
STM32Nucleo.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005868  080000c0  080000c0  000010c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000002a0  08005928  08005928  00006928  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005bc8  08005bc8  0000705c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08005bc8  08005bc8  0000705c  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08005bc8  08005bc8  0000705c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005bc8  08005bc8  00006bc8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08005bcc  08005bcc  00006bcc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000005c  20000000  08005bd0  00007000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000035c  2000005c  08005c2c  0000705c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200003b8  08005c2c  000073b8  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0000705c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001447f  00000000  00000000  00007084  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002b61  00000000  00000000  0001b503  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001188  00000000  00000000  0001e068  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000dd3  00000000  00000000  0001f1f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001579a  00000000  00000000  0001ffc3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00015866  00000000  00000000  0003575d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000834ec  00000000  00000000  0004afc3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000ce4af  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004534  00000000  00000000  000ce4f4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005d  00000000  00000000  000d2a28  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	@ (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	@ (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	@ (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	2000005c 	.word	0x2000005c
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08005910 	.word	0x08005910

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	@ (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	@ (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	@ (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			@ (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000060 	.word	0x20000060
 8000104:	08005910 	.word	0x08005910

08000108 <strlen>:
 8000108:	2300      	movs	r3, #0
 800010a:	5cc2      	ldrb	r2, [r0, r3]
 800010c:	3301      	adds	r3, #1
 800010e:	2a00      	cmp	r2, #0
 8000110:	d1fb      	bne.n	800010a <strlen+0x2>
 8000112:	1e58      	subs	r0, r3, #1
 8000114:	4770      	bx	lr
	...

08000118 <__gnu_thumb1_case_shi>:
 8000118:	b403      	push	{r0, r1}
 800011a:	4671      	mov	r1, lr
 800011c:	0849      	lsrs	r1, r1, #1
 800011e:	0040      	lsls	r0, r0, #1
 8000120:	0049      	lsls	r1, r1, #1
 8000122:	5e09      	ldrsh	r1, [r1, r0]
 8000124:	0049      	lsls	r1, r1, #1
 8000126:	448e      	add	lr, r1
 8000128:	bc03      	pop	{r0, r1}
 800012a:	4770      	bx	lr

0800012c <__udivsi3>:
 800012c:	2200      	movs	r2, #0
 800012e:	0843      	lsrs	r3, r0, #1
 8000130:	428b      	cmp	r3, r1
 8000132:	d374      	bcc.n	800021e <__udivsi3+0xf2>
 8000134:	0903      	lsrs	r3, r0, #4
 8000136:	428b      	cmp	r3, r1
 8000138:	d35f      	bcc.n	80001fa <__udivsi3+0xce>
 800013a:	0a03      	lsrs	r3, r0, #8
 800013c:	428b      	cmp	r3, r1
 800013e:	d344      	bcc.n	80001ca <__udivsi3+0x9e>
 8000140:	0b03      	lsrs	r3, r0, #12
 8000142:	428b      	cmp	r3, r1
 8000144:	d328      	bcc.n	8000198 <__udivsi3+0x6c>
 8000146:	0c03      	lsrs	r3, r0, #16
 8000148:	428b      	cmp	r3, r1
 800014a:	d30d      	bcc.n	8000168 <__udivsi3+0x3c>
 800014c:	22ff      	movs	r2, #255	@ 0xff
 800014e:	0209      	lsls	r1, r1, #8
 8000150:	ba12      	rev	r2, r2
 8000152:	0c03      	lsrs	r3, r0, #16
 8000154:	428b      	cmp	r3, r1
 8000156:	d302      	bcc.n	800015e <__udivsi3+0x32>
 8000158:	1212      	asrs	r2, r2, #8
 800015a:	0209      	lsls	r1, r1, #8
 800015c:	d065      	beq.n	800022a <__udivsi3+0xfe>
 800015e:	0b03      	lsrs	r3, r0, #12
 8000160:	428b      	cmp	r3, r1
 8000162:	d319      	bcc.n	8000198 <__udivsi3+0x6c>
 8000164:	e000      	b.n	8000168 <__udivsi3+0x3c>
 8000166:	0a09      	lsrs	r1, r1, #8
 8000168:	0bc3      	lsrs	r3, r0, #15
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x46>
 800016e:	03cb      	lsls	r3, r1, #15
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0b83      	lsrs	r3, r0, #14
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x52>
 800017a:	038b      	lsls	r3, r1, #14
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0b43      	lsrs	r3, r0, #13
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x5e>
 8000186:	034b      	lsls	r3, r1, #13
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0b03      	lsrs	r3, r0, #12
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x6a>
 8000192:	030b      	lsls	r3, r1, #12
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0ac3      	lsrs	r3, r0, #11
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x76>
 800019e:	02cb      	lsls	r3, r1, #11
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	0a83      	lsrs	r3, r0, #10
 80001a6:	428b      	cmp	r3, r1
 80001a8:	d301      	bcc.n	80001ae <__udivsi3+0x82>
 80001aa:	028b      	lsls	r3, r1, #10
 80001ac:	1ac0      	subs	r0, r0, r3
 80001ae:	4152      	adcs	r2, r2
 80001b0:	0a43      	lsrs	r3, r0, #9
 80001b2:	428b      	cmp	r3, r1
 80001b4:	d301      	bcc.n	80001ba <__udivsi3+0x8e>
 80001b6:	024b      	lsls	r3, r1, #9
 80001b8:	1ac0      	subs	r0, r0, r3
 80001ba:	4152      	adcs	r2, r2
 80001bc:	0a03      	lsrs	r3, r0, #8
 80001be:	428b      	cmp	r3, r1
 80001c0:	d301      	bcc.n	80001c6 <__udivsi3+0x9a>
 80001c2:	020b      	lsls	r3, r1, #8
 80001c4:	1ac0      	subs	r0, r0, r3
 80001c6:	4152      	adcs	r2, r2
 80001c8:	d2cd      	bcs.n	8000166 <__udivsi3+0x3a>
 80001ca:	09c3      	lsrs	r3, r0, #7
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xa8>
 80001d0:	01cb      	lsls	r3, r1, #7
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	0983      	lsrs	r3, r0, #6
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xb4>
 80001dc:	018b      	lsls	r3, r1, #6
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0943      	lsrs	r3, r0, #5
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xc0>
 80001e8:	014b      	lsls	r3, r1, #5
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0903      	lsrs	r3, r0, #4
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xcc>
 80001f4:	010b      	lsls	r3, r1, #4
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	08c3      	lsrs	r3, r0, #3
 80001fc:	428b      	cmp	r3, r1
 80001fe:	d301      	bcc.n	8000204 <__udivsi3+0xd8>
 8000200:	00cb      	lsls	r3, r1, #3
 8000202:	1ac0      	subs	r0, r0, r3
 8000204:	4152      	adcs	r2, r2
 8000206:	0883      	lsrs	r3, r0, #2
 8000208:	428b      	cmp	r3, r1
 800020a:	d301      	bcc.n	8000210 <__udivsi3+0xe4>
 800020c:	008b      	lsls	r3, r1, #2
 800020e:	1ac0      	subs	r0, r0, r3
 8000210:	4152      	adcs	r2, r2
 8000212:	0843      	lsrs	r3, r0, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d301      	bcc.n	800021c <__udivsi3+0xf0>
 8000218:	004b      	lsls	r3, r1, #1
 800021a:	1ac0      	subs	r0, r0, r3
 800021c:	4152      	adcs	r2, r2
 800021e:	1a41      	subs	r1, r0, r1
 8000220:	d200      	bcs.n	8000224 <__udivsi3+0xf8>
 8000222:	4601      	mov	r1, r0
 8000224:	4152      	adcs	r2, r2
 8000226:	4610      	mov	r0, r2
 8000228:	4770      	bx	lr
 800022a:	e7ff      	b.n	800022c <__udivsi3+0x100>
 800022c:	b501      	push	{r0, lr}
 800022e:	2000      	movs	r0, #0
 8000230:	f000 f8f0 	bl	8000414 <__aeabi_idiv0>
 8000234:	bd02      	pop	{r1, pc}
 8000236:	46c0      	nop			@ (mov r8, r8)

08000238 <__aeabi_uidivmod>:
 8000238:	2900      	cmp	r1, #0
 800023a:	d0f7      	beq.n	800022c <__udivsi3+0x100>
 800023c:	e776      	b.n	800012c <__udivsi3>
 800023e:	4770      	bx	lr

08000240 <__divsi3>:
 8000240:	4603      	mov	r3, r0
 8000242:	430b      	orrs	r3, r1
 8000244:	d47f      	bmi.n	8000346 <__divsi3+0x106>
 8000246:	2200      	movs	r2, #0
 8000248:	0843      	lsrs	r3, r0, #1
 800024a:	428b      	cmp	r3, r1
 800024c:	d374      	bcc.n	8000338 <__divsi3+0xf8>
 800024e:	0903      	lsrs	r3, r0, #4
 8000250:	428b      	cmp	r3, r1
 8000252:	d35f      	bcc.n	8000314 <__divsi3+0xd4>
 8000254:	0a03      	lsrs	r3, r0, #8
 8000256:	428b      	cmp	r3, r1
 8000258:	d344      	bcc.n	80002e4 <__divsi3+0xa4>
 800025a:	0b03      	lsrs	r3, r0, #12
 800025c:	428b      	cmp	r3, r1
 800025e:	d328      	bcc.n	80002b2 <__divsi3+0x72>
 8000260:	0c03      	lsrs	r3, r0, #16
 8000262:	428b      	cmp	r3, r1
 8000264:	d30d      	bcc.n	8000282 <__divsi3+0x42>
 8000266:	22ff      	movs	r2, #255	@ 0xff
 8000268:	0209      	lsls	r1, r1, #8
 800026a:	ba12      	rev	r2, r2
 800026c:	0c03      	lsrs	r3, r0, #16
 800026e:	428b      	cmp	r3, r1
 8000270:	d302      	bcc.n	8000278 <__divsi3+0x38>
 8000272:	1212      	asrs	r2, r2, #8
 8000274:	0209      	lsls	r1, r1, #8
 8000276:	d065      	beq.n	8000344 <__divsi3+0x104>
 8000278:	0b03      	lsrs	r3, r0, #12
 800027a:	428b      	cmp	r3, r1
 800027c:	d319      	bcc.n	80002b2 <__divsi3+0x72>
 800027e:	e000      	b.n	8000282 <__divsi3+0x42>
 8000280:	0a09      	lsrs	r1, r1, #8
 8000282:	0bc3      	lsrs	r3, r0, #15
 8000284:	428b      	cmp	r3, r1
 8000286:	d301      	bcc.n	800028c <__divsi3+0x4c>
 8000288:	03cb      	lsls	r3, r1, #15
 800028a:	1ac0      	subs	r0, r0, r3
 800028c:	4152      	adcs	r2, r2
 800028e:	0b83      	lsrs	r3, r0, #14
 8000290:	428b      	cmp	r3, r1
 8000292:	d301      	bcc.n	8000298 <__divsi3+0x58>
 8000294:	038b      	lsls	r3, r1, #14
 8000296:	1ac0      	subs	r0, r0, r3
 8000298:	4152      	adcs	r2, r2
 800029a:	0b43      	lsrs	r3, r0, #13
 800029c:	428b      	cmp	r3, r1
 800029e:	d301      	bcc.n	80002a4 <__divsi3+0x64>
 80002a0:	034b      	lsls	r3, r1, #13
 80002a2:	1ac0      	subs	r0, r0, r3
 80002a4:	4152      	adcs	r2, r2
 80002a6:	0b03      	lsrs	r3, r0, #12
 80002a8:	428b      	cmp	r3, r1
 80002aa:	d301      	bcc.n	80002b0 <__divsi3+0x70>
 80002ac:	030b      	lsls	r3, r1, #12
 80002ae:	1ac0      	subs	r0, r0, r3
 80002b0:	4152      	adcs	r2, r2
 80002b2:	0ac3      	lsrs	r3, r0, #11
 80002b4:	428b      	cmp	r3, r1
 80002b6:	d301      	bcc.n	80002bc <__divsi3+0x7c>
 80002b8:	02cb      	lsls	r3, r1, #11
 80002ba:	1ac0      	subs	r0, r0, r3
 80002bc:	4152      	adcs	r2, r2
 80002be:	0a83      	lsrs	r3, r0, #10
 80002c0:	428b      	cmp	r3, r1
 80002c2:	d301      	bcc.n	80002c8 <__divsi3+0x88>
 80002c4:	028b      	lsls	r3, r1, #10
 80002c6:	1ac0      	subs	r0, r0, r3
 80002c8:	4152      	adcs	r2, r2
 80002ca:	0a43      	lsrs	r3, r0, #9
 80002cc:	428b      	cmp	r3, r1
 80002ce:	d301      	bcc.n	80002d4 <__divsi3+0x94>
 80002d0:	024b      	lsls	r3, r1, #9
 80002d2:	1ac0      	subs	r0, r0, r3
 80002d4:	4152      	adcs	r2, r2
 80002d6:	0a03      	lsrs	r3, r0, #8
 80002d8:	428b      	cmp	r3, r1
 80002da:	d301      	bcc.n	80002e0 <__divsi3+0xa0>
 80002dc:	020b      	lsls	r3, r1, #8
 80002de:	1ac0      	subs	r0, r0, r3
 80002e0:	4152      	adcs	r2, r2
 80002e2:	d2cd      	bcs.n	8000280 <__divsi3+0x40>
 80002e4:	09c3      	lsrs	r3, r0, #7
 80002e6:	428b      	cmp	r3, r1
 80002e8:	d301      	bcc.n	80002ee <__divsi3+0xae>
 80002ea:	01cb      	lsls	r3, r1, #7
 80002ec:	1ac0      	subs	r0, r0, r3
 80002ee:	4152      	adcs	r2, r2
 80002f0:	0983      	lsrs	r3, r0, #6
 80002f2:	428b      	cmp	r3, r1
 80002f4:	d301      	bcc.n	80002fa <__divsi3+0xba>
 80002f6:	018b      	lsls	r3, r1, #6
 80002f8:	1ac0      	subs	r0, r0, r3
 80002fa:	4152      	adcs	r2, r2
 80002fc:	0943      	lsrs	r3, r0, #5
 80002fe:	428b      	cmp	r3, r1
 8000300:	d301      	bcc.n	8000306 <__divsi3+0xc6>
 8000302:	014b      	lsls	r3, r1, #5
 8000304:	1ac0      	subs	r0, r0, r3
 8000306:	4152      	adcs	r2, r2
 8000308:	0903      	lsrs	r3, r0, #4
 800030a:	428b      	cmp	r3, r1
 800030c:	d301      	bcc.n	8000312 <__divsi3+0xd2>
 800030e:	010b      	lsls	r3, r1, #4
 8000310:	1ac0      	subs	r0, r0, r3
 8000312:	4152      	adcs	r2, r2
 8000314:	08c3      	lsrs	r3, r0, #3
 8000316:	428b      	cmp	r3, r1
 8000318:	d301      	bcc.n	800031e <__divsi3+0xde>
 800031a:	00cb      	lsls	r3, r1, #3
 800031c:	1ac0      	subs	r0, r0, r3
 800031e:	4152      	adcs	r2, r2
 8000320:	0883      	lsrs	r3, r0, #2
 8000322:	428b      	cmp	r3, r1
 8000324:	d301      	bcc.n	800032a <__divsi3+0xea>
 8000326:	008b      	lsls	r3, r1, #2
 8000328:	1ac0      	subs	r0, r0, r3
 800032a:	4152      	adcs	r2, r2
 800032c:	0843      	lsrs	r3, r0, #1
 800032e:	428b      	cmp	r3, r1
 8000330:	d301      	bcc.n	8000336 <__divsi3+0xf6>
 8000332:	004b      	lsls	r3, r1, #1
 8000334:	1ac0      	subs	r0, r0, r3
 8000336:	4152      	adcs	r2, r2
 8000338:	1a41      	subs	r1, r0, r1
 800033a:	d200      	bcs.n	800033e <__divsi3+0xfe>
 800033c:	4601      	mov	r1, r0
 800033e:	4152      	adcs	r2, r2
 8000340:	4610      	mov	r0, r2
 8000342:	4770      	bx	lr
 8000344:	e05d      	b.n	8000402 <__divsi3+0x1c2>
 8000346:	0fca      	lsrs	r2, r1, #31
 8000348:	d000      	beq.n	800034c <__divsi3+0x10c>
 800034a:	4249      	negs	r1, r1
 800034c:	1003      	asrs	r3, r0, #32
 800034e:	d300      	bcc.n	8000352 <__divsi3+0x112>
 8000350:	4240      	negs	r0, r0
 8000352:	4053      	eors	r3, r2
 8000354:	2200      	movs	r2, #0
 8000356:	469c      	mov	ip, r3
 8000358:	0903      	lsrs	r3, r0, #4
 800035a:	428b      	cmp	r3, r1
 800035c:	d32d      	bcc.n	80003ba <__divsi3+0x17a>
 800035e:	0a03      	lsrs	r3, r0, #8
 8000360:	428b      	cmp	r3, r1
 8000362:	d312      	bcc.n	800038a <__divsi3+0x14a>
 8000364:	22fc      	movs	r2, #252	@ 0xfc
 8000366:	0189      	lsls	r1, r1, #6
 8000368:	ba12      	rev	r2, r2
 800036a:	0a03      	lsrs	r3, r0, #8
 800036c:	428b      	cmp	r3, r1
 800036e:	d30c      	bcc.n	800038a <__divsi3+0x14a>
 8000370:	0189      	lsls	r1, r1, #6
 8000372:	1192      	asrs	r2, r2, #6
 8000374:	428b      	cmp	r3, r1
 8000376:	d308      	bcc.n	800038a <__divsi3+0x14a>
 8000378:	0189      	lsls	r1, r1, #6
 800037a:	1192      	asrs	r2, r2, #6
 800037c:	428b      	cmp	r3, r1
 800037e:	d304      	bcc.n	800038a <__divsi3+0x14a>
 8000380:	0189      	lsls	r1, r1, #6
 8000382:	d03a      	beq.n	80003fa <__divsi3+0x1ba>
 8000384:	1192      	asrs	r2, r2, #6
 8000386:	e000      	b.n	800038a <__divsi3+0x14a>
 8000388:	0989      	lsrs	r1, r1, #6
 800038a:	09c3      	lsrs	r3, r0, #7
 800038c:	428b      	cmp	r3, r1
 800038e:	d301      	bcc.n	8000394 <__divsi3+0x154>
 8000390:	01cb      	lsls	r3, r1, #7
 8000392:	1ac0      	subs	r0, r0, r3
 8000394:	4152      	adcs	r2, r2
 8000396:	0983      	lsrs	r3, r0, #6
 8000398:	428b      	cmp	r3, r1
 800039a:	d301      	bcc.n	80003a0 <__divsi3+0x160>
 800039c:	018b      	lsls	r3, r1, #6
 800039e:	1ac0      	subs	r0, r0, r3
 80003a0:	4152      	adcs	r2, r2
 80003a2:	0943      	lsrs	r3, r0, #5
 80003a4:	428b      	cmp	r3, r1
 80003a6:	d301      	bcc.n	80003ac <__divsi3+0x16c>
 80003a8:	014b      	lsls	r3, r1, #5
 80003aa:	1ac0      	subs	r0, r0, r3
 80003ac:	4152      	adcs	r2, r2
 80003ae:	0903      	lsrs	r3, r0, #4
 80003b0:	428b      	cmp	r3, r1
 80003b2:	d301      	bcc.n	80003b8 <__divsi3+0x178>
 80003b4:	010b      	lsls	r3, r1, #4
 80003b6:	1ac0      	subs	r0, r0, r3
 80003b8:	4152      	adcs	r2, r2
 80003ba:	08c3      	lsrs	r3, r0, #3
 80003bc:	428b      	cmp	r3, r1
 80003be:	d301      	bcc.n	80003c4 <__divsi3+0x184>
 80003c0:	00cb      	lsls	r3, r1, #3
 80003c2:	1ac0      	subs	r0, r0, r3
 80003c4:	4152      	adcs	r2, r2
 80003c6:	0883      	lsrs	r3, r0, #2
 80003c8:	428b      	cmp	r3, r1
 80003ca:	d301      	bcc.n	80003d0 <__divsi3+0x190>
 80003cc:	008b      	lsls	r3, r1, #2
 80003ce:	1ac0      	subs	r0, r0, r3
 80003d0:	4152      	adcs	r2, r2
 80003d2:	d2d9      	bcs.n	8000388 <__divsi3+0x148>
 80003d4:	0843      	lsrs	r3, r0, #1
 80003d6:	428b      	cmp	r3, r1
 80003d8:	d301      	bcc.n	80003de <__divsi3+0x19e>
 80003da:	004b      	lsls	r3, r1, #1
 80003dc:	1ac0      	subs	r0, r0, r3
 80003de:	4152      	adcs	r2, r2
 80003e0:	1a41      	subs	r1, r0, r1
 80003e2:	d200      	bcs.n	80003e6 <__divsi3+0x1a6>
 80003e4:	4601      	mov	r1, r0
 80003e6:	4663      	mov	r3, ip
 80003e8:	4152      	adcs	r2, r2
 80003ea:	105b      	asrs	r3, r3, #1
 80003ec:	4610      	mov	r0, r2
 80003ee:	d301      	bcc.n	80003f4 <__divsi3+0x1b4>
 80003f0:	4240      	negs	r0, r0
 80003f2:	2b00      	cmp	r3, #0
 80003f4:	d500      	bpl.n	80003f8 <__divsi3+0x1b8>
 80003f6:	4249      	negs	r1, r1
 80003f8:	4770      	bx	lr
 80003fa:	4663      	mov	r3, ip
 80003fc:	105b      	asrs	r3, r3, #1
 80003fe:	d300      	bcc.n	8000402 <__divsi3+0x1c2>
 8000400:	4240      	negs	r0, r0
 8000402:	b501      	push	{r0, lr}
 8000404:	2000      	movs	r0, #0
 8000406:	f000 f805 	bl	8000414 <__aeabi_idiv0>
 800040a:	bd02      	pop	{r1, pc}

0800040c <__aeabi_idivmod>:
 800040c:	2900      	cmp	r1, #0
 800040e:	d0f8      	beq.n	8000402 <__divsi3+0x1c2>
 8000410:	e716      	b.n	8000240 <__divsi3>
 8000412:	4770      	bx	lr

08000414 <__aeabi_idiv0>:
 8000414:	4770      	bx	lr
 8000416:	46c0      	nop			@ (mov r8, r8)

08000418 <get_day_of_week>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
char* get_day_of_week(uint8_t i)
{
 8000418:	b5b0      	push	{r4, r5, r7, lr}
 800041a:	b08a      	sub	sp, #40	@ 0x28
 800041c:	af00      	add	r7, sp, #0
 800041e:	0002      	movs	r2, r0
 8000420:	1dfb      	adds	r3, r7, #7
 8000422:	701a      	strb	r2, [r3, #0]
	char* days[] = {"Mon", "Tue", "Wed", "Thu", "Fri", "Sat", "Sun"};
 8000424:	250c      	movs	r5, #12
 8000426:	197b      	adds	r3, r7, r5
 8000428:	4a08      	ldr	r2, [pc, #32]	@ (800044c <get_day_of_week+0x34>)
 800042a:	ca13      	ldmia	r2!, {r0, r1, r4}
 800042c:	c313      	stmia	r3!, {r0, r1, r4}
 800042e:	ca13      	ldmia	r2!, {r0, r1, r4}
 8000430:	c313      	stmia	r3!, {r0, r1, r4}
 8000432:	6812      	ldr	r2, [r2, #0]
 8000434:	601a      	str	r2, [r3, #0]
	return days[i-1];
 8000436:	1dfb      	adds	r3, r7, #7
 8000438:	781b      	ldrb	r3, [r3, #0]
 800043a:	1e5a      	subs	r2, r3, #1
 800043c:	197b      	adds	r3, r7, r5
 800043e:	0092      	lsls	r2, r2, #2
 8000440:	58d3      	ldr	r3, [r2, r3]
}
 8000442:	0018      	movs	r0, r3
 8000444:	46bd      	mov	sp, r7
 8000446:	b00a      	add	sp, #40	@ 0x28
 8000448:	bdb0      	pop	{r4, r5, r7, pc}
 800044a:	46c0      	nop			@ (mov r8, r8)
 800044c:	08005944 	.word	0x08005944

08000450 <number_to_string>:


void number_to_string(uint8_t num, char* buf)
{
 8000450:	b580      	push	{r7, lr}
 8000452:	b082      	sub	sp, #8
 8000454:	af00      	add	r7, sp, #0
 8000456:	0002      	movs	r2, r0
 8000458:	6039      	str	r1, [r7, #0]
 800045a:	1dfb      	adds	r3, r7, #7
 800045c:	701a      	strb	r2, [r3, #0]
	if(num < 10)
 800045e:	1dfb      	adds	r3, r7, #7
 8000460:	781b      	ldrb	r3, [r3, #0]
 8000462:	2b09      	cmp	r3, #9
 8000464:	d80a      	bhi.n	800047c <number_to_string+0x2c>
	{
		buf[0] = '0';
 8000466:	683b      	ldr	r3, [r7, #0]
 8000468:	2230      	movs	r2, #48	@ 0x30
 800046a:	701a      	strb	r2, [r3, #0]
		buf[1] = num + 48;
 800046c:	683b      	ldr	r3, [r7, #0]
 800046e:	3301      	adds	r3, #1
 8000470:	1dfa      	adds	r2, r7, #7
 8000472:	7812      	ldrb	r2, [r2, #0]
 8000474:	3230      	adds	r2, #48	@ 0x30
 8000476:	b2d2      	uxtb	r2, r2
 8000478:	701a      	strb	r2, [r3, #0]
	else if (num >= 10 && num < 99)
	{
		buf[0] = (num/10) + 48;
		buf[1] = (num%10) + 48;
	}
}
 800047a:	e020      	b.n	80004be <number_to_string+0x6e>
	else if (num >= 10 && num < 99)
 800047c:	1dfb      	adds	r3, r7, #7
 800047e:	781b      	ldrb	r3, [r3, #0]
 8000480:	2b09      	cmp	r3, #9
 8000482:	d91c      	bls.n	80004be <number_to_string+0x6e>
 8000484:	1dfb      	adds	r3, r7, #7
 8000486:	781b      	ldrb	r3, [r3, #0]
 8000488:	2b62      	cmp	r3, #98	@ 0x62
 800048a:	d818      	bhi.n	80004be <number_to_string+0x6e>
		buf[0] = (num/10) + 48;
 800048c:	1dfb      	adds	r3, r7, #7
 800048e:	781b      	ldrb	r3, [r3, #0]
 8000490:	210a      	movs	r1, #10
 8000492:	0018      	movs	r0, r3
 8000494:	f7ff fe4a 	bl	800012c <__udivsi3>
 8000498:	0003      	movs	r3, r0
 800049a:	b2db      	uxtb	r3, r3
 800049c:	3330      	adds	r3, #48	@ 0x30
 800049e:	b2da      	uxtb	r2, r3
 80004a0:	683b      	ldr	r3, [r7, #0]
 80004a2:	701a      	strb	r2, [r3, #0]
		buf[1] = (num%10) + 48;
 80004a4:	1dfb      	adds	r3, r7, #7
 80004a6:	781b      	ldrb	r3, [r3, #0]
 80004a8:	210a      	movs	r1, #10
 80004aa:	0018      	movs	r0, r3
 80004ac:	f7ff fec4 	bl	8000238 <__aeabi_uidivmod>
 80004b0:	000b      	movs	r3, r1
 80004b2:	b2da      	uxtb	r2, r3
 80004b4:	683b      	ldr	r3, [r7, #0]
 80004b6:	3301      	adds	r3, #1
 80004b8:	3230      	adds	r2, #48	@ 0x30
 80004ba:	b2d2      	uxtb	r2, r2
 80004bc:	701a      	strb	r2, [r3, #0]
}
 80004be:	46c0      	nop			@ (mov r8, r8)
 80004c0:	46bd      	mov	sp, r7
 80004c2:	b002      	add	sp, #8
 80004c4:	bd80      	pop	{r7, pc}
	...

080004c8 <time_to_string>:


char* time_to_string(RTC_Time_t *rtc_time)
{
 80004c8:	b580      	push	{r7, lr}
 80004ca:	b082      	sub	sp, #8
 80004cc:	af00      	add	r7, sp, #0
 80004ce:	6078      	str	r0, [r7, #4]
	static char buf[9]; // Static because of dangling pointer; once function pops out of stack the value is lost
	buf[2] = ':';
 80004d0:	4b11      	ldr	r3, [pc, #68]	@ (8000518 <time_to_string+0x50>)
 80004d2:	223a      	movs	r2, #58	@ 0x3a
 80004d4:	709a      	strb	r2, [r3, #2]
	buf[5] = ':';
 80004d6:	4b10      	ldr	r3, [pc, #64]	@ (8000518 <time_to_string+0x50>)
 80004d8:	223a      	movs	r2, #58	@ 0x3a
 80004da:	715a      	strb	r2, [r3, #5]

	number_to_string(rtc_time->hours, buf);
 80004dc:	687b      	ldr	r3, [r7, #4]
 80004de:	789b      	ldrb	r3, [r3, #2]
 80004e0:	4a0d      	ldr	r2, [pc, #52]	@ (8000518 <time_to_string+0x50>)
 80004e2:	0011      	movs	r1, r2
 80004e4:	0018      	movs	r0, r3
 80004e6:	f7ff ffb3 	bl	8000450 <number_to_string>
	number_to_string(rtc_time->minutes, &buf[3]);
 80004ea:	687b      	ldr	r3, [r7, #4]
 80004ec:	785b      	ldrb	r3, [r3, #1]
 80004ee:	4a0b      	ldr	r2, [pc, #44]	@ (800051c <time_to_string+0x54>)
 80004f0:	0011      	movs	r1, r2
 80004f2:	0018      	movs	r0, r3
 80004f4:	f7ff ffac 	bl	8000450 <number_to_string>
	number_to_string(rtc_time->seconds, &buf[6]);
 80004f8:	687b      	ldr	r3, [r7, #4]
 80004fa:	781b      	ldrb	r3, [r3, #0]
 80004fc:	4a08      	ldr	r2, [pc, #32]	@ (8000520 <time_to_string+0x58>)
 80004fe:	0011      	movs	r1, r2
 8000500:	0018      	movs	r0, r3
 8000502:	f7ff ffa5 	bl	8000450 <number_to_string>

	buf[8] = '\0';
 8000506:	4b04      	ldr	r3, [pc, #16]	@ (8000518 <time_to_string+0x50>)
 8000508:	2200      	movs	r2, #0
 800050a:	721a      	strb	r2, [r3, #8]

	return buf;
 800050c:	4b02      	ldr	r3, [pc, #8]	@ (8000518 <time_to_string+0x50>)

}
 800050e:	0018      	movs	r0, r3
 8000510:	46bd      	mov	sp, r7
 8000512:	b002      	add	sp, #8
 8000514:	bd80      	pop	{r7, pc}
 8000516:	46c0      	nop			@ (mov r8, r8)
 8000518:	20000250 	.word	0x20000250
 800051c:	20000253 	.word	0x20000253
 8000520:	20000256 	.word	0x20000256

08000524 <date_to_string>:


char* date_to_string(RTC_Date_t *rtc_date)
{
 8000524:	b580      	push	{r7, lr}
 8000526:	b082      	sub	sp, #8
 8000528:	af00      	add	r7, sp, #0
 800052a:	6078      	str	r0, [r7, #4]
	static char buf[9]; // Static because of dangling pointer; once function pops out of stack the value is lost
	buf[2] = '/';
 800052c:	4b0f      	ldr	r3, [pc, #60]	@ (800056c <date_to_string+0x48>)
 800052e:	222f      	movs	r2, #47	@ 0x2f
 8000530:	709a      	strb	r2, [r3, #2]
	buf[5] = '/';
 8000532:	4b0e      	ldr	r3, [pc, #56]	@ (800056c <date_to_string+0x48>)
 8000534:	222f      	movs	r2, #47	@ 0x2f
 8000536:	715a      	strb	r2, [r3, #5]

	number_to_string(rtc_date->month, buf);
 8000538:	687b      	ldr	r3, [r7, #4]
 800053a:	785b      	ldrb	r3, [r3, #1]
 800053c:	4a0b      	ldr	r2, [pc, #44]	@ (800056c <date_to_string+0x48>)
 800053e:	0011      	movs	r1, r2
 8000540:	0018      	movs	r0, r3
 8000542:	f7ff ff85 	bl	8000450 <number_to_string>
	number_to_string(rtc_date->date, &buf[3]);
 8000546:	687b      	ldr	r3, [r7, #4]
 8000548:	78db      	ldrb	r3, [r3, #3]
 800054a:	4a09      	ldr	r2, [pc, #36]	@ (8000570 <date_to_string+0x4c>)
 800054c:	0011      	movs	r1, r2
 800054e:	0018      	movs	r0, r3
 8000550:	f7ff ff7e 	bl	8000450 <number_to_string>
	number_to_string(rtc_date->year, &buf[6]);
 8000554:	687b      	ldr	r3, [r7, #4]
 8000556:	789b      	ldrb	r3, [r3, #2]
 8000558:	4a06      	ldr	r2, [pc, #24]	@ (8000574 <date_to_string+0x50>)
 800055a:	0011      	movs	r1, r2
 800055c:	0018      	movs	r0, r3
 800055e:	f7ff ff77 	bl	8000450 <number_to_string>

	return buf;
 8000562:	4b02      	ldr	r3, [pc, #8]	@ (800056c <date_to_string+0x48>)
}
 8000564:	0018      	movs	r0, r3
 8000566:	46bd      	mov	sp, r7
 8000568:	b002      	add	sp, #8
 800056a:	bd80      	pop	{r7, pc}
 800056c:	2000025c 	.word	0x2000025c
 8000570:	2000025f 	.word	0x2000025f
 8000574:	20000262 	.word	0x20000262

08000578 <delay_us>:


void delay_us(uint32_t us)
{
 8000578:	b580      	push	{r7, lr}
 800057a:	b082      	sub	sp, #8
 800057c:	af00      	add	r7, sp, #0
 800057e:	6078      	str	r0, [r7, #4]
	__HAL_TIM_SET_COUNTER(&htim3, 0);
 8000580:	4b0b      	ldr	r3, [pc, #44]	@ (80005b0 <delay_us+0x38>)
 8000582:	681b      	ldr	r3, [r3, #0]
 8000584:	2200      	movs	r2, #0
 8000586:	625a      	str	r2, [r3, #36]	@ 0x24
	HAL_TIM_Base_Start(&htim3);
 8000588:	4b09      	ldr	r3, [pc, #36]	@ (80005b0 <delay_us+0x38>)
 800058a:	0018      	movs	r0, r3
 800058c:	f002 fc04 	bl	8002d98 <HAL_TIM_Base_Start>
	while (htim3.Instance->CNT < us);
 8000590:	46c0      	nop			@ (mov r8, r8)
 8000592:	4b07      	ldr	r3, [pc, #28]	@ (80005b0 <delay_us+0x38>)
 8000594:	681b      	ldr	r3, [r3, #0]
 8000596:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000598:	687a      	ldr	r2, [r7, #4]
 800059a:	429a      	cmp	r2, r3
 800059c:	d8f9      	bhi.n	8000592 <delay_us+0x1a>
	HAL_TIM_Base_Stop(&htim3);
 800059e:	4b04      	ldr	r3, [pc, #16]	@ (80005b0 <delay_us+0x38>)
 80005a0:	0018      	movs	r0, r3
 80005a2:	f002 fc3f 	bl	8002e24 <HAL_TIM_Base_Stop>
}
 80005a6:	46c0      	nop			@ (mov r8, r8)
 80005a8:	46bd      	mov	sp, r7
 80005aa:	b002      	add	sp, #8
 80005ac:	bd80      	pop	{r7, pc}
 80005ae:	46c0      	nop			@ (mov r8, r8)
 80005b0:	200000cc 	.word	0x200000cc

080005b4 <get_time_wifi>:


void get_time_wifi()
{
 80005b4:	b580      	push	{r7, lr}
 80005b6:	b082      	sub	sp, #8
 80005b8:	af00      	add	r7, sp, #0
//	esp8266ex_firmware_version(&huart1);
	lcd_display_clear();
 80005ba:	f004 fb85 	bl	8004cc8 <lcd_display_clear>
	lcd_set_cursor(1,1);
 80005be:	2101      	movs	r1, #1
 80005c0:	2001      	movs	r0, #1
 80005c2:	f004 fb8c 	bl	8004cde <lcd_set_cursor>
	lcd_print_string("ESP8266 to mode:");
 80005c6:	4b35      	ldr	r3, [pc, #212]	@ (800069c <get_time_wifi+0xe8>)
 80005c8:	0018      	movs	r0, r3
 80005ca:	f004 fb69 	bl	8004ca0 <lcd_print_string>
	lcd_set_cursor(2,1);
 80005ce:	2101      	movs	r1, #1
 80005d0:	2002      	movs	r0, #2
 80005d2:	f004 fb84 	bl	8004cde <lcd_set_cursor>
	lcd_print_string("Station");
 80005d6:	4b32      	ldr	r3, [pc, #200]	@ (80006a0 <get_time_wifi+0xec>)
 80005d8:	0018      	movs	r0, r3
 80005da:	f004 fb61 	bl	8004ca0 <lcd_print_string>
	esp8266ex_wifi_mode(&huart1, ESP8266EX_MODE_STATION);
 80005de:	4b31      	ldr	r3, [pc, #196]	@ (80006a4 <get_time_wifi+0xf0>)
 80005e0:	2101      	movs	r1, #1
 80005e2:	0018      	movs	r0, r3
 80005e4:	f004 f9be 	bl	8004964 <esp8266ex_wifi_mode>

	lcd_display_clear();
 80005e8:	f004 fb6e 	bl	8004cc8 <lcd_display_clear>
	lcd_set_cursor(1,1);
 80005ec:	2101      	movs	r1, #1
 80005ee:	2001      	movs	r0, #1
 80005f0:	f004 fb75 	bl	8004cde <lcd_set_cursor>
	lcd_print_string("Connecting to");
 80005f4:	4b2c      	ldr	r3, [pc, #176]	@ (80006a8 <get_time_wifi+0xf4>)
 80005f6:	0018      	movs	r0, r3
 80005f8:	f004 fb52 	bl	8004ca0 <lcd_print_string>
	lcd_set_cursor(2,1);
 80005fc:	2101      	movs	r1, #1
 80005fe:	2002      	movs	r0, #2
 8000600:	f004 fb6d 	bl	8004cde <lcd_set_cursor>
	lcd_print_string(WIFI_SSID);
 8000604:	4b29      	ldr	r3, [pc, #164]	@ (80006ac <get_time_wifi+0xf8>)
 8000606:	0018      	movs	r0, r3
 8000608:	f004 fb4a 	bl	8004ca0 <lcd_print_string>
	esp8266ex_connect_ap(&huart1, WIFI_SSID, WIFI_PASSWORD);
 800060c:	4a28      	ldr	r2, [pc, #160]	@ (80006b0 <get_time_wifi+0xfc>)
 800060e:	4927      	ldr	r1, [pc, #156]	@ (80006ac <get_time_wifi+0xf8>)
 8000610:	4b24      	ldr	r3, [pc, #144]	@ (80006a4 <get_time_wifi+0xf0>)
 8000612:	0018      	movs	r0, r3
 8000614:	f004 f9fe 	bl	8004a14 <esp8266ex_connect_ap>

	if(ds1307_init())
 8000618:	f003 feb2 	bl	8004380 <ds1307_init>
 800061c:	1e03      	subs	r3, r0, #0
 800061e:	d001      	beq.n	8000624 <get_time_wifi+0x70>
	{
		while(1); // TODO: Handle Failure
 8000620:	46c0      	nop			@ (mov r8, r8)
 8000622:	e7fd      	b.n	8000620 <get_time_wifi+0x6c>
	}
	Clock clock;

	lcd_display_clear();
 8000624:	f004 fb50 	bl	8004cc8 <lcd_display_clear>
	lcd_set_cursor(1,1);
 8000628:	2101      	movs	r1, #1
 800062a:	2001      	movs	r0, #1
 800062c:	f004 fb57 	bl	8004cde <lcd_set_cursor>
	lcd_print_string("Connecting to");
 8000630:	4b1d      	ldr	r3, [pc, #116]	@ (80006a8 <get_time_wifi+0xf4>)
 8000632:	0018      	movs	r0, r3
 8000634:	f004 fb34 	bl	8004ca0 <lcd_print_string>
	lcd_set_cursor(2,1);
 8000638:	2101      	movs	r1, #1
 800063a:	2002      	movs	r0, #2
 800063c:	f004 fb4f 	bl	8004cde <lcd_set_cursor>
	lcd_print_string(SERVER_IP);
 8000640:	4b1c      	ldr	r3, [pc, #112]	@ (80006b4 <get_time_wifi+0x100>)
 8000642:	0018      	movs	r0, r3
 8000644:	f004 fb2c 	bl	8004ca0 <lcd_print_string>
	esp8266ex_cipstart(&huart1, ESP8266EX_TRANSPORT_TCP, SERVER_IP, SERVER_PORT);
 8000648:	4b1b      	ldr	r3, [pc, #108]	@ (80006b8 <get_time_wifi+0x104>)
 800064a:	4a1a      	ldr	r2, [pc, #104]	@ (80006b4 <get_time_wifi+0x100>)
 800064c:	491b      	ldr	r1, [pc, #108]	@ (80006bc <get_time_wifi+0x108>)
 800064e:	4815      	ldr	r0, [pc, #84]	@ (80006a4 <get_time_wifi+0xf0>)
 8000650:	f004 fa0a 	bl	8004a68 <esp8266ex_cipstart>

	lcd_display_clear();
 8000654:	f004 fb38 	bl	8004cc8 <lcd_display_clear>
	lcd_set_cursor(1,1);
 8000658:	2101      	movs	r1, #1
 800065a:	2001      	movs	r0, #1
 800065c:	f004 fb3f 	bl	8004cde <lcd_set_cursor>
	lcd_print_string("Getting time...");
 8000660:	4b17      	ldr	r3, [pc, #92]	@ (80006c0 <get_time_wifi+0x10c>)
 8000662:	0018      	movs	r0, r3
 8000664:	f004 fb1c 	bl	8004ca0 <lcd_print_string>

	clock = esp8266ex_get_time(&huart1);
 8000668:	003b      	movs	r3, r7
 800066a:	4a0e      	ldr	r2, [pc, #56]	@ (80006a4 <get_time_wifi+0xf0>)
 800066c:	0011      	movs	r1, r2
 800066e:	0018      	movs	r0, r3
 8000670:	f004 faa6 	bl	8004bc0 <esp8266ex_get_time>
	current_time = clock.time;
 8000674:	4b13      	ldr	r3, [pc, #76]	@ (80006c4 <get_time_wifi+0x110>)
 8000676:	003a      	movs	r2, r7
 8000678:	6852      	ldr	r2, [r2, #4]
 800067a:	601a      	str	r2, [r3, #0]
	current_date = clock.date;
 800067c:	4b12      	ldr	r3, [pc, #72]	@ (80006c8 <get_time_wifi+0x114>)
 800067e:	003a      	movs	r2, r7
 8000680:	6812      	ldr	r2, [r2, #0]
 8000682:	601a      	str	r2, [r3, #0]
	ds1307_set_current_date(&current_date);
 8000684:	4b10      	ldr	r3, [pc, #64]	@ (80006c8 <get_time_wifi+0x114>)
 8000686:	0018      	movs	r0, r3
 8000688:	f003 ff4f 	bl	800452a <ds1307_set_current_date>
	ds1307_set_current_time(&current_time);
 800068c:	4b0d      	ldr	r3, [pc, #52]	@ (80006c4 <get_time_wifi+0x110>)
 800068e:	0018      	movs	r0, r3
 8000690:	f003 fe99 	bl	80043c6 <ds1307_set_current_time>
}
 8000694:	46c0      	nop			@ (mov r8, r8)
 8000696:	46bd      	mov	sp, r7
 8000698:	b002      	add	sp, #8
 800069a:	bd80      	pop	{r7, pc}
 800069c:	08005960 	.word	0x08005960
 80006a0:	08005974 	.word	0x08005974
 80006a4:	200001b0 	.word	0x200001b0
 80006a8:	0800597c 	.word	0x0800597c
 80006ac:	0800598c 	.word	0x0800598c
 80006b0:	08005990 	.word	0x08005990
 80006b4:	0800599c 	.word	0x0800599c
 80006b8:	080059ac 	.word	0x080059ac
 80006bc:	080059b4 	.word	0x080059b4
 80006c0:	080059b8 	.word	0x080059b8
 80006c4:	20000244 	.word	0x20000244
 80006c8:	20000248 	.word	0x20000248

080006cc <update_digital_clock>:


void update_digital_clock()
{
 80006cc:	b590      	push	{r4, r7, lr}
 80006ce:	b085      	sub	sp, #20
 80006d0:	af00      	add	r7, sp, #0
	RTC_Time_t current_time;
	RTC_Date_t current_date;

	ds1307_get_current_time(&current_time);
 80006d2:	2408      	movs	r4, #8
 80006d4:	193b      	adds	r3, r7, r4
 80006d6:	0018      	movs	r0, r3
 80006d8:	f003 fed2 	bl	8004480 <ds1307_get_current_time>
	ds1307_get_current_date(&current_date);
 80006dc:	1d3b      	adds	r3, r7, #4
 80006de:	0018      	movs	r0, r3
 80006e0:	f003 ff53 	bl	800458a <ds1307_get_current_date>

	lcd_set_cursor(1,1);
 80006e4:	2101      	movs	r1, #1
 80006e6:	2001      	movs	r0, #1
 80006e8:	f004 faf9 	bl	8004cde <lcd_set_cursor>
	char *am_pm;
	if(current_time.time_format != TIME_FORMAT_24HRS)
 80006ec:	0022      	movs	r2, r4
 80006ee:	18bb      	adds	r3, r7, r2
 80006f0:	78db      	ldrb	r3, [r3, #3]
 80006f2:	2b02      	cmp	r3, #2
 80006f4:	d015      	beq.n	8000722 <update_digital_clock+0x56>
	{
		am_pm = (current_time.time_format) ? "PM" : "AM";
 80006f6:	18bb      	adds	r3, r7, r2
 80006f8:	78db      	ldrb	r3, [r3, #3]
 80006fa:	2b00      	cmp	r3, #0
 80006fc:	d001      	beq.n	8000702 <update_digital_clock+0x36>
 80006fe:	4b1d      	ldr	r3, [pc, #116]	@ (8000774 <update_digital_clock+0xa8>)
 8000700:	e000      	b.n	8000704 <update_digital_clock+0x38>
 8000702:	4b1d      	ldr	r3, [pc, #116]	@ (8000778 <update_digital_clock+0xac>)
 8000704:	60fb      	str	r3, [r7, #12]
		lcd_print_string(time_to_string(&current_time));
 8000706:	2308      	movs	r3, #8
 8000708:	18fb      	adds	r3, r7, r3
 800070a:	0018      	movs	r0, r3
 800070c:	f7ff fedc 	bl	80004c8 <time_to_string>
 8000710:	0003      	movs	r3, r0
 8000712:	0018      	movs	r0, r3
 8000714:	f004 fac4 	bl	8004ca0 <lcd_print_string>
		lcd_print_string(am_pm);
 8000718:	68fb      	ldr	r3, [r7, #12]
 800071a:	0018      	movs	r0, r3
 800071c:	f004 fac0 	bl	8004ca0 <lcd_print_string>
 8000720:	e008      	b.n	8000734 <update_digital_clock+0x68>
	}
	else
	{
		lcd_print_string(time_to_string(&current_time));
 8000722:	2308      	movs	r3, #8
 8000724:	18fb      	adds	r3, r7, r3
 8000726:	0018      	movs	r0, r3
 8000728:	f7ff fece 	bl	80004c8 <time_to_string>
 800072c:	0003      	movs	r3, r0
 800072e:	0018      	movs	r0, r3
 8000730:	f004 fab6 	bl	8004ca0 <lcd_print_string>
	}

	lcd_set_cursor(2, 1);
 8000734:	2101      	movs	r1, #1
 8000736:	2002      	movs	r0, #2
 8000738:	f004 fad1 	bl	8004cde <lcd_set_cursor>
	lcd_print_string(date_to_string(&current_date));
 800073c:	1d3b      	adds	r3, r7, #4
 800073e:	0018      	movs	r0, r3
 8000740:	f7ff fef0 	bl	8000524 <date_to_string>
 8000744:	0003      	movs	r3, r0
 8000746:	0018      	movs	r0, r3
 8000748:	f004 faaa 	bl	8004ca0 <lcd_print_string>
	lcd_print_char('<');
 800074c:	203c      	movs	r0, #60	@ 0x3c
 800074e:	f004 fa7f 	bl	8004c50 <lcd_print_char>
	lcd_print_string(get_day_of_week(current_date.day));
 8000752:	1d3b      	adds	r3, r7, #4
 8000754:	781b      	ldrb	r3, [r3, #0]
 8000756:	0018      	movs	r0, r3
 8000758:	f7ff fe5e 	bl	8000418 <get_day_of_week>
 800075c:	0003      	movs	r3, r0
 800075e:	0018      	movs	r0, r3
 8000760:	f004 fa9e 	bl	8004ca0 <lcd_print_string>
	lcd_print_char('>');
 8000764:	203e      	movs	r0, #62	@ 0x3e
 8000766:	f004 fa73 	bl	8004c50 <lcd_print_char>
}
 800076a:	46c0      	nop			@ (mov r8, r8)
 800076c:	46bd      	mov	sp, r7
 800076e:	b005      	add	sp, #20
 8000770:	bd90      	pop	{r4, r7, pc}
 8000772:	46c0      	nop			@ (mov r8, r8)
 8000774:	080059c8 	.word	0x080059c8
 8000778:	080059cc 	.word	0x080059cc

0800077c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800077c:	b580      	push	{r7, lr}
 800077e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000780:	f000 fc97 	bl	80010b2 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000784:	f000 f848 	bl	8000818 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000788:	f000 f9c4 	bl	8000b14 <MX_GPIO_Init>
  MX_USART1_UART_Init();
 800078c:	f000 f974 	bl	8000a78 <MX_USART1_UART_Init>
  MX_I2C1_Init();
 8000790:	f000 f88a 	bl	80008a8 <MX_I2C1_Init>
  MX_TIM3_Init();
 8000794:	f000 f8c8 	bl	8000928 <MX_TIM3_Init>
  MX_TIM14_Init();
 8000798:	f000 f91e 	bl	80009d8 <MX_TIM14_Init>
  MX_TIM17_Init();
 800079c:	f000 f942 	bl	8000a24 <MX_TIM17_Init>
  /* USER CODE BEGIN 2 */

//	initialise_monitor_handles(); // ONLY FOR DEBUGGING
	lcd_init();
 80007a0:	f004 fad0 	bl	8004d44 <lcd_init>
	lcd_display_clear();
 80007a4:	f004 fa90 	bl	8004cc8 <lcd_display_clear>
	lcd_set_cursor(1,1);
 80007a8:	2101      	movs	r1, #1
 80007aa:	2001      	movs	r0, #1
 80007ac:	f004 fa97 	bl	8004cde <lcd_set_cursor>
	HAL_Delay(2000);
 80007b0:	23fa      	movs	r3, #250	@ 0xfa
 80007b2:	00db      	lsls	r3, r3, #3
 80007b4:	0018      	movs	r0, r3
 80007b6:	f000 fcf9 	bl	80011ac <HAL_Delay>

//#define INIT
#ifdef INIT
	get_time_wifi();
#endif
	lcd_display_clear();
 80007ba:	f004 fa85 	bl	8004cc8 <lcd_display_clear>

	if (HAL_TIM_Base_Start_IT(&htim14) != HAL_OK) // Start global interrupt every 1 second
 80007be:	4b13      	ldr	r3, [pc, #76]	@ (800080c <main+0x90>)
 80007c0:	0018      	movs	r0, r3
 80007c2:	f002 fb55 	bl	8002e70 <HAL_TIM_Base_Start_IT>
 80007c6:	1e03      	subs	r3, r0, #0
 80007c8:	d001      	beq.n	80007ce <main+0x52>
	{
		/* Starting Error */
		Error_Handler();
 80007ca:	f000 fa81 	bl	8000cd0 <Error_Handler>
	while (1)
	{
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
		if(is_fetching_data_from_server == BUSY)
 80007ce:	4b10      	ldr	r3, [pc, #64]	@ (8000810 <main+0x94>)
 80007d0:	781b      	ldrb	r3, [r3, #0]
 80007d2:	2b01      	cmp	r3, #1
 80007d4:	d10b      	bne.n	80007ee <main+0x72>
		{
			get_time_wifi();
 80007d6:	f7ff feed 	bl	80005b4 <get_time_wifi>
			is_fetching_data_from_server = FREE;
 80007da:	4b0d      	ldr	r3, [pc, #52]	@ (8000810 <main+0x94>)
 80007dc:	2200      	movs	r2, #0
 80007de:	701a      	strb	r2, [r3, #0]
			lcd_display_clear();
 80007e0:	f004 fa72 	bl	8004cc8 <lcd_display_clear>
			lcd_set_cursor(1,1);
 80007e4:	2101      	movs	r1, #1
 80007e6:	2001      	movs	r0, #1
 80007e8:	f004 fa79 	bl	8004cde <lcd_set_cursor>
 80007ec:	e7ef      	b.n	80007ce <main+0x52>
		}
		else if (is_fetching_data_from_server == FREE && is_update_digital_clock == BUSY)
 80007ee:	4b08      	ldr	r3, [pc, #32]	@ (8000810 <main+0x94>)
 80007f0:	781b      	ldrb	r3, [r3, #0]
 80007f2:	2b00      	cmp	r3, #0
 80007f4:	d1eb      	bne.n	80007ce <main+0x52>
 80007f6:	4b07      	ldr	r3, [pc, #28]	@ (8000814 <main+0x98>)
 80007f8:	781b      	ldrb	r3, [r3, #0]
 80007fa:	2b01      	cmp	r3, #1
 80007fc:	d1e7      	bne.n	80007ce <main+0x52>
		{
			update_digital_clock();
 80007fe:	f7ff ff65 	bl	80006cc <update_digital_clock>
			is_update_digital_clock = FREE;
 8000802:	4b04      	ldr	r3, [pc, #16]	@ (8000814 <main+0x98>)
 8000804:	2200      	movs	r2, #0
 8000806:	701a      	strb	r2, [r3, #0]
		if(is_fetching_data_from_server == BUSY)
 8000808:	e7e1      	b.n	80007ce <main+0x52>
 800080a:	46c0      	nop			@ (mov r8, r8)
 800080c:	20000118 	.word	0x20000118
 8000810:	2000024c 	.word	0x2000024c
 8000814:	2000024d 	.word	0x2000024d

08000818 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000818:	b590      	push	{r4, r7, lr}
 800081a:	b08d      	sub	sp, #52	@ 0x34
 800081c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800081e:	2414      	movs	r4, #20
 8000820:	193b      	adds	r3, r7, r4
 8000822:	0018      	movs	r0, r3
 8000824:	231c      	movs	r3, #28
 8000826:	001a      	movs	r2, r3
 8000828:	2100      	movs	r1, #0
 800082a:	f004 fbd1 	bl	8004fd0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800082e:	003b      	movs	r3, r7
 8000830:	0018      	movs	r0, r3
 8000832:	2314      	movs	r3, #20
 8000834:	001a      	movs	r2, r3
 8000836:	2100      	movs	r1, #0
 8000838:	f004 fbca 	bl	8004fd0 <memset>

  __HAL_FLASH_SET_LATENCY(FLASH_LATENCY_1);
 800083c:	4b19      	ldr	r3, [pc, #100]	@ (80008a4 <SystemClock_Config+0x8c>)
 800083e:	681b      	ldr	r3, [r3, #0]
 8000840:	2207      	movs	r2, #7
 8000842:	4393      	bics	r3, r2
 8000844:	001a      	movs	r2, r3
 8000846:	4b17      	ldr	r3, [pc, #92]	@ (80008a4 <SystemClock_Config+0x8c>)
 8000848:	2101      	movs	r1, #1
 800084a:	430a      	orrs	r2, r1
 800084c:	601a      	str	r2, [r3, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800084e:	193b      	adds	r3, r7, r4
 8000850:	2201      	movs	r2, #1
 8000852:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000854:	193b      	adds	r3, r7, r4
 8000856:	2280      	movs	r2, #128	@ 0x80
 8000858:	0252      	lsls	r2, r2, #9
 800085a:	605a      	str	r2, [r3, #4]
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800085c:	193b      	adds	r3, r7, r4
 800085e:	0018      	movs	r0, r3
 8000860:	f001 fdfc 	bl	800245c <HAL_RCC_OscConfig>
 8000864:	1e03      	subs	r3, r0, #0
 8000866:	d001      	beq.n	800086c <SystemClock_Config+0x54>
  {
    Error_Handler();
 8000868:	f000 fa32 	bl	8000cd0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800086c:	003b      	movs	r3, r7
 800086e:	2207      	movs	r2, #7
 8000870:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSE;
 8000872:	003b      	movs	r3, r7
 8000874:	2201      	movs	r2, #1
 8000876:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8000878:	003b      	movs	r3, r7
 800087a:	2200      	movs	r2, #0
 800087c:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 800087e:	003b      	movs	r3, r7
 8000880:	2200      	movs	r2, #0
 8000882:	60da      	str	r2, [r3, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV1;
 8000884:	003b      	movs	r3, r7
 8000886:	2200      	movs	r2, #0
 8000888:	611a      	str	r2, [r3, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 800088a:	003b      	movs	r3, r7
 800088c:	2101      	movs	r1, #1
 800088e:	0018      	movs	r0, r3
 8000890:	f001 ffc8 	bl	8002824 <HAL_RCC_ClockConfig>
 8000894:	1e03      	subs	r3, r0, #0
 8000896:	d001      	beq.n	800089c <SystemClock_Config+0x84>
  {
    Error_Handler();
 8000898:	f000 fa1a 	bl	8000cd0 <Error_Handler>
  }
}
 800089c:	46c0      	nop			@ (mov r8, r8)
 800089e:	46bd      	mov	sp, r7
 80008a0:	b00d      	add	sp, #52	@ 0x34
 80008a2:	bd90      	pop	{r4, r7, pc}
 80008a4:	40022000 	.word	0x40022000

080008a8 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80008a8:	b580      	push	{r7, lr}
 80008aa:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80008ac:	4b1b      	ldr	r3, [pc, #108]	@ (800091c <MX_I2C1_Init+0x74>)
 80008ae:	4a1c      	ldr	r2, [pc, #112]	@ (8000920 <MX_I2C1_Init+0x78>)
 80008b0:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x10805D88;
 80008b2:	4b1a      	ldr	r3, [pc, #104]	@ (800091c <MX_I2C1_Init+0x74>)
 80008b4:	4a1b      	ldr	r2, [pc, #108]	@ (8000924 <MX_I2C1_Init+0x7c>)
 80008b6:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 80008b8:	4b18      	ldr	r3, [pc, #96]	@ (800091c <MX_I2C1_Init+0x74>)
 80008ba:	2200      	movs	r2, #0
 80008bc:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80008be:	4b17      	ldr	r3, [pc, #92]	@ (800091c <MX_I2C1_Init+0x74>)
 80008c0:	2201      	movs	r2, #1
 80008c2:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80008c4:	4b15      	ldr	r3, [pc, #84]	@ (800091c <MX_I2C1_Init+0x74>)
 80008c6:	2200      	movs	r2, #0
 80008c8:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 80008ca:	4b14      	ldr	r3, [pc, #80]	@ (800091c <MX_I2C1_Init+0x74>)
 80008cc:	2200      	movs	r2, #0
 80008ce:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80008d0:	4b12      	ldr	r3, [pc, #72]	@ (800091c <MX_I2C1_Init+0x74>)
 80008d2:	2200      	movs	r2, #0
 80008d4:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80008d6:	4b11      	ldr	r3, [pc, #68]	@ (800091c <MX_I2C1_Init+0x74>)
 80008d8:	2200      	movs	r2, #0
 80008da:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80008dc:	4b0f      	ldr	r3, [pc, #60]	@ (800091c <MX_I2C1_Init+0x74>)
 80008de:	2200      	movs	r2, #0
 80008e0:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80008e2:	4b0e      	ldr	r3, [pc, #56]	@ (800091c <MX_I2C1_Init+0x74>)
 80008e4:	0018      	movs	r0, r3
 80008e6:	f000 ff1d 	bl	8001724 <HAL_I2C_Init>
 80008ea:	1e03      	subs	r3, r0, #0
 80008ec:	d001      	beq.n	80008f2 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 80008ee:	f000 f9ef 	bl	8000cd0 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80008f2:	4b0a      	ldr	r3, [pc, #40]	@ (800091c <MX_I2C1_Init+0x74>)
 80008f4:	2100      	movs	r1, #0
 80008f6:	0018      	movs	r0, r3
 80008f8:	f001 fd18 	bl	800232c <HAL_I2CEx_ConfigAnalogFilter>
 80008fc:	1e03      	subs	r3, r0, #0
 80008fe:	d001      	beq.n	8000904 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8000900:	f000 f9e6 	bl	8000cd0 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8000904:	4b05      	ldr	r3, [pc, #20]	@ (800091c <MX_I2C1_Init+0x74>)
 8000906:	2100      	movs	r1, #0
 8000908:	0018      	movs	r0, r3
 800090a:	f001 fd5b 	bl	80023c4 <HAL_I2CEx_ConfigDigitalFilter>
 800090e:	1e03      	subs	r3, r0, #0
 8000910:	d001      	beq.n	8000916 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8000912:	f000 f9dd 	bl	8000cd0 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000916:	46c0      	nop			@ (mov r8, r8)
 8000918:	46bd      	mov	sp, r7
 800091a:	bd80      	pop	{r7, pc}
 800091c:	20000078 	.word	0x20000078
 8000920:	40005400 	.word	0x40005400
 8000924:	10805d88 	.word	0x10805d88

08000928 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8000928:	b580      	push	{r7, lr}
 800092a:	b088      	sub	sp, #32
 800092c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800092e:	2310      	movs	r3, #16
 8000930:	18fb      	adds	r3, r7, r3
 8000932:	0018      	movs	r0, r3
 8000934:	2310      	movs	r3, #16
 8000936:	001a      	movs	r2, r3
 8000938:	2100      	movs	r1, #0
 800093a:	f004 fb49 	bl	8004fd0 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800093e:	1d3b      	adds	r3, r7, #4
 8000940:	0018      	movs	r0, r3
 8000942:	230c      	movs	r3, #12
 8000944:	001a      	movs	r2, r3
 8000946:	2100      	movs	r1, #0
 8000948:	f004 fb42 	bl	8004fd0 <memset>

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 800094c:	4b1e      	ldr	r3, [pc, #120]	@ (80009c8 <MX_TIM3_Init+0xa0>)
 800094e:	4a1f      	ldr	r2, [pc, #124]	@ (80009cc <MX_TIM3_Init+0xa4>)
 8000950:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 4799;
 8000952:	4b1d      	ldr	r3, [pc, #116]	@ (80009c8 <MX_TIM3_Init+0xa0>)
 8000954:	4a1e      	ldr	r2, [pc, #120]	@ (80009d0 <MX_TIM3_Init+0xa8>)
 8000956:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000958:	4b1b      	ldr	r3, [pc, #108]	@ (80009c8 <MX_TIM3_Init+0xa0>)
 800095a:	2200      	movs	r2, #0
 800095c:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 10000;
 800095e:	4b1a      	ldr	r3, [pc, #104]	@ (80009c8 <MX_TIM3_Init+0xa0>)
 8000960:	4a1c      	ldr	r2, [pc, #112]	@ (80009d4 <MX_TIM3_Init+0xac>)
 8000962:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000964:	4b18      	ldr	r3, [pc, #96]	@ (80009c8 <MX_TIM3_Init+0xa0>)
 8000966:	2200      	movs	r2, #0
 8000968:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800096a:	4b17      	ldr	r3, [pc, #92]	@ (80009c8 <MX_TIM3_Init+0xa0>)
 800096c:	2200      	movs	r2, #0
 800096e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8000970:	4b15      	ldr	r3, [pc, #84]	@ (80009c8 <MX_TIM3_Init+0xa0>)
 8000972:	0018      	movs	r0, r3
 8000974:	f002 f9b8 	bl	8002ce8 <HAL_TIM_Base_Init>
 8000978:	1e03      	subs	r3, r0, #0
 800097a:	d001      	beq.n	8000980 <MX_TIM3_Init+0x58>
  {
    Error_Handler();
 800097c:	f000 f9a8 	bl	8000cd0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000980:	2110      	movs	r1, #16
 8000982:	187b      	adds	r3, r7, r1
 8000984:	2280      	movs	r2, #128	@ 0x80
 8000986:	0152      	lsls	r2, r2, #5
 8000988:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 800098a:	187a      	adds	r2, r7, r1
 800098c:	4b0e      	ldr	r3, [pc, #56]	@ (80009c8 <MX_TIM3_Init+0xa0>)
 800098e:	0011      	movs	r1, r2
 8000990:	0018      	movs	r0, r3
 8000992:	f002 fbc3 	bl	800311c <HAL_TIM_ConfigClockSource>
 8000996:	1e03      	subs	r3, r0, #0
 8000998:	d001      	beq.n	800099e <MX_TIM3_Init+0x76>
  {
    Error_Handler();
 800099a:	f000 f999 	bl	8000cd0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800099e:	1d3b      	adds	r3, r7, #4
 80009a0:	2200      	movs	r2, #0
 80009a2:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80009a4:	1d3b      	adds	r3, r7, #4
 80009a6:	2200      	movs	r2, #0
 80009a8:	609a      	str	r2, [r3, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80009aa:	1d3a      	adds	r2, r7, #4
 80009ac:	4b06      	ldr	r3, [pc, #24]	@ (80009c8 <MX_TIM3_Init+0xa0>)
 80009ae:	0011      	movs	r1, r2
 80009b0:	0018      	movs	r0, r3
 80009b2:	f002 fdbf 	bl	8003534 <HAL_TIMEx_MasterConfigSynchronization>
 80009b6:	1e03      	subs	r3, r0, #0
 80009b8:	d001      	beq.n	80009be <MX_TIM3_Init+0x96>
  {
    Error_Handler();
 80009ba:	f000 f989 	bl	8000cd0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 80009be:	46c0      	nop			@ (mov r8, r8)
 80009c0:	46bd      	mov	sp, r7
 80009c2:	b008      	add	sp, #32
 80009c4:	bd80      	pop	{r7, pc}
 80009c6:	46c0      	nop			@ (mov r8, r8)
 80009c8:	200000cc 	.word	0x200000cc
 80009cc:	40000400 	.word	0x40000400
 80009d0:	000012bf 	.word	0x000012bf
 80009d4:	00002710 	.word	0x00002710

080009d8 <MX_TIM14_Init>:
  * @brief TIM14 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM14_Init(void)
{
 80009d8:	b580      	push	{r7, lr}
 80009da:	af00      	add	r7, sp, #0
  /* USER CODE END TIM14_Init 0 */

  /* USER CODE BEGIN TIM14_Init 1 */

  /* USER CODE END TIM14_Init 1 */
  htim14.Instance = TIM14;
 80009dc:	4b0e      	ldr	r3, [pc, #56]	@ (8000a18 <MX_TIM14_Init+0x40>)
 80009de:	4a0f      	ldr	r2, [pc, #60]	@ (8000a1c <MX_TIM14_Init+0x44>)
 80009e0:	601a      	str	r2, [r3, #0]
  htim14.Init.Prescaler = 0;
 80009e2:	4b0d      	ldr	r3, [pc, #52]	@ (8000a18 <MX_TIM14_Init+0x40>)
 80009e4:	2200      	movs	r2, #0
 80009e6:	605a      	str	r2, [r3, #4]
  htim14.Init.CounterMode = TIM_COUNTERMODE_UP;
 80009e8:	4b0b      	ldr	r3, [pc, #44]	@ (8000a18 <MX_TIM14_Init+0x40>)
 80009ea:	2200      	movs	r2, #0
 80009ec:	609a      	str	r2, [r3, #8]
  htim14.Init.Period = 10000;
 80009ee:	4b0a      	ldr	r3, [pc, #40]	@ (8000a18 <MX_TIM14_Init+0x40>)
 80009f0:	4a0b      	ldr	r2, [pc, #44]	@ (8000a20 <MX_TIM14_Init+0x48>)
 80009f2:	60da      	str	r2, [r3, #12]
  htim14.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80009f4:	4b08      	ldr	r3, [pc, #32]	@ (8000a18 <MX_TIM14_Init+0x40>)
 80009f6:	2200      	movs	r2, #0
 80009f8:	611a      	str	r2, [r3, #16]
  htim14.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80009fa:	4b07      	ldr	r3, [pc, #28]	@ (8000a18 <MX_TIM14_Init+0x40>)
 80009fc:	2200      	movs	r2, #0
 80009fe:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim14) != HAL_OK)
 8000a00:	4b05      	ldr	r3, [pc, #20]	@ (8000a18 <MX_TIM14_Init+0x40>)
 8000a02:	0018      	movs	r0, r3
 8000a04:	f002 f970 	bl	8002ce8 <HAL_TIM_Base_Init>
 8000a08:	1e03      	subs	r3, r0, #0
 8000a0a:	d001      	beq.n	8000a10 <MX_TIM14_Init+0x38>
  {
    Error_Handler();
 8000a0c:	f000 f960 	bl	8000cd0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM14_Init 2 */

  /* USER CODE END TIM14_Init 2 */

}
 8000a10:	46c0      	nop			@ (mov r8, r8)
 8000a12:	46bd      	mov	sp, r7
 8000a14:	bd80      	pop	{r7, pc}
 8000a16:	46c0      	nop			@ (mov r8, r8)
 8000a18:	20000118 	.word	0x20000118
 8000a1c:	40002000 	.word	0x40002000
 8000a20:	00002710 	.word	0x00002710

08000a24 <MX_TIM17_Init>:
  * @brief TIM17 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM17_Init(void)
{
 8000a24:	b580      	push	{r7, lr}
 8000a26:	af00      	add	r7, sp, #0
  /* USER CODE END TIM17_Init 0 */

  /* USER CODE BEGIN TIM17_Init 1 */

  /* USER CODE END TIM17_Init 1 */
  htim17.Instance = TIM17;
 8000a28:	4b0f      	ldr	r3, [pc, #60]	@ (8000a68 <MX_TIM17_Init+0x44>)
 8000a2a:	4a10      	ldr	r2, [pc, #64]	@ (8000a6c <MX_TIM17_Init+0x48>)
 8000a2c:	601a      	str	r2, [r3, #0]
  htim17.Init.Prescaler = 48000-1;
 8000a2e:	4b0e      	ldr	r3, [pc, #56]	@ (8000a68 <MX_TIM17_Init+0x44>)
 8000a30:	4a0f      	ldr	r2, [pc, #60]	@ (8000a70 <MX_TIM17_Init+0x4c>)
 8000a32:	605a      	str	r2, [r3, #4]
  htim17.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000a34:	4b0c      	ldr	r3, [pc, #48]	@ (8000a68 <MX_TIM17_Init+0x44>)
 8000a36:	2200      	movs	r2, #0
 8000a38:	609a      	str	r2, [r3, #8]
  htim17.Init.Period = 65535;
 8000a3a:	4b0b      	ldr	r3, [pc, #44]	@ (8000a68 <MX_TIM17_Init+0x44>)
 8000a3c:	4a0d      	ldr	r2, [pc, #52]	@ (8000a74 <MX_TIM17_Init+0x50>)
 8000a3e:	60da      	str	r2, [r3, #12]
  htim17.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000a40:	4b09      	ldr	r3, [pc, #36]	@ (8000a68 <MX_TIM17_Init+0x44>)
 8000a42:	2200      	movs	r2, #0
 8000a44:	611a      	str	r2, [r3, #16]
  htim17.Init.RepetitionCounter = 0;
 8000a46:	4b08      	ldr	r3, [pc, #32]	@ (8000a68 <MX_TIM17_Init+0x44>)
 8000a48:	2200      	movs	r2, #0
 8000a4a:	615a      	str	r2, [r3, #20]
  htim17.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000a4c:	4b06      	ldr	r3, [pc, #24]	@ (8000a68 <MX_TIM17_Init+0x44>)
 8000a4e:	2200      	movs	r2, #0
 8000a50:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim17) != HAL_OK)
 8000a52:	4b05      	ldr	r3, [pc, #20]	@ (8000a68 <MX_TIM17_Init+0x44>)
 8000a54:	0018      	movs	r0, r3
 8000a56:	f002 f947 	bl	8002ce8 <HAL_TIM_Base_Init>
 8000a5a:	1e03      	subs	r3, r0, #0
 8000a5c:	d001      	beq.n	8000a62 <MX_TIM17_Init+0x3e>
  {
    Error_Handler();
 8000a5e:	f000 f937 	bl	8000cd0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM17_Init 2 */

  /* USER CODE END TIM17_Init 2 */

}
 8000a62:	46c0      	nop			@ (mov r8, r8)
 8000a64:	46bd      	mov	sp, r7
 8000a66:	bd80      	pop	{r7, pc}
 8000a68:	20000164 	.word	0x20000164
 8000a6c:	40014800 	.word	0x40014800
 8000a70:	0000bb7f 	.word	0x0000bb7f
 8000a74:	0000ffff 	.word	0x0000ffff

08000a78 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000a78:	b580      	push	{r7, lr}
 8000a7a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000a7c:	4b23      	ldr	r3, [pc, #140]	@ (8000b0c <MX_USART1_UART_Init+0x94>)
 8000a7e:	4a24      	ldr	r2, [pc, #144]	@ (8000b10 <MX_USART1_UART_Init+0x98>)
 8000a80:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8000a82:	4b22      	ldr	r3, [pc, #136]	@ (8000b0c <MX_USART1_UART_Init+0x94>)
 8000a84:	22e1      	movs	r2, #225	@ 0xe1
 8000a86:	0252      	lsls	r2, r2, #9
 8000a88:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000a8a:	4b20      	ldr	r3, [pc, #128]	@ (8000b0c <MX_USART1_UART_Init+0x94>)
 8000a8c:	2200      	movs	r2, #0
 8000a8e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000a90:	4b1e      	ldr	r3, [pc, #120]	@ (8000b0c <MX_USART1_UART_Init+0x94>)
 8000a92:	2200      	movs	r2, #0
 8000a94:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000a96:	4b1d      	ldr	r3, [pc, #116]	@ (8000b0c <MX_USART1_UART_Init+0x94>)
 8000a98:	2200      	movs	r2, #0
 8000a9a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000a9c:	4b1b      	ldr	r3, [pc, #108]	@ (8000b0c <MX_USART1_UART_Init+0x94>)
 8000a9e:	220c      	movs	r2, #12
 8000aa0:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000aa2:	4b1a      	ldr	r3, [pc, #104]	@ (8000b0c <MX_USART1_UART_Init+0x94>)
 8000aa4:	2200      	movs	r2, #0
 8000aa6:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000aa8:	4b18      	ldr	r3, [pc, #96]	@ (8000b0c <MX_USART1_UART_Init+0x94>)
 8000aaa:	2200      	movs	r2, #0
 8000aac:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000aae:	4b17      	ldr	r3, [pc, #92]	@ (8000b0c <MX_USART1_UART_Init+0x94>)
 8000ab0:	2200      	movs	r2, #0
 8000ab2:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000ab4:	4b15      	ldr	r3, [pc, #84]	@ (8000b0c <MX_USART1_UART_Init+0x94>)
 8000ab6:	2200      	movs	r2, #0
 8000ab8:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000aba:	4b14      	ldr	r3, [pc, #80]	@ (8000b0c <MX_USART1_UART_Init+0x94>)
 8000abc:	2200      	movs	r2, #0
 8000abe:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000ac0:	4b12      	ldr	r3, [pc, #72]	@ (8000b0c <MX_USART1_UART_Init+0x94>)
 8000ac2:	0018      	movs	r0, r3
 8000ac4:	f002 fdb0 	bl	8003628 <HAL_UART_Init>
 8000ac8:	1e03      	subs	r3, r0, #0
 8000aca:	d001      	beq.n	8000ad0 <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 8000acc:	f000 f900 	bl	8000cd0 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000ad0:	4b0e      	ldr	r3, [pc, #56]	@ (8000b0c <MX_USART1_UART_Init+0x94>)
 8000ad2:	2100      	movs	r1, #0
 8000ad4:	0018      	movs	r0, r3
 8000ad6:	f003 fb73 	bl	80041c0 <HAL_UARTEx_SetTxFifoThreshold>
 8000ada:	1e03      	subs	r3, r0, #0
 8000adc:	d001      	beq.n	8000ae2 <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 8000ade:	f000 f8f7 	bl	8000cd0 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000ae2:	4b0a      	ldr	r3, [pc, #40]	@ (8000b0c <MX_USART1_UART_Init+0x94>)
 8000ae4:	2100      	movs	r1, #0
 8000ae6:	0018      	movs	r0, r3
 8000ae8:	f003 fbaa 	bl	8004240 <HAL_UARTEx_SetRxFifoThreshold>
 8000aec:	1e03      	subs	r3, r0, #0
 8000aee:	d001      	beq.n	8000af4 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 8000af0:	f000 f8ee 	bl	8000cd0 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8000af4:	4b05      	ldr	r3, [pc, #20]	@ (8000b0c <MX_USART1_UART_Init+0x94>)
 8000af6:	0018      	movs	r0, r3
 8000af8:	f003 fb28 	bl	800414c <HAL_UARTEx_DisableFifoMode>
 8000afc:	1e03      	subs	r3, r0, #0
 8000afe:	d001      	beq.n	8000b04 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 8000b00:	f000 f8e6 	bl	8000cd0 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000b04:	46c0      	nop			@ (mov r8, r8)
 8000b06:	46bd      	mov	sp, r7
 8000b08:	bd80      	pop	{r7, pc}
 8000b0a:	46c0      	nop			@ (mov r8, r8)
 8000b0c:	200001b0 	.word	0x200001b0
 8000b10:	40013800 	.word	0x40013800

08000b14 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000b14:	b590      	push	{r4, r7, lr}
 8000b16:	b08b      	sub	sp, #44	@ 0x2c
 8000b18:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b1a:	2414      	movs	r4, #20
 8000b1c:	193b      	adds	r3, r7, r4
 8000b1e:	0018      	movs	r0, r3
 8000b20:	2314      	movs	r3, #20
 8000b22:	001a      	movs	r2, r3
 8000b24:	2100      	movs	r1, #0
 8000b26:	f004 fa53 	bl	8004fd0 <memset>
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000b2a:	4b3e      	ldr	r3, [pc, #248]	@ (8000c24 <MX_GPIO_Init+0x110>)
 8000b2c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000b2e:	4b3d      	ldr	r3, [pc, #244]	@ (8000c24 <MX_GPIO_Init+0x110>)
 8000b30:	2104      	movs	r1, #4
 8000b32:	430a      	orrs	r2, r1
 8000b34:	635a      	str	r2, [r3, #52]	@ 0x34
 8000b36:	4b3b      	ldr	r3, [pc, #236]	@ (8000c24 <MX_GPIO_Init+0x110>)
 8000b38:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000b3a:	2204      	movs	r2, #4
 8000b3c:	4013      	ands	r3, r2
 8000b3e:	613b      	str	r3, [r7, #16]
 8000b40:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000b42:	4b38      	ldr	r3, [pc, #224]	@ (8000c24 <MX_GPIO_Init+0x110>)
 8000b44:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000b46:	4b37      	ldr	r3, [pc, #220]	@ (8000c24 <MX_GPIO_Init+0x110>)
 8000b48:	2120      	movs	r1, #32
 8000b4a:	430a      	orrs	r2, r1
 8000b4c:	635a      	str	r2, [r3, #52]	@ 0x34
 8000b4e:	4b35      	ldr	r3, [pc, #212]	@ (8000c24 <MX_GPIO_Init+0x110>)
 8000b50:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000b52:	2220      	movs	r2, #32
 8000b54:	4013      	ands	r3, r2
 8000b56:	60fb      	str	r3, [r7, #12]
 8000b58:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b5a:	4b32      	ldr	r3, [pc, #200]	@ (8000c24 <MX_GPIO_Init+0x110>)
 8000b5c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000b5e:	4b31      	ldr	r3, [pc, #196]	@ (8000c24 <MX_GPIO_Init+0x110>)
 8000b60:	2101      	movs	r1, #1
 8000b62:	430a      	orrs	r2, r1
 8000b64:	635a      	str	r2, [r3, #52]	@ 0x34
 8000b66:	4b2f      	ldr	r3, [pc, #188]	@ (8000c24 <MX_GPIO_Init+0x110>)
 8000b68:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000b6a:	2201      	movs	r2, #1
 8000b6c:	4013      	ands	r3, r2
 8000b6e:	60bb      	str	r3, [r7, #8]
 8000b70:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000b72:	4b2c      	ldr	r3, [pc, #176]	@ (8000c24 <MX_GPIO_Init+0x110>)
 8000b74:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000b76:	4b2b      	ldr	r3, [pc, #172]	@ (8000c24 <MX_GPIO_Init+0x110>)
 8000b78:	2102      	movs	r1, #2
 8000b7a:	430a      	orrs	r2, r1
 8000b7c:	635a      	str	r2, [r3, #52]	@ 0x34
 8000b7e:	4b29      	ldr	r3, [pc, #164]	@ (8000c24 <MX_GPIO_Init+0x110>)
 8000b80:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000b82:	2202      	movs	r2, #2
 8000b84:	4013      	ands	r3, r2
 8000b86:	607b      	str	r3, [r7, #4]
 8000b88:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(Led_GPIO_Port, Led_Pin, GPIO_PIN_SET);
 8000b8a:	23a0      	movs	r3, #160	@ 0xa0
 8000b8c:	05db      	lsls	r3, r3, #23
 8000b8e:	2201      	movs	r2, #1
 8000b90:	2120      	movs	r1, #32
 8000b92:	0018      	movs	r0, r3
 8000b94:	f000 fd7e 	bl	8001694 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : User_Button_Pin */
  GPIO_InitStruct.Pin = User_Button_Pin;
 8000b98:	193b      	adds	r3, r7, r4
 8000b9a:	2280      	movs	r2, #128	@ 0x80
 8000b9c:	0192      	lsls	r2, r2, #6
 8000b9e:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8000ba0:	193b      	adds	r3, r7, r4
 8000ba2:	4a21      	ldr	r2, [pc, #132]	@ (8000c28 <MX_GPIO_Init+0x114>)
 8000ba4:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ba6:	193b      	adds	r3, r7, r4
 8000ba8:	2200      	movs	r2, #0
 8000baa:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(User_Button_GPIO_Port, &GPIO_InitStruct);
 8000bac:	193b      	adds	r3, r7, r4
 8000bae:	4a1f      	ldr	r2, [pc, #124]	@ (8000c2c <MX_GPIO_Init+0x118>)
 8000bb0:	0019      	movs	r1, r3
 8000bb2:	0010      	movs	r0, r2
 8000bb4:	f000 fbfc 	bl	80013b0 <HAL_GPIO_Init>

  /*Configure GPIO pins : VCP_USART2_TX_Pin VCP_USART2_RX_Pin */
  GPIO_InitStruct.Pin = VCP_USART2_TX_Pin|VCP_USART2_RX_Pin;
 8000bb8:	193b      	adds	r3, r7, r4
 8000bba:	220c      	movs	r2, #12
 8000bbc:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000bbe:	193b      	adds	r3, r7, r4
 8000bc0:	2202      	movs	r2, #2
 8000bc2:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bc4:	193b      	adds	r3, r7, r4
 8000bc6:	2200      	movs	r2, #0
 8000bc8:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000bca:	193b      	adds	r3, r7, r4
 8000bcc:	2200      	movs	r2, #0
 8000bce:	60da      	str	r2, [r3, #12]
  GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 8000bd0:	193b      	adds	r3, r7, r4
 8000bd2:	2201      	movs	r2, #1
 8000bd4:	611a      	str	r2, [r3, #16]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000bd6:	193a      	adds	r2, r7, r4
 8000bd8:	23a0      	movs	r3, #160	@ 0xa0
 8000bda:	05db      	lsls	r3, r3, #23
 8000bdc:	0011      	movs	r1, r2
 8000bde:	0018      	movs	r0, r3
 8000be0:	f000 fbe6 	bl	80013b0 <HAL_GPIO_Init>

  /*Configure GPIO pin : Led_Pin */
  GPIO_InitStruct.Pin = Led_Pin;
 8000be4:	0021      	movs	r1, r4
 8000be6:	187b      	adds	r3, r7, r1
 8000be8:	2220      	movs	r2, #32
 8000bea:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000bec:	187b      	adds	r3, r7, r1
 8000bee:	2201      	movs	r2, #1
 8000bf0:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bf2:	187b      	adds	r3, r7, r1
 8000bf4:	2200      	movs	r2, #0
 8000bf6:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000bf8:	187b      	adds	r3, r7, r1
 8000bfa:	2203      	movs	r2, #3
 8000bfc:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(Led_GPIO_Port, &GPIO_InitStruct);
 8000bfe:	187a      	adds	r2, r7, r1
 8000c00:	23a0      	movs	r3, #160	@ 0xa0
 8000c02:	05db      	lsls	r3, r3, #23
 8000c04:	0011      	movs	r1, r2
 8000c06:	0018      	movs	r0, r3
 8000c08:	f000 fbd2 	bl	80013b0 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI4_15_IRQn, 0, 0);
 8000c0c:	2200      	movs	r2, #0
 8000c0e:	2100      	movs	r1, #0
 8000c10:	2007      	movs	r0, #7
 8000c12:	f000 fb9b 	bl	800134c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_15_IRQn);
 8000c16:	2007      	movs	r0, #7
 8000c18:	f000 fbad 	bl	8001376 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000c1c:	46c0      	nop			@ (mov r8, r8)
 8000c1e:	46bd      	mov	sp, r7
 8000c20:	b00b      	add	sp, #44	@ 0x2c
 8000c22:	bd90      	pop	{r4, r7, pc}
 8000c24:	40021000 	.word	0x40021000
 8000c28:	10310000 	.word	0x10310000
 8000c2c:	50000800 	.word	0x50000800

08000c30 <TIM_IRQHandler>:

/* USER CODE BEGIN 4 */
void TIM_IRQHandler() // Called in stm32c0xx_it.c
{
 8000c30:	b580      	push	{r7, lr}
 8000c32:	af00      	add	r7, sp, #0
	is_update_digital_clock = BUSY;
 8000c34:	4b02      	ldr	r3, [pc, #8]	@ (8000c40 <TIM_IRQHandler+0x10>)
 8000c36:	2201      	movs	r2, #1
 8000c38:	701a      	strb	r2, [r3, #0]
}
 8000c3a:	46c0      	nop			@ (mov r8, r8)
 8000c3c:	46bd      	mov	sp, r7
 8000c3e:	bd80      	pop	{r7, pc}
 8000c40:	2000024d 	.word	0x2000024d

08000c44 <HAL_GPIO_EXTI_Falling_Callback>:


void HAL_GPIO_EXTI_Falling_Callback(uint16_t GPIO_Pin)
{
 8000c44:	b580      	push	{r7, lr}
 8000c46:	b082      	sub	sp, #8
 8000c48:	af00      	add	r7, sp, #0
 8000c4a:	0002      	movs	r2, r0
 8000c4c:	1dbb      	adds	r3, r7, #6
 8000c4e:	801a      	strh	r2, [r3, #0]
	if (GPIO_Pin == User_Button_Pin)
 8000c50:	1dbb      	adds	r3, r7, #6
 8000c52:	881a      	ldrh	r2, [r3, #0]
 8000c54:	2380      	movs	r3, #128	@ 0x80
 8000c56:	019b      	lsls	r3, r3, #6
 8000c58:	429a      	cmp	r2, r3
 8000c5a:	d107      	bne.n	8000c6c <HAL_GPIO_EXTI_Falling_Callback+0x28>
	{
		// Start TIM17
		__HAL_TIM_SET_COUNTER(&htim17, 0);
 8000c5c:	4b05      	ldr	r3, [pc, #20]	@ (8000c74 <HAL_GPIO_EXTI_Falling_Callback+0x30>)
 8000c5e:	681b      	ldr	r3, [r3, #0]
 8000c60:	2200      	movs	r2, #0
 8000c62:	625a      	str	r2, [r3, #36]	@ 0x24
		HAL_TIM_Base_Start(&htim17);
 8000c64:	4b03      	ldr	r3, [pc, #12]	@ (8000c74 <HAL_GPIO_EXTI_Falling_Callback+0x30>)
 8000c66:	0018      	movs	r0, r3
 8000c68:	f002 f896 	bl	8002d98 <HAL_TIM_Base_Start>
	}
}
 8000c6c:	46c0      	nop			@ (mov r8, r8)
 8000c6e:	46bd      	mov	sp, r7
 8000c70:	b002      	add	sp, #8
 8000c72:	bd80      	pop	{r7, pc}
 8000c74:	20000164 	.word	0x20000164

08000c78 <HAL_GPIO_EXTI_Rising_Callback>:


void HAL_GPIO_EXTI_Rising_Callback(uint16_t GPIO_Pin)
{
 8000c78:	b580      	push	{r7, lr}
 8000c7a:	b084      	sub	sp, #16
 8000c7c:	af00      	add	r7, sp, #0
 8000c7e:	0002      	movs	r2, r0
 8000c80:	1dbb      	adds	r3, r7, #6
 8000c82:	801a      	strh	r2, [r3, #0]
	uint32_t elapsed_time = htim17.Instance->CNT; // elapsed_time(ms)
 8000c84:	4b0e      	ldr	r3, [pc, #56]	@ (8000cc0 <HAL_GPIO_EXTI_Rising_Callback+0x48>)
 8000c86:	681b      	ldr	r3, [r3, #0]
 8000c88:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000c8a:	60fb      	str	r3, [r7, #12]
//	printf("Time elapsed: %lu\n", elapsed_time);
	if(GPIO_Pin == User_Button_Pin)
 8000c8c:	1dbb      	adds	r3, r7, #6
 8000c8e:	881a      	ldrh	r2, [r3, #0]
 8000c90:	2380      	movs	r3, #128	@ 0x80
 8000c92:	019b      	lsls	r3, r3, #6
 8000c94:	429a      	cmp	r2, r3
 8000c96:	d10e      	bne.n	8000cb6 <HAL_GPIO_EXTI_Rising_Callback+0x3e>
	{
		if (elapsed_time < 3000)
 8000c98:	68fb      	ldr	r3, [r7, #12]
 8000c9a:	4a0a      	ldr	r2, [pc, #40]	@ (8000cc4 <HAL_GPIO_EXTI_Rising_Callback+0x4c>)
 8000c9c:	4293      	cmp	r3, r2
 8000c9e:	d906      	bls.n	8000cae <HAL_GPIO_EXTI_Rising_Callback+0x36>
		{
			// TODO: Implement other modes (temperature,humidity, etc.)
		}
		else if (elapsed_time < 10000) // 3-10 seconds
 8000ca0:	68fb      	ldr	r3, [r7, #12]
 8000ca2:	4a09      	ldr	r2, [pc, #36]	@ (8000cc8 <HAL_GPIO_EXTI_Rising_Callback+0x50>)
 8000ca4:	4293      	cmp	r3, r2
 8000ca6:	d802      	bhi.n	8000cae <HAL_GPIO_EXTI_Rising_Callback+0x36>
		{
			is_fetching_data_from_server = BUSY;
 8000ca8:	4b08      	ldr	r3, [pc, #32]	@ (8000ccc <HAL_GPIO_EXTI_Rising_Callback+0x54>)
 8000caa:	2201      	movs	r2, #1
 8000cac:	701a      	strb	r2, [r3, #0]
		}
		HAL_TIM_Base_Stop(&htim17);
 8000cae:	4b04      	ldr	r3, [pc, #16]	@ (8000cc0 <HAL_GPIO_EXTI_Rising_Callback+0x48>)
 8000cb0:	0018      	movs	r0, r3
 8000cb2:	f002 f8b7 	bl	8002e24 <HAL_TIM_Base_Stop>
	}
}
 8000cb6:	46c0      	nop			@ (mov r8, r8)
 8000cb8:	46bd      	mov	sp, r7
 8000cba:	b004      	add	sp, #16
 8000cbc:	bd80      	pop	{r7, pc}
 8000cbe:	46c0      	nop			@ (mov r8, r8)
 8000cc0:	20000164 	.word	0x20000164
 8000cc4:	00000bb7 	.word	0x00000bb7
 8000cc8:	0000270f 	.word	0x0000270f
 8000ccc:	2000024c 	.word	0x2000024c

08000cd0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000cd0:	b580      	push	{r7, lr}
 8000cd2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000cd4:	b672      	cpsid	i
}
 8000cd6:	46c0      	nop			@ (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 8000cd8:	46c0      	nop			@ (mov r8, r8)
 8000cda:	e7fd      	b.n	8000cd8 <Error_Handler+0x8>

08000cdc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000cdc:	b580      	push	{r7, lr}
 8000cde:	b082      	sub	sp, #8
 8000ce0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000ce2:	4b0f      	ldr	r3, [pc, #60]	@ (8000d20 <HAL_MspInit+0x44>)
 8000ce4:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000ce6:	4b0e      	ldr	r3, [pc, #56]	@ (8000d20 <HAL_MspInit+0x44>)
 8000ce8:	2101      	movs	r1, #1
 8000cea:	430a      	orrs	r2, r1
 8000cec:	641a      	str	r2, [r3, #64]	@ 0x40
 8000cee:	4b0c      	ldr	r3, [pc, #48]	@ (8000d20 <HAL_MspInit+0x44>)
 8000cf0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000cf2:	2201      	movs	r2, #1
 8000cf4:	4013      	ands	r3, r2
 8000cf6:	607b      	str	r3, [r7, #4]
 8000cf8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000cfa:	4b09      	ldr	r3, [pc, #36]	@ (8000d20 <HAL_MspInit+0x44>)
 8000cfc:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8000cfe:	4b08      	ldr	r3, [pc, #32]	@ (8000d20 <HAL_MspInit+0x44>)
 8000d00:	2180      	movs	r1, #128	@ 0x80
 8000d02:	0549      	lsls	r1, r1, #21
 8000d04:	430a      	orrs	r2, r1
 8000d06:	63da      	str	r2, [r3, #60]	@ 0x3c
 8000d08:	4b05      	ldr	r3, [pc, #20]	@ (8000d20 <HAL_MspInit+0x44>)
 8000d0a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8000d0c:	2380      	movs	r3, #128	@ 0x80
 8000d0e:	055b      	lsls	r3, r3, #21
 8000d10:	4013      	ands	r3, r2
 8000d12:	603b      	str	r3, [r7, #0]
 8000d14:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000d16:	46c0      	nop			@ (mov r8, r8)
 8000d18:	46bd      	mov	sp, r7
 8000d1a:	b002      	add	sp, #8
 8000d1c:	bd80      	pop	{r7, pc}
 8000d1e:	46c0      	nop			@ (mov r8, r8)
 8000d20:	40021000 	.word	0x40021000

08000d24 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8000d24:	b590      	push	{r4, r7, lr}
 8000d26:	b091      	sub	sp, #68	@ 0x44
 8000d28:	af00      	add	r7, sp, #0
 8000d2a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d2c:	232c      	movs	r3, #44	@ 0x2c
 8000d2e:	18fb      	adds	r3, r7, r3
 8000d30:	0018      	movs	r0, r3
 8000d32:	2314      	movs	r3, #20
 8000d34:	001a      	movs	r2, r3
 8000d36:	2100      	movs	r1, #0
 8000d38:	f004 f94a 	bl	8004fd0 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000d3c:	2410      	movs	r4, #16
 8000d3e:	193b      	adds	r3, r7, r4
 8000d40:	0018      	movs	r0, r3
 8000d42:	231c      	movs	r3, #28
 8000d44:	001a      	movs	r2, r3
 8000d46:	2100      	movs	r1, #0
 8000d48:	f004 f942 	bl	8004fd0 <memset>
  if(hi2c->Instance==I2C1)
 8000d4c:	687b      	ldr	r3, [r7, #4]
 8000d4e:	681b      	ldr	r3, [r3, #0]
 8000d50:	4a23      	ldr	r2, [pc, #140]	@ (8000de0 <HAL_I2C_MspInit+0xbc>)
 8000d52:	4293      	cmp	r3, r2
 8000d54:	d13f      	bne.n	8000dd6 <HAL_I2C_MspInit+0xb2>

    /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8000d56:	193b      	adds	r3, r7, r4
 8000d58:	2202      	movs	r2, #2
 8000d5a:	601a      	str	r2, [r3, #0]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8000d5c:	193b      	adds	r3, r7, r4
 8000d5e:	2200      	movs	r2, #0
 8000d60:	60da      	str	r2, [r3, #12]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000d62:	193b      	adds	r3, r7, r4
 8000d64:	0018      	movs	r0, r3
 8000d66:	f001 fed3 	bl	8002b10 <HAL_RCCEx_PeriphCLKConfig>
 8000d6a:	1e03      	subs	r3, r0, #0
 8000d6c:	d001      	beq.n	8000d72 <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
 8000d6e:	f7ff ffaf 	bl	8000cd0 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d72:	4b1c      	ldr	r3, [pc, #112]	@ (8000de4 <HAL_I2C_MspInit+0xc0>)
 8000d74:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000d76:	4b1b      	ldr	r3, [pc, #108]	@ (8000de4 <HAL_I2C_MspInit+0xc0>)
 8000d78:	2101      	movs	r1, #1
 8000d7a:	430a      	orrs	r2, r1
 8000d7c:	635a      	str	r2, [r3, #52]	@ 0x34
 8000d7e:	4b19      	ldr	r3, [pc, #100]	@ (8000de4 <HAL_I2C_MspInit+0xc0>)
 8000d80:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000d82:	2201      	movs	r2, #1
 8000d84:	4013      	ands	r3, r2
 8000d86:	60fb      	str	r3, [r7, #12]
 8000d88:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PA9     ------> I2C1_SCL
    PA10     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8000d8a:	212c      	movs	r1, #44	@ 0x2c
 8000d8c:	187b      	adds	r3, r7, r1
 8000d8e:	22c0      	movs	r2, #192	@ 0xc0
 8000d90:	00d2      	lsls	r2, r2, #3
 8000d92:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000d94:	187b      	adds	r3, r7, r1
 8000d96:	2212      	movs	r2, #18
 8000d98:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000d9a:	187b      	adds	r3, r7, r1
 8000d9c:	2201      	movs	r2, #1
 8000d9e:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000da0:	187b      	adds	r3, r7, r1
 8000da2:	2200      	movs	r2, #0
 8000da4:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF6_I2C1;
 8000da6:	187b      	adds	r3, r7, r1
 8000da8:	2206      	movs	r2, #6
 8000daa:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000dac:	187a      	adds	r2, r7, r1
 8000dae:	23a0      	movs	r3, #160	@ 0xa0
 8000db0:	05db      	lsls	r3, r3, #23
 8000db2:	0011      	movs	r1, r2
 8000db4:	0018      	movs	r0, r3
 8000db6:	f000 fafb 	bl	80013b0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000dba:	4b0a      	ldr	r3, [pc, #40]	@ (8000de4 <HAL_I2C_MspInit+0xc0>)
 8000dbc:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8000dbe:	4b09      	ldr	r3, [pc, #36]	@ (8000de4 <HAL_I2C_MspInit+0xc0>)
 8000dc0:	2180      	movs	r1, #128	@ 0x80
 8000dc2:	0389      	lsls	r1, r1, #14
 8000dc4:	430a      	orrs	r2, r1
 8000dc6:	63da      	str	r2, [r3, #60]	@ 0x3c
 8000dc8:	4b06      	ldr	r3, [pc, #24]	@ (8000de4 <HAL_I2C_MspInit+0xc0>)
 8000dca:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8000dcc:	2380      	movs	r3, #128	@ 0x80
 8000dce:	039b      	lsls	r3, r3, #14
 8000dd0:	4013      	ands	r3, r2
 8000dd2:	60bb      	str	r3, [r7, #8]
 8000dd4:	68bb      	ldr	r3, [r7, #8]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8000dd6:	46c0      	nop			@ (mov r8, r8)
 8000dd8:	46bd      	mov	sp, r7
 8000dda:	b011      	add	sp, #68	@ 0x44
 8000ddc:	bd90      	pop	{r4, r7, pc}
 8000dde:	46c0      	nop			@ (mov r8, r8)
 8000de0:	40005400 	.word	0x40005400
 8000de4:	40021000 	.word	0x40021000

08000de8 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000de8:	b580      	push	{r7, lr}
 8000dea:	b086      	sub	sp, #24
 8000dec:	af00      	add	r7, sp, #0
 8000dee:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 8000df0:	687b      	ldr	r3, [r7, #4]
 8000df2:	681b      	ldr	r3, [r3, #0]
 8000df4:	4a25      	ldr	r2, [pc, #148]	@ (8000e8c <HAL_TIM_Base_MspInit+0xa4>)
 8000df6:	4293      	cmp	r3, r2
 8000df8:	d114      	bne.n	8000e24 <HAL_TIM_Base_MspInit+0x3c>
  {
    /* USER CODE BEGIN TIM3_MspInit 0 */

    /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8000dfa:	4b25      	ldr	r3, [pc, #148]	@ (8000e90 <HAL_TIM_Base_MspInit+0xa8>)
 8000dfc:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8000dfe:	4b24      	ldr	r3, [pc, #144]	@ (8000e90 <HAL_TIM_Base_MspInit+0xa8>)
 8000e00:	2102      	movs	r1, #2
 8000e02:	430a      	orrs	r2, r1
 8000e04:	63da      	str	r2, [r3, #60]	@ 0x3c
 8000e06:	4b22      	ldr	r3, [pc, #136]	@ (8000e90 <HAL_TIM_Base_MspInit+0xa8>)
 8000e08:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8000e0a:	2202      	movs	r2, #2
 8000e0c:	4013      	ands	r3, r2
 8000e0e:	617b      	str	r3, [r7, #20]
 8000e10:	697b      	ldr	r3, [r7, #20]
    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 1, 0);
 8000e12:	2200      	movs	r2, #0
 8000e14:	2101      	movs	r1, #1
 8000e16:	2010      	movs	r0, #16
 8000e18:	f000 fa98 	bl	800134c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8000e1c:	2010      	movs	r0, #16
 8000e1e:	f000 faaa 	bl	8001376 <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN TIM17_MspInit 1 */

    /* USER CODE END TIM17_MspInit 1 */
  }

}
 8000e22:	e02e      	b.n	8000e82 <HAL_TIM_Base_MspInit+0x9a>
  else if(htim_base->Instance==TIM14)
 8000e24:	687b      	ldr	r3, [r7, #4]
 8000e26:	681b      	ldr	r3, [r3, #0]
 8000e28:	4a1a      	ldr	r2, [pc, #104]	@ (8000e94 <HAL_TIM_Base_MspInit+0xac>)
 8000e2a:	4293      	cmp	r3, r2
 8000e2c:	d116      	bne.n	8000e5c <HAL_TIM_Base_MspInit+0x74>
    __HAL_RCC_TIM14_CLK_ENABLE();
 8000e2e:	4b18      	ldr	r3, [pc, #96]	@ (8000e90 <HAL_TIM_Base_MspInit+0xa8>)
 8000e30:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000e32:	4b17      	ldr	r3, [pc, #92]	@ (8000e90 <HAL_TIM_Base_MspInit+0xa8>)
 8000e34:	2180      	movs	r1, #128	@ 0x80
 8000e36:	0209      	lsls	r1, r1, #8
 8000e38:	430a      	orrs	r2, r1
 8000e3a:	641a      	str	r2, [r3, #64]	@ 0x40
 8000e3c:	4b14      	ldr	r3, [pc, #80]	@ (8000e90 <HAL_TIM_Base_MspInit+0xa8>)
 8000e3e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000e40:	2380      	movs	r3, #128	@ 0x80
 8000e42:	021b      	lsls	r3, r3, #8
 8000e44:	4013      	ands	r3, r2
 8000e46:	613b      	str	r3, [r7, #16]
 8000e48:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM14_IRQn, 1, 0);
 8000e4a:	2200      	movs	r2, #0
 8000e4c:	2101      	movs	r1, #1
 8000e4e:	2013      	movs	r0, #19
 8000e50:	f000 fa7c 	bl	800134c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM14_IRQn);
 8000e54:	2013      	movs	r0, #19
 8000e56:	f000 fa8e 	bl	8001376 <HAL_NVIC_EnableIRQ>
}
 8000e5a:	e012      	b.n	8000e82 <HAL_TIM_Base_MspInit+0x9a>
  else if(htim_base->Instance==TIM17)
 8000e5c:	687b      	ldr	r3, [r7, #4]
 8000e5e:	681b      	ldr	r3, [r3, #0]
 8000e60:	4a0d      	ldr	r2, [pc, #52]	@ (8000e98 <HAL_TIM_Base_MspInit+0xb0>)
 8000e62:	4293      	cmp	r3, r2
 8000e64:	d10d      	bne.n	8000e82 <HAL_TIM_Base_MspInit+0x9a>
    __HAL_RCC_TIM17_CLK_ENABLE();
 8000e66:	4b0a      	ldr	r3, [pc, #40]	@ (8000e90 <HAL_TIM_Base_MspInit+0xa8>)
 8000e68:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000e6a:	4b09      	ldr	r3, [pc, #36]	@ (8000e90 <HAL_TIM_Base_MspInit+0xa8>)
 8000e6c:	2180      	movs	r1, #128	@ 0x80
 8000e6e:	02c9      	lsls	r1, r1, #11
 8000e70:	430a      	orrs	r2, r1
 8000e72:	641a      	str	r2, [r3, #64]	@ 0x40
 8000e74:	4b06      	ldr	r3, [pc, #24]	@ (8000e90 <HAL_TIM_Base_MspInit+0xa8>)
 8000e76:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000e78:	2380      	movs	r3, #128	@ 0x80
 8000e7a:	02db      	lsls	r3, r3, #11
 8000e7c:	4013      	ands	r3, r2
 8000e7e:	60fb      	str	r3, [r7, #12]
 8000e80:	68fb      	ldr	r3, [r7, #12]
}
 8000e82:	46c0      	nop			@ (mov r8, r8)
 8000e84:	46bd      	mov	sp, r7
 8000e86:	b006      	add	sp, #24
 8000e88:	bd80      	pop	{r7, pc}
 8000e8a:	46c0      	nop			@ (mov r8, r8)
 8000e8c:	40000400 	.word	0x40000400
 8000e90:	40021000 	.word	0x40021000
 8000e94:	40002000 	.word	0x40002000
 8000e98:	40014800 	.word	0x40014800

08000e9c <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000e9c:	b590      	push	{r4, r7, lr}
 8000e9e:	b091      	sub	sp, #68	@ 0x44
 8000ea0:	af00      	add	r7, sp, #0
 8000ea2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ea4:	232c      	movs	r3, #44	@ 0x2c
 8000ea6:	18fb      	adds	r3, r7, r3
 8000ea8:	0018      	movs	r0, r3
 8000eaa:	2314      	movs	r3, #20
 8000eac:	001a      	movs	r2, r3
 8000eae:	2100      	movs	r1, #0
 8000eb0:	f004 f88e 	bl	8004fd0 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000eb4:	2410      	movs	r4, #16
 8000eb6:	193b      	adds	r3, r7, r4
 8000eb8:	0018      	movs	r0, r3
 8000eba:	231c      	movs	r3, #28
 8000ebc:	001a      	movs	r2, r3
 8000ebe:	2100      	movs	r1, #0
 8000ec0:	f004 f886 	bl	8004fd0 <memset>
  if(huart->Instance==USART1)
 8000ec4:	687b      	ldr	r3, [r7, #4]
 8000ec6:	681b      	ldr	r3, [r3, #0]
 8000ec8:	4a22      	ldr	r2, [pc, #136]	@ (8000f54 <HAL_UART_MspInit+0xb8>)
 8000eca:	4293      	cmp	r3, r2
 8000ecc:	d13d      	bne.n	8000f4a <HAL_UART_MspInit+0xae>

    /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8000ece:	193b      	adds	r3, r7, r4
 8000ed0:	2201      	movs	r2, #1
 8000ed2:	601a      	str	r2, [r3, #0]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 8000ed4:	193b      	adds	r3, r7, r4
 8000ed6:	2200      	movs	r2, #0
 8000ed8:	609a      	str	r2, [r3, #8]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000eda:	193b      	adds	r3, r7, r4
 8000edc:	0018      	movs	r0, r3
 8000ede:	f001 fe17 	bl	8002b10 <HAL_RCCEx_PeriphCLKConfig>
 8000ee2:	1e03      	subs	r3, r0, #0
 8000ee4:	d001      	beq.n	8000eea <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8000ee6:	f7ff fef3 	bl	8000cd0 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000eea:	4b1b      	ldr	r3, [pc, #108]	@ (8000f58 <HAL_UART_MspInit+0xbc>)
 8000eec:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000eee:	4b1a      	ldr	r3, [pc, #104]	@ (8000f58 <HAL_UART_MspInit+0xbc>)
 8000ef0:	2180      	movs	r1, #128	@ 0x80
 8000ef2:	01c9      	lsls	r1, r1, #7
 8000ef4:	430a      	orrs	r2, r1
 8000ef6:	641a      	str	r2, [r3, #64]	@ 0x40
 8000ef8:	4b17      	ldr	r3, [pc, #92]	@ (8000f58 <HAL_UART_MspInit+0xbc>)
 8000efa:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000efc:	2380      	movs	r3, #128	@ 0x80
 8000efe:	01db      	lsls	r3, r3, #7
 8000f00:	4013      	ands	r3, r2
 8000f02:	60fb      	str	r3, [r7, #12]
 8000f04:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000f06:	4b14      	ldr	r3, [pc, #80]	@ (8000f58 <HAL_UART_MspInit+0xbc>)
 8000f08:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000f0a:	4b13      	ldr	r3, [pc, #76]	@ (8000f58 <HAL_UART_MspInit+0xbc>)
 8000f0c:	2102      	movs	r1, #2
 8000f0e:	430a      	orrs	r2, r1
 8000f10:	635a      	str	r2, [r3, #52]	@ 0x34
 8000f12:	4b11      	ldr	r3, [pc, #68]	@ (8000f58 <HAL_UART_MspInit+0xbc>)
 8000f14:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000f16:	2202      	movs	r2, #2
 8000f18:	4013      	ands	r3, r2
 8000f1a:	60bb      	str	r3, [r7, #8]
 8000f1c:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8000f1e:	212c      	movs	r1, #44	@ 0x2c
 8000f20:	187b      	adds	r3, r7, r1
 8000f22:	22c0      	movs	r2, #192	@ 0xc0
 8000f24:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f26:	187b      	adds	r3, r7, r1
 8000f28:	2202      	movs	r2, #2
 8000f2a:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000f2c:	187b      	adds	r3, r7, r1
 8000f2e:	2201      	movs	r2, #1
 8000f30:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f32:	187b      	adds	r3, r7, r1
 8000f34:	2200      	movs	r2, #0
 8000f36:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_USART1;
 8000f38:	187b      	adds	r3, r7, r1
 8000f3a:	2200      	movs	r2, #0
 8000f3c:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000f3e:	187b      	adds	r3, r7, r1
 8000f40:	4a06      	ldr	r2, [pc, #24]	@ (8000f5c <HAL_UART_MspInit+0xc0>)
 8000f42:	0019      	movs	r1, r3
 8000f44:	0010      	movs	r0, r2
 8000f46:	f000 fa33 	bl	80013b0 <HAL_GPIO_Init>

    /* USER CODE END USART1_MspInit 1 */

  }

}
 8000f4a:	46c0      	nop			@ (mov r8, r8)
 8000f4c:	46bd      	mov	sp, r7
 8000f4e:	b011      	add	sp, #68	@ 0x44
 8000f50:	bd90      	pop	{r4, r7, pc}
 8000f52:	46c0      	nop			@ (mov r8, r8)
 8000f54:	40013800 	.word	0x40013800
 8000f58:	40021000 	.word	0x40021000
 8000f5c:	50000400 	.word	0x50000400

08000f60 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000f60:	b580      	push	{r7, lr}
 8000f62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000f64:	46c0      	nop			@ (mov r8, r8)
 8000f66:	e7fd      	b.n	8000f64 <NMI_Handler+0x4>

08000f68 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000f68:	b580      	push	{r7, lr}
 8000f6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000f6c:	46c0      	nop			@ (mov r8, r8)
 8000f6e:	e7fd      	b.n	8000f6c <HardFault_Handler+0x4>

08000f70 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000f70:	b580      	push	{r7, lr}
 8000f72:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8000f74:	46c0      	nop			@ (mov r8, r8)
 8000f76:	46bd      	mov	sp, r7
 8000f78:	bd80      	pop	{r7, pc}

08000f7a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000f7a:	b580      	push	{r7, lr}
 8000f7c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000f7e:	46c0      	nop			@ (mov r8, r8)
 8000f80:	46bd      	mov	sp, r7
 8000f82:	bd80      	pop	{r7, pc}

08000f84 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000f84:	b580      	push	{r7, lr}
 8000f86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000f88:	f000 f8f4 	bl	8001174 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000f8c:	46c0      	nop			@ (mov r8, r8)
 8000f8e:	46bd      	mov	sp, r7
 8000f90:	bd80      	pop	{r7, pc}

08000f92 <EXTI4_15_IRQHandler>:

/**
  * @brief This function handles EXTI line 4 to 15 interrupts.
  */
void EXTI4_15_IRQHandler(void)
{
 8000f92:	b580      	push	{r7, lr}
 8000f94:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_15_IRQn 0 */

  /* USER CODE END EXTI4_15_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(User_Button_Pin);
 8000f96:	2380      	movs	r3, #128	@ 0x80
 8000f98:	019b      	lsls	r3, r3, #6
 8000f9a:	0018      	movs	r0, r3
 8000f9c:	f000 fb98 	bl	80016d0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_15_IRQn 1 */

  /* USER CODE END EXTI4_15_IRQn 1 */
}
 8000fa0:	46c0      	nop			@ (mov r8, r8)
 8000fa2:	46bd      	mov	sp, r7
 8000fa4:	bd80      	pop	{r7, pc}
	...

08000fa8 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8000fa8:	b580      	push	{r7, lr}
 8000faa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8000fac:	4b03      	ldr	r3, [pc, #12]	@ (8000fbc <TIM3_IRQHandler+0x14>)
 8000fae:	0018      	movs	r0, r3
 8000fb0:	f001 ffac 	bl	8002f0c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */


  /* USER CODE END TIM3_IRQn 1 */
}
 8000fb4:	46c0      	nop			@ (mov r8, r8)
 8000fb6:	46bd      	mov	sp, r7
 8000fb8:	bd80      	pop	{r7, pc}
 8000fba:	46c0      	nop			@ (mov r8, r8)
 8000fbc:	200000cc 	.word	0x200000cc

08000fc0 <TIM14_IRQHandler>:

/**
  * @brief This function handles TIM14 global interrupt.
  */
void TIM14_IRQHandler(void)
{
 8000fc0:	b580      	push	{r7, lr}
 8000fc2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM14_IRQn 0 */

  /* USER CODE END TIM14_IRQn 0 */
  HAL_TIM_IRQHandler(&htim14);
 8000fc4:	4b04      	ldr	r3, [pc, #16]	@ (8000fd8 <TIM14_IRQHandler+0x18>)
 8000fc6:	0018      	movs	r0, r3
 8000fc8:	f001 ffa0 	bl	8002f0c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM14_IRQn 1 */
  TIM_IRQHandler();
 8000fcc:	f7ff fe30 	bl	8000c30 <TIM_IRQHandler>
  /* USER CODE END TIM14_IRQn 1 */
}
 8000fd0:	46c0      	nop			@ (mov r8, r8)
 8000fd2:	46bd      	mov	sp, r7
 8000fd4:	bd80      	pop	{r7, pc}
 8000fd6:	46c0      	nop			@ (mov r8, r8)
 8000fd8:	20000118 	.word	0x20000118

08000fdc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000fdc:	b580      	push	{r7, lr}
 8000fde:	b086      	sub	sp, #24
 8000fe0:	af00      	add	r7, sp, #0
 8000fe2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000fe4:	4a14      	ldr	r2, [pc, #80]	@ (8001038 <_sbrk+0x5c>)
 8000fe6:	4b15      	ldr	r3, [pc, #84]	@ (800103c <_sbrk+0x60>)
 8000fe8:	1ad3      	subs	r3, r2, r3
 8000fea:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000fec:	697b      	ldr	r3, [r7, #20]
 8000fee:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000ff0:	4b13      	ldr	r3, [pc, #76]	@ (8001040 <_sbrk+0x64>)
 8000ff2:	681b      	ldr	r3, [r3, #0]
 8000ff4:	2b00      	cmp	r3, #0
 8000ff6:	d102      	bne.n	8000ffe <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000ff8:	4b11      	ldr	r3, [pc, #68]	@ (8001040 <_sbrk+0x64>)
 8000ffa:	4a12      	ldr	r2, [pc, #72]	@ (8001044 <_sbrk+0x68>)
 8000ffc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000ffe:	4b10      	ldr	r3, [pc, #64]	@ (8001040 <_sbrk+0x64>)
 8001000:	681a      	ldr	r2, [r3, #0]
 8001002:	687b      	ldr	r3, [r7, #4]
 8001004:	18d3      	adds	r3, r2, r3
 8001006:	693a      	ldr	r2, [r7, #16]
 8001008:	429a      	cmp	r2, r3
 800100a:	d207      	bcs.n	800101c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800100c:	f004 f80c 	bl	8005028 <__errno>
 8001010:	0003      	movs	r3, r0
 8001012:	220c      	movs	r2, #12
 8001014:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001016:	2301      	movs	r3, #1
 8001018:	425b      	negs	r3, r3
 800101a:	e009      	b.n	8001030 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800101c:	4b08      	ldr	r3, [pc, #32]	@ (8001040 <_sbrk+0x64>)
 800101e:	681b      	ldr	r3, [r3, #0]
 8001020:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001022:	4b07      	ldr	r3, [pc, #28]	@ (8001040 <_sbrk+0x64>)
 8001024:	681a      	ldr	r2, [r3, #0]
 8001026:	687b      	ldr	r3, [r7, #4]
 8001028:	18d2      	adds	r2, r2, r3
 800102a:	4b05      	ldr	r3, [pc, #20]	@ (8001040 <_sbrk+0x64>)
 800102c:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 800102e:	68fb      	ldr	r3, [r7, #12]
}
 8001030:	0018      	movs	r0, r3
 8001032:	46bd      	mov	sp, r7
 8001034:	b006      	add	sp, #24
 8001036:	bd80      	pop	{r7, pc}
 8001038:	20003000 	.word	0x20003000
 800103c:	00000400 	.word	0x00000400
 8001040:	20000268 	.word	0x20000268
 8001044:	200003b8 	.word	0x200003b8

08001048 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001048:	b580      	push	{r7, lr}
 800104a:	af00      	add	r7, sp, #0
  
  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800104c:	4b03      	ldr	r3, [pc, #12]	@ (800105c <SystemInit+0x14>)
 800104e:	2280      	movs	r2, #128	@ 0x80
 8001050:	0512      	lsls	r2, r2, #20
 8001052:	609a      	str	r2, [r3, #8]
#endif
}
 8001054:	46c0      	nop			@ (mov r8, r8)
 8001056:	46bd      	mov	sp, r7
 8001058:	bd80      	pop	{r7, pc}
 800105a:	46c0      	nop			@ (mov r8, r8)
 800105c:	e000ed00 	.word	0xe000ed00

08001060 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8001060:	480d      	ldr	r0, [pc, #52]	@ (8001098 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8001062:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8001064:	f7ff fff0 	bl	8001048 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8001068:	2100      	movs	r1, #0
  b LoopCopyDataInit
 800106a:	e003      	b.n	8001074 <LoopCopyDataInit>

0800106c <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 800106c:	4b0b      	ldr	r3, [pc, #44]	@ (800109c <LoopForever+0x6>)
  ldr r3, [r3, r1]
 800106e:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8001070:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 8001072:	3104      	adds	r1, #4

08001074 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8001074:	480a      	ldr	r0, [pc, #40]	@ (80010a0 <LoopForever+0xa>)
  ldr r3, =_edata
 8001076:	4b0b      	ldr	r3, [pc, #44]	@ (80010a4 <LoopForever+0xe>)
  adds r2, r0, r1
 8001078:	1842      	adds	r2, r0, r1
  cmp r2, r3
 800107a:	429a      	cmp	r2, r3
  bcc CopyDataInit
 800107c:	d3f6      	bcc.n	800106c <CopyDataInit>
  ldr r2, =_sbss
 800107e:	4a0a      	ldr	r2, [pc, #40]	@ (80010a8 <LoopForever+0x12>)
  b LoopFillZerobss
 8001080:	e002      	b.n	8001088 <LoopFillZerobss>

08001082 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 8001082:	2300      	movs	r3, #0
  str  r3, [r2]
 8001084:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001086:	3204      	adds	r2, #4

08001088 <LoopFillZerobss>:


LoopFillZerobss:
  ldr r3, = _ebss
 8001088:	4b08      	ldr	r3, [pc, #32]	@ (80010ac <LoopForever+0x16>)
  cmp r2, r3
 800108a:	429a      	cmp	r2, r3
  bcc FillZerobss
 800108c:	d3f9      	bcc.n	8001082 <FillZerobss>


/* Call static constructors */
  bl __libc_init_array
 800108e:	f003 ffd1 	bl	8005034 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001092:	f7ff fb73 	bl	800077c <main>

08001096 <LoopForever>:

LoopForever:
    b LoopForever
 8001096:	e7fe      	b.n	8001096 <LoopForever>
  ldr   r0, =_estack
 8001098:	20003000 	.word	0x20003000
  ldr r3, =_sidata
 800109c:	08005bd0 	.word	0x08005bd0
  ldr r0, =_sdata
 80010a0:	20000000 	.word	0x20000000
  ldr r3, =_edata
 80010a4:	2000005c 	.word	0x2000005c
  ldr r2, =_sbss
 80010a8:	2000005c 	.word	0x2000005c
  ldr r3, = _ebss
 80010ac:	200003b8 	.word	0x200003b8

080010b0 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80010b0:	e7fe      	b.n	80010b0 <ADC1_IRQHandler>

080010b2 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80010b2:	b580      	push	{r7, lr}
 80010b4:	b082      	sub	sp, #8
 80010b6:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80010b8:	1dfb      	adds	r3, r7, #7
 80010ba:	2200      	movs	r2, #0
 80010bc:	701a      	strb	r2, [r3, #0]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80010be:	2003      	movs	r0, #3
 80010c0:	f000 f80e 	bl	80010e0 <HAL_InitTick>
 80010c4:	1e03      	subs	r3, r0, #0
 80010c6:	d003      	beq.n	80010d0 <HAL_Init+0x1e>
  {
    status = HAL_ERROR;
 80010c8:	1dfb      	adds	r3, r7, #7
 80010ca:	2201      	movs	r2, #1
 80010cc:	701a      	strb	r2, [r3, #0]
 80010ce:	e001      	b.n	80010d4 <HAL_Init+0x22>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80010d0:	f7ff fe04 	bl	8000cdc <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80010d4:	1dfb      	adds	r3, r7, #7
 80010d6:	781b      	ldrb	r3, [r3, #0]
}
 80010d8:	0018      	movs	r0, r3
 80010da:	46bd      	mov	sp, r7
 80010dc:	b002      	add	sp, #8
 80010de:	bd80      	pop	{r7, pc}

080010e0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80010e0:	b590      	push	{r4, r7, lr}
 80010e2:	b085      	sub	sp, #20
 80010e4:	af00      	add	r7, sp, #0
 80010e6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80010e8:	230f      	movs	r3, #15
 80010ea:	18fb      	adds	r3, r7, r3
 80010ec:	2200      	movs	r2, #0
 80010ee:	701a      	strb	r2, [r3, #0]

  if ((uint32_t)uwTickFreq != 0UL)
 80010f0:	4b1d      	ldr	r3, [pc, #116]	@ (8001168 <HAL_InitTick+0x88>)
 80010f2:	781b      	ldrb	r3, [r3, #0]
 80010f4:	2b00      	cmp	r3, #0
 80010f6:	d02b      	beq.n	8001150 <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) == 0U)
 80010f8:	4b1c      	ldr	r3, [pc, #112]	@ (800116c <HAL_InitTick+0x8c>)
 80010fa:	681c      	ldr	r4, [r3, #0]
 80010fc:	4b1a      	ldr	r3, [pc, #104]	@ (8001168 <HAL_InitTick+0x88>)
 80010fe:	781b      	ldrb	r3, [r3, #0]
 8001100:	0019      	movs	r1, r3
 8001102:	23fa      	movs	r3, #250	@ 0xfa
 8001104:	0098      	lsls	r0, r3, #2
 8001106:	f7ff f811 	bl	800012c <__udivsi3>
 800110a:	0003      	movs	r3, r0
 800110c:	0019      	movs	r1, r3
 800110e:	0020      	movs	r0, r4
 8001110:	f7ff f80c 	bl	800012c <__udivsi3>
 8001114:	0003      	movs	r3, r0
 8001116:	0018      	movs	r0, r3
 8001118:	f000 f93d 	bl	8001396 <HAL_SYSTICK_Config>
 800111c:	1e03      	subs	r3, r0, #0
 800111e:	d112      	bne.n	8001146 <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001120:	687b      	ldr	r3, [r7, #4]
 8001122:	2b03      	cmp	r3, #3
 8001124:	d80a      	bhi.n	800113c <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001126:	6879      	ldr	r1, [r7, #4]
 8001128:	2301      	movs	r3, #1
 800112a:	425b      	negs	r3, r3
 800112c:	2200      	movs	r2, #0
 800112e:	0018      	movs	r0, r3
 8001130:	f000 f90c 	bl	800134c <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001134:	4b0e      	ldr	r3, [pc, #56]	@ (8001170 <HAL_InitTick+0x90>)
 8001136:	687a      	ldr	r2, [r7, #4]
 8001138:	601a      	str	r2, [r3, #0]
 800113a:	e00d      	b.n	8001158 <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 800113c:	230f      	movs	r3, #15
 800113e:	18fb      	adds	r3, r7, r3
 8001140:	2201      	movs	r2, #1
 8001142:	701a      	strb	r2, [r3, #0]
 8001144:	e008      	b.n	8001158 <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001146:	230f      	movs	r3, #15
 8001148:	18fb      	adds	r3, r7, r3
 800114a:	2201      	movs	r2, #1
 800114c:	701a      	strb	r2, [r3, #0]
 800114e:	e003      	b.n	8001158 <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001150:	230f      	movs	r3, #15
 8001152:	18fb      	adds	r3, r7, r3
 8001154:	2201      	movs	r2, #1
 8001156:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 8001158:	230f      	movs	r3, #15
 800115a:	18fb      	adds	r3, r7, r3
 800115c:	781b      	ldrb	r3, [r3, #0]
}
 800115e:	0018      	movs	r0, r3
 8001160:	46bd      	mov	sp, r7
 8001162:	b005      	add	sp, #20
 8001164:	bd90      	pop	{r4, r7, pc}
 8001166:	46c0      	nop			@ (mov r8, r8)
 8001168:	20000008 	.word	0x20000008
 800116c:	20000000 	.word	0x20000000
 8001170:	20000004 	.word	0x20000004

08001174 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001174:	b580      	push	{r7, lr}
 8001176:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001178:	4b05      	ldr	r3, [pc, #20]	@ (8001190 <HAL_IncTick+0x1c>)
 800117a:	781b      	ldrb	r3, [r3, #0]
 800117c:	001a      	movs	r2, r3
 800117e:	4b05      	ldr	r3, [pc, #20]	@ (8001194 <HAL_IncTick+0x20>)
 8001180:	681b      	ldr	r3, [r3, #0]
 8001182:	18d2      	adds	r2, r2, r3
 8001184:	4b03      	ldr	r3, [pc, #12]	@ (8001194 <HAL_IncTick+0x20>)
 8001186:	601a      	str	r2, [r3, #0]
}
 8001188:	46c0      	nop			@ (mov r8, r8)
 800118a:	46bd      	mov	sp, r7
 800118c:	bd80      	pop	{r7, pc}
 800118e:	46c0      	nop			@ (mov r8, r8)
 8001190:	20000008 	.word	0x20000008
 8001194:	2000026c 	.word	0x2000026c

08001198 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001198:	b580      	push	{r7, lr}
 800119a:	af00      	add	r7, sp, #0
  return uwTick;
 800119c:	4b02      	ldr	r3, [pc, #8]	@ (80011a8 <HAL_GetTick+0x10>)
 800119e:	681b      	ldr	r3, [r3, #0]
}
 80011a0:	0018      	movs	r0, r3
 80011a2:	46bd      	mov	sp, r7
 80011a4:	bd80      	pop	{r7, pc}
 80011a6:	46c0      	nop			@ (mov r8, r8)
 80011a8:	2000026c 	.word	0x2000026c

080011ac <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80011ac:	b580      	push	{r7, lr}
 80011ae:	b084      	sub	sp, #16
 80011b0:	af00      	add	r7, sp, #0
 80011b2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80011b4:	f7ff fff0 	bl	8001198 <HAL_GetTick>
 80011b8:	0003      	movs	r3, r0
 80011ba:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 80011bc:	687b      	ldr	r3, [r7, #4]
 80011be:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80011c0:	68fb      	ldr	r3, [r7, #12]
 80011c2:	3301      	adds	r3, #1
 80011c4:	d005      	beq.n	80011d2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80011c6:	4b0a      	ldr	r3, [pc, #40]	@ (80011f0 <HAL_Delay+0x44>)
 80011c8:	781b      	ldrb	r3, [r3, #0]
 80011ca:	001a      	movs	r2, r3
 80011cc:	68fb      	ldr	r3, [r7, #12]
 80011ce:	189b      	adds	r3, r3, r2
 80011d0:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80011d2:	46c0      	nop			@ (mov r8, r8)
 80011d4:	f7ff ffe0 	bl	8001198 <HAL_GetTick>
 80011d8:	0002      	movs	r2, r0
 80011da:	68bb      	ldr	r3, [r7, #8]
 80011dc:	1ad3      	subs	r3, r2, r3
 80011de:	68fa      	ldr	r2, [r7, #12]
 80011e0:	429a      	cmp	r2, r3
 80011e2:	d8f7      	bhi.n	80011d4 <HAL_Delay+0x28>
  {
  }
}
 80011e4:	46c0      	nop			@ (mov r8, r8)
 80011e6:	46c0      	nop			@ (mov r8, r8)
 80011e8:	46bd      	mov	sp, r7
 80011ea:	b004      	add	sp, #16
 80011ec:	bd80      	pop	{r7, pc}
 80011ee:	46c0      	nop			@ (mov r8, r8)
 80011f0:	20000008 	.word	0x20000008

080011f4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80011f4:	b580      	push	{r7, lr}
 80011f6:	b082      	sub	sp, #8
 80011f8:	af00      	add	r7, sp, #0
 80011fa:	0002      	movs	r2, r0
 80011fc:	1dfb      	adds	r3, r7, #7
 80011fe:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8001200:	1dfb      	adds	r3, r7, #7
 8001202:	781b      	ldrb	r3, [r3, #0]
 8001204:	2b7f      	cmp	r3, #127	@ 0x7f
 8001206:	d809      	bhi.n	800121c <__NVIC_EnableIRQ+0x28>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001208:	1dfb      	adds	r3, r7, #7
 800120a:	781b      	ldrb	r3, [r3, #0]
 800120c:	001a      	movs	r2, r3
 800120e:	231f      	movs	r3, #31
 8001210:	401a      	ands	r2, r3
 8001212:	4b04      	ldr	r3, [pc, #16]	@ (8001224 <__NVIC_EnableIRQ+0x30>)
 8001214:	2101      	movs	r1, #1
 8001216:	4091      	lsls	r1, r2
 8001218:	000a      	movs	r2, r1
 800121a:	601a      	str	r2, [r3, #0]
    __COMPILER_BARRIER();
  }
}
 800121c:	46c0      	nop			@ (mov r8, r8)
 800121e:	46bd      	mov	sp, r7
 8001220:	b002      	add	sp, #8
 8001222:	bd80      	pop	{r7, pc}
 8001224:	e000e100 	.word	0xe000e100

08001228 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001228:	b590      	push	{r4, r7, lr}
 800122a:	b083      	sub	sp, #12
 800122c:	af00      	add	r7, sp, #0
 800122e:	0002      	movs	r2, r0
 8001230:	6039      	str	r1, [r7, #0]
 8001232:	1dfb      	adds	r3, r7, #7
 8001234:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8001236:	1dfb      	adds	r3, r7, #7
 8001238:	781b      	ldrb	r3, [r3, #0]
 800123a:	2b7f      	cmp	r3, #127	@ 0x7f
 800123c:	d828      	bhi.n	8001290 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800123e:	4a2f      	ldr	r2, [pc, #188]	@ (80012fc <__NVIC_SetPriority+0xd4>)
 8001240:	1dfb      	adds	r3, r7, #7
 8001242:	781b      	ldrb	r3, [r3, #0]
 8001244:	b25b      	sxtb	r3, r3
 8001246:	089b      	lsrs	r3, r3, #2
 8001248:	33c0      	adds	r3, #192	@ 0xc0
 800124a:	009b      	lsls	r3, r3, #2
 800124c:	589b      	ldr	r3, [r3, r2]
 800124e:	1dfa      	adds	r2, r7, #7
 8001250:	7812      	ldrb	r2, [r2, #0]
 8001252:	0011      	movs	r1, r2
 8001254:	2203      	movs	r2, #3
 8001256:	400a      	ands	r2, r1
 8001258:	00d2      	lsls	r2, r2, #3
 800125a:	21ff      	movs	r1, #255	@ 0xff
 800125c:	4091      	lsls	r1, r2
 800125e:	000a      	movs	r2, r1
 8001260:	43d2      	mvns	r2, r2
 8001262:	401a      	ands	r2, r3
 8001264:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8001266:	683b      	ldr	r3, [r7, #0]
 8001268:	019b      	lsls	r3, r3, #6
 800126a:	22ff      	movs	r2, #255	@ 0xff
 800126c:	401a      	ands	r2, r3
 800126e:	1dfb      	adds	r3, r7, #7
 8001270:	781b      	ldrb	r3, [r3, #0]
 8001272:	0018      	movs	r0, r3
 8001274:	2303      	movs	r3, #3
 8001276:	4003      	ands	r3, r0
 8001278:	00db      	lsls	r3, r3, #3
 800127a:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800127c:	481f      	ldr	r0, [pc, #124]	@ (80012fc <__NVIC_SetPriority+0xd4>)
 800127e:	1dfb      	adds	r3, r7, #7
 8001280:	781b      	ldrb	r3, [r3, #0]
 8001282:	b25b      	sxtb	r3, r3
 8001284:	089b      	lsrs	r3, r3, #2
 8001286:	430a      	orrs	r2, r1
 8001288:	33c0      	adds	r3, #192	@ 0xc0
 800128a:	009b      	lsls	r3, r3, #2
 800128c:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 800128e:	e031      	b.n	80012f4 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001290:	4a1b      	ldr	r2, [pc, #108]	@ (8001300 <__NVIC_SetPriority+0xd8>)
 8001292:	1dfb      	adds	r3, r7, #7
 8001294:	781b      	ldrb	r3, [r3, #0]
 8001296:	0019      	movs	r1, r3
 8001298:	230f      	movs	r3, #15
 800129a:	400b      	ands	r3, r1
 800129c:	3b08      	subs	r3, #8
 800129e:	089b      	lsrs	r3, r3, #2
 80012a0:	3306      	adds	r3, #6
 80012a2:	009b      	lsls	r3, r3, #2
 80012a4:	18d3      	adds	r3, r2, r3
 80012a6:	3304      	adds	r3, #4
 80012a8:	681b      	ldr	r3, [r3, #0]
 80012aa:	1dfa      	adds	r2, r7, #7
 80012ac:	7812      	ldrb	r2, [r2, #0]
 80012ae:	0011      	movs	r1, r2
 80012b0:	2203      	movs	r2, #3
 80012b2:	400a      	ands	r2, r1
 80012b4:	00d2      	lsls	r2, r2, #3
 80012b6:	21ff      	movs	r1, #255	@ 0xff
 80012b8:	4091      	lsls	r1, r2
 80012ba:	000a      	movs	r2, r1
 80012bc:	43d2      	mvns	r2, r2
 80012be:	401a      	ands	r2, r3
 80012c0:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80012c2:	683b      	ldr	r3, [r7, #0]
 80012c4:	019b      	lsls	r3, r3, #6
 80012c6:	22ff      	movs	r2, #255	@ 0xff
 80012c8:	401a      	ands	r2, r3
 80012ca:	1dfb      	adds	r3, r7, #7
 80012cc:	781b      	ldrb	r3, [r3, #0]
 80012ce:	0018      	movs	r0, r3
 80012d0:	2303      	movs	r3, #3
 80012d2:	4003      	ands	r3, r0
 80012d4:	00db      	lsls	r3, r3, #3
 80012d6:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80012d8:	4809      	ldr	r0, [pc, #36]	@ (8001300 <__NVIC_SetPriority+0xd8>)
 80012da:	1dfb      	adds	r3, r7, #7
 80012dc:	781b      	ldrb	r3, [r3, #0]
 80012de:	001c      	movs	r4, r3
 80012e0:	230f      	movs	r3, #15
 80012e2:	4023      	ands	r3, r4
 80012e4:	3b08      	subs	r3, #8
 80012e6:	089b      	lsrs	r3, r3, #2
 80012e8:	430a      	orrs	r2, r1
 80012ea:	3306      	adds	r3, #6
 80012ec:	009b      	lsls	r3, r3, #2
 80012ee:	18c3      	adds	r3, r0, r3
 80012f0:	3304      	adds	r3, #4
 80012f2:	601a      	str	r2, [r3, #0]
}
 80012f4:	46c0      	nop			@ (mov r8, r8)
 80012f6:	46bd      	mov	sp, r7
 80012f8:	b003      	add	sp, #12
 80012fa:	bd90      	pop	{r4, r7, pc}
 80012fc:	e000e100 	.word	0xe000e100
 8001300:	e000ed00 	.word	0xe000ed00

08001304 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001304:	b580      	push	{r7, lr}
 8001306:	b082      	sub	sp, #8
 8001308:	af00      	add	r7, sp, #0
 800130a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800130c:	687b      	ldr	r3, [r7, #4]
 800130e:	1e5a      	subs	r2, r3, #1
 8001310:	2380      	movs	r3, #128	@ 0x80
 8001312:	045b      	lsls	r3, r3, #17
 8001314:	429a      	cmp	r2, r3
 8001316:	d301      	bcc.n	800131c <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001318:	2301      	movs	r3, #1
 800131a:	e010      	b.n	800133e <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800131c:	4b0a      	ldr	r3, [pc, #40]	@ (8001348 <SysTick_Config+0x44>)
 800131e:	687a      	ldr	r2, [r7, #4]
 8001320:	3a01      	subs	r2, #1
 8001322:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001324:	2301      	movs	r3, #1
 8001326:	425b      	negs	r3, r3
 8001328:	2103      	movs	r1, #3
 800132a:	0018      	movs	r0, r3
 800132c:	f7ff ff7c 	bl	8001228 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001330:	4b05      	ldr	r3, [pc, #20]	@ (8001348 <SysTick_Config+0x44>)
 8001332:	2200      	movs	r2, #0
 8001334:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001336:	4b04      	ldr	r3, [pc, #16]	@ (8001348 <SysTick_Config+0x44>)
 8001338:	2207      	movs	r2, #7
 800133a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800133c:	2300      	movs	r3, #0
}
 800133e:	0018      	movs	r0, r3
 8001340:	46bd      	mov	sp, r7
 8001342:	b002      	add	sp, #8
 8001344:	bd80      	pop	{r7, pc}
 8001346:	46c0      	nop			@ (mov r8, r8)
 8001348:	e000e010 	.word	0xe000e010

0800134c <HAL_NVIC_SetPriority>:
  *         with stm32c0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800134c:	b580      	push	{r7, lr}
 800134e:	b084      	sub	sp, #16
 8001350:	af00      	add	r7, sp, #0
 8001352:	60b9      	str	r1, [r7, #8]
 8001354:	607a      	str	r2, [r7, #4]
 8001356:	210f      	movs	r1, #15
 8001358:	187b      	adds	r3, r7, r1
 800135a:	1c02      	adds	r2, r0, #0
 800135c:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 800135e:	68ba      	ldr	r2, [r7, #8]
 8001360:	187b      	adds	r3, r7, r1
 8001362:	781b      	ldrb	r3, [r3, #0]
 8001364:	b25b      	sxtb	r3, r3
 8001366:	0011      	movs	r1, r2
 8001368:	0018      	movs	r0, r3
 800136a:	f7ff ff5d 	bl	8001228 <__NVIC_SetPriority>
}
 800136e:	46c0      	nop			@ (mov r8, r8)
 8001370:	46bd      	mov	sp, r7
 8001372:	b004      	add	sp, #16
 8001374:	bd80      	pop	{r7, pc}

08001376 <HAL_NVIC_EnableIRQ>:
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate
  *         CMSIS device file (stm32c0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001376:	b580      	push	{r7, lr}
 8001378:	b082      	sub	sp, #8
 800137a:	af00      	add	r7, sp, #0
 800137c:	0002      	movs	r2, r0
 800137e:	1dfb      	adds	r3, r7, #7
 8001380:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001382:	1dfb      	adds	r3, r7, #7
 8001384:	781b      	ldrb	r3, [r3, #0]
 8001386:	b25b      	sxtb	r3, r3
 8001388:	0018      	movs	r0, r3
 800138a:	f7ff ff33 	bl	80011f4 <__NVIC_EnableIRQ>
}
 800138e:	46c0      	nop			@ (mov r8, r8)
 8001390:	46bd      	mov	sp, r7
 8001392:	b002      	add	sp, #8
 8001394:	bd80      	pop	{r7, pc}

08001396 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001396:	b580      	push	{r7, lr}
 8001398:	b082      	sub	sp, #8
 800139a:	af00      	add	r7, sp, #0
 800139c:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 800139e:	687b      	ldr	r3, [r7, #4]
 80013a0:	0018      	movs	r0, r3
 80013a2:	f7ff ffaf 	bl	8001304 <SysTick_Config>
 80013a6:	0003      	movs	r3, r0
}
 80013a8:	0018      	movs	r0, r3
 80013aa:	46bd      	mov	sp, r7
 80013ac:	b002      	add	sp, #8
 80013ae:	bd80      	pop	{r7, pc}

080013b0 <HAL_GPIO_Init>:
  * @param  pGPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *pGPIO_Init)
{
 80013b0:	b580      	push	{r7, lr}
 80013b2:	b086      	sub	sp, #24
 80013b4:	af00      	add	r7, sp, #0
 80013b6:	6078      	str	r0, [r7, #4]
 80013b8:	6039      	str	r1, [r7, #0]
  uint32_t tmp;
  uint32_t iocurrent;
  uint32_t position = 0U;
 80013ba:	2300      	movs	r3, #0
 80013bc:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(pGPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(pGPIO_Init->Mode));

  /* Configure the port pins */
  while (((pGPIO_Init->Pin) >> position) != 0U)
 80013be:	e153      	b.n	8001668 <HAL_GPIO_Init+0x2b8>
  {
    /* Get current io position */
    iocurrent = (pGPIO_Init->Pin) & (1UL << position);
 80013c0:	683b      	ldr	r3, [r7, #0]
 80013c2:	681b      	ldr	r3, [r3, #0]
 80013c4:	2101      	movs	r1, #1
 80013c6:	693a      	ldr	r2, [r7, #16]
 80013c8:	4091      	lsls	r1, r2
 80013ca:	000a      	movs	r2, r1
 80013cc:	4013      	ands	r3, r2
 80013ce:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0U)
 80013d0:	68fb      	ldr	r3, [r7, #12]
 80013d2:	2b00      	cmp	r3, #0
 80013d4:	d100      	bne.n	80013d8 <HAL_GPIO_Init+0x28>
 80013d6:	e144      	b.n	8001662 <HAL_GPIO_Init+0x2b2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if ((pGPIO_Init->Mode == GPIO_MODE_AF_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 80013d8:	683b      	ldr	r3, [r7, #0]
 80013da:	685b      	ldr	r3, [r3, #4]
 80013dc:	2b02      	cmp	r3, #2
 80013de:	d003      	beq.n	80013e8 <HAL_GPIO_Init+0x38>
 80013e0:	683b      	ldr	r3, [r7, #0]
 80013e2:	685b      	ldr	r3, [r3, #4]
 80013e4:	2b12      	cmp	r3, #18
 80013e6:	d125      	bne.n	8001434 <HAL_GPIO_Init+0x84>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(pGPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        tmp = GPIOx->AFR[position >> 3U];
 80013e8:	693b      	ldr	r3, [r7, #16]
 80013ea:	08da      	lsrs	r2, r3, #3
 80013ec:	687b      	ldr	r3, [r7, #4]
 80013ee:	3208      	adds	r2, #8
 80013f0:	0092      	lsls	r2, r2, #2
 80013f2:	58d3      	ldr	r3, [r2, r3]
 80013f4:	617b      	str	r3, [r7, #20]
        tmp &= ~(0xFUL << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos)) ;
 80013f6:	693b      	ldr	r3, [r7, #16]
 80013f8:	2207      	movs	r2, #7
 80013fa:	4013      	ands	r3, r2
 80013fc:	009b      	lsls	r3, r3, #2
 80013fe:	220f      	movs	r2, #15
 8001400:	409a      	lsls	r2, r3
 8001402:	0013      	movs	r3, r2
 8001404:	43da      	mvns	r2, r3
 8001406:	697b      	ldr	r3, [r7, #20]
 8001408:	4013      	ands	r3, r2
 800140a:	617b      	str	r3, [r7, #20]
        tmp |= ((pGPIO_Init->Alternate & 0x0FUL) << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 800140c:	683b      	ldr	r3, [r7, #0]
 800140e:	691b      	ldr	r3, [r3, #16]
 8001410:	220f      	movs	r2, #15
 8001412:	401a      	ands	r2, r3
 8001414:	693b      	ldr	r3, [r7, #16]
 8001416:	2107      	movs	r1, #7
 8001418:	400b      	ands	r3, r1
 800141a:	009b      	lsls	r3, r3, #2
 800141c:	409a      	lsls	r2, r3
 800141e:	0013      	movs	r3, r2
 8001420:	697a      	ldr	r2, [r7, #20]
 8001422:	4313      	orrs	r3, r2
 8001424:	617b      	str	r3, [r7, #20]
        GPIOx->AFR[position >> 3U] = tmp;
 8001426:	693b      	ldr	r3, [r7, #16]
 8001428:	08da      	lsrs	r2, r3, #3
 800142a:	687b      	ldr	r3, [r7, #4]
 800142c:	3208      	adds	r2, #8
 800142e:	0092      	lsls	r2, r2, #2
 8001430:	6979      	ldr	r1, [r7, #20]
 8001432:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      tmp = GPIOx->MODER;
 8001434:	687b      	ldr	r3, [r7, #4]
 8001436:	681b      	ldr	r3, [r3, #0]
 8001438:	617b      	str	r3, [r7, #20]
      tmp &= ~(GPIO_MODER_MODE0 << (position * GPIO_MODER_MODE1_Pos));
 800143a:	693b      	ldr	r3, [r7, #16]
 800143c:	005b      	lsls	r3, r3, #1
 800143e:	2203      	movs	r2, #3
 8001440:	409a      	lsls	r2, r3
 8001442:	0013      	movs	r3, r2
 8001444:	43da      	mvns	r2, r3
 8001446:	697b      	ldr	r3, [r7, #20]
 8001448:	4013      	ands	r3, r2
 800144a:	617b      	str	r3, [r7, #20]
      tmp |= ((pGPIO_Init->Mode & GPIO_MODE) << (position * GPIO_MODER_MODE1_Pos));
 800144c:	683b      	ldr	r3, [r7, #0]
 800144e:	685b      	ldr	r3, [r3, #4]
 8001450:	2203      	movs	r2, #3
 8001452:	401a      	ands	r2, r3
 8001454:	693b      	ldr	r3, [r7, #16]
 8001456:	005b      	lsls	r3, r3, #1
 8001458:	409a      	lsls	r2, r3
 800145a:	0013      	movs	r3, r2
 800145c:	697a      	ldr	r2, [r7, #20]
 800145e:	4313      	orrs	r3, r2
 8001460:	617b      	str	r3, [r7, #20]
      GPIOx->MODER = tmp;
 8001462:	687b      	ldr	r3, [r7, #4]
 8001464:	697a      	ldr	r2, [r7, #20]
 8001466:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001468:	683b      	ldr	r3, [r7, #0]
 800146a:	685b      	ldr	r3, [r3, #4]
 800146c:	2b01      	cmp	r3, #1
 800146e:	d00b      	beq.n	8001488 <HAL_GPIO_Init+0xd8>
 8001470:	683b      	ldr	r3, [r7, #0]
 8001472:	685b      	ldr	r3, [r3, #4]
 8001474:	2b02      	cmp	r3, #2
 8001476:	d007      	beq.n	8001488 <HAL_GPIO_Init+0xd8>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001478:	683b      	ldr	r3, [r7, #0]
 800147a:	685b      	ldr	r3, [r3, #4]
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800147c:	2b11      	cmp	r3, #17
 800147e:	d003      	beq.n	8001488 <HAL_GPIO_Init+0xd8>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001480:	683b      	ldr	r3, [r7, #0]
 8001482:	685b      	ldr	r3, [r3, #4]
 8001484:	2b12      	cmp	r3, #18
 8001486:	d130      	bne.n	80014ea <HAL_GPIO_Init+0x13a>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(pGPIO_Init->Speed));

        /* Configure the IO Speed */
        tmp = GPIOx->OSPEEDR;
 8001488:	687b      	ldr	r3, [r7, #4]
 800148a:	689b      	ldr	r3, [r3, #8]
 800148c:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 800148e:	693b      	ldr	r3, [r7, #16]
 8001490:	005b      	lsls	r3, r3, #1
 8001492:	2203      	movs	r2, #3
 8001494:	409a      	lsls	r2, r3
 8001496:	0013      	movs	r3, r2
 8001498:	43da      	mvns	r2, r3
 800149a:	697b      	ldr	r3, [r7, #20]
 800149c:	4013      	ands	r3, r2
 800149e:	617b      	str	r3, [r7, #20]
        tmp |= (pGPIO_Init->Speed << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 80014a0:	683b      	ldr	r3, [r7, #0]
 80014a2:	68da      	ldr	r2, [r3, #12]
 80014a4:	693b      	ldr	r3, [r7, #16]
 80014a6:	005b      	lsls	r3, r3, #1
 80014a8:	409a      	lsls	r2, r3
 80014aa:	0013      	movs	r3, r2
 80014ac:	697a      	ldr	r2, [r7, #20]
 80014ae:	4313      	orrs	r3, r2
 80014b0:	617b      	str	r3, [r7, #20]
        GPIOx->OSPEEDR = tmp;
 80014b2:	687b      	ldr	r3, [r7, #4]
 80014b4:	697a      	ldr	r2, [r7, #20]
 80014b6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        tmp = GPIOx->OTYPER;
 80014b8:	687b      	ldr	r3, [r7, #4]
 80014ba:	685b      	ldr	r3, [r3, #4]
 80014bc:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_OTYPER_OT0 << position) ;
 80014be:	2201      	movs	r2, #1
 80014c0:	693b      	ldr	r3, [r7, #16]
 80014c2:	409a      	lsls	r2, r3
 80014c4:	0013      	movs	r3, r2
 80014c6:	43da      	mvns	r2, r3
 80014c8:	697b      	ldr	r3, [r7, #20]
 80014ca:	4013      	ands	r3, r2
 80014cc:	617b      	str	r3, [r7, #20]
        tmp |= (((pGPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 80014ce:	683b      	ldr	r3, [r7, #0]
 80014d0:	685b      	ldr	r3, [r3, #4]
 80014d2:	091b      	lsrs	r3, r3, #4
 80014d4:	2201      	movs	r2, #1
 80014d6:	401a      	ands	r2, r3
 80014d8:	693b      	ldr	r3, [r7, #16]
 80014da:	409a      	lsls	r2, r3
 80014dc:	0013      	movs	r3, r2
 80014de:	697a      	ldr	r2, [r7, #20]
 80014e0:	4313      	orrs	r3, r2
 80014e2:	617b      	str	r3, [r7, #20]
        GPIOx->OTYPER = tmp;
 80014e4:	687b      	ldr	r3, [r7, #4]
 80014e6:	697a      	ldr	r2, [r7, #20]
 80014e8:	605a      	str	r2, [r3, #4]
      }

      if (pGPIO_Init->Mode != GPIO_MODE_ANALOG)
 80014ea:	683b      	ldr	r3, [r7, #0]
 80014ec:	685b      	ldr	r3, [r3, #4]
 80014ee:	2b03      	cmp	r3, #3
 80014f0:	d017      	beq.n	8001522 <HAL_GPIO_Init+0x172>
      {
        /* Check the Pull parameters */
        assert_param(IS_GPIO_PULL(pGPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        tmp = GPIOx->PUPDR;
 80014f2:	687b      	ldr	r3, [r7, #4]
 80014f4:	68db      	ldr	r3, [r3, #12]
 80014f6:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_PUPDR_PUPD0 << (position * GPIO_PUPDR_PUPD1_Pos));
 80014f8:	693b      	ldr	r3, [r7, #16]
 80014fa:	005b      	lsls	r3, r3, #1
 80014fc:	2203      	movs	r2, #3
 80014fe:	409a      	lsls	r2, r3
 8001500:	0013      	movs	r3, r2
 8001502:	43da      	mvns	r2, r3
 8001504:	697b      	ldr	r3, [r7, #20]
 8001506:	4013      	ands	r3, r2
 8001508:	617b      	str	r3, [r7, #20]
        tmp |= ((pGPIO_Init->Pull) << (position * GPIO_PUPDR_PUPD1_Pos));
 800150a:	683b      	ldr	r3, [r7, #0]
 800150c:	689a      	ldr	r2, [r3, #8]
 800150e:	693b      	ldr	r3, [r7, #16]
 8001510:	005b      	lsls	r3, r3, #1
 8001512:	409a      	lsls	r2, r3
 8001514:	0013      	movs	r3, r2
 8001516:	697a      	ldr	r2, [r7, #20]
 8001518:	4313      	orrs	r3, r2
 800151a:	617b      	str	r3, [r7, #20]
        GPIOx->PUPDR = tmp;
 800151c:	687b      	ldr	r3, [r7, #4]
 800151e:	697a      	ldr	r2, [r7, #20]
 8001520:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((pGPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001522:	683b      	ldr	r3, [r7, #0]
 8001524:	685a      	ldr	r2, [r3, #4]
 8001526:	2380      	movs	r3, #128	@ 0x80
 8001528:	055b      	lsls	r3, r3, #21
 800152a:	4013      	ands	r3, r2
 800152c:	d100      	bne.n	8001530 <HAL_GPIO_Init+0x180>
 800152e:	e098      	b.n	8001662 <HAL_GPIO_Init+0x2b2>
      {
        tmp = EXTI->EXTICR[position >> 2U];
 8001530:	4a53      	ldr	r2, [pc, #332]	@ (8001680 <HAL_GPIO_Init+0x2d0>)
 8001532:	693b      	ldr	r3, [r7, #16]
 8001534:	089b      	lsrs	r3, r3, #2
 8001536:	3318      	adds	r3, #24
 8001538:	009b      	lsls	r3, r3, #2
 800153a:	589b      	ldr	r3, [r3, r2]
 800153c:	617b      	str	r3, [r7, #20]
        tmp &= ~((0x0FUL) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 800153e:	693b      	ldr	r3, [r7, #16]
 8001540:	2203      	movs	r2, #3
 8001542:	4013      	ands	r3, r2
 8001544:	00db      	lsls	r3, r3, #3
 8001546:	220f      	movs	r2, #15
 8001548:	409a      	lsls	r2, r3
 800154a:	0013      	movs	r3, r2
 800154c:	43da      	mvns	r2, r3
 800154e:	697b      	ldr	r3, [r7, #20]
 8001550:	4013      	ands	r3, r2
 8001552:	617b      	str	r3, [r7, #20]
        tmp |= (GPIO_GET_INDEX(GPIOx) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 8001554:	687a      	ldr	r2, [r7, #4]
 8001556:	23a0      	movs	r3, #160	@ 0xa0
 8001558:	05db      	lsls	r3, r3, #23
 800155a:	429a      	cmp	r2, r3
 800155c:	d019      	beq.n	8001592 <HAL_GPIO_Init+0x1e2>
 800155e:	687b      	ldr	r3, [r7, #4]
 8001560:	4a48      	ldr	r2, [pc, #288]	@ (8001684 <HAL_GPIO_Init+0x2d4>)
 8001562:	4293      	cmp	r3, r2
 8001564:	d013      	beq.n	800158e <HAL_GPIO_Init+0x1de>
 8001566:	687b      	ldr	r3, [r7, #4]
 8001568:	4a47      	ldr	r2, [pc, #284]	@ (8001688 <HAL_GPIO_Init+0x2d8>)
 800156a:	4293      	cmp	r3, r2
 800156c:	d00d      	beq.n	800158a <HAL_GPIO_Init+0x1da>
 800156e:	687b      	ldr	r3, [r7, #4]
 8001570:	4a46      	ldr	r2, [pc, #280]	@ (800168c <HAL_GPIO_Init+0x2dc>)
 8001572:	4293      	cmp	r3, r2
 8001574:	d007      	beq.n	8001586 <HAL_GPIO_Init+0x1d6>
 8001576:	687b      	ldr	r3, [r7, #4]
 8001578:	4a45      	ldr	r2, [pc, #276]	@ (8001690 <HAL_GPIO_Init+0x2e0>)
 800157a:	4293      	cmp	r3, r2
 800157c:	d101      	bne.n	8001582 <HAL_GPIO_Init+0x1d2>
 800157e:	2305      	movs	r3, #5
 8001580:	e008      	b.n	8001594 <HAL_GPIO_Init+0x1e4>
 8001582:	2306      	movs	r3, #6
 8001584:	e006      	b.n	8001594 <HAL_GPIO_Init+0x1e4>
 8001586:	2303      	movs	r3, #3
 8001588:	e004      	b.n	8001594 <HAL_GPIO_Init+0x1e4>
 800158a:	2302      	movs	r3, #2
 800158c:	e002      	b.n	8001594 <HAL_GPIO_Init+0x1e4>
 800158e:	2301      	movs	r3, #1
 8001590:	e000      	b.n	8001594 <HAL_GPIO_Init+0x1e4>
 8001592:	2300      	movs	r3, #0
 8001594:	693a      	ldr	r2, [r7, #16]
 8001596:	2103      	movs	r1, #3
 8001598:	400a      	ands	r2, r1
 800159a:	00d2      	lsls	r2, r2, #3
 800159c:	4093      	lsls	r3, r2
 800159e:	697a      	ldr	r2, [r7, #20]
 80015a0:	4313      	orrs	r3, r2
 80015a2:	617b      	str	r3, [r7, #20]
        EXTI->EXTICR[position >> 2U] = tmp;
 80015a4:	4936      	ldr	r1, [pc, #216]	@ (8001680 <HAL_GPIO_Init+0x2d0>)
 80015a6:	693b      	ldr	r3, [r7, #16]
 80015a8:	089b      	lsrs	r3, r3, #2
 80015aa:	3318      	adds	r3, #24
 80015ac:	009b      	lsls	r3, r3, #2
 80015ae:	697a      	ldr	r2, [r7, #20]
 80015b0:	505a      	str	r2, [r3, r1]

        /* Clear EXTI line configuration */
        tmp = EXTI->IMR1;
 80015b2:	4a33      	ldr	r2, [pc, #204]	@ (8001680 <HAL_GPIO_Init+0x2d0>)
 80015b4:	2380      	movs	r3, #128	@ 0x80
 80015b6:	58d3      	ldr	r3, [r2, r3]
 80015b8:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 80015ba:	68fb      	ldr	r3, [r7, #12]
 80015bc:	43da      	mvns	r2, r3
 80015be:	697b      	ldr	r3, [r7, #20]
 80015c0:	4013      	ands	r3, r2
 80015c2:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80015c4:	683b      	ldr	r3, [r7, #0]
 80015c6:	685a      	ldr	r2, [r3, #4]
 80015c8:	2380      	movs	r3, #128	@ 0x80
 80015ca:	025b      	lsls	r3, r3, #9
 80015cc:	4013      	ands	r3, r2
 80015ce:	d003      	beq.n	80015d8 <HAL_GPIO_Init+0x228>
        {
          tmp |= iocurrent;
 80015d0:	697a      	ldr	r2, [r7, #20]
 80015d2:	68fb      	ldr	r3, [r7, #12]
 80015d4:	4313      	orrs	r3, r2
 80015d6:	617b      	str	r3, [r7, #20]
        }
        EXTI->IMR1 = tmp;
 80015d8:	4929      	ldr	r1, [pc, #164]	@ (8001680 <HAL_GPIO_Init+0x2d0>)
 80015da:	2280      	movs	r2, #128	@ 0x80
 80015dc:	697b      	ldr	r3, [r7, #20]
 80015de:	508b      	str	r3, [r1, r2]

        tmp = EXTI->EMR1;
 80015e0:	4a27      	ldr	r2, [pc, #156]	@ (8001680 <HAL_GPIO_Init+0x2d0>)
 80015e2:	2384      	movs	r3, #132	@ 0x84
 80015e4:	58d3      	ldr	r3, [r2, r3]
 80015e6:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 80015e8:	68fb      	ldr	r3, [r7, #12]
 80015ea:	43da      	mvns	r2, r3
 80015ec:	697b      	ldr	r3, [r7, #20]
 80015ee:	4013      	ands	r3, r2
 80015f0:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80015f2:	683b      	ldr	r3, [r7, #0]
 80015f4:	685a      	ldr	r2, [r3, #4]
 80015f6:	2380      	movs	r3, #128	@ 0x80
 80015f8:	029b      	lsls	r3, r3, #10
 80015fa:	4013      	ands	r3, r2
 80015fc:	d003      	beq.n	8001606 <HAL_GPIO_Init+0x256>
        {
          tmp |= iocurrent;
 80015fe:	697a      	ldr	r2, [r7, #20]
 8001600:	68fb      	ldr	r3, [r7, #12]
 8001602:	4313      	orrs	r3, r2
 8001604:	617b      	str	r3, [r7, #20]
        }
        EXTI->EMR1 = tmp;
 8001606:	491e      	ldr	r1, [pc, #120]	@ (8001680 <HAL_GPIO_Init+0x2d0>)
 8001608:	2284      	movs	r2, #132	@ 0x84
 800160a:	697b      	ldr	r3, [r7, #20]
 800160c:	508b      	str	r3, [r1, r2]

        /* Clear Rising Falling edge configuration */
        tmp = EXTI->RTSR1;
 800160e:	4b1c      	ldr	r3, [pc, #112]	@ (8001680 <HAL_GPIO_Init+0x2d0>)
 8001610:	681b      	ldr	r3, [r3, #0]
 8001612:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 8001614:	68fb      	ldr	r3, [r7, #12]
 8001616:	43da      	mvns	r2, r3
 8001618:	697b      	ldr	r3, [r7, #20]
 800161a:	4013      	ands	r3, r2
 800161c:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800161e:	683b      	ldr	r3, [r7, #0]
 8001620:	685a      	ldr	r2, [r3, #4]
 8001622:	2380      	movs	r3, #128	@ 0x80
 8001624:	035b      	lsls	r3, r3, #13
 8001626:	4013      	ands	r3, r2
 8001628:	d003      	beq.n	8001632 <HAL_GPIO_Init+0x282>
        {
          tmp |= iocurrent;
 800162a:	697a      	ldr	r2, [r7, #20]
 800162c:	68fb      	ldr	r3, [r7, #12]
 800162e:	4313      	orrs	r3, r2
 8001630:	617b      	str	r3, [r7, #20]
        }
        EXTI->RTSR1 = tmp;
 8001632:	4b13      	ldr	r3, [pc, #76]	@ (8001680 <HAL_GPIO_Init+0x2d0>)
 8001634:	697a      	ldr	r2, [r7, #20]
 8001636:	601a      	str	r2, [r3, #0]

        tmp = EXTI->FTSR1;
 8001638:	4b11      	ldr	r3, [pc, #68]	@ (8001680 <HAL_GPIO_Init+0x2d0>)
 800163a:	685b      	ldr	r3, [r3, #4]
 800163c:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 800163e:	68fb      	ldr	r3, [r7, #12]
 8001640:	43da      	mvns	r2, r3
 8001642:	697b      	ldr	r3, [r7, #20]
 8001644:	4013      	ands	r3, r2
 8001646:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001648:	683b      	ldr	r3, [r7, #0]
 800164a:	685a      	ldr	r2, [r3, #4]
 800164c:	2380      	movs	r3, #128	@ 0x80
 800164e:	039b      	lsls	r3, r3, #14
 8001650:	4013      	ands	r3, r2
 8001652:	d003      	beq.n	800165c <HAL_GPIO_Init+0x2ac>
        {
          tmp |= iocurrent;
 8001654:	697a      	ldr	r2, [r7, #20]
 8001656:	68fb      	ldr	r3, [r7, #12]
 8001658:	4313      	orrs	r3, r2
 800165a:	617b      	str	r3, [r7, #20]
        }
        EXTI->FTSR1 = tmp;
 800165c:	4b08      	ldr	r3, [pc, #32]	@ (8001680 <HAL_GPIO_Init+0x2d0>)
 800165e:	697a      	ldr	r2, [r7, #20]
 8001660:	605a      	str	r2, [r3, #4]
      }
    }

    position++;
 8001662:	693b      	ldr	r3, [r7, #16]
 8001664:	3301      	adds	r3, #1
 8001666:	613b      	str	r3, [r7, #16]
  while (((pGPIO_Init->Pin) >> position) != 0U)
 8001668:	683b      	ldr	r3, [r7, #0]
 800166a:	681a      	ldr	r2, [r3, #0]
 800166c:	693b      	ldr	r3, [r7, #16]
 800166e:	40da      	lsrs	r2, r3
 8001670:	1e13      	subs	r3, r2, #0
 8001672:	d000      	beq.n	8001676 <HAL_GPIO_Init+0x2c6>
 8001674:	e6a4      	b.n	80013c0 <HAL_GPIO_Init+0x10>
  }
}
 8001676:	46c0      	nop			@ (mov r8, r8)
 8001678:	46c0      	nop			@ (mov r8, r8)
 800167a:	46bd      	mov	sp, r7
 800167c:	b006      	add	sp, #24
 800167e:	bd80      	pop	{r7, pc}
 8001680:	40021800 	.word	0x40021800
 8001684:	50000400 	.word	0x50000400
 8001688:	50000800 	.word	0x50000800
 800168c:	50000c00 	.word	0x50000c00
 8001690:	50001400 	.word	0x50001400

08001694 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001694:	b580      	push	{r7, lr}
 8001696:	b082      	sub	sp, #8
 8001698:	af00      	add	r7, sp, #0
 800169a:	6078      	str	r0, [r7, #4]
 800169c:	0008      	movs	r0, r1
 800169e:	0011      	movs	r1, r2
 80016a0:	1cbb      	adds	r3, r7, #2
 80016a2:	1c02      	adds	r2, r0, #0
 80016a4:	801a      	strh	r2, [r3, #0]
 80016a6:	1c7b      	adds	r3, r7, #1
 80016a8:	1c0a      	adds	r2, r1, #0
 80016aa:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80016ac:	1c7b      	adds	r3, r7, #1
 80016ae:	781b      	ldrb	r3, [r3, #0]
 80016b0:	2b00      	cmp	r3, #0
 80016b2:	d004      	beq.n	80016be <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80016b4:	1cbb      	adds	r3, r7, #2
 80016b6:	881a      	ldrh	r2, [r3, #0]
 80016b8:	687b      	ldr	r3, [r7, #4]
 80016ba:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80016bc:	e003      	b.n	80016c6 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80016be:	1cbb      	adds	r3, r7, #2
 80016c0:	881a      	ldrh	r2, [r3, #0]
 80016c2:	687b      	ldr	r3, [r7, #4]
 80016c4:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80016c6:	46c0      	nop			@ (mov r8, r8)
 80016c8:	46bd      	mov	sp, r7
 80016ca:	b002      	add	sp, #8
 80016cc:	bd80      	pop	{r7, pc}
	...

080016d0 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80016d0:	b580      	push	{r7, lr}
 80016d2:	b082      	sub	sp, #8
 80016d4:	af00      	add	r7, sp, #0
 80016d6:	0002      	movs	r2, r0
 80016d8:	1dbb      	adds	r3, r7, #6
 80016da:	801a      	strh	r2, [r3, #0]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_RISING_IT(GPIO_Pin) != 0U)
 80016dc:	4b10      	ldr	r3, [pc, #64]	@ (8001720 <HAL_GPIO_EXTI_IRQHandler+0x50>)
 80016de:	68db      	ldr	r3, [r3, #12]
 80016e0:	1dba      	adds	r2, r7, #6
 80016e2:	8812      	ldrh	r2, [r2, #0]
 80016e4:	4013      	ands	r3, r2
 80016e6:	d008      	beq.n	80016fa <HAL_GPIO_EXTI_IRQHandler+0x2a>
  {
    __HAL_GPIO_EXTI_CLEAR_RISING_IT(GPIO_Pin);
 80016e8:	4b0d      	ldr	r3, [pc, #52]	@ (8001720 <HAL_GPIO_EXTI_IRQHandler+0x50>)
 80016ea:	1dba      	adds	r2, r7, #6
 80016ec:	8812      	ldrh	r2, [r2, #0]
 80016ee:	60da      	str	r2, [r3, #12]
    HAL_GPIO_EXTI_Rising_Callback(GPIO_Pin);
 80016f0:	1dbb      	adds	r3, r7, #6
 80016f2:	881b      	ldrh	r3, [r3, #0]
 80016f4:	0018      	movs	r0, r3
 80016f6:	f7ff fabf 	bl	8000c78 <HAL_GPIO_EXTI_Rising_Callback>
  }

  if (__HAL_GPIO_EXTI_GET_FALLING_IT(GPIO_Pin) != 0U)
 80016fa:	4b09      	ldr	r3, [pc, #36]	@ (8001720 <HAL_GPIO_EXTI_IRQHandler+0x50>)
 80016fc:	691b      	ldr	r3, [r3, #16]
 80016fe:	1dba      	adds	r2, r7, #6
 8001700:	8812      	ldrh	r2, [r2, #0]
 8001702:	4013      	ands	r3, r2
 8001704:	d008      	beq.n	8001718 <HAL_GPIO_EXTI_IRQHandler+0x48>
  {
    __HAL_GPIO_EXTI_CLEAR_FALLING_IT(GPIO_Pin);
 8001706:	4b06      	ldr	r3, [pc, #24]	@ (8001720 <HAL_GPIO_EXTI_IRQHandler+0x50>)
 8001708:	1dba      	adds	r2, r7, #6
 800170a:	8812      	ldrh	r2, [r2, #0]
 800170c:	611a      	str	r2, [r3, #16]
    HAL_GPIO_EXTI_Falling_Callback(GPIO_Pin);
 800170e:	1dbb      	adds	r3, r7, #6
 8001710:	881b      	ldrh	r3, [r3, #0]
 8001712:	0018      	movs	r0, r3
 8001714:	f7ff fa96 	bl	8000c44 <HAL_GPIO_EXTI_Falling_Callback>
  }
}
 8001718:	46c0      	nop			@ (mov r8, r8)
 800171a:	46bd      	mov	sp, r7
 800171c:	b002      	add	sp, #8
 800171e:	bd80      	pop	{r7, pc}
 8001720:	40021800 	.word	0x40021800

08001724 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001724:	b580      	push	{r7, lr}
 8001726:	b082      	sub	sp, #8
 8001728:	af00      	add	r7, sp, #0
 800172a:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800172c:	687b      	ldr	r3, [r7, #4]
 800172e:	2b00      	cmp	r3, #0
 8001730:	d101      	bne.n	8001736 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8001732:	2301      	movs	r3, #1
 8001734:	e08f      	b.n	8001856 <HAL_I2C_Init+0x132>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8001736:	687b      	ldr	r3, [r7, #4]
 8001738:	2241      	movs	r2, #65	@ 0x41
 800173a:	5c9b      	ldrb	r3, [r3, r2]
 800173c:	b2db      	uxtb	r3, r3
 800173e:	2b00      	cmp	r3, #0
 8001740:	d107      	bne.n	8001752 <HAL_I2C_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8001742:	687b      	ldr	r3, [r7, #4]
 8001744:	2240      	movs	r2, #64	@ 0x40
 8001746:	2100      	movs	r1, #0
 8001748:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800174a:	687b      	ldr	r3, [r7, #4]
 800174c:	0018      	movs	r0, r3
 800174e:	f7ff fae9 	bl	8000d24 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001752:	687b      	ldr	r3, [r7, #4]
 8001754:	2241      	movs	r2, #65	@ 0x41
 8001756:	2124      	movs	r1, #36	@ 0x24
 8001758:	5499      	strb	r1, [r3, r2]

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800175a:	687b      	ldr	r3, [r7, #4]
 800175c:	681b      	ldr	r3, [r3, #0]
 800175e:	681a      	ldr	r2, [r3, #0]
 8001760:	687b      	ldr	r3, [r7, #4]
 8001762:	681b      	ldr	r3, [r3, #0]
 8001764:	2101      	movs	r1, #1
 8001766:	438a      	bics	r2, r1
 8001768:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 800176a:	687b      	ldr	r3, [r7, #4]
 800176c:	685a      	ldr	r2, [r3, #4]
 800176e:	687b      	ldr	r3, [r7, #4]
 8001770:	681b      	ldr	r3, [r3, #0]
 8001772:	493b      	ldr	r1, [pc, #236]	@ (8001860 <HAL_I2C_Init+0x13c>)
 8001774:	400a      	ands	r2, r1
 8001776:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8001778:	687b      	ldr	r3, [r7, #4]
 800177a:	681b      	ldr	r3, [r3, #0]
 800177c:	689a      	ldr	r2, [r3, #8]
 800177e:	687b      	ldr	r3, [r7, #4]
 8001780:	681b      	ldr	r3, [r3, #0]
 8001782:	4938      	ldr	r1, [pc, #224]	@ (8001864 <HAL_I2C_Init+0x140>)
 8001784:	400a      	ands	r2, r1
 8001786:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8001788:	687b      	ldr	r3, [r7, #4]
 800178a:	68db      	ldr	r3, [r3, #12]
 800178c:	2b01      	cmp	r3, #1
 800178e:	d108      	bne.n	80017a2 <HAL_I2C_Init+0x7e>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8001790:	687b      	ldr	r3, [r7, #4]
 8001792:	689a      	ldr	r2, [r3, #8]
 8001794:	687b      	ldr	r3, [r7, #4]
 8001796:	681b      	ldr	r3, [r3, #0]
 8001798:	2180      	movs	r1, #128	@ 0x80
 800179a:	0209      	lsls	r1, r1, #8
 800179c:	430a      	orrs	r2, r1
 800179e:	609a      	str	r2, [r3, #8]
 80017a0:	e007      	b.n	80017b2 <HAL_I2C_Init+0x8e>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80017a2:	687b      	ldr	r3, [r7, #4]
 80017a4:	689a      	ldr	r2, [r3, #8]
 80017a6:	687b      	ldr	r3, [r7, #4]
 80017a8:	681b      	ldr	r3, [r3, #0]
 80017aa:	2184      	movs	r1, #132	@ 0x84
 80017ac:	0209      	lsls	r1, r1, #8
 80017ae:	430a      	orrs	r2, r1
 80017b0:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80017b2:	687b      	ldr	r3, [r7, #4]
 80017b4:	68db      	ldr	r3, [r3, #12]
 80017b6:	2b02      	cmp	r3, #2
 80017b8:	d109      	bne.n	80017ce <HAL_I2C_Init+0xaa>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80017ba:	687b      	ldr	r3, [r7, #4]
 80017bc:	681b      	ldr	r3, [r3, #0]
 80017be:	685a      	ldr	r2, [r3, #4]
 80017c0:	687b      	ldr	r3, [r7, #4]
 80017c2:	681b      	ldr	r3, [r3, #0]
 80017c4:	2180      	movs	r1, #128	@ 0x80
 80017c6:	0109      	lsls	r1, r1, #4
 80017c8:	430a      	orrs	r2, r1
 80017ca:	605a      	str	r2, [r3, #4]
 80017cc:	e007      	b.n	80017de <HAL_I2C_Init+0xba>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80017ce:	687b      	ldr	r3, [r7, #4]
 80017d0:	681b      	ldr	r3, [r3, #0]
 80017d2:	685a      	ldr	r2, [r3, #4]
 80017d4:	687b      	ldr	r3, [r7, #4]
 80017d6:	681b      	ldr	r3, [r3, #0]
 80017d8:	4923      	ldr	r1, [pc, #140]	@ (8001868 <HAL_I2C_Init+0x144>)
 80017da:	400a      	ands	r2, r1
 80017dc:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80017de:	687b      	ldr	r3, [r7, #4]
 80017e0:	681b      	ldr	r3, [r3, #0]
 80017e2:	685a      	ldr	r2, [r3, #4]
 80017e4:	687b      	ldr	r3, [r7, #4]
 80017e6:	681b      	ldr	r3, [r3, #0]
 80017e8:	4920      	ldr	r1, [pc, #128]	@ (800186c <HAL_I2C_Init+0x148>)
 80017ea:	430a      	orrs	r2, r1
 80017ec:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80017ee:	687b      	ldr	r3, [r7, #4]
 80017f0:	681b      	ldr	r3, [r3, #0]
 80017f2:	68da      	ldr	r2, [r3, #12]
 80017f4:	687b      	ldr	r3, [r7, #4]
 80017f6:	681b      	ldr	r3, [r3, #0]
 80017f8:	491a      	ldr	r1, [pc, #104]	@ (8001864 <HAL_I2C_Init+0x140>)
 80017fa:	400a      	ands	r2, r1
 80017fc:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80017fe:	687b      	ldr	r3, [r7, #4]
 8001800:	691a      	ldr	r2, [r3, #16]
 8001802:	687b      	ldr	r3, [r7, #4]
 8001804:	695b      	ldr	r3, [r3, #20]
 8001806:	431a      	orrs	r2, r3
 8001808:	0011      	movs	r1, r2
                          (hi2c->Init.OwnAddress2Masks << 8));
 800180a:	687b      	ldr	r3, [r7, #4]
 800180c:	699b      	ldr	r3, [r3, #24]
 800180e:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8001810:	687b      	ldr	r3, [r7, #4]
 8001812:	681b      	ldr	r3, [r3, #0]
 8001814:	430a      	orrs	r2, r1
 8001816:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8001818:	687b      	ldr	r3, [r7, #4]
 800181a:	69d9      	ldr	r1, [r3, #28]
 800181c:	687b      	ldr	r3, [r7, #4]
 800181e:	6a1a      	ldr	r2, [r3, #32]
 8001820:	687b      	ldr	r3, [r7, #4]
 8001822:	681b      	ldr	r3, [r3, #0]
 8001824:	430a      	orrs	r2, r1
 8001826:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8001828:	687b      	ldr	r3, [r7, #4]
 800182a:	681b      	ldr	r3, [r3, #0]
 800182c:	681a      	ldr	r2, [r3, #0]
 800182e:	687b      	ldr	r3, [r7, #4]
 8001830:	681b      	ldr	r3, [r3, #0]
 8001832:	2101      	movs	r1, #1
 8001834:	430a      	orrs	r2, r1
 8001836:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001838:	687b      	ldr	r3, [r7, #4]
 800183a:	2200      	movs	r2, #0
 800183c:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800183e:	687b      	ldr	r3, [r7, #4]
 8001840:	2241      	movs	r2, #65	@ 0x41
 8001842:	2120      	movs	r1, #32
 8001844:	5499      	strb	r1, [r3, r2]
  hi2c->PreviousState = I2C_STATE_NONE;
 8001846:	687b      	ldr	r3, [r7, #4]
 8001848:	2200      	movs	r2, #0
 800184a:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800184c:	687b      	ldr	r3, [r7, #4]
 800184e:	2242      	movs	r2, #66	@ 0x42
 8001850:	2100      	movs	r1, #0
 8001852:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8001854:	2300      	movs	r3, #0
}
 8001856:	0018      	movs	r0, r3
 8001858:	46bd      	mov	sp, r7
 800185a:	b002      	add	sp, #8
 800185c:	bd80      	pop	{r7, pc}
 800185e:	46c0      	nop			@ (mov r8, r8)
 8001860:	f0ffffff 	.word	0xf0ffffff
 8001864:	ffff7fff 	.word	0xffff7fff
 8001868:	fffff7ff 	.word	0xfffff7ff
 800186c:	02008000 	.word	0x02008000

08001870 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001870:	b590      	push	{r4, r7, lr}
 8001872:	b089      	sub	sp, #36	@ 0x24
 8001874:	af02      	add	r7, sp, #8
 8001876:	60f8      	str	r0, [r7, #12]
 8001878:	000c      	movs	r4, r1
 800187a:	0010      	movs	r0, r2
 800187c:	0019      	movs	r1, r3
 800187e:	230a      	movs	r3, #10
 8001880:	18fb      	adds	r3, r7, r3
 8001882:	1c22      	adds	r2, r4, #0
 8001884:	801a      	strh	r2, [r3, #0]
 8001886:	2308      	movs	r3, #8
 8001888:	18fb      	adds	r3, r7, r3
 800188a:	1c02      	adds	r2, r0, #0
 800188c:	801a      	strh	r2, [r3, #0]
 800188e:	1dbb      	adds	r3, r7, #6
 8001890:	1c0a      	adds	r2, r1, #0
 8001892:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001894:	68fb      	ldr	r3, [r7, #12]
 8001896:	2241      	movs	r2, #65	@ 0x41
 8001898:	5c9b      	ldrb	r3, [r3, r2]
 800189a:	b2db      	uxtb	r3, r3
 800189c:	2b20      	cmp	r3, #32
 800189e:	d000      	beq.n	80018a2 <HAL_I2C_Mem_Write+0x32>
 80018a0:	e10c      	b.n	8001abc <HAL_I2C_Mem_Write+0x24c>
  {
    if ((pData == NULL) || (Size == 0U))
 80018a2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80018a4:	2b00      	cmp	r3, #0
 80018a6:	d004      	beq.n	80018b2 <HAL_I2C_Mem_Write+0x42>
 80018a8:	232c      	movs	r3, #44	@ 0x2c
 80018aa:	18fb      	adds	r3, r7, r3
 80018ac:	881b      	ldrh	r3, [r3, #0]
 80018ae:	2b00      	cmp	r3, #0
 80018b0:	d105      	bne.n	80018be <HAL_I2C_Mem_Write+0x4e>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 80018b2:	68fb      	ldr	r3, [r7, #12]
 80018b4:	2280      	movs	r2, #128	@ 0x80
 80018b6:	0092      	lsls	r2, r2, #2
 80018b8:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 80018ba:	2301      	movs	r3, #1
 80018bc:	e0ff      	b.n	8001abe <HAL_I2C_Mem_Write+0x24e>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80018be:	68fb      	ldr	r3, [r7, #12]
 80018c0:	2240      	movs	r2, #64	@ 0x40
 80018c2:	5c9b      	ldrb	r3, [r3, r2]
 80018c4:	2b01      	cmp	r3, #1
 80018c6:	d101      	bne.n	80018cc <HAL_I2C_Mem_Write+0x5c>
 80018c8:	2302      	movs	r3, #2
 80018ca:	e0f8      	b.n	8001abe <HAL_I2C_Mem_Write+0x24e>
 80018cc:	68fb      	ldr	r3, [r7, #12]
 80018ce:	2240      	movs	r2, #64	@ 0x40
 80018d0:	2101      	movs	r1, #1
 80018d2:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80018d4:	f7ff fc60 	bl	8001198 <HAL_GetTick>
 80018d8:	0003      	movs	r3, r0
 80018da:	617b      	str	r3, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80018dc:	2380      	movs	r3, #128	@ 0x80
 80018de:	0219      	lsls	r1, r3, #8
 80018e0:	68f8      	ldr	r0, [r7, #12]
 80018e2:	697b      	ldr	r3, [r7, #20]
 80018e4:	9300      	str	r3, [sp, #0]
 80018e6:	2319      	movs	r3, #25
 80018e8:	2201      	movs	r2, #1
 80018ea:	f000 fb0b 	bl	8001f04 <I2C_WaitOnFlagUntilTimeout>
 80018ee:	1e03      	subs	r3, r0, #0
 80018f0:	d001      	beq.n	80018f6 <HAL_I2C_Mem_Write+0x86>
    {
      return HAL_ERROR;
 80018f2:	2301      	movs	r3, #1
 80018f4:	e0e3      	b.n	8001abe <HAL_I2C_Mem_Write+0x24e>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80018f6:	68fb      	ldr	r3, [r7, #12]
 80018f8:	2241      	movs	r2, #65	@ 0x41
 80018fa:	2121      	movs	r1, #33	@ 0x21
 80018fc:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80018fe:	68fb      	ldr	r3, [r7, #12]
 8001900:	2242      	movs	r2, #66	@ 0x42
 8001902:	2140      	movs	r1, #64	@ 0x40
 8001904:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001906:	68fb      	ldr	r3, [r7, #12]
 8001908:	2200      	movs	r2, #0
 800190a:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800190c:	68fb      	ldr	r3, [r7, #12]
 800190e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8001910:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8001912:	68fb      	ldr	r3, [r7, #12]
 8001914:	222c      	movs	r2, #44	@ 0x2c
 8001916:	18ba      	adds	r2, r7, r2
 8001918:	8812      	ldrh	r2, [r2, #0]
 800191a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 800191c:	68fb      	ldr	r3, [r7, #12]
 800191e:	2200      	movs	r2, #0
 8001920:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8001922:	1dbb      	adds	r3, r7, #6
 8001924:	881c      	ldrh	r4, [r3, #0]
 8001926:	2308      	movs	r3, #8
 8001928:	18fb      	adds	r3, r7, r3
 800192a:	881a      	ldrh	r2, [r3, #0]
 800192c:	230a      	movs	r3, #10
 800192e:	18fb      	adds	r3, r7, r3
 8001930:	8819      	ldrh	r1, [r3, #0]
 8001932:	68f8      	ldr	r0, [r7, #12]
 8001934:	697b      	ldr	r3, [r7, #20]
 8001936:	9301      	str	r3, [sp, #4]
 8001938:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800193a:	9300      	str	r3, [sp, #0]
 800193c:	0023      	movs	r3, r4
 800193e:	f000 f9f9 	bl	8001d34 <I2C_RequestMemoryWrite>
 8001942:	1e03      	subs	r3, r0, #0
 8001944:	d005      	beq.n	8001952 <HAL_I2C_Mem_Write+0xe2>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8001946:	68fb      	ldr	r3, [r7, #12]
 8001948:	2240      	movs	r2, #64	@ 0x40
 800194a:	2100      	movs	r1, #0
 800194c:	5499      	strb	r1, [r3, r2]
      return HAL_ERROR;
 800194e:	2301      	movs	r3, #1
 8001950:	e0b5      	b.n	8001abe <HAL_I2C_Mem_Write+0x24e>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001952:	68fb      	ldr	r3, [r7, #12]
 8001954:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001956:	b29b      	uxth	r3, r3
 8001958:	2bff      	cmp	r3, #255	@ 0xff
 800195a:	d911      	bls.n	8001980 <HAL_I2C_Mem_Write+0x110>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800195c:	68fb      	ldr	r3, [r7, #12]
 800195e:	22ff      	movs	r2, #255	@ 0xff
 8001960:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8001962:	68fb      	ldr	r3, [r7, #12]
 8001964:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001966:	b2da      	uxtb	r2, r3
 8001968:	2380      	movs	r3, #128	@ 0x80
 800196a:	045c      	lsls	r4, r3, #17
 800196c:	230a      	movs	r3, #10
 800196e:	18fb      	adds	r3, r7, r3
 8001970:	8819      	ldrh	r1, [r3, #0]
 8001972:	68f8      	ldr	r0, [r7, #12]
 8001974:	2300      	movs	r3, #0
 8001976:	9300      	str	r3, [sp, #0]
 8001978:	0023      	movs	r3, r4
 800197a:	f000 fc9d 	bl	80022b8 <I2C_TransferConfig>
 800197e:	e012      	b.n	80019a6 <HAL_I2C_Mem_Write+0x136>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8001980:	68fb      	ldr	r3, [r7, #12]
 8001982:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001984:	b29a      	uxth	r2, r3
 8001986:	68fb      	ldr	r3, [r7, #12]
 8001988:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 800198a:	68fb      	ldr	r3, [r7, #12]
 800198c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800198e:	b2da      	uxtb	r2, r3
 8001990:	2380      	movs	r3, #128	@ 0x80
 8001992:	049c      	lsls	r4, r3, #18
 8001994:	230a      	movs	r3, #10
 8001996:	18fb      	adds	r3, r7, r3
 8001998:	8819      	ldrh	r1, [r3, #0]
 800199a:	68f8      	ldr	r0, [r7, #12]
 800199c:	2300      	movs	r3, #0
 800199e:	9300      	str	r3, [sp, #0]
 80019a0:	0023      	movs	r3, r4
 80019a2:	f000 fc89 	bl	80022b8 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80019a6:	697a      	ldr	r2, [r7, #20]
 80019a8:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80019aa:	68fb      	ldr	r3, [r7, #12]
 80019ac:	0018      	movs	r0, r3
 80019ae:	f000 fb01 	bl	8001fb4 <I2C_WaitOnTXISFlagUntilTimeout>
 80019b2:	1e03      	subs	r3, r0, #0
 80019b4:	d001      	beq.n	80019ba <HAL_I2C_Mem_Write+0x14a>
      {
        return HAL_ERROR;
 80019b6:	2301      	movs	r3, #1
 80019b8:	e081      	b.n	8001abe <HAL_I2C_Mem_Write+0x24e>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80019ba:	68fb      	ldr	r3, [r7, #12]
 80019bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80019be:	781a      	ldrb	r2, [r3, #0]
 80019c0:	68fb      	ldr	r3, [r7, #12]
 80019c2:	681b      	ldr	r3, [r3, #0]
 80019c4:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80019c6:	68fb      	ldr	r3, [r7, #12]
 80019c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80019ca:	1c5a      	adds	r2, r3, #1
 80019cc:	68fb      	ldr	r3, [r7, #12]
 80019ce:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 80019d0:	68fb      	ldr	r3, [r7, #12]
 80019d2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80019d4:	b29b      	uxth	r3, r3
 80019d6:	3b01      	subs	r3, #1
 80019d8:	b29a      	uxth	r2, r3
 80019da:	68fb      	ldr	r3, [r7, #12]
 80019dc:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 80019de:	68fb      	ldr	r3, [r7, #12]
 80019e0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80019e2:	3b01      	subs	r3, #1
 80019e4:	b29a      	uxth	r2, r3
 80019e6:	68fb      	ldr	r3, [r7, #12]
 80019e8:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80019ea:	68fb      	ldr	r3, [r7, #12]
 80019ec:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80019ee:	b29b      	uxth	r3, r3
 80019f0:	2b00      	cmp	r3, #0
 80019f2:	d03a      	beq.n	8001a6a <HAL_I2C_Mem_Write+0x1fa>
 80019f4:	68fb      	ldr	r3, [r7, #12]
 80019f6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80019f8:	2b00      	cmp	r3, #0
 80019fa:	d136      	bne.n	8001a6a <HAL_I2C_Mem_Write+0x1fa>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80019fc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80019fe:	68f8      	ldr	r0, [r7, #12]
 8001a00:	697b      	ldr	r3, [r7, #20]
 8001a02:	9300      	str	r3, [sp, #0]
 8001a04:	0013      	movs	r3, r2
 8001a06:	2200      	movs	r2, #0
 8001a08:	2180      	movs	r1, #128	@ 0x80
 8001a0a:	f000 fa7b 	bl	8001f04 <I2C_WaitOnFlagUntilTimeout>
 8001a0e:	1e03      	subs	r3, r0, #0
 8001a10:	d001      	beq.n	8001a16 <HAL_I2C_Mem_Write+0x1a6>
        {
          return HAL_ERROR;
 8001a12:	2301      	movs	r3, #1
 8001a14:	e053      	b.n	8001abe <HAL_I2C_Mem_Write+0x24e>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001a16:	68fb      	ldr	r3, [r7, #12]
 8001a18:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001a1a:	b29b      	uxth	r3, r3
 8001a1c:	2bff      	cmp	r3, #255	@ 0xff
 8001a1e:	d911      	bls.n	8001a44 <HAL_I2C_Mem_Write+0x1d4>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8001a20:	68fb      	ldr	r3, [r7, #12]
 8001a22:	22ff      	movs	r2, #255	@ 0xff
 8001a24:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8001a26:	68fb      	ldr	r3, [r7, #12]
 8001a28:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001a2a:	b2da      	uxtb	r2, r3
 8001a2c:	2380      	movs	r3, #128	@ 0x80
 8001a2e:	045c      	lsls	r4, r3, #17
 8001a30:	230a      	movs	r3, #10
 8001a32:	18fb      	adds	r3, r7, r3
 8001a34:	8819      	ldrh	r1, [r3, #0]
 8001a36:	68f8      	ldr	r0, [r7, #12]
 8001a38:	2300      	movs	r3, #0
 8001a3a:	9300      	str	r3, [sp, #0]
 8001a3c:	0023      	movs	r3, r4
 8001a3e:	f000 fc3b 	bl	80022b8 <I2C_TransferConfig>
 8001a42:	e012      	b.n	8001a6a <HAL_I2C_Mem_Write+0x1fa>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8001a44:	68fb      	ldr	r3, [r7, #12]
 8001a46:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001a48:	b29a      	uxth	r2, r3
 8001a4a:	68fb      	ldr	r3, [r7, #12]
 8001a4c:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8001a4e:	68fb      	ldr	r3, [r7, #12]
 8001a50:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001a52:	b2da      	uxtb	r2, r3
 8001a54:	2380      	movs	r3, #128	@ 0x80
 8001a56:	049c      	lsls	r4, r3, #18
 8001a58:	230a      	movs	r3, #10
 8001a5a:	18fb      	adds	r3, r7, r3
 8001a5c:	8819      	ldrh	r1, [r3, #0]
 8001a5e:	68f8      	ldr	r0, [r7, #12]
 8001a60:	2300      	movs	r3, #0
 8001a62:	9300      	str	r3, [sp, #0]
 8001a64:	0023      	movs	r3, r4
 8001a66:	f000 fc27 	bl	80022b8 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 8001a6a:	68fb      	ldr	r3, [r7, #12]
 8001a6c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001a6e:	b29b      	uxth	r3, r3
 8001a70:	2b00      	cmp	r3, #0
 8001a72:	d198      	bne.n	80019a6 <HAL_I2C_Mem_Write+0x136>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001a74:	697a      	ldr	r2, [r7, #20]
 8001a76:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8001a78:	68fb      	ldr	r3, [r7, #12]
 8001a7a:	0018      	movs	r0, r3
 8001a7c:	f000 fae0 	bl	8002040 <I2C_WaitOnSTOPFlagUntilTimeout>
 8001a80:	1e03      	subs	r3, r0, #0
 8001a82:	d001      	beq.n	8001a88 <HAL_I2C_Mem_Write+0x218>
    {
      return HAL_ERROR;
 8001a84:	2301      	movs	r3, #1
 8001a86:	e01a      	b.n	8001abe <HAL_I2C_Mem_Write+0x24e>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001a88:	68fb      	ldr	r3, [r7, #12]
 8001a8a:	681b      	ldr	r3, [r3, #0]
 8001a8c:	2220      	movs	r2, #32
 8001a8e:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8001a90:	68fb      	ldr	r3, [r7, #12]
 8001a92:	681b      	ldr	r3, [r3, #0]
 8001a94:	685a      	ldr	r2, [r3, #4]
 8001a96:	68fb      	ldr	r3, [r7, #12]
 8001a98:	681b      	ldr	r3, [r3, #0]
 8001a9a:	490b      	ldr	r1, [pc, #44]	@ (8001ac8 <HAL_I2C_Mem_Write+0x258>)
 8001a9c:	400a      	ands	r2, r1
 8001a9e:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8001aa0:	68fb      	ldr	r3, [r7, #12]
 8001aa2:	2241      	movs	r2, #65	@ 0x41
 8001aa4:	2120      	movs	r1, #32
 8001aa6:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8001aa8:	68fb      	ldr	r3, [r7, #12]
 8001aaa:	2242      	movs	r2, #66	@ 0x42
 8001aac:	2100      	movs	r1, #0
 8001aae:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001ab0:	68fb      	ldr	r3, [r7, #12]
 8001ab2:	2240      	movs	r2, #64	@ 0x40
 8001ab4:	2100      	movs	r1, #0
 8001ab6:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8001ab8:	2300      	movs	r3, #0
 8001aba:	e000      	b.n	8001abe <HAL_I2C_Mem_Write+0x24e>
  }
  else
  {
    return HAL_BUSY;
 8001abc:	2302      	movs	r3, #2
  }
}
 8001abe:	0018      	movs	r0, r3
 8001ac0:	46bd      	mov	sp, r7
 8001ac2:	b007      	add	sp, #28
 8001ac4:	bd90      	pop	{r4, r7, pc}
 8001ac6:	46c0      	nop			@ (mov r8, r8)
 8001ac8:	fe00e800 	.word	0xfe00e800

08001acc <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001acc:	b590      	push	{r4, r7, lr}
 8001ace:	b089      	sub	sp, #36	@ 0x24
 8001ad0:	af02      	add	r7, sp, #8
 8001ad2:	60f8      	str	r0, [r7, #12]
 8001ad4:	000c      	movs	r4, r1
 8001ad6:	0010      	movs	r0, r2
 8001ad8:	0019      	movs	r1, r3
 8001ada:	230a      	movs	r3, #10
 8001adc:	18fb      	adds	r3, r7, r3
 8001ade:	1c22      	adds	r2, r4, #0
 8001ae0:	801a      	strh	r2, [r3, #0]
 8001ae2:	2308      	movs	r3, #8
 8001ae4:	18fb      	adds	r3, r7, r3
 8001ae6:	1c02      	adds	r2, r0, #0
 8001ae8:	801a      	strh	r2, [r3, #0]
 8001aea:	1dbb      	adds	r3, r7, #6
 8001aec:	1c0a      	adds	r2, r1, #0
 8001aee:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001af0:	68fb      	ldr	r3, [r7, #12]
 8001af2:	2241      	movs	r2, #65	@ 0x41
 8001af4:	5c9b      	ldrb	r3, [r3, r2]
 8001af6:	b2db      	uxtb	r3, r3
 8001af8:	2b20      	cmp	r3, #32
 8001afa:	d000      	beq.n	8001afe <HAL_I2C_Mem_Read+0x32>
 8001afc:	e110      	b.n	8001d20 <HAL_I2C_Mem_Read+0x254>
  {
    if ((pData == NULL) || (Size == 0U))
 8001afe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001b00:	2b00      	cmp	r3, #0
 8001b02:	d004      	beq.n	8001b0e <HAL_I2C_Mem_Read+0x42>
 8001b04:	232c      	movs	r3, #44	@ 0x2c
 8001b06:	18fb      	adds	r3, r7, r3
 8001b08:	881b      	ldrh	r3, [r3, #0]
 8001b0a:	2b00      	cmp	r3, #0
 8001b0c:	d105      	bne.n	8001b1a <HAL_I2C_Mem_Read+0x4e>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8001b0e:	68fb      	ldr	r3, [r7, #12]
 8001b10:	2280      	movs	r2, #128	@ 0x80
 8001b12:	0092      	lsls	r2, r2, #2
 8001b14:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8001b16:	2301      	movs	r3, #1
 8001b18:	e103      	b.n	8001d22 <HAL_I2C_Mem_Read+0x256>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001b1a:	68fb      	ldr	r3, [r7, #12]
 8001b1c:	2240      	movs	r2, #64	@ 0x40
 8001b1e:	5c9b      	ldrb	r3, [r3, r2]
 8001b20:	2b01      	cmp	r3, #1
 8001b22:	d101      	bne.n	8001b28 <HAL_I2C_Mem_Read+0x5c>
 8001b24:	2302      	movs	r3, #2
 8001b26:	e0fc      	b.n	8001d22 <HAL_I2C_Mem_Read+0x256>
 8001b28:	68fb      	ldr	r3, [r7, #12]
 8001b2a:	2240      	movs	r2, #64	@ 0x40
 8001b2c:	2101      	movs	r1, #1
 8001b2e:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8001b30:	f7ff fb32 	bl	8001198 <HAL_GetTick>
 8001b34:	0003      	movs	r3, r0
 8001b36:	617b      	str	r3, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8001b38:	2380      	movs	r3, #128	@ 0x80
 8001b3a:	0219      	lsls	r1, r3, #8
 8001b3c:	68f8      	ldr	r0, [r7, #12]
 8001b3e:	697b      	ldr	r3, [r7, #20]
 8001b40:	9300      	str	r3, [sp, #0]
 8001b42:	2319      	movs	r3, #25
 8001b44:	2201      	movs	r2, #1
 8001b46:	f000 f9dd 	bl	8001f04 <I2C_WaitOnFlagUntilTimeout>
 8001b4a:	1e03      	subs	r3, r0, #0
 8001b4c:	d001      	beq.n	8001b52 <HAL_I2C_Mem_Read+0x86>
    {
      return HAL_ERROR;
 8001b4e:	2301      	movs	r3, #1
 8001b50:	e0e7      	b.n	8001d22 <HAL_I2C_Mem_Read+0x256>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8001b52:	68fb      	ldr	r3, [r7, #12]
 8001b54:	2241      	movs	r2, #65	@ 0x41
 8001b56:	2122      	movs	r1, #34	@ 0x22
 8001b58:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8001b5a:	68fb      	ldr	r3, [r7, #12]
 8001b5c:	2242      	movs	r2, #66	@ 0x42
 8001b5e:	2140      	movs	r1, #64	@ 0x40
 8001b60:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001b62:	68fb      	ldr	r3, [r7, #12]
 8001b64:	2200      	movs	r2, #0
 8001b66:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8001b68:	68fb      	ldr	r3, [r7, #12]
 8001b6a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8001b6c:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8001b6e:	68fb      	ldr	r3, [r7, #12]
 8001b70:	222c      	movs	r2, #44	@ 0x2c
 8001b72:	18ba      	adds	r2, r7, r2
 8001b74:	8812      	ldrh	r2, [r2, #0]
 8001b76:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8001b78:	68fb      	ldr	r3, [r7, #12]
 8001b7a:	2200      	movs	r2, #0
 8001b7c:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8001b7e:	1dbb      	adds	r3, r7, #6
 8001b80:	881c      	ldrh	r4, [r3, #0]
 8001b82:	2308      	movs	r3, #8
 8001b84:	18fb      	adds	r3, r7, r3
 8001b86:	881a      	ldrh	r2, [r3, #0]
 8001b88:	230a      	movs	r3, #10
 8001b8a:	18fb      	adds	r3, r7, r3
 8001b8c:	8819      	ldrh	r1, [r3, #0]
 8001b8e:	68f8      	ldr	r0, [r7, #12]
 8001b90:	697b      	ldr	r3, [r7, #20]
 8001b92:	9301      	str	r3, [sp, #4]
 8001b94:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001b96:	9300      	str	r3, [sp, #0]
 8001b98:	0023      	movs	r3, r4
 8001b9a:	f000 f92f 	bl	8001dfc <I2C_RequestMemoryRead>
 8001b9e:	1e03      	subs	r3, r0, #0
 8001ba0:	d005      	beq.n	8001bae <HAL_I2C_Mem_Read+0xe2>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8001ba2:	68fb      	ldr	r3, [r7, #12]
 8001ba4:	2240      	movs	r2, #64	@ 0x40
 8001ba6:	2100      	movs	r1, #0
 8001ba8:	5499      	strb	r1, [r3, r2]
      return HAL_ERROR;
 8001baa:	2301      	movs	r3, #1
 8001bac:	e0b9      	b.n	8001d22 <HAL_I2C_Mem_Read+0x256>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001bae:	68fb      	ldr	r3, [r7, #12]
 8001bb0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001bb2:	b29b      	uxth	r3, r3
 8001bb4:	2bff      	cmp	r3, #255	@ 0xff
 8001bb6:	d911      	bls.n	8001bdc <HAL_I2C_Mem_Read+0x110>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8001bb8:	68fb      	ldr	r3, [r7, #12]
 8001bba:	22ff      	movs	r2, #255	@ 0xff
 8001bbc:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8001bbe:	68fb      	ldr	r3, [r7, #12]
 8001bc0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001bc2:	b2da      	uxtb	r2, r3
 8001bc4:	2380      	movs	r3, #128	@ 0x80
 8001bc6:	045c      	lsls	r4, r3, #17
 8001bc8:	230a      	movs	r3, #10
 8001bca:	18fb      	adds	r3, r7, r3
 8001bcc:	8819      	ldrh	r1, [r3, #0]
 8001bce:	68f8      	ldr	r0, [r7, #12]
 8001bd0:	4b56      	ldr	r3, [pc, #344]	@ (8001d2c <HAL_I2C_Mem_Read+0x260>)
 8001bd2:	9300      	str	r3, [sp, #0]
 8001bd4:	0023      	movs	r3, r4
 8001bd6:	f000 fb6f 	bl	80022b8 <I2C_TransferConfig>
 8001bda:	e012      	b.n	8001c02 <HAL_I2C_Mem_Read+0x136>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8001bdc:	68fb      	ldr	r3, [r7, #12]
 8001bde:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001be0:	b29a      	uxth	r2, r3
 8001be2:	68fb      	ldr	r3, [r7, #12]
 8001be4:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8001be6:	68fb      	ldr	r3, [r7, #12]
 8001be8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001bea:	b2da      	uxtb	r2, r3
 8001bec:	2380      	movs	r3, #128	@ 0x80
 8001bee:	049c      	lsls	r4, r3, #18
 8001bf0:	230a      	movs	r3, #10
 8001bf2:	18fb      	adds	r3, r7, r3
 8001bf4:	8819      	ldrh	r1, [r3, #0]
 8001bf6:	68f8      	ldr	r0, [r7, #12]
 8001bf8:	4b4c      	ldr	r3, [pc, #304]	@ (8001d2c <HAL_I2C_Mem_Read+0x260>)
 8001bfa:	9300      	str	r3, [sp, #0]
 8001bfc:	0023      	movs	r3, r4
 8001bfe:	f000 fb5b 	bl	80022b8 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8001c02:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8001c04:	68f8      	ldr	r0, [r7, #12]
 8001c06:	697b      	ldr	r3, [r7, #20]
 8001c08:	9300      	str	r3, [sp, #0]
 8001c0a:	0013      	movs	r3, r2
 8001c0c:	2200      	movs	r2, #0
 8001c0e:	2104      	movs	r1, #4
 8001c10:	f000 f978 	bl	8001f04 <I2C_WaitOnFlagUntilTimeout>
 8001c14:	1e03      	subs	r3, r0, #0
 8001c16:	d001      	beq.n	8001c1c <HAL_I2C_Mem_Read+0x150>
      {
        return HAL_ERROR;
 8001c18:	2301      	movs	r3, #1
 8001c1a:	e082      	b.n	8001d22 <HAL_I2C_Mem_Read+0x256>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8001c1c:	68fb      	ldr	r3, [r7, #12]
 8001c1e:	681b      	ldr	r3, [r3, #0]
 8001c20:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001c22:	68fb      	ldr	r3, [r7, #12]
 8001c24:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001c26:	b2d2      	uxtb	r2, r2
 8001c28:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8001c2a:	68fb      	ldr	r3, [r7, #12]
 8001c2c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001c2e:	1c5a      	adds	r2, r3, #1
 8001c30:	68fb      	ldr	r3, [r7, #12]
 8001c32:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8001c34:	68fb      	ldr	r3, [r7, #12]
 8001c36:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001c38:	3b01      	subs	r3, #1
 8001c3a:	b29a      	uxth	r2, r3
 8001c3c:	68fb      	ldr	r3, [r7, #12]
 8001c3e:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8001c40:	68fb      	ldr	r3, [r7, #12]
 8001c42:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001c44:	b29b      	uxth	r3, r3
 8001c46:	3b01      	subs	r3, #1
 8001c48:	b29a      	uxth	r2, r3
 8001c4a:	68fb      	ldr	r3, [r7, #12]
 8001c4c:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8001c4e:	68fb      	ldr	r3, [r7, #12]
 8001c50:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001c52:	b29b      	uxth	r3, r3
 8001c54:	2b00      	cmp	r3, #0
 8001c56:	d03a      	beq.n	8001cce <HAL_I2C_Mem_Read+0x202>
 8001c58:	68fb      	ldr	r3, [r7, #12]
 8001c5a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001c5c:	2b00      	cmp	r3, #0
 8001c5e:	d136      	bne.n	8001cce <HAL_I2C_Mem_Read+0x202>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8001c60:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8001c62:	68f8      	ldr	r0, [r7, #12]
 8001c64:	697b      	ldr	r3, [r7, #20]
 8001c66:	9300      	str	r3, [sp, #0]
 8001c68:	0013      	movs	r3, r2
 8001c6a:	2200      	movs	r2, #0
 8001c6c:	2180      	movs	r1, #128	@ 0x80
 8001c6e:	f000 f949 	bl	8001f04 <I2C_WaitOnFlagUntilTimeout>
 8001c72:	1e03      	subs	r3, r0, #0
 8001c74:	d001      	beq.n	8001c7a <HAL_I2C_Mem_Read+0x1ae>
        {
          return HAL_ERROR;
 8001c76:	2301      	movs	r3, #1
 8001c78:	e053      	b.n	8001d22 <HAL_I2C_Mem_Read+0x256>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001c7a:	68fb      	ldr	r3, [r7, #12]
 8001c7c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001c7e:	b29b      	uxth	r3, r3
 8001c80:	2bff      	cmp	r3, #255	@ 0xff
 8001c82:	d911      	bls.n	8001ca8 <HAL_I2C_Mem_Read+0x1dc>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8001c84:	68fb      	ldr	r3, [r7, #12]
 8001c86:	22ff      	movs	r2, #255	@ 0xff
 8001c88:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8001c8a:	68fb      	ldr	r3, [r7, #12]
 8001c8c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001c8e:	b2da      	uxtb	r2, r3
 8001c90:	2380      	movs	r3, #128	@ 0x80
 8001c92:	045c      	lsls	r4, r3, #17
 8001c94:	230a      	movs	r3, #10
 8001c96:	18fb      	adds	r3, r7, r3
 8001c98:	8819      	ldrh	r1, [r3, #0]
 8001c9a:	68f8      	ldr	r0, [r7, #12]
 8001c9c:	2300      	movs	r3, #0
 8001c9e:	9300      	str	r3, [sp, #0]
 8001ca0:	0023      	movs	r3, r4
 8001ca2:	f000 fb09 	bl	80022b8 <I2C_TransferConfig>
 8001ca6:	e012      	b.n	8001cce <HAL_I2C_Mem_Read+0x202>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8001ca8:	68fb      	ldr	r3, [r7, #12]
 8001caa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001cac:	b29a      	uxth	r2, r3
 8001cae:	68fb      	ldr	r3, [r7, #12]
 8001cb0:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8001cb2:	68fb      	ldr	r3, [r7, #12]
 8001cb4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001cb6:	b2da      	uxtb	r2, r3
 8001cb8:	2380      	movs	r3, #128	@ 0x80
 8001cba:	049c      	lsls	r4, r3, #18
 8001cbc:	230a      	movs	r3, #10
 8001cbe:	18fb      	adds	r3, r7, r3
 8001cc0:	8819      	ldrh	r1, [r3, #0]
 8001cc2:	68f8      	ldr	r0, [r7, #12]
 8001cc4:	2300      	movs	r3, #0
 8001cc6:	9300      	str	r3, [sp, #0]
 8001cc8:	0023      	movs	r3, r4
 8001cca:	f000 faf5 	bl	80022b8 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 8001cce:	68fb      	ldr	r3, [r7, #12]
 8001cd0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001cd2:	b29b      	uxth	r3, r3
 8001cd4:	2b00      	cmp	r3, #0
 8001cd6:	d194      	bne.n	8001c02 <HAL_I2C_Mem_Read+0x136>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001cd8:	697a      	ldr	r2, [r7, #20]
 8001cda:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8001cdc:	68fb      	ldr	r3, [r7, #12]
 8001cde:	0018      	movs	r0, r3
 8001ce0:	f000 f9ae 	bl	8002040 <I2C_WaitOnSTOPFlagUntilTimeout>
 8001ce4:	1e03      	subs	r3, r0, #0
 8001ce6:	d001      	beq.n	8001cec <HAL_I2C_Mem_Read+0x220>
    {
      return HAL_ERROR;
 8001ce8:	2301      	movs	r3, #1
 8001cea:	e01a      	b.n	8001d22 <HAL_I2C_Mem_Read+0x256>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001cec:	68fb      	ldr	r3, [r7, #12]
 8001cee:	681b      	ldr	r3, [r3, #0]
 8001cf0:	2220      	movs	r2, #32
 8001cf2:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8001cf4:	68fb      	ldr	r3, [r7, #12]
 8001cf6:	681b      	ldr	r3, [r3, #0]
 8001cf8:	685a      	ldr	r2, [r3, #4]
 8001cfa:	68fb      	ldr	r3, [r7, #12]
 8001cfc:	681b      	ldr	r3, [r3, #0]
 8001cfe:	490c      	ldr	r1, [pc, #48]	@ (8001d30 <HAL_I2C_Mem_Read+0x264>)
 8001d00:	400a      	ands	r2, r1
 8001d02:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8001d04:	68fb      	ldr	r3, [r7, #12]
 8001d06:	2241      	movs	r2, #65	@ 0x41
 8001d08:	2120      	movs	r1, #32
 8001d0a:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8001d0c:	68fb      	ldr	r3, [r7, #12]
 8001d0e:	2242      	movs	r2, #66	@ 0x42
 8001d10:	2100      	movs	r1, #0
 8001d12:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001d14:	68fb      	ldr	r3, [r7, #12]
 8001d16:	2240      	movs	r2, #64	@ 0x40
 8001d18:	2100      	movs	r1, #0
 8001d1a:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8001d1c:	2300      	movs	r3, #0
 8001d1e:	e000      	b.n	8001d22 <HAL_I2C_Mem_Read+0x256>
  }
  else
  {
    return HAL_BUSY;
 8001d20:	2302      	movs	r3, #2
  }
}
 8001d22:	0018      	movs	r0, r3
 8001d24:	46bd      	mov	sp, r7
 8001d26:	b007      	add	sp, #28
 8001d28:	bd90      	pop	{r4, r7, pc}
 8001d2a:	46c0      	nop			@ (mov r8, r8)
 8001d2c:	80002400 	.word	0x80002400
 8001d30:	fe00e800 	.word	0xfe00e800

08001d34 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 8001d34:	b5b0      	push	{r4, r5, r7, lr}
 8001d36:	b086      	sub	sp, #24
 8001d38:	af02      	add	r7, sp, #8
 8001d3a:	60f8      	str	r0, [r7, #12]
 8001d3c:	000c      	movs	r4, r1
 8001d3e:	0010      	movs	r0, r2
 8001d40:	0019      	movs	r1, r3
 8001d42:	250a      	movs	r5, #10
 8001d44:	197b      	adds	r3, r7, r5
 8001d46:	1c22      	adds	r2, r4, #0
 8001d48:	801a      	strh	r2, [r3, #0]
 8001d4a:	2308      	movs	r3, #8
 8001d4c:	18fb      	adds	r3, r7, r3
 8001d4e:	1c02      	adds	r2, r0, #0
 8001d50:	801a      	strh	r2, [r3, #0]
 8001d52:	1dbb      	adds	r3, r7, #6
 8001d54:	1c0a      	adds	r2, r1, #0
 8001d56:	801a      	strh	r2, [r3, #0]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8001d58:	1dbb      	adds	r3, r7, #6
 8001d5a:	881b      	ldrh	r3, [r3, #0]
 8001d5c:	b2da      	uxtb	r2, r3
 8001d5e:	2380      	movs	r3, #128	@ 0x80
 8001d60:	045c      	lsls	r4, r3, #17
 8001d62:	197b      	adds	r3, r7, r5
 8001d64:	8819      	ldrh	r1, [r3, #0]
 8001d66:	68f8      	ldr	r0, [r7, #12]
 8001d68:	4b23      	ldr	r3, [pc, #140]	@ (8001df8 <I2C_RequestMemoryWrite+0xc4>)
 8001d6a:	9300      	str	r3, [sp, #0]
 8001d6c:	0023      	movs	r3, r4
 8001d6e:	f000 faa3 	bl	80022b8 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8001d72:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001d74:	6a39      	ldr	r1, [r7, #32]
 8001d76:	68fb      	ldr	r3, [r7, #12]
 8001d78:	0018      	movs	r0, r3
 8001d7a:	f000 f91b 	bl	8001fb4 <I2C_WaitOnTXISFlagUntilTimeout>
 8001d7e:	1e03      	subs	r3, r0, #0
 8001d80:	d001      	beq.n	8001d86 <I2C_RequestMemoryWrite+0x52>
  {
    return HAL_ERROR;
 8001d82:	2301      	movs	r3, #1
 8001d84:	e033      	b.n	8001dee <I2C_RequestMemoryWrite+0xba>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8001d86:	1dbb      	adds	r3, r7, #6
 8001d88:	881b      	ldrh	r3, [r3, #0]
 8001d8a:	2b01      	cmp	r3, #1
 8001d8c:	d107      	bne.n	8001d9e <I2C_RequestMemoryWrite+0x6a>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8001d8e:	2308      	movs	r3, #8
 8001d90:	18fb      	adds	r3, r7, r3
 8001d92:	881b      	ldrh	r3, [r3, #0]
 8001d94:	b2da      	uxtb	r2, r3
 8001d96:	68fb      	ldr	r3, [r7, #12]
 8001d98:	681b      	ldr	r3, [r3, #0]
 8001d9a:	629a      	str	r2, [r3, #40]	@ 0x28
 8001d9c:	e019      	b.n	8001dd2 <I2C_RequestMemoryWrite+0x9e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8001d9e:	2308      	movs	r3, #8
 8001da0:	18fb      	adds	r3, r7, r3
 8001da2:	881b      	ldrh	r3, [r3, #0]
 8001da4:	0a1b      	lsrs	r3, r3, #8
 8001da6:	b29b      	uxth	r3, r3
 8001da8:	b2da      	uxtb	r2, r3
 8001daa:	68fb      	ldr	r3, [r7, #12]
 8001dac:	681b      	ldr	r3, [r3, #0]
 8001dae:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8001db0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001db2:	6a39      	ldr	r1, [r7, #32]
 8001db4:	68fb      	ldr	r3, [r7, #12]
 8001db6:	0018      	movs	r0, r3
 8001db8:	f000 f8fc 	bl	8001fb4 <I2C_WaitOnTXISFlagUntilTimeout>
 8001dbc:	1e03      	subs	r3, r0, #0
 8001dbe:	d001      	beq.n	8001dc4 <I2C_RequestMemoryWrite+0x90>
    {
      return HAL_ERROR;
 8001dc0:	2301      	movs	r3, #1
 8001dc2:	e014      	b.n	8001dee <I2C_RequestMemoryWrite+0xba>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8001dc4:	2308      	movs	r3, #8
 8001dc6:	18fb      	adds	r3, r7, r3
 8001dc8:	881b      	ldrh	r3, [r3, #0]
 8001dca:	b2da      	uxtb	r2, r3
 8001dcc:	68fb      	ldr	r3, [r7, #12]
 8001dce:	681b      	ldr	r3, [r3, #0]
 8001dd0:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8001dd2:	6a3a      	ldr	r2, [r7, #32]
 8001dd4:	68f8      	ldr	r0, [r7, #12]
 8001dd6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001dd8:	9300      	str	r3, [sp, #0]
 8001dda:	0013      	movs	r3, r2
 8001ddc:	2200      	movs	r2, #0
 8001dde:	2180      	movs	r1, #128	@ 0x80
 8001de0:	f000 f890 	bl	8001f04 <I2C_WaitOnFlagUntilTimeout>
 8001de4:	1e03      	subs	r3, r0, #0
 8001de6:	d001      	beq.n	8001dec <I2C_RequestMemoryWrite+0xb8>
  {
    return HAL_ERROR;
 8001de8:	2301      	movs	r3, #1
 8001dea:	e000      	b.n	8001dee <I2C_RequestMemoryWrite+0xba>
  }

  return HAL_OK;
 8001dec:	2300      	movs	r3, #0
}
 8001dee:	0018      	movs	r0, r3
 8001df0:	46bd      	mov	sp, r7
 8001df2:	b004      	add	sp, #16
 8001df4:	bdb0      	pop	{r4, r5, r7, pc}
 8001df6:	46c0      	nop			@ (mov r8, r8)
 8001df8:	80002000 	.word	0x80002000

08001dfc <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 8001dfc:	b5b0      	push	{r4, r5, r7, lr}
 8001dfe:	b086      	sub	sp, #24
 8001e00:	af02      	add	r7, sp, #8
 8001e02:	60f8      	str	r0, [r7, #12]
 8001e04:	000c      	movs	r4, r1
 8001e06:	0010      	movs	r0, r2
 8001e08:	0019      	movs	r1, r3
 8001e0a:	250a      	movs	r5, #10
 8001e0c:	197b      	adds	r3, r7, r5
 8001e0e:	1c22      	adds	r2, r4, #0
 8001e10:	801a      	strh	r2, [r3, #0]
 8001e12:	2308      	movs	r3, #8
 8001e14:	18fb      	adds	r3, r7, r3
 8001e16:	1c02      	adds	r2, r0, #0
 8001e18:	801a      	strh	r2, [r3, #0]
 8001e1a:	1dbb      	adds	r3, r7, #6
 8001e1c:	1c0a      	adds	r2, r1, #0
 8001e1e:	801a      	strh	r2, [r3, #0]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8001e20:	1dbb      	adds	r3, r7, #6
 8001e22:	881b      	ldrh	r3, [r3, #0]
 8001e24:	b2da      	uxtb	r2, r3
 8001e26:	197b      	adds	r3, r7, r5
 8001e28:	8819      	ldrh	r1, [r3, #0]
 8001e2a:	68f8      	ldr	r0, [r7, #12]
 8001e2c:	4b23      	ldr	r3, [pc, #140]	@ (8001ebc <I2C_RequestMemoryRead+0xc0>)
 8001e2e:	9300      	str	r3, [sp, #0]
 8001e30:	2300      	movs	r3, #0
 8001e32:	f000 fa41 	bl	80022b8 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8001e36:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001e38:	6a39      	ldr	r1, [r7, #32]
 8001e3a:	68fb      	ldr	r3, [r7, #12]
 8001e3c:	0018      	movs	r0, r3
 8001e3e:	f000 f8b9 	bl	8001fb4 <I2C_WaitOnTXISFlagUntilTimeout>
 8001e42:	1e03      	subs	r3, r0, #0
 8001e44:	d001      	beq.n	8001e4a <I2C_RequestMemoryRead+0x4e>
  {
    return HAL_ERROR;
 8001e46:	2301      	movs	r3, #1
 8001e48:	e033      	b.n	8001eb2 <I2C_RequestMemoryRead+0xb6>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8001e4a:	1dbb      	adds	r3, r7, #6
 8001e4c:	881b      	ldrh	r3, [r3, #0]
 8001e4e:	2b01      	cmp	r3, #1
 8001e50:	d107      	bne.n	8001e62 <I2C_RequestMemoryRead+0x66>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8001e52:	2308      	movs	r3, #8
 8001e54:	18fb      	adds	r3, r7, r3
 8001e56:	881b      	ldrh	r3, [r3, #0]
 8001e58:	b2da      	uxtb	r2, r3
 8001e5a:	68fb      	ldr	r3, [r7, #12]
 8001e5c:	681b      	ldr	r3, [r3, #0]
 8001e5e:	629a      	str	r2, [r3, #40]	@ 0x28
 8001e60:	e019      	b.n	8001e96 <I2C_RequestMemoryRead+0x9a>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8001e62:	2308      	movs	r3, #8
 8001e64:	18fb      	adds	r3, r7, r3
 8001e66:	881b      	ldrh	r3, [r3, #0]
 8001e68:	0a1b      	lsrs	r3, r3, #8
 8001e6a:	b29b      	uxth	r3, r3
 8001e6c:	b2da      	uxtb	r2, r3
 8001e6e:	68fb      	ldr	r3, [r7, #12]
 8001e70:	681b      	ldr	r3, [r3, #0]
 8001e72:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8001e74:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001e76:	6a39      	ldr	r1, [r7, #32]
 8001e78:	68fb      	ldr	r3, [r7, #12]
 8001e7a:	0018      	movs	r0, r3
 8001e7c:	f000 f89a 	bl	8001fb4 <I2C_WaitOnTXISFlagUntilTimeout>
 8001e80:	1e03      	subs	r3, r0, #0
 8001e82:	d001      	beq.n	8001e88 <I2C_RequestMemoryRead+0x8c>
    {
      return HAL_ERROR;
 8001e84:	2301      	movs	r3, #1
 8001e86:	e014      	b.n	8001eb2 <I2C_RequestMemoryRead+0xb6>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8001e88:	2308      	movs	r3, #8
 8001e8a:	18fb      	adds	r3, r7, r3
 8001e8c:	881b      	ldrh	r3, [r3, #0]
 8001e8e:	b2da      	uxtb	r2, r3
 8001e90:	68fb      	ldr	r3, [r7, #12]
 8001e92:	681b      	ldr	r3, [r3, #0]
 8001e94:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8001e96:	6a3a      	ldr	r2, [r7, #32]
 8001e98:	68f8      	ldr	r0, [r7, #12]
 8001e9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e9c:	9300      	str	r3, [sp, #0]
 8001e9e:	0013      	movs	r3, r2
 8001ea0:	2200      	movs	r2, #0
 8001ea2:	2140      	movs	r1, #64	@ 0x40
 8001ea4:	f000 f82e 	bl	8001f04 <I2C_WaitOnFlagUntilTimeout>
 8001ea8:	1e03      	subs	r3, r0, #0
 8001eaa:	d001      	beq.n	8001eb0 <I2C_RequestMemoryRead+0xb4>
  {
    return HAL_ERROR;
 8001eac:	2301      	movs	r3, #1
 8001eae:	e000      	b.n	8001eb2 <I2C_RequestMemoryRead+0xb6>
  }

  return HAL_OK;
 8001eb0:	2300      	movs	r3, #0
}
 8001eb2:	0018      	movs	r0, r3
 8001eb4:	46bd      	mov	sp, r7
 8001eb6:	b004      	add	sp, #16
 8001eb8:	bdb0      	pop	{r4, r5, r7, pc}
 8001eba:	46c0      	nop			@ (mov r8, r8)
 8001ebc:	80002000 	.word	0x80002000

08001ec0 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8001ec0:	b580      	push	{r7, lr}
 8001ec2:	b082      	sub	sp, #8
 8001ec4:	af00      	add	r7, sp, #0
 8001ec6:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	681b      	ldr	r3, [r3, #0]
 8001ecc:	699b      	ldr	r3, [r3, #24]
 8001ece:	2202      	movs	r2, #2
 8001ed0:	4013      	ands	r3, r2
 8001ed2:	2b02      	cmp	r3, #2
 8001ed4:	d103      	bne.n	8001ede <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	681b      	ldr	r3, [r3, #0]
 8001eda:	2200      	movs	r2, #0
 8001edc:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	681b      	ldr	r3, [r3, #0]
 8001ee2:	699b      	ldr	r3, [r3, #24]
 8001ee4:	2201      	movs	r2, #1
 8001ee6:	4013      	ands	r3, r2
 8001ee8:	2b01      	cmp	r3, #1
 8001eea:	d007      	beq.n	8001efc <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	681b      	ldr	r3, [r3, #0]
 8001ef0:	699a      	ldr	r2, [r3, #24]
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	681b      	ldr	r3, [r3, #0]
 8001ef6:	2101      	movs	r1, #1
 8001ef8:	430a      	orrs	r2, r1
 8001efa:	619a      	str	r2, [r3, #24]
  }
}
 8001efc:	46c0      	nop			@ (mov r8, r8)
 8001efe:	46bd      	mov	sp, r7
 8001f00:	b002      	add	sp, #8
 8001f02:	bd80      	pop	{r7, pc}

08001f04 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8001f04:	b580      	push	{r7, lr}
 8001f06:	b084      	sub	sp, #16
 8001f08:	af00      	add	r7, sp, #0
 8001f0a:	60f8      	str	r0, [r7, #12]
 8001f0c:	60b9      	str	r1, [r7, #8]
 8001f0e:	603b      	str	r3, [r7, #0]
 8001f10:	1dfb      	adds	r3, r7, #7
 8001f12:	701a      	strb	r2, [r3, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8001f14:	e03a      	b.n	8001f8c <I2C_WaitOnFlagUntilTimeout+0x88>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8001f16:	69ba      	ldr	r2, [r7, #24]
 8001f18:	6839      	ldr	r1, [r7, #0]
 8001f1a:	68fb      	ldr	r3, [r7, #12]
 8001f1c:	0018      	movs	r0, r3
 8001f1e:	f000 f8d3 	bl	80020c8 <I2C_IsErrorOccurred>
 8001f22:	1e03      	subs	r3, r0, #0
 8001f24:	d001      	beq.n	8001f2a <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 8001f26:	2301      	movs	r3, #1
 8001f28:	e040      	b.n	8001fac <I2C_WaitOnFlagUntilTimeout+0xa8>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001f2a:	683b      	ldr	r3, [r7, #0]
 8001f2c:	3301      	adds	r3, #1
 8001f2e:	d02d      	beq.n	8001f8c <I2C_WaitOnFlagUntilTimeout+0x88>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001f30:	f7ff f932 	bl	8001198 <HAL_GetTick>
 8001f34:	0002      	movs	r2, r0
 8001f36:	69bb      	ldr	r3, [r7, #24]
 8001f38:	1ad3      	subs	r3, r2, r3
 8001f3a:	683a      	ldr	r2, [r7, #0]
 8001f3c:	429a      	cmp	r2, r3
 8001f3e:	d302      	bcc.n	8001f46 <I2C_WaitOnFlagUntilTimeout+0x42>
 8001f40:	683b      	ldr	r3, [r7, #0]
 8001f42:	2b00      	cmp	r3, #0
 8001f44:	d122      	bne.n	8001f8c <I2C_WaitOnFlagUntilTimeout+0x88>
      {
        if (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8001f46:	68fb      	ldr	r3, [r7, #12]
 8001f48:	681b      	ldr	r3, [r3, #0]
 8001f4a:	699b      	ldr	r3, [r3, #24]
 8001f4c:	68ba      	ldr	r2, [r7, #8]
 8001f4e:	4013      	ands	r3, r2
 8001f50:	68ba      	ldr	r2, [r7, #8]
 8001f52:	1ad3      	subs	r3, r2, r3
 8001f54:	425a      	negs	r2, r3
 8001f56:	4153      	adcs	r3, r2
 8001f58:	b2db      	uxtb	r3, r3
 8001f5a:	001a      	movs	r2, r3
 8001f5c:	1dfb      	adds	r3, r7, #7
 8001f5e:	781b      	ldrb	r3, [r3, #0]
 8001f60:	429a      	cmp	r2, r3
 8001f62:	d113      	bne.n	8001f8c <I2C_WaitOnFlagUntilTimeout+0x88>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001f64:	68fb      	ldr	r3, [r7, #12]
 8001f66:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001f68:	2220      	movs	r2, #32
 8001f6a:	431a      	orrs	r2, r3
 8001f6c:	68fb      	ldr	r3, [r7, #12]
 8001f6e:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8001f70:	68fb      	ldr	r3, [r7, #12]
 8001f72:	2241      	movs	r2, #65	@ 0x41
 8001f74:	2120      	movs	r1, #32
 8001f76:	5499      	strb	r1, [r3, r2]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8001f78:	68fb      	ldr	r3, [r7, #12]
 8001f7a:	2242      	movs	r2, #66	@ 0x42
 8001f7c:	2100      	movs	r1, #0
 8001f7e:	5499      	strb	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8001f80:	68fb      	ldr	r3, [r7, #12]
 8001f82:	2240      	movs	r2, #64	@ 0x40
 8001f84:	2100      	movs	r1, #0
 8001f86:	5499      	strb	r1, [r3, r2]
          return HAL_ERROR;
 8001f88:	2301      	movs	r3, #1
 8001f8a:	e00f      	b.n	8001fac <I2C_WaitOnFlagUntilTimeout+0xa8>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8001f8c:	68fb      	ldr	r3, [r7, #12]
 8001f8e:	681b      	ldr	r3, [r3, #0]
 8001f90:	699b      	ldr	r3, [r3, #24]
 8001f92:	68ba      	ldr	r2, [r7, #8]
 8001f94:	4013      	ands	r3, r2
 8001f96:	68ba      	ldr	r2, [r7, #8]
 8001f98:	1ad3      	subs	r3, r2, r3
 8001f9a:	425a      	negs	r2, r3
 8001f9c:	4153      	adcs	r3, r2
 8001f9e:	b2db      	uxtb	r3, r3
 8001fa0:	001a      	movs	r2, r3
 8001fa2:	1dfb      	adds	r3, r7, #7
 8001fa4:	781b      	ldrb	r3, [r3, #0]
 8001fa6:	429a      	cmp	r2, r3
 8001fa8:	d0b5      	beq.n	8001f16 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8001faa:	2300      	movs	r3, #0
}
 8001fac:	0018      	movs	r0, r3
 8001fae:	46bd      	mov	sp, r7
 8001fb0:	b004      	add	sp, #16
 8001fb2:	bd80      	pop	{r7, pc}

08001fb4 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8001fb4:	b580      	push	{r7, lr}
 8001fb6:	b084      	sub	sp, #16
 8001fb8:	af00      	add	r7, sp, #0
 8001fba:	60f8      	str	r0, [r7, #12]
 8001fbc:	60b9      	str	r1, [r7, #8]
 8001fbe:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8001fc0:	e032      	b.n	8002028 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8001fc2:	687a      	ldr	r2, [r7, #4]
 8001fc4:	68b9      	ldr	r1, [r7, #8]
 8001fc6:	68fb      	ldr	r3, [r7, #12]
 8001fc8:	0018      	movs	r0, r3
 8001fca:	f000 f87d 	bl	80020c8 <I2C_IsErrorOccurred>
 8001fce:	1e03      	subs	r3, r0, #0
 8001fd0:	d001      	beq.n	8001fd6 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8001fd2:	2301      	movs	r3, #1
 8001fd4:	e030      	b.n	8002038 <I2C_WaitOnTXISFlagUntilTimeout+0x84>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001fd6:	68bb      	ldr	r3, [r7, #8]
 8001fd8:	3301      	adds	r3, #1
 8001fda:	d025      	beq.n	8002028 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001fdc:	f7ff f8dc 	bl	8001198 <HAL_GetTick>
 8001fe0:	0002      	movs	r2, r0
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	1ad3      	subs	r3, r2, r3
 8001fe6:	68ba      	ldr	r2, [r7, #8]
 8001fe8:	429a      	cmp	r2, r3
 8001fea:	d302      	bcc.n	8001ff2 <I2C_WaitOnTXISFlagUntilTimeout+0x3e>
 8001fec:	68bb      	ldr	r3, [r7, #8]
 8001fee:	2b00      	cmp	r3, #0
 8001ff0:	d11a      	bne.n	8002028 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
      {
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8001ff2:	68fb      	ldr	r3, [r7, #12]
 8001ff4:	681b      	ldr	r3, [r3, #0]
 8001ff6:	699b      	ldr	r3, [r3, #24]
 8001ff8:	2202      	movs	r2, #2
 8001ffa:	4013      	ands	r3, r2
 8001ffc:	2b02      	cmp	r3, #2
 8001ffe:	d013      	beq.n	8002028 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002000:	68fb      	ldr	r3, [r7, #12]
 8002002:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002004:	2220      	movs	r2, #32
 8002006:	431a      	orrs	r2, r3
 8002008:	68fb      	ldr	r3, [r7, #12]
 800200a:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800200c:	68fb      	ldr	r3, [r7, #12]
 800200e:	2241      	movs	r2, #65	@ 0x41
 8002010:	2120      	movs	r1, #32
 8002012:	5499      	strb	r1, [r3, r2]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8002014:	68fb      	ldr	r3, [r7, #12]
 8002016:	2242      	movs	r2, #66	@ 0x42
 8002018:	2100      	movs	r1, #0
 800201a:	5499      	strb	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800201c:	68fb      	ldr	r3, [r7, #12]
 800201e:	2240      	movs	r2, #64	@ 0x40
 8002020:	2100      	movs	r1, #0
 8002022:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 8002024:	2301      	movs	r3, #1
 8002026:	e007      	b.n	8002038 <I2C_WaitOnTXISFlagUntilTimeout+0x84>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8002028:	68fb      	ldr	r3, [r7, #12]
 800202a:	681b      	ldr	r3, [r3, #0]
 800202c:	699b      	ldr	r3, [r3, #24]
 800202e:	2202      	movs	r2, #2
 8002030:	4013      	ands	r3, r2
 8002032:	2b02      	cmp	r3, #2
 8002034:	d1c5      	bne.n	8001fc2 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8002036:	2300      	movs	r3, #0
}
 8002038:	0018      	movs	r0, r3
 800203a:	46bd      	mov	sp, r7
 800203c:	b004      	add	sp, #16
 800203e:	bd80      	pop	{r7, pc}

08002040 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8002040:	b580      	push	{r7, lr}
 8002042:	b084      	sub	sp, #16
 8002044:	af00      	add	r7, sp, #0
 8002046:	60f8      	str	r0, [r7, #12]
 8002048:	60b9      	str	r1, [r7, #8]
 800204a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800204c:	e02f      	b.n	80020ae <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800204e:	687a      	ldr	r2, [r7, #4]
 8002050:	68b9      	ldr	r1, [r7, #8]
 8002052:	68fb      	ldr	r3, [r7, #12]
 8002054:	0018      	movs	r0, r3
 8002056:	f000 f837 	bl	80020c8 <I2C_IsErrorOccurred>
 800205a:	1e03      	subs	r3, r0, #0
 800205c:	d001      	beq.n	8002062 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800205e:	2301      	movs	r3, #1
 8002060:	e02d      	b.n	80020be <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002062:	f7ff f899 	bl	8001198 <HAL_GetTick>
 8002066:	0002      	movs	r2, r0
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	1ad3      	subs	r3, r2, r3
 800206c:	68ba      	ldr	r2, [r7, #8]
 800206e:	429a      	cmp	r2, r3
 8002070:	d302      	bcc.n	8002078 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8002072:	68bb      	ldr	r3, [r7, #8]
 8002074:	2b00      	cmp	r3, #0
 8002076:	d11a      	bne.n	80020ae <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002078:	68fb      	ldr	r3, [r7, #12]
 800207a:	681b      	ldr	r3, [r3, #0]
 800207c:	699b      	ldr	r3, [r3, #24]
 800207e:	2220      	movs	r2, #32
 8002080:	4013      	ands	r3, r2
 8002082:	2b20      	cmp	r3, #32
 8002084:	d013      	beq.n	80020ae <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002086:	68fb      	ldr	r3, [r7, #12]
 8002088:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800208a:	2220      	movs	r2, #32
 800208c:	431a      	orrs	r2, r3
 800208e:	68fb      	ldr	r3, [r7, #12]
 8002090:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8002092:	68fb      	ldr	r3, [r7, #12]
 8002094:	2241      	movs	r2, #65	@ 0x41
 8002096:	2120      	movs	r1, #32
 8002098:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800209a:	68fb      	ldr	r3, [r7, #12]
 800209c:	2242      	movs	r2, #66	@ 0x42
 800209e:	2100      	movs	r1, #0
 80020a0:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80020a2:	68fb      	ldr	r3, [r7, #12]
 80020a4:	2240      	movs	r2, #64	@ 0x40
 80020a6:	2100      	movs	r1, #0
 80020a8:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 80020aa:	2301      	movs	r3, #1
 80020ac:	e007      	b.n	80020be <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80020ae:	68fb      	ldr	r3, [r7, #12]
 80020b0:	681b      	ldr	r3, [r3, #0]
 80020b2:	699b      	ldr	r3, [r3, #24]
 80020b4:	2220      	movs	r2, #32
 80020b6:	4013      	ands	r3, r2
 80020b8:	2b20      	cmp	r3, #32
 80020ba:	d1c8      	bne.n	800204e <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80020bc:	2300      	movs	r3, #0
}
 80020be:	0018      	movs	r0, r3
 80020c0:	46bd      	mov	sp, r7
 80020c2:	b004      	add	sp, #16
 80020c4:	bd80      	pop	{r7, pc}
	...

080020c8 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80020c8:	b580      	push	{r7, lr}
 80020ca:	b08a      	sub	sp, #40	@ 0x28
 80020cc:	af00      	add	r7, sp, #0
 80020ce:	60f8      	str	r0, [r7, #12]
 80020d0:	60b9      	str	r1, [r7, #8]
 80020d2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80020d4:	2327      	movs	r3, #39	@ 0x27
 80020d6:	18fb      	adds	r3, r7, r3
 80020d8:	2200      	movs	r2, #0
 80020da:	701a      	strb	r2, [r3, #0]
  uint32_t itflag   = hi2c->Instance->ISR;
 80020dc:	68fb      	ldr	r3, [r7, #12]
 80020de:	681b      	ldr	r3, [r3, #0]
 80020e0:	699b      	ldr	r3, [r3, #24]
 80020e2:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 80020e4:	2300      	movs	r3, #0
 80020e6:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 80020ec:	69bb      	ldr	r3, [r7, #24]
 80020ee:	2210      	movs	r2, #16
 80020f0:	4013      	ands	r3, r2
 80020f2:	d100      	bne.n	80020f6 <I2C_IsErrorOccurred+0x2e>
 80020f4:	e079      	b.n	80021ea <I2C_IsErrorOccurred+0x122>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80020f6:	68fb      	ldr	r3, [r7, #12]
 80020f8:	681b      	ldr	r3, [r3, #0]
 80020fa:	2210      	movs	r2, #16
 80020fc:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80020fe:	e057      	b.n	80021b0 <I2C_IsErrorOccurred+0xe8>
 8002100:	2227      	movs	r2, #39	@ 0x27
 8002102:	18bb      	adds	r3, r7, r2
 8002104:	18ba      	adds	r2, r7, r2
 8002106:	7812      	ldrb	r2, [r2, #0]
 8002108:	701a      	strb	r2, [r3, #0]
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 800210a:	68bb      	ldr	r3, [r7, #8]
 800210c:	3301      	adds	r3, #1
 800210e:	d04f      	beq.n	80021b0 <I2C_IsErrorOccurred+0xe8>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8002110:	f7ff f842 	bl	8001198 <HAL_GetTick>
 8002114:	0002      	movs	r2, r0
 8002116:	69fb      	ldr	r3, [r7, #28]
 8002118:	1ad3      	subs	r3, r2, r3
 800211a:	68ba      	ldr	r2, [r7, #8]
 800211c:	429a      	cmp	r2, r3
 800211e:	d302      	bcc.n	8002126 <I2C_IsErrorOccurred+0x5e>
 8002120:	68bb      	ldr	r3, [r7, #8]
 8002122:	2b00      	cmp	r3, #0
 8002124:	d144      	bne.n	80021b0 <I2C_IsErrorOccurred+0xe8>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8002126:	68fb      	ldr	r3, [r7, #12]
 8002128:	681b      	ldr	r3, [r3, #0]
 800212a:	685a      	ldr	r2, [r3, #4]
 800212c:	2380      	movs	r3, #128	@ 0x80
 800212e:	01db      	lsls	r3, r3, #7
 8002130:	4013      	ands	r3, r2
 8002132:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8002134:	2013      	movs	r0, #19
 8002136:	183b      	adds	r3, r7, r0
 8002138:	68fa      	ldr	r2, [r7, #12]
 800213a:	2142      	movs	r1, #66	@ 0x42
 800213c:	5c52      	ldrb	r2, [r2, r1]
 800213e:	701a      	strb	r2, [r3, #0]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8002140:	68fb      	ldr	r3, [r7, #12]
 8002142:	681b      	ldr	r3, [r3, #0]
 8002144:	699a      	ldr	r2, [r3, #24]
 8002146:	2380      	movs	r3, #128	@ 0x80
 8002148:	021b      	lsls	r3, r3, #8
 800214a:	401a      	ands	r2, r3
 800214c:	2380      	movs	r3, #128	@ 0x80
 800214e:	021b      	lsls	r3, r3, #8
 8002150:	429a      	cmp	r2, r3
 8002152:	d126      	bne.n	80021a2 <I2C_IsErrorOccurred+0xda>
 8002154:	697a      	ldr	r2, [r7, #20]
 8002156:	2380      	movs	r3, #128	@ 0x80
 8002158:	01db      	lsls	r3, r3, #7
 800215a:	429a      	cmp	r2, r3
 800215c:	d021      	beq.n	80021a2 <I2C_IsErrorOccurred+0xda>
              (tmp1 != I2C_CR2_STOP) && \
 800215e:	183b      	adds	r3, r7, r0
 8002160:	781b      	ldrb	r3, [r3, #0]
 8002162:	2b20      	cmp	r3, #32
 8002164:	d01d      	beq.n	80021a2 <I2C_IsErrorOccurred+0xda>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8002166:	68fb      	ldr	r3, [r7, #12]
 8002168:	681b      	ldr	r3, [r3, #0]
 800216a:	685a      	ldr	r2, [r3, #4]
 800216c:	68fb      	ldr	r3, [r7, #12]
 800216e:	681b      	ldr	r3, [r3, #0]
 8002170:	2180      	movs	r1, #128	@ 0x80
 8002172:	01c9      	lsls	r1, r1, #7
 8002174:	430a      	orrs	r2, r1
 8002176:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8002178:	f7ff f80e 	bl	8001198 <HAL_GetTick>
 800217c:	0003      	movs	r3, r0
 800217e:	61fb      	str	r3, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002180:	e00f      	b.n	80021a2 <I2C_IsErrorOccurred+0xda>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8002182:	f7ff f809 	bl	8001198 <HAL_GetTick>
 8002186:	0002      	movs	r2, r0
 8002188:	69fb      	ldr	r3, [r7, #28]
 800218a:	1ad3      	subs	r3, r2, r3
 800218c:	2b19      	cmp	r3, #25
 800218e:	d908      	bls.n	80021a2 <I2C_IsErrorOccurred+0xda>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8002190:	6a3b      	ldr	r3, [r7, #32]
 8002192:	2220      	movs	r2, #32
 8002194:	4313      	orrs	r3, r2
 8002196:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8002198:	2327      	movs	r3, #39	@ 0x27
 800219a:	18fb      	adds	r3, r7, r3
 800219c:	2201      	movs	r2, #1
 800219e:	701a      	strb	r2, [r3, #0]

              break;
 80021a0:	e006      	b.n	80021b0 <I2C_IsErrorOccurred+0xe8>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80021a2:	68fb      	ldr	r3, [r7, #12]
 80021a4:	681b      	ldr	r3, [r3, #0]
 80021a6:	699b      	ldr	r3, [r3, #24]
 80021a8:	2220      	movs	r2, #32
 80021aa:	4013      	ands	r3, r2
 80021ac:	2b20      	cmp	r3, #32
 80021ae:	d1e8      	bne.n	8002182 <I2C_IsErrorOccurred+0xba>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80021b0:	68fb      	ldr	r3, [r7, #12]
 80021b2:	681b      	ldr	r3, [r3, #0]
 80021b4:	699b      	ldr	r3, [r3, #24]
 80021b6:	2220      	movs	r2, #32
 80021b8:	4013      	ands	r3, r2
 80021ba:	2b20      	cmp	r3, #32
 80021bc:	d004      	beq.n	80021c8 <I2C_IsErrorOccurred+0x100>
 80021be:	2327      	movs	r3, #39	@ 0x27
 80021c0:	18fb      	adds	r3, r7, r3
 80021c2:	781b      	ldrb	r3, [r3, #0]
 80021c4:	2b00      	cmp	r3, #0
 80021c6:	d09b      	beq.n	8002100 <I2C_IsErrorOccurred+0x38>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 80021c8:	2327      	movs	r3, #39	@ 0x27
 80021ca:	18fb      	adds	r3, r7, r3
 80021cc:	781b      	ldrb	r3, [r3, #0]
 80021ce:	2b00      	cmp	r3, #0
 80021d0:	d103      	bne.n	80021da <I2C_IsErrorOccurred+0x112>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80021d2:	68fb      	ldr	r3, [r7, #12]
 80021d4:	681b      	ldr	r3, [r3, #0]
 80021d6:	2220      	movs	r2, #32
 80021d8:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 80021da:	6a3b      	ldr	r3, [r7, #32]
 80021dc:	2204      	movs	r2, #4
 80021de:	4313      	orrs	r3, r2
 80021e0:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 80021e2:	2327      	movs	r3, #39	@ 0x27
 80021e4:	18fb      	adds	r3, r7, r3
 80021e6:	2201      	movs	r2, #1
 80021e8:	701a      	strb	r2, [r3, #0]
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 80021ea:	68fb      	ldr	r3, [r7, #12]
 80021ec:	681b      	ldr	r3, [r3, #0]
 80021ee:	699b      	ldr	r3, [r3, #24]
 80021f0:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 80021f2:	69ba      	ldr	r2, [r7, #24]
 80021f4:	2380      	movs	r3, #128	@ 0x80
 80021f6:	005b      	lsls	r3, r3, #1
 80021f8:	4013      	ands	r3, r2
 80021fa:	d00c      	beq.n	8002216 <I2C_IsErrorOccurred+0x14e>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 80021fc:	6a3b      	ldr	r3, [r7, #32]
 80021fe:	2201      	movs	r2, #1
 8002200:	4313      	orrs	r3, r2
 8002202:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8002204:	68fb      	ldr	r3, [r7, #12]
 8002206:	681b      	ldr	r3, [r3, #0]
 8002208:	2280      	movs	r2, #128	@ 0x80
 800220a:	0052      	lsls	r2, r2, #1
 800220c:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800220e:	2327      	movs	r3, #39	@ 0x27
 8002210:	18fb      	adds	r3, r7, r3
 8002212:	2201      	movs	r2, #1
 8002214:	701a      	strb	r2, [r3, #0]
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8002216:	69ba      	ldr	r2, [r7, #24]
 8002218:	2380      	movs	r3, #128	@ 0x80
 800221a:	00db      	lsls	r3, r3, #3
 800221c:	4013      	ands	r3, r2
 800221e:	d00c      	beq.n	800223a <I2C_IsErrorOccurred+0x172>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8002220:	6a3b      	ldr	r3, [r7, #32]
 8002222:	2208      	movs	r2, #8
 8002224:	4313      	orrs	r3, r2
 8002226:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8002228:	68fb      	ldr	r3, [r7, #12]
 800222a:	681b      	ldr	r3, [r3, #0]
 800222c:	2280      	movs	r2, #128	@ 0x80
 800222e:	00d2      	lsls	r2, r2, #3
 8002230:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002232:	2327      	movs	r3, #39	@ 0x27
 8002234:	18fb      	adds	r3, r7, r3
 8002236:	2201      	movs	r2, #1
 8002238:	701a      	strb	r2, [r3, #0]
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 800223a:	69ba      	ldr	r2, [r7, #24]
 800223c:	2380      	movs	r3, #128	@ 0x80
 800223e:	009b      	lsls	r3, r3, #2
 8002240:	4013      	ands	r3, r2
 8002242:	d00c      	beq.n	800225e <I2C_IsErrorOccurred+0x196>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8002244:	6a3b      	ldr	r3, [r7, #32]
 8002246:	2202      	movs	r2, #2
 8002248:	4313      	orrs	r3, r2
 800224a:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 800224c:	68fb      	ldr	r3, [r7, #12]
 800224e:	681b      	ldr	r3, [r3, #0]
 8002250:	2280      	movs	r2, #128	@ 0x80
 8002252:	0092      	lsls	r2, r2, #2
 8002254:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002256:	2327      	movs	r3, #39	@ 0x27
 8002258:	18fb      	adds	r3, r7, r3
 800225a:	2201      	movs	r2, #1
 800225c:	701a      	strb	r2, [r3, #0]
  }

  if (status != HAL_OK)
 800225e:	2327      	movs	r3, #39	@ 0x27
 8002260:	18fb      	adds	r3, r7, r3
 8002262:	781b      	ldrb	r3, [r3, #0]
 8002264:	2b00      	cmp	r3, #0
 8002266:	d01d      	beq.n	80022a4 <I2C_IsErrorOccurred+0x1dc>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8002268:	68fb      	ldr	r3, [r7, #12]
 800226a:	0018      	movs	r0, r3
 800226c:	f7ff fe28 	bl	8001ec0 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002270:	68fb      	ldr	r3, [r7, #12]
 8002272:	681b      	ldr	r3, [r3, #0]
 8002274:	685a      	ldr	r2, [r3, #4]
 8002276:	68fb      	ldr	r3, [r7, #12]
 8002278:	681b      	ldr	r3, [r3, #0]
 800227a:	490e      	ldr	r1, [pc, #56]	@ (80022b4 <I2C_IsErrorOccurred+0x1ec>)
 800227c:	400a      	ands	r2, r1
 800227e:	605a      	str	r2, [r3, #4]

    hi2c->ErrorCode |= error_code;
 8002280:	68fb      	ldr	r3, [r7, #12]
 8002282:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8002284:	6a3b      	ldr	r3, [r7, #32]
 8002286:	431a      	orrs	r2, r3
 8002288:	68fb      	ldr	r3, [r7, #12]
 800228a:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 800228c:	68fb      	ldr	r3, [r7, #12]
 800228e:	2241      	movs	r2, #65	@ 0x41
 8002290:	2120      	movs	r1, #32
 8002292:	5499      	strb	r1, [r3, r2]
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002294:	68fb      	ldr	r3, [r7, #12]
 8002296:	2242      	movs	r2, #66	@ 0x42
 8002298:	2100      	movs	r1, #0
 800229a:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800229c:	68fb      	ldr	r3, [r7, #12]
 800229e:	2240      	movs	r2, #64	@ 0x40
 80022a0:	2100      	movs	r1, #0
 80022a2:	5499      	strb	r1, [r3, r2]
  }

  return status;
 80022a4:	2327      	movs	r3, #39	@ 0x27
 80022a6:	18fb      	adds	r3, r7, r3
 80022a8:	781b      	ldrb	r3, [r3, #0]
}
 80022aa:	0018      	movs	r0, r3
 80022ac:	46bd      	mov	sp, r7
 80022ae:	b00a      	add	sp, #40	@ 0x28
 80022b0:	bd80      	pop	{r7, pc}
 80022b2:	46c0      	nop			@ (mov r8, r8)
 80022b4:	fe00e800 	.word	0xfe00e800

080022b8 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 80022b8:	b590      	push	{r4, r7, lr}
 80022ba:	b087      	sub	sp, #28
 80022bc:	af00      	add	r7, sp, #0
 80022be:	60f8      	str	r0, [r7, #12]
 80022c0:	0008      	movs	r0, r1
 80022c2:	0011      	movs	r1, r2
 80022c4:	607b      	str	r3, [r7, #4]
 80022c6:	240a      	movs	r4, #10
 80022c8:	193b      	adds	r3, r7, r4
 80022ca:	1c02      	adds	r2, r0, #0
 80022cc:	801a      	strh	r2, [r3, #0]
 80022ce:	2009      	movs	r0, #9
 80022d0:	183b      	adds	r3, r7, r0
 80022d2:	1c0a      	adds	r2, r1, #0
 80022d4:	701a      	strb	r2, [r3, #0]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80022d6:	193b      	adds	r3, r7, r4
 80022d8:	881b      	ldrh	r3, [r3, #0]
 80022da:	059b      	lsls	r3, r3, #22
 80022dc:	0d9a      	lsrs	r2, r3, #22
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80022de:	183b      	adds	r3, r7, r0
 80022e0:	781b      	ldrb	r3, [r3, #0]
 80022e2:	0419      	lsls	r1, r3, #16
 80022e4:	23ff      	movs	r3, #255	@ 0xff
 80022e6:	041b      	lsls	r3, r3, #16
 80022e8:	400b      	ands	r3, r1
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80022ea:	431a      	orrs	r2, r3
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	431a      	orrs	r2, r3
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80022f0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80022f2:	4313      	orrs	r3, r2
 80022f4:	005b      	lsls	r3, r3, #1
 80022f6:	085b      	lsrs	r3, r3, #1
 80022f8:	617b      	str	r3, [r7, #20]
                    (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 80022fa:	68fb      	ldr	r3, [r7, #12]
 80022fc:	681b      	ldr	r3, [r3, #0]
 80022fe:	685b      	ldr	r3, [r3, #4]
 8002300:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8002302:	0d51      	lsrs	r1, r2, #21
 8002304:	2280      	movs	r2, #128	@ 0x80
 8002306:	00d2      	lsls	r2, r2, #3
 8002308:	400a      	ands	r2, r1
 800230a:	4907      	ldr	r1, [pc, #28]	@ (8002328 <I2C_TransferConfig+0x70>)
 800230c:	430a      	orrs	r2, r1
 800230e:	43d2      	mvns	r2, r2
 8002310:	401a      	ands	r2, r3
 8002312:	0011      	movs	r1, r2
 8002314:	68fb      	ldr	r3, [r7, #12]
 8002316:	681b      	ldr	r3, [r3, #0]
 8002318:	697a      	ldr	r2, [r7, #20]
 800231a:	430a      	orrs	r2, r1
 800231c:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 800231e:	46c0      	nop			@ (mov r8, r8)
 8002320:	46bd      	mov	sp, r7
 8002322:	b007      	add	sp, #28
 8002324:	bd90      	pop	{r4, r7, pc}
 8002326:	46c0      	nop			@ (mov r8, r8)
 8002328:	03ff63ff 	.word	0x03ff63ff

0800232c <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 800232c:	b580      	push	{r7, lr}
 800232e:	b082      	sub	sp, #8
 8002330:	af00      	add	r7, sp, #0
 8002332:	6078      	str	r0, [r7, #4]
 8002334:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	2241      	movs	r2, #65	@ 0x41
 800233a:	5c9b      	ldrb	r3, [r3, r2]
 800233c:	b2db      	uxtb	r3, r3
 800233e:	2b20      	cmp	r3, #32
 8002340:	d138      	bne.n	80023b4 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	2240      	movs	r2, #64	@ 0x40
 8002346:	5c9b      	ldrb	r3, [r3, r2]
 8002348:	2b01      	cmp	r3, #1
 800234a:	d101      	bne.n	8002350 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 800234c:	2302      	movs	r3, #2
 800234e:	e032      	b.n	80023b6 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	2240      	movs	r2, #64	@ 0x40
 8002354:	2101      	movs	r1, #1
 8002356:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	2241      	movs	r2, #65	@ 0x41
 800235c:	2124      	movs	r1, #36	@ 0x24
 800235e:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	681b      	ldr	r3, [r3, #0]
 8002364:	681a      	ldr	r2, [r3, #0]
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	681b      	ldr	r3, [r3, #0]
 800236a:	2101      	movs	r1, #1
 800236c:	438a      	bics	r2, r1
 800236e:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	681b      	ldr	r3, [r3, #0]
 8002374:	681a      	ldr	r2, [r3, #0]
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	681b      	ldr	r3, [r3, #0]
 800237a:	4911      	ldr	r1, [pc, #68]	@ (80023c0 <HAL_I2CEx_ConfigAnalogFilter+0x94>)
 800237c:	400a      	ands	r2, r1
 800237e:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	681b      	ldr	r3, [r3, #0]
 8002384:	6819      	ldr	r1, [r3, #0]
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	681b      	ldr	r3, [r3, #0]
 800238a:	683a      	ldr	r2, [r7, #0]
 800238c:	430a      	orrs	r2, r1
 800238e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	681b      	ldr	r3, [r3, #0]
 8002394:	681a      	ldr	r2, [r3, #0]
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	681b      	ldr	r3, [r3, #0]
 800239a:	2101      	movs	r1, #1
 800239c:	430a      	orrs	r2, r1
 800239e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	2241      	movs	r2, #65	@ 0x41
 80023a4:	2120      	movs	r1, #32
 80023a6:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	2240      	movs	r2, #64	@ 0x40
 80023ac:	2100      	movs	r1, #0
 80023ae:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 80023b0:	2300      	movs	r3, #0
 80023b2:	e000      	b.n	80023b6 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80023b4:	2302      	movs	r3, #2
  }
}
 80023b6:	0018      	movs	r0, r3
 80023b8:	46bd      	mov	sp, r7
 80023ba:	b002      	add	sp, #8
 80023bc:	bd80      	pop	{r7, pc}
 80023be:	46c0      	nop			@ (mov r8, r8)
 80023c0:	ffffefff 	.word	0xffffefff

080023c4 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80023c4:	b580      	push	{r7, lr}
 80023c6:	b084      	sub	sp, #16
 80023c8:	af00      	add	r7, sp, #0
 80023ca:	6078      	str	r0, [r7, #4]
 80023cc:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	2241      	movs	r2, #65	@ 0x41
 80023d2:	5c9b      	ldrb	r3, [r3, r2]
 80023d4:	b2db      	uxtb	r3, r3
 80023d6:	2b20      	cmp	r3, #32
 80023d8:	d139      	bne.n	800244e <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	2240      	movs	r2, #64	@ 0x40
 80023de:	5c9b      	ldrb	r3, [r3, r2]
 80023e0:	2b01      	cmp	r3, #1
 80023e2:	d101      	bne.n	80023e8 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 80023e4:	2302      	movs	r3, #2
 80023e6:	e033      	b.n	8002450 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	2240      	movs	r2, #64	@ 0x40
 80023ec:	2101      	movs	r1, #1
 80023ee:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	2241      	movs	r2, #65	@ 0x41
 80023f4:	2124      	movs	r1, #36	@ 0x24
 80023f6:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	681b      	ldr	r3, [r3, #0]
 80023fc:	681a      	ldr	r2, [r3, #0]
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	681b      	ldr	r3, [r3, #0]
 8002402:	2101      	movs	r1, #1
 8002404:	438a      	bics	r2, r1
 8002406:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	681b      	ldr	r3, [r3, #0]
 800240c:	681b      	ldr	r3, [r3, #0]
 800240e:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8002410:	68fb      	ldr	r3, [r7, #12]
 8002412:	4a11      	ldr	r2, [pc, #68]	@ (8002458 <HAL_I2CEx_ConfigDigitalFilter+0x94>)
 8002414:	4013      	ands	r3, r2
 8002416:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8002418:	683b      	ldr	r3, [r7, #0]
 800241a:	021b      	lsls	r3, r3, #8
 800241c:	68fa      	ldr	r2, [r7, #12]
 800241e:	4313      	orrs	r3, r2
 8002420:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	681b      	ldr	r3, [r3, #0]
 8002426:	68fa      	ldr	r2, [r7, #12]
 8002428:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	681b      	ldr	r3, [r3, #0]
 800242e:	681a      	ldr	r2, [r3, #0]
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	681b      	ldr	r3, [r3, #0]
 8002434:	2101      	movs	r1, #1
 8002436:	430a      	orrs	r2, r1
 8002438:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	2241      	movs	r2, #65	@ 0x41
 800243e:	2120      	movs	r1, #32
 8002440:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	2240      	movs	r2, #64	@ 0x40
 8002446:	2100      	movs	r1, #0
 8002448:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 800244a:	2300      	movs	r3, #0
 800244c:	e000      	b.n	8002450 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 800244e:	2302      	movs	r3, #2
  }
}
 8002450:	0018      	movs	r0, r3
 8002452:	46bd      	mov	sp, r7
 8002454:	b004      	add	sp, #16
 8002456:	bd80      	pop	{r7, pc}
 8002458:	fffff0ff 	.word	0xfffff0ff

0800245c <HAL_RCC_OscConfig>:
            must adjust the number of CPU wait states in their application (SystemClock_Config() API)
            before calling the HAL_RCC_OscConfig() API to update the HSI48 clock division factor.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800245c:	b580      	push	{r7, lr}
 800245e:	b086      	sub	sp, #24
 8002460:	af00      	add	r7, sp, #0
 8002462:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	2b00      	cmp	r3, #0
 8002468:	d101      	bne.n	800246e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800246a:	2301      	movs	r3, #1
 800246c:	e1d0      	b.n	8002810 <HAL_RCC_OscConfig+0x3b4>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	681b      	ldr	r3, [r3, #0]
 8002472:	2201      	movs	r2, #1
 8002474:	4013      	ands	r3, r2
 8002476:	d100      	bne.n	800247a <HAL_RCC_OscConfig+0x1e>
 8002478:	e069      	b.n	800254e <HAL_RCC_OscConfig+0xf2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800247a:	4bc8      	ldr	r3, [pc, #800]	@ (800279c <HAL_RCC_OscConfig+0x340>)
 800247c:	689b      	ldr	r3, [r3, #8]
 800247e:	2238      	movs	r2, #56	@ 0x38
 8002480:	4013      	ands	r3, r2
 8002482:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock in these cases it is not allowed to be disabled */
    if (temp_sysclksrc == RCC_CFGR_SWS_HSE)
 8002484:	697b      	ldr	r3, [r7, #20]
 8002486:	2b08      	cmp	r3, #8
 8002488:	d105      	bne.n	8002496 <HAL_RCC_OscConfig+0x3a>
    {
      if (RCC_OscInitStruct->HSEState == RCC_HSE_OFF)
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	685b      	ldr	r3, [r3, #4]
 800248e:	2b00      	cmp	r3, #0
 8002490:	d15d      	bne.n	800254e <HAL_RCC_OscConfig+0xf2>
      {
        return HAL_ERROR;
 8002492:	2301      	movs	r3, #1
 8002494:	e1bc      	b.n	8002810 <HAL_RCC_OscConfig+0x3b4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	685a      	ldr	r2, [r3, #4]
 800249a:	2380      	movs	r3, #128	@ 0x80
 800249c:	025b      	lsls	r3, r3, #9
 800249e:	429a      	cmp	r2, r3
 80024a0:	d107      	bne.n	80024b2 <HAL_RCC_OscConfig+0x56>
 80024a2:	4bbe      	ldr	r3, [pc, #760]	@ (800279c <HAL_RCC_OscConfig+0x340>)
 80024a4:	681a      	ldr	r2, [r3, #0]
 80024a6:	4bbd      	ldr	r3, [pc, #756]	@ (800279c <HAL_RCC_OscConfig+0x340>)
 80024a8:	2180      	movs	r1, #128	@ 0x80
 80024aa:	0249      	lsls	r1, r1, #9
 80024ac:	430a      	orrs	r2, r1
 80024ae:	601a      	str	r2, [r3, #0]
 80024b0:	e020      	b.n	80024f4 <HAL_RCC_OscConfig+0x98>
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	685a      	ldr	r2, [r3, #4]
 80024b6:	23a0      	movs	r3, #160	@ 0xa0
 80024b8:	02db      	lsls	r3, r3, #11
 80024ba:	429a      	cmp	r2, r3
 80024bc:	d10e      	bne.n	80024dc <HAL_RCC_OscConfig+0x80>
 80024be:	4bb7      	ldr	r3, [pc, #732]	@ (800279c <HAL_RCC_OscConfig+0x340>)
 80024c0:	681a      	ldr	r2, [r3, #0]
 80024c2:	4bb6      	ldr	r3, [pc, #728]	@ (800279c <HAL_RCC_OscConfig+0x340>)
 80024c4:	2180      	movs	r1, #128	@ 0x80
 80024c6:	02c9      	lsls	r1, r1, #11
 80024c8:	430a      	orrs	r2, r1
 80024ca:	601a      	str	r2, [r3, #0]
 80024cc:	4bb3      	ldr	r3, [pc, #716]	@ (800279c <HAL_RCC_OscConfig+0x340>)
 80024ce:	681a      	ldr	r2, [r3, #0]
 80024d0:	4bb2      	ldr	r3, [pc, #712]	@ (800279c <HAL_RCC_OscConfig+0x340>)
 80024d2:	2180      	movs	r1, #128	@ 0x80
 80024d4:	0249      	lsls	r1, r1, #9
 80024d6:	430a      	orrs	r2, r1
 80024d8:	601a      	str	r2, [r3, #0]
 80024da:	e00b      	b.n	80024f4 <HAL_RCC_OscConfig+0x98>
 80024dc:	4baf      	ldr	r3, [pc, #700]	@ (800279c <HAL_RCC_OscConfig+0x340>)
 80024de:	681a      	ldr	r2, [r3, #0]
 80024e0:	4bae      	ldr	r3, [pc, #696]	@ (800279c <HAL_RCC_OscConfig+0x340>)
 80024e2:	49af      	ldr	r1, [pc, #700]	@ (80027a0 <HAL_RCC_OscConfig+0x344>)
 80024e4:	400a      	ands	r2, r1
 80024e6:	601a      	str	r2, [r3, #0]
 80024e8:	4bac      	ldr	r3, [pc, #688]	@ (800279c <HAL_RCC_OscConfig+0x340>)
 80024ea:	681a      	ldr	r2, [r3, #0]
 80024ec:	4bab      	ldr	r3, [pc, #684]	@ (800279c <HAL_RCC_OscConfig+0x340>)
 80024ee:	49ad      	ldr	r1, [pc, #692]	@ (80027a4 <HAL_RCC_OscConfig+0x348>)
 80024f0:	400a      	ands	r2, r1
 80024f2:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	685b      	ldr	r3, [r3, #4]
 80024f8:	2b00      	cmp	r3, #0
 80024fa:	d014      	beq.n	8002526 <HAL_RCC_OscConfig+0xca>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80024fc:	f7fe fe4c 	bl	8001198 <HAL_GetTick>
 8002500:	0003      	movs	r3, r0
 8002502:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002504:	e008      	b.n	8002518 <HAL_RCC_OscConfig+0xbc>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
 8002506:	f7fe fe47 	bl	8001198 <HAL_GetTick>
 800250a:	0002      	movs	r2, r0
 800250c:	693b      	ldr	r3, [r7, #16]
 800250e:	1ad3      	subs	r3, r2, r3
 8002510:	2b64      	cmp	r3, #100	@ 0x64
 8002512:	d901      	bls.n	8002518 <HAL_RCC_OscConfig+0xbc>
          {
            return HAL_TIMEOUT;
 8002514:	2303      	movs	r3, #3
 8002516:	e17b      	b.n	8002810 <HAL_RCC_OscConfig+0x3b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002518:	4ba0      	ldr	r3, [pc, #640]	@ (800279c <HAL_RCC_OscConfig+0x340>)
 800251a:	681a      	ldr	r2, [r3, #0]
 800251c:	2380      	movs	r3, #128	@ 0x80
 800251e:	029b      	lsls	r3, r3, #10
 8002520:	4013      	ands	r3, r2
 8002522:	d0f0      	beq.n	8002506 <HAL_RCC_OscConfig+0xaa>
 8002524:	e013      	b.n	800254e <HAL_RCC_OscConfig+0xf2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002526:	f7fe fe37 	bl	8001198 <HAL_GetTick>
 800252a:	0003      	movs	r3, r0
 800252c:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800252e:	e008      	b.n	8002542 <HAL_RCC_OscConfig+0xe6>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
 8002530:	f7fe fe32 	bl	8001198 <HAL_GetTick>
 8002534:	0002      	movs	r2, r0
 8002536:	693b      	ldr	r3, [r7, #16]
 8002538:	1ad3      	subs	r3, r2, r3
 800253a:	2b64      	cmp	r3, #100	@ 0x64
 800253c:	d901      	bls.n	8002542 <HAL_RCC_OscConfig+0xe6>
          {
            return HAL_TIMEOUT;
 800253e:	2303      	movs	r3, #3
 8002540:	e166      	b.n	8002810 <HAL_RCC_OscConfig+0x3b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002542:	4b96      	ldr	r3, [pc, #600]	@ (800279c <HAL_RCC_OscConfig+0x340>)
 8002544:	681a      	ldr	r2, [r3, #0]
 8002546:	2380      	movs	r3, #128	@ 0x80
 8002548:	029b      	lsls	r3, r3, #10
 800254a:	4013      	ands	r3, r2
 800254c:	d1f0      	bne.n	8002530 <HAL_RCC_OscConfig+0xd4>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	681b      	ldr	r3, [r3, #0]
 8002552:	2202      	movs	r2, #2
 8002554:	4013      	ands	r3, r2
 8002556:	d100      	bne.n	800255a <HAL_RCC_OscConfig+0xfe>
 8002558:	e086      	b.n	8002668 <HAL_RCC_OscConfig+0x20c>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI48 is used as system clock  */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800255a:	4b90      	ldr	r3, [pc, #576]	@ (800279c <HAL_RCC_OscConfig+0x340>)
 800255c:	689b      	ldr	r3, [r3, #8]
 800255e:	2238      	movs	r2, #56	@ 0x38
 8002560:	4013      	ands	r3, r2
 8002562:	617b      	str	r3, [r7, #20]

    if (temp_sysclksrc == RCC_CFGR_SWS_HSI)
 8002564:	697b      	ldr	r3, [r7, #20]
 8002566:	2b00      	cmp	r3, #0
 8002568:	d12f      	bne.n	80025ca <HAL_RCC_OscConfig+0x16e>
    {
      /* When HSI is used as system clock it can not be disabled */
      if (RCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	68db      	ldr	r3, [r3, #12]
 800256e:	2b00      	cmp	r3, #0
 8002570:	d101      	bne.n	8002576 <HAL_RCC_OscConfig+0x11a>
      {
        return HAL_ERROR;
 8002572:	2301      	movs	r3, #1
 8002574:	e14c      	b.n	8002810 <HAL_RCC_OscConfig+0x3b4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002576:	4b89      	ldr	r3, [pc, #548]	@ (800279c <HAL_RCC_OscConfig+0x340>)
 8002578:	685b      	ldr	r3, [r3, #4]
 800257a:	4a8b      	ldr	r2, [pc, #556]	@ (80027a8 <HAL_RCC_OscConfig+0x34c>)
 800257c:	4013      	ands	r3, r2
 800257e:	0019      	movs	r1, r3
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	695b      	ldr	r3, [r3, #20]
 8002584:	021a      	lsls	r2, r3, #8
 8002586:	4b85      	ldr	r3, [pc, #532]	@ (800279c <HAL_RCC_OscConfig+0x340>)
 8002588:	430a      	orrs	r2, r1
 800258a:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_CFGR_SWS_HSI)
 800258c:	697b      	ldr	r3, [r7, #20]
 800258e:	2b00      	cmp	r3, #0
 8002590:	d112      	bne.n	80025b8 <HAL_RCC_OscConfig+0x15c>
        {
          /* Adjust the HSI48 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8002592:	4b82      	ldr	r3, [pc, #520]	@ (800279c <HAL_RCC_OscConfig+0x340>)
 8002594:	681b      	ldr	r3, [r3, #0]
 8002596:	4a85      	ldr	r2, [pc, #532]	@ (80027ac <HAL_RCC_OscConfig+0x350>)
 8002598:	4013      	ands	r3, r2
 800259a:	0019      	movs	r1, r3
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	691a      	ldr	r2, [r3, #16]
 80025a0:	4b7e      	ldr	r3, [pc, #504]	@ (800279c <HAL_RCC_OscConfig+0x340>)
 80025a2:	430a      	orrs	r2, r1
 80025a4:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 80025a6:	4b7d      	ldr	r3, [pc, #500]	@ (800279c <HAL_RCC_OscConfig+0x340>)
 80025a8:	681b      	ldr	r3, [r3, #0]
 80025aa:	0adb      	lsrs	r3, r3, #11
 80025ac:	2207      	movs	r2, #7
 80025ae:	4013      	ands	r3, r2
 80025b0:	4a7f      	ldr	r2, [pc, #508]	@ (80027b0 <HAL_RCC_OscConfig+0x354>)
 80025b2:	40da      	lsrs	r2, r3
 80025b4:	4b7f      	ldr	r3, [pc, #508]	@ (80027b4 <HAL_RCC_OscConfig+0x358>)
 80025b6:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 80025b8:	4b7f      	ldr	r3, [pc, #508]	@ (80027b8 <HAL_RCC_OscConfig+0x35c>)
 80025ba:	681b      	ldr	r3, [r3, #0]
 80025bc:	0018      	movs	r0, r3
 80025be:	f7fe fd8f 	bl	80010e0 <HAL_InitTick>
 80025c2:	1e03      	subs	r3, r0, #0
 80025c4:	d050      	beq.n	8002668 <HAL_RCC_OscConfig+0x20c>
        {
          return HAL_ERROR;
 80025c6:	2301      	movs	r3, #1
 80025c8:	e122      	b.n	8002810 <HAL_RCC_OscConfig+0x3b4>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	68db      	ldr	r3, [r3, #12]
 80025ce:	2b00      	cmp	r3, #0
 80025d0:	d030      	beq.n	8002634 <HAL_RCC_OscConfig+0x1d8>
      {
        /* Configure the HSI48 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 80025d2:	4b72      	ldr	r3, [pc, #456]	@ (800279c <HAL_RCC_OscConfig+0x340>)
 80025d4:	681b      	ldr	r3, [r3, #0]
 80025d6:	4a75      	ldr	r2, [pc, #468]	@ (80027ac <HAL_RCC_OscConfig+0x350>)
 80025d8:	4013      	ands	r3, r2
 80025da:	0019      	movs	r1, r3
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	691a      	ldr	r2, [r3, #16]
 80025e0:	4b6e      	ldr	r3, [pc, #440]	@ (800279c <HAL_RCC_OscConfig+0x340>)
 80025e2:	430a      	orrs	r2, r1
 80025e4:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI_ENABLE();
 80025e6:	4b6d      	ldr	r3, [pc, #436]	@ (800279c <HAL_RCC_OscConfig+0x340>)
 80025e8:	681a      	ldr	r2, [r3, #0]
 80025ea:	4b6c      	ldr	r3, [pc, #432]	@ (800279c <HAL_RCC_OscConfig+0x340>)
 80025ec:	2180      	movs	r1, #128	@ 0x80
 80025ee:	0049      	lsls	r1, r1, #1
 80025f0:	430a      	orrs	r2, r1
 80025f2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80025f4:	f7fe fdd0 	bl	8001198 <HAL_GetTick>
 80025f8:	0003      	movs	r3, r0
 80025fa:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80025fc:	e008      	b.n	8002610 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 80025fe:	f7fe fdcb 	bl	8001198 <HAL_GetTick>
 8002602:	0002      	movs	r2, r0
 8002604:	693b      	ldr	r3, [r7, #16]
 8002606:	1ad3      	subs	r3, r2, r3
 8002608:	2b02      	cmp	r3, #2
 800260a:	d901      	bls.n	8002610 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 800260c:	2303      	movs	r3, #3
 800260e:	e0ff      	b.n	8002810 <HAL_RCC_OscConfig+0x3b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002610:	4b62      	ldr	r3, [pc, #392]	@ (800279c <HAL_RCC_OscConfig+0x340>)
 8002612:	681a      	ldr	r2, [r3, #0]
 8002614:	2380      	movs	r3, #128	@ 0x80
 8002616:	00db      	lsls	r3, r3, #3
 8002618:	4013      	ands	r3, r2
 800261a:	d0f0      	beq.n	80025fe <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800261c:	4b5f      	ldr	r3, [pc, #380]	@ (800279c <HAL_RCC_OscConfig+0x340>)
 800261e:	685b      	ldr	r3, [r3, #4]
 8002620:	4a61      	ldr	r2, [pc, #388]	@ (80027a8 <HAL_RCC_OscConfig+0x34c>)
 8002622:	4013      	ands	r3, r2
 8002624:	0019      	movs	r1, r3
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	695b      	ldr	r3, [r3, #20]
 800262a:	021a      	lsls	r2, r3, #8
 800262c:	4b5b      	ldr	r3, [pc, #364]	@ (800279c <HAL_RCC_OscConfig+0x340>)
 800262e:	430a      	orrs	r2, r1
 8002630:	605a      	str	r2, [r3, #4]
 8002632:	e019      	b.n	8002668 <HAL_RCC_OscConfig+0x20c>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI_DISABLE();
 8002634:	4b59      	ldr	r3, [pc, #356]	@ (800279c <HAL_RCC_OscConfig+0x340>)
 8002636:	681a      	ldr	r2, [r3, #0]
 8002638:	4b58      	ldr	r3, [pc, #352]	@ (800279c <HAL_RCC_OscConfig+0x340>)
 800263a:	4960      	ldr	r1, [pc, #384]	@ (80027bc <HAL_RCC_OscConfig+0x360>)
 800263c:	400a      	ands	r2, r1
 800263e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002640:	f7fe fdaa 	bl	8001198 <HAL_GetTick>
 8002644:	0003      	movs	r3, r0
 8002646:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002648:	e008      	b.n	800265c <HAL_RCC_OscConfig+0x200>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 800264a:	f7fe fda5 	bl	8001198 <HAL_GetTick>
 800264e:	0002      	movs	r2, r0
 8002650:	693b      	ldr	r3, [r7, #16]
 8002652:	1ad3      	subs	r3, r2, r3
 8002654:	2b02      	cmp	r3, #2
 8002656:	d901      	bls.n	800265c <HAL_RCC_OscConfig+0x200>
          {
            return HAL_TIMEOUT;
 8002658:	2303      	movs	r3, #3
 800265a:	e0d9      	b.n	8002810 <HAL_RCC_OscConfig+0x3b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800265c:	4b4f      	ldr	r3, [pc, #316]	@ (800279c <HAL_RCC_OscConfig+0x340>)
 800265e:	681a      	ldr	r2, [r3, #0]
 8002660:	2380      	movs	r3, #128	@ 0x80
 8002662:	00db      	lsls	r3, r3, #3
 8002664:	4013      	ands	r3, r2
 8002666:	d1f0      	bne.n	800264a <HAL_RCC_OscConfig+0x1ee>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	681b      	ldr	r3, [r3, #0]
 800266c:	2208      	movs	r2, #8
 800266e:	4013      	ands	r3, r2
 8002670:	d042      	beq.n	80026f8 <HAL_RCC_OscConfig+0x29c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_LSI)
 8002672:	4b4a      	ldr	r3, [pc, #296]	@ (800279c <HAL_RCC_OscConfig+0x340>)
 8002674:	689b      	ldr	r3, [r3, #8]
 8002676:	2238      	movs	r2, #56	@ 0x38
 8002678:	4013      	ands	r3, r2
 800267a:	2b18      	cmp	r3, #24
 800267c:	d105      	bne.n	800268a <HAL_RCC_OscConfig+0x22e>
    {
      /* When LSI is used as system clock it will not be disabled */
      if (RCC_OscInitStruct->LSIState == RCC_LSI_OFF)
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	699b      	ldr	r3, [r3, #24]
 8002682:	2b00      	cmp	r3, #0
 8002684:	d138      	bne.n	80026f8 <HAL_RCC_OscConfig+0x29c>
      {
        return HAL_ERROR;
 8002686:	2301      	movs	r3, #1
 8002688:	e0c2      	b.n	8002810 <HAL_RCC_OscConfig+0x3b4>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	699b      	ldr	r3, [r3, #24]
 800268e:	2b00      	cmp	r3, #0
 8002690:	d019      	beq.n	80026c6 <HAL_RCC_OscConfig+0x26a>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 8002692:	4b42      	ldr	r3, [pc, #264]	@ (800279c <HAL_RCC_OscConfig+0x340>)
 8002694:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8002696:	4b41      	ldr	r3, [pc, #260]	@ (800279c <HAL_RCC_OscConfig+0x340>)
 8002698:	2101      	movs	r1, #1
 800269a:	430a      	orrs	r2, r1
 800269c:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800269e:	f7fe fd7b 	bl	8001198 <HAL_GetTick>
 80026a2:	0003      	movs	r3, r0
 80026a4:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR2, RCC_CSR2_LSIRDY) == 0U)
 80026a6:	e008      	b.n	80026ba <HAL_RCC_OscConfig+0x25e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSI_TIMEOUT_VALUE)
 80026a8:	f7fe fd76 	bl	8001198 <HAL_GetTick>
 80026ac:	0002      	movs	r2, r0
 80026ae:	693b      	ldr	r3, [r7, #16]
 80026b0:	1ad3      	subs	r3, r2, r3
 80026b2:	2b02      	cmp	r3, #2
 80026b4:	d901      	bls.n	80026ba <HAL_RCC_OscConfig+0x25e>
          {
            return HAL_TIMEOUT;
 80026b6:	2303      	movs	r3, #3
 80026b8:	e0aa      	b.n	8002810 <HAL_RCC_OscConfig+0x3b4>
        while (READ_BIT(RCC->CSR2, RCC_CSR2_LSIRDY) == 0U)
 80026ba:	4b38      	ldr	r3, [pc, #224]	@ (800279c <HAL_RCC_OscConfig+0x340>)
 80026bc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80026be:	2202      	movs	r2, #2
 80026c0:	4013      	ands	r3, r2
 80026c2:	d0f1      	beq.n	80026a8 <HAL_RCC_OscConfig+0x24c>
 80026c4:	e018      	b.n	80026f8 <HAL_RCC_OscConfig+0x29c>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 80026c6:	4b35      	ldr	r3, [pc, #212]	@ (800279c <HAL_RCC_OscConfig+0x340>)
 80026c8:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80026ca:	4b34      	ldr	r3, [pc, #208]	@ (800279c <HAL_RCC_OscConfig+0x340>)
 80026cc:	2101      	movs	r1, #1
 80026ce:	438a      	bics	r2, r1
 80026d0:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80026d2:	f7fe fd61 	bl	8001198 <HAL_GetTick>
 80026d6:	0003      	movs	r3, r0
 80026d8:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR2, RCC_CSR2_LSIRDY) != 0U)
 80026da:	e008      	b.n	80026ee <HAL_RCC_OscConfig+0x292>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSI_TIMEOUT_VALUE)
 80026dc:	f7fe fd5c 	bl	8001198 <HAL_GetTick>
 80026e0:	0002      	movs	r2, r0
 80026e2:	693b      	ldr	r3, [r7, #16]
 80026e4:	1ad3      	subs	r3, r2, r3
 80026e6:	2b02      	cmp	r3, #2
 80026e8:	d901      	bls.n	80026ee <HAL_RCC_OscConfig+0x292>
          {
            return HAL_TIMEOUT;
 80026ea:	2303      	movs	r3, #3
 80026ec:	e090      	b.n	8002810 <HAL_RCC_OscConfig+0x3b4>
        while (READ_BIT(RCC->CSR2, RCC_CSR2_LSIRDY) != 0U)
 80026ee:	4b2b      	ldr	r3, [pc, #172]	@ (800279c <HAL_RCC_OscConfig+0x340>)
 80026f0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80026f2:	2202      	movs	r2, #2
 80026f4:	4013      	ands	r3, r2
 80026f6:	d1f1      	bne.n	80026dc <HAL_RCC_OscConfig+0x280>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	681b      	ldr	r3, [r3, #0]
 80026fc:	2204      	movs	r2, #4
 80026fe:	4013      	ands	r3, r2
 8002700:	d100      	bne.n	8002704 <HAL_RCC_OscConfig+0x2a8>
 8002702:	e084      	b.n	800280e <HAL_RCC_OscConfig+0x3b2>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002704:	230f      	movs	r3, #15
 8002706:	18fb      	adds	r3, r7, r3
 8002708:	2200      	movs	r2, #0
 800270a:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_LSE)
 800270c:	4b23      	ldr	r3, [pc, #140]	@ (800279c <HAL_RCC_OscConfig+0x340>)
 800270e:	689b      	ldr	r3, [r3, #8]
 8002710:	2238      	movs	r2, #56	@ 0x38
 8002712:	4013      	ands	r3, r2
 8002714:	2b20      	cmp	r3, #32
 8002716:	d106      	bne.n	8002726 <HAL_RCC_OscConfig+0x2ca>
    {
      if (RCC_OscInitStruct->LSEState == RCC_LSE_OFF)
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	689b      	ldr	r3, [r3, #8]
 800271c:	2b00      	cmp	r3, #0
 800271e:	d000      	beq.n	8002722 <HAL_RCC_OscConfig+0x2c6>
 8002720:	e075      	b.n	800280e <HAL_RCC_OscConfig+0x3b2>
      {
        return HAL_ERROR;
 8002722:	2301      	movs	r3, #1
 8002724:	e074      	b.n	8002810 <HAL_RCC_OscConfig+0x3b4>
    }
    else
    {
      /* Update LSE configuration in RTC Domain control register    */
      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	689b      	ldr	r3, [r3, #8]
 800272a:	2b01      	cmp	r3, #1
 800272c:	d106      	bne.n	800273c <HAL_RCC_OscConfig+0x2e0>
 800272e:	4b1b      	ldr	r3, [pc, #108]	@ (800279c <HAL_RCC_OscConfig+0x340>)
 8002730:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8002732:	4b1a      	ldr	r3, [pc, #104]	@ (800279c <HAL_RCC_OscConfig+0x340>)
 8002734:	2101      	movs	r1, #1
 8002736:	430a      	orrs	r2, r1
 8002738:	65da      	str	r2, [r3, #92]	@ 0x5c
 800273a:	e01c      	b.n	8002776 <HAL_RCC_OscConfig+0x31a>
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	689b      	ldr	r3, [r3, #8]
 8002740:	2b05      	cmp	r3, #5
 8002742:	d10c      	bne.n	800275e <HAL_RCC_OscConfig+0x302>
 8002744:	4b15      	ldr	r3, [pc, #84]	@ (800279c <HAL_RCC_OscConfig+0x340>)
 8002746:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8002748:	4b14      	ldr	r3, [pc, #80]	@ (800279c <HAL_RCC_OscConfig+0x340>)
 800274a:	2104      	movs	r1, #4
 800274c:	430a      	orrs	r2, r1
 800274e:	65da      	str	r2, [r3, #92]	@ 0x5c
 8002750:	4b12      	ldr	r3, [pc, #72]	@ (800279c <HAL_RCC_OscConfig+0x340>)
 8002752:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8002754:	4b11      	ldr	r3, [pc, #68]	@ (800279c <HAL_RCC_OscConfig+0x340>)
 8002756:	2101      	movs	r1, #1
 8002758:	430a      	orrs	r2, r1
 800275a:	65da      	str	r2, [r3, #92]	@ 0x5c
 800275c:	e00b      	b.n	8002776 <HAL_RCC_OscConfig+0x31a>
 800275e:	4b0f      	ldr	r3, [pc, #60]	@ (800279c <HAL_RCC_OscConfig+0x340>)
 8002760:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8002762:	4b0e      	ldr	r3, [pc, #56]	@ (800279c <HAL_RCC_OscConfig+0x340>)
 8002764:	2101      	movs	r1, #1
 8002766:	438a      	bics	r2, r1
 8002768:	65da      	str	r2, [r3, #92]	@ 0x5c
 800276a:	4b0c      	ldr	r3, [pc, #48]	@ (800279c <HAL_RCC_OscConfig+0x340>)
 800276c:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800276e:	4b0b      	ldr	r3, [pc, #44]	@ (800279c <HAL_RCC_OscConfig+0x340>)
 8002770:	2104      	movs	r1, #4
 8002772:	438a      	bics	r2, r1
 8002774:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	689b      	ldr	r3, [r3, #8]
 800277a:	2b00      	cmp	r3, #0
 800277c:	d028      	beq.n	80027d0 <HAL_RCC_OscConfig+0x374>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800277e:	f7fe fd0b 	bl	8001198 <HAL_GetTick>
 8002782:	0003      	movs	r3, r0
 8002784:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) == 0U)
 8002786:	e01d      	b.n	80027c4 <HAL_RCC_OscConfig+0x368>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002788:	f7fe fd06 	bl	8001198 <HAL_GetTick>
 800278c:	0002      	movs	r2, r0
 800278e:	693b      	ldr	r3, [r7, #16]
 8002790:	1ad3      	subs	r3, r2, r3
 8002792:	4a0b      	ldr	r2, [pc, #44]	@ (80027c0 <HAL_RCC_OscConfig+0x364>)
 8002794:	4293      	cmp	r3, r2
 8002796:	d915      	bls.n	80027c4 <HAL_RCC_OscConfig+0x368>
          {
            return HAL_TIMEOUT;
 8002798:	2303      	movs	r3, #3
 800279a:	e039      	b.n	8002810 <HAL_RCC_OscConfig+0x3b4>
 800279c:	40021000 	.word	0x40021000
 80027a0:	fffeffff 	.word	0xfffeffff
 80027a4:	fffbffff 	.word	0xfffbffff
 80027a8:	ffff80ff 	.word	0xffff80ff
 80027ac:	ffffc7ff 	.word	0xffffc7ff
 80027b0:	02dc6c00 	.word	0x02dc6c00
 80027b4:	20000000 	.word	0x20000000
 80027b8:	20000004 	.word	0x20000004
 80027bc:	fffffeff 	.word	0xfffffeff
 80027c0:	00001388 	.word	0x00001388
        while (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) == 0U)
 80027c4:	4b14      	ldr	r3, [pc, #80]	@ (8002818 <HAL_RCC_OscConfig+0x3bc>)
 80027c6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80027c8:	2202      	movs	r2, #2
 80027ca:	4013      	ands	r3, r2
 80027cc:	d0dc      	beq.n	8002788 <HAL_RCC_OscConfig+0x32c>
 80027ce:	e013      	b.n	80027f8 <HAL_RCC_OscConfig+0x39c>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80027d0:	f7fe fce2 	bl	8001198 <HAL_GetTick>
 80027d4:	0003      	movs	r3, r0
 80027d6:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) != 0U)
 80027d8:	e009      	b.n	80027ee <HAL_RCC_OscConfig+0x392>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80027da:	f7fe fcdd 	bl	8001198 <HAL_GetTick>
 80027de:	0002      	movs	r2, r0
 80027e0:	693b      	ldr	r3, [r7, #16]
 80027e2:	1ad3      	subs	r3, r2, r3
 80027e4:	4a0d      	ldr	r2, [pc, #52]	@ (800281c <HAL_RCC_OscConfig+0x3c0>)
 80027e6:	4293      	cmp	r3, r2
 80027e8:	d901      	bls.n	80027ee <HAL_RCC_OscConfig+0x392>
          {
            return HAL_TIMEOUT;
 80027ea:	2303      	movs	r3, #3
 80027ec:	e010      	b.n	8002810 <HAL_RCC_OscConfig+0x3b4>
        while (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) != 0U)
 80027ee:	4b0a      	ldr	r3, [pc, #40]	@ (8002818 <HAL_RCC_OscConfig+0x3bc>)
 80027f0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80027f2:	2202      	movs	r2, #2
 80027f4:	4013      	ands	r3, r2
 80027f6:	d1f0      	bne.n	80027da <HAL_RCC_OscConfig+0x37e>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 80027f8:	230f      	movs	r3, #15
 80027fa:	18fb      	adds	r3, r7, r3
 80027fc:	781b      	ldrb	r3, [r3, #0]
 80027fe:	2b01      	cmp	r3, #1
 8002800:	d105      	bne.n	800280e <HAL_RCC_OscConfig+0x3b2>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 8002802:	4b05      	ldr	r3, [pc, #20]	@ (8002818 <HAL_RCC_OscConfig+0x3bc>)
 8002804:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8002806:	4b04      	ldr	r3, [pc, #16]	@ (8002818 <HAL_RCC_OscConfig+0x3bc>)
 8002808:	4905      	ldr	r1, [pc, #20]	@ (8002820 <HAL_RCC_OscConfig+0x3c4>)
 800280a:	400a      	ands	r2, r1
 800280c:	63da      	str	r2, [r3, #60]	@ 0x3c
        }
      }
    }
  }
#endif /* RCC_CR_HSIUSB48ON */
  return HAL_OK;
 800280e:	2300      	movs	r3, #0
}
 8002810:	0018      	movs	r0, r3
 8002812:	46bd      	mov	sp, r7
 8002814:	b006      	add	sp, #24
 8002816:	bd80      	pop	{r7, pc}
 8002818:	40021000 	.word	0x40021000
 800281c:	00001388 	.word	0x00001388
 8002820:	efffffff 	.word	0xefffffff

08002824 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002824:	b580      	push	{r7, lr}
 8002826:	b084      	sub	sp, #16
 8002828:	af00      	add	r7, sp, #0
 800282a:	6078      	str	r0, [r7, #4]
 800282c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	2b00      	cmp	r3, #0
 8002832:	d101      	bne.n	8002838 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002834:	2301      	movs	r3, #1
 8002836:	e0df      	b.n	80029f8 <HAL_RCC_ClockConfig+0x1d4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002838:	4b71      	ldr	r3, [pc, #452]	@ (8002a00 <HAL_RCC_ClockConfig+0x1dc>)
 800283a:	681b      	ldr	r3, [r3, #0]
 800283c:	2207      	movs	r2, #7
 800283e:	4013      	ands	r3, r2
 8002840:	683a      	ldr	r2, [r7, #0]
 8002842:	429a      	cmp	r2, r3
 8002844:	d91e      	bls.n	8002884 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002846:	4b6e      	ldr	r3, [pc, #440]	@ (8002a00 <HAL_RCC_ClockConfig+0x1dc>)
 8002848:	681b      	ldr	r3, [r3, #0]
 800284a:	2207      	movs	r2, #7
 800284c:	4393      	bics	r3, r2
 800284e:	0019      	movs	r1, r3
 8002850:	4b6b      	ldr	r3, [pc, #428]	@ (8002a00 <HAL_RCC_ClockConfig+0x1dc>)
 8002852:	683a      	ldr	r2, [r7, #0]
 8002854:	430a      	orrs	r2, r1
 8002856:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8002858:	f7fe fc9e 	bl	8001198 <HAL_GetTick>
 800285c:	0003      	movs	r3, r0
 800285e:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8002860:	e009      	b.n	8002876 <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 8002862:	f7fe fc99 	bl	8001198 <HAL_GetTick>
 8002866:	0002      	movs	r2, r0
 8002868:	68fb      	ldr	r3, [r7, #12]
 800286a:	1ad3      	subs	r3, r2, r3
 800286c:	4a65      	ldr	r2, [pc, #404]	@ (8002a04 <HAL_RCC_ClockConfig+0x1e0>)
 800286e:	4293      	cmp	r3, r2
 8002870:	d901      	bls.n	8002876 <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 8002872:	2303      	movs	r3, #3
 8002874:	e0c0      	b.n	80029f8 <HAL_RCC_ClockConfig+0x1d4>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8002876:	4b62      	ldr	r3, [pc, #392]	@ (8002a00 <HAL_RCC_ClockConfig+0x1dc>)
 8002878:	681b      	ldr	r3, [r3, #0]
 800287a:	2207      	movs	r2, #7
 800287c:	4013      	ands	r3, r2
 800287e:	683a      	ldr	r2, [r7, #0]
 8002880:	429a      	cmp	r2, r3
 8002882:	d1ee      	bne.n	8002862 <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	681b      	ldr	r3, [r3, #0]
 8002888:	2202      	movs	r2, #2
 800288a:	4013      	ands	r3, r2
 800288c:	d017      	beq.n	80028be <HAL_RCC_ClockConfig+0x9a>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	681b      	ldr	r3, [r3, #0]
 8002892:	2204      	movs	r2, #4
 8002894:	4013      	ands	r3, r2
 8002896:	d008      	beq.n	80028aa <HAL_RCC_ClockConfig+0x86>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8002898:	4b5b      	ldr	r3, [pc, #364]	@ (8002a08 <HAL_RCC_ClockConfig+0x1e4>)
 800289a:	689b      	ldr	r3, [r3, #8]
 800289c:	4a5b      	ldr	r2, [pc, #364]	@ (8002a0c <HAL_RCC_ClockConfig+0x1e8>)
 800289e:	401a      	ands	r2, r3
 80028a0:	4b59      	ldr	r3, [pc, #356]	@ (8002a08 <HAL_RCC_ClockConfig+0x1e4>)
 80028a2:	21b0      	movs	r1, #176	@ 0xb0
 80028a4:	0109      	lsls	r1, r1, #4
 80028a6:	430a      	orrs	r2, r1
 80028a8:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80028aa:	4b57      	ldr	r3, [pc, #348]	@ (8002a08 <HAL_RCC_ClockConfig+0x1e4>)
 80028ac:	689b      	ldr	r3, [r3, #8]
 80028ae:	4a58      	ldr	r2, [pc, #352]	@ (8002a10 <HAL_RCC_ClockConfig+0x1ec>)
 80028b0:	4013      	ands	r3, r2
 80028b2:	0019      	movs	r1, r3
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	68da      	ldr	r2, [r3, #12]
 80028b8:	4b53      	ldr	r3, [pc, #332]	@ (8002a08 <HAL_RCC_ClockConfig+0x1e4>)
 80028ba:	430a      	orrs	r2, r1
 80028bc:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	681b      	ldr	r3, [r3, #0]
 80028c2:	2201      	movs	r2, #1
 80028c4:	4013      	ands	r3, r2
 80028c6:	d04b      	beq.n	8002960 <HAL_RCC_ClockConfig+0x13c>
#if defined(RCC_CR_SYSDIV)
    MODIFY_REG(RCC->CR, RCC_CR_SYSDIV, RCC_ClkInitStruct->SYSCLKDivider);
#endif /* RCC_CR_SYSDIV */

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	685b      	ldr	r3, [r3, #4]
 80028cc:	2b01      	cmp	r3, #1
 80028ce:	d107      	bne.n	80028e0 <HAL_RCC_ClockConfig+0xbc>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80028d0:	4b4d      	ldr	r3, [pc, #308]	@ (8002a08 <HAL_RCC_ClockConfig+0x1e4>)
 80028d2:	681a      	ldr	r2, [r3, #0]
 80028d4:	2380      	movs	r3, #128	@ 0x80
 80028d6:	029b      	lsls	r3, r3, #10
 80028d8:	4013      	ands	r3, r2
 80028da:	d11f      	bne.n	800291c <HAL_RCC_ClockConfig+0xf8>
      {
        return HAL_ERROR;
 80028dc:	2301      	movs	r3, #1
 80028de:	e08b      	b.n	80029f8 <HAL_RCC_ClockConfig+0x1d4>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	685b      	ldr	r3, [r3, #4]
 80028e4:	2b00      	cmp	r3, #0
 80028e6:	d107      	bne.n	80028f8 <HAL_RCC_ClockConfig+0xd4>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80028e8:	4b47      	ldr	r3, [pc, #284]	@ (8002a08 <HAL_RCC_ClockConfig+0x1e4>)
 80028ea:	681a      	ldr	r2, [r3, #0]
 80028ec:	2380      	movs	r3, #128	@ 0x80
 80028ee:	00db      	lsls	r3, r3, #3
 80028f0:	4013      	ands	r3, r2
 80028f2:	d113      	bne.n	800291c <HAL_RCC_ClockConfig+0xf8>
      {
        return HAL_ERROR;
 80028f4:	2301      	movs	r3, #1
 80028f6:	e07f      	b.n	80029f8 <HAL_RCC_ClockConfig+0x1d4>
        return HAL_ERROR;
      }
    }
#endif /* RCC_HSI48_SUPPORT */
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	685b      	ldr	r3, [r3, #4]
 80028fc:	2b03      	cmp	r3, #3
 80028fe:	d106      	bne.n	800290e <HAL_RCC_ClockConfig+0xea>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR2, RCC_CSR2_LSIRDY) == 0U)
 8002900:	4b41      	ldr	r3, [pc, #260]	@ (8002a08 <HAL_RCC_ClockConfig+0x1e4>)
 8002902:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002904:	2202      	movs	r2, #2
 8002906:	4013      	ands	r3, r2
 8002908:	d108      	bne.n	800291c <HAL_RCC_ClockConfig+0xf8>
      {
        return HAL_ERROR;
 800290a:	2301      	movs	r3, #1
 800290c:	e074      	b.n	80029f8 <HAL_RCC_ClockConfig+0x1d4>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) == 0U)
 800290e:	4b3e      	ldr	r3, [pc, #248]	@ (8002a08 <HAL_RCC_ClockConfig+0x1e4>)
 8002910:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002912:	2202      	movs	r2, #2
 8002914:	4013      	ands	r3, r2
 8002916:	d101      	bne.n	800291c <HAL_RCC_ClockConfig+0xf8>
      {
        return HAL_ERROR;
 8002918:	2301      	movs	r3, #1
 800291a:	e06d      	b.n	80029f8 <HAL_RCC_ClockConfig+0x1d4>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800291c:	4b3a      	ldr	r3, [pc, #232]	@ (8002a08 <HAL_RCC_ClockConfig+0x1e4>)
 800291e:	689b      	ldr	r3, [r3, #8]
 8002920:	2207      	movs	r2, #7
 8002922:	4393      	bics	r3, r2
 8002924:	0019      	movs	r1, r3
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	685a      	ldr	r2, [r3, #4]
 800292a:	4b37      	ldr	r3, [pc, #220]	@ (8002a08 <HAL_RCC_ClockConfig+0x1e4>)
 800292c:	430a      	orrs	r2, r1
 800292e:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002930:	f7fe fc32 	bl	8001198 <HAL_GetTick>
 8002934:	0003      	movs	r3, r0
 8002936:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002938:	e009      	b.n	800294e <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 800293a:	f7fe fc2d 	bl	8001198 <HAL_GetTick>
 800293e:	0002      	movs	r2, r0
 8002940:	68fb      	ldr	r3, [r7, #12]
 8002942:	1ad3      	subs	r3, r2, r3
 8002944:	4a2f      	ldr	r2, [pc, #188]	@ (8002a04 <HAL_RCC_ClockConfig+0x1e0>)
 8002946:	4293      	cmp	r3, r2
 8002948:	d901      	bls.n	800294e <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 800294a:	2303      	movs	r3, #3
 800294c:	e054      	b.n	80029f8 <HAL_RCC_ClockConfig+0x1d4>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800294e:	4b2e      	ldr	r3, [pc, #184]	@ (8002a08 <HAL_RCC_ClockConfig+0x1e4>)
 8002950:	689b      	ldr	r3, [r3, #8]
 8002952:	2238      	movs	r2, #56	@ 0x38
 8002954:	401a      	ands	r2, r3
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	685b      	ldr	r3, [r3, #4]
 800295a:	00db      	lsls	r3, r3, #3
 800295c:	429a      	cmp	r2, r3
 800295e:	d1ec      	bne.n	800293a <HAL_RCC_ClockConfig+0x116>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002960:	4b27      	ldr	r3, [pc, #156]	@ (8002a00 <HAL_RCC_ClockConfig+0x1dc>)
 8002962:	681b      	ldr	r3, [r3, #0]
 8002964:	2207      	movs	r2, #7
 8002966:	4013      	ands	r3, r2
 8002968:	683a      	ldr	r2, [r7, #0]
 800296a:	429a      	cmp	r2, r3
 800296c:	d21e      	bcs.n	80029ac <HAL_RCC_ClockConfig+0x188>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800296e:	4b24      	ldr	r3, [pc, #144]	@ (8002a00 <HAL_RCC_ClockConfig+0x1dc>)
 8002970:	681b      	ldr	r3, [r3, #0]
 8002972:	2207      	movs	r2, #7
 8002974:	4393      	bics	r3, r2
 8002976:	0019      	movs	r1, r3
 8002978:	4b21      	ldr	r3, [pc, #132]	@ (8002a00 <HAL_RCC_ClockConfig+0x1dc>)
 800297a:	683a      	ldr	r2, [r7, #0]
 800297c:	430a      	orrs	r2, r1
 800297e:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8002980:	f7fe fc0a 	bl	8001198 <HAL_GetTick>
 8002984:	0003      	movs	r3, r0
 8002986:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8002988:	e009      	b.n	800299e <HAL_RCC_ClockConfig+0x17a>
    {
      if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 800298a:	f7fe fc05 	bl	8001198 <HAL_GetTick>
 800298e:	0002      	movs	r2, r0
 8002990:	68fb      	ldr	r3, [r7, #12]
 8002992:	1ad3      	subs	r3, r2, r3
 8002994:	4a1b      	ldr	r2, [pc, #108]	@ (8002a04 <HAL_RCC_ClockConfig+0x1e0>)
 8002996:	4293      	cmp	r3, r2
 8002998:	d901      	bls.n	800299e <HAL_RCC_ClockConfig+0x17a>
      {
        return HAL_TIMEOUT;
 800299a:	2303      	movs	r3, #3
 800299c:	e02c      	b.n	80029f8 <HAL_RCC_ClockConfig+0x1d4>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800299e:	4b18      	ldr	r3, [pc, #96]	@ (8002a00 <HAL_RCC_ClockConfig+0x1dc>)
 80029a0:	681b      	ldr	r3, [r3, #0]
 80029a2:	2207      	movs	r2, #7
 80029a4:	4013      	ands	r3, r2
 80029a6:	683a      	ldr	r2, [r7, #0]
 80029a8:	429a      	cmp	r2, r3
 80029aa:	d1ee      	bne.n	800298a <HAL_RCC_ClockConfig+0x166>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	681b      	ldr	r3, [r3, #0]
 80029b0:	2204      	movs	r2, #4
 80029b2:	4013      	ands	r3, r2
 80029b4:	d009      	beq.n	80029ca <HAL_RCC_ClockConfig+0x1a6>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 80029b6:	4b14      	ldr	r3, [pc, #80]	@ (8002a08 <HAL_RCC_ClockConfig+0x1e4>)
 80029b8:	689b      	ldr	r3, [r3, #8]
 80029ba:	4a16      	ldr	r2, [pc, #88]	@ (8002a14 <HAL_RCC_ClockConfig+0x1f0>)
 80029bc:	4013      	ands	r3, r2
 80029be:	0019      	movs	r1, r3
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	691a      	ldr	r2, [r3, #16]
 80029c4:	4b10      	ldr	r3, [pc, #64]	@ (8002a08 <HAL_RCC_ClockConfig+0x1e4>)
 80029c6:	430a      	orrs	r2, r1
 80029c8:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) \
 80029ca:	f000 f82b 	bl	8002a24 <HAL_RCC_GetSysClockFreq>
 80029ce:	0001      	movs	r1, r0
 80029d0:	4b0d      	ldr	r3, [pc, #52]	@ (8002a08 <HAL_RCC_ClockConfig+0x1e4>)
 80029d2:	689b      	ldr	r3, [r3, #8]
                                                                  >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 80029d4:	0a1b      	lsrs	r3, r3, #8
 80029d6:	220f      	movs	r2, #15
 80029d8:	401a      	ands	r2, r3
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) \
 80029da:	4b0f      	ldr	r3, [pc, #60]	@ (8002a18 <HAL_RCC_ClockConfig+0x1f4>)
 80029dc:	0092      	lsls	r2, r2, #2
 80029de:	58d3      	ldr	r3, [r2, r3]
                                                                  >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 80029e0:	221f      	movs	r2, #31
 80029e2:	4013      	ands	r3, r2
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) \
 80029e4:	000a      	movs	r2, r1
 80029e6:	40da      	lsrs	r2, r3
 80029e8:	4b0c      	ldr	r3, [pc, #48]	@ (8002a1c <HAL_RCC_ClockConfig+0x1f8>)
 80029ea:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 80029ec:	4b0c      	ldr	r3, [pc, #48]	@ (8002a20 <HAL_RCC_ClockConfig+0x1fc>)
 80029ee:	681b      	ldr	r3, [r3, #0]
 80029f0:	0018      	movs	r0, r3
 80029f2:	f7fe fb75 	bl	80010e0 <HAL_InitTick>
 80029f6:	0003      	movs	r3, r0
}
 80029f8:	0018      	movs	r0, r3
 80029fa:	46bd      	mov	sp, r7
 80029fc:	b004      	add	sp, #16
 80029fe:	bd80      	pop	{r7, pc}
 8002a00:	40022000 	.word	0x40022000
 8002a04:	00001388 	.word	0x00001388
 8002a08:	40021000 	.word	0x40021000
 8002a0c:	ffff84ff 	.word	0xffff84ff
 8002a10:	fffff0ff 	.word	0xfffff0ff
 8002a14:	ffff8fff 	.word	0xffff8fff
 8002a18:	08005b0c 	.word	0x08005b0c
 8002a1c:	20000000 	.word	0x20000000
 8002a20:	20000004 	.word	0x20000004

08002a24 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002a24:	b580      	push	{r7, lr}
 8002a26:	b082      	sub	sp, #8
 8002a28:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;
#if defined(RCC_CR_SYSDIV)
  uint32_t sysclockdiv = (uint32_t)(((RCC->CR & RCC_CR_SYSDIV) >> RCC_CR_SYSDIV_Pos) + 1U);
#endif /* RCC_CR_SYSDIV */

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8002a2a:	4b1c      	ldr	r3, [pc, #112]	@ (8002a9c <HAL_RCC_GetSysClockFreq+0x78>)
 8002a2c:	689b      	ldr	r3, [r3, #8]
 8002a2e:	2238      	movs	r2, #56	@ 0x38
 8002a30:	4013      	ands	r3, r2
 8002a32:	d10f      	bne.n	8002a54 <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI48 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 8002a34:	4b19      	ldr	r3, [pc, #100]	@ (8002a9c <HAL_RCC_GetSysClockFreq+0x78>)
 8002a36:	681b      	ldr	r3, [r3, #0]
 8002a38:	0adb      	lsrs	r3, r3, #11
 8002a3a:	2207      	movs	r2, #7
 8002a3c:	4013      	ands	r3, r2
 8002a3e:	2201      	movs	r2, #1
 8002a40:	409a      	lsls	r2, r3
 8002a42:	0013      	movs	r3, r2
 8002a44:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 8002a46:	6839      	ldr	r1, [r7, #0]
 8002a48:	4815      	ldr	r0, [pc, #84]	@ (8002aa0 <HAL_RCC_GetSysClockFreq+0x7c>)
 8002a4a:	f7fd fb6f 	bl	800012c <__udivsi3>
 8002a4e:	0003      	movs	r3, r0
 8002a50:	607b      	str	r3, [r7, #4]
 8002a52:	e01e      	b.n	8002a92 <HAL_RCC_GetSysClockFreq+0x6e>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8002a54:	4b11      	ldr	r3, [pc, #68]	@ (8002a9c <HAL_RCC_GetSysClockFreq+0x78>)
 8002a56:	689b      	ldr	r3, [r3, #8]
 8002a58:	2238      	movs	r2, #56	@ 0x38
 8002a5a:	4013      	ands	r3, r2
 8002a5c:	2b08      	cmp	r3, #8
 8002a5e:	d102      	bne.n	8002a66 <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8002a60:	4b0f      	ldr	r3, [pc, #60]	@ (8002aa0 <HAL_RCC_GetSysClockFreq+0x7c>)
 8002a62:	607b      	str	r3, [r7, #4]
 8002a64:	e015      	b.n	8002a92 <HAL_RCC_GetSysClockFreq+0x6e>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_LSE)
 8002a66:	4b0d      	ldr	r3, [pc, #52]	@ (8002a9c <HAL_RCC_GetSysClockFreq+0x78>)
 8002a68:	689b      	ldr	r3, [r3, #8]
 8002a6a:	2238      	movs	r2, #56	@ 0x38
 8002a6c:	4013      	ands	r3, r2
 8002a6e:	2b20      	cmp	r3, #32
 8002a70:	d103      	bne.n	8002a7a <HAL_RCC_GetSysClockFreq+0x56>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 8002a72:	2380      	movs	r3, #128	@ 0x80
 8002a74:	021b      	lsls	r3, r3, #8
 8002a76:	607b      	str	r3, [r7, #4]
 8002a78:	e00b      	b.n	8002a92 <HAL_RCC_GetSysClockFreq+0x6e>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_LSI)
 8002a7a:	4b08      	ldr	r3, [pc, #32]	@ (8002a9c <HAL_RCC_GetSysClockFreq+0x78>)
 8002a7c:	689b      	ldr	r3, [r3, #8]
 8002a7e:	2238      	movs	r2, #56	@ 0x38
 8002a80:	4013      	ands	r3, r2
 8002a82:	2b18      	cmp	r3, #24
 8002a84:	d103      	bne.n	8002a8e <HAL_RCC_GetSysClockFreq+0x6a>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 8002a86:	23fa      	movs	r3, #250	@ 0xfa
 8002a88:	01db      	lsls	r3, r3, #7
 8002a8a:	607b      	str	r3, [r7, #4]
 8002a8c:	e001      	b.n	8002a92 <HAL_RCC_GetSysClockFreq+0x6e>
    sysclockfreq = HSI48_VALUE;
  }
#endif /* RCC_HSI48_SUPPORT */
  else
  {
    sysclockfreq = 0U;
 8002a8e:	2300      	movs	r3, #0
 8002a90:	607b      	str	r3, [r7, #4]
  }
#if defined(RCC_CR_SYSDIV)
  sysclockfreq = sysclockfreq / sysclockdiv;
#endif /* RCC_CR_SYSDIV */
  return sysclockfreq;
 8002a92:	687b      	ldr	r3, [r7, #4]
}
 8002a94:	0018      	movs	r0, r3
 8002a96:	46bd      	mov	sp, r7
 8002a98:	b002      	add	sp, #8
 8002a9a:	bd80      	pop	{r7, pc}
 8002a9c:	40021000 	.word	0x40021000
 8002aa0:	02dc6c00 	.word	0x02dc6c00

08002aa4 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002aa4:	b580      	push	{r7, lr}
 8002aa6:	af00      	add	r7, sp, #0
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) \
 8002aa8:	f7ff ffbc 	bl	8002a24 <HAL_RCC_GetSysClockFreq>
 8002aac:	0001      	movs	r1, r0
 8002aae:	4b09      	ldr	r3, [pc, #36]	@ (8002ad4 <HAL_RCC_GetHCLKFreq+0x30>)
 8002ab0:	689b      	ldr	r3, [r3, #8]
                                                                  >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 8002ab2:	0a1b      	lsrs	r3, r3, #8
 8002ab4:	220f      	movs	r2, #15
 8002ab6:	401a      	ands	r2, r3
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) \
 8002ab8:	4b07      	ldr	r3, [pc, #28]	@ (8002ad8 <HAL_RCC_GetHCLKFreq+0x34>)
 8002aba:	0092      	lsls	r2, r2, #2
 8002abc:	58d3      	ldr	r3, [r2, r3]
                                                                  >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 8002abe:	221f      	movs	r2, #31
 8002ac0:	4013      	ands	r3, r2
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) \
 8002ac2:	000a      	movs	r2, r1
 8002ac4:	40da      	lsrs	r2, r3
 8002ac6:	4b05      	ldr	r3, [pc, #20]	@ (8002adc <HAL_RCC_GetHCLKFreq+0x38>)
 8002ac8:	601a      	str	r2, [r3, #0]
  return SystemCoreClock;
 8002aca:	4b04      	ldr	r3, [pc, #16]	@ (8002adc <HAL_RCC_GetHCLKFreq+0x38>)
 8002acc:	681b      	ldr	r3, [r3, #0]
}
 8002ace:	0018      	movs	r0, r3
 8002ad0:	46bd      	mov	sp, r7
 8002ad2:	bd80      	pop	{r7, pc}
 8002ad4:	40021000 	.word	0x40021000
 8002ad8:	08005b0c 	.word	0x08005b0c
 8002adc:	20000000 	.word	0x20000000

08002ae0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002ae0:	b580      	push	{r7, lr}
 8002ae2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE) >> RCC_CFGR_PPRE_Pos]) & 0x1FU));
 8002ae4:	f7ff ffde 	bl	8002aa4 <HAL_RCC_GetHCLKFreq>
 8002ae8:	0001      	movs	r1, r0
 8002aea:	4b07      	ldr	r3, [pc, #28]	@ (8002b08 <HAL_RCC_GetPCLK1Freq+0x28>)
 8002aec:	689b      	ldr	r3, [r3, #8]
 8002aee:	0b1b      	lsrs	r3, r3, #12
 8002af0:	2207      	movs	r2, #7
 8002af2:	401a      	ands	r2, r3
 8002af4:	4b05      	ldr	r3, [pc, #20]	@ (8002b0c <HAL_RCC_GetPCLK1Freq+0x2c>)
 8002af6:	0092      	lsls	r2, r2, #2
 8002af8:	58d3      	ldr	r3, [r2, r3]
 8002afa:	221f      	movs	r2, #31
 8002afc:	4013      	ands	r3, r2
 8002afe:	40d9      	lsrs	r1, r3
 8002b00:	000b      	movs	r3, r1
}
 8002b02:	0018      	movs	r0, r3
 8002b04:	46bd      	mov	sp, r7
 8002b06:	bd80      	pop	{r7, pc}
 8002b08:	40021000 	.word	0x40021000
 8002b0c:	08005b4c 	.word	0x08005b4c

08002b10 <HAL_RCCEx_PeriphCLKConfig>:
  * @note (*) not available on all devices
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(const RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002b10:	b580      	push	{r7, lr}
 8002b12:	b086      	sub	sp, #24
 8002b14:	af00      	add	r7, sp, #0
 8002b16:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret    = HAL_OK;   /* Intermediate status */
 8002b18:	2313      	movs	r3, #19
 8002b1a:	18fb      	adds	r3, r7, r3
 8002b1c:	2200      	movs	r2, #0
 8002b1e:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8002b20:	2312      	movs	r3, #18
 8002b22:	18fb      	adds	r3, r7, r3
 8002b24:	2200      	movs	r2, #0
 8002b26:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	681b      	ldr	r3, [r3, #0]
 8002b2c:	2240      	movs	r2, #64	@ 0x40
 8002b2e:	4013      	ands	r3, r2
 8002b30:	d100      	bne.n	8002b34 <HAL_RCCEx_PeriphCLKConfig+0x24>
 8002b32:	e079      	b.n	8002c28 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002b34:	2011      	movs	r0, #17
 8002b36:	183b      	adds	r3, r7, r0
 8002b38:	2200      	movs	r2, #0
 8002b3a:	701a      	strb	r2, [r3, #0]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002b3c:	4b63      	ldr	r3, [pc, #396]	@ (8002ccc <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8002b3e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8002b40:	2380      	movs	r3, #128	@ 0x80
 8002b42:	055b      	lsls	r3, r3, #21
 8002b44:	4013      	ands	r3, r2
 8002b46:	d110      	bne.n	8002b6a <HAL_RCCEx_PeriphCLKConfig+0x5a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002b48:	4b60      	ldr	r3, [pc, #384]	@ (8002ccc <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8002b4a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8002b4c:	4b5f      	ldr	r3, [pc, #380]	@ (8002ccc <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8002b4e:	2180      	movs	r1, #128	@ 0x80
 8002b50:	0549      	lsls	r1, r1, #21
 8002b52:	430a      	orrs	r2, r1
 8002b54:	63da      	str	r2, [r3, #60]	@ 0x3c
 8002b56:	4b5d      	ldr	r3, [pc, #372]	@ (8002ccc <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8002b58:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8002b5a:	2380      	movs	r3, #128	@ 0x80
 8002b5c:	055b      	lsls	r3, r3, #21
 8002b5e:	4013      	ands	r3, r2
 8002b60:	60bb      	str	r3, [r7, #8]
 8002b62:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002b64:	183b      	adds	r3, r7, r0
 8002b66:	2201      	movs	r2, #1
 8002b68:	701a      	strb	r2, [r3, #0]
    }


    /* Reset the RTC domain only if the RTC Clock source selection is modified from default */
    tmpregister = READ_BIT(RCC->CSR1, RCC_CSR1_RTCSEL);
 8002b6a:	4b58      	ldr	r3, [pc, #352]	@ (8002ccc <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8002b6c:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8002b6e:	23c0      	movs	r3, #192	@ 0xc0
 8002b70:	009b      	lsls	r3, r3, #2
 8002b72:	4013      	ands	r3, r2
 8002b74:	617b      	str	r3, [r7, #20]

    /* Reset the RTC domain only if the RTC Clock source selection is modified */
    if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8002b76:	697b      	ldr	r3, [r7, #20]
 8002b78:	2b00      	cmp	r3, #0
 8002b7a:	d019      	beq.n	8002bb0 <HAL_RCCEx_PeriphCLKConfig+0xa0>
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	699b      	ldr	r3, [r3, #24]
 8002b80:	697a      	ldr	r2, [r7, #20]
 8002b82:	429a      	cmp	r2, r3
 8002b84:	d014      	beq.n	8002bb0 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    {
      /* Store the content of CSR1 register before the reset of RTC Domain */
      tmpregister = READ_BIT(RCC->CSR1, ~(RCC_CSR1_RTCSEL));
 8002b86:	4b51      	ldr	r3, [pc, #324]	@ (8002ccc <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8002b88:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002b8a:	4a51      	ldr	r2, [pc, #324]	@ (8002cd0 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8002b8c:	4013      	ands	r3, r2
 8002b8e:	617b      	str	r3, [r7, #20]
      /* RTC Clock selection can be changed only if the RTC Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8002b90:	4b4e      	ldr	r3, [pc, #312]	@ (8002ccc <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8002b92:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8002b94:	4b4d      	ldr	r3, [pc, #308]	@ (8002ccc <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8002b96:	2180      	movs	r1, #128	@ 0x80
 8002b98:	0249      	lsls	r1, r1, #9
 8002b9a:	430a      	orrs	r2, r1
 8002b9c:	65da      	str	r2, [r3, #92]	@ 0x5c
      __HAL_RCC_BACKUPRESET_RELEASE();
 8002b9e:	4b4b      	ldr	r3, [pc, #300]	@ (8002ccc <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8002ba0:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8002ba2:	4b4a      	ldr	r3, [pc, #296]	@ (8002ccc <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8002ba4:	494b      	ldr	r1, [pc, #300]	@ (8002cd4 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8002ba6:	400a      	ands	r2, r1
 8002ba8:	65da      	str	r2, [r3, #92]	@ 0x5c
      /* Restore the Content of CSR1 register */
      RCC->CSR1 = tmpregister;
 8002baa:	4b48      	ldr	r3, [pc, #288]	@ (8002ccc <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8002bac:	697a      	ldr	r2, [r7, #20]
 8002bae:	65da      	str	r2, [r3, #92]	@ 0x5c
    }

    /* Wait for LSE reactivation if LSE was enable prior to RTC Domain reset */
    if (HAL_IS_BIT_SET(tmpregister, RCC_CSR1_LSEON))
 8002bb0:	697b      	ldr	r3, [r7, #20]
 8002bb2:	2201      	movs	r2, #1
 8002bb4:	4013      	ands	r3, r2
 8002bb6:	d016      	beq.n	8002be6 <HAL_RCCEx_PeriphCLKConfig+0xd6>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002bb8:	f7fe faee 	bl	8001198 <HAL_GetTick>
 8002bbc:	0003      	movs	r3, r0
 8002bbe:	60fb      	str	r3, [r7, #12]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) == 0U)
 8002bc0:	e00c      	b.n	8002bdc <HAL_RCCEx_PeriphCLKConfig+0xcc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002bc2:	f7fe fae9 	bl	8001198 <HAL_GetTick>
 8002bc6:	0002      	movs	r2, r0
 8002bc8:	68fb      	ldr	r3, [r7, #12]
 8002bca:	1ad3      	subs	r3, r2, r3
 8002bcc:	4a42      	ldr	r2, [pc, #264]	@ (8002cd8 <HAL_RCCEx_PeriphCLKConfig+0x1c8>)
 8002bce:	4293      	cmp	r3, r2
 8002bd0:	d904      	bls.n	8002bdc <HAL_RCCEx_PeriphCLKConfig+0xcc>
        {
          ret = HAL_TIMEOUT;
 8002bd2:	2313      	movs	r3, #19
 8002bd4:	18fb      	adds	r3, r7, r3
 8002bd6:	2203      	movs	r2, #3
 8002bd8:	701a      	strb	r2, [r3, #0]
          break;
 8002bda:	e004      	b.n	8002be6 <HAL_RCCEx_PeriphCLKConfig+0xd6>
      while (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) == 0U)
 8002bdc:	4b3b      	ldr	r3, [pc, #236]	@ (8002ccc <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8002bde:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002be0:	2202      	movs	r2, #2
 8002be2:	4013      	ands	r3, r2
 8002be4:	d0ed      	beq.n	8002bc2 <HAL_RCCEx_PeriphCLKConfig+0xb2>
        }
      }
    }

    if (ret == HAL_OK)
 8002be6:	2313      	movs	r3, #19
 8002be8:	18fb      	adds	r3, r7, r3
 8002bea:	781b      	ldrb	r3, [r3, #0]
 8002bec:	2b00      	cmp	r3, #0
 8002bee:	d10a      	bne.n	8002c06 <HAL_RCCEx_PeriphCLKConfig+0xf6>
    {
      /* Apply new RTC clock source selection */
      __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002bf0:	4b36      	ldr	r3, [pc, #216]	@ (8002ccc <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8002bf2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002bf4:	4a36      	ldr	r2, [pc, #216]	@ (8002cd0 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8002bf6:	4013      	ands	r3, r2
 8002bf8:	0019      	movs	r1, r3
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	699a      	ldr	r2, [r3, #24]
 8002bfe:	4b33      	ldr	r3, [pc, #204]	@ (8002ccc <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8002c00:	430a      	orrs	r2, r1
 8002c02:	65da      	str	r2, [r3, #92]	@ 0x5c
 8002c04:	e005      	b.n	8002c12 <HAL_RCCEx_PeriphCLKConfig+0x102>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002c06:	2312      	movs	r3, #18
 8002c08:	18fb      	adds	r3, r7, r3
 8002c0a:	2213      	movs	r2, #19
 8002c0c:	18ba      	adds	r2, r7, r2
 8002c0e:	7812      	ldrb	r2, [r2, #0]
 8002c10:	701a      	strb	r2, [r3, #0]
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8002c12:	2311      	movs	r3, #17
 8002c14:	18fb      	adds	r3, r7, r3
 8002c16:	781b      	ldrb	r3, [r3, #0]
 8002c18:	2b01      	cmp	r3, #1
 8002c1a:	d105      	bne.n	8002c28 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002c1c:	4b2b      	ldr	r3, [pc, #172]	@ (8002ccc <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8002c1e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8002c20:	4b2a      	ldr	r3, [pc, #168]	@ (8002ccc <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8002c22:	492e      	ldr	r1, [pc, #184]	@ (8002cdc <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8002c24:	400a      	ands	r2, r1
 8002c26:	63da      	str	r2, [r3, #60]	@ 0x3c
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	681b      	ldr	r3, [r3, #0]
 8002c2c:	2201      	movs	r2, #1
 8002c2e:	4013      	ands	r3, r2
 8002c30:	d009      	beq.n	8002c46 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002c32:	4b26      	ldr	r3, [pc, #152]	@ (8002ccc <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8002c34:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002c36:	2203      	movs	r2, #3
 8002c38:	4393      	bics	r3, r2
 8002c3a:	0019      	movs	r1, r3
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	689a      	ldr	r2, [r3, #8]
 8002c40:	4b22      	ldr	r3, [pc, #136]	@ (8002ccc <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8002c42:	430a      	orrs	r2, r1
 8002c44:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	681b      	ldr	r3, [r3, #0]
 8002c4a:	2202      	movs	r2, #2
 8002c4c:	4013      	ands	r3, r2
 8002c4e:	d009      	beq.n	8002c64 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002c50:	4b1e      	ldr	r3, [pc, #120]	@ (8002ccc <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8002c52:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002c54:	4a22      	ldr	r2, [pc, #136]	@ (8002ce0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002c56:	4013      	ands	r3, r2
 8002c58:	0019      	movs	r1, r3
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	68da      	ldr	r2, [r3, #12]
 8002c5e:	4b1b      	ldr	r3, [pc, #108]	@ (8002ccc <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8002c60:	430a      	orrs	r2, r1
 8002c62:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	681b      	ldr	r3, [r3, #0]
 8002c68:	2220      	movs	r2, #32
 8002c6a:	4013      	ands	r3, r2
 8002c6c:	d008      	beq.n	8002c80 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8002c6e:	4b17      	ldr	r3, [pc, #92]	@ (8002ccc <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8002c70:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002c72:	009b      	lsls	r3, r3, #2
 8002c74:	0899      	lsrs	r1, r3, #2
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	695a      	ldr	r2, [r3, #20]
 8002c7a:	4b14      	ldr	r3, [pc, #80]	@ (8002ccc <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8002c7c:	430a      	orrs	r2, r1
 8002c7e:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_RCC_FDCAN1_CONFIG(PeriphClkInit->Fdcan1ClockSelection);

  }
#endif /* FDCAN1 */
  /*-------------------------- I2S1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1)
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	681b      	ldr	r3, [r3, #0]
 8002c84:	2204      	movs	r2, #4
 8002c86:	4013      	ands	r3, r2
 8002c88:	d009      	beq.n	8002c9e <HAL_RCCEx_PeriphCLKConfig+0x18e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S1CLKSOURCE(PeriphClkInit->I2s1ClockSelection));

    /* Configure the I2S1 clock source */
    __HAL_RCC_I2S1_CONFIG(PeriphClkInit->I2s1ClockSelection);
 8002c8a:	4b10      	ldr	r3, [pc, #64]	@ (8002ccc <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8002c8c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002c8e:	4a15      	ldr	r2, [pc, #84]	@ (8002ce4 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8002c90:	4013      	ands	r3, r2
 8002c92:	0019      	movs	r1, r3
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	691a      	ldr	r2, [r3, #16]
 8002c98:	4b0c      	ldr	r3, [pc, #48]	@ (8002ccc <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8002c9a:	430a      	orrs	r2, r1
 8002c9c:	655a      	str	r2, [r3, #84]	@ 0x54
  }
  /*------------------------------------ HSI Kernel clock source configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HSIKER) == RCC_PERIPHCLK_HSIKER)
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	681b      	ldr	r3, [r3, #0]
 8002ca2:	2280      	movs	r2, #128	@ 0x80
 8002ca4:	4013      	ands	r3, r2
 8002ca6:	d009      	beq.n	8002cbc <HAL_RCCEx_PeriphCLKConfig+0x1ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSIKERDIV(PeriphClkInit->HSIKerClockDivider));

    /* Configure the HSI Kernel clock source Divider */
    __HAL_RCC_HSIKER_CONFIG(PeriphClkInit->HSIKerClockDivider);
 8002ca8:	4b08      	ldr	r3, [pc, #32]	@ (8002ccc <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8002caa:	681b      	ldr	r3, [r3, #0]
 8002cac:	22e0      	movs	r2, #224	@ 0xe0
 8002cae:	4393      	bics	r3, r2
 8002cb0:	0019      	movs	r1, r3
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	685a      	ldr	r2, [r3, #4]
 8002cb6:	4b05      	ldr	r3, [pc, #20]	@ (8002ccc <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8002cb8:	430a      	orrs	r2, r1
 8002cba:	601a      	str	r2, [r3, #0]
  }
  return status;
 8002cbc:	2312      	movs	r3, #18
 8002cbe:	18fb      	adds	r3, r7, r3
 8002cc0:	781b      	ldrb	r3, [r3, #0]
}
 8002cc2:	0018      	movs	r0, r3
 8002cc4:	46bd      	mov	sp, r7
 8002cc6:	b006      	add	sp, #24
 8002cc8:	bd80      	pop	{r7, pc}
 8002cca:	46c0      	nop			@ (mov r8, r8)
 8002ccc:	40021000 	.word	0x40021000
 8002cd0:	fffffcff 	.word	0xfffffcff
 8002cd4:	fffeffff 	.word	0xfffeffff
 8002cd8:	00001388 	.word	0x00001388
 8002cdc:	efffffff 	.word	0xefffffff
 8002ce0:	ffffcfff 	.word	0xffffcfff
 8002ce4:	ffff3fff 	.word	0xffff3fff

08002ce8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002ce8:	b580      	push	{r7, lr}
 8002cea:	b082      	sub	sp, #8
 8002cec:	af00      	add	r7, sp, #0
 8002cee:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	2b00      	cmp	r3, #0
 8002cf4:	d101      	bne.n	8002cfa <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002cf6:	2301      	movs	r3, #1
 8002cf8:	e04a      	b.n	8002d90 <HAL_TIM_Base_Init+0xa8>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	223d      	movs	r2, #61	@ 0x3d
 8002cfe:	5c9b      	ldrb	r3, [r3, r2]
 8002d00:	b2db      	uxtb	r3, r3
 8002d02:	2b00      	cmp	r3, #0
 8002d04:	d107      	bne.n	8002d16 <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	223c      	movs	r2, #60	@ 0x3c
 8002d0a:	2100      	movs	r1, #0
 8002d0c:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	0018      	movs	r0, r3
 8002d12:	f7fe f869 	bl	8000de8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	223d      	movs	r2, #61	@ 0x3d
 8002d1a:	2102      	movs	r1, #2
 8002d1c:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	681a      	ldr	r2, [r3, #0]
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	3304      	adds	r3, #4
 8002d26:	0019      	movs	r1, r3
 8002d28:	0010      	movs	r0, r2
 8002d2a:	f000 faf5 	bl	8003318 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	2248      	movs	r2, #72	@ 0x48
 8002d32:	2101      	movs	r1, #1
 8002d34:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	223e      	movs	r2, #62	@ 0x3e
 8002d3a:	2101      	movs	r1, #1
 8002d3c:	5499      	strb	r1, [r3, r2]
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	223f      	movs	r2, #63	@ 0x3f
 8002d42:	2101      	movs	r1, #1
 8002d44:	5499      	strb	r1, [r3, r2]
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	2240      	movs	r2, #64	@ 0x40
 8002d4a:	2101      	movs	r1, #1
 8002d4c:	5499      	strb	r1, [r3, r2]
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	2241      	movs	r2, #65	@ 0x41
 8002d52:	2101      	movs	r1, #1
 8002d54:	5499      	strb	r1, [r3, r2]
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	2242      	movs	r2, #66	@ 0x42
 8002d5a:	2101      	movs	r1, #1
 8002d5c:	5499      	strb	r1, [r3, r2]
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	2243      	movs	r2, #67	@ 0x43
 8002d62:	2101      	movs	r1, #1
 8002d64:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	2244      	movs	r2, #68	@ 0x44
 8002d6a:	2101      	movs	r1, #1
 8002d6c:	5499      	strb	r1, [r3, r2]
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	2245      	movs	r2, #69	@ 0x45
 8002d72:	2101      	movs	r1, #1
 8002d74:	5499      	strb	r1, [r3, r2]
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	2246      	movs	r2, #70	@ 0x46
 8002d7a:	2101      	movs	r1, #1
 8002d7c:	5499      	strb	r1, [r3, r2]
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	2247      	movs	r2, #71	@ 0x47
 8002d82:	2101      	movs	r1, #1
 8002d84:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	223d      	movs	r2, #61	@ 0x3d
 8002d8a:	2101      	movs	r1, #1
 8002d8c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002d8e:	2300      	movs	r3, #0
}
 8002d90:	0018      	movs	r0, r3
 8002d92:	46bd      	mov	sp, r7
 8002d94:	b002      	add	sp, #8
 8002d96:	bd80      	pop	{r7, pc}

08002d98 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8002d98:	b580      	push	{r7, lr}
 8002d9a:	b084      	sub	sp, #16
 8002d9c:	af00      	add	r7, sp, #0
 8002d9e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	223d      	movs	r2, #61	@ 0x3d
 8002da4:	5c9b      	ldrb	r3, [r3, r2]
 8002da6:	b2db      	uxtb	r3, r3
 8002da8:	2b01      	cmp	r3, #1
 8002daa:	d001      	beq.n	8002db0 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8002dac:	2301      	movs	r3, #1
 8002dae:	e02f      	b.n	8002e10 <HAL_TIM_Base_Start+0x78>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	223d      	movs	r2, #61	@ 0x3d
 8002db4:	2102      	movs	r1, #2
 8002db6:	5499      	strb	r1, [r3, r2]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	681b      	ldr	r3, [r3, #0]
 8002dbc:	4a16      	ldr	r2, [pc, #88]	@ (8002e18 <HAL_TIM_Base_Start+0x80>)
 8002dbe:	4293      	cmp	r3, r2
 8002dc0:	d004      	beq.n	8002dcc <HAL_TIM_Base_Start+0x34>
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	681b      	ldr	r3, [r3, #0]
 8002dc6:	4a15      	ldr	r2, [pc, #84]	@ (8002e1c <HAL_TIM_Base_Start+0x84>)
 8002dc8:	4293      	cmp	r3, r2
 8002dca:	d116      	bne.n	8002dfa <HAL_TIM_Base_Start+0x62>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	681b      	ldr	r3, [r3, #0]
 8002dd0:	689b      	ldr	r3, [r3, #8]
 8002dd2:	4a13      	ldr	r2, [pc, #76]	@ (8002e20 <HAL_TIM_Base_Start+0x88>)
 8002dd4:	4013      	ands	r3, r2
 8002dd6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002dd8:	68fb      	ldr	r3, [r7, #12]
 8002dda:	2b06      	cmp	r3, #6
 8002ddc:	d016      	beq.n	8002e0c <HAL_TIM_Base_Start+0x74>
 8002dde:	68fa      	ldr	r2, [r7, #12]
 8002de0:	2380      	movs	r3, #128	@ 0x80
 8002de2:	025b      	lsls	r3, r3, #9
 8002de4:	429a      	cmp	r2, r3
 8002de6:	d011      	beq.n	8002e0c <HAL_TIM_Base_Start+0x74>
    {
      __HAL_TIM_ENABLE(htim);
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	681b      	ldr	r3, [r3, #0]
 8002dec:	681a      	ldr	r2, [r3, #0]
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	681b      	ldr	r3, [r3, #0]
 8002df2:	2101      	movs	r1, #1
 8002df4:	430a      	orrs	r2, r1
 8002df6:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002df8:	e008      	b.n	8002e0c <HAL_TIM_Base_Start+0x74>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	681b      	ldr	r3, [r3, #0]
 8002dfe:	681a      	ldr	r2, [r3, #0]
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	681b      	ldr	r3, [r3, #0]
 8002e04:	2101      	movs	r1, #1
 8002e06:	430a      	orrs	r2, r1
 8002e08:	601a      	str	r2, [r3, #0]
 8002e0a:	e000      	b.n	8002e0e <HAL_TIM_Base_Start+0x76>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002e0c:	46c0      	nop			@ (mov r8, r8)
  }

  /* Return function status */
  return HAL_OK;
 8002e0e:	2300      	movs	r3, #0
}
 8002e10:	0018      	movs	r0, r3
 8002e12:	46bd      	mov	sp, r7
 8002e14:	b004      	add	sp, #16
 8002e16:	bd80      	pop	{r7, pc}
 8002e18:	40012c00 	.word	0x40012c00
 8002e1c:	40000400 	.word	0x40000400
 8002e20:	00010007 	.word	0x00010007

08002e24 <HAL_TIM_Base_Stop>:
  * @brief  Stops the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop(TIM_HandleTypeDef *htim)
{
 8002e24:	b580      	push	{r7, lr}
 8002e26:	b082      	sub	sp, #8
 8002e28:	af00      	add	r7, sp, #0
 8002e2a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	681b      	ldr	r3, [r3, #0]
 8002e30:	6a1b      	ldr	r3, [r3, #32]
 8002e32:	4a0d      	ldr	r2, [pc, #52]	@ (8002e68 <HAL_TIM_Base_Stop+0x44>)
 8002e34:	4013      	ands	r3, r2
 8002e36:	d10d      	bne.n	8002e54 <HAL_TIM_Base_Stop+0x30>
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	681b      	ldr	r3, [r3, #0]
 8002e3c:	6a1b      	ldr	r3, [r3, #32]
 8002e3e:	4a0b      	ldr	r2, [pc, #44]	@ (8002e6c <HAL_TIM_Base_Stop+0x48>)
 8002e40:	4013      	ands	r3, r2
 8002e42:	d107      	bne.n	8002e54 <HAL_TIM_Base_Stop+0x30>
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	681b      	ldr	r3, [r3, #0]
 8002e48:	681a      	ldr	r2, [r3, #0]
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	681b      	ldr	r3, [r3, #0]
 8002e4e:	2101      	movs	r1, #1
 8002e50:	438a      	bics	r2, r1
 8002e52:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	223d      	movs	r2, #61	@ 0x3d
 8002e58:	2101      	movs	r1, #1
 8002e5a:	5499      	strb	r1, [r3, r2]

  /* Return function status */
  return HAL_OK;
 8002e5c:	2300      	movs	r3, #0
}
 8002e5e:	0018      	movs	r0, r3
 8002e60:	46bd      	mov	sp, r7
 8002e62:	b002      	add	sp, #8
 8002e64:	bd80      	pop	{r7, pc}
 8002e66:	46c0      	nop			@ (mov r8, r8)
 8002e68:	00001111 	.word	0x00001111
 8002e6c:	00000444 	.word	0x00000444

08002e70 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002e70:	b580      	push	{r7, lr}
 8002e72:	b084      	sub	sp, #16
 8002e74:	af00      	add	r7, sp, #0
 8002e76:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	223d      	movs	r2, #61	@ 0x3d
 8002e7c:	5c9b      	ldrb	r3, [r3, r2]
 8002e7e:	b2db      	uxtb	r3, r3
 8002e80:	2b01      	cmp	r3, #1
 8002e82:	d001      	beq.n	8002e88 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8002e84:	2301      	movs	r3, #1
 8002e86:	e037      	b.n	8002ef8 <HAL_TIM_Base_Start_IT+0x88>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	223d      	movs	r2, #61	@ 0x3d
 8002e8c:	2102      	movs	r1, #2
 8002e8e:	5499      	strb	r1, [r3, r2]

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	681b      	ldr	r3, [r3, #0]
 8002e94:	68da      	ldr	r2, [r3, #12]
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	681b      	ldr	r3, [r3, #0]
 8002e9a:	2101      	movs	r1, #1
 8002e9c:	430a      	orrs	r2, r1
 8002e9e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	681b      	ldr	r3, [r3, #0]
 8002ea4:	4a16      	ldr	r2, [pc, #88]	@ (8002f00 <HAL_TIM_Base_Start_IT+0x90>)
 8002ea6:	4293      	cmp	r3, r2
 8002ea8:	d004      	beq.n	8002eb4 <HAL_TIM_Base_Start_IT+0x44>
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	681b      	ldr	r3, [r3, #0]
 8002eae:	4a15      	ldr	r2, [pc, #84]	@ (8002f04 <HAL_TIM_Base_Start_IT+0x94>)
 8002eb0:	4293      	cmp	r3, r2
 8002eb2:	d116      	bne.n	8002ee2 <HAL_TIM_Base_Start_IT+0x72>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	681b      	ldr	r3, [r3, #0]
 8002eb8:	689b      	ldr	r3, [r3, #8]
 8002eba:	4a13      	ldr	r2, [pc, #76]	@ (8002f08 <HAL_TIM_Base_Start_IT+0x98>)
 8002ebc:	4013      	ands	r3, r2
 8002ebe:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002ec0:	68fb      	ldr	r3, [r7, #12]
 8002ec2:	2b06      	cmp	r3, #6
 8002ec4:	d016      	beq.n	8002ef4 <HAL_TIM_Base_Start_IT+0x84>
 8002ec6:	68fa      	ldr	r2, [r7, #12]
 8002ec8:	2380      	movs	r3, #128	@ 0x80
 8002eca:	025b      	lsls	r3, r3, #9
 8002ecc:	429a      	cmp	r2, r3
 8002ece:	d011      	beq.n	8002ef4 <HAL_TIM_Base_Start_IT+0x84>
    {
      __HAL_TIM_ENABLE(htim);
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	681b      	ldr	r3, [r3, #0]
 8002ed4:	681a      	ldr	r2, [r3, #0]
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	681b      	ldr	r3, [r3, #0]
 8002eda:	2101      	movs	r1, #1
 8002edc:	430a      	orrs	r2, r1
 8002ede:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002ee0:	e008      	b.n	8002ef4 <HAL_TIM_Base_Start_IT+0x84>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	681b      	ldr	r3, [r3, #0]
 8002ee6:	681a      	ldr	r2, [r3, #0]
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	681b      	ldr	r3, [r3, #0]
 8002eec:	2101      	movs	r1, #1
 8002eee:	430a      	orrs	r2, r1
 8002ef0:	601a      	str	r2, [r3, #0]
 8002ef2:	e000      	b.n	8002ef6 <HAL_TIM_Base_Start_IT+0x86>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002ef4:	46c0      	nop			@ (mov r8, r8)
  }

  /* Return function status */
  return HAL_OK;
 8002ef6:	2300      	movs	r3, #0
}
 8002ef8:	0018      	movs	r0, r3
 8002efa:	46bd      	mov	sp, r7
 8002efc:	b004      	add	sp, #16
 8002efe:	bd80      	pop	{r7, pc}
 8002f00:	40012c00 	.word	0x40012c00
 8002f04:	40000400 	.word	0x40000400
 8002f08:	00010007 	.word	0x00010007

08002f0c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002f0c:	b580      	push	{r7, lr}
 8002f0e:	b084      	sub	sp, #16
 8002f10:	af00      	add	r7, sp, #0
 8002f12:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	681b      	ldr	r3, [r3, #0]
 8002f18:	68db      	ldr	r3, [r3, #12]
 8002f1a:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	681b      	ldr	r3, [r3, #0]
 8002f20:	691b      	ldr	r3, [r3, #16]
 8002f22:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8002f24:	68bb      	ldr	r3, [r7, #8]
 8002f26:	2202      	movs	r2, #2
 8002f28:	4013      	ands	r3, r2
 8002f2a:	d021      	beq.n	8002f70 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8002f2c:	68fb      	ldr	r3, [r7, #12]
 8002f2e:	2202      	movs	r2, #2
 8002f30:	4013      	ands	r3, r2
 8002f32:	d01d      	beq.n	8002f70 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	681b      	ldr	r3, [r3, #0]
 8002f38:	2203      	movs	r2, #3
 8002f3a:	4252      	negs	r2, r2
 8002f3c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	2201      	movs	r2, #1
 8002f42:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	681b      	ldr	r3, [r3, #0]
 8002f48:	699b      	ldr	r3, [r3, #24]
 8002f4a:	2203      	movs	r2, #3
 8002f4c:	4013      	ands	r3, r2
 8002f4e:	d004      	beq.n	8002f5a <HAL_TIM_IRQHandler+0x4e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	0018      	movs	r0, r3
 8002f54:	f000 f9c8 	bl	80032e8 <HAL_TIM_IC_CaptureCallback>
 8002f58:	e007      	b.n	8002f6a <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	0018      	movs	r0, r3
 8002f5e:	f000 f9bb 	bl	80032d8 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	0018      	movs	r0, r3
 8002f66:	f000 f9c7 	bl	80032f8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	2200      	movs	r2, #0
 8002f6e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8002f70:	68bb      	ldr	r3, [r7, #8]
 8002f72:	2204      	movs	r2, #4
 8002f74:	4013      	ands	r3, r2
 8002f76:	d022      	beq.n	8002fbe <HAL_TIM_IRQHandler+0xb2>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8002f78:	68fb      	ldr	r3, [r7, #12]
 8002f7a:	2204      	movs	r2, #4
 8002f7c:	4013      	ands	r3, r2
 8002f7e:	d01e      	beq.n	8002fbe <HAL_TIM_IRQHandler+0xb2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	681b      	ldr	r3, [r3, #0]
 8002f84:	2205      	movs	r2, #5
 8002f86:	4252      	negs	r2, r2
 8002f88:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	2202      	movs	r2, #2
 8002f8e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	681b      	ldr	r3, [r3, #0]
 8002f94:	699a      	ldr	r2, [r3, #24]
 8002f96:	23c0      	movs	r3, #192	@ 0xc0
 8002f98:	009b      	lsls	r3, r3, #2
 8002f9a:	4013      	ands	r3, r2
 8002f9c:	d004      	beq.n	8002fa8 <HAL_TIM_IRQHandler+0x9c>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	0018      	movs	r0, r3
 8002fa2:	f000 f9a1 	bl	80032e8 <HAL_TIM_IC_CaptureCallback>
 8002fa6:	e007      	b.n	8002fb8 <HAL_TIM_IRQHandler+0xac>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	0018      	movs	r0, r3
 8002fac:	f000 f994 	bl	80032d8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	0018      	movs	r0, r3
 8002fb4:	f000 f9a0 	bl	80032f8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	2200      	movs	r2, #0
 8002fbc:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8002fbe:	68bb      	ldr	r3, [r7, #8]
 8002fc0:	2208      	movs	r2, #8
 8002fc2:	4013      	ands	r3, r2
 8002fc4:	d021      	beq.n	800300a <HAL_TIM_IRQHandler+0xfe>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8002fc6:	68fb      	ldr	r3, [r7, #12]
 8002fc8:	2208      	movs	r2, #8
 8002fca:	4013      	ands	r3, r2
 8002fcc:	d01d      	beq.n	800300a <HAL_TIM_IRQHandler+0xfe>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	681b      	ldr	r3, [r3, #0]
 8002fd2:	2209      	movs	r2, #9
 8002fd4:	4252      	negs	r2, r2
 8002fd6:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	2204      	movs	r2, #4
 8002fdc:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	681b      	ldr	r3, [r3, #0]
 8002fe2:	69db      	ldr	r3, [r3, #28]
 8002fe4:	2203      	movs	r2, #3
 8002fe6:	4013      	ands	r3, r2
 8002fe8:	d004      	beq.n	8002ff4 <HAL_TIM_IRQHandler+0xe8>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	0018      	movs	r0, r3
 8002fee:	f000 f97b 	bl	80032e8 <HAL_TIM_IC_CaptureCallback>
 8002ff2:	e007      	b.n	8003004 <HAL_TIM_IRQHandler+0xf8>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	0018      	movs	r0, r3
 8002ff8:	f000 f96e 	bl	80032d8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	0018      	movs	r0, r3
 8003000:	f000 f97a 	bl	80032f8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	2200      	movs	r2, #0
 8003008:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800300a:	68bb      	ldr	r3, [r7, #8]
 800300c:	2210      	movs	r2, #16
 800300e:	4013      	ands	r3, r2
 8003010:	d022      	beq.n	8003058 <HAL_TIM_IRQHandler+0x14c>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8003012:	68fb      	ldr	r3, [r7, #12]
 8003014:	2210      	movs	r2, #16
 8003016:	4013      	ands	r3, r2
 8003018:	d01e      	beq.n	8003058 <HAL_TIM_IRQHandler+0x14c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	681b      	ldr	r3, [r3, #0]
 800301e:	2211      	movs	r2, #17
 8003020:	4252      	negs	r2, r2
 8003022:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	2208      	movs	r2, #8
 8003028:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	681b      	ldr	r3, [r3, #0]
 800302e:	69da      	ldr	r2, [r3, #28]
 8003030:	23c0      	movs	r3, #192	@ 0xc0
 8003032:	009b      	lsls	r3, r3, #2
 8003034:	4013      	ands	r3, r2
 8003036:	d004      	beq.n	8003042 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	0018      	movs	r0, r3
 800303c:	f000 f954 	bl	80032e8 <HAL_TIM_IC_CaptureCallback>
 8003040:	e007      	b.n	8003052 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	0018      	movs	r0, r3
 8003046:	f000 f947 	bl	80032d8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	0018      	movs	r0, r3
 800304e:	f000 f953 	bl	80032f8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	2200      	movs	r2, #0
 8003056:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8003058:	68bb      	ldr	r3, [r7, #8]
 800305a:	2201      	movs	r2, #1
 800305c:	4013      	ands	r3, r2
 800305e:	d00c      	beq.n	800307a <HAL_TIM_IRQHandler+0x16e>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8003060:	68fb      	ldr	r3, [r7, #12]
 8003062:	2201      	movs	r2, #1
 8003064:	4013      	ands	r3, r2
 8003066:	d008      	beq.n	800307a <HAL_TIM_IRQHandler+0x16e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	681b      	ldr	r3, [r3, #0]
 800306c:	2202      	movs	r2, #2
 800306e:	4252      	negs	r2, r2
 8003070:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	0018      	movs	r0, r3
 8003076:	f000 f927 	bl	80032c8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800307a:	68bb      	ldr	r3, [r7, #8]
 800307c:	2280      	movs	r2, #128	@ 0x80
 800307e:	4013      	ands	r3, r2
 8003080:	d104      	bne.n	800308c <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8003082:	68ba      	ldr	r2, [r7, #8]
 8003084:	2380      	movs	r3, #128	@ 0x80
 8003086:	019b      	lsls	r3, r3, #6
 8003088:	4013      	ands	r3, r2
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800308a:	d00b      	beq.n	80030a4 <HAL_TIM_IRQHandler+0x198>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800308c:	68fb      	ldr	r3, [r7, #12]
 800308e:	2280      	movs	r2, #128	@ 0x80
 8003090:	4013      	ands	r3, r2
 8003092:	d007      	beq.n	80030a4 <HAL_TIM_IRQHandler+0x198>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	681b      	ldr	r3, [r3, #0]
 8003098:	4a1e      	ldr	r2, [pc, #120]	@ (8003114 <HAL_TIM_IRQHandler+0x208>)
 800309a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	0018      	movs	r0, r3
 80030a0:	f000 fab2 	bl	8003608 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 80030a4:	68ba      	ldr	r2, [r7, #8]
 80030a6:	2380      	movs	r3, #128	@ 0x80
 80030a8:	005b      	lsls	r3, r3, #1
 80030aa:	4013      	ands	r3, r2
 80030ac:	d00b      	beq.n	80030c6 <HAL_TIM_IRQHandler+0x1ba>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80030ae:	68fb      	ldr	r3, [r7, #12]
 80030b0:	2280      	movs	r2, #128	@ 0x80
 80030b2:	4013      	ands	r3, r2
 80030b4:	d007      	beq.n	80030c6 <HAL_TIM_IRQHandler+0x1ba>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	681b      	ldr	r3, [r3, #0]
 80030ba:	4a17      	ldr	r2, [pc, #92]	@ (8003118 <HAL_TIM_IRQHandler+0x20c>)
 80030bc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	0018      	movs	r0, r3
 80030c2:	f000 faa9 	bl	8003618 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80030c6:	68bb      	ldr	r3, [r7, #8]
 80030c8:	2240      	movs	r2, #64	@ 0x40
 80030ca:	4013      	ands	r3, r2
 80030cc:	d00c      	beq.n	80030e8 <HAL_TIM_IRQHandler+0x1dc>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80030ce:	68fb      	ldr	r3, [r7, #12]
 80030d0:	2240      	movs	r2, #64	@ 0x40
 80030d2:	4013      	ands	r3, r2
 80030d4:	d008      	beq.n	80030e8 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	681b      	ldr	r3, [r3, #0]
 80030da:	2241      	movs	r2, #65	@ 0x41
 80030dc:	4252      	negs	r2, r2
 80030de:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	0018      	movs	r0, r3
 80030e4:	f000 f910 	bl	8003308 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80030e8:	68bb      	ldr	r3, [r7, #8]
 80030ea:	2220      	movs	r2, #32
 80030ec:	4013      	ands	r3, r2
 80030ee:	d00c      	beq.n	800310a <HAL_TIM_IRQHandler+0x1fe>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80030f0:	68fb      	ldr	r3, [r7, #12]
 80030f2:	2220      	movs	r2, #32
 80030f4:	4013      	ands	r3, r2
 80030f6:	d008      	beq.n	800310a <HAL_TIM_IRQHandler+0x1fe>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	681b      	ldr	r3, [r3, #0]
 80030fc:	2221      	movs	r2, #33	@ 0x21
 80030fe:	4252      	negs	r2, r2
 8003100:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	0018      	movs	r0, r3
 8003106:	f000 fa77 	bl	80035f8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800310a:	46c0      	nop			@ (mov r8, r8)
 800310c:	46bd      	mov	sp, r7
 800310e:	b004      	add	sp, #16
 8003110:	bd80      	pop	{r7, pc}
 8003112:	46c0      	nop			@ (mov r8, r8)
 8003114:	ffffdf7f 	.word	0xffffdf7f
 8003118:	fffffeff 	.word	0xfffffeff

0800311c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800311c:	b580      	push	{r7, lr}
 800311e:	b084      	sub	sp, #16
 8003120:	af00      	add	r7, sp, #0
 8003122:	6078      	str	r0, [r7, #4]
 8003124:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003126:	230f      	movs	r3, #15
 8003128:	18fb      	adds	r3, r7, r3
 800312a:	2200      	movs	r2, #0
 800312c:	701a      	strb	r2, [r3, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	223c      	movs	r2, #60	@ 0x3c
 8003132:	5c9b      	ldrb	r3, [r3, r2]
 8003134:	2b01      	cmp	r3, #1
 8003136:	d101      	bne.n	800313c <HAL_TIM_ConfigClockSource+0x20>
 8003138:	2302      	movs	r3, #2
 800313a:	e0bc      	b.n	80032b6 <HAL_TIM_ConfigClockSource+0x19a>
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	223c      	movs	r2, #60	@ 0x3c
 8003140:	2101      	movs	r1, #1
 8003142:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	223d      	movs	r2, #61	@ 0x3d
 8003148:	2102      	movs	r1, #2
 800314a:	5499      	strb	r1, [r3, r2]

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	681b      	ldr	r3, [r3, #0]
 8003150:	689b      	ldr	r3, [r3, #8]
 8003152:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003154:	68bb      	ldr	r3, [r7, #8]
 8003156:	4a5a      	ldr	r2, [pc, #360]	@ (80032c0 <HAL_TIM_ConfigClockSource+0x1a4>)
 8003158:	4013      	ands	r3, r2
 800315a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800315c:	68bb      	ldr	r3, [r7, #8]
 800315e:	4a59      	ldr	r2, [pc, #356]	@ (80032c4 <HAL_TIM_ConfigClockSource+0x1a8>)
 8003160:	4013      	ands	r3, r2
 8003162:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	681b      	ldr	r3, [r3, #0]
 8003168:	68ba      	ldr	r2, [r7, #8]
 800316a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800316c:	683b      	ldr	r3, [r7, #0]
 800316e:	681b      	ldr	r3, [r3, #0]
 8003170:	2280      	movs	r2, #128	@ 0x80
 8003172:	0192      	lsls	r2, r2, #6
 8003174:	4293      	cmp	r3, r2
 8003176:	d040      	beq.n	80031fa <HAL_TIM_ConfigClockSource+0xde>
 8003178:	2280      	movs	r2, #128	@ 0x80
 800317a:	0192      	lsls	r2, r2, #6
 800317c:	4293      	cmp	r3, r2
 800317e:	d900      	bls.n	8003182 <HAL_TIM_ConfigClockSource+0x66>
 8003180:	e088      	b.n	8003294 <HAL_TIM_ConfigClockSource+0x178>
 8003182:	2280      	movs	r2, #128	@ 0x80
 8003184:	0152      	lsls	r2, r2, #5
 8003186:	4293      	cmp	r3, r2
 8003188:	d100      	bne.n	800318c <HAL_TIM_ConfigClockSource+0x70>
 800318a:	e088      	b.n	800329e <HAL_TIM_ConfigClockSource+0x182>
 800318c:	2280      	movs	r2, #128	@ 0x80
 800318e:	0152      	lsls	r2, r2, #5
 8003190:	4293      	cmp	r3, r2
 8003192:	d900      	bls.n	8003196 <HAL_TIM_ConfigClockSource+0x7a>
 8003194:	e07e      	b.n	8003294 <HAL_TIM_ConfigClockSource+0x178>
 8003196:	2b70      	cmp	r3, #112	@ 0x70
 8003198:	d018      	beq.n	80031cc <HAL_TIM_ConfigClockSource+0xb0>
 800319a:	d900      	bls.n	800319e <HAL_TIM_ConfigClockSource+0x82>
 800319c:	e07a      	b.n	8003294 <HAL_TIM_ConfigClockSource+0x178>
 800319e:	2b60      	cmp	r3, #96	@ 0x60
 80031a0:	d04f      	beq.n	8003242 <HAL_TIM_ConfigClockSource+0x126>
 80031a2:	d900      	bls.n	80031a6 <HAL_TIM_ConfigClockSource+0x8a>
 80031a4:	e076      	b.n	8003294 <HAL_TIM_ConfigClockSource+0x178>
 80031a6:	2b50      	cmp	r3, #80	@ 0x50
 80031a8:	d03b      	beq.n	8003222 <HAL_TIM_ConfigClockSource+0x106>
 80031aa:	d900      	bls.n	80031ae <HAL_TIM_ConfigClockSource+0x92>
 80031ac:	e072      	b.n	8003294 <HAL_TIM_ConfigClockSource+0x178>
 80031ae:	2b40      	cmp	r3, #64	@ 0x40
 80031b0:	d057      	beq.n	8003262 <HAL_TIM_ConfigClockSource+0x146>
 80031b2:	d900      	bls.n	80031b6 <HAL_TIM_ConfigClockSource+0x9a>
 80031b4:	e06e      	b.n	8003294 <HAL_TIM_ConfigClockSource+0x178>
 80031b6:	2b30      	cmp	r3, #48	@ 0x30
 80031b8:	d063      	beq.n	8003282 <HAL_TIM_ConfigClockSource+0x166>
 80031ba:	d86b      	bhi.n	8003294 <HAL_TIM_ConfigClockSource+0x178>
 80031bc:	2b20      	cmp	r3, #32
 80031be:	d060      	beq.n	8003282 <HAL_TIM_ConfigClockSource+0x166>
 80031c0:	d868      	bhi.n	8003294 <HAL_TIM_ConfigClockSource+0x178>
 80031c2:	2b00      	cmp	r3, #0
 80031c4:	d05d      	beq.n	8003282 <HAL_TIM_ConfigClockSource+0x166>
 80031c6:	2b10      	cmp	r3, #16
 80031c8:	d05b      	beq.n	8003282 <HAL_TIM_ConfigClockSource+0x166>
 80031ca:	e063      	b.n	8003294 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80031d0:	683b      	ldr	r3, [r7, #0]
 80031d2:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80031d4:	683b      	ldr	r3, [r7, #0]
 80031d6:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80031d8:	683b      	ldr	r3, [r7, #0]
 80031da:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80031dc:	f000 f98a 	bl	80034f4 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	681b      	ldr	r3, [r3, #0]
 80031e4:	689b      	ldr	r3, [r3, #8]
 80031e6:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80031e8:	68bb      	ldr	r3, [r7, #8]
 80031ea:	2277      	movs	r2, #119	@ 0x77
 80031ec:	4313      	orrs	r3, r2
 80031ee:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	681b      	ldr	r3, [r3, #0]
 80031f4:	68ba      	ldr	r2, [r7, #8]
 80031f6:	609a      	str	r2, [r3, #8]
      break;
 80031f8:	e052      	b.n	80032a0 <HAL_TIM_ConfigClockSource+0x184>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80031fe:	683b      	ldr	r3, [r7, #0]
 8003200:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8003202:	683b      	ldr	r3, [r7, #0]
 8003204:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8003206:	683b      	ldr	r3, [r7, #0]
 8003208:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800320a:	f000 f973 	bl	80034f4 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	681b      	ldr	r3, [r3, #0]
 8003212:	689a      	ldr	r2, [r3, #8]
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	681b      	ldr	r3, [r3, #0]
 8003218:	2180      	movs	r1, #128	@ 0x80
 800321a:	01c9      	lsls	r1, r1, #7
 800321c:	430a      	orrs	r2, r1
 800321e:	609a      	str	r2, [r3, #8]
      break;
 8003220:	e03e      	b.n	80032a0 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003226:	683b      	ldr	r3, [r7, #0]
 8003228:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800322a:	683b      	ldr	r3, [r7, #0]
 800322c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800322e:	001a      	movs	r2, r3
 8003230:	f000 f8e4 	bl	80033fc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	681b      	ldr	r3, [r3, #0]
 8003238:	2150      	movs	r1, #80	@ 0x50
 800323a:	0018      	movs	r0, r3
 800323c:	f000 f93e 	bl	80034bc <TIM_ITRx_SetConfig>
      break;
 8003240:	e02e      	b.n	80032a0 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003246:	683b      	ldr	r3, [r7, #0]
 8003248:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800324a:	683b      	ldr	r3, [r7, #0]
 800324c:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800324e:	001a      	movs	r2, r3
 8003250:	f000 f902 	bl	8003458 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	681b      	ldr	r3, [r3, #0]
 8003258:	2160      	movs	r1, #96	@ 0x60
 800325a:	0018      	movs	r0, r3
 800325c:	f000 f92e 	bl	80034bc <TIM_ITRx_SetConfig>
      break;
 8003260:	e01e      	b.n	80032a0 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003266:	683b      	ldr	r3, [r7, #0]
 8003268:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800326a:	683b      	ldr	r3, [r7, #0]
 800326c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800326e:	001a      	movs	r2, r3
 8003270:	f000 f8c4 	bl	80033fc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	681b      	ldr	r3, [r3, #0]
 8003278:	2140      	movs	r1, #64	@ 0x40
 800327a:	0018      	movs	r0, r3
 800327c:	f000 f91e 	bl	80034bc <TIM_ITRx_SetConfig>
      break;
 8003280:	e00e      	b.n	80032a0 <HAL_TIM_ConfigClockSource+0x184>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	681a      	ldr	r2, [r3, #0]
 8003286:	683b      	ldr	r3, [r7, #0]
 8003288:	681b      	ldr	r3, [r3, #0]
 800328a:	0019      	movs	r1, r3
 800328c:	0010      	movs	r0, r2
 800328e:	f000 f915 	bl	80034bc <TIM_ITRx_SetConfig>
      break;
 8003292:	e005      	b.n	80032a0 <HAL_TIM_ConfigClockSource+0x184>
    }

    default:
      status = HAL_ERROR;
 8003294:	230f      	movs	r3, #15
 8003296:	18fb      	adds	r3, r7, r3
 8003298:	2201      	movs	r2, #1
 800329a:	701a      	strb	r2, [r3, #0]
      break;
 800329c:	e000      	b.n	80032a0 <HAL_TIM_ConfigClockSource+0x184>
      break;
 800329e:	46c0      	nop			@ (mov r8, r8)
  }
  htim->State = HAL_TIM_STATE_READY;
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	223d      	movs	r2, #61	@ 0x3d
 80032a4:	2101      	movs	r1, #1
 80032a6:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	223c      	movs	r2, #60	@ 0x3c
 80032ac:	2100      	movs	r1, #0
 80032ae:	5499      	strb	r1, [r3, r2]

  return status;
 80032b0:	230f      	movs	r3, #15
 80032b2:	18fb      	adds	r3, r7, r3
 80032b4:	781b      	ldrb	r3, [r3, #0]
}
 80032b6:	0018      	movs	r0, r3
 80032b8:	46bd      	mov	sp, r7
 80032ba:	b004      	add	sp, #16
 80032bc:	bd80      	pop	{r7, pc}
 80032be:	46c0      	nop			@ (mov r8, r8)
 80032c0:	ffceff88 	.word	0xffceff88
 80032c4:	ffff00ff 	.word	0xffff00ff

080032c8 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80032c8:	b580      	push	{r7, lr}
 80032ca:	b082      	sub	sp, #8
 80032cc:	af00      	add	r7, sp, #0
 80032ce:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 80032d0:	46c0      	nop			@ (mov r8, r8)
 80032d2:	46bd      	mov	sp, r7
 80032d4:	b002      	add	sp, #8
 80032d6:	bd80      	pop	{r7, pc}

080032d8 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80032d8:	b580      	push	{r7, lr}
 80032da:	b082      	sub	sp, #8
 80032dc:	af00      	add	r7, sp, #0
 80032de:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80032e0:	46c0      	nop			@ (mov r8, r8)
 80032e2:	46bd      	mov	sp, r7
 80032e4:	b002      	add	sp, #8
 80032e6:	bd80      	pop	{r7, pc}

080032e8 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80032e8:	b580      	push	{r7, lr}
 80032ea:	b082      	sub	sp, #8
 80032ec:	af00      	add	r7, sp, #0
 80032ee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80032f0:	46c0      	nop			@ (mov r8, r8)
 80032f2:	46bd      	mov	sp, r7
 80032f4:	b002      	add	sp, #8
 80032f6:	bd80      	pop	{r7, pc}

080032f8 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80032f8:	b580      	push	{r7, lr}
 80032fa:	b082      	sub	sp, #8
 80032fc:	af00      	add	r7, sp, #0
 80032fe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003300:	46c0      	nop			@ (mov r8, r8)
 8003302:	46bd      	mov	sp, r7
 8003304:	b002      	add	sp, #8
 8003306:	bd80      	pop	{r7, pc}

08003308 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003308:	b580      	push	{r7, lr}
 800330a:	b082      	sub	sp, #8
 800330c:	af00      	add	r7, sp, #0
 800330e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003310:	46c0      	nop			@ (mov r8, r8)
 8003312:	46bd      	mov	sp, r7
 8003314:	b002      	add	sp, #8
 8003316:	bd80      	pop	{r7, pc}

08003318 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003318:	b580      	push	{r7, lr}
 800331a:	b084      	sub	sp, #16
 800331c:	af00      	add	r7, sp, #0
 800331e:	6078      	str	r0, [r7, #4]
 8003320:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	681b      	ldr	r3, [r3, #0]
 8003326:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	4a2e      	ldr	r2, [pc, #184]	@ (80033e4 <TIM_Base_SetConfig+0xcc>)
 800332c:	4293      	cmp	r3, r2
 800332e:	d003      	beq.n	8003338 <TIM_Base_SetConfig+0x20>
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	4a2d      	ldr	r2, [pc, #180]	@ (80033e8 <TIM_Base_SetConfig+0xd0>)
 8003334:	4293      	cmp	r3, r2
 8003336:	d108      	bne.n	800334a <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003338:	68fb      	ldr	r3, [r7, #12]
 800333a:	2270      	movs	r2, #112	@ 0x70
 800333c:	4393      	bics	r3, r2
 800333e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003340:	683b      	ldr	r3, [r7, #0]
 8003342:	685b      	ldr	r3, [r3, #4]
 8003344:	68fa      	ldr	r2, [r7, #12]
 8003346:	4313      	orrs	r3, r2
 8003348:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	4a25      	ldr	r2, [pc, #148]	@ (80033e4 <TIM_Base_SetConfig+0xcc>)
 800334e:	4293      	cmp	r3, r2
 8003350:	d00f      	beq.n	8003372 <TIM_Base_SetConfig+0x5a>
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	4a24      	ldr	r2, [pc, #144]	@ (80033e8 <TIM_Base_SetConfig+0xd0>)
 8003356:	4293      	cmp	r3, r2
 8003358:	d00b      	beq.n	8003372 <TIM_Base_SetConfig+0x5a>
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	4a23      	ldr	r2, [pc, #140]	@ (80033ec <TIM_Base_SetConfig+0xd4>)
 800335e:	4293      	cmp	r3, r2
 8003360:	d007      	beq.n	8003372 <TIM_Base_SetConfig+0x5a>
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	4a22      	ldr	r2, [pc, #136]	@ (80033f0 <TIM_Base_SetConfig+0xd8>)
 8003366:	4293      	cmp	r3, r2
 8003368:	d003      	beq.n	8003372 <TIM_Base_SetConfig+0x5a>
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	4a21      	ldr	r2, [pc, #132]	@ (80033f4 <TIM_Base_SetConfig+0xdc>)
 800336e:	4293      	cmp	r3, r2
 8003370:	d108      	bne.n	8003384 <TIM_Base_SetConfig+0x6c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003372:	68fb      	ldr	r3, [r7, #12]
 8003374:	4a20      	ldr	r2, [pc, #128]	@ (80033f8 <TIM_Base_SetConfig+0xe0>)
 8003376:	4013      	ands	r3, r2
 8003378:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800337a:	683b      	ldr	r3, [r7, #0]
 800337c:	68db      	ldr	r3, [r3, #12]
 800337e:	68fa      	ldr	r2, [r7, #12]
 8003380:	4313      	orrs	r3, r2
 8003382:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003384:	68fb      	ldr	r3, [r7, #12]
 8003386:	2280      	movs	r2, #128	@ 0x80
 8003388:	4393      	bics	r3, r2
 800338a:	001a      	movs	r2, r3
 800338c:	683b      	ldr	r3, [r7, #0]
 800338e:	695b      	ldr	r3, [r3, #20]
 8003390:	4313      	orrs	r3, r2
 8003392:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003394:	683b      	ldr	r3, [r7, #0]
 8003396:	689a      	ldr	r2, [r3, #8]
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800339c:	683b      	ldr	r3, [r7, #0]
 800339e:	681a      	ldr	r2, [r3, #0]
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	4a0f      	ldr	r2, [pc, #60]	@ (80033e4 <TIM_Base_SetConfig+0xcc>)
 80033a8:	4293      	cmp	r3, r2
 80033aa:	d007      	beq.n	80033bc <TIM_Base_SetConfig+0xa4>
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	4a10      	ldr	r2, [pc, #64]	@ (80033f0 <TIM_Base_SetConfig+0xd8>)
 80033b0:	4293      	cmp	r3, r2
 80033b2:	d003      	beq.n	80033bc <TIM_Base_SetConfig+0xa4>
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	4a0f      	ldr	r2, [pc, #60]	@ (80033f4 <TIM_Base_SetConfig+0xdc>)
 80033b8:	4293      	cmp	r3, r2
 80033ba:	d103      	bne.n	80033c4 <TIM_Base_SetConfig+0xac>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80033bc:	683b      	ldr	r3, [r7, #0]
 80033be:	691a      	ldr	r2, [r3, #16]
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	681b      	ldr	r3, [r3, #0]
 80033c8:	2204      	movs	r2, #4
 80033ca:	431a      	orrs	r2, r3
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	2201      	movs	r2, #1
 80033d4:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	68fa      	ldr	r2, [r7, #12]
 80033da:	601a      	str	r2, [r3, #0]
}
 80033dc:	46c0      	nop			@ (mov r8, r8)
 80033de:	46bd      	mov	sp, r7
 80033e0:	b004      	add	sp, #16
 80033e2:	bd80      	pop	{r7, pc}
 80033e4:	40012c00 	.word	0x40012c00
 80033e8:	40000400 	.word	0x40000400
 80033ec:	40002000 	.word	0x40002000
 80033f0:	40014400 	.word	0x40014400
 80033f4:	40014800 	.word	0x40014800
 80033f8:	fffffcff 	.word	0xfffffcff

080033fc <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80033fc:	b580      	push	{r7, lr}
 80033fe:	b086      	sub	sp, #24
 8003400:	af00      	add	r7, sp, #0
 8003402:	60f8      	str	r0, [r7, #12]
 8003404:	60b9      	str	r1, [r7, #8]
 8003406:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003408:	68fb      	ldr	r3, [r7, #12]
 800340a:	6a1b      	ldr	r3, [r3, #32]
 800340c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800340e:	68fb      	ldr	r3, [r7, #12]
 8003410:	6a1b      	ldr	r3, [r3, #32]
 8003412:	2201      	movs	r2, #1
 8003414:	4393      	bics	r3, r2
 8003416:	001a      	movs	r2, r3
 8003418:	68fb      	ldr	r3, [r7, #12]
 800341a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800341c:	68fb      	ldr	r3, [r7, #12]
 800341e:	699b      	ldr	r3, [r3, #24]
 8003420:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003422:	693b      	ldr	r3, [r7, #16]
 8003424:	22f0      	movs	r2, #240	@ 0xf0
 8003426:	4393      	bics	r3, r2
 8003428:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	011b      	lsls	r3, r3, #4
 800342e:	693a      	ldr	r2, [r7, #16]
 8003430:	4313      	orrs	r3, r2
 8003432:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003434:	697b      	ldr	r3, [r7, #20]
 8003436:	220a      	movs	r2, #10
 8003438:	4393      	bics	r3, r2
 800343a:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800343c:	697a      	ldr	r2, [r7, #20]
 800343e:	68bb      	ldr	r3, [r7, #8]
 8003440:	4313      	orrs	r3, r2
 8003442:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003444:	68fb      	ldr	r3, [r7, #12]
 8003446:	693a      	ldr	r2, [r7, #16]
 8003448:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800344a:	68fb      	ldr	r3, [r7, #12]
 800344c:	697a      	ldr	r2, [r7, #20]
 800344e:	621a      	str	r2, [r3, #32]
}
 8003450:	46c0      	nop			@ (mov r8, r8)
 8003452:	46bd      	mov	sp, r7
 8003454:	b006      	add	sp, #24
 8003456:	bd80      	pop	{r7, pc}

08003458 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003458:	b580      	push	{r7, lr}
 800345a:	b086      	sub	sp, #24
 800345c:	af00      	add	r7, sp, #0
 800345e:	60f8      	str	r0, [r7, #12]
 8003460:	60b9      	str	r1, [r7, #8]
 8003462:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8003464:	68fb      	ldr	r3, [r7, #12]
 8003466:	6a1b      	ldr	r3, [r3, #32]
 8003468:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800346a:	68fb      	ldr	r3, [r7, #12]
 800346c:	6a1b      	ldr	r3, [r3, #32]
 800346e:	2210      	movs	r2, #16
 8003470:	4393      	bics	r3, r2
 8003472:	001a      	movs	r2, r3
 8003474:	68fb      	ldr	r3, [r7, #12]
 8003476:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003478:	68fb      	ldr	r3, [r7, #12]
 800347a:	699b      	ldr	r3, [r3, #24]
 800347c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800347e:	693b      	ldr	r3, [r7, #16]
 8003480:	4a0d      	ldr	r2, [pc, #52]	@ (80034b8 <TIM_TI2_ConfigInputStage+0x60>)
 8003482:	4013      	ands	r3, r2
 8003484:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	031b      	lsls	r3, r3, #12
 800348a:	693a      	ldr	r2, [r7, #16]
 800348c:	4313      	orrs	r3, r2
 800348e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003490:	697b      	ldr	r3, [r7, #20]
 8003492:	22a0      	movs	r2, #160	@ 0xa0
 8003494:	4393      	bics	r3, r2
 8003496:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8003498:	68bb      	ldr	r3, [r7, #8]
 800349a:	011b      	lsls	r3, r3, #4
 800349c:	697a      	ldr	r2, [r7, #20]
 800349e:	4313      	orrs	r3, r2
 80034a0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80034a2:	68fb      	ldr	r3, [r7, #12]
 80034a4:	693a      	ldr	r2, [r7, #16]
 80034a6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80034a8:	68fb      	ldr	r3, [r7, #12]
 80034aa:	697a      	ldr	r2, [r7, #20]
 80034ac:	621a      	str	r2, [r3, #32]
}
 80034ae:	46c0      	nop			@ (mov r8, r8)
 80034b0:	46bd      	mov	sp, r7
 80034b2:	b006      	add	sp, #24
 80034b4:	bd80      	pop	{r7, pc}
 80034b6:	46c0      	nop			@ (mov r8, r8)
 80034b8:	ffff0fff 	.word	0xffff0fff

080034bc <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80034bc:	b580      	push	{r7, lr}
 80034be:	b084      	sub	sp, #16
 80034c0:	af00      	add	r7, sp, #0
 80034c2:	6078      	str	r0, [r7, #4]
 80034c4:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	689b      	ldr	r3, [r3, #8]
 80034ca:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80034cc:	68fb      	ldr	r3, [r7, #12]
 80034ce:	4a08      	ldr	r2, [pc, #32]	@ (80034f0 <TIM_ITRx_SetConfig+0x34>)
 80034d0:	4013      	ands	r3, r2
 80034d2:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80034d4:	683a      	ldr	r2, [r7, #0]
 80034d6:	68fb      	ldr	r3, [r7, #12]
 80034d8:	4313      	orrs	r3, r2
 80034da:	2207      	movs	r2, #7
 80034dc:	4313      	orrs	r3, r2
 80034de:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	68fa      	ldr	r2, [r7, #12]
 80034e4:	609a      	str	r2, [r3, #8]
}
 80034e6:	46c0      	nop			@ (mov r8, r8)
 80034e8:	46bd      	mov	sp, r7
 80034ea:	b004      	add	sp, #16
 80034ec:	bd80      	pop	{r7, pc}
 80034ee:	46c0      	nop			@ (mov r8, r8)
 80034f0:	ffcfff8f 	.word	0xffcfff8f

080034f4 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80034f4:	b580      	push	{r7, lr}
 80034f6:	b086      	sub	sp, #24
 80034f8:	af00      	add	r7, sp, #0
 80034fa:	60f8      	str	r0, [r7, #12]
 80034fc:	60b9      	str	r1, [r7, #8]
 80034fe:	607a      	str	r2, [r7, #4]
 8003500:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8003502:	68fb      	ldr	r3, [r7, #12]
 8003504:	689b      	ldr	r3, [r3, #8]
 8003506:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003508:	697b      	ldr	r3, [r7, #20]
 800350a:	4a09      	ldr	r2, [pc, #36]	@ (8003530 <TIM_ETR_SetConfig+0x3c>)
 800350c:	4013      	ands	r3, r2
 800350e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003510:	683b      	ldr	r3, [r7, #0]
 8003512:	021a      	lsls	r2, r3, #8
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	431a      	orrs	r2, r3
 8003518:	68bb      	ldr	r3, [r7, #8]
 800351a:	4313      	orrs	r3, r2
 800351c:	697a      	ldr	r2, [r7, #20]
 800351e:	4313      	orrs	r3, r2
 8003520:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003522:	68fb      	ldr	r3, [r7, #12]
 8003524:	697a      	ldr	r2, [r7, #20]
 8003526:	609a      	str	r2, [r3, #8]
}
 8003528:	46c0      	nop			@ (mov r8, r8)
 800352a:	46bd      	mov	sp, r7
 800352c:	b006      	add	sp, #24
 800352e:	bd80      	pop	{r7, pc}
 8003530:	ffff00ff 	.word	0xffff00ff

08003534 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003534:	b580      	push	{r7, lr}
 8003536:	b084      	sub	sp, #16
 8003538:	af00      	add	r7, sp, #0
 800353a:	6078      	str	r0, [r7, #4]
 800353c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	223c      	movs	r2, #60	@ 0x3c
 8003542:	5c9b      	ldrb	r3, [r3, r2]
 8003544:	2b01      	cmp	r3, #1
 8003546:	d101      	bne.n	800354c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003548:	2302      	movs	r3, #2
 800354a:	e04a      	b.n	80035e2 <HAL_TIMEx_MasterConfigSynchronization+0xae>
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	223c      	movs	r2, #60	@ 0x3c
 8003550:	2101      	movs	r1, #1
 8003552:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	223d      	movs	r2, #61	@ 0x3d
 8003558:	2102      	movs	r1, #2
 800355a:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	681b      	ldr	r3, [r3, #0]
 8003560:	685b      	ldr	r3, [r3, #4]
 8003562:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	681b      	ldr	r3, [r3, #0]
 8003568:	689b      	ldr	r3, [r3, #8]
 800356a:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	681b      	ldr	r3, [r3, #0]
 8003570:	4a1e      	ldr	r2, [pc, #120]	@ (80035ec <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8003572:	4293      	cmp	r3, r2
 8003574:	d108      	bne.n	8003588 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8003576:	68fb      	ldr	r3, [r7, #12]
 8003578:	4a1d      	ldr	r2, [pc, #116]	@ (80035f0 <HAL_TIMEx_MasterConfigSynchronization+0xbc>)
 800357a:	4013      	ands	r3, r2
 800357c:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800357e:	683b      	ldr	r3, [r7, #0]
 8003580:	685b      	ldr	r3, [r3, #4]
 8003582:	68fa      	ldr	r2, [r7, #12]
 8003584:	4313      	orrs	r3, r2
 8003586:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003588:	68fb      	ldr	r3, [r7, #12]
 800358a:	2270      	movs	r2, #112	@ 0x70
 800358c:	4393      	bics	r3, r2
 800358e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003590:	683b      	ldr	r3, [r7, #0]
 8003592:	681b      	ldr	r3, [r3, #0]
 8003594:	68fa      	ldr	r2, [r7, #12]
 8003596:	4313      	orrs	r3, r2
 8003598:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	681b      	ldr	r3, [r3, #0]
 800359e:	68fa      	ldr	r2, [r7, #12]
 80035a0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	681b      	ldr	r3, [r3, #0]
 80035a6:	4a11      	ldr	r2, [pc, #68]	@ (80035ec <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 80035a8:	4293      	cmp	r3, r2
 80035aa:	d004      	beq.n	80035b6 <HAL_TIMEx_MasterConfigSynchronization+0x82>
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	681b      	ldr	r3, [r3, #0]
 80035b0:	4a10      	ldr	r2, [pc, #64]	@ (80035f4 <HAL_TIMEx_MasterConfigSynchronization+0xc0>)
 80035b2:	4293      	cmp	r3, r2
 80035b4:	d10c      	bne.n	80035d0 <HAL_TIMEx_MasterConfigSynchronization+0x9c>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80035b6:	68bb      	ldr	r3, [r7, #8]
 80035b8:	2280      	movs	r2, #128	@ 0x80
 80035ba:	4393      	bics	r3, r2
 80035bc:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80035be:	683b      	ldr	r3, [r7, #0]
 80035c0:	689b      	ldr	r3, [r3, #8]
 80035c2:	68ba      	ldr	r2, [r7, #8]
 80035c4:	4313      	orrs	r3, r2
 80035c6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	681b      	ldr	r3, [r3, #0]
 80035cc:	68ba      	ldr	r2, [r7, #8]
 80035ce:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	223d      	movs	r2, #61	@ 0x3d
 80035d4:	2101      	movs	r1, #1
 80035d6:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	223c      	movs	r2, #60	@ 0x3c
 80035dc:	2100      	movs	r1, #0
 80035de:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80035e0:	2300      	movs	r3, #0
}
 80035e2:	0018      	movs	r0, r3
 80035e4:	46bd      	mov	sp, r7
 80035e6:	b004      	add	sp, #16
 80035e8:	bd80      	pop	{r7, pc}
 80035ea:	46c0      	nop			@ (mov r8, r8)
 80035ec:	40012c00 	.word	0x40012c00
 80035f0:	ff0fffff 	.word	0xff0fffff
 80035f4:	40000400 	.word	0x40000400

080035f8 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80035f8:	b580      	push	{r7, lr}
 80035fa:	b082      	sub	sp, #8
 80035fc:	af00      	add	r7, sp, #0
 80035fe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003600:	46c0      	nop			@ (mov r8, r8)
 8003602:	46bd      	mov	sp, r7
 8003604:	b002      	add	sp, #8
 8003606:	bd80      	pop	{r7, pc}

08003608 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003608:	b580      	push	{r7, lr}
 800360a:	b082      	sub	sp, #8
 800360c:	af00      	add	r7, sp, #0
 800360e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003610:	46c0      	nop			@ (mov r8, r8)
 8003612:	46bd      	mov	sp, r7
 8003614:	b002      	add	sp, #8
 8003616:	bd80      	pop	{r7, pc}

08003618 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8003618:	b580      	push	{r7, lr}
 800361a:	b082      	sub	sp, #8
 800361c:	af00      	add	r7, sp, #0
 800361e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8003620:	46c0      	nop			@ (mov r8, r8)
 8003622:	46bd      	mov	sp, r7
 8003624:	b002      	add	sp, #8
 8003626:	bd80      	pop	{r7, pc}

08003628 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003628:	b580      	push	{r7, lr}
 800362a:	b082      	sub	sp, #8
 800362c:	af00      	add	r7, sp, #0
 800362e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	2b00      	cmp	r3, #0
 8003634:	d101      	bne.n	800363a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003636:	2301      	movs	r3, #1
 8003638:	e046      	b.n	80036c8 <HAL_UART_Init+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	2288      	movs	r2, #136	@ 0x88
 800363e:	589b      	ldr	r3, [r3, r2]
 8003640:	2b00      	cmp	r3, #0
 8003642:	d107      	bne.n	8003654 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	2284      	movs	r2, #132	@ 0x84
 8003648:	2100      	movs	r1, #0
 800364a:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	0018      	movs	r0, r3
 8003650:	f7fd fc24 	bl	8000e9c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	2288      	movs	r2, #136	@ 0x88
 8003658:	2124      	movs	r1, #36	@ 0x24
 800365a:	5099      	str	r1, [r3, r2]

  __HAL_UART_DISABLE(huart);
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	681b      	ldr	r3, [r3, #0]
 8003660:	681a      	ldr	r2, [r3, #0]
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	681b      	ldr	r3, [r3, #0]
 8003666:	2101      	movs	r1, #1
 8003668:	438a      	bics	r2, r1
 800366a:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003670:	2b00      	cmp	r3, #0
 8003672:	d003      	beq.n	800367c <HAL_UART_Init+0x54>
  {
    UART_AdvFeatureConfig(huart);
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	0018      	movs	r0, r3
 8003678:	f000 fb34 	bl	8003ce4 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	0018      	movs	r0, r3
 8003680:	f000 f9b2 	bl	80039e8 <UART_SetConfig>
 8003684:	0003      	movs	r3, r0
 8003686:	2b01      	cmp	r3, #1
 8003688:	d101      	bne.n	800368e <HAL_UART_Init+0x66>
  {
    return HAL_ERROR;
 800368a:	2301      	movs	r3, #1
 800368c:	e01c      	b.n	80036c8 <HAL_UART_Init+0xa0>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	681b      	ldr	r3, [r3, #0]
 8003692:	685a      	ldr	r2, [r3, #4]
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	681b      	ldr	r3, [r3, #0]
 8003698:	490d      	ldr	r1, [pc, #52]	@ (80036d0 <HAL_UART_Init+0xa8>)
 800369a:	400a      	ands	r2, r1
 800369c:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	681b      	ldr	r3, [r3, #0]
 80036a2:	689a      	ldr	r2, [r3, #8]
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	681b      	ldr	r3, [r3, #0]
 80036a8:	212a      	movs	r1, #42	@ 0x2a
 80036aa:	438a      	bics	r2, r1
 80036ac:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	681b      	ldr	r3, [r3, #0]
 80036b2:	681a      	ldr	r2, [r3, #0]
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	681b      	ldr	r3, [r3, #0]
 80036b8:	2101      	movs	r1, #1
 80036ba:	430a      	orrs	r2, r1
 80036bc:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	0018      	movs	r0, r3
 80036c2:	f000 fbc3 	bl	8003e4c <UART_CheckIdleState>
 80036c6:	0003      	movs	r3, r0
}
 80036c8:	0018      	movs	r0, r3
 80036ca:	46bd      	mov	sp, r7
 80036cc:	b002      	add	sp, #8
 80036ce:	bd80      	pop	{r7, pc}
 80036d0:	ffffb7ff 	.word	0xffffb7ff

080036d4 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80036d4:	b580      	push	{r7, lr}
 80036d6:	b08a      	sub	sp, #40	@ 0x28
 80036d8:	af02      	add	r7, sp, #8
 80036da:	60f8      	str	r0, [r7, #12]
 80036dc:	60b9      	str	r1, [r7, #8]
 80036de:	603b      	str	r3, [r7, #0]
 80036e0:	1dbb      	adds	r3, r7, #6
 80036e2:	801a      	strh	r2, [r3, #0]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80036e4:	68fb      	ldr	r3, [r7, #12]
 80036e6:	2288      	movs	r2, #136	@ 0x88
 80036e8:	589b      	ldr	r3, [r3, r2]
 80036ea:	2b20      	cmp	r3, #32
 80036ec:	d000      	beq.n	80036f0 <HAL_UART_Transmit+0x1c>
 80036ee:	e090      	b.n	8003812 <HAL_UART_Transmit+0x13e>
  {
    if ((pData == NULL) || (Size == 0U))
 80036f0:	68bb      	ldr	r3, [r7, #8]
 80036f2:	2b00      	cmp	r3, #0
 80036f4:	d003      	beq.n	80036fe <HAL_UART_Transmit+0x2a>
 80036f6:	1dbb      	adds	r3, r7, #6
 80036f8:	881b      	ldrh	r3, [r3, #0]
 80036fa:	2b00      	cmp	r3, #0
 80036fc:	d101      	bne.n	8003702 <HAL_UART_Transmit+0x2e>
    {
      return  HAL_ERROR;
 80036fe:	2301      	movs	r3, #1
 8003700:	e088      	b.n	8003814 <HAL_UART_Transmit+0x140>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003702:	68fb      	ldr	r3, [r7, #12]
 8003704:	689a      	ldr	r2, [r3, #8]
 8003706:	2380      	movs	r3, #128	@ 0x80
 8003708:	015b      	lsls	r3, r3, #5
 800370a:	429a      	cmp	r2, r3
 800370c:	d109      	bne.n	8003722 <HAL_UART_Transmit+0x4e>
 800370e:	68fb      	ldr	r3, [r7, #12]
 8003710:	691b      	ldr	r3, [r3, #16]
 8003712:	2b00      	cmp	r3, #0
 8003714:	d105      	bne.n	8003722 <HAL_UART_Transmit+0x4e>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8003716:	68bb      	ldr	r3, [r7, #8]
 8003718:	2201      	movs	r2, #1
 800371a:	4013      	ands	r3, r2
 800371c:	d001      	beq.n	8003722 <HAL_UART_Transmit+0x4e>
      {
        return  HAL_ERROR;
 800371e:	2301      	movs	r3, #1
 8003720:	e078      	b.n	8003814 <HAL_UART_Transmit+0x140>
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003722:	68fb      	ldr	r3, [r7, #12]
 8003724:	2290      	movs	r2, #144	@ 0x90
 8003726:	2100      	movs	r1, #0
 8003728:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800372a:	68fb      	ldr	r3, [r7, #12]
 800372c:	2288      	movs	r2, #136	@ 0x88
 800372e:	2121      	movs	r1, #33	@ 0x21
 8003730:	5099      	str	r1, [r3, r2]

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003732:	f7fd fd31 	bl	8001198 <HAL_GetTick>
 8003736:	0003      	movs	r3, r0
 8003738:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 800373a:	68fb      	ldr	r3, [r7, #12]
 800373c:	1dba      	adds	r2, r7, #6
 800373e:	2154      	movs	r1, #84	@ 0x54
 8003740:	8812      	ldrh	r2, [r2, #0]
 8003742:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 8003744:	68fb      	ldr	r3, [r7, #12]
 8003746:	1dba      	adds	r2, r7, #6
 8003748:	2156      	movs	r1, #86	@ 0x56
 800374a:	8812      	ldrh	r2, [r2, #0]
 800374c:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800374e:	68fb      	ldr	r3, [r7, #12]
 8003750:	689a      	ldr	r2, [r3, #8]
 8003752:	2380      	movs	r3, #128	@ 0x80
 8003754:	015b      	lsls	r3, r3, #5
 8003756:	429a      	cmp	r2, r3
 8003758:	d108      	bne.n	800376c <HAL_UART_Transmit+0x98>
 800375a:	68fb      	ldr	r3, [r7, #12]
 800375c:	691b      	ldr	r3, [r3, #16]
 800375e:	2b00      	cmp	r3, #0
 8003760:	d104      	bne.n	800376c <HAL_UART_Transmit+0x98>
    {
      pdata8bits  = NULL;
 8003762:	2300      	movs	r3, #0
 8003764:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8003766:	68bb      	ldr	r3, [r7, #8]
 8003768:	61bb      	str	r3, [r7, #24]
 800376a:	e003      	b.n	8003774 <HAL_UART_Transmit+0xa0>
    }
    else
    {
      pdata8bits  = pData;
 800376c:	68bb      	ldr	r3, [r7, #8]
 800376e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003770:	2300      	movs	r3, #0
 8003772:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8003774:	e030      	b.n	80037d8 <HAL_UART_Transmit+0x104>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003776:	697a      	ldr	r2, [r7, #20]
 8003778:	68f8      	ldr	r0, [r7, #12]
 800377a:	683b      	ldr	r3, [r7, #0]
 800377c:	9300      	str	r3, [sp, #0]
 800377e:	0013      	movs	r3, r2
 8003780:	2200      	movs	r2, #0
 8003782:	2180      	movs	r1, #128	@ 0x80
 8003784:	f000 fc0c 	bl	8003fa0 <UART_WaitOnFlagUntilTimeout>
 8003788:	1e03      	subs	r3, r0, #0
 800378a:	d005      	beq.n	8003798 <HAL_UART_Transmit+0xc4>
      {

        huart->gState = HAL_UART_STATE_READY;
 800378c:	68fb      	ldr	r3, [r7, #12]
 800378e:	2288      	movs	r2, #136	@ 0x88
 8003790:	2120      	movs	r1, #32
 8003792:	5099      	str	r1, [r3, r2]

        return HAL_TIMEOUT;
 8003794:	2303      	movs	r3, #3
 8003796:	e03d      	b.n	8003814 <HAL_UART_Transmit+0x140>
      }
      if (pdata8bits == NULL)
 8003798:	69fb      	ldr	r3, [r7, #28]
 800379a:	2b00      	cmp	r3, #0
 800379c:	d10b      	bne.n	80037b6 <HAL_UART_Transmit+0xe2>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800379e:	69bb      	ldr	r3, [r7, #24]
 80037a0:	881b      	ldrh	r3, [r3, #0]
 80037a2:	001a      	movs	r2, r3
 80037a4:	68fb      	ldr	r3, [r7, #12]
 80037a6:	681b      	ldr	r3, [r3, #0]
 80037a8:	05d2      	lsls	r2, r2, #23
 80037aa:	0dd2      	lsrs	r2, r2, #23
 80037ac:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 80037ae:	69bb      	ldr	r3, [r7, #24]
 80037b0:	3302      	adds	r3, #2
 80037b2:	61bb      	str	r3, [r7, #24]
 80037b4:	e007      	b.n	80037c6 <HAL_UART_Transmit+0xf2>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80037b6:	69fb      	ldr	r3, [r7, #28]
 80037b8:	781a      	ldrb	r2, [r3, #0]
 80037ba:	68fb      	ldr	r3, [r7, #12]
 80037bc:	681b      	ldr	r3, [r3, #0]
 80037be:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 80037c0:	69fb      	ldr	r3, [r7, #28]
 80037c2:	3301      	adds	r3, #1
 80037c4:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80037c6:	68fb      	ldr	r3, [r7, #12]
 80037c8:	2256      	movs	r2, #86	@ 0x56
 80037ca:	5a9b      	ldrh	r3, [r3, r2]
 80037cc:	b29b      	uxth	r3, r3
 80037ce:	3b01      	subs	r3, #1
 80037d0:	b299      	uxth	r1, r3
 80037d2:	68fb      	ldr	r3, [r7, #12]
 80037d4:	2256      	movs	r2, #86	@ 0x56
 80037d6:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 80037d8:	68fb      	ldr	r3, [r7, #12]
 80037da:	2256      	movs	r2, #86	@ 0x56
 80037dc:	5a9b      	ldrh	r3, [r3, r2]
 80037de:	b29b      	uxth	r3, r3
 80037e0:	2b00      	cmp	r3, #0
 80037e2:	d1c8      	bne.n	8003776 <HAL_UART_Transmit+0xa2>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80037e4:	697a      	ldr	r2, [r7, #20]
 80037e6:	68f8      	ldr	r0, [r7, #12]
 80037e8:	683b      	ldr	r3, [r7, #0]
 80037ea:	9300      	str	r3, [sp, #0]
 80037ec:	0013      	movs	r3, r2
 80037ee:	2200      	movs	r2, #0
 80037f0:	2140      	movs	r1, #64	@ 0x40
 80037f2:	f000 fbd5 	bl	8003fa0 <UART_WaitOnFlagUntilTimeout>
 80037f6:	1e03      	subs	r3, r0, #0
 80037f8:	d005      	beq.n	8003806 <HAL_UART_Transmit+0x132>
    {
      huart->gState = HAL_UART_STATE_READY;
 80037fa:	68fb      	ldr	r3, [r7, #12]
 80037fc:	2288      	movs	r2, #136	@ 0x88
 80037fe:	2120      	movs	r1, #32
 8003800:	5099      	str	r1, [r3, r2]

      return HAL_TIMEOUT;
 8003802:	2303      	movs	r3, #3
 8003804:	e006      	b.n	8003814 <HAL_UART_Transmit+0x140>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003806:	68fb      	ldr	r3, [r7, #12]
 8003808:	2288      	movs	r2, #136	@ 0x88
 800380a:	2120      	movs	r1, #32
 800380c:	5099      	str	r1, [r3, r2]

    return HAL_OK;
 800380e:	2300      	movs	r3, #0
 8003810:	e000      	b.n	8003814 <HAL_UART_Transmit+0x140>
  }
  else
  {
    return HAL_BUSY;
 8003812:	2302      	movs	r3, #2
  }
}
 8003814:	0018      	movs	r0, r3
 8003816:	46bd      	mov	sp, r7
 8003818:	b008      	add	sp, #32
 800381a:	bd80      	pop	{r7, pc}

0800381c <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800381c:	b580      	push	{r7, lr}
 800381e:	b08a      	sub	sp, #40	@ 0x28
 8003820:	af02      	add	r7, sp, #8
 8003822:	60f8      	str	r0, [r7, #12]
 8003824:	60b9      	str	r1, [r7, #8]
 8003826:	603b      	str	r3, [r7, #0]
 8003828:	1dbb      	adds	r3, r7, #6
 800382a:	801a      	strh	r2, [r3, #0]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800382c:	68fb      	ldr	r3, [r7, #12]
 800382e:	228c      	movs	r2, #140	@ 0x8c
 8003830:	589b      	ldr	r3, [r3, r2]
 8003832:	2b20      	cmp	r3, #32
 8003834:	d000      	beq.n	8003838 <HAL_UART_Receive+0x1c>
 8003836:	e0d0      	b.n	80039da <HAL_UART_Receive+0x1be>
  {
    if ((pData == NULL) || (Size == 0U))
 8003838:	68bb      	ldr	r3, [r7, #8]
 800383a:	2b00      	cmp	r3, #0
 800383c:	d003      	beq.n	8003846 <HAL_UART_Receive+0x2a>
 800383e:	1dbb      	adds	r3, r7, #6
 8003840:	881b      	ldrh	r3, [r3, #0]
 8003842:	2b00      	cmp	r3, #0
 8003844:	d101      	bne.n	800384a <HAL_UART_Receive+0x2e>
    {
      return  HAL_ERROR;
 8003846:	2301      	movs	r3, #1
 8003848:	e0c8      	b.n	80039dc <HAL_UART_Receive+0x1c0>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be received from RDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800384a:	68fb      	ldr	r3, [r7, #12]
 800384c:	689a      	ldr	r2, [r3, #8]
 800384e:	2380      	movs	r3, #128	@ 0x80
 8003850:	015b      	lsls	r3, r3, #5
 8003852:	429a      	cmp	r2, r3
 8003854:	d109      	bne.n	800386a <HAL_UART_Receive+0x4e>
 8003856:	68fb      	ldr	r3, [r7, #12]
 8003858:	691b      	ldr	r3, [r3, #16]
 800385a:	2b00      	cmp	r3, #0
 800385c:	d105      	bne.n	800386a <HAL_UART_Receive+0x4e>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 800385e:	68bb      	ldr	r3, [r7, #8]
 8003860:	2201      	movs	r2, #1
 8003862:	4013      	ands	r3, r2
 8003864:	d001      	beq.n	800386a <HAL_UART_Receive+0x4e>
      {
        return  HAL_ERROR;
 8003866:	2301      	movs	r3, #1
 8003868:	e0b8      	b.n	80039dc <HAL_UART_Receive+0x1c0>
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800386a:	68fb      	ldr	r3, [r7, #12]
 800386c:	2290      	movs	r2, #144	@ 0x90
 800386e:	2100      	movs	r1, #0
 8003870:	5099      	str	r1, [r3, r2]
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8003872:	68fb      	ldr	r3, [r7, #12]
 8003874:	228c      	movs	r2, #140	@ 0x8c
 8003876:	2122      	movs	r1, #34	@ 0x22
 8003878:	5099      	str	r1, [r3, r2]
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800387a:	68fb      	ldr	r3, [r7, #12]
 800387c:	2200      	movs	r2, #0
 800387e:	66da      	str	r2, [r3, #108]	@ 0x6c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003880:	f7fd fc8a 	bl	8001198 <HAL_GetTick>
 8003884:	0003      	movs	r3, r0
 8003886:	617b      	str	r3, [r7, #20]

    huart->RxXferSize  = Size;
 8003888:	68fb      	ldr	r3, [r7, #12]
 800388a:	1dba      	adds	r2, r7, #6
 800388c:	215c      	movs	r1, #92	@ 0x5c
 800388e:	8812      	ldrh	r2, [r2, #0]
 8003890:	525a      	strh	r2, [r3, r1]
    huart->RxXferCount = Size;
 8003892:	68fb      	ldr	r3, [r7, #12]
 8003894:	1dba      	adds	r2, r7, #6
 8003896:	215e      	movs	r1, #94	@ 0x5e
 8003898:	8812      	ldrh	r2, [r2, #0]
 800389a:	525a      	strh	r2, [r3, r1]

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 800389c:	68fb      	ldr	r3, [r7, #12]
 800389e:	689a      	ldr	r2, [r3, #8]
 80038a0:	2380      	movs	r3, #128	@ 0x80
 80038a2:	015b      	lsls	r3, r3, #5
 80038a4:	429a      	cmp	r2, r3
 80038a6:	d10d      	bne.n	80038c4 <HAL_UART_Receive+0xa8>
 80038a8:	68fb      	ldr	r3, [r7, #12]
 80038aa:	691b      	ldr	r3, [r3, #16]
 80038ac:	2b00      	cmp	r3, #0
 80038ae:	d104      	bne.n	80038ba <HAL_UART_Receive+0x9e>
 80038b0:	68fb      	ldr	r3, [r7, #12]
 80038b2:	2260      	movs	r2, #96	@ 0x60
 80038b4:	494b      	ldr	r1, [pc, #300]	@ (80039e4 <HAL_UART_Receive+0x1c8>)
 80038b6:	5299      	strh	r1, [r3, r2]
 80038b8:	e02e      	b.n	8003918 <HAL_UART_Receive+0xfc>
 80038ba:	68fb      	ldr	r3, [r7, #12]
 80038bc:	2260      	movs	r2, #96	@ 0x60
 80038be:	21ff      	movs	r1, #255	@ 0xff
 80038c0:	5299      	strh	r1, [r3, r2]
 80038c2:	e029      	b.n	8003918 <HAL_UART_Receive+0xfc>
 80038c4:	68fb      	ldr	r3, [r7, #12]
 80038c6:	689b      	ldr	r3, [r3, #8]
 80038c8:	2b00      	cmp	r3, #0
 80038ca:	d10d      	bne.n	80038e8 <HAL_UART_Receive+0xcc>
 80038cc:	68fb      	ldr	r3, [r7, #12]
 80038ce:	691b      	ldr	r3, [r3, #16]
 80038d0:	2b00      	cmp	r3, #0
 80038d2:	d104      	bne.n	80038de <HAL_UART_Receive+0xc2>
 80038d4:	68fb      	ldr	r3, [r7, #12]
 80038d6:	2260      	movs	r2, #96	@ 0x60
 80038d8:	21ff      	movs	r1, #255	@ 0xff
 80038da:	5299      	strh	r1, [r3, r2]
 80038dc:	e01c      	b.n	8003918 <HAL_UART_Receive+0xfc>
 80038de:	68fb      	ldr	r3, [r7, #12]
 80038e0:	2260      	movs	r2, #96	@ 0x60
 80038e2:	217f      	movs	r1, #127	@ 0x7f
 80038e4:	5299      	strh	r1, [r3, r2]
 80038e6:	e017      	b.n	8003918 <HAL_UART_Receive+0xfc>
 80038e8:	68fb      	ldr	r3, [r7, #12]
 80038ea:	689a      	ldr	r2, [r3, #8]
 80038ec:	2380      	movs	r3, #128	@ 0x80
 80038ee:	055b      	lsls	r3, r3, #21
 80038f0:	429a      	cmp	r2, r3
 80038f2:	d10d      	bne.n	8003910 <HAL_UART_Receive+0xf4>
 80038f4:	68fb      	ldr	r3, [r7, #12]
 80038f6:	691b      	ldr	r3, [r3, #16]
 80038f8:	2b00      	cmp	r3, #0
 80038fa:	d104      	bne.n	8003906 <HAL_UART_Receive+0xea>
 80038fc:	68fb      	ldr	r3, [r7, #12]
 80038fe:	2260      	movs	r2, #96	@ 0x60
 8003900:	217f      	movs	r1, #127	@ 0x7f
 8003902:	5299      	strh	r1, [r3, r2]
 8003904:	e008      	b.n	8003918 <HAL_UART_Receive+0xfc>
 8003906:	68fb      	ldr	r3, [r7, #12]
 8003908:	2260      	movs	r2, #96	@ 0x60
 800390a:	213f      	movs	r1, #63	@ 0x3f
 800390c:	5299      	strh	r1, [r3, r2]
 800390e:	e003      	b.n	8003918 <HAL_UART_Receive+0xfc>
 8003910:	68fb      	ldr	r3, [r7, #12]
 8003912:	2260      	movs	r2, #96	@ 0x60
 8003914:	2100      	movs	r1, #0
 8003916:	5299      	strh	r1, [r3, r2]
    uhMask = huart->Mask;
 8003918:	2312      	movs	r3, #18
 800391a:	18fb      	adds	r3, r7, r3
 800391c:	68fa      	ldr	r2, [r7, #12]
 800391e:	2160      	movs	r1, #96	@ 0x60
 8003920:	5a52      	ldrh	r2, [r2, r1]
 8003922:	801a      	strh	r2, [r3, #0]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003924:	68fb      	ldr	r3, [r7, #12]
 8003926:	689a      	ldr	r2, [r3, #8]
 8003928:	2380      	movs	r3, #128	@ 0x80
 800392a:	015b      	lsls	r3, r3, #5
 800392c:	429a      	cmp	r2, r3
 800392e:	d108      	bne.n	8003942 <HAL_UART_Receive+0x126>
 8003930:	68fb      	ldr	r3, [r7, #12]
 8003932:	691b      	ldr	r3, [r3, #16]
 8003934:	2b00      	cmp	r3, #0
 8003936:	d104      	bne.n	8003942 <HAL_UART_Receive+0x126>
    {
      pdata8bits  = NULL;
 8003938:	2300      	movs	r3, #0
 800393a:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800393c:	68bb      	ldr	r3, [r7, #8]
 800393e:	61bb      	str	r3, [r7, #24]
 8003940:	e003      	b.n	800394a <HAL_UART_Receive+0x12e>
    }
    else
    {
      pdata8bits  = pData;
 8003942:	68bb      	ldr	r3, [r7, #8]
 8003944:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003946:	2300      	movs	r3, #0
 8003948:	61bb      	str	r3, [r7, #24]
    }

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 800394a:	e03a      	b.n	80039c2 <HAL_UART_Receive+0x1a6>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 800394c:	697a      	ldr	r2, [r7, #20]
 800394e:	68f8      	ldr	r0, [r7, #12]
 8003950:	683b      	ldr	r3, [r7, #0]
 8003952:	9300      	str	r3, [sp, #0]
 8003954:	0013      	movs	r3, r2
 8003956:	2200      	movs	r2, #0
 8003958:	2120      	movs	r1, #32
 800395a:	f000 fb21 	bl	8003fa0 <UART_WaitOnFlagUntilTimeout>
 800395e:	1e03      	subs	r3, r0, #0
 8003960:	d005      	beq.n	800396e <HAL_UART_Receive+0x152>
      {
        huart->RxState = HAL_UART_STATE_READY;
 8003962:	68fb      	ldr	r3, [r7, #12]
 8003964:	228c      	movs	r2, #140	@ 0x8c
 8003966:	2120      	movs	r1, #32
 8003968:	5099      	str	r1, [r3, r2]

        return HAL_TIMEOUT;
 800396a:	2303      	movs	r3, #3
 800396c:	e036      	b.n	80039dc <HAL_UART_Receive+0x1c0>
      }
      if (pdata8bits == NULL)
 800396e:	69fb      	ldr	r3, [r7, #28]
 8003970:	2b00      	cmp	r3, #0
 8003972:	d10e      	bne.n	8003992 <HAL_UART_Receive+0x176>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 8003974:	68fb      	ldr	r3, [r7, #12]
 8003976:	681b      	ldr	r3, [r3, #0]
 8003978:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800397a:	b29b      	uxth	r3, r3
 800397c:	2212      	movs	r2, #18
 800397e:	18ba      	adds	r2, r7, r2
 8003980:	8812      	ldrh	r2, [r2, #0]
 8003982:	4013      	ands	r3, r2
 8003984:	b29a      	uxth	r2, r3
 8003986:	69bb      	ldr	r3, [r7, #24]
 8003988:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 800398a:	69bb      	ldr	r3, [r7, #24]
 800398c:	3302      	adds	r3, #2
 800398e:	61bb      	str	r3, [r7, #24]
 8003990:	e00e      	b.n	80039b0 <HAL_UART_Receive+0x194>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 8003992:	68fb      	ldr	r3, [r7, #12]
 8003994:	681b      	ldr	r3, [r3, #0]
 8003996:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003998:	b2db      	uxtb	r3, r3
 800399a:	2212      	movs	r2, #18
 800399c:	18ba      	adds	r2, r7, r2
 800399e:	8812      	ldrh	r2, [r2, #0]
 80039a0:	b2d2      	uxtb	r2, r2
 80039a2:	4013      	ands	r3, r2
 80039a4:	b2da      	uxtb	r2, r3
 80039a6:	69fb      	ldr	r3, [r7, #28]
 80039a8:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 80039aa:	69fb      	ldr	r3, [r7, #28]
 80039ac:	3301      	adds	r3, #1
 80039ae:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 80039b0:	68fb      	ldr	r3, [r7, #12]
 80039b2:	225e      	movs	r2, #94	@ 0x5e
 80039b4:	5a9b      	ldrh	r3, [r3, r2]
 80039b6:	b29b      	uxth	r3, r3
 80039b8:	3b01      	subs	r3, #1
 80039ba:	b299      	uxth	r1, r3
 80039bc:	68fb      	ldr	r3, [r7, #12]
 80039be:	225e      	movs	r2, #94	@ 0x5e
 80039c0:	5299      	strh	r1, [r3, r2]
    while (huart->RxXferCount > 0U)
 80039c2:	68fb      	ldr	r3, [r7, #12]
 80039c4:	225e      	movs	r2, #94	@ 0x5e
 80039c6:	5a9b      	ldrh	r3, [r3, r2]
 80039c8:	b29b      	uxth	r3, r3
 80039ca:	2b00      	cmp	r3, #0
 80039cc:	d1be      	bne.n	800394c <HAL_UART_Receive+0x130>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80039ce:	68fb      	ldr	r3, [r7, #12]
 80039d0:	228c      	movs	r2, #140	@ 0x8c
 80039d2:	2120      	movs	r1, #32
 80039d4:	5099      	str	r1, [r3, r2]

    return HAL_OK;
 80039d6:	2300      	movs	r3, #0
 80039d8:	e000      	b.n	80039dc <HAL_UART_Receive+0x1c0>
  }
  else
  {
    return HAL_BUSY;
 80039da:	2302      	movs	r3, #2
  }
}
 80039dc:	0018      	movs	r0, r3
 80039de:	46bd      	mov	sp, r7
 80039e0:	b008      	add	sp, #32
 80039e2:	bd80      	pop	{r7, pc}
 80039e4:	000001ff 	.word	0x000001ff

080039e8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80039e8:	b580      	push	{r7, lr}
 80039ea:	b088      	sub	sp, #32
 80039ec:	af00      	add	r7, sp, #0
 80039ee:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80039f0:	231e      	movs	r3, #30
 80039f2:	18fb      	adds	r3, r7, r3
 80039f4:	2200      	movs	r2, #0
 80039f6:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	689a      	ldr	r2, [r3, #8]
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	691b      	ldr	r3, [r3, #16]
 8003a00:	431a      	orrs	r2, r3
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	695b      	ldr	r3, [r3, #20]
 8003a06:	431a      	orrs	r2, r3
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	69db      	ldr	r3, [r3, #28]
 8003a0c:	4313      	orrs	r3, r2
 8003a0e:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	681b      	ldr	r3, [r3, #0]
 8003a14:	681b      	ldr	r3, [r3, #0]
 8003a16:	4aab      	ldr	r2, [pc, #684]	@ (8003cc4 <UART_SetConfig+0x2dc>)
 8003a18:	4013      	ands	r3, r2
 8003a1a:	0019      	movs	r1, r3
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	681b      	ldr	r3, [r3, #0]
 8003a20:	697a      	ldr	r2, [r7, #20]
 8003a22:	430a      	orrs	r2, r1
 8003a24:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	681b      	ldr	r3, [r3, #0]
 8003a2a:	685b      	ldr	r3, [r3, #4]
 8003a2c:	4aa6      	ldr	r2, [pc, #664]	@ (8003cc8 <UART_SetConfig+0x2e0>)
 8003a2e:	4013      	ands	r3, r2
 8003a30:	0019      	movs	r1, r3
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	68da      	ldr	r2, [r3, #12]
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	681b      	ldr	r3, [r3, #0]
 8003a3a:	430a      	orrs	r2, r1
 8003a3c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	699b      	ldr	r3, [r3, #24]
 8003a42:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	6a1b      	ldr	r3, [r3, #32]
 8003a48:	697a      	ldr	r2, [r7, #20]
 8003a4a:	4313      	orrs	r3, r2
 8003a4c:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	681b      	ldr	r3, [r3, #0]
 8003a52:	689b      	ldr	r3, [r3, #8]
 8003a54:	4a9d      	ldr	r2, [pc, #628]	@ (8003ccc <UART_SetConfig+0x2e4>)
 8003a56:	4013      	ands	r3, r2
 8003a58:	0019      	movs	r1, r3
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	681b      	ldr	r3, [r3, #0]
 8003a5e:	697a      	ldr	r2, [r7, #20]
 8003a60:	430a      	orrs	r2, r1
 8003a62:	609a      	str	r2, [r3, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	681b      	ldr	r3, [r3, #0]
 8003a68:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003a6a:	220f      	movs	r2, #15
 8003a6c:	4393      	bics	r3, r2
 8003a6e:	0019      	movs	r1, r3
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	681b      	ldr	r3, [r3, #0]
 8003a78:	430a      	orrs	r2, r1
 8003a7a:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	681b      	ldr	r3, [r3, #0]
 8003a80:	4a93      	ldr	r2, [pc, #588]	@ (8003cd0 <UART_SetConfig+0x2e8>)
 8003a82:	4293      	cmp	r3, r2
 8003a84:	d127      	bne.n	8003ad6 <UART_SetConfig+0xee>
 8003a86:	4b93      	ldr	r3, [pc, #588]	@ (8003cd4 <UART_SetConfig+0x2ec>)
 8003a88:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003a8a:	2203      	movs	r2, #3
 8003a8c:	4013      	ands	r3, r2
 8003a8e:	2b03      	cmp	r3, #3
 8003a90:	d017      	beq.n	8003ac2 <UART_SetConfig+0xda>
 8003a92:	d81b      	bhi.n	8003acc <UART_SetConfig+0xe4>
 8003a94:	2b02      	cmp	r3, #2
 8003a96:	d00a      	beq.n	8003aae <UART_SetConfig+0xc6>
 8003a98:	d818      	bhi.n	8003acc <UART_SetConfig+0xe4>
 8003a9a:	2b00      	cmp	r3, #0
 8003a9c:	d002      	beq.n	8003aa4 <UART_SetConfig+0xbc>
 8003a9e:	2b01      	cmp	r3, #1
 8003aa0:	d00a      	beq.n	8003ab8 <UART_SetConfig+0xd0>
 8003aa2:	e013      	b.n	8003acc <UART_SetConfig+0xe4>
 8003aa4:	231f      	movs	r3, #31
 8003aa6:	18fb      	adds	r3, r7, r3
 8003aa8:	2200      	movs	r2, #0
 8003aaa:	701a      	strb	r2, [r3, #0]
 8003aac:	e021      	b.n	8003af2 <UART_SetConfig+0x10a>
 8003aae:	231f      	movs	r3, #31
 8003ab0:	18fb      	adds	r3, r7, r3
 8003ab2:	2202      	movs	r2, #2
 8003ab4:	701a      	strb	r2, [r3, #0]
 8003ab6:	e01c      	b.n	8003af2 <UART_SetConfig+0x10a>
 8003ab8:	231f      	movs	r3, #31
 8003aba:	18fb      	adds	r3, r7, r3
 8003abc:	2204      	movs	r2, #4
 8003abe:	701a      	strb	r2, [r3, #0]
 8003ac0:	e017      	b.n	8003af2 <UART_SetConfig+0x10a>
 8003ac2:	231f      	movs	r3, #31
 8003ac4:	18fb      	adds	r3, r7, r3
 8003ac6:	2208      	movs	r2, #8
 8003ac8:	701a      	strb	r2, [r3, #0]
 8003aca:	e012      	b.n	8003af2 <UART_SetConfig+0x10a>
 8003acc:	231f      	movs	r3, #31
 8003ace:	18fb      	adds	r3, r7, r3
 8003ad0:	2210      	movs	r2, #16
 8003ad2:	701a      	strb	r2, [r3, #0]
 8003ad4:	e00d      	b.n	8003af2 <UART_SetConfig+0x10a>
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	681b      	ldr	r3, [r3, #0]
 8003ada:	4a7f      	ldr	r2, [pc, #508]	@ (8003cd8 <UART_SetConfig+0x2f0>)
 8003adc:	4293      	cmp	r3, r2
 8003ade:	d104      	bne.n	8003aea <UART_SetConfig+0x102>
 8003ae0:	231f      	movs	r3, #31
 8003ae2:	18fb      	adds	r3, r7, r3
 8003ae4:	2200      	movs	r2, #0
 8003ae6:	701a      	strb	r2, [r3, #0]
 8003ae8:	e003      	b.n	8003af2 <UART_SetConfig+0x10a>
 8003aea:	231f      	movs	r3, #31
 8003aec:	18fb      	adds	r3, r7, r3
 8003aee:	2210      	movs	r2, #16
 8003af0:	701a      	strb	r2, [r3, #0]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	69da      	ldr	r2, [r3, #28]
 8003af6:	2380      	movs	r3, #128	@ 0x80
 8003af8:	021b      	lsls	r3, r3, #8
 8003afa:	429a      	cmp	r2, r3
 8003afc:	d000      	beq.n	8003b00 <UART_SetConfig+0x118>
 8003afe:	e06f      	b.n	8003be0 <UART_SetConfig+0x1f8>
  {
    switch (clocksource)
 8003b00:	231f      	movs	r3, #31
 8003b02:	18fb      	adds	r3, r7, r3
 8003b04:	781b      	ldrb	r3, [r3, #0]
 8003b06:	2b08      	cmp	r3, #8
 8003b08:	d01f      	beq.n	8003b4a <UART_SetConfig+0x162>
 8003b0a:	dc22      	bgt.n	8003b52 <UART_SetConfig+0x16a>
 8003b0c:	2b04      	cmp	r3, #4
 8003b0e:	d017      	beq.n	8003b40 <UART_SetConfig+0x158>
 8003b10:	dc1f      	bgt.n	8003b52 <UART_SetConfig+0x16a>
 8003b12:	2b00      	cmp	r3, #0
 8003b14:	d002      	beq.n	8003b1c <UART_SetConfig+0x134>
 8003b16:	2b02      	cmp	r3, #2
 8003b18:	d005      	beq.n	8003b26 <UART_SetConfig+0x13e>
 8003b1a:	e01a      	b.n	8003b52 <UART_SetConfig+0x16a>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003b1c:	f7fe ffe0 	bl	8002ae0 <HAL_RCC_GetPCLK1Freq>
 8003b20:	0003      	movs	r3, r0
 8003b22:	61bb      	str	r3, [r7, #24]
        break;
 8003b24:	e01c      	b.n	8003b60 <UART_SetConfig+0x178>
      case UART_CLOCKSOURCE_HSI:
        pclk = (HSI_VALUE / ((__HAL_RCC_GET_HSIKER_DIVIDER() >> RCC_CR_HSIKERDIV_Pos) + 1U));
 8003b26:	4b6b      	ldr	r3, [pc, #428]	@ (8003cd4 <UART_SetConfig+0x2ec>)
 8003b28:	681b      	ldr	r3, [r3, #0]
 8003b2a:	095b      	lsrs	r3, r3, #5
 8003b2c:	2207      	movs	r2, #7
 8003b2e:	4013      	ands	r3, r2
 8003b30:	3301      	adds	r3, #1
 8003b32:	0019      	movs	r1, r3
 8003b34:	4869      	ldr	r0, [pc, #420]	@ (8003cdc <UART_SetConfig+0x2f4>)
 8003b36:	f7fc faf9 	bl	800012c <__udivsi3>
 8003b3a:	0003      	movs	r3, r0
 8003b3c:	61bb      	str	r3, [r7, #24]
        break;
 8003b3e:	e00f      	b.n	8003b60 <UART_SetConfig+0x178>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003b40:	f7fe ff70 	bl	8002a24 <HAL_RCC_GetSysClockFreq>
 8003b44:	0003      	movs	r3, r0
 8003b46:	61bb      	str	r3, [r7, #24]
        break;
 8003b48:	e00a      	b.n	8003b60 <UART_SetConfig+0x178>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003b4a:	2380      	movs	r3, #128	@ 0x80
 8003b4c:	021b      	lsls	r3, r3, #8
 8003b4e:	61bb      	str	r3, [r7, #24]
        break;
 8003b50:	e006      	b.n	8003b60 <UART_SetConfig+0x178>
      default:
        pclk = 0U;
 8003b52:	2300      	movs	r3, #0
 8003b54:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8003b56:	231e      	movs	r3, #30
 8003b58:	18fb      	adds	r3, r7, r3
 8003b5a:	2201      	movs	r2, #1
 8003b5c:	701a      	strb	r2, [r3, #0]
        break;
 8003b5e:	46c0      	nop			@ (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8003b60:	69bb      	ldr	r3, [r7, #24]
 8003b62:	2b00      	cmp	r3, #0
 8003b64:	d100      	bne.n	8003b68 <UART_SetConfig+0x180>
 8003b66:	e097      	b.n	8003c98 <UART_SetConfig+0x2b0>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003b6c:	4b5c      	ldr	r3, [pc, #368]	@ (8003ce0 <UART_SetConfig+0x2f8>)
 8003b6e:	0052      	lsls	r2, r2, #1
 8003b70:	5ad3      	ldrh	r3, [r2, r3]
 8003b72:	0019      	movs	r1, r3
 8003b74:	69b8      	ldr	r0, [r7, #24]
 8003b76:	f7fc fad9 	bl	800012c <__udivsi3>
 8003b7a:	0003      	movs	r3, r0
 8003b7c:	005a      	lsls	r2, r3, #1
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	685b      	ldr	r3, [r3, #4]
 8003b82:	085b      	lsrs	r3, r3, #1
 8003b84:	18d2      	adds	r2, r2, r3
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	685b      	ldr	r3, [r3, #4]
 8003b8a:	0019      	movs	r1, r3
 8003b8c:	0010      	movs	r0, r2
 8003b8e:	f7fc facd 	bl	800012c <__udivsi3>
 8003b92:	0003      	movs	r3, r0
 8003b94:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003b96:	693b      	ldr	r3, [r7, #16]
 8003b98:	2b0f      	cmp	r3, #15
 8003b9a:	d91c      	bls.n	8003bd6 <UART_SetConfig+0x1ee>
 8003b9c:	693a      	ldr	r2, [r7, #16]
 8003b9e:	2380      	movs	r3, #128	@ 0x80
 8003ba0:	025b      	lsls	r3, r3, #9
 8003ba2:	429a      	cmp	r2, r3
 8003ba4:	d217      	bcs.n	8003bd6 <UART_SetConfig+0x1ee>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8003ba6:	693b      	ldr	r3, [r7, #16]
 8003ba8:	b29a      	uxth	r2, r3
 8003baa:	200e      	movs	r0, #14
 8003bac:	183b      	adds	r3, r7, r0
 8003bae:	210f      	movs	r1, #15
 8003bb0:	438a      	bics	r2, r1
 8003bb2:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8003bb4:	693b      	ldr	r3, [r7, #16]
 8003bb6:	085b      	lsrs	r3, r3, #1
 8003bb8:	b29b      	uxth	r3, r3
 8003bba:	2207      	movs	r2, #7
 8003bbc:	4013      	ands	r3, r2
 8003bbe:	b299      	uxth	r1, r3
 8003bc0:	183b      	adds	r3, r7, r0
 8003bc2:	183a      	adds	r2, r7, r0
 8003bc4:	8812      	ldrh	r2, [r2, #0]
 8003bc6:	430a      	orrs	r2, r1
 8003bc8:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	681b      	ldr	r3, [r3, #0]
 8003bce:	183a      	adds	r2, r7, r0
 8003bd0:	8812      	ldrh	r2, [r2, #0]
 8003bd2:	60da      	str	r2, [r3, #12]
 8003bd4:	e060      	b.n	8003c98 <UART_SetConfig+0x2b0>
      }
      else
      {
        ret = HAL_ERROR;
 8003bd6:	231e      	movs	r3, #30
 8003bd8:	18fb      	adds	r3, r7, r3
 8003bda:	2201      	movs	r2, #1
 8003bdc:	701a      	strb	r2, [r3, #0]
 8003bde:	e05b      	b.n	8003c98 <UART_SetConfig+0x2b0>
      }
    }
  }
  else
  {
    switch (clocksource)
 8003be0:	231f      	movs	r3, #31
 8003be2:	18fb      	adds	r3, r7, r3
 8003be4:	781b      	ldrb	r3, [r3, #0]
 8003be6:	2b08      	cmp	r3, #8
 8003be8:	d01f      	beq.n	8003c2a <UART_SetConfig+0x242>
 8003bea:	dc22      	bgt.n	8003c32 <UART_SetConfig+0x24a>
 8003bec:	2b04      	cmp	r3, #4
 8003bee:	d017      	beq.n	8003c20 <UART_SetConfig+0x238>
 8003bf0:	dc1f      	bgt.n	8003c32 <UART_SetConfig+0x24a>
 8003bf2:	2b00      	cmp	r3, #0
 8003bf4:	d002      	beq.n	8003bfc <UART_SetConfig+0x214>
 8003bf6:	2b02      	cmp	r3, #2
 8003bf8:	d005      	beq.n	8003c06 <UART_SetConfig+0x21e>
 8003bfa:	e01a      	b.n	8003c32 <UART_SetConfig+0x24a>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003bfc:	f7fe ff70 	bl	8002ae0 <HAL_RCC_GetPCLK1Freq>
 8003c00:	0003      	movs	r3, r0
 8003c02:	61bb      	str	r3, [r7, #24]
        break;
 8003c04:	e01c      	b.n	8003c40 <UART_SetConfig+0x258>
      case UART_CLOCKSOURCE_HSI:
        pclk = (HSI_VALUE / ((__HAL_RCC_GET_HSIKER_DIVIDER() >> RCC_CR_HSIKERDIV_Pos) + 1U));
 8003c06:	4b33      	ldr	r3, [pc, #204]	@ (8003cd4 <UART_SetConfig+0x2ec>)
 8003c08:	681b      	ldr	r3, [r3, #0]
 8003c0a:	095b      	lsrs	r3, r3, #5
 8003c0c:	2207      	movs	r2, #7
 8003c0e:	4013      	ands	r3, r2
 8003c10:	3301      	adds	r3, #1
 8003c12:	0019      	movs	r1, r3
 8003c14:	4831      	ldr	r0, [pc, #196]	@ (8003cdc <UART_SetConfig+0x2f4>)
 8003c16:	f7fc fa89 	bl	800012c <__udivsi3>
 8003c1a:	0003      	movs	r3, r0
 8003c1c:	61bb      	str	r3, [r7, #24]
        break;
 8003c1e:	e00f      	b.n	8003c40 <UART_SetConfig+0x258>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003c20:	f7fe ff00 	bl	8002a24 <HAL_RCC_GetSysClockFreq>
 8003c24:	0003      	movs	r3, r0
 8003c26:	61bb      	str	r3, [r7, #24]
        break;
 8003c28:	e00a      	b.n	8003c40 <UART_SetConfig+0x258>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003c2a:	2380      	movs	r3, #128	@ 0x80
 8003c2c:	021b      	lsls	r3, r3, #8
 8003c2e:	61bb      	str	r3, [r7, #24]
        break;
 8003c30:	e006      	b.n	8003c40 <UART_SetConfig+0x258>
      default:
        pclk = 0U;
 8003c32:	2300      	movs	r3, #0
 8003c34:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8003c36:	231e      	movs	r3, #30
 8003c38:	18fb      	adds	r3, r7, r3
 8003c3a:	2201      	movs	r2, #1
 8003c3c:	701a      	strb	r2, [r3, #0]
        break;
 8003c3e:	46c0      	nop			@ (mov r8, r8)
    }

    if (pclk != 0U)
 8003c40:	69bb      	ldr	r3, [r7, #24]
 8003c42:	2b00      	cmp	r3, #0
 8003c44:	d028      	beq.n	8003c98 <UART_SetConfig+0x2b0>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003c4a:	4b25      	ldr	r3, [pc, #148]	@ (8003ce0 <UART_SetConfig+0x2f8>)
 8003c4c:	0052      	lsls	r2, r2, #1
 8003c4e:	5ad3      	ldrh	r3, [r2, r3]
 8003c50:	0019      	movs	r1, r3
 8003c52:	69b8      	ldr	r0, [r7, #24]
 8003c54:	f7fc fa6a 	bl	800012c <__udivsi3>
 8003c58:	0003      	movs	r3, r0
 8003c5a:	001a      	movs	r2, r3
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	685b      	ldr	r3, [r3, #4]
 8003c60:	085b      	lsrs	r3, r3, #1
 8003c62:	18d2      	adds	r2, r2, r3
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	685b      	ldr	r3, [r3, #4]
 8003c68:	0019      	movs	r1, r3
 8003c6a:	0010      	movs	r0, r2
 8003c6c:	f7fc fa5e 	bl	800012c <__udivsi3>
 8003c70:	0003      	movs	r3, r0
 8003c72:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003c74:	693b      	ldr	r3, [r7, #16]
 8003c76:	2b0f      	cmp	r3, #15
 8003c78:	d90a      	bls.n	8003c90 <UART_SetConfig+0x2a8>
 8003c7a:	693a      	ldr	r2, [r7, #16]
 8003c7c:	2380      	movs	r3, #128	@ 0x80
 8003c7e:	025b      	lsls	r3, r3, #9
 8003c80:	429a      	cmp	r2, r3
 8003c82:	d205      	bcs.n	8003c90 <UART_SetConfig+0x2a8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8003c84:	693b      	ldr	r3, [r7, #16]
 8003c86:	b29a      	uxth	r2, r3
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	681b      	ldr	r3, [r3, #0]
 8003c8c:	60da      	str	r2, [r3, #12]
 8003c8e:	e003      	b.n	8003c98 <UART_SetConfig+0x2b0>
      }
      else
      {
        ret = HAL_ERROR;
 8003c90:	231e      	movs	r3, #30
 8003c92:	18fb      	adds	r3, r7, r3
 8003c94:	2201      	movs	r2, #1
 8003c96:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	226a      	movs	r2, #106	@ 0x6a
 8003c9c:	2101      	movs	r1, #1
 8003c9e:	5299      	strh	r1, [r3, r2]
  huart->NbRxDataToProcess = 1;
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	2268      	movs	r2, #104	@ 0x68
 8003ca4:	2101      	movs	r1, #1
 8003ca6:	5299      	strh	r1, [r3, r2]

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	2200      	movs	r2, #0
 8003cac:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	2200      	movs	r2, #0
 8003cb2:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8003cb4:	231e      	movs	r3, #30
 8003cb6:	18fb      	adds	r3, r7, r3
 8003cb8:	781b      	ldrb	r3, [r3, #0]
}
 8003cba:	0018      	movs	r0, r3
 8003cbc:	46bd      	mov	sp, r7
 8003cbe:	b008      	add	sp, #32
 8003cc0:	bd80      	pop	{r7, pc}
 8003cc2:	46c0      	nop			@ (mov r8, r8)
 8003cc4:	cfff69f3 	.word	0xcfff69f3
 8003cc8:	ffffcfff 	.word	0xffffcfff
 8003ccc:	11fff4ff 	.word	0x11fff4ff
 8003cd0:	40013800 	.word	0x40013800
 8003cd4:	40021000 	.word	0x40021000
 8003cd8:	40004400 	.word	0x40004400
 8003cdc:	02dc6c00 	.word	0x02dc6c00
 8003ce0:	08005b6c 	.word	0x08005b6c

08003ce4 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8003ce4:	b580      	push	{r7, lr}
 8003ce6:	b082      	sub	sp, #8
 8003ce8:	af00      	add	r7, sp, #0
 8003cea:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003cf0:	2208      	movs	r2, #8
 8003cf2:	4013      	ands	r3, r2
 8003cf4:	d00b      	beq.n	8003d0e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	681b      	ldr	r3, [r3, #0]
 8003cfa:	685b      	ldr	r3, [r3, #4]
 8003cfc:	4a4a      	ldr	r2, [pc, #296]	@ (8003e28 <UART_AdvFeatureConfig+0x144>)
 8003cfe:	4013      	ands	r3, r2
 8003d00:	0019      	movs	r1, r3
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	681b      	ldr	r3, [r3, #0]
 8003d0a:	430a      	orrs	r2, r1
 8003d0c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003d12:	2201      	movs	r2, #1
 8003d14:	4013      	ands	r3, r2
 8003d16:	d00b      	beq.n	8003d30 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	681b      	ldr	r3, [r3, #0]
 8003d1c:	685b      	ldr	r3, [r3, #4]
 8003d1e:	4a43      	ldr	r2, [pc, #268]	@ (8003e2c <UART_AdvFeatureConfig+0x148>)
 8003d20:	4013      	ands	r3, r2
 8003d22:	0019      	movs	r1, r3
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	681b      	ldr	r3, [r3, #0]
 8003d2c:	430a      	orrs	r2, r1
 8003d2e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003d34:	2202      	movs	r2, #2
 8003d36:	4013      	ands	r3, r2
 8003d38:	d00b      	beq.n	8003d52 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	681b      	ldr	r3, [r3, #0]
 8003d3e:	685b      	ldr	r3, [r3, #4]
 8003d40:	4a3b      	ldr	r2, [pc, #236]	@ (8003e30 <UART_AdvFeatureConfig+0x14c>)
 8003d42:	4013      	ands	r3, r2
 8003d44:	0019      	movs	r1, r3
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	681b      	ldr	r3, [r3, #0]
 8003d4e:	430a      	orrs	r2, r1
 8003d50:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003d56:	2204      	movs	r2, #4
 8003d58:	4013      	ands	r3, r2
 8003d5a:	d00b      	beq.n	8003d74 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	681b      	ldr	r3, [r3, #0]
 8003d60:	685b      	ldr	r3, [r3, #4]
 8003d62:	4a34      	ldr	r2, [pc, #208]	@ (8003e34 <UART_AdvFeatureConfig+0x150>)
 8003d64:	4013      	ands	r3, r2
 8003d66:	0019      	movs	r1, r3
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	681b      	ldr	r3, [r3, #0]
 8003d70:	430a      	orrs	r2, r1
 8003d72:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003d78:	2210      	movs	r2, #16
 8003d7a:	4013      	ands	r3, r2
 8003d7c:	d00b      	beq.n	8003d96 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	681b      	ldr	r3, [r3, #0]
 8003d82:	689b      	ldr	r3, [r3, #8]
 8003d84:	4a2c      	ldr	r2, [pc, #176]	@ (8003e38 <UART_AdvFeatureConfig+0x154>)
 8003d86:	4013      	ands	r3, r2
 8003d88:	0019      	movs	r1, r3
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	681b      	ldr	r3, [r3, #0]
 8003d92:	430a      	orrs	r2, r1
 8003d94:	609a      	str	r2, [r3, #8]
  }

#if defined(HAL_DMA_MODULE_ENABLED)
  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003d9a:	2220      	movs	r2, #32
 8003d9c:	4013      	ands	r3, r2
 8003d9e:	d00b      	beq.n	8003db8 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	681b      	ldr	r3, [r3, #0]
 8003da4:	689b      	ldr	r3, [r3, #8]
 8003da6:	4a25      	ldr	r2, [pc, #148]	@ (8003e3c <UART_AdvFeatureConfig+0x158>)
 8003da8:	4013      	ands	r3, r2
 8003daa:	0019      	movs	r1, r3
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	681b      	ldr	r3, [r3, #0]
 8003db4:	430a      	orrs	r2, r1
 8003db6:	609a      	str	r2, [r3, #8]
  }
#endif /* HAL_DMA_MODULE_ENABLED */

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003dbc:	2240      	movs	r2, #64	@ 0x40
 8003dbe:	4013      	ands	r3, r2
 8003dc0:	d01d      	beq.n	8003dfe <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	681b      	ldr	r3, [r3, #0]
 8003dc6:	685b      	ldr	r3, [r3, #4]
 8003dc8:	4a1d      	ldr	r2, [pc, #116]	@ (8003e40 <UART_AdvFeatureConfig+0x15c>)
 8003dca:	4013      	ands	r3, r2
 8003dcc:	0019      	movs	r1, r3
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	681b      	ldr	r3, [r3, #0]
 8003dd6:	430a      	orrs	r2, r1
 8003dd8:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003dde:	2380      	movs	r3, #128	@ 0x80
 8003de0:	035b      	lsls	r3, r3, #13
 8003de2:	429a      	cmp	r2, r3
 8003de4:	d10b      	bne.n	8003dfe <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	681b      	ldr	r3, [r3, #0]
 8003dea:	685b      	ldr	r3, [r3, #4]
 8003dec:	4a15      	ldr	r2, [pc, #84]	@ (8003e44 <UART_AdvFeatureConfig+0x160>)
 8003dee:	4013      	ands	r3, r2
 8003df0:	0019      	movs	r1, r3
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	681b      	ldr	r3, [r3, #0]
 8003dfa:	430a      	orrs	r2, r1
 8003dfc:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003e02:	2280      	movs	r2, #128	@ 0x80
 8003e04:	4013      	ands	r3, r2
 8003e06:	d00b      	beq.n	8003e20 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	681b      	ldr	r3, [r3, #0]
 8003e0c:	685b      	ldr	r3, [r3, #4]
 8003e0e:	4a0e      	ldr	r2, [pc, #56]	@ (8003e48 <UART_AdvFeatureConfig+0x164>)
 8003e10:	4013      	ands	r3, r2
 8003e12:	0019      	movs	r1, r3
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	681b      	ldr	r3, [r3, #0]
 8003e1c:	430a      	orrs	r2, r1
 8003e1e:	605a      	str	r2, [r3, #4]
  }
}
 8003e20:	46c0      	nop			@ (mov r8, r8)
 8003e22:	46bd      	mov	sp, r7
 8003e24:	b002      	add	sp, #8
 8003e26:	bd80      	pop	{r7, pc}
 8003e28:	ffff7fff 	.word	0xffff7fff
 8003e2c:	fffdffff 	.word	0xfffdffff
 8003e30:	fffeffff 	.word	0xfffeffff
 8003e34:	fffbffff 	.word	0xfffbffff
 8003e38:	ffffefff 	.word	0xffffefff
 8003e3c:	ffffdfff 	.word	0xffffdfff
 8003e40:	ffefffff 	.word	0xffefffff
 8003e44:	ff9fffff 	.word	0xff9fffff
 8003e48:	fff7ffff 	.word	0xfff7ffff

08003e4c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8003e4c:	b580      	push	{r7, lr}
 8003e4e:	b092      	sub	sp, #72	@ 0x48
 8003e50:	af02      	add	r7, sp, #8
 8003e52:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	2290      	movs	r2, #144	@ 0x90
 8003e58:	2100      	movs	r1, #0
 8003e5a:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8003e5c:	f7fd f99c 	bl	8001198 <HAL_GetTick>
 8003e60:	0003      	movs	r3, r0
 8003e62:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	681b      	ldr	r3, [r3, #0]
 8003e68:	681b      	ldr	r3, [r3, #0]
 8003e6a:	2208      	movs	r2, #8
 8003e6c:	4013      	ands	r3, r2
 8003e6e:	2b08      	cmp	r3, #8
 8003e70:	d12d      	bne.n	8003ece <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003e72:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003e74:	2280      	movs	r2, #128	@ 0x80
 8003e76:	0391      	lsls	r1, r2, #14
 8003e78:	6878      	ldr	r0, [r7, #4]
 8003e7a:	4a47      	ldr	r2, [pc, #284]	@ (8003f98 <UART_CheckIdleState+0x14c>)
 8003e7c:	9200      	str	r2, [sp, #0]
 8003e7e:	2200      	movs	r2, #0
 8003e80:	f000 f88e 	bl	8003fa0 <UART_WaitOnFlagUntilTimeout>
 8003e84:	1e03      	subs	r3, r0, #0
 8003e86:	d022      	beq.n	8003ece <UART_CheckIdleState+0x82>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8003e88:	f3ef 8310 	mrs	r3, PRIMASK
 8003e8c:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 8003e8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8003e90:	63bb      	str	r3, [r7, #56]	@ 0x38
 8003e92:	2301      	movs	r3, #1
 8003e94:	62bb      	str	r3, [r7, #40]	@ 0x28
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003e96:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003e98:	f383 8810 	msr	PRIMASK, r3
}
 8003e9c:	46c0      	nop			@ (mov r8, r8)
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	681b      	ldr	r3, [r3, #0]
 8003ea2:	681a      	ldr	r2, [r3, #0]
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	681b      	ldr	r3, [r3, #0]
 8003ea8:	2180      	movs	r1, #128	@ 0x80
 8003eaa:	438a      	bics	r2, r1
 8003eac:	601a      	str	r2, [r3, #0]
 8003eae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003eb0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003eb2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003eb4:	f383 8810 	msr	PRIMASK, r3
}
 8003eb8:	46c0      	nop			@ (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	2288      	movs	r2, #136	@ 0x88
 8003ebe:	2120      	movs	r1, #32
 8003ec0:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	2284      	movs	r2, #132	@ 0x84
 8003ec6:	2100      	movs	r1, #0
 8003ec8:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003eca:	2303      	movs	r3, #3
 8003ecc:	e060      	b.n	8003f90 <UART_CheckIdleState+0x144>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	681b      	ldr	r3, [r3, #0]
 8003ed2:	681b      	ldr	r3, [r3, #0]
 8003ed4:	2204      	movs	r2, #4
 8003ed6:	4013      	ands	r3, r2
 8003ed8:	2b04      	cmp	r3, #4
 8003eda:	d146      	bne.n	8003f6a <UART_CheckIdleState+0x11e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003edc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003ede:	2280      	movs	r2, #128	@ 0x80
 8003ee0:	03d1      	lsls	r1, r2, #15
 8003ee2:	6878      	ldr	r0, [r7, #4]
 8003ee4:	4a2c      	ldr	r2, [pc, #176]	@ (8003f98 <UART_CheckIdleState+0x14c>)
 8003ee6:	9200      	str	r2, [sp, #0]
 8003ee8:	2200      	movs	r2, #0
 8003eea:	f000 f859 	bl	8003fa0 <UART_WaitOnFlagUntilTimeout>
 8003eee:	1e03      	subs	r3, r0, #0
 8003ef0:	d03b      	beq.n	8003f6a <UART_CheckIdleState+0x11e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8003ef2:	f3ef 8310 	mrs	r3, PRIMASK
 8003ef6:	60fb      	str	r3, [r7, #12]
  return(result);
 8003ef8:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8003efa:	637b      	str	r3, [r7, #52]	@ 0x34
 8003efc:	2301      	movs	r3, #1
 8003efe:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003f00:	693b      	ldr	r3, [r7, #16]
 8003f02:	f383 8810 	msr	PRIMASK, r3
}
 8003f06:	46c0      	nop			@ (mov r8, r8)
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	681b      	ldr	r3, [r3, #0]
 8003f0c:	681a      	ldr	r2, [r3, #0]
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	681b      	ldr	r3, [r3, #0]
 8003f12:	4922      	ldr	r1, [pc, #136]	@ (8003f9c <UART_CheckIdleState+0x150>)
 8003f14:	400a      	ands	r2, r1
 8003f16:	601a      	str	r2, [r3, #0]
 8003f18:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003f1a:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003f1c:	697b      	ldr	r3, [r7, #20]
 8003f1e:	f383 8810 	msr	PRIMASK, r3
}
 8003f22:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8003f24:	f3ef 8310 	mrs	r3, PRIMASK
 8003f28:	61bb      	str	r3, [r7, #24]
  return(result);
 8003f2a:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003f2c:	633b      	str	r3, [r7, #48]	@ 0x30
 8003f2e:	2301      	movs	r3, #1
 8003f30:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003f32:	69fb      	ldr	r3, [r7, #28]
 8003f34:	f383 8810 	msr	PRIMASK, r3
}
 8003f38:	46c0      	nop			@ (mov r8, r8)
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	681b      	ldr	r3, [r3, #0]
 8003f3e:	689a      	ldr	r2, [r3, #8]
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	681b      	ldr	r3, [r3, #0]
 8003f44:	2101      	movs	r1, #1
 8003f46:	438a      	bics	r2, r1
 8003f48:	609a      	str	r2, [r3, #8]
 8003f4a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003f4c:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003f4e:	6a3b      	ldr	r3, [r7, #32]
 8003f50:	f383 8810 	msr	PRIMASK, r3
}
 8003f54:	46c0      	nop			@ (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	228c      	movs	r2, #140	@ 0x8c
 8003f5a:	2120      	movs	r1, #32
 8003f5c:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	2284      	movs	r2, #132	@ 0x84
 8003f62:	2100      	movs	r1, #0
 8003f64:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003f66:	2303      	movs	r3, #3
 8003f68:	e012      	b.n	8003f90 <UART_CheckIdleState+0x144>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	2288      	movs	r2, #136	@ 0x88
 8003f6e:	2120      	movs	r1, #32
 8003f70:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_READY;
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	228c      	movs	r2, #140	@ 0x8c
 8003f76:	2120      	movs	r1, #32
 8003f78:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	2200      	movs	r2, #0
 8003f7e:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	2200      	movs	r2, #0
 8003f84:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	2284      	movs	r2, #132	@ 0x84
 8003f8a:	2100      	movs	r1, #0
 8003f8c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003f8e:	2300      	movs	r3, #0
}
 8003f90:	0018      	movs	r0, r3
 8003f92:	46bd      	mov	sp, r7
 8003f94:	b010      	add	sp, #64	@ 0x40
 8003f96:	bd80      	pop	{r7, pc}
 8003f98:	01ffffff 	.word	0x01ffffff
 8003f9c:	fffffedf 	.word	0xfffffedf

08003fa0 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8003fa0:	b580      	push	{r7, lr}
 8003fa2:	b084      	sub	sp, #16
 8003fa4:	af00      	add	r7, sp, #0
 8003fa6:	60f8      	str	r0, [r7, #12]
 8003fa8:	60b9      	str	r1, [r7, #8]
 8003faa:	603b      	str	r3, [r7, #0]
 8003fac:	1dfb      	adds	r3, r7, #7
 8003fae:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003fb0:	e051      	b.n	8004056 <UART_WaitOnFlagUntilTimeout+0xb6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003fb2:	69bb      	ldr	r3, [r7, #24]
 8003fb4:	3301      	adds	r3, #1
 8003fb6:	d04e      	beq.n	8004056 <UART_WaitOnFlagUntilTimeout+0xb6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003fb8:	f7fd f8ee 	bl	8001198 <HAL_GetTick>
 8003fbc:	0002      	movs	r2, r0
 8003fbe:	683b      	ldr	r3, [r7, #0]
 8003fc0:	1ad3      	subs	r3, r2, r3
 8003fc2:	69ba      	ldr	r2, [r7, #24]
 8003fc4:	429a      	cmp	r2, r3
 8003fc6:	d302      	bcc.n	8003fce <UART_WaitOnFlagUntilTimeout+0x2e>
 8003fc8:	69bb      	ldr	r3, [r7, #24]
 8003fca:	2b00      	cmp	r3, #0
 8003fcc:	d101      	bne.n	8003fd2 <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 8003fce:	2303      	movs	r3, #3
 8003fd0:	e051      	b.n	8004076 <UART_WaitOnFlagUntilTimeout+0xd6>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8003fd2:	68fb      	ldr	r3, [r7, #12]
 8003fd4:	681b      	ldr	r3, [r3, #0]
 8003fd6:	681b      	ldr	r3, [r3, #0]
 8003fd8:	2204      	movs	r2, #4
 8003fda:	4013      	ands	r3, r2
 8003fdc:	d03b      	beq.n	8004056 <UART_WaitOnFlagUntilTimeout+0xb6>
 8003fde:	68bb      	ldr	r3, [r7, #8]
 8003fe0:	2b80      	cmp	r3, #128	@ 0x80
 8003fe2:	d038      	beq.n	8004056 <UART_WaitOnFlagUntilTimeout+0xb6>
 8003fe4:	68bb      	ldr	r3, [r7, #8]
 8003fe6:	2b40      	cmp	r3, #64	@ 0x40
 8003fe8:	d035      	beq.n	8004056 <UART_WaitOnFlagUntilTimeout+0xb6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8003fea:	68fb      	ldr	r3, [r7, #12]
 8003fec:	681b      	ldr	r3, [r3, #0]
 8003fee:	69db      	ldr	r3, [r3, #28]
 8003ff0:	2208      	movs	r2, #8
 8003ff2:	4013      	ands	r3, r2
 8003ff4:	2b08      	cmp	r3, #8
 8003ff6:	d111      	bne.n	800401c <UART_WaitOnFlagUntilTimeout+0x7c>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8003ff8:	68fb      	ldr	r3, [r7, #12]
 8003ffa:	681b      	ldr	r3, [r3, #0]
 8003ffc:	2208      	movs	r2, #8
 8003ffe:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004000:	68fb      	ldr	r3, [r7, #12]
 8004002:	0018      	movs	r0, r3
 8004004:	f000 f83c 	bl	8004080 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8004008:	68fb      	ldr	r3, [r7, #12]
 800400a:	2290      	movs	r2, #144	@ 0x90
 800400c:	2108      	movs	r1, #8
 800400e:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004010:	68fb      	ldr	r3, [r7, #12]
 8004012:	2284      	movs	r2, #132	@ 0x84
 8004014:	2100      	movs	r1, #0
 8004016:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 8004018:	2301      	movs	r3, #1
 800401a:	e02c      	b.n	8004076 <UART_WaitOnFlagUntilTimeout+0xd6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800401c:	68fb      	ldr	r3, [r7, #12]
 800401e:	681b      	ldr	r3, [r3, #0]
 8004020:	69da      	ldr	r2, [r3, #28]
 8004022:	2380      	movs	r3, #128	@ 0x80
 8004024:	011b      	lsls	r3, r3, #4
 8004026:	401a      	ands	r2, r3
 8004028:	2380      	movs	r3, #128	@ 0x80
 800402a:	011b      	lsls	r3, r3, #4
 800402c:	429a      	cmp	r2, r3
 800402e:	d112      	bne.n	8004056 <UART_WaitOnFlagUntilTimeout+0xb6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004030:	68fb      	ldr	r3, [r7, #12]
 8004032:	681b      	ldr	r3, [r3, #0]
 8004034:	2280      	movs	r2, #128	@ 0x80
 8004036:	0112      	lsls	r2, r2, #4
 8004038:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800403a:	68fb      	ldr	r3, [r7, #12]
 800403c:	0018      	movs	r0, r3
 800403e:	f000 f81f 	bl	8004080 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8004042:	68fb      	ldr	r3, [r7, #12]
 8004044:	2290      	movs	r2, #144	@ 0x90
 8004046:	2120      	movs	r1, #32
 8004048:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800404a:	68fb      	ldr	r3, [r7, #12]
 800404c:	2284      	movs	r2, #132	@ 0x84
 800404e:	2100      	movs	r1, #0
 8004050:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8004052:	2303      	movs	r3, #3
 8004054:	e00f      	b.n	8004076 <UART_WaitOnFlagUntilTimeout+0xd6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004056:	68fb      	ldr	r3, [r7, #12]
 8004058:	681b      	ldr	r3, [r3, #0]
 800405a:	69db      	ldr	r3, [r3, #28]
 800405c:	68ba      	ldr	r2, [r7, #8]
 800405e:	4013      	ands	r3, r2
 8004060:	68ba      	ldr	r2, [r7, #8]
 8004062:	1ad3      	subs	r3, r2, r3
 8004064:	425a      	negs	r2, r3
 8004066:	4153      	adcs	r3, r2
 8004068:	b2db      	uxtb	r3, r3
 800406a:	001a      	movs	r2, r3
 800406c:	1dfb      	adds	r3, r7, #7
 800406e:	781b      	ldrb	r3, [r3, #0]
 8004070:	429a      	cmp	r2, r3
 8004072:	d09e      	beq.n	8003fb2 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004074:	2300      	movs	r3, #0
}
 8004076:	0018      	movs	r0, r3
 8004078:	46bd      	mov	sp, r7
 800407a:	b004      	add	sp, #16
 800407c:	bd80      	pop	{r7, pc}
	...

08004080 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004080:	b580      	push	{r7, lr}
 8004082:	b08e      	sub	sp, #56	@ 0x38
 8004084:	af00      	add	r7, sp, #0
 8004086:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8004088:	f3ef 8310 	mrs	r3, PRIMASK
 800408c:	617b      	str	r3, [r7, #20]
  return(result);
 800408e:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8004090:	637b      	str	r3, [r7, #52]	@ 0x34
 8004092:	2301      	movs	r3, #1
 8004094:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004096:	69bb      	ldr	r3, [r7, #24]
 8004098:	f383 8810 	msr	PRIMASK, r3
}
 800409c:	46c0      	nop			@ (mov r8, r8)
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	681b      	ldr	r3, [r3, #0]
 80040a2:	681a      	ldr	r2, [r3, #0]
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	681b      	ldr	r3, [r3, #0]
 80040a8:	4926      	ldr	r1, [pc, #152]	@ (8004144 <UART_EndRxTransfer+0xc4>)
 80040aa:	400a      	ands	r2, r1
 80040ac:	601a      	str	r2, [r3, #0]
 80040ae:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80040b0:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80040b2:	69fb      	ldr	r3, [r7, #28]
 80040b4:	f383 8810 	msr	PRIMASK, r3
}
 80040b8:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 80040ba:	f3ef 8310 	mrs	r3, PRIMASK
 80040be:	623b      	str	r3, [r7, #32]
  return(result);
 80040c0:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80040c2:	633b      	str	r3, [r7, #48]	@ 0x30
 80040c4:	2301      	movs	r3, #1
 80040c6:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80040c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80040ca:	f383 8810 	msr	PRIMASK, r3
}
 80040ce:	46c0      	nop			@ (mov r8, r8)
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	681b      	ldr	r3, [r3, #0]
 80040d4:	689a      	ldr	r2, [r3, #8]
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	681b      	ldr	r3, [r3, #0]
 80040da:	491b      	ldr	r1, [pc, #108]	@ (8004148 <UART_EndRxTransfer+0xc8>)
 80040dc:	400a      	ands	r2, r1
 80040de:	609a      	str	r2, [r3, #8]
 80040e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80040e2:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80040e4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80040e6:	f383 8810 	msr	PRIMASK, r3
}
 80040ea:	46c0      	nop			@ (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80040f0:	2b01      	cmp	r3, #1
 80040f2:	d118      	bne.n	8004126 <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 80040f4:	f3ef 8310 	mrs	r3, PRIMASK
 80040f8:	60bb      	str	r3, [r7, #8]
  return(result);
 80040fa:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80040fc:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80040fe:	2301      	movs	r3, #1
 8004100:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004102:	68fb      	ldr	r3, [r7, #12]
 8004104:	f383 8810 	msr	PRIMASK, r3
}
 8004108:	46c0      	nop			@ (mov r8, r8)
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	681b      	ldr	r3, [r3, #0]
 800410e:	681a      	ldr	r2, [r3, #0]
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	681b      	ldr	r3, [r3, #0]
 8004114:	2110      	movs	r1, #16
 8004116:	438a      	bics	r2, r1
 8004118:	601a      	str	r2, [r3, #0]
 800411a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800411c:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800411e:	693b      	ldr	r3, [r7, #16]
 8004120:	f383 8810 	msr	PRIMASK, r3
}
 8004124:	46c0      	nop			@ (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	228c      	movs	r2, #140	@ 0x8c
 800412a:	2120      	movs	r1, #32
 800412c:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	2200      	movs	r2, #0
 8004132:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	2200      	movs	r2, #0
 8004138:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800413a:	46c0      	nop			@ (mov r8, r8)
 800413c:	46bd      	mov	sp, r7
 800413e:	b00e      	add	sp, #56	@ 0x38
 8004140:	bd80      	pop	{r7, pc}
 8004142:	46c0      	nop			@ (mov r8, r8)
 8004144:	fffffedf 	.word	0xfffffedf
 8004148:	effffffe 	.word	0xeffffffe

0800414c <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800414c:	b580      	push	{r7, lr}
 800414e:	b084      	sub	sp, #16
 8004150:	af00      	add	r7, sp, #0
 8004152:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	2284      	movs	r2, #132	@ 0x84
 8004158:	5c9b      	ldrb	r3, [r3, r2]
 800415a:	2b01      	cmp	r3, #1
 800415c:	d101      	bne.n	8004162 <HAL_UARTEx_DisableFifoMode+0x16>
 800415e:	2302      	movs	r3, #2
 8004160:	e027      	b.n	80041b2 <HAL_UARTEx_DisableFifoMode+0x66>
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	2284      	movs	r2, #132	@ 0x84
 8004166:	2101      	movs	r1, #1
 8004168:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	2288      	movs	r2, #136	@ 0x88
 800416e:	2124      	movs	r1, #36	@ 0x24
 8004170:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	681b      	ldr	r3, [r3, #0]
 8004176:	681b      	ldr	r3, [r3, #0]
 8004178:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	681b      	ldr	r3, [r3, #0]
 800417e:	681a      	ldr	r2, [r3, #0]
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	681b      	ldr	r3, [r3, #0]
 8004184:	2101      	movs	r1, #1
 8004186:	438a      	bics	r2, r1
 8004188:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800418a:	68fb      	ldr	r3, [r7, #12]
 800418c:	4a0b      	ldr	r2, [pc, #44]	@ (80041bc <HAL_UARTEx_DisableFifoMode+0x70>)
 800418e:	4013      	ands	r3, r2
 8004190:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	2200      	movs	r2, #0
 8004196:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	681b      	ldr	r3, [r3, #0]
 800419c:	68fa      	ldr	r2, [r7, #12]
 800419e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	2288      	movs	r2, #136	@ 0x88
 80041a4:	2120      	movs	r1, #32
 80041a6:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	2284      	movs	r2, #132	@ 0x84
 80041ac:	2100      	movs	r1, #0
 80041ae:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80041b0:	2300      	movs	r3, #0
}
 80041b2:	0018      	movs	r0, r3
 80041b4:	46bd      	mov	sp, r7
 80041b6:	b004      	add	sp, #16
 80041b8:	bd80      	pop	{r7, pc}
 80041ba:	46c0      	nop			@ (mov r8, r8)
 80041bc:	dfffffff 	.word	0xdfffffff

080041c0 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80041c0:	b580      	push	{r7, lr}
 80041c2:	b084      	sub	sp, #16
 80041c4:	af00      	add	r7, sp, #0
 80041c6:	6078      	str	r0, [r7, #4]
 80041c8:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	2284      	movs	r2, #132	@ 0x84
 80041ce:	5c9b      	ldrb	r3, [r3, r2]
 80041d0:	2b01      	cmp	r3, #1
 80041d2:	d101      	bne.n	80041d8 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 80041d4:	2302      	movs	r3, #2
 80041d6:	e02e      	b.n	8004236 <HAL_UARTEx_SetTxFifoThreshold+0x76>
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	2284      	movs	r2, #132	@ 0x84
 80041dc:	2101      	movs	r1, #1
 80041de:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	2288      	movs	r2, #136	@ 0x88
 80041e4:	2124      	movs	r1, #36	@ 0x24
 80041e6:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	681b      	ldr	r3, [r3, #0]
 80041ec:	681b      	ldr	r3, [r3, #0]
 80041ee:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	681b      	ldr	r3, [r3, #0]
 80041f4:	681a      	ldr	r2, [r3, #0]
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	681b      	ldr	r3, [r3, #0]
 80041fa:	2101      	movs	r1, #1
 80041fc:	438a      	bics	r2, r1
 80041fe:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	681b      	ldr	r3, [r3, #0]
 8004204:	689b      	ldr	r3, [r3, #8]
 8004206:	00db      	lsls	r3, r3, #3
 8004208:	08d9      	lsrs	r1, r3, #3
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	681b      	ldr	r3, [r3, #0]
 800420e:	683a      	ldr	r2, [r7, #0]
 8004210:	430a      	orrs	r2, r1
 8004212:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	0018      	movs	r0, r3
 8004218:	f000 f854 	bl	80042c4 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	681b      	ldr	r3, [r3, #0]
 8004220:	68fa      	ldr	r2, [r7, #12]
 8004222:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	2288      	movs	r2, #136	@ 0x88
 8004228:	2120      	movs	r1, #32
 800422a:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	2284      	movs	r2, #132	@ 0x84
 8004230:	2100      	movs	r1, #0
 8004232:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004234:	2300      	movs	r3, #0
}
 8004236:	0018      	movs	r0, r3
 8004238:	46bd      	mov	sp, r7
 800423a:	b004      	add	sp, #16
 800423c:	bd80      	pop	{r7, pc}
	...

08004240 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8004240:	b580      	push	{r7, lr}
 8004242:	b084      	sub	sp, #16
 8004244:	af00      	add	r7, sp, #0
 8004246:	6078      	str	r0, [r7, #4]
 8004248:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	2284      	movs	r2, #132	@ 0x84
 800424e:	5c9b      	ldrb	r3, [r3, r2]
 8004250:	2b01      	cmp	r3, #1
 8004252:	d101      	bne.n	8004258 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8004254:	2302      	movs	r3, #2
 8004256:	e02f      	b.n	80042b8 <HAL_UARTEx_SetRxFifoThreshold+0x78>
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	2284      	movs	r2, #132	@ 0x84
 800425c:	2101      	movs	r1, #1
 800425e:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	2288      	movs	r2, #136	@ 0x88
 8004264:	2124      	movs	r1, #36	@ 0x24
 8004266:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	681b      	ldr	r3, [r3, #0]
 800426c:	681b      	ldr	r3, [r3, #0]
 800426e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	681b      	ldr	r3, [r3, #0]
 8004274:	681a      	ldr	r2, [r3, #0]
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	681b      	ldr	r3, [r3, #0]
 800427a:	2101      	movs	r1, #1
 800427c:	438a      	bics	r2, r1
 800427e:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	681b      	ldr	r3, [r3, #0]
 8004284:	689b      	ldr	r3, [r3, #8]
 8004286:	4a0e      	ldr	r2, [pc, #56]	@ (80042c0 <HAL_UARTEx_SetRxFifoThreshold+0x80>)
 8004288:	4013      	ands	r3, r2
 800428a:	0019      	movs	r1, r3
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	681b      	ldr	r3, [r3, #0]
 8004290:	683a      	ldr	r2, [r7, #0]
 8004292:	430a      	orrs	r2, r1
 8004294:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	0018      	movs	r0, r3
 800429a:	f000 f813 	bl	80042c4 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	681b      	ldr	r3, [r3, #0]
 80042a2:	68fa      	ldr	r2, [r7, #12]
 80042a4:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	2288      	movs	r2, #136	@ 0x88
 80042aa:	2120      	movs	r1, #32
 80042ac:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	2284      	movs	r2, #132	@ 0x84
 80042b2:	2100      	movs	r1, #0
 80042b4:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80042b6:	2300      	movs	r3, #0
}
 80042b8:	0018      	movs	r0, r3
 80042ba:	46bd      	mov	sp, r7
 80042bc:	b004      	add	sp, #16
 80042be:	bd80      	pop	{r7, pc}
 80042c0:	f1ffffff 	.word	0xf1ffffff

080042c4 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 80042c4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80042c6:	b085      	sub	sp, #20
 80042c8:	af00      	add	r7, sp, #0
 80042ca:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80042d0:	2b00      	cmp	r3, #0
 80042d2:	d108      	bne.n	80042e6 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	226a      	movs	r2, #106	@ 0x6a
 80042d8:	2101      	movs	r1, #1
 80042da:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = 1U;
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	2268      	movs	r2, #104	@ 0x68
 80042e0:	2101      	movs	r1, #1
 80042e2:	5299      	strh	r1, [r3, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 80042e4:	e043      	b.n	800436e <UARTEx_SetNbDataToProcess+0xaa>
    rx_fifo_depth = RX_FIFO_DEPTH;
 80042e6:	260f      	movs	r6, #15
 80042e8:	19bb      	adds	r3, r7, r6
 80042ea:	2208      	movs	r2, #8
 80042ec:	701a      	strb	r2, [r3, #0]
    tx_fifo_depth = TX_FIFO_DEPTH;
 80042ee:	200e      	movs	r0, #14
 80042f0:	183b      	adds	r3, r7, r0
 80042f2:	2208      	movs	r2, #8
 80042f4:	701a      	strb	r2, [r3, #0]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	681b      	ldr	r3, [r3, #0]
 80042fa:	689b      	ldr	r3, [r3, #8]
 80042fc:	0e5b      	lsrs	r3, r3, #25
 80042fe:	b2da      	uxtb	r2, r3
 8004300:	240d      	movs	r4, #13
 8004302:	193b      	adds	r3, r7, r4
 8004304:	2107      	movs	r1, #7
 8004306:	400a      	ands	r2, r1
 8004308:	701a      	strb	r2, [r3, #0]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	681b      	ldr	r3, [r3, #0]
 800430e:	689b      	ldr	r3, [r3, #8]
 8004310:	0f5b      	lsrs	r3, r3, #29
 8004312:	b2da      	uxtb	r2, r3
 8004314:	250c      	movs	r5, #12
 8004316:	197b      	adds	r3, r7, r5
 8004318:	2107      	movs	r1, #7
 800431a:	400a      	ands	r2, r1
 800431c:	701a      	strb	r2, [r3, #0]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800431e:	183b      	adds	r3, r7, r0
 8004320:	781b      	ldrb	r3, [r3, #0]
 8004322:	197a      	adds	r2, r7, r5
 8004324:	7812      	ldrb	r2, [r2, #0]
 8004326:	4914      	ldr	r1, [pc, #80]	@ (8004378 <UARTEx_SetNbDataToProcess+0xb4>)
 8004328:	5c8a      	ldrb	r2, [r1, r2]
 800432a:	435a      	muls	r2, r3
 800432c:	0010      	movs	r0, r2
                               (uint16_t)denominator[tx_fifo_threshold];
 800432e:	197b      	adds	r3, r7, r5
 8004330:	781b      	ldrb	r3, [r3, #0]
 8004332:	4a12      	ldr	r2, [pc, #72]	@ (800437c <UARTEx_SetNbDataToProcess+0xb8>)
 8004334:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8004336:	0019      	movs	r1, r3
 8004338:	f7fb ff82 	bl	8000240 <__divsi3>
 800433c:	0003      	movs	r3, r0
 800433e:	b299      	uxth	r1, r3
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	226a      	movs	r2, #106	@ 0x6a
 8004344:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8004346:	19bb      	adds	r3, r7, r6
 8004348:	781b      	ldrb	r3, [r3, #0]
 800434a:	193a      	adds	r2, r7, r4
 800434c:	7812      	ldrb	r2, [r2, #0]
 800434e:	490a      	ldr	r1, [pc, #40]	@ (8004378 <UARTEx_SetNbDataToProcess+0xb4>)
 8004350:	5c8a      	ldrb	r2, [r1, r2]
 8004352:	435a      	muls	r2, r3
 8004354:	0010      	movs	r0, r2
                               (uint16_t)denominator[rx_fifo_threshold];
 8004356:	193b      	adds	r3, r7, r4
 8004358:	781b      	ldrb	r3, [r3, #0]
 800435a:	4a08      	ldr	r2, [pc, #32]	@ (800437c <UARTEx_SetNbDataToProcess+0xb8>)
 800435c:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800435e:	0019      	movs	r1, r3
 8004360:	f7fb ff6e 	bl	8000240 <__divsi3>
 8004364:	0003      	movs	r3, r0
 8004366:	b299      	uxth	r1, r3
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	2268      	movs	r2, #104	@ 0x68
 800436c:	5299      	strh	r1, [r3, r2]
}
 800436e:	46c0      	nop			@ (mov r8, r8)
 8004370:	46bd      	mov	sp, r7
 8004372:	b005      	add	sp, #20
 8004374:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004376:	46c0      	nop			@ (mov r8, r8)
 8004378:	08005b84 	.word	0x08005b84
 800437c:	08005b8c 	.word	0x08005b8c

08004380 <ds1307_init>:
extern I2C_HandleTypeDef hi2c1;

// Returns 1 : CH = 1; init failed
// Returns 0 : CH = 0; init success
uint8_t ds1307_init()
{
 8004380:	b590      	push	{r4, r7, lr}
 8004382:	b083      	sub	sp, #12
 8004384:	af00      	add	r7, sp, #0
	// Make clock halt = 0
	uint8_t sec = ds1307_read(DS1307_ADDR_SEC);
 8004386:	1dfc      	adds	r4, r7, #7
 8004388:	2000      	movs	r0, #0
 800438a:	f000 f951 	bl	8004630 <ds1307_read>
 800438e:	0003      	movs	r3, r0
 8004390:	7023      	strb	r3, [r4, #0]
	sec &= ~(1 << 7);   // Clear CH
 8004392:	1dfb      	adds	r3, r7, #7
 8004394:	1dfa      	adds	r2, r7, #7
 8004396:	7812      	ldrb	r2, [r2, #0]
 8004398:	217f      	movs	r1, #127	@ 0x7f
 800439a:	400a      	ands	r2, r1
 800439c:	701a      	strb	r2, [r3, #0]

	ds1307_write(sec, DS1307_ADDR_SEC);
 800439e:	1dfb      	adds	r3, r7, #7
 80043a0:	781b      	ldrb	r3, [r3, #0]
 80043a2:	2100      	movs	r1, #0
 80043a4:	0018      	movs	r0, r3
 80043a6:	f000 f925 	bl	80045f4 <ds1307_write>

	// Read Back Clock Halt Bit
	uint8_t clock_state = ds1307_read(DS1307_ADDR_SEC);
 80043aa:	1dbc      	adds	r4, r7, #6
 80043ac:	2000      	movs	r0, #0
 80043ae:	f000 f93f 	bl	8004630 <ds1307_read>
 80043b2:	0003      	movs	r3, r0
 80043b4:	7023      	strb	r3, [r4, #0]

	return (clock_state >> 7) & 0x1;
 80043b6:	1dbb      	adds	r3, r7, #6
 80043b8:	781b      	ldrb	r3, [r3, #0]
 80043ba:	09db      	lsrs	r3, r3, #7
 80043bc:	b2db      	uxtb	r3, r3
}
 80043be:	0018      	movs	r0, r3
 80043c0:	46bd      	mov	sp, r7
 80043c2:	b003      	add	sp, #12
 80043c4:	bd90      	pop	{r4, r7, pc}

080043c6 <ds1307_set_current_time>:


void ds1307_set_current_time(RTC_Time_t *rtc_time)
{
 80043c6:	b5b0      	push	{r4, r5, r7, lr}
 80043c8:	b084      	sub	sp, #16
 80043ca:	af00      	add	r7, sp, #0
 80043cc:	6078      	str	r0, [r7, #4]
	uint8_t seconds, hrs;
	seconds = binary_to_bcd(rtc_time->seconds);
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	781b      	ldrb	r3, [r3, #0]
 80043d2:	250e      	movs	r5, #14
 80043d4:	197c      	adds	r4, r7, r5
 80043d6:	0018      	movs	r0, r3
 80043d8:	f000 f948 	bl	800466c <binary_to_bcd>
 80043dc:	0003      	movs	r3, r0
 80043de:	7023      	strb	r3, [r4, #0]
	seconds &= ~(1 << 7);
 80043e0:	0028      	movs	r0, r5
 80043e2:	183b      	adds	r3, r7, r0
 80043e4:	183a      	adds	r2, r7, r0
 80043e6:	7812      	ldrb	r2, [r2, #0]
 80043e8:	217f      	movs	r1, #127	@ 0x7f
 80043ea:	400a      	ands	r2, r1
 80043ec:	701a      	strb	r2, [r3, #0]
	ds1307_write(seconds, DS1307_ADDR_SEC);
 80043ee:	183b      	adds	r3, r7, r0
 80043f0:	781b      	ldrb	r3, [r3, #0]
 80043f2:	2100      	movs	r1, #0
 80043f4:	0018      	movs	r0, r3
 80043f6:	f000 f8fd 	bl	80045f4 <ds1307_write>

	ds1307_write(binary_to_bcd(rtc_time->minutes), DS1307_ADDR_MIN);
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	785b      	ldrb	r3, [r3, #1]
 80043fe:	0018      	movs	r0, r3
 8004400:	f000 f934 	bl	800466c <binary_to_bcd>
 8004404:	0003      	movs	r3, r0
 8004406:	2101      	movs	r1, #1
 8004408:	0018      	movs	r0, r3
 800440a:	f000 f8f3 	bl	80045f4 <ds1307_write>

	hrs = binary_to_bcd(rtc_time->hours);
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	789b      	ldrb	r3, [r3, #2]
 8004412:	250f      	movs	r5, #15
 8004414:	197c      	adds	r4, r7, r5
 8004416:	0018      	movs	r0, r3
 8004418:	f000 f928 	bl	800466c <binary_to_bcd>
 800441c:	0003      	movs	r3, r0
 800441e:	7023      	strb	r3, [r4, #0]
	if(rtc_time->time_format == TIME_FORMAT_24HRS)
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	78db      	ldrb	r3, [r3, #3]
 8004424:	2b02      	cmp	r3, #2
 8004426:	d106      	bne.n	8004436 <ds1307_set_current_time+0x70>
	{
		hrs &= ~(1 << 6);
 8004428:	197b      	adds	r3, r7, r5
 800442a:	197a      	adds	r2, r7, r5
 800442c:	7812      	ldrb	r2, [r2, #0]
 800442e:	2140      	movs	r1, #64	@ 0x40
 8004430:	438a      	bics	r2, r1
 8004432:	701a      	strb	r2, [r3, #0]
 8004434:	e019      	b.n	800446a <ds1307_set_current_time+0xa4>
	}
	else
	{
		hrs |= (1 << 6);
 8004436:	200f      	movs	r0, #15
 8004438:	183b      	adds	r3, r7, r0
 800443a:	183a      	adds	r2, r7, r0
 800443c:	7812      	ldrb	r2, [r2, #0]
 800443e:	2140      	movs	r1, #64	@ 0x40
 8004440:	430a      	orrs	r2, r1
 8004442:	701a      	strb	r2, [r3, #0]
		hrs = (rtc_time->time_format == TIME_FORMAT_12HRS_PM) ? hrs | (1 << 5) : hrs & ~(1 << 5);
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	78db      	ldrb	r3, [r3, #3]
 8004448:	2b01      	cmp	r3, #1
 800444a:	d105      	bne.n	8004458 <ds1307_set_current_time+0x92>
 800444c:	183b      	adds	r3, r7, r0
 800444e:	781b      	ldrb	r3, [r3, #0]
 8004450:	2220      	movs	r2, #32
 8004452:	4313      	orrs	r3, r2
 8004454:	b2db      	uxtb	r3, r3
 8004456:	e005      	b.n	8004464 <ds1307_set_current_time+0x9e>
 8004458:	230f      	movs	r3, #15
 800445a:	18fb      	adds	r3, r7, r3
 800445c:	781b      	ldrb	r3, [r3, #0]
 800445e:	2220      	movs	r2, #32
 8004460:	4393      	bics	r3, r2
 8004462:	b2db      	uxtb	r3, r3
 8004464:	220f      	movs	r2, #15
 8004466:	18ba      	adds	r2, r7, r2
 8004468:	7013      	strb	r3, [r2, #0]
	}
	ds1307_write(hrs, DS1307_ADDR_HOURS);
 800446a:	230f      	movs	r3, #15
 800446c:	18fb      	adds	r3, r7, r3
 800446e:	781b      	ldrb	r3, [r3, #0]
 8004470:	2102      	movs	r1, #2
 8004472:	0018      	movs	r0, r3
 8004474:	f000 f8be 	bl	80045f4 <ds1307_write>

}
 8004478:	46c0      	nop			@ (mov r8, r8)
 800447a:	46bd      	mov	sp, r7
 800447c:	b004      	add	sp, #16
 800447e:	bdb0      	pop	{r4, r5, r7, pc}

08004480 <ds1307_get_current_time>:


void ds1307_get_current_time(RTC_Time_t *rtc_time)
{
 8004480:	b5b0      	push	{r4, r5, r7, lr}
 8004482:	b084      	sub	sp, #16
 8004484:	af00      	add	r7, sp, #0
 8004486:	6078      	str	r0, [r7, #4]
	uint8_t seconds, hrs;
	seconds = ds1307_read(DS1307_ADDR_SEC);
 8004488:	250e      	movs	r5, #14
 800448a:	197c      	adds	r4, r7, r5
 800448c:	2000      	movs	r0, #0
 800448e:	f000 f8cf 	bl	8004630 <ds1307_read>
 8004492:	0003      	movs	r3, r0
 8004494:	7023      	strb	r3, [r4, #0]
	seconds &= ~(1 << 7); // Clear 7th bit
 8004496:	0028      	movs	r0, r5
 8004498:	183b      	adds	r3, r7, r0
 800449a:	183a      	adds	r2, r7, r0
 800449c:	7812      	ldrb	r2, [r2, #0]
 800449e:	217f      	movs	r1, #127	@ 0x7f
 80044a0:	400a      	ands	r2, r1
 80044a2:	701a      	strb	r2, [r3, #0]
	rtc_time->seconds = bcd_to_binary(seconds);
 80044a4:	183b      	adds	r3, r7, r0
 80044a6:	781b      	ldrb	r3, [r3, #0]
 80044a8:	0018      	movs	r0, r3
 80044aa:	f000 f916 	bl	80046da <bcd_to_binary>
 80044ae:	0003      	movs	r3, r0
 80044b0:	001a      	movs	r2, r3
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	701a      	strb	r2, [r3, #0]
	rtc_time->minutes = bcd_to_binary(ds1307_read(DS1307_ADDR_MIN));
 80044b6:	2001      	movs	r0, #1
 80044b8:	f000 f8ba 	bl	8004630 <ds1307_read>
 80044bc:	0003      	movs	r3, r0
 80044be:	0018      	movs	r0, r3
 80044c0:	f000 f90b 	bl	80046da <bcd_to_binary>
 80044c4:	0003      	movs	r3, r0
 80044c6:	001a      	movs	r2, r3
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	705a      	strb	r2, [r3, #1]

	hrs = ds1307_read(DS1307_ADDR_HOURS);
 80044cc:	250f      	movs	r5, #15
 80044ce:	197c      	adds	r4, r7, r5
 80044d0:	2002      	movs	r0, #2
 80044d2:	f000 f8ad 	bl	8004630 <ds1307_read>
 80044d6:	0003      	movs	r3, r0
 80044d8:	7023      	strb	r3, [r4, #0]
	if(hrs & (1 << 6))
 80044da:	0029      	movs	r1, r5
 80044dc:	187b      	adds	r3, r7, r1
 80044de:	781b      	ldrb	r3, [r3, #0]
 80044e0:	2240      	movs	r2, #64	@ 0x40
 80044e2:	4013      	ands	r3, r2
 80044e4:	d010      	beq.n	8004508 <ds1307_get_current_time+0x88>
	{
		// 12 hour format
		rtc_time->time_format = !((hrs & (1 << 5)) == 0);
 80044e6:	187b      	adds	r3, r7, r1
 80044e8:	781b      	ldrb	r3, [r3, #0]
 80044ea:	2220      	movs	r2, #32
 80044ec:	4013      	ands	r3, r2
 80044ee:	1e5a      	subs	r2, r3, #1
 80044f0:	4193      	sbcs	r3, r2
 80044f2:	b2db      	uxtb	r3, r3
 80044f4:	001a      	movs	r2, r3
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	70da      	strb	r2, [r3, #3]
		hrs &= ~(0x3 << 5); // clear 5th and 6th position
 80044fa:	187b      	adds	r3, r7, r1
 80044fc:	187a      	adds	r2, r7, r1
 80044fe:	7812      	ldrb	r2, [r2, #0]
 8004500:	2160      	movs	r1, #96	@ 0x60
 8004502:	438a      	bics	r2, r1
 8004504:	701a      	strb	r2, [r3, #0]
 8004506:	e002      	b.n	800450e <ds1307_get_current_time+0x8e>
	}
	else
	{
		// 24 hour format
		rtc_time->time_format = TIME_FORMAT_24HRS;
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	2202      	movs	r2, #2
 800450c:	70da      	strb	r2, [r3, #3]
	}
	rtc_time->hours = bcd_to_binary(hrs);
 800450e:	230f      	movs	r3, #15
 8004510:	18fb      	adds	r3, r7, r3
 8004512:	781b      	ldrb	r3, [r3, #0]
 8004514:	0018      	movs	r0, r3
 8004516:	f000 f8e0 	bl	80046da <bcd_to_binary>
 800451a:	0003      	movs	r3, r0
 800451c:	001a      	movs	r2, r3
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	709a      	strb	r2, [r3, #2]
}
 8004522:	46c0      	nop			@ (mov r8, r8)
 8004524:	46bd      	mov	sp, r7
 8004526:	b004      	add	sp, #16
 8004528:	bdb0      	pop	{r4, r5, r7, pc}

0800452a <ds1307_set_current_date>:


void ds1307_set_current_date(RTC_Date_t *rtc_date)
{
 800452a:	b580      	push	{r7, lr}
 800452c:	b082      	sub	sp, #8
 800452e:	af00      	add	r7, sp, #0
 8004530:	6078      	str	r0, [r7, #4]

	ds1307_write(binary_to_bcd(rtc_date->date), DS1307_ADDR_DATE);
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	78db      	ldrb	r3, [r3, #3]
 8004536:	0018      	movs	r0, r3
 8004538:	f000 f898 	bl	800466c <binary_to_bcd>
 800453c:	0003      	movs	r3, r0
 800453e:	2104      	movs	r1, #4
 8004540:	0018      	movs	r0, r3
 8004542:	f000 f857 	bl	80045f4 <ds1307_write>
	ds1307_write(binary_to_bcd(rtc_date->month), DS1307_ADDR_MONTH);
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	785b      	ldrb	r3, [r3, #1]
 800454a:	0018      	movs	r0, r3
 800454c:	f000 f88e 	bl	800466c <binary_to_bcd>
 8004550:	0003      	movs	r3, r0
 8004552:	2105      	movs	r1, #5
 8004554:	0018      	movs	r0, r3
 8004556:	f000 f84d 	bl	80045f4 <ds1307_write>
	ds1307_write(binary_to_bcd(rtc_date->year), DS1307_ADDR_YEAR);
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	789b      	ldrb	r3, [r3, #2]
 800455e:	0018      	movs	r0, r3
 8004560:	f000 f884 	bl	800466c <binary_to_bcd>
 8004564:	0003      	movs	r3, r0
 8004566:	2106      	movs	r1, #6
 8004568:	0018      	movs	r0, r3
 800456a:	f000 f843 	bl	80045f4 <ds1307_write>
	ds1307_write(binary_to_bcd(rtc_date->day), DS1307_ADDR_DAY);
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	781b      	ldrb	r3, [r3, #0]
 8004572:	0018      	movs	r0, r3
 8004574:	f000 f87a 	bl	800466c <binary_to_bcd>
 8004578:	0003      	movs	r3, r0
 800457a:	2103      	movs	r1, #3
 800457c:	0018      	movs	r0, r3
 800457e:	f000 f839 	bl	80045f4 <ds1307_write>
}
 8004582:	46c0      	nop			@ (mov r8, r8)
 8004584:	46bd      	mov	sp, r7
 8004586:	b002      	add	sp, #8
 8004588:	bd80      	pop	{r7, pc}

0800458a <ds1307_get_current_date>:


void ds1307_get_current_date(RTC_Date_t *rtc_date)
{
 800458a:	b580      	push	{r7, lr}
 800458c:	b082      	sub	sp, #8
 800458e:	af00      	add	r7, sp, #0
 8004590:	6078      	str	r0, [r7, #4]
	rtc_date->date = bcd_to_binary(ds1307_read(DS1307_ADDR_DATE));
 8004592:	2004      	movs	r0, #4
 8004594:	f000 f84c 	bl	8004630 <ds1307_read>
 8004598:	0003      	movs	r3, r0
 800459a:	0018      	movs	r0, r3
 800459c:	f000 f89d 	bl	80046da <bcd_to_binary>
 80045a0:	0003      	movs	r3, r0
 80045a2:	001a      	movs	r2, r3
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	70da      	strb	r2, [r3, #3]
	rtc_date->month = bcd_to_binary(ds1307_read(DS1307_ADDR_MONTH));
 80045a8:	2005      	movs	r0, #5
 80045aa:	f000 f841 	bl	8004630 <ds1307_read>
 80045ae:	0003      	movs	r3, r0
 80045b0:	0018      	movs	r0, r3
 80045b2:	f000 f892 	bl	80046da <bcd_to_binary>
 80045b6:	0003      	movs	r3, r0
 80045b8:	001a      	movs	r2, r3
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	705a      	strb	r2, [r3, #1]
	rtc_date->year = bcd_to_binary(ds1307_read(DS1307_ADDR_YEAR));
 80045be:	2006      	movs	r0, #6
 80045c0:	f000 f836 	bl	8004630 <ds1307_read>
 80045c4:	0003      	movs	r3, r0
 80045c6:	0018      	movs	r0, r3
 80045c8:	f000 f887 	bl	80046da <bcd_to_binary>
 80045cc:	0003      	movs	r3, r0
 80045ce:	001a      	movs	r2, r3
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	709a      	strb	r2, [r3, #2]
	rtc_date->day = bcd_to_binary(ds1307_read(DS1307_ADDR_DAY));
 80045d4:	2003      	movs	r0, #3
 80045d6:	f000 f82b 	bl	8004630 <ds1307_read>
 80045da:	0003      	movs	r3, r0
 80045dc:	0018      	movs	r0, r3
 80045de:	f000 f87c 	bl	80046da <bcd_to_binary>
 80045e2:	0003      	movs	r3, r0
 80045e4:	001a      	movs	r2, r3
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	701a      	strb	r2, [r3, #0]
}
 80045ea:	46c0      	nop			@ (mov r8, r8)
 80045ec:	46bd      	mov	sp, r7
 80045ee:	b002      	add	sp, #8
 80045f0:	bd80      	pop	{r7, pc}
	...

080045f4 <ds1307_write>:

static void ds1307_write(uint8_t value, uint8_t reg_address)
{
 80045f4:	b580      	push	{r7, lr}
 80045f6:	b086      	sub	sp, #24
 80045f8:	af04      	add	r7, sp, #16
 80045fa:	0002      	movs	r2, r0
 80045fc:	1dfb      	adds	r3, r7, #7
 80045fe:	701a      	strb	r2, [r3, #0]
 8004600:	1dbb      	adds	r3, r7, #6
 8004602:	1c0a      	adds	r2, r1, #0
 8004604:	701a      	strb	r2, [r3, #0]
	HAL_I2C_Mem_Write(
 8004606:	1dbb      	adds	r3, r7, #6
 8004608:	781b      	ldrb	r3, [r3, #0]
 800460a:	b29a      	uxth	r2, r3
 800460c:	4807      	ldr	r0, [pc, #28]	@ (800462c <ds1307_write+0x38>)
 800460e:	23fa      	movs	r3, #250	@ 0xfa
 8004610:	009b      	lsls	r3, r3, #2
 8004612:	9302      	str	r3, [sp, #8]
 8004614:	2301      	movs	r3, #1
 8004616:	9301      	str	r3, [sp, #4]
 8004618:	1dfb      	adds	r3, r7, #7
 800461a:	9300      	str	r3, [sp, #0]
 800461c:	2301      	movs	r3, #1
 800461e:	21d0      	movs	r1, #208	@ 0xd0
 8004620:	f7fd f926 	bl	8001870 <HAL_I2C_Mem_Write>
	    I2C_MEMADD_SIZE_8BIT,
	    &value,
	    1,
	    1000
	);
}
 8004624:	46c0      	nop			@ (mov r8, r8)
 8004626:	46bd      	mov	sp, r7
 8004628:	b002      	add	sp, #8
 800462a:	bd80      	pop	{r7, pc}
 800462c:	20000078 	.word	0x20000078

08004630 <ds1307_read>:


static uint8_t ds1307_read(uint8_t reg_address)
{
 8004630:	b590      	push	{r4, r7, lr}
 8004632:	b089      	sub	sp, #36	@ 0x24
 8004634:	af04      	add	r7, sp, #16
 8004636:	0002      	movs	r2, r0
 8004638:	1dfb      	adds	r3, r7, #7
 800463a:	701a      	strb	r2, [r3, #0]
	uint8_t rx;
	HAL_I2C_Mem_Read(
 800463c:	1dfb      	adds	r3, r7, #7
 800463e:	781b      	ldrb	r3, [r3, #0]
 8004640:	b29a      	uxth	r2, r3
 8004642:	4809      	ldr	r0, [pc, #36]	@ (8004668 <ds1307_read+0x38>)
 8004644:	23fa      	movs	r3, #250	@ 0xfa
 8004646:	009b      	lsls	r3, r3, #2
 8004648:	9302      	str	r3, [sp, #8]
 800464a:	2301      	movs	r3, #1
 800464c:	9301      	str	r3, [sp, #4]
 800464e:	240f      	movs	r4, #15
 8004650:	193b      	adds	r3, r7, r4
 8004652:	9300      	str	r3, [sp, #0]
 8004654:	2301      	movs	r3, #1
 8004656:	21d0      	movs	r1, #208	@ 0xd0
 8004658:	f7fd fa38 	bl	8001acc <HAL_I2C_Mem_Read>
	    I2C_MEMADD_SIZE_8BIT,
	    &rx,
	    1,
	    1000
	);
	return rx;
 800465c:	193b      	adds	r3, r7, r4
 800465e:	781b      	ldrb	r3, [r3, #0]
}
 8004660:	0018      	movs	r0, r3
 8004662:	46bd      	mov	sp, r7
 8004664:	b005      	add	sp, #20
 8004666:	bd90      	pop	{r4, r7, pc}
 8004668:	20000078 	.word	0x20000078

0800466c <binary_to_bcd>:


static uint8_t binary_to_bcd(uint8_t value)
{
 800466c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800466e:	b085      	sub	sp, #20
 8004670:	af00      	add	r7, sp, #0
 8004672:	0002      	movs	r2, r0
 8004674:	1dfb      	adds	r3, r7, #7
 8004676:	701a      	strb	r2, [r3, #0]
	uint8_t m, n;
	uint8_t bcd;
	bcd = value;
 8004678:	250f      	movs	r5, #15
 800467a:	197b      	adds	r3, r7, r5
 800467c:	1dfa      	adds	r2, r7, #7
 800467e:	7812      	ldrb	r2, [r2, #0]
 8004680:	701a      	strb	r2, [r3, #0]
	if(value >= 10)
 8004682:	1dfb      	adds	r3, r7, #7
 8004684:	781b      	ldrb	r3, [r3, #0]
 8004686:	2b09      	cmp	r3, #9
 8004688:	d920      	bls.n	80046cc <binary_to_bcd+0x60>
	{
		m = value / 10;
 800468a:	260e      	movs	r6, #14
 800468c:	19bc      	adds	r4, r7, r6
 800468e:	1dfb      	adds	r3, r7, #7
 8004690:	781b      	ldrb	r3, [r3, #0]
 8004692:	210a      	movs	r1, #10
 8004694:	0018      	movs	r0, r3
 8004696:	f7fb fd49 	bl	800012c <__udivsi3>
 800469a:	0003      	movs	r3, r0
 800469c:	7023      	strb	r3, [r4, #0]
		n = value % 10;
 800469e:	230d      	movs	r3, #13
 80046a0:	18fc      	adds	r4, r7, r3
 80046a2:	1dfb      	adds	r3, r7, #7
 80046a4:	781b      	ldrb	r3, [r3, #0]
 80046a6:	210a      	movs	r1, #10
 80046a8:	0018      	movs	r0, r3
 80046aa:	f7fb fdc5 	bl	8000238 <__aeabi_uidivmod>
 80046ae:	000b      	movs	r3, r1
 80046b0:	7023      	strb	r3, [r4, #0]
		bcd = (uint8_t) ((m << 4) | n);
 80046b2:	19bb      	adds	r3, r7, r6
 80046b4:	781b      	ldrb	r3, [r3, #0]
 80046b6:	b25b      	sxtb	r3, r3
 80046b8:	011b      	lsls	r3, r3, #4
 80046ba:	b25a      	sxtb	r2, r3
 80046bc:	230d      	movs	r3, #13
 80046be:	18fb      	adds	r3, r7, r3
 80046c0:	781b      	ldrb	r3, [r3, #0]
 80046c2:	b25b      	sxtb	r3, r3
 80046c4:	4313      	orrs	r3, r2
 80046c6:	b25a      	sxtb	r2, r3
 80046c8:	197b      	adds	r3, r7, r5
 80046ca:	701a      	strb	r2, [r3, #0]
	}

	return bcd;
 80046cc:	230f      	movs	r3, #15
 80046ce:	18fb      	adds	r3, r7, r3
 80046d0:	781b      	ldrb	r3, [r3, #0]
}
 80046d2:	0018      	movs	r0, r3
 80046d4:	46bd      	mov	sp, r7
 80046d6:	b005      	add	sp, #20
 80046d8:	bdf0      	pop	{r4, r5, r6, r7, pc}

080046da <bcd_to_binary>:


static uint8_t bcd_to_binary(uint8_t value)
{
 80046da:	b580      	push	{r7, lr}
 80046dc:	b082      	sub	sp, #8
 80046de:	af00      	add	r7, sp, #0
 80046e0:	0002      	movs	r2, r0
 80046e2:	1dfb      	adds	r3, r7, #7
 80046e4:	701a      	strb	r2, [r3, #0]
	return (uint8_t)(((value >> 4) * 10) + (value & (uint8_t)0x0F));
 80046e6:	1dfb      	adds	r3, r7, #7
 80046e8:	781b      	ldrb	r3, [r3, #0]
 80046ea:	091b      	lsrs	r3, r3, #4
 80046ec:	b2db      	uxtb	r3, r3
 80046ee:	1c1a      	adds	r2, r3, #0
 80046f0:	0092      	lsls	r2, r2, #2
 80046f2:	18d3      	adds	r3, r2, r3
 80046f4:	18db      	adds	r3, r3, r3
 80046f6:	b2da      	uxtb	r2, r3
 80046f8:	1dfb      	adds	r3, r7, #7
 80046fa:	781b      	ldrb	r3, [r3, #0]
 80046fc:	210f      	movs	r1, #15
 80046fe:	400b      	ands	r3, r1
 8004700:	b2db      	uxtb	r3, r3
 8004702:	18d3      	adds	r3, r2, r3
 8004704:	b2db      	uxtb	r3, r3
}
 8004706:	0018      	movs	r0, r3
 8004708:	46bd      	mov	sp, r7
 800470a:	b002      	add	sp, #8
 800470c:	bd80      	pop	{r7, pc}

0800470e <atoi_n>:
#include <stdio.h>
#include "esp8266ex_driver.h"


static uint16_t atoi_n(const char *s, uint8_t n)
{
 800470e:	b580      	push	{r7, lr}
 8004710:	b084      	sub	sp, #16
 8004712:	af00      	add	r7, sp, #0
 8004714:	6078      	str	r0, [r7, #4]
 8004716:	000a      	movs	r2, r1
 8004718:	1cfb      	adds	r3, r7, #3
 800471a:	701a      	strb	r2, [r3, #0]
    uint16_t val = 0;
 800471c:	230e      	movs	r3, #14
 800471e:	18fb      	adds	r3, r7, r3
 8004720:	2200      	movs	r2, #0
 8004722:	801a      	strh	r2, [r3, #0]
    while (n--) {
 8004724:	e010      	b.n	8004748 <atoi_n+0x3a>
        val = val * 10 + (*s++ - '0');
 8004726:	200e      	movs	r0, #14
 8004728:	183b      	adds	r3, r7, r0
 800472a:	881b      	ldrh	r3, [r3, #0]
 800472c:	1c1a      	adds	r2, r3, #0
 800472e:	0092      	lsls	r2, r2, #2
 8004730:	18d3      	adds	r3, r2, r3
 8004732:	18db      	adds	r3, r3, r3
 8004734:	b29a      	uxth	r2, r3
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	1c59      	adds	r1, r3, #1
 800473a:	6079      	str	r1, [r7, #4]
 800473c:	781b      	ldrb	r3, [r3, #0]
 800473e:	18d3      	adds	r3, r2, r3
 8004740:	b29a      	uxth	r2, r3
 8004742:	183b      	adds	r3, r7, r0
 8004744:	3a30      	subs	r2, #48	@ 0x30
 8004746:	801a      	strh	r2, [r3, #0]
    while (n--) {
 8004748:	1cfb      	adds	r3, r7, #3
 800474a:	781b      	ldrb	r3, [r3, #0]
 800474c:	1cfa      	adds	r2, r7, #3
 800474e:	1e59      	subs	r1, r3, #1
 8004750:	7011      	strb	r1, [r2, #0]
 8004752:	2b00      	cmp	r3, #0
 8004754:	d1e7      	bne.n	8004726 <atoi_n+0x18>
    }
    return val;
 8004756:	230e      	movs	r3, #14
 8004758:	18fb      	adds	r3, r7, r3
 800475a:	881b      	ldrh	r3, [r3, #0]
}
 800475c:	0018      	movs	r0, r3
 800475e:	46bd      	mov	sp, r7
 8004760:	b004      	add	sp, #16
 8004762:	bd80      	pop	{r7, pc}

08004764 <parse_datetime>:
                    uint8_t *month,
                    uint8_t *date,
                    uint8_t *hour,
                    uint8_t *minute,
                    uint8_t *second)
{
 8004764:	b580      	push	{r7, lr}
 8004766:	b084      	sub	sp, #16
 8004768:	af00      	add	r7, sp, #0
 800476a:	60f8      	str	r0, [r7, #12]
 800476c:	60b9      	str	r1, [r7, #8]
 800476e:	607a      	str	r2, [r7, #4]
 8004770:	603b      	str	r3, [r7, #0]
    // Year: take last two digits only
    *year   = (uint8_t)atoi_n(&dt[2], 2);  // "2026"  "26"
 8004772:	68fb      	ldr	r3, [r7, #12]
 8004774:	3302      	adds	r3, #2
 8004776:	2102      	movs	r1, #2
 8004778:	0018      	movs	r0, r3
 800477a:	f7ff ffc8 	bl	800470e <atoi_n>
 800477e:	0003      	movs	r3, r0
 8004780:	b2da      	uxtb	r2, r3
 8004782:	68bb      	ldr	r3, [r7, #8]
 8004784:	701a      	strb	r2, [r3, #0]
    *month  = (uint8_t)atoi_n(&dt[5], 2);
 8004786:	68fb      	ldr	r3, [r7, #12]
 8004788:	3305      	adds	r3, #5
 800478a:	2102      	movs	r1, #2
 800478c:	0018      	movs	r0, r3
 800478e:	f7ff ffbe 	bl	800470e <atoi_n>
 8004792:	0003      	movs	r3, r0
 8004794:	b2da      	uxtb	r2, r3
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	701a      	strb	r2, [r3, #0]
    *date    = (uint8_t)atoi_n(&dt[8], 2);
 800479a:	68fb      	ldr	r3, [r7, #12]
 800479c:	3308      	adds	r3, #8
 800479e:	2102      	movs	r1, #2
 80047a0:	0018      	movs	r0, r3
 80047a2:	f7ff ffb4 	bl	800470e <atoi_n>
 80047a6:	0003      	movs	r3, r0
 80047a8:	b2da      	uxtb	r2, r3
 80047aa:	683b      	ldr	r3, [r7, #0]
 80047ac:	701a      	strb	r2, [r3, #0]
    *hour   = (uint8_t)atoi_n(&dt[11], 2);
 80047ae:	68fb      	ldr	r3, [r7, #12]
 80047b0:	330b      	adds	r3, #11
 80047b2:	2102      	movs	r1, #2
 80047b4:	0018      	movs	r0, r3
 80047b6:	f7ff ffaa 	bl	800470e <atoi_n>
 80047ba:	0003      	movs	r3, r0
 80047bc:	b2da      	uxtb	r2, r3
 80047be:	69bb      	ldr	r3, [r7, #24]
 80047c0:	701a      	strb	r2, [r3, #0]
    *minute = (uint8_t)atoi_n(&dt[14], 2);
 80047c2:	68fb      	ldr	r3, [r7, #12]
 80047c4:	330e      	adds	r3, #14
 80047c6:	2102      	movs	r1, #2
 80047c8:	0018      	movs	r0, r3
 80047ca:	f7ff ffa0 	bl	800470e <atoi_n>
 80047ce:	0003      	movs	r3, r0
 80047d0:	b2da      	uxtb	r2, r3
 80047d2:	69fb      	ldr	r3, [r7, #28]
 80047d4:	701a      	strb	r2, [r3, #0]
    *second = (uint8_t)atoi_n(&dt[17], 2);
 80047d6:	68fb      	ldr	r3, [r7, #12]
 80047d8:	3311      	adds	r3, #17
 80047da:	2102      	movs	r1, #2
 80047dc:	0018      	movs	r0, r3
 80047de:	f7ff ff96 	bl	800470e <atoi_n>
 80047e2:	0003      	movs	r3, r0
 80047e4:	b2da      	uxtb	r2, r3
 80047e6:	6a3b      	ldr	r3, [r7, #32]
 80047e8:	701a      	strb	r2, [r3, #0]
}
 80047ea:	46c0      	nop			@ (mov r8, r8)
 80047ec:	46bd      	mov	sp, r7
 80047ee:	b004      	add	sp, #16
 80047f0:	bd80      	pop	{r7, pc}
	...

080047f4 <parse_time_response>:




static Clock parse_time_response(char* response)
{
 80047f4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80047f6:	b097      	sub	sp, #92	@ 0x5c
 80047f8:	af04      	add	r7, sp, #16
 80047fa:	6078      	str	r0, [r7, #4]
 80047fc:	6039      	str	r1, [r7, #0]
	Clock clock = {0};
 80047fe:	2434      	movs	r4, #52	@ 0x34
 8004800:	193b      	adds	r3, r7, r4
 8004802:	0018      	movs	r0, r3
 8004804:	2308      	movs	r3, #8
 8004806:	001a      	movs	r2, r3
 8004808:	2100      	movs	r1, #0
 800480a:	f000 fbe1 	bl	8004fd0 <memset>
    char datetime[32] = {0};
 800480e:	2314      	movs	r3, #20
 8004810:	18fb      	adds	r3, r7, r3
 8004812:	0018      	movs	r0, r3
 8004814:	2320      	movs	r3, #32
 8004816:	001a      	movs	r2, r3
 8004818:	2100      	movs	r1, #0
 800481a:	f000 fbd9 	bl	8004fd0 <memset>

    char weekday;
    uint8_t month, date, hour, minute, second, year;

    char* json_start = strchr(response, '{');
 800481e:	683b      	ldr	r3, [r7, #0]
 8004820:	217b      	movs	r1, #123	@ 0x7b
 8004822:	0018      	movs	r0, r3
 8004824:	f000 fbdc 	bl	8004fe0 <strchr>
 8004828:	0003      	movs	r3, r0
 800482a:	647b      	str	r3, [r7, #68]	@ 0x44

    char* dt = strstr(json_start, "\"datetime\": \"");
 800482c:	4a3b      	ldr	r2, [pc, #236]	@ (800491c <parse_time_response+0x128>)
 800482e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004830:	0011      	movs	r1, r2
 8004832:	0018      	movs	r0, r3
 8004834:	f000 fbe2 	bl	8004ffc <strstr>
 8004838:	0003      	movs	r3, r0
 800483a:	643b      	str	r3, [r7, #64]	@ 0x40
    if (!dt) return clock;
 800483c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800483e:	2b00      	cmp	r3, #0
 8004840:	d108      	bne.n	8004854 <parse_time_response+0x60>
 8004842:	687a      	ldr	r2, [r7, #4]
 8004844:	193b      	adds	r3, r7, r4
 8004846:	0010      	movs	r0, r2
 8004848:	0019      	movs	r1, r3
 800484a:	2308      	movs	r3, #8
 800484c:	001a      	movs	r2, r3
 800484e:	f000 fc17 	bl	8005080 <memcpy>
 8004852:	e05e      	b.n	8004912 <parse_time_response+0x11e>

    dt += strlen("\"datetime\": \"");
 8004854:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004856:	330d      	adds	r3, #13
 8004858:	643b      	str	r3, [r7, #64]	@ 0x40
    memcpy(datetime, dt, 19);
 800485a:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800485c:	2414      	movs	r4, #20
 800485e:	193b      	adds	r3, r7, r4
 8004860:	2213      	movs	r2, #19
 8004862:	0018      	movs	r0, r3
 8004864:	f000 fc0c 	bl	8005080 <memcpy>
    datetime[19] = '\0';
 8004868:	0020      	movs	r0, r4
 800486a:	183b      	adds	r3, r7, r0
 800486c:	2200      	movs	r2, #0
 800486e:	74da      	strb	r2, [r3, #19]

    parse_datetime(
 8004870:	2512      	movs	r5, #18
 8004872:	197c      	adds	r4, r7, r5
 8004874:	2613      	movs	r6, #19
 8004876:	19ba      	adds	r2, r7, r6
 8004878:	230e      	movs	r3, #14
 800487a:	18f9      	adds	r1, r7, r3
 800487c:	1838      	adds	r0, r7, r0
 800487e:	230f      	movs	r3, #15
 8004880:	18fb      	adds	r3, r7, r3
 8004882:	9302      	str	r3, [sp, #8]
 8004884:	2310      	movs	r3, #16
 8004886:	18fb      	adds	r3, r7, r3
 8004888:	9301      	str	r3, [sp, #4]
 800488a:	2311      	movs	r3, #17
 800488c:	18fb      	adds	r3, r7, r3
 800488e:	9300      	str	r3, [sp, #0]
 8004890:	0023      	movs	r3, r4
 8004892:	f7ff ff67 	bl	8004764 <parse_datetime>
			&date,
			&hour,
			&minute,
			&second);

    clock.date.year = year;
 8004896:	230e      	movs	r3, #14
 8004898:	18fb      	adds	r3, r7, r3
 800489a:	781a      	ldrb	r2, [r3, #0]
 800489c:	2434      	movs	r4, #52	@ 0x34
 800489e:	193b      	adds	r3, r7, r4
 80048a0:	709a      	strb	r2, [r3, #2]
    clock.date.date = date;
 80048a2:	197b      	adds	r3, r7, r5
 80048a4:	781a      	ldrb	r2, [r3, #0]
 80048a6:	193b      	adds	r3, r7, r4
 80048a8:	70da      	strb	r2, [r3, #3]
    clock.date.month = month;
 80048aa:	19bb      	adds	r3, r7, r6
 80048ac:	781a      	ldrb	r2, [r3, #0]
 80048ae:	193b      	adds	r3, r7, r4
 80048b0:	705a      	strb	r2, [r3, #1]
    clock.time.hours = hour;
 80048b2:	2211      	movs	r2, #17
 80048b4:	18bb      	adds	r3, r7, r2
 80048b6:	781a      	ldrb	r2, [r3, #0]
 80048b8:	193b      	adds	r3, r7, r4
 80048ba:	719a      	strb	r2, [r3, #6]
    clock.time.seconds = second;
 80048bc:	230f      	movs	r3, #15
 80048be:	18fb      	adds	r3, r7, r3
 80048c0:	781a      	ldrb	r2, [r3, #0]
 80048c2:	193b      	adds	r3, r7, r4
 80048c4:	711a      	strb	r2, [r3, #4]
    clock.time.minutes = minute;
 80048c6:	2310      	movs	r3, #16
 80048c8:	18fb      	adds	r3, r7, r3
 80048ca:	781a      	ldrb	r2, [r3, #0]
 80048cc:	193b      	adds	r3, r7, r4
 80048ce:	715a      	strb	r2, [r3, #5]
    clock.time.time_format = TIME_FORMAT_24HRS;
 80048d0:	193b      	adds	r3, r7, r4
 80048d2:	2202      	movs	r2, #2
 80048d4:	71da      	strb	r2, [r3, #7]

    dt = strstr(json_start, "\"weekday\": ");
 80048d6:	4a12      	ldr	r2, [pc, #72]	@ (8004920 <parse_time_response+0x12c>)
 80048d8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80048da:	0011      	movs	r1, r2
 80048dc:	0018      	movs	r0, r3
 80048de:	f000 fb8d 	bl	8004ffc <strstr>
 80048e2:	0003      	movs	r3, r0
 80048e4:	643b      	str	r3, [r7, #64]	@ 0x40
    dt += strlen("\"weekday\": ");
 80048e6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80048e8:	330b      	adds	r3, #11
 80048ea:	643b      	str	r3, [r7, #64]	@ 0x40
    weekday = *(dt);
 80048ec:	213f      	movs	r1, #63	@ 0x3f
 80048ee:	187b      	adds	r3, r7, r1
 80048f0:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80048f2:	7812      	ldrb	r2, [r2, #0]
 80048f4:	701a      	strb	r2, [r3, #0]
    clock.date.day = (uint8_t)(weekday - '0'); // Convert character number to uint8
 80048f6:	187b      	adds	r3, r7, r1
 80048f8:	781b      	ldrb	r3, [r3, #0]
 80048fa:	3b30      	subs	r3, #48	@ 0x30
 80048fc:	b2da      	uxtb	r2, r3
 80048fe:	193b      	adds	r3, r7, r4
 8004900:	701a      	strb	r2, [r3, #0]

    return clock;
 8004902:	687a      	ldr	r2, [r7, #4]
 8004904:	193b      	adds	r3, r7, r4
 8004906:	0010      	movs	r0, r2
 8004908:	0019      	movs	r1, r3
 800490a:	2308      	movs	r3, #8
 800490c:	001a      	movs	r2, r3
 800490e:	f000 fbb7 	bl	8005080 <memcpy>
}
 8004912:	6878      	ldr	r0, [r7, #4]
 8004914:	46bd      	mov	sp, r7
 8004916:	b013      	add	sp, #76	@ 0x4c
 8004918:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800491a:	46c0      	nop			@ (mov r8, r8)
 800491c:	080059d0 	.word	0x080059d0
 8004920:	080059e0 	.word	0x080059e0

08004924 <esp8266ex_send_command>:


void esp8266ex_send_command(UART_HandleTypeDef* huart, char* cmd, char* rcv_buf, uint16_t buf_sz, uint32_t timeout)
{
 8004924:	b590      	push	{r4, r7, lr}
 8004926:	b085      	sub	sp, #20
 8004928:	af00      	add	r7, sp, #0
 800492a:	60f8      	str	r0, [r7, #12]
 800492c:	60b9      	str	r1, [r7, #8]
 800492e:	607a      	str	r2, [r7, #4]
 8004930:	001a      	movs	r2, r3
 8004932:	1cbb      	adds	r3, r7, #2
 8004934:	801a      	strh	r2, [r3, #0]
//    printf("Sending: %s\n", cmd);
    HAL_UART_Transmit(huart, (uint8_t*)cmd, strlen(cmd), timeout);
 8004936:	68bb      	ldr	r3, [r7, #8]
 8004938:	0018      	movs	r0, r3
 800493a:	f7fb fbe5 	bl	8000108 <strlen>
 800493e:	0003      	movs	r3, r0
 8004940:	b29a      	uxth	r2, r3
 8004942:	6a3b      	ldr	r3, [r7, #32]
 8004944:	68b9      	ldr	r1, [r7, #8]
 8004946:	68f8      	ldr	r0, [r7, #12]
 8004948:	f7fe fec4 	bl	80036d4 <HAL_UART_Transmit>
    HAL_UART_Receive(huart, (uint8_t*)rcv_buf, buf_sz, timeout);
 800494c:	6a3c      	ldr	r4, [r7, #32]
 800494e:	1cbb      	adds	r3, r7, #2
 8004950:	881a      	ldrh	r2, [r3, #0]
 8004952:	6879      	ldr	r1, [r7, #4]
 8004954:	68f8      	ldr	r0, [r7, #12]
 8004956:	0023      	movs	r3, r4
 8004958:	f7fe ff60 	bl	800381c <HAL_UART_Receive>
//    printf("Received: %s\n", rcv_buf);
}
 800495c:	46c0      	nop			@ (mov r8, r8)
 800495e:	46bd      	mov	sp, r7
 8004960:	b005      	add	sp, #20
 8004962:	bd90      	pop	{r4, r7, pc}

08004964 <esp8266ex_wifi_mode>:
	esp8266ex_send_command(huart, "AT+CWLAP\r\n", rcv_buf, sizeof(rcv_buf), 1000);
}


void esp8266ex_wifi_mode(UART_HandleTypeDef* huart, uint8_t cwmode)
{
 8004964:	b590      	push	{r4, r7, lr}
 8004966:	b0c7      	sub	sp, #284	@ 0x11c
 8004968:	af02      	add	r7, sp, #8
 800496a:	6078      	str	r0, [r7, #4]
 800496c:	000a      	movs	r2, r1
 800496e:	4b23      	ldr	r3, [pc, #140]	@ (80049fc <esp8266ex_wifi_mode+0x98>)
 8004970:	2188      	movs	r1, #136	@ 0x88
 8004972:	0049      	lsls	r1, r1, #1
 8004974:	185b      	adds	r3, r3, r1
 8004976:	19db      	adds	r3, r3, r7
 8004978:	701a      	strb	r2, [r3, #0]
	char* cmd;
	switch (cwmode) {
 800497a:	4b20      	ldr	r3, [pc, #128]	@ (80049fc <esp8266ex_wifi_mode+0x98>)
 800497c:	185b      	adds	r3, r3, r1
 800497e:	19db      	adds	r3, r3, r7
 8004980:	781b      	ldrb	r3, [r3, #0]
 8004982:	2b03      	cmp	r3, #3
 8004984:	d01a      	beq.n	80049bc <esp8266ex_wifi_mode+0x58>
 8004986:	dc1f      	bgt.n	80049c8 <esp8266ex_wifi_mode+0x64>
 8004988:	2b02      	cmp	r3, #2
 800498a:	d011      	beq.n	80049b0 <esp8266ex_wifi_mode+0x4c>
 800498c:	dc1c      	bgt.n	80049c8 <esp8266ex_wifi_mode+0x64>
 800498e:	2b00      	cmp	r3, #0
 8004990:	d002      	beq.n	8004998 <esp8266ex_wifi_mode+0x34>
 8004992:	2b01      	cmp	r3, #1
 8004994:	d006      	beq.n	80049a4 <esp8266ex_wifi_mode+0x40>
 8004996:	e017      	b.n	80049c8 <esp8266ex_wifi_mode+0x64>
		case ESP8266EX_MODE_NULL:
			cmd = "AT+CWMODE=0\r\n";
 8004998:	4b19      	ldr	r3, [pc, #100]	@ (8004a00 <esp8266ex_wifi_mode+0x9c>)
 800499a:	2286      	movs	r2, #134	@ 0x86
 800499c:	0052      	lsls	r2, r2, #1
 800499e:	18ba      	adds	r2, r7, r2
 80049a0:	6013      	str	r3, [r2, #0]
			break;
 80049a2:	e017      	b.n	80049d4 <esp8266ex_wifi_mode+0x70>
		case ESP8266EX_MODE_STATION:
			cmd = "AT+CWMODE=1\r\n";
 80049a4:	4b17      	ldr	r3, [pc, #92]	@ (8004a04 <esp8266ex_wifi_mode+0xa0>)
 80049a6:	2286      	movs	r2, #134	@ 0x86
 80049a8:	0052      	lsls	r2, r2, #1
 80049aa:	18ba      	adds	r2, r7, r2
 80049ac:	6013      	str	r3, [r2, #0]
			break;
 80049ae:	e011      	b.n	80049d4 <esp8266ex_wifi_mode+0x70>
		case ESP8266EX_MODE_SOFTAP:
			cmd = "AT+CWMODE=2\r\n";
 80049b0:	4b15      	ldr	r3, [pc, #84]	@ (8004a08 <esp8266ex_wifi_mode+0xa4>)
 80049b2:	2286      	movs	r2, #134	@ 0x86
 80049b4:	0052      	lsls	r2, r2, #1
 80049b6:	18ba      	adds	r2, r7, r2
 80049b8:	6013      	str	r3, [r2, #0]
			break;
 80049ba:	e00b      	b.n	80049d4 <esp8266ex_wifi_mode+0x70>
		case ESP8266EX_MODE_SOFTAP_STATION:
			cmd = "AT+CWMODE=3\r\n";
 80049bc:	4b13      	ldr	r3, [pc, #76]	@ (8004a0c <esp8266ex_wifi_mode+0xa8>)
 80049be:	2286      	movs	r2, #134	@ 0x86
 80049c0:	0052      	lsls	r2, r2, #1
 80049c2:	18ba      	adds	r2, r7, r2
 80049c4:	6013      	str	r3, [r2, #0]
			break;
 80049c6:	e005      	b.n	80049d4 <esp8266ex_wifi_mode+0x70>
		default:
            cmd = "AT+CWMODE?\r\n";  // or return without sending
 80049c8:	4b11      	ldr	r3, [pc, #68]	@ (8004a10 <esp8266ex_wifi_mode+0xac>)
 80049ca:	2286      	movs	r2, #134	@ 0x86
 80049cc:	0052      	lsls	r2, r2, #1
 80049ce:	18ba      	adds	r2, r7, r2
 80049d0:	6013      	str	r3, [r2, #0]
			break;
 80049d2:	46c0      	nop			@ (mov r8, r8)
	}

	char rcv_buf[256];
	esp8266ex_send_command(huart, cmd, rcv_buf, sizeof(rcv_buf), 1000);
 80049d4:	2380      	movs	r3, #128	@ 0x80
 80049d6:	005c      	lsls	r4, r3, #1
 80049d8:	230c      	movs	r3, #12
 80049da:	18fa      	adds	r2, r7, r3
 80049dc:	2386      	movs	r3, #134	@ 0x86
 80049de:	005b      	lsls	r3, r3, #1
 80049e0:	18fb      	adds	r3, r7, r3
 80049e2:	6819      	ldr	r1, [r3, #0]
 80049e4:	6878      	ldr	r0, [r7, #4]
 80049e6:	23fa      	movs	r3, #250	@ 0xfa
 80049e8:	009b      	lsls	r3, r3, #2
 80049ea:	9300      	str	r3, [sp, #0]
 80049ec:	0023      	movs	r3, r4
 80049ee:	f7ff ff99 	bl	8004924 <esp8266ex_send_command>
}
 80049f2:	46c0      	nop			@ (mov r8, r8)
 80049f4:	46bd      	mov	sp, r7
 80049f6:	b045      	add	sp, #276	@ 0x114
 80049f8:	bd90      	pop	{r4, r7, pc}
 80049fa:	46c0      	nop			@ (mov r8, r8)
 80049fc:	fffffef3 	.word	0xfffffef3
 8004a00:	080059f8 	.word	0x080059f8
 8004a04:	08005a08 	.word	0x08005a08
 8004a08:	08005a18 	.word	0x08005a18
 8004a0c:	08005a28 	.word	0x08005a28
 8004a10:	08005a38 	.word	0x08005a38

08004a14 <esp8266ex_connect_ap>:


void esp8266ex_connect_ap(UART_HandleTypeDef* huart, char* ssid, char* password)
{
 8004a14:	b5b0      	push	{r4, r5, r7, lr}
 8004a16:	4c12      	ldr	r4, [pc, #72]	@ (8004a60 <esp8266ex_connect_ap+0x4c>)
 8004a18:	44a5      	add	sp, r4
 8004a1a:	af02      	add	r7, sp, #8
 8004a1c:	60f8      	str	r0, [r7, #12]
 8004a1e:	60b9      	str	r1, [r7, #8]
 8004a20:	607a      	str	r2, [r7, #4]
	char cmd[256];

	snprintf(cmd, sizeof(cmd),
 8004a22:	68bc      	ldr	r4, [r7, #8]
 8004a24:	4a0f      	ldr	r2, [pc, #60]	@ (8004a64 <esp8266ex_connect_ap+0x50>)
 8004a26:	2380      	movs	r3, #128	@ 0x80
 8004a28:	0059      	lsls	r1, r3, #1
 8004a2a:	2588      	movs	r5, #136	@ 0x88
 8004a2c:	006d      	lsls	r5, r5, #1
 8004a2e:	1978      	adds	r0, r7, r5
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	9300      	str	r3, [sp, #0]
 8004a34:	0023      	movs	r3, r4
 8004a36:	f000 fa95 	bl	8004f64 <sniprintf>
	         "AT+CWJAP=\"%s\",\"%s\"\r\n",
	         ssid, password);

	char rcv_buf[256];
	esp8266ex_send_command(huart, cmd, rcv_buf, sizeof(rcv_buf), 2000);
 8004a3a:	2380      	movs	r3, #128	@ 0x80
 8004a3c:	005c      	lsls	r4, r3, #1
 8004a3e:	2310      	movs	r3, #16
 8004a40:	18fa      	adds	r2, r7, r3
 8004a42:	1979      	adds	r1, r7, r5
 8004a44:	68f8      	ldr	r0, [r7, #12]
 8004a46:	23fa      	movs	r3, #250	@ 0xfa
 8004a48:	00db      	lsls	r3, r3, #3
 8004a4a:	9300      	str	r3, [sp, #0]
 8004a4c:	0023      	movs	r3, r4
 8004a4e:	f7ff ff69 	bl	8004924 <esp8266ex_send_command>
}
 8004a52:	46c0      	nop			@ (mov r8, r8)
 8004a54:	46bd      	mov	sp, r7
 8004a56:	2384      	movs	r3, #132	@ 0x84
 8004a58:	009b      	lsls	r3, r3, #2
 8004a5a:	449d      	add	sp, r3
 8004a5c:	bdb0      	pop	{r4, r5, r7, pc}
 8004a5e:	46c0      	nop			@ (mov r8, r8)
 8004a60:	fffffde8 	.word	0xfffffde8
 8004a64:	08005a48 	.word	0x08005a48

08004a68 <esp8266ex_cipstart>:
	esp8266ex_send_command(huart, cmd, rcv_buf, sizeof(rcv_buf), 5000);
}


void esp8266ex_cipstart(UART_HandleTypeDef* huart, char* connection_type, char* ip, char* port)
{
 8004a68:	b5b0      	push	{r4, r5, r7, lr}
 8004a6a:	4c13      	ldr	r4, [pc, #76]	@ (8004ab8 <esp8266ex_cipstart+0x50>)
 8004a6c:	44a5      	add	sp, r4
 8004a6e:	af02      	add	r7, sp, #8
 8004a70:	60f8      	str	r0, [r7, #12]
 8004a72:	60b9      	str	r1, [r7, #8]
 8004a74:	607a      	str	r2, [r7, #4]
 8004a76:	603b      	str	r3, [r7, #0]
	char cmd[256];

	snprintf(cmd, sizeof(cmd),
 8004a78:	68bc      	ldr	r4, [r7, #8]
 8004a7a:	4a10      	ldr	r2, [pc, #64]	@ (8004abc <esp8266ex_cipstart+0x54>)
 8004a7c:	2380      	movs	r3, #128	@ 0x80
 8004a7e:	0059      	lsls	r1, r3, #1
 8004a80:	2588      	movs	r5, #136	@ 0x88
 8004a82:	006d      	lsls	r5, r5, #1
 8004a84:	1978      	adds	r0, r7, r5
 8004a86:	683b      	ldr	r3, [r7, #0]
 8004a88:	9301      	str	r3, [sp, #4]
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	9300      	str	r3, [sp, #0]
 8004a8e:	0023      	movs	r3, r4
 8004a90:	f000 fa68 	bl	8004f64 <sniprintf>
	         "AT+CIPSTART=\"%s\",\"%s\",%s\r\n",
			 connection_type,ip, port);

	char rcv_buf[256];
	esp8266ex_send_command(huart, cmd, rcv_buf, sizeof(rcv_buf), 2000);
 8004a94:	2380      	movs	r3, #128	@ 0x80
 8004a96:	005c      	lsls	r4, r3, #1
 8004a98:	2310      	movs	r3, #16
 8004a9a:	18fa      	adds	r2, r7, r3
 8004a9c:	1979      	adds	r1, r7, r5
 8004a9e:	68f8      	ldr	r0, [r7, #12]
 8004aa0:	23fa      	movs	r3, #250	@ 0xfa
 8004aa2:	00db      	lsls	r3, r3, #3
 8004aa4:	9300      	str	r3, [sp, #0]
 8004aa6:	0023      	movs	r3, r4
 8004aa8:	f7ff ff3c 	bl	8004924 <esp8266ex_send_command>
}
 8004aac:	46c0      	nop			@ (mov r8, r8)
 8004aae:	46bd      	mov	sp, r7
 8004ab0:	2384      	movs	r3, #132	@ 0x84
 8004ab2:	009b      	lsls	r3, r3, #2
 8004ab4:	449d      	add	sp, r3
 8004ab6:	bdb0      	pop	{r4, r5, r7, pc}
 8004ab8:	fffffde8 	.word	0xfffffde8
 8004abc:	08005a74 	.word	0x08005a74

08004ac0 <esp8266ex_get_req>:


void esp8266ex_get_req(UART_HandleTypeDef* huart, char* query, char* rcv_buf, uint16_t buf_sz)
{
 8004ac0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004ac2:	b0cf      	sub	sp, #316	@ 0x13c
 8004ac4:	af02      	add	r7, sp, #8
 8004ac6:	60f8      	str	r0, [r7, #12]
 8004ac8:	60b9      	str	r1, [r7, #8]
 8004aca:	607a      	str	r2, [r7, #4]
 8004acc:	001a      	movs	r2, r3
 8004ace:	4b36      	ldr	r3, [pc, #216]	@ (8004ba8 <esp8266ex_get_req+0xe8>)
 8004ad0:	2598      	movs	r5, #152	@ 0x98
 8004ad2:	006d      	lsls	r5, r5, #1
 8004ad4:	195b      	adds	r3, r3, r5
 8004ad6:	19db      	adds	r3, r3, r7
 8004ad8:	801a      	strh	r2, [r3, #0]
	char cmd[256];

	char ip[21];
	strcpy(ip, SERVER_IP);
 8004ada:	2614      	movs	r6, #20
 8004adc:	19bb      	adds	r3, r7, r6
 8004ade:	4a33      	ldr	r2, [pc, #204]	@ (8004bac <esp8266ex_get_req+0xec>)
 8004ae0:	ca13      	ldmia	r2!, {r0, r1, r4}
 8004ae2:	c313      	stmia	r3!, {r0, r1, r4}
 8004ae4:	8811      	ldrh	r1, [r2, #0]
 8004ae6:	8019      	strh	r1, [r3, #0]
 8004ae8:	7892      	ldrb	r2, [r2, #2]
 8004aea:	709a      	strb	r2, [r3, #2]
	*(ip + strlen(SERVER_IP)) = ':';
 8004aec:	4b30      	ldr	r3, [pc, #192]	@ (8004bb0 <esp8266ex_get_req+0xf0>)
 8004aee:	195b      	adds	r3, r3, r5
 8004af0:	19db      	adds	r3, r3, r7
 8004af2:	223a      	movs	r2, #58	@ 0x3a
 8004af4:	739a      	strb	r2, [r3, #14]
	strcpy(ip + strlen(SERVER_IP) + 1, SERVER_PORT); // -> xxx.xxx.xxx.xxx:xxxxx
 8004af6:	19bb      	adds	r3, r7, r6
 8004af8:	330f      	adds	r3, #15
 8004afa:	4a2e      	ldr	r2, [pc, #184]	@ (8004bb4 <esp8266ex_get_req+0xf4>)
 8004afc:	0018      	movs	r0, r3
 8004afe:	0011      	movs	r1, r2
 8004b00:	2305      	movs	r3, #5
 8004b02:	001a      	movs	r2, r3
 8004b04:	f000 fabc 	bl	8005080 <memcpy>

	uint8_t sz = 45 + strlen(query) + strlen(ip);
 8004b08:	68bb      	ldr	r3, [r7, #8]
 8004b0a:	0018      	movs	r0, r3
 8004b0c:	f7fb fafc 	bl	8000108 <strlen>
 8004b10:	0003      	movs	r3, r0
 8004b12:	b2dc      	uxtb	r4, r3
 8004b14:	19bb      	adds	r3, r7, r6
 8004b16:	0018      	movs	r0, r3
 8004b18:	f7fb faf6 	bl	8000108 <strlen>
 8004b1c:	0003      	movs	r3, r0
 8004b1e:	b2db      	uxtb	r3, r3
 8004b20:	18e3      	adds	r3, r4, r3
 8004b22:	b2da      	uxtb	r2, r3
 8004b24:	2130      	movs	r1, #48	@ 0x30
 8004b26:	31ff      	adds	r1, #255	@ 0xff
 8004b28:	187b      	adds	r3, r7, r1
 8004b2a:	322d      	adds	r2, #45	@ 0x2d
 8004b2c:	701a      	strb	r2, [r3, #0]
	snprintf(cmd, sizeof(cmd),
 8004b2e:	187b      	adds	r3, r7, r1
 8004b30:	781b      	ldrb	r3, [r3, #0]
 8004b32:	4a21      	ldr	r2, [pc, #132]	@ (8004bb8 <esp8266ex_get_req+0xf8>)
 8004b34:	2180      	movs	r1, #128	@ 0x80
 8004b36:	0049      	lsls	r1, r1, #1
 8004b38:	202c      	movs	r0, #44	@ 0x2c
 8004b3a:	1838      	adds	r0, r7, r0
 8004b3c:	f000 fa12 	bl	8004f64 <sniprintf>
	         "AT+CIPSEND=%d\r\n", sz);
	esp8266ex_send_command(huart, cmd, rcv_buf, buf_sz, 1000);
 8004b40:	4b19      	ldr	r3, [pc, #100]	@ (8004ba8 <esp8266ex_get_req+0xe8>)
 8004b42:	195b      	adds	r3, r3, r5
 8004b44:	19db      	adds	r3, r3, r7
 8004b46:	881c      	ldrh	r4, [r3, #0]
 8004b48:	687a      	ldr	r2, [r7, #4]
 8004b4a:	202c      	movs	r0, #44	@ 0x2c
 8004b4c:	1839      	adds	r1, r7, r0
 8004b4e:	68f8      	ldr	r0, [r7, #12]
 8004b50:	23fa      	movs	r3, #250	@ 0xfa
 8004b52:	009b      	lsls	r3, r3, #2
 8004b54:	9300      	str	r3, [sp, #0]
 8004b56:	0023      	movs	r3, r4
 8004b58:	f7ff fee4 	bl	8004924 <esp8266ex_send_command>


	snprintf(cmd, sizeof(cmd),
 8004b5c:	68bc      	ldr	r4, [r7, #8]
 8004b5e:	4a17      	ldr	r2, [pc, #92]	@ (8004bbc <esp8266ex_get_req+0xfc>)
 8004b60:	2380      	movs	r3, #128	@ 0x80
 8004b62:	0059      	lsls	r1, r3, #1
 8004b64:	202c      	movs	r0, #44	@ 0x2c
 8004b66:	1838      	adds	r0, r7, r0
 8004b68:	19bb      	adds	r3, r7, r6
 8004b6a:	9300      	str	r3, [sp, #0]
 8004b6c:	0023      	movs	r3, r4
 8004b6e:	f000 f9f9 	bl	8004f64 <sniprintf>
	         "GET /%s HTTP/1.1\r\nHost: %s\r\nConnection: close\r\n\r\n",
			 query, ip);
	memset(rcv_buf, 0, buf_sz);
 8004b72:	4b0d      	ldr	r3, [pc, #52]	@ (8004ba8 <esp8266ex_get_req+0xe8>)
 8004b74:	195b      	adds	r3, r3, r5
 8004b76:	19db      	adds	r3, r3, r7
 8004b78:	881a      	ldrh	r2, [r3, #0]
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	2100      	movs	r1, #0
 8004b7e:	0018      	movs	r0, r3
 8004b80:	f000 fa26 	bl	8004fd0 <memset>
	esp8266ex_send_command(huart, cmd, rcv_buf, buf_sz, 1000);
 8004b84:	4b08      	ldr	r3, [pc, #32]	@ (8004ba8 <esp8266ex_get_req+0xe8>)
 8004b86:	195b      	adds	r3, r3, r5
 8004b88:	19db      	adds	r3, r3, r7
 8004b8a:	881c      	ldrh	r4, [r3, #0]
 8004b8c:	687a      	ldr	r2, [r7, #4]
 8004b8e:	202c      	movs	r0, #44	@ 0x2c
 8004b90:	1839      	adds	r1, r7, r0
 8004b92:	68f8      	ldr	r0, [r7, #12]
 8004b94:	23fa      	movs	r3, #250	@ 0xfa
 8004b96:	009b      	lsls	r3, r3, #2
 8004b98:	9300      	str	r3, [sp, #0]
 8004b9a:	0023      	movs	r3, r4
 8004b9c:	f7ff fec2 	bl	8004924 <esp8266ex_send_command>
}
 8004ba0:	46c0      	nop			@ (mov r8, r8)
 8004ba2:	46bd      	mov	sp, r7
 8004ba4:	b04d      	add	sp, #308	@ 0x134
 8004ba6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004ba8:	fffffed2 	.word	0xfffffed2
 8004bac:	08005a90 	.word	0x08005a90
 8004bb0:	fffffee4 	.word	0xfffffee4
 8004bb4:	08005aa0 	.word	0x08005aa0
 8004bb8:	08005aa8 	.word	0x08005aa8
 8004bbc:	08005ab8 	.word	0x08005ab8

08004bc0 <esp8266ex_get_time>:


Clock esp8266ex_get_time(UART_HandleTypeDef* huart)
{
 8004bc0:	b590      	push	{r4, r7, lr}
 8004bc2:	4c0b      	ldr	r4, [pc, #44]	@ (8004bf0 <esp8266ex_get_time+0x30>)
 8004bc4:	44a5      	add	sp, r4
 8004bc6:	af00      	add	r7, sp, #0
 8004bc8:	6078      	str	r0, [r7, #4]
 8004bca:	6039      	str	r1, [r7, #0]
	char res[1028];
	esp8266ex_get_req(huart, "time", res, sizeof(res));
 8004bcc:	4b09      	ldr	r3, [pc, #36]	@ (8004bf4 <esp8266ex_get_time+0x34>)
 8004bce:	240c      	movs	r4, #12
 8004bd0:	193a      	adds	r2, r7, r4
 8004bd2:	4909      	ldr	r1, [pc, #36]	@ (8004bf8 <esp8266ex_get_time+0x38>)
 8004bd4:	6838      	ldr	r0, [r7, #0]
 8004bd6:	f7ff ff73 	bl	8004ac0 <esp8266ex_get_req>
	return parse_time_response(res);
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	193a      	adds	r2, r7, r4
 8004bde:	0011      	movs	r1, r2
 8004be0:	0018      	movs	r0, r3
 8004be2:	f7ff fe07 	bl	80047f4 <parse_time_response>
}
 8004be6:	6878      	ldr	r0, [r7, #4]
 8004be8:	46bd      	mov	sp, r7
 8004bea:	4b04      	ldr	r3, [pc, #16]	@ (8004bfc <esp8266ex_get_time+0x3c>)
 8004bec:	449d      	add	sp, r3
 8004bee:	bd90      	pop	{r4, r7, pc}
 8004bf0:	fffffbec 	.word	0xfffffbec
 8004bf4:	00000404 	.word	0x00000404
 8004bf8:	08005aec 	.word	0x08005aec
 8004bfc:	00000414 	.word	0x00000414

08004c00 <lcd_send_command>:
extern void delay_us(uint32_t us);



void lcd_send_command(uint8_t cmd)
{
 8004c00:	b580      	push	{r7, lr}
 8004c02:	b082      	sub	sp, #8
 8004c04:	af00      	add	r7, sp, #0
 8004c06:	0002      	movs	r2, r0
 8004c08:	1dfb      	adds	r3, r7, #7
 8004c0a:	701a      	strb	r2, [r3, #0]
	HAL_GPIO_WritePin(LCD_GPIO_PORT, LCD_GPIO_RS, GPIO_PIN_RESET);
 8004c0c:	4b0f      	ldr	r3, [pc, #60]	@ (8004c4c <lcd_send_command+0x4c>)
 8004c0e:	2200      	movs	r2, #0
 8004c10:	2101      	movs	r1, #1
 8004c12:	0018      	movs	r0, r3
 8004c14:	f7fc fd3e 	bl	8001694 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_GPIO_PORT, LCD_GPIO_RW, GPIO_PIN_RESET);
 8004c18:	4b0c      	ldr	r3, [pc, #48]	@ (8004c4c <lcd_send_command+0x4c>)
 8004c1a:	2200      	movs	r2, #0
 8004c1c:	2102      	movs	r1, #2
 8004c1e:	0018      	movs	r0, r3
 8004c20:	f7fc fd38 	bl	8001694 <HAL_GPIO_WritePin>

	write_4_bits(cmd >> 4);   // higher nibble
 8004c24:	1dfb      	adds	r3, r7, #7
 8004c26:	781b      	ldrb	r3, [r3, #0]
 8004c28:	091b      	lsrs	r3, r3, #4
 8004c2a:	b2db      	uxtb	r3, r3
 8004c2c:	0018      	movs	r0, r3
 8004c2e:	f000 f941 	bl	8004eb4 <write_4_bits>

	write_4_bits(cmd & 0x0F); // lower nibble
 8004c32:	1dfb      	adds	r3, r7, #7
 8004c34:	781b      	ldrb	r3, [r3, #0]
 8004c36:	220f      	movs	r2, #15
 8004c38:	4013      	ands	r3, r2
 8004c3a:	b2db      	uxtb	r3, r3
 8004c3c:	0018      	movs	r0, r3
 8004c3e:	f000 f939 	bl	8004eb4 <write_4_bits>
}
 8004c42:	46c0      	nop			@ (mov r8, r8)
 8004c44:	46bd      	mov	sp, r7
 8004c46:	b002      	add	sp, #8
 8004c48:	bd80      	pop	{r7, pc}
 8004c4a:	46c0      	nop			@ (mov r8, r8)
 8004c4c:	50000400 	.word	0x50000400

08004c50 <lcd_print_char>:


void lcd_print_char(uint8_t data)
{
 8004c50:	b580      	push	{r7, lr}
 8004c52:	b082      	sub	sp, #8
 8004c54:	af00      	add	r7, sp, #0
 8004c56:	0002      	movs	r2, r0
 8004c58:	1dfb      	adds	r3, r7, #7
 8004c5a:	701a      	strb	r2, [r3, #0]
	HAL_GPIO_WritePin(LCD_GPIO_PORT, LCD_GPIO_RS, GPIO_PIN_SET);
 8004c5c:	4b0f      	ldr	r3, [pc, #60]	@ (8004c9c <lcd_print_char+0x4c>)
 8004c5e:	2201      	movs	r2, #1
 8004c60:	2101      	movs	r1, #1
 8004c62:	0018      	movs	r0, r3
 8004c64:	f7fc fd16 	bl	8001694 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_GPIO_PORT, LCD_GPIO_RW, GPIO_PIN_RESET);
 8004c68:	4b0c      	ldr	r3, [pc, #48]	@ (8004c9c <lcd_print_char+0x4c>)
 8004c6a:	2200      	movs	r2, #0
 8004c6c:	2102      	movs	r1, #2
 8004c6e:	0018      	movs	r0, r3
 8004c70:	f7fc fd10 	bl	8001694 <HAL_GPIO_WritePin>

	write_4_bits(data >> 4);  // higher nibble
 8004c74:	1dfb      	adds	r3, r7, #7
 8004c76:	781b      	ldrb	r3, [r3, #0]
 8004c78:	091b      	lsrs	r3, r3, #4
 8004c7a:	b2db      	uxtb	r3, r3
 8004c7c:	0018      	movs	r0, r3
 8004c7e:	f000 f919 	bl	8004eb4 <write_4_bits>
	write_4_bits(data & 0x0F); // lower nibble
 8004c82:	1dfb      	adds	r3, r7, #7
 8004c84:	781b      	ldrb	r3, [r3, #0]
 8004c86:	220f      	movs	r2, #15
 8004c88:	4013      	ands	r3, r2
 8004c8a:	b2db      	uxtb	r3, r3
 8004c8c:	0018      	movs	r0, r3
 8004c8e:	f000 f911 	bl	8004eb4 <write_4_bits>
}
 8004c92:	46c0      	nop			@ (mov r8, r8)
 8004c94:	46bd      	mov	sp, r7
 8004c96:	b002      	add	sp, #8
 8004c98:	bd80      	pop	{r7, pc}
 8004c9a:	46c0      	nop			@ (mov r8, r8)
 8004c9c:	50000400 	.word	0x50000400

08004ca0 <lcd_print_string>:


void lcd_print_string(char *message)
{
 8004ca0:	b580      	push	{r7, lr}
 8004ca2:	b082      	sub	sp, #8
 8004ca4:	af00      	add	r7, sp, #0
 8004ca6:	6078      	str	r0, [r7, #4]
	do
	{
		lcd_print_char((uint8_t)*message++);
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	1c5a      	adds	r2, r3, #1
 8004cac:	607a      	str	r2, [r7, #4]
 8004cae:	781b      	ldrb	r3, [r3, #0]
 8004cb0:	0018      	movs	r0, r3
 8004cb2:	f7ff ffcd 	bl	8004c50 <lcd_print_char>
	}
	while(*message != '\0');
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	781b      	ldrb	r3, [r3, #0]
 8004cba:	2b00      	cmp	r3, #0
 8004cbc:	d1f4      	bne.n	8004ca8 <lcd_print_string+0x8>
}
 8004cbe:	46c0      	nop			@ (mov r8, r8)
 8004cc0:	46c0      	nop			@ (mov r8, r8)
 8004cc2:	46bd      	mov	sp, r7
 8004cc4:	b002      	add	sp, #8
 8004cc6:	bd80      	pop	{r7, pc}

08004cc8 <lcd_display_clear>:


void lcd_display_clear()
{
 8004cc8:	b580      	push	{r7, lr}
 8004cca:	af00      	add	r7, sp, #0
	lcd_send_command(LCD_CMD_DIS_CLEAR);
 8004ccc:	2001      	movs	r0, #1
 8004cce:	f7ff ff97 	bl	8004c00 <lcd_send_command>
	HAL_Delay(2);
 8004cd2:	2002      	movs	r0, #2
 8004cd4:	f7fc fa6a 	bl	80011ac <HAL_Delay>
}
 8004cd8:	46c0      	nop			@ (mov r8, r8)
 8004cda:	46bd      	mov	sp, r7
 8004cdc:	bd80      	pop	{r7, pc}

08004cde <lcd_set_cursor>:
	HAL_Delay(2);
}


void lcd_set_cursor(uint8_t row, uint8_t col)
{
 8004cde:	b580      	push	{r7, lr}
 8004ce0:	b082      	sub	sp, #8
 8004ce2:	af00      	add	r7, sp, #0
 8004ce4:	0002      	movs	r2, r0
 8004ce6:	1dfb      	adds	r3, r7, #7
 8004ce8:	701a      	strb	r2, [r3, #0]
 8004cea:	1dbb      	adds	r3, r7, #6
 8004cec:	1c0a      	adds	r2, r1, #0
 8004cee:	701a      	strb	r2, [r3, #0]
	col--;
 8004cf0:	1dbb      	adds	r3, r7, #6
 8004cf2:	781a      	ldrb	r2, [r3, #0]
 8004cf4:	1dbb      	adds	r3, r7, #6
 8004cf6:	3a01      	subs	r2, #1
 8004cf8:	701a      	strb	r2, [r3, #0]
	switch(row)
 8004cfa:	1dfb      	adds	r3, r7, #7
 8004cfc:	781b      	ldrb	r3, [r3, #0]
 8004cfe:	2b01      	cmp	r3, #1
 8004d00:	d002      	beq.n	8004d08 <lcd_set_cursor+0x2a>
 8004d02:	2b02      	cmp	r3, #2
 8004d04:	d00d      	beq.n	8004d22 <lcd_set_cursor+0x44>
		case 2:
			// Set cursor to 2nd row address and add index
			lcd_send_command((col |= 0xC0));
			break;
		default:
			break;
 8004d06:	e019      	b.n	8004d3c <lcd_set_cursor+0x5e>
			lcd_send_command((col |= 0x80));
 8004d08:	1dbb      	adds	r3, r7, #6
 8004d0a:	1dba      	adds	r2, r7, #6
 8004d0c:	7812      	ldrb	r2, [r2, #0]
 8004d0e:	2180      	movs	r1, #128	@ 0x80
 8004d10:	4249      	negs	r1, r1
 8004d12:	430a      	orrs	r2, r1
 8004d14:	701a      	strb	r2, [r3, #0]
 8004d16:	1dbb      	adds	r3, r7, #6
 8004d18:	781b      	ldrb	r3, [r3, #0]
 8004d1a:	0018      	movs	r0, r3
 8004d1c:	f7ff ff70 	bl	8004c00 <lcd_send_command>
			break;
 8004d20:	e00c      	b.n	8004d3c <lcd_set_cursor+0x5e>
			lcd_send_command((col |= 0xC0));
 8004d22:	1dbb      	adds	r3, r7, #6
 8004d24:	1dba      	adds	r2, r7, #6
 8004d26:	7812      	ldrb	r2, [r2, #0]
 8004d28:	2140      	movs	r1, #64	@ 0x40
 8004d2a:	4249      	negs	r1, r1
 8004d2c:	430a      	orrs	r2, r1
 8004d2e:	701a      	strb	r2, [r3, #0]
 8004d30:	1dbb      	adds	r3, r7, #6
 8004d32:	781b      	ldrb	r3, [r3, #0]
 8004d34:	0018      	movs	r0, r3
 8004d36:	f7ff ff63 	bl	8004c00 <lcd_send_command>
			break;
 8004d3a:	46c0      	nop			@ (mov r8, r8)
	}
}
 8004d3c:	46c0      	nop			@ (mov r8, r8)
 8004d3e:	46bd      	mov	sp, r7
 8004d40:	b002      	add	sp, #8
 8004d42:	bd80      	pop	{r7, pc}

08004d44 <lcd_init>:


void lcd_init()
{
 8004d44:	b580      	push	{r7, lr}
 8004d46:	b086      	sub	sp, #24
 8004d48:	af00      	add	r7, sp, #0
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8004d4a:	4b58      	ldr	r3, [pc, #352]	@ (8004eac <lcd_init+0x168>)
 8004d4c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004d4e:	4b57      	ldr	r3, [pc, #348]	@ (8004eac <lcd_init+0x168>)
 8004d50:	2102      	movs	r1, #2
 8004d52:	430a      	orrs	r2, r1
 8004d54:	635a      	str	r2, [r3, #52]	@ 0x34
 8004d56:	4b55      	ldr	r3, [pc, #340]	@ (8004eac <lcd_init+0x168>)
 8004d58:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004d5a:	2202      	movs	r2, #2
 8004d5c:	4013      	ands	r3, r2
 8004d5e:	603b      	str	r3, [r7, #0]
 8004d60:	683b      	ldr	r3, [r7, #0]

	// Configure GPIO Pins used for LCD Connections
	GPIO_InitTypeDef init_scruct;

	init_scruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004d62:	1d3b      	adds	r3, r7, #4
 8004d64:	2201      	movs	r2, #1
 8004d66:	605a      	str	r2, [r3, #4]
	init_scruct.Pull  = GPIO_NOPULL;
 8004d68:	1d3b      	adds	r3, r7, #4
 8004d6a:	2200      	movs	r2, #0
 8004d6c:	609a      	str	r2, [r3, #8]
	init_scruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8004d6e:	1d3b      	adds	r3, r7, #4
 8004d70:	2202      	movs	r2, #2
 8004d72:	60da      	str	r2, [r3, #12]
	init_scruct.Pin = LCD_GPIO_RS;
 8004d74:	1d3b      	adds	r3, r7, #4
 8004d76:	2201      	movs	r2, #1
 8004d78:	601a      	str	r2, [r3, #0]

	// Enable Peri Clock
	HAL_GPIO_Init(LCD_GPIO_PORT, &init_scruct);
 8004d7a:	1d3b      	adds	r3, r7, #4
 8004d7c:	4a4c      	ldr	r2, [pc, #304]	@ (8004eb0 <lcd_init+0x16c>)
 8004d7e:	0019      	movs	r1, r3
 8004d80:	0010      	movs	r0, r2
 8004d82:	f7fc fb15 	bl	80013b0 <HAL_GPIO_Init>

	init_scruct.Pin  = LCD_GPIO_RW;
 8004d86:	1d3b      	adds	r3, r7, #4
 8004d88:	2202      	movs	r2, #2
 8004d8a:	601a      	str	r2, [r3, #0]
	HAL_GPIO_Init(LCD_GPIO_PORT, &init_scruct);
 8004d8c:	1d3b      	adds	r3, r7, #4
 8004d8e:	4a48      	ldr	r2, [pc, #288]	@ (8004eb0 <lcd_init+0x16c>)
 8004d90:	0019      	movs	r1, r3
 8004d92:	0010      	movs	r0, r2
 8004d94:	f7fc fb0c 	bl	80013b0 <HAL_GPIO_Init>
	init_scruct.Pin  = LCD_GPIO_EN;
 8004d98:	1d3b      	adds	r3, r7, #4
 8004d9a:	2204      	movs	r2, #4
 8004d9c:	601a      	str	r2, [r3, #0]
	HAL_GPIO_Init(LCD_GPIO_PORT, &init_scruct);
 8004d9e:	1d3b      	adds	r3, r7, #4
 8004da0:	4a43      	ldr	r2, [pc, #268]	@ (8004eb0 <lcd_init+0x16c>)
 8004da2:	0019      	movs	r1, r3
 8004da4:	0010      	movs	r0, r2
 8004da6:	f7fc fb03 	bl	80013b0 <HAL_GPIO_Init>
	init_scruct.Pin  = LCD_GPIO_D4;
 8004daa:	1d3b      	adds	r3, r7, #4
 8004dac:	2208      	movs	r2, #8
 8004dae:	601a      	str	r2, [r3, #0]
	HAL_GPIO_Init(LCD_GPIO_PORT, &init_scruct);
 8004db0:	1d3b      	adds	r3, r7, #4
 8004db2:	4a3f      	ldr	r2, [pc, #252]	@ (8004eb0 <lcd_init+0x16c>)
 8004db4:	0019      	movs	r1, r3
 8004db6:	0010      	movs	r0, r2
 8004db8:	f7fc fafa 	bl	80013b0 <HAL_GPIO_Init>
	init_scruct.Pin = LCD_GPIO_D5;
 8004dbc:	1d3b      	adds	r3, r7, #4
 8004dbe:	2210      	movs	r2, #16
 8004dc0:	601a      	str	r2, [r3, #0]
	HAL_GPIO_Init(LCD_GPIO_PORT, &init_scruct);
 8004dc2:	1d3b      	adds	r3, r7, #4
 8004dc4:	4a3a      	ldr	r2, [pc, #232]	@ (8004eb0 <lcd_init+0x16c>)
 8004dc6:	0019      	movs	r1, r3
 8004dc8:	0010      	movs	r0, r2
 8004dca:	f7fc faf1 	bl	80013b0 <HAL_GPIO_Init>
	init_scruct.Pin  = LCD_GPIO_D6;
 8004dce:	1d3b      	adds	r3, r7, #4
 8004dd0:	2220      	movs	r2, #32
 8004dd2:	601a      	str	r2, [r3, #0]
	HAL_GPIO_Init(LCD_GPIO_PORT, &init_scruct);
 8004dd4:	1d3b      	adds	r3, r7, #4
 8004dd6:	4a36      	ldr	r2, [pc, #216]	@ (8004eb0 <lcd_init+0x16c>)
 8004dd8:	0019      	movs	r1, r3
 8004dda:	0010      	movs	r0, r2
 8004ddc:	f7fc fae8 	bl	80013b0 <HAL_GPIO_Init>
	init_scruct.Pin  = LCD_GPIO_D7;
 8004de0:	1d3b      	adds	r3, r7, #4
 8004de2:	2280      	movs	r2, #128	@ 0x80
 8004de4:	0152      	lsls	r2, r2, #5
 8004de6:	601a      	str	r2, [r3, #0]
	HAL_GPIO_Init(LCD_GPIO_PORT, &init_scruct);
 8004de8:	1d3b      	adds	r3, r7, #4
 8004dea:	4a31      	ldr	r2, [pc, #196]	@ (8004eb0 <lcd_init+0x16c>)
 8004dec:	0019      	movs	r1, r3
 8004dee:	0010      	movs	r0, r2
 8004df0:	f7fc fade 	bl	80013b0 <HAL_GPIO_Init>

	HAL_GPIO_WritePin(LCD_GPIO_PORT, LCD_GPIO_RS, GPIO_PIN_RESET);
 8004df4:	4b2e      	ldr	r3, [pc, #184]	@ (8004eb0 <lcd_init+0x16c>)
 8004df6:	2200      	movs	r2, #0
 8004df8:	2101      	movs	r1, #1
 8004dfa:	0018      	movs	r0, r3
 8004dfc:	f7fc fc4a 	bl	8001694 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_GPIO_PORT, LCD_GPIO_RW, GPIO_PIN_RESET);
 8004e00:	4b2b      	ldr	r3, [pc, #172]	@ (8004eb0 <lcd_init+0x16c>)
 8004e02:	2200      	movs	r2, #0
 8004e04:	2102      	movs	r1, #2
 8004e06:	0018      	movs	r0, r3
 8004e08:	f7fc fc44 	bl	8001694 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_GPIO_PORT, LCD_GPIO_EN, GPIO_PIN_RESET);
 8004e0c:	4b28      	ldr	r3, [pc, #160]	@ (8004eb0 <lcd_init+0x16c>)
 8004e0e:	2200      	movs	r2, #0
 8004e10:	2104      	movs	r1, #4
 8004e12:	0018      	movs	r0, r3
 8004e14:	f7fc fc3e 	bl	8001694 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_GPIO_PORT, LCD_GPIO_D4, GPIO_PIN_RESET);
 8004e18:	4b25      	ldr	r3, [pc, #148]	@ (8004eb0 <lcd_init+0x16c>)
 8004e1a:	2200      	movs	r2, #0
 8004e1c:	2108      	movs	r1, #8
 8004e1e:	0018      	movs	r0, r3
 8004e20:	f7fc fc38 	bl	8001694 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_GPIO_PORT, LCD_GPIO_D5, GPIO_PIN_RESET);
 8004e24:	4b22      	ldr	r3, [pc, #136]	@ (8004eb0 <lcd_init+0x16c>)
 8004e26:	2200      	movs	r2, #0
 8004e28:	2110      	movs	r1, #16
 8004e2a:	0018      	movs	r0, r3
 8004e2c:	f7fc fc32 	bl	8001694 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_GPIO_PORT, LCD_GPIO_D6, GPIO_PIN_RESET);
 8004e30:	4b1f      	ldr	r3, [pc, #124]	@ (8004eb0 <lcd_init+0x16c>)
 8004e32:	2200      	movs	r2, #0
 8004e34:	2120      	movs	r1, #32
 8004e36:	0018      	movs	r0, r3
 8004e38:	f7fc fc2c 	bl	8001694 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_GPIO_PORT, LCD_GPIO_D7, GPIO_PIN_RESET);
 8004e3c:	2380      	movs	r3, #128	@ 0x80
 8004e3e:	015b      	lsls	r3, r3, #5
 8004e40:	481b      	ldr	r0, [pc, #108]	@ (8004eb0 <lcd_init+0x16c>)
 8004e42:	2200      	movs	r2, #0
 8004e44:	0019      	movs	r1, r3
 8004e46:	f7fc fc25 	bl	8001694 <HAL_GPIO_WritePin>


	// LCD Initialization
	HAL_Delay(40);
 8004e4a:	2028      	movs	r0, #40	@ 0x28
 8004e4c:	f7fc f9ae 	bl	80011ac <HAL_Delay>

	// RS = 0; For LCD Command
	HAL_GPIO_WritePin(LCD_GPIO_PORT, LCD_GPIO_RS, GPIO_PIN_RESET);
 8004e50:	4b17      	ldr	r3, [pc, #92]	@ (8004eb0 <lcd_init+0x16c>)
 8004e52:	2200      	movs	r2, #0
 8004e54:	2101      	movs	r1, #1
 8004e56:	0018      	movs	r0, r3
 8004e58:	f7fc fc1c 	bl	8001694 <HAL_GPIO_WritePin>
	// RW = 0
	HAL_GPIO_WritePin(LCD_GPIO_PORT, LCD_GPIO_RW, GPIO_PIN_RESET);
 8004e5c:	4b14      	ldr	r3, [pc, #80]	@ (8004eb0 <lcd_init+0x16c>)
 8004e5e:	2200      	movs	r2, #0
 8004e60:	2102      	movs	r1, #2
 8004e62:	0018      	movs	r0, r3
 8004e64:	f7fc fc16 	bl	8001694 <HAL_GPIO_WritePin>

	write_4_bits(0b0011);
 8004e68:	2003      	movs	r0, #3
 8004e6a:	f000 f823 	bl	8004eb4 <write_4_bits>
	HAL_Delay(5);
 8004e6e:	2005      	movs	r0, #5
 8004e70:	f7fc f99c 	bl	80011ac <HAL_Delay>
	write_4_bits(0b0011);
 8004e74:	2003      	movs	r0, #3
 8004e76:	f000 f81d 	bl	8004eb4 <write_4_bits>
	delay_us(150);
 8004e7a:	2096      	movs	r0, #150	@ 0x96
 8004e7c:	f7fb fb7c 	bl	8000578 <delay_us>
	write_4_bits(0b0011);
 8004e80:	2003      	movs	r0, #3
 8004e82:	f000 f817 	bl	8004eb4 <write_4_bits>
	write_4_bits(0b0010);
 8004e86:	2002      	movs	r0, #2
 8004e88:	f000 f814 	bl	8004eb4 <write_4_bits>

	// function set command
	lcd_send_command(LCD_CMD_4DL_2N_5x8F);
 8004e8c:	2028      	movs	r0, #40	@ 0x28
 8004e8e:	f7ff feb7 	bl	8004c00 <lcd_send_command>

	// display on and cursor on
	lcd_send_command(LCD_CMD_DON_CURON);
 8004e92:	200e      	movs	r0, #14
 8004e94:	f7ff feb4 	bl	8004c00 <lcd_send_command>

	// display clear
	lcd_display_clear();
 8004e98:	f7ff ff16 	bl	8004cc8 <lcd_display_clear>

	// entry mode set
	lcd_send_command(LCD_CMD_INCADD);
 8004e9c:	2006      	movs	r0, #6
 8004e9e:	f7ff feaf 	bl	8004c00 <lcd_send_command>
}
 8004ea2:	46c0      	nop			@ (mov r8, r8)
 8004ea4:	46bd      	mov	sp, r7
 8004ea6:	b006      	add	sp, #24
 8004ea8:	bd80      	pop	{r7, pc}
 8004eaa:	46c0      	nop			@ (mov r8, r8)
 8004eac:	40021000 	.word	0x40021000
 8004eb0:	50000400 	.word	0x50000400

08004eb4 <write_4_bits>:


// Writes 4 bits through D4-7
static void write_4_bits(uint8_t value)
{
 8004eb4:	b580      	push	{r7, lr}
 8004eb6:	b082      	sub	sp, #8
 8004eb8:	af00      	add	r7, sp, #0
 8004eba:	0002      	movs	r2, r0
 8004ebc:	1dfb      	adds	r3, r7, #7
 8004ebe:	701a      	strb	r2, [r3, #0]
//	GPIO_WriteToOutputPin(LCD_GPIO_PORT, LCD_GPIO_D4, (value >> 0) & 0x1);
//	GPIO_WriteToOutputPin(LCD_GPIO_PORT, LCD_GPIO_D5, (value >> 1) & 0x1);
//	GPIO_WriteToOutputPin(LCD_GPIO_PORT, LCD_GPIO_D6, (value >> 2) & 0x1);
//	GPIO_WriteToOutputPin(LCD_GPIO_PORT, LCD_GPIO_D7, (value >> 3) & 0x1);

	HAL_GPIO_WritePin(LCD_GPIO_PORT, LCD_GPIO_D4, (value >> 0) & 0x1);
 8004ec0:	1dfb      	adds	r3, r7, #7
 8004ec2:	781b      	ldrb	r3, [r3, #0]
 8004ec4:	2201      	movs	r2, #1
 8004ec6:	4013      	ands	r3, r2
 8004ec8:	b2db      	uxtb	r3, r3
 8004eca:	4818      	ldr	r0, [pc, #96]	@ (8004f2c <write_4_bits+0x78>)
 8004ecc:	001a      	movs	r2, r3
 8004ece:	2108      	movs	r1, #8
 8004ed0:	f7fc fbe0 	bl	8001694 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_GPIO_PORT, LCD_GPIO_D5, (value >> 1) & 0x1);
 8004ed4:	1dfb      	adds	r3, r7, #7
 8004ed6:	781b      	ldrb	r3, [r3, #0]
 8004ed8:	085b      	lsrs	r3, r3, #1
 8004eda:	b2db      	uxtb	r3, r3
 8004edc:	2201      	movs	r2, #1
 8004ede:	4013      	ands	r3, r2
 8004ee0:	b2db      	uxtb	r3, r3
 8004ee2:	4812      	ldr	r0, [pc, #72]	@ (8004f2c <write_4_bits+0x78>)
 8004ee4:	001a      	movs	r2, r3
 8004ee6:	2110      	movs	r1, #16
 8004ee8:	f7fc fbd4 	bl	8001694 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_GPIO_PORT, LCD_GPIO_D6, (value >> 2) & 0x1);
 8004eec:	1dfb      	adds	r3, r7, #7
 8004eee:	781b      	ldrb	r3, [r3, #0]
 8004ef0:	089b      	lsrs	r3, r3, #2
 8004ef2:	b2db      	uxtb	r3, r3
 8004ef4:	2201      	movs	r2, #1
 8004ef6:	4013      	ands	r3, r2
 8004ef8:	b2db      	uxtb	r3, r3
 8004efa:	480c      	ldr	r0, [pc, #48]	@ (8004f2c <write_4_bits+0x78>)
 8004efc:	001a      	movs	r2, r3
 8004efe:	2120      	movs	r1, #32
 8004f00:	f7fc fbc8 	bl	8001694 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_GPIO_PORT, LCD_GPIO_D7, (value >> 3) & 0x1);
 8004f04:	1dfb      	adds	r3, r7, #7
 8004f06:	781b      	ldrb	r3, [r3, #0]
 8004f08:	08db      	lsrs	r3, r3, #3
 8004f0a:	b2db      	uxtb	r3, r3
 8004f0c:	2201      	movs	r2, #1
 8004f0e:	4013      	ands	r3, r2
 8004f10:	b2da      	uxtb	r2, r3
 8004f12:	2380      	movs	r3, #128	@ 0x80
 8004f14:	015b      	lsls	r3, r3, #5
 8004f16:	4805      	ldr	r0, [pc, #20]	@ (8004f2c <write_4_bits+0x78>)
 8004f18:	0019      	movs	r1, r3
 8004f1a:	f7fc fbbb 	bl	8001694 <HAL_GPIO_WritePin>

	lcd_enable();
 8004f1e:	f000 f807 	bl	8004f30 <lcd_enable>
}
 8004f22:	46c0      	nop			@ (mov r8, r8)
 8004f24:	46bd      	mov	sp, r7
 8004f26:	b002      	add	sp, #8
 8004f28:	bd80      	pop	{r7, pc}
 8004f2a:	46c0      	nop			@ (mov r8, r8)
 8004f2c:	50000400 	.word	0x50000400

08004f30 <lcd_enable>:


static void lcd_enable()
{
 8004f30:	b580      	push	{r7, lr}
 8004f32:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LCD_GPIO_PORT, LCD_GPIO_EN, GPIO_PIN_SET);
 8004f34:	4b0a      	ldr	r3, [pc, #40]	@ (8004f60 <lcd_enable+0x30>)
 8004f36:	2201      	movs	r2, #1
 8004f38:	2104      	movs	r1, #4
 8004f3a:	0018      	movs	r0, r3
 8004f3c:	f7fc fbaa 	bl	8001694 <HAL_GPIO_WritePin>
	delay_us(10);
 8004f40:	200a      	movs	r0, #10
 8004f42:	f7fb fb19 	bl	8000578 <delay_us>
	HAL_GPIO_WritePin(LCD_GPIO_PORT, LCD_GPIO_EN, GPIO_PIN_RESET);
 8004f46:	4b06      	ldr	r3, [pc, #24]	@ (8004f60 <lcd_enable+0x30>)
 8004f48:	2200      	movs	r2, #0
 8004f4a:	2104      	movs	r1, #4
 8004f4c:	0018      	movs	r0, r3
 8004f4e:	f7fc fba1 	bl	8001694 <HAL_GPIO_WritePin>
	delay_us(100);
 8004f52:	2064      	movs	r0, #100	@ 0x64
 8004f54:	f7fb fb10 	bl	8000578 <delay_us>
}
 8004f58:	46c0      	nop			@ (mov r8, r8)
 8004f5a:	46bd      	mov	sp, r7
 8004f5c:	bd80      	pop	{r7, pc}
 8004f5e:	46c0      	nop			@ (mov r8, r8)
 8004f60:	50000400 	.word	0x50000400

08004f64 <sniprintf>:
 8004f64:	b40c      	push	{r2, r3}
 8004f66:	b530      	push	{r4, r5, lr}
 8004f68:	4b18      	ldr	r3, [pc, #96]	@ (8004fcc <sniprintf+0x68>)
 8004f6a:	000c      	movs	r4, r1
 8004f6c:	681d      	ldr	r5, [r3, #0]
 8004f6e:	b09d      	sub	sp, #116	@ 0x74
 8004f70:	2900      	cmp	r1, #0
 8004f72:	da08      	bge.n	8004f86 <sniprintf+0x22>
 8004f74:	238b      	movs	r3, #139	@ 0x8b
 8004f76:	2001      	movs	r0, #1
 8004f78:	602b      	str	r3, [r5, #0]
 8004f7a:	4240      	negs	r0, r0
 8004f7c:	b01d      	add	sp, #116	@ 0x74
 8004f7e:	bc30      	pop	{r4, r5}
 8004f80:	bc08      	pop	{r3}
 8004f82:	b002      	add	sp, #8
 8004f84:	4718      	bx	r3
 8004f86:	2382      	movs	r3, #130	@ 0x82
 8004f88:	466a      	mov	r2, sp
 8004f8a:	009b      	lsls	r3, r3, #2
 8004f8c:	8293      	strh	r3, [r2, #20]
 8004f8e:	2300      	movs	r3, #0
 8004f90:	9002      	str	r0, [sp, #8]
 8004f92:	931b      	str	r3, [sp, #108]	@ 0x6c
 8004f94:	9006      	str	r0, [sp, #24]
 8004f96:	4299      	cmp	r1, r3
 8004f98:	d000      	beq.n	8004f9c <sniprintf+0x38>
 8004f9a:	1e4b      	subs	r3, r1, #1
 8004f9c:	9304      	str	r3, [sp, #16]
 8004f9e:	9307      	str	r3, [sp, #28]
 8004fa0:	2301      	movs	r3, #1
 8004fa2:	466a      	mov	r2, sp
 8004fa4:	425b      	negs	r3, r3
 8004fa6:	82d3      	strh	r3, [r2, #22]
 8004fa8:	0028      	movs	r0, r5
 8004faa:	ab21      	add	r3, sp, #132	@ 0x84
 8004fac:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8004fae:	a902      	add	r1, sp, #8
 8004fb0:	9301      	str	r3, [sp, #4]
 8004fb2:	f000 f9cb 	bl	800534c <_svfiprintf_r>
 8004fb6:	1c43      	adds	r3, r0, #1
 8004fb8:	da01      	bge.n	8004fbe <sniprintf+0x5a>
 8004fba:	238b      	movs	r3, #139	@ 0x8b
 8004fbc:	602b      	str	r3, [r5, #0]
 8004fbe:	2c00      	cmp	r4, #0
 8004fc0:	d0dc      	beq.n	8004f7c <sniprintf+0x18>
 8004fc2:	2200      	movs	r2, #0
 8004fc4:	9b02      	ldr	r3, [sp, #8]
 8004fc6:	701a      	strb	r2, [r3, #0]
 8004fc8:	e7d8      	b.n	8004f7c <sniprintf+0x18>
 8004fca:	46c0      	nop			@ (mov r8, r8)
 8004fcc:	2000000c 	.word	0x2000000c

08004fd0 <memset>:
 8004fd0:	0003      	movs	r3, r0
 8004fd2:	1882      	adds	r2, r0, r2
 8004fd4:	4293      	cmp	r3, r2
 8004fd6:	d100      	bne.n	8004fda <memset+0xa>
 8004fd8:	4770      	bx	lr
 8004fda:	7019      	strb	r1, [r3, #0]
 8004fdc:	3301      	adds	r3, #1
 8004fde:	e7f9      	b.n	8004fd4 <memset+0x4>

08004fe0 <strchr>:
 8004fe0:	b2c9      	uxtb	r1, r1
 8004fe2:	7803      	ldrb	r3, [r0, #0]
 8004fe4:	2b00      	cmp	r3, #0
 8004fe6:	d004      	beq.n	8004ff2 <strchr+0x12>
 8004fe8:	428b      	cmp	r3, r1
 8004fea:	d100      	bne.n	8004fee <strchr+0xe>
 8004fec:	4770      	bx	lr
 8004fee:	3001      	adds	r0, #1
 8004ff0:	e7f7      	b.n	8004fe2 <strchr+0x2>
 8004ff2:	424b      	negs	r3, r1
 8004ff4:	4159      	adcs	r1, r3
 8004ff6:	4249      	negs	r1, r1
 8004ff8:	4008      	ands	r0, r1
 8004ffa:	e7f7      	b.n	8004fec <strchr+0xc>

08004ffc <strstr>:
 8004ffc:	780a      	ldrb	r2, [r1, #0]
 8004ffe:	b530      	push	{r4, r5, lr}
 8005000:	2a00      	cmp	r2, #0
 8005002:	d10c      	bne.n	800501e <strstr+0x22>
 8005004:	bd30      	pop	{r4, r5, pc}
 8005006:	429a      	cmp	r2, r3
 8005008:	d108      	bne.n	800501c <strstr+0x20>
 800500a:	2301      	movs	r3, #1
 800500c:	5ccc      	ldrb	r4, [r1, r3]
 800500e:	2c00      	cmp	r4, #0
 8005010:	d0f8      	beq.n	8005004 <strstr+0x8>
 8005012:	5cc5      	ldrb	r5, [r0, r3]
 8005014:	42a5      	cmp	r5, r4
 8005016:	d101      	bne.n	800501c <strstr+0x20>
 8005018:	3301      	adds	r3, #1
 800501a:	e7f7      	b.n	800500c <strstr+0x10>
 800501c:	3001      	adds	r0, #1
 800501e:	7803      	ldrb	r3, [r0, #0]
 8005020:	2b00      	cmp	r3, #0
 8005022:	d1f0      	bne.n	8005006 <strstr+0xa>
 8005024:	0018      	movs	r0, r3
 8005026:	e7ed      	b.n	8005004 <strstr+0x8>

08005028 <__errno>:
 8005028:	4b01      	ldr	r3, [pc, #4]	@ (8005030 <__errno+0x8>)
 800502a:	6818      	ldr	r0, [r3, #0]
 800502c:	4770      	bx	lr
 800502e:	46c0      	nop			@ (mov r8, r8)
 8005030:	2000000c 	.word	0x2000000c

08005034 <__libc_init_array>:
 8005034:	b570      	push	{r4, r5, r6, lr}
 8005036:	2600      	movs	r6, #0
 8005038:	4c0c      	ldr	r4, [pc, #48]	@ (800506c <__libc_init_array+0x38>)
 800503a:	4d0d      	ldr	r5, [pc, #52]	@ (8005070 <__libc_init_array+0x3c>)
 800503c:	1b64      	subs	r4, r4, r5
 800503e:	10a4      	asrs	r4, r4, #2
 8005040:	42a6      	cmp	r6, r4
 8005042:	d109      	bne.n	8005058 <__libc_init_array+0x24>
 8005044:	2600      	movs	r6, #0
 8005046:	f000 fc63 	bl	8005910 <_init>
 800504a:	4c0a      	ldr	r4, [pc, #40]	@ (8005074 <__libc_init_array+0x40>)
 800504c:	4d0a      	ldr	r5, [pc, #40]	@ (8005078 <__libc_init_array+0x44>)
 800504e:	1b64      	subs	r4, r4, r5
 8005050:	10a4      	asrs	r4, r4, #2
 8005052:	42a6      	cmp	r6, r4
 8005054:	d105      	bne.n	8005062 <__libc_init_array+0x2e>
 8005056:	bd70      	pop	{r4, r5, r6, pc}
 8005058:	00b3      	lsls	r3, r6, #2
 800505a:	58eb      	ldr	r3, [r5, r3]
 800505c:	4798      	blx	r3
 800505e:	3601      	adds	r6, #1
 8005060:	e7ee      	b.n	8005040 <__libc_init_array+0xc>
 8005062:	00b3      	lsls	r3, r6, #2
 8005064:	58eb      	ldr	r3, [r5, r3]
 8005066:	4798      	blx	r3
 8005068:	3601      	adds	r6, #1
 800506a:	e7f2      	b.n	8005052 <__libc_init_array+0x1e>
 800506c:	08005bc8 	.word	0x08005bc8
 8005070:	08005bc8 	.word	0x08005bc8
 8005074:	08005bcc 	.word	0x08005bcc
 8005078:	08005bc8 	.word	0x08005bc8

0800507c <__retarget_lock_acquire_recursive>:
 800507c:	4770      	bx	lr

0800507e <__retarget_lock_release_recursive>:
 800507e:	4770      	bx	lr

08005080 <memcpy>:
 8005080:	2300      	movs	r3, #0
 8005082:	b510      	push	{r4, lr}
 8005084:	429a      	cmp	r2, r3
 8005086:	d100      	bne.n	800508a <memcpy+0xa>
 8005088:	bd10      	pop	{r4, pc}
 800508a:	5ccc      	ldrb	r4, [r1, r3]
 800508c:	54c4      	strb	r4, [r0, r3]
 800508e:	3301      	adds	r3, #1
 8005090:	e7f8      	b.n	8005084 <memcpy+0x4>
	...

08005094 <_free_r>:
 8005094:	b570      	push	{r4, r5, r6, lr}
 8005096:	0005      	movs	r5, r0
 8005098:	1e0c      	subs	r4, r1, #0
 800509a:	d010      	beq.n	80050be <_free_r+0x2a>
 800509c:	3c04      	subs	r4, #4
 800509e:	6823      	ldr	r3, [r4, #0]
 80050a0:	2b00      	cmp	r3, #0
 80050a2:	da00      	bge.n	80050a6 <_free_r+0x12>
 80050a4:	18e4      	adds	r4, r4, r3
 80050a6:	0028      	movs	r0, r5
 80050a8:	f000 f8e0 	bl	800526c <__malloc_lock>
 80050ac:	4a1d      	ldr	r2, [pc, #116]	@ (8005124 <_free_r+0x90>)
 80050ae:	6813      	ldr	r3, [r2, #0]
 80050b0:	2b00      	cmp	r3, #0
 80050b2:	d105      	bne.n	80050c0 <_free_r+0x2c>
 80050b4:	6063      	str	r3, [r4, #4]
 80050b6:	6014      	str	r4, [r2, #0]
 80050b8:	0028      	movs	r0, r5
 80050ba:	f000 f8df 	bl	800527c <__malloc_unlock>
 80050be:	bd70      	pop	{r4, r5, r6, pc}
 80050c0:	42a3      	cmp	r3, r4
 80050c2:	d908      	bls.n	80050d6 <_free_r+0x42>
 80050c4:	6820      	ldr	r0, [r4, #0]
 80050c6:	1821      	adds	r1, r4, r0
 80050c8:	428b      	cmp	r3, r1
 80050ca:	d1f3      	bne.n	80050b4 <_free_r+0x20>
 80050cc:	6819      	ldr	r1, [r3, #0]
 80050ce:	685b      	ldr	r3, [r3, #4]
 80050d0:	1809      	adds	r1, r1, r0
 80050d2:	6021      	str	r1, [r4, #0]
 80050d4:	e7ee      	b.n	80050b4 <_free_r+0x20>
 80050d6:	001a      	movs	r2, r3
 80050d8:	685b      	ldr	r3, [r3, #4]
 80050da:	2b00      	cmp	r3, #0
 80050dc:	d001      	beq.n	80050e2 <_free_r+0x4e>
 80050de:	42a3      	cmp	r3, r4
 80050e0:	d9f9      	bls.n	80050d6 <_free_r+0x42>
 80050e2:	6811      	ldr	r1, [r2, #0]
 80050e4:	1850      	adds	r0, r2, r1
 80050e6:	42a0      	cmp	r0, r4
 80050e8:	d10b      	bne.n	8005102 <_free_r+0x6e>
 80050ea:	6820      	ldr	r0, [r4, #0]
 80050ec:	1809      	adds	r1, r1, r0
 80050ee:	1850      	adds	r0, r2, r1
 80050f0:	6011      	str	r1, [r2, #0]
 80050f2:	4283      	cmp	r3, r0
 80050f4:	d1e0      	bne.n	80050b8 <_free_r+0x24>
 80050f6:	6818      	ldr	r0, [r3, #0]
 80050f8:	685b      	ldr	r3, [r3, #4]
 80050fa:	1841      	adds	r1, r0, r1
 80050fc:	6011      	str	r1, [r2, #0]
 80050fe:	6053      	str	r3, [r2, #4]
 8005100:	e7da      	b.n	80050b8 <_free_r+0x24>
 8005102:	42a0      	cmp	r0, r4
 8005104:	d902      	bls.n	800510c <_free_r+0x78>
 8005106:	230c      	movs	r3, #12
 8005108:	602b      	str	r3, [r5, #0]
 800510a:	e7d5      	b.n	80050b8 <_free_r+0x24>
 800510c:	6820      	ldr	r0, [r4, #0]
 800510e:	1821      	adds	r1, r4, r0
 8005110:	428b      	cmp	r3, r1
 8005112:	d103      	bne.n	800511c <_free_r+0x88>
 8005114:	6819      	ldr	r1, [r3, #0]
 8005116:	685b      	ldr	r3, [r3, #4]
 8005118:	1809      	adds	r1, r1, r0
 800511a:	6021      	str	r1, [r4, #0]
 800511c:	6063      	str	r3, [r4, #4]
 800511e:	6054      	str	r4, [r2, #4]
 8005120:	e7ca      	b.n	80050b8 <_free_r+0x24>
 8005122:	46c0      	nop			@ (mov r8, r8)
 8005124:	200003b4 	.word	0x200003b4

08005128 <sbrk_aligned>:
 8005128:	b570      	push	{r4, r5, r6, lr}
 800512a:	4e0f      	ldr	r6, [pc, #60]	@ (8005168 <sbrk_aligned+0x40>)
 800512c:	000d      	movs	r5, r1
 800512e:	6831      	ldr	r1, [r6, #0]
 8005130:	0004      	movs	r4, r0
 8005132:	2900      	cmp	r1, #0
 8005134:	d102      	bne.n	800513c <sbrk_aligned+0x14>
 8005136:	f000 fb95 	bl	8005864 <_sbrk_r>
 800513a:	6030      	str	r0, [r6, #0]
 800513c:	0029      	movs	r1, r5
 800513e:	0020      	movs	r0, r4
 8005140:	f000 fb90 	bl	8005864 <_sbrk_r>
 8005144:	1c43      	adds	r3, r0, #1
 8005146:	d103      	bne.n	8005150 <sbrk_aligned+0x28>
 8005148:	2501      	movs	r5, #1
 800514a:	426d      	negs	r5, r5
 800514c:	0028      	movs	r0, r5
 800514e:	bd70      	pop	{r4, r5, r6, pc}
 8005150:	2303      	movs	r3, #3
 8005152:	1cc5      	adds	r5, r0, #3
 8005154:	439d      	bics	r5, r3
 8005156:	42a8      	cmp	r0, r5
 8005158:	d0f8      	beq.n	800514c <sbrk_aligned+0x24>
 800515a:	1a29      	subs	r1, r5, r0
 800515c:	0020      	movs	r0, r4
 800515e:	f000 fb81 	bl	8005864 <_sbrk_r>
 8005162:	3001      	adds	r0, #1
 8005164:	d1f2      	bne.n	800514c <sbrk_aligned+0x24>
 8005166:	e7ef      	b.n	8005148 <sbrk_aligned+0x20>
 8005168:	200003b0 	.word	0x200003b0

0800516c <_malloc_r>:
 800516c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800516e:	2203      	movs	r2, #3
 8005170:	1ccb      	adds	r3, r1, #3
 8005172:	4393      	bics	r3, r2
 8005174:	3308      	adds	r3, #8
 8005176:	0005      	movs	r5, r0
 8005178:	001f      	movs	r7, r3
 800517a:	2b0c      	cmp	r3, #12
 800517c:	d234      	bcs.n	80051e8 <_malloc_r+0x7c>
 800517e:	270c      	movs	r7, #12
 8005180:	42b9      	cmp	r1, r7
 8005182:	d833      	bhi.n	80051ec <_malloc_r+0x80>
 8005184:	0028      	movs	r0, r5
 8005186:	f000 f871 	bl	800526c <__malloc_lock>
 800518a:	4e37      	ldr	r6, [pc, #220]	@ (8005268 <_malloc_r+0xfc>)
 800518c:	6833      	ldr	r3, [r6, #0]
 800518e:	001c      	movs	r4, r3
 8005190:	2c00      	cmp	r4, #0
 8005192:	d12f      	bne.n	80051f4 <_malloc_r+0x88>
 8005194:	0039      	movs	r1, r7
 8005196:	0028      	movs	r0, r5
 8005198:	f7ff ffc6 	bl	8005128 <sbrk_aligned>
 800519c:	0004      	movs	r4, r0
 800519e:	1c43      	adds	r3, r0, #1
 80051a0:	d15f      	bne.n	8005262 <_malloc_r+0xf6>
 80051a2:	6834      	ldr	r4, [r6, #0]
 80051a4:	9400      	str	r4, [sp, #0]
 80051a6:	9b00      	ldr	r3, [sp, #0]
 80051a8:	2b00      	cmp	r3, #0
 80051aa:	d14a      	bne.n	8005242 <_malloc_r+0xd6>
 80051ac:	2c00      	cmp	r4, #0
 80051ae:	d052      	beq.n	8005256 <_malloc_r+0xea>
 80051b0:	6823      	ldr	r3, [r4, #0]
 80051b2:	0028      	movs	r0, r5
 80051b4:	18e3      	adds	r3, r4, r3
 80051b6:	9900      	ldr	r1, [sp, #0]
 80051b8:	9301      	str	r3, [sp, #4]
 80051ba:	f000 fb53 	bl	8005864 <_sbrk_r>
 80051be:	9b01      	ldr	r3, [sp, #4]
 80051c0:	4283      	cmp	r3, r0
 80051c2:	d148      	bne.n	8005256 <_malloc_r+0xea>
 80051c4:	6823      	ldr	r3, [r4, #0]
 80051c6:	0028      	movs	r0, r5
 80051c8:	1aff      	subs	r7, r7, r3
 80051ca:	0039      	movs	r1, r7
 80051cc:	f7ff ffac 	bl	8005128 <sbrk_aligned>
 80051d0:	3001      	adds	r0, #1
 80051d2:	d040      	beq.n	8005256 <_malloc_r+0xea>
 80051d4:	6823      	ldr	r3, [r4, #0]
 80051d6:	19db      	adds	r3, r3, r7
 80051d8:	6023      	str	r3, [r4, #0]
 80051da:	6833      	ldr	r3, [r6, #0]
 80051dc:	685a      	ldr	r2, [r3, #4]
 80051de:	2a00      	cmp	r2, #0
 80051e0:	d133      	bne.n	800524a <_malloc_r+0xde>
 80051e2:	9b00      	ldr	r3, [sp, #0]
 80051e4:	6033      	str	r3, [r6, #0]
 80051e6:	e019      	b.n	800521c <_malloc_r+0xb0>
 80051e8:	2b00      	cmp	r3, #0
 80051ea:	dac9      	bge.n	8005180 <_malloc_r+0x14>
 80051ec:	230c      	movs	r3, #12
 80051ee:	602b      	str	r3, [r5, #0]
 80051f0:	2000      	movs	r0, #0
 80051f2:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80051f4:	6821      	ldr	r1, [r4, #0]
 80051f6:	1bc9      	subs	r1, r1, r7
 80051f8:	d420      	bmi.n	800523c <_malloc_r+0xd0>
 80051fa:	290b      	cmp	r1, #11
 80051fc:	d90a      	bls.n	8005214 <_malloc_r+0xa8>
 80051fe:	19e2      	adds	r2, r4, r7
 8005200:	6027      	str	r7, [r4, #0]
 8005202:	42a3      	cmp	r3, r4
 8005204:	d104      	bne.n	8005210 <_malloc_r+0xa4>
 8005206:	6032      	str	r2, [r6, #0]
 8005208:	6863      	ldr	r3, [r4, #4]
 800520a:	6011      	str	r1, [r2, #0]
 800520c:	6053      	str	r3, [r2, #4]
 800520e:	e005      	b.n	800521c <_malloc_r+0xb0>
 8005210:	605a      	str	r2, [r3, #4]
 8005212:	e7f9      	b.n	8005208 <_malloc_r+0x9c>
 8005214:	6862      	ldr	r2, [r4, #4]
 8005216:	42a3      	cmp	r3, r4
 8005218:	d10e      	bne.n	8005238 <_malloc_r+0xcc>
 800521a:	6032      	str	r2, [r6, #0]
 800521c:	0028      	movs	r0, r5
 800521e:	f000 f82d 	bl	800527c <__malloc_unlock>
 8005222:	0020      	movs	r0, r4
 8005224:	2207      	movs	r2, #7
 8005226:	300b      	adds	r0, #11
 8005228:	1d23      	adds	r3, r4, #4
 800522a:	4390      	bics	r0, r2
 800522c:	1ac2      	subs	r2, r0, r3
 800522e:	4298      	cmp	r0, r3
 8005230:	d0df      	beq.n	80051f2 <_malloc_r+0x86>
 8005232:	1a1b      	subs	r3, r3, r0
 8005234:	50a3      	str	r3, [r4, r2]
 8005236:	e7dc      	b.n	80051f2 <_malloc_r+0x86>
 8005238:	605a      	str	r2, [r3, #4]
 800523a:	e7ef      	b.n	800521c <_malloc_r+0xb0>
 800523c:	0023      	movs	r3, r4
 800523e:	6864      	ldr	r4, [r4, #4]
 8005240:	e7a6      	b.n	8005190 <_malloc_r+0x24>
 8005242:	9c00      	ldr	r4, [sp, #0]
 8005244:	6863      	ldr	r3, [r4, #4]
 8005246:	9300      	str	r3, [sp, #0]
 8005248:	e7ad      	b.n	80051a6 <_malloc_r+0x3a>
 800524a:	001a      	movs	r2, r3
 800524c:	685b      	ldr	r3, [r3, #4]
 800524e:	42a3      	cmp	r3, r4
 8005250:	d1fb      	bne.n	800524a <_malloc_r+0xde>
 8005252:	2300      	movs	r3, #0
 8005254:	e7da      	b.n	800520c <_malloc_r+0xa0>
 8005256:	230c      	movs	r3, #12
 8005258:	0028      	movs	r0, r5
 800525a:	602b      	str	r3, [r5, #0]
 800525c:	f000 f80e 	bl	800527c <__malloc_unlock>
 8005260:	e7c6      	b.n	80051f0 <_malloc_r+0x84>
 8005262:	6007      	str	r7, [r0, #0]
 8005264:	e7da      	b.n	800521c <_malloc_r+0xb0>
 8005266:	46c0      	nop			@ (mov r8, r8)
 8005268:	200003b4 	.word	0x200003b4

0800526c <__malloc_lock>:
 800526c:	b510      	push	{r4, lr}
 800526e:	4802      	ldr	r0, [pc, #8]	@ (8005278 <__malloc_lock+0xc>)
 8005270:	f7ff ff04 	bl	800507c <__retarget_lock_acquire_recursive>
 8005274:	bd10      	pop	{r4, pc}
 8005276:	46c0      	nop			@ (mov r8, r8)
 8005278:	200003ac 	.word	0x200003ac

0800527c <__malloc_unlock>:
 800527c:	b510      	push	{r4, lr}
 800527e:	4802      	ldr	r0, [pc, #8]	@ (8005288 <__malloc_unlock+0xc>)
 8005280:	f7ff fefd 	bl	800507e <__retarget_lock_release_recursive>
 8005284:	bd10      	pop	{r4, pc}
 8005286:	46c0      	nop			@ (mov r8, r8)
 8005288:	200003ac 	.word	0x200003ac

0800528c <__ssputs_r>:
 800528c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800528e:	688e      	ldr	r6, [r1, #8]
 8005290:	b085      	sub	sp, #20
 8005292:	001f      	movs	r7, r3
 8005294:	000c      	movs	r4, r1
 8005296:	680b      	ldr	r3, [r1, #0]
 8005298:	9002      	str	r0, [sp, #8]
 800529a:	9203      	str	r2, [sp, #12]
 800529c:	42be      	cmp	r6, r7
 800529e:	d830      	bhi.n	8005302 <__ssputs_r+0x76>
 80052a0:	210c      	movs	r1, #12
 80052a2:	5e62      	ldrsh	r2, [r4, r1]
 80052a4:	2190      	movs	r1, #144	@ 0x90
 80052a6:	00c9      	lsls	r1, r1, #3
 80052a8:	420a      	tst	r2, r1
 80052aa:	d028      	beq.n	80052fe <__ssputs_r+0x72>
 80052ac:	2003      	movs	r0, #3
 80052ae:	6921      	ldr	r1, [r4, #16]
 80052b0:	1a5b      	subs	r3, r3, r1
 80052b2:	9301      	str	r3, [sp, #4]
 80052b4:	6963      	ldr	r3, [r4, #20]
 80052b6:	4343      	muls	r3, r0
 80052b8:	9801      	ldr	r0, [sp, #4]
 80052ba:	0fdd      	lsrs	r5, r3, #31
 80052bc:	18ed      	adds	r5, r5, r3
 80052be:	1c7b      	adds	r3, r7, #1
 80052c0:	181b      	adds	r3, r3, r0
 80052c2:	106d      	asrs	r5, r5, #1
 80052c4:	42ab      	cmp	r3, r5
 80052c6:	d900      	bls.n	80052ca <__ssputs_r+0x3e>
 80052c8:	001d      	movs	r5, r3
 80052ca:	0552      	lsls	r2, r2, #21
 80052cc:	d528      	bpl.n	8005320 <__ssputs_r+0x94>
 80052ce:	0029      	movs	r1, r5
 80052d0:	9802      	ldr	r0, [sp, #8]
 80052d2:	f7ff ff4b 	bl	800516c <_malloc_r>
 80052d6:	1e06      	subs	r6, r0, #0
 80052d8:	d02c      	beq.n	8005334 <__ssputs_r+0xa8>
 80052da:	9a01      	ldr	r2, [sp, #4]
 80052dc:	6921      	ldr	r1, [r4, #16]
 80052de:	f7ff fecf 	bl	8005080 <memcpy>
 80052e2:	89a2      	ldrh	r2, [r4, #12]
 80052e4:	4b18      	ldr	r3, [pc, #96]	@ (8005348 <__ssputs_r+0xbc>)
 80052e6:	401a      	ands	r2, r3
 80052e8:	2380      	movs	r3, #128	@ 0x80
 80052ea:	4313      	orrs	r3, r2
 80052ec:	81a3      	strh	r3, [r4, #12]
 80052ee:	9b01      	ldr	r3, [sp, #4]
 80052f0:	6126      	str	r6, [r4, #16]
 80052f2:	18f6      	adds	r6, r6, r3
 80052f4:	6026      	str	r6, [r4, #0]
 80052f6:	003e      	movs	r6, r7
 80052f8:	6165      	str	r5, [r4, #20]
 80052fa:	1aed      	subs	r5, r5, r3
 80052fc:	60a5      	str	r5, [r4, #8]
 80052fe:	42be      	cmp	r6, r7
 8005300:	d900      	bls.n	8005304 <__ssputs_r+0x78>
 8005302:	003e      	movs	r6, r7
 8005304:	0032      	movs	r2, r6
 8005306:	9903      	ldr	r1, [sp, #12]
 8005308:	6820      	ldr	r0, [r4, #0]
 800530a:	f000 fa99 	bl	8005840 <memmove>
 800530e:	2000      	movs	r0, #0
 8005310:	68a3      	ldr	r3, [r4, #8]
 8005312:	1b9b      	subs	r3, r3, r6
 8005314:	60a3      	str	r3, [r4, #8]
 8005316:	6823      	ldr	r3, [r4, #0]
 8005318:	199b      	adds	r3, r3, r6
 800531a:	6023      	str	r3, [r4, #0]
 800531c:	b005      	add	sp, #20
 800531e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005320:	002a      	movs	r2, r5
 8005322:	9802      	ldr	r0, [sp, #8]
 8005324:	f000 fabb 	bl	800589e <_realloc_r>
 8005328:	1e06      	subs	r6, r0, #0
 800532a:	d1e0      	bne.n	80052ee <__ssputs_r+0x62>
 800532c:	6921      	ldr	r1, [r4, #16]
 800532e:	9802      	ldr	r0, [sp, #8]
 8005330:	f7ff feb0 	bl	8005094 <_free_r>
 8005334:	230c      	movs	r3, #12
 8005336:	2001      	movs	r0, #1
 8005338:	9a02      	ldr	r2, [sp, #8]
 800533a:	4240      	negs	r0, r0
 800533c:	6013      	str	r3, [r2, #0]
 800533e:	89a2      	ldrh	r2, [r4, #12]
 8005340:	3334      	adds	r3, #52	@ 0x34
 8005342:	4313      	orrs	r3, r2
 8005344:	81a3      	strh	r3, [r4, #12]
 8005346:	e7e9      	b.n	800531c <__ssputs_r+0x90>
 8005348:	fffffb7f 	.word	0xfffffb7f

0800534c <_svfiprintf_r>:
 800534c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800534e:	b0a1      	sub	sp, #132	@ 0x84
 8005350:	9003      	str	r0, [sp, #12]
 8005352:	001d      	movs	r5, r3
 8005354:	898b      	ldrh	r3, [r1, #12]
 8005356:	000f      	movs	r7, r1
 8005358:	0016      	movs	r6, r2
 800535a:	061b      	lsls	r3, r3, #24
 800535c:	d511      	bpl.n	8005382 <_svfiprintf_r+0x36>
 800535e:	690b      	ldr	r3, [r1, #16]
 8005360:	2b00      	cmp	r3, #0
 8005362:	d10e      	bne.n	8005382 <_svfiprintf_r+0x36>
 8005364:	2140      	movs	r1, #64	@ 0x40
 8005366:	f7ff ff01 	bl	800516c <_malloc_r>
 800536a:	6038      	str	r0, [r7, #0]
 800536c:	6138      	str	r0, [r7, #16]
 800536e:	2800      	cmp	r0, #0
 8005370:	d105      	bne.n	800537e <_svfiprintf_r+0x32>
 8005372:	230c      	movs	r3, #12
 8005374:	9a03      	ldr	r2, [sp, #12]
 8005376:	6013      	str	r3, [r2, #0]
 8005378:	2001      	movs	r0, #1
 800537a:	4240      	negs	r0, r0
 800537c:	e0cf      	b.n	800551e <_svfiprintf_r+0x1d2>
 800537e:	2340      	movs	r3, #64	@ 0x40
 8005380:	617b      	str	r3, [r7, #20]
 8005382:	2300      	movs	r3, #0
 8005384:	ac08      	add	r4, sp, #32
 8005386:	6163      	str	r3, [r4, #20]
 8005388:	3320      	adds	r3, #32
 800538a:	7663      	strb	r3, [r4, #25]
 800538c:	3310      	adds	r3, #16
 800538e:	76a3      	strb	r3, [r4, #26]
 8005390:	9507      	str	r5, [sp, #28]
 8005392:	0035      	movs	r5, r6
 8005394:	782b      	ldrb	r3, [r5, #0]
 8005396:	2b00      	cmp	r3, #0
 8005398:	d001      	beq.n	800539e <_svfiprintf_r+0x52>
 800539a:	2b25      	cmp	r3, #37	@ 0x25
 800539c:	d148      	bne.n	8005430 <_svfiprintf_r+0xe4>
 800539e:	1bab      	subs	r3, r5, r6
 80053a0:	9305      	str	r3, [sp, #20]
 80053a2:	42b5      	cmp	r5, r6
 80053a4:	d00b      	beq.n	80053be <_svfiprintf_r+0x72>
 80053a6:	0032      	movs	r2, r6
 80053a8:	0039      	movs	r1, r7
 80053aa:	9803      	ldr	r0, [sp, #12]
 80053ac:	f7ff ff6e 	bl	800528c <__ssputs_r>
 80053b0:	3001      	adds	r0, #1
 80053b2:	d100      	bne.n	80053b6 <_svfiprintf_r+0x6a>
 80053b4:	e0ae      	b.n	8005514 <_svfiprintf_r+0x1c8>
 80053b6:	6963      	ldr	r3, [r4, #20]
 80053b8:	9a05      	ldr	r2, [sp, #20]
 80053ba:	189b      	adds	r3, r3, r2
 80053bc:	6163      	str	r3, [r4, #20]
 80053be:	782b      	ldrb	r3, [r5, #0]
 80053c0:	2b00      	cmp	r3, #0
 80053c2:	d100      	bne.n	80053c6 <_svfiprintf_r+0x7a>
 80053c4:	e0a6      	b.n	8005514 <_svfiprintf_r+0x1c8>
 80053c6:	2201      	movs	r2, #1
 80053c8:	2300      	movs	r3, #0
 80053ca:	4252      	negs	r2, r2
 80053cc:	6062      	str	r2, [r4, #4]
 80053ce:	a904      	add	r1, sp, #16
 80053d0:	3254      	adds	r2, #84	@ 0x54
 80053d2:	1852      	adds	r2, r2, r1
 80053d4:	1c6e      	adds	r6, r5, #1
 80053d6:	6023      	str	r3, [r4, #0]
 80053d8:	60e3      	str	r3, [r4, #12]
 80053da:	60a3      	str	r3, [r4, #8]
 80053dc:	7013      	strb	r3, [r2, #0]
 80053de:	65a3      	str	r3, [r4, #88]	@ 0x58
 80053e0:	4b54      	ldr	r3, [pc, #336]	@ (8005534 <_svfiprintf_r+0x1e8>)
 80053e2:	2205      	movs	r2, #5
 80053e4:	0018      	movs	r0, r3
 80053e6:	7831      	ldrb	r1, [r6, #0]
 80053e8:	9305      	str	r3, [sp, #20]
 80053ea:	f000 fa4d 	bl	8005888 <memchr>
 80053ee:	1c75      	adds	r5, r6, #1
 80053f0:	2800      	cmp	r0, #0
 80053f2:	d11f      	bne.n	8005434 <_svfiprintf_r+0xe8>
 80053f4:	6822      	ldr	r2, [r4, #0]
 80053f6:	06d3      	lsls	r3, r2, #27
 80053f8:	d504      	bpl.n	8005404 <_svfiprintf_r+0xb8>
 80053fa:	2353      	movs	r3, #83	@ 0x53
 80053fc:	a904      	add	r1, sp, #16
 80053fe:	185b      	adds	r3, r3, r1
 8005400:	2120      	movs	r1, #32
 8005402:	7019      	strb	r1, [r3, #0]
 8005404:	0713      	lsls	r3, r2, #28
 8005406:	d504      	bpl.n	8005412 <_svfiprintf_r+0xc6>
 8005408:	2353      	movs	r3, #83	@ 0x53
 800540a:	a904      	add	r1, sp, #16
 800540c:	185b      	adds	r3, r3, r1
 800540e:	212b      	movs	r1, #43	@ 0x2b
 8005410:	7019      	strb	r1, [r3, #0]
 8005412:	7833      	ldrb	r3, [r6, #0]
 8005414:	2b2a      	cmp	r3, #42	@ 0x2a
 8005416:	d016      	beq.n	8005446 <_svfiprintf_r+0xfa>
 8005418:	0035      	movs	r5, r6
 800541a:	2100      	movs	r1, #0
 800541c:	200a      	movs	r0, #10
 800541e:	68e3      	ldr	r3, [r4, #12]
 8005420:	782a      	ldrb	r2, [r5, #0]
 8005422:	1c6e      	adds	r6, r5, #1
 8005424:	3a30      	subs	r2, #48	@ 0x30
 8005426:	2a09      	cmp	r2, #9
 8005428:	d950      	bls.n	80054cc <_svfiprintf_r+0x180>
 800542a:	2900      	cmp	r1, #0
 800542c:	d111      	bne.n	8005452 <_svfiprintf_r+0x106>
 800542e:	e017      	b.n	8005460 <_svfiprintf_r+0x114>
 8005430:	3501      	adds	r5, #1
 8005432:	e7af      	b.n	8005394 <_svfiprintf_r+0x48>
 8005434:	9b05      	ldr	r3, [sp, #20]
 8005436:	6822      	ldr	r2, [r4, #0]
 8005438:	1ac0      	subs	r0, r0, r3
 800543a:	2301      	movs	r3, #1
 800543c:	4083      	lsls	r3, r0
 800543e:	4313      	orrs	r3, r2
 8005440:	002e      	movs	r6, r5
 8005442:	6023      	str	r3, [r4, #0]
 8005444:	e7cc      	b.n	80053e0 <_svfiprintf_r+0x94>
 8005446:	9b07      	ldr	r3, [sp, #28]
 8005448:	1d19      	adds	r1, r3, #4
 800544a:	681b      	ldr	r3, [r3, #0]
 800544c:	9107      	str	r1, [sp, #28]
 800544e:	2b00      	cmp	r3, #0
 8005450:	db01      	blt.n	8005456 <_svfiprintf_r+0x10a>
 8005452:	930b      	str	r3, [sp, #44]	@ 0x2c
 8005454:	e004      	b.n	8005460 <_svfiprintf_r+0x114>
 8005456:	425b      	negs	r3, r3
 8005458:	60e3      	str	r3, [r4, #12]
 800545a:	2302      	movs	r3, #2
 800545c:	4313      	orrs	r3, r2
 800545e:	6023      	str	r3, [r4, #0]
 8005460:	782b      	ldrb	r3, [r5, #0]
 8005462:	2b2e      	cmp	r3, #46	@ 0x2e
 8005464:	d10c      	bne.n	8005480 <_svfiprintf_r+0x134>
 8005466:	786b      	ldrb	r3, [r5, #1]
 8005468:	2b2a      	cmp	r3, #42	@ 0x2a
 800546a:	d134      	bne.n	80054d6 <_svfiprintf_r+0x18a>
 800546c:	9b07      	ldr	r3, [sp, #28]
 800546e:	3502      	adds	r5, #2
 8005470:	1d1a      	adds	r2, r3, #4
 8005472:	681b      	ldr	r3, [r3, #0]
 8005474:	9207      	str	r2, [sp, #28]
 8005476:	2b00      	cmp	r3, #0
 8005478:	da01      	bge.n	800547e <_svfiprintf_r+0x132>
 800547a:	2301      	movs	r3, #1
 800547c:	425b      	negs	r3, r3
 800547e:	9309      	str	r3, [sp, #36]	@ 0x24
 8005480:	4e2d      	ldr	r6, [pc, #180]	@ (8005538 <_svfiprintf_r+0x1ec>)
 8005482:	2203      	movs	r2, #3
 8005484:	0030      	movs	r0, r6
 8005486:	7829      	ldrb	r1, [r5, #0]
 8005488:	f000 f9fe 	bl	8005888 <memchr>
 800548c:	2800      	cmp	r0, #0
 800548e:	d006      	beq.n	800549e <_svfiprintf_r+0x152>
 8005490:	2340      	movs	r3, #64	@ 0x40
 8005492:	1b80      	subs	r0, r0, r6
 8005494:	4083      	lsls	r3, r0
 8005496:	6822      	ldr	r2, [r4, #0]
 8005498:	3501      	adds	r5, #1
 800549a:	4313      	orrs	r3, r2
 800549c:	6023      	str	r3, [r4, #0]
 800549e:	7829      	ldrb	r1, [r5, #0]
 80054a0:	2206      	movs	r2, #6
 80054a2:	4826      	ldr	r0, [pc, #152]	@ (800553c <_svfiprintf_r+0x1f0>)
 80054a4:	1c6e      	adds	r6, r5, #1
 80054a6:	7621      	strb	r1, [r4, #24]
 80054a8:	f000 f9ee 	bl	8005888 <memchr>
 80054ac:	2800      	cmp	r0, #0
 80054ae:	d038      	beq.n	8005522 <_svfiprintf_r+0x1d6>
 80054b0:	4b23      	ldr	r3, [pc, #140]	@ (8005540 <_svfiprintf_r+0x1f4>)
 80054b2:	2b00      	cmp	r3, #0
 80054b4:	d122      	bne.n	80054fc <_svfiprintf_r+0x1b0>
 80054b6:	2207      	movs	r2, #7
 80054b8:	9b07      	ldr	r3, [sp, #28]
 80054ba:	3307      	adds	r3, #7
 80054bc:	4393      	bics	r3, r2
 80054be:	3308      	adds	r3, #8
 80054c0:	9307      	str	r3, [sp, #28]
 80054c2:	6963      	ldr	r3, [r4, #20]
 80054c4:	9a04      	ldr	r2, [sp, #16]
 80054c6:	189b      	adds	r3, r3, r2
 80054c8:	6163      	str	r3, [r4, #20]
 80054ca:	e762      	b.n	8005392 <_svfiprintf_r+0x46>
 80054cc:	4343      	muls	r3, r0
 80054ce:	0035      	movs	r5, r6
 80054d0:	2101      	movs	r1, #1
 80054d2:	189b      	adds	r3, r3, r2
 80054d4:	e7a4      	b.n	8005420 <_svfiprintf_r+0xd4>
 80054d6:	2300      	movs	r3, #0
 80054d8:	200a      	movs	r0, #10
 80054da:	0019      	movs	r1, r3
 80054dc:	3501      	adds	r5, #1
 80054de:	6063      	str	r3, [r4, #4]
 80054e0:	782a      	ldrb	r2, [r5, #0]
 80054e2:	1c6e      	adds	r6, r5, #1
 80054e4:	3a30      	subs	r2, #48	@ 0x30
 80054e6:	2a09      	cmp	r2, #9
 80054e8:	d903      	bls.n	80054f2 <_svfiprintf_r+0x1a6>
 80054ea:	2b00      	cmp	r3, #0
 80054ec:	d0c8      	beq.n	8005480 <_svfiprintf_r+0x134>
 80054ee:	9109      	str	r1, [sp, #36]	@ 0x24
 80054f0:	e7c6      	b.n	8005480 <_svfiprintf_r+0x134>
 80054f2:	4341      	muls	r1, r0
 80054f4:	0035      	movs	r5, r6
 80054f6:	2301      	movs	r3, #1
 80054f8:	1889      	adds	r1, r1, r2
 80054fa:	e7f1      	b.n	80054e0 <_svfiprintf_r+0x194>
 80054fc:	aa07      	add	r2, sp, #28
 80054fe:	9200      	str	r2, [sp, #0]
 8005500:	0021      	movs	r1, r4
 8005502:	003a      	movs	r2, r7
 8005504:	4b0f      	ldr	r3, [pc, #60]	@ (8005544 <_svfiprintf_r+0x1f8>)
 8005506:	9803      	ldr	r0, [sp, #12]
 8005508:	e000      	b.n	800550c <_svfiprintf_r+0x1c0>
 800550a:	bf00      	nop
 800550c:	9004      	str	r0, [sp, #16]
 800550e:	9b04      	ldr	r3, [sp, #16]
 8005510:	3301      	adds	r3, #1
 8005512:	d1d6      	bne.n	80054c2 <_svfiprintf_r+0x176>
 8005514:	89bb      	ldrh	r3, [r7, #12]
 8005516:	980d      	ldr	r0, [sp, #52]	@ 0x34
 8005518:	065b      	lsls	r3, r3, #25
 800551a:	d500      	bpl.n	800551e <_svfiprintf_r+0x1d2>
 800551c:	e72c      	b.n	8005378 <_svfiprintf_r+0x2c>
 800551e:	b021      	add	sp, #132	@ 0x84
 8005520:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005522:	aa07      	add	r2, sp, #28
 8005524:	9200      	str	r2, [sp, #0]
 8005526:	0021      	movs	r1, r4
 8005528:	003a      	movs	r2, r7
 800552a:	4b06      	ldr	r3, [pc, #24]	@ (8005544 <_svfiprintf_r+0x1f8>)
 800552c:	9803      	ldr	r0, [sp, #12]
 800552e:	f000 f87b 	bl	8005628 <_printf_i>
 8005532:	e7eb      	b.n	800550c <_svfiprintf_r+0x1c0>
 8005534:	08005b94 	.word	0x08005b94
 8005538:	08005b9a 	.word	0x08005b9a
 800553c:	08005b9e 	.word	0x08005b9e
 8005540:	00000000 	.word	0x00000000
 8005544:	0800528d 	.word	0x0800528d

08005548 <_printf_common>:
 8005548:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800554a:	0016      	movs	r6, r2
 800554c:	9301      	str	r3, [sp, #4]
 800554e:	688a      	ldr	r2, [r1, #8]
 8005550:	690b      	ldr	r3, [r1, #16]
 8005552:	000c      	movs	r4, r1
 8005554:	9000      	str	r0, [sp, #0]
 8005556:	4293      	cmp	r3, r2
 8005558:	da00      	bge.n	800555c <_printf_common+0x14>
 800555a:	0013      	movs	r3, r2
 800555c:	0022      	movs	r2, r4
 800555e:	6033      	str	r3, [r6, #0]
 8005560:	3243      	adds	r2, #67	@ 0x43
 8005562:	7812      	ldrb	r2, [r2, #0]
 8005564:	2a00      	cmp	r2, #0
 8005566:	d001      	beq.n	800556c <_printf_common+0x24>
 8005568:	3301      	adds	r3, #1
 800556a:	6033      	str	r3, [r6, #0]
 800556c:	6823      	ldr	r3, [r4, #0]
 800556e:	069b      	lsls	r3, r3, #26
 8005570:	d502      	bpl.n	8005578 <_printf_common+0x30>
 8005572:	6833      	ldr	r3, [r6, #0]
 8005574:	3302      	adds	r3, #2
 8005576:	6033      	str	r3, [r6, #0]
 8005578:	6822      	ldr	r2, [r4, #0]
 800557a:	2306      	movs	r3, #6
 800557c:	0015      	movs	r5, r2
 800557e:	401d      	ands	r5, r3
 8005580:	421a      	tst	r2, r3
 8005582:	d027      	beq.n	80055d4 <_printf_common+0x8c>
 8005584:	0023      	movs	r3, r4
 8005586:	3343      	adds	r3, #67	@ 0x43
 8005588:	781b      	ldrb	r3, [r3, #0]
 800558a:	1e5a      	subs	r2, r3, #1
 800558c:	4193      	sbcs	r3, r2
 800558e:	6822      	ldr	r2, [r4, #0]
 8005590:	0692      	lsls	r2, r2, #26
 8005592:	d430      	bmi.n	80055f6 <_printf_common+0xae>
 8005594:	0022      	movs	r2, r4
 8005596:	9901      	ldr	r1, [sp, #4]
 8005598:	9800      	ldr	r0, [sp, #0]
 800559a:	9d08      	ldr	r5, [sp, #32]
 800559c:	3243      	adds	r2, #67	@ 0x43
 800559e:	47a8      	blx	r5
 80055a0:	3001      	adds	r0, #1
 80055a2:	d025      	beq.n	80055f0 <_printf_common+0xa8>
 80055a4:	2206      	movs	r2, #6
 80055a6:	6823      	ldr	r3, [r4, #0]
 80055a8:	2500      	movs	r5, #0
 80055aa:	4013      	ands	r3, r2
 80055ac:	2b04      	cmp	r3, #4
 80055ae:	d105      	bne.n	80055bc <_printf_common+0x74>
 80055b0:	6833      	ldr	r3, [r6, #0]
 80055b2:	68e5      	ldr	r5, [r4, #12]
 80055b4:	1aed      	subs	r5, r5, r3
 80055b6:	43eb      	mvns	r3, r5
 80055b8:	17db      	asrs	r3, r3, #31
 80055ba:	401d      	ands	r5, r3
 80055bc:	68a3      	ldr	r3, [r4, #8]
 80055be:	6922      	ldr	r2, [r4, #16]
 80055c0:	4293      	cmp	r3, r2
 80055c2:	dd01      	ble.n	80055c8 <_printf_common+0x80>
 80055c4:	1a9b      	subs	r3, r3, r2
 80055c6:	18ed      	adds	r5, r5, r3
 80055c8:	2600      	movs	r6, #0
 80055ca:	42b5      	cmp	r5, r6
 80055cc:	d120      	bne.n	8005610 <_printf_common+0xc8>
 80055ce:	2000      	movs	r0, #0
 80055d0:	e010      	b.n	80055f4 <_printf_common+0xac>
 80055d2:	3501      	adds	r5, #1
 80055d4:	68e3      	ldr	r3, [r4, #12]
 80055d6:	6832      	ldr	r2, [r6, #0]
 80055d8:	1a9b      	subs	r3, r3, r2
 80055da:	42ab      	cmp	r3, r5
 80055dc:	ddd2      	ble.n	8005584 <_printf_common+0x3c>
 80055de:	0022      	movs	r2, r4
 80055e0:	2301      	movs	r3, #1
 80055e2:	9901      	ldr	r1, [sp, #4]
 80055e4:	9800      	ldr	r0, [sp, #0]
 80055e6:	9f08      	ldr	r7, [sp, #32]
 80055e8:	3219      	adds	r2, #25
 80055ea:	47b8      	blx	r7
 80055ec:	3001      	adds	r0, #1
 80055ee:	d1f0      	bne.n	80055d2 <_printf_common+0x8a>
 80055f0:	2001      	movs	r0, #1
 80055f2:	4240      	negs	r0, r0
 80055f4:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80055f6:	2030      	movs	r0, #48	@ 0x30
 80055f8:	18e1      	adds	r1, r4, r3
 80055fa:	3143      	adds	r1, #67	@ 0x43
 80055fc:	7008      	strb	r0, [r1, #0]
 80055fe:	0021      	movs	r1, r4
 8005600:	1c5a      	adds	r2, r3, #1
 8005602:	3145      	adds	r1, #69	@ 0x45
 8005604:	7809      	ldrb	r1, [r1, #0]
 8005606:	18a2      	adds	r2, r4, r2
 8005608:	3243      	adds	r2, #67	@ 0x43
 800560a:	3302      	adds	r3, #2
 800560c:	7011      	strb	r1, [r2, #0]
 800560e:	e7c1      	b.n	8005594 <_printf_common+0x4c>
 8005610:	0022      	movs	r2, r4
 8005612:	2301      	movs	r3, #1
 8005614:	9901      	ldr	r1, [sp, #4]
 8005616:	9800      	ldr	r0, [sp, #0]
 8005618:	9f08      	ldr	r7, [sp, #32]
 800561a:	321a      	adds	r2, #26
 800561c:	47b8      	blx	r7
 800561e:	3001      	adds	r0, #1
 8005620:	d0e6      	beq.n	80055f0 <_printf_common+0xa8>
 8005622:	3601      	adds	r6, #1
 8005624:	e7d1      	b.n	80055ca <_printf_common+0x82>
	...

08005628 <_printf_i>:
 8005628:	b5f0      	push	{r4, r5, r6, r7, lr}
 800562a:	b08b      	sub	sp, #44	@ 0x2c
 800562c:	9206      	str	r2, [sp, #24]
 800562e:	000a      	movs	r2, r1
 8005630:	3243      	adds	r2, #67	@ 0x43
 8005632:	9307      	str	r3, [sp, #28]
 8005634:	9005      	str	r0, [sp, #20]
 8005636:	9203      	str	r2, [sp, #12]
 8005638:	7e0a      	ldrb	r2, [r1, #24]
 800563a:	000c      	movs	r4, r1
 800563c:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800563e:	2a78      	cmp	r2, #120	@ 0x78
 8005640:	d809      	bhi.n	8005656 <_printf_i+0x2e>
 8005642:	2a62      	cmp	r2, #98	@ 0x62
 8005644:	d80b      	bhi.n	800565e <_printf_i+0x36>
 8005646:	2a00      	cmp	r2, #0
 8005648:	d100      	bne.n	800564c <_printf_i+0x24>
 800564a:	e0ba      	b.n	80057c2 <_printf_i+0x19a>
 800564c:	497a      	ldr	r1, [pc, #488]	@ (8005838 <_printf_i+0x210>)
 800564e:	9104      	str	r1, [sp, #16]
 8005650:	2a58      	cmp	r2, #88	@ 0x58
 8005652:	d100      	bne.n	8005656 <_printf_i+0x2e>
 8005654:	e08e      	b.n	8005774 <_printf_i+0x14c>
 8005656:	0025      	movs	r5, r4
 8005658:	3542      	adds	r5, #66	@ 0x42
 800565a:	702a      	strb	r2, [r5, #0]
 800565c:	e022      	b.n	80056a4 <_printf_i+0x7c>
 800565e:	0010      	movs	r0, r2
 8005660:	3863      	subs	r0, #99	@ 0x63
 8005662:	2815      	cmp	r0, #21
 8005664:	d8f7      	bhi.n	8005656 <_printf_i+0x2e>
 8005666:	f7fa fd57 	bl	8000118 <__gnu_thumb1_case_shi>
 800566a:	0016      	.short	0x0016
 800566c:	fff6001f 	.word	0xfff6001f
 8005670:	fff6fff6 	.word	0xfff6fff6
 8005674:	001ffff6 	.word	0x001ffff6
 8005678:	fff6fff6 	.word	0xfff6fff6
 800567c:	fff6fff6 	.word	0xfff6fff6
 8005680:	0036009f 	.word	0x0036009f
 8005684:	fff6007e 	.word	0xfff6007e
 8005688:	00b0fff6 	.word	0x00b0fff6
 800568c:	0036fff6 	.word	0x0036fff6
 8005690:	fff6fff6 	.word	0xfff6fff6
 8005694:	0082      	.short	0x0082
 8005696:	0025      	movs	r5, r4
 8005698:	681a      	ldr	r2, [r3, #0]
 800569a:	3542      	adds	r5, #66	@ 0x42
 800569c:	1d11      	adds	r1, r2, #4
 800569e:	6019      	str	r1, [r3, #0]
 80056a0:	6813      	ldr	r3, [r2, #0]
 80056a2:	702b      	strb	r3, [r5, #0]
 80056a4:	2301      	movs	r3, #1
 80056a6:	e09e      	b.n	80057e6 <_printf_i+0x1be>
 80056a8:	6818      	ldr	r0, [r3, #0]
 80056aa:	6809      	ldr	r1, [r1, #0]
 80056ac:	1d02      	adds	r2, r0, #4
 80056ae:	060d      	lsls	r5, r1, #24
 80056b0:	d50b      	bpl.n	80056ca <_printf_i+0xa2>
 80056b2:	6806      	ldr	r6, [r0, #0]
 80056b4:	601a      	str	r2, [r3, #0]
 80056b6:	2e00      	cmp	r6, #0
 80056b8:	da03      	bge.n	80056c2 <_printf_i+0x9a>
 80056ba:	232d      	movs	r3, #45	@ 0x2d
 80056bc:	9a03      	ldr	r2, [sp, #12]
 80056be:	4276      	negs	r6, r6
 80056c0:	7013      	strb	r3, [r2, #0]
 80056c2:	4b5d      	ldr	r3, [pc, #372]	@ (8005838 <_printf_i+0x210>)
 80056c4:	270a      	movs	r7, #10
 80056c6:	9304      	str	r3, [sp, #16]
 80056c8:	e018      	b.n	80056fc <_printf_i+0xd4>
 80056ca:	6806      	ldr	r6, [r0, #0]
 80056cc:	601a      	str	r2, [r3, #0]
 80056ce:	0649      	lsls	r1, r1, #25
 80056d0:	d5f1      	bpl.n	80056b6 <_printf_i+0x8e>
 80056d2:	b236      	sxth	r6, r6
 80056d4:	e7ef      	b.n	80056b6 <_printf_i+0x8e>
 80056d6:	6808      	ldr	r0, [r1, #0]
 80056d8:	6819      	ldr	r1, [r3, #0]
 80056da:	c940      	ldmia	r1!, {r6}
 80056dc:	0605      	lsls	r5, r0, #24
 80056de:	d402      	bmi.n	80056e6 <_printf_i+0xbe>
 80056e0:	0640      	lsls	r0, r0, #25
 80056e2:	d500      	bpl.n	80056e6 <_printf_i+0xbe>
 80056e4:	b2b6      	uxth	r6, r6
 80056e6:	6019      	str	r1, [r3, #0]
 80056e8:	4b53      	ldr	r3, [pc, #332]	@ (8005838 <_printf_i+0x210>)
 80056ea:	270a      	movs	r7, #10
 80056ec:	9304      	str	r3, [sp, #16]
 80056ee:	2a6f      	cmp	r2, #111	@ 0x6f
 80056f0:	d100      	bne.n	80056f4 <_printf_i+0xcc>
 80056f2:	3f02      	subs	r7, #2
 80056f4:	0023      	movs	r3, r4
 80056f6:	2200      	movs	r2, #0
 80056f8:	3343      	adds	r3, #67	@ 0x43
 80056fa:	701a      	strb	r2, [r3, #0]
 80056fc:	6863      	ldr	r3, [r4, #4]
 80056fe:	60a3      	str	r3, [r4, #8]
 8005700:	2b00      	cmp	r3, #0
 8005702:	db06      	blt.n	8005712 <_printf_i+0xea>
 8005704:	2104      	movs	r1, #4
 8005706:	6822      	ldr	r2, [r4, #0]
 8005708:	9d03      	ldr	r5, [sp, #12]
 800570a:	438a      	bics	r2, r1
 800570c:	6022      	str	r2, [r4, #0]
 800570e:	4333      	orrs	r3, r6
 8005710:	d00c      	beq.n	800572c <_printf_i+0x104>
 8005712:	9d03      	ldr	r5, [sp, #12]
 8005714:	0030      	movs	r0, r6
 8005716:	0039      	movs	r1, r7
 8005718:	f7fa fd8e 	bl	8000238 <__aeabi_uidivmod>
 800571c:	9b04      	ldr	r3, [sp, #16]
 800571e:	3d01      	subs	r5, #1
 8005720:	5c5b      	ldrb	r3, [r3, r1]
 8005722:	702b      	strb	r3, [r5, #0]
 8005724:	0033      	movs	r3, r6
 8005726:	0006      	movs	r6, r0
 8005728:	429f      	cmp	r7, r3
 800572a:	d9f3      	bls.n	8005714 <_printf_i+0xec>
 800572c:	2f08      	cmp	r7, #8
 800572e:	d109      	bne.n	8005744 <_printf_i+0x11c>
 8005730:	6823      	ldr	r3, [r4, #0]
 8005732:	07db      	lsls	r3, r3, #31
 8005734:	d506      	bpl.n	8005744 <_printf_i+0x11c>
 8005736:	6862      	ldr	r2, [r4, #4]
 8005738:	6923      	ldr	r3, [r4, #16]
 800573a:	429a      	cmp	r2, r3
 800573c:	dc02      	bgt.n	8005744 <_printf_i+0x11c>
 800573e:	2330      	movs	r3, #48	@ 0x30
 8005740:	3d01      	subs	r5, #1
 8005742:	702b      	strb	r3, [r5, #0]
 8005744:	9b03      	ldr	r3, [sp, #12]
 8005746:	1b5b      	subs	r3, r3, r5
 8005748:	6123      	str	r3, [r4, #16]
 800574a:	9b07      	ldr	r3, [sp, #28]
 800574c:	0021      	movs	r1, r4
 800574e:	9300      	str	r3, [sp, #0]
 8005750:	9805      	ldr	r0, [sp, #20]
 8005752:	9b06      	ldr	r3, [sp, #24]
 8005754:	aa09      	add	r2, sp, #36	@ 0x24
 8005756:	f7ff fef7 	bl	8005548 <_printf_common>
 800575a:	3001      	adds	r0, #1
 800575c:	d148      	bne.n	80057f0 <_printf_i+0x1c8>
 800575e:	2001      	movs	r0, #1
 8005760:	4240      	negs	r0, r0
 8005762:	b00b      	add	sp, #44	@ 0x2c
 8005764:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005766:	2220      	movs	r2, #32
 8005768:	6809      	ldr	r1, [r1, #0]
 800576a:	430a      	orrs	r2, r1
 800576c:	6022      	str	r2, [r4, #0]
 800576e:	2278      	movs	r2, #120	@ 0x78
 8005770:	4932      	ldr	r1, [pc, #200]	@ (800583c <_printf_i+0x214>)
 8005772:	9104      	str	r1, [sp, #16]
 8005774:	0021      	movs	r1, r4
 8005776:	3145      	adds	r1, #69	@ 0x45
 8005778:	700a      	strb	r2, [r1, #0]
 800577a:	6819      	ldr	r1, [r3, #0]
 800577c:	6822      	ldr	r2, [r4, #0]
 800577e:	c940      	ldmia	r1!, {r6}
 8005780:	0610      	lsls	r0, r2, #24
 8005782:	d402      	bmi.n	800578a <_printf_i+0x162>
 8005784:	0650      	lsls	r0, r2, #25
 8005786:	d500      	bpl.n	800578a <_printf_i+0x162>
 8005788:	b2b6      	uxth	r6, r6
 800578a:	6019      	str	r1, [r3, #0]
 800578c:	07d3      	lsls	r3, r2, #31
 800578e:	d502      	bpl.n	8005796 <_printf_i+0x16e>
 8005790:	2320      	movs	r3, #32
 8005792:	4313      	orrs	r3, r2
 8005794:	6023      	str	r3, [r4, #0]
 8005796:	2e00      	cmp	r6, #0
 8005798:	d001      	beq.n	800579e <_printf_i+0x176>
 800579a:	2710      	movs	r7, #16
 800579c:	e7aa      	b.n	80056f4 <_printf_i+0xcc>
 800579e:	2220      	movs	r2, #32
 80057a0:	6823      	ldr	r3, [r4, #0]
 80057a2:	4393      	bics	r3, r2
 80057a4:	6023      	str	r3, [r4, #0]
 80057a6:	e7f8      	b.n	800579a <_printf_i+0x172>
 80057a8:	681a      	ldr	r2, [r3, #0]
 80057aa:	680d      	ldr	r5, [r1, #0]
 80057ac:	1d10      	adds	r0, r2, #4
 80057ae:	6949      	ldr	r1, [r1, #20]
 80057b0:	6018      	str	r0, [r3, #0]
 80057b2:	6813      	ldr	r3, [r2, #0]
 80057b4:	062e      	lsls	r6, r5, #24
 80057b6:	d501      	bpl.n	80057bc <_printf_i+0x194>
 80057b8:	6019      	str	r1, [r3, #0]
 80057ba:	e002      	b.n	80057c2 <_printf_i+0x19a>
 80057bc:	066d      	lsls	r5, r5, #25
 80057be:	d5fb      	bpl.n	80057b8 <_printf_i+0x190>
 80057c0:	8019      	strh	r1, [r3, #0]
 80057c2:	2300      	movs	r3, #0
 80057c4:	9d03      	ldr	r5, [sp, #12]
 80057c6:	6123      	str	r3, [r4, #16]
 80057c8:	e7bf      	b.n	800574a <_printf_i+0x122>
 80057ca:	681a      	ldr	r2, [r3, #0]
 80057cc:	1d11      	adds	r1, r2, #4
 80057ce:	6019      	str	r1, [r3, #0]
 80057d0:	6815      	ldr	r5, [r2, #0]
 80057d2:	2100      	movs	r1, #0
 80057d4:	0028      	movs	r0, r5
 80057d6:	6862      	ldr	r2, [r4, #4]
 80057d8:	f000 f856 	bl	8005888 <memchr>
 80057dc:	2800      	cmp	r0, #0
 80057de:	d001      	beq.n	80057e4 <_printf_i+0x1bc>
 80057e0:	1b40      	subs	r0, r0, r5
 80057e2:	6060      	str	r0, [r4, #4]
 80057e4:	6863      	ldr	r3, [r4, #4]
 80057e6:	6123      	str	r3, [r4, #16]
 80057e8:	2300      	movs	r3, #0
 80057ea:	9a03      	ldr	r2, [sp, #12]
 80057ec:	7013      	strb	r3, [r2, #0]
 80057ee:	e7ac      	b.n	800574a <_printf_i+0x122>
 80057f0:	002a      	movs	r2, r5
 80057f2:	6923      	ldr	r3, [r4, #16]
 80057f4:	9906      	ldr	r1, [sp, #24]
 80057f6:	9805      	ldr	r0, [sp, #20]
 80057f8:	9d07      	ldr	r5, [sp, #28]
 80057fa:	47a8      	blx	r5
 80057fc:	3001      	adds	r0, #1
 80057fe:	d0ae      	beq.n	800575e <_printf_i+0x136>
 8005800:	6823      	ldr	r3, [r4, #0]
 8005802:	079b      	lsls	r3, r3, #30
 8005804:	d415      	bmi.n	8005832 <_printf_i+0x20a>
 8005806:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005808:	68e0      	ldr	r0, [r4, #12]
 800580a:	4298      	cmp	r0, r3
 800580c:	daa9      	bge.n	8005762 <_printf_i+0x13a>
 800580e:	0018      	movs	r0, r3
 8005810:	e7a7      	b.n	8005762 <_printf_i+0x13a>
 8005812:	0022      	movs	r2, r4
 8005814:	2301      	movs	r3, #1
 8005816:	9906      	ldr	r1, [sp, #24]
 8005818:	9805      	ldr	r0, [sp, #20]
 800581a:	9e07      	ldr	r6, [sp, #28]
 800581c:	3219      	adds	r2, #25
 800581e:	47b0      	blx	r6
 8005820:	3001      	adds	r0, #1
 8005822:	d09c      	beq.n	800575e <_printf_i+0x136>
 8005824:	3501      	adds	r5, #1
 8005826:	68e3      	ldr	r3, [r4, #12]
 8005828:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800582a:	1a9b      	subs	r3, r3, r2
 800582c:	42ab      	cmp	r3, r5
 800582e:	dcf0      	bgt.n	8005812 <_printf_i+0x1ea>
 8005830:	e7e9      	b.n	8005806 <_printf_i+0x1de>
 8005832:	2500      	movs	r5, #0
 8005834:	e7f7      	b.n	8005826 <_printf_i+0x1fe>
 8005836:	46c0      	nop			@ (mov r8, r8)
 8005838:	08005ba5 	.word	0x08005ba5
 800583c:	08005bb6 	.word	0x08005bb6

08005840 <memmove>:
 8005840:	b510      	push	{r4, lr}
 8005842:	4288      	cmp	r0, r1
 8005844:	d902      	bls.n	800584c <memmove+0xc>
 8005846:	188b      	adds	r3, r1, r2
 8005848:	4298      	cmp	r0, r3
 800584a:	d308      	bcc.n	800585e <memmove+0x1e>
 800584c:	2300      	movs	r3, #0
 800584e:	429a      	cmp	r2, r3
 8005850:	d007      	beq.n	8005862 <memmove+0x22>
 8005852:	5ccc      	ldrb	r4, [r1, r3]
 8005854:	54c4      	strb	r4, [r0, r3]
 8005856:	3301      	adds	r3, #1
 8005858:	e7f9      	b.n	800584e <memmove+0xe>
 800585a:	5c8b      	ldrb	r3, [r1, r2]
 800585c:	5483      	strb	r3, [r0, r2]
 800585e:	3a01      	subs	r2, #1
 8005860:	d2fb      	bcs.n	800585a <memmove+0x1a>
 8005862:	bd10      	pop	{r4, pc}

08005864 <_sbrk_r>:
 8005864:	2300      	movs	r3, #0
 8005866:	b570      	push	{r4, r5, r6, lr}
 8005868:	4d06      	ldr	r5, [pc, #24]	@ (8005884 <_sbrk_r+0x20>)
 800586a:	0004      	movs	r4, r0
 800586c:	0008      	movs	r0, r1
 800586e:	602b      	str	r3, [r5, #0]
 8005870:	f7fb fbb4 	bl	8000fdc <_sbrk>
 8005874:	1c43      	adds	r3, r0, #1
 8005876:	d103      	bne.n	8005880 <_sbrk_r+0x1c>
 8005878:	682b      	ldr	r3, [r5, #0]
 800587a:	2b00      	cmp	r3, #0
 800587c:	d000      	beq.n	8005880 <_sbrk_r+0x1c>
 800587e:	6023      	str	r3, [r4, #0]
 8005880:	bd70      	pop	{r4, r5, r6, pc}
 8005882:	46c0      	nop			@ (mov r8, r8)
 8005884:	200003a8 	.word	0x200003a8

08005888 <memchr>:
 8005888:	b2c9      	uxtb	r1, r1
 800588a:	1882      	adds	r2, r0, r2
 800588c:	4290      	cmp	r0, r2
 800588e:	d101      	bne.n	8005894 <memchr+0xc>
 8005890:	2000      	movs	r0, #0
 8005892:	4770      	bx	lr
 8005894:	7803      	ldrb	r3, [r0, #0]
 8005896:	428b      	cmp	r3, r1
 8005898:	d0fb      	beq.n	8005892 <memchr+0xa>
 800589a:	3001      	adds	r0, #1
 800589c:	e7f6      	b.n	800588c <memchr+0x4>

0800589e <_realloc_r>:
 800589e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80058a0:	0006      	movs	r6, r0
 80058a2:	000c      	movs	r4, r1
 80058a4:	0015      	movs	r5, r2
 80058a6:	2900      	cmp	r1, #0
 80058a8:	d105      	bne.n	80058b6 <_realloc_r+0x18>
 80058aa:	0011      	movs	r1, r2
 80058ac:	f7ff fc5e 	bl	800516c <_malloc_r>
 80058b0:	0004      	movs	r4, r0
 80058b2:	0020      	movs	r0, r4
 80058b4:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80058b6:	2a00      	cmp	r2, #0
 80058b8:	d103      	bne.n	80058c2 <_realloc_r+0x24>
 80058ba:	f7ff fbeb 	bl	8005094 <_free_r>
 80058be:	002c      	movs	r4, r5
 80058c0:	e7f7      	b.n	80058b2 <_realloc_r+0x14>
 80058c2:	f000 f81c 	bl	80058fe <_malloc_usable_size_r>
 80058c6:	0007      	movs	r7, r0
 80058c8:	4285      	cmp	r5, r0
 80058ca:	d802      	bhi.n	80058d2 <_realloc_r+0x34>
 80058cc:	0843      	lsrs	r3, r0, #1
 80058ce:	42ab      	cmp	r3, r5
 80058d0:	d3ef      	bcc.n	80058b2 <_realloc_r+0x14>
 80058d2:	0029      	movs	r1, r5
 80058d4:	0030      	movs	r0, r6
 80058d6:	f7ff fc49 	bl	800516c <_malloc_r>
 80058da:	9001      	str	r0, [sp, #4]
 80058dc:	2800      	cmp	r0, #0
 80058de:	d101      	bne.n	80058e4 <_realloc_r+0x46>
 80058e0:	9c01      	ldr	r4, [sp, #4]
 80058e2:	e7e6      	b.n	80058b2 <_realloc_r+0x14>
 80058e4:	002a      	movs	r2, r5
 80058e6:	42bd      	cmp	r5, r7
 80058e8:	d900      	bls.n	80058ec <_realloc_r+0x4e>
 80058ea:	003a      	movs	r2, r7
 80058ec:	0021      	movs	r1, r4
 80058ee:	9801      	ldr	r0, [sp, #4]
 80058f0:	f7ff fbc6 	bl	8005080 <memcpy>
 80058f4:	0021      	movs	r1, r4
 80058f6:	0030      	movs	r0, r6
 80058f8:	f7ff fbcc 	bl	8005094 <_free_r>
 80058fc:	e7f0      	b.n	80058e0 <_realloc_r+0x42>

080058fe <_malloc_usable_size_r>:
 80058fe:	1f0b      	subs	r3, r1, #4
 8005900:	681b      	ldr	r3, [r3, #0]
 8005902:	1f18      	subs	r0, r3, #4
 8005904:	2b00      	cmp	r3, #0
 8005906:	da01      	bge.n	800590c <_malloc_usable_size_r+0xe>
 8005908:	580b      	ldr	r3, [r1, r0]
 800590a:	18c0      	adds	r0, r0, r3
 800590c:	4770      	bx	lr
	...

08005910 <_init>:
 8005910:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005912:	46c0      	nop			@ (mov r8, r8)
 8005914:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005916:	bc08      	pop	{r3}
 8005918:	469e      	mov	lr, r3
 800591a:	4770      	bx	lr

0800591c <_fini>:
 800591c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800591e:	46c0      	nop			@ (mov r8, r8)
 8005920:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005922:	bc08      	pop	{r3}
 8005924:	469e      	mov	lr, r3
 8005926:	4770      	bx	lr
