{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1594456185296 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1594456185309 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jul 11 16:29:45 2020 " "Processing started: Sat Jul 11 16:29:45 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1594456185309 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594456185309 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off medfilter2 -c medfilter2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off medfilter2 -c medfilter2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594456185309 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1594456185779 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1594456185779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "win3by3_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file win3by3_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 win3by3_gen " "Found entity 1: win3by3_gen" {  } { { "win3by3_gen.v" "" { Text "C:/singal2/final_project/verilog/win3by3_gen.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594456197706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594456197706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "medfilter_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file medfilter_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 medfilter_tb " "Found entity 1: medfilter_tb" {  } { { "medfilter_tb.v" "" { Text "C:/singal2/final_project/verilog/medfilter_tb.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594456197722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594456197722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "medfilter3by3.v 1 1 " "Found 1 design units, including 1 entities, in source file medfilter3by3.v" { { "Info" "ISGN_ENTITY_NAME" "1 medfilter3by3 " "Found entity 1: medfilter3by3" {  } { { "medfilter3by3.v" "" { Text "C:/singal2/final_project/verilog/medfilter3by3.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594456197740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594456197740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "medfilter2.v 1 1 " "Found 1 design units, including 1 entities, in source file medfilter2.v" { { "Info" "ISGN_ENTITY_NAME" "1 medfilter2 " "Found entity 1: medfilter2" {  } { { "medfilter2.v" "" { Text "C:/singal2/final_project/verilog/medfilter2.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594456197756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594456197756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file counter_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter_ctrl " "Found entity 1: counter_ctrl" {  } { { "counter_ctrl.v" "" { Text "C:/singal2/final_project/verilog/counter_ctrl.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594456197772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594456197772 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "win_start_sig medfilter2.v(63) " "Verilog HDL Implicit Net warning at medfilter2.v(63): created implicit net for \"win_start_sig\"" {  } { { "medfilter2.v" "" { Text "C:/singal2/final_project/verilog/medfilter2.v" 63 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594456197774 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "medfilter2 " "Elaborating entity \"medfilter2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1594456197819 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "win3by3_gen win3by3_gen:win3by3_gen_inst " "Elaborating entity \"win3by3_gen\" for hierarchy \"win3by3_gen:win3by3_gen_inst\"" {  } { { "medfilter2.v" "win3by3_gen_inst" { Text "C:/singal2/final_project/verilog/medfilter2.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594456197842 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 win3by3_gen.v(139) " "Verilog HDL assignment warning at win3by3_gen.v(139): truncated value with size 32 to match size of target (18)" {  } { { "win3by3_gen.v" "" { Text "C:/singal2/final_project/verilog/win3by3_gen.v" 139 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1594456197846 "|medfilter2|win3by3_gen:win3by3_gen_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 win3by3_gen.v(142) " "Verilog HDL assignment warning at win3by3_gen.v(142): truncated value with size 32 to match size of target (18)" {  } { { "win3by3_gen.v" "" { Text "C:/singal2/final_project/verilog/win3by3_gen.v" 142 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1594456197846 "|medfilter2|win3by3_gen:win3by3_gen_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 win3by3_gen.v(145) " "Verilog HDL assignment warning at win3by3_gen.v(145): truncated value with size 32 to match size of target (18)" {  } { { "win3by3_gen.v" "" { Text "C:/singal2/final_project/verilog/win3by3_gen.v" 145 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1594456197846 "|medfilter2|win3by3_gen:win3by3_gen_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 win3by3_gen.v(148) " "Verilog HDL assignment warning at win3by3_gen.v(148): truncated value with size 32 to match size of target (18)" {  } { { "win3by3_gen.v" "" { Text "C:/singal2/final_project/verilog/win3by3_gen.v" 148 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1594456197846 "|medfilter2|win3by3_gen:win3by3_gen_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 win3by3_gen.v(151) " "Verilog HDL assignment warning at win3by3_gen.v(151): truncated value with size 32 to match size of target (18)" {  } { { "win3by3_gen.v" "" { Text "C:/singal2/final_project/verilog/win3by3_gen.v" 151 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1594456197846 "|medfilter2|win3by3_gen:win3by3_gen_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 win3by3_gen.v(154) " "Verilog HDL assignment warning at win3by3_gen.v(154): truncated value with size 32 to match size of target (18)" {  } { { "win3by3_gen.v" "" { Text "C:/singal2/final_project/verilog/win3by3_gen.v" 154 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1594456197846 "|medfilter2|win3by3_gen:win3by3_gen_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 win3by3_gen.v(157) " "Verilog HDL assignment warning at win3by3_gen.v(157): truncated value with size 32 to match size of target (18)" {  } { { "win3by3_gen.v" "" { Text "C:/singal2/final_project/verilog/win3by3_gen.v" 157 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1594456197846 "|medfilter2|win3by3_gen:win3by3_gen_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 win3by3_gen.v(160) " "Verilog HDL assignment warning at win3by3_gen.v(160): truncated value with size 32 to match size of target (18)" {  } { { "win3by3_gen.v" "" { Text "C:/singal2/final_project/verilog/win3by3_gen.v" 160 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1594456197847 "|medfilter2|win3by3_gen:win3by3_gen_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 win3by3_gen.v(163) " "Verilog HDL assignment warning at win3by3_gen.v(163): truncated value with size 32 to match size of target (18)" {  } { { "win3by3_gen.v" "" { Text "C:/singal2/final_project/verilog/win3by3_gen.v" 163 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1594456197847 "|medfilter2|win3by3_gen:win3by3_gen_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_ctrl counter_ctrl:counter_ctrl_inst " "Elaborating entity \"counter_ctrl\" for hierarchy \"counter_ctrl:counter_ctrl_inst\"" {  } { { "medfilter2.v" "counter_ctrl_inst" { Text "C:/singal2/final_project/verilog/medfilter2.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594456197851 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 counter_ctrl.v(80) " "Verilog HDL assignment warning at counter_ctrl.v(80): truncated value with size 32 to match size of target (10)" {  } { { "counter_ctrl.v" "" { Text "C:/singal2/final_project/verilog/counter_ctrl.v" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1594456197853 "|medfilter2|counter_ctrl:counter_ctrl_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 counter_ctrl.v(81) " "Verilog HDL assignment warning at counter_ctrl.v(81): truncated value with size 32 to match size of target (10)" {  } { { "counter_ctrl.v" "" { Text "C:/singal2/final_project/verilog/counter_ctrl.v" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1594456197853 "|medfilter2|counter_ctrl:counter_ctrl_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "medfilter3by3 medfilter3by3:medfilter3by3_inst " "Elaborating entity \"medfilter3by3\" for hierarchy \"medfilter3by3:medfilter3by3_inst\"" {  } { { "medfilter2.v" "medfilter3by3_inst" { Text "C:/singal2/final_project/verilog/medfilter2.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594456197857 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c11 medfilter3by3.v(75) " "Verilog HDL or VHDL warning at medfilter3by3.v(75): object \"c11\" assigned a value but never read" {  } { { "medfilter3by3.v" "" { Text "C:/singal2/final_project/verilog/medfilter3by3.v" 75 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1594456197863 "|medfilter2|medfilter3by3:medfilter3by3_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c12 medfilter3by3.v(76) " "Verilog HDL or VHDL warning at medfilter3by3.v(76): object \"c12\" assigned a value but never read" {  } { { "medfilter3by3.v" "" { Text "C:/singal2/final_project/verilog/medfilter3by3.v" 76 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1594456197863 "|medfilter2|medfilter3by3:medfilter3by3_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c21 medfilter3by3.v(78) " "Verilog HDL or VHDL warning at medfilter3by3.v(78): object \"c21\" assigned a value but never read" {  } { { "medfilter3by3.v" "" { Text "C:/singal2/final_project/verilog/medfilter3by3.v" 78 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1594456197863 "|medfilter2|medfilter3by3:medfilter3by3_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c23 medfilter3by3.v(80) " "Verilog HDL or VHDL warning at medfilter3by3.v(80): object \"c23\" assigned a value but never read" {  } { { "medfilter3by3.v" "" { Text "C:/singal2/final_project/verilog/medfilter3by3.v" 80 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1594456197863 "|medfilter2|medfilter3by3:medfilter3by3_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c32 medfilter3by3.v(82) " "Verilog HDL or VHDL warning at medfilter3by3.v(82): object \"c32\" assigned a value but never read" {  } { { "medfilter3by3.v" "" { Text "C:/singal2/final_project/verilog/medfilter3by3.v" 82 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1594456197863 "|medfilter2|medfilter3by3:medfilter3by3_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c33 medfilter3by3.v(83) " "Verilog HDL or VHDL warning at medfilter3by3.v(83): object \"c33\" assigned a value but never read" {  } { { "medfilter3by3.v" "" { Text "C:/singal2/final_project/verilog/medfilter3by3.v" 83 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1594456197863 "|medfilter2|medfilter3by3:medfilter3by3_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 medfilter3by3.v(122) " "Verilog HDL assignment warning at medfilter3by3.v(122): truncated value with size 32 to match size of target (3)" {  } { { "medfilter3by3.v" "" { Text "C:/singal2/final_project/verilog/medfilter3by3.v" 122 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1594456197864 "|medfilter2|medfilter3by3:medfilter3by3_inst"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Data_out\[0\] GND " "Pin \"Data_out\[0\]\" is stuck at GND" {  } { { "medfilter2.v" "" { Text "C:/singal2/final_project/verilog/medfilter2.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594456198362 "|medfilter2|Data_out[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Data_out\[1\] GND " "Pin \"Data_out\[1\]\" is stuck at GND" {  } { { "medfilter2.v" "" { Text "C:/singal2/final_project/verilog/medfilter2.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594456198362 "|medfilter2|Data_out[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Data_out\[2\] GND " "Pin \"Data_out\[2\]\" is stuck at GND" {  } { { "medfilter2.v" "" { Text "C:/singal2/final_project/verilog/medfilter2.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594456198362 "|medfilter2|Data_out[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Data_out\[3\] GND " "Pin \"Data_out\[3\]\" is stuck at GND" {  } { { "medfilter2.v" "" { Text "C:/singal2/final_project/verilog/medfilter2.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594456198362 "|medfilter2|Data_out[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Data_out\[4\] GND " "Pin \"Data_out\[4\]\" is stuck at GND" {  } { { "medfilter2.v" "" { Text "C:/singal2/final_project/verilog/medfilter2.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594456198362 "|medfilter2|Data_out[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Data_out\[5\] GND " "Pin \"Data_out\[5\]\" is stuck at GND" {  } { { "medfilter2.v" "" { Text "C:/singal2/final_project/verilog/medfilter2.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594456198362 "|medfilter2|Data_out[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Data_out\[6\] GND " "Pin \"Data_out\[6\]\" is stuck at GND" {  } { { "medfilter2.v" "" { Text "C:/singal2/final_project/verilog/medfilter2.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594456198362 "|medfilter2|Data_out[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Data_out\[7\] GND " "Pin \"Data_out\[7\]\" is stuck at GND" {  } { { "medfilter2.v" "" { Text "C:/singal2/final_project/verilog/medfilter2.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594456198362 "|medfilter2|Data_out[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1594456198362 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1594456198433 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "58 " "58 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1594456198715 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1594456198888 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594456198888 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "25 " "Implemented 25 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1594456198958 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1594456198958 ""} { "Info" "ICUT_CUT_TM_LCELLS" "13 " "Implemented 13 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1594456198958 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1594456198958 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 29 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 29 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4777 " "Peak virtual memory: 4777 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1594456198981 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jul 11 16:29:58 2020 " "Processing ended: Sat Jul 11 16:29:58 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1594456198981 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1594456198981 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1594456198981 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1594456198981 ""}
