0000001 001  NULL    **6;0;START              
0000001 002  -----   -----                    
0000002 010  VV0     DirectX                  Z99 
0000002 020  MC      12                       N1 T1.2 T3 T1.3 N3.2 
0000002 030  VVZ     enables                  S8+ 
0000002 040  VV0     compute                  Y2 N2 
0000002 050  NN2     cards                    Q1.2 O1.1 I1.1/O2/Q1.1 K5.2 
0000002 060  TO      to                       Z5 
0000002 070  VVI     take                     A9+[i1.2.1 S7.3+[i1.2.1 M2[i1.2.1 I3.1[i1.2.1 A1.1.1[i1.2.1 A9+ T1.3 C1 A1.1.1 M2 S7.1- A2.1+ X2.4 S6+ S7.4+ N3 P1 M1 X2.5+ F1@ F2@ Q1.2@ B3@ 
0000002 080  RP      on                       A9+[i1.2.2 S7.3+[i1.2.2 M2[i1.2.2 I3.1[i1.2.2 A1.1.1[i1.2.2 M6 A1.1.1 
0000002 090  AT      the                      Z5 
0000002 100  FO      390X                     N1 N3.3 
0000002 101  NULL    &;                       
0000002 110  NP1     Titan                    Z99 
0000002 120  ZZ1     Z                        Z5 
0000002 121  ...     ...                      
0000003 001  -----   -----                    
0000004 010  IF      For                      Z5 
0000004 020  AT      the                      Z5 
0000004 030  MD      last                     T1.1.1[i2.2.1 N4 
0000004 040  NNT1    decade                   T1.1.1[i2.2.2 T1.3 
0000004 050  AT      the                      Z5 
0000004 060  NN1     world                    W1 S5+c A4.1 N5+ 
0000004 070  IO      of                       Z5 
0000004 080  NN      Graphics                 C1 
0000004 090  NN2     Cards                    Q1.2 O1.1 I1.1/O2/Q1.1 K5.2 B5 
0000004 100  VHZ     has                      Z5 A9+ A2.2 S4 
0000004 110  VVN     seen                     E3-[i3.2.1 X3.4 X2.1 S1.1.1 X2.5+ A7+ 
0000004 120  AT      the                      Z5 
0000004 130  JJ      Red                      E3-[i3.2.2 O4.3 G1.2 
0000004 140  CC      and                      Z5 
0000004 150  JJ      Green                    O4.3 W5 L3 X9.1- 
0000004 160  NN2     teams                    S5+ K5.1/S5+ 
0000004 170  VVG     competing                S7.3+ 
0000004 180  CCB     but                      Z5 
0000004 190  PPH1    it                       Z8 
0000004 200  VVZ     seems                    A8 
0000004 210  MC      2015                     N1 T1.2 T3 T1.3 N3.2 
0000004 220  VM      will                     T1.1.3 
0000004 230  VVI     see                      X3.4 X2.1 S1.1.1 X2.5+ X2.3+ X3 A7+ Z4 S3.2 
0000004 240  PPIO2   us                       Z8 
0000004 250  VVI     gain                     A9+ N5+/A2.1 
0000004 260  AT1     a                        Z5 
0000004 270  MD      third                    N4 N5 N1 
0000004 280  NN1     colour                   O4.3 
0000004 290  CSA     as                       Z5 
0000004 300  NP1     Intel                    Z3c 
0000004 310  RR      finally                  N4 
0000004 320  VVZ     enters                   M1 S5+ Q1.2 T2+ A1.8+ Y2 
0000004 330  AT      the                      Z5 
0000004 340  NN1     fray                     S8- X8+ E3- 
0000004 341  .       .                        
0000004 342  -----   -----                    
0000004 350  II      On                       Z5 
0000004 360  AT      the                      Z5 
0000004 370  NN1     back                     B1 M6 
0000004 380  DD1     this                     M6 Z5 Z8 
0000004 390  RG      rather                   A13.5 
0000004 400  JJ      monumental               A11.1+ 
0000004 410  NN1     announcement             Q2.2 
0000004 420  RT      today                    T1.1.2 
0000004 421  ,       ,                        
0000004 430  PPIS2   we                       Z8 
0000004 440  VV0     look                     X2.4[i4.2.1 A8 X3.4 X2.4 X7+ Z4 
0000004 450  II      into                     X2.4[i4.2.2 Z5 
0000004 460  DDQ     what                     Z8 Z5 
0000004 470  AT1     a                        Z5 
0000004 480  JJ      full                     N5.1+ I3.2+ 
0000004 490  NP1     RGB                      Z99 
0000004 500  NN1     colour                   O4.3 
0000004 510  NN1     gamut                    A6.3+ 
0000004 520  VVZ     gives                    A9- A1.1.1 
0000004 530  PPIO2   us                       Z8 
0000004 531  .       .                        
0000005 001  -----   -----                    
0000006 010  NP1     Intel                    Z1mf[i5.2.1 Z3c 
0000006 020  MD      first                    Z1mf[i5.2.2 N4 
0000006 030  VVD     mentioned                Q2.1 
0000006 040  NN2     plans                    X7+ C1/H1 
0000006 050  VVG     entering                 M1 S5+ Q1.2 T2+ A1.8+ 
0000006 060  AT      the                      Z5 
0000006 070  JJ      discrete                 A6.1- A11.2+ A4.2+ 
0000006 080  NN      graphics                 C1 
0000006 090  NN1     card                     Q1.2 O1.1 I1.1/O2/Q1.1 K5.2 
0000006 100  VV0     market                   I2.2 
0000006 110  DA2     several                  T1.1.1[i6.3.1 N5 
0000006 120  NNT2    years                    T1.1.1[i6.3.2 T1.3 T1.1.1[i7.2.1 
0000006 130  RA      ago                      T1.1.1[i6.3.3 T1.1.1 T1.1.1[i7.2.2 
0000006 140  CCB     but                      Z5 
0000006 150  UH      alas                     E4.1- 
0000006 160  APPGE   its                      Z8 
0000006 170  NN1     Larrabee                 Z99 
0000006 180  NN1     silicon                  O1.1 
0000006 190  RR      never                    T1/Z6 
0000006 200  VVN     crystallised             Z99 
0000006 210  RR      properly                 A5.3+ S1.2.4+ A13.3 
0000006 211  .       .                        
0000006 212  -----   -----                    
0000006 220  VVN     Hamstrung                Z99 
0000006 230  II      by                       Z5 
0000006 240  NN1     design                   C1 X7+ B5 
0000006 250  CC      and                      Z5 
0000006 260  JJ      poor                     I1.1- A5.1- N5- E4.1- X9.1- 
0000006 270  NN1     software                 Y2 
0000006 271  ,       ,                        
0000006 280  NP1     Intel                    Z3c 
0000006 290  NP2     GPUs                     Z99 
0000006 300  RR      just                     A14 T3--- T1.3- N3.3--- 
0000006 310  VM      could                    A7+ 
0000006 320  XX      not                      Z6 
0000006 330  VVI     render                   A2.2 A9- 
0000006 340  NN2     polygons                 O4.4 
0000006 350  AT      the                      Z5 
0000006 360  DA      same                     A6.1+++ 
0000006 370  NN1     rate                     N3.8 N5 I1.3 
0000006 380  CSA     as                       Z5 
0000006 390  NP1     AMD                      Z99 
0000006 400  CC      or                       Z5 
0000006 410  NP1     Nvidia                   Z99 
0000006 411  .       .                        
0000006 412  -----   -----                    
0000006 420  DD1     This                     Z8 M6 Z5 
0000006 430  VVD     left                     M1 M2 A1.1.1 A1.9 A9- T2- 
0000006 440  AT      the                      Z5 
0000006 450  JJ      Blue                     O4.3 S1.2.4- G1.2 
0000006 460  NN1     team                     S5+c K5.1/S5+c S5+ 
0000006 470  IW      with                     Z5 
0000006 480  AT1     a                        Z5 
0000006 490  NN1     product                  O2 A1.1.1 A2.2 N2% 
0000006 500  DDQ     which                    Z5 Z8 
0000006 510  CS      while                    Z5 
0000006 520  JJ      competitive              S7.3+ 
0000006 530  IF      for                      Z5 
0000006 540  NN1     general                  G3/S7.1+/S2mf B3/H1 
0000006 550  VV0     compute                  Y2 N2 
0000006 560  NN2     purposes                 X7+ A2.2 A1.5.1 
0000006 561  (       (                        
0000006 570  CC      and                      Z5 
0000006 580  VVN     released                 A1.7- A9- 
0000006 590  II      as                       Z5 
0000006 600  AT      the                      Z5 
0000006 610  NP1     Xeon                     Z1mf[i8.2.1 Z3c[i8.2.1 
0000006 620  NP1     Fi                       Z1mf[i8.2.2 Z3c[i8.2.2 
0000006 621  )       )                        
0000006 630  VBDZ    was                      A3+ Z5 
0000006 640  RG@     as                       A13 
0000006 650  JJ      appealing                O4.2+ X7+/Q2.2 
0000006 660  II      to                       Z5 
0000006 670  NN2     geeks                    X9.1++/S2mf S1.2.5-/S2mf S1.2.6-/S2mf 
0000006 680  II      as                       Z5 
0000006 690  AT1     a                        Z5 
0000006 700  JJ      Homeopathic              B3 
0000006 710  ZZ1     A                        Z5 
0000006 711  NULL    &E.;                     
0000006 720  RR      However                  Z4 
0000006 730  IW      with                     Z5 
0000006 740  NP2     Microsofts               Z3c 
0000006 750  VV0     compute                  Y2 N2 
0000006 760  JJ@     focused                  X5.1+ X3.4 A4.2+ 
0000006 770  NN1     DirectX                  Z99 
0000006 780  MC      12                       N1 T1.2 T3 T1.3 N3.2 
0000006 790  JJ      advancing                M1 A5.1+/A2.1+ I1.1 T4+ S8+ X2.1 
0000006 800  RR      steadily                 T2++ A2.1- 
0000006 810  II      towards                  Z5 
0000006 820  APPGE   its                      Z8 
0000006 830  NN1     release                  A1.7- A9- I2.2 K3 Q4 E6+ 
0000006 840  NN1     date                     T1.2 S3.2 S3.2/S2mf 
0000006 850  CC      and                      Z5 
0000006 860  NP2     Intels                   Z3c 
0000006 870  VV0     experience               A2.1+/A3+ X3 
0000006 880  II      in                       Z5 
0000006 890  JJ      integrated               A1.8+ S5+ A2.2 N2% 
0000006 900  NN      graphics                 C1 
0000006 910  NN2     drivers                  M3/S2mf O2 
0000006 911  ,       ,                        
0000006 920  DD1     this                     Z8 M6 Z5 
0000006 930  VHZ     has                      Z5 A9+ A2.2 S4 
0000006 940  VVN     come                     A1.1.1 
0000006 950  TO      to                       Z5 
0000006 960  VVI     matter                   A11.1+ 
0000006 970  RRR     less                     A13.6 
0000006 971  :       :                        
0000006 980  AT      the                      Z5 
0000006 990  NN1     software                 Y2 
0000006 000  VHZ     has                      Z5 A9+ A2.2 S4 
0000006 010  VVN     come                     A1.1.1 
0000006 020  TO      to                       Z5 
0000006 030  VVI     match                    A6.1+ 
0000006 040  NP2     Intels                   Z3c 
0000006 050  NN1     hardware                 O2 Y2 
0000006 051  .       .                        
0000007 001  -----   -----                    
0000008 010  XX      Not                      Z6 
0000008 020  CST     that                     Z5 Z8 
0000008 030  AT      the                      Z5 
0000008 040  NN1     hardware                 O2 Y2 
0000008 050  NN1     side                     A4.1 M6 N5.1- S7.3+/S5+c B1 S5+c S4c F1 S1.2 
0000008 060  VHZ     has                      Z5 A9+ A2.2 S4 
0000008 070  VVN     sat                      M8 C1 P1 G1.1 G2.1 M6 A9+ 
0000008 080  JJ      still                    M8 E3+ O4.5 
0000008 090  RR      either                   Z5 
0000008 091  .       .                        
0000008 092  -----   -----                    
0000008 100  NP1     Intel                    Z3c 
0000008 110  NN2     fabs                     A5.1+++ 
0000008 120  VH0     have                     Z5 A9+ A2.2 S4 
0000008 130  RR      already                  T1.1.1 
0000008 140  VVN     pressed                  A1.1.1 X8+ S7.1+ E6- 
0000008 150  APPGE   their                    Z8 
0000008 160  MD      first                    N4 
0000008 170  FO      14nm                     Z99 
0000008 180  NN1     engineering              Y1 S7.1+ A1.1.1 
0000008 190  NN2     samples                  A4.1 B3 X7+ 
0000008 191  ,       ,                        
0000008 200  CS      when                     Z5 
0000008 210  DD1     this                     Z8 M6 Z5 
0000008 220  VBZ     is                       Z5 A3+ 
0000008 230  VVN     paired                   S3.2[i9.2.1 N5 
0000008 240  RP      off                      S3.2[i9.2.2 M6 K1 A1.1.1 A1.9 
0000008 250  IW      with                     Z5 
0000008 260  AT      the                      Z5 
0000008 270  NN1     decap                    Z99 
0000008 280  NN1     ring                     Q1.3 X3.2 A8 B5 O4.4 O2 O3 S5+c M7/K5.1% 
0000008 290  MD      last                     N4 
0000008 300  VVN     seen                     X3.4 X2.1 S1.1.1 X2.5+ A7+ 
0000008 310  II      in                       Z5 
0000008 320  NP2     AMDs                     Z99 
0000008 330  NP1     HD                       Z2[i10.2.1 Z1mf[i10.2.1 
0000008 340  MC      4890                     Z2[i10.2.2 Z1mf[i10.2.2 N1 T1.2 T3 T1.3 N3.2 
0000008 341  ,       ,                        
0000008 350  AT      the                      S7.1+[i11.3.1 Z5 
0000008 360  JJ      upper                    S7.1+[i11.3.2 M6 A11.1++ 
0000008 370  NN1     hand                     S7.1+[i11.3.3 B1 O2 S8+ K5.2 I3.1/S2mf X9.1+/S2mf 
0000008 380  VBZ     is                       A3+ Z5 
0000008 390  RR      entirely                 A13.2 
0000008 400  II      on                       Z5 
0000008 410  AT      the                      Z5 
0000008 420  JJ      other                    A6.1- 
0000008 430  NN1     foot                     B1 O2 
0000008 431  .       .                        
0000008 432  -----   -----                    
0000008 440  PPIS2   We                       Z8 
0000008 450  VD0     do                       Z5 A1.1.1 G2.2- X9.2+ E3- N5+ G2.1% 
0000008 451  XX      n't                      Z6 
0000008 460  VVI     know                     X2.2+ S3.2/B1% 
0000008 470  RR31@   a                        N5+[i12.3.1 N6+[i12.3.1 A13.3[i12.3.1 
0000008 480  RR32    great                    N5+[i12.3.2 N6+[i12.3.2 A13.3[i12.3.2 A5.1+ 
0000008 490  RR33    deal                     N5+[i12.3.3 N6+[i12.3.3 A13.3[i12.3.3 
0000008 491  ,       ,                        
0000008 500  II      in                       A5.2+[i13.2.1 Z5 
0000008 510  NN1     fact                     A5.2+[i13.2.2 A5.2+ X2.2 
0000008 520  NN1     performance              K4 X9.2 A1.1.1 A12- 
0000008 530  VHZ     has                      Z5 A9+ A2.2 S4 
0000008 531  XX      n't                      Z6 
0000008 540  RR      even                     A13.1 
0000008 550  VBN     been                     Z5 A3+ 
0000008 560  VVN     reported                 Q2.2 S7.1- 
0000008 561  .       .                        
0000008 562  -----   -----                    
0000008 570  RR      However                  Z4 
0000008 580  II      from                     Z5 
0000008 590  AT      the                      Z5 
0000008 600  NN1     press                    Q4.2[i14.2.1 
0000008 610  NN1     release                  Q4.2[i14.2.2 A1.7- A9- I2.2 K3 Q4 E6+ 
0000008 620  RT      tomorrow                 T1.1.3 
0000008 630  PPIS2   we                       Z8 
0000008 640  RR      already                  T1.1.1 
0000008 650  VV0     know                     X2.2+ S3.2/B1% 
0000008 660  CST     that                     Z5 Z8 
0000008 670  AT      the                      Z5 
0000008 680  JJ      basic                    A6.2+ A11.1+ A12+ 
0000008 690  NN1     model                    O2/A5.4- A4.1 X4.2 A5.1+++ C1/S2mf B5/I3.2/S2mf 
0000008 700  IO      of                       Z5 
0000008 710  NP2     Knights                  S7.1+/G3/S2.2m K5.2 S7.1+ 
0000008 720  VVG     Landing                  M1 M2 M5 M4 A9+ A2.2 
0000008 730  NN2     packs                    O2 N5 S5+ 
0000008 740  AT1     a                        Z5 
0000008 750  JJ      whopping                 N3.2++ E3- 
0000008 760  MC      72                       N1 T1.2 T3 T1.3 N3.2 
0000008 770  NN1     Atom                     O1 
0000008 780  NN2     cores                    O2 F1 A11.1+ Y2% 
0000008 790  VVG     operating                A1.1.1 B3 
0000008 800  II      in                       T1.1.2[i15.2.1 O3[i15.2.1 Z5 
0000008 810  NN1     parallel                 T1.1.2[i15.2.2 O3[i15.2.2 A6.1+ W3 
0000008 820  II      at                       Z5 
0000008 830  RG21    upwards                  M6 N5+/A2.1 
0000008 840  RG22    of                       Z5 
0000008 850  MC      1.3                      N1 T1.2 T3 T1.3 N3.2 
0000008 860  NNU     GHz                      Z99 
0000008 861  .       .                        
0000008 862  -----   -----                    
0000008 870  DD1     This                     Z8 M6 Z5 
0000008 880  VVZ     offers                   A9-[i16.2.1 A9- Q2.2 
0000008 890  RP      up                       A9-[i16.2.2 
0000008 900  MCMC    3-4                      N1 T1.2 T3 T1.3 N3.2 
0000008 910  NN2     Petaflops                Z99 
0000008 920  IO      of                       Z5 
0000008 930  NN1     power                    S7.1+ O3 S1.2.5+ N2@ 
0000008 931  ;       ;                        
0000008 940  NNU     150%                     N5 
0000008 950  DAR     more                     N5++ 
0000008 960  CSN     than                     Z5 
0000008 970  AT      the                      Z5 
0000008 980  NN1     theTitan                 Z99 
0000008 990  ZZ1     Z                        Z5 
0000008 991  ,       ,                        
0000008 000  RR      possibly                 A7+ 
0000008 010  DAR     more                     N5++ 
0000008 020  CSN     than                     Z5 
0000008 030  AT      the                      Z5 
0000008 040  NP1     AMD                      Z99 
0000008 050  FO      390X                     N1 N3.3 
0000008 051  .       .                        
0000008 052  -----   -----                    
0000008 060  RR21    Of                       Z4[i17.2.1 
0000008 070  RR22    course                   Z4[i17.2.2 Z4 
0000008 080  IW      with                     Z5 
0000008 090  AT1     a                        Z5 
0000008 100  NN1     release                  A1.7- A9- I2.2 K3 Q4 E6+ 
0000008 110  NN1     date                     T1.2 S3.2 S3.2/S2mf 
0000008 120  VVN     set                      M2 M6 O4.5 O4.1 W4 A1.1.1 B3 B4 X6+ S6+ K2 Q4.3 
0000008 130  IF      for                      Z5 
0000008 140  AT      the                      Z5 
0000008 150  NN1     tail                     T2-[i18.2.1 L2 O2 M6 B5 X2.4/S2mf 
0000008 160  NN1     end                      T2-[i18.2.2 M6 T2- O2 X7+ N4 
0000008 170  IO      of                       Z5 
0000008 180  MC      2015                     N1 T1.2 T3 T1.3 N3.2 
0000008 190  NP2     Intels                   Z3c 
0000008 200  NP1     KN                       Z99 
0000008 210  NN1     architecture             H1 O4.1 
0000008 220  VM      will                     T1.1.3 
0000008 230  VBI     be                       T2-[i20.2.1 M6[i20.2.1 A5.1-[i20.2.1 A3+ Z5 E2-[i19.2.1 
0000008 240  RP      up                       M6[i20.2.2 A5.1-[i20.2.2 T2-[i20.2.2 Z5[i21.2.1 
0000008 250  II      against                  Z5[i21.2.2 Z5 E2-[i19.2.2 
0000008 260  NP2     Nvidias                  Z99 
0000008 270  JJ      Pascal                   Z1mf Y2 
0000008 280  CC      and                      Z5 
0000008 290  NP2     AMDs                     Z99 
0000008 300  NP1     GCN                      Z2[i22.2.1 Z1mf[i22.2.1 
0000008 310  MC      3.0                      Z2[i22.2.2 Z1mf[i22.2.2 N1 T1.2 T3 T1.3 N3.2 
0000008 311  .       .                        
0000008 312  -----   -----                    
0000008 320  RR      Perhaps                  A7 
0000008 330  DD2     these                    Z5 Z8 
0000008 340  NN2     numbers                  N5 N1 Q1.3 K2 Q4.2 
0000008 350  JJ      wont                     A6.2+ 
0000008 360  NN1     look                     O4.2+/A8[i23.2.1 A8 X3.4 X2.4 O4.1 
0000008 370  RG      quite                    A13.5 A13.6 A13.2 
0000008 380  RG      so                       A13.3 
0000008 390  JJ      amazing                  O4.2+/A8[i23.2.2 O4.2+ X2.6- A6.2- 
0000008 400  CS@     once                     Z5 
0000008 410  AT      the                      Z5 
0000008 420  NN1     release                  A1.7- A9- I2.2 K3 Q4 E6+ 
0000008 430  NN1     date                     T1.2 S3.2 S3.2/S2mf 
0000008 440  VVZ@    rolls                    M2[i24.2.1 M1[i24.2.1 A1.1.1[i24.2.1 M1 M2 A1.1.1 
0000008 450  RP      around                   M2[i24.2.2 M1[i24.2.2 A1.1.1[i24.2.2 M6 
0000008 451  .       .                        
0000009 001  -----   -----                    
0000010 010  IO      Of                       Z5 
0000010 020  AT      the                      Z5 
0000010 030  MC      two                      N1 T3 T1.2 
0000010 040  NN2     models                   O2/A5.4- A4.1 X4.2 A5.1+++ C1/S2mf B5/I3.2/S2mf 
0000010 041  ,       ,                        
0000010 050  AT      the                      Z5 
0000010 060  JJ@     above                    Z5 M6 A5.1++ 
0000010 070  JJ      'Five'                   Z99 
0000010 080  NN2     models                   O2/A5.4- A4.1 X4.2 A5.1+++ C1/S2mf B5/I3.2/S2mf 
0000010 081  (       (                        
0000010 090  FO      i5                       Z99 
0000010 091  ,       ,                        
0000010 100  FO      g5                       Z99 
0000010 101  ?       ?                        
0000010 102  )       )                        
0000010 110  VH0     have                     A9+ Z5 A2.2 S4 
0000010 120  DAR     more                     N5++ 
0000010 130  IO      of                       Z5 
0000010 140  AT1     a                        Z5 
0000010 150  JJ      standard                 A6.2+ 
0000010 160  NN1     layout                   O4.1 K6@ 
0000010 161  ,       ,                        
0000010 170  IW      with                     Z5 
0000010 180  AT1     a                        Z5 
0000010 190  NN      pair                     N5c 
0000010 200  IO      of                       Z5 
0000010 210  JJ      HDMI                     Z99 
0000010 220  NN2     ports                    M4/M7 F2 
0000010 230  CC      and                      Z5 
0000010 240  AT1     a                        Z5 
0000010 250  JJ      dual                     N1 
0000010 260  NN1     link                     A2.2 S5+ M3 Q1.3 F1 K5.1/M7% 
0000010 270  MC      DVI                      Z99 
0000010 280  NN1     port                     M4/M7 F2 
0000010 281  .       .                        
0000010 282  -----   -----                    
0000010 290  II      In                       Z5 
0000010 300  AT1     a                        Z5 
0000010 310  RR      improbably               Z99 
0000010 320  JJ      unconventional           A6.2- 
0000010 330  NN1     move                     M1 M2 A2.1+ H4/A2.1 K5.2 
0000010 331  ,       ,                        
0000010 340  AT      the                      Z5 
0000010 350  NN1     prototype                A4.1/X2.4 
0000010 360  NN1     'Seven'                  Z99 
0000010 370  NN2     cards                    Q1.2 O1.1 I1.1/O2/Q1.1 K5.2 
0000010 380  VD0     do                       Z5 A1.1.1 G2.2- X9.2+ E3- N5+ G2.1% 
0000010 381  XX      nt                       S9/Q4.1 Z3c 
0000010 390  VVI     output                   Y2 
0000010 400  NN1     video                    Q4.3 
0000010 410  RR      directly                 M6 N3.8+ S1.1.1 
0000010 420  RR21    at                       A13.7[i25.2.1 Z4[i25.2.1 N5.1+[i25.2.1 
0000010 430  RR22    all                      A13.7[i25.2.2 Z4[i25.2.2 N5.1+[i25.2.2 A13.2 
0000010 431  ,       ,                        
0000010 440  DDQ     which                    Z8 Z5 
0000010 450  VVZ     pays                     I1.2 A9- I1.1/I3.1 
0000010 460  NN2     dividends                I1.1 
0000010 470  IF      for                      Z5 
0000010 480  VVG     cooling                  O4.6-/A2.1 X5.2-/A2.1 
0000010 481  ,       ,                        
0000010 490  IW      with                     Z5 
0000010 500  RR21@   a                        A13.3[i26.2.1 N6+[i26.2.1 
0000010 510  RR22    lot                      A13.3[i26.2.2 N6+[i26.2.2 
0000010 520  DAR     more                     N5++ 
0000010 530  NN1     slot                     O2 T1.3 I3.1 
0000010 540  NN1     area                     M7 A4.1 N3.6 
0000010 550  JJ      available                A3+ A9+ A1.2+/G1.2 S4 
0000010 560  TO      to                       Z5 
0000010 570  VVI     exhaust                  B2- A1.5.1/N5.1+ 
0000010 580  AT      the                      Z5 
0000010 590  NN1     blower                   Q1.3/E2+mf[i27.2.1 Q1.3 
0000010 600  NN1     fan                      Q1.3/E2+mf[i27.2.2 E2+/S2mf O2 O4.4 
0000010 601  .       .                        
0000010 602  -----   -----                    
0000010 610  RR      Typically                A6.2+ A4.2+ 
0000010 620  NP2     Knights                  S7.1+/G3/S2.2m K5.2 S7.1+ 
0000010 630  NN1     Landing                  H2 M4 M5 G3 A9+ A2.2 
0000010 640  MC2     Sevens                   K5.1 N1 
0000010 650  VM      will                     T1.1.3 
0000010 660  VVI     use                      A1.5.1 S7.1+ 
0000010 670  AT      the                      Z5 
0000010 680  JJ      latent                   A10- 
0000010 690  NN1     output                   N5 Y2 X9.2+ Q4 
0000010 700  NN2     capabilities             X9.1+ 
0000010 710  IO      of                       Z5 
0000010 720  JJ      integrated               A1.8+ S5+ A2.2 N2% 
0000010 730  NP2     GPUs                     Z99 
0000010 740  II      through                  Z5 
0000010 750  VVG     interleaving             Z99 
0000010 760  MC      two                      N1 T3 T1.2 
0000010 770  JJ      reserved                 A9+ S1.2.1- 
0000010 780  NN1@    PCIe                     Z99 
0000010 790  NN2     lanes                    M3/H3 
0000010 800  TO      to                       Z5 
0000010 810  VVI     offload                  M2 A9- 
0000010 820  AT1     a                        Z5 
0000010 830  NN1     video                    Q4.3 
0000010 840  NN1     stream                   W3/M4 N5 S5+c P1c 
0000010 850  II      to                       Z5 
0000010 860  AT      the                      Z5 
0000010 870  NN1     iGPU                     Z99 
0000010 880  NN1     frame                    O2/X5.2+mf[i28.2.1 O2 G2.1/A5.2- K5.1@ 
0000010 890  NN1     buffer                   O2/X5.2+mf[i28.2.2 M3 O1 S8+ S2.2m 
0000010 900  II      by                       Z5 
0000010 910  NN1     stack                    O2 N5+ 
0000010 920  NN1     overflow                 H2 N5.2+ 
0000010 921  .       .                        
0000011 001  -----   -----                    
0000012 010  AT      The                      Z5 
0000012 020  NN1     press                    Q4.2c O2 A1.1.1 Q4.1/I2.1c X8+ S7.1+ E6- 
0000012 030  JJ      brief                    T1.3- N3.7-% 
0000012 040  NN2     notes                    Q1.2 K2 
0000012 050  CST     that                     Z5 Z8 
0000012 060  RG      over                     N5.2+ A13.2 
0000012 070  NNU     80%                      N5 
0000012 080  IO      of                       Z5 
0000012 090  JJ      current                  T1.1.2 
0000012 100  NN1     enthusiast               X5.2+/S2mf 
0000012 110  NN2     systems                  X4.2 O3 M3 M4 Q1.3 Y2 B1 N2 
0000012 120  VH0     have                     A9+ Z5 A2.2 S4 
0000012 121  NULL    <quote>                  
0000012 122  -----   -----                    
0000012 130  RR21    at                       A13.7[i29.2.1 
0000012 140  RR22    least                    A13.7[i29.2.2 A13.7 
0000012 150  MC1     one                      N1 T3 T1.2 
0000012 160  JJ      digital                  Y2 N1 
0000012 170  NN1     output                   N5 Y2 X9.2+ Q4 
0000012 171  NULL    </quote>                 
0000012 172  -----   -----                    
0000012 173  ,       ,                        
0000012 180  CCB     but                      Z5 
0000012 190  VDZ     does                     Z5 A1.1.1 G2.2- X9.2+ E3- G2.1% 
0000012 200  RR      also                     N5++ 
0000012 210  VVI     mention                  Q2.1 
0000012 220  AT      the                      Z5 
0000012 230  JJ@     planned                  X7+ 
0000012 240  JJ      alternative              A6.1- N6 
0000012 250  JJ      single-slot              Z99 
0000012 260  NN1     outboard                 M4 M5 
0000012 270  IW      with                     Z5 
0000012 280  NN1     video                    Q4.3 
0000012 290  NN2     connectors               O3 
0000012 291  ,       ,                        
0000012 300  II      in                       Z5 
0000012 310  DB2     both                     N5 
0000012 320  NP1     PCIe                     Z99 
0000012 330  CC      and                      Z5 
0000012 340  AT      the                      Z5 
0000012 350  JJT     newest                   T3--- 
0000012 360  NP1     Vesa                     Z1mf[i30.2.1 Z3c[i30.2.1 
0000012 370  NP1     Localbus                 Z1mf[i30.2.2 Z3c[i30.2.2 
0000012 380  NN2     flavours                 X3.1 O4.1 
0000012 381  .       .                        
0000012 382  -----   -----                    
0000012 390  RR      Curiously                A6.2- X5.2+ 
0000012 400  AT      the                      Z5 
0000012 410  DA      same                     A6.1+++ 
0000012 420  NN1     presentation             O4.1 Q2.2 S1.1.1 K4 
0000012 430  VVD     suggested                Q2.2 Q1.1 
0000012 440  CST     that                     Z5 Z8 
0000012 450  NP1     AMD                      Z99 
0000012 460  VM      may                      A7+ 
0000012 470  VHI     have                     A9+ Z5 A2.2 S4 
0000012 480  AT1     a                        Z5 
0000012 490  NN1     part                     N5.1- O2 M7 I3.1 S1.1.3+ K4 
0000012 500  TO      to                       Z5 
0000012 510  VVI     play                     K1 K5.1 K5.2 K2 K3 A1.1.1 K6 
0000012 511  :       :                        
0000012 520  AT      the                      Z5 
0000012 530  NNU     80%                      N5 
0000012 540  NN1     figure                   N5 N1 B1 S2mf C1 O4.4 O2 
0000012 550  VBDZ    was                      Z5 A3+ 
0000012 560  VVN     broken                   A1.1.2[i31.2.1 E4.1-[i31.2.1 N5.1-[i31.2.1 A1.1.2 A1.1.1 A1.9 S5- T2- E4.1-/A2.2 A2.1+ T1.3 Q2.1@ 
0000012 570  RP      down                     A1.1.2[i31.2.2 E4.1-[i31.2.2 N5.1-[i31.2.2 
0000012 580  II      by                       Z5 
0000012 590  NN1     chipset                  Z99 
0000012 600  CC      and                      Z5 
0000012 610  VVN     included                 A1.8+ 
0000012 620  RR      both                     Z5 
0000012 630  NP1     Intel                    Z3c 
0000012 640  CC      and                      Z5 
0000012 650  NP1     AMD                      Z99 
0000012 660  NN2     designs                  C1 X7+ B5 
0000012 661  .       .                        
0000012 662  -----   -----                    
0000012 670  CS      Although                 Z5 
0000012 680  DA2     many                     N5+ 
0000012 690  VM      would                    A7+ 
0000012 700  VHI     have                     Z5 A9+ A2.2 S4 
0000012 710  VVN     called                   Q2.2 S1.1.1 Q1.3 S9% 
0000012 720  DA      such                     Z5 Z8 
0000012 730  NP1     Intel-AMD                Z99 
0000012 740  NN1     cooperation              S8+ 
0000012 750  RR      completely               A13.2 
0000012 760  JJ      impossible               A7- A12- 
0000012 770  RT      yesterday                T1.1.1 
0000012 771  ,       ,                        
0000012 780  PPH1    it                       Z8 
0000012 790  VVZ     makes                    A1.1.1 A9+ A2.2 S6+ A3+ A9- X9.2+ X6+ 
0000012 800  AT1     a                        Z5 
0000012 810  NN1     kind                     A4.1 
0000012 820  IO      of                       Z5 
0000012 830  NN1     sense                    A4.1 Q3 X3 S1.2.6+ E1 X2.1 X9.1+ A8 
0000012 840  II      to                       Z5 
0000012 850  PPIO2   us                       Z8 
0000012 860  RT      today                    T1.1.2 
0000012 861  .       .                        
0000012 862  -----   -----                    
0000012 870  DD1     This                     Z8 M6 Z5 
0000012 880  VM      will                     T1.1.3 
0000012 890  VBI     be                       A3+ Z5 
0000012 900  NN1     part                     N5.1- O2 M7 I3.1 S1.1.3+ K4 
0000012 910  IO      of                       Z5 
0000012 920  NP1     AMD                      Z99 
0000012 921  GE      's                       Z5 
0000012 930  NN1     movement                 M1 S5+c K2 A2.1+ 
0000012 940  II      towards                  Z5 
0000012 950  JJ      open                     A10+ S1.2.1+ X6- X5.2+ A7+ 
0000012 960  NN2     standards                A5.1 G2.2 Q1.1 O2@ 
0000012 970  CC      and                      Z5 
0000012 980  VM      could                    A7+ 
0000012 990  VVI     mark                     O4.2- Q1.2 A5/P1 N3.1 Q1.1 
0000012 000  AT1     a                        Z5 
0000012 010  JJ      serious                  A11.1+ A15- E4.1- 
0000012 011  ,       ,                        
0000012 020  JJ      concerted                X8+ 
0000012 030  NN1     attempt                  X8+ 
0000012 040  VVN     aimed                    X7+ M6 
0000012 050  II      at                       Z5 
0000012 060  VVG     dislodging               M2 
0000012 070  NP1     Nvidia                   Z99 
0000012 080  II      from                     Z5 
0000012 090  AT      the                      Z5 
0000012 100  JJ      top                      M6 N5.1+ A11.1+++ S7.1+++ N4 X9.1+++ A5.1+++ 
0000012 110  NN1     spot                     O4.4 O2 B2- M7 N5- Q4.3 
0000012 111  ...     ...                      
0000012 120  CC      or                       Z5 
0000012 130  PPH1    it                       Z8 
0000012 140  VM      could                    A7+ 
0000012 150  VBI     be                       A3+ Z5 
0000012 160  JJ      complete                 N5.1+ T2- N3.2+ 
0000012 170  NN1     FUD                      Z99 
0000012 171  .       .                        
0000013 001  -----   -----                    
0000014 010  NNT1    Time                     T1 T1.2 T1.3 T1.1.2 N6 N1 K2 G2.1@ 
0000014 020  VM      will                     T1.1.3 
0000014 030  VVI     tell                     Q2.2 Q2.1 X3 A10+ 
0000014 031  .       .                        
0000017 001  NULL    **8;7;text               
