{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1637089260725 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1637089260736 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 16 14:01:00 2021 " "Processing started: Tue Nov 16 14:01:00 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1637089260736 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637089260736 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off vga_with_hw_test_image -c vga_with_hw_test_image " "Command: quartus_map --read_settings_files=on --write_settings_files=off vga_with_hw_test_image -c vga_with_hw_test_image" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637089260736 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1637089261052 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1637089261052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_with_hw_test_image.bdf 1 1 " "Found 1 design units, including 1 entities, in source file vga_with_hw_test_image.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 vga_with_hw_test_image " "Found entity 1: vga_with_hw_test_image" {  } { { "vga_with_hw_test_image.bdf" "" { Schematic "C:/Users/Riley/Documents/ECE287/tic-tac-toe/vga/vga_with_hw_test_image_v1_1_restored/vga_with_hw_test_image.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637089270761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637089270761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_controller-behavior " "Found design unit 1: vga_controller-behavior" {  } { { "vga_controller.vhd" "" { Text "C:/Users/Riley/Documents/ECE287/tic-tac-toe/vga/vga_with_hw_test_image_v1_1_restored/vga_controller.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637089271061 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "vga_controller.vhd" "" { Text "C:/Users/Riley/Documents/ECE287/tic-tac-toe/vga/vga_with_hw_test_image_v1_1_restored/vga_controller.vhd" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637089271061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637089271061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw_image_generator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hw_image_generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hw_image_generator-behavior " "Found design unit 1: hw_image_generator-behavior" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Riley/Documents/ECE287/tic-tac-toe/vga/vga_with_hw_test_image_v1_1_restored/hw_image_generator.vhd" 74 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637089271061 ""} { "Info" "ISGN_ENTITY_NAME" "1 hw_image_generator " "Found entity 1: hw_image_generator" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Riley/Documents/ECE287/tic-tac-toe/vga/vga_with_hw_test_image_v1_1_restored/hw_image_generator.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637089271061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637089271061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_pll-SYN " "Found design unit 1: vga_pll-SYN" {  } { { "vga_pll.vhd" "" { Text "C:/Users/Riley/Documents/ECE287/tic-tac-toe/vga/vga_with_hw_test_image_v1_1_restored/vga_pll.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637089271061 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga_pll " "Found entity 1: vga_pll" {  } { { "vga_pll.vhd" "" { Text "C:/Users/Riley/Documents/ECE287/tic-tac-toe/vga/vga_with_hw_test_image_v1_1_restored/vga_pll.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637089271061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637089271061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altpll0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file altpll0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altpll0-SYN " "Found design unit 1: altpll0-SYN" {  } { { "altpll0.vhd" "" { Text "C:/Users/Riley/Documents/ECE287/tic-tac-toe/vga/vga_with_hw_test_image_v1_1_restored/altpll0.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637089271061 ""} { "Info" "ISGN_ENTITY_NAME" "1 altpll0 " "Found entity 1: altpll0" {  } { { "altpll0.vhd" "" { Text "C:/Users/Riley/Documents/ECE287/tic-tac-toe/vga/vga_with_hw_test_image_v1_1_restored/altpll0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637089271061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637089271061 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "vga_with_hw_test_image " "Elaborating entity \"vga_with_hw_test_image\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1637089271098 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll0 altpll0:inst2 " "Elaborating entity \"altpll0\" for hierarchy \"altpll0:inst2\"" {  } { { "vga_with_hw_test_image.bdf" "inst2" { Schematic "C:/Users/Riley/Documents/ECE287/tic-tac-toe/vga/vga_with_hw_test_image_v1_1_restored/vga_with_hw_test_image.bdf" { { 80 -248 16 232 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637089271098 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll altpll0:inst2\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"altpll0:inst2\|altpll:altpll_component\"" {  } { { "altpll0.vhd" "altpll_component" { Text "C:/Users/Riley/Documents/ECE287/tic-tac-toe/vga/vga_with_hw_test_image_v1_1_restored/altpll0.vhd" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637089271128 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altpll0:inst2\|altpll:altpll_component " "Elaborated megafunction instantiation \"altpll0:inst2\|altpll:altpll_component\"" {  } { { "altpll0.vhd" "" { Text "C:/Users/Riley/Documents/ECE287/tic-tac-toe/vga/vga_with_hw_test_image_v1_1_restored/altpll0.vhd" 135 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637089271128 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altpll0:inst2\|altpll:altpll_component " "Instantiated megafunction \"altpll0:inst2\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637089271128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1250 " "Parameter \"clk0_divide_by\" = \"1250\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637089271128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637089271128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 4829 " "Parameter \"clk0_multiply_by\" = \"4829\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637089271128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637089271128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637089271128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637089271128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637089271128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=altpll0 " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=altpll0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637089271128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637089271128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637089271128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637089271128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637089271128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637089271128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637089271128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637089271128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637089271128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637089271128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637089271128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637089271128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637089271128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637089271128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637089271128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637089271128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637089271128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637089271128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637089271128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637089271128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637089271128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637089271128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637089271128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637089271128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637089271128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637089271128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637089271128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637089271128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637089271128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637089271128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637089271128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637089271128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637089271128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637089271128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637089271128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637089271128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637089271128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637089271128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637089271128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637089271128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637089271128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637089271128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637089271128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637089271128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637089271128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637089271128 ""}  } { { "altpll0.vhd" "" { Text "C:/Users/Riley/Documents/ECE287/tic-tac-toe/vga/vga_with_hw_test_image_v1_1_restored/altpll0.vhd" 135 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1637089271128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll0_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altpll0_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpll0_altpll " "Found entity 1: altpll0_altpll" {  } { { "db/altpll0_altpll.v" "" { Text "C:/Users/Riley/Documents/ECE287/tic-tac-toe/vga/vga_with_hw_test_image_v1_1_restored/db/altpll0_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637089271159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637089271159 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll0_altpll altpll0:inst2\|altpll:altpll_component\|altpll0_altpll:auto_generated " "Elaborating entity \"altpll0_altpll\" for hierarchy \"altpll0:inst2\|altpll:altpll_component\|altpll0_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637089271159 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller vga_controller:inst1 " "Elaborating entity \"vga_controller\" for hierarchy \"vga_controller:inst1\"" {  } { { "vga_with_hw_test_image.bdf" "inst1" { Schematic "C:/Users/Riley/Documents/ECE287/tic-tac-toe/vga/vga_with_hw_test_image_v1_1_restored/vga_with_hw_test_image.bdf" { { 112 64 248 288 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637089271159 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hw_image_generator hw_image_generator:inst6 " "Elaborating entity \"hw_image_generator\" for hierarchy \"hw_image_generator:inst6\"" {  } { { "vga_with_hw_test_image.bdf" "inst6" { Schematic "C:/Users/Riley/Documents/ECE287/tic-tac-toe/vga/vga_with_hw_test_image_v1_1_restored/vga_with_hw_test_image.bdf" { { 128 680 880 720 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637089271159 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "ha1 hw_image_generator.vhd(43) " "VHDL Signal Declaration warning at hw_image_generator.vhd(43): used explicit default value for signal \"ha1\" because signal was never assigned a value" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Riley/Documents/ECE287/tic-tac-toe/vga/vga_with_hw_test_image_v1_1_restored/hw_image_generator.vhd" 43 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1637089271159 "|vga_with_hw_test_image|hw_image_generator:inst6"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "hb1 hw_image_generator.vhd(44) " "VHDL Signal Declaration warning at hw_image_generator.vhd(44): used explicit default value for signal \"hb1\" because signal was never assigned a value" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Riley/Documents/ECE287/tic-tac-toe/vga/vga_with_hw_test_image_v1_1_restored/hw_image_generator.vhd" 44 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1637089271159 "|vga_with_hw_test_image|hw_image_generator:inst6"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "hc1 hw_image_generator.vhd(45) " "VHDL Signal Declaration warning at hw_image_generator.vhd(45): used explicit default value for signal \"hc1\" because signal was never assigned a value" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Riley/Documents/ECE287/tic-tac-toe/vga/vga_with_hw_test_image_v1_1_restored/hw_image_generator.vhd" 45 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1637089271159 "|vga_with_hw_test_image|hw_image_generator:inst6"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "hd1 hw_image_generator.vhd(46) " "VHDL Signal Declaration warning at hw_image_generator.vhd(46): used explicit default value for signal \"hd1\" because signal was never assigned a value" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Riley/Documents/ECE287/tic-tac-toe/vga/vga_with_hw_test_image_v1_1_restored/hw_image_generator.vhd" 46 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1637089271159 "|vga_with_hw_test_image|hw_image_generator:inst6"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "he1 hw_image_generator.vhd(47) " "VHDL Signal Declaration warning at hw_image_generator.vhd(47): used explicit default value for signal \"he1\" because signal was never assigned a value" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Riley/Documents/ECE287/tic-tac-toe/vga/vga_with_hw_test_image_v1_1_restored/hw_image_generator.vhd" 47 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1637089271159 "|vga_with_hw_test_image|hw_image_generator:inst6"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "hf1 hw_image_generator.vhd(48) " "VHDL Signal Declaration warning at hw_image_generator.vhd(48): used explicit default value for signal \"hf1\" because signal was never assigned a value" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Riley/Documents/ECE287/tic-tac-toe/vga/vga_with_hw_test_image_v1_1_restored/hw_image_generator.vhd" 48 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1637089271159 "|vga_with_hw_test_image|hw_image_generator:inst6"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "hg1 hw_image_generator.vhd(49) " "VHDL Signal Declaration warning at hw_image_generator.vhd(49): used explicit default value for signal \"hg1\" because signal was never assigned a value" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Riley/Documents/ECE287/tic-tac-toe/vga/vga_with_hw_test_image_v1_1_restored/hw_image_generator.vhd" 49 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1637089271159 "|vga_with_hw_test_image|hw_image_generator:inst6"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "ha2 hw_image_generator.vhd(51) " "VHDL Signal Declaration warning at hw_image_generator.vhd(51): used explicit default value for signal \"ha2\" because signal was never assigned a value" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Riley/Documents/ECE287/tic-tac-toe/vga/vga_with_hw_test_image_v1_1_restored/hw_image_generator.vhd" 51 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1637089271159 "|vga_with_hw_test_image|hw_image_generator:inst6"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "hb2 hw_image_generator.vhd(52) " "VHDL Signal Declaration warning at hw_image_generator.vhd(52): used explicit default value for signal \"hb2\" because signal was never assigned a value" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Riley/Documents/ECE287/tic-tac-toe/vga/vga_with_hw_test_image_v1_1_restored/hw_image_generator.vhd" 52 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1637089271159 "|vga_with_hw_test_image|hw_image_generator:inst6"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "hc2 hw_image_generator.vhd(53) " "VHDL Signal Declaration warning at hw_image_generator.vhd(53): used explicit default value for signal \"hc2\" because signal was never assigned a value" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Riley/Documents/ECE287/tic-tac-toe/vga/vga_with_hw_test_image_v1_1_restored/hw_image_generator.vhd" 53 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1637089271159 "|vga_with_hw_test_image|hw_image_generator:inst6"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "hd2 hw_image_generator.vhd(54) " "VHDL Signal Declaration warning at hw_image_generator.vhd(54): used explicit default value for signal \"hd2\" because signal was never assigned a value" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Riley/Documents/ECE287/tic-tac-toe/vga/vga_with_hw_test_image_v1_1_restored/hw_image_generator.vhd" 54 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1637089271159 "|vga_with_hw_test_image|hw_image_generator:inst6"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "he2 hw_image_generator.vhd(55) " "VHDL Signal Declaration warning at hw_image_generator.vhd(55): used explicit default value for signal \"he2\" because signal was never assigned a value" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Riley/Documents/ECE287/tic-tac-toe/vga/vga_with_hw_test_image_v1_1_restored/hw_image_generator.vhd" 55 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1637089271159 "|vga_with_hw_test_image|hw_image_generator:inst6"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "hf2 hw_image_generator.vhd(56) " "VHDL Signal Declaration warning at hw_image_generator.vhd(56): used explicit default value for signal \"hf2\" because signal was never assigned a value" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Riley/Documents/ECE287/tic-tac-toe/vga/vga_with_hw_test_image_v1_1_restored/hw_image_generator.vhd" 56 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1637089271159 "|vga_with_hw_test_image|hw_image_generator:inst6"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "hg2 hw_image_generator.vhd(57) " "VHDL Signal Declaration warning at hw_image_generator.vhd(57): used explicit default value for signal \"hg2\" because signal was never assigned a value" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Riley/Documents/ECE287/tic-tac-toe/vga/vga_with_hw_test_image_v1_1_restored/hw_image_generator.vhd" 57 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1637089271159 "|vga_with_hw_test_image|hw_image_generator:inst6"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "ha3 hw_image_generator.vhd(59) " "VHDL Signal Declaration warning at hw_image_generator.vhd(59): used explicit default value for signal \"ha3\" because signal was never assigned a value" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Riley/Documents/ECE287/tic-tac-toe/vga/vga_with_hw_test_image_v1_1_restored/hw_image_generator.vhd" 59 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1637089271159 "|vga_with_hw_test_image|hw_image_generator:inst6"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "hb3 hw_image_generator.vhd(60) " "VHDL Signal Declaration warning at hw_image_generator.vhd(60): used explicit default value for signal \"hb3\" because signal was never assigned a value" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Riley/Documents/ECE287/tic-tac-toe/vga/vga_with_hw_test_image_v1_1_restored/hw_image_generator.vhd" 60 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1637089271159 "|vga_with_hw_test_image|hw_image_generator:inst6"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "hc3 hw_image_generator.vhd(61) " "VHDL Signal Declaration warning at hw_image_generator.vhd(61): used explicit default value for signal \"hc3\" because signal was never assigned a value" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Riley/Documents/ECE287/tic-tac-toe/vga/vga_with_hw_test_image_v1_1_restored/hw_image_generator.vhd" 61 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1637089271159 "|vga_with_hw_test_image|hw_image_generator:inst6"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "hd3 hw_image_generator.vhd(62) " "VHDL Signal Declaration warning at hw_image_generator.vhd(62): used explicit default value for signal \"hd3\" because signal was never assigned a value" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Riley/Documents/ECE287/tic-tac-toe/vga/vga_with_hw_test_image_v1_1_restored/hw_image_generator.vhd" 62 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1637089271159 "|vga_with_hw_test_image|hw_image_generator:inst6"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "he3 hw_image_generator.vhd(63) " "VHDL Signal Declaration warning at hw_image_generator.vhd(63): used explicit default value for signal \"he3\" because signal was never assigned a value" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Riley/Documents/ECE287/tic-tac-toe/vga/vga_with_hw_test_image_v1_1_restored/hw_image_generator.vhd" 63 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1637089271159 "|vga_with_hw_test_image|hw_image_generator:inst6"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "hf3 hw_image_generator.vhd(64) " "VHDL Signal Declaration warning at hw_image_generator.vhd(64): used explicit default value for signal \"hf3\" because signal was never assigned a value" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Riley/Documents/ECE287/tic-tac-toe/vga/vga_with_hw_test_image_v1_1_restored/hw_image_generator.vhd" 64 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1637089271159 "|vga_with_hw_test_image|hw_image_generator:inst6"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "hg3 hw_image_generator.vhd(65) " "VHDL Signal Declaration warning at hw_image_generator.vhd(65): used explicit default value for signal \"hg3\" because signal was never assigned a value" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Riley/Documents/ECE287/tic-tac-toe/vga/vga_with_hw_test_image_v1_1_restored/hw_image_generator.vhd" 65 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1637089271159 "|vga_with_hw_test_image|hw_image_generator:inst6"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "red hw_image_generator.vhd(85) " "VHDL Process Statement warning at hw_image_generator.vhd(85): inferring latch(es) for signal or variable \"red\", which holds its previous value in one or more paths through the process" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Riley/Documents/ECE287/tic-tac-toe/vga/vga_with_hw_test_image_v1_1_restored/hw_image_generator.vhd" 85 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1637089271175 "|vga_with_hw_test_image|hw_image_generator:inst6"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "green hw_image_generator.vhd(85) " "VHDL Process Statement warning at hw_image_generator.vhd(85): inferring latch(es) for signal or variable \"green\", which holds its previous value in one or more paths through the process" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Riley/Documents/ECE287/tic-tac-toe/vga/vga_with_hw_test_image_v1_1_restored/hw_image_generator.vhd" 85 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1637089271175 "|vga_with_hw_test_image|hw_image_generator:inst6"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "blue hw_image_generator.vhd(85) " "VHDL Process Statement warning at hw_image_generator.vhd(85): inferring latch(es) for signal or variable \"blue\", which holds its previous value in one or more paths through the process" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Riley/Documents/ECE287/tic-tac-toe/vga/vga_with_hw_test_image_v1_1_restored/hw_image_generator.vhd" 85 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1637089271175 "|vga_with_hw_test_image|hw_image_generator:inst6"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ha0 hw_image_generator.vhd(85) " "VHDL Process Statement warning at hw_image_generator.vhd(85): inferring latch(es) for signal or variable \"ha0\", which holds its previous value in one or more paths through the process" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Riley/Documents/ECE287/tic-tac-toe/vga/vga_with_hw_test_image_v1_1_restored/hw_image_generator.vhd" 85 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1637089271175 "|vga_with_hw_test_image|hw_image_generator:inst6"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "hb0 hw_image_generator.vhd(85) " "VHDL Process Statement warning at hw_image_generator.vhd(85): inferring latch(es) for signal or variable \"hb0\", which holds its previous value in one or more paths through the process" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Riley/Documents/ECE287/tic-tac-toe/vga/vga_with_hw_test_image_v1_1_restored/hw_image_generator.vhd" 85 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1637089271175 "|vga_with_hw_test_image|hw_image_generator:inst6"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "hc0 hw_image_generator.vhd(85) " "VHDL Process Statement warning at hw_image_generator.vhd(85): inferring latch(es) for signal or variable \"hc0\", which holds its previous value in one or more paths through the process" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Riley/Documents/ECE287/tic-tac-toe/vga/vga_with_hw_test_image_v1_1_restored/hw_image_generator.vhd" 85 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1637089271175 "|vga_with_hw_test_image|hw_image_generator:inst6"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "hd0 hw_image_generator.vhd(85) " "VHDL Process Statement warning at hw_image_generator.vhd(85): inferring latch(es) for signal or variable \"hd0\", which holds its previous value in one or more paths through the process" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Riley/Documents/ECE287/tic-tac-toe/vga/vga_with_hw_test_image_v1_1_restored/hw_image_generator.vhd" 85 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1637089271175 "|vga_with_hw_test_image|hw_image_generator:inst6"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "he0 hw_image_generator.vhd(85) " "VHDL Process Statement warning at hw_image_generator.vhd(85): inferring latch(es) for signal or variable \"he0\", which holds its previous value in one or more paths through the process" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Riley/Documents/ECE287/tic-tac-toe/vga/vga_with_hw_test_image_v1_1_restored/hw_image_generator.vhd" 85 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1637089271175 "|vga_with_hw_test_image|hw_image_generator:inst6"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "hf0 hw_image_generator.vhd(85) " "VHDL Process Statement warning at hw_image_generator.vhd(85): inferring latch(es) for signal or variable \"hf0\", which holds its previous value in one or more paths through the process" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Riley/Documents/ECE287/tic-tac-toe/vga/vga_with_hw_test_image_v1_1_restored/hw_image_generator.vhd" 85 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1637089271175 "|vga_with_hw_test_image|hw_image_generator:inst6"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "hg0 hw_image_generator.vhd(85) " "VHDL Process Statement warning at hw_image_generator.vhd(85): inferring latch(es) for signal or variable \"hg0\", which holds its previous value in one or more paths through the process" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Riley/Documents/ECE287/tic-tac-toe/vga/vga_with_hw_test_image_v1_1_restored/hw_image_generator.vhd" 85 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1637089271175 "|vga_with_hw_test_image|hw_image_generator:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hg0 hw_image_generator.vhd(85) " "Inferred latch for \"hg0\" at hw_image_generator.vhd(85)" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Riley/Documents/ECE287/tic-tac-toe/vga/vga_with_hw_test_image_v1_1_restored/hw_image_generator.vhd" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637089271206 "|vga_with_hw_test_image|hw_image_generator:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hf0 hw_image_generator.vhd(85) " "Inferred latch for \"hf0\" at hw_image_generator.vhd(85)" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Riley/Documents/ECE287/tic-tac-toe/vga/vga_with_hw_test_image_v1_1_restored/hw_image_generator.vhd" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637089271206 "|vga_with_hw_test_image|hw_image_generator:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "he0 hw_image_generator.vhd(85) " "Inferred latch for \"he0\" at hw_image_generator.vhd(85)" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Riley/Documents/ECE287/tic-tac-toe/vga/vga_with_hw_test_image_v1_1_restored/hw_image_generator.vhd" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637089271206 "|vga_with_hw_test_image|hw_image_generator:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hd0 hw_image_generator.vhd(85) " "Inferred latch for \"hd0\" at hw_image_generator.vhd(85)" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Riley/Documents/ECE287/tic-tac-toe/vga/vga_with_hw_test_image_v1_1_restored/hw_image_generator.vhd" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637089271206 "|vga_with_hw_test_image|hw_image_generator:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hc0 hw_image_generator.vhd(85) " "Inferred latch for \"hc0\" at hw_image_generator.vhd(85)" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Riley/Documents/ECE287/tic-tac-toe/vga/vga_with_hw_test_image_v1_1_restored/hw_image_generator.vhd" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637089271206 "|vga_with_hw_test_image|hw_image_generator:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hb0 hw_image_generator.vhd(85) " "Inferred latch for \"hb0\" at hw_image_generator.vhd(85)" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Riley/Documents/ECE287/tic-tac-toe/vga/vga_with_hw_test_image_v1_1_restored/hw_image_generator.vhd" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637089271206 "|vga_with_hw_test_image|hw_image_generator:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ha0 hw_image_generator.vhd(85) " "Inferred latch for \"ha0\" at hw_image_generator.vhd(85)" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Riley/Documents/ECE287/tic-tac-toe/vga/vga_with_hw_test_image_v1_1_restored/hw_image_generator.vhd" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637089271206 "|vga_with_hw_test_image|hw_image_generator:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[0\] hw_image_generator.vhd(85) " "Inferred latch for \"blue\[0\]\" at hw_image_generator.vhd(85)" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Riley/Documents/ECE287/tic-tac-toe/vga/vga_with_hw_test_image_v1_1_restored/hw_image_generator.vhd" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637089271206 "|vga_with_hw_test_image|hw_image_generator:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[1\] hw_image_generator.vhd(85) " "Inferred latch for \"blue\[1\]\" at hw_image_generator.vhd(85)" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Riley/Documents/ECE287/tic-tac-toe/vga/vga_with_hw_test_image_v1_1_restored/hw_image_generator.vhd" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637089271206 "|vga_with_hw_test_image|hw_image_generator:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[2\] hw_image_generator.vhd(85) " "Inferred latch for \"blue\[2\]\" at hw_image_generator.vhd(85)" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Riley/Documents/ECE287/tic-tac-toe/vga/vga_with_hw_test_image_v1_1_restored/hw_image_generator.vhd" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637089271206 "|vga_with_hw_test_image|hw_image_generator:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[3\] hw_image_generator.vhd(85) " "Inferred latch for \"blue\[3\]\" at hw_image_generator.vhd(85)" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Riley/Documents/ECE287/tic-tac-toe/vga/vga_with_hw_test_image_v1_1_restored/hw_image_generator.vhd" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637089271206 "|vga_with_hw_test_image|hw_image_generator:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[4\] hw_image_generator.vhd(85) " "Inferred latch for \"blue\[4\]\" at hw_image_generator.vhd(85)" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Riley/Documents/ECE287/tic-tac-toe/vga/vga_with_hw_test_image_v1_1_restored/hw_image_generator.vhd" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637089271206 "|vga_with_hw_test_image|hw_image_generator:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[5\] hw_image_generator.vhd(85) " "Inferred latch for \"blue\[5\]\" at hw_image_generator.vhd(85)" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Riley/Documents/ECE287/tic-tac-toe/vga/vga_with_hw_test_image_v1_1_restored/hw_image_generator.vhd" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637089271206 "|vga_with_hw_test_image|hw_image_generator:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[6\] hw_image_generator.vhd(85) " "Inferred latch for \"blue\[6\]\" at hw_image_generator.vhd(85)" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Riley/Documents/ECE287/tic-tac-toe/vga/vga_with_hw_test_image_v1_1_restored/hw_image_generator.vhd" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637089271206 "|vga_with_hw_test_image|hw_image_generator:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[7\] hw_image_generator.vhd(85) " "Inferred latch for \"blue\[7\]\" at hw_image_generator.vhd(85)" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Riley/Documents/ECE287/tic-tac-toe/vga/vga_with_hw_test_image_v1_1_restored/hw_image_generator.vhd" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637089271206 "|vga_with_hw_test_image|hw_image_generator:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green\[0\] hw_image_generator.vhd(85) " "Inferred latch for \"green\[0\]\" at hw_image_generator.vhd(85)" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Riley/Documents/ECE287/tic-tac-toe/vga/vga_with_hw_test_image_v1_1_restored/hw_image_generator.vhd" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637089271206 "|vga_with_hw_test_image|hw_image_generator:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green\[1\] hw_image_generator.vhd(85) " "Inferred latch for \"green\[1\]\" at hw_image_generator.vhd(85)" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Riley/Documents/ECE287/tic-tac-toe/vga/vga_with_hw_test_image_v1_1_restored/hw_image_generator.vhd" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637089271206 "|vga_with_hw_test_image|hw_image_generator:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green\[2\] hw_image_generator.vhd(85) " "Inferred latch for \"green\[2\]\" at hw_image_generator.vhd(85)" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Riley/Documents/ECE287/tic-tac-toe/vga/vga_with_hw_test_image_v1_1_restored/hw_image_generator.vhd" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637089271206 "|vga_with_hw_test_image|hw_image_generator:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green\[3\] hw_image_generator.vhd(85) " "Inferred latch for \"green\[3\]\" at hw_image_generator.vhd(85)" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Riley/Documents/ECE287/tic-tac-toe/vga/vga_with_hw_test_image_v1_1_restored/hw_image_generator.vhd" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637089271206 "|vga_with_hw_test_image|hw_image_generator:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green\[4\] hw_image_generator.vhd(85) " "Inferred latch for \"green\[4\]\" at hw_image_generator.vhd(85)" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Riley/Documents/ECE287/tic-tac-toe/vga/vga_with_hw_test_image_v1_1_restored/hw_image_generator.vhd" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637089271206 "|vga_with_hw_test_image|hw_image_generator:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green\[5\] hw_image_generator.vhd(85) " "Inferred latch for \"green\[5\]\" at hw_image_generator.vhd(85)" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Riley/Documents/ECE287/tic-tac-toe/vga/vga_with_hw_test_image_v1_1_restored/hw_image_generator.vhd" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637089271206 "|vga_with_hw_test_image|hw_image_generator:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green\[6\] hw_image_generator.vhd(85) " "Inferred latch for \"green\[6\]\" at hw_image_generator.vhd(85)" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Riley/Documents/ECE287/tic-tac-toe/vga/vga_with_hw_test_image_v1_1_restored/hw_image_generator.vhd" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637089271206 "|vga_with_hw_test_image|hw_image_generator:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green\[7\] hw_image_generator.vhd(85) " "Inferred latch for \"green\[7\]\" at hw_image_generator.vhd(85)" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Riley/Documents/ECE287/tic-tac-toe/vga/vga_with_hw_test_image_v1_1_restored/hw_image_generator.vhd" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637089271206 "|vga_with_hw_test_image|hw_image_generator:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[0\] hw_image_generator.vhd(85) " "Inferred latch for \"red\[0\]\" at hw_image_generator.vhd(85)" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Riley/Documents/ECE287/tic-tac-toe/vga/vga_with_hw_test_image_v1_1_restored/hw_image_generator.vhd" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637089271206 "|vga_with_hw_test_image|hw_image_generator:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[1\] hw_image_generator.vhd(85) " "Inferred latch for \"red\[1\]\" at hw_image_generator.vhd(85)" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Riley/Documents/ECE287/tic-tac-toe/vga/vga_with_hw_test_image_v1_1_restored/hw_image_generator.vhd" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637089271206 "|vga_with_hw_test_image|hw_image_generator:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[2\] hw_image_generator.vhd(85) " "Inferred latch for \"red\[2\]\" at hw_image_generator.vhd(85)" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Riley/Documents/ECE287/tic-tac-toe/vga/vga_with_hw_test_image_v1_1_restored/hw_image_generator.vhd" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637089271206 "|vga_with_hw_test_image|hw_image_generator:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[3\] hw_image_generator.vhd(85) " "Inferred latch for \"red\[3\]\" at hw_image_generator.vhd(85)" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Riley/Documents/ECE287/tic-tac-toe/vga/vga_with_hw_test_image_v1_1_restored/hw_image_generator.vhd" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637089271222 "|vga_with_hw_test_image|hw_image_generator:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[4\] hw_image_generator.vhd(85) " "Inferred latch for \"red\[4\]\" at hw_image_generator.vhd(85)" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Riley/Documents/ECE287/tic-tac-toe/vga/vga_with_hw_test_image_v1_1_restored/hw_image_generator.vhd" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637089271222 "|vga_with_hw_test_image|hw_image_generator:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[5\] hw_image_generator.vhd(85) " "Inferred latch for \"red\[5\]\" at hw_image_generator.vhd(85)" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Riley/Documents/ECE287/tic-tac-toe/vga/vga_with_hw_test_image_v1_1_restored/hw_image_generator.vhd" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637089271222 "|vga_with_hw_test_image|hw_image_generator:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[6\] hw_image_generator.vhd(85) " "Inferred latch for \"red\[6\]\" at hw_image_generator.vhd(85)" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Riley/Documents/ECE287/tic-tac-toe/vga/vga_with_hw_test_image_v1_1_restored/hw_image_generator.vhd" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637089271222 "|vga_with_hw_test_image|hw_image_generator:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[7\] hw_image_generator.vhd(85) " "Inferred latch for \"red\[7\]\" at hw_image_generator.vhd(85)" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Riley/Documents/ECE287/tic-tac-toe/vga/vga_with_hw_test_image_v1_1_restored/hw_image_generator.vhd" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637089271222 "|vga_with_hw_test_image|hw_image_generator:inst6"}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "hw_image_generator:inst6\|red\[6\] hw_image_generator:inst6\|blue\[6\] " "Duplicate LATCH primitive \"hw_image_generator:inst6\|red\[6\]\" merged with LATCH primitive \"hw_image_generator:inst6\|blue\[6\]\"" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Riley/Documents/ECE287/tic-tac-toe/vga/vga_with_hw_test_image_v1_1_restored/hw_image_generator.vhd" 85 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1637089272034 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "hw_image_generator:inst6\|green\[6\] hw_image_generator:inst6\|blue\[6\] " "Duplicate LATCH primitive \"hw_image_generator:inst6\|green\[6\]\" merged with LATCH primitive \"hw_image_generator:inst6\|blue\[6\]\"" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Riley/Documents/ECE287/tic-tac-toe/vga/vga_with_hw_test_image_v1_1_restored/hw_image_generator.vhd" 85 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1637089272034 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "hw_image_generator:inst6\|red\[5\] hw_image_generator:inst6\|blue\[5\] " "Duplicate LATCH primitive \"hw_image_generator:inst6\|red\[5\]\" merged with LATCH primitive \"hw_image_generator:inst6\|blue\[5\]\"" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Riley/Documents/ECE287/tic-tac-toe/vga/vga_with_hw_test_image_v1_1_restored/hw_image_generator.vhd" 85 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1637089272034 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "hw_image_generator:inst6\|red\[4\] hw_image_generator:inst6\|blue\[5\] " "Duplicate LATCH primitive \"hw_image_generator:inst6\|red\[4\]\" merged with LATCH primitive \"hw_image_generator:inst6\|blue\[5\]\"" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Riley/Documents/ECE287/tic-tac-toe/vga/vga_with_hw_test_image_v1_1_restored/hw_image_generator.vhd" 85 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1637089272034 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "hw_image_generator:inst6\|red\[3\] hw_image_generator:inst6\|blue\[5\] " "Duplicate LATCH primitive \"hw_image_generator:inst6\|red\[3\]\" merged with LATCH primitive \"hw_image_generator:inst6\|blue\[5\]\"" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Riley/Documents/ECE287/tic-tac-toe/vga/vga_with_hw_test_image_v1_1_restored/hw_image_generator.vhd" 85 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1637089272034 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "hw_image_generator:inst6\|red\[2\] hw_image_generator:inst6\|blue\[5\] " "Duplicate LATCH primitive \"hw_image_generator:inst6\|red\[2\]\" merged with LATCH primitive \"hw_image_generator:inst6\|blue\[5\]\"" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Riley/Documents/ECE287/tic-tac-toe/vga/vga_with_hw_test_image_v1_1_restored/hw_image_generator.vhd" 85 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1637089272034 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "hw_image_generator:inst6\|red\[1\] hw_image_generator:inst6\|blue\[5\] " "Duplicate LATCH primitive \"hw_image_generator:inst6\|red\[1\]\" merged with LATCH primitive \"hw_image_generator:inst6\|blue\[5\]\"" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Riley/Documents/ECE287/tic-tac-toe/vga/vga_with_hw_test_image_v1_1_restored/hw_image_generator.vhd" 85 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1637089272034 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "hw_image_generator:inst6\|red\[0\] hw_image_generator:inst6\|blue\[5\] " "Duplicate LATCH primitive \"hw_image_generator:inst6\|red\[0\]\" merged with LATCH primitive \"hw_image_generator:inst6\|blue\[5\]\"" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Riley/Documents/ECE287/tic-tac-toe/vga/vga_with_hw_test_image_v1_1_restored/hw_image_generator.vhd" 85 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1637089272034 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "hw_image_generator:inst6\|green\[5\] hw_image_generator:inst6\|blue\[5\] " "Duplicate LATCH primitive \"hw_image_generator:inst6\|green\[5\]\" merged with LATCH primitive \"hw_image_generator:inst6\|blue\[5\]\"" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Riley/Documents/ECE287/tic-tac-toe/vga/vga_with_hw_test_image_v1_1_restored/hw_image_generator.vhd" 85 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1637089272034 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "hw_image_generator:inst6\|green\[4\] hw_image_generator:inst6\|blue\[5\] " "Duplicate LATCH primitive \"hw_image_generator:inst6\|green\[4\]\" merged with LATCH primitive \"hw_image_generator:inst6\|blue\[5\]\"" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Riley/Documents/ECE287/tic-tac-toe/vga/vga_with_hw_test_image_v1_1_restored/hw_image_generator.vhd" 85 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1637089272034 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "hw_image_generator:inst6\|green\[3\] hw_image_generator:inst6\|blue\[5\] " "Duplicate LATCH primitive \"hw_image_generator:inst6\|green\[3\]\" merged with LATCH primitive \"hw_image_generator:inst6\|blue\[5\]\"" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Riley/Documents/ECE287/tic-tac-toe/vga/vga_with_hw_test_image_v1_1_restored/hw_image_generator.vhd" 85 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1637089272034 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "hw_image_generator:inst6\|green\[2\] hw_image_generator:inst6\|blue\[5\] " "Duplicate LATCH primitive \"hw_image_generator:inst6\|green\[2\]\" merged with LATCH primitive \"hw_image_generator:inst6\|blue\[5\]\"" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Riley/Documents/ECE287/tic-tac-toe/vga/vga_with_hw_test_image_v1_1_restored/hw_image_generator.vhd" 85 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1637089272034 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "hw_image_generator:inst6\|green\[1\] hw_image_generator:inst6\|blue\[5\] " "Duplicate LATCH primitive \"hw_image_generator:inst6\|green\[1\]\" merged with LATCH primitive \"hw_image_generator:inst6\|blue\[5\]\"" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Riley/Documents/ECE287/tic-tac-toe/vga/vga_with_hw_test_image_v1_1_restored/hw_image_generator.vhd" 85 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1637089272034 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "hw_image_generator:inst6\|green\[0\] hw_image_generator:inst6\|blue\[5\] " "Duplicate LATCH primitive \"hw_image_generator:inst6\|green\[0\]\" merged with LATCH primitive \"hw_image_generator:inst6\|blue\[5\]\"" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Riley/Documents/ECE287/tic-tac-toe/vga/vga_with_hw_test_image_v1_1_restored/hw_image_generator.vhd" 85 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1637089272034 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "hw_image_generator:inst6\|blue\[4\] hw_image_generator:inst6\|blue\[5\] " "Duplicate LATCH primitive \"hw_image_generator:inst6\|blue\[4\]\" merged with LATCH primitive \"hw_image_generator:inst6\|blue\[5\]\"" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Riley/Documents/ECE287/tic-tac-toe/vga/vga_with_hw_test_image_v1_1_restored/hw_image_generator.vhd" 85 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1637089272034 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "hw_image_generator:inst6\|blue\[3\] hw_image_generator:inst6\|blue\[5\] " "Duplicate LATCH primitive \"hw_image_generator:inst6\|blue\[3\]\" merged with LATCH primitive \"hw_image_generator:inst6\|blue\[5\]\"" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Riley/Documents/ECE287/tic-tac-toe/vga/vga_with_hw_test_image_v1_1_restored/hw_image_generator.vhd" 85 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1637089272034 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "hw_image_generator:inst6\|blue\[2\] hw_image_generator:inst6\|blue\[5\] " "Duplicate LATCH primitive \"hw_image_generator:inst6\|blue\[2\]\" merged with LATCH primitive \"hw_image_generator:inst6\|blue\[5\]\"" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Riley/Documents/ECE287/tic-tac-toe/vga/vga_with_hw_test_image_v1_1_restored/hw_image_generator.vhd" 85 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1637089272034 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "hw_image_generator:inst6\|blue\[1\] hw_image_generator:inst6\|blue\[5\] " "Duplicate LATCH primitive \"hw_image_generator:inst6\|blue\[1\]\" merged with LATCH primitive \"hw_image_generator:inst6\|blue\[5\]\"" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Riley/Documents/ECE287/tic-tac-toe/vga/vga_with_hw_test_image_v1_1_restored/hw_image_generator.vhd" 85 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1637089272034 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "hw_image_generator:inst6\|blue\[0\] hw_image_generator:inst6\|blue\[5\] " "Duplicate LATCH primitive \"hw_image_generator:inst6\|blue\[0\]\" merged with LATCH primitive \"hw_image_generator:inst6\|blue\[5\]\"" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Riley/Documents/ECE287/tic-tac-toe/vga/vga_with_hw_test_image_v1_1_restored/hw_image_generator.vhd" 85 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1637089272034 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1637089272034 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hw_image_generator:inst6\|ha0 " "Latch hw_image_generator:inst6\|ha0 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA hw_image_generator:inst6\|columnNum\[0\] " "Ports D and ENA on the latch are fed by the same signal hw_image_generator:inst6\|columnNum\[0\]" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Riley/Documents/ECE287/tic-tac-toe/vga/vga_with_hw_test_image_v1_1_restored/hw_image_generator.vhd" 182 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1637089272034 ""}  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Riley/Documents/ECE287/tic-tac-toe/vga/vga_with_hw_test_image_v1_1_restored/hw_image_generator.vhd" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1637089272034 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hw_image_generator:inst6\|hb0 " "Latch hw_image_generator:inst6\|hb0 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA hw_image_generator:inst6\|columnNum\[1\] " "Ports D and ENA on the latch are fed by the same signal hw_image_generator:inst6\|columnNum\[1\]" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Riley/Documents/ECE287/tic-tac-toe/vga/vga_with_hw_test_image_v1_1_restored/hw_image_generator.vhd" 182 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1637089272034 ""}  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Riley/Documents/ECE287/tic-tac-toe/vga/vga_with_hw_test_image_v1_1_restored/hw_image_generator.vhd" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1637089272034 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hw_image_generator:inst6\|hc0 " "Latch hw_image_generator:inst6\|hc0 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA hw_image_generator:inst6\|columnNum\[0\] " "Ports D and ENA on the latch are fed by the same signal hw_image_generator:inst6\|columnNum\[0\]" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Riley/Documents/ECE287/tic-tac-toe/vga/vga_with_hw_test_image_v1_1_restored/hw_image_generator.vhd" 182 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1637089272034 ""}  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Riley/Documents/ECE287/tic-tac-toe/vga/vga_with_hw_test_image_v1_1_restored/hw_image_generator.vhd" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1637089272034 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hw_image_generator:inst6\|hd0 " "Latch hw_image_generator:inst6\|hd0 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA hw_image_generator:inst6\|columnNum\[0\] " "Ports D and ENA on the latch are fed by the same signal hw_image_generator:inst6\|columnNum\[0\]" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Riley/Documents/ECE287/tic-tac-toe/vga/vga_with_hw_test_image_v1_1_restored/hw_image_generator.vhd" 182 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1637089272034 ""}  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Riley/Documents/ECE287/tic-tac-toe/vga/vga_with_hw_test_image_v1_1_restored/hw_image_generator.vhd" 38 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1637089272034 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hw_image_generator:inst6\|he0 " "Latch hw_image_generator:inst6\|he0 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA hw_image_generator:inst6\|columnNum\[0\] " "Ports D and ENA on the latch are fed by the same signal hw_image_generator:inst6\|columnNum\[0\]" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Riley/Documents/ECE287/tic-tac-toe/vga/vga_with_hw_test_image_v1_1_restored/hw_image_generator.vhd" 182 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1637089272034 ""}  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Riley/Documents/ECE287/tic-tac-toe/vga/vga_with_hw_test_image_v1_1_restored/hw_image_generator.vhd" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1637089272034 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hw_image_generator:inst6\|hf0 " "Latch hw_image_generator:inst6\|hf0 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA hw_image_generator:inst6\|columnNum\[0\] " "Ports D and ENA on the latch are fed by the same signal hw_image_generator:inst6\|columnNum\[0\]" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Riley/Documents/ECE287/tic-tac-toe/vga/vga_with_hw_test_image_v1_1_restored/hw_image_generator.vhd" 182 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1637089272034 ""}  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Riley/Documents/ECE287/tic-tac-toe/vga/vga_with_hw_test_image_v1_1_restored/hw_image_generator.vhd" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1637089272034 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hw_image_generator:inst6\|hg0 " "Latch hw_image_generator:inst6\|hg0 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA hw_image_generator:inst6\|columnNum\[0\] " "Ports D and ENA on the latch are fed by the same signal hw_image_generator:inst6\|columnNum\[0\]" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Riley/Documents/ECE287/tic-tac-toe/vga/vga_with_hw_test_image_v1_1_restored/hw_image_generator.vhd" 182 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1637089272034 ""}  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Riley/Documents/ECE287/tic-tac-toe/vga/vga_with_hw_test_image_v1_1_restored/hw_image_generator.vhd" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1637089272034 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hw_image_generator:inst6\|blue\[7\] " "Latch hw_image_generator:inst6\|blue\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA hw_image_generator:inst6\|columnNum\[3\] " "Ports D and ENA on the latch are fed by the same signal hw_image_generator:inst6\|columnNum\[3\]" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Riley/Documents/ECE287/tic-tac-toe/vga/vga_with_hw_test_image_v1_1_restored/hw_image_generator.vhd" 182 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1637089272034 ""}  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Riley/Documents/ECE287/tic-tac-toe/vga/vga_with_hw_test_image_v1_1_restored/hw_image_generator.vhd" 85 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1637089272034 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hw_image_generator:inst6\|blue\[6\] " "Latch hw_image_generator:inst6\|blue\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA hw_image_generator:inst6\|G\[0\] " "Ports D and ENA on the latch are fed by the same signal hw_image_generator:inst6\|G\[0\]" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Riley/Documents/ECE287/tic-tac-toe/vga/vga_with_hw_test_image_v1_1_restored/hw_image_generator.vhd" 194 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1637089272034 ""}  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Riley/Documents/ECE287/tic-tac-toe/vga/vga_with_hw_test_image_v1_1_restored/hw_image_generator.vhd" 85 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1637089272034 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hw_image_generator:inst6\|blue\[5\] " "Latch hw_image_generator:inst6\|blue\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA hw_image_generator:inst6\|columnNum\[3\] " "Ports D and ENA on the latch are fed by the same signal hw_image_generator:inst6\|columnNum\[3\]" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Riley/Documents/ECE287/tic-tac-toe/vga/vga_with_hw_test_image_v1_1_restored/hw_image_generator.vhd" 182 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1637089272034 ""}  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Riley/Documents/ECE287/tic-tac-toe/vga/vga_with_hw_test_image_v1_1_restored/hw_image_generator.vhd" 85 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1637089272034 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hw_image_generator:inst6\|green\[7\] " "Latch hw_image_generator:inst6\|green\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA hw_image_generator:inst6\|columnNum\[3\] " "Ports D and ENA on the latch are fed by the same signal hw_image_generator:inst6\|columnNum\[3\]" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Riley/Documents/ECE287/tic-tac-toe/vga/vga_with_hw_test_image_v1_1_restored/hw_image_generator.vhd" 182 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1637089272034 ""}  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Riley/Documents/ECE287/tic-tac-toe/vga/vga_with_hw_test_image_v1_1_restored/hw_image_generator.vhd" 85 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1637089272034 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hw_image_generator:inst6\|red\[7\] " "Latch hw_image_generator:inst6\|red\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA hw_image_generator:inst6\|columnNum\[3\] " "Ports D and ENA on the latch are fed by the same signal hw_image_generator:inst6\|columnNum\[3\]" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Riley/Documents/ECE287/tic-tac-toe/vga/vga_with_hw_test_image_v1_1_restored/hw_image_generator.vhd" 182 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1637089272034 ""}  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Riley/Documents/ECE287/tic-tac-toe/vga/vga_with_hw_test_image_v1_1_restored/hw_image_generator.vhd" 85 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1637089272034 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "n_blank VCC " "Pin \"n_blank\" is stuck at VCC" {  } { { "vga_with_hw_test_image.bdf" "" { Schematic "C:/Users/Riley/Documents/ECE287/tic-tac-toe/vga/vga_with_hw_test_image_v1_1_restored/vga_with_hw_test_image.bdf" { { 216 264 440 232 "n_blank" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1637089272175 "|vga_with_hw_test_image|n_blank"} { "Warning" "WMLS_MLS_STUCK_PIN" "n_sync GND " "Pin \"n_sync\" is stuck at GND" {  } { { "vga_with_hw_test_image.bdf" "" { Schematic "C:/Users/Riley/Documents/ECE287/tic-tac-toe/vga/vga_with_hw_test_image_v1_1_restored/vga_with_hw_test_image.bdf" { { 232 264 440 248 "n_sync" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1637089272175 "|vga_with_hw_test_image|n_sync"} { "Warning" "WMLS_MLS_STUCK_PIN" "ha1 VCC " "Pin \"ha1\" is stuck at VCC" {  } { { "vga_with_hw_test_image.bdf" "" { Schematic "C:/Users/Riley/Documents/ECE287/tic-tac-toe/vga/vga_with_hw_test_image_v1_1_restored/vga_with_hw_test_image.bdf" { { 264 976 1152 280 "ha1" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1637089272175 "|vga_with_hw_test_image|ha1"} { "Warning" "WMLS_MLS_STUCK_PIN" "hb1 VCC " "Pin \"hb1\" is stuck at VCC" {  } { { "vga_with_hw_test_image.bdf" "" { Schematic "C:/Users/Riley/Documents/ECE287/tic-tac-toe/vga/vga_with_hw_test_image_v1_1_restored/vga_with_hw_test_image.bdf" { { 280 976 1152 296 "hb1" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1637089272175 "|vga_with_hw_test_image|hb1"} { "Warning" "WMLS_MLS_STUCK_PIN" "hc1 VCC " "Pin \"hc1\" is stuck at VCC" {  } { { "vga_with_hw_test_image.bdf" "" { Schematic "C:/Users/Riley/Documents/ECE287/tic-tac-toe/vga/vga_with_hw_test_image_v1_1_restored/vga_with_hw_test_image.bdf" { { 296 976 1152 312 "hc1" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1637089272175 "|vga_with_hw_test_image|hc1"} { "Warning" "WMLS_MLS_STUCK_PIN" "hd1 VCC " "Pin \"hd1\" is stuck at VCC" {  } { { "vga_with_hw_test_image.bdf" "" { Schematic "C:/Users/Riley/Documents/ECE287/tic-tac-toe/vga/vga_with_hw_test_image_v1_1_restored/vga_with_hw_test_image.bdf" { { 312 976 1152 328 "hd1" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1637089272175 "|vga_with_hw_test_image|hd1"} { "Warning" "WMLS_MLS_STUCK_PIN" "he1 VCC " "Pin \"he1\" is stuck at VCC" {  } { { "vga_with_hw_test_image.bdf" "" { Schematic "C:/Users/Riley/Documents/ECE287/tic-tac-toe/vga/vga_with_hw_test_image_v1_1_restored/vga_with_hw_test_image.bdf" { { 328 976 1152 344 "he1" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1637089272175 "|vga_with_hw_test_image|he1"} { "Warning" "WMLS_MLS_STUCK_PIN" "hf1 VCC " "Pin \"hf1\" is stuck at VCC" {  } { { "vga_with_hw_test_image.bdf" "" { Schematic "C:/Users/Riley/Documents/ECE287/tic-tac-toe/vga/vga_with_hw_test_image_v1_1_restored/vga_with_hw_test_image.bdf" { { 344 976 1152 360 "hf1" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1637089272175 "|vga_with_hw_test_image|hf1"} { "Warning" "WMLS_MLS_STUCK_PIN" "hg1 VCC " "Pin \"hg1\" is stuck at VCC" {  } { { "vga_with_hw_test_image.bdf" "" { Schematic "C:/Users/Riley/Documents/ECE287/tic-tac-toe/vga/vga_with_hw_test_image_v1_1_restored/vga_with_hw_test_image.bdf" { { 360 976 1152 376 "hg1" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1637089272175 "|vga_with_hw_test_image|hg1"} { "Warning" "WMLS_MLS_STUCK_PIN" "ha2 VCC " "Pin \"ha2\" is stuck at VCC" {  } { { "vga_with_hw_test_image.bdf" "" { Schematic "C:/Users/Riley/Documents/ECE287/tic-tac-toe/vga/vga_with_hw_test_image_v1_1_restored/vga_with_hw_test_image.bdf" { { 376 976 1152 392 "ha2" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1637089272175 "|vga_with_hw_test_image|ha2"} { "Warning" "WMLS_MLS_STUCK_PIN" "hc2 VCC " "Pin \"hc2\" is stuck at VCC" {  } { { "vga_with_hw_test_image.bdf" "" { Schematic "C:/Users/Riley/Documents/ECE287/tic-tac-toe/vga/vga_with_hw_test_image_v1_1_restored/vga_with_hw_test_image.bdf" { { 408 976 1152 424 "hc2" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1637089272175 "|vga_with_hw_test_image|hc2"} { "Warning" "WMLS_MLS_STUCK_PIN" "hb2 VCC " "Pin \"hb2\" is stuck at VCC" {  } { { "vga_with_hw_test_image.bdf" "" { Schematic "C:/Users/Riley/Documents/ECE287/tic-tac-toe/vga/vga_with_hw_test_image_v1_1_restored/vga_with_hw_test_image.bdf" { { 392 976 1152 408 "hb2" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1637089272175 "|vga_with_hw_test_image|hb2"} { "Warning" "WMLS_MLS_STUCK_PIN" "hd2 VCC " "Pin \"hd2\" is stuck at VCC" {  } { { "vga_with_hw_test_image.bdf" "" { Schematic "C:/Users/Riley/Documents/ECE287/tic-tac-toe/vga/vga_with_hw_test_image_v1_1_restored/vga_with_hw_test_image.bdf" { { 424 976 1152 440 "hd2" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1637089272175 "|vga_with_hw_test_image|hd2"} { "Warning" "WMLS_MLS_STUCK_PIN" "he2 VCC " "Pin \"he2\" is stuck at VCC" {  } { { "vga_with_hw_test_image.bdf" "" { Schematic "C:/Users/Riley/Documents/ECE287/tic-tac-toe/vga/vga_with_hw_test_image_v1_1_restored/vga_with_hw_test_image.bdf" { { 440 976 1152 456 "he2" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1637089272175 "|vga_with_hw_test_image|he2"} { "Warning" "WMLS_MLS_STUCK_PIN" "hf2 VCC " "Pin \"hf2\" is stuck at VCC" {  } { { "vga_with_hw_test_image.bdf" "" { Schematic "C:/Users/Riley/Documents/ECE287/tic-tac-toe/vga/vga_with_hw_test_image_v1_1_restored/vga_with_hw_test_image.bdf" { { 456 976 1152 472 "hf2" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1637089272175 "|vga_with_hw_test_image|hf2"} { "Warning" "WMLS_MLS_STUCK_PIN" "hg2 VCC " "Pin \"hg2\" is stuck at VCC" {  } { { "vga_with_hw_test_image.bdf" "" { Schematic "C:/Users/Riley/Documents/ECE287/tic-tac-toe/vga/vga_with_hw_test_image_v1_1_restored/vga_with_hw_test_image.bdf" { { 472 976 1152 488 "hg2" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1637089272175 "|vga_with_hw_test_image|hg2"} { "Warning" "WMLS_MLS_STUCK_PIN" "hc3 VCC " "Pin \"hc3\" is stuck at VCC" {  } { { "vga_with_hw_test_image.bdf" "" { Schematic "C:/Users/Riley/Documents/ECE287/tic-tac-toe/vga/vga_with_hw_test_image_v1_1_restored/vga_with_hw_test_image.bdf" { { 520 976 1152 536 "hc3" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1637089272175 "|vga_with_hw_test_image|hc3"} { "Warning" "WMLS_MLS_STUCK_PIN" "hb3 VCC " "Pin \"hb3\" is stuck at VCC" {  } { { "vga_with_hw_test_image.bdf" "" { Schematic "C:/Users/Riley/Documents/ECE287/tic-tac-toe/vga/vga_with_hw_test_image_v1_1_restored/vga_with_hw_test_image.bdf" { { 504 976 1152 520 "hb3" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1637089272175 "|vga_with_hw_test_image|hb3"} { "Warning" "WMLS_MLS_STUCK_PIN" "hd3 VCC " "Pin \"hd3\" is stuck at VCC" {  } { { "vga_with_hw_test_image.bdf" "" { Schematic "C:/Users/Riley/Documents/ECE287/tic-tac-toe/vga/vga_with_hw_test_image_v1_1_restored/vga_with_hw_test_image.bdf" { { 536 976 1152 552 "hd3" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1637089272175 "|vga_with_hw_test_image|hd3"} { "Warning" "WMLS_MLS_STUCK_PIN" "he3 VCC " "Pin \"he3\" is stuck at VCC" {  } { { "vga_with_hw_test_image.bdf" "" { Schematic "C:/Users/Riley/Documents/ECE287/tic-tac-toe/vga/vga_with_hw_test_image_v1_1_restored/vga_with_hw_test_image.bdf" { { 552 976 1152 568 "he3" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1637089272175 "|vga_with_hw_test_image|he3"} { "Warning" "WMLS_MLS_STUCK_PIN" "hf3 VCC " "Pin \"hf3\" is stuck at VCC" {  } { { "vga_with_hw_test_image.bdf" "" { Schematic "C:/Users/Riley/Documents/ECE287/tic-tac-toe/vga/vga_with_hw_test_image_v1_1_restored/vga_with_hw_test_image.bdf" { { 568 976 1152 584 "hf3" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1637089272175 "|vga_with_hw_test_image|hf3"} { "Warning" "WMLS_MLS_STUCK_PIN" "hg3 VCC " "Pin \"hg3\" is stuck at VCC" {  } { { "vga_with_hw_test_image.bdf" "" { Schematic "C:/Users/Riley/Documents/ECE287/tic-tac-toe/vga/vga_with_hw_test_image_v1_1_restored/vga_with_hw_test_image.bdf" { { 584 976 1152 600 "hg3" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1637089272175 "|vga_with_hw_test_image|hg3"} { "Warning" "WMLS_MLS_STUCK_PIN" "ha3 VCC " "Pin \"ha3\" is stuck at VCC" {  } { { "vga_with_hw_test_image.bdf" "" { Schematic "C:/Users/Riley/Documents/ECE287/tic-tac-toe/vga/vga_with_hw_test_image_v1_1_restored/vga_with_hw_test_image.bdf" { { 488 976 1152 504 "ha3" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1637089272175 "|vga_with_hw_test_image|ha3"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1637089272175 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1637089272253 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1637089272881 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637089272881 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "469 " "Implemented 469 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1637089272927 ""} { "Info" "ICUT_CUT_TM_OPINS" "59 " "Implemented 59 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1637089272927 ""} { "Info" "ICUT_CUT_TM_LCELLS" "404 " "Implemented 404 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1637089272927 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1637089272927 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1637089272927 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 80 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 80 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4800 " "Peak virtual memory: 4800 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1637089272948 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 16 14:01:12 2021 " "Processing ended: Tue Nov 16 14:01:12 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1637089272948 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1637089272948 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1637089272948 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1637089272948 ""}
