// Seed: 1840819193
module module_0;
  supply1 id_1;
  supply1 id_2 = id_2;
  assign id_1 = id_1;
  always
    if (id_1) @(posedge 1);
    else id_2 = 1;
  assign module_1.id_6 = 0;
  wire id_3;
endmodule
module module_1 (
    input tri id_0,
    input tri1 id_1,
    input wire id_2,
    input wire id_3,
    input tri1 id_4,
    output tri id_5,
    input tri0 id_6,
    output tri0 id_7,
    output supply1 id_8,
    input wire id_9,
    input wire id_10,
    input wire id_11,
    output logic id_12
);
  logic id_14;
  wire  id_15;
  wire  id_16;
  wire  id_17;
  function integer id_18;
    output id_19;
    #1 id_12 <= 1;
  endfunction
  assign id_12 = {id_14{1}};
  wire id_20, id_21;
  module_0 modCall_1 ();
endmodule
