// **********************************************************************
// smicro/src/RvCore.hpp
// **********************************************************************
// Sebastian Claudiusz Magierowski Aug 16 2025
/*
Just a tiny finte state-machine (FSM) that exercises MemCtrl protocol.

----------- RVCore ----------+   
F -> update_req()  ->  m_req |==>
S                            |   
M <- update_resp() <- m_resp |<==
-----------------------------+   

Old use case in smicro/src/SoC.cpp (not currently used; see Tile1Core instead):

Smoke-test path (no caches)

------- RVCore ---------+   +-------------- MemCtrl ---------------+   +--- Dram ---
 update_req() ->  m_req |==>| in_core_req   update_issue()   s_req |==>| s_req 
                        |   |                                      |   |       
update_resp() <- m_resp |<==| out_core_resp update_retire() s_resp |<==| s_resp
------------------------+   +--------------------------------------+   +------------

*/
#pragma once
#include <cascade/Cascade.hpp>
#include "MemTypes.hpp" // mem req/resp packet types

class RvCore : public Component {
  DECLARE_COMPONENT(RvCore); 
public:
  RvCore(std::string name, COMPONENT_CTOR);

  Clock(clk);

  // Memory master
  FifoOutput(MemReq,  m_req);  // o/p queue carries req's to mem; push to it & check full() or freeCount()
  FifoInput (MemResp, m_resp); // i/p queue carries resp's from mem; pop from it & check empty() or popCount()

  void update();
  void reset();
  void update_req();
  void update_resp();

private:
  enum { S_IDLE, S_W_SENT, S_R_REQ, S_R_WAIT, S_DONE } state_ = S_IDLE; // RV core, just a simple state machine that does a store then a load
  u64 test_addr_ = 0x80000008ull;
  u64 pattern_   = 0xA5A5A5A5DEADBEEFull;
};
