{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 15 22:38:16 2010 " "Info: Processing started: Mon Nov 15 22:38:16 2010" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off vga -c vga --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off vga -c vga --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clock " "Info: Assuming node \"clock\" is an undefined clock" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 23 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "2 " "Warning: Found 2 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "h_sync_b " "Info: Detected ripple clock \"h_sync_b\" as buffer" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 206 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "h_sync_b" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "pixel_clock " "Info: Detected ripple clock \"pixel_clock\" as buffer" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 167 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "pixel_clock" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clock register radka\[11\] register cela_radka_g\[11\] 142.67 MHz 7.009 ns Internal " "Info: Clock \"clock\" has Internal fmax of 142.67 MHz between source register \"radka\[11\]\" and destination register \"cela_radka_g\[11\]\" (period= 7.009 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.113 ns + Longest register register " "Info: + Longest register to register delay is 1.113 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns radka\[11\] 1 REG LCFF_X60_Y26_N23 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X60_Y26_N23; Fanout = 3; REG Node = 'radka\[11\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { radka[11] } "NODE_NAME" } } { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 275 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.747 ns) + CELL(0.366 ns) 1.113 ns cela_radka_g\[11\] 2 REG LCFF_X59_Y26_N29 1 " "Info: 2: + IC(0.747 ns) + CELL(0.366 ns) = 1.113 ns; Loc. = LCFF_X59_Y26_N29; Fanout = 1; REG Node = 'cela_radka_g\[11\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.113 ns" { radka[11] cela_radka_g[11] } "NODE_NAME" } } { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 109 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.366 ns ( 32.88 % ) " "Info: Total cell delay = 0.366 ns ( 32.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.747 ns ( 67.12 % ) " "Info: Total interconnect delay = 0.747 ns ( 67.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.113 ns" { radka[11] cela_radka_g[11] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.113 ns" { radka[11] {} cela_radka_g[11] {} } { 0.000ns 0.747ns } { 0.000ns 0.366ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-5.682 ns - Smallest " "Info: - Smallest clock skew is -5.682 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.658 ns + Shortest register " "Info: + Shortest clock path from clock \"clock\" to destination register is 2.658 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clock 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clock'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clock~clkctrl 2 COMB CLKCTRL_G2 12 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 12; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clock clock~clkctrl } "NODE_NAME" } } { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.004 ns) + CELL(0.537 ns) 2.658 ns cela_radka_g\[11\] 3 REG LCFF_X59_Y26_N29 1 " "Info: 3: + IC(1.004 ns) + CELL(0.537 ns) = 2.658 ns; Loc. = LCFF_X59_Y26_N29; Fanout = 1; REG Node = 'cela_radka_g\[11\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.541 ns" { clock~clkctrl cela_radka_g[11] } "NODE_NAME" } } { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 109 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.79 % ) " "Info: Total cell delay = 1.536 ns ( 57.79 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.122 ns ( 42.21 % ) " "Info: Total interconnect delay = 1.122 ns ( 42.21 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.658 ns" { clock clock~clkctrl cela_radka_g[11] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.658 ns" { clock {} clock~combout {} clock~clkctrl {} cela_radka_g[11] {} } { 0.000ns 0.000ns 0.118ns 1.004ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 8.340 ns - Longest register " "Info: - Longest clock path from clock \"clock\" to source register is 8.340 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clock 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clock'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.478 ns) + CELL(0.787 ns) 4.264 ns pixel_clock 2 REG LCFF_X61_Y27_N17 4 " "Info: 2: + IC(2.478 ns) + CELL(0.787 ns) = 4.264 ns; Loc. = LCFF_X61_Y27_N17; Fanout = 4; REG Node = 'pixel_clock'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.265 ns" { clock pixel_clock } "NODE_NAME" } } { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 167 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.299 ns) + CELL(0.787 ns) 5.350 ns h_sync_b 3 REG LCFF_X61_Y27_N3 3 " "Info: 3: + IC(0.299 ns) + CELL(0.787 ns) = 5.350 ns; Loc. = LCFF_X61_Y27_N3; Fanout = 3; REG Node = 'h_sync_b'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.086 ns" { pixel_clock h_sync_b } "NODE_NAME" } } { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 206 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.465 ns) + CELL(0.000 ns) 6.815 ns h_sync_b~clkctrl 4 COMB CLKCTRL_G7 42 " "Info: 4: + IC(1.465 ns) + CELL(0.000 ns) = 6.815 ns; Loc. = CLKCTRL_G7; Fanout = 42; COMB Node = 'h_sync_b~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.465 ns" { h_sync_b h_sync_b~clkctrl } "NODE_NAME" } } { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 206 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.988 ns) + CELL(0.537 ns) 8.340 ns radka\[11\] 5 REG LCFF_X60_Y26_N23 3 " "Info: 5: + IC(0.988 ns) + CELL(0.537 ns) = 8.340 ns; Loc. = LCFF_X60_Y26_N23; Fanout = 3; REG Node = 'radka\[11\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.525 ns" { h_sync_b~clkctrl radka[11] } "NODE_NAME" } } { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 275 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.110 ns ( 37.29 % ) " "Info: Total cell delay = 3.110 ns ( 37.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.230 ns ( 62.71 % ) " "Info: Total interconnect delay = 5.230 ns ( 62.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.340 ns" { clock pixel_clock h_sync_b h_sync_b~clkctrl radka[11] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.340 ns" { clock {} clock~combout {} pixel_clock {} h_sync_b {} h_sync_b~clkctrl {} radka[11] {} } { 0.000ns 0.000ns 2.478ns 0.299ns 1.465ns 0.988ns } { 0.000ns 0.999ns 0.787ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.658 ns" { clock clock~clkctrl cela_radka_g[11] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.658 ns" { clock {} clock~combout {} clock~clkctrl {} cela_radka_g[11] {} } { 0.000ns 0.000ns 0.118ns 1.004ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.340 ns" { clock pixel_clock h_sync_b h_sync_b~clkctrl radka[11] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.340 ns" { clock {} clock~combout {} pixel_clock {} h_sync_b {} h_sync_b~clkctrl {} radka[11] {} } { 0.000ns 0.000ns 2.478ns 0.299ns 1.465ns 0.988ns } { 0.000ns 0.999ns 0.787ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 275 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 109 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.113 ns" { radka[11] cela_radka_g[11] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.113 ns" { radka[11] {} cela_radka_g[11] {} } { 0.000ns 0.747ns } { 0.000ns 0.366ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.658 ns" { clock clock~clkctrl cela_radka_g[11] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.658 ns" { clock {} clock~combout {} clock~clkctrl {} cela_radka_g[11] {} } { 0.000ns 0.000ns 0.118ns 1.004ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.340 ns" { clock pixel_clock h_sync_b h_sync_b~clkctrl radka[11] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.340 ns" { clock {} clock~combout {} pixel_clock {} h_sync_b {} h_sync_b~clkctrl {} radka[11] {} } { 0.000ns 0.000ns 2.478ns 0.299ns 1.465ns 0.988ns } { 0.000ns 0.999ns 0.787ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clock signal_g\[1\] pixel\[1\] 18.151 ns register " "Info: tco from clock \"clock\" to destination pin \"signal_g\[1\]\" through register \"pixel\[1\]\" is 18.151 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 7.216 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to source register is 7.216 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clock 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clock'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.478 ns) + CELL(0.787 ns) 4.264 ns pixel_clock 2 REG LCFF_X61_Y27_N17 4 " "Info: 2: + IC(2.478 ns) + CELL(0.787 ns) = 4.264 ns; Loc. = LCFF_X61_Y27_N17; Fanout = 4; REG Node = 'pixel_clock'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.265 ns" { clock pixel_clock } "NODE_NAME" } } { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 167 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.414 ns) + CELL(0.000 ns) 5.678 ns pixel_clock~clkctrl 3 COMB CLKCTRL_G5 29 " "Info: 3: + IC(1.414 ns) + CELL(0.000 ns) = 5.678 ns; Loc. = CLKCTRL_G5; Fanout = 29; COMB Node = 'pixel_clock~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.414 ns" { pixel_clock pixel_clock~clkctrl } "NODE_NAME" } } { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 167 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.001 ns) + CELL(0.537 ns) 7.216 ns pixel\[1\] 4 REG LCFF_X58_Y27_N11 8 " "Info: 4: + IC(1.001 ns) + CELL(0.537 ns) = 7.216 ns; Loc. = LCFF_X58_Y27_N11; Fanout = 8; REG Node = 'pixel\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.538 ns" { pixel_clock~clkctrl pixel[1] } "NODE_NAME" } } { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 206 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 32.19 % ) " "Info: Total cell delay = 2.323 ns ( 32.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.893 ns ( 67.81 % ) " "Info: Total interconnect delay = 4.893 ns ( 67.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.216 ns" { clock pixel_clock pixel_clock~clkctrl pixel[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.216 ns" { clock {} clock~combout {} pixel_clock {} pixel_clock~clkctrl {} pixel[1] {} } { 0.000ns 0.000ns 2.478ns 1.414ns 1.001ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 206 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.685 ns + Longest register pin " "Info: + Longest register to pin delay is 10.685 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pixel\[1\] 1 REG LCFF_X58_Y27_N11 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X58_Y27_N11; Fanout = 8; REG Node = 'pixel\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { pixel[1] } "NODE_NAME" } } { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 206 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.039 ns) + CELL(0.393 ns) 1.432 ns Mux1~0 2 COMB LCCOMB_X59_Y26_N18 1 " "Info: 2: + IC(1.039 ns) + CELL(0.393 ns) = 1.432 ns; Loc. = LCCOMB_X59_Y26_N18; Fanout = 1; COMB Node = 'Mux1~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.432 ns" { pixel[1] Mux1~0 } "NODE_NAME" } } { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 199 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.251 ns) + CELL(0.419 ns) 2.102 ns Mux1~1 3 COMB LCCOMB_X59_Y26_N4 1 " "Info: 3: + IC(0.251 ns) + CELL(0.419 ns) = 2.102 ns; Loc. = LCCOMB_X59_Y26_N4; Fanout = 1; COMB Node = 'Mux1~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.670 ns" { Mux1~0 Mux1~1 } "NODE_NAME" } } { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 199 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.660 ns) + CELL(0.275 ns) 3.037 ns Mux1~2 4 COMB LCCOMB_X58_Y26_N8 1 " "Info: 4: + IC(0.660 ns) + CELL(0.275 ns) = 3.037 ns; Loc. = LCCOMB_X58_Y26_N8; Fanout = 1; COMB Node = 'Mux1~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.935 ns" { Mux1~1 Mux1~2 } "NODE_NAME" } } { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 199 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.248 ns) + CELL(0.275 ns) 3.560 ns signal_g~2 5 COMB LCCOMB_X58_Y26_N20 10 " "Info: 5: + IC(0.248 ns) + CELL(0.275 ns) = 3.560 ns; Loc. = LCCOMB_X58_Y26_N20; Fanout = 10; COMB Node = 'signal_g~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.523 ns" { Mux1~2 signal_g~2 } "NODE_NAME" } } { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.327 ns) + CELL(2.798 ns) 10.685 ns signal_g\[1\] 6 PIN PIN_A9 0 " "Info: 6: + IC(4.327 ns) + CELL(2.798 ns) = 10.685 ns; Loc. = PIN_A9; Fanout = 0; PIN Node = 'signal_g\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.125 ns" { signal_g~2 signal_g[1] } "NODE_NAME" } } { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.160 ns ( 38.93 % ) " "Info: Total cell delay = 4.160 ns ( 38.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.525 ns ( 61.07 % ) " "Info: Total interconnect delay = 6.525 ns ( 61.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.685 ns" { pixel[1] Mux1~0 Mux1~1 Mux1~2 signal_g~2 signal_g[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "10.685 ns" { pixel[1] {} Mux1~0 {} Mux1~1 {} Mux1~2 {} signal_g~2 {} signal_g[1] {} } { 0.000ns 1.039ns 0.251ns 0.660ns 0.248ns 4.327ns } { 0.000ns 0.393ns 0.419ns 0.275ns 0.275ns 2.798ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.216 ns" { clock pixel_clock pixel_clock~clkctrl pixel[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.216 ns" { clock {} clock~combout {} pixel_clock {} pixel_clock~clkctrl {} pixel[1] {} } { 0.000ns 0.000ns 2.478ns 1.414ns 1.001ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.685 ns" { pixel[1] Mux1~0 Mux1~1 Mux1~2 signal_g~2 signal_g[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "10.685 ns" { pixel[1] {} Mux1~0 {} Mux1~1 {} Mux1~2 {} signal_g~2 {} signal_g[1] {} } { 0.000ns 1.039ns 0.251ns 0.660ns 0.248ns 4.327ns } { 0.000ns 0.393ns 0.419ns 0.275ns 0.275ns 2.798ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "169 " "Info: Peak virtual memory: 169 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 15 22:38:17 2010 " "Info: Processing ended: Mon Nov 15 22:38:17 2010" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
