{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1708938280419 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1708938280419 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 26 04:04:40 2024 " "Processing started: Mon Feb 26 04:04:40 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1708938280419 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708938280419 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab3P1 -c Lab3P1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab3P1 -c Lab3P1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708938280419 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1708938280590 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1708938280590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datapath-rtl " "Found design unit 1: datapath-rtl" {  } { { "datapath.vhd" "" { Text "C:/Users/coler/Documents/uf/spring24/dd/lab3/P1/datapath.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708938284667 ""} { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.vhd" "" { Text "C:/Users/coler/Documents/uf/spring24/dd/lab3/P1/datapath.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708938284667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708938284667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comparator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparator-behavioral " "Found design unit 1: comparator-behavioral" {  } { { "comparator.vhd" "" { Text "C:/Users/coler/Documents/uf/spring24/dd/lab3/P1/comparator.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708938284668 ""} { "Info" "ISGN_ENTITY_NAME" "1 comparator " "Found entity 1: comparator" {  } { { "comparator.vhd" "" { Text "C:/Users/coler/Documents/uf/spring24/dd/lab3/P1/comparator.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708938284668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708938284668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add.vhd 2 1 " "Found 2 design units, including 1 entities, in source file add.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 add-arch " "Found design unit 1: add-arch" {  } { { "add.vhd" "" { Text "C:/Users/coler/Documents/uf/spring24/dd/lab3/P1/add.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708938284668 ""} { "Info" "ISGN_ENTITY_NAME" "1 add " "Found entity 1: add" {  } { { "add.vhd" "" { Text "C:/Users/coler/Documents/uf/spring24/dd/lab3/P1/add.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708938284668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708938284668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_level.vhd 2 1 " "Found 2 design units, including 1 entities, in source file top_level.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top_level-default " "Found design unit 1: top_level-default" {  } { { "top_level.vhd" "" { Text "C:/Users/coler/Documents/uf/spring24/dd/lab3/P1/top_level.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708938284669 ""} { "Info" "ISGN_ENTITY_NAME" "1 top_level " "Found entity 1: top_level" {  } { { "top_level.vhd" "" { Text "C:/Users/coler/Documents/uf/spring24/dd/lab3/P1/top_level.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708938284669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708938284669 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "fib_tb.vhd " "Can't analyze file -- file fib_tb.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1708938284670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg-rtl " "Found design unit 1: reg-rtl" {  } { { "reg.vhd" "" { Text "C:/Users/coler/Documents/uf/spring24/dd/lab3/P1/reg.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708938284671 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg " "Found entity 1: reg" {  } { { "reg.vhd" "" { Text "C:/Users/coler/Documents/uf/spring24/dd/lab3/P1/reg.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708938284671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708938284671 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux mux.vhd " "Entity \"mux\" obtained from \"mux.vhd\" instead of from Quartus Prime megafunction library" {  } { { "mux.vhd" "" { Text "C:/Users/coler/Documents/uf/spring24/dd/lab3/P1/mux.vhd" 6 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1708938284671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux-rtl " "Found design unit 1: mux-rtl" {  } { { "mux.vhd" "" { Text "C:/Users/coler/Documents/uf/spring24/dd/lab3/P1/mux.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708938284671 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux " "Found entity 1: mux" {  } { { "mux.vhd" "" { Text "C:/Users/coler/Documents/uf/spring24/dd/lab3/P1/mux.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708938284671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708938284671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fsm-behavioral " "Found design unit 1: fsm-behavioral" {  } { { "fsm.vhd" "" { Text "C:/Users/coler/Documents/uf/spring24/dd/lab3/P1/fsm.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708938284672 ""} { "Info" "ISGN_ENTITY_NAME" "1 fsm " "Found entity 1: fsm" {  } { { "fsm.vhd" "" { Text "C:/Users/coler/Documents/uf/spring24/dd/lab3/P1/fsm.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708938284672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708938284672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fib.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fib.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fib-fib_arch " "Found design unit 1: fib-fib_arch" {  } { { "fib.vhd" "" { Text "C:/Users/coler/Documents/uf/spring24/dd/lab3/P1/fib.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708938284672 ""} { "Info" "ISGN_ENTITY_NAME" "1 fib " "Found entity 1: fib" {  } { { "fib.vhd" "" { Text "C:/Users/coler/Documents/uf/spring24/dd/lab3/P1/fib.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708938284672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708938284672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decode7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decode7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decode7seg-rtl " "Found design unit 1: decode7seg-rtl" {  } { { "decode7seg.vhd" "" { Text "C:/Users/coler/Documents/uf/spring24/dd/lab3/P1/decode7seg.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708938284673 ""} { "Info" "ISGN_ENTITY_NAME" "1 decode7seg " "Found entity 1: decode7seg" {  } { { "decode7seg.vhd" "" { Text "C:/Users/coler/Documents/uf/spring24/dd/lab3/P1/decode7seg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708938284673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708938284673 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_level " "Elaborating entity \"top_level\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1708938284689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath datapath:DATAPATH " "Elaborating entity \"datapath\" for hierarchy \"datapath:DATAPATH\"" {  } { { "top_level.vhd" "DATAPATH" { Text "C:/Users/coler/Documents/uf/spring24/dd/lab3/P1/top_level.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708938284689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux datapath:DATAPATH\|mux:I_MUX " "Elaborating entity \"mux\" for hierarchy \"datapath:DATAPATH\|mux:I_MUX\"" {  } { { "datapath.vhd" "I_MUX" { Text "C:/Users/coler/Documents/uf/spring24/dd/lab3/P1/datapath.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708938284690 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg datapath:DATAPATH\|reg:I_REG " "Elaborating entity \"reg\" for hierarchy \"datapath:DATAPATH\|reg:I_REG\"" {  } { { "datapath.vhd" "I_REG" { Text "C:/Users/coler/Documents/uf/spring24/dd/lab3/P1/datapath.vhd" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708938284691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add datapath:DATAPATH\|add:ADD1 " "Elaborating entity \"add\" for hierarchy \"datapath:DATAPATH\|add:ADD1\"" {  } { { "datapath.vhd" "ADD1" { Text "C:/Users/coler/Documents/uf/spring24/dd/lab3/P1/datapath.vhd" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708938284692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparator datapath:DATAPATH\|comparator:N_COMP " "Elaborating entity \"comparator\" for hierarchy \"datapath:DATAPATH\|comparator:N_COMP\"" {  } { { "datapath.vhd" "N_COMP" { Text "C:/Users/coler/Documents/uf/spring24/dd/lab3/P1/datapath.vhd" 170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708938284692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fsm fsm:FSM " "Elaborating entity \"fsm\" for hierarchy \"fsm:FSM\"" {  } { { "top_level.vhd" "FSM" { Text "C:/Users/coler/Documents/uf/spring24/dd/lab3/P1/top_level.vhd" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708938284693 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "done fsm.vhd(52) " "VHDL Process Statement warning at fsm.vhd(52): inferring latch(es) for signal or variable \"done\", which holds its previous value in one or more paths through the process" {  } { { "fsm.vhd" "" { Text "C:/Users/coler/Documents/uf/spring24/dd/lab3/P1/fsm.vhd" 52 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1708938284693 "|top_level|fsm:FSM"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "i_sel fsm.vhd(52) " "VHDL Process Statement warning at fsm.vhd(52): inferring latch(es) for signal or variable \"i_sel\", which holds its previous value in one or more paths through the process" {  } { { "fsm.vhd" "" { Text "C:/Users/coler/Documents/uf/spring24/dd/lab3/P1/fsm.vhd" 52 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1708938284693 "|top_level|fsm:FSM"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "x_sel fsm.vhd(52) " "VHDL Process Statement warning at fsm.vhd(52): inferring latch(es) for signal or variable \"x_sel\", which holds its previous value in one or more paths through the process" {  } { { "fsm.vhd" "" { Text "C:/Users/coler/Documents/uf/spring24/dd/lab3/P1/fsm.vhd" 52 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1708938284693 "|top_level|fsm:FSM"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "y_sel fsm.vhd(52) " "VHDL Process Statement warning at fsm.vhd(52): inferring latch(es) for signal or variable \"y_sel\", which holds its previous value in one or more paths through the process" {  } { { "fsm.vhd" "" { Text "C:/Users/coler/Documents/uf/spring24/dd/lab3/P1/fsm.vhd" 52 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1708938284693 "|top_level|fsm:FSM"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "i_en fsm.vhd(52) " "VHDL Process Statement warning at fsm.vhd(52): inferring latch(es) for signal or variable \"i_en\", which holds its previous value in one or more paths through the process" {  } { { "fsm.vhd" "" { Text "C:/Users/coler/Documents/uf/spring24/dd/lab3/P1/fsm.vhd" 52 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1708938284693 "|top_level|fsm:FSM"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "x_en fsm.vhd(52) " "VHDL Process Statement warning at fsm.vhd(52): inferring latch(es) for signal or variable \"x_en\", which holds its previous value in one or more paths through the process" {  } { { "fsm.vhd" "" { Text "C:/Users/coler/Documents/uf/spring24/dd/lab3/P1/fsm.vhd" 52 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1708938284693 "|top_level|fsm:FSM"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "y_en fsm.vhd(52) " "VHDL Process Statement warning at fsm.vhd(52): inferring latch(es) for signal or variable \"y_en\", which holds its previous value in one or more paths through the process" {  } { { "fsm.vhd" "" { Text "C:/Users/coler/Documents/uf/spring24/dd/lab3/P1/fsm.vhd" 52 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1708938284693 "|top_level|fsm:FSM"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "n_en fsm.vhd(52) " "VHDL Process Statement warning at fsm.vhd(52): inferring latch(es) for signal or variable \"n_en\", which holds its previous value in one or more paths through the process" {  } { { "fsm.vhd" "" { Text "C:/Users/coler/Documents/uf/spring24/dd/lab3/P1/fsm.vhd" 52 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1708938284693 "|top_level|fsm:FSM"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "result_en fsm.vhd(52) " "VHDL Process Statement warning at fsm.vhd(52): inferring latch(es) for signal or variable \"result_en\", which holds its previous value in one or more paths through the process" {  } { { "fsm.vhd" "" { Text "C:/Users/coler/Documents/uf/spring24/dd/lab3/P1/fsm.vhd" 52 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1708938284693 "|top_level|fsm:FSM"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "result_sel fsm.vhd(52) " "VHDL Process Statement warning at fsm.vhd(52): inferring latch(es) for signal or variable \"result_sel\", which holds its previous value in one or more paths through the process" {  } { { "fsm.vhd" "" { Text "C:/Users/coler/Documents/uf/spring24/dd/lab3/P1/fsm.vhd" 52 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1708938284693 "|top_level|fsm:FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_sel fsm.vhd(52) " "Inferred latch for \"result_sel\" at fsm.vhd(52)" {  } { { "fsm.vhd" "" { Text "C:/Users/coler/Documents/uf/spring24/dd/lab3/P1/fsm.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708938284693 "|top_level|fsm:FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_en fsm.vhd(52) " "Inferred latch for \"result_en\" at fsm.vhd(52)" {  } { { "fsm.vhd" "" { Text "C:/Users/coler/Documents/uf/spring24/dd/lab3/P1/fsm.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708938284693 "|top_level|fsm:FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_en fsm.vhd(52) " "Inferred latch for \"n_en\" at fsm.vhd(52)" {  } { { "fsm.vhd" "" { Text "C:/Users/coler/Documents/uf/spring24/dd/lab3/P1/fsm.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708938284693 "|top_level|fsm:FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_en fsm.vhd(52) " "Inferred latch for \"y_en\" at fsm.vhd(52)" {  } { { "fsm.vhd" "" { Text "C:/Users/coler/Documents/uf/spring24/dd/lab3/P1/fsm.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708938284693 "|top_level|fsm:FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_en fsm.vhd(52) " "Inferred latch for \"x_en\" at fsm.vhd(52)" {  } { { "fsm.vhd" "" { Text "C:/Users/coler/Documents/uf/spring24/dd/lab3/P1/fsm.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708938284693 "|top_level|fsm:FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i_en fsm.vhd(52) " "Inferred latch for \"i_en\" at fsm.vhd(52)" {  } { { "fsm.vhd" "" { Text "C:/Users/coler/Documents/uf/spring24/dd/lab3/P1/fsm.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708938284693 "|top_level|fsm:FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_sel fsm.vhd(52) " "Inferred latch for \"y_sel\" at fsm.vhd(52)" {  } { { "fsm.vhd" "" { Text "C:/Users/coler/Documents/uf/spring24/dd/lab3/P1/fsm.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708938284694 "|top_level|fsm:FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_sel fsm.vhd(52) " "Inferred latch for \"x_sel\" at fsm.vhd(52)" {  } { { "fsm.vhd" "" { Text "C:/Users/coler/Documents/uf/spring24/dd/lab3/P1/fsm.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708938284694 "|top_level|fsm:FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i_sel fsm.vhd(52) " "Inferred latch for \"i_sel\" at fsm.vhd(52)" {  } { { "fsm.vhd" "" { Text "C:/Users/coler/Documents/uf/spring24/dd/lab3/P1/fsm.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708938284694 "|top_level|fsm:FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "done fsm.vhd(52) " "Inferred latch for \"done\" at fsm.vhd(52)" {  } { { "fsm.vhd" "" { Text "C:/Users/coler/Documents/uf/spring24/dd/lab3/P1/fsm.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708938284694 "|top_level|fsm:FSM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode7seg decode7seg:U_LED5 " "Elaborating entity \"decode7seg\" for hierarchy \"decode7seg:U_LED5\"" {  } { { "top_level.vhd" "U_LED5" { Text "C:/Users/coler/Documents/uf/spring24/dd/lab3/P1/top_level.vhd" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708938284694 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "fsm:FSM\|x_en fsm:FSM\|y_en " "Duplicate LATCH primitive \"fsm:FSM\|x_en\" merged with LATCH primitive \"fsm:FSM\|y_en\"" {  } { { "fsm.vhd" "" { Text "C:/Users/coler/Documents/uf/spring24/dd/lab3/P1/fsm.vhd" 24 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1708938284958 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "fsm:FSM\|i_en fsm:FSM\|y_en " "Duplicate LATCH primitive \"fsm:FSM\|i_en\" merged with LATCH primitive \"fsm:FSM\|y_en\"" {  } { { "fsm.vhd" "" { Text "C:/Users/coler/Documents/uf/spring24/dd/lab3/P1/fsm.vhd" 28 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1708938284958 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1708938284958 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fsm:FSM\|result_sel " "Latch fsm:FSM\|result_sel has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:FSM\|state.DONE_STATE " "Ports D and ENA on the latch are fed by the same signal fsm:FSM\|state.DONE_STATE" {  } { { "fsm.vhd" "" { Text "C:/Users/coler/Documents/uf/spring24/dd/lab3/P1/fsm.vhd" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708938284959 ""}  } { { "fsm.vhd" "" { Text "C:/Users/coler/Documents/uf/spring24/dd/lab3/P1/fsm.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708938284959 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fsm:FSM\|done " "Latch fsm:FSM\|done has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:FSM\|state.DONE_STATE " "Ports D and ENA on the latch are fed by the same signal fsm:FSM\|state.DONE_STATE" {  } { { "fsm.vhd" "" { Text "C:/Users/coler/Documents/uf/spring24/dd/lab3/P1/fsm.vhd" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708938284959 ""}  } { { "fsm.vhd" "" { Text "C:/Users/coler/Documents/uf/spring24/dd/lab3/P1/fsm.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708938284959 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fsm:FSM\|y_en " "Latch fsm:FSM\|y_en has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:FSM\|state.COMPUTE_FIB " "Ports D and ENA on the latch are fed by the same signal fsm:FSM\|state.COMPUTE_FIB" {  } { { "fsm.vhd" "" { Text "C:/Users/coler/Documents/uf/spring24/dd/lab3/P1/fsm.vhd" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1708938284959 ""}  } { { "fsm.vhd" "" { Text "C:/Users/coler/Documents/uf/spring24/dd/lab3/P1/fsm.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1708938284959 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1708938285018 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1708938285301 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708938285301 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switch\[6\] " "No output dependent on input pin \"switch\[6\]\"" {  } { { "top_level.vhd" "" { Text "C:/Users/coler/Documents/uf/spring24/dd/lab3/P1/top_level.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1708938285323 "|top_level|switch[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switch\[7\] " "No output dependent on input pin \"switch\[7\]\"" {  } { { "top_level.vhd" "" { Text "C:/Users/coler/Documents/uf/spring24/dd/lab3/P1/top_level.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1708938285323 "|top_level|switch[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switch\[8\] " "No output dependent on input pin \"switch\[8\]\"" {  } { { "top_level.vhd" "" { Text "C:/Users/coler/Documents/uf/spring24/dd/lab3/P1/top_level.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1708938285323 "|top_level|switch[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switch\[9\] " "No output dependent on input pin \"switch\[9\]\"" {  } { { "top_level.vhd" "" { Text "C:/Users/coler/Documents/uf/spring24/dd/lab3/P1/top_level.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1708938285323 "|top_level|switch[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1708938285323 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "249 " "Implemented 249 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1708938285323 ""} { "Info" "ICUT_CUT_TM_OPINS" "48 " "Implemented 48 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1708938285323 ""} { "Info" "ICUT_CUT_TM_LCELLS" "188 " "Implemented 188 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1708938285323 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1708938285323 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 24 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 24 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4895 " "Peak virtual memory: 4895 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1708938285332 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb 26 04:04:45 2024 " "Processing ended: Mon Feb 26 04:04:45 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1708938285332 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1708938285332 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1708938285332 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1708938285332 ""}
