
Creating and connecting nodes

_create_circuit_1
ID: 0 Node type: CONSTANT Variables in the circuit:  Literals in the circuit:  Parent list (IDs): 2 Constant: True
ID: 1 Node type: LITERAL Variables in the circuit: 3 Literals in the circuit: -3 Parent list (IDs): 2 6 Literal: -3
ID: 2 Node type: AND_NODE Variables in the circuit: 3 Literals in the circuit: -3 Decomposable: True Decomposable_in_circuit: True Deterministic: True Deterministic_in_circuit: True Smoothness: True Smoothness_in_circuit: True Children list (IDs): 0 1 Parent list (IDs): 6
ID: 3 Node type: LITERAL Variables in the circuit: 1 Literals in the circuit: 1 Parent list (IDs): 7 Literal: 1
ID: 4 Node type: CONSTANT Variables in the circuit:  Literals in the circuit:  Parent list (IDs): 7 Constant: False
ID: 5 Node type: LITERAL Variables in the circuit: 2 Literals in the circuit: 2 Parent list (IDs): 7 Literal: 2
ID: 6 Node type: OR_NODE Variables in the circuit: 3 Literals in the circuit: -3 Decomposable: True Decomposable_in_circuit: True Deterministic: True Deterministic_in_circuit: True Smoothness: True Smoothness_in_circuit: True Children list (IDs): 1 2 Parent list (IDs): 8 Decision variable: None
ID: 7 Node type: OR_NODE Variables in the circuit: 1 2 Literals in the circuit: 1 2 Decomposable: True Decomposable_in_circuit: True Deterministic: True Deterministic_in_circuit: True Smoothness: False Smoothness_in_circuit: False Children list (IDs): 3 4 5 Parent list (IDs): 8 Decision variable: None
ID: 8 Node type: AND_NODE Variables in the circuit: 1 2 3 Literals in the circuit: -3 1 2 Decomposable: True Decomposable_in_circuit: True Deterministic: True Deterministic_in_circuit: True Smoothness: True Smoothness_in_circuit: False Children list (IDs): 6 7 Parent list (IDs): 
_create_circuit_2
ID: 0 Node type: LITERAL Variables in the circuit: 3 Literals in the circuit: -3 Parent list (IDs): 4 Literal: -3
ID: 1 Node type: LITERAL Variables in the circuit: 1 Literals in the circuit: 1 Parent list (IDs): 4 5 Literal: 1
ID: 2 Node type: CONSTANT Variables in the circuit:  Literals in the circuit:  Parent list (IDs): 5 Constant: False
ID: 3 Node type: LITERAL Variables in the circuit: 2 Literals in the circuit: 2 Parent list (IDs): 5 Literal: 2
ID: 4 Node type: OR_NODE Variables in the circuit: 1 3 Literals in the circuit: -3 1 Decomposable: True Decomposable_in_circuit: True Deterministic: True Deterministic_in_circuit: True Smoothness: False Smoothness_in_circuit: False Children list (IDs): 0 1 Parent list (IDs): 6 Decision variable: None
ID: 5 Node type: OR_NODE Variables in the circuit: 1 2 Literals in the circuit: 1 2 Decomposable: True Decomposable_in_circuit: True Deterministic: True Deterministic_in_circuit: True Smoothness: False Smoothness_in_circuit: False Children list (IDs): 1 2 3 Parent list (IDs): 6 Decision variable: None
ID: 6 Node type: AND_NODE Variables in the circuit: 1 2 3 Literals in the circuit: -3 1 2 Decomposable: False Decomposable_in_circuit: False Deterministic: True Deterministic_in_circuit: True Smoothness: True Smoothness_in_circuit: False Children list (IDs): 4 5 Parent list (IDs): 
_create_circuit_3
ID: 0 Node type: LITERAL Variables in the circuit: 1 Literals in the circuit: -1 Parent list (IDs): 8 9 Literal: -1
ID: 1 Node type: LITERAL Variables in the circuit: 2 Literals in the circuit: 2 Parent list (IDs): 8 10 Literal: 2
ID: 2 Node type: LITERAL Variables in the circuit: 2 Literals in the circuit: -2 Parent list (IDs): 9 11 Literal: -2
ID: 3 Node type: LITERAL Variables in the circuit: 1 Literals in the circuit: 1 Parent list (IDs): 10 11 Literal: 1
ID: 4 Node type: LITERAL Variables in the circuit: 3 Literals in the circuit: 3 Parent list (IDs): 12 13 Literal: 3
ID: 5 Node type: LITERAL Variables in the circuit: 4 Literals in the circuit: -4 Parent list (IDs): 12 14 Literal: -4
ID: 6 Node type: LITERAL Variables in the circuit: 4 Literals in the circuit: 4 Parent list (IDs): 13 15 Literal: 4
ID: 7 Node type: LITERAL Variables in the circuit: 3 Literals in the circuit: -3 Parent list (IDs): 14 15 Literal: -3
ID: 8 Node type: AND_NODE Variables in the circuit: 1 2 Literals in the circuit: -1 2 Decomposable: True Decomposable_in_circuit: True Deterministic: True Deterministic_in_circuit: True Smoothness: True Smoothness_in_circuit: True Children list (IDs): 0 1 Parent list (IDs): 16
ID: 9 Node type: AND_NODE Variables in the circuit: 1 2 Literals in the circuit: -2 -1 Decomposable: True Decomposable_in_circuit: True Deterministic: True Deterministic_in_circuit: True Smoothness: True Smoothness_in_circuit: True Children list (IDs): 0 2 Parent list (IDs): 18
ID: 10 Node type: AND_NODE Variables in the circuit: 1 2 Literals in the circuit: 1 2 Decomposable: True Decomposable_in_circuit: True Deterministic: True Deterministic_in_circuit: True Smoothness: True Smoothness_in_circuit: True Children list (IDs): 1 3 Parent list (IDs): 18
ID: 11 Node type: AND_NODE Variables in the circuit: 1 2 Literals in the circuit: -2 1 Decomposable: True Decomposable_in_circuit: True Deterministic: True Deterministic_in_circuit: True Smoothness: True Smoothness_in_circuit: True Children list (IDs): 2 3 Parent list (IDs): 16
ID: 12 Node type: AND_NODE Variables in the circuit: 3 4 Literals in the circuit: -4 3 Decomposable: True Decomposable_in_circuit: True Deterministic: True Deterministic_in_circuit: True Smoothness: True Smoothness_in_circuit: True Children list (IDs): 4 5 Parent list (IDs): 19
ID: 13 Node type: AND_NODE Variables in the circuit: 3 4 Literals in the circuit: 3 4 Decomposable: True Decomposable_in_circuit: True Deterministic: True Deterministic_in_circuit: True Smoothness: True Smoothness_in_circuit: True Children list (IDs): 4 6 Parent list (IDs): 17
ID: 14 Node type: AND_NODE Variables in the circuit: 3 4 Literals in the circuit: -4 -3 Decomposable: True Decomposable_in_circuit: True Deterministic: True Deterministic_in_circuit: True Smoothness: True Smoothness_in_circuit: True Children list (IDs): 5 7 Parent list (IDs): 17
ID: 15 Node type: AND_NODE Variables in the circuit: 3 4 Literals in the circuit: -3 4 Decomposable: True Decomposable_in_circuit: True Deterministic: True Deterministic_in_circuit: True Smoothness: True Smoothness_in_circuit: True Children list (IDs): 6 7 Parent list (IDs): 19
ID: 16 Node type: OR_NODE Variables in the circuit: 1 2 Literals in the circuit: -2 -1 1 2 Decomposable: True Decomposable_in_circuit: True Deterministic: True Deterministic_in_circuit: True Smoothness: True Smoothness_in_circuit: True Children list (IDs): 8 11 Parent list (IDs): 20 Decision variable: 1
ID: 17 Node type: OR_NODE Variables in the circuit: 3 4 Literals in the circuit: -4 -3 3 4 Decomposable: True Decomposable_in_circuit: True Deterministic: True Deterministic_in_circuit: True Smoothness: True Smoothness_in_circuit: True Children list (IDs): 13 14 Parent list (IDs): 20 Decision variable: 4
ID: 18 Node type: OR_NODE Variables in the circuit: 1 2 Literals in the circuit: -2 -1 1 2 Decomposable: True Decomposable_in_circuit: True Deterministic: True Deterministic_in_circuit: True Smoothness: True Smoothness_in_circuit: True Children list (IDs): 9 10 Parent list (IDs): 21 Decision variable: 2
ID: 19 Node type: OR_NODE Variables in the circuit: 3 4 Literals in the circuit: -4 -3 3 4 Decomposable: True Decomposable_in_circuit: True Deterministic: True Deterministic_in_circuit: True Smoothness: True Smoothness_in_circuit: True Children list (IDs): 12 15 Parent list (IDs): 21 Decision variable: 3
ID: 20 Node type: AND_NODE Variables in the circuit: 1 2 3 4 Literals in the circuit: -4 -3 -2 -1 1 2 3 4 Decomposable: True Decomposable_in_circuit: True Deterministic: True Deterministic_in_circuit: True Smoothness: True Smoothness_in_circuit: True Children list (IDs): 16 17 Parent list (IDs): 24
ID: 21 Node type: AND_NODE Variables in the circuit: 1 2 3 4 Literals in the circuit: -4 -3 -2 -1 1 2 3 4 Decomposable: True Decomposable_in_circuit: True Deterministic: True Deterministic_in_circuit: True Smoothness: True Smoothness_in_circuit: True Children list (IDs): 18 19 Parent list (IDs): 24
ID: 22 Node type: CONSTANT Variables in the circuit:  Literals in the circuit:  Parent list (IDs):  Constant: False
ID: 23 Node type: CONSTANT Variables in the circuit:  Literals in the circuit:  Parent list (IDs):  Constant: True
ID: 24 Node type: OR_NODE Variables in the circuit: 1 2 3 4 Literals in the circuit: -4 -3 -2 -1 1 2 3 4 Decomposable: True Decomposable_in_circuit: True Deterministic: True Deterministic_in_circuit: True Smoothness: True Smoothness_in_circuit: True Children list (IDs): 20 21 Parent list (IDs):  Decision variable: None
_create_circuit_4
ID: 0 Node type: LITERAL Variables in the circuit: 4 Literals in the circuit: -4 Parent list (IDs): 6 12 Literal: -4
ID: 1 Node type: LITERAL Variables in the circuit: 1 Literals in the circuit: 1 Parent list (IDs): 6 Literal: 1
ID: 2 Node type: LITERAL Variables in the circuit: 5 Literals in the circuit: -5 Parent list (IDs): 7 13 Literal: -5
ID: 3 Node type: LITERAL Variables in the circuit: 2 Literals in the circuit: 2 Parent list (IDs): 7 Literal: 2
ID: 4 Node type: LITERAL Variables in the circuit: 3 Literals in the circuit: 3 Parent list (IDs): 8 Literal: 3
ID: 5 Node type: LITERAL Variables in the circuit: 6 Literals in the circuit: -6 Parent list (IDs): 8 14 Literal: -6
ID: 6 Node type: OR_NODE Variables in the circuit: 1 4 Literals in the circuit: -4 1 Decomposable: True Decomposable_in_circuit: True Deterministic: True Deterministic_in_circuit: True Smoothness: False Smoothness_in_circuit: False Children list (IDs): 0 1 Parent list (IDs): 13 14 Decision variable: None
ID: 7 Node type: OR_NODE Variables in the circuit: 2 5 Literals in the circuit: -5 2 Decomposable: True Decomposable_in_circuit: True Deterministic: True Deterministic_in_circuit: True Smoothness: False Smoothness_in_circuit: False Children list (IDs): 2 3 Parent list (IDs): 12 14 Decision variable: None
ID: 8 Node type: OR_NODE Variables in the circuit: 3 6 Literals in the circuit: -6 3 Decomposable: True Decomposable_in_circuit: True Deterministic: True Deterministic_in_circuit: True Smoothness: False Smoothness_in_circuit: False Children list (IDs): 4 5 Parent list (IDs): 12 13 Decision variable: None
ID: 9 Node type: LITERAL Variables in the circuit: 1 Literals in the circuit: -1 Parent list (IDs): 12 Literal: -1
ID: 10 Node type: LITERAL Variables in the circuit: 2 Literals in the circuit: -2 Parent list (IDs): 13 Literal: -2
ID: 11 Node type: LITERAL Variables in the circuit: 3 Literals in the circuit: -3 Parent list (IDs): 14 Literal: -3
ID: 12 Node type: AND_NODE Variables in the circuit: 1 2 3 4 5 6 Literals in the circuit: -6 -5 -4 -1 2 3 Decomposable: True Decomposable_in_circuit: True Deterministic: True Deterministic_in_circuit: True Smoothness: True Smoothness_in_circuit: False Children list (IDs): 0 7 8 9 Parent list (IDs): 16
ID: 13 Node type: AND_NODE Variables in the circuit: 1 2 3 4 5 6 Literals in the circuit: -6 -5 -4 -2 1 3 Decomposable: True Decomposable_in_circuit: True Deterministic: True Deterministic_in_circuit: True Smoothness: True Smoothness_in_circuit: False Children list (IDs): 2 6 8 10 Parent list (IDs): 16
ID: 14 Node type: AND_NODE Variables in the circuit: 1 2 3 4 5 6 Literals in the circuit: -6 -5 -4 -3 1 2 Decomposable: True Decomposable_in_circuit: True Deterministic: True Deterministic_in_circuit: True Smoothness: True Smoothness_in_circuit: False Children list (IDs): 5 6 7 11 Parent list (IDs): 16
ID: 15 Node type: LITERAL Variables in the circuit: 7 Literals in the circuit: -7 Parent list (IDs): 18 Literal: -7
ID: 16 Node type: OR_NODE Variables in the circuit: 1 2 3 4 5 6 Literals in the circuit: -6 -5 -4 -3 -2 -1 1 2 3 Decomposable: True Decomposable_in_circuit: True Deterministic: True Deterministic_in_circuit: True Smoothness: True Smoothness_in_circuit: False Children list (IDs): 12 13 14 Parent list (IDs): 18 Decision variable: None
ID: 17 Node type: LITERAL Variables in the circuit: 7 Literals in the circuit: 7 Parent list (IDs): 21 Literal: 7
ID: 18 Node type: AND_NODE Variables in the circuit: 1 2 3 4 5 6 7 Literals in the circuit: -7 -6 -5 -4 -3 -2 -1 1 2 3 Decomposable: True Decomposable_in_circuit: True Deterministic: True Deterministic_in_circuit: True Smoothness: True Smoothness_in_circuit: False Children list (IDs): 15 16 Parent list (IDs): 21
ID: 19 Node type: CONSTANT Variables in the circuit:  Literals in the circuit:  Parent list (IDs):  Constant: False
ID: 20 Node type: CONSTANT Variables in the circuit:  Literals in the circuit:  Parent list (IDs):  Constant: True
ID: 21 Node type: OR_NODE Variables in the circuit: 1 2 3 4 5 6 7 Literals in the circuit: -7 -6 -5 -4 -3 -2 -1 1 2 3 7 Decomposable: True Decomposable_in_circuit: True Deterministic: True Deterministic_in_circuit: True Smoothness: False Smoothness_in_circuit: False Children list (IDs): 17 18 Parent list (IDs):  Decision variable: 7
_create_circuit_5
ID: 0 Node type: LITERAL Variables in the circuit: 1 Literals in the circuit: -1 Parent list (IDs): 8 Literal: -1
ID: 1 Node type: LITERAL Variables in the circuit: 3 Literals in the circuit: -3 Parent list (IDs): 9 Literal: -3
ID: 2 Node type: LITERAL Variables in the circuit: 1 Literals in the circuit: 1 Parent list (IDs): 10 Literal: 1
ID: 3 Node type: LITERAL Variables in the circuit: 3 Literals in the circuit: 3 Parent list (IDs): 11 Literal: 3
ID: 4 Node type: LITERAL Variables in the circuit: 4 Literals in the circuit: -4 Parent list (IDs): 8 10 Literal: -4
ID: 5 Node type: LITERAL Variables in the circuit: 5 Literals in the circuit: -5 Parent list (IDs): 9 11 Literal: -5
ID: 6 Node type: LITERAL Variables in the circuit: 2 Literals in the circuit: 2 Parent list (IDs): 12 Literal: 2
ID: 7 Node type: LITERAL Variables in the circuit: 2 Literals in the circuit: -2 Parent list (IDs): 13 Literal: -2
ID: 8 Node type: OR_NODE Variables in the circuit: 1 4 Literals in the circuit: -4 -1 Decomposable: True Decomposable_in_circuit: True Deterministic: True Deterministic_in_circuit: True Smoothness: False Smoothness_in_circuit: False Children list (IDs): 0 4 Parent list (IDs): 12 Decision variable: None
ID: 9 Node type: OR_NODE Variables in the circuit: 3 5 Literals in the circuit: -5 -3 Decomposable: True Decomposable_in_circuit: True Deterministic: True Deterministic_in_circuit: True Smoothness: False Smoothness_in_circuit: False Children list (IDs): 1 5 Parent list (IDs): 12 Decision variable: None
ID: 10 Node type: OR_NODE Variables in the circuit: 1 4 Literals in the circuit: -4 1 Decomposable: True Decomposable_in_circuit: True Deterministic: True Deterministic_in_circuit: True Smoothness: False Smoothness_in_circuit: False Children list (IDs): 2 4 Parent list (IDs): 13 Decision variable: None
ID: 11 Node type: OR_NODE Variables in the circuit: 3 5 Literals in the circuit: -5 3 Decomposable: True Decomposable_in_circuit: True Deterministic: True Deterministic_in_circuit: True Smoothness: False Smoothness_in_circuit: False Children list (IDs): 3 5 Parent list (IDs): 13 Decision variable: None
ID: 12 Node type: AND_NODE Variables in the circuit: 1 2 3 4 5 Literals in the circuit: -5 -4 -3 -1 2 Decomposable: True Decomposable_in_circuit: True Deterministic: True Deterministic_in_circuit: True Smoothness: True Smoothness_in_circuit: False Children list (IDs): 6 8 9 Parent list (IDs): 16
ID: 13 Node type: AND_NODE Variables in the circuit: 1 2 3 4 5 Literals in the circuit: -5 -4 -2 1 3 Decomposable: True Decomposable_in_circuit: True Deterministic: True Deterministic_in_circuit: True Smoothness: True Smoothness_in_circuit: False Children list (IDs): 7 10 11 Parent list (IDs): 16
ID: 14 Node type: CONSTANT Variables in the circuit:  Literals in the circuit:  Parent list (IDs):  Constant: False
ID: 15 Node type: CONSTANT Variables in the circuit:  Literals in the circuit:  Parent list (IDs):  Constant: True
ID: 16 Node type: OR_NODE Variables in the circuit: 1 2 3 4 5 Literals in the circuit: -5 -4 -3 -2 -1 1 2 3 Decomposable: True Decomposable_in_circuit: True Deterministic: True Deterministic_in_circuit: True Smoothness: True Smoothness_in_circuit: False Children list (IDs): 12 13 Parent list (IDs):  Decision variable: 1
_create_circuit_6
ID: 0 Node type: LITERAL Variables in the circuit: 1 Literals in the circuit: 1 Parent list (IDs): 4 Literal: 1
ID: 1 Node type: LITERAL Variables in the circuit: 2 Literals in the circuit: 2 Parent list (IDs): 4 Literal: 2
ID: 2 Node type: LITERAL Variables in the circuit: 2 Literals in the circuit: -2 Parent list (IDs): 5 Literal: -2
ID: 3 Node type: LITERAL Variables in the circuit: 3 Literals in the circuit: 3 Parent list (IDs): 5 Literal: 3
ID: 4 Node type: AND_NODE Variables in the circuit: 1 2 Literals in the circuit: 1 2 Decomposable: True Decomposable_in_circuit: True Deterministic: True Deterministic_in_circuit: True Smoothness: True Smoothness_in_circuit: True Children list (IDs): 0 1 Parent list (IDs): 6
ID: 5 Node type: AND_NODE Variables in the circuit: 2 3 Literals in the circuit: -2 3 Decomposable: True Decomposable_in_circuit: True Deterministic: True Deterministic_in_circuit: True Smoothness: True Smoothness_in_circuit: True Children list (IDs): 2 3 Parent list (IDs): 6
ID: 6 Node type: OR_NODE Variables in the circuit: 1 2 3 Literals in the circuit: -2 1 2 3 Decomposable: True Decomposable_in_circuit: True Deterministic: True Deterministic_in_circuit: True Smoothness: False Smoothness_in_circuit: False Children list (IDs): 4 5 Parent list (IDs): 7 8 Decision variable: None
ID: 7 Node type: MAPPING_NODE Variables in the circuit: 4 5 6 Literals in the circuit: -5 4 5 6 Decomposable: True Decomposable_in_circuit: True Deterministic: True Deterministic_in_circuit: True Smoothness: True Smoothness_in_circuit: False Children list (IDs): 6 Parent list (IDs): 8 Mapping: {4: 1, 5: 2, 6: 3}
ID: 8 Node type: AND_NODE Variables in the circuit: 1 2 3 4 5 6 Literals in the circuit: -5 -2 1 2 3 4 5 6 Decomposable: True Decomposable_in_circuit: True Deterministic: True Deterministic_in_circuit: True Smoothness: True Smoothness_in_circuit: False Children list (IDs): 6 7 Parent list (IDs): 
_create_circuit_7
ID: 0 Node type: LITERAL Variables in the circuit: 1 Literals in the circuit: 1 Parent list (IDs): 4 Literal: 1
ID: 1 Node type: LITERAL Variables in the circuit: 2 Literals in the circuit: 2 Parent list (IDs): 4 Literal: 2
ID: 2 Node type: LITERAL Variables in the circuit: 2 Literals in the circuit: -2 Parent list (IDs): 5 Literal: -2
ID: 3 Node type: LITERAL Variables in the circuit: 3 Literals in the circuit: 3 Parent list (IDs): 5 Literal: 3
ID: 4 Node type: AND_NODE Variables in the circuit: 1 2 Literals in the circuit: 1 2 Decomposable: True Decomposable_in_circuit: True Deterministic: True Deterministic_in_circuit: True Smoothness: True Smoothness_in_circuit: True Children list (IDs): 0 1 Parent list (IDs): 6
ID: 5 Node type: AND_NODE Variables in the circuit: 2 3 Literals in the circuit: -2 3 Decomposable: True Decomposable_in_circuit: True Deterministic: True Deterministic_in_circuit: True Smoothness: True Smoothness_in_circuit: True Children list (IDs): 2 3 Parent list (IDs): 6
ID: 6 Node type: OR_NODE Variables in the circuit: 1 2 3 Literals in the circuit: -2 1 2 3 Decomposable: True Decomposable_in_circuit: True Deterministic: True Deterministic_in_circuit: True Smoothness: False Smoothness_in_circuit: False Children list (IDs): 4 5 Parent list (IDs): 14 Decision variable: None
ID: 7 Node type: LITERAL Variables in the circuit: 4 Literals in the circuit: 4 Parent list (IDs): 11 Literal: 4
ID: 8 Node type: LITERAL Variables in the circuit: 5 Literals in the circuit: 5 Parent list (IDs): 11 Literal: 5
ID: 9 Node type: LITERAL Variables in the circuit: 5 Literals in the circuit: -5 Parent list (IDs): 12 Literal: -5
ID: 10 Node type: LITERAL Variables in the circuit: 6 Literals in the circuit: 6 Parent list (IDs): 12 Literal: 6
ID: 11 Node type: AND_NODE Variables in the circuit: 4 5 Literals in the circuit: 4 5 Decomposable: True Decomposable_in_circuit: True Deterministic: True Deterministic_in_circuit: True Smoothness: True Smoothness_in_circuit: True Children list (IDs): 7 8 Parent list (IDs): 13
ID: 12 Node type: AND_NODE Variables in the circuit: 5 6 Literals in the circuit: -5 6 Decomposable: True Decomposable_in_circuit: True Deterministic: True Deterministic_in_circuit: True Smoothness: True Smoothness_in_circuit: True Children list (IDs): 9 10 Parent list (IDs): 13
ID: 13 Node type: OR_NODE Variables in the circuit: 4 5 6 Literals in the circuit: -5 4 5 6 Decomposable: True Decomposable_in_circuit: True Deterministic: True Deterministic_in_circuit: True Smoothness: False Smoothness_in_circuit: False Children list (IDs): 11 12 Parent list (IDs): 14 Decision variable: None
ID: 14 Node type: AND_NODE Variables in the circuit: 1 2 3 4 5 6 Literals in the circuit: -5 -2 1 2 3 4 5 6 Decomposable: True Decomposable_in_circuit: True Deterministic: True Deterministic_in_circuit: True Smoothness: True Smoothness_in_circuit: False Children list (IDs): 6 13 Parent list (IDs): 
_create_circuit_8
ID: 0 Node type: LITERAL Variables in the circuit: 1 Literals in the circuit: 1 Parent list (IDs): 2 Literal: 1
ID: 1 Node type: LITERAL Variables in the circuit: 2 Literals in the circuit: 2 Parent list (IDs): 2 Literal: 2
ID: 2 Node type: AND_NODE Variables in the circuit: 1 2 Literals in the circuit: 1 2 Decomposable: True Decomposable_in_circuit: True Deterministic: True Deterministic_in_circuit: True Smoothness: True Smoothness_in_circuit: True Children list (IDs): 0 1 Parent list (IDs): 3 4
ID: 3 Node type: MAPPING_NODE Variables in the circuit: 3 4 Literals in the circuit: 3 4 Decomposable: True Decomposable_in_circuit: True Deterministic: True Deterministic_in_circuit: True Smoothness: True Smoothness_in_circuit: True Children list (IDs): 2 Parent list (IDs): 4 Mapping: {3: 1, 4: 2}
ID: 4 Node type: OR_NODE Variables in the circuit: 1 2 3 4 Literals in the circuit: 1 2 3 4 Decomposable: True Decomposable_in_circuit: True Deterministic: True Deterministic_in_circuit: True Smoothness: False Smoothness_in_circuit: False Children list (IDs): 2 3 Parent list (IDs): 5 6 Decision variable: None
ID: 5 Node type: MAPPING_NODE Variables in the circuit: 5 6 7 8 Literals in the circuit: 5 6 7 8 Decomposable: True Decomposable_in_circuit: True Deterministic: True Deterministic_in_circuit: True Smoothness: True Smoothness_in_circuit: False Children list (IDs): 4 Parent list (IDs): 6 Mapping: {5: 1, 6: 2, 7: 3, 8: 4}
ID: 6 Node type: AND_NODE Variables in the circuit: 1 2 3 4 5 6 7 8 Literals in the circuit: 1 2 3 4 5 6 7 8 Decomposable: True Decomposable_in_circuit: True Deterministic: True Deterministic_in_circuit: True Smoothness: True Smoothness_in_circuit: False Children list (IDs): 4 5 Parent list (IDs): 
_create_circuit_9
ID: 0 Node type: LITERAL Variables in the circuit: 1 Literals in the circuit: 1 Parent list (IDs): 2 Literal: 1
ID: 1 Node type: LITERAL Variables in the circuit: 2 Literals in the circuit: 2 Parent list (IDs): 2 Literal: 2
ID: 2 Node type: AND_NODE Variables in the circuit: 1 2 Literals in the circuit: 1 2 Decomposable: True Decomposable_in_circuit: True Deterministic: True Deterministic_in_circuit: True Smoothness: True Smoothness_in_circuit: True Children list (IDs): 0 1 Parent list (IDs): 6
ID: 3 Node type: LITERAL Variables in the circuit: 3 Literals in the circuit: 3 Parent list (IDs): 5 Literal: 3
ID: 4 Node type: LITERAL Variables in the circuit: 4 Literals in the circuit: 4 Parent list (IDs): 5 Literal: 4
ID: 5 Node type: AND_NODE Variables in the circuit: 3 4 Literals in the circuit: 3 4 Decomposable: True Decomposable_in_circuit: True Deterministic: True Deterministic_in_circuit: True Smoothness: True Smoothness_in_circuit: True Children list (IDs): 3 4 Parent list (IDs): 6
ID: 6 Node type: OR_NODE Variables in the circuit: 1 2 3 4 Literals in the circuit: 1 2 3 4 Decomposable: True Decomposable_in_circuit: True Deterministic: True Deterministic_in_circuit: True Smoothness: False Smoothness_in_circuit: False Children list (IDs): 2 5 Parent list (IDs): 14 Decision variable: None
ID: 7 Node type: LITERAL Variables in the circuit: 5 Literals in the circuit: 5 Parent list (IDs): 9 Literal: 5
ID: 8 Node type: LITERAL Variables in the circuit: 6 Literals in the circuit: 6 Parent list (IDs): 9 Literal: 6
ID: 9 Node type: AND_NODE Variables in the circuit: 5 6 Literals in the circuit: 5 6 Decomposable: True Decomposable_in_circuit: True Deterministic: True Deterministic_in_circuit: True Smoothness: True Smoothness_in_circuit: True Children list (IDs): 7 8 Parent list (IDs): 13
ID: 10 Node type: LITERAL Variables in the circuit: 7 Literals in the circuit: 7 Parent list (IDs): 12 Literal: 7
ID: 11 Node type: LITERAL Variables in the circuit: 8 Literals in the circuit: 8 Parent list (IDs): 12 Literal: 8
ID: 12 Node type: AND_NODE Variables in the circuit: 7 8 Literals in the circuit: 7 8 Decomposable: True Decomposable_in_circuit: True Deterministic: True Deterministic_in_circuit: True Smoothness: True Smoothness_in_circuit: True Children list (IDs): 10 11 Parent list (IDs): 13
ID: 13 Node type: OR_NODE Variables in the circuit: 5 6 7 8 Literals in the circuit: 5 6 7 8 Decomposable: True Decomposable_in_circuit: True Deterministic: True Deterministic_in_circuit: True Smoothness: False Smoothness_in_circuit: False Children list (IDs): 9 12 Parent list (IDs): 14 Decision variable: None
ID: 14 Node type: AND_NODE Variables in the circuit: 1 2 3 4 5 6 7 8 Literals in the circuit: 1 2 3 4 5 6 7 8 Decomposable: True Decomposable_in_circuit: True Deterministic: True Deterministic_in_circuit: True Smoothness: True Smoothness_in_circuit: False Children list (IDs): 6 13 Parent list (IDs): 

Modification
Before modification
ID: 0 Node type: LITERAL Variables in the circuit: 3 Literals in the circuit: -3 Parent list (IDs): 4 Literal: -3
ID: 1 Node type: LITERAL Variables in the circuit: 1 Literals in the circuit: 1 Parent list (IDs): 4 5 Literal: 1
ID: 2 Node type: CONSTANT Variables in the circuit:  Literals in the circuit:  Parent list (IDs): 5 Constant: False
ID: 3 Node type: LITERAL Variables in the circuit: 2 Literals in the circuit: 2 Parent list (IDs): 5 Literal: 2
ID: 4 Node type: OR_NODE Variables in the circuit: 1 3 Literals in the circuit: -3 1 Decomposable: True Decomposable_in_circuit: True Deterministic: True Deterministic_in_circuit: True Smoothness: False Smoothness_in_circuit: False Children list (IDs): 0 1 Parent list (IDs): 6 Decision variable: None
ID: 5 Node type: OR_NODE Variables in the circuit: 1 2 Literals in the circuit: 1 2 Decomposable: True Decomposable_in_circuit: True Deterministic: True Deterministic_in_circuit: True Smoothness: False Smoothness_in_circuit: False Children list (IDs): 1 2 3 Parent list (IDs): 6 Decision variable: None
ID: 6 Node type: AND_NODE Variables in the circuit: 1 2 3 Literals in the circuit: -3 1 2 Decomposable: False Decomposable_in_circuit: False Deterministic: True Deterministic_in_circuit: True Smoothness: True Smoothness_in_circuit: False Children list (IDs): 4 5 Parent list (IDs): 
Remove a leaf
ID: 0 Node type: LITERAL Variables in the circuit: 3 Literals in the circuit: -3 Parent list (IDs): 4 Literal: -3
ID: 1 Node type: LITERAL Variables in the circuit: 1 Literals in the circuit: 1 Parent list (IDs): 5 Literal: 1
ID: 2 Node type: CONSTANT Variables in the circuit:  Literals in the circuit:  Parent list (IDs): 5 Constant: False
ID: 3 Node type: LITERAL Variables in the circuit: 2 Literals in the circuit: 2 Parent list (IDs): 5 Literal: 2
ID: 4 Node type: OR_NODE Variables in the circuit: 3 Literals in the circuit: -3 Decomposable: True Decomposable_in_circuit: True Deterministic: True Deterministic_in_circuit: True Smoothness: True Smoothness_in_circuit: True Children list (IDs): 0 Parent list (IDs): 6 Decision variable: None
ID: 5 Node type: OR_NODE Variables in the circuit: 1 2 Literals in the circuit: 1 2 Decomposable: True Decomposable_in_circuit: True Deterministic: True Deterministic_in_circuit: True Smoothness: False Smoothness_in_circuit: False Children list (IDs): 1 2 3 Parent list (IDs): 6 Decision variable: None
ID: 6 Node type: AND_NODE Variables in the circuit: 1 2 3 Literals in the circuit: -3 1 2 Decomposable: True Decomposable_in_circuit: True Deterministic: True Deterministic_in_circuit: True Smoothness: True Smoothness_in_circuit: False Children list (IDs): 4 5 Parent list (IDs): 
Add a circuit
ID: 0 Node type: LITERAL Variables in the circuit: 3 Literals in the circuit: -3 Parent list (IDs): 4 Literal: -3
ID: 1 Node type: LITERAL Variables in the circuit: 1 Literals in the circuit: 1 Parent list (IDs): 5 Literal: 1
ID: 2 Node type: CONSTANT Variables in the circuit:  Literals in the circuit:  Parent list (IDs): 5 Constant: False
ID: 3 Node type: LITERAL Variables in the circuit: 2 Literals in the circuit: 2 Parent list (IDs): 5 Literal: 2
ID: 4 Node type: OR_NODE Variables in the circuit: 3 4 Literals in the circuit: -3 4 Decomposable: True Decomposable_in_circuit: True Deterministic: True Deterministic_in_circuit: True Smoothness: False Smoothness_in_circuit: False Children list (IDs): 0 9 Parent list (IDs): 6 Decision variable: None
ID: 5 Node type: OR_NODE Variables in the circuit: 1 2 Literals in the circuit: 1 2 Decomposable: True Decomposable_in_circuit: True Deterministic: True Deterministic_in_circuit: True Smoothness: False Smoothness_in_circuit: False Children list (IDs): 1 2 3 Parent list (IDs): 6 Decision variable: None
ID: 6 Node type: AND_NODE Variables in the circuit: 1 2 3 4 Literals in the circuit: -3 1 2 4 Decomposable: True Decomposable_in_circuit: True Deterministic: True Deterministic_in_circuit: True Smoothness: True Smoothness_in_circuit: False Children list (IDs): 4 5 Parent list (IDs): 
ID: 7 Node type: LITERAL Variables in the circuit: 4 Literals in the circuit: 4 Parent list (IDs): 9 Literal: 4
ID: 8 Node type: CONSTANT Variables in the circuit:  Literals in the circuit:  Parent list (IDs): 9 Constant: True
ID: 9 Node type: AND_NODE Variables in the circuit: 4 Literals in the circuit: 4 Decomposable: True Decomposable_in_circuit: True Deterministic: True Deterministic_in_circuit: True Smoothness: True Smoothness_in_circuit: True Children list (IDs): 7 8 Parent list (IDs): 4
Add a child
ID: 0 Node type: LITERAL Variables in the circuit: 3 Literals in the circuit: -3 Parent list (IDs): 4 Literal: -3
ID: 1 Node type: LITERAL Variables in the circuit: 1 Literals in the circuit: 1 Parent list (IDs): 5 Literal: 1
ID: 2 Node type: CONSTANT Variables in the circuit:  Literals in the circuit:  Parent list (IDs): 5 Constant: False
ID: 3 Node type: LITERAL Variables in the circuit: 2 Literals in the circuit: 2 Parent list (IDs): 5 Literal: 2
ID: 4 Node type: OR_NODE Variables in the circuit: 3 4 Literals in the circuit: -3 4 Decomposable: True Decomposable_in_circuit: True Deterministic: True Deterministic_in_circuit: True Smoothness: False Smoothness_in_circuit: False Children list (IDs): 0 9 Parent list (IDs): 6 Decision variable: None
ID: 5 Node type: OR_NODE Variables in the circuit: 1 2 4 Literals in the circuit: 1 2 4 Decomposable: True Decomposable_in_circuit: True Deterministic: True Deterministic_in_circuit: True Smoothness: False Smoothness_in_circuit: False Children list (IDs): 1 2 3 7 Parent list (IDs): 6 Decision variable: None
ID: 6 Node type: AND_NODE Variables in the circuit: 1 2 3 4 Literals in the circuit: -3 1 2 4 Decomposable: False Decomposable_in_circuit: False Deterministic: True Deterministic_in_circuit: True Smoothness: True Smoothness_in_circuit: False Children list (IDs): 4 5 Parent list (IDs): 
ID: 7 Node type: LITERAL Variables in the circuit: 4 Literals in the circuit: 4 Parent list (IDs): 5 9 Literal: 4
ID: 8 Node type: CONSTANT Variables in the circuit:  Literals in the circuit:  Parent list (IDs): 9 Constant: True
ID: 9 Node type: AND_NODE Variables in the circuit: 4 Literals in the circuit: 4 Decomposable: True Decomposable_in_circuit: True Deterministic: True Deterministic_in_circuit: True Smoothness: True Smoothness_in_circuit: True Children list (IDs): 7 8 Parent list (IDs): 4

Satisfiability

Node: 0, cache: False, sat: True
Node: 1, cache: False, sat: True
Node: 2, cache: False, sat: True
Node: 3, cache: False, sat: True
Node: 4, cache: False, sat: False
Node: 5, cache: False, sat: True
Node: 6, cache: False, sat: True
Node: 7, cache: False, sat: True
Node: 8, cache: False, sat: True
Assumption: 3, cache: False, sat: False
Assumption: -3 -1, cache: False, sat: True
Assumption: -2 -1, cache: False, sat: False
Assumption: -3, cache: False, sat: True
Exist quantification: 3, cache: False, sat: True
Exist quantification: 1 3, cache: False, sat: True
Exist quantification: 1 2, cache: False, sat: True
Exist quantification: 1 2 3, cache: False, sat: True
Assumption: 3, exist quantification: 1 2, cache: False, sat: False
Assumption: 3, exist quantification: 1, cache: False, sat: False
Assumption: -1, exist quantification: 3, cache: False, sat: True
Node: 0, cache: True, sat: True
Node: 1, cache: True, sat: True
Node: 2, cache: True, sat: True
Node: 3, cache: True, sat: True
Node: 4, cache: True, sat: False
Node: 5, cache: True, sat: True
Node: 6, cache: True, sat: True
Node: 7, cache: True, sat: True
Node: 8, cache: True, sat: True
Assumption: 3, cache: True, sat: False
Assumption: -3 -1, cache: True, sat: True
Assumption: -2 -1, cache: True, sat: False
Assumption: -3, cache: True, sat: True
Exist quantification: 3, cache: True, sat: True
Exist quantification: 1 3, cache: True, sat: True
Exist quantification: 1 2, cache: True, sat: True
Exist quantification: 1 2 3, cache: True, sat: True
Assumption: 3, exist quantification: 1 2, cache: True, sat: False
Assumption: 3, exist quantification: 1, cache: True, sat: False
Assumption: -1, exist quantification: 3, cache: True, sat: True

Satisfiability (negative)

The circuit is not decomposable! Satisfiability is not supported if the circuit is not decomposable.

Satisfiability (mapping)

_create_circuit_6
Node: 0, cache: False, sat: True
Node: 1, cache: False, sat: True
Node: 2, cache: False, sat: True
Node: 3, cache: False, sat: True
Node: 4, cache: False, sat: True
Node: 5, cache: False, sat: True
Node: 6, cache: False, sat: True
Node: 7, cache: False, sat: True
Node: 8, cache: False, sat: True
Assumption: -3 -1, cache: False, sat: False
Assumption: -6 -4, cache: False, sat: False
Assumption: -1 2, cache: False, sat: False
Assumption: -4 5, cache: False, sat: False
Assumption: -4 2, cache: False, sat: True
Assumption: -4 1 6, cache: False, sat: True
Assumption: -7 -5 -3 -1, cache: False, sat: False
Assumption: 1 2 5 6, cache: False, sat: True
Assumption: 3 4 7 8, cache: False, sat: True
Assumption: -7 -6 -4 -1, cache: False, sat: False
Assumption: -8 -6, cache: False, sat: True
Assumption: -4 -1, cache: False, sat: True
Node: 0, cache: True, sat: True
Node: 1, cache: True, sat: True
Node: 2, cache: True, sat: True
Node: 3, cache: True, sat: True
Node: 4, cache: True, sat: True
Node: 5, cache: True, sat: True
Node: 6, cache: True, sat: True
Node: 7, cache: True, sat: True
Node: 8, cache: True, sat: True
Assumption: -3 -1, cache: True, sat: False
Assumption: -6 -4, cache: True, sat: False
Assumption: -1 2, cache: True, sat: False
Assumption: -4 5, cache: True, sat: False
Assumption: -4 2, cache: True, sat: True
Assumption: -4 1 6, cache: True, sat: True
Assumption: -7 -5 -3 -1, cache: True, sat: False
Assumption: 1 2 5 6, cache: True, sat: True
Assumption: 3 4 7 8, cache: True, sat: True
Assumption: -7 -6 -4 -1, cache: True, sat: False
Assumption: -8 -6, cache: True, sat: True
Assumption: -4 -1, cache: True, sat: True
_create_circuit_7
Node: 0, cache: False, sat: True
Node: 1, cache: False, sat: True
Node: 2, cache: False, sat: True
Node: 3, cache: False, sat: True
Node: 4, cache: False, sat: True
Node: 5, cache: False, sat: True
Node: 6, cache: False, sat: True
Node: 7, cache: False, sat: True
Node: 8, cache: False, sat: True
Node: 9, cache: False, sat: True
Node: 10, cache: False, sat: True
Node: 11, cache: False, sat: True
Node: 12, cache: False, sat: True
Node: 13, cache: False, sat: True
Node: 14, cache: False, sat: True
Assumption: -3 -1, cache: False, sat: False
Assumption: -6 -4, cache: False, sat: False
Assumption: -1 2, cache: False, sat: False
Assumption: -4 5, cache: False, sat: False
Assumption: -4 2, cache: False, sat: True
Assumption: -4 1 6, cache: False, sat: True
Assumption: -7 -5 -3 -1, cache: False, sat: False
Assumption: 1 2 5 6, cache: False, sat: True
Assumption: 3 4 7 8, cache: False, sat: True
Assumption: -7 -6 -4 -1, cache: False, sat: False
Assumption: -8 -6, cache: False, sat: True
Assumption: -4 -1, cache: False, sat: True
Node: 0, cache: True, sat: True
Node: 1, cache: True, sat: True
Node: 2, cache: True, sat: True
Node: 3, cache: True, sat: True
Node: 4, cache: True, sat: True
Node: 5, cache: True, sat: True
Node: 6, cache: True, sat: True
Node: 7, cache: True, sat: True
Node: 8, cache: True, sat: True
Node: 9, cache: True, sat: True
Node: 10, cache: True, sat: True
Node: 11, cache: True, sat: True
Node: 12, cache: True, sat: True
Node: 13, cache: True, sat: True
Node: 14, cache: True, sat: True
Assumption: -3 -1, cache: True, sat: False
Assumption: -6 -4, cache: True, sat: False
Assumption: -1 2, cache: True, sat: False
Assumption: -4 5, cache: True, sat: False
Assumption: -4 2, cache: True, sat: True
Assumption: -4 1 6, cache: True, sat: True
Assumption: -7 -5 -3 -1, cache: True, sat: False
Assumption: 1 2 5 6, cache: True, sat: True
Assumption: 3 4 7 8, cache: True, sat: True
Assumption: -7 -6 -4 -1, cache: True, sat: False
Assumption: -8 -6, cache: True, sat: True
Assumption: -4 -1, cache: True, sat: True
_create_circuit_8
Node: 0, cache: False, sat: True
Node: 1, cache: False, sat: True
Node: 2, cache: False, sat: True
Node: 3, cache: False, sat: True
Node: 4, cache: False, sat: True
Node: 5, cache: False, sat: True
Node: 6, cache: False, sat: True
Assumption: -3 -1, cache: False, sat: False
Assumption: -6 -4, cache: False, sat: True
Assumption: -1 2, cache: False, sat: True
Assumption: -4 5, cache: False, sat: True
Assumption: -4 2, cache: False, sat: True
Assumption: -4 1 6, cache: False, sat: True
Assumption: -7 -5 -3 -1, cache: False, sat: False
Assumption: 1 2 5 6, cache: False, sat: True
Assumption: 3 4 7 8, cache: False, sat: True
Assumption: -7 -6 -4 -1, cache: False, sat: False
Assumption: -8 -6, cache: False, sat: False
Assumption: -4 -1, cache: False, sat: False
Node: 0, cache: True, sat: True
Node: 1, cache: True, sat: True
Node: 2, cache: True, sat: True
Node: 3, cache: True, sat: True
Node: 4, cache: True, sat: True
Node: 5, cache: True, sat: True
Node: 6, cache: True, sat: True
Assumption: -3 -1, cache: True, sat: False
Assumption: -6 -4, cache: True, sat: True
Assumption: -1 2, cache: True, sat: True
Assumption: -4 5, cache: True, sat: True
Assumption: -4 2, cache: True, sat: True
Assumption: -4 1 6, cache: True, sat: True
Assumption: -7 -5 -3 -1, cache: True, sat: False
Assumption: 1 2 5 6, cache: True, sat: True
Assumption: 3 4 7 8, cache: True, sat: True
Assumption: -7 -6 -4 -1, cache: True, sat: False
Assumption: -8 -6, cache: True, sat: False
Assumption: -4 -1, cache: True, sat: False
_create_circuit_9
Node: 0, cache: False, sat: True
Node: 1, cache: False, sat: True
Node: 2, cache: False, sat: True
Node: 3, cache: False, sat: True
Node: 4, cache: False, sat: True
Node: 5, cache: False, sat: True
Node: 6, cache: False, sat: True
Node: 7, cache: False, sat: True
Node: 8, cache: False, sat: True
Node: 9, cache: False, sat: True
Node: 10, cache: False, sat: True
Node: 11, cache: False, sat: True
Node: 12, cache: False, sat: True
Node: 13, cache: False, sat: True
Node: 14, cache: False, sat: True
Assumption: -3 -1, cache: False, sat: False
Assumption: -6 -4, cache: False, sat: True
Assumption: -1 2, cache: False, sat: True
Assumption: -4 5, cache: False, sat: True
Assumption: -4 2, cache: False, sat: True
Assumption: -4 1 6, cache: False, sat: True
Assumption: -7 -5 -3 -1, cache: False, sat: False
Assumption: 1 2 5 6, cache: False, sat: True
Assumption: 3 4 7 8, cache: False, sat: True
Assumption: -7 -6 -4 -1, cache: False, sat: False
Assumption: -8 -6, cache: False, sat: False
Assumption: -4 -1, cache: False, sat: False
Node: 0, cache: True, sat: True
Node: 1, cache: True, sat: True
Node: 2, cache: True, sat: True
Node: 3, cache: True, sat: True
Node: 4, cache: True, sat: True
Node: 5, cache: True, sat: True
Node: 6, cache: True, sat: True
Node: 7, cache: True, sat: True
Node: 8, cache: True, sat: True
Node: 9, cache: True, sat: True
Node: 10, cache: True, sat: True
Node: 11, cache: True, sat: True
Node: 12, cache: True, sat: True
Node: 13, cache: True, sat: True
Node: 14, cache: True, sat: True
Assumption: -3 -1, cache: True, sat: False
Assumption: -6 -4, cache: True, sat: True
Assumption: -1 2, cache: True, sat: True
Assumption: -4 5, cache: True, sat: True
Assumption: -4 2, cache: True, sat: True
Assumption: -4 1 6, cache: True, sat: True
Assumption: -7 -5 -3 -1, cache: True, sat: False
Assumption: 1 2 5 6, cache: True, sat: True
Assumption: 3 4 7 8, cache: True, sat: True
Assumption: -7 -6 -4 -1, cache: True, sat: False
Assumption: -8 -6, cache: True, sat: False
Assumption: -4 -1, cache: True, sat: False

Model counting

Node: 0, cache: False, count of models: 1
Node: 1, cache: False, count of models: 1
Node: 2, cache: False, count of models: 1
Node: 3, cache: False, count of models: 1
Node: 4, cache: False, count of models: 1
Node: 5, cache: False, count of models: 1
Node: 6, cache: False, count of models: 1
Node: 7, cache: False, count of models: 1
Node: 8, cache: False, count of models: 1
Node: 9, cache: False, count of models: 1
Node: 10, cache: False, count of models: 1
Node: 11, cache: False, count of models: 1
Node: 12, cache: False, count of models: 1
Node: 13, cache: False, count of models: 1
Node: 14, cache: False, count of models: 1
Node: 15, cache: False, count of models: 1
Node: 16, cache: False, count of models: 2
Node: 17, cache: False, count of models: 2
Node: 18, cache: False, count of models: 2
Node: 19, cache: False, count of models: 2
Node: 20, cache: False, count of models: 4
Node: 21, cache: False, count of models: 4
Node: 22, cache: False, count of models: 0
Node: 23, cache: False, count of models: 1
Node: 24, cache: False, count of models: 8
Assumption: -1, cache: False, count of models: 4
Assumption: 1, cache: False, count of models: 4
Assumption: -2 -1, cache: False, count of models: 2
Assumption: 1 2, cache: False, count of models: 2
Node: 0, cache: True, count of models: 1
Node: 1, cache: True, count of models: 1
Node: 2, cache: True, count of models: 1
Node: 3, cache: True, count of models: 1
Node: 4, cache: True, count of models: 1
Node: 5, cache: True, count of models: 1
Node: 6, cache: True, count of models: 1
Node: 7, cache: True, count of models: 1
Node: 8, cache: True, count of models: 1
Node: 9, cache: True, count of models: 1
Node: 10, cache: True, count of models: 1
Node: 11, cache: True, count of models: 1
Node: 12, cache: True, count of models: 1
Node: 13, cache: True, count of models: 1
Node: 14, cache: True, count of models: 1
Node: 15, cache: True, count of models: 1
Node: 16, cache: True, count of models: 2
Node: 17, cache: True, count of models: 2
Node: 18, cache: True, count of models: 2
Node: 19, cache: True, count of models: 2
Node: 20, cache: True, count of models: 4
Node: 21, cache: True, count of models: 4
Node: 22, cache: True, count of models: 0
Node: 23, cache: True, count of models: 1
Node: 24, cache: True, count of models: 8
Assumption: -1, cache: True, count of models: 4
Assumption: 1, cache: True, count of models: 4
Assumption: -2 -1, cache: True, count of models: 2
Assumption: 1 2, cache: True, count of models: 2

Model counting (negative)

_create_circuit_1
The circuit is not smooth! Model counting is not supported if the circuit is not smooth.
_create_circuit_2
The circuit is not decomposable! Model counting is not supported if the circuit is not decomposable.

Minimum default-cardinality

Node: 0, cache: False, minimum cardinality: 1
Node: 1, cache: False, minimum cardinality: 1
Node: 2, cache: False, minimum cardinality: 0
Node: 3, cache: False, minimum cardinality: 0
Node: 4, cache: False, minimum cardinality: 1
Node: 5, cache: False, minimum cardinality: 1
Node: 6, cache: False, minimum cardinality: 0
Node: 7, cache: False, minimum cardinality: 1
Node: 8, cache: False, minimum cardinality: 1
Node: 9, cache: False, minimum cardinality: 1
Node: 10, cache: False, minimum cardinality: 0
Node: 11, cache: False, minimum cardinality: 0
Node: 12, cache: False, minimum cardinality: 2
Node: 13, cache: False, minimum cardinality: 1
Node: 14, cache: False, minimum cardinality: inf
Node: 15, cache: False, minimum cardinality: 0
Node: 16, cache: False, minimum cardinality: 1
Default: 4, cache: False, minimum cardinality: 0
Default: 4 5, cache: False, minimum cardinality: 0
Observation: -1 3, default: 4 5, cache: False, minimum cardinality: 1
Observation: -3 1, default: 4 5, cache: False, minimum cardinality: 1
Observation: 1 3, default: 4 5, cache: False, minimum cardinality: 0
Node: 0, cache: True, minimum cardinality: 1
Node: 1, cache: True, minimum cardinality: 1
Node: 2, cache: True, minimum cardinality: 0
Node: 3, cache: True, minimum cardinality: 0
Node: 4, cache: True, minimum cardinality: 1
Node: 5, cache: True, minimum cardinality: 1
Node: 6, cache: True, minimum cardinality: 0
Node: 7, cache: True, minimum cardinality: 1
Node: 8, cache: True, minimum cardinality: 1
Node: 9, cache: True, minimum cardinality: 1
Node: 10, cache: True, minimum cardinality: 0
Node: 11, cache: True, minimum cardinality: 0
Node: 12, cache: True, minimum cardinality: 2
Node: 13, cache: True, minimum cardinality: 1
Node: 14, cache: True, minimum cardinality: inf
Node: 15, cache: True, minimum cardinality: 0
Node: 16, cache: True, minimum cardinality: 1
Default: 4, cache: True, minimum cardinality: 0
Default: 4 5, cache: True, minimum cardinality: 0
Observation: -1 3, default: 4 5, cache: True, minimum cardinality: 1
Observation: -3 1, default: 4 5, cache: True, minimum cardinality: 1
Observation: 1 3, default: 4 5, cache: True, minimum cardinality: 0

Minimum default-cardinality (negative)

The circuit is not decomposable! Minimum default-cardinality is not supported if the circuit is not decomposable.

Caches

is_satisfiable
Sat: True
Add a constant leaf (False)
Sat: False
Remove a constant leaf (False)
Sat: True
Sat: False
Add a literal leaf (-2)
Sat: True
Remove a literal leaf (-2)
Sat: False
Sat: True
Add a literal leaf (4)
Sat: True
minimum_default_cardinality
Minimum cardinality: 1
Add an edge (10 -> 0)
Minimum cardinality: 0
Remove an edge (10 -> 0)
Minimum cardinality: 1
Minimum cardinality: 0
Add a literal leaf (-6)
Minimum cardinality: 1
Remove a literal leaf (-6)
Minimum cardinality: 0
Minimum cardinality: 1

Leaf nodes and inner nodes

_create_circuit_1
Node: 0
Leaf nodes: [0]
Inner nodes: []

Node: 1
Leaf nodes: [1]
Inner nodes: []

Node: 2
Leaf nodes: [0, 1]
Inner nodes: [2]

Node: 3
Leaf nodes: [3]
Inner nodes: []

Node: 4
Leaf nodes: [4]
Inner nodes: []

Node: 5
Leaf nodes: [5]
Inner nodes: []

Node: 6
Leaf nodes: [0, 1]
Inner nodes: [2, 6]

Node: 7
Leaf nodes: [3, 4, 5]
Inner nodes: [7]

Node: 8
Leaf nodes: [0, 1, 3, 4, 5]
Inner nodes: [2, 6, 7, 8]

_create_circuit_2
Node: 0
Leaf nodes: [0]
Inner nodes: []

Node: 1
Leaf nodes: [1]
Inner nodes: []

Node: 2
Leaf nodes: [2]
Inner nodes: []

Node: 3
Leaf nodes: [3]
Inner nodes: []

Node: 4
Leaf nodes: [0, 1]
Inner nodes: [4]

Node: 5
Leaf nodes: [1, 2, 3]
Inner nodes: [5]

Node: 6
Leaf nodes: [0, 1, 2, 3]
Inner nodes: [4, 5, 6]

_create_circuit_3
Node: 0
Leaf nodes: [0]
Inner nodes: []

Node: 1
Leaf nodes: [1]
Inner nodes: []

Node: 2
Leaf nodes: [2]
Inner nodes: []

Node: 3
Leaf nodes: [3]
Inner nodes: []

Node: 4
Leaf nodes: [4]
Inner nodes: []

Node: 5
Leaf nodes: [5]
Inner nodes: []

Node: 6
Leaf nodes: [6]
Inner nodes: []

Node: 7
Leaf nodes: [7]
Inner nodes: []

Node: 8
Leaf nodes: [0, 1]
Inner nodes: [8]

Node: 9
Leaf nodes: [0, 2]
Inner nodes: [9]

Node: 10
Leaf nodes: [1, 3]
Inner nodes: [10]

Node: 11
Leaf nodes: [2, 3]
Inner nodes: [11]

Node: 12
Leaf nodes: [4, 5]
Inner nodes: [12]

Node: 13
Leaf nodes: [4, 6]
Inner nodes: [13]

Node: 14
Leaf nodes: [5, 7]
Inner nodes: [14]

Node: 15
Leaf nodes: [6, 7]
Inner nodes: [15]

Node: 16
Leaf nodes: [0, 1, 2, 3]
Inner nodes: [8, 11, 16]

Node: 17
Leaf nodes: [4, 5, 6, 7]
Inner nodes: [13, 14, 17]

Node: 18
Leaf nodes: [0, 1, 2, 3]
Inner nodes: [9, 10, 18]

Node: 19
Leaf nodes: [4, 5, 6, 7]
Inner nodes: [12, 15, 19]

Node: 20
Leaf nodes: [0, 1, 2, 3, 4, 5, 6, 7]
Inner nodes: [8, 11, 13, 14, 16, 17, 20]

Node: 21
Leaf nodes: [0, 1, 2, 3, 4, 5, 6, 7]
Inner nodes: [9, 10, 12, 15, 18, 19, 21]

Node: 22
Leaf nodes: [22]
Inner nodes: []

Node: 23
Leaf nodes: [23]
Inner nodes: []

Node: 24
Leaf nodes: [0, 1, 2, 3, 4, 5, 6, 7]
Inner nodes: [8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 24]

_create_circuit_4
Node: 0
Leaf nodes: [0]
Inner nodes: []

Node: 1
Leaf nodes: [1]
Inner nodes: []

Node: 2
Leaf nodes: [2]
Inner nodes: []

Node: 3
Leaf nodes: [3]
Inner nodes: []

Node: 4
Leaf nodes: [4]
Inner nodes: []

Node: 5
Leaf nodes: [5]
Inner nodes: []

Node: 6
Leaf nodes: [0, 1]
Inner nodes: [6]

Node: 7
Leaf nodes: [2, 3]
Inner nodes: [7]

Node: 8
Leaf nodes: [4, 5]
Inner nodes: [8]

Node: 9
Leaf nodes: [9]
Inner nodes: []

Node: 10
Leaf nodes: [10]
Inner nodes: []

Node: 11
Leaf nodes: [11]
Inner nodes: []

Node: 12
Leaf nodes: [0, 2, 3, 4, 5, 9]
Inner nodes: [7, 8, 12]

Node: 13
Leaf nodes: [0, 1, 2, 4, 5, 10]
Inner nodes: [6, 8, 13]

Node: 14
Leaf nodes: [0, 1, 2, 3, 5, 11]
Inner nodes: [6, 7, 14]

Node: 15
Leaf nodes: [15]
Inner nodes: []

Node: 16
Leaf nodes: [0, 1, 2, 3, 4, 5, 9, 10, 11]
Inner nodes: [6, 7, 8, 12, 13, 14, 16]

Node: 17
Leaf nodes: [17]
Inner nodes: []

Node: 18
Leaf nodes: [0, 1, 2, 3, 4, 5, 9, 10, 11, 15]
Inner nodes: [6, 7, 8, 12, 13, 14, 16, 18]

Node: 19
Leaf nodes: [19]
Inner nodes: []

Node: 20
Leaf nodes: [20]
Inner nodes: []

Node: 21
Leaf nodes: [0, 1, 2, 3, 4, 5, 9, 10, 11, 15, 17]
Inner nodes: [6, 7, 8, 12, 13, 14, 16, 18, 21]

_create_circuit_5
Node: 0
Leaf nodes: [0]
Inner nodes: []

Node: 1
Leaf nodes: [1]
Inner nodes: []

Node: 2
Leaf nodes: [2]
Inner nodes: []

Node: 3
Leaf nodes: [3]
Inner nodes: []

Node: 4
Leaf nodes: [4]
Inner nodes: []

Node: 5
Leaf nodes: [5]
Inner nodes: []

Node: 6
Leaf nodes: [6]
Inner nodes: []

Node: 7
Leaf nodes: [7]
Inner nodes: []

Node: 8
Leaf nodes: [0, 4]
Inner nodes: [8]

Node: 9
Leaf nodes: [1, 5]
Inner nodes: [9]

Node: 10
Leaf nodes: [2, 4]
Inner nodes: [10]

Node: 11
Leaf nodes: [3, 5]
Inner nodes: [11]

Node: 12
Leaf nodes: [0, 1, 4, 5, 6]
Inner nodes: [8, 9, 12]

Node: 13
Leaf nodes: [2, 3, 4, 5, 7]
Inner nodes: [10, 11, 13]

Node: 14
Leaf nodes: [14]
Inner nodes: []

Node: 15
Leaf nodes: [15]
Inner nodes: []

Node: 16
Leaf nodes: [0, 1, 2, 3, 4, 5, 6, 7]
Inner nodes: [8, 9, 10, 11, 12, 13, 16]

_create_circuit_6
Node: 0
Leaf nodes: [0]
Inner nodes: []

Node: 1
Leaf nodes: [1]
Inner nodes: []

Node: 2
Leaf nodes: [2]
Inner nodes: []

Node: 3
Leaf nodes: [3]
Inner nodes: []

Node: 4
Leaf nodes: [0, 1]
Inner nodes: [4]

Node: 5
Leaf nodes: [2, 3]
Inner nodes: [5]

Node: 6
Leaf nodes: [0, 1, 2, 3]
Inner nodes: [4, 5, 6]

Node: 7
Leaf nodes: [0, 1, 2, 3]
Inner nodes: [4, 5, 6, 7]

Node: 8
Leaf nodes: [0, 1, 2, 3]
Inner nodes: [4, 5, 6, 7, 8]

_create_circuit_7
Node: 0
Leaf nodes: [0]
Inner nodes: []

Node: 1
Leaf nodes: [1]
Inner nodes: []

Node: 2
Leaf nodes: [2]
Inner nodes: []

Node: 3
Leaf nodes: [3]
Inner nodes: []

Node: 4
Leaf nodes: [0, 1]
Inner nodes: [4]

Node: 5
Leaf nodes: [2, 3]
Inner nodes: [5]

Node: 6
Leaf nodes: [0, 1, 2, 3]
Inner nodes: [4, 5, 6]

Node: 7
Leaf nodes: [7]
Inner nodes: []

Node: 8
Leaf nodes: [8]
Inner nodes: []

Node: 9
Leaf nodes: [9]
Inner nodes: []

Node: 10
Leaf nodes: [10]
Inner nodes: []

Node: 11
Leaf nodes: [7, 8]
Inner nodes: [11]

Node: 12
Leaf nodes: [9, 10]
Inner nodes: [12]

Node: 13
Leaf nodes: [7, 8, 9, 10]
Inner nodes: [11, 12, 13]

Node: 14
Leaf nodes: [0, 1, 2, 3, 7, 8, 9, 10]
Inner nodes: [4, 5, 6, 11, 12, 13, 14]

_create_circuit_8
Node: 0
Leaf nodes: [0]
Inner nodes: []

Node: 1
Leaf nodes: [1]
Inner nodes: []

Node: 2
Leaf nodes: [0, 1]
Inner nodes: [2]

Node: 3
Leaf nodes: [0, 1]
Inner nodes: [2, 3]

Node: 4
Leaf nodes: [0, 1]
Inner nodes: [2, 3, 4]

Node: 5
Leaf nodes: [0, 1]
Inner nodes: [2, 3, 4, 5]

Node: 6
Leaf nodes: [0, 1]
Inner nodes: [2, 3, 4, 5, 6]

_create_circuit_9
Node: 0
Leaf nodes: [0]
Inner nodes: []

Node: 1
Leaf nodes: [1]
Inner nodes: []

Node: 2
Leaf nodes: [0, 1]
Inner nodes: [2]

Node: 3
Leaf nodes: [3]
Inner nodes: []

Node: 4
Leaf nodes: [4]
Inner nodes: []

Node: 5
Leaf nodes: [3, 4]
Inner nodes: [5]

Node: 6
Leaf nodes: [0, 1, 3, 4]
Inner nodes: [2, 5, 6]

Node: 7
Leaf nodes: [7]
Inner nodes: []

Node: 8
Leaf nodes: [8]
Inner nodes: []

Node: 9
Leaf nodes: [7, 8]
Inner nodes: [9]

Node: 10
Leaf nodes: [10]
Inner nodes: []

Node: 11
Leaf nodes: [11]
Inner nodes: []

Node: 12
Leaf nodes: [10, 11]
Inner nodes: [12]

Node: 13
Leaf nodes: [7, 8, 10, 11]
Inner nodes: [9, 12, 13]

Node: 14
Leaf nodes: [0, 1, 3, 4, 7, 8, 10, 11]
Inner nodes: [2, 5, 6, 9, 12, 13, 14]

