{
  "design": {
    "design_info": {
      "boundary_crc": "0xE37E6EDDA372288C",
      "device": "xc7z020clg484-1",
      "gen_directory": "../../../../Eclypse_Test_PLL_1.gen/sources_1/bd/ClockDivider_Block",
      "name": "ClockDivider_Block",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2024.2.1",
      "validated": "true"
    },
    "design_tree": {
      "ClockDivider_0": "",
      "clk_wiz_0": "",
      "ClockDivider_1": ""
    },
    "ports": {
      "CLK_IN": {
        "direction": "I"
      },
      "pmod_a_7": {
        "direction": "O"
      },
      "pmod_a_6": {
        "direction": "O",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "/clk_wiz_0_clk_out1",
            "value_src": "ip_prop"
          },
          "FREQ_HZ": {
            "value": "122880000",
            "value_src": "ip_prop"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "ip_prop"
          }
        }
      },
      "syzygy_a_p2c_clk_p": {
        "direction": "I"
      },
      "pmod_a_2": {
        "direction": "O",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "/clk_wiz_0_clk_out1",
            "value_src": "ip_prop"
          },
          "FREQ_HZ": {
            "value": "9990243",
            "value_src": "ip_prop"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "ip_prop"
          }
        }
      },
      "pmod_a_3": {
        "direction": "O",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "/clk_wiz_0_clk_out1",
            "value_src": "ip_prop"
          },
          "FREQ_HZ": {
            "value": "122880000",
            "value_src": "ip_prop"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "ip_prop"
          }
        }
      }
    },
    "components": {
      "ClockDivider_0": {
        "vlnv": "xilinx.com:module_ref:ClockDivider:1.0",
        "ip_revision": "1",
        "xci_name": "ClockDivider_Block_ClockDivider_0_0",
        "xci_path": "ip\\ClockDivider_Block_ClockDivider_0_0\\ClockDivider_Block_ClockDivider_0_0.xci",
        "inst_hier_path": "ClockDivider_0",
        "parameters": {
          "DIVISOR": {
            "value": "0x000000C"
          }
        },
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "ClockDivider",
          "boundary_crc": "0x0"
        },
        "ports": {
          "CLK_IN": {
            "direction": "I"
          },
          "CLK_OUT": {
            "direction": "O"
          }
        }
      },
      "clk_wiz_0": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "ip_revision": "15",
        "xci_name": "ClockDivider_Block_clk_wiz_0_0",
        "xci_path": "ip\\ClockDivider_Block_clk_wiz_0_0\\ClockDivider_Block_clk_wiz_0_0.xci",
        "inst_hier_path": "clk_wiz_0",
        "parameters": {
          "CLKIN1_JITTER_PS": {
            "value": "600"
          },
          "CLKIN1_UI_JITTER": {
            "value": "600"
          },
          "CLKIN2_JITTER_PS": {
            "value": "100.000"
          },
          "CLKIN2_UI_JITTER": {
            "value": "100.000"
          },
          "CLKOUT1_DRIVES": {
            "value": "BUFG"
          },
          "CLKOUT1_JITTER": {
            "value": "155.300"
          },
          "CLKOUT1_PHASE_ERROR": {
            "value": "84.619"
          },
          "CLKOUT1_REQUESTED_OUT_FREQ": {
            "value": "122.88"
          },
          "CLKOUT2_DRIVES": {
            "value": "BUFG"
          },
          "CLKOUT2_JITTER": {
            "value": "412.239"
          },
          "CLKOUT2_PHASE_ERROR": {
            "value": "84.619"
          },
          "CLKOUT2_REQUESTED_OUT_FREQ": {
            "value": "10"
          },
          "CLKOUT2_USED": {
            "value": "true"
          },
          "CLKOUT3_DRIVES": {
            "value": "BUFG"
          },
          "CLKOUT3_JITTER": {
            "value": "118.048"
          },
          "CLKOUT3_PHASE_ERROR": {
            "value": "91.229"
          },
          "CLKOUT3_USED": {
            "value": "false"
          },
          "CLKOUT4_DRIVES": {
            "value": "BUFG"
          },
          "CLKOUT5_DRIVES": {
            "value": "BUFG"
          },
          "CLKOUT6_DRIVES": {
            "value": "BUFG"
          },
          "CLKOUT7_DRIVES": {
            "value": "BUFG"
          },
          "JITTER_OPTIONS": {
            "value": "PS"
          },
          "JITTER_SEL": {
            "value": "Min_O_Jitter"
          },
          "MMCM_BANDWIDTH": {
            "value": "HIGH"
          },
          "MMCM_CLKFBOUT_MULT_F": {
            "value": "10"
          },
          "MMCM_CLKIN1_PERIOD": {
            "value": "8.138"
          },
          "MMCM_CLKIN2_PERIOD": {
            "value": "10.000"
          },
          "MMCM_CLKOUT0_DIVIDE_F": {
            "value": "10"
          },
          "MMCM_CLKOUT1_DIVIDE": {
            "value": "123"
          },
          "MMCM_CLKOUT2_DIVIDE": {
            "value": "1"
          },
          "MMCM_COMPENSATION": {
            "value": "ZHOLD"
          },
          "MMCM_DIVCLK_DIVIDE": {
            "value": "1"
          },
          "MMCM_REF_JITTER1": {
            "value": "0.074"
          },
          "MMCM_REF_JITTER2": {
            "value": "0.010"
          },
          "NUM_OUT_CLKS": {
            "value": "2"
          },
          "PRIMITIVE": {
            "value": "PLL"
          },
          "PRIM_IN_FREQ": {
            "value": "122.88"
          },
          "USE_RESET": {
            "value": "false"
          }
        }
      },
      "ClockDivider_1": {
        "vlnv": "xilinx.com:module_ref:ClockDivider:1.0",
        "ip_revision": "1",
        "xci_name": "ClockDivider_Block_ClockDivider_0_1",
        "xci_path": "ip\\ClockDivider_Block_ClockDivider_0_1\\ClockDivider_Block_ClockDivider_0_1.xci",
        "inst_hier_path": "ClockDivider_1",
        "parameters": {
          "DIVISOR": {
            "value": "0x000000C"
          }
        },
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "ClockDivider",
          "boundary_crc": "0x0"
        },
        "ports": {
          "CLK_IN": {
            "direction": "I"
          },
          "CLK_OUT": {
            "direction": "O",
            "parameters": {
              "FREQ_HZ": {
                "value": "122880000",
                "value_src": "ip_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              },
              "CLK_DOMAIN": {
                "value": "/clk_wiz_0_clk_out1",
                "value_src": "ip_prop"
              }
            }
          }
        }
      }
    },
    "nets": {
      "CLK_IN_1": {
        "ports": [
          "CLK_IN",
          "ClockDivider_0/CLK_IN"
        ]
      },
      "ClockDivider_0_CLK_OUT": {
        "ports": [
          "ClockDivider_0/CLK_OUT",
          "pmod_a_7"
        ]
      },
      "ClockDivider_1_CLK_OUT": {
        "ports": [
          "ClockDivider_1/CLK_OUT",
          "pmod_a_6"
        ]
      },
      "clk_wiz_0_clk_out1": {
        "ports": [
          "clk_wiz_0/clk_out1",
          "pmod_a_3"
        ]
      },
      "clk_wiz_0_clk_out2": {
        "ports": [
          "clk_wiz_0/clk_out2",
          "pmod_a_2"
        ]
      },
      "syzygy_a_p2c_clk_p_1": {
        "ports": [
          "syzygy_a_p2c_clk_p",
          "clk_wiz_0/clk_in1",
          "ClockDivider_1/CLK_IN"
        ]
      }
    }
  }
}