Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Tue Sep 10 15:20:51 2024
| Host         : ECE419-6V259R3 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file lab01_top_timing_summary_routed.rpt -pb lab01_top_timing_summary_routed.pb -rpx lab01_top_timing_summary_routed.rpx -warn_on_violation
| Design       : lab01_top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (3)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.544        0.000                      0                  233        0.208        0.000                      0                  233        4.500        0.000                       0                   134  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.544        0.000                      0                  233        0.208        0.000                      0                  233        4.500        0.000                       0                   134  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.544ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.208ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.544ns  (required time - arrival time)
  Source:                 U_TSCTL/Inst_TWICtl/FSM_gray_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TSCTL/Inst_TWICtl/FSM_gray_state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.216ns  (logic 1.328ns (25.462%)  route 3.888ns (74.538%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.707     5.309    U_TSCTL/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X1Y139         FDRE                                         r  U_TSCTL/Inst_TWICtl/FSM_gray_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y139         FDRE (Prop_fdre_C_Q)         0.456     5.765 r  U_TSCTL/Inst_TWICtl/FSM_gray_state_reg[0]/Q
                         net (fo=30, routed)          1.212     6.978    U_TSCTL/Inst_TWICtl/state_2[0]
    SLICE_X2Y140         LUT4 (Prop_lut4_I1_O)        0.152     7.130 r  U_TSCTL/Inst_TWICtl/subState[1]_i_2/O
                         net (fo=3, routed)           0.694     7.824    U_TSCTL/Inst_TWICtl/subState
    SLICE_X2Y134         LUT5 (Prop_lut5_I0_O)        0.348     8.172 f  U_TSCTL/Inst_TWICtl/FSM_gray_state[3]_i_26/O
                         net (fo=1, routed)           0.452     8.624    U_TSCTL/Inst_TWICtl/FSM_gray_state[3]_i_26_n_0
    SLICE_X2Y134         LUT6 (Prop_lut6_I5_O)        0.124     8.748 f  U_TSCTL/Inst_TWICtl/FSM_gray_state[3]_i_18/O
                         net (fo=1, routed)           0.447     9.195    U_TSCTL/Inst_TWICtl/FSM_gray_state[3]_i_18_n_0
    SLICE_X2Y135         LUT6 (Prop_lut6_I5_O)        0.124     9.319 r  U_TSCTL/Inst_TWICtl/FSM_gray_state[3]_i_8/O
                         net (fo=1, routed)           0.746    10.065    U_TSCTL/Inst_TWICtl/FSM_gray_state[3]_i_8_n_0
    SLICE_X3Y139         LUT6 (Prop_lut6_I5_O)        0.124    10.189 r  U_TSCTL/Inst_TWICtl/FSM_gray_state[3]_i_1/O
                         net (fo=4, routed)           0.336    10.525    U_TSCTL/Inst_TWICtl/FSM_gray_state[3]_i_1_n_0
    SLICE_X1Y139         FDRE                                         r  U_TSCTL/Inst_TWICtl/FSM_gray_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.587    15.009    U_TSCTL/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X1Y139         FDRE                                         r  U_TSCTL/Inst_TWICtl/FSM_gray_state_reg[0]/C
                         clock pessimism              0.300    15.309    
                         clock uncertainty           -0.035    15.274    
    SLICE_X1Y139         FDRE (Setup_fdre_C_CE)      -0.205    15.069    U_TSCTL/Inst_TWICtl/FSM_gray_state_reg[0]
  -------------------------------------------------------------------
                         required time                         15.069    
                         arrival time                         -10.525    
  -------------------------------------------------------------------
                         slack                                  4.544    

Slack (MET) :             4.544ns  (required time - arrival time)
  Source:                 U_TSCTL/Inst_TWICtl/FSM_gray_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TSCTL/Inst_TWICtl/FSM_gray_state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.216ns  (logic 1.328ns (25.462%)  route 3.888ns (74.538%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.707     5.309    U_TSCTL/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X1Y139         FDRE                                         r  U_TSCTL/Inst_TWICtl/FSM_gray_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y139         FDRE (Prop_fdre_C_Q)         0.456     5.765 r  U_TSCTL/Inst_TWICtl/FSM_gray_state_reg[0]/Q
                         net (fo=30, routed)          1.212     6.978    U_TSCTL/Inst_TWICtl/state_2[0]
    SLICE_X2Y140         LUT4 (Prop_lut4_I1_O)        0.152     7.130 r  U_TSCTL/Inst_TWICtl/subState[1]_i_2/O
                         net (fo=3, routed)           0.694     7.824    U_TSCTL/Inst_TWICtl/subState
    SLICE_X2Y134         LUT5 (Prop_lut5_I0_O)        0.348     8.172 f  U_TSCTL/Inst_TWICtl/FSM_gray_state[3]_i_26/O
                         net (fo=1, routed)           0.452     8.624    U_TSCTL/Inst_TWICtl/FSM_gray_state[3]_i_26_n_0
    SLICE_X2Y134         LUT6 (Prop_lut6_I5_O)        0.124     8.748 f  U_TSCTL/Inst_TWICtl/FSM_gray_state[3]_i_18/O
                         net (fo=1, routed)           0.447     9.195    U_TSCTL/Inst_TWICtl/FSM_gray_state[3]_i_18_n_0
    SLICE_X2Y135         LUT6 (Prop_lut6_I5_O)        0.124     9.319 r  U_TSCTL/Inst_TWICtl/FSM_gray_state[3]_i_8/O
                         net (fo=1, routed)           0.746    10.065    U_TSCTL/Inst_TWICtl/FSM_gray_state[3]_i_8_n_0
    SLICE_X3Y139         LUT6 (Prop_lut6_I5_O)        0.124    10.189 r  U_TSCTL/Inst_TWICtl/FSM_gray_state[3]_i_1/O
                         net (fo=4, routed)           0.336    10.525    U_TSCTL/Inst_TWICtl/FSM_gray_state[3]_i_1_n_0
    SLICE_X1Y139         FDRE                                         r  U_TSCTL/Inst_TWICtl/FSM_gray_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.587    15.009    U_TSCTL/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X1Y139         FDRE                                         r  U_TSCTL/Inst_TWICtl/FSM_gray_state_reg[1]/C
                         clock pessimism              0.300    15.309    
                         clock uncertainty           -0.035    15.274    
    SLICE_X1Y139         FDRE (Setup_fdre_C_CE)      -0.205    15.069    U_TSCTL/Inst_TWICtl/FSM_gray_state_reg[1]
  -------------------------------------------------------------------
                         required time                         15.069    
                         arrival time                         -10.525    
  -------------------------------------------------------------------
                         slack                                  4.544    

Slack (MET) :             4.544ns  (required time - arrival time)
  Source:                 U_TSCTL/Inst_TWICtl/FSM_gray_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TSCTL/Inst_TWICtl/FSM_gray_state_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.216ns  (logic 1.328ns (25.462%)  route 3.888ns (74.538%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.707     5.309    U_TSCTL/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X1Y139         FDRE                                         r  U_TSCTL/Inst_TWICtl/FSM_gray_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y139         FDRE (Prop_fdre_C_Q)         0.456     5.765 r  U_TSCTL/Inst_TWICtl/FSM_gray_state_reg[0]/Q
                         net (fo=30, routed)          1.212     6.978    U_TSCTL/Inst_TWICtl/state_2[0]
    SLICE_X2Y140         LUT4 (Prop_lut4_I1_O)        0.152     7.130 r  U_TSCTL/Inst_TWICtl/subState[1]_i_2/O
                         net (fo=3, routed)           0.694     7.824    U_TSCTL/Inst_TWICtl/subState
    SLICE_X2Y134         LUT5 (Prop_lut5_I0_O)        0.348     8.172 f  U_TSCTL/Inst_TWICtl/FSM_gray_state[3]_i_26/O
                         net (fo=1, routed)           0.452     8.624    U_TSCTL/Inst_TWICtl/FSM_gray_state[3]_i_26_n_0
    SLICE_X2Y134         LUT6 (Prop_lut6_I5_O)        0.124     8.748 f  U_TSCTL/Inst_TWICtl/FSM_gray_state[3]_i_18/O
                         net (fo=1, routed)           0.447     9.195    U_TSCTL/Inst_TWICtl/FSM_gray_state[3]_i_18_n_0
    SLICE_X2Y135         LUT6 (Prop_lut6_I5_O)        0.124     9.319 r  U_TSCTL/Inst_TWICtl/FSM_gray_state[3]_i_8/O
                         net (fo=1, routed)           0.746    10.065    U_TSCTL/Inst_TWICtl/FSM_gray_state[3]_i_8_n_0
    SLICE_X3Y139         LUT6 (Prop_lut6_I5_O)        0.124    10.189 r  U_TSCTL/Inst_TWICtl/FSM_gray_state[3]_i_1/O
                         net (fo=4, routed)           0.336    10.525    U_TSCTL/Inst_TWICtl/FSM_gray_state[3]_i_1_n_0
    SLICE_X1Y139         FDRE                                         r  U_TSCTL/Inst_TWICtl/FSM_gray_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.587    15.009    U_TSCTL/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X1Y139         FDRE                                         r  U_TSCTL/Inst_TWICtl/FSM_gray_state_reg[3]/C
                         clock pessimism              0.300    15.309    
                         clock uncertainty           -0.035    15.274    
    SLICE_X1Y139         FDRE (Setup_fdre_C_CE)      -0.205    15.069    U_TSCTL/Inst_TWICtl/FSM_gray_state_reg[3]
  -------------------------------------------------------------------
                         required time                         15.069    
                         arrival time                         -10.525    
  -------------------------------------------------------------------
                         slack                                  4.544    

Slack (MET) :             4.547ns  (required time - arrival time)
  Source:                 U_TSCTL/Inst_TWICtl/FSM_gray_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TSCTL/Inst_TWICtl/FSM_gray_state_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.224ns  (logic 1.328ns (25.423%)  route 3.896ns (74.577%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.707     5.309    U_TSCTL/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X1Y139         FDRE                                         r  U_TSCTL/Inst_TWICtl/FSM_gray_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y139         FDRE (Prop_fdre_C_Q)         0.456     5.765 r  U_TSCTL/Inst_TWICtl/FSM_gray_state_reg[0]/Q
                         net (fo=30, routed)          1.212     6.978    U_TSCTL/Inst_TWICtl/state_2[0]
    SLICE_X2Y140         LUT4 (Prop_lut4_I1_O)        0.152     7.130 r  U_TSCTL/Inst_TWICtl/subState[1]_i_2/O
                         net (fo=3, routed)           0.694     7.824    U_TSCTL/Inst_TWICtl/subState
    SLICE_X2Y134         LUT5 (Prop_lut5_I0_O)        0.348     8.172 f  U_TSCTL/Inst_TWICtl/FSM_gray_state[3]_i_26/O
                         net (fo=1, routed)           0.452     8.624    U_TSCTL/Inst_TWICtl/FSM_gray_state[3]_i_26_n_0
    SLICE_X2Y134         LUT6 (Prop_lut6_I5_O)        0.124     8.748 f  U_TSCTL/Inst_TWICtl/FSM_gray_state[3]_i_18/O
                         net (fo=1, routed)           0.447     9.195    U_TSCTL/Inst_TWICtl/FSM_gray_state[3]_i_18_n_0
    SLICE_X2Y135         LUT6 (Prop_lut6_I5_O)        0.124     9.319 r  U_TSCTL/Inst_TWICtl/FSM_gray_state[3]_i_8/O
                         net (fo=1, routed)           0.746    10.065    U_TSCTL/Inst_TWICtl/FSM_gray_state[3]_i_8_n_0
    SLICE_X3Y139         LUT6 (Prop_lut6_I5_O)        0.124    10.189 r  U_TSCTL/Inst_TWICtl/FSM_gray_state[3]_i_1/O
                         net (fo=4, routed)           0.344    10.533    U_TSCTL/Inst_TWICtl/FSM_gray_state[3]_i_1_n_0
    SLICE_X2Y140         FDRE                                         r  U_TSCTL/Inst_TWICtl/FSM_gray_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.587    15.009    U_TSCTL/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X2Y140         FDRE                                         r  U_TSCTL/Inst_TWICtl/FSM_gray_state_reg[2]/C
                         clock pessimism              0.275    15.284    
                         clock uncertainty           -0.035    15.249    
    SLICE_X2Y140         FDRE (Setup_fdre_C_CE)      -0.169    15.080    U_TSCTL/Inst_TWICtl/FSM_gray_state_reg[2]
  -------------------------------------------------------------------
                         required time                         15.080    
                         arrival time                         -10.533    
  -------------------------------------------------------------------
                         slack                                  4.547    

Slack (MET) :             4.761ns  (required time - arrival time)
  Source:                 U_TSCTL/Inst_TWICtl/sclCnt_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TSCTL/Inst_TWICtl/addrNData_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.114ns  (logic 1.211ns (23.681%)  route 3.903ns (76.319%))
  Logic Levels:           5  (LUT3=2 LUT6=3)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns = ( 15.007 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.707     5.309    U_TSCTL/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X0Y140         FDSE                                         r  U_TSCTL/Inst_TWICtl/sclCnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y140         FDSE (Prop_fdse_C_Q)         0.419     5.728 f  U_TSCTL/Inst_TWICtl/sclCnt_reg[4]/Q
                         net (fo=3, routed)           1.157     6.885    U_TSCTL/Inst_TWICtl/sclCnt_reg[4]
    SLICE_X0Y140         LUT6 (Prop_lut6_I0_O)        0.296     7.181 r  U_TSCTL/Inst_TWICtl/sclCnt[7]_i_4/O
                         net (fo=3, routed)           0.707     7.888    U_TSCTL/Inst_TWICtl/sclCnt[7]_i_4_n_0
    SLICE_X0Y141         LUT3 (Prop_lut3_I1_O)        0.124     8.012 r  U_TSCTL/Inst_TWICtl/FSM_gray_state[3]_i_4/O
                         net (fo=10, routed)          0.492     8.504    U_TSCTL/Inst_TWICtl/FSM_gray_state[3]_i_4_n_0
    SLICE_X4Y140         LUT6 (Prop_lut6_I2_O)        0.124     8.628 r  U_TSCTL/Inst_TWICtl/dataByte[7]_i_5/O
                         net (fo=10, routed)          0.319     8.947    U_TSCTL/Inst_TWICtl/dataByte[7]_i_5_n_0
    SLICE_X5Y140         LUT6 (Prop_lut6_I0_O)        0.124     9.071 r  U_TSCTL/Inst_TWICtl/dataByte[7]_i_3/O
                         net (fo=11, routed)          0.614     9.685    U_TSCTL/Inst_TWICtl/dataByte1
    SLICE_X4Y140         LUT3 (Prop_lut3_I1_O)        0.124     9.809 r  U_TSCTL/Inst_TWICtl/addrNData_i_1/O
                         net (fo=1, routed)           0.614    10.423    U_TSCTL/Inst_TWICtl/addrNData_i_1_n_0
    SLICE_X4Y140         FDRE                                         r  U_TSCTL/Inst_TWICtl/addrNData_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.585    15.007    U_TSCTL/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X4Y140         FDRE                                         r  U_TSCTL/Inst_TWICtl/addrNData_reg/C
                         clock pessimism              0.259    15.266    
                         clock uncertainty           -0.035    15.231    
    SLICE_X4Y140         FDRE (Setup_fdre_C_D)       -0.047    15.184    U_TSCTL/Inst_TWICtl/addrNData_reg
  -------------------------------------------------------------------
                         required time                         15.184    
                         arrival time                         -10.423    
  -------------------------------------------------------------------
                         slack                                  4.761    

Slack (MET) :             4.778ns  (required time - arrival time)
  Source:                 U_TSCTL/waitCnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TSCTL/state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.908ns  (logic 1.104ns (22.492%)  route 3.804ns (77.508%))
  Logic Levels:           5  (LUT4=2 LUT6=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.008ns = ( 15.008 - 10.000 ) 
    Source Clock Delay      (SCD):    5.306ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.704     5.306    U_TSCTL/clk_IBUF_BUFG
    SLICE_X0Y135         FDRE                                         r  U_TSCTL/waitCnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y135         FDRE (Prop_fdre_C_Q)         0.456     5.762 f  U_TSCTL/waitCnt_reg[8]/Q
                         net (fo=2, routed)           0.823     6.585    U_TSCTL/waitCnt_reg[8]
    SLICE_X1Y135         LUT4 (Prop_lut4_I1_O)        0.124     6.709 f  U_TSCTL/retryCnt[3]_i_6/O
                         net (fo=1, routed)           0.433     7.142    U_TSCTL/retryCnt[3]_i_6_n_0
    SLICE_X1Y135         LUT6 (Prop_lut6_I4_O)        0.124     7.266 f  U_TSCTL/retryCnt[3]_i_5/O
                         net (fo=1, routed)           0.401     7.667    U_TSCTL/retryCnt[3]_i_5_n_0
    SLICE_X1Y134         LUT6 (Prop_lut6_I5_O)        0.124     7.791 r  U_TSCTL/retryCnt[3]_i_4/O
                         net (fo=2, routed)           0.837     8.628    U_TSCTL/Inst_TWICtl/state_reg[1]_0
    SLICE_X4Y138         LUT6 (Prop_lut6_I1_O)        0.124     8.752 r  U_TSCTL/Inst_TWICtl/state[2]_i_2/O
                         net (fo=3, routed)           0.836     9.588    U_TSCTL/Inst_TWICtl_n_22
    SLICE_X3Y138         LUT4 (Prop_lut4_I1_O)        0.152     9.740 r  U_TSCTL/state[1]_i_1/O
                         net (fo=1, routed)           0.475    10.215    U_TSCTL/state[1]_i_1_n_0
    SLICE_X3Y138         FDRE                                         r  U_TSCTL/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.586    15.008    U_TSCTL/clk_IBUF_BUFG
    SLICE_X3Y138         FDRE                                         r  U_TSCTL/state_reg[1]/C
                         clock pessimism              0.275    15.283    
                         clock uncertainty           -0.035    15.248    
    SLICE_X3Y138         FDRE (Setup_fdre_C_D)       -0.255    14.993    U_TSCTL/state_reg[1]
  -------------------------------------------------------------------
                         required time                         14.993    
                         arrival time                         -10.215    
  -------------------------------------------------------------------
                         slack                                  4.778    

Slack (MET) :             4.855ns  (required time - arrival time)
  Source:                 U_TSCTL/Inst_TWICtl/dataByte_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TSCTL/state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.150ns  (logic 1.664ns (32.309%)  route 3.486ns (67.691%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.008ns = ( 15.008 - 10.000 ) 
    Source Clock Delay      (SCD):    5.307ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.705     5.307    U_TSCTL/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X7Y138         FDRE                                         r  U_TSCTL/Inst_TWICtl/dataByte_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y138         FDRE (Prop_fdre_C_Q)         0.456     5.763 r  U_TSCTL/Inst_TWICtl/dataByte_reg[5]/Q
                         net (fo=5, routed)           1.029     6.793    U_TSCTL/Inst_TWICtl/Q[5]
    SLICE_X7Y137         LUT6 (Prop_lut6_I0_O)        0.124     6.917 r  U_TSCTL/Inst_TWICtl/initA[1]_i_5/O
                         net (fo=1, routed)           0.312     7.229    U_TSCTL/Inst_TWICtl/initA[1]_i_5_n_0
    SLICE_X6Y138         LUT5 (Prop_lut5_I4_O)        0.124     7.353 f  U_TSCTL/Inst_TWICtl/initA[1]_i_3/O
                         net (fo=2, routed)           0.810     8.163    U_TSCTL/Inst_TWICtl/initA[1]_i_3_n_0
    SLICE_X5Y138         LUT5 (Prop_lut5_I3_O)        0.152     8.315 r  U_TSCTL/Inst_TWICtl/state[2]_i_6/O
                         net (fo=2, routed)           0.668     8.983    U_TSCTL/Inst_TWICtl/state[2]_i_6_n_0
    SLICE_X4Y138         LUT4 (Prop_lut4_I1_O)        0.358     9.341 r  U_TSCTL/Inst_TWICtl/state[2]_i_3/O
                         net (fo=2, routed)           0.316     9.656    U_TSCTL/Inst_TWICtl_n_23
    SLICE_X3Y138         LUT6 (Prop_lut6_I0_O)        0.326     9.982 r  U_TSCTL/state[0]_i_2/O
                         net (fo=1, routed)           0.351    10.334    U_TSCTL/state[0]_i_2_n_0
    SLICE_X2Y138         LUT2 (Prop_lut2_I0_O)        0.124    10.458 r  U_TSCTL/state[0]_i_1/O
                         net (fo=1, routed)           0.000    10.458    U_TSCTL/state[0]_i_1_n_0
    SLICE_X2Y138         FDRE                                         r  U_TSCTL/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.586    15.008    U_TSCTL/clk_IBUF_BUFG
    SLICE_X2Y138         FDRE                                         r  U_TSCTL/state_reg[0]/C
                         clock pessimism              0.259    15.267    
                         clock uncertainty           -0.035    15.232    
    SLICE_X2Y138         FDRE (Setup_fdre_C_D)        0.081    15.313    U_TSCTL/state_reg[0]
  -------------------------------------------------------------------
                         required time                         15.313    
                         arrival time                         -10.458    
  -------------------------------------------------------------------
                         slack                                  4.855    

Slack (MET) :             4.982ns  (required time - arrival time)
  Source:                 U_TSCTL/Inst_TWICtl/dataByte_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TSCTL/state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.971ns  (logic 1.540ns (30.977%)  route 3.431ns (69.023%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.008ns = ( 15.008 - 10.000 ) 
    Source Clock Delay      (SCD):    5.307ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.705     5.307    U_TSCTL/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X7Y138         FDRE                                         r  U_TSCTL/Inst_TWICtl/dataByte_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y138         FDRE (Prop_fdre_C_Q)         0.456     5.763 f  U_TSCTL/Inst_TWICtl/dataByte_reg[5]/Q
                         net (fo=5, routed)           1.029     6.793    U_TSCTL/Inst_TWICtl/Q[5]
    SLICE_X7Y137         LUT6 (Prop_lut6_I0_O)        0.124     6.917 f  U_TSCTL/Inst_TWICtl/initA[1]_i_5/O
                         net (fo=1, routed)           0.312     7.229    U_TSCTL/Inst_TWICtl/initA[1]_i_5_n_0
    SLICE_X6Y138         LUT5 (Prop_lut5_I4_O)        0.124     7.353 r  U_TSCTL/Inst_TWICtl/initA[1]_i_3/O
                         net (fo=2, routed)           0.810     8.163    U_TSCTL/Inst_TWICtl/initA[1]_i_3_n_0
    SLICE_X5Y138         LUT5 (Prop_lut5_I3_O)        0.152     8.315 f  U_TSCTL/Inst_TWICtl/state[2]_i_6/O
                         net (fo=2, routed)           0.668     8.983    U_TSCTL/Inst_TWICtl/state[2]_i_6_n_0
    SLICE_X4Y138         LUT4 (Prop_lut4_I1_O)        0.358     9.341 f  U_TSCTL/Inst_TWICtl/state[2]_i_3/O
                         net (fo=2, routed)           0.612     9.953    U_TSCTL/Inst_TWICtl_n_23
    SLICE_X3Y138         LUT6 (Prop_lut6_I2_O)        0.326    10.279 r  U_TSCTL/state[2]_i_1/O
                         net (fo=1, routed)           0.000    10.279    U_TSCTL/state[2]_i_1_n_0
    SLICE_X3Y138         FDRE                                         r  U_TSCTL/state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.586    15.008    U_TSCTL/clk_IBUF_BUFG
    SLICE_X3Y138         FDRE                                         r  U_TSCTL/state_reg[2]/C
                         clock pessimism              0.259    15.267    
                         clock uncertainty           -0.035    15.232    
    SLICE_X3Y138         FDRE (Setup_fdre_C_D)        0.029    15.261    U_TSCTL/state_reg[2]
  -------------------------------------------------------------------
                         required time                         15.261    
                         arrival time                         -10.279    
  -------------------------------------------------------------------
                         slack                                  4.982    

Slack (MET) :             5.004ns  (required time - arrival time)
  Source:                 U_TSCTL/Inst_TWICtl/sclCnt_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TSCTL/Inst_TWICtl/dataByte_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.710ns  (logic 1.211ns (25.709%)  route 3.499ns (74.291%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.005ns = ( 15.005 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.707     5.309    U_TSCTL/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X0Y140         FDSE                                         r  U_TSCTL/Inst_TWICtl/sclCnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y140         FDSE (Prop_fdse_C_Q)         0.419     5.728 f  U_TSCTL/Inst_TWICtl/sclCnt_reg[4]/Q
                         net (fo=3, routed)           1.157     6.885    U_TSCTL/Inst_TWICtl/sclCnt_reg[4]
    SLICE_X0Y140         LUT6 (Prop_lut6_I0_O)        0.296     7.181 r  U_TSCTL/Inst_TWICtl/sclCnt[7]_i_4/O
                         net (fo=3, routed)           0.707     7.888    U_TSCTL/Inst_TWICtl/sclCnt[7]_i_4_n_0
    SLICE_X0Y141         LUT3 (Prop_lut3_I1_O)        0.124     8.012 r  U_TSCTL/Inst_TWICtl/FSM_gray_state[3]_i_4/O
                         net (fo=10, routed)          0.492     8.504    U_TSCTL/Inst_TWICtl/FSM_gray_state[3]_i_4_n_0
    SLICE_X4Y140         LUT6 (Prop_lut6_I2_O)        0.124     8.628 r  U_TSCTL/Inst_TWICtl/dataByte[7]_i_5/O
                         net (fo=10, routed)          0.319     8.947    U_TSCTL/Inst_TWICtl/dataByte[7]_i_5_n_0
    SLICE_X5Y140         LUT6 (Prop_lut6_I0_O)        0.124     9.071 r  U_TSCTL/Inst_TWICtl/dataByte[7]_i_3/O
                         net (fo=11, routed)          0.328     9.399    U_TSCTL/Inst_TWICtl/dataByte1
    SLICE_X6Y140         LUT2 (Prop_lut2_I0_O)        0.124     9.523 r  U_TSCTL/Inst_TWICtl/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.497    10.020    U_TSCTL/Inst_TWICtl/dataByte[7]_i_1_n_0
    SLICE_X7Y137         FDRE                                         r  U_TSCTL/Inst_TWICtl/dataByte_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.583    15.005    U_TSCTL/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X7Y137         FDRE                                         r  U_TSCTL/Inst_TWICtl/dataByte_reg[6]/C
                         clock pessimism              0.259    15.264    
                         clock uncertainty           -0.035    15.229    
    SLICE_X7Y137         FDRE (Setup_fdre_C_CE)      -0.205    15.024    U_TSCTL/Inst_TWICtl/dataByte_reg[6]
  -------------------------------------------------------------------
                         required time                         15.024    
                         arrival time                         -10.020    
  -------------------------------------------------------------------
                         slack                                  5.004    

Slack (MET) :             5.004ns  (required time - arrival time)
  Source:                 U_TSCTL/Inst_TWICtl/sclCnt_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TSCTL/Inst_TWICtl/dataByte_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.710ns  (logic 1.211ns (25.709%)  route 3.499ns (74.291%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.005ns = ( 15.005 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.707     5.309    U_TSCTL/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X0Y140         FDSE                                         r  U_TSCTL/Inst_TWICtl/sclCnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y140         FDSE (Prop_fdse_C_Q)         0.419     5.728 f  U_TSCTL/Inst_TWICtl/sclCnt_reg[4]/Q
                         net (fo=3, routed)           1.157     6.885    U_TSCTL/Inst_TWICtl/sclCnt_reg[4]
    SLICE_X0Y140         LUT6 (Prop_lut6_I0_O)        0.296     7.181 r  U_TSCTL/Inst_TWICtl/sclCnt[7]_i_4/O
                         net (fo=3, routed)           0.707     7.888    U_TSCTL/Inst_TWICtl/sclCnt[7]_i_4_n_0
    SLICE_X0Y141         LUT3 (Prop_lut3_I1_O)        0.124     8.012 r  U_TSCTL/Inst_TWICtl/FSM_gray_state[3]_i_4/O
                         net (fo=10, routed)          0.492     8.504    U_TSCTL/Inst_TWICtl/FSM_gray_state[3]_i_4_n_0
    SLICE_X4Y140         LUT6 (Prop_lut6_I2_O)        0.124     8.628 r  U_TSCTL/Inst_TWICtl/dataByte[7]_i_5/O
                         net (fo=10, routed)          0.319     8.947    U_TSCTL/Inst_TWICtl/dataByte[7]_i_5_n_0
    SLICE_X5Y140         LUT6 (Prop_lut6_I0_O)        0.124     9.071 r  U_TSCTL/Inst_TWICtl/dataByte[7]_i_3/O
                         net (fo=11, routed)          0.328     9.399    U_TSCTL/Inst_TWICtl/dataByte1
    SLICE_X6Y140         LUT2 (Prop_lut2_I0_O)        0.124     9.523 r  U_TSCTL/Inst_TWICtl/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.497    10.020    U_TSCTL/Inst_TWICtl/dataByte[7]_i_1_n_0
    SLICE_X7Y137         FDRE                                         r  U_TSCTL/Inst_TWICtl/dataByte_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.583    15.005    U_TSCTL/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X7Y137         FDRE                                         r  U_TSCTL/Inst_TWICtl/dataByte_reg[7]/C
                         clock pessimism              0.259    15.264    
                         clock uncertainty           -0.035    15.229    
    SLICE_X7Y137         FDRE (Setup_fdre_C_CE)      -0.205    15.024    U_TSCTL/Inst_TWICtl/dataByte_reg[7]
  -------------------------------------------------------------------
                         required time                         15.024    
                         arrival time                         -10.020    
  -------------------------------------------------------------------
                         slack                                  5.004    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 U_TSCTL/Inst_TWICtl/dataByte_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TSCTL/Inst_TWICtl/dataByte_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.186ns (53.883%)  route 0.159ns (46.117%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.595     1.514    U_TSCTL/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X4Y138         FDRE                                         r  U_TSCTL/Inst_TWICtl/dataByte_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y138         FDRE (Prop_fdre_C_Q)         0.141     1.655 r  U_TSCTL/Inst_TWICtl/dataByte_reg[0]/Q
                         net (fo=5, routed)           0.159     1.815    U_TSCTL/Inst_TWICtl/Q[0]
    SLICE_X6Y138         LUT6 (Prop_lut6_I5_O)        0.045     1.860 r  U_TSCTL/Inst_TWICtl/dataByte[1]_i_1/O
                         net (fo=1, routed)           0.000     1.860    U_TSCTL/Inst_TWICtl/dataByte[1]_i_1_n_0
    SLICE_X6Y138         FDRE                                         r  U_TSCTL/Inst_TWICtl/dataByte_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.866     2.031    U_TSCTL/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X6Y138         FDRE                                         r  U_TSCTL/Inst_TWICtl/dataByte_reg[1]/C
                         clock pessimism             -0.500     1.530    
    SLICE_X6Y138         FDRE (Hold_fdre_C_D)         0.121     1.651    U_TSCTL/Inst_TWICtl/dataByte_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.651    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 U_TSCTL/Inst_TWICtl/dataByte_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TSCTL/TemperatureReg.temp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.164ns (55.380%)  route 0.132ns (44.620%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.595     1.514    U_TSCTL/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X6Y138         FDRE                                         r  U_TSCTL/Inst_TWICtl/dataByte_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y138         FDRE (Prop_fdre_C_Q)         0.164     1.678 r  U_TSCTL/Inst_TWICtl/dataByte_reg[3]/Q
                         net (fo=5, routed)           0.132     1.811    U_TSCTL/dataByte[3]
    SLICE_X5Y138         FDRE                                         r  U_TSCTL/TemperatureReg.temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.866     2.031    U_TSCTL/clk_IBUF_BUFG
    SLICE_X5Y138         FDRE                                         r  U_TSCTL/TemperatureReg.temp_reg[3]/C
                         clock pessimism             -0.500     1.530    
    SLICE_X5Y138         FDRE (Hold_fdre_C_D)         0.070     1.600    U_TSCTL/TemperatureReg.temp_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 U_TSCTL/Inst_TWICtl/sync_scl_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TSCTL/Inst_TWICtl/busState_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.672%)  route 0.137ns (42.328%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.597     1.516    U_TSCTL/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X1Y141         FDRE                                         r  U_TSCTL/Inst_TWICtl/sync_scl_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y141         FDRE (Prop_fdre_C_Q)         0.141     1.657 f  U_TSCTL/Inst_TWICtl/sync_scl_reg[1]/Q
                         net (fo=10, routed)          0.137     1.794    U_TSCTL/Inst_TWICtl/dScl
    SLICE_X1Y140         LUT6 (Prop_lut6_I2_O)        0.045     1.839 r  U_TSCTL/Inst_TWICtl/busState[1]_i_1/O
                         net (fo=1, routed)           0.000     1.839    U_TSCTL/Inst_TWICtl/busState[1]_i_1_n_0
    SLICE_X1Y140         FDRE                                         r  U_TSCTL/Inst_TWICtl/busState_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.870     2.035    U_TSCTL/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X1Y140         FDRE                                         r  U_TSCTL/Inst_TWICtl/busState_reg[1]/C
                         clock pessimism             -0.502     1.532    
    SLICE_X1Y140         FDRE (Hold_fdre_C_D)         0.092     1.624    U_TSCTL/Inst_TWICtl/busState_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 U_TSCTL/Inst_TWICtl/sync_scl_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TSCTL/Inst_TWICtl/ERR_O_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.617%)  route 0.137ns (42.383%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.597     1.516    U_TSCTL/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X1Y141         FDRE                                         r  U_TSCTL/Inst_TWICtl/sync_scl_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y141         FDRE (Prop_fdre_C_Q)         0.141     1.657 r  U_TSCTL/Inst_TWICtl/sync_scl_reg[1]/Q
                         net (fo=10, routed)          0.137     1.794    U_TSCTL/Inst_TWICtl/dScl
    SLICE_X3Y140         LUT6 (Prop_lut6_I3_O)        0.045     1.839 r  U_TSCTL/Inst_TWICtl/ERR_O_i_1/O
                         net (fo=1, routed)           0.000     1.839    U_TSCTL/Inst_TWICtl/ERR_O_i_1_n_0
    SLICE_X3Y140         FDRE                                         r  U_TSCTL/Inst_TWICtl/ERR_O_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.870     2.035    U_TSCTL/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X3Y140         FDRE                                         r  U_TSCTL/Inst_TWICtl/ERR_O_reg/C
                         clock pessimism             -0.502     1.532    
    SLICE_X3Y140         FDRE (Hold_fdre_C_D)         0.092     1.624    U_TSCTL/Inst_TWICtl/ERR_O_reg
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 U_TSCTL/Inst_TWICtl/sync_scl_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TSCTL/Inst_TWICtl/busState_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.186ns (57.494%)  route 0.138ns (42.506%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.597     1.516    U_TSCTL/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X1Y141         FDRE                                         r  U_TSCTL/Inst_TWICtl/sync_scl_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y141         FDRE (Prop_fdre_C_Q)         0.141     1.657 r  U_TSCTL/Inst_TWICtl/sync_scl_reg[1]/Q
                         net (fo=10, routed)          0.138     1.795    U_TSCTL/Inst_TWICtl/dScl
    SLICE_X1Y140         LUT6 (Prop_lut6_I1_O)        0.045     1.840 r  U_TSCTL/Inst_TWICtl/busState[0]_i_1/O
                         net (fo=1, routed)           0.000     1.840    U_TSCTL/Inst_TWICtl/busState[0]_i_1_n_0
    SLICE_X1Y140         FDRE                                         r  U_TSCTL/Inst_TWICtl/busState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.870     2.035    U_TSCTL/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X1Y140         FDRE                                         r  U_TSCTL/Inst_TWICtl/busState_reg[0]/C
                         clock pessimism             -0.502     1.532    
    SLICE_X1Y140         FDRE (Hold_fdre_C_D)         0.091     1.623    U_TSCTL/Inst_TWICtl/busState_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 U_TSCTL/Inst_TWICtl/dataByte_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TSCTL/tempReg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.186ns (56.976%)  route 0.140ns (43.024%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.594     1.513    U_TSCTL/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X7Y137         FDRE                                         r  U_TSCTL/Inst_TWICtl/dataByte_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y137         FDRE (Prop_fdre_C_Q)         0.141     1.654 r  U_TSCTL/Inst_TWICtl/dataByte_reg[7]/Q
                         net (fo=5, routed)           0.140     1.795    U_TSCTL/Inst_TWICtl/Q[7]
    SLICE_X7Y135         LUT3 (Prop_lut3_I0_O)        0.045     1.840 r  U_TSCTL/Inst_TWICtl/tempReg[15]_i_2/O
                         net (fo=1, routed)           0.000     1.840    U_TSCTL/temp_0[7]
    SLICE_X7Y135         FDRE                                         r  U_TSCTL/tempReg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.862     2.028    U_TSCTL/clk_IBUF_BUFG
    SLICE_X7Y135         FDRE                                         r  U_TSCTL/tempReg_reg[15]/C
                         clock pessimism             -0.500     1.527    
    SLICE_X7Y135         FDRE (Hold_fdre_C_D)         0.092     1.619    U_TSCTL/tempReg_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 U_TSCTL/Inst_TWICtl/sclCnt_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TSCTL/Inst_TWICtl/sclCnt_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.318%)  route 0.133ns (41.682%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.597     1.516    U_TSCTL/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X0Y140         FDSE                                         r  U_TSCTL/Inst_TWICtl/sclCnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y140         FDSE (Prop_fdse_C_Q)         0.141     1.657 r  U_TSCTL/Inst_TWICtl/sclCnt_reg[5]/Q
                         net (fo=2, routed)           0.133     1.790    U_TSCTL/Inst_TWICtl/sclCnt_reg[5]
    SLICE_X0Y140         LUT6 (Prop_lut6_I0_O)        0.045     1.835 r  U_TSCTL/Inst_TWICtl/sclCnt[5]_i_1/O
                         net (fo=1, routed)           0.000     1.835    U_TSCTL/Inst_TWICtl/sclCnt0[5]
    SLICE_X0Y140         FDSE                                         r  U_TSCTL/Inst_TWICtl/sclCnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.870     2.035    U_TSCTL/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X0Y140         FDSE                                         r  U_TSCTL/Inst_TWICtl/sclCnt_reg[5]/C
                         clock pessimism             -0.518     1.516    
    SLICE_X0Y140         FDSE (Hold_fdse_C_D)         0.092     1.608    U_TSCTL/Inst_TWICtl/sclCnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 U_TSCTL/retryCnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TSCTL/retryCnt_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.209ns (57.369%)  route 0.155ns (42.631%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.595     1.514    U_TSCTL/clk_IBUF_BUFG
    SLICE_X6Y139         FDRE                                         r  U_TSCTL/retryCnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y139         FDRE (Prop_fdre_C_Q)         0.164     1.678 r  U_TSCTL/retryCnt_reg[0]/Q
                         net (fo=6, routed)           0.155     1.834    U_TSCTL/retryCnt_reg[0]
    SLICE_X6Y140         LUT2 (Prop_lut2_I1_O)        0.045     1.879 r  U_TSCTL/retryCnt[1]_i_1/O
                         net (fo=1, routed)           0.000     1.879    U_TSCTL/retryCnt[1]_i_1_n_0
    SLICE_X6Y140         FDSE                                         r  U_TSCTL/retryCnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.866     2.032    U_TSCTL/clk_IBUF_BUFG
    SLICE_X6Y140         FDSE                                         r  U_TSCTL/retryCnt_reg[1]/C
                         clock pessimism             -0.500     1.531    
    SLICE_X6Y140         FDSE (Hold_fdse_C_D)         0.120     1.651    U_TSCTL/retryCnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.651    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 U_TSCTL/Inst_TWICtl/dataByte_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TSCTL/tempReg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.141ns (44.168%)  route 0.178ns (55.832%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.594     1.513    U_TSCTL/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X7Y137         FDRE                                         r  U_TSCTL/Inst_TWICtl/dataByte_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y137         FDRE (Prop_fdre_C_Q)         0.141     1.654 r  U_TSCTL/Inst_TWICtl/dataByte_reg[6]/Q
                         net (fo=5, routed)           0.178     1.833    U_TSCTL/dataByte[6]
    SLICE_X5Y135         FDRE                                         r  U_TSCTL/tempReg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.862     2.028    U_TSCTL/clk_IBUF_BUFG
    SLICE_X5Y135         FDRE                                         r  U_TSCTL/tempReg_reg[6]/C
                         clock pessimism             -0.500     1.527    
    SLICE_X5Y135         FDRE (Hold_fdre_C_D)         0.070     1.597    U_TSCTL/tempReg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 U_TSCTL/Inst_TWICtl/dataByte_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TSCTL/tempReg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.190ns (51.952%)  route 0.176ns (48.049%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.594     1.513    U_TSCTL/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X7Y137         FDRE                                         r  U_TSCTL/Inst_TWICtl/dataByte_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y137         FDRE (Prop_fdre_C_Q)         0.141     1.654 r  U_TSCTL/Inst_TWICtl/dataByte_reg[6]/Q
                         net (fo=5, routed)           0.176     1.830    U_TSCTL/Inst_TWICtl/Q[6]
    SLICE_X7Y135         LUT3 (Prop_lut3_I0_O)        0.049     1.879 r  U_TSCTL/Inst_TWICtl/tempReg[14]_i_1/O
                         net (fo=1, routed)           0.000     1.879    U_TSCTL/temp_0[6]
    SLICE_X7Y135         FDRE                                         r  U_TSCTL/tempReg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.862     2.028    U_TSCTL/clk_IBUF_BUFG
    SLICE_X7Y135         FDRE                                         r  U_TSCTL/tempReg_reg[14]/C
                         clock pessimism             -0.500     1.527    
    SLICE_X7Y135         FDRE (Hold_fdre_C_D)         0.107     1.634    U_TSCTL/tempReg_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.634    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.245    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y131    U_TDISP/D4/q_reg_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y133    U_TDISP/D4/q_reg_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y133    U_TDISP/D4/q_reg_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y134    U_TDISP/D4/q_reg_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y135    U_TDISP/D4/q_reg_reg[17]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y135    U_TDISP/D4/q_reg_reg[18]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y131    U_TDISP/D4/q_reg_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y131    U_TDISP/D4/q_reg_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y131    U_TDISP/D4/q_reg_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y134    U_TDISP/D4/q_reg_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y135    U_TSCTL/Inst_TWICtl/UnblockTimeout.timeOutCnt_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y135    U_TSCTL/Inst_TWICtl/UnblockTimeout.timeOutCnt_reg[13]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X3Y135    U_TSCTL/Inst_TWICtl/UnblockTimeout.timeOutCnt_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y135    U_TSCTL/Inst_TWICtl/UnblockTimeout.timeOutCnt_reg[15]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X3Y136    U_TSCTL/Inst_TWICtl/UnblockTimeout.timeOutCnt_reg[16]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X3Y136    U_TSCTL/Inst_TWICtl/UnblockTimeout.timeOutCnt_reg[17]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X3Y136    U_TSCTL/Inst_TWICtl/UnblockTimeout.timeOutCnt_reg[18]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X3Y136    U_TSCTL/Inst_TWICtl/UnblockTimeout.timeOutCnt_reg[19]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y135    U_TSCTL/TemperatureReg.temp_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y137    U_TSCTL/TemperatureReg.temp_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y137    U_TSCTL/TemperatureReg.temp_reg[1]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X0Y137    U_TSCTL/waitCnt_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y137    U_TSCTL/tempReg_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y137    U_TSCTL/tempReg_reg[9]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y137    U_TSCTL/Inst_TWICtl/dataByte_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y137    U_TSCTL/Inst_TWICtl/dataByte_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y131    U_TDISP/D4/q_reg_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y131    U_TDISP/D4/q_reg_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y134    U_TDISP/D4/q_reg_reg[12]/C



