Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Fri Oct  3 12:01:46 2025
| Host         : wang running 64-bit Ubuntu 24.04.2 LTS
| Command      : report_timing_summary -warn_on_violation -file post_route_timing_summary.rpt
| Design       : z1top
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (364)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (40)
5. checking no_input_delay (3)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (364)
--------------------------
 There are 32 register/latch pins with no clock driven by root clock pin: cpu/alu_register_q_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/alu_register_q_reg[1]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: cpu/instruction_decode_register_q_reg[12]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: cpu/instruction_decode_register_q_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cpu/instruction_decode_register_q_reg[14]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: cpu/instruction_decode_register_q_reg[2]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: cpu/instruction_decode_register_q_reg[3]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: cpu/instruction_decode_register_q_reg[4]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: cpu/instruction_decode_register_q_reg[5]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: cpu/instruction_decode_register_q_reg[6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/instruction_execute_register_q_reg[12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/instruction_execute_register_q_reg[13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/instruction_execute_register_q_reg[14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/instruction_execute_register_q_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/instruction_execute_register_q_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/instruction_execute_register_q_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/instruction_execute_register_q_reg[5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/instruction_execute_register_q_reg[6]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (40)
-------------------------------------------------
 There are 40 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.077        0.000                      0                 4743        0.097        0.000                      0                 4743        2.000        0.000                       0                  1732  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
CLK_125MHZ_FPGA       {0.000 4.000}        8.000           125.000         
  cpu_clk_int         {0.000 6.250}        12.500          80.000          
  cpu_clk_pll_fb_out  {0.000 20.000}       40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK_125MHZ_FPGA                                                                                                                                                         2.000        0.000                       0                     1  
  cpu_clk_int               0.077        0.000                      0                 4743        0.097        0.000                      0                 4743        5.000        0.000                       0                  1728  
  cpu_clk_pll_fb_out                                                                                                                                                   12.633        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK_125MHZ_FPGA
  To Clock:  CLK_125MHZ_FPGA

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_125MHZ_FPGA
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { CLK_125MHZ_FPGA }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y2  clk_gen/plle2_cpu_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        8.000       44.633     PLLE2_ADV_X1Y2  clk_gen/plle2_cpu_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y2  clk_gen/plle2_cpu_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y2  clk_gen/plle2_cpu_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  cpu_clk_int
  To Clock:  cpu_clk_int

Setup :            0  Failing Endpoints,  Worst Slack        0.077ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.097ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.077ns  (required time - arrival time)
  Source:                 cpu/instruction_decode_register_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_int  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            cpu/instruction_counter_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by cpu_clk_int  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             cpu_clk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (cpu_clk_int rise@12.500ns - cpu_clk_int rise@0.000ns)
  Data Path Delay:        11.741ns  (logic 3.544ns (30.186%)  route 8.197ns (69.814%))
  Logic Levels:           17  (CARRY4=7 LUT4=1 LUT5=4 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.249ns = ( 14.749 - 12.500 ) 
    Source Clock Delay      (SCD):    2.407ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  CLK_125MHZ_FPGA_IBUF_inst/O
                         net (fo=1, routed)           1.306     2.757    clk_gen/clk_125mhz
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -4.306    -1.549 r  clk_gen/plle2_cpu_inst/CLKOUT0
                         net (fo=1, routed)           2.200     0.651    clk_gen/cpu_clk_int
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     0.752 r  clk_gen/cpu_clk_buf/O
                         net (fo=1726, routed)        1.655     2.407    cpu/cpu_clk
    SLICE_X44Y29         FDRE                                         r  cpu/instruction_decode_register_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y29         FDRE (Prop_fdre_C_Q)         0.456     2.863 r  cpu/instruction_decode_register_q_reg[15]/Q
                         net (fo=4, routed)           0.698     3.560    cpu/x_cu/alu_sel_reg[0]_i_1_0[8]
    SLICE_X45Y29         LUT6 (Prop_lut6_I0_O)        0.124     3.684 f  cpu/x_cu/mem_reg_0_0_i_300/O
                         net (fo=2, routed)           0.821     4.506    cpu/x_cu/mem_reg_0_0_i_300_n_1
    SLICE_X44Y31         LUT6 (Prop_lut6_I2_O)        0.124     4.630 r  cpu/x_cu/mem_reg_0_0_i_261/O
                         net (fo=32, routed)          0.954     5.583    cpu/rs1_mux2/rs1_mux2_sel[0]
    SLICE_X43Y28         LUT5 (Prop_lut5_I3_O)        0.124     5.707 r  cpu/rs1_mux2/mem_reg_0_0_i_297/O
                         net (fo=6, routed)           0.470     6.177    cpu/a_mux/rs1_mux2_out[1]
    SLICE_X39Y27         LUT5 (Prop_lut5_I2_O)        0.124     6.301 r  cpu/a_mux/mem_reg_0_0_i_221/O
                         net (fo=19, routed)          0.891     7.191    cpu/ldx/a_mux_out[1]
    SLICE_X35Y31         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     7.698 r  cpu/ldx/mem_reg_0_0_i_113/CO[3]
                         net (fo=1, routed)           0.000     7.698    cpu/ldx/mem_reg_0_0_i_113_n_1
    SLICE_X35Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.812 r  cpu/ldx/mem_reg_0_0_i_98/CO[3]
                         net (fo=1, routed)           0.000     7.812    cpu/ldx/mem_reg_0_0_i_98_n_1
    SLICE_X35Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.926 r  cpu/ldx/mem_reg_0_0_i_154/CO[3]
                         net (fo=1, routed)           0.000     7.926    cpu/ldx/mem_reg_0_0_i_154_n_1
    SLICE_X35Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.040 r  cpu/ldx/mem_reg_0_0_i_66/CO[3]
                         net (fo=1, routed)           0.000     8.040    cpu/ldx/mem_reg_0_0_i_66_n_1
    SLICE_X35Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.154 r  cpu/ldx/alu_register_q_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000     8.154    cpu/ldx/alu_register_q_reg[19]_i_10_n_1
    SLICE_X35Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.268 r  cpu/ldx/alu_register_q_reg[22]_i_10/CO[3]
                         net (fo=1, routed)           0.000     8.268    cpu/ldx/alu_register_q_reg[22]_i_10_n_1
    SLICE_X35Y37         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.602 f  cpu/ldx/alu_register_q_reg[31]_i_24/O[1]
                         net (fo=1, routed)           0.715     9.317    cpu/ldx/alu/data0[25]
    SLICE_X30Y35         LUT6 (Prop_lut6_I5_O)        0.303     9.620 f  cpu/ldx/alu_register_q[25]_i_6/O
                         net (fo=1, routed)           0.808    10.428    cpu/ldx/alu_register_q[25]_i_6_n_1
    SLICE_X30Y31         LUT5 (Prop_lut5_I4_O)        0.124    10.552 f  cpu/ldx/alu_register_q[25]_i_2/O
                         net (fo=1, routed)           0.000    10.552    cpu/x_cu/alu_register_q_reg[25]
    SLICE_X30Y31         MUXF7 (Prop_muxf7_I0_O)      0.209    10.761 f  cpu/x_cu/alu_register_q_reg[25]_i_1/O
                         net (fo=3, routed)           0.571    11.333    cpu/x_cu/pc_mux_in3[24]
    SLICE_X29Y33         LUT4 (Prop_lut4_I2_O)        0.297    11.630 f  cpu/x_cu/bit_counter[3]_i_12/O
                         net (fo=2, routed)           0.800    12.430    cpu/x_cu/bit_counter[3]_i_12_n_1
    SLICE_X30Y33         LUT6 (Prop_lut6_I0_O)        0.124    12.554 r  cpu/x_cu/bit_counter[2]_i_3/O
                         net (fo=6, routed)           0.316    12.870    cpu/x_cu/bit_counter[3]_i_8_0
    SLICE_X30Y34         LUT5 (Prop_lut5_I2_O)        0.124    12.994 r  cpu/x_cu/cycle_counter[0]_i_1/O
                         net (fo=128, routed)         1.153    14.147    cpu/cycle_counter
    SLICE_X34Y25         FDRE                                         r  cpu/instruction_counter_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_int rise edge)
                                                     12.500    12.500 r  
    H16                                               0.000    12.500 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000    12.500    CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         1.380    13.880 r  CLK_125MHZ_FPGA_IBUF_inst/O
                         net (fo=1, routed)           1.181    15.061    clk_gen/clk_125mhz
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.890    11.171 r  clk_gen/plle2_cpu_inst/CLKOUT0
                         net (fo=1, routed)           2.007    13.178    clk_gen/cpu_clk_int
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.269 r  clk_gen/cpu_clk_buf/O
                         net (fo=1726, routed)        1.479    14.749    cpu/cpu_clk
    SLICE_X34Y25         FDRE                                         r  cpu/instruction_counter_reg[12]/C
                         clock pessimism              0.097    14.846    
                         clock uncertainty           -0.097    14.749    
    SLICE_X34Y25         FDRE (Setup_fdre_C_R)       -0.524    14.225    cpu/instruction_counter_reg[12]
  -------------------------------------------------------------------
                         required time                         14.225    
                         arrival time                         -14.147    
  -------------------------------------------------------------------
                         slack                                  0.077    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 cpu/pc_decode_register_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_int  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            cpu/br_predictor/cache/tag_reg_0_127_16_16/DP.HIGH/WADR2
                            (rising edge-triggered cell RAMD64E clocked by cpu_clk_int  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             cpu_clk_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_int rise@0.000ns - cpu_clk_int rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.141ns (38.496%)  route 0.225ns (61.504%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.755ns
    Source Clock Delay      (SCD):    0.533ns
    Clock Pessimism Removal (CPR):    0.207ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  CLK_125MHZ_FPGA_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.659    clk_gen/clk_125mhz
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.415    -0.756 r  clk_gen/plle2_cpu_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -0.044    clk_gen/cpu_clk_int
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.018 r  clk_gen/cpu_clk_buf/O
                         net (fo=1726, routed)        0.552     0.533    cpu/cpu_clk
    SLICE_X39Y21         FDRE                                         r  cpu/pc_decode_register_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y21         FDRE (Prop_fdre_C_Q)         0.141     0.674 r  cpu/pc_decode_register_q_reg[4]/Q
                         net (fo=185, routed)         0.225     0.900    cpu/br_predictor/cache/tag_reg_0_127_16_16/A2
    SLICE_X36Y20         RAMD64E                                      r  cpu/br_predictor/cache/tag_reg_0_127_16_16/DP.HIGH/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  CLK_125MHZ_FPGA_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.887    clk_gen/clk_125mhz
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.747    -0.860 r  clk_gen/plle2_cpu_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -0.092    clk_gen/cpu_clk_int
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -0.063 r  clk_gen/cpu_clk_buf/O
                         net (fo=1726, routed)        0.818     0.755    cpu/br_predictor/cache/tag_reg_0_127_16_16/WCLK
    SLICE_X36Y20         RAMD64E                                      r  cpu/br_predictor/cache/tag_reg_0_127_16_16/DP.HIGH/CLK
                         clock pessimism             -0.207     0.548    
    SLICE_X36Y20         RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.254     0.802    cpu/br_predictor/cache/tag_reg_0_127_16_16/DP.HIGH
  -------------------------------------------------------------------
                         required time                         -0.802    
                         arrival time                           0.900    
  -------------------------------------------------------------------
                         slack                                  0.097    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         cpu_clk_int
Waveform(ns):       { 0.000 6.250 }
Period(ns):         12.500
Sources:            { clk_gen/plle2_cpu_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         12.500      9.556      RAMB36_X3Y7     cpu/imem/mem_reg_0_0/CLKARDCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       12.500      147.500    PLLE2_ADV_X1Y2  clk_gen/plle2_cpu_inst/CLKOUT0
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         6.250       5.000      SLICE_X38Y7     cpu/br_predictor/cache/data_reg_0_127_0_0/DP.HIGH/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         6.250       5.000      SLICE_X38Y7     cpu/br_predictor/cache/data_reg_0_127_0_0/DP.HIGH/CLK



---------------------------------------------------------------------------------------------------
From Clock:  cpu_clk_pll_fb_out
  To Clock:  cpu_clk_pll_fb_out

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       12.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         cpu_clk_pll_fb_out
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clk_gen/plle2_cpu_inst/CLKFBOUT }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         40.000      37.845     BUFGCTRL_X0Y17  clk_gen/cpu_clk_f_buf/I
Max Period  n/a     PLLE2_ADV/CLKFBIN  n/a            52.633        40.000      12.633     PLLE2_ADV_X1Y2  clk_gen/plle2_cpu_inst/CLKFBIN



