[{"Start":"HtmlBlock"},{"Html":"<pre><code class=\"hljs hide-boring\"><span style='color:var(--cyan,#0aa)'>xor ❯</span> <b>cargo build -q</b>\n<span style='color:var(--cyan,#0aa)'>xor ❯</span> <b>cargo test --test show_verilog -- --nocapture</b>\n\nrunning 1 test\ntest show_verilog ... ok\n\ntest result: ok. 1 passed; 0 failed; 0 ignored; 0 measured; 0 filtered out; finished in 0.01s\n\n<b><span style='color:var(--green,#0a0)'>   Compiling</span></b> xor v0.1.0 (/private/tmp/rhdl/xor)\n<b><span style='color:var(--green,#0a0)'>    Finished</span></b> `test` profile [unoptimized + debuginfo] target(s) in 0.27s\n<b><span style='color:var(--green,#0a0)'>     Running</span></b> tests/show_verilog.rs (target/debug/deps/show_verilog-3fa806c1f550d064)\nmodule xor_gate(input wire [1:0] i, output wire [0:0] o);\n   wire [0:0] od;\n   assign o = od[0:0];\n   assign od = kernel_xor_gate(i);\n   function [0:0] kernel_xor_gate(input reg [1:0] arg_0);\n         reg [1:0] r0;\n         reg [0:0] r1;\n         reg [0:0] r2;\n         reg [0:0] r3;\n         begin\n            r0 = arg_0;\n            r1 = r0[0:0];\n            r2 = r0[1:1];\n            r3 = r1 ^ r2;\n            kernel_xor_gate = r3;\n         end\n   endfunction\nendmodule\n\n</code></pre>"},{"End":"HtmlBlock"}]