[2025-09-16 21:22:17] START suite=cs trace=nutch_phase3_core0
CMD: ./bin/champsim -c -w 20000000 -i 100000000 /home/ho/prefetch_aware_insertion_ptr/traces/cs/nutch_phase3_core0.trace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000003 cycles: 2517740 heartbeat IPC: 3.972 cumulative IPC: 3.972 (Simulation time: 00 hr 00 min 31 sec)
Heartbeat CPU 0 instructions: 20000004 cycles: 4955539 heartbeat IPC: 4.102 cumulative IPC: 4.036 (Simulation time: 00 hr 01 min 01 sec)
Warmup finished CPU 0 instructions: 20000004 cycles: 4955539 cumulative IPC: 4.036 (Simulation time: 00 hr 01 min 01 sec)
Warmup complete CPU 0 instructions: 20000004 cycles: 4955539 cumulative IPC: 4.036 (Simulation time: 00 hr 01 min 01 sec)
Heartbeat CPU 0 instructions: 30000008 cycles: 13042114 heartbeat IPC: 1.237 cumulative IPC: 1.237 (Simulation time: 00 hr 02 min 04 sec)
Heartbeat CPU 0 instructions: 40000011 cycles: 23456952 heartbeat IPC: 0.9602 cumulative IPC: 1.081 (Simulation time: 00 hr 03 min 12 sec)
Heartbeat CPU 0 instructions: 50000012 cycles: 35318447 heartbeat IPC: 0.8431 cumulative IPC: 0.988 (Simulation time: 00 hr 04 min 25 sec)
Heartbeat CPU 0 instructions: 60000016 cycles: 47445319 heartbeat IPC: 0.8246 cumulative IPC: 0.9414 (Simulation time: 00 hr 05 min 39 sec)
Heartbeat CPU 0 instructions: 70000017 cycles: 60055476 heartbeat IPC: 0.793 cumulative IPC: 0.9074 (Simulation time: 00 hr 06 min 52 sec)
Heartbeat CPU 0 instructions: 80000019 cycles: 74405256 heartbeat IPC: 0.6969 cumulative IPC: 0.8639 (Simulation time: 00 hr 08 min 21 sec)
Heartbeat CPU 0 instructions: 90000021 cycles: 88072740 heartbeat IPC: 0.7317 cumulative IPC: 0.8422 (Simulation time: 00 hr 09 min 46 sec)
*** Reached end of trace: (0, "/home/ho/prefetch_aware_insertion_ptr/traces/cs/nutch_phase3_core0.trace.xz")
Heartbeat CPU 0 instructions: 100000022 cycles: 102061997 heartbeat IPC: 0.7148 cumulative IPC: 0.8238 (Simulation time: 00 hr 11 min 01 sec)
Heartbeat CPU 0 instructions: 110000025 cycles: 117321594 heartbeat IPC: 0.6553 cumulative IPC: 0.801 (Simulation time: 00 hr 12 min 31 sec)
Simulation finished CPU 0 instructions: 100000001 cycles: 127488503 cumulative IPC: 0.7844 (Simulation time: 00 hr 14 min 02 sec)
Simulation complete CPU 0 instructions: 100000001 cycles: 127488503 cumulative IPC: 0.7844 (Simulation time: 00 hr 14 min 02 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/prefetch_aware_insertion_ptr/traces/cs/nutch_phase3_core0.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.7844 instructions: 100000001 cycles: 127488503
CPU 0 Branch Prediction Accuracy: 97.56% MPKI: 0.2642 Average ROB Occupancy at Mispredict: 4100
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.02578
BRANCH_INDIRECT: 0.2261
BRANCH_CONDITIONAL: 0.01224
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


====Backend Stall Breakdown====
ROB_STALL: 1308511
LQ_STALL: 188129
SQ_STALL: 587102


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 244.99434
REPLAY_LOAD: 132.97853
NON_REPLAY_LOAD: 15.556782

== Total ==
ADDR_TRANS: 346177
REPLAY_LOAD: 291090
NON_REPLAY_LOAD: 671244

== Counts ==
ADDR_TRANS: 1413
REPLAY_LOAD: 2189
NON_REPLAY_LOAD: 43148

cpu0->cpu0_STLB TOTAL        ACCESS:     338020 HIT:     325995 MISS:      12025 MSHR_MERGE:          8
cpu0->cpu0_STLB LOAD         ACCESS:     338020 HIT:     325995 MISS:      12025 MSHR_MERGE:          8
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 389.5 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    1470262 HIT:    1133608 MISS:     336654 MSHR_MERGE:          4
cpu0->cpu0_L2C LOAD         ACCESS:    1136975 HIT:     853905 MISS:     283070 MSHR_MERGE:          4
cpu0->cpu0_L2C RFO          ACCESS:      73812 HIT:      42250 MISS:      31562 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     237026 HIT:     236086 MISS:        940 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      22449 HIT:       1367 MISS:      21082 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 101.6 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    7807491 HIT:    6712320 MISS:    1095171 MSHR_MERGE:     293404
cpu0->cpu0_L1I LOAD         ACCESS:    7807491 HIT:    6712320 MISS:    1095171 MSHR_MERGE:     293404
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 16.74 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   25223559 HIT:   24404964 MISS:     818595 MSHR_MERGE:     387119
cpu0->cpu0_L1D LOAD         ACCESS:   15782682 HIT:   15337606 MISS:     445076 MSHR_MERGE:     109866
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    9414049 HIT:    9063367 MISS:     350682 MSHR_MERGE:     276865
cpu0->cpu0_L1D TRANSLATION  ACCESS:      26828 HIT:       3991 MISS:      22837 MSHR_MERGE:        388
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 80.87 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    6292946 HIT:    6062717 MISS:     230229 MSHR_MERGE:     106335
cpu0->cpu0_ITLB LOAD         ACCESS:    6292946 HIT:    6062717 MISS:     230229 MSHR_MERGE:     106335
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 11.67 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   24336726 HIT:   24034583 MISS:     302143 MSHR_MERGE:      88017
cpu0->cpu0_DTLB LOAD         ACCESS:   24336726 HIT:   24034583 MISS:     302143 MSHR_MERGE:      88017
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 22.89 cycles
cpu0->LLC TOTAL        ACCESS:     508756 HIT:     254845 MISS:     253911 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     283066 HIT:      74470 MISS:     208596 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      31562 HIT:       3355 MISS:      28207 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     173046 HIT:     172797 MISS:        249 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      21082 HIT:       4223 MISS:      16859 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 96.87 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       7595
  ROW_BUFFER_MISS:     246062
  AVG DBUS CONGESTED CYCLE: 4.752
Channel 0 WQ ROW_BUFFER_HIT:      15643
  ROW_BUFFER_MISS:     150505
  FULL:          0
Channel 0 REFRESHES ISSUED:      10625

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       180706        30487         9055         9782
---------------------------------------------------------------
  STLB miss resolved @ L1D                0           36          145          647         6097
  STLB miss resolved @ L2C                0           16          128          510         1287
  STLB miss resolved @ LLC                0           35          201         1793         1598
  STLB miss resolved @ MEM                0           33          341         1986        11267

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level              58957         7713       127621         6344         3214
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            8           75          310          616
  STLB miss resolved @ L2C                0            5           50          199          252
  STLB miss resolved @ LLC                0           13           88          940          422
  STLB miss resolved @ MEM                0           13          114         1096         3151
[2025-09-16 21:36:19] END   suite=cs trace=nutch_phase3_core0 (rc=0)
