<profile>

<section name = "Vivado HLS Report for 'rasterization1_even_s'" level="0">
<item name = "Date">Sun Dec 20 18:50:40 2020
</item>
<item name = "Version">2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)</item>
<item name = "Project">rendering</item>
<item name = "Solution">data_redir_m</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00, 8.295, 1.25</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">4, 4, 4, 4, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, 3, -, -</column>
<column name="Expression">-, -, 0, 406</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">-, -, -, -</column>
<column name="Memory">-, -, -, -</column>
<column name="Multiplexer">-, -, -, 103</column>
<column name="Register">-, -, 295, -</column>
<specialColumn name="Available">280, 220, 106400, 53200</specialColumn>
<specialColumn name="Utilization (%)">0, 1, ~0, ~0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
<column name="data_redir_m_am_sbkb_U20">data_redir_m_am_sbkb, (i0 - i1) * i2</column>
<column name="data_redir_m_am_sbkb_U21">data_redir_m_am_sbkb, (i0 - i1) * i2</column>
<column name="data_redir_m_am_scud_U22">data_redir_m_am_scud, (i0 - i1) * i2</column>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="storemerge_fu_456_p2">+, 0, 0, 39, 32, 3</column>
<column name="r_V_12_fu_134_p2">-, 0, 0, 15, 9, 9</column>
<column name="r_V_15_fu_151_p2">-, 0, 0, 25, 18, 18</column>
<column name="r_V_9_fu_109_p2">-, 0, 0, 15, 9, 9</column>
<column name="r_V_fu_397_p2">-, 0, 0, 15, 9, 9</column>
<column name="tmp_6_fu_381_p2">-, 0, 0, 15, 8, 8</column>
<column name="tmp_1_i2_fu_310_p2">icmp, 0, 0, 11, 8, 8</column>
<column name="tmp_1_i_fu_234_p2">icmp, 0, 0, 11, 8, 8</column>
<column name="tmp_2_i2_fu_348_p2">icmp, 0, 0, 11, 8, 8</column>
<column name="tmp_2_i_fu_272_p2">icmp, 0, 0, 11, 8, 8</column>
<column name="tmp_i4_11_fu_262_p2">icmp, 0, 0, 11, 8, 8</column>
<column name="tmp_i4_fu_258_p2">icmp, 0, 0, 11, 8, 8</column>
<column name="tmp_i5_12_fu_300_p2">icmp, 0, 0, 11, 8, 8</column>
<column name="tmp_i5_fu_296_p2">icmp, 0, 0, 11, 8, 8</column>
<column name="tmp_i6_13_fu_338_p2">icmp, 0, 0, 11, 8, 8</column>
<column name="tmp_i6_fu_334_p2">icmp, 0, 0, 11, 8, 8</column>
<column name="tmp_i_10_fu_224_p2">icmp, 0, 0, 11, 8, 8</column>
<column name="tmp_i_fu_220_p2">icmp, 0, 0, 11, 8, 8</column>
<column name="tmp_s_fu_155_p2">icmp, 0, 0, 18, 17, 17</column>
<column name="ap_block_state2_io">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state5_io">or, 0, 0, 2, 1, 1</column>
<column name="agg_result_V_i4_fu_282_p3">select, 0, 0, 8, 1, 8</column>
<column name="agg_result_V_i5_fu_320_p3">select, 0, 0, 8, 1, 8</column>
<column name="agg_result_V_i6_fu_358_p3">select, 0, 0, 8, 1, 8</column>
<column name="agg_result_V_i_fu_244_p3">select, 0, 0, 8, 1, 8</column>
<column name="in0_V_in2_V_i4_fu_266_p3">select, 0, 0, 8, 1, 8</column>
<column name="in0_V_in2_V_i5_fu_304_p3">select, 0, 0, 8, 1, 8</column>
<column name="in0_V_in2_V_i6_fu_342_p3">select, 0, 0, 8, 1, 8</column>
<column name="in0_V_in2_V_i_fu_228_p3">select, 0, 0, 8, 1, 8</column>
<column name="in1_V_in2_V_i4_fu_276_p3">select, 0, 0, 8, 1, 8</column>
<column name="in1_V_in2_V_i5_fu_314_p3">select, 0, 0, 8, 1, 8</column>
<column name="in1_V_in2_V_i6_fu_352_p3">select, 0, 0, 8, 1, 8</column>
<column name="in1_V_in2_V_i_fu_238_p3">select, 0, 0, 8, 1, 8</column>
<column name="triangle_2d_same_x0_s_fu_183_p3">select, 0, 0, 8, 1, 8</column>
<column name="triangle_2d_same_x1_s_fu_195_p3">select, 0, 0, 8, 1, 8</column>
<column name="triangle_2d_same_y0_s_fu_189_p3">select, 0, 0, 8, 1, 8</column>
<column name="triangle_2d_same_y1_s_fu_201_p3">select, 0, 0, 8, 1, 8</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="Output_1_V_V">44, 9, 32, 288</column>
<column name="Output_1_V_V_blk_n">9, 2, 1, 2</column>
<column name="ap_NS_fsm">41, 8, 1, 8</column>
<column name="ap_sig_ioackin_Output_1_V_V_ap_ack">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="agg_result_V_i4_reg_655">8, 0, 8, 0</column>
<column name="agg_result_V_i5_reg_662">8, 0, 8, 0</column>
<column name="agg_result_V_i6_reg_668">8, 0, 8, 0</column>
<column name="agg_result_V_i_reg_648">8, 0, 8, 0</column>
<column name="ap_CS_fsm">7, 0, 7, 0</column>
<column name="ap_reg_ioackin_Output_1_V_V_ap_ack">1, 0, 1, 0</column>
<column name="data_redir_m_out_2">32, 0, 32, 0</column>
<column name="data_redir_m_out_2_l_reg_602">32, 0, 32, 0</column>
<column name="max_index_V_0">16, 0, 16, 0</column>
<column name="max_min_V_0">8, 0, 8, 0</column>
<column name="max_min_V_0_load_reg_587">8, 0, 8, 0</column>
<column name="max_min_V_1">8, 0, 8, 0</column>
<column name="max_min_V_1_load_reg_592">8, 0, 8, 0</column>
<column name="max_min_V_2">8, 0, 8, 0</column>
<column name="max_min_V_2_load_reg_597">8, 0, 8, 0</column>
<column name="max_min_V_3">8, 0, 8, 0</column>
<column name="max_min_V_4">8, 0, 8, 0</column>
<column name="r_V_11_reg_558">18, 0, 18, 0</column>
<column name="r_V_14_reg_568">18, 0, 18, 0</column>
<column name="tmp_10_reg_573">17, 0, 17, 0</column>
<column name="tmp_6_reg_674">8, 0, 8, 0</column>
<column name="tmp_reg_563">17, 0, 17, 0</column>
<column name="tmp_s_reg_583">1, 0, 1, 0</column>
<column name="triangle_2d_same_x0_s_reg_607">8, 0, 8, 0</column>
<column name="triangle_2d_same_x1_s_reg_627">8, 0, 8, 0</column>
<column name="triangle_2d_same_y0_s_reg_617">8, 0, 8, 0</column>
<column name="triangle_2d_same_y1_s_reg_637">8, 0, 8, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, rasterization1_even_, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, rasterization1_even_, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, rasterization1_even_, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, rasterization1_even_, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, rasterization1_even_, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, rasterization1_even_, return value</column>
<column name="triangle_2d_x0_V">in, 8, ap_none, triangle_2d_x0_V, scalar</column>
<column name="triangle_2d_y0_V">in, 8, ap_none, triangle_2d_y0_V, scalar</column>
<column name="triangle_2d_x1_V">in, 8, ap_none, triangle_2d_x1_V, scalar</column>
<column name="triangle_2d_y1_V">in, 8, ap_none, triangle_2d_y1_V, scalar</column>
<column name="triangle_2d_x2_V">in, 8, ap_none, triangle_2d_x2_V, scalar</column>
<column name="triangle_2d_y2_V">in, 8, ap_none, triangle_2d_y2_V, scalar</column>
<column name="triangle_2d_z_V">in, 8, ap_none, triangle_2d_z_V, scalar</column>
<column name="Output_1_V_V">out, 32, ap_hs, Output_1_V_V, pointer</column>
<column name="Output_1_V_V_ap_vld">out, 1, ap_hs, Output_1_V_V, pointer</column>
<column name="Output_1_V_V_ap_ack">in, 1, ap_hs, Output_1_V_V, pointer</column>
</table>
</item>
</section>
</profile>
