{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1617620325662 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1617620325662 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 05 06:58:45 2021 " "Processing started: Mon Apr 05 06:58:45 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1617620325662 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617620325662 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off demo_v2 -c top " "Command: quartus_map --read_settings_files=on --write_settings_files=off demo_v2 -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617620325662 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1617620326690 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1617620326690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "generated_project/vga/ip_vga_pll_altera.v 1 1 " "Found 1 design units, including 1 entities, in source file generated_project/vga/ip_vga_pll_altera.v" { { "Info" "ISGN_ENTITY_NAME" "1 IP_VGA_PLL_Altera " "Found entity 1: IP_VGA_PLL_Altera" {  } { { "generated_project/VGA/IP_VGA_PLL_Altera.v" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/VGA/IP_VGA_PLL_Altera.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617620336536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617620336536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "generated_project/vga/ip_vga_main.sv 1 1 " "Found 1 design units, including 1 entities, in source file generated_project/vga/ip_vga_main.sv" { { "Info" "ISGN_ENTITY_NAME" "1 IP_VGA_Main " "Found entity 1: IP_VGA_Main" {  } { { "generated_project/VGA/IP_VGA_Main.sv" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/VGA/IP_VGA_Main.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617620336552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617620336552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "generated_project/vga/ip_vga_if.sv 1 1 " "Found 1 design units, including 1 entities, in source file generated_project/vga/ip_vga_if.sv" { { "Info" "ISGN_ENTITY_NAME" "1 IP_VGA_IF " "Found entity 1: IP_VGA_IF" {  } { { "generated_project/VGA/IP_VGA_IF.sv" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/VGA/IP_VGA_IF.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617620336567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617620336567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "generated_project/vga/ip_vga_asyncram_altera.sv 1 1 " "Found 1 design units, including 1 entities, in source file generated_project/vga/ip_vga_asyncram_altera.sv" { { "Info" "ISGN_ENTITY_NAME" "1 IP_VGA_AsyncRam_Altera " "Found entity 1: IP_VGA_AsyncRam_Altera" {  } { { "generated_project/VGA/IP_VGA_AsyncRam_Altera.sv" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/VGA/IP_VGA_AsyncRam_Altera.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617620336583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617620336583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "generated_project/memory/mem10k_megafunction.v 1 1 " "Found 1 design units, including 1 entities, in source file generated_project/memory/mem10k_megafunction.v" { { "Info" "ISGN_ENTITY_NAME" "1 mem10k_megafunction " "Found entity 1: mem10k_megafunction" {  } { { "generated_project/Memory/mem10k_megafunction.v" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/Memory/mem10k_megafunction.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617620336599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617620336599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "generated_project/memory/mem_m10k.sv 1 1 " "Found 1 design units, including 1 entities, in source file generated_project/memory/mem_m10k.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mem_m10k " "Found entity 1: mem_m10k" {  } { { "generated_project/Memory/mem_m10k.sv" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/Memory/mem_m10k.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617620336614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617620336614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "generated_project/gpio/ip_gpio_main.sv 1 1 " "Found 1 design units, including 1 entities, in source file generated_project/gpio/ip_gpio_main.sv" { { "Info" "ISGN_ENTITY_NAME" "1 IP_GPIO_Main " "Found entity 1: IP_GPIO_Main" {  } { { "generated_project/GPIO/IP_GPIO_Main.sv" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/GPIO/IP_GPIO_Main.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617620336614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617620336614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "generated_project/gpio/ip_gpio_if.sv 1 1 " "Found 1 design units, including 1 entities, in source file generated_project/gpio/ip_gpio_if.sv" { { "Info" "ISGN_ENTITY_NAME" "1 IP_GPIO_IF " "Found entity 1: IP_GPIO_IF" {  } { { "generated_project/GPIO/IP_GPIO_IF.sv" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/GPIO/IP_GPIO_IF.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617620336630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617620336630 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.sv(300) " "Verilog HDL warning at picorv32.sv(300): extended using \"x\" or \"z\"" {  } { { "generated_project/CPU/picorv32.sv" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/CPU/picorv32.sv" 300 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1617620336630 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.sv(320) " "Verilog HDL warning at picorv32.sv(320): extended using \"x\" or \"z\"" {  } { { "generated_project/CPU/picorv32.sv" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/CPU/picorv32.sv" 320 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1617620336630 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.sv(327) " "Verilog HDL warning at picorv32.sv(327): extended using \"x\" or \"z\"" {  } { { "generated_project/CPU/picorv32.sv" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/CPU/picorv32.sv" 327 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1617620336630 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "parallel_case generated_project/CPU/picorv32.sv(331) " "Unrecognized synthesis attribute \"parallel_case\" at generated_project/CPU/picorv32.sv(331)" {  } { { "generated_project/CPU/picorv32.sv" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/CPU/picorv32.sv" 331 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1617620336630 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.sv(386) " "Verilog HDL warning at picorv32.sv(386): extended using \"x\" or \"z\"" {  } { { "generated_project/CPU/picorv32.sv" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/CPU/picorv32.sv" 386 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1617620336646 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.sv(388) " "Verilog HDL warning at picorv32.sv(388): extended using \"x\" or \"z\"" {  } { { "generated_project/CPU/picorv32.sv" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/CPU/picorv32.sv" 388 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1617620336646 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "full_case generated_project/CPU/picorv32.sv(402) " "Unrecognized synthesis attribute \"full_case\" at generated_project/CPU/picorv32.sv(402)" {  } { { "generated_project/CPU/picorv32.sv" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/CPU/picorv32.sv" 402 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1617620336646 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.sv(1036) " "Verilog HDL warning at picorv32.sv(1036): extended using \"x\" or \"z\"" {  } { { "generated_project/CPU/picorv32.sv" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/CPU/picorv32.sv" 1036 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1617620336646 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "parallel_case generated_project/CPU/picorv32.sv(1116) " "Unrecognized synthesis attribute \"parallel_case\" at generated_project/CPU/picorv32.sv(1116)" {  } { { "generated_project/CPU/picorv32.sv" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/CPU/picorv32.sv" 1116 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1617620336646 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.sv(1245) " "Verilog HDL warning at picorv32.sv(1245): extended using \"x\" or \"z\"" {  } { { "generated_project/CPU/picorv32.sv" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/CPU/picorv32.sv" 1245 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1617620336646 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "parallel_case generated_project/CPU/picorv32.sv(1246) " "Unrecognized synthesis attribute \"parallel_case\" at generated_project/CPU/picorv32.sv(1246)" {  } { { "generated_project/CPU/picorv32.sv" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/CPU/picorv32.sv" 1246 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1617620336646 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "full_case generated_project/CPU/picorv32.sv(1246) " "Unrecognized synthesis attribute \"full_case\" at generated_project/CPU/picorv32.sv(1246)" {  } { { "generated_project/CPU/picorv32.sv" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/CPU/picorv32.sv" 1246 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1617620336646 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.sv(1262) " "Verilog HDL warning at picorv32.sv(1262): extended using \"x\" or \"z\"" {  } { { "generated_project/CPU/picorv32.sv" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/CPU/picorv32.sv" 1262 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1617620336646 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "parallel_case generated_project/CPU/picorv32.sv(1263) " "Unrecognized synthesis attribute \"parallel_case\" at generated_project/CPU/picorv32.sv(1263)" {  } { { "generated_project/CPU/picorv32.sv" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/CPU/picorv32.sv" 1263 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1617620336646 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "full_case generated_project/CPU/picorv32.sv(1263) " "Unrecognized synthesis attribute \"full_case\" at generated_project/CPU/picorv32.sv(1263)" {  } { { "generated_project/CPU/picorv32.sv" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/CPU/picorv32.sv" 1263 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1617620336646 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.sv(1306) " "Verilog HDL warning at picorv32.sv(1306): extended using \"x\" or \"z\"" {  } { { "generated_project/CPU/picorv32.sv" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/CPU/picorv32.sv" 1306 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1617620336646 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "parallel_case generated_project/CPU/picorv32.sv(1309) " "Unrecognized synthesis attribute \"parallel_case\" at generated_project/CPU/picorv32.sv(1309)" {  } { { "generated_project/CPU/picorv32.sv" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/CPU/picorv32.sv" 1309 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1617620336646 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.sv(1344) " "Verilog HDL warning at picorv32.sv(1344): extended using \"x\" or \"z\"" {  } { { "generated_project/CPU/picorv32.sv" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/CPU/picorv32.sv" 1344 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1617620336646 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.sv(1399) " "Verilog HDL warning at picorv32.sv(1399): extended using \"x\" or \"z\"" {  } { { "generated_project/CPU/picorv32.sv" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/CPU/picorv32.sv" 1399 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1617620336646 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.sv(1400) " "Verilog HDL warning at picorv32.sv(1400): extended using \"x\" or \"z\"" {  } { { "generated_project/CPU/picorv32.sv" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/CPU/picorv32.sv" 1400 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1617620336646 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.sv(1412) " "Verilog HDL warning at picorv32.sv(1412): extended using \"x\" or \"z\"" {  } { { "generated_project/CPU/picorv32.sv" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/CPU/picorv32.sv" 1412 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1617620336646 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.sv(1413) " "Verilog HDL warning at picorv32.sv(1413): extended using \"x\" or \"z\"" {  } { { "generated_project/CPU/picorv32.sv" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/CPU/picorv32.sv" 1413 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1617620336646 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.sv(1431) " "Verilog HDL warning at picorv32.sv(1431): extended using \"x\" or \"z\"" {  } { { "generated_project/CPU/picorv32.sv" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/CPU/picorv32.sv" 1431 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1617620336646 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.sv(1432) " "Verilog HDL warning at picorv32.sv(1432): extended using \"x\" or \"z\"" {  } { { "generated_project/CPU/picorv32.sv" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/CPU/picorv32.sv" 1432 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1617620336646 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.sv(1435) " "Verilog HDL warning at picorv32.sv(1435): extended using \"x\" or \"z\"" {  } { { "generated_project/CPU/picorv32.sv" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/CPU/picorv32.sv" 1435 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1617620336646 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.sv(1450) " "Verilog HDL warning at picorv32.sv(1450): extended using \"x\" or \"z\"" {  } { { "generated_project/CPU/picorv32.sv" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/CPU/picorv32.sv" 1450 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1617620336646 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "parallel_case generated_project/CPU/picorv32.sv(1480) " "Unrecognized synthesis attribute \"parallel_case\" at generated_project/CPU/picorv32.sv(1480)" {  } { { "generated_project/CPU/picorv32.sv" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/CPU/picorv32.sv" 1480 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1617620336646 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "full_case generated_project/CPU/picorv32.sv(1480) " "Unrecognized synthesis attribute \"full_case\" at generated_project/CPU/picorv32.sv(1480)" {  } { { "generated_project/CPU/picorv32.sv" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/CPU/picorv32.sv" 1480 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1617620336646 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "parallel_case generated_project/CPU/picorv32.sv(1492) " "Unrecognized synthesis attribute \"parallel_case\" at generated_project/CPU/picorv32.sv(1492)" {  } { { "generated_project/CPU/picorv32.sv" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/CPU/picorv32.sv" 1492 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1617620336646 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.sv(1575) " "Verilog HDL warning at picorv32.sv(1575): extended using \"x\" or \"z\"" {  } { { "generated_project/CPU/picorv32.sv" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/CPU/picorv32.sv" 1575 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1617620336646 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.sv(1576) " "Verilog HDL warning at picorv32.sv(1576): extended using \"x\" or \"z\"" {  } { { "generated_project/CPU/picorv32.sv" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/CPU/picorv32.sv" 1576 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1617620336646 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "parallel_case generated_project/CPU/picorv32.sv(1578) " "Unrecognized synthesis attribute \"parallel_case\" at generated_project/CPU/picorv32.sv(1578)" {  } { { "generated_project/CPU/picorv32.sv" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/CPU/picorv32.sv" 1578 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1617620336646 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "parallel_case generated_project/CPU/picorv32.sv(1622) " "Unrecognized synthesis attribute \"parallel_case\" at generated_project/CPU/picorv32.sv(1622)" {  } { { "generated_project/CPU/picorv32.sv" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/CPU/picorv32.sv" 1622 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1617620336646 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "full_case generated_project/CPU/picorv32.sv(1622) " "Unrecognized synthesis attribute \"full_case\" at generated_project/CPU/picorv32.sv(1622)" {  } { { "generated_project/CPU/picorv32.sv" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/CPU/picorv32.sv" 1622 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1617620336646 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "parallel_case generated_project/CPU/picorv32.sv(1730) " "Unrecognized synthesis attribute \"parallel_case\" at generated_project/CPU/picorv32.sv(1730)" {  } { { "generated_project/CPU/picorv32.sv" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/CPU/picorv32.sv" 1730 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1617620336646 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "parallel_case generated_project/CPU/picorv32.sv(1761) " "Unrecognized synthesis attribute \"parallel_case\" at generated_project/CPU/picorv32.sv(1761)" {  } { { "generated_project/CPU/picorv32.sv" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/CPU/picorv32.sv" 1761 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1617620336646 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "parallel_case generated_project/CPU/picorv32.sv(1831) " "Unrecognized synthesis attribute \"parallel_case\" at generated_project/CPU/picorv32.sv(1831)" {  } { { "generated_project/CPU/picorv32.sv" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/CPU/picorv32.sv" 1831 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1617620336646 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "full_case generated_project/CPU/picorv32.sv(1831) " "Unrecognized synthesis attribute \"full_case\" at generated_project/CPU/picorv32.sv(1831)" {  } { { "generated_project/CPU/picorv32.sv" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/CPU/picorv32.sv" 1831 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1617620336646 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "parallel_case generated_project/CPU/picorv32.sv(1839) " "Unrecognized synthesis attribute \"parallel_case\" at generated_project/CPU/picorv32.sv(1839)" {  } { { "generated_project/CPU/picorv32.sv" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/CPU/picorv32.sv" 1839 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1617620336646 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "full_case generated_project/CPU/picorv32.sv(1839) " "Unrecognized synthesis attribute \"full_case\" at generated_project/CPU/picorv32.sv(1839)" {  } { { "generated_project/CPU/picorv32.sv" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/CPU/picorv32.sv" 1839 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1617620336646 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "parallel_case generated_project/CPU/picorv32.sv(1854) " "Unrecognized synthesis attribute \"parallel_case\" at generated_project/CPU/picorv32.sv(1854)" {  } { { "generated_project/CPU/picorv32.sv" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/CPU/picorv32.sv" 1854 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1617620336646 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "full_case generated_project/CPU/picorv32.sv(1854) " "Unrecognized synthesis attribute \"full_case\" at generated_project/CPU/picorv32.sv(1854)" {  } { { "generated_project/CPU/picorv32.sv" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/CPU/picorv32.sv" 1854 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1617620336646 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "parallel_case generated_project/CPU/picorv32.sv(1879) " "Unrecognized synthesis attribute \"parallel_case\" at generated_project/CPU/picorv32.sv(1879)" {  } { { "generated_project/CPU/picorv32.sv" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/CPU/picorv32.sv" 1879 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1617620336646 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "full_case generated_project/CPU/picorv32.sv(1879) " "Unrecognized synthesis attribute \"full_case\" at generated_project/CPU/picorv32.sv(1879)" {  } { { "generated_project/CPU/picorv32.sv" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/CPU/picorv32.sv" 1879 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1617620336646 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "parallel_case generated_project/CPU/picorv32.sv(1896) " "Unrecognized synthesis attribute \"parallel_case\" at generated_project/CPU/picorv32.sv(1896)" {  } { { "generated_project/CPU/picorv32.sv" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/CPU/picorv32.sv" 1896 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1617620336646 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "full_case generated_project/CPU/picorv32.sv(1896) " "Unrecognized synthesis attribute \"full_case\" at generated_project/CPU/picorv32.sv(1896)" {  } { { "generated_project/CPU/picorv32.sv" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/CPU/picorv32.sv" 1896 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1617620336646 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.sv(1969) " "Verilog HDL warning at picorv32.sv(1969): extended using \"x\" or \"z\"" {  } { { "generated_project/CPU/picorv32.sv" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/CPU/picorv32.sv" 1969 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1617620336646 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "picorv32.sv(1397) " "Verilog HDL information at picorv32.sv(1397): always construct contains both blocking and non-blocking assignments" {  } { { "generated_project/CPU/picorv32.sv" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/CPU/picorv32.sv" 1397 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1617620336646 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.sv(2462) " "Verilog HDL warning at picorv32.sv(2462): extended using \"x\" or \"z\"" {  } { { "generated_project/CPU/picorv32.sv" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/CPU/picorv32.sv" 2462 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1617620336646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "generated_project/cpu/picorv32.sv 8 8 " "Found 8 design units, including 8 entities, in source file generated_project/cpu/picorv32.sv" { { "Info" "ISGN_ENTITY_NAME" "1 picorv32 " "Found entity 1: picorv32" {  } { { "generated_project/CPU/picorv32.sv" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/CPU/picorv32.sv" 62 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617620336646 ""} { "Info" "ISGN_ENTITY_NAME" "2 picorv32_regs " "Found entity 2: picorv32_regs" {  } { { "generated_project/CPU/picorv32.sv" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/CPU/picorv32.sv" 2169 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617620336646 ""} { "Info" "ISGN_ENTITY_NAME" "3 picorv32_pcpi_mul " "Found entity 3: picorv32_pcpi_mul" {  } { { "generated_project/CPU/picorv32.sv" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/CPU/picorv32.sv" 2192 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617620336646 ""} { "Info" "ISGN_ENTITY_NAME" "4 picorv32_pcpi_fast_mul " "Found entity 4: picorv32_pcpi_fast_mul" {  } { { "generated_project/CPU/picorv32.sv" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/CPU/picorv32.sv" 2313 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617620336646 ""} { "Info" "ISGN_ENTITY_NAME" "5 picorv32_pcpi_div " "Found entity 5: picorv32_pcpi_div" {  } { { "generated_project/CPU/picorv32.sv" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/CPU/picorv32.sv" 2415 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617620336646 ""} { "Info" "ISGN_ENTITY_NAME" "6 picorv32_axi " "Found entity 6: picorv32_axi" {  } { { "generated_project/CPU/picorv32.sv" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/CPU/picorv32.sv" 2512 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617620336646 ""} { "Info" "ISGN_ENTITY_NAME" "7 picorv32_axi_adapter " "Found entity 7: picorv32_axi_adapter" {  } { { "generated_project/CPU/picorv32.sv" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/CPU/picorv32.sv" 2737 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617620336646 ""} { "Info" "ISGN_ENTITY_NAME" "8 picorv32_wb " "Found entity 8: picorv32_wb" {  } { { "generated_project/CPU/picorv32.sv" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/CPU/picorv32.sv" 2836 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617620336646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617620336646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "generated_project/axi/interfaces.sv 3 3 " "Found 3 design units, including 3 entities, in source file generated_project/axi/interfaces.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Simple_Worker_Mem_IF " "Found entity 1: Simple_Worker_Mem_IF" {  } { { "generated_project/AXI/Interfaces.sv" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/AXI/Interfaces.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617620336661 ""} { "Info" "ISGN_ENTITY_NAME" "2 Simple_Manager_Mem_IF " "Found entity 2: Simple_Manager_Mem_IF" {  } { { "generated_project/AXI/Interfaces.sv" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/AXI/Interfaces.sv" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617620336661 ""} { "Info" "ISGN_ENTITY_NAME" "3 AXI5_Lite_IF " "Found entity 3: AXI5_Lite_IF" {  } { { "generated_project/AXI/Interfaces.sv" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/AXI/Interfaces.sv" 149 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617620336661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617620336661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "generated_project/axi/controller_worker.sv 1 1 " "Found 1 design units, including 1 entities, in source file generated_project/axi/controller_worker.sv" { { "Info" "ISGN_ENTITY_NAME" "1 AXI_Controller_Worker " "Found entity 1: AXI_Controller_Worker" {  } { { "generated_project/AXI/controller_worker.sv" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/AXI/controller_worker.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617620336677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617620336677 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "araddr_latched ARADDR_LATCHED demo_project.sv(242) " "Verilog HDL Declaration information at demo_project.sv(242): object \"araddr_latched\" differs only in case from object \"ARADDR_LATCHED\" in the same scope" {  } { { "demo_project.sv" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/demo_project.sv" 242 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1617620336677 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "awaddr_latched AWADDR_LATCHED demo_project.sv(246) " "Verilog HDL Declaration information at demo_project.sv(246): object \"awaddr_latched\" differs only in case from object \"AWADDR_LATCHED\" in the same scope" {  } { { "demo_project.sv" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/demo_project.sv" 246 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1617620336692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demo_project.sv 2 2 " "Found 2 design units, including 2 entities, in source file demo_project.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "demo_project.sv" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/demo_project.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617620336692 ""} { "Info" "ISGN_ENTITY_NAME" "2 AXI_Interconnect " "Found entity 2: AXI_Interconnect" {  } { { "demo_project.sv" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/demo_project.sv" 204 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617620336692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617620336692 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1617620336912 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 demo_project.sv(62) " "Verilog HDL assignment warning at demo_project.sv(62): truncated value with size 32 to match size of target (9)" {  } { { "demo_project.sv" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/demo_project.sv" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1617620336927 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 demo_project.sv(69) " "Verilog HDL assignment warning at demo_project.sv(69): truncated value with size 32 to match size of target (7)" {  } { { "demo_project.sv" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/demo_project.sv" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1617620336927 "|top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AXI5_Lite_IF AXI5_Lite_IF:M_IF " "Elaborating entity \"AXI5_Lite_IF\" for hierarchy \"AXI5_Lite_IF:M_IF\"" {  } { { "demo_project.sv" "M_IF" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/demo_project.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617620337099 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "AXI5_Lite_IF " "Entity \"AXI5_Lite_IF\" contains only dangling pins" {  } { { "demo_project.sv" "M_IF" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/demo_project.sv" 19 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1617620337099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Simple_Worker_Mem_IF Simple_Worker_Mem_IF:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_if0 " "Elaborating entity \"Simple_Worker_Mem_IF\" for hierarchy \"Simple_Worker_Mem_IF:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_if0\"" {  } { { "demo_project.sv" "mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_if0" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/demo_project.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617620337114 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "Simple_Worker_Mem_IF " "Entity \"Simple_Worker_Mem_IF\" contains only dangling pins" {  } { { "demo_project.sv" "mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_if0" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/demo_project.sv" 23 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1617620337130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IP_VGA_IF IP_VGA_IF:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_if1 " "Elaborating entity \"IP_VGA_IF\" for hierarchy \"IP_VGA_IF:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_if1\"" {  } { { "demo_project.sv" "IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_if1" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/demo_project.sv" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617620337130 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "IP_VGA_IF " "Entity \"IP_VGA_IF\" contains only dangling pins" {  } { { "demo_project.sv" "IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_if1" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/demo_project.sv" 29 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1617620337146 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IP_GPIO_IF IP_GPIO_IF:IP_GPIO_Main_EDCBA89957144E9786243CBAB6035F9B_if1 " "Elaborating entity \"IP_GPIO_IF\" for hierarchy \"IP_GPIO_IF:IP_GPIO_Main_EDCBA89957144E9786243CBAB6035F9B_if1\"" {  } { { "demo_project.sv" "IP_GPIO_Main_EDCBA89957144E9786243CBAB6035F9B_if1" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/demo_project.sv" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617620337161 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "IP_GPIO_IF " "Entity \"IP_GPIO_IF\" contains only dangling pins" {  } { { "demo_project.sv" "IP_GPIO_Main_EDCBA89957144E9786243CBAB6035F9B_if1" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/demo_project.sv" 46 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1617620337161 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "picorv32_axi picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A " "Elaborating entity \"picorv32_axi\" for hierarchy \"picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A\"" {  } { { "demo_project.sv" "picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/demo_project.sv" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617620337177 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "picorv32_axi_adapter picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A\|picorv32_axi_adapter:axi_adapter " "Elaborating entity \"picorv32_axi_adapter\" for hierarchy \"picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A\|picorv32_axi_adapter:axi_adapter\"" {  } { { "generated_project/CPU/picorv32.sv" "axi_adapter" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/CPU/picorv32.sv" 2652 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617620337208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "picorv32 picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A\|picorv32:picorv32_core " "Elaborating entity \"picorv32\" for hierarchy \"picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A\|picorv32:picorv32_core\"" {  } { { "generated_project/CPU/picorv32.sv" "picorv32_core" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/CPU/picorv32.sv" 2729 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617620337224 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dbg_insn_addr picorv32.sv(181) " "Verilog HDL or VHDL warning at picorv32.sv(181): object \"dbg_insn_addr\" assigned a value but never read" {  } { { "generated_project/CPU/picorv32.sv" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/CPU/picorv32.sv" 181 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1617620337239 "|top|picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dbg_mem_valid picorv32.sv(183) " "Verilog HDL or VHDL warning at picorv32.sv(183): object \"dbg_mem_valid\" assigned a value but never read" {  } { { "generated_project/CPU/picorv32.sv" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/CPU/picorv32.sv" 183 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1617620337239 "|top|picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dbg_mem_instr picorv32.sv(184) " "Verilog HDL or VHDL warning at picorv32.sv(184): object \"dbg_mem_instr\" assigned a value but never read" {  } { { "generated_project/CPU/picorv32.sv" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/CPU/picorv32.sv" 184 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1617620337239 "|top|picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dbg_mem_ready picorv32.sv(185) " "Verilog HDL or VHDL warning at picorv32.sv(185): object \"dbg_mem_ready\" assigned a value but never read" {  } { { "generated_project/CPU/picorv32.sv" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/CPU/picorv32.sv" 185 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1617620337239 "|top|picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dbg_mem_addr picorv32.sv(186) " "Verilog HDL or VHDL warning at picorv32.sv(186): object \"dbg_mem_addr\" assigned a value but never read" {  } { { "generated_project/CPU/picorv32.sv" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/CPU/picorv32.sv" 186 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1617620337239 "|top|picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dbg_mem_wdata picorv32.sv(187) " "Verilog HDL or VHDL warning at picorv32.sv(187): object \"dbg_mem_wdata\" assigned a value but never read" {  } { { "generated_project/CPU/picorv32.sv" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/CPU/picorv32.sv" 187 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1617620337239 "|top|picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dbg_mem_wstrb picorv32.sv(188) " "Verilog HDL or VHDL warning at picorv32.sv(188): object \"dbg_mem_wstrb\" assigned a value but never read" {  } { { "generated_project/CPU/picorv32.sv" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/CPU/picorv32.sv" 188 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1617620337239 "|top|picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dbg_mem_rdata picorv32.sv(189) " "Verilog HDL or VHDL warning at picorv32.sv(189): object \"dbg_mem_rdata\" assigned a value but never read" {  } { { "generated_project/CPU/picorv32.sv" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/CPU/picorv32.sv" 189 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1617620337239 "|top|picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mem_busy picorv32.sv(375) " "Verilog HDL or VHDL warning at picorv32.sv(375): object \"mem_busy\" assigned a value but never read" {  } { { "generated_project/CPU/picorv32.sv" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/CPU/picorv32.sv" 375 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1617620337239 "|top|picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dbg_rs1val picorv32.sv(695) " "Verilog HDL or VHDL warning at picorv32.sv(695): object \"dbg_rs1val\" assigned a value but never read" {  } { { "generated_project/CPU/picorv32.sv" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/CPU/picorv32.sv" 695 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1617620337239 "|top|picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dbg_rs2val picorv32.sv(696) " "Verilog HDL or VHDL warning at picorv32.sv(696): object \"dbg_rs2val\" assigned a value but never read" {  } { { "generated_project/CPU/picorv32.sv" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/CPU/picorv32.sv" 696 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1617620337239 "|top|picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dbg_rs1val_valid picorv32.sv(697) " "Verilog HDL or VHDL warning at picorv32.sv(697): object \"dbg_rs1val_valid\" assigned a value but never read" {  } { { "generated_project/CPU/picorv32.sv" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/CPU/picorv32.sv" 697 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1617620337239 "|top|picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dbg_rs2val_valid picorv32.sv(698) " "Verilog HDL or VHDL warning at picorv32.sv(698): object \"dbg_rs2val_valid\" assigned a value but never read" {  } { { "generated_project/CPU/picorv32.sv" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/CPU/picorv32.sv" 698 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1617620337239 "|top|picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dbg_valid_insn picorv32.sv(767) " "Verilog HDL or VHDL warning at picorv32.sv(767): object \"dbg_valid_insn\" assigned a value but never read" {  } { { "generated_project/CPU/picorv32.sv" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/CPU/picorv32.sv" 767 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1617620337239 "|top|picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dbg_ascii_state picorv32.sv(1179) " "Verilog HDL or VHDL warning at picorv32.sv(1179): object \"dbg_ascii_state\" assigned a value but never read" {  } { { "generated_project/CPU/picorv32.sv" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/CPU/picorv32.sv" 1179 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1617620337239 "|top|picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core"}
{ "Warning" "WVRFX_L2_VERI_ASSUMED_INCOMPLETE_CASE" "picorv32.sv(332) " "Verilog HDL warning at picorv32.sv(332): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" {  } { { "generated_project/CPU/picorv32.sv" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/CPU/picorv32.sv" 332 0 0 } }  } 0 10763 "Verilog HDL warning at %1!s!: case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" 0 0 "Analysis & Synthesis" 0 -1 1617620337239 "|top|picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "picorv32.sv(332) " "Verilog HDL Case Statement warning at picorv32.sv(332): incomplete case statement has no default case item" {  } { { "generated_project/CPU/picorv32.sv" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/CPU/picorv32.sv" 332 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1617620337239 "|top|picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 picorv32.sv(617) " "Verilog HDL assignment warning at picorv32.sv(617): truncated value with size 32 to match size of target (2)" {  } { { "generated_project/CPU/picorv32.sv" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/CPU/picorv32.sv" 617 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1617620337239 "|top|picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 picorv32.sv(1240) " "Verilog HDL assignment warning at picorv32.sv(1240): truncated value with size 33 to match size of target (32)" {  } { { "generated_project/CPU/picorv32.sv" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/CPU/picorv32.sv" 1240 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1617620337286 "|top|picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 picorv32.sv(1245) " "Verilog HDL assignment warning at picorv32.sv(1245): truncated value with size 32 to match size of target (1)" {  } { { "generated_project/CPU/picorv32.sv" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/CPU/picorv32.sv" 1245 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1617620337286 "|top|picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core"}
{ "Warning" "WVRFX_L2_VERI_ASSUMED_INCOMPLETE_CASE" "picorv32.sv(1247) " "Verilog HDL warning at picorv32.sv(1247): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" {  } { { "generated_project/CPU/picorv32.sv" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/CPU/picorv32.sv" 1247 0 0 } }  } 0 10763 "Verilog HDL warning at %1!s!: case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" 0 0 "Analysis & Synthesis" 0 -1 1617620337286 "|top|picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core"}
{ "Warning" "WVRFX_L2_VERI_FULL_CASE_DIRECTIVE_EFFECTIVE" "picorv32.sv(1247) " "Verilog HDL Case Statement warning at picorv32.sv(1247): honored full_case synthesis attribute - differences between design synthesis and simulation may occur" {  } { { "generated_project/CPU/picorv32.sv" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/CPU/picorv32.sv" 1247 0 0 } }  } 0 10208 "Verilog HDL Case Statement warning at %1!s!: honored full_case synthesis attribute - differences between design synthesis and simulation may occur" 0 0 "Analysis & Synthesis" 0 -1 1617620337286 "|top|picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core"}
{ "Warning" "WVRFX_L2_VERI_ASSUMED_INCOMPLETE_CASE" "picorv32.sv(1264) " "Verilog HDL warning at picorv32.sv(1264): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" {  } { { "generated_project/CPU/picorv32.sv" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/CPU/picorv32.sv" 1264 0 0 } }  } 0 10763 "Verilog HDL warning at %1!s!: case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" 0 0 "Analysis & Synthesis" 0 -1 1617620337286 "|top|picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core"}
{ "Warning" "WVRFX_L2_VERI_FULL_CASE_DIRECTIVE_EFFECTIVE" "picorv32.sv(1264) " "Verilog HDL Case Statement warning at picorv32.sv(1264): honored full_case synthesis attribute - differences between design synthesis and simulation may occur" {  } { { "generated_project/CPU/picorv32.sv" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/CPU/picorv32.sv" 1264 0 0 } }  } 0 10208 "Verilog HDL Case Statement warning at %1!s!: honored full_case synthesis attribute - differences between design synthesis and simulation may occur" 0 0 "Analysis & Synthesis" 0 -1 1617620337286 "|top|picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core"}
{ "Warning" "WVRFX_L2_VERI_ASSUMED_INCOMPLETE_CASE" "picorv32.sv(1310) " "Verilog HDL warning at picorv32.sv(1310): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" {  } { { "generated_project/CPU/picorv32.sv" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/CPU/picorv32.sv" 1310 0 0 } }  } 0 10763 "Verilog HDL warning at %1!s!: case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" 0 0 "Analysis & Synthesis" 0 -1 1617620337286 "|top|picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "picorv32.sv(1310) " "Verilog HDL Case Statement warning at picorv32.sv(1310): incomplete case statement has no default case item" {  } { { "generated_project/CPU/picorv32.sv" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/CPU/picorv32.sv" 1310 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1617620337286 "|top|picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 picorv32.sv(1344) " "Verilog HDL assignment warning at picorv32.sv(1344): truncated value with size 32 to match size of target (5)" {  } { { "generated_project/CPU/picorv32.sv" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/CPU/picorv32.sv" 1344 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1617620337286 "|top|picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 picorv32.sv(1399) " "Verilog HDL assignment warning at picorv32.sv(1399): truncated value with size 32 to match size of target (5)" {  } { { "generated_project/CPU/picorv32.sv" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/CPU/picorv32.sv" 1399 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1617620337286 "|top|picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 picorv32.sv(1421) " "Verilog HDL assignment warning at picorv32.sv(1421): truncated value with size 32 to match size of target (4)" {  } { { "generated_project/CPU/picorv32.sv" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/CPU/picorv32.sv" 1421 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1617620337286 "|top|picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 picorv32.sv(1423) " "Verilog HDL assignment warning at picorv32.sv(1423): truncated value with size 32 to match size of target (4)" {  } { { "generated_project/CPU/picorv32.sv" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/CPU/picorv32.sv" 1423 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1617620337286 "|top|picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core"}
{ "Warning" "WVRFX_L2_VERI_ASSUMED_INCOMPLETE_CASE" "picorv32.sv(1493) " "Verilog HDL warning at picorv32.sv(1493): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" {  } { { "generated_project/CPU/picorv32.sv" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/CPU/picorv32.sv" 1493 0 0 } }  } 0 10763 "Verilog HDL warning at %1!s!: case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" 0 0 "Analysis & Synthesis" 0 -1 1617620337286 "|top|picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 picorv32.sv(1589) " "Verilog HDL assignment warning at picorv32.sv(1589): truncated value with size 32 to match size of target (5)" {  } { { "generated_project/CPU/picorv32.sv" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/CPU/picorv32.sv" 1589 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1617620337286 "|top|picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core"}
{ "Warning" "WVRFX_L2_VERI_ASSUMED_INCOMPLETE_CASE" "picorv32.sv(1623) " "Verilog HDL warning at picorv32.sv(1623): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" {  } { { "generated_project/CPU/picorv32.sv" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/CPU/picorv32.sv" 1623 0 0 } }  } 0 10763 "Verilog HDL warning at %1!s!: case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" 0 0 "Analysis & Synthesis" 0 -1 1617620337286 "|top|picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core"}
{ "Warning" "WVRFX_L2_VERI_FULL_CASE_DIRECTIVE_EFFECTIVE" "picorv32.sv(1623) " "Verilog HDL Case Statement warning at picorv32.sv(1623): honored full_case synthesis attribute - differences between design synthesis and simulation may occur" {  } { { "generated_project/CPU/picorv32.sv" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/CPU/picorv32.sv" 1623 0 0 } }  } 0 10208 "Verilog HDL Case Statement warning at %1!s!: honored full_case synthesis attribute - differences between design synthesis and simulation may occur" 0 0 "Analysis & Synthesis" 0 -1 1617620337286 "|top|picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 picorv32.sv(1726) " "Verilog HDL assignment warning at picorv32.sv(1726): truncated value with size 32 to match size of target (5)" {  } { { "generated_project/CPU/picorv32.sv" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/CPU/picorv32.sv" 1726 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1617620337286 "|top|picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 picorv32.sv(1756) " "Verilog HDL assignment warning at picorv32.sv(1756): truncated value with size 32 to match size of target (5)" {  } { { "generated_project/CPU/picorv32.sv" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/CPU/picorv32.sv" 1756 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1617620337286 "|top|picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core"}
{ "Warning" "WVRFX_L2_VERI_ASSUMED_INCOMPLETE_CASE" "picorv32.sv(1832) " "Verilog HDL warning at picorv32.sv(1832): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" {  } { { "generated_project/CPU/picorv32.sv" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/CPU/picorv32.sv" 1832 0 0 } }  } 0 10763 "Verilog HDL warning at %1!s!: case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" 0 0 "Analysis & Synthesis" 0 -1 1617620337286 "|top|picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core"}
{ "Warning" "WVRFX_L2_VERI_FULL_CASE_DIRECTIVE_EFFECTIVE" "picorv32.sv(1832) " "Verilog HDL Case Statement warning at picorv32.sv(1832): honored full_case synthesis attribute - differences between design synthesis and simulation may occur" {  } { { "generated_project/CPU/picorv32.sv" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/CPU/picorv32.sv" 1832 0 0 } }  } 0 10208 "Verilog HDL Case Statement warning at %1!s!: honored full_case synthesis attribute - differences between design synthesis and simulation may occur" 0 0 "Analysis & Synthesis" 0 -1 1617620337286 "|top|picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 picorv32.sv(1837) " "Verilog HDL assignment warning at picorv32.sv(1837): truncated value with size 32 to match size of target (5)" {  } { { "generated_project/CPU/picorv32.sv" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/CPU/picorv32.sv" 1837 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1617620337286 "|top|picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core"}
{ "Warning" "WVRFX_L2_VERI_ASSUMED_INCOMPLETE_CASE" "picorv32.sv(1840) " "Verilog HDL warning at picorv32.sv(1840): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" {  } { { "generated_project/CPU/picorv32.sv" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/CPU/picorv32.sv" 1840 0 0 } }  } 0 10763 "Verilog HDL warning at %1!s!: case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" 0 0 "Analysis & Synthesis" 0 -1 1617620337286 "|top|picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core"}
{ "Warning" "WVRFX_L2_VERI_FULL_CASE_DIRECTIVE_EFFECTIVE" "picorv32.sv(1840) " "Verilog HDL Case Statement warning at picorv32.sv(1840): honored full_case synthesis attribute - differences between design synthesis and simulation may occur" {  } { { "generated_project/CPU/picorv32.sv" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/CPU/picorv32.sv" 1840 0 0 } }  } 0 10208 "Verilog HDL Case Statement warning at %1!s!: honored full_case synthesis attribute - differences between design synthesis and simulation may occur" 0 0 "Analysis & Synthesis" 0 -1 1617620337286 "|top|picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 picorv32.sv(1845) " "Verilog HDL assignment warning at picorv32.sv(1845): truncated value with size 32 to match size of target (5)" {  } { { "generated_project/CPU/picorv32.sv" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/CPU/picorv32.sv" 1845 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1617620337286 "|top|picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core"}
{ "Warning" "WVRFX_L2_VERI_ASSUMED_INCOMPLETE_CASE" "picorv32.sv(1855) " "Verilog HDL warning at picorv32.sv(1855): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" {  } { { "generated_project/CPU/picorv32.sv" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/CPU/picorv32.sv" 1855 0 0 } }  } 0 10763 "Verilog HDL warning at %1!s!: case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" 0 0 "Analysis & Synthesis" 0 -1 1617620337286 "|top|picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core"}
{ "Warning" "WVRFX_L2_VERI_FULL_CASE_DIRECTIVE_EFFECTIVE" "picorv32.sv(1855) " "Verilog HDL Case Statement warning at picorv32.sv(1855): honored full_case synthesis attribute - differences between design synthesis and simulation may occur" {  } { { "generated_project/CPU/picorv32.sv" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/CPU/picorv32.sv" 1855 0 0 } }  } 0 10208 "Verilog HDL Case Statement warning at %1!s!: honored full_case synthesis attribute - differences between design synthesis and simulation may occur" 0 0 "Analysis & Synthesis" 0 -1 1617620337286 "|top|picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core"}
{ "Warning" "WVRFX_L2_VERI_ASSUMED_INCOMPLETE_CASE" "picorv32.sv(1880) " "Verilog HDL warning at picorv32.sv(1880): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" {  } { { "generated_project/CPU/picorv32.sv" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/CPU/picorv32.sv" 1880 0 0 } }  } 0 10763 "Verilog HDL warning at %1!s!: case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" 0 0 "Analysis & Synthesis" 0 -1 1617620337286 "|top|picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core"}
{ "Warning" "WVRFX_L2_VERI_FULL_CASE_DIRECTIVE_EFFECTIVE" "picorv32.sv(1880) " "Verilog HDL Case Statement warning at picorv32.sv(1880): honored full_case synthesis attribute - differences between design synthesis and simulation may occur" {  } { { "generated_project/CPU/picorv32.sv" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/CPU/picorv32.sv" 1880 0 0 } }  } 0 10208 "Verilog HDL Case Statement warning at %1!s!: honored full_case synthesis attribute - differences between design synthesis and simulation may occur" 0 0 "Analysis & Synthesis" 0 -1 1617620337286 "|top|picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core"}
{ "Warning" "WVRFX_L2_VERI_ASSUMED_INCOMPLETE_CASE" "picorv32.sv(1897) " "Verilog HDL warning at picorv32.sv(1897): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" {  } { { "generated_project/CPU/picorv32.sv" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/CPU/picorv32.sv" 1897 0 0 } }  } 0 10763 "Verilog HDL warning at %1!s!: case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" 0 0 "Analysis & Synthesis" 0 -1 1617620337286 "|top|picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core"}
{ "Warning" "WVRFX_L2_VERI_FULL_CASE_DIRECTIVE_EFFECTIVE" "picorv32.sv(1897) " "Verilog HDL Case Statement warning at picorv32.sv(1897): honored full_case synthesis attribute - differences between design synthesis and simulation may occur" {  } { { "generated_project/CPU/picorv32.sv" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/CPU/picorv32.sv" 1897 0 0 } }  } 0 10208 "Verilog HDL Case Statement warning at %1!s!: honored full_case synthesis attribute - differences between design synthesis and simulation may occur" 0 0 "Analysis & Synthesis" 0 -1 1617620337286 "|top|picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "picorv32_pcpi_fast_mul picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A\|picorv32:picorv32_core\|picorv32_pcpi_fast_mul:pcpi_mul " "Elaborating entity \"picorv32_pcpi_fast_mul\" for hierarchy \"picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A\|picorv32:picorv32_core\|picorv32_pcpi_fast_mul:pcpi_mul\"" {  } { { "generated_project/CPU/picorv32.sv" "pcpi_mul" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/CPU/picorv32.sv" 284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617620337474 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "picorv32.sv(2350) " "Verilog HDL Case Statement warning at picorv32.sv(2350): incomplete case statement has no default case item" {  } { { "generated_project/CPU/picorv32.sv" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/CPU/picorv32.sv" 2350 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1617620337474 "|top|picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|picorv32_pcpi_fast_mul:pcpi_mul"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 picorv32.sv(2389) " "Verilog HDL assignment warning at picorv32.sv(2389): truncated value with size 4 to match size of target (3)" {  } { { "generated_project/CPU/picorv32.sv" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/CPU/picorv32.sv" 2389 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1617620337474 "|top|picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|picorv32_pcpi_fast_mul:pcpi_mul"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 picorv32.sv(2406) " "Verilog HDL assignment warning at picorv32.sv(2406): truncated value with size 64 to match size of target (32)" {  } { { "generated_project/CPU/picorv32.sv" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/CPU/picorv32.sv" 2406 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1617620337474 "|top|picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|picorv32_pcpi_fast_mul:pcpi_mul"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "picorv32_pcpi_div picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A\|picorv32:picorv32_core\|picorv32_pcpi_div:pcpi_div " "Elaborating entity \"picorv32_pcpi_div\" for hierarchy \"picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A\|picorv32:picorv32_core\|picorv32_pcpi_div:pcpi_div\"" {  } { { "generated_project/CPU/picorv32.sv" "pcpi_div" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/CPU/picorv32.sv" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617620337505 ""}
{ "Warning" "WVRFX_VERI_CONST_VALUE_OVERFLOW" "picorv32.sv(2473) " "Verilog HDL error at picorv32.sv(2473): constant value overflow" {  } { { "generated_project/CPU/picorv32.sv" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/CPU/picorv32.sv" 2473 0 0 } }  } 0 10259 "Verilog HDL error at %1!s!: constant value overflow" 0 0 "Analysis & Synthesis" 0 -1 1617620337505 "|top|picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|picorv32_pcpi_div:pcpi_div"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "63 32 picorv32.sv(2494) " "Verilog HDL assignment warning at picorv32.sv(2494): truncated value with size 63 to match size of target (32)" {  } { { "generated_project/CPU/picorv32.sv" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/CPU/picorv32.sv" 2494 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1617620337505 "|top|picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|picorv32_pcpi_div:pcpi_div"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_m10k mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7 " "Elaborating entity \"mem_m10k\" for hierarchy \"mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7\"" {  } { { "demo_project.sv" "mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/demo_project.sv" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617620337567 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem10k_megafunction mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7\|mem10k_megafunction:mem " "Elaborating entity \"mem10k_megafunction\" for hierarchy \"mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7\|mem10k_megafunction:mem\"" {  } { { "generated_project/Memory/mem_m10k.sv" "mem" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/Memory/mem_m10k.sv" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617620337599 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7\|mem10k_megafunction:mem\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7\|mem10k_megafunction:mem\|altsyncram:altsyncram_component\"" {  } { { "generated_project/Memory/mem10k_megafunction.v" "altsyncram_component" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/Memory/mem10k_megafunction.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617620337755 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7\|mem10k_megafunction:mem\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7\|mem10k_megafunction:mem\|altsyncram:altsyncram_component\"" {  } { { "generated_project/Memory/mem10k_megafunction.v" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/Memory/mem10k_megafunction.v" 94 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617620337770 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7\|mem10k_megafunction:mem\|altsyncram:altsyncram_component " "Instantiated megafunction \"mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7\|mem10k_megafunction:mem\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617620337770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617620337770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617620337770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617620337770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617620337770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617620337770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file generated_project/CPU/mandel.mif " "Parameter \"init_file\" = \"generated_project/CPU/mandel.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617620337770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617620337770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617620337770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16384 " "Parameter \"numwords_a\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617620337770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 16384 " "Parameter \"numwords_b\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617620337770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617620337770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617620337770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617620337770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617620337770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617620337770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Parameter \"widthad_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617620337770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 14 " "Parameter \"widthad_b\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617620337770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617620337770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617620337770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617620337770 ""}  } { { "generated_project/Memory/mem10k_megafunction.v" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/Memory/mem10k_megafunction.v" 94 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1617620337770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_sa42.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_sa42.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_sa42 " "Found entity 1: altsyncram_sa42" {  } { { "db/altsyncram_sa42.tdf" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/db/altsyncram_sa42.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617620337880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617620337880 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_sa42 mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7\|mem10k_megafunction:mem\|altsyncram:altsyncram_component\|altsyncram_sa42:auto_generated " "Elaborating entity \"altsyncram_sa42\" for hierarchy \"mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7\|mem10k_megafunction:mem\|altsyncram:altsyncram_component\|altsyncram_sa42:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617620337880 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "16384 546 Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/CPU/mandel.mif " "Memory depth (16384) in the design file differs from memory depth (546) in the Memory Initialization File \"Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/CPU/mandel.mif\" -- setting initial value for remaining addresses to 0" {  } { { "generated_project/Memory/mem10k_megafunction.v" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/Memory/mem10k_megafunction.v" 94 0 0 } }  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1617620337896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_5la.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_5la.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_5la " "Found entity 1: decode_5la" {  } { { "db/decode_5la.tdf" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/db/decode_5la.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617620338052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617620338052 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_5la mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7\|mem10k_megafunction:mem\|altsyncram:altsyncram_component\|altsyncram_sa42:auto_generated\|decode_5la:decode2 " "Elaborating entity \"decode_5la\" for hierarchy \"mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7\|mem10k_megafunction:mem\|altsyncram:altsyncram_component\|altsyncram_sa42:auto_generated\|decode_5la:decode2\"" {  } { { "db/altsyncram_sa42.tdf" "decode2" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/db/altsyncram_sa42.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617620338052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_u0a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_u0a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_u0a " "Found entity 1: decode_u0a" {  } { { "db/decode_u0a.tdf" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/db/decode_u0a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617620338130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617620338130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_u0a mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7\|mem10k_megafunction:mem\|altsyncram:altsyncram_component\|altsyncram_sa42:auto_generated\|decode_u0a:rden_decode_b " "Elaborating entity \"decode_u0a\" for hierarchy \"mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7\|mem10k_megafunction:mem\|altsyncram:altsyncram_component\|altsyncram_sa42:auto_generated\|decode_u0a:rden_decode_b\"" {  } { { "db/altsyncram_sa42.tdf" "rden_decode_b" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/db/altsyncram_sa42.tdf" 48 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617620338130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_2hb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_2hb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2hb " "Found entity 1: mux_2hb" {  } { { "db/mux_2hb.tdf" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/db/mux_2hb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617620338208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617620338208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2hb mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7\|mem10k_megafunction:mem\|altsyncram:altsyncram_component\|altsyncram_sa42:auto_generated\|mux_2hb:mux3 " "Elaborating entity \"mux_2hb\" for hierarchy \"mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7\|mem10k_megafunction:mem\|altsyncram:altsyncram_component\|altsyncram_sa42:auto_generated\|mux_2hb:mux3\"" {  } { { "db/altsyncram_sa42.tdf" "mux3" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/db/altsyncram_sa42.tdf" 50 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617620338208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IP_VGA_Main IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F " "Elaborating entity \"IP_VGA_Main\" for hierarchy \"IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F\"" {  } { { "demo_project.sv" "IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/demo_project.sv" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617620338239 ""}
{ "Warning" "WVRFX_L2_SV_UNIQUE_PRIORITY_IMPLIES_FULL_CASE" "IP_VGA_Main.sv(167) " "SystemVerilog warning at IP_VGA_Main.sv(167): unique or priority keyword makes case statement complete" {  } { { "generated_project/VGA/IP_VGA_Main.sv" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/VGA/IP_VGA_Main.sv" 167 0 0 } }  } 0 10958 "SystemVerilog warning at %1!s!: unique or priority keyword makes case statement complete" 0 0 "Analysis & Synthesis" 0 -1 1617620338239 "|top|IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 IP_VGA_Main.sv(182) " "Verilog HDL assignment warning at IP_VGA_Main.sv(182): truncated value with size 32 to match size of target (1)" {  } { { "generated_project/VGA/IP_VGA_Main.sv" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/VGA/IP_VGA_Main.sv" 182 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1617620338239 "|top|IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 IP_VGA_Main.sv(184) " "Verilog HDL assignment warning at IP_VGA_Main.sv(184): truncated value with size 32 to match size of target (10)" {  } { { "generated_project/VGA/IP_VGA_Main.sv" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/VGA/IP_VGA_Main.sv" 184 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1617620338239 "|top|IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 IP_VGA_Main.sv(187) " "Verilog HDL assignment warning at IP_VGA_Main.sv(187): truncated value with size 32 to match size of target (9)" {  } { { "generated_project/VGA/IP_VGA_Main.sv" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/VGA/IP_VGA_Main.sv" 187 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1617620338239 "|top|IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 IP_VGA_Main.sv(198) " "Verilog HDL assignment warning at IP_VGA_Main.sv(198): truncated value with size 32 to match size of target (9)" {  } { { "generated_project/VGA/IP_VGA_Main.sv" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/VGA/IP_VGA_Main.sv" 198 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1617620338239 "|top|IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 IP_VGA_Main.sv(201) " "Verilog HDL assignment warning at IP_VGA_Main.sv(201): truncated value with size 32 to match size of target (10)" {  } { { "generated_project/VGA/IP_VGA_Main.sv" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/VGA/IP_VGA_Main.sv" 201 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1617620338239 "|top|IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 IP_VGA_Main.sv(205) " "Verilog HDL assignment warning at IP_VGA_Main.sv(205): truncated value with size 32 to match size of target (8)" {  } { { "generated_project/VGA/IP_VGA_Main.sv" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/VGA/IP_VGA_Main.sv" 205 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1617620338239 "|top|IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 IP_VGA_Main.sv(225) " "Verilog HDL assignment warning at IP_VGA_Main.sv(225): truncated value with size 32 to match size of target (24)" {  } { { "generated_project/VGA/IP_VGA_Main.sv" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/VGA/IP_VGA_Main.sv" 225 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1617620338239 "|top|IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F"}
{ "Warning" "WVRFX_L2_SV_UNIQUE_PRIORITY_IMPLIES_FULL_CASE" "IP_VGA_Main.sv(181) " "SystemVerilog warning at IP_VGA_Main.sv(181): unique or priority keyword makes case statement complete" {  } { { "generated_project/VGA/IP_VGA_Main.sv" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/VGA/IP_VGA_Main.sv" 181 0 0 } }  } 0 10958 "SystemVerilog warning at %1!s!: unique or priority keyword makes case statement complete" 0 0 "Analysis & Synthesis" 0 -1 1617620338239 "|top|IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 IP_VGA_Main.sv(279) " "Verilog HDL assignment warning at IP_VGA_Main.sv(279): truncated value with size 32 to match size of target (11)" {  } { { "generated_project/VGA/IP_VGA_Main.sv" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/VGA/IP_VGA_Main.sv" 279 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1617620338256 "|top|IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 IP_VGA_Main.sv(280) " "Verilog HDL assignment warning at IP_VGA_Main.sv(280): truncated value with size 32 to match size of target (11)" {  } { { "generated_project/VGA/IP_VGA_Main.sv" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/VGA/IP_VGA_Main.sv" 280 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1617620338256 "|top|IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 IP_VGA_Main.sv(281) " "Verilog HDL assignment warning at IP_VGA_Main.sv(281): truncated value with size 32 to match size of target (11)" {  } { { "generated_project/VGA/IP_VGA_Main.sv" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/VGA/IP_VGA_Main.sv" 281 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1617620338256 "|top|IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 IP_VGA_Main.sv(282) " "Verilog HDL assignment warning at IP_VGA_Main.sv(282): truncated value with size 32 to match size of target (11)" {  } { { "generated_project/VGA/IP_VGA_Main.sv" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/VGA/IP_VGA_Main.sv" 282 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1617620338256 "|top|IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 IP_VGA_Main.sv(285) " "Verilog HDL assignment warning at IP_VGA_Main.sv(285): truncated value with size 32 to match size of target (10)" {  } { { "generated_project/VGA/IP_VGA_Main.sv" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/VGA/IP_VGA_Main.sv" 285 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1617620338256 "|top|IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 IP_VGA_Main.sv(286) " "Verilog HDL assignment warning at IP_VGA_Main.sv(286): truncated value with size 32 to match size of target (10)" {  } { { "generated_project/VGA/IP_VGA_Main.sv" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/VGA/IP_VGA_Main.sv" 286 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1617620338256 "|top|IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 IP_VGA_Main.sv(287) " "Verilog HDL assignment warning at IP_VGA_Main.sv(287): truncated value with size 32 to match size of target (10)" {  } { { "generated_project/VGA/IP_VGA_Main.sv" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/VGA/IP_VGA_Main.sv" 287 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1617620338256 "|top|IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 IP_VGA_Main.sv(288) " "Verilog HDL assignment warning at IP_VGA_Main.sv(288): truncated value with size 32 to match size of target (10)" {  } { { "generated_project/VGA/IP_VGA_Main.sv" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/VGA/IP_VGA_Main.sv" 288 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1617620338256 "|top|IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 IP_VGA_Main.sv(292) " "Verilog HDL assignment warning at IP_VGA_Main.sv(292): truncated value with size 32 to match size of target (9)" {  } { { "generated_project/VGA/IP_VGA_Main.sv" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/VGA/IP_VGA_Main.sv" 292 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1617620338256 "|top|IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 IP_VGA_Main.sv(301) " "Verilog HDL assignment warning at IP_VGA_Main.sv(301): truncated value with size 32 to match size of target (11)" {  } { { "generated_project/VGA/IP_VGA_Main.sv" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/VGA/IP_VGA_Main.sv" 301 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1617620338256 "|top|IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 IP_VGA_Main.sv(313) " "Verilog HDL assignment warning at IP_VGA_Main.sv(313): truncated value with size 32 to match size of target (10)" {  } { { "generated_project/VGA/IP_VGA_Main.sv" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/VGA/IP_VGA_Main.sv" 313 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1617620338256 "|top|IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IP_VGA_AsyncRam_Altera IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F\|IP_VGA_AsyncRam_Altera:vram " "Elaborating entity \"IP_VGA_AsyncRam_Altera\" for hierarchy \"IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F\|IP_VGA_AsyncRam_Altera:vram\"" {  } { { "generated_project/VGA/IP_VGA_Main.sv" "vram" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/VGA/IP_VGA_Main.sv" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617620338427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F\|IP_VGA_AsyncRam_Altera:vram\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F\|IP_VGA_AsyncRam_Altera:vram\|altsyncram:altsyncram_component\"" {  } { { "generated_project/VGA/IP_VGA_AsyncRam_Altera.sv" "altsyncram_component" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/VGA/IP_VGA_AsyncRam_Altera.sv" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617620338458 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F\|IP_VGA_AsyncRam_Altera:vram\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F\|IP_VGA_AsyncRam_Altera:vram\|altsyncram:altsyncram_component\"" {  } { { "generated_project/VGA/IP_VGA_AsyncRam_Altera.sv" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/VGA/IP_VGA_AsyncRam_Altera.sv" 62 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617620338474 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F\|IP_VGA_AsyncRam_Altera:vram\|altsyncram:altsyncram_component " "Instantiated megafunction \"IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F\|IP_VGA_AsyncRam_Altera:vram\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617620338474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617620338474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617620338474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617620338474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617620338474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617620338474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file generated_project/VGA/480_1502934674.inkh_59_melloque_waifu2x_art_scale_tta_1 copy_waifu2x_art_noise3_scale_tta_1 copy 2.png.p256.png.mif " "Parameter \"init_file\" = \"generated_project/VGA/480_1502934674.inkh_59_melloque_waifu2x_art_scale_tta_1 copy_waifu2x_art_noise3_scale_tta_1 copy 2.png.p256.png.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617620338474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617620338474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617620338474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 307200 " "Parameter \"numwords_a\" = \"307200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617620338474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 307200 " "Parameter \"numwords_b\" = \"307200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617620338474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617620338474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617620338474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617620338474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617620338474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617620338474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617620338474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M10K " "Parameter \"ram_block_type\" = \"M10K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617620338474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617620338474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617620338474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 19 " "Parameter \"widthad_a\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617620338474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 19 " "Parameter \"widthad_b\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617620338474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617620338474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617620338474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617620338474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617620338474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617620338474 ""}  } { { "generated_project/VGA/IP_VGA_AsyncRam_Altera.sv" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/VGA/IP_VGA_AsyncRam_Altera.sv" 62 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1617620338474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6733.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6733.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6733 " "Found entity 1: altsyncram_6733" {  } { { "db/altsyncram_6733.tdf" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/db/altsyncram_6733.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617620338630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617620338630 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6733 IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F\|IP_VGA_AsyncRam_Altera:vram\|altsyncram:altsyncram_component\|altsyncram_6733:auto_generated " "Elaborating entity \"altsyncram_6733\" for hierarchy \"IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F\|IP_VGA_AsyncRam_Altera:vram\|altsyncram:altsyncram_component\|altsyncram_6733:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617620338630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_3na.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_3na.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_3na " "Found entity 1: decode_3na" {  } { { "db/decode_3na.tdf" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/db/decode_3na.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617620341020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617620341020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_3na IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F\|IP_VGA_AsyncRam_Altera:vram\|altsyncram:altsyncram_component\|altsyncram_6733:auto_generated\|decode_3na:decode2 " "Elaborating entity \"decode_3na\" for hierarchy \"IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F\|IP_VGA_AsyncRam_Altera:vram\|altsyncram:altsyncram_component\|altsyncram_6733:auto_generated\|decode_3na:decode2\"" {  } { { "db/altsyncram_6733.tdf" "decode2" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/db/altsyncram_6733.tdf" 50 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617620341020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_s2a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_s2a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_s2a " "Found entity 1: decode_s2a" {  } { { "db/decode_s2a.tdf" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/db/decode_s2a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617620341114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617620341114 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_s2a IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F\|IP_VGA_AsyncRam_Altera:vram\|altsyncram:altsyncram_component\|altsyncram_6733:auto_generated\|decode_s2a:rden_decode_a " "Elaborating entity \"decode_s2a\" for hierarchy \"IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F\|IP_VGA_AsyncRam_Altera:vram\|altsyncram:altsyncram_component\|altsyncram_6733:auto_generated\|decode_s2a:rden_decode_a\"" {  } { { "db/altsyncram_6733.tdf" "rden_decode_a" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/db/altsyncram_6733.tdf" 52 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617620341114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_jhb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_jhb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_jhb " "Found entity 1: mux_jhb" {  } { { "db/mux_jhb.tdf" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/db/mux_jhb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617620341224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617620341224 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_jhb IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F\|IP_VGA_AsyncRam_Altera:vram\|altsyncram:altsyncram_component\|altsyncram_6733:auto_generated\|mux_jhb:mux4 " "Elaborating entity \"mux_jhb\" for hierarchy \"IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F\|IP_VGA_AsyncRam_Altera:vram\|altsyncram:altsyncram_component\|altsyncram_6733:auto_generated\|mux_jhb:mux4\"" {  } { { "db/altsyncram_6733.tdf" "mux4" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/db/altsyncram_6733.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617620341224 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IP_VGA_AsyncRam_Altera IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F\|IP_VGA_AsyncRam_Altera:palette " "Elaborating entity \"IP_VGA_AsyncRam_Altera\" for hierarchy \"IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F\|IP_VGA_AsyncRam_Altera:palette\"" {  } { { "generated_project/VGA/IP_VGA_Main.sv" "palette" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/VGA/IP_VGA_Main.sv" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617620341286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F\|IP_VGA_AsyncRam_Altera:palette\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F\|IP_VGA_AsyncRam_Altera:palette\|altsyncram:altsyncram_component\"" {  } { { "generated_project/VGA/IP_VGA_AsyncRam_Altera.sv" "altsyncram_component" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/VGA/IP_VGA_AsyncRam_Altera.sv" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617620341317 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F\|IP_VGA_AsyncRam_Altera:palette\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F\|IP_VGA_AsyncRam_Altera:palette\|altsyncram:altsyncram_component\"" {  } { { "generated_project/VGA/IP_VGA_AsyncRam_Altera.sv" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/VGA/IP_VGA_AsyncRam_Altera.sv" 62 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617620341333 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F\|IP_VGA_AsyncRam_Altera:palette\|altsyncram:altsyncram_component " "Instantiated megafunction \"IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F\|IP_VGA_AsyncRam_Altera:palette\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617620341333 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617620341333 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617620341333 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617620341333 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617620341333 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617620341333 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file generated_project/VGA/480_1502934674.inkh_59_melloque_waifu2x_art_scale_tta_1 copy_waifu2x_art_noise3_scale_tta_1 copy 2.png.palette.png.mif " "Parameter \"init_file\" = \"generated_project/VGA/480_1502934674.inkh_59_melloque_waifu2x_art_scale_tta_1 copy_waifu2x_art_noise3_scale_tta_1 copy 2.png.palette.png.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617620341333 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617620341333 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617620341333 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617620341333 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 256 " "Parameter \"numwords_b\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617620341333 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617620341333 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617620341333 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617620341333 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617620341333 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617620341333 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617620341333 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M10K " "Parameter \"ram_block_type\" = \"M10K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617620341333 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617620341333 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617620341333 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617620341333 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 8 " "Parameter \"widthad_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617620341333 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 24 " "Parameter \"width_a\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617620341333 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 24 " "Parameter \"width_b\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617620341333 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617620341333 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617620341333 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617620341333 ""}  } { { "generated_project/VGA/IP_VGA_AsyncRam_Altera.sv" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/VGA/IP_VGA_AsyncRam_Altera.sv" 62 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1617620341333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2d33.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2d33.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2d33 " "Found entity 1: altsyncram_2d33" {  } { { "db/altsyncram_2d33.tdf" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/db/altsyncram_2d33.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617620341427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617620341427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_2d33 IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F\|IP_VGA_AsyncRam_Altera:palette\|altsyncram:altsyncram_component\|altsyncram_2d33:auto_generated " "Elaborating entity \"altsyncram_2d33\" for hierarchy \"IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F\|IP_VGA_AsyncRam_Altera:palette\|altsyncram:altsyncram_component\|altsyncram_2d33:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617620341427 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "256 255 Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/VGA/480_1502934674.inkh_59_melloque_waifu2x_art_scale_tta_1 copy_waifu2x_art_noise3_scale_tta_1 copy 2.png.palette.png.mif " "Memory depth (256) in the design file differs from memory depth (255) in the Memory Initialization File \"Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/VGA/480_1502934674.inkh_59_melloque_waifu2x_art_scale_tta_1 copy_waifu2x_art_noise3_scale_tta_1 copy 2.png.palette.png.mif\" -- setting initial value for remaining addresses to 0" {  } { { "generated_project/VGA/IP_VGA_AsyncRam_Altera.sv" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/VGA/IP_VGA_AsyncRam_Altera.sv" 62 0 0 } }  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1617620341427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IP_VGA_PLL_Altera IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F\|IP_VGA_PLL_Altera:pll " "Elaborating entity \"IP_VGA_PLL_Altera\" for hierarchy \"IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F\|IP_VGA_PLL_Altera:pll\"" {  } { { "generated_project/VGA/IP_VGA_Main.sv" "pll" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/VGA/IP_VGA_Main.sv" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617620341474 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F\|IP_VGA_PLL_Altera:pll\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F\|IP_VGA_PLL_Altera:pll\|altera_pll:altera_pll_i\"" {  } { { "generated_project/VGA/IP_VGA_PLL_Altera.v" "altera_pll_i" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/VGA/IP_VGA_PLL_Altera.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617620341536 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1617620341552 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F\|IP_VGA_PLL_Altera:pll\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F\|IP_VGA_PLL_Altera:pll\|altera_pll:altera_pll_i\"" {  } { { "generated_project/VGA/IP_VGA_PLL_Altera.v" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/VGA/IP_VGA_PLL_Altera.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617620341567 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F\|IP_VGA_PLL_Altera:pll\|altera_pll:altera_pll_i " "Instantiated megafunction \"IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F\|IP_VGA_PLL_Altera:pll\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier true " "Parameter \"fractional_vco_multiplier\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617620341567 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617620341567 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode normal " "Parameter \"operation_mode\" = \"normal\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617620341567 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617620341567 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 102.100000 MHz " "Parameter \"output_clock_frequency0\" = \"102.100000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617620341567 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617620341567 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617620341567 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617620341567 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617620341567 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617620341567 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617620341567 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617620341567 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617620341567 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617620341567 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617620341567 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617620341567 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617620341567 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617620341567 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617620341567 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617620341567 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617620341567 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617620341567 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617620341567 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617620341567 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617620341567 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617620341567 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617620341567 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617620341567 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617620341567 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617620341567 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617620341567 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617620341567 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617620341567 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617620341567 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617620341567 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617620341567 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617620341567 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617620341567 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617620341567 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617620341567 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617620341567 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617620341567 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617620341567 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617620341567 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617620341567 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617620341567 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617620341567 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617620341567 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617620341567 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617620341567 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617620341567 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617620341567 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617620341567 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617620341567 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617620341567 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617620341567 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617620341567 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617620341567 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617620341567 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617620341567 ""}  } { { "generated_project/VGA/IP_VGA_PLL_Altera.v" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/VGA/IP_VGA_PLL_Altera.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1617620341567 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IP_GPIO_Main IP_GPIO_Main:IP_GPIO_Main_EDCBA89957144E9786243CBAB6035F9B " "Elaborating entity \"IP_GPIO_Main\" for hierarchy \"IP_GPIO_Main:IP_GPIO_Main_EDCBA89957144E9786243CBAB6035F9B\"" {  } { { "demo_project.sv" "IP_GPIO_Main_EDCBA89957144E9786243CBAB6035F9B" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/demo_project.sv" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617620341583 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IP_GPIO_Main IP_GPIO_Main:IP_GPIO_Main_03E7C7957D28435F9FEA43E474E12689 " "Elaborating entity \"IP_GPIO_Main\" for hierarchy \"IP_GPIO_Main:IP_GPIO_Main_03E7C7957D28435F9FEA43E474E12689\"" {  } { { "demo_project.sv" "IP_GPIO_Main_03E7C7957D28435F9FEA43E474E12689" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/demo_project.sv" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617620341614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IP_GPIO_Main IP_GPIO_Main:IP_GPIO_Main_A82B8DF9798D4A83A773B4EB08A2678D " "Elaborating entity \"IP_GPIO_Main\" for hierarchy \"IP_GPIO_Main:IP_GPIO_Main_A82B8DF9798D4A83A773B4EB08A2678D\"" {  } { { "demo_project.sv" "IP_GPIO_Main_A82B8DF9798D4A83A773B4EB08A2678D" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/demo_project.sv" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617620341646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IP_GPIO_Main IP_GPIO_Main:IP_GPIO_Main_E55DA6BDF4EC42659239D2DD6B45F15E " "Elaborating entity \"IP_GPIO_Main\" for hierarchy \"IP_GPIO_Main:IP_GPIO_Main_E55DA6BDF4EC42659239D2DD6B45F15E\"" {  } { { "demo_project.sv" "IP_GPIO_Main_E55DA6BDF4EC42659239D2DD6B45F15E" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/demo_project.sv" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617620341692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AXI_Controller_Worker AXI_Controller_Worker:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_controller " "Elaborating entity \"AXI_Controller_Worker\" for hierarchy \"AXI_Controller_Worker:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_controller\"" {  } { { "demo_project.sv" "mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_controller" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/demo_project.sv" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617620341724 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 controller_worker.sv(201) " "Verilog HDL assignment warning at controller_worker.sv(201): truncated value with size 3 to match size of target (2)" {  } { { "generated_project/AXI/controller_worker.sv" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/AXI/controller_worker.sv" 201 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1617620341724 "|top|AXI_Controller_Worker:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 controller_worker.sv(336) " "Verilog HDL assignment warning at controller_worker.sv(336): truncated value with size 3 to match size of target (2)" {  } { { "generated_project/AXI/controller_worker.sv" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/AXI/controller_worker.sv" 336 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1617620341724 "|top|AXI_Controller_Worker:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AXI_Interconnect AXI_Interconnect:xbar " "Elaborating entity \"AXI_Interconnect\" for hierarchy \"AXI_Interconnect:xbar\"" {  } { { "demo_project.sv" "xbar" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/demo_project.sv" 193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617620341786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ue84.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ue84.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ue84 " "Found entity 1: altsyncram_ue84" {  } { { "db/altsyncram_ue84.tdf" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/db/altsyncram_ue84.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617620346880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617620346880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_ilc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_ilc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_ilc " "Found entity 1: mux_ilc" {  } { { "db/mux_ilc.tdf" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/db/mux_ilc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617620347333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617620347333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_vnf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_vnf " "Found entity 1: decode_vnf" {  } { { "db/decode_vnf.tdf" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/db/decode_vnf.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617620347489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617620347489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_sai.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_sai.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_sai " "Found entity 1: cntr_sai" {  } { { "db/cntr_sai.tdf" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/db/cntr_sai.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617620347677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617620347677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_h9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_h9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_h9c " "Found entity 1: cmpr_h9c" {  } { { "db/cmpr_h9c.tdf" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/db/cmpr_h9c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617620347786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617620347786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_3vi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_3vi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_3vi " "Found entity 1: cntr_3vi" {  } { { "db/cntr_3vi.tdf" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/db/cntr_3vi.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617620347927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617620347927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_59i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_59i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_59i " "Found entity 1: cntr_59i" {  } { { "db/cntr_59i.tdf" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/db/cntr_59i.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617620348099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617620348099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_d9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_d9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_d9c " "Found entity 1: cmpr_d9c" {  } { { "db/cmpr_d9c.tdf" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/db/cmpr_d9c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617620348177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617620348177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_kri.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_kri " "Found entity 1: cntr_kri" {  } { { "db/cntr_kri.tdf" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/db/cntr_kri.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617620348286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617620348286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_99c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_99c " "Found entity 1: cmpr_99c" {  } { { "db/cmpr_99c.tdf" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/db/cmpr_99c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617620348364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617620348364 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated Signal Tap or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated Signal Tap or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617620349521 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1617620349724 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2021.04.05.06:59:16 Progress: Loading slda2af9e54/alt_sld_fab_wrapper_hw.tcl " "2021.04.05.06:59:16 Progress: Loading slda2af9e54/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617620356949 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617620360059 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617620360262 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617620361740 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617620361849 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617620361958 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617620362084 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617620362099 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617620362099 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1617620362803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda2af9e54/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slda2af9e54/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/slda2af9e54/alt_sld_fab.v" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/db/ip/slda2af9e54/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617620363130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617620363130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda2af9e54/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slda2af9e54/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/slda2af9e54/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/db/ip/slda2af9e54/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617620363208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617620363208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda2af9e54/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slda2af9e54/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/slda2af9e54/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/db/ip/slda2af9e54/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617620363224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617620363224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda2af9e54/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slda2af9e54/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/slda2af9e54/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/db/ip/slda2af9e54/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617620363302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617620363302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda2af9e54/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/slda2af9e54/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/slda2af9e54/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/db/ip/slda2af9e54/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617620363396 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/slda2af9e54/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/db/ip/slda2af9e54/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617620363396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617620363396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda2af9e54/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slda2af9e54/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/slda2af9e54/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/db/ip/slda2af9e54/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617620363474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617620363474 ""}
{ "Warning" "WSGN_WIRE_LOOP" "IP_GPIO_IF:IP_GPIO_Main_A82B8DF9798D4A83A773B4EB08A2678D_if1\|IP_GPIO_IF.in\[9\] " "Node \"IP_GPIO_IF:IP_GPIO_Main_A82B8DF9798D4A83A773B4EB08A2678D_if1\|IP_GPIO_IF.in\[9\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "generated_project/GPIO/IP_GPIO_IF.sv" "IP_GPIO_IF.in\[9\]" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/GPIO/IP_GPIO_IF.sv" 1 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1617620365693 ""}
{ "Warning" "WSGN_WIRE_LOOP" "IP_GPIO_IF:IP_GPIO_Main_A82B8DF9798D4A83A773B4EB08A2678D_if1\|IP_GPIO_IF.in\[8\] " "Node \"IP_GPIO_IF:IP_GPIO_Main_A82B8DF9798D4A83A773B4EB08A2678D_if1\|IP_GPIO_IF.in\[8\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "generated_project/GPIO/IP_GPIO_IF.sv" "IP_GPIO_IF.in\[8\]" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/GPIO/IP_GPIO_IF.sv" 1 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1617620365693 ""}
{ "Warning" "WSGN_WIRE_LOOP" "IP_GPIO_IF:IP_GPIO_Main_A82B8DF9798D4A83A773B4EB08A2678D_if1\|IP_GPIO_IF.in\[7\] " "Node \"IP_GPIO_IF:IP_GPIO_Main_A82B8DF9798D4A83A773B4EB08A2678D_if1\|IP_GPIO_IF.in\[7\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "generated_project/GPIO/IP_GPIO_IF.sv" "IP_GPIO_IF.in\[7\]" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/GPIO/IP_GPIO_IF.sv" 1 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1617620365693 ""}
{ "Warning" "WSGN_WIRE_LOOP" "IP_GPIO_IF:IP_GPIO_Main_A82B8DF9798D4A83A773B4EB08A2678D_if1\|IP_GPIO_IF.in\[6\] " "Node \"IP_GPIO_IF:IP_GPIO_Main_A82B8DF9798D4A83A773B4EB08A2678D_if1\|IP_GPIO_IF.in\[6\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "generated_project/GPIO/IP_GPIO_IF.sv" "IP_GPIO_IF.in\[6\]" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/GPIO/IP_GPIO_IF.sv" 1 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1617620365693 ""}
{ "Warning" "WSGN_WIRE_LOOP" "IP_GPIO_IF:IP_GPIO_Main_A82B8DF9798D4A83A773B4EB08A2678D_if1\|IP_GPIO_IF.in\[5\] " "Node \"IP_GPIO_IF:IP_GPIO_Main_A82B8DF9798D4A83A773B4EB08A2678D_if1\|IP_GPIO_IF.in\[5\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "generated_project/GPIO/IP_GPIO_IF.sv" "IP_GPIO_IF.in\[5\]" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/GPIO/IP_GPIO_IF.sv" 1 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1617620365693 ""}
{ "Warning" "WSGN_WIRE_LOOP" "IP_GPIO_IF:IP_GPIO_Main_A82B8DF9798D4A83A773B4EB08A2678D_if1\|IP_GPIO_IF.in\[4\] " "Node \"IP_GPIO_IF:IP_GPIO_Main_A82B8DF9798D4A83A773B4EB08A2678D_if1\|IP_GPIO_IF.in\[4\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "generated_project/GPIO/IP_GPIO_IF.sv" "IP_GPIO_IF.in\[4\]" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/GPIO/IP_GPIO_IF.sv" 1 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1617620365693 ""}
{ "Warning" "WSGN_WIRE_LOOP" "IP_GPIO_IF:IP_GPIO_Main_A82B8DF9798D4A83A773B4EB08A2678D_if1\|IP_GPIO_IF.in\[3\] " "Node \"IP_GPIO_IF:IP_GPIO_Main_A82B8DF9798D4A83A773B4EB08A2678D_if1\|IP_GPIO_IF.in\[3\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "generated_project/GPIO/IP_GPIO_IF.sv" "IP_GPIO_IF.in\[3\]" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/GPIO/IP_GPIO_IF.sv" 1 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1617620365693 ""}
{ "Warning" "WSGN_WIRE_LOOP" "IP_GPIO_IF:IP_GPIO_Main_A82B8DF9798D4A83A773B4EB08A2678D_if1\|IP_GPIO_IF.in\[31\] " "Node \"IP_GPIO_IF:IP_GPIO_Main_A82B8DF9798D4A83A773B4EB08A2678D_if1\|IP_GPIO_IF.in\[31\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "generated_project/GPIO/IP_GPIO_IF.sv" "IP_GPIO_IF.in\[31\]" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/GPIO/IP_GPIO_IF.sv" 1 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1617620365693 ""}
{ "Warning" "WSGN_WIRE_LOOP" "IP_GPIO_IF:IP_GPIO_Main_A82B8DF9798D4A83A773B4EB08A2678D_if1\|IP_GPIO_IF.in\[30\] " "Node \"IP_GPIO_IF:IP_GPIO_Main_A82B8DF9798D4A83A773B4EB08A2678D_if1\|IP_GPIO_IF.in\[30\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "generated_project/GPIO/IP_GPIO_IF.sv" "IP_GPIO_IF.in\[30\]" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/GPIO/IP_GPIO_IF.sv" 1 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1617620365693 ""}
{ "Warning" "WSGN_WIRE_LOOP" "IP_GPIO_IF:IP_GPIO_Main_A82B8DF9798D4A83A773B4EB08A2678D_if1\|IP_GPIO_IF.in\[2\] " "Node \"IP_GPIO_IF:IP_GPIO_Main_A82B8DF9798D4A83A773B4EB08A2678D_if1\|IP_GPIO_IF.in\[2\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "generated_project/GPIO/IP_GPIO_IF.sv" "IP_GPIO_IF.in\[2\]" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/GPIO/IP_GPIO_IF.sv" 1 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1617620365693 ""}
{ "Warning" "WSGN_WIRE_LOOP" "IP_GPIO_IF:IP_GPIO_Main_A82B8DF9798D4A83A773B4EB08A2678D_if1\|IP_GPIO_IF.in\[29\] " "Node \"IP_GPIO_IF:IP_GPIO_Main_A82B8DF9798D4A83A773B4EB08A2678D_if1\|IP_GPIO_IF.in\[29\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "generated_project/GPIO/IP_GPIO_IF.sv" "IP_GPIO_IF.in\[29\]" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/GPIO/IP_GPIO_IF.sv" 1 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1617620365693 ""}
{ "Warning" "WSGN_WIRE_LOOP" "IP_GPIO_IF:IP_GPIO_Main_A82B8DF9798D4A83A773B4EB08A2678D_if1\|IP_GPIO_IF.in\[28\] " "Node \"IP_GPIO_IF:IP_GPIO_Main_A82B8DF9798D4A83A773B4EB08A2678D_if1\|IP_GPIO_IF.in\[28\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "generated_project/GPIO/IP_GPIO_IF.sv" "IP_GPIO_IF.in\[28\]" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/GPIO/IP_GPIO_IF.sv" 1 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1617620365693 ""}
{ "Warning" "WSGN_WIRE_LOOP" "IP_GPIO_IF:IP_GPIO_Main_A82B8DF9798D4A83A773B4EB08A2678D_if1\|IP_GPIO_IF.in\[27\] " "Node \"IP_GPIO_IF:IP_GPIO_Main_A82B8DF9798D4A83A773B4EB08A2678D_if1\|IP_GPIO_IF.in\[27\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "generated_project/GPIO/IP_GPIO_IF.sv" "IP_GPIO_IF.in\[27\]" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/GPIO/IP_GPIO_IF.sv" 1 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1617620365693 ""}
{ "Warning" "WSGN_WIRE_LOOP" "IP_GPIO_IF:IP_GPIO_Main_A82B8DF9798D4A83A773B4EB08A2678D_if1\|IP_GPIO_IF.in\[26\] " "Node \"IP_GPIO_IF:IP_GPIO_Main_A82B8DF9798D4A83A773B4EB08A2678D_if1\|IP_GPIO_IF.in\[26\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "generated_project/GPIO/IP_GPIO_IF.sv" "IP_GPIO_IF.in\[26\]" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/GPIO/IP_GPIO_IF.sv" 1 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1617620365693 ""}
{ "Warning" "WSGN_WIRE_LOOP" "IP_GPIO_IF:IP_GPIO_Main_A82B8DF9798D4A83A773B4EB08A2678D_if1\|IP_GPIO_IF.in\[25\] " "Node \"IP_GPIO_IF:IP_GPIO_Main_A82B8DF9798D4A83A773B4EB08A2678D_if1\|IP_GPIO_IF.in\[25\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "generated_project/GPIO/IP_GPIO_IF.sv" "IP_GPIO_IF.in\[25\]" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/GPIO/IP_GPIO_IF.sv" 1 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1617620365693 ""}
{ "Warning" "WSGN_WIRE_LOOP" "IP_GPIO_IF:IP_GPIO_Main_A82B8DF9798D4A83A773B4EB08A2678D_if1\|IP_GPIO_IF.in\[24\] " "Node \"IP_GPIO_IF:IP_GPIO_Main_A82B8DF9798D4A83A773B4EB08A2678D_if1\|IP_GPIO_IF.in\[24\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "generated_project/GPIO/IP_GPIO_IF.sv" "IP_GPIO_IF.in\[24\]" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/GPIO/IP_GPIO_IF.sv" 1 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1617620365693 ""}
{ "Warning" "WSGN_WIRE_LOOP" "IP_GPIO_IF:IP_GPIO_Main_A82B8DF9798D4A83A773B4EB08A2678D_if1\|IP_GPIO_IF.in\[23\] " "Node \"IP_GPIO_IF:IP_GPIO_Main_A82B8DF9798D4A83A773B4EB08A2678D_if1\|IP_GPIO_IF.in\[23\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "generated_project/GPIO/IP_GPIO_IF.sv" "IP_GPIO_IF.in\[23\]" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/GPIO/IP_GPIO_IF.sv" 1 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1617620365693 ""}
{ "Warning" "WSGN_WIRE_LOOP" "IP_GPIO_IF:IP_GPIO_Main_A82B8DF9798D4A83A773B4EB08A2678D_if1\|IP_GPIO_IF.in\[22\] " "Node \"IP_GPIO_IF:IP_GPIO_Main_A82B8DF9798D4A83A773B4EB08A2678D_if1\|IP_GPIO_IF.in\[22\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "generated_project/GPIO/IP_GPIO_IF.sv" "IP_GPIO_IF.in\[22\]" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/GPIO/IP_GPIO_IF.sv" 1 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1617620365693 ""}
{ "Warning" "WSGN_WIRE_LOOP" "IP_GPIO_IF:IP_GPIO_Main_A82B8DF9798D4A83A773B4EB08A2678D_if1\|IP_GPIO_IF.in\[21\] " "Node \"IP_GPIO_IF:IP_GPIO_Main_A82B8DF9798D4A83A773B4EB08A2678D_if1\|IP_GPIO_IF.in\[21\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "generated_project/GPIO/IP_GPIO_IF.sv" "IP_GPIO_IF.in\[21\]" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/GPIO/IP_GPIO_IF.sv" 1 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1617620365693 ""}
{ "Warning" "WSGN_WIRE_LOOP" "IP_GPIO_IF:IP_GPIO_Main_A82B8DF9798D4A83A773B4EB08A2678D_if1\|IP_GPIO_IF.in\[20\] " "Node \"IP_GPIO_IF:IP_GPIO_Main_A82B8DF9798D4A83A773B4EB08A2678D_if1\|IP_GPIO_IF.in\[20\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "generated_project/GPIO/IP_GPIO_IF.sv" "IP_GPIO_IF.in\[20\]" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/GPIO/IP_GPIO_IF.sv" 1 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1617620365693 ""}
{ "Warning" "WSGN_WIRE_LOOP" "IP_GPIO_IF:IP_GPIO_Main_A82B8DF9798D4A83A773B4EB08A2678D_if1\|IP_GPIO_IF.in\[1\] " "Node \"IP_GPIO_IF:IP_GPIO_Main_A82B8DF9798D4A83A773B4EB08A2678D_if1\|IP_GPIO_IF.in\[1\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "generated_project/GPIO/IP_GPIO_IF.sv" "IP_GPIO_IF.in\[1\]" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/GPIO/IP_GPIO_IF.sv" 1 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1617620365693 ""}
{ "Warning" "WSGN_WIRE_LOOP" "IP_GPIO_IF:IP_GPIO_Main_A82B8DF9798D4A83A773B4EB08A2678D_if1\|IP_GPIO_IF.in\[19\] " "Node \"IP_GPIO_IF:IP_GPIO_Main_A82B8DF9798D4A83A773B4EB08A2678D_if1\|IP_GPIO_IF.in\[19\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "generated_project/GPIO/IP_GPIO_IF.sv" "IP_GPIO_IF.in\[19\]" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/GPIO/IP_GPIO_IF.sv" 1 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1617620365708 ""}
{ "Warning" "WSGN_WIRE_LOOP" "IP_GPIO_IF:IP_GPIO_Main_A82B8DF9798D4A83A773B4EB08A2678D_if1\|IP_GPIO_IF.in\[18\] " "Node \"IP_GPIO_IF:IP_GPIO_Main_A82B8DF9798D4A83A773B4EB08A2678D_if1\|IP_GPIO_IF.in\[18\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "generated_project/GPIO/IP_GPIO_IF.sv" "IP_GPIO_IF.in\[18\]" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/GPIO/IP_GPIO_IF.sv" 1 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1617620365708 ""}
{ "Warning" "WSGN_WIRE_LOOP" "IP_GPIO_IF:IP_GPIO_Main_A82B8DF9798D4A83A773B4EB08A2678D_if1\|IP_GPIO_IF.in\[17\] " "Node \"IP_GPIO_IF:IP_GPIO_Main_A82B8DF9798D4A83A773B4EB08A2678D_if1\|IP_GPIO_IF.in\[17\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "generated_project/GPIO/IP_GPIO_IF.sv" "IP_GPIO_IF.in\[17\]" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/GPIO/IP_GPIO_IF.sv" 1 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1617620365708 ""}
{ "Warning" "WSGN_WIRE_LOOP" "IP_GPIO_IF:IP_GPIO_Main_A82B8DF9798D4A83A773B4EB08A2678D_if1\|IP_GPIO_IF.in\[16\] " "Node \"IP_GPIO_IF:IP_GPIO_Main_A82B8DF9798D4A83A773B4EB08A2678D_if1\|IP_GPIO_IF.in\[16\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "generated_project/GPIO/IP_GPIO_IF.sv" "IP_GPIO_IF.in\[16\]" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/GPIO/IP_GPIO_IF.sv" 1 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1617620365708 ""}
{ "Warning" "WSGN_WIRE_LOOP" "IP_GPIO_IF:IP_GPIO_Main_A82B8DF9798D4A83A773B4EB08A2678D_if1\|IP_GPIO_IF.in\[15\] " "Node \"IP_GPIO_IF:IP_GPIO_Main_A82B8DF9798D4A83A773B4EB08A2678D_if1\|IP_GPIO_IF.in\[15\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "generated_project/GPIO/IP_GPIO_IF.sv" "IP_GPIO_IF.in\[15\]" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/GPIO/IP_GPIO_IF.sv" 1 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1617620365708 ""}
{ "Warning" "WSGN_WIRE_LOOP" "IP_GPIO_IF:IP_GPIO_Main_A82B8DF9798D4A83A773B4EB08A2678D_if1\|IP_GPIO_IF.in\[14\] " "Node \"IP_GPIO_IF:IP_GPIO_Main_A82B8DF9798D4A83A773B4EB08A2678D_if1\|IP_GPIO_IF.in\[14\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "generated_project/GPIO/IP_GPIO_IF.sv" "IP_GPIO_IF.in\[14\]" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/GPIO/IP_GPIO_IF.sv" 1 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1617620365708 ""}
{ "Warning" "WSGN_WIRE_LOOP" "IP_GPIO_IF:IP_GPIO_Main_A82B8DF9798D4A83A773B4EB08A2678D_if1\|IP_GPIO_IF.in\[13\] " "Node \"IP_GPIO_IF:IP_GPIO_Main_A82B8DF9798D4A83A773B4EB08A2678D_if1\|IP_GPIO_IF.in\[13\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "generated_project/GPIO/IP_GPIO_IF.sv" "IP_GPIO_IF.in\[13\]" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/GPIO/IP_GPIO_IF.sv" 1 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1617620365708 ""}
{ "Warning" "WSGN_WIRE_LOOP" "IP_GPIO_IF:IP_GPIO_Main_A82B8DF9798D4A83A773B4EB08A2678D_if1\|IP_GPIO_IF.in\[12\] " "Node \"IP_GPIO_IF:IP_GPIO_Main_A82B8DF9798D4A83A773B4EB08A2678D_if1\|IP_GPIO_IF.in\[12\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "generated_project/GPIO/IP_GPIO_IF.sv" "IP_GPIO_IF.in\[12\]" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/GPIO/IP_GPIO_IF.sv" 1 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1617620365708 ""}
{ "Warning" "WSGN_WIRE_LOOP" "IP_GPIO_IF:IP_GPIO_Main_A82B8DF9798D4A83A773B4EB08A2678D_if1\|IP_GPIO_IF.in\[11\] " "Node \"IP_GPIO_IF:IP_GPIO_Main_A82B8DF9798D4A83A773B4EB08A2678D_if1\|IP_GPIO_IF.in\[11\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "generated_project/GPIO/IP_GPIO_IF.sv" "IP_GPIO_IF.in\[11\]" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/GPIO/IP_GPIO_IF.sv" 1 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1617620365708 ""}
{ "Warning" "WSGN_WIRE_LOOP" "IP_GPIO_IF:IP_GPIO_Main_A82B8DF9798D4A83A773B4EB08A2678D_if1\|IP_GPIO_IF.in\[10\] " "Node \"IP_GPIO_IF:IP_GPIO_Main_A82B8DF9798D4A83A773B4EB08A2678D_if1\|IP_GPIO_IF.in\[10\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "generated_project/GPIO/IP_GPIO_IF.sv" "IP_GPIO_IF.in\[10\]" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/GPIO/IP_GPIO_IF.sv" 1 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1617620365708 ""}
{ "Warning" "WSGN_WIRE_LOOP" "IP_GPIO_IF:IP_GPIO_Main_A82B8DF9798D4A83A773B4EB08A2678D_if1\|IP_GPIO_IF.in\[0\] " "Node \"IP_GPIO_IF:IP_GPIO_Main_A82B8DF9798D4A83A773B4EB08A2678D_if1\|IP_GPIO_IF.in\[0\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "generated_project/GPIO/IP_GPIO_IF.sv" "IP_GPIO_IF.in\[0\]" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/GPIO/IP_GPIO_IF.sv" 1 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1617620365708 ""}
{ "Warning" "WSGN_WIRE_LOOP" "IP_GPIO_IF:IP_GPIO_Main_E55DA6BDF4EC42659239D2DD6B45F15E_if1\|IP_GPIO_IF.in\[9\] " "Node \"IP_GPIO_IF:IP_GPIO_Main_E55DA6BDF4EC42659239D2DD6B45F15E_if1\|IP_GPIO_IF.in\[9\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "generated_project/GPIO/IP_GPIO_IF.sv" "IP_GPIO_IF.in\[9\]" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/GPIO/IP_GPIO_IF.sv" 1 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1617620365708 ""}
{ "Warning" "WSGN_WIRE_LOOP" "IP_GPIO_IF:IP_GPIO_Main_E55DA6BDF4EC42659239D2DD6B45F15E_if1\|IP_GPIO_IF.in\[8\] " "Node \"IP_GPIO_IF:IP_GPIO_Main_E55DA6BDF4EC42659239D2DD6B45F15E_if1\|IP_GPIO_IF.in\[8\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "generated_project/GPIO/IP_GPIO_IF.sv" "IP_GPIO_IF.in\[8\]" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/GPIO/IP_GPIO_IF.sv" 1 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1617620365708 ""}
{ "Warning" "WSGN_WIRE_LOOP" "IP_GPIO_IF:IP_GPIO_Main_E55DA6BDF4EC42659239D2DD6B45F15E_if1\|IP_GPIO_IF.in\[7\] " "Node \"IP_GPIO_IF:IP_GPIO_Main_E55DA6BDF4EC42659239D2DD6B45F15E_if1\|IP_GPIO_IF.in\[7\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "generated_project/GPIO/IP_GPIO_IF.sv" "IP_GPIO_IF.in\[7\]" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/GPIO/IP_GPIO_IF.sv" 1 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1617620365708 ""}
{ "Warning" "WSGN_WIRE_LOOP" "IP_GPIO_IF:IP_GPIO_Main_E55DA6BDF4EC42659239D2DD6B45F15E_if1\|IP_GPIO_IF.in\[6\] " "Node \"IP_GPIO_IF:IP_GPIO_Main_E55DA6BDF4EC42659239D2DD6B45F15E_if1\|IP_GPIO_IF.in\[6\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "generated_project/GPIO/IP_GPIO_IF.sv" "IP_GPIO_IF.in\[6\]" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/GPIO/IP_GPIO_IF.sv" 1 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1617620365708 ""}
{ "Warning" "WSGN_WIRE_LOOP" "IP_GPIO_IF:IP_GPIO_Main_E55DA6BDF4EC42659239D2DD6B45F15E_if1\|IP_GPIO_IF.in\[5\] " "Node \"IP_GPIO_IF:IP_GPIO_Main_E55DA6BDF4EC42659239D2DD6B45F15E_if1\|IP_GPIO_IF.in\[5\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "generated_project/GPIO/IP_GPIO_IF.sv" "IP_GPIO_IF.in\[5\]" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/GPIO/IP_GPIO_IF.sv" 1 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1617620365708 ""}
{ "Warning" "WSGN_WIRE_LOOP" "IP_GPIO_IF:IP_GPIO_Main_E55DA6BDF4EC42659239D2DD6B45F15E_if1\|IP_GPIO_IF.in\[4\] " "Node \"IP_GPIO_IF:IP_GPIO_Main_E55DA6BDF4EC42659239D2DD6B45F15E_if1\|IP_GPIO_IF.in\[4\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "generated_project/GPIO/IP_GPIO_IF.sv" "IP_GPIO_IF.in\[4\]" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/GPIO/IP_GPIO_IF.sv" 1 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1617620365708 ""}
{ "Warning" "WSGN_WIRE_LOOP" "IP_GPIO_IF:IP_GPIO_Main_E55DA6BDF4EC42659239D2DD6B45F15E_if1\|IP_GPIO_IF.in\[3\] " "Node \"IP_GPIO_IF:IP_GPIO_Main_E55DA6BDF4EC42659239D2DD6B45F15E_if1\|IP_GPIO_IF.in\[3\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "generated_project/GPIO/IP_GPIO_IF.sv" "IP_GPIO_IF.in\[3\]" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/GPIO/IP_GPIO_IF.sv" 1 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1617620365708 ""}
{ "Warning" "WSGN_WIRE_LOOP" "IP_GPIO_IF:IP_GPIO_Main_E55DA6BDF4EC42659239D2DD6B45F15E_if1\|IP_GPIO_IF.in\[31\] " "Node \"IP_GPIO_IF:IP_GPIO_Main_E55DA6BDF4EC42659239D2DD6B45F15E_if1\|IP_GPIO_IF.in\[31\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "generated_project/GPIO/IP_GPIO_IF.sv" "IP_GPIO_IF.in\[31\]" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/GPIO/IP_GPIO_IF.sv" 1 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1617620365708 ""}
{ "Warning" "WSGN_WIRE_LOOP" "IP_GPIO_IF:IP_GPIO_Main_E55DA6BDF4EC42659239D2DD6B45F15E_if1\|IP_GPIO_IF.in\[30\] " "Node \"IP_GPIO_IF:IP_GPIO_Main_E55DA6BDF4EC42659239D2DD6B45F15E_if1\|IP_GPIO_IF.in\[30\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "generated_project/GPIO/IP_GPIO_IF.sv" "IP_GPIO_IF.in\[30\]" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/GPIO/IP_GPIO_IF.sv" 1 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1617620365708 ""}
{ "Warning" "WSGN_WIRE_LOOP" "IP_GPIO_IF:IP_GPIO_Main_E55DA6BDF4EC42659239D2DD6B45F15E_if1\|IP_GPIO_IF.in\[2\] " "Node \"IP_GPIO_IF:IP_GPIO_Main_E55DA6BDF4EC42659239D2DD6B45F15E_if1\|IP_GPIO_IF.in\[2\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "generated_project/GPIO/IP_GPIO_IF.sv" "IP_GPIO_IF.in\[2\]" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/GPIO/IP_GPIO_IF.sv" 1 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1617620365708 ""}
{ "Warning" "WSGN_WIRE_LOOP" "IP_GPIO_IF:IP_GPIO_Main_E55DA6BDF4EC42659239D2DD6B45F15E_if1\|IP_GPIO_IF.in\[29\] " "Node \"IP_GPIO_IF:IP_GPIO_Main_E55DA6BDF4EC42659239D2DD6B45F15E_if1\|IP_GPIO_IF.in\[29\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "generated_project/GPIO/IP_GPIO_IF.sv" "IP_GPIO_IF.in\[29\]" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/GPIO/IP_GPIO_IF.sv" 1 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1617620365708 ""}
{ "Warning" "WSGN_WIRE_LOOP" "IP_GPIO_IF:IP_GPIO_Main_E55DA6BDF4EC42659239D2DD6B45F15E_if1\|IP_GPIO_IF.in\[28\] " "Node \"IP_GPIO_IF:IP_GPIO_Main_E55DA6BDF4EC42659239D2DD6B45F15E_if1\|IP_GPIO_IF.in\[28\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "generated_project/GPIO/IP_GPIO_IF.sv" "IP_GPIO_IF.in\[28\]" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/GPIO/IP_GPIO_IF.sv" 1 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1617620365708 ""}
{ "Warning" "WSGN_WIRE_LOOP" "IP_GPIO_IF:IP_GPIO_Main_E55DA6BDF4EC42659239D2DD6B45F15E_if1\|IP_GPIO_IF.in\[27\] " "Node \"IP_GPIO_IF:IP_GPIO_Main_E55DA6BDF4EC42659239D2DD6B45F15E_if1\|IP_GPIO_IF.in\[27\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "generated_project/GPIO/IP_GPIO_IF.sv" "IP_GPIO_IF.in\[27\]" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/GPIO/IP_GPIO_IF.sv" 1 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1617620365708 ""}
{ "Warning" "WSGN_WIRE_LOOP" "IP_GPIO_IF:IP_GPIO_Main_E55DA6BDF4EC42659239D2DD6B45F15E_if1\|IP_GPIO_IF.in\[26\] " "Node \"IP_GPIO_IF:IP_GPIO_Main_E55DA6BDF4EC42659239D2DD6B45F15E_if1\|IP_GPIO_IF.in\[26\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "generated_project/GPIO/IP_GPIO_IF.sv" "IP_GPIO_IF.in\[26\]" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/GPIO/IP_GPIO_IF.sv" 1 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1617620365708 ""}
{ "Warning" "WSGN_WIRE_LOOP" "IP_GPIO_IF:IP_GPIO_Main_E55DA6BDF4EC42659239D2DD6B45F15E_if1\|IP_GPIO_IF.in\[25\] " "Node \"IP_GPIO_IF:IP_GPIO_Main_E55DA6BDF4EC42659239D2DD6B45F15E_if1\|IP_GPIO_IF.in\[25\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "generated_project/GPIO/IP_GPIO_IF.sv" "IP_GPIO_IF.in\[25\]" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/GPIO/IP_GPIO_IF.sv" 1 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1617620365708 ""}
{ "Warning" "WSGN_WIRE_LOOP" "IP_GPIO_IF:IP_GPIO_Main_E55DA6BDF4EC42659239D2DD6B45F15E_if1\|IP_GPIO_IF.in\[24\] " "Node \"IP_GPIO_IF:IP_GPIO_Main_E55DA6BDF4EC42659239D2DD6B45F15E_if1\|IP_GPIO_IF.in\[24\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "generated_project/GPIO/IP_GPIO_IF.sv" "IP_GPIO_IF.in\[24\]" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/GPIO/IP_GPIO_IF.sv" 1 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1617620365708 ""}
{ "Warning" "WSGN_WIRE_LOOP" "IP_GPIO_IF:IP_GPIO_Main_E55DA6BDF4EC42659239D2DD6B45F15E_if1\|IP_GPIO_IF.in\[23\] " "Node \"IP_GPIO_IF:IP_GPIO_Main_E55DA6BDF4EC42659239D2DD6B45F15E_if1\|IP_GPIO_IF.in\[23\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "generated_project/GPIO/IP_GPIO_IF.sv" "IP_GPIO_IF.in\[23\]" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/GPIO/IP_GPIO_IF.sv" 1 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1617620365708 ""}
{ "Warning" "WSGN_WIRE_LOOP" "IP_GPIO_IF:IP_GPIO_Main_E55DA6BDF4EC42659239D2DD6B45F15E_if1\|IP_GPIO_IF.in\[22\] " "Node \"IP_GPIO_IF:IP_GPIO_Main_E55DA6BDF4EC42659239D2DD6B45F15E_if1\|IP_GPIO_IF.in\[22\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "generated_project/GPIO/IP_GPIO_IF.sv" "IP_GPIO_IF.in\[22\]" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/GPIO/IP_GPIO_IF.sv" 1 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1617620365708 ""}
{ "Warning" "WSGN_WIRE_LOOP" "IP_GPIO_IF:IP_GPIO_Main_E55DA6BDF4EC42659239D2DD6B45F15E_if1\|IP_GPIO_IF.in\[21\] " "Node \"IP_GPIO_IF:IP_GPIO_Main_E55DA6BDF4EC42659239D2DD6B45F15E_if1\|IP_GPIO_IF.in\[21\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "generated_project/GPIO/IP_GPIO_IF.sv" "IP_GPIO_IF.in\[21\]" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/GPIO/IP_GPIO_IF.sv" 1 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1617620365708 ""}
{ "Warning" "WSGN_WIRE_LOOP" "IP_GPIO_IF:IP_GPIO_Main_E55DA6BDF4EC42659239D2DD6B45F15E_if1\|IP_GPIO_IF.in\[20\] " "Node \"IP_GPIO_IF:IP_GPIO_Main_E55DA6BDF4EC42659239D2DD6B45F15E_if1\|IP_GPIO_IF.in\[20\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "generated_project/GPIO/IP_GPIO_IF.sv" "IP_GPIO_IF.in\[20\]" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/GPIO/IP_GPIO_IF.sv" 1 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1617620365708 ""}
{ "Warning" "WSGN_WIRE_LOOP" "IP_GPIO_IF:IP_GPIO_Main_E55DA6BDF4EC42659239D2DD6B45F15E_if1\|IP_GPIO_IF.in\[1\] " "Node \"IP_GPIO_IF:IP_GPIO_Main_E55DA6BDF4EC42659239D2DD6B45F15E_if1\|IP_GPIO_IF.in\[1\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "generated_project/GPIO/IP_GPIO_IF.sv" "IP_GPIO_IF.in\[1\]" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/GPIO/IP_GPIO_IF.sv" 1 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1617620365708 ""}
{ "Warning" "WSGN_WIRE_LOOP" "IP_GPIO_IF:IP_GPIO_Main_E55DA6BDF4EC42659239D2DD6B45F15E_if1\|IP_GPIO_IF.in\[19\] " "Node \"IP_GPIO_IF:IP_GPIO_Main_E55DA6BDF4EC42659239D2DD6B45F15E_if1\|IP_GPIO_IF.in\[19\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "generated_project/GPIO/IP_GPIO_IF.sv" "IP_GPIO_IF.in\[19\]" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/GPIO/IP_GPIO_IF.sv" 1 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1617620365708 ""}
{ "Warning" "WSGN_WIRE_LOOP" "IP_GPIO_IF:IP_GPIO_Main_E55DA6BDF4EC42659239D2DD6B45F15E_if1\|IP_GPIO_IF.in\[18\] " "Node \"IP_GPIO_IF:IP_GPIO_Main_E55DA6BDF4EC42659239D2DD6B45F15E_if1\|IP_GPIO_IF.in\[18\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "generated_project/GPIO/IP_GPIO_IF.sv" "IP_GPIO_IF.in\[18\]" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/GPIO/IP_GPIO_IF.sv" 1 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1617620365708 ""}
{ "Warning" "WSGN_WIRE_LOOP" "IP_GPIO_IF:IP_GPIO_Main_E55DA6BDF4EC42659239D2DD6B45F15E_if1\|IP_GPIO_IF.in\[17\] " "Node \"IP_GPIO_IF:IP_GPIO_Main_E55DA6BDF4EC42659239D2DD6B45F15E_if1\|IP_GPIO_IF.in\[17\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "generated_project/GPIO/IP_GPIO_IF.sv" "IP_GPIO_IF.in\[17\]" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/GPIO/IP_GPIO_IF.sv" 1 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1617620365708 ""}
{ "Warning" "WSGN_WIRE_LOOP" "IP_GPIO_IF:IP_GPIO_Main_E55DA6BDF4EC42659239D2DD6B45F15E_if1\|IP_GPIO_IF.in\[16\] " "Node \"IP_GPIO_IF:IP_GPIO_Main_E55DA6BDF4EC42659239D2DD6B45F15E_if1\|IP_GPIO_IF.in\[16\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "generated_project/GPIO/IP_GPIO_IF.sv" "IP_GPIO_IF.in\[16\]" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/GPIO/IP_GPIO_IF.sv" 1 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1617620365708 ""}
{ "Warning" "WSGN_WIRE_LOOP" "IP_GPIO_IF:IP_GPIO_Main_E55DA6BDF4EC42659239D2DD6B45F15E_if1\|IP_GPIO_IF.in\[15\] " "Node \"IP_GPIO_IF:IP_GPIO_Main_E55DA6BDF4EC42659239D2DD6B45F15E_if1\|IP_GPIO_IF.in\[15\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "generated_project/GPIO/IP_GPIO_IF.sv" "IP_GPIO_IF.in\[15\]" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/GPIO/IP_GPIO_IF.sv" 1 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1617620365708 ""}
{ "Warning" "WSGN_WIRE_LOOP" "IP_GPIO_IF:IP_GPIO_Main_E55DA6BDF4EC42659239D2DD6B45F15E_if1\|IP_GPIO_IF.in\[14\] " "Node \"IP_GPIO_IF:IP_GPIO_Main_E55DA6BDF4EC42659239D2DD6B45F15E_if1\|IP_GPIO_IF.in\[14\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "generated_project/GPIO/IP_GPIO_IF.sv" "IP_GPIO_IF.in\[14\]" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/GPIO/IP_GPIO_IF.sv" 1 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1617620365708 ""}
{ "Warning" "WSGN_WIRE_LOOP" "IP_GPIO_IF:IP_GPIO_Main_E55DA6BDF4EC42659239D2DD6B45F15E_if1\|IP_GPIO_IF.in\[13\] " "Node \"IP_GPIO_IF:IP_GPIO_Main_E55DA6BDF4EC42659239D2DD6B45F15E_if1\|IP_GPIO_IF.in\[13\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "generated_project/GPIO/IP_GPIO_IF.sv" "IP_GPIO_IF.in\[13\]" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/GPIO/IP_GPIO_IF.sv" 1 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1617620365708 ""}
{ "Warning" "WSGN_WIRE_LOOP" "IP_GPIO_IF:IP_GPIO_Main_E55DA6BDF4EC42659239D2DD6B45F15E_if1\|IP_GPIO_IF.in\[12\] " "Node \"IP_GPIO_IF:IP_GPIO_Main_E55DA6BDF4EC42659239D2DD6B45F15E_if1\|IP_GPIO_IF.in\[12\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "generated_project/GPIO/IP_GPIO_IF.sv" "IP_GPIO_IF.in\[12\]" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/GPIO/IP_GPIO_IF.sv" 1 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1617620365708 ""}
{ "Warning" "WSGN_WIRE_LOOP" "IP_GPIO_IF:IP_GPIO_Main_E55DA6BDF4EC42659239D2DD6B45F15E_if1\|IP_GPIO_IF.in\[11\] " "Node \"IP_GPIO_IF:IP_GPIO_Main_E55DA6BDF4EC42659239D2DD6B45F15E_if1\|IP_GPIO_IF.in\[11\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "generated_project/GPIO/IP_GPIO_IF.sv" "IP_GPIO_IF.in\[11\]" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/GPIO/IP_GPIO_IF.sv" 1 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1617620365708 ""}
{ "Warning" "WSGN_WIRE_LOOP" "IP_GPIO_IF:IP_GPIO_Main_E55DA6BDF4EC42659239D2DD6B45F15E_if1\|IP_GPIO_IF.in\[10\] " "Node \"IP_GPIO_IF:IP_GPIO_Main_E55DA6BDF4EC42659239D2DD6B45F15E_if1\|IP_GPIO_IF.in\[10\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "generated_project/GPIO/IP_GPIO_IF.sv" "IP_GPIO_IF.in\[10\]" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/GPIO/IP_GPIO_IF.sv" 1 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1617620365708 ""}
{ "Warning" "WSGN_WIRE_LOOP" "IP_GPIO_IF:IP_GPIO_Main_E55DA6BDF4EC42659239D2DD6B45F15E_if1\|IP_GPIO_IF.in\[0\] " "Node \"IP_GPIO_IF:IP_GPIO_Main_E55DA6BDF4EC42659239D2DD6B45F15E_if1\|IP_GPIO_IF.in\[0\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "generated_project/GPIO/IP_GPIO_IF.sv" "IP_GPIO_IF.in\[0\]" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/GPIO/IP_GPIO_IF.sv" 1 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1617620365708 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A\|picorv32:picorv32_core\|cpuregs_rtl_0 " "Inferred RAM node \"picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A\|picorv32:picorv32_core\|cpuregs_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1617620368662 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A\|picorv32:picorv32_core\|cpuregs_rtl_1 " "Inferred RAM node \"picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A\|picorv32:picorv32_core\|cpuregs_rtl_1\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1617620368677 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A\|picorv32:picorv32_core\|cpuregs_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A\|picorv32:picorv32_core\|cpuregs_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1617620374022 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1617620374022 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1617620374022 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1617620374022 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1617620374022 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1617620374022 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1617620374022 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1617620374022 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1617620374022 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1617620374022 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1617620374022 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1617620374022 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1617620374022 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1617620374022 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1617620374022 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A\|picorv32:picorv32_core\|cpuregs_rtl_1 " "Inferred altsyncram megafunction from the following design logic: \"picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A\|picorv32:picorv32_core\|cpuregs_rtl_1\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1617620374022 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1617620374022 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1617620374022 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1617620374022 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1617620374022 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1617620374022 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1617620374022 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1617620374022 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1617620374022 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1617620374022 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1617620374022 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1617620374022 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1617620374022 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1617620374022 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1617620374022 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1617620374022 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A\|picorv32:picorv32_core\|altsyncram:cpuregs_rtl_0 " "Elaborated megafunction instantiation \"picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A\|picorv32:picorv32_core\|altsyncram:cpuregs_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617620374083 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A\|picorv32:picorv32_core\|altsyncram:cpuregs_rtl_0 " "Instantiated megafunction \"picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A\|picorv32:picorv32_core\|altsyncram:cpuregs_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617620374083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617620374083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617620374083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617620374083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617620374083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617620374083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617620374083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617620374083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617620374083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617620374083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617620374083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617620374083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617620374083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617620374083 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1617620374083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_d2k1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_d2k1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_d2k1 " "Found entity 1: altsyncram_d2k1" {  } { { "db/altsyncram_d2k1.tdf" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/db/altsyncram_d2k1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617620374208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617620374208 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1617620374694 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617620380380 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "96 " "96 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1617620383005 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/output_files/top.map.smsg " "Generated suppressed messages file Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/output_files/top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617620383708 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 959 " "Successfully connected in-system debug instance \"auto_signaltap_0\" to all 959 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Successfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Analysis & Synthesis" 0 -1 1617620386536 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "14 0 1 0 0 " "Adding 14 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1617620386974 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617620386974 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F\|IP_VGA_PLL_Altera:pll\|altera_pll:altera_pll_i\|general\[0\].gpll " "RST port on the PLL is not properly connected on instance IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F\|IP_VGA_PLL_Altera:pll\|altera_pll:altera_pll_i\|general\[0\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1617620388131 ""}  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altera_pll.v" 749 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1617620388131 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "11878 " "Implemented 11878 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1617620388989 ""} { "Info" "ICUT_CUT_TM_OPINS" "47 " "Implemented 47 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1617620388989 ""} { "Info" "ICUT_CUT_TM_LCELLS" "10889 " "Implemented 10889 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1617620388989 ""} { "Info" "ICUT_CUT_TM_RAMS" "919 " "Implemented 919 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1617620388989 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1617620388989 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "3 " "Implemented 3 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1617620388989 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1617620388989 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 178 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 178 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5197 " "Peak virtual memory: 5197 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1617620389130 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 05 06:59:49 2021 " "Processing ended: Mon Apr 05 06:59:49 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1617620389130 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:04 " "Elapsed time: 00:01:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1617620389130 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:41 " "Total CPU time (on all processors): 00:01:41" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1617620389130 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1617620389130 ""}
