#! /usr/local/iverilog/bin/vvp
:ivl_version "11.0 (devel)" "(s20150603-642-g3bdb50da)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "vhdl_textio";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_00000000010ed680 .scope module, "tb_ALU" "tb_ALU" 2 23;
 .timescale -9 -12;
v00000000010e9df0_0 .var "A", 31 0;
v00000000010e9e90_0 .var "B", 31 0;
v00000000010e9f30_0 .net "Result", 31 0, v00000000010e9d50_0;  1 drivers
v0000000000f83c20_0 .net "Zero", 0 0, L_0000000000f83d60;  1 drivers
v0000000000f83cc0_0 .var "cntrl", 3 0;
S_00000000010ed810 .scope module, "a1" "ALU" 2 31, 3 23 0, S_00000000010ed680;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 4 "cntrl";
    .port_info 3 /OUTPUT 32 "Result";
    .port_info 4 /OUTPUT 1 "Zero";
v00000000010ed9a0_0 .net "A", 31 0, v00000000010e9df0_0;  1 drivers
v00000000010e7c50_0 .net "B", 31 0, v00000000010e9e90_0;  1 drivers
v00000000010e9ad0_0 .net "Result", 31 0, v00000000010e9d50_0;  alias, 1 drivers
v00000000010e9b70_0 .net "Zero", 0 0, L_0000000000f83d60;  alias, 1 drivers
L_0000000000fd6858 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000000010e9c10_0 .net/2u *"_s2", 31 0, L_0000000000fd6858;  1 drivers
v00000000010e9cb0_0 .net "cntrl", 3 0, v0000000000f83cc0_0;  1 drivers
v00000000010e9d50_0 .var "res", 31 0;
E_0000000000f76050 .event edge, v00000000010e9cb0_0, v00000000010ed9a0_0, v00000000010e7c50_0;
L_0000000000f83d60 .cmp/eq 32, v00000000010e9d50_0, L_0000000000fd6858;
    .scope S_00000000010ed810;
T_0 ;
    %wait E_0000000000f76050;
    %load/vec4 v00000000010e9cb0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %pushi/vec4 0, 4294967295, 32;
    %store/vec4 v00000000010e9d50_0, 0, 32;
    %jmp T_0.6;
T_0.0 ;
    %load/vec4 v00000000010ed9a0_0;
    %load/vec4 v00000000010e7c50_0;
    %and;
    %store/vec4 v00000000010e9d50_0, 0, 32;
    %jmp T_0.6;
T_0.1 ;
    %load/vec4 v00000000010ed9a0_0;
    %load/vec4 v00000000010e7c50_0;
    %or;
    %store/vec4 v00000000010e9d50_0, 0, 32;
    %jmp T_0.6;
T_0.2 ;
    %load/vec4 v00000000010ed9a0_0;
    %load/vec4 v00000000010e7c50_0;
    %add;
    %store/vec4 v00000000010e9d50_0, 0, 32;
    %jmp T_0.6;
T_0.3 ;
    %load/vec4 v00000000010ed9a0_0;
    %load/vec4 v00000000010e7c50_0;
    %sub;
    %store/vec4 v00000000010e9d50_0, 0, 32;
    %jmp T_0.6;
T_0.4 ;
    %load/vec4 v00000000010ed9a0_0;
    %load/vec4 v00000000010e7c50_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_0.7, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_0.8, 8;
T_0.7 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_0.8, 8;
 ; End of false expr.
    %blend;
T_0.8;
    %store/vec4 v00000000010e9d50_0, 0, 32;
    %jmp T_0.6;
T_0.6 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_00000000010ed680;
T_1 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000000000f83cc0_0, 0, 4;
    %pushi/vec4 23, 0, 32;
    %store/vec4 v00000000010e9df0_0, 0, 32;
    %pushi/vec4 42, 0, 32;
    %store/vec4 v00000000010e9e90_0, 0, 32;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0000000000f83cc0_0, 0, 4;
    %pushi/vec4 23, 0, 32;
    %store/vec4 v00000000010e9df0_0, 0, 32;
    %pushi/vec4 42, 0, 32;
    %store/vec4 v00000000010e9e90_0, 0, 32;
    %delay 20000, 0;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000000000f83cc0_0, 0, 4;
    %pushi/vec4 23, 0, 32;
    %store/vec4 v00000000010e9df0_0, 0, 32;
    %pushi/vec4 42, 0, 32;
    %store/vec4 v00000000010e9e90_0, 0, 32;
    %delay 20000, 0;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0000000000f83cc0_0, 0, 4;
    %pushi/vec4 23, 0, 32;
    %store/vec4 v00000000010e9df0_0, 0, 32;
    %pushi/vec4 42, 0, 32;
    %store/vec4 v00000000010e9e90_0, 0, 32;
    %delay 20000, 0;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0000000000f83cc0_0, 0, 4;
    %pushi/vec4 23, 0, 32;
    %store/vec4 v00000000010e9df0_0, 0, 32;
    %pushi/vec4 42, 0, 32;
    %store/vec4 v00000000010e9e90_0, 0, 32;
    %delay 20000, 0;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0000000000f83cc0_0, 0, 4;
    %pushi/vec4 42, 0, 32;
    %store/vec4 v00000000010e9df0_0, 0, 32;
    %pushi/vec4 23, 0, 32;
    %store/vec4 v00000000010e9e90_0, 0, 32;
    %delay 20000, 0;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0000000000f83cc0_0, 0, 4;
    %pushi/vec4 42, 0, 32;
    %store/vec4 v00000000010e9df0_0, 0, 32;
    %pushi/vec4 23, 0, 32;
    %store/vec4 v00000000010e9e90_0, 0, 32;
    %delay 20000, 0;
    %vpi_call 2 62 "$finish" {0 0 0};
    %end;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "tb_ALU.v";
    "ALU.v";
