{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1569951347197 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1569951347198 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct  1 19:35:46 2019 " "Processing started: Tue Oct  1 19:35:46 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1569951347198 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1569951347198 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta PCIe_Fundamental -c PCIe_Fundamental " "Command: quartus_sta PCIe_Fundamental -c PCIe_Fundamental" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1569951347198 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1569951347273 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1569951351027 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1569951351028 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1569951351085 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1569951351085 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_cal_av " "Entity alt_cal_av" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -compatibility_mode *\|alt_cal_channel\[*\]\] -to q  " "set_disable_timing \[get_cells -compatibility_mode *\|alt_cal_channel\[*\]\] -to q " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1569951355325 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -compatibility_mode *\|alt_cal_busy\] -to q  " "set_disable_timing \[get_cells -compatibility_mode *\|alt_cal_busy\] -to q " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1569951355325 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1569951355325 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_cal_edge_detect " "Entity alt_cal_edge_detect" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name alt_cal_av_edge_detect_clk -period 10 \[get_registers *alt_cal_av*\|*pd*_det\|alt_edge_det_ff?\] " "create_clock -name alt_cal_av_edge_detect_clk -period 10 \[get_registers *alt_cal_av*\|*pd*_det\|alt_edge_det_ff?\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1569951355325 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -exclusive -group \[get_clocks \{alt_cal_av_edge_detect_clk\}\] " "set_clock_groups -exclusive -group \[get_clocks \{alt_cal_av_edge_detect_clk\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1569951355325 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1569951355325 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_xcvr_resync " "Entity alt_xcvr_resync" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *alt_xcvr_resync*sync_r\[0\]\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *alt_xcvr_resync*sync_r\[0\]\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1569951355325 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1569951355325 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1569951355325 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1569951355325 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1569951355325 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1569951355325 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1569951355325 ""}
{ "Info" "ISTA_SDC_FOUND" "q_sys/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'q_sys/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1569951355727 ""}
{ "Info" "ISTA_SDC_FOUND" "q_sys/synthesis/submodules/altera_pci_express.sdc " "Reading SDC File: 'q_sys/synthesis/submodules/altera_pci_express.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1569951355842 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 10.000 -waveform \{0.000 5.000\} -name PCIE_REFCLK_p PCIE_REFCLK_p " "create_clock -period 10.000 -waveform \{0.000 5.000\} -name PCIE_REFCLK_p PCIE_REFCLK_p" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1569951355959 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_tx_pll_inst\|pll\[0\].pll.cmu_pll.tx_pll\|refclk\} -divide_by 2 -multiply_by 25 -duty_cycle 50.00 -name \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_tx_pll_inst\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr\} \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_tx_pll_inst\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr\} " "create_generated_clock -source \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_tx_pll_inst\|pll\[0\].pll.cmu_pll.tx_pll\|refclk\} -divide_by 2 -multiply_by 25 -duty_cycle 50.00 -name \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_tx_pll_inst\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr\} \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_tx_pll_inst\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1569951355959 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_tx_pll_inst\|pll\[0\].pll.cmu_pll.pll_mux.pll_refclk_select_mux\|refiqclk3\} -duty_cycle 50.00 -name \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_tx_pll_inst\|pll\[0\].pll.cmu_pll.pll_mux.pll_refclk_select_mux\|clkout\} \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_tx_pll_inst\|pll\[0\].pll.cmu_pll.pll_mux.pll_refclk_select_mux\|clkout\} " "create_generated_clock -source \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_tx_pll_inst\|pll\[0\].pll.cmu_pll.pll_mux.pll_refclk_select_mux\|refiqclk3\} -duty_cycle 50.00 -name \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_tx_pll_inst\|pll\[0\].pll.cmu_pll.pll_mux.pll_refclk_select_mux\|clkout\} \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_tx_pll_inst\|pll\[0\].pll.cmu_pll.pll_mux.pll_refclk_select_mux\|clkout\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1569951355959 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 0.800 -name \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[1\].rx_pma.rx_cdr\|clk90bdes\} \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[1\].rx_pma.rx_cdr\|clk90bdes\} " "create_clock -period 0.800 -name \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[1\].rx_pma.rx_cdr\|clk90bdes\} \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[1\].rx_pma.rx_cdr\|clk90bdes\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1569951355959 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 0.800 -name \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_cdr\|clk90bdes\} \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_cdr\|clk90bdes\} " "create_clock -period 0.800 -name \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_cdr\|clk90bdes\} \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_cdr\|clk90bdes\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1569951355959 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 0.800 -name \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[2\].rx_pma.rx_cdr\|clk90bdes\} \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[2\].rx_pma.rx_cdr\|clk90bdes\} " "create_clock -period 0.800 -name \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[2\].rx_pma.rx_cdr\|clk90bdes\} \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[2\].rx_pma.rx_cdr\|clk90bdes\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1569951355959 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 0.800 -name \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[3\].rx_pma.rx_cdr\|clk90bdes\} \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[3\].rx_pma.rx_cdr\|clk90bdes\} " "create_clock -period 0.800 -name \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[3\].rx_pma.rx_cdr\|clk90bdes\} \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[3\].rx_pma.rx_cdr\|clk90bdes\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1569951355959 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[3\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulsex6up\} -duty_cycle 50.00 -name \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[3\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\} \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[3\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\} " "create_generated_clock -source \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[3\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulsex6up\} -duty_cycle 50.00 -name \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[3\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\} \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[3\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1569951355959 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[3\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkpx6up\} -duty_cycle 50.00 -name \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[3\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\} \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[3\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\} " "create_generated_clock -source \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[3\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkpx6up\} -duty_cycle 50.00 -name \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[3\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\} \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[3\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1569951355959 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[3\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkpx6up\} -duty_cycle 50.00 -name \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[3\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\} \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[3\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\} " "create_generated_clock -source \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[3\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkpx6up\} -duty_cycle 50.00 -name \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[3\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\} \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[3\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1569951355959 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[3\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkx6up\} -duty_cycle 50.00 -name \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[3\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\} \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[3\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\} " "create_generated_clock -source \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[3\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkx6up\} -duty_cycle 50.00 -name \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[3\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\} \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[3\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1569951355959 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[3\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkx6up\} -duty_cycle 50.00 -name \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[3\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\} \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[3\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\} " "create_generated_clock -source \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[3\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkx6up\} -duty_cycle 50.00 -name \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[3\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\} \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[3\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1569951355959 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[3\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkx6up\} -duty_cycle 50.00 -name \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[3\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\} \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[3\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\} " "create_generated_clock -source \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[3\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkx6up\} -duty_cycle 50.00 -name \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[3\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\} \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[3\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1569951355959 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[1\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulsex6up\} -duty_cycle 50.00 -name \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[1\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\} \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[1\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\} " "create_generated_clock -source \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[1\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulsex6up\} -duty_cycle 50.00 -name \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[1\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\} \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[1\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1569951355959 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[1\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clkcdr1t\} -divide_by 5 -duty_cycle 50.00 -name \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[1\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulseout\} \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[1\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulseout\} " "create_generated_clock -source \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[1\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clkcdr1t\} -divide_by 5 -duty_cycle 50.00 -name \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[1\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulseout\} \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[1\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulseout\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1569951355959 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[1\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkpx6up\} -duty_cycle 50.00 -name \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[1\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\} \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[1\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\} " "create_generated_clock -source \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[1\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkpx6up\} -duty_cycle 50.00 -name \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[1\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\} \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[1\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1569951355959 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[1\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkpx6up\} -duty_cycle 50.00 -name \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[1\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\} \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[1\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\} " "create_generated_clock -source \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[1\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkpx6up\} -duty_cycle 50.00 -name \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[1\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\} \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[1\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1569951355959 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[1\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clkcdr1t\} -divide_by 5 -duty_cycle 50.00 -name \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[1\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkpout\} \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[1\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkpout\} " "create_generated_clock -source \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[1\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clkcdr1t\} -divide_by 5 -duty_cycle 50.00 -name \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[1\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkpout\} \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[1\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkpout\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1569951355959 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[1\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clkcdr1t\} -divide_by 10 -duty_cycle 50.00 -name \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[1\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkout\} \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[1\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkout\} " "create_generated_clock -source \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[1\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clkcdr1t\} -divide_by 10 -duty_cycle 50.00 -name \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[1\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkout\} \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[1\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkout\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1569951355959 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[1\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkx6up\} -duty_cycle 50.00 -name \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[1\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\} \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[1\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\} " "create_generated_clock -source \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[1\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkx6up\} -duty_cycle 50.00 -name \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[1\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\} \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[1\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1569951355959 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[1\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkx6up\} -duty_cycle 50.00 -name \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[1\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\} \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[1\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\} " "create_generated_clock -source \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[1\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkx6up\} -duty_cycle 50.00 -name \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[1\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\} \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[1\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1569951355959 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[1\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkx6up\} -duty_cycle 50.00 -name \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[1\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\} \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[1\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\} " "create_generated_clock -source \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[1\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkx6up\} -duty_cycle 50.00 -name \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[1\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\} \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[1\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1569951355959 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[2\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulsex6up\} -duty_cycle 50.00 -name \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[2\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\} \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[2\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\} " "create_generated_clock -source \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[2\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulsex6up\} -duty_cycle 50.00 -name \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[2\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\} \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[2\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1569951355959 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[2\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkpx6up\} -duty_cycle 50.00 -name \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[2\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\} \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[2\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\} " "create_generated_clock -source \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[2\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkpx6up\} -duty_cycle 50.00 -name \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[2\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\} \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[2\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1569951355959 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[2\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkpx6up\} -duty_cycle 50.00 -name \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[2\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\} \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[2\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\} " "create_generated_clock -source \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[2\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkpx6up\} -duty_cycle 50.00 -name \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[2\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\} \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[2\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1569951355959 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[2\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkx6up\} -duty_cycle 50.00 -name \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[2\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\} \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[2\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\} " "create_generated_clock -source \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[2\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkx6up\} -duty_cycle 50.00 -name \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[2\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\} \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[2\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1569951355959 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[2\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkx6up\} -duty_cycle 50.00 -name \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[2\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\} \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[2\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\} " "create_generated_clock -source \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[2\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkx6up\} -duty_cycle 50.00 -name \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[2\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\} \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[2\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1569951355959 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[2\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkx6up\} -duty_cycle 50.00 -name \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[2\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\} \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[2\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\} " "create_generated_clock -source \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[2\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkx6up\} -duty_cycle 50.00 -name \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[2\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\} \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[2\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1569951355959 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulsex6up\} -duty_cycle 50.00 -name \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\} \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\} " "create_generated_clock -source \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulsex6up\} -duty_cycle 50.00 -name \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\} \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1569951355959 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkpx6up\} -duty_cycle 50.00 -name \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\} \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\} " "create_generated_clock -source \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkpx6up\} -duty_cycle 50.00 -name \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\} \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1569951355959 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkpx6up\} -duty_cycle 50.00 -name \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\} \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\} " "create_generated_clock -source \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkpx6up\} -duty_cycle 50.00 -name \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\} \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1569951355959 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkx6up\} -duty_cycle 50.00 -name \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\} \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\} " "create_generated_clock -source \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkx6up\} -duty_cycle 50.00 -name \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\} \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1569951355959 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkx6up\} -duty_cycle 50.00 -name \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\} \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\} " "create_generated_clock -source \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkx6up\} -duty_cycle 50.00 -name \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\} \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1569951355959 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkx6up\} -duty_cycle 50.00 -name \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\} \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\} " "create_generated_clock -source \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkx6up\} -duty_cycle 50.00 -name \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\} \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1569951355959 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[3\].rx_pma.cdr_refclk_mux0\|refiqclk3\} -duty_cycle 50.00 -name \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[3\].rx_pma.cdr_refclk_mux0\|clkout\} \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[3\].rx_pma.cdr_refclk_mux0\|clkout\} " "create_generated_clock -source \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[3\].rx_pma.cdr_refclk_mux0\|refiqclk3\} -duty_cycle 50.00 -name \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[3\].rx_pma.cdr_refclk_mux0\|clkout\} \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[3\].rx_pma.cdr_refclk_mux0\|clkout\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1569951355959 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[2\].rx_pma.cdr_refclk_mux0\|refiqclk0\} -duty_cycle 50.00 -name \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[2\].rx_pma.cdr_refclk_mux0\|clkout\} \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[2\].rx_pma.cdr_refclk_mux0\|clkout\} " "create_generated_clock -source \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[2\].rx_pma.cdr_refclk_mux0\|refiqclk0\} -duty_cycle 50.00 -name \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[2\].rx_pma.cdr_refclk_mux0\|clkout\} \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[2\].rx_pma.cdr_refclk_mux0\|clkout\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1569951355959 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[1\].rx_pma.cdr_refclk_mux0\|refiqclk0\} -duty_cycle 50.00 -name \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[1\].rx_pma.cdr_refclk_mux0\|clkout\} \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[1\].rx_pma.cdr_refclk_mux0\|clkout\} " "create_generated_clock -source \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[1\].rx_pma.cdr_refclk_mux0\|refiqclk0\} -duty_cycle 50.00 -name \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[1\].rx_pma.cdr_refclk_mux0\|clkout\} \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[1\].rx_pma.cdr_refclk_mux0\|clkout\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1569951355959 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|refiqclk0\} -duty_cycle 50.00 -name \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|clkout\} \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|clkout\} " "create_generated_clock -source \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|refiqclk0\} -duty_cycle 50.00 -name \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|clkout\} \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|clkout\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1569951355959 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 8.000 -name \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_cavhip.arriav_hd_altpe2_hip_top\|coreclkout\} \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_cavhip.arriav_hd_altpe2_hip_top\|coreclkout\} " "create_clock -period 8.000 -name \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_cavhip.arriav_hd_altpe2_hip_top\|coreclkout\} \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_cavhip.arriav_hd_altpe2_hip_top\|coreclkout\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1569951355959 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[3\].inst_av_pcs_ch\|inst_av_hssi_tx_pcs_pma_interface\|wys\|clockoutto8gpcs\} -duty_cycle 50.00 -name \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[3\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|txpmaclk\} \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[3\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|txpmaclk\} " "create_generated_clock -source \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[3\].inst_av_pcs_ch\|inst_av_hssi_tx_pcs_pma_interface\|wys\|clockoutto8gpcs\} -duty_cycle 50.00 -name \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[3\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|txpmaclk\} \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[3\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|txpmaclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1569951355959 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[3\].rx_pma.rx_cdr\|clk90bdes\} -divide_by 10 -multiply_by 2 -duty_cycle 50.00 -name \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[3\].rx_pma.rx_pma_deser\|clk90b\} \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[3\].rx_pma.rx_pma_deser\|clk90b\} " "create_generated_clock -source \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[3\].rx_pma.rx_cdr\|clk90bdes\} -divide_by 10 -multiply_by 2 -duty_cycle 50.00 -name \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[3\].rx_pma.rx_pma_deser\|clk90b\} \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[3\].rx_pma.rx_pma_deser\|clk90b\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1569951355959 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[2\].inst_av_pcs_ch\|inst_av_hssi_tx_pcs_pma_interface\|wys\|clockoutto8gpcs\} -duty_cycle 50.00 -name \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[2\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|txpmaclk\} \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[2\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|txpmaclk\} " "create_generated_clock -source \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[2\].inst_av_pcs_ch\|inst_av_hssi_tx_pcs_pma_interface\|wys\|clockoutto8gpcs\} -duty_cycle 50.00 -name \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[2\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|txpmaclk\} \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[2\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|txpmaclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1569951355959 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[2\].rx_pma.rx_cdr\|clk90bdes\} -divide_by 10 -multiply_by 2 -duty_cycle 50.00 -name \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[2\].rx_pma.rx_pma_deser\|clk90b\} \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[2\].rx_pma.rx_pma_deser\|clk90b\} " "create_generated_clock -source \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[2\].rx_pma.rx_cdr\|clk90bdes\} -divide_by 10 -multiply_by 2 -duty_cycle 50.00 -name \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[2\].rx_pma.rx_pma_deser\|clk90b\} \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[2\].rx_pma.rx_pma_deser\|clk90b\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1569951355959 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[1\].inst_av_pcs_ch\|inst_av_hssi_tx_pcs_pma_interface\|wys\|clockoutto8gpcs\} -duty_cycle 50.00 -name \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[1\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|txpmaclk\} \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[1\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|txpmaclk\} " "create_generated_clock -source \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[1\].inst_av_pcs_ch\|inst_av_hssi_tx_pcs_pma_interface\|wys\|clockoutto8gpcs\} -duty_cycle 50.00 -name \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[1\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|txpmaclk\} \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[1\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|txpmaclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1569951355959 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[1\].rx_pma.rx_cdr\|clk90bdes\} -divide_by 10 -multiply_by 2 -duty_cycle 50.00 -name \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[1\].rx_pma.rx_pma_deser\|clk90b\} \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[1\].rx_pma.rx_pma_deser\|clk90b\} " "create_generated_clock -source \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[1\].rx_pma.rx_cdr\|clk90bdes\} -divide_by 10 -multiply_by 2 -duty_cycle 50.00 -name \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[1\].rx_pma.rx_pma_deser\|clk90b\} \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[1\].rx_pma.rx_pma_deser\|clk90b\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1569951355959 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pcs_pma_interface\|wys\|clockoutto8gpcs\} -duty_cycle 50.00 -name \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|txpmaclk\} \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|txpmaclk\} " "create_generated_clock -source \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pcs_pma_interface\|wys\|clockoutto8gpcs\} -duty_cycle 50.00 -name \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|txpmaclk\} \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|txpmaclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1569951355959 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_cdr\|clk90bdes\} -divide_by 10 -multiply_by 2 -duty_cycle 50.00 -name \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b\} \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b\} " "create_generated_clock -source \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_cdr\|clk90bdes\} -divide_by 10 -multiply_by 2 -duty_cycle 50.00 -name \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b\} \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1569951355959 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[3\].inst_av_pcs_ch\|inst_av_hssi_tx_pcs_pma_interface\|wys\|clockoutto8gpcs\} -duty_cycle 50.00 -name \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[3\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\} \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[3\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\} " "create_generated_clock -source \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[3\].inst_av_pcs_ch\|inst_av_hssi_tx_pcs_pma_interface\|wys\|clockoutto8gpcs\} -duty_cycle 50.00 -name \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[3\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\} \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[3\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1569951355959 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[2\].inst_av_pcs_ch\|inst_av_hssi_tx_pcs_pma_interface\|wys\|clockoutto8gpcs\} -duty_cycle 50.00 -name \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[2\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\} \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[2\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\} " "create_generated_clock -source \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[2\].inst_av_pcs_ch\|inst_av_hssi_tx_pcs_pma_interface\|wys\|clockoutto8gpcs\} -duty_cycle 50.00 -name \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[2\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\} \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[2\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1569951355959 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[1\].inst_av_pcs_ch\|inst_av_hssi_tx_pcs_pma_interface\|wys\|clockoutto8gpcs\} -duty_cycle 50.00 -name \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[1\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\} \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[1\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\} " "create_generated_clock -source \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[1\].inst_av_pcs_ch\|inst_av_hssi_tx_pcs_pma_interface\|wys\|clockoutto8gpcs\} -duty_cycle 50.00 -name \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[1\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\} \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[1\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1569951355959 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pcs_pma_interface\|wys\|clockoutto8gpcs\} -duty_cycle 50.00 -name \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\} \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\} " "create_generated_clock -source \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pcs_pma_interface\|wys\|clockoutto8gpcs\} -duty_cycle 50.00 -name \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\} \{u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1569951355959 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_common_pld_pcs_interface_rbc:inst_av_hssi_common_pld_pcs_interface\|pldnfrzdrv \}\] -10.000 " "set_min_delay -from \[get_ports \{ q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_common_pld_pcs_interface_rbc:inst_av_hssi_common_pld_pcs_interface\|pldnfrzdrv \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1569951355959 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_common_pld_pcs_interface_rbc:inst_av_hssi_common_pld_pcs_interface\|pldnfrzdrv \}\] 20.000 " "set_max_delay -from \[get_ports \{ q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_common_pld_pcs_interface_rbc:inst_av_hssi_common_pld_pcs_interface\|pldnfrzdrv \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1569951355959 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[1\].inst_av_pcs_ch\|av_hssi_common_pld_pcs_interface_rbc:inst_av_hssi_common_pld_pcs_interface\|pldnfrzdrv \}\] -10.000 " "set_min_delay -from \[get_ports \{ q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[1\].inst_av_pcs_ch\|av_hssi_common_pld_pcs_interface_rbc:inst_av_hssi_common_pld_pcs_interface\|pldnfrzdrv \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1569951355959 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[1\].inst_av_pcs_ch\|av_hssi_common_pld_pcs_interface_rbc:inst_av_hssi_common_pld_pcs_interface\|pldnfrzdrv \}\] 20.000 " "set_max_delay -from \[get_ports \{ q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[1\].inst_av_pcs_ch\|av_hssi_common_pld_pcs_interface_rbc:inst_av_hssi_common_pld_pcs_interface\|pldnfrzdrv \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1569951355959 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[2\].inst_av_pcs_ch\|av_hssi_common_pld_pcs_interface_rbc:inst_av_hssi_common_pld_pcs_interface\|pldnfrzdrv \}\] -10.000 " "set_min_delay -from \[get_ports \{ q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[2\].inst_av_pcs_ch\|av_hssi_common_pld_pcs_interface_rbc:inst_av_hssi_common_pld_pcs_interface\|pldnfrzdrv \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1569951355959 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[2\].inst_av_pcs_ch\|av_hssi_common_pld_pcs_interface_rbc:inst_av_hssi_common_pld_pcs_interface\|pldnfrzdrv \}\] 20.000 " "set_max_delay -from \[get_ports \{ q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[2\].inst_av_pcs_ch\|av_hssi_common_pld_pcs_interface_rbc:inst_av_hssi_common_pld_pcs_interface\|pldnfrzdrv \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1569951355959 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_xcvr_avmm:inst_av_xcvr_avmm\|avmm_interface_insts\[3\].av_hssi_avmm_interface_inst~BURIED_ASYNC_DATA_OUT \}\] -10.000 " "set_min_delay -from \[get_ports \{ q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_xcvr_avmm:inst_av_xcvr_avmm\|avmm_interface_insts\[3\].av_hssi_avmm_interface_inst~BURIED_ASYNC_DATA_OUT \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1569951355959 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_xcvr_avmm:inst_av_xcvr_avmm\|avmm_interface_insts\[3\].av_hssi_avmm_interface_inst~BURIED_ASYNC_DATA_OUT \}\] 20.000 " "set_max_delay -from \[get_ports \{ q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_xcvr_avmm:inst_av_xcvr_avmm\|avmm_interface_insts\[3\].av_hssi_avmm_interface_inst~BURIED_ASYNC_DATA_OUT \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1569951355959 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_xcvr_avmm:inst_av_xcvr_avmm\|avmm_interface_insts\[3\].av_hssi_avmm_interface_inst~BURIED_ASYNC_DATA_IN \}\] -10.000 " "set_min_delay -to \[get_ports \{ q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_xcvr_avmm:inst_av_xcvr_avmm\|avmm_interface_insts\[3\].av_hssi_avmm_interface_inst~BURIED_ASYNC_DATA_IN \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1569951355959 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_xcvr_avmm:inst_av_xcvr_avmm\|avmm_interface_insts\[3\].av_hssi_avmm_interface_inst~BURIED_ASYNC_DATA_IN \}\] 20.000 " "set_max_delay -to \[get_ports \{ q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_xcvr_avmm:inst_av_xcvr_avmm\|avmm_interface_insts\[3\].av_hssi_avmm_interface_inst~BURIED_ASYNC_DATA_IN \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1569951355959 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_xcvr_avmm:inst_av_xcvr_avmm\|avmm_interface_insts\[0\].av_hssi_avmm_interface_inst~BURIED_ASYNC_DATA_OUT \}\] -10.000 " "set_min_delay -from \[get_ports \{ q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_xcvr_avmm:inst_av_xcvr_avmm\|avmm_interface_insts\[0\].av_hssi_avmm_interface_inst~BURIED_ASYNC_DATA_OUT \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1569951355959 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_xcvr_avmm:inst_av_xcvr_avmm\|avmm_interface_insts\[0\].av_hssi_avmm_interface_inst~BURIED_ASYNC_DATA_OUT \}\] 20.000 " "set_max_delay -from \[get_ports \{ q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_xcvr_avmm:inst_av_xcvr_avmm\|avmm_interface_insts\[0\].av_hssi_avmm_interface_inst~BURIED_ASYNC_DATA_OUT \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1569951355959 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_xcvr_avmm:inst_av_xcvr_avmm\|avmm_interface_insts\[0\].av_hssi_avmm_interface_inst~BURIED_ASYNC_DATA_IN \}\] -10.000 " "set_min_delay -to \[get_ports \{ q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_xcvr_avmm:inst_av_xcvr_avmm\|avmm_interface_insts\[0\].av_hssi_avmm_interface_inst~BURIED_ASYNC_DATA_IN \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1569951355959 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_xcvr_avmm:inst_av_xcvr_avmm\|avmm_interface_insts\[0\].av_hssi_avmm_interface_inst~BURIED_ASYNC_DATA_IN \}\] 20.000 " "set_max_delay -to \[get_ports \{ q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_xcvr_avmm:inst_av_xcvr_avmm\|avmm_interface_insts\[0\].av_hssi_avmm_interface_inst~BURIED_ASYNC_DATA_IN \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1569951355959 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[3\].inst_av_pcs_ch\|av_hssi_common_pld_pcs_interface_rbc:inst_av_hssi_common_pld_pcs_interface\|pldnfrzdrv \}\] -10.000 " "set_min_delay -from \[get_ports \{ q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[3\].inst_av_pcs_ch\|av_hssi_common_pld_pcs_interface_rbc:inst_av_hssi_common_pld_pcs_interface\|pldnfrzdrv \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1569951355959 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[3\].inst_av_pcs_ch\|av_hssi_common_pld_pcs_interface_rbc:inst_av_hssi_common_pld_pcs_interface\|pldnfrzdrv \}\] 20.000 " "set_max_delay -from \[get_ports \{ q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[3\].inst_av_pcs_ch\|av_hssi_common_pld_pcs_interface_rbc:inst_av_hssi_common_pld_pcs_interface\|pldnfrzdrv \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1569951355959 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1569951355959 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Timing Analyzer" 0 -1 1569951355964 ""}
{ "Info" "ISTA_SDC_FOUND" "q_sys/synthesis/submodules/av_xcvr_reconfig.sdc " "Reading SDC File: 'q_sys/synthesis/submodules/av_xcvr_reconfig.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1569951355964 ""}
{ "Info" "ISTA_SDC_FOUND" "PCIe_Fundamental.sdc " "Reading SDC File: 'PCIe_Fundamental.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1569951355990 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "PCIE_REFCLK_p " "Overwriting existing clock: PCIE_REFCLK_p" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Timing Analyzer" 0 -1 1569951355992 ""}
{ "Warning" "WSTA_DERIVE_PLL_CLOCKS_WAS_CALLED_AGAIN" "" "derive_pll_clocks was called multiple times with different options. Repeated calls to derive_pll_clocks do not modify existing clocks." {  } {  } 0 332189 "derive_pll_clocks was called multiple times with different options. Repeated calls to derive_pll_clocks do not modify existing clocks." 0 0 "Timing Analyzer" 0 -1 1569951355992 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Timing Analyzer" 0 -1 1569951356005 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_5m91:auto_generated\|a_dpfifo_cs91:dpfifo\|altsyncram_bhn1:FIFOram\|q_b\[23\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_5m91:auto_generated\|a_dpfifo_cs91:dpfifo\|altsyncram_bhn1:FIFOram\|q_b\[23\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_5m91:auto_generated\|a_dpfifo_cs91:dpfifo\|altsyncram_bhn1:FIFOram\|q_b\[23\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_5m91:auto_generated\|a_dpfifo_cs91:dpfifo\|altsyncram_bhn1:FIFOram\|q_b\[23\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1569951356320 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_5m91:auto_generated\|a_dpfifo_cs91:dpfifo\|altsyncram_bhn1:FIFOram\|q_b\[24\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_5m91:auto_generated\|a_dpfifo_cs91:dpfifo\|altsyncram_bhn1:FIFOram\|q_b\[24\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_5m91:auto_generated\|a_dpfifo_cs91:dpfifo\|altsyncram_bhn1:FIFOram\|q_b\[24\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_5m91:auto_generated\|a_dpfifo_cs91:dpfifo\|altsyncram_bhn1:FIFOram\|q_b\[24\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1569951356320 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_5m91:auto_generated\|a_dpfifo_cs91:dpfifo\|altsyncram_bhn1:FIFOram\|q_b\[25\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_5m91:auto_generated\|a_dpfifo_cs91:dpfifo\|altsyncram_bhn1:FIFOram\|q_b\[25\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_5m91:auto_generated\|a_dpfifo_cs91:dpfifo\|altsyncram_bhn1:FIFOram\|q_b\[25\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_5m91:auto_generated\|a_dpfifo_cs91:dpfifo\|altsyncram_bhn1:FIFOram\|q_b\[25\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1569951356320 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_5m91:auto_generated\|a_dpfifo_cs91:dpfifo\|altsyncram_bhn1:FIFOram\|q_b\[26\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_5m91:auto_generated\|a_dpfifo_cs91:dpfifo\|altsyncram_bhn1:FIFOram\|q_b\[26\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_5m91:auto_generated\|a_dpfifo_cs91:dpfifo\|altsyncram_bhn1:FIFOram\|q_b\[26\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_5m91:auto_generated\|a_dpfifo_cs91:dpfifo\|altsyncram_bhn1:FIFOram\|q_b\[26\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1569951356320 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_5m91:auto_generated\|a_dpfifo_cs91:dpfifo\|altsyncram_bhn1:FIFOram\|q_b\[27\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_5m91:auto_generated\|a_dpfifo_cs91:dpfifo\|altsyncram_bhn1:FIFOram\|q_b\[27\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_5m91:auto_generated\|a_dpfifo_cs91:dpfifo\|altsyncram_bhn1:FIFOram\|q_b\[27\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_5m91:auto_generated\|a_dpfifo_cs91:dpfifo\|altsyncram_bhn1:FIFOram\|q_b\[27\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1569951356320 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_5m91:auto_generated\|a_dpfifo_cs91:dpfifo\|altsyncram_bhn1:FIFOram\|q_b\[28\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_5m91:auto_generated\|a_dpfifo_cs91:dpfifo\|altsyncram_bhn1:FIFOram\|q_b\[28\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_5m91:auto_generated\|a_dpfifo_cs91:dpfifo\|altsyncram_bhn1:FIFOram\|q_b\[28\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_5m91:auto_generated\|a_dpfifo_cs91:dpfifo\|altsyncram_bhn1:FIFOram\|q_b\[28\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1569951356320 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_5m91:auto_generated\|a_dpfifo_cs91:dpfifo\|altsyncram_bhn1:FIFOram\|q_b\[29\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_5m91:auto_generated\|a_dpfifo_cs91:dpfifo\|altsyncram_bhn1:FIFOram\|q_b\[29\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_5m91:auto_generated\|a_dpfifo_cs91:dpfifo\|altsyncram_bhn1:FIFOram\|q_b\[29\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_5m91:auto_generated\|a_dpfifo_cs91:dpfifo\|altsyncram_bhn1:FIFOram\|q_b\[29\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1569951356320 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_5m91:auto_generated\|a_dpfifo_cs91:dpfifo\|altsyncram_bhn1:FIFOram\|q_b\[30\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_5m91:auto_generated\|a_dpfifo_cs91:dpfifo\|altsyncram_bhn1:FIFOram\|q_b\[30\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_5m91:auto_generated\|a_dpfifo_cs91:dpfifo\|altsyncram_bhn1:FIFOram\|q_b\[30\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_5m91:auto_generated\|a_dpfifo_cs91:dpfifo\|altsyncram_bhn1:FIFOram\|q_b\[30\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1569951356320 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_5m91:auto_generated\|a_dpfifo_cs91:dpfifo\|altsyncram_bhn1:FIFOram\|q_b\[31\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_5m91:auto_generated\|a_dpfifo_cs91:dpfifo\|altsyncram_bhn1:FIFOram\|q_b\[31\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_5m91:auto_generated\|a_dpfifo_cs91:dpfifo\|altsyncram_bhn1:FIFOram\|q_b\[31\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_5m91:auto_generated\|a_dpfifo_cs91:dpfifo\|altsyncram_bhn1:FIFOram\|q_b\[31\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1569951356320 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_5m91:auto_generated\|a_dpfifo_cs91:dpfifo\|altsyncram_bhn1:FIFOram\|q_b\[50\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_5m91:auto_generated\|a_dpfifo_cs91:dpfifo\|altsyncram_bhn1:FIFOram\|q_b\[50\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_5m91:auto_generated\|a_dpfifo_cs91:dpfifo\|altsyncram_bhn1:FIFOram\|q_b\[50\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_5m91:auto_generated\|a_dpfifo_cs91:dpfifo\|altsyncram_bhn1:FIFOram\|q_b\[50\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1569951356320 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_5m91:auto_generated\|a_dpfifo_cs91:dpfifo\|altsyncram_bhn1:FIFOram\|q_b\[51\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_5m91:auto_generated\|a_dpfifo_cs91:dpfifo\|altsyncram_bhn1:FIFOram\|q_b\[51\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_5m91:auto_generated\|a_dpfifo_cs91:dpfifo\|altsyncram_bhn1:FIFOram\|q_b\[51\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_5m91:auto_generated\|a_dpfifo_cs91:dpfifo\|altsyncram_bhn1:FIFOram\|q_b\[51\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1569951356320 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_5m91:auto_generated\|a_dpfifo_cs91:dpfifo\|altsyncram_bhn1:FIFOram\|q_b\[52\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_5m91:auto_generated\|a_dpfifo_cs91:dpfifo\|altsyncram_bhn1:FIFOram\|q_b\[52\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_5m91:auto_generated\|a_dpfifo_cs91:dpfifo\|altsyncram_bhn1:FIFOram\|q_b\[52\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_5m91:auto_generated\|a_dpfifo_cs91:dpfifo\|altsyncram_bhn1:FIFOram\|q_b\[52\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1569951356320 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_5m91:auto_generated\|a_dpfifo_cs91:dpfifo\|altsyncram_bhn1:FIFOram\|q_b\[53\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_5m91:auto_generated\|a_dpfifo_cs91:dpfifo\|altsyncram_bhn1:FIFOram\|q_b\[53\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_5m91:auto_generated\|a_dpfifo_cs91:dpfifo\|altsyncram_bhn1:FIFOram\|q_b\[53\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_5m91:auto_generated\|a_dpfifo_cs91:dpfifo\|altsyncram_bhn1:FIFOram\|q_b\[53\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1569951356320 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_5m91:auto_generated\|a_dpfifo_cs91:dpfifo\|altsyncram_bhn1:FIFOram\|q_b\[54\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_5m91:auto_generated\|a_dpfifo_cs91:dpfifo\|altsyncram_bhn1:FIFOram\|q_b\[54\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_5m91:auto_generated\|a_dpfifo_cs91:dpfifo\|altsyncram_bhn1:FIFOram\|q_b\[54\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_5m91:auto_generated\|a_dpfifo_cs91:dpfifo\|altsyncram_bhn1:FIFOram\|q_b\[54\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1569951356320 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_5m91:auto_generated\|a_dpfifo_cs91:dpfifo\|altsyncram_bhn1:FIFOram\|q_b\[55\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_5m91:auto_generated\|a_dpfifo_cs91:dpfifo\|altsyncram_bhn1:FIFOram\|q_b\[55\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_5m91:auto_generated\|a_dpfifo_cs91:dpfifo\|altsyncram_bhn1:FIFOram\|q_b\[55\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_5m91:auto_generated\|a_dpfifo_cs91:dpfifo\|altsyncram_bhn1:FIFOram\|q_b\[55\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1569951356320 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo\|scfifo_i391:auto_generated\|a_dpfifo_p991:dpfifo\|altsyncram_lgn1:FIFOram\|q_b\[0\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo\|scfifo_i391:auto_generated\|a_dpfifo_p991:dpfifo\|altsyncram_lgn1:FIFOram\|q_b\[0\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo\|scfifo_i391:auto_generated\|a_dpfifo_p991:dpfifo\|altsyncram_lgn1:FIFOram\|q_b\[0\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo\|scfifo_i391:auto_generated\|a_dpfifo_p991:dpfifo\|altsyncram_lgn1:FIFOram\|q_b\[0\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1569951356320 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo\|scfifo_i391:auto_generated\|a_dpfifo_p991:dpfifo\|altsyncram_lgn1:FIFOram\|q_b\[1\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo\|scfifo_i391:auto_generated\|a_dpfifo_p991:dpfifo\|altsyncram_lgn1:FIFOram\|q_b\[1\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo\|scfifo_i391:auto_generated\|a_dpfifo_p991:dpfifo\|altsyncram_lgn1:FIFOram\|q_b\[1\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo\|scfifo_i391:auto_generated\|a_dpfifo_p991:dpfifo\|altsyncram_lgn1:FIFOram\|q_b\[1\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1569951356320 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo\|scfifo_i391:auto_generated\|a_dpfifo_p991:dpfifo\|altsyncram_lgn1:FIFOram\|q_b\[2\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo\|scfifo_i391:auto_generated\|a_dpfifo_p991:dpfifo\|altsyncram_lgn1:FIFOram\|q_b\[2\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo\|scfifo_i391:auto_generated\|a_dpfifo_p991:dpfifo\|altsyncram_lgn1:FIFOram\|q_b\[2\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo\|scfifo_i391:auto_generated\|a_dpfifo_p991:dpfifo\|altsyncram_lgn1:FIFOram\|q_b\[2\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1569951356320 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo\|scfifo_i391:auto_generated\|a_dpfifo_p991:dpfifo\|altsyncram_lgn1:FIFOram\|q_b\[3\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo\|scfifo_i391:auto_generated\|a_dpfifo_p991:dpfifo\|altsyncram_lgn1:FIFOram\|q_b\[3\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo\|scfifo_i391:auto_generated\|a_dpfifo_p991:dpfifo\|altsyncram_lgn1:FIFOram\|q_b\[3\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo\|scfifo_i391:auto_generated\|a_dpfifo_p991:dpfifo\|altsyncram_lgn1:FIFOram\|q_b\[3\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1569951356320 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo\|scfifo_i391:auto_generated\|a_dpfifo_p991:dpfifo\|altsyncram_lgn1:FIFOram\|q_b\[4\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo\|scfifo_i391:auto_generated\|a_dpfifo_p991:dpfifo\|altsyncram_lgn1:FIFOram\|q_b\[4\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo\|scfifo_i391:auto_generated\|a_dpfifo_p991:dpfifo\|altsyncram_lgn1:FIFOram\|q_b\[4\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo\|scfifo_i391:auto_generated\|a_dpfifo_p991:dpfifo\|altsyncram_lgn1:FIFOram\|q_b\[4\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1569951356320 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo\|scfifo_i391:auto_generated\|a_dpfifo_p991:dpfifo\|altsyncram_lgn1:FIFOram\|q_b\[5\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo\|scfifo_i391:auto_generated\|a_dpfifo_p991:dpfifo\|altsyncram_lgn1:FIFOram\|q_b\[5\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo\|scfifo_i391:auto_generated\|a_dpfifo_p991:dpfifo\|altsyncram_lgn1:FIFOram\|q_b\[5\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo\|scfifo_i391:auto_generated\|a_dpfifo_p991:dpfifo\|altsyncram_lgn1:FIFOram\|q_b\[5\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1569951356320 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo\|scfifo_i391:auto_generated\|a_dpfifo_p991:dpfifo\|altsyncram_lgn1:FIFOram\|q_b\[6\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo\|scfifo_i391:auto_generated\|a_dpfifo_p991:dpfifo\|altsyncram_lgn1:FIFOram\|q_b\[6\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo\|scfifo_i391:auto_generated\|a_dpfifo_p991:dpfifo\|altsyncram_lgn1:FIFOram\|q_b\[6\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo\|scfifo_i391:auto_generated\|a_dpfifo_p991:dpfifo\|altsyncram_lgn1:FIFOram\|q_b\[6\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1569951356320 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo\|scfifo_i391:auto_generated\|a_dpfifo_p991:dpfifo\|altsyncram_lgn1:FIFOram\|q_b\[7\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo\|scfifo_i391:auto_generated\|a_dpfifo_p991:dpfifo\|altsyncram_lgn1:FIFOram\|q_b\[7\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo\|scfifo_i391:auto_generated\|a_dpfifo_p991:dpfifo\|altsyncram_lgn1:FIFOram\|q_b\[7\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo\|scfifo_i391:auto_generated\|a_dpfifo_p991:dpfifo\|altsyncram_lgn1:FIFOram\|q_b\[7\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1569951356320 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo\|scfifo_i391:auto_generated\|a_dpfifo_p991:dpfifo\|altsyncram_lgn1:FIFOram\|q_b\[8\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo\|scfifo_i391:auto_generated\|a_dpfifo_p991:dpfifo\|altsyncram_lgn1:FIFOram\|q_b\[8\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo\|scfifo_i391:auto_generated\|a_dpfifo_p991:dpfifo\|altsyncram_lgn1:FIFOram\|q_b\[8\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo\|scfifo_i391:auto_generated\|a_dpfifo_p991:dpfifo\|altsyncram_lgn1:FIFOram\|q_b\[8\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1569951356320 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo\|scfifo_i391:auto_generated\|a_dpfifo_p991:dpfifo\|altsyncram_lgn1:FIFOram\|q_b\[9\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo\|scfifo_i391:auto_generated\|a_dpfifo_p991:dpfifo\|altsyncram_lgn1:FIFOram\|q_b\[9\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo\|scfifo_i391:auto_generated\|a_dpfifo_p991:dpfifo\|altsyncram_lgn1:FIFOram\|q_b\[9\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo\|scfifo_i391:auto_generated\|a_dpfifo_p991:dpfifo\|altsyncram_lgn1:FIFOram\|q_b\[9\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1569951356320 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_u4a1:auto_generated\|a_dpfifo_5ba1:dpfifo\|altsyncram_nhn1:FIFOram\|q_b\[29\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_u4a1:auto_generated\|a_dpfifo_5ba1:dpfifo\|altsyncram_nhn1:FIFOram\|q_b\[29\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_u4a1:auto_generated\|a_dpfifo_5ba1:dpfifo\|altsyncram_nhn1:FIFOram\|q_b\[29\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_u4a1:auto_generated\|a_dpfifo_5ba1:dpfifo\|altsyncram_nhn1:FIFOram\|q_b\[29\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1569951356320 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_u4a1:auto_generated\|a_dpfifo_5ba1:dpfifo\|altsyncram_nhn1:FIFOram\|q_b\[30\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_u4a1:auto_generated\|a_dpfifo_5ba1:dpfifo\|altsyncram_nhn1:FIFOram\|q_b\[30\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_u4a1:auto_generated\|a_dpfifo_5ba1:dpfifo\|altsyncram_nhn1:FIFOram\|q_b\[30\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_u4a1:auto_generated\|a_dpfifo_5ba1:dpfifo\|altsyncram_nhn1:FIFOram\|q_b\[30\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1569951356320 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_u4a1:auto_generated\|a_dpfifo_5ba1:dpfifo\|altsyncram_nhn1:FIFOram\|q_b\[61\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_u4a1:auto_generated\|a_dpfifo_5ba1:dpfifo\|altsyncram_nhn1:FIFOram\|q_b\[61\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_u4a1:auto_generated\|a_dpfifo_5ba1:dpfifo\|altsyncram_nhn1:FIFOram\|q_b\[61\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_u4a1:auto_generated\|a_dpfifo_5ba1:dpfifo\|altsyncram_nhn1:FIFOram\|q_b\[61\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1569951356320 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_u4a1:auto_generated\|a_dpfifo_5ba1:dpfifo\|altsyncram_nhn1:FIFOram\|q_b\[62\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_u4a1:auto_generated\|a_dpfifo_5ba1:dpfifo\|altsyncram_nhn1:FIFOram\|q_b\[62\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_u4a1:auto_generated\|a_dpfifo_5ba1:dpfifo\|altsyncram_nhn1:FIFOram\|q_b\[62\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_u4a1:auto_generated\|a_dpfifo_5ba1:dpfifo\|altsyncram_nhn1:FIFOram\|q_b\[62\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1569951356320 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_u4a1:auto_generated\|a_dpfifo_5ba1:dpfifo\|altsyncram_nhn1:FIFOram\|q_b\[63\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_u4a1:auto_generated\|a_dpfifo_5ba1:dpfifo\|altsyncram_nhn1:FIFOram\|q_b\[63\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_u4a1:auto_generated\|a_dpfifo_5ba1:dpfifo\|altsyncram_nhn1:FIFOram\|q_b\[63\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_u4a1:auto_generated\|a_dpfifo_5ba1:dpfifo\|altsyncram_nhn1:FIFOram\|q_b\[63\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1569951356320 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_u4a1:auto_generated\|a_dpfifo_5ba1:dpfifo\|altsyncram_nhn1:FIFOram\|q_b\[70\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_u4a1:auto_generated\|a_dpfifo_5ba1:dpfifo\|altsyncram_nhn1:FIFOram\|q_b\[70\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_u4a1:auto_generated\|a_dpfifo_5ba1:dpfifo\|altsyncram_nhn1:FIFOram\|q_b\[70\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_u4a1:auto_generated\|a_dpfifo_5ba1:dpfifo\|altsyncram_nhn1:FIFOram\|q_b\[70\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1569951356320 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_u4a1:auto_generated\|a_dpfifo_5ba1:dpfifo\|altsyncram_nhn1:FIFOram\|q_b\[71\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_u4a1:auto_generated\|a_dpfifo_5ba1:dpfifo\|altsyncram_nhn1:FIFOram\|q_b\[71\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_u4a1:auto_generated\|a_dpfifo_5ba1:dpfifo\|altsyncram_nhn1:FIFOram\|q_b\[71\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_u4a1:auto_generated\|a_dpfifo_5ba1:dpfifo\|altsyncram_nhn1:FIFOram\|q_b\[71\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1569951356320 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_u4a1:auto_generated\|a_dpfifo_5ba1:dpfifo\|altsyncram_nhn1:FIFOram\|q_b\[72\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_u4a1:auto_generated\|a_dpfifo_5ba1:dpfifo\|altsyncram_nhn1:FIFOram\|q_b\[72\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_u4a1:auto_generated\|a_dpfifo_5ba1:dpfifo\|altsyncram_nhn1:FIFOram\|q_b\[72\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_u4a1:auto_generated\|a_dpfifo_5ba1:dpfifo\|altsyncram_nhn1:FIFOram\|q_b\[72\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1569951356320 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_u4a1:auto_generated\|a_dpfifo_5ba1:dpfifo\|altsyncram_nhn1:FIFOram\|q_b\[73\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_u4a1:auto_generated\|a_dpfifo_5ba1:dpfifo\|altsyncram_nhn1:FIFOram\|q_b\[73\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_u4a1:auto_generated\|a_dpfifo_5ba1:dpfifo\|altsyncram_nhn1:FIFOram\|q_b\[73\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_u4a1:auto_generated\|a_dpfifo_5ba1:dpfifo\|altsyncram_nhn1:FIFOram\|q_b\[73\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1569951356320 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_u4a1:auto_generated\|a_dpfifo_5ba1:dpfifo\|altsyncram_nhn1:FIFOram\|q_b\[74\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_u4a1:auto_generated\|a_dpfifo_5ba1:dpfifo\|altsyncram_nhn1:FIFOram\|q_b\[74\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_u4a1:auto_generated\|a_dpfifo_5ba1:dpfifo\|altsyncram_nhn1:FIFOram\|q_b\[74\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_u4a1:auto_generated\|a_dpfifo_5ba1:dpfifo\|altsyncram_nhn1:FIFOram\|q_b\[74\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1569951356320 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_u4a1:auto_generated\|a_dpfifo_5ba1:dpfifo\|altsyncram_nhn1:FIFOram\|q_b\[75\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_u4a1:auto_generated\|a_dpfifo_5ba1:dpfifo\|altsyncram_nhn1:FIFOram\|q_b\[75\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_u4a1:auto_generated\|a_dpfifo_5ba1:dpfifo\|altsyncram_nhn1:FIFOram\|q_b\[75\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_u4a1:auto_generated\|a_dpfifo_5ba1:dpfifo\|altsyncram_nhn1:FIFOram\|q_b\[75\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1569951356320 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_u4a1:auto_generated\|a_dpfifo_5ba1:dpfifo\|altsyncram_nhn1:FIFOram\|q_b\[76\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_u4a1:auto_generated\|a_dpfifo_5ba1:dpfifo\|altsyncram_nhn1:FIFOram\|q_b\[76\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_u4a1:auto_generated\|a_dpfifo_5ba1:dpfifo\|altsyncram_nhn1:FIFOram\|q_b\[76\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_u4a1:auto_generated\|a_dpfifo_5ba1:dpfifo\|altsyncram_nhn1:FIFOram\|q_b\[76\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1569951356320 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_u4a1:auto_generated\|a_dpfifo_5ba1:dpfifo\|altsyncram_nhn1:FIFOram\|q_b\[77\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_u4a1:auto_generated\|a_dpfifo_5ba1:dpfifo\|altsyncram_nhn1:FIFOram\|q_b\[77\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_u4a1:auto_generated\|a_dpfifo_5ba1:dpfifo\|altsyncram_nhn1:FIFOram\|q_b\[77\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_u4a1:auto_generated\|a_dpfifo_5ba1:dpfifo\|altsyncram_nhn1:FIFOram\|q_b\[77\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1569951356320 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_u4a1:auto_generated\|a_dpfifo_5ba1:dpfifo\|altsyncram_nhn1:FIFOram\|q_b\[78\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_u4a1:auto_generated\|a_dpfifo_5ba1:dpfifo\|altsyncram_nhn1:FIFOram\|q_b\[78\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_u4a1:auto_generated\|a_dpfifo_5ba1:dpfifo\|altsyncram_nhn1:FIFOram\|q_b\[78\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_u4a1:auto_generated\|a_dpfifo_5ba1:dpfifo\|altsyncram_nhn1:FIFOram\|q_b\[78\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1569951356320 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_u4a1:auto_generated\|a_dpfifo_5ba1:dpfifo\|altsyncram_nhn1:FIFOram\|q_b\[79\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_u4a1:auto_generated\|a_dpfifo_5ba1:dpfifo\|altsyncram_nhn1:FIFOram\|q_b\[79\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_u4a1:auto_generated\|a_dpfifo_5ba1:dpfifo\|altsyncram_nhn1:FIFOram\|q_b\[79\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_u4a1:auto_generated\|a_dpfifo_5ba1:dpfifo\|altsyncram_nhn1:FIFOram\|q_b\[79\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1569951356320 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_u4a1:auto_generated\|a_dpfifo_5ba1:dpfifo\|altsyncram_nhn1:FIFOram\|q_b\[80\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_u4a1:auto_generated\|a_dpfifo_5ba1:dpfifo\|altsyncram_nhn1:FIFOram\|q_b\[80\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_u4a1:auto_generated\|a_dpfifo_5ba1:dpfifo\|altsyncram_nhn1:FIFOram\|q_b\[80\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_u4a1:auto_generated\|a_dpfifo_5ba1:dpfifo\|altsyncram_nhn1:FIFOram\|q_b\[80\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1569951356320 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_u4a1:auto_generated\|a_dpfifo_5ba1:dpfifo\|altsyncram_nhn1:FIFOram\|q_b\[96\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_u4a1:auto_generated\|a_dpfifo_5ba1:dpfifo\|altsyncram_nhn1:FIFOram\|q_b\[96\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_u4a1:auto_generated\|a_dpfifo_5ba1:dpfifo\|altsyncram_nhn1:FIFOram\|q_b\[96\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_u4a1:auto_generated\|a_dpfifo_5ba1:dpfifo\|altsyncram_nhn1:FIFOram\|q_b\[96\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1569951356320 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_u4a1:auto_generated\|a_dpfifo_5ba1:dpfifo\|altsyncram_nhn1:FIFOram\|q_b\[97\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_u4a1:auto_generated\|a_dpfifo_5ba1:dpfifo\|altsyncram_nhn1:FIFOram\|q_b\[97\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_u4a1:auto_generated\|a_dpfifo_5ba1:dpfifo\|altsyncram_nhn1:FIFOram\|q_b\[97\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_u4a1:auto_generated\|a_dpfifo_5ba1:dpfifo\|altsyncram_nhn1:FIFOram\|q_b\[97\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1569951356320 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: q_sys:u0\|q_sys_ctl_0:ctl_0\|dispatcher:modular_sgdma_dispatcher_0\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_36j1:auto_generated\|q_b\[120\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: q_sys:u0\|q_sys_ctl_0:ctl_0\|dispatcher:modular_sgdma_dispatcher_0\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_36j1:auto_generated\|q_b\[120\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: q_sys:u0\|q_sys_ctl_0:ctl_0\|dispatcher:modular_sgdma_dispatcher_0\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_36j1:auto_generated\|q_b\[120\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: q_sys:u0\|q_sys_ctl_0:ctl_0\|dispatcher:modular_sgdma_dispatcher_0\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_36j1:auto_generated\|q_b\[120\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1569951356320 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: q_sys:u0\|q_sys_ctl_0:ctl_0\|dispatcher:modular_sgdma_dispatcher_0\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_36j1:auto_generated\|q_b\[120\]~FITTER_CREATED_MLAB_CELL1CLKMUX_0  to: q_sys:u0\|q_sys_ctl_0:ctl_0\|dispatcher:modular_sgdma_dispatcher_0\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_36j1:auto_generated\|q_b\[120\]~FITTER_CREATED_MLAB_CELL1MEMORYREGOUT " "From: q_sys:u0\|q_sys_ctl_0:ctl_0\|dispatcher:modular_sgdma_dispatcher_0\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_36j1:auto_generated\|q_b\[120\]~FITTER_CREATED_MLAB_CELL1CLKMUX_0  to: q_sys:u0\|q_sys_ctl_0:ctl_0\|dispatcher:modular_sgdma_dispatcher_0\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_36j1:auto_generated\|q_b\[120\]~FITTER_CREATED_MLAB_CELL1MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1569951356320 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_cavhip.arriav_hd_altpe2_hip_top\|pldclk  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|g_cavhip.arriav_hd_altpe2_hip_top~BURIED_SYNC_DATA127 " "From: u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_cavhip.arriav_hd_altpe2_hip_top\|pldclk  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|g_cavhip.arriav_hd_altpe2_hip_top~BURIED_SYNC_DATA127" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1569951356320 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|txpmaclk  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA357 " "From: u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|txpmaclk  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA357" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1569951356320 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA93 " "From: u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA93" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1569951356320 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[1\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|txpmaclk  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[1\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA357 " "From: u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[1\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|txpmaclk  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[1\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA357" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1569951356320 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[1\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[1\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA93 " "From: u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[1\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[1\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA93" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1569951356320 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[2\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|txpmaclk  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[2\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA357 " "From: u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[2\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|txpmaclk  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[2\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA357" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1569951356320 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[2\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[2\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA93 " "From: u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[2\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[2\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA93" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1569951356320 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[3\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|txpmaclk  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[3\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA357 " "From: u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[3\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|txpmaclk  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[3\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA357" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1569951356320 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[3\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[3\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA93 " "From: u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[3\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[3\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA93" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1569951356320 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74 " "From: u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1569951356320 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[1\].rx_pma.rx_pma_deser\|clk90b  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[1\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74 " "From: u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[1\].rx_pma.rx_pma_deser\|clk90b  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[1\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1569951356320 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[2\].rx_pma.rx_pma_deser\|clk90b  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[2\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74 " "From: u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[2\].rx_pma.rx_pma_deser\|clk90b  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[2\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1569951356320 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[3\].rx_pma.rx_pma_deser\|clk90b  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[3\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74 " "From: u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[3\].rx_pma.rx_pma_deser\|clk90b  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[3\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1569951356320 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA159 " "From: u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA159" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1569951356320 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[1\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[1\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA159 " "From: u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[1\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[1\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA159" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1569951356320 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[2\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[2\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA159 " "From: u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[2\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[2\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA159" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1569951356320 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[3\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[3\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA159 " "From: u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[3\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[3\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA159" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1569951356320 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_xcvr_avmm\|avmm_interface_insts\[0\].av_hssi_avmm_interface_inst\|avmmclk  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_xcvr_avmm:inst_av_xcvr_avmm\|avmm_interface_insts\[0\].av_hssi_avmm_interface_inst~BURIED_SYNC_DATA44 " "From: u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_xcvr_avmm\|avmm_interface_insts\[0\].av_hssi_avmm_interface_inst\|avmmclk  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_xcvr_avmm:inst_av_xcvr_avmm\|avmm_interface_insts\[0\].av_hssi_avmm_interface_inst~BURIED_SYNC_DATA44" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1569951356320 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_xcvr_avmm\|avmm_interface_insts\[3\].av_hssi_avmm_interface_inst\|avmmclk  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_xcvr_avmm:inst_av_xcvr_avmm\|avmm_interface_insts\[3\].av_hssi_avmm_interface_inst~BURIED_SYNC_DATA44 " "From: u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_xcvr_avmm\|avmm_interface_insts\[3\].av_hssi_avmm_interface_inst\|avmmclk  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_xcvr_avmm:inst_av_xcvr_avmm\|avmm_interface_insts\[3\].av_hssi_avmm_interface_inst~BURIED_SYNC_DATA44" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1569951356320 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1569951356320 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1569951359120 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1569951359142 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1569951359194 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1569951360007 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1569951360007 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.490 " "Worst-case setup slack is -2.490" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569951360009 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569951360009 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.490            -659.540 CLOCK_50_B3B  " "   -2.490            -659.540 CLOCK_50_B3B " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569951360009 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.831            -154.609 u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_cavhip.arriav_hd_altpe2_hip_top\|coreclkout  " "   -1.831            -154.609 u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_cavhip.arriav_hd_altpe2_hip_top\|coreclkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569951360009 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.879               0.000 n/a  " "    8.879               0.000 n/a " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569951360009 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.381               0.000 altera_reserved_tck  " "    9.381               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569951360009 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1569951360009 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.355 " "Worst-case hold slack is -0.355" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569951360197 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569951360197 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.355              -1.410 CLOCK_50_B3B  " "   -0.355              -1.410 CLOCK_50_B3B " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569951360197 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.189               0.000 altera_reserved_tck  " "    0.189               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569951360197 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.245               0.000 u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_cavhip.arriav_hd_altpe2_hip_top\|coreclkout  " "    0.245               0.000 u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_cavhip.arriav_hd_altpe2_hip_top\|coreclkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569951360197 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.535               0.000 n/a  " "   15.535               0.000 n/a " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569951360197 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1569951360197 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.992 " "Worst-case recovery slack is -0.992" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569951360277 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569951360277 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.992              -1.643 CLOCK_50_B3B  " "   -0.992              -1.643 CLOCK_50_B3B " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569951360277 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.515             -16.122 u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_cavhip.arriav_hd_altpe2_hip_top\|coreclkout  " "   -0.515             -16.122 u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_cavhip.arriav_hd_altpe2_hip_top\|coreclkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569951360277 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   29.143               0.000 altera_reserved_tck  " "   29.143               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569951360277 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1569951360277 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.635 " "Worst-case removal slack is 0.635" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569951360356 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569951360356 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.635               0.000 altera_reserved_tck  " "    0.635               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569951360356 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.690               0.000 u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_cavhip.arriav_hd_altpe2_hip_top\|coreclkout  " "    0.690               0.000 u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_cavhip.arriav_hd_altpe2_hip_top\|coreclkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569951360356 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.834               0.000 CLOCK_50_B3B  " "    0.834               0.000 CLOCK_50_B3B " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569951360356 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1569951360356 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.400 " "Worst-case minimum pulse width slack is 0.400" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569951360380 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569951360380 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.400               0.000 u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_tx_pll_inst\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr  " "    0.400               0.000 u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_tx_pll_inst\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569951360380 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.400               0.000 u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_cdr\|clk90bdes  " "    0.400               0.000 u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_cdr\|clk90bdes " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569951360380 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.400               0.000 u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[1\].rx_pma.rx_cdr\|clk90bdes  " "    0.400               0.000 u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[1\].rx_pma.rx_cdr\|clk90bdes " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569951360380 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.400               0.000 u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[2\].rx_pma.rx_cdr\|clk90bdes  " "    0.400               0.000 u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[2\].rx_pma.rx_cdr\|clk90bdes " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569951360380 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.400               0.000 u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[3\].rx_pma.rx_cdr\|clk90bdes  " "    0.400               0.000 u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[3\].rx_pma.rx_cdr\|clk90bdes " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569951360380 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.998               0.000 u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp  " "    1.998               0.000 u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569951360380 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.998               0.000 u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[1\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp  " "    1.998               0.000 u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[1\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569951360380 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.998               0.000 u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[2\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp  " "    1.998               0.000 u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[2\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569951360380 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.998               0.000 u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[3\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp  " "    1.998               0.000 u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[3\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569951360380 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.000               0.000 u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|txpmaclk  " "    2.000               0.000 u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|txpmaclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569951360380 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.000               0.000 u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk  " "    2.000               0.000 u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569951360380 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.000               0.000 u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[1\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|txpmaclk  " "    2.000               0.000 u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[1\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|txpmaclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569951360380 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.000               0.000 u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[1\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk  " "    2.000               0.000 u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[1\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569951360380 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.000               0.000 u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[2\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|txpmaclk  " "    2.000               0.000 u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[2\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|txpmaclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569951360380 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.000               0.000 u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[2\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk  " "    2.000               0.000 u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[2\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569951360380 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.000               0.000 u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[3\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|txpmaclk  " "    2.000               0.000 u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[3\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|txpmaclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569951360380 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.000               0.000 u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[3\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk  " "    2.000               0.000 u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[3\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569951360380 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.000               0.000 u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  " "    2.000               0.000 u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569951360380 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.000               0.000 u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[1\].rx_pma.rx_pma_deser\|clk90b  " "    2.000               0.000 u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[1\].rx_pma.rx_pma_deser\|clk90b " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569951360380 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.000               0.000 u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[2\].rx_pma.rx_pma_deser\|clk90b  " "    2.000               0.000 u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[2\].rx_pma.rx_pma_deser\|clk90b " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569951360380 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.000               0.000 u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[3\].rx_pma.rx_pma_deser\|clk90b  " "    2.000               0.000 u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[3\].rx_pma.rx_pma_deser\|clk90b " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569951360380 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.000               0.000 u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[1\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulseout  " "    2.000               0.000 u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[1\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulseout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569951360380 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.000               0.000 u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[1\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkpout  " "    2.000               0.000 u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[1\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkpout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569951360380 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.764               0.000 u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_cavhip.arriav_hd_altpe2_hip_top\|coreclkout  " "    2.764               0.000 u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_cavhip.arriav_hd_altpe2_hip_top\|coreclkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569951360380 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.000               0.000 u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[1\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkout  " "    4.000               0.000 u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[1\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569951360380 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.333               0.000 alt_cal_av_edge_detect_clk  " "    4.333               0.000 alt_cal_av_edge_detect_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569951360380 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.000               0.000 PCIE_REFCLK_p  " "    5.000               0.000 PCIE_REFCLK_p " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569951360380 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.000               0.000 u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_tx_pll_inst\|pll\[0\].pll.cmu_pll.pll_mux.pll_refclk_select_mux\|clkout  " "    5.000               0.000 u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_tx_pll_inst\|pll\[0\].pll.cmu_pll.pll_mux.pll_refclk_select_mux\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569951360380 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.165               0.000 sv_reconfig_pma_testbus_clk_0  " "    8.165               0.000 sv_reconfig_pma_testbus_clk_0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569951360380 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.439               0.000 CLOCK_50_B3B  " "    8.439               0.000 CLOCK_50_B3B " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569951360380 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.892               0.000 altera_reserved_tck  " "   14.892               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569951360380 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1569951360380 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 426 synchronizer chains. " "Report Metastability: Found 426 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1569951360686 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 426 " "Number of Synchronizer Chains Found: 426" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1569951360686 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1569951360686 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1569951360686 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 13.888 ns " "Worst Case Available Settling Time: 13.888 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1569951360686 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1569951360686 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1569951360686 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1569951360699 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1569951360836 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1569951370138 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_5m91:auto_generated\|a_dpfifo_cs91:dpfifo\|altsyncram_bhn1:FIFOram\|q_b\[23\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_5m91:auto_generated\|a_dpfifo_cs91:dpfifo\|altsyncram_bhn1:FIFOram\|q_b\[23\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_5m91:auto_generated\|a_dpfifo_cs91:dpfifo\|altsyncram_bhn1:FIFOram\|q_b\[23\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_5m91:auto_generated\|a_dpfifo_cs91:dpfifo\|altsyncram_bhn1:FIFOram\|q_b\[23\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1569951372641 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_5m91:auto_generated\|a_dpfifo_cs91:dpfifo\|altsyncram_bhn1:FIFOram\|q_b\[24\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_5m91:auto_generated\|a_dpfifo_cs91:dpfifo\|altsyncram_bhn1:FIFOram\|q_b\[24\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_5m91:auto_generated\|a_dpfifo_cs91:dpfifo\|altsyncram_bhn1:FIFOram\|q_b\[24\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_5m91:auto_generated\|a_dpfifo_cs91:dpfifo\|altsyncram_bhn1:FIFOram\|q_b\[24\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1569951372641 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_5m91:auto_generated\|a_dpfifo_cs91:dpfifo\|altsyncram_bhn1:FIFOram\|q_b\[25\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_5m91:auto_generated\|a_dpfifo_cs91:dpfifo\|altsyncram_bhn1:FIFOram\|q_b\[25\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_5m91:auto_generated\|a_dpfifo_cs91:dpfifo\|altsyncram_bhn1:FIFOram\|q_b\[25\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_5m91:auto_generated\|a_dpfifo_cs91:dpfifo\|altsyncram_bhn1:FIFOram\|q_b\[25\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1569951372641 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_5m91:auto_generated\|a_dpfifo_cs91:dpfifo\|altsyncram_bhn1:FIFOram\|q_b\[26\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_5m91:auto_generated\|a_dpfifo_cs91:dpfifo\|altsyncram_bhn1:FIFOram\|q_b\[26\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_5m91:auto_generated\|a_dpfifo_cs91:dpfifo\|altsyncram_bhn1:FIFOram\|q_b\[26\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_5m91:auto_generated\|a_dpfifo_cs91:dpfifo\|altsyncram_bhn1:FIFOram\|q_b\[26\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1569951372641 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_5m91:auto_generated\|a_dpfifo_cs91:dpfifo\|altsyncram_bhn1:FIFOram\|q_b\[27\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_5m91:auto_generated\|a_dpfifo_cs91:dpfifo\|altsyncram_bhn1:FIFOram\|q_b\[27\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_5m91:auto_generated\|a_dpfifo_cs91:dpfifo\|altsyncram_bhn1:FIFOram\|q_b\[27\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_5m91:auto_generated\|a_dpfifo_cs91:dpfifo\|altsyncram_bhn1:FIFOram\|q_b\[27\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1569951372641 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_5m91:auto_generated\|a_dpfifo_cs91:dpfifo\|altsyncram_bhn1:FIFOram\|q_b\[28\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_5m91:auto_generated\|a_dpfifo_cs91:dpfifo\|altsyncram_bhn1:FIFOram\|q_b\[28\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_5m91:auto_generated\|a_dpfifo_cs91:dpfifo\|altsyncram_bhn1:FIFOram\|q_b\[28\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_5m91:auto_generated\|a_dpfifo_cs91:dpfifo\|altsyncram_bhn1:FIFOram\|q_b\[28\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1569951372641 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_5m91:auto_generated\|a_dpfifo_cs91:dpfifo\|altsyncram_bhn1:FIFOram\|q_b\[29\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_5m91:auto_generated\|a_dpfifo_cs91:dpfifo\|altsyncram_bhn1:FIFOram\|q_b\[29\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_5m91:auto_generated\|a_dpfifo_cs91:dpfifo\|altsyncram_bhn1:FIFOram\|q_b\[29\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_5m91:auto_generated\|a_dpfifo_cs91:dpfifo\|altsyncram_bhn1:FIFOram\|q_b\[29\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1569951372641 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_5m91:auto_generated\|a_dpfifo_cs91:dpfifo\|altsyncram_bhn1:FIFOram\|q_b\[30\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_5m91:auto_generated\|a_dpfifo_cs91:dpfifo\|altsyncram_bhn1:FIFOram\|q_b\[30\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_5m91:auto_generated\|a_dpfifo_cs91:dpfifo\|altsyncram_bhn1:FIFOram\|q_b\[30\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_5m91:auto_generated\|a_dpfifo_cs91:dpfifo\|altsyncram_bhn1:FIFOram\|q_b\[30\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1569951372641 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_5m91:auto_generated\|a_dpfifo_cs91:dpfifo\|altsyncram_bhn1:FIFOram\|q_b\[31\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_5m91:auto_generated\|a_dpfifo_cs91:dpfifo\|altsyncram_bhn1:FIFOram\|q_b\[31\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_5m91:auto_generated\|a_dpfifo_cs91:dpfifo\|altsyncram_bhn1:FIFOram\|q_b\[31\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_5m91:auto_generated\|a_dpfifo_cs91:dpfifo\|altsyncram_bhn1:FIFOram\|q_b\[31\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1569951372641 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_5m91:auto_generated\|a_dpfifo_cs91:dpfifo\|altsyncram_bhn1:FIFOram\|q_b\[50\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_5m91:auto_generated\|a_dpfifo_cs91:dpfifo\|altsyncram_bhn1:FIFOram\|q_b\[50\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_5m91:auto_generated\|a_dpfifo_cs91:dpfifo\|altsyncram_bhn1:FIFOram\|q_b\[50\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_5m91:auto_generated\|a_dpfifo_cs91:dpfifo\|altsyncram_bhn1:FIFOram\|q_b\[50\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1569951372641 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_5m91:auto_generated\|a_dpfifo_cs91:dpfifo\|altsyncram_bhn1:FIFOram\|q_b\[51\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_5m91:auto_generated\|a_dpfifo_cs91:dpfifo\|altsyncram_bhn1:FIFOram\|q_b\[51\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_5m91:auto_generated\|a_dpfifo_cs91:dpfifo\|altsyncram_bhn1:FIFOram\|q_b\[51\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_5m91:auto_generated\|a_dpfifo_cs91:dpfifo\|altsyncram_bhn1:FIFOram\|q_b\[51\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1569951372641 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_5m91:auto_generated\|a_dpfifo_cs91:dpfifo\|altsyncram_bhn1:FIFOram\|q_b\[52\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_5m91:auto_generated\|a_dpfifo_cs91:dpfifo\|altsyncram_bhn1:FIFOram\|q_b\[52\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_5m91:auto_generated\|a_dpfifo_cs91:dpfifo\|altsyncram_bhn1:FIFOram\|q_b\[52\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_5m91:auto_generated\|a_dpfifo_cs91:dpfifo\|altsyncram_bhn1:FIFOram\|q_b\[52\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1569951372641 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_5m91:auto_generated\|a_dpfifo_cs91:dpfifo\|altsyncram_bhn1:FIFOram\|q_b\[53\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_5m91:auto_generated\|a_dpfifo_cs91:dpfifo\|altsyncram_bhn1:FIFOram\|q_b\[53\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_5m91:auto_generated\|a_dpfifo_cs91:dpfifo\|altsyncram_bhn1:FIFOram\|q_b\[53\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_5m91:auto_generated\|a_dpfifo_cs91:dpfifo\|altsyncram_bhn1:FIFOram\|q_b\[53\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1569951372641 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_5m91:auto_generated\|a_dpfifo_cs91:dpfifo\|altsyncram_bhn1:FIFOram\|q_b\[54\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_5m91:auto_generated\|a_dpfifo_cs91:dpfifo\|altsyncram_bhn1:FIFOram\|q_b\[54\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_5m91:auto_generated\|a_dpfifo_cs91:dpfifo\|altsyncram_bhn1:FIFOram\|q_b\[54\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_5m91:auto_generated\|a_dpfifo_cs91:dpfifo\|altsyncram_bhn1:FIFOram\|q_b\[54\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1569951372641 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_5m91:auto_generated\|a_dpfifo_cs91:dpfifo\|altsyncram_bhn1:FIFOram\|q_b\[55\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_5m91:auto_generated\|a_dpfifo_cs91:dpfifo\|altsyncram_bhn1:FIFOram\|q_b\[55\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_5m91:auto_generated\|a_dpfifo_cs91:dpfifo\|altsyncram_bhn1:FIFOram\|q_b\[55\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_5m91:auto_generated\|a_dpfifo_cs91:dpfifo\|altsyncram_bhn1:FIFOram\|q_b\[55\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1569951372641 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo\|scfifo_i391:auto_generated\|a_dpfifo_p991:dpfifo\|altsyncram_lgn1:FIFOram\|q_b\[0\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo\|scfifo_i391:auto_generated\|a_dpfifo_p991:dpfifo\|altsyncram_lgn1:FIFOram\|q_b\[0\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo\|scfifo_i391:auto_generated\|a_dpfifo_p991:dpfifo\|altsyncram_lgn1:FIFOram\|q_b\[0\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo\|scfifo_i391:auto_generated\|a_dpfifo_p991:dpfifo\|altsyncram_lgn1:FIFOram\|q_b\[0\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1569951372641 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo\|scfifo_i391:auto_generated\|a_dpfifo_p991:dpfifo\|altsyncram_lgn1:FIFOram\|q_b\[1\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo\|scfifo_i391:auto_generated\|a_dpfifo_p991:dpfifo\|altsyncram_lgn1:FIFOram\|q_b\[1\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo\|scfifo_i391:auto_generated\|a_dpfifo_p991:dpfifo\|altsyncram_lgn1:FIFOram\|q_b\[1\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo\|scfifo_i391:auto_generated\|a_dpfifo_p991:dpfifo\|altsyncram_lgn1:FIFOram\|q_b\[1\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1569951372641 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo\|scfifo_i391:auto_generated\|a_dpfifo_p991:dpfifo\|altsyncram_lgn1:FIFOram\|q_b\[2\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo\|scfifo_i391:auto_generated\|a_dpfifo_p991:dpfifo\|altsyncram_lgn1:FIFOram\|q_b\[2\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo\|scfifo_i391:auto_generated\|a_dpfifo_p991:dpfifo\|altsyncram_lgn1:FIFOram\|q_b\[2\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo\|scfifo_i391:auto_generated\|a_dpfifo_p991:dpfifo\|altsyncram_lgn1:FIFOram\|q_b\[2\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1569951372641 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo\|scfifo_i391:auto_generated\|a_dpfifo_p991:dpfifo\|altsyncram_lgn1:FIFOram\|q_b\[3\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo\|scfifo_i391:auto_generated\|a_dpfifo_p991:dpfifo\|altsyncram_lgn1:FIFOram\|q_b\[3\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo\|scfifo_i391:auto_generated\|a_dpfifo_p991:dpfifo\|altsyncram_lgn1:FIFOram\|q_b\[3\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo\|scfifo_i391:auto_generated\|a_dpfifo_p991:dpfifo\|altsyncram_lgn1:FIFOram\|q_b\[3\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1569951372641 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo\|scfifo_i391:auto_generated\|a_dpfifo_p991:dpfifo\|altsyncram_lgn1:FIFOram\|q_b\[4\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo\|scfifo_i391:auto_generated\|a_dpfifo_p991:dpfifo\|altsyncram_lgn1:FIFOram\|q_b\[4\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo\|scfifo_i391:auto_generated\|a_dpfifo_p991:dpfifo\|altsyncram_lgn1:FIFOram\|q_b\[4\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo\|scfifo_i391:auto_generated\|a_dpfifo_p991:dpfifo\|altsyncram_lgn1:FIFOram\|q_b\[4\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1569951372641 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo\|scfifo_i391:auto_generated\|a_dpfifo_p991:dpfifo\|altsyncram_lgn1:FIFOram\|q_b\[5\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo\|scfifo_i391:auto_generated\|a_dpfifo_p991:dpfifo\|altsyncram_lgn1:FIFOram\|q_b\[5\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo\|scfifo_i391:auto_generated\|a_dpfifo_p991:dpfifo\|altsyncram_lgn1:FIFOram\|q_b\[5\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo\|scfifo_i391:auto_generated\|a_dpfifo_p991:dpfifo\|altsyncram_lgn1:FIFOram\|q_b\[5\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1569951372641 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo\|scfifo_i391:auto_generated\|a_dpfifo_p991:dpfifo\|altsyncram_lgn1:FIFOram\|q_b\[6\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo\|scfifo_i391:auto_generated\|a_dpfifo_p991:dpfifo\|altsyncram_lgn1:FIFOram\|q_b\[6\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo\|scfifo_i391:auto_generated\|a_dpfifo_p991:dpfifo\|altsyncram_lgn1:FIFOram\|q_b\[6\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo\|scfifo_i391:auto_generated\|a_dpfifo_p991:dpfifo\|altsyncram_lgn1:FIFOram\|q_b\[6\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1569951372641 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo\|scfifo_i391:auto_generated\|a_dpfifo_p991:dpfifo\|altsyncram_lgn1:FIFOram\|q_b\[7\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo\|scfifo_i391:auto_generated\|a_dpfifo_p991:dpfifo\|altsyncram_lgn1:FIFOram\|q_b\[7\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo\|scfifo_i391:auto_generated\|a_dpfifo_p991:dpfifo\|altsyncram_lgn1:FIFOram\|q_b\[7\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo\|scfifo_i391:auto_generated\|a_dpfifo_p991:dpfifo\|altsyncram_lgn1:FIFOram\|q_b\[7\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1569951372641 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo\|scfifo_i391:auto_generated\|a_dpfifo_p991:dpfifo\|altsyncram_lgn1:FIFOram\|q_b\[8\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo\|scfifo_i391:auto_generated\|a_dpfifo_p991:dpfifo\|altsyncram_lgn1:FIFOram\|q_b\[8\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo\|scfifo_i391:auto_generated\|a_dpfifo_p991:dpfifo\|altsyncram_lgn1:FIFOram\|q_b\[8\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo\|scfifo_i391:auto_generated\|a_dpfifo_p991:dpfifo\|altsyncram_lgn1:FIFOram\|q_b\[8\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1569951372641 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo\|scfifo_i391:auto_generated\|a_dpfifo_p991:dpfifo\|altsyncram_lgn1:FIFOram\|q_b\[9\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo\|scfifo_i391:auto_generated\|a_dpfifo_p991:dpfifo\|altsyncram_lgn1:FIFOram\|q_b\[9\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo\|scfifo_i391:auto_generated\|a_dpfifo_p991:dpfifo\|altsyncram_lgn1:FIFOram\|q_b\[9\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo\|scfifo_i391:auto_generated\|a_dpfifo_p991:dpfifo\|altsyncram_lgn1:FIFOram\|q_b\[9\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1569951372641 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_u4a1:auto_generated\|a_dpfifo_5ba1:dpfifo\|altsyncram_nhn1:FIFOram\|q_b\[29\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_u4a1:auto_generated\|a_dpfifo_5ba1:dpfifo\|altsyncram_nhn1:FIFOram\|q_b\[29\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_u4a1:auto_generated\|a_dpfifo_5ba1:dpfifo\|altsyncram_nhn1:FIFOram\|q_b\[29\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_u4a1:auto_generated\|a_dpfifo_5ba1:dpfifo\|altsyncram_nhn1:FIFOram\|q_b\[29\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1569951372641 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_u4a1:auto_generated\|a_dpfifo_5ba1:dpfifo\|altsyncram_nhn1:FIFOram\|q_b\[30\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_u4a1:auto_generated\|a_dpfifo_5ba1:dpfifo\|altsyncram_nhn1:FIFOram\|q_b\[30\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_u4a1:auto_generated\|a_dpfifo_5ba1:dpfifo\|altsyncram_nhn1:FIFOram\|q_b\[30\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_u4a1:auto_generated\|a_dpfifo_5ba1:dpfifo\|altsyncram_nhn1:FIFOram\|q_b\[30\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1569951372641 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_u4a1:auto_generated\|a_dpfifo_5ba1:dpfifo\|altsyncram_nhn1:FIFOram\|q_b\[61\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_u4a1:auto_generated\|a_dpfifo_5ba1:dpfifo\|altsyncram_nhn1:FIFOram\|q_b\[61\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_u4a1:auto_generated\|a_dpfifo_5ba1:dpfifo\|altsyncram_nhn1:FIFOram\|q_b\[61\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_u4a1:auto_generated\|a_dpfifo_5ba1:dpfifo\|altsyncram_nhn1:FIFOram\|q_b\[61\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1569951372641 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_u4a1:auto_generated\|a_dpfifo_5ba1:dpfifo\|altsyncram_nhn1:FIFOram\|q_b\[62\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_u4a1:auto_generated\|a_dpfifo_5ba1:dpfifo\|altsyncram_nhn1:FIFOram\|q_b\[62\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_u4a1:auto_generated\|a_dpfifo_5ba1:dpfifo\|altsyncram_nhn1:FIFOram\|q_b\[62\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_u4a1:auto_generated\|a_dpfifo_5ba1:dpfifo\|altsyncram_nhn1:FIFOram\|q_b\[62\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1569951372641 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_u4a1:auto_generated\|a_dpfifo_5ba1:dpfifo\|altsyncram_nhn1:FIFOram\|q_b\[63\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_u4a1:auto_generated\|a_dpfifo_5ba1:dpfifo\|altsyncram_nhn1:FIFOram\|q_b\[63\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_u4a1:auto_generated\|a_dpfifo_5ba1:dpfifo\|altsyncram_nhn1:FIFOram\|q_b\[63\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_u4a1:auto_generated\|a_dpfifo_5ba1:dpfifo\|altsyncram_nhn1:FIFOram\|q_b\[63\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1569951372641 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_u4a1:auto_generated\|a_dpfifo_5ba1:dpfifo\|altsyncram_nhn1:FIFOram\|q_b\[70\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_u4a1:auto_generated\|a_dpfifo_5ba1:dpfifo\|altsyncram_nhn1:FIFOram\|q_b\[70\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_u4a1:auto_generated\|a_dpfifo_5ba1:dpfifo\|altsyncram_nhn1:FIFOram\|q_b\[70\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_u4a1:auto_generated\|a_dpfifo_5ba1:dpfifo\|altsyncram_nhn1:FIFOram\|q_b\[70\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1569951372641 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_u4a1:auto_generated\|a_dpfifo_5ba1:dpfifo\|altsyncram_nhn1:FIFOram\|q_b\[71\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_u4a1:auto_generated\|a_dpfifo_5ba1:dpfifo\|altsyncram_nhn1:FIFOram\|q_b\[71\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_u4a1:auto_generated\|a_dpfifo_5ba1:dpfifo\|altsyncram_nhn1:FIFOram\|q_b\[71\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_u4a1:auto_generated\|a_dpfifo_5ba1:dpfifo\|altsyncram_nhn1:FIFOram\|q_b\[71\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1569951372641 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_u4a1:auto_generated\|a_dpfifo_5ba1:dpfifo\|altsyncram_nhn1:FIFOram\|q_b\[72\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_u4a1:auto_generated\|a_dpfifo_5ba1:dpfifo\|altsyncram_nhn1:FIFOram\|q_b\[72\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_u4a1:auto_generated\|a_dpfifo_5ba1:dpfifo\|altsyncram_nhn1:FIFOram\|q_b\[72\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_u4a1:auto_generated\|a_dpfifo_5ba1:dpfifo\|altsyncram_nhn1:FIFOram\|q_b\[72\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1569951372641 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_u4a1:auto_generated\|a_dpfifo_5ba1:dpfifo\|altsyncram_nhn1:FIFOram\|q_b\[73\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_u4a1:auto_generated\|a_dpfifo_5ba1:dpfifo\|altsyncram_nhn1:FIFOram\|q_b\[73\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_u4a1:auto_generated\|a_dpfifo_5ba1:dpfifo\|altsyncram_nhn1:FIFOram\|q_b\[73\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_u4a1:auto_generated\|a_dpfifo_5ba1:dpfifo\|altsyncram_nhn1:FIFOram\|q_b\[73\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1569951372641 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_u4a1:auto_generated\|a_dpfifo_5ba1:dpfifo\|altsyncram_nhn1:FIFOram\|q_b\[74\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_u4a1:auto_generated\|a_dpfifo_5ba1:dpfifo\|altsyncram_nhn1:FIFOram\|q_b\[74\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_u4a1:auto_generated\|a_dpfifo_5ba1:dpfifo\|altsyncram_nhn1:FIFOram\|q_b\[74\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_u4a1:auto_generated\|a_dpfifo_5ba1:dpfifo\|altsyncram_nhn1:FIFOram\|q_b\[74\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1569951372641 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_u4a1:auto_generated\|a_dpfifo_5ba1:dpfifo\|altsyncram_nhn1:FIFOram\|q_b\[75\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_u4a1:auto_generated\|a_dpfifo_5ba1:dpfifo\|altsyncram_nhn1:FIFOram\|q_b\[75\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_u4a1:auto_generated\|a_dpfifo_5ba1:dpfifo\|altsyncram_nhn1:FIFOram\|q_b\[75\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_u4a1:auto_generated\|a_dpfifo_5ba1:dpfifo\|altsyncram_nhn1:FIFOram\|q_b\[75\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1569951372641 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_u4a1:auto_generated\|a_dpfifo_5ba1:dpfifo\|altsyncram_nhn1:FIFOram\|q_b\[76\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_u4a1:auto_generated\|a_dpfifo_5ba1:dpfifo\|altsyncram_nhn1:FIFOram\|q_b\[76\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_u4a1:auto_generated\|a_dpfifo_5ba1:dpfifo\|altsyncram_nhn1:FIFOram\|q_b\[76\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_u4a1:auto_generated\|a_dpfifo_5ba1:dpfifo\|altsyncram_nhn1:FIFOram\|q_b\[76\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1569951372641 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_u4a1:auto_generated\|a_dpfifo_5ba1:dpfifo\|altsyncram_nhn1:FIFOram\|q_b\[77\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_u4a1:auto_generated\|a_dpfifo_5ba1:dpfifo\|altsyncram_nhn1:FIFOram\|q_b\[77\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_u4a1:auto_generated\|a_dpfifo_5ba1:dpfifo\|altsyncram_nhn1:FIFOram\|q_b\[77\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_u4a1:auto_generated\|a_dpfifo_5ba1:dpfifo\|altsyncram_nhn1:FIFOram\|q_b\[77\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1569951372641 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_u4a1:auto_generated\|a_dpfifo_5ba1:dpfifo\|altsyncram_nhn1:FIFOram\|q_b\[78\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_u4a1:auto_generated\|a_dpfifo_5ba1:dpfifo\|altsyncram_nhn1:FIFOram\|q_b\[78\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_u4a1:auto_generated\|a_dpfifo_5ba1:dpfifo\|altsyncram_nhn1:FIFOram\|q_b\[78\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_u4a1:auto_generated\|a_dpfifo_5ba1:dpfifo\|altsyncram_nhn1:FIFOram\|q_b\[78\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1569951372641 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_u4a1:auto_generated\|a_dpfifo_5ba1:dpfifo\|altsyncram_nhn1:FIFOram\|q_b\[79\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_u4a1:auto_generated\|a_dpfifo_5ba1:dpfifo\|altsyncram_nhn1:FIFOram\|q_b\[79\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_u4a1:auto_generated\|a_dpfifo_5ba1:dpfifo\|altsyncram_nhn1:FIFOram\|q_b\[79\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_u4a1:auto_generated\|a_dpfifo_5ba1:dpfifo\|altsyncram_nhn1:FIFOram\|q_b\[79\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1569951372641 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_u4a1:auto_generated\|a_dpfifo_5ba1:dpfifo\|altsyncram_nhn1:FIFOram\|q_b\[80\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_u4a1:auto_generated\|a_dpfifo_5ba1:dpfifo\|altsyncram_nhn1:FIFOram\|q_b\[80\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_u4a1:auto_generated\|a_dpfifo_5ba1:dpfifo\|altsyncram_nhn1:FIFOram\|q_b\[80\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_u4a1:auto_generated\|a_dpfifo_5ba1:dpfifo\|altsyncram_nhn1:FIFOram\|q_b\[80\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1569951372641 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_u4a1:auto_generated\|a_dpfifo_5ba1:dpfifo\|altsyncram_nhn1:FIFOram\|q_b\[96\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_u4a1:auto_generated\|a_dpfifo_5ba1:dpfifo\|altsyncram_nhn1:FIFOram\|q_b\[96\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_u4a1:auto_generated\|a_dpfifo_5ba1:dpfifo\|altsyncram_nhn1:FIFOram\|q_b\[96\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_u4a1:auto_generated\|a_dpfifo_5ba1:dpfifo\|altsyncram_nhn1:FIFOram\|q_b\[96\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1569951372641 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_u4a1:auto_generated\|a_dpfifo_5ba1:dpfifo\|altsyncram_nhn1:FIFOram\|q_b\[97\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_u4a1:auto_generated\|a_dpfifo_5ba1:dpfifo\|altsyncram_nhn1:FIFOram\|q_b\[97\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_u4a1:auto_generated\|a_dpfifo_5ba1:dpfifo\|altsyncram_nhn1:FIFOram\|q_b\[97\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_u4a1:auto_generated\|a_dpfifo_5ba1:dpfifo\|altsyncram_nhn1:FIFOram\|q_b\[97\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1569951372641 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: q_sys:u0\|q_sys_ctl_0:ctl_0\|dispatcher:modular_sgdma_dispatcher_0\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_36j1:auto_generated\|q_b\[120\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: q_sys:u0\|q_sys_ctl_0:ctl_0\|dispatcher:modular_sgdma_dispatcher_0\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_36j1:auto_generated\|q_b\[120\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: q_sys:u0\|q_sys_ctl_0:ctl_0\|dispatcher:modular_sgdma_dispatcher_0\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_36j1:auto_generated\|q_b\[120\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: q_sys:u0\|q_sys_ctl_0:ctl_0\|dispatcher:modular_sgdma_dispatcher_0\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_36j1:auto_generated\|q_b\[120\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1569951372641 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: q_sys:u0\|q_sys_ctl_0:ctl_0\|dispatcher:modular_sgdma_dispatcher_0\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_36j1:auto_generated\|q_b\[120\]~FITTER_CREATED_MLAB_CELL1CLKMUX_0  to: q_sys:u0\|q_sys_ctl_0:ctl_0\|dispatcher:modular_sgdma_dispatcher_0\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_36j1:auto_generated\|q_b\[120\]~FITTER_CREATED_MLAB_CELL1MEMORYREGOUT " "From: q_sys:u0\|q_sys_ctl_0:ctl_0\|dispatcher:modular_sgdma_dispatcher_0\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_36j1:auto_generated\|q_b\[120\]~FITTER_CREATED_MLAB_CELL1CLKMUX_0  to: q_sys:u0\|q_sys_ctl_0:ctl_0\|dispatcher:modular_sgdma_dispatcher_0\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_36j1:auto_generated\|q_b\[120\]~FITTER_CREATED_MLAB_CELL1MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1569951372641 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_cavhip.arriav_hd_altpe2_hip_top\|pldclk  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|g_cavhip.arriav_hd_altpe2_hip_top~BURIED_SYNC_DATA127 " "From: u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_cavhip.arriav_hd_altpe2_hip_top\|pldclk  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|g_cavhip.arriav_hd_altpe2_hip_top~BURIED_SYNC_DATA127" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1569951372641 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|txpmaclk  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA357 " "From: u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|txpmaclk  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA357" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1569951372641 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA93 " "From: u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA93" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1569951372641 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[1\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|txpmaclk  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[1\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA357 " "From: u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[1\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|txpmaclk  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[1\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA357" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1569951372641 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[1\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[1\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA93 " "From: u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[1\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[1\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA93" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1569951372641 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[2\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|txpmaclk  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[2\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA357 " "From: u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[2\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|txpmaclk  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[2\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA357" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1569951372641 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[2\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[2\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA93 " "From: u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[2\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[2\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA93" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1569951372641 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[3\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|txpmaclk  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[3\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA357 " "From: u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[3\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|txpmaclk  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[3\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA357" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1569951372641 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[3\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[3\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA93 " "From: u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[3\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[3\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA93" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1569951372641 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74 " "From: u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1569951372641 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[1\].rx_pma.rx_pma_deser\|clk90b  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[1\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74 " "From: u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[1\].rx_pma.rx_pma_deser\|clk90b  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[1\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1569951372641 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[2\].rx_pma.rx_pma_deser\|clk90b  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[2\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74 " "From: u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[2\].rx_pma.rx_pma_deser\|clk90b  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[2\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1569951372641 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[3\].rx_pma.rx_pma_deser\|clk90b  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[3\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74 " "From: u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[3\].rx_pma.rx_pma_deser\|clk90b  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[3\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1569951372641 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA159 " "From: u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA159" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1569951372641 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[1\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[1\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA159 " "From: u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[1\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[1\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA159" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1569951372641 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[2\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[2\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA159 " "From: u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[2\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[2\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA159" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1569951372641 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[3\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[3\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA159 " "From: u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[3\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[3\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA159" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1569951372641 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_xcvr_avmm\|avmm_interface_insts\[0\].av_hssi_avmm_interface_inst\|avmmclk  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_xcvr_avmm:inst_av_xcvr_avmm\|avmm_interface_insts\[0\].av_hssi_avmm_interface_inst~BURIED_SYNC_DATA44 " "From: u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_xcvr_avmm\|avmm_interface_insts\[0\].av_hssi_avmm_interface_inst\|avmmclk  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_xcvr_avmm:inst_av_xcvr_avmm\|avmm_interface_insts\[0\].av_hssi_avmm_interface_inst~BURIED_SYNC_DATA44" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1569951372641 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_xcvr_avmm\|avmm_interface_insts\[3\].av_hssi_avmm_interface_inst\|avmmclk  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_xcvr_avmm:inst_av_xcvr_avmm\|avmm_interface_insts\[3\].av_hssi_avmm_interface_inst~BURIED_SYNC_DATA44 " "From: u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_xcvr_avmm\|avmm_interface_insts\[3\].av_hssi_avmm_interface_inst\|avmmclk  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_xcvr_avmm:inst_av_xcvr_avmm\|avmm_interface_insts\[3\].av_hssi_avmm_interface_inst~BURIED_SYNC_DATA44" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1569951372641 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1569951372641 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1569951375150 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1569951375651 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1569951375651 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.350 " "Worst-case setup slack is -2.350" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569951375653 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569951375653 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.350            -537.869 CLOCK_50_B3B  " "   -2.350            -537.869 CLOCK_50_B3B " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569951375653 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.031            -161.739 u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_cavhip.arriav_hd_altpe2_hip_top\|coreclkout  " "   -2.031            -161.739 u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_cavhip.arriav_hd_altpe2_hip_top\|coreclkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569951375653 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.055               0.000 n/a  " "    9.055               0.000 n/a " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569951375653 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.582               0.000 altera_reserved_tck  " "    9.582               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569951375653 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1569951375653 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.586 " "Worst-case hold slack is -0.586" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569951375819 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569951375819 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.586              -2.311 CLOCK_50_B3B  " "   -0.586              -2.311 CLOCK_50_B3B " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569951375819 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.174               0.000 altera_reserved_tck  " "    0.174               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569951375819 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.239               0.000 u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_cavhip.arriav_hd_altpe2_hip_top\|coreclkout  " "    0.239               0.000 u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_cavhip.arriav_hd_altpe2_hip_top\|coreclkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569951375819 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.622               0.000 n/a  " "   15.622               0.000 n/a " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569951375819 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1569951375819 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.575 " "Worst-case recovery slack is -0.575" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569951375889 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569951375889 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.575              -0.836 CLOCK_50_B3B  " "   -0.575              -0.836 CLOCK_50_B3B " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569951375889 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.543             -16.637 u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_cavhip.arriav_hd_altpe2_hip_top\|coreclkout  " "   -0.543             -16.637 u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_cavhip.arriav_hd_altpe2_hip_top\|coreclkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569951375889 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   29.213               0.000 altera_reserved_tck  " "   29.213               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569951375889 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1569951375889 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.602 " "Worst-case removal slack is 0.602" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569951375958 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569951375958 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.602               0.000 altera_reserved_tck  " "    0.602               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569951375958 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.640               0.000 u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_cavhip.arriav_hd_altpe2_hip_top\|coreclkout  " "    0.640               0.000 u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_cavhip.arriav_hd_altpe2_hip_top\|coreclkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569951375958 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.777               0.000 CLOCK_50_B3B  " "    0.777               0.000 CLOCK_50_B3B " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569951375958 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1569951375958 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.400 " "Worst-case minimum pulse width slack is 0.400" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569951375982 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569951375982 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.400               0.000 u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_tx_pll_inst\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr  " "    0.400               0.000 u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_tx_pll_inst\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569951375982 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.400               0.000 u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_cdr\|clk90bdes  " "    0.400               0.000 u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_cdr\|clk90bdes " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569951375982 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.400               0.000 u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[1\].rx_pma.rx_cdr\|clk90bdes  " "    0.400               0.000 u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[1\].rx_pma.rx_cdr\|clk90bdes " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569951375982 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.400               0.000 u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[2\].rx_pma.rx_cdr\|clk90bdes  " "    0.400               0.000 u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[2\].rx_pma.rx_cdr\|clk90bdes " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569951375982 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.400               0.000 u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[3\].rx_pma.rx_cdr\|clk90bdes  " "    0.400               0.000 u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[3\].rx_pma.rx_cdr\|clk90bdes " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569951375982 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.999               0.000 u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp  " "    1.999               0.000 u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569951375982 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.999               0.000 u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[1\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp  " "    1.999               0.000 u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[1\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569951375982 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.999               0.000 u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[2\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp  " "    1.999               0.000 u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[2\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569951375982 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.999               0.000 u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[3\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp  " "    1.999               0.000 u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[3\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569951375982 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.000               0.000 u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|txpmaclk  " "    2.000               0.000 u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|txpmaclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569951375982 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.000               0.000 u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk  " "    2.000               0.000 u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569951375982 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.000               0.000 u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[1\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|txpmaclk  " "    2.000               0.000 u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[1\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|txpmaclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569951375982 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.000               0.000 u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[1\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk  " "    2.000               0.000 u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[1\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569951375982 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.000               0.000 u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[2\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|txpmaclk  " "    2.000               0.000 u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[2\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|txpmaclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569951375982 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.000               0.000 u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[2\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk  " "    2.000               0.000 u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[2\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569951375982 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.000               0.000 u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[3\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|txpmaclk  " "    2.000               0.000 u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[3\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|txpmaclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569951375982 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.000               0.000 u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[3\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk  " "    2.000               0.000 u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[3\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569951375982 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.000               0.000 u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  " "    2.000               0.000 u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569951375982 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.000               0.000 u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[1\].rx_pma.rx_pma_deser\|clk90b  " "    2.000               0.000 u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[1\].rx_pma.rx_pma_deser\|clk90b " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569951375982 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.000               0.000 u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[2\].rx_pma.rx_pma_deser\|clk90b  " "    2.000               0.000 u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[2\].rx_pma.rx_pma_deser\|clk90b " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569951375982 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.000               0.000 u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[3\].rx_pma.rx_pma_deser\|clk90b  " "    2.000               0.000 u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[3\].rx_pma.rx_pma_deser\|clk90b " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569951375982 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.000               0.000 u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[1\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulseout  " "    2.000               0.000 u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[1\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulseout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569951375982 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.000               0.000 u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[1\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkpout  " "    2.000               0.000 u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[1\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkpout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569951375982 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.820               0.000 u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_cavhip.arriav_hd_altpe2_hip_top\|coreclkout  " "    2.820               0.000 u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_cavhip.arriav_hd_altpe2_hip_top\|coreclkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569951375982 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.000               0.000 u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[1\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkout  " "    4.000               0.000 u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[1\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569951375982 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.304               0.000 alt_cal_av_edge_detect_clk  " "    4.304               0.000 alt_cal_av_edge_detect_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569951375982 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.000               0.000 PCIE_REFCLK_p  " "    5.000               0.000 PCIE_REFCLK_p " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569951375982 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.000               0.000 u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_tx_pll_inst\|pll\[0\].pll.cmu_pll.pll_mux.pll_refclk_select_mux\|clkout  " "    5.000               0.000 u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_tx_pll_inst\|pll\[0\].pll.cmu_pll.pll_mux.pll_refclk_select_mux\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569951375982 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.220               0.000 sv_reconfig_pma_testbus_clk_0  " "    8.220               0.000 sv_reconfig_pma_testbus_clk_0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569951375982 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.399               0.000 CLOCK_50_B3B  " "    8.399               0.000 CLOCK_50_B3B " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569951375982 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.833               0.000 altera_reserved_tck  " "   14.833               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569951375982 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1569951375982 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 426 synchronizer chains. " "Report Metastability: Found 426 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1569951376288 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 426 " "Number of Synchronizer Chains Found: 426" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1569951376288 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1569951376288 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1569951376288 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 13.853 ns " "Worst Case Available Settling Time: 13.853 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1569951376288 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1569951376288 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1569951376288 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1569951376301 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1569951376824 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1569951385795 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_5m91:auto_generated\|a_dpfifo_cs91:dpfifo\|altsyncram_bhn1:FIFOram\|q_b\[23\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_5m91:auto_generated\|a_dpfifo_cs91:dpfifo\|altsyncram_bhn1:FIFOram\|q_b\[23\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_5m91:auto_generated\|a_dpfifo_cs91:dpfifo\|altsyncram_bhn1:FIFOram\|q_b\[23\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_5m91:auto_generated\|a_dpfifo_cs91:dpfifo\|altsyncram_bhn1:FIFOram\|q_b\[23\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1569951388274 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_5m91:auto_generated\|a_dpfifo_cs91:dpfifo\|altsyncram_bhn1:FIFOram\|q_b\[24\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_5m91:auto_generated\|a_dpfifo_cs91:dpfifo\|altsyncram_bhn1:FIFOram\|q_b\[24\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_5m91:auto_generated\|a_dpfifo_cs91:dpfifo\|altsyncram_bhn1:FIFOram\|q_b\[24\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_5m91:auto_generated\|a_dpfifo_cs91:dpfifo\|altsyncram_bhn1:FIFOram\|q_b\[24\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1569951388274 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_5m91:auto_generated\|a_dpfifo_cs91:dpfifo\|altsyncram_bhn1:FIFOram\|q_b\[25\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_5m91:auto_generated\|a_dpfifo_cs91:dpfifo\|altsyncram_bhn1:FIFOram\|q_b\[25\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_5m91:auto_generated\|a_dpfifo_cs91:dpfifo\|altsyncram_bhn1:FIFOram\|q_b\[25\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_5m91:auto_generated\|a_dpfifo_cs91:dpfifo\|altsyncram_bhn1:FIFOram\|q_b\[25\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1569951388274 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_5m91:auto_generated\|a_dpfifo_cs91:dpfifo\|altsyncram_bhn1:FIFOram\|q_b\[26\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_5m91:auto_generated\|a_dpfifo_cs91:dpfifo\|altsyncram_bhn1:FIFOram\|q_b\[26\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_5m91:auto_generated\|a_dpfifo_cs91:dpfifo\|altsyncram_bhn1:FIFOram\|q_b\[26\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_5m91:auto_generated\|a_dpfifo_cs91:dpfifo\|altsyncram_bhn1:FIFOram\|q_b\[26\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1569951388274 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_5m91:auto_generated\|a_dpfifo_cs91:dpfifo\|altsyncram_bhn1:FIFOram\|q_b\[27\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_5m91:auto_generated\|a_dpfifo_cs91:dpfifo\|altsyncram_bhn1:FIFOram\|q_b\[27\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_5m91:auto_generated\|a_dpfifo_cs91:dpfifo\|altsyncram_bhn1:FIFOram\|q_b\[27\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_5m91:auto_generated\|a_dpfifo_cs91:dpfifo\|altsyncram_bhn1:FIFOram\|q_b\[27\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1569951388274 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_5m91:auto_generated\|a_dpfifo_cs91:dpfifo\|altsyncram_bhn1:FIFOram\|q_b\[28\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_5m91:auto_generated\|a_dpfifo_cs91:dpfifo\|altsyncram_bhn1:FIFOram\|q_b\[28\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_5m91:auto_generated\|a_dpfifo_cs91:dpfifo\|altsyncram_bhn1:FIFOram\|q_b\[28\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_5m91:auto_generated\|a_dpfifo_cs91:dpfifo\|altsyncram_bhn1:FIFOram\|q_b\[28\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1569951388274 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_5m91:auto_generated\|a_dpfifo_cs91:dpfifo\|altsyncram_bhn1:FIFOram\|q_b\[29\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_5m91:auto_generated\|a_dpfifo_cs91:dpfifo\|altsyncram_bhn1:FIFOram\|q_b\[29\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_5m91:auto_generated\|a_dpfifo_cs91:dpfifo\|altsyncram_bhn1:FIFOram\|q_b\[29\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_5m91:auto_generated\|a_dpfifo_cs91:dpfifo\|altsyncram_bhn1:FIFOram\|q_b\[29\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1569951388274 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_5m91:auto_generated\|a_dpfifo_cs91:dpfifo\|altsyncram_bhn1:FIFOram\|q_b\[30\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_5m91:auto_generated\|a_dpfifo_cs91:dpfifo\|altsyncram_bhn1:FIFOram\|q_b\[30\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_5m91:auto_generated\|a_dpfifo_cs91:dpfifo\|altsyncram_bhn1:FIFOram\|q_b\[30\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_5m91:auto_generated\|a_dpfifo_cs91:dpfifo\|altsyncram_bhn1:FIFOram\|q_b\[30\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1569951388274 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_5m91:auto_generated\|a_dpfifo_cs91:dpfifo\|altsyncram_bhn1:FIFOram\|q_b\[31\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_5m91:auto_generated\|a_dpfifo_cs91:dpfifo\|altsyncram_bhn1:FIFOram\|q_b\[31\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_5m91:auto_generated\|a_dpfifo_cs91:dpfifo\|altsyncram_bhn1:FIFOram\|q_b\[31\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_5m91:auto_generated\|a_dpfifo_cs91:dpfifo\|altsyncram_bhn1:FIFOram\|q_b\[31\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1569951388274 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_5m91:auto_generated\|a_dpfifo_cs91:dpfifo\|altsyncram_bhn1:FIFOram\|q_b\[50\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_5m91:auto_generated\|a_dpfifo_cs91:dpfifo\|altsyncram_bhn1:FIFOram\|q_b\[50\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_5m91:auto_generated\|a_dpfifo_cs91:dpfifo\|altsyncram_bhn1:FIFOram\|q_b\[50\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_5m91:auto_generated\|a_dpfifo_cs91:dpfifo\|altsyncram_bhn1:FIFOram\|q_b\[50\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1569951388274 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_5m91:auto_generated\|a_dpfifo_cs91:dpfifo\|altsyncram_bhn1:FIFOram\|q_b\[51\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_5m91:auto_generated\|a_dpfifo_cs91:dpfifo\|altsyncram_bhn1:FIFOram\|q_b\[51\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_5m91:auto_generated\|a_dpfifo_cs91:dpfifo\|altsyncram_bhn1:FIFOram\|q_b\[51\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_5m91:auto_generated\|a_dpfifo_cs91:dpfifo\|altsyncram_bhn1:FIFOram\|q_b\[51\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1569951388274 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_5m91:auto_generated\|a_dpfifo_cs91:dpfifo\|altsyncram_bhn1:FIFOram\|q_b\[52\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_5m91:auto_generated\|a_dpfifo_cs91:dpfifo\|altsyncram_bhn1:FIFOram\|q_b\[52\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_5m91:auto_generated\|a_dpfifo_cs91:dpfifo\|altsyncram_bhn1:FIFOram\|q_b\[52\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_5m91:auto_generated\|a_dpfifo_cs91:dpfifo\|altsyncram_bhn1:FIFOram\|q_b\[52\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1569951388274 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_5m91:auto_generated\|a_dpfifo_cs91:dpfifo\|altsyncram_bhn1:FIFOram\|q_b\[53\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_5m91:auto_generated\|a_dpfifo_cs91:dpfifo\|altsyncram_bhn1:FIFOram\|q_b\[53\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_5m91:auto_generated\|a_dpfifo_cs91:dpfifo\|altsyncram_bhn1:FIFOram\|q_b\[53\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_5m91:auto_generated\|a_dpfifo_cs91:dpfifo\|altsyncram_bhn1:FIFOram\|q_b\[53\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1569951388274 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_5m91:auto_generated\|a_dpfifo_cs91:dpfifo\|altsyncram_bhn1:FIFOram\|q_b\[54\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_5m91:auto_generated\|a_dpfifo_cs91:dpfifo\|altsyncram_bhn1:FIFOram\|q_b\[54\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_5m91:auto_generated\|a_dpfifo_cs91:dpfifo\|altsyncram_bhn1:FIFOram\|q_b\[54\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_5m91:auto_generated\|a_dpfifo_cs91:dpfifo\|altsyncram_bhn1:FIFOram\|q_b\[54\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1569951388274 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_5m91:auto_generated\|a_dpfifo_cs91:dpfifo\|altsyncram_bhn1:FIFOram\|q_b\[55\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_5m91:auto_generated\|a_dpfifo_cs91:dpfifo\|altsyncram_bhn1:FIFOram\|q_b\[55\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_5m91:auto_generated\|a_dpfifo_cs91:dpfifo\|altsyncram_bhn1:FIFOram\|q_b\[55\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_5m91:auto_generated\|a_dpfifo_cs91:dpfifo\|altsyncram_bhn1:FIFOram\|q_b\[55\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1569951388274 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo\|scfifo_i391:auto_generated\|a_dpfifo_p991:dpfifo\|altsyncram_lgn1:FIFOram\|q_b\[0\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo\|scfifo_i391:auto_generated\|a_dpfifo_p991:dpfifo\|altsyncram_lgn1:FIFOram\|q_b\[0\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo\|scfifo_i391:auto_generated\|a_dpfifo_p991:dpfifo\|altsyncram_lgn1:FIFOram\|q_b\[0\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo\|scfifo_i391:auto_generated\|a_dpfifo_p991:dpfifo\|altsyncram_lgn1:FIFOram\|q_b\[0\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1569951388274 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo\|scfifo_i391:auto_generated\|a_dpfifo_p991:dpfifo\|altsyncram_lgn1:FIFOram\|q_b\[1\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo\|scfifo_i391:auto_generated\|a_dpfifo_p991:dpfifo\|altsyncram_lgn1:FIFOram\|q_b\[1\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo\|scfifo_i391:auto_generated\|a_dpfifo_p991:dpfifo\|altsyncram_lgn1:FIFOram\|q_b\[1\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo\|scfifo_i391:auto_generated\|a_dpfifo_p991:dpfifo\|altsyncram_lgn1:FIFOram\|q_b\[1\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1569951388274 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo\|scfifo_i391:auto_generated\|a_dpfifo_p991:dpfifo\|altsyncram_lgn1:FIFOram\|q_b\[2\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo\|scfifo_i391:auto_generated\|a_dpfifo_p991:dpfifo\|altsyncram_lgn1:FIFOram\|q_b\[2\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo\|scfifo_i391:auto_generated\|a_dpfifo_p991:dpfifo\|altsyncram_lgn1:FIFOram\|q_b\[2\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo\|scfifo_i391:auto_generated\|a_dpfifo_p991:dpfifo\|altsyncram_lgn1:FIFOram\|q_b\[2\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1569951388274 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo\|scfifo_i391:auto_generated\|a_dpfifo_p991:dpfifo\|altsyncram_lgn1:FIFOram\|q_b\[3\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo\|scfifo_i391:auto_generated\|a_dpfifo_p991:dpfifo\|altsyncram_lgn1:FIFOram\|q_b\[3\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo\|scfifo_i391:auto_generated\|a_dpfifo_p991:dpfifo\|altsyncram_lgn1:FIFOram\|q_b\[3\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo\|scfifo_i391:auto_generated\|a_dpfifo_p991:dpfifo\|altsyncram_lgn1:FIFOram\|q_b\[3\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1569951388274 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo\|scfifo_i391:auto_generated\|a_dpfifo_p991:dpfifo\|altsyncram_lgn1:FIFOram\|q_b\[4\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo\|scfifo_i391:auto_generated\|a_dpfifo_p991:dpfifo\|altsyncram_lgn1:FIFOram\|q_b\[4\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo\|scfifo_i391:auto_generated\|a_dpfifo_p991:dpfifo\|altsyncram_lgn1:FIFOram\|q_b\[4\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo\|scfifo_i391:auto_generated\|a_dpfifo_p991:dpfifo\|altsyncram_lgn1:FIFOram\|q_b\[4\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1569951388274 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo\|scfifo_i391:auto_generated\|a_dpfifo_p991:dpfifo\|altsyncram_lgn1:FIFOram\|q_b\[5\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo\|scfifo_i391:auto_generated\|a_dpfifo_p991:dpfifo\|altsyncram_lgn1:FIFOram\|q_b\[5\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo\|scfifo_i391:auto_generated\|a_dpfifo_p991:dpfifo\|altsyncram_lgn1:FIFOram\|q_b\[5\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo\|scfifo_i391:auto_generated\|a_dpfifo_p991:dpfifo\|altsyncram_lgn1:FIFOram\|q_b\[5\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1569951388274 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo\|scfifo_i391:auto_generated\|a_dpfifo_p991:dpfifo\|altsyncram_lgn1:FIFOram\|q_b\[6\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo\|scfifo_i391:auto_generated\|a_dpfifo_p991:dpfifo\|altsyncram_lgn1:FIFOram\|q_b\[6\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo\|scfifo_i391:auto_generated\|a_dpfifo_p991:dpfifo\|altsyncram_lgn1:FIFOram\|q_b\[6\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo\|scfifo_i391:auto_generated\|a_dpfifo_p991:dpfifo\|altsyncram_lgn1:FIFOram\|q_b\[6\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1569951388274 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo\|scfifo_i391:auto_generated\|a_dpfifo_p991:dpfifo\|altsyncram_lgn1:FIFOram\|q_b\[7\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo\|scfifo_i391:auto_generated\|a_dpfifo_p991:dpfifo\|altsyncram_lgn1:FIFOram\|q_b\[7\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo\|scfifo_i391:auto_generated\|a_dpfifo_p991:dpfifo\|altsyncram_lgn1:FIFOram\|q_b\[7\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo\|scfifo_i391:auto_generated\|a_dpfifo_p991:dpfifo\|altsyncram_lgn1:FIFOram\|q_b\[7\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1569951388274 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo\|scfifo_i391:auto_generated\|a_dpfifo_p991:dpfifo\|altsyncram_lgn1:FIFOram\|q_b\[8\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo\|scfifo_i391:auto_generated\|a_dpfifo_p991:dpfifo\|altsyncram_lgn1:FIFOram\|q_b\[8\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo\|scfifo_i391:auto_generated\|a_dpfifo_p991:dpfifo\|altsyncram_lgn1:FIFOram\|q_b\[8\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo\|scfifo_i391:auto_generated\|a_dpfifo_p991:dpfifo\|altsyncram_lgn1:FIFOram\|q_b\[8\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1569951388274 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo\|scfifo_i391:auto_generated\|a_dpfifo_p991:dpfifo\|altsyncram_lgn1:FIFOram\|q_b\[9\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo\|scfifo_i391:auto_generated\|a_dpfifo_p991:dpfifo\|altsyncram_lgn1:FIFOram\|q_b\[9\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo\|scfifo_i391:auto_generated\|a_dpfifo_p991:dpfifo\|altsyncram_lgn1:FIFOram\|q_b\[9\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo\|scfifo_i391:auto_generated\|a_dpfifo_p991:dpfifo\|altsyncram_lgn1:FIFOram\|q_b\[9\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1569951388274 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_u4a1:auto_generated\|a_dpfifo_5ba1:dpfifo\|altsyncram_nhn1:FIFOram\|q_b\[29\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_u4a1:auto_generated\|a_dpfifo_5ba1:dpfifo\|altsyncram_nhn1:FIFOram\|q_b\[29\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_u4a1:auto_generated\|a_dpfifo_5ba1:dpfifo\|altsyncram_nhn1:FIFOram\|q_b\[29\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_u4a1:auto_generated\|a_dpfifo_5ba1:dpfifo\|altsyncram_nhn1:FIFOram\|q_b\[29\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1569951388274 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_u4a1:auto_generated\|a_dpfifo_5ba1:dpfifo\|altsyncram_nhn1:FIFOram\|q_b\[30\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_u4a1:auto_generated\|a_dpfifo_5ba1:dpfifo\|altsyncram_nhn1:FIFOram\|q_b\[30\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_u4a1:auto_generated\|a_dpfifo_5ba1:dpfifo\|altsyncram_nhn1:FIFOram\|q_b\[30\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_u4a1:auto_generated\|a_dpfifo_5ba1:dpfifo\|altsyncram_nhn1:FIFOram\|q_b\[30\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1569951388274 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_u4a1:auto_generated\|a_dpfifo_5ba1:dpfifo\|altsyncram_nhn1:FIFOram\|q_b\[61\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_u4a1:auto_generated\|a_dpfifo_5ba1:dpfifo\|altsyncram_nhn1:FIFOram\|q_b\[61\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_u4a1:auto_generated\|a_dpfifo_5ba1:dpfifo\|altsyncram_nhn1:FIFOram\|q_b\[61\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_u4a1:auto_generated\|a_dpfifo_5ba1:dpfifo\|altsyncram_nhn1:FIFOram\|q_b\[61\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1569951388274 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_u4a1:auto_generated\|a_dpfifo_5ba1:dpfifo\|altsyncram_nhn1:FIFOram\|q_b\[62\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_u4a1:auto_generated\|a_dpfifo_5ba1:dpfifo\|altsyncram_nhn1:FIFOram\|q_b\[62\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_u4a1:auto_generated\|a_dpfifo_5ba1:dpfifo\|altsyncram_nhn1:FIFOram\|q_b\[62\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_u4a1:auto_generated\|a_dpfifo_5ba1:dpfifo\|altsyncram_nhn1:FIFOram\|q_b\[62\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1569951388274 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_u4a1:auto_generated\|a_dpfifo_5ba1:dpfifo\|altsyncram_nhn1:FIFOram\|q_b\[63\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_u4a1:auto_generated\|a_dpfifo_5ba1:dpfifo\|altsyncram_nhn1:FIFOram\|q_b\[63\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_u4a1:auto_generated\|a_dpfifo_5ba1:dpfifo\|altsyncram_nhn1:FIFOram\|q_b\[63\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_u4a1:auto_generated\|a_dpfifo_5ba1:dpfifo\|altsyncram_nhn1:FIFOram\|q_b\[63\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1569951388274 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_u4a1:auto_generated\|a_dpfifo_5ba1:dpfifo\|altsyncram_nhn1:FIFOram\|q_b\[70\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_u4a1:auto_generated\|a_dpfifo_5ba1:dpfifo\|altsyncram_nhn1:FIFOram\|q_b\[70\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_u4a1:auto_generated\|a_dpfifo_5ba1:dpfifo\|altsyncram_nhn1:FIFOram\|q_b\[70\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_u4a1:auto_generated\|a_dpfifo_5ba1:dpfifo\|altsyncram_nhn1:FIFOram\|q_b\[70\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1569951388274 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_u4a1:auto_generated\|a_dpfifo_5ba1:dpfifo\|altsyncram_nhn1:FIFOram\|q_b\[71\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_u4a1:auto_generated\|a_dpfifo_5ba1:dpfifo\|altsyncram_nhn1:FIFOram\|q_b\[71\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_u4a1:auto_generated\|a_dpfifo_5ba1:dpfifo\|altsyncram_nhn1:FIFOram\|q_b\[71\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_u4a1:auto_generated\|a_dpfifo_5ba1:dpfifo\|altsyncram_nhn1:FIFOram\|q_b\[71\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1569951388274 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_u4a1:auto_generated\|a_dpfifo_5ba1:dpfifo\|altsyncram_nhn1:FIFOram\|q_b\[72\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_u4a1:auto_generated\|a_dpfifo_5ba1:dpfifo\|altsyncram_nhn1:FIFOram\|q_b\[72\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_u4a1:auto_generated\|a_dpfifo_5ba1:dpfifo\|altsyncram_nhn1:FIFOram\|q_b\[72\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_u4a1:auto_generated\|a_dpfifo_5ba1:dpfifo\|altsyncram_nhn1:FIFOram\|q_b\[72\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1569951388274 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_u4a1:auto_generated\|a_dpfifo_5ba1:dpfifo\|altsyncram_nhn1:FIFOram\|q_b\[73\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_u4a1:auto_generated\|a_dpfifo_5ba1:dpfifo\|altsyncram_nhn1:FIFOram\|q_b\[73\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_u4a1:auto_generated\|a_dpfifo_5ba1:dpfifo\|altsyncram_nhn1:FIFOram\|q_b\[73\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_u4a1:auto_generated\|a_dpfifo_5ba1:dpfifo\|altsyncram_nhn1:FIFOram\|q_b\[73\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1569951388274 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_u4a1:auto_generated\|a_dpfifo_5ba1:dpfifo\|altsyncram_nhn1:FIFOram\|q_b\[74\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_u4a1:auto_generated\|a_dpfifo_5ba1:dpfifo\|altsyncram_nhn1:FIFOram\|q_b\[74\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_u4a1:auto_generated\|a_dpfifo_5ba1:dpfifo\|altsyncram_nhn1:FIFOram\|q_b\[74\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_u4a1:auto_generated\|a_dpfifo_5ba1:dpfifo\|altsyncram_nhn1:FIFOram\|q_b\[74\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1569951388274 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_u4a1:auto_generated\|a_dpfifo_5ba1:dpfifo\|altsyncram_nhn1:FIFOram\|q_b\[75\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_u4a1:auto_generated\|a_dpfifo_5ba1:dpfifo\|altsyncram_nhn1:FIFOram\|q_b\[75\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_u4a1:auto_generated\|a_dpfifo_5ba1:dpfifo\|altsyncram_nhn1:FIFOram\|q_b\[75\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_u4a1:auto_generated\|a_dpfifo_5ba1:dpfifo\|altsyncram_nhn1:FIFOram\|q_b\[75\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1569951388274 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_u4a1:auto_generated\|a_dpfifo_5ba1:dpfifo\|altsyncram_nhn1:FIFOram\|q_b\[76\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_u4a1:auto_generated\|a_dpfifo_5ba1:dpfifo\|altsyncram_nhn1:FIFOram\|q_b\[76\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_u4a1:auto_generated\|a_dpfifo_5ba1:dpfifo\|altsyncram_nhn1:FIFOram\|q_b\[76\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_u4a1:auto_generated\|a_dpfifo_5ba1:dpfifo\|altsyncram_nhn1:FIFOram\|q_b\[76\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1569951388274 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_u4a1:auto_generated\|a_dpfifo_5ba1:dpfifo\|altsyncram_nhn1:FIFOram\|q_b\[77\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_u4a1:auto_generated\|a_dpfifo_5ba1:dpfifo\|altsyncram_nhn1:FIFOram\|q_b\[77\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_u4a1:auto_generated\|a_dpfifo_5ba1:dpfifo\|altsyncram_nhn1:FIFOram\|q_b\[77\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_u4a1:auto_generated\|a_dpfifo_5ba1:dpfifo\|altsyncram_nhn1:FIFOram\|q_b\[77\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1569951388274 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_u4a1:auto_generated\|a_dpfifo_5ba1:dpfifo\|altsyncram_nhn1:FIFOram\|q_b\[78\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_u4a1:auto_generated\|a_dpfifo_5ba1:dpfifo\|altsyncram_nhn1:FIFOram\|q_b\[78\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_u4a1:auto_generated\|a_dpfifo_5ba1:dpfifo\|altsyncram_nhn1:FIFOram\|q_b\[78\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_u4a1:auto_generated\|a_dpfifo_5ba1:dpfifo\|altsyncram_nhn1:FIFOram\|q_b\[78\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1569951388274 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_u4a1:auto_generated\|a_dpfifo_5ba1:dpfifo\|altsyncram_nhn1:FIFOram\|q_b\[79\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_u4a1:auto_generated\|a_dpfifo_5ba1:dpfifo\|altsyncram_nhn1:FIFOram\|q_b\[79\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_u4a1:auto_generated\|a_dpfifo_5ba1:dpfifo\|altsyncram_nhn1:FIFOram\|q_b\[79\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_u4a1:auto_generated\|a_dpfifo_5ba1:dpfifo\|altsyncram_nhn1:FIFOram\|q_b\[79\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1569951388274 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_u4a1:auto_generated\|a_dpfifo_5ba1:dpfifo\|altsyncram_nhn1:FIFOram\|q_b\[80\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_u4a1:auto_generated\|a_dpfifo_5ba1:dpfifo\|altsyncram_nhn1:FIFOram\|q_b\[80\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_u4a1:auto_generated\|a_dpfifo_5ba1:dpfifo\|altsyncram_nhn1:FIFOram\|q_b\[80\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_u4a1:auto_generated\|a_dpfifo_5ba1:dpfifo\|altsyncram_nhn1:FIFOram\|q_b\[80\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1569951388274 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_u4a1:auto_generated\|a_dpfifo_5ba1:dpfifo\|altsyncram_nhn1:FIFOram\|q_b\[96\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_u4a1:auto_generated\|a_dpfifo_5ba1:dpfifo\|altsyncram_nhn1:FIFOram\|q_b\[96\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_u4a1:auto_generated\|a_dpfifo_5ba1:dpfifo\|altsyncram_nhn1:FIFOram\|q_b\[96\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_u4a1:auto_generated\|a_dpfifo_5ba1:dpfifo\|altsyncram_nhn1:FIFOram\|q_b\[96\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1569951388274 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_u4a1:auto_generated\|a_dpfifo_5ba1:dpfifo\|altsyncram_nhn1:FIFOram\|q_b\[97\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_u4a1:auto_generated\|a_dpfifo_5ba1:dpfifo\|altsyncram_nhn1:FIFOram\|q_b\[97\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_u4a1:auto_generated\|a_dpfifo_5ba1:dpfifo\|altsyncram_nhn1:FIFOram\|q_b\[97\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_u4a1:auto_generated\|a_dpfifo_5ba1:dpfifo\|altsyncram_nhn1:FIFOram\|q_b\[97\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1569951388274 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: q_sys:u0\|q_sys_ctl_0:ctl_0\|dispatcher:modular_sgdma_dispatcher_0\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_36j1:auto_generated\|q_b\[120\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: q_sys:u0\|q_sys_ctl_0:ctl_0\|dispatcher:modular_sgdma_dispatcher_0\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_36j1:auto_generated\|q_b\[120\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: q_sys:u0\|q_sys_ctl_0:ctl_0\|dispatcher:modular_sgdma_dispatcher_0\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_36j1:auto_generated\|q_b\[120\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: q_sys:u0\|q_sys_ctl_0:ctl_0\|dispatcher:modular_sgdma_dispatcher_0\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_36j1:auto_generated\|q_b\[120\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1569951388274 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: q_sys:u0\|q_sys_ctl_0:ctl_0\|dispatcher:modular_sgdma_dispatcher_0\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_36j1:auto_generated\|q_b\[120\]~FITTER_CREATED_MLAB_CELL1CLKMUX_0  to: q_sys:u0\|q_sys_ctl_0:ctl_0\|dispatcher:modular_sgdma_dispatcher_0\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_36j1:auto_generated\|q_b\[120\]~FITTER_CREATED_MLAB_CELL1MEMORYREGOUT " "From: q_sys:u0\|q_sys_ctl_0:ctl_0\|dispatcher:modular_sgdma_dispatcher_0\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_36j1:auto_generated\|q_b\[120\]~FITTER_CREATED_MLAB_CELL1CLKMUX_0  to: q_sys:u0\|q_sys_ctl_0:ctl_0\|dispatcher:modular_sgdma_dispatcher_0\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_36j1:auto_generated\|q_b\[120\]~FITTER_CREATED_MLAB_CELL1MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1569951388274 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_cavhip.arriav_hd_altpe2_hip_top\|pldclk  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|g_cavhip.arriav_hd_altpe2_hip_top~BURIED_SYNC_DATA127 " "From: u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_cavhip.arriav_hd_altpe2_hip_top\|pldclk  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|g_cavhip.arriav_hd_altpe2_hip_top~BURIED_SYNC_DATA127" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1569951388274 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|txpmaclk  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA357 " "From: u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|txpmaclk  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA357" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1569951388274 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA93 " "From: u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA93" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1569951388274 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[1\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|txpmaclk  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[1\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA357 " "From: u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[1\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|txpmaclk  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[1\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA357" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1569951388274 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[1\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[1\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA93 " "From: u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[1\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[1\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA93" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1569951388274 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[2\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|txpmaclk  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[2\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA357 " "From: u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[2\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|txpmaclk  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[2\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA357" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1569951388274 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[2\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[2\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA93 " "From: u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[2\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[2\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA93" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1569951388274 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[3\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|txpmaclk  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[3\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA357 " "From: u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[3\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|txpmaclk  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[3\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA357" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1569951388274 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[3\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[3\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA93 " "From: u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[3\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[3\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA93" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1569951388274 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74 " "From: u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1569951388274 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[1\].rx_pma.rx_pma_deser\|clk90b  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[1\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74 " "From: u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[1\].rx_pma.rx_pma_deser\|clk90b  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[1\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1569951388274 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[2\].rx_pma.rx_pma_deser\|clk90b  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[2\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74 " "From: u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[2\].rx_pma.rx_pma_deser\|clk90b  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[2\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1569951388274 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[3\].rx_pma.rx_pma_deser\|clk90b  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[3\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74 " "From: u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[3\].rx_pma.rx_pma_deser\|clk90b  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[3\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1569951388274 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA159 " "From: u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA159" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1569951388274 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[1\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[1\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA159 " "From: u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[1\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[1\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA159" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1569951388274 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[2\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[2\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA159 " "From: u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[2\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[2\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA159" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1569951388274 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[3\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[3\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA159 " "From: u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[3\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[3\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA159" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1569951388274 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_xcvr_avmm\|avmm_interface_insts\[0\].av_hssi_avmm_interface_inst\|avmmclk  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_xcvr_avmm:inst_av_xcvr_avmm\|avmm_interface_insts\[0\].av_hssi_avmm_interface_inst~BURIED_SYNC_DATA44 " "From: u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_xcvr_avmm\|avmm_interface_insts\[0\].av_hssi_avmm_interface_inst\|avmmclk  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_xcvr_avmm:inst_av_xcvr_avmm\|avmm_interface_insts\[0\].av_hssi_avmm_interface_inst~BURIED_SYNC_DATA44" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1569951388274 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_xcvr_avmm\|avmm_interface_insts\[3\].av_hssi_avmm_interface_inst\|avmmclk  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_xcvr_avmm:inst_av_xcvr_avmm\|avmm_interface_insts\[3\].av_hssi_avmm_interface_inst~BURIED_SYNC_DATA44 " "From: u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_xcvr_avmm\|avmm_interface_insts\[3\].av_hssi_avmm_interface_inst\|avmmclk  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_xcvr_avmm:inst_av_xcvr_avmm\|avmm_interface_insts\[3\].av_hssi_avmm_interface_inst~BURIED_SYNC_DATA44" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1569951388274 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1569951388274 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1569951390796 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.569 " "Worst-case setup slack is 0.569" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569951390991 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569951390991 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.569               0.000 u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_cavhip.arriav_hd_altpe2_hip_top\|coreclkout  " "    0.569               0.000 u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_cavhip.arriav_hd_altpe2_hip_top\|coreclkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569951390991 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.835               0.000 CLOCK_50_B3B  " "    0.835               0.000 CLOCK_50_B3B " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569951390991 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.248               0.000 altera_reserved_tck  " "   13.248               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569951390991 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.413               0.000 n/a  " "   13.413               0.000 n/a " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569951390991 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1569951390991 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1569951391156 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1569951391156 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.256 " "Worst-case hold slack is -0.256" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569951391159 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569951391159 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.256              -1.015 CLOCK_50_B3B  " "   -0.256              -1.015 CLOCK_50_B3B " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569951391159 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.040               0.000 altera_reserved_tck  " "    0.040               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569951391159 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.110               0.000 u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_cavhip.arriav_hd_altpe2_hip_top\|coreclkout  " "    0.110               0.000 u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_cavhip.arriav_hd_altpe2_hip_top\|coreclkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569951391159 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.854               0.000 n/a  " "   12.854               0.000 n/a " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569951391159 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1569951391159 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 1.280 " "Worst-case recovery slack is 1.280" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569951391228 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569951391228 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.280               0.000 u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_cavhip.arriav_hd_altpe2_hip_top\|coreclkout  " "    1.280               0.000 u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_cavhip.arriav_hd_altpe2_hip_top\|coreclkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569951391228 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.667               0.000 CLOCK_50_B3B  " "    1.667               0.000 CLOCK_50_B3B " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569951391228 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   30.897               0.000 altera_reserved_tck  " "   30.897               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569951391228 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1569951391228 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.167 " "Worst-case removal slack is 0.167" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569951391298 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569951391298 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.167               0.000 altera_reserved_tck  " "    0.167               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569951391298 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.292               0.000 u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_cavhip.arriav_hd_altpe2_hip_top\|coreclkout  " "    0.292               0.000 u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_cavhip.arriav_hd_altpe2_hip_top\|coreclkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569951391298 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.369               0.000 CLOCK_50_B3B  " "    0.369               0.000 CLOCK_50_B3B " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569951391298 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1569951391298 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.400 " "Worst-case minimum pulse width slack is 0.400" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569951391322 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569951391322 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.400               0.000 u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_tx_pll_inst\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr  " "    0.400               0.000 u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_tx_pll_inst\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569951391322 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.400               0.000 u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_cdr\|clk90bdes  " "    0.400               0.000 u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_cdr\|clk90bdes " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569951391322 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.400               0.000 u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[1\].rx_pma.rx_cdr\|clk90bdes  " "    0.400               0.000 u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[1\].rx_pma.rx_cdr\|clk90bdes " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569951391322 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.400               0.000 u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[2\].rx_pma.rx_cdr\|clk90bdes  " "    0.400               0.000 u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[2\].rx_pma.rx_cdr\|clk90bdes " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569951391322 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.400               0.000 u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[3\].rx_pma.rx_cdr\|clk90bdes  " "    0.400               0.000 u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[3\].rx_pma.rx_cdr\|clk90bdes " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569951391322 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.996               0.000 u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp  " "    1.996               0.000 u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569951391322 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.996               0.000 u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[1\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp  " "    1.996               0.000 u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[1\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569951391322 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.996               0.000 u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[2\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp  " "    1.996               0.000 u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[2\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569951391322 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.996               0.000 u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[3\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp  " "    1.996               0.000 u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[3\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569951391322 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.000               0.000 u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|txpmaclk  " "    2.000               0.000 u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|txpmaclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569951391322 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.000               0.000 u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk  " "    2.000               0.000 u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569951391322 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.000               0.000 u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[1\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|txpmaclk  " "    2.000               0.000 u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[1\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|txpmaclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569951391322 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.000               0.000 u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[1\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk  " "    2.000               0.000 u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[1\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569951391322 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.000               0.000 u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[2\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|txpmaclk  " "    2.000               0.000 u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[2\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|txpmaclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569951391322 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.000               0.000 u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[2\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk  " "    2.000               0.000 u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[2\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569951391322 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.000               0.000 u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[3\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|txpmaclk  " "    2.000               0.000 u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[3\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|txpmaclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569951391322 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.000               0.000 u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[3\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk  " "    2.000               0.000 u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[3\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569951391322 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.000               0.000 u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  " "    2.000               0.000 u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569951391322 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.000               0.000 u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[1\].rx_pma.rx_pma_deser\|clk90b  " "    2.000               0.000 u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[1\].rx_pma.rx_pma_deser\|clk90b " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569951391322 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.000               0.000 u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[2\].rx_pma.rx_pma_deser\|clk90b  " "    2.000               0.000 u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[2\].rx_pma.rx_pma_deser\|clk90b " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569951391322 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.000               0.000 u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[3\].rx_pma.rx_pma_deser\|clk90b  " "    2.000               0.000 u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[3\].rx_pma.rx_pma_deser\|clk90b " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569951391322 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.000               0.000 u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[1\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulseout  " "    2.000               0.000 u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[1\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulseout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569951391322 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.000               0.000 u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[1\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkpout  " "    2.000               0.000 u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[1\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkpout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569951391322 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.898               0.000 u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_cavhip.arriav_hd_altpe2_hip_top\|coreclkout  " "    2.898               0.000 u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_cavhip.arriav_hd_altpe2_hip_top\|coreclkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569951391322 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.000               0.000 u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[1\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkout  " "    4.000               0.000 u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[1\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569951391322 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.644               0.000 alt_cal_av_edge_detect_clk  " "    4.644               0.000 alt_cal_av_edge_detect_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569951391322 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.000               0.000 PCIE_REFCLK_p  " "    5.000               0.000 PCIE_REFCLK_p " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569951391322 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.000               0.000 u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_tx_pll_inst\|pll\[0\].pll.cmu_pll.pll_mux.pll_refclk_select_mux\|clkout  " "    5.000               0.000 u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_tx_pll_inst\|pll\[0\].pll.cmu_pll.pll_mux.pll_refclk_select_mux\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569951391322 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.797               0.000 CLOCK_50_B3B  " "    8.797               0.000 CLOCK_50_B3B " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569951391322 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.037               0.000 sv_reconfig_pma_testbus_clk_0  " "    9.037               0.000 sv_reconfig_pma_testbus_clk_0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569951391322 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.597               0.000 altera_reserved_tck  " "   14.597               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569951391322 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1569951391322 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 426 synchronizer chains. " "Report Metastability: Found 426 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1569951391627 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 426 " "Number of Synchronizer Chains Found: 426" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1569951391627 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1569951391627 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1569951391627 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 14.992 ns " "Worst Case Available Settling Time: 14.992 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1569951391627 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1569951391627 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1569951391627 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1569951391639 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_5m91:auto_generated\|a_dpfifo_cs91:dpfifo\|altsyncram_bhn1:FIFOram\|q_b\[23\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_5m91:auto_generated\|a_dpfifo_cs91:dpfifo\|altsyncram_bhn1:FIFOram\|q_b\[23\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_5m91:auto_generated\|a_dpfifo_cs91:dpfifo\|altsyncram_bhn1:FIFOram\|q_b\[23\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_5m91:auto_generated\|a_dpfifo_cs91:dpfifo\|altsyncram_bhn1:FIFOram\|q_b\[23\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1569951393877 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_5m91:auto_generated\|a_dpfifo_cs91:dpfifo\|altsyncram_bhn1:FIFOram\|q_b\[24\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_5m91:auto_generated\|a_dpfifo_cs91:dpfifo\|altsyncram_bhn1:FIFOram\|q_b\[24\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_5m91:auto_generated\|a_dpfifo_cs91:dpfifo\|altsyncram_bhn1:FIFOram\|q_b\[24\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_5m91:auto_generated\|a_dpfifo_cs91:dpfifo\|altsyncram_bhn1:FIFOram\|q_b\[24\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1569951393877 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_5m91:auto_generated\|a_dpfifo_cs91:dpfifo\|altsyncram_bhn1:FIFOram\|q_b\[25\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_5m91:auto_generated\|a_dpfifo_cs91:dpfifo\|altsyncram_bhn1:FIFOram\|q_b\[25\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_5m91:auto_generated\|a_dpfifo_cs91:dpfifo\|altsyncram_bhn1:FIFOram\|q_b\[25\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_5m91:auto_generated\|a_dpfifo_cs91:dpfifo\|altsyncram_bhn1:FIFOram\|q_b\[25\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1569951393877 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_5m91:auto_generated\|a_dpfifo_cs91:dpfifo\|altsyncram_bhn1:FIFOram\|q_b\[26\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_5m91:auto_generated\|a_dpfifo_cs91:dpfifo\|altsyncram_bhn1:FIFOram\|q_b\[26\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_5m91:auto_generated\|a_dpfifo_cs91:dpfifo\|altsyncram_bhn1:FIFOram\|q_b\[26\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_5m91:auto_generated\|a_dpfifo_cs91:dpfifo\|altsyncram_bhn1:FIFOram\|q_b\[26\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1569951393877 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_5m91:auto_generated\|a_dpfifo_cs91:dpfifo\|altsyncram_bhn1:FIFOram\|q_b\[27\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_5m91:auto_generated\|a_dpfifo_cs91:dpfifo\|altsyncram_bhn1:FIFOram\|q_b\[27\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_5m91:auto_generated\|a_dpfifo_cs91:dpfifo\|altsyncram_bhn1:FIFOram\|q_b\[27\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_5m91:auto_generated\|a_dpfifo_cs91:dpfifo\|altsyncram_bhn1:FIFOram\|q_b\[27\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1569951393877 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_5m91:auto_generated\|a_dpfifo_cs91:dpfifo\|altsyncram_bhn1:FIFOram\|q_b\[28\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_5m91:auto_generated\|a_dpfifo_cs91:dpfifo\|altsyncram_bhn1:FIFOram\|q_b\[28\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_5m91:auto_generated\|a_dpfifo_cs91:dpfifo\|altsyncram_bhn1:FIFOram\|q_b\[28\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_5m91:auto_generated\|a_dpfifo_cs91:dpfifo\|altsyncram_bhn1:FIFOram\|q_b\[28\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1569951393877 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_5m91:auto_generated\|a_dpfifo_cs91:dpfifo\|altsyncram_bhn1:FIFOram\|q_b\[29\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_5m91:auto_generated\|a_dpfifo_cs91:dpfifo\|altsyncram_bhn1:FIFOram\|q_b\[29\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_5m91:auto_generated\|a_dpfifo_cs91:dpfifo\|altsyncram_bhn1:FIFOram\|q_b\[29\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_5m91:auto_generated\|a_dpfifo_cs91:dpfifo\|altsyncram_bhn1:FIFOram\|q_b\[29\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1569951393877 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_5m91:auto_generated\|a_dpfifo_cs91:dpfifo\|altsyncram_bhn1:FIFOram\|q_b\[30\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_5m91:auto_generated\|a_dpfifo_cs91:dpfifo\|altsyncram_bhn1:FIFOram\|q_b\[30\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_5m91:auto_generated\|a_dpfifo_cs91:dpfifo\|altsyncram_bhn1:FIFOram\|q_b\[30\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_5m91:auto_generated\|a_dpfifo_cs91:dpfifo\|altsyncram_bhn1:FIFOram\|q_b\[30\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1569951393877 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_5m91:auto_generated\|a_dpfifo_cs91:dpfifo\|altsyncram_bhn1:FIFOram\|q_b\[31\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_5m91:auto_generated\|a_dpfifo_cs91:dpfifo\|altsyncram_bhn1:FIFOram\|q_b\[31\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_5m91:auto_generated\|a_dpfifo_cs91:dpfifo\|altsyncram_bhn1:FIFOram\|q_b\[31\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_5m91:auto_generated\|a_dpfifo_cs91:dpfifo\|altsyncram_bhn1:FIFOram\|q_b\[31\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1569951393877 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_5m91:auto_generated\|a_dpfifo_cs91:dpfifo\|altsyncram_bhn1:FIFOram\|q_b\[50\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_5m91:auto_generated\|a_dpfifo_cs91:dpfifo\|altsyncram_bhn1:FIFOram\|q_b\[50\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_5m91:auto_generated\|a_dpfifo_cs91:dpfifo\|altsyncram_bhn1:FIFOram\|q_b\[50\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_5m91:auto_generated\|a_dpfifo_cs91:dpfifo\|altsyncram_bhn1:FIFOram\|q_b\[50\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1569951393877 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_5m91:auto_generated\|a_dpfifo_cs91:dpfifo\|altsyncram_bhn1:FIFOram\|q_b\[51\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_5m91:auto_generated\|a_dpfifo_cs91:dpfifo\|altsyncram_bhn1:FIFOram\|q_b\[51\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_5m91:auto_generated\|a_dpfifo_cs91:dpfifo\|altsyncram_bhn1:FIFOram\|q_b\[51\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_5m91:auto_generated\|a_dpfifo_cs91:dpfifo\|altsyncram_bhn1:FIFOram\|q_b\[51\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1569951393877 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_5m91:auto_generated\|a_dpfifo_cs91:dpfifo\|altsyncram_bhn1:FIFOram\|q_b\[52\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_5m91:auto_generated\|a_dpfifo_cs91:dpfifo\|altsyncram_bhn1:FIFOram\|q_b\[52\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_5m91:auto_generated\|a_dpfifo_cs91:dpfifo\|altsyncram_bhn1:FIFOram\|q_b\[52\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_5m91:auto_generated\|a_dpfifo_cs91:dpfifo\|altsyncram_bhn1:FIFOram\|q_b\[52\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1569951393877 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_5m91:auto_generated\|a_dpfifo_cs91:dpfifo\|altsyncram_bhn1:FIFOram\|q_b\[53\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_5m91:auto_generated\|a_dpfifo_cs91:dpfifo\|altsyncram_bhn1:FIFOram\|q_b\[53\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_5m91:auto_generated\|a_dpfifo_cs91:dpfifo\|altsyncram_bhn1:FIFOram\|q_b\[53\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_5m91:auto_generated\|a_dpfifo_cs91:dpfifo\|altsyncram_bhn1:FIFOram\|q_b\[53\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1569951393877 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_5m91:auto_generated\|a_dpfifo_cs91:dpfifo\|altsyncram_bhn1:FIFOram\|q_b\[54\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_5m91:auto_generated\|a_dpfifo_cs91:dpfifo\|altsyncram_bhn1:FIFOram\|q_b\[54\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_5m91:auto_generated\|a_dpfifo_cs91:dpfifo\|altsyncram_bhn1:FIFOram\|q_b\[54\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_5m91:auto_generated\|a_dpfifo_cs91:dpfifo\|altsyncram_bhn1:FIFOram\|q_b\[54\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1569951393877 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_5m91:auto_generated\|a_dpfifo_cs91:dpfifo\|altsyncram_bhn1:FIFOram\|q_b\[55\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_5m91:auto_generated\|a_dpfifo_cs91:dpfifo\|altsyncram_bhn1:FIFOram\|q_b\[55\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_5m91:auto_generated\|a_dpfifo_cs91:dpfifo\|altsyncram_bhn1:FIFOram\|q_b\[55\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_5m91:auto_generated\|a_dpfifo_cs91:dpfifo\|altsyncram_bhn1:FIFOram\|q_b\[55\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1569951393877 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo\|scfifo_i391:auto_generated\|a_dpfifo_p991:dpfifo\|altsyncram_lgn1:FIFOram\|q_b\[0\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo\|scfifo_i391:auto_generated\|a_dpfifo_p991:dpfifo\|altsyncram_lgn1:FIFOram\|q_b\[0\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo\|scfifo_i391:auto_generated\|a_dpfifo_p991:dpfifo\|altsyncram_lgn1:FIFOram\|q_b\[0\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo\|scfifo_i391:auto_generated\|a_dpfifo_p991:dpfifo\|altsyncram_lgn1:FIFOram\|q_b\[0\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1569951393877 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo\|scfifo_i391:auto_generated\|a_dpfifo_p991:dpfifo\|altsyncram_lgn1:FIFOram\|q_b\[1\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo\|scfifo_i391:auto_generated\|a_dpfifo_p991:dpfifo\|altsyncram_lgn1:FIFOram\|q_b\[1\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo\|scfifo_i391:auto_generated\|a_dpfifo_p991:dpfifo\|altsyncram_lgn1:FIFOram\|q_b\[1\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo\|scfifo_i391:auto_generated\|a_dpfifo_p991:dpfifo\|altsyncram_lgn1:FIFOram\|q_b\[1\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1569951393877 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo\|scfifo_i391:auto_generated\|a_dpfifo_p991:dpfifo\|altsyncram_lgn1:FIFOram\|q_b\[2\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo\|scfifo_i391:auto_generated\|a_dpfifo_p991:dpfifo\|altsyncram_lgn1:FIFOram\|q_b\[2\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo\|scfifo_i391:auto_generated\|a_dpfifo_p991:dpfifo\|altsyncram_lgn1:FIFOram\|q_b\[2\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo\|scfifo_i391:auto_generated\|a_dpfifo_p991:dpfifo\|altsyncram_lgn1:FIFOram\|q_b\[2\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1569951393877 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo\|scfifo_i391:auto_generated\|a_dpfifo_p991:dpfifo\|altsyncram_lgn1:FIFOram\|q_b\[3\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo\|scfifo_i391:auto_generated\|a_dpfifo_p991:dpfifo\|altsyncram_lgn1:FIFOram\|q_b\[3\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo\|scfifo_i391:auto_generated\|a_dpfifo_p991:dpfifo\|altsyncram_lgn1:FIFOram\|q_b\[3\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo\|scfifo_i391:auto_generated\|a_dpfifo_p991:dpfifo\|altsyncram_lgn1:FIFOram\|q_b\[3\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1569951393877 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo\|scfifo_i391:auto_generated\|a_dpfifo_p991:dpfifo\|altsyncram_lgn1:FIFOram\|q_b\[4\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo\|scfifo_i391:auto_generated\|a_dpfifo_p991:dpfifo\|altsyncram_lgn1:FIFOram\|q_b\[4\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo\|scfifo_i391:auto_generated\|a_dpfifo_p991:dpfifo\|altsyncram_lgn1:FIFOram\|q_b\[4\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo\|scfifo_i391:auto_generated\|a_dpfifo_p991:dpfifo\|altsyncram_lgn1:FIFOram\|q_b\[4\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1569951393877 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo\|scfifo_i391:auto_generated\|a_dpfifo_p991:dpfifo\|altsyncram_lgn1:FIFOram\|q_b\[5\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo\|scfifo_i391:auto_generated\|a_dpfifo_p991:dpfifo\|altsyncram_lgn1:FIFOram\|q_b\[5\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo\|scfifo_i391:auto_generated\|a_dpfifo_p991:dpfifo\|altsyncram_lgn1:FIFOram\|q_b\[5\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo\|scfifo_i391:auto_generated\|a_dpfifo_p991:dpfifo\|altsyncram_lgn1:FIFOram\|q_b\[5\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1569951393877 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo\|scfifo_i391:auto_generated\|a_dpfifo_p991:dpfifo\|altsyncram_lgn1:FIFOram\|q_b\[6\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo\|scfifo_i391:auto_generated\|a_dpfifo_p991:dpfifo\|altsyncram_lgn1:FIFOram\|q_b\[6\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo\|scfifo_i391:auto_generated\|a_dpfifo_p991:dpfifo\|altsyncram_lgn1:FIFOram\|q_b\[6\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo\|scfifo_i391:auto_generated\|a_dpfifo_p991:dpfifo\|altsyncram_lgn1:FIFOram\|q_b\[6\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1569951393877 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo\|scfifo_i391:auto_generated\|a_dpfifo_p991:dpfifo\|altsyncram_lgn1:FIFOram\|q_b\[7\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo\|scfifo_i391:auto_generated\|a_dpfifo_p991:dpfifo\|altsyncram_lgn1:FIFOram\|q_b\[7\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo\|scfifo_i391:auto_generated\|a_dpfifo_p991:dpfifo\|altsyncram_lgn1:FIFOram\|q_b\[7\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo\|scfifo_i391:auto_generated\|a_dpfifo_p991:dpfifo\|altsyncram_lgn1:FIFOram\|q_b\[7\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1569951393877 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo\|scfifo_i391:auto_generated\|a_dpfifo_p991:dpfifo\|altsyncram_lgn1:FIFOram\|q_b\[8\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo\|scfifo_i391:auto_generated\|a_dpfifo_p991:dpfifo\|altsyncram_lgn1:FIFOram\|q_b\[8\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo\|scfifo_i391:auto_generated\|a_dpfifo_p991:dpfifo\|altsyncram_lgn1:FIFOram\|q_b\[8\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo\|scfifo_i391:auto_generated\|a_dpfifo_p991:dpfifo\|altsyncram_lgn1:FIFOram\|q_b\[8\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1569951393877 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo\|scfifo_i391:auto_generated\|a_dpfifo_p991:dpfifo\|altsyncram_lgn1:FIFOram\|q_b\[9\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo\|scfifo_i391:auto_generated\|a_dpfifo_p991:dpfifo\|altsyncram_lgn1:FIFOram\|q_b\[9\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo\|scfifo_i391:auto_generated\|a_dpfifo_p991:dpfifo\|altsyncram_lgn1:FIFOram\|q_b\[9\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo\|scfifo_i391:auto_generated\|a_dpfifo_p991:dpfifo\|altsyncram_lgn1:FIFOram\|q_b\[9\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1569951393877 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_u4a1:auto_generated\|a_dpfifo_5ba1:dpfifo\|altsyncram_nhn1:FIFOram\|q_b\[29\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_u4a1:auto_generated\|a_dpfifo_5ba1:dpfifo\|altsyncram_nhn1:FIFOram\|q_b\[29\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_u4a1:auto_generated\|a_dpfifo_5ba1:dpfifo\|altsyncram_nhn1:FIFOram\|q_b\[29\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_u4a1:auto_generated\|a_dpfifo_5ba1:dpfifo\|altsyncram_nhn1:FIFOram\|q_b\[29\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1569951393877 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_u4a1:auto_generated\|a_dpfifo_5ba1:dpfifo\|altsyncram_nhn1:FIFOram\|q_b\[30\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_u4a1:auto_generated\|a_dpfifo_5ba1:dpfifo\|altsyncram_nhn1:FIFOram\|q_b\[30\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_u4a1:auto_generated\|a_dpfifo_5ba1:dpfifo\|altsyncram_nhn1:FIFOram\|q_b\[30\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_u4a1:auto_generated\|a_dpfifo_5ba1:dpfifo\|altsyncram_nhn1:FIFOram\|q_b\[30\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1569951393877 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_u4a1:auto_generated\|a_dpfifo_5ba1:dpfifo\|altsyncram_nhn1:FIFOram\|q_b\[61\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_u4a1:auto_generated\|a_dpfifo_5ba1:dpfifo\|altsyncram_nhn1:FIFOram\|q_b\[61\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_u4a1:auto_generated\|a_dpfifo_5ba1:dpfifo\|altsyncram_nhn1:FIFOram\|q_b\[61\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_u4a1:auto_generated\|a_dpfifo_5ba1:dpfifo\|altsyncram_nhn1:FIFOram\|q_b\[61\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1569951393877 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_u4a1:auto_generated\|a_dpfifo_5ba1:dpfifo\|altsyncram_nhn1:FIFOram\|q_b\[62\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_u4a1:auto_generated\|a_dpfifo_5ba1:dpfifo\|altsyncram_nhn1:FIFOram\|q_b\[62\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_u4a1:auto_generated\|a_dpfifo_5ba1:dpfifo\|altsyncram_nhn1:FIFOram\|q_b\[62\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_u4a1:auto_generated\|a_dpfifo_5ba1:dpfifo\|altsyncram_nhn1:FIFOram\|q_b\[62\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1569951393877 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_u4a1:auto_generated\|a_dpfifo_5ba1:dpfifo\|altsyncram_nhn1:FIFOram\|q_b\[63\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_u4a1:auto_generated\|a_dpfifo_5ba1:dpfifo\|altsyncram_nhn1:FIFOram\|q_b\[63\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_u4a1:auto_generated\|a_dpfifo_5ba1:dpfifo\|altsyncram_nhn1:FIFOram\|q_b\[63\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_u4a1:auto_generated\|a_dpfifo_5ba1:dpfifo\|altsyncram_nhn1:FIFOram\|q_b\[63\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1569951393877 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_u4a1:auto_generated\|a_dpfifo_5ba1:dpfifo\|altsyncram_nhn1:FIFOram\|q_b\[70\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_u4a1:auto_generated\|a_dpfifo_5ba1:dpfifo\|altsyncram_nhn1:FIFOram\|q_b\[70\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_u4a1:auto_generated\|a_dpfifo_5ba1:dpfifo\|altsyncram_nhn1:FIFOram\|q_b\[70\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_u4a1:auto_generated\|a_dpfifo_5ba1:dpfifo\|altsyncram_nhn1:FIFOram\|q_b\[70\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1569951393877 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_u4a1:auto_generated\|a_dpfifo_5ba1:dpfifo\|altsyncram_nhn1:FIFOram\|q_b\[71\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_u4a1:auto_generated\|a_dpfifo_5ba1:dpfifo\|altsyncram_nhn1:FIFOram\|q_b\[71\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_u4a1:auto_generated\|a_dpfifo_5ba1:dpfifo\|altsyncram_nhn1:FIFOram\|q_b\[71\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_u4a1:auto_generated\|a_dpfifo_5ba1:dpfifo\|altsyncram_nhn1:FIFOram\|q_b\[71\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1569951393877 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_u4a1:auto_generated\|a_dpfifo_5ba1:dpfifo\|altsyncram_nhn1:FIFOram\|q_b\[72\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_u4a1:auto_generated\|a_dpfifo_5ba1:dpfifo\|altsyncram_nhn1:FIFOram\|q_b\[72\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_u4a1:auto_generated\|a_dpfifo_5ba1:dpfifo\|altsyncram_nhn1:FIFOram\|q_b\[72\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_u4a1:auto_generated\|a_dpfifo_5ba1:dpfifo\|altsyncram_nhn1:FIFOram\|q_b\[72\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1569951393877 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_u4a1:auto_generated\|a_dpfifo_5ba1:dpfifo\|altsyncram_nhn1:FIFOram\|q_b\[73\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_u4a1:auto_generated\|a_dpfifo_5ba1:dpfifo\|altsyncram_nhn1:FIFOram\|q_b\[73\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_u4a1:auto_generated\|a_dpfifo_5ba1:dpfifo\|altsyncram_nhn1:FIFOram\|q_b\[73\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_u4a1:auto_generated\|a_dpfifo_5ba1:dpfifo\|altsyncram_nhn1:FIFOram\|q_b\[73\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1569951393877 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_u4a1:auto_generated\|a_dpfifo_5ba1:dpfifo\|altsyncram_nhn1:FIFOram\|q_b\[74\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_u4a1:auto_generated\|a_dpfifo_5ba1:dpfifo\|altsyncram_nhn1:FIFOram\|q_b\[74\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_u4a1:auto_generated\|a_dpfifo_5ba1:dpfifo\|altsyncram_nhn1:FIFOram\|q_b\[74\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_u4a1:auto_generated\|a_dpfifo_5ba1:dpfifo\|altsyncram_nhn1:FIFOram\|q_b\[74\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1569951393877 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_u4a1:auto_generated\|a_dpfifo_5ba1:dpfifo\|altsyncram_nhn1:FIFOram\|q_b\[75\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_u4a1:auto_generated\|a_dpfifo_5ba1:dpfifo\|altsyncram_nhn1:FIFOram\|q_b\[75\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_u4a1:auto_generated\|a_dpfifo_5ba1:dpfifo\|altsyncram_nhn1:FIFOram\|q_b\[75\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_u4a1:auto_generated\|a_dpfifo_5ba1:dpfifo\|altsyncram_nhn1:FIFOram\|q_b\[75\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1569951393877 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_u4a1:auto_generated\|a_dpfifo_5ba1:dpfifo\|altsyncram_nhn1:FIFOram\|q_b\[76\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_u4a1:auto_generated\|a_dpfifo_5ba1:dpfifo\|altsyncram_nhn1:FIFOram\|q_b\[76\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_u4a1:auto_generated\|a_dpfifo_5ba1:dpfifo\|altsyncram_nhn1:FIFOram\|q_b\[76\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_u4a1:auto_generated\|a_dpfifo_5ba1:dpfifo\|altsyncram_nhn1:FIFOram\|q_b\[76\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1569951393877 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_u4a1:auto_generated\|a_dpfifo_5ba1:dpfifo\|altsyncram_nhn1:FIFOram\|q_b\[77\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_u4a1:auto_generated\|a_dpfifo_5ba1:dpfifo\|altsyncram_nhn1:FIFOram\|q_b\[77\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_u4a1:auto_generated\|a_dpfifo_5ba1:dpfifo\|altsyncram_nhn1:FIFOram\|q_b\[77\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_u4a1:auto_generated\|a_dpfifo_5ba1:dpfifo\|altsyncram_nhn1:FIFOram\|q_b\[77\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1569951393877 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_u4a1:auto_generated\|a_dpfifo_5ba1:dpfifo\|altsyncram_nhn1:FIFOram\|q_b\[78\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_u4a1:auto_generated\|a_dpfifo_5ba1:dpfifo\|altsyncram_nhn1:FIFOram\|q_b\[78\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_u4a1:auto_generated\|a_dpfifo_5ba1:dpfifo\|altsyncram_nhn1:FIFOram\|q_b\[78\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_u4a1:auto_generated\|a_dpfifo_5ba1:dpfifo\|altsyncram_nhn1:FIFOram\|q_b\[78\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1569951393877 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_u4a1:auto_generated\|a_dpfifo_5ba1:dpfifo\|altsyncram_nhn1:FIFOram\|q_b\[79\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_u4a1:auto_generated\|a_dpfifo_5ba1:dpfifo\|altsyncram_nhn1:FIFOram\|q_b\[79\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_u4a1:auto_generated\|a_dpfifo_5ba1:dpfifo\|altsyncram_nhn1:FIFOram\|q_b\[79\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_u4a1:auto_generated\|a_dpfifo_5ba1:dpfifo\|altsyncram_nhn1:FIFOram\|q_b\[79\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1569951393877 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_u4a1:auto_generated\|a_dpfifo_5ba1:dpfifo\|altsyncram_nhn1:FIFOram\|q_b\[80\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_u4a1:auto_generated\|a_dpfifo_5ba1:dpfifo\|altsyncram_nhn1:FIFOram\|q_b\[80\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_u4a1:auto_generated\|a_dpfifo_5ba1:dpfifo\|altsyncram_nhn1:FIFOram\|q_b\[80\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_u4a1:auto_generated\|a_dpfifo_5ba1:dpfifo\|altsyncram_nhn1:FIFOram\|q_b\[80\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1569951393877 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_u4a1:auto_generated\|a_dpfifo_5ba1:dpfifo\|altsyncram_nhn1:FIFOram\|q_b\[96\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_u4a1:auto_generated\|a_dpfifo_5ba1:dpfifo\|altsyncram_nhn1:FIFOram\|q_b\[96\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_u4a1:auto_generated\|a_dpfifo_5ba1:dpfifo\|altsyncram_nhn1:FIFOram\|q_b\[96\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_u4a1:auto_generated\|a_dpfifo_5ba1:dpfifo\|altsyncram_nhn1:FIFOram\|q_b\[96\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1569951393877 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_u4a1:auto_generated\|a_dpfifo_5ba1:dpfifo\|altsyncram_nhn1:FIFOram\|q_b\[97\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_u4a1:auto_generated\|a_dpfifo_5ba1:dpfifo\|altsyncram_nhn1:FIFOram\|q_b\[97\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_u4a1:auto_generated\|a_dpfifo_5ba1:dpfifo\|altsyncram_nhn1:FIFOram\|q_b\[97\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpciexpav_stif_app:avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_u4a1:auto_generated\|a_dpfifo_5ba1:dpfifo\|altsyncram_nhn1:FIFOram\|q_b\[97\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1569951393877 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: q_sys:u0\|q_sys_ctl_0:ctl_0\|dispatcher:modular_sgdma_dispatcher_0\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_36j1:auto_generated\|q_b\[120\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: q_sys:u0\|q_sys_ctl_0:ctl_0\|dispatcher:modular_sgdma_dispatcher_0\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_36j1:auto_generated\|q_b\[120\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: q_sys:u0\|q_sys_ctl_0:ctl_0\|dispatcher:modular_sgdma_dispatcher_0\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_36j1:auto_generated\|q_b\[120\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: q_sys:u0\|q_sys_ctl_0:ctl_0\|dispatcher:modular_sgdma_dispatcher_0\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_36j1:auto_generated\|q_b\[120\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1569951393877 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: q_sys:u0\|q_sys_ctl_0:ctl_0\|dispatcher:modular_sgdma_dispatcher_0\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_36j1:auto_generated\|q_b\[120\]~FITTER_CREATED_MLAB_CELL1CLKMUX_0  to: q_sys:u0\|q_sys_ctl_0:ctl_0\|dispatcher:modular_sgdma_dispatcher_0\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_36j1:auto_generated\|q_b\[120\]~FITTER_CREATED_MLAB_CELL1MEMORYREGOUT " "From: q_sys:u0\|q_sys_ctl_0:ctl_0\|dispatcher:modular_sgdma_dispatcher_0\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_36j1:auto_generated\|q_b\[120\]~FITTER_CREATED_MLAB_CELL1CLKMUX_0  to: q_sys:u0\|q_sys_ctl_0:ctl_0\|dispatcher:modular_sgdma_dispatcher_0\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_36j1:auto_generated\|q_b\[120\]~FITTER_CREATED_MLAB_CELL1MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1569951393877 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_cavhip.arriav_hd_altpe2_hip_top\|pldclk  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|g_cavhip.arriav_hd_altpe2_hip_top~BURIED_SYNC_DATA127 " "From: u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_cavhip.arriav_hd_altpe2_hip_top\|pldclk  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|g_cavhip.arriav_hd_altpe2_hip_top~BURIED_SYNC_DATA127" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1569951393877 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|txpmaclk  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA357 " "From: u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|txpmaclk  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA357" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1569951393877 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA93 " "From: u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA93" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1569951393877 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[1\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|txpmaclk  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[1\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA357 " "From: u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[1\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|txpmaclk  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[1\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA357" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1569951393877 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[1\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[1\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA93 " "From: u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[1\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[1\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA93" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1569951393877 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[2\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|txpmaclk  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[2\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA357 " "From: u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[2\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|txpmaclk  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[2\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA357" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1569951393877 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[2\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[2\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA93 " "From: u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[2\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[2\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA93" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1569951393877 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[3\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|txpmaclk  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[3\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA357 " "From: u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[3\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|txpmaclk  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[3\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA357" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1569951393877 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[3\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[3\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA93 " "From: u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[3\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[3\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA93" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1569951393877 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74 " "From: u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1569951393877 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[1\].rx_pma.rx_pma_deser\|clk90b  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[1\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74 " "From: u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[1\].rx_pma.rx_pma_deser\|clk90b  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[1\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1569951393877 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[2\].rx_pma.rx_pma_deser\|clk90b  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[2\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74 " "From: u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[2\].rx_pma.rx_pma_deser\|clk90b  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[2\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1569951393877 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[3\].rx_pma.rx_pma_deser\|clk90b  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[3\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74 " "From: u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[3\].rx_pma.rx_pma_deser\|clk90b  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[3\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1569951393877 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA159 " "From: u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA159" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1569951393877 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[1\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[1\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA159 " "From: u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[1\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[1\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA159" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1569951393877 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[2\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[2\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA159 " "From: u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[2\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[2\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA159" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1569951393877 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[3\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[3\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA159 " "From: u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[3\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[3\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA159" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1569951393877 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_xcvr_avmm\|avmm_interface_insts\[0\].av_hssi_avmm_interface_inst\|avmmclk  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_xcvr_avmm:inst_av_xcvr_avmm\|avmm_interface_insts\[0\].av_hssi_avmm_interface_inst~BURIED_SYNC_DATA44 " "From: u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_xcvr_avmm\|avmm_interface_insts\[0\].av_hssi_avmm_interface_inst\|avmmclk  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_xcvr_avmm:inst_av_xcvr_avmm\|avmm_interface_insts\[0\].av_hssi_avmm_interface_inst~BURIED_SYNC_DATA44" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1569951393877 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_xcvr_avmm\|avmm_interface_insts\[3\].av_hssi_avmm_interface_inst\|avmmclk  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_xcvr_avmm:inst_av_xcvr_avmm\|avmm_interface_insts\[3\].av_hssi_avmm_interface_inst~BURIED_SYNC_DATA44 " "From: u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_xcvr_avmm\|avmm_interface_insts\[3\].av_hssi_avmm_interface_inst\|avmmclk  to: q_sys:u0\|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0\|altpcie_cv_hip_ast_hwtcl:c5_hip_ast\|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom\|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_native:inst_av_xcvr_native\|av_xcvr_avmm:inst_av_xcvr_avmm\|avmm_interface_insts\[3\].av_hssi_avmm_interface_inst~BURIED_SYNC_DATA44" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1569951393877 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1569951393877 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1569951396352 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.770 " "Worst-case setup slack is 0.770" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569951396537 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569951396537 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.770               0.000 u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_cavhip.arriav_hd_altpe2_hip_top\|coreclkout  " "    0.770               0.000 u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_cavhip.arriav_hd_altpe2_hip_top\|coreclkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569951396537 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.084               0.000 CLOCK_50_B3B  " "    1.084               0.000 CLOCK_50_B3B " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569951396537 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.733               0.000 altera_reserved_tck  " "   13.733               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569951396537 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.990               0.000 n/a  " "   13.990               0.000 n/a " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569951396537 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1569951396537 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1569951396698 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1569951396698 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.389 " "Worst-case hold slack is -0.389" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569951396700 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569951396700 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.389              -1.555 CLOCK_50_B3B  " "   -0.389              -1.555 CLOCK_50_B3B " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569951396700 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.031               0.000 altera_reserved_tck  " "    0.031               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569951396700 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.099               0.000 u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_cavhip.arriav_hd_altpe2_hip_top\|coreclkout  " "    0.099               0.000 u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_cavhip.arriav_hd_altpe2_hip_top\|coreclkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569951396700 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.771               0.000 n/a  " "   12.771               0.000 n/a " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569951396700 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1569951396700 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 1.440 " "Worst-case recovery slack is 1.440" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569951396767 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569951396767 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.440               0.000 u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_cavhip.arriav_hd_altpe2_hip_top\|coreclkout  " "    1.440               0.000 u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_cavhip.arriav_hd_altpe2_hip_top\|coreclkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569951396767 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.980               0.000 CLOCK_50_B3B  " "    1.980               0.000 CLOCK_50_B3B " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569951396767 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   31.119               0.000 altera_reserved_tck  " "   31.119               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569951396767 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1569951396767 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.148 " "Worst-case removal slack is 0.148" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569951396833 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569951396833 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.148               0.000 altera_reserved_tck  " "    0.148               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569951396833 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.262               0.000 u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_cavhip.arriav_hd_altpe2_hip_top\|coreclkout  " "    0.262               0.000 u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_cavhip.arriav_hd_altpe2_hip_top\|coreclkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569951396833 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.336               0.000 CLOCK_50_B3B  " "    0.336               0.000 CLOCK_50_B3B " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569951396833 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1569951396833 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.400 " "Worst-case minimum pulse width slack is 0.400" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569951396858 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569951396858 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.400               0.000 u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_tx_pll_inst\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr  " "    0.400               0.000 u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_tx_pll_inst\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569951396858 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.400               0.000 u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_cdr\|clk90bdes  " "    0.400               0.000 u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_cdr\|clk90bdes " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569951396858 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.400               0.000 u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[1\].rx_pma.rx_cdr\|clk90bdes  " "    0.400               0.000 u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[1\].rx_pma.rx_cdr\|clk90bdes " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569951396858 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.400               0.000 u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[2\].rx_pma.rx_cdr\|clk90bdes  " "    0.400               0.000 u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[2\].rx_pma.rx_cdr\|clk90bdes " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569951396858 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.400               0.000 u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[3\].rx_pma.rx_cdr\|clk90bdes  " "    0.400               0.000 u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[3\].rx_pma.rx_cdr\|clk90bdes " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569951396858 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.997               0.000 u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp  " "    1.997               0.000 u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569951396858 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.997               0.000 u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[1\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp  " "    1.997               0.000 u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[1\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569951396858 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.997               0.000 u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[2\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp  " "    1.997               0.000 u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[2\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569951396858 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.997               0.000 u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[3\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp  " "    1.997               0.000 u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[3\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569951396858 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.000               0.000 u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|txpmaclk  " "    2.000               0.000 u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|txpmaclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569951396858 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.000               0.000 u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk  " "    2.000               0.000 u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569951396858 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.000               0.000 u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[1\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|txpmaclk  " "    2.000               0.000 u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[1\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|txpmaclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569951396858 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.000               0.000 u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[1\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk  " "    2.000               0.000 u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[1\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569951396858 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.000               0.000 u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[2\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|txpmaclk  " "    2.000               0.000 u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[2\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|txpmaclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569951396858 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.000               0.000 u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[2\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk  " "    2.000               0.000 u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[2\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569951396858 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.000               0.000 u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[3\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|txpmaclk  " "    2.000               0.000 u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[3\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|txpmaclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569951396858 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.000               0.000 u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[3\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk  " "    2.000               0.000 u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pcs\|ch\[3\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569951396858 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.000               0.000 u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  " "    2.000               0.000 u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569951396858 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.000               0.000 u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[1\].rx_pma.rx_pma_deser\|clk90b  " "    2.000               0.000 u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[1\].rx_pma.rx_pma_deser\|clk90b " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569951396858 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.000               0.000 u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[2\].rx_pma.rx_pma_deser\|clk90b  " "    2.000               0.000 u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[2\].rx_pma.rx_pma_deser\|clk90b " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569951396858 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.000               0.000 u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[3\].rx_pma.rx_pma_deser\|clk90b  " "    2.000               0.000 u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_rx_pma\|rx_pmas\[3\].rx_pma.rx_pma_deser\|clk90b " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569951396858 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.000               0.000 u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[1\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulseout  " "    2.000               0.000 u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[1\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulseout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569951396858 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.000               0.000 u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[1\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkpout  " "    2.000               0.000 u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[1\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkpout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569951396858 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.906               0.000 u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_cavhip.arriav_hd_altpe2_hip_top\|coreclkout  " "    2.906               0.000 u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_cavhip.arriav_hd_altpe2_hip_top\|coreclkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569951396858 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.000               0.000 u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[1\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkout  " "    4.000               0.000 u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|inst_av_xcvr_native\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[1\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569951396858 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.643               0.000 alt_cal_av_edge_detect_clk  " "    4.643               0.000 alt_cal_av_edge_detect_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569951396858 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.000               0.000 PCIE_REFCLK_p  " "    5.000               0.000 PCIE_REFCLK_p " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569951396858 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.000               0.000 u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_tx_pll_inst\|pll\[0\].pll.cmu_pll.pll_mux.pll_refclk_select_mux\|clkout  " "    5.000               0.000 u0\|pcie_cv_hip_avmm_0\|c5_hip_ast\|altpcie_av_hip_ast_hwtcl\|altpcie_av_hip_128bit_atom\|g_pcie_xcvr.av_xcvr_pipe_native_hip\|av_xcvr_tx_pll_inst\|pll\[0\].pll.cmu_pll.pll_mux.pll_refclk_select_mux\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569951396858 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.801               0.000 CLOCK_50_B3B  " "    8.801               0.000 CLOCK_50_B3B " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569951396858 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.109               0.000 sv_reconfig_pma_testbus_clk_0  " "    9.109               0.000 sv_reconfig_pma_testbus_clk_0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569951396858 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.599               0.000 altera_reserved_tck  " "   14.599               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1569951396858 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1569951396858 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 426 synchronizer chains. " "Report Metastability: Found 426 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1569951397163 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 426 " "Number of Synchronizer Chains Found: 426" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1569951397163 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1569951397163 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1569951397163 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 15.050 ns " "Worst Case Available Settling Time: 15.050 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1569951397163 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1569951397163 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1569951397163 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1569951399700 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1569951399703 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 7 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "2311 " "Peak virtual memory: 2311 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1569951400117 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct  1 19:36:40 2019 " "Processing ended: Tue Oct  1 19:36:40 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1569951400117 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:54 " "Elapsed time: 00:00:54" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1569951400117 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:46 " "Total CPU time (on all processors): 00:02:46" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1569951400117 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1569951400117 ""}
