Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto a8bcf7b3c9fd4db49a7c473bbe949b2f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Core_tb_behav xil_defaultlib.Core_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 2 differs from formal bit length 1 for port forwarding_reg_write_EX_MEM [F:/Vivado labs/sys3_lab1_myversion/code/src/SCPU.v:219]
WARNING: [VRFC 10-278] actual bit length 2 differs from formal bit length 1 for port forwarding_reg_write_MEM_WB [F:/Vivado labs/sys3_lab1_myversion/code/src/SCPU.v:223]
WARNING: [VRFC 10-278] actual bit length 2 differs from formal bit length 32 for port pc_src_EX_MEM [F:/Vivado labs/sys3_lab1_myversion/code/src/SCPU.v:409]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 11 for port a [F:/Vivado labs/sys3_lab1_myversion/code/src/Core.v:47]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 11 for port addra [F:/Vivado labs/sys3_lab1_myversion/code/src/Core.v:61]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.branch_prediction
Compiling module xil_defaultlib.IF_ID_reg
Compiling module xil_defaultlib.hazard_detection_unit
Compiling module xil_defaultlib.mycontrol
Compiling module xil_defaultlib.Regs
Compiling module xil_defaultlib.CSR
Compiling module xil_defaultlib.immgen
Compiling module xil_defaultlib.ID_EX_reg
Compiling module xil_defaultlib.forwarding_unit
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX_MEM_reg
Compiling module xil_defaultlib.MEM_WB_reg
Compiling module xil_defaultlib.SCPU
Compiling module unisims_ver.GND
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module xil_defaultlib.Rom_dist_mem_gen_v8_0_12_rom
Compiling module xil_defaultlib.Rom_dist_mem_gen_v8_0_12_synth
Compiling module xil_defaultlib.Rom_dist_mem_gen_v8_0_12
Compiling module xil_defaultlib.Rom
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INITP_00=256'b010000001...
Compiling module xil_defaultlib.Ram_blk_mem_gen_prim_wrapper_ini...
Compiling module xil_defaultlib.Ram_blk_mem_gen_prim_width
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0100010010...
Compiling module xil_defaultlib.Ram_blk_mem_gen_prim_wrapper_ini...
Compiling module xil_defaultlib.Ram_blk_mem_gen_prim_width__para...
Compiling module xil_defaultlib.Ram_blk_mem_gen_generic_cstr
Compiling module xil_defaultlib.Ram_blk_mem_gen_top
Compiling module xil_defaultlib.Ram_blk_mem_gen_v8_4_1_synth
Compiling module xil_defaultlib.Ram_blk_mem_gen_v8_4_1
Compiling module xil_defaultlib.Ram
Compiling module xil_defaultlib.Core
Compiling module xil_defaultlib.Core_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Core_tb_behav
