
;; Function HAL_NVIC_SetPriorityGrouping (HAL_NVIC_SetPriorityGrouping, funcdef_no=329, decl_uid=7656, cgraph_uid=333, symbol_order=332)


********** Local #1: **********

	   Spilling non-eliminable hard regs: 13
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
            alt=2: Bad operand -- refuse
            alt=3: Bad operand -- refuse
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 14:  (0) l  (1) mi {*thumb2_movsi_vfp}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
            alt=2: Bad operand -- refuse
            alt=3: Bad operand -- refuse
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 15:  (0) l  (1) mi {*thumb2_movsi_vfp}
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
          alt=0,overall=15,losers=2,rld_nregs=2
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 20:  (0) l  (1) l  (2) M {*arm_shiftsi3}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
            alt=2: Bad operand -- refuse
            alt=3: Bad operand -- refuse
          alt=4,overall=0,losers=0,rld_nregs=0
	 Choosing alt 4 in insn 22:  (0) r  (1) j {*thumb2_movsi_vfp}
          alt=0,overall=0,losers=0,rld_nregs=0
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=9,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
            Staticly defined alt reject+=6
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=15,losers=1 -- refuse
	 Choosing alt 0 in insn 21:  (0) =r  (1) %r  (2) I {*arm_andsi3_insn}
            alt=0: Bad operand -- refuse
          alt=1,overall=0,losers=0,rld_nregs=0
            alt=0: Bad operand -- refuse
            alt=1,overall=6,losers=1 -- refuse
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 23:  (0) l  (1) 0  (2) l {*arm_andsi3_insn}
            alt=0: Bad operand -- refuse
          alt=1,overall=0,losers=0,rld_nregs=0
            alt=0: Bad operand -- refuse
            alt=1,overall=6,losers=1 -- refuse
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 24:  (0) l  (1) 0  (2) l {*iorsi3_insn}
          alt=0,overall=0,losers=0,rld_nregs=0
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=9,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
            Staticly defined alt reject+=6
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=15,losers=1 -- refuse
	 Choosing alt 0 in insn 38:  (0) =r  (1) %r  (2) I {*iorsi3_insn}
          alt=0,overall=0,losers=0,rld_nregs=0
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=9,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
            Staticly defined alt reject+=6
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=15,losers=1 -- refuse
	 Choosing alt 0 in insn 39:  (0) =r  (1) %r  (2) I {*iorsi3_insn}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=6,overall=22,losers=2 -- refuse
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 30:  (0) m  (1) l {*thumb2_movsi_vfp}
	   Spilling non-eliminable hard regs: 13

********** Inheritance #1: **********

EBB 2

********** Pseudo live ranges #1: **********

  BB 2
   Insn 30: point = 0, n_alt = 7
   Insn 39: point = 1, n_alt = 0
   Insn 38: point = 2, n_alt = 0
   Insn 24: point = 4, n_alt = 1
   Insn 23: point = 6, n_alt = 1
   Insn 21: point = 8, n_alt = 0
   Insn 22: point = 10, n_alt = 4
   Insn 20: point = 11, n_alt = 1
   Insn 15: point = 13, n_alt = 5
   Insn 35: point = 14, n_alt = -2
   Insn 14: point = 15, n_alt = 5
 r113: [7..13]
 r117: [3..4]
 r118: [0..2]
 r120: [0..15]
 r121: [9..11]
 r122: [5..8]
 r123: [7..10]
 r124: [5..6]
 r127: [12..14]
Compressing live ranges: from 16 to 12 - 75%
Ranges after the compression:
 r113: [6..11]
 r117: [2..3]
 r118: [0..1]
 r120: [0..11]
 r121: [8..9]
 r122: [4..7]
 r123: [6..9]
 r124: [4..5]
 r127: [10..11]

********** Assignment #1: **********


********** Undoing inheritance #1: **********


********** Local #2: **********

	   Spilling non-eliminable hard regs: 13
	   Spilling non-eliminable hard regs: 13
New elimination table:
Can eliminate 103 to 13 (offset=0, prev_offset=0)
Can't eliminate 103 to 102 (offset=0, prev_offset=0)
Can't eliminate 103 to 11 (offset=0, prev_offset=0)
Can eliminate 103 to 7 (offset=0, prev_offset=0)
Can eliminate 102 to 13 (offset=0, prev_offset=0)
Can't eliminate 102 to 11 (offset=0, prev_offset=0)
Can eliminate 102 to 7 (offset=0, prev_offset=0)
changing reg in insn 15
changing reg in insn 23
changing reg in insn 18
changing reg in insn 16
changing reg in insn 23
changing reg in insn 24
changing reg in insn 38
changing reg in insn 39
changing reg in insn 38
changing reg in insn 39
changing reg in insn 30
changing reg in insn 27
changing reg in insn 14
changing reg in insn 30
changing reg in insn 15
changing reg in insn 20
changing reg in insn 21
changing reg in insn 21
changing reg in insn 24
changing reg in insn 22
changing reg in insn 23
changing reg in insn 23
changing reg in insn 24
changing reg in insn 35
changing reg in insn 20
changing reg in insn 12
changing reg in insn 8
deleting insn with uid = 35.


try_optimize_cfg iteration 1

starting the processing of deferred insns
ending the processing of deferred insns
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 3 n_edges 2 count 3 (    1)
df_worklist_dataflow_doublequeue: n_basic_blocks 3 n_edges 2 count 3 (    1)


HAL_NVIC_SetPriorityGrouping

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;;  exit block uses 	 13 [sp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3]
;;  ref usage 	r0={2d,4u} r1={2d,2u} r2={3d,4u,1e} r3={6d,6u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} 
;;    total ref usage 50{31d,18u,1e} in 26{26 regular + 0 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)
(note 4 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 4 3 2 NOTE_INSN_DELETED)
(note 3 2 25 2 NOTE_INSN_FUNCTION_BEG)
(note 25 3 6 2 NOTE_INSN_DELETED)
(debug_insn 6 25 7 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":166:3 -1
     (nil))
(debug_insn 7 6 14 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":169:3 -1
     (nil))
(insn 14 7 8 2 (set (reg/f:SI 1 r1 [120])
        (const_int -536810240 [0xffffffffe000ed00])) "../Drivers/CMSIS/Include/core_cm4.h":1653:14 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int -536810240 [0xffffffffe000ed00])
        (nil)))
(debug_insn 8 14 9 2 (var_location:SI PriorityGroup (reg:SI 0 r0 [127])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":169:3 -1
     (nil))
(debug_insn 9 8 10 2 (debug_marker:BLK) "../Drivers/CMSIS/Include/core_cm4.h":1648:22 -1
     (nil))
(debug_insn 10 9 11 2 (debug_marker) "../Drivers/CMSIS/Include/core_cm4.h":1650:3 -1
     (nil))
(debug_insn 11 10 12 2 (debug_marker) "../Drivers/CMSIS/Include/core_cm4.h":1651:3 -1
     (nil))
(debug_insn 12 11 13 2 (var_location:SI PriorityGroupTmp (and:SI (reg:SI 0 r0 [127])
        (const_int 7 [0x7]))) "../Drivers/CMSIS/Include/core_cm4.h":1651:12 -1
     (nil))
(debug_insn 13 12 15 2 (debug_marker) "../Drivers/CMSIS/Include/core_cm4.h":1653:3 -1
     (nil))
(insn 15 13 16 2 (set (reg/v:SI 2 r2 [orig:113 reg_value ] [113])
        (mem/v:SI (plus:SI (reg/f:SI 1 r1 [120])
                (const_int 12 [0xc])) [1 MEM[(struct SCB_Type *)3758157056B].AIRCR+0 S4 A32])) "../Drivers/CMSIS/Include/core_cm4.h":1653:14 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 16 15 17 2 (var_location:SI reg_value (reg/v:SI 2 r2 [orig:113 reg_value ] [113])) "../Drivers/CMSIS/Include/core_cm4.h":1653:14 -1
     (nil))
(debug_insn 17 16 18 2 (debug_marker) "../Drivers/CMSIS/Include/core_cm4.h":1654:3 -1
     (nil))
(debug_insn 18 17 19 2 (var_location:SI reg_value (and:SI (reg/v:SI 2 r2 [orig:113 reg_value ] [113])
        (const_int 63743 [0xf8ff]))) "../Drivers/CMSIS/Include/core_cm4.h":1654:13 -1
     (nil))
(debug_insn 19 18 20 2 (debug_marker) "../Drivers/CMSIS/Include/core_cm4.h":1655:3 -1
     (nil))
(insn 20 19 22 2 (set (reg:SI 3 r3 [121])
        (ashift:SI (reg:SI 0 r0 [127])
            (const_int 8 [0x8]))) "../Drivers/CMSIS/Include/core_cm4.h":1657:35 147 {*arm_shiftsi3}
     (nil))
(insn 22 20 21 2 (set (reg:SI 0 r0 [123])
        (const_int 63743 [0xf8ff])) "../Drivers/CMSIS/Include/core_cm4.h":1654:13 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 63743 [0xf8ff])
        (nil)))
(insn 21 22 23 2 (set (reg:SI 3 r3 [122])
        (and:SI (reg:SI 3 r3 [121])
            (const_int 1792 [0x700]))) "../Drivers/CMSIS/Include/core_cm4.h":1657:35 90 {*arm_andsi3_insn}
     (nil))
(insn 23 21 24 2 (set (reg:SI 2 r2 [orig:124 reg_value ] [124])
        (and:SI (reg/v:SI 2 r2 [orig:113 reg_value ] [113])
            (reg:SI 0 r0 [123]))) "../Drivers/CMSIS/Include/core_cm4.h":1654:13 90 {*arm_andsi3_insn}
     (expr_list:REG_EQUAL (and:SI (reg/v:SI 2 r2 [orig:113 reg_value ] [113])
            (const_int 63743 [0xf8ff]))
        (nil)))
(insn 24 23 38 2 (set (reg:SI 3 r3 [orig:117 _7 ] [117])
        (ior:SI (reg:SI 3 r3 [122])
            (reg:SI 2 r2 [orig:124 reg_value ] [124]))) "../Drivers/CMSIS/Include/core_cm4.h":1656:62 106 {*iorsi3_insn}
     (nil))
(insn 38 24 39 2 (set (reg/v:SI 3 r3 [orig:118 reg_value ] [118])
        (ior:SI (reg:SI 3 r3 [orig:117 _7 ] [117])
            (const_int 100139008 [0x5f80000]))) "../Drivers/CMSIS/Include/core_cm4.h":1655:14 106 {*iorsi3_insn}
     (nil))
(insn 39 38 27 2 (set (reg/v:SI 3 r3 [orig:118 reg_value ] [118])
        (ior:SI (reg/v:SI 3 r3 [orig:118 reg_value ] [118])
            (const_int 131072 [0x20000]))) "../Drivers/CMSIS/Include/core_cm4.h":1655:14 106 {*iorsi3_insn}
     (nil))
(debug_insn 27 39 28 2 (var_location:SI reg_value (reg/v:SI 3 r3 [orig:118 reg_value ] [118])) "../Drivers/CMSIS/Include/core_cm4.h":1655:14 -1
     (nil))
(debug_insn 28 27 30 2 (debug_marker) "../Drivers/CMSIS/Include/core_cm4.h":1658:3 -1
     (nil))
(insn 30 28 31 2 (set (mem/v:SI (plus:SI (reg/f:SI 1 r1 [120])
                (const_int 12 [0xc])) [1 MEM[(struct SCB_Type *)3758157056B].AIRCR+0 S4 A32])
        (reg/v:SI 3 r3 [orig:118 reg_value ] [118])) "../Drivers/CMSIS/Include/core_cm4.h":1658:14 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 31 30 32 2 (var_location:SI PriorityGroup (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":169:3 -1
     (nil))
(debug_insn 32 31 40 2 (var_location:SI reg_value (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":169:3 -1
     (nil))
(note 40 32 41 NOTE_INSN_DELETED)
(note 41 40 0 NOTE_INSN_DELETED)

;; Function HAL_NVIC_SetPriority (HAL_NVIC_SetPriority, funcdef_no=330, decl_uid=7660, cgraph_uid=334, symbol_order=333)


********** Local #1: **********

	   Spilling non-eliminable hard regs: 13
New elimination table:
Can eliminate 103 to 13 (offset=4, prev_offset=0)
Can't eliminate 103 to 102 (offset=4, prev_offset=0)
Can't eliminate 103 to 11 (offset=4, prev_offset=0)
Can eliminate 103 to 7 (offset=4, prev_offset=0)
Can eliminate 102 to 13 (offset=0, prev_offset=0)
Can't eliminate 102 to 11 (offset=0, prev_offset=0)
Can eliminate 102 to 7 (offset=0, prev_offset=0)
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
            alt=2: Bad operand -- refuse
            alt=3: Bad operand -- refuse
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 16:  (0) l  (1) mi {*thumb2_movsi_vfp}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
            alt=2: Bad operand -- refuse
            alt=3: Bad operand -- refuse
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 17:  (0) l  (1) mi {*thumb2_movsi_vfp}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 19:  (0) =r  (1) r  (2) n  (3) n {extzv_t2}
            0 Non input pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=0,overall=16,losers=2,rld_nregs=2
            0 Non input pseudo reload: reject++
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=18,losers=2 -- refuse
            0 Non input pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
          alt=4,overall=0,losers=0,rld_nregs=0
	 Choosing alt 4 in insn 31:  (0) r  (1) I  (2) r {*arm_subsi3_insn}
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
            0 Non input pseudo reload: reject++
            alt=1,overall=13,losers=2 -- refuse
          alt=2,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            0 Non input pseudo reload: reject++
            alt=1,overall=7,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=11,losers=1 -- refuse
	 Choosing alt 2 in insn 32:  (0) r  (1) 0  (2) I {*thumb2_uminsi3}
            1 Matching alt: reject+=2
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
          alt=0,overall=17,losers=2,rld_nregs=2
            0 Non input pseudo reload: reject++
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
          alt=1,overall=16,losers=2,rld_nregs=2
            0 Non input pseudo reload: reject++
            1 Matching alt: reject+=2
          alt=2,overall=15,losers=2,rld_nregs=2
            0 Non input pseudo reload: reject++
          alt=3,overall=7,losers=1,rld_nregs=1
          alt=4,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            0 Non input pseudo reload: reject++
            alt=1,overall=7,losers=1 -- refuse
            0 Non input pseudo reload: reject++
            alt=2,overall=7,losers=1 -- refuse
            0 Non input pseudo reload: reject++
            alt=3,overall=7,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=9,losers=1 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=6,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=8,overall=9,losers=1 -- refuse
            alt=9: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=10,overall=9,losers=1 -- refuse
            alt=11: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=13,overall=9,losers=1 -- refuse
            alt=14: Bad operand -- refuse
            Staticly defined alt reject+=6
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=15,overall=15,losers=1 -- refuse
	 Choosing alt 4 in insn 35:  (0) r  (1) rk  (2) rI {*arm_addsi3}
          alt=0,overall=6,losers=1,rld_nregs=1
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 38:  (0) r  (1) I {*arm_cmpsi_insn}
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
          alt=1,overall=9,losers=1,rld_nregs=1
            alt=2: Bad operand -- refuse
            alt=3: Bad operand -- refuse
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
          alt=4,overall=9,losers=1,rld_nregs=1
            alt=5: Bad operand -- refuse
            alt=6: Bad operand -- refuse
            alt=8: Bad operand -- refuse
            alt=9: Bad operand -- refuse
          alt=10,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=9,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=9,losers=1 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=6,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=8,overall=9,losers=1 -- refuse
            alt=9: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=10,overall=9,losers=1 -- refuse
            alt=11: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=13,overall=9,losers=1 -- refuse
            alt=14: Bad operand -- refuse
            Staticly defined alt reject+=6
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=15,overall=15,losers=1 -- refuse
	 Choosing alt 10 in insn 41:  (0) r  (1) rk  (2) L {*arm_addsi3}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 42:  (0) r  (1) I {*thumb2_movsi_vfp}
            0 Non input pseudo reload: reject++
          alt=0,overall=13,losers=2,rld_nregs=2
            0 Non input pseudo reload: reject++
            alt=1: Bad operand -- refuse
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 43:  (0) r  (1) r  (2) r {*arm_shiftsi3}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 45:  (0) =r  (1) r  (2) r {andsi_notsi_si}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 6:  (0) r  (1) I {*thumb2_movsi_vfp}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 50:  (0) r  (1) I {*thumb2_movsi_vfp}
            0 Non input pseudo reload: reject++
          alt=0,overall=19,losers=3,rld_nregs=3
            0 Non input pseudo reload: reject++
            alt=1: Bad operand -- refuse
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 51:  (0) r  (1) r  (2) r {*arm_shiftsi3}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 53:  (0) =r  (1) r  (2) r {andsi_notsi_si}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 54:  (0) =l  (1) 0  (2) l {*arm_shiftsi3}
            alt=0: Bad operand -- refuse
          alt=1,overall=0,losers=0,rld_nregs=0
            alt=0: Bad operand -- refuse
            alt=1,overall=6,losers=1 -- refuse
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 55:  (0) l  (1) 0  (2) l {*iorsi3_insn}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 69:  (0) l  (1) Py {*arm_cmpsi_insn}
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
          alt=1,overall=9,losers=1,rld_nregs=1
            alt=2: Bad operand -- refuse
            alt=3: Bad operand -- refuse
          alt=4,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=9,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=9,losers=1 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=6,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=8,overall=9,losers=1 -- refuse
            alt=9: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=10,overall=9,losers=1 -- refuse
            alt=11: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=13,overall=9,losers=1 -- refuse
            alt=14: Bad operand -- refuse
            Staticly defined alt reject+=6
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=15,overall=15,losers=1 -- refuse
	 Choosing alt 4 in insn 122:  (0) r  (1) rk  (2) rI {*arm_addsi3}
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 75:  (0) l  (1) l  (2) M {*arm_shiftsi3}
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
          alt=1,overall=9,losers=1,rld_nregs=1
            alt=2: Bad operand -- refuse
            alt=3: Bad operand -- refuse
          alt=4,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=9,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=9,losers=1 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=6,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=8,overall=9,losers=1 -- refuse
            alt=9: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=10,overall=9,losers=1 -- refuse
            alt=11: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=13,overall=9,losers=1 -- refuse
            alt=14: Bad operand -- refuse
            Staticly defined alt reject+=6
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=15,overall=15,losers=1 -- refuse
	 Choosing alt 4 in insn 123:  (0) r  (1) rk  (2) rI {*arm_addsi3}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 76:  (0) =r  (1) r {thumb2_zero_extendqisi2_v6}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=1,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
          alt=6,overall=6,losers=1,rld_nregs=0
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=7,overall=9,losers=1 -- refuse
          alt=8,overall=0,losers=0,rld_nregs=0
	 Choosing alt 8 in insn 80:  (0) m  (1) r {*arm_movqi_insn}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
            alt=2: Bad operand -- refuse
            alt=3: Bad operand -- refuse
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 119:  (0) l  (1) mi {*thumb2_movsi_vfp}
          alt=0,overall=0,losers=0,rld_nregs=0
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=9,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
            Staticly defined alt reject+=6
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=15,losers=1 -- refuse
	 Choosing alt 0 in insn 88:  (0) =r  (1) %r  (2) I {*arm_andsi3_insn}
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 91:  (0) l  (1) l  (2) M {*arm_shiftsi3}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 120
	 Choosing alt 0 in insn 120:  (0) =rk  (1) %0  (2) rk {*arm_addsi3}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 92:  (0) =r  (1) r {thumb2_zero_extendqisi2_v6}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=1,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
          alt=6,overall=0,losers=0,rld_nregs=0
	 Choosing alt 6 in insn 96:  (0) Uu  (1) l {*arm_movqi_insn}
	   Spilling non-eliminable hard regs: 13

********** Inheritance #1: **********

EBB 2 3
EBB 4
EBB 5 6
EBB 7
EBB 8

********** Pseudo live ranges #1: **********

  BB 8
  BB 6
   Insn 117: point = 0, n_alt = -1
   Insn 80: point = 0, n_alt = 8
   Insn 76: point = 1, n_alt = 0
   Insn 123: point = 3, n_alt = 4
   Insn 75: point = 4, n_alt = 1
   Insn 122: point = 6, n_alt = 4
  BB 7
   Insn 96: point = 9, n_alt = 6
   Insn 92: point = 10, n_alt = 0
   Insn 120: point = 12, n_alt = 0
   Insn 91: point = 14, n_alt = 1
   Insn 88: point = 16, n_alt = 0
   Insn 119: point = 18, n_alt = 5
  BB 5
   Insn 70: point = 20, n_alt = -1
   Insn 69: point = 20, n_alt = 0
   Insn 55: point = 20, n_alt = 1
   Insn 54: point = 22, n_alt = 0
   Insn 53: point = 24, n_alt = 0
   Insn 51: point = 26, n_alt = 3
   Insn 50: point = 28, n_alt = 1
  BB 3
   Insn 115: point = 30, n_alt = -1
   Insn 45: point = 30, n_alt = 0
   Insn 43: point = 32, n_alt = 3
   Insn 42: point = 34, n_alt = 1
   Insn 41: point = 35, n_alt = 10
  BB 4
   Insn 7: point = 38, n_alt = -2
   Insn 6: point = 39, n_alt = 1
  BB 2
   Insn 39: point = 41, n_alt = -1
   Insn 38: point = 41, n_alt = 3
   Insn 35: point = 42, n_alt = 4
   Insn 32: point = 43, n_alt = 2
   Insn 4: point = 44, n_alt = -2
   Insn 3: point = 46, n_alt = -2
   Insn 2: point = 48, n_alt = -2
   Insn 31: point = 50, n_alt = 4
   Insn 110: point = 51, n_alt = -2
   Insn 19: point = 52, n_alt = 0
   Insn 109: point = 54, n_alt = -2
   Insn 17: point = 55, n_alt = 5
   Insn 108: point = 57, n_alt = -2
   Insn 16: point = 58, n_alt = 5
 r115: [0..1]
 r121: [9..10]
 r123: [27..50]
 r125: [38..38] [23..35]
 r130: [15..20] [5..8]
 r131: [53..55]
 r133: [41..52] [36..37]
 r136: [38..39] [21..30]
 r137: [17..48] [7..8]
 r138: [25..46]
 r139: [41..44] [31..37]
 r140: [56..58]
 r142: [41..42]
 r143: [31..32]
 r144: [33..34]
 r146: [25..26]
 r147: [27..28]
 r149: [23..24]
 r150: [21..22]
 r154: [2..4]
 r156: [0..6]
 r160: [13..16]
 r162: [11..14]
 r164: [9..18]
 r166: [49..57]
 r167: [47..54]
 r168: [45..51]
Compressing live ranges: from 59 to 44 - 74%
Ranges after the compression:
 r115: [0..1]
 r121: [8..9]
 r123: [22..39]
 r125: [30..30] [18..27]
 r130: [12..15] [4..7]
 r131: [40..41]
 r133: [32..39] [28..29]
 r136: [30..31] [16..23]
 r137: [14..37] [6..7]
 r138: [20..35]
 r139: [32..33] [24..29]
 r140: [42..43]
 r142: [32..33]
 r143: [24..25]
 r144: [26..27]
 r146: [20..21]
 r147: [22..23]
 r149: [18..19]
 r150: [16..17]
 r154: [2..3]
 r156: [0..5]
 r160: [10..13]
 r162: [10..11]
 r164: [8..15]
 r166: [38..43]
 r167: [36..41]
 r168: [34..39]

********** Assignment #1: **********


********** Undoing inheritance #1: **********


********** Local #2: **********

	   Spilling non-eliminable hard regs: 13
	   Spilling non-eliminable hard regs: 13
New elimination table:
Can eliminate 103 to 13 (offset=4, prev_offset=4)
Can't eliminate 103 to 102 (offset=4, prev_offset=0)
Can't eliminate 103 to 11 (offset=4, prev_offset=0)
Can eliminate 103 to 7 (offset=4, prev_offset=0)
Can eliminate 102 to 13 (offset=0, prev_offset=0)
Can't eliminate 102 to 11 (offset=0, prev_offset=0)
Can eliminate 102 to 7 (offset=0, prev_offset=0)
changing reg in insn 76
changing reg in insn 92
changing reg in insn 32
changing reg in insn 31
changing reg in insn 51
changing reg in insn 33
changing reg in insn 32
changing reg in insn 51
changing reg in insn 7
changing reg in insn 41
changing reg in insn 54
changing reg in insn 48
changing reg in insn 43
changing reg in insn 43
changing reg in insn 55
changing reg in insn 91
changing reg in insn 75
changing reg in insn 62
changing reg in insn 17
changing reg in insn 19
changing reg in insn 19
changing reg in insn 41
changing reg in insn 35
changing reg in insn 31
changing reg in insn 27
changing reg in insn 22
changing reg in insn 20
changing reg in insn 45
changing reg in insn 6
changing reg in insn 7
changing reg in insn 55
changing reg in insn 2
changing reg in insn 122
changing reg in insn 88
changing reg in insn 69
changing reg in insn 3
changing reg in insn 53
changing reg in insn 23
changing reg in insn 4
changing reg in insn 45
changing reg in insn 24
changing reg in insn 16
changing reg in insn 17
changing reg in insn 35
changing reg in insn 38
changing reg in insn 43
changing reg in insn 45
changing reg in insn 42
changing reg in insn 43
changing reg in insn 51
changing reg in insn 53
changing reg in insn 50
changing reg in insn 51
changing reg in insn 53
changing reg in insn 54
changing reg in insn 54
changing reg in insn 55
changing reg in insn 75
changing reg in insn 123
changing reg in insn 122
changing reg in insn 123
changing reg in insn 80
changing reg in insn 88
changing reg in insn 91
changing reg in insn 120
changing reg in insn 119
changing reg in insn 96
changing reg in insn 108
changing reg in insn 2
changing reg in insn 109
changing reg in insn 3
changing reg in insn 110
changing reg in insn 4
deleting insn with uid = 108.
deleting insn with uid = 109.
deleting insn with uid = 110.
deleting insn with uid = 2.
deleting insn with uid = 3.
deleting insn with uid = 4.


try_optimize_cfg iteration 1

starting the processing of deferred insns
ending the processing of deferred insns
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 9 n_edges 10 count 9 (    1)
df_worklist_dataflow_doublequeue: n_basic_blocks 9 n_edges 10 count 9 (    1)


HAL_NVIC_SetPriority

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;;  exit block uses 	 13 [sp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 100 [cc]
;;  ref usage 	r0={4d,7u} r1={8d,11u} r2={3d,4u} r3={8d,13u,1e} r12={5d,5u} r13={1d,8u} r14={3d,3u,1e} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={3d,2u} 
;;    total ref usage 106{51d,53u,2e} in 68{68 regular + 0 call} insns.
(note 1 0 8 NOTE_INSN_DELETED)
(note 8 1 5 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 5 8 18 2 NOTE_INSN_FUNCTION_BEG)
(note 18 5 10 2 NOTE_INSN_DELETED)
(debug_insn 10 18 11 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":187:3 -1
     (nil))
(debug_insn 11 10 12 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":190:3 -1
     (nil))
(debug_insn 12 11 13 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":191:3 -1
     (nil))
(debug_insn 13 12 14 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":193:3 -1
     (nil))
(debug_insn 14 13 15 2 (debug_marker:BLK) "../Drivers/CMSIS/Include/core_cm4.h":1667:26 -1
     (nil))
(debug_insn 15 14 16 2 (debug_marker) "../Drivers/CMSIS/Include/core_cm4.h":1669:3 -1
     (nil))
(insn 16 15 17 2 (set (reg/f:SI 3 r3 [140])
        (const_int -536810240 [0xffffffffe000ed00])) "../Drivers/CMSIS/Include/core_cm4.h":1669:26 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int -536810240 [0xffffffffe000ed00])
        (nil)))
(insn 17 16 19 2 (set (reg:SI 3 r3 [orig:131 _27 ] [131])
        (mem/v:SI (plus:SI (reg/f:SI 3 r3 [140])
                (const_int 12 [0xc])) [1 MEM[(struct SCB_Type *)3758157056B].AIRCR+0 S4 A32])) "../Drivers/CMSIS/Include/core_cm4.h":1669:26 728 {*thumb2_movsi_vfp}
     (nil))
(insn 19 17 20 2 (set (reg:SI 3 r3 [orig:133 _29 ] [133])
        (zero_extract:SI (reg:SI 3 r3 [orig:131 _27 ] [131])
            (const_int 3 [0x3])
            (const_int 8 [0x8]))) "../Drivers/CMSIS/Include/core_cm4.h":1669:11 161 {extzv_t2}
     (nil))
(debug_insn 20 19 21 2 (var_location:SI prioritygroup (reg:SI 3 r3 [orig:133 _29 ] [133])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":193:19 -1
     (nil))
(debug_insn 21 20 22 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":195:3 -1
     (nil))
(debug_insn 22 21 31 2 (var_location:SI PriorityGroup (reg:SI 3 r3 [orig:133 _29 ] [133])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":195:3 -1
     (nil))
(insn 31 22 23 2 (set (reg/v:SI 14 lr [orig:123 PreemptPriorityBits ] [123])
        (minus:SI (const_int 7 [0x7])
            (reg:SI 3 r3 [orig:133 _29 ] [133]))) "../Drivers/CMSIS/Include/core_cm4.h":1862:31 45 {*arm_subsi3_insn}
     (nil))
(debug_insn 23 31 24 2 (var_location:SI PreemptPriority (reg/v:SI 1 r1 [orig:138 PreemptPriority ] [138])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":195:3 -1
     (nil))
(debug_insn 24 23 25 2 (var_location:SI SubPriority (reg/v:SI 2 r2 [orig:139 SubPriority ] [139])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":195:3 -1
     (nil))
(debug_insn 25 24 26 2 (debug_marker:BLK) "../Drivers/CMSIS/Include/core_cm4.h":1856:26 -1
     (nil))
(debug_insn 26 25 27 2 (debug_marker) "../Drivers/CMSIS/Include/core_cm4.h":1858:3 -1
     (nil))
(debug_insn 27 26 28 2 (var_location:SI PriorityGroupTmp (reg:SI 3 r3 [orig:133 _29 ] [133])) "../Drivers/CMSIS/Include/core_cm4.h":1858:12 -1
     (nil))
(debug_insn 28 27 29 2 (debug_marker) "../Drivers/CMSIS/Include/core_cm4.h":1859:3 -1
     (nil))
(debug_insn 29 28 30 2 (debug_marker) "../Drivers/CMSIS/Include/core_cm4.h":1860:3 -1
     (nil))
(debug_insn 30 29 32 2 (debug_marker) "../Drivers/CMSIS/Include/core_cm4.h":1862:3 -1
     (nil))
(insn 32 30 33 2 (parallel [
            (set (reg/v:SI 14 lr [orig:123 PreemptPriorityBits ] [123])
                (umin:SI (reg/v:SI 14 lr [orig:123 PreemptPriorityBits ] [123])
                    (const_int 4 [0x4])))
            (clobber (reg:CC 100 cc))
        ]) "../Drivers/CMSIS/Include/core_cm4.h":1862:23 973 {*thumb2_uminsi3}
     (nil))
(debug_insn 33 32 34 2 (var_location:SI PreemptPriorityBits (reg/v:SI 14 lr [orig:123 PreemptPriorityBits ] [123])) "../Drivers/CMSIS/Include/core_cm4.h":1862:23 -1
     (nil))
(debug_insn 34 33 35 2 (debug_marker) "../Drivers/CMSIS/Include/core_cm4.h":1863:3 -1
     (nil))
(insn 35 34 38 2 (set (reg:SI 12 ip [142])
        (plus:SI (reg:SI 3 r3 [orig:133 _29 ] [133])
            (const_int 4 [0x4]))) "../Drivers/CMSIS/Include/core_cm4.h":1863:44 7 {*arm_addsi3}
     (nil))
(insn 38 35 39 2 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 12 ip [142])
            (const_int 6 [0x6]))) "../Drivers/CMSIS/Include/core_cm4.h":1863:109 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 39 38 40 2 (set (pc)
        (if_then_else (leu (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 106)
            (pc))) "../Drivers/CMSIS/Include/core_cm4.h":1863:109 273 {arm_cond_branch}
     (int_list:REG_BR_PROB 536870916 (nil))
 -> 106)
(note 40 39 44 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(note 44 40 41 3 NOTE_INSN_DELETED)
(insn 41 44 42 3 (set (reg:SI 3 r3 [orig:125 iftmp.0_17 ] [125])
        (plus:SI (reg:SI 3 r3 [orig:133 _29 ] [133])
            (const_int -3 [0xfffffffffffffffd]))) "../Drivers/CMSIS/Include/core_cm4.h":1863:109 7 {*arm_addsi3}
     (nil))
(insn 42 41 43 3 (set (reg:SI 12 ip [144])
        (const_int -1 [0xffffffffffffffff])) "../Drivers/CMSIS/Include/core_cm4.h":1867:30 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int -1 [0xffffffffffffffff])
        (nil)))
(insn 43 42 45 3 (set (reg:SI 12 ip [143])
        (ashift:SI (reg:SI 12 ip [144])
            (reg:SI 3 r3 [orig:125 iftmp.0_17 ] [125]))) "../Drivers/CMSIS/Include/core_cm4.h":1867:30 147 {*arm_shiftsi3}
     (expr_list:REG_EQUAL (ashift:SI (const_int -1 [0xffffffffffffffff])
            (reg:SI 3 r3 [orig:125 iftmp.0_17 ] [125]))
        (nil)))
(insn 45 43 115 3 (set (reg:SI 2 r2 [orig:136 _46 ] [136])
        (and:SI (not:SI (reg:SI 12 ip [143]))
            (reg/v:SI 2 r2 [orig:139 SubPriority ] [139]))) "../Drivers/CMSIS/Include/core_cm4.h":1867:30 100 {andsi_notsi_si}
     (nil))
(jump_insn 115 45 116 3 (set (pc)
        (label_ref 46)) 284 {*arm_jump}
     (nil)
 -> 46)
(barrier 116 115 106)
(code_label 106 116 105 4 9 (nil) [1 uses])
(note 105 106 6 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 6 105 7 4 (set (reg:SI 2 r2 [orig:136 _46 ] [136])
        (const_int 0 [0])) 728 {*thumb2_movsi_vfp}
     (nil))
(insn 7 6 46 4 (set (reg:SI 3 r3 [orig:125 iftmp.0_17 ] [125])
        (reg:SI 2 r2 [orig:136 _46 ] [136])) "../Drivers/CMSIS/Include/core_cm4.h":1863:109 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
(code_label 46 7 47 5 6 (nil) [1 uses])
(note 47 46 52 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(note 52 47 48 5 NOTE_INSN_DELETED)
(debug_insn 48 52 49 5 (var_location:SI SubPriorityBits (reg:SI 3 r3 [orig:125 iftmp.0_17 ] [125])) "../Drivers/CMSIS/Include/core_cm4.h":1863:23 -1
     (nil))
(debug_insn 49 48 50 5 (debug_marker) "../Drivers/CMSIS/Include/core_cm4.h":1865:3 -1
     (nil))
(insn 50 49 51 5 (set (reg:SI 12 ip [147])
        (const_int -1 [0xffffffffffffffff])) "../Drivers/CMSIS/Include/core_cm4.h":1866:30 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int -1 [0xffffffffffffffff])
        (nil)))
(insn 51 50 53 5 (set (reg:SI 12 ip [146])
        (ashift:SI (reg:SI 12 ip [147])
            (reg/v:SI 14 lr [orig:123 PreemptPriorityBits ] [123]))) "../Drivers/CMSIS/Include/core_cm4.h":1866:30 147 {*arm_shiftsi3}
     (expr_list:REG_EQUAL (ashift:SI (const_int -1 [0xffffffffffffffff])
            (reg/v:SI 14 lr [orig:123 PreemptPriorityBits ] [123]))
        (nil)))
(insn 53 51 54 5 (set (reg:SI 1 r1 [149])
        (and:SI (not:SI (reg:SI 12 ip [146]))
            (reg/v:SI 1 r1 [orig:138 PreemptPriority ] [138]))) "../Drivers/CMSIS/Include/core_cm4.h":1866:30 100 {andsi_notsi_si}
     (nil))
(insn 54 53 55 5 (set (reg:SI 1 r1 [150])
        (ashift:SI (reg:SI 1 r1 [149])
            (reg:SI 3 r3 [orig:125 iftmp.0_17 ] [125]))) "../Drivers/CMSIS/Include/core_cm4.h":1866:82 147 {*arm_shiftsi3}
     (nil))
(insn 55 54 56 5 (set (reg:SI 1 r1 [orig:130 _26 ] [130])
        (ior:SI (reg:SI 1 r1 [150])
            (reg:SI 2 r2 [orig:136 _46 ] [136]))) "../Drivers/CMSIS/Include/core_cm4.h":1866:102 106 {*iorsi3_insn}
     (nil))
(debug_insn 56 55 57 5 (var_location:SI PriorityGroup (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":195:3 -1
     (nil))
(debug_insn 57 56 58 5 (var_location:SI PreemptPriority (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":195:3 -1
     (nil))
(debug_insn 58 57 59 5 (var_location:SI SubPriority (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":195:3 -1
     (nil))
(debug_insn 59 58 60 5 (var_location:SI PreemptPriorityBits (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":195:3 -1
     (nil))
(debug_insn 60 59 61 5 (var_location:SI PriorityGroupTmp (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":195:3 -1
     (nil))
(debug_insn 61 60 62 5 (var_location:QI IRQn (reg:QI 0 r0 [orig:137 IRQn ] [137])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":195:3 -1
     (nil))
(debug_insn 62 61 63 5 (var_location:SI priority (reg:SI 1 r1 [orig:130 _26 ] [130])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":195:3 -1
     (nil))
(debug_insn 63 62 64 5 (debug_marker:BLK) "../Drivers/CMSIS/Include/core_cm4.h":1809:22 -1
     (nil))
(debug_insn 64 63 69 5 (debug_marker) "../Drivers/CMSIS/Include/core_cm4.h":1811:3 -1
     (nil))
(insn 69 64 70 5 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 0 r0 [orig:137 IRQn ] [137])
            (const_int 0 [0]))) "../Drivers/CMSIS/Include/core_cm4.h":1811:6 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 70 69 71 5 (set (pc)
        (if_then_else (lt (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 83)
            (pc))) "../Drivers/CMSIS/Include/core_cm4.h":1811:6 273 {arm_cond_branch}
     (int_list:REG_BR_PROB 440234148 (nil))
 -> 83)
(note 71 70 77 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(note 77 71 72 6 NOTE_INSN_DELETED)
(debug_insn 72 77 122 6 (debug_marker) "../Drivers/CMSIS/Include/core_cm4.h":1813:5 -1
     (nil))
(insn 122 72 75 6 (set (reg/f:SI 0 r0 [156])
        (plus:SI (reg/v:SI 0 r0 [orig:137 IRQn ] [137])
            (const_int -536870912 [0xffffffffe0000000]))) "../Drivers/CMSIS/Include/core_cm4.h":1813:46 7 {*arm_addsi3}
     (nil))
(insn 75 122 123 6 (set (reg:SI 1 r1 [154])
        (ashift:SI (reg:SI 1 r1 [orig:130 _26 ] [130])
            (const_int 4 [0x4]))) "../Drivers/CMSIS/Include/core_cm4.h":1813:48 147 {*arm_shiftsi3}
     (nil))
(insn 123 75 76 6 (set (reg/f:SI 0 r0 [156])
        (plus:SI (reg/f:SI 0 r0 [156])
            (const_int 57600 [0xe100]))) "../Drivers/CMSIS/Include/core_cm4.h":1813:46 7 {*arm_addsi3}
     (nil))
(insn 76 123 80 6 (set (reg:SI 1 r1 [orig:115 _7 ] [115])
        (zero_extend:SI (reg:QI 1 r1 [154]))) "../Drivers/CMSIS/Include/core_cm4.h":1813:48 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 80 76 117 6 (set (mem/v:QI (plus:SI (reg/f:SI 0 r0 [156])
                (const_int 768 [0x300])) [0 MEM[(struct NVIC_Type *)3758153984B].IP[_6]+0 S1 A8])
        (reg:QI 1 r1 [orig:115 _7 ] [115])) "../Drivers/CMSIS/Include/core_cm4.h":1813:46 263 {*arm_movqi_insn}
     (nil))
(jump_insn 117 80 118 6 (set (pc)
        (label_ref 101)) 284 {*arm_jump}
     (nil)
 -> 101)
(barrier 118 117 83)
(code_label 83 118 84 7 7 (nil) [1 uses])
(note 84 83 87 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(note 87 84 89 7 NOTE_INSN_DELETED)
(note 89 87 93 7 NOTE_INSN_DELETED)
(note 93 89 85 7 NOTE_INSN_DELETED)
(debug_insn 85 93 119 7 (debug_marker) "../Drivers/CMSIS/Include/core_cm4.h":1817:5 -1
     (nil))
(insn 119 85 88 7 (set (reg/f:SI 3 r3 [164])
        (const_int -536810244 [0xffffffffe000ecfc])) "../Drivers/CMSIS/Include/core_cm4.h":1817:46 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int -536810244 [0xffffffffe000ecfc])
        (nil)))
(insn 88 119 91 7 (set (reg:SI 0 r0 [160])
        (and:SI (reg/v:SI 0 r0 [orig:137 IRQn ] [137])
            (const_int 15 [0xf]))) "../Drivers/CMSIS/Include/core_cm4.h":1817:32 90 {*arm_andsi3_insn}
     (nil))
(insn 91 88 120 7 (set (reg:SI 1 r1 [162])
        (ashift:SI (reg:SI 1 r1 [orig:130 _26 ] [130])
            (const_int 4 [0x4]))) "../Drivers/CMSIS/Include/core_cm4.h":1817:48 147 {*arm_shiftsi3}
     (nil))
(insn 120 91 92 7 (set (reg/f:SI 3 r3 [164])
        (plus:SI (reg/f:SI 3 r3 [164])
            (reg:SI 0 r0 [160]))) "../Drivers/CMSIS/Include/core_cm4.h":1817:46 7 {*arm_addsi3}
     (nil))
(insn 92 120 96 7 (set (reg:SI 1 r1 [orig:121 _13 ] [121])
        (zero_extend:SI (reg:QI 1 r1 [162]))) "../Drivers/CMSIS/Include/core_cm4.h":1817:48 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 96 92 99 7 (set (mem/v:QI (plus:SI (reg/f:SI 3 r3 [164])
                (const_int 24 [0x18])) [0 MEM[(struct SCB_Type *)3758157056B].SHP[_12]+0 S1 A8])
        (reg:QI 1 r1 [orig:121 _13 ] [121])) "../Drivers/CMSIS/Include/core_cm4.h":1817:46 263 {*arm_movqi_insn}
     (nil))
(debug_insn 99 96 100 7 (var_location:QI IRQn (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":195:3 -1
     (nil))
(debug_insn 100 99 101 7 (var_location:SI priority (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":195:3 -1
     (nil))
(code_label 101 100 102 8 5 (nil) [1 uses])
(note 102 101 125 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(note 125 102 126 NOTE_INSN_DELETED)
(note 126 125 0 NOTE_INSN_DELETED)

;; Function HAL_NVIC_EnableIRQ (HAL_NVIC_EnableIRQ, funcdef_no=331, decl_uid=7662, cgraph_uid=335, symbol_order=334)


********** Local #1: **********

	   Spilling non-eliminable hard regs: 13
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 15:  (0) =l  (1) 0 {*movsi_compare0}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
            alt=2: Bad operand -- refuse
            alt=3: Bad operand -- refuse
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 27:  (0) l  (1) mi {*thumb2_movsi_vfp}
            1 Matching alt: reject+=2
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
          alt=0,overall=17,losers=2,rld_nregs=2
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 21:  (0) l  (1) l  (2) M {*arm_shiftsi3}
          alt=0,overall=0,losers=0,rld_nregs=0
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=9,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
            Staticly defined alt reject+=6
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=15,losers=1 -- refuse
	 Choosing alt 0 in insn 24:  (0) =r  (1) %r  (2) I {*arm_andsi3_insn}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 25:  (0) r  (1) I {*thumb2_movsi_vfp}
          alt=0,overall=6,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 26:  (0) r  (1) r  (2) r {*arm_shiftsi3}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=6,overall=22,losers=2 -- refuse
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 28:  (0) m  (1) l {*thumb2_movsi_vfp}
	   Spilling non-eliminable hard regs: 13

********** Inheritance #1: **********

EBB 2 3
EBB 4

********** Pseudo live ranges #1: **********

  BB 4
  BB 3
   Insn 30: point = 0, n_alt = -1
   Insn 28: point = 0, n_alt = 7
   Insn 26: point = 1, n_alt = 3
   Insn 25: point = 3, n_alt = 1
   Insn 24: point = 4, n_alt = 0
   Insn 21: point = 6, n_alt = 1
   Insn 27: point = 7, n_alt = 5
   Insn 19: point = 8, n_alt = -1
  BB 2
   Insn 16: point = 9, n_alt = -1
   Insn 15: point = 9, n_alt = 0
   Insn 36: point = 11, n_alt = -2
 r117: [0..6]
 r118: [0..1]
 r119: [5..9]
 r124: [2..4]
 r125: [2..3]
 r126: [0..7]
 r127: [10..11]
Compressing live ranges: from 12 to 8 - 66%
Ranges after the compression:
 r117: [0..5]
 r118: [0..1]
 r119: [4..5]
 r124: [2..3]
 r125: [2..3]
 r126: [0..5]
 r127: [6..7]

********** Assignment #1: **********


********** Undoing inheritance #1: **********


********** Local #2: **********

	   Spilling non-eliminable hard regs: 13
	   Spilling non-eliminable hard regs: 13
New elimination table:
Can eliminate 103 to 13 (offset=0, prev_offset=0)
Can't eliminate 103 to 102 (offset=0, prev_offset=0)
Can't eliminate 103 to 11 (offset=0, prev_offset=0)
Can eliminate 103 to 7 (offset=0, prev_offset=0)
Can eliminate 102 to 13 (offset=0, prev_offset=0)
Can't eliminate 102 to 11 (offset=0, prev_offset=0)
Can eliminate 102 to 7 (offset=0, prev_offset=0)
changing reg in insn 21
changing reg in insn 28
changing reg in insn 26
changing reg in insn 28
changing reg in insn 15
changing reg in insn 24
changing reg in insn 21
changing reg in insn 24
changing reg in insn 26
changing reg in insn 26
changing reg in insn 25
changing reg in insn 26
changing reg in insn 27
changing reg in insn 28
changing reg in insn 36
changing reg in insn 15
changing reg in insn 15
deleting insn with uid = 36.


try_optimize_cfg iteration 1

starting the processing of deferred insns
ending the processing of deferred insns
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 5 n_edges 5 count 5 (    1)
df_worklist_dataflow_doublequeue: n_basic_blocks 5 n_edges 5 count 5 (    1)


HAL_NVIC_EnableIRQ

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;;  exit block uses 	 13 [sp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 100 [cc]
;;  ref usage 	r0={4d,7u,1e} r1={2d,1u} r2={2d,1u} r3={2d,1u} r13={1d,4u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={1d,1u} 
;;    total ref usage 45{29d,15u,1e} in 19{19 regular + 0 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)
(note 4 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 4 3 2 NOTE_INSN_DELETED)
(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 6 3 7 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":210:3 -1
     (nil))
(debug_insn 7 6 8 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":213:3 -1
     (nil))
(debug_insn 8 7 9 2 (var_location:QI IRQn (reg:QI 0 r0 [127])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":213:3 -1
     (nil))
(debug_insn 9 8 10 2 (debug_marker:BLK) "../Drivers/CMSIS/Include/core_cm4.h":1679:22 -1
     (nil))
(debug_insn 10 9 15 2 (debug_marker) "../Drivers/CMSIS/Include/core_cm4.h":1681:3 -1
     (nil))
(insn 15 10 16 2 (parallel [
            (set (reg:CC 100 cc)
                (compare:CC (reg:SI 0 r0 [127])
                    (const_int 0 [0])))
            (set (reg/v:SI 0 r0 [orig:119 IRQn ] [119])
                (reg:SI 0 r0 [127]))
        ]) "../Drivers/CMSIS/Include/core_cm4.h":1681:6 260 {*movsi_compare0}
     (nil))
(jump_insn 16 15 17 2 (set (pc)
        (if_then_else (lt (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 34)
            (pc))) "../Drivers/CMSIS/Include/core_cm4.h":1681:6 273 {arm_cond_branch}
     (int_list:REG_BR_PROB 440234148 (nil))
 -> 34)
(note 17 16 23 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(note 23 17 18 3 NOTE_INSN_DELETED)
(debug_insn 18 23 19 3 (debug_marker) "../Drivers/CMSIS/Include/core_cm4.h":1683:5 -1
     (nil))
(insn 19 18 20 3 (parallel [
            (asm_operands/v ("") ("") 0 []
                 []
                 [] ../Drivers/CMSIS/Include/core_cm4.h:1683)
            (clobber (mem:BLK (scratch) [0  A8]))
        ]) "../Drivers/CMSIS/Include/core_cm4.h":1683:5 -1
     (nil))
(debug_insn 20 19 27 3 (debug_marker) "../Drivers/CMSIS/Include/core_cm4.h":1684:5 -1
     (nil))
(insn 27 20 21 3 (set (reg/f:SI 2 r2 [126])
        (const_int -536813312 [0xffffffffe000e100])) "../Drivers/CMSIS/Include/core_cm4.h":1684:43 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int -536813312 [0xffffffffe000e100])
        (nil)))
(insn 21 27 24 3 (set (reg:SI 1 r1 [orig:117 _7 ] [117])
        (lshiftrt:SI (reg/v:SI 0 r0 [orig:119 IRQn ] [119])
            (const_int 5 [0x5]))) "../Drivers/CMSIS/Include/core_cm4.h":1684:34 147 {*arm_shiftsi3}
     (nil))
(insn 24 21 25 3 (set (reg:SI 0 r0 [124])
        (and:SI (reg/v:SI 0 r0 [orig:119 IRQn ] [119])
            (const_int 31 [0x1f]))) "../Drivers/CMSIS/Include/core_cm4.h":1684:81 90 {*arm_andsi3_insn}
     (nil))
(insn 25 24 26 3 (set (reg:SI 3 r3 [125])
        (const_int 1 [0x1])) "../Drivers/CMSIS/Include/core_cm4.h":1684:45 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1 [0x1])
        (nil)))
(insn 26 25 28 3 (set (reg:SI 0 r0 [orig:118 _8 ] [118])
        (ashift:SI (reg:SI 3 r3 [125])
            (reg:SI 0 r0 [124]))) "../Drivers/CMSIS/Include/core_cm4.h":1684:45 147 {*arm_shiftsi3}
     (expr_list:REG_EQUAL (ashift:SI (const_int 1 [0x1])
            (reg:SI 0 r0 [124]))
        (nil)))
(insn 28 26 29 3 (set (mem/v:SI (plus:SI (mult:SI (reg:SI 1 r1 [orig:117 _7 ] [117])
                    (const_int 4 [0x4]))
                (reg/f:SI 2 r2 [126])) [1 MEM[(struct NVIC_Type *)3758153984B].ISER[_7]+0 S4 A32])
        (reg:SI 0 r0 [orig:118 _8 ] [118])) "../Drivers/CMSIS/Include/core_cm4.h":1684:43 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 29 28 30 3 (debug_marker) "../Drivers/CMSIS/Include/core_cm4.h":1685:5 -1
     (nil))
(insn 30 29 33 3 (parallel [
            (asm_operands/v ("") ("") 0 []
                 []
                 [] ../Drivers/CMSIS/Include/core_cm4.h:1685)
            (clobber (mem:BLK (scratch) [0  A8]))
        ]) "../Drivers/CMSIS/Include/core_cm4.h":1685:5 -1
     (nil))
(debug_insn 33 30 34 3 (var_location:QI IRQn (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":213:3 -1
     (nil))
(code_label 34 33 35 4 13 (nil) [1 uses])
(note 35 34 38 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(note 38 35 39 NOTE_INSN_DELETED)
(note 39 38 0 NOTE_INSN_DELETED)

;; Function HAL_NVIC_DisableIRQ (HAL_NVIC_DisableIRQ, funcdef_no=332, decl_uid=7664, cgraph_uid=336, symbol_order=335)


********** Local #1: **********

	   Spilling non-eliminable hard regs: 13
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 15:  (0) =l  (1) 0 {*movsi_compare0}
            1 Matching alt: reject+=2
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
          alt=0,overall=17,losers=2,rld_nregs=2
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 19:  (0) l  (1) l  (2) M {*arm_shiftsi3}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
            alt=2: Bad operand -- refuse
            alt=3: Bad operand -- refuse
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 25:  (0) l  (1) mi {*thumb2_movsi_vfp}
          alt=0,overall=0,losers=0,rld_nregs=0
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=9,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
            Staticly defined alt reject+=6
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=15,losers=1 -- refuse
	 Choosing alt 0 in insn 22:  (0) =r  (1) %r  (2) I {*arm_andsi3_insn}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 23:  (0) r  (1) I {*thumb2_movsi_vfp}
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
          alt=1,overall=9,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=9,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=9,losers=1 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=6,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=8,overall=9,losers=1 -- refuse
            alt=9: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=10,overall=9,losers=1 -- refuse
            alt=11: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=13,overall=9,losers=1 -- refuse
            alt=14: Bad operand -- refuse
            Staticly defined alt reject+=6
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=15,overall=15,losers=1 -- refuse
	 Choosing alt 2 in insn 26:  (0) l  (1) 0  (2) Py {*arm_addsi3}
          alt=0,overall=6,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 24:  (0) r  (1) r  (2) r {*arm_shiftsi3}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=6,overall=22,losers=2 -- refuse
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 27:  (0) m  (1) l {*thumb2_movsi_vfp}
	   Spilling non-eliminable hard regs: 13

********** Inheritance #1: **********

EBB 2 3
EBB 4

********** Pseudo live ranges #1: **********

  BB 4
  BB 3
   Insn 35: point = 0, n_alt = -1
   Insn 31: point = 0, n_alt = -1
   Insn 27: point = 0, n_alt = 7
   Insn 24: point = 1, n_alt = 3
   Insn 26: point = 3, n_alt = 2
   Insn 23: point = 5, n_alt = 1
   Insn 22: point = 6, n_alt = 0
   Insn 25: point = 8, n_alt = 5
   Insn 19: point = 9, n_alt = 1
  BB 2
   Insn 16: point = 11, n_alt = -1
   Insn 15: point = 11, n_alt = 0
   Insn 41: point = 13, n_alt = -2
 r117: [4..9]
 r118: [0..1]
 r119: [7..11]
 r124: [2..6]
 r125: [2..5]
 r126: [0..8]
 r127: [0..3]
 r128: [12..13]
Compressing live ranges: from 14 to 10 - 71%
Ranges after the compression:
 r117: [4..7]
 r118: [0..1]
 r119: [6..7]
 r124: [2..5]
 r125: [2..5]
 r126: [0..7]
 r127: [0..3]
 r128: [8..9]

********** Assignment #1: **********


********** Undoing inheritance #1: **********


********** Local #2: **********

	   Spilling non-eliminable hard regs: 13
	   Spilling non-eliminable hard regs: 13
New elimination table:
Can eliminate 103 to 13 (offset=0, prev_offset=0)
Can't eliminate 103 to 102 (offset=0, prev_offset=0)
Can't eliminate 103 to 11 (offset=0, prev_offset=0)
Can eliminate 103 to 7 (offset=0, prev_offset=0)
Can eliminate 102 to 13 (offset=0, prev_offset=0)
Can't eliminate 102 to 11 (offset=0, prev_offset=0)
Can eliminate 102 to 7 (offset=0, prev_offset=0)
changing reg in insn 19
changing reg in insn 26
changing reg in insn 24
changing reg in insn 27
changing reg in insn 15
changing reg in insn 22
changing reg in insn 19
changing reg in insn 22
changing reg in insn 24
changing reg in insn 24
changing reg in insn 23
changing reg in insn 24
changing reg in insn 25
changing reg in insn 27
changing reg in insn 26
changing reg in insn 27
changing reg in insn 41
changing reg in insn 15
changing reg in insn 15
deleting insn with uid = 41.


try_optimize_cfg iteration 1

starting the processing of deferred insns
ending the processing of deferred insns
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 5 n_edges 5 count 5 (    1)
df_worklist_dataflow_doublequeue: n_basic_blocks 5 n_edges 5 count 5 (    1)


HAL_NVIC_DisableIRQ

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;;  exit block uses 	 13 [sp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 100 [cc]
;;  ref usage 	r0={4d,7u,1e} r1={2d,1u} r2={2d,1u} r3={3d,2u} r13={1d,4u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={1d,1u} 
;;    total ref usage 47{30d,16u,1e} in 24{24 regular + 0 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)
(note 4 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 4 3 2 NOTE_INSN_DELETED)
(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 6 3 7 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":226:3 -1
     (nil))
(debug_insn 7 6 8 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":229:3 -1
     (nil))
(debug_insn 8 7 9 2 (var_location:QI IRQn (reg:QI 0 r0 [128])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":229:3 -1
     (nil))
(debug_insn 9 8 10 2 (debug_marker:BLK) "../Drivers/CMSIS/Include/core_cm4.h":1717:22 -1
     (nil))
(debug_insn 10 9 15 2 (debug_marker) "../Drivers/CMSIS/Include/core_cm4.h":1719:3 -1
     (nil))
(insn 15 10 16 2 (parallel [
            (set (reg:CC 100 cc)
                (compare:CC (reg:SI 0 r0 [128])
                    (const_int 0 [0])))
            (set (reg/v:SI 0 r0 [orig:119 IRQn ] [119])
                (reg:SI 0 r0 [128]))
        ]) "../Drivers/CMSIS/Include/core_cm4.h":1719:6 260 {*movsi_compare0}
     (nil))
(jump_insn 16 15 17 2 (set (pc)
        (if_then_else (lt (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 39)
            (pc))) "../Drivers/CMSIS/Include/core_cm4.h":1719:6 273 {arm_cond_branch}
     (int_list:REG_BR_PROB 440234148 (nil))
 -> 39)
(note 17 16 21 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(note 21 17 18 3 NOTE_INSN_DELETED)
(debug_insn 18 21 19 3 (debug_marker) "../Drivers/CMSIS/Include/core_cm4.h":1721:5 -1
     (nil))
(insn 19 18 25 3 (set (reg:SI 3 r3 [orig:117 _7 ] [117])
        (lshiftrt:SI (reg/v:SI 0 r0 [orig:119 IRQn ] [119])
            (const_int 5 [0x5]))) "../Drivers/CMSIS/Include/core_cm4.h":1721:34 147 {*arm_shiftsi3}
     (nil))
(insn 25 19 22 3 (set (reg/f:SI 1 r1 [126])
        (const_int -536813312 [0xffffffffe000e100])) "../Drivers/CMSIS/Include/core_cm4.h":1721:43 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int -536813312 [0xffffffffe000e100])
        (nil)))
(insn 22 25 23 3 (set (reg:SI 0 r0 [124])
        (and:SI (reg/v:SI 0 r0 [orig:119 IRQn ] [119])
            (const_int 31 [0x1f]))) "../Drivers/CMSIS/Include/core_cm4.h":1721:81 90 {*arm_andsi3_insn}
     (nil))
(insn 23 22 26 3 (set (reg:SI 2 r2 [125])
        (const_int 1 [0x1])) "../Drivers/CMSIS/Include/core_cm4.h":1721:45 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1 [0x1])
        (nil)))
(insn 26 23 24 3 (set (reg:SI 3 r3 [127])
        (plus:SI (reg:SI 3 r3 [orig:117 _7 ] [117])
            (const_int 32 [0x20]))) "../Drivers/CMSIS/Include/core_cm4.h":1721:43 7 {*arm_addsi3}
     (nil))
(insn 24 26 27 3 (set (reg:SI 0 r0 [orig:118 _8 ] [118])
        (ashift:SI (reg:SI 2 r2 [125])
            (reg:SI 0 r0 [124]))) "../Drivers/CMSIS/Include/core_cm4.h":1721:45 147 {*arm_shiftsi3}
     (expr_list:REG_EQUAL (ashift:SI (const_int 1 [0x1])
            (reg:SI 0 r0 [124]))
        (nil)))
(insn 27 24 28 3 (set (mem/v:SI (plus:SI (mult:SI (reg:SI 3 r3 [127])
                    (const_int 4 [0x4]))
                (reg/f:SI 1 r1 [126])) [1 MEM[(struct NVIC_Type *)3758153984B].ICER[_7]+0 S4 A32])
        (reg:SI 0 r0 [orig:118 _8 ] [118])) "../Drivers/CMSIS/Include/core_cm4.h":1721:43 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 28 27 29 3 (debug_marker) "../Drivers/CMSIS/Include/core_cm4.h":1722:5 -1
     (nil))
(debug_insn 29 28 30 3 (debug_marker:BLK) "../Drivers/CMSIS/Include/cmsis_gcc.h":944:27 -1
     (nil))
(debug_insn 30 29 31 3 (debug_marker) "../Drivers/CMSIS/Include/cmsis_gcc.h":946:3 -1
     (nil))
(insn 31 30 32 3 (parallel [
            (asm_operands/v ("dsb 0xF") ("") 0 []
                 []
                 [] ../Drivers/CMSIS/Include/cmsis_gcc.h:946)
            (clobber (mem:BLK (scratch) [0  A8]))
        ]) "../Drivers/CMSIS/Include/cmsis_gcc.h":946:3 -1
     (nil))
(debug_insn 32 31 33 3 (debug_marker) "../Drivers/CMSIS/Include/core_cm4.h":1723:5 -1
     (nil))
(debug_insn 33 32 34 3 (debug_marker:BLK) "../Drivers/CMSIS/Include/cmsis_gcc.h":933:27 -1
     (nil))
(debug_insn 34 33 35 3 (debug_marker) "../Drivers/CMSIS/Include/cmsis_gcc.h":935:3 -1
     (nil))
(insn 35 34 38 3 (parallel [
            (asm_operands/v ("isb 0xF") ("") 0 []
                 []
                 [] ../Drivers/CMSIS/Include/cmsis_gcc.h:935)
            (clobber (mem:BLK (scratch) [0  A8]))
        ]) "../Drivers/CMSIS/Include/cmsis_gcc.h":935:3 -1
     (nil))
(debug_insn 38 35 39 3 (var_location:QI IRQn (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":229:3 -1
     (nil))
(code_label 39 38 40 4 17 (nil) [1 uses])
(note 40 39 43 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(note 43 40 44 NOTE_INSN_DELETED)
(note 44 43 0 NOTE_INSN_DELETED)

;; Function HAL_NVIC_SystemReset (HAL_NVIC_SystemReset, funcdef_no=333, decl_uid=7666, cgraph_uid=337, symbol_order=336) (executed once)


********** Local #1: **********

	   Spilling non-eliminable hard regs: 13
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
            alt=2: Bad operand -- refuse
            alt=3: Bad operand -- refuse
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 12:  (0) l  (1) mi {*thumb2_movsi_vfp}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
            alt=2: Bad operand -- refuse
            alt=3: Bad operand -- refuse
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 37:  (0) l  (1) mi {*thumb2_movsi_vfp}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
            alt=2: Bad operand -- refuse
            alt=3: Bad operand -- refuse
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 13:  (0) l  (1) mi {*thumb2_movsi_vfp}
          alt=0,overall=0,losers=0,rld_nregs=0
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=9,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
            Staticly defined alt reject+=6
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=15,losers=1 -- refuse
	 Choosing alt 0 in insn 14:  (0) =r  (1) %r  (2) I {*arm_andsi3_insn}
            alt=0: Bad operand -- refuse
          alt=1,overall=6,losers=1,rld_nregs=1
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
            alt=0: Bad operand -- refuse
          alt=1,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 38
	 Choosing alt 1 in insn 38:  (0) l  (1) 0  (2) l {*iorsi3_insn}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=6,overall=22,losers=2 -- refuse
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 18:  (0) m  (1) l {*thumb2_movsi_vfp}
	   Spilling non-eliminable hard regs: 13

********** Inheritance #1: **********

EBB 2
EBB 3

********** Pseudo live ranges #1: **********

  BB 3
   Insn 34: point = 0, n_alt = -1
   Insn 26: point = 0, n_alt = -1
  BB 2
   Insn 22: point = 0, n_alt = -1
   Insn 18: point = 0, n_alt = 7
   Insn 38: point = 1, n_alt = 1
   Insn 14: point = 3, n_alt = 0
   Insn 13: point = 5, n_alt = 5
   Insn 37: point = 6, n_alt = 5
   Insn 12: point = 7, n_alt = 5
   Insn 10: point = 8, n_alt = -1
 r113: [4..5]
 r115: [0..6]
 r116: [0..7]
 r117: [2..3]
Compressing live ranges: from 8 to 4 - 50%
Ranges after the compression:
 r113: [2..3]
 r115: [0..3]
 r116: [0..3]
 r117: [0..1]

********** Assignment #1: **********


********** Undoing inheritance #1: **********


********** Local #2: **********

	   Spilling non-eliminable hard regs: 13
	   Spilling non-eliminable hard regs: 13
New elimination table:
Can eliminate 103 to 13 (offset=0, prev_offset=0)
Can't eliminate 103 to 102 (offset=0, prev_offset=0)
Can't eliminate 103 to 11 (offset=0, prev_offset=0)
Can eliminate 103 to 7 (offset=0, prev_offset=0)
Can eliminate 102 to 13 (offset=0, prev_offset=0)
Can't eliminate 102 to 11 (offset=0, prev_offset=0)
Can eliminate 102 to 7 (offset=0, prev_offset=0)
changing reg in insn 13
changing reg in insn 14
changing reg in insn 38
changing reg in insn 37
changing reg in insn 18
changing reg in insn 12
changing reg in insn 18
changing reg in insn 13
changing reg in insn 14


try_optimize_cfg iteration 1

starting the processing of deferred insns
ending the processing of deferred insns
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 4 n_edges 3 count 4 (    1)
df_worklist_dataflow_doublequeue: n_basic_blocks 4 n_edges 3 count 5 (  1.2)


HAL_NVIC_SystemReset

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;;  exit block uses 	 13 [sp]
;;  regs ever live 	 1 [r1] 2 [r2] 3 [r3]
;;  ref usage 	r0={1d} r1={2d,2u} r2={3d,2u} r3={3d,2u} r13={1d,3u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} 
;;    total ref usage 36{27d,9u,0e} in 22{22 regular + 0 call} insns.
(note 1 0 3 NOTE_INSN_DELETED)
(note 3 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 3 15 2 NOTE_INSN_FUNCTION_BEG)
(note 15 2 5 2 NOTE_INSN_DELETED)
(debug_insn 5 15 6 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":239:3 -1
     (nil))
(debug_insn 6 5 7 2 (debug_marker:BLK) "../Drivers/CMSIS/Include/core_cm4.h":1933:34 -1
     (nil))
(debug_insn 7 6 8 2 (debug_marker) "../Drivers/CMSIS/Include/core_cm4.h":1935:3 -1
     (nil))
(debug_insn 8 7 9 2 (debug_marker:BLK) "../Drivers/CMSIS/Include/cmsis_gcc.h":944:27 -1
     (nil))
(debug_insn 9 8 10 2 (debug_marker) "../Drivers/CMSIS/Include/cmsis_gcc.h":946:3 -1
     (nil))
(insn 10 9 11 2 (parallel [
            (asm_operands/v ("dsb 0xF") ("") 0 []
                 []
                 [] ../Drivers/CMSIS/Include/cmsis_gcc.h:946)
            (clobber (mem:BLK (scratch) [0  A8]))
        ]) "../Drivers/CMSIS/Include/cmsis_gcc.h":946:3 -1
     (nil))
(debug_insn 11 10 12 2 (debug_marker) "../Drivers/CMSIS/Include/core_cm4.h":1937:3 -1
     (nil))
(insn 12 11 37 2 (set (reg/f:SI 1 r1 [116])
        (const_int -536810240 [0xffffffffe000ed00])) "../Drivers/CMSIS/Include/core_cm4.h":1938:32 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int -536810240 [0xffffffffe000ed00])
        (nil)))
(insn 37 12 13 2 (set (reg:SI 3 r3 [orig:115 _4 ] [115])
        (const_int 100270084 [0x5fa0004])) "../Drivers/CMSIS/Include/core_cm4.h":1937:17 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 100270084 [0x5fa0004])
        (nil)))
(insn 13 37 14 2 (set (reg:SI 2 r2 [orig:113 _2 ] [113])
        (mem/v:SI (plus:SI (reg/f:SI 1 r1 [116])
                (const_int 12 [0xc])) [1 MEM[(struct SCB_Type *)3758157056B].AIRCR+0 S4 A32])) "../Drivers/CMSIS/Include/core_cm4.h":1938:32 728 {*thumb2_movsi_vfp}
     (nil))
(insn 14 13 38 2 (set (reg:SI 2 r2 [117])
        (and:SI (reg:SI 2 r2 [orig:113 _2 ] [113])
            (const_int 1792 [0x700]))) "../Drivers/CMSIS/Include/core_cm4.h":1938:40 90 {*arm_andsi3_insn}
     (nil))
(insn 38 14 18 2 (set (reg:SI 3 r3 [orig:115 _4 ] [115])
        (ior:SI (reg:SI 3 r3 [orig:115 _4 ] [115])
            (reg:SI 2 r2 [117]))) "../Drivers/CMSIS/Include/core_cm4.h":1937:17 106 {*iorsi3_insn}
     (nil))
(insn 18 38 19 2 (set (mem/v:SI (plus:SI (reg/f:SI 1 r1 [116])
                (const_int 12 [0xc])) [1 MEM[(struct SCB_Type *)3758157056B].AIRCR+0 S4 A32])
        (reg:SI 3 r3 [orig:115 _4 ] [115])) "../Drivers/CMSIS/Include/core_cm4.h":1937:15 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 19 18 20 2 (debug_marker) "../Drivers/CMSIS/Include/core_cm4.h":1940:3 -1
     (nil))
(debug_insn 20 19 21 2 (debug_marker:BLK) "../Drivers/CMSIS/Include/cmsis_gcc.h":944:27 -1
     (nil))
(debug_insn 21 20 22 2 (debug_marker) "../Drivers/CMSIS/Include/cmsis_gcc.h":946:3 -1
     (nil))
(insn 22 21 28 2 (parallel [
            (asm_operands/v ("dsb 0xF") ("") 0 []
                 []
                 [] ../Drivers/CMSIS/Include/cmsis_gcc.h:946)
            (clobber (mem:BLK (scratch) [0  A8]))
        ]) "../Drivers/CMSIS/Include/cmsis_gcc.h":946:3 -1
     (nil))
(code_label 28 22 23 3 22 (nil) [1 uses])
(note 23 28 24 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(debug_insn 24 23 25 3 (debug_marker) "../Drivers/CMSIS/Include/core_cm4.h":1942:3 -1
     (nil))
(debug_insn 25 24 26 3 (debug_marker) "../Drivers/CMSIS/Include/core_cm4.h":1944:5 -1
     (nil))
(insn 26 25 27 3 (parallel [
            (asm_input/v ("nop") ../Drivers/CMSIS/Include/core_cm4.h:1944)
            (clobber (mem:BLK (scratch) [0  A8]))
        ]) "../Drivers/CMSIS/Include/core_cm4.h":1944:5 -1
     (nil))
(debug_insn 27 26 34 3 (debug_marker) "../Drivers/CMSIS/Include/core_cm4.h":1942:8 -1
     (nil))
(jump_insn 34 27 35 3 (set (pc)
        (label_ref 28)) 284 {*arm_jump}
     (nil)
 -> 28)
(barrier 35 34 40)
(note 40 35 0 NOTE_INSN_DELETED)

;; Function HAL_SYSTICK_Config (HAL_SYSTICK_Config, funcdef_no=334, decl_uid=7668, cgraph_uid=338, symbol_order=337)


********** Local #1: **********

	   Spilling non-eliminable hard regs: 13
New elimination table:
Can eliminate 103 to 13 (offset=4, prev_offset=0)
Can't eliminate 103 to 102 (offset=4, prev_offset=0)
Can't eliminate 103 to 11 (offset=4, prev_offset=0)
Can eliminate 103 to 7 (offset=4, prev_offset=0)
Can eliminate 102 to 13 (offset=0, prev_offset=0)
Can't eliminate 102 to 11 (offset=0, prev_offset=0)
Can eliminate 102 to 7 (offset=0, prev_offset=0)
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
          alt=1,overall=9,losers=1,rld_nregs=1
            alt=2: Bad operand -- refuse
            alt=3: Bad operand -- refuse
          alt=4,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=9,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=9,losers=1 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=6,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=8,overall=9,losers=1 -- refuse
            alt=9: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=10,overall=9,losers=1 -- refuse
            alt=11: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=13,overall=9,losers=1 -- refuse
            alt=14: Bad operand -- refuse
            Staticly defined alt reject+=6
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=15,overall=15,losers=1 -- refuse
	 Choosing alt 4 in insn 12:  (0) r  (1) rk  (2) rI {*arm_addsi3}
            alt=0: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=1,overall=9,losers=1,rld_nregs=1
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=2,overall=9,losers=1,rld_nregs=1
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 15:  (0) r  (1) I {*arm_cmpsi_insn}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 19:  (0) r  (1) I {*thumb2_movsi_vfp}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
            alt=2: Bad operand -- refuse
            alt=3: Bad operand -- refuse
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 27:  (0) l  (1) mi {*thumb2_movsi_vfp}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 35:  (0) r  (1) I {*thumb2_movsi_vfp}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 28:  (0) r  (1) I {*thumb2_movsi_vfp}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=6,overall=22,losers=2 -- refuse
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 20:  (0) m  (1) l {*thumb2_movsi_vfp}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 39:  (0) r  (1) I {*thumb2_movsi_vfp}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=1,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
          alt=6,overall=12,losers=2,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=7,overall=21,losers=2 -- refuse
          alt=8,overall=0,losers=0,rld_nregs=0
	 Choosing alt 8 in insn 30:  (0) m  (1) r {*arm_movqi_insn}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=6,overall=22,losers=2 -- refuse
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 36:  (0) m  (1) l {*thumb2_movsi_vfp}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=6,overall=22,losers=2 -- refuse
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 40:  (0) m  (1) l {*thumb2_movsi_vfp}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 5:  (0) r  (1) I {*thumb2_movsi_vfp}
	   Spilling non-eliminable hard regs: 13

********** Inheritance #1: **********

EBB 2 3
EBB 4
EBB 5

********** Pseudo live ranges #1: **********

  BB 5
   Insn 49: point = 0, n_alt = -1
   Insn 48: point = 0, n_alt = -2
  BB 3
   Insn 56: point = 2, n_alt = -1
   Insn 40: point = 2, n_alt = 7
   Insn 36: point = 3, n_alt = 7
   Insn 4: point = 4, n_alt = -2
   Insn 30: point = 5, n_alt = 8
   Insn 39: point = 6, n_alt = 1
   Insn 20: point = 7, n_alt = 7
   Insn 28: point = 8, n_alt = 1
   Insn 35: point = 9, n_alt = 1
   Insn 27: point = 10, n_alt = 5
   Insn 19: point = 11, n_alt = 1
  BB 4
   Insn 5: point = 13, n_alt = 1
  BB 2
   Insn 16: point = 14, n_alt = -1
   Insn 15: point = 14, n_alt = 3
   Insn 12: point = 14, n_alt = 4
   Insn 55: point = 16, n_alt = -2
 r113: [14..14] [7..12]
 r114: [13..13] [0..4]
 r116: [2..11]
 r117: [5..10]
 r118: [5..8]
 r121: [3..9]
 r123: [2..6]
 r125: [15..16]
Compressing live ranges: from 17 to 10 - 58%
Ranges after the compression:
 r113: [7..7] [4..5]
 r114: [6..6] [0..1]
 r116: [0..5]
 r117: [2..5]
 r118: [2..5]
 r121: [0..5]
 r123: [0..3]
 r125: [8..9]

********** Assignment #1: **********


********** Undoing inheritance #1: **********


********** Local #2: **********

	   Spilling non-eliminable hard regs: 13
	   Spilling non-eliminable hard regs: 13
New elimination table:
Can eliminate 103 to 13 (offset=4, prev_offset=4)
Can't eliminate 103 to 102 (offset=4, prev_offset=0)
Can't eliminate 103 to 11 (offset=4, prev_offset=0)
Can eliminate 103 to 7 (offset=4, prev_offset=0)
Can eliminate 102 to 13 (offset=0, prev_offset=0)
Can't eliminate 102 to 11 (offset=0, prev_offset=0)
Can eliminate 102 to 7 (offset=0, prev_offset=0)
changing reg in insn 12
changing reg in insn 20
changing reg in insn 15
changing reg in insn 4
changing reg in insn 5
changing reg in insn 48
changing reg in insn 19
changing reg in insn 40
changing reg in insn 36
changing reg in insn 20
changing reg in insn 27
changing reg in insn 30
changing reg in insn 28
changing reg in insn 35
changing reg in insn 4
changing reg in insn 36
changing reg in insn 39
changing reg in insn 40
changing reg in insn 55
changing reg in insn 12
changing reg in insn 9
deleting insn with uid = 55.
deleting insn with uid = 48.


try_optimize_cfg iteration 1

starting the processing of deferred insns
ending the processing of deferred insns
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 6 n_edges 6 count 6 (    1)
df_worklist_dataflow_doublequeue: n_basic_blocks 6 n_edges 6 count 6 (    1)


HAL_SYSTICK_Config

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;;  exit block uses 	 0 [r0] 13 [sp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 12 [ip] 100 [cc]
;;  ref usage 	r0={4d,6u} r1={2d,1u} r2={2d,2u} r3={2d,3u} r4={1d,1u} r12={1d,1u} r13={1d,5u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={1d,1u} 
;;    total ref usage 51{31d,20u,0e} in 33{33 regular + 0 call} insns.
(note 1 0 6 NOTE_INSN_DELETED)
(note 6 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 6 3 2 NOTE_INSN_DELETED)
(note 3 2 8 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 8 3 9 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":251:4 -1
     (nil))
(debug_insn 9 8 10 2 (var_location:SI ticks (reg:SI 0 r0 [125])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":251:4 -1
     (nil))
(debug_insn 10 9 11 2 (debug_marker:BLK) "../Drivers/CMSIS/Include/core_cm4.h":2017:26 -1
     (nil))
(debug_insn 11 10 12 2 (debug_marker) "../Drivers/CMSIS/Include/core_cm4.h":2019:3 -1
     (nil))
(insn 12 11 15 2 (set (reg:SI 0 r0 [orig:113 _3 ] [113])
        (plus:SI (reg:SI 0 r0 [125])
            (const_int -1 [0xffffffffffffffff]))) "../Drivers/CMSIS/Include/core_cm4.h":2019:14 7 {*arm_addsi3}
     (nil))
(insn 15 12 16 2 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 0 r0 [orig:113 _3 ] [113])
            (const_int 16777216 [0x1000000]))) "../Drivers/CMSIS/Include/core_cm4.h":2019:6 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 16 15 17 2 (set (pc)
        (if_then_else (geu (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 54)
            (pc))) "../Drivers/CMSIS/Include/core_cm4.h":2019:6 273 {arm_cond_branch}
     (int_list:REG_BR_PROB 365072228 (nil))
 -> 54)
(note 17 16 18 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(debug_insn 18 17 19 3 (debug_marker) "../Drivers/CMSIS/Include/core_cm4.h":2024:3 -1
     (nil))
(insn 19 18 27 3 (set (reg/f:SI 3 r3 [116])
        (const_int -536813568 [0xffffffffe000e000])) "../Drivers/CMSIS/Include/core_cm4.h":2024:18 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int -536813568 [0xffffffffe000e000])
        (nil)))
(insn 27 19 35 3 (set (reg/f:SI 4 r4 [117])
        (const_int -536810240 [0xffffffffe000ed00])) "../Drivers/CMSIS/Include/core_cm4.h":1817:46 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int -536810240 [0xffffffffe000ed00])
        (nil)))
(insn 35 27 28 3 (set (reg:SI 2 r2 [121])
        (const_int 0 [0])) "../Drivers/CMSIS/Include/core_cm4.h":2026:18 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 0 [0])
        (nil)))
(insn 28 35 20 3 (set (reg:SI 12 ip [118])
        (const_int 240 [0xf0])) "../Drivers/CMSIS/Include/core_cm4.h":1817:46 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 240 [0xf0])
        (nil)))
(insn 20 28 21 3 (set (mem/v:SI (plus:SI (reg/f:SI 3 r3 [116])
                (const_int 20 [0x14])) [1 MEM[(struct SysTick_Type *)3758153744B].LOAD+0 S4 A32])
        (reg:SI 0 r0 [orig:113 _3 ] [113])) "../Drivers/CMSIS/Include/core_cm4.h":2024:18 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 21 20 22 3 (debug_marker) "../Drivers/CMSIS/Include/core_cm4.h":2025:3 -1
     (nil))
(debug_insn 22 21 23 3 (var_location:QI IRQn (const_int -1 [0xffffffffffffffff])) "../Drivers/CMSIS/Include/core_cm4.h":2025:3 -1
     (nil))
(debug_insn 23 22 24 3 (var_location:SI priority (const_int 15 [0xf])) "../Drivers/CMSIS/Include/core_cm4.h":2025:3 -1
     (nil))
(debug_insn 24 23 25 3 (debug_marker:BLK) "../Drivers/CMSIS/Include/core_cm4.h":1809:22 -1
     (nil))
(debug_insn 25 24 26 3 (debug_marker) "../Drivers/CMSIS/Include/core_cm4.h":1811:3 -1
     (nil))
(debug_insn 26 25 39 3 (debug_marker) "../Drivers/CMSIS/Include/core_cm4.h":1817:5 -1
     (nil))
(insn 39 26 30 3 (set (reg:SI 1 r1 [123])
        (const_int 7 [0x7])) "../Drivers/CMSIS/Include/core_cm4.h":2027:18 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 7 [0x7])
        (nil)))
(insn 30 39 31 3 (set (mem/v:QI (plus:SI (reg/f:SI 4 r4 [117])
                (const_int 35 [0x23])) [0 MEM[(struct SCB_Type *)3758157056B].SHP[11]+0 S1 A8])
        (reg:QI 12 ip [118])) "../Drivers/CMSIS/Include/core_cm4.h":1817:46 263 {*arm_movqi_insn}
     (nil))
(debug_insn 31 30 32 3 (var_location:QI IRQn (clobber (const_int 0 [0]))) "../Drivers/CMSIS/Include/core_cm4.h":2025:3 -1
     (nil))
(debug_insn 32 31 33 3 (var_location:SI priority (clobber (const_int 0 [0]))) "../Drivers/CMSIS/Include/core_cm4.h":2025:3 -1
     (nil))
(debug_insn 33 32 4 3 (debug_marker) "../Drivers/CMSIS/Include/core_cm4.h":2026:3 -1
     (nil))
(insn 4 33 36 3 (set (reg:SI 0 r0 [orig:114 <retval> ] [114])
        (reg:SI 2 r2 [121])) "../Drivers/CMSIS/Include/core_cm4.h":2030:10 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
(insn 36 4 37 3 (set (mem/v:SI (plus:SI (reg/f:SI 3 r3 [116])
                (const_int 24 [0x18])) [1 MEM[(struct SysTick_Type *)3758153744B].VAL+0 S4 A64])
        (reg:SI 2 r2 [121])) "../Drivers/CMSIS/Include/core_cm4.h":2026:18 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 37 36 40 3 (debug_marker) "../Drivers/CMSIS/Include/core_cm4.h":2027:3 -1
     (nil))
(insn 40 37 41 3 (set (mem/v:SI (plus:SI (reg/f:SI 3 r3 [116])
                (const_int 16 [0x10])) [1 MEM[(struct SysTick_Type *)3758153744B].CTRL+0 S4 A64])
        (reg:SI 1 r1 [123])) "../Drivers/CMSIS/Include/core_cm4.h":2027:18 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 41 40 56 3 (debug_marker) "../Drivers/CMSIS/Include/core_cm4.h":2030:3 -1
     (nil))
(jump_insn 56 41 57 3 (set (pc)
        (label_ref 47)) "../Drivers/CMSIS/Include/core_cm4.h":2030:10 284 {*arm_jump}
     (nil)
 -> 47)
(barrier 57 56 54)
(code_label 54 57 53 4 27 (nil) [1 uses])
(note 53 54 5 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 5 53 44 4 (set (reg:SI 0 r0 [orig:114 <retval> ] [114])
        (const_int 1 [0x1])) "../Drivers/CMSIS/Include/core_cm4.h":2021:12 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 1 [0x1])
        (nil)))
(debug_insn 44 5 47 4 (var_location:SI ticks (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":251:11 -1
     (nil))
(code_label 47 44 50 5 25 (nil) [1 uses])
(note 50 47 49 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 49 50 59 5 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":252:1 -1
     (nil))
(note 59 49 60 NOTE_INSN_DELETED)
(note 60 59 0 NOTE_INSN_DELETED)

;; Function HAL_NVIC_GetPriorityGrouping (HAL_NVIC_GetPriorityGrouping, funcdef_no=335, decl_uid=7670, cgraph_uid=339, symbol_order=338)


********** Local #1: **********

	   Spilling non-eliminable hard regs: 13
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
            alt=2: Bad operand -- refuse
            alt=3: Bad operand -- refuse
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 8:  (0) l  (1) mi {*thumb2_movsi_vfp}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
            alt=2: Bad operand -- refuse
            alt=3: Bad operand -- refuse
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 9:  (0) l  (1) mi {*thumb2_movsi_vfp}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 16:  (0) =r  (1) r  (2) n  (3) n {extzv_t2}
	   Spilling non-eliminable hard regs: 13

********** Inheritance #1: **********

EBB 2

********** Pseudo live ranges #1: **********

  BB 2
   Insn 17: point = 0, n_alt = -1
   Insn 16: point = 0, n_alt = 0
   Insn 9: point = 1, n_alt = 5
   Insn 8: point = 3, n_alt = 5
 r113: [0..1]
 r116: [2..3]
Compressing live ranges: from 4 to 4 - 100%
Ranges after the compression:
 r113: [0..1]
 r116: [2..3]

********** Assignment #1: **********


********** Undoing inheritance #1: **********


********** Local #2: **********

	   Spilling non-eliminable hard regs: 13
	   Spilling non-eliminable hard regs: 13
New elimination table:
Can eliminate 103 to 13 (offset=0, prev_offset=0)
Can't eliminate 103 to 102 (offset=0, prev_offset=0)
Can't eliminate 103 to 11 (offset=0, prev_offset=0)
Can eliminate 103 to 7 (offset=0, prev_offset=0)
Can eliminate 102 to 13 (offset=0, prev_offset=0)
Can't eliminate 102 to 11 (offset=0, prev_offset=0)
Can eliminate 102 to 7 (offset=0, prev_offset=0)
changing reg in insn 9
changing reg in insn 16
changing reg in insn 8
changing reg in insn 9


try_optimize_cfg iteration 1

starting the processing of deferred insns
ending the processing of deferred insns
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 3 n_edges 2 count 3 (    1)
df_worklist_dataflow_doublequeue: n_basic_blocks 3 n_edges 2 count 3 (    1)


HAL_NVIC_GetPriorityGrouping

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;;  exit block uses 	 0 [r0] 13 [sp]
;;  regs ever live 	 0 [r0] 3 [r3]
;;  ref usage 	r0={3d,3u} r1={1d} r2={1d} r3={2d,1u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} 
;;    total ref usage 31{25d,6u,0e} in 7{7 regular + 0 call} insns.
(note 1 0 3 NOTE_INSN_DELETED)
(note 3 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 3 10 2 NOTE_INSN_FUNCTION_BEG)
(note 10 2 11 2 NOTE_INSN_DELETED)
(note 11 10 5 2 NOTE_INSN_DELETED)
(debug_insn 5 11 6 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":280:3 -1
     (nil))
(debug_insn 6 5 7 2 (debug_marker:BLK) "../Drivers/CMSIS/Include/core_cm4.h":1667:26 -1
     (nil))
(debug_insn 7 6 8 2 (debug_marker) "../Drivers/CMSIS/Include/core_cm4.h":1669:3 -1
     (nil))
(insn 8 7 9 2 (set (reg/f:SI 3 r3 [116])
        (const_int -536810240 [0xffffffffe000ed00])) "../Drivers/CMSIS/Include/core_cm4.h":1669:26 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int -536810240 [0xffffffffe000ed00])
        (nil)))
(insn 9 8 16 2 (set (reg:SI 0 r0 [orig:113 _2 ] [113])
        (mem/v:SI (plus:SI (reg/f:SI 3 r3 [116])
                (const_int 12 [0xc])) [1 MEM[(struct SCB_Type *)3758157056B].AIRCR+0 S4 A32])) "../Drivers/CMSIS/Include/core_cm4.h":1669:26 728 {*thumb2_movsi_vfp}
     (nil))
(insn 16 9 17 2 (set (reg/i:SI 0 r0)
        (zero_extract:SI (reg:SI 0 r0 [orig:113 _2 ] [113])
            (const_int 3 [0x3])
            (const_int 8 [0x8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":281:1 161 {extzv_t2}
     (nil))
(insn 17 16 20 2 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":281:1 -1
     (nil))
(note 20 17 21 NOTE_INSN_DELETED)
(note 21 20 0 NOTE_INSN_DELETED)

;; Function HAL_NVIC_GetPriority (HAL_NVIC_GetPriority, funcdef_no=336, decl_uid=7675, cgraph_uid=340, symbol_order=339)


********** Local #1: **********

	   Spilling non-eliminable hard regs: 13
New elimination table:
Can eliminate 103 to 13 (offset=4, prev_offset=0)
Can't eliminate 103 to 102 (offset=4, prev_offset=0)
Can't eliminate 103 to 11 (offset=4, prev_offset=0)
Can eliminate 103 to 7 (offset=4, prev_offset=0)
Can eliminate 102 to 13 (offset=0, prev_offset=0)
Can't eliminate 102 to 11 (offset=0, prev_offset=0)
Can eliminate 102 to 7 (offset=0, prev_offset=0)
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 20:  (0) =l  (1) 0 {*movsi_compare0}
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
          alt=1,overall=9,losers=1,rld_nregs=1
            alt=2: Bad operand -- refuse
            alt=3: Bad operand -- refuse
          alt=4,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=9,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=9,losers=1 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=6,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=8,overall=9,losers=1 -- refuse
            alt=9: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=10,overall=9,losers=1 -- refuse
            alt=11: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=13,overall=9,losers=1 -- refuse
            alt=14: Bad operand -- refuse
            Staticly defined alt reject+=6
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=15,overall=15,losers=1 -- refuse
	 Choosing alt 4 in insn 126:  (0) r  (1) rk  (2) rI {*arm_addsi3}
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
          alt=1,overall=9,losers=1,rld_nregs=1
            alt=2: Bad operand -- refuse
            alt=3: Bad operand -- refuse
          alt=4,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=9,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=9,losers=1 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=6,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=8,overall=9,losers=1 -- refuse
            alt=9: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=10,overall=9,losers=1 -- refuse
            alt=11: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=13,overall=9,losers=1 -- refuse
            alt=14: Bad operand -- refuse
            Staticly defined alt reject+=6
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=15,overall=15,losers=1 -- refuse
	 Choosing alt 4 in insn 127:  (0) r  (1) rk  (2) rI {*arm_addsi3}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 28:  (0) r  (1) m {thumb2_zero_extendqisi2_v6}
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 32:  (0) l  (1) l  (2) M {*arm_shiftsi3}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
            alt=2: Bad operand -- refuse
            alt=3: Bad operand -- refuse
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 123:  (0) l  (1) mi {*thumb2_movsi_vfp}
          alt=0,overall=0,losers=0,rld_nregs=0
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=9,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
            Staticly defined alt reject+=6
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=15,losers=1 -- refuse
	 Choosing alt 0 in insn 40:  (0) =r  (1) %r  (2) I {*arm_andsi3_insn}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 124
	 Choosing alt 0 in insn 124:  (0) =rk  (1) %0  (2) rk {*arm_addsi3}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 45:  (0) r  (1) m {thumb2_zero_extendqisi2_v6}
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 49:  (0) l  (1) l  (2) M {*arm_shiftsi3}
          alt=0,overall=0,losers=0,rld_nregs=0
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=9,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
            Staticly defined alt reject+=6
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=15,losers=1 -- refuse
	 Choosing alt 0 in insn 59:  (0) =r  (1) %r  (2) I {*arm_andsi3_insn}
            0 Non input pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=0,overall=16,losers=2,rld_nregs=2
            0 Non input pseudo reload: reject++
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=18,losers=2 -- refuse
            0 Non input pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
          alt=4,overall=0,losers=0,rld_nregs=0
	 Choosing alt 4 in insn 64:  (0) r  (1) I  (2) r {*arm_subsi3_insn}
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
            0 Non input pseudo reload: reject++
            alt=1,overall=13,losers=2 -- refuse
          alt=2,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            0 Non input pseudo reload: reject++
            alt=1,overall=7,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=11,losers=1 -- refuse
	 Choosing alt 2 in insn 65:  (0) r  (1) 0  (2) I {*thumb2_uminsi3}
            1 Matching alt: reject+=2
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
          alt=0,overall=17,losers=2,rld_nregs=2
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
          alt=1,overall=9,losers=1,rld_nregs=1
            1 Matching alt: reject+=2
          alt=2,overall=8,losers=1,rld_nregs=1
          alt=3,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=9,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=9,losers=1 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=6,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=8,overall=9,losers=1 -- refuse
            alt=9: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=10,overall=9,losers=1 -- refuse
            alt=11: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=13,overall=9,losers=1 -- refuse
            alt=14: Bad operand -- refuse
            Staticly defined alt reject+=6
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=15,overall=15,losers=1 -- refuse
	 Choosing alt 3 in insn 68:  (0) l  (1) l  (2) Pd {*arm_addsi3}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 71:  (0) l  (1) Py {*arm_cmpsi_insn}
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
          alt=1,overall=9,losers=1,rld_nregs=1
            alt=2: Bad operand -- refuse
            alt=3: Bad operand -- refuse
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
          alt=4,overall=9,losers=1,rld_nregs=1
            alt=5: Bad operand -- refuse
            alt=6: Bad operand -- refuse
            alt=8: Bad operand -- refuse
            alt=9: Bad operand -- refuse
          alt=10,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=9,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=9,losers=1 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=6,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=8,overall=9,losers=1 -- refuse
            alt=9: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=10,overall=9,losers=1 -- refuse
            alt=11: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=13,overall=9,losers=1 -- refuse
            alt=14: Bad operand -- refuse
            Staticly defined alt reject+=6
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=15,overall=15,losers=1 -- refuse
	 Choosing alt 10 in insn 74:  (0) r  (1) rk  (2) L {*arm_addsi3}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 76:  (0) r  (1) I {*thumb2_movsi_vfp}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 77:  (0) =l  (1) 0  (2) l {*arm_shiftsi3}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 79:  (0) =r  (1) r  (2) r {andsi_notsi_si}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 7:  (0) =l  (1) 0  (2) l {*arm_shiftsi3}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 8:  (0) r  (1) I {*thumb2_movsi_vfp}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 84:  (0) r  (1) I {*thumb2_movsi_vfp}
          alt=0,overall=6,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 85:  (0) r  (1) r  (2) r {*arm_shiftsi3}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 87:  (0) =r  (1) r  (2) r {andsi_notsi_si}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=6,overall=22,losers=2 -- refuse
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 88:  (0) m  (1) l {*thumb2_movsi_vfp}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=6,overall=22,losers=2 -- refuse
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 90:  (0) m  (1) l {*thumb2_movsi_vfp}
	   Spilling non-eliminable hard regs: 13

********** Inheritance #1: **********

EBB 2 3
EBB 4
EBB 5 6
EBB 7
EBB 8

********** Pseudo live ranges #1: **********

  BB 8
   Insn 90: point = 0, n_alt = 7
   Insn 88: point = 1, n_alt = 7
   Insn 87: point = 2, n_alt = 0
   Insn 85: point = 4, n_alt = 3
   Insn 84: point = 6, n_alt = 1
  BB 6
   Insn 121: point = 8, n_alt = -1
   Insn 7: point = 8, n_alt = 0
   Insn 79: point = 10, n_alt = 0
   Insn 77: point = 12, n_alt = 0
   Insn 76: point = 14, n_alt = 1
   Insn 74: point = 15, n_alt = 10
  BB 7
   Insn 8: point = 18, n_alt = 1
  BB 5
   Insn 72: point = 20, n_alt = -1
   Insn 71: point = 20, n_alt = 0
   Insn 68: point = 21, n_alt = 3
   Insn 65: point = 22, n_alt = 2
   Insn 64: point = 23, n_alt = 4
   Insn 59: point = 24, n_alt = 0
  BB 3
   Insn 119: point = 27, n_alt = -1
   Insn 32: point = 27, n_alt = 1
   Insn 28: point = 29, n_alt = 1
   Insn 127: point = 31, n_alt = 4
   Insn 126: point = 32, n_alt = 4
  BB 4
   Insn 49: point = 35, n_alt = 1
   Insn 45: point = 37, n_alt = 1
   Insn 124: point = 39, n_alt = 0
   Insn 40: point = 41, n_alt = 0
   Insn 123: point = 43, n_alt = 5
  BB 2
   Insn 21: point = 45, n_alt = -1
   Insn 20: point = 45, n_alt = 0
   Insn 5: point = 47, n_alt = -2
   Insn 4: point = 49, n_alt = -2
   Insn 3: point = 51, n_alt = -2
   Insn 103: point = 53, n_alt = -2
   Insn 106: point = 54, n_alt = -2
   Insn 105: point = 55, n_alt = -2
   Insn 104: point = 56, n_alt = -2
 r113: [20..24] [16..17]
 r115: [5..23]
 r117: [9..15]
 r130: [35..35] [3..27]
 r134: [18..18] [0..10]
 r135: [42..45] [33..34]
 r136: [25..51]
 r137: [1..49]
 r138: [0..47]
 r142: [30..32]
 r145: [28..29]
 r149: [40..41]
 r151: [38..43]
 r154: [36..37]
 r156: [20..21]
 r157: [11..12]
 r158: [13..14]
 r160: [3..4]
 r161: [5..6]
 r163: [1..2]
 r164: [46..53]
 r165: [52..56]
 r166: [50..55]
 r167: [48..54]
Compressing live ranges: from 57 to 40 - 70%
Ranges after the compression:
 r113: [15..16] [12..13]
 r115: [4..16]
 r117: [6..11]
 r130: [25..25] [2..18]
 r134: [14..14] [0..7]
 r135: [30..31] [23..24]
 r136: [17..37]
 r137: [0..35]
 r138: [0..33]
 r142: [21..22]
 r145: [19..20]
 r149: [28..29]
 r151: [28..31]
 r154: [26..27]
 r156: [15..16]
 r157: [8..9]
 r158: [10..11]
 r160: [2..3]
 r161: [4..5]
 r163: [0..1]
 r164: [32..39]
 r165: [38..39]
 r166: [36..39]
 r167: [34..39]

********** Assignment #1: **********


********** Undoing inheritance #1: **********


********** Local #2: **********

	   Spilling non-eliminable hard regs: 13
	   Spilling non-eliminable hard regs: 13
New elimination table:
Can eliminate 103 to 13 (offset=4, prev_offset=4)
Can't eliminate 103 to 102 (offset=4, prev_offset=0)
Can't eliminate 103 to 11 (offset=4, prev_offset=0)
Can eliminate 103 to 7 (offset=4, prev_offset=0)
Can eliminate 102 to 13 (offset=0, prev_offset=0)
Can't eliminate 102 to 11 (offset=0, prev_offset=0)
Can eliminate 102 to 7 (offset=0, prev_offset=0)
changing reg in insn 59
changing reg in insn 74
changing reg in insn 68
changing reg in insn 64
changing reg in insn 60
changing reg in insn 65
changing reg in insn 64
changing reg in insn 85
changing reg in insn 66
changing reg in insn 65
changing reg in insn 85
changing reg in insn 74
changing reg in insn 7
changing reg in insn 77
changing reg in insn 77
changing reg in insn 49
changing reg in insn 32
changing reg in insn 7
changing reg in insn 87
changing reg in insn 79
changing reg in insn 7
changing reg in insn 53
changing reg in insn 79
changing reg in insn 8
changing reg in insn 90
changing reg in insn 20
changing reg in insn 126
changing reg in insn 40
changing reg in insn 3
changing reg in insn 59
changing reg in insn 54
changing reg in insn 4
changing reg in insn 88
changing reg in insn 55
changing reg in insn 87
changing reg in insn 5
changing reg in insn 90
changing reg in insn 56
changing reg in insn 127
changing reg in insn 126
changing reg in insn 127
changing reg in insn 28
changing reg in insn 28
changing reg in insn 32
changing reg in insn 40
changing reg in insn 124
changing reg in insn 123
changing reg in insn 45
changing reg in insn 45
changing reg in insn 49
changing reg in insn 68
changing reg in insn 71
changing reg in insn 77
changing reg in insn 79
changing reg in insn 76
changing reg in insn 77
changing reg in insn 85
changing reg in insn 87
changing reg in insn 84
changing reg in insn 85
changing reg in insn 87
changing reg in insn 88
changing reg in insn 103
changing reg in insn 20
changing reg in insn 20
changing reg in insn 104
changing reg in insn 3
changing reg in insn 105
changing reg in insn 4
changing reg in insn 106
changing reg in insn 5
deleting insn with uid = 104.
deleting insn with uid = 105.
deleting insn with uid = 106.
deleting insn with uid = 103.
deleting insn with uid = 3.
deleting insn with uid = 4.
deleting insn with uid = 5.


try_optimize_cfg iteration 1

starting the processing of deferred insns
ending the processing of deferred insns
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 9 n_edges 10 count 9 (    1)
df_worklist_dataflow_doublequeue: n_basic_blocks 9 n_edges 10 count 9 (    1)


HAL_NVIC_GetPriority

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;;  exit block uses 	 13 [sp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 12 [ip] 100 [cc]
;;  ref usage 	r0={11d,15u} r1={5d,10u,1e} r2={1d,2u,1e} r3={1d,2u} r4={7d,6u} r12={2d,3u,1e} r13={1d,8u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={3d,2u} 
;;    total ref usage 99{48d,48u,3e} in 59{59 regular + 0 call} insns.
(note 1 0 9 NOTE_INSN_DELETED)
(note 9 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 9 6 2 NOTE_INSN_DELETED)
(note 6 2 11 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 11 6 12 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":307:3 -1
     (nil))
(debug_insn 12 11 13 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":309:3 -1
     (nil))
(debug_insn 13 12 14 2 (var_location:QI IRQn (reg:QI 0 r0 [164])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":309:3 -1
     (nil))
(debug_insn 14 13 15 2 (debug_marker:BLK) "../Drivers/CMSIS/Include/core_cm4.h":1831:26 -1
     (nil))
(debug_insn 15 14 20 2 (debug_marker) "../Drivers/CMSIS/Include/core_cm4.h":1834:3 -1
     (nil))
(insn 20 15 21 2 (parallel [
            (set (reg:CC 100 cc)
                (compare:CC (reg:SI 0 r0 [164])
                    (const_int 0 [0])))
            (set (reg/v:SI 0 r0 [orig:135 IRQn ] [135])
                (reg:SI 0 r0 [164]))
        ]) "../Drivers/CMSIS/Include/core_cm4.h":1834:6 260 {*movsi_compare0}
     (nil))
(jump_insn 21 20 22 2 (set (pc)
        (if_then_else (lt (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 35)
            (pc))) "../Drivers/CMSIS/Include/core_cm4.h":1834:6 273 {arm_cond_branch}
     (int_list:REG_BR_PROB 440234148 (nil))
 -> 35)
(note 22 21 25 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(note 25 22 30 3 NOTE_INSN_DELETED)
(note 30 25 31 3 NOTE_INSN_DELETED)
(note 31 30 23 3 NOTE_INSN_DELETED)
(debug_insn 23 31 126 3 (debug_marker) "../Drivers/CMSIS/Include/core_cm4.h":1836:5 -1
     (nil))
(insn 126 23 127 3 (set (reg/f:SI 0 r0 [142])
        (plus:SI (reg/v:SI 0 r0 [orig:135 IRQn ] [135])
            (const_int -536870912 [0xffffffffe0000000]))) "../Drivers/CMSIS/Include/core_cm4.h":1836:31 7 {*arm_addsi3}
     (nil))
(insn 127 126 28 3 (set (reg/f:SI 0 r0 [142])
        (plus:SI (reg/f:SI 0 r0 [142])
            (const_int 57600 [0xe100]))) "../Drivers/CMSIS/Include/core_cm4.h":1836:31 7 {*arm_addsi3}
     (nil))
(insn 28 127 32 3 (set (reg:SI 0 r0 [orig:145 MEM[(struct NVIC_Type *)3758153984B].IP[_19] ] [145])
        (zero_extend:SI (mem/v:QI (plus:SI (reg/f:SI 0 r0 [142])
                    (const_int 768 [0x300])) [0 MEM[(struct NVIC_Type *)3758153984B].IP[_19]+0 S1 A8]))) "../Drivers/CMSIS/Include/core_cm4.h":1836:31 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 32 28 119 3 (set (reg:SI 0 r0 [orig:130 _30 ] [130])
        (lshiftrt:SI (reg:SI 0 r0 [orig:145 MEM[(struct NVIC_Type *)3758153984B].IP[_19] ] [145])
            (const_int 4 [0x4]))) "../Drivers/CMSIS/Include/core_cm4.h":1836:64 147 {*arm_shiftsi3}
     (nil))
(jump_insn 119 32 120 3 (set (pc)
        (label_ref 50)) "../Drivers/CMSIS/Include/core_cm4.h":1836:64 284 {*arm_jump}
     (nil)
 -> 50)
(barrier 120 119 35)
(code_label 35 120 36 4 38 (nil) [1 uses])
(note 36 35 39 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(note 39 36 41 4 NOTE_INSN_DELETED)
(note 41 39 42 4 NOTE_INSN_DELETED)
(note 42 41 47 4 NOTE_INSN_DELETED)
(note 47 42 48 4 NOTE_INSN_DELETED)
(note 48 47 37 4 NOTE_INSN_DELETED)
(debug_insn 37 48 123 4 (debug_marker) "../Drivers/CMSIS/Include/core_cm4.h":1840:5 -1
     (nil))
(insn 123 37 40 4 (set (reg/f:SI 4 r4 [151])
        (const_int -536810244 [0xffffffffe000ecfc])) "../Drivers/CMSIS/Include/core_cm4.h":1840:31 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int -536810244 [0xffffffffe000ecfc])
        (nil)))
(insn 40 123 124 4 (set (reg:SI 0 r0 [149])
        (and:SI (reg/v:SI 0 r0 [orig:135 IRQn ] [135])
            (const_int 15 [0xf]))) "../Drivers/CMSIS/Include/core_cm4.h":1840:50 90 {*arm_andsi3_insn}
     (nil))
(insn 124 40 45 4 (set (reg/f:SI 4 r4 [151])
        (plus:SI (reg/f:SI 4 r4 [151])
            (reg:SI 0 r0 [149]))) "../Drivers/CMSIS/Include/core_cm4.h":1840:31 7 {*arm_addsi3}
     (nil))
(insn 45 124 49 4 (set (reg:SI 0 r0 [orig:154 MEM[(struct SCB_Type *)3758157056B].SHP[_26] ] [154])
        (zero_extend:SI (mem/v:QI (plus:SI (reg/f:SI 4 r4 [151])
                    (const_int 24 [0x18])) [0 MEM[(struct SCB_Type *)3758157056B].SHP[_26]+0 S1 A8]))) "../Drivers/CMSIS/Include/core_cm4.h":1840:31 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 49 45 50 4 (set (reg:SI 0 r0 [orig:130 _30 ] [130])
        (lshiftrt:SI (reg:SI 0 r0 [orig:154 MEM[(struct SCB_Type *)3758157056B].SHP[_26] ] [154])
            (const_int 4 [0x4]))) "../Drivers/CMSIS/Include/core_cm4.h":1840:64 147 {*arm_shiftsi3}
     (nil))
(code_label 50 49 51 5 39 (nil) [1 uses])
(note 51 50 52 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(debug_insn 52 51 53 5 (var_location:QI IRQn (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":309:3 -1
     (nil))
(debug_insn 53 52 54 5 (var_location:SI Priority (reg:SI 0 r0 [orig:130 _30 ] [130])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":309:3 -1
     (nil))
(debug_insn 54 53 55 5 (var_location:SI PriorityGroup (reg/v:SI 1 r1 [orig:136 PriorityGroup ] [136])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":309:3 -1
     (nil))
(debug_insn 55 54 56 5 (var_location:SI pPreemptPriority (reg/v/f:SI 2 r2 [orig:137 pPreemptPriority ] [137])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":309:3 -1
     (nil))
(debug_insn 56 55 57 5 (var_location:SI pSubPriority (reg/v/f:SI 3 r3 [orig:138 pSubPriority ] [138])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":309:3 -1
     (nil))
(debug_insn 57 56 58 5 (debug_marker:BLK) "../Drivers/CMSIS/Include/core_cm4.h":1883:22 -1
     (nil))
(debug_insn 58 57 59 5 (debug_marker) "../Drivers/CMSIS/Include/core_cm4.h":1885:3 -1
     (nil))
(insn 59 58 60 5 (set (reg/v:SI 1 r1 [orig:113 PriorityGroupTmp ] [113])
        (and:SI (reg/v:SI 1 r1 [orig:136 PriorityGroup ] [136])
            (const_int 7 [0x7]))) "../Drivers/CMSIS/Include/core_cm4.h":1885:12 90 {*arm_andsi3_insn}
     (nil))
(debug_insn 60 59 61 5 (var_location:SI PriorityGroupTmp (reg/v:SI 1 r1 [orig:113 PriorityGroupTmp ] [113])) "../Drivers/CMSIS/Include/core_cm4.h":1885:12 -1
     (nil))
(debug_insn 61 60 62 5 (debug_marker) "../Drivers/CMSIS/Include/core_cm4.h":1886:3 -1
     (nil))
(debug_insn 62 61 63 5 (debug_marker) "../Drivers/CMSIS/Include/core_cm4.h":1887:3 -1
     (nil))
(debug_insn 63 62 64 5 (debug_marker) "../Drivers/CMSIS/Include/core_cm4.h":1889:3 -1
     (nil))
(insn 64 63 65 5 (set (reg/v:SI 12 ip [orig:115 PreemptPriorityBits ] [115])
        (minus:SI (const_int 7 [0x7])
            (reg/v:SI 1 r1 [orig:113 PriorityGroupTmp ] [113]))) "../Drivers/CMSIS/Include/core_cm4.h":1889:31 45 {*arm_subsi3_insn}
     (nil))
(insn 65 64 66 5 (parallel [
            (set (reg/v:SI 12 ip [orig:115 PreemptPriorityBits ] [115])
                (umin:SI (reg/v:SI 12 ip [orig:115 PreemptPriorityBits ] [115])
                    (const_int 4 [0x4])))
            (clobber (reg:CC 100 cc))
        ]) "../Drivers/CMSIS/Include/core_cm4.h":1889:23 973 {*thumb2_uminsi3}
     (nil))
(debug_insn 66 65 67 5 (var_location:SI PreemptPriorityBits (reg/v:SI 12 ip [orig:115 PreemptPriorityBits ] [115])) "../Drivers/CMSIS/Include/core_cm4.h":1889:23 -1
     (nil))
(debug_insn 67 66 68 5 (debug_marker) "../Drivers/CMSIS/Include/core_cm4.h":1890:3 -1
     (nil))
(insn 68 67 71 5 (set (reg:SI 4 r4 [156])
        (plus:SI (reg/v:SI 1 r1 [orig:113 PriorityGroupTmp ] [113])
            (const_int 4 [0x4]))) "../Drivers/CMSIS/Include/core_cm4.h":1890:44 7 {*arm_addsi3}
     (nil))
(insn 71 68 72 5 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 4 r4 [156])
            (const_int 6 [0x6]))) "../Drivers/CMSIS/Include/core_cm4.h":1890:109 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 72 71 73 5 (set (pc)
        (if_then_else (leu (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 102)
            (pc))) "../Drivers/CMSIS/Include/core_cm4.h":1890:109 273 {arm_cond_branch}
     (int_list:REG_BR_PROB 536870916 (nil))
 -> 102)
(note 73 72 75 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(note 75 73 78 6 NOTE_INSN_DELETED)
(note 78 75 74 6 NOTE_INSN_DELETED)
(insn 74 78 76 6 (set (reg:SI 1 r1 [orig:117 iftmp.5_10 ] [117])
        (plus:SI (reg/v:SI 1 r1 [orig:113 PriorityGroupTmp ] [113])
            (const_int -3 [0xfffffffffffffffd]))) "../Drivers/CMSIS/Include/core_cm4.h":1890:109 7 {*arm_addsi3}
     (nil))
(insn 76 74 77 6 (set (reg:SI 4 r4 [158])
        (const_int -1 [0xffffffffffffffff])) "../Drivers/CMSIS/Include/core_cm4.h":1893:53 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int -1 [0xffffffffffffffff])
        (nil)))
(insn 77 76 79 6 (set (reg:SI 4 r4 [157])
        (ashift:SI (reg:SI 4 r4 [158])
            (reg:SI 1 r1 [orig:117 iftmp.5_10 ] [117]))) "../Drivers/CMSIS/Include/core_cm4.h":1893:53 147 {*arm_shiftsi3}
     (expr_list:REG_EQUAL (ashift:SI (const_int -1 [0xffffffffffffffff])
            (reg:SI 1 r1 [orig:117 iftmp.5_10 ] [117]))
        (nil)))
(insn 79 77 7 6 (set (reg:SI 4 r4 [orig:134 _43 ] [134])
        (and:SI (not:SI (reg:SI 4 r4 [157]))
            (reg:SI 0 r0 [orig:130 _30 ] [130]))) "../Drivers/CMSIS/Include/core_cm4.h":1893:53 100 {andsi_notsi_si}
     (nil))
(insn 7 79 121 6 (set (reg:SI 0 r0 [orig:130 _30 ] [130])
        (lshiftrt:SI (reg:SI 0 r0 [orig:130 _30 ] [130])
            (reg:SI 1 r1 [orig:117 iftmp.5_10 ] [117]))) 147 {*arm_shiftsi3}
     (nil))
(jump_insn 121 7 122 6 (set (pc)
        (label_ref 80)) 284 {*arm_jump}
     (nil)
 -> 80)
(barrier 122 121 102)
(code_label 102 122 101 7 41 (nil) [1 uses])
(note 101 102 8 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 8 101 80 7 (set (reg:SI 4 r4 [orig:134 _43 ] [134])
        (const_int 0 [0])) 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 80 8 81 8 40 (nil) [1 uses])
(note 81 80 86 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(note 86 81 82 8 NOTE_INSN_DELETED)
(debug_insn 82 86 83 8 (var_location:SI SubPriorityBits (clobber (const_int 0 [0]))) "../Drivers/CMSIS/Include/core_cm4.h":1890:23 -1
     (nil))
(debug_insn 83 82 84 8 (debug_marker) "../Drivers/CMSIS/Include/core_cm4.h":1892:3 -1
     (nil))
(insn 84 83 85 8 (set (reg:SI 1 r1 [161])
        (const_int -1 [0xffffffffffffffff])) "../Drivers/CMSIS/Include/core_cm4.h":1892:53 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int -1 [0xffffffffffffffff])
        (nil)))
(insn 85 84 87 8 (set (reg:SI 1 r1 [160])
        (ashift:SI (reg:SI 1 r1 [161])
            (reg/v:SI 12 ip [orig:115 PreemptPriorityBits ] [115]))) "../Drivers/CMSIS/Include/core_cm4.h":1892:53 147 {*arm_shiftsi3}
     (expr_list:REG_EQUAL (ashift:SI (const_int -1 [0xffffffffffffffff])
            (reg/v:SI 12 ip [orig:115 PreemptPriorityBits ] [115]))
        (nil)))
(insn 87 85 88 8 (set (reg:SI 0 r0 [163])
        (and:SI (not:SI (reg:SI 1 r1 [160]))
            (reg:SI 0 r0 [orig:130 _30 ] [130]))) "../Drivers/CMSIS/Include/core_cm4.h":1892:53 100 {andsi_notsi_si}
     (expr_list:REG_EQUIV (mem:SI (reg/v/f:SI 2 r2 [orig:137 pPreemptPriority ] [137]) [1 *pPreemptPriority_4(D)+0 S4 A32])
        (nil)))
(insn 88 87 89 8 (set (mem:SI (reg/v/f:SI 2 r2 [orig:137 pPreemptPriority ] [137]) [1 *pPreemptPriority_4(D)+0 S4 A32])
        (reg:SI 0 r0 [163])) "../Drivers/CMSIS/Include/core_cm4.h":1892:21 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 89 88 90 8 (debug_marker) "../Drivers/CMSIS/Include/core_cm4.h":1893:3 -1
     (nil))
(insn 90 89 91 8 (set (mem:SI (reg/v/f:SI 3 r3 [orig:138 pSubPriority ] [138]) [1 *pSubPriority_5(D)+0 S4 A32])
        (reg:SI 4 r4 [orig:134 _43 ] [134])) "../Drivers/CMSIS/Include/core_cm4.h":1893:21 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 91 90 92 8 (var_location:SI Priority (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":309:3 -1
     (nil))
(debug_insn 92 91 93 8 (var_location:SI PriorityGroup (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":309:3 -1
     (nil))
(debug_insn 93 92 94 8 (var_location:SI pPreemptPriority (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":309:3 -1
     (nil))
(debug_insn 94 93 95 8 (var_location:SI pSubPriority (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":309:3 -1
     (nil))
(debug_insn 95 94 96 8 (var_location:SI PreemptPriorityBits (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":309:3 -1
     (nil))
(debug_insn 96 95 128 8 (var_location:SI PriorityGroupTmp (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":309:3 -1
     (nil))
(note 128 96 129 NOTE_INSN_DELETED)
(note 129 128 0 NOTE_INSN_DELETED)

;; Function HAL_NVIC_SetPendingIRQ (HAL_NVIC_SetPendingIRQ, funcdef_no=337, decl_uid=7679, cgraph_uid=341, symbol_order=340)


********** Local #1: **********

	   Spilling non-eliminable hard regs: 13
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 15:  (0) =l  (1) 0 {*movsi_compare0}
            1 Matching alt: reject+=2
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
          alt=0,overall=17,losers=2,rld_nregs=2
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 19:  (0) l  (1) l  (2) M {*arm_shiftsi3}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
            alt=2: Bad operand -- refuse
            alt=3: Bad operand -- refuse
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 25:  (0) l  (1) mi {*thumb2_movsi_vfp}
          alt=0,overall=0,losers=0,rld_nregs=0
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=9,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
            Staticly defined alt reject+=6
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=15,losers=1 -- refuse
	 Choosing alt 0 in insn 22:  (0) =r  (1) %r  (2) I {*arm_andsi3_insn}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 23:  (0) r  (1) I {*thumb2_movsi_vfp}
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
          alt=1,overall=9,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=9,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=9,losers=1 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=6,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=8,overall=9,losers=1 -- refuse
            alt=9: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=10,overall=9,losers=1 -- refuse
            alt=11: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=13,overall=9,losers=1 -- refuse
            alt=14: Bad operand -- refuse
            Staticly defined alt reject+=6
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=15,overall=15,losers=1 -- refuse
	 Choosing alt 2 in insn 26:  (0) l  (1) 0  (2) Py {*arm_addsi3}
          alt=0,overall=6,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 24:  (0) r  (1) r  (2) r {*arm_shiftsi3}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=6,overall=22,losers=2 -- refuse
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 27:  (0) m  (1) l {*thumb2_movsi_vfp}
	   Spilling non-eliminable hard regs: 13

********** Inheritance #1: **********

EBB 2 3
EBB 4

********** Pseudo live ranges #1: **********

  BB 4
  BB 3
   Insn 27: point = 0, n_alt = 7
   Insn 24: point = 1, n_alt = 3
   Insn 26: point = 3, n_alt = 2
   Insn 23: point = 5, n_alt = 1
   Insn 22: point = 6, n_alt = 0
   Insn 25: point = 8, n_alt = 5
   Insn 19: point = 9, n_alt = 1
  BB 2
   Insn 16: point = 11, n_alt = -1
   Insn 15: point = 11, n_alt = 0
   Insn 33: point = 13, n_alt = -2
 r117: [4..9]
 r118: [0..1]
 r119: [7..11]
 r124: [2..6]
 r125: [2..5]
 r126: [0..8]
 r127: [0..3]
 r128: [12..13]
Compressing live ranges: from 14 to 10 - 71%
Ranges after the compression:
 r117: [4..7]
 r118: [0..1]
 r119: [6..7]
 r124: [2..5]
 r125: [2..5]
 r126: [0..7]
 r127: [0..3]
 r128: [8..9]

********** Assignment #1: **********


********** Undoing inheritance #1: **********


********** Local #2: **********

	   Spilling non-eliminable hard regs: 13
	   Spilling non-eliminable hard regs: 13
New elimination table:
Can eliminate 103 to 13 (offset=0, prev_offset=0)
Can't eliminate 103 to 102 (offset=0, prev_offset=0)
Can't eliminate 103 to 11 (offset=0, prev_offset=0)
Can eliminate 103 to 7 (offset=0, prev_offset=0)
Can eliminate 102 to 13 (offset=0, prev_offset=0)
Can't eliminate 102 to 11 (offset=0, prev_offset=0)
Can eliminate 102 to 7 (offset=0, prev_offset=0)
changing reg in insn 19
changing reg in insn 26
changing reg in insn 24
changing reg in insn 27
changing reg in insn 15
changing reg in insn 22
changing reg in insn 19
changing reg in insn 22
changing reg in insn 24
changing reg in insn 24
changing reg in insn 23
changing reg in insn 24
changing reg in insn 25
changing reg in insn 27
changing reg in insn 26
changing reg in insn 27
changing reg in insn 33
changing reg in insn 15
changing reg in insn 15
deleting insn with uid = 33.


try_optimize_cfg iteration 1

starting the processing of deferred insns
ending the processing of deferred insns
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 5 n_edges 5 count 5 (    1)
df_worklist_dataflow_doublequeue: n_basic_blocks 5 n_edges 5 count 5 (    1)


HAL_NVIC_SetPendingIRQ

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;;  exit block uses 	 13 [sp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 100 [cc]
;;  ref usage 	r0={4d,7u,1e} r1={2d,1u} r2={2d,1u} r3={3d,2u} r13={1d,4u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={1d,1u} 
;;    total ref usage 47{30d,16u,1e} in 16{16 regular + 0 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)
(note 4 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 4 3 2 NOTE_INSN_DELETED)
(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 6 3 7 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":322:3 -1
     (nil))
(debug_insn 7 6 8 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":325:3 -1
     (nil))
(debug_insn 8 7 9 2 (var_location:QI IRQn (reg:QI 0 r0 [128])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":325:3 -1
     (nil))
(debug_insn 9 8 10 2 (debug_marker:BLK) "../Drivers/CMSIS/Include/core_cm4.h":1755:22 -1
     (nil))
(debug_insn 10 9 15 2 (debug_marker) "../Drivers/CMSIS/Include/core_cm4.h":1757:3 -1
     (nil))
(insn 15 10 16 2 (parallel [
            (set (reg:CC 100 cc)
                (compare:CC (reg:SI 0 r0 [128])
                    (const_int 0 [0])))
            (set (reg/v:SI 0 r0 [orig:119 IRQn ] [119])
                (reg:SI 0 r0 [128]))
        ]) "../Drivers/CMSIS/Include/core_cm4.h":1757:6 260 {*movsi_compare0}
     (nil))
(jump_insn 16 15 17 2 (set (pc)
        (if_then_else (lt (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 31)
            (pc))) "../Drivers/CMSIS/Include/core_cm4.h":1757:6 273 {arm_cond_branch}
     (int_list:REG_BR_PROB 440234148 (nil))
 -> 31)
(note 17 16 21 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(note 21 17 18 3 NOTE_INSN_DELETED)
(debug_insn 18 21 19 3 (debug_marker) "../Drivers/CMSIS/Include/core_cm4.h":1759:5 -1
     (nil))
(insn 19 18 25 3 (set (reg:SI 3 r3 [orig:117 _7 ] [117])
        (lshiftrt:SI (reg/v:SI 0 r0 [orig:119 IRQn ] [119])
            (const_int 5 [0x5]))) "../Drivers/CMSIS/Include/core_cm4.h":1759:34 147 {*arm_shiftsi3}
     (nil))
(insn 25 19 22 3 (set (reg/f:SI 1 r1 [126])
        (const_int -536813312 [0xffffffffe000e100])) "../Drivers/CMSIS/Include/core_cm4.h":1759:43 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int -536813312 [0xffffffffe000e100])
        (nil)))
(insn 22 25 23 3 (set (reg:SI 0 r0 [124])
        (and:SI (reg/v:SI 0 r0 [orig:119 IRQn ] [119])
            (const_int 31 [0x1f]))) "../Drivers/CMSIS/Include/core_cm4.h":1759:81 90 {*arm_andsi3_insn}
     (nil))
(insn 23 22 26 3 (set (reg:SI 2 r2 [125])
        (const_int 1 [0x1])) "../Drivers/CMSIS/Include/core_cm4.h":1759:45 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1 [0x1])
        (nil)))
(insn 26 23 24 3 (set (reg:SI 3 r3 [127])
        (plus:SI (reg:SI 3 r3 [orig:117 _7 ] [117])
            (const_int 64 [0x40]))) "../Drivers/CMSIS/Include/core_cm4.h":1759:43 7 {*arm_addsi3}
     (nil))
(insn 24 26 27 3 (set (reg:SI 0 r0 [orig:118 _8 ] [118])
        (ashift:SI (reg:SI 2 r2 [125])
            (reg:SI 0 r0 [124]))) "../Drivers/CMSIS/Include/core_cm4.h":1759:45 147 {*arm_shiftsi3}
     (expr_list:REG_EQUAL (ashift:SI (const_int 1 [0x1])
            (reg:SI 0 r0 [124]))
        (nil)))
(insn 27 24 30 3 (set (mem/v:SI (plus:SI (mult:SI (reg:SI 3 r3 [127])
                    (const_int 4 [0x4]))
                (reg/f:SI 1 r1 [126])) [1 MEM[(struct NVIC_Type *)3758153984B].ISPR[_7]+0 S4 A32])
        (reg:SI 0 r0 [orig:118 _8 ] [118])) "../Drivers/CMSIS/Include/core_cm4.h":1759:43 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 30 27 31 3 (var_location:QI IRQn (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":325:3 -1
     (nil))
(code_label 31 30 32 4 45 (nil) [1 uses])
(note 32 31 35 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(note 35 32 36 NOTE_INSN_DELETED)
(note 36 35 0 NOTE_INSN_DELETED)

;; Function HAL_NVIC_GetPendingIRQ (HAL_NVIC_GetPendingIRQ, funcdef_no=338, decl_uid=7677, cgraph_uid=342, symbol_order=341)


********** Local #1: **********

	   Spilling non-eliminable hard regs: 13
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 16:  (0) =l  (1) 0 {*movsi_compare0}
            1 Matching alt: reject+=2
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
          alt=0,overall=17,losers=2,rld_nregs=2
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 20:  (0) l  (1) l  (2) M {*arm_shiftsi3}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
            alt=2: Bad operand -- refuse
            alt=3: Bad operand -- refuse
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 21:  (0) l  (1) mi {*thumb2_movsi_vfp}
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
          alt=1,overall=9,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=9,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=9,losers=1 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=6,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=8,overall=9,losers=1 -- refuse
            alt=9: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=10,overall=9,losers=1 -- refuse
            alt=11: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=13,overall=9,losers=1 -- refuse
            alt=14: Bad operand -- refuse
            Staticly defined alt reject+=6
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=15,overall=15,losers=1 -- refuse
	 Choosing alt 2 in insn 22:  (0) l  (1) 0  (2) Py {*arm_addsi3}
          alt=0,overall=0,losers=0,rld_nregs=0
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=9,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
            Staticly defined alt reject+=6
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=15,losers=1 -- refuse
	 Choosing alt 0 in insn 26:  (0) =r  (1) %r  (2) I {*arm_andsi3_insn}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
            alt=2: Bad operand -- refuse
            alt=3: Bad operand -- refuse
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 23:  (0) l  (1) mi {*thumb2_movsi_vfp}
          alt=0,overall=6,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 27:  (0) r  (1) r  (2) r {*arm_shiftsi3}
          alt=0,overall=0,losers=0,rld_nregs=0
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=9,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
            Staticly defined alt reject+=6
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=15,losers=1 -- refuse
	 Choosing alt 0 in insn 28:  (0) =r  (1) %r  (2) I {*arm_andsi3_insn}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 4:  (0) r  (1) I {*thumb2_movsi_vfp}
	   Spilling non-eliminable hard regs: 13

********** Inheritance #1: **********

EBB 2 3
EBB 4
EBB 5

********** Pseudo live ranges #1: **********

  BB 5
   Insn 36: point = 0, n_alt = -1
   Insn 35: point = 0, n_alt = -2
  BB 3
   Insn 43: point = 2, n_alt = -1
   Insn 28: point = 2, n_alt = 0
   Insn 27: point = 4, n_alt = 3
   Insn 23: point = 6, n_alt = 5
   Insn 26: point = 8, n_alt = 0
   Insn 22: point = 10, n_alt = 2
   Insn 21: point = 12, n_alt = 5
   Insn 20: point = 13, n_alt = 1
  BB 4
   Insn 4: point = 15, n_alt = 1
  BB 2
   Insn 17: point = 16, n_alt = -1
   Insn 16: point = 16, n_alt = 0
   Insn 42: point = 18, n_alt = -2
 r114: [11..13]
 r115: [5..6]
 r120: [15..15] [0..2]
 r121: [16..16] [9..14]
 r124: [7..12]
 r125: [7..10]
 r128: [5..8]
 r129: [3..4]
 r131: [17..18]
Compressing live ranges: from 19 to 16 - 84%
Ranges after the compression:
 r114: [10..11]
 r115: [4..5]
 r120: [12..12] [0..1]
 r121: [13..13] [8..11]
 r124: [6..11]
 r125: [6..9]
 r128: [4..7]
 r129: [2..3]
 r131: [14..15]

********** Assignment #1: **********


********** Undoing inheritance #1: **********


********** Local #2: **********

	   Spilling non-eliminable hard regs: 13
	   Spilling non-eliminable hard regs: 13
New elimination table:
Can eliminate 103 to 13 (offset=0, prev_offset=0)
Can't eliminate 103 to 102 (offset=0, prev_offset=0)
Can't eliminate 103 to 11 (offset=0, prev_offset=0)
Can eliminate 103 to 7 (offset=0, prev_offset=0)
Can eliminate 102 to 13 (offset=0, prev_offset=0)
Can't eliminate 102 to 11 (offset=0, prev_offset=0)
Can eliminate 102 to 7 (offset=0, prev_offset=0)
changing reg in insn 20
changing reg in insn 22
changing reg in insn 23
changing reg in insn 27
changing reg in insn 4
changing reg in insn 28
changing reg in insn 35
changing reg in insn 16
changing reg in insn 26
changing reg in insn 20
changing reg in insn 21
changing reg in insn 23
changing reg in insn 22
changing reg in insn 23
changing reg in insn 26
changing reg in insn 27
changing reg in insn 27
changing reg in insn 28
changing reg in insn 42
changing reg in insn 16
changing reg in insn 16
deleting insn with uid = 42.
deleting insn with uid = 35.


try_optimize_cfg iteration 1

starting the processing of deferred insns
ending the processing of deferred insns
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 6 n_edges 6 count 6 (    1)
df_worklist_dataflow_doublequeue: n_basic_blocks 6 n_edges 6 count 6 (    1)


HAL_NVIC_GetPendingIRQ

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;;  exit block uses 	 0 [r0] 13 [sp]
;;  regs ever live 	 0 [r0] 2 [r2] 3 [r3] 100 [cc]
;;  ref usage 	r0={6d,9u} r1={1d} r2={2d,1u} r3={4d,3u} r13={1d,5u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={1d,1u} 
;;    total ref usage 51{32d,19u,0e} in 19{19 regular + 0 call} insns.
(note 1 0 5 NOTE_INSN_DELETED)
(note 5 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 5 3 2 NOTE_INSN_DELETED)
(note 3 2 7 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 7 3 8 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":340:3 -1
     (nil))
(debug_insn 8 7 9 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":343:3 -1
     (nil))
(debug_insn 9 8 10 2 (var_location:QI IRQn (reg:QI 0 r0 [131])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":343:3 -1
     (nil))
(debug_insn 10 9 11 2 (debug_marker:BLK) "../Drivers/CMSIS/Include/core_cm4.h":1736:26 -1
     (nil))
(debug_insn 11 10 16 2 (debug_marker) "../Drivers/CMSIS/Include/core_cm4.h":1738:3 -1
     (nil))
(insn 16 11 17 2 (parallel [
            (set (reg:CC 100 cc)
                (compare:CC (reg:SI 0 r0 [131])
                    (const_int 0 [0])))
            (set (reg/v:SI 0 r0 [orig:121 IRQn ] [121])
                (reg:SI 0 r0 [131]))
        ]) "../Drivers/CMSIS/Include/core_cm4.h":1738:6 260 {*movsi_compare0}
     (nil))
(jump_insn 17 16 18 2 (set (pc)
        (if_then_else (lt (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 41)
            (pc))) "../Drivers/CMSIS/Include/core_cm4.h":1738:6 273 {arm_cond_branch}
     (int_list:REG_BR_PROB 440234148 (nil))
 -> 41)
(note 18 17 25 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(note 25 18 19 3 NOTE_INSN_DELETED)
(debug_insn 19 25 20 3 (debug_marker) "../Drivers/CMSIS/Include/core_cm4.h":1740:5 -1
     (nil))
(insn 20 19 21 3 (set (reg:SI 3 r3 [orig:114 _4 ] [114])
        (lshiftrt:SI (reg/v:SI 0 r0 [orig:121 IRQn ] [121])
            (const_int 5 [0x5]))) "../Drivers/CMSIS/Include/core_cm4.h":1740:54 147 {*arm_shiftsi3}
     (nil))
(insn 21 20 22 3 (set (reg/f:SI 2 r2 [124])
        (const_int -536813312 [0xffffffffe000e100])) "../Drivers/CMSIS/Include/core_cm4.h":1740:35 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int -536813312 [0xffffffffe000e100])
        (nil)))
(insn 22 21 26 3 (set (reg:SI 3 r3 [125])
        (plus:SI (reg:SI 3 r3 [orig:114 _4 ] [114])
            (const_int 64 [0x40]))) "../Drivers/CMSIS/Include/core_cm4.h":1740:35 7 {*arm_addsi3}
     (nil))
(insn 26 22 23 3 (set (reg:SI 0 r0 [128])
        (and:SI (reg/v:SI 0 r0 [orig:121 IRQn ] [121])
            (const_int 31 [0x1f]))) "../Drivers/CMSIS/Include/core_cm4.h":1740:91 90 {*arm_andsi3_insn}
     (nil))
(insn 23 26 27 3 (set (reg:SI 3 r3 [orig:115 _5 ] [115])
        (mem/v:SI (plus:SI (mult:SI (reg:SI 3 r3 [125])
                    (const_int 4 [0x4]))
                (reg/f:SI 2 r2 [124])) [1 MEM[(struct NVIC_Type *)3758153984B].ISPR[_4]+0 S4 A32])) "../Drivers/CMSIS/Include/core_cm4.h":1740:35 728 {*thumb2_movsi_vfp}
     (nil))
(insn 27 23 28 3 (set (reg:SI 0 r0 [129])
        (lshiftrt:SI (reg:SI 3 r3 [orig:115 _5 ] [115])
            (reg:SI 0 r0 [128]))) "../Drivers/CMSIS/Include/core_cm4.h":1740:103 147 {*arm_shiftsi3}
     (nil))
(insn 28 27 43 3 (set (reg:SI 0 r0 [orig:120 <retval> ] [120])
        (and:SI (reg:SI 0 r0 [129])
            (const_int 1 [0x1]))) "../Drivers/CMSIS/Include/core_cm4.h":1740:12 90 {*arm_andsi3_insn}
     (nil))
(jump_insn 43 28 44 3 (set (pc)
        (label_ref 34)) "../Drivers/CMSIS/Include/core_cm4.h":1740:12 284 {*arm_jump}
     (nil)
 -> 34)
(barrier 44 43 41)
(code_label 41 44 40 4 51 (nil) [1 uses])
(note 40 41 4 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 4 40 31 4 (set (reg:SI 0 r0 [orig:120 <retval> ] [120])
        (const_int 0 [0])) "../Drivers/CMSIS/Include/core_cm4.h":1744:11 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 31 4 34 4 (var_location:QI IRQn (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":343:10 -1
     (nil))
(code_label 34 31 37 5 49 (nil) [1 uses])
(note 37 34 36 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 36 37 46 5 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":344:1 -1
     (nil))
(note 46 36 47 NOTE_INSN_DELETED)
(note 47 46 0 NOTE_INSN_DELETED)

;; Function HAL_NVIC_ClearPendingIRQ (HAL_NVIC_ClearPendingIRQ, funcdef_no=339, decl_uid=7681, cgraph_uid=343, symbol_order=342)


********** Local #1: **********

	   Spilling non-eliminable hard regs: 13
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 15:  (0) =l  (1) 0 {*movsi_compare0}
            1 Matching alt: reject+=2
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
          alt=0,overall=17,losers=2,rld_nregs=2
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 19:  (0) l  (1) l  (2) M {*arm_shiftsi3}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
            alt=2: Bad operand -- refuse
            alt=3: Bad operand -- refuse
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 25:  (0) l  (1) mi {*thumb2_movsi_vfp}
          alt=0,overall=0,losers=0,rld_nregs=0
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=9,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
            Staticly defined alt reject+=6
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=15,losers=1 -- refuse
	 Choosing alt 0 in insn 22:  (0) =r  (1) %r  (2) I {*arm_andsi3_insn}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 23:  (0) r  (1) I {*thumb2_movsi_vfp}
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
          alt=1,overall=9,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=9,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=9,losers=1 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=6,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=8,overall=9,losers=1 -- refuse
            alt=9: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=10,overall=9,losers=1 -- refuse
            alt=11: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=13,overall=9,losers=1 -- refuse
            alt=14: Bad operand -- refuse
            Staticly defined alt reject+=6
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=15,overall=15,losers=1 -- refuse
	 Choosing alt 2 in insn 26:  (0) l  (1) 0  (2) Py {*arm_addsi3}
          alt=0,overall=6,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 24:  (0) r  (1) r  (2) r {*arm_shiftsi3}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=6,overall=22,losers=2 -- refuse
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 27:  (0) m  (1) l {*thumb2_movsi_vfp}
	   Spilling non-eliminable hard regs: 13

********** Inheritance #1: **********

EBB 2 3
EBB 4

********** Pseudo live ranges #1: **********

  BB 4
  BB 3
   Insn 27: point = 0, n_alt = 7
   Insn 24: point = 1, n_alt = 3
   Insn 26: point = 3, n_alt = 2
   Insn 23: point = 5, n_alt = 1
   Insn 22: point = 6, n_alt = 0
   Insn 25: point = 8, n_alt = 5
   Insn 19: point = 9, n_alt = 1
  BB 2
   Insn 16: point = 11, n_alt = -1
   Insn 15: point = 11, n_alt = 0
   Insn 33: point = 13, n_alt = -2
 r117: [4..9]
 r118: [0..1]
 r119: [7..11]
 r124: [2..6]
 r125: [2..5]
 r126: [0..8]
 r127: [0..3]
 r128: [12..13]
Compressing live ranges: from 14 to 10 - 71%
Ranges after the compression:
 r117: [4..7]
 r118: [0..1]
 r119: [6..7]
 r124: [2..5]
 r125: [2..5]
 r126: [0..7]
 r127: [0..3]
 r128: [8..9]

********** Assignment #1: **********


********** Undoing inheritance #1: **********


********** Local #2: **********

	   Spilling non-eliminable hard regs: 13
	   Spilling non-eliminable hard regs: 13
New elimination table:
Can eliminate 103 to 13 (offset=0, prev_offset=0)
Can't eliminate 103 to 102 (offset=0, prev_offset=0)
Can't eliminate 103 to 11 (offset=0, prev_offset=0)
Can eliminate 103 to 7 (offset=0, prev_offset=0)
Can eliminate 102 to 13 (offset=0, prev_offset=0)
Can't eliminate 102 to 11 (offset=0, prev_offset=0)
Can eliminate 102 to 7 (offset=0, prev_offset=0)
changing reg in insn 19
changing reg in insn 26
changing reg in insn 24
changing reg in insn 27
changing reg in insn 15
changing reg in insn 22
changing reg in insn 19
changing reg in insn 22
changing reg in insn 24
changing reg in insn 24
changing reg in insn 23
changing reg in insn 24
changing reg in insn 25
changing reg in insn 27
changing reg in insn 26
changing reg in insn 27
changing reg in insn 33
changing reg in insn 15
changing reg in insn 15
deleting insn with uid = 33.


try_optimize_cfg iteration 1

starting the processing of deferred insns
ending the processing of deferred insns
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 5 n_edges 5 count 5 (    1)
df_worklist_dataflow_doublequeue: n_basic_blocks 5 n_edges 5 count 5 (    1)


HAL_NVIC_ClearPendingIRQ

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;;  exit block uses 	 13 [sp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 100 [cc]
;;  ref usage 	r0={4d,7u,1e} r1={2d,1u} r2={2d,1u} r3={3d,2u} r13={1d,4u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={1d,1u} 
;;    total ref usage 47{30d,16u,1e} in 16{16 regular + 0 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)
(note 4 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 4 3 2 NOTE_INSN_DELETED)
(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 6 3 7 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":356:3 -1
     (nil))
(debug_insn 7 6 8 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":359:3 -1
     (nil))
(debug_insn 8 7 9 2 (var_location:QI IRQn (reg:QI 0 r0 [128])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":359:3 -1
     (nil))
(debug_insn 9 8 10 2 (debug_marker:BLK) "../Drivers/CMSIS/Include/core_cm4.h":1770:22 -1
     (nil))
(debug_insn 10 9 15 2 (debug_marker) "../Drivers/CMSIS/Include/core_cm4.h":1772:3 -1
     (nil))
(insn 15 10 16 2 (parallel [
            (set (reg:CC 100 cc)
                (compare:CC (reg:SI 0 r0 [128])
                    (const_int 0 [0])))
            (set (reg/v:SI 0 r0 [orig:119 IRQn ] [119])
                (reg:SI 0 r0 [128]))
        ]) "../Drivers/CMSIS/Include/core_cm4.h":1772:6 260 {*movsi_compare0}
     (nil))
(jump_insn 16 15 17 2 (set (pc)
        (if_then_else (lt (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 31)
            (pc))) "../Drivers/CMSIS/Include/core_cm4.h":1772:6 273 {arm_cond_branch}
     (int_list:REG_BR_PROB 440234148 (nil))
 -> 31)
(note 17 16 21 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(note 21 17 18 3 NOTE_INSN_DELETED)
(debug_insn 18 21 19 3 (debug_marker) "../Drivers/CMSIS/Include/core_cm4.h":1774:5 -1
     (nil))
(insn 19 18 25 3 (set (reg:SI 3 r3 [orig:117 _7 ] [117])
        (lshiftrt:SI (reg/v:SI 0 r0 [orig:119 IRQn ] [119])
            (const_int 5 [0x5]))) "../Drivers/CMSIS/Include/core_cm4.h":1774:34 147 {*arm_shiftsi3}
     (nil))
(insn 25 19 22 3 (set (reg/f:SI 1 r1 [126])
        (const_int -536813312 [0xffffffffe000e100])) "../Drivers/CMSIS/Include/core_cm4.h":1774:43 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int -536813312 [0xffffffffe000e100])
        (nil)))
(insn 22 25 23 3 (set (reg:SI 0 r0 [124])
        (and:SI (reg/v:SI 0 r0 [orig:119 IRQn ] [119])
            (const_int 31 [0x1f]))) "../Drivers/CMSIS/Include/core_cm4.h":1774:81 90 {*arm_andsi3_insn}
     (nil))
(insn 23 22 26 3 (set (reg:SI 2 r2 [125])
        (const_int 1 [0x1])) "../Drivers/CMSIS/Include/core_cm4.h":1774:45 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1 [0x1])
        (nil)))
(insn 26 23 24 3 (set (reg:SI 3 r3 [127])
        (plus:SI (reg:SI 3 r3 [orig:117 _7 ] [117])
            (const_int 96 [0x60]))) "../Drivers/CMSIS/Include/core_cm4.h":1774:43 7 {*arm_addsi3}
     (nil))
(insn 24 26 27 3 (set (reg:SI 0 r0 [orig:118 _8 ] [118])
        (ashift:SI (reg:SI 2 r2 [125])
            (reg:SI 0 r0 [124]))) "../Drivers/CMSIS/Include/core_cm4.h":1774:45 147 {*arm_shiftsi3}
     (expr_list:REG_EQUAL (ashift:SI (const_int 1 [0x1])
            (reg:SI 0 r0 [124]))
        (nil)))
(insn 27 24 30 3 (set (mem/v:SI (plus:SI (mult:SI (reg:SI 3 r3 [127])
                    (const_int 4 [0x4]))
                (reg/f:SI 1 r1 [126])) [1 MEM[(struct NVIC_Type *)3758153984B].ICPR[_7]+0 S4 A32])
        (reg:SI 0 r0 [orig:118 _8 ] [118])) "../Drivers/CMSIS/Include/core_cm4.h":1774:43 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 30 27 31 3 (var_location:QI IRQn (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":359:3 -1
     (nil))
(code_label 31 30 32 4 54 (nil) [1 uses])
(note 32 31 35 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(note 35 32 36 NOTE_INSN_DELETED)
(note 36 35 0 NOTE_INSN_DELETED)

;; Function HAL_NVIC_GetActive (HAL_NVIC_GetActive, funcdef_no=340, decl_uid=7683, cgraph_uid=344, symbol_order=343)


********** Local #1: **********

	   Spilling non-eliminable hard regs: 13
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 15:  (0) =l  (1) 0 {*movsi_compare0}
            1 Matching alt: reject+=2
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
          alt=0,overall=17,losers=2,rld_nregs=2
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 19:  (0) l  (1) l  (2) M {*arm_shiftsi3}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
            alt=2: Bad operand -- refuse
            alt=3: Bad operand -- refuse
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 20:  (0) l  (1) mi {*thumb2_movsi_vfp}
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
          alt=1,overall=9,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=9,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=9,losers=1 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=6,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=8,overall=9,losers=1 -- refuse
            alt=9: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=10,overall=9,losers=1 -- refuse
            alt=11: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=13,overall=9,losers=1 -- refuse
            alt=14: Bad operand -- refuse
            Staticly defined alt reject+=6
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=15,overall=15,losers=1 -- refuse
	 Choosing alt 2 in insn 21:  (0) l  (1) 0  (2) Py {*arm_addsi3}
          alt=0,overall=0,losers=0,rld_nregs=0
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=9,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
            Staticly defined alt reject+=6
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=15,losers=1 -- refuse
	 Choosing alt 0 in insn 25:  (0) =r  (1) %r  (2) I {*arm_andsi3_insn}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
            alt=2: Bad operand -- refuse
            alt=3: Bad operand -- refuse
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 22:  (0) l  (1) mi {*thumb2_movsi_vfp}
          alt=0,overall=6,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 26:  (0) r  (1) r  (2) r {*arm_shiftsi3}
          alt=0,overall=0,losers=0,rld_nregs=0
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=9,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
            Staticly defined alt reject+=6
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=15,losers=1 -- refuse
	 Choosing alt 0 in insn 27:  (0) =r  (1) %r  (2) I {*arm_andsi3_insn}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 4:  (0) r  (1) I {*thumb2_movsi_vfp}
	   Spilling non-eliminable hard regs: 13

********** Inheritance #1: **********

EBB 2 3
EBB 4
EBB 5

********** Pseudo live ranges #1: **********

  BB 5
   Insn 35: point = 0, n_alt = -1
   Insn 34: point = 0, n_alt = -2
  BB 3
   Insn 42: point = 2, n_alt = -1
   Insn 27: point = 2, n_alt = 0
   Insn 26: point = 4, n_alt = 3
   Insn 22: point = 6, n_alt = 5
   Insn 25: point = 8, n_alt = 0
   Insn 21: point = 10, n_alt = 2
   Insn 20: point = 12, n_alt = 5
   Insn 19: point = 13, n_alt = 1
  BB 4
   Insn 4: point = 15, n_alt = 1
  BB 2
   Insn 16: point = 16, n_alt = -1
   Insn 15: point = 16, n_alt = 0
   Insn 41: point = 18, n_alt = -2
 r114: [11..13]
 r115: [5..6]
 r120: [15..15] [0..2]
 r121: [16..16] [9..14]
 r124: [7..12]
 r125: [7..10]
 r128: [5..8]
 r129: [3..4]
 r131: [17..18]
Compressing live ranges: from 19 to 16 - 84%
Ranges after the compression:
 r114: [10..11]
 r115: [4..5]
 r120: [12..12] [0..1]
 r121: [13..13] [8..11]
 r124: [6..11]
 r125: [6..9]
 r128: [4..7]
 r129: [2..3]
 r131: [14..15]

********** Assignment #1: **********


********** Undoing inheritance #1: **********


********** Local #2: **********

	   Spilling non-eliminable hard regs: 13
	   Spilling non-eliminable hard regs: 13
New elimination table:
Can eliminate 103 to 13 (offset=0, prev_offset=0)
Can't eliminate 103 to 102 (offset=0, prev_offset=0)
Can't eliminate 103 to 11 (offset=0, prev_offset=0)
Can eliminate 103 to 7 (offset=0, prev_offset=0)
Can eliminate 102 to 13 (offset=0, prev_offset=0)
Can't eliminate 102 to 11 (offset=0, prev_offset=0)
Can eliminate 102 to 7 (offset=0, prev_offset=0)
changing reg in insn 19
changing reg in insn 21
changing reg in insn 22
changing reg in insn 26
changing reg in insn 4
changing reg in insn 27
changing reg in insn 34
changing reg in insn 15
changing reg in insn 25
changing reg in insn 19
changing reg in insn 20
changing reg in insn 22
changing reg in insn 21
changing reg in insn 22
changing reg in insn 25
changing reg in insn 26
changing reg in insn 26
changing reg in insn 27
changing reg in insn 41
changing reg in insn 15
changing reg in insn 15
deleting insn with uid = 41.
deleting insn with uid = 34.


try_optimize_cfg iteration 1

starting the processing of deferred insns
ending the processing of deferred insns
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 6 n_edges 6 count 6 (    1)
df_worklist_dataflow_doublequeue: n_basic_blocks 6 n_edges 6 count 6 (    1)


HAL_NVIC_GetActive

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;;  exit block uses 	 0 [r0] 13 [sp]
;;  regs ever live 	 0 [r0] 2 [r2] 3 [r3] 100 [cc]
;;  ref usage 	r0={6d,9u} r1={1d} r2={2d,1u} r3={4d,3u} r13={1d,5u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={1d,1u} 
;;    total ref usage 51{32d,19u,0e} in 18{18 regular + 0 call} insns.
(note 1 0 5 NOTE_INSN_DELETED)
(note 5 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 5 3 2 NOTE_INSN_DELETED)
(note 3 2 7 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 7 3 8 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":373:3 -1
     (nil))
(debug_insn 8 7 9 2 (var_location:QI IRQn (reg:QI 0 r0 [131])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":373:3 -1
     (nil))
(debug_insn 9 8 10 2 (debug_marker:BLK) "../Drivers/CMSIS/Include/core_cm4.h":1787:26 -1
     (nil))
(debug_insn 10 9 15 2 (debug_marker) "../Drivers/CMSIS/Include/core_cm4.h":1789:3 -1
     (nil))
(insn 15 10 16 2 (parallel [
            (set (reg:CC 100 cc)
                (compare:CC (reg:SI 0 r0 [131])
                    (const_int 0 [0])))
            (set (reg/v:SI 0 r0 [orig:121 IRQn ] [121])
                (reg:SI 0 r0 [131]))
        ]) "../Drivers/CMSIS/Include/core_cm4.h":1789:6 260 {*movsi_compare0}
     (nil))
(jump_insn 16 15 17 2 (set (pc)
        (if_then_else (lt (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 40)
            (pc))) "../Drivers/CMSIS/Include/core_cm4.h":1789:6 273 {arm_cond_branch}
     (int_list:REG_BR_PROB 440234148 (nil))
 -> 40)
(note 17 16 24 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(note 24 17 18 3 NOTE_INSN_DELETED)
(debug_insn 18 24 19 3 (debug_marker) "../Drivers/CMSIS/Include/core_cm4.h":1791:5 -1
     (nil))
(insn 19 18 20 3 (set (reg:SI 3 r3 [orig:114 _4 ] [114])
        (lshiftrt:SI (reg/v:SI 0 r0 [orig:121 IRQn ] [121])
            (const_int 5 [0x5]))) "../Drivers/CMSIS/Include/core_cm4.h":1791:54 147 {*arm_shiftsi3}
     (nil))
(insn 20 19 21 3 (set (reg/f:SI 2 r2 [124])
        (const_int -536813312 [0xffffffffe000e100])) "../Drivers/CMSIS/Include/core_cm4.h":1791:35 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int -536813312 [0xffffffffe000e100])
        (nil)))
(insn 21 20 25 3 (set (reg:SI 3 r3 [125])
        (plus:SI (reg:SI 3 r3 [orig:114 _4 ] [114])
            (const_int 128 [0x80]))) "../Drivers/CMSIS/Include/core_cm4.h":1791:35 7 {*arm_addsi3}
     (nil))
(insn 25 21 22 3 (set (reg:SI 0 r0 [128])
        (and:SI (reg/v:SI 0 r0 [orig:121 IRQn ] [121])
            (const_int 31 [0x1f]))) "../Drivers/CMSIS/Include/core_cm4.h":1791:91 90 {*arm_andsi3_insn}
     (nil))
(insn 22 25 26 3 (set (reg:SI 3 r3 [orig:115 _5 ] [115])
        (mem/v:SI (plus:SI (mult:SI (reg:SI 3 r3 [125])
                    (const_int 4 [0x4]))
                (reg/f:SI 2 r2 [124])) [1 MEM[(struct NVIC_Type *)3758153984B].IABR[_4]+0 S4 A32])) "../Drivers/CMSIS/Include/core_cm4.h":1791:35 728 {*thumb2_movsi_vfp}
     (nil))
(insn 26 22 27 3 (set (reg:SI 0 r0 [129])
        (lshiftrt:SI (reg:SI 3 r3 [orig:115 _5 ] [115])
            (reg:SI 0 r0 [128]))) "../Drivers/CMSIS/Include/core_cm4.h":1791:103 147 {*arm_shiftsi3}
     (nil))
(insn 27 26 42 3 (set (reg:SI 0 r0 [orig:120 <retval> ] [120])
        (and:SI (reg:SI 0 r0 [129])
            (const_int 1 [0x1]))) "../Drivers/CMSIS/Include/core_cm4.h":1791:12 90 {*arm_andsi3_insn}
     (nil))
(jump_insn 42 27 43 3 (set (pc)
        (label_ref 33)) "../Drivers/CMSIS/Include/core_cm4.h":1791:12 284 {*arm_jump}
     (nil)
 -> 33)
(barrier 43 42 40)
(code_label 40 43 39 4 60 (nil) [1 uses])
(note 39 40 4 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 4 39 30 4 (set (reg:SI 0 r0 [orig:120 <retval> ] [120])
        (const_int 0 [0])) "../Drivers/CMSIS/Include/core_cm4.h":1795:11 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 30 4 33 4 (var_location:QI IRQn (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":373:10 -1
     (nil))
(code_label 33 30 36 5 58 (nil) [1 uses])
(note 36 33 35 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 35 36 45 5 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":374:1 -1
     (nil))
(note 45 35 46 NOTE_INSN_DELETED)
(note 46 45 0 NOTE_INSN_DELETED)

;; Function HAL_SYSTICK_CLKSourceConfig (HAL_SYSTICK_CLKSourceConfig, funcdef_no=341, decl_uid=7685, cgraph_uid=345, symbol_order=344)


********** Local #1: **********

	   Spilling non-eliminable hard regs: 13
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 8:  (0) l  (1) Py {*arm_cmpsi_insn}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 12:  (0) r  (1) I {*thumb2_movsi_vfp}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
            alt=2: Bad operand -- refuse
            alt=3: Bad operand -- refuse
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 13:  (0) l  (1) mi {*thumb2_movsi_vfp}
          alt=0,overall=0,losers=0,rld_nregs=0
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=9,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
            Staticly defined alt reject+=6
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=15,losers=1 -- refuse
	 Choosing alt 0 in insn 14:  (0) =r  (1) %r  (2) I {*iorsi3_insn}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=6,overall=22,losers=2 -- refuse
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 16:  (0) m  (1) l {*thumb2_movsi_vfp}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 22:  (0) r  (1) I {*thumb2_movsi_vfp}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
            alt=2: Bad operand -- refuse
            alt=3: Bad operand -- refuse
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 23:  (0) l  (1) mi {*thumb2_movsi_vfp}
            alt=0: Bad operand -- refuse
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
          alt=1,overall=9,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=9,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
            Staticly defined alt reject+=6
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=15,losers=1 -- refuse
	 Choosing alt 2 in insn 24:  (0) r  (1) r  (2) K {*arm_andsi3_insn}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=6,overall=22,losers=2 -- refuse
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 26:  (0) m  (1) l {*thumb2_movsi_vfp}
	   Spilling non-eliminable hard regs: 13

********** Inheritance #1: **********

EBB 2
EBB 3
EBB 4
EBB 5

********** Pseudo live ranges #1: **********

  BB 5
  BB 3
   Insn 32: point = 0, n_alt = -1
   Insn 16: point = 0, n_alt = 7
   Insn 14: point = 1, n_alt = 0
   Insn 13: point = 3, n_alt = 5
   Insn 12: point = 4, n_alt = 1
  BB 4
   Insn 26: point = 5, n_alt = 7
   Insn 24: point = 6, n_alt = 2
   Insn 23: point = 8, n_alt = 5
   Insn 22: point = 9, n_alt = 1
  BB 2
   Insn 9: point = 10, n_alt = -1
   Insn 8: point = 10, n_alt = 0
   Insn 31: point = 11, n_alt = -2
 r113: [2..3]
 r114: [0..1]
 r115: [7..8]
 r116: [5..6]
 r118: [0..4]
 r120: [5..9]
 r122: [10..11]
Compressing live ranges: from 12 to 10 - 83%
Ranges after the compression:
 r113: [2..3]
 r114: [0..1]
 r115: [6..7]
 r116: [4..5]
 r118: [0..3]
 r120: [4..7]
 r122: [8..9]

********** Assignment #1: **********


********** Undoing inheritance #1: **********


********** Local #2: **********

	   Spilling non-eliminable hard regs: 13
	   Spilling non-eliminable hard regs: 13
New elimination table:
Can eliminate 103 to 13 (offset=0, prev_offset=0)
Can't eliminate 103 to 102 (offset=0, prev_offset=0)
Can't eliminate 103 to 11 (offset=0, prev_offset=0)
Can eliminate 103 to 7 (offset=0, prev_offset=0)
Can eliminate 102 to 13 (offset=0, prev_offset=0)
Can't eliminate 102 to 11 (offset=0, prev_offset=0)
Can eliminate 102 to 7 (offset=0, prev_offset=0)
changing reg in insn 13
changing reg in insn 14
changing reg in insn 14
changing reg in insn 16
changing reg in insn 23
changing reg in insn 24
changing reg in insn 24
changing reg in insn 26
changing reg in insn 12
changing reg in insn 16
changing reg in insn 13
changing reg in insn 22
changing reg in insn 26
changing reg in insn 23
changing reg in insn 31
changing reg in insn 8
deleting insn with uid = 31.


try_optimize_cfg iteration 1

starting the processing of deferred insns
ending the processing of deferred insns
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 6 n_edges 6 count 6 (    1)
df_worklist_dataflow_doublequeue: n_basic_blocks 6 n_edges 6 count 6 (    1)


HAL_SYSTICK_CLKSourceConfig

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;;  exit block uses 	 13 [sp]
;;  regs ever live 	 0 [r0] 2 [r2] 3 [r3] 100 [cc]
;;  ref usage 	r0={1d,1u} r1={1d} r2={3d,4u} r3={5d,4u} r13={1d,5u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={1d,1u} 
;;    total ref usage 44{29d,15u,0e} in 15{15 regular + 0 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)
(note 4 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 4 3 2 NOTE_INSN_DELETED)
(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 6 3 7 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":387:3 -1
     (nil))
(debug_insn 7 6 8 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":388:3 -1
     (nil))
(insn 8 7 9 2 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 0 r0 [122])
            (const_int 4 [0x4]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":388:6 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 9 8 10 2 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 19)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":388:6 273 {arm_cond_branch}
     (int_list:REG_BR_PROB 708669604 (nil))
 -> 19)
(note 10 9 11 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(debug_insn 11 10 12 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":390:5 -1
     (nil))
(insn 12 11 13 3 (set (reg/f:SI 2 r2 [118])
        (const_int -536813568 [0xffffffffe000e000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":390:19 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int -536813568 [0xffffffffe000e000])
        (nil)))
(insn 13 12 14 3 (set (reg:SI 3 r3 [orig:113 _1 ] [113])
        (mem/v:SI (plus:SI (reg/f:SI 2 r2 [118])
                (const_int 16 [0x10])) [1 MEM[(struct SysTick_Type *)3758153744B].CTRL+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":390:19 728 {*thumb2_movsi_vfp}
     (nil))
(insn 14 13 16 3 (set (reg:SI 3 r3 [orig:114 _2 ] [114])
        (ior:SI (reg:SI 3 r3 [orig:113 _1 ] [113])
            (const_int 4 [0x4]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":390:19 106 {*iorsi3_insn}
     (nil))
(insn 16 14 32 3 (set (mem/v:SI (plus:SI (reg/f:SI 2 r2 [118])
                (const_int 16 [0x10])) [1 MEM[(struct SysTick_Type *)3758153744B].CTRL+0 S4 A64])
        (reg:SI 3 r3 [orig:114 _2 ] [114])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":390:19 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 32 16 33 3 (set (pc)
        (label_ref 29)) 284 {*arm_jump}
     (nil)
 -> 29)
(barrier 33 32 19)
(code_label 19 33 20 4 64 (nil) [1 uses])
(note 20 19 21 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 21 20 22 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":394:5 -1
     (nil))
(insn 22 21 23 4 (set (reg/f:SI 2 r2 [120])
        (const_int -536813568 [0xffffffffe000e000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":394:19 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int -536813568 [0xffffffffe000e000])
        (nil)))
(insn 23 22 24 4 (set (reg:SI 3 r3 [orig:115 _3 ] [115])
        (mem/v:SI (plus:SI (reg/f:SI 2 r2 [120])
                (const_int 16 [0x10])) [1 MEM[(struct SysTick_Type *)3758153744B].CTRL+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":394:19 728 {*thumb2_movsi_vfp}
     (nil))
(insn 24 23 26 4 (set (reg:SI 3 r3 [orig:116 _4 ] [116])
        (and:SI (reg:SI 3 r3 [orig:115 _3 ] [115])
            (const_int -5 [0xfffffffffffffffb]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":394:19 90 {*arm_andsi3_insn}
     (nil))
(insn 26 24 29 4 (set (mem/v:SI (plus:SI (reg/f:SI 2 r2 [120])
                (const_int 16 [0x10])) [1 MEM[(struct SysTick_Type *)3758153744B].CTRL+0 S4 A64])
        (reg:SI 3 r3 [orig:116 _4 ] [116])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":394:19 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 29 26 30 5 63 (nil) [1 uses])
(note 30 29 34 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(note 34 30 35 NOTE_INSN_DELETED)
(note 35 34 0 NOTE_INSN_DELETED)

;; Function HAL_SYSTICK_Callback (HAL_SYSTICK_Callback, funcdef_no=343, decl_uid=7689, cgraph_uid=347, symbol_order=346)


********** Local #1: **********

	   Spilling non-eliminable hard regs: 13
	   Spilling non-eliminable hard regs: 13

********** Inheritance #1: **********

EBB 2

********** Pseudo live ranges #1: **********


********** Assignment #1: **********


********** Undoing inheritance #1: **********


********** Local #2: **********

	   Spilling non-eliminable hard regs: 13
	   Spilling non-eliminable hard regs: 13
New elimination table:
Can eliminate 103 to 13 (offset=0, prev_offset=0)
Can't eliminate 103 to 102 (offset=0, prev_offset=0)
Can't eliminate 103 to 11 (offset=0, prev_offset=0)
Can eliminate 103 to 7 (offset=0, prev_offset=0)
Can eliminate 102 to 13 (offset=0, prev_offset=0)
Can't eliminate 102 to 11 (offset=0, prev_offset=0)
Can eliminate 102 to 7 (offset=0, prev_offset=0)


try_optimize_cfg iteration 1

starting the processing of deferred insns
ending the processing of deferred insns
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 3 n_edges 2 count 3 (    1)
df_worklist_dataflow_doublequeue: n_basic_blocks 3 n_edges 2 count 3 (    1)


HAL_SYSTICK_Callback

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;;  exit block uses 	 13 [sp]
;;  regs ever live 	
;;  ref usage 	r0={1d} r1={1d} r2={1d} r3={1d} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} 
;;    total ref usage 24{22d,2u,0e} in 1{1 regular + 0 call} insns.
(note 1 0 3 NOTE_INSN_DELETED)
(note 3 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 3 5 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 5 2 8 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":416:1 -1
     (nil))
(note 8 5 9 NOTE_INSN_DELETED)
(note 9 8 0 NOTE_INSN_DELETED)

;; Function HAL_SYSTICK_IRQHandler (HAL_SYSTICK_IRQHandler, funcdef_no=342, decl_uid=7687, cgraph_uid=346, symbol_order=345)


********** Local #1: **********

	   Spilling non-eliminable hard regs: 13
New elimination table:
Can eliminate 103 to 13 (offset=8, prev_offset=0)
Can't eliminate 103 to 102 (offset=8, prev_offset=0)
Can't eliminate 103 to 11 (offset=8, prev_offset=0)
Can eliminate 103 to 7 (offset=8, prev_offset=0)
Can eliminate 102 to 13 (offset=0, prev_offset=0)
Can't eliminate 102 to 11 (offset=0, prev_offset=0)
Can eliminate 102 to 7 (offset=0, prev_offset=0)
	   Spilling non-eliminable hard regs: 13

********** Inheritance #1: **********

EBB 2

********** Pseudo live ranges #1: **********


********** Assignment #1: **********


********** Undoing inheritance #1: **********


********** Local #2: **********

	   Spilling non-eliminable hard regs: 13
	   Spilling non-eliminable hard regs: 13
New elimination table:
Can eliminate 103 to 13 (offset=8, prev_offset=8)
Can't eliminate 103 to 102 (offset=8, prev_offset=0)
Can't eliminate 103 to 11 (offset=8, prev_offset=0)
Can eliminate 103 to 7 (offset=8, prev_offset=0)
Can eliminate 102 to 13 (offset=0, prev_offset=0)
Can't eliminate 102 to 11 (offset=0, prev_offset=0)
Can eliminate 102 to 7 (offset=0, prev_offset=0)


try_optimize_cfg iteration 1

starting the processing of deferred insns
ending the processing of deferred insns
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 3 n_edges 2 count 3 (    1)
df_worklist_dataflow_doublequeue: n_basic_blocks 3 n_edges 2 count 3 (    1)


HAL_SYSTICK_IRQHandler

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;;  exit block uses 	 13 [sp]
;;  regs ever live 	 12 [ip] 13 [sp] 14 [lr]
;;  ref usage 	r0={2d} r1={2d} r2={2d} r3={2d} r12={2d} r13={1d,3u} r14={2d} r15={1d} r16={2d} r17={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={1d} r101={1d} r104={1d} r105={1d} r106={1d} 
;;    total ref usage 106{103d,3u,0e} in 2{1 regular + 1 call} insns.
(note 1 0 3 NOTE_INSN_DELETED)
(note 3 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 3 5 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 5 2 6 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":404:3 -1
     (nil))
(call_insn 6 5 9 2 (parallel [
            (call (mem:SI (symbol_ref/i:SI ("HAL_SYSTICK_Callback") [flags 0x3]  <function_decl 00000000074e4300 HAL_SYSTICK_Callback>) [0 HAL_SYSTICK_Callback S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":404:3 290 {*call_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref/i:SI ("HAL_SYSTICK_Callback") [flags 0x3]  <function_decl 00000000074e4300 HAL_SYSTICK_Callback>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (nil)))
(note 9 6 10 NOTE_INSN_DELETED)
(note 10 9 0 NOTE_INSN_DELETED)

;; Function HAL_MPU_Enable (HAL_MPU_Enable, funcdef_no=344, decl_uid=7691, cgraph_uid=348, symbol_order=347)


********** Local #1: **********

	   Spilling non-eliminable hard regs: 13
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
            alt=2: Bad operand -- refuse
            alt=3: Bad operand -- refuse
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 8:  (0) l  (1) mi {*thumb2_movsi_vfp}
          alt=0,overall=0,losers=0,rld_nregs=0
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=9,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
            Staticly defined alt reject+=6
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=15,losers=1 -- refuse
	 Choosing alt 0 in insn 7:  (0) =r  (1) %r  (2) I {*iorsi3_insn}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=6,overall=22,losers=2 -- refuse
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 9:  (0) m  (1) l {*thumb2_movsi_vfp}
	   Spilling non-eliminable hard regs: 13

********** Inheritance #1: **********

EBB 2

********** Pseudo live ranges #1: **********

  BB 2
   Insn 17: point = 0, n_alt = -1
   Insn 13: point = 0, n_alt = -1
   Insn 9: point = 0, n_alt = 7
   Insn 7: point = 1, n_alt = 0
   Insn 20: point = 3, n_alt = -2
   Insn 8: point = 4, n_alt = 5
 r113: [0..1]
 r115: [0..4]
 r116: [2..3]
Compressing live ranges: from 5 to 4 - 80%
Ranges after the compression:
 r113: [0..1]
 r115: [0..3]
 r116: [2..3]

********** Assignment #1: **********


********** Undoing inheritance #1: **********


********** Local #2: **********

	   Spilling non-eliminable hard regs: 13
	   Spilling non-eliminable hard regs: 13
New elimination table:
Can eliminate 103 to 13 (offset=0, prev_offset=0)
Can't eliminate 103 to 102 (offset=0, prev_offset=0)
Can't eliminate 103 to 11 (offset=0, prev_offset=0)
Can eliminate 103 to 7 (offset=0, prev_offset=0)
Can eliminate 102 to 13 (offset=0, prev_offset=0)
Can't eliminate 102 to 11 (offset=0, prev_offset=0)
Can eliminate 102 to 7 (offset=0, prev_offset=0)
changing reg in insn 7
changing reg in insn 9
changing reg in insn 8
changing reg in insn 9
changing reg in insn 20
changing reg in insn 7
deleting insn with uid = 20.


try_optimize_cfg iteration 1

starting the processing of deferred insns
ending the processing of deferred insns
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 3 n_edges 2 count 3 (    1)
df_worklist_dataflow_doublequeue: n_basic_blocks 3 n_edges 2 count 3 (    1)


HAL_MPU_Enable

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;;  exit block uses 	 13 [sp]
;;  regs ever live 	 0 [r0] 3 [r3]
;;  ref usage 	r0={2d,2u} r1={1d} r2={1d} r3={2d,1u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} 
;;    total ref usage 29{24d,5u,0e} in 12{12 regular + 0 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)
(note 4 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 4 3 2 NOTE_INSN_DELETED)
(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 6 3 8 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":433:3 -1
     (nil))
(insn 8 6 7 2 (set (reg/f:SI 3 r3 [115])
        (const_int -536810240 [0xffffffffe000ed00])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":433:13 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int -536810240 [0xffffffffe000ed00])
        (nil)))
(insn 7 8 9 2 (set (reg:SI 0 r0 [orig:113 _1 ] [113])
        (ior:SI (reg:SI 0 r0 [116])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":433:28 106 {*iorsi3_insn}
     (nil))
(insn 9 7 10 2 (set (mem/v:SI (plus:SI (reg/f:SI 3 r3 [115])
                (const_int 148 [0x94])) [1 MEM[(struct MPU_Type *)3758157200B].CTRL+0 S4 A32])
        (reg:SI 0 r0 [orig:113 _1 ] [113])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":433:13 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 10 9 11 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":436:3 -1
     (nil))
(debug_insn 11 10 12 2 (debug_marker:BLK) "../Drivers/CMSIS/Include/cmsis_gcc.h":944:27 -1
     (nil))
(debug_insn 12 11 13 2 (debug_marker) "../Drivers/CMSIS/Include/cmsis_gcc.h":946:3 -1
     (nil))
(insn 13 12 14 2 (parallel [
            (asm_operands/v ("dsb 0xF") ("") 0 []
                 []
                 [] ../Drivers/CMSIS/Include/cmsis_gcc.h:946)
            (clobber (mem:BLK (scratch) [0  A8]))
        ]) "../Drivers/CMSIS/Include/cmsis_gcc.h":946:3 -1
     (nil))
(debug_insn 14 13 15 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":437:3 -1
     (nil))
(debug_insn 15 14 16 2 (debug_marker:BLK) "../Drivers/CMSIS/Include/cmsis_gcc.h":933:27 -1
     (nil))
(debug_insn 16 15 17 2 (debug_marker) "../Drivers/CMSIS/Include/cmsis_gcc.h":935:3 -1
     (nil))
(insn 17 16 22 2 (parallel [
            (asm_operands/v ("isb 0xF") ("") 0 []
                 []
                 [] ../Drivers/CMSIS/Include/cmsis_gcc.h:935)
            (clobber (mem:BLK (scratch) [0  A8]))
        ]) "../Drivers/CMSIS/Include/cmsis_gcc.h":935:3 -1
     (nil))
(note 22 17 23 NOTE_INSN_DELETED)
(note 23 22 0 NOTE_INSN_DELETED)

;; Function HAL_MPU_Disable (HAL_MPU_Disable, funcdef_no=345, decl_uid=7693, cgraph_uid=349, symbol_order=348)


********** Local #1: **********

	   Spilling non-eliminable hard regs: 13
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
            alt=2: Bad operand -- refuse
            alt=3: Bad operand -- refuse
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 10:  (0) l  (1) mi {*thumb2_movsi_vfp}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 11:  (0) r  (1) I {*thumb2_movsi_vfp}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=6,overall=22,losers=2 -- refuse
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 12:  (0) m  (1) l {*thumb2_movsi_vfp}
	   Spilling non-eliminable hard regs: 13

********** Inheritance #1: **********

EBB 2

********** Pseudo live ranges #1: **********

  BB 2
   Insn 12: point = 0, n_alt = 7
   Insn 11: point = 1, n_alt = 1
   Insn 10: point = 2, n_alt = 5
   Insn 8: point = 3, n_alt = -1
 r113: [0..2]
 r114: [0..1]
Compressing live ranges: from 3 to 2 - 66%
Ranges after the compression:
 r113: [0..1]
 r114: [0..1]

********** Assignment #1: **********


********** Undoing inheritance #1: **********


********** Local #2: **********

	   Spilling non-eliminable hard regs: 13
	   Spilling non-eliminable hard regs: 13
New elimination table:
Can eliminate 103 to 13 (offset=0, prev_offset=0)
Can't eliminate 103 to 102 (offset=0, prev_offset=0)
Can't eliminate 103 to 11 (offset=0, prev_offset=0)
Can eliminate 103 to 7 (offset=0, prev_offset=0)
Can eliminate 102 to 13 (offset=0, prev_offset=0)
Can't eliminate 102 to 11 (offset=0, prev_offset=0)
Can eliminate 102 to 7 (offset=0, prev_offset=0)
changing reg in insn 10
changing reg in insn 12
changing reg in insn 11
changing reg in insn 12


try_optimize_cfg iteration 1

starting the processing of deferred insns
ending the processing of deferred insns
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 3 n_edges 2 count 3 (    1)
df_worklist_dataflow_doublequeue: n_basic_blocks 3 n_edges 2 count 3 (    1)


HAL_MPU_Disable

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;;  exit block uses 	 13 [sp]
;;  regs ever live 	 2 [r2] 3 [r3]
;;  ref usage 	r0={1d} r1={1d} r2={2d,1u} r3={2d,1u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} 
;;    total ref usage 28{24d,4u,0e} in 8{8 regular + 0 call} insns.
(note 1 0 3 NOTE_INSN_DELETED)
(note 3 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 3 5 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 5 2 6 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":448:3 -1
     (nil))
(debug_insn 6 5 7 2 (debug_marker:BLK) "../Drivers/CMSIS/Include/cmsis_gcc.h":955:27 -1
     (nil))
(debug_insn 7 6 8 2 (debug_marker) "../Drivers/CMSIS/Include/cmsis_gcc.h":957:3 -1
     (nil))
(insn 8 7 9 2 (parallel [
            (asm_operands/v ("dmb 0xF") ("") 0 []
                 []
                 [] ../Drivers/CMSIS/Include/cmsis_gcc.h:957)
            (clobber (mem:BLK (scratch) [0  A8]))
        ]) "../Drivers/CMSIS/Include/cmsis_gcc.h":957:3 -1
     (nil))
(debug_insn 9 8 10 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":451:3 -1
     (nil))
(insn 10 9 11 2 (set (reg/f:SI 3 r3 [113])
        (const_int -536810240 [0xffffffffe000ed00])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":451:14 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int -536810240 [0xffffffffe000ed00])
        (nil)))
(insn 11 10 12 2 (set (reg:SI 2 r2 [114])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":451:14 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 0 [0])
        (nil)))
(insn 12 11 16 2 (set (mem/v:SI (plus:SI (reg/f:SI 3 r3 [113])
                (const_int 148 [0x94])) [1 MEM[(struct MPU_Type *)3758157200B].CTRL+0 S4 A32])
        (reg:SI 2 r2 [114])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":451:14 728 {*thumb2_movsi_vfp}
     (nil))
(note 16 12 17 NOTE_INSN_DELETED)
(note 17 16 0 NOTE_INSN_DELETED)

;; Function HAL_MPU_ConfigRegion (HAL_MPU_ConfigRegion, funcdef_no=346, decl_uid=7695, cgraph_uid=350, symbol_order=349)


********** Local #1: **********

	   Spilling non-eliminable hard regs: 13
New elimination table:
Can eliminate 103 to 13 (offset=4, prev_offset=0)
Can't eliminate 103 to 102 (offset=4, prev_offset=0)
Can't eliminate 103 to 11 (offset=4, prev_offset=0)
Can eliminate 103 to 7 (offset=4, prev_offset=0)
Can eliminate 102 to 13 (offset=0, prev_offset=0)
Can't eliminate 102 to 11 (offset=0, prev_offset=0)
Can eliminate 102 to 7 (offset=0, prev_offset=0)
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
            alt=2: Bad operand -- refuse
            alt=3: Bad operand -- refuse
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 10:  (0) l  (1) mi {*thumb2_movsi_vfp}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 9:  (0) r  (1) m {thumb2_zero_extendqisi2_v6}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=6,overall=22,losers=2 -- refuse
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 11:  (0) m  (1) l {*thumb2_movsi_vfp}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 13:  (0) r  (1) m {thumb2_zero_extendqisi2_v6}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 15:  (0) l {*thumb2_cbz}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
            alt=2: Bad operand -- refuse
            alt=3: Bad operand -- refuse
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 26:  (0) l  (1) mi {*thumb2_movsi_vfp}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=6,overall=22,losers=2 -- refuse
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 28:  (0) m  (1) l {*thumb2_movsi_vfp}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 32:  (0) r  (1) m {thumb2_zero_extendqisi2_v6}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 30:  (0) r  (1) m {thumb2_zero_extendqisi2_v6}
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 33:  (0) l  (1) l  (2) M {*arm_shiftsi3}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 34:  (0) r  (1) r  (3) r  (4) M {*orr_shiftsi}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 36:  (0) r  (1) m {thumb2_zero_extendqisi2_v6}
            alt=0: Bad operand -- refuse
          alt=1,overall=0,losers=0,rld_nregs=0
            alt=0: Bad operand -- refuse
            alt=1,overall=6,losers=1 -- refuse
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 35:  (0) l  (1) 0  (2) l {*iorsi3_insn}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 38:  (0) r  (1) r  (3) r  (4) M {*orr_shiftsi}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 39:  (0) r  (1) m {thumb2_zero_extendqisi2_v6}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 42:  (0) r  (1) m {thumb2_zero_extendqisi2_v6}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 41:  (0) r  (1) r  (3) r  (4) M {*orr_shiftsi}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 44:  (0) r  (1) r  (3) r  (4) M {*orr_shiftsi}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 45:  (0) r  (1) m {thumb2_zero_extendqisi2_v6}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 48:  (0) r  (1) m {thumb2_zero_extendqisi2_v6}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 51:  (0) r  (1) m {thumb2_zero_extendqisi2_v6}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 47:  (0) r  (1) r  (3) r  (4) M {*orr_shiftsi}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 50:  (0) r  (1) r  (3) r  (4) M {*orr_shiftsi}
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 53:  (0) r  (1) r  (3) r  (4) M {*orr_shiftsi}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=6,overall=22,losers=2 -- refuse
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 55:  (0) m  (1) l {*thumb2_movsi_vfp}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=6,overall=22,losers=2 -- refuse
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 63:  (0) m  (1) l {*thumb2_movsi_vfp}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=6,overall=22,losers=2 -- refuse
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 67:  (0) m  (1) l {*thumb2_movsi_vfp}
	   Spilling non-eliminable hard regs: 13

********** Inheritance #1: **********

EBB 2 3
EBB 4
EBB 5

********** Pseudo live ranges #1: **********

  BB 5
  BB 3
   Insn 73: point = 0, n_alt = -1
   Insn 55: point = 0, n_alt = 7
   Insn 53: point = 1, n_alt = 1
   Insn 50: point = 3, n_alt = 1
   Insn 47: point = 5, n_alt = 1
   Insn 51: point = 7, n_alt = 1
   Insn 48: point = 9, n_alt = 1
   Insn 45: point = 10, n_alt = 1
   Insn 44: point = 11, n_alt = 1
   Insn 41: point = 13, n_alt = 1
   Insn 42: point = 15, n_alt = 1
   Insn 39: point = 16, n_alt = 1
   Insn 38: point = 17, n_alt = 1
   Insn 35: point = 19, n_alt = 1
   Insn 36: point = 21, n_alt = 1
   Insn 34: point = 22, n_alt = 1
   Insn 33: point = 24, n_alt = 1
   Insn 30: point = 26, n_alt = 1
   Insn 32: point = 27, n_alt = 1
   Insn 28: point = 28, n_alt = 7
   Insn 26: point = 29, n_alt = 5
  BB 4
   Insn 67: point = 31, n_alt = 7
   Insn 63: point = 32, n_alt = 7
  BB 2
   Insn 15: point = 33, n_alt = 0
   Insn 13: point = 33, n_alt = 1
   Insn 11: point = 34, n_alt = 7
   Insn 9: point = 35, n_alt = 1
   Insn 10: point = 36, n_alt = 5
   Insn 2: point = 37, n_alt = -2
   Insn 72: point = 39, n_alt = -2
 r114: [34..35]
 r115: [20..33]
 r116: [28..29]
 r143: [0..1]
 r150: [33..37] [8..30]
 r151: [0..36]
 r153: [23..26]
 r155: [25..27]
 r156: [23..24]
 r157: [20..22]
 r158: [18..19]
 r159: [18..21]
 r161: [14..17]
 r162: [14..16]
 r164: [12..13]
 r165: [12..15]
 r167: [6..11]
 r168: [6..10]
 r170: [4..5]
 r171: [4..9]
 r173: [2..3]
 r174: [2..7]
 r181: [38..39]
Compressing live ranges: from 40 to 29 - 72%
Ranges after the compression:
 r114: [25..26]
 r115: [16..24]
 r116: [22..23]
 r143: [0..1]
 r150: [8..26]
 r151: [0..26]
 r153: [18..21]
 r155: [20..21]
 r156: [18..19]
 r157: [16..17]
 r158: [14..15]
 r159: [14..17]
 r161: [12..13]
 r162: [12..13]
 r164: [10..11]
 r165: [10..13]
 r167: [6..9]
 r168: [6..9]
 r170: [4..5]
 r171: [4..9]
 r173: [2..3]
 r174: [2..7]
 r181: [27..28]

********** Assignment #1: **********


********** Undoing inheritance #1: **********


********** Local #2: **********

	   Spilling non-eliminable hard regs: 13
	   Spilling non-eliminable hard regs: 13
New elimination table:
Can eliminate 103 to 13 (offset=4, prev_offset=4)
Can't eliminate 103 to 102 (offset=4, prev_offset=0)
Can't eliminate 103 to 11 (offset=4, prev_offset=0)
Can eliminate 103 to 7 (offset=4, prev_offset=0)
Can eliminate 102 to 13 (offset=0, prev_offset=0)
Can't eliminate 102 to 11 (offset=0, prev_offset=0)
Can eliminate 102 to 7 (offset=0, prev_offset=0)
changing reg in insn 9
changing reg in insn 11
changing reg in insn 13
changing reg in insn 15
changing reg in insn 67
changing reg in insn 63
changing reg in insn 35
changing reg in insn 26
changing reg in insn 28
changing reg in insn 53
changing reg in insn 55
changing reg in insn 2
changing reg in insn 51
changing reg in insn 48
changing reg in insn 45
changing reg in insn 42
changing reg in insn 39
changing reg in insn 36
changing reg in insn 32
changing reg in insn 30
changing reg in insn 26
changing reg in insn 13
changing reg in insn 9
changing reg in insn 26
changing reg in insn 10
changing reg in insn 67
changing reg in insn 63
changing reg in insn 55
changing reg in insn 28
changing reg in insn 11
changing reg in insn 30
changing reg in insn 34
changing reg in insn 32
changing reg in insn 33
changing reg in insn 33
changing reg in insn 34
changing reg in insn 34
changing reg in insn 35
changing reg in insn 35
changing reg in insn 38
changing reg in insn 36
changing reg in insn 38
changing reg in insn 38
changing reg in insn 41
changing reg in insn 39
changing reg in insn 41
changing reg in insn 41
changing reg in insn 44
changing reg in insn 42
changing reg in insn 44
changing reg in insn 44
changing reg in insn 47
changing reg in insn 45
changing reg in insn 47
changing reg in insn 47
changing reg in insn 50
changing reg in insn 48
changing reg in insn 50
changing reg in insn 50
changing reg in insn 53
changing reg in insn 51
changing reg in insn 53
changing reg in insn 72
changing reg in insn 2
deleting insn with uid = 72.
deleting insn with uid = 2.


try_optimize_cfg iteration 1

starting the processing of deferred insns
ending the processing of deferred insns
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 6 n_edges 6 count 6 (    1)
df_worklist_dataflow_doublequeue: n_basic_blocks 6 n_edges 6 count 6 (    1)


HAL_MPU_ConfigRegion

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;;  exit block uses 	 13 [sp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 100 [cc]
;;  ref usage 	r0={1d,11u,1e} r1={2d,5u} r2={4d,6u} r3={13d,12u} r12={4d,4u} r13={1d,5u} r14={2d,1u} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={1d} 
;;    total ref usage 89{44d,44u,1e} in 44{44 regular + 0 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)
(note 4 1 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 3 4 14 2 NOTE_INSN_FUNCTION_BEG)
(note 14 3 6 2 NOTE_INSN_DELETED)
(debug_insn 6 14 7 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":464:3 -1
     (nil))
(debug_insn 7 6 8 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":465:3 -1
     (nil))
(debug_insn 8 7 10 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":468:3 -1
     (nil))
(insn 10 8 9 2 (set (reg/f:SI 1 r1 [151])
        (const_int -536810240 [0xffffffffe000ed00])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":468:12 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int -536810240 [0xffffffffe000ed00])
        (nil)))
(insn 9 10 11 2 (set (reg:SI 3 r3 [orig:114 _2 ] [114])
        (zero_extend:SI (mem:QI (plus:SI (reg/v/f:SI 0 r0 [orig:150 MPU_Init ] [150])
                    (const_int 1 [0x1])) [0 MPU_Init_40(D)->Number+0 S1 A8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":468:22 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 11 9 12 2 (set (mem/v:SI (plus:SI (reg/f:SI 1 r1 [151])
                (const_int 152 [0x98])) [1 MEM[(struct MPU_Type *)3758157200B].RNR+0 S4 A64])
        (reg:SI 3 r3 [orig:114 _2 ] [114])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":468:12 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 12 11 13 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":470:3 -1
     (nil))
(insn 13 12 15 2 (set (reg:SI 2 r2 [orig:115 _3 ] [115])
        (zero_extend:SI (mem:QI (reg/v/f:SI 0 r0 [orig:150 MPU_Init ] [150]) [0 MPU_Init_40(D)->Enable+0 S1 A32]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":470:16 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(jump_insn 15 13 16 2 (parallel [
            (set (pc)
                (if_then_else (eq (reg:SI 2 r2 [orig:115 _3 ] [115])
                        (const_int 0 [0]))
                    (label_ref 58)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":470:6 1024 {*thumb2_cbz}
     (int_list:REG_BR_PROB 536870916 (nil))
 -> 58)
(note 16 15 31 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(note 31 16 37 3 NOTE_INSN_DELETED)
(note 37 31 40 3 NOTE_INSN_DELETED)
(note 40 37 43 3 NOTE_INSN_DELETED)
(note 43 40 46 3 NOTE_INSN_DELETED)
(note 46 43 49 3 NOTE_INSN_DELETED)
(note 49 46 52 3 NOTE_INSN_DELETED)
(note 52 49 17 3 NOTE_INSN_DELETED)
(debug_insn 17 52 18 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":473:5 -1
     (nil))
(debug_insn 18 17 19 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":474:5 -1
     (nil))
(debug_insn 19 18 20 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":475:5 -1
     (nil))
(debug_insn 20 19 21 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":476:5 -1
     (nil))
(debug_insn 21 20 22 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":477:5 -1
     (nil))
(debug_insn 22 21 23 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":478:5 -1
     (nil))
(debug_insn 23 22 24 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":479:5 -1
     (nil))
(debug_insn 24 23 25 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":480:5 -1
     (nil))
(debug_insn 25 24 26 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":482:5 -1
     (nil))
(insn 26 25 28 3 (set (reg:SI 3 r3 [orig:116 _4 ] [116])
        (mem:SI (plus:SI (reg/v/f:SI 0 r0 [orig:150 MPU_Init ] [150])
                (const_int 4 [0x4])) [1 MPU_Init_40(D)->BaseAddress+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":482:25 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (mem:SI (plus:SI (reg/v/f:SI 0 r0 [orig:150 MPU_Init ] [150])
                (const_int 4 [0x4])) [1 MPU_Init_40(D)->BaseAddress+0 S4 A32])
        (nil)))
(insn 28 26 29 3 (set (mem/v:SI (plus:SI (reg/f:SI 1 r1 [151])
                (const_int 156 [0x9c])) [1 MEM[(struct MPU_Type *)3758157200B].RBAR+0 S4 A32])
        (reg:SI 3 r3 [orig:116 _4 ] [116])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":482:15 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 29 28 32 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":483:5 -1
     (nil))
(insn 32 29 30 3 (set (reg:SI 3 r3 [orig:155 MPU_Init_40(D)->AccessPermission ] [155])
        (zero_extend:SI (mem:QI (plus:SI (reg/v/f:SI 0 r0 [orig:150 MPU_Init ] [150])
                    (const_int 11 [0xb])) [0 MPU_Init_40(D)->AccessPermission+0 S1 A8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":484:18 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 30 32 33 3 (set (reg:SI 12 ip [orig:153 MPU_Init_40(D)->DisableExec ] [153])
        (zero_extend:SI (mem:QI (plus:SI (reg/v/f:SI 0 r0 [orig:150 MPU_Init ] [150])
                    (const_int 12 [0xc])) [0 MPU_Init_40(D)->DisableExec+0 S1 A32]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":483:18 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 33 30 34 3 (set (reg:SI 3 r3 [156])
        (ashift:SI (reg:SI 3 r3 [orig:155 MPU_Init_40(D)->AccessPermission ] [155])
            (const_int 24 [0x18]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":484:57 147 {*arm_shiftsi3}
     (nil))
(insn 34 33 36 3 (set (reg:SI 3 r3 [157])
        (ior:SI (ashift:SI (reg:SI 12 ip [orig:153 MPU_Init_40(D)->DisableExec ] [153])
                (const_int 28 [0x1c]))
            (reg:SI 3 r3 [156]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":483:79 320 {*orr_shiftsi}
     (nil))
(insn 36 34 35 3 (set (reg:SI 12 ip [orig:159 MPU_Init_40(D)->TypeExtField ] [159])
        (zero_extend:SI (mem:QI (plus:SI (reg/v/f:SI 0 r0 [orig:150 MPU_Init ] [150])
                    (const_int 10 [0xa])) [0 MPU_Init_40(D)->TypeExtField+0 S1 A16]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":485:18 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 35 36 38 3 (set (reg:SI 3 r3 [158])
        (ior:SI (reg:SI 3 r3 [157])
            (reg:SI 2 r2 [orig:115 _3 ] [115]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":490:79 106 {*iorsi3_insn}
     (nil))
(insn 38 35 39 3 (set (reg:SI 3 r3 [161])
        (ior:SI (ashift:SI (reg:SI 12 ip [orig:159 MPU_Init_40(D)->TypeExtField ] [159])
                (const_int 19 [0x13]))
            (reg:SI 3 r3 [158]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":490:79 320 {*orr_shiftsi}
     (nil))
(insn 39 38 42 3 (set (reg:SI 12 ip [orig:162 MPU_Init_40(D)->IsShareable ] [162])
        (zero_extend:SI (mem:QI (plus:SI (reg/v/f:SI 0 r0 [orig:150 MPU_Init ] [150])
                    (const_int 13 [0xd])) [0 MPU_Init_40(D)->IsShareable+0 S1 A8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":486:18 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 42 39 41 3 (set (reg:SI 2 r2 [orig:165 MPU_Init_40(D)->IsCacheable ] [165])
        (zero_extend:SI (mem:QI (plus:SI (reg/v/f:SI 0 r0 [orig:150 MPU_Init ] [150])
                    (const_int 14 [0xe])) [0 MPU_Init_40(D)->IsCacheable+0 S1 A16]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":487:18 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 41 42 44 3 (set (reg:SI 3 r3 [164])
        (ior:SI (ashift:SI (reg:SI 12 ip [orig:162 MPU_Init_40(D)->IsShareable ] [162])
                (const_int 18 [0x12]))
            (reg:SI 3 r3 [161]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":490:79 320 {*orr_shiftsi}
     (nil))
(insn 44 41 45 3 (set (reg:SI 3 r3 [167])
        (ior:SI (ashift:SI (reg:SI 2 r2 [orig:165 MPU_Init_40(D)->IsCacheable ] [165])
                (const_int 17 [0x11]))
            (reg:SI 3 r3 [164]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":490:79 320 {*orr_shiftsi}
     (nil))
(insn 45 44 48 3 (set (reg:SI 14 lr [orig:168 MPU_Init_40(D)->IsBufferable ] [168])
        (zero_extend:SI (mem:QI (plus:SI (reg/v/f:SI 0 r0 [orig:150 MPU_Init ] [150])
                    (const_int 15 [0xf])) [0 MPU_Init_40(D)->IsBufferable+0 S1 A8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":488:18 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 48 45 51 3 (set (reg:SI 12 ip [orig:171 MPU_Init_40(D)->SubRegionDisable ] [171])
        (zero_extend:SI (mem:QI (plus:SI (reg/v/f:SI 0 r0 [orig:150 MPU_Init ] [150])
                    (const_int 9 [0x9])) [0 MPU_Init_40(D)->SubRegionDisable+0 S1 A8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":489:18 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 51 48 47 3 (set (reg:SI 2 r2 [orig:174 MPU_Init_40(D)->Size ] [174])
        (zero_extend:SI (mem:QI (plus:SI (reg/v/f:SI 0 r0 [orig:150 MPU_Init ] [150])
                    (const_int 8 [0x8])) [0 MPU_Init_40(D)->Size+0 S1 A32]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":490:18 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 47 51 50 3 (set (reg:SI 3 r3 [170])
        (ior:SI (ashift:SI (reg:SI 14 lr [orig:168 MPU_Init_40(D)->IsBufferable ] [168])
                (const_int 16 [0x10]))
            (reg:SI 3 r3 [167]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":490:79 320 {*orr_shiftsi}
     (nil))
(insn 50 47 53 3 (set (reg:SI 3 r3 [173])
        (ior:SI (ashift:SI (reg:SI 12 ip [orig:171 MPU_Init_40(D)->SubRegionDisable ] [171])
                (const_int 8 [0x8]))
            (reg:SI 3 r3 [170]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":490:79 320 {*orr_shiftsi}
     (nil))
(insn 53 50 55 3 (set (reg:SI 3 r3 [orig:143 _37 ] [143])
        (ior:SI (ashift:SI (reg:SI 2 r2 [orig:174 MPU_Init_40(D)->Size ] [174])
                (const_int 1 [0x1]))
            (reg:SI 3 r3 [173]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":490:79 320 {*orr_shiftsi}
     (nil))
(insn 55 53 73 3 (set (mem/v:SI (plus:SI (reg/f:SI 1 r1 [151])
                (const_int 160 [0xa0])) [1 MEM[(struct MPU_Type *)3758157200B].RASR+0 S4 A64])
        (reg:SI 3 r3 [orig:143 _37 ] [143])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":483:15 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 73 55 74 3 (set (pc)
        (label_ref 70)) 284 {*arm_jump}
     (nil)
 -> 70)
(barrier 74 73 58)
(code_label 58 74 59 4 76 (nil) [1 uses])
(note 59 58 60 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 60 59 63 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":495:5 -1
     (nil))
(insn 63 60 64 4 (set (mem/v:SI (plus:SI (reg/f:SI 1 r1 [151])
                (const_int 156 [0x9c])) [1 MEM[(struct MPU_Type *)3758157200B].RBAR+0 S4 A32])
        (reg:SI 2 r2 [orig:115 _3 ] [115])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":495:15 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 64 63 67 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":496:5 -1
     (nil))
(insn 67 64 70 4 (set (mem/v:SI (plus:SI (reg/f:SI 1 r1 [151])
                (const_int 160 [0xa0])) [1 MEM[(struct MPU_Type *)3758157200B].RASR+0 S4 A64])
        (reg:SI 2 r2 [orig:115 _3 ] [115])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":496:15 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 70 67 71 5 75 (nil) [1 uses])
(note 71 70 76 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(note 76 71 77 NOTE_INSN_DELETED)
(note 77 76 0 NOTE_INSN_DELETED)
