

================================================================
== Vivado HLS Report for 'conv_1'
================================================================
* Date:           Wed Aug  7 03:22:57 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        cnn_ap_lp
* Solution:       conv1_fp3
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  20.00|    17.072|        2.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  20285|  20285|  20285|  20285|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------------------+-------+-------+----------+-----------+-----------+------+----------+
        |                                  |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name            |  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------------------+-------+-------+----------+-----------+-----------+------+----------+
        |- Row_Loop_Col_Loop_Filter1_Loop  |  20283|  20283|         9|          5|          1|  4056|    yes   |
        +----------------------------------+-------+-------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|     10|       -|      -|    -|
|Expression       |        -|      -|      40|   1566|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      0|     130|    469|    -|
|Memory           |        0|      -|      85|     10|    -|
|Multiplexer      |        -|      -|       -|    215|    -|
|Register         |        -|      -|     481|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|     10|     736|   2260|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      4|   ~0   |      4|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |cnn_dcmp_64ns_64nlbW_U1  |cnn_dcmp_64ns_64nlbW  |        0|      0|  130|  469|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |Total                    |                      |        0|      0|  130|  469|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    +--------------------------+----------------------+--------------+
    |         Instance         |        Module        |  Expression  |
    +--------------------------+----------------------+--------------+
    |cnn_mac_muladd_5nmb6_U2   |cnn_mac_muladd_5nmb6  | i0 + i1 * i2 |
    |cnn_mul_mul_8s_14ncg_U3   |cnn_mul_mul_8s_14ncg  |    i0 * i1   |
    |cnn_mul_mul_8s_14ncg_U4   |cnn_mul_mul_8s_14ncg  |    i0 * i1   |
    |cnn_mul_mul_8s_14ncg_U7   |cnn_mul_mul_8s_14ncg  |    i0 * i1   |
    |cnn_mul_mul_9s_14ocq_U5   |cnn_mul_mul_9s_14ocq  |    i0 * i1   |
    |cnn_mul_mul_9s_14ocq_U6   |cnn_mul_mul_9s_14ocq  |    i0 * i1   |
    |cnn_mul_mul_9s_14ocq_U8   |cnn_mul_mul_9s_14ocq  |    i0 * i1   |
    |cnn_mul_mul_9s_14ocq_U9   |cnn_mul_mul_9s_14ocq  |    i0 * i1   |
    |cnn_mul_mul_9s_14ocq_U10  |cnn_mul_mul_9s_14ocq  |    i0 * i1   |
    |cnn_mul_mul_9s_14ocq_U11  |cnn_mul_mul_9s_14ocq  |    i0 * i1   |
    +--------------------------+----------------------+--------------+

    * Memory: 
    +------------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |         Memory         |        Module        | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |conv_1_bias_V_U         |conv_1_conv_1_biakbM  |        0|  7|   1|    0|     6|    7|     1|           42|
    |conv_1_weights_V_0_0_U  |conv_1_conv_1_weibkb  |        0|  8|   1|    0|     6|    8|     1|           48|
    |conv_1_weights_V_0_1_U  |conv_1_conv_1_weicud  |        0|  8|   1|    0|     6|    8|     1|           48|
    |conv_1_weights_V_0_2_U  |conv_1_conv_1_weidEe  |        0|  9|   1|    0|     6|    9|     1|           54|
    |conv_1_weights_V_1_0_U  |conv_1_conv_1_weieOg  |        0|  9|   1|    0|     6|    9|     1|           54|
    |conv_1_weights_V_1_1_U  |conv_1_conv_1_weifYi  |        0|  8|   1|    0|     6|    8|     1|           48|
    |conv_1_weights_V_1_2_U  |conv_1_conv_1_weig8j  |        0|  9|   1|    0|     6|    9|     1|           54|
    |conv_1_weights_V_2_0_U  |conv_1_conv_1_weihbi  |        0|  9|   1|    0|     6|    9|     1|           54|
    |conv_1_weights_V_2_1_U  |conv_1_conv_1_weiibs  |        0|  9|   1|    0|     6|    9|     1|           54|
    |conv_1_weights_V_2_2_U  |conv_1_conv_1_weijbC  |        0|  9|   1|    0|     6|    9|     1|           54|
    +------------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total                   |                      |        0| 85|  10|    0|    60|   85|    10|          510|
    +------------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+----+-----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF | LUT | Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+----+-----+------------+------------+
    |add_ln1117_2_fu_751_p2   |     +    |      0|   0|   13|          11|          11|
    |add_ln1117_3_fu_862_p2   |     +    |      0|   0|   13|          11|          11|
    |add_ln1117_4_fu_671_p2   |     +    |      0|   0|   13|          11|          11|
    |add_ln1117_5_fu_867_p2   |     +    |      0|   0|   13|          11|          11|
    |add_ln1117_6_fu_876_p2   |     +    |      0|   0|   13|          11|          11|
    |add_ln1117_7_fu_764_p2   |     +    |      0|   0|   13|          11|          11|
    |add_ln1117_8_fu_881_p2   |     +    |      0|   0|   13|          11|          11|
    |add_ln1117_9_fu_890_p2   |     +    |      0|   0|   13|          11|          11|
    |add_ln1117_fu_642_p2     |     +    |      0|   0|   13|          11|          11|
    |add_ln1192_1_fu_920_p2   |     +    |      0|   0|   32|          25|          25|
    |add_ln1192_2_fu_962_p2   |     +    |      0|   0|   32|          25|          25|
    |add_ln1192_3_fu_1011_p2  |     +    |      0|   0|   31|          24|          24|
    |add_ln1192_4_fu_1053_p2  |     +    |      0|   0|   32|          25|          25|
    |add_ln1192_5_fu_1136_p2  |     +    |      0|   0|   32|          25|          25|
    |add_ln1192_6_fu_1178_p2  |     +    |      0|   0|   32|          25|          25|
    |add_ln1192_7_fu_1230_p2  |     +    |      0|   0|   32|          25|          25|
    |add_ln1192_fu_818_p2     |     +    |      0|   0|   31|          24|          24|
    |add_ln11_fu_710_p2       |     +    |      0|   0|   15|           8|           1|
    |add_ln203_7_fu_1100_p2   |     +    |      0|   0|    8|          13|          13|
    |add_ln23_1_fu_478_p2     |     +    |      0|   0|   15|           5|           2|
    |add_ln23_3_fu_606_p2     |     +    |      0|   0|   15|           5|           1|
    |add_ln23_4_fu_653_p2     |     +    |      0|   0|   15|           5|           2|
    |add_ln23_5_fu_682_p2     |     +    |      0|   0|   15|           5|           2|
    |add_ln23_fu_552_p2       |     +    |      0|   0|   15|           5|           2|
    |add_ln32_fu_566_p2       |     +    |      0|   0|   15|           5|           5|
    |add_ln899_fu_1390_p2     |     +    |      0|   0|   19|           7|          14|
    |add_ln8_fu_490_p2        |     +    |      0|   0|   12|          12|           1|
    |add_ln908_fu_1438_p2     |     +    |      0|   0|   39|           7|          32|
    |add_ln915_fu_1535_p2     |     +    |      0|   0|    8|          11|          11|
    |c_fu_472_p2              |     +    |      0|   0|   15|           5|           1|
    |f_fu_1194_p2             |     +    |      0|   0|   12|           3|           1|
    |lsb_index_fu_1316_p2     |     +    |      0|   0|   39|           7|          32|
    |m_8_fu_1482_p2           |     +    |      0|   0|   71|          64|          64|
    |p_Val2_28_fu_1249_p2     |     +    |      0|   0|   19|          14|          14|
    |r_fu_466_p2              |     +    |      0|   0|   15|           5|           1|
    |sub_ln1117_1_fu_745_p2   |     -    |      0|   0|   13|          11|          11|
    |sub_ln1117_2_fu_856_p2   |     -    |      0|   0|   13|          11|          11|
    |sub_ln1117_fu_546_p2     |     -    |      0|   0|   13|          11|          11|
    |sub_ln203_fu_1087_p2     |     -    |      0|   0|    8|          13|          13|
    |sub_ln894_fu_1306_p2     |     -    |      0|   0|   39|           4|          32|
    |sub_ln897_fu_1342_p2     |     -    |      0|   0|   13|           3|           4|
    |sub_ln908_fu_1454_p2     |     -    |      0|   0|   39|           6|          32|
    |sub_ln915_fu_1530_p2     |     -    |      0|   0|    8|           3|          11|
    |tmp_V_fu_1261_p2         |     -    |      0|   0|   19|           1|          14|
    |a_fu_1370_p2             |    and   |      0|   0|    2|           1|           1|
    |and_ln32_fu_600_p2       |    and   |      0|   0|    2|           1|           1|
    |and_ln899_fu_1404_p2     |    and   |      0|   0|    2|           1|           1|
    |and_ln924_fu_1580_p2     |    and   |      0|   0|    2|           1|           1|
    |ap_condition_384         |    and   |      0|   0|    2|           1|           1|
    |ap_condition_387         |    and   |      0|   0|    2|           1|           1|
    |p_Result_29_fu_1358_p2   |    and   |      0|   0|   14|          14|          14|
    |l_fu_1298_p3             |   cttz   |      0|  40|   36|          32|           0|
    |icmp_ln11_fu_496_p2      |   icmp   |      0|   0|   11|           8|           8|
    |icmp_ln14_fu_594_p2      |   icmp   |      0|   0|    9|           3|           3|
    |icmp_ln885_fu_1255_p2    |   icmp   |      0|   0|   13|          14|           1|
    |icmp_ln897_2_fu_1364_p2  |   icmp   |      0|   0|   13|          14|           1|
    |icmp_ln897_fu_1332_p2    |   icmp   |      0|   0|   18|          31|           1|
    |icmp_ln8_fu_484_p2       |   icmp   |      0|   0|   13|          12|           7|
    |icmp_ln908_fu_1432_p2    |   icmp   |      0|   0|   18|          32|           1|
    |icmp_ln924_2_fu_1571_p2  |   icmp   |      0|   0|   29|          52|           1|
    |icmp_ln924_fu_1565_p2    |   icmp   |      0|   0|   13|          11|           2|
    |lshr_ln897_fu_1352_p2    |   lshr   |      0|   0|   31|           2|          14|
    |lshr_ln908_fu_1444_p2    |   lshr   |      0|   0|  101|          32|          32|
    |ap_condition_379         |    or    |      0|   0|    2|           1|           1|
    |or_ln32_fu_612_p2        |    or    |      0|   0|    2|           1|           1|
    |or_ln899_fu_1410_p2      |    or    |      0|   0|    2|           1|           1|
    |or_ln924_fu_1576_p2      |    or    |      0|   0|    2|           1|           1|
    |m_7_fu_1470_p3           |  select  |      0|   0|   64|           1|          64|
    |select_ln11_fu_1199_p3   |  select  |      0|   0|    8|           1|           1|
    |select_ln32_1_fu_510_p3  |  select  |      0|   0|    5|           1|           5|
    |select_ln32_2_fu_716_p3  |  select  |      0|   0|    5|           1|           5|
    |select_ln32_3_fu_558_p3  |  select  |      0|   0|    2|           1|           2|
    |select_ln32_4_fu_572_p3  |  select  |      0|   0|    5|           1|           1|
    |select_ln32_5_fu_580_p3  |  select  |      0|   0|    5|           1|           2|
    |select_ln32_6_fu_618_p3  |  select  |      0|   0|    3|           1|           1|
    |select_ln32_7_fu_626_p3  |  select  |      0|   0|    5|           1|           5|
    |select_ln32_8_fu_659_p3  |  select  |      0|   0|    5|           1|           5|
    |select_ln32_9_fu_688_p3  |  select  |      0|   0|    5|           1|           5|
    |select_ln32_fu_502_p3    |  select  |      0|   0|    5|           1|           1|
    |select_ln915_fu_1523_p3  |  select  |      0|   0|   10|           1|          10|
    |tmp_V_8_fu_1274_p3       |  select  |      0|   0|   14|           1|          14|
    |shl_ln908_fu_1464_p2     |    shl   |      0|   0|  182|          64|          64|
    |ap_enable_pp0            |    xor   |      0|   0|    2|           1|           2|
    |xor_ln32_fu_588_p2       |    xor   |      0|   0|    2|           1|           2|
    |xor_ln899_fu_1384_p2     |    xor   |      0|   0|    2|           1|           2|
    +-------------------------+----------+-------+----+-----+------------+------------+
    |Total                    |          |      0|  40| 1566|         894|         921|
    +-------------------------+----------+-------+----+-----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------+----+-----------+-----+-----------+
    |                    Name                   | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                  |  41|          8|    1|          8|
    |ap_enable_reg_pp0_iter1                    |   9|          2|    1|          2|
    |ap_phi_mux_c_0_phi_fu_432_p4               |   9|          2|    5|         10|
    |ap_phi_mux_f_0_phi_fu_443_p4               |   9|          2|    3|          6|
    |ap_phi_mux_indvar_flatten30_phi_fu_399_p4  |   9|          2|   12|         24|
    |ap_phi_mux_indvar_flatten_phi_fu_421_p4    |   9|          2|    8|         16|
    |ap_phi_mux_r_0_phi_fu_410_p4               |   9|          2|    5|         10|
    |ap_phi_mux_storemerge_phi_fu_453_p4        |  15|          3|   14|         42|
    |c_0_reg_428                                |   9|          2|    5|         10|
    |f_0_reg_439                                |   9|          2|    3|          6|
    |indvar_flatten30_reg_395                   |   9|          2|   12|         24|
    |indvar_flatten_reg_417                     |   9|          2|    8|         16|
    |input_V_address0                           |  33|          6|   10|         60|
    |input_V_address1                           |  27|          5|   10|         50|
    |r_0_reg_406                                |   9|          2|    5|         10|
    +-------------------------------------------+----+-----------+-----+-----------+
    |Total                                      | 215|         44|  102|        294|
    +-------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+----+----+-----+-----------+
    |               Name              | FF | LUT| Bits| Const Bits|
    +---------------------------------+----+----+-----+-----------+
    |add_ln1117_3_reg_1864            |  11|   0|   11|          0|
    |add_ln1117_6_reg_1874            |  11|   0|   11|          0|
    |add_ln1117_9_reg_1884            |  11|   0|   11|          0|
    |add_ln11_reg_1792                |   8|   0|    8|          0|
    |add_ln203_reg_1720               |  10|   0|   10|          0|
    |add_ln23_reg_1687                |   5|   0|    5|          0|
    |add_ln32_reg_1692                |   5|   0|    5|          0|
    |add_ln8_reg_1666                 |  12|   0|   12|          0|
    |ap_CS_fsm                        |   7|   0|    7|          0|
    |ap_enable_reg_pp0_iter0          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1          |   1|   0|    1|          0|
    |c_0_reg_428                      |   5|   0|    5|          0|
    |conv_1_weights_V_0_2_2_reg_1819  |   9|   0|    9|          0|
    |conv_1_weights_V_1_0_2_reg_1829  |   9|   0|    9|          0|
    |conv_1_weights_V_1_1_2_reg_1834  |   8|   0|    8|          0|
    |conv_1_weights_V_1_2_2_reg_1839  |   9|   0|    9|          0|
    |conv_1_weights_V_2_0_2_reg_1844  |   9|   0|    9|          0|
    |conv_1_weights_V_2_1_2_reg_1849  |   9|   0|    9|          0|
    |conv_1_weights_V_2_2_2_reg_1854  |   9|   0|    9|          0|
    |conv_out_V_addr_reg_1914         |  12|   0|   12|          0|
    |f_0_reg_439                      |   3|   0|    3|          0|
    |f_reg_1924                       |   3|   0|    3|          0|
    |icmp_ln11_reg_1671               |   1|   0|    1|          0|
    |icmp_ln885_reg_1941              |   1|   0|    1|          0|
    |icmp_ln8_reg_1662                |   1|   0|    1|          0|
    |icmp_ln8_reg_1662_pp0_iter1_reg  |   1|   0|    1|          0|
    |icmp_ln924_2_reg_1985            |   1|   0|    1|          0|
    |icmp_ln924_reg_1980              |   1|   0|    1|          0|
    |indvar_flatten30_reg_395         |  12|   0|   12|          0|
    |indvar_flatten_reg_417           |   8|   0|    8|          0|
    |m_s_reg_1955                     |  63|   0|   63|          0|
    |p_Result_32_reg_1950             |   1|   0|    1|          0|
    |p_Val2_28_reg_1934               |  14|   0|   14|          0|
    |p_Val2_s_reg_1859                |   7|   0|    7|          0|
    |r_0_reg_406                      |   5|   0|    5|          0|
    |r_reg_1657                       |   5|   0|    5|          0|
    |select_ln11_reg_1929             |   8|   0|    8|          0|
    |select_ln32_1_reg_1677           |   5|   0|    5|          0|
    |select_ln32_6_reg_1698           |   3|   0|    3|          0|
    |select_ln32_7_reg_1704           |   5|   0|    5|          0|
    |select_ln32_9_reg_1737           |   5|   0|    5|          0|
    |sub_ln1117_1_reg_1797            |   9|   0|   11|          2|
    |sub_ln1117_reg_1682              |   9|   0|   11|          2|
    |tmp_11_reg_1889                  |  14|   0|   14|          0|
    |tmp_13_reg_1904                  |  14|   0|   14|          0|
    |tmp_15_reg_1919                  |  14|   0|   14|          0|
    |tmp_23_reg_1960                  |   1|   0|    1|          0|
    |tmp_9_reg_1824                   |  14|   0|   14|          0|
    |tmp_V_reg_1945                   |  14|   0|   14|          0|
    |trunc_ln7_reg_1970               |  52|   0|   52|          0|
    |trunc_ln893_reg_1965             |  11|   0|   11|          0|
    |zext_ln32_1_reg_1709             |   5|   0|   11|          6|
    |zext_ln32_2_reg_1726             |   5|   0|   11|          6|
    |zext_ln32_3_reg_1808             |   5|   0|   11|          6|
    +---------------------------------+----+----+-----+-----------+
    |Total                            | 481|   0|  503|         22|
    +---------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------+-----+-----+------------+--------------+--------------+
|ap_clk               |  in |    1| ap_ctrl_hs |    conv_1    | return value |
|ap_rst               |  in |    1| ap_ctrl_hs |    conv_1    | return value |
|ap_start             |  in |    1| ap_ctrl_hs |    conv_1    | return value |
|ap_done              | out |    1| ap_ctrl_hs |    conv_1    | return value |
|ap_idle              | out |    1| ap_ctrl_hs |    conv_1    | return value |
|ap_ready             | out |    1| ap_ctrl_hs |    conv_1    | return value |
|input_V_address0     | out |   10|  ap_memory |    input_V   |     array    |
|input_V_ce0          | out |    1|  ap_memory |    input_V   |     array    |
|input_V_q0           |  in |   14|  ap_memory |    input_V   |     array    |
|input_V_address1     | out |   10|  ap_memory |    input_V   |     array    |
|input_V_ce1          | out |    1|  ap_memory |    input_V   |     array    |
|input_V_q1           |  in |   14|  ap_memory |    input_V   |     array    |
|conv_out_V_address0  | out |   12|  ap_memory |  conv_out_V  |     array    |
|conv_out_V_ce0       | out |    1|  ap_memory |  conv_out_V  |     array    |
|conv_out_V_we0       | out |    1|  ap_memory |  conv_out_V  |     array    |
|conv_out_V_d0        | out |   14|  ap_memory |  conv_out_V  |     array    |
+---------------------+-----+-----+------------+--------------+--------------+

