Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2022.1/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_encode_top glbl -Oenable_linking_all_libraries -prj encode.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_0_20 -L floating_point_v7_1_14 --lib ieee_proposed=./ieee_proposed -s encode -debug wave 
Multi-threading is on. Using 14 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/edabk/Downloads/son/LSI_CONTEST_CNN_EDABK/CNN_encode/encode1/SoC/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/edabk/Downloads/son/LSI_CONTEST_CNN_EDABK/CNN_encode/encode1/SoC/solution1/sim/verilog/encode_mul_32s_26ns_57_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encode_mul_32s_26ns_57_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/edabk/Downloads/son/LSI_CONTEST_CNN_EDABK/CNN_encode/encode1/SoC/solution1/sim/verilog/encode_mux_847_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encode_mux_847_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/edabk/Downloads/son/LSI_CONTEST_CNN_EDABK/CNN_encode/encode1/SoC/solution1/sim/verilog/encode_mul_32s_19ns_51_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encode_mul_32s_19ns_51_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/edabk/Downloads/son/LSI_CONTEST_CNN_EDABK/CNN_encode/encode1/SoC/solution1/sim/verilog/encode_sp_pool_ap_fixed_32_6_5_3_0_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encode_sp_pool_ap_fixed_32_6_5_3_0_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/edabk/Downloads/son/LSI_CONTEST_CNN_EDABK/CNN_encode/encode1/SoC/solution1/sim/verilog/AESL_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/edabk/Downloads/son/LSI_CONTEST_CNN_EDABK/CNN_encode/encode1/SoC/solution1/sim/verilog/encode_sp_pool_ap_fixed_32_6_5_3_0_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encode_sp_pool_ap_fixed_32_6_5_3_0_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/edabk/Downloads/son/LSI_CONTEST_CNN_EDABK/CNN_encode/encode1/SoC/solution1/sim/verilog/encode_mux_2248_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encode_mux_2248_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/edabk/Downloads/son/LSI_CONTEST_CNN_EDABK/CNN_encode/encode1/SoC/solution1/sim/verilog/encode_flow_control_loop_pipe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encode_flow_control_loop_pipe
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/edabk/Downloads/son/LSI_CONTEST_CNN_EDABK/CNN_encode/encode1/SoC/solution1/sim/verilog/encode_mux_3369_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encode_mux_3369_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/edabk/Downloads/son/LSI_CONTEST_CNN_EDABK/CNN_encode/encode1/SoC/solution1/sim/verilog/encode_start_for_conv2_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encode_start_for_conv2_U0_shiftReg
INFO: [VRFC 10-311] analyzing module encode_start_for_conv2_U0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/edabk/Downloads/son/LSI_CONTEST_CNN_EDABK/CNN_encode/encode1/SoC/solution1/sim/verilog/encode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encode
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/edabk/Downloads/son/LSI_CONTEST_CNN_EDABK/CNN_encode/encode1/SoC/solution1/sim/verilog/encode_sp_pool_ap_fixed_32_6_5_3_0_2_Pipeline_PHeight_PWidth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encode_sp_pool_ap_fixed_32_6_5_3_0_2_Pipeline_PHeight_PWidth
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/edabk/Downloads/son/LSI_CONTEST_CNN_EDABK/CNN_encode/encode1/SoC/solution1/sim/verilog/encode_mux_486_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encode_mux_486_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/edabk/Downloads/son/LSI_CONTEST_CNN_EDABK/CNN_encode/encode1/SoC/solution1/sim/verilog/encode_castIn.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encode_castIn
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/edabk/Downloads/son/LSI_CONTEST_CNN_EDABK/CNN_encode/encode1/SoC/solution1/sim/verilog/encode_start_for_pool3_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encode_start_for_pool3_U0_shiftReg
INFO: [VRFC 10-311] analyzing module encode_start_for_pool3_U0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/edabk/Downloads/son/LSI_CONTEST_CNN_EDABK/CNN_encode/encode1/SoC/solution1/sim/verilog/encode_mul_32s_27s_58_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encode_mul_32s_27s_58_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/edabk/Downloads/son/LSI_CONTEST_CNN_EDABK/CNN_encode/encode1/SoC/solution1/sim/verilog/AESL_deadlock_idx0_monitor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_idx0_monitor
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/edabk/Downloads/son/LSI_CONTEST_CNN_EDABK/CNN_encode/encode1/SoC/solution1/sim/verilog/encode_mul_32s_24s_55_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encode_mul_32s_24s_55_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/edabk/Downloads/son/LSI_CONTEST_CNN_EDABK/CNN_encode/encode1/SoC/solution1/sim/verilog/encode_mul_32s_19s_51_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encode_mul_32s_19s_51_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/edabk/Downloads/son/LSI_CONTEST_CNN_EDABK/CNN_encode/encode1/SoC/solution1/sim/verilog/encode_mux_1968_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encode_mux_1968_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/edabk/Downloads/son/LSI_CONTEST_CNN_EDABK/CNN_encode/encode1/SoC/solution1/sim/verilog/AESL_deadlock_report_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_report_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/edabk/Downloads/son/LSI_CONTEST_CNN_EDABK/CNN_encode/encode1/SoC/solution1/sim/verilog/encode_mux_165_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encode_mux_165_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/edabk/Downloads/son/LSI_CONTEST_CNN_EDABK/CNN_encode/encode1/SoC/solution1/sim/verilog/encode_mux_3929_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encode_mux_3929_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/edabk/Downloads/son/LSI_CONTEST_CNN_EDABK/CNN_encode/encode1/SoC/solution1/sim/verilog/encode_conv1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encode_conv1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/edabk/Downloads/son/LSI_CONTEST_CNN_EDABK/CNN_encode/encode1/SoC/solution1/sim/verilog/AESL_deadlock_kernel_monitor_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_kernel_monitor_top
WARNING: [VRFC 10-3824] variable 'block_delay' must explicitly be declared as automatic or static [/home/edabk/Downloads/son/LSI_CONTEST_CNN_EDABK/CNN_encode/encode1/SoC/solution1/sim/verilog/AESL_deadlock_kernel_monitor_top.v:46]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/edabk/Downloads/son/LSI_CONTEST_CNN_EDABK/CNN_encode/encode1/SoC/solution1/sim/verilog/encode_mul_32s_17ns_49_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encode_mul_32s_17ns_49_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/edabk/Downloads/son/LSI_CONTEST_CNN_EDABK/CNN_encode/encode1/SoC/solution1/sim/verilog/encode_pool2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encode_pool2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/edabk/Downloads/son/LSI_CONTEST_CNN_EDABK/CNN_encode/encode1/SoC/solution1/sim/verilog/encode_pool1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encode_pool1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/edabk/Downloads/son/LSI_CONTEST_CNN_EDABK/CNN_encode/encode1/SoC/solution1/sim/verilog/encode_mux_987_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encode_mux_987_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/edabk/Downloads/son/LSI_CONTEST_CNN_EDABK/CNN_encode/encode1/SoC/solution1/sim/verilog/encode_conv3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encode_conv3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/edabk/Downloads/son/LSI_CONTEST_CNN_EDABK/CNN_encode/encode1/SoC/solution1/sim/verilog/encode_regslice_both.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encode_regslice_both
INFO: [VRFC 10-311] analyzing module encode_regslice_both_w1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/edabk/Downloads/son/LSI_CONTEST_CNN_EDABK/CNN_encode/encode1/SoC/solution1/sim/verilog/encode_mux_1688_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encode_mux_1688_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/edabk/Downloads/son/LSI_CONTEST_CNN_EDABK/CNN_encode/encode1/SoC/solution1/sim/verilog/encode_start_for_conv3_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encode_start_for_conv3_U0_shiftReg
INFO: [VRFC 10-311] analyzing module encode_start_for_conv3_U0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/edabk/Downloads/son/LSI_CONTEST_CNN_EDABK/CNN_encode/encode1/SoC/solution1/sim/verilog/encode_mul_32s_23s_54_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encode_mul_32s_23s_54_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/edabk/Downloads/son/LSI_CONTEST_CNN_EDABK/CNN_encode/encode1/SoC/solution1/sim/verilog/encode_mul_32s_20s_51_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encode_mul_32s_20s_51_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/edabk/Downloads/son/LSI_CONTEST_CNN_EDABK/CNN_encode/encode1/SoC/solution1/sim/verilog/encode_mux_1408_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encode_mux_1408_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/edabk/Downloads/son/LSI_CONTEST_CNN_EDABK/CNN_encode/encode1/SoC/solution1/sim/verilog/encode_mul_32s_22s_53_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encode_mul_32s_22s_53_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/edabk/Downloads/son/LSI_CONTEST_CNN_EDABK/CNN_encode/encode1/SoC/solution1/sim/verilog/encode_mux_144_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encode_mux_144_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/edabk/Downloads/son/LSI_CONTEST_CNN_EDABK/CNN_encode/encode1/SoC/solution1/sim/verilog/encode_start_for_castOut_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encode_start_for_castOut_U0_shiftReg
INFO: [VRFC 10-311] analyzing module encode_start_for_castOut_U0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/edabk/Downloads/son/LSI_CONTEST_CNN_EDABK/CNN_encode/encode1/SoC/solution1/sim/verilog/encode_mux_1127_32_1_1_x.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encode_mux_1127_32_1_1_x
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/edabk/Downloads/son/LSI_CONTEST_CNN_EDABK/CNN_encode/encode1/SoC/solution1/sim/verilog/encode_pool3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encode_pool3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/edabk/Downloads/son/LSI_CONTEST_CNN_EDABK/CNN_encode/encode1/SoC/solution1/sim/verilog/encode_mul_32s_21s_52_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encode_mul_32s_21s_52_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/edabk/Downloads/son/LSI_CONTEST_CNN_EDABK/CNN_encode/encode1/SoC/solution1/sim/verilog/encode_mux_646_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encode_mux_646_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/edabk/Downloads/son/LSI_CONTEST_CNN_EDABK/CNN_encode/encode1/SoC/solution1/sim/verilog/AESL_axi_s_full_in_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_full_in_AXI
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/edabk/Downloads/son/LSI_CONTEST_CNN_EDABK/CNN_encode/encode1/SoC/solution1/sim/verilog/encode_mux_285_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encode_mux_285_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/edabk/Downloads/son/LSI_CONTEST_CNN_EDABK/CNN_encode/encode1/SoC/solution1/sim/verilog/encode_castOut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encode_castOut
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/edabk/Downloads/son/LSI_CONTEST_CNN_EDABK/CNN_encode/encode1/SoC/solution1/sim/verilog/encode_sp_pool_ap_fixed_32_6_5_3_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encode_sp_pool_ap_fixed_32_6_5_3_0_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/edabk/Downloads/son/LSI_CONTEST_CNN_EDABK/CNN_encode/encode1/SoC/solution1/sim/verilog/AESL_deadlock_detection_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_detect_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/edabk/Downloads/son/LSI_CONTEST_CNN_EDABK/CNN_encode/encode1/SoC/solution1/sim/verilog/encode_mux_325_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encode_mux_325_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/edabk/Downloads/son/LSI_CONTEST_CNN_EDABK/CNN_encode/encode1/SoC/solution1/sim/verilog/encode_mux_406_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encode_mux_406_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/edabk/Downloads/son/LSI_CONTEST_CNN_EDABK/CNN_encode/encode1/SoC/solution1/sim/verilog/encode_mux_245_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encode_mux_245_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/edabk/Downloads/son/LSI_CONTEST_CNN_EDABK/CNN_encode/encode1/SoC/solution1/sim/verilog/encode_mux_84_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encode_mux_84_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/edabk/Downloads/son/LSI_CONTEST_CNN_EDABK/CNN_encode/encode1/SoC/solution1/sim/verilog/encode_mux_426_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encode_mux_426_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/edabk/Downloads/son/LSI_CONTEST_CNN_EDABK/CNN_encode/encode1/SoC/solution1/sim/verilog/encode_mux_707_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encode_mux_707_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/edabk/Downloads/son/LSI_CONTEST_CNN_EDABK/CNN_encode/encode1/SoC/solution1/sim/verilog/encode_mux_566_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encode_mux_566_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/edabk/Downloads/son/LSI_CONTEST_CNN_EDABK/CNN_encode/encode1/SoC/solution1/sim/verilog/encode_mul_32s_17s_49_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encode_mul_32s_17s_49_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/edabk/Downloads/son/LSI_CONTEST_CNN_EDABK/CNN_encode/encode1/SoC/solution1/sim/verilog/encode_mul_32s_22ns_53_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encode_mul_32s_22ns_53_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/edabk/Downloads/son/LSI_CONTEST_CNN_EDABK/CNN_encode/encode1/SoC/solution1/sim/verilog/encode_mul_32s_25s_56_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encode_mul_32s_25s_56_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/edabk/Downloads/son/LSI_CONTEST_CNN_EDABK/CNN_encode/encode1/SoC/solution1/sim/verilog/encode_mul_32s_16s_48_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encode_mul_32s_16s_48_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/edabk/Downloads/son/LSI_CONTEST_CNN_EDABK/CNN_encode/encode1/SoC/solution1/sim/verilog/encode_mux_4209_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encode_mux_4209_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/edabk/Downloads/son/LSI_CONTEST_CNN_EDABK/CNN_encode/encode1/SoC/solution1/sim/verilog/AESL_deadlock_detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_detector
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/edabk/Downloads/son/LSI_CONTEST_CNN_EDABK/CNN_encode/encode1/SoC/solution1/sim/verilog/encode_mux_94_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encode_mux_94_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/edabk/Downloads/son/LSI_CONTEST_CNN_EDABK/CNN_encode/encode1/SoC/solution1/sim/verilog/encode_mux_2809_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encode_mux_2809_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/edabk/Downloads/son/LSI_CONTEST_CNN_EDABK/CNN_encode/encode1/SoC/solution1/sim/verilog/encode_mux_1127_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encode_mux_1127_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/edabk/Downloads/son/LSI_CONTEST_CNN_EDABK/CNN_encode/encode1/SoC/solution1/sim/verilog/encode_mul_32s_28s_58_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encode_mul_32s_28s_58_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/edabk/Downloads/son/LSI_CONTEST_CNN_EDABK/CNN_encode/encode1/SoC/solution1/sim/verilog/encode_mul_32s_27ns_58_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encode_mul_32s_27ns_58_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/edabk/Downloads/son/LSI_CONTEST_CNN_EDABK/CNN_encode/encode1/SoC/solution1/sim/verilog/encode_mux_164_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encode_mux_164_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/edabk/Downloads/son/LSI_CONTEST_CNN_EDABK/CNN_encode/encode1/SoC/solution1/sim/verilog/encode_mul_32s_30s_58_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encode_mul_32s_30s_58_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/edabk/Downloads/son/LSI_CONTEST_CNN_EDABK/CNN_encode/encode1/SoC/solution1/sim/verilog/AESL_axi_s_full_out_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_full_out_AXI
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/edabk/Downloads/son/LSI_CONTEST_CNN_EDABK/CNN_encode/encode1/SoC/solution1/sim/verilog/encode_mul_32s_25ns_56_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encode_mul_32s_25ns_56_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/edabk/Downloads/son/LSI_CONTEST_CNN_EDABK/CNN_encode/encode1/SoC/solution1/sim/verilog/encode_conv2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encode_conv2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/edabk/Downloads/son/LSI_CONTEST_CNN_EDABK/CNN_encode/encode1/SoC/solution1/sim/verilog/encode_start_for_pool2_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encode_start_for_pool2_U0_shiftReg
INFO: [VRFC 10-311] analyzing module encode_start_for_pool2_U0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/edabk/Downloads/son/LSI_CONTEST_CNN_EDABK/CNN_encode/encode1/SoC/solution1/sim/verilog/encode_mux_3649_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encode_mux_3649_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/edabk/Downloads/son/LSI_CONTEST_CNN_EDABK/CNN_encode/encode1/SoC/solution1/sim/verilog/encode.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_encode_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/edabk/Downloads/son/LSI_CONTEST_CNN_EDABK/CNN_encode/encode1/SoC/solution1/sim/verilog/encode_start_for_pool1_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encode_start_for_pool1_U0_shiftReg
INFO: [VRFC 10-311] analyzing module encode_start_for_pool1_U0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/edabk/Downloads/son/LSI_CONTEST_CNN_EDABK/CNN_encode/encode1/SoC/solution1/sim/verilog/encode_mul_32s_29s_58_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encode_mul_32s_29s_58_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/edabk/Downloads/son/LSI_CONTEST_CNN_EDABK/CNN_encode/encode1/SoC/solution1/sim/verilog/encode_mul_32s_21ns_52_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encode_mul_32s_21ns_52_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/edabk/Downloads/son/LSI_CONTEST_CNN_EDABK/CNN_encode/encode1/SoC/solution1/sim/verilog/encode_start_for_conv1_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encode_start_for_conv1_U0_shiftReg
INFO: [VRFC 10-311] analyzing module encode_start_for_conv1_U0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/edabk/Downloads/son/LSI_CONTEST_CNN_EDABK/CNN_encode/encode1/SoC/solution1/sim/verilog/encode_mul_32s_24ns_55_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encode_mul_32s_24ns_55_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/edabk/Downloads/son/LSI_CONTEST_CNN_EDABK/CNN_encode/encode1/SoC/solution1/sim/verilog/encode_flow_control_loop_pipe_sequential_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encode_flow_control_loop_pipe_sequential_init
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/edabk/Downloads/son/LSI_CONTEST_CNN_EDABK/CNN_encode/encode1/SoC/solution1/sim/verilog/encode_mul_32s_18s_50_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encode_mul_32s_18s_50_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/edabk/Downloads/son/LSI_CONTEST_CNN_EDABK/CNN_encode/encode1/SoC/solution1/sim/verilog/encode_mul_32s_20ns_51_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encode_mul_32s_20ns_51_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/edabk/Downloads/son/LSI_CONTEST_CNN_EDABK/CNN_encode/encode1/SoC/solution1/sim/verilog/encode_mux_2528_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encode_mux_2528_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/edabk/Downloads/son/LSI_CONTEST_CNN_EDABK/CNN_encode/encode1/SoC/solution1/sim/verilog/encode_mux_3089_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encode_mux_3089_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/edabk/Downloads/son/LSI_CONTEST_CNN_EDABK/CNN_encode/encode1/SoC/solution1/sim/verilog/encode_mux_305_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encode_mux_305_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/edabk/Downloads/son/LSI_CONTEST_CNN_EDABK/CNN_encode/encode1/SoC/solution1/sim/verilog/encode_mul_32s_23ns_54_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encode_mul_32s_23ns_54_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/edabk/Downloads/son/LSI_CONTEST_CNN_EDABK/CNN_encode/encode1/SoC/solution1/sim/verilog/encode_fifo_w32_d2_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encode_fifo_w32_d2_S_shiftReg
INFO: [VRFC 10-311] analyzing module encode_fifo_w32_d2_S
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/edabk/Downloads/son/LSI_CONTEST_CNN_EDABK/CNN_encode/encode1/SoC/solution1/sim/verilog/encode_mul_32s_26s_57_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encode_mul_32s_26s_57_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/edabk/Downloads/son/LSI_CONTEST_CNN_EDABK/CNN_encode/encode1/SoC/solution1/sim/verilog/encode_mul_32s_18ns_50_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encode_mul_32s_18ns_50_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/edabk/Downloads/son/LSI_CONTEST_CNN_EDABK/CNN_encode/encode1/SoC/solution1/sim/verilog/encode_mux_4489_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encode_mux_4489_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/edabk/Downloads/son/LSI_CONTEST_CNN_EDABK/CNN_encode/encode1/SoC/solution1/sim/verilog/encode_mux_566_32_1_1_x.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encode_mux_566_32_1_1_x
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/edabk/Downloads/son/LSI_CONTEST_CNN_EDABK/CNN_encode/encode1/SoC/solution1/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_monitor
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3645] port 'axis_block_info' remains unconnected for this instance [/home/edabk/Downloads/son/LSI_CONTEST_CNN_EDABK/CNN_encode/encode1/SoC/solution1/sim/verilog/AESL_deadlock_kernel_monitor_top.v:36]
WARNING: [VRFC 10-3705] select index -1 into 'axis_block_sigs' is out of bounds [/home/edabk/Downloads/son/LSI_CONTEST_CNN_EDABK/CNN_encode/encode1/SoC/solution1/sim/verilog/AESL_deadlock_idx0_monitor.v:67]
WARNING: [VRFC 10-3705] select index -1 into 'axis_block_sigs' is out of bounds [/home/edabk/Downloads/son/LSI_CONTEST_CNN_EDABK/CNN_encode/encode1/SoC/solution1/sim/verilog/AESL_deadlock_idx0_monitor.v:75]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling module xil_defaultlib.encode_flow_control_loop_pipe
Compiling module xil_defaultlib.encode_regslice_both
Compiling module xil_defaultlib.encode_regslice_both(DataWidth=4...
Compiling module xil_defaultlib.encode_regslice_both(DataWidth=2...
Compiling module xil_defaultlib.encode_regslice_both(DataWidth=1...
Compiling module xil_defaultlib.encode_regslice_both(DataWidth=5...
Compiling module xil_defaultlib.encode_regslice_both(DataWidth=6...
Compiling module xil_defaultlib.encode_castIn
Compiling module xil_defaultlib.encode_mux_305_32_1_1(ID=1,din30...
Compiling module xil_defaultlib.encode_mul_32s_25s_56_1_1(NUM_ST...
Compiling module xil_defaultlib.encode_mul_32s_24ns_55_1_1(NUM_S...
Compiling module xil_defaultlib.encode_mul_32s_19ns_51_1_1(NUM_S...
Compiling module xil_defaultlib.encode_mul_32s_25ns_56_1_1(NUM_S...
Compiling module xil_defaultlib.encode_mul_32s_22s_53_1_1(NUM_ST...
Compiling module xil_defaultlib.encode_mul_32s_23s_54_1_1(NUM_ST...
Compiling module xil_defaultlib.encode_mul_32s_26s_57_1_1(NUM_ST...
Compiling module xil_defaultlib.encode_mul_32s_26ns_57_1_1(NUM_S...
Compiling module xil_defaultlib.encode_mul_32s_24s_55_1_1(NUM_ST...
Compiling module xil_defaultlib.encode_mul_32s_22ns_53_1_1(NUM_S...
Compiling module xil_defaultlib.encode_mul_32s_21ns_52_1_1(NUM_S...
Compiling module xil_defaultlib.encode_mul_32s_23ns_54_1_1(NUM_S...
Compiling module xil_defaultlib.encode_mul_32s_21s_52_1_1(NUM_ST...
Compiling module xil_defaultlib.encode_mul_32s_19s_51_1_1(NUM_ST...
Compiling module xil_defaultlib.encode_mul_32s_20ns_51_1_1(NUM_S...
Compiling module xil_defaultlib.encode_mul_32s_20s_51_1_1(NUM_ST...
Compiling module xil_defaultlib.encode_mul_32s_27s_58_1_1(NUM_ST...
Compiling module xil_defaultlib.encode_mul_32s_29s_58_1_1(NUM_ST...
Compiling module xil_defaultlib.encode_mul_32s_16s_48_1_1(NUM_ST...
Compiling module xil_defaultlib.encode_mul_32s_27ns_58_1_1(NUM_S...
Compiling module xil_defaultlib.encode_mul_32s_28s_58_1_1(NUM_ST...
Compiling module xil_defaultlib.encode_mul_32s_17ns_49_1_1(NUM_S...
Compiling module xil_defaultlib.encode_conv1
Compiling module xil_defaultlib.encode_mux_285_32_1_1(ID=1,din28...
Compiling module xil_defaultlib.encode_mux_566_32_1_1(ID=1,din56...
Compiling module xil_defaultlib.encode_mux_847_32_1_1(ID=1,din84...
Compiling module xil_defaultlib.encode_mux_1127_32_1_1(ID=1,din1...
Compiling module xil_defaultlib.encode_mux_1408_32_1_1(ID=1,din1...
Compiling module xil_defaultlib.encode_mux_1688_32_1_1(ID=1,din1...
Compiling module xil_defaultlib.encode_mux_1968_32_1_1(ID=1,din1...
Compiling module xil_defaultlib.encode_mux_2248_32_1_1(ID=1,din2...
Compiling module xil_defaultlib.encode_mux_2528_32_1_1(ID=1,din2...
Compiling module xil_defaultlib.encode_mux_2809_32_1_1(ID=1,din2...
Compiling module xil_defaultlib.encode_mux_3089_32_1_1(ID=1,din3...
Compiling module xil_defaultlib.encode_mux_3369_32_1_1(ID=1,din3...
Compiling module xil_defaultlib.encode_mux_3649_32_1_1(ID=1,din3...
Compiling module xil_defaultlib.encode_mux_3929_32_1_1(ID=1,din3...
Compiling module xil_defaultlib.encode_mux_4209_32_1_1(ID=1,din4...
Compiling module xil_defaultlib.encode_mux_4489_32_1_1(ID=1,din4...
Compiling module xil_defaultlib.encode_flow_control_loop_pipe_se...
Compiling module xil_defaultlib.encode_sp_pool_ap_fixed_32_6_5_3...
Compiling module xil_defaultlib.encode_pool1
Compiling module xil_defaultlib.encode_mux_165_32_1_1(ID=1,din16...
Compiling module xil_defaultlib.encode_mul_32s_18s_50_1_1(NUM_ST...
Compiling module xil_defaultlib.encode_mul_32s_18ns_50_1_1(NUM_S...
Compiling module xil_defaultlib.encode_mul_32s_30s_58_1_1(NUM_ST...
Compiling module xil_defaultlib.encode_conv2
Compiling module xil_defaultlib.encode_mux_144_32_1_1(ID=1,din14...
Compiling module xil_defaultlib.encode_mux_426_32_1_1(ID=1,din42...
Compiling module xil_defaultlib.encode_mux_707_32_1_1(ID=1,din70...
Compiling module xil_defaultlib.encode_mux_987_32_1_1(ID=1,din98...
Compiling module xil_defaultlib.encode_mux_1127_32_1_1_x(ID=1,di...
Compiling module xil_defaultlib.encode_sp_pool_ap_fixed_32_6_5_3...
Compiling module xil_defaultlib.encode_pool2
Compiling module xil_defaultlib.encode_mux_94_32_1_1(ID=1,din9_W...
Compiling module xil_defaultlib.encode_mul_32s_17s_49_1_1(NUM_ST...
Compiling module xil_defaultlib.encode_conv3
Compiling module xil_defaultlib.encode_mux_84_32_1_1(ID=1,din8_W...
Compiling module xil_defaultlib.encode_mux_164_32_1_1(ID=1,din16...
Compiling module xil_defaultlib.encode_mux_245_32_1_1(ID=1,din24...
Compiling module xil_defaultlib.encode_mux_325_32_1_1(ID=1,din32...
Compiling module xil_defaultlib.encode_mux_406_32_1_1(ID=1,din40...
Compiling module xil_defaultlib.encode_mux_486_32_1_1(ID=1,din48...
Compiling module xil_defaultlib.encode_mux_566_32_1_1_x(ID=1,din...
Compiling module xil_defaultlib.encode_mux_646_32_1_1(ID=1,din64...
Compiling module xil_defaultlib.encode_sp_pool_ap_fixed_32_6_5_3...
Compiling module xil_defaultlib.encode_sp_pool_ap_fixed_32_6_5_3...
Compiling module xil_defaultlib.encode_pool3
Compiling module xil_defaultlib.encode_castOut
Compiling module xil_defaultlib.encode_fifo_w32_d2_S_shiftReg
Compiling module xil_defaultlib.encode_fifo_w32_d2_S
Compiling module xil_defaultlib.encode_start_for_conv1_U0_shiftR...
Compiling module xil_defaultlib.encode_start_for_conv1_U0
Compiling module xil_defaultlib.encode_start_for_pool1_U0_shiftR...
Compiling module xil_defaultlib.encode_start_for_pool1_U0
Compiling module xil_defaultlib.encode_start_for_conv2_U0_shiftR...
Compiling module xil_defaultlib.encode_start_for_conv2_U0
Compiling module xil_defaultlib.encode_start_for_pool2_U0_shiftR...
Compiling module xil_defaultlib.encode_start_for_pool2_U0
Compiling module xil_defaultlib.encode_start_for_conv3_U0_shiftR...
Compiling module xil_defaultlib.encode_start_for_conv3_U0
Compiling module xil_defaultlib.encode_start_for_pool3_U0_shiftR...
Compiling module xil_defaultlib.encode_start_for_pool3_U0
Compiling module xil_defaultlib.encode_start_for_castOut_U0_shif...
Compiling module xil_defaultlib.encode_start_for_castOut_U0
Compiling module xil_defaultlib.encode
Compiling module xil_defaultlib.fifo(DEPTH=784,WIDTH=32)
Compiling module xil_defaultlib.fifo(DEPTH=784,WIDTH=4)
Compiling module xil_defaultlib.fifo(DEPTH=784,WIDTH=2)
Compiling module xil_defaultlib.fifo(DEPTH=784,WIDTH=1)
Compiling module xil_defaultlib.fifo(DEPTH=784,WIDTH=5)
Compiling module xil_defaultlib.fifo(DEPTH=784,WIDTH=6)
Compiling module xil_defaultlib.AESL_axi_s_full_in_AXI
Compiling module xil_defaultlib.fifo(DEPTH=128,WIDTH=32)
Compiling module xil_defaultlib.fifo(DEPTH=128,WIDTH=4)
Compiling module xil_defaultlib.fifo(DEPTH=128,WIDTH=2)
Compiling module xil_defaultlib.fifo(DEPTH=128,WIDTH=1)
Compiling module xil_defaultlib.fifo(DEPTH=128,WIDTH=5)
Compiling module xil_defaultlib.fifo(DEPTH=128,WIDTH=6)
Compiling module xil_defaultlib.AESL_axi_s_full_out_AXI
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_report_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detector_1
Compiling module xil_defaultlib.AESL_deadlock_idx0_monitor
Compiling module xil_defaultlib.AESL_deadlock_kernel_monitor_top...
Compiling module xil_defaultlib.df_fifo_intf
Compiling module xil_defaultlib.df_process_intf
Compiling module xil_defaultlib.nodf_module_intf
Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=1)
Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=16)
Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=8)
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.apatb_encode_top
Compiling module work.glbl
Built simulation snapshot encode
