// Seed: 1851203178
module module_0 (
    input wor id_0,
    input uwire id_1,
    output wor id_2,
    output tri id_3,
    output supply1 id_4,
    output tri id_5,
    input tri1 id_6,
    output tri id_7,
    output uwire id_8,
    input tri id_9,
    input tri id_10,
    output supply0 id_11,
    input uwire id_12,
    output wand id_13,
    input supply0 id_14,
    input supply0 id_15,
    input supply1 id_16,
    input supply0 id_17,
    output uwire id_18
);
  wire id_20;
  wire id_21;
endmodule
module module_1 (
    inout wand id_0,
    output tri0 id_1,
    input tri1 id_2,
    output wor id_3,
    output tri1 id_4,
    output wand id_5,
    input supply0 id_6,
    input wor id_7,
    output tri0 id_8,
    input wand id_9,
    input wand id_10,
    output supply0 id_11,
    output wor id_12,
    output wor id_13
);
  always @(1, posedge id_9) begin
    #1;
  end
  assign id_8 = 1;
  module_0(
      id_6,
      id_10,
      id_12,
      id_12,
      id_5,
      id_8,
      id_6,
      id_13,
      id_4,
      id_2,
      id_10,
      id_3,
      id_9,
      id_13,
      id_0,
      id_2,
      id_6,
      id_0,
      id_13
  );
endmodule
