{
  "creator": "Yosys 0.9 (git sha1 1979e0b)",
  "modules": {
    "full_adder": {
      "attributes": {
        "top": 1,
        "src": "/home/timdg/Documents/RTL/Verilog/full_adder.v:1"
      },
      "ports": {
        "S": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "G": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "P": {
          "direction": "output",
          "bits": [ 4 ]
        },
        "A": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "B": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "Cin": {
          "direction": "input",
          "bits": [ 7 ]
        }
      },
      "cells": {
        "$and$/home/timdg/Documents/RTL/Verilog/full_adder.v:7$1": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 1,
            "B_SIGNED": 0,
            "B_WIDTH": 1,
            "Y_WIDTH": 1
          },
          "attributes": {
            "src": "/home/timdg/Documents/RTL/Verilog/full_adder.v:7"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5 ],
            "B": [ 6 ],
            "Y": [ 3 ]
          }
        },
        "$or$/home/timdg/Documents/RTL/Verilog/full_adder.v:8$2": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 1,
            "B_SIGNED": 0,
            "B_WIDTH": 1,
            "Y_WIDTH": 1
          },
          "attributes": {
            "src": "/home/timdg/Documents/RTL/Verilog/full_adder.v:8"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5 ],
            "B": [ 6 ],
            "Y": [ 4 ]
          }
        },
        "$xor$/home/timdg/Documents/RTL/Verilog/full_adder.v:10$3": {
          "hide_name": 1,
          "type": "$xor",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 1,
            "B_SIGNED": 0,
            "B_WIDTH": 1,
            "Y_WIDTH": 1
          },
          "attributes": {
            "src": "/home/timdg/Documents/RTL/Verilog/full_adder.v:10"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5 ],
            "B": [ 6 ],
            "Y": [ 8 ]
          }
        },
        "$xor$/home/timdg/Documents/RTL/Verilog/full_adder.v:10$4": {
          "hide_name": 1,
          "type": "$xor",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 1,
            "B_SIGNED": 0,
            "B_WIDTH": 1,
            "Y_WIDTH": 1
          },
          "attributes": {
            "src": "/home/timdg/Documents/RTL/Verilog/full_adder.v:10"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 8 ],
            "B": [ 7 ],
            "Y": [ 2 ]
          }
        }
      },
      "netnames": {
        "$xor$/home/timdg/Documents/RTL/Verilog/full_adder.v:10$3_Y": {
          "hide_name": 1,
          "bits": [ 8 ],
          "attributes": {
            "src": "/home/timdg/Documents/RTL/Verilog/full_adder.v:10"
          }
        },
        "A": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/timdg/Documents/RTL/Verilog/full_adder.v:2"
          }
        },
        "B": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/home/timdg/Documents/RTL/Verilog/full_adder.v:2"
          }
        },
        "Cin": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/home/timdg/Documents/RTL/Verilog/full_adder.v:2"
          }
        },
        "G": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/timdg/Documents/RTL/Verilog/full_adder.v:3"
          }
        },
        "P": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/timdg/Documents/RTL/Verilog/full_adder.v:3"
          }
        },
        "S": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/timdg/Documents/RTL/Verilog/full_adder.v:3"
          }
        },
        "w1": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/timdg/Documents/RTL/Verilog/full_adder.v:4"
          }
        },
        "w2": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/timdg/Documents/RTL/Verilog/full_adder.v:4"
          }
        }
      }
    }
  }
}
