/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [3:0] _00_;
  wire celloutsig_0_0z;
  wire [2:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [3:0] celloutsig_0_14z;
  wire celloutsig_0_17z;
  wire celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire [2:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [18:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_1_0z;
  wire [6:0] celloutsig_1_10z;
  wire [9:0] celloutsig_1_11z;
  wire [13:0] celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire [10:0] celloutsig_1_17z;
  wire [3:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [2:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [3:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_2z = ~(in_data[84] & in_data[81]);
  assign celloutsig_1_4z = ~(celloutsig_1_0z & celloutsig_1_1z);
  assign celloutsig_1_5z = ~(celloutsig_1_0z & celloutsig_1_2z);
  assign celloutsig_1_1z = !(in_data[142] ? in_data[162] : in_data[101]);
  assign celloutsig_0_11z = ~(celloutsig_0_1z | celloutsig_0_4z);
  assign celloutsig_0_12z = ~(celloutsig_0_0z | celloutsig_0_2z);
  assign celloutsig_0_0z = in_data[16] ^ in_data[68];
  assign celloutsig_0_3z = celloutsig_0_0z ^ in_data[8];
  assign celloutsig_1_17z = { celloutsig_1_14z, celloutsig_1_11z } + { celloutsig_1_11z[8:4], celloutsig_1_4z, celloutsig_1_7z, celloutsig_1_1z, celloutsig_1_7z, celloutsig_1_0z, celloutsig_1_0z };
  reg [9:0] _10_;
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _10_ <= 10'h000;
    else _10_ <= { celloutsig_0_3z, celloutsig_0_14z, celloutsig_0_10z, celloutsig_0_2z, celloutsig_0_11z };
  assign out_data[41:32] = _10_;
  always_ff @(negedge clkin_data[32], posedge clkin_data[64])
    if (clkin_data[64]) _00_ <= 4'h0;
    else _00_ <= { in_data[152:151], celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_1_19z = { celloutsig_1_17z[10:7], celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_15z, celloutsig_1_0z } > in_data[153:145];
  assign celloutsig_0_4z = { in_data[84:75], celloutsig_0_2z } > { in_data[37:33], celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_0_6z = in_data[62:57] > { celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_1z };
  assign celloutsig_0_1z = { in_data[29:27], celloutsig_0_0z } && in_data[15:12];
  assign celloutsig_1_2z = { in_data[166:132], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z } && { in_data[180:145], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_1_7z = { in_data[142:122], celloutsig_1_0z, celloutsig_1_6z[2], celloutsig_1_6z[2], _00_, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_5z } && { in_data[166:141], celloutsig_1_0z, celloutsig_1_6z[2], celloutsig_1_6z[2], celloutsig_1_5z, celloutsig_1_4z };
  assign celloutsig_1_15z = ! in_data[179:168];
  assign celloutsig_1_0z = in_data[145:118] || in_data[139:112];
  assign celloutsig_0_17z = celloutsig_0_2z & ~(celloutsig_0_1z);
  assign celloutsig_1_9z = 1'h0 & ~(_00_[3]);
  assign celloutsig_0_14z = { celloutsig_0_10z[1:0], celloutsig_0_4z, celloutsig_0_13z } % { 1'h1, celloutsig_0_7z[11], celloutsig_0_8z, celloutsig_0_4z };
  assign celloutsig_1_8z = { celloutsig_1_5z, celloutsig_1_6z[2], 2'h0 } % { 1'h1, in_data[141:140], celloutsig_1_4z };
  assign celloutsig_1_11z = { in_data[105:97], celloutsig_1_5z } * { celloutsig_1_1z, celloutsig_1_8z, celloutsig_1_1z, _00_ };
  assign celloutsig_1_14z = in_data[186:181] !== { celloutsig_1_11z[8], celloutsig_1_9z, celloutsig_1_8z };
  assign celloutsig_1_10z = ~ { celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_8z };
  assign celloutsig_1_13z = ~ { _00_[3:1], celloutsig_1_11z, celloutsig_1_7z };
  assign celloutsig_0_13z = & { celloutsig_0_12z, celloutsig_0_11z, celloutsig_0_10z, celloutsig_0_8z, celloutsig_0_4z };
  assign celloutsig_0_8z = ^ celloutsig_0_7z[17:15];
  assign celloutsig_1_18z = { celloutsig_1_10z[4:2], celloutsig_1_14z } >> { celloutsig_1_13z[5:3], celloutsig_1_0z };
  assign celloutsig_0_5z = in_data[92:90] >> { in_data[82:81], celloutsig_0_2z };
  assign celloutsig_0_10z = { celloutsig_0_8z, celloutsig_0_8z, celloutsig_0_2z } >> in_data[50:48];
  assign celloutsig_0_7z = { in_data[22:17], celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_3z } - { in_data[18:7], celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_2z };
  assign celloutsig_1_6z[2] = celloutsig_1_0z ^ celloutsig_1_2z;
  assign celloutsig_1_6z[1:0] = 2'h0;
  assign { out_data[131:128], out_data[96], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_17z };
endmodule
