<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
  <head>
    <meta http-equiv="Content-Type" content="text/html; charset=UTF-8" />
    <title>ICH_VTR</title>
    <link href="insn.css" rel="stylesheet" type="text/css" />
  </head>
  <body><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr /><h1 class="register-section">ICH_VTR, Interrupt Controller VGIC Type Register</h1><p>The ICH_VTR characteristics are:</p><h2>Purpose</h2>
        <p>Reports supported GIC virtualisartion features.</p>
      <h2>Configuration</h2><p>AArch32 System register ICH_VTR bits [31:0]
            
                are architecturally mapped to
              AArch64 System register <a href="AArch64-ich_vtr_el2.html">ICH_VTR_EL2[31:0]
            </a>.
          </p><p>This register is present only
    when AArch32 is supported at any Exception level.
      
    Otherwise, direct accesses to ICH_VTR are <span class="arm-defined-word">UNKNOWN</span>.</p>
        <p>If EL2 is not implemented, all bits in this register are <span class="arm-defined-word">RES0</span> from EL3, except for nV4, which is <span class="arm-defined-word">RES1</span> from EL3.</p>
      <h2>Attributes</h2>
            <p>ICH_VTR is a 32-bit register.</p>
          <h2>Field descriptions</h2><p>The ICH_VTR bit assignments are:</p><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="3"><a href="#PRIbits_31">PRIbits</a></td><td class="lr" colspan="3"><a href="#PREbits_28">PREbits</a></td><td class="lr" colspan="3"><a href="#IDbits_25">IDbits</a></td><td class="lr" colspan="1"><a href="#SEIS_22">SEIS</a></td><td class="lr" colspan="1"><a href="#A3V_21">A3V</a></td><td class="lr" colspan="1"><a href="#nV4_20">nV4</a></td><td class="lr" colspan="1"><a href="#TDS_19">TDS</a></td><td class="lr" colspan="14"><a href="#0_18">RES0</a></td><td class="lr" colspan="5"><a href="#ListRegs_4">ListRegs</a></td></tr></tbody></table><div class="text_before_fields">
      
  

    </div><h4 id="PRIbits_31">PRIbits, bits [31:29]
                  </h4>
          
  <p>Priority bits. The number of virtual priority bits implemented, minus one.</p>
<p>An implementation must implement at least 32 levels of virtual priority (5 priority bits).</p>
<p>This field is an alias of <a href="AArch32-icv_ctlr.html">ICV_CTLR</a>.PRIbits.</p>

          
            
  

          <h4 id="PREbits_28">PREbits, bits [28:26]
                  </h4>
          
  <p>The number of virtual preemption bits implemented, minus one.</p>
<p>An implementation must implement at least 32 levels of virtual preemption priority (5 preemption bits).</p>
<p>The value of this field must be less than or equal to the value of ICH_VTR.PRIbits.</p>

          
            
  

          <h4 id="IDbits_25">IDbits, bits [25:23]
                  </h4>
          
  <p>The number of virtual interrupt identifier bits supported:</p>

          <table class="valuetable"><tr><th>IDbits</th><th>Meaning</th></tr><tr><td class="bitfield">0b000</td><td>
  <p>16 bits.</p>
</td></tr><tr><td class="bitfield">0b001</td><td>
  <p>24 bits.</p>
</td></tr></table>
            
  <p>All other values are reserved.</p>
<p>This field is an alias of <a href="AArch32-icv_ctlr.html">ICV_CTLR</a>.IDbits.</p>

          <h4 id="SEIS_22">SEIS, bit [22]
              </h4>
          
  <p>SEI Support. Indicates whether the virtual CPU interface supports generation of SEIs:</p>

          <table class="valuetable"><tr><th>SEIS</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
  <p>The virtual CPU interface logic does not support generation of SEIs.</p>
</td></tr><tr><td class="bitfield">0b1</td><td>
  <p>The virtual CPU interface logic supports generation of SEIs.</p>
</td></tr></table>
            
  <p>This bit is an alias of <a href="AArch32-icv_ctlr.html">ICV_CTLR</a>.SEIS.</p>

          <h4 id="A3V_21">A3V, bit [21]
              </h4>
          
  <p>Affinity 3 Valid. Possible values are:</p>

          <table class="valuetable"><tr><th>A3V</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
  <p>The virtual CPU interface logic only supports zero values of Affinity 3 in SGI generation System registers.</p>
</td></tr><tr><td class="bitfield">0b1</td><td>
  <p>The virtual CPU interface logic supports non-zero values of Affinity 3 in SGI generation System registers.</p>
</td></tr></table>
            
  <p>This bit is an alias of <a href="AArch32-icv_ctlr.html">ICV_CTLR</a>.A3V.</p>

          <h4 id="nV4_20">nV4, bit [20]
              </h4>
          
  <p>Direct injection of virtual interrupts not supported. Possible values are:</p>

          <table class="valuetable"><tr><th>nV4</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
  <p>The CPU interface logic supports direct injection of virtual interrupts.</p>
</td></tr><tr><td class="bitfield">0b1</td><td>
  <p>The CPU interface logic does not support direct injection of virtual interrupts.</p>
</td></tr></table>
            
  <p>In GICv3 this bit is <span class="arm-defined-word">RES1</span>.</p>

          <h4 id="TDS_19">TDS, bit [19]
              </h4>
          
  <p>Separate trapping of Non-secure EL1 writes to <a href="AArch32-icv_dir.html">ICV_DIR</a> supported.</p>

          <table class="valuetable"><tr><th>TDS</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
  <p>Implementation does not support <a href="AArch32-ich_hcr.html">ICH_HCR</a>.TDIR.</p>
</td></tr><tr><td class="bitfield">0b1</td><td>
  <p>Implementation supports <a href="AArch32-ich_hcr.html">ICH_HCR</a>.TDIR.</p>
</td></tr></table>
            
  

          <h4 id="0_18">
                Bits [18:5]
              </h4>
            <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
          <h4 id="ListRegs_4">ListRegs, bits [4:0]
                  </h4>
          
  <p>The number of implemented List registers, minus one. For example, a value of <span class="binarynumber">0b01111</span> indicates that the maximum of 16 List registers are implemented.</p>

          
            
  

          <div class="text_after_fields">
    
  

    </div><div class="access_mechanisms"><h2>Accessing the ICH_VTR</h2><p>Accesses to this register use the following encodings:</p><h4 class="assembler">MRC{&lt;c&gt;}{&lt;q&gt;} &lt;coproc&gt;, {#}&lt;opc1&gt;, &lt;Rt&gt;, &lt;CRn&gt;, &lt;CRm&gt;{, {#}&lt;opc2&gt;}</h4><table class="access_instructions"><tr><th>coproc</th><th>opc1</th><th>CRn</th><th>CRm</th><th>opc2</th></tr><tr><td>0b1111</td><td>0b100</td><td>0b1100</td><td>0b1011</td><td>0b001</td></tr></table><p class="pseudocode">
if PSTATE.EL == EL0 then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    if EL2Enabled() &amp;&amp; !ELUsingAArch32(EL2) &amp;&amp; HSTR_EL2.T12 == '1' then
        AArch64.AArch32SystemAccessTrap(EL2, 0x03);
    elsif EL2Enabled() &amp;&amp; ELUsingAArch32(EL2) &amp;&amp; HSTR.T12 == '1' then
        AArch32.TakeHypTrapException(0x03);
    else
        UNDEFINED;
elsif PSTATE.EL == EL2 then
    if ICC_HSRE.SRE == '0' then
        UNDEFINED;
    else
        return ICH_VTR;
elsif PSTATE.EL == EL3 then
    if ICC_MSRE.SRE == '0' then
        UNDEFINED;
    else
        return ICH_VTR;
              </p></div><br /><br /><hr /><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions">13/12/2019 15:13; 391b5248b29fb2f001ef74792eaacbd6fc72f211</p><p class="copyconf">Copyright Â© 2010-2019 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.</p></body>
</html>
