.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu.inc"
.include "cydevicegnu_trm.inc"

/* Pin_1 */
.set Pin_1__0__INTTYPE, CYREG_PICU1_INTTYPE6
.set Pin_1__0__MASK, 0x40
.set Pin_1__0__PC, CYREG_PRT1_PC6
.set Pin_1__0__PORT, 1
.set Pin_1__0__SHIFT, 6
.set Pin_1__AG, CYREG_PRT1_AG
.set Pin_1__AMUX, CYREG_PRT1_AMUX
.set Pin_1__BIE, CYREG_PRT1_BIE
.set Pin_1__BIT_MASK, CYREG_PRT1_BIT_MASK
.set Pin_1__BYP, CYREG_PRT1_BYP
.set Pin_1__CTL, CYREG_PRT1_CTL
.set Pin_1__DM0, CYREG_PRT1_DM0
.set Pin_1__DM1, CYREG_PRT1_DM1
.set Pin_1__DM2, CYREG_PRT1_DM2
.set Pin_1__DR, CYREG_PRT1_DR
.set Pin_1__INP_DIS, CYREG_PRT1_INP_DIS
.set Pin_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set Pin_1__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set Pin_1__LCD_EN, CYREG_PRT1_LCD_EN
.set Pin_1__MASK, 0x40
.set Pin_1__PORT, 1
.set Pin_1__PRT, CYREG_PRT1_PRT
.set Pin_1__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set Pin_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set Pin_1__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set Pin_1__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set Pin_1__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set Pin_1__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set Pin_1__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set Pin_1__PS, CYREG_PRT1_PS
.set Pin_1__SHIFT, 6
.set Pin_1__SLW, CYREG_PRT1_SLW

/* Pin_2 */
.set Pin_2__0__INTTYPE, CYREG_PICU1_INTTYPE7
.set Pin_2__0__MASK, 0x80
.set Pin_2__0__PC, CYREG_PRT1_PC7
.set Pin_2__0__PORT, 1
.set Pin_2__0__SHIFT, 7
.set Pin_2__AG, CYREG_PRT1_AG
.set Pin_2__AMUX, CYREG_PRT1_AMUX
.set Pin_2__BIE, CYREG_PRT1_BIE
.set Pin_2__BIT_MASK, CYREG_PRT1_BIT_MASK
.set Pin_2__BYP, CYREG_PRT1_BYP
.set Pin_2__CTL, CYREG_PRT1_CTL
.set Pin_2__DM0, CYREG_PRT1_DM0
.set Pin_2__DM1, CYREG_PRT1_DM1
.set Pin_2__DM2, CYREG_PRT1_DM2
.set Pin_2__DR, CYREG_PRT1_DR
.set Pin_2__INP_DIS, CYREG_PRT1_INP_DIS
.set Pin_2__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set Pin_2__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set Pin_2__LCD_EN, CYREG_PRT1_LCD_EN
.set Pin_2__MASK, 0x80
.set Pin_2__PORT, 1
.set Pin_2__PRT, CYREG_PRT1_PRT
.set Pin_2__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set Pin_2__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set Pin_2__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set Pin_2__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set Pin_2__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set Pin_2__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set Pin_2__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set Pin_2__PS, CYREG_PRT1_PS
.set Pin_2__SHIFT, 7
.set Pin_2__SLW, CYREG_PRT1_SLW

/* Pin_3 */
.set Pin_3__0__INTTYPE, CYREG_PICU5_INTTYPE0
.set Pin_3__0__MASK, 0x01
.set Pin_3__0__PC, CYREG_PRT5_PC0
.set Pin_3__0__PORT, 5
.set Pin_3__0__SHIFT, 0
.set Pin_3__AG, CYREG_PRT5_AG
.set Pin_3__AMUX, CYREG_PRT5_AMUX
.set Pin_3__BIE, CYREG_PRT5_BIE
.set Pin_3__BIT_MASK, CYREG_PRT5_BIT_MASK
.set Pin_3__BYP, CYREG_PRT5_BYP
.set Pin_3__CTL, CYREG_PRT5_CTL
.set Pin_3__DM0, CYREG_PRT5_DM0
.set Pin_3__DM1, CYREG_PRT5_DM1
.set Pin_3__DM2, CYREG_PRT5_DM2
.set Pin_3__DR, CYREG_PRT5_DR
.set Pin_3__INP_DIS, CYREG_PRT5_INP_DIS
.set Pin_3__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU5_BASE
.set Pin_3__LCD_COM_SEG, CYREG_PRT5_LCD_COM_SEG
.set Pin_3__LCD_EN, CYREG_PRT5_LCD_EN
.set Pin_3__MASK, 0x01
.set Pin_3__PORT, 5
.set Pin_3__PRT, CYREG_PRT5_PRT
.set Pin_3__PRTDSI__CAPS_SEL, CYREG_PRT5_CAPS_SEL
.set Pin_3__PRTDSI__DBL_SYNC_IN, CYREG_PRT5_DBL_SYNC_IN
.set Pin_3__PRTDSI__OE_SEL0, CYREG_PRT5_OE_SEL0
.set Pin_3__PRTDSI__OE_SEL1, CYREG_PRT5_OE_SEL1
.set Pin_3__PRTDSI__OUT_SEL0, CYREG_PRT5_OUT_SEL0
.set Pin_3__PRTDSI__OUT_SEL1, CYREG_PRT5_OUT_SEL1
.set Pin_3__PRTDSI__SYNC_OUT, CYREG_PRT5_SYNC_OUT
.set Pin_3__PS, CYREG_PRT5_PS
.set Pin_3__SHIFT, 0
.set Pin_3__SLW, CYREG_PRT5_SLW

/* Clock_1 */
.set Clock_1__CFG0, CYREG_CLKDIST_DCFG0_CFG0
.set Clock_1__CFG1, CYREG_CLKDIST_DCFG0_CFG1
.set Clock_1__CFG2, CYREG_CLKDIST_DCFG0_CFG2
.set Clock_1__CFG2_SRC_SEL_MASK, 0x07
.set Clock_1__INDEX, 0x00
.set Clock_1__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Clock_1__PM_ACT_MSK, 0x01
.set Clock_1__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Clock_1__PM_STBY_MSK, 0x01

/* V_seuil_viDAC8 */
.set V_seuil_viDAC8__CR0, CYREG_DAC2_CR0
.set V_seuil_viDAC8__CR1, CYREG_DAC2_CR1
.set V_seuil_viDAC8__D, CYREG_DAC2_D
.set V_seuil_viDAC8__PM_ACT_CFG, CYREG_PM_ACT_CFG8
.set V_seuil_viDAC8__PM_ACT_MSK, 0x04
.set V_seuil_viDAC8__PM_STBY_CFG, CYREG_PM_STBY_CFG8
.set V_seuil_viDAC8__PM_STBY_MSK, 0x04
.set V_seuil_viDAC8__STROBE, CYREG_DAC2_STROBE
.set V_seuil_viDAC8__SW0, CYREG_DAC2_SW0
.set V_seuil_viDAC8__SW2, CYREG_DAC2_SW2
.set V_seuil_viDAC8__SW3, CYREG_DAC2_SW3
.set V_seuil_viDAC8__SW4, CYREG_DAC2_SW4
.set V_seuil_viDAC8__TR, CYREG_DAC2_TR
.set V_seuil_viDAC8__TRIM__M1, CYREG_FLSHID_CUST_TABLES_DAC2_M1
.set V_seuil_viDAC8__TRIM__M2, CYREG_FLSHID_CUST_TABLES_DAC2_M2
.set V_seuil_viDAC8__TRIM__M3, CYREG_FLSHID_CUST_TABLES_DAC2_M3
.set V_seuil_viDAC8__TRIM__M4, CYREG_FLSHID_CUST_TABLES_DAC2_M4
.set V_seuil_viDAC8__TRIM__M5, CYREG_FLSHID_CUST_TABLES_DAC2_M5
.set V_seuil_viDAC8__TRIM__M6, CYREG_FLSHID_CUST_TABLES_DAC2_M6
.set V_seuil_viDAC8__TRIM__M7, CYREG_FLSHID_CUST_TABLES_DAC2_M7
.set V_seuil_viDAC8__TRIM__M8, CYREG_FLSHID_CUST_TABLES_DAC2_M8
.set V_seuil_viDAC8__TST, CYREG_DAC2_TST

/* TimerISR */
.set TimerISR__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set TimerISR__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set TimerISR__INTC_MASK, 0x01
.set TimerISR__INTC_NUMBER, 0
.set TimerISR__INTC_PRIOR_NUM, 7
.set TimerISR__INTC_PRIOR_REG, CYREG_NVIC_PRI_0
.set TimerISR__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set TimerISR__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* Timer_US_TimerUDB */
.set Timer_US_TimerUDB_rstSts_stsreg__0__MASK, 0x01
.set Timer_US_TimerUDB_rstSts_stsreg__0__POS, 0
.set Timer_US_TimerUDB_rstSts_stsreg__1__MASK, 0x02
.set Timer_US_TimerUDB_rstSts_stsreg__1__POS, 1
.set Timer_US_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB09_10_ACTL
.set Timer_US_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG, CYREG_B0_UDB09_10_ST
.set Timer_US_TimerUDB_rstSts_stsreg__2__MASK, 0x04
.set Timer_US_TimerUDB_rstSts_stsreg__2__POS, 2
.set Timer_US_TimerUDB_rstSts_stsreg__3__MASK, 0x08
.set Timer_US_TimerUDB_rstSts_stsreg__3__POS, 3
.set Timer_US_TimerUDB_rstSts_stsreg__MASK, 0x0F
.set Timer_US_TimerUDB_rstSts_stsreg__MASK_REG, CYREG_B0_UDB09_MSK
.set Timer_US_TimerUDB_rstSts_stsreg__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB09_MSK_ACTL
.set Timer_US_TimerUDB_rstSts_stsreg__PER_ST_AUX_CTL_REG, CYREG_B0_UDB09_MSK_ACTL
.set Timer_US_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG, CYREG_B0_UDB09_ACTL
.set Timer_US_TimerUDB_rstSts_stsreg__STATUS_CNT_REG, CYREG_B0_UDB09_ST_CTL
.set Timer_US_TimerUDB_rstSts_stsreg__STATUS_CONTROL_REG, CYREG_B0_UDB09_ST_CTL
.set Timer_US_TimerUDB_rstSts_stsreg__STATUS_REG, CYREG_B0_UDB09_ST
.set Timer_US_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__0__MASK, 0x01
.set Timer_US_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__0__POS, 0
.set Timer_US_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__1__MASK, 0x02
.set Timer_US_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__1__POS, 1
.set Timer_US_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB09_10_ACTL
.set Timer_US_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB09_10_CTL
.set Timer_US_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB09_10_CTL
.set Timer_US_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB09_10_CTL
.set Timer_US_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB09_10_CTL
.set Timer_US_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B0_UDB09_10_MSK
.set Timer_US_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB09_10_MSK
.set Timer_US_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB09_10_MSK
.set Timer_US_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB09_10_MSK
.set Timer_US_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__4__MASK, 0x10
.set Timer_US_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__4__POS, 4
.set Timer_US_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK, 0x80
.set Timer_US_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS, 7
.set Timer_US_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB09_ACTL
.set Timer_US_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG, CYREG_B0_UDB09_CTL
.set Timer_US_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG, CYREG_B0_UDB09_ST_CTL
.set Timer_US_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG, CYREG_B0_UDB09_CTL
.set Timer_US_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG, CYREG_B0_UDB09_ST_CTL
.set Timer_US_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK, 0x93
.set Timer_US_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB09_MSK_ACTL
.set Timer_US_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB09_MSK_ACTL
.set Timer_US_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG, CYREG_B0_UDB09_MSK
.set Timer_US_TimerUDB_sT24_timerdp_u0__16BIT_A0_REG, CYREG_B1_UDB08_09_A0
.set Timer_US_TimerUDB_sT24_timerdp_u0__16BIT_A1_REG, CYREG_B1_UDB08_09_A1
.set Timer_US_TimerUDB_sT24_timerdp_u0__16BIT_D0_REG, CYREG_B1_UDB08_09_D0
.set Timer_US_TimerUDB_sT24_timerdp_u0__16BIT_D1_REG, CYREG_B1_UDB08_09_D1
.set Timer_US_TimerUDB_sT24_timerdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB08_09_ACTL
.set Timer_US_TimerUDB_sT24_timerdp_u0__16BIT_F0_REG, CYREG_B1_UDB08_09_F0
.set Timer_US_TimerUDB_sT24_timerdp_u0__16BIT_F1_REG, CYREG_B1_UDB08_09_F1
.set Timer_US_TimerUDB_sT24_timerdp_u0__A0_A1_REG, CYREG_B1_UDB08_A0_A1
.set Timer_US_TimerUDB_sT24_timerdp_u0__A0_REG, CYREG_B1_UDB08_A0
.set Timer_US_TimerUDB_sT24_timerdp_u0__A1_REG, CYREG_B1_UDB08_A1
.set Timer_US_TimerUDB_sT24_timerdp_u0__D0_D1_REG, CYREG_B1_UDB08_D0_D1
.set Timer_US_TimerUDB_sT24_timerdp_u0__D0_REG, CYREG_B1_UDB08_D0
.set Timer_US_TimerUDB_sT24_timerdp_u0__D1_REG, CYREG_B1_UDB08_D1
.set Timer_US_TimerUDB_sT24_timerdp_u0__DP_AUX_CTL_REG, CYREG_B1_UDB08_ACTL
.set Timer_US_TimerUDB_sT24_timerdp_u0__F0_F1_REG, CYREG_B1_UDB08_F0_F1
.set Timer_US_TimerUDB_sT24_timerdp_u0__F0_REG, CYREG_B1_UDB08_F0
.set Timer_US_TimerUDB_sT24_timerdp_u0__F1_REG, CYREG_B1_UDB08_F1
.set Timer_US_TimerUDB_sT24_timerdp_u1__16BIT_A0_REG, CYREG_B1_UDB09_10_A0
.set Timer_US_TimerUDB_sT24_timerdp_u1__16BIT_A1_REG, CYREG_B1_UDB09_10_A1
.set Timer_US_TimerUDB_sT24_timerdp_u1__16BIT_D0_REG, CYREG_B1_UDB09_10_D0
.set Timer_US_TimerUDB_sT24_timerdp_u1__16BIT_D1_REG, CYREG_B1_UDB09_10_D1
.set Timer_US_TimerUDB_sT24_timerdp_u1__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB09_10_ACTL
.set Timer_US_TimerUDB_sT24_timerdp_u1__16BIT_F0_REG, CYREG_B1_UDB09_10_F0
.set Timer_US_TimerUDB_sT24_timerdp_u1__16BIT_F1_REG, CYREG_B1_UDB09_10_F1
.set Timer_US_TimerUDB_sT24_timerdp_u1__A0_A1_REG, CYREG_B1_UDB09_A0_A1
.set Timer_US_TimerUDB_sT24_timerdp_u1__A0_REG, CYREG_B1_UDB09_A0
.set Timer_US_TimerUDB_sT24_timerdp_u1__A1_REG, CYREG_B1_UDB09_A1
.set Timer_US_TimerUDB_sT24_timerdp_u1__D0_D1_REG, CYREG_B1_UDB09_D0_D1
.set Timer_US_TimerUDB_sT24_timerdp_u1__D0_REG, CYREG_B1_UDB09_D0
.set Timer_US_TimerUDB_sT24_timerdp_u1__D1_REG, CYREG_B1_UDB09_D1
.set Timer_US_TimerUDB_sT24_timerdp_u1__DP_AUX_CTL_REG, CYREG_B1_UDB09_ACTL
.set Timer_US_TimerUDB_sT24_timerdp_u1__F0_F1_REG, CYREG_B1_UDB09_F0_F1
.set Timer_US_TimerUDB_sT24_timerdp_u1__F0_REG, CYREG_B1_UDB09_F0
.set Timer_US_TimerUDB_sT24_timerdp_u1__F1_REG, CYREG_B1_UDB09_F1
.set Timer_US_TimerUDB_sT24_timerdp_u2__16BIT_A0_REG, CYREG_B1_UDB10_11_A0
.set Timer_US_TimerUDB_sT24_timerdp_u2__16BIT_A1_REG, CYREG_B1_UDB10_11_A1
.set Timer_US_TimerUDB_sT24_timerdp_u2__16BIT_D0_REG, CYREG_B1_UDB10_11_D0
.set Timer_US_TimerUDB_sT24_timerdp_u2__16BIT_D1_REG, CYREG_B1_UDB10_11_D1
.set Timer_US_TimerUDB_sT24_timerdp_u2__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB10_11_ACTL
.set Timer_US_TimerUDB_sT24_timerdp_u2__16BIT_F0_REG, CYREG_B1_UDB10_11_F0
.set Timer_US_TimerUDB_sT24_timerdp_u2__16BIT_F1_REG, CYREG_B1_UDB10_11_F1
.set Timer_US_TimerUDB_sT24_timerdp_u2__A0_A1_REG, CYREG_B1_UDB10_A0_A1
.set Timer_US_TimerUDB_sT24_timerdp_u2__A0_REG, CYREG_B1_UDB10_A0
.set Timer_US_TimerUDB_sT24_timerdp_u2__A1_REG, CYREG_B1_UDB10_A1
.set Timer_US_TimerUDB_sT24_timerdp_u2__D0_D1_REG, CYREG_B1_UDB10_D0_D1
.set Timer_US_TimerUDB_sT24_timerdp_u2__D0_REG, CYREG_B1_UDB10_D0
.set Timer_US_TimerUDB_sT24_timerdp_u2__D1_REG, CYREG_B1_UDB10_D1
.set Timer_US_TimerUDB_sT24_timerdp_u2__DP_AUX_CTL_REG, CYREG_B1_UDB10_ACTL
.set Timer_US_TimerUDB_sT24_timerdp_u2__F0_F1_REG, CYREG_B1_UDB10_F0_F1
.set Timer_US_TimerUDB_sT24_timerdp_u2__F0_REG, CYREG_B1_UDB10_F0
.set Timer_US_TimerUDB_sT24_timerdp_u2__F1_REG, CYREG_B1_UDB10_F1

/* US_40kHz_PWMUDB */
.set US_40kHz_PWMUDB_genblk1_ctrlreg__7__MASK, 0x80
.set US_40kHz_PWMUDB_genblk1_ctrlreg__7__POS, 7
.set US_40kHz_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B1_UDB11_ACTL
.set US_40kHz_PWMUDB_genblk1_ctrlreg__CONTROL_REG, CYREG_B1_UDB11_CTL
.set US_40kHz_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG, CYREG_B1_UDB11_ST_CTL
.set US_40kHz_PWMUDB_genblk1_ctrlreg__COUNT_REG, CYREG_B1_UDB11_CTL
.set US_40kHz_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG, CYREG_B1_UDB11_ST_CTL
.set US_40kHz_PWMUDB_genblk1_ctrlreg__MASK, 0x80
.set US_40kHz_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB11_MSK_ACTL
.set US_40kHz_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB11_MSK_ACTL
.set US_40kHz_PWMUDB_genblk1_ctrlreg__PERIOD_REG, CYREG_B1_UDB11_MSK
.set US_40kHz_PWMUDB_genblk8_stsreg__0__MASK, 0x01
.set US_40kHz_PWMUDB_genblk8_stsreg__0__POS, 0
.set US_40kHz_PWMUDB_genblk8_stsreg__1__MASK, 0x02
.set US_40kHz_PWMUDB_genblk8_stsreg__1__POS, 1
.set US_40kHz_PWMUDB_genblk8_stsreg__2__MASK, 0x04
.set US_40kHz_PWMUDB_genblk8_stsreg__2__POS, 2
.set US_40kHz_PWMUDB_genblk8_stsreg__3__MASK, 0x08
.set US_40kHz_PWMUDB_genblk8_stsreg__3__POS, 3
.set US_40kHz_PWMUDB_genblk8_stsreg__MASK, 0x0F
.set US_40kHz_PWMUDB_genblk8_stsreg__MASK_REG, CYREG_B1_UDB11_MSK
.set US_40kHz_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG, CYREG_B1_UDB11_MSK_ACTL
.set US_40kHz_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG, CYREG_B1_UDB11_MSK_ACTL
.set US_40kHz_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG, CYREG_B1_UDB11_ACTL
.set US_40kHz_PWMUDB_genblk8_stsreg__STATUS_CNT_REG, CYREG_B1_UDB11_ST_CTL
.set US_40kHz_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG, CYREG_B1_UDB11_ST_CTL
.set US_40kHz_PWMUDB_genblk8_stsreg__STATUS_REG, CYREG_B1_UDB11_ST
.set US_40kHz_PWMUDB_sP8_pwmdp_u0__A0_A1_REG, CYREG_B1_UDB11_A0_A1
.set US_40kHz_PWMUDB_sP8_pwmdp_u0__A0_REG, CYREG_B1_UDB11_A0
.set US_40kHz_PWMUDB_sP8_pwmdp_u0__A1_REG, CYREG_B1_UDB11_A1
.set US_40kHz_PWMUDB_sP8_pwmdp_u0__D0_D1_REG, CYREG_B1_UDB11_D0_D1
.set US_40kHz_PWMUDB_sP8_pwmdp_u0__D0_REG, CYREG_B1_UDB11_D0
.set US_40kHz_PWMUDB_sP8_pwmdp_u0__D1_REG, CYREG_B1_UDB11_D1
.set US_40kHz_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG, CYREG_B1_UDB11_ACTL
.set US_40kHz_PWMUDB_sP8_pwmdp_u0__F0_F1_REG, CYREG_B1_UDB11_F0_F1
.set US_40kHz_PWMUDB_sP8_pwmdp_u0__F0_REG, CYREG_B1_UDB11_F0
.set US_40kHz_PWMUDB_sP8_pwmdp_u0__F1_REG, CYREG_B1_UDB11_F1
.set US_40kHz_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG, CYREG_B1_UDB11_MSK_ACTL
.set US_40kHz_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG, CYREG_B1_UDB11_MSK_ACTL

/* CharLCD_1_LCDPort */
.set CharLCD_1_LCDPort__0__INTTYPE, CYREG_PICU2_INTTYPE0
.set CharLCD_1_LCDPort__0__MASK, 0x01
.set CharLCD_1_LCDPort__0__PC, CYREG_PRT2_PC0
.set CharLCD_1_LCDPort__0__PORT, 2
.set CharLCD_1_LCDPort__0__SHIFT, 0
.set CharLCD_1_LCDPort__1__INTTYPE, CYREG_PICU2_INTTYPE1
.set CharLCD_1_LCDPort__1__MASK, 0x02
.set CharLCD_1_LCDPort__1__PC, CYREG_PRT2_PC1
.set CharLCD_1_LCDPort__1__PORT, 2
.set CharLCD_1_LCDPort__1__SHIFT, 1
.set CharLCD_1_LCDPort__2__INTTYPE, CYREG_PICU2_INTTYPE2
.set CharLCD_1_LCDPort__2__MASK, 0x04
.set CharLCD_1_LCDPort__2__PC, CYREG_PRT2_PC2
.set CharLCD_1_LCDPort__2__PORT, 2
.set CharLCD_1_LCDPort__2__SHIFT, 2
.set CharLCD_1_LCDPort__3__INTTYPE, CYREG_PICU2_INTTYPE3
.set CharLCD_1_LCDPort__3__MASK, 0x08
.set CharLCD_1_LCDPort__3__PC, CYREG_PRT2_PC3
.set CharLCD_1_LCDPort__3__PORT, 2
.set CharLCD_1_LCDPort__3__SHIFT, 3
.set CharLCD_1_LCDPort__4__INTTYPE, CYREG_PICU2_INTTYPE4
.set CharLCD_1_LCDPort__4__MASK, 0x10
.set CharLCD_1_LCDPort__4__PC, CYREG_PRT2_PC4
.set CharLCD_1_LCDPort__4__PORT, 2
.set CharLCD_1_LCDPort__4__SHIFT, 4
.set CharLCD_1_LCDPort__5__INTTYPE, CYREG_PICU2_INTTYPE5
.set CharLCD_1_LCDPort__5__MASK, 0x20
.set CharLCD_1_LCDPort__5__PC, CYREG_PRT2_PC5
.set CharLCD_1_LCDPort__5__PORT, 2
.set CharLCD_1_LCDPort__5__SHIFT, 5
.set CharLCD_1_LCDPort__6__INTTYPE, CYREG_PICU2_INTTYPE6
.set CharLCD_1_LCDPort__6__MASK, 0x40
.set CharLCD_1_LCDPort__6__PC, CYREG_PRT2_PC6
.set CharLCD_1_LCDPort__6__PORT, 2
.set CharLCD_1_LCDPort__6__SHIFT, 6
.set CharLCD_1_LCDPort__AG, CYREG_PRT2_AG
.set CharLCD_1_LCDPort__AMUX, CYREG_PRT2_AMUX
.set CharLCD_1_LCDPort__BIE, CYREG_PRT2_BIE
.set CharLCD_1_LCDPort__BIT_MASK, CYREG_PRT2_BIT_MASK
.set CharLCD_1_LCDPort__BYP, CYREG_PRT2_BYP
.set CharLCD_1_LCDPort__CTL, CYREG_PRT2_CTL
.set CharLCD_1_LCDPort__DM0, CYREG_PRT2_DM0
.set CharLCD_1_LCDPort__DM1, CYREG_PRT2_DM1
.set CharLCD_1_LCDPort__DM2, CYREG_PRT2_DM2
.set CharLCD_1_LCDPort__DR, CYREG_PRT2_DR
.set CharLCD_1_LCDPort__INP_DIS, CYREG_PRT2_INP_DIS
.set CharLCD_1_LCDPort__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set CharLCD_1_LCDPort__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set CharLCD_1_LCDPort__LCD_EN, CYREG_PRT2_LCD_EN
.set CharLCD_1_LCDPort__MASK, 0x7F
.set CharLCD_1_LCDPort__PORT, 2
.set CharLCD_1_LCDPort__PRT, CYREG_PRT2_PRT
.set CharLCD_1_LCDPort__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set CharLCD_1_LCDPort__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set CharLCD_1_LCDPort__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set CharLCD_1_LCDPort__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set CharLCD_1_LCDPort__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set CharLCD_1_LCDPort__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set CharLCD_1_LCDPort__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set CharLCD_1_LCDPort__PS, CYREG_PRT2_PS
.set CharLCD_1_LCDPort__SHIFT, 0
.set CharLCD_1_LCDPort__SLW, CYREG_PRT2_SLW

/* Ampli_Recept_SC */
.set Ampli_Recept_SC__BST, CYREG_SC0_BST
.set Ampli_Recept_SC__CLK, CYREG_SC0_CLK
.set Ampli_Recept_SC__CMPINV, CYREG_SC_CMPINV
.set Ampli_Recept_SC__CMPINV_MASK, 0x01
.set Ampli_Recept_SC__CPTR, CYREG_SC_CPTR
.set Ampli_Recept_SC__CPTR_MASK, 0x01
.set Ampli_Recept_SC__CR0, CYREG_SC0_CR0
.set Ampli_Recept_SC__CR1, CYREG_SC0_CR1
.set Ampli_Recept_SC__CR2, CYREG_SC0_CR2
.set Ampli_Recept_SC__MSK, CYREG_SC_MSK
.set Ampli_Recept_SC__MSK_MASK, 0x01
.set Ampli_Recept_SC__PM_ACT_CFG, CYREG_PM_ACT_CFG9
.set Ampli_Recept_SC__PM_ACT_MSK, 0x01
.set Ampli_Recept_SC__PM_STBY_CFG, CYREG_PM_STBY_CFG9
.set Ampli_Recept_SC__PM_STBY_MSK, 0x01
.set Ampli_Recept_SC__SR, CYREG_SC_SR
.set Ampli_Recept_SC__SR_MASK, 0x01
.set Ampli_Recept_SC__SW0, CYREG_SC0_SW0
.set Ampli_Recept_SC__SW10, CYREG_SC0_SW10
.set Ampli_Recept_SC__SW2, CYREG_SC0_SW2
.set Ampli_Recept_SC__SW3, CYREG_SC0_SW3
.set Ampli_Recept_SC__SW4, CYREG_SC0_SW4
.set Ampli_Recept_SC__SW6, CYREG_SC0_SW6
.set Ampli_Recept_SC__SW7, CYREG_SC0_SW7
.set Ampli_Recept_SC__SW8, CYREG_SC0_SW8
.set Ampli_Recept_SC__WRK1, CYREG_SC_WRK1
.set Ampli_Recept_SC__WRK1_MASK, 0x01

/* Detect_Seuil_Recept_ctComp */
.set Detect_Seuil_Recept_ctComp__CLK, CYREG_CMP0_CLK
.set Detect_Seuil_Recept_ctComp__CMP_MASK, 0x01
.set Detect_Seuil_Recept_ctComp__CMP_NUMBER, 0
.set Detect_Seuil_Recept_ctComp__CR, CYREG_CMP0_CR
.set Detect_Seuil_Recept_ctComp__LUT__CR, CYREG_LUT0_CR
.set Detect_Seuil_Recept_ctComp__LUT__MSK, CYREG_LUT_MSK
.set Detect_Seuil_Recept_ctComp__LUT__MSK_MASK, 0x01
.set Detect_Seuil_Recept_ctComp__LUT__MSK_SHIFT, 0
.set Detect_Seuil_Recept_ctComp__LUT__MX, CYREG_LUT0_MX
.set Detect_Seuil_Recept_ctComp__LUT__SR, CYREG_LUT_SR
.set Detect_Seuil_Recept_ctComp__LUT__SR_MASK, 0x01
.set Detect_Seuil_Recept_ctComp__LUT__SR_SHIFT, 0
.set Detect_Seuil_Recept_ctComp__PM_ACT_CFG, CYREG_PM_ACT_CFG7
.set Detect_Seuil_Recept_ctComp__PM_ACT_MSK, 0x01
.set Detect_Seuil_Recept_ctComp__PM_STBY_CFG, CYREG_PM_STBY_CFG7
.set Detect_Seuil_Recept_ctComp__PM_STBY_MSK, 0x01
.set Detect_Seuil_Recept_ctComp__SW0, CYREG_CMP0_SW0
.set Detect_Seuil_Recept_ctComp__SW2, CYREG_CMP0_SW2
.set Detect_Seuil_Recept_ctComp__SW3, CYREG_CMP0_SW3
.set Detect_Seuil_Recept_ctComp__SW4, CYREG_CMP0_SW4
.set Detect_Seuil_Recept_ctComp__SW6, CYREG_CMP0_SW6
.set Detect_Seuil_Recept_ctComp__TR0, CYREG_CMP0_TR0
.set Detect_Seuil_Recept_ctComp__TR1, CYREG_CMP0_TR1
.set Detect_Seuil_Recept_ctComp__TRIM__TR0, CYREG_FLSHID_MFG_CFG_CMP0_TR0
.set Detect_Seuil_Recept_ctComp__TRIM__TR0_HS, CYREG_FLSHID_CUST_TABLES_CMP0_TR0_HS
.set Detect_Seuil_Recept_ctComp__TRIM__TR1, CYREG_FLSHID_MFG_CFG_CMP0_TR1
.set Detect_Seuil_Recept_ctComp__TRIM__TR1_HS, CYREG_FLSHID_CUST_TABLES_CMP0_TR1_HS
.set Detect_Seuil_Recept_ctComp__WRK, CYREG_CMP_WRK
.set Detect_Seuil_Recept_ctComp__WRK_MASK, 0x01
.set Detect_Seuil_Recept_ctComp__WRK_SHIFT, 0

/* Miscellaneous */
.set BCLK__BUS_CLK__HZ, 24000000
.set BCLK__BUS_CLK__KHZ, 24000
.set BCLK__BUS_CLK__MHZ, 24
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PSOC4A, 12
.set CYDEV_CHIP_DIE_PSOC5LP, 19
.set CYDEV_CHIP_DIE_PSOC5TM, 20
.set CYDEV_CHIP_DIE_TMA4, 2
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_FM0P, 4
.set CYDEV_CHIP_FAMILY_FM3, 5
.set CYDEV_CHIP_FAMILY_FM4, 6
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC5
.set CYDEV_CHIP_JTAG_ID, 0x2E123069
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 12
.set CYDEV_CHIP_MEMBER_4C, 18
.set CYDEV_CHIP_MEMBER_4D, 8
.set CYDEV_CHIP_MEMBER_4E, 4
.set CYDEV_CHIP_MEMBER_4F, 13
.set CYDEV_CHIP_MEMBER_4G, 2
.set CYDEV_CHIP_MEMBER_4H, 11
.set CYDEV_CHIP_MEMBER_4I, 17
.set CYDEV_CHIP_MEMBER_4J, 9
.set CYDEV_CHIP_MEMBER_4K, 10
.set CYDEV_CHIP_MEMBER_4L, 16
.set CYDEV_CHIP_MEMBER_4M, 15
.set CYDEV_CHIP_MEMBER_4N, 6
.set CYDEV_CHIP_MEMBER_4O, 5
.set CYDEV_CHIP_MEMBER_4P, 14
.set CYDEV_CHIP_MEMBER_4Q, 7
.set CYDEV_CHIP_MEMBER_4U, 3
.set CYDEV_CHIP_MEMBER_5A, 20
.set CYDEV_CHIP_MEMBER_5B, 19
.set CYDEV_CHIP_MEMBER_FM3, 24
.set CYDEV_CHIP_MEMBER_FM4, 25
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1, 21
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2, 22
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3, 23
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_5B
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES0, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES1, 1
.set CYDEV_CHIP_REV_PSOC5TM_PRODUCTION, 1
.set CYDEV_CHIP_REV_TMA4_ES, 17
.set CYDEV_CHIP_REV_TMA4_ES2, 33
.set CYDEV_CHIP_REV_TMA4_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4C_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4E_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256K, 0
.set CYDEV_CHIP_REVISION_4G_ES, 17
.set CYDEV_CHIP_REVISION_4G_ES2, 33
.set CYDEV_CHIP_REVISION_4G_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4H_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4I_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4J_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4K_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4L_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4M_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4N_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4O_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4P_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Q_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4U_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_FM3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_FM4_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_5B_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_FASTBOOT_ENABLED, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_AllowButWarn
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_DMA, 0
.set CYDEV_CONFIGURATION_ECC, 1
.set CYDEV_CONFIGURATION_IMOENABLED, CYDEV_CONFIG_FASTBOOT_ENABLED
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_ENABLE_MASK, 0x20
.set CYDEV_DEBUG_ENABLE_REGISTER, CYREG_MLOGIC_DEBUG
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS_JTAG_4, 1
.set CYDEV_DEBUGGING_DPS_JTAG_5, 0
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS_SWD_SWV, 6
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD_SWV
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DEBUGGING_XRES, 0
.set CYDEV_DMA_CHANNELS_AVAILABLE, 24
.set CYDEV_ECC_ENABLE, 0
.set CYDEV_HEAP_SIZE, 0x80
.set CYDEV_INSTRUCT_CACHE_ENABLED, 1
.set CYDEV_INTR_RISING, 0x00000001
.set CYDEV_IS_EXPORTING_CODE, 0
.set CYDEV_IS_IMPORTING_CODE, 0
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LAUNCHER, 5
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER, 4
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_PROTECTION_ENABLE, 0
.set CYDEV_STACK_SIZE, 0x0800
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 0
.set CYDEV_VDDA_MV, 5000
.set CYDEV_VDDD_MV, 5000
.set CYDEV_VDDIO0_MV, 5000
.set CYDEV_VDDIO1_MV, 5000
.set CYDEV_VDDIO2_MV, 5000
.set CYDEV_VDDIO3_MV, 5000
.set CYDEV_VIO0_MV, 5000
.set CYDEV_VIO1_MV, 5000
.set CYDEV_VIO2_MV, 5000
.set CYDEV_VIO3_MV, 5000
.set CYIPBLOCK_ARM_CM3_VERSION, 0
.set CYIPBLOCK_P3_ANAIF_VERSION, 0
.set CYIPBLOCK_P3_CAN_VERSION, 0
.set CYIPBLOCK_P3_CAPSENSE_VERSION, 0
.set CYIPBLOCK_P3_COMP_VERSION, 0
.set CYIPBLOCK_P3_DECIMATOR_VERSION, 0
.set CYIPBLOCK_P3_DFB_VERSION, 0
.set CYIPBLOCK_P3_DMA_VERSION, 0
.set CYIPBLOCK_P3_DRQ_VERSION, 0
.set CYIPBLOCK_P3_DSM_VERSION, 0
.set CYIPBLOCK_P3_EMIF_VERSION, 0
.set CYIPBLOCK_P3_I2C_VERSION, 0
.set CYIPBLOCK_P3_LCD_VERSION, 0
.set CYIPBLOCK_P3_LPF_VERSION, 0
.set CYIPBLOCK_P3_OPAMP_VERSION, 0
.set CYIPBLOCK_P3_PM_VERSION, 0
.set CYIPBLOCK_P3_SCCT_VERSION, 0
.set CYIPBLOCK_P3_TIMER_VERSION, 0
.set CYIPBLOCK_P3_USB_VERSION, 0
.set CYIPBLOCK_P3_VIDAC_VERSION, 0
.set CYIPBLOCK_P3_VREF_VERSION, 0
.set CYIPBLOCK_S8_GPIO_VERSION, 0
.set CYIPBLOCK_S8_IRQ_VERSION, 0
.set CYIPBLOCK_S8_SAR_VERSION, 0
.set CYIPBLOCK_S8_SIO_VERSION, 0
.set CYIPBLOCK_S8_UDB_VERSION, 0
.set DMA_CHANNELS_USED__MASK0, 0x00000000
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
