Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Wed Oct 17 15:59:13 2018
| Host         : WK142 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file GPIO_demo_timing_summary_routed.rpt -pb GPIO_demo_timing_summary_routed.pb -rpx GPIO_demo_timing_summary_routed.rpx -warn_on_violation
| Design       : GPIO_demo
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 197 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.150        0.000                      0                  451        0.023        0.000                      0                  451        4.500        0.000                       0                   203  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
CLK                     {0.000 41.666}       83.333          12.000          
  clk_out1_clk_wiz_0    {0.000 5.000}        10.000          100.000         
  clkfbout_clk_wiz_0    {0.000 41.666}       83.333          12.000          
sys_clk_pin             {0.000 41.660}       83.330          12.000          
  clk_out1_clk_wiz_0_1  {0.000 5.000}        10.000          100.004         
  clkfbout_clk_wiz_0_1  {0.000 41.665}       83.330          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK                                                                                                                                                                      16.667        0.000                       0                     1  
  clk_out1_clk_wiz_0          5.150        0.000                      0                  451        0.266        0.000                      0                  451        4.500        0.000                       0                   199  
  clkfbout_clk_wiz_0                                                                                                                                                     16.667        0.000                       0                     3  
sys_clk_pin                                                                                                                                                              16.670        0.000                       0                     1  
  clk_out1_clk_wiz_0_1        5.167        0.000                      0                  451        0.266        0.000                      0                  451        4.500        0.000                       0                   199  
  clkfbout_clk_wiz_0_1                                                                                                                                                   16.670        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0          5.150        0.000                      0                  451        0.023        0.000                      0                  451  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1        5.150        0.000                      0                  451        0.023        0.000                      0                  451  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK
  To Clock:  CLK

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { CLK }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  inst_clk/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       83.333      16.667     MMCME2_ADV_X0Y0  inst_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.667      31.667     MMCME2_ADV_X0Y0  inst_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.667      31.667     MMCME2_ADV_X0Y0  inst_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.667      31.667     MMCME2_ADV_X0Y0  inst_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.667      31.667     MMCME2_ADV_X0Y0  inst_clk/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        5.150ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.266ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.150ns  (required time - arrival time)
  Source:                 reset_cntr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_cntr_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.156ns  (logic 0.828ns (19.921%)  route 3.328ns (80.079%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.473ns = ( 8.527 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  inst_clk/inst/clkout1_buf/O
                         net (fo=197, routed)         1.617    -0.876    clk100
    SLICE_X3Y82          FDRE                                         r  reset_cntr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y82          FDRE (Prop_fdre_C_Q)         0.456    -0.420 r  reset_cntr_reg[11]/Q
                         net (fo=2, routed)           1.141     0.721    reset_cntr_reg[11]
    SLICE_X1Y82          LUT4 (Prop_lut4_I0_O)        0.124     0.845 r  reset_cntr[0]_i_6/O
                         net (fo=1, routed)           0.797     1.642    reset_cntr[0]_i_6_n_0
    SLICE_X1Y81          LUT5 (Prop_lut5_I1_O)        0.124     1.766 r  reset_cntr[0]_i_3/O
                         net (fo=2, routed)           0.453     2.219    reset_cntr[0]_i_3_n_0
    SLICE_X3Y79          LUT3 (Prop_lut3_I0_O)        0.124     2.343 r  reset_cntr[0]_i_1/O
                         net (fo=18, routed)          0.937     3.280    reset_cntr0
    SLICE_X3Y84          FDRE                                         r  reset_cntr_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  inst_clk/inst/clkout1_buf/O
                         net (fo=197, routed)         1.503     8.527    clk100
    SLICE_X3Y84          FDRE                                         r  reset_cntr_reg[16]/C
                         clock pessimism              0.575     9.102    
                         clock uncertainty           -0.242     8.859    
    SLICE_X3Y84          FDRE (Setup_fdre_C_R)       -0.429     8.430    reset_cntr_reg[16]
  -------------------------------------------------------------------
                         required time                          8.430    
                         arrival time                          -3.280    
  -------------------------------------------------------------------
                         slack                                  5.150    

Slack (MET) :             5.150ns  (required time - arrival time)
  Source:                 reset_cntr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_cntr_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.156ns  (logic 0.828ns (19.921%)  route 3.328ns (80.079%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.473ns = ( 8.527 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  inst_clk/inst/clkout1_buf/O
                         net (fo=197, routed)         1.617    -0.876    clk100
    SLICE_X3Y82          FDRE                                         r  reset_cntr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y82          FDRE (Prop_fdre_C_Q)         0.456    -0.420 r  reset_cntr_reg[11]/Q
                         net (fo=2, routed)           1.141     0.721    reset_cntr_reg[11]
    SLICE_X1Y82          LUT4 (Prop_lut4_I0_O)        0.124     0.845 r  reset_cntr[0]_i_6/O
                         net (fo=1, routed)           0.797     1.642    reset_cntr[0]_i_6_n_0
    SLICE_X1Y81          LUT5 (Prop_lut5_I1_O)        0.124     1.766 r  reset_cntr[0]_i_3/O
                         net (fo=2, routed)           0.453     2.219    reset_cntr[0]_i_3_n_0
    SLICE_X3Y79          LUT3 (Prop_lut3_I0_O)        0.124     2.343 r  reset_cntr[0]_i_1/O
                         net (fo=18, routed)          0.937     3.280    reset_cntr0
    SLICE_X3Y84          FDRE                                         r  reset_cntr_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  inst_clk/inst/clkout1_buf/O
                         net (fo=197, routed)         1.503     8.527    clk100
    SLICE_X3Y84          FDRE                                         r  reset_cntr_reg[17]/C
                         clock pessimism              0.575     9.102    
                         clock uncertainty           -0.242     8.859    
    SLICE_X3Y84          FDRE (Setup_fdre_C_R)       -0.429     8.430    reset_cntr_reg[17]
  -------------------------------------------------------------------
                         required time                          8.430    
                         arrival time                          -3.280    
  -------------------------------------------------------------------
                         slack                                  5.150    

Slack (MET) :             5.287ns  (required time - arrival time)
  Source:                 reset_cntr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_cntr_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.018ns  (logic 0.828ns (20.607%)  route 3.190ns (79.393%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.474ns = ( 8.526 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  inst_clk/inst/clkout1_buf/O
                         net (fo=197, routed)         1.617    -0.876    clk100
    SLICE_X3Y82          FDRE                                         r  reset_cntr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y82          FDRE (Prop_fdre_C_Q)         0.456    -0.420 r  reset_cntr_reg[11]/Q
                         net (fo=2, routed)           1.141     0.721    reset_cntr_reg[11]
    SLICE_X1Y82          LUT4 (Prop_lut4_I0_O)        0.124     0.845 r  reset_cntr[0]_i_6/O
                         net (fo=1, routed)           0.797     1.642    reset_cntr[0]_i_6_n_0
    SLICE_X1Y81          LUT5 (Prop_lut5_I1_O)        0.124     1.766 r  reset_cntr[0]_i_3/O
                         net (fo=2, routed)           0.453     2.219    reset_cntr[0]_i_3_n_0
    SLICE_X3Y79          LUT3 (Prop_lut3_I0_O)        0.124     2.343 r  reset_cntr[0]_i_1/O
                         net (fo=18, routed)          0.799     3.142    reset_cntr0
    SLICE_X3Y83          FDRE                                         r  reset_cntr_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  inst_clk/inst/clkout1_buf/O
                         net (fo=197, routed)         1.502     8.526    clk100
    SLICE_X3Y83          FDRE                                         r  reset_cntr_reg[12]/C
                         clock pessimism              0.575     9.101    
                         clock uncertainty           -0.242     8.858    
    SLICE_X3Y83          FDRE (Setup_fdre_C_R)       -0.429     8.429    reset_cntr_reg[12]
  -------------------------------------------------------------------
                         required time                          8.429    
                         arrival time                          -3.142    
  -------------------------------------------------------------------
                         slack                                  5.287    

Slack (MET) :             5.287ns  (required time - arrival time)
  Source:                 reset_cntr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_cntr_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.018ns  (logic 0.828ns (20.607%)  route 3.190ns (79.393%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.474ns = ( 8.526 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  inst_clk/inst/clkout1_buf/O
                         net (fo=197, routed)         1.617    -0.876    clk100
    SLICE_X3Y82          FDRE                                         r  reset_cntr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y82          FDRE (Prop_fdre_C_Q)         0.456    -0.420 r  reset_cntr_reg[11]/Q
                         net (fo=2, routed)           1.141     0.721    reset_cntr_reg[11]
    SLICE_X1Y82          LUT4 (Prop_lut4_I0_O)        0.124     0.845 r  reset_cntr[0]_i_6/O
                         net (fo=1, routed)           0.797     1.642    reset_cntr[0]_i_6_n_0
    SLICE_X1Y81          LUT5 (Prop_lut5_I1_O)        0.124     1.766 r  reset_cntr[0]_i_3/O
                         net (fo=2, routed)           0.453     2.219    reset_cntr[0]_i_3_n_0
    SLICE_X3Y79          LUT3 (Prop_lut3_I0_O)        0.124     2.343 r  reset_cntr[0]_i_1/O
                         net (fo=18, routed)          0.799     3.142    reset_cntr0
    SLICE_X3Y83          FDRE                                         r  reset_cntr_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  inst_clk/inst/clkout1_buf/O
                         net (fo=197, routed)         1.502     8.526    clk100
    SLICE_X3Y83          FDRE                                         r  reset_cntr_reg[13]/C
                         clock pessimism              0.575     9.101    
                         clock uncertainty           -0.242     8.858    
    SLICE_X3Y83          FDRE (Setup_fdre_C_R)       -0.429     8.429    reset_cntr_reg[13]
  -------------------------------------------------------------------
                         required time                          8.429    
                         arrival time                          -3.142    
  -------------------------------------------------------------------
                         slack                                  5.287    

Slack (MET) :             5.287ns  (required time - arrival time)
  Source:                 reset_cntr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_cntr_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.018ns  (logic 0.828ns (20.607%)  route 3.190ns (79.393%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.474ns = ( 8.526 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  inst_clk/inst/clkout1_buf/O
                         net (fo=197, routed)         1.617    -0.876    clk100
    SLICE_X3Y82          FDRE                                         r  reset_cntr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y82          FDRE (Prop_fdre_C_Q)         0.456    -0.420 r  reset_cntr_reg[11]/Q
                         net (fo=2, routed)           1.141     0.721    reset_cntr_reg[11]
    SLICE_X1Y82          LUT4 (Prop_lut4_I0_O)        0.124     0.845 r  reset_cntr[0]_i_6/O
                         net (fo=1, routed)           0.797     1.642    reset_cntr[0]_i_6_n_0
    SLICE_X1Y81          LUT5 (Prop_lut5_I1_O)        0.124     1.766 r  reset_cntr[0]_i_3/O
                         net (fo=2, routed)           0.453     2.219    reset_cntr[0]_i_3_n_0
    SLICE_X3Y79          LUT3 (Prop_lut3_I0_O)        0.124     2.343 r  reset_cntr[0]_i_1/O
                         net (fo=18, routed)          0.799     3.142    reset_cntr0
    SLICE_X3Y83          FDRE                                         r  reset_cntr_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  inst_clk/inst/clkout1_buf/O
                         net (fo=197, routed)         1.502     8.526    clk100
    SLICE_X3Y83          FDRE                                         r  reset_cntr_reg[14]/C
                         clock pessimism              0.575     9.101    
                         clock uncertainty           -0.242     8.858    
    SLICE_X3Y83          FDRE (Setup_fdre_C_R)       -0.429     8.429    reset_cntr_reg[14]
  -------------------------------------------------------------------
                         required time                          8.429    
                         arrival time                          -3.142    
  -------------------------------------------------------------------
                         slack                                  5.287    

Slack (MET) :             5.287ns  (required time - arrival time)
  Source:                 reset_cntr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_cntr_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.018ns  (logic 0.828ns (20.607%)  route 3.190ns (79.393%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.474ns = ( 8.526 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  inst_clk/inst/clkout1_buf/O
                         net (fo=197, routed)         1.617    -0.876    clk100
    SLICE_X3Y82          FDRE                                         r  reset_cntr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y82          FDRE (Prop_fdre_C_Q)         0.456    -0.420 r  reset_cntr_reg[11]/Q
                         net (fo=2, routed)           1.141     0.721    reset_cntr_reg[11]
    SLICE_X1Y82          LUT4 (Prop_lut4_I0_O)        0.124     0.845 r  reset_cntr[0]_i_6/O
                         net (fo=1, routed)           0.797     1.642    reset_cntr[0]_i_6_n_0
    SLICE_X1Y81          LUT5 (Prop_lut5_I1_O)        0.124     1.766 r  reset_cntr[0]_i_3/O
                         net (fo=2, routed)           0.453     2.219    reset_cntr[0]_i_3_n_0
    SLICE_X3Y79          LUT3 (Prop_lut3_I0_O)        0.124     2.343 r  reset_cntr[0]_i_1/O
                         net (fo=18, routed)          0.799     3.142    reset_cntr0
    SLICE_X3Y83          FDRE                                         r  reset_cntr_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  inst_clk/inst/clkout1_buf/O
                         net (fo=197, routed)         1.502     8.526    clk100
    SLICE_X3Y83          FDRE                                         r  reset_cntr_reg[15]/C
                         clock pessimism              0.575     9.101    
                         clock uncertainty           -0.242     8.858    
    SLICE_X3Y83          FDRE (Setup_fdre_C_R)       -0.429     8.429    reset_cntr_reg[15]
  -------------------------------------------------------------------
                         required time                          8.429    
                         arrival time                          -3.142    
  -------------------------------------------------------------------
                         slack                                  5.287    

Slack (MET) :             5.386ns  (required time - arrival time)
  Source:                 RGB_Core1/deltacount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB_Core1/valcount_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.809ns  (logic 0.766ns (20.111%)  route 3.043ns (79.889%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.303ns = ( 8.697 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.694ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  inst_clk/inst/clkout1_buf/O
                         net (fo=197, routed)         1.799    -0.694    RGB_Core1/GCLK
    SLICE_X6Y117         FDRE                                         r  RGB_Core1/deltacount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y117         FDRE (Prop_fdre_C_Q)         0.518    -0.176 f  RGB_Core1/deltacount_reg[1]/Q
                         net (fo=2, routed)           1.269     1.093    RGB_Core1/deltacount_reg[1]
    SLICE_X7Y118         LUT4 (Prop_lut4_I0_O)        0.124     1.217 f  RGB_Core1/valcount[8]_i_5/O
                         net (fo=2, routed)           1.001     2.218    RGB_Core1/valcount[8]_i_5_n_0
    SLICE_X4Y119         LUT6 (Prop_lut6_I1_O)        0.124     2.342 r  RGB_Core1/valcount[8]_i_1/O
                         net (fo=9, routed)           0.773     3.115    RGB_Core1/valcount
    SLICE_X2Y118         FDRE                                         r  RGB_Core1/valcount_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  inst_clk/inst/clkout1_buf/O
                         net (fo=197, routed)         1.673     8.697    RGB_Core1/GCLK
    SLICE_X2Y118         FDRE                                         r  RGB_Core1/valcount_reg[0]/C
                         clock pessimism              0.570     9.267    
                         clock uncertainty           -0.242     9.025    
    SLICE_X2Y118         FDRE (Setup_fdre_C_R)       -0.524     8.501    RGB_Core1/valcount_reg[0]
  -------------------------------------------------------------------
                         required time                          8.501    
                         arrival time                          -3.115    
  -------------------------------------------------------------------
                         slack                                  5.386    

Slack (MET) :             5.386ns  (required time - arrival time)
  Source:                 RGB_Core1/deltacount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB_Core1/valcount_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.809ns  (logic 0.766ns (20.111%)  route 3.043ns (79.889%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.303ns = ( 8.697 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.694ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  inst_clk/inst/clkout1_buf/O
                         net (fo=197, routed)         1.799    -0.694    RGB_Core1/GCLK
    SLICE_X6Y117         FDRE                                         r  RGB_Core1/deltacount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y117         FDRE (Prop_fdre_C_Q)         0.518    -0.176 f  RGB_Core1/deltacount_reg[1]/Q
                         net (fo=2, routed)           1.269     1.093    RGB_Core1/deltacount_reg[1]
    SLICE_X7Y118         LUT4 (Prop_lut4_I0_O)        0.124     1.217 f  RGB_Core1/valcount[8]_i_5/O
                         net (fo=2, routed)           1.001     2.218    RGB_Core1/valcount[8]_i_5_n_0
    SLICE_X4Y119         LUT6 (Prop_lut6_I1_O)        0.124     2.342 r  RGB_Core1/valcount[8]_i_1/O
                         net (fo=9, routed)           0.773     3.115    RGB_Core1/valcount
    SLICE_X2Y118         FDRE                                         r  RGB_Core1/valcount_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  inst_clk/inst/clkout1_buf/O
                         net (fo=197, routed)         1.673     8.697    RGB_Core1/GCLK
    SLICE_X2Y118         FDRE                                         r  RGB_Core1/valcount_reg[1]/C
                         clock pessimism              0.570     9.267    
                         clock uncertainty           -0.242     9.025    
    SLICE_X2Y118         FDRE (Setup_fdre_C_R)       -0.524     8.501    RGB_Core1/valcount_reg[1]
  -------------------------------------------------------------------
                         required time                          8.501    
                         arrival time                          -3.115    
  -------------------------------------------------------------------
                         slack                                  5.386    

Slack (MET) :             5.386ns  (required time - arrival time)
  Source:                 RGB_Core1/deltacount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB_Core1/valcount_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.809ns  (logic 0.766ns (20.111%)  route 3.043ns (79.889%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.303ns = ( 8.697 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.694ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  inst_clk/inst/clkout1_buf/O
                         net (fo=197, routed)         1.799    -0.694    RGB_Core1/GCLK
    SLICE_X6Y117         FDRE                                         r  RGB_Core1/deltacount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y117         FDRE (Prop_fdre_C_Q)         0.518    -0.176 f  RGB_Core1/deltacount_reg[1]/Q
                         net (fo=2, routed)           1.269     1.093    RGB_Core1/deltacount_reg[1]
    SLICE_X7Y118         LUT4 (Prop_lut4_I0_O)        0.124     1.217 f  RGB_Core1/valcount[8]_i_5/O
                         net (fo=2, routed)           1.001     2.218    RGB_Core1/valcount[8]_i_5_n_0
    SLICE_X4Y119         LUT6 (Prop_lut6_I1_O)        0.124     2.342 r  RGB_Core1/valcount[8]_i_1/O
                         net (fo=9, routed)           0.773     3.115    RGB_Core1/valcount
    SLICE_X2Y118         FDRE                                         r  RGB_Core1/valcount_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  inst_clk/inst/clkout1_buf/O
                         net (fo=197, routed)         1.673     8.697    RGB_Core1/GCLK
    SLICE_X2Y118         FDRE                                         r  RGB_Core1/valcount_reg[5]/C
                         clock pessimism              0.570     9.267    
                         clock uncertainty           -0.242     9.025    
    SLICE_X2Y118         FDRE (Setup_fdre_C_R)       -0.524     8.501    RGB_Core1/valcount_reg[5]
  -------------------------------------------------------------------
                         required time                          8.501    
                         arrival time                          -3.115    
  -------------------------------------------------------------------
                         slack                                  5.386    

Slack (MET) :             5.426ns  (required time - arrival time)
  Source:                 RGB_Core1/deltacount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB_Core1/valcount_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.863ns  (logic 0.766ns (19.831%)  route 3.097ns (80.169%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.304ns = ( 8.696 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.694ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  inst_clk/inst/clkout1_buf/O
                         net (fo=197, routed)         1.799    -0.694    RGB_Core1/GCLK
    SLICE_X6Y117         FDRE                                         r  RGB_Core1/deltacount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y117         FDRE (Prop_fdre_C_Q)         0.518    -0.176 f  RGB_Core1/deltacount_reg[1]/Q
                         net (fo=2, routed)           1.269     1.093    RGB_Core1/deltacount_reg[1]
    SLICE_X7Y118         LUT4 (Prop_lut4_I0_O)        0.124     1.217 f  RGB_Core1/valcount[8]_i_5/O
                         net (fo=2, routed)           1.001     2.218    RGB_Core1/valcount[8]_i_5_n_0
    SLICE_X4Y119         LUT6 (Prop_lut6_I1_O)        0.124     2.342 r  RGB_Core1/valcount[8]_i_1/O
                         net (fo=9, routed)           0.827     3.169    RGB_Core1/valcount
    SLICE_X3Y119         FDRE                                         r  RGB_Core1/valcount_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  inst_clk/inst/clkout1_buf/O
                         net (fo=197, routed)         1.672     8.696    RGB_Core1/GCLK
    SLICE_X3Y119         FDRE                                         r  RGB_Core1/valcount_reg[6]/C
                         clock pessimism              0.570     9.266    
                         clock uncertainty           -0.242     9.024    
    SLICE_X3Y119         FDRE (Setup_fdre_C_R)       -0.429     8.595    RGB_Core1/valcount_reg[6]
  -------------------------------------------------------------------
                         required time                          8.595    
                         arrival time                          -3.169    
  -------------------------------------------------------------------
                         slack                                  5.426    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 RGB_Core1/valcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB_Core1/valcount_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.207ns (52.193%)  route 0.190ns (47.807%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.730ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  inst_clk/inst/clkout1_buf/O
                         net (fo=197, routed)         0.668    -0.495    RGB_Core1/GCLK
    SLICE_X2Y118         FDRE                                         r  RGB_Core1/valcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y118         FDRE (Prop_fdre_C_Q)         0.164    -0.331 r  RGB_Core1/valcount_reg[0]/Q
                         net (fo=13, routed)          0.190    -0.142    RGB_Core1/valcount_reg_n_0_[0]
    SLICE_X2Y118         LUT2 (Prop_lut2_I1_O)        0.043    -0.099 r  RGB_Core1/valcount[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.099    RGB_Core1/plusOp[1]
    SLICE_X2Y118         FDRE                                         r  RGB_Core1/valcount_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  inst_clk/inst/clkout1_buf/O
                         net (fo=197, routed)         0.941    -0.730    RGB_Core1/GCLK
    SLICE_X2Y118         FDRE                                         r  RGB_Core1/valcount_reg[1]/C
                         clock pessimism              0.234    -0.495    
    SLICE_X2Y118         FDRE (Hold_fdre_C_D)         0.131    -0.364    RGB_Core1/valcount_reg[1]
  -------------------------------------------------------------------
                         required time                          0.364    
                         arrival time                          -0.099    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 RGB_Core1/valcount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB_Core1/valcount_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.212ns (53.747%)  route 0.182ns (46.253%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  inst_clk/inst/clkout1_buf/O
                         net (fo=197, routed)         0.668    -0.495    RGB_Core1/GCLK
    SLICE_X2Y118         FDRE                                         r  RGB_Core1/valcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y118         FDRE (Prop_fdre_C_Q)         0.164    -0.331 r  RGB_Core1/valcount_reg[5]/Q
                         net (fo=11, routed)          0.182    -0.149    RGB_Core1/p_5_in
    SLICE_X3Y119         LUT5 (Prop_lut5_I1_O)        0.048    -0.101 r  RGB_Core1/valcount[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.101    RGB_Core1/plusOp[7]
    SLICE_X3Y119         FDRE                                         r  RGB_Core1/valcount_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  inst_clk/inst/clkout1_buf/O
                         net (fo=197, routed)         0.940    -0.731    RGB_Core1/GCLK
    SLICE_X3Y119         FDRE                                         r  RGB_Core1/valcount_reg[7]/C
                         clock pessimism              0.248    -0.482    
    SLICE_X3Y119         FDRE (Hold_fdre_C_D)         0.107    -0.375    RGB_Core1/valcount_reg[7]
  -------------------------------------------------------------------
                         required time                          0.375    
                         arrival time                          -0.101    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 sendStr_reg[17][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sendStr_reg[17][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.759%)  route 0.180ns (49.241%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.581ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  inst_clk/inst/clkout1_buf/O
                         net (fo=197, routed)         0.583    -0.581    clk100
    SLICE_X1Y77          FDRE                                         r  sendStr_reg[17][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y77          FDRE (Prop_fdre_C_Q)         0.141    -0.440 r  sendStr_reg[17][0]/Q
                         net (fo=15, routed)          0.180    -0.259    sendStr_reg_n_0_[17][0]
    SLICE_X1Y77          LUT4 (Prop_lut4_I3_O)        0.045    -0.214 r  sendStr[17][0]_i_2/O
                         net (fo=1, routed)           0.000    -0.214    sendStr[17][0]_i_2_n_0
    SLICE_X1Y77          FDRE                                         r  sendStr_reg[17][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  inst_clk/inst/clkout1_buf/O
                         net (fo=197, routed)         0.850    -0.820    clk100
    SLICE_X1Y77          FDRE                                         r  sendStr_reg[17][0]/C
                         clock pessimism              0.239    -0.581    
    SLICE_X1Y77          FDRE (Hold_fdre_C_D)         0.091    -0.490    sendStr_reg[17][0]
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.214    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 RGB_Core1/valcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB_Core1/valcount_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.209ns (52.433%)  route 0.190ns (47.567%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.730ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  inst_clk/inst/clkout1_buf/O
                         net (fo=197, routed)         0.668    -0.495    RGB_Core1/GCLK
    SLICE_X2Y118         FDRE                                         r  RGB_Core1/valcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y118         FDRE (Prop_fdre_C_Q)         0.164    -0.331 f  RGB_Core1/valcount_reg[0]/Q
                         net (fo=13, routed)          0.190    -0.142    RGB_Core1/valcount_reg_n_0_[0]
    SLICE_X2Y118         LUT1 (Prop_lut1_I0_O)        0.045    -0.097 r  RGB_Core1/valcount[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.097    RGB_Core1/decVal[0]
    SLICE_X2Y118         FDRE                                         r  RGB_Core1/valcount_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  inst_clk/inst/clkout1_buf/O
                         net (fo=197, routed)         0.941    -0.730    RGB_Core1/GCLK
    SLICE_X2Y118         FDRE                                         r  RGB_Core1/valcount_reg[0]/C
                         clock pessimism              0.234    -0.495    
    SLICE_X2Y118         FDRE (Hold_fdre_C_D)         0.120    -0.375    RGB_Core1/valcount_reg[0]
  -------------------------------------------------------------------
                         required time                          0.375    
                         arrival time                          -0.097    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 strIndex_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uartData_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.209ns (53.985%)  route 0.178ns (46.015%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.581ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  inst_clk/inst/clkout1_buf/O
                         net (fo=197, routed)         0.583    -0.581    clk100
    SLICE_X2Y77          FDRE                                         r  strIndex_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y77          FDRE (Prop_fdre_C_Q)         0.164    -0.417 r  strIndex_reg[3]/Q
                         net (fo=17, routed)          0.178    -0.239    strIndex_reg[3]
    SLICE_X3Y77          LUT5 (Prop_lut5_I4_O)        0.045    -0.194 r  uartData[6]_i_2/O
                         net (fo=1, routed)           0.000    -0.194    sendStr[0][6]
    SLICE_X3Y77          FDRE                                         r  uartData_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  inst_clk/inst/clkout1_buf/O
                         net (fo=197, routed)         0.850    -0.820    clk100
    SLICE_X3Y77          FDRE                                         r  uartData_reg[6]/C
                         clock pessimism              0.252    -0.568    
    SLICE_X3Y77          FDRE (Hold_fdre_C_D)         0.091    -0.477    uartData_reg[6]
  -------------------------------------------------------------------
                         required time                          0.477    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 sendStr_reg[18][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sendStr_reg[18][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.230ns (58.756%)  route 0.161ns (41.244%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.581ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  inst_clk/inst/clkout1_buf/O
                         net (fo=197, routed)         0.583    -0.581    clk100
    SLICE_X1Y77          FDRE                                         r  sendStr_reg[18][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y77          FDRE (Prop_fdre_C_Q)         0.128    -0.453 r  sendStr_reg[18][5]/Q
                         net (fo=3, routed)           0.161    -0.291    sendStr_reg_n_0_[18][5]
    SLICE_X1Y77          LUT4 (Prop_lut4_I3_O)        0.102    -0.189 r  sendStr[18][5]_i_1/O
                         net (fo=1, routed)           0.000    -0.189    sendStr[18][5]_i_1_n_0
    SLICE_X1Y77          FDRE                                         r  sendStr_reg[18][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  inst_clk/inst/clkout1_buf/O
                         net (fo=197, routed)         0.850    -0.820    clk100
    SLICE_X1Y77          FDRE                                         r  sendStr_reg[18][5]/C
                         clock pessimism              0.239    -0.581    
    SLICE_X1Y77          FDRE (Hold_fdre_C_D)         0.107    -0.474    sendStr_reg[18][5]
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 RGB_Core1/valcount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB_Core1/valcount_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.209ns (53.392%)  route 0.182ns (46.608%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  inst_clk/inst/clkout1_buf/O
                         net (fo=197, routed)         0.668    -0.495    RGB_Core1/GCLK
    SLICE_X2Y118         FDRE                                         r  RGB_Core1/valcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y118         FDRE (Prop_fdre_C_Q)         0.164    -0.331 r  RGB_Core1/valcount_reg[5]/Q
                         net (fo=11, routed)          0.182    -0.149    RGB_Core1/p_5_in
    SLICE_X3Y119         LUT4 (Prop_lut4_I0_O)        0.045    -0.104 r  RGB_Core1/valcount[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.104    RGB_Core1/plusOp[6]
    SLICE_X3Y119         FDRE                                         r  RGB_Core1/valcount_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  inst_clk/inst/clkout1_buf/O
                         net (fo=197, routed)         0.940    -0.731    RGB_Core1/GCLK
    SLICE_X3Y119         FDRE                                         r  RGB_Core1/valcount_reg[6]/C
                         clock pessimism              0.248    -0.482    
    SLICE_X3Y119         FDRE (Hold_fdre_C_D)         0.091    -0.391    RGB_Core1/valcount_reg[6]
  -------------------------------------------------------------------
                         required time                          0.391    
                         arrival time                          -0.104    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 Inst_UART_TX_CTRL/txState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_UART_TX_CTRL/txState_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.209ns (51.154%)  route 0.200ns (48.846%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  inst_clk/inst/clkout1_buf/O
                         net (fo=197, routed)         0.556    -0.608    Inst_UART_TX_CTRL/CLK
    SLICE_X10Y80         FDRE                                         r  Inst_UART_TX_CTRL/txState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y80         FDRE (Prop_fdre_C_Q)         0.164    -0.444 r  Inst_UART_TX_CTRL/txState_reg[1]/Q
                         net (fo=6, routed)           0.200    -0.244    Inst_UART_TX_CTRL/txState_reg_n_0_[1]
    SLICE_X10Y80         LUT3 (Prop_lut3_I1_O)        0.045    -0.199 r  Inst_UART_TX_CTRL/txState[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.199    Inst_UART_TX_CTRL/txState[1]_i_1_n_0
    SLICE_X10Y80         FDRE                                         r  Inst_UART_TX_CTRL/txState_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  inst_clk/inst/clkout1_buf/O
                         net (fo=197, routed)         0.823    -0.847    Inst_UART_TX_CTRL/CLK
    SLICE_X10Y80         FDRE                                         r  Inst_UART_TX_CTRL/txState_reg[1]/C
                         clock pessimism              0.239    -0.608    
    SLICE_X10Y80         FDRE (Hold_fdre_C_D)         0.120    -0.488    Inst_UART_TX_CTRL/txState_reg[1]
  -------------------------------------------------------------------
                         required time                          0.488    
                         arrival time                          -0.199    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 RGB_Core1/valcount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB_Core1/valcount_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.227ns (52.984%)  route 0.201ns (47.016%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.730ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  inst_clk/inst/clkout1_buf/O
                         net (fo=197, routed)         0.668    -0.495    RGB_Core1/GCLK
    SLICE_X3Y118         FDRE                                         r  RGB_Core1/valcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y118         FDRE (Prop_fdre_C_Q)         0.128    -0.367 r  RGB_Core1/valcount_reg[3]/Q
                         net (fo=11, routed)          0.201    -0.166    RGB_Core1/p_3_in
    SLICE_X2Y118         LUT6 (Prop_lut6_I2_O)        0.099    -0.067 r  RGB_Core1/valcount[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.067    RGB_Core1/plusOp[5]
    SLICE_X2Y118         FDRE                                         r  RGB_Core1/valcount_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  inst_clk/inst/clkout1_buf/O
                         net (fo=197, routed)         0.941    -0.730    RGB_Core1/GCLK
    SLICE_X2Y118         FDRE                                         r  RGB_Core1/valcount_reg[5]/C
                         clock pessimism              0.247    -0.482    
    SLICE_X2Y118         FDRE (Hold_fdre_C_D)         0.121    -0.361    RGB_Core1/valcount_reg[5]
  -------------------------------------------------------------------
                         required time                          0.361    
                         arrival time                          -0.067    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 RGB_Core1/windowcount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB_Core1/windowcount_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.209ns (49.800%)  route 0.211ns (50.200%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  inst_clk/inst/clkout1_buf/O
                         net (fo=197, routed)         0.666    -0.497    RGB_Core1/GCLK
    SLICE_X2Y120         FDRE                                         r  RGB_Core1/windowcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y120         FDRE (Prop_fdre_C_Q)         0.164    -0.333 r  RGB_Core1/windowcount_reg[5]/Q
                         net (fo=8, routed)           0.211    -0.123    RGB_Core1/windowcount_reg__0[5]
    SLICE_X2Y120         LUT6 (Prop_lut6_I0_O)        0.045    -0.078 r  RGB_Core1/windowcount[5]_i_2/O
                         net (fo=1, routed)           0.000    -0.078    RGB_Core1/plusOp__0[5]
    SLICE_X2Y120         FDRE                                         r  RGB_Core1/windowcount_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  inst_clk/inst/clkout1_buf/O
                         net (fo=197, routed)         0.939    -0.732    RGB_Core1/GCLK
    SLICE_X2Y120         FDRE                                         r  RGB_Core1/windowcount_reg[5]/C
                         clock pessimism              0.234    -0.497    
    SLICE_X2Y120         FDRE (Hold_fdre_C_D)         0.120    -0.377    RGB_Core1/windowcount_reg[5]
  -------------------------------------------------------------------
                         required time                          0.377    
                         arrival time                          -0.078    
  -------------------------------------------------------------------
                         slack                                  0.300    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { inst_clk/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0    inst_clk/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  inst_clk/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X7Y76      Inst_UART_TX_CTRL/bitIndex_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X7Y78      Inst_UART_TX_CTRL/bitIndex_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X7Y78      Inst_UART_TX_CTRL/bitIndex_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X7Y79      Inst_UART_TX_CTRL/bitIndex_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X7Y79      Inst_UART_TX_CTRL/bitIndex_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X7Y79      Inst_UART_TX_CTRL/bitIndex_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X7Y79      Inst_UART_TX_CTRL/bitIndex_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X7Y80      Inst_UART_TX_CTRL/bitIndex_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  inst_clk/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y82     Inst_UART_TX_CTRL/bitTmr_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y82     Inst_UART_TX_CTRL/bitTmr_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y81     Inst_UART_TX_CTRL/bitTmr_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y82     Inst_UART_TX_CTRL/bitTmr_reg[9]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y84      Inst_btn_debounce/sig_cntrs_ary_reg[0][4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y84      Inst_btn_debounce/sig_cntrs_ary_reg[0][5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y84      Inst_btn_debounce/sig_cntrs_ary_reg[0][6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y84      Inst_btn_debounce/sig_cntrs_ary_reg[0][7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y82      reset_cntr_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y82      reset_cntr_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y78      Inst_UART_TX_CTRL/bitIndex_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y78      Inst_UART_TX_CTRL/bitIndex_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y79      Inst_UART_TX_CTRL/bitIndex_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y79      Inst_UART_TX_CTRL/bitIndex_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y79      Inst_UART_TX_CTRL/bitIndex_reg[14]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y79      Inst_UART_TX_CTRL/bitIndex_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y83      Inst_UART_TX_CTRL/bitIndex_reg[28]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y83      Inst_UART_TX_CTRL/bitIndex_reg[29]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y83      Inst_UART_TX_CTRL/bitIndex_reg[30]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y78      Inst_UART_TX_CTRL/bitIndex_reg[9]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { inst_clk/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         83.333      81.178     BUFGCTRL_X0Y1    inst_clk/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  inst_clk/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  inst_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       83.333      16.667     MMCME2_ADV_X0Y0  inst_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       83.333      130.027    MMCME2_ADV_X0Y0  inst_clk/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.670ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 41.660 }
Period(ns):         83.330
Sources:            { CLK }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         83.330      82.081     MMCME2_ADV_X0Y0  inst_clk/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       83.330      16.670     MMCME2_ADV_X0Y0  inst_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.670      31.670     MMCME2_ADV_X0Y0  inst_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.670      31.670     MMCME2_ADV_X0Y0  inst_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.660      31.660     MMCME2_ADV_X0Y0  inst_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.660      31.660     MMCME2_ADV_X0Y0  inst_clk/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        5.167ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.266ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.167ns  (required time - arrival time)
  Source:                 reset_cntr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_cntr_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.156ns  (logic 0.828ns (19.921%)  route 3.328ns (80.079%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.473ns = ( 8.526 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  inst_clk/inst/clkout1_buf/O
                         net (fo=197, routed)         1.617    -0.876    clk100
    SLICE_X3Y82          FDRE                                         r  reset_cntr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y82          FDRE (Prop_fdre_C_Q)         0.456    -0.420 r  reset_cntr_reg[11]/Q
                         net (fo=2, routed)           1.141     0.721    reset_cntr_reg[11]
    SLICE_X1Y82          LUT4 (Prop_lut4_I0_O)        0.124     0.845 r  reset_cntr[0]_i_6/O
                         net (fo=1, routed)           0.797     1.642    reset_cntr[0]_i_6_n_0
    SLICE_X1Y81          LUT5 (Prop_lut5_I1_O)        0.124     1.766 r  reset_cntr[0]_i_3/O
                         net (fo=2, routed)           0.453     2.219    reset_cntr[0]_i_3_n_0
    SLICE_X3Y79          LUT3 (Prop_lut3_I0_O)        0.124     2.343 r  reset_cntr[0]_i_1/O
                         net (fo=18, routed)          0.937     3.280    reset_cntr0
    SLICE_X3Y84          FDRE                                         r  reset_cntr_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  inst_clk/inst/clkout1_buf/O
                         net (fo=197, routed)         1.503     8.526    clk100
    SLICE_X3Y84          FDRE                                         r  reset_cntr_reg[16]/C
                         clock pessimism              0.575     9.101    
                         clock uncertainty           -0.226     8.876    
    SLICE_X3Y84          FDRE (Setup_fdre_C_R)       -0.429     8.447    reset_cntr_reg[16]
  -------------------------------------------------------------------
                         required time                          8.447    
                         arrival time                          -3.280    
  -------------------------------------------------------------------
                         slack                                  5.167    

Slack (MET) :             5.167ns  (required time - arrival time)
  Source:                 reset_cntr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_cntr_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.156ns  (logic 0.828ns (19.921%)  route 3.328ns (80.079%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.473ns = ( 8.526 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  inst_clk/inst/clkout1_buf/O
                         net (fo=197, routed)         1.617    -0.876    clk100
    SLICE_X3Y82          FDRE                                         r  reset_cntr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y82          FDRE (Prop_fdre_C_Q)         0.456    -0.420 r  reset_cntr_reg[11]/Q
                         net (fo=2, routed)           1.141     0.721    reset_cntr_reg[11]
    SLICE_X1Y82          LUT4 (Prop_lut4_I0_O)        0.124     0.845 r  reset_cntr[0]_i_6/O
                         net (fo=1, routed)           0.797     1.642    reset_cntr[0]_i_6_n_0
    SLICE_X1Y81          LUT5 (Prop_lut5_I1_O)        0.124     1.766 r  reset_cntr[0]_i_3/O
                         net (fo=2, routed)           0.453     2.219    reset_cntr[0]_i_3_n_0
    SLICE_X3Y79          LUT3 (Prop_lut3_I0_O)        0.124     2.343 r  reset_cntr[0]_i_1/O
                         net (fo=18, routed)          0.937     3.280    reset_cntr0
    SLICE_X3Y84          FDRE                                         r  reset_cntr_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  inst_clk/inst/clkout1_buf/O
                         net (fo=197, routed)         1.503     8.526    clk100
    SLICE_X3Y84          FDRE                                         r  reset_cntr_reg[17]/C
                         clock pessimism              0.575     9.101    
                         clock uncertainty           -0.226     8.876    
    SLICE_X3Y84          FDRE (Setup_fdre_C_R)       -0.429     8.447    reset_cntr_reg[17]
  -------------------------------------------------------------------
                         required time                          8.447    
                         arrival time                          -3.280    
  -------------------------------------------------------------------
                         slack                                  5.167    

Slack (MET) :             5.304ns  (required time - arrival time)
  Source:                 reset_cntr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_cntr_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.018ns  (logic 0.828ns (20.607%)  route 3.190ns (79.393%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.474ns = ( 8.525 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  inst_clk/inst/clkout1_buf/O
                         net (fo=197, routed)         1.617    -0.876    clk100
    SLICE_X3Y82          FDRE                                         r  reset_cntr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y82          FDRE (Prop_fdre_C_Q)         0.456    -0.420 r  reset_cntr_reg[11]/Q
                         net (fo=2, routed)           1.141     0.721    reset_cntr_reg[11]
    SLICE_X1Y82          LUT4 (Prop_lut4_I0_O)        0.124     0.845 r  reset_cntr[0]_i_6/O
                         net (fo=1, routed)           0.797     1.642    reset_cntr[0]_i_6_n_0
    SLICE_X1Y81          LUT5 (Prop_lut5_I1_O)        0.124     1.766 r  reset_cntr[0]_i_3/O
                         net (fo=2, routed)           0.453     2.219    reset_cntr[0]_i_3_n_0
    SLICE_X3Y79          LUT3 (Prop_lut3_I0_O)        0.124     2.343 r  reset_cntr[0]_i_1/O
                         net (fo=18, routed)          0.799     3.142    reset_cntr0
    SLICE_X3Y83          FDRE                                         r  reset_cntr_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  inst_clk/inst/clkout1_buf/O
                         net (fo=197, routed)         1.502     8.525    clk100
    SLICE_X3Y83          FDRE                                         r  reset_cntr_reg[12]/C
                         clock pessimism              0.575     9.100    
                         clock uncertainty           -0.226     8.875    
    SLICE_X3Y83          FDRE (Setup_fdre_C_R)       -0.429     8.446    reset_cntr_reg[12]
  -------------------------------------------------------------------
                         required time                          8.446    
                         arrival time                          -3.142    
  -------------------------------------------------------------------
                         slack                                  5.304    

Slack (MET) :             5.304ns  (required time - arrival time)
  Source:                 reset_cntr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_cntr_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.018ns  (logic 0.828ns (20.607%)  route 3.190ns (79.393%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.474ns = ( 8.525 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  inst_clk/inst/clkout1_buf/O
                         net (fo=197, routed)         1.617    -0.876    clk100
    SLICE_X3Y82          FDRE                                         r  reset_cntr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y82          FDRE (Prop_fdre_C_Q)         0.456    -0.420 r  reset_cntr_reg[11]/Q
                         net (fo=2, routed)           1.141     0.721    reset_cntr_reg[11]
    SLICE_X1Y82          LUT4 (Prop_lut4_I0_O)        0.124     0.845 r  reset_cntr[0]_i_6/O
                         net (fo=1, routed)           0.797     1.642    reset_cntr[0]_i_6_n_0
    SLICE_X1Y81          LUT5 (Prop_lut5_I1_O)        0.124     1.766 r  reset_cntr[0]_i_3/O
                         net (fo=2, routed)           0.453     2.219    reset_cntr[0]_i_3_n_0
    SLICE_X3Y79          LUT3 (Prop_lut3_I0_O)        0.124     2.343 r  reset_cntr[0]_i_1/O
                         net (fo=18, routed)          0.799     3.142    reset_cntr0
    SLICE_X3Y83          FDRE                                         r  reset_cntr_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  inst_clk/inst/clkout1_buf/O
                         net (fo=197, routed)         1.502     8.525    clk100
    SLICE_X3Y83          FDRE                                         r  reset_cntr_reg[13]/C
                         clock pessimism              0.575     9.100    
                         clock uncertainty           -0.226     8.875    
    SLICE_X3Y83          FDRE (Setup_fdre_C_R)       -0.429     8.446    reset_cntr_reg[13]
  -------------------------------------------------------------------
                         required time                          8.446    
                         arrival time                          -3.142    
  -------------------------------------------------------------------
                         slack                                  5.304    

Slack (MET) :             5.304ns  (required time - arrival time)
  Source:                 reset_cntr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_cntr_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.018ns  (logic 0.828ns (20.607%)  route 3.190ns (79.393%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.474ns = ( 8.525 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  inst_clk/inst/clkout1_buf/O
                         net (fo=197, routed)         1.617    -0.876    clk100
    SLICE_X3Y82          FDRE                                         r  reset_cntr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y82          FDRE (Prop_fdre_C_Q)         0.456    -0.420 r  reset_cntr_reg[11]/Q
                         net (fo=2, routed)           1.141     0.721    reset_cntr_reg[11]
    SLICE_X1Y82          LUT4 (Prop_lut4_I0_O)        0.124     0.845 r  reset_cntr[0]_i_6/O
                         net (fo=1, routed)           0.797     1.642    reset_cntr[0]_i_6_n_0
    SLICE_X1Y81          LUT5 (Prop_lut5_I1_O)        0.124     1.766 r  reset_cntr[0]_i_3/O
                         net (fo=2, routed)           0.453     2.219    reset_cntr[0]_i_3_n_0
    SLICE_X3Y79          LUT3 (Prop_lut3_I0_O)        0.124     2.343 r  reset_cntr[0]_i_1/O
                         net (fo=18, routed)          0.799     3.142    reset_cntr0
    SLICE_X3Y83          FDRE                                         r  reset_cntr_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  inst_clk/inst/clkout1_buf/O
                         net (fo=197, routed)         1.502     8.525    clk100
    SLICE_X3Y83          FDRE                                         r  reset_cntr_reg[14]/C
                         clock pessimism              0.575     9.100    
                         clock uncertainty           -0.226     8.875    
    SLICE_X3Y83          FDRE (Setup_fdre_C_R)       -0.429     8.446    reset_cntr_reg[14]
  -------------------------------------------------------------------
                         required time                          8.446    
                         arrival time                          -3.142    
  -------------------------------------------------------------------
                         slack                                  5.304    

Slack (MET) :             5.304ns  (required time - arrival time)
  Source:                 reset_cntr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_cntr_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.018ns  (logic 0.828ns (20.607%)  route 3.190ns (79.393%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.474ns = ( 8.525 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  inst_clk/inst/clkout1_buf/O
                         net (fo=197, routed)         1.617    -0.876    clk100
    SLICE_X3Y82          FDRE                                         r  reset_cntr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y82          FDRE (Prop_fdre_C_Q)         0.456    -0.420 r  reset_cntr_reg[11]/Q
                         net (fo=2, routed)           1.141     0.721    reset_cntr_reg[11]
    SLICE_X1Y82          LUT4 (Prop_lut4_I0_O)        0.124     0.845 r  reset_cntr[0]_i_6/O
                         net (fo=1, routed)           0.797     1.642    reset_cntr[0]_i_6_n_0
    SLICE_X1Y81          LUT5 (Prop_lut5_I1_O)        0.124     1.766 r  reset_cntr[0]_i_3/O
                         net (fo=2, routed)           0.453     2.219    reset_cntr[0]_i_3_n_0
    SLICE_X3Y79          LUT3 (Prop_lut3_I0_O)        0.124     2.343 r  reset_cntr[0]_i_1/O
                         net (fo=18, routed)          0.799     3.142    reset_cntr0
    SLICE_X3Y83          FDRE                                         r  reset_cntr_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  inst_clk/inst/clkout1_buf/O
                         net (fo=197, routed)         1.502     8.525    clk100
    SLICE_X3Y83          FDRE                                         r  reset_cntr_reg[15]/C
                         clock pessimism              0.575     9.100    
                         clock uncertainty           -0.226     8.875    
    SLICE_X3Y83          FDRE (Setup_fdre_C_R)       -0.429     8.446    reset_cntr_reg[15]
  -------------------------------------------------------------------
                         required time                          8.446    
                         arrival time                          -3.142    
  -------------------------------------------------------------------
                         slack                                  5.304    

Slack (MET) :             5.402ns  (required time - arrival time)
  Source:                 RGB_Core1/deltacount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB_Core1/valcount_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.809ns  (logic 0.766ns (20.111%)  route 3.043ns (79.889%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.303ns = ( 8.697 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.694ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  inst_clk/inst/clkout1_buf/O
                         net (fo=197, routed)         1.799    -0.694    RGB_Core1/GCLK
    SLICE_X6Y117         FDRE                                         r  RGB_Core1/deltacount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y117         FDRE (Prop_fdre_C_Q)         0.518    -0.176 f  RGB_Core1/deltacount_reg[1]/Q
                         net (fo=2, routed)           1.269     1.093    RGB_Core1/deltacount_reg[1]
    SLICE_X7Y118         LUT4 (Prop_lut4_I0_O)        0.124     1.217 f  RGB_Core1/valcount[8]_i_5/O
                         net (fo=2, routed)           1.001     2.218    RGB_Core1/valcount[8]_i_5_n_0
    SLICE_X4Y119         LUT6 (Prop_lut6_I1_O)        0.124     2.342 r  RGB_Core1/valcount[8]_i_1/O
                         net (fo=9, routed)           0.773     3.115    RGB_Core1/valcount
    SLICE_X2Y118         FDRE                                         r  RGB_Core1/valcount_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  inst_clk/inst/clkout1_buf/O
                         net (fo=197, routed)         1.673     8.697    RGB_Core1/GCLK
    SLICE_X2Y118         FDRE                                         r  RGB_Core1/valcount_reg[0]/C
                         clock pessimism              0.570     9.267    
                         clock uncertainty           -0.226     9.041    
    SLICE_X2Y118         FDRE (Setup_fdre_C_R)       -0.524     8.517    RGB_Core1/valcount_reg[0]
  -------------------------------------------------------------------
                         required time                          8.517    
                         arrival time                          -3.115    
  -------------------------------------------------------------------
                         slack                                  5.402    

Slack (MET) :             5.402ns  (required time - arrival time)
  Source:                 RGB_Core1/deltacount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB_Core1/valcount_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.809ns  (logic 0.766ns (20.111%)  route 3.043ns (79.889%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.303ns = ( 8.697 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.694ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  inst_clk/inst/clkout1_buf/O
                         net (fo=197, routed)         1.799    -0.694    RGB_Core1/GCLK
    SLICE_X6Y117         FDRE                                         r  RGB_Core1/deltacount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y117         FDRE (Prop_fdre_C_Q)         0.518    -0.176 f  RGB_Core1/deltacount_reg[1]/Q
                         net (fo=2, routed)           1.269     1.093    RGB_Core1/deltacount_reg[1]
    SLICE_X7Y118         LUT4 (Prop_lut4_I0_O)        0.124     1.217 f  RGB_Core1/valcount[8]_i_5/O
                         net (fo=2, routed)           1.001     2.218    RGB_Core1/valcount[8]_i_5_n_0
    SLICE_X4Y119         LUT6 (Prop_lut6_I1_O)        0.124     2.342 r  RGB_Core1/valcount[8]_i_1/O
                         net (fo=9, routed)           0.773     3.115    RGB_Core1/valcount
    SLICE_X2Y118         FDRE                                         r  RGB_Core1/valcount_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  inst_clk/inst/clkout1_buf/O
                         net (fo=197, routed)         1.673     8.697    RGB_Core1/GCLK
    SLICE_X2Y118         FDRE                                         r  RGB_Core1/valcount_reg[1]/C
                         clock pessimism              0.570     9.267    
                         clock uncertainty           -0.226     9.041    
    SLICE_X2Y118         FDRE (Setup_fdre_C_R)       -0.524     8.517    RGB_Core1/valcount_reg[1]
  -------------------------------------------------------------------
                         required time                          8.517    
                         arrival time                          -3.115    
  -------------------------------------------------------------------
                         slack                                  5.402    

Slack (MET) :             5.402ns  (required time - arrival time)
  Source:                 RGB_Core1/deltacount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB_Core1/valcount_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.809ns  (logic 0.766ns (20.111%)  route 3.043ns (79.889%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.303ns = ( 8.697 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.694ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  inst_clk/inst/clkout1_buf/O
                         net (fo=197, routed)         1.799    -0.694    RGB_Core1/GCLK
    SLICE_X6Y117         FDRE                                         r  RGB_Core1/deltacount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y117         FDRE (Prop_fdre_C_Q)         0.518    -0.176 f  RGB_Core1/deltacount_reg[1]/Q
                         net (fo=2, routed)           1.269     1.093    RGB_Core1/deltacount_reg[1]
    SLICE_X7Y118         LUT4 (Prop_lut4_I0_O)        0.124     1.217 f  RGB_Core1/valcount[8]_i_5/O
                         net (fo=2, routed)           1.001     2.218    RGB_Core1/valcount[8]_i_5_n_0
    SLICE_X4Y119         LUT6 (Prop_lut6_I1_O)        0.124     2.342 r  RGB_Core1/valcount[8]_i_1/O
                         net (fo=9, routed)           0.773     3.115    RGB_Core1/valcount
    SLICE_X2Y118         FDRE                                         r  RGB_Core1/valcount_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  inst_clk/inst/clkout1_buf/O
                         net (fo=197, routed)         1.673     8.697    RGB_Core1/GCLK
    SLICE_X2Y118         FDRE                                         r  RGB_Core1/valcount_reg[5]/C
                         clock pessimism              0.570     9.267    
                         clock uncertainty           -0.226     9.041    
    SLICE_X2Y118         FDRE (Setup_fdre_C_R)       -0.524     8.517    RGB_Core1/valcount_reg[5]
  -------------------------------------------------------------------
                         required time                          8.517    
                         arrival time                          -3.115    
  -------------------------------------------------------------------
                         slack                                  5.402    

Slack (MET) :             5.442ns  (required time - arrival time)
  Source:                 RGB_Core1/deltacount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB_Core1/valcount_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.863ns  (logic 0.766ns (19.831%)  route 3.097ns (80.169%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.304ns = ( 8.696 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.694ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  inst_clk/inst/clkout1_buf/O
                         net (fo=197, routed)         1.799    -0.694    RGB_Core1/GCLK
    SLICE_X6Y117         FDRE                                         r  RGB_Core1/deltacount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y117         FDRE (Prop_fdre_C_Q)         0.518    -0.176 f  RGB_Core1/deltacount_reg[1]/Q
                         net (fo=2, routed)           1.269     1.093    RGB_Core1/deltacount_reg[1]
    SLICE_X7Y118         LUT4 (Prop_lut4_I0_O)        0.124     1.217 f  RGB_Core1/valcount[8]_i_5/O
                         net (fo=2, routed)           1.001     2.218    RGB_Core1/valcount[8]_i_5_n_0
    SLICE_X4Y119         LUT6 (Prop_lut6_I1_O)        0.124     2.342 r  RGB_Core1/valcount[8]_i_1/O
                         net (fo=9, routed)           0.827     3.169    RGB_Core1/valcount
    SLICE_X3Y119         FDRE                                         r  RGB_Core1/valcount_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  inst_clk/inst/clkout1_buf/O
                         net (fo=197, routed)         1.672     8.696    RGB_Core1/GCLK
    SLICE_X3Y119         FDRE                                         r  RGB_Core1/valcount_reg[6]/C
                         clock pessimism              0.570     9.266    
                         clock uncertainty           -0.226     9.040    
    SLICE_X3Y119         FDRE (Setup_fdre_C_R)       -0.429     8.611    RGB_Core1/valcount_reg[6]
  -------------------------------------------------------------------
                         required time                          8.611    
                         arrival time                          -3.169    
  -------------------------------------------------------------------
                         slack                                  5.442    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 RGB_Core1/valcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB_Core1/valcount_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.207ns (52.193%)  route 0.190ns (47.807%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.730ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  inst_clk/inst/clkout1_buf/O
                         net (fo=197, routed)         0.668    -0.495    RGB_Core1/GCLK
    SLICE_X2Y118         FDRE                                         r  RGB_Core1/valcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y118         FDRE (Prop_fdre_C_Q)         0.164    -0.331 r  RGB_Core1/valcount_reg[0]/Q
                         net (fo=13, routed)          0.190    -0.142    RGB_Core1/valcount_reg_n_0_[0]
    SLICE_X2Y118         LUT2 (Prop_lut2_I1_O)        0.043    -0.099 r  RGB_Core1/valcount[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.099    RGB_Core1/plusOp[1]
    SLICE_X2Y118         FDRE                                         r  RGB_Core1/valcount_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  inst_clk/inst/clkout1_buf/O
                         net (fo=197, routed)         0.941    -0.730    RGB_Core1/GCLK
    SLICE_X2Y118         FDRE                                         r  RGB_Core1/valcount_reg[1]/C
                         clock pessimism              0.234    -0.495    
    SLICE_X2Y118         FDRE (Hold_fdre_C_D)         0.131    -0.364    RGB_Core1/valcount_reg[1]
  -------------------------------------------------------------------
                         required time                          0.364    
                         arrival time                          -0.099    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 RGB_Core1/valcount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB_Core1/valcount_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.212ns (53.747%)  route 0.182ns (46.253%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  inst_clk/inst/clkout1_buf/O
                         net (fo=197, routed)         0.668    -0.495    RGB_Core1/GCLK
    SLICE_X2Y118         FDRE                                         r  RGB_Core1/valcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y118         FDRE (Prop_fdre_C_Q)         0.164    -0.331 r  RGB_Core1/valcount_reg[5]/Q
                         net (fo=11, routed)          0.182    -0.149    RGB_Core1/p_5_in
    SLICE_X3Y119         LUT5 (Prop_lut5_I1_O)        0.048    -0.101 r  RGB_Core1/valcount[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.101    RGB_Core1/plusOp[7]
    SLICE_X3Y119         FDRE                                         r  RGB_Core1/valcount_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  inst_clk/inst/clkout1_buf/O
                         net (fo=197, routed)         0.940    -0.731    RGB_Core1/GCLK
    SLICE_X3Y119         FDRE                                         r  RGB_Core1/valcount_reg[7]/C
                         clock pessimism              0.248    -0.482    
    SLICE_X3Y119         FDRE (Hold_fdre_C_D)         0.107    -0.375    RGB_Core1/valcount_reg[7]
  -------------------------------------------------------------------
                         required time                          0.375    
                         arrival time                          -0.101    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 sendStr_reg[17][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sendStr_reg[17][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.759%)  route 0.180ns (49.241%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.581ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  inst_clk/inst/clkout1_buf/O
                         net (fo=197, routed)         0.583    -0.581    clk100
    SLICE_X1Y77          FDRE                                         r  sendStr_reg[17][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y77          FDRE (Prop_fdre_C_Q)         0.141    -0.440 r  sendStr_reg[17][0]/Q
                         net (fo=15, routed)          0.180    -0.259    sendStr_reg_n_0_[17][0]
    SLICE_X1Y77          LUT4 (Prop_lut4_I3_O)        0.045    -0.214 r  sendStr[17][0]_i_2/O
                         net (fo=1, routed)           0.000    -0.214    sendStr[17][0]_i_2_n_0
    SLICE_X1Y77          FDRE                                         r  sendStr_reg[17][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  inst_clk/inst/clkout1_buf/O
                         net (fo=197, routed)         0.850    -0.820    clk100
    SLICE_X1Y77          FDRE                                         r  sendStr_reg[17][0]/C
                         clock pessimism              0.239    -0.581    
    SLICE_X1Y77          FDRE (Hold_fdre_C_D)         0.091    -0.490    sendStr_reg[17][0]
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.214    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 RGB_Core1/valcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB_Core1/valcount_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.209ns (52.433%)  route 0.190ns (47.567%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.730ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  inst_clk/inst/clkout1_buf/O
                         net (fo=197, routed)         0.668    -0.495    RGB_Core1/GCLK
    SLICE_X2Y118         FDRE                                         r  RGB_Core1/valcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y118         FDRE (Prop_fdre_C_Q)         0.164    -0.331 f  RGB_Core1/valcount_reg[0]/Q
                         net (fo=13, routed)          0.190    -0.142    RGB_Core1/valcount_reg_n_0_[0]
    SLICE_X2Y118         LUT1 (Prop_lut1_I0_O)        0.045    -0.097 r  RGB_Core1/valcount[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.097    RGB_Core1/decVal[0]
    SLICE_X2Y118         FDRE                                         r  RGB_Core1/valcount_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  inst_clk/inst/clkout1_buf/O
                         net (fo=197, routed)         0.941    -0.730    RGB_Core1/GCLK
    SLICE_X2Y118         FDRE                                         r  RGB_Core1/valcount_reg[0]/C
                         clock pessimism              0.234    -0.495    
    SLICE_X2Y118         FDRE (Hold_fdre_C_D)         0.120    -0.375    RGB_Core1/valcount_reg[0]
  -------------------------------------------------------------------
                         required time                          0.375    
                         arrival time                          -0.097    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 strIndex_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uartData_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.209ns (53.985%)  route 0.178ns (46.015%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.581ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  inst_clk/inst/clkout1_buf/O
                         net (fo=197, routed)         0.583    -0.581    clk100
    SLICE_X2Y77          FDRE                                         r  strIndex_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y77          FDRE (Prop_fdre_C_Q)         0.164    -0.417 r  strIndex_reg[3]/Q
                         net (fo=17, routed)          0.178    -0.239    strIndex_reg[3]
    SLICE_X3Y77          LUT5 (Prop_lut5_I4_O)        0.045    -0.194 r  uartData[6]_i_2/O
                         net (fo=1, routed)           0.000    -0.194    sendStr[0][6]
    SLICE_X3Y77          FDRE                                         r  uartData_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  inst_clk/inst/clkout1_buf/O
                         net (fo=197, routed)         0.850    -0.820    clk100
    SLICE_X3Y77          FDRE                                         r  uartData_reg[6]/C
                         clock pessimism              0.252    -0.568    
    SLICE_X3Y77          FDRE (Hold_fdre_C_D)         0.091    -0.477    uartData_reg[6]
  -------------------------------------------------------------------
                         required time                          0.477    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 sendStr_reg[18][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sendStr_reg[18][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.230ns (58.756%)  route 0.161ns (41.244%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.581ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  inst_clk/inst/clkout1_buf/O
                         net (fo=197, routed)         0.583    -0.581    clk100
    SLICE_X1Y77          FDRE                                         r  sendStr_reg[18][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y77          FDRE (Prop_fdre_C_Q)         0.128    -0.453 r  sendStr_reg[18][5]/Q
                         net (fo=3, routed)           0.161    -0.291    sendStr_reg_n_0_[18][5]
    SLICE_X1Y77          LUT4 (Prop_lut4_I3_O)        0.102    -0.189 r  sendStr[18][5]_i_1/O
                         net (fo=1, routed)           0.000    -0.189    sendStr[18][5]_i_1_n_0
    SLICE_X1Y77          FDRE                                         r  sendStr_reg[18][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  inst_clk/inst/clkout1_buf/O
                         net (fo=197, routed)         0.850    -0.820    clk100
    SLICE_X1Y77          FDRE                                         r  sendStr_reg[18][5]/C
                         clock pessimism              0.239    -0.581    
    SLICE_X1Y77          FDRE (Hold_fdre_C_D)         0.107    -0.474    sendStr_reg[18][5]
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 RGB_Core1/valcount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB_Core1/valcount_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.209ns (53.392%)  route 0.182ns (46.608%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  inst_clk/inst/clkout1_buf/O
                         net (fo=197, routed)         0.668    -0.495    RGB_Core1/GCLK
    SLICE_X2Y118         FDRE                                         r  RGB_Core1/valcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y118         FDRE (Prop_fdre_C_Q)         0.164    -0.331 r  RGB_Core1/valcount_reg[5]/Q
                         net (fo=11, routed)          0.182    -0.149    RGB_Core1/p_5_in
    SLICE_X3Y119         LUT4 (Prop_lut4_I0_O)        0.045    -0.104 r  RGB_Core1/valcount[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.104    RGB_Core1/plusOp[6]
    SLICE_X3Y119         FDRE                                         r  RGB_Core1/valcount_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  inst_clk/inst/clkout1_buf/O
                         net (fo=197, routed)         0.940    -0.731    RGB_Core1/GCLK
    SLICE_X3Y119         FDRE                                         r  RGB_Core1/valcount_reg[6]/C
                         clock pessimism              0.248    -0.482    
    SLICE_X3Y119         FDRE (Hold_fdre_C_D)         0.091    -0.391    RGB_Core1/valcount_reg[6]
  -------------------------------------------------------------------
                         required time                          0.391    
                         arrival time                          -0.104    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 Inst_UART_TX_CTRL/txState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_UART_TX_CTRL/txState_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.209ns (51.154%)  route 0.200ns (48.846%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  inst_clk/inst/clkout1_buf/O
                         net (fo=197, routed)         0.556    -0.608    Inst_UART_TX_CTRL/CLK
    SLICE_X10Y80         FDRE                                         r  Inst_UART_TX_CTRL/txState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y80         FDRE (Prop_fdre_C_Q)         0.164    -0.444 r  Inst_UART_TX_CTRL/txState_reg[1]/Q
                         net (fo=6, routed)           0.200    -0.244    Inst_UART_TX_CTRL/txState_reg_n_0_[1]
    SLICE_X10Y80         LUT3 (Prop_lut3_I1_O)        0.045    -0.199 r  Inst_UART_TX_CTRL/txState[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.199    Inst_UART_TX_CTRL/txState[1]_i_1_n_0
    SLICE_X10Y80         FDRE                                         r  Inst_UART_TX_CTRL/txState_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  inst_clk/inst/clkout1_buf/O
                         net (fo=197, routed)         0.823    -0.847    Inst_UART_TX_CTRL/CLK
    SLICE_X10Y80         FDRE                                         r  Inst_UART_TX_CTRL/txState_reg[1]/C
                         clock pessimism              0.239    -0.608    
    SLICE_X10Y80         FDRE (Hold_fdre_C_D)         0.120    -0.488    Inst_UART_TX_CTRL/txState_reg[1]
  -------------------------------------------------------------------
                         required time                          0.488    
                         arrival time                          -0.199    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 RGB_Core1/valcount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB_Core1/valcount_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.227ns (52.984%)  route 0.201ns (47.016%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.730ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  inst_clk/inst/clkout1_buf/O
                         net (fo=197, routed)         0.668    -0.495    RGB_Core1/GCLK
    SLICE_X3Y118         FDRE                                         r  RGB_Core1/valcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y118         FDRE (Prop_fdre_C_Q)         0.128    -0.367 r  RGB_Core1/valcount_reg[3]/Q
                         net (fo=11, routed)          0.201    -0.166    RGB_Core1/p_3_in
    SLICE_X2Y118         LUT6 (Prop_lut6_I2_O)        0.099    -0.067 r  RGB_Core1/valcount[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.067    RGB_Core1/plusOp[5]
    SLICE_X2Y118         FDRE                                         r  RGB_Core1/valcount_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  inst_clk/inst/clkout1_buf/O
                         net (fo=197, routed)         0.941    -0.730    RGB_Core1/GCLK
    SLICE_X2Y118         FDRE                                         r  RGB_Core1/valcount_reg[5]/C
                         clock pessimism              0.247    -0.482    
    SLICE_X2Y118         FDRE (Hold_fdre_C_D)         0.121    -0.361    RGB_Core1/valcount_reg[5]
  -------------------------------------------------------------------
                         required time                          0.361    
                         arrival time                          -0.067    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 RGB_Core1/windowcount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB_Core1/windowcount_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.209ns (49.800%)  route 0.211ns (50.200%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  inst_clk/inst/clkout1_buf/O
                         net (fo=197, routed)         0.666    -0.497    RGB_Core1/GCLK
    SLICE_X2Y120         FDRE                                         r  RGB_Core1/windowcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y120         FDRE (Prop_fdre_C_Q)         0.164    -0.333 r  RGB_Core1/windowcount_reg[5]/Q
                         net (fo=8, routed)           0.211    -0.123    RGB_Core1/windowcount_reg__0[5]
    SLICE_X2Y120         LUT6 (Prop_lut6_I0_O)        0.045    -0.078 r  RGB_Core1/windowcount[5]_i_2/O
                         net (fo=1, routed)           0.000    -0.078    RGB_Core1/plusOp__0[5]
    SLICE_X2Y120         FDRE                                         r  RGB_Core1/windowcount_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  inst_clk/inst/clkout1_buf/O
                         net (fo=197, routed)         0.939    -0.732    RGB_Core1/GCLK
    SLICE_X2Y120         FDRE                                         r  RGB_Core1/windowcount_reg[5]/C
                         clock pessimism              0.234    -0.497    
    SLICE_X2Y120         FDRE (Hold_fdre_C_D)         0.120    -0.377    RGB_Core1/windowcount_reg[5]
  -------------------------------------------------------------------
                         required time                          0.377    
                         arrival time                          -0.078    
  -------------------------------------------------------------------
                         slack                                  0.300    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { inst_clk/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.844      BUFGCTRL_X0Y0    inst_clk/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  inst_clk/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X7Y76      Inst_UART_TX_CTRL/bitIndex_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X7Y78      Inst_UART_TX_CTRL/bitIndex_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X7Y78      Inst_UART_TX_CTRL/bitIndex_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X7Y79      Inst_UART_TX_CTRL/bitIndex_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X7Y79      Inst_UART_TX_CTRL/bitIndex_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X7Y79      Inst_UART_TX_CTRL/bitIndex_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X7Y79      Inst_UART_TX_CTRL/bitIndex_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X7Y80      Inst_UART_TX_CTRL/bitIndex_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  inst_clk/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y82     Inst_UART_TX_CTRL/bitTmr_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y82     Inst_UART_TX_CTRL/bitTmr_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y81     Inst_UART_TX_CTRL/bitTmr_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y82     Inst_UART_TX_CTRL/bitTmr_reg[9]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y84      Inst_btn_debounce/sig_cntrs_ary_reg[0][4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y84      Inst_btn_debounce/sig_cntrs_ary_reg[0][5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y84      Inst_btn_debounce/sig_cntrs_ary_reg[0][6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y84      Inst_btn_debounce/sig_cntrs_ary_reg[0][7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y82      reset_cntr_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y82      reset_cntr_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y78      Inst_UART_TX_CTRL/bitIndex_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y78      Inst_UART_TX_CTRL/bitIndex_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y79      Inst_UART_TX_CTRL/bitIndex_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y79      Inst_UART_TX_CTRL/bitIndex_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y79      Inst_UART_TX_CTRL/bitIndex_reg[14]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y79      Inst_UART_TX_CTRL/bitIndex_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y83      Inst_UART_TX_CTRL/bitIndex_reg[28]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y83      Inst_UART_TX_CTRL/bitIndex_reg[29]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y83      Inst_UART_TX_CTRL/bitIndex_reg[30]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y78      Inst_UART_TX_CTRL/bitIndex_reg[9]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.670ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 41.665 }
Period(ns):         83.330
Sources:            { inst_clk/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         83.330      81.175     BUFGCTRL_X0Y1    inst_clk/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         83.330      82.081     MMCME2_ADV_X0Y0  inst_clk/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         83.330      82.081     MMCME2_ADV_X0Y0  inst_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       83.330      16.670     MMCME2_ADV_X0Y0  inst_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       83.330      130.030    MMCME2_ADV_X0Y0  inst_clk/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        5.150ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.023ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.150ns  (required time - arrival time)
  Source:                 reset_cntr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_cntr_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.156ns  (logic 0.828ns (19.921%)  route 3.328ns (80.079%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.473ns = ( 8.527 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  inst_clk/inst/clkout1_buf/O
                         net (fo=197, routed)         1.617    -0.876    clk100
    SLICE_X3Y82          FDRE                                         r  reset_cntr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y82          FDRE (Prop_fdre_C_Q)         0.456    -0.420 r  reset_cntr_reg[11]/Q
                         net (fo=2, routed)           1.141     0.721    reset_cntr_reg[11]
    SLICE_X1Y82          LUT4 (Prop_lut4_I0_O)        0.124     0.845 r  reset_cntr[0]_i_6/O
                         net (fo=1, routed)           0.797     1.642    reset_cntr[0]_i_6_n_0
    SLICE_X1Y81          LUT5 (Prop_lut5_I1_O)        0.124     1.766 r  reset_cntr[0]_i_3/O
                         net (fo=2, routed)           0.453     2.219    reset_cntr[0]_i_3_n_0
    SLICE_X3Y79          LUT3 (Prop_lut3_I0_O)        0.124     2.343 r  reset_cntr[0]_i_1/O
                         net (fo=18, routed)          0.937     3.280    reset_cntr0
    SLICE_X3Y84          FDRE                                         r  reset_cntr_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  inst_clk/inst/clkout1_buf/O
                         net (fo=197, routed)         1.503     8.527    clk100
    SLICE_X3Y84          FDRE                                         r  reset_cntr_reg[16]/C
                         clock pessimism              0.575     9.102    
                         clock uncertainty           -0.242     8.859    
    SLICE_X3Y84          FDRE (Setup_fdre_C_R)       -0.429     8.430    reset_cntr_reg[16]
  -------------------------------------------------------------------
                         required time                          8.430    
                         arrival time                          -3.280    
  -------------------------------------------------------------------
                         slack                                  5.150    

Slack (MET) :             5.150ns  (required time - arrival time)
  Source:                 reset_cntr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_cntr_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.156ns  (logic 0.828ns (19.921%)  route 3.328ns (80.079%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.473ns = ( 8.527 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  inst_clk/inst/clkout1_buf/O
                         net (fo=197, routed)         1.617    -0.876    clk100
    SLICE_X3Y82          FDRE                                         r  reset_cntr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y82          FDRE (Prop_fdre_C_Q)         0.456    -0.420 r  reset_cntr_reg[11]/Q
                         net (fo=2, routed)           1.141     0.721    reset_cntr_reg[11]
    SLICE_X1Y82          LUT4 (Prop_lut4_I0_O)        0.124     0.845 r  reset_cntr[0]_i_6/O
                         net (fo=1, routed)           0.797     1.642    reset_cntr[0]_i_6_n_0
    SLICE_X1Y81          LUT5 (Prop_lut5_I1_O)        0.124     1.766 r  reset_cntr[0]_i_3/O
                         net (fo=2, routed)           0.453     2.219    reset_cntr[0]_i_3_n_0
    SLICE_X3Y79          LUT3 (Prop_lut3_I0_O)        0.124     2.343 r  reset_cntr[0]_i_1/O
                         net (fo=18, routed)          0.937     3.280    reset_cntr0
    SLICE_X3Y84          FDRE                                         r  reset_cntr_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  inst_clk/inst/clkout1_buf/O
                         net (fo=197, routed)         1.503     8.527    clk100
    SLICE_X3Y84          FDRE                                         r  reset_cntr_reg[17]/C
                         clock pessimism              0.575     9.102    
                         clock uncertainty           -0.242     8.859    
    SLICE_X3Y84          FDRE (Setup_fdre_C_R)       -0.429     8.430    reset_cntr_reg[17]
  -------------------------------------------------------------------
                         required time                          8.430    
                         arrival time                          -3.280    
  -------------------------------------------------------------------
                         slack                                  5.150    

Slack (MET) :             5.287ns  (required time - arrival time)
  Source:                 reset_cntr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_cntr_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.018ns  (logic 0.828ns (20.607%)  route 3.190ns (79.393%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.474ns = ( 8.526 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  inst_clk/inst/clkout1_buf/O
                         net (fo=197, routed)         1.617    -0.876    clk100
    SLICE_X3Y82          FDRE                                         r  reset_cntr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y82          FDRE (Prop_fdre_C_Q)         0.456    -0.420 r  reset_cntr_reg[11]/Q
                         net (fo=2, routed)           1.141     0.721    reset_cntr_reg[11]
    SLICE_X1Y82          LUT4 (Prop_lut4_I0_O)        0.124     0.845 r  reset_cntr[0]_i_6/O
                         net (fo=1, routed)           0.797     1.642    reset_cntr[0]_i_6_n_0
    SLICE_X1Y81          LUT5 (Prop_lut5_I1_O)        0.124     1.766 r  reset_cntr[0]_i_3/O
                         net (fo=2, routed)           0.453     2.219    reset_cntr[0]_i_3_n_0
    SLICE_X3Y79          LUT3 (Prop_lut3_I0_O)        0.124     2.343 r  reset_cntr[0]_i_1/O
                         net (fo=18, routed)          0.799     3.142    reset_cntr0
    SLICE_X3Y83          FDRE                                         r  reset_cntr_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  inst_clk/inst/clkout1_buf/O
                         net (fo=197, routed)         1.502     8.526    clk100
    SLICE_X3Y83          FDRE                                         r  reset_cntr_reg[12]/C
                         clock pessimism              0.575     9.101    
                         clock uncertainty           -0.242     8.858    
    SLICE_X3Y83          FDRE (Setup_fdre_C_R)       -0.429     8.429    reset_cntr_reg[12]
  -------------------------------------------------------------------
                         required time                          8.429    
                         arrival time                          -3.142    
  -------------------------------------------------------------------
                         slack                                  5.287    

Slack (MET) :             5.287ns  (required time - arrival time)
  Source:                 reset_cntr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_cntr_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.018ns  (logic 0.828ns (20.607%)  route 3.190ns (79.393%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.474ns = ( 8.526 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  inst_clk/inst/clkout1_buf/O
                         net (fo=197, routed)         1.617    -0.876    clk100
    SLICE_X3Y82          FDRE                                         r  reset_cntr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y82          FDRE (Prop_fdre_C_Q)         0.456    -0.420 r  reset_cntr_reg[11]/Q
                         net (fo=2, routed)           1.141     0.721    reset_cntr_reg[11]
    SLICE_X1Y82          LUT4 (Prop_lut4_I0_O)        0.124     0.845 r  reset_cntr[0]_i_6/O
                         net (fo=1, routed)           0.797     1.642    reset_cntr[0]_i_6_n_0
    SLICE_X1Y81          LUT5 (Prop_lut5_I1_O)        0.124     1.766 r  reset_cntr[0]_i_3/O
                         net (fo=2, routed)           0.453     2.219    reset_cntr[0]_i_3_n_0
    SLICE_X3Y79          LUT3 (Prop_lut3_I0_O)        0.124     2.343 r  reset_cntr[0]_i_1/O
                         net (fo=18, routed)          0.799     3.142    reset_cntr0
    SLICE_X3Y83          FDRE                                         r  reset_cntr_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  inst_clk/inst/clkout1_buf/O
                         net (fo=197, routed)         1.502     8.526    clk100
    SLICE_X3Y83          FDRE                                         r  reset_cntr_reg[13]/C
                         clock pessimism              0.575     9.101    
                         clock uncertainty           -0.242     8.858    
    SLICE_X3Y83          FDRE (Setup_fdre_C_R)       -0.429     8.429    reset_cntr_reg[13]
  -------------------------------------------------------------------
                         required time                          8.429    
                         arrival time                          -3.142    
  -------------------------------------------------------------------
                         slack                                  5.287    

Slack (MET) :             5.287ns  (required time - arrival time)
  Source:                 reset_cntr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_cntr_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.018ns  (logic 0.828ns (20.607%)  route 3.190ns (79.393%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.474ns = ( 8.526 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  inst_clk/inst/clkout1_buf/O
                         net (fo=197, routed)         1.617    -0.876    clk100
    SLICE_X3Y82          FDRE                                         r  reset_cntr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y82          FDRE (Prop_fdre_C_Q)         0.456    -0.420 r  reset_cntr_reg[11]/Q
                         net (fo=2, routed)           1.141     0.721    reset_cntr_reg[11]
    SLICE_X1Y82          LUT4 (Prop_lut4_I0_O)        0.124     0.845 r  reset_cntr[0]_i_6/O
                         net (fo=1, routed)           0.797     1.642    reset_cntr[0]_i_6_n_0
    SLICE_X1Y81          LUT5 (Prop_lut5_I1_O)        0.124     1.766 r  reset_cntr[0]_i_3/O
                         net (fo=2, routed)           0.453     2.219    reset_cntr[0]_i_3_n_0
    SLICE_X3Y79          LUT3 (Prop_lut3_I0_O)        0.124     2.343 r  reset_cntr[0]_i_1/O
                         net (fo=18, routed)          0.799     3.142    reset_cntr0
    SLICE_X3Y83          FDRE                                         r  reset_cntr_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  inst_clk/inst/clkout1_buf/O
                         net (fo=197, routed)         1.502     8.526    clk100
    SLICE_X3Y83          FDRE                                         r  reset_cntr_reg[14]/C
                         clock pessimism              0.575     9.101    
                         clock uncertainty           -0.242     8.858    
    SLICE_X3Y83          FDRE (Setup_fdre_C_R)       -0.429     8.429    reset_cntr_reg[14]
  -------------------------------------------------------------------
                         required time                          8.429    
                         arrival time                          -3.142    
  -------------------------------------------------------------------
                         slack                                  5.287    

Slack (MET) :             5.287ns  (required time - arrival time)
  Source:                 reset_cntr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_cntr_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.018ns  (logic 0.828ns (20.607%)  route 3.190ns (79.393%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.474ns = ( 8.526 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  inst_clk/inst/clkout1_buf/O
                         net (fo=197, routed)         1.617    -0.876    clk100
    SLICE_X3Y82          FDRE                                         r  reset_cntr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y82          FDRE (Prop_fdre_C_Q)         0.456    -0.420 r  reset_cntr_reg[11]/Q
                         net (fo=2, routed)           1.141     0.721    reset_cntr_reg[11]
    SLICE_X1Y82          LUT4 (Prop_lut4_I0_O)        0.124     0.845 r  reset_cntr[0]_i_6/O
                         net (fo=1, routed)           0.797     1.642    reset_cntr[0]_i_6_n_0
    SLICE_X1Y81          LUT5 (Prop_lut5_I1_O)        0.124     1.766 r  reset_cntr[0]_i_3/O
                         net (fo=2, routed)           0.453     2.219    reset_cntr[0]_i_3_n_0
    SLICE_X3Y79          LUT3 (Prop_lut3_I0_O)        0.124     2.343 r  reset_cntr[0]_i_1/O
                         net (fo=18, routed)          0.799     3.142    reset_cntr0
    SLICE_X3Y83          FDRE                                         r  reset_cntr_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  inst_clk/inst/clkout1_buf/O
                         net (fo=197, routed)         1.502     8.526    clk100
    SLICE_X3Y83          FDRE                                         r  reset_cntr_reg[15]/C
                         clock pessimism              0.575     9.101    
                         clock uncertainty           -0.242     8.858    
    SLICE_X3Y83          FDRE (Setup_fdre_C_R)       -0.429     8.429    reset_cntr_reg[15]
  -------------------------------------------------------------------
                         required time                          8.429    
                         arrival time                          -3.142    
  -------------------------------------------------------------------
                         slack                                  5.287    

Slack (MET) :             5.386ns  (required time - arrival time)
  Source:                 RGB_Core1/deltacount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB_Core1/valcount_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.809ns  (logic 0.766ns (20.111%)  route 3.043ns (79.889%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.303ns = ( 8.697 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.694ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  inst_clk/inst/clkout1_buf/O
                         net (fo=197, routed)         1.799    -0.694    RGB_Core1/GCLK
    SLICE_X6Y117         FDRE                                         r  RGB_Core1/deltacount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y117         FDRE (Prop_fdre_C_Q)         0.518    -0.176 f  RGB_Core1/deltacount_reg[1]/Q
                         net (fo=2, routed)           1.269     1.093    RGB_Core1/deltacount_reg[1]
    SLICE_X7Y118         LUT4 (Prop_lut4_I0_O)        0.124     1.217 f  RGB_Core1/valcount[8]_i_5/O
                         net (fo=2, routed)           1.001     2.218    RGB_Core1/valcount[8]_i_5_n_0
    SLICE_X4Y119         LUT6 (Prop_lut6_I1_O)        0.124     2.342 r  RGB_Core1/valcount[8]_i_1/O
                         net (fo=9, routed)           0.773     3.115    RGB_Core1/valcount
    SLICE_X2Y118         FDRE                                         r  RGB_Core1/valcount_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  inst_clk/inst/clkout1_buf/O
                         net (fo=197, routed)         1.673     8.697    RGB_Core1/GCLK
    SLICE_X2Y118         FDRE                                         r  RGB_Core1/valcount_reg[0]/C
                         clock pessimism              0.570     9.267    
                         clock uncertainty           -0.242     9.025    
    SLICE_X2Y118         FDRE (Setup_fdre_C_R)       -0.524     8.501    RGB_Core1/valcount_reg[0]
  -------------------------------------------------------------------
                         required time                          8.501    
                         arrival time                          -3.115    
  -------------------------------------------------------------------
                         slack                                  5.386    

Slack (MET) :             5.386ns  (required time - arrival time)
  Source:                 RGB_Core1/deltacount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB_Core1/valcount_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.809ns  (logic 0.766ns (20.111%)  route 3.043ns (79.889%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.303ns = ( 8.697 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.694ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  inst_clk/inst/clkout1_buf/O
                         net (fo=197, routed)         1.799    -0.694    RGB_Core1/GCLK
    SLICE_X6Y117         FDRE                                         r  RGB_Core1/deltacount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y117         FDRE (Prop_fdre_C_Q)         0.518    -0.176 f  RGB_Core1/deltacount_reg[1]/Q
                         net (fo=2, routed)           1.269     1.093    RGB_Core1/deltacount_reg[1]
    SLICE_X7Y118         LUT4 (Prop_lut4_I0_O)        0.124     1.217 f  RGB_Core1/valcount[8]_i_5/O
                         net (fo=2, routed)           1.001     2.218    RGB_Core1/valcount[8]_i_5_n_0
    SLICE_X4Y119         LUT6 (Prop_lut6_I1_O)        0.124     2.342 r  RGB_Core1/valcount[8]_i_1/O
                         net (fo=9, routed)           0.773     3.115    RGB_Core1/valcount
    SLICE_X2Y118         FDRE                                         r  RGB_Core1/valcount_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  inst_clk/inst/clkout1_buf/O
                         net (fo=197, routed)         1.673     8.697    RGB_Core1/GCLK
    SLICE_X2Y118         FDRE                                         r  RGB_Core1/valcount_reg[1]/C
                         clock pessimism              0.570     9.267    
                         clock uncertainty           -0.242     9.025    
    SLICE_X2Y118         FDRE (Setup_fdre_C_R)       -0.524     8.501    RGB_Core1/valcount_reg[1]
  -------------------------------------------------------------------
                         required time                          8.501    
                         arrival time                          -3.115    
  -------------------------------------------------------------------
                         slack                                  5.386    

Slack (MET) :             5.386ns  (required time - arrival time)
  Source:                 RGB_Core1/deltacount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB_Core1/valcount_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.809ns  (logic 0.766ns (20.111%)  route 3.043ns (79.889%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.303ns = ( 8.697 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.694ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  inst_clk/inst/clkout1_buf/O
                         net (fo=197, routed)         1.799    -0.694    RGB_Core1/GCLK
    SLICE_X6Y117         FDRE                                         r  RGB_Core1/deltacount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y117         FDRE (Prop_fdre_C_Q)         0.518    -0.176 f  RGB_Core1/deltacount_reg[1]/Q
                         net (fo=2, routed)           1.269     1.093    RGB_Core1/deltacount_reg[1]
    SLICE_X7Y118         LUT4 (Prop_lut4_I0_O)        0.124     1.217 f  RGB_Core1/valcount[8]_i_5/O
                         net (fo=2, routed)           1.001     2.218    RGB_Core1/valcount[8]_i_5_n_0
    SLICE_X4Y119         LUT6 (Prop_lut6_I1_O)        0.124     2.342 r  RGB_Core1/valcount[8]_i_1/O
                         net (fo=9, routed)           0.773     3.115    RGB_Core1/valcount
    SLICE_X2Y118         FDRE                                         r  RGB_Core1/valcount_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  inst_clk/inst/clkout1_buf/O
                         net (fo=197, routed)         1.673     8.697    RGB_Core1/GCLK
    SLICE_X2Y118         FDRE                                         r  RGB_Core1/valcount_reg[5]/C
                         clock pessimism              0.570     9.267    
                         clock uncertainty           -0.242     9.025    
    SLICE_X2Y118         FDRE (Setup_fdre_C_R)       -0.524     8.501    RGB_Core1/valcount_reg[5]
  -------------------------------------------------------------------
                         required time                          8.501    
                         arrival time                          -3.115    
  -------------------------------------------------------------------
                         slack                                  5.386    

Slack (MET) :             5.426ns  (required time - arrival time)
  Source:                 RGB_Core1/deltacount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB_Core1/valcount_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.863ns  (logic 0.766ns (19.831%)  route 3.097ns (80.169%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.304ns = ( 8.696 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.694ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  inst_clk/inst/clkout1_buf/O
                         net (fo=197, routed)         1.799    -0.694    RGB_Core1/GCLK
    SLICE_X6Y117         FDRE                                         r  RGB_Core1/deltacount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y117         FDRE (Prop_fdre_C_Q)         0.518    -0.176 f  RGB_Core1/deltacount_reg[1]/Q
                         net (fo=2, routed)           1.269     1.093    RGB_Core1/deltacount_reg[1]
    SLICE_X7Y118         LUT4 (Prop_lut4_I0_O)        0.124     1.217 f  RGB_Core1/valcount[8]_i_5/O
                         net (fo=2, routed)           1.001     2.218    RGB_Core1/valcount[8]_i_5_n_0
    SLICE_X4Y119         LUT6 (Prop_lut6_I1_O)        0.124     2.342 r  RGB_Core1/valcount[8]_i_1/O
                         net (fo=9, routed)           0.827     3.169    RGB_Core1/valcount
    SLICE_X3Y119         FDRE                                         r  RGB_Core1/valcount_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  inst_clk/inst/clkout1_buf/O
                         net (fo=197, routed)         1.672     8.696    RGB_Core1/GCLK
    SLICE_X3Y119         FDRE                                         r  RGB_Core1/valcount_reg[6]/C
                         clock pessimism              0.570     9.266    
                         clock uncertainty           -0.242     9.024    
    SLICE_X3Y119         FDRE (Setup_fdre_C_R)       -0.429     8.595    RGB_Core1/valcount_reg[6]
  -------------------------------------------------------------------
                         required time                          8.595    
                         arrival time                          -3.169    
  -------------------------------------------------------------------
                         slack                                  5.426    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 RGB_Core1/valcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB_Core1/valcount_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.207ns (52.193%)  route 0.190ns (47.807%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.730ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  inst_clk/inst/clkout1_buf/O
                         net (fo=197, routed)         0.668    -0.495    RGB_Core1/GCLK
    SLICE_X2Y118         FDRE                                         r  RGB_Core1/valcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y118         FDRE (Prop_fdre_C_Q)         0.164    -0.331 r  RGB_Core1/valcount_reg[0]/Q
                         net (fo=13, routed)          0.190    -0.142    RGB_Core1/valcount_reg_n_0_[0]
    SLICE_X2Y118         LUT2 (Prop_lut2_I1_O)        0.043    -0.099 r  RGB_Core1/valcount[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.099    RGB_Core1/plusOp[1]
    SLICE_X2Y118         FDRE                                         r  RGB_Core1/valcount_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  inst_clk/inst/clkout1_buf/O
                         net (fo=197, routed)         0.941    -0.730    RGB_Core1/GCLK
    SLICE_X2Y118         FDRE                                         r  RGB_Core1/valcount_reg[1]/C
                         clock pessimism              0.234    -0.495    
                         clock uncertainty            0.242    -0.253    
    SLICE_X2Y118         FDRE (Hold_fdre_C_D)         0.131    -0.122    RGB_Core1/valcount_reg[1]
  -------------------------------------------------------------------
                         required time                          0.122    
                         arrival time                          -0.099    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 RGB_Core1/valcount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB_Core1/valcount_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.212ns (53.747%)  route 0.182ns (46.253%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  inst_clk/inst/clkout1_buf/O
                         net (fo=197, routed)         0.668    -0.495    RGB_Core1/GCLK
    SLICE_X2Y118         FDRE                                         r  RGB_Core1/valcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y118         FDRE (Prop_fdre_C_Q)         0.164    -0.331 r  RGB_Core1/valcount_reg[5]/Q
                         net (fo=11, routed)          0.182    -0.149    RGB_Core1/p_5_in
    SLICE_X3Y119         LUT5 (Prop_lut5_I1_O)        0.048    -0.101 r  RGB_Core1/valcount[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.101    RGB_Core1/plusOp[7]
    SLICE_X3Y119         FDRE                                         r  RGB_Core1/valcount_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  inst_clk/inst/clkout1_buf/O
                         net (fo=197, routed)         0.940    -0.731    RGB_Core1/GCLK
    SLICE_X3Y119         FDRE                                         r  RGB_Core1/valcount_reg[7]/C
                         clock pessimism              0.248    -0.482    
                         clock uncertainty            0.242    -0.240    
    SLICE_X3Y119         FDRE (Hold_fdre_C_D)         0.107    -0.133    RGB_Core1/valcount_reg[7]
  -------------------------------------------------------------------
                         required time                          0.133    
                         arrival time                          -0.101    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 sendStr_reg[17][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sendStr_reg[17][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.759%)  route 0.180ns (49.241%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.581ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  inst_clk/inst/clkout1_buf/O
                         net (fo=197, routed)         0.583    -0.581    clk100
    SLICE_X1Y77          FDRE                                         r  sendStr_reg[17][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y77          FDRE (Prop_fdre_C_Q)         0.141    -0.440 r  sendStr_reg[17][0]/Q
                         net (fo=15, routed)          0.180    -0.259    sendStr_reg_n_0_[17][0]
    SLICE_X1Y77          LUT4 (Prop_lut4_I3_O)        0.045    -0.214 r  sendStr[17][0]_i_2/O
                         net (fo=1, routed)           0.000    -0.214    sendStr[17][0]_i_2_n_0
    SLICE_X1Y77          FDRE                                         r  sendStr_reg[17][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  inst_clk/inst/clkout1_buf/O
                         net (fo=197, routed)         0.850    -0.820    clk100
    SLICE_X1Y77          FDRE                                         r  sendStr_reg[17][0]/C
                         clock pessimism              0.239    -0.581    
                         clock uncertainty            0.242    -0.338    
    SLICE_X1Y77          FDRE (Hold_fdre_C_D)         0.091    -0.247    sendStr_reg[17][0]
  -------------------------------------------------------------------
                         required time                          0.247    
                         arrival time                          -0.214    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 RGB_Core1/valcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB_Core1/valcount_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.209ns (52.433%)  route 0.190ns (47.567%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.730ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  inst_clk/inst/clkout1_buf/O
                         net (fo=197, routed)         0.668    -0.495    RGB_Core1/GCLK
    SLICE_X2Y118         FDRE                                         r  RGB_Core1/valcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y118         FDRE (Prop_fdre_C_Q)         0.164    -0.331 f  RGB_Core1/valcount_reg[0]/Q
                         net (fo=13, routed)          0.190    -0.142    RGB_Core1/valcount_reg_n_0_[0]
    SLICE_X2Y118         LUT1 (Prop_lut1_I0_O)        0.045    -0.097 r  RGB_Core1/valcount[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.097    RGB_Core1/decVal[0]
    SLICE_X2Y118         FDRE                                         r  RGB_Core1/valcount_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  inst_clk/inst/clkout1_buf/O
                         net (fo=197, routed)         0.941    -0.730    RGB_Core1/GCLK
    SLICE_X2Y118         FDRE                                         r  RGB_Core1/valcount_reg[0]/C
                         clock pessimism              0.234    -0.495    
                         clock uncertainty            0.242    -0.253    
    SLICE_X2Y118         FDRE (Hold_fdre_C_D)         0.120    -0.133    RGB_Core1/valcount_reg[0]
  -------------------------------------------------------------------
                         required time                          0.133    
                         arrival time                          -0.097    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 strIndex_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uartData_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.209ns (53.985%)  route 0.178ns (46.015%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.581ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  inst_clk/inst/clkout1_buf/O
                         net (fo=197, routed)         0.583    -0.581    clk100
    SLICE_X2Y77          FDRE                                         r  strIndex_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y77          FDRE (Prop_fdre_C_Q)         0.164    -0.417 r  strIndex_reg[3]/Q
                         net (fo=17, routed)          0.178    -0.239    strIndex_reg[3]
    SLICE_X3Y77          LUT5 (Prop_lut5_I4_O)        0.045    -0.194 r  uartData[6]_i_2/O
                         net (fo=1, routed)           0.000    -0.194    sendStr[0][6]
    SLICE_X3Y77          FDRE                                         r  uartData_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  inst_clk/inst/clkout1_buf/O
                         net (fo=197, routed)         0.850    -0.820    clk100
    SLICE_X3Y77          FDRE                                         r  uartData_reg[6]/C
                         clock pessimism              0.252    -0.568    
                         clock uncertainty            0.242    -0.325    
    SLICE_X3Y77          FDRE (Hold_fdre_C_D)         0.091    -0.234    uartData_reg[6]
  -------------------------------------------------------------------
                         required time                          0.234    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 sendStr_reg[18][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sendStr_reg[18][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.230ns (58.756%)  route 0.161ns (41.244%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.581ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  inst_clk/inst/clkout1_buf/O
                         net (fo=197, routed)         0.583    -0.581    clk100
    SLICE_X1Y77          FDRE                                         r  sendStr_reg[18][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y77          FDRE (Prop_fdre_C_Q)         0.128    -0.453 r  sendStr_reg[18][5]/Q
                         net (fo=3, routed)           0.161    -0.291    sendStr_reg_n_0_[18][5]
    SLICE_X1Y77          LUT4 (Prop_lut4_I3_O)        0.102    -0.189 r  sendStr[18][5]_i_1/O
                         net (fo=1, routed)           0.000    -0.189    sendStr[18][5]_i_1_n_0
    SLICE_X1Y77          FDRE                                         r  sendStr_reg[18][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  inst_clk/inst/clkout1_buf/O
                         net (fo=197, routed)         0.850    -0.820    clk100
    SLICE_X1Y77          FDRE                                         r  sendStr_reg[18][5]/C
                         clock pessimism              0.239    -0.581    
                         clock uncertainty            0.242    -0.338    
    SLICE_X1Y77          FDRE (Hold_fdre_C_D)         0.107    -0.231    sendStr_reg[18][5]
  -------------------------------------------------------------------
                         required time                          0.231    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 RGB_Core1/valcount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB_Core1/valcount_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.209ns (53.392%)  route 0.182ns (46.608%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  inst_clk/inst/clkout1_buf/O
                         net (fo=197, routed)         0.668    -0.495    RGB_Core1/GCLK
    SLICE_X2Y118         FDRE                                         r  RGB_Core1/valcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y118         FDRE (Prop_fdre_C_Q)         0.164    -0.331 r  RGB_Core1/valcount_reg[5]/Q
                         net (fo=11, routed)          0.182    -0.149    RGB_Core1/p_5_in
    SLICE_X3Y119         LUT4 (Prop_lut4_I0_O)        0.045    -0.104 r  RGB_Core1/valcount[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.104    RGB_Core1/plusOp[6]
    SLICE_X3Y119         FDRE                                         r  RGB_Core1/valcount_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  inst_clk/inst/clkout1_buf/O
                         net (fo=197, routed)         0.940    -0.731    RGB_Core1/GCLK
    SLICE_X3Y119         FDRE                                         r  RGB_Core1/valcount_reg[6]/C
                         clock pessimism              0.248    -0.482    
                         clock uncertainty            0.242    -0.240    
    SLICE_X3Y119         FDRE (Hold_fdre_C_D)         0.091    -0.149    RGB_Core1/valcount_reg[6]
  -------------------------------------------------------------------
                         required time                          0.149    
                         arrival time                          -0.104    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 Inst_UART_TX_CTRL/txState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_UART_TX_CTRL/txState_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.209ns (51.154%)  route 0.200ns (48.846%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  inst_clk/inst/clkout1_buf/O
                         net (fo=197, routed)         0.556    -0.608    Inst_UART_TX_CTRL/CLK
    SLICE_X10Y80         FDRE                                         r  Inst_UART_TX_CTRL/txState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y80         FDRE (Prop_fdre_C_Q)         0.164    -0.444 r  Inst_UART_TX_CTRL/txState_reg[1]/Q
                         net (fo=6, routed)           0.200    -0.244    Inst_UART_TX_CTRL/txState_reg_n_0_[1]
    SLICE_X10Y80         LUT3 (Prop_lut3_I1_O)        0.045    -0.199 r  Inst_UART_TX_CTRL/txState[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.199    Inst_UART_TX_CTRL/txState[1]_i_1_n_0
    SLICE_X10Y80         FDRE                                         r  Inst_UART_TX_CTRL/txState_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  inst_clk/inst/clkout1_buf/O
                         net (fo=197, routed)         0.823    -0.847    Inst_UART_TX_CTRL/CLK
    SLICE_X10Y80         FDRE                                         r  Inst_UART_TX_CTRL/txState_reg[1]/C
                         clock pessimism              0.239    -0.608    
                         clock uncertainty            0.242    -0.365    
    SLICE_X10Y80         FDRE (Hold_fdre_C_D)         0.120    -0.245    Inst_UART_TX_CTRL/txState_reg[1]
  -------------------------------------------------------------------
                         required time                          0.245    
                         arrival time                          -0.199    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 RGB_Core1/valcount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB_Core1/valcount_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.227ns (52.984%)  route 0.201ns (47.016%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.730ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  inst_clk/inst/clkout1_buf/O
                         net (fo=197, routed)         0.668    -0.495    RGB_Core1/GCLK
    SLICE_X3Y118         FDRE                                         r  RGB_Core1/valcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y118         FDRE (Prop_fdre_C_Q)         0.128    -0.367 r  RGB_Core1/valcount_reg[3]/Q
                         net (fo=11, routed)          0.201    -0.166    RGB_Core1/p_3_in
    SLICE_X2Y118         LUT6 (Prop_lut6_I2_O)        0.099    -0.067 r  RGB_Core1/valcount[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.067    RGB_Core1/plusOp[5]
    SLICE_X2Y118         FDRE                                         r  RGB_Core1/valcount_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  inst_clk/inst/clkout1_buf/O
                         net (fo=197, routed)         0.941    -0.730    RGB_Core1/GCLK
    SLICE_X2Y118         FDRE                                         r  RGB_Core1/valcount_reg[5]/C
                         clock pessimism              0.247    -0.482    
                         clock uncertainty            0.242    -0.240    
    SLICE_X2Y118         FDRE (Hold_fdre_C_D)         0.121    -0.119    RGB_Core1/valcount_reg[5]
  -------------------------------------------------------------------
                         required time                          0.119    
                         arrival time                          -0.067    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 RGB_Core1/windowcount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB_Core1/windowcount_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.209ns (49.800%)  route 0.211ns (50.200%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  inst_clk/inst/clkout1_buf/O
                         net (fo=197, routed)         0.666    -0.497    RGB_Core1/GCLK
    SLICE_X2Y120         FDRE                                         r  RGB_Core1/windowcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y120         FDRE (Prop_fdre_C_Q)         0.164    -0.333 r  RGB_Core1/windowcount_reg[5]/Q
                         net (fo=8, routed)           0.211    -0.123    RGB_Core1/windowcount_reg__0[5]
    SLICE_X2Y120         LUT6 (Prop_lut6_I0_O)        0.045    -0.078 r  RGB_Core1/windowcount[5]_i_2/O
                         net (fo=1, routed)           0.000    -0.078    RGB_Core1/plusOp__0[5]
    SLICE_X2Y120         FDRE                                         r  RGB_Core1/windowcount_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  inst_clk/inst/clkout1_buf/O
                         net (fo=197, routed)         0.939    -0.732    RGB_Core1/GCLK
    SLICE_X2Y120         FDRE                                         r  RGB_Core1/windowcount_reg[5]/C
                         clock pessimism              0.234    -0.497    
                         clock uncertainty            0.242    -0.255    
    SLICE_X2Y120         FDRE (Hold_fdre_C_D)         0.120    -0.135    RGB_Core1/windowcount_reg[5]
  -------------------------------------------------------------------
                         required time                          0.135    
                         arrival time                          -0.078    
  -------------------------------------------------------------------
                         slack                                  0.057    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        5.150ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.023ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.150ns  (required time - arrival time)
  Source:                 reset_cntr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_cntr_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.156ns  (logic 0.828ns (19.921%)  route 3.328ns (80.079%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.473ns = ( 8.526 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  inst_clk/inst/clkout1_buf/O
                         net (fo=197, routed)         1.617    -0.876    clk100
    SLICE_X3Y82          FDRE                                         r  reset_cntr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y82          FDRE (Prop_fdre_C_Q)         0.456    -0.420 r  reset_cntr_reg[11]/Q
                         net (fo=2, routed)           1.141     0.721    reset_cntr_reg[11]
    SLICE_X1Y82          LUT4 (Prop_lut4_I0_O)        0.124     0.845 r  reset_cntr[0]_i_6/O
                         net (fo=1, routed)           0.797     1.642    reset_cntr[0]_i_6_n_0
    SLICE_X1Y81          LUT5 (Prop_lut5_I1_O)        0.124     1.766 r  reset_cntr[0]_i_3/O
                         net (fo=2, routed)           0.453     2.219    reset_cntr[0]_i_3_n_0
    SLICE_X3Y79          LUT3 (Prop_lut3_I0_O)        0.124     2.343 r  reset_cntr[0]_i_1/O
                         net (fo=18, routed)          0.937     3.280    reset_cntr0
    SLICE_X3Y84          FDRE                                         r  reset_cntr_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  inst_clk/inst/clkout1_buf/O
                         net (fo=197, routed)         1.503     8.526    clk100
    SLICE_X3Y84          FDRE                                         r  reset_cntr_reg[16]/C
                         clock pessimism              0.575     9.101    
                         clock uncertainty           -0.242     8.859    
    SLICE_X3Y84          FDRE (Setup_fdre_C_R)       -0.429     8.430    reset_cntr_reg[16]
  -------------------------------------------------------------------
                         required time                          8.430    
                         arrival time                          -3.280    
  -------------------------------------------------------------------
                         slack                                  5.150    

Slack (MET) :             5.150ns  (required time - arrival time)
  Source:                 reset_cntr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_cntr_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.156ns  (logic 0.828ns (19.921%)  route 3.328ns (80.079%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.473ns = ( 8.526 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  inst_clk/inst/clkout1_buf/O
                         net (fo=197, routed)         1.617    -0.876    clk100
    SLICE_X3Y82          FDRE                                         r  reset_cntr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y82          FDRE (Prop_fdre_C_Q)         0.456    -0.420 r  reset_cntr_reg[11]/Q
                         net (fo=2, routed)           1.141     0.721    reset_cntr_reg[11]
    SLICE_X1Y82          LUT4 (Prop_lut4_I0_O)        0.124     0.845 r  reset_cntr[0]_i_6/O
                         net (fo=1, routed)           0.797     1.642    reset_cntr[0]_i_6_n_0
    SLICE_X1Y81          LUT5 (Prop_lut5_I1_O)        0.124     1.766 r  reset_cntr[0]_i_3/O
                         net (fo=2, routed)           0.453     2.219    reset_cntr[0]_i_3_n_0
    SLICE_X3Y79          LUT3 (Prop_lut3_I0_O)        0.124     2.343 r  reset_cntr[0]_i_1/O
                         net (fo=18, routed)          0.937     3.280    reset_cntr0
    SLICE_X3Y84          FDRE                                         r  reset_cntr_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  inst_clk/inst/clkout1_buf/O
                         net (fo=197, routed)         1.503     8.526    clk100
    SLICE_X3Y84          FDRE                                         r  reset_cntr_reg[17]/C
                         clock pessimism              0.575     9.101    
                         clock uncertainty           -0.242     8.859    
    SLICE_X3Y84          FDRE (Setup_fdre_C_R)       -0.429     8.430    reset_cntr_reg[17]
  -------------------------------------------------------------------
                         required time                          8.430    
                         arrival time                          -3.280    
  -------------------------------------------------------------------
                         slack                                  5.150    

Slack (MET) :             5.287ns  (required time - arrival time)
  Source:                 reset_cntr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_cntr_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.018ns  (logic 0.828ns (20.607%)  route 3.190ns (79.393%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.474ns = ( 8.525 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  inst_clk/inst/clkout1_buf/O
                         net (fo=197, routed)         1.617    -0.876    clk100
    SLICE_X3Y82          FDRE                                         r  reset_cntr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y82          FDRE (Prop_fdre_C_Q)         0.456    -0.420 r  reset_cntr_reg[11]/Q
                         net (fo=2, routed)           1.141     0.721    reset_cntr_reg[11]
    SLICE_X1Y82          LUT4 (Prop_lut4_I0_O)        0.124     0.845 r  reset_cntr[0]_i_6/O
                         net (fo=1, routed)           0.797     1.642    reset_cntr[0]_i_6_n_0
    SLICE_X1Y81          LUT5 (Prop_lut5_I1_O)        0.124     1.766 r  reset_cntr[0]_i_3/O
                         net (fo=2, routed)           0.453     2.219    reset_cntr[0]_i_3_n_0
    SLICE_X3Y79          LUT3 (Prop_lut3_I0_O)        0.124     2.343 r  reset_cntr[0]_i_1/O
                         net (fo=18, routed)          0.799     3.142    reset_cntr0
    SLICE_X3Y83          FDRE                                         r  reset_cntr_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  inst_clk/inst/clkout1_buf/O
                         net (fo=197, routed)         1.502     8.525    clk100
    SLICE_X3Y83          FDRE                                         r  reset_cntr_reg[12]/C
                         clock pessimism              0.575     9.100    
                         clock uncertainty           -0.242     8.858    
    SLICE_X3Y83          FDRE (Setup_fdre_C_R)       -0.429     8.429    reset_cntr_reg[12]
  -------------------------------------------------------------------
                         required time                          8.429    
                         arrival time                          -3.142    
  -------------------------------------------------------------------
                         slack                                  5.287    

Slack (MET) :             5.287ns  (required time - arrival time)
  Source:                 reset_cntr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_cntr_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.018ns  (logic 0.828ns (20.607%)  route 3.190ns (79.393%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.474ns = ( 8.525 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  inst_clk/inst/clkout1_buf/O
                         net (fo=197, routed)         1.617    -0.876    clk100
    SLICE_X3Y82          FDRE                                         r  reset_cntr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y82          FDRE (Prop_fdre_C_Q)         0.456    -0.420 r  reset_cntr_reg[11]/Q
                         net (fo=2, routed)           1.141     0.721    reset_cntr_reg[11]
    SLICE_X1Y82          LUT4 (Prop_lut4_I0_O)        0.124     0.845 r  reset_cntr[0]_i_6/O
                         net (fo=1, routed)           0.797     1.642    reset_cntr[0]_i_6_n_0
    SLICE_X1Y81          LUT5 (Prop_lut5_I1_O)        0.124     1.766 r  reset_cntr[0]_i_3/O
                         net (fo=2, routed)           0.453     2.219    reset_cntr[0]_i_3_n_0
    SLICE_X3Y79          LUT3 (Prop_lut3_I0_O)        0.124     2.343 r  reset_cntr[0]_i_1/O
                         net (fo=18, routed)          0.799     3.142    reset_cntr0
    SLICE_X3Y83          FDRE                                         r  reset_cntr_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  inst_clk/inst/clkout1_buf/O
                         net (fo=197, routed)         1.502     8.525    clk100
    SLICE_X3Y83          FDRE                                         r  reset_cntr_reg[13]/C
                         clock pessimism              0.575     9.100    
                         clock uncertainty           -0.242     8.858    
    SLICE_X3Y83          FDRE (Setup_fdre_C_R)       -0.429     8.429    reset_cntr_reg[13]
  -------------------------------------------------------------------
                         required time                          8.429    
                         arrival time                          -3.142    
  -------------------------------------------------------------------
                         slack                                  5.287    

Slack (MET) :             5.287ns  (required time - arrival time)
  Source:                 reset_cntr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_cntr_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.018ns  (logic 0.828ns (20.607%)  route 3.190ns (79.393%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.474ns = ( 8.525 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  inst_clk/inst/clkout1_buf/O
                         net (fo=197, routed)         1.617    -0.876    clk100
    SLICE_X3Y82          FDRE                                         r  reset_cntr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y82          FDRE (Prop_fdre_C_Q)         0.456    -0.420 r  reset_cntr_reg[11]/Q
                         net (fo=2, routed)           1.141     0.721    reset_cntr_reg[11]
    SLICE_X1Y82          LUT4 (Prop_lut4_I0_O)        0.124     0.845 r  reset_cntr[0]_i_6/O
                         net (fo=1, routed)           0.797     1.642    reset_cntr[0]_i_6_n_0
    SLICE_X1Y81          LUT5 (Prop_lut5_I1_O)        0.124     1.766 r  reset_cntr[0]_i_3/O
                         net (fo=2, routed)           0.453     2.219    reset_cntr[0]_i_3_n_0
    SLICE_X3Y79          LUT3 (Prop_lut3_I0_O)        0.124     2.343 r  reset_cntr[0]_i_1/O
                         net (fo=18, routed)          0.799     3.142    reset_cntr0
    SLICE_X3Y83          FDRE                                         r  reset_cntr_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  inst_clk/inst/clkout1_buf/O
                         net (fo=197, routed)         1.502     8.525    clk100
    SLICE_X3Y83          FDRE                                         r  reset_cntr_reg[14]/C
                         clock pessimism              0.575     9.100    
                         clock uncertainty           -0.242     8.858    
    SLICE_X3Y83          FDRE (Setup_fdre_C_R)       -0.429     8.429    reset_cntr_reg[14]
  -------------------------------------------------------------------
                         required time                          8.429    
                         arrival time                          -3.142    
  -------------------------------------------------------------------
                         slack                                  5.287    

Slack (MET) :             5.287ns  (required time - arrival time)
  Source:                 reset_cntr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_cntr_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.018ns  (logic 0.828ns (20.607%)  route 3.190ns (79.393%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.474ns = ( 8.525 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  inst_clk/inst/clkout1_buf/O
                         net (fo=197, routed)         1.617    -0.876    clk100
    SLICE_X3Y82          FDRE                                         r  reset_cntr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y82          FDRE (Prop_fdre_C_Q)         0.456    -0.420 r  reset_cntr_reg[11]/Q
                         net (fo=2, routed)           1.141     0.721    reset_cntr_reg[11]
    SLICE_X1Y82          LUT4 (Prop_lut4_I0_O)        0.124     0.845 r  reset_cntr[0]_i_6/O
                         net (fo=1, routed)           0.797     1.642    reset_cntr[0]_i_6_n_0
    SLICE_X1Y81          LUT5 (Prop_lut5_I1_O)        0.124     1.766 r  reset_cntr[0]_i_3/O
                         net (fo=2, routed)           0.453     2.219    reset_cntr[0]_i_3_n_0
    SLICE_X3Y79          LUT3 (Prop_lut3_I0_O)        0.124     2.343 r  reset_cntr[0]_i_1/O
                         net (fo=18, routed)          0.799     3.142    reset_cntr0
    SLICE_X3Y83          FDRE                                         r  reset_cntr_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  inst_clk/inst/clkout1_buf/O
                         net (fo=197, routed)         1.502     8.525    clk100
    SLICE_X3Y83          FDRE                                         r  reset_cntr_reg[15]/C
                         clock pessimism              0.575     9.100    
                         clock uncertainty           -0.242     8.858    
    SLICE_X3Y83          FDRE (Setup_fdre_C_R)       -0.429     8.429    reset_cntr_reg[15]
  -------------------------------------------------------------------
                         required time                          8.429    
                         arrival time                          -3.142    
  -------------------------------------------------------------------
                         slack                                  5.287    

Slack (MET) :             5.385ns  (required time - arrival time)
  Source:                 RGB_Core1/deltacount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB_Core1/valcount_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.809ns  (logic 0.766ns (20.111%)  route 3.043ns (79.889%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.303ns = ( 8.697 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.694ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  inst_clk/inst/clkout1_buf/O
                         net (fo=197, routed)         1.799    -0.694    RGB_Core1/GCLK
    SLICE_X6Y117         FDRE                                         r  RGB_Core1/deltacount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y117         FDRE (Prop_fdre_C_Q)         0.518    -0.176 f  RGB_Core1/deltacount_reg[1]/Q
                         net (fo=2, routed)           1.269     1.093    RGB_Core1/deltacount_reg[1]
    SLICE_X7Y118         LUT4 (Prop_lut4_I0_O)        0.124     1.217 f  RGB_Core1/valcount[8]_i_5/O
                         net (fo=2, routed)           1.001     2.218    RGB_Core1/valcount[8]_i_5_n_0
    SLICE_X4Y119         LUT6 (Prop_lut6_I1_O)        0.124     2.342 r  RGB_Core1/valcount[8]_i_1/O
                         net (fo=9, routed)           0.773     3.115    RGB_Core1/valcount
    SLICE_X2Y118         FDRE                                         r  RGB_Core1/valcount_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  inst_clk/inst/clkout1_buf/O
                         net (fo=197, routed)         1.673     8.697    RGB_Core1/GCLK
    SLICE_X2Y118         FDRE                                         r  RGB_Core1/valcount_reg[0]/C
                         clock pessimism              0.570     9.267    
                         clock uncertainty           -0.242     9.024    
    SLICE_X2Y118         FDRE (Setup_fdre_C_R)       -0.524     8.500    RGB_Core1/valcount_reg[0]
  -------------------------------------------------------------------
                         required time                          8.500    
                         arrival time                          -3.115    
  -------------------------------------------------------------------
                         slack                                  5.385    

Slack (MET) :             5.385ns  (required time - arrival time)
  Source:                 RGB_Core1/deltacount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB_Core1/valcount_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.809ns  (logic 0.766ns (20.111%)  route 3.043ns (79.889%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.303ns = ( 8.697 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.694ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  inst_clk/inst/clkout1_buf/O
                         net (fo=197, routed)         1.799    -0.694    RGB_Core1/GCLK
    SLICE_X6Y117         FDRE                                         r  RGB_Core1/deltacount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y117         FDRE (Prop_fdre_C_Q)         0.518    -0.176 f  RGB_Core1/deltacount_reg[1]/Q
                         net (fo=2, routed)           1.269     1.093    RGB_Core1/deltacount_reg[1]
    SLICE_X7Y118         LUT4 (Prop_lut4_I0_O)        0.124     1.217 f  RGB_Core1/valcount[8]_i_5/O
                         net (fo=2, routed)           1.001     2.218    RGB_Core1/valcount[8]_i_5_n_0
    SLICE_X4Y119         LUT6 (Prop_lut6_I1_O)        0.124     2.342 r  RGB_Core1/valcount[8]_i_1/O
                         net (fo=9, routed)           0.773     3.115    RGB_Core1/valcount
    SLICE_X2Y118         FDRE                                         r  RGB_Core1/valcount_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  inst_clk/inst/clkout1_buf/O
                         net (fo=197, routed)         1.673     8.697    RGB_Core1/GCLK
    SLICE_X2Y118         FDRE                                         r  RGB_Core1/valcount_reg[1]/C
                         clock pessimism              0.570     9.267    
                         clock uncertainty           -0.242     9.024    
    SLICE_X2Y118         FDRE (Setup_fdre_C_R)       -0.524     8.500    RGB_Core1/valcount_reg[1]
  -------------------------------------------------------------------
                         required time                          8.500    
                         arrival time                          -3.115    
  -------------------------------------------------------------------
                         slack                                  5.385    

Slack (MET) :             5.385ns  (required time - arrival time)
  Source:                 RGB_Core1/deltacount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB_Core1/valcount_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.809ns  (logic 0.766ns (20.111%)  route 3.043ns (79.889%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.303ns = ( 8.697 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.694ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  inst_clk/inst/clkout1_buf/O
                         net (fo=197, routed)         1.799    -0.694    RGB_Core1/GCLK
    SLICE_X6Y117         FDRE                                         r  RGB_Core1/deltacount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y117         FDRE (Prop_fdre_C_Q)         0.518    -0.176 f  RGB_Core1/deltacount_reg[1]/Q
                         net (fo=2, routed)           1.269     1.093    RGB_Core1/deltacount_reg[1]
    SLICE_X7Y118         LUT4 (Prop_lut4_I0_O)        0.124     1.217 f  RGB_Core1/valcount[8]_i_5/O
                         net (fo=2, routed)           1.001     2.218    RGB_Core1/valcount[8]_i_5_n_0
    SLICE_X4Y119         LUT6 (Prop_lut6_I1_O)        0.124     2.342 r  RGB_Core1/valcount[8]_i_1/O
                         net (fo=9, routed)           0.773     3.115    RGB_Core1/valcount
    SLICE_X2Y118         FDRE                                         r  RGB_Core1/valcount_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  inst_clk/inst/clkout1_buf/O
                         net (fo=197, routed)         1.673     8.697    RGB_Core1/GCLK
    SLICE_X2Y118         FDRE                                         r  RGB_Core1/valcount_reg[5]/C
                         clock pessimism              0.570     9.267    
                         clock uncertainty           -0.242     9.024    
    SLICE_X2Y118         FDRE (Setup_fdre_C_R)       -0.524     8.500    RGB_Core1/valcount_reg[5]
  -------------------------------------------------------------------
                         required time                          8.500    
                         arrival time                          -3.115    
  -------------------------------------------------------------------
                         slack                                  5.385    

Slack (MET) :             5.425ns  (required time - arrival time)
  Source:                 RGB_Core1/deltacount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB_Core1/valcount_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.863ns  (logic 0.766ns (19.831%)  route 3.097ns (80.169%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.304ns = ( 8.696 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.694ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  inst_clk/inst/clkout1_buf/O
                         net (fo=197, routed)         1.799    -0.694    RGB_Core1/GCLK
    SLICE_X6Y117         FDRE                                         r  RGB_Core1/deltacount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y117         FDRE (Prop_fdre_C_Q)         0.518    -0.176 f  RGB_Core1/deltacount_reg[1]/Q
                         net (fo=2, routed)           1.269     1.093    RGB_Core1/deltacount_reg[1]
    SLICE_X7Y118         LUT4 (Prop_lut4_I0_O)        0.124     1.217 f  RGB_Core1/valcount[8]_i_5/O
                         net (fo=2, routed)           1.001     2.218    RGB_Core1/valcount[8]_i_5_n_0
    SLICE_X4Y119         LUT6 (Prop_lut6_I1_O)        0.124     2.342 r  RGB_Core1/valcount[8]_i_1/O
                         net (fo=9, routed)           0.827     3.169    RGB_Core1/valcount
    SLICE_X3Y119         FDRE                                         r  RGB_Core1/valcount_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  inst_clk/inst/clkout1_buf/O
                         net (fo=197, routed)         1.672     8.696    RGB_Core1/GCLK
    SLICE_X3Y119         FDRE                                         r  RGB_Core1/valcount_reg[6]/C
                         clock pessimism              0.570     9.266    
                         clock uncertainty           -0.242     9.023    
    SLICE_X3Y119         FDRE (Setup_fdre_C_R)       -0.429     8.594    RGB_Core1/valcount_reg[6]
  -------------------------------------------------------------------
                         required time                          8.594    
                         arrival time                          -3.169    
  -------------------------------------------------------------------
                         slack                                  5.425    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 RGB_Core1/valcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB_Core1/valcount_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.207ns (52.193%)  route 0.190ns (47.807%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.730ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  inst_clk/inst/clkout1_buf/O
                         net (fo=197, routed)         0.668    -0.495    RGB_Core1/GCLK
    SLICE_X2Y118         FDRE                                         r  RGB_Core1/valcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y118         FDRE (Prop_fdre_C_Q)         0.164    -0.331 r  RGB_Core1/valcount_reg[0]/Q
                         net (fo=13, routed)          0.190    -0.142    RGB_Core1/valcount_reg_n_0_[0]
    SLICE_X2Y118         LUT2 (Prop_lut2_I1_O)        0.043    -0.099 r  RGB_Core1/valcount[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.099    RGB_Core1/plusOp[1]
    SLICE_X2Y118         FDRE                                         r  RGB_Core1/valcount_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  inst_clk/inst/clkout1_buf/O
                         net (fo=197, routed)         0.941    -0.730    RGB_Core1/GCLK
    SLICE_X2Y118         FDRE                                         r  RGB_Core1/valcount_reg[1]/C
                         clock pessimism              0.234    -0.495    
                         clock uncertainty            0.242    -0.253    
    SLICE_X2Y118         FDRE (Hold_fdre_C_D)         0.131    -0.122    RGB_Core1/valcount_reg[1]
  -------------------------------------------------------------------
                         required time                          0.122    
                         arrival time                          -0.099    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 RGB_Core1/valcount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB_Core1/valcount_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.212ns (53.747%)  route 0.182ns (46.253%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  inst_clk/inst/clkout1_buf/O
                         net (fo=197, routed)         0.668    -0.495    RGB_Core1/GCLK
    SLICE_X2Y118         FDRE                                         r  RGB_Core1/valcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y118         FDRE (Prop_fdre_C_Q)         0.164    -0.331 r  RGB_Core1/valcount_reg[5]/Q
                         net (fo=11, routed)          0.182    -0.149    RGB_Core1/p_5_in
    SLICE_X3Y119         LUT5 (Prop_lut5_I1_O)        0.048    -0.101 r  RGB_Core1/valcount[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.101    RGB_Core1/plusOp[7]
    SLICE_X3Y119         FDRE                                         r  RGB_Core1/valcount_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  inst_clk/inst/clkout1_buf/O
                         net (fo=197, routed)         0.940    -0.731    RGB_Core1/GCLK
    SLICE_X3Y119         FDRE                                         r  RGB_Core1/valcount_reg[7]/C
                         clock pessimism              0.248    -0.482    
                         clock uncertainty            0.242    -0.240    
    SLICE_X3Y119         FDRE (Hold_fdre_C_D)         0.107    -0.133    RGB_Core1/valcount_reg[7]
  -------------------------------------------------------------------
                         required time                          0.133    
                         arrival time                          -0.101    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 sendStr_reg[17][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sendStr_reg[17][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.759%)  route 0.180ns (49.241%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.581ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  inst_clk/inst/clkout1_buf/O
                         net (fo=197, routed)         0.583    -0.581    clk100
    SLICE_X1Y77          FDRE                                         r  sendStr_reg[17][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y77          FDRE (Prop_fdre_C_Q)         0.141    -0.440 r  sendStr_reg[17][0]/Q
                         net (fo=15, routed)          0.180    -0.259    sendStr_reg_n_0_[17][0]
    SLICE_X1Y77          LUT4 (Prop_lut4_I3_O)        0.045    -0.214 r  sendStr[17][0]_i_2/O
                         net (fo=1, routed)           0.000    -0.214    sendStr[17][0]_i_2_n_0
    SLICE_X1Y77          FDRE                                         r  sendStr_reg[17][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  inst_clk/inst/clkout1_buf/O
                         net (fo=197, routed)         0.850    -0.820    clk100
    SLICE_X1Y77          FDRE                                         r  sendStr_reg[17][0]/C
                         clock pessimism              0.239    -0.581    
                         clock uncertainty            0.242    -0.338    
    SLICE_X1Y77          FDRE (Hold_fdre_C_D)         0.091    -0.247    sendStr_reg[17][0]
  -------------------------------------------------------------------
                         required time                          0.247    
                         arrival time                          -0.214    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 RGB_Core1/valcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB_Core1/valcount_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.209ns (52.433%)  route 0.190ns (47.567%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.730ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  inst_clk/inst/clkout1_buf/O
                         net (fo=197, routed)         0.668    -0.495    RGB_Core1/GCLK
    SLICE_X2Y118         FDRE                                         r  RGB_Core1/valcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y118         FDRE (Prop_fdre_C_Q)         0.164    -0.331 f  RGB_Core1/valcount_reg[0]/Q
                         net (fo=13, routed)          0.190    -0.142    RGB_Core1/valcount_reg_n_0_[0]
    SLICE_X2Y118         LUT1 (Prop_lut1_I0_O)        0.045    -0.097 r  RGB_Core1/valcount[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.097    RGB_Core1/decVal[0]
    SLICE_X2Y118         FDRE                                         r  RGB_Core1/valcount_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  inst_clk/inst/clkout1_buf/O
                         net (fo=197, routed)         0.941    -0.730    RGB_Core1/GCLK
    SLICE_X2Y118         FDRE                                         r  RGB_Core1/valcount_reg[0]/C
                         clock pessimism              0.234    -0.495    
                         clock uncertainty            0.242    -0.253    
    SLICE_X2Y118         FDRE (Hold_fdre_C_D)         0.120    -0.133    RGB_Core1/valcount_reg[0]
  -------------------------------------------------------------------
                         required time                          0.133    
                         arrival time                          -0.097    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 strIndex_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uartData_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.209ns (53.985%)  route 0.178ns (46.015%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.581ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  inst_clk/inst/clkout1_buf/O
                         net (fo=197, routed)         0.583    -0.581    clk100
    SLICE_X2Y77          FDRE                                         r  strIndex_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y77          FDRE (Prop_fdre_C_Q)         0.164    -0.417 r  strIndex_reg[3]/Q
                         net (fo=17, routed)          0.178    -0.239    strIndex_reg[3]
    SLICE_X3Y77          LUT5 (Prop_lut5_I4_O)        0.045    -0.194 r  uartData[6]_i_2/O
                         net (fo=1, routed)           0.000    -0.194    sendStr[0][6]
    SLICE_X3Y77          FDRE                                         r  uartData_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  inst_clk/inst/clkout1_buf/O
                         net (fo=197, routed)         0.850    -0.820    clk100
    SLICE_X3Y77          FDRE                                         r  uartData_reg[6]/C
                         clock pessimism              0.252    -0.568    
                         clock uncertainty            0.242    -0.325    
    SLICE_X3Y77          FDRE (Hold_fdre_C_D)         0.091    -0.234    uartData_reg[6]
  -------------------------------------------------------------------
                         required time                          0.234    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 sendStr_reg[18][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sendStr_reg[18][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.230ns (58.756%)  route 0.161ns (41.244%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.581ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  inst_clk/inst/clkout1_buf/O
                         net (fo=197, routed)         0.583    -0.581    clk100
    SLICE_X1Y77          FDRE                                         r  sendStr_reg[18][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y77          FDRE (Prop_fdre_C_Q)         0.128    -0.453 r  sendStr_reg[18][5]/Q
                         net (fo=3, routed)           0.161    -0.291    sendStr_reg_n_0_[18][5]
    SLICE_X1Y77          LUT4 (Prop_lut4_I3_O)        0.102    -0.189 r  sendStr[18][5]_i_1/O
                         net (fo=1, routed)           0.000    -0.189    sendStr[18][5]_i_1_n_0
    SLICE_X1Y77          FDRE                                         r  sendStr_reg[18][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  inst_clk/inst/clkout1_buf/O
                         net (fo=197, routed)         0.850    -0.820    clk100
    SLICE_X1Y77          FDRE                                         r  sendStr_reg[18][5]/C
                         clock pessimism              0.239    -0.581    
                         clock uncertainty            0.242    -0.338    
    SLICE_X1Y77          FDRE (Hold_fdre_C_D)         0.107    -0.231    sendStr_reg[18][5]
  -------------------------------------------------------------------
                         required time                          0.231    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 RGB_Core1/valcount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB_Core1/valcount_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.209ns (53.392%)  route 0.182ns (46.608%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  inst_clk/inst/clkout1_buf/O
                         net (fo=197, routed)         0.668    -0.495    RGB_Core1/GCLK
    SLICE_X2Y118         FDRE                                         r  RGB_Core1/valcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y118         FDRE (Prop_fdre_C_Q)         0.164    -0.331 r  RGB_Core1/valcount_reg[5]/Q
                         net (fo=11, routed)          0.182    -0.149    RGB_Core1/p_5_in
    SLICE_X3Y119         LUT4 (Prop_lut4_I0_O)        0.045    -0.104 r  RGB_Core1/valcount[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.104    RGB_Core1/plusOp[6]
    SLICE_X3Y119         FDRE                                         r  RGB_Core1/valcount_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  inst_clk/inst/clkout1_buf/O
                         net (fo=197, routed)         0.940    -0.731    RGB_Core1/GCLK
    SLICE_X3Y119         FDRE                                         r  RGB_Core1/valcount_reg[6]/C
                         clock pessimism              0.248    -0.482    
                         clock uncertainty            0.242    -0.240    
    SLICE_X3Y119         FDRE (Hold_fdre_C_D)         0.091    -0.149    RGB_Core1/valcount_reg[6]
  -------------------------------------------------------------------
                         required time                          0.149    
                         arrival time                          -0.104    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 Inst_UART_TX_CTRL/txState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_UART_TX_CTRL/txState_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.209ns (51.154%)  route 0.200ns (48.846%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  inst_clk/inst/clkout1_buf/O
                         net (fo=197, routed)         0.556    -0.608    Inst_UART_TX_CTRL/CLK
    SLICE_X10Y80         FDRE                                         r  Inst_UART_TX_CTRL/txState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y80         FDRE (Prop_fdre_C_Q)         0.164    -0.444 r  Inst_UART_TX_CTRL/txState_reg[1]/Q
                         net (fo=6, routed)           0.200    -0.244    Inst_UART_TX_CTRL/txState_reg_n_0_[1]
    SLICE_X10Y80         LUT3 (Prop_lut3_I1_O)        0.045    -0.199 r  Inst_UART_TX_CTRL/txState[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.199    Inst_UART_TX_CTRL/txState[1]_i_1_n_0
    SLICE_X10Y80         FDRE                                         r  Inst_UART_TX_CTRL/txState_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  inst_clk/inst/clkout1_buf/O
                         net (fo=197, routed)         0.823    -0.847    Inst_UART_TX_CTRL/CLK
    SLICE_X10Y80         FDRE                                         r  Inst_UART_TX_CTRL/txState_reg[1]/C
                         clock pessimism              0.239    -0.608    
                         clock uncertainty            0.242    -0.365    
    SLICE_X10Y80         FDRE (Hold_fdre_C_D)         0.120    -0.245    Inst_UART_TX_CTRL/txState_reg[1]
  -------------------------------------------------------------------
                         required time                          0.245    
                         arrival time                          -0.199    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 RGB_Core1/valcount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB_Core1/valcount_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.227ns (52.984%)  route 0.201ns (47.016%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.730ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  inst_clk/inst/clkout1_buf/O
                         net (fo=197, routed)         0.668    -0.495    RGB_Core1/GCLK
    SLICE_X3Y118         FDRE                                         r  RGB_Core1/valcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y118         FDRE (Prop_fdre_C_Q)         0.128    -0.367 r  RGB_Core1/valcount_reg[3]/Q
                         net (fo=11, routed)          0.201    -0.166    RGB_Core1/p_3_in
    SLICE_X2Y118         LUT6 (Prop_lut6_I2_O)        0.099    -0.067 r  RGB_Core1/valcount[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.067    RGB_Core1/plusOp[5]
    SLICE_X2Y118         FDRE                                         r  RGB_Core1/valcount_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  inst_clk/inst/clkout1_buf/O
                         net (fo=197, routed)         0.941    -0.730    RGB_Core1/GCLK
    SLICE_X2Y118         FDRE                                         r  RGB_Core1/valcount_reg[5]/C
                         clock pessimism              0.247    -0.482    
                         clock uncertainty            0.242    -0.240    
    SLICE_X2Y118         FDRE (Hold_fdre_C_D)         0.121    -0.119    RGB_Core1/valcount_reg[5]
  -------------------------------------------------------------------
                         required time                          0.119    
                         arrival time                          -0.067    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 RGB_Core1/windowcount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB_Core1/windowcount_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.209ns (49.800%)  route 0.211ns (50.200%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  inst_clk/inst/clkout1_buf/O
                         net (fo=197, routed)         0.666    -0.497    RGB_Core1/GCLK
    SLICE_X2Y120         FDRE                                         r  RGB_Core1/windowcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y120         FDRE (Prop_fdre_C_Q)         0.164    -0.333 r  RGB_Core1/windowcount_reg[5]/Q
                         net (fo=8, routed)           0.211    -0.123    RGB_Core1/windowcount_reg__0[5]
    SLICE_X2Y120         LUT6 (Prop_lut6_I0_O)        0.045    -0.078 r  RGB_Core1/windowcount[5]_i_2/O
                         net (fo=1, routed)           0.000    -0.078    RGB_Core1/plusOp__0[5]
    SLICE_X2Y120         FDRE                                         r  RGB_Core1/windowcount_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  inst_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    inst_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    inst_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  inst_clk/inst/clkout1_buf/O
                         net (fo=197, routed)         0.939    -0.732    RGB_Core1/GCLK
    SLICE_X2Y120         FDRE                                         r  RGB_Core1/windowcount_reg[5]/C
                         clock pessimism              0.234    -0.497    
                         clock uncertainty            0.242    -0.255    
    SLICE_X2Y120         FDRE (Hold_fdre_C_D)         0.120    -0.135    RGB_Core1/windowcount_reg[5]
  -------------------------------------------------------------------
                         required time                          0.135    
                         arrival time                          -0.078    
  -------------------------------------------------------------------
                         slack                                  0.057    





