
          Lattice Mapping Report File for Design Module 'AutoShift'


Design Information
------------------

Command line:   map -a MachXO2 -p LCMXO2-7000HE -t TQFP144 -s 5 -oc Commercial
     SevenSegClock_SevenSegClock.ngd -o SevenSegClock_SevenSegClock_map.ncd -pr
     SevenSegClock_SevenSegClock.prf -mp SevenSegClock_SevenSegClock.mrp /home/j
     ustin/7SegClock/7SegClock/Lattice_FPGA/SevenSegClock/source/SevenSegClock.l
     pf -c 0 -gui 
Target Vendor:  LATTICE
Target Device:  LCMXO2-7000HETQFP144
Target Performance:   5
Mapper:  xo2c00,  version:  Diamond (64-bit) 3.3.0.109
Mapped on:  01/04/15  07:24:39

Design Summary
--------------

   Number of registers:     78 out of  7209 (1%)
      PFU registers:           78 out of  6864 (1%)
      PIO registers:            0 out of   345 (0%)
   Number of SLICEs:        46 out of  3432 (1%)
      SLICEs as Logic/ROM:     46 out of  3432 (1%)
      SLICEs as RAM:            0 out of  2574 (0%)
      SLICEs as Carry:          6 out of  3432 (0%)
   Number of LUT4s:         44 out of  6864 (1%)
      Number of logic LUTs:       32
      Number of distributed RAM:   0 (0 LUT4s)
      Number of ripple logic:      6 (12 LUT4s)
      Number of shift registers:   0
   Number of PIO sites used: 24 + 4(JTAG) out of 115 (24%)
   Number of block RAMs:  0 out of 26 (0%)
   Number of GSRs:  0 out of 1 (0%)
   EFB used :       No
   JTAG used :      No
   Readback used :  No
   Oscillator used :  Yes
   Startup used :   No
   POR :            On
   Bandgap :        On
   Number of Power Controller:  0 out of 1 (0%)
   Number of Dynamic Bank Controller (BCINRD):  0 out of 6 (0%)
   Number of Dynamic Bank Controller (BCLVDSO):  0 out of 1 (0%)
   Number of DCCA:  0 out of 8 (0%)
   Number of DCMA:  0 out of 2 (0%)
   Number of PLLs:  0 out of 2 (0%)
   Number of DQSDLLs:  0 out of 2 (0%)
   Number of CLKDIVC:  0 out of 4 (0%)
   Number of ECLKSYNCA:  0 out of 4 (0%)
   Number of ECLKBRIDGECS:  0 out of 2 (0%)
   Notes:-
      1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of
     distributed RAMs) + 2*(Number of ripple logic)
      2. Number of logic LUT4s does not include count of distributed RAM and
     ripple logic.
   Number of clocks:  5
     Net n1377: 15 loads, 15 rising, 0 falling (Driver:
     i10_1_lut_rep_8_2_lut_3_lut_4_lut )
     Net clk_c: 12 loads, 12 rising, 0 falling (Driver: PIO clk )

                                    Page 1




Design:  AutoShift                                     Date:  01/04/15  07:24:39

Design Summary (cont)
---------------------
     Net latch_c: 11 loads, 11 rising, 0 falling (Driver: PIO latch )
     Net osc_clk_c_c: 6 loads, 6 rising, 0 falling (Driver: OSCH_inst )
     Net n1378: 2 loads, 2 rising, 0 falling (Driver: i1_2_lut_rep_9_3_lut_4_lut
     )
   Number of Clock Enables:  0
   Number of LSRs:  10
     Net ledon_0: 1 loads, 1 LSLICEs
     Net n947: 2 loads, 2 LSLICEs
     Net n1164: 4 loads, 4 LSLICEs
     Net n724: 4 loads, 4 LSLICEs
     Net ledon_2: 1 loads, 1 LSLICEs
     Net ledon_1: 1 loads, 1 LSLICEs
     Net ledon_6: 1 loads, 1 LSLICEs
     Net ledon_5: 1 loads, 1 LSLICEs
     Net ledon_4: 1 loads, 1 LSLICEs
     Net ledon_3: 1 loads, 1 LSLICEs
   Number of nets driven by tri-state buffers:  0
   Top 10 highest fanout non-clock nets:
     Net segment_0: 18 loads
     Net segment_1: 17 loads
     Net segment_2: 16 loads
     Net cnt_6: 13 loads
     Net cnt_7: 13 loads
     Net cnt_8: 13 loads
     Net cnt_9: 13 loads
     Net n1164: 4 loads
     Net n724: 4 loads
     Net n947: 2 loads




   Number of warnings:  0
   Number of errors:    0
     

Design Errors/Warnings
----------------------

   No errors or warnings present.

IO (PIO) Attributes
-------------------

+---------------------+-----------+-----------+------------+
| IO Name             | Direction | Levelmode | IO         |
|                     |           |  IO_TYPE  | Register   |
+---------------------+-----------+-----------+------------+
| leds[18]            | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| leds[4]             | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| leds[5]             | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| data                | INPUT     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+

                                    Page 2




Design:  AutoShift                                     Date:  01/04/15  07:24:39

IO (PIO) Attributes (cont)
--------------------------
| leds[6]             | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| leds[7]             | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| clk                 | INPUT     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| leds[8]             | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| leds[9]             | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| latch               | INPUT     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| leds[10]            | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| leds[11]            | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| leds[0]             | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| leds[12]            | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| leds[13]            | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| leds[1]             | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| leds[20]            | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| leds[14]            | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| leds[15]            | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| leds[2]             | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| leds[19]            | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| leds[16]            | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| leds[17]            | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| leds[3]             | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+

Removed logic
-------------

Block i2 undriven or does not drive anything - clipped.
Block GSR_INST undriven or does not drive anything - clipped.
Signal n953 was merged into signal ledon_3
Signal n955 was merged into signal ledon_4
Signal n956 was merged into signal ledon_5
Signal n958 was merged into signal ledon_6
Signal n949 was merged into signal ledon_0
Signal n950 was merged into signal ledon_1
Signal n952 was merged into signal ledon_2
Signal GND_net undriven or does not drive anything - clipped.
Signal VCC_net undriven or does not drive anything - clipped.
Signal cnt_237_add_4_11/S1 undriven or does not drive anything - clipped.

                                    Page 3




Design:  AutoShift                                     Date:  01/04/15  07:24:39

Removed logic (cont)
--------------------
Signal cnt_237_add_4_11/CO undriven or does not drive anything - clipped.
Signal cnt_237_add_4_1/S0 undriven or does not drive anything - clipped.
Signal cnt_237_add_4_1/CI undriven or does not drive anything - clipped.
Block i552_1_lut was optimized away.
Block i554_1_lut was optimized away.
Block i555_1_lut was optimized away.
Block i557_1_lut was optimized away.
Block i548_1_lut was optimized away.
Block i549_1_lut was optimized away.
Block i551_1_lut was optimized away.
Block i1 was optimized away.

Memory Usage
------------


     

OSC Summary
-----------

OSC 1:                                     Pin/Node Value
  OSC Instance Name:                                OSCH_inst
  OSC Type:                                         OSCH
  STDBY Input:                                      NONE
  OSC Output:                              NODE     osc_clk_c_c
  OSC Nominal Frequency (MHz):                      2.08

ASIC Components
---------------

Instance Name: OSCH_inst
         Type: OSCH

Run Time and Memory Usage
-------------------------

   Total CPU Time: 0 secs  
   Total REAL Time: 0 secs  
   Peak Memory Usage: 179 MB
        
















                                    Page 4


Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
     Copyright (c) 1995 AT&T Corp.   All rights reserved.
     Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
     Copyright (c) 2001 Agere Systems   All rights reserved.
     Copyright (c) 2002-2014 Lattice Semiconductor Corporation,  All rights
     reserved.
