INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/hogfr/Documents/GLITCH/GitHub/GLITCH-Software/FPGA/SRAM/SRAM.srcs/sim_1/new/WaitTb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'WaitTb'
