# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../EvtCount.srcs/sources_1/new/EvtCount.vhd" \
"../../../../../../Exams/events_count/events_count.srcs/sim_1/new/events_cnt_tb.vhd" \

# Do not sort compile order
nosort
