Analysis & Synthesis report for CPU
Wed Jul 02 21:25:05 2025
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. Registers Removed During Synthesis
 12. Removed Registers Triggering Further Register Optimizations
 13. General Register Statistics
 14. Inverted Register Statistics
 15. Registers Packed Into Inferred Megafunctions
 16. Multiplexer Restructuring Statistics (Restructuring Performed)
 17. Source assignments for red_screen:rs|VRAM:VR|altsyncram:altsyncram_component|altsyncram_r9a1:auto_generated
 18. Source assignments for vga_test:inst_vga_test|FrameBuffer:FB|altsyncram:altsyncram_component|altsyncram_aoj1:auto_generated
 19. Source assignments for rom_instructions:rom_instructions_inst|altsyncram:rom_rtl_0|altsyncram_bm71:auto_generated
 20. Source assignments for ram_data:ram_data_inst|altsyncram:ram_rtl_0|altsyncram_i5d1:auto_generated
 21. Source assignments for ram_data:ram_data_inst|altsyncram:ram_rtl_1|altsyncram_2vd1:auto_generated
 22. Source assignments for ps2_receiver:PS2|altsyncram:acoes_rtl_0|altsyncram_fpv:auto_generated
 23. Parameter Settings for User Entity Instance: program_counter:program_counter_inst
 24. Parameter Settings for User Entity Instance: rom_instructions:rom_instructions_inst
 25. Parameter Settings for User Entity Instance: ram_data:ram_data_inst
 26. Parameter Settings for User Entity Instance: red_screen:rs|VRAM:VR|altsyncram:altsyncram_component
 27. Parameter Settings for User Entity Instance: vga_test:inst_vga_test|vga_sync:vga_sync_inst|vga_pll:vga_pll|altpll:altpll_component
 28. Parameter Settings for User Entity Instance: vga_test:inst_vga_test|FrameBuffer:FB|altsyncram:altsyncram_component
 29. Parameter Settings for Inferred Entity Instance: rom_instructions:rom_instructions_inst|altsyncram:rom_rtl_0
 30. Parameter Settings for Inferred Entity Instance: ram_data:ram_data_inst|altsyncram:ram_rtl_0
 31. Parameter Settings for Inferred Entity Instance: ram_data:ram_data_inst|altsyncram:ram_rtl_1
 32. Parameter Settings for Inferred Entity Instance: ps2_receiver:PS2|altsyncram:acoes_rtl_0
 33. Parameter Settings for Inferred Entity Instance: ula:ula_inst|lpm_divide:Div0
 34. Parameter Settings for Inferred Entity Instance: ula:ula_inst|lpm_mult:Mult0
 35. Parameter Settings for Inferred Entity Instance: ram_data:ram_data_inst|lpm_mult:Mult2
 36. Parameter Settings for Inferred Entity Instance: ram_data:ram_data_inst|lpm_mult:Mult1
 37. Parameter Settings for Inferred Entity Instance: program_counter:program_counter_inst|lpm_mult:Mult0
 38. Parameter Settings for Inferred Entity Instance: red_screen:rs|game_process:game_process|lpm_divide:Mod9
 39. Parameter Settings for Inferred Entity Instance: red_screen:rs|game_process:game_process|lpm_divide:Div9
 40. Parameter Settings for Inferred Entity Instance: red_screen:rs|game_process:game_process|lpm_divide:Div7
 41. Parameter Settings for Inferred Entity Instance: red_screen:rs|game_process:game_process|lpm_divide:Mod5
 42. Parameter Settings for Inferred Entity Instance: red_screen:rs|game_process:game_process|lpm_divide:Div5
 43. Parameter Settings for Inferred Entity Instance: red_screen:rs|game_process:game_process|lpm_divide:Mod3
 44. Parameter Settings for Inferred Entity Instance: red_screen:rs|game_process:game_process|lpm_divide:Div3
 45. Parameter Settings for Inferred Entity Instance: red_screen:rs|game_process:game_process|lpm_divide:Mod1
 46. Parameter Settings for Inferred Entity Instance: red_screen:rs|game_process:game_process|lpm_divide:Div1
 47. Parameter Settings for Inferred Entity Instance: red_screen:rs|game_process:game_process|lpm_divide:Mod7
 48. Parameter Settings for Inferred Entity Instance: red_screen:rs|lpm_divide:Mod0
 49. Parameter Settings for Inferred Entity Instance: red_screen:rs|game_process:game_process|random_enemy:re|lpm_divide:Mod0
 50. Parameter Settings for Inferred Entity Instance: red_screen:rs|game_process:game_process|random_enemy:re|lpm_divide:Div0
 51. altsyncram Parameter Settings by Entity Instance
 52. altpll Parameter Settings by Entity Instance
 53. lpm_mult Parameter Settings by Entity Instance
 54. Port Connectivity Checks: "vga_test:inst_vga_test|vga_sync:vga_sync_inst"
 55. Port Connectivity Checks: "data_output:data_output_inst"
 56. Post-Synthesis Netlist Statistics for Top Partition
 57. Elapsed Time Per Partition
 58. Analysis & Synthesis Messages
 59. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed Jul 02 21:25:05 2025       ;
; Quartus Prime Version              ; 17.1.0 Build 590 10/25/2017 SJ Lite Edition ;
; Revision Name                      ; CPU                                         ;
; Top-level Entity Name              ; teste                                       ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 8,365                                       ;
;     Total combinational functions  ; 7,304                                       ;
;     Dedicated logic registers      ; 1,731                                       ;
; Total registers                    ; 1731                                        ;
; Total pins                         ; 112                                         ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 840,448                                     ;
; Embedded Multiplier 9-bit elements ; 14                                          ;
; Total PLLs                         ; 1                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                                      ; teste              ; CPU                ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                                      ; On                 ; Off                ;
; Maximum processors allowed for parallel compilation                        ; All                ;                    ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                              ; Enable             ; Enable             ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; Power Optimization During Synthesis                                        ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 12          ;
;                            ;             ;
; Average used               ; 1.01        ;
; Maximum used               ; 12          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processor 3            ;   0.1%      ;
;     Processor 4            ;   0.1%      ;
;     Processor 5            ;   0.1%      ;
;     Processor 6            ;   0.1%      ;
;     Processor 7            ;   0.1%      ;
;     Processor 8            ;   0.1%      ;
;     Processors 9-12        ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                              ;
+-----------------------------------------------+-----------------+-------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path              ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                                                    ; Library ;
+-----------------------------------------------+-----------------+-------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+---------+
; old/VRAM.v                                    ; yes             ; User Wizard-Generated File                            ; C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/old/VRAM.v                                    ;         ;
; old/vga_pll.v                                 ; yes             ; User Wizard-Generated File                            ; C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/old/vga_pll.v                                 ;         ;
; old/random_enemy.sv                           ; yes             ; User SystemVerilog HDL File                           ; C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/old/random_enemy.sv                           ;         ;
; old/FrameBuffer.v                             ; yes             ; User Wizard-Generated File                            ; C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/old/FrameBuffer.v                             ;         ;
; vga_test.sv                                   ; yes             ; User SystemVerilog HDL File                           ; C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/vga_test.sv                                   ;         ;
; vga_sync.sv                                   ; yes             ; User SystemVerilog HDL File                           ; C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/vga_sync.sv                                   ;         ;
; ula_control.sv                                ; yes             ; User SystemVerilog HDL File                           ; C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/ula_control.sv                                ;         ;
; ula.sv                                        ; yes             ; User SystemVerilog HDL File                           ; C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/ula.sv                                        ;         ;
; teste.sv                                      ; yes             ; User SystemVerilog HDL File                           ; C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/teste.sv                                      ;         ;
; switch_input.sv                               ; yes             ; User SystemVerilog HDL File                           ; C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/switch_input.sv                               ;         ;
; sign_extender.sv                              ; yes             ; User SystemVerilog HDL File                           ; C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/sign_extender.sv                              ;         ;
; rom_instructions.sv                           ; yes             ; User SystemVerilog HDL File                           ; C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/rom_instructions.sv                           ;         ;
; register_file.sv                              ; yes             ; User SystemVerilog HDL File                           ; C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/register_file.sv                              ;         ;
; red_screen.sv                                 ; yes             ; User SystemVerilog HDL File                           ; C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/red_screen.sv                                 ;         ;
; ram_data.sv                                   ; yes             ; User SystemVerilog HDL File                           ; C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/ram_data.sv                                   ;         ;
; ps2_receiver.sv                               ; yes             ; User SystemVerilog HDL File                           ; C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/ps2_receiver.sv                               ;         ;
; program_counter.sv                            ; yes             ; User SystemVerilog HDL File                           ; C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/program_counter.sv                            ;         ;
; mux_mem.sv                                    ; yes             ; User SystemVerilog HDL File                           ; C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/mux_mem.sv                                    ;         ;
; game_process.sv                               ; yes             ; User SystemVerilog HDL File                           ; C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/game_process.sv                               ;         ;
; display7seg.sv                                ; yes             ; User SystemVerilog HDL File                           ; C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/display7seg.sv                                ;         ;
; data_output.sv                                ; yes             ; User SystemVerilog HDL File                           ; C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/data_output.sv                                ;         ;
; control_unit.sv                               ; yes             ; User SystemVerilog HDL File                           ; C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/control_unit.sv                               ;         ;
; clock_divider.sv                              ; yes             ; User SystemVerilog HDL File                           ; C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/clock_divider.sv                              ;         ;
; synchronizer.sv                               ; yes             ; User SystemVerilog HDL File                           ; C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/synchronizer.sv                               ;         ;
; instrucoes_ram/so.txt                         ; yes             ; Auto-Found File                                       ; C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/instrucoes_ram/so.txt                         ;         ;
; instrucoes_ram/programa_1.txt                 ; yes             ; Auto-Found File                                       ; C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/instrucoes_ram/programa_1.txt                 ;         ;
; instrucoes_ram/programa_2.txt                 ; yes             ; Auto-Found File                                       ; C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/instrucoes_ram/programa_2.txt                 ;         ;
; instrucoes_ram/rotina_troca_contexto.txt      ; yes             ; Auto-Found File                                       ; C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/instrucoes_ram/rotina_troca_contexto.txt      ;         ;
; altsyncram.tdf                                ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf                                           ;         ;
; stratix_ram_block.inc                         ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                    ;         ;
; lpm_mux.inc                                   ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mux.inc                                              ;         ;
; lpm_decode.inc                                ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_decode.inc                                           ;         ;
; aglobal171.inc                                ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/aglobal171.inc                                           ;         ;
; a_rdenreg.inc                                 ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/a_rdenreg.inc                                            ;         ;
; altrom.inc                                    ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altrom.inc                                               ;         ;
; altram.inc                                    ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altram.inc                                               ;         ;
; altdpram.inc                                  ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altdpram.inc                                             ;         ;
; db/altsyncram_r9a1.tdf                        ; yes             ; Auto-Generated Megafunction                           ; C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/db/altsyncram_r9a1.tdf                        ;         ;
; framebuffer_red.mif                           ; yes             ; Auto-Found Memory Initialization File                 ; C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/framebuffer_red.mif                           ;         ;
; db/decode_k8a.tdf                             ; yes             ; Auto-Generated Megafunction                           ; C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/db/decode_k8a.tdf                             ;         ;
; db/mux_cnb.tdf                                ; yes             ; Auto-Generated Megafunction                           ; C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/db/mux_cnb.tdf                                ;         ;
; altpll.tdf                                    ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altpll.tdf                                               ;         ;
; stratix_pll.inc                               ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/stratix_pll.inc                                          ;         ;
; stratixii_pll.inc                             ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/stratixii_pll.inc                                        ;         ;
; cycloneii_pll.inc                             ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/cycloneii_pll.inc                                        ;         ;
; db/vga_pll_altpll.v                           ; yes             ; Auto-Generated Megafunction                           ; C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/db/vga_pll_altpll.v                           ;         ;
; db/altsyncram_aoj1.tdf                        ; yes             ; Auto-Generated Megafunction                           ; C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/db/altsyncram_aoj1.tdf                        ;         ;
; db/decode_lsa.tdf                             ; yes             ; Auto-Generated Megafunction                           ; C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/db/decode_lsa.tdf                             ;         ;
; db/decode_e8a.tdf                             ; yes             ; Auto-Generated Megafunction                           ; C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/db/decode_e8a.tdf                             ;         ;
; db/mux_6nb.tdf                                ; yes             ; Auto-Generated Megafunction                           ; C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/db/mux_6nb.tdf                                ;         ;
; db/altsyncram_bm71.tdf                        ; yes             ; Auto-Generated Megafunction                           ; C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/db/altsyncram_bm71.tdf                        ;         ;
; db/cpu.ram0_rom_instructions_9e2abac3.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/db/cpu.ram0_rom_instructions_9e2abac3.hdl.mif ;         ;
; db/altsyncram_i5d1.tdf                        ; yes             ; Auto-Generated Megafunction                           ; C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/db/altsyncram_i5d1.tdf                        ;         ;
; db/altsyncram_2vd1.tdf                        ; yes             ; Auto-Generated Megafunction                           ; C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/db/altsyncram_2vd1.tdf                        ;         ;
; db/altsyncram_fpv.tdf                         ; yes             ; Auto-Generated Megafunction                           ; C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/db/altsyncram_fpv.tdf                         ;         ;
; lpm_divide.tdf                                ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_divide.tdf                                           ;         ;
; abs_divider.inc                               ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/abs_divider.inc                                          ;         ;
; sign_div_unsign.inc                           ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sign_div_unsign.inc                                      ;         ;
; db/lpm_divide_hkm.tdf                         ; yes             ; Auto-Generated Megafunction                           ; C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/db/lpm_divide_hkm.tdf                         ;         ;
; db/sign_div_unsign_9nh.tdf                    ; yes             ; Auto-Generated Megafunction                           ; C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/db/sign_div_unsign_9nh.tdf                    ;         ;
; db/alt_u_div_6af.tdf                          ; yes             ; Auto-Generated Megafunction                           ; C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/db/alt_u_div_6af.tdf                          ;         ;
; db/add_sub_7pc.tdf                            ; yes             ; Auto-Generated Megafunction                           ; C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/db/add_sub_7pc.tdf                            ;         ;
; db/add_sub_8pc.tdf                            ; yes             ; Auto-Generated Megafunction                           ; C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/db/add_sub_8pc.tdf                            ;         ;
; lpm_mult.tdf                                  ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf                                             ;         ;
; lpm_add_sub.inc                               ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                          ;         ;
; multcore.inc                                  ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/multcore.inc                                             ;         ;
; bypassff.inc                                  ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/bypassff.inc                                             ;         ;
; altshift.inc                                  ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altshift.inc                                             ;         ;
; db/mult_7dt.tdf                               ; yes             ; Auto-Generated Megafunction                           ; C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/db/mult_7dt.tdf                               ;         ;
; multcore.tdf                                  ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/multcore.tdf                                             ;         ;
; csa_add.inc                                   ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/csa_add.inc                                              ;         ;
; mpar_add.inc                                  ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/mpar_add.inc                                             ;         ;
; muleabz.inc                                   ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/muleabz.inc                                              ;         ;
; mul_lfrg.inc                                  ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/mul_lfrg.inc                                             ;         ;
; mul_boothc.inc                                ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/mul_boothc.inc                                           ;         ;
; alt_ded_mult.inc                              ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/alt_ded_mult.inc                                         ;         ;
; alt_ded_mult_y.inc                            ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/alt_ded_mult_y.inc                                       ;         ;
; dffpipe.inc                                   ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/dffpipe.inc                                              ;         ;
; mpar_add.tdf                                  ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/mpar_add.tdf                                             ;         ;
; lpm_add_sub.tdf                               ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf                                          ;         ;
; addcore.inc                                   ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/addcore.inc                                              ;         ;
; look_add.inc                                  ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/look_add.inc                                             ;         ;
; alt_stratix_add_sub.inc                       ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/alt_stratix_add_sub.inc                                  ;         ;
; db/add_sub_lgh.tdf                            ; yes             ; Auto-Generated Megafunction                           ; C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/db/add_sub_lgh.tdf                            ;         ;
; db/add_sub_pgh.tdf                            ; yes             ; Auto-Generated Megafunction                           ; C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/db/add_sub_pgh.tdf                            ;         ;
; altshift.tdf                                  ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altshift.tdf                                             ;         ;
; db/mult_8ft.tdf                               ; yes             ; Auto-Generated Megafunction                           ; C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/db/mult_8ft.tdf                               ;         ;
; db/lpm_divide_m9m.tdf                         ; yes             ; Auto-Generated Megafunction                           ; C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/db/lpm_divide_m9m.tdf                         ;         ;
; db/sign_div_unsign_bkh.tdf                    ; yes             ; Auto-Generated Megafunction                           ; C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/db/sign_div_unsign_bkh.tdf                    ;         ;
; db/alt_u_div_a4f.tdf                          ; yes             ; Auto-Generated Megafunction                           ; C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/db/alt_u_div_a4f.tdf                          ;         ;
; db/lpm_divide_jhm.tdf                         ; yes             ; Auto-Generated Megafunction                           ; C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/db/lpm_divide_jhm.tdf                         ;         ;
; db/lpm_divide_mcm.tdf                         ; yes             ; Auto-Generated Megafunction                           ; C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/db/lpm_divide_mcm.tdf                         ;         ;
; db/sign_div_unsign_bnh.tdf                    ; yes             ; Auto-Generated Megafunction                           ; C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/db/sign_div_unsign_bnh.tdf                    ;         ;
; db/alt_u_div_baf.tdf                          ; yes             ; Auto-Generated Megafunction                           ; C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/db/alt_u_div_baf.tdf                          ;         ;
; db/lpm_divide_l9m.tdf                         ; yes             ; Auto-Generated Megafunction                           ; C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/db/lpm_divide_l9m.tdf                         ;         ;
; db/sign_div_unsign_akh.tdf                    ; yes             ; Auto-Generated Megafunction                           ; C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/db/sign_div_unsign_akh.tdf                    ;         ;
; db/alt_u_div_84f.tdf                          ; yes             ; Auto-Generated Megafunction                           ; C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/db/alt_u_div_84f.tdf                          ;         ;
; db/lpm_divide_hhm.tdf                         ; yes             ; Auto-Generated Megafunction                           ; C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/db/lpm_divide_hhm.tdf                         ;         ;
; db/sign_div_unsign_9kh.tdf                    ; yes             ; Auto-Generated Megafunction                           ; C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/db/sign_div_unsign_9kh.tdf                    ;         ;
; db/alt_u_div_64f.tdf                          ; yes             ; Auto-Generated Megafunction                           ; C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/db/alt_u_div_64f.tdf                          ;         ;
+-----------------------------------------------+-----------------+-------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                             ;
+---------------------------------------------+-------------------------------------------+
; Resource                                    ; Usage                                     ;
+---------------------------------------------+-------------------------------------------+
; Estimated Total logic elements              ; 8,365                                     ;
;                                             ;                                           ;
; Total combinational functions               ; 7304                                      ;
; Logic element usage by number of LUT inputs ;                                           ;
;     -- 4 input functions                    ; 4584                                      ;
;     -- 3 input functions                    ; 1624                                      ;
;     -- <=2 input functions                  ; 1096                                      ;
;                                             ;                                           ;
; Logic elements by mode                      ;                                           ;
;     -- normal mode                          ; 5830                                      ;
;     -- arithmetic mode                      ; 1474                                      ;
;                                             ;                                           ;
; Total registers                             ; 1731                                      ;
;     -- Dedicated logic registers            ; 1731                                      ;
;     -- I/O registers                        ; 0                                         ;
;                                             ;                                           ;
; I/O pins                                    ; 112                                       ;
; Total memory bits                           ; 840448                                    ;
;                                             ;                                           ;
; Embedded Multiplier 9-bit elements          ; 14                                        ;
;                                             ;                                           ;
; Total PLLs                                  ; 1                                         ;
;     -- PLLs                                 ; 1                                         ;
;                                             ;                                           ;
; Maximum fan-out node                        ; clock_divider:clock_divider_inst|count[5] ;
; Maximum fan-out                             ; 1400                                      ;
; Total fan-out                               ; 34309                                     ;
; Average fan-out                             ; 3.62                                      ;
+---------------------------------------------+-------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                    ;
+-------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; Compilation Hierarchy Node                      ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                  ; Entity Name         ; Library Name ;
+-------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; |teste                                          ; 7304 (1)            ; 1731 (0)                  ; 840448      ; 14           ; 0       ; 7         ; 112  ; 0            ; |teste                                                                                                                                                                               ; teste               ; work         ;
;    |clock_divider:clock_divider_inst|           ; 28 (28)             ; 28 (28)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |teste|clock_divider:clock_divider_inst                                                                                                                                              ; clock_divider       ; work         ;
;    |control_unit:control_unit_inst|             ; 45 (45)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |teste|control_unit:control_unit_inst                                                                                                                                                ; control_unit        ; work         ;
;    |data_output:data_output_inst|               ; 1090 (1090)         ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |teste|data_output:data_output_inst                                                                                                                                                  ; data_output         ; work         ;
;    |display7seg:display7seg_inst|               ; 56 (56)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |teste|display7seg:display7seg_inst                                                                                                                                                  ; display7seg         ; work         ;
;    |program_counter:program_counter_inst|       ; 424 (410)           ; 192 (192)                 ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |teste|program_counter:program_counter_inst                                                                                                                                          ; program_counter     ; work         ;
;       |lpm_mult:Mult0|                          ; 14 (0)              ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |teste|program_counter:program_counter_inst|lpm_mult:Mult0                                                                                                                           ; lpm_mult            ; work         ;
;          |mult_8ft:auto_generated|              ; 14 (14)             ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |teste|program_counter:program_counter_inst|lpm_mult:Mult0|mult_8ft:auto_generated                                                                                                   ; mult_8ft            ; work         ;
;    |ps2_receiver:PS2|                           ; 86 (86)             ; 48 (48)                   ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |teste|ps2_receiver:PS2                                                                                                                                                              ; ps2_receiver        ; work         ;
;       |altsyncram:acoes_rtl_0|                  ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |teste|ps2_receiver:PS2|altsyncram:acoes_rtl_0                                                                                                                                       ; altsyncram          ; work         ;
;          |altsyncram_fpv:auto_generated|        ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |teste|ps2_receiver:PS2|altsyncram:acoes_rtl_0|altsyncram_fpv:auto_generated                                                                                                         ; altsyncram_fpv      ; work         ;
;    |ram_data:ram_data_inst|                     ; 269 (248)           ; 67 (67)                   ; 51200       ; 4            ; 0       ; 2         ; 0    ; 0            ; |teste|ram_data:ram_data_inst                                                                                                                                                        ; ram_data            ; work         ;
;       |altsyncram:ram_rtl_0|                    ; 0 (0)               ; 0 (0)                     ; 25600       ; 0            ; 0       ; 0         ; 0    ; 0            ; |teste|ram_data:ram_data_inst|altsyncram:ram_rtl_0                                                                                                                                   ; altsyncram          ; work         ;
;          |altsyncram_i5d1:auto_generated|       ; 0 (0)               ; 0 (0)                     ; 25600       ; 0            ; 0       ; 0         ; 0    ; 0            ; |teste|ram_data:ram_data_inst|altsyncram:ram_rtl_0|altsyncram_i5d1:auto_generated                                                                                                    ; altsyncram_i5d1     ; work         ;
;       |altsyncram:ram_rtl_1|                    ; 0 (0)               ; 0 (0)                     ; 25600       ; 0            ; 0       ; 0         ; 0    ; 0            ; |teste|ram_data:ram_data_inst|altsyncram:ram_rtl_1                                                                                                                                   ; altsyncram          ; work         ;
;          |altsyncram_2vd1:auto_generated|       ; 0 (0)               ; 0 (0)                     ; 25600       ; 0            ; 0       ; 0         ; 0    ; 0            ; |teste|ram_data:ram_data_inst|altsyncram:ram_rtl_1|altsyncram_2vd1:auto_generated                                                                                                    ; altsyncram_2vd1     ; work         ;
;       |lpm_mult:Mult1|                          ; 14 (0)              ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |teste|ram_data:ram_data_inst|lpm_mult:Mult1                                                                                                                                         ; lpm_mult            ; work         ;
;          |mult_8ft:auto_generated|              ; 14 (14)             ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |teste|ram_data:ram_data_inst|lpm_mult:Mult1|mult_8ft:auto_generated                                                                                                                 ; mult_8ft            ; work         ;
;       |lpm_mult:Mult2|                          ; 7 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |teste|ram_data:ram_data_inst|lpm_mult:Mult2                                                                                                                                         ; lpm_mult            ; work         ;
;          |multcore:mult_core|                   ; 7 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |teste|ram_data:ram_data_inst|lpm_mult:Mult2|multcore:mult_core                                                                                                                      ; multcore            ; work         ;
;             |mpar_add:padder|                   ; 3 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |teste|ram_data:ram_data_inst|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder                                                                                                      ; mpar_add            ; work         ;
;                |lpm_add_sub:adder[0]|           ; 3 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |teste|ram_data:ram_data_inst|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                                 ; lpm_add_sub         ; work         ;
;                   |add_sub_lgh:auto_generated|  ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |teste|ram_data:ram_data_inst|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_lgh:auto_generated                                                      ; add_sub_lgh         ; work         ;
;    |red_screen:rs|                              ; 1544 (155)          ; 256 (91)                  ; 589824      ; 0            ; 0       ; 0         ; 0    ; 0            ; |teste|red_screen:rs                                                                                                                                                                 ; red_screen          ; work         ;
;       |VRAM:VR|                                 ; 53 (0)              ; 6 (0)                     ; 589824      ; 0            ; 0       ; 0         ; 0    ; 0            ; |teste|red_screen:rs|VRAM:VR                                                                                                                                                         ; VRAM                ; work         ;
;          |altsyncram:altsyncram_component|      ; 53 (0)              ; 6 (0)                     ; 589824      ; 0            ; 0       ; 0         ; 0    ; 0            ; |teste|red_screen:rs|VRAM:VR|altsyncram:altsyncram_component                                                                                                                         ; altsyncram          ; work         ;
;             |altsyncram_r9a1:auto_generated|    ; 53 (0)              ; 6 (6)                     ; 589824      ; 0            ; 0       ; 0         ; 0    ; 0            ; |teste|red_screen:rs|VRAM:VR|altsyncram:altsyncram_component|altsyncram_r9a1:auto_generated                                                                                          ; altsyncram_r9a1     ; work         ;
;                |decode_k8a:rden_decode|         ; 8 (8)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |teste|red_screen:rs|VRAM:VR|altsyncram:altsyncram_component|altsyncram_r9a1:auto_generated|decode_k8a:rden_decode                                                                   ; decode_k8a          ; work         ;
;                |mux_cnb:mux2|                   ; 45 (45)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |teste|red_screen:rs|VRAM:VR|altsyncram:altsyncram_component|altsyncram_r9a1:auto_generated|mux_cnb:mux2                                                                             ; mux_cnb             ; work         ;
;       |game_process:game_process|               ; 1262 (580)          ; 159 (157)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |teste|red_screen:rs|game_process:game_process                                                                                                                                       ; game_process        ; work         ;
;          |lpm_divide:Div1|                      ; 56 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |teste|red_screen:rs|game_process:game_process|lpm_divide:Div1                                                                                                                       ; lpm_divide          ; work         ;
;             |lpm_divide_jhm:auto_generated|     ; 56 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |teste|red_screen:rs|game_process:game_process|lpm_divide:Div1|lpm_divide_jhm:auto_generated                                                                                         ; lpm_divide_jhm      ; work         ;
;                |sign_div_unsign_bkh:divider|    ; 56 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |teste|red_screen:rs|game_process:game_process|lpm_divide:Div1|lpm_divide_jhm:auto_generated|sign_div_unsign_bkh:divider                                                             ; sign_div_unsign_bkh ; work         ;
;                   |alt_u_div_a4f:divider|       ; 56 (56)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |teste|red_screen:rs|game_process:game_process|lpm_divide:Div1|lpm_divide_jhm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_a4f:divider                                       ; alt_u_div_a4f       ; work         ;
;          |lpm_divide:Div3|                      ; 56 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |teste|red_screen:rs|game_process:game_process|lpm_divide:Div3                                                                                                                       ; lpm_divide          ; work         ;
;             |lpm_divide_jhm:auto_generated|     ; 56 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |teste|red_screen:rs|game_process:game_process|lpm_divide:Div3|lpm_divide_jhm:auto_generated                                                                                         ; lpm_divide_jhm      ; work         ;
;                |sign_div_unsign_bkh:divider|    ; 56 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |teste|red_screen:rs|game_process:game_process|lpm_divide:Div3|lpm_divide_jhm:auto_generated|sign_div_unsign_bkh:divider                                                             ; sign_div_unsign_bkh ; work         ;
;                   |alt_u_div_a4f:divider|       ; 56 (56)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |teste|red_screen:rs|game_process:game_process|lpm_divide:Div3|lpm_divide_jhm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_a4f:divider                                       ; alt_u_div_a4f       ; work         ;
;          |lpm_divide:Div5|                      ; 56 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |teste|red_screen:rs|game_process:game_process|lpm_divide:Div5                                                                                                                       ; lpm_divide          ; work         ;
;             |lpm_divide_jhm:auto_generated|     ; 56 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |teste|red_screen:rs|game_process:game_process|lpm_divide:Div5|lpm_divide_jhm:auto_generated                                                                                         ; lpm_divide_jhm      ; work         ;
;                |sign_div_unsign_bkh:divider|    ; 56 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |teste|red_screen:rs|game_process:game_process|lpm_divide:Div5|lpm_divide_jhm:auto_generated|sign_div_unsign_bkh:divider                                                             ; sign_div_unsign_bkh ; work         ;
;                   |alt_u_div_a4f:divider|       ; 56 (56)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |teste|red_screen:rs|game_process:game_process|lpm_divide:Div5|lpm_divide_jhm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_a4f:divider                                       ; alt_u_div_a4f       ; work         ;
;          |lpm_divide:Div7|                      ; 56 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |teste|red_screen:rs|game_process:game_process|lpm_divide:Div7                                                                                                                       ; lpm_divide          ; work         ;
;             |lpm_divide_jhm:auto_generated|     ; 56 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |teste|red_screen:rs|game_process:game_process|lpm_divide:Div7|lpm_divide_jhm:auto_generated                                                                                         ; lpm_divide_jhm      ; work         ;
;                |sign_div_unsign_bkh:divider|    ; 56 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |teste|red_screen:rs|game_process:game_process|lpm_divide:Div7|lpm_divide_jhm:auto_generated|sign_div_unsign_bkh:divider                                                             ; sign_div_unsign_bkh ; work         ;
;                   |alt_u_div_a4f:divider|       ; 56 (56)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |teste|red_screen:rs|game_process:game_process|lpm_divide:Div7|lpm_divide_jhm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_a4f:divider                                       ; alt_u_div_a4f       ; work         ;
;          |lpm_divide:Div9|                      ; 56 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |teste|red_screen:rs|game_process:game_process|lpm_divide:Div9                                                                                                                       ; lpm_divide          ; work         ;
;             |lpm_divide_jhm:auto_generated|     ; 56 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |teste|red_screen:rs|game_process:game_process|lpm_divide:Div9|lpm_divide_jhm:auto_generated                                                                                         ; lpm_divide_jhm      ; work         ;
;                |sign_div_unsign_bkh:divider|    ; 56 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |teste|red_screen:rs|game_process:game_process|lpm_divide:Div9|lpm_divide_jhm:auto_generated|sign_div_unsign_bkh:divider                                                             ; sign_div_unsign_bkh ; work         ;
;                   |alt_u_div_a4f:divider|       ; 56 (56)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |teste|red_screen:rs|game_process:game_process|lpm_divide:Div9|lpm_divide_jhm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_a4f:divider                                       ; alt_u_div_a4f       ; work         ;
;          |lpm_divide:Mod1|                      ; 60 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |teste|red_screen:rs|game_process:game_process|lpm_divide:Mod1                                                                                                                       ; lpm_divide          ; work         ;
;             |lpm_divide_m9m:auto_generated|     ; 60 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |teste|red_screen:rs|game_process:game_process|lpm_divide:Mod1|lpm_divide_m9m:auto_generated                                                                                         ; lpm_divide_m9m      ; work         ;
;                |sign_div_unsign_bkh:divider|    ; 60 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |teste|red_screen:rs|game_process:game_process|lpm_divide:Mod1|lpm_divide_m9m:auto_generated|sign_div_unsign_bkh:divider                                                             ; sign_div_unsign_bkh ; work         ;
;                   |alt_u_div_a4f:divider|       ; 60 (60)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |teste|red_screen:rs|game_process:game_process|lpm_divide:Mod1|lpm_divide_m9m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_a4f:divider                                       ; alt_u_div_a4f       ; work         ;
;          |lpm_divide:Mod3|                      ; 59 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |teste|red_screen:rs|game_process:game_process|lpm_divide:Mod3                                                                                                                       ; lpm_divide          ; work         ;
;             |lpm_divide_m9m:auto_generated|     ; 59 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |teste|red_screen:rs|game_process:game_process|lpm_divide:Mod3|lpm_divide_m9m:auto_generated                                                                                         ; lpm_divide_m9m      ; work         ;
;                |sign_div_unsign_bkh:divider|    ; 59 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |teste|red_screen:rs|game_process:game_process|lpm_divide:Mod3|lpm_divide_m9m:auto_generated|sign_div_unsign_bkh:divider                                                             ; sign_div_unsign_bkh ; work         ;
;                   |alt_u_div_a4f:divider|       ; 59 (59)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |teste|red_screen:rs|game_process:game_process|lpm_divide:Mod3|lpm_divide_m9m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_a4f:divider                                       ; alt_u_div_a4f       ; work         ;
;          |lpm_divide:Mod5|                      ; 59 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |teste|red_screen:rs|game_process:game_process|lpm_divide:Mod5                                                                                                                       ; lpm_divide          ; work         ;
;             |lpm_divide_m9m:auto_generated|     ; 59 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |teste|red_screen:rs|game_process:game_process|lpm_divide:Mod5|lpm_divide_m9m:auto_generated                                                                                         ; lpm_divide_m9m      ; work         ;
;                |sign_div_unsign_bkh:divider|    ; 59 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |teste|red_screen:rs|game_process:game_process|lpm_divide:Mod5|lpm_divide_m9m:auto_generated|sign_div_unsign_bkh:divider                                                             ; sign_div_unsign_bkh ; work         ;
;                   |alt_u_div_a4f:divider|       ; 59 (59)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |teste|red_screen:rs|game_process:game_process|lpm_divide:Mod5|lpm_divide_m9m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_a4f:divider                                       ; alt_u_div_a4f       ; work         ;
;          |lpm_divide:Mod7|                      ; 59 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |teste|red_screen:rs|game_process:game_process|lpm_divide:Mod7                                                                                                                       ; lpm_divide          ; work         ;
;             |lpm_divide_m9m:auto_generated|     ; 59 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |teste|red_screen:rs|game_process:game_process|lpm_divide:Mod7|lpm_divide_m9m:auto_generated                                                                                         ; lpm_divide_m9m      ; work         ;
;                |sign_div_unsign_bkh:divider|    ; 59 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |teste|red_screen:rs|game_process:game_process|lpm_divide:Mod7|lpm_divide_m9m:auto_generated|sign_div_unsign_bkh:divider                                                             ; sign_div_unsign_bkh ; work         ;
;                   |alt_u_div_a4f:divider|       ; 59 (59)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |teste|red_screen:rs|game_process:game_process|lpm_divide:Mod7|lpm_divide_m9m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_a4f:divider                                       ; alt_u_div_a4f       ; work         ;
;          |lpm_divide:Mod9|                      ; 59 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |teste|red_screen:rs|game_process:game_process|lpm_divide:Mod9                                                                                                                       ; lpm_divide          ; work         ;
;             |lpm_divide_m9m:auto_generated|     ; 59 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |teste|red_screen:rs|game_process:game_process|lpm_divide:Mod9|lpm_divide_m9m:auto_generated                                                                                         ; lpm_divide_m9m      ; work         ;
;                |sign_div_unsign_bkh:divider|    ; 59 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |teste|red_screen:rs|game_process:game_process|lpm_divide:Mod9|lpm_divide_m9m:auto_generated|sign_div_unsign_bkh:divider                                                             ; sign_div_unsign_bkh ; work         ;
;                   |alt_u_div_a4f:divider|       ; 59 (59)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |teste|red_screen:rs|game_process:game_process|lpm_divide:Mod9|lpm_divide_m9m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_a4f:divider                                       ; alt_u_div_a4f       ; work         ;
;          |random_enemy:re|                      ; 106 (8)             ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |teste|red_screen:rs|game_process:game_process|random_enemy:re                                                                                                                       ; random_enemy        ; work         ;
;             |lpm_divide:Div0|                   ; 45 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |teste|red_screen:rs|game_process:game_process|random_enemy:re|lpm_divide:Div0                                                                                                       ; lpm_divide          ; work         ;
;                |lpm_divide_hhm:auto_generated|  ; 45 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |teste|red_screen:rs|game_process:game_process|random_enemy:re|lpm_divide:Div0|lpm_divide_hhm:auto_generated                                                                         ; lpm_divide_hhm      ; work         ;
;                   |sign_div_unsign_9kh:divider| ; 45 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |teste|red_screen:rs|game_process:game_process|random_enemy:re|lpm_divide:Div0|lpm_divide_hhm:auto_generated|sign_div_unsign_9kh:divider                                             ; sign_div_unsign_9kh ; work         ;
;                      |alt_u_div_64f:divider|    ; 45 (44)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |teste|red_screen:rs|game_process:game_process|random_enemy:re|lpm_divide:Div0|lpm_divide_hhm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_64f:divider                       ; alt_u_div_64f       ; work         ;
;                         |add_sub_8pc:add_sub_1| ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |teste|red_screen:rs|game_process:game_process|random_enemy:re|lpm_divide:Div0|lpm_divide_hhm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_64f:divider|add_sub_8pc:add_sub_1 ; add_sub_8pc         ; work         ;
;             |lpm_divide:Mod0|                   ; 53 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |teste|red_screen:rs|game_process:game_process|random_enemy:re|lpm_divide:Mod0                                                                                                       ; lpm_divide          ; work         ;
;                |lpm_divide_l9m:auto_generated|  ; 53 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |teste|red_screen:rs|game_process:game_process|random_enemy:re|lpm_divide:Mod0|lpm_divide_l9m:auto_generated                                                                         ; lpm_divide_l9m      ; work         ;
;                   |sign_div_unsign_akh:divider| ; 53 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |teste|red_screen:rs|game_process:game_process|random_enemy:re|lpm_divide:Mod0|lpm_divide_l9m:auto_generated|sign_div_unsign_akh:divider                                             ; sign_div_unsign_akh ; work         ;
;                      |alt_u_div_84f:divider|    ; 53 (53)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |teste|red_screen:rs|game_process:game_process|random_enemy:re|lpm_divide:Mod0|lpm_divide_l9m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_84f:divider                       ; alt_u_div_84f       ; work         ;
;       |lpm_divide:Mod0|                         ; 74 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |teste|red_screen:rs|lpm_divide:Mod0                                                                                                                                                 ; lpm_divide          ; work         ;
;          |lpm_divide_mcm:auto_generated|        ; 74 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |teste|red_screen:rs|lpm_divide:Mod0|lpm_divide_mcm:auto_generated                                                                                                                   ; lpm_divide_mcm      ; work         ;
;             |sign_div_unsign_bnh:divider|       ; 74 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |teste|red_screen:rs|lpm_divide:Mod0|lpm_divide_mcm:auto_generated|sign_div_unsign_bnh:divider                                                                                       ; sign_div_unsign_bnh ; work         ;
;                |alt_u_div_baf:divider|          ; 74 (74)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |teste|red_screen:rs|lpm_divide:Mod0|lpm_divide_mcm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_baf:divider                                                                 ; alt_u_div_baf       ; work         ;
;    |register_file:register_file_inst|           ; 2120 (2120)         ; 1024 (1024)               ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |teste|register_file:register_file_inst                                                                                                                                              ; register_file       ; work         ;
;    |rom_instructions:rom_instructions_inst|     ; 0 (0)               ; 0 (0)                     ; 25600       ; 0            ; 0       ; 0         ; 0    ; 0            ; |teste|rom_instructions:rom_instructions_inst                                                                                                                                        ; rom_instructions    ; work         ;
;       |altsyncram:rom_rtl_0|                    ; 0 (0)               ; 0 (0)                     ; 25600       ; 0            ; 0       ; 0         ; 0    ; 0            ; |teste|rom_instructions:rom_instructions_inst|altsyncram:rom_rtl_0                                                                                                                   ; altsyncram          ; work         ;
;          |altsyncram_bm71:auto_generated|       ; 0 (0)               ; 0 (0)                     ; 25600       ; 0            ; 0       ; 0         ; 0    ; 0            ; |teste|rom_instructions:rom_instructions_inst|altsyncram:rom_rtl_0|altsyncram_bm71:auto_generated                                                                                    ; altsyncram_bm71     ; work         ;
;    |sign_extender:sign_extender_inst|           ; 36 (36)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |teste|sign_extender:sign_extender_inst                                                                                                                                              ; sign_extender       ; work         ;
;    |switch_input:switch_input_inst|             ; 3 (3)               ; 20 (20)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |teste|switch_input:switch_input_inst                                                                                                                                                ; switch_input        ; work         ;
;    |synchronizer:sync_inst|                     ; 2 (2)               ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |teste|synchronizer:sync_inst                                                                                                                                                        ; synchronizer        ; work         ;
;    |ula:ula_inst|                               ; 1485 (397)          ; 0 (0)                     ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; |teste|ula:ula_inst                                                                                                                                                                  ; ula                 ; work         ;
;       |lpm_divide:Div0|                         ; 1060 (0)            ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |teste|ula:ula_inst|lpm_divide:Div0                                                                                                                                                  ; lpm_divide          ; work         ;
;          |lpm_divide_hkm:auto_generated|        ; 1060 (0)            ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |teste|ula:ula_inst|lpm_divide:Div0|lpm_divide_hkm:auto_generated                                                                                                                    ; lpm_divide_hkm      ; work         ;
;             |sign_div_unsign_9nh:divider|       ; 1060 (0)            ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |teste|ula:ula_inst|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider                                                                                        ; sign_div_unsign_9nh ; work         ;
;                |alt_u_div_6af:divider|          ; 1060 (1059)         ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |teste|ula:ula_inst|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider                                                                  ; alt_u_div_6af       ; work         ;
;                   |add_sub_8pc:add_sub_1|       ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |teste|ula:ula_inst|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_8pc:add_sub_1                                            ; add_sub_8pc         ; work         ;
;       |lpm_mult:Mult0|                          ; 28 (0)              ; 0 (0)                     ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; |teste|ula:ula_inst|lpm_mult:Mult0                                                                                                                                                   ; lpm_mult            ; work         ;
;          |mult_7dt:auto_generated|              ; 28 (28)             ; 0 (0)                     ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; |teste|ula:ula_inst|lpm_mult:Mult0|mult_7dt:auto_generated                                                                                                                           ; mult_7dt            ; work         ;
;    |ula_control:ula_control_inst|               ; 5 (5)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |teste|ula_control:ula_control_inst                                                                                                                                                  ; ula_control         ; work         ;
;    |vga_test:inst_vga_test|                     ; 110 (56)            ; 48 (18)                   ; 172800      ; 0            ; 0       ; 0         ; 0    ; 0            ; |teste|vga_test:inst_vga_test                                                                                                                                                        ; vga_test            ; work         ;
;       |FrameBuffer:FB|                          ; 6 (0)               ; 4 (0)                     ; 172800      ; 0            ; 0       ; 0         ; 0    ; 0            ; |teste|vga_test:inst_vga_test|FrameBuffer:FB                                                                                                                                         ; FrameBuffer         ; work         ;
;          |altsyncram:altsyncram_component|      ; 6 (0)               ; 4 (0)                     ; 172800      ; 0            ; 0       ; 0         ; 0    ; 0            ; |teste|vga_test:inst_vga_test|FrameBuffer:FB|altsyncram:altsyncram_component                                                                                                         ; altsyncram          ; work         ;
;             |altsyncram_aoj1:auto_generated|    ; 6 (0)               ; 4 (4)                     ; 172800      ; 0            ; 0       ; 0         ; 0    ; 0            ; |teste|vga_test:inst_vga_test|FrameBuffer:FB|altsyncram:altsyncram_component|altsyncram_aoj1:auto_generated                                                                          ; altsyncram_aoj1     ; work         ;
;                |decode_e8a:rden_decode_b|       ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |teste|vga_test:inst_vga_test|FrameBuffer:FB|altsyncram:altsyncram_component|altsyncram_aoj1:auto_generated|decode_e8a:rden_decode_b                                                 ; decode_e8a          ; work         ;
;                |decode_lsa:decode2|             ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |teste|vga_test:inst_vga_test|FrameBuffer:FB|altsyncram:altsyncram_component|altsyncram_aoj1:auto_generated|decode_lsa:decode2                                                       ; decode_lsa          ; work         ;
;       |vga_sync:vga_sync_inst|                  ; 48 (48)             ; 26 (26)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |teste|vga_test:inst_vga_test|vga_sync:vga_sync_inst                                                                                                                                 ; vga_sync            ; work         ;
;          |vga_pll:vga_pll|                      ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |teste|vga_test:inst_vga_test|vga_sync:vga_sync_inst|vga_pll:vga_pll                                                                                                                 ; vga_pll             ; work         ;
;             |altpll:altpll_component|           ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |teste|vga_test:inst_vga_test|vga_sync:vga_sync_inst|vga_pll:vga_pll|altpll:altpll_component                                                                                         ; altpll              ; work         ;
;                |vga_pll_altpll:auto_generated|  ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |teste|vga_test:inst_vga_test|vga_sync:vga_sync_inst|vga_pll:vga_pll|altpll:altpll_component|vga_pll_altpll:auto_generated                                                           ; vga_pll_altpll      ; work         ;
+-------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                               ;
+-----------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+-----------------------------------------------+
; Name                                                                                                            ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                                           ;
+-----------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+-----------------------------------------------+
; ps2_receiver:PS2|altsyncram:acoes_rtl_0|altsyncram_fpv:auto_generated|ALTSYNCRAM                                ; AUTO ; ROM              ; 256          ; 4            ; --           ; --           ; 1024   ; CPU.teste0.rtl.mif                            ;
; ram_data:ram_data_inst|altsyncram:ram_rtl_0|altsyncram_i5d1:auto_generated|ALTSYNCRAM                           ; AUTO ; Simple Dual Port ; 800          ; 32           ; 800          ; 32           ; 25600  ; None                                          ;
; ram_data:ram_data_inst|altsyncram:ram_rtl_1|altsyncram_2vd1:auto_generated|ALTSYNCRAM                           ; AUTO ; Simple Dual Port ; 800          ; 32           ; 800          ; 32           ; 25600  ; None                                          ;
; red_screen:rs|VRAM:VR|altsyncram:altsyncram_component|altsyncram_r9a1:auto_generated|ALTSYNCRAM                 ; AUTO ; ROM              ; 65536        ; 9            ; --           ; --           ; 589824 ; framebuffer_red.mif                           ;
; rom_instructions:rom_instructions_inst|altsyncram:rom_rtl_0|altsyncram_bm71:auto_generated|ALTSYNCRAM           ; AUTO ; ROM              ; 800          ; 32           ; --           ; --           ; 25600  ; db/CPU.ram0_rom_instructions_9e2abac3.hdl.mif ;
; vga_test:inst_vga_test|FrameBuffer:FB|altsyncram:altsyncram_component|altsyncram_aoj1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 19200        ; 9            ; 19200        ; 9            ; 172800 ; None                                          ;
+-----------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+-----------------------------------------------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 7           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 14          ;
; Signed Embedded Multipliers           ; 0           ;
; Unsigned Embedded Multipliers         ; 7           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                    ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------------------------+-------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                      ; IP Include File   ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------------------------+-------------------+
; Altera ; RAM: 2-PORT  ; 17.1    ; N/A          ; N/A          ; |teste|vga_test:inst_vga_test|FrameBuffer:FB                         ; old/FrameBuffer.v ;
; Altera ; ALTPLL       ; 17.1    ; N/A          ; N/A          ; |teste|vga_test:inst_vga_test|vga_sync:vga_sync_inst|vga_pll:vga_pll ; old/vga_pll.v     ;
; Altera ; ROM: 1-PORT  ; 17.1    ; N/A          ; N/A          ; |teste|red_screen:rs|VRAM:VR                                         ; old/VRAM.v        ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------------------------+-------------------+


+-----------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                            ;
+----------------------------------------------------+------------------------------------------+
; Register name                                      ; Reason for Removal                       ;
+----------------------------------------------------+------------------------------------------+
; vga_test:inst_vga_test|VGA_Blue[0,1]               ; Stuck at GND due to stuck port data_in   ;
; vga_test:inst_vga_test|VGA_Green[0,1]              ; Stuck at GND due to stuck port data_in   ;
; vga_test:inst_vga_test|VGA_Red[0,1]                ; Stuck at GND due to stuck port data_in   ;
; red_screen:rs|layer[15..32]                        ; Stuck at GND due to stuck port data_in   ;
; red_screen:rs|game_process:game_process|enemy_x[2] ; Stuck at GND due to stuck port data_in   ;
; red_screen:rs|game_process:game_process|hp[0]      ; Stuck at GND due to stuck port data_in   ;
; red_screen:rs|VGA_X_d[8,9]                         ; Lost fanout                              ;
; red_screen:rs|VGA_Y_d[7..9]                        ; Lost fanout                              ;
; red_screen:rs|prev_layer[15]                       ; Merged with red_screen:rs|prev_layer[16] ;
; red_screen:rs|prev_layer[16]                       ; Merged with red_screen:rs|prev_layer[17] ;
; red_screen:rs|prev_layer[17]                       ; Merged with red_screen:rs|prev_layer[18] ;
; red_screen:rs|prev_layer[18]                       ; Merged with red_screen:rs|prev_layer[19] ;
; red_screen:rs|prev_layer[19]                       ; Merged with red_screen:rs|prev_layer[20] ;
; red_screen:rs|prev_layer[20]                       ; Merged with red_screen:rs|prev_layer[21] ;
; red_screen:rs|prev_layer[21]                       ; Merged with red_screen:rs|prev_layer[22] ;
; red_screen:rs|prev_layer[22]                       ; Merged with red_screen:rs|prev_layer[23] ;
; red_screen:rs|prev_layer[23]                       ; Merged with red_screen:rs|prev_layer[24] ;
; red_screen:rs|prev_layer[24]                       ; Merged with red_screen:rs|prev_layer[25] ;
; red_screen:rs|prev_layer[25]                       ; Merged with red_screen:rs|prev_layer[26] ;
; red_screen:rs|prev_layer[26]                       ; Merged with red_screen:rs|prev_layer[27] ;
; red_screen:rs|prev_layer[27]                       ; Merged with red_screen:rs|prev_layer[28] ;
; red_screen:rs|prev_layer[28]                       ; Merged with red_screen:rs|prev_layer[29] ;
; red_screen:rs|prev_layer[29]                       ; Merged with red_screen:rs|prev_layer[30] ;
; red_screen:rs|prev_layer[30]                       ; Merged with red_screen:rs|prev_layer[31] ;
; red_screen:rs|prev_layer[31]                       ; Merged with red_screen:rs|prev_layer[32] ;
; ram_data:ram_data_inst|i[1..31]                    ; Lost fanout                              ;
; data_output:data_output_inst|segmentosPrograma[8]  ; Lost fanout                              ;
; ps2_receiver:PS2|acoes[0..3]                       ; Lost fanout                              ;
; red_screen:rs|game_process:game_process|enemy_y[2] ; Stuck at GND due to stuck port data_in   ;
; ps2_receiver:PS2|acoes[2]~1                        ; Merged with ps2_receiver:PS2|acoes[1]~4  ;
; ps2_receiver:PS2|acoes[0]~7                        ; Merged with ps2_receiver:PS2|acoes[1]~4  ;
; ps2_receiver:PS2|acoes[3]~10                       ; Merged with ps2_receiver:PS2|acoes[1]~4  ;
; clock_divider:clock_divider_inst|count[28..31]     ; Lost fanout                              ;
; Total Number of Removed Registers = 92             ;                                          ;
+----------------------------------------------------+------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                  ;
+-----------------------------+--------------------+-----------------------------------------------------------+
; Register name               ; Reason for Removal ; Registers Removed due to This Register                    ;
+-----------------------------+--------------------+-----------------------------------------------------------+
; ram_data:ram_data_inst|i[1] ; Lost Fanouts       ; ram_data:ram_data_inst|i[2], ram_data:ram_data_inst|i[3], ;
;                             ;                    ; ram_data:ram_data_inst|i[4], ram_data:ram_data_inst|i[5]  ;
+-----------------------------+--------------------+-----------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1731  ;
; Number of registers using Synchronous Clear  ; 143   ;
; Number of registers using Synchronous Load   ; 40    ;
; Number of registers using Asynchronous Clear ; 101   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1448  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------------------------+
; Inverted Register Statistics                                              ;
+-----------------------------------------------------------------+---------+
; Inverted Register                                               ; Fan out ;
+-----------------------------------------------------------------+---------+
; program_counter:program_counter_inst|endereco[6]                ; 8       ;
; program_counter:program_counter_inst|endereco[7]                ; 7       ;
; program_counter:program_counter_inst|endereco[0]                ; 3       ;
; program_counter:program_counter_inst|endereco[1]                ; 3       ;
; program_counter:program_counter_inst|endereco[2]                ; 3       ;
; ram_data:ram_data_inst|programa[0]                              ; 5       ;
; program_counter:program_counter_inst|programa[0]                ; 2       ;
; program_counter:program_counter_inst|execProgram[0]             ; 4       ;
; ram_data:ram_data_inst|i[0]                                     ; 33      ;
; red_screen:rs|game_process:game_process|tm[5]                   ; 10      ;
; red_screen:rs|game_process:game_process|tm[4]                   ; 12      ;
; red_screen:rs|game_process:game_process|tm[3]                   ; 12      ;
; red_screen:rs|game_process:game_process|tm[2]                   ; 10      ;
; red_screen:rs|game_process:game_process|ammo[5]                 ; 9       ;
; red_screen:rs|game_process:game_process|ammo[4]                 ; 11      ;
; red_screen:rs|game_process:game_process|ammo[3]                 ; 11      ;
; red_screen:rs|game_process:game_process|ammo[2]                 ; 9       ;
; red_screen:rs|game_process:game_process|hp[6]                   ; 7       ;
; red_screen:rs|game_process:game_process|hp[4]                   ; 9       ;
; red_screen:rs|game_process:game_process|gun_x[0]                ; 8       ;
; red_screen:rs|game_process:game_process|menu                    ; 84      ;
; red_screen:rs|prev_layer[1]                                     ; 1       ;
; red_screen:rs|prev_layer[0]                                     ; 1       ;
; red_screen:rs|prev_layer[2]                                     ; 1       ;
; red_screen:rs|prev_layer[3]                                     ; 1       ;
; red_screen:rs|prev_layer[5]                                     ; 1       ;
; red_screen:rs|prev_layer[4]                                     ; 1       ;
; red_screen:rs|prev_layer[7]                                     ; 1       ;
; red_screen:rs|prev_layer[6]                                     ; 1       ;
; red_screen:rs|prev_layer[9]                                     ; 1       ;
; red_screen:rs|prev_layer[8]                                     ; 1       ;
; red_screen:rs|prev_layer[11]                                    ; 1       ;
; red_screen:rs|prev_layer[10]                                    ; 1       ;
; red_screen:rs|prev_layer[13]                                    ; 1       ;
; red_screen:rs|prev_layer[12]                                    ; 1       ;
; red_screen:rs|prev_layer[32]                                    ; 1       ;
; red_screen:rs|prev_layer[14]                                    ; 1       ;
; red_screen:rs|game_process:game_process|random_enemy:re|lfsr[0] ; 1       ;
; Total number of inverted registers = 38                         ;         ;
+-----------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                              ;
+-------------------------------------------------+--------------------------------------------------+------+
; Register Name                                   ; Megafunction                                     ; Type ;
+-------------------------------------------------+--------------------------------------------------+------+
; rom_instructions:rom_instructions_inst|q[0..31] ; rom_instructions:rom_instructions_inst|rom_rtl_0 ; RAM  ;
; ram_data:ram_data_inst|q[0..31]                 ; ram_data:ram_data_inst|ram_rtl_0                 ; RAM  ;
; ram_data:ram_data_inst|temp_value[0..31]        ; ram_data:ram_data_inst|ram_rtl_1                 ; RAM  ;
; ps2_receiver:PS2|acoes[2]~2                     ; ps2_receiver:PS2|acoes_rtl_0                     ; ROM  ;
; ps2_receiver:PS2|acoes[1]~5                     ; ps2_receiver:PS2|acoes_rtl_0                     ; ROM  ;
; ps2_receiver:PS2|acoes[0]~8                     ; ps2_receiver:PS2|acoes_rtl_0                     ; ROM  ;
; ps2_receiver:PS2|acoes[3]~11                    ; ps2_receiver:PS2|acoes_rtl_0                     ; ROM  ;
+-------------------------------------------------+--------------------------------------------------+------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------+
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |teste|register_file:register_file_inst|regs[31][22]              ;
; 3:1                ; 31 bits   ; 62 LEs        ; 31 LEs               ; 31 LEs                 ; Yes        ; |teste|program_counter:program_counter_inst|programa[29]          ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |teste|vga_test:inst_vga_test|vga_sync:vga_sync_inst|Counter_Y[1] ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |teste|red_screen:rs|game_process:game_process|hp[3]              ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |teste|red_screen:rs|game_process:game_process|tm[0]              ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |teste|red_screen:rs|game_process:game_process|ammo[7]            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |teste|red_screen:rs|game_process:game_process|pts[2]             ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |teste|red_screen:rs|VGA_X[9]                                     ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |teste|program_counter:program_counter_inst|enderecoSpc[4]        ;
; 4:1                ; 31 bits   ; 62 LEs        ; 31 LEs               ; 31 LEs                 ; Yes        ; |teste|program_counter:program_counter_inst|execProgram[12]       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |teste|data_output:data_output_inst|segmentos[21]                 ;
; 4:1                ; 26 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; Yes        ; |teste|red_screen:rs|game_process:game_process|timer[4]           ;
; 4:1                ; 26 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; Yes        ; |teste|red_screen:rs|game_process:game_process|scenario_timer[6]  ;
; 4:1                ; 26 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; Yes        ; |teste|red_screen:rs|game_process:game_process|enemy_timer[23]    ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |teste|red_screen:rs|VGA_Y[0]                                     ;
; 5:1                ; 26 bits   ; 78 LEs        ; 26 LEs               ; 52 LEs                 ; Yes        ; |teste|red_screen:rs|game_process:game_process|gun_timer[2]       ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |teste|program_counter:program_counter_inst|instNum[28]           ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |teste|data_output:data_output_inst|segmentos[2]                  ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |teste|data_output:data_output_inst|segmentos[6]                  ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |teste|data_output:data_output_inst|segmentos[12]                 ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |teste|data_output:data_output_inst|segmentos[15]                 ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |teste|data_output:data_output_inst|segmentos[19]                 ;
; 8:1                ; 2 bits    ; 10 LEs        ; 4 LEs                ; 6 LEs                  ; Yes        ; |teste|red_screen:rs|game_process:game_process|enemy_y[2]         ;
; 16:1               ; 27 bits   ; 270 LEs       ; 81 LEs               ; 189 LEs                ; Yes        ; |teste|program_counter:program_counter_inst|endereco[18]          ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |teste|red_screen:rs|game_process:game_process|hp[6]              ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |teste|red_screen:rs|game_process:game_process|tm[5]              ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |teste|red_screen:rs|game_process:game_process|ammo[5]            ;
; 16:1               ; 5 bits    ; 50 LEs        ; 20 LEs               ; 30 LEs                 ; Yes        ; |teste|program_counter:program_counter_inst|endereco[7]           ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |teste|ula_control:ula_control_inst|Mux1                          ;
; 3:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |teste|sign_extender:sign_extender_inst|Mux10                     ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |teste|sign_extender:sign_extender_inst|Mux18                     ;
; 4:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |teste|vga_test:inst_vga_test|VGA_Green                           ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; No         ; |teste|ram_data:ram_data_inst|ram                                 ;
; 5:1                ; 7 bits    ; 21 LEs        ; 14 LEs               ; 7 LEs                  ; No         ; |teste|ram_data:ram_data_inst|ram                                 ;
; 5:1                ; 32 bits   ; 96 LEs        ; 96 LEs               ; 0 LEs                  ; No         ; |teste|ram_data:ram_data_inst|ram                                 ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; No         ; |teste|ula:ula_inst|Add0                                          ;
; 32:1               ; 32 bits   ; 672 LEs       ; 672 LEs              ; 0 LEs                  ; No         ; |teste|register_file:register_file_inst|Mux92                     ;
; 32:1               ; 32 bits   ; 672 LEs       ; 672 LEs              ; 0 LEs                  ; No         ; |teste|register_file:register_file_inst|Mux56                     ;
; 32:1               ; 32 bits   ; 672 LEs       ; 672 LEs              ; 0 LEs                  ; No         ; |teste|register_file:register_file_inst|Mux2                      ;
; 6:1                ; 32 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; No         ; |teste|ula:ula_inst|Add0                                          ;
; 6:1                ; 7 bits    ; 28 LEs        ; 21 LEs               ; 7 LEs                  ; No         ; |teste|ula:ula_inst|Add0                                          ;
; 12:1               ; 32 bits   ; 256 LEs       ; 128 LEs              ; 128 LEs                ; No         ; |teste|ula:ula_inst|Mux52                                         ;
; 7:1                ; 25 bits   ; 100 LEs       ; 100 LEs              ; 0 LEs                  ; No         ; |teste|ula:ula_inst|Add0                                          ;
; 14:1               ; 3 bits    ; 27 LEs        ; 24 LEs               ; 3 LEs                  ; No         ; |teste|red_screen:rs|game_process:game_process|Selector39         ;
; 15:1               ; 2 bits    ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |teste|red_screen:rs|game_process:game_process|Selector28         ;
; 15:1               ; 5 bits    ; 50 LEs        ; 45 LEs               ; 5 LEs                  ; No         ; |teste|red_screen:rs|game_process:game_process|Selector6          ;
; 15:1               ; 9 bits    ; 90 LEs        ; 81 LEs               ; 9 LEs                  ; No         ; |teste|red_screen:rs|game_process:game_process|Selector22         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Source assignments for red_screen:rs|VRAM:VR|altsyncram:altsyncram_component|altsyncram_r9a1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------+
; Assignment                      ; Value              ; From ; To                                            ;
+---------------------------------+--------------------+------+-----------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                             ;
+---------------------------------+--------------------+------+-----------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vga_test:inst_vga_test|FrameBuffer:FB|altsyncram:altsyncram_component|altsyncram_aoj1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                            ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                             ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Source assignments for rom_instructions:rom_instructions_inst|altsyncram:rom_rtl_0|altsyncram_bm71:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                  ;
+---------------------------------+--------------------+------+-----------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                   ;
+---------------------------------+--------------------+------+-----------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Source assignments for ram_data:ram_data_inst|altsyncram:ram_rtl_0|altsyncram_i5d1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------+
; Assignment                      ; Value              ; From ; To                                  ;
+---------------------------------+--------------------+------+-------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                   ;
+---------------------------------+--------------------+------+-------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Source assignments for ram_data:ram_data_inst|altsyncram:ram_rtl_1|altsyncram_2vd1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------+
; Assignment                      ; Value              ; From ; To                                  ;
+---------------------------------+--------------------+------+-------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                   ;
+---------------------------------+--------------------+------+-------------------------------------+


+----------------------------------------------------------------------------------------------+
; Source assignments for ps2_receiver:PS2|altsyncram:acoes_rtl_0|altsyncram_fpv:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------+
; Assignment                      ; Value              ; From ; To                             ;
+---------------------------------+--------------------+------+--------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                              ;
+---------------------------------+--------------------+------+--------------------------------+


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: program_counter:program_counter_inst ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; BASE_OFFSET    ; 200   ; Signed Integer                                           ;
; END_INIT_ADDR  ; 199   ; Signed Integer                                           ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rom_instructions:rom_instructions_inst ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                             ;
; ADDR_WIDTH     ; 32    ; Signed Integer                                             ;
; ROM_SIZE       ; 800   ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_data:ram_data_inst ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                             ;
; ADDR_WIDTH     ; 32    ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: red_screen:rs|VRAM:VR|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------+
; Parameter Name                     ; Value                ; Type                                   ;
+------------------------------------+----------------------+----------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                ;
; WIDTH_A                            ; 9                    ; Signed Integer                         ;
; WIDTHAD_A                          ; 16                   ; Signed Integer                         ;
; NUMWORDS_A                         ; 65536                ; Signed Integer                         ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                ;
; WIDTH_B                            ; 1                    ; Untyped                                ;
; WIDTHAD_B                          ; 1                    ; Untyped                                ;
; NUMWORDS_B                         ; 1                    ; Untyped                                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                         ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                ;
; BYTE_SIZE                          ; 8                    ; Untyped                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                ;
; INIT_FILE                          ; framebuffer_red.mif  ; Untyped                                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                ;
; CBXI_PARAMETER                     ; altsyncram_r9a1      ; Untyped                                ;
+------------------------------------+----------------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_test:inst_vga_test|vga_sync:vga_sync_inst|vga_pll:vga_pll|altpll:altpll_component ;
+-------------------------------+---------------------------+------------------------------------------------------------------------+
; Parameter Name                ; Value                     ; Type                                                                   ;
+-------------------------------+---------------------------+------------------------------------------------------------------------+
; OPERATION_MODE                ; NORMAL                    ; Untyped                                                                ;
; PLL_TYPE                      ; AUTO                      ; Untyped                                                                ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=vga_pll ; Untyped                                                                ;
; QUALIFY_CONF_DONE             ; OFF                       ; Untyped                                                                ;
; COMPENSATE_CLOCK              ; CLK0                      ; Untyped                                                                ;
; SCAN_CHAIN                    ; LONG                      ; Untyped                                                                ;
; PRIMARY_CLOCK                 ; INCLK0                    ; Untyped                                                                ;
; INCLK0_INPUT_FREQUENCY        ; 20000                     ; Signed Integer                                                         ;
; INCLK1_INPUT_FREQUENCY        ; 0                         ; Untyped                                                                ;
; GATE_LOCK_SIGNAL              ; NO                        ; Untyped                                                                ;
; GATE_LOCK_COUNTER             ; 0                         ; Untyped                                                                ;
; LOCK_HIGH                     ; 1                         ; Untyped                                                                ;
; LOCK_LOW                      ; 1                         ; Untyped                                                                ;
; VALID_LOCK_MULTIPLIER         ; 1                         ; Untyped                                                                ;
; INVALID_LOCK_MULTIPLIER       ; 5                         ; Untyped                                                                ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                       ; Untyped                                                                ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                       ; Untyped                                                                ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                       ; Untyped                                                                ;
; SKIP_VCO                      ; OFF                       ; Untyped                                                                ;
; SWITCH_OVER_COUNTER           ; 0                         ; Untyped                                                                ;
; SWITCH_OVER_TYPE              ; AUTO                      ; Untyped                                                                ;
; FEEDBACK_SOURCE               ; EXTCLK0                   ; Untyped                                                                ;
; BANDWIDTH                     ; 0                         ; Untyped                                                                ;
; BANDWIDTH_TYPE                ; AUTO                      ; Untyped                                                                ;
; SPREAD_FREQUENCY              ; 0                         ; Untyped                                                                ;
; DOWN_SPREAD                   ; 0                         ; Untyped                                                                ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                       ; Untyped                                                                ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                       ; Untyped                                                                ;
; CLK9_MULTIPLY_BY              ; 0                         ; Untyped                                                                ;
; CLK8_MULTIPLY_BY              ; 0                         ; Untyped                                                                ;
; CLK7_MULTIPLY_BY              ; 0                         ; Untyped                                                                ;
; CLK6_MULTIPLY_BY              ; 0                         ; Untyped                                                                ;
; CLK5_MULTIPLY_BY              ; 1                         ; Untyped                                                                ;
; CLK4_MULTIPLY_BY              ; 1                         ; Untyped                                                                ;
; CLK3_MULTIPLY_BY              ; 1                         ; Untyped                                                                ;
; CLK2_MULTIPLY_BY              ; 1                         ; Untyped                                                                ;
; CLK1_MULTIPLY_BY              ; 1                         ; Untyped                                                                ;
; CLK0_MULTIPLY_BY              ; 72                        ; Signed Integer                                                         ;
; CLK9_DIVIDE_BY                ; 0                         ; Untyped                                                                ;
; CLK8_DIVIDE_BY                ; 0                         ; Untyped                                                                ;
; CLK7_DIVIDE_BY                ; 0                         ; Untyped                                                                ;
; CLK6_DIVIDE_BY                ; 0                         ; Untyped                                                                ;
; CLK5_DIVIDE_BY                ; 1                         ; Untyped                                                                ;
; CLK4_DIVIDE_BY                ; 1                         ; Untyped                                                                ;
; CLK3_DIVIDE_BY                ; 1                         ; Untyped                                                                ;
; CLK2_DIVIDE_BY                ; 1                         ; Untyped                                                                ;
; CLK1_DIVIDE_BY                ; 1                         ; Untyped                                                                ;
; CLK0_DIVIDE_BY                ; 143                       ; Signed Integer                                                         ;
; CLK9_PHASE_SHIFT              ; 0                         ; Untyped                                                                ;
; CLK8_PHASE_SHIFT              ; 0                         ; Untyped                                                                ;
; CLK7_PHASE_SHIFT              ; 0                         ; Untyped                                                                ;
; CLK6_PHASE_SHIFT              ; 0                         ; Untyped                                                                ;
; CLK5_PHASE_SHIFT              ; 0                         ; Untyped                                                                ;
; CLK4_PHASE_SHIFT              ; 0                         ; Untyped                                                                ;
; CLK3_PHASE_SHIFT              ; 0                         ; Untyped                                                                ;
; CLK2_PHASE_SHIFT              ; 0                         ; Untyped                                                                ;
; CLK1_PHASE_SHIFT              ; 0                         ; Untyped                                                                ;
; CLK0_PHASE_SHIFT              ; 0                         ; Untyped                                                                ;
; CLK5_TIME_DELAY               ; 0                         ; Untyped                                                                ;
; CLK4_TIME_DELAY               ; 0                         ; Untyped                                                                ;
; CLK3_TIME_DELAY               ; 0                         ; Untyped                                                                ;
; CLK2_TIME_DELAY               ; 0                         ; Untyped                                                                ;
; CLK1_TIME_DELAY               ; 0                         ; Untyped                                                                ;
; CLK0_TIME_DELAY               ; 0                         ; Untyped                                                                ;
; CLK9_DUTY_CYCLE               ; 50                        ; Untyped                                                                ;
; CLK8_DUTY_CYCLE               ; 50                        ; Untyped                                                                ;
; CLK7_DUTY_CYCLE               ; 50                        ; Untyped                                                                ;
; CLK6_DUTY_CYCLE               ; 50                        ; Untyped                                                                ;
; CLK5_DUTY_CYCLE               ; 50                        ; Untyped                                                                ;
; CLK4_DUTY_CYCLE               ; 50                        ; Untyped                                                                ;
; CLK3_DUTY_CYCLE               ; 50                        ; Untyped                                                                ;
; CLK2_DUTY_CYCLE               ; 50                        ; Untyped                                                                ;
; CLK1_DUTY_CYCLE               ; 50                        ; Untyped                                                                ;
; CLK0_DUTY_CYCLE               ; 49                        ; Signed Integer                                                         ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                                                                ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                                                                ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                                                                ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                                                                ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                                                                ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                                                                ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                                                                ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                                                                ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                                                                ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                                                                ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                                                                ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                                                                ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                                                                ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                                                                ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                                                                ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                                                                ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                                                                ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                                                                ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                                                                ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                                                                ;
; LOCK_WINDOW_UI                ;  0.05                     ; Untyped                                                                ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                    ; Untyped                                                                ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                    ; Untyped                                                                ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                    ; Untyped                                                                ;
; DPA_MULTIPLY_BY               ; 0                         ; Untyped                                                                ;
; DPA_DIVIDE_BY                 ; 1                         ; Untyped                                                                ;
; DPA_DIVIDER                   ; 0                         ; Untyped                                                                ;
; EXTCLK3_MULTIPLY_BY           ; 1                         ; Untyped                                                                ;
; EXTCLK2_MULTIPLY_BY           ; 1                         ; Untyped                                                                ;
; EXTCLK1_MULTIPLY_BY           ; 1                         ; Untyped                                                                ;
; EXTCLK0_MULTIPLY_BY           ; 1                         ; Untyped                                                                ;
; EXTCLK3_DIVIDE_BY             ; 1                         ; Untyped                                                                ;
; EXTCLK2_DIVIDE_BY             ; 1                         ; Untyped                                                                ;
; EXTCLK1_DIVIDE_BY             ; 1                         ; Untyped                                                                ;
; EXTCLK0_DIVIDE_BY             ; 1                         ; Untyped                                                                ;
; EXTCLK3_PHASE_SHIFT           ; 0                         ; Untyped                                                                ;
; EXTCLK2_PHASE_SHIFT           ; 0                         ; Untyped                                                                ;
; EXTCLK1_PHASE_SHIFT           ; 0                         ; Untyped                                                                ;
; EXTCLK0_PHASE_SHIFT           ; 0                         ; Untyped                                                                ;
; EXTCLK3_TIME_DELAY            ; 0                         ; Untyped                                                                ;
; EXTCLK2_TIME_DELAY            ; 0                         ; Untyped                                                                ;
; EXTCLK1_TIME_DELAY            ; 0                         ; Untyped                                                                ;
; EXTCLK0_TIME_DELAY            ; 0                         ; Untyped                                                                ;
; EXTCLK3_DUTY_CYCLE            ; 50                        ; Untyped                                                                ;
; EXTCLK2_DUTY_CYCLE            ; 50                        ; Untyped                                                                ;
; EXTCLK1_DUTY_CYCLE            ; 50                        ; Untyped                                                                ;
; EXTCLK0_DUTY_CYCLE            ; 50                        ; Untyped                                                                ;
; VCO_MULTIPLY_BY               ; 0                         ; Untyped                                                                ;
; VCO_DIVIDE_BY                 ; 0                         ; Untyped                                                                ;
; SCLKOUT0_PHASE_SHIFT          ; 0                         ; Untyped                                                                ;
; SCLKOUT1_PHASE_SHIFT          ; 0                         ; Untyped                                                                ;
; VCO_MIN                       ; 0                         ; Untyped                                                                ;
; VCO_MAX                       ; 0                         ; Untyped                                                                ;
; VCO_CENTER                    ; 0                         ; Untyped                                                                ;
; PFD_MIN                       ; 0                         ; Untyped                                                                ;
; PFD_MAX                       ; 0                         ; Untyped                                                                ;
; M_INITIAL                     ; 0                         ; Untyped                                                                ;
; M                             ; 0                         ; Untyped                                                                ;
; N                             ; 1                         ; Untyped                                                                ;
; M2                            ; 1                         ; Untyped                                                                ;
; N2                            ; 1                         ; Untyped                                                                ;
; SS                            ; 1                         ; Untyped                                                                ;
; C0_HIGH                       ; 0                         ; Untyped                                                                ;
; C1_HIGH                       ; 0                         ; Untyped                                                                ;
; C2_HIGH                       ; 0                         ; Untyped                                                                ;
; C3_HIGH                       ; 0                         ; Untyped                                                                ;
; C4_HIGH                       ; 0                         ; Untyped                                                                ;
; C5_HIGH                       ; 0                         ; Untyped                                                                ;
; C6_HIGH                       ; 0                         ; Untyped                                                                ;
; C7_HIGH                       ; 0                         ; Untyped                                                                ;
; C8_HIGH                       ; 0                         ; Untyped                                                                ;
; C9_HIGH                       ; 0                         ; Untyped                                                                ;
; C0_LOW                        ; 0                         ; Untyped                                                                ;
; C1_LOW                        ; 0                         ; Untyped                                                                ;
; C2_LOW                        ; 0                         ; Untyped                                                                ;
; C3_LOW                        ; 0                         ; Untyped                                                                ;
; C4_LOW                        ; 0                         ; Untyped                                                                ;
; C5_LOW                        ; 0                         ; Untyped                                                                ;
; C6_LOW                        ; 0                         ; Untyped                                                                ;
; C7_LOW                        ; 0                         ; Untyped                                                                ;
; C8_LOW                        ; 0                         ; Untyped                                                                ;
; C9_LOW                        ; 0                         ; Untyped                                                                ;
; C0_INITIAL                    ; 0                         ; Untyped                                                                ;
; C1_INITIAL                    ; 0                         ; Untyped                                                                ;
; C2_INITIAL                    ; 0                         ; Untyped                                                                ;
; C3_INITIAL                    ; 0                         ; Untyped                                                                ;
; C4_INITIAL                    ; 0                         ; Untyped                                                                ;
; C5_INITIAL                    ; 0                         ; Untyped                                                                ;
; C6_INITIAL                    ; 0                         ; Untyped                                                                ;
; C7_INITIAL                    ; 0                         ; Untyped                                                                ;
; C8_INITIAL                    ; 0                         ; Untyped                                                                ;
; C9_INITIAL                    ; 0                         ; Untyped                                                                ;
; C0_MODE                       ; BYPASS                    ; Untyped                                                                ;
; C1_MODE                       ; BYPASS                    ; Untyped                                                                ;
; C2_MODE                       ; BYPASS                    ; Untyped                                                                ;
; C3_MODE                       ; BYPASS                    ; Untyped                                                                ;
; C4_MODE                       ; BYPASS                    ; Untyped                                                                ;
; C5_MODE                       ; BYPASS                    ; Untyped                                                                ;
; C6_MODE                       ; BYPASS                    ; Untyped                                                                ;
; C7_MODE                       ; BYPASS                    ; Untyped                                                                ;
; C8_MODE                       ; BYPASS                    ; Untyped                                                                ;
; C9_MODE                       ; BYPASS                    ; Untyped                                                                ;
; C0_PH                         ; 0                         ; Untyped                                                                ;
; C1_PH                         ; 0                         ; Untyped                                                                ;
; C2_PH                         ; 0                         ; Untyped                                                                ;
; C3_PH                         ; 0                         ; Untyped                                                                ;
; C4_PH                         ; 0                         ; Untyped                                                                ;
; C5_PH                         ; 0                         ; Untyped                                                                ;
; C6_PH                         ; 0                         ; Untyped                                                                ;
; C7_PH                         ; 0                         ; Untyped                                                                ;
; C8_PH                         ; 0                         ; Untyped                                                                ;
; C9_PH                         ; 0                         ; Untyped                                                                ;
; L0_HIGH                       ; 1                         ; Untyped                                                                ;
; L1_HIGH                       ; 1                         ; Untyped                                                                ;
; G0_HIGH                       ; 1                         ; Untyped                                                                ;
; G1_HIGH                       ; 1                         ; Untyped                                                                ;
; G2_HIGH                       ; 1                         ; Untyped                                                                ;
; G3_HIGH                       ; 1                         ; Untyped                                                                ;
; E0_HIGH                       ; 1                         ; Untyped                                                                ;
; E1_HIGH                       ; 1                         ; Untyped                                                                ;
; E2_HIGH                       ; 1                         ; Untyped                                                                ;
; E3_HIGH                       ; 1                         ; Untyped                                                                ;
; L0_LOW                        ; 1                         ; Untyped                                                                ;
; L1_LOW                        ; 1                         ; Untyped                                                                ;
; G0_LOW                        ; 1                         ; Untyped                                                                ;
; G1_LOW                        ; 1                         ; Untyped                                                                ;
; G2_LOW                        ; 1                         ; Untyped                                                                ;
; G3_LOW                        ; 1                         ; Untyped                                                                ;
; E0_LOW                        ; 1                         ; Untyped                                                                ;
; E1_LOW                        ; 1                         ; Untyped                                                                ;
; E2_LOW                        ; 1                         ; Untyped                                                                ;
; E3_LOW                        ; 1                         ; Untyped                                                                ;
; L0_INITIAL                    ; 1                         ; Untyped                                                                ;
; L1_INITIAL                    ; 1                         ; Untyped                                                                ;
; G0_INITIAL                    ; 1                         ; Untyped                                                                ;
; G1_INITIAL                    ; 1                         ; Untyped                                                                ;
; G2_INITIAL                    ; 1                         ; Untyped                                                                ;
; G3_INITIAL                    ; 1                         ; Untyped                                                                ;
; E0_INITIAL                    ; 1                         ; Untyped                                                                ;
; E1_INITIAL                    ; 1                         ; Untyped                                                                ;
; E2_INITIAL                    ; 1                         ; Untyped                                                                ;
; E3_INITIAL                    ; 1                         ; Untyped                                                                ;
; L0_MODE                       ; BYPASS                    ; Untyped                                                                ;
; L1_MODE                       ; BYPASS                    ; Untyped                                                                ;
; G0_MODE                       ; BYPASS                    ; Untyped                                                                ;
; G1_MODE                       ; BYPASS                    ; Untyped                                                                ;
; G2_MODE                       ; BYPASS                    ; Untyped                                                                ;
; G3_MODE                       ; BYPASS                    ; Untyped                                                                ;
; E0_MODE                       ; BYPASS                    ; Untyped                                                                ;
; E1_MODE                       ; BYPASS                    ; Untyped                                                                ;
; E2_MODE                       ; BYPASS                    ; Untyped                                                                ;
; E3_MODE                       ; BYPASS                    ; Untyped                                                                ;
; L0_PH                         ; 0                         ; Untyped                                                                ;
; L1_PH                         ; 0                         ; Untyped                                                                ;
; G0_PH                         ; 0                         ; Untyped                                                                ;
; G1_PH                         ; 0                         ; Untyped                                                                ;
; G2_PH                         ; 0                         ; Untyped                                                                ;
; G3_PH                         ; 0                         ; Untyped                                                                ;
; E0_PH                         ; 0                         ; Untyped                                                                ;
; E1_PH                         ; 0                         ; Untyped                                                                ;
; E2_PH                         ; 0                         ; Untyped                                                                ;
; E3_PH                         ; 0                         ; Untyped                                                                ;
; M_PH                          ; 0                         ; Untyped                                                                ;
; C1_USE_CASC_IN                ; OFF                       ; Untyped                                                                ;
; C2_USE_CASC_IN                ; OFF                       ; Untyped                                                                ;
; C3_USE_CASC_IN                ; OFF                       ; Untyped                                                                ;
; C4_USE_CASC_IN                ; OFF                       ; Untyped                                                                ;
; C5_USE_CASC_IN                ; OFF                       ; Untyped                                                                ;
; C6_USE_CASC_IN                ; OFF                       ; Untyped                                                                ;
; C7_USE_CASC_IN                ; OFF                       ; Untyped                                                                ;
; C8_USE_CASC_IN                ; OFF                       ; Untyped                                                                ;
; C9_USE_CASC_IN                ; OFF                       ; Untyped                                                                ;
; CLK0_COUNTER                  ; G0                        ; Untyped                                                                ;
; CLK1_COUNTER                  ; G0                        ; Untyped                                                                ;
; CLK2_COUNTER                  ; G0                        ; Untyped                                                                ;
; CLK3_COUNTER                  ; G0                        ; Untyped                                                                ;
; CLK4_COUNTER                  ; G0                        ; Untyped                                                                ;
; CLK5_COUNTER                  ; G0                        ; Untyped                                                                ;
; CLK6_COUNTER                  ; E0                        ; Untyped                                                                ;
; CLK7_COUNTER                  ; E1                        ; Untyped                                                                ;
; CLK8_COUNTER                  ; E2                        ; Untyped                                                                ;
; CLK9_COUNTER                  ; E3                        ; Untyped                                                                ;
; L0_TIME_DELAY                 ; 0                         ; Untyped                                                                ;
; L1_TIME_DELAY                 ; 0                         ; Untyped                                                                ;
; G0_TIME_DELAY                 ; 0                         ; Untyped                                                                ;
; G1_TIME_DELAY                 ; 0                         ; Untyped                                                                ;
; G2_TIME_DELAY                 ; 0                         ; Untyped                                                                ;
; G3_TIME_DELAY                 ; 0                         ; Untyped                                                                ;
; E0_TIME_DELAY                 ; 0                         ; Untyped                                                                ;
; E1_TIME_DELAY                 ; 0                         ; Untyped                                                                ;
; E2_TIME_DELAY                 ; 0                         ; Untyped                                                                ;
; E3_TIME_DELAY                 ; 0                         ; Untyped                                                                ;
; M_TIME_DELAY                  ; 0                         ; Untyped                                                                ;
; N_TIME_DELAY                  ; 0                         ; Untyped                                                                ;
; EXTCLK3_COUNTER               ; E3                        ; Untyped                                                                ;
; EXTCLK2_COUNTER               ; E2                        ; Untyped                                                                ;
; EXTCLK1_COUNTER               ; E1                        ; Untyped                                                                ;
; EXTCLK0_COUNTER               ; E0                        ; Untyped                                                                ;
; ENABLE0_COUNTER               ; L0                        ; Untyped                                                                ;
; ENABLE1_COUNTER               ; L0                        ; Untyped                                                                ;
; CHARGE_PUMP_CURRENT           ; 2                         ; Untyped                                                                ;
; LOOP_FILTER_R                 ;  1.000000                 ; Untyped                                                                ;
; LOOP_FILTER_C                 ; 5                         ; Untyped                                                                ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                      ; Untyped                                                                ;
; LOOP_FILTER_R_BITS            ; 9999                      ; Untyped                                                                ;
; LOOP_FILTER_C_BITS            ; 9999                      ; Untyped                                                                ;
; VCO_POST_SCALE                ; 0                         ; Untyped                                                                ;
; CLK2_OUTPUT_FREQUENCY         ; 0                         ; Untyped                                                                ;
; CLK1_OUTPUT_FREQUENCY         ; 0                         ; Untyped                                                                ;
; CLK0_OUTPUT_FREQUENCY         ; 0                         ; Untyped                                                                ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E              ; Untyped                                                                ;
; PORT_CLKENA0                  ; PORT_UNUSED               ; Untyped                                                                ;
; PORT_CLKENA1                  ; PORT_UNUSED               ; Untyped                                                                ;
; PORT_CLKENA2                  ; PORT_UNUSED               ; Untyped                                                                ;
; PORT_CLKENA3                  ; PORT_UNUSED               ; Untyped                                                                ;
; PORT_CLKENA4                  ; PORT_UNUSED               ; Untyped                                                                ;
; PORT_CLKENA5                  ; PORT_UNUSED               ; Untyped                                                                ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY         ; Untyped                                                                ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY         ; Untyped                                                                ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY         ; Untyped                                                                ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY         ; Untyped                                                                ;
; PORT_EXTCLK0                  ; PORT_UNUSED               ; Untyped                                                                ;
; PORT_EXTCLK1                  ; PORT_UNUSED               ; Untyped                                                                ;
; PORT_EXTCLK2                  ; PORT_UNUSED               ; Untyped                                                                ;
; PORT_EXTCLK3                  ; PORT_UNUSED               ; Untyped                                                                ;
; PORT_CLKBAD0                  ; PORT_UNUSED               ; Untyped                                                                ;
; PORT_CLKBAD1                  ; PORT_UNUSED               ; Untyped                                                                ;
; PORT_CLK0                     ; PORT_USED                 ; Untyped                                                                ;
; PORT_CLK1                     ; PORT_UNUSED               ; Untyped                                                                ;
; PORT_CLK2                     ; PORT_UNUSED               ; Untyped                                                                ;
; PORT_CLK3                     ; PORT_UNUSED               ; Untyped                                                                ;
; PORT_CLK4                     ; PORT_UNUSED               ; Untyped                                                                ;
; PORT_CLK5                     ; PORT_UNUSED               ; Untyped                                                                ;
; PORT_CLK6                     ; PORT_UNUSED               ; Untyped                                                                ;
; PORT_CLK7                     ; PORT_UNUSED               ; Untyped                                                                ;
; PORT_CLK8                     ; PORT_UNUSED               ; Untyped                                                                ;
; PORT_CLK9                     ; PORT_UNUSED               ; Untyped                                                                ;
; PORT_SCANDATA                 ; PORT_UNUSED               ; Untyped                                                                ;
; PORT_SCANDATAOUT              ; PORT_UNUSED               ; Untyped                                                                ;
; PORT_SCANDONE                 ; PORT_UNUSED               ; Untyped                                                                ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY         ; Untyped                                                                ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY         ; Untyped                                                                ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED               ; Untyped                                                                ;
; PORT_CLKLOSS                  ; PORT_UNUSED               ; Untyped                                                                ;
; PORT_INCLK1                   ; PORT_UNUSED               ; Untyped                                                                ;
; PORT_INCLK0                   ; PORT_USED                 ; Untyped                                                                ;
; PORT_FBIN                     ; PORT_UNUSED               ; Untyped                                                                ;
; PORT_PLLENA                   ; PORT_UNUSED               ; Untyped                                                                ;
; PORT_CLKSWITCH                ; PORT_UNUSED               ; Untyped                                                                ;
; PORT_ARESET                   ; PORT_UNUSED               ; Untyped                                                                ;
; PORT_PFDENA                   ; PORT_UNUSED               ; Untyped                                                                ;
; PORT_SCANCLK                  ; PORT_UNUSED               ; Untyped                                                                ;
; PORT_SCANACLR                 ; PORT_UNUSED               ; Untyped                                                                ;
; PORT_SCANREAD                 ; PORT_UNUSED               ; Untyped                                                                ;
; PORT_SCANWRITE                ; PORT_UNUSED               ; Untyped                                                                ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY         ; Untyped                                                                ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY         ; Untyped                                                                ;
; PORT_LOCKED                   ; PORT_UNUSED               ; Untyped                                                                ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED               ; Untyped                                                                ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY         ; Untyped                                                                ;
; PORT_PHASEDONE                ; PORT_UNUSED               ; Untyped                                                                ;
; PORT_PHASESTEP                ; PORT_UNUSED               ; Untyped                                                                ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED               ; Untyped                                                                ;
; PORT_SCANCLKENA               ; PORT_UNUSED               ; Untyped                                                                ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED               ; Untyped                                                                ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY         ; Untyped                                                                ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY         ; Untyped                                                                ;
; M_TEST_SOURCE                 ; 5                         ; Untyped                                                                ;
; C0_TEST_SOURCE                ; 5                         ; Untyped                                                                ;
; C1_TEST_SOURCE                ; 5                         ; Untyped                                                                ;
; C2_TEST_SOURCE                ; 5                         ; Untyped                                                                ;
; C3_TEST_SOURCE                ; 5                         ; Untyped                                                                ;
; C4_TEST_SOURCE                ; 5                         ; Untyped                                                                ;
; C5_TEST_SOURCE                ; 5                         ; Untyped                                                                ;
; C6_TEST_SOURCE                ; 5                         ; Untyped                                                                ;
; C7_TEST_SOURCE                ; 5                         ; Untyped                                                                ;
; C8_TEST_SOURCE                ; 5                         ; Untyped                                                                ;
; C9_TEST_SOURCE                ; 5                         ; Untyped                                                                ;
; CBXI_PARAMETER                ; vga_pll_altpll            ; Untyped                                                                ;
; VCO_FREQUENCY_CONTROL         ; AUTO                      ; Untyped                                                                ;
; VCO_PHASE_SHIFT_STEP          ; 0                         ; Untyped                                                                ;
; WIDTH_CLOCK                   ; 5                         ; Signed Integer                                                         ;
; WIDTH_PHASECOUNTERSELECT      ; 4                         ; Untyped                                                                ;
; USING_FBMIMICBIDIR_PORT       ; OFF                       ; Untyped                                                                ;
; DEVICE_FAMILY                 ; Cyclone IV E              ; Untyped                                                                ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                    ; Untyped                                                                ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                       ; Untyped                                                                ;
; AUTO_CARRY_CHAINS             ; ON                        ; AUTO_CARRY                                                             ;
; IGNORE_CARRY_BUFFERS          ; OFF                       ; IGNORE_CARRY                                                           ;
; AUTO_CASCADE_CHAINS           ; ON                        ; AUTO_CASCADE                                                           ;
; IGNORE_CASCADE_BUFFERS        ; OFF                       ; IGNORE_CASCADE                                                         ;
+-------------------------------+---------------------------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_test:inst_vga_test|FrameBuffer:FB|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                   ;
+------------------------------------+----------------------+--------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                ;
; WIDTH_A                            ; 9                    ; Signed Integer                                         ;
; WIDTHAD_A                          ; 15                   ; Signed Integer                                         ;
; NUMWORDS_A                         ; 19200                ; Signed Integer                                         ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                ;
; WIDTH_B                            ; 9                    ; Signed Integer                                         ;
; WIDTHAD_B                          ; 15                   ; Signed Integer                                         ;
; NUMWORDS_B                         ; 19200                ; Signed Integer                                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                ;
; OUTDATA_REG_B                      ; CLOCK1               ; Untyped                                                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                         ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                ;
; CBXI_PARAMETER                     ; altsyncram_aoj1      ; Untyped                                                ;
+------------------------------------+----------------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: rom_instructions:rom_instructions_inst|altsyncram:rom_rtl_0 ;
+------------------------------------+-----------------------------------------------+-------------------------+
; Parameter Name                     ; Value                                         ; Type                    ;
+------------------------------------+-----------------------------------------------+-------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                             ; Untyped                 ;
; AUTO_CARRY_CHAINS                  ; ON                                            ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS               ; OFF                                           ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS                ; ON                                            ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                           ; IGNORE_CASCADE          ;
; WIDTH_BYTEENA                      ; 1                                             ; Untyped                 ;
; OPERATION_MODE                     ; ROM                                           ; Untyped                 ;
; WIDTH_A                            ; 32                                            ; Untyped                 ;
; WIDTHAD_A                          ; 10                                            ; Untyped                 ;
; NUMWORDS_A                         ; 800                                           ; Untyped                 ;
; OUTDATA_REG_A                      ; UNREGISTERED                                  ; Untyped                 ;
; ADDRESS_ACLR_A                     ; NONE                                          ; Untyped                 ;
; OUTDATA_ACLR_A                     ; NONE                                          ; Untyped                 ;
; WRCONTROL_ACLR_A                   ; NONE                                          ; Untyped                 ;
; INDATA_ACLR_A                      ; NONE                                          ; Untyped                 ;
; BYTEENA_ACLR_A                     ; NONE                                          ; Untyped                 ;
; WIDTH_B                            ; 1                                             ; Untyped                 ;
; WIDTHAD_B                          ; 1                                             ; Untyped                 ;
; NUMWORDS_B                         ; 1                                             ; Untyped                 ;
; INDATA_REG_B                       ; CLOCK1                                        ; Untyped                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                        ; Untyped                 ;
; RDCONTROL_REG_B                    ; CLOCK1                                        ; Untyped                 ;
; ADDRESS_REG_B                      ; CLOCK1                                        ; Untyped                 ;
; OUTDATA_REG_B                      ; UNREGISTERED                                  ; Untyped                 ;
; BYTEENA_REG_B                      ; CLOCK1                                        ; Untyped                 ;
; INDATA_ACLR_B                      ; NONE                                          ; Untyped                 ;
; WRCONTROL_ACLR_B                   ; NONE                                          ; Untyped                 ;
; ADDRESS_ACLR_B                     ; NONE                                          ; Untyped                 ;
; OUTDATA_ACLR_B                     ; NONE                                          ; Untyped                 ;
; RDCONTROL_ACLR_B                   ; NONE                                          ; Untyped                 ;
; BYTEENA_ACLR_B                     ; NONE                                          ; Untyped                 ;
; WIDTH_BYTEENA_A                    ; 1                                             ; Untyped                 ;
; WIDTH_BYTEENA_B                    ; 1                                             ; Untyped                 ;
; RAM_BLOCK_TYPE                     ; AUTO                                          ; Untyped                 ;
; BYTE_SIZE                          ; 8                                             ; Untyped                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                     ; Untyped                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                          ; Untyped                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                          ; Untyped                 ;
; INIT_FILE                          ; db/CPU.ram0_rom_instructions_9e2abac3.hdl.mif ; Untyped                 ;
; INIT_FILE_LAYOUT                   ; PORT_A                                        ; Untyped                 ;
; MAXIMUM_DEPTH                      ; 0                                             ; Untyped                 ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                        ; Untyped                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                        ; Untyped                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                        ; Untyped                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                        ; Untyped                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                               ; Untyped                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                               ; Untyped                 ;
; ENABLE_ECC                         ; FALSE                                         ; Untyped                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                         ; Untyped                 ;
; WIDTH_ECCSTATUS                    ; 3                                             ; Untyped                 ;
; DEVICE_FAMILY                      ; Cyclone IV E                                  ; Untyped                 ;
; CBXI_PARAMETER                     ; altsyncram_bm71                               ; Untyped                 ;
+------------------------------------+-----------------------------------------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ram_data:ram_data_inst|altsyncram:ram_rtl_0 ;
+------------------------------------+----------------------+----------------------------------+
; Parameter Name                     ; Value                ; Type                             ;
+------------------------------------+----------------------+----------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                          ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                          ;
; WIDTH_A                            ; 32                   ; Untyped                          ;
; WIDTHAD_A                          ; 10                   ; Untyped                          ;
; NUMWORDS_A                         ; 800                  ; Untyped                          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                          ;
; WIDTH_B                            ; 32                   ; Untyped                          ;
; WIDTHAD_B                          ; 10                   ; Untyped                          ;
; NUMWORDS_B                         ; 800                  ; Untyped                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                          ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                          ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                          ;
; BYTE_SIZE                          ; 8                    ; Untyped                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                          ;
; INIT_FILE                          ; UNUSED               ; Untyped                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                          ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                          ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                          ;
; CBXI_PARAMETER                     ; altsyncram_i5d1      ; Untyped                          ;
+------------------------------------+----------------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ram_data:ram_data_inst|altsyncram:ram_rtl_1 ;
+------------------------------------+----------------------+----------------------------------+
; Parameter Name                     ; Value                ; Type                             ;
+------------------------------------+----------------------+----------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                          ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                          ;
; WIDTH_A                            ; 32                   ; Untyped                          ;
; WIDTHAD_A                          ; 10                   ; Untyped                          ;
; NUMWORDS_A                         ; 800                  ; Untyped                          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                          ;
; WIDTH_B                            ; 32                   ; Untyped                          ;
; WIDTHAD_B                          ; 10                   ; Untyped                          ;
; NUMWORDS_B                         ; 800                  ; Untyped                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                          ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                          ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                          ;
; BYTE_SIZE                          ; 8                    ; Untyped                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                          ;
; INIT_FILE                          ; UNUSED               ; Untyped                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                          ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                          ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                          ;
; CBXI_PARAMETER                     ; altsyncram_2vd1      ; Untyped                          ;
+------------------------------------+----------------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ps2_receiver:PS2|altsyncram:acoes_rtl_0 ;
+------------------------------------+----------------------+------------------------------+
; Parameter Name                     ; Value                ; Type                         ;
+------------------------------------+----------------------+------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                      ;
; OPERATION_MODE                     ; ROM                  ; Untyped                      ;
; WIDTH_A                            ; 4                    ; Untyped                      ;
; WIDTHAD_A                          ; 8                    ; Untyped                      ;
; NUMWORDS_A                         ; 256                  ; Untyped                      ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                      ;
; WIDTH_B                            ; 1                    ; Untyped                      ;
; WIDTHAD_B                          ; 1                    ; Untyped                      ;
; NUMWORDS_B                         ; 1                    ; Untyped                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                      ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                      ;
; INIT_FILE                          ; CPU.teste0.rtl.mif   ; Untyped                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                      ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                      ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                      ;
; CBXI_PARAMETER                     ; altsyncram_fpv       ; Untyped                      ;
+------------------------------------+----------------------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ula:ula_inst|lpm_divide:Div0 ;
+------------------------+----------------+-------------------------------------+
; Parameter Name         ; Value          ; Type                                ;
+------------------------+----------------+-------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                             ;
; LPM_WIDTHD             ; 32             ; Untyped                             ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                             ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                             ;
; LPM_PIPELINE           ; 0              ; Untyped                             ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                             ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                             ;
; CBXI_PARAMETER         ; lpm_divide_hkm ; Untyped                             ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                             ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                             ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                          ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                        ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                        ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                      ;
+------------------------+----------------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ula:ula_inst|lpm_mult:Mult0        ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 32           ; Untyped             ;
; LPM_WIDTHB                                     ; 32           ; Untyped             ;
; LPM_WIDTHP                                     ; 64           ; Untyped             ;
; LPM_WIDTHR                                     ; 64           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_7dt     ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ram_data:ram_data_inst|lpm_mult:Mult2 ;
+------------------------------------------------+--------------+------------------------+
; Parameter Name                                 ; Value        ; Type                   ;
+------------------------------------------------+--------------+------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE         ;
; LPM_WIDTHA                                     ; 10           ; Untyped                ;
; LPM_WIDTHB                                     ; 8            ; Untyped                ;
; LPM_WIDTHP                                     ; 18           ; Untyped                ;
; LPM_WIDTHR                                     ; 18           ; Untyped                ;
; LPM_WIDTHS                                     ; 1            ; Untyped                ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                ;
; LPM_PIPELINE                                   ; 0            ; Untyped                ;
; LATENCY                                        ; 0            ; Untyped                ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped                ;
; USE_EAB                                        ; OFF          ; Untyped                ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped                ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K    ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped                ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                ;
+------------------------------------------------+--------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ram_data:ram_data_inst|lpm_mult:Mult1 ;
+------------------------------------------------+--------------+------------------------+
; Parameter Name                                 ; Value        ; Type                   ;
+------------------------------------------------+--------------+------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE         ;
; LPM_WIDTHA                                     ; 32           ; Untyped                ;
; LPM_WIDTHB                                     ; 8            ; Untyped                ;
; LPM_WIDTHP                                     ; 40           ; Untyped                ;
; LPM_WIDTHR                                     ; 40           ; Untyped                ;
; LPM_WIDTHS                                     ; 1            ; Untyped                ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                ;
; LPM_PIPELINE                                   ; 0            ; Untyped                ;
; LATENCY                                        ; 0            ; Untyped                ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped                ;
; USE_EAB                                        ; OFF          ; Untyped                ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K    ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                ;
; CBXI_PARAMETER                                 ; mult_8ft     ; Untyped                ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                ;
+------------------------------------------------+--------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: program_counter:program_counter_inst|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+--------------------------------------+
; Parameter Name                                 ; Value        ; Type                                 ;
+------------------------------------------------+--------------+--------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                           ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                         ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                         ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                       ;
; LPM_WIDTHA                                     ; 32           ; Untyped                              ;
; LPM_WIDTHB                                     ; 8            ; Untyped                              ;
; LPM_WIDTHP                                     ; 40           ; Untyped                              ;
; LPM_WIDTHR                                     ; 40           ; Untyped                              ;
; LPM_WIDTHS                                     ; 1            ; Untyped                              ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                              ;
; LPM_PIPELINE                                   ; 0            ; Untyped                              ;
; LATENCY                                        ; 0            ; Untyped                              ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                              ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped                              ;
; USE_EAB                                        ; OFF          ; Untyped                              ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                              ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                              ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                              ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                  ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                              ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                              ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                              ;
; CBXI_PARAMETER                                 ; mult_8ft     ; Untyped                              ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                              ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                              ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                              ;
+------------------------------------------------+--------------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: red_screen:rs|game_process:game_process|lpm_divide:Mod9 ;
+------------------------+----------------+----------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                           ;
+------------------------+----------------+----------------------------------------------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                                                        ;
; LPM_WIDTHD             ; 4              ; Untyped                                                        ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                        ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                        ;
; LPM_PIPELINE           ; 0              ; Untyped                                                        ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                        ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                        ;
; CBXI_PARAMETER         ; lpm_divide_m9m ; Untyped                                                        ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                        ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                        ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                   ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                 ;
+------------------------+----------------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: red_screen:rs|game_process:game_process|lpm_divide:Div9 ;
+------------------------+----------------+----------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                           ;
+------------------------+----------------+----------------------------------------------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                                                        ;
; LPM_WIDTHD             ; 4              ; Untyped                                                        ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                        ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                        ;
; LPM_PIPELINE           ; 0              ; Untyped                                                        ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                        ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                        ;
; CBXI_PARAMETER         ; lpm_divide_jhm ; Untyped                                                        ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                        ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                        ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                   ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                 ;
+------------------------+----------------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: red_screen:rs|game_process:game_process|lpm_divide:Div7 ;
+------------------------+----------------+----------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                           ;
+------------------------+----------------+----------------------------------------------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                                                        ;
; LPM_WIDTHD             ; 4              ; Untyped                                                        ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                        ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                        ;
; LPM_PIPELINE           ; 0              ; Untyped                                                        ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                        ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                        ;
; CBXI_PARAMETER         ; lpm_divide_jhm ; Untyped                                                        ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                        ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                        ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                   ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                 ;
+------------------------+----------------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: red_screen:rs|game_process:game_process|lpm_divide:Mod5 ;
+------------------------+----------------+----------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                           ;
+------------------------+----------------+----------------------------------------------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                                                        ;
; LPM_WIDTHD             ; 4              ; Untyped                                                        ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                        ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                        ;
; LPM_PIPELINE           ; 0              ; Untyped                                                        ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                        ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                        ;
; CBXI_PARAMETER         ; lpm_divide_m9m ; Untyped                                                        ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                        ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                        ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                   ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                 ;
+------------------------+----------------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: red_screen:rs|game_process:game_process|lpm_divide:Div5 ;
+------------------------+----------------+----------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                           ;
+------------------------+----------------+----------------------------------------------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                                                        ;
; LPM_WIDTHD             ; 4              ; Untyped                                                        ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                        ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                        ;
; LPM_PIPELINE           ; 0              ; Untyped                                                        ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                        ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                        ;
; CBXI_PARAMETER         ; lpm_divide_jhm ; Untyped                                                        ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                        ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                        ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                   ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                 ;
+------------------------+----------------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: red_screen:rs|game_process:game_process|lpm_divide:Mod3 ;
+------------------------+----------------+----------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                           ;
+------------------------+----------------+----------------------------------------------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                                                        ;
; LPM_WIDTHD             ; 4              ; Untyped                                                        ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                        ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                        ;
; LPM_PIPELINE           ; 0              ; Untyped                                                        ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                        ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                        ;
; CBXI_PARAMETER         ; lpm_divide_m9m ; Untyped                                                        ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                        ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                        ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                   ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                 ;
+------------------------+----------------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: red_screen:rs|game_process:game_process|lpm_divide:Div3 ;
+------------------------+----------------+----------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                           ;
+------------------------+----------------+----------------------------------------------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                                                        ;
; LPM_WIDTHD             ; 4              ; Untyped                                                        ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                        ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                        ;
; LPM_PIPELINE           ; 0              ; Untyped                                                        ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                        ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                        ;
; CBXI_PARAMETER         ; lpm_divide_jhm ; Untyped                                                        ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                        ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                        ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                   ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                 ;
+------------------------+----------------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: red_screen:rs|game_process:game_process|lpm_divide:Mod1 ;
+------------------------+----------------+----------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                           ;
+------------------------+----------------+----------------------------------------------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                                                        ;
; LPM_WIDTHD             ; 4              ; Untyped                                                        ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                        ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                        ;
; LPM_PIPELINE           ; 0              ; Untyped                                                        ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                        ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                        ;
; CBXI_PARAMETER         ; lpm_divide_m9m ; Untyped                                                        ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                        ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                        ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                   ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                 ;
+------------------------+----------------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: red_screen:rs|game_process:game_process|lpm_divide:Div1 ;
+------------------------+----------------+----------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                           ;
+------------------------+----------------+----------------------------------------------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                                                        ;
; LPM_WIDTHD             ; 4              ; Untyped                                                        ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                        ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                        ;
; LPM_PIPELINE           ; 0              ; Untyped                                                        ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                        ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                        ;
; CBXI_PARAMETER         ; lpm_divide_jhm ; Untyped                                                        ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                        ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                        ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                   ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                 ;
+------------------------+----------------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: red_screen:rs|game_process:game_process|lpm_divide:Mod7 ;
+------------------------+----------------+----------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                           ;
+------------------------+----------------+----------------------------------------------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                                                        ;
; LPM_WIDTHD             ; 4              ; Untyped                                                        ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                        ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                        ;
; LPM_PIPELINE           ; 0              ; Untyped                                                        ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                        ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                        ;
; CBXI_PARAMETER         ; lpm_divide_m9m ; Untyped                                                        ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                        ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                        ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                   ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                 ;
+------------------------+----------------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: red_screen:rs|lpm_divide:Mod0 ;
+------------------------+----------------+--------------------------------------+
; Parameter Name         ; Value          ; Type                                 ;
+------------------------+----------------+--------------------------------------+
; LPM_WIDTHN             ; 33             ; Untyped                              ;
; LPM_WIDTHD             ; 15             ; Untyped                              ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                              ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                              ;
; LPM_PIPELINE           ; 0              ; Untyped                              ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                              ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                              ;
; CBXI_PARAMETER         ; lpm_divide_mcm ; Untyped                              ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                              ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                              ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                           ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                         ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                         ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                       ;
+------------------------+----------------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: red_screen:rs|game_process:game_process|random_enemy:re|lpm_divide:Mod0 ;
+------------------------+----------------+--------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                           ;
+------------------------+----------------+--------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 9              ; Untyped                                                                        ;
; LPM_WIDTHD             ; 2              ; Untyped                                                                        ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                        ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                        ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                        ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                        ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                        ;
; CBXI_PARAMETER         ; lpm_divide_l9m ; Untyped                                                                        ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                        ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                        ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                   ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                 ;
+------------------------+----------------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: red_screen:rs|game_process:game_process|random_enemy:re|lpm_divide:Div0 ;
+------------------------+----------------+--------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                           ;
+------------------------+----------------+--------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                                                                        ;
; LPM_WIDTHD             ; 2              ; Untyped                                                                        ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                        ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                        ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                        ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                        ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                        ;
; CBXI_PARAMETER         ; lpm_divide_hhm ; Untyped                                                                        ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                        ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                        ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                   ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                 ;
+------------------------+----------------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                  ;
+-------------------------------------------+-----------------------------------------------------------------------+
; Name                                      ; Value                                                                 ;
+-------------------------------------------+-----------------------------------------------------------------------+
; Number of entity instances                ; 6                                                                     ;
; Entity Instance                           ; red_screen:rs|VRAM:VR|altsyncram:altsyncram_component                 ;
;     -- OPERATION_MODE                     ; ROM                                                                   ;
;     -- WIDTH_A                            ; 9                                                                     ;
;     -- NUMWORDS_A                         ; 65536                                                                 ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                ;
;     -- WIDTH_B                            ; 1                                                                     ;
;     -- NUMWORDS_B                         ; 1                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                             ;
; Entity Instance                           ; vga_test:inst_vga_test|FrameBuffer:FB|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                             ;
;     -- WIDTH_A                            ; 9                                                                     ;
;     -- NUMWORDS_A                         ; 19200                                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                          ;
;     -- WIDTH_B                            ; 9                                                                     ;
;     -- NUMWORDS_B                         ; 19200                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                             ;
; Entity Instance                           ; rom_instructions:rom_instructions_inst|altsyncram:rom_rtl_0           ;
;     -- OPERATION_MODE                     ; ROM                                                                   ;
;     -- WIDTH_A                            ; 32                                                                    ;
;     -- NUMWORDS_A                         ; 800                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                          ;
;     -- WIDTH_B                            ; 1                                                                     ;
;     -- NUMWORDS_B                         ; 1                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                             ;
; Entity Instance                           ; ram_data:ram_data_inst|altsyncram:ram_rtl_0                           ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                             ;
;     -- WIDTH_A                            ; 32                                                                    ;
;     -- NUMWORDS_A                         ; 800                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                          ;
;     -- WIDTH_B                            ; 32                                                                    ;
;     -- NUMWORDS_B                         ; 800                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                             ;
; Entity Instance                           ; ram_data:ram_data_inst|altsyncram:ram_rtl_1                           ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                             ;
;     -- WIDTH_A                            ; 32                                                                    ;
;     -- NUMWORDS_A                         ; 800                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                          ;
;     -- WIDTH_B                            ; 32                                                                    ;
;     -- NUMWORDS_B                         ; 800                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                             ;
; Entity Instance                           ; ps2_receiver:PS2|altsyncram:acoes_rtl_0                               ;
;     -- OPERATION_MODE                     ; ROM                                                                   ;
;     -- WIDTH_A                            ; 4                                                                     ;
;     -- NUMWORDS_A                         ; 256                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                          ;
;     -- WIDTH_B                            ; 1                                                                     ;
;     -- NUMWORDS_B                         ; 1                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                             ;
+-------------------------------------------+-----------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                                                          ;
+-------------------------------+---------------------------------------------------------------------------------------+
; Name                          ; Value                                                                                 ;
+-------------------------------+---------------------------------------------------------------------------------------+
; Number of entity instances    ; 1                                                                                     ;
; Entity Instance               ; vga_test:inst_vga_test|vga_sync:vga_sync_inst|vga_pll:vga_pll|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                                                                ;
;     -- PLL_TYPE               ; AUTO                                                                                  ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                                                ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                                                 ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                                                     ;
;     -- VCO_MULTIPLY_BY        ; 0                                                                                     ;
;     -- VCO_DIVIDE_BY          ; 0                                                                                     ;
+-------------------------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                              ;
+---------------------------------------+-----------------------------------------------------+
; Name                                  ; Value                                               ;
+---------------------------------------+-----------------------------------------------------+
; Number of entity instances            ; 4                                                   ;
; Entity Instance                       ; ula:ula_inst|lpm_mult:Mult0                         ;
;     -- LPM_WIDTHA                     ; 32                                                  ;
;     -- LPM_WIDTHB                     ; 32                                                  ;
;     -- LPM_WIDTHP                     ; 64                                                  ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                            ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                  ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                  ;
;     -- USE_EAB                        ; OFF                                                 ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                  ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                  ;
; Entity Instance                       ; ram_data:ram_data_inst|lpm_mult:Mult2               ;
;     -- LPM_WIDTHA                     ; 10                                                  ;
;     -- LPM_WIDTHB                     ; 8                                                   ;
;     -- LPM_WIDTHP                     ; 18                                                  ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                            ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                  ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                                 ;
;     -- USE_EAB                        ; OFF                                                 ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                  ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                  ;
; Entity Instance                       ; ram_data:ram_data_inst|lpm_mult:Mult1               ;
;     -- LPM_WIDTHA                     ; 32                                                  ;
;     -- LPM_WIDTHB                     ; 8                                                   ;
;     -- LPM_WIDTHP                     ; 40                                                  ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                            ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                  ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                                 ;
;     -- USE_EAB                        ; OFF                                                 ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                  ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                  ;
; Entity Instance                       ; program_counter:program_counter_inst|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 32                                                  ;
;     -- LPM_WIDTHB                     ; 8                                                   ;
;     -- LPM_WIDTHP                     ; 40                                                  ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                            ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                  ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                                 ;
;     -- USE_EAB                        ; OFF                                                 ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                  ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                  ;
+---------------------------------------+-----------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_test:inst_vga_test|vga_sync:vga_sync_inst"                                                 ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                             ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; Counter_X[1..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; Counter_Y[1..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; Counter_Y[9]    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "data_output:data_output_inst"                                                                                                                          ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                             ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; entrada ; Input  ; Warning  ; Input port expression (18 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "entrada[31..18]" will be connected to GND. ;
; saida   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                 ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 112                         ;
; cycloneiii_ff         ; 1731                        ;
;     CLR               ; 60                          ;
;     ENA               ; 1232                        ;
;     ENA CLR           ; 41                          ;
;     ENA SCLR          ; 143                         ;
;     ENA SLD           ; 32                          ;
;     SLD               ; 8                           ;
;     plain             ; 215                         ;
; cycloneiii_lcell_comb ; 7316                        ;
;     arith             ; 1474                        ;
;         1 data inputs ; 1                           ;
;         2 data inputs ; 483                         ;
;         3 data inputs ; 990                         ;
;     normal            ; 5842                        ;
;         0 data inputs ; 103                         ;
;         1 data inputs ; 63                          ;
;         2 data inputs ; 458                         ;
;         3 data inputs ; 634                         ;
;         4 data inputs ; 4584                        ;
; cycloneiii_mac_mult   ; 7                           ;
; cycloneiii_mac_out    ; 7                           ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 199                         ;
;                       ;                             ;
; Max LUT depth         ; 163.50                      ;
; Average LUT depth     ; 78.34                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:18     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition
    Info: Processing started: Wed Jul 02 21:24:34 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU
Info (20030): Parallel compilation is enabled and will use 12 of the 12 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file old/vram.v
    Info (12023): Found entity 1: VRAM File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/old/VRAM.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file old/vga_test.sv
    Info (12023): Found entity 1: vga_test_old File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/old/vga_test.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file old/vga_sync.sv
    Info (12023): Found entity 1: vga_sync_old File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/old/vga_sync.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file old/vga_pll.v
    Info (12023): Found entity 1: vga_pll File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/old/vga_pll.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file old/ula.sv
    Info (12023): Found entity 1: ULA File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/old/ULA.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file old/uc.sv
    Info (12023): Found entity 1: UC File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/old/UC.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file old/synchronizer.sv
    Info (12023): Found entity 1: synchronizer_old File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/old/synchronizer.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file old/saidadados.sv
    Info (12023): Found entity 1: saidaDados File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/old/saidaDados.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file old/red_screen.sv
    Info (12023): Found entity 1: red_screen_old File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/old/red_screen.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file old/random_enemy.sv
    Info (12023): Found entity 1: random_enemy File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/old/random_enemy.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file old/ps2_receiver.sv
    Info (12023): Found entity 1: ps2_receiver_old File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/old/ps2_receiver.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file old/pc.sv
    Info (12023): Found entity 1: PC File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/old/PC.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file old/mux_mem.sv
    Info (12023): Found entity 1: mux_Mem File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/old/mux_Mem.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file old/instrucoes_ram.sv
    Info (12023): Found entity 1: instrucoes_RAM File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/old/instrucoes_RAM.sv Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file old/game_process.sv
    Info (12023): Found entity 1: game_process_old File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/old/game_process.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file old/framebuffer.v
    Info (12023): Found entity 1: FrameBuffer File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/old/FrameBuffer.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file old/extensor_bit.sv
    Info (12023): Found entity 1: extensor_Bit File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/old/extensor_Bit.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file old/entradadados.sv
    Info (12023): Found entity 1: entradaDados File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/old/entradaDados.sv Line: 1
Warning (12019): Can't analyze file -- file old/display7seg.sv is missing
Info (12021): Found 1 design units, including 1 entities, in source file old/dados_ram.sv
    Info (12023): Found entity 1: dados_RAM File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/old/dados_RAM.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file old/controle_ula.sv
    Info (12023): Found entity 1: controle_ULA File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/old/controle_ULA.sv Line: 1
Info (12021): Found 0 design units, including 0 entities, in source file old/contato1.vhd
Info (12021): Found 1 design units, including 1 entities, in source file old/contato1.sv
    Info (12023): Found entity 1: contato1 File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/old/contato1.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file old/bancoregistradores.sv
    Info (12023): Found entity 1: BancoRegistradores File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/old/BancoRegistradores.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file vga_test.sv
    Info (12023): Found entity 1: vga_test File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/vga_test.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file vga_sync.sv
    Info (12023): Found entity 1: vga_sync File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/vga_sync.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ula_control.sv
    Info (12023): Found entity 1: ula_control File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/ula_control.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ula.sv
    Info (12023): Found entity 1: ula File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/ula.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file teste.sv
    Info (12023): Found entity 1: teste File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/teste.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file switch_input.sv
    Info (12023): Found entity 1: switch_input File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/switch_input.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file sign_extender.sv
    Info (12023): Found entity 1: sign_extender File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/sign_extender.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file rom_instructions.sv
    Info (12023): Found entity 1: rom_instructions File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/rom_instructions.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file register_file.sv
    Info (12023): Found entity 1: register_file File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/register_file.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file red_screen.sv
    Info (12023): Found entity 1: red_screen File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/red_screen.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ram_data.sv
    Info (12023): Found entity 1: ram_data File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/ram_data.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ps2_receiver.sv
    Info (12023): Found entity 1: ps2_receiver File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/ps2_receiver.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file program_counter.sv
    Info (12023): Found entity 1: program_counter File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/program_counter.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mux_mem.sv
    Info (12023): Found entity 1: mux_mem File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/mux_mem.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file game_process.sv
    Info (12023): Found entity 1: game_process File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/game_process.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file display7seg.sv
    Info (12023): Found entity 1: display7seg File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/display7seg.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file data_output.sv
    Info (12023): Found entity 1: data_output File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/data_output.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file control_unit.sv
    Info (12023): Found entity 1: control_unit File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/control_unit.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file clock_divider.sv
    Info (12023): Found entity 1: clock_divider File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/clock_divider.sv Line: 1
Warning (12019): Can't analyze file -- file vga_sync.v is missing
Warning (12019): Can't analyze file -- file vga_test.v is missing
Warning (12019): Can't analyze file -- file ps2_receiver.v is missing
Info (15248): File "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/vga_pll.v" is a duplicate of already analyzed file "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/old/vga_pll.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file vga_pll.v
Info (15248): File "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/FrameBuffer.v" is a duplicate of already analyzed file "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/old/FrameBuffer.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file framebuffer.v
Warning (12019): Can't analyze file -- file red_screen.v is missing
Info (15248): File "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/VRAM.v" is a duplicate of already analyzed file "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/old/VRAM.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file vram.v
Warning (12019): Can't analyze file -- file game_process.v is missing
Info (15248): File "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/random_enemy.sv" is a duplicate of already analyzed file "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/old/random_enemy.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file random_enemy.sv
Info (12021): Found 1 design units, including 1 entities, in source file synchronizer.sv
    Info (12023): Found entity 1: synchronizer File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/synchronizer.sv Line: 1
Warning (10037): Verilog HDL or VHDL warning at saidaDados.sv(67): conditional expression evaluates to a constant File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/old/saidaDados.sv Line: 67
Warning (10037): Verilog HDL or VHDL warning at data_output.sv(50): conditional expression evaluates to a constant File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/data_output.sv Line: 50
Info (12127): Elaborating entity "teste" for the top level hierarchy
Info (12128): Elaborating entity "synchronizer" for hierarchy "synchronizer:sync_inst" File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/teste.sv Line: 81
Info (12128): Elaborating entity "clock_divider" for hierarchy "clock_divider:clock_divider_inst" File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/teste.sv Line: 89
Info (12128): Elaborating entity "program_counter" for hierarchy "program_counter:program_counter_inst" File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/teste.sv Line: 107
Info (12128): Elaborating entity "switch_input" for hierarchy "switch_input:switch_input_inst" File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/teste.sv Line: 117
Info (12128): Elaborating entity "rom_instructions" for hierarchy "rom_instructions:rom_instructions_inst" File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/teste.sv Line: 123
Warning (10036): Verilog HDL or VHDL warning at rom_instructions.sv(13): object "addr_index" assigned a value but never read File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/rom_instructions.sv Line: 13
Warning (10850): Verilog HDL warning at rom_instructions.sv(26): number of words (65) in memory file does not match the number of elements in the address range [0:199] File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/rom_instructions.sv Line: 26
Warning (10850): Verilog HDL warning at rom_instructions.sv(28): number of words (99) in memory file does not match the number of elements in the address range [200:399] File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/rom_instructions.sv Line: 28
Warning (10850): Verilog HDL warning at rom_instructions.sv(30): number of words (20) in memory file does not match the number of elements in the address range [400:599] File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/rom_instructions.sv Line: 30
Warning (10850): Verilog HDL warning at rom_instructions.sv(32): number of words (20) in memory file does not match the number of elements in the address range [600:799] File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/rom_instructions.sv Line: 32
Warning (10030): Net "rom.data_a" at rom_instructions.sv(10) has no driver or initial value, using a default initial value '0' File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/rom_instructions.sv Line: 10
Warning (10030): Net "rom.waddr_a" at rom_instructions.sv(10) has no driver or initial value, using a default initial value '0' File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/rom_instructions.sv Line: 10
Warning (10030): Net "rom.we_a" at rom_instructions.sv(10) has no driver or initial value, using a default initial value '0' File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/rom_instructions.sv Line: 10
Info (12128): Elaborating entity "control_unit" for hierarchy "control_unit:control_unit_inst" File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/teste.sv Line: 146
Info (12128): Elaborating entity "register_file" for hierarchy "register_file:register_file_inst" File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/teste.sv Line: 158
Info (12128): Elaborating entity "sign_extender" for hierarchy "sign_extender:sign_extender_inst" File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/teste.sv Line: 165
Info (12128): Elaborating entity "ula_control" for hierarchy "ula_control:ula_control_inst" File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/teste.sv Line: 171
Info (12128): Elaborating entity "ula" for hierarchy "ula:ula_inst" File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/teste.sv Line: 183
Info (10264): Verilog HDL Case Statement information at ula.sv(29): all case item expressions in this case statement are onehot File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/ula.sv Line: 29
Info (10264): Verilog HDL Case Statement information at ula.sv(37): all case item expressions in this case statement are onehot File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/ula.sv Line: 37
Info (12128): Elaborating entity "ram_data" for hierarchy "ram_data:ram_data_inst" File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/teste.sv Line: 200
Info (12128): Elaborating entity "mux_mem" for hierarchy "mux_mem:mux_mem_inst" File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/teste.sv Line: 207
Info (12128): Elaborating entity "data_output" for hierarchy "data_output:data_output_inst" File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/teste.sv Line: 220
Warning (10230): Verilog HDL assignment warning at data_output.sv(29): truncated value with size 33 to match size of target (32) File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/data_output.sv Line: 29
Warning (10230): Verilog HDL assignment warning at data_output.sv(21): truncated value with size 32 to match size of target (4) File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/data_output.sv Line: 21
Warning (10230): Verilog HDL assignment warning at data_output.sv(22): truncated value with size 32 to match size of target (4) File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/data_output.sv Line: 22
Warning (10230): Verilog HDL assignment warning at data_output.sv(23): truncated value with size 32 to match size of target (4) File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/data_output.sv Line: 23
Warning (10230): Verilog HDL assignment warning at data_output.sv(24): truncated value with size 32 to match size of target (4) File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/data_output.sv Line: 24
Warning (10230): Verilog HDL assignment warning at data_output.sv(25): truncated value with size 32 to match size of target (4) File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/data_output.sv Line: 25
Warning (10230): Verilog HDL assignment warning at data_output.sv(26): truncated value with size 32 to match size of target (4) File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/data_output.sv Line: 26
Warning (10230): Verilog HDL assignment warning at data_output.sv(27): truncated value with size 32 to match size of target (4) File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/data_output.sv Line: 27
Warning (10230): Verilog HDL assignment warning at data_output.sv(28): truncated value with size 32 to match size of target (4) File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/data_output.sv Line: 28
Warning (10230): Verilog HDL assignment warning at data_output.sv(46): truncated value with size 33 to match size of target (32) File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/data_output.sv Line: 46
Warning (10230): Verilog HDL assignment warning at data_output.sv(38): truncated value with size 32 to match size of target (4) File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/data_output.sv Line: 38
Warning (10230): Verilog HDL assignment warning at data_output.sv(39): truncated value with size 32 to match size of target (4) File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/data_output.sv Line: 39
Warning (10230): Verilog HDL assignment warning at data_output.sv(40): truncated value with size 32 to match size of target (4) File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/data_output.sv Line: 40
Warning (10230): Verilog HDL assignment warning at data_output.sv(41): truncated value with size 32 to match size of target (4) File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/data_output.sv Line: 41
Warning (10230): Verilog HDL assignment warning at data_output.sv(42): truncated value with size 32 to match size of target (4) File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/data_output.sv Line: 42
Warning (10230): Verilog HDL assignment warning at data_output.sv(43): truncated value with size 32 to match size of target (4) File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/data_output.sv Line: 43
Warning (10230): Verilog HDL assignment warning at data_output.sv(44): truncated value with size 32 to match size of target (4) File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/data_output.sv Line: 44
Warning (10230): Verilog HDL assignment warning at data_output.sv(45): truncated value with size 32 to match size of target (4) File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/data_output.sv Line: 45
Warning (10230): Verilog HDL assignment warning at data_output.sv(86): truncated value with size 33 to match size of target (32) File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/data_output.sv Line: 86
Warning (10230): Verilog HDL assignment warning at data_output.sv(78): truncated value with size 32 to match size of target (4) File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/data_output.sv Line: 78
Warning (10230): Verilog HDL assignment warning at data_output.sv(79): truncated value with size 32 to match size of target (4) File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/data_output.sv Line: 79
Warning (10230): Verilog HDL assignment warning at data_output.sv(80): truncated value with size 32 to match size of target (4) File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/data_output.sv Line: 80
Warning (10230): Verilog HDL assignment warning at data_output.sv(81): truncated value with size 32 to match size of target (4) File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/data_output.sv Line: 81
Warning (10230): Verilog HDL assignment warning at data_output.sv(82): truncated value with size 32 to match size of target (4) File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/data_output.sv Line: 82
Warning (10230): Verilog HDL assignment warning at data_output.sv(83): truncated value with size 32 to match size of target (4) File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/data_output.sv Line: 83
Warning (10230): Verilog HDL assignment warning at data_output.sv(84): truncated value with size 32 to match size of target (4) File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/data_output.sv Line: 84
Warning (10230): Verilog HDL assignment warning at data_output.sv(85): truncated value with size 32 to match size of target (4) File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/data_output.sv Line: 85
Info (12128): Elaborating entity "display7seg" for hierarchy "display7seg:display7seg_inst" File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/teste.sv Line: 227
Info (12128): Elaborating entity "red_screen" for hierarchy "red_screen:rs" File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/teste.sv Line: 237
Warning (10036): Verilog HDL or VHDL warning at red_screen.sv(37): object "inicio_X_d" assigned a value but never read File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/red_screen.sv Line: 37
Warning (10036): Verilog HDL or VHDL warning at red_screen.sv(38): object "inicio_Y_d" assigned a value but never read File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/red_screen.sv Line: 38
Warning (10036): Verilog HDL or VHDL warning at red_screen.sv(39): object "FB_X_d" assigned a value but never read File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/red_screen.sv Line: 39
Warning (10036): Verilog HDL or VHDL warning at red_screen.sv(40): object "FB_Y_d" assigned a value but never read File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/red_screen.sv Line: 40
Warning (10230): Verilog HDL assignment warning at red_screen.sv(44): truncated value with size 10 to match size of target (8) File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/red_screen.sv Line: 44
Warning (10230): Verilog HDL assignment warning at red_screen.sv(45): truncated value with size 10 to match size of target (9) File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/red_screen.sv Line: 45
Warning (10230): Verilog HDL assignment warning at red_screen.sv(86): truncated value with size 32 to match size of target (10) File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/red_screen.sv Line: 86
Warning (10230): Verilog HDL assignment warning at red_screen.sv(89): truncated value with size 32 to match size of target (10) File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/red_screen.sv Line: 89
Info (12128): Elaborating entity "game_process" for hierarchy "red_screen:rs|game_process:game_process" File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/red_screen.sv Line: 65
Warning (10230): Verilog HDL assignment warning at game_process.sv(138): truncated value with size 32 to match size of target (2) File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/game_process.sv Line: 138
Warning (10230): Verilog HDL assignment warning at game_process.sv(140): truncated value with size 32 to match size of target (2) File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/game_process.sv Line: 140
Warning (10230): Verilog HDL assignment warning at game_process.sv(142): truncated value with size 32 to match size of target (8) File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/game_process.sv Line: 142
Warning (10230): Verilog HDL assignment warning at game_process.sv(167): truncated value with size 32 to match size of target (8) File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/game_process.sv Line: 167
Warning (10230): Verilog HDL assignment warning at game_process.sv(180): truncated value with size 32 to match size of target (26) File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/game_process.sv Line: 180
Warning (10230): Verilog HDL assignment warning at game_process.sv(189): truncated value with size 32 to match size of target (3) File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/game_process.sv Line: 189
Warning (10230): Verilog HDL assignment warning at game_process.sv(191): truncated value with size 32 to match size of target (3) File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/game_process.sv Line: 191
Warning (10230): Verilog HDL assignment warning at game_process.sv(193): truncated value with size 32 to match size of target (26) File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/game_process.sv Line: 193
Warning (10230): Verilog HDL assignment warning at game_process.sv(199): truncated value with size 32 to match size of target (3) File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/game_process.sv Line: 199
Warning (10230): Verilog HDL assignment warning at game_process.sv(201): truncated value with size 32 to match size of target (26) File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/game_process.sv Line: 201
Warning (10230): Verilog HDL assignment warning at game_process.sv(208): truncated value with size 32 to match size of target (8) File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/game_process.sv Line: 208
Warning (10230): Verilog HDL assignment warning at game_process.sv(219): truncated value with size 32 to match size of target (8) File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/game_process.sv Line: 219
Warning (10230): Verilog HDL assignment warning at game_process.sv(222): truncated value with size 32 to match size of target (26) File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/game_process.sv Line: 222
Warning (10762): Verilog HDL Case Statement warning at game_process.sv(231): can't check case statement for completeness because the case expression has too many possible states File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/game_process.sv Line: 231
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "vram_enemy" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "fb_number" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "fb_enemy" into its bus
Info (12128): Elaborating entity "random_enemy" for hierarchy "red_screen:rs|game_process:game_process|random_enemy:re" File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/game_process.sv Line: 131
Warning (10230): Verilog HDL assignment warning at random_enemy.sv(15): truncated value with size 32 to match size of target (8) File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/old/random_enemy.sv Line: 15
Warning (10230): Verilog HDL assignment warning at random_enemy.sv(19): truncated value with size 8 to match size of target (2) File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/old/random_enemy.sv Line: 19
Info (12128): Elaborating entity "VRAM" for hierarchy "red_screen:rs|VRAM:VR" File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/red_screen.sv Line: 99
Info (12128): Elaborating entity "altsyncram" for hierarchy "red_screen:rs|VRAM:VR|altsyncram:altsyncram_component" File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/old/VRAM.v Line: 81
Info (12130): Elaborated megafunction instantiation "red_screen:rs|VRAM:VR|altsyncram:altsyncram_component" File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/old/VRAM.v Line: 81
Info (12133): Instantiated megafunction "red_screen:rs|VRAM:VR|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/old/VRAM.v Line: 81
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "framebuffer_red.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "65536"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "16"
    Info (12134): Parameter "width_a" = "9"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_r9a1.tdf
    Info (12023): Found entity 1: altsyncram_r9a1 File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/db/altsyncram_r9a1.tdf Line: 31
Info (12128): Elaborating entity "altsyncram_r9a1" for hierarchy "red_screen:rs|VRAM:VR|altsyncram:altsyncram_component|altsyncram_r9a1:auto_generated" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_k8a.tdf
    Info (12023): Found entity 1: decode_k8a File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/db/decode_k8a.tdf Line: 22
Info (12128): Elaborating entity "decode_k8a" for hierarchy "red_screen:rs|VRAM:VR|altsyncram:altsyncram_component|altsyncram_r9a1:auto_generated|decode_k8a:rden_decode" File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/db/altsyncram_r9a1.tdf Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_cnb.tdf
    Info (12023): Found entity 1: mux_cnb File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/db/mux_cnb.tdf Line: 22
Info (12128): Elaborating entity "mux_cnb" for hierarchy "red_screen:rs|VRAM:VR|altsyncram:altsyncram_component|altsyncram_r9a1:auto_generated|mux_cnb:mux2" File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/db/altsyncram_r9a1.tdf Line: 41
Info (12128): Elaborating entity "vga_test" for hierarchy "vga_test:inst_vga_test" File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/teste.sv Line: 255
Warning (10036): Verilog HDL or VHDL warning at vga_test.sv(32): object "Inv_VGA_Clk" assigned a value but never read File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/vga_test.sv Line: 32
Warning (10036): Verilog HDL or VHDL warning at vga_test.sv(33): object "Inv_Slow_Clock" assigned a value but never read File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/vga_test.sv Line: 33
Warning (10230): Verilog HDL assignment warning at vga_test.sv(102): truncated value with size 9 to match size of target (8) File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/vga_test.sv Line: 102
Warning (10230): Verilog HDL assignment warning at vga_test.sv(103): truncated value with size 9 to match size of target (8) File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/vga_test.sv Line: 103
Warning (10230): Verilog HDL assignment warning at vga_test.sv(104): truncated value with size 9 to match size of target (8) File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/vga_test.sv Line: 104
Info (12128): Elaborating entity "vga_sync" for hierarchy "vga_test:inst_vga_test|vga_sync:vga_sync_inst" File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/vga_test.sv Line: 73
Info (12128): Elaborating entity "vga_pll" for hierarchy "vga_test:inst_vga_test|vga_sync:vga_sync_inst|vga_pll:vga_pll" File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/vga_sync.sv Line: 42
Info (12128): Elaborating entity "altpll" for hierarchy "vga_test:inst_vga_test|vga_sync:vga_sync_inst|vga_pll:vga_pll|altpll:altpll_component" File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/old/vga_pll.v Line: 90
Info (12130): Elaborated megafunction instantiation "vga_test:inst_vga_test|vga_sync:vga_sync_inst|vga_pll:vga_pll|altpll:altpll_component" File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/old/vga_pll.v Line: 90
Info (12133): Instantiated megafunction "vga_test:inst_vga_test|vga_sync:vga_sync_inst|vga_pll:vga_pll|altpll:altpll_component" with the following parameter: File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/old/vga_pll.v Line: 90
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "143"
    Info (12134): Parameter "clk0_duty_cycle" = "49"
    Info (12134): Parameter "clk0_multiply_by" = "72"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=vga_pll"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/vga_pll_altpll.v
    Info (12023): Found entity 1: vga_pll_altpll File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/db/vga_pll_altpll.v Line: 29
Info (12128): Elaborating entity "vga_pll_altpll" for hierarchy "vga_test:inst_vga_test|vga_sync:vga_sync_inst|vga_pll:vga_pll|altpll:altpll_component|vga_pll_altpll:auto_generated" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altpll.tdf Line: 897
Info (12128): Elaborating entity "FrameBuffer" for hierarchy "vga_test:inst_vga_test|FrameBuffer:FB" File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/vga_test.sv Line: 94
Info (12128): Elaborating entity "altsyncram" for hierarchy "vga_test:inst_vga_test|FrameBuffer:FB|altsyncram:altsyncram_component" File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/old/FrameBuffer.v Line: 90
Info (12130): Elaborated megafunction instantiation "vga_test:inst_vga_test|FrameBuffer:FB|altsyncram:altsyncram_component" File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/old/FrameBuffer.v Line: 90
Info (12133): Instantiated megafunction "vga_test:inst_vga_test|FrameBuffer:FB|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/old/FrameBuffer.v Line: 90
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "19200"
    Info (12134): Parameter "numwords_b" = "19200"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK1"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "widthad_a" = "15"
    Info (12134): Parameter "widthad_b" = "15"
    Info (12134): Parameter "width_a" = "9"
    Info (12134): Parameter "width_b" = "9"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_aoj1.tdf
    Info (12023): Found entity 1: altsyncram_aoj1 File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/db/altsyncram_aoj1.tdf Line: 33
Info (12128): Elaborating entity "altsyncram_aoj1" for hierarchy "vga_test:inst_vga_test|FrameBuffer:FB|altsyncram:altsyncram_component|altsyncram_aoj1:auto_generated" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_lsa.tdf
    Info (12023): Found entity 1: decode_lsa File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/db/decode_lsa.tdf Line: 22
Info (12128): Elaborating entity "decode_lsa" for hierarchy "vga_test:inst_vga_test|FrameBuffer:FB|altsyncram:altsyncram_component|altsyncram_aoj1:auto_generated|decode_lsa:decode2" File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/db/altsyncram_aoj1.tdf Line: 46
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_e8a.tdf
    Info (12023): Found entity 1: decode_e8a File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/db/decode_e8a.tdf Line: 22
Info (12128): Elaborating entity "decode_e8a" for hierarchy "vga_test:inst_vga_test|FrameBuffer:FB|altsyncram:altsyncram_component|altsyncram_aoj1:auto_generated|decode_e8a:rden_decode_b" File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/db/altsyncram_aoj1.tdf Line: 47
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_6nb.tdf
    Info (12023): Found entity 1: mux_6nb File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/db/mux_6nb.tdf Line: 22
Info (12128): Elaborating entity "mux_6nb" for hierarchy "vga_test:inst_vga_test|FrameBuffer:FB|altsyncram:altsyncram_component|altsyncram_aoj1:auto_generated|mux_6nb:mux3" File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/db/altsyncram_aoj1.tdf Line: 49
Info (12128): Elaborating entity "ps2_receiver" for hierarchy "ps2_receiver:PS2" File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/teste.sv Line: 261
Warning (10036): Verilog HDL or VHDL warning at ps2_receiver.sv(6): object "scan_code" assigned a value but never read File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/ps2_receiver.sv Line: 6
Warning (10036): Verilog HDL or VHDL warning at ps2_receiver.sv(7): object "scan_ready" assigned a value but never read File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/ps2_receiver.sv Line: 7
Warning (276027): Inferred dual-clock RAM node "ram_data:ram_data_inst|ram_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Warning (276027): Inferred dual-clock RAM node "ram_data:ram_data_inst|ram_rtl_1" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Info (19000): Inferred 4 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "rom_instructions:rom_instructions_inst|rom_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 800
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/CPU.ram0_rom_instructions_9e2abac3.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "ram_data:ram_data_inst|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 800
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 10
        Info (286033): Parameter NUMWORDS_B set to 800
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "ram_data:ram_data_inst|ram_rtl_1" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 800
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 10
        Info (286033): Parameter NUMWORDS_B set to 800
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276031): Inferred altsyncram megafunction from the following design logic: "ps2_receiver:PS2|acoes_rtl_0"
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 4
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter RAM_BLOCK_TYPE set to AUTO
        Info (286033): Parameter INIT_FILE set to CPU.teste0.rtl.mif
Info (278001): Inferred 18 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "ula:ula_inst|Div0" File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/ula.sv Line: 20
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "ula:ula_inst|Mult0" File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/ula.sv Line: 19
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "ram_data:ram_data_inst|Mult2" File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/ram_data.sv Line: 53
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "ram_data:ram_data_inst|Mult1" File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/ram_data.sv Line: 51
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "program_counter:program_counter_inst|Mult0" File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/program_counter.sv Line: 59
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "red_screen:rs|game_process:game_process|Mod9" File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/game_process.sv Line: 338
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "red_screen:rs|game_process:game_process|Div9" File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/game_process.sv Line: 330
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "red_screen:rs|game_process:game_process|Div7" File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/game_process.sv Line: 314
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "red_screen:rs|game_process:game_process|Mod5" File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/game_process.sv Line: 306
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "red_screen:rs|game_process:game_process|Div5" File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/game_process.sv Line: 298
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "red_screen:rs|game_process:game_process|Mod3" File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/game_process.sv Line: 290
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "red_screen:rs|game_process:game_process|Div3" File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/game_process.sv Line: 282
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "red_screen:rs|game_process:game_process|Mod1" File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/game_process.sv Line: 274
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "red_screen:rs|game_process:game_process|Div1" File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/game_process.sv Line: 266
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "red_screen:rs|game_process:game_process|Mod7" File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/game_process.sv Line: 322
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "red_screen:rs|Mod0" File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/red_screen.sv Line: 84
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "red_screen:rs|game_process:game_process|random_enemy:re|Mod0" File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/old/random_enemy.sv Line: 15
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "red_screen:rs|game_process:game_process|random_enemy:re|Div0" File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/old/random_enemy.sv Line: 15
Info (12130): Elaborated megafunction instantiation "rom_instructions:rom_instructions_inst|altsyncram:rom_rtl_0"
Info (12133): Instantiated megafunction "rom_instructions:rom_instructions_inst|altsyncram:rom_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "10"
    Info (12134): Parameter "NUMWORDS_A" = "800"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/CPU.ram0_rom_instructions_9e2abac3.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_bm71.tdf
    Info (12023): Found entity 1: altsyncram_bm71 File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/db/altsyncram_bm71.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "ram_data:ram_data_inst|altsyncram:ram_rtl_0"
Info (12133): Instantiated megafunction "ram_data:ram_data_inst|altsyncram:ram_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "10"
    Info (12134): Parameter "NUMWORDS_A" = "800"
    Info (12134): Parameter "WIDTH_B" = "32"
    Info (12134): Parameter "WIDTHAD_B" = "10"
    Info (12134): Parameter "NUMWORDS_B" = "800"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_i5d1.tdf
    Info (12023): Found entity 1: altsyncram_i5d1 File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/db/altsyncram_i5d1.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "ram_data:ram_data_inst|altsyncram:ram_rtl_1"
Info (12133): Instantiated megafunction "ram_data:ram_data_inst|altsyncram:ram_rtl_1" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "10"
    Info (12134): Parameter "NUMWORDS_A" = "800"
    Info (12134): Parameter "WIDTH_B" = "32"
    Info (12134): Parameter "WIDTHAD_B" = "10"
    Info (12134): Parameter "NUMWORDS_B" = "800"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_2vd1.tdf
    Info (12023): Found entity 1: altsyncram_2vd1 File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/db/altsyncram_2vd1.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "ps2_receiver:PS2|altsyncram:acoes_rtl_0"
Info (12133): Instantiated megafunction "ps2_receiver:PS2|altsyncram:acoes_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "4"
    Info (12134): Parameter "WIDTHAD_A" = "8"
    Info (12134): Parameter "NUMWORDS_A" = "256"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "RAM_BLOCK_TYPE" = "AUTO"
    Info (12134): Parameter "INIT_FILE" = "CPU.teste0.rtl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_fpv.tdf
    Info (12023): Found entity 1: altsyncram_fpv File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/db/altsyncram_fpv.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "ula:ula_inst|lpm_divide:Div0" File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/ula.sv Line: 20
Info (12133): Instantiated megafunction "ula:ula_inst|lpm_divide:Div0" with the following parameter: File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/ula.sv Line: 20
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "32"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_hkm.tdf
    Info (12023): Found entity 1: lpm_divide_hkm File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/db/lpm_divide_hkm.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9nh.tdf
    Info (12023): Found entity 1: sign_div_unsign_9nh File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/db/sign_div_unsign_9nh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_6af.tdf
    Info (12023): Found entity 1: alt_u_div_6af File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/db/alt_u_div_6af.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf
    Info (12023): Found entity 1: add_sub_7pc File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/db/add_sub_7pc.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf
    Info (12023): Found entity 1: add_sub_8pc File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/db/add_sub_8pc.tdf Line: 22
Info (12130): Elaborated megafunction instantiation "ula:ula_inst|lpm_mult:Mult0" File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/ula.sv Line: 19
Info (12133): Instantiated megafunction "ula:ula_inst|lpm_mult:Mult0" with the following parameter: File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/ula.sv Line: 19
    Info (12134): Parameter "LPM_WIDTHA" = "32"
    Info (12134): Parameter "LPM_WIDTHB" = "32"
    Info (12134): Parameter "LPM_WIDTHP" = "64"
    Info (12134): Parameter "LPM_WIDTHR" = "64"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_7dt.tdf
    Info (12023): Found entity 1: mult_7dt File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/db/mult_7dt.tdf Line: 30
Info (12130): Elaborated megafunction instantiation "ram_data:ram_data_inst|lpm_mult:Mult2" File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/ram_data.sv Line: 53
Info (12133): Instantiated megafunction "ram_data:ram_data_inst|lpm_mult:Mult2" with the following parameter: File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/ram_data.sv Line: 53
    Info (12134): Parameter "LPM_WIDTHA" = "10"
    Info (12134): Parameter "LPM_WIDTHB" = "8"
    Info (12134): Parameter "LPM_WIDTHP" = "18"
    Info (12134): Parameter "LPM_WIDTHR" = "18"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12131): Elaborated megafunction instantiation "ram_data:ram_data_inst|lpm_mult:Mult2|multcore:mult_core", which is child of megafunction instantiation "ram_data:ram_data_inst|lpm_mult:Mult2" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 308
Info (12131): Elaborated megafunction instantiation "ram_data:ram_data_inst|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "ram_data:ram_data_inst|lpm_mult:Mult2" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/multcore.tdf Line: 228
Info (12131): Elaborated megafunction instantiation "ram_data:ram_data_inst|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "ram_data:ram_data_inst|lpm_mult:Mult2" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 78
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_lgh.tdf
    Info (12023): Found entity 1: add_sub_lgh File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/db/add_sub_lgh.tdf Line: 22
Info (12131): Elaborated megafunction instantiation "ram_data:ram_data_inst|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add", which is child of megafunction instantiation "ram_data:ram_data_inst|lpm_mult:Mult2" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 138
Info (12131): Elaborated megafunction instantiation "ram_data:ram_data_inst|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]", which is child of megafunction instantiation "ram_data:ram_data_inst|lpm_mult:Mult2" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 78
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_pgh.tdf
    Info (12023): Found entity 1: add_sub_pgh File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/db/add_sub_pgh.tdf Line: 22
Info (12131): Elaborated megafunction instantiation "ram_data:ram_data_inst|lpm_mult:Mult2|altshift:external_latency_ffs", which is child of megafunction instantiation "ram_data:ram_data_inst|lpm_mult:Mult2" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 351
Info (12130): Elaborated megafunction instantiation "ram_data:ram_data_inst|lpm_mult:Mult1" File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/ram_data.sv Line: 51
Info (12133): Instantiated megafunction "ram_data:ram_data_inst|lpm_mult:Mult1" with the following parameter: File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/ram_data.sv Line: 51
    Info (12134): Parameter "LPM_WIDTHA" = "32"
    Info (12134): Parameter "LPM_WIDTHB" = "8"
    Info (12134): Parameter "LPM_WIDTHP" = "40"
    Info (12134): Parameter "LPM_WIDTHR" = "40"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_8ft.tdf
    Info (12023): Found entity 1: mult_8ft File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/db/mult_8ft.tdf Line: 30
Info (12130): Elaborated megafunction instantiation "red_screen:rs|game_process:game_process|lpm_divide:Mod9" File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/game_process.sv Line: 338
Info (12133): Instantiated megafunction "red_screen:rs|game_process:game_process|lpm_divide:Mod9" with the following parameter: File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/game_process.sv Line: 338
    Info (12134): Parameter "LPM_WIDTHN" = "8"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_m9m.tdf
    Info (12023): Found entity 1: lpm_divide_m9m File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/db/lpm_divide_m9m.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bkh.tdf
    Info (12023): Found entity 1: sign_div_unsign_bkh File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/db/sign_div_unsign_bkh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_a4f.tdf
    Info (12023): Found entity 1: alt_u_div_a4f File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/db/alt_u_div_a4f.tdf Line: 26
Info (12130): Elaborated megafunction instantiation "red_screen:rs|game_process:game_process|lpm_divide:Div9" File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/game_process.sv Line: 330
Info (12133): Instantiated megafunction "red_screen:rs|game_process:game_process|lpm_divide:Div9" with the following parameter: File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/game_process.sv Line: 330
    Info (12134): Parameter "LPM_WIDTHN" = "8"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_jhm.tdf
    Info (12023): Found entity 1: lpm_divide_jhm File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/db/lpm_divide_jhm.tdf Line: 24
Info (12130): Elaborated megafunction instantiation "red_screen:rs|game_process:game_process|lpm_divide:Mod1" File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/game_process.sv Line: 274
Info (12133): Instantiated megafunction "red_screen:rs|game_process:game_process|lpm_divide:Mod1" with the following parameter: File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/game_process.sv Line: 274
    Info (12134): Parameter "LPM_WIDTHN" = "8"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12130): Elaborated megafunction instantiation "red_screen:rs|game_process:game_process|lpm_divide:Div1" File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/game_process.sv Line: 266
Info (12133): Instantiated megafunction "red_screen:rs|game_process:game_process|lpm_divide:Div1" with the following parameter: File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/game_process.sv Line: 266
    Info (12134): Parameter "LPM_WIDTHN" = "8"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12130): Elaborated megafunction instantiation "red_screen:rs|lpm_divide:Mod0" File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/red_screen.sv Line: 84
Info (12133): Instantiated megafunction "red_screen:rs|lpm_divide:Mod0" with the following parameter: File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/red_screen.sv Line: 84
    Info (12134): Parameter "LPM_WIDTHN" = "33"
    Info (12134): Parameter "LPM_WIDTHD" = "15"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_mcm.tdf
    Info (12023): Found entity 1: lpm_divide_mcm File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/db/lpm_divide_mcm.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bnh.tdf
    Info (12023): Found entity 1: sign_div_unsign_bnh File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/db/sign_div_unsign_bnh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_baf.tdf
    Info (12023): Found entity 1: alt_u_div_baf File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/db/alt_u_div_baf.tdf Line: 26
Info (12130): Elaborated megafunction instantiation "red_screen:rs|game_process:game_process|random_enemy:re|lpm_divide:Mod0" File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/old/random_enemy.sv Line: 15
Info (12133): Instantiated megafunction "red_screen:rs|game_process:game_process|random_enemy:re|lpm_divide:Mod0" with the following parameter: File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/old/random_enemy.sv Line: 15
    Info (12134): Parameter "LPM_WIDTHN" = "9"
    Info (12134): Parameter "LPM_WIDTHD" = "2"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_l9m.tdf
    Info (12023): Found entity 1: lpm_divide_l9m File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/db/lpm_divide_l9m.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_akh.tdf
    Info (12023): Found entity 1: sign_div_unsign_akh File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/db/sign_div_unsign_akh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_84f.tdf
    Info (12023): Found entity 1: alt_u_div_84f File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/db/alt_u_div_84f.tdf Line: 26
Info (12130): Elaborated megafunction instantiation "red_screen:rs|game_process:game_process|random_enemy:re|lpm_divide:Div0" File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/old/random_enemy.sv Line: 15
Info (12133): Instantiated megafunction "red_screen:rs|game_process:game_process|random_enemy:re|lpm_divide:Div0" with the following parameter: File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/old/random_enemy.sv Line: 15
    Info (12134): Parameter "LPM_WIDTHN" = "8"
    Info (12134): Parameter "LPM_WIDTHD" = "2"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_hhm.tdf
    Info (12023): Found entity 1: lpm_divide_hhm File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/db/lpm_divide_hhm.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9kh.tdf
    Info (12023): Found entity 1: sign_div_unsign_9kh File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/db/sign_div_unsign_9kh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_64f.tdf
    Info (12023): Found entity 1: alt_u_div_64f File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/db/alt_u_div_64f.tdf Line: 26
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following DSP element node(s):
        Warning (14320): Synthesized away node "ula:ula_inst|lpm_mult:Mult0|mult_7dt:auto_generated|mac_mult7" File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/db/mult_7dt.tdf Line: 66
        Warning (14320): Synthesized away node "ula:ula_inst|lpm_mult:Mult0|mult_7dt:auto_generated|mac_out8" File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/db/mult_7dt.tdf Line: 90
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13014): Ignored 156 buffer(s)
    Info (13019): Ignored 156 SOFT buffer(s)
Info (13000): Registers with preset signals will power-up high File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/red_screen.sv Line: 76
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "seg[7][0]" is stuck at VCC File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/teste.sv Line: 8
    Warning (13410): Pin "seg[7][1]" is stuck at VCC File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/teste.sv Line: 8
    Warning (13410): Pin "seg[7][2]" is stuck at VCC File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/teste.sv Line: 8
    Warning (13410): Pin "seg[7][3]" is stuck at VCC File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/teste.sv Line: 8
    Warning (13410): Pin "seg[7][4]" is stuck at VCC File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/teste.sv Line: 8
    Warning (13410): Pin "seg[7][5]" is stuck at VCC File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/teste.sv Line: 8
    Warning (13410): Pin "red[0]" is stuck at GND File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/teste.sv Line: 12
    Warning (13410): Pin "red[1]" is stuck at GND File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/teste.sv Line: 12
    Warning (13410): Pin "green[0]" is stuck at GND File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/teste.sv Line: 13
    Warning (13410): Pin "green[1]" is stuck at GND File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/teste.sv Line: 13
    Warning (13410): Pin "blue[0]" is stuck at GND File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/teste.sv Line: 14
    Warning (13410): Pin "blue[1]" is stuck at GND File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/teste.sv Line: 14
    Warning (13410): Pin "vga_sync" is stuck at VCC File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/teste.sv Line: 18
Info (286030): Timing-Driven Synthesis is running
Info (17049): 45 registers lost all their fanouts during netlist optimizations.
Info (17016): Found the following redundant logic cells in design
    Info (17048): Logic cell "red_screen:rs|lpm_divide:Mod0|lpm_divide_mcm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_baf:divider|add_sub_31_result_int[4]~24" File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/db/alt_u_div_baf.tdf Line: 151
    Info (17048): Logic cell "red_screen:rs|lpm_divide:Mod0|lpm_divide_mcm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_baf:divider|add_sub_31_result_int[3]~26" File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/db/alt_u_div_baf.tdf Line: 151
    Info (17048): Logic cell "red_screen:rs|lpm_divide:Mod0|lpm_divide_mcm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_baf:divider|add_sub_31_result_int[2]~28" File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/db/alt_u_div_baf.tdf Line: 151
    Info (17048): Logic cell "red_screen:rs|lpm_divide:Mod0|lpm_divide_mcm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_baf:divider|add_sub_31_result_int[1]~30" File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/db/alt_u_div_baf.tdf Line: 151
    Info (17048): Logic cell "red_screen:rs|lpm_divide:Mod0|lpm_divide_mcm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_baf:divider|add_sub_32_result_int[0]~32" File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/db/alt_u_div_baf.tdf Line: 156
Info (144001): Generated suppressed messages file C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/output_files/CPU.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 8834 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 23 input pins
    Info (21059): Implemented 89 output pins
    Info (21061): Implemented 8508 logic cells
    Info (21064): Implemented 199 RAM segments
    Info (21065): Implemented 1 PLLs
    Info (21062): Implemented 14 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 95 warnings
    Info: Peak virtual memory: 4939 megabytes
    Info: Processing ended: Wed Jul 02 21:25:05 2025
    Info: Elapsed time: 00:00:31
    Info: Total CPU time (on all processors): 00:00:39


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/output_files/CPU.map.smsg.


