// Copyright (C) 2023  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition"

// DATE "08/06/2023 22:04:50"

// 
// Device: Altera EP4CE6E22C8 Package TQFP144
// 

// 
// This greybox netlist file is for third party Synthesis Tools
// for timing and resource estimation only.
// 


module cycloneiv (
	axi_bridge_0_s0_awid,
	axi_bridge_0_s0_awaddr,
	axi_bridge_0_s0_awlen,
	axi_bridge_0_s0_awsize,
	axi_bridge_0_s0_awburst,
	axi_bridge_0_s0_awlock,
	axi_bridge_0_s0_awcache,
	axi_bridge_0_s0_awprot,
	axi_bridge_0_s0_awqos,
	axi_bridge_0_s0_awregion,
	axi_bridge_0_s0_awvalid,
	axi_bridge_0_s0_awready,
	axi_bridge_0_s0_wdata,
	axi_bridge_0_s0_wstrb,
	axi_bridge_0_s0_wlast,
	axi_bridge_0_s0_wvalid,
	axi_bridge_0_s0_wready,
	axi_bridge_0_s0_bid,
	axi_bridge_0_s0_bresp,
	axi_bridge_0_s0_bvalid,
	axi_bridge_0_s0_bready,
	axi_bridge_0_s0_arid,
	axi_bridge_0_s0_araddr,
	axi_bridge_0_s0_arlen,
	axi_bridge_0_s0_arsize,
	axi_bridge_0_s0_arburst,
	axi_bridge_0_s0_arlock,
	axi_bridge_0_s0_arcache,
	axi_bridge_0_s0_arprot,
	axi_bridge_0_s0_arqos,
	axi_bridge_0_s0_arregion,
	axi_bridge_0_s0_arvalid,
	axi_bridge_0_s0_arready,
	axi_bridge_0_s0_rid,
	axi_bridge_0_s0_rdata,
	axi_bridge_0_s0_rresp,
	axi_bridge_0_s0_rlast,
	axi_bridge_0_s0_rvalid,
	axi_bridge_0_s0_rready,
	clk_clk,
	reset_reset_n)/* synthesis synthesis_greybox=0 */;
input 	[1:0] axi_bridge_0_s0_awid;
input 	[31:0] axi_bridge_0_s0_awaddr;
input 	[7:0] axi_bridge_0_s0_awlen;
input 	[2:0] axi_bridge_0_s0_awsize;
input 	[1:0] axi_bridge_0_s0_awburst;
input 	[0:0] axi_bridge_0_s0_awlock;
input 	[3:0] axi_bridge_0_s0_awcache;
input 	[2:0] axi_bridge_0_s0_awprot;
input 	[3:0] axi_bridge_0_s0_awqos;
input 	[3:0] axi_bridge_0_s0_awregion;
input 	axi_bridge_0_s0_awvalid;
output 	axi_bridge_0_s0_awready;
input 	[63:0] axi_bridge_0_s0_wdata;
input 	[7:0] axi_bridge_0_s0_wstrb;
input 	axi_bridge_0_s0_wlast;
input 	axi_bridge_0_s0_wvalid;
output 	axi_bridge_0_s0_wready;
output 	[1:0] axi_bridge_0_s0_bid;
output 	[1:0] axi_bridge_0_s0_bresp;
output 	axi_bridge_0_s0_bvalid;
input 	axi_bridge_0_s0_bready;
input 	[1:0] axi_bridge_0_s0_arid;
input 	[31:0] axi_bridge_0_s0_araddr;
input 	[7:0] axi_bridge_0_s0_arlen;
input 	[2:0] axi_bridge_0_s0_arsize;
input 	[1:0] axi_bridge_0_s0_arburst;
input 	[0:0] axi_bridge_0_s0_arlock;
input 	[3:0] axi_bridge_0_s0_arcache;
input 	[2:0] axi_bridge_0_s0_arprot;
input 	[3:0] axi_bridge_0_s0_arqos;
input 	[3:0] axi_bridge_0_s0_arregion;
input 	axi_bridge_0_s0_arvalid;
output 	axi_bridge_0_s0_arready;
output 	[1:0] axi_bridge_0_s0_rid;
output 	[63:0] axi_bridge_0_s0_rdata;
output 	[1:0] axi_bridge_0_s0_rresp;
output 	axi_bridge_0_s0_rlast;
output 	axi_bridge_0_s0_rvalid;
input 	axi_bridge_0_s0_rready;
input 	clk_clk;
input 	reset_reset_n;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
// unknown value (1'bx) is not needed for this tool. Default to 1'b0
assign unknown = 1'b0;

wire \intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[0] ;
wire \intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[0] ;
wire \intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[1] ;
wire \intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[1] ;
wire \intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[2] ;
wire \intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[2] ;
wire \intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[3] ;
wire \intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[3] ;
wire \intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[4] ;
wire \intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[4] ;
wire \intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[5] ;
wire \intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[5] ;
wire \intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[6] ;
wire \intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[6] ;
wire \intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[7] ;
wire \intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[7] ;
wire \intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[8] ;
wire \intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[8] ;
wire \intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[9] ;
wire \intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[9] ;
wire \intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[10] ;
wire \intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[10] ;
wire \intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[11] ;
wire \intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[11] ;
wire \intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[12] ;
wire \intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[12] ;
wire \intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[13] ;
wire \intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[13] ;
wire \intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[14] ;
wire \intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[14] ;
wire \intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[15] ;
wire \intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[15] ;
wire \intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[16] ;
wire \intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[16] ;
wire \intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[17] ;
wire \intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[17] ;
wire \intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[18] ;
wire \intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[18] ;
wire \intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[19] ;
wire \intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[19] ;
wire \intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[20] ;
wire \intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[20] ;
wire \intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[21] ;
wire \intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[21] ;
wire \intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[22] ;
wire \intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[22] ;
wire \intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[23] ;
wire \intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[23] ;
wire \intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[24] ;
wire \intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[24] ;
wire \intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[25] ;
wire \intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[25] ;
wire \intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[26] ;
wire \intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[26] ;
wire \intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[27] ;
wire \intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[27] ;
wire \intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[28] ;
wire \intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[28] ;
wire \intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[29] ;
wire \intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[29] ;
wire \intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[30] ;
wire \intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[30] ;
wire \intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[31] ;
wire \intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[31] ;
wire \intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[32] ;
wire \intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[32] ;
wire \intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[33] ;
wire \intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[33] ;
wire \intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[34] ;
wire \intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[34] ;
wire \intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[35] ;
wire \intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[35] ;
wire \intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[36] ;
wire \intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[36] ;
wire \intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[37] ;
wire \intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[37] ;
wire \intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[38] ;
wire \intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[38] ;
wire \intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[39] ;
wire \intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[39] ;
wire \intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[40] ;
wire \intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[40] ;
wire \intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[41] ;
wire \intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[41] ;
wire \intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[42] ;
wire \intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[42] ;
wire \intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[43] ;
wire \intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[43] ;
wire \intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[44] ;
wire \intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[44] ;
wire \intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[45] ;
wire \intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[45] ;
wire \intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[46] ;
wire \intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[46] ;
wire \intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[47] ;
wire \intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[47] ;
wire \intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[48] ;
wire \intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[48] ;
wire \intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[49] ;
wire \intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[49] ;
wire \intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[50] ;
wire \intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[50] ;
wire \intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[51] ;
wire \intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[51] ;
wire \intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[52] ;
wire \intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[52] ;
wire \intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[53] ;
wire \intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[53] ;
wire \intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[54] ;
wire \intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[54] ;
wire \intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[55] ;
wire \intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[55] ;
wire \intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[56] ;
wire \intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[56] ;
wire \intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[57] ;
wire \intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[57] ;
wire \intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[58] ;
wire \intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[58] ;
wire \intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[59] ;
wire \intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[59] ;
wire \intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[60] ;
wire \intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[60] ;
wire \intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[61] ;
wire \intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[61] ;
wire \intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[62] ;
wire \intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[62] ;
wire \intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[63] ;
wire \intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[63] ;
wire \axi_bridge_0|aw_channel_pipeline|full0~q ;
wire \axi_bridge_0|w_channel_pipeline|full0~q ;
wire \axi_bridge_0|b_channel_pipeline|data1[2]~q ;
wire \axi_bridge_0|b_channel_pipeline|data1[3]~q ;
wire \axi_bridge_0|b_channel_pipeline|full1~q ;
wire \axi_bridge_0|ar_channel_pipeline|full0~q ;
wire \axi_bridge_0|r_channel_pipeline|data1[67]~q ;
wire \axi_bridge_0|r_channel_pipeline|data1[68]~q ;
wire \axi_bridge_0|r_channel_pipeline|data1[3]~q ;
wire \axi_bridge_0|r_channel_pipeline|data1[4]~q ;
wire \axi_bridge_0|r_channel_pipeline|data1[5]~q ;
wire \axi_bridge_0|r_channel_pipeline|data1[6]~q ;
wire \axi_bridge_0|r_channel_pipeline|data1[7]~q ;
wire \axi_bridge_0|r_channel_pipeline|data1[8]~q ;
wire \axi_bridge_0|r_channel_pipeline|data1[9]~q ;
wire \axi_bridge_0|r_channel_pipeline|data1[10]~q ;
wire \axi_bridge_0|r_channel_pipeline|data1[11]~q ;
wire \axi_bridge_0|r_channel_pipeline|data1[12]~q ;
wire \axi_bridge_0|r_channel_pipeline|data1[13]~q ;
wire \axi_bridge_0|r_channel_pipeline|data1[14]~q ;
wire \axi_bridge_0|r_channel_pipeline|data1[15]~q ;
wire \axi_bridge_0|r_channel_pipeline|data1[16]~q ;
wire \axi_bridge_0|r_channel_pipeline|data1[17]~q ;
wire \axi_bridge_0|r_channel_pipeline|data1[18]~q ;
wire \axi_bridge_0|r_channel_pipeline|data1[19]~q ;
wire \axi_bridge_0|r_channel_pipeline|data1[20]~q ;
wire \axi_bridge_0|r_channel_pipeline|data1[21]~q ;
wire \axi_bridge_0|r_channel_pipeline|data1[22]~q ;
wire \axi_bridge_0|r_channel_pipeline|data1[23]~q ;
wire \axi_bridge_0|r_channel_pipeline|data1[24]~q ;
wire \axi_bridge_0|r_channel_pipeline|data1[25]~q ;
wire \axi_bridge_0|r_channel_pipeline|data1[26]~q ;
wire \axi_bridge_0|r_channel_pipeline|data1[27]~q ;
wire \axi_bridge_0|r_channel_pipeline|data1[28]~q ;
wire \axi_bridge_0|r_channel_pipeline|data1[29]~q ;
wire \axi_bridge_0|r_channel_pipeline|data1[30]~q ;
wire \axi_bridge_0|r_channel_pipeline|data1[31]~q ;
wire \axi_bridge_0|r_channel_pipeline|data1[32]~q ;
wire \axi_bridge_0|r_channel_pipeline|data1[33]~q ;
wire \axi_bridge_0|r_channel_pipeline|data1[34]~q ;
wire \axi_bridge_0|r_channel_pipeline|data1[35]~q ;
wire \axi_bridge_0|r_channel_pipeline|data1[36]~q ;
wire \axi_bridge_0|r_channel_pipeline|data1[37]~q ;
wire \axi_bridge_0|r_channel_pipeline|data1[38]~q ;
wire \axi_bridge_0|r_channel_pipeline|data1[39]~q ;
wire \axi_bridge_0|r_channel_pipeline|data1[40]~q ;
wire \axi_bridge_0|r_channel_pipeline|data1[41]~q ;
wire \axi_bridge_0|r_channel_pipeline|data1[42]~q ;
wire \axi_bridge_0|r_channel_pipeline|data1[43]~q ;
wire \axi_bridge_0|r_channel_pipeline|data1[44]~q ;
wire \axi_bridge_0|r_channel_pipeline|data1[45]~q ;
wire \axi_bridge_0|r_channel_pipeline|data1[46]~q ;
wire \axi_bridge_0|r_channel_pipeline|data1[47]~q ;
wire \axi_bridge_0|r_channel_pipeline|data1[48]~q ;
wire \axi_bridge_0|r_channel_pipeline|data1[49]~q ;
wire \axi_bridge_0|r_channel_pipeline|data1[50]~q ;
wire \axi_bridge_0|r_channel_pipeline|data1[51]~q ;
wire \axi_bridge_0|r_channel_pipeline|data1[52]~q ;
wire \axi_bridge_0|r_channel_pipeline|data1[53]~q ;
wire \axi_bridge_0|r_channel_pipeline|data1[54]~q ;
wire \axi_bridge_0|r_channel_pipeline|data1[55]~q ;
wire \axi_bridge_0|r_channel_pipeline|data1[56]~q ;
wire \axi_bridge_0|r_channel_pipeline|data1[57]~q ;
wire \axi_bridge_0|r_channel_pipeline|data1[58]~q ;
wire \axi_bridge_0|r_channel_pipeline|data1[59]~q ;
wire \axi_bridge_0|r_channel_pipeline|data1[60]~q ;
wire \axi_bridge_0|r_channel_pipeline|data1[61]~q ;
wire \axi_bridge_0|r_channel_pipeline|data1[62]~q ;
wire \axi_bridge_0|r_channel_pipeline|data1[63]~q ;
wire \axi_bridge_0|r_channel_pipeline|data1[64]~q ;
wire \axi_bridge_0|r_channel_pipeline|data1[65]~q ;
wire \axi_bridge_0|r_channel_pipeline|data1[66]~q ;
wire \axi_bridge_0|r_channel_pipeline|data1[0]~q ;
wire \axi_bridge_0|r_channel_pipeline|full1~q ;
wire \axi_bridge_0|aw_channel_pipeline|full1~q ;
wire \axi_bridge_0|w_channel_pipeline|data1[0]~q ;
wire \axi_bridge_0|aw_channel_pipeline|data1[36]~q ;
wire \axi_bridge_0|aw_channel_pipeline|data1[35]~q ;
wire \axi_bridge_0|aw_channel_pipeline|data1[34]~q ;
wire \axi_bridge_0|aw_channel_pipeline|data1[33]~q ;
wire \mm_interconnect_0|router|Equal1~0_combout ;
wire \mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[65]~13_combout ;
wire \mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[70]~17_combout ;
wire \mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[69]~19_combout ;
wire \mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[68]~21_combout ;
wire \mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[66]~22_combout ;
wire \mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[64]~23_combout ;
wire \mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[69]~14_combout ;
wire \mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[70]~16_combout ;
wire \mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[64]~18_combout ;
wire \mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[65]~20_combout ;
wire \mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[68]~22_combout ;
wire \mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[66]~23_combout ;
wire \mm_interconnect_0|cmd_demux|WideOr0~1_combout ;
wire \axi_bridge_0|w_channel_pipeline|full1~q ;
wire \mm_interconnect_0|axi_bridge_0_m0_wr_limiter|last_dest_id[0]~q ;
wire \mm_interconnect_0|axi_bridge_0_m0_wr_limiter|has_pending_responses~q ;
wire \mm_interconnect_0|axi_bridge_0_m0_agent|wready~0_combout ;
wire \mm_interconnect_0|axi_bridge_0_m0_wr_limiter|nonposted_cmd_accepted~combout ;
wire \rst_controller|r_sync_rst~q ;
wire \mm_interconnect_0|axi_bridge_0_m0_agent|awready~0_combout ;
wire \mm_interconnect_0|rsp_demux_001|src0_valid~combout ;
wire \mm_interconnect_0|rsp_demux|src0_valid~combout ;
wire \mm_interconnect_0|rsp_mux|src_data[144]~combout ;
wire \axi_bridge_0|b_channel_pipeline|full0~q ;
wire \mm_interconnect_0|rsp_mux|src_data[145]~combout ;
wire \axi_bridge_0|ar_channel_pipeline|full1~q ;
wire \axi_bridge_0|ar_channel_pipeline|data1[36]~q ;
wire \axi_bridge_0|ar_channel_pipeline|data1[35]~q ;
wire \axi_bridge_0|ar_channel_pipeline|data1[34]~q ;
wire \axi_bridge_0|ar_channel_pipeline|data1[33]~q ;
wire \mm_interconnect_0|cmd_demux_001|WideOr0~1_combout ;
wire \mm_interconnect_0|axi_bridge_0_m0_rd_limiter|cmd_sink_ready~0_combout ;
wire \mm_interconnect_0|rsp_demux_001|src1_valid~0_combout ;
wire \mm_interconnect_0|rsp_demux|src1_valid~0_combout ;
wire \mm_interconnect_0|rsp_mux_001|src_data[144]~combout ;
wire \axi_bridge_0|r_channel_pipeline|full0~q ;
wire \mm_interconnect_0|rsp_mux_001|src_data[145]~combout ;
wire \mm_interconnect_0|rsp_mux_001|src_data[0]~2_combout ;
wire \mm_interconnect_0|rsp_mux_001|src_data[1]~5_combout ;
wire \mm_interconnect_0|rsp_mux_001|src_data[2]~8_combout ;
wire \mm_interconnect_0|rsp_mux_001|src_data[3]~11_combout ;
wire \mm_interconnect_0|rsp_mux_001|src_data[4]~14_combout ;
wire \mm_interconnect_0|rsp_mux_001|src_data[5]~17_combout ;
wire \mm_interconnect_0|rsp_mux_001|src_data[6]~20_combout ;
wire \mm_interconnect_0|rsp_mux_001|src_data[7]~23_combout ;
wire \mm_interconnect_0|rsp_mux_001|src_data[8]~26_combout ;
wire \mm_interconnect_0|rsp_mux_001|src_data[9]~29_combout ;
wire \mm_interconnect_0|rsp_mux_001|src_data[10]~32_combout ;
wire \mm_interconnect_0|rsp_mux_001|src_data[11]~35_combout ;
wire \mm_interconnect_0|rsp_mux_001|src_data[12]~38_combout ;
wire \mm_interconnect_0|rsp_mux_001|src_data[13]~41_combout ;
wire \mm_interconnect_0|rsp_mux_001|src_data[14]~44_combout ;
wire \mm_interconnect_0|rsp_mux_001|src_data[15]~47_combout ;
wire \mm_interconnect_0|rsp_mux_001|src_data[16]~50_combout ;
wire \mm_interconnect_0|rsp_mux_001|src_data[17]~53_combout ;
wire \mm_interconnect_0|rsp_mux_001|src_data[18]~56_combout ;
wire \mm_interconnect_0|rsp_mux_001|src_data[19]~59_combout ;
wire \mm_interconnect_0|rsp_mux_001|src_data[20]~62_combout ;
wire \mm_interconnect_0|rsp_mux_001|src_data[21]~65_combout ;
wire \mm_interconnect_0|rsp_mux_001|src_data[22]~68_combout ;
wire \mm_interconnect_0|rsp_mux_001|src_data[23]~71_combout ;
wire \mm_interconnect_0|rsp_mux_001|src_data[24]~74_combout ;
wire \mm_interconnect_0|rsp_mux_001|src_data[25]~77_combout ;
wire \mm_interconnect_0|rsp_mux_001|src_data[26]~80_combout ;
wire \mm_interconnect_0|rsp_mux_001|src_data[27]~83_combout ;
wire \mm_interconnect_0|rsp_mux_001|src_data[28]~86_combout ;
wire \mm_interconnect_0|rsp_mux_001|src_data[29]~89_combout ;
wire \mm_interconnect_0|rsp_mux_001|src_data[30]~92_combout ;
wire \mm_interconnect_0|rsp_mux_001|src_data[31]~95_combout ;
wire \mm_interconnect_0|rsp_mux_001|src_data[32]~98_combout ;
wire \mm_interconnect_0|rsp_mux_001|src_data[33]~101_combout ;
wire \mm_interconnect_0|rsp_mux_001|src_data[34]~104_combout ;
wire \mm_interconnect_0|rsp_mux_001|src_data[35]~107_combout ;
wire \mm_interconnect_0|rsp_mux_001|src_data[36]~110_combout ;
wire \mm_interconnect_0|rsp_mux_001|src_data[37]~113_combout ;
wire \mm_interconnect_0|rsp_mux_001|src_data[38]~116_combout ;
wire \mm_interconnect_0|rsp_mux_001|src_data[39]~119_combout ;
wire \mm_interconnect_0|rsp_mux_001|src_data[40]~122_combout ;
wire \mm_interconnect_0|rsp_mux_001|src_data[41]~125_combout ;
wire \mm_interconnect_0|rsp_mux_001|src_data[42]~128_combout ;
wire \mm_interconnect_0|rsp_mux_001|src_data[43]~131_combout ;
wire \mm_interconnect_0|rsp_mux_001|src_data[44]~134_combout ;
wire \mm_interconnect_0|rsp_mux_001|src_data[45]~137_combout ;
wire \mm_interconnect_0|rsp_mux_001|src_data[46]~140_combout ;
wire \mm_interconnect_0|rsp_mux_001|src_data[47]~143_combout ;
wire \mm_interconnect_0|rsp_mux_001|src_data[48]~146_combout ;
wire \mm_interconnect_0|rsp_mux_001|src_data[49]~149_combout ;
wire \mm_interconnect_0|rsp_mux_001|src_data[50]~152_combout ;
wire \mm_interconnect_0|rsp_mux_001|src_data[51]~155_combout ;
wire \mm_interconnect_0|rsp_mux_001|src_data[52]~158_combout ;
wire \mm_interconnect_0|rsp_mux_001|src_data[53]~161_combout ;
wire \mm_interconnect_0|rsp_mux_001|src_data[54]~164_combout ;
wire \mm_interconnect_0|rsp_mux_001|src_data[55]~167_combout ;
wire \mm_interconnect_0|rsp_mux_001|src_data[56]~170_combout ;
wire \mm_interconnect_0|rsp_mux_001|src_data[57]~173_combout ;
wire \mm_interconnect_0|rsp_mux_001|src_data[58]~176_combout ;
wire \mm_interconnect_0|rsp_mux_001|src_data[59]~179_combout ;
wire \mm_interconnect_0|rsp_mux_001|src_data[60]~182_combout ;
wire \mm_interconnect_0|rsp_mux_001|src_data[61]~185_combout ;
wire \mm_interconnect_0|rsp_mux_001|src_data[62]~188_combout ;
wire \mm_interconnect_0|rsp_mux_001|src_data[63]~191_combout ;
wire \mm_interconnect_0|rsp_mux_001|src_payload[0]~combout ;
wire \axi_bridge_0|aw_channel_pipeline|data1[32]~q ;
wire \axi_bridge_0|aw_channel_pipeline|data1[31]~q ;
wire \axi_bridge_0|aw_channel_pipeline|data1[30]~q ;
wire \axi_bridge_0|aw_channel_pipeline|data1[29]~q ;
wire \axi_bridge_0|aw_channel_pipeline|data1[12]~q ;
wire \axi_bridge_0|aw_channel_pipeline|data1[10]~q ;
wire \axi_bridge_0|aw_channel_pipeline|data1[11]~q ;
wire \axi_bridge_0|aw_channel_pipeline|data1[28]~q ;
wire \axi_bridge_0|aw_channel_pipeline|data1[27]~q ;
wire \axi_bridge_0|aw_channel_pipeline|data1[26]~q ;
wire \axi_bridge_0|aw_channel_pipeline|data1[25]~q ;
wire \axi_bridge_0|aw_channel_pipeline|data1[24]~q ;
wire \axi_bridge_0|aw_channel_pipeline|data1[23]~q ;
wire \axi_bridge_0|aw_channel_pipeline|data1[22]~q ;
wire \axi_bridge_0|aw_channel_pipeline|data1[21]~q ;
wire \axi_bridge_0|aw_channel_pipeline|data1[8]~q ;
wire \axi_bridge_0|ar_channel_pipeline|data1[22]~q ;
wire \axi_bridge_0|ar_channel_pipeline|data1[11]~q ;
wire \axi_bridge_0|ar_channel_pipeline|data1[12]~q ;
wire \axi_bridge_0|ar_channel_pipeline|data1[10]~q ;
wire \axi_bridge_0|ar_channel_pipeline|data1[21]~q ;
wire \axi_bridge_0|ar_channel_pipeline|data1[23]~q ;
wire \axi_bridge_0|w_channel_pipeline|data1[8]~q ;
wire \axi_bridge_0|w_channel_pipeline|data1[4]~q ;
wire \axi_bridge_0|w_channel_pipeline|data1[2]~q ;
wire \axi_bridge_0|w_channel_pipeline|data1[7]~q ;
wire \axi_bridge_0|w_channel_pipeline|data1[6]~q ;
wire \axi_bridge_0|w_channel_pipeline|data1[5]~q ;
wire \axi_bridge_0|w_channel_pipeline|data1[3]~q ;
wire \axi_bridge_0|w_channel_pipeline|data1[1]~q ;
wire \axi_bridge_0|ar_channel_pipeline|data1[13]~q ;
wire \axi_bridge_0|aw_channel_pipeline|data1[13]~q ;
wire \axi_bridge_0|ar_channel_pipeline|data1[14]~q ;
wire \axi_bridge_0|aw_channel_pipeline|data1[14]~q ;
wire \axi_bridge_0|ar_channel_pipeline|data1[15]~q ;
wire \axi_bridge_0|aw_channel_pipeline|data1[15]~q ;
wire \axi_bridge_0|ar_channel_pipeline|data1[16]~q ;
wire \axi_bridge_0|aw_channel_pipeline|data1[16]~q ;
wire \axi_bridge_0|ar_channel_pipeline|data1[17]~q ;
wire \axi_bridge_0|aw_channel_pipeline|data1[17]~q ;
wire \axi_bridge_0|ar_channel_pipeline|data1[18]~q ;
wire \axi_bridge_0|aw_channel_pipeline|data1[18]~q ;
wire \axi_bridge_0|ar_channel_pipeline|data1[19]~q ;
wire \axi_bridge_0|aw_channel_pipeline|data1[19]~q ;
wire \axi_bridge_0|ar_channel_pipeline|data1[20]~q ;
wire \axi_bridge_0|aw_channel_pipeline|data1[20]~q ;
wire \mm_interconnect_0|axi_bridge_0_m0_rd_limiter|cmd_sink_ready~1_combout ;
wire \mm_interconnect_0|intel_onchip_ssram_drw_s1_agent|m0_write~1_combout ;
wire \mm_interconnect_0|intel_onchip_ssram_drw_s2_agent|m0_write~1_combout ;
wire \rst_controller|r_early_rst~q ;
wire \mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0]~q ;
wire \mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3]~q ;
wire \mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[4]~q ;
wire \mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[5]~q ;
wire \mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[6]~q ;
wire \mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[7]~q ;
wire \mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[8]~q ;
wire \mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[9]~q ;
wire \mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[10]~q ;
wire \mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[11]~q ;
wire \mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0]~q ;
wire \mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3]~q ;
wire \mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[4]~q ;
wire \mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[5]~q ;
wire \mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[6]~q ;
wire \mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[7]~q ;
wire \mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[8]~q ;
wire \mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[9]~q ;
wire \mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[10]~q ;
wire \mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[11]~q ;
wire \mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[1]~q ;
wire \mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[1]~q ;
wire \mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[2]~q ;
wire \mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[2]~q ;
wire \mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[3]~q ;
wire \mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[3]~q ;
wire \mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[4]~q ;
wire \mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[4]~q ;
wire \mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[5]~q ;
wire \mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[5]~q ;
wire \mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[6]~q ;
wire \mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[6]~q ;
wire \mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[7]~q ;
wire \mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[7]~q ;
wire \mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[8]~q ;
wire \mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[8]~q ;
wire \mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[9]~q ;
wire \mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[9]~q ;
wire \mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[10]~q ;
wire \mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[10]~q ;
wire \mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[11]~q ;
wire \mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[11]~q ;
wire \mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[12]~q ;
wire \mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[12]~q ;
wire \mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[13]~q ;
wire \mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[13]~q ;
wire \mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[14]~q ;
wire \mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[14]~q ;
wire \mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[15]~q ;
wire \mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[15]~q ;
wire \mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[16]~q ;
wire \mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[16]~q ;
wire \mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[17]~q ;
wire \mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[17]~q ;
wire \mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[18]~q ;
wire \mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[18]~q ;
wire \mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[19]~q ;
wire \mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[19]~q ;
wire \mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[20]~q ;
wire \mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[20]~q ;
wire \mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[21]~q ;
wire \mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[21]~q ;
wire \mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[22]~q ;
wire \mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[22]~q ;
wire \mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[23]~q ;
wire \mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[23]~q ;
wire \mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[24]~q ;
wire \mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[24]~q ;
wire \mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[25]~q ;
wire \mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[25]~q ;
wire \mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[26]~q ;
wire \mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[26]~q ;
wire \mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[27]~q ;
wire \mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[27]~q ;
wire \mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[28]~q ;
wire \mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[28]~q ;
wire \mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[29]~q ;
wire \mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[29]~q ;
wire \mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[30]~q ;
wire \mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[30]~q ;
wire \mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[31]~q ;
wire \mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[31]~q ;
wire \mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[32]~q ;
wire \mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[32]~q ;
wire \mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[33]~q ;
wire \mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[33]~q ;
wire \mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[34]~q ;
wire \mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[34]~q ;
wire \mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[35]~q ;
wire \mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[35]~q ;
wire \mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[36]~q ;
wire \mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[36]~q ;
wire \mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[37]~q ;
wire \mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[37]~q ;
wire \mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[38]~q ;
wire \mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[38]~q ;
wire \mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[39]~q ;
wire \mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[39]~q ;
wire \mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[40]~q ;
wire \mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[40]~q ;
wire \mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[41]~q ;
wire \mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[41]~q ;
wire \mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[42]~q ;
wire \mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[42]~q ;
wire \mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[43]~q ;
wire \mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[43]~q ;
wire \mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[44]~q ;
wire \mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[44]~q ;
wire \mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[45]~q ;
wire \mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[45]~q ;
wire \mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[46]~q ;
wire \mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[46]~q ;
wire \mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[47]~q ;
wire \mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[47]~q ;
wire \mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[48]~q ;
wire \mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[48]~q ;
wire \mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[49]~q ;
wire \mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[49]~q ;
wire \mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[50]~q ;
wire \mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[50]~q ;
wire \mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[51]~q ;
wire \mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[51]~q ;
wire \mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[52]~q ;
wire \mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[52]~q ;
wire \mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[53]~q ;
wire \mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[53]~q ;
wire \mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[54]~q ;
wire \mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[54]~q ;
wire \mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[55]~q ;
wire \mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[55]~q ;
wire \mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[56]~q ;
wire \mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[56]~q ;
wire \mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[57]~q ;
wire \mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[57]~q ;
wire \mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[58]~q ;
wire \mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[58]~q ;
wire \mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[59]~q ;
wire \mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[59]~q ;
wire \mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[60]~q ;
wire \mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[60]~q ;
wire \mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[61]~q ;
wire \mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[61]~q ;
wire \mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[62]~q ;
wire \mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[62]~q ;
wire \mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[63]~q ;
wire \mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[63]~q ;
wire \axi_bridge_0|aw_channel_pipeline|data1[9]~q ;
wire \axi_bridge_0|ar_channel_pipeline|data1[9]~q ;
wire \axi_bridge_0|ar_channel_pipeline|data1[8]~q ;
wire \axi_bridge_0|ar_channel_pipeline|data1[53]~q ;
wire \axi_bridge_0|aw_channel_pipeline|data1[53]~q ;
wire \axi_bridge_0|ar_channel_pipeline|data1[54]~q ;
wire \axi_bridge_0|aw_channel_pipeline|data1[54]~q ;
wire \axi_bridge_0|w_channel_pipeline|data1[9]~q ;
wire \axi_bridge_0|ar_channel_pipeline|data1[24]~q ;
wire \axi_bridge_0|ar_channel_pipeline|data1[25]~q ;
wire \axi_bridge_0|ar_channel_pipeline|data1[26]~q ;
wire \axi_bridge_0|ar_channel_pipeline|data1[27]~q ;
wire \axi_bridge_0|ar_channel_pipeline|data1[28]~q ;
wire \axi_bridge_0|ar_channel_pipeline|data1[29]~q ;
wire \axi_bridge_0|ar_channel_pipeline|data1[30]~q ;
wire \axi_bridge_0|ar_channel_pipeline|data1[31]~q ;
wire \axi_bridge_0|ar_channel_pipeline|data1[32]~q ;
wire \axi_bridge_0|w_channel_pipeline|data1[10]~q ;
wire \axi_bridge_0|w_channel_pipeline|data1[11]~q ;
wire \axi_bridge_0|w_channel_pipeline|data1[12]~q ;
wire \axi_bridge_0|w_channel_pipeline|data1[13]~q ;
wire \axi_bridge_0|w_channel_pipeline|data1[14]~q ;
wire \axi_bridge_0|w_channel_pipeline|data1[15]~q ;
wire \axi_bridge_0|w_channel_pipeline|data1[16]~q ;
wire \axi_bridge_0|w_channel_pipeline|data1[17]~q ;
wire \axi_bridge_0|w_channel_pipeline|data1[18]~q ;
wire \axi_bridge_0|w_channel_pipeline|data1[19]~q ;
wire \axi_bridge_0|w_channel_pipeline|data1[20]~q ;
wire \axi_bridge_0|w_channel_pipeline|data1[21]~q ;
wire \axi_bridge_0|w_channel_pipeline|data1[22]~q ;
wire \axi_bridge_0|w_channel_pipeline|data1[23]~q ;
wire \axi_bridge_0|w_channel_pipeline|data1[24]~q ;
wire \axi_bridge_0|w_channel_pipeline|data1[25]~q ;
wire \axi_bridge_0|w_channel_pipeline|data1[26]~q ;
wire \axi_bridge_0|w_channel_pipeline|data1[27]~q ;
wire \axi_bridge_0|w_channel_pipeline|data1[28]~q ;
wire \axi_bridge_0|w_channel_pipeline|data1[29]~q ;
wire \axi_bridge_0|w_channel_pipeline|data1[30]~q ;
wire \axi_bridge_0|w_channel_pipeline|data1[31]~q ;
wire \axi_bridge_0|w_channel_pipeline|data1[32]~q ;
wire \axi_bridge_0|w_channel_pipeline|data1[33]~q ;
wire \axi_bridge_0|w_channel_pipeline|data1[34]~q ;
wire \axi_bridge_0|w_channel_pipeline|data1[35]~q ;
wire \axi_bridge_0|w_channel_pipeline|data1[36]~q ;
wire \axi_bridge_0|w_channel_pipeline|data1[37]~q ;
wire \axi_bridge_0|w_channel_pipeline|data1[38]~q ;
wire \axi_bridge_0|w_channel_pipeline|data1[39]~q ;
wire \axi_bridge_0|w_channel_pipeline|data1[40]~q ;
wire \axi_bridge_0|w_channel_pipeline|data1[41]~q ;
wire \axi_bridge_0|w_channel_pipeline|data1[42]~q ;
wire \axi_bridge_0|w_channel_pipeline|data1[43]~q ;
wire \axi_bridge_0|w_channel_pipeline|data1[44]~q ;
wire \axi_bridge_0|w_channel_pipeline|data1[45]~q ;
wire \axi_bridge_0|w_channel_pipeline|data1[46]~q ;
wire \axi_bridge_0|w_channel_pipeline|data1[47]~q ;
wire \axi_bridge_0|w_channel_pipeline|data1[48]~q ;
wire \axi_bridge_0|w_channel_pipeline|data1[49]~q ;
wire \axi_bridge_0|w_channel_pipeline|data1[50]~q ;
wire \axi_bridge_0|w_channel_pipeline|data1[51]~q ;
wire \axi_bridge_0|w_channel_pipeline|data1[52]~q ;
wire \axi_bridge_0|w_channel_pipeline|data1[53]~q ;
wire \axi_bridge_0|w_channel_pipeline|data1[54]~q ;
wire \axi_bridge_0|w_channel_pipeline|data1[55]~q ;
wire \axi_bridge_0|w_channel_pipeline|data1[56]~q ;
wire \axi_bridge_0|w_channel_pipeline|data1[57]~q ;
wire \axi_bridge_0|w_channel_pipeline|data1[58]~q ;
wire \axi_bridge_0|w_channel_pipeline|data1[59]~q ;
wire \axi_bridge_0|w_channel_pipeline|data1[60]~q ;
wire \axi_bridge_0|w_channel_pipeline|data1[61]~q ;
wire \axi_bridge_0|w_channel_pipeline|data1[62]~q ;
wire \axi_bridge_0|w_channel_pipeline|data1[63]~q ;
wire \axi_bridge_0|w_channel_pipeline|data1[64]~q ;
wire \axi_bridge_0|w_channel_pipeline|data1[65]~q ;
wire \axi_bridge_0|w_channel_pipeline|data1[66]~q ;
wire \axi_bridge_0|w_channel_pipeline|data1[67]~q ;
wire \axi_bridge_0|w_channel_pipeline|data1[68]~q ;
wire \axi_bridge_0|w_channel_pipeline|data1[69]~q ;
wire \axi_bridge_0|w_channel_pipeline|data1[70]~q ;
wire \axi_bridge_0|w_channel_pipeline|data1[71]~q ;
wire \axi_bridge_0|w_channel_pipeline|data1[72]~q ;
wire \mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[71]~31_combout ;
wire \mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[67]~32_combout ;
wire \mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[67]~31_combout ;
wire \mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[71]~32_combout ;
wire \axi_bridge_0_s0_awlock[0]~input_o ;
wire \axi_bridge_0_s0_awcache[0]~input_o ;
wire \axi_bridge_0_s0_awcache[1]~input_o ;
wire \axi_bridge_0_s0_awcache[2]~input_o ;
wire \axi_bridge_0_s0_awcache[3]~input_o ;
wire \axi_bridge_0_s0_awprot[0]~input_o ;
wire \axi_bridge_0_s0_awprot[1]~input_o ;
wire \axi_bridge_0_s0_awprot[2]~input_o ;
wire \axi_bridge_0_s0_awqos[0]~input_o ;
wire \axi_bridge_0_s0_awqos[1]~input_o ;
wire \axi_bridge_0_s0_awqos[2]~input_o ;
wire \axi_bridge_0_s0_awqos[3]~input_o ;
wire \axi_bridge_0_s0_awregion[0]~input_o ;
wire \axi_bridge_0_s0_awregion[1]~input_o ;
wire \axi_bridge_0_s0_awregion[2]~input_o ;
wire \axi_bridge_0_s0_awregion[3]~input_o ;
wire \axi_bridge_0_s0_arlock[0]~input_o ;
wire \axi_bridge_0_s0_arcache[0]~input_o ;
wire \axi_bridge_0_s0_arcache[1]~input_o ;
wire \axi_bridge_0_s0_arcache[2]~input_o ;
wire \axi_bridge_0_s0_arcache[3]~input_o ;
wire \axi_bridge_0_s0_arprot[0]~input_o ;
wire \axi_bridge_0_s0_arprot[1]~input_o ;
wire \axi_bridge_0_s0_arprot[2]~input_o ;
wire \axi_bridge_0_s0_arqos[0]~input_o ;
wire \axi_bridge_0_s0_arqos[1]~input_o ;
wire \axi_bridge_0_s0_arqos[2]~input_o ;
wire \axi_bridge_0_s0_arqos[3]~input_o ;
wire \axi_bridge_0_s0_arregion[0]~input_o ;
wire \axi_bridge_0_s0_arregion[1]~input_o ;
wire \axi_bridge_0_s0_arregion[2]~input_o ;
wire \axi_bridge_0_s0_arregion[3]~input_o ;
wire \axi_bridge_0_s0_awaddr[31]~input_o ;
wire \axi_bridge_0_s0_awaddr[30]~input_o ;
wire \axi_bridge_0_s0_awaddr[29]~input_o ;
wire \axi_bridge_0_s0_awaddr[28]~input_o ;
wire \axi_bridge_0_s0_awaddr[27]~input_o ;
wire \axi_bridge_0_s0_awaddr[26]~input_o ;
wire \axi_bridge_0_s0_awaddr[25]~input_o ;
wire \axi_bridge_0_s0_awaddr[24]~input_o ;
wire \axi_bridge_0_s0_awaddr[23]~input_o ;
wire \axi_bridge_0_s0_awaddr[22]~input_o ;
wire \axi_bridge_0_s0_awaddr[21]~input_o ;
wire \axi_bridge_0_s0_awaddr[20]~input_o ;
wire \axi_bridge_0_s0_awaddr[19]~input_o ;
wire \axi_bridge_0_s0_awaddr[18]~input_o ;
wire \axi_bridge_0_s0_awaddr[17]~input_o ;
wire \axi_bridge_0_s0_awaddr[16]~input_o ;
wire \axi_bridge_0_s0_araddr[31]~input_o ;
wire \axi_bridge_0_s0_araddr[30]~input_o ;
wire \axi_bridge_0_s0_araddr[29]~input_o ;
wire \axi_bridge_0_s0_araddr[28]~input_o ;
wire \axi_bridge_0_s0_araddr[27]~input_o ;
wire \axi_bridge_0_s0_araddr[26]~input_o ;
wire \axi_bridge_0_s0_araddr[25]~input_o ;
wire \axi_bridge_0_s0_araddr[24]~input_o ;
wire \axi_bridge_0_s0_araddr[23]~input_o ;
wire \axi_bridge_0_s0_araddr[22]~input_o ;
wire \axi_bridge_0_s0_araddr[21]~input_o ;
wire \axi_bridge_0_s0_araddr[20]~input_o ;
wire \axi_bridge_0_s0_araddr[19]~input_o ;
wire \axi_bridge_0_s0_araddr[18]~input_o ;
wire \axi_bridge_0_s0_araddr[17]~input_o ;
wire \axi_bridge_0_s0_araddr[16]~input_o ;
wire \axi_bridge_0_s0_awvalid~input_o ;
wire \clk_clk~input_o ;
wire \axi_bridge_0_s0_wvalid~input_o ;
wire \axi_bridge_0_s0_bready~input_o ;
wire \axi_bridge_0_s0_arvalid~input_o ;
wire \axi_bridge_0_s0_rready~input_o ;
wire \axi_bridge_0_s0_wlast~input_o ;
wire \axi_bridge_0_s0_awaddr[15]~input_o ;
wire \axi_bridge_0_s0_awaddr[14]~input_o ;
wire \axi_bridge_0_s0_awaddr[13]~input_o ;
wire \axi_bridge_0_s0_awaddr[12]~input_o ;
wire \axi_bridge_0_s0_araddr[15]~input_o ;
wire \axi_bridge_0_s0_araddr[14]~input_o ;
wire \axi_bridge_0_s0_araddr[13]~input_o ;
wire \axi_bridge_0_s0_araddr[12]~input_o ;
wire \axi_bridge_0_s0_awaddr[11]~input_o ;
wire \axi_bridge_0_s0_awaddr[10]~input_o ;
wire \axi_bridge_0_s0_awaddr[9]~input_o ;
wire \axi_bridge_0_s0_awaddr[8]~input_o ;
wire \axi_bridge_0_s0_awsize[2]~input_o ;
wire \axi_bridge_0_s0_awsize[0]~input_o ;
wire \axi_bridge_0_s0_awsize[1]~input_o ;
wire \axi_bridge_0_s0_awaddr[7]~input_o ;
wire \axi_bridge_0_s0_awaddr[6]~input_o ;
wire \axi_bridge_0_s0_awaddr[5]~input_o ;
wire \axi_bridge_0_s0_awaddr[4]~input_o ;
wire \axi_bridge_0_s0_awaddr[3]~input_o ;
wire \axi_bridge_0_s0_awaddr[2]~input_o ;
wire \axi_bridge_0_s0_awaddr[1]~input_o ;
wire \axi_bridge_0_s0_awaddr[0]~input_o ;
wire \axi_bridge_0_s0_awburst[0]~input_o ;
wire \axi_bridge_0_s0_araddr[1]~input_o ;
wire \axi_bridge_0_s0_arsize[1]~input_o ;
wire \axi_bridge_0_s0_arsize[2]~input_o ;
wire \axi_bridge_0_s0_arsize[0]~input_o ;
wire \axi_bridge_0_s0_araddr[0]~input_o ;
wire \axi_bridge_0_s0_araddr[2]~input_o ;
wire \axi_bridge_0_s0_wstrb[7]~input_o ;
wire \axi_bridge_0_s0_wstrb[3]~input_o ;
wire \axi_bridge_0_s0_wstrb[1]~input_o ;
wire \axi_bridge_0_s0_wstrb[6]~input_o ;
wire \axi_bridge_0_s0_wstrb[5]~input_o ;
wire \axi_bridge_0_s0_wstrb[4]~input_o ;
wire \axi_bridge_0_s0_wstrb[2]~input_o ;
wire \axi_bridge_0_s0_wstrb[0]~input_o ;
wire \axi_bridge_0_s0_arlen[0]~input_o ;
wire \axi_bridge_0_s0_awlen[0]~input_o ;
wire \axi_bridge_0_s0_arlen[1]~input_o ;
wire \axi_bridge_0_s0_awlen[1]~input_o ;
wire \axi_bridge_0_s0_arlen[2]~input_o ;
wire \axi_bridge_0_s0_awlen[2]~input_o ;
wire \axi_bridge_0_s0_arlen[3]~input_o ;
wire \axi_bridge_0_s0_awlen[3]~input_o ;
wire \axi_bridge_0_s0_arlen[4]~input_o ;
wire \axi_bridge_0_s0_awlen[4]~input_o ;
wire \axi_bridge_0_s0_arlen[5]~input_o ;
wire \axi_bridge_0_s0_awlen[5]~input_o ;
wire \axi_bridge_0_s0_arlen[6]~input_o ;
wire \axi_bridge_0_s0_awlen[6]~input_o ;
wire \axi_bridge_0_s0_arlen[7]~input_o ;
wire \axi_bridge_0_s0_awlen[7]~input_o ;
wire \axi_bridge_0_s0_awburst[1]~input_o ;
wire \axi_bridge_0_s0_arburst[1]~input_o ;
wire \axi_bridge_0_s0_arburst[0]~input_o ;
wire \axi_bridge_0_s0_arid[0]~input_o ;
wire \axi_bridge_0_s0_awid[0]~input_o ;
wire \axi_bridge_0_s0_arid[1]~input_o ;
wire \axi_bridge_0_s0_awid[1]~input_o ;
wire \axi_bridge_0_s0_wdata[0]~input_o ;
wire \axi_bridge_0_s0_araddr[3]~input_o ;
wire \axi_bridge_0_s0_araddr[4]~input_o ;
wire \axi_bridge_0_s0_araddr[5]~input_o ;
wire \axi_bridge_0_s0_araddr[6]~input_o ;
wire \axi_bridge_0_s0_araddr[7]~input_o ;
wire \axi_bridge_0_s0_araddr[8]~input_o ;
wire \axi_bridge_0_s0_araddr[9]~input_o ;
wire \axi_bridge_0_s0_araddr[10]~input_o ;
wire \axi_bridge_0_s0_araddr[11]~input_o ;
wire \axi_bridge_0_s0_wdata[1]~input_o ;
wire \axi_bridge_0_s0_wdata[2]~input_o ;
wire \axi_bridge_0_s0_wdata[3]~input_o ;
wire \axi_bridge_0_s0_wdata[4]~input_o ;
wire \axi_bridge_0_s0_wdata[5]~input_o ;
wire \axi_bridge_0_s0_wdata[6]~input_o ;
wire \axi_bridge_0_s0_wdata[7]~input_o ;
wire \axi_bridge_0_s0_wdata[8]~input_o ;
wire \axi_bridge_0_s0_wdata[9]~input_o ;
wire \axi_bridge_0_s0_wdata[10]~input_o ;
wire \axi_bridge_0_s0_wdata[11]~input_o ;
wire \axi_bridge_0_s0_wdata[12]~input_o ;
wire \axi_bridge_0_s0_wdata[13]~input_o ;
wire \axi_bridge_0_s0_wdata[14]~input_o ;
wire \axi_bridge_0_s0_wdata[15]~input_o ;
wire \axi_bridge_0_s0_wdata[16]~input_o ;
wire \axi_bridge_0_s0_wdata[17]~input_o ;
wire \axi_bridge_0_s0_wdata[18]~input_o ;
wire \axi_bridge_0_s0_wdata[19]~input_o ;
wire \axi_bridge_0_s0_wdata[20]~input_o ;
wire \axi_bridge_0_s0_wdata[21]~input_o ;
wire \axi_bridge_0_s0_wdata[22]~input_o ;
wire \axi_bridge_0_s0_wdata[23]~input_o ;
wire \axi_bridge_0_s0_wdata[24]~input_o ;
wire \axi_bridge_0_s0_wdata[25]~input_o ;
wire \axi_bridge_0_s0_wdata[26]~input_o ;
wire \axi_bridge_0_s0_wdata[27]~input_o ;
wire \axi_bridge_0_s0_wdata[28]~input_o ;
wire \axi_bridge_0_s0_wdata[29]~input_o ;
wire \axi_bridge_0_s0_wdata[30]~input_o ;
wire \axi_bridge_0_s0_wdata[31]~input_o ;
wire \axi_bridge_0_s0_wdata[32]~input_o ;
wire \axi_bridge_0_s0_wdata[33]~input_o ;
wire \axi_bridge_0_s0_wdata[34]~input_o ;
wire \axi_bridge_0_s0_wdata[35]~input_o ;
wire \axi_bridge_0_s0_wdata[36]~input_o ;
wire \axi_bridge_0_s0_wdata[37]~input_o ;
wire \axi_bridge_0_s0_wdata[38]~input_o ;
wire \axi_bridge_0_s0_wdata[39]~input_o ;
wire \axi_bridge_0_s0_wdata[40]~input_o ;
wire \axi_bridge_0_s0_wdata[41]~input_o ;
wire \axi_bridge_0_s0_wdata[42]~input_o ;
wire \axi_bridge_0_s0_wdata[43]~input_o ;
wire \axi_bridge_0_s0_wdata[44]~input_o ;
wire \axi_bridge_0_s0_wdata[45]~input_o ;
wire \axi_bridge_0_s0_wdata[46]~input_o ;
wire \axi_bridge_0_s0_wdata[47]~input_o ;
wire \axi_bridge_0_s0_wdata[48]~input_o ;
wire \axi_bridge_0_s0_wdata[49]~input_o ;
wire \axi_bridge_0_s0_wdata[50]~input_o ;
wire \axi_bridge_0_s0_wdata[51]~input_o ;
wire \axi_bridge_0_s0_wdata[52]~input_o ;
wire \axi_bridge_0_s0_wdata[53]~input_o ;
wire \axi_bridge_0_s0_wdata[54]~input_o ;
wire \axi_bridge_0_s0_wdata[55]~input_o ;
wire \axi_bridge_0_s0_wdata[56]~input_o ;
wire \axi_bridge_0_s0_wdata[57]~input_o ;
wire \axi_bridge_0_s0_wdata[58]~input_o ;
wire \axi_bridge_0_s0_wdata[59]~input_o ;
wire \axi_bridge_0_s0_wdata[60]~input_o ;
wire \axi_bridge_0_s0_wdata[61]~input_o ;
wire \axi_bridge_0_s0_wdata[62]~input_o ;
wire \axi_bridge_0_s0_wdata[63]~input_o ;
wire \reset_reset_n~input_o ;


cycloneiv_altera_reset_controller rst_controller(
	.r_sync_rst1(\rst_controller|r_sync_rst~q ),
	.r_early_rst1(\rst_controller|r_early_rst~q ),
	.clk_clk(\clk_clk~input_o ),
	.reset_reset_n(\reset_reset_n~input_o ));

cycloneiv_cycloneiv_mm_interconnect_0 mm_interconnect_0(
	.q_a_0(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[0] ),
	.q_b_0(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[0] ),
	.q_a_1(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[1] ),
	.q_b_1(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[1] ),
	.q_a_2(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[2] ),
	.q_b_2(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[2] ),
	.q_a_3(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[3] ),
	.q_b_3(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[3] ),
	.q_a_4(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[4] ),
	.q_b_4(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[4] ),
	.q_a_5(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[5] ),
	.q_b_5(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[5] ),
	.q_a_6(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[6] ),
	.q_b_6(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[6] ),
	.q_a_7(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[7] ),
	.q_b_7(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[7] ),
	.q_a_8(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[8] ),
	.q_b_8(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[8] ),
	.q_a_9(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[9] ),
	.q_b_9(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[9] ),
	.q_a_10(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[10] ),
	.q_b_10(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[10] ),
	.q_a_11(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[11] ),
	.q_b_11(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[11] ),
	.q_a_12(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[12] ),
	.q_b_12(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[12] ),
	.q_a_13(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[13] ),
	.q_b_13(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[13] ),
	.q_a_14(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[14] ),
	.q_b_14(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[14] ),
	.q_a_15(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[15] ),
	.q_b_15(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[15] ),
	.q_a_16(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[16] ),
	.q_b_16(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[16] ),
	.q_a_17(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[17] ),
	.q_b_17(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[17] ),
	.q_a_18(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[18] ),
	.q_b_18(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[18] ),
	.q_a_19(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[19] ),
	.q_b_19(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[19] ),
	.q_a_20(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[20] ),
	.q_b_20(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[20] ),
	.q_a_21(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[21] ),
	.q_b_21(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[21] ),
	.q_a_22(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[22] ),
	.q_b_22(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[22] ),
	.q_a_23(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[23] ),
	.q_b_23(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[23] ),
	.q_a_24(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[24] ),
	.q_b_24(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[24] ),
	.q_a_25(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[25] ),
	.q_b_25(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[25] ),
	.q_a_26(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[26] ),
	.q_b_26(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[26] ),
	.q_a_27(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[27] ),
	.q_b_27(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[27] ),
	.q_a_28(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[28] ),
	.q_b_28(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[28] ),
	.q_a_29(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[29] ),
	.q_b_29(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[29] ),
	.q_a_30(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[30] ),
	.q_b_30(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[30] ),
	.q_a_31(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[31] ),
	.q_b_31(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[31] ),
	.q_a_32(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[32] ),
	.q_b_32(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[32] ),
	.q_a_33(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[33] ),
	.q_b_33(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[33] ),
	.q_a_34(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[34] ),
	.q_b_34(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[34] ),
	.q_a_35(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[35] ),
	.q_b_35(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[35] ),
	.q_a_36(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[36] ),
	.q_b_36(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[36] ),
	.q_a_37(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[37] ),
	.q_b_37(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[37] ),
	.q_a_38(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[38] ),
	.q_b_38(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[38] ),
	.q_a_39(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[39] ),
	.q_b_39(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[39] ),
	.q_a_40(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[40] ),
	.q_b_40(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[40] ),
	.q_a_41(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[41] ),
	.q_b_41(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[41] ),
	.q_a_42(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[42] ),
	.q_b_42(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[42] ),
	.q_a_43(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[43] ),
	.q_b_43(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[43] ),
	.q_a_44(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[44] ),
	.q_b_44(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[44] ),
	.q_a_45(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[45] ),
	.q_b_45(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[45] ),
	.q_a_46(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[46] ),
	.q_b_46(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[46] ),
	.q_a_47(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[47] ),
	.q_b_47(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[47] ),
	.q_a_48(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[48] ),
	.q_b_48(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[48] ),
	.q_a_49(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[49] ),
	.q_b_49(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[49] ),
	.q_a_50(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[50] ),
	.q_b_50(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[50] ),
	.q_a_51(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[51] ),
	.q_b_51(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[51] ),
	.q_a_52(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[52] ),
	.q_b_52(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[52] ),
	.q_a_53(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[53] ),
	.q_b_53(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[53] ),
	.q_a_54(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[54] ),
	.q_b_54(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[54] ),
	.q_a_55(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[55] ),
	.q_b_55(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[55] ),
	.q_a_56(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[56] ),
	.q_b_56(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[56] ),
	.q_a_57(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[57] ),
	.q_b_57(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[57] ),
	.q_a_58(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[58] ),
	.q_b_58(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[58] ),
	.q_a_59(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[59] ),
	.q_b_59(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[59] ),
	.q_a_60(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[60] ),
	.q_b_60(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[60] ),
	.q_a_61(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[61] ),
	.q_b_61(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[61] ),
	.q_a_62(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[62] ),
	.q_b_62(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[62] ),
	.q_a_63(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[63] ),
	.q_b_63(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[63] ),
	.full1(\axi_bridge_0|aw_channel_pipeline|full1~q ),
	.data1_0(\axi_bridge_0|w_channel_pipeline|data1[0]~q ),
	.data1_36(\axi_bridge_0|aw_channel_pipeline|data1[36]~q ),
	.data1_35(\axi_bridge_0|aw_channel_pipeline|data1[35]~q ),
	.data1_34(\axi_bridge_0|aw_channel_pipeline|data1[34]~q ),
	.data1_33(\axi_bridge_0|aw_channel_pipeline|data1[33]~q ),
	.Equal1(\mm_interconnect_0|router|Equal1~0_combout ),
	.source0_data_65(\mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[65]~13_combout ),
	.source0_data_70(\mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[70]~17_combout ),
	.source0_data_69(\mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[69]~19_combout ),
	.source0_data_68(\mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[68]~21_combout ),
	.source0_data_66(\mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[66]~22_combout ),
	.source0_data_64(\mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[64]~23_combout ),
	.source0_data_691(\mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[69]~14_combout ),
	.source0_data_701(\mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[70]~16_combout ),
	.source0_data_641(\mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[64]~18_combout ),
	.source0_data_651(\mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[65]~20_combout ),
	.source0_data_681(\mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[68]~22_combout ),
	.source0_data_661(\mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[66]~23_combout ),
	.WideOr0(\mm_interconnect_0|cmd_demux|WideOr0~1_combout ),
	.full11(\axi_bridge_0|w_channel_pipeline|full1~q ),
	.last_dest_id_0(\mm_interconnect_0|axi_bridge_0_m0_wr_limiter|last_dest_id[0]~q ),
	.has_pending_responses(\mm_interconnect_0|axi_bridge_0_m0_wr_limiter|has_pending_responses~q ),
	.wready(\mm_interconnect_0|axi_bridge_0_m0_agent|wready~0_combout ),
	.nonposted_cmd_accepted(\mm_interconnect_0|axi_bridge_0_m0_wr_limiter|nonposted_cmd_accepted~combout ),
	.r_sync_rst(\rst_controller|r_sync_rst~q ),
	.awready(\mm_interconnect_0|axi_bridge_0_m0_agent|awready~0_combout ),
	.src0_valid(\mm_interconnect_0|rsp_demux_001|src0_valid~combout ),
	.src0_valid1(\mm_interconnect_0|rsp_demux|src0_valid~combout ),
	.src_data_144(\mm_interconnect_0|rsp_mux|src_data[144]~combout ),
	.full0(\axi_bridge_0|b_channel_pipeline|full0~q ),
	.src_data_145(\mm_interconnect_0|rsp_mux|src_data[145]~combout ),
	.full12(\axi_bridge_0|ar_channel_pipeline|full1~q ),
	.data1_361(\axi_bridge_0|ar_channel_pipeline|data1[36]~q ),
	.data1_351(\axi_bridge_0|ar_channel_pipeline|data1[35]~q ),
	.data1_341(\axi_bridge_0|ar_channel_pipeline|data1[34]~q ),
	.data1_331(\axi_bridge_0|ar_channel_pipeline|data1[33]~q ),
	.WideOr01(\mm_interconnect_0|cmd_demux_001|WideOr0~1_combout ),
	.cmd_sink_ready(\mm_interconnect_0|axi_bridge_0_m0_rd_limiter|cmd_sink_ready~0_combout ),
	.src1_valid(\mm_interconnect_0|rsp_demux_001|src1_valid~0_combout ),
	.src1_valid1(\mm_interconnect_0|rsp_demux|src1_valid~0_combout ),
	.src_data_1441(\mm_interconnect_0|rsp_mux_001|src_data[144]~combout ),
	.full01(\axi_bridge_0|r_channel_pipeline|full0~q ),
	.src_data_1451(\mm_interconnect_0|rsp_mux_001|src_data[145]~combout ),
	.src_data_0(\mm_interconnect_0|rsp_mux_001|src_data[0]~2_combout ),
	.src_data_1(\mm_interconnect_0|rsp_mux_001|src_data[1]~5_combout ),
	.src_data_2(\mm_interconnect_0|rsp_mux_001|src_data[2]~8_combout ),
	.src_data_3(\mm_interconnect_0|rsp_mux_001|src_data[3]~11_combout ),
	.src_data_4(\mm_interconnect_0|rsp_mux_001|src_data[4]~14_combout ),
	.src_data_5(\mm_interconnect_0|rsp_mux_001|src_data[5]~17_combout ),
	.src_data_6(\mm_interconnect_0|rsp_mux_001|src_data[6]~20_combout ),
	.src_data_7(\mm_interconnect_0|rsp_mux_001|src_data[7]~23_combout ),
	.src_data_8(\mm_interconnect_0|rsp_mux_001|src_data[8]~26_combout ),
	.src_data_9(\mm_interconnect_0|rsp_mux_001|src_data[9]~29_combout ),
	.src_data_10(\mm_interconnect_0|rsp_mux_001|src_data[10]~32_combout ),
	.src_data_11(\mm_interconnect_0|rsp_mux_001|src_data[11]~35_combout ),
	.src_data_12(\mm_interconnect_0|rsp_mux_001|src_data[12]~38_combout ),
	.src_data_13(\mm_interconnect_0|rsp_mux_001|src_data[13]~41_combout ),
	.src_data_14(\mm_interconnect_0|rsp_mux_001|src_data[14]~44_combout ),
	.src_data_15(\mm_interconnect_0|rsp_mux_001|src_data[15]~47_combout ),
	.src_data_16(\mm_interconnect_0|rsp_mux_001|src_data[16]~50_combout ),
	.src_data_17(\mm_interconnect_0|rsp_mux_001|src_data[17]~53_combout ),
	.src_data_18(\mm_interconnect_0|rsp_mux_001|src_data[18]~56_combout ),
	.src_data_19(\mm_interconnect_0|rsp_mux_001|src_data[19]~59_combout ),
	.src_data_20(\mm_interconnect_0|rsp_mux_001|src_data[20]~62_combout ),
	.src_data_21(\mm_interconnect_0|rsp_mux_001|src_data[21]~65_combout ),
	.src_data_22(\mm_interconnect_0|rsp_mux_001|src_data[22]~68_combout ),
	.src_data_23(\mm_interconnect_0|rsp_mux_001|src_data[23]~71_combout ),
	.src_data_24(\mm_interconnect_0|rsp_mux_001|src_data[24]~74_combout ),
	.src_data_25(\mm_interconnect_0|rsp_mux_001|src_data[25]~77_combout ),
	.src_data_26(\mm_interconnect_0|rsp_mux_001|src_data[26]~80_combout ),
	.src_data_27(\mm_interconnect_0|rsp_mux_001|src_data[27]~83_combout ),
	.src_data_28(\mm_interconnect_0|rsp_mux_001|src_data[28]~86_combout ),
	.src_data_29(\mm_interconnect_0|rsp_mux_001|src_data[29]~89_combout ),
	.src_data_30(\mm_interconnect_0|rsp_mux_001|src_data[30]~92_combout ),
	.src_data_31(\mm_interconnect_0|rsp_mux_001|src_data[31]~95_combout ),
	.src_data_32(\mm_interconnect_0|rsp_mux_001|src_data[32]~98_combout ),
	.src_data_33(\mm_interconnect_0|rsp_mux_001|src_data[33]~101_combout ),
	.src_data_34(\mm_interconnect_0|rsp_mux_001|src_data[34]~104_combout ),
	.src_data_35(\mm_interconnect_0|rsp_mux_001|src_data[35]~107_combout ),
	.src_data_36(\mm_interconnect_0|rsp_mux_001|src_data[36]~110_combout ),
	.src_data_37(\mm_interconnect_0|rsp_mux_001|src_data[37]~113_combout ),
	.src_data_38(\mm_interconnect_0|rsp_mux_001|src_data[38]~116_combout ),
	.src_data_39(\mm_interconnect_0|rsp_mux_001|src_data[39]~119_combout ),
	.src_data_40(\mm_interconnect_0|rsp_mux_001|src_data[40]~122_combout ),
	.src_data_41(\mm_interconnect_0|rsp_mux_001|src_data[41]~125_combout ),
	.src_data_42(\mm_interconnect_0|rsp_mux_001|src_data[42]~128_combout ),
	.src_data_43(\mm_interconnect_0|rsp_mux_001|src_data[43]~131_combout ),
	.src_data_44(\mm_interconnect_0|rsp_mux_001|src_data[44]~134_combout ),
	.src_data_45(\mm_interconnect_0|rsp_mux_001|src_data[45]~137_combout ),
	.src_data_46(\mm_interconnect_0|rsp_mux_001|src_data[46]~140_combout ),
	.src_data_47(\mm_interconnect_0|rsp_mux_001|src_data[47]~143_combout ),
	.src_data_48(\mm_interconnect_0|rsp_mux_001|src_data[48]~146_combout ),
	.src_data_49(\mm_interconnect_0|rsp_mux_001|src_data[49]~149_combout ),
	.src_data_50(\mm_interconnect_0|rsp_mux_001|src_data[50]~152_combout ),
	.src_data_51(\mm_interconnect_0|rsp_mux_001|src_data[51]~155_combout ),
	.src_data_52(\mm_interconnect_0|rsp_mux_001|src_data[52]~158_combout ),
	.src_data_53(\mm_interconnect_0|rsp_mux_001|src_data[53]~161_combout ),
	.src_data_54(\mm_interconnect_0|rsp_mux_001|src_data[54]~164_combout ),
	.src_data_55(\mm_interconnect_0|rsp_mux_001|src_data[55]~167_combout ),
	.src_data_56(\mm_interconnect_0|rsp_mux_001|src_data[56]~170_combout ),
	.src_data_57(\mm_interconnect_0|rsp_mux_001|src_data[57]~173_combout ),
	.src_data_58(\mm_interconnect_0|rsp_mux_001|src_data[58]~176_combout ),
	.src_data_59(\mm_interconnect_0|rsp_mux_001|src_data[59]~179_combout ),
	.src_data_60(\mm_interconnect_0|rsp_mux_001|src_data[60]~182_combout ),
	.src_data_61(\mm_interconnect_0|rsp_mux_001|src_data[61]~185_combout ),
	.src_data_62(\mm_interconnect_0|rsp_mux_001|src_data[62]~188_combout ),
	.src_data_63(\mm_interconnect_0|rsp_mux_001|src_data[63]~191_combout ),
	.src_payload_0(\mm_interconnect_0|rsp_mux_001|src_payload[0]~combout ),
	.data1_32(\axi_bridge_0|aw_channel_pipeline|data1[32]~q ),
	.data1_31(\axi_bridge_0|aw_channel_pipeline|data1[31]~q ),
	.data1_30(\axi_bridge_0|aw_channel_pipeline|data1[30]~q ),
	.data1_29(\axi_bridge_0|aw_channel_pipeline|data1[29]~q ),
	.data1_12(\axi_bridge_0|aw_channel_pipeline|data1[12]~q ),
	.data1_10(\axi_bridge_0|aw_channel_pipeline|data1[10]~q ),
	.data1_11(\axi_bridge_0|aw_channel_pipeline|data1[11]~q ),
	.data1_28(\axi_bridge_0|aw_channel_pipeline|data1[28]~q ),
	.data1_27(\axi_bridge_0|aw_channel_pipeline|data1[27]~q ),
	.data1_26(\axi_bridge_0|aw_channel_pipeline|data1[26]~q ),
	.data1_25(\axi_bridge_0|aw_channel_pipeline|data1[25]~q ),
	.data1_24(\axi_bridge_0|aw_channel_pipeline|data1[24]~q ),
	.data1_23(\axi_bridge_0|aw_channel_pipeline|data1[23]~q ),
	.data1_22(\axi_bridge_0|aw_channel_pipeline|data1[22]~q ),
	.data1_21(\axi_bridge_0|aw_channel_pipeline|data1[21]~q ),
	.data1_8(\axi_bridge_0|aw_channel_pipeline|data1[8]~q ),
	.data1_221(\axi_bridge_0|ar_channel_pipeline|data1[22]~q ),
	.data1_111(\axi_bridge_0|ar_channel_pipeline|data1[11]~q ),
	.data1_121(\axi_bridge_0|ar_channel_pipeline|data1[12]~q ),
	.data1_101(\axi_bridge_0|ar_channel_pipeline|data1[10]~q ),
	.data1_211(\axi_bridge_0|ar_channel_pipeline|data1[21]~q ),
	.data1_231(\axi_bridge_0|ar_channel_pipeline|data1[23]~q ),
	.data1_81(\axi_bridge_0|w_channel_pipeline|data1[8]~q ),
	.data1_4(\axi_bridge_0|w_channel_pipeline|data1[4]~q ),
	.data1_2(\axi_bridge_0|w_channel_pipeline|data1[2]~q ),
	.data1_7(\axi_bridge_0|w_channel_pipeline|data1[7]~q ),
	.data1_6(\axi_bridge_0|w_channel_pipeline|data1[6]~q ),
	.data1_5(\axi_bridge_0|w_channel_pipeline|data1[5]~q ),
	.data1_3(\axi_bridge_0|w_channel_pipeline|data1[3]~q ),
	.data1_1(\axi_bridge_0|w_channel_pipeline|data1[1]~q ),
	.data1_13(\axi_bridge_0|ar_channel_pipeline|data1[13]~q ),
	.data1_131(\axi_bridge_0|aw_channel_pipeline|data1[13]~q ),
	.data1_14(\axi_bridge_0|ar_channel_pipeline|data1[14]~q ),
	.data1_141(\axi_bridge_0|aw_channel_pipeline|data1[14]~q ),
	.data1_15(\axi_bridge_0|ar_channel_pipeline|data1[15]~q ),
	.data1_151(\axi_bridge_0|aw_channel_pipeline|data1[15]~q ),
	.data1_16(\axi_bridge_0|ar_channel_pipeline|data1[16]~q ),
	.data1_161(\axi_bridge_0|aw_channel_pipeline|data1[16]~q ),
	.data1_17(\axi_bridge_0|ar_channel_pipeline|data1[17]~q ),
	.data1_171(\axi_bridge_0|aw_channel_pipeline|data1[17]~q ),
	.data1_18(\axi_bridge_0|ar_channel_pipeline|data1[18]~q ),
	.data1_181(\axi_bridge_0|aw_channel_pipeline|data1[18]~q ),
	.data1_19(\axi_bridge_0|ar_channel_pipeline|data1[19]~q ),
	.data1_191(\axi_bridge_0|aw_channel_pipeline|data1[19]~q ),
	.data1_20(\axi_bridge_0|ar_channel_pipeline|data1[20]~q ),
	.data1_201(\axi_bridge_0|aw_channel_pipeline|data1[20]~q ),
	.cmd_sink_ready1(\mm_interconnect_0|axi_bridge_0_m0_rd_limiter|cmd_sink_ready~1_combout ),
	.m0_write(\mm_interconnect_0|intel_onchip_ssram_drw_s1_agent|m0_write~1_combout ),
	.m0_write1(\mm_interconnect_0|intel_onchip_ssram_drw_s2_agent|m0_write~1_combout ),
	.in_data_reg_0(\mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0]~q ),
	.int_nxt_addr_reg_dly_3(\mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3]~q ),
	.int_nxt_addr_reg_dly_4(\mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[4]~q ),
	.int_nxt_addr_reg_dly_5(\mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[5]~q ),
	.int_nxt_addr_reg_dly_6(\mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[6]~q ),
	.int_nxt_addr_reg_dly_7(\mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[7]~q ),
	.int_nxt_addr_reg_dly_8(\mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[8]~q ),
	.int_nxt_addr_reg_dly_9(\mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[9]~q ),
	.int_nxt_addr_reg_dly_10(\mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[10]~q ),
	.int_nxt_addr_reg_dly_11(\mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[11]~q ),
	.in_data_reg_01(\mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0]~q ),
	.int_nxt_addr_reg_dly_31(\mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3]~q ),
	.int_nxt_addr_reg_dly_41(\mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[4]~q ),
	.int_nxt_addr_reg_dly_51(\mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[5]~q ),
	.int_nxt_addr_reg_dly_61(\mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[6]~q ),
	.int_nxt_addr_reg_dly_71(\mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[7]~q ),
	.int_nxt_addr_reg_dly_81(\mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[8]~q ),
	.int_nxt_addr_reg_dly_91(\mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[9]~q ),
	.int_nxt_addr_reg_dly_101(\mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[10]~q ),
	.int_nxt_addr_reg_dly_111(\mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[11]~q ),
	.in_data_reg_1(\mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[1]~q ),
	.in_data_reg_11(\mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[1]~q ),
	.in_data_reg_2(\mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[2]~q ),
	.in_data_reg_21(\mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[2]~q ),
	.in_data_reg_3(\mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[3]~q ),
	.in_data_reg_31(\mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[3]~q ),
	.in_data_reg_4(\mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[4]~q ),
	.in_data_reg_41(\mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[4]~q ),
	.in_data_reg_5(\mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[5]~q ),
	.in_data_reg_51(\mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[5]~q ),
	.in_data_reg_6(\mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[6]~q ),
	.in_data_reg_61(\mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[6]~q ),
	.in_data_reg_7(\mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[7]~q ),
	.in_data_reg_71(\mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[7]~q ),
	.in_data_reg_8(\mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[8]~q ),
	.in_data_reg_81(\mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[8]~q ),
	.in_data_reg_9(\mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[9]~q ),
	.in_data_reg_91(\mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[9]~q ),
	.in_data_reg_10(\mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[10]~q ),
	.in_data_reg_101(\mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[10]~q ),
	.in_data_reg_111(\mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[11]~q ),
	.in_data_reg_112(\mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[11]~q ),
	.in_data_reg_12(\mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[12]~q ),
	.in_data_reg_121(\mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[12]~q ),
	.in_data_reg_13(\mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[13]~q ),
	.in_data_reg_131(\mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[13]~q ),
	.in_data_reg_14(\mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[14]~q ),
	.in_data_reg_141(\mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[14]~q ),
	.in_data_reg_15(\mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[15]~q ),
	.in_data_reg_151(\mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[15]~q ),
	.in_data_reg_16(\mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[16]~q ),
	.in_data_reg_161(\mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[16]~q ),
	.in_data_reg_17(\mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[17]~q ),
	.in_data_reg_171(\mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[17]~q ),
	.in_data_reg_18(\mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[18]~q ),
	.in_data_reg_181(\mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[18]~q ),
	.in_data_reg_19(\mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[19]~q ),
	.in_data_reg_191(\mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[19]~q ),
	.in_data_reg_20(\mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[20]~q ),
	.in_data_reg_201(\mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[20]~q ),
	.in_data_reg_211(\mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[21]~q ),
	.in_data_reg_212(\mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[21]~q ),
	.in_data_reg_22(\mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[22]~q ),
	.in_data_reg_221(\mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[22]~q ),
	.in_data_reg_23(\mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[23]~q ),
	.in_data_reg_231(\mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[23]~q ),
	.in_data_reg_24(\mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[24]~q ),
	.in_data_reg_241(\mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[24]~q ),
	.in_data_reg_25(\mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[25]~q ),
	.in_data_reg_251(\mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[25]~q ),
	.in_data_reg_26(\mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[26]~q ),
	.in_data_reg_261(\mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[26]~q ),
	.in_data_reg_27(\mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[27]~q ),
	.in_data_reg_271(\mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[27]~q ),
	.in_data_reg_28(\mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[28]~q ),
	.in_data_reg_281(\mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[28]~q ),
	.in_data_reg_29(\mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[29]~q ),
	.in_data_reg_291(\mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[29]~q ),
	.in_data_reg_30(\mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[30]~q ),
	.in_data_reg_301(\mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[30]~q ),
	.in_data_reg_311(\mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[31]~q ),
	.in_data_reg_312(\mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[31]~q ),
	.in_data_reg_32(\mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[32]~q ),
	.in_data_reg_321(\mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[32]~q ),
	.in_data_reg_33(\mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[33]~q ),
	.in_data_reg_331(\mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[33]~q ),
	.in_data_reg_34(\mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[34]~q ),
	.in_data_reg_341(\mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[34]~q ),
	.in_data_reg_35(\mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[35]~q ),
	.in_data_reg_351(\mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[35]~q ),
	.in_data_reg_36(\mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[36]~q ),
	.in_data_reg_361(\mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[36]~q ),
	.in_data_reg_37(\mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[37]~q ),
	.in_data_reg_371(\mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[37]~q ),
	.in_data_reg_38(\mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[38]~q ),
	.in_data_reg_381(\mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[38]~q ),
	.in_data_reg_39(\mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[39]~q ),
	.in_data_reg_391(\mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[39]~q ),
	.in_data_reg_40(\mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[40]~q ),
	.in_data_reg_401(\mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[40]~q ),
	.in_data_reg_411(\mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[41]~q ),
	.in_data_reg_412(\mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[41]~q ),
	.in_data_reg_42(\mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[42]~q ),
	.in_data_reg_421(\mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[42]~q ),
	.in_data_reg_43(\mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[43]~q ),
	.in_data_reg_431(\mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[43]~q ),
	.in_data_reg_44(\mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[44]~q ),
	.in_data_reg_441(\mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[44]~q ),
	.in_data_reg_45(\mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[45]~q ),
	.in_data_reg_451(\mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[45]~q ),
	.in_data_reg_46(\mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[46]~q ),
	.in_data_reg_461(\mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[46]~q ),
	.in_data_reg_47(\mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[47]~q ),
	.in_data_reg_471(\mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[47]~q ),
	.in_data_reg_48(\mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[48]~q ),
	.in_data_reg_481(\mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[48]~q ),
	.in_data_reg_49(\mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[49]~q ),
	.in_data_reg_491(\mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[49]~q ),
	.in_data_reg_50(\mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[50]~q ),
	.in_data_reg_501(\mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[50]~q ),
	.in_data_reg_511(\mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[51]~q ),
	.in_data_reg_512(\mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[51]~q ),
	.in_data_reg_52(\mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[52]~q ),
	.in_data_reg_521(\mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[52]~q ),
	.in_data_reg_53(\mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[53]~q ),
	.in_data_reg_531(\mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[53]~q ),
	.in_data_reg_54(\mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[54]~q ),
	.in_data_reg_541(\mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[54]~q ),
	.in_data_reg_55(\mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[55]~q ),
	.in_data_reg_551(\mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[55]~q ),
	.in_data_reg_56(\mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[56]~q ),
	.in_data_reg_561(\mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[56]~q ),
	.in_data_reg_57(\mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[57]~q ),
	.in_data_reg_571(\mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[57]~q ),
	.in_data_reg_58(\mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[58]~q ),
	.in_data_reg_581(\mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[58]~q ),
	.in_data_reg_59(\mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[59]~q ),
	.in_data_reg_591(\mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[59]~q ),
	.in_data_reg_60(\mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[60]~q ),
	.in_data_reg_601(\mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[60]~q ),
	.in_data_reg_611(\mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[61]~q ),
	.in_data_reg_612(\mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[61]~q ),
	.in_data_reg_62(\mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[62]~q ),
	.in_data_reg_621(\mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[62]~q ),
	.in_data_reg_63(\mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[63]~q ),
	.in_data_reg_631(\mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[63]~q ),
	.data1_9(\axi_bridge_0|aw_channel_pipeline|data1[9]~q ),
	.data1_91(\axi_bridge_0|ar_channel_pipeline|data1[9]~q ),
	.data1_82(\axi_bridge_0|ar_channel_pipeline|data1[8]~q ),
	.data1_53(\axi_bridge_0|ar_channel_pipeline|data1[53]~q ),
	.data1_531(\axi_bridge_0|aw_channel_pipeline|data1[53]~q ),
	.data1_54(\axi_bridge_0|ar_channel_pipeline|data1[54]~q ),
	.data1_541(\axi_bridge_0|aw_channel_pipeline|data1[54]~q ),
	.data1_92(\axi_bridge_0|w_channel_pipeline|data1[9]~q ),
	.data1_241(\axi_bridge_0|ar_channel_pipeline|data1[24]~q ),
	.data1_251(\axi_bridge_0|ar_channel_pipeline|data1[25]~q ),
	.data1_261(\axi_bridge_0|ar_channel_pipeline|data1[26]~q ),
	.data1_271(\axi_bridge_0|ar_channel_pipeline|data1[27]~q ),
	.data1_281(\axi_bridge_0|ar_channel_pipeline|data1[28]~q ),
	.data1_291(\axi_bridge_0|ar_channel_pipeline|data1[29]~q ),
	.data1_301(\axi_bridge_0|ar_channel_pipeline|data1[30]~q ),
	.data1_311(\axi_bridge_0|ar_channel_pipeline|data1[31]~q ),
	.data1_321(\axi_bridge_0|ar_channel_pipeline|data1[32]~q ),
	.data1_102(\axi_bridge_0|w_channel_pipeline|data1[10]~q ),
	.data1_112(\axi_bridge_0|w_channel_pipeline|data1[11]~q ),
	.data1_122(\axi_bridge_0|w_channel_pipeline|data1[12]~q ),
	.data1_132(\axi_bridge_0|w_channel_pipeline|data1[13]~q ),
	.data1_142(\axi_bridge_0|w_channel_pipeline|data1[14]~q ),
	.data1_152(\axi_bridge_0|w_channel_pipeline|data1[15]~q ),
	.data1_162(\axi_bridge_0|w_channel_pipeline|data1[16]~q ),
	.data1_172(\axi_bridge_0|w_channel_pipeline|data1[17]~q ),
	.data1_182(\axi_bridge_0|w_channel_pipeline|data1[18]~q ),
	.data1_192(\axi_bridge_0|w_channel_pipeline|data1[19]~q ),
	.data1_202(\axi_bridge_0|w_channel_pipeline|data1[20]~q ),
	.data1_212(\axi_bridge_0|w_channel_pipeline|data1[21]~q ),
	.data1_222(\axi_bridge_0|w_channel_pipeline|data1[22]~q ),
	.data1_232(\axi_bridge_0|w_channel_pipeline|data1[23]~q ),
	.data1_242(\axi_bridge_0|w_channel_pipeline|data1[24]~q ),
	.data1_252(\axi_bridge_0|w_channel_pipeline|data1[25]~q ),
	.data1_262(\axi_bridge_0|w_channel_pipeline|data1[26]~q ),
	.data1_272(\axi_bridge_0|w_channel_pipeline|data1[27]~q ),
	.data1_282(\axi_bridge_0|w_channel_pipeline|data1[28]~q ),
	.data1_292(\axi_bridge_0|w_channel_pipeline|data1[29]~q ),
	.data1_302(\axi_bridge_0|w_channel_pipeline|data1[30]~q ),
	.data1_312(\axi_bridge_0|w_channel_pipeline|data1[31]~q ),
	.data1_322(\axi_bridge_0|w_channel_pipeline|data1[32]~q ),
	.data1_332(\axi_bridge_0|w_channel_pipeline|data1[33]~q ),
	.data1_342(\axi_bridge_0|w_channel_pipeline|data1[34]~q ),
	.data1_352(\axi_bridge_0|w_channel_pipeline|data1[35]~q ),
	.data1_362(\axi_bridge_0|w_channel_pipeline|data1[36]~q ),
	.data1_37(\axi_bridge_0|w_channel_pipeline|data1[37]~q ),
	.data1_38(\axi_bridge_0|w_channel_pipeline|data1[38]~q ),
	.data1_39(\axi_bridge_0|w_channel_pipeline|data1[39]~q ),
	.data1_40(\axi_bridge_0|w_channel_pipeline|data1[40]~q ),
	.data1_41(\axi_bridge_0|w_channel_pipeline|data1[41]~q ),
	.data1_42(\axi_bridge_0|w_channel_pipeline|data1[42]~q ),
	.data1_43(\axi_bridge_0|w_channel_pipeline|data1[43]~q ),
	.data1_44(\axi_bridge_0|w_channel_pipeline|data1[44]~q ),
	.data1_45(\axi_bridge_0|w_channel_pipeline|data1[45]~q ),
	.data1_46(\axi_bridge_0|w_channel_pipeline|data1[46]~q ),
	.data1_47(\axi_bridge_0|w_channel_pipeline|data1[47]~q ),
	.data1_48(\axi_bridge_0|w_channel_pipeline|data1[48]~q ),
	.data1_49(\axi_bridge_0|w_channel_pipeline|data1[49]~q ),
	.data1_50(\axi_bridge_0|w_channel_pipeline|data1[50]~q ),
	.data1_51(\axi_bridge_0|w_channel_pipeline|data1[51]~q ),
	.data1_52(\axi_bridge_0|w_channel_pipeline|data1[52]~q ),
	.data1_532(\axi_bridge_0|w_channel_pipeline|data1[53]~q ),
	.data1_542(\axi_bridge_0|w_channel_pipeline|data1[54]~q ),
	.data1_55(\axi_bridge_0|w_channel_pipeline|data1[55]~q ),
	.data1_56(\axi_bridge_0|w_channel_pipeline|data1[56]~q ),
	.data1_57(\axi_bridge_0|w_channel_pipeline|data1[57]~q ),
	.data1_58(\axi_bridge_0|w_channel_pipeline|data1[58]~q ),
	.data1_59(\axi_bridge_0|w_channel_pipeline|data1[59]~q ),
	.data1_60(\axi_bridge_0|w_channel_pipeline|data1[60]~q ),
	.data1_61(\axi_bridge_0|w_channel_pipeline|data1[61]~q ),
	.data1_62(\axi_bridge_0|w_channel_pipeline|data1[62]~q ),
	.data1_63(\axi_bridge_0|w_channel_pipeline|data1[63]~q ),
	.data1_64(\axi_bridge_0|w_channel_pipeline|data1[64]~q ),
	.data1_65(\axi_bridge_0|w_channel_pipeline|data1[65]~q ),
	.data1_66(\axi_bridge_0|w_channel_pipeline|data1[66]~q ),
	.data1_67(\axi_bridge_0|w_channel_pipeline|data1[67]~q ),
	.data1_68(\axi_bridge_0|w_channel_pipeline|data1[68]~q ),
	.data1_69(\axi_bridge_0|w_channel_pipeline|data1[69]~q ),
	.data1_70(\axi_bridge_0|w_channel_pipeline|data1[70]~q ),
	.data1_71(\axi_bridge_0|w_channel_pipeline|data1[71]~q ),
	.data1_72(\axi_bridge_0|w_channel_pipeline|data1[72]~q ),
	.source0_data_71(\mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[71]~31_combout ),
	.source0_data_67(\mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[67]~32_combout ),
	.source0_data_671(\mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[67]~31_combout ),
	.source0_data_711(\mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[71]~32_combout ),
	.clk_clk(\clk_clk~input_o ));

cycloneiv_cycloneiv_intel_onchip_ssram_drw intel_onchip_ssram_drw(
	.q_a_0(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[0] ),
	.q_b_0(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[0] ),
	.q_a_1(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[1] ),
	.q_b_1(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[1] ),
	.q_a_2(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[2] ),
	.q_b_2(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[2] ),
	.q_a_3(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[3] ),
	.q_b_3(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[3] ),
	.q_a_4(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[4] ),
	.q_b_4(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[4] ),
	.q_a_5(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[5] ),
	.q_b_5(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[5] ),
	.q_a_6(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[6] ),
	.q_b_6(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[6] ),
	.q_a_7(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[7] ),
	.q_b_7(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[7] ),
	.q_a_8(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[8] ),
	.q_b_8(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[8] ),
	.q_a_9(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[9] ),
	.q_b_9(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[9] ),
	.q_a_10(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[10] ),
	.q_b_10(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[10] ),
	.q_a_11(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[11] ),
	.q_b_11(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[11] ),
	.q_a_12(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[12] ),
	.q_b_12(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[12] ),
	.q_a_13(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[13] ),
	.q_b_13(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[13] ),
	.q_a_14(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[14] ),
	.q_b_14(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[14] ),
	.q_a_15(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[15] ),
	.q_b_15(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[15] ),
	.q_a_16(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[16] ),
	.q_b_16(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[16] ),
	.q_a_17(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[17] ),
	.q_b_17(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[17] ),
	.q_a_18(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[18] ),
	.q_b_18(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[18] ),
	.q_a_19(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[19] ),
	.q_b_19(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[19] ),
	.q_a_20(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[20] ),
	.q_b_20(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[20] ),
	.q_a_21(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[21] ),
	.q_b_21(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[21] ),
	.q_a_22(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[22] ),
	.q_b_22(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[22] ),
	.q_a_23(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[23] ),
	.q_b_23(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[23] ),
	.q_a_24(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[24] ),
	.q_b_24(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[24] ),
	.q_a_25(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[25] ),
	.q_b_25(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[25] ),
	.q_a_26(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[26] ),
	.q_b_26(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[26] ),
	.q_a_27(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[27] ),
	.q_b_27(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[27] ),
	.q_a_28(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[28] ),
	.q_b_28(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[28] ),
	.q_a_29(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[29] ),
	.q_b_29(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[29] ),
	.q_a_30(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[30] ),
	.q_b_30(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[30] ),
	.q_a_31(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[31] ),
	.q_b_31(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[31] ),
	.q_a_32(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[32] ),
	.q_b_32(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[32] ),
	.q_a_33(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[33] ),
	.q_b_33(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[33] ),
	.q_a_34(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[34] ),
	.q_b_34(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[34] ),
	.q_a_35(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[35] ),
	.q_b_35(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[35] ),
	.q_a_36(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[36] ),
	.q_b_36(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[36] ),
	.q_a_37(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[37] ),
	.q_b_37(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[37] ),
	.q_a_38(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[38] ),
	.q_b_38(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[38] ),
	.q_a_39(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[39] ),
	.q_b_39(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[39] ),
	.q_a_40(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[40] ),
	.q_b_40(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[40] ),
	.q_a_41(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[41] ),
	.q_b_41(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[41] ),
	.q_a_42(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[42] ),
	.q_b_42(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[42] ),
	.q_a_43(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[43] ),
	.q_b_43(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[43] ),
	.q_a_44(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[44] ),
	.q_b_44(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[44] ),
	.q_a_45(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[45] ),
	.q_b_45(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[45] ),
	.q_a_46(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[46] ),
	.q_b_46(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[46] ),
	.q_a_47(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[47] ),
	.q_b_47(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[47] ),
	.q_a_48(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[48] ),
	.q_b_48(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[48] ),
	.q_a_49(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[49] ),
	.q_b_49(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[49] ),
	.q_a_50(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[50] ),
	.q_b_50(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[50] ),
	.q_a_51(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[51] ),
	.q_b_51(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[51] ),
	.q_a_52(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[52] ),
	.q_b_52(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[52] ),
	.q_a_53(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[53] ),
	.q_b_53(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[53] ),
	.q_a_54(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[54] ),
	.q_b_54(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[54] ),
	.q_a_55(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[55] ),
	.q_b_55(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[55] ),
	.q_a_56(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[56] ),
	.q_b_56(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[56] ),
	.q_a_57(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[57] ),
	.q_b_57(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[57] ),
	.q_a_58(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[58] ),
	.q_b_58(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[58] ),
	.q_a_59(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[59] ),
	.q_b_59(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[59] ),
	.q_a_60(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[60] ),
	.q_b_60(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[60] ),
	.q_a_61(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[61] ),
	.q_b_61(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[61] ),
	.q_a_62(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[62] ),
	.q_b_62(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[62] ),
	.q_a_63(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_a[63] ),
	.q_b_63(\intel_onchip_ssram_drw|the_altsyncram|auto_generated|q_b[63] ),
	.source0_data_65(\mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[65]~13_combout ),
	.source0_data_70(\mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[70]~17_combout ),
	.source0_data_69(\mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[69]~19_combout ),
	.source0_data_68(\mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[68]~21_combout ),
	.source0_data_66(\mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[66]~22_combout ),
	.source0_data_64(\mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[64]~23_combout ),
	.source0_data_691(\mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[69]~14_combout ),
	.source0_data_701(\mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[70]~16_combout ),
	.source0_data_641(\mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[64]~18_combout ),
	.source0_data_651(\mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[65]~20_combout ),
	.source0_data_681(\mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[68]~22_combout ),
	.source0_data_661(\mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[66]~23_combout ),
	.m0_write(\mm_interconnect_0|intel_onchip_ssram_drw_s1_agent|m0_write~1_combout ),
	.m0_write1(\mm_interconnect_0|intel_onchip_ssram_drw_s2_agent|m0_write~1_combout ),
	.r_early_rst(\rst_controller|r_early_rst~q ),
	.in_data_reg_0(\mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0]~q ),
	.int_nxt_addr_reg_dly_3(\mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3]~q ),
	.int_nxt_addr_reg_dly_4(\mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[4]~q ),
	.int_nxt_addr_reg_dly_5(\mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[5]~q ),
	.int_nxt_addr_reg_dly_6(\mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[6]~q ),
	.int_nxt_addr_reg_dly_7(\mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[7]~q ),
	.int_nxt_addr_reg_dly_8(\mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[8]~q ),
	.int_nxt_addr_reg_dly_9(\mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[9]~q ),
	.int_nxt_addr_reg_dly_10(\mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[10]~q ),
	.int_nxt_addr_reg_dly_11(\mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[11]~q ),
	.in_data_reg_01(\mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0]~q ),
	.int_nxt_addr_reg_dly_31(\mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3]~q ),
	.int_nxt_addr_reg_dly_41(\mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[4]~q ),
	.int_nxt_addr_reg_dly_51(\mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[5]~q ),
	.int_nxt_addr_reg_dly_61(\mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[6]~q ),
	.int_nxt_addr_reg_dly_71(\mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[7]~q ),
	.int_nxt_addr_reg_dly_81(\mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[8]~q ),
	.int_nxt_addr_reg_dly_91(\mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[9]~q ),
	.int_nxt_addr_reg_dly_101(\mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[10]~q ),
	.int_nxt_addr_reg_dly_111(\mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[11]~q ),
	.in_data_reg_1(\mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[1]~q ),
	.in_data_reg_11(\mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[1]~q ),
	.in_data_reg_2(\mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[2]~q ),
	.in_data_reg_21(\mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[2]~q ),
	.in_data_reg_3(\mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[3]~q ),
	.in_data_reg_31(\mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[3]~q ),
	.in_data_reg_4(\mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[4]~q ),
	.in_data_reg_41(\mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[4]~q ),
	.in_data_reg_5(\mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[5]~q ),
	.in_data_reg_51(\mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[5]~q ),
	.in_data_reg_6(\mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[6]~q ),
	.in_data_reg_61(\mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[6]~q ),
	.in_data_reg_7(\mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[7]~q ),
	.in_data_reg_71(\mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[7]~q ),
	.in_data_reg_8(\mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[8]~q ),
	.in_data_reg_81(\mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[8]~q ),
	.in_data_reg_9(\mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[9]~q ),
	.in_data_reg_91(\mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[9]~q ),
	.in_data_reg_10(\mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[10]~q ),
	.in_data_reg_101(\mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[10]~q ),
	.in_data_reg_111(\mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[11]~q ),
	.in_data_reg_112(\mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[11]~q ),
	.in_data_reg_12(\mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[12]~q ),
	.in_data_reg_121(\mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[12]~q ),
	.in_data_reg_13(\mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[13]~q ),
	.in_data_reg_131(\mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[13]~q ),
	.in_data_reg_14(\mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[14]~q ),
	.in_data_reg_141(\mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[14]~q ),
	.in_data_reg_15(\mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[15]~q ),
	.in_data_reg_151(\mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[15]~q ),
	.in_data_reg_16(\mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[16]~q ),
	.in_data_reg_161(\mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[16]~q ),
	.in_data_reg_17(\mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[17]~q ),
	.in_data_reg_171(\mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[17]~q ),
	.in_data_reg_18(\mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[18]~q ),
	.in_data_reg_181(\mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[18]~q ),
	.in_data_reg_19(\mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[19]~q ),
	.in_data_reg_191(\mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[19]~q ),
	.in_data_reg_20(\mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[20]~q ),
	.in_data_reg_201(\mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[20]~q ),
	.in_data_reg_211(\mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[21]~q ),
	.in_data_reg_212(\mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[21]~q ),
	.in_data_reg_22(\mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[22]~q ),
	.in_data_reg_221(\mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[22]~q ),
	.in_data_reg_23(\mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[23]~q ),
	.in_data_reg_231(\mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[23]~q ),
	.in_data_reg_24(\mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[24]~q ),
	.in_data_reg_241(\mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[24]~q ),
	.in_data_reg_25(\mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[25]~q ),
	.in_data_reg_251(\mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[25]~q ),
	.in_data_reg_26(\mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[26]~q ),
	.in_data_reg_261(\mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[26]~q ),
	.in_data_reg_27(\mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[27]~q ),
	.in_data_reg_271(\mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[27]~q ),
	.in_data_reg_28(\mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[28]~q ),
	.in_data_reg_281(\mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[28]~q ),
	.in_data_reg_29(\mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[29]~q ),
	.in_data_reg_291(\mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[29]~q ),
	.in_data_reg_30(\mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[30]~q ),
	.in_data_reg_301(\mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[30]~q ),
	.in_data_reg_311(\mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[31]~q ),
	.in_data_reg_312(\mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[31]~q ),
	.in_data_reg_32(\mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[32]~q ),
	.in_data_reg_321(\mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[32]~q ),
	.in_data_reg_33(\mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[33]~q ),
	.in_data_reg_331(\mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[33]~q ),
	.in_data_reg_34(\mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[34]~q ),
	.in_data_reg_341(\mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[34]~q ),
	.in_data_reg_35(\mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[35]~q ),
	.in_data_reg_351(\mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[35]~q ),
	.in_data_reg_36(\mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[36]~q ),
	.in_data_reg_361(\mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[36]~q ),
	.in_data_reg_37(\mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[37]~q ),
	.in_data_reg_371(\mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[37]~q ),
	.in_data_reg_38(\mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[38]~q ),
	.in_data_reg_381(\mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[38]~q ),
	.in_data_reg_39(\mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[39]~q ),
	.in_data_reg_391(\mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[39]~q ),
	.in_data_reg_40(\mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[40]~q ),
	.in_data_reg_401(\mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[40]~q ),
	.in_data_reg_411(\mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[41]~q ),
	.in_data_reg_412(\mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[41]~q ),
	.in_data_reg_42(\mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[42]~q ),
	.in_data_reg_421(\mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[42]~q ),
	.in_data_reg_43(\mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[43]~q ),
	.in_data_reg_431(\mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[43]~q ),
	.in_data_reg_44(\mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[44]~q ),
	.in_data_reg_441(\mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[44]~q ),
	.in_data_reg_45(\mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[45]~q ),
	.in_data_reg_451(\mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[45]~q ),
	.in_data_reg_46(\mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[46]~q ),
	.in_data_reg_461(\mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[46]~q ),
	.in_data_reg_47(\mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[47]~q ),
	.in_data_reg_471(\mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[47]~q ),
	.in_data_reg_48(\mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[48]~q ),
	.in_data_reg_481(\mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[48]~q ),
	.in_data_reg_49(\mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[49]~q ),
	.in_data_reg_491(\mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[49]~q ),
	.in_data_reg_50(\mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[50]~q ),
	.in_data_reg_501(\mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[50]~q ),
	.in_data_reg_511(\mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[51]~q ),
	.in_data_reg_512(\mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[51]~q ),
	.in_data_reg_52(\mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[52]~q ),
	.in_data_reg_521(\mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[52]~q ),
	.in_data_reg_53(\mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[53]~q ),
	.in_data_reg_531(\mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[53]~q ),
	.in_data_reg_54(\mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[54]~q ),
	.in_data_reg_541(\mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[54]~q ),
	.in_data_reg_55(\mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[55]~q ),
	.in_data_reg_551(\mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[55]~q ),
	.in_data_reg_56(\mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[56]~q ),
	.in_data_reg_561(\mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[56]~q ),
	.in_data_reg_57(\mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[57]~q ),
	.in_data_reg_571(\mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[57]~q ),
	.in_data_reg_58(\mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[58]~q ),
	.in_data_reg_581(\mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[58]~q ),
	.in_data_reg_59(\mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[59]~q ),
	.in_data_reg_591(\mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[59]~q ),
	.in_data_reg_60(\mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[60]~q ),
	.in_data_reg_601(\mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[60]~q ),
	.in_data_reg_611(\mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[61]~q ),
	.in_data_reg_612(\mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[61]~q ),
	.in_data_reg_62(\mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[62]~q ),
	.in_data_reg_621(\mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[62]~q ),
	.in_data_reg_63(\mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[63]~q ),
	.in_data_reg_631(\mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[63]~q ),
	.source0_data_71(\mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[71]~31_combout ),
	.source0_data_67(\mm_interconnect_0|intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[67]~32_combout ),
	.source0_data_671(\mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[67]~31_combout ),
	.source0_data_711(\mm_interconnect_0|intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[71]~32_combout ),
	.clk_clk(\clk_clk~input_o ));

cycloneiv_altera_axi_bridge axi_bridge_0(
	.full0(\axi_bridge_0|aw_channel_pipeline|full0~q ),
	.full01(\axi_bridge_0|w_channel_pipeline|full0~q ),
	.data1_2(\axi_bridge_0|b_channel_pipeline|data1[2]~q ),
	.data1_3(\axi_bridge_0|b_channel_pipeline|data1[3]~q ),
	.full1(\axi_bridge_0|b_channel_pipeline|full1~q ),
	.full02(\axi_bridge_0|ar_channel_pipeline|full0~q ),
	.data1_67(\axi_bridge_0|r_channel_pipeline|data1[67]~q ),
	.data1_68(\axi_bridge_0|r_channel_pipeline|data1[68]~q ),
	.data1_31(\axi_bridge_0|r_channel_pipeline|data1[3]~q ),
	.data1_4(\axi_bridge_0|r_channel_pipeline|data1[4]~q ),
	.data1_5(\axi_bridge_0|r_channel_pipeline|data1[5]~q ),
	.data1_6(\axi_bridge_0|r_channel_pipeline|data1[6]~q ),
	.data1_7(\axi_bridge_0|r_channel_pipeline|data1[7]~q ),
	.data1_8(\axi_bridge_0|r_channel_pipeline|data1[8]~q ),
	.data1_9(\axi_bridge_0|r_channel_pipeline|data1[9]~q ),
	.data1_10(\axi_bridge_0|r_channel_pipeline|data1[10]~q ),
	.data1_11(\axi_bridge_0|r_channel_pipeline|data1[11]~q ),
	.data1_12(\axi_bridge_0|r_channel_pipeline|data1[12]~q ),
	.data1_13(\axi_bridge_0|r_channel_pipeline|data1[13]~q ),
	.data1_14(\axi_bridge_0|r_channel_pipeline|data1[14]~q ),
	.data1_15(\axi_bridge_0|r_channel_pipeline|data1[15]~q ),
	.data1_16(\axi_bridge_0|r_channel_pipeline|data1[16]~q ),
	.data1_17(\axi_bridge_0|r_channel_pipeline|data1[17]~q ),
	.data1_18(\axi_bridge_0|r_channel_pipeline|data1[18]~q ),
	.data1_19(\axi_bridge_0|r_channel_pipeline|data1[19]~q ),
	.data1_20(\axi_bridge_0|r_channel_pipeline|data1[20]~q ),
	.data1_21(\axi_bridge_0|r_channel_pipeline|data1[21]~q ),
	.data1_22(\axi_bridge_0|r_channel_pipeline|data1[22]~q ),
	.data1_23(\axi_bridge_0|r_channel_pipeline|data1[23]~q ),
	.data1_24(\axi_bridge_0|r_channel_pipeline|data1[24]~q ),
	.data1_25(\axi_bridge_0|r_channel_pipeline|data1[25]~q ),
	.data1_26(\axi_bridge_0|r_channel_pipeline|data1[26]~q ),
	.data1_27(\axi_bridge_0|r_channel_pipeline|data1[27]~q ),
	.data1_28(\axi_bridge_0|r_channel_pipeline|data1[28]~q ),
	.data1_29(\axi_bridge_0|r_channel_pipeline|data1[29]~q ),
	.data1_30(\axi_bridge_0|r_channel_pipeline|data1[30]~q ),
	.data1_311(\axi_bridge_0|r_channel_pipeline|data1[31]~q ),
	.data1_32(\axi_bridge_0|r_channel_pipeline|data1[32]~q ),
	.data1_33(\axi_bridge_0|r_channel_pipeline|data1[33]~q ),
	.data1_34(\axi_bridge_0|r_channel_pipeline|data1[34]~q ),
	.data1_35(\axi_bridge_0|r_channel_pipeline|data1[35]~q ),
	.data1_36(\axi_bridge_0|r_channel_pipeline|data1[36]~q ),
	.data1_37(\axi_bridge_0|r_channel_pipeline|data1[37]~q ),
	.data1_38(\axi_bridge_0|r_channel_pipeline|data1[38]~q ),
	.data1_39(\axi_bridge_0|r_channel_pipeline|data1[39]~q ),
	.data1_40(\axi_bridge_0|r_channel_pipeline|data1[40]~q ),
	.data1_41(\axi_bridge_0|r_channel_pipeline|data1[41]~q ),
	.data1_42(\axi_bridge_0|r_channel_pipeline|data1[42]~q ),
	.data1_43(\axi_bridge_0|r_channel_pipeline|data1[43]~q ),
	.data1_44(\axi_bridge_0|r_channel_pipeline|data1[44]~q ),
	.data1_45(\axi_bridge_0|r_channel_pipeline|data1[45]~q ),
	.data1_46(\axi_bridge_0|r_channel_pipeline|data1[46]~q ),
	.data1_47(\axi_bridge_0|r_channel_pipeline|data1[47]~q ),
	.data1_48(\axi_bridge_0|r_channel_pipeline|data1[48]~q ),
	.data1_49(\axi_bridge_0|r_channel_pipeline|data1[49]~q ),
	.data1_50(\axi_bridge_0|r_channel_pipeline|data1[50]~q ),
	.data1_51(\axi_bridge_0|r_channel_pipeline|data1[51]~q ),
	.data1_52(\axi_bridge_0|r_channel_pipeline|data1[52]~q ),
	.data1_53(\axi_bridge_0|r_channel_pipeline|data1[53]~q ),
	.data1_54(\axi_bridge_0|r_channel_pipeline|data1[54]~q ),
	.data1_55(\axi_bridge_0|r_channel_pipeline|data1[55]~q ),
	.data1_56(\axi_bridge_0|r_channel_pipeline|data1[56]~q ),
	.data1_57(\axi_bridge_0|r_channel_pipeline|data1[57]~q ),
	.data1_58(\axi_bridge_0|r_channel_pipeline|data1[58]~q ),
	.data1_59(\axi_bridge_0|r_channel_pipeline|data1[59]~q ),
	.data1_60(\axi_bridge_0|r_channel_pipeline|data1[60]~q ),
	.data1_61(\axi_bridge_0|r_channel_pipeline|data1[61]~q ),
	.data1_62(\axi_bridge_0|r_channel_pipeline|data1[62]~q ),
	.data1_63(\axi_bridge_0|r_channel_pipeline|data1[63]~q ),
	.data1_64(\axi_bridge_0|r_channel_pipeline|data1[64]~q ),
	.data1_65(\axi_bridge_0|r_channel_pipeline|data1[65]~q ),
	.data1_66(\axi_bridge_0|r_channel_pipeline|data1[66]~q ),
	.data1_0(\axi_bridge_0|r_channel_pipeline|data1[0]~q ),
	.full11(\axi_bridge_0|r_channel_pipeline|full1~q ),
	.full12(\axi_bridge_0|aw_channel_pipeline|full1~q ),
	.data1_01(\axi_bridge_0|w_channel_pipeline|data1[0]~q ),
	.data1_361(\axi_bridge_0|aw_channel_pipeline|data1[36]~q ),
	.data1_351(\axi_bridge_0|aw_channel_pipeline|data1[35]~q ),
	.data1_341(\axi_bridge_0|aw_channel_pipeline|data1[34]~q ),
	.data1_331(\axi_bridge_0|aw_channel_pipeline|data1[33]~q ),
	.Equal1(\mm_interconnect_0|router|Equal1~0_combout ),
	.WideOr0(\mm_interconnect_0|cmd_demux|WideOr0~1_combout ),
	.full13(\axi_bridge_0|w_channel_pipeline|full1~q ),
	.last_dest_id_0(\mm_interconnect_0|axi_bridge_0_m0_wr_limiter|last_dest_id[0]~q ),
	.has_pending_responses(\mm_interconnect_0|axi_bridge_0_m0_wr_limiter|has_pending_responses~q ),
	.wready(\mm_interconnect_0|axi_bridge_0_m0_agent|wready~0_combout ),
	.nonposted_cmd_accepted(\mm_interconnect_0|axi_bridge_0_m0_wr_limiter|nonposted_cmd_accepted~combout ),
	.r_sync_rst(\rst_controller|r_sync_rst~q ),
	.awready(\mm_interconnect_0|axi_bridge_0_m0_agent|awready~0_combout ),
	.src0_valid(\mm_interconnect_0|rsp_demux_001|src0_valid~combout ),
	.src0_valid1(\mm_interconnect_0|rsp_demux|src0_valid~combout ),
	.src_data_144(\mm_interconnect_0|rsp_mux|src_data[144]~combout ),
	.full03(\axi_bridge_0|b_channel_pipeline|full0~q ),
	.src_data_145(\mm_interconnect_0|rsp_mux|src_data[145]~combout ),
	.full14(\axi_bridge_0|ar_channel_pipeline|full1~q ),
	.data1_362(\axi_bridge_0|ar_channel_pipeline|data1[36]~q ),
	.data1_352(\axi_bridge_0|ar_channel_pipeline|data1[35]~q ),
	.data1_342(\axi_bridge_0|ar_channel_pipeline|data1[34]~q ),
	.data1_332(\axi_bridge_0|ar_channel_pipeline|data1[33]~q ),
	.WideOr01(\mm_interconnect_0|cmd_demux_001|WideOr0~1_combout ),
	.cmd_sink_ready(\mm_interconnect_0|axi_bridge_0_m0_rd_limiter|cmd_sink_ready~0_combout ),
	.src1_valid(\mm_interconnect_0|rsp_demux_001|src1_valid~0_combout ),
	.src1_valid1(\mm_interconnect_0|rsp_demux|src1_valid~0_combout ),
	.src_data_1441(\mm_interconnect_0|rsp_mux_001|src_data[144]~combout ),
	.full04(\axi_bridge_0|r_channel_pipeline|full0~q ),
	.src_data_1451(\mm_interconnect_0|rsp_mux_001|src_data[145]~combout ),
	.src_data_0(\mm_interconnect_0|rsp_mux_001|src_data[0]~2_combout ),
	.src_data_1(\mm_interconnect_0|rsp_mux_001|src_data[1]~5_combout ),
	.src_data_2(\mm_interconnect_0|rsp_mux_001|src_data[2]~8_combout ),
	.src_data_3(\mm_interconnect_0|rsp_mux_001|src_data[3]~11_combout ),
	.src_data_4(\mm_interconnect_0|rsp_mux_001|src_data[4]~14_combout ),
	.src_data_5(\mm_interconnect_0|rsp_mux_001|src_data[5]~17_combout ),
	.src_data_6(\mm_interconnect_0|rsp_mux_001|src_data[6]~20_combout ),
	.src_data_7(\mm_interconnect_0|rsp_mux_001|src_data[7]~23_combout ),
	.src_data_8(\mm_interconnect_0|rsp_mux_001|src_data[8]~26_combout ),
	.src_data_9(\mm_interconnect_0|rsp_mux_001|src_data[9]~29_combout ),
	.src_data_10(\mm_interconnect_0|rsp_mux_001|src_data[10]~32_combout ),
	.src_data_11(\mm_interconnect_0|rsp_mux_001|src_data[11]~35_combout ),
	.src_data_12(\mm_interconnect_0|rsp_mux_001|src_data[12]~38_combout ),
	.src_data_13(\mm_interconnect_0|rsp_mux_001|src_data[13]~41_combout ),
	.src_data_14(\mm_interconnect_0|rsp_mux_001|src_data[14]~44_combout ),
	.src_data_15(\mm_interconnect_0|rsp_mux_001|src_data[15]~47_combout ),
	.src_data_16(\mm_interconnect_0|rsp_mux_001|src_data[16]~50_combout ),
	.src_data_17(\mm_interconnect_0|rsp_mux_001|src_data[17]~53_combout ),
	.src_data_18(\mm_interconnect_0|rsp_mux_001|src_data[18]~56_combout ),
	.src_data_19(\mm_interconnect_0|rsp_mux_001|src_data[19]~59_combout ),
	.src_data_20(\mm_interconnect_0|rsp_mux_001|src_data[20]~62_combout ),
	.src_data_21(\mm_interconnect_0|rsp_mux_001|src_data[21]~65_combout ),
	.src_data_22(\mm_interconnect_0|rsp_mux_001|src_data[22]~68_combout ),
	.src_data_23(\mm_interconnect_0|rsp_mux_001|src_data[23]~71_combout ),
	.src_data_24(\mm_interconnect_0|rsp_mux_001|src_data[24]~74_combout ),
	.src_data_25(\mm_interconnect_0|rsp_mux_001|src_data[25]~77_combout ),
	.src_data_26(\mm_interconnect_0|rsp_mux_001|src_data[26]~80_combout ),
	.src_data_27(\mm_interconnect_0|rsp_mux_001|src_data[27]~83_combout ),
	.src_data_28(\mm_interconnect_0|rsp_mux_001|src_data[28]~86_combout ),
	.src_data_29(\mm_interconnect_0|rsp_mux_001|src_data[29]~89_combout ),
	.src_data_30(\mm_interconnect_0|rsp_mux_001|src_data[30]~92_combout ),
	.src_data_31(\mm_interconnect_0|rsp_mux_001|src_data[31]~95_combout ),
	.src_data_32(\mm_interconnect_0|rsp_mux_001|src_data[32]~98_combout ),
	.src_data_33(\mm_interconnect_0|rsp_mux_001|src_data[33]~101_combout ),
	.src_data_34(\mm_interconnect_0|rsp_mux_001|src_data[34]~104_combout ),
	.src_data_35(\mm_interconnect_0|rsp_mux_001|src_data[35]~107_combout ),
	.src_data_36(\mm_interconnect_0|rsp_mux_001|src_data[36]~110_combout ),
	.src_data_37(\mm_interconnect_0|rsp_mux_001|src_data[37]~113_combout ),
	.src_data_38(\mm_interconnect_0|rsp_mux_001|src_data[38]~116_combout ),
	.src_data_39(\mm_interconnect_0|rsp_mux_001|src_data[39]~119_combout ),
	.src_data_40(\mm_interconnect_0|rsp_mux_001|src_data[40]~122_combout ),
	.src_data_41(\mm_interconnect_0|rsp_mux_001|src_data[41]~125_combout ),
	.src_data_42(\mm_interconnect_0|rsp_mux_001|src_data[42]~128_combout ),
	.src_data_43(\mm_interconnect_0|rsp_mux_001|src_data[43]~131_combout ),
	.src_data_44(\mm_interconnect_0|rsp_mux_001|src_data[44]~134_combout ),
	.src_data_45(\mm_interconnect_0|rsp_mux_001|src_data[45]~137_combout ),
	.src_data_46(\mm_interconnect_0|rsp_mux_001|src_data[46]~140_combout ),
	.src_data_47(\mm_interconnect_0|rsp_mux_001|src_data[47]~143_combout ),
	.src_data_48(\mm_interconnect_0|rsp_mux_001|src_data[48]~146_combout ),
	.src_data_49(\mm_interconnect_0|rsp_mux_001|src_data[49]~149_combout ),
	.src_data_50(\mm_interconnect_0|rsp_mux_001|src_data[50]~152_combout ),
	.src_data_51(\mm_interconnect_0|rsp_mux_001|src_data[51]~155_combout ),
	.src_data_52(\mm_interconnect_0|rsp_mux_001|src_data[52]~158_combout ),
	.src_data_53(\mm_interconnect_0|rsp_mux_001|src_data[53]~161_combout ),
	.src_data_54(\mm_interconnect_0|rsp_mux_001|src_data[54]~164_combout ),
	.src_data_55(\mm_interconnect_0|rsp_mux_001|src_data[55]~167_combout ),
	.src_data_56(\mm_interconnect_0|rsp_mux_001|src_data[56]~170_combout ),
	.src_data_57(\mm_interconnect_0|rsp_mux_001|src_data[57]~173_combout ),
	.src_data_58(\mm_interconnect_0|rsp_mux_001|src_data[58]~176_combout ),
	.src_data_59(\mm_interconnect_0|rsp_mux_001|src_data[59]~179_combout ),
	.src_data_60(\mm_interconnect_0|rsp_mux_001|src_data[60]~182_combout ),
	.src_data_61(\mm_interconnect_0|rsp_mux_001|src_data[61]~185_combout ),
	.src_data_62(\mm_interconnect_0|rsp_mux_001|src_data[62]~188_combout ),
	.src_data_63(\mm_interconnect_0|rsp_mux_001|src_data[63]~191_combout ),
	.src_payload_0(\mm_interconnect_0|rsp_mux_001|src_payload[0]~combout ),
	.data1_321(\axi_bridge_0|aw_channel_pipeline|data1[32]~q ),
	.data1_312(\axi_bridge_0|aw_channel_pipeline|data1[31]~q ),
	.data1_301(\axi_bridge_0|aw_channel_pipeline|data1[30]~q ),
	.data1_291(\axi_bridge_0|aw_channel_pipeline|data1[29]~q ),
	.data1_121(\axi_bridge_0|aw_channel_pipeline|data1[12]~q ),
	.data1_101(\axi_bridge_0|aw_channel_pipeline|data1[10]~q ),
	.data1_111(\axi_bridge_0|aw_channel_pipeline|data1[11]~q ),
	.data1_281(\axi_bridge_0|aw_channel_pipeline|data1[28]~q ),
	.data1_271(\axi_bridge_0|aw_channel_pipeline|data1[27]~q ),
	.data1_261(\axi_bridge_0|aw_channel_pipeline|data1[26]~q ),
	.data1_251(\axi_bridge_0|aw_channel_pipeline|data1[25]~q ),
	.data1_241(\axi_bridge_0|aw_channel_pipeline|data1[24]~q ),
	.data1_231(\axi_bridge_0|aw_channel_pipeline|data1[23]~q ),
	.data1_221(\axi_bridge_0|aw_channel_pipeline|data1[22]~q ),
	.data1_211(\axi_bridge_0|aw_channel_pipeline|data1[21]~q ),
	.data1_81(\axi_bridge_0|aw_channel_pipeline|data1[8]~q ),
	.data1_222(\axi_bridge_0|ar_channel_pipeline|data1[22]~q ),
	.data1_112(\axi_bridge_0|ar_channel_pipeline|data1[11]~q ),
	.data1_122(\axi_bridge_0|ar_channel_pipeline|data1[12]~q ),
	.data1_102(\axi_bridge_0|ar_channel_pipeline|data1[10]~q ),
	.data1_212(\axi_bridge_0|ar_channel_pipeline|data1[21]~q ),
	.data1_232(\axi_bridge_0|ar_channel_pipeline|data1[23]~q ),
	.data1_82(\axi_bridge_0|w_channel_pipeline|data1[8]~q ),
	.data1_410(\axi_bridge_0|w_channel_pipeline|data1[4]~q ),
	.data1_210(\axi_bridge_0|w_channel_pipeline|data1[2]~q ),
	.data1_71(\axi_bridge_0|w_channel_pipeline|data1[7]~q ),
	.data1_69(\axi_bridge_0|w_channel_pipeline|data1[6]~q ),
	.data1_510(\axi_bridge_0|w_channel_pipeline|data1[5]~q ),
	.data1_310(\axi_bridge_0|w_channel_pipeline|data1[3]~q ),
	.data1_1(\axi_bridge_0|w_channel_pipeline|data1[1]~q ),
	.data1_131(\axi_bridge_0|ar_channel_pipeline|data1[13]~q ),
	.data1_132(\axi_bridge_0|aw_channel_pipeline|data1[13]~q ),
	.data1_141(\axi_bridge_0|ar_channel_pipeline|data1[14]~q ),
	.data1_142(\axi_bridge_0|aw_channel_pipeline|data1[14]~q ),
	.data1_151(\axi_bridge_0|ar_channel_pipeline|data1[15]~q ),
	.data1_152(\axi_bridge_0|aw_channel_pipeline|data1[15]~q ),
	.data1_161(\axi_bridge_0|ar_channel_pipeline|data1[16]~q ),
	.data1_162(\axi_bridge_0|aw_channel_pipeline|data1[16]~q ),
	.data1_171(\axi_bridge_0|ar_channel_pipeline|data1[17]~q ),
	.data1_172(\axi_bridge_0|aw_channel_pipeline|data1[17]~q ),
	.data1_181(\axi_bridge_0|ar_channel_pipeline|data1[18]~q ),
	.data1_182(\axi_bridge_0|aw_channel_pipeline|data1[18]~q ),
	.data1_191(\axi_bridge_0|ar_channel_pipeline|data1[19]~q ),
	.data1_192(\axi_bridge_0|aw_channel_pipeline|data1[19]~q ),
	.data1_201(\axi_bridge_0|ar_channel_pipeline|data1[20]~q ),
	.data1_202(\axi_bridge_0|aw_channel_pipeline|data1[20]~q ),
	.cmd_sink_ready1(\mm_interconnect_0|axi_bridge_0_m0_rd_limiter|cmd_sink_ready~1_combout ),
	.data1_91(\axi_bridge_0|aw_channel_pipeline|data1[9]~q ),
	.data1_92(\axi_bridge_0|ar_channel_pipeline|data1[9]~q ),
	.data1_83(\axi_bridge_0|ar_channel_pipeline|data1[8]~q ),
	.data1_531(\axi_bridge_0|ar_channel_pipeline|data1[53]~q ),
	.data1_532(\axi_bridge_0|aw_channel_pipeline|data1[53]~q ),
	.data1_541(\axi_bridge_0|ar_channel_pipeline|data1[54]~q ),
	.data1_542(\axi_bridge_0|aw_channel_pipeline|data1[54]~q ),
	.data1_93(\axi_bridge_0|w_channel_pipeline|data1[9]~q ),
	.data1_242(\axi_bridge_0|ar_channel_pipeline|data1[24]~q ),
	.data1_252(\axi_bridge_0|ar_channel_pipeline|data1[25]~q ),
	.data1_262(\axi_bridge_0|ar_channel_pipeline|data1[26]~q ),
	.data1_272(\axi_bridge_0|ar_channel_pipeline|data1[27]~q ),
	.data1_282(\axi_bridge_0|ar_channel_pipeline|data1[28]~q ),
	.data1_292(\axi_bridge_0|ar_channel_pipeline|data1[29]~q ),
	.data1_302(\axi_bridge_0|ar_channel_pipeline|data1[30]~q ),
	.data1_313(\axi_bridge_0|ar_channel_pipeline|data1[31]~q ),
	.data1_322(\axi_bridge_0|ar_channel_pipeline|data1[32]~q ),
	.data1_103(\axi_bridge_0|w_channel_pipeline|data1[10]~q ),
	.data1_113(\axi_bridge_0|w_channel_pipeline|data1[11]~q ),
	.data1_123(\axi_bridge_0|w_channel_pipeline|data1[12]~q ),
	.data1_133(\axi_bridge_0|w_channel_pipeline|data1[13]~q ),
	.data1_143(\axi_bridge_0|w_channel_pipeline|data1[14]~q ),
	.data1_153(\axi_bridge_0|w_channel_pipeline|data1[15]~q ),
	.data1_163(\axi_bridge_0|w_channel_pipeline|data1[16]~q ),
	.data1_173(\axi_bridge_0|w_channel_pipeline|data1[17]~q ),
	.data1_183(\axi_bridge_0|w_channel_pipeline|data1[18]~q ),
	.data1_193(\axi_bridge_0|w_channel_pipeline|data1[19]~q ),
	.data1_203(\axi_bridge_0|w_channel_pipeline|data1[20]~q ),
	.data1_213(\axi_bridge_0|w_channel_pipeline|data1[21]~q ),
	.data1_223(\axi_bridge_0|w_channel_pipeline|data1[22]~q ),
	.data1_233(\axi_bridge_0|w_channel_pipeline|data1[23]~q ),
	.data1_243(\axi_bridge_0|w_channel_pipeline|data1[24]~q ),
	.data1_253(\axi_bridge_0|w_channel_pipeline|data1[25]~q ),
	.data1_263(\axi_bridge_0|w_channel_pipeline|data1[26]~q ),
	.data1_273(\axi_bridge_0|w_channel_pipeline|data1[27]~q ),
	.data1_283(\axi_bridge_0|w_channel_pipeline|data1[28]~q ),
	.data1_293(\axi_bridge_0|w_channel_pipeline|data1[29]~q ),
	.data1_303(\axi_bridge_0|w_channel_pipeline|data1[30]~q ),
	.data1_314(\axi_bridge_0|w_channel_pipeline|data1[31]~q ),
	.data1_323(\axi_bridge_0|w_channel_pipeline|data1[32]~q ),
	.data1_333(\axi_bridge_0|w_channel_pipeline|data1[33]~q ),
	.data1_343(\axi_bridge_0|w_channel_pipeline|data1[34]~q ),
	.data1_353(\axi_bridge_0|w_channel_pipeline|data1[35]~q ),
	.data1_363(\axi_bridge_0|w_channel_pipeline|data1[36]~q ),
	.data1_371(\axi_bridge_0|w_channel_pipeline|data1[37]~q ),
	.data1_381(\axi_bridge_0|w_channel_pipeline|data1[38]~q ),
	.data1_391(\axi_bridge_0|w_channel_pipeline|data1[39]~q ),
	.data1_401(\axi_bridge_0|w_channel_pipeline|data1[40]~q ),
	.data1_411(\axi_bridge_0|w_channel_pipeline|data1[41]~q ),
	.data1_421(\axi_bridge_0|w_channel_pipeline|data1[42]~q ),
	.data1_431(\axi_bridge_0|w_channel_pipeline|data1[43]~q ),
	.data1_441(\axi_bridge_0|w_channel_pipeline|data1[44]~q ),
	.data1_451(\axi_bridge_0|w_channel_pipeline|data1[45]~q ),
	.data1_461(\axi_bridge_0|w_channel_pipeline|data1[46]~q ),
	.data1_471(\axi_bridge_0|w_channel_pipeline|data1[47]~q ),
	.data1_481(\axi_bridge_0|w_channel_pipeline|data1[48]~q ),
	.data1_491(\axi_bridge_0|w_channel_pipeline|data1[49]~q ),
	.data1_501(\axi_bridge_0|w_channel_pipeline|data1[50]~q ),
	.data1_511(\axi_bridge_0|w_channel_pipeline|data1[51]~q ),
	.data1_521(\axi_bridge_0|w_channel_pipeline|data1[52]~q ),
	.data1_533(\axi_bridge_0|w_channel_pipeline|data1[53]~q ),
	.data1_543(\axi_bridge_0|w_channel_pipeline|data1[54]~q ),
	.data1_551(\axi_bridge_0|w_channel_pipeline|data1[55]~q ),
	.data1_561(\axi_bridge_0|w_channel_pipeline|data1[56]~q ),
	.data1_571(\axi_bridge_0|w_channel_pipeline|data1[57]~q ),
	.data1_581(\axi_bridge_0|w_channel_pipeline|data1[58]~q ),
	.data1_591(\axi_bridge_0|w_channel_pipeline|data1[59]~q ),
	.data1_601(\axi_bridge_0|w_channel_pipeline|data1[60]~q ),
	.data1_611(\axi_bridge_0|w_channel_pipeline|data1[61]~q ),
	.data1_621(\axi_bridge_0|w_channel_pipeline|data1[62]~q ),
	.data1_631(\axi_bridge_0|w_channel_pipeline|data1[63]~q ),
	.data1_641(\axi_bridge_0|w_channel_pipeline|data1[64]~q ),
	.data1_651(\axi_bridge_0|w_channel_pipeline|data1[65]~q ),
	.data1_661(\axi_bridge_0|w_channel_pipeline|data1[66]~q ),
	.data1_671(\axi_bridge_0|w_channel_pipeline|data1[67]~q ),
	.data1_681(\axi_bridge_0|w_channel_pipeline|data1[68]~q ),
	.data1_691(\axi_bridge_0|w_channel_pipeline|data1[69]~q ),
	.data1_70(\axi_bridge_0|w_channel_pipeline|data1[70]~q ),
	.data1_711(\axi_bridge_0|w_channel_pipeline|data1[71]~q ),
	.data1_72(\axi_bridge_0|w_channel_pipeline|data1[72]~q ),
	.axi_bridge_0_s0_awvalid(\axi_bridge_0_s0_awvalid~input_o ),
	.clk_clk(\clk_clk~input_o ),
	.axi_bridge_0_s0_wvalid(\axi_bridge_0_s0_wvalid~input_o ),
	.axi_bridge_0_s0_bready(\axi_bridge_0_s0_bready~input_o ),
	.axi_bridge_0_s0_arvalid(\axi_bridge_0_s0_arvalid~input_o ),
	.axi_bridge_0_s0_rready(\axi_bridge_0_s0_rready~input_o ),
	.axi_bridge_0_s0_wlast(\axi_bridge_0_s0_wlast~input_o ),
	.axi_bridge_0_s0_awaddr_15(\axi_bridge_0_s0_awaddr[15]~input_o ),
	.axi_bridge_0_s0_awaddr_14(\axi_bridge_0_s0_awaddr[14]~input_o ),
	.axi_bridge_0_s0_awaddr_13(\axi_bridge_0_s0_awaddr[13]~input_o ),
	.axi_bridge_0_s0_awaddr_12(\axi_bridge_0_s0_awaddr[12]~input_o ),
	.axi_bridge_0_s0_araddr_15(\axi_bridge_0_s0_araddr[15]~input_o ),
	.axi_bridge_0_s0_araddr_14(\axi_bridge_0_s0_araddr[14]~input_o ),
	.axi_bridge_0_s0_araddr_13(\axi_bridge_0_s0_araddr[13]~input_o ),
	.axi_bridge_0_s0_araddr_12(\axi_bridge_0_s0_araddr[12]~input_o ),
	.axi_bridge_0_s0_awaddr_11(\axi_bridge_0_s0_awaddr[11]~input_o ),
	.axi_bridge_0_s0_awaddr_10(\axi_bridge_0_s0_awaddr[10]~input_o ),
	.axi_bridge_0_s0_awaddr_9(\axi_bridge_0_s0_awaddr[9]~input_o ),
	.axi_bridge_0_s0_awaddr_8(\axi_bridge_0_s0_awaddr[8]~input_o ),
	.axi_bridge_0_s0_awsize_2(\axi_bridge_0_s0_awsize[2]~input_o ),
	.axi_bridge_0_s0_awsize_0(\axi_bridge_0_s0_awsize[0]~input_o ),
	.axi_bridge_0_s0_awsize_1(\axi_bridge_0_s0_awsize[1]~input_o ),
	.axi_bridge_0_s0_awaddr_7(\axi_bridge_0_s0_awaddr[7]~input_o ),
	.axi_bridge_0_s0_awaddr_6(\axi_bridge_0_s0_awaddr[6]~input_o ),
	.axi_bridge_0_s0_awaddr_5(\axi_bridge_0_s0_awaddr[5]~input_o ),
	.axi_bridge_0_s0_awaddr_4(\axi_bridge_0_s0_awaddr[4]~input_o ),
	.axi_bridge_0_s0_awaddr_3(\axi_bridge_0_s0_awaddr[3]~input_o ),
	.axi_bridge_0_s0_awaddr_2(\axi_bridge_0_s0_awaddr[2]~input_o ),
	.axi_bridge_0_s0_awaddr_1(\axi_bridge_0_s0_awaddr[1]~input_o ),
	.axi_bridge_0_s0_awaddr_0(\axi_bridge_0_s0_awaddr[0]~input_o ),
	.axi_bridge_0_s0_awburst_0(\axi_bridge_0_s0_awburst[0]~input_o ),
	.axi_bridge_0_s0_araddr_1(\axi_bridge_0_s0_araddr[1]~input_o ),
	.axi_bridge_0_s0_arsize_1(\axi_bridge_0_s0_arsize[1]~input_o ),
	.axi_bridge_0_s0_arsize_2(\axi_bridge_0_s0_arsize[2]~input_o ),
	.axi_bridge_0_s0_arsize_0(\axi_bridge_0_s0_arsize[0]~input_o ),
	.axi_bridge_0_s0_araddr_0(\axi_bridge_0_s0_araddr[0]~input_o ),
	.axi_bridge_0_s0_araddr_2(\axi_bridge_0_s0_araddr[2]~input_o ),
	.axi_bridge_0_s0_wstrb_7(\axi_bridge_0_s0_wstrb[7]~input_o ),
	.axi_bridge_0_s0_wstrb_3(\axi_bridge_0_s0_wstrb[3]~input_o ),
	.axi_bridge_0_s0_wstrb_1(\axi_bridge_0_s0_wstrb[1]~input_o ),
	.axi_bridge_0_s0_wstrb_6(\axi_bridge_0_s0_wstrb[6]~input_o ),
	.axi_bridge_0_s0_wstrb_5(\axi_bridge_0_s0_wstrb[5]~input_o ),
	.axi_bridge_0_s0_wstrb_4(\axi_bridge_0_s0_wstrb[4]~input_o ),
	.axi_bridge_0_s0_wstrb_2(\axi_bridge_0_s0_wstrb[2]~input_o ),
	.axi_bridge_0_s0_wstrb_0(\axi_bridge_0_s0_wstrb[0]~input_o ),
	.axi_bridge_0_s0_arlen_0(\axi_bridge_0_s0_arlen[0]~input_o ),
	.axi_bridge_0_s0_awlen_0(\axi_bridge_0_s0_awlen[0]~input_o ),
	.axi_bridge_0_s0_arlen_1(\axi_bridge_0_s0_arlen[1]~input_o ),
	.axi_bridge_0_s0_awlen_1(\axi_bridge_0_s0_awlen[1]~input_o ),
	.axi_bridge_0_s0_arlen_2(\axi_bridge_0_s0_arlen[2]~input_o ),
	.axi_bridge_0_s0_awlen_2(\axi_bridge_0_s0_awlen[2]~input_o ),
	.axi_bridge_0_s0_arlen_3(\axi_bridge_0_s0_arlen[3]~input_o ),
	.axi_bridge_0_s0_awlen_3(\axi_bridge_0_s0_awlen[3]~input_o ),
	.axi_bridge_0_s0_arlen_4(\axi_bridge_0_s0_arlen[4]~input_o ),
	.axi_bridge_0_s0_awlen_4(\axi_bridge_0_s0_awlen[4]~input_o ),
	.axi_bridge_0_s0_arlen_5(\axi_bridge_0_s0_arlen[5]~input_o ),
	.axi_bridge_0_s0_awlen_5(\axi_bridge_0_s0_awlen[5]~input_o ),
	.axi_bridge_0_s0_arlen_6(\axi_bridge_0_s0_arlen[6]~input_o ),
	.axi_bridge_0_s0_awlen_6(\axi_bridge_0_s0_awlen[6]~input_o ),
	.axi_bridge_0_s0_arlen_7(\axi_bridge_0_s0_arlen[7]~input_o ),
	.axi_bridge_0_s0_awlen_7(\axi_bridge_0_s0_awlen[7]~input_o ),
	.axi_bridge_0_s0_awburst_1(\axi_bridge_0_s0_awburst[1]~input_o ),
	.axi_bridge_0_s0_arburst_1(\axi_bridge_0_s0_arburst[1]~input_o ),
	.axi_bridge_0_s0_arburst_0(\axi_bridge_0_s0_arburst[0]~input_o ),
	.axi_bridge_0_s0_arid_0(\axi_bridge_0_s0_arid[0]~input_o ),
	.axi_bridge_0_s0_awid_0(\axi_bridge_0_s0_awid[0]~input_o ),
	.axi_bridge_0_s0_arid_1(\axi_bridge_0_s0_arid[1]~input_o ),
	.axi_bridge_0_s0_awid_1(\axi_bridge_0_s0_awid[1]~input_o ),
	.axi_bridge_0_s0_wdata_0(\axi_bridge_0_s0_wdata[0]~input_o ),
	.axi_bridge_0_s0_araddr_3(\axi_bridge_0_s0_araddr[3]~input_o ),
	.axi_bridge_0_s0_araddr_4(\axi_bridge_0_s0_araddr[4]~input_o ),
	.axi_bridge_0_s0_araddr_5(\axi_bridge_0_s0_araddr[5]~input_o ),
	.axi_bridge_0_s0_araddr_6(\axi_bridge_0_s0_araddr[6]~input_o ),
	.axi_bridge_0_s0_araddr_7(\axi_bridge_0_s0_araddr[7]~input_o ),
	.axi_bridge_0_s0_araddr_8(\axi_bridge_0_s0_araddr[8]~input_o ),
	.axi_bridge_0_s0_araddr_9(\axi_bridge_0_s0_araddr[9]~input_o ),
	.axi_bridge_0_s0_araddr_10(\axi_bridge_0_s0_araddr[10]~input_o ),
	.axi_bridge_0_s0_araddr_11(\axi_bridge_0_s0_araddr[11]~input_o ),
	.axi_bridge_0_s0_wdata_1(\axi_bridge_0_s0_wdata[1]~input_o ),
	.axi_bridge_0_s0_wdata_2(\axi_bridge_0_s0_wdata[2]~input_o ),
	.axi_bridge_0_s0_wdata_3(\axi_bridge_0_s0_wdata[3]~input_o ),
	.axi_bridge_0_s0_wdata_4(\axi_bridge_0_s0_wdata[4]~input_o ),
	.axi_bridge_0_s0_wdata_5(\axi_bridge_0_s0_wdata[5]~input_o ),
	.axi_bridge_0_s0_wdata_6(\axi_bridge_0_s0_wdata[6]~input_o ),
	.axi_bridge_0_s0_wdata_7(\axi_bridge_0_s0_wdata[7]~input_o ),
	.axi_bridge_0_s0_wdata_8(\axi_bridge_0_s0_wdata[8]~input_o ),
	.axi_bridge_0_s0_wdata_9(\axi_bridge_0_s0_wdata[9]~input_o ),
	.axi_bridge_0_s0_wdata_10(\axi_bridge_0_s0_wdata[10]~input_o ),
	.axi_bridge_0_s0_wdata_11(\axi_bridge_0_s0_wdata[11]~input_o ),
	.axi_bridge_0_s0_wdata_12(\axi_bridge_0_s0_wdata[12]~input_o ),
	.axi_bridge_0_s0_wdata_13(\axi_bridge_0_s0_wdata[13]~input_o ),
	.axi_bridge_0_s0_wdata_14(\axi_bridge_0_s0_wdata[14]~input_o ),
	.axi_bridge_0_s0_wdata_15(\axi_bridge_0_s0_wdata[15]~input_o ),
	.axi_bridge_0_s0_wdata_16(\axi_bridge_0_s0_wdata[16]~input_o ),
	.axi_bridge_0_s0_wdata_17(\axi_bridge_0_s0_wdata[17]~input_o ),
	.axi_bridge_0_s0_wdata_18(\axi_bridge_0_s0_wdata[18]~input_o ),
	.axi_bridge_0_s0_wdata_19(\axi_bridge_0_s0_wdata[19]~input_o ),
	.axi_bridge_0_s0_wdata_20(\axi_bridge_0_s0_wdata[20]~input_o ),
	.axi_bridge_0_s0_wdata_21(\axi_bridge_0_s0_wdata[21]~input_o ),
	.axi_bridge_0_s0_wdata_22(\axi_bridge_0_s0_wdata[22]~input_o ),
	.axi_bridge_0_s0_wdata_23(\axi_bridge_0_s0_wdata[23]~input_o ),
	.axi_bridge_0_s0_wdata_24(\axi_bridge_0_s0_wdata[24]~input_o ),
	.axi_bridge_0_s0_wdata_25(\axi_bridge_0_s0_wdata[25]~input_o ),
	.axi_bridge_0_s0_wdata_26(\axi_bridge_0_s0_wdata[26]~input_o ),
	.axi_bridge_0_s0_wdata_27(\axi_bridge_0_s0_wdata[27]~input_o ),
	.axi_bridge_0_s0_wdata_28(\axi_bridge_0_s0_wdata[28]~input_o ),
	.axi_bridge_0_s0_wdata_29(\axi_bridge_0_s0_wdata[29]~input_o ),
	.axi_bridge_0_s0_wdata_30(\axi_bridge_0_s0_wdata[30]~input_o ),
	.axi_bridge_0_s0_wdata_31(\axi_bridge_0_s0_wdata[31]~input_o ),
	.axi_bridge_0_s0_wdata_32(\axi_bridge_0_s0_wdata[32]~input_o ),
	.axi_bridge_0_s0_wdata_33(\axi_bridge_0_s0_wdata[33]~input_o ),
	.axi_bridge_0_s0_wdata_34(\axi_bridge_0_s0_wdata[34]~input_o ),
	.axi_bridge_0_s0_wdata_35(\axi_bridge_0_s0_wdata[35]~input_o ),
	.axi_bridge_0_s0_wdata_36(\axi_bridge_0_s0_wdata[36]~input_o ),
	.axi_bridge_0_s0_wdata_37(\axi_bridge_0_s0_wdata[37]~input_o ),
	.axi_bridge_0_s0_wdata_38(\axi_bridge_0_s0_wdata[38]~input_o ),
	.axi_bridge_0_s0_wdata_39(\axi_bridge_0_s0_wdata[39]~input_o ),
	.axi_bridge_0_s0_wdata_40(\axi_bridge_0_s0_wdata[40]~input_o ),
	.axi_bridge_0_s0_wdata_41(\axi_bridge_0_s0_wdata[41]~input_o ),
	.axi_bridge_0_s0_wdata_42(\axi_bridge_0_s0_wdata[42]~input_o ),
	.axi_bridge_0_s0_wdata_43(\axi_bridge_0_s0_wdata[43]~input_o ),
	.axi_bridge_0_s0_wdata_44(\axi_bridge_0_s0_wdata[44]~input_o ),
	.axi_bridge_0_s0_wdata_45(\axi_bridge_0_s0_wdata[45]~input_o ),
	.axi_bridge_0_s0_wdata_46(\axi_bridge_0_s0_wdata[46]~input_o ),
	.axi_bridge_0_s0_wdata_47(\axi_bridge_0_s0_wdata[47]~input_o ),
	.axi_bridge_0_s0_wdata_48(\axi_bridge_0_s0_wdata[48]~input_o ),
	.axi_bridge_0_s0_wdata_49(\axi_bridge_0_s0_wdata[49]~input_o ),
	.axi_bridge_0_s0_wdata_50(\axi_bridge_0_s0_wdata[50]~input_o ),
	.axi_bridge_0_s0_wdata_51(\axi_bridge_0_s0_wdata[51]~input_o ),
	.axi_bridge_0_s0_wdata_52(\axi_bridge_0_s0_wdata[52]~input_o ),
	.axi_bridge_0_s0_wdata_53(\axi_bridge_0_s0_wdata[53]~input_o ),
	.axi_bridge_0_s0_wdata_54(\axi_bridge_0_s0_wdata[54]~input_o ),
	.axi_bridge_0_s0_wdata_55(\axi_bridge_0_s0_wdata[55]~input_o ),
	.axi_bridge_0_s0_wdata_56(\axi_bridge_0_s0_wdata[56]~input_o ),
	.axi_bridge_0_s0_wdata_57(\axi_bridge_0_s0_wdata[57]~input_o ),
	.axi_bridge_0_s0_wdata_58(\axi_bridge_0_s0_wdata[58]~input_o ),
	.axi_bridge_0_s0_wdata_59(\axi_bridge_0_s0_wdata[59]~input_o ),
	.axi_bridge_0_s0_wdata_60(\axi_bridge_0_s0_wdata[60]~input_o ),
	.axi_bridge_0_s0_wdata_61(\axi_bridge_0_s0_wdata[61]~input_o ),
	.axi_bridge_0_s0_wdata_62(\axi_bridge_0_s0_wdata[62]~input_o ),
	.axi_bridge_0_s0_wdata_63(\axi_bridge_0_s0_wdata[63]~input_o ));

assign \axi_bridge_0_s0_awvalid~input_o  = axi_bridge_0_s0_awvalid;

assign \clk_clk~input_o  = clk_clk;

assign \axi_bridge_0_s0_wvalid~input_o  = axi_bridge_0_s0_wvalid;

assign \axi_bridge_0_s0_bready~input_o  = axi_bridge_0_s0_bready;

assign \axi_bridge_0_s0_arvalid~input_o  = axi_bridge_0_s0_arvalid;

assign \axi_bridge_0_s0_rready~input_o  = axi_bridge_0_s0_rready;

assign \axi_bridge_0_s0_wlast~input_o  = axi_bridge_0_s0_wlast;

assign \axi_bridge_0_s0_awaddr[15]~input_o  = axi_bridge_0_s0_awaddr[15];

assign \axi_bridge_0_s0_awaddr[14]~input_o  = axi_bridge_0_s0_awaddr[14];

assign \axi_bridge_0_s0_awaddr[13]~input_o  = axi_bridge_0_s0_awaddr[13];

assign \axi_bridge_0_s0_awaddr[12]~input_o  = axi_bridge_0_s0_awaddr[12];

assign \axi_bridge_0_s0_araddr[15]~input_o  = axi_bridge_0_s0_araddr[15];

assign \axi_bridge_0_s0_araddr[14]~input_o  = axi_bridge_0_s0_araddr[14];

assign \axi_bridge_0_s0_araddr[13]~input_o  = axi_bridge_0_s0_araddr[13];

assign \axi_bridge_0_s0_araddr[12]~input_o  = axi_bridge_0_s0_araddr[12];

assign \axi_bridge_0_s0_awaddr[11]~input_o  = axi_bridge_0_s0_awaddr[11];

assign \axi_bridge_0_s0_awaddr[10]~input_o  = axi_bridge_0_s0_awaddr[10];

assign \axi_bridge_0_s0_awaddr[9]~input_o  = axi_bridge_0_s0_awaddr[9];

assign \axi_bridge_0_s0_awaddr[8]~input_o  = axi_bridge_0_s0_awaddr[8];

assign \axi_bridge_0_s0_awsize[2]~input_o  = axi_bridge_0_s0_awsize[2];

assign \axi_bridge_0_s0_awsize[0]~input_o  = axi_bridge_0_s0_awsize[0];

assign \axi_bridge_0_s0_awsize[1]~input_o  = axi_bridge_0_s0_awsize[1];

assign \axi_bridge_0_s0_awaddr[7]~input_o  = axi_bridge_0_s0_awaddr[7];

assign \axi_bridge_0_s0_awaddr[6]~input_o  = axi_bridge_0_s0_awaddr[6];

assign \axi_bridge_0_s0_awaddr[5]~input_o  = axi_bridge_0_s0_awaddr[5];

assign \axi_bridge_0_s0_awaddr[4]~input_o  = axi_bridge_0_s0_awaddr[4];

assign \axi_bridge_0_s0_awaddr[3]~input_o  = axi_bridge_0_s0_awaddr[3];

assign \axi_bridge_0_s0_awaddr[2]~input_o  = axi_bridge_0_s0_awaddr[2];

assign \axi_bridge_0_s0_awaddr[1]~input_o  = axi_bridge_0_s0_awaddr[1];

assign \axi_bridge_0_s0_awaddr[0]~input_o  = axi_bridge_0_s0_awaddr[0];

assign \axi_bridge_0_s0_awburst[0]~input_o  = axi_bridge_0_s0_awburst[0];

assign \axi_bridge_0_s0_araddr[1]~input_o  = axi_bridge_0_s0_araddr[1];

assign \axi_bridge_0_s0_arsize[1]~input_o  = axi_bridge_0_s0_arsize[1];

assign \axi_bridge_0_s0_arsize[2]~input_o  = axi_bridge_0_s0_arsize[2];

assign \axi_bridge_0_s0_arsize[0]~input_o  = axi_bridge_0_s0_arsize[0];

assign \axi_bridge_0_s0_araddr[0]~input_o  = axi_bridge_0_s0_araddr[0];

assign \axi_bridge_0_s0_araddr[2]~input_o  = axi_bridge_0_s0_araddr[2];

assign \axi_bridge_0_s0_wstrb[7]~input_o  = axi_bridge_0_s0_wstrb[7];

assign \axi_bridge_0_s0_wstrb[3]~input_o  = axi_bridge_0_s0_wstrb[3];

assign \axi_bridge_0_s0_wstrb[1]~input_o  = axi_bridge_0_s0_wstrb[1];

assign \axi_bridge_0_s0_wstrb[6]~input_o  = axi_bridge_0_s0_wstrb[6];

assign \axi_bridge_0_s0_wstrb[5]~input_o  = axi_bridge_0_s0_wstrb[5];

assign \axi_bridge_0_s0_wstrb[4]~input_o  = axi_bridge_0_s0_wstrb[4];

assign \axi_bridge_0_s0_wstrb[2]~input_o  = axi_bridge_0_s0_wstrb[2];

assign \axi_bridge_0_s0_wstrb[0]~input_o  = axi_bridge_0_s0_wstrb[0];

assign \axi_bridge_0_s0_arlen[0]~input_o  = axi_bridge_0_s0_arlen[0];

assign \axi_bridge_0_s0_awlen[0]~input_o  = axi_bridge_0_s0_awlen[0];

assign \axi_bridge_0_s0_arlen[1]~input_o  = axi_bridge_0_s0_arlen[1];

assign \axi_bridge_0_s0_awlen[1]~input_o  = axi_bridge_0_s0_awlen[1];

assign \axi_bridge_0_s0_arlen[2]~input_o  = axi_bridge_0_s0_arlen[2];

assign \axi_bridge_0_s0_awlen[2]~input_o  = axi_bridge_0_s0_awlen[2];

assign \axi_bridge_0_s0_arlen[3]~input_o  = axi_bridge_0_s0_arlen[3];

assign \axi_bridge_0_s0_awlen[3]~input_o  = axi_bridge_0_s0_awlen[3];

assign \axi_bridge_0_s0_arlen[4]~input_o  = axi_bridge_0_s0_arlen[4];

assign \axi_bridge_0_s0_awlen[4]~input_o  = axi_bridge_0_s0_awlen[4];

assign \axi_bridge_0_s0_arlen[5]~input_o  = axi_bridge_0_s0_arlen[5];

assign \axi_bridge_0_s0_awlen[5]~input_o  = axi_bridge_0_s0_awlen[5];

assign \axi_bridge_0_s0_arlen[6]~input_o  = axi_bridge_0_s0_arlen[6];

assign \axi_bridge_0_s0_awlen[6]~input_o  = axi_bridge_0_s0_awlen[6];

assign \axi_bridge_0_s0_arlen[7]~input_o  = axi_bridge_0_s0_arlen[7];

assign \axi_bridge_0_s0_awlen[7]~input_o  = axi_bridge_0_s0_awlen[7];

assign \axi_bridge_0_s0_awburst[1]~input_o  = axi_bridge_0_s0_awburst[1];

assign \axi_bridge_0_s0_arburst[1]~input_o  = axi_bridge_0_s0_arburst[1];

assign \axi_bridge_0_s0_arburst[0]~input_o  = axi_bridge_0_s0_arburst[0];

assign \axi_bridge_0_s0_arid[0]~input_o  = axi_bridge_0_s0_arid[0];

assign \axi_bridge_0_s0_awid[0]~input_o  = axi_bridge_0_s0_awid[0];

assign \axi_bridge_0_s0_arid[1]~input_o  = axi_bridge_0_s0_arid[1];

assign \axi_bridge_0_s0_awid[1]~input_o  = axi_bridge_0_s0_awid[1];

assign \axi_bridge_0_s0_wdata[0]~input_o  = axi_bridge_0_s0_wdata[0];

assign \axi_bridge_0_s0_araddr[3]~input_o  = axi_bridge_0_s0_araddr[3];

assign \axi_bridge_0_s0_araddr[4]~input_o  = axi_bridge_0_s0_araddr[4];

assign \axi_bridge_0_s0_araddr[5]~input_o  = axi_bridge_0_s0_araddr[5];

assign \axi_bridge_0_s0_araddr[6]~input_o  = axi_bridge_0_s0_araddr[6];

assign \axi_bridge_0_s0_araddr[7]~input_o  = axi_bridge_0_s0_araddr[7];

assign \axi_bridge_0_s0_araddr[8]~input_o  = axi_bridge_0_s0_araddr[8];

assign \axi_bridge_0_s0_araddr[9]~input_o  = axi_bridge_0_s0_araddr[9];

assign \axi_bridge_0_s0_araddr[10]~input_o  = axi_bridge_0_s0_araddr[10];

assign \axi_bridge_0_s0_araddr[11]~input_o  = axi_bridge_0_s0_araddr[11];

assign \axi_bridge_0_s0_wdata[1]~input_o  = axi_bridge_0_s0_wdata[1];

assign \axi_bridge_0_s0_wdata[2]~input_o  = axi_bridge_0_s0_wdata[2];

assign \axi_bridge_0_s0_wdata[3]~input_o  = axi_bridge_0_s0_wdata[3];

assign \axi_bridge_0_s0_wdata[4]~input_o  = axi_bridge_0_s0_wdata[4];

assign \axi_bridge_0_s0_wdata[5]~input_o  = axi_bridge_0_s0_wdata[5];

assign \axi_bridge_0_s0_wdata[6]~input_o  = axi_bridge_0_s0_wdata[6];

assign \axi_bridge_0_s0_wdata[7]~input_o  = axi_bridge_0_s0_wdata[7];

assign \axi_bridge_0_s0_wdata[8]~input_o  = axi_bridge_0_s0_wdata[8];

assign \axi_bridge_0_s0_wdata[9]~input_o  = axi_bridge_0_s0_wdata[9];

assign \axi_bridge_0_s0_wdata[10]~input_o  = axi_bridge_0_s0_wdata[10];

assign \axi_bridge_0_s0_wdata[11]~input_o  = axi_bridge_0_s0_wdata[11];

assign \axi_bridge_0_s0_wdata[12]~input_o  = axi_bridge_0_s0_wdata[12];

assign \axi_bridge_0_s0_wdata[13]~input_o  = axi_bridge_0_s0_wdata[13];

assign \axi_bridge_0_s0_wdata[14]~input_o  = axi_bridge_0_s0_wdata[14];

assign \axi_bridge_0_s0_wdata[15]~input_o  = axi_bridge_0_s0_wdata[15];

assign \axi_bridge_0_s0_wdata[16]~input_o  = axi_bridge_0_s0_wdata[16];

assign \axi_bridge_0_s0_wdata[17]~input_o  = axi_bridge_0_s0_wdata[17];

assign \axi_bridge_0_s0_wdata[18]~input_o  = axi_bridge_0_s0_wdata[18];

assign \axi_bridge_0_s0_wdata[19]~input_o  = axi_bridge_0_s0_wdata[19];

assign \axi_bridge_0_s0_wdata[20]~input_o  = axi_bridge_0_s0_wdata[20];

assign \axi_bridge_0_s0_wdata[21]~input_o  = axi_bridge_0_s0_wdata[21];

assign \axi_bridge_0_s0_wdata[22]~input_o  = axi_bridge_0_s0_wdata[22];

assign \axi_bridge_0_s0_wdata[23]~input_o  = axi_bridge_0_s0_wdata[23];

assign \axi_bridge_0_s0_wdata[24]~input_o  = axi_bridge_0_s0_wdata[24];

assign \axi_bridge_0_s0_wdata[25]~input_o  = axi_bridge_0_s0_wdata[25];

assign \axi_bridge_0_s0_wdata[26]~input_o  = axi_bridge_0_s0_wdata[26];

assign \axi_bridge_0_s0_wdata[27]~input_o  = axi_bridge_0_s0_wdata[27];

assign \axi_bridge_0_s0_wdata[28]~input_o  = axi_bridge_0_s0_wdata[28];

assign \axi_bridge_0_s0_wdata[29]~input_o  = axi_bridge_0_s0_wdata[29];

assign \axi_bridge_0_s0_wdata[30]~input_o  = axi_bridge_0_s0_wdata[30];

assign \axi_bridge_0_s0_wdata[31]~input_o  = axi_bridge_0_s0_wdata[31];

assign \axi_bridge_0_s0_wdata[32]~input_o  = axi_bridge_0_s0_wdata[32];

assign \axi_bridge_0_s0_wdata[33]~input_o  = axi_bridge_0_s0_wdata[33];

assign \axi_bridge_0_s0_wdata[34]~input_o  = axi_bridge_0_s0_wdata[34];

assign \axi_bridge_0_s0_wdata[35]~input_o  = axi_bridge_0_s0_wdata[35];

assign \axi_bridge_0_s0_wdata[36]~input_o  = axi_bridge_0_s0_wdata[36];

assign \axi_bridge_0_s0_wdata[37]~input_o  = axi_bridge_0_s0_wdata[37];

assign \axi_bridge_0_s0_wdata[38]~input_o  = axi_bridge_0_s0_wdata[38];

assign \axi_bridge_0_s0_wdata[39]~input_o  = axi_bridge_0_s0_wdata[39];

assign \axi_bridge_0_s0_wdata[40]~input_o  = axi_bridge_0_s0_wdata[40];

assign \axi_bridge_0_s0_wdata[41]~input_o  = axi_bridge_0_s0_wdata[41];

assign \axi_bridge_0_s0_wdata[42]~input_o  = axi_bridge_0_s0_wdata[42];

assign \axi_bridge_0_s0_wdata[43]~input_o  = axi_bridge_0_s0_wdata[43];

assign \axi_bridge_0_s0_wdata[44]~input_o  = axi_bridge_0_s0_wdata[44];

assign \axi_bridge_0_s0_wdata[45]~input_o  = axi_bridge_0_s0_wdata[45];

assign \axi_bridge_0_s0_wdata[46]~input_o  = axi_bridge_0_s0_wdata[46];

assign \axi_bridge_0_s0_wdata[47]~input_o  = axi_bridge_0_s0_wdata[47];

assign \axi_bridge_0_s0_wdata[48]~input_o  = axi_bridge_0_s0_wdata[48];

assign \axi_bridge_0_s0_wdata[49]~input_o  = axi_bridge_0_s0_wdata[49];

assign \axi_bridge_0_s0_wdata[50]~input_o  = axi_bridge_0_s0_wdata[50];

assign \axi_bridge_0_s0_wdata[51]~input_o  = axi_bridge_0_s0_wdata[51];

assign \axi_bridge_0_s0_wdata[52]~input_o  = axi_bridge_0_s0_wdata[52];

assign \axi_bridge_0_s0_wdata[53]~input_o  = axi_bridge_0_s0_wdata[53];

assign \axi_bridge_0_s0_wdata[54]~input_o  = axi_bridge_0_s0_wdata[54];

assign \axi_bridge_0_s0_wdata[55]~input_o  = axi_bridge_0_s0_wdata[55];

assign \axi_bridge_0_s0_wdata[56]~input_o  = axi_bridge_0_s0_wdata[56];

assign \axi_bridge_0_s0_wdata[57]~input_o  = axi_bridge_0_s0_wdata[57];

assign \axi_bridge_0_s0_wdata[58]~input_o  = axi_bridge_0_s0_wdata[58];

assign \axi_bridge_0_s0_wdata[59]~input_o  = axi_bridge_0_s0_wdata[59];

assign \axi_bridge_0_s0_wdata[60]~input_o  = axi_bridge_0_s0_wdata[60];

assign \axi_bridge_0_s0_wdata[61]~input_o  = axi_bridge_0_s0_wdata[61];

assign \axi_bridge_0_s0_wdata[62]~input_o  = axi_bridge_0_s0_wdata[62];

assign \axi_bridge_0_s0_wdata[63]~input_o  = axi_bridge_0_s0_wdata[63];

assign \reset_reset_n~input_o  = reset_reset_n;

assign axi_bridge_0_s0_awready = ~ \axi_bridge_0|aw_channel_pipeline|full0~q ;

assign axi_bridge_0_s0_wready = ~ \axi_bridge_0|w_channel_pipeline|full0~q ;

assign axi_bridge_0_s0_bid[0] = \axi_bridge_0|b_channel_pipeline|data1[2]~q ;

assign axi_bridge_0_s0_bid[1] = \axi_bridge_0|b_channel_pipeline|data1[3]~q ;

assign axi_bridge_0_s0_bresp[0] = gnd;

assign axi_bridge_0_s0_bresp[1] = gnd;

assign axi_bridge_0_s0_bvalid = \axi_bridge_0|b_channel_pipeline|full1~q ;

assign axi_bridge_0_s0_arready = ~ \axi_bridge_0|ar_channel_pipeline|full0~q ;

assign axi_bridge_0_s0_rid[0] = \axi_bridge_0|r_channel_pipeline|data1[67]~q ;

assign axi_bridge_0_s0_rid[1] = \axi_bridge_0|r_channel_pipeline|data1[68]~q ;

assign axi_bridge_0_s0_rdata[0] = \axi_bridge_0|r_channel_pipeline|data1[3]~q ;

assign axi_bridge_0_s0_rdata[1] = \axi_bridge_0|r_channel_pipeline|data1[4]~q ;

assign axi_bridge_0_s0_rdata[2] = \axi_bridge_0|r_channel_pipeline|data1[5]~q ;

assign axi_bridge_0_s0_rdata[3] = \axi_bridge_0|r_channel_pipeline|data1[6]~q ;

assign axi_bridge_0_s0_rdata[4] = \axi_bridge_0|r_channel_pipeline|data1[7]~q ;

assign axi_bridge_0_s0_rdata[5] = \axi_bridge_0|r_channel_pipeline|data1[8]~q ;

assign axi_bridge_0_s0_rdata[6] = \axi_bridge_0|r_channel_pipeline|data1[9]~q ;

assign axi_bridge_0_s0_rdata[7] = \axi_bridge_0|r_channel_pipeline|data1[10]~q ;

assign axi_bridge_0_s0_rdata[8] = \axi_bridge_0|r_channel_pipeline|data1[11]~q ;

assign axi_bridge_0_s0_rdata[9] = \axi_bridge_0|r_channel_pipeline|data1[12]~q ;

assign axi_bridge_0_s0_rdata[10] = \axi_bridge_0|r_channel_pipeline|data1[13]~q ;

assign axi_bridge_0_s0_rdata[11] = \axi_bridge_0|r_channel_pipeline|data1[14]~q ;

assign axi_bridge_0_s0_rdata[12] = \axi_bridge_0|r_channel_pipeline|data1[15]~q ;

assign axi_bridge_0_s0_rdata[13] = \axi_bridge_0|r_channel_pipeline|data1[16]~q ;

assign axi_bridge_0_s0_rdata[14] = \axi_bridge_0|r_channel_pipeline|data1[17]~q ;

assign axi_bridge_0_s0_rdata[15] = \axi_bridge_0|r_channel_pipeline|data1[18]~q ;

assign axi_bridge_0_s0_rdata[16] = \axi_bridge_0|r_channel_pipeline|data1[19]~q ;

assign axi_bridge_0_s0_rdata[17] = \axi_bridge_0|r_channel_pipeline|data1[20]~q ;

assign axi_bridge_0_s0_rdata[18] = \axi_bridge_0|r_channel_pipeline|data1[21]~q ;

assign axi_bridge_0_s0_rdata[19] = \axi_bridge_0|r_channel_pipeline|data1[22]~q ;

assign axi_bridge_0_s0_rdata[20] = \axi_bridge_0|r_channel_pipeline|data1[23]~q ;

assign axi_bridge_0_s0_rdata[21] = \axi_bridge_0|r_channel_pipeline|data1[24]~q ;

assign axi_bridge_0_s0_rdata[22] = \axi_bridge_0|r_channel_pipeline|data1[25]~q ;

assign axi_bridge_0_s0_rdata[23] = \axi_bridge_0|r_channel_pipeline|data1[26]~q ;

assign axi_bridge_0_s0_rdata[24] = \axi_bridge_0|r_channel_pipeline|data1[27]~q ;

assign axi_bridge_0_s0_rdata[25] = \axi_bridge_0|r_channel_pipeline|data1[28]~q ;

assign axi_bridge_0_s0_rdata[26] = \axi_bridge_0|r_channel_pipeline|data1[29]~q ;

assign axi_bridge_0_s0_rdata[27] = \axi_bridge_0|r_channel_pipeline|data1[30]~q ;

assign axi_bridge_0_s0_rdata[28] = \axi_bridge_0|r_channel_pipeline|data1[31]~q ;

assign axi_bridge_0_s0_rdata[29] = \axi_bridge_0|r_channel_pipeline|data1[32]~q ;

assign axi_bridge_0_s0_rdata[30] = \axi_bridge_0|r_channel_pipeline|data1[33]~q ;

assign axi_bridge_0_s0_rdata[31] = \axi_bridge_0|r_channel_pipeline|data1[34]~q ;

assign axi_bridge_0_s0_rdata[32] = \axi_bridge_0|r_channel_pipeline|data1[35]~q ;

assign axi_bridge_0_s0_rdata[33] = \axi_bridge_0|r_channel_pipeline|data1[36]~q ;

assign axi_bridge_0_s0_rdata[34] = \axi_bridge_0|r_channel_pipeline|data1[37]~q ;

assign axi_bridge_0_s0_rdata[35] = \axi_bridge_0|r_channel_pipeline|data1[38]~q ;

assign axi_bridge_0_s0_rdata[36] = \axi_bridge_0|r_channel_pipeline|data1[39]~q ;

assign axi_bridge_0_s0_rdata[37] = \axi_bridge_0|r_channel_pipeline|data1[40]~q ;

assign axi_bridge_0_s0_rdata[38] = \axi_bridge_0|r_channel_pipeline|data1[41]~q ;

assign axi_bridge_0_s0_rdata[39] = \axi_bridge_0|r_channel_pipeline|data1[42]~q ;

assign axi_bridge_0_s0_rdata[40] = \axi_bridge_0|r_channel_pipeline|data1[43]~q ;

assign axi_bridge_0_s0_rdata[41] = \axi_bridge_0|r_channel_pipeline|data1[44]~q ;

assign axi_bridge_0_s0_rdata[42] = \axi_bridge_0|r_channel_pipeline|data1[45]~q ;

assign axi_bridge_0_s0_rdata[43] = \axi_bridge_0|r_channel_pipeline|data1[46]~q ;

assign axi_bridge_0_s0_rdata[44] = \axi_bridge_0|r_channel_pipeline|data1[47]~q ;

assign axi_bridge_0_s0_rdata[45] = \axi_bridge_0|r_channel_pipeline|data1[48]~q ;

assign axi_bridge_0_s0_rdata[46] = \axi_bridge_0|r_channel_pipeline|data1[49]~q ;

assign axi_bridge_0_s0_rdata[47] = \axi_bridge_0|r_channel_pipeline|data1[50]~q ;

assign axi_bridge_0_s0_rdata[48] = \axi_bridge_0|r_channel_pipeline|data1[51]~q ;

assign axi_bridge_0_s0_rdata[49] = \axi_bridge_0|r_channel_pipeline|data1[52]~q ;

assign axi_bridge_0_s0_rdata[50] = \axi_bridge_0|r_channel_pipeline|data1[53]~q ;

assign axi_bridge_0_s0_rdata[51] = \axi_bridge_0|r_channel_pipeline|data1[54]~q ;

assign axi_bridge_0_s0_rdata[52] = \axi_bridge_0|r_channel_pipeline|data1[55]~q ;

assign axi_bridge_0_s0_rdata[53] = \axi_bridge_0|r_channel_pipeline|data1[56]~q ;

assign axi_bridge_0_s0_rdata[54] = \axi_bridge_0|r_channel_pipeline|data1[57]~q ;

assign axi_bridge_0_s0_rdata[55] = \axi_bridge_0|r_channel_pipeline|data1[58]~q ;

assign axi_bridge_0_s0_rdata[56] = \axi_bridge_0|r_channel_pipeline|data1[59]~q ;

assign axi_bridge_0_s0_rdata[57] = \axi_bridge_0|r_channel_pipeline|data1[60]~q ;

assign axi_bridge_0_s0_rdata[58] = \axi_bridge_0|r_channel_pipeline|data1[61]~q ;

assign axi_bridge_0_s0_rdata[59] = \axi_bridge_0|r_channel_pipeline|data1[62]~q ;

assign axi_bridge_0_s0_rdata[60] = \axi_bridge_0|r_channel_pipeline|data1[63]~q ;

assign axi_bridge_0_s0_rdata[61] = \axi_bridge_0|r_channel_pipeline|data1[64]~q ;

assign axi_bridge_0_s0_rdata[62] = \axi_bridge_0|r_channel_pipeline|data1[65]~q ;

assign axi_bridge_0_s0_rdata[63] = \axi_bridge_0|r_channel_pipeline|data1[66]~q ;

assign axi_bridge_0_s0_rresp[0] = gnd;

assign axi_bridge_0_s0_rresp[1] = gnd;

assign axi_bridge_0_s0_rlast = \axi_bridge_0|r_channel_pipeline|data1[0]~q ;

assign axi_bridge_0_s0_rvalid = \axi_bridge_0|r_channel_pipeline|full1~q ;

assign \axi_bridge_0_s0_awlock[0]~input_o  = axi_bridge_0_s0_awlock[0];

assign \axi_bridge_0_s0_awcache[0]~input_o  = axi_bridge_0_s0_awcache[0];

assign \axi_bridge_0_s0_awcache[1]~input_o  = axi_bridge_0_s0_awcache[1];

assign \axi_bridge_0_s0_awcache[2]~input_o  = axi_bridge_0_s0_awcache[2];

assign \axi_bridge_0_s0_awcache[3]~input_o  = axi_bridge_0_s0_awcache[3];

assign \axi_bridge_0_s0_awprot[0]~input_o  = axi_bridge_0_s0_awprot[0];

assign \axi_bridge_0_s0_awprot[1]~input_o  = axi_bridge_0_s0_awprot[1];

assign \axi_bridge_0_s0_awprot[2]~input_o  = axi_bridge_0_s0_awprot[2];

assign \axi_bridge_0_s0_awqos[0]~input_o  = axi_bridge_0_s0_awqos[0];

assign \axi_bridge_0_s0_awqos[1]~input_o  = axi_bridge_0_s0_awqos[1];

assign \axi_bridge_0_s0_awqos[2]~input_o  = axi_bridge_0_s0_awqos[2];

assign \axi_bridge_0_s0_awqos[3]~input_o  = axi_bridge_0_s0_awqos[3];

assign \axi_bridge_0_s0_awregion[0]~input_o  = axi_bridge_0_s0_awregion[0];

assign \axi_bridge_0_s0_awregion[1]~input_o  = axi_bridge_0_s0_awregion[1];

assign \axi_bridge_0_s0_awregion[2]~input_o  = axi_bridge_0_s0_awregion[2];

assign \axi_bridge_0_s0_awregion[3]~input_o  = axi_bridge_0_s0_awregion[3];

assign \axi_bridge_0_s0_arlock[0]~input_o  = axi_bridge_0_s0_arlock[0];

assign \axi_bridge_0_s0_arcache[0]~input_o  = axi_bridge_0_s0_arcache[0];

assign \axi_bridge_0_s0_arcache[1]~input_o  = axi_bridge_0_s0_arcache[1];

assign \axi_bridge_0_s0_arcache[2]~input_o  = axi_bridge_0_s0_arcache[2];

assign \axi_bridge_0_s0_arcache[3]~input_o  = axi_bridge_0_s0_arcache[3];

assign \axi_bridge_0_s0_arprot[0]~input_o  = axi_bridge_0_s0_arprot[0];

assign \axi_bridge_0_s0_arprot[1]~input_o  = axi_bridge_0_s0_arprot[1];

assign \axi_bridge_0_s0_arprot[2]~input_o  = axi_bridge_0_s0_arprot[2];

assign \axi_bridge_0_s0_arqos[0]~input_o  = axi_bridge_0_s0_arqos[0];

assign \axi_bridge_0_s0_arqos[1]~input_o  = axi_bridge_0_s0_arqos[1];

assign \axi_bridge_0_s0_arqos[2]~input_o  = axi_bridge_0_s0_arqos[2];

assign \axi_bridge_0_s0_arqos[3]~input_o  = axi_bridge_0_s0_arqos[3];

assign \axi_bridge_0_s0_arregion[0]~input_o  = axi_bridge_0_s0_arregion[0];

assign \axi_bridge_0_s0_arregion[1]~input_o  = axi_bridge_0_s0_arregion[1];

assign \axi_bridge_0_s0_arregion[2]~input_o  = axi_bridge_0_s0_arregion[2];

assign \axi_bridge_0_s0_arregion[3]~input_o  = axi_bridge_0_s0_arregion[3];

assign \axi_bridge_0_s0_awaddr[31]~input_o  = axi_bridge_0_s0_awaddr[31];

assign \axi_bridge_0_s0_awaddr[30]~input_o  = axi_bridge_0_s0_awaddr[30];

assign \axi_bridge_0_s0_awaddr[29]~input_o  = axi_bridge_0_s0_awaddr[29];

assign \axi_bridge_0_s0_awaddr[28]~input_o  = axi_bridge_0_s0_awaddr[28];

assign \axi_bridge_0_s0_awaddr[27]~input_o  = axi_bridge_0_s0_awaddr[27];

assign \axi_bridge_0_s0_awaddr[26]~input_o  = axi_bridge_0_s0_awaddr[26];

assign \axi_bridge_0_s0_awaddr[25]~input_o  = axi_bridge_0_s0_awaddr[25];

assign \axi_bridge_0_s0_awaddr[24]~input_o  = axi_bridge_0_s0_awaddr[24];

assign \axi_bridge_0_s0_awaddr[23]~input_o  = axi_bridge_0_s0_awaddr[23];

assign \axi_bridge_0_s0_awaddr[22]~input_o  = axi_bridge_0_s0_awaddr[22];

assign \axi_bridge_0_s0_awaddr[21]~input_o  = axi_bridge_0_s0_awaddr[21];

assign \axi_bridge_0_s0_awaddr[20]~input_o  = axi_bridge_0_s0_awaddr[20];

assign \axi_bridge_0_s0_awaddr[19]~input_o  = axi_bridge_0_s0_awaddr[19];

assign \axi_bridge_0_s0_awaddr[18]~input_o  = axi_bridge_0_s0_awaddr[18];

assign \axi_bridge_0_s0_awaddr[17]~input_o  = axi_bridge_0_s0_awaddr[17];

assign \axi_bridge_0_s0_awaddr[16]~input_o  = axi_bridge_0_s0_awaddr[16];

assign \axi_bridge_0_s0_araddr[31]~input_o  = axi_bridge_0_s0_araddr[31];

assign \axi_bridge_0_s0_araddr[30]~input_o  = axi_bridge_0_s0_araddr[30];

assign \axi_bridge_0_s0_araddr[29]~input_o  = axi_bridge_0_s0_araddr[29];

assign \axi_bridge_0_s0_araddr[28]~input_o  = axi_bridge_0_s0_araddr[28];

assign \axi_bridge_0_s0_araddr[27]~input_o  = axi_bridge_0_s0_araddr[27];

assign \axi_bridge_0_s0_araddr[26]~input_o  = axi_bridge_0_s0_araddr[26];

assign \axi_bridge_0_s0_araddr[25]~input_o  = axi_bridge_0_s0_araddr[25];

assign \axi_bridge_0_s0_araddr[24]~input_o  = axi_bridge_0_s0_araddr[24];

assign \axi_bridge_0_s0_araddr[23]~input_o  = axi_bridge_0_s0_araddr[23];

assign \axi_bridge_0_s0_araddr[22]~input_o  = axi_bridge_0_s0_araddr[22];

assign \axi_bridge_0_s0_araddr[21]~input_o  = axi_bridge_0_s0_araddr[21];

assign \axi_bridge_0_s0_araddr[20]~input_o  = axi_bridge_0_s0_araddr[20];

assign \axi_bridge_0_s0_araddr[19]~input_o  = axi_bridge_0_s0_araddr[19];

assign \axi_bridge_0_s0_araddr[18]~input_o  = axi_bridge_0_s0_araddr[18];

assign \axi_bridge_0_s0_araddr[17]~input_o  = axi_bridge_0_s0_araddr[17];

assign \axi_bridge_0_s0_araddr[16]~input_o  = axi_bridge_0_s0_araddr[16];

endmodule

module cycloneiv_altera_axi_bridge (
	full0,
	full01,
	data1_2,
	data1_3,
	full1,
	full02,
	data1_67,
	data1_68,
	data1_31,
	data1_4,
	data1_5,
	data1_6,
	data1_7,
	data1_8,
	data1_9,
	data1_10,
	data1_11,
	data1_12,
	data1_13,
	data1_14,
	data1_15,
	data1_16,
	data1_17,
	data1_18,
	data1_19,
	data1_20,
	data1_21,
	data1_22,
	data1_23,
	data1_24,
	data1_25,
	data1_26,
	data1_27,
	data1_28,
	data1_29,
	data1_30,
	data1_311,
	data1_32,
	data1_33,
	data1_34,
	data1_35,
	data1_36,
	data1_37,
	data1_38,
	data1_39,
	data1_40,
	data1_41,
	data1_42,
	data1_43,
	data1_44,
	data1_45,
	data1_46,
	data1_47,
	data1_48,
	data1_49,
	data1_50,
	data1_51,
	data1_52,
	data1_53,
	data1_54,
	data1_55,
	data1_56,
	data1_57,
	data1_58,
	data1_59,
	data1_60,
	data1_61,
	data1_62,
	data1_63,
	data1_64,
	data1_65,
	data1_66,
	data1_0,
	full11,
	full12,
	data1_01,
	data1_361,
	data1_351,
	data1_341,
	data1_331,
	Equal1,
	WideOr0,
	full13,
	last_dest_id_0,
	has_pending_responses,
	wready,
	nonposted_cmd_accepted,
	r_sync_rst,
	awready,
	src0_valid,
	src0_valid1,
	src_data_144,
	full03,
	src_data_145,
	full14,
	data1_362,
	data1_352,
	data1_342,
	data1_332,
	WideOr01,
	cmd_sink_ready,
	src1_valid,
	src1_valid1,
	src_data_1441,
	full04,
	src_data_1451,
	src_data_0,
	src_data_1,
	src_data_2,
	src_data_3,
	src_data_4,
	src_data_5,
	src_data_6,
	src_data_7,
	src_data_8,
	src_data_9,
	src_data_10,
	src_data_11,
	src_data_12,
	src_data_13,
	src_data_14,
	src_data_15,
	src_data_16,
	src_data_17,
	src_data_18,
	src_data_19,
	src_data_20,
	src_data_21,
	src_data_22,
	src_data_23,
	src_data_24,
	src_data_25,
	src_data_26,
	src_data_27,
	src_data_28,
	src_data_29,
	src_data_30,
	src_data_31,
	src_data_32,
	src_data_33,
	src_data_34,
	src_data_35,
	src_data_36,
	src_data_37,
	src_data_38,
	src_data_39,
	src_data_40,
	src_data_41,
	src_data_42,
	src_data_43,
	src_data_44,
	src_data_45,
	src_data_46,
	src_data_47,
	src_data_48,
	src_data_49,
	src_data_50,
	src_data_51,
	src_data_52,
	src_data_53,
	src_data_54,
	src_data_55,
	src_data_56,
	src_data_57,
	src_data_58,
	src_data_59,
	src_data_60,
	src_data_61,
	src_data_62,
	src_data_63,
	src_payload_0,
	data1_321,
	data1_312,
	data1_301,
	data1_291,
	data1_121,
	data1_101,
	data1_111,
	data1_281,
	data1_271,
	data1_261,
	data1_251,
	data1_241,
	data1_231,
	data1_221,
	data1_211,
	data1_81,
	data1_222,
	data1_112,
	data1_122,
	data1_102,
	data1_212,
	data1_232,
	data1_82,
	data1_410,
	data1_210,
	data1_71,
	data1_69,
	data1_510,
	data1_310,
	data1_1,
	data1_131,
	data1_132,
	data1_141,
	data1_142,
	data1_151,
	data1_152,
	data1_161,
	data1_162,
	data1_171,
	data1_172,
	data1_181,
	data1_182,
	data1_191,
	data1_192,
	data1_201,
	data1_202,
	cmd_sink_ready1,
	data1_91,
	data1_92,
	data1_83,
	data1_531,
	data1_532,
	data1_541,
	data1_542,
	data1_93,
	data1_242,
	data1_252,
	data1_262,
	data1_272,
	data1_282,
	data1_292,
	data1_302,
	data1_313,
	data1_322,
	data1_103,
	data1_113,
	data1_123,
	data1_133,
	data1_143,
	data1_153,
	data1_163,
	data1_173,
	data1_183,
	data1_193,
	data1_203,
	data1_213,
	data1_223,
	data1_233,
	data1_243,
	data1_253,
	data1_263,
	data1_273,
	data1_283,
	data1_293,
	data1_303,
	data1_314,
	data1_323,
	data1_333,
	data1_343,
	data1_353,
	data1_363,
	data1_371,
	data1_381,
	data1_391,
	data1_401,
	data1_411,
	data1_421,
	data1_431,
	data1_441,
	data1_451,
	data1_461,
	data1_471,
	data1_481,
	data1_491,
	data1_501,
	data1_511,
	data1_521,
	data1_533,
	data1_543,
	data1_551,
	data1_561,
	data1_571,
	data1_581,
	data1_591,
	data1_601,
	data1_611,
	data1_621,
	data1_631,
	data1_641,
	data1_651,
	data1_661,
	data1_671,
	data1_681,
	data1_691,
	data1_70,
	data1_711,
	data1_72,
	axi_bridge_0_s0_awvalid,
	clk_clk,
	axi_bridge_0_s0_wvalid,
	axi_bridge_0_s0_bready,
	axi_bridge_0_s0_arvalid,
	axi_bridge_0_s0_rready,
	axi_bridge_0_s0_wlast,
	axi_bridge_0_s0_awaddr_15,
	axi_bridge_0_s0_awaddr_14,
	axi_bridge_0_s0_awaddr_13,
	axi_bridge_0_s0_awaddr_12,
	axi_bridge_0_s0_araddr_15,
	axi_bridge_0_s0_araddr_14,
	axi_bridge_0_s0_araddr_13,
	axi_bridge_0_s0_araddr_12,
	axi_bridge_0_s0_awaddr_11,
	axi_bridge_0_s0_awaddr_10,
	axi_bridge_0_s0_awaddr_9,
	axi_bridge_0_s0_awaddr_8,
	axi_bridge_0_s0_awsize_2,
	axi_bridge_0_s0_awsize_0,
	axi_bridge_0_s0_awsize_1,
	axi_bridge_0_s0_awaddr_7,
	axi_bridge_0_s0_awaddr_6,
	axi_bridge_0_s0_awaddr_5,
	axi_bridge_0_s0_awaddr_4,
	axi_bridge_0_s0_awaddr_3,
	axi_bridge_0_s0_awaddr_2,
	axi_bridge_0_s0_awaddr_1,
	axi_bridge_0_s0_awaddr_0,
	axi_bridge_0_s0_awburst_0,
	axi_bridge_0_s0_araddr_1,
	axi_bridge_0_s0_arsize_1,
	axi_bridge_0_s0_arsize_2,
	axi_bridge_0_s0_arsize_0,
	axi_bridge_0_s0_araddr_0,
	axi_bridge_0_s0_araddr_2,
	axi_bridge_0_s0_wstrb_7,
	axi_bridge_0_s0_wstrb_3,
	axi_bridge_0_s0_wstrb_1,
	axi_bridge_0_s0_wstrb_6,
	axi_bridge_0_s0_wstrb_5,
	axi_bridge_0_s0_wstrb_4,
	axi_bridge_0_s0_wstrb_2,
	axi_bridge_0_s0_wstrb_0,
	axi_bridge_0_s0_arlen_0,
	axi_bridge_0_s0_awlen_0,
	axi_bridge_0_s0_arlen_1,
	axi_bridge_0_s0_awlen_1,
	axi_bridge_0_s0_arlen_2,
	axi_bridge_0_s0_awlen_2,
	axi_bridge_0_s0_arlen_3,
	axi_bridge_0_s0_awlen_3,
	axi_bridge_0_s0_arlen_4,
	axi_bridge_0_s0_awlen_4,
	axi_bridge_0_s0_arlen_5,
	axi_bridge_0_s0_awlen_5,
	axi_bridge_0_s0_arlen_6,
	axi_bridge_0_s0_awlen_6,
	axi_bridge_0_s0_arlen_7,
	axi_bridge_0_s0_awlen_7,
	axi_bridge_0_s0_awburst_1,
	axi_bridge_0_s0_arburst_1,
	axi_bridge_0_s0_arburst_0,
	axi_bridge_0_s0_arid_0,
	axi_bridge_0_s0_awid_0,
	axi_bridge_0_s0_arid_1,
	axi_bridge_0_s0_awid_1,
	axi_bridge_0_s0_wdata_0,
	axi_bridge_0_s0_araddr_3,
	axi_bridge_0_s0_araddr_4,
	axi_bridge_0_s0_araddr_5,
	axi_bridge_0_s0_araddr_6,
	axi_bridge_0_s0_araddr_7,
	axi_bridge_0_s0_araddr_8,
	axi_bridge_0_s0_araddr_9,
	axi_bridge_0_s0_araddr_10,
	axi_bridge_0_s0_araddr_11,
	axi_bridge_0_s0_wdata_1,
	axi_bridge_0_s0_wdata_2,
	axi_bridge_0_s0_wdata_3,
	axi_bridge_0_s0_wdata_4,
	axi_bridge_0_s0_wdata_5,
	axi_bridge_0_s0_wdata_6,
	axi_bridge_0_s0_wdata_7,
	axi_bridge_0_s0_wdata_8,
	axi_bridge_0_s0_wdata_9,
	axi_bridge_0_s0_wdata_10,
	axi_bridge_0_s0_wdata_11,
	axi_bridge_0_s0_wdata_12,
	axi_bridge_0_s0_wdata_13,
	axi_bridge_0_s0_wdata_14,
	axi_bridge_0_s0_wdata_15,
	axi_bridge_0_s0_wdata_16,
	axi_bridge_0_s0_wdata_17,
	axi_bridge_0_s0_wdata_18,
	axi_bridge_0_s0_wdata_19,
	axi_bridge_0_s0_wdata_20,
	axi_bridge_0_s0_wdata_21,
	axi_bridge_0_s0_wdata_22,
	axi_bridge_0_s0_wdata_23,
	axi_bridge_0_s0_wdata_24,
	axi_bridge_0_s0_wdata_25,
	axi_bridge_0_s0_wdata_26,
	axi_bridge_0_s0_wdata_27,
	axi_bridge_0_s0_wdata_28,
	axi_bridge_0_s0_wdata_29,
	axi_bridge_0_s0_wdata_30,
	axi_bridge_0_s0_wdata_31,
	axi_bridge_0_s0_wdata_32,
	axi_bridge_0_s0_wdata_33,
	axi_bridge_0_s0_wdata_34,
	axi_bridge_0_s0_wdata_35,
	axi_bridge_0_s0_wdata_36,
	axi_bridge_0_s0_wdata_37,
	axi_bridge_0_s0_wdata_38,
	axi_bridge_0_s0_wdata_39,
	axi_bridge_0_s0_wdata_40,
	axi_bridge_0_s0_wdata_41,
	axi_bridge_0_s0_wdata_42,
	axi_bridge_0_s0_wdata_43,
	axi_bridge_0_s0_wdata_44,
	axi_bridge_0_s0_wdata_45,
	axi_bridge_0_s0_wdata_46,
	axi_bridge_0_s0_wdata_47,
	axi_bridge_0_s0_wdata_48,
	axi_bridge_0_s0_wdata_49,
	axi_bridge_0_s0_wdata_50,
	axi_bridge_0_s0_wdata_51,
	axi_bridge_0_s0_wdata_52,
	axi_bridge_0_s0_wdata_53,
	axi_bridge_0_s0_wdata_54,
	axi_bridge_0_s0_wdata_55,
	axi_bridge_0_s0_wdata_56,
	axi_bridge_0_s0_wdata_57,
	axi_bridge_0_s0_wdata_58,
	axi_bridge_0_s0_wdata_59,
	axi_bridge_0_s0_wdata_60,
	axi_bridge_0_s0_wdata_61,
	axi_bridge_0_s0_wdata_62,
	axi_bridge_0_s0_wdata_63)/* synthesis synthesis_greybox=0 */;
output 	full0;
output 	full01;
output 	data1_2;
output 	data1_3;
output 	full1;
output 	full02;
output 	data1_67;
output 	data1_68;
output 	data1_31;
output 	data1_4;
output 	data1_5;
output 	data1_6;
output 	data1_7;
output 	data1_8;
output 	data1_9;
output 	data1_10;
output 	data1_11;
output 	data1_12;
output 	data1_13;
output 	data1_14;
output 	data1_15;
output 	data1_16;
output 	data1_17;
output 	data1_18;
output 	data1_19;
output 	data1_20;
output 	data1_21;
output 	data1_22;
output 	data1_23;
output 	data1_24;
output 	data1_25;
output 	data1_26;
output 	data1_27;
output 	data1_28;
output 	data1_29;
output 	data1_30;
output 	data1_311;
output 	data1_32;
output 	data1_33;
output 	data1_34;
output 	data1_35;
output 	data1_36;
output 	data1_37;
output 	data1_38;
output 	data1_39;
output 	data1_40;
output 	data1_41;
output 	data1_42;
output 	data1_43;
output 	data1_44;
output 	data1_45;
output 	data1_46;
output 	data1_47;
output 	data1_48;
output 	data1_49;
output 	data1_50;
output 	data1_51;
output 	data1_52;
output 	data1_53;
output 	data1_54;
output 	data1_55;
output 	data1_56;
output 	data1_57;
output 	data1_58;
output 	data1_59;
output 	data1_60;
output 	data1_61;
output 	data1_62;
output 	data1_63;
output 	data1_64;
output 	data1_65;
output 	data1_66;
output 	data1_0;
output 	full11;
output 	full12;
output 	data1_01;
output 	data1_361;
output 	data1_351;
output 	data1_341;
output 	data1_331;
input 	Equal1;
input 	WideOr0;
output 	full13;
input 	last_dest_id_0;
input 	has_pending_responses;
input 	wready;
input 	nonposted_cmd_accepted;
input 	r_sync_rst;
input 	awready;
input 	src0_valid;
input 	src0_valid1;
input 	src_data_144;
output 	full03;
input 	src_data_145;
output 	full14;
output 	data1_362;
output 	data1_352;
output 	data1_342;
output 	data1_332;
input 	WideOr01;
input 	cmd_sink_ready;
input 	src1_valid;
input 	src1_valid1;
input 	src_data_1441;
output 	full04;
input 	src_data_1451;
input 	src_data_0;
input 	src_data_1;
input 	src_data_2;
input 	src_data_3;
input 	src_data_4;
input 	src_data_5;
input 	src_data_6;
input 	src_data_7;
input 	src_data_8;
input 	src_data_9;
input 	src_data_10;
input 	src_data_11;
input 	src_data_12;
input 	src_data_13;
input 	src_data_14;
input 	src_data_15;
input 	src_data_16;
input 	src_data_17;
input 	src_data_18;
input 	src_data_19;
input 	src_data_20;
input 	src_data_21;
input 	src_data_22;
input 	src_data_23;
input 	src_data_24;
input 	src_data_25;
input 	src_data_26;
input 	src_data_27;
input 	src_data_28;
input 	src_data_29;
input 	src_data_30;
input 	src_data_31;
input 	src_data_32;
input 	src_data_33;
input 	src_data_34;
input 	src_data_35;
input 	src_data_36;
input 	src_data_37;
input 	src_data_38;
input 	src_data_39;
input 	src_data_40;
input 	src_data_41;
input 	src_data_42;
input 	src_data_43;
input 	src_data_44;
input 	src_data_45;
input 	src_data_46;
input 	src_data_47;
input 	src_data_48;
input 	src_data_49;
input 	src_data_50;
input 	src_data_51;
input 	src_data_52;
input 	src_data_53;
input 	src_data_54;
input 	src_data_55;
input 	src_data_56;
input 	src_data_57;
input 	src_data_58;
input 	src_data_59;
input 	src_data_60;
input 	src_data_61;
input 	src_data_62;
input 	src_data_63;
input 	src_payload_0;
output 	data1_321;
output 	data1_312;
output 	data1_301;
output 	data1_291;
output 	data1_121;
output 	data1_101;
output 	data1_111;
output 	data1_281;
output 	data1_271;
output 	data1_261;
output 	data1_251;
output 	data1_241;
output 	data1_231;
output 	data1_221;
output 	data1_211;
output 	data1_81;
output 	data1_222;
output 	data1_112;
output 	data1_122;
output 	data1_102;
output 	data1_212;
output 	data1_232;
output 	data1_82;
output 	data1_410;
output 	data1_210;
output 	data1_71;
output 	data1_69;
output 	data1_510;
output 	data1_310;
output 	data1_1;
output 	data1_131;
output 	data1_132;
output 	data1_141;
output 	data1_142;
output 	data1_151;
output 	data1_152;
output 	data1_161;
output 	data1_162;
output 	data1_171;
output 	data1_172;
output 	data1_181;
output 	data1_182;
output 	data1_191;
output 	data1_192;
output 	data1_201;
output 	data1_202;
input 	cmd_sink_ready1;
output 	data1_91;
output 	data1_92;
output 	data1_83;
output 	data1_531;
output 	data1_532;
output 	data1_541;
output 	data1_542;
output 	data1_93;
output 	data1_242;
output 	data1_252;
output 	data1_262;
output 	data1_272;
output 	data1_282;
output 	data1_292;
output 	data1_302;
output 	data1_313;
output 	data1_322;
output 	data1_103;
output 	data1_113;
output 	data1_123;
output 	data1_133;
output 	data1_143;
output 	data1_153;
output 	data1_163;
output 	data1_173;
output 	data1_183;
output 	data1_193;
output 	data1_203;
output 	data1_213;
output 	data1_223;
output 	data1_233;
output 	data1_243;
output 	data1_253;
output 	data1_263;
output 	data1_273;
output 	data1_283;
output 	data1_293;
output 	data1_303;
output 	data1_314;
output 	data1_323;
output 	data1_333;
output 	data1_343;
output 	data1_353;
output 	data1_363;
output 	data1_371;
output 	data1_381;
output 	data1_391;
output 	data1_401;
output 	data1_411;
output 	data1_421;
output 	data1_431;
output 	data1_441;
output 	data1_451;
output 	data1_461;
output 	data1_471;
output 	data1_481;
output 	data1_491;
output 	data1_501;
output 	data1_511;
output 	data1_521;
output 	data1_533;
output 	data1_543;
output 	data1_551;
output 	data1_561;
output 	data1_571;
output 	data1_581;
output 	data1_591;
output 	data1_601;
output 	data1_611;
output 	data1_621;
output 	data1_631;
output 	data1_641;
output 	data1_651;
output 	data1_661;
output 	data1_671;
output 	data1_681;
output 	data1_691;
output 	data1_70;
output 	data1_711;
output 	data1_72;
input 	axi_bridge_0_s0_awvalid;
input 	clk_clk;
input 	axi_bridge_0_s0_wvalid;
input 	axi_bridge_0_s0_bready;
input 	axi_bridge_0_s0_arvalid;
input 	axi_bridge_0_s0_rready;
input 	axi_bridge_0_s0_wlast;
input 	axi_bridge_0_s0_awaddr_15;
input 	axi_bridge_0_s0_awaddr_14;
input 	axi_bridge_0_s0_awaddr_13;
input 	axi_bridge_0_s0_awaddr_12;
input 	axi_bridge_0_s0_araddr_15;
input 	axi_bridge_0_s0_araddr_14;
input 	axi_bridge_0_s0_araddr_13;
input 	axi_bridge_0_s0_araddr_12;
input 	axi_bridge_0_s0_awaddr_11;
input 	axi_bridge_0_s0_awaddr_10;
input 	axi_bridge_0_s0_awaddr_9;
input 	axi_bridge_0_s0_awaddr_8;
input 	axi_bridge_0_s0_awsize_2;
input 	axi_bridge_0_s0_awsize_0;
input 	axi_bridge_0_s0_awsize_1;
input 	axi_bridge_0_s0_awaddr_7;
input 	axi_bridge_0_s0_awaddr_6;
input 	axi_bridge_0_s0_awaddr_5;
input 	axi_bridge_0_s0_awaddr_4;
input 	axi_bridge_0_s0_awaddr_3;
input 	axi_bridge_0_s0_awaddr_2;
input 	axi_bridge_0_s0_awaddr_1;
input 	axi_bridge_0_s0_awaddr_0;
input 	axi_bridge_0_s0_awburst_0;
input 	axi_bridge_0_s0_araddr_1;
input 	axi_bridge_0_s0_arsize_1;
input 	axi_bridge_0_s0_arsize_2;
input 	axi_bridge_0_s0_arsize_0;
input 	axi_bridge_0_s0_araddr_0;
input 	axi_bridge_0_s0_araddr_2;
input 	axi_bridge_0_s0_wstrb_7;
input 	axi_bridge_0_s0_wstrb_3;
input 	axi_bridge_0_s0_wstrb_1;
input 	axi_bridge_0_s0_wstrb_6;
input 	axi_bridge_0_s0_wstrb_5;
input 	axi_bridge_0_s0_wstrb_4;
input 	axi_bridge_0_s0_wstrb_2;
input 	axi_bridge_0_s0_wstrb_0;
input 	axi_bridge_0_s0_arlen_0;
input 	axi_bridge_0_s0_awlen_0;
input 	axi_bridge_0_s0_arlen_1;
input 	axi_bridge_0_s0_awlen_1;
input 	axi_bridge_0_s0_arlen_2;
input 	axi_bridge_0_s0_awlen_2;
input 	axi_bridge_0_s0_arlen_3;
input 	axi_bridge_0_s0_awlen_3;
input 	axi_bridge_0_s0_arlen_4;
input 	axi_bridge_0_s0_awlen_4;
input 	axi_bridge_0_s0_arlen_5;
input 	axi_bridge_0_s0_awlen_5;
input 	axi_bridge_0_s0_arlen_6;
input 	axi_bridge_0_s0_awlen_6;
input 	axi_bridge_0_s0_arlen_7;
input 	axi_bridge_0_s0_awlen_7;
input 	axi_bridge_0_s0_awburst_1;
input 	axi_bridge_0_s0_arburst_1;
input 	axi_bridge_0_s0_arburst_0;
input 	axi_bridge_0_s0_arid_0;
input 	axi_bridge_0_s0_awid_0;
input 	axi_bridge_0_s0_arid_1;
input 	axi_bridge_0_s0_awid_1;
input 	axi_bridge_0_s0_wdata_0;
input 	axi_bridge_0_s0_araddr_3;
input 	axi_bridge_0_s0_araddr_4;
input 	axi_bridge_0_s0_araddr_5;
input 	axi_bridge_0_s0_araddr_6;
input 	axi_bridge_0_s0_araddr_7;
input 	axi_bridge_0_s0_araddr_8;
input 	axi_bridge_0_s0_araddr_9;
input 	axi_bridge_0_s0_araddr_10;
input 	axi_bridge_0_s0_araddr_11;
input 	axi_bridge_0_s0_wdata_1;
input 	axi_bridge_0_s0_wdata_2;
input 	axi_bridge_0_s0_wdata_3;
input 	axi_bridge_0_s0_wdata_4;
input 	axi_bridge_0_s0_wdata_5;
input 	axi_bridge_0_s0_wdata_6;
input 	axi_bridge_0_s0_wdata_7;
input 	axi_bridge_0_s0_wdata_8;
input 	axi_bridge_0_s0_wdata_9;
input 	axi_bridge_0_s0_wdata_10;
input 	axi_bridge_0_s0_wdata_11;
input 	axi_bridge_0_s0_wdata_12;
input 	axi_bridge_0_s0_wdata_13;
input 	axi_bridge_0_s0_wdata_14;
input 	axi_bridge_0_s0_wdata_15;
input 	axi_bridge_0_s0_wdata_16;
input 	axi_bridge_0_s0_wdata_17;
input 	axi_bridge_0_s0_wdata_18;
input 	axi_bridge_0_s0_wdata_19;
input 	axi_bridge_0_s0_wdata_20;
input 	axi_bridge_0_s0_wdata_21;
input 	axi_bridge_0_s0_wdata_22;
input 	axi_bridge_0_s0_wdata_23;
input 	axi_bridge_0_s0_wdata_24;
input 	axi_bridge_0_s0_wdata_25;
input 	axi_bridge_0_s0_wdata_26;
input 	axi_bridge_0_s0_wdata_27;
input 	axi_bridge_0_s0_wdata_28;
input 	axi_bridge_0_s0_wdata_29;
input 	axi_bridge_0_s0_wdata_30;
input 	axi_bridge_0_s0_wdata_31;
input 	axi_bridge_0_s0_wdata_32;
input 	axi_bridge_0_s0_wdata_33;
input 	axi_bridge_0_s0_wdata_34;
input 	axi_bridge_0_s0_wdata_35;
input 	axi_bridge_0_s0_wdata_36;
input 	axi_bridge_0_s0_wdata_37;
input 	axi_bridge_0_s0_wdata_38;
input 	axi_bridge_0_s0_wdata_39;
input 	axi_bridge_0_s0_wdata_40;
input 	axi_bridge_0_s0_wdata_41;
input 	axi_bridge_0_s0_wdata_42;
input 	axi_bridge_0_s0_wdata_43;
input 	axi_bridge_0_s0_wdata_44;
input 	axi_bridge_0_s0_wdata_45;
input 	axi_bridge_0_s0_wdata_46;
input 	axi_bridge_0_s0_wdata_47;
input 	axi_bridge_0_s0_wdata_48;
input 	axi_bridge_0_s0_wdata_49;
input 	axi_bridge_0_s0_wdata_50;
input 	axi_bridge_0_s0_wdata_51;
input 	axi_bridge_0_s0_wdata_52;
input 	axi_bridge_0_s0_wdata_53;
input 	axi_bridge_0_s0_wdata_54;
input 	axi_bridge_0_s0_wdata_55;
input 	axi_bridge_0_s0_wdata_56;
input 	axi_bridge_0_s0_wdata_57;
input 	axi_bridge_0_s0_wdata_58;
input 	axi_bridge_0_s0_wdata_59;
input 	axi_bridge_0_s0_wdata_60;
input 	axi_bridge_0_s0_wdata_61;
input 	axi_bridge_0_s0_wdata_62;
input 	axi_bridge_0_s0_wdata_63;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
// unknown value (1'bx) is not needed for this tool. Default to 1'b0
assign unknown = 1'b0;

wire \aw_channel_pipeline|full1~1_combout ;


cycloneiv_altera_avalon_st_pipeline_base_3 r_channel_pipeline(
	.data1_67(data1_67),
	.data1_68(data1_68),
	.data1_3(data1_31),
	.data1_4(data1_4),
	.data1_5(data1_5),
	.data1_6(data1_6),
	.data1_7(data1_7),
	.data1_8(data1_8),
	.data1_9(data1_9),
	.data1_10(data1_10),
	.data1_11(data1_11),
	.data1_12(data1_12),
	.data1_13(data1_13),
	.data1_14(data1_14),
	.data1_15(data1_15),
	.data1_16(data1_16),
	.data1_17(data1_17),
	.data1_18(data1_18),
	.data1_19(data1_19),
	.data1_20(data1_20),
	.data1_21(data1_21),
	.data1_22(data1_22),
	.data1_23(data1_23),
	.data1_24(data1_24),
	.data1_25(data1_25),
	.data1_26(data1_26),
	.data1_27(data1_27),
	.data1_28(data1_28),
	.data1_29(data1_29),
	.data1_30(data1_30),
	.data1_31(data1_311),
	.data1_32(data1_32),
	.data1_33(data1_33),
	.data1_34(data1_34),
	.data1_35(data1_35),
	.data1_36(data1_36),
	.data1_37(data1_37),
	.data1_38(data1_38),
	.data1_39(data1_39),
	.data1_40(data1_40),
	.data1_41(data1_41),
	.data1_42(data1_42),
	.data1_43(data1_43),
	.data1_44(data1_44),
	.data1_45(data1_45),
	.data1_46(data1_46),
	.data1_47(data1_47),
	.data1_48(data1_48),
	.data1_49(data1_49),
	.data1_50(data1_50),
	.data1_51(data1_51),
	.data1_52(data1_52),
	.data1_53(data1_53),
	.data1_54(data1_54),
	.data1_55(data1_55),
	.data1_56(data1_56),
	.data1_57(data1_57),
	.data1_58(data1_58),
	.data1_59(data1_59),
	.data1_60(data1_60),
	.data1_61(data1_61),
	.data1_62(data1_62),
	.data1_63(data1_63),
	.data1_64(data1_64),
	.data1_65(data1_65),
	.data1_66(data1_66),
	.data1_0(data1_0),
	.full11(full11),
	.reset(r_sync_rst),
	.src1_valid(src1_valid),
	.src1_valid1(src1_valid1),
	.in_data({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,src_data_1451,src_data_1441,src_data_63,src_data_62,src_data_61,src_data_60,src_data_59,src_data_58,src_data_57,src_data_56,src_data_55,src_data_54,src_data_53,src_data_52,src_data_51,src_data_50,src_data_49,src_data_48,
src_data_47,src_data_46,src_data_45,src_data_44,src_data_43,src_data_42,src_data_41,src_data_40,src_data_39,src_data_38,src_data_37,src_data_36,src_data_35,src_data_34,src_data_33,src_data_32,src_data_31,src_data_30,src_data_29,src_data_28,src_data_27,src_data_26,src_data_25,
src_data_24,src_data_23,src_data_22,src_data_21,src_data_20,src_data_19,src_data_18,src_data_17,src_data_16,src_data_15,src_data_14,src_data_13,src_data_12,src_data_11,src_data_10,src_data_9,src_data_8,src_data_7,src_data_6,src_data_5,src_data_4,src_data_3,src_data_2,src_data_1,
src_data_0,gnd,gnd,src_payload_0}),
	.full01(full04),
	.clk(clk_clk),
	.axi_bridge_0_s0_rready(axi_bridge_0_s0_rready));

cycloneiv_altera_avalon_st_pipeline_base ar_channel_pipeline(
	.full01(full02),
	.reset(r_sync_rst),
	.full11(full14),
	.data1_36(data1_362),
	.data1_35(data1_352),
	.data1_34(data1_342),
	.data1_33(data1_332),
	.WideOr0(WideOr01),
	.cmd_sink_ready(cmd_sink_ready),
	.data1_22(data1_222),
	.data1_11(data1_112),
	.data1_12(data1_122),
	.data1_10(data1_102),
	.data1_21(data1_212),
	.data1_23(data1_232),
	.data1_13(data1_131),
	.data1_14(data1_141),
	.data1_15(data1_151),
	.data1_16(data1_161),
	.data1_17(data1_171),
	.data1_18(data1_181),
	.data1_19(data1_191),
	.data1_20(data1_201),
	.cmd_sink_ready1(cmd_sink_ready1),
	.data1_9(data1_92),
	.data1_8(data1_83),
	.data1_53(data1_531),
	.data1_54(data1_541),
	.data1_24(data1_242),
	.data1_25(data1_252),
	.data1_26(data1_262),
	.data1_27(data1_272),
	.data1_28(data1_282),
	.data1_29(data1_292),
	.data1_30(data1_302),
	.data1_31(data1_313),
	.data1_32(data1_322),
	.clk(clk_clk),
	.axi_bridge_0_s0_arvalid(axi_bridge_0_s0_arvalid),
	.in_data({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,axi_bridge_0_s0_arid_1,axi_bridge_0_s0_arid_0,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,axi_bridge_0_s0_araddr_15,axi_bridge_0_s0_araddr_14,
axi_bridge_0_s0_araddr_13,axi_bridge_0_s0_araddr_12,axi_bridge_0_s0_araddr_11,axi_bridge_0_s0_araddr_10,axi_bridge_0_s0_araddr_9,axi_bridge_0_s0_araddr_8,axi_bridge_0_s0_araddr_7,axi_bridge_0_s0_araddr_6,axi_bridge_0_s0_araddr_5,axi_bridge_0_s0_araddr_4,
axi_bridge_0_s0_araddr_3,axi_bridge_0_s0_araddr_2,axi_bridge_0_s0_araddr_1,axi_bridge_0_s0_araddr_0,axi_bridge_0_s0_arlen_7,axi_bridge_0_s0_arlen_6,axi_bridge_0_s0_arlen_5,axi_bridge_0_s0_arlen_4,axi_bridge_0_s0_arlen_3,axi_bridge_0_s0_arlen_2,
axi_bridge_0_s0_arlen_1,axi_bridge_0_s0_arlen_0,axi_bridge_0_s0_arsize_2,axi_bridge_0_s0_arsize_1,axi_bridge_0_s0_arsize_0,axi_bridge_0_s0_arburst_1,axi_bridge_0_s0_arburst_0,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}));

cycloneiv_altera_avalon_st_pipeline_base_2 b_channel_pipeline(
	.data1_2(data1_2),
	.data1_3(data1_3),
	.full11(full1),
	.reset(r_sync_rst),
	.src0_valid(src0_valid),
	.src0_valid1(src0_valid1),
	.in_data({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
src_data_145,src_data_144,gnd,gnd}),
	.full01(full03),
	.clk(clk_clk),
	.axi_bridge_0_s0_bready(axi_bridge_0_s0_bready));

cycloneiv_altera_avalon_st_pipeline_base_4 w_channel_pipeline(
	.full01(full01),
	.full11(full12),
	.data1_0(data1_01),
	.WideOr0(WideOr0),
	.full12(full13),
	.wready(wready),
	.reset(r_sync_rst),
	.awready(awready),
	.full13(\aw_channel_pipeline|full1~1_combout ),
	.data1_8(data1_82),
	.data1_4(data1_410),
	.data1_2(data1_210),
	.data1_7(data1_71),
	.data1_6(data1_69),
	.data1_5(data1_510),
	.data1_3(data1_310),
	.data1_1(data1_1),
	.data1_9(data1_93),
	.data1_10(data1_103),
	.data1_11(data1_113),
	.data1_12(data1_123),
	.data1_13(data1_133),
	.data1_14(data1_143),
	.data1_15(data1_153),
	.data1_16(data1_163),
	.data1_17(data1_173),
	.data1_18(data1_183),
	.data1_19(data1_193),
	.data1_20(data1_203),
	.data1_21(data1_213),
	.data1_22(data1_223),
	.data1_23(data1_233),
	.data1_24(data1_243),
	.data1_25(data1_253),
	.data1_26(data1_263),
	.data1_27(data1_273),
	.data1_28(data1_283),
	.data1_29(data1_293),
	.data1_30(data1_303),
	.data1_31(data1_314),
	.data1_32(data1_323),
	.data1_33(data1_333),
	.data1_34(data1_343),
	.data1_35(data1_353),
	.data1_36(data1_363),
	.data1_37(data1_371),
	.data1_38(data1_381),
	.data1_39(data1_391),
	.data1_40(data1_401),
	.data1_41(data1_411),
	.data1_42(data1_421),
	.data1_43(data1_431),
	.data1_44(data1_441),
	.data1_45(data1_451),
	.data1_46(data1_461),
	.data1_47(data1_471),
	.data1_48(data1_481),
	.data1_49(data1_491),
	.data1_50(data1_501),
	.data1_51(data1_511),
	.data1_52(data1_521),
	.data1_53(data1_533),
	.data1_54(data1_543),
	.data1_55(data1_551),
	.data1_56(data1_561),
	.data1_57(data1_571),
	.data1_58(data1_581),
	.data1_59(data1_591),
	.data1_60(data1_601),
	.data1_61(data1_611),
	.data1_62(data1_621),
	.data1_63(data1_631),
	.data1_64(data1_641),
	.data1_65(data1_651),
	.data1_66(data1_661),
	.data1_67(data1_671),
	.data1_68(data1_681),
	.data1_69(data1_691),
	.data1_70(data1_70),
	.data1_71(data1_711),
	.data1_72(data1_72),
	.clk(clk_clk),
	.axi_bridge_0_s0_wvalid(axi_bridge_0_s0_wvalid),
	.in_data({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,axi_bridge_0_s0_wdata_63,axi_bridge_0_s0_wdata_62,axi_bridge_0_s0_wdata_61,axi_bridge_0_s0_wdata_60,axi_bridge_0_s0_wdata_59,axi_bridge_0_s0_wdata_58,axi_bridge_0_s0_wdata_57,axi_bridge_0_s0_wdata_56,axi_bridge_0_s0_wdata_55,
axi_bridge_0_s0_wdata_54,axi_bridge_0_s0_wdata_53,axi_bridge_0_s0_wdata_52,axi_bridge_0_s0_wdata_51,axi_bridge_0_s0_wdata_50,axi_bridge_0_s0_wdata_49,axi_bridge_0_s0_wdata_48,axi_bridge_0_s0_wdata_47,axi_bridge_0_s0_wdata_46,axi_bridge_0_s0_wdata_45,
axi_bridge_0_s0_wdata_44,axi_bridge_0_s0_wdata_43,axi_bridge_0_s0_wdata_42,axi_bridge_0_s0_wdata_41,axi_bridge_0_s0_wdata_40,axi_bridge_0_s0_wdata_39,axi_bridge_0_s0_wdata_38,axi_bridge_0_s0_wdata_37,axi_bridge_0_s0_wdata_36,axi_bridge_0_s0_wdata_35,
axi_bridge_0_s0_wdata_34,axi_bridge_0_s0_wdata_33,axi_bridge_0_s0_wdata_32,axi_bridge_0_s0_wdata_31,axi_bridge_0_s0_wdata_30,axi_bridge_0_s0_wdata_29,axi_bridge_0_s0_wdata_28,axi_bridge_0_s0_wdata_27,axi_bridge_0_s0_wdata_26,axi_bridge_0_s0_wdata_25,
axi_bridge_0_s0_wdata_24,axi_bridge_0_s0_wdata_23,axi_bridge_0_s0_wdata_22,axi_bridge_0_s0_wdata_21,axi_bridge_0_s0_wdata_20,axi_bridge_0_s0_wdata_19,axi_bridge_0_s0_wdata_18,axi_bridge_0_s0_wdata_17,axi_bridge_0_s0_wdata_16,axi_bridge_0_s0_wdata_15,
axi_bridge_0_s0_wdata_14,axi_bridge_0_s0_wdata_13,axi_bridge_0_s0_wdata_12,axi_bridge_0_s0_wdata_11,axi_bridge_0_s0_wdata_10,axi_bridge_0_s0_wdata_9,axi_bridge_0_s0_wdata_8,axi_bridge_0_s0_wdata_7,axi_bridge_0_s0_wdata_6,axi_bridge_0_s0_wdata_5,
axi_bridge_0_s0_wdata_4,axi_bridge_0_s0_wdata_3,axi_bridge_0_s0_wdata_2,axi_bridge_0_s0_wdata_1,axi_bridge_0_s0_wdata_0,axi_bridge_0_s0_wstrb_7,axi_bridge_0_s0_wstrb_6,axi_bridge_0_s0_wstrb_5,axi_bridge_0_s0_wstrb_4,axi_bridge_0_s0_wstrb_3,axi_bridge_0_s0_wstrb_2,
axi_bridge_0_s0_wstrb_1,axi_bridge_0_s0_wstrb_0,axi_bridge_0_s0_wlast}));

cycloneiv_altera_avalon_st_pipeline_base_1 aw_channel_pipeline(
	.full01(full0),
	.full11(full12),
	.data1_0(data1_01),
	.data1_36(data1_361),
	.data1_35(data1_351),
	.data1_34(data1_341),
	.data1_33(data1_331),
	.Equal1(Equal1),
	.WideOr0(WideOr0),
	.full12(full13),
	.last_dest_id_0(last_dest_id_0),
	.has_pending_responses(has_pending_responses),
	.wready(wready),
	.nonposted_cmd_accepted(nonposted_cmd_accepted),
	.reset(r_sync_rst),
	.full13(\aw_channel_pipeline|full1~1_combout ),
	.data1_32(data1_321),
	.data1_31(data1_312),
	.data1_30(data1_301),
	.data1_29(data1_291),
	.data1_12(data1_121),
	.data1_10(data1_101),
	.data1_11(data1_111),
	.data1_28(data1_281),
	.data1_27(data1_271),
	.data1_26(data1_261),
	.data1_25(data1_251),
	.data1_24(data1_241),
	.data1_23(data1_231),
	.data1_22(data1_221),
	.data1_21(data1_211),
	.data1_8(data1_81),
	.data1_13(data1_132),
	.data1_14(data1_142),
	.data1_15(data1_152),
	.data1_16(data1_162),
	.data1_17(data1_172),
	.data1_18(data1_182),
	.data1_19(data1_192),
	.data1_20(data1_202),
	.data1_9(data1_91),
	.data1_53(data1_532),
	.data1_54(data1_542),
	.axi_bridge_0_s0_awvalid(axi_bridge_0_s0_awvalid),
	.clk(clk_clk),
	.in_data({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,axi_bridge_0_s0_awid_1,axi_bridge_0_s0_awid_0,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,axi_bridge_0_s0_awaddr_15,axi_bridge_0_s0_awaddr_14,
axi_bridge_0_s0_awaddr_13,axi_bridge_0_s0_awaddr_12,axi_bridge_0_s0_awaddr_11,axi_bridge_0_s0_awaddr_10,axi_bridge_0_s0_awaddr_9,axi_bridge_0_s0_awaddr_8,axi_bridge_0_s0_awaddr_7,axi_bridge_0_s0_awaddr_6,axi_bridge_0_s0_awaddr_5,axi_bridge_0_s0_awaddr_4,
axi_bridge_0_s0_awaddr_3,axi_bridge_0_s0_awaddr_2,axi_bridge_0_s0_awaddr_1,axi_bridge_0_s0_awaddr_0,axi_bridge_0_s0_awlen_7,axi_bridge_0_s0_awlen_6,axi_bridge_0_s0_awlen_5,axi_bridge_0_s0_awlen_4,axi_bridge_0_s0_awlen_3,axi_bridge_0_s0_awlen_2,
axi_bridge_0_s0_awlen_1,axi_bridge_0_s0_awlen_0,axi_bridge_0_s0_awsize_2,axi_bridge_0_s0_awsize_1,axi_bridge_0_s0_awsize_0,axi_bridge_0_s0_awburst_1,axi_bridge_0_s0_awburst_0,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}));

endmodule

module cycloneiv_altera_avalon_st_pipeline_base (
	full01,
	reset,
	full11,
	data1_36,
	data1_35,
	data1_34,
	data1_33,
	WideOr0,
	cmd_sink_ready,
	data1_22,
	data1_11,
	data1_12,
	data1_10,
	data1_21,
	data1_23,
	data1_13,
	data1_14,
	data1_15,
	data1_16,
	data1_17,
	data1_18,
	data1_19,
	data1_20,
	cmd_sink_ready1,
	data1_9,
	data1_8,
	data1_53,
	data1_54,
	data1_24,
	data1_25,
	data1_26,
	data1_27,
	data1_28,
	data1_29,
	data1_30,
	data1_31,
	data1_32,
	clk,
	axi_bridge_0_s0_arvalid,
	in_data)/* synthesis synthesis_greybox=0 */;
output 	full01;
input 	reset;
output 	full11;
output 	data1_36;
output 	data1_35;
output 	data1_34;
output 	data1_33;
input 	WideOr0;
input 	cmd_sink_ready;
output 	data1_22;
output 	data1_11;
output 	data1_12;
output 	data1_10;
output 	data1_21;
output 	data1_23;
output 	data1_13;
output 	data1_14;
output 	data1_15;
output 	data1_16;
output 	data1_17;
output 	data1_18;
output 	data1_19;
output 	data1_20;
input 	cmd_sink_ready1;
output 	data1_9;
output 	data1_8;
output 	data1_53;
output 	data1_54;
output 	data1_24;
output 	data1_25;
output 	data1_26;
output 	data1_27;
output 	data1_28;
output 	data1_29;
output 	data1_30;
output 	data1_31;
output 	data1_32;
input 	clk;
input 	axi_bridge_0_s0_arvalid;
input 	[170:0] in_data;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
// unknown value (1'bx) is not needed for this tool. Default to 1'b0
assign unknown = 1'b0;

wire \full0~0_combout ;
wire \full1~0_combout ;
wire \data0[36]~q ;
wire \data1~0_combout ;
wire \always0~0_combout ;
wire \data0[35]~q ;
wire \data1~1_combout ;
wire \data0[34]~q ;
wire \data1~2_combout ;
wire \data0[33]~q ;
wire \data1~3_combout ;
wire \data0[22]~q ;
wire \data1~4_combout ;
wire \data0[11]~q ;
wire \data1~5_combout ;
wire \data0[12]~q ;
wire \data1~6_combout ;
wire \data0[10]~q ;
wire \data1~7_combout ;
wire \data0[21]~q ;
wire \data1~8_combout ;
wire \data0[23]~q ;
wire \data1~9_combout ;
wire \data0[13]~q ;
wire \data1~10_combout ;
wire \data0[14]~q ;
wire \data1~11_combout ;
wire \data0[15]~q ;
wire \data1~12_combout ;
wire \data0[16]~q ;
wire \data1~13_combout ;
wire \data0[17]~q ;
wire \data1~14_combout ;
wire \data0[18]~q ;
wire \data1~15_combout ;
wire \data0[19]~q ;
wire \data1~16_combout ;
wire \data0[20]~q ;
wire \data1~17_combout ;
wire \data0[9]~q ;
wire \data1~18_combout ;
wire \data0[8]~q ;
wire \data1~19_combout ;
wire \data0[53]~q ;
wire \data1~20_combout ;
wire \data0[54]~q ;
wire \data1~21_combout ;
wire \data0[24]~q ;
wire \data1~22_combout ;
wire \data0[25]~q ;
wire \data1~23_combout ;
wire \data0[26]~q ;
wire \data1~24_combout ;
wire \data0[27]~q ;
wire \data1~25_combout ;
wire \data0[28]~q ;
wire \data1~26_combout ;
wire \data0[29]~q ;
wire \data1~27_combout ;
wire \data0[30]~q ;
wire \data1~28_combout ;
wire \data0[31]~q ;
wire \data1~29_combout ;
wire \data0[32]~q ;
wire \data1~30_combout ;


dffeas full0(
	.clk(clk),
	.d(\full0~0_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(full01),
	.prn(vcc));
defparam full0.is_wysiwyg = "true";
defparam full0.power_up = "low";

dffeas full1(
	.clk(clk),
	.d(\full1~0_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(full11),
	.prn(vcc));
defparam full1.is_wysiwyg = "true";
defparam full1.power_up = "low";

dffeas \data1[36] (
	.clk(clk),
	.d(\data1~0_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(data1_36),
	.prn(vcc));
defparam \data1[36] .is_wysiwyg = "true";
defparam \data1[36] .power_up = "low";

dffeas \data1[35] (
	.clk(clk),
	.d(\data1~1_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(data1_35),
	.prn(vcc));
defparam \data1[35] .is_wysiwyg = "true";
defparam \data1[35] .power_up = "low";

dffeas \data1[34] (
	.clk(clk),
	.d(\data1~2_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(data1_34),
	.prn(vcc));
defparam \data1[34] .is_wysiwyg = "true";
defparam \data1[34] .power_up = "low";

dffeas \data1[33] (
	.clk(clk),
	.d(\data1~3_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(data1_33),
	.prn(vcc));
defparam \data1[33] .is_wysiwyg = "true";
defparam \data1[33] .power_up = "low";

dffeas \data1[22] (
	.clk(clk),
	.d(\data1~4_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(data1_22),
	.prn(vcc));
defparam \data1[22] .is_wysiwyg = "true";
defparam \data1[22] .power_up = "low";

dffeas \data1[11] (
	.clk(clk),
	.d(\data1~5_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(data1_11),
	.prn(vcc));
defparam \data1[11] .is_wysiwyg = "true";
defparam \data1[11] .power_up = "low";

dffeas \data1[12] (
	.clk(clk),
	.d(\data1~6_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(data1_12),
	.prn(vcc));
defparam \data1[12] .is_wysiwyg = "true";
defparam \data1[12] .power_up = "low";

dffeas \data1[10] (
	.clk(clk),
	.d(\data1~7_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(data1_10),
	.prn(vcc));
defparam \data1[10] .is_wysiwyg = "true";
defparam \data1[10] .power_up = "low";

dffeas \data1[21] (
	.clk(clk),
	.d(\data1~8_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(data1_21),
	.prn(vcc));
defparam \data1[21] .is_wysiwyg = "true";
defparam \data1[21] .power_up = "low";

dffeas \data1[23] (
	.clk(clk),
	.d(\data1~9_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(data1_23),
	.prn(vcc));
defparam \data1[23] .is_wysiwyg = "true";
defparam \data1[23] .power_up = "low";

dffeas \data1[13] (
	.clk(clk),
	.d(\data1~10_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(data1_13),
	.prn(vcc));
defparam \data1[13] .is_wysiwyg = "true";
defparam \data1[13] .power_up = "low";

dffeas \data1[14] (
	.clk(clk),
	.d(\data1~11_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(data1_14),
	.prn(vcc));
defparam \data1[14] .is_wysiwyg = "true";
defparam \data1[14] .power_up = "low";

dffeas \data1[15] (
	.clk(clk),
	.d(\data1~12_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(data1_15),
	.prn(vcc));
defparam \data1[15] .is_wysiwyg = "true";
defparam \data1[15] .power_up = "low";

dffeas \data1[16] (
	.clk(clk),
	.d(\data1~13_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(data1_16),
	.prn(vcc));
defparam \data1[16] .is_wysiwyg = "true";
defparam \data1[16] .power_up = "low";

dffeas \data1[17] (
	.clk(clk),
	.d(\data1~14_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(data1_17),
	.prn(vcc));
defparam \data1[17] .is_wysiwyg = "true";
defparam \data1[17] .power_up = "low";

dffeas \data1[18] (
	.clk(clk),
	.d(\data1~15_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(data1_18),
	.prn(vcc));
defparam \data1[18] .is_wysiwyg = "true";
defparam \data1[18] .power_up = "low";

dffeas \data1[19] (
	.clk(clk),
	.d(\data1~16_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(data1_19),
	.prn(vcc));
defparam \data1[19] .is_wysiwyg = "true";
defparam \data1[19] .power_up = "low";

dffeas \data1[20] (
	.clk(clk),
	.d(\data1~17_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(data1_20),
	.prn(vcc));
defparam \data1[20] .is_wysiwyg = "true";
defparam \data1[20] .power_up = "low";

dffeas \data1[9] (
	.clk(clk),
	.d(\data1~18_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(data1_9),
	.prn(vcc));
defparam \data1[9] .is_wysiwyg = "true";
defparam \data1[9] .power_up = "low";

dffeas \data1[8] (
	.clk(clk),
	.d(\data1~19_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(data1_8),
	.prn(vcc));
defparam \data1[8] .is_wysiwyg = "true";
defparam \data1[8] .power_up = "low";

dffeas \data1[53] (
	.clk(clk),
	.d(\data1~20_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(data1_53),
	.prn(vcc));
defparam \data1[53] .is_wysiwyg = "true";
defparam \data1[53] .power_up = "low";

dffeas \data1[54] (
	.clk(clk),
	.d(\data1~21_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(data1_54),
	.prn(vcc));
defparam \data1[54] .is_wysiwyg = "true";
defparam \data1[54] .power_up = "low";

dffeas \data1[24] (
	.clk(clk),
	.d(\data1~22_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(data1_24),
	.prn(vcc));
defparam \data1[24] .is_wysiwyg = "true";
defparam \data1[24] .power_up = "low";

dffeas \data1[25] (
	.clk(clk),
	.d(\data1~23_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(data1_25),
	.prn(vcc));
defparam \data1[25] .is_wysiwyg = "true";
defparam \data1[25] .power_up = "low";

dffeas \data1[26] (
	.clk(clk),
	.d(\data1~24_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(data1_26),
	.prn(vcc));
defparam \data1[26] .is_wysiwyg = "true";
defparam \data1[26] .power_up = "low";

dffeas \data1[27] (
	.clk(clk),
	.d(\data1~25_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(data1_27),
	.prn(vcc));
defparam \data1[27] .is_wysiwyg = "true";
defparam \data1[27] .power_up = "low";

dffeas \data1[28] (
	.clk(clk),
	.d(\data1~26_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(data1_28),
	.prn(vcc));
defparam \data1[28] .is_wysiwyg = "true";
defparam \data1[28] .power_up = "low";

dffeas \data1[29] (
	.clk(clk),
	.d(\data1~27_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(data1_29),
	.prn(vcc));
defparam \data1[29] .is_wysiwyg = "true";
defparam \data1[29] .power_up = "low";

dffeas \data1[30] (
	.clk(clk),
	.d(\data1~28_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(data1_30),
	.prn(vcc));
defparam \data1[30] .is_wysiwyg = "true";
defparam \data1[30] .power_up = "low";

dffeas \data1[31] (
	.clk(clk),
	.d(\data1~29_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(data1_31),
	.prn(vcc));
defparam \data1[31] .is_wysiwyg = "true";
defparam \data1[31] .power_up = "low";

dffeas \data1[32] (
	.clk(clk),
	.d(\data1~30_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(data1_32),
	.prn(vcc));
defparam \data1[32] .is_wysiwyg = "true";
defparam \data1[32] .power_up = "low";

cycloneive_lcell_comb \full0~0 (
	.dataa(full01),
	.datab(axi_bridge_0_s0_arvalid),
	.datac(full11),
	.datad(cmd_sink_ready),
	.cin(gnd),
	.combout(\full0~0_combout ),
	.cout());
defparam \full0~0 .lut_mask = 16'h0AEA;
defparam \full0~0 .sum_lutc_input = "datac";

cycloneive_lcell_comb \full1~0 (
	.dataa(axi_bridge_0_s0_arvalid),
	.datab(full11),
	.datac(WideOr0),
	.datad(cmd_sink_ready1),
	.cin(gnd),
	.combout(\full1~0_combout ),
	.cout());
defparam \full1~0 .lut_mask = 16'hAEEE;
defparam \full1~0 .sum_lutc_input = "datac";

dffeas \data0[36] (
	.clk(clk),
	.d(in_data[36]),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[36]~q ),
	.prn(vcc));
defparam \data0[36] .is_wysiwyg = "true";
defparam \data0[36] .power_up = "low";

cycloneive_lcell_comb \data1~0 (
	.dataa(\data0[36]~q ),
	.datab(in_data[36]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~0_combout ),
	.cout());
defparam \data1~0 .lut_mask = 16'hAACC;
defparam \data1~0 .sum_lutc_input = "datac";

cycloneive_lcell_comb \always0~0 (
	.dataa(WideOr0),
	.datab(cmd_sink_ready1),
	.datac(gnd),
	.datad(full11),
	.cin(gnd),
	.combout(\always0~0_combout ),
	.cout());
defparam \always0~0 .lut_mask = 16'h88FF;
defparam \always0~0 .sum_lutc_input = "datac";

dffeas \data0[35] (
	.clk(clk),
	.d(in_data[35]),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[35]~q ),
	.prn(vcc));
defparam \data0[35] .is_wysiwyg = "true";
defparam \data0[35] .power_up = "low";

cycloneive_lcell_comb \data1~1 (
	.dataa(\data0[35]~q ),
	.datab(in_data[35]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~1_combout ),
	.cout());
defparam \data1~1 .lut_mask = 16'hAACC;
defparam \data1~1 .sum_lutc_input = "datac";

dffeas \data0[34] (
	.clk(clk),
	.d(in_data[34]),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[34]~q ),
	.prn(vcc));
defparam \data0[34] .is_wysiwyg = "true";
defparam \data0[34] .power_up = "low";

cycloneive_lcell_comb \data1~2 (
	.dataa(\data0[34]~q ),
	.datab(in_data[34]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~2_combout ),
	.cout());
defparam \data1~2 .lut_mask = 16'hAACC;
defparam \data1~2 .sum_lutc_input = "datac";

dffeas \data0[33] (
	.clk(clk),
	.d(in_data[33]),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[33]~q ),
	.prn(vcc));
defparam \data0[33] .is_wysiwyg = "true";
defparam \data0[33] .power_up = "low";

cycloneive_lcell_comb \data1~3 (
	.dataa(\data0[33]~q ),
	.datab(in_data[33]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~3_combout ),
	.cout());
defparam \data1~3 .lut_mask = 16'hAACC;
defparam \data1~3 .sum_lutc_input = "datac";

dffeas \data0[22] (
	.clk(clk),
	.d(in_data[22]),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[22]~q ),
	.prn(vcc));
defparam \data0[22] .is_wysiwyg = "true";
defparam \data0[22] .power_up = "low";

cycloneive_lcell_comb \data1~4 (
	.dataa(\data0[22]~q ),
	.datab(in_data[22]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~4_combout ),
	.cout());
defparam \data1~4 .lut_mask = 16'hAACC;
defparam \data1~4 .sum_lutc_input = "datac";

dffeas \data0[11] (
	.clk(clk),
	.d(in_data[11]),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[11]~q ),
	.prn(vcc));
defparam \data0[11] .is_wysiwyg = "true";
defparam \data0[11] .power_up = "low";

cycloneive_lcell_comb \data1~5 (
	.dataa(\data0[11]~q ),
	.datab(in_data[11]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~5_combout ),
	.cout());
defparam \data1~5 .lut_mask = 16'hAACC;
defparam \data1~5 .sum_lutc_input = "datac";

dffeas \data0[12] (
	.clk(clk),
	.d(in_data[12]),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[12]~q ),
	.prn(vcc));
defparam \data0[12] .is_wysiwyg = "true";
defparam \data0[12] .power_up = "low";

cycloneive_lcell_comb \data1~6 (
	.dataa(\data0[12]~q ),
	.datab(in_data[12]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~6_combout ),
	.cout());
defparam \data1~6 .lut_mask = 16'hAACC;
defparam \data1~6 .sum_lutc_input = "datac";

dffeas \data0[10] (
	.clk(clk),
	.d(in_data[10]),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[10]~q ),
	.prn(vcc));
defparam \data0[10] .is_wysiwyg = "true";
defparam \data0[10] .power_up = "low";

cycloneive_lcell_comb \data1~7 (
	.dataa(\data0[10]~q ),
	.datab(in_data[10]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~7_combout ),
	.cout());
defparam \data1~7 .lut_mask = 16'hAACC;
defparam \data1~7 .sum_lutc_input = "datac";

dffeas \data0[21] (
	.clk(clk),
	.d(in_data[21]),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[21]~q ),
	.prn(vcc));
defparam \data0[21] .is_wysiwyg = "true";
defparam \data0[21] .power_up = "low";

cycloneive_lcell_comb \data1~8 (
	.dataa(\data0[21]~q ),
	.datab(in_data[21]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~8_combout ),
	.cout());
defparam \data1~8 .lut_mask = 16'hAACC;
defparam \data1~8 .sum_lutc_input = "datac";

dffeas \data0[23] (
	.clk(clk),
	.d(in_data[23]),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[23]~q ),
	.prn(vcc));
defparam \data0[23] .is_wysiwyg = "true";
defparam \data0[23] .power_up = "low";

cycloneive_lcell_comb \data1~9 (
	.dataa(\data0[23]~q ),
	.datab(in_data[23]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~9_combout ),
	.cout());
defparam \data1~9 .lut_mask = 16'hAACC;
defparam \data1~9 .sum_lutc_input = "datac";

dffeas \data0[13] (
	.clk(clk),
	.d(in_data[13]),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[13]~q ),
	.prn(vcc));
defparam \data0[13] .is_wysiwyg = "true";
defparam \data0[13] .power_up = "low";

cycloneive_lcell_comb \data1~10 (
	.dataa(\data0[13]~q ),
	.datab(in_data[13]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~10_combout ),
	.cout());
defparam \data1~10 .lut_mask = 16'hAACC;
defparam \data1~10 .sum_lutc_input = "datac";

dffeas \data0[14] (
	.clk(clk),
	.d(in_data[14]),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[14]~q ),
	.prn(vcc));
defparam \data0[14] .is_wysiwyg = "true";
defparam \data0[14] .power_up = "low";

cycloneive_lcell_comb \data1~11 (
	.dataa(\data0[14]~q ),
	.datab(in_data[14]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~11_combout ),
	.cout());
defparam \data1~11 .lut_mask = 16'hAACC;
defparam \data1~11 .sum_lutc_input = "datac";

dffeas \data0[15] (
	.clk(clk),
	.d(in_data[15]),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[15]~q ),
	.prn(vcc));
defparam \data0[15] .is_wysiwyg = "true";
defparam \data0[15] .power_up = "low";

cycloneive_lcell_comb \data1~12 (
	.dataa(\data0[15]~q ),
	.datab(in_data[15]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~12_combout ),
	.cout());
defparam \data1~12 .lut_mask = 16'hAACC;
defparam \data1~12 .sum_lutc_input = "datac";

dffeas \data0[16] (
	.clk(clk),
	.d(in_data[16]),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[16]~q ),
	.prn(vcc));
defparam \data0[16] .is_wysiwyg = "true";
defparam \data0[16] .power_up = "low";

cycloneive_lcell_comb \data1~13 (
	.dataa(\data0[16]~q ),
	.datab(in_data[16]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~13_combout ),
	.cout());
defparam \data1~13 .lut_mask = 16'hAACC;
defparam \data1~13 .sum_lutc_input = "datac";

dffeas \data0[17] (
	.clk(clk),
	.d(in_data[17]),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[17]~q ),
	.prn(vcc));
defparam \data0[17] .is_wysiwyg = "true";
defparam \data0[17] .power_up = "low";

cycloneive_lcell_comb \data1~14 (
	.dataa(\data0[17]~q ),
	.datab(in_data[17]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~14_combout ),
	.cout());
defparam \data1~14 .lut_mask = 16'hAACC;
defparam \data1~14 .sum_lutc_input = "datac";

dffeas \data0[18] (
	.clk(clk),
	.d(in_data[18]),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[18]~q ),
	.prn(vcc));
defparam \data0[18] .is_wysiwyg = "true";
defparam \data0[18] .power_up = "low";

cycloneive_lcell_comb \data1~15 (
	.dataa(\data0[18]~q ),
	.datab(in_data[18]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~15_combout ),
	.cout());
defparam \data1~15 .lut_mask = 16'hAACC;
defparam \data1~15 .sum_lutc_input = "datac";

dffeas \data0[19] (
	.clk(clk),
	.d(in_data[19]),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[19]~q ),
	.prn(vcc));
defparam \data0[19] .is_wysiwyg = "true";
defparam \data0[19] .power_up = "low";

cycloneive_lcell_comb \data1~16 (
	.dataa(\data0[19]~q ),
	.datab(in_data[19]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~16_combout ),
	.cout());
defparam \data1~16 .lut_mask = 16'hAACC;
defparam \data1~16 .sum_lutc_input = "datac";

dffeas \data0[20] (
	.clk(clk),
	.d(in_data[20]),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[20]~q ),
	.prn(vcc));
defparam \data0[20] .is_wysiwyg = "true";
defparam \data0[20] .power_up = "low";

cycloneive_lcell_comb \data1~17 (
	.dataa(\data0[20]~q ),
	.datab(in_data[20]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~17_combout ),
	.cout());
defparam \data1~17 .lut_mask = 16'hAACC;
defparam \data1~17 .sum_lutc_input = "datac";

dffeas \data0[9] (
	.clk(clk),
	.d(in_data[9]),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[9]~q ),
	.prn(vcc));
defparam \data0[9] .is_wysiwyg = "true";
defparam \data0[9] .power_up = "low";

cycloneive_lcell_comb \data1~18 (
	.dataa(\data0[9]~q ),
	.datab(in_data[9]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~18_combout ),
	.cout());
defparam \data1~18 .lut_mask = 16'hAACC;
defparam \data1~18 .sum_lutc_input = "datac";

dffeas \data0[8] (
	.clk(clk),
	.d(in_data[8]),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[8]~q ),
	.prn(vcc));
defparam \data0[8] .is_wysiwyg = "true";
defparam \data0[8] .power_up = "low";

cycloneive_lcell_comb \data1~19 (
	.dataa(\data0[8]~q ),
	.datab(in_data[8]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~19_combout ),
	.cout());
defparam \data1~19 .lut_mask = 16'hAACC;
defparam \data1~19 .sum_lutc_input = "datac";

dffeas \data0[53] (
	.clk(clk),
	.d(in_data[53]),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[53]~q ),
	.prn(vcc));
defparam \data0[53] .is_wysiwyg = "true";
defparam \data0[53] .power_up = "low";

cycloneive_lcell_comb \data1~20 (
	.dataa(\data0[53]~q ),
	.datab(in_data[53]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~20_combout ),
	.cout());
defparam \data1~20 .lut_mask = 16'hAACC;
defparam \data1~20 .sum_lutc_input = "datac";

dffeas \data0[54] (
	.clk(clk),
	.d(in_data[54]),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[54]~q ),
	.prn(vcc));
defparam \data0[54] .is_wysiwyg = "true";
defparam \data0[54] .power_up = "low";

cycloneive_lcell_comb \data1~21 (
	.dataa(\data0[54]~q ),
	.datab(in_data[54]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~21_combout ),
	.cout());
defparam \data1~21 .lut_mask = 16'hAACC;
defparam \data1~21 .sum_lutc_input = "datac";

dffeas \data0[24] (
	.clk(clk),
	.d(in_data[24]),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[24]~q ),
	.prn(vcc));
defparam \data0[24] .is_wysiwyg = "true";
defparam \data0[24] .power_up = "low";

cycloneive_lcell_comb \data1~22 (
	.dataa(\data0[24]~q ),
	.datab(in_data[24]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~22_combout ),
	.cout());
defparam \data1~22 .lut_mask = 16'hAACC;
defparam \data1~22 .sum_lutc_input = "datac";

dffeas \data0[25] (
	.clk(clk),
	.d(in_data[25]),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[25]~q ),
	.prn(vcc));
defparam \data0[25] .is_wysiwyg = "true";
defparam \data0[25] .power_up = "low";

cycloneive_lcell_comb \data1~23 (
	.dataa(\data0[25]~q ),
	.datab(in_data[25]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~23_combout ),
	.cout());
defparam \data1~23 .lut_mask = 16'hAACC;
defparam \data1~23 .sum_lutc_input = "datac";

dffeas \data0[26] (
	.clk(clk),
	.d(in_data[26]),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[26]~q ),
	.prn(vcc));
defparam \data0[26] .is_wysiwyg = "true";
defparam \data0[26] .power_up = "low";

cycloneive_lcell_comb \data1~24 (
	.dataa(\data0[26]~q ),
	.datab(in_data[26]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~24_combout ),
	.cout());
defparam \data1~24 .lut_mask = 16'hAACC;
defparam \data1~24 .sum_lutc_input = "datac";

dffeas \data0[27] (
	.clk(clk),
	.d(in_data[27]),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[27]~q ),
	.prn(vcc));
defparam \data0[27] .is_wysiwyg = "true";
defparam \data0[27] .power_up = "low";

cycloneive_lcell_comb \data1~25 (
	.dataa(\data0[27]~q ),
	.datab(in_data[27]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~25_combout ),
	.cout());
defparam \data1~25 .lut_mask = 16'hAACC;
defparam \data1~25 .sum_lutc_input = "datac";

dffeas \data0[28] (
	.clk(clk),
	.d(in_data[28]),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[28]~q ),
	.prn(vcc));
defparam \data0[28] .is_wysiwyg = "true";
defparam \data0[28] .power_up = "low";

cycloneive_lcell_comb \data1~26 (
	.dataa(\data0[28]~q ),
	.datab(in_data[28]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~26_combout ),
	.cout());
defparam \data1~26 .lut_mask = 16'hAACC;
defparam \data1~26 .sum_lutc_input = "datac";

dffeas \data0[29] (
	.clk(clk),
	.d(in_data[29]),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[29]~q ),
	.prn(vcc));
defparam \data0[29] .is_wysiwyg = "true";
defparam \data0[29] .power_up = "low";

cycloneive_lcell_comb \data1~27 (
	.dataa(\data0[29]~q ),
	.datab(in_data[29]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~27_combout ),
	.cout());
defparam \data1~27 .lut_mask = 16'hAACC;
defparam \data1~27 .sum_lutc_input = "datac";

dffeas \data0[30] (
	.clk(clk),
	.d(in_data[30]),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[30]~q ),
	.prn(vcc));
defparam \data0[30] .is_wysiwyg = "true";
defparam \data0[30] .power_up = "low";

cycloneive_lcell_comb \data1~28 (
	.dataa(\data0[30]~q ),
	.datab(in_data[30]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~28_combout ),
	.cout());
defparam \data1~28 .lut_mask = 16'hAACC;
defparam \data1~28 .sum_lutc_input = "datac";

dffeas \data0[31] (
	.clk(clk),
	.d(in_data[31]),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[31]~q ),
	.prn(vcc));
defparam \data0[31] .is_wysiwyg = "true";
defparam \data0[31] .power_up = "low";

cycloneive_lcell_comb \data1~29 (
	.dataa(\data0[31]~q ),
	.datab(in_data[31]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~29_combout ),
	.cout());
defparam \data1~29 .lut_mask = 16'hAACC;
defparam \data1~29 .sum_lutc_input = "datac";

dffeas \data0[32] (
	.clk(clk),
	.d(in_data[32]),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[32]~q ),
	.prn(vcc));
defparam \data0[32] .is_wysiwyg = "true";
defparam \data0[32] .power_up = "low";

cycloneive_lcell_comb \data1~30 (
	.dataa(\data0[32]~q ),
	.datab(in_data[32]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~30_combout ),
	.cout());
defparam \data1~30 .lut_mask = 16'hAACC;
defparam \data1~30 .sum_lutc_input = "datac";

endmodule

module cycloneiv_altera_avalon_st_pipeline_base_1 (
	full01,
	full11,
	data1_0,
	data1_36,
	data1_35,
	data1_34,
	data1_33,
	Equal1,
	WideOr0,
	full12,
	last_dest_id_0,
	has_pending_responses,
	wready,
	nonposted_cmd_accepted,
	reset,
	full13,
	data1_32,
	data1_31,
	data1_30,
	data1_29,
	data1_12,
	data1_10,
	data1_11,
	data1_28,
	data1_27,
	data1_26,
	data1_25,
	data1_24,
	data1_23,
	data1_22,
	data1_21,
	data1_8,
	data1_13,
	data1_14,
	data1_15,
	data1_16,
	data1_17,
	data1_18,
	data1_19,
	data1_20,
	data1_9,
	data1_53,
	data1_54,
	axi_bridge_0_s0_awvalid,
	clk,
	in_data)/* synthesis synthesis_greybox=0 */;
output 	full01;
output 	full11;
input 	data1_0;
output 	data1_36;
output 	data1_35;
output 	data1_34;
output 	data1_33;
input 	Equal1;
input 	WideOr0;
input 	full12;
input 	last_dest_id_0;
input 	has_pending_responses;
input 	wready;
input 	nonposted_cmd_accepted;
input 	reset;
output 	full13;
output 	data1_32;
output 	data1_31;
output 	data1_30;
output 	data1_29;
output 	data1_12;
output 	data1_10;
output 	data1_11;
output 	data1_28;
output 	data1_27;
output 	data1_26;
output 	data1_25;
output 	data1_24;
output 	data1_23;
output 	data1_22;
output 	data1_21;
output 	data1_8;
output 	data1_13;
output 	data1_14;
output 	data1_15;
output 	data1_16;
output 	data1_17;
output 	data1_18;
output 	data1_19;
output 	data1_20;
output 	data1_9;
output 	data1_53;
output 	data1_54;
input 	axi_bridge_0_s0_awvalid;
input 	clk;
input 	[170:0] in_data;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
// unknown value (1'bx) is not needed for this tool. Default to 1'b0
assign unknown = 1'b0;

wire \full0~0_combout ;
wire \full1~0_combout ;
wire \full1~2_combout ;
wire \data0[36]~q ;
wire \data1~0_combout ;
wire \always0~0_combout ;
wire \data0[35]~q ;
wire \data1~1_combout ;
wire \data0[34]~q ;
wire \data1~2_combout ;
wire \data0[33]~q ;
wire \data1~3_combout ;
wire \data0[32]~q ;
wire \data1~4_combout ;
wire \data0[31]~q ;
wire \data1~5_combout ;
wire \data0[30]~q ;
wire \data1~6_combout ;
wire \data0[29]~q ;
wire \data1~7_combout ;
wire \data0[12]~q ;
wire \data1~8_combout ;
wire \data0[10]~q ;
wire \data1~9_combout ;
wire \data0[11]~q ;
wire \data1~10_combout ;
wire \data0[28]~q ;
wire \data1~11_combout ;
wire \data0[27]~q ;
wire \data1~12_combout ;
wire \data0[26]~q ;
wire \data1~13_combout ;
wire \data0[25]~q ;
wire \data1~14_combout ;
wire \data0[24]~q ;
wire \data1~15_combout ;
wire \data0[23]~q ;
wire \data1~16_combout ;
wire \data0[22]~q ;
wire \data1~17_combout ;
wire \data0[21]~q ;
wire \data1~18_combout ;
wire \data0[8]~q ;
wire \data1~19_combout ;
wire \data0[13]~q ;
wire \data1~20_combout ;
wire \data0[14]~q ;
wire \data1~21_combout ;
wire \data0[15]~q ;
wire \data1~22_combout ;
wire \data0[16]~q ;
wire \data1~23_combout ;
wire \data0[17]~q ;
wire \data1~24_combout ;
wire \data0[18]~q ;
wire \data1~25_combout ;
wire \data0[19]~q ;
wire \data1~26_combout ;
wire \data0[20]~q ;
wire \data1~27_combout ;
wire \data0[9]~q ;
wire \data1~28_combout ;
wire \data0[53]~q ;
wire \data1~29_combout ;
wire \data0[54]~q ;
wire \data1~30_combout ;


dffeas full0(
	.clk(clk),
	.d(\full0~0_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(full01),
	.prn(vcc));
defparam full0.is_wysiwyg = "true";
defparam full0.power_up = "low";

dffeas full1(
	.clk(clk),
	.d(\full1~2_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(full11),
	.prn(vcc));
defparam full1.is_wysiwyg = "true";
defparam full1.power_up = "low";

dffeas \data1[36] (
	.clk(clk),
	.d(\data1~0_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(data1_36),
	.prn(vcc));
defparam \data1[36] .is_wysiwyg = "true";
defparam \data1[36] .power_up = "low";

dffeas \data1[35] (
	.clk(clk),
	.d(\data1~1_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(data1_35),
	.prn(vcc));
defparam \data1[35] .is_wysiwyg = "true";
defparam \data1[35] .power_up = "low";

dffeas \data1[34] (
	.clk(clk),
	.d(\data1~2_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(data1_34),
	.prn(vcc));
defparam \data1[34] .is_wysiwyg = "true";
defparam \data1[34] .power_up = "low";

dffeas \data1[33] (
	.clk(clk),
	.d(\data1~3_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(data1_33),
	.prn(vcc));
defparam \data1[33] .is_wysiwyg = "true";
defparam \data1[33] .power_up = "low";

cycloneive_lcell_comb \full1~1 (
	.dataa(WideOr0),
	.datab(Equal1),
	.datac(last_dest_id_0),
	.datad(has_pending_responses),
	.cin(gnd),
	.combout(full13),
	.cout());
defparam \full1~1 .lut_mask = 16'h82AA;
defparam \full1~1 .sum_lutc_input = "datac";

dffeas \data1[32] (
	.clk(clk),
	.d(\data1~4_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(data1_32),
	.prn(vcc));
defparam \data1[32] .is_wysiwyg = "true";
defparam \data1[32] .power_up = "low";

dffeas \data1[31] (
	.clk(clk),
	.d(\data1~5_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(data1_31),
	.prn(vcc));
defparam \data1[31] .is_wysiwyg = "true";
defparam \data1[31] .power_up = "low";

dffeas \data1[30] (
	.clk(clk),
	.d(\data1~6_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(data1_30),
	.prn(vcc));
defparam \data1[30] .is_wysiwyg = "true";
defparam \data1[30] .power_up = "low";

dffeas \data1[29] (
	.clk(clk),
	.d(\data1~7_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(data1_29),
	.prn(vcc));
defparam \data1[29] .is_wysiwyg = "true";
defparam \data1[29] .power_up = "low";

dffeas \data1[12] (
	.clk(clk),
	.d(\data1~8_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(data1_12),
	.prn(vcc));
defparam \data1[12] .is_wysiwyg = "true";
defparam \data1[12] .power_up = "low";

dffeas \data1[10] (
	.clk(clk),
	.d(\data1~9_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(data1_10),
	.prn(vcc));
defparam \data1[10] .is_wysiwyg = "true";
defparam \data1[10] .power_up = "low";

dffeas \data1[11] (
	.clk(clk),
	.d(\data1~10_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(data1_11),
	.prn(vcc));
defparam \data1[11] .is_wysiwyg = "true";
defparam \data1[11] .power_up = "low";

dffeas \data1[28] (
	.clk(clk),
	.d(\data1~11_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(data1_28),
	.prn(vcc));
defparam \data1[28] .is_wysiwyg = "true";
defparam \data1[28] .power_up = "low";

dffeas \data1[27] (
	.clk(clk),
	.d(\data1~12_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(data1_27),
	.prn(vcc));
defparam \data1[27] .is_wysiwyg = "true";
defparam \data1[27] .power_up = "low";

dffeas \data1[26] (
	.clk(clk),
	.d(\data1~13_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(data1_26),
	.prn(vcc));
defparam \data1[26] .is_wysiwyg = "true";
defparam \data1[26] .power_up = "low";

dffeas \data1[25] (
	.clk(clk),
	.d(\data1~14_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(data1_25),
	.prn(vcc));
defparam \data1[25] .is_wysiwyg = "true";
defparam \data1[25] .power_up = "low";

dffeas \data1[24] (
	.clk(clk),
	.d(\data1~15_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(data1_24),
	.prn(vcc));
defparam \data1[24] .is_wysiwyg = "true";
defparam \data1[24] .power_up = "low";

dffeas \data1[23] (
	.clk(clk),
	.d(\data1~16_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(data1_23),
	.prn(vcc));
defparam \data1[23] .is_wysiwyg = "true";
defparam \data1[23] .power_up = "low";

dffeas \data1[22] (
	.clk(clk),
	.d(\data1~17_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(data1_22),
	.prn(vcc));
defparam \data1[22] .is_wysiwyg = "true";
defparam \data1[22] .power_up = "low";

dffeas \data1[21] (
	.clk(clk),
	.d(\data1~18_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(data1_21),
	.prn(vcc));
defparam \data1[21] .is_wysiwyg = "true";
defparam \data1[21] .power_up = "low";

dffeas \data1[8] (
	.clk(clk),
	.d(\data1~19_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(data1_8),
	.prn(vcc));
defparam \data1[8] .is_wysiwyg = "true";
defparam \data1[8] .power_up = "low";

dffeas \data1[13] (
	.clk(clk),
	.d(\data1~20_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(data1_13),
	.prn(vcc));
defparam \data1[13] .is_wysiwyg = "true";
defparam \data1[13] .power_up = "low";

dffeas \data1[14] (
	.clk(clk),
	.d(\data1~21_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(data1_14),
	.prn(vcc));
defparam \data1[14] .is_wysiwyg = "true";
defparam \data1[14] .power_up = "low";

dffeas \data1[15] (
	.clk(clk),
	.d(\data1~22_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(data1_15),
	.prn(vcc));
defparam \data1[15] .is_wysiwyg = "true";
defparam \data1[15] .power_up = "low";

dffeas \data1[16] (
	.clk(clk),
	.d(\data1~23_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(data1_16),
	.prn(vcc));
defparam \data1[16] .is_wysiwyg = "true";
defparam \data1[16] .power_up = "low";

dffeas \data1[17] (
	.clk(clk),
	.d(\data1~24_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(data1_17),
	.prn(vcc));
defparam \data1[17] .is_wysiwyg = "true";
defparam \data1[17] .power_up = "low";

dffeas \data1[18] (
	.clk(clk),
	.d(\data1~25_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(data1_18),
	.prn(vcc));
defparam \data1[18] .is_wysiwyg = "true";
defparam \data1[18] .power_up = "low";

dffeas \data1[19] (
	.clk(clk),
	.d(\data1~26_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(data1_19),
	.prn(vcc));
defparam \data1[19] .is_wysiwyg = "true";
defparam \data1[19] .power_up = "low";

dffeas \data1[20] (
	.clk(clk),
	.d(\data1~27_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(data1_20),
	.prn(vcc));
defparam \data1[20] .is_wysiwyg = "true";
defparam \data1[20] .power_up = "low";

dffeas \data1[9] (
	.clk(clk),
	.d(\data1~28_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(data1_9),
	.prn(vcc));
defparam \data1[9] .is_wysiwyg = "true";
defparam \data1[9] .power_up = "low";

dffeas \data1[53] (
	.clk(clk),
	.d(\data1~29_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(data1_53),
	.prn(vcc));
defparam \data1[53] .is_wysiwyg = "true";
defparam \data1[53] .power_up = "low";

dffeas \data1[54] (
	.clk(clk),
	.d(\data1~30_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(data1_54),
	.prn(vcc));
defparam \data1[54] .is_wysiwyg = "true";
defparam \data1[54] .power_up = "low";

cycloneive_lcell_comb \full0~0 (
	.dataa(full01),
	.datab(axi_bridge_0_s0_awvalid),
	.datac(full11),
	.datad(nonposted_cmd_accepted),
	.cin(gnd),
	.combout(\full0~0_combout ),
	.cout());
defparam \full0~0 .lut_mask = 16'h0AEA;
defparam \full0~0 .sum_lutc_input = "datac";

cycloneive_lcell_comb \full1~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(data1_0),
	.datad(full12),
	.cin(gnd),
	.combout(\full1~0_combout ),
	.cout());
defparam \full1~0 .lut_mask = 16'h0FFF;
defparam \full1~0 .sum_lutc_input = "datac";

cycloneive_lcell_comb \full1~2 (
	.dataa(axi_bridge_0_s0_awvalid),
	.datab(full11),
	.datac(\full1~0_combout ),
	.datad(full13),
	.cin(gnd),
	.combout(\full1~2_combout ),
	.cout());
defparam \full1~2 .lut_mask = 16'hEAEE;
defparam \full1~2 .sum_lutc_input = "datac";

dffeas \data0[36] (
	.clk(clk),
	.d(in_data[36]),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[36]~q ),
	.prn(vcc));
defparam \data0[36] .is_wysiwyg = "true";
defparam \data0[36] .power_up = "low";

cycloneive_lcell_comb \data1~0 (
	.dataa(\data0[36]~q ),
	.datab(in_data[36]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~0_combout ),
	.cout());
defparam \data1~0 .lut_mask = 16'hAACC;
defparam \data1~0 .sum_lutc_input = "datac";

cycloneive_lcell_comb \always0~0 (
	.dataa(data1_0),
	.datab(WideOr0),
	.datac(wready),
	.datad(full11),
	.cin(gnd),
	.combout(\always0~0_combout ),
	.cout());
defparam \always0~0 .lut_mask = 16'h80FF;
defparam \always0~0 .sum_lutc_input = "datac";

dffeas \data0[35] (
	.clk(clk),
	.d(in_data[35]),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[35]~q ),
	.prn(vcc));
defparam \data0[35] .is_wysiwyg = "true";
defparam \data0[35] .power_up = "low";

cycloneive_lcell_comb \data1~1 (
	.dataa(\data0[35]~q ),
	.datab(in_data[35]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~1_combout ),
	.cout());
defparam \data1~1 .lut_mask = 16'hAACC;
defparam \data1~1 .sum_lutc_input = "datac";

dffeas \data0[34] (
	.clk(clk),
	.d(in_data[34]),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[34]~q ),
	.prn(vcc));
defparam \data0[34] .is_wysiwyg = "true";
defparam \data0[34] .power_up = "low";

cycloneive_lcell_comb \data1~2 (
	.dataa(\data0[34]~q ),
	.datab(in_data[34]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~2_combout ),
	.cout());
defparam \data1~2 .lut_mask = 16'hAACC;
defparam \data1~2 .sum_lutc_input = "datac";

dffeas \data0[33] (
	.clk(clk),
	.d(in_data[33]),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[33]~q ),
	.prn(vcc));
defparam \data0[33] .is_wysiwyg = "true";
defparam \data0[33] .power_up = "low";

cycloneive_lcell_comb \data1~3 (
	.dataa(\data0[33]~q ),
	.datab(in_data[33]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~3_combout ),
	.cout());
defparam \data1~3 .lut_mask = 16'hAACC;
defparam \data1~3 .sum_lutc_input = "datac";

dffeas \data0[32] (
	.clk(clk),
	.d(in_data[32]),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[32]~q ),
	.prn(vcc));
defparam \data0[32] .is_wysiwyg = "true";
defparam \data0[32] .power_up = "low";

cycloneive_lcell_comb \data1~4 (
	.dataa(\data0[32]~q ),
	.datab(in_data[32]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~4_combout ),
	.cout());
defparam \data1~4 .lut_mask = 16'hAACC;
defparam \data1~4 .sum_lutc_input = "datac";

dffeas \data0[31] (
	.clk(clk),
	.d(in_data[31]),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[31]~q ),
	.prn(vcc));
defparam \data0[31] .is_wysiwyg = "true";
defparam \data0[31] .power_up = "low";

cycloneive_lcell_comb \data1~5 (
	.dataa(\data0[31]~q ),
	.datab(in_data[31]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~5_combout ),
	.cout());
defparam \data1~5 .lut_mask = 16'hAACC;
defparam \data1~5 .sum_lutc_input = "datac";

dffeas \data0[30] (
	.clk(clk),
	.d(in_data[30]),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[30]~q ),
	.prn(vcc));
defparam \data0[30] .is_wysiwyg = "true";
defparam \data0[30] .power_up = "low";

cycloneive_lcell_comb \data1~6 (
	.dataa(\data0[30]~q ),
	.datab(in_data[30]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~6_combout ),
	.cout());
defparam \data1~6 .lut_mask = 16'hAACC;
defparam \data1~6 .sum_lutc_input = "datac";

dffeas \data0[29] (
	.clk(clk),
	.d(in_data[29]),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[29]~q ),
	.prn(vcc));
defparam \data0[29] .is_wysiwyg = "true";
defparam \data0[29] .power_up = "low";

cycloneive_lcell_comb \data1~7 (
	.dataa(\data0[29]~q ),
	.datab(in_data[29]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~7_combout ),
	.cout());
defparam \data1~7 .lut_mask = 16'hAACC;
defparam \data1~7 .sum_lutc_input = "datac";

dffeas \data0[12] (
	.clk(clk),
	.d(in_data[12]),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[12]~q ),
	.prn(vcc));
defparam \data0[12] .is_wysiwyg = "true";
defparam \data0[12] .power_up = "low";

cycloneive_lcell_comb \data1~8 (
	.dataa(\data0[12]~q ),
	.datab(in_data[12]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~8_combout ),
	.cout());
defparam \data1~8 .lut_mask = 16'hAACC;
defparam \data1~8 .sum_lutc_input = "datac";

dffeas \data0[10] (
	.clk(clk),
	.d(in_data[10]),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[10]~q ),
	.prn(vcc));
defparam \data0[10] .is_wysiwyg = "true";
defparam \data0[10] .power_up = "low";

cycloneive_lcell_comb \data1~9 (
	.dataa(\data0[10]~q ),
	.datab(in_data[10]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~9_combout ),
	.cout());
defparam \data1~9 .lut_mask = 16'hAACC;
defparam \data1~9 .sum_lutc_input = "datac";

dffeas \data0[11] (
	.clk(clk),
	.d(in_data[11]),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[11]~q ),
	.prn(vcc));
defparam \data0[11] .is_wysiwyg = "true";
defparam \data0[11] .power_up = "low";

cycloneive_lcell_comb \data1~10 (
	.dataa(\data0[11]~q ),
	.datab(in_data[11]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~10_combout ),
	.cout());
defparam \data1~10 .lut_mask = 16'hAACC;
defparam \data1~10 .sum_lutc_input = "datac";

dffeas \data0[28] (
	.clk(clk),
	.d(in_data[28]),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[28]~q ),
	.prn(vcc));
defparam \data0[28] .is_wysiwyg = "true";
defparam \data0[28] .power_up = "low";

cycloneive_lcell_comb \data1~11 (
	.dataa(\data0[28]~q ),
	.datab(in_data[28]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~11_combout ),
	.cout());
defparam \data1~11 .lut_mask = 16'hAACC;
defparam \data1~11 .sum_lutc_input = "datac";

dffeas \data0[27] (
	.clk(clk),
	.d(in_data[27]),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[27]~q ),
	.prn(vcc));
defparam \data0[27] .is_wysiwyg = "true";
defparam \data0[27] .power_up = "low";

cycloneive_lcell_comb \data1~12 (
	.dataa(\data0[27]~q ),
	.datab(in_data[27]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~12_combout ),
	.cout());
defparam \data1~12 .lut_mask = 16'hAACC;
defparam \data1~12 .sum_lutc_input = "datac";

dffeas \data0[26] (
	.clk(clk),
	.d(in_data[26]),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[26]~q ),
	.prn(vcc));
defparam \data0[26] .is_wysiwyg = "true";
defparam \data0[26] .power_up = "low";

cycloneive_lcell_comb \data1~13 (
	.dataa(\data0[26]~q ),
	.datab(in_data[26]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~13_combout ),
	.cout());
defparam \data1~13 .lut_mask = 16'hAACC;
defparam \data1~13 .sum_lutc_input = "datac";

dffeas \data0[25] (
	.clk(clk),
	.d(in_data[25]),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[25]~q ),
	.prn(vcc));
defparam \data0[25] .is_wysiwyg = "true";
defparam \data0[25] .power_up = "low";

cycloneive_lcell_comb \data1~14 (
	.dataa(\data0[25]~q ),
	.datab(in_data[25]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~14_combout ),
	.cout());
defparam \data1~14 .lut_mask = 16'hAACC;
defparam \data1~14 .sum_lutc_input = "datac";

dffeas \data0[24] (
	.clk(clk),
	.d(in_data[24]),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[24]~q ),
	.prn(vcc));
defparam \data0[24] .is_wysiwyg = "true";
defparam \data0[24] .power_up = "low";

cycloneive_lcell_comb \data1~15 (
	.dataa(\data0[24]~q ),
	.datab(in_data[24]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~15_combout ),
	.cout());
defparam \data1~15 .lut_mask = 16'hAACC;
defparam \data1~15 .sum_lutc_input = "datac";

dffeas \data0[23] (
	.clk(clk),
	.d(in_data[23]),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[23]~q ),
	.prn(vcc));
defparam \data0[23] .is_wysiwyg = "true";
defparam \data0[23] .power_up = "low";

cycloneive_lcell_comb \data1~16 (
	.dataa(\data0[23]~q ),
	.datab(in_data[23]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~16_combout ),
	.cout());
defparam \data1~16 .lut_mask = 16'hAACC;
defparam \data1~16 .sum_lutc_input = "datac";

dffeas \data0[22] (
	.clk(clk),
	.d(in_data[22]),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[22]~q ),
	.prn(vcc));
defparam \data0[22] .is_wysiwyg = "true";
defparam \data0[22] .power_up = "low";

cycloneive_lcell_comb \data1~17 (
	.dataa(\data0[22]~q ),
	.datab(in_data[22]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~17_combout ),
	.cout());
defparam \data1~17 .lut_mask = 16'hAACC;
defparam \data1~17 .sum_lutc_input = "datac";

dffeas \data0[21] (
	.clk(clk),
	.d(in_data[21]),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[21]~q ),
	.prn(vcc));
defparam \data0[21] .is_wysiwyg = "true";
defparam \data0[21] .power_up = "low";

cycloneive_lcell_comb \data1~18 (
	.dataa(\data0[21]~q ),
	.datab(in_data[21]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~18_combout ),
	.cout());
defparam \data1~18 .lut_mask = 16'hAACC;
defparam \data1~18 .sum_lutc_input = "datac";

dffeas \data0[8] (
	.clk(clk),
	.d(in_data[8]),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[8]~q ),
	.prn(vcc));
defparam \data0[8] .is_wysiwyg = "true";
defparam \data0[8] .power_up = "low";

cycloneive_lcell_comb \data1~19 (
	.dataa(\data0[8]~q ),
	.datab(in_data[8]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~19_combout ),
	.cout());
defparam \data1~19 .lut_mask = 16'hAACC;
defparam \data1~19 .sum_lutc_input = "datac";

dffeas \data0[13] (
	.clk(clk),
	.d(in_data[13]),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[13]~q ),
	.prn(vcc));
defparam \data0[13] .is_wysiwyg = "true";
defparam \data0[13] .power_up = "low";

cycloneive_lcell_comb \data1~20 (
	.dataa(\data0[13]~q ),
	.datab(in_data[13]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~20_combout ),
	.cout());
defparam \data1~20 .lut_mask = 16'hAACC;
defparam \data1~20 .sum_lutc_input = "datac";

dffeas \data0[14] (
	.clk(clk),
	.d(in_data[14]),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[14]~q ),
	.prn(vcc));
defparam \data0[14] .is_wysiwyg = "true";
defparam \data0[14] .power_up = "low";

cycloneive_lcell_comb \data1~21 (
	.dataa(\data0[14]~q ),
	.datab(in_data[14]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~21_combout ),
	.cout());
defparam \data1~21 .lut_mask = 16'hAACC;
defparam \data1~21 .sum_lutc_input = "datac";

dffeas \data0[15] (
	.clk(clk),
	.d(in_data[15]),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[15]~q ),
	.prn(vcc));
defparam \data0[15] .is_wysiwyg = "true";
defparam \data0[15] .power_up = "low";

cycloneive_lcell_comb \data1~22 (
	.dataa(\data0[15]~q ),
	.datab(in_data[15]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~22_combout ),
	.cout());
defparam \data1~22 .lut_mask = 16'hAACC;
defparam \data1~22 .sum_lutc_input = "datac";

dffeas \data0[16] (
	.clk(clk),
	.d(in_data[16]),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[16]~q ),
	.prn(vcc));
defparam \data0[16] .is_wysiwyg = "true";
defparam \data0[16] .power_up = "low";

cycloneive_lcell_comb \data1~23 (
	.dataa(\data0[16]~q ),
	.datab(in_data[16]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~23_combout ),
	.cout());
defparam \data1~23 .lut_mask = 16'hAACC;
defparam \data1~23 .sum_lutc_input = "datac";

dffeas \data0[17] (
	.clk(clk),
	.d(in_data[17]),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[17]~q ),
	.prn(vcc));
defparam \data0[17] .is_wysiwyg = "true";
defparam \data0[17] .power_up = "low";

cycloneive_lcell_comb \data1~24 (
	.dataa(\data0[17]~q ),
	.datab(in_data[17]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~24_combout ),
	.cout());
defparam \data1~24 .lut_mask = 16'hAACC;
defparam \data1~24 .sum_lutc_input = "datac";

dffeas \data0[18] (
	.clk(clk),
	.d(in_data[18]),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[18]~q ),
	.prn(vcc));
defparam \data0[18] .is_wysiwyg = "true";
defparam \data0[18] .power_up = "low";

cycloneive_lcell_comb \data1~25 (
	.dataa(\data0[18]~q ),
	.datab(in_data[18]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~25_combout ),
	.cout());
defparam \data1~25 .lut_mask = 16'hAACC;
defparam \data1~25 .sum_lutc_input = "datac";

dffeas \data0[19] (
	.clk(clk),
	.d(in_data[19]),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[19]~q ),
	.prn(vcc));
defparam \data0[19] .is_wysiwyg = "true";
defparam \data0[19] .power_up = "low";

cycloneive_lcell_comb \data1~26 (
	.dataa(\data0[19]~q ),
	.datab(in_data[19]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~26_combout ),
	.cout());
defparam \data1~26 .lut_mask = 16'hAACC;
defparam \data1~26 .sum_lutc_input = "datac";

dffeas \data0[20] (
	.clk(clk),
	.d(in_data[20]),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[20]~q ),
	.prn(vcc));
defparam \data0[20] .is_wysiwyg = "true";
defparam \data0[20] .power_up = "low";

cycloneive_lcell_comb \data1~27 (
	.dataa(\data0[20]~q ),
	.datab(in_data[20]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~27_combout ),
	.cout());
defparam \data1~27 .lut_mask = 16'hAACC;
defparam \data1~27 .sum_lutc_input = "datac";

dffeas \data0[9] (
	.clk(clk),
	.d(in_data[9]),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[9]~q ),
	.prn(vcc));
defparam \data0[9] .is_wysiwyg = "true";
defparam \data0[9] .power_up = "low";

cycloneive_lcell_comb \data1~28 (
	.dataa(\data0[9]~q ),
	.datab(in_data[9]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~28_combout ),
	.cout());
defparam \data1~28 .lut_mask = 16'hAACC;
defparam \data1~28 .sum_lutc_input = "datac";

dffeas \data0[53] (
	.clk(clk),
	.d(in_data[53]),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[53]~q ),
	.prn(vcc));
defparam \data0[53] .is_wysiwyg = "true";
defparam \data0[53] .power_up = "low";

cycloneive_lcell_comb \data1~29 (
	.dataa(\data0[53]~q ),
	.datab(in_data[53]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~29_combout ),
	.cout());
defparam \data1~29 .lut_mask = 16'hAACC;
defparam \data1~29 .sum_lutc_input = "datac";

dffeas \data0[54] (
	.clk(clk),
	.d(in_data[54]),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[54]~q ),
	.prn(vcc));
defparam \data0[54] .is_wysiwyg = "true";
defparam \data0[54] .power_up = "low";

cycloneive_lcell_comb \data1~30 (
	.dataa(\data0[54]~q ),
	.datab(in_data[54]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~30_combout ),
	.cout());
defparam \data1~30 .lut_mask = 16'hAACC;
defparam \data1~30 .sum_lutc_input = "datac";

endmodule

module cycloneiv_altera_avalon_st_pipeline_base_2 (
	data1_2,
	data1_3,
	full11,
	reset,
	src0_valid,
	src0_valid1,
	in_data,
	full01,
	clk,
	axi_bridge_0_s0_bready)/* synthesis synthesis_greybox=0 */;
output 	data1_2;
output 	data1_3;
output 	full11;
input 	reset;
input 	src0_valid;
input 	src0_valid1;
input 	[170:0] in_data;
output 	full01;
input 	clk;
input 	axi_bridge_0_s0_bready;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
// unknown value (1'bx) is not needed for this tool. Default to 1'b0
assign unknown = 1'b0;

wire \data0[2]~q ;
wire \data1~0_combout ;
wire \full0~0_combout ;
wire \data0[3]~q ;
wire \data1~1_combout ;
wire \full1~2_combout ;
wire \full0~1_combout ;
wire \full0~2_combout ;


dffeas \data1[2] (
	.clk(clk),
	.d(\data1~0_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\full0~0_combout ),
	.q(data1_2),
	.prn(vcc));
defparam \data1[2] .is_wysiwyg = "true";
defparam \data1[2] .power_up = "low";

dffeas \data1[3] (
	.clk(clk),
	.d(\data1~1_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\full0~0_combout ),
	.q(data1_3),
	.prn(vcc));
defparam \data1[3] .is_wysiwyg = "true";
defparam \data1[3] .power_up = "low";

dffeas full1(
	.clk(clk),
	.d(\full1~2_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(full11),
	.prn(vcc));
defparam full1.is_wysiwyg = "true";
defparam full1.power_up = "low";

dffeas full0(
	.clk(clk),
	.d(\full0~2_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(full01),
	.prn(vcc));
defparam full0.is_wysiwyg = "true";
defparam full0.power_up = "low";

dffeas \data0[2] (
	.clk(clk),
	.d(in_data[2]),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[2]~q ),
	.prn(vcc));
defparam \data0[2] .is_wysiwyg = "true";
defparam \data0[2] .power_up = "low";

cycloneive_lcell_comb \data1~0 (
	.dataa(\data0[2]~q ),
	.datab(in_data[2]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~0_combout ),
	.cout());
defparam \data1~0 .lut_mask = 16'hAACC;
defparam \data1~0 .sum_lutc_input = "datac";

cycloneive_lcell_comb \full0~0 (
	.dataa(full11),
	.datab(gnd),
	.datac(gnd),
	.datad(axi_bridge_0_s0_bready),
	.cin(gnd),
	.combout(\full0~0_combout ),
	.cout());
defparam \full0~0 .lut_mask = 16'hFF55;
defparam \full0~0 .sum_lutc_input = "datac";

dffeas \data0[3] (
	.clk(clk),
	.d(in_data[3]),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[3]~q ),
	.prn(vcc));
defparam \data0[3] .is_wysiwyg = "true";
defparam \data0[3] .power_up = "low";

cycloneive_lcell_comb \data1~1 (
	.dataa(\data0[3]~q ),
	.datab(in_data[3]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~1_combout ),
	.cout());
defparam \data1~1 .lut_mask = 16'hAACC;
defparam \data1~1 .sum_lutc_input = "datac";

cycloneive_lcell_comb \full1~2 (
	.dataa(full11),
	.datab(axi_bridge_0_s0_bready),
	.datac(src0_valid1),
	.datad(src0_valid),
	.cin(gnd),
	.combout(\full1~2_combout ),
	.cout());
defparam \full1~2 .lut_mask = 16'hFFF2;
defparam \full1~2 .sum_lutc_input = "datac";

cycloneive_lcell_comb \full0~1 (
	.dataa(full01),
	.datab(gnd),
	.datac(full11),
	.datad(axi_bridge_0_s0_bready),
	.cin(gnd),
	.combout(\full0~1_combout ),
	.cout());
defparam \full0~1 .lut_mask = 16'h0AAA;
defparam \full0~1 .sum_lutc_input = "datac";

cycloneive_lcell_comb \full0~2 (
	.dataa(\full0~1_combout ),
	.datab(\full0~0_combout ),
	.datac(src0_valid1),
	.datad(src0_valid),
	.cin(gnd),
	.combout(\full0~2_combout ),
	.cout());
defparam \full0~2 .lut_mask = 16'hBBBA;
defparam \full0~2 .sum_lutc_input = "datac";

endmodule

module cycloneiv_altera_avalon_st_pipeline_base_3 (
	data1_67,
	data1_68,
	data1_3,
	data1_4,
	data1_5,
	data1_6,
	data1_7,
	data1_8,
	data1_9,
	data1_10,
	data1_11,
	data1_12,
	data1_13,
	data1_14,
	data1_15,
	data1_16,
	data1_17,
	data1_18,
	data1_19,
	data1_20,
	data1_21,
	data1_22,
	data1_23,
	data1_24,
	data1_25,
	data1_26,
	data1_27,
	data1_28,
	data1_29,
	data1_30,
	data1_31,
	data1_32,
	data1_33,
	data1_34,
	data1_35,
	data1_36,
	data1_37,
	data1_38,
	data1_39,
	data1_40,
	data1_41,
	data1_42,
	data1_43,
	data1_44,
	data1_45,
	data1_46,
	data1_47,
	data1_48,
	data1_49,
	data1_50,
	data1_51,
	data1_52,
	data1_53,
	data1_54,
	data1_55,
	data1_56,
	data1_57,
	data1_58,
	data1_59,
	data1_60,
	data1_61,
	data1_62,
	data1_63,
	data1_64,
	data1_65,
	data1_66,
	data1_0,
	full11,
	reset,
	src1_valid,
	src1_valid1,
	in_data,
	full01,
	clk,
	axi_bridge_0_s0_rready)/* synthesis synthesis_greybox=0 */;
output 	data1_67;
output 	data1_68;
output 	data1_3;
output 	data1_4;
output 	data1_5;
output 	data1_6;
output 	data1_7;
output 	data1_8;
output 	data1_9;
output 	data1_10;
output 	data1_11;
output 	data1_12;
output 	data1_13;
output 	data1_14;
output 	data1_15;
output 	data1_16;
output 	data1_17;
output 	data1_18;
output 	data1_19;
output 	data1_20;
output 	data1_21;
output 	data1_22;
output 	data1_23;
output 	data1_24;
output 	data1_25;
output 	data1_26;
output 	data1_27;
output 	data1_28;
output 	data1_29;
output 	data1_30;
output 	data1_31;
output 	data1_32;
output 	data1_33;
output 	data1_34;
output 	data1_35;
output 	data1_36;
output 	data1_37;
output 	data1_38;
output 	data1_39;
output 	data1_40;
output 	data1_41;
output 	data1_42;
output 	data1_43;
output 	data1_44;
output 	data1_45;
output 	data1_46;
output 	data1_47;
output 	data1_48;
output 	data1_49;
output 	data1_50;
output 	data1_51;
output 	data1_52;
output 	data1_53;
output 	data1_54;
output 	data1_55;
output 	data1_56;
output 	data1_57;
output 	data1_58;
output 	data1_59;
output 	data1_60;
output 	data1_61;
output 	data1_62;
output 	data1_63;
output 	data1_64;
output 	data1_65;
output 	data1_66;
output 	data1_0;
output 	full11;
input 	reset;
input 	src1_valid;
input 	src1_valid1;
input 	[170:0] in_data;
output 	full01;
input 	clk;
input 	axi_bridge_0_s0_rready;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
// unknown value (1'bx) is not needed for this tool. Default to 1'b0
assign unknown = 1'b0;

wire \data0[67]~q ;
wire \data1~0_combout ;
wire \full0~0_combout ;
wire \data0[68]~q ;
wire \data1~1_combout ;
wire \data0[3]~q ;
wire \data1~2_combout ;
wire \data0[4]~q ;
wire \data1~3_combout ;
wire \data0[5]~q ;
wire \data1~4_combout ;
wire \data0[6]~q ;
wire \data1~5_combout ;
wire \data0[7]~q ;
wire \data1~6_combout ;
wire \data0[8]~q ;
wire \data1~7_combout ;
wire \data0[9]~q ;
wire \data1~8_combout ;
wire \data0[10]~q ;
wire \data1~9_combout ;
wire \data0[11]~q ;
wire \data1~10_combout ;
wire \data0[12]~q ;
wire \data1~11_combout ;
wire \data0[13]~q ;
wire \data1~12_combout ;
wire \data0[14]~q ;
wire \data1~13_combout ;
wire \data0[15]~q ;
wire \data1~14_combout ;
wire \data0[16]~q ;
wire \data1~15_combout ;
wire \data0[17]~q ;
wire \data1~16_combout ;
wire \data0[18]~q ;
wire \data1~17_combout ;
wire \data0[19]~q ;
wire \data1~18_combout ;
wire \data0[20]~q ;
wire \data1~19_combout ;
wire \data0[21]~q ;
wire \data1~20_combout ;
wire \data0[22]~q ;
wire \data1~21_combout ;
wire \data0[23]~q ;
wire \data1~22_combout ;
wire \data0[24]~q ;
wire \data1~23_combout ;
wire \data0[25]~q ;
wire \data1~24_combout ;
wire \data0[26]~q ;
wire \data1~25_combout ;
wire \data0[27]~q ;
wire \data1~26_combout ;
wire \data0[28]~q ;
wire \data1~27_combout ;
wire \data0[29]~q ;
wire \data1~28_combout ;
wire \data0[30]~q ;
wire \data1~29_combout ;
wire \data0[31]~q ;
wire \data1~30_combout ;
wire \data0[32]~q ;
wire \data1~31_combout ;
wire \data0[33]~q ;
wire \data1~32_combout ;
wire \data0[34]~q ;
wire \data1~33_combout ;
wire \data0[35]~q ;
wire \data1~34_combout ;
wire \data0[36]~q ;
wire \data1~35_combout ;
wire \data0[37]~q ;
wire \data1~36_combout ;
wire \data0[38]~q ;
wire \data1~37_combout ;
wire \data0[39]~q ;
wire \data1~38_combout ;
wire \data0[40]~q ;
wire \data1~39_combout ;
wire \data0[41]~q ;
wire \data1~40_combout ;
wire \data0[42]~q ;
wire \data1~41_combout ;
wire \data0[43]~q ;
wire \data1~42_combout ;
wire \data0[44]~q ;
wire \data1~43_combout ;
wire \data0[45]~q ;
wire \data1~44_combout ;
wire \data0[46]~q ;
wire \data1~45_combout ;
wire \data0[47]~q ;
wire \data1~46_combout ;
wire \data0[48]~q ;
wire \data1~47_combout ;
wire \data0[49]~q ;
wire \data1~48_combout ;
wire \data0[50]~q ;
wire \data1~49_combout ;
wire \data0[51]~q ;
wire \data1~50_combout ;
wire \data0[52]~q ;
wire \data1~51_combout ;
wire \data0[53]~q ;
wire \data1~52_combout ;
wire \data0[54]~q ;
wire \data1~53_combout ;
wire \data0[55]~q ;
wire \data1~54_combout ;
wire \data0[56]~q ;
wire \data1~55_combout ;
wire \data0[57]~q ;
wire \data1~56_combout ;
wire \data0[58]~q ;
wire \data1~57_combout ;
wire \data0[59]~q ;
wire \data1~58_combout ;
wire \data0[60]~q ;
wire \data1~59_combout ;
wire \data0[61]~q ;
wire \data1~60_combout ;
wire \data0[62]~q ;
wire \data1~61_combout ;
wire \data0[63]~q ;
wire \data1~62_combout ;
wire \data0[64]~q ;
wire \data1~63_combout ;
wire \data0[65]~q ;
wire \data1~64_combout ;
wire \data0[66]~q ;
wire \data1~65_combout ;
wire \data0[0]~q ;
wire \data1~66_combout ;
wire \full1~0_combout ;
wire \full0~1_combout ;
wire \full0~2_combout ;


dffeas \data1[67] (
	.clk(clk),
	.d(\data1~0_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\full0~0_combout ),
	.q(data1_67),
	.prn(vcc));
defparam \data1[67] .is_wysiwyg = "true";
defparam \data1[67] .power_up = "low";

dffeas \data1[68] (
	.clk(clk),
	.d(\data1~1_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\full0~0_combout ),
	.q(data1_68),
	.prn(vcc));
defparam \data1[68] .is_wysiwyg = "true";
defparam \data1[68] .power_up = "low";

dffeas \data1[3] (
	.clk(clk),
	.d(\data1~2_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\full0~0_combout ),
	.q(data1_3),
	.prn(vcc));
defparam \data1[3] .is_wysiwyg = "true";
defparam \data1[3] .power_up = "low";

dffeas \data1[4] (
	.clk(clk),
	.d(\data1~3_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\full0~0_combout ),
	.q(data1_4),
	.prn(vcc));
defparam \data1[4] .is_wysiwyg = "true";
defparam \data1[4] .power_up = "low";

dffeas \data1[5] (
	.clk(clk),
	.d(\data1~4_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\full0~0_combout ),
	.q(data1_5),
	.prn(vcc));
defparam \data1[5] .is_wysiwyg = "true";
defparam \data1[5] .power_up = "low";

dffeas \data1[6] (
	.clk(clk),
	.d(\data1~5_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\full0~0_combout ),
	.q(data1_6),
	.prn(vcc));
defparam \data1[6] .is_wysiwyg = "true";
defparam \data1[6] .power_up = "low";

dffeas \data1[7] (
	.clk(clk),
	.d(\data1~6_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\full0~0_combout ),
	.q(data1_7),
	.prn(vcc));
defparam \data1[7] .is_wysiwyg = "true";
defparam \data1[7] .power_up = "low";

dffeas \data1[8] (
	.clk(clk),
	.d(\data1~7_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\full0~0_combout ),
	.q(data1_8),
	.prn(vcc));
defparam \data1[8] .is_wysiwyg = "true";
defparam \data1[8] .power_up = "low";

dffeas \data1[9] (
	.clk(clk),
	.d(\data1~8_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\full0~0_combout ),
	.q(data1_9),
	.prn(vcc));
defparam \data1[9] .is_wysiwyg = "true";
defparam \data1[9] .power_up = "low";

dffeas \data1[10] (
	.clk(clk),
	.d(\data1~9_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\full0~0_combout ),
	.q(data1_10),
	.prn(vcc));
defparam \data1[10] .is_wysiwyg = "true";
defparam \data1[10] .power_up = "low";

dffeas \data1[11] (
	.clk(clk),
	.d(\data1~10_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\full0~0_combout ),
	.q(data1_11),
	.prn(vcc));
defparam \data1[11] .is_wysiwyg = "true";
defparam \data1[11] .power_up = "low";

dffeas \data1[12] (
	.clk(clk),
	.d(\data1~11_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\full0~0_combout ),
	.q(data1_12),
	.prn(vcc));
defparam \data1[12] .is_wysiwyg = "true";
defparam \data1[12] .power_up = "low";

dffeas \data1[13] (
	.clk(clk),
	.d(\data1~12_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\full0~0_combout ),
	.q(data1_13),
	.prn(vcc));
defparam \data1[13] .is_wysiwyg = "true";
defparam \data1[13] .power_up = "low";

dffeas \data1[14] (
	.clk(clk),
	.d(\data1~13_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\full0~0_combout ),
	.q(data1_14),
	.prn(vcc));
defparam \data1[14] .is_wysiwyg = "true";
defparam \data1[14] .power_up = "low";

dffeas \data1[15] (
	.clk(clk),
	.d(\data1~14_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\full0~0_combout ),
	.q(data1_15),
	.prn(vcc));
defparam \data1[15] .is_wysiwyg = "true";
defparam \data1[15] .power_up = "low";

dffeas \data1[16] (
	.clk(clk),
	.d(\data1~15_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\full0~0_combout ),
	.q(data1_16),
	.prn(vcc));
defparam \data1[16] .is_wysiwyg = "true";
defparam \data1[16] .power_up = "low";

dffeas \data1[17] (
	.clk(clk),
	.d(\data1~16_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\full0~0_combout ),
	.q(data1_17),
	.prn(vcc));
defparam \data1[17] .is_wysiwyg = "true";
defparam \data1[17] .power_up = "low";

dffeas \data1[18] (
	.clk(clk),
	.d(\data1~17_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\full0~0_combout ),
	.q(data1_18),
	.prn(vcc));
defparam \data1[18] .is_wysiwyg = "true";
defparam \data1[18] .power_up = "low";

dffeas \data1[19] (
	.clk(clk),
	.d(\data1~18_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\full0~0_combout ),
	.q(data1_19),
	.prn(vcc));
defparam \data1[19] .is_wysiwyg = "true";
defparam \data1[19] .power_up = "low";

dffeas \data1[20] (
	.clk(clk),
	.d(\data1~19_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\full0~0_combout ),
	.q(data1_20),
	.prn(vcc));
defparam \data1[20] .is_wysiwyg = "true";
defparam \data1[20] .power_up = "low";

dffeas \data1[21] (
	.clk(clk),
	.d(\data1~20_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\full0~0_combout ),
	.q(data1_21),
	.prn(vcc));
defparam \data1[21] .is_wysiwyg = "true";
defparam \data1[21] .power_up = "low";

dffeas \data1[22] (
	.clk(clk),
	.d(\data1~21_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\full0~0_combout ),
	.q(data1_22),
	.prn(vcc));
defparam \data1[22] .is_wysiwyg = "true";
defparam \data1[22] .power_up = "low";

dffeas \data1[23] (
	.clk(clk),
	.d(\data1~22_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\full0~0_combout ),
	.q(data1_23),
	.prn(vcc));
defparam \data1[23] .is_wysiwyg = "true";
defparam \data1[23] .power_up = "low";

dffeas \data1[24] (
	.clk(clk),
	.d(\data1~23_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\full0~0_combout ),
	.q(data1_24),
	.prn(vcc));
defparam \data1[24] .is_wysiwyg = "true";
defparam \data1[24] .power_up = "low";

dffeas \data1[25] (
	.clk(clk),
	.d(\data1~24_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\full0~0_combout ),
	.q(data1_25),
	.prn(vcc));
defparam \data1[25] .is_wysiwyg = "true";
defparam \data1[25] .power_up = "low";

dffeas \data1[26] (
	.clk(clk),
	.d(\data1~25_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\full0~0_combout ),
	.q(data1_26),
	.prn(vcc));
defparam \data1[26] .is_wysiwyg = "true";
defparam \data1[26] .power_up = "low";

dffeas \data1[27] (
	.clk(clk),
	.d(\data1~26_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\full0~0_combout ),
	.q(data1_27),
	.prn(vcc));
defparam \data1[27] .is_wysiwyg = "true";
defparam \data1[27] .power_up = "low";

dffeas \data1[28] (
	.clk(clk),
	.d(\data1~27_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\full0~0_combout ),
	.q(data1_28),
	.prn(vcc));
defparam \data1[28] .is_wysiwyg = "true";
defparam \data1[28] .power_up = "low";

dffeas \data1[29] (
	.clk(clk),
	.d(\data1~28_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\full0~0_combout ),
	.q(data1_29),
	.prn(vcc));
defparam \data1[29] .is_wysiwyg = "true";
defparam \data1[29] .power_up = "low";

dffeas \data1[30] (
	.clk(clk),
	.d(\data1~29_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\full0~0_combout ),
	.q(data1_30),
	.prn(vcc));
defparam \data1[30] .is_wysiwyg = "true";
defparam \data1[30] .power_up = "low";

dffeas \data1[31] (
	.clk(clk),
	.d(\data1~30_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\full0~0_combout ),
	.q(data1_31),
	.prn(vcc));
defparam \data1[31] .is_wysiwyg = "true";
defparam \data1[31] .power_up = "low";

dffeas \data1[32] (
	.clk(clk),
	.d(\data1~31_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\full0~0_combout ),
	.q(data1_32),
	.prn(vcc));
defparam \data1[32] .is_wysiwyg = "true";
defparam \data1[32] .power_up = "low";

dffeas \data1[33] (
	.clk(clk),
	.d(\data1~32_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\full0~0_combout ),
	.q(data1_33),
	.prn(vcc));
defparam \data1[33] .is_wysiwyg = "true";
defparam \data1[33] .power_up = "low";

dffeas \data1[34] (
	.clk(clk),
	.d(\data1~33_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\full0~0_combout ),
	.q(data1_34),
	.prn(vcc));
defparam \data1[34] .is_wysiwyg = "true";
defparam \data1[34] .power_up = "low";

dffeas \data1[35] (
	.clk(clk),
	.d(\data1~34_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\full0~0_combout ),
	.q(data1_35),
	.prn(vcc));
defparam \data1[35] .is_wysiwyg = "true";
defparam \data1[35] .power_up = "low";

dffeas \data1[36] (
	.clk(clk),
	.d(\data1~35_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\full0~0_combout ),
	.q(data1_36),
	.prn(vcc));
defparam \data1[36] .is_wysiwyg = "true";
defparam \data1[36] .power_up = "low";

dffeas \data1[37] (
	.clk(clk),
	.d(\data1~36_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\full0~0_combout ),
	.q(data1_37),
	.prn(vcc));
defparam \data1[37] .is_wysiwyg = "true";
defparam \data1[37] .power_up = "low";

dffeas \data1[38] (
	.clk(clk),
	.d(\data1~37_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\full0~0_combout ),
	.q(data1_38),
	.prn(vcc));
defparam \data1[38] .is_wysiwyg = "true";
defparam \data1[38] .power_up = "low";

dffeas \data1[39] (
	.clk(clk),
	.d(\data1~38_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\full0~0_combout ),
	.q(data1_39),
	.prn(vcc));
defparam \data1[39] .is_wysiwyg = "true";
defparam \data1[39] .power_up = "low";

dffeas \data1[40] (
	.clk(clk),
	.d(\data1~39_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\full0~0_combout ),
	.q(data1_40),
	.prn(vcc));
defparam \data1[40] .is_wysiwyg = "true";
defparam \data1[40] .power_up = "low";

dffeas \data1[41] (
	.clk(clk),
	.d(\data1~40_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\full0~0_combout ),
	.q(data1_41),
	.prn(vcc));
defparam \data1[41] .is_wysiwyg = "true";
defparam \data1[41] .power_up = "low";

dffeas \data1[42] (
	.clk(clk),
	.d(\data1~41_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\full0~0_combout ),
	.q(data1_42),
	.prn(vcc));
defparam \data1[42] .is_wysiwyg = "true";
defparam \data1[42] .power_up = "low";

dffeas \data1[43] (
	.clk(clk),
	.d(\data1~42_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\full0~0_combout ),
	.q(data1_43),
	.prn(vcc));
defparam \data1[43] .is_wysiwyg = "true";
defparam \data1[43] .power_up = "low";

dffeas \data1[44] (
	.clk(clk),
	.d(\data1~43_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\full0~0_combout ),
	.q(data1_44),
	.prn(vcc));
defparam \data1[44] .is_wysiwyg = "true";
defparam \data1[44] .power_up = "low";

dffeas \data1[45] (
	.clk(clk),
	.d(\data1~44_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\full0~0_combout ),
	.q(data1_45),
	.prn(vcc));
defparam \data1[45] .is_wysiwyg = "true";
defparam \data1[45] .power_up = "low";

dffeas \data1[46] (
	.clk(clk),
	.d(\data1~45_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\full0~0_combout ),
	.q(data1_46),
	.prn(vcc));
defparam \data1[46] .is_wysiwyg = "true";
defparam \data1[46] .power_up = "low";

dffeas \data1[47] (
	.clk(clk),
	.d(\data1~46_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\full0~0_combout ),
	.q(data1_47),
	.prn(vcc));
defparam \data1[47] .is_wysiwyg = "true";
defparam \data1[47] .power_up = "low";

dffeas \data1[48] (
	.clk(clk),
	.d(\data1~47_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\full0~0_combout ),
	.q(data1_48),
	.prn(vcc));
defparam \data1[48] .is_wysiwyg = "true";
defparam \data1[48] .power_up = "low";

dffeas \data1[49] (
	.clk(clk),
	.d(\data1~48_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\full0~0_combout ),
	.q(data1_49),
	.prn(vcc));
defparam \data1[49] .is_wysiwyg = "true";
defparam \data1[49] .power_up = "low";

dffeas \data1[50] (
	.clk(clk),
	.d(\data1~49_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\full0~0_combout ),
	.q(data1_50),
	.prn(vcc));
defparam \data1[50] .is_wysiwyg = "true";
defparam \data1[50] .power_up = "low";

dffeas \data1[51] (
	.clk(clk),
	.d(\data1~50_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\full0~0_combout ),
	.q(data1_51),
	.prn(vcc));
defparam \data1[51] .is_wysiwyg = "true";
defparam \data1[51] .power_up = "low";

dffeas \data1[52] (
	.clk(clk),
	.d(\data1~51_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\full0~0_combout ),
	.q(data1_52),
	.prn(vcc));
defparam \data1[52] .is_wysiwyg = "true";
defparam \data1[52] .power_up = "low";

dffeas \data1[53] (
	.clk(clk),
	.d(\data1~52_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\full0~0_combout ),
	.q(data1_53),
	.prn(vcc));
defparam \data1[53] .is_wysiwyg = "true";
defparam \data1[53] .power_up = "low";

dffeas \data1[54] (
	.clk(clk),
	.d(\data1~53_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\full0~0_combout ),
	.q(data1_54),
	.prn(vcc));
defparam \data1[54] .is_wysiwyg = "true";
defparam \data1[54] .power_up = "low";

dffeas \data1[55] (
	.clk(clk),
	.d(\data1~54_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\full0~0_combout ),
	.q(data1_55),
	.prn(vcc));
defparam \data1[55] .is_wysiwyg = "true";
defparam \data1[55] .power_up = "low";

dffeas \data1[56] (
	.clk(clk),
	.d(\data1~55_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\full0~0_combout ),
	.q(data1_56),
	.prn(vcc));
defparam \data1[56] .is_wysiwyg = "true";
defparam \data1[56] .power_up = "low";

dffeas \data1[57] (
	.clk(clk),
	.d(\data1~56_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\full0~0_combout ),
	.q(data1_57),
	.prn(vcc));
defparam \data1[57] .is_wysiwyg = "true";
defparam \data1[57] .power_up = "low";

dffeas \data1[58] (
	.clk(clk),
	.d(\data1~57_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\full0~0_combout ),
	.q(data1_58),
	.prn(vcc));
defparam \data1[58] .is_wysiwyg = "true";
defparam \data1[58] .power_up = "low";

dffeas \data1[59] (
	.clk(clk),
	.d(\data1~58_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\full0~0_combout ),
	.q(data1_59),
	.prn(vcc));
defparam \data1[59] .is_wysiwyg = "true";
defparam \data1[59] .power_up = "low";

dffeas \data1[60] (
	.clk(clk),
	.d(\data1~59_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\full0~0_combout ),
	.q(data1_60),
	.prn(vcc));
defparam \data1[60] .is_wysiwyg = "true";
defparam \data1[60] .power_up = "low";

dffeas \data1[61] (
	.clk(clk),
	.d(\data1~60_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\full0~0_combout ),
	.q(data1_61),
	.prn(vcc));
defparam \data1[61] .is_wysiwyg = "true";
defparam \data1[61] .power_up = "low";

dffeas \data1[62] (
	.clk(clk),
	.d(\data1~61_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\full0~0_combout ),
	.q(data1_62),
	.prn(vcc));
defparam \data1[62] .is_wysiwyg = "true";
defparam \data1[62] .power_up = "low";

dffeas \data1[63] (
	.clk(clk),
	.d(\data1~62_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\full0~0_combout ),
	.q(data1_63),
	.prn(vcc));
defparam \data1[63] .is_wysiwyg = "true";
defparam \data1[63] .power_up = "low";

dffeas \data1[64] (
	.clk(clk),
	.d(\data1~63_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\full0~0_combout ),
	.q(data1_64),
	.prn(vcc));
defparam \data1[64] .is_wysiwyg = "true";
defparam \data1[64] .power_up = "low";

dffeas \data1[65] (
	.clk(clk),
	.d(\data1~64_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\full0~0_combout ),
	.q(data1_65),
	.prn(vcc));
defparam \data1[65] .is_wysiwyg = "true";
defparam \data1[65] .power_up = "low";

dffeas \data1[66] (
	.clk(clk),
	.d(\data1~65_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\full0~0_combout ),
	.q(data1_66),
	.prn(vcc));
defparam \data1[66] .is_wysiwyg = "true";
defparam \data1[66] .power_up = "low";

dffeas \data1[0] (
	.clk(clk),
	.d(\data1~66_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\full0~0_combout ),
	.q(data1_0),
	.prn(vcc));
defparam \data1[0] .is_wysiwyg = "true";
defparam \data1[0] .power_up = "low";

dffeas full1(
	.clk(clk),
	.d(\full1~0_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(full11),
	.prn(vcc));
defparam full1.is_wysiwyg = "true";
defparam full1.power_up = "low";

dffeas full0(
	.clk(clk),
	.d(\full0~2_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(full01),
	.prn(vcc));
defparam full0.is_wysiwyg = "true";
defparam full0.power_up = "low";

dffeas \data0[67] (
	.clk(clk),
	.d(in_data[67]),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[67]~q ),
	.prn(vcc));
defparam \data0[67] .is_wysiwyg = "true";
defparam \data0[67] .power_up = "low";

cycloneive_lcell_comb \data1~0 (
	.dataa(\data0[67]~q ),
	.datab(in_data[67]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~0_combout ),
	.cout());
defparam \data1~0 .lut_mask = 16'hAACC;
defparam \data1~0 .sum_lutc_input = "datac";

cycloneive_lcell_comb \full0~0 (
	.dataa(full11),
	.datab(gnd),
	.datac(gnd),
	.datad(axi_bridge_0_s0_rready),
	.cin(gnd),
	.combout(\full0~0_combout ),
	.cout());
defparam \full0~0 .lut_mask = 16'hFF55;
defparam \full0~0 .sum_lutc_input = "datac";

dffeas \data0[68] (
	.clk(clk),
	.d(in_data[68]),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[68]~q ),
	.prn(vcc));
defparam \data0[68] .is_wysiwyg = "true";
defparam \data0[68] .power_up = "low";

cycloneive_lcell_comb \data1~1 (
	.dataa(\data0[68]~q ),
	.datab(in_data[68]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~1_combout ),
	.cout());
defparam \data1~1 .lut_mask = 16'hAACC;
defparam \data1~1 .sum_lutc_input = "datac";

dffeas \data0[3] (
	.clk(clk),
	.d(in_data[3]),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[3]~q ),
	.prn(vcc));
defparam \data0[3] .is_wysiwyg = "true";
defparam \data0[3] .power_up = "low";

cycloneive_lcell_comb \data1~2 (
	.dataa(\data0[3]~q ),
	.datab(in_data[3]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~2_combout ),
	.cout());
defparam \data1~2 .lut_mask = 16'hAACC;
defparam \data1~2 .sum_lutc_input = "datac";

dffeas \data0[4] (
	.clk(clk),
	.d(in_data[4]),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[4]~q ),
	.prn(vcc));
defparam \data0[4] .is_wysiwyg = "true";
defparam \data0[4] .power_up = "low";

cycloneive_lcell_comb \data1~3 (
	.dataa(\data0[4]~q ),
	.datab(in_data[4]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~3_combout ),
	.cout());
defparam \data1~3 .lut_mask = 16'hAACC;
defparam \data1~3 .sum_lutc_input = "datac";

dffeas \data0[5] (
	.clk(clk),
	.d(in_data[5]),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[5]~q ),
	.prn(vcc));
defparam \data0[5] .is_wysiwyg = "true";
defparam \data0[5] .power_up = "low";

cycloneive_lcell_comb \data1~4 (
	.dataa(\data0[5]~q ),
	.datab(in_data[5]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~4_combout ),
	.cout());
defparam \data1~4 .lut_mask = 16'hAACC;
defparam \data1~4 .sum_lutc_input = "datac";

dffeas \data0[6] (
	.clk(clk),
	.d(in_data[6]),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[6]~q ),
	.prn(vcc));
defparam \data0[6] .is_wysiwyg = "true";
defparam \data0[6] .power_up = "low";

cycloneive_lcell_comb \data1~5 (
	.dataa(\data0[6]~q ),
	.datab(in_data[6]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~5_combout ),
	.cout());
defparam \data1~5 .lut_mask = 16'hAACC;
defparam \data1~5 .sum_lutc_input = "datac";

dffeas \data0[7] (
	.clk(clk),
	.d(in_data[7]),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[7]~q ),
	.prn(vcc));
defparam \data0[7] .is_wysiwyg = "true";
defparam \data0[7] .power_up = "low";

cycloneive_lcell_comb \data1~6 (
	.dataa(\data0[7]~q ),
	.datab(in_data[7]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~6_combout ),
	.cout());
defparam \data1~6 .lut_mask = 16'hAACC;
defparam \data1~6 .sum_lutc_input = "datac";

dffeas \data0[8] (
	.clk(clk),
	.d(in_data[8]),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[8]~q ),
	.prn(vcc));
defparam \data0[8] .is_wysiwyg = "true";
defparam \data0[8] .power_up = "low";

cycloneive_lcell_comb \data1~7 (
	.dataa(\data0[8]~q ),
	.datab(in_data[8]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~7_combout ),
	.cout());
defparam \data1~7 .lut_mask = 16'hAACC;
defparam \data1~7 .sum_lutc_input = "datac";

dffeas \data0[9] (
	.clk(clk),
	.d(in_data[9]),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[9]~q ),
	.prn(vcc));
defparam \data0[9] .is_wysiwyg = "true";
defparam \data0[9] .power_up = "low";

cycloneive_lcell_comb \data1~8 (
	.dataa(\data0[9]~q ),
	.datab(in_data[9]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~8_combout ),
	.cout());
defparam \data1~8 .lut_mask = 16'hAACC;
defparam \data1~8 .sum_lutc_input = "datac";

dffeas \data0[10] (
	.clk(clk),
	.d(in_data[10]),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[10]~q ),
	.prn(vcc));
defparam \data0[10] .is_wysiwyg = "true";
defparam \data0[10] .power_up = "low";

cycloneive_lcell_comb \data1~9 (
	.dataa(\data0[10]~q ),
	.datab(in_data[10]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~9_combout ),
	.cout());
defparam \data1~9 .lut_mask = 16'hAACC;
defparam \data1~9 .sum_lutc_input = "datac";

dffeas \data0[11] (
	.clk(clk),
	.d(in_data[11]),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[11]~q ),
	.prn(vcc));
defparam \data0[11] .is_wysiwyg = "true";
defparam \data0[11] .power_up = "low";

cycloneive_lcell_comb \data1~10 (
	.dataa(\data0[11]~q ),
	.datab(in_data[11]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~10_combout ),
	.cout());
defparam \data1~10 .lut_mask = 16'hAACC;
defparam \data1~10 .sum_lutc_input = "datac";

dffeas \data0[12] (
	.clk(clk),
	.d(in_data[12]),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[12]~q ),
	.prn(vcc));
defparam \data0[12] .is_wysiwyg = "true";
defparam \data0[12] .power_up = "low";

cycloneive_lcell_comb \data1~11 (
	.dataa(\data0[12]~q ),
	.datab(in_data[12]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~11_combout ),
	.cout());
defparam \data1~11 .lut_mask = 16'hAACC;
defparam \data1~11 .sum_lutc_input = "datac";

dffeas \data0[13] (
	.clk(clk),
	.d(in_data[13]),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[13]~q ),
	.prn(vcc));
defparam \data0[13] .is_wysiwyg = "true";
defparam \data0[13] .power_up = "low";

cycloneive_lcell_comb \data1~12 (
	.dataa(\data0[13]~q ),
	.datab(in_data[13]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~12_combout ),
	.cout());
defparam \data1~12 .lut_mask = 16'hAACC;
defparam \data1~12 .sum_lutc_input = "datac";

dffeas \data0[14] (
	.clk(clk),
	.d(in_data[14]),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[14]~q ),
	.prn(vcc));
defparam \data0[14] .is_wysiwyg = "true";
defparam \data0[14] .power_up = "low";

cycloneive_lcell_comb \data1~13 (
	.dataa(\data0[14]~q ),
	.datab(in_data[14]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~13_combout ),
	.cout());
defparam \data1~13 .lut_mask = 16'hAACC;
defparam \data1~13 .sum_lutc_input = "datac";

dffeas \data0[15] (
	.clk(clk),
	.d(in_data[15]),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[15]~q ),
	.prn(vcc));
defparam \data0[15] .is_wysiwyg = "true";
defparam \data0[15] .power_up = "low";

cycloneive_lcell_comb \data1~14 (
	.dataa(\data0[15]~q ),
	.datab(in_data[15]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~14_combout ),
	.cout());
defparam \data1~14 .lut_mask = 16'hAACC;
defparam \data1~14 .sum_lutc_input = "datac";

dffeas \data0[16] (
	.clk(clk),
	.d(in_data[16]),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[16]~q ),
	.prn(vcc));
defparam \data0[16] .is_wysiwyg = "true";
defparam \data0[16] .power_up = "low";

cycloneive_lcell_comb \data1~15 (
	.dataa(\data0[16]~q ),
	.datab(in_data[16]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~15_combout ),
	.cout());
defparam \data1~15 .lut_mask = 16'hAACC;
defparam \data1~15 .sum_lutc_input = "datac";

dffeas \data0[17] (
	.clk(clk),
	.d(in_data[17]),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[17]~q ),
	.prn(vcc));
defparam \data0[17] .is_wysiwyg = "true";
defparam \data0[17] .power_up = "low";

cycloneive_lcell_comb \data1~16 (
	.dataa(\data0[17]~q ),
	.datab(in_data[17]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~16_combout ),
	.cout());
defparam \data1~16 .lut_mask = 16'hAACC;
defparam \data1~16 .sum_lutc_input = "datac";

dffeas \data0[18] (
	.clk(clk),
	.d(in_data[18]),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[18]~q ),
	.prn(vcc));
defparam \data0[18] .is_wysiwyg = "true";
defparam \data0[18] .power_up = "low";

cycloneive_lcell_comb \data1~17 (
	.dataa(\data0[18]~q ),
	.datab(in_data[18]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~17_combout ),
	.cout());
defparam \data1~17 .lut_mask = 16'hAACC;
defparam \data1~17 .sum_lutc_input = "datac";

dffeas \data0[19] (
	.clk(clk),
	.d(in_data[19]),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[19]~q ),
	.prn(vcc));
defparam \data0[19] .is_wysiwyg = "true";
defparam \data0[19] .power_up = "low";

cycloneive_lcell_comb \data1~18 (
	.dataa(\data0[19]~q ),
	.datab(in_data[19]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~18_combout ),
	.cout());
defparam \data1~18 .lut_mask = 16'hAACC;
defparam \data1~18 .sum_lutc_input = "datac";

dffeas \data0[20] (
	.clk(clk),
	.d(in_data[20]),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[20]~q ),
	.prn(vcc));
defparam \data0[20] .is_wysiwyg = "true";
defparam \data0[20] .power_up = "low";

cycloneive_lcell_comb \data1~19 (
	.dataa(\data0[20]~q ),
	.datab(in_data[20]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~19_combout ),
	.cout());
defparam \data1~19 .lut_mask = 16'hAACC;
defparam \data1~19 .sum_lutc_input = "datac";

dffeas \data0[21] (
	.clk(clk),
	.d(in_data[21]),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[21]~q ),
	.prn(vcc));
defparam \data0[21] .is_wysiwyg = "true";
defparam \data0[21] .power_up = "low";

cycloneive_lcell_comb \data1~20 (
	.dataa(\data0[21]~q ),
	.datab(in_data[21]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~20_combout ),
	.cout());
defparam \data1~20 .lut_mask = 16'hAACC;
defparam \data1~20 .sum_lutc_input = "datac";

dffeas \data0[22] (
	.clk(clk),
	.d(in_data[22]),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[22]~q ),
	.prn(vcc));
defparam \data0[22] .is_wysiwyg = "true";
defparam \data0[22] .power_up = "low";

cycloneive_lcell_comb \data1~21 (
	.dataa(\data0[22]~q ),
	.datab(in_data[22]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~21_combout ),
	.cout());
defparam \data1~21 .lut_mask = 16'hAACC;
defparam \data1~21 .sum_lutc_input = "datac";

dffeas \data0[23] (
	.clk(clk),
	.d(in_data[23]),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[23]~q ),
	.prn(vcc));
defparam \data0[23] .is_wysiwyg = "true";
defparam \data0[23] .power_up = "low";

cycloneive_lcell_comb \data1~22 (
	.dataa(\data0[23]~q ),
	.datab(in_data[23]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~22_combout ),
	.cout());
defparam \data1~22 .lut_mask = 16'hAACC;
defparam \data1~22 .sum_lutc_input = "datac";

dffeas \data0[24] (
	.clk(clk),
	.d(in_data[24]),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[24]~q ),
	.prn(vcc));
defparam \data0[24] .is_wysiwyg = "true";
defparam \data0[24] .power_up = "low";

cycloneive_lcell_comb \data1~23 (
	.dataa(\data0[24]~q ),
	.datab(in_data[24]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~23_combout ),
	.cout());
defparam \data1~23 .lut_mask = 16'hAACC;
defparam \data1~23 .sum_lutc_input = "datac";

dffeas \data0[25] (
	.clk(clk),
	.d(in_data[25]),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[25]~q ),
	.prn(vcc));
defparam \data0[25] .is_wysiwyg = "true";
defparam \data0[25] .power_up = "low";

cycloneive_lcell_comb \data1~24 (
	.dataa(\data0[25]~q ),
	.datab(in_data[25]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~24_combout ),
	.cout());
defparam \data1~24 .lut_mask = 16'hAACC;
defparam \data1~24 .sum_lutc_input = "datac";

dffeas \data0[26] (
	.clk(clk),
	.d(in_data[26]),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[26]~q ),
	.prn(vcc));
defparam \data0[26] .is_wysiwyg = "true";
defparam \data0[26] .power_up = "low";

cycloneive_lcell_comb \data1~25 (
	.dataa(\data0[26]~q ),
	.datab(in_data[26]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~25_combout ),
	.cout());
defparam \data1~25 .lut_mask = 16'hAACC;
defparam \data1~25 .sum_lutc_input = "datac";

dffeas \data0[27] (
	.clk(clk),
	.d(in_data[27]),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[27]~q ),
	.prn(vcc));
defparam \data0[27] .is_wysiwyg = "true";
defparam \data0[27] .power_up = "low";

cycloneive_lcell_comb \data1~26 (
	.dataa(\data0[27]~q ),
	.datab(in_data[27]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~26_combout ),
	.cout());
defparam \data1~26 .lut_mask = 16'hAACC;
defparam \data1~26 .sum_lutc_input = "datac";

dffeas \data0[28] (
	.clk(clk),
	.d(in_data[28]),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[28]~q ),
	.prn(vcc));
defparam \data0[28] .is_wysiwyg = "true";
defparam \data0[28] .power_up = "low";

cycloneive_lcell_comb \data1~27 (
	.dataa(\data0[28]~q ),
	.datab(in_data[28]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~27_combout ),
	.cout());
defparam \data1~27 .lut_mask = 16'hAACC;
defparam \data1~27 .sum_lutc_input = "datac";

dffeas \data0[29] (
	.clk(clk),
	.d(in_data[29]),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[29]~q ),
	.prn(vcc));
defparam \data0[29] .is_wysiwyg = "true";
defparam \data0[29] .power_up = "low";

cycloneive_lcell_comb \data1~28 (
	.dataa(\data0[29]~q ),
	.datab(in_data[29]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~28_combout ),
	.cout());
defparam \data1~28 .lut_mask = 16'hAACC;
defparam \data1~28 .sum_lutc_input = "datac";

dffeas \data0[30] (
	.clk(clk),
	.d(in_data[30]),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[30]~q ),
	.prn(vcc));
defparam \data0[30] .is_wysiwyg = "true";
defparam \data0[30] .power_up = "low";

cycloneive_lcell_comb \data1~29 (
	.dataa(\data0[30]~q ),
	.datab(in_data[30]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~29_combout ),
	.cout());
defparam \data1~29 .lut_mask = 16'hAACC;
defparam \data1~29 .sum_lutc_input = "datac";

dffeas \data0[31] (
	.clk(clk),
	.d(in_data[31]),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[31]~q ),
	.prn(vcc));
defparam \data0[31] .is_wysiwyg = "true";
defparam \data0[31] .power_up = "low";

cycloneive_lcell_comb \data1~30 (
	.dataa(\data0[31]~q ),
	.datab(in_data[31]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~30_combout ),
	.cout());
defparam \data1~30 .lut_mask = 16'hAACC;
defparam \data1~30 .sum_lutc_input = "datac";

dffeas \data0[32] (
	.clk(clk),
	.d(in_data[32]),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[32]~q ),
	.prn(vcc));
defparam \data0[32] .is_wysiwyg = "true";
defparam \data0[32] .power_up = "low";

cycloneive_lcell_comb \data1~31 (
	.dataa(\data0[32]~q ),
	.datab(in_data[32]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~31_combout ),
	.cout());
defparam \data1~31 .lut_mask = 16'hAACC;
defparam \data1~31 .sum_lutc_input = "datac";

dffeas \data0[33] (
	.clk(clk),
	.d(in_data[33]),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[33]~q ),
	.prn(vcc));
defparam \data0[33] .is_wysiwyg = "true";
defparam \data0[33] .power_up = "low";

cycloneive_lcell_comb \data1~32 (
	.dataa(\data0[33]~q ),
	.datab(in_data[33]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~32_combout ),
	.cout());
defparam \data1~32 .lut_mask = 16'hAACC;
defparam \data1~32 .sum_lutc_input = "datac";

dffeas \data0[34] (
	.clk(clk),
	.d(in_data[34]),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[34]~q ),
	.prn(vcc));
defparam \data0[34] .is_wysiwyg = "true";
defparam \data0[34] .power_up = "low";

cycloneive_lcell_comb \data1~33 (
	.dataa(\data0[34]~q ),
	.datab(in_data[34]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~33_combout ),
	.cout());
defparam \data1~33 .lut_mask = 16'hAACC;
defparam \data1~33 .sum_lutc_input = "datac";

dffeas \data0[35] (
	.clk(clk),
	.d(in_data[35]),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[35]~q ),
	.prn(vcc));
defparam \data0[35] .is_wysiwyg = "true";
defparam \data0[35] .power_up = "low";

cycloneive_lcell_comb \data1~34 (
	.dataa(\data0[35]~q ),
	.datab(in_data[35]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~34_combout ),
	.cout());
defparam \data1~34 .lut_mask = 16'hAACC;
defparam \data1~34 .sum_lutc_input = "datac";

dffeas \data0[36] (
	.clk(clk),
	.d(in_data[36]),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[36]~q ),
	.prn(vcc));
defparam \data0[36] .is_wysiwyg = "true";
defparam \data0[36] .power_up = "low";

cycloneive_lcell_comb \data1~35 (
	.dataa(\data0[36]~q ),
	.datab(in_data[36]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~35_combout ),
	.cout());
defparam \data1~35 .lut_mask = 16'hAACC;
defparam \data1~35 .sum_lutc_input = "datac";

dffeas \data0[37] (
	.clk(clk),
	.d(in_data[37]),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[37]~q ),
	.prn(vcc));
defparam \data0[37] .is_wysiwyg = "true";
defparam \data0[37] .power_up = "low";

cycloneive_lcell_comb \data1~36 (
	.dataa(\data0[37]~q ),
	.datab(in_data[37]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~36_combout ),
	.cout());
defparam \data1~36 .lut_mask = 16'hAACC;
defparam \data1~36 .sum_lutc_input = "datac";

dffeas \data0[38] (
	.clk(clk),
	.d(in_data[38]),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[38]~q ),
	.prn(vcc));
defparam \data0[38] .is_wysiwyg = "true";
defparam \data0[38] .power_up = "low";

cycloneive_lcell_comb \data1~37 (
	.dataa(\data0[38]~q ),
	.datab(in_data[38]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~37_combout ),
	.cout());
defparam \data1~37 .lut_mask = 16'hAACC;
defparam \data1~37 .sum_lutc_input = "datac";

dffeas \data0[39] (
	.clk(clk),
	.d(in_data[39]),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[39]~q ),
	.prn(vcc));
defparam \data0[39] .is_wysiwyg = "true";
defparam \data0[39] .power_up = "low";

cycloneive_lcell_comb \data1~38 (
	.dataa(\data0[39]~q ),
	.datab(in_data[39]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~38_combout ),
	.cout());
defparam \data1~38 .lut_mask = 16'hAACC;
defparam \data1~38 .sum_lutc_input = "datac";

dffeas \data0[40] (
	.clk(clk),
	.d(in_data[40]),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[40]~q ),
	.prn(vcc));
defparam \data0[40] .is_wysiwyg = "true";
defparam \data0[40] .power_up = "low";

cycloneive_lcell_comb \data1~39 (
	.dataa(\data0[40]~q ),
	.datab(in_data[40]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~39_combout ),
	.cout());
defparam \data1~39 .lut_mask = 16'hAACC;
defparam \data1~39 .sum_lutc_input = "datac";

dffeas \data0[41] (
	.clk(clk),
	.d(in_data[41]),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[41]~q ),
	.prn(vcc));
defparam \data0[41] .is_wysiwyg = "true";
defparam \data0[41] .power_up = "low";

cycloneive_lcell_comb \data1~40 (
	.dataa(\data0[41]~q ),
	.datab(in_data[41]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~40_combout ),
	.cout());
defparam \data1~40 .lut_mask = 16'hAACC;
defparam \data1~40 .sum_lutc_input = "datac";

dffeas \data0[42] (
	.clk(clk),
	.d(in_data[42]),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[42]~q ),
	.prn(vcc));
defparam \data0[42] .is_wysiwyg = "true";
defparam \data0[42] .power_up = "low";

cycloneive_lcell_comb \data1~41 (
	.dataa(\data0[42]~q ),
	.datab(in_data[42]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~41_combout ),
	.cout());
defparam \data1~41 .lut_mask = 16'hAACC;
defparam \data1~41 .sum_lutc_input = "datac";

dffeas \data0[43] (
	.clk(clk),
	.d(in_data[43]),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[43]~q ),
	.prn(vcc));
defparam \data0[43] .is_wysiwyg = "true";
defparam \data0[43] .power_up = "low";

cycloneive_lcell_comb \data1~42 (
	.dataa(\data0[43]~q ),
	.datab(in_data[43]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~42_combout ),
	.cout());
defparam \data1~42 .lut_mask = 16'hAACC;
defparam \data1~42 .sum_lutc_input = "datac";

dffeas \data0[44] (
	.clk(clk),
	.d(in_data[44]),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[44]~q ),
	.prn(vcc));
defparam \data0[44] .is_wysiwyg = "true";
defparam \data0[44] .power_up = "low";

cycloneive_lcell_comb \data1~43 (
	.dataa(\data0[44]~q ),
	.datab(in_data[44]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~43_combout ),
	.cout());
defparam \data1~43 .lut_mask = 16'hAACC;
defparam \data1~43 .sum_lutc_input = "datac";

dffeas \data0[45] (
	.clk(clk),
	.d(in_data[45]),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[45]~q ),
	.prn(vcc));
defparam \data0[45] .is_wysiwyg = "true";
defparam \data0[45] .power_up = "low";

cycloneive_lcell_comb \data1~44 (
	.dataa(\data0[45]~q ),
	.datab(in_data[45]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~44_combout ),
	.cout());
defparam \data1~44 .lut_mask = 16'hAACC;
defparam \data1~44 .sum_lutc_input = "datac";

dffeas \data0[46] (
	.clk(clk),
	.d(in_data[46]),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[46]~q ),
	.prn(vcc));
defparam \data0[46] .is_wysiwyg = "true";
defparam \data0[46] .power_up = "low";

cycloneive_lcell_comb \data1~45 (
	.dataa(\data0[46]~q ),
	.datab(in_data[46]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~45_combout ),
	.cout());
defparam \data1~45 .lut_mask = 16'hAACC;
defparam \data1~45 .sum_lutc_input = "datac";

dffeas \data0[47] (
	.clk(clk),
	.d(in_data[47]),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[47]~q ),
	.prn(vcc));
defparam \data0[47] .is_wysiwyg = "true";
defparam \data0[47] .power_up = "low";

cycloneive_lcell_comb \data1~46 (
	.dataa(\data0[47]~q ),
	.datab(in_data[47]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~46_combout ),
	.cout());
defparam \data1~46 .lut_mask = 16'hAACC;
defparam \data1~46 .sum_lutc_input = "datac";

dffeas \data0[48] (
	.clk(clk),
	.d(in_data[48]),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[48]~q ),
	.prn(vcc));
defparam \data0[48] .is_wysiwyg = "true";
defparam \data0[48] .power_up = "low";

cycloneive_lcell_comb \data1~47 (
	.dataa(\data0[48]~q ),
	.datab(in_data[48]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~47_combout ),
	.cout());
defparam \data1~47 .lut_mask = 16'hAACC;
defparam \data1~47 .sum_lutc_input = "datac";

dffeas \data0[49] (
	.clk(clk),
	.d(in_data[49]),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[49]~q ),
	.prn(vcc));
defparam \data0[49] .is_wysiwyg = "true";
defparam \data0[49] .power_up = "low";

cycloneive_lcell_comb \data1~48 (
	.dataa(\data0[49]~q ),
	.datab(in_data[49]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~48_combout ),
	.cout());
defparam \data1~48 .lut_mask = 16'hAACC;
defparam \data1~48 .sum_lutc_input = "datac";

dffeas \data0[50] (
	.clk(clk),
	.d(in_data[50]),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[50]~q ),
	.prn(vcc));
defparam \data0[50] .is_wysiwyg = "true";
defparam \data0[50] .power_up = "low";

cycloneive_lcell_comb \data1~49 (
	.dataa(\data0[50]~q ),
	.datab(in_data[50]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~49_combout ),
	.cout());
defparam \data1~49 .lut_mask = 16'hAACC;
defparam \data1~49 .sum_lutc_input = "datac";

dffeas \data0[51] (
	.clk(clk),
	.d(in_data[51]),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[51]~q ),
	.prn(vcc));
defparam \data0[51] .is_wysiwyg = "true";
defparam \data0[51] .power_up = "low";

cycloneive_lcell_comb \data1~50 (
	.dataa(\data0[51]~q ),
	.datab(in_data[51]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~50_combout ),
	.cout());
defparam \data1~50 .lut_mask = 16'hAACC;
defparam \data1~50 .sum_lutc_input = "datac";

dffeas \data0[52] (
	.clk(clk),
	.d(in_data[52]),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[52]~q ),
	.prn(vcc));
defparam \data0[52] .is_wysiwyg = "true";
defparam \data0[52] .power_up = "low";

cycloneive_lcell_comb \data1~51 (
	.dataa(\data0[52]~q ),
	.datab(in_data[52]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~51_combout ),
	.cout());
defparam \data1~51 .lut_mask = 16'hAACC;
defparam \data1~51 .sum_lutc_input = "datac";

dffeas \data0[53] (
	.clk(clk),
	.d(in_data[53]),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[53]~q ),
	.prn(vcc));
defparam \data0[53] .is_wysiwyg = "true";
defparam \data0[53] .power_up = "low";

cycloneive_lcell_comb \data1~52 (
	.dataa(\data0[53]~q ),
	.datab(in_data[53]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~52_combout ),
	.cout());
defparam \data1~52 .lut_mask = 16'hAACC;
defparam \data1~52 .sum_lutc_input = "datac";

dffeas \data0[54] (
	.clk(clk),
	.d(in_data[54]),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[54]~q ),
	.prn(vcc));
defparam \data0[54] .is_wysiwyg = "true";
defparam \data0[54] .power_up = "low";

cycloneive_lcell_comb \data1~53 (
	.dataa(\data0[54]~q ),
	.datab(in_data[54]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~53_combout ),
	.cout());
defparam \data1~53 .lut_mask = 16'hAACC;
defparam \data1~53 .sum_lutc_input = "datac";

dffeas \data0[55] (
	.clk(clk),
	.d(in_data[55]),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[55]~q ),
	.prn(vcc));
defparam \data0[55] .is_wysiwyg = "true";
defparam \data0[55] .power_up = "low";

cycloneive_lcell_comb \data1~54 (
	.dataa(\data0[55]~q ),
	.datab(in_data[55]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~54_combout ),
	.cout());
defparam \data1~54 .lut_mask = 16'hAACC;
defparam \data1~54 .sum_lutc_input = "datac";

dffeas \data0[56] (
	.clk(clk),
	.d(in_data[56]),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[56]~q ),
	.prn(vcc));
defparam \data0[56] .is_wysiwyg = "true";
defparam \data0[56] .power_up = "low";

cycloneive_lcell_comb \data1~55 (
	.dataa(\data0[56]~q ),
	.datab(in_data[56]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~55_combout ),
	.cout());
defparam \data1~55 .lut_mask = 16'hAACC;
defparam \data1~55 .sum_lutc_input = "datac";

dffeas \data0[57] (
	.clk(clk),
	.d(in_data[57]),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[57]~q ),
	.prn(vcc));
defparam \data0[57] .is_wysiwyg = "true";
defparam \data0[57] .power_up = "low";

cycloneive_lcell_comb \data1~56 (
	.dataa(\data0[57]~q ),
	.datab(in_data[57]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~56_combout ),
	.cout());
defparam \data1~56 .lut_mask = 16'hAACC;
defparam \data1~56 .sum_lutc_input = "datac";

dffeas \data0[58] (
	.clk(clk),
	.d(in_data[58]),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[58]~q ),
	.prn(vcc));
defparam \data0[58] .is_wysiwyg = "true";
defparam \data0[58] .power_up = "low";

cycloneive_lcell_comb \data1~57 (
	.dataa(\data0[58]~q ),
	.datab(in_data[58]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~57_combout ),
	.cout());
defparam \data1~57 .lut_mask = 16'hAACC;
defparam \data1~57 .sum_lutc_input = "datac";

dffeas \data0[59] (
	.clk(clk),
	.d(in_data[59]),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[59]~q ),
	.prn(vcc));
defparam \data0[59] .is_wysiwyg = "true";
defparam \data0[59] .power_up = "low";

cycloneive_lcell_comb \data1~58 (
	.dataa(\data0[59]~q ),
	.datab(in_data[59]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~58_combout ),
	.cout());
defparam \data1~58 .lut_mask = 16'hAACC;
defparam \data1~58 .sum_lutc_input = "datac";

dffeas \data0[60] (
	.clk(clk),
	.d(in_data[60]),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[60]~q ),
	.prn(vcc));
defparam \data0[60] .is_wysiwyg = "true";
defparam \data0[60] .power_up = "low";

cycloneive_lcell_comb \data1~59 (
	.dataa(\data0[60]~q ),
	.datab(in_data[60]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~59_combout ),
	.cout());
defparam \data1~59 .lut_mask = 16'hAACC;
defparam \data1~59 .sum_lutc_input = "datac";

dffeas \data0[61] (
	.clk(clk),
	.d(in_data[61]),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[61]~q ),
	.prn(vcc));
defparam \data0[61] .is_wysiwyg = "true";
defparam \data0[61] .power_up = "low";

cycloneive_lcell_comb \data1~60 (
	.dataa(\data0[61]~q ),
	.datab(in_data[61]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~60_combout ),
	.cout());
defparam \data1~60 .lut_mask = 16'hAACC;
defparam \data1~60 .sum_lutc_input = "datac";

dffeas \data0[62] (
	.clk(clk),
	.d(in_data[62]),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[62]~q ),
	.prn(vcc));
defparam \data0[62] .is_wysiwyg = "true";
defparam \data0[62] .power_up = "low";

cycloneive_lcell_comb \data1~61 (
	.dataa(\data0[62]~q ),
	.datab(in_data[62]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~61_combout ),
	.cout());
defparam \data1~61 .lut_mask = 16'hAACC;
defparam \data1~61 .sum_lutc_input = "datac";

dffeas \data0[63] (
	.clk(clk),
	.d(in_data[63]),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[63]~q ),
	.prn(vcc));
defparam \data0[63] .is_wysiwyg = "true";
defparam \data0[63] .power_up = "low";

cycloneive_lcell_comb \data1~62 (
	.dataa(\data0[63]~q ),
	.datab(in_data[63]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~62_combout ),
	.cout());
defparam \data1~62 .lut_mask = 16'hAACC;
defparam \data1~62 .sum_lutc_input = "datac";

dffeas \data0[64] (
	.clk(clk),
	.d(in_data[64]),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[64]~q ),
	.prn(vcc));
defparam \data0[64] .is_wysiwyg = "true";
defparam \data0[64] .power_up = "low";

cycloneive_lcell_comb \data1~63 (
	.dataa(\data0[64]~q ),
	.datab(in_data[64]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~63_combout ),
	.cout());
defparam \data1~63 .lut_mask = 16'hAACC;
defparam \data1~63 .sum_lutc_input = "datac";

dffeas \data0[65] (
	.clk(clk),
	.d(in_data[65]),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[65]~q ),
	.prn(vcc));
defparam \data0[65] .is_wysiwyg = "true";
defparam \data0[65] .power_up = "low";

cycloneive_lcell_comb \data1~64 (
	.dataa(\data0[65]~q ),
	.datab(in_data[65]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~64_combout ),
	.cout());
defparam \data1~64 .lut_mask = 16'hAACC;
defparam \data1~64 .sum_lutc_input = "datac";

dffeas \data0[66] (
	.clk(clk),
	.d(in_data[66]),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[66]~q ),
	.prn(vcc));
defparam \data0[66] .is_wysiwyg = "true";
defparam \data0[66] .power_up = "low";

cycloneive_lcell_comb \data1~65 (
	.dataa(\data0[66]~q ),
	.datab(in_data[66]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~65_combout ),
	.cout());
defparam \data1~65 .lut_mask = 16'hAACC;
defparam \data1~65 .sum_lutc_input = "datac";

dffeas \data0[0] (
	.clk(clk),
	.d(in_data[0]),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[0]~q ),
	.prn(vcc));
defparam \data0[0] .is_wysiwyg = "true";
defparam \data0[0] .power_up = "low";

cycloneive_lcell_comb \data1~66 (
	.dataa(\data0[0]~q ),
	.datab(in_data[0]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~66_combout ),
	.cout());
defparam \data1~66 .lut_mask = 16'hAACC;
defparam \data1~66 .sum_lutc_input = "datac";

cycloneive_lcell_comb \full1~0 (
	.dataa(src1_valid1),
	.datab(src1_valid),
	.datac(full11),
	.datad(axi_bridge_0_s0_rready),
	.cin(gnd),
	.combout(\full1~0_combout ),
	.cout());
defparam \full1~0 .lut_mask = 16'hEEFE;
defparam \full1~0 .sum_lutc_input = "datac";

cycloneive_lcell_comb \full0~1 (
	.dataa(full01),
	.datab(gnd),
	.datac(full11),
	.datad(axi_bridge_0_s0_rready),
	.cin(gnd),
	.combout(\full0~1_combout ),
	.cout());
defparam \full0~1 .lut_mask = 16'h0AAA;
defparam \full0~1 .sum_lutc_input = "datac";

cycloneive_lcell_comb \full0~2 (
	.dataa(\full0~1_combout ),
	.datab(\full0~0_combout ),
	.datac(src1_valid1),
	.datad(src1_valid),
	.cin(gnd),
	.combout(\full0~2_combout ),
	.cout());
defparam \full0~2 .lut_mask = 16'hBBBA;
defparam \full0~2 .sum_lutc_input = "datac";

endmodule

module cycloneiv_altera_avalon_st_pipeline_base_4 (
	full01,
	full11,
	data1_0,
	WideOr0,
	full12,
	wready,
	reset,
	awready,
	full13,
	data1_8,
	data1_4,
	data1_2,
	data1_7,
	data1_6,
	data1_5,
	data1_3,
	data1_1,
	data1_9,
	data1_10,
	data1_11,
	data1_12,
	data1_13,
	data1_14,
	data1_15,
	data1_16,
	data1_17,
	data1_18,
	data1_19,
	data1_20,
	data1_21,
	data1_22,
	data1_23,
	data1_24,
	data1_25,
	data1_26,
	data1_27,
	data1_28,
	data1_29,
	data1_30,
	data1_31,
	data1_32,
	data1_33,
	data1_34,
	data1_35,
	data1_36,
	data1_37,
	data1_38,
	data1_39,
	data1_40,
	data1_41,
	data1_42,
	data1_43,
	data1_44,
	data1_45,
	data1_46,
	data1_47,
	data1_48,
	data1_49,
	data1_50,
	data1_51,
	data1_52,
	data1_53,
	data1_54,
	data1_55,
	data1_56,
	data1_57,
	data1_58,
	data1_59,
	data1_60,
	data1_61,
	data1_62,
	data1_63,
	data1_64,
	data1_65,
	data1_66,
	data1_67,
	data1_68,
	data1_69,
	data1_70,
	data1_71,
	data1_72,
	clk,
	axi_bridge_0_s0_wvalid,
	in_data)/* synthesis synthesis_greybox=0 */;
output 	full01;
input 	full11;
output 	data1_0;
input 	WideOr0;
output 	full12;
input 	wready;
input 	reset;
input 	awready;
input 	full13;
output 	data1_8;
output 	data1_4;
output 	data1_2;
output 	data1_7;
output 	data1_6;
output 	data1_5;
output 	data1_3;
output 	data1_1;
output 	data1_9;
output 	data1_10;
output 	data1_11;
output 	data1_12;
output 	data1_13;
output 	data1_14;
output 	data1_15;
output 	data1_16;
output 	data1_17;
output 	data1_18;
output 	data1_19;
output 	data1_20;
output 	data1_21;
output 	data1_22;
output 	data1_23;
output 	data1_24;
output 	data1_25;
output 	data1_26;
output 	data1_27;
output 	data1_28;
output 	data1_29;
output 	data1_30;
output 	data1_31;
output 	data1_32;
output 	data1_33;
output 	data1_34;
output 	data1_35;
output 	data1_36;
output 	data1_37;
output 	data1_38;
output 	data1_39;
output 	data1_40;
output 	data1_41;
output 	data1_42;
output 	data1_43;
output 	data1_44;
output 	data1_45;
output 	data1_46;
output 	data1_47;
output 	data1_48;
output 	data1_49;
output 	data1_50;
output 	data1_51;
output 	data1_52;
output 	data1_53;
output 	data1_54;
output 	data1_55;
output 	data1_56;
output 	data1_57;
output 	data1_58;
output 	data1_59;
output 	data1_60;
output 	data1_61;
output 	data1_62;
output 	data1_63;
output 	data1_64;
output 	data1_65;
output 	data1_66;
output 	data1_67;
output 	data1_68;
output 	data1_69;
output 	data1_70;
output 	data1_71;
output 	data1_72;
input 	clk;
input 	axi_bridge_0_s0_wvalid;
input 	[170:0] in_data;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
// unknown value (1'bx) is not needed for this tool. Default to 1'b0
assign unknown = 1'b0;

wire \full0~0_combout ;
wire \data0[0]~q ;
wire \data1~0_combout ;
wire \always0~0_combout ;
wire \full1~0_combout ;
wire \data0[8]~q ;
wire \data1~1_combout ;
wire \data0[4]~q ;
wire \data1~2_combout ;
wire \data0[2]~q ;
wire \data1~3_combout ;
wire \data0[7]~q ;
wire \data1~4_combout ;
wire \data0[6]~q ;
wire \data1~5_combout ;
wire \data0[5]~q ;
wire \data1~6_combout ;
wire \data0[3]~q ;
wire \data1~7_combout ;
wire \data0[1]~q ;
wire \data1~8_combout ;
wire \data0[9]~q ;
wire \data1~9_combout ;
wire \data0[10]~q ;
wire \data1~10_combout ;
wire \data0[11]~q ;
wire \data1~11_combout ;
wire \data0[12]~q ;
wire \data1~12_combout ;
wire \data0[13]~q ;
wire \data1~13_combout ;
wire \data0[14]~q ;
wire \data1~14_combout ;
wire \data0[15]~q ;
wire \data1~15_combout ;
wire \data0[16]~q ;
wire \data1~16_combout ;
wire \data0[17]~q ;
wire \data1~17_combout ;
wire \data0[18]~q ;
wire \data1~18_combout ;
wire \data0[19]~q ;
wire \data1~19_combout ;
wire \data0[20]~q ;
wire \data1~20_combout ;
wire \data0[21]~q ;
wire \data1~21_combout ;
wire \data0[22]~q ;
wire \data1~22_combout ;
wire \data0[23]~q ;
wire \data1~23_combout ;
wire \data0[24]~q ;
wire \data1~24_combout ;
wire \data0[25]~q ;
wire \data1~25_combout ;
wire \data0[26]~q ;
wire \data1~26_combout ;
wire \data0[27]~q ;
wire \data1~27_combout ;
wire \data0[28]~q ;
wire \data1~28_combout ;
wire \data0[29]~q ;
wire \data1~29_combout ;
wire \data0[30]~q ;
wire \data1~30_combout ;
wire \data0[31]~q ;
wire \data1~31_combout ;
wire \data0[32]~q ;
wire \data1~32_combout ;
wire \data0[33]~q ;
wire \data1~33_combout ;
wire \data0[34]~q ;
wire \data1~34_combout ;
wire \data0[35]~q ;
wire \data1~35_combout ;
wire \data0[36]~q ;
wire \data1~36_combout ;
wire \data0[37]~q ;
wire \data1~37_combout ;
wire \data0[38]~q ;
wire \data1~38_combout ;
wire \data0[39]~q ;
wire \data1~39_combout ;
wire \data0[40]~q ;
wire \data1~40_combout ;
wire \data0[41]~q ;
wire \data1~41_combout ;
wire \data0[42]~q ;
wire \data1~42_combout ;
wire \data0[43]~q ;
wire \data1~43_combout ;
wire \data0[44]~q ;
wire \data1~44_combout ;
wire \data0[45]~q ;
wire \data1~45_combout ;
wire \data0[46]~q ;
wire \data1~46_combout ;
wire \data0[47]~q ;
wire \data1~47_combout ;
wire \data0[48]~q ;
wire \data1~48_combout ;
wire \data0[49]~q ;
wire \data1~49_combout ;
wire \data0[50]~q ;
wire \data1~50_combout ;
wire \data0[51]~q ;
wire \data1~51_combout ;
wire \data0[52]~q ;
wire \data1~52_combout ;
wire \data0[53]~q ;
wire \data1~53_combout ;
wire \data0[54]~q ;
wire \data1~54_combout ;
wire \data0[55]~q ;
wire \data1~55_combout ;
wire \data0[56]~q ;
wire \data1~56_combout ;
wire \data0[57]~q ;
wire \data1~57_combout ;
wire \data0[58]~q ;
wire \data1~58_combout ;
wire \data0[59]~q ;
wire \data1~59_combout ;
wire \data0[60]~q ;
wire \data1~60_combout ;
wire \data0[61]~q ;
wire \data1~61_combout ;
wire \data0[62]~q ;
wire \data1~62_combout ;
wire \data0[63]~q ;
wire \data1~63_combout ;
wire \data0[64]~q ;
wire \data1~64_combout ;
wire \data0[65]~q ;
wire \data1~65_combout ;
wire \data0[66]~q ;
wire \data1~66_combout ;
wire \data0[67]~q ;
wire \data1~67_combout ;
wire \data0[68]~q ;
wire \data1~68_combout ;
wire \data0[69]~q ;
wire \data1~69_combout ;
wire \data0[70]~q ;
wire \data1~70_combout ;
wire \data0[71]~q ;
wire \data1~71_combout ;
wire \data0[72]~q ;
wire \data1~72_combout ;


dffeas full0(
	.clk(clk),
	.d(\full0~0_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(full01),
	.prn(vcc));
defparam full0.is_wysiwyg = "true";
defparam full0.power_up = "low";

dffeas \data1[0] (
	.clk(clk),
	.d(\data1~0_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(data1_0),
	.prn(vcc));
defparam \data1[0] .is_wysiwyg = "true";
defparam \data1[0] .power_up = "low";

dffeas full1(
	.clk(clk),
	.d(\full1~0_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(full12),
	.prn(vcc));
defparam full1.is_wysiwyg = "true";
defparam full1.power_up = "low";

dffeas \data1[8] (
	.clk(clk),
	.d(\data1~1_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(data1_8),
	.prn(vcc));
defparam \data1[8] .is_wysiwyg = "true";
defparam \data1[8] .power_up = "low";

dffeas \data1[4] (
	.clk(clk),
	.d(\data1~2_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(data1_4),
	.prn(vcc));
defparam \data1[4] .is_wysiwyg = "true";
defparam \data1[4] .power_up = "low";

dffeas \data1[2] (
	.clk(clk),
	.d(\data1~3_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(data1_2),
	.prn(vcc));
defparam \data1[2] .is_wysiwyg = "true";
defparam \data1[2] .power_up = "low";

dffeas \data1[7] (
	.clk(clk),
	.d(\data1~4_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(data1_7),
	.prn(vcc));
defparam \data1[7] .is_wysiwyg = "true";
defparam \data1[7] .power_up = "low";

dffeas \data1[6] (
	.clk(clk),
	.d(\data1~5_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(data1_6),
	.prn(vcc));
defparam \data1[6] .is_wysiwyg = "true";
defparam \data1[6] .power_up = "low";

dffeas \data1[5] (
	.clk(clk),
	.d(\data1~6_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(data1_5),
	.prn(vcc));
defparam \data1[5] .is_wysiwyg = "true";
defparam \data1[5] .power_up = "low";

dffeas \data1[3] (
	.clk(clk),
	.d(\data1~7_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(data1_3),
	.prn(vcc));
defparam \data1[3] .is_wysiwyg = "true";
defparam \data1[3] .power_up = "low";

dffeas \data1[1] (
	.clk(clk),
	.d(\data1~8_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(data1_1),
	.prn(vcc));
defparam \data1[1] .is_wysiwyg = "true";
defparam \data1[1] .power_up = "low";

dffeas \data1[9] (
	.clk(clk),
	.d(\data1~9_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(data1_9),
	.prn(vcc));
defparam \data1[9] .is_wysiwyg = "true";
defparam \data1[9] .power_up = "low";

dffeas \data1[10] (
	.clk(clk),
	.d(\data1~10_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(data1_10),
	.prn(vcc));
defparam \data1[10] .is_wysiwyg = "true";
defparam \data1[10] .power_up = "low";

dffeas \data1[11] (
	.clk(clk),
	.d(\data1~11_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(data1_11),
	.prn(vcc));
defparam \data1[11] .is_wysiwyg = "true";
defparam \data1[11] .power_up = "low";

dffeas \data1[12] (
	.clk(clk),
	.d(\data1~12_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(data1_12),
	.prn(vcc));
defparam \data1[12] .is_wysiwyg = "true";
defparam \data1[12] .power_up = "low";

dffeas \data1[13] (
	.clk(clk),
	.d(\data1~13_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(data1_13),
	.prn(vcc));
defparam \data1[13] .is_wysiwyg = "true";
defparam \data1[13] .power_up = "low";

dffeas \data1[14] (
	.clk(clk),
	.d(\data1~14_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(data1_14),
	.prn(vcc));
defparam \data1[14] .is_wysiwyg = "true";
defparam \data1[14] .power_up = "low";

dffeas \data1[15] (
	.clk(clk),
	.d(\data1~15_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(data1_15),
	.prn(vcc));
defparam \data1[15] .is_wysiwyg = "true";
defparam \data1[15] .power_up = "low";

dffeas \data1[16] (
	.clk(clk),
	.d(\data1~16_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(data1_16),
	.prn(vcc));
defparam \data1[16] .is_wysiwyg = "true";
defparam \data1[16] .power_up = "low";

dffeas \data1[17] (
	.clk(clk),
	.d(\data1~17_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(data1_17),
	.prn(vcc));
defparam \data1[17] .is_wysiwyg = "true";
defparam \data1[17] .power_up = "low";

dffeas \data1[18] (
	.clk(clk),
	.d(\data1~18_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(data1_18),
	.prn(vcc));
defparam \data1[18] .is_wysiwyg = "true";
defparam \data1[18] .power_up = "low";

dffeas \data1[19] (
	.clk(clk),
	.d(\data1~19_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(data1_19),
	.prn(vcc));
defparam \data1[19] .is_wysiwyg = "true";
defparam \data1[19] .power_up = "low";

dffeas \data1[20] (
	.clk(clk),
	.d(\data1~20_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(data1_20),
	.prn(vcc));
defparam \data1[20] .is_wysiwyg = "true";
defparam \data1[20] .power_up = "low";

dffeas \data1[21] (
	.clk(clk),
	.d(\data1~21_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(data1_21),
	.prn(vcc));
defparam \data1[21] .is_wysiwyg = "true";
defparam \data1[21] .power_up = "low";

dffeas \data1[22] (
	.clk(clk),
	.d(\data1~22_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(data1_22),
	.prn(vcc));
defparam \data1[22] .is_wysiwyg = "true";
defparam \data1[22] .power_up = "low";

dffeas \data1[23] (
	.clk(clk),
	.d(\data1~23_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(data1_23),
	.prn(vcc));
defparam \data1[23] .is_wysiwyg = "true";
defparam \data1[23] .power_up = "low";

dffeas \data1[24] (
	.clk(clk),
	.d(\data1~24_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(data1_24),
	.prn(vcc));
defparam \data1[24] .is_wysiwyg = "true";
defparam \data1[24] .power_up = "low";

dffeas \data1[25] (
	.clk(clk),
	.d(\data1~25_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(data1_25),
	.prn(vcc));
defparam \data1[25] .is_wysiwyg = "true";
defparam \data1[25] .power_up = "low";

dffeas \data1[26] (
	.clk(clk),
	.d(\data1~26_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(data1_26),
	.prn(vcc));
defparam \data1[26] .is_wysiwyg = "true";
defparam \data1[26] .power_up = "low";

dffeas \data1[27] (
	.clk(clk),
	.d(\data1~27_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(data1_27),
	.prn(vcc));
defparam \data1[27] .is_wysiwyg = "true";
defparam \data1[27] .power_up = "low";

dffeas \data1[28] (
	.clk(clk),
	.d(\data1~28_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(data1_28),
	.prn(vcc));
defparam \data1[28] .is_wysiwyg = "true";
defparam \data1[28] .power_up = "low";

dffeas \data1[29] (
	.clk(clk),
	.d(\data1~29_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(data1_29),
	.prn(vcc));
defparam \data1[29] .is_wysiwyg = "true";
defparam \data1[29] .power_up = "low";

dffeas \data1[30] (
	.clk(clk),
	.d(\data1~30_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(data1_30),
	.prn(vcc));
defparam \data1[30] .is_wysiwyg = "true";
defparam \data1[30] .power_up = "low";

dffeas \data1[31] (
	.clk(clk),
	.d(\data1~31_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(data1_31),
	.prn(vcc));
defparam \data1[31] .is_wysiwyg = "true";
defparam \data1[31] .power_up = "low";

dffeas \data1[32] (
	.clk(clk),
	.d(\data1~32_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(data1_32),
	.prn(vcc));
defparam \data1[32] .is_wysiwyg = "true";
defparam \data1[32] .power_up = "low";

dffeas \data1[33] (
	.clk(clk),
	.d(\data1~33_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(data1_33),
	.prn(vcc));
defparam \data1[33] .is_wysiwyg = "true";
defparam \data1[33] .power_up = "low";

dffeas \data1[34] (
	.clk(clk),
	.d(\data1~34_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(data1_34),
	.prn(vcc));
defparam \data1[34] .is_wysiwyg = "true";
defparam \data1[34] .power_up = "low";

dffeas \data1[35] (
	.clk(clk),
	.d(\data1~35_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(data1_35),
	.prn(vcc));
defparam \data1[35] .is_wysiwyg = "true";
defparam \data1[35] .power_up = "low";

dffeas \data1[36] (
	.clk(clk),
	.d(\data1~36_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(data1_36),
	.prn(vcc));
defparam \data1[36] .is_wysiwyg = "true";
defparam \data1[36] .power_up = "low";

dffeas \data1[37] (
	.clk(clk),
	.d(\data1~37_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(data1_37),
	.prn(vcc));
defparam \data1[37] .is_wysiwyg = "true";
defparam \data1[37] .power_up = "low";

dffeas \data1[38] (
	.clk(clk),
	.d(\data1~38_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(data1_38),
	.prn(vcc));
defparam \data1[38] .is_wysiwyg = "true";
defparam \data1[38] .power_up = "low";

dffeas \data1[39] (
	.clk(clk),
	.d(\data1~39_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(data1_39),
	.prn(vcc));
defparam \data1[39] .is_wysiwyg = "true";
defparam \data1[39] .power_up = "low";

dffeas \data1[40] (
	.clk(clk),
	.d(\data1~40_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(data1_40),
	.prn(vcc));
defparam \data1[40] .is_wysiwyg = "true";
defparam \data1[40] .power_up = "low";

dffeas \data1[41] (
	.clk(clk),
	.d(\data1~41_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(data1_41),
	.prn(vcc));
defparam \data1[41] .is_wysiwyg = "true";
defparam \data1[41] .power_up = "low";

dffeas \data1[42] (
	.clk(clk),
	.d(\data1~42_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(data1_42),
	.prn(vcc));
defparam \data1[42] .is_wysiwyg = "true";
defparam \data1[42] .power_up = "low";

dffeas \data1[43] (
	.clk(clk),
	.d(\data1~43_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(data1_43),
	.prn(vcc));
defparam \data1[43] .is_wysiwyg = "true";
defparam \data1[43] .power_up = "low";

dffeas \data1[44] (
	.clk(clk),
	.d(\data1~44_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(data1_44),
	.prn(vcc));
defparam \data1[44] .is_wysiwyg = "true";
defparam \data1[44] .power_up = "low";

dffeas \data1[45] (
	.clk(clk),
	.d(\data1~45_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(data1_45),
	.prn(vcc));
defparam \data1[45] .is_wysiwyg = "true";
defparam \data1[45] .power_up = "low";

dffeas \data1[46] (
	.clk(clk),
	.d(\data1~46_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(data1_46),
	.prn(vcc));
defparam \data1[46] .is_wysiwyg = "true";
defparam \data1[46] .power_up = "low";

dffeas \data1[47] (
	.clk(clk),
	.d(\data1~47_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(data1_47),
	.prn(vcc));
defparam \data1[47] .is_wysiwyg = "true";
defparam \data1[47] .power_up = "low";

dffeas \data1[48] (
	.clk(clk),
	.d(\data1~48_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(data1_48),
	.prn(vcc));
defparam \data1[48] .is_wysiwyg = "true";
defparam \data1[48] .power_up = "low";

dffeas \data1[49] (
	.clk(clk),
	.d(\data1~49_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(data1_49),
	.prn(vcc));
defparam \data1[49] .is_wysiwyg = "true";
defparam \data1[49] .power_up = "low";

dffeas \data1[50] (
	.clk(clk),
	.d(\data1~50_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(data1_50),
	.prn(vcc));
defparam \data1[50] .is_wysiwyg = "true";
defparam \data1[50] .power_up = "low";

dffeas \data1[51] (
	.clk(clk),
	.d(\data1~51_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(data1_51),
	.prn(vcc));
defparam \data1[51] .is_wysiwyg = "true";
defparam \data1[51] .power_up = "low";

dffeas \data1[52] (
	.clk(clk),
	.d(\data1~52_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(data1_52),
	.prn(vcc));
defparam \data1[52] .is_wysiwyg = "true";
defparam \data1[52] .power_up = "low";

dffeas \data1[53] (
	.clk(clk),
	.d(\data1~53_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(data1_53),
	.prn(vcc));
defparam \data1[53] .is_wysiwyg = "true";
defparam \data1[53] .power_up = "low";

dffeas \data1[54] (
	.clk(clk),
	.d(\data1~54_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(data1_54),
	.prn(vcc));
defparam \data1[54] .is_wysiwyg = "true";
defparam \data1[54] .power_up = "low";

dffeas \data1[55] (
	.clk(clk),
	.d(\data1~55_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(data1_55),
	.prn(vcc));
defparam \data1[55] .is_wysiwyg = "true";
defparam \data1[55] .power_up = "low";

dffeas \data1[56] (
	.clk(clk),
	.d(\data1~56_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(data1_56),
	.prn(vcc));
defparam \data1[56] .is_wysiwyg = "true";
defparam \data1[56] .power_up = "low";

dffeas \data1[57] (
	.clk(clk),
	.d(\data1~57_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(data1_57),
	.prn(vcc));
defparam \data1[57] .is_wysiwyg = "true";
defparam \data1[57] .power_up = "low";

dffeas \data1[58] (
	.clk(clk),
	.d(\data1~58_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(data1_58),
	.prn(vcc));
defparam \data1[58] .is_wysiwyg = "true";
defparam \data1[58] .power_up = "low";

dffeas \data1[59] (
	.clk(clk),
	.d(\data1~59_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(data1_59),
	.prn(vcc));
defparam \data1[59] .is_wysiwyg = "true";
defparam \data1[59] .power_up = "low";

dffeas \data1[60] (
	.clk(clk),
	.d(\data1~60_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(data1_60),
	.prn(vcc));
defparam \data1[60] .is_wysiwyg = "true";
defparam \data1[60] .power_up = "low";

dffeas \data1[61] (
	.clk(clk),
	.d(\data1~61_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(data1_61),
	.prn(vcc));
defparam \data1[61] .is_wysiwyg = "true";
defparam \data1[61] .power_up = "low";

dffeas \data1[62] (
	.clk(clk),
	.d(\data1~62_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(data1_62),
	.prn(vcc));
defparam \data1[62] .is_wysiwyg = "true";
defparam \data1[62] .power_up = "low";

dffeas \data1[63] (
	.clk(clk),
	.d(\data1~63_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(data1_63),
	.prn(vcc));
defparam \data1[63] .is_wysiwyg = "true";
defparam \data1[63] .power_up = "low";

dffeas \data1[64] (
	.clk(clk),
	.d(\data1~64_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(data1_64),
	.prn(vcc));
defparam \data1[64] .is_wysiwyg = "true";
defparam \data1[64] .power_up = "low";

dffeas \data1[65] (
	.clk(clk),
	.d(\data1~65_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(data1_65),
	.prn(vcc));
defparam \data1[65] .is_wysiwyg = "true";
defparam \data1[65] .power_up = "low";

dffeas \data1[66] (
	.clk(clk),
	.d(\data1~66_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(data1_66),
	.prn(vcc));
defparam \data1[66] .is_wysiwyg = "true";
defparam \data1[66] .power_up = "low";

dffeas \data1[67] (
	.clk(clk),
	.d(\data1~67_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(data1_67),
	.prn(vcc));
defparam \data1[67] .is_wysiwyg = "true";
defparam \data1[67] .power_up = "low";

dffeas \data1[68] (
	.clk(clk),
	.d(\data1~68_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(data1_68),
	.prn(vcc));
defparam \data1[68] .is_wysiwyg = "true";
defparam \data1[68] .power_up = "low";

dffeas \data1[69] (
	.clk(clk),
	.d(\data1~69_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(data1_69),
	.prn(vcc));
defparam \data1[69] .is_wysiwyg = "true";
defparam \data1[69] .power_up = "low";

dffeas \data1[70] (
	.clk(clk),
	.d(\data1~70_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(data1_70),
	.prn(vcc));
defparam \data1[70] .is_wysiwyg = "true";
defparam \data1[70] .power_up = "low";

dffeas \data1[71] (
	.clk(clk),
	.d(\data1~71_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(data1_71),
	.prn(vcc));
defparam \data1[71] .is_wysiwyg = "true";
defparam \data1[71] .power_up = "low";

dffeas \data1[72] (
	.clk(clk),
	.d(\data1~72_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(data1_72),
	.prn(vcc));
defparam \data1[72] .is_wysiwyg = "true";
defparam \data1[72] .power_up = "low";

cycloneive_lcell_comb \full0~0 (
	.dataa(full01),
	.datab(axi_bridge_0_s0_wvalid),
	.datac(full12),
	.datad(awready),
	.cin(gnd),
	.combout(\full0~0_combout ),
	.cout());
defparam \full0~0 .lut_mask = 16'h0AEA;
defparam \full0~0 .sum_lutc_input = "datac";

dffeas \data0[0] (
	.clk(clk),
	.d(in_data[0]),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[0]~q ),
	.prn(vcc));
defparam \data0[0] .is_wysiwyg = "true";
defparam \data0[0] .power_up = "low";

cycloneive_lcell_comb \data1~0 (
	.dataa(\data0[0]~q ),
	.datab(in_data[0]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~0_combout ),
	.cout());
defparam \data1~0 .lut_mask = 16'hAACC;
defparam \data1~0 .sum_lutc_input = "datac";

cycloneive_lcell_comb \always0~0 (
	.dataa(WideOr0),
	.datab(wready),
	.datac(gnd),
	.datad(full12),
	.cin(gnd),
	.combout(\always0~0_combout ),
	.cout());
defparam \always0~0 .lut_mask = 16'h88FF;
defparam \always0~0 .sum_lutc_input = "datac";

cycloneive_lcell_comb \full1~0 (
	.dataa(axi_bridge_0_s0_wvalid),
	.datab(full12),
	.datac(full11),
	.datad(full13),
	.cin(gnd),
	.combout(\full1~0_combout ),
	.cout());
defparam \full1~0 .lut_mask = 16'hAEEE;
defparam \full1~0 .sum_lutc_input = "datac";

dffeas \data0[8] (
	.clk(clk),
	.d(in_data[8]),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[8]~q ),
	.prn(vcc));
defparam \data0[8] .is_wysiwyg = "true";
defparam \data0[8] .power_up = "low";

cycloneive_lcell_comb \data1~1 (
	.dataa(\data0[8]~q ),
	.datab(in_data[8]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~1_combout ),
	.cout());
defparam \data1~1 .lut_mask = 16'hAACC;
defparam \data1~1 .sum_lutc_input = "datac";

dffeas \data0[4] (
	.clk(clk),
	.d(in_data[4]),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[4]~q ),
	.prn(vcc));
defparam \data0[4] .is_wysiwyg = "true";
defparam \data0[4] .power_up = "low";

cycloneive_lcell_comb \data1~2 (
	.dataa(\data0[4]~q ),
	.datab(in_data[4]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~2_combout ),
	.cout());
defparam \data1~2 .lut_mask = 16'hAACC;
defparam \data1~2 .sum_lutc_input = "datac";

dffeas \data0[2] (
	.clk(clk),
	.d(in_data[2]),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[2]~q ),
	.prn(vcc));
defparam \data0[2] .is_wysiwyg = "true";
defparam \data0[2] .power_up = "low";

cycloneive_lcell_comb \data1~3 (
	.dataa(\data0[2]~q ),
	.datab(in_data[2]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~3_combout ),
	.cout());
defparam \data1~3 .lut_mask = 16'hAACC;
defparam \data1~3 .sum_lutc_input = "datac";

dffeas \data0[7] (
	.clk(clk),
	.d(in_data[7]),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[7]~q ),
	.prn(vcc));
defparam \data0[7] .is_wysiwyg = "true";
defparam \data0[7] .power_up = "low";

cycloneive_lcell_comb \data1~4 (
	.dataa(\data0[7]~q ),
	.datab(in_data[7]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~4_combout ),
	.cout());
defparam \data1~4 .lut_mask = 16'hAACC;
defparam \data1~4 .sum_lutc_input = "datac";

dffeas \data0[6] (
	.clk(clk),
	.d(in_data[6]),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[6]~q ),
	.prn(vcc));
defparam \data0[6] .is_wysiwyg = "true";
defparam \data0[6] .power_up = "low";

cycloneive_lcell_comb \data1~5 (
	.dataa(\data0[6]~q ),
	.datab(in_data[6]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~5_combout ),
	.cout());
defparam \data1~5 .lut_mask = 16'hAACC;
defparam \data1~5 .sum_lutc_input = "datac";

dffeas \data0[5] (
	.clk(clk),
	.d(in_data[5]),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[5]~q ),
	.prn(vcc));
defparam \data0[5] .is_wysiwyg = "true";
defparam \data0[5] .power_up = "low";

cycloneive_lcell_comb \data1~6 (
	.dataa(\data0[5]~q ),
	.datab(in_data[5]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~6_combout ),
	.cout());
defparam \data1~6 .lut_mask = 16'hAACC;
defparam \data1~6 .sum_lutc_input = "datac";

dffeas \data0[3] (
	.clk(clk),
	.d(in_data[3]),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[3]~q ),
	.prn(vcc));
defparam \data0[3] .is_wysiwyg = "true";
defparam \data0[3] .power_up = "low";

cycloneive_lcell_comb \data1~7 (
	.dataa(\data0[3]~q ),
	.datab(in_data[3]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~7_combout ),
	.cout());
defparam \data1~7 .lut_mask = 16'hAACC;
defparam \data1~7 .sum_lutc_input = "datac";

dffeas \data0[1] (
	.clk(clk),
	.d(in_data[1]),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[1]~q ),
	.prn(vcc));
defparam \data0[1] .is_wysiwyg = "true";
defparam \data0[1] .power_up = "low";

cycloneive_lcell_comb \data1~8 (
	.dataa(\data0[1]~q ),
	.datab(in_data[1]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~8_combout ),
	.cout());
defparam \data1~8 .lut_mask = 16'hAACC;
defparam \data1~8 .sum_lutc_input = "datac";

dffeas \data0[9] (
	.clk(clk),
	.d(in_data[9]),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[9]~q ),
	.prn(vcc));
defparam \data0[9] .is_wysiwyg = "true";
defparam \data0[9] .power_up = "low";

cycloneive_lcell_comb \data1~9 (
	.dataa(\data0[9]~q ),
	.datab(in_data[9]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~9_combout ),
	.cout());
defparam \data1~9 .lut_mask = 16'hAACC;
defparam \data1~9 .sum_lutc_input = "datac";

dffeas \data0[10] (
	.clk(clk),
	.d(in_data[10]),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[10]~q ),
	.prn(vcc));
defparam \data0[10] .is_wysiwyg = "true";
defparam \data0[10] .power_up = "low";

cycloneive_lcell_comb \data1~10 (
	.dataa(\data0[10]~q ),
	.datab(in_data[10]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~10_combout ),
	.cout());
defparam \data1~10 .lut_mask = 16'hAACC;
defparam \data1~10 .sum_lutc_input = "datac";

dffeas \data0[11] (
	.clk(clk),
	.d(in_data[11]),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[11]~q ),
	.prn(vcc));
defparam \data0[11] .is_wysiwyg = "true";
defparam \data0[11] .power_up = "low";

cycloneive_lcell_comb \data1~11 (
	.dataa(\data0[11]~q ),
	.datab(in_data[11]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~11_combout ),
	.cout());
defparam \data1~11 .lut_mask = 16'hAACC;
defparam \data1~11 .sum_lutc_input = "datac";

dffeas \data0[12] (
	.clk(clk),
	.d(in_data[12]),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[12]~q ),
	.prn(vcc));
defparam \data0[12] .is_wysiwyg = "true";
defparam \data0[12] .power_up = "low";

cycloneive_lcell_comb \data1~12 (
	.dataa(\data0[12]~q ),
	.datab(in_data[12]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~12_combout ),
	.cout());
defparam \data1~12 .lut_mask = 16'hAACC;
defparam \data1~12 .sum_lutc_input = "datac";

dffeas \data0[13] (
	.clk(clk),
	.d(in_data[13]),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[13]~q ),
	.prn(vcc));
defparam \data0[13] .is_wysiwyg = "true";
defparam \data0[13] .power_up = "low";

cycloneive_lcell_comb \data1~13 (
	.dataa(\data0[13]~q ),
	.datab(in_data[13]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~13_combout ),
	.cout());
defparam \data1~13 .lut_mask = 16'hAACC;
defparam \data1~13 .sum_lutc_input = "datac";

dffeas \data0[14] (
	.clk(clk),
	.d(in_data[14]),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[14]~q ),
	.prn(vcc));
defparam \data0[14] .is_wysiwyg = "true";
defparam \data0[14] .power_up = "low";

cycloneive_lcell_comb \data1~14 (
	.dataa(\data0[14]~q ),
	.datab(in_data[14]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~14_combout ),
	.cout());
defparam \data1~14 .lut_mask = 16'hAACC;
defparam \data1~14 .sum_lutc_input = "datac";

dffeas \data0[15] (
	.clk(clk),
	.d(in_data[15]),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[15]~q ),
	.prn(vcc));
defparam \data0[15] .is_wysiwyg = "true";
defparam \data0[15] .power_up = "low";

cycloneive_lcell_comb \data1~15 (
	.dataa(\data0[15]~q ),
	.datab(in_data[15]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~15_combout ),
	.cout());
defparam \data1~15 .lut_mask = 16'hAACC;
defparam \data1~15 .sum_lutc_input = "datac";

dffeas \data0[16] (
	.clk(clk),
	.d(in_data[16]),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[16]~q ),
	.prn(vcc));
defparam \data0[16] .is_wysiwyg = "true";
defparam \data0[16] .power_up = "low";

cycloneive_lcell_comb \data1~16 (
	.dataa(\data0[16]~q ),
	.datab(in_data[16]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~16_combout ),
	.cout());
defparam \data1~16 .lut_mask = 16'hAACC;
defparam \data1~16 .sum_lutc_input = "datac";

dffeas \data0[17] (
	.clk(clk),
	.d(in_data[17]),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[17]~q ),
	.prn(vcc));
defparam \data0[17] .is_wysiwyg = "true";
defparam \data0[17] .power_up = "low";

cycloneive_lcell_comb \data1~17 (
	.dataa(\data0[17]~q ),
	.datab(in_data[17]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~17_combout ),
	.cout());
defparam \data1~17 .lut_mask = 16'hAACC;
defparam \data1~17 .sum_lutc_input = "datac";

dffeas \data0[18] (
	.clk(clk),
	.d(in_data[18]),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[18]~q ),
	.prn(vcc));
defparam \data0[18] .is_wysiwyg = "true";
defparam \data0[18] .power_up = "low";

cycloneive_lcell_comb \data1~18 (
	.dataa(\data0[18]~q ),
	.datab(in_data[18]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~18_combout ),
	.cout());
defparam \data1~18 .lut_mask = 16'hAACC;
defparam \data1~18 .sum_lutc_input = "datac";

dffeas \data0[19] (
	.clk(clk),
	.d(in_data[19]),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[19]~q ),
	.prn(vcc));
defparam \data0[19] .is_wysiwyg = "true";
defparam \data0[19] .power_up = "low";

cycloneive_lcell_comb \data1~19 (
	.dataa(\data0[19]~q ),
	.datab(in_data[19]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~19_combout ),
	.cout());
defparam \data1~19 .lut_mask = 16'hAACC;
defparam \data1~19 .sum_lutc_input = "datac";

dffeas \data0[20] (
	.clk(clk),
	.d(in_data[20]),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[20]~q ),
	.prn(vcc));
defparam \data0[20] .is_wysiwyg = "true";
defparam \data0[20] .power_up = "low";

cycloneive_lcell_comb \data1~20 (
	.dataa(\data0[20]~q ),
	.datab(in_data[20]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~20_combout ),
	.cout());
defparam \data1~20 .lut_mask = 16'hAACC;
defparam \data1~20 .sum_lutc_input = "datac";

dffeas \data0[21] (
	.clk(clk),
	.d(in_data[21]),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[21]~q ),
	.prn(vcc));
defparam \data0[21] .is_wysiwyg = "true";
defparam \data0[21] .power_up = "low";

cycloneive_lcell_comb \data1~21 (
	.dataa(\data0[21]~q ),
	.datab(in_data[21]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~21_combout ),
	.cout());
defparam \data1~21 .lut_mask = 16'hAACC;
defparam \data1~21 .sum_lutc_input = "datac";

dffeas \data0[22] (
	.clk(clk),
	.d(in_data[22]),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[22]~q ),
	.prn(vcc));
defparam \data0[22] .is_wysiwyg = "true";
defparam \data0[22] .power_up = "low";

cycloneive_lcell_comb \data1~22 (
	.dataa(\data0[22]~q ),
	.datab(in_data[22]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~22_combout ),
	.cout());
defparam \data1~22 .lut_mask = 16'hAACC;
defparam \data1~22 .sum_lutc_input = "datac";

dffeas \data0[23] (
	.clk(clk),
	.d(in_data[23]),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[23]~q ),
	.prn(vcc));
defparam \data0[23] .is_wysiwyg = "true";
defparam \data0[23] .power_up = "low";

cycloneive_lcell_comb \data1~23 (
	.dataa(\data0[23]~q ),
	.datab(in_data[23]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~23_combout ),
	.cout());
defparam \data1~23 .lut_mask = 16'hAACC;
defparam \data1~23 .sum_lutc_input = "datac";

dffeas \data0[24] (
	.clk(clk),
	.d(in_data[24]),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[24]~q ),
	.prn(vcc));
defparam \data0[24] .is_wysiwyg = "true";
defparam \data0[24] .power_up = "low";

cycloneive_lcell_comb \data1~24 (
	.dataa(\data0[24]~q ),
	.datab(in_data[24]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~24_combout ),
	.cout());
defparam \data1~24 .lut_mask = 16'hAACC;
defparam \data1~24 .sum_lutc_input = "datac";

dffeas \data0[25] (
	.clk(clk),
	.d(in_data[25]),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[25]~q ),
	.prn(vcc));
defparam \data0[25] .is_wysiwyg = "true";
defparam \data0[25] .power_up = "low";

cycloneive_lcell_comb \data1~25 (
	.dataa(\data0[25]~q ),
	.datab(in_data[25]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~25_combout ),
	.cout());
defparam \data1~25 .lut_mask = 16'hAACC;
defparam \data1~25 .sum_lutc_input = "datac";

dffeas \data0[26] (
	.clk(clk),
	.d(in_data[26]),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[26]~q ),
	.prn(vcc));
defparam \data0[26] .is_wysiwyg = "true";
defparam \data0[26] .power_up = "low";

cycloneive_lcell_comb \data1~26 (
	.dataa(\data0[26]~q ),
	.datab(in_data[26]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~26_combout ),
	.cout());
defparam \data1~26 .lut_mask = 16'hAACC;
defparam \data1~26 .sum_lutc_input = "datac";

dffeas \data0[27] (
	.clk(clk),
	.d(in_data[27]),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[27]~q ),
	.prn(vcc));
defparam \data0[27] .is_wysiwyg = "true";
defparam \data0[27] .power_up = "low";

cycloneive_lcell_comb \data1~27 (
	.dataa(\data0[27]~q ),
	.datab(in_data[27]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~27_combout ),
	.cout());
defparam \data1~27 .lut_mask = 16'hAACC;
defparam \data1~27 .sum_lutc_input = "datac";

dffeas \data0[28] (
	.clk(clk),
	.d(in_data[28]),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[28]~q ),
	.prn(vcc));
defparam \data0[28] .is_wysiwyg = "true";
defparam \data0[28] .power_up = "low";

cycloneive_lcell_comb \data1~28 (
	.dataa(\data0[28]~q ),
	.datab(in_data[28]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~28_combout ),
	.cout());
defparam \data1~28 .lut_mask = 16'hAACC;
defparam \data1~28 .sum_lutc_input = "datac";

dffeas \data0[29] (
	.clk(clk),
	.d(in_data[29]),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[29]~q ),
	.prn(vcc));
defparam \data0[29] .is_wysiwyg = "true";
defparam \data0[29] .power_up = "low";

cycloneive_lcell_comb \data1~29 (
	.dataa(\data0[29]~q ),
	.datab(in_data[29]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~29_combout ),
	.cout());
defparam \data1~29 .lut_mask = 16'hAACC;
defparam \data1~29 .sum_lutc_input = "datac";

dffeas \data0[30] (
	.clk(clk),
	.d(in_data[30]),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[30]~q ),
	.prn(vcc));
defparam \data0[30] .is_wysiwyg = "true";
defparam \data0[30] .power_up = "low";

cycloneive_lcell_comb \data1~30 (
	.dataa(\data0[30]~q ),
	.datab(in_data[30]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~30_combout ),
	.cout());
defparam \data1~30 .lut_mask = 16'hAACC;
defparam \data1~30 .sum_lutc_input = "datac";

dffeas \data0[31] (
	.clk(clk),
	.d(in_data[31]),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[31]~q ),
	.prn(vcc));
defparam \data0[31] .is_wysiwyg = "true";
defparam \data0[31] .power_up = "low";

cycloneive_lcell_comb \data1~31 (
	.dataa(\data0[31]~q ),
	.datab(in_data[31]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~31_combout ),
	.cout());
defparam \data1~31 .lut_mask = 16'hAACC;
defparam \data1~31 .sum_lutc_input = "datac";

dffeas \data0[32] (
	.clk(clk),
	.d(in_data[32]),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[32]~q ),
	.prn(vcc));
defparam \data0[32] .is_wysiwyg = "true";
defparam \data0[32] .power_up = "low";

cycloneive_lcell_comb \data1~32 (
	.dataa(\data0[32]~q ),
	.datab(in_data[32]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~32_combout ),
	.cout());
defparam \data1~32 .lut_mask = 16'hAACC;
defparam \data1~32 .sum_lutc_input = "datac";

dffeas \data0[33] (
	.clk(clk),
	.d(in_data[33]),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[33]~q ),
	.prn(vcc));
defparam \data0[33] .is_wysiwyg = "true";
defparam \data0[33] .power_up = "low";

cycloneive_lcell_comb \data1~33 (
	.dataa(\data0[33]~q ),
	.datab(in_data[33]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~33_combout ),
	.cout());
defparam \data1~33 .lut_mask = 16'hAACC;
defparam \data1~33 .sum_lutc_input = "datac";

dffeas \data0[34] (
	.clk(clk),
	.d(in_data[34]),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[34]~q ),
	.prn(vcc));
defparam \data0[34] .is_wysiwyg = "true";
defparam \data0[34] .power_up = "low";

cycloneive_lcell_comb \data1~34 (
	.dataa(\data0[34]~q ),
	.datab(in_data[34]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~34_combout ),
	.cout());
defparam \data1~34 .lut_mask = 16'hAACC;
defparam \data1~34 .sum_lutc_input = "datac";

dffeas \data0[35] (
	.clk(clk),
	.d(in_data[35]),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[35]~q ),
	.prn(vcc));
defparam \data0[35] .is_wysiwyg = "true";
defparam \data0[35] .power_up = "low";

cycloneive_lcell_comb \data1~35 (
	.dataa(\data0[35]~q ),
	.datab(in_data[35]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~35_combout ),
	.cout());
defparam \data1~35 .lut_mask = 16'hAACC;
defparam \data1~35 .sum_lutc_input = "datac";

dffeas \data0[36] (
	.clk(clk),
	.d(in_data[36]),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[36]~q ),
	.prn(vcc));
defparam \data0[36] .is_wysiwyg = "true";
defparam \data0[36] .power_up = "low";

cycloneive_lcell_comb \data1~36 (
	.dataa(\data0[36]~q ),
	.datab(in_data[36]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~36_combout ),
	.cout());
defparam \data1~36 .lut_mask = 16'hAACC;
defparam \data1~36 .sum_lutc_input = "datac";

dffeas \data0[37] (
	.clk(clk),
	.d(in_data[37]),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[37]~q ),
	.prn(vcc));
defparam \data0[37] .is_wysiwyg = "true";
defparam \data0[37] .power_up = "low";

cycloneive_lcell_comb \data1~37 (
	.dataa(\data0[37]~q ),
	.datab(in_data[37]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~37_combout ),
	.cout());
defparam \data1~37 .lut_mask = 16'hAACC;
defparam \data1~37 .sum_lutc_input = "datac";

dffeas \data0[38] (
	.clk(clk),
	.d(in_data[38]),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[38]~q ),
	.prn(vcc));
defparam \data0[38] .is_wysiwyg = "true";
defparam \data0[38] .power_up = "low";

cycloneive_lcell_comb \data1~38 (
	.dataa(\data0[38]~q ),
	.datab(in_data[38]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~38_combout ),
	.cout());
defparam \data1~38 .lut_mask = 16'hAACC;
defparam \data1~38 .sum_lutc_input = "datac";

dffeas \data0[39] (
	.clk(clk),
	.d(in_data[39]),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[39]~q ),
	.prn(vcc));
defparam \data0[39] .is_wysiwyg = "true";
defparam \data0[39] .power_up = "low";

cycloneive_lcell_comb \data1~39 (
	.dataa(\data0[39]~q ),
	.datab(in_data[39]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~39_combout ),
	.cout());
defparam \data1~39 .lut_mask = 16'hAACC;
defparam \data1~39 .sum_lutc_input = "datac";

dffeas \data0[40] (
	.clk(clk),
	.d(in_data[40]),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[40]~q ),
	.prn(vcc));
defparam \data0[40] .is_wysiwyg = "true";
defparam \data0[40] .power_up = "low";

cycloneive_lcell_comb \data1~40 (
	.dataa(\data0[40]~q ),
	.datab(in_data[40]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~40_combout ),
	.cout());
defparam \data1~40 .lut_mask = 16'hAACC;
defparam \data1~40 .sum_lutc_input = "datac";

dffeas \data0[41] (
	.clk(clk),
	.d(in_data[41]),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[41]~q ),
	.prn(vcc));
defparam \data0[41] .is_wysiwyg = "true";
defparam \data0[41] .power_up = "low";

cycloneive_lcell_comb \data1~41 (
	.dataa(\data0[41]~q ),
	.datab(in_data[41]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~41_combout ),
	.cout());
defparam \data1~41 .lut_mask = 16'hAACC;
defparam \data1~41 .sum_lutc_input = "datac";

dffeas \data0[42] (
	.clk(clk),
	.d(in_data[42]),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[42]~q ),
	.prn(vcc));
defparam \data0[42] .is_wysiwyg = "true";
defparam \data0[42] .power_up = "low";

cycloneive_lcell_comb \data1~42 (
	.dataa(\data0[42]~q ),
	.datab(in_data[42]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~42_combout ),
	.cout());
defparam \data1~42 .lut_mask = 16'hAACC;
defparam \data1~42 .sum_lutc_input = "datac";

dffeas \data0[43] (
	.clk(clk),
	.d(in_data[43]),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[43]~q ),
	.prn(vcc));
defparam \data0[43] .is_wysiwyg = "true";
defparam \data0[43] .power_up = "low";

cycloneive_lcell_comb \data1~43 (
	.dataa(\data0[43]~q ),
	.datab(in_data[43]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~43_combout ),
	.cout());
defparam \data1~43 .lut_mask = 16'hAACC;
defparam \data1~43 .sum_lutc_input = "datac";

dffeas \data0[44] (
	.clk(clk),
	.d(in_data[44]),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[44]~q ),
	.prn(vcc));
defparam \data0[44] .is_wysiwyg = "true";
defparam \data0[44] .power_up = "low";

cycloneive_lcell_comb \data1~44 (
	.dataa(\data0[44]~q ),
	.datab(in_data[44]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~44_combout ),
	.cout());
defparam \data1~44 .lut_mask = 16'hAACC;
defparam \data1~44 .sum_lutc_input = "datac";

dffeas \data0[45] (
	.clk(clk),
	.d(in_data[45]),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[45]~q ),
	.prn(vcc));
defparam \data0[45] .is_wysiwyg = "true";
defparam \data0[45] .power_up = "low";

cycloneive_lcell_comb \data1~45 (
	.dataa(\data0[45]~q ),
	.datab(in_data[45]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~45_combout ),
	.cout());
defparam \data1~45 .lut_mask = 16'hAACC;
defparam \data1~45 .sum_lutc_input = "datac";

dffeas \data0[46] (
	.clk(clk),
	.d(in_data[46]),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[46]~q ),
	.prn(vcc));
defparam \data0[46] .is_wysiwyg = "true";
defparam \data0[46] .power_up = "low";

cycloneive_lcell_comb \data1~46 (
	.dataa(\data0[46]~q ),
	.datab(in_data[46]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~46_combout ),
	.cout());
defparam \data1~46 .lut_mask = 16'hAACC;
defparam \data1~46 .sum_lutc_input = "datac";

dffeas \data0[47] (
	.clk(clk),
	.d(in_data[47]),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[47]~q ),
	.prn(vcc));
defparam \data0[47] .is_wysiwyg = "true";
defparam \data0[47] .power_up = "low";

cycloneive_lcell_comb \data1~47 (
	.dataa(\data0[47]~q ),
	.datab(in_data[47]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~47_combout ),
	.cout());
defparam \data1~47 .lut_mask = 16'hAACC;
defparam \data1~47 .sum_lutc_input = "datac";

dffeas \data0[48] (
	.clk(clk),
	.d(in_data[48]),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[48]~q ),
	.prn(vcc));
defparam \data0[48] .is_wysiwyg = "true";
defparam \data0[48] .power_up = "low";

cycloneive_lcell_comb \data1~48 (
	.dataa(\data0[48]~q ),
	.datab(in_data[48]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~48_combout ),
	.cout());
defparam \data1~48 .lut_mask = 16'hAACC;
defparam \data1~48 .sum_lutc_input = "datac";

dffeas \data0[49] (
	.clk(clk),
	.d(in_data[49]),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[49]~q ),
	.prn(vcc));
defparam \data0[49] .is_wysiwyg = "true";
defparam \data0[49] .power_up = "low";

cycloneive_lcell_comb \data1~49 (
	.dataa(\data0[49]~q ),
	.datab(in_data[49]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~49_combout ),
	.cout());
defparam \data1~49 .lut_mask = 16'hAACC;
defparam \data1~49 .sum_lutc_input = "datac";

dffeas \data0[50] (
	.clk(clk),
	.d(in_data[50]),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[50]~q ),
	.prn(vcc));
defparam \data0[50] .is_wysiwyg = "true";
defparam \data0[50] .power_up = "low";

cycloneive_lcell_comb \data1~50 (
	.dataa(\data0[50]~q ),
	.datab(in_data[50]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~50_combout ),
	.cout());
defparam \data1~50 .lut_mask = 16'hAACC;
defparam \data1~50 .sum_lutc_input = "datac";

dffeas \data0[51] (
	.clk(clk),
	.d(in_data[51]),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[51]~q ),
	.prn(vcc));
defparam \data0[51] .is_wysiwyg = "true";
defparam \data0[51] .power_up = "low";

cycloneive_lcell_comb \data1~51 (
	.dataa(\data0[51]~q ),
	.datab(in_data[51]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~51_combout ),
	.cout());
defparam \data1~51 .lut_mask = 16'hAACC;
defparam \data1~51 .sum_lutc_input = "datac";

dffeas \data0[52] (
	.clk(clk),
	.d(in_data[52]),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[52]~q ),
	.prn(vcc));
defparam \data0[52] .is_wysiwyg = "true";
defparam \data0[52] .power_up = "low";

cycloneive_lcell_comb \data1~52 (
	.dataa(\data0[52]~q ),
	.datab(in_data[52]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~52_combout ),
	.cout());
defparam \data1~52 .lut_mask = 16'hAACC;
defparam \data1~52 .sum_lutc_input = "datac";

dffeas \data0[53] (
	.clk(clk),
	.d(in_data[53]),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[53]~q ),
	.prn(vcc));
defparam \data0[53] .is_wysiwyg = "true";
defparam \data0[53] .power_up = "low";

cycloneive_lcell_comb \data1~53 (
	.dataa(\data0[53]~q ),
	.datab(in_data[53]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~53_combout ),
	.cout());
defparam \data1~53 .lut_mask = 16'hAACC;
defparam \data1~53 .sum_lutc_input = "datac";

dffeas \data0[54] (
	.clk(clk),
	.d(in_data[54]),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[54]~q ),
	.prn(vcc));
defparam \data0[54] .is_wysiwyg = "true";
defparam \data0[54] .power_up = "low";

cycloneive_lcell_comb \data1~54 (
	.dataa(\data0[54]~q ),
	.datab(in_data[54]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~54_combout ),
	.cout());
defparam \data1~54 .lut_mask = 16'hAACC;
defparam \data1~54 .sum_lutc_input = "datac";

dffeas \data0[55] (
	.clk(clk),
	.d(in_data[55]),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[55]~q ),
	.prn(vcc));
defparam \data0[55] .is_wysiwyg = "true";
defparam \data0[55] .power_up = "low";

cycloneive_lcell_comb \data1~55 (
	.dataa(\data0[55]~q ),
	.datab(in_data[55]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~55_combout ),
	.cout());
defparam \data1~55 .lut_mask = 16'hAACC;
defparam \data1~55 .sum_lutc_input = "datac";

dffeas \data0[56] (
	.clk(clk),
	.d(in_data[56]),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[56]~q ),
	.prn(vcc));
defparam \data0[56] .is_wysiwyg = "true";
defparam \data0[56] .power_up = "low";

cycloneive_lcell_comb \data1~56 (
	.dataa(\data0[56]~q ),
	.datab(in_data[56]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~56_combout ),
	.cout());
defparam \data1~56 .lut_mask = 16'hAACC;
defparam \data1~56 .sum_lutc_input = "datac";

dffeas \data0[57] (
	.clk(clk),
	.d(in_data[57]),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[57]~q ),
	.prn(vcc));
defparam \data0[57] .is_wysiwyg = "true";
defparam \data0[57] .power_up = "low";

cycloneive_lcell_comb \data1~57 (
	.dataa(\data0[57]~q ),
	.datab(in_data[57]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~57_combout ),
	.cout());
defparam \data1~57 .lut_mask = 16'hAACC;
defparam \data1~57 .sum_lutc_input = "datac";

dffeas \data0[58] (
	.clk(clk),
	.d(in_data[58]),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[58]~q ),
	.prn(vcc));
defparam \data0[58] .is_wysiwyg = "true";
defparam \data0[58] .power_up = "low";

cycloneive_lcell_comb \data1~58 (
	.dataa(\data0[58]~q ),
	.datab(in_data[58]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~58_combout ),
	.cout());
defparam \data1~58 .lut_mask = 16'hAACC;
defparam \data1~58 .sum_lutc_input = "datac";

dffeas \data0[59] (
	.clk(clk),
	.d(in_data[59]),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[59]~q ),
	.prn(vcc));
defparam \data0[59] .is_wysiwyg = "true";
defparam \data0[59] .power_up = "low";

cycloneive_lcell_comb \data1~59 (
	.dataa(\data0[59]~q ),
	.datab(in_data[59]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~59_combout ),
	.cout());
defparam \data1~59 .lut_mask = 16'hAACC;
defparam \data1~59 .sum_lutc_input = "datac";

dffeas \data0[60] (
	.clk(clk),
	.d(in_data[60]),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[60]~q ),
	.prn(vcc));
defparam \data0[60] .is_wysiwyg = "true";
defparam \data0[60] .power_up = "low";

cycloneive_lcell_comb \data1~60 (
	.dataa(\data0[60]~q ),
	.datab(in_data[60]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~60_combout ),
	.cout());
defparam \data1~60 .lut_mask = 16'hAACC;
defparam \data1~60 .sum_lutc_input = "datac";

dffeas \data0[61] (
	.clk(clk),
	.d(in_data[61]),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[61]~q ),
	.prn(vcc));
defparam \data0[61] .is_wysiwyg = "true";
defparam \data0[61] .power_up = "low";

cycloneive_lcell_comb \data1~61 (
	.dataa(\data0[61]~q ),
	.datab(in_data[61]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~61_combout ),
	.cout());
defparam \data1~61 .lut_mask = 16'hAACC;
defparam \data1~61 .sum_lutc_input = "datac";

dffeas \data0[62] (
	.clk(clk),
	.d(in_data[62]),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[62]~q ),
	.prn(vcc));
defparam \data0[62] .is_wysiwyg = "true";
defparam \data0[62] .power_up = "low";

cycloneive_lcell_comb \data1~62 (
	.dataa(\data0[62]~q ),
	.datab(in_data[62]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~62_combout ),
	.cout());
defparam \data1~62 .lut_mask = 16'hAACC;
defparam \data1~62 .sum_lutc_input = "datac";

dffeas \data0[63] (
	.clk(clk),
	.d(in_data[63]),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[63]~q ),
	.prn(vcc));
defparam \data0[63] .is_wysiwyg = "true";
defparam \data0[63] .power_up = "low";

cycloneive_lcell_comb \data1~63 (
	.dataa(\data0[63]~q ),
	.datab(in_data[63]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~63_combout ),
	.cout());
defparam \data1~63 .lut_mask = 16'hAACC;
defparam \data1~63 .sum_lutc_input = "datac";

dffeas \data0[64] (
	.clk(clk),
	.d(in_data[64]),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[64]~q ),
	.prn(vcc));
defparam \data0[64] .is_wysiwyg = "true";
defparam \data0[64] .power_up = "low";

cycloneive_lcell_comb \data1~64 (
	.dataa(\data0[64]~q ),
	.datab(in_data[64]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~64_combout ),
	.cout());
defparam \data1~64 .lut_mask = 16'hAACC;
defparam \data1~64 .sum_lutc_input = "datac";

dffeas \data0[65] (
	.clk(clk),
	.d(in_data[65]),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[65]~q ),
	.prn(vcc));
defparam \data0[65] .is_wysiwyg = "true";
defparam \data0[65] .power_up = "low";

cycloneive_lcell_comb \data1~65 (
	.dataa(\data0[65]~q ),
	.datab(in_data[65]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~65_combout ),
	.cout());
defparam \data1~65 .lut_mask = 16'hAACC;
defparam \data1~65 .sum_lutc_input = "datac";

dffeas \data0[66] (
	.clk(clk),
	.d(in_data[66]),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[66]~q ),
	.prn(vcc));
defparam \data0[66] .is_wysiwyg = "true";
defparam \data0[66] .power_up = "low";

cycloneive_lcell_comb \data1~66 (
	.dataa(\data0[66]~q ),
	.datab(in_data[66]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~66_combout ),
	.cout());
defparam \data1~66 .lut_mask = 16'hAACC;
defparam \data1~66 .sum_lutc_input = "datac";

dffeas \data0[67] (
	.clk(clk),
	.d(in_data[67]),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[67]~q ),
	.prn(vcc));
defparam \data0[67] .is_wysiwyg = "true";
defparam \data0[67] .power_up = "low";

cycloneive_lcell_comb \data1~67 (
	.dataa(\data0[67]~q ),
	.datab(in_data[67]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~67_combout ),
	.cout());
defparam \data1~67 .lut_mask = 16'hAACC;
defparam \data1~67 .sum_lutc_input = "datac";

dffeas \data0[68] (
	.clk(clk),
	.d(in_data[68]),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[68]~q ),
	.prn(vcc));
defparam \data0[68] .is_wysiwyg = "true";
defparam \data0[68] .power_up = "low";

cycloneive_lcell_comb \data1~68 (
	.dataa(\data0[68]~q ),
	.datab(in_data[68]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~68_combout ),
	.cout());
defparam \data1~68 .lut_mask = 16'hAACC;
defparam \data1~68 .sum_lutc_input = "datac";

dffeas \data0[69] (
	.clk(clk),
	.d(in_data[69]),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[69]~q ),
	.prn(vcc));
defparam \data0[69] .is_wysiwyg = "true";
defparam \data0[69] .power_up = "low";

cycloneive_lcell_comb \data1~69 (
	.dataa(\data0[69]~q ),
	.datab(in_data[69]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~69_combout ),
	.cout());
defparam \data1~69 .lut_mask = 16'hAACC;
defparam \data1~69 .sum_lutc_input = "datac";

dffeas \data0[70] (
	.clk(clk),
	.d(in_data[70]),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[70]~q ),
	.prn(vcc));
defparam \data0[70] .is_wysiwyg = "true";
defparam \data0[70] .power_up = "low";

cycloneive_lcell_comb \data1~70 (
	.dataa(\data0[70]~q ),
	.datab(in_data[70]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~70_combout ),
	.cout());
defparam \data1~70 .lut_mask = 16'hAACC;
defparam \data1~70 .sum_lutc_input = "datac";

dffeas \data0[71] (
	.clk(clk),
	.d(in_data[71]),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[71]~q ),
	.prn(vcc));
defparam \data0[71] .is_wysiwyg = "true";
defparam \data0[71] .power_up = "low";

cycloneive_lcell_comb \data1~71 (
	.dataa(\data0[71]~q ),
	.datab(in_data[71]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~71_combout ),
	.cout());
defparam \data1~71 .lut_mask = 16'hAACC;
defparam \data1~71 .sum_lutc_input = "datac";

dffeas \data0[72] (
	.clk(clk),
	.d(in_data[72]),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!full01),
	.q(\data0[72]~q ),
	.prn(vcc));
defparam \data0[72] .is_wysiwyg = "true";
defparam \data0[72] .power_up = "low";

cycloneive_lcell_comb \data1~72 (
	.dataa(\data0[72]~q ),
	.datab(in_data[72]),
	.datac(gnd),
	.datad(full01),
	.cin(gnd),
	.combout(\data1~72_combout ),
	.cout());
defparam \data1~72 .lut_mask = 16'hAACC;
defparam \data1~72 .sum_lutc_input = "datac";

endmodule

module cycloneiv_altera_reset_controller (
	r_sync_rst1,
	r_early_rst1,
	clk_clk,
	reset_reset_n)/* synthesis synthesis_greybox=0 */;
output 	r_sync_rst1;
output 	r_early_rst1;
input 	clk_clk;
input 	reset_reset_n;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
// unknown value (1'bx) is not needed for this tool. Default to 1'b0
assign unknown = 1'b0;

wire \alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~q ;
wire \alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ;
wire \altera_reset_synchronizer_int_chain[0]~q ;
wire \altera_reset_synchronizer_int_chain[1]~q ;
wire \altera_reset_synchronizer_int_chain[2]~q ;
wire \altera_reset_synchronizer_int_chain[3]~q ;
wire \altera_reset_synchronizer_int_chain[4]~0_combout ;
wire \altera_reset_synchronizer_int_chain[4]~q ;
wire \r_sync_rst_chain[3]~q ;
wire \r_sync_rst_chain~1_combout ;
wire \r_sync_rst_chain[2]~q ;
wire \r_sync_rst_chain~0_combout ;
wire \r_sync_rst_chain[1]~q ;
wire \WideOr0~0_combout ;
wire \always2~0_combout ;


cycloneiv_altera_reset_synchronizer alt_rst_req_sync_uq1(
	.altera_reset_synchronizer_int_chain_out1(\alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.clk(clk_clk));

cycloneiv_altera_reset_synchronizer_1 alt_rst_sync_uq1(
	.altera_reset_synchronizer_int_chain_out1(\alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.clk(clk_clk),
	.reset_reset_n(reset_reset_n));

dffeas r_sync_rst(
	.clk(clk_clk),
	.d(\WideOr0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(r_sync_rst1),
	.prn(vcc));
defparam r_sync_rst.is_wysiwyg = "true";
defparam r_sync_rst.power_up = "low";

dffeas r_early_rst(
	.clk(clk_clk),
	.d(\always2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(r_early_rst1),
	.prn(vcc));
defparam r_early_rst.is_wysiwyg = "true";
defparam r_early_rst.power_up = "low";

dffeas \altera_reset_synchronizer_int_chain[0] (
	.clk(clk_clk),
	.d(\alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\altera_reset_synchronizer_int_chain[0]~q ),
	.prn(vcc));
defparam \altera_reset_synchronizer_int_chain[0] .is_wysiwyg = "true";
defparam \altera_reset_synchronizer_int_chain[0] .power_up = "low";

dffeas \altera_reset_synchronizer_int_chain[1] (
	.clk(clk_clk),
	.d(\altera_reset_synchronizer_int_chain[0]~q ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\altera_reset_synchronizer_int_chain[1]~q ),
	.prn(vcc));
defparam \altera_reset_synchronizer_int_chain[1] .is_wysiwyg = "true";
defparam \altera_reset_synchronizer_int_chain[1] .power_up = "low";

dffeas \altera_reset_synchronizer_int_chain[2] (
	.clk(clk_clk),
	.d(\altera_reset_synchronizer_int_chain[1]~q ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\altera_reset_synchronizer_int_chain[2]~q ),
	.prn(vcc));
defparam \altera_reset_synchronizer_int_chain[2] .is_wysiwyg = "true";
defparam \altera_reset_synchronizer_int_chain[2] .power_up = "low";

dffeas \altera_reset_synchronizer_int_chain[3] (
	.clk(clk_clk),
	.d(\altera_reset_synchronizer_int_chain[2]~q ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\altera_reset_synchronizer_int_chain[3]~q ),
	.prn(vcc));
defparam \altera_reset_synchronizer_int_chain[3] .is_wysiwyg = "true";
defparam \altera_reset_synchronizer_int_chain[3] .power_up = "low";

cycloneive_lcell_comb \altera_reset_synchronizer_int_chain[4]~0 (
	.dataa(\altera_reset_synchronizer_int_chain[3]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\altera_reset_synchronizer_int_chain[4]~0_combout ),
	.cout());
defparam \altera_reset_synchronizer_int_chain[4]~0 .lut_mask = 16'h5555;
defparam \altera_reset_synchronizer_int_chain[4]~0 .sum_lutc_input = "datac";

dffeas \altera_reset_synchronizer_int_chain[4] (
	.clk(clk_clk),
	.d(\altera_reset_synchronizer_int_chain[4]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\altera_reset_synchronizer_int_chain[4]~q ),
	.prn(vcc));
defparam \altera_reset_synchronizer_int_chain[4] .is_wysiwyg = "true";
defparam \altera_reset_synchronizer_int_chain[4] .power_up = "low";

dffeas \r_sync_rst_chain[3] (
	.clk(clk_clk),
	.d(\altera_reset_synchronizer_int_chain[2]~q ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\r_sync_rst_chain[3]~q ),
	.prn(vcc));
defparam \r_sync_rst_chain[3] .is_wysiwyg = "true";
defparam \r_sync_rst_chain[3] .power_up = "low";

cycloneive_lcell_comb \r_sync_rst_chain~1 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\altera_reset_synchronizer_int_chain[2]~q ),
	.datad(\r_sync_rst_chain[3]~q ),
	.cin(gnd),
	.combout(\r_sync_rst_chain~1_combout ),
	.cout());
defparam \r_sync_rst_chain~1 .lut_mask = 16'hF000;
defparam \r_sync_rst_chain~1 .sum_lutc_input = "datac";

dffeas \r_sync_rst_chain[2] (
	.clk(clk_clk),
	.d(\r_sync_rst_chain~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\r_sync_rst_chain[2]~q ),
	.prn(vcc));
defparam \r_sync_rst_chain[2] .is_wysiwyg = "true";
defparam \r_sync_rst_chain[2] .power_up = "low";

cycloneive_lcell_comb \r_sync_rst_chain~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\altera_reset_synchronizer_int_chain[2]~q ),
	.datad(\r_sync_rst_chain[2]~q ),
	.cin(gnd),
	.combout(\r_sync_rst_chain~0_combout ),
	.cout());
defparam \r_sync_rst_chain~0 .lut_mask = 16'hF000;
defparam \r_sync_rst_chain~0 .sum_lutc_input = "datac";

dffeas \r_sync_rst_chain[1] (
	.clk(clk_clk),
	.d(\r_sync_rst_chain~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\r_sync_rst_chain[1]~q ),
	.prn(vcc));
defparam \r_sync_rst_chain[1] .is_wysiwyg = "true";
defparam \r_sync_rst_chain[1] .power_up = "low";

cycloneive_lcell_comb \WideOr0~0 (
	.dataa(\altera_reset_synchronizer_int_chain[4]~q ),
	.datab(r_sync_rst1),
	.datac(gnd),
	.datad(\r_sync_rst_chain[1]~q ),
	.cin(gnd),
	.combout(\WideOr0~0_combout ),
	.cout());
defparam \WideOr0~0 .lut_mask = 16'hAAEE;
defparam \WideOr0~0 .sum_lutc_input = "datac";

cycloneive_lcell_comb \always2~0 (
	.dataa(\alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\r_sync_rst_chain[2]~q ),
	.cin(gnd),
	.combout(\always2~0_combout ),
	.cout());
defparam \always2~0 .lut_mask = 16'hAAFF;
defparam \always2~0 .sum_lutc_input = "datac";

endmodule

module cycloneiv_altera_reset_synchronizer (
	altera_reset_synchronizer_int_chain_out1,
	clk)/* synthesis synthesis_greybox=0 */;
output 	altera_reset_synchronizer_int_chain_out1;
input 	clk;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
// unknown value (1'bx) is not needed for this tool. Default to 1'b0
assign unknown = 1'b0;

wire \altera_reset_synchronizer_int_chain[1]~0_combout ;
wire \altera_reset_synchronizer_int_chain[1]~q ;
wire \altera_reset_synchronizer_int_chain[0]~q ;


dffeas altera_reset_synchronizer_int_chain_out(
	.clk(clk),
	.d(\altera_reset_synchronizer_int_chain[0]~q ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(altera_reset_synchronizer_int_chain_out1),
	.prn(vcc));
defparam altera_reset_synchronizer_int_chain_out.is_wysiwyg = "true";
defparam altera_reset_synchronizer_int_chain_out.power_up = "low";

cycloneive_lcell_comb \altera_reset_synchronizer_int_chain[1]~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\altera_reset_synchronizer_int_chain[1]~0_combout ),
	.cout());
defparam \altera_reset_synchronizer_int_chain[1]~0 .lut_mask = 16'h0000;
defparam \altera_reset_synchronizer_int_chain[1]~0 .sum_lutc_input = "datac";

dffeas \altera_reset_synchronizer_int_chain[1] (
	.clk(clk),
	.d(\altera_reset_synchronizer_int_chain[1]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\altera_reset_synchronizer_int_chain[1]~q ),
	.prn(vcc));
defparam \altera_reset_synchronizer_int_chain[1] .is_wysiwyg = "true";
defparam \altera_reset_synchronizer_int_chain[1] .power_up = "low";

dffeas \altera_reset_synchronizer_int_chain[0] (
	.clk(clk),
	.d(\altera_reset_synchronizer_int_chain[1]~q ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\altera_reset_synchronizer_int_chain[0]~q ),
	.prn(vcc));
defparam \altera_reset_synchronizer_int_chain[0] .is_wysiwyg = "true";
defparam \altera_reset_synchronizer_int_chain[0] .power_up = "low";

endmodule

module cycloneiv_altera_reset_synchronizer_1 (
	altera_reset_synchronizer_int_chain_out1,
	clk,
	reset_reset_n)/* synthesis synthesis_greybox=0 */;
output 	altera_reset_synchronizer_int_chain_out1;
input 	clk;
input 	reset_reset_n;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
// unknown value (1'bx) is not needed for this tool. Default to 1'b0
assign unknown = 1'b0;

wire \altera_reset_synchronizer_int_chain[1]~q ;
wire \altera_reset_synchronizer_int_chain[0]~q ;


dffeas altera_reset_synchronizer_int_chain_out(
	.clk(clk),
	.d(\altera_reset_synchronizer_int_chain[0]~q ),
	.asdata(vcc),
	.clrn(reset_reset_n),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(altera_reset_synchronizer_int_chain_out1),
	.prn(vcc));
defparam altera_reset_synchronizer_int_chain_out.is_wysiwyg = "true";
defparam altera_reset_synchronizer_int_chain_out.power_up = "low";

dffeas \altera_reset_synchronizer_int_chain[1] (
	.clk(clk),
	.d(vcc),
	.asdata(vcc),
	.clrn(reset_reset_n),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\altera_reset_synchronizer_int_chain[1]~q ),
	.prn(vcc));
defparam \altera_reset_synchronizer_int_chain[1] .is_wysiwyg = "true";
defparam \altera_reset_synchronizer_int_chain[1] .power_up = "low";

dffeas \altera_reset_synchronizer_int_chain[0] (
	.clk(clk),
	.d(\altera_reset_synchronizer_int_chain[1]~q ),
	.asdata(vcc),
	.clrn(reset_reset_n),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\altera_reset_synchronizer_int_chain[0]~q ),
	.prn(vcc));
defparam \altera_reset_synchronizer_int_chain[0] .is_wysiwyg = "true";
defparam \altera_reset_synchronizer_int_chain[0] .power_up = "low";

endmodule

module cycloneiv_cycloneiv_intel_onchip_ssram_drw (
	q_a_0,
	q_b_0,
	q_a_1,
	q_b_1,
	q_a_2,
	q_b_2,
	q_a_3,
	q_b_3,
	q_a_4,
	q_b_4,
	q_a_5,
	q_b_5,
	q_a_6,
	q_b_6,
	q_a_7,
	q_b_7,
	q_a_8,
	q_b_8,
	q_a_9,
	q_b_9,
	q_a_10,
	q_b_10,
	q_a_11,
	q_b_11,
	q_a_12,
	q_b_12,
	q_a_13,
	q_b_13,
	q_a_14,
	q_b_14,
	q_a_15,
	q_b_15,
	q_a_16,
	q_b_16,
	q_a_17,
	q_b_17,
	q_a_18,
	q_b_18,
	q_a_19,
	q_b_19,
	q_a_20,
	q_b_20,
	q_a_21,
	q_b_21,
	q_a_22,
	q_b_22,
	q_a_23,
	q_b_23,
	q_a_24,
	q_b_24,
	q_a_25,
	q_b_25,
	q_a_26,
	q_b_26,
	q_a_27,
	q_b_27,
	q_a_28,
	q_b_28,
	q_a_29,
	q_b_29,
	q_a_30,
	q_b_30,
	q_a_31,
	q_b_31,
	q_a_32,
	q_b_32,
	q_a_33,
	q_b_33,
	q_a_34,
	q_b_34,
	q_a_35,
	q_b_35,
	q_a_36,
	q_b_36,
	q_a_37,
	q_b_37,
	q_a_38,
	q_b_38,
	q_a_39,
	q_b_39,
	q_a_40,
	q_b_40,
	q_a_41,
	q_b_41,
	q_a_42,
	q_b_42,
	q_a_43,
	q_b_43,
	q_a_44,
	q_b_44,
	q_a_45,
	q_b_45,
	q_a_46,
	q_b_46,
	q_a_47,
	q_b_47,
	q_a_48,
	q_b_48,
	q_a_49,
	q_b_49,
	q_a_50,
	q_b_50,
	q_a_51,
	q_b_51,
	q_a_52,
	q_b_52,
	q_a_53,
	q_b_53,
	q_a_54,
	q_b_54,
	q_a_55,
	q_b_55,
	q_a_56,
	q_b_56,
	q_a_57,
	q_b_57,
	q_a_58,
	q_b_58,
	q_a_59,
	q_b_59,
	q_a_60,
	q_b_60,
	q_a_61,
	q_b_61,
	q_a_62,
	q_b_62,
	q_a_63,
	q_b_63,
	source0_data_65,
	source0_data_70,
	source0_data_69,
	source0_data_68,
	source0_data_66,
	source0_data_64,
	source0_data_691,
	source0_data_701,
	source0_data_641,
	source0_data_651,
	source0_data_681,
	source0_data_661,
	m0_write,
	m0_write1,
	r_early_rst,
	in_data_reg_0,
	int_nxt_addr_reg_dly_3,
	int_nxt_addr_reg_dly_4,
	int_nxt_addr_reg_dly_5,
	int_nxt_addr_reg_dly_6,
	int_nxt_addr_reg_dly_7,
	int_nxt_addr_reg_dly_8,
	int_nxt_addr_reg_dly_9,
	int_nxt_addr_reg_dly_10,
	int_nxt_addr_reg_dly_11,
	in_data_reg_01,
	int_nxt_addr_reg_dly_31,
	int_nxt_addr_reg_dly_41,
	int_nxt_addr_reg_dly_51,
	int_nxt_addr_reg_dly_61,
	int_nxt_addr_reg_dly_71,
	int_nxt_addr_reg_dly_81,
	int_nxt_addr_reg_dly_91,
	int_nxt_addr_reg_dly_101,
	int_nxt_addr_reg_dly_111,
	in_data_reg_1,
	in_data_reg_11,
	in_data_reg_2,
	in_data_reg_21,
	in_data_reg_3,
	in_data_reg_31,
	in_data_reg_4,
	in_data_reg_41,
	in_data_reg_5,
	in_data_reg_51,
	in_data_reg_6,
	in_data_reg_61,
	in_data_reg_7,
	in_data_reg_71,
	in_data_reg_8,
	in_data_reg_81,
	in_data_reg_9,
	in_data_reg_91,
	in_data_reg_10,
	in_data_reg_101,
	in_data_reg_111,
	in_data_reg_112,
	in_data_reg_12,
	in_data_reg_121,
	in_data_reg_13,
	in_data_reg_131,
	in_data_reg_14,
	in_data_reg_141,
	in_data_reg_15,
	in_data_reg_151,
	in_data_reg_16,
	in_data_reg_161,
	in_data_reg_17,
	in_data_reg_171,
	in_data_reg_18,
	in_data_reg_181,
	in_data_reg_19,
	in_data_reg_191,
	in_data_reg_20,
	in_data_reg_201,
	in_data_reg_211,
	in_data_reg_212,
	in_data_reg_22,
	in_data_reg_221,
	in_data_reg_23,
	in_data_reg_231,
	in_data_reg_24,
	in_data_reg_241,
	in_data_reg_25,
	in_data_reg_251,
	in_data_reg_26,
	in_data_reg_261,
	in_data_reg_27,
	in_data_reg_271,
	in_data_reg_28,
	in_data_reg_281,
	in_data_reg_29,
	in_data_reg_291,
	in_data_reg_30,
	in_data_reg_301,
	in_data_reg_311,
	in_data_reg_312,
	in_data_reg_32,
	in_data_reg_321,
	in_data_reg_33,
	in_data_reg_331,
	in_data_reg_34,
	in_data_reg_341,
	in_data_reg_35,
	in_data_reg_351,
	in_data_reg_36,
	in_data_reg_361,
	in_data_reg_37,
	in_data_reg_371,
	in_data_reg_38,
	in_data_reg_381,
	in_data_reg_39,
	in_data_reg_391,
	in_data_reg_40,
	in_data_reg_401,
	in_data_reg_411,
	in_data_reg_412,
	in_data_reg_42,
	in_data_reg_421,
	in_data_reg_43,
	in_data_reg_431,
	in_data_reg_44,
	in_data_reg_441,
	in_data_reg_45,
	in_data_reg_451,
	in_data_reg_46,
	in_data_reg_461,
	in_data_reg_47,
	in_data_reg_471,
	in_data_reg_48,
	in_data_reg_481,
	in_data_reg_49,
	in_data_reg_491,
	in_data_reg_50,
	in_data_reg_501,
	in_data_reg_511,
	in_data_reg_512,
	in_data_reg_52,
	in_data_reg_521,
	in_data_reg_53,
	in_data_reg_531,
	in_data_reg_54,
	in_data_reg_541,
	in_data_reg_55,
	in_data_reg_551,
	in_data_reg_56,
	in_data_reg_561,
	in_data_reg_57,
	in_data_reg_571,
	in_data_reg_58,
	in_data_reg_581,
	in_data_reg_59,
	in_data_reg_591,
	in_data_reg_60,
	in_data_reg_601,
	in_data_reg_611,
	in_data_reg_612,
	in_data_reg_62,
	in_data_reg_621,
	in_data_reg_63,
	in_data_reg_631,
	source0_data_71,
	source0_data_67,
	source0_data_671,
	source0_data_711,
	clk_clk)/* synthesis synthesis_greybox=0 */;
output 	q_a_0;
output 	q_b_0;
output 	q_a_1;
output 	q_b_1;
output 	q_a_2;
output 	q_b_2;
output 	q_a_3;
output 	q_b_3;
output 	q_a_4;
output 	q_b_4;
output 	q_a_5;
output 	q_b_5;
output 	q_a_6;
output 	q_b_6;
output 	q_a_7;
output 	q_b_7;
output 	q_a_8;
output 	q_b_8;
output 	q_a_9;
output 	q_b_9;
output 	q_a_10;
output 	q_b_10;
output 	q_a_11;
output 	q_b_11;
output 	q_a_12;
output 	q_b_12;
output 	q_a_13;
output 	q_b_13;
output 	q_a_14;
output 	q_b_14;
output 	q_a_15;
output 	q_b_15;
output 	q_a_16;
output 	q_b_16;
output 	q_a_17;
output 	q_b_17;
output 	q_a_18;
output 	q_b_18;
output 	q_a_19;
output 	q_b_19;
output 	q_a_20;
output 	q_b_20;
output 	q_a_21;
output 	q_b_21;
output 	q_a_22;
output 	q_b_22;
output 	q_a_23;
output 	q_b_23;
output 	q_a_24;
output 	q_b_24;
output 	q_a_25;
output 	q_b_25;
output 	q_a_26;
output 	q_b_26;
output 	q_a_27;
output 	q_b_27;
output 	q_a_28;
output 	q_b_28;
output 	q_a_29;
output 	q_b_29;
output 	q_a_30;
output 	q_b_30;
output 	q_a_31;
output 	q_b_31;
output 	q_a_32;
output 	q_b_32;
output 	q_a_33;
output 	q_b_33;
output 	q_a_34;
output 	q_b_34;
output 	q_a_35;
output 	q_b_35;
output 	q_a_36;
output 	q_b_36;
output 	q_a_37;
output 	q_b_37;
output 	q_a_38;
output 	q_b_38;
output 	q_a_39;
output 	q_b_39;
output 	q_a_40;
output 	q_b_40;
output 	q_a_41;
output 	q_b_41;
output 	q_a_42;
output 	q_b_42;
output 	q_a_43;
output 	q_b_43;
output 	q_a_44;
output 	q_b_44;
output 	q_a_45;
output 	q_b_45;
output 	q_a_46;
output 	q_b_46;
output 	q_a_47;
output 	q_b_47;
output 	q_a_48;
output 	q_b_48;
output 	q_a_49;
output 	q_b_49;
output 	q_a_50;
output 	q_b_50;
output 	q_a_51;
output 	q_b_51;
output 	q_a_52;
output 	q_b_52;
output 	q_a_53;
output 	q_b_53;
output 	q_a_54;
output 	q_b_54;
output 	q_a_55;
output 	q_b_55;
output 	q_a_56;
output 	q_b_56;
output 	q_a_57;
output 	q_b_57;
output 	q_a_58;
output 	q_b_58;
output 	q_a_59;
output 	q_b_59;
output 	q_a_60;
output 	q_b_60;
output 	q_a_61;
output 	q_b_61;
output 	q_a_62;
output 	q_b_62;
output 	q_a_63;
output 	q_b_63;
input 	source0_data_65;
input 	source0_data_70;
input 	source0_data_69;
input 	source0_data_68;
input 	source0_data_66;
input 	source0_data_64;
input 	source0_data_691;
input 	source0_data_701;
input 	source0_data_641;
input 	source0_data_651;
input 	source0_data_681;
input 	source0_data_661;
input 	m0_write;
input 	m0_write1;
input 	r_early_rst;
input 	in_data_reg_0;
input 	int_nxt_addr_reg_dly_3;
input 	int_nxt_addr_reg_dly_4;
input 	int_nxt_addr_reg_dly_5;
input 	int_nxt_addr_reg_dly_6;
input 	int_nxt_addr_reg_dly_7;
input 	int_nxt_addr_reg_dly_8;
input 	int_nxt_addr_reg_dly_9;
input 	int_nxt_addr_reg_dly_10;
input 	int_nxt_addr_reg_dly_11;
input 	in_data_reg_01;
input 	int_nxt_addr_reg_dly_31;
input 	int_nxt_addr_reg_dly_41;
input 	int_nxt_addr_reg_dly_51;
input 	int_nxt_addr_reg_dly_61;
input 	int_nxt_addr_reg_dly_71;
input 	int_nxt_addr_reg_dly_81;
input 	int_nxt_addr_reg_dly_91;
input 	int_nxt_addr_reg_dly_101;
input 	int_nxt_addr_reg_dly_111;
input 	in_data_reg_1;
input 	in_data_reg_11;
input 	in_data_reg_2;
input 	in_data_reg_21;
input 	in_data_reg_3;
input 	in_data_reg_31;
input 	in_data_reg_4;
input 	in_data_reg_41;
input 	in_data_reg_5;
input 	in_data_reg_51;
input 	in_data_reg_6;
input 	in_data_reg_61;
input 	in_data_reg_7;
input 	in_data_reg_71;
input 	in_data_reg_8;
input 	in_data_reg_81;
input 	in_data_reg_9;
input 	in_data_reg_91;
input 	in_data_reg_10;
input 	in_data_reg_101;
input 	in_data_reg_111;
input 	in_data_reg_112;
input 	in_data_reg_12;
input 	in_data_reg_121;
input 	in_data_reg_13;
input 	in_data_reg_131;
input 	in_data_reg_14;
input 	in_data_reg_141;
input 	in_data_reg_15;
input 	in_data_reg_151;
input 	in_data_reg_16;
input 	in_data_reg_161;
input 	in_data_reg_17;
input 	in_data_reg_171;
input 	in_data_reg_18;
input 	in_data_reg_181;
input 	in_data_reg_19;
input 	in_data_reg_191;
input 	in_data_reg_20;
input 	in_data_reg_201;
input 	in_data_reg_211;
input 	in_data_reg_212;
input 	in_data_reg_22;
input 	in_data_reg_221;
input 	in_data_reg_23;
input 	in_data_reg_231;
input 	in_data_reg_24;
input 	in_data_reg_241;
input 	in_data_reg_25;
input 	in_data_reg_251;
input 	in_data_reg_26;
input 	in_data_reg_261;
input 	in_data_reg_27;
input 	in_data_reg_271;
input 	in_data_reg_28;
input 	in_data_reg_281;
input 	in_data_reg_29;
input 	in_data_reg_291;
input 	in_data_reg_30;
input 	in_data_reg_301;
input 	in_data_reg_311;
input 	in_data_reg_312;
input 	in_data_reg_32;
input 	in_data_reg_321;
input 	in_data_reg_33;
input 	in_data_reg_331;
input 	in_data_reg_34;
input 	in_data_reg_341;
input 	in_data_reg_35;
input 	in_data_reg_351;
input 	in_data_reg_36;
input 	in_data_reg_361;
input 	in_data_reg_37;
input 	in_data_reg_371;
input 	in_data_reg_38;
input 	in_data_reg_381;
input 	in_data_reg_39;
input 	in_data_reg_391;
input 	in_data_reg_40;
input 	in_data_reg_401;
input 	in_data_reg_411;
input 	in_data_reg_412;
input 	in_data_reg_42;
input 	in_data_reg_421;
input 	in_data_reg_43;
input 	in_data_reg_431;
input 	in_data_reg_44;
input 	in_data_reg_441;
input 	in_data_reg_45;
input 	in_data_reg_451;
input 	in_data_reg_46;
input 	in_data_reg_461;
input 	in_data_reg_47;
input 	in_data_reg_471;
input 	in_data_reg_48;
input 	in_data_reg_481;
input 	in_data_reg_49;
input 	in_data_reg_491;
input 	in_data_reg_50;
input 	in_data_reg_501;
input 	in_data_reg_511;
input 	in_data_reg_512;
input 	in_data_reg_52;
input 	in_data_reg_521;
input 	in_data_reg_53;
input 	in_data_reg_531;
input 	in_data_reg_54;
input 	in_data_reg_541;
input 	in_data_reg_55;
input 	in_data_reg_551;
input 	in_data_reg_56;
input 	in_data_reg_561;
input 	in_data_reg_57;
input 	in_data_reg_571;
input 	in_data_reg_58;
input 	in_data_reg_581;
input 	in_data_reg_59;
input 	in_data_reg_591;
input 	in_data_reg_60;
input 	in_data_reg_601;
input 	in_data_reg_611;
input 	in_data_reg_612;
input 	in_data_reg_62;
input 	in_data_reg_621;
input 	in_data_reg_63;
input 	in_data_reg_631;
input 	source0_data_71;
input 	source0_data_67;
input 	source0_data_671;
input 	source0_data_711;
input 	clk_clk;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
// unknown value (1'bx) is not needed for this tool. Default to 1'b0
assign unknown = 1'b0;



cycloneiv_altsyncram_1 the_altsyncram(
	.q_a({q_a_63,q_a_62,q_a_61,q_a_60,q_a_59,q_a_58,q_a_57,q_a_56,q_a_55,q_a_54,q_a_53,q_a_52,q_a_51,q_a_50,q_a_49,q_a_48,q_a_47,q_a_46,q_a_45,q_a_44,q_a_43,q_a_42,q_a_41,q_a_40,q_a_39,q_a_38,q_a_37,q_a_36,q_a_35,q_a_34,q_a_33,q_a_32,q_a_31,q_a_30,q_a_29,q_a_28,q_a_27,q_a_26,q_a_25,q_a_24,q_a_23,q_a_22,
q_a_21,q_a_20,q_a_19,q_a_18,q_a_17,q_a_16,q_a_15,q_a_14,q_a_13,q_a_12,q_a_11,q_a_10,q_a_9,q_a_8,q_a_7,q_a_6,q_a_5,q_a_4,q_a_3,q_a_2,q_a_1,q_a_0}),
	.q_b({q_b_63,q_b_62,q_b_61,q_b_60,q_b_59,q_b_58,q_b_57,q_b_56,q_b_55,q_b_54,q_b_53,q_b_52,q_b_51,q_b_50,q_b_49,q_b_48,q_b_47,q_b_46,q_b_45,q_b_44,q_b_43,q_b_42,q_b_41,q_b_40,q_b_39,q_b_38,q_b_37,q_b_36,q_b_35,q_b_34,q_b_33,q_b_32,q_b_31,q_b_30,q_b_29,q_b_28,q_b_27,q_b_26,q_b_25,q_b_24,q_b_23,q_b_22,
q_b_21,q_b_20,q_b_19,q_b_18,q_b_17,q_b_16,q_b_15,q_b_14,q_b_13,q_b_12,q_b_11,q_b_10,q_b_9,q_b_8,q_b_7,q_b_6,q_b_5,q_b_4,q_b_3,q_b_2,q_b_1,q_b_0}),
	.byteena_a({source0_data_71,source0_data_70,source0_data_69,source0_data_68,source0_data_67,source0_data_66,source0_data_65,source0_data_64}),
	.byteena_b({source0_data_711,source0_data_701,source0_data_691,source0_data_681,source0_data_671,source0_data_661,source0_data_651,source0_data_641}),
	.wren_a(m0_write),
	.wren_b(m0_write1),
	.clocken0(r_early_rst),
	.data_a({in_data_reg_63,in_data_reg_62,in_data_reg_611,in_data_reg_60,in_data_reg_59,in_data_reg_58,in_data_reg_57,in_data_reg_56,in_data_reg_55,in_data_reg_54,in_data_reg_53,in_data_reg_52,in_data_reg_511,in_data_reg_50,in_data_reg_49,in_data_reg_48,in_data_reg_47,in_data_reg_46,
in_data_reg_45,in_data_reg_44,in_data_reg_43,in_data_reg_42,in_data_reg_411,in_data_reg_40,in_data_reg_39,in_data_reg_38,in_data_reg_37,in_data_reg_36,in_data_reg_35,in_data_reg_34,in_data_reg_33,in_data_reg_32,in_data_reg_311,in_data_reg_30,in_data_reg_29,in_data_reg_28,
in_data_reg_27,in_data_reg_26,in_data_reg_25,in_data_reg_24,in_data_reg_23,in_data_reg_22,in_data_reg_211,in_data_reg_20,in_data_reg_19,in_data_reg_18,in_data_reg_17,in_data_reg_16,in_data_reg_15,in_data_reg_14,in_data_reg_13,in_data_reg_12,in_data_reg_111,in_data_reg_10,
in_data_reg_9,in_data_reg_8,in_data_reg_7,in_data_reg_6,in_data_reg_5,in_data_reg_4,in_data_reg_3,in_data_reg_2,in_data_reg_1,in_data_reg_0}),
	.address_a({int_nxt_addr_reg_dly_11,int_nxt_addr_reg_dly_10,int_nxt_addr_reg_dly_9,int_nxt_addr_reg_dly_8,int_nxt_addr_reg_dly_7,int_nxt_addr_reg_dly_6,int_nxt_addr_reg_dly_5,int_nxt_addr_reg_dly_4,int_nxt_addr_reg_dly_3}),
	.data_b({in_data_reg_631,in_data_reg_621,in_data_reg_612,in_data_reg_601,in_data_reg_591,in_data_reg_581,in_data_reg_571,in_data_reg_561,in_data_reg_551,in_data_reg_541,in_data_reg_531,in_data_reg_521,in_data_reg_512,in_data_reg_501,in_data_reg_491,in_data_reg_481,in_data_reg_471,
in_data_reg_461,in_data_reg_451,in_data_reg_441,in_data_reg_431,in_data_reg_421,in_data_reg_412,in_data_reg_401,in_data_reg_391,in_data_reg_381,in_data_reg_371,in_data_reg_361,in_data_reg_351,in_data_reg_341,in_data_reg_331,in_data_reg_321,in_data_reg_312,in_data_reg_301,
in_data_reg_291,in_data_reg_281,in_data_reg_271,in_data_reg_261,in_data_reg_251,in_data_reg_241,in_data_reg_231,in_data_reg_221,in_data_reg_212,in_data_reg_201,in_data_reg_191,in_data_reg_181,in_data_reg_171,in_data_reg_161,in_data_reg_151,in_data_reg_141,in_data_reg_131,
in_data_reg_121,in_data_reg_112,in_data_reg_101,in_data_reg_91,in_data_reg_81,in_data_reg_71,in_data_reg_61,in_data_reg_51,in_data_reg_41,in_data_reg_31,in_data_reg_21,in_data_reg_11,in_data_reg_01}),
	.address_b({int_nxt_addr_reg_dly_111,int_nxt_addr_reg_dly_101,int_nxt_addr_reg_dly_91,int_nxt_addr_reg_dly_81,int_nxt_addr_reg_dly_71,int_nxt_addr_reg_dly_61,int_nxt_addr_reg_dly_51,int_nxt_addr_reg_dly_41,int_nxt_addr_reg_dly_31}),
	.clock0(clk_clk));

endmodule

module cycloneiv_altsyncram_1 (
	q_a,
	q_b,
	byteena_a,
	byteena_b,
	wren_a,
	wren_b,
	clocken0,
	data_a,
	address_a,
	data_b,
	address_b,
	clock0)/* synthesis synthesis_greybox=0 */;
output 	[63:0] q_a;
output 	[63:0] q_b;
input 	[7:0] byteena_a;
input 	[7:0] byteena_b;
input 	wren_a;
input 	wren_b;
input 	clocken0;
input 	[63:0] data_a;
input 	[8:0] address_a;
input 	[63:0] data_b;
input 	[8:0] address_b;
input 	clock0;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
// unknown value (1'bx) is not needed for this tool. Default to 1'b0
assign unknown = 1'b0;



cycloneiv_altsyncram_mdv1 auto_generated(
	.q_a({q_a[63],q_a[62],q_a[61],q_a[60],q_a[59],q_a[58],q_a[57],q_a[56],q_a[55],q_a[54],q_a[53],q_a[52],q_a[51],q_a[50],q_a[49],q_a[48],q_a[47],q_a[46],q_a[45],q_a[44],q_a[43],q_a[42],q_a[41],q_a[40],q_a[39],q_a[38],q_a[37],q_a[36],q_a[35],q_a[34],q_a[33],q_a[32],q_a[31],q_a[30],q_a[29],q_a[28],q_a[27],q_a[26],q_a[25],q_a[24],q_a[23],q_a[22],q_a[21],q_a[20],q_a[19],q_a[18],q_a[17],q_a[16],q_a[15],q_a[14],q_a[13],q_a[12],q_a[11],q_a[10],q_a[9],q_a[8],q_a[7],q_a[6],q_a[5],q_a[4],q_a[3],q_a[2],q_a[1],q_a[0]}),
	.q_b({q_b[63],q_b[62],q_b[61],q_b[60],q_b[59],q_b[58],q_b[57],q_b[56],q_b[55],q_b[54],q_b[53],q_b[52],q_b[51],q_b[50],q_b[49],q_b[48],q_b[47],q_b[46],q_b[45],q_b[44],q_b[43],q_b[42],q_b[41],q_b[40],q_b[39],q_b[38],q_b[37],q_b[36],q_b[35],q_b[34],q_b[33],q_b[32],q_b[31],q_b[30],q_b[29],q_b[28],q_b[27],q_b[26],q_b[25],q_b[24],q_b[23],q_b[22],q_b[21],q_b[20],q_b[19],q_b[18],q_b[17],q_b[16],q_b[15],q_b[14],q_b[13],q_b[12],q_b[11],q_b[10],q_b[9],q_b[8],q_b[7],q_b[6],q_b[5],q_b[4],q_b[3],q_b[2],q_b[1],q_b[0]}),
	.byteena_a({byteena_a[7],byteena_a[6],byteena_a[5],byteena_a[4],byteena_a[3],byteena_a[2],byteena_a[1],byteena_a[0]}),
	.byteena_b({byteena_b[7],byteena_b[6],byteena_b[5],byteena_b[4],byteena_b[3],byteena_b[2],byteena_b[1],byteena_b[0]}),
	.wren_a(wren_a),
	.wren_b(wren_b),
	.clocken0(clocken0),
	.data_a({data_a[63],data_a[62],data_a[61],data_a[60],data_a[59],data_a[58],data_a[57],data_a[56],data_a[55],data_a[54],data_a[53],data_a[52],data_a[51],data_a[50],data_a[49],data_a[48],data_a[47],data_a[46],data_a[45],data_a[44],data_a[43],data_a[42],data_a[41],data_a[40],data_a[39],data_a[38],data_a[37],data_a[36],data_a[35],data_a[34],data_a[33],data_a[32],data_a[31],data_a[30],data_a[29],data_a[28],data_a[27],data_a[26],data_a[25],data_a[24],data_a[23],data_a[22],
data_a[21],data_a[20],data_a[19],data_a[18],data_a[17],data_a[16],data_a[15],data_a[14],data_a[13],data_a[12],data_a[11],data_a[10],data_a[9],data_a[8],data_a[7],data_a[6],data_a[5],data_a[4],data_a[3],data_a[2],data_a[1],data_a[0]}),
	.address_a({address_a[8],address_a[7],address_a[6],address_a[5],address_a[4],address_a[3],address_a[2],address_a[1],address_a[0]}),
	.data_b({data_b[63],data_b[62],data_b[61],data_b[60],data_b[59],data_b[58],data_b[57],data_b[56],data_b[55],data_b[54],data_b[53],data_b[52],data_b[51],data_b[50],data_b[49],data_b[48],data_b[47],data_b[46],data_b[45],data_b[44],data_b[43],data_b[42],data_b[41],data_b[40],data_b[39],data_b[38],data_b[37],data_b[36],data_b[35],data_b[34],data_b[33],data_b[32],data_b[31],data_b[30],data_b[29],data_b[28],data_b[27],data_b[26],data_b[25],data_b[24],data_b[23],data_b[22],
data_b[21],data_b[20],data_b[19],data_b[18],data_b[17],data_b[16],data_b[15],data_b[14],data_b[13],data_b[12],data_b[11],data_b[10],data_b[9],data_b[8],data_b[7],data_b[6],data_b[5],data_b[4],data_b[3],data_b[2],data_b[1],data_b[0]}),
	.address_b({address_b[8],address_b[7],address_b[6],address_b[5],address_b[4],address_b[3],address_b[2],address_b[1],address_b[0]}),
	.clock0(clock0));

endmodule

module cycloneiv_altsyncram_mdv1 (
	q_a,
	q_b,
	byteena_a,
	byteena_b,
	wren_a,
	wren_b,
	clocken0,
	data_a,
	address_a,
	data_b,
	address_b,
	clock0)/* synthesis synthesis_greybox=0 */;
output 	[63:0] q_a;
output 	[63:0] q_b;
input 	[7:0] byteena_a;
input 	[7:0] byteena_b;
input 	wren_a;
input 	wren_b;
input 	clocken0;
input 	[63:0] data_a;
input 	[8:0] address_a;
input 	[63:0] data_b;
input 	[8:0] address_b;
input 	clock0;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
// unknown value (1'bx) is not needed for this tool. Default to 1'b0
assign unknown = 1'b0;


wire [143:0] ram_block1a0_PORTADATAOUT_bus;
wire [143:0] ram_block1a0_PORTBDATAOUT_bus;
wire [143:0] ram_block1a1_PORTADATAOUT_bus;
wire [143:0] ram_block1a1_PORTBDATAOUT_bus;
wire [143:0] ram_block1a2_PORTADATAOUT_bus;
wire [143:0] ram_block1a2_PORTBDATAOUT_bus;
wire [143:0] ram_block1a3_PORTADATAOUT_bus;
wire [143:0] ram_block1a3_PORTBDATAOUT_bus;
wire [143:0] ram_block1a4_PORTADATAOUT_bus;
wire [143:0] ram_block1a4_PORTBDATAOUT_bus;
wire [143:0] ram_block1a5_PORTADATAOUT_bus;
wire [143:0] ram_block1a5_PORTBDATAOUT_bus;
wire [143:0] ram_block1a6_PORTADATAOUT_bus;
wire [143:0] ram_block1a6_PORTBDATAOUT_bus;
wire [143:0] ram_block1a7_PORTADATAOUT_bus;
wire [143:0] ram_block1a7_PORTBDATAOUT_bus;
wire [143:0] ram_block1a8_PORTADATAOUT_bus;
wire [143:0] ram_block1a8_PORTBDATAOUT_bus;
wire [143:0] ram_block1a9_PORTADATAOUT_bus;
wire [143:0] ram_block1a9_PORTBDATAOUT_bus;
wire [143:0] ram_block1a10_PORTADATAOUT_bus;
wire [143:0] ram_block1a10_PORTBDATAOUT_bus;
wire [143:0] ram_block1a11_PORTADATAOUT_bus;
wire [143:0] ram_block1a11_PORTBDATAOUT_bus;
wire [143:0] ram_block1a12_PORTADATAOUT_bus;
wire [143:0] ram_block1a12_PORTBDATAOUT_bus;
wire [143:0] ram_block1a13_PORTADATAOUT_bus;
wire [143:0] ram_block1a13_PORTBDATAOUT_bus;
wire [143:0] ram_block1a14_PORTADATAOUT_bus;
wire [143:0] ram_block1a14_PORTBDATAOUT_bus;
wire [143:0] ram_block1a15_PORTADATAOUT_bus;
wire [143:0] ram_block1a15_PORTBDATAOUT_bus;
wire [143:0] ram_block1a16_PORTADATAOUT_bus;
wire [143:0] ram_block1a16_PORTBDATAOUT_bus;
wire [143:0] ram_block1a17_PORTADATAOUT_bus;
wire [143:0] ram_block1a17_PORTBDATAOUT_bus;
wire [143:0] ram_block1a18_PORTADATAOUT_bus;
wire [143:0] ram_block1a18_PORTBDATAOUT_bus;
wire [143:0] ram_block1a19_PORTADATAOUT_bus;
wire [143:0] ram_block1a19_PORTBDATAOUT_bus;
wire [143:0] ram_block1a20_PORTADATAOUT_bus;
wire [143:0] ram_block1a20_PORTBDATAOUT_bus;
wire [143:0] ram_block1a21_PORTADATAOUT_bus;
wire [143:0] ram_block1a21_PORTBDATAOUT_bus;
wire [143:0] ram_block1a22_PORTADATAOUT_bus;
wire [143:0] ram_block1a22_PORTBDATAOUT_bus;
wire [143:0] ram_block1a23_PORTADATAOUT_bus;
wire [143:0] ram_block1a23_PORTBDATAOUT_bus;
wire [143:0] ram_block1a24_PORTADATAOUT_bus;
wire [143:0] ram_block1a24_PORTBDATAOUT_bus;
wire [143:0] ram_block1a25_PORTADATAOUT_bus;
wire [143:0] ram_block1a25_PORTBDATAOUT_bus;
wire [143:0] ram_block1a26_PORTADATAOUT_bus;
wire [143:0] ram_block1a26_PORTBDATAOUT_bus;
wire [143:0] ram_block1a27_PORTADATAOUT_bus;
wire [143:0] ram_block1a27_PORTBDATAOUT_bus;
wire [143:0] ram_block1a28_PORTADATAOUT_bus;
wire [143:0] ram_block1a28_PORTBDATAOUT_bus;
wire [143:0] ram_block1a29_PORTADATAOUT_bus;
wire [143:0] ram_block1a29_PORTBDATAOUT_bus;
wire [143:0] ram_block1a30_PORTADATAOUT_bus;
wire [143:0] ram_block1a30_PORTBDATAOUT_bus;
wire [143:0] ram_block1a31_PORTADATAOUT_bus;
wire [143:0] ram_block1a31_PORTBDATAOUT_bus;
wire [143:0] ram_block1a32_PORTADATAOUT_bus;
wire [143:0] ram_block1a32_PORTBDATAOUT_bus;
wire [143:0] ram_block1a33_PORTADATAOUT_bus;
wire [143:0] ram_block1a33_PORTBDATAOUT_bus;
wire [143:0] ram_block1a34_PORTADATAOUT_bus;
wire [143:0] ram_block1a34_PORTBDATAOUT_bus;
wire [143:0] ram_block1a35_PORTADATAOUT_bus;
wire [143:0] ram_block1a35_PORTBDATAOUT_bus;
wire [143:0] ram_block1a36_PORTADATAOUT_bus;
wire [143:0] ram_block1a36_PORTBDATAOUT_bus;
wire [143:0] ram_block1a37_PORTADATAOUT_bus;
wire [143:0] ram_block1a37_PORTBDATAOUT_bus;
wire [143:0] ram_block1a38_PORTADATAOUT_bus;
wire [143:0] ram_block1a38_PORTBDATAOUT_bus;
wire [143:0] ram_block1a39_PORTADATAOUT_bus;
wire [143:0] ram_block1a39_PORTBDATAOUT_bus;
wire [143:0] ram_block1a40_PORTADATAOUT_bus;
wire [143:0] ram_block1a40_PORTBDATAOUT_bus;
wire [143:0] ram_block1a41_PORTADATAOUT_bus;
wire [143:0] ram_block1a41_PORTBDATAOUT_bus;
wire [143:0] ram_block1a42_PORTADATAOUT_bus;
wire [143:0] ram_block1a42_PORTBDATAOUT_bus;
wire [143:0] ram_block1a43_PORTADATAOUT_bus;
wire [143:0] ram_block1a43_PORTBDATAOUT_bus;
wire [143:0] ram_block1a44_PORTADATAOUT_bus;
wire [143:0] ram_block1a44_PORTBDATAOUT_bus;
wire [143:0] ram_block1a45_PORTADATAOUT_bus;
wire [143:0] ram_block1a45_PORTBDATAOUT_bus;
wire [143:0] ram_block1a46_PORTADATAOUT_bus;
wire [143:0] ram_block1a46_PORTBDATAOUT_bus;
wire [143:0] ram_block1a47_PORTADATAOUT_bus;
wire [143:0] ram_block1a47_PORTBDATAOUT_bus;
wire [143:0] ram_block1a48_PORTADATAOUT_bus;
wire [143:0] ram_block1a48_PORTBDATAOUT_bus;
wire [143:0] ram_block1a49_PORTADATAOUT_bus;
wire [143:0] ram_block1a49_PORTBDATAOUT_bus;
wire [143:0] ram_block1a50_PORTADATAOUT_bus;
wire [143:0] ram_block1a50_PORTBDATAOUT_bus;
wire [143:0] ram_block1a51_PORTADATAOUT_bus;
wire [143:0] ram_block1a51_PORTBDATAOUT_bus;
wire [143:0] ram_block1a52_PORTADATAOUT_bus;
wire [143:0] ram_block1a52_PORTBDATAOUT_bus;
wire [143:0] ram_block1a53_PORTADATAOUT_bus;
wire [143:0] ram_block1a53_PORTBDATAOUT_bus;
wire [143:0] ram_block1a54_PORTADATAOUT_bus;
wire [143:0] ram_block1a54_PORTBDATAOUT_bus;
wire [143:0] ram_block1a55_PORTADATAOUT_bus;
wire [143:0] ram_block1a55_PORTBDATAOUT_bus;
wire [143:0] ram_block1a56_PORTADATAOUT_bus;
wire [143:0] ram_block1a56_PORTBDATAOUT_bus;
wire [143:0] ram_block1a57_PORTADATAOUT_bus;
wire [143:0] ram_block1a57_PORTBDATAOUT_bus;
wire [143:0] ram_block1a58_PORTADATAOUT_bus;
wire [143:0] ram_block1a58_PORTBDATAOUT_bus;
wire [143:0] ram_block1a59_PORTADATAOUT_bus;
wire [143:0] ram_block1a59_PORTBDATAOUT_bus;
wire [143:0] ram_block1a60_PORTADATAOUT_bus;
wire [143:0] ram_block1a60_PORTBDATAOUT_bus;
wire [143:0] ram_block1a61_PORTADATAOUT_bus;
wire [143:0] ram_block1a61_PORTBDATAOUT_bus;
wire [143:0] ram_block1a62_PORTADATAOUT_bus;
wire [143:0] ram_block1a62_PORTBDATAOUT_bus;
wire [143:0] ram_block1a63_PORTADATAOUT_bus;
wire [143:0] ram_block1a63_PORTBDATAOUT_bus;

assign q_a[0] = ram_block1a0_PORTADATAOUT_bus[0];

assign q_b[0] = ram_block1a0_PORTBDATAOUT_bus[0];

assign q_a[1] = ram_block1a1_PORTADATAOUT_bus[0];

assign q_b[1] = ram_block1a1_PORTBDATAOUT_bus[0];

assign q_a[2] = ram_block1a2_PORTADATAOUT_bus[0];

assign q_b[2] = ram_block1a2_PORTBDATAOUT_bus[0];

assign q_a[3] = ram_block1a3_PORTADATAOUT_bus[0];

assign q_b[3] = ram_block1a3_PORTBDATAOUT_bus[0];

assign q_a[4] = ram_block1a4_PORTADATAOUT_bus[0];

assign q_b[4] = ram_block1a4_PORTBDATAOUT_bus[0];

assign q_a[5] = ram_block1a5_PORTADATAOUT_bus[0];

assign q_b[5] = ram_block1a5_PORTBDATAOUT_bus[0];

assign q_a[6] = ram_block1a6_PORTADATAOUT_bus[0];

assign q_b[6] = ram_block1a6_PORTBDATAOUT_bus[0];

assign q_a[7] = ram_block1a7_PORTADATAOUT_bus[0];

assign q_b[7] = ram_block1a7_PORTBDATAOUT_bus[0];

assign q_a[8] = ram_block1a8_PORTADATAOUT_bus[0];

assign q_b[8] = ram_block1a8_PORTBDATAOUT_bus[0];

assign q_a[9] = ram_block1a9_PORTADATAOUT_bus[0];

assign q_b[9] = ram_block1a9_PORTBDATAOUT_bus[0];

assign q_a[10] = ram_block1a10_PORTADATAOUT_bus[0];

assign q_b[10] = ram_block1a10_PORTBDATAOUT_bus[0];

assign q_a[11] = ram_block1a11_PORTADATAOUT_bus[0];

assign q_b[11] = ram_block1a11_PORTBDATAOUT_bus[0];

assign q_a[12] = ram_block1a12_PORTADATAOUT_bus[0];

assign q_b[12] = ram_block1a12_PORTBDATAOUT_bus[0];

assign q_a[13] = ram_block1a13_PORTADATAOUT_bus[0];

assign q_b[13] = ram_block1a13_PORTBDATAOUT_bus[0];

assign q_a[14] = ram_block1a14_PORTADATAOUT_bus[0];

assign q_b[14] = ram_block1a14_PORTBDATAOUT_bus[0];

assign q_a[15] = ram_block1a15_PORTADATAOUT_bus[0];

assign q_b[15] = ram_block1a15_PORTBDATAOUT_bus[0];

assign q_a[16] = ram_block1a16_PORTADATAOUT_bus[0];

assign q_b[16] = ram_block1a16_PORTBDATAOUT_bus[0];

assign q_a[17] = ram_block1a17_PORTADATAOUT_bus[0];

assign q_b[17] = ram_block1a17_PORTBDATAOUT_bus[0];

assign q_a[18] = ram_block1a18_PORTADATAOUT_bus[0];

assign q_b[18] = ram_block1a18_PORTBDATAOUT_bus[0];

assign q_a[19] = ram_block1a19_PORTADATAOUT_bus[0];

assign q_b[19] = ram_block1a19_PORTBDATAOUT_bus[0];

assign q_a[20] = ram_block1a20_PORTADATAOUT_bus[0];

assign q_b[20] = ram_block1a20_PORTBDATAOUT_bus[0];

assign q_a[21] = ram_block1a21_PORTADATAOUT_bus[0];

assign q_b[21] = ram_block1a21_PORTBDATAOUT_bus[0];

assign q_a[22] = ram_block1a22_PORTADATAOUT_bus[0];

assign q_b[22] = ram_block1a22_PORTBDATAOUT_bus[0];

assign q_a[23] = ram_block1a23_PORTADATAOUT_bus[0];

assign q_b[23] = ram_block1a23_PORTBDATAOUT_bus[0];

assign q_a[24] = ram_block1a24_PORTADATAOUT_bus[0];

assign q_b[24] = ram_block1a24_PORTBDATAOUT_bus[0];

assign q_a[25] = ram_block1a25_PORTADATAOUT_bus[0];

assign q_b[25] = ram_block1a25_PORTBDATAOUT_bus[0];

assign q_a[26] = ram_block1a26_PORTADATAOUT_bus[0];

assign q_b[26] = ram_block1a26_PORTBDATAOUT_bus[0];

assign q_a[27] = ram_block1a27_PORTADATAOUT_bus[0];

assign q_b[27] = ram_block1a27_PORTBDATAOUT_bus[0];

assign q_a[28] = ram_block1a28_PORTADATAOUT_bus[0];

assign q_b[28] = ram_block1a28_PORTBDATAOUT_bus[0];

assign q_a[29] = ram_block1a29_PORTADATAOUT_bus[0];

assign q_b[29] = ram_block1a29_PORTBDATAOUT_bus[0];

assign q_a[30] = ram_block1a30_PORTADATAOUT_bus[0];

assign q_b[30] = ram_block1a30_PORTBDATAOUT_bus[0];

assign q_a[31] = ram_block1a31_PORTADATAOUT_bus[0];

assign q_b[31] = ram_block1a31_PORTBDATAOUT_bus[0];

assign q_a[32] = ram_block1a32_PORTADATAOUT_bus[0];

assign q_b[32] = ram_block1a32_PORTBDATAOUT_bus[0];

assign q_a[33] = ram_block1a33_PORTADATAOUT_bus[0];

assign q_b[33] = ram_block1a33_PORTBDATAOUT_bus[0];

assign q_a[34] = ram_block1a34_PORTADATAOUT_bus[0];

assign q_b[34] = ram_block1a34_PORTBDATAOUT_bus[0];

assign q_a[35] = ram_block1a35_PORTADATAOUT_bus[0];

assign q_b[35] = ram_block1a35_PORTBDATAOUT_bus[0];

assign q_a[36] = ram_block1a36_PORTADATAOUT_bus[0];

assign q_b[36] = ram_block1a36_PORTBDATAOUT_bus[0];

assign q_a[37] = ram_block1a37_PORTADATAOUT_bus[0];

assign q_b[37] = ram_block1a37_PORTBDATAOUT_bus[0];

assign q_a[38] = ram_block1a38_PORTADATAOUT_bus[0];

assign q_b[38] = ram_block1a38_PORTBDATAOUT_bus[0];

assign q_a[39] = ram_block1a39_PORTADATAOUT_bus[0];

assign q_b[39] = ram_block1a39_PORTBDATAOUT_bus[0];

assign q_a[40] = ram_block1a40_PORTADATAOUT_bus[0];

assign q_b[40] = ram_block1a40_PORTBDATAOUT_bus[0];

assign q_a[41] = ram_block1a41_PORTADATAOUT_bus[0];

assign q_b[41] = ram_block1a41_PORTBDATAOUT_bus[0];

assign q_a[42] = ram_block1a42_PORTADATAOUT_bus[0];

assign q_b[42] = ram_block1a42_PORTBDATAOUT_bus[0];

assign q_a[43] = ram_block1a43_PORTADATAOUT_bus[0];

assign q_b[43] = ram_block1a43_PORTBDATAOUT_bus[0];

assign q_a[44] = ram_block1a44_PORTADATAOUT_bus[0];

assign q_b[44] = ram_block1a44_PORTBDATAOUT_bus[0];

assign q_a[45] = ram_block1a45_PORTADATAOUT_bus[0];

assign q_b[45] = ram_block1a45_PORTBDATAOUT_bus[0];

assign q_a[46] = ram_block1a46_PORTADATAOUT_bus[0];

assign q_b[46] = ram_block1a46_PORTBDATAOUT_bus[0];

assign q_a[47] = ram_block1a47_PORTADATAOUT_bus[0];

assign q_b[47] = ram_block1a47_PORTBDATAOUT_bus[0];

assign q_a[48] = ram_block1a48_PORTADATAOUT_bus[0];

assign q_b[48] = ram_block1a48_PORTBDATAOUT_bus[0];

assign q_a[49] = ram_block1a49_PORTADATAOUT_bus[0];

assign q_b[49] = ram_block1a49_PORTBDATAOUT_bus[0];

assign q_a[50] = ram_block1a50_PORTADATAOUT_bus[0];

assign q_b[50] = ram_block1a50_PORTBDATAOUT_bus[0];

assign q_a[51] = ram_block1a51_PORTADATAOUT_bus[0];

assign q_b[51] = ram_block1a51_PORTBDATAOUT_bus[0];

assign q_a[52] = ram_block1a52_PORTADATAOUT_bus[0];

assign q_b[52] = ram_block1a52_PORTBDATAOUT_bus[0];

assign q_a[53] = ram_block1a53_PORTADATAOUT_bus[0];

assign q_b[53] = ram_block1a53_PORTBDATAOUT_bus[0];

assign q_a[54] = ram_block1a54_PORTADATAOUT_bus[0];

assign q_b[54] = ram_block1a54_PORTBDATAOUT_bus[0];

assign q_a[55] = ram_block1a55_PORTADATAOUT_bus[0];

assign q_b[55] = ram_block1a55_PORTBDATAOUT_bus[0];

assign q_a[56] = ram_block1a56_PORTADATAOUT_bus[0];

assign q_b[56] = ram_block1a56_PORTBDATAOUT_bus[0];

assign q_a[57] = ram_block1a57_PORTADATAOUT_bus[0];

assign q_b[57] = ram_block1a57_PORTBDATAOUT_bus[0];

assign q_a[58] = ram_block1a58_PORTADATAOUT_bus[0];

assign q_b[58] = ram_block1a58_PORTBDATAOUT_bus[0];

assign q_a[59] = ram_block1a59_PORTADATAOUT_bus[0];

assign q_b[59] = ram_block1a59_PORTBDATAOUT_bus[0];

assign q_a[60] = ram_block1a60_PORTADATAOUT_bus[0];

assign q_b[60] = ram_block1a60_PORTBDATAOUT_bus[0];

assign q_a[61] = ram_block1a61_PORTADATAOUT_bus[0];

assign q_b[61] = ram_block1a61_PORTBDATAOUT_bus[0];

assign q_a[62] = ram_block1a62_PORTADATAOUT_bus[0];

assign q_b[62] = ram_block1a62_PORTBDATAOUT_bus[0];

assign q_a[63] = ram_block1a63_PORTADATAOUT_bus[0];

assign q_b[63] = ram_block1a63_PORTBDATAOUT_bus[0];

cycloneive_ram_block ram_block1a0(
	.portawe(wren_a),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(wren_b),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(clock0),
	.clk1(gnd),
	.ena0(!clocken0),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,data_a[0]}),
	.portaaddr({gnd,gnd,gnd,gnd,gnd,gnd,gnd,address_a[8],address_a[7],address_a[6],address_a[5],address_a[4],address_a[3],address_a[2],address_a[1],address_a[0]}),
	.portabyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteena_a[0]}),
	.portbdatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,data_b[0]}),
	.portbaddr({gnd,gnd,gnd,gnd,gnd,gnd,gnd,address_b[8],address_b[7],address_b[6],address_b[5],address_b[4],address_b[3],address_b[2],address_b[1],address_b[0]}),
	.portbbyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteena_b[0]}),
	.portadataout(ram_block1a0_PORTADATAOUT_bus),
	.portbdataout(ram_block1a0_PORTBDATAOUT_bus));
defparam ram_block1a0.clk0_core_clock_enable = "ena0";
defparam ram_block1a0.clk0_input_clock_enable = "ena0";
defparam ram_block1a0.data_interleave_offset_in_bits = 1;
defparam ram_block1a0.data_interleave_width_in_bits = 1;
defparam ram_block1a0.logical_ram_name = "cycloneiv_intel_onchip_ssram_drw:intel_onchip_ssram_drw|altsyncram:the_altsyncram|altsyncram_mdv1:auto_generated|ALTSYNCRAM";
defparam ram_block1a0.mixed_port_feed_through_mode = "dont_care";
defparam ram_block1a0.operation_mode = "bidir_dual_port";
defparam ram_block1a0.port_a_address_clear = "none";
defparam ram_block1a0.port_a_address_width = 9;
defparam ram_block1a0.port_a_byte_enable_mask_width = 1;
defparam ram_block1a0.port_a_byte_size = 1;
defparam ram_block1a0.port_a_data_out_clear = "none";
defparam ram_block1a0.port_a_data_out_clock = "none";
defparam ram_block1a0.port_a_data_width = 1;
defparam ram_block1a0.port_a_first_address = 0;
defparam ram_block1a0.port_a_first_bit_number = 0;
defparam ram_block1a0.port_a_last_address = 511;
defparam ram_block1a0.port_a_logical_ram_depth = 512;
defparam ram_block1a0.port_a_logical_ram_width = 64;
defparam ram_block1a0.port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam ram_block1a0.port_b_address_clear = "none";
defparam ram_block1a0.port_b_address_clock = "clock0";
defparam ram_block1a0.port_b_address_width = 9;
defparam ram_block1a0.port_b_byte_enable_clock = "clock0";
defparam ram_block1a0.port_b_byte_enable_mask_width = 1;
defparam ram_block1a0.port_b_byte_size = 1;
defparam ram_block1a0.port_b_data_in_clock = "clock0";
defparam ram_block1a0.port_b_data_out_clear = "none";
defparam ram_block1a0.port_b_data_out_clock = "none";
defparam ram_block1a0.port_b_data_width = 1;
defparam ram_block1a0.port_b_first_address = 0;
defparam ram_block1a0.port_b_first_bit_number = 0;
defparam ram_block1a0.port_b_last_address = 511;
defparam ram_block1a0.port_b_logical_ram_depth = 512;
defparam ram_block1a0.port_b_logical_ram_width = 64;
defparam ram_block1a0.port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam ram_block1a0.port_b_read_enable_clock = "clock0";
defparam ram_block1a0.port_b_write_enable_clock = "clock0";
defparam ram_block1a0.ram_block_type = "auto";

cycloneive_ram_block ram_block1a1(
	.portawe(wren_a),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(wren_b),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(clock0),
	.clk1(gnd),
	.ena0(!clocken0),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,data_a[1]}),
	.portaaddr({gnd,gnd,gnd,gnd,gnd,gnd,gnd,address_a[8],address_a[7],address_a[6],address_a[5],address_a[4],address_a[3],address_a[2],address_a[1],address_a[0]}),
	.portabyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteena_a[0]}),
	.portbdatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,data_b[1]}),
	.portbaddr({gnd,gnd,gnd,gnd,gnd,gnd,gnd,address_b[8],address_b[7],address_b[6],address_b[5],address_b[4],address_b[3],address_b[2],address_b[1],address_b[0]}),
	.portbbyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteena_b[0]}),
	.portadataout(ram_block1a1_PORTADATAOUT_bus),
	.portbdataout(ram_block1a1_PORTBDATAOUT_bus));
defparam ram_block1a1.clk0_core_clock_enable = "ena0";
defparam ram_block1a1.clk0_input_clock_enable = "ena0";
defparam ram_block1a1.data_interleave_offset_in_bits = 1;
defparam ram_block1a1.data_interleave_width_in_bits = 1;
defparam ram_block1a1.logical_ram_name = "cycloneiv_intel_onchip_ssram_drw:intel_onchip_ssram_drw|altsyncram:the_altsyncram|altsyncram_mdv1:auto_generated|ALTSYNCRAM";
defparam ram_block1a1.mixed_port_feed_through_mode = "dont_care";
defparam ram_block1a1.operation_mode = "bidir_dual_port";
defparam ram_block1a1.port_a_address_clear = "none";
defparam ram_block1a1.port_a_address_width = 9;
defparam ram_block1a1.port_a_byte_enable_mask_width = 1;
defparam ram_block1a1.port_a_byte_size = 1;
defparam ram_block1a1.port_a_data_out_clear = "none";
defparam ram_block1a1.port_a_data_out_clock = "none";
defparam ram_block1a1.port_a_data_width = 1;
defparam ram_block1a1.port_a_first_address = 0;
defparam ram_block1a1.port_a_first_bit_number = 1;
defparam ram_block1a1.port_a_last_address = 511;
defparam ram_block1a1.port_a_logical_ram_depth = 512;
defparam ram_block1a1.port_a_logical_ram_width = 64;
defparam ram_block1a1.port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam ram_block1a1.port_b_address_clear = "none";
defparam ram_block1a1.port_b_address_clock = "clock0";
defparam ram_block1a1.port_b_address_width = 9;
defparam ram_block1a1.port_b_byte_enable_clock = "clock0";
defparam ram_block1a1.port_b_byte_enable_mask_width = 1;
defparam ram_block1a1.port_b_byte_size = 1;
defparam ram_block1a1.port_b_data_in_clock = "clock0";
defparam ram_block1a1.port_b_data_out_clear = "none";
defparam ram_block1a1.port_b_data_out_clock = "none";
defparam ram_block1a1.port_b_data_width = 1;
defparam ram_block1a1.port_b_first_address = 0;
defparam ram_block1a1.port_b_first_bit_number = 1;
defparam ram_block1a1.port_b_last_address = 511;
defparam ram_block1a1.port_b_logical_ram_depth = 512;
defparam ram_block1a1.port_b_logical_ram_width = 64;
defparam ram_block1a1.port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam ram_block1a1.port_b_read_enable_clock = "clock0";
defparam ram_block1a1.port_b_write_enable_clock = "clock0";
defparam ram_block1a1.ram_block_type = "auto";

cycloneive_ram_block ram_block1a2(
	.portawe(wren_a),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(wren_b),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(clock0),
	.clk1(gnd),
	.ena0(!clocken0),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,data_a[2]}),
	.portaaddr({gnd,gnd,gnd,gnd,gnd,gnd,gnd,address_a[8],address_a[7],address_a[6],address_a[5],address_a[4],address_a[3],address_a[2],address_a[1],address_a[0]}),
	.portabyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteena_a[0]}),
	.portbdatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,data_b[2]}),
	.portbaddr({gnd,gnd,gnd,gnd,gnd,gnd,gnd,address_b[8],address_b[7],address_b[6],address_b[5],address_b[4],address_b[3],address_b[2],address_b[1],address_b[0]}),
	.portbbyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteena_b[0]}),
	.portadataout(ram_block1a2_PORTADATAOUT_bus),
	.portbdataout(ram_block1a2_PORTBDATAOUT_bus));
defparam ram_block1a2.clk0_core_clock_enable = "ena0";
defparam ram_block1a2.clk0_input_clock_enable = "ena0";
defparam ram_block1a2.data_interleave_offset_in_bits = 1;
defparam ram_block1a2.data_interleave_width_in_bits = 1;
defparam ram_block1a2.logical_ram_name = "cycloneiv_intel_onchip_ssram_drw:intel_onchip_ssram_drw|altsyncram:the_altsyncram|altsyncram_mdv1:auto_generated|ALTSYNCRAM";
defparam ram_block1a2.mixed_port_feed_through_mode = "dont_care";
defparam ram_block1a2.operation_mode = "bidir_dual_port";
defparam ram_block1a2.port_a_address_clear = "none";
defparam ram_block1a2.port_a_address_width = 9;
defparam ram_block1a2.port_a_byte_enable_mask_width = 1;
defparam ram_block1a2.port_a_byte_size = 1;
defparam ram_block1a2.port_a_data_out_clear = "none";
defparam ram_block1a2.port_a_data_out_clock = "none";
defparam ram_block1a2.port_a_data_width = 1;
defparam ram_block1a2.port_a_first_address = 0;
defparam ram_block1a2.port_a_first_bit_number = 2;
defparam ram_block1a2.port_a_last_address = 511;
defparam ram_block1a2.port_a_logical_ram_depth = 512;
defparam ram_block1a2.port_a_logical_ram_width = 64;
defparam ram_block1a2.port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam ram_block1a2.port_b_address_clear = "none";
defparam ram_block1a2.port_b_address_clock = "clock0";
defparam ram_block1a2.port_b_address_width = 9;
defparam ram_block1a2.port_b_byte_enable_clock = "clock0";
defparam ram_block1a2.port_b_byte_enable_mask_width = 1;
defparam ram_block1a2.port_b_byte_size = 1;
defparam ram_block1a2.port_b_data_in_clock = "clock0";
defparam ram_block1a2.port_b_data_out_clear = "none";
defparam ram_block1a2.port_b_data_out_clock = "none";
defparam ram_block1a2.port_b_data_width = 1;
defparam ram_block1a2.port_b_first_address = 0;
defparam ram_block1a2.port_b_first_bit_number = 2;
defparam ram_block1a2.port_b_last_address = 511;
defparam ram_block1a2.port_b_logical_ram_depth = 512;
defparam ram_block1a2.port_b_logical_ram_width = 64;
defparam ram_block1a2.port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam ram_block1a2.port_b_read_enable_clock = "clock0";
defparam ram_block1a2.port_b_write_enable_clock = "clock0";
defparam ram_block1a2.ram_block_type = "auto";

cycloneive_ram_block ram_block1a3(
	.portawe(wren_a),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(wren_b),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(clock0),
	.clk1(gnd),
	.ena0(!clocken0),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,data_a[3]}),
	.portaaddr({gnd,gnd,gnd,gnd,gnd,gnd,gnd,address_a[8],address_a[7],address_a[6],address_a[5],address_a[4],address_a[3],address_a[2],address_a[1],address_a[0]}),
	.portabyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteena_a[0]}),
	.portbdatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,data_b[3]}),
	.portbaddr({gnd,gnd,gnd,gnd,gnd,gnd,gnd,address_b[8],address_b[7],address_b[6],address_b[5],address_b[4],address_b[3],address_b[2],address_b[1],address_b[0]}),
	.portbbyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteena_b[0]}),
	.portadataout(ram_block1a3_PORTADATAOUT_bus),
	.portbdataout(ram_block1a3_PORTBDATAOUT_bus));
defparam ram_block1a3.clk0_core_clock_enable = "ena0";
defparam ram_block1a3.clk0_input_clock_enable = "ena0";
defparam ram_block1a3.data_interleave_offset_in_bits = 1;
defparam ram_block1a3.data_interleave_width_in_bits = 1;
defparam ram_block1a3.logical_ram_name = "cycloneiv_intel_onchip_ssram_drw:intel_onchip_ssram_drw|altsyncram:the_altsyncram|altsyncram_mdv1:auto_generated|ALTSYNCRAM";
defparam ram_block1a3.mixed_port_feed_through_mode = "dont_care";
defparam ram_block1a3.operation_mode = "bidir_dual_port";
defparam ram_block1a3.port_a_address_clear = "none";
defparam ram_block1a3.port_a_address_width = 9;
defparam ram_block1a3.port_a_byte_enable_mask_width = 1;
defparam ram_block1a3.port_a_byte_size = 1;
defparam ram_block1a3.port_a_data_out_clear = "none";
defparam ram_block1a3.port_a_data_out_clock = "none";
defparam ram_block1a3.port_a_data_width = 1;
defparam ram_block1a3.port_a_first_address = 0;
defparam ram_block1a3.port_a_first_bit_number = 3;
defparam ram_block1a3.port_a_last_address = 511;
defparam ram_block1a3.port_a_logical_ram_depth = 512;
defparam ram_block1a3.port_a_logical_ram_width = 64;
defparam ram_block1a3.port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam ram_block1a3.port_b_address_clear = "none";
defparam ram_block1a3.port_b_address_clock = "clock0";
defparam ram_block1a3.port_b_address_width = 9;
defparam ram_block1a3.port_b_byte_enable_clock = "clock0";
defparam ram_block1a3.port_b_byte_enable_mask_width = 1;
defparam ram_block1a3.port_b_byte_size = 1;
defparam ram_block1a3.port_b_data_in_clock = "clock0";
defparam ram_block1a3.port_b_data_out_clear = "none";
defparam ram_block1a3.port_b_data_out_clock = "none";
defparam ram_block1a3.port_b_data_width = 1;
defparam ram_block1a3.port_b_first_address = 0;
defparam ram_block1a3.port_b_first_bit_number = 3;
defparam ram_block1a3.port_b_last_address = 511;
defparam ram_block1a3.port_b_logical_ram_depth = 512;
defparam ram_block1a3.port_b_logical_ram_width = 64;
defparam ram_block1a3.port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam ram_block1a3.port_b_read_enable_clock = "clock0";
defparam ram_block1a3.port_b_write_enable_clock = "clock0";
defparam ram_block1a3.ram_block_type = "auto";

cycloneive_ram_block ram_block1a4(
	.portawe(wren_a),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(wren_b),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(clock0),
	.clk1(gnd),
	.ena0(!clocken0),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,data_a[4]}),
	.portaaddr({gnd,gnd,gnd,gnd,gnd,gnd,gnd,address_a[8],address_a[7],address_a[6],address_a[5],address_a[4],address_a[3],address_a[2],address_a[1],address_a[0]}),
	.portabyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteena_a[0]}),
	.portbdatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,data_b[4]}),
	.portbaddr({gnd,gnd,gnd,gnd,gnd,gnd,gnd,address_b[8],address_b[7],address_b[6],address_b[5],address_b[4],address_b[3],address_b[2],address_b[1],address_b[0]}),
	.portbbyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteena_b[0]}),
	.portadataout(ram_block1a4_PORTADATAOUT_bus),
	.portbdataout(ram_block1a4_PORTBDATAOUT_bus));
defparam ram_block1a4.clk0_core_clock_enable = "ena0";
defparam ram_block1a4.clk0_input_clock_enable = "ena0";
defparam ram_block1a4.data_interleave_offset_in_bits = 1;
defparam ram_block1a4.data_interleave_width_in_bits = 1;
defparam ram_block1a4.logical_ram_name = "cycloneiv_intel_onchip_ssram_drw:intel_onchip_ssram_drw|altsyncram:the_altsyncram|altsyncram_mdv1:auto_generated|ALTSYNCRAM";
defparam ram_block1a4.mixed_port_feed_through_mode = "dont_care";
defparam ram_block1a4.operation_mode = "bidir_dual_port";
defparam ram_block1a4.port_a_address_clear = "none";
defparam ram_block1a4.port_a_address_width = 9;
defparam ram_block1a4.port_a_byte_enable_mask_width = 1;
defparam ram_block1a4.port_a_byte_size = 1;
defparam ram_block1a4.port_a_data_out_clear = "none";
defparam ram_block1a4.port_a_data_out_clock = "none";
defparam ram_block1a4.port_a_data_width = 1;
defparam ram_block1a4.port_a_first_address = 0;
defparam ram_block1a4.port_a_first_bit_number = 4;
defparam ram_block1a4.port_a_last_address = 511;
defparam ram_block1a4.port_a_logical_ram_depth = 512;
defparam ram_block1a4.port_a_logical_ram_width = 64;
defparam ram_block1a4.port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam ram_block1a4.port_b_address_clear = "none";
defparam ram_block1a4.port_b_address_clock = "clock0";
defparam ram_block1a4.port_b_address_width = 9;
defparam ram_block1a4.port_b_byte_enable_clock = "clock0";
defparam ram_block1a4.port_b_byte_enable_mask_width = 1;
defparam ram_block1a4.port_b_byte_size = 1;
defparam ram_block1a4.port_b_data_in_clock = "clock0";
defparam ram_block1a4.port_b_data_out_clear = "none";
defparam ram_block1a4.port_b_data_out_clock = "none";
defparam ram_block1a4.port_b_data_width = 1;
defparam ram_block1a4.port_b_first_address = 0;
defparam ram_block1a4.port_b_first_bit_number = 4;
defparam ram_block1a4.port_b_last_address = 511;
defparam ram_block1a4.port_b_logical_ram_depth = 512;
defparam ram_block1a4.port_b_logical_ram_width = 64;
defparam ram_block1a4.port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam ram_block1a4.port_b_read_enable_clock = "clock0";
defparam ram_block1a4.port_b_write_enable_clock = "clock0";
defparam ram_block1a4.ram_block_type = "auto";

cycloneive_ram_block ram_block1a5(
	.portawe(wren_a),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(wren_b),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(clock0),
	.clk1(gnd),
	.ena0(!clocken0),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,data_a[5]}),
	.portaaddr({gnd,gnd,gnd,gnd,gnd,gnd,gnd,address_a[8],address_a[7],address_a[6],address_a[5],address_a[4],address_a[3],address_a[2],address_a[1],address_a[0]}),
	.portabyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteena_a[0]}),
	.portbdatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,data_b[5]}),
	.portbaddr({gnd,gnd,gnd,gnd,gnd,gnd,gnd,address_b[8],address_b[7],address_b[6],address_b[5],address_b[4],address_b[3],address_b[2],address_b[1],address_b[0]}),
	.portbbyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteena_b[0]}),
	.portadataout(ram_block1a5_PORTADATAOUT_bus),
	.portbdataout(ram_block1a5_PORTBDATAOUT_bus));
defparam ram_block1a5.clk0_core_clock_enable = "ena0";
defparam ram_block1a5.clk0_input_clock_enable = "ena0";
defparam ram_block1a5.data_interleave_offset_in_bits = 1;
defparam ram_block1a5.data_interleave_width_in_bits = 1;
defparam ram_block1a5.logical_ram_name = "cycloneiv_intel_onchip_ssram_drw:intel_onchip_ssram_drw|altsyncram:the_altsyncram|altsyncram_mdv1:auto_generated|ALTSYNCRAM";
defparam ram_block1a5.mixed_port_feed_through_mode = "dont_care";
defparam ram_block1a5.operation_mode = "bidir_dual_port";
defparam ram_block1a5.port_a_address_clear = "none";
defparam ram_block1a5.port_a_address_width = 9;
defparam ram_block1a5.port_a_byte_enable_mask_width = 1;
defparam ram_block1a5.port_a_byte_size = 1;
defparam ram_block1a5.port_a_data_out_clear = "none";
defparam ram_block1a5.port_a_data_out_clock = "none";
defparam ram_block1a5.port_a_data_width = 1;
defparam ram_block1a5.port_a_first_address = 0;
defparam ram_block1a5.port_a_first_bit_number = 5;
defparam ram_block1a5.port_a_last_address = 511;
defparam ram_block1a5.port_a_logical_ram_depth = 512;
defparam ram_block1a5.port_a_logical_ram_width = 64;
defparam ram_block1a5.port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam ram_block1a5.port_b_address_clear = "none";
defparam ram_block1a5.port_b_address_clock = "clock0";
defparam ram_block1a5.port_b_address_width = 9;
defparam ram_block1a5.port_b_byte_enable_clock = "clock0";
defparam ram_block1a5.port_b_byte_enable_mask_width = 1;
defparam ram_block1a5.port_b_byte_size = 1;
defparam ram_block1a5.port_b_data_in_clock = "clock0";
defparam ram_block1a5.port_b_data_out_clear = "none";
defparam ram_block1a5.port_b_data_out_clock = "none";
defparam ram_block1a5.port_b_data_width = 1;
defparam ram_block1a5.port_b_first_address = 0;
defparam ram_block1a5.port_b_first_bit_number = 5;
defparam ram_block1a5.port_b_last_address = 511;
defparam ram_block1a5.port_b_logical_ram_depth = 512;
defparam ram_block1a5.port_b_logical_ram_width = 64;
defparam ram_block1a5.port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam ram_block1a5.port_b_read_enable_clock = "clock0";
defparam ram_block1a5.port_b_write_enable_clock = "clock0";
defparam ram_block1a5.ram_block_type = "auto";

cycloneive_ram_block ram_block1a6(
	.portawe(wren_a),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(wren_b),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(clock0),
	.clk1(gnd),
	.ena0(!clocken0),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,data_a[6]}),
	.portaaddr({gnd,gnd,gnd,gnd,gnd,gnd,gnd,address_a[8],address_a[7],address_a[6],address_a[5],address_a[4],address_a[3],address_a[2],address_a[1],address_a[0]}),
	.portabyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteena_a[0]}),
	.portbdatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,data_b[6]}),
	.portbaddr({gnd,gnd,gnd,gnd,gnd,gnd,gnd,address_b[8],address_b[7],address_b[6],address_b[5],address_b[4],address_b[3],address_b[2],address_b[1],address_b[0]}),
	.portbbyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteena_b[0]}),
	.portadataout(ram_block1a6_PORTADATAOUT_bus),
	.portbdataout(ram_block1a6_PORTBDATAOUT_bus));
defparam ram_block1a6.clk0_core_clock_enable = "ena0";
defparam ram_block1a6.clk0_input_clock_enable = "ena0";
defparam ram_block1a6.data_interleave_offset_in_bits = 1;
defparam ram_block1a6.data_interleave_width_in_bits = 1;
defparam ram_block1a6.logical_ram_name = "cycloneiv_intel_onchip_ssram_drw:intel_onchip_ssram_drw|altsyncram:the_altsyncram|altsyncram_mdv1:auto_generated|ALTSYNCRAM";
defparam ram_block1a6.mixed_port_feed_through_mode = "dont_care";
defparam ram_block1a6.operation_mode = "bidir_dual_port";
defparam ram_block1a6.port_a_address_clear = "none";
defparam ram_block1a6.port_a_address_width = 9;
defparam ram_block1a6.port_a_byte_enable_mask_width = 1;
defparam ram_block1a6.port_a_byte_size = 1;
defparam ram_block1a6.port_a_data_out_clear = "none";
defparam ram_block1a6.port_a_data_out_clock = "none";
defparam ram_block1a6.port_a_data_width = 1;
defparam ram_block1a6.port_a_first_address = 0;
defparam ram_block1a6.port_a_first_bit_number = 6;
defparam ram_block1a6.port_a_last_address = 511;
defparam ram_block1a6.port_a_logical_ram_depth = 512;
defparam ram_block1a6.port_a_logical_ram_width = 64;
defparam ram_block1a6.port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam ram_block1a6.port_b_address_clear = "none";
defparam ram_block1a6.port_b_address_clock = "clock0";
defparam ram_block1a6.port_b_address_width = 9;
defparam ram_block1a6.port_b_byte_enable_clock = "clock0";
defparam ram_block1a6.port_b_byte_enable_mask_width = 1;
defparam ram_block1a6.port_b_byte_size = 1;
defparam ram_block1a6.port_b_data_in_clock = "clock0";
defparam ram_block1a6.port_b_data_out_clear = "none";
defparam ram_block1a6.port_b_data_out_clock = "none";
defparam ram_block1a6.port_b_data_width = 1;
defparam ram_block1a6.port_b_first_address = 0;
defparam ram_block1a6.port_b_first_bit_number = 6;
defparam ram_block1a6.port_b_last_address = 511;
defparam ram_block1a6.port_b_logical_ram_depth = 512;
defparam ram_block1a6.port_b_logical_ram_width = 64;
defparam ram_block1a6.port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam ram_block1a6.port_b_read_enable_clock = "clock0";
defparam ram_block1a6.port_b_write_enable_clock = "clock0";
defparam ram_block1a6.ram_block_type = "auto";

cycloneive_ram_block ram_block1a7(
	.portawe(wren_a),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(wren_b),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(clock0),
	.clk1(gnd),
	.ena0(!clocken0),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,data_a[7]}),
	.portaaddr({gnd,gnd,gnd,gnd,gnd,gnd,gnd,address_a[8],address_a[7],address_a[6],address_a[5],address_a[4],address_a[3],address_a[2],address_a[1],address_a[0]}),
	.portabyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteena_a[0]}),
	.portbdatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,data_b[7]}),
	.portbaddr({gnd,gnd,gnd,gnd,gnd,gnd,gnd,address_b[8],address_b[7],address_b[6],address_b[5],address_b[4],address_b[3],address_b[2],address_b[1],address_b[0]}),
	.portbbyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteena_b[0]}),
	.portadataout(ram_block1a7_PORTADATAOUT_bus),
	.portbdataout(ram_block1a7_PORTBDATAOUT_bus));
defparam ram_block1a7.clk0_core_clock_enable = "ena0";
defparam ram_block1a7.clk0_input_clock_enable = "ena0";
defparam ram_block1a7.data_interleave_offset_in_bits = 1;
defparam ram_block1a7.data_interleave_width_in_bits = 1;
defparam ram_block1a7.logical_ram_name = "cycloneiv_intel_onchip_ssram_drw:intel_onchip_ssram_drw|altsyncram:the_altsyncram|altsyncram_mdv1:auto_generated|ALTSYNCRAM";
defparam ram_block1a7.mixed_port_feed_through_mode = "dont_care";
defparam ram_block1a7.operation_mode = "bidir_dual_port";
defparam ram_block1a7.port_a_address_clear = "none";
defparam ram_block1a7.port_a_address_width = 9;
defparam ram_block1a7.port_a_byte_enable_mask_width = 1;
defparam ram_block1a7.port_a_byte_size = 1;
defparam ram_block1a7.port_a_data_out_clear = "none";
defparam ram_block1a7.port_a_data_out_clock = "none";
defparam ram_block1a7.port_a_data_width = 1;
defparam ram_block1a7.port_a_first_address = 0;
defparam ram_block1a7.port_a_first_bit_number = 7;
defparam ram_block1a7.port_a_last_address = 511;
defparam ram_block1a7.port_a_logical_ram_depth = 512;
defparam ram_block1a7.port_a_logical_ram_width = 64;
defparam ram_block1a7.port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam ram_block1a7.port_b_address_clear = "none";
defparam ram_block1a7.port_b_address_clock = "clock0";
defparam ram_block1a7.port_b_address_width = 9;
defparam ram_block1a7.port_b_byte_enable_clock = "clock0";
defparam ram_block1a7.port_b_byte_enable_mask_width = 1;
defparam ram_block1a7.port_b_byte_size = 1;
defparam ram_block1a7.port_b_data_in_clock = "clock0";
defparam ram_block1a7.port_b_data_out_clear = "none";
defparam ram_block1a7.port_b_data_out_clock = "none";
defparam ram_block1a7.port_b_data_width = 1;
defparam ram_block1a7.port_b_first_address = 0;
defparam ram_block1a7.port_b_first_bit_number = 7;
defparam ram_block1a7.port_b_last_address = 511;
defparam ram_block1a7.port_b_logical_ram_depth = 512;
defparam ram_block1a7.port_b_logical_ram_width = 64;
defparam ram_block1a7.port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam ram_block1a7.port_b_read_enable_clock = "clock0";
defparam ram_block1a7.port_b_write_enable_clock = "clock0";
defparam ram_block1a7.ram_block_type = "auto";

cycloneive_ram_block ram_block1a8(
	.portawe(wren_a),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(wren_b),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(clock0),
	.clk1(gnd),
	.ena0(!clocken0),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,data_a[8]}),
	.portaaddr({gnd,gnd,gnd,gnd,gnd,gnd,gnd,address_a[8],address_a[7],address_a[6],address_a[5],address_a[4],address_a[3],address_a[2],address_a[1],address_a[0]}),
	.portabyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteena_a[1]}),
	.portbdatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,data_b[8]}),
	.portbaddr({gnd,gnd,gnd,gnd,gnd,gnd,gnd,address_b[8],address_b[7],address_b[6],address_b[5],address_b[4],address_b[3],address_b[2],address_b[1],address_b[0]}),
	.portbbyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteena_b[1]}),
	.portadataout(ram_block1a8_PORTADATAOUT_bus),
	.portbdataout(ram_block1a8_PORTBDATAOUT_bus));
defparam ram_block1a8.clk0_core_clock_enable = "ena0";
defparam ram_block1a8.clk0_input_clock_enable = "ena0";
defparam ram_block1a8.data_interleave_offset_in_bits = 1;
defparam ram_block1a8.data_interleave_width_in_bits = 1;
defparam ram_block1a8.logical_ram_name = "cycloneiv_intel_onchip_ssram_drw:intel_onchip_ssram_drw|altsyncram:the_altsyncram|altsyncram_mdv1:auto_generated|ALTSYNCRAM";
defparam ram_block1a8.mixed_port_feed_through_mode = "dont_care";
defparam ram_block1a8.operation_mode = "bidir_dual_port";
defparam ram_block1a8.port_a_address_clear = "none";
defparam ram_block1a8.port_a_address_width = 9;
defparam ram_block1a8.port_a_byte_enable_mask_width = 1;
defparam ram_block1a8.port_a_byte_size = 1;
defparam ram_block1a8.port_a_data_out_clear = "none";
defparam ram_block1a8.port_a_data_out_clock = "none";
defparam ram_block1a8.port_a_data_width = 1;
defparam ram_block1a8.port_a_first_address = 0;
defparam ram_block1a8.port_a_first_bit_number = 8;
defparam ram_block1a8.port_a_last_address = 511;
defparam ram_block1a8.port_a_logical_ram_depth = 512;
defparam ram_block1a8.port_a_logical_ram_width = 64;
defparam ram_block1a8.port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam ram_block1a8.port_b_address_clear = "none";
defparam ram_block1a8.port_b_address_clock = "clock0";
defparam ram_block1a8.port_b_address_width = 9;
defparam ram_block1a8.port_b_byte_enable_clock = "clock0";
defparam ram_block1a8.port_b_byte_enable_mask_width = 1;
defparam ram_block1a8.port_b_byte_size = 1;
defparam ram_block1a8.port_b_data_in_clock = "clock0";
defparam ram_block1a8.port_b_data_out_clear = "none";
defparam ram_block1a8.port_b_data_out_clock = "none";
defparam ram_block1a8.port_b_data_width = 1;
defparam ram_block1a8.port_b_first_address = 0;
defparam ram_block1a8.port_b_first_bit_number = 8;
defparam ram_block1a8.port_b_last_address = 511;
defparam ram_block1a8.port_b_logical_ram_depth = 512;
defparam ram_block1a8.port_b_logical_ram_width = 64;
defparam ram_block1a8.port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam ram_block1a8.port_b_read_enable_clock = "clock0";
defparam ram_block1a8.port_b_write_enable_clock = "clock0";
defparam ram_block1a8.ram_block_type = "auto";

cycloneive_ram_block ram_block1a9(
	.portawe(wren_a),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(wren_b),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(clock0),
	.clk1(gnd),
	.ena0(!clocken0),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,data_a[9]}),
	.portaaddr({gnd,gnd,gnd,gnd,gnd,gnd,gnd,address_a[8],address_a[7],address_a[6],address_a[5],address_a[4],address_a[3],address_a[2],address_a[1],address_a[0]}),
	.portabyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteena_a[1]}),
	.portbdatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,data_b[9]}),
	.portbaddr({gnd,gnd,gnd,gnd,gnd,gnd,gnd,address_b[8],address_b[7],address_b[6],address_b[5],address_b[4],address_b[3],address_b[2],address_b[1],address_b[0]}),
	.portbbyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteena_b[1]}),
	.portadataout(ram_block1a9_PORTADATAOUT_bus),
	.portbdataout(ram_block1a9_PORTBDATAOUT_bus));
defparam ram_block1a9.clk0_core_clock_enable = "ena0";
defparam ram_block1a9.clk0_input_clock_enable = "ena0";
defparam ram_block1a9.data_interleave_offset_in_bits = 1;
defparam ram_block1a9.data_interleave_width_in_bits = 1;
defparam ram_block1a9.logical_ram_name = "cycloneiv_intel_onchip_ssram_drw:intel_onchip_ssram_drw|altsyncram:the_altsyncram|altsyncram_mdv1:auto_generated|ALTSYNCRAM";
defparam ram_block1a9.mixed_port_feed_through_mode = "dont_care";
defparam ram_block1a9.operation_mode = "bidir_dual_port";
defparam ram_block1a9.port_a_address_clear = "none";
defparam ram_block1a9.port_a_address_width = 9;
defparam ram_block1a9.port_a_byte_enable_mask_width = 1;
defparam ram_block1a9.port_a_byte_size = 1;
defparam ram_block1a9.port_a_data_out_clear = "none";
defparam ram_block1a9.port_a_data_out_clock = "none";
defparam ram_block1a9.port_a_data_width = 1;
defparam ram_block1a9.port_a_first_address = 0;
defparam ram_block1a9.port_a_first_bit_number = 9;
defparam ram_block1a9.port_a_last_address = 511;
defparam ram_block1a9.port_a_logical_ram_depth = 512;
defparam ram_block1a9.port_a_logical_ram_width = 64;
defparam ram_block1a9.port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam ram_block1a9.port_b_address_clear = "none";
defparam ram_block1a9.port_b_address_clock = "clock0";
defparam ram_block1a9.port_b_address_width = 9;
defparam ram_block1a9.port_b_byte_enable_clock = "clock0";
defparam ram_block1a9.port_b_byte_enable_mask_width = 1;
defparam ram_block1a9.port_b_byte_size = 1;
defparam ram_block1a9.port_b_data_in_clock = "clock0";
defparam ram_block1a9.port_b_data_out_clear = "none";
defparam ram_block1a9.port_b_data_out_clock = "none";
defparam ram_block1a9.port_b_data_width = 1;
defparam ram_block1a9.port_b_first_address = 0;
defparam ram_block1a9.port_b_first_bit_number = 9;
defparam ram_block1a9.port_b_last_address = 511;
defparam ram_block1a9.port_b_logical_ram_depth = 512;
defparam ram_block1a9.port_b_logical_ram_width = 64;
defparam ram_block1a9.port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam ram_block1a9.port_b_read_enable_clock = "clock0";
defparam ram_block1a9.port_b_write_enable_clock = "clock0";
defparam ram_block1a9.ram_block_type = "auto";

cycloneive_ram_block ram_block1a10(
	.portawe(wren_a),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(wren_b),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(clock0),
	.clk1(gnd),
	.ena0(!clocken0),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,data_a[10]}),
	.portaaddr({gnd,gnd,gnd,gnd,gnd,gnd,gnd,address_a[8],address_a[7],address_a[6],address_a[5],address_a[4],address_a[3],address_a[2],address_a[1],address_a[0]}),
	.portabyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteena_a[1]}),
	.portbdatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,data_b[10]}),
	.portbaddr({gnd,gnd,gnd,gnd,gnd,gnd,gnd,address_b[8],address_b[7],address_b[6],address_b[5],address_b[4],address_b[3],address_b[2],address_b[1],address_b[0]}),
	.portbbyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteena_b[1]}),
	.portadataout(ram_block1a10_PORTADATAOUT_bus),
	.portbdataout(ram_block1a10_PORTBDATAOUT_bus));
defparam ram_block1a10.clk0_core_clock_enable = "ena0";
defparam ram_block1a10.clk0_input_clock_enable = "ena0";
defparam ram_block1a10.data_interleave_offset_in_bits = 1;
defparam ram_block1a10.data_interleave_width_in_bits = 1;
defparam ram_block1a10.logical_ram_name = "cycloneiv_intel_onchip_ssram_drw:intel_onchip_ssram_drw|altsyncram:the_altsyncram|altsyncram_mdv1:auto_generated|ALTSYNCRAM";
defparam ram_block1a10.mixed_port_feed_through_mode = "dont_care";
defparam ram_block1a10.operation_mode = "bidir_dual_port";
defparam ram_block1a10.port_a_address_clear = "none";
defparam ram_block1a10.port_a_address_width = 9;
defparam ram_block1a10.port_a_byte_enable_mask_width = 1;
defparam ram_block1a10.port_a_byte_size = 1;
defparam ram_block1a10.port_a_data_out_clear = "none";
defparam ram_block1a10.port_a_data_out_clock = "none";
defparam ram_block1a10.port_a_data_width = 1;
defparam ram_block1a10.port_a_first_address = 0;
defparam ram_block1a10.port_a_first_bit_number = 10;
defparam ram_block1a10.port_a_last_address = 511;
defparam ram_block1a10.port_a_logical_ram_depth = 512;
defparam ram_block1a10.port_a_logical_ram_width = 64;
defparam ram_block1a10.port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam ram_block1a10.port_b_address_clear = "none";
defparam ram_block1a10.port_b_address_clock = "clock0";
defparam ram_block1a10.port_b_address_width = 9;
defparam ram_block1a10.port_b_byte_enable_clock = "clock0";
defparam ram_block1a10.port_b_byte_enable_mask_width = 1;
defparam ram_block1a10.port_b_byte_size = 1;
defparam ram_block1a10.port_b_data_in_clock = "clock0";
defparam ram_block1a10.port_b_data_out_clear = "none";
defparam ram_block1a10.port_b_data_out_clock = "none";
defparam ram_block1a10.port_b_data_width = 1;
defparam ram_block1a10.port_b_first_address = 0;
defparam ram_block1a10.port_b_first_bit_number = 10;
defparam ram_block1a10.port_b_last_address = 511;
defparam ram_block1a10.port_b_logical_ram_depth = 512;
defparam ram_block1a10.port_b_logical_ram_width = 64;
defparam ram_block1a10.port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam ram_block1a10.port_b_read_enable_clock = "clock0";
defparam ram_block1a10.port_b_write_enable_clock = "clock0";
defparam ram_block1a10.ram_block_type = "auto";

cycloneive_ram_block ram_block1a11(
	.portawe(wren_a),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(wren_b),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(clock0),
	.clk1(gnd),
	.ena0(!clocken0),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,data_a[11]}),
	.portaaddr({gnd,gnd,gnd,gnd,gnd,gnd,gnd,address_a[8],address_a[7],address_a[6],address_a[5],address_a[4],address_a[3],address_a[2],address_a[1],address_a[0]}),
	.portabyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteena_a[1]}),
	.portbdatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,data_b[11]}),
	.portbaddr({gnd,gnd,gnd,gnd,gnd,gnd,gnd,address_b[8],address_b[7],address_b[6],address_b[5],address_b[4],address_b[3],address_b[2],address_b[1],address_b[0]}),
	.portbbyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteena_b[1]}),
	.portadataout(ram_block1a11_PORTADATAOUT_bus),
	.portbdataout(ram_block1a11_PORTBDATAOUT_bus));
defparam ram_block1a11.clk0_core_clock_enable = "ena0";
defparam ram_block1a11.clk0_input_clock_enable = "ena0";
defparam ram_block1a11.data_interleave_offset_in_bits = 1;
defparam ram_block1a11.data_interleave_width_in_bits = 1;
defparam ram_block1a11.logical_ram_name = "cycloneiv_intel_onchip_ssram_drw:intel_onchip_ssram_drw|altsyncram:the_altsyncram|altsyncram_mdv1:auto_generated|ALTSYNCRAM";
defparam ram_block1a11.mixed_port_feed_through_mode = "dont_care";
defparam ram_block1a11.operation_mode = "bidir_dual_port";
defparam ram_block1a11.port_a_address_clear = "none";
defparam ram_block1a11.port_a_address_width = 9;
defparam ram_block1a11.port_a_byte_enable_mask_width = 1;
defparam ram_block1a11.port_a_byte_size = 1;
defparam ram_block1a11.port_a_data_out_clear = "none";
defparam ram_block1a11.port_a_data_out_clock = "none";
defparam ram_block1a11.port_a_data_width = 1;
defparam ram_block1a11.port_a_first_address = 0;
defparam ram_block1a11.port_a_first_bit_number = 11;
defparam ram_block1a11.port_a_last_address = 511;
defparam ram_block1a11.port_a_logical_ram_depth = 512;
defparam ram_block1a11.port_a_logical_ram_width = 64;
defparam ram_block1a11.port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam ram_block1a11.port_b_address_clear = "none";
defparam ram_block1a11.port_b_address_clock = "clock0";
defparam ram_block1a11.port_b_address_width = 9;
defparam ram_block1a11.port_b_byte_enable_clock = "clock0";
defparam ram_block1a11.port_b_byte_enable_mask_width = 1;
defparam ram_block1a11.port_b_byte_size = 1;
defparam ram_block1a11.port_b_data_in_clock = "clock0";
defparam ram_block1a11.port_b_data_out_clear = "none";
defparam ram_block1a11.port_b_data_out_clock = "none";
defparam ram_block1a11.port_b_data_width = 1;
defparam ram_block1a11.port_b_first_address = 0;
defparam ram_block1a11.port_b_first_bit_number = 11;
defparam ram_block1a11.port_b_last_address = 511;
defparam ram_block1a11.port_b_logical_ram_depth = 512;
defparam ram_block1a11.port_b_logical_ram_width = 64;
defparam ram_block1a11.port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam ram_block1a11.port_b_read_enable_clock = "clock0";
defparam ram_block1a11.port_b_write_enable_clock = "clock0";
defparam ram_block1a11.ram_block_type = "auto";

cycloneive_ram_block ram_block1a12(
	.portawe(wren_a),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(wren_b),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(clock0),
	.clk1(gnd),
	.ena0(!clocken0),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,data_a[12]}),
	.portaaddr({gnd,gnd,gnd,gnd,gnd,gnd,gnd,address_a[8],address_a[7],address_a[6],address_a[5],address_a[4],address_a[3],address_a[2],address_a[1],address_a[0]}),
	.portabyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteena_a[1]}),
	.portbdatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,data_b[12]}),
	.portbaddr({gnd,gnd,gnd,gnd,gnd,gnd,gnd,address_b[8],address_b[7],address_b[6],address_b[5],address_b[4],address_b[3],address_b[2],address_b[1],address_b[0]}),
	.portbbyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteena_b[1]}),
	.portadataout(ram_block1a12_PORTADATAOUT_bus),
	.portbdataout(ram_block1a12_PORTBDATAOUT_bus));
defparam ram_block1a12.clk0_core_clock_enable = "ena0";
defparam ram_block1a12.clk0_input_clock_enable = "ena0";
defparam ram_block1a12.data_interleave_offset_in_bits = 1;
defparam ram_block1a12.data_interleave_width_in_bits = 1;
defparam ram_block1a12.logical_ram_name = "cycloneiv_intel_onchip_ssram_drw:intel_onchip_ssram_drw|altsyncram:the_altsyncram|altsyncram_mdv1:auto_generated|ALTSYNCRAM";
defparam ram_block1a12.mixed_port_feed_through_mode = "dont_care";
defparam ram_block1a12.operation_mode = "bidir_dual_port";
defparam ram_block1a12.port_a_address_clear = "none";
defparam ram_block1a12.port_a_address_width = 9;
defparam ram_block1a12.port_a_byte_enable_mask_width = 1;
defparam ram_block1a12.port_a_byte_size = 1;
defparam ram_block1a12.port_a_data_out_clear = "none";
defparam ram_block1a12.port_a_data_out_clock = "none";
defparam ram_block1a12.port_a_data_width = 1;
defparam ram_block1a12.port_a_first_address = 0;
defparam ram_block1a12.port_a_first_bit_number = 12;
defparam ram_block1a12.port_a_last_address = 511;
defparam ram_block1a12.port_a_logical_ram_depth = 512;
defparam ram_block1a12.port_a_logical_ram_width = 64;
defparam ram_block1a12.port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam ram_block1a12.port_b_address_clear = "none";
defparam ram_block1a12.port_b_address_clock = "clock0";
defparam ram_block1a12.port_b_address_width = 9;
defparam ram_block1a12.port_b_byte_enable_clock = "clock0";
defparam ram_block1a12.port_b_byte_enable_mask_width = 1;
defparam ram_block1a12.port_b_byte_size = 1;
defparam ram_block1a12.port_b_data_in_clock = "clock0";
defparam ram_block1a12.port_b_data_out_clear = "none";
defparam ram_block1a12.port_b_data_out_clock = "none";
defparam ram_block1a12.port_b_data_width = 1;
defparam ram_block1a12.port_b_first_address = 0;
defparam ram_block1a12.port_b_first_bit_number = 12;
defparam ram_block1a12.port_b_last_address = 511;
defparam ram_block1a12.port_b_logical_ram_depth = 512;
defparam ram_block1a12.port_b_logical_ram_width = 64;
defparam ram_block1a12.port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam ram_block1a12.port_b_read_enable_clock = "clock0";
defparam ram_block1a12.port_b_write_enable_clock = "clock0";
defparam ram_block1a12.ram_block_type = "auto";

cycloneive_ram_block ram_block1a13(
	.portawe(wren_a),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(wren_b),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(clock0),
	.clk1(gnd),
	.ena0(!clocken0),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,data_a[13]}),
	.portaaddr({gnd,gnd,gnd,gnd,gnd,gnd,gnd,address_a[8],address_a[7],address_a[6],address_a[5],address_a[4],address_a[3],address_a[2],address_a[1],address_a[0]}),
	.portabyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteena_a[1]}),
	.portbdatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,data_b[13]}),
	.portbaddr({gnd,gnd,gnd,gnd,gnd,gnd,gnd,address_b[8],address_b[7],address_b[6],address_b[5],address_b[4],address_b[3],address_b[2],address_b[1],address_b[0]}),
	.portbbyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteena_b[1]}),
	.portadataout(ram_block1a13_PORTADATAOUT_bus),
	.portbdataout(ram_block1a13_PORTBDATAOUT_bus));
defparam ram_block1a13.clk0_core_clock_enable = "ena0";
defparam ram_block1a13.clk0_input_clock_enable = "ena0";
defparam ram_block1a13.data_interleave_offset_in_bits = 1;
defparam ram_block1a13.data_interleave_width_in_bits = 1;
defparam ram_block1a13.logical_ram_name = "cycloneiv_intel_onchip_ssram_drw:intel_onchip_ssram_drw|altsyncram:the_altsyncram|altsyncram_mdv1:auto_generated|ALTSYNCRAM";
defparam ram_block1a13.mixed_port_feed_through_mode = "dont_care";
defparam ram_block1a13.operation_mode = "bidir_dual_port";
defparam ram_block1a13.port_a_address_clear = "none";
defparam ram_block1a13.port_a_address_width = 9;
defparam ram_block1a13.port_a_byte_enable_mask_width = 1;
defparam ram_block1a13.port_a_byte_size = 1;
defparam ram_block1a13.port_a_data_out_clear = "none";
defparam ram_block1a13.port_a_data_out_clock = "none";
defparam ram_block1a13.port_a_data_width = 1;
defparam ram_block1a13.port_a_first_address = 0;
defparam ram_block1a13.port_a_first_bit_number = 13;
defparam ram_block1a13.port_a_last_address = 511;
defparam ram_block1a13.port_a_logical_ram_depth = 512;
defparam ram_block1a13.port_a_logical_ram_width = 64;
defparam ram_block1a13.port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam ram_block1a13.port_b_address_clear = "none";
defparam ram_block1a13.port_b_address_clock = "clock0";
defparam ram_block1a13.port_b_address_width = 9;
defparam ram_block1a13.port_b_byte_enable_clock = "clock0";
defparam ram_block1a13.port_b_byte_enable_mask_width = 1;
defparam ram_block1a13.port_b_byte_size = 1;
defparam ram_block1a13.port_b_data_in_clock = "clock0";
defparam ram_block1a13.port_b_data_out_clear = "none";
defparam ram_block1a13.port_b_data_out_clock = "none";
defparam ram_block1a13.port_b_data_width = 1;
defparam ram_block1a13.port_b_first_address = 0;
defparam ram_block1a13.port_b_first_bit_number = 13;
defparam ram_block1a13.port_b_last_address = 511;
defparam ram_block1a13.port_b_logical_ram_depth = 512;
defparam ram_block1a13.port_b_logical_ram_width = 64;
defparam ram_block1a13.port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam ram_block1a13.port_b_read_enable_clock = "clock0";
defparam ram_block1a13.port_b_write_enable_clock = "clock0";
defparam ram_block1a13.ram_block_type = "auto";

cycloneive_ram_block ram_block1a14(
	.portawe(wren_a),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(wren_b),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(clock0),
	.clk1(gnd),
	.ena0(!clocken0),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,data_a[14]}),
	.portaaddr({gnd,gnd,gnd,gnd,gnd,gnd,gnd,address_a[8],address_a[7],address_a[6],address_a[5],address_a[4],address_a[3],address_a[2],address_a[1],address_a[0]}),
	.portabyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteena_a[1]}),
	.portbdatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,data_b[14]}),
	.portbaddr({gnd,gnd,gnd,gnd,gnd,gnd,gnd,address_b[8],address_b[7],address_b[6],address_b[5],address_b[4],address_b[3],address_b[2],address_b[1],address_b[0]}),
	.portbbyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteena_b[1]}),
	.portadataout(ram_block1a14_PORTADATAOUT_bus),
	.portbdataout(ram_block1a14_PORTBDATAOUT_bus));
defparam ram_block1a14.clk0_core_clock_enable = "ena0";
defparam ram_block1a14.clk0_input_clock_enable = "ena0";
defparam ram_block1a14.data_interleave_offset_in_bits = 1;
defparam ram_block1a14.data_interleave_width_in_bits = 1;
defparam ram_block1a14.logical_ram_name = "cycloneiv_intel_onchip_ssram_drw:intel_onchip_ssram_drw|altsyncram:the_altsyncram|altsyncram_mdv1:auto_generated|ALTSYNCRAM";
defparam ram_block1a14.mixed_port_feed_through_mode = "dont_care";
defparam ram_block1a14.operation_mode = "bidir_dual_port";
defparam ram_block1a14.port_a_address_clear = "none";
defparam ram_block1a14.port_a_address_width = 9;
defparam ram_block1a14.port_a_byte_enable_mask_width = 1;
defparam ram_block1a14.port_a_byte_size = 1;
defparam ram_block1a14.port_a_data_out_clear = "none";
defparam ram_block1a14.port_a_data_out_clock = "none";
defparam ram_block1a14.port_a_data_width = 1;
defparam ram_block1a14.port_a_first_address = 0;
defparam ram_block1a14.port_a_first_bit_number = 14;
defparam ram_block1a14.port_a_last_address = 511;
defparam ram_block1a14.port_a_logical_ram_depth = 512;
defparam ram_block1a14.port_a_logical_ram_width = 64;
defparam ram_block1a14.port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam ram_block1a14.port_b_address_clear = "none";
defparam ram_block1a14.port_b_address_clock = "clock0";
defparam ram_block1a14.port_b_address_width = 9;
defparam ram_block1a14.port_b_byte_enable_clock = "clock0";
defparam ram_block1a14.port_b_byte_enable_mask_width = 1;
defparam ram_block1a14.port_b_byte_size = 1;
defparam ram_block1a14.port_b_data_in_clock = "clock0";
defparam ram_block1a14.port_b_data_out_clear = "none";
defparam ram_block1a14.port_b_data_out_clock = "none";
defparam ram_block1a14.port_b_data_width = 1;
defparam ram_block1a14.port_b_first_address = 0;
defparam ram_block1a14.port_b_first_bit_number = 14;
defparam ram_block1a14.port_b_last_address = 511;
defparam ram_block1a14.port_b_logical_ram_depth = 512;
defparam ram_block1a14.port_b_logical_ram_width = 64;
defparam ram_block1a14.port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam ram_block1a14.port_b_read_enable_clock = "clock0";
defparam ram_block1a14.port_b_write_enable_clock = "clock0";
defparam ram_block1a14.ram_block_type = "auto";

cycloneive_ram_block ram_block1a15(
	.portawe(wren_a),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(wren_b),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(clock0),
	.clk1(gnd),
	.ena0(!clocken0),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,data_a[15]}),
	.portaaddr({gnd,gnd,gnd,gnd,gnd,gnd,gnd,address_a[8],address_a[7],address_a[6],address_a[5],address_a[4],address_a[3],address_a[2],address_a[1],address_a[0]}),
	.portabyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteena_a[1]}),
	.portbdatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,data_b[15]}),
	.portbaddr({gnd,gnd,gnd,gnd,gnd,gnd,gnd,address_b[8],address_b[7],address_b[6],address_b[5],address_b[4],address_b[3],address_b[2],address_b[1],address_b[0]}),
	.portbbyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteena_b[1]}),
	.portadataout(ram_block1a15_PORTADATAOUT_bus),
	.portbdataout(ram_block1a15_PORTBDATAOUT_bus));
defparam ram_block1a15.clk0_core_clock_enable = "ena0";
defparam ram_block1a15.clk0_input_clock_enable = "ena0";
defparam ram_block1a15.data_interleave_offset_in_bits = 1;
defparam ram_block1a15.data_interleave_width_in_bits = 1;
defparam ram_block1a15.logical_ram_name = "cycloneiv_intel_onchip_ssram_drw:intel_onchip_ssram_drw|altsyncram:the_altsyncram|altsyncram_mdv1:auto_generated|ALTSYNCRAM";
defparam ram_block1a15.mixed_port_feed_through_mode = "dont_care";
defparam ram_block1a15.operation_mode = "bidir_dual_port";
defparam ram_block1a15.port_a_address_clear = "none";
defparam ram_block1a15.port_a_address_width = 9;
defparam ram_block1a15.port_a_byte_enable_mask_width = 1;
defparam ram_block1a15.port_a_byte_size = 1;
defparam ram_block1a15.port_a_data_out_clear = "none";
defparam ram_block1a15.port_a_data_out_clock = "none";
defparam ram_block1a15.port_a_data_width = 1;
defparam ram_block1a15.port_a_first_address = 0;
defparam ram_block1a15.port_a_first_bit_number = 15;
defparam ram_block1a15.port_a_last_address = 511;
defparam ram_block1a15.port_a_logical_ram_depth = 512;
defparam ram_block1a15.port_a_logical_ram_width = 64;
defparam ram_block1a15.port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam ram_block1a15.port_b_address_clear = "none";
defparam ram_block1a15.port_b_address_clock = "clock0";
defparam ram_block1a15.port_b_address_width = 9;
defparam ram_block1a15.port_b_byte_enable_clock = "clock0";
defparam ram_block1a15.port_b_byte_enable_mask_width = 1;
defparam ram_block1a15.port_b_byte_size = 1;
defparam ram_block1a15.port_b_data_in_clock = "clock0";
defparam ram_block1a15.port_b_data_out_clear = "none";
defparam ram_block1a15.port_b_data_out_clock = "none";
defparam ram_block1a15.port_b_data_width = 1;
defparam ram_block1a15.port_b_first_address = 0;
defparam ram_block1a15.port_b_first_bit_number = 15;
defparam ram_block1a15.port_b_last_address = 511;
defparam ram_block1a15.port_b_logical_ram_depth = 512;
defparam ram_block1a15.port_b_logical_ram_width = 64;
defparam ram_block1a15.port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam ram_block1a15.port_b_read_enable_clock = "clock0";
defparam ram_block1a15.port_b_write_enable_clock = "clock0";
defparam ram_block1a15.ram_block_type = "auto";

cycloneive_ram_block ram_block1a16(
	.portawe(wren_a),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(wren_b),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(clock0),
	.clk1(gnd),
	.ena0(!clocken0),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,data_a[16]}),
	.portaaddr({gnd,gnd,gnd,gnd,gnd,gnd,gnd,address_a[8],address_a[7],address_a[6],address_a[5],address_a[4],address_a[3],address_a[2],address_a[1],address_a[0]}),
	.portabyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteena_a[2]}),
	.portbdatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,data_b[16]}),
	.portbaddr({gnd,gnd,gnd,gnd,gnd,gnd,gnd,address_b[8],address_b[7],address_b[6],address_b[5],address_b[4],address_b[3],address_b[2],address_b[1],address_b[0]}),
	.portbbyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteena_b[2]}),
	.portadataout(ram_block1a16_PORTADATAOUT_bus),
	.portbdataout(ram_block1a16_PORTBDATAOUT_bus));
defparam ram_block1a16.clk0_core_clock_enable = "ena0";
defparam ram_block1a16.clk0_input_clock_enable = "ena0";
defparam ram_block1a16.data_interleave_offset_in_bits = 1;
defparam ram_block1a16.data_interleave_width_in_bits = 1;
defparam ram_block1a16.logical_ram_name = "cycloneiv_intel_onchip_ssram_drw:intel_onchip_ssram_drw|altsyncram:the_altsyncram|altsyncram_mdv1:auto_generated|ALTSYNCRAM";
defparam ram_block1a16.mixed_port_feed_through_mode = "dont_care";
defparam ram_block1a16.operation_mode = "bidir_dual_port";
defparam ram_block1a16.port_a_address_clear = "none";
defparam ram_block1a16.port_a_address_width = 9;
defparam ram_block1a16.port_a_byte_enable_mask_width = 1;
defparam ram_block1a16.port_a_byte_size = 1;
defparam ram_block1a16.port_a_data_out_clear = "none";
defparam ram_block1a16.port_a_data_out_clock = "none";
defparam ram_block1a16.port_a_data_width = 1;
defparam ram_block1a16.port_a_first_address = 0;
defparam ram_block1a16.port_a_first_bit_number = 16;
defparam ram_block1a16.port_a_last_address = 511;
defparam ram_block1a16.port_a_logical_ram_depth = 512;
defparam ram_block1a16.port_a_logical_ram_width = 64;
defparam ram_block1a16.port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam ram_block1a16.port_b_address_clear = "none";
defparam ram_block1a16.port_b_address_clock = "clock0";
defparam ram_block1a16.port_b_address_width = 9;
defparam ram_block1a16.port_b_byte_enable_clock = "clock0";
defparam ram_block1a16.port_b_byte_enable_mask_width = 1;
defparam ram_block1a16.port_b_byte_size = 1;
defparam ram_block1a16.port_b_data_in_clock = "clock0";
defparam ram_block1a16.port_b_data_out_clear = "none";
defparam ram_block1a16.port_b_data_out_clock = "none";
defparam ram_block1a16.port_b_data_width = 1;
defparam ram_block1a16.port_b_first_address = 0;
defparam ram_block1a16.port_b_first_bit_number = 16;
defparam ram_block1a16.port_b_last_address = 511;
defparam ram_block1a16.port_b_logical_ram_depth = 512;
defparam ram_block1a16.port_b_logical_ram_width = 64;
defparam ram_block1a16.port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam ram_block1a16.port_b_read_enable_clock = "clock0";
defparam ram_block1a16.port_b_write_enable_clock = "clock0";
defparam ram_block1a16.ram_block_type = "auto";

cycloneive_ram_block ram_block1a17(
	.portawe(wren_a),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(wren_b),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(clock0),
	.clk1(gnd),
	.ena0(!clocken0),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,data_a[17]}),
	.portaaddr({gnd,gnd,gnd,gnd,gnd,gnd,gnd,address_a[8],address_a[7],address_a[6],address_a[5],address_a[4],address_a[3],address_a[2],address_a[1],address_a[0]}),
	.portabyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteena_a[2]}),
	.portbdatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,data_b[17]}),
	.portbaddr({gnd,gnd,gnd,gnd,gnd,gnd,gnd,address_b[8],address_b[7],address_b[6],address_b[5],address_b[4],address_b[3],address_b[2],address_b[1],address_b[0]}),
	.portbbyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteena_b[2]}),
	.portadataout(ram_block1a17_PORTADATAOUT_bus),
	.portbdataout(ram_block1a17_PORTBDATAOUT_bus));
defparam ram_block1a17.clk0_core_clock_enable = "ena0";
defparam ram_block1a17.clk0_input_clock_enable = "ena0";
defparam ram_block1a17.data_interleave_offset_in_bits = 1;
defparam ram_block1a17.data_interleave_width_in_bits = 1;
defparam ram_block1a17.logical_ram_name = "cycloneiv_intel_onchip_ssram_drw:intel_onchip_ssram_drw|altsyncram:the_altsyncram|altsyncram_mdv1:auto_generated|ALTSYNCRAM";
defparam ram_block1a17.mixed_port_feed_through_mode = "dont_care";
defparam ram_block1a17.operation_mode = "bidir_dual_port";
defparam ram_block1a17.port_a_address_clear = "none";
defparam ram_block1a17.port_a_address_width = 9;
defparam ram_block1a17.port_a_byte_enable_mask_width = 1;
defparam ram_block1a17.port_a_byte_size = 1;
defparam ram_block1a17.port_a_data_out_clear = "none";
defparam ram_block1a17.port_a_data_out_clock = "none";
defparam ram_block1a17.port_a_data_width = 1;
defparam ram_block1a17.port_a_first_address = 0;
defparam ram_block1a17.port_a_first_bit_number = 17;
defparam ram_block1a17.port_a_last_address = 511;
defparam ram_block1a17.port_a_logical_ram_depth = 512;
defparam ram_block1a17.port_a_logical_ram_width = 64;
defparam ram_block1a17.port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam ram_block1a17.port_b_address_clear = "none";
defparam ram_block1a17.port_b_address_clock = "clock0";
defparam ram_block1a17.port_b_address_width = 9;
defparam ram_block1a17.port_b_byte_enable_clock = "clock0";
defparam ram_block1a17.port_b_byte_enable_mask_width = 1;
defparam ram_block1a17.port_b_byte_size = 1;
defparam ram_block1a17.port_b_data_in_clock = "clock0";
defparam ram_block1a17.port_b_data_out_clear = "none";
defparam ram_block1a17.port_b_data_out_clock = "none";
defparam ram_block1a17.port_b_data_width = 1;
defparam ram_block1a17.port_b_first_address = 0;
defparam ram_block1a17.port_b_first_bit_number = 17;
defparam ram_block1a17.port_b_last_address = 511;
defparam ram_block1a17.port_b_logical_ram_depth = 512;
defparam ram_block1a17.port_b_logical_ram_width = 64;
defparam ram_block1a17.port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam ram_block1a17.port_b_read_enable_clock = "clock0";
defparam ram_block1a17.port_b_write_enable_clock = "clock0";
defparam ram_block1a17.ram_block_type = "auto";

cycloneive_ram_block ram_block1a18(
	.portawe(wren_a),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(wren_b),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(clock0),
	.clk1(gnd),
	.ena0(!clocken0),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,data_a[18]}),
	.portaaddr({gnd,gnd,gnd,gnd,gnd,gnd,gnd,address_a[8],address_a[7],address_a[6],address_a[5],address_a[4],address_a[3],address_a[2],address_a[1],address_a[0]}),
	.portabyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteena_a[2]}),
	.portbdatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,data_b[18]}),
	.portbaddr({gnd,gnd,gnd,gnd,gnd,gnd,gnd,address_b[8],address_b[7],address_b[6],address_b[5],address_b[4],address_b[3],address_b[2],address_b[1],address_b[0]}),
	.portbbyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteena_b[2]}),
	.portadataout(ram_block1a18_PORTADATAOUT_bus),
	.portbdataout(ram_block1a18_PORTBDATAOUT_bus));
defparam ram_block1a18.clk0_core_clock_enable = "ena0";
defparam ram_block1a18.clk0_input_clock_enable = "ena0";
defparam ram_block1a18.data_interleave_offset_in_bits = 1;
defparam ram_block1a18.data_interleave_width_in_bits = 1;
defparam ram_block1a18.logical_ram_name = "cycloneiv_intel_onchip_ssram_drw:intel_onchip_ssram_drw|altsyncram:the_altsyncram|altsyncram_mdv1:auto_generated|ALTSYNCRAM";
defparam ram_block1a18.mixed_port_feed_through_mode = "dont_care";
defparam ram_block1a18.operation_mode = "bidir_dual_port";
defparam ram_block1a18.port_a_address_clear = "none";
defparam ram_block1a18.port_a_address_width = 9;
defparam ram_block1a18.port_a_byte_enable_mask_width = 1;
defparam ram_block1a18.port_a_byte_size = 1;
defparam ram_block1a18.port_a_data_out_clear = "none";
defparam ram_block1a18.port_a_data_out_clock = "none";
defparam ram_block1a18.port_a_data_width = 1;
defparam ram_block1a18.port_a_first_address = 0;
defparam ram_block1a18.port_a_first_bit_number = 18;
defparam ram_block1a18.port_a_last_address = 511;
defparam ram_block1a18.port_a_logical_ram_depth = 512;
defparam ram_block1a18.port_a_logical_ram_width = 64;
defparam ram_block1a18.port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam ram_block1a18.port_b_address_clear = "none";
defparam ram_block1a18.port_b_address_clock = "clock0";
defparam ram_block1a18.port_b_address_width = 9;
defparam ram_block1a18.port_b_byte_enable_clock = "clock0";
defparam ram_block1a18.port_b_byte_enable_mask_width = 1;
defparam ram_block1a18.port_b_byte_size = 1;
defparam ram_block1a18.port_b_data_in_clock = "clock0";
defparam ram_block1a18.port_b_data_out_clear = "none";
defparam ram_block1a18.port_b_data_out_clock = "none";
defparam ram_block1a18.port_b_data_width = 1;
defparam ram_block1a18.port_b_first_address = 0;
defparam ram_block1a18.port_b_first_bit_number = 18;
defparam ram_block1a18.port_b_last_address = 511;
defparam ram_block1a18.port_b_logical_ram_depth = 512;
defparam ram_block1a18.port_b_logical_ram_width = 64;
defparam ram_block1a18.port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam ram_block1a18.port_b_read_enable_clock = "clock0";
defparam ram_block1a18.port_b_write_enable_clock = "clock0";
defparam ram_block1a18.ram_block_type = "auto";

cycloneive_ram_block ram_block1a19(
	.portawe(wren_a),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(wren_b),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(clock0),
	.clk1(gnd),
	.ena0(!clocken0),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,data_a[19]}),
	.portaaddr({gnd,gnd,gnd,gnd,gnd,gnd,gnd,address_a[8],address_a[7],address_a[6],address_a[5],address_a[4],address_a[3],address_a[2],address_a[1],address_a[0]}),
	.portabyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteena_a[2]}),
	.portbdatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,data_b[19]}),
	.portbaddr({gnd,gnd,gnd,gnd,gnd,gnd,gnd,address_b[8],address_b[7],address_b[6],address_b[5],address_b[4],address_b[3],address_b[2],address_b[1],address_b[0]}),
	.portbbyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteena_b[2]}),
	.portadataout(ram_block1a19_PORTADATAOUT_bus),
	.portbdataout(ram_block1a19_PORTBDATAOUT_bus));
defparam ram_block1a19.clk0_core_clock_enable = "ena0";
defparam ram_block1a19.clk0_input_clock_enable = "ena0";
defparam ram_block1a19.data_interleave_offset_in_bits = 1;
defparam ram_block1a19.data_interleave_width_in_bits = 1;
defparam ram_block1a19.logical_ram_name = "cycloneiv_intel_onchip_ssram_drw:intel_onchip_ssram_drw|altsyncram:the_altsyncram|altsyncram_mdv1:auto_generated|ALTSYNCRAM";
defparam ram_block1a19.mixed_port_feed_through_mode = "dont_care";
defparam ram_block1a19.operation_mode = "bidir_dual_port";
defparam ram_block1a19.port_a_address_clear = "none";
defparam ram_block1a19.port_a_address_width = 9;
defparam ram_block1a19.port_a_byte_enable_mask_width = 1;
defparam ram_block1a19.port_a_byte_size = 1;
defparam ram_block1a19.port_a_data_out_clear = "none";
defparam ram_block1a19.port_a_data_out_clock = "none";
defparam ram_block1a19.port_a_data_width = 1;
defparam ram_block1a19.port_a_first_address = 0;
defparam ram_block1a19.port_a_first_bit_number = 19;
defparam ram_block1a19.port_a_last_address = 511;
defparam ram_block1a19.port_a_logical_ram_depth = 512;
defparam ram_block1a19.port_a_logical_ram_width = 64;
defparam ram_block1a19.port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam ram_block1a19.port_b_address_clear = "none";
defparam ram_block1a19.port_b_address_clock = "clock0";
defparam ram_block1a19.port_b_address_width = 9;
defparam ram_block1a19.port_b_byte_enable_clock = "clock0";
defparam ram_block1a19.port_b_byte_enable_mask_width = 1;
defparam ram_block1a19.port_b_byte_size = 1;
defparam ram_block1a19.port_b_data_in_clock = "clock0";
defparam ram_block1a19.port_b_data_out_clear = "none";
defparam ram_block1a19.port_b_data_out_clock = "none";
defparam ram_block1a19.port_b_data_width = 1;
defparam ram_block1a19.port_b_first_address = 0;
defparam ram_block1a19.port_b_first_bit_number = 19;
defparam ram_block1a19.port_b_last_address = 511;
defparam ram_block1a19.port_b_logical_ram_depth = 512;
defparam ram_block1a19.port_b_logical_ram_width = 64;
defparam ram_block1a19.port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam ram_block1a19.port_b_read_enable_clock = "clock0";
defparam ram_block1a19.port_b_write_enable_clock = "clock0";
defparam ram_block1a19.ram_block_type = "auto";

cycloneive_ram_block ram_block1a20(
	.portawe(wren_a),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(wren_b),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(clock0),
	.clk1(gnd),
	.ena0(!clocken0),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,data_a[20]}),
	.portaaddr({gnd,gnd,gnd,gnd,gnd,gnd,gnd,address_a[8],address_a[7],address_a[6],address_a[5],address_a[4],address_a[3],address_a[2],address_a[1],address_a[0]}),
	.portabyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteena_a[2]}),
	.portbdatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,data_b[20]}),
	.portbaddr({gnd,gnd,gnd,gnd,gnd,gnd,gnd,address_b[8],address_b[7],address_b[6],address_b[5],address_b[4],address_b[3],address_b[2],address_b[1],address_b[0]}),
	.portbbyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteena_b[2]}),
	.portadataout(ram_block1a20_PORTADATAOUT_bus),
	.portbdataout(ram_block1a20_PORTBDATAOUT_bus));
defparam ram_block1a20.clk0_core_clock_enable = "ena0";
defparam ram_block1a20.clk0_input_clock_enable = "ena0";
defparam ram_block1a20.data_interleave_offset_in_bits = 1;
defparam ram_block1a20.data_interleave_width_in_bits = 1;
defparam ram_block1a20.logical_ram_name = "cycloneiv_intel_onchip_ssram_drw:intel_onchip_ssram_drw|altsyncram:the_altsyncram|altsyncram_mdv1:auto_generated|ALTSYNCRAM";
defparam ram_block1a20.mixed_port_feed_through_mode = "dont_care";
defparam ram_block1a20.operation_mode = "bidir_dual_port";
defparam ram_block1a20.port_a_address_clear = "none";
defparam ram_block1a20.port_a_address_width = 9;
defparam ram_block1a20.port_a_byte_enable_mask_width = 1;
defparam ram_block1a20.port_a_byte_size = 1;
defparam ram_block1a20.port_a_data_out_clear = "none";
defparam ram_block1a20.port_a_data_out_clock = "none";
defparam ram_block1a20.port_a_data_width = 1;
defparam ram_block1a20.port_a_first_address = 0;
defparam ram_block1a20.port_a_first_bit_number = 20;
defparam ram_block1a20.port_a_last_address = 511;
defparam ram_block1a20.port_a_logical_ram_depth = 512;
defparam ram_block1a20.port_a_logical_ram_width = 64;
defparam ram_block1a20.port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam ram_block1a20.port_b_address_clear = "none";
defparam ram_block1a20.port_b_address_clock = "clock0";
defparam ram_block1a20.port_b_address_width = 9;
defparam ram_block1a20.port_b_byte_enable_clock = "clock0";
defparam ram_block1a20.port_b_byte_enable_mask_width = 1;
defparam ram_block1a20.port_b_byte_size = 1;
defparam ram_block1a20.port_b_data_in_clock = "clock0";
defparam ram_block1a20.port_b_data_out_clear = "none";
defparam ram_block1a20.port_b_data_out_clock = "none";
defparam ram_block1a20.port_b_data_width = 1;
defparam ram_block1a20.port_b_first_address = 0;
defparam ram_block1a20.port_b_first_bit_number = 20;
defparam ram_block1a20.port_b_last_address = 511;
defparam ram_block1a20.port_b_logical_ram_depth = 512;
defparam ram_block1a20.port_b_logical_ram_width = 64;
defparam ram_block1a20.port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam ram_block1a20.port_b_read_enable_clock = "clock0";
defparam ram_block1a20.port_b_write_enable_clock = "clock0";
defparam ram_block1a20.ram_block_type = "auto";

cycloneive_ram_block ram_block1a21(
	.portawe(wren_a),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(wren_b),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(clock0),
	.clk1(gnd),
	.ena0(!clocken0),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,data_a[21]}),
	.portaaddr({gnd,gnd,gnd,gnd,gnd,gnd,gnd,address_a[8],address_a[7],address_a[6],address_a[5],address_a[4],address_a[3],address_a[2],address_a[1],address_a[0]}),
	.portabyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteena_a[2]}),
	.portbdatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,data_b[21]}),
	.portbaddr({gnd,gnd,gnd,gnd,gnd,gnd,gnd,address_b[8],address_b[7],address_b[6],address_b[5],address_b[4],address_b[3],address_b[2],address_b[1],address_b[0]}),
	.portbbyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteena_b[2]}),
	.portadataout(ram_block1a21_PORTADATAOUT_bus),
	.portbdataout(ram_block1a21_PORTBDATAOUT_bus));
defparam ram_block1a21.clk0_core_clock_enable = "ena0";
defparam ram_block1a21.clk0_input_clock_enable = "ena0";
defparam ram_block1a21.data_interleave_offset_in_bits = 1;
defparam ram_block1a21.data_interleave_width_in_bits = 1;
defparam ram_block1a21.logical_ram_name = "cycloneiv_intel_onchip_ssram_drw:intel_onchip_ssram_drw|altsyncram:the_altsyncram|altsyncram_mdv1:auto_generated|ALTSYNCRAM";
defparam ram_block1a21.mixed_port_feed_through_mode = "dont_care";
defparam ram_block1a21.operation_mode = "bidir_dual_port";
defparam ram_block1a21.port_a_address_clear = "none";
defparam ram_block1a21.port_a_address_width = 9;
defparam ram_block1a21.port_a_byte_enable_mask_width = 1;
defparam ram_block1a21.port_a_byte_size = 1;
defparam ram_block1a21.port_a_data_out_clear = "none";
defparam ram_block1a21.port_a_data_out_clock = "none";
defparam ram_block1a21.port_a_data_width = 1;
defparam ram_block1a21.port_a_first_address = 0;
defparam ram_block1a21.port_a_first_bit_number = 21;
defparam ram_block1a21.port_a_last_address = 511;
defparam ram_block1a21.port_a_logical_ram_depth = 512;
defparam ram_block1a21.port_a_logical_ram_width = 64;
defparam ram_block1a21.port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam ram_block1a21.port_b_address_clear = "none";
defparam ram_block1a21.port_b_address_clock = "clock0";
defparam ram_block1a21.port_b_address_width = 9;
defparam ram_block1a21.port_b_byte_enable_clock = "clock0";
defparam ram_block1a21.port_b_byte_enable_mask_width = 1;
defparam ram_block1a21.port_b_byte_size = 1;
defparam ram_block1a21.port_b_data_in_clock = "clock0";
defparam ram_block1a21.port_b_data_out_clear = "none";
defparam ram_block1a21.port_b_data_out_clock = "none";
defparam ram_block1a21.port_b_data_width = 1;
defparam ram_block1a21.port_b_first_address = 0;
defparam ram_block1a21.port_b_first_bit_number = 21;
defparam ram_block1a21.port_b_last_address = 511;
defparam ram_block1a21.port_b_logical_ram_depth = 512;
defparam ram_block1a21.port_b_logical_ram_width = 64;
defparam ram_block1a21.port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam ram_block1a21.port_b_read_enable_clock = "clock0";
defparam ram_block1a21.port_b_write_enable_clock = "clock0";
defparam ram_block1a21.ram_block_type = "auto";

cycloneive_ram_block ram_block1a22(
	.portawe(wren_a),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(wren_b),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(clock0),
	.clk1(gnd),
	.ena0(!clocken0),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,data_a[22]}),
	.portaaddr({gnd,gnd,gnd,gnd,gnd,gnd,gnd,address_a[8],address_a[7],address_a[6],address_a[5],address_a[4],address_a[3],address_a[2],address_a[1],address_a[0]}),
	.portabyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteena_a[2]}),
	.portbdatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,data_b[22]}),
	.portbaddr({gnd,gnd,gnd,gnd,gnd,gnd,gnd,address_b[8],address_b[7],address_b[6],address_b[5],address_b[4],address_b[3],address_b[2],address_b[1],address_b[0]}),
	.portbbyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteena_b[2]}),
	.portadataout(ram_block1a22_PORTADATAOUT_bus),
	.portbdataout(ram_block1a22_PORTBDATAOUT_bus));
defparam ram_block1a22.clk0_core_clock_enable = "ena0";
defparam ram_block1a22.clk0_input_clock_enable = "ena0";
defparam ram_block1a22.data_interleave_offset_in_bits = 1;
defparam ram_block1a22.data_interleave_width_in_bits = 1;
defparam ram_block1a22.logical_ram_name = "cycloneiv_intel_onchip_ssram_drw:intel_onchip_ssram_drw|altsyncram:the_altsyncram|altsyncram_mdv1:auto_generated|ALTSYNCRAM";
defparam ram_block1a22.mixed_port_feed_through_mode = "dont_care";
defparam ram_block1a22.operation_mode = "bidir_dual_port";
defparam ram_block1a22.port_a_address_clear = "none";
defparam ram_block1a22.port_a_address_width = 9;
defparam ram_block1a22.port_a_byte_enable_mask_width = 1;
defparam ram_block1a22.port_a_byte_size = 1;
defparam ram_block1a22.port_a_data_out_clear = "none";
defparam ram_block1a22.port_a_data_out_clock = "none";
defparam ram_block1a22.port_a_data_width = 1;
defparam ram_block1a22.port_a_first_address = 0;
defparam ram_block1a22.port_a_first_bit_number = 22;
defparam ram_block1a22.port_a_last_address = 511;
defparam ram_block1a22.port_a_logical_ram_depth = 512;
defparam ram_block1a22.port_a_logical_ram_width = 64;
defparam ram_block1a22.port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam ram_block1a22.port_b_address_clear = "none";
defparam ram_block1a22.port_b_address_clock = "clock0";
defparam ram_block1a22.port_b_address_width = 9;
defparam ram_block1a22.port_b_byte_enable_clock = "clock0";
defparam ram_block1a22.port_b_byte_enable_mask_width = 1;
defparam ram_block1a22.port_b_byte_size = 1;
defparam ram_block1a22.port_b_data_in_clock = "clock0";
defparam ram_block1a22.port_b_data_out_clear = "none";
defparam ram_block1a22.port_b_data_out_clock = "none";
defparam ram_block1a22.port_b_data_width = 1;
defparam ram_block1a22.port_b_first_address = 0;
defparam ram_block1a22.port_b_first_bit_number = 22;
defparam ram_block1a22.port_b_last_address = 511;
defparam ram_block1a22.port_b_logical_ram_depth = 512;
defparam ram_block1a22.port_b_logical_ram_width = 64;
defparam ram_block1a22.port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam ram_block1a22.port_b_read_enable_clock = "clock0";
defparam ram_block1a22.port_b_write_enable_clock = "clock0";
defparam ram_block1a22.ram_block_type = "auto";

cycloneive_ram_block ram_block1a23(
	.portawe(wren_a),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(wren_b),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(clock0),
	.clk1(gnd),
	.ena0(!clocken0),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,data_a[23]}),
	.portaaddr({gnd,gnd,gnd,gnd,gnd,gnd,gnd,address_a[8],address_a[7],address_a[6],address_a[5],address_a[4],address_a[3],address_a[2],address_a[1],address_a[0]}),
	.portabyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteena_a[2]}),
	.portbdatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,data_b[23]}),
	.portbaddr({gnd,gnd,gnd,gnd,gnd,gnd,gnd,address_b[8],address_b[7],address_b[6],address_b[5],address_b[4],address_b[3],address_b[2],address_b[1],address_b[0]}),
	.portbbyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteena_b[2]}),
	.portadataout(ram_block1a23_PORTADATAOUT_bus),
	.portbdataout(ram_block1a23_PORTBDATAOUT_bus));
defparam ram_block1a23.clk0_core_clock_enable = "ena0";
defparam ram_block1a23.clk0_input_clock_enable = "ena0";
defparam ram_block1a23.data_interleave_offset_in_bits = 1;
defparam ram_block1a23.data_interleave_width_in_bits = 1;
defparam ram_block1a23.logical_ram_name = "cycloneiv_intel_onchip_ssram_drw:intel_onchip_ssram_drw|altsyncram:the_altsyncram|altsyncram_mdv1:auto_generated|ALTSYNCRAM";
defparam ram_block1a23.mixed_port_feed_through_mode = "dont_care";
defparam ram_block1a23.operation_mode = "bidir_dual_port";
defparam ram_block1a23.port_a_address_clear = "none";
defparam ram_block1a23.port_a_address_width = 9;
defparam ram_block1a23.port_a_byte_enable_mask_width = 1;
defparam ram_block1a23.port_a_byte_size = 1;
defparam ram_block1a23.port_a_data_out_clear = "none";
defparam ram_block1a23.port_a_data_out_clock = "none";
defparam ram_block1a23.port_a_data_width = 1;
defparam ram_block1a23.port_a_first_address = 0;
defparam ram_block1a23.port_a_first_bit_number = 23;
defparam ram_block1a23.port_a_last_address = 511;
defparam ram_block1a23.port_a_logical_ram_depth = 512;
defparam ram_block1a23.port_a_logical_ram_width = 64;
defparam ram_block1a23.port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam ram_block1a23.port_b_address_clear = "none";
defparam ram_block1a23.port_b_address_clock = "clock0";
defparam ram_block1a23.port_b_address_width = 9;
defparam ram_block1a23.port_b_byte_enable_clock = "clock0";
defparam ram_block1a23.port_b_byte_enable_mask_width = 1;
defparam ram_block1a23.port_b_byte_size = 1;
defparam ram_block1a23.port_b_data_in_clock = "clock0";
defparam ram_block1a23.port_b_data_out_clear = "none";
defparam ram_block1a23.port_b_data_out_clock = "none";
defparam ram_block1a23.port_b_data_width = 1;
defparam ram_block1a23.port_b_first_address = 0;
defparam ram_block1a23.port_b_first_bit_number = 23;
defparam ram_block1a23.port_b_last_address = 511;
defparam ram_block1a23.port_b_logical_ram_depth = 512;
defparam ram_block1a23.port_b_logical_ram_width = 64;
defparam ram_block1a23.port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam ram_block1a23.port_b_read_enable_clock = "clock0";
defparam ram_block1a23.port_b_write_enable_clock = "clock0";
defparam ram_block1a23.ram_block_type = "auto";

cycloneive_ram_block ram_block1a24(
	.portawe(wren_a),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(wren_b),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(clock0),
	.clk1(gnd),
	.ena0(!clocken0),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,data_a[24]}),
	.portaaddr({gnd,gnd,gnd,gnd,gnd,gnd,gnd,address_a[8],address_a[7],address_a[6],address_a[5],address_a[4],address_a[3],address_a[2],address_a[1],address_a[0]}),
	.portabyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteena_a[3]}),
	.portbdatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,data_b[24]}),
	.portbaddr({gnd,gnd,gnd,gnd,gnd,gnd,gnd,address_b[8],address_b[7],address_b[6],address_b[5],address_b[4],address_b[3],address_b[2],address_b[1],address_b[0]}),
	.portbbyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteena_b[3]}),
	.portadataout(ram_block1a24_PORTADATAOUT_bus),
	.portbdataout(ram_block1a24_PORTBDATAOUT_bus));
defparam ram_block1a24.clk0_core_clock_enable = "ena0";
defparam ram_block1a24.clk0_input_clock_enable = "ena0";
defparam ram_block1a24.data_interleave_offset_in_bits = 1;
defparam ram_block1a24.data_interleave_width_in_bits = 1;
defparam ram_block1a24.logical_ram_name = "cycloneiv_intel_onchip_ssram_drw:intel_onchip_ssram_drw|altsyncram:the_altsyncram|altsyncram_mdv1:auto_generated|ALTSYNCRAM";
defparam ram_block1a24.mixed_port_feed_through_mode = "dont_care";
defparam ram_block1a24.operation_mode = "bidir_dual_port";
defparam ram_block1a24.port_a_address_clear = "none";
defparam ram_block1a24.port_a_address_width = 9;
defparam ram_block1a24.port_a_byte_enable_mask_width = 1;
defparam ram_block1a24.port_a_byte_size = 1;
defparam ram_block1a24.port_a_data_out_clear = "none";
defparam ram_block1a24.port_a_data_out_clock = "none";
defparam ram_block1a24.port_a_data_width = 1;
defparam ram_block1a24.port_a_first_address = 0;
defparam ram_block1a24.port_a_first_bit_number = 24;
defparam ram_block1a24.port_a_last_address = 511;
defparam ram_block1a24.port_a_logical_ram_depth = 512;
defparam ram_block1a24.port_a_logical_ram_width = 64;
defparam ram_block1a24.port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam ram_block1a24.port_b_address_clear = "none";
defparam ram_block1a24.port_b_address_clock = "clock0";
defparam ram_block1a24.port_b_address_width = 9;
defparam ram_block1a24.port_b_byte_enable_clock = "clock0";
defparam ram_block1a24.port_b_byte_enable_mask_width = 1;
defparam ram_block1a24.port_b_byte_size = 1;
defparam ram_block1a24.port_b_data_in_clock = "clock0";
defparam ram_block1a24.port_b_data_out_clear = "none";
defparam ram_block1a24.port_b_data_out_clock = "none";
defparam ram_block1a24.port_b_data_width = 1;
defparam ram_block1a24.port_b_first_address = 0;
defparam ram_block1a24.port_b_first_bit_number = 24;
defparam ram_block1a24.port_b_last_address = 511;
defparam ram_block1a24.port_b_logical_ram_depth = 512;
defparam ram_block1a24.port_b_logical_ram_width = 64;
defparam ram_block1a24.port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam ram_block1a24.port_b_read_enable_clock = "clock0";
defparam ram_block1a24.port_b_write_enable_clock = "clock0";
defparam ram_block1a24.ram_block_type = "auto";

cycloneive_ram_block ram_block1a25(
	.portawe(wren_a),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(wren_b),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(clock0),
	.clk1(gnd),
	.ena0(!clocken0),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,data_a[25]}),
	.portaaddr({gnd,gnd,gnd,gnd,gnd,gnd,gnd,address_a[8],address_a[7],address_a[6],address_a[5],address_a[4],address_a[3],address_a[2],address_a[1],address_a[0]}),
	.portabyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteena_a[3]}),
	.portbdatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,data_b[25]}),
	.portbaddr({gnd,gnd,gnd,gnd,gnd,gnd,gnd,address_b[8],address_b[7],address_b[6],address_b[5],address_b[4],address_b[3],address_b[2],address_b[1],address_b[0]}),
	.portbbyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteena_b[3]}),
	.portadataout(ram_block1a25_PORTADATAOUT_bus),
	.portbdataout(ram_block1a25_PORTBDATAOUT_bus));
defparam ram_block1a25.clk0_core_clock_enable = "ena0";
defparam ram_block1a25.clk0_input_clock_enable = "ena0";
defparam ram_block1a25.data_interleave_offset_in_bits = 1;
defparam ram_block1a25.data_interleave_width_in_bits = 1;
defparam ram_block1a25.logical_ram_name = "cycloneiv_intel_onchip_ssram_drw:intel_onchip_ssram_drw|altsyncram:the_altsyncram|altsyncram_mdv1:auto_generated|ALTSYNCRAM";
defparam ram_block1a25.mixed_port_feed_through_mode = "dont_care";
defparam ram_block1a25.operation_mode = "bidir_dual_port";
defparam ram_block1a25.port_a_address_clear = "none";
defparam ram_block1a25.port_a_address_width = 9;
defparam ram_block1a25.port_a_byte_enable_mask_width = 1;
defparam ram_block1a25.port_a_byte_size = 1;
defparam ram_block1a25.port_a_data_out_clear = "none";
defparam ram_block1a25.port_a_data_out_clock = "none";
defparam ram_block1a25.port_a_data_width = 1;
defparam ram_block1a25.port_a_first_address = 0;
defparam ram_block1a25.port_a_first_bit_number = 25;
defparam ram_block1a25.port_a_last_address = 511;
defparam ram_block1a25.port_a_logical_ram_depth = 512;
defparam ram_block1a25.port_a_logical_ram_width = 64;
defparam ram_block1a25.port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam ram_block1a25.port_b_address_clear = "none";
defparam ram_block1a25.port_b_address_clock = "clock0";
defparam ram_block1a25.port_b_address_width = 9;
defparam ram_block1a25.port_b_byte_enable_clock = "clock0";
defparam ram_block1a25.port_b_byte_enable_mask_width = 1;
defparam ram_block1a25.port_b_byte_size = 1;
defparam ram_block1a25.port_b_data_in_clock = "clock0";
defparam ram_block1a25.port_b_data_out_clear = "none";
defparam ram_block1a25.port_b_data_out_clock = "none";
defparam ram_block1a25.port_b_data_width = 1;
defparam ram_block1a25.port_b_first_address = 0;
defparam ram_block1a25.port_b_first_bit_number = 25;
defparam ram_block1a25.port_b_last_address = 511;
defparam ram_block1a25.port_b_logical_ram_depth = 512;
defparam ram_block1a25.port_b_logical_ram_width = 64;
defparam ram_block1a25.port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam ram_block1a25.port_b_read_enable_clock = "clock0";
defparam ram_block1a25.port_b_write_enable_clock = "clock0";
defparam ram_block1a25.ram_block_type = "auto";

cycloneive_ram_block ram_block1a26(
	.portawe(wren_a),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(wren_b),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(clock0),
	.clk1(gnd),
	.ena0(!clocken0),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,data_a[26]}),
	.portaaddr({gnd,gnd,gnd,gnd,gnd,gnd,gnd,address_a[8],address_a[7],address_a[6],address_a[5],address_a[4],address_a[3],address_a[2],address_a[1],address_a[0]}),
	.portabyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteena_a[3]}),
	.portbdatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,data_b[26]}),
	.portbaddr({gnd,gnd,gnd,gnd,gnd,gnd,gnd,address_b[8],address_b[7],address_b[6],address_b[5],address_b[4],address_b[3],address_b[2],address_b[1],address_b[0]}),
	.portbbyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteena_b[3]}),
	.portadataout(ram_block1a26_PORTADATAOUT_bus),
	.portbdataout(ram_block1a26_PORTBDATAOUT_bus));
defparam ram_block1a26.clk0_core_clock_enable = "ena0";
defparam ram_block1a26.clk0_input_clock_enable = "ena0";
defparam ram_block1a26.data_interleave_offset_in_bits = 1;
defparam ram_block1a26.data_interleave_width_in_bits = 1;
defparam ram_block1a26.logical_ram_name = "cycloneiv_intel_onchip_ssram_drw:intel_onchip_ssram_drw|altsyncram:the_altsyncram|altsyncram_mdv1:auto_generated|ALTSYNCRAM";
defparam ram_block1a26.mixed_port_feed_through_mode = "dont_care";
defparam ram_block1a26.operation_mode = "bidir_dual_port";
defparam ram_block1a26.port_a_address_clear = "none";
defparam ram_block1a26.port_a_address_width = 9;
defparam ram_block1a26.port_a_byte_enable_mask_width = 1;
defparam ram_block1a26.port_a_byte_size = 1;
defparam ram_block1a26.port_a_data_out_clear = "none";
defparam ram_block1a26.port_a_data_out_clock = "none";
defparam ram_block1a26.port_a_data_width = 1;
defparam ram_block1a26.port_a_first_address = 0;
defparam ram_block1a26.port_a_first_bit_number = 26;
defparam ram_block1a26.port_a_last_address = 511;
defparam ram_block1a26.port_a_logical_ram_depth = 512;
defparam ram_block1a26.port_a_logical_ram_width = 64;
defparam ram_block1a26.port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam ram_block1a26.port_b_address_clear = "none";
defparam ram_block1a26.port_b_address_clock = "clock0";
defparam ram_block1a26.port_b_address_width = 9;
defparam ram_block1a26.port_b_byte_enable_clock = "clock0";
defparam ram_block1a26.port_b_byte_enable_mask_width = 1;
defparam ram_block1a26.port_b_byte_size = 1;
defparam ram_block1a26.port_b_data_in_clock = "clock0";
defparam ram_block1a26.port_b_data_out_clear = "none";
defparam ram_block1a26.port_b_data_out_clock = "none";
defparam ram_block1a26.port_b_data_width = 1;
defparam ram_block1a26.port_b_first_address = 0;
defparam ram_block1a26.port_b_first_bit_number = 26;
defparam ram_block1a26.port_b_last_address = 511;
defparam ram_block1a26.port_b_logical_ram_depth = 512;
defparam ram_block1a26.port_b_logical_ram_width = 64;
defparam ram_block1a26.port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam ram_block1a26.port_b_read_enable_clock = "clock0";
defparam ram_block1a26.port_b_write_enable_clock = "clock0";
defparam ram_block1a26.ram_block_type = "auto";

cycloneive_ram_block ram_block1a27(
	.portawe(wren_a),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(wren_b),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(clock0),
	.clk1(gnd),
	.ena0(!clocken0),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,data_a[27]}),
	.portaaddr({gnd,gnd,gnd,gnd,gnd,gnd,gnd,address_a[8],address_a[7],address_a[6],address_a[5],address_a[4],address_a[3],address_a[2],address_a[1],address_a[0]}),
	.portabyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteena_a[3]}),
	.portbdatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,data_b[27]}),
	.portbaddr({gnd,gnd,gnd,gnd,gnd,gnd,gnd,address_b[8],address_b[7],address_b[6],address_b[5],address_b[4],address_b[3],address_b[2],address_b[1],address_b[0]}),
	.portbbyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteena_b[3]}),
	.portadataout(ram_block1a27_PORTADATAOUT_bus),
	.portbdataout(ram_block1a27_PORTBDATAOUT_bus));
defparam ram_block1a27.clk0_core_clock_enable = "ena0";
defparam ram_block1a27.clk0_input_clock_enable = "ena0";
defparam ram_block1a27.data_interleave_offset_in_bits = 1;
defparam ram_block1a27.data_interleave_width_in_bits = 1;
defparam ram_block1a27.logical_ram_name = "cycloneiv_intel_onchip_ssram_drw:intel_onchip_ssram_drw|altsyncram:the_altsyncram|altsyncram_mdv1:auto_generated|ALTSYNCRAM";
defparam ram_block1a27.mixed_port_feed_through_mode = "dont_care";
defparam ram_block1a27.operation_mode = "bidir_dual_port";
defparam ram_block1a27.port_a_address_clear = "none";
defparam ram_block1a27.port_a_address_width = 9;
defparam ram_block1a27.port_a_byte_enable_mask_width = 1;
defparam ram_block1a27.port_a_byte_size = 1;
defparam ram_block1a27.port_a_data_out_clear = "none";
defparam ram_block1a27.port_a_data_out_clock = "none";
defparam ram_block1a27.port_a_data_width = 1;
defparam ram_block1a27.port_a_first_address = 0;
defparam ram_block1a27.port_a_first_bit_number = 27;
defparam ram_block1a27.port_a_last_address = 511;
defparam ram_block1a27.port_a_logical_ram_depth = 512;
defparam ram_block1a27.port_a_logical_ram_width = 64;
defparam ram_block1a27.port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam ram_block1a27.port_b_address_clear = "none";
defparam ram_block1a27.port_b_address_clock = "clock0";
defparam ram_block1a27.port_b_address_width = 9;
defparam ram_block1a27.port_b_byte_enable_clock = "clock0";
defparam ram_block1a27.port_b_byte_enable_mask_width = 1;
defparam ram_block1a27.port_b_byte_size = 1;
defparam ram_block1a27.port_b_data_in_clock = "clock0";
defparam ram_block1a27.port_b_data_out_clear = "none";
defparam ram_block1a27.port_b_data_out_clock = "none";
defparam ram_block1a27.port_b_data_width = 1;
defparam ram_block1a27.port_b_first_address = 0;
defparam ram_block1a27.port_b_first_bit_number = 27;
defparam ram_block1a27.port_b_last_address = 511;
defparam ram_block1a27.port_b_logical_ram_depth = 512;
defparam ram_block1a27.port_b_logical_ram_width = 64;
defparam ram_block1a27.port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam ram_block1a27.port_b_read_enable_clock = "clock0";
defparam ram_block1a27.port_b_write_enable_clock = "clock0";
defparam ram_block1a27.ram_block_type = "auto";

cycloneive_ram_block ram_block1a28(
	.portawe(wren_a),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(wren_b),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(clock0),
	.clk1(gnd),
	.ena0(!clocken0),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,data_a[28]}),
	.portaaddr({gnd,gnd,gnd,gnd,gnd,gnd,gnd,address_a[8],address_a[7],address_a[6],address_a[5],address_a[4],address_a[3],address_a[2],address_a[1],address_a[0]}),
	.portabyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteena_a[3]}),
	.portbdatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,data_b[28]}),
	.portbaddr({gnd,gnd,gnd,gnd,gnd,gnd,gnd,address_b[8],address_b[7],address_b[6],address_b[5],address_b[4],address_b[3],address_b[2],address_b[1],address_b[0]}),
	.portbbyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteena_b[3]}),
	.portadataout(ram_block1a28_PORTADATAOUT_bus),
	.portbdataout(ram_block1a28_PORTBDATAOUT_bus));
defparam ram_block1a28.clk0_core_clock_enable = "ena0";
defparam ram_block1a28.clk0_input_clock_enable = "ena0";
defparam ram_block1a28.data_interleave_offset_in_bits = 1;
defparam ram_block1a28.data_interleave_width_in_bits = 1;
defparam ram_block1a28.logical_ram_name = "cycloneiv_intel_onchip_ssram_drw:intel_onchip_ssram_drw|altsyncram:the_altsyncram|altsyncram_mdv1:auto_generated|ALTSYNCRAM";
defparam ram_block1a28.mixed_port_feed_through_mode = "dont_care";
defparam ram_block1a28.operation_mode = "bidir_dual_port";
defparam ram_block1a28.port_a_address_clear = "none";
defparam ram_block1a28.port_a_address_width = 9;
defparam ram_block1a28.port_a_byte_enable_mask_width = 1;
defparam ram_block1a28.port_a_byte_size = 1;
defparam ram_block1a28.port_a_data_out_clear = "none";
defparam ram_block1a28.port_a_data_out_clock = "none";
defparam ram_block1a28.port_a_data_width = 1;
defparam ram_block1a28.port_a_first_address = 0;
defparam ram_block1a28.port_a_first_bit_number = 28;
defparam ram_block1a28.port_a_last_address = 511;
defparam ram_block1a28.port_a_logical_ram_depth = 512;
defparam ram_block1a28.port_a_logical_ram_width = 64;
defparam ram_block1a28.port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam ram_block1a28.port_b_address_clear = "none";
defparam ram_block1a28.port_b_address_clock = "clock0";
defparam ram_block1a28.port_b_address_width = 9;
defparam ram_block1a28.port_b_byte_enable_clock = "clock0";
defparam ram_block1a28.port_b_byte_enable_mask_width = 1;
defparam ram_block1a28.port_b_byte_size = 1;
defparam ram_block1a28.port_b_data_in_clock = "clock0";
defparam ram_block1a28.port_b_data_out_clear = "none";
defparam ram_block1a28.port_b_data_out_clock = "none";
defparam ram_block1a28.port_b_data_width = 1;
defparam ram_block1a28.port_b_first_address = 0;
defparam ram_block1a28.port_b_first_bit_number = 28;
defparam ram_block1a28.port_b_last_address = 511;
defparam ram_block1a28.port_b_logical_ram_depth = 512;
defparam ram_block1a28.port_b_logical_ram_width = 64;
defparam ram_block1a28.port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam ram_block1a28.port_b_read_enable_clock = "clock0";
defparam ram_block1a28.port_b_write_enable_clock = "clock0";
defparam ram_block1a28.ram_block_type = "auto";

cycloneive_ram_block ram_block1a29(
	.portawe(wren_a),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(wren_b),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(clock0),
	.clk1(gnd),
	.ena0(!clocken0),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,data_a[29]}),
	.portaaddr({gnd,gnd,gnd,gnd,gnd,gnd,gnd,address_a[8],address_a[7],address_a[6],address_a[5],address_a[4],address_a[3],address_a[2],address_a[1],address_a[0]}),
	.portabyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteena_a[3]}),
	.portbdatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,data_b[29]}),
	.portbaddr({gnd,gnd,gnd,gnd,gnd,gnd,gnd,address_b[8],address_b[7],address_b[6],address_b[5],address_b[4],address_b[3],address_b[2],address_b[1],address_b[0]}),
	.portbbyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteena_b[3]}),
	.portadataout(ram_block1a29_PORTADATAOUT_bus),
	.portbdataout(ram_block1a29_PORTBDATAOUT_bus));
defparam ram_block1a29.clk0_core_clock_enable = "ena0";
defparam ram_block1a29.clk0_input_clock_enable = "ena0";
defparam ram_block1a29.data_interleave_offset_in_bits = 1;
defparam ram_block1a29.data_interleave_width_in_bits = 1;
defparam ram_block1a29.logical_ram_name = "cycloneiv_intel_onchip_ssram_drw:intel_onchip_ssram_drw|altsyncram:the_altsyncram|altsyncram_mdv1:auto_generated|ALTSYNCRAM";
defparam ram_block1a29.mixed_port_feed_through_mode = "dont_care";
defparam ram_block1a29.operation_mode = "bidir_dual_port";
defparam ram_block1a29.port_a_address_clear = "none";
defparam ram_block1a29.port_a_address_width = 9;
defparam ram_block1a29.port_a_byte_enable_mask_width = 1;
defparam ram_block1a29.port_a_byte_size = 1;
defparam ram_block1a29.port_a_data_out_clear = "none";
defparam ram_block1a29.port_a_data_out_clock = "none";
defparam ram_block1a29.port_a_data_width = 1;
defparam ram_block1a29.port_a_first_address = 0;
defparam ram_block1a29.port_a_first_bit_number = 29;
defparam ram_block1a29.port_a_last_address = 511;
defparam ram_block1a29.port_a_logical_ram_depth = 512;
defparam ram_block1a29.port_a_logical_ram_width = 64;
defparam ram_block1a29.port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam ram_block1a29.port_b_address_clear = "none";
defparam ram_block1a29.port_b_address_clock = "clock0";
defparam ram_block1a29.port_b_address_width = 9;
defparam ram_block1a29.port_b_byte_enable_clock = "clock0";
defparam ram_block1a29.port_b_byte_enable_mask_width = 1;
defparam ram_block1a29.port_b_byte_size = 1;
defparam ram_block1a29.port_b_data_in_clock = "clock0";
defparam ram_block1a29.port_b_data_out_clear = "none";
defparam ram_block1a29.port_b_data_out_clock = "none";
defparam ram_block1a29.port_b_data_width = 1;
defparam ram_block1a29.port_b_first_address = 0;
defparam ram_block1a29.port_b_first_bit_number = 29;
defparam ram_block1a29.port_b_last_address = 511;
defparam ram_block1a29.port_b_logical_ram_depth = 512;
defparam ram_block1a29.port_b_logical_ram_width = 64;
defparam ram_block1a29.port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam ram_block1a29.port_b_read_enable_clock = "clock0";
defparam ram_block1a29.port_b_write_enable_clock = "clock0";
defparam ram_block1a29.ram_block_type = "auto";

cycloneive_ram_block ram_block1a30(
	.portawe(wren_a),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(wren_b),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(clock0),
	.clk1(gnd),
	.ena0(!clocken0),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,data_a[30]}),
	.portaaddr({gnd,gnd,gnd,gnd,gnd,gnd,gnd,address_a[8],address_a[7],address_a[6],address_a[5],address_a[4],address_a[3],address_a[2],address_a[1],address_a[0]}),
	.portabyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteena_a[3]}),
	.portbdatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,data_b[30]}),
	.portbaddr({gnd,gnd,gnd,gnd,gnd,gnd,gnd,address_b[8],address_b[7],address_b[6],address_b[5],address_b[4],address_b[3],address_b[2],address_b[1],address_b[0]}),
	.portbbyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteena_b[3]}),
	.portadataout(ram_block1a30_PORTADATAOUT_bus),
	.portbdataout(ram_block1a30_PORTBDATAOUT_bus));
defparam ram_block1a30.clk0_core_clock_enable = "ena0";
defparam ram_block1a30.clk0_input_clock_enable = "ena0";
defparam ram_block1a30.data_interleave_offset_in_bits = 1;
defparam ram_block1a30.data_interleave_width_in_bits = 1;
defparam ram_block1a30.logical_ram_name = "cycloneiv_intel_onchip_ssram_drw:intel_onchip_ssram_drw|altsyncram:the_altsyncram|altsyncram_mdv1:auto_generated|ALTSYNCRAM";
defparam ram_block1a30.mixed_port_feed_through_mode = "dont_care";
defparam ram_block1a30.operation_mode = "bidir_dual_port";
defparam ram_block1a30.port_a_address_clear = "none";
defparam ram_block1a30.port_a_address_width = 9;
defparam ram_block1a30.port_a_byte_enable_mask_width = 1;
defparam ram_block1a30.port_a_byte_size = 1;
defparam ram_block1a30.port_a_data_out_clear = "none";
defparam ram_block1a30.port_a_data_out_clock = "none";
defparam ram_block1a30.port_a_data_width = 1;
defparam ram_block1a30.port_a_first_address = 0;
defparam ram_block1a30.port_a_first_bit_number = 30;
defparam ram_block1a30.port_a_last_address = 511;
defparam ram_block1a30.port_a_logical_ram_depth = 512;
defparam ram_block1a30.port_a_logical_ram_width = 64;
defparam ram_block1a30.port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam ram_block1a30.port_b_address_clear = "none";
defparam ram_block1a30.port_b_address_clock = "clock0";
defparam ram_block1a30.port_b_address_width = 9;
defparam ram_block1a30.port_b_byte_enable_clock = "clock0";
defparam ram_block1a30.port_b_byte_enable_mask_width = 1;
defparam ram_block1a30.port_b_byte_size = 1;
defparam ram_block1a30.port_b_data_in_clock = "clock0";
defparam ram_block1a30.port_b_data_out_clear = "none";
defparam ram_block1a30.port_b_data_out_clock = "none";
defparam ram_block1a30.port_b_data_width = 1;
defparam ram_block1a30.port_b_first_address = 0;
defparam ram_block1a30.port_b_first_bit_number = 30;
defparam ram_block1a30.port_b_last_address = 511;
defparam ram_block1a30.port_b_logical_ram_depth = 512;
defparam ram_block1a30.port_b_logical_ram_width = 64;
defparam ram_block1a30.port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam ram_block1a30.port_b_read_enable_clock = "clock0";
defparam ram_block1a30.port_b_write_enable_clock = "clock0";
defparam ram_block1a30.ram_block_type = "auto";

cycloneive_ram_block ram_block1a31(
	.portawe(wren_a),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(wren_b),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(clock0),
	.clk1(gnd),
	.ena0(!clocken0),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,data_a[31]}),
	.portaaddr({gnd,gnd,gnd,gnd,gnd,gnd,gnd,address_a[8],address_a[7],address_a[6],address_a[5],address_a[4],address_a[3],address_a[2],address_a[1],address_a[0]}),
	.portabyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteena_a[3]}),
	.portbdatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,data_b[31]}),
	.portbaddr({gnd,gnd,gnd,gnd,gnd,gnd,gnd,address_b[8],address_b[7],address_b[6],address_b[5],address_b[4],address_b[3],address_b[2],address_b[1],address_b[0]}),
	.portbbyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteena_b[3]}),
	.portadataout(ram_block1a31_PORTADATAOUT_bus),
	.portbdataout(ram_block1a31_PORTBDATAOUT_bus));
defparam ram_block1a31.clk0_core_clock_enable = "ena0";
defparam ram_block1a31.clk0_input_clock_enable = "ena0";
defparam ram_block1a31.data_interleave_offset_in_bits = 1;
defparam ram_block1a31.data_interleave_width_in_bits = 1;
defparam ram_block1a31.logical_ram_name = "cycloneiv_intel_onchip_ssram_drw:intel_onchip_ssram_drw|altsyncram:the_altsyncram|altsyncram_mdv1:auto_generated|ALTSYNCRAM";
defparam ram_block1a31.mixed_port_feed_through_mode = "dont_care";
defparam ram_block1a31.operation_mode = "bidir_dual_port";
defparam ram_block1a31.port_a_address_clear = "none";
defparam ram_block1a31.port_a_address_width = 9;
defparam ram_block1a31.port_a_byte_enable_mask_width = 1;
defparam ram_block1a31.port_a_byte_size = 1;
defparam ram_block1a31.port_a_data_out_clear = "none";
defparam ram_block1a31.port_a_data_out_clock = "none";
defparam ram_block1a31.port_a_data_width = 1;
defparam ram_block1a31.port_a_first_address = 0;
defparam ram_block1a31.port_a_first_bit_number = 31;
defparam ram_block1a31.port_a_last_address = 511;
defparam ram_block1a31.port_a_logical_ram_depth = 512;
defparam ram_block1a31.port_a_logical_ram_width = 64;
defparam ram_block1a31.port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam ram_block1a31.port_b_address_clear = "none";
defparam ram_block1a31.port_b_address_clock = "clock0";
defparam ram_block1a31.port_b_address_width = 9;
defparam ram_block1a31.port_b_byte_enable_clock = "clock0";
defparam ram_block1a31.port_b_byte_enable_mask_width = 1;
defparam ram_block1a31.port_b_byte_size = 1;
defparam ram_block1a31.port_b_data_in_clock = "clock0";
defparam ram_block1a31.port_b_data_out_clear = "none";
defparam ram_block1a31.port_b_data_out_clock = "none";
defparam ram_block1a31.port_b_data_width = 1;
defparam ram_block1a31.port_b_first_address = 0;
defparam ram_block1a31.port_b_first_bit_number = 31;
defparam ram_block1a31.port_b_last_address = 511;
defparam ram_block1a31.port_b_logical_ram_depth = 512;
defparam ram_block1a31.port_b_logical_ram_width = 64;
defparam ram_block1a31.port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam ram_block1a31.port_b_read_enable_clock = "clock0";
defparam ram_block1a31.port_b_write_enable_clock = "clock0";
defparam ram_block1a31.ram_block_type = "auto";

cycloneive_ram_block ram_block1a32(
	.portawe(wren_a),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(wren_b),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(clock0),
	.clk1(gnd),
	.ena0(!clocken0),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,data_a[32]}),
	.portaaddr({gnd,gnd,gnd,gnd,gnd,gnd,gnd,address_a[8],address_a[7],address_a[6],address_a[5],address_a[4],address_a[3],address_a[2],address_a[1],address_a[0]}),
	.portabyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteena_a[4]}),
	.portbdatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,data_b[32]}),
	.portbaddr({gnd,gnd,gnd,gnd,gnd,gnd,gnd,address_b[8],address_b[7],address_b[6],address_b[5],address_b[4],address_b[3],address_b[2],address_b[1],address_b[0]}),
	.portbbyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteena_b[4]}),
	.portadataout(ram_block1a32_PORTADATAOUT_bus),
	.portbdataout(ram_block1a32_PORTBDATAOUT_bus));
defparam ram_block1a32.clk0_core_clock_enable = "ena0";
defparam ram_block1a32.clk0_input_clock_enable = "ena0";
defparam ram_block1a32.data_interleave_offset_in_bits = 1;
defparam ram_block1a32.data_interleave_width_in_bits = 1;
defparam ram_block1a32.logical_ram_name = "cycloneiv_intel_onchip_ssram_drw:intel_onchip_ssram_drw|altsyncram:the_altsyncram|altsyncram_mdv1:auto_generated|ALTSYNCRAM";
defparam ram_block1a32.mixed_port_feed_through_mode = "dont_care";
defparam ram_block1a32.operation_mode = "bidir_dual_port";
defparam ram_block1a32.port_a_address_clear = "none";
defparam ram_block1a32.port_a_address_width = 9;
defparam ram_block1a32.port_a_byte_enable_mask_width = 1;
defparam ram_block1a32.port_a_byte_size = 1;
defparam ram_block1a32.port_a_data_out_clear = "none";
defparam ram_block1a32.port_a_data_out_clock = "none";
defparam ram_block1a32.port_a_data_width = 1;
defparam ram_block1a32.port_a_first_address = 0;
defparam ram_block1a32.port_a_first_bit_number = 32;
defparam ram_block1a32.port_a_last_address = 511;
defparam ram_block1a32.port_a_logical_ram_depth = 512;
defparam ram_block1a32.port_a_logical_ram_width = 64;
defparam ram_block1a32.port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam ram_block1a32.port_b_address_clear = "none";
defparam ram_block1a32.port_b_address_clock = "clock0";
defparam ram_block1a32.port_b_address_width = 9;
defparam ram_block1a32.port_b_byte_enable_clock = "clock0";
defparam ram_block1a32.port_b_byte_enable_mask_width = 1;
defparam ram_block1a32.port_b_byte_size = 1;
defparam ram_block1a32.port_b_data_in_clock = "clock0";
defparam ram_block1a32.port_b_data_out_clear = "none";
defparam ram_block1a32.port_b_data_out_clock = "none";
defparam ram_block1a32.port_b_data_width = 1;
defparam ram_block1a32.port_b_first_address = 0;
defparam ram_block1a32.port_b_first_bit_number = 32;
defparam ram_block1a32.port_b_last_address = 511;
defparam ram_block1a32.port_b_logical_ram_depth = 512;
defparam ram_block1a32.port_b_logical_ram_width = 64;
defparam ram_block1a32.port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam ram_block1a32.port_b_read_enable_clock = "clock0";
defparam ram_block1a32.port_b_write_enable_clock = "clock0";
defparam ram_block1a32.ram_block_type = "auto";

cycloneive_ram_block ram_block1a33(
	.portawe(wren_a),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(wren_b),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(clock0),
	.clk1(gnd),
	.ena0(!clocken0),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,data_a[33]}),
	.portaaddr({gnd,gnd,gnd,gnd,gnd,gnd,gnd,address_a[8],address_a[7],address_a[6],address_a[5],address_a[4],address_a[3],address_a[2],address_a[1],address_a[0]}),
	.portabyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteena_a[4]}),
	.portbdatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,data_b[33]}),
	.portbaddr({gnd,gnd,gnd,gnd,gnd,gnd,gnd,address_b[8],address_b[7],address_b[6],address_b[5],address_b[4],address_b[3],address_b[2],address_b[1],address_b[0]}),
	.portbbyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteena_b[4]}),
	.portadataout(ram_block1a33_PORTADATAOUT_bus),
	.portbdataout(ram_block1a33_PORTBDATAOUT_bus));
defparam ram_block1a33.clk0_core_clock_enable = "ena0";
defparam ram_block1a33.clk0_input_clock_enable = "ena0";
defparam ram_block1a33.data_interleave_offset_in_bits = 1;
defparam ram_block1a33.data_interleave_width_in_bits = 1;
defparam ram_block1a33.logical_ram_name = "cycloneiv_intel_onchip_ssram_drw:intel_onchip_ssram_drw|altsyncram:the_altsyncram|altsyncram_mdv1:auto_generated|ALTSYNCRAM";
defparam ram_block1a33.mixed_port_feed_through_mode = "dont_care";
defparam ram_block1a33.operation_mode = "bidir_dual_port";
defparam ram_block1a33.port_a_address_clear = "none";
defparam ram_block1a33.port_a_address_width = 9;
defparam ram_block1a33.port_a_byte_enable_mask_width = 1;
defparam ram_block1a33.port_a_byte_size = 1;
defparam ram_block1a33.port_a_data_out_clear = "none";
defparam ram_block1a33.port_a_data_out_clock = "none";
defparam ram_block1a33.port_a_data_width = 1;
defparam ram_block1a33.port_a_first_address = 0;
defparam ram_block1a33.port_a_first_bit_number = 33;
defparam ram_block1a33.port_a_last_address = 511;
defparam ram_block1a33.port_a_logical_ram_depth = 512;
defparam ram_block1a33.port_a_logical_ram_width = 64;
defparam ram_block1a33.port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam ram_block1a33.port_b_address_clear = "none";
defparam ram_block1a33.port_b_address_clock = "clock0";
defparam ram_block1a33.port_b_address_width = 9;
defparam ram_block1a33.port_b_byte_enable_clock = "clock0";
defparam ram_block1a33.port_b_byte_enable_mask_width = 1;
defparam ram_block1a33.port_b_byte_size = 1;
defparam ram_block1a33.port_b_data_in_clock = "clock0";
defparam ram_block1a33.port_b_data_out_clear = "none";
defparam ram_block1a33.port_b_data_out_clock = "none";
defparam ram_block1a33.port_b_data_width = 1;
defparam ram_block1a33.port_b_first_address = 0;
defparam ram_block1a33.port_b_first_bit_number = 33;
defparam ram_block1a33.port_b_last_address = 511;
defparam ram_block1a33.port_b_logical_ram_depth = 512;
defparam ram_block1a33.port_b_logical_ram_width = 64;
defparam ram_block1a33.port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam ram_block1a33.port_b_read_enable_clock = "clock0";
defparam ram_block1a33.port_b_write_enable_clock = "clock0";
defparam ram_block1a33.ram_block_type = "auto";

cycloneive_ram_block ram_block1a34(
	.portawe(wren_a),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(wren_b),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(clock0),
	.clk1(gnd),
	.ena0(!clocken0),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,data_a[34]}),
	.portaaddr({gnd,gnd,gnd,gnd,gnd,gnd,gnd,address_a[8],address_a[7],address_a[6],address_a[5],address_a[4],address_a[3],address_a[2],address_a[1],address_a[0]}),
	.portabyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteena_a[4]}),
	.portbdatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,data_b[34]}),
	.portbaddr({gnd,gnd,gnd,gnd,gnd,gnd,gnd,address_b[8],address_b[7],address_b[6],address_b[5],address_b[4],address_b[3],address_b[2],address_b[1],address_b[0]}),
	.portbbyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteena_b[4]}),
	.portadataout(ram_block1a34_PORTADATAOUT_bus),
	.portbdataout(ram_block1a34_PORTBDATAOUT_bus));
defparam ram_block1a34.clk0_core_clock_enable = "ena0";
defparam ram_block1a34.clk0_input_clock_enable = "ena0";
defparam ram_block1a34.data_interleave_offset_in_bits = 1;
defparam ram_block1a34.data_interleave_width_in_bits = 1;
defparam ram_block1a34.logical_ram_name = "cycloneiv_intel_onchip_ssram_drw:intel_onchip_ssram_drw|altsyncram:the_altsyncram|altsyncram_mdv1:auto_generated|ALTSYNCRAM";
defparam ram_block1a34.mixed_port_feed_through_mode = "dont_care";
defparam ram_block1a34.operation_mode = "bidir_dual_port";
defparam ram_block1a34.port_a_address_clear = "none";
defparam ram_block1a34.port_a_address_width = 9;
defparam ram_block1a34.port_a_byte_enable_mask_width = 1;
defparam ram_block1a34.port_a_byte_size = 1;
defparam ram_block1a34.port_a_data_out_clear = "none";
defparam ram_block1a34.port_a_data_out_clock = "none";
defparam ram_block1a34.port_a_data_width = 1;
defparam ram_block1a34.port_a_first_address = 0;
defparam ram_block1a34.port_a_first_bit_number = 34;
defparam ram_block1a34.port_a_last_address = 511;
defparam ram_block1a34.port_a_logical_ram_depth = 512;
defparam ram_block1a34.port_a_logical_ram_width = 64;
defparam ram_block1a34.port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam ram_block1a34.port_b_address_clear = "none";
defparam ram_block1a34.port_b_address_clock = "clock0";
defparam ram_block1a34.port_b_address_width = 9;
defparam ram_block1a34.port_b_byte_enable_clock = "clock0";
defparam ram_block1a34.port_b_byte_enable_mask_width = 1;
defparam ram_block1a34.port_b_byte_size = 1;
defparam ram_block1a34.port_b_data_in_clock = "clock0";
defparam ram_block1a34.port_b_data_out_clear = "none";
defparam ram_block1a34.port_b_data_out_clock = "none";
defparam ram_block1a34.port_b_data_width = 1;
defparam ram_block1a34.port_b_first_address = 0;
defparam ram_block1a34.port_b_first_bit_number = 34;
defparam ram_block1a34.port_b_last_address = 511;
defparam ram_block1a34.port_b_logical_ram_depth = 512;
defparam ram_block1a34.port_b_logical_ram_width = 64;
defparam ram_block1a34.port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam ram_block1a34.port_b_read_enable_clock = "clock0";
defparam ram_block1a34.port_b_write_enable_clock = "clock0";
defparam ram_block1a34.ram_block_type = "auto";

cycloneive_ram_block ram_block1a35(
	.portawe(wren_a),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(wren_b),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(clock0),
	.clk1(gnd),
	.ena0(!clocken0),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,data_a[35]}),
	.portaaddr({gnd,gnd,gnd,gnd,gnd,gnd,gnd,address_a[8],address_a[7],address_a[6],address_a[5],address_a[4],address_a[3],address_a[2],address_a[1],address_a[0]}),
	.portabyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteena_a[4]}),
	.portbdatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,data_b[35]}),
	.portbaddr({gnd,gnd,gnd,gnd,gnd,gnd,gnd,address_b[8],address_b[7],address_b[6],address_b[5],address_b[4],address_b[3],address_b[2],address_b[1],address_b[0]}),
	.portbbyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteena_b[4]}),
	.portadataout(ram_block1a35_PORTADATAOUT_bus),
	.portbdataout(ram_block1a35_PORTBDATAOUT_bus));
defparam ram_block1a35.clk0_core_clock_enable = "ena0";
defparam ram_block1a35.clk0_input_clock_enable = "ena0";
defparam ram_block1a35.data_interleave_offset_in_bits = 1;
defparam ram_block1a35.data_interleave_width_in_bits = 1;
defparam ram_block1a35.logical_ram_name = "cycloneiv_intel_onchip_ssram_drw:intel_onchip_ssram_drw|altsyncram:the_altsyncram|altsyncram_mdv1:auto_generated|ALTSYNCRAM";
defparam ram_block1a35.mixed_port_feed_through_mode = "dont_care";
defparam ram_block1a35.operation_mode = "bidir_dual_port";
defparam ram_block1a35.port_a_address_clear = "none";
defparam ram_block1a35.port_a_address_width = 9;
defparam ram_block1a35.port_a_byte_enable_mask_width = 1;
defparam ram_block1a35.port_a_byte_size = 1;
defparam ram_block1a35.port_a_data_out_clear = "none";
defparam ram_block1a35.port_a_data_out_clock = "none";
defparam ram_block1a35.port_a_data_width = 1;
defparam ram_block1a35.port_a_first_address = 0;
defparam ram_block1a35.port_a_first_bit_number = 35;
defparam ram_block1a35.port_a_last_address = 511;
defparam ram_block1a35.port_a_logical_ram_depth = 512;
defparam ram_block1a35.port_a_logical_ram_width = 64;
defparam ram_block1a35.port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam ram_block1a35.port_b_address_clear = "none";
defparam ram_block1a35.port_b_address_clock = "clock0";
defparam ram_block1a35.port_b_address_width = 9;
defparam ram_block1a35.port_b_byte_enable_clock = "clock0";
defparam ram_block1a35.port_b_byte_enable_mask_width = 1;
defparam ram_block1a35.port_b_byte_size = 1;
defparam ram_block1a35.port_b_data_in_clock = "clock0";
defparam ram_block1a35.port_b_data_out_clear = "none";
defparam ram_block1a35.port_b_data_out_clock = "none";
defparam ram_block1a35.port_b_data_width = 1;
defparam ram_block1a35.port_b_first_address = 0;
defparam ram_block1a35.port_b_first_bit_number = 35;
defparam ram_block1a35.port_b_last_address = 511;
defparam ram_block1a35.port_b_logical_ram_depth = 512;
defparam ram_block1a35.port_b_logical_ram_width = 64;
defparam ram_block1a35.port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam ram_block1a35.port_b_read_enable_clock = "clock0";
defparam ram_block1a35.port_b_write_enable_clock = "clock0";
defparam ram_block1a35.ram_block_type = "auto";

cycloneive_ram_block ram_block1a36(
	.portawe(wren_a),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(wren_b),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(clock0),
	.clk1(gnd),
	.ena0(!clocken0),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,data_a[36]}),
	.portaaddr({gnd,gnd,gnd,gnd,gnd,gnd,gnd,address_a[8],address_a[7],address_a[6],address_a[5],address_a[4],address_a[3],address_a[2],address_a[1],address_a[0]}),
	.portabyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteena_a[4]}),
	.portbdatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,data_b[36]}),
	.portbaddr({gnd,gnd,gnd,gnd,gnd,gnd,gnd,address_b[8],address_b[7],address_b[6],address_b[5],address_b[4],address_b[3],address_b[2],address_b[1],address_b[0]}),
	.portbbyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteena_b[4]}),
	.portadataout(ram_block1a36_PORTADATAOUT_bus),
	.portbdataout(ram_block1a36_PORTBDATAOUT_bus));
defparam ram_block1a36.clk0_core_clock_enable = "ena0";
defparam ram_block1a36.clk0_input_clock_enable = "ena0";
defparam ram_block1a36.data_interleave_offset_in_bits = 1;
defparam ram_block1a36.data_interleave_width_in_bits = 1;
defparam ram_block1a36.logical_ram_name = "cycloneiv_intel_onchip_ssram_drw:intel_onchip_ssram_drw|altsyncram:the_altsyncram|altsyncram_mdv1:auto_generated|ALTSYNCRAM";
defparam ram_block1a36.mixed_port_feed_through_mode = "dont_care";
defparam ram_block1a36.operation_mode = "bidir_dual_port";
defparam ram_block1a36.port_a_address_clear = "none";
defparam ram_block1a36.port_a_address_width = 9;
defparam ram_block1a36.port_a_byte_enable_mask_width = 1;
defparam ram_block1a36.port_a_byte_size = 1;
defparam ram_block1a36.port_a_data_out_clear = "none";
defparam ram_block1a36.port_a_data_out_clock = "none";
defparam ram_block1a36.port_a_data_width = 1;
defparam ram_block1a36.port_a_first_address = 0;
defparam ram_block1a36.port_a_first_bit_number = 36;
defparam ram_block1a36.port_a_last_address = 511;
defparam ram_block1a36.port_a_logical_ram_depth = 512;
defparam ram_block1a36.port_a_logical_ram_width = 64;
defparam ram_block1a36.port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam ram_block1a36.port_b_address_clear = "none";
defparam ram_block1a36.port_b_address_clock = "clock0";
defparam ram_block1a36.port_b_address_width = 9;
defparam ram_block1a36.port_b_byte_enable_clock = "clock0";
defparam ram_block1a36.port_b_byte_enable_mask_width = 1;
defparam ram_block1a36.port_b_byte_size = 1;
defparam ram_block1a36.port_b_data_in_clock = "clock0";
defparam ram_block1a36.port_b_data_out_clear = "none";
defparam ram_block1a36.port_b_data_out_clock = "none";
defparam ram_block1a36.port_b_data_width = 1;
defparam ram_block1a36.port_b_first_address = 0;
defparam ram_block1a36.port_b_first_bit_number = 36;
defparam ram_block1a36.port_b_last_address = 511;
defparam ram_block1a36.port_b_logical_ram_depth = 512;
defparam ram_block1a36.port_b_logical_ram_width = 64;
defparam ram_block1a36.port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam ram_block1a36.port_b_read_enable_clock = "clock0";
defparam ram_block1a36.port_b_write_enable_clock = "clock0";
defparam ram_block1a36.ram_block_type = "auto";

cycloneive_ram_block ram_block1a37(
	.portawe(wren_a),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(wren_b),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(clock0),
	.clk1(gnd),
	.ena0(!clocken0),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,data_a[37]}),
	.portaaddr({gnd,gnd,gnd,gnd,gnd,gnd,gnd,address_a[8],address_a[7],address_a[6],address_a[5],address_a[4],address_a[3],address_a[2],address_a[1],address_a[0]}),
	.portabyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteena_a[4]}),
	.portbdatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,data_b[37]}),
	.portbaddr({gnd,gnd,gnd,gnd,gnd,gnd,gnd,address_b[8],address_b[7],address_b[6],address_b[5],address_b[4],address_b[3],address_b[2],address_b[1],address_b[0]}),
	.portbbyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteena_b[4]}),
	.portadataout(ram_block1a37_PORTADATAOUT_bus),
	.portbdataout(ram_block1a37_PORTBDATAOUT_bus));
defparam ram_block1a37.clk0_core_clock_enable = "ena0";
defparam ram_block1a37.clk0_input_clock_enable = "ena0";
defparam ram_block1a37.data_interleave_offset_in_bits = 1;
defparam ram_block1a37.data_interleave_width_in_bits = 1;
defparam ram_block1a37.logical_ram_name = "cycloneiv_intel_onchip_ssram_drw:intel_onchip_ssram_drw|altsyncram:the_altsyncram|altsyncram_mdv1:auto_generated|ALTSYNCRAM";
defparam ram_block1a37.mixed_port_feed_through_mode = "dont_care";
defparam ram_block1a37.operation_mode = "bidir_dual_port";
defparam ram_block1a37.port_a_address_clear = "none";
defparam ram_block1a37.port_a_address_width = 9;
defparam ram_block1a37.port_a_byte_enable_mask_width = 1;
defparam ram_block1a37.port_a_byte_size = 1;
defparam ram_block1a37.port_a_data_out_clear = "none";
defparam ram_block1a37.port_a_data_out_clock = "none";
defparam ram_block1a37.port_a_data_width = 1;
defparam ram_block1a37.port_a_first_address = 0;
defparam ram_block1a37.port_a_first_bit_number = 37;
defparam ram_block1a37.port_a_last_address = 511;
defparam ram_block1a37.port_a_logical_ram_depth = 512;
defparam ram_block1a37.port_a_logical_ram_width = 64;
defparam ram_block1a37.port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam ram_block1a37.port_b_address_clear = "none";
defparam ram_block1a37.port_b_address_clock = "clock0";
defparam ram_block1a37.port_b_address_width = 9;
defparam ram_block1a37.port_b_byte_enable_clock = "clock0";
defparam ram_block1a37.port_b_byte_enable_mask_width = 1;
defparam ram_block1a37.port_b_byte_size = 1;
defparam ram_block1a37.port_b_data_in_clock = "clock0";
defparam ram_block1a37.port_b_data_out_clear = "none";
defparam ram_block1a37.port_b_data_out_clock = "none";
defparam ram_block1a37.port_b_data_width = 1;
defparam ram_block1a37.port_b_first_address = 0;
defparam ram_block1a37.port_b_first_bit_number = 37;
defparam ram_block1a37.port_b_last_address = 511;
defparam ram_block1a37.port_b_logical_ram_depth = 512;
defparam ram_block1a37.port_b_logical_ram_width = 64;
defparam ram_block1a37.port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam ram_block1a37.port_b_read_enable_clock = "clock0";
defparam ram_block1a37.port_b_write_enable_clock = "clock0";
defparam ram_block1a37.ram_block_type = "auto";

cycloneive_ram_block ram_block1a38(
	.portawe(wren_a),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(wren_b),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(clock0),
	.clk1(gnd),
	.ena0(!clocken0),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,data_a[38]}),
	.portaaddr({gnd,gnd,gnd,gnd,gnd,gnd,gnd,address_a[8],address_a[7],address_a[6],address_a[5],address_a[4],address_a[3],address_a[2],address_a[1],address_a[0]}),
	.portabyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteena_a[4]}),
	.portbdatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,data_b[38]}),
	.portbaddr({gnd,gnd,gnd,gnd,gnd,gnd,gnd,address_b[8],address_b[7],address_b[6],address_b[5],address_b[4],address_b[3],address_b[2],address_b[1],address_b[0]}),
	.portbbyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteena_b[4]}),
	.portadataout(ram_block1a38_PORTADATAOUT_bus),
	.portbdataout(ram_block1a38_PORTBDATAOUT_bus));
defparam ram_block1a38.clk0_core_clock_enable = "ena0";
defparam ram_block1a38.clk0_input_clock_enable = "ena0";
defparam ram_block1a38.data_interleave_offset_in_bits = 1;
defparam ram_block1a38.data_interleave_width_in_bits = 1;
defparam ram_block1a38.logical_ram_name = "cycloneiv_intel_onchip_ssram_drw:intel_onchip_ssram_drw|altsyncram:the_altsyncram|altsyncram_mdv1:auto_generated|ALTSYNCRAM";
defparam ram_block1a38.mixed_port_feed_through_mode = "dont_care";
defparam ram_block1a38.operation_mode = "bidir_dual_port";
defparam ram_block1a38.port_a_address_clear = "none";
defparam ram_block1a38.port_a_address_width = 9;
defparam ram_block1a38.port_a_byte_enable_mask_width = 1;
defparam ram_block1a38.port_a_byte_size = 1;
defparam ram_block1a38.port_a_data_out_clear = "none";
defparam ram_block1a38.port_a_data_out_clock = "none";
defparam ram_block1a38.port_a_data_width = 1;
defparam ram_block1a38.port_a_first_address = 0;
defparam ram_block1a38.port_a_first_bit_number = 38;
defparam ram_block1a38.port_a_last_address = 511;
defparam ram_block1a38.port_a_logical_ram_depth = 512;
defparam ram_block1a38.port_a_logical_ram_width = 64;
defparam ram_block1a38.port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam ram_block1a38.port_b_address_clear = "none";
defparam ram_block1a38.port_b_address_clock = "clock0";
defparam ram_block1a38.port_b_address_width = 9;
defparam ram_block1a38.port_b_byte_enable_clock = "clock0";
defparam ram_block1a38.port_b_byte_enable_mask_width = 1;
defparam ram_block1a38.port_b_byte_size = 1;
defparam ram_block1a38.port_b_data_in_clock = "clock0";
defparam ram_block1a38.port_b_data_out_clear = "none";
defparam ram_block1a38.port_b_data_out_clock = "none";
defparam ram_block1a38.port_b_data_width = 1;
defparam ram_block1a38.port_b_first_address = 0;
defparam ram_block1a38.port_b_first_bit_number = 38;
defparam ram_block1a38.port_b_last_address = 511;
defparam ram_block1a38.port_b_logical_ram_depth = 512;
defparam ram_block1a38.port_b_logical_ram_width = 64;
defparam ram_block1a38.port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam ram_block1a38.port_b_read_enable_clock = "clock0";
defparam ram_block1a38.port_b_write_enable_clock = "clock0";
defparam ram_block1a38.ram_block_type = "auto";

cycloneive_ram_block ram_block1a39(
	.portawe(wren_a),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(wren_b),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(clock0),
	.clk1(gnd),
	.ena0(!clocken0),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,data_a[39]}),
	.portaaddr({gnd,gnd,gnd,gnd,gnd,gnd,gnd,address_a[8],address_a[7],address_a[6],address_a[5],address_a[4],address_a[3],address_a[2],address_a[1],address_a[0]}),
	.portabyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteena_a[4]}),
	.portbdatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,data_b[39]}),
	.portbaddr({gnd,gnd,gnd,gnd,gnd,gnd,gnd,address_b[8],address_b[7],address_b[6],address_b[5],address_b[4],address_b[3],address_b[2],address_b[1],address_b[0]}),
	.portbbyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteena_b[4]}),
	.portadataout(ram_block1a39_PORTADATAOUT_bus),
	.portbdataout(ram_block1a39_PORTBDATAOUT_bus));
defparam ram_block1a39.clk0_core_clock_enable = "ena0";
defparam ram_block1a39.clk0_input_clock_enable = "ena0";
defparam ram_block1a39.data_interleave_offset_in_bits = 1;
defparam ram_block1a39.data_interleave_width_in_bits = 1;
defparam ram_block1a39.logical_ram_name = "cycloneiv_intel_onchip_ssram_drw:intel_onchip_ssram_drw|altsyncram:the_altsyncram|altsyncram_mdv1:auto_generated|ALTSYNCRAM";
defparam ram_block1a39.mixed_port_feed_through_mode = "dont_care";
defparam ram_block1a39.operation_mode = "bidir_dual_port";
defparam ram_block1a39.port_a_address_clear = "none";
defparam ram_block1a39.port_a_address_width = 9;
defparam ram_block1a39.port_a_byte_enable_mask_width = 1;
defparam ram_block1a39.port_a_byte_size = 1;
defparam ram_block1a39.port_a_data_out_clear = "none";
defparam ram_block1a39.port_a_data_out_clock = "none";
defparam ram_block1a39.port_a_data_width = 1;
defparam ram_block1a39.port_a_first_address = 0;
defparam ram_block1a39.port_a_first_bit_number = 39;
defparam ram_block1a39.port_a_last_address = 511;
defparam ram_block1a39.port_a_logical_ram_depth = 512;
defparam ram_block1a39.port_a_logical_ram_width = 64;
defparam ram_block1a39.port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam ram_block1a39.port_b_address_clear = "none";
defparam ram_block1a39.port_b_address_clock = "clock0";
defparam ram_block1a39.port_b_address_width = 9;
defparam ram_block1a39.port_b_byte_enable_clock = "clock0";
defparam ram_block1a39.port_b_byte_enable_mask_width = 1;
defparam ram_block1a39.port_b_byte_size = 1;
defparam ram_block1a39.port_b_data_in_clock = "clock0";
defparam ram_block1a39.port_b_data_out_clear = "none";
defparam ram_block1a39.port_b_data_out_clock = "none";
defparam ram_block1a39.port_b_data_width = 1;
defparam ram_block1a39.port_b_first_address = 0;
defparam ram_block1a39.port_b_first_bit_number = 39;
defparam ram_block1a39.port_b_last_address = 511;
defparam ram_block1a39.port_b_logical_ram_depth = 512;
defparam ram_block1a39.port_b_logical_ram_width = 64;
defparam ram_block1a39.port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam ram_block1a39.port_b_read_enable_clock = "clock0";
defparam ram_block1a39.port_b_write_enable_clock = "clock0";
defparam ram_block1a39.ram_block_type = "auto";

cycloneive_ram_block ram_block1a40(
	.portawe(wren_a),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(wren_b),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(clock0),
	.clk1(gnd),
	.ena0(!clocken0),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,data_a[40]}),
	.portaaddr({gnd,gnd,gnd,gnd,gnd,gnd,gnd,address_a[8],address_a[7],address_a[6],address_a[5],address_a[4],address_a[3],address_a[2],address_a[1],address_a[0]}),
	.portabyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteena_a[5]}),
	.portbdatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,data_b[40]}),
	.portbaddr({gnd,gnd,gnd,gnd,gnd,gnd,gnd,address_b[8],address_b[7],address_b[6],address_b[5],address_b[4],address_b[3],address_b[2],address_b[1],address_b[0]}),
	.portbbyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteena_b[5]}),
	.portadataout(ram_block1a40_PORTADATAOUT_bus),
	.portbdataout(ram_block1a40_PORTBDATAOUT_bus));
defparam ram_block1a40.clk0_core_clock_enable = "ena0";
defparam ram_block1a40.clk0_input_clock_enable = "ena0";
defparam ram_block1a40.data_interleave_offset_in_bits = 1;
defparam ram_block1a40.data_interleave_width_in_bits = 1;
defparam ram_block1a40.logical_ram_name = "cycloneiv_intel_onchip_ssram_drw:intel_onchip_ssram_drw|altsyncram:the_altsyncram|altsyncram_mdv1:auto_generated|ALTSYNCRAM";
defparam ram_block1a40.mixed_port_feed_through_mode = "dont_care";
defparam ram_block1a40.operation_mode = "bidir_dual_port";
defparam ram_block1a40.port_a_address_clear = "none";
defparam ram_block1a40.port_a_address_width = 9;
defparam ram_block1a40.port_a_byte_enable_mask_width = 1;
defparam ram_block1a40.port_a_byte_size = 1;
defparam ram_block1a40.port_a_data_out_clear = "none";
defparam ram_block1a40.port_a_data_out_clock = "none";
defparam ram_block1a40.port_a_data_width = 1;
defparam ram_block1a40.port_a_first_address = 0;
defparam ram_block1a40.port_a_first_bit_number = 40;
defparam ram_block1a40.port_a_last_address = 511;
defparam ram_block1a40.port_a_logical_ram_depth = 512;
defparam ram_block1a40.port_a_logical_ram_width = 64;
defparam ram_block1a40.port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam ram_block1a40.port_b_address_clear = "none";
defparam ram_block1a40.port_b_address_clock = "clock0";
defparam ram_block1a40.port_b_address_width = 9;
defparam ram_block1a40.port_b_byte_enable_clock = "clock0";
defparam ram_block1a40.port_b_byte_enable_mask_width = 1;
defparam ram_block1a40.port_b_byte_size = 1;
defparam ram_block1a40.port_b_data_in_clock = "clock0";
defparam ram_block1a40.port_b_data_out_clear = "none";
defparam ram_block1a40.port_b_data_out_clock = "none";
defparam ram_block1a40.port_b_data_width = 1;
defparam ram_block1a40.port_b_first_address = 0;
defparam ram_block1a40.port_b_first_bit_number = 40;
defparam ram_block1a40.port_b_last_address = 511;
defparam ram_block1a40.port_b_logical_ram_depth = 512;
defparam ram_block1a40.port_b_logical_ram_width = 64;
defparam ram_block1a40.port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam ram_block1a40.port_b_read_enable_clock = "clock0";
defparam ram_block1a40.port_b_write_enable_clock = "clock0";
defparam ram_block1a40.ram_block_type = "auto";

cycloneive_ram_block ram_block1a41(
	.portawe(wren_a),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(wren_b),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(clock0),
	.clk1(gnd),
	.ena0(!clocken0),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,data_a[41]}),
	.portaaddr({gnd,gnd,gnd,gnd,gnd,gnd,gnd,address_a[8],address_a[7],address_a[6],address_a[5],address_a[4],address_a[3],address_a[2],address_a[1],address_a[0]}),
	.portabyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteena_a[5]}),
	.portbdatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,data_b[41]}),
	.portbaddr({gnd,gnd,gnd,gnd,gnd,gnd,gnd,address_b[8],address_b[7],address_b[6],address_b[5],address_b[4],address_b[3],address_b[2],address_b[1],address_b[0]}),
	.portbbyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteena_b[5]}),
	.portadataout(ram_block1a41_PORTADATAOUT_bus),
	.portbdataout(ram_block1a41_PORTBDATAOUT_bus));
defparam ram_block1a41.clk0_core_clock_enable = "ena0";
defparam ram_block1a41.clk0_input_clock_enable = "ena0";
defparam ram_block1a41.data_interleave_offset_in_bits = 1;
defparam ram_block1a41.data_interleave_width_in_bits = 1;
defparam ram_block1a41.logical_ram_name = "cycloneiv_intel_onchip_ssram_drw:intel_onchip_ssram_drw|altsyncram:the_altsyncram|altsyncram_mdv1:auto_generated|ALTSYNCRAM";
defparam ram_block1a41.mixed_port_feed_through_mode = "dont_care";
defparam ram_block1a41.operation_mode = "bidir_dual_port";
defparam ram_block1a41.port_a_address_clear = "none";
defparam ram_block1a41.port_a_address_width = 9;
defparam ram_block1a41.port_a_byte_enable_mask_width = 1;
defparam ram_block1a41.port_a_byte_size = 1;
defparam ram_block1a41.port_a_data_out_clear = "none";
defparam ram_block1a41.port_a_data_out_clock = "none";
defparam ram_block1a41.port_a_data_width = 1;
defparam ram_block1a41.port_a_first_address = 0;
defparam ram_block1a41.port_a_first_bit_number = 41;
defparam ram_block1a41.port_a_last_address = 511;
defparam ram_block1a41.port_a_logical_ram_depth = 512;
defparam ram_block1a41.port_a_logical_ram_width = 64;
defparam ram_block1a41.port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam ram_block1a41.port_b_address_clear = "none";
defparam ram_block1a41.port_b_address_clock = "clock0";
defparam ram_block1a41.port_b_address_width = 9;
defparam ram_block1a41.port_b_byte_enable_clock = "clock0";
defparam ram_block1a41.port_b_byte_enable_mask_width = 1;
defparam ram_block1a41.port_b_byte_size = 1;
defparam ram_block1a41.port_b_data_in_clock = "clock0";
defparam ram_block1a41.port_b_data_out_clear = "none";
defparam ram_block1a41.port_b_data_out_clock = "none";
defparam ram_block1a41.port_b_data_width = 1;
defparam ram_block1a41.port_b_first_address = 0;
defparam ram_block1a41.port_b_first_bit_number = 41;
defparam ram_block1a41.port_b_last_address = 511;
defparam ram_block1a41.port_b_logical_ram_depth = 512;
defparam ram_block1a41.port_b_logical_ram_width = 64;
defparam ram_block1a41.port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam ram_block1a41.port_b_read_enable_clock = "clock0";
defparam ram_block1a41.port_b_write_enable_clock = "clock0";
defparam ram_block1a41.ram_block_type = "auto";

cycloneive_ram_block ram_block1a42(
	.portawe(wren_a),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(wren_b),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(clock0),
	.clk1(gnd),
	.ena0(!clocken0),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,data_a[42]}),
	.portaaddr({gnd,gnd,gnd,gnd,gnd,gnd,gnd,address_a[8],address_a[7],address_a[6],address_a[5],address_a[4],address_a[3],address_a[2],address_a[1],address_a[0]}),
	.portabyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteena_a[5]}),
	.portbdatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,data_b[42]}),
	.portbaddr({gnd,gnd,gnd,gnd,gnd,gnd,gnd,address_b[8],address_b[7],address_b[6],address_b[5],address_b[4],address_b[3],address_b[2],address_b[1],address_b[0]}),
	.portbbyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteena_b[5]}),
	.portadataout(ram_block1a42_PORTADATAOUT_bus),
	.portbdataout(ram_block1a42_PORTBDATAOUT_bus));
defparam ram_block1a42.clk0_core_clock_enable = "ena0";
defparam ram_block1a42.clk0_input_clock_enable = "ena0";
defparam ram_block1a42.data_interleave_offset_in_bits = 1;
defparam ram_block1a42.data_interleave_width_in_bits = 1;
defparam ram_block1a42.logical_ram_name = "cycloneiv_intel_onchip_ssram_drw:intel_onchip_ssram_drw|altsyncram:the_altsyncram|altsyncram_mdv1:auto_generated|ALTSYNCRAM";
defparam ram_block1a42.mixed_port_feed_through_mode = "dont_care";
defparam ram_block1a42.operation_mode = "bidir_dual_port";
defparam ram_block1a42.port_a_address_clear = "none";
defparam ram_block1a42.port_a_address_width = 9;
defparam ram_block1a42.port_a_byte_enable_mask_width = 1;
defparam ram_block1a42.port_a_byte_size = 1;
defparam ram_block1a42.port_a_data_out_clear = "none";
defparam ram_block1a42.port_a_data_out_clock = "none";
defparam ram_block1a42.port_a_data_width = 1;
defparam ram_block1a42.port_a_first_address = 0;
defparam ram_block1a42.port_a_first_bit_number = 42;
defparam ram_block1a42.port_a_last_address = 511;
defparam ram_block1a42.port_a_logical_ram_depth = 512;
defparam ram_block1a42.port_a_logical_ram_width = 64;
defparam ram_block1a42.port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam ram_block1a42.port_b_address_clear = "none";
defparam ram_block1a42.port_b_address_clock = "clock0";
defparam ram_block1a42.port_b_address_width = 9;
defparam ram_block1a42.port_b_byte_enable_clock = "clock0";
defparam ram_block1a42.port_b_byte_enable_mask_width = 1;
defparam ram_block1a42.port_b_byte_size = 1;
defparam ram_block1a42.port_b_data_in_clock = "clock0";
defparam ram_block1a42.port_b_data_out_clear = "none";
defparam ram_block1a42.port_b_data_out_clock = "none";
defparam ram_block1a42.port_b_data_width = 1;
defparam ram_block1a42.port_b_first_address = 0;
defparam ram_block1a42.port_b_first_bit_number = 42;
defparam ram_block1a42.port_b_last_address = 511;
defparam ram_block1a42.port_b_logical_ram_depth = 512;
defparam ram_block1a42.port_b_logical_ram_width = 64;
defparam ram_block1a42.port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam ram_block1a42.port_b_read_enable_clock = "clock0";
defparam ram_block1a42.port_b_write_enable_clock = "clock0";
defparam ram_block1a42.ram_block_type = "auto";

cycloneive_ram_block ram_block1a43(
	.portawe(wren_a),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(wren_b),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(clock0),
	.clk1(gnd),
	.ena0(!clocken0),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,data_a[43]}),
	.portaaddr({gnd,gnd,gnd,gnd,gnd,gnd,gnd,address_a[8],address_a[7],address_a[6],address_a[5],address_a[4],address_a[3],address_a[2],address_a[1],address_a[0]}),
	.portabyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteena_a[5]}),
	.portbdatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,data_b[43]}),
	.portbaddr({gnd,gnd,gnd,gnd,gnd,gnd,gnd,address_b[8],address_b[7],address_b[6],address_b[5],address_b[4],address_b[3],address_b[2],address_b[1],address_b[0]}),
	.portbbyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteena_b[5]}),
	.portadataout(ram_block1a43_PORTADATAOUT_bus),
	.portbdataout(ram_block1a43_PORTBDATAOUT_bus));
defparam ram_block1a43.clk0_core_clock_enable = "ena0";
defparam ram_block1a43.clk0_input_clock_enable = "ena0";
defparam ram_block1a43.data_interleave_offset_in_bits = 1;
defparam ram_block1a43.data_interleave_width_in_bits = 1;
defparam ram_block1a43.logical_ram_name = "cycloneiv_intel_onchip_ssram_drw:intel_onchip_ssram_drw|altsyncram:the_altsyncram|altsyncram_mdv1:auto_generated|ALTSYNCRAM";
defparam ram_block1a43.mixed_port_feed_through_mode = "dont_care";
defparam ram_block1a43.operation_mode = "bidir_dual_port";
defparam ram_block1a43.port_a_address_clear = "none";
defparam ram_block1a43.port_a_address_width = 9;
defparam ram_block1a43.port_a_byte_enable_mask_width = 1;
defparam ram_block1a43.port_a_byte_size = 1;
defparam ram_block1a43.port_a_data_out_clear = "none";
defparam ram_block1a43.port_a_data_out_clock = "none";
defparam ram_block1a43.port_a_data_width = 1;
defparam ram_block1a43.port_a_first_address = 0;
defparam ram_block1a43.port_a_first_bit_number = 43;
defparam ram_block1a43.port_a_last_address = 511;
defparam ram_block1a43.port_a_logical_ram_depth = 512;
defparam ram_block1a43.port_a_logical_ram_width = 64;
defparam ram_block1a43.port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam ram_block1a43.port_b_address_clear = "none";
defparam ram_block1a43.port_b_address_clock = "clock0";
defparam ram_block1a43.port_b_address_width = 9;
defparam ram_block1a43.port_b_byte_enable_clock = "clock0";
defparam ram_block1a43.port_b_byte_enable_mask_width = 1;
defparam ram_block1a43.port_b_byte_size = 1;
defparam ram_block1a43.port_b_data_in_clock = "clock0";
defparam ram_block1a43.port_b_data_out_clear = "none";
defparam ram_block1a43.port_b_data_out_clock = "none";
defparam ram_block1a43.port_b_data_width = 1;
defparam ram_block1a43.port_b_first_address = 0;
defparam ram_block1a43.port_b_first_bit_number = 43;
defparam ram_block1a43.port_b_last_address = 511;
defparam ram_block1a43.port_b_logical_ram_depth = 512;
defparam ram_block1a43.port_b_logical_ram_width = 64;
defparam ram_block1a43.port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam ram_block1a43.port_b_read_enable_clock = "clock0";
defparam ram_block1a43.port_b_write_enable_clock = "clock0";
defparam ram_block1a43.ram_block_type = "auto";

cycloneive_ram_block ram_block1a44(
	.portawe(wren_a),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(wren_b),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(clock0),
	.clk1(gnd),
	.ena0(!clocken0),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,data_a[44]}),
	.portaaddr({gnd,gnd,gnd,gnd,gnd,gnd,gnd,address_a[8],address_a[7],address_a[6],address_a[5],address_a[4],address_a[3],address_a[2],address_a[1],address_a[0]}),
	.portabyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteena_a[5]}),
	.portbdatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,data_b[44]}),
	.portbaddr({gnd,gnd,gnd,gnd,gnd,gnd,gnd,address_b[8],address_b[7],address_b[6],address_b[5],address_b[4],address_b[3],address_b[2],address_b[1],address_b[0]}),
	.portbbyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteena_b[5]}),
	.portadataout(ram_block1a44_PORTADATAOUT_bus),
	.portbdataout(ram_block1a44_PORTBDATAOUT_bus));
defparam ram_block1a44.clk0_core_clock_enable = "ena0";
defparam ram_block1a44.clk0_input_clock_enable = "ena0";
defparam ram_block1a44.data_interleave_offset_in_bits = 1;
defparam ram_block1a44.data_interleave_width_in_bits = 1;
defparam ram_block1a44.logical_ram_name = "cycloneiv_intel_onchip_ssram_drw:intel_onchip_ssram_drw|altsyncram:the_altsyncram|altsyncram_mdv1:auto_generated|ALTSYNCRAM";
defparam ram_block1a44.mixed_port_feed_through_mode = "dont_care";
defparam ram_block1a44.operation_mode = "bidir_dual_port";
defparam ram_block1a44.port_a_address_clear = "none";
defparam ram_block1a44.port_a_address_width = 9;
defparam ram_block1a44.port_a_byte_enable_mask_width = 1;
defparam ram_block1a44.port_a_byte_size = 1;
defparam ram_block1a44.port_a_data_out_clear = "none";
defparam ram_block1a44.port_a_data_out_clock = "none";
defparam ram_block1a44.port_a_data_width = 1;
defparam ram_block1a44.port_a_first_address = 0;
defparam ram_block1a44.port_a_first_bit_number = 44;
defparam ram_block1a44.port_a_last_address = 511;
defparam ram_block1a44.port_a_logical_ram_depth = 512;
defparam ram_block1a44.port_a_logical_ram_width = 64;
defparam ram_block1a44.port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam ram_block1a44.port_b_address_clear = "none";
defparam ram_block1a44.port_b_address_clock = "clock0";
defparam ram_block1a44.port_b_address_width = 9;
defparam ram_block1a44.port_b_byte_enable_clock = "clock0";
defparam ram_block1a44.port_b_byte_enable_mask_width = 1;
defparam ram_block1a44.port_b_byte_size = 1;
defparam ram_block1a44.port_b_data_in_clock = "clock0";
defparam ram_block1a44.port_b_data_out_clear = "none";
defparam ram_block1a44.port_b_data_out_clock = "none";
defparam ram_block1a44.port_b_data_width = 1;
defparam ram_block1a44.port_b_first_address = 0;
defparam ram_block1a44.port_b_first_bit_number = 44;
defparam ram_block1a44.port_b_last_address = 511;
defparam ram_block1a44.port_b_logical_ram_depth = 512;
defparam ram_block1a44.port_b_logical_ram_width = 64;
defparam ram_block1a44.port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam ram_block1a44.port_b_read_enable_clock = "clock0";
defparam ram_block1a44.port_b_write_enable_clock = "clock0";
defparam ram_block1a44.ram_block_type = "auto";

cycloneive_ram_block ram_block1a45(
	.portawe(wren_a),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(wren_b),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(clock0),
	.clk1(gnd),
	.ena0(!clocken0),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,data_a[45]}),
	.portaaddr({gnd,gnd,gnd,gnd,gnd,gnd,gnd,address_a[8],address_a[7],address_a[6],address_a[5],address_a[4],address_a[3],address_a[2],address_a[1],address_a[0]}),
	.portabyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteena_a[5]}),
	.portbdatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,data_b[45]}),
	.portbaddr({gnd,gnd,gnd,gnd,gnd,gnd,gnd,address_b[8],address_b[7],address_b[6],address_b[5],address_b[4],address_b[3],address_b[2],address_b[1],address_b[0]}),
	.portbbyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteena_b[5]}),
	.portadataout(ram_block1a45_PORTADATAOUT_bus),
	.portbdataout(ram_block1a45_PORTBDATAOUT_bus));
defparam ram_block1a45.clk0_core_clock_enable = "ena0";
defparam ram_block1a45.clk0_input_clock_enable = "ena0";
defparam ram_block1a45.data_interleave_offset_in_bits = 1;
defparam ram_block1a45.data_interleave_width_in_bits = 1;
defparam ram_block1a45.logical_ram_name = "cycloneiv_intel_onchip_ssram_drw:intel_onchip_ssram_drw|altsyncram:the_altsyncram|altsyncram_mdv1:auto_generated|ALTSYNCRAM";
defparam ram_block1a45.mixed_port_feed_through_mode = "dont_care";
defparam ram_block1a45.operation_mode = "bidir_dual_port";
defparam ram_block1a45.port_a_address_clear = "none";
defparam ram_block1a45.port_a_address_width = 9;
defparam ram_block1a45.port_a_byte_enable_mask_width = 1;
defparam ram_block1a45.port_a_byte_size = 1;
defparam ram_block1a45.port_a_data_out_clear = "none";
defparam ram_block1a45.port_a_data_out_clock = "none";
defparam ram_block1a45.port_a_data_width = 1;
defparam ram_block1a45.port_a_first_address = 0;
defparam ram_block1a45.port_a_first_bit_number = 45;
defparam ram_block1a45.port_a_last_address = 511;
defparam ram_block1a45.port_a_logical_ram_depth = 512;
defparam ram_block1a45.port_a_logical_ram_width = 64;
defparam ram_block1a45.port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam ram_block1a45.port_b_address_clear = "none";
defparam ram_block1a45.port_b_address_clock = "clock0";
defparam ram_block1a45.port_b_address_width = 9;
defparam ram_block1a45.port_b_byte_enable_clock = "clock0";
defparam ram_block1a45.port_b_byte_enable_mask_width = 1;
defparam ram_block1a45.port_b_byte_size = 1;
defparam ram_block1a45.port_b_data_in_clock = "clock0";
defparam ram_block1a45.port_b_data_out_clear = "none";
defparam ram_block1a45.port_b_data_out_clock = "none";
defparam ram_block1a45.port_b_data_width = 1;
defparam ram_block1a45.port_b_first_address = 0;
defparam ram_block1a45.port_b_first_bit_number = 45;
defparam ram_block1a45.port_b_last_address = 511;
defparam ram_block1a45.port_b_logical_ram_depth = 512;
defparam ram_block1a45.port_b_logical_ram_width = 64;
defparam ram_block1a45.port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam ram_block1a45.port_b_read_enable_clock = "clock0";
defparam ram_block1a45.port_b_write_enable_clock = "clock0";
defparam ram_block1a45.ram_block_type = "auto";

cycloneive_ram_block ram_block1a46(
	.portawe(wren_a),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(wren_b),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(clock0),
	.clk1(gnd),
	.ena0(!clocken0),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,data_a[46]}),
	.portaaddr({gnd,gnd,gnd,gnd,gnd,gnd,gnd,address_a[8],address_a[7],address_a[6],address_a[5],address_a[4],address_a[3],address_a[2],address_a[1],address_a[0]}),
	.portabyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteena_a[5]}),
	.portbdatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,data_b[46]}),
	.portbaddr({gnd,gnd,gnd,gnd,gnd,gnd,gnd,address_b[8],address_b[7],address_b[6],address_b[5],address_b[4],address_b[3],address_b[2],address_b[1],address_b[0]}),
	.portbbyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteena_b[5]}),
	.portadataout(ram_block1a46_PORTADATAOUT_bus),
	.portbdataout(ram_block1a46_PORTBDATAOUT_bus));
defparam ram_block1a46.clk0_core_clock_enable = "ena0";
defparam ram_block1a46.clk0_input_clock_enable = "ena0";
defparam ram_block1a46.data_interleave_offset_in_bits = 1;
defparam ram_block1a46.data_interleave_width_in_bits = 1;
defparam ram_block1a46.logical_ram_name = "cycloneiv_intel_onchip_ssram_drw:intel_onchip_ssram_drw|altsyncram:the_altsyncram|altsyncram_mdv1:auto_generated|ALTSYNCRAM";
defparam ram_block1a46.mixed_port_feed_through_mode = "dont_care";
defparam ram_block1a46.operation_mode = "bidir_dual_port";
defparam ram_block1a46.port_a_address_clear = "none";
defparam ram_block1a46.port_a_address_width = 9;
defparam ram_block1a46.port_a_byte_enable_mask_width = 1;
defparam ram_block1a46.port_a_byte_size = 1;
defparam ram_block1a46.port_a_data_out_clear = "none";
defparam ram_block1a46.port_a_data_out_clock = "none";
defparam ram_block1a46.port_a_data_width = 1;
defparam ram_block1a46.port_a_first_address = 0;
defparam ram_block1a46.port_a_first_bit_number = 46;
defparam ram_block1a46.port_a_last_address = 511;
defparam ram_block1a46.port_a_logical_ram_depth = 512;
defparam ram_block1a46.port_a_logical_ram_width = 64;
defparam ram_block1a46.port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam ram_block1a46.port_b_address_clear = "none";
defparam ram_block1a46.port_b_address_clock = "clock0";
defparam ram_block1a46.port_b_address_width = 9;
defparam ram_block1a46.port_b_byte_enable_clock = "clock0";
defparam ram_block1a46.port_b_byte_enable_mask_width = 1;
defparam ram_block1a46.port_b_byte_size = 1;
defparam ram_block1a46.port_b_data_in_clock = "clock0";
defparam ram_block1a46.port_b_data_out_clear = "none";
defparam ram_block1a46.port_b_data_out_clock = "none";
defparam ram_block1a46.port_b_data_width = 1;
defparam ram_block1a46.port_b_first_address = 0;
defparam ram_block1a46.port_b_first_bit_number = 46;
defparam ram_block1a46.port_b_last_address = 511;
defparam ram_block1a46.port_b_logical_ram_depth = 512;
defparam ram_block1a46.port_b_logical_ram_width = 64;
defparam ram_block1a46.port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam ram_block1a46.port_b_read_enable_clock = "clock0";
defparam ram_block1a46.port_b_write_enable_clock = "clock0";
defparam ram_block1a46.ram_block_type = "auto";

cycloneive_ram_block ram_block1a47(
	.portawe(wren_a),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(wren_b),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(clock0),
	.clk1(gnd),
	.ena0(!clocken0),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,data_a[47]}),
	.portaaddr({gnd,gnd,gnd,gnd,gnd,gnd,gnd,address_a[8],address_a[7],address_a[6],address_a[5],address_a[4],address_a[3],address_a[2],address_a[1],address_a[0]}),
	.portabyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteena_a[5]}),
	.portbdatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,data_b[47]}),
	.portbaddr({gnd,gnd,gnd,gnd,gnd,gnd,gnd,address_b[8],address_b[7],address_b[6],address_b[5],address_b[4],address_b[3],address_b[2],address_b[1],address_b[0]}),
	.portbbyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteena_b[5]}),
	.portadataout(ram_block1a47_PORTADATAOUT_bus),
	.portbdataout(ram_block1a47_PORTBDATAOUT_bus));
defparam ram_block1a47.clk0_core_clock_enable = "ena0";
defparam ram_block1a47.clk0_input_clock_enable = "ena0";
defparam ram_block1a47.data_interleave_offset_in_bits = 1;
defparam ram_block1a47.data_interleave_width_in_bits = 1;
defparam ram_block1a47.logical_ram_name = "cycloneiv_intel_onchip_ssram_drw:intel_onchip_ssram_drw|altsyncram:the_altsyncram|altsyncram_mdv1:auto_generated|ALTSYNCRAM";
defparam ram_block1a47.mixed_port_feed_through_mode = "dont_care";
defparam ram_block1a47.operation_mode = "bidir_dual_port";
defparam ram_block1a47.port_a_address_clear = "none";
defparam ram_block1a47.port_a_address_width = 9;
defparam ram_block1a47.port_a_byte_enable_mask_width = 1;
defparam ram_block1a47.port_a_byte_size = 1;
defparam ram_block1a47.port_a_data_out_clear = "none";
defparam ram_block1a47.port_a_data_out_clock = "none";
defparam ram_block1a47.port_a_data_width = 1;
defparam ram_block1a47.port_a_first_address = 0;
defparam ram_block1a47.port_a_first_bit_number = 47;
defparam ram_block1a47.port_a_last_address = 511;
defparam ram_block1a47.port_a_logical_ram_depth = 512;
defparam ram_block1a47.port_a_logical_ram_width = 64;
defparam ram_block1a47.port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam ram_block1a47.port_b_address_clear = "none";
defparam ram_block1a47.port_b_address_clock = "clock0";
defparam ram_block1a47.port_b_address_width = 9;
defparam ram_block1a47.port_b_byte_enable_clock = "clock0";
defparam ram_block1a47.port_b_byte_enable_mask_width = 1;
defparam ram_block1a47.port_b_byte_size = 1;
defparam ram_block1a47.port_b_data_in_clock = "clock0";
defparam ram_block1a47.port_b_data_out_clear = "none";
defparam ram_block1a47.port_b_data_out_clock = "none";
defparam ram_block1a47.port_b_data_width = 1;
defparam ram_block1a47.port_b_first_address = 0;
defparam ram_block1a47.port_b_first_bit_number = 47;
defparam ram_block1a47.port_b_last_address = 511;
defparam ram_block1a47.port_b_logical_ram_depth = 512;
defparam ram_block1a47.port_b_logical_ram_width = 64;
defparam ram_block1a47.port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam ram_block1a47.port_b_read_enable_clock = "clock0";
defparam ram_block1a47.port_b_write_enable_clock = "clock0";
defparam ram_block1a47.ram_block_type = "auto";

cycloneive_ram_block ram_block1a48(
	.portawe(wren_a),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(wren_b),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(clock0),
	.clk1(gnd),
	.ena0(!clocken0),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,data_a[48]}),
	.portaaddr({gnd,gnd,gnd,gnd,gnd,gnd,gnd,address_a[8],address_a[7],address_a[6],address_a[5],address_a[4],address_a[3],address_a[2],address_a[1],address_a[0]}),
	.portabyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteena_a[6]}),
	.portbdatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,data_b[48]}),
	.portbaddr({gnd,gnd,gnd,gnd,gnd,gnd,gnd,address_b[8],address_b[7],address_b[6],address_b[5],address_b[4],address_b[3],address_b[2],address_b[1],address_b[0]}),
	.portbbyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteena_b[6]}),
	.portadataout(ram_block1a48_PORTADATAOUT_bus),
	.portbdataout(ram_block1a48_PORTBDATAOUT_bus));
defparam ram_block1a48.clk0_core_clock_enable = "ena0";
defparam ram_block1a48.clk0_input_clock_enable = "ena0";
defparam ram_block1a48.data_interleave_offset_in_bits = 1;
defparam ram_block1a48.data_interleave_width_in_bits = 1;
defparam ram_block1a48.logical_ram_name = "cycloneiv_intel_onchip_ssram_drw:intel_onchip_ssram_drw|altsyncram:the_altsyncram|altsyncram_mdv1:auto_generated|ALTSYNCRAM";
defparam ram_block1a48.mixed_port_feed_through_mode = "dont_care";
defparam ram_block1a48.operation_mode = "bidir_dual_port";
defparam ram_block1a48.port_a_address_clear = "none";
defparam ram_block1a48.port_a_address_width = 9;
defparam ram_block1a48.port_a_byte_enable_mask_width = 1;
defparam ram_block1a48.port_a_byte_size = 1;
defparam ram_block1a48.port_a_data_out_clear = "none";
defparam ram_block1a48.port_a_data_out_clock = "none";
defparam ram_block1a48.port_a_data_width = 1;
defparam ram_block1a48.port_a_first_address = 0;
defparam ram_block1a48.port_a_first_bit_number = 48;
defparam ram_block1a48.port_a_last_address = 511;
defparam ram_block1a48.port_a_logical_ram_depth = 512;
defparam ram_block1a48.port_a_logical_ram_width = 64;
defparam ram_block1a48.port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam ram_block1a48.port_b_address_clear = "none";
defparam ram_block1a48.port_b_address_clock = "clock0";
defparam ram_block1a48.port_b_address_width = 9;
defparam ram_block1a48.port_b_byte_enable_clock = "clock0";
defparam ram_block1a48.port_b_byte_enable_mask_width = 1;
defparam ram_block1a48.port_b_byte_size = 1;
defparam ram_block1a48.port_b_data_in_clock = "clock0";
defparam ram_block1a48.port_b_data_out_clear = "none";
defparam ram_block1a48.port_b_data_out_clock = "none";
defparam ram_block1a48.port_b_data_width = 1;
defparam ram_block1a48.port_b_first_address = 0;
defparam ram_block1a48.port_b_first_bit_number = 48;
defparam ram_block1a48.port_b_last_address = 511;
defparam ram_block1a48.port_b_logical_ram_depth = 512;
defparam ram_block1a48.port_b_logical_ram_width = 64;
defparam ram_block1a48.port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam ram_block1a48.port_b_read_enable_clock = "clock0";
defparam ram_block1a48.port_b_write_enable_clock = "clock0";
defparam ram_block1a48.ram_block_type = "auto";

cycloneive_ram_block ram_block1a49(
	.portawe(wren_a),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(wren_b),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(clock0),
	.clk1(gnd),
	.ena0(!clocken0),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,data_a[49]}),
	.portaaddr({gnd,gnd,gnd,gnd,gnd,gnd,gnd,address_a[8],address_a[7],address_a[6],address_a[5],address_a[4],address_a[3],address_a[2],address_a[1],address_a[0]}),
	.portabyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteena_a[6]}),
	.portbdatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,data_b[49]}),
	.portbaddr({gnd,gnd,gnd,gnd,gnd,gnd,gnd,address_b[8],address_b[7],address_b[6],address_b[5],address_b[4],address_b[3],address_b[2],address_b[1],address_b[0]}),
	.portbbyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteena_b[6]}),
	.portadataout(ram_block1a49_PORTADATAOUT_bus),
	.portbdataout(ram_block1a49_PORTBDATAOUT_bus));
defparam ram_block1a49.clk0_core_clock_enable = "ena0";
defparam ram_block1a49.clk0_input_clock_enable = "ena0";
defparam ram_block1a49.data_interleave_offset_in_bits = 1;
defparam ram_block1a49.data_interleave_width_in_bits = 1;
defparam ram_block1a49.logical_ram_name = "cycloneiv_intel_onchip_ssram_drw:intel_onchip_ssram_drw|altsyncram:the_altsyncram|altsyncram_mdv1:auto_generated|ALTSYNCRAM";
defparam ram_block1a49.mixed_port_feed_through_mode = "dont_care";
defparam ram_block1a49.operation_mode = "bidir_dual_port";
defparam ram_block1a49.port_a_address_clear = "none";
defparam ram_block1a49.port_a_address_width = 9;
defparam ram_block1a49.port_a_byte_enable_mask_width = 1;
defparam ram_block1a49.port_a_byte_size = 1;
defparam ram_block1a49.port_a_data_out_clear = "none";
defparam ram_block1a49.port_a_data_out_clock = "none";
defparam ram_block1a49.port_a_data_width = 1;
defparam ram_block1a49.port_a_first_address = 0;
defparam ram_block1a49.port_a_first_bit_number = 49;
defparam ram_block1a49.port_a_last_address = 511;
defparam ram_block1a49.port_a_logical_ram_depth = 512;
defparam ram_block1a49.port_a_logical_ram_width = 64;
defparam ram_block1a49.port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam ram_block1a49.port_b_address_clear = "none";
defparam ram_block1a49.port_b_address_clock = "clock0";
defparam ram_block1a49.port_b_address_width = 9;
defparam ram_block1a49.port_b_byte_enable_clock = "clock0";
defparam ram_block1a49.port_b_byte_enable_mask_width = 1;
defparam ram_block1a49.port_b_byte_size = 1;
defparam ram_block1a49.port_b_data_in_clock = "clock0";
defparam ram_block1a49.port_b_data_out_clear = "none";
defparam ram_block1a49.port_b_data_out_clock = "none";
defparam ram_block1a49.port_b_data_width = 1;
defparam ram_block1a49.port_b_first_address = 0;
defparam ram_block1a49.port_b_first_bit_number = 49;
defparam ram_block1a49.port_b_last_address = 511;
defparam ram_block1a49.port_b_logical_ram_depth = 512;
defparam ram_block1a49.port_b_logical_ram_width = 64;
defparam ram_block1a49.port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam ram_block1a49.port_b_read_enable_clock = "clock0";
defparam ram_block1a49.port_b_write_enable_clock = "clock0";
defparam ram_block1a49.ram_block_type = "auto";

cycloneive_ram_block ram_block1a50(
	.portawe(wren_a),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(wren_b),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(clock0),
	.clk1(gnd),
	.ena0(!clocken0),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,data_a[50]}),
	.portaaddr({gnd,gnd,gnd,gnd,gnd,gnd,gnd,address_a[8],address_a[7],address_a[6],address_a[5],address_a[4],address_a[3],address_a[2],address_a[1],address_a[0]}),
	.portabyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteena_a[6]}),
	.portbdatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,data_b[50]}),
	.portbaddr({gnd,gnd,gnd,gnd,gnd,gnd,gnd,address_b[8],address_b[7],address_b[6],address_b[5],address_b[4],address_b[3],address_b[2],address_b[1],address_b[0]}),
	.portbbyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteena_b[6]}),
	.portadataout(ram_block1a50_PORTADATAOUT_bus),
	.portbdataout(ram_block1a50_PORTBDATAOUT_bus));
defparam ram_block1a50.clk0_core_clock_enable = "ena0";
defparam ram_block1a50.clk0_input_clock_enable = "ena0";
defparam ram_block1a50.data_interleave_offset_in_bits = 1;
defparam ram_block1a50.data_interleave_width_in_bits = 1;
defparam ram_block1a50.logical_ram_name = "cycloneiv_intel_onchip_ssram_drw:intel_onchip_ssram_drw|altsyncram:the_altsyncram|altsyncram_mdv1:auto_generated|ALTSYNCRAM";
defparam ram_block1a50.mixed_port_feed_through_mode = "dont_care";
defparam ram_block1a50.operation_mode = "bidir_dual_port";
defparam ram_block1a50.port_a_address_clear = "none";
defparam ram_block1a50.port_a_address_width = 9;
defparam ram_block1a50.port_a_byte_enable_mask_width = 1;
defparam ram_block1a50.port_a_byte_size = 1;
defparam ram_block1a50.port_a_data_out_clear = "none";
defparam ram_block1a50.port_a_data_out_clock = "none";
defparam ram_block1a50.port_a_data_width = 1;
defparam ram_block1a50.port_a_first_address = 0;
defparam ram_block1a50.port_a_first_bit_number = 50;
defparam ram_block1a50.port_a_last_address = 511;
defparam ram_block1a50.port_a_logical_ram_depth = 512;
defparam ram_block1a50.port_a_logical_ram_width = 64;
defparam ram_block1a50.port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam ram_block1a50.port_b_address_clear = "none";
defparam ram_block1a50.port_b_address_clock = "clock0";
defparam ram_block1a50.port_b_address_width = 9;
defparam ram_block1a50.port_b_byte_enable_clock = "clock0";
defparam ram_block1a50.port_b_byte_enable_mask_width = 1;
defparam ram_block1a50.port_b_byte_size = 1;
defparam ram_block1a50.port_b_data_in_clock = "clock0";
defparam ram_block1a50.port_b_data_out_clear = "none";
defparam ram_block1a50.port_b_data_out_clock = "none";
defparam ram_block1a50.port_b_data_width = 1;
defparam ram_block1a50.port_b_first_address = 0;
defparam ram_block1a50.port_b_first_bit_number = 50;
defparam ram_block1a50.port_b_last_address = 511;
defparam ram_block1a50.port_b_logical_ram_depth = 512;
defparam ram_block1a50.port_b_logical_ram_width = 64;
defparam ram_block1a50.port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam ram_block1a50.port_b_read_enable_clock = "clock0";
defparam ram_block1a50.port_b_write_enable_clock = "clock0";
defparam ram_block1a50.ram_block_type = "auto";

cycloneive_ram_block ram_block1a51(
	.portawe(wren_a),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(wren_b),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(clock0),
	.clk1(gnd),
	.ena0(!clocken0),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,data_a[51]}),
	.portaaddr({gnd,gnd,gnd,gnd,gnd,gnd,gnd,address_a[8],address_a[7],address_a[6],address_a[5],address_a[4],address_a[3],address_a[2],address_a[1],address_a[0]}),
	.portabyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteena_a[6]}),
	.portbdatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,data_b[51]}),
	.portbaddr({gnd,gnd,gnd,gnd,gnd,gnd,gnd,address_b[8],address_b[7],address_b[6],address_b[5],address_b[4],address_b[3],address_b[2],address_b[1],address_b[0]}),
	.portbbyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteena_b[6]}),
	.portadataout(ram_block1a51_PORTADATAOUT_bus),
	.portbdataout(ram_block1a51_PORTBDATAOUT_bus));
defparam ram_block1a51.clk0_core_clock_enable = "ena0";
defparam ram_block1a51.clk0_input_clock_enable = "ena0";
defparam ram_block1a51.data_interleave_offset_in_bits = 1;
defparam ram_block1a51.data_interleave_width_in_bits = 1;
defparam ram_block1a51.logical_ram_name = "cycloneiv_intel_onchip_ssram_drw:intel_onchip_ssram_drw|altsyncram:the_altsyncram|altsyncram_mdv1:auto_generated|ALTSYNCRAM";
defparam ram_block1a51.mixed_port_feed_through_mode = "dont_care";
defparam ram_block1a51.operation_mode = "bidir_dual_port";
defparam ram_block1a51.port_a_address_clear = "none";
defparam ram_block1a51.port_a_address_width = 9;
defparam ram_block1a51.port_a_byte_enable_mask_width = 1;
defparam ram_block1a51.port_a_byte_size = 1;
defparam ram_block1a51.port_a_data_out_clear = "none";
defparam ram_block1a51.port_a_data_out_clock = "none";
defparam ram_block1a51.port_a_data_width = 1;
defparam ram_block1a51.port_a_first_address = 0;
defparam ram_block1a51.port_a_first_bit_number = 51;
defparam ram_block1a51.port_a_last_address = 511;
defparam ram_block1a51.port_a_logical_ram_depth = 512;
defparam ram_block1a51.port_a_logical_ram_width = 64;
defparam ram_block1a51.port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam ram_block1a51.port_b_address_clear = "none";
defparam ram_block1a51.port_b_address_clock = "clock0";
defparam ram_block1a51.port_b_address_width = 9;
defparam ram_block1a51.port_b_byte_enable_clock = "clock0";
defparam ram_block1a51.port_b_byte_enable_mask_width = 1;
defparam ram_block1a51.port_b_byte_size = 1;
defparam ram_block1a51.port_b_data_in_clock = "clock0";
defparam ram_block1a51.port_b_data_out_clear = "none";
defparam ram_block1a51.port_b_data_out_clock = "none";
defparam ram_block1a51.port_b_data_width = 1;
defparam ram_block1a51.port_b_first_address = 0;
defparam ram_block1a51.port_b_first_bit_number = 51;
defparam ram_block1a51.port_b_last_address = 511;
defparam ram_block1a51.port_b_logical_ram_depth = 512;
defparam ram_block1a51.port_b_logical_ram_width = 64;
defparam ram_block1a51.port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam ram_block1a51.port_b_read_enable_clock = "clock0";
defparam ram_block1a51.port_b_write_enable_clock = "clock0";
defparam ram_block1a51.ram_block_type = "auto";

cycloneive_ram_block ram_block1a52(
	.portawe(wren_a),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(wren_b),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(clock0),
	.clk1(gnd),
	.ena0(!clocken0),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,data_a[52]}),
	.portaaddr({gnd,gnd,gnd,gnd,gnd,gnd,gnd,address_a[8],address_a[7],address_a[6],address_a[5],address_a[4],address_a[3],address_a[2],address_a[1],address_a[0]}),
	.portabyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteena_a[6]}),
	.portbdatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,data_b[52]}),
	.portbaddr({gnd,gnd,gnd,gnd,gnd,gnd,gnd,address_b[8],address_b[7],address_b[6],address_b[5],address_b[4],address_b[3],address_b[2],address_b[1],address_b[0]}),
	.portbbyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteena_b[6]}),
	.portadataout(ram_block1a52_PORTADATAOUT_bus),
	.portbdataout(ram_block1a52_PORTBDATAOUT_bus));
defparam ram_block1a52.clk0_core_clock_enable = "ena0";
defparam ram_block1a52.clk0_input_clock_enable = "ena0";
defparam ram_block1a52.data_interleave_offset_in_bits = 1;
defparam ram_block1a52.data_interleave_width_in_bits = 1;
defparam ram_block1a52.logical_ram_name = "cycloneiv_intel_onchip_ssram_drw:intel_onchip_ssram_drw|altsyncram:the_altsyncram|altsyncram_mdv1:auto_generated|ALTSYNCRAM";
defparam ram_block1a52.mixed_port_feed_through_mode = "dont_care";
defparam ram_block1a52.operation_mode = "bidir_dual_port";
defparam ram_block1a52.port_a_address_clear = "none";
defparam ram_block1a52.port_a_address_width = 9;
defparam ram_block1a52.port_a_byte_enable_mask_width = 1;
defparam ram_block1a52.port_a_byte_size = 1;
defparam ram_block1a52.port_a_data_out_clear = "none";
defparam ram_block1a52.port_a_data_out_clock = "none";
defparam ram_block1a52.port_a_data_width = 1;
defparam ram_block1a52.port_a_first_address = 0;
defparam ram_block1a52.port_a_first_bit_number = 52;
defparam ram_block1a52.port_a_last_address = 511;
defparam ram_block1a52.port_a_logical_ram_depth = 512;
defparam ram_block1a52.port_a_logical_ram_width = 64;
defparam ram_block1a52.port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam ram_block1a52.port_b_address_clear = "none";
defparam ram_block1a52.port_b_address_clock = "clock0";
defparam ram_block1a52.port_b_address_width = 9;
defparam ram_block1a52.port_b_byte_enable_clock = "clock0";
defparam ram_block1a52.port_b_byte_enable_mask_width = 1;
defparam ram_block1a52.port_b_byte_size = 1;
defparam ram_block1a52.port_b_data_in_clock = "clock0";
defparam ram_block1a52.port_b_data_out_clear = "none";
defparam ram_block1a52.port_b_data_out_clock = "none";
defparam ram_block1a52.port_b_data_width = 1;
defparam ram_block1a52.port_b_first_address = 0;
defparam ram_block1a52.port_b_first_bit_number = 52;
defparam ram_block1a52.port_b_last_address = 511;
defparam ram_block1a52.port_b_logical_ram_depth = 512;
defparam ram_block1a52.port_b_logical_ram_width = 64;
defparam ram_block1a52.port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam ram_block1a52.port_b_read_enable_clock = "clock0";
defparam ram_block1a52.port_b_write_enable_clock = "clock0";
defparam ram_block1a52.ram_block_type = "auto";

cycloneive_ram_block ram_block1a53(
	.portawe(wren_a),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(wren_b),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(clock0),
	.clk1(gnd),
	.ena0(!clocken0),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,data_a[53]}),
	.portaaddr({gnd,gnd,gnd,gnd,gnd,gnd,gnd,address_a[8],address_a[7],address_a[6],address_a[5],address_a[4],address_a[3],address_a[2],address_a[1],address_a[0]}),
	.portabyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteena_a[6]}),
	.portbdatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,data_b[53]}),
	.portbaddr({gnd,gnd,gnd,gnd,gnd,gnd,gnd,address_b[8],address_b[7],address_b[6],address_b[5],address_b[4],address_b[3],address_b[2],address_b[1],address_b[0]}),
	.portbbyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteena_b[6]}),
	.portadataout(ram_block1a53_PORTADATAOUT_bus),
	.portbdataout(ram_block1a53_PORTBDATAOUT_bus));
defparam ram_block1a53.clk0_core_clock_enable = "ena0";
defparam ram_block1a53.clk0_input_clock_enable = "ena0";
defparam ram_block1a53.data_interleave_offset_in_bits = 1;
defparam ram_block1a53.data_interleave_width_in_bits = 1;
defparam ram_block1a53.logical_ram_name = "cycloneiv_intel_onchip_ssram_drw:intel_onchip_ssram_drw|altsyncram:the_altsyncram|altsyncram_mdv1:auto_generated|ALTSYNCRAM";
defparam ram_block1a53.mixed_port_feed_through_mode = "dont_care";
defparam ram_block1a53.operation_mode = "bidir_dual_port";
defparam ram_block1a53.port_a_address_clear = "none";
defparam ram_block1a53.port_a_address_width = 9;
defparam ram_block1a53.port_a_byte_enable_mask_width = 1;
defparam ram_block1a53.port_a_byte_size = 1;
defparam ram_block1a53.port_a_data_out_clear = "none";
defparam ram_block1a53.port_a_data_out_clock = "none";
defparam ram_block1a53.port_a_data_width = 1;
defparam ram_block1a53.port_a_first_address = 0;
defparam ram_block1a53.port_a_first_bit_number = 53;
defparam ram_block1a53.port_a_last_address = 511;
defparam ram_block1a53.port_a_logical_ram_depth = 512;
defparam ram_block1a53.port_a_logical_ram_width = 64;
defparam ram_block1a53.port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam ram_block1a53.port_b_address_clear = "none";
defparam ram_block1a53.port_b_address_clock = "clock0";
defparam ram_block1a53.port_b_address_width = 9;
defparam ram_block1a53.port_b_byte_enable_clock = "clock0";
defparam ram_block1a53.port_b_byte_enable_mask_width = 1;
defparam ram_block1a53.port_b_byte_size = 1;
defparam ram_block1a53.port_b_data_in_clock = "clock0";
defparam ram_block1a53.port_b_data_out_clear = "none";
defparam ram_block1a53.port_b_data_out_clock = "none";
defparam ram_block1a53.port_b_data_width = 1;
defparam ram_block1a53.port_b_first_address = 0;
defparam ram_block1a53.port_b_first_bit_number = 53;
defparam ram_block1a53.port_b_last_address = 511;
defparam ram_block1a53.port_b_logical_ram_depth = 512;
defparam ram_block1a53.port_b_logical_ram_width = 64;
defparam ram_block1a53.port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam ram_block1a53.port_b_read_enable_clock = "clock0";
defparam ram_block1a53.port_b_write_enable_clock = "clock0";
defparam ram_block1a53.ram_block_type = "auto";

cycloneive_ram_block ram_block1a54(
	.portawe(wren_a),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(wren_b),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(clock0),
	.clk1(gnd),
	.ena0(!clocken0),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,data_a[54]}),
	.portaaddr({gnd,gnd,gnd,gnd,gnd,gnd,gnd,address_a[8],address_a[7],address_a[6],address_a[5],address_a[4],address_a[3],address_a[2],address_a[1],address_a[0]}),
	.portabyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteena_a[6]}),
	.portbdatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,data_b[54]}),
	.portbaddr({gnd,gnd,gnd,gnd,gnd,gnd,gnd,address_b[8],address_b[7],address_b[6],address_b[5],address_b[4],address_b[3],address_b[2],address_b[1],address_b[0]}),
	.portbbyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteena_b[6]}),
	.portadataout(ram_block1a54_PORTADATAOUT_bus),
	.portbdataout(ram_block1a54_PORTBDATAOUT_bus));
defparam ram_block1a54.clk0_core_clock_enable = "ena0";
defparam ram_block1a54.clk0_input_clock_enable = "ena0";
defparam ram_block1a54.data_interleave_offset_in_bits = 1;
defparam ram_block1a54.data_interleave_width_in_bits = 1;
defparam ram_block1a54.logical_ram_name = "cycloneiv_intel_onchip_ssram_drw:intel_onchip_ssram_drw|altsyncram:the_altsyncram|altsyncram_mdv1:auto_generated|ALTSYNCRAM";
defparam ram_block1a54.mixed_port_feed_through_mode = "dont_care";
defparam ram_block1a54.operation_mode = "bidir_dual_port";
defparam ram_block1a54.port_a_address_clear = "none";
defparam ram_block1a54.port_a_address_width = 9;
defparam ram_block1a54.port_a_byte_enable_mask_width = 1;
defparam ram_block1a54.port_a_byte_size = 1;
defparam ram_block1a54.port_a_data_out_clear = "none";
defparam ram_block1a54.port_a_data_out_clock = "none";
defparam ram_block1a54.port_a_data_width = 1;
defparam ram_block1a54.port_a_first_address = 0;
defparam ram_block1a54.port_a_first_bit_number = 54;
defparam ram_block1a54.port_a_last_address = 511;
defparam ram_block1a54.port_a_logical_ram_depth = 512;
defparam ram_block1a54.port_a_logical_ram_width = 64;
defparam ram_block1a54.port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam ram_block1a54.port_b_address_clear = "none";
defparam ram_block1a54.port_b_address_clock = "clock0";
defparam ram_block1a54.port_b_address_width = 9;
defparam ram_block1a54.port_b_byte_enable_clock = "clock0";
defparam ram_block1a54.port_b_byte_enable_mask_width = 1;
defparam ram_block1a54.port_b_byte_size = 1;
defparam ram_block1a54.port_b_data_in_clock = "clock0";
defparam ram_block1a54.port_b_data_out_clear = "none";
defparam ram_block1a54.port_b_data_out_clock = "none";
defparam ram_block1a54.port_b_data_width = 1;
defparam ram_block1a54.port_b_first_address = 0;
defparam ram_block1a54.port_b_first_bit_number = 54;
defparam ram_block1a54.port_b_last_address = 511;
defparam ram_block1a54.port_b_logical_ram_depth = 512;
defparam ram_block1a54.port_b_logical_ram_width = 64;
defparam ram_block1a54.port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam ram_block1a54.port_b_read_enable_clock = "clock0";
defparam ram_block1a54.port_b_write_enable_clock = "clock0";
defparam ram_block1a54.ram_block_type = "auto";

cycloneive_ram_block ram_block1a55(
	.portawe(wren_a),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(wren_b),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(clock0),
	.clk1(gnd),
	.ena0(!clocken0),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,data_a[55]}),
	.portaaddr({gnd,gnd,gnd,gnd,gnd,gnd,gnd,address_a[8],address_a[7],address_a[6],address_a[5],address_a[4],address_a[3],address_a[2],address_a[1],address_a[0]}),
	.portabyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteena_a[6]}),
	.portbdatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,data_b[55]}),
	.portbaddr({gnd,gnd,gnd,gnd,gnd,gnd,gnd,address_b[8],address_b[7],address_b[6],address_b[5],address_b[4],address_b[3],address_b[2],address_b[1],address_b[0]}),
	.portbbyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteena_b[6]}),
	.portadataout(ram_block1a55_PORTADATAOUT_bus),
	.portbdataout(ram_block1a55_PORTBDATAOUT_bus));
defparam ram_block1a55.clk0_core_clock_enable = "ena0";
defparam ram_block1a55.clk0_input_clock_enable = "ena0";
defparam ram_block1a55.data_interleave_offset_in_bits = 1;
defparam ram_block1a55.data_interleave_width_in_bits = 1;
defparam ram_block1a55.logical_ram_name = "cycloneiv_intel_onchip_ssram_drw:intel_onchip_ssram_drw|altsyncram:the_altsyncram|altsyncram_mdv1:auto_generated|ALTSYNCRAM";
defparam ram_block1a55.mixed_port_feed_through_mode = "dont_care";
defparam ram_block1a55.operation_mode = "bidir_dual_port";
defparam ram_block1a55.port_a_address_clear = "none";
defparam ram_block1a55.port_a_address_width = 9;
defparam ram_block1a55.port_a_byte_enable_mask_width = 1;
defparam ram_block1a55.port_a_byte_size = 1;
defparam ram_block1a55.port_a_data_out_clear = "none";
defparam ram_block1a55.port_a_data_out_clock = "none";
defparam ram_block1a55.port_a_data_width = 1;
defparam ram_block1a55.port_a_first_address = 0;
defparam ram_block1a55.port_a_first_bit_number = 55;
defparam ram_block1a55.port_a_last_address = 511;
defparam ram_block1a55.port_a_logical_ram_depth = 512;
defparam ram_block1a55.port_a_logical_ram_width = 64;
defparam ram_block1a55.port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam ram_block1a55.port_b_address_clear = "none";
defparam ram_block1a55.port_b_address_clock = "clock0";
defparam ram_block1a55.port_b_address_width = 9;
defparam ram_block1a55.port_b_byte_enable_clock = "clock0";
defparam ram_block1a55.port_b_byte_enable_mask_width = 1;
defparam ram_block1a55.port_b_byte_size = 1;
defparam ram_block1a55.port_b_data_in_clock = "clock0";
defparam ram_block1a55.port_b_data_out_clear = "none";
defparam ram_block1a55.port_b_data_out_clock = "none";
defparam ram_block1a55.port_b_data_width = 1;
defparam ram_block1a55.port_b_first_address = 0;
defparam ram_block1a55.port_b_first_bit_number = 55;
defparam ram_block1a55.port_b_last_address = 511;
defparam ram_block1a55.port_b_logical_ram_depth = 512;
defparam ram_block1a55.port_b_logical_ram_width = 64;
defparam ram_block1a55.port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam ram_block1a55.port_b_read_enable_clock = "clock0";
defparam ram_block1a55.port_b_write_enable_clock = "clock0";
defparam ram_block1a55.ram_block_type = "auto";

cycloneive_ram_block ram_block1a56(
	.portawe(wren_a),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(wren_b),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(clock0),
	.clk1(gnd),
	.ena0(!clocken0),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,data_a[56]}),
	.portaaddr({gnd,gnd,gnd,gnd,gnd,gnd,gnd,address_a[8],address_a[7],address_a[6],address_a[5],address_a[4],address_a[3],address_a[2],address_a[1],address_a[0]}),
	.portabyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteena_a[7]}),
	.portbdatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,data_b[56]}),
	.portbaddr({gnd,gnd,gnd,gnd,gnd,gnd,gnd,address_b[8],address_b[7],address_b[6],address_b[5],address_b[4],address_b[3],address_b[2],address_b[1],address_b[0]}),
	.portbbyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteena_b[7]}),
	.portadataout(ram_block1a56_PORTADATAOUT_bus),
	.portbdataout(ram_block1a56_PORTBDATAOUT_bus));
defparam ram_block1a56.clk0_core_clock_enable = "ena0";
defparam ram_block1a56.clk0_input_clock_enable = "ena0";
defparam ram_block1a56.data_interleave_offset_in_bits = 1;
defparam ram_block1a56.data_interleave_width_in_bits = 1;
defparam ram_block1a56.logical_ram_name = "cycloneiv_intel_onchip_ssram_drw:intel_onchip_ssram_drw|altsyncram:the_altsyncram|altsyncram_mdv1:auto_generated|ALTSYNCRAM";
defparam ram_block1a56.mixed_port_feed_through_mode = "dont_care";
defparam ram_block1a56.operation_mode = "bidir_dual_port";
defparam ram_block1a56.port_a_address_clear = "none";
defparam ram_block1a56.port_a_address_width = 9;
defparam ram_block1a56.port_a_byte_enable_mask_width = 1;
defparam ram_block1a56.port_a_byte_size = 1;
defparam ram_block1a56.port_a_data_out_clear = "none";
defparam ram_block1a56.port_a_data_out_clock = "none";
defparam ram_block1a56.port_a_data_width = 1;
defparam ram_block1a56.port_a_first_address = 0;
defparam ram_block1a56.port_a_first_bit_number = 56;
defparam ram_block1a56.port_a_last_address = 511;
defparam ram_block1a56.port_a_logical_ram_depth = 512;
defparam ram_block1a56.port_a_logical_ram_width = 64;
defparam ram_block1a56.port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam ram_block1a56.port_b_address_clear = "none";
defparam ram_block1a56.port_b_address_clock = "clock0";
defparam ram_block1a56.port_b_address_width = 9;
defparam ram_block1a56.port_b_byte_enable_clock = "clock0";
defparam ram_block1a56.port_b_byte_enable_mask_width = 1;
defparam ram_block1a56.port_b_byte_size = 1;
defparam ram_block1a56.port_b_data_in_clock = "clock0";
defparam ram_block1a56.port_b_data_out_clear = "none";
defparam ram_block1a56.port_b_data_out_clock = "none";
defparam ram_block1a56.port_b_data_width = 1;
defparam ram_block1a56.port_b_first_address = 0;
defparam ram_block1a56.port_b_first_bit_number = 56;
defparam ram_block1a56.port_b_last_address = 511;
defparam ram_block1a56.port_b_logical_ram_depth = 512;
defparam ram_block1a56.port_b_logical_ram_width = 64;
defparam ram_block1a56.port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam ram_block1a56.port_b_read_enable_clock = "clock0";
defparam ram_block1a56.port_b_write_enable_clock = "clock0";
defparam ram_block1a56.ram_block_type = "auto";

cycloneive_ram_block ram_block1a57(
	.portawe(wren_a),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(wren_b),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(clock0),
	.clk1(gnd),
	.ena0(!clocken0),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,data_a[57]}),
	.portaaddr({gnd,gnd,gnd,gnd,gnd,gnd,gnd,address_a[8],address_a[7],address_a[6],address_a[5],address_a[4],address_a[3],address_a[2],address_a[1],address_a[0]}),
	.portabyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteena_a[7]}),
	.portbdatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,data_b[57]}),
	.portbaddr({gnd,gnd,gnd,gnd,gnd,gnd,gnd,address_b[8],address_b[7],address_b[6],address_b[5],address_b[4],address_b[3],address_b[2],address_b[1],address_b[0]}),
	.portbbyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteena_b[7]}),
	.portadataout(ram_block1a57_PORTADATAOUT_bus),
	.portbdataout(ram_block1a57_PORTBDATAOUT_bus));
defparam ram_block1a57.clk0_core_clock_enable = "ena0";
defparam ram_block1a57.clk0_input_clock_enable = "ena0";
defparam ram_block1a57.data_interleave_offset_in_bits = 1;
defparam ram_block1a57.data_interleave_width_in_bits = 1;
defparam ram_block1a57.logical_ram_name = "cycloneiv_intel_onchip_ssram_drw:intel_onchip_ssram_drw|altsyncram:the_altsyncram|altsyncram_mdv1:auto_generated|ALTSYNCRAM";
defparam ram_block1a57.mixed_port_feed_through_mode = "dont_care";
defparam ram_block1a57.operation_mode = "bidir_dual_port";
defparam ram_block1a57.port_a_address_clear = "none";
defparam ram_block1a57.port_a_address_width = 9;
defparam ram_block1a57.port_a_byte_enable_mask_width = 1;
defparam ram_block1a57.port_a_byte_size = 1;
defparam ram_block1a57.port_a_data_out_clear = "none";
defparam ram_block1a57.port_a_data_out_clock = "none";
defparam ram_block1a57.port_a_data_width = 1;
defparam ram_block1a57.port_a_first_address = 0;
defparam ram_block1a57.port_a_first_bit_number = 57;
defparam ram_block1a57.port_a_last_address = 511;
defparam ram_block1a57.port_a_logical_ram_depth = 512;
defparam ram_block1a57.port_a_logical_ram_width = 64;
defparam ram_block1a57.port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam ram_block1a57.port_b_address_clear = "none";
defparam ram_block1a57.port_b_address_clock = "clock0";
defparam ram_block1a57.port_b_address_width = 9;
defparam ram_block1a57.port_b_byte_enable_clock = "clock0";
defparam ram_block1a57.port_b_byte_enable_mask_width = 1;
defparam ram_block1a57.port_b_byte_size = 1;
defparam ram_block1a57.port_b_data_in_clock = "clock0";
defparam ram_block1a57.port_b_data_out_clear = "none";
defparam ram_block1a57.port_b_data_out_clock = "none";
defparam ram_block1a57.port_b_data_width = 1;
defparam ram_block1a57.port_b_first_address = 0;
defparam ram_block1a57.port_b_first_bit_number = 57;
defparam ram_block1a57.port_b_last_address = 511;
defparam ram_block1a57.port_b_logical_ram_depth = 512;
defparam ram_block1a57.port_b_logical_ram_width = 64;
defparam ram_block1a57.port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam ram_block1a57.port_b_read_enable_clock = "clock0";
defparam ram_block1a57.port_b_write_enable_clock = "clock0";
defparam ram_block1a57.ram_block_type = "auto";

cycloneive_ram_block ram_block1a58(
	.portawe(wren_a),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(wren_b),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(clock0),
	.clk1(gnd),
	.ena0(!clocken0),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,data_a[58]}),
	.portaaddr({gnd,gnd,gnd,gnd,gnd,gnd,gnd,address_a[8],address_a[7],address_a[6],address_a[5],address_a[4],address_a[3],address_a[2],address_a[1],address_a[0]}),
	.portabyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteena_a[7]}),
	.portbdatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,data_b[58]}),
	.portbaddr({gnd,gnd,gnd,gnd,gnd,gnd,gnd,address_b[8],address_b[7],address_b[6],address_b[5],address_b[4],address_b[3],address_b[2],address_b[1],address_b[0]}),
	.portbbyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteena_b[7]}),
	.portadataout(ram_block1a58_PORTADATAOUT_bus),
	.portbdataout(ram_block1a58_PORTBDATAOUT_bus));
defparam ram_block1a58.clk0_core_clock_enable = "ena0";
defparam ram_block1a58.clk0_input_clock_enable = "ena0";
defparam ram_block1a58.data_interleave_offset_in_bits = 1;
defparam ram_block1a58.data_interleave_width_in_bits = 1;
defparam ram_block1a58.logical_ram_name = "cycloneiv_intel_onchip_ssram_drw:intel_onchip_ssram_drw|altsyncram:the_altsyncram|altsyncram_mdv1:auto_generated|ALTSYNCRAM";
defparam ram_block1a58.mixed_port_feed_through_mode = "dont_care";
defparam ram_block1a58.operation_mode = "bidir_dual_port";
defparam ram_block1a58.port_a_address_clear = "none";
defparam ram_block1a58.port_a_address_width = 9;
defparam ram_block1a58.port_a_byte_enable_mask_width = 1;
defparam ram_block1a58.port_a_byte_size = 1;
defparam ram_block1a58.port_a_data_out_clear = "none";
defparam ram_block1a58.port_a_data_out_clock = "none";
defparam ram_block1a58.port_a_data_width = 1;
defparam ram_block1a58.port_a_first_address = 0;
defparam ram_block1a58.port_a_first_bit_number = 58;
defparam ram_block1a58.port_a_last_address = 511;
defparam ram_block1a58.port_a_logical_ram_depth = 512;
defparam ram_block1a58.port_a_logical_ram_width = 64;
defparam ram_block1a58.port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam ram_block1a58.port_b_address_clear = "none";
defparam ram_block1a58.port_b_address_clock = "clock0";
defparam ram_block1a58.port_b_address_width = 9;
defparam ram_block1a58.port_b_byte_enable_clock = "clock0";
defparam ram_block1a58.port_b_byte_enable_mask_width = 1;
defparam ram_block1a58.port_b_byte_size = 1;
defparam ram_block1a58.port_b_data_in_clock = "clock0";
defparam ram_block1a58.port_b_data_out_clear = "none";
defparam ram_block1a58.port_b_data_out_clock = "none";
defparam ram_block1a58.port_b_data_width = 1;
defparam ram_block1a58.port_b_first_address = 0;
defparam ram_block1a58.port_b_first_bit_number = 58;
defparam ram_block1a58.port_b_last_address = 511;
defparam ram_block1a58.port_b_logical_ram_depth = 512;
defparam ram_block1a58.port_b_logical_ram_width = 64;
defparam ram_block1a58.port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam ram_block1a58.port_b_read_enable_clock = "clock0";
defparam ram_block1a58.port_b_write_enable_clock = "clock0";
defparam ram_block1a58.ram_block_type = "auto";

cycloneive_ram_block ram_block1a59(
	.portawe(wren_a),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(wren_b),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(clock0),
	.clk1(gnd),
	.ena0(!clocken0),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,data_a[59]}),
	.portaaddr({gnd,gnd,gnd,gnd,gnd,gnd,gnd,address_a[8],address_a[7],address_a[6],address_a[5],address_a[4],address_a[3],address_a[2],address_a[1],address_a[0]}),
	.portabyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteena_a[7]}),
	.portbdatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,data_b[59]}),
	.portbaddr({gnd,gnd,gnd,gnd,gnd,gnd,gnd,address_b[8],address_b[7],address_b[6],address_b[5],address_b[4],address_b[3],address_b[2],address_b[1],address_b[0]}),
	.portbbyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteena_b[7]}),
	.portadataout(ram_block1a59_PORTADATAOUT_bus),
	.portbdataout(ram_block1a59_PORTBDATAOUT_bus));
defparam ram_block1a59.clk0_core_clock_enable = "ena0";
defparam ram_block1a59.clk0_input_clock_enable = "ena0";
defparam ram_block1a59.data_interleave_offset_in_bits = 1;
defparam ram_block1a59.data_interleave_width_in_bits = 1;
defparam ram_block1a59.logical_ram_name = "cycloneiv_intel_onchip_ssram_drw:intel_onchip_ssram_drw|altsyncram:the_altsyncram|altsyncram_mdv1:auto_generated|ALTSYNCRAM";
defparam ram_block1a59.mixed_port_feed_through_mode = "dont_care";
defparam ram_block1a59.operation_mode = "bidir_dual_port";
defparam ram_block1a59.port_a_address_clear = "none";
defparam ram_block1a59.port_a_address_width = 9;
defparam ram_block1a59.port_a_byte_enable_mask_width = 1;
defparam ram_block1a59.port_a_byte_size = 1;
defparam ram_block1a59.port_a_data_out_clear = "none";
defparam ram_block1a59.port_a_data_out_clock = "none";
defparam ram_block1a59.port_a_data_width = 1;
defparam ram_block1a59.port_a_first_address = 0;
defparam ram_block1a59.port_a_first_bit_number = 59;
defparam ram_block1a59.port_a_last_address = 511;
defparam ram_block1a59.port_a_logical_ram_depth = 512;
defparam ram_block1a59.port_a_logical_ram_width = 64;
defparam ram_block1a59.port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam ram_block1a59.port_b_address_clear = "none";
defparam ram_block1a59.port_b_address_clock = "clock0";
defparam ram_block1a59.port_b_address_width = 9;
defparam ram_block1a59.port_b_byte_enable_clock = "clock0";
defparam ram_block1a59.port_b_byte_enable_mask_width = 1;
defparam ram_block1a59.port_b_byte_size = 1;
defparam ram_block1a59.port_b_data_in_clock = "clock0";
defparam ram_block1a59.port_b_data_out_clear = "none";
defparam ram_block1a59.port_b_data_out_clock = "none";
defparam ram_block1a59.port_b_data_width = 1;
defparam ram_block1a59.port_b_first_address = 0;
defparam ram_block1a59.port_b_first_bit_number = 59;
defparam ram_block1a59.port_b_last_address = 511;
defparam ram_block1a59.port_b_logical_ram_depth = 512;
defparam ram_block1a59.port_b_logical_ram_width = 64;
defparam ram_block1a59.port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam ram_block1a59.port_b_read_enable_clock = "clock0";
defparam ram_block1a59.port_b_write_enable_clock = "clock0";
defparam ram_block1a59.ram_block_type = "auto";

cycloneive_ram_block ram_block1a60(
	.portawe(wren_a),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(wren_b),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(clock0),
	.clk1(gnd),
	.ena0(!clocken0),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,data_a[60]}),
	.portaaddr({gnd,gnd,gnd,gnd,gnd,gnd,gnd,address_a[8],address_a[7],address_a[6],address_a[5],address_a[4],address_a[3],address_a[2],address_a[1],address_a[0]}),
	.portabyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteena_a[7]}),
	.portbdatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,data_b[60]}),
	.portbaddr({gnd,gnd,gnd,gnd,gnd,gnd,gnd,address_b[8],address_b[7],address_b[6],address_b[5],address_b[4],address_b[3],address_b[2],address_b[1],address_b[0]}),
	.portbbyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteena_b[7]}),
	.portadataout(ram_block1a60_PORTADATAOUT_bus),
	.portbdataout(ram_block1a60_PORTBDATAOUT_bus));
defparam ram_block1a60.clk0_core_clock_enable = "ena0";
defparam ram_block1a60.clk0_input_clock_enable = "ena0";
defparam ram_block1a60.data_interleave_offset_in_bits = 1;
defparam ram_block1a60.data_interleave_width_in_bits = 1;
defparam ram_block1a60.logical_ram_name = "cycloneiv_intel_onchip_ssram_drw:intel_onchip_ssram_drw|altsyncram:the_altsyncram|altsyncram_mdv1:auto_generated|ALTSYNCRAM";
defparam ram_block1a60.mixed_port_feed_through_mode = "dont_care";
defparam ram_block1a60.operation_mode = "bidir_dual_port";
defparam ram_block1a60.port_a_address_clear = "none";
defparam ram_block1a60.port_a_address_width = 9;
defparam ram_block1a60.port_a_byte_enable_mask_width = 1;
defparam ram_block1a60.port_a_byte_size = 1;
defparam ram_block1a60.port_a_data_out_clear = "none";
defparam ram_block1a60.port_a_data_out_clock = "none";
defparam ram_block1a60.port_a_data_width = 1;
defparam ram_block1a60.port_a_first_address = 0;
defparam ram_block1a60.port_a_first_bit_number = 60;
defparam ram_block1a60.port_a_last_address = 511;
defparam ram_block1a60.port_a_logical_ram_depth = 512;
defparam ram_block1a60.port_a_logical_ram_width = 64;
defparam ram_block1a60.port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam ram_block1a60.port_b_address_clear = "none";
defparam ram_block1a60.port_b_address_clock = "clock0";
defparam ram_block1a60.port_b_address_width = 9;
defparam ram_block1a60.port_b_byte_enable_clock = "clock0";
defparam ram_block1a60.port_b_byte_enable_mask_width = 1;
defparam ram_block1a60.port_b_byte_size = 1;
defparam ram_block1a60.port_b_data_in_clock = "clock0";
defparam ram_block1a60.port_b_data_out_clear = "none";
defparam ram_block1a60.port_b_data_out_clock = "none";
defparam ram_block1a60.port_b_data_width = 1;
defparam ram_block1a60.port_b_first_address = 0;
defparam ram_block1a60.port_b_first_bit_number = 60;
defparam ram_block1a60.port_b_last_address = 511;
defparam ram_block1a60.port_b_logical_ram_depth = 512;
defparam ram_block1a60.port_b_logical_ram_width = 64;
defparam ram_block1a60.port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam ram_block1a60.port_b_read_enable_clock = "clock0";
defparam ram_block1a60.port_b_write_enable_clock = "clock0";
defparam ram_block1a60.ram_block_type = "auto";

cycloneive_ram_block ram_block1a61(
	.portawe(wren_a),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(wren_b),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(clock0),
	.clk1(gnd),
	.ena0(!clocken0),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,data_a[61]}),
	.portaaddr({gnd,gnd,gnd,gnd,gnd,gnd,gnd,address_a[8],address_a[7],address_a[6],address_a[5],address_a[4],address_a[3],address_a[2],address_a[1],address_a[0]}),
	.portabyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteena_a[7]}),
	.portbdatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,data_b[61]}),
	.portbaddr({gnd,gnd,gnd,gnd,gnd,gnd,gnd,address_b[8],address_b[7],address_b[6],address_b[5],address_b[4],address_b[3],address_b[2],address_b[1],address_b[0]}),
	.portbbyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteena_b[7]}),
	.portadataout(ram_block1a61_PORTADATAOUT_bus),
	.portbdataout(ram_block1a61_PORTBDATAOUT_bus));
defparam ram_block1a61.clk0_core_clock_enable = "ena0";
defparam ram_block1a61.clk0_input_clock_enable = "ena0";
defparam ram_block1a61.data_interleave_offset_in_bits = 1;
defparam ram_block1a61.data_interleave_width_in_bits = 1;
defparam ram_block1a61.logical_ram_name = "cycloneiv_intel_onchip_ssram_drw:intel_onchip_ssram_drw|altsyncram:the_altsyncram|altsyncram_mdv1:auto_generated|ALTSYNCRAM";
defparam ram_block1a61.mixed_port_feed_through_mode = "dont_care";
defparam ram_block1a61.operation_mode = "bidir_dual_port";
defparam ram_block1a61.port_a_address_clear = "none";
defparam ram_block1a61.port_a_address_width = 9;
defparam ram_block1a61.port_a_byte_enable_mask_width = 1;
defparam ram_block1a61.port_a_byte_size = 1;
defparam ram_block1a61.port_a_data_out_clear = "none";
defparam ram_block1a61.port_a_data_out_clock = "none";
defparam ram_block1a61.port_a_data_width = 1;
defparam ram_block1a61.port_a_first_address = 0;
defparam ram_block1a61.port_a_first_bit_number = 61;
defparam ram_block1a61.port_a_last_address = 511;
defparam ram_block1a61.port_a_logical_ram_depth = 512;
defparam ram_block1a61.port_a_logical_ram_width = 64;
defparam ram_block1a61.port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam ram_block1a61.port_b_address_clear = "none";
defparam ram_block1a61.port_b_address_clock = "clock0";
defparam ram_block1a61.port_b_address_width = 9;
defparam ram_block1a61.port_b_byte_enable_clock = "clock0";
defparam ram_block1a61.port_b_byte_enable_mask_width = 1;
defparam ram_block1a61.port_b_byte_size = 1;
defparam ram_block1a61.port_b_data_in_clock = "clock0";
defparam ram_block1a61.port_b_data_out_clear = "none";
defparam ram_block1a61.port_b_data_out_clock = "none";
defparam ram_block1a61.port_b_data_width = 1;
defparam ram_block1a61.port_b_first_address = 0;
defparam ram_block1a61.port_b_first_bit_number = 61;
defparam ram_block1a61.port_b_last_address = 511;
defparam ram_block1a61.port_b_logical_ram_depth = 512;
defparam ram_block1a61.port_b_logical_ram_width = 64;
defparam ram_block1a61.port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam ram_block1a61.port_b_read_enable_clock = "clock0";
defparam ram_block1a61.port_b_write_enable_clock = "clock0";
defparam ram_block1a61.ram_block_type = "auto";

cycloneive_ram_block ram_block1a62(
	.portawe(wren_a),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(wren_b),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(clock0),
	.clk1(gnd),
	.ena0(!clocken0),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,data_a[62]}),
	.portaaddr({gnd,gnd,gnd,gnd,gnd,gnd,gnd,address_a[8],address_a[7],address_a[6],address_a[5],address_a[4],address_a[3],address_a[2],address_a[1],address_a[0]}),
	.portabyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteena_a[7]}),
	.portbdatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,data_b[62]}),
	.portbaddr({gnd,gnd,gnd,gnd,gnd,gnd,gnd,address_b[8],address_b[7],address_b[6],address_b[5],address_b[4],address_b[3],address_b[2],address_b[1],address_b[0]}),
	.portbbyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteena_b[7]}),
	.portadataout(ram_block1a62_PORTADATAOUT_bus),
	.portbdataout(ram_block1a62_PORTBDATAOUT_bus));
defparam ram_block1a62.clk0_core_clock_enable = "ena0";
defparam ram_block1a62.clk0_input_clock_enable = "ena0";
defparam ram_block1a62.data_interleave_offset_in_bits = 1;
defparam ram_block1a62.data_interleave_width_in_bits = 1;
defparam ram_block1a62.logical_ram_name = "cycloneiv_intel_onchip_ssram_drw:intel_onchip_ssram_drw|altsyncram:the_altsyncram|altsyncram_mdv1:auto_generated|ALTSYNCRAM";
defparam ram_block1a62.mixed_port_feed_through_mode = "dont_care";
defparam ram_block1a62.operation_mode = "bidir_dual_port";
defparam ram_block1a62.port_a_address_clear = "none";
defparam ram_block1a62.port_a_address_width = 9;
defparam ram_block1a62.port_a_byte_enable_mask_width = 1;
defparam ram_block1a62.port_a_byte_size = 1;
defparam ram_block1a62.port_a_data_out_clear = "none";
defparam ram_block1a62.port_a_data_out_clock = "none";
defparam ram_block1a62.port_a_data_width = 1;
defparam ram_block1a62.port_a_first_address = 0;
defparam ram_block1a62.port_a_first_bit_number = 62;
defparam ram_block1a62.port_a_last_address = 511;
defparam ram_block1a62.port_a_logical_ram_depth = 512;
defparam ram_block1a62.port_a_logical_ram_width = 64;
defparam ram_block1a62.port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam ram_block1a62.port_b_address_clear = "none";
defparam ram_block1a62.port_b_address_clock = "clock0";
defparam ram_block1a62.port_b_address_width = 9;
defparam ram_block1a62.port_b_byte_enable_clock = "clock0";
defparam ram_block1a62.port_b_byte_enable_mask_width = 1;
defparam ram_block1a62.port_b_byte_size = 1;
defparam ram_block1a62.port_b_data_in_clock = "clock0";
defparam ram_block1a62.port_b_data_out_clear = "none";
defparam ram_block1a62.port_b_data_out_clock = "none";
defparam ram_block1a62.port_b_data_width = 1;
defparam ram_block1a62.port_b_first_address = 0;
defparam ram_block1a62.port_b_first_bit_number = 62;
defparam ram_block1a62.port_b_last_address = 511;
defparam ram_block1a62.port_b_logical_ram_depth = 512;
defparam ram_block1a62.port_b_logical_ram_width = 64;
defparam ram_block1a62.port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam ram_block1a62.port_b_read_enable_clock = "clock0";
defparam ram_block1a62.port_b_write_enable_clock = "clock0";
defparam ram_block1a62.ram_block_type = "auto";

cycloneive_ram_block ram_block1a63(
	.portawe(wren_a),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(wren_b),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(clock0),
	.clk1(gnd),
	.ena0(!clocken0),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,data_a[63]}),
	.portaaddr({gnd,gnd,gnd,gnd,gnd,gnd,gnd,address_a[8],address_a[7],address_a[6],address_a[5],address_a[4],address_a[3],address_a[2],address_a[1],address_a[0]}),
	.portabyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteena_a[7]}),
	.portbdatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,data_b[63]}),
	.portbaddr({gnd,gnd,gnd,gnd,gnd,gnd,gnd,address_b[8],address_b[7],address_b[6],address_b[5],address_b[4],address_b[3],address_b[2],address_b[1],address_b[0]}),
	.portbbyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteena_b[7]}),
	.portadataout(ram_block1a63_PORTADATAOUT_bus),
	.portbdataout(ram_block1a63_PORTBDATAOUT_bus));
defparam ram_block1a63.clk0_core_clock_enable = "ena0";
defparam ram_block1a63.clk0_input_clock_enable = "ena0";
defparam ram_block1a63.data_interleave_offset_in_bits = 1;
defparam ram_block1a63.data_interleave_width_in_bits = 1;
defparam ram_block1a63.logical_ram_name = "cycloneiv_intel_onchip_ssram_drw:intel_onchip_ssram_drw|altsyncram:the_altsyncram|altsyncram_mdv1:auto_generated|ALTSYNCRAM";
defparam ram_block1a63.mixed_port_feed_through_mode = "dont_care";
defparam ram_block1a63.operation_mode = "bidir_dual_port";
defparam ram_block1a63.port_a_address_clear = "none";
defparam ram_block1a63.port_a_address_width = 9;
defparam ram_block1a63.port_a_byte_enable_mask_width = 1;
defparam ram_block1a63.port_a_byte_size = 1;
defparam ram_block1a63.port_a_data_out_clear = "none";
defparam ram_block1a63.port_a_data_out_clock = "none";
defparam ram_block1a63.port_a_data_width = 1;
defparam ram_block1a63.port_a_first_address = 0;
defparam ram_block1a63.port_a_first_bit_number = 63;
defparam ram_block1a63.port_a_last_address = 511;
defparam ram_block1a63.port_a_logical_ram_depth = 512;
defparam ram_block1a63.port_a_logical_ram_width = 64;
defparam ram_block1a63.port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam ram_block1a63.port_b_address_clear = "none";
defparam ram_block1a63.port_b_address_clock = "clock0";
defparam ram_block1a63.port_b_address_width = 9;
defparam ram_block1a63.port_b_byte_enable_clock = "clock0";
defparam ram_block1a63.port_b_byte_enable_mask_width = 1;
defparam ram_block1a63.port_b_byte_size = 1;
defparam ram_block1a63.port_b_data_in_clock = "clock0";
defparam ram_block1a63.port_b_data_out_clear = "none";
defparam ram_block1a63.port_b_data_out_clock = "none";
defparam ram_block1a63.port_b_data_width = 1;
defparam ram_block1a63.port_b_first_address = 0;
defparam ram_block1a63.port_b_first_bit_number = 63;
defparam ram_block1a63.port_b_last_address = 511;
defparam ram_block1a63.port_b_logical_ram_depth = 512;
defparam ram_block1a63.port_b_logical_ram_width = 64;
defparam ram_block1a63.port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam ram_block1a63.port_b_read_enable_clock = "clock0";
defparam ram_block1a63.port_b_write_enable_clock = "clock0";
defparam ram_block1a63.ram_block_type = "auto";

endmodule

module cycloneiv_cycloneiv_mm_interconnect_0 (
	q_a_0,
	q_b_0,
	q_a_1,
	q_b_1,
	q_a_2,
	q_b_2,
	q_a_3,
	q_b_3,
	q_a_4,
	q_b_4,
	q_a_5,
	q_b_5,
	q_a_6,
	q_b_6,
	q_a_7,
	q_b_7,
	q_a_8,
	q_b_8,
	q_a_9,
	q_b_9,
	q_a_10,
	q_b_10,
	q_a_11,
	q_b_11,
	q_a_12,
	q_b_12,
	q_a_13,
	q_b_13,
	q_a_14,
	q_b_14,
	q_a_15,
	q_b_15,
	q_a_16,
	q_b_16,
	q_a_17,
	q_b_17,
	q_a_18,
	q_b_18,
	q_a_19,
	q_b_19,
	q_a_20,
	q_b_20,
	q_a_21,
	q_b_21,
	q_a_22,
	q_b_22,
	q_a_23,
	q_b_23,
	q_a_24,
	q_b_24,
	q_a_25,
	q_b_25,
	q_a_26,
	q_b_26,
	q_a_27,
	q_b_27,
	q_a_28,
	q_b_28,
	q_a_29,
	q_b_29,
	q_a_30,
	q_b_30,
	q_a_31,
	q_b_31,
	q_a_32,
	q_b_32,
	q_a_33,
	q_b_33,
	q_a_34,
	q_b_34,
	q_a_35,
	q_b_35,
	q_a_36,
	q_b_36,
	q_a_37,
	q_b_37,
	q_a_38,
	q_b_38,
	q_a_39,
	q_b_39,
	q_a_40,
	q_b_40,
	q_a_41,
	q_b_41,
	q_a_42,
	q_b_42,
	q_a_43,
	q_b_43,
	q_a_44,
	q_b_44,
	q_a_45,
	q_b_45,
	q_a_46,
	q_b_46,
	q_a_47,
	q_b_47,
	q_a_48,
	q_b_48,
	q_a_49,
	q_b_49,
	q_a_50,
	q_b_50,
	q_a_51,
	q_b_51,
	q_a_52,
	q_b_52,
	q_a_53,
	q_b_53,
	q_a_54,
	q_b_54,
	q_a_55,
	q_b_55,
	q_a_56,
	q_b_56,
	q_a_57,
	q_b_57,
	q_a_58,
	q_b_58,
	q_a_59,
	q_b_59,
	q_a_60,
	q_b_60,
	q_a_61,
	q_b_61,
	q_a_62,
	q_b_62,
	q_a_63,
	q_b_63,
	full1,
	data1_0,
	data1_36,
	data1_35,
	data1_34,
	data1_33,
	Equal1,
	source0_data_65,
	source0_data_70,
	source0_data_69,
	source0_data_68,
	source0_data_66,
	source0_data_64,
	source0_data_691,
	source0_data_701,
	source0_data_641,
	source0_data_651,
	source0_data_681,
	source0_data_661,
	WideOr0,
	full11,
	last_dest_id_0,
	has_pending_responses,
	wready,
	nonposted_cmd_accepted,
	r_sync_rst,
	awready,
	src0_valid,
	src0_valid1,
	src_data_144,
	full0,
	src_data_145,
	full12,
	data1_361,
	data1_351,
	data1_341,
	data1_331,
	WideOr01,
	cmd_sink_ready,
	src1_valid,
	src1_valid1,
	src_data_1441,
	full01,
	src_data_1451,
	src_data_0,
	src_data_1,
	src_data_2,
	src_data_3,
	src_data_4,
	src_data_5,
	src_data_6,
	src_data_7,
	src_data_8,
	src_data_9,
	src_data_10,
	src_data_11,
	src_data_12,
	src_data_13,
	src_data_14,
	src_data_15,
	src_data_16,
	src_data_17,
	src_data_18,
	src_data_19,
	src_data_20,
	src_data_21,
	src_data_22,
	src_data_23,
	src_data_24,
	src_data_25,
	src_data_26,
	src_data_27,
	src_data_28,
	src_data_29,
	src_data_30,
	src_data_31,
	src_data_32,
	src_data_33,
	src_data_34,
	src_data_35,
	src_data_36,
	src_data_37,
	src_data_38,
	src_data_39,
	src_data_40,
	src_data_41,
	src_data_42,
	src_data_43,
	src_data_44,
	src_data_45,
	src_data_46,
	src_data_47,
	src_data_48,
	src_data_49,
	src_data_50,
	src_data_51,
	src_data_52,
	src_data_53,
	src_data_54,
	src_data_55,
	src_data_56,
	src_data_57,
	src_data_58,
	src_data_59,
	src_data_60,
	src_data_61,
	src_data_62,
	src_data_63,
	src_payload_0,
	data1_32,
	data1_31,
	data1_30,
	data1_29,
	data1_12,
	data1_10,
	data1_11,
	data1_28,
	data1_27,
	data1_26,
	data1_25,
	data1_24,
	data1_23,
	data1_22,
	data1_21,
	data1_8,
	data1_221,
	data1_111,
	data1_121,
	data1_101,
	data1_211,
	data1_231,
	data1_81,
	data1_4,
	data1_2,
	data1_7,
	data1_6,
	data1_5,
	data1_3,
	data1_1,
	data1_13,
	data1_131,
	data1_14,
	data1_141,
	data1_15,
	data1_151,
	data1_16,
	data1_161,
	data1_17,
	data1_171,
	data1_18,
	data1_181,
	data1_19,
	data1_191,
	data1_20,
	data1_201,
	cmd_sink_ready1,
	m0_write,
	m0_write1,
	in_data_reg_0,
	int_nxt_addr_reg_dly_3,
	int_nxt_addr_reg_dly_4,
	int_nxt_addr_reg_dly_5,
	int_nxt_addr_reg_dly_6,
	int_nxt_addr_reg_dly_7,
	int_nxt_addr_reg_dly_8,
	int_nxt_addr_reg_dly_9,
	int_nxt_addr_reg_dly_10,
	int_nxt_addr_reg_dly_11,
	in_data_reg_01,
	int_nxt_addr_reg_dly_31,
	int_nxt_addr_reg_dly_41,
	int_nxt_addr_reg_dly_51,
	int_nxt_addr_reg_dly_61,
	int_nxt_addr_reg_dly_71,
	int_nxt_addr_reg_dly_81,
	int_nxt_addr_reg_dly_91,
	int_nxt_addr_reg_dly_101,
	int_nxt_addr_reg_dly_111,
	in_data_reg_1,
	in_data_reg_11,
	in_data_reg_2,
	in_data_reg_21,
	in_data_reg_3,
	in_data_reg_31,
	in_data_reg_4,
	in_data_reg_41,
	in_data_reg_5,
	in_data_reg_51,
	in_data_reg_6,
	in_data_reg_61,
	in_data_reg_7,
	in_data_reg_71,
	in_data_reg_8,
	in_data_reg_81,
	in_data_reg_9,
	in_data_reg_91,
	in_data_reg_10,
	in_data_reg_101,
	in_data_reg_111,
	in_data_reg_112,
	in_data_reg_12,
	in_data_reg_121,
	in_data_reg_13,
	in_data_reg_131,
	in_data_reg_14,
	in_data_reg_141,
	in_data_reg_15,
	in_data_reg_151,
	in_data_reg_16,
	in_data_reg_161,
	in_data_reg_17,
	in_data_reg_171,
	in_data_reg_18,
	in_data_reg_181,
	in_data_reg_19,
	in_data_reg_191,
	in_data_reg_20,
	in_data_reg_201,
	in_data_reg_211,
	in_data_reg_212,
	in_data_reg_22,
	in_data_reg_221,
	in_data_reg_23,
	in_data_reg_231,
	in_data_reg_24,
	in_data_reg_241,
	in_data_reg_25,
	in_data_reg_251,
	in_data_reg_26,
	in_data_reg_261,
	in_data_reg_27,
	in_data_reg_271,
	in_data_reg_28,
	in_data_reg_281,
	in_data_reg_29,
	in_data_reg_291,
	in_data_reg_30,
	in_data_reg_301,
	in_data_reg_311,
	in_data_reg_312,
	in_data_reg_32,
	in_data_reg_321,
	in_data_reg_33,
	in_data_reg_331,
	in_data_reg_34,
	in_data_reg_341,
	in_data_reg_35,
	in_data_reg_351,
	in_data_reg_36,
	in_data_reg_361,
	in_data_reg_37,
	in_data_reg_371,
	in_data_reg_38,
	in_data_reg_381,
	in_data_reg_39,
	in_data_reg_391,
	in_data_reg_40,
	in_data_reg_401,
	in_data_reg_411,
	in_data_reg_412,
	in_data_reg_42,
	in_data_reg_421,
	in_data_reg_43,
	in_data_reg_431,
	in_data_reg_44,
	in_data_reg_441,
	in_data_reg_45,
	in_data_reg_451,
	in_data_reg_46,
	in_data_reg_461,
	in_data_reg_47,
	in_data_reg_471,
	in_data_reg_48,
	in_data_reg_481,
	in_data_reg_49,
	in_data_reg_491,
	in_data_reg_50,
	in_data_reg_501,
	in_data_reg_511,
	in_data_reg_512,
	in_data_reg_52,
	in_data_reg_521,
	in_data_reg_53,
	in_data_reg_531,
	in_data_reg_54,
	in_data_reg_541,
	in_data_reg_55,
	in_data_reg_551,
	in_data_reg_56,
	in_data_reg_561,
	in_data_reg_57,
	in_data_reg_571,
	in_data_reg_58,
	in_data_reg_581,
	in_data_reg_59,
	in_data_reg_591,
	in_data_reg_60,
	in_data_reg_601,
	in_data_reg_611,
	in_data_reg_612,
	in_data_reg_62,
	in_data_reg_621,
	in_data_reg_63,
	in_data_reg_631,
	data1_9,
	data1_91,
	data1_82,
	data1_53,
	data1_531,
	data1_54,
	data1_541,
	data1_92,
	data1_241,
	data1_251,
	data1_261,
	data1_271,
	data1_281,
	data1_291,
	data1_301,
	data1_311,
	data1_321,
	data1_102,
	data1_112,
	data1_122,
	data1_132,
	data1_142,
	data1_152,
	data1_162,
	data1_172,
	data1_182,
	data1_192,
	data1_202,
	data1_212,
	data1_222,
	data1_232,
	data1_242,
	data1_252,
	data1_262,
	data1_272,
	data1_282,
	data1_292,
	data1_302,
	data1_312,
	data1_322,
	data1_332,
	data1_342,
	data1_352,
	data1_362,
	data1_37,
	data1_38,
	data1_39,
	data1_40,
	data1_41,
	data1_42,
	data1_43,
	data1_44,
	data1_45,
	data1_46,
	data1_47,
	data1_48,
	data1_49,
	data1_50,
	data1_51,
	data1_52,
	data1_532,
	data1_542,
	data1_55,
	data1_56,
	data1_57,
	data1_58,
	data1_59,
	data1_60,
	data1_61,
	data1_62,
	data1_63,
	data1_64,
	data1_65,
	data1_66,
	data1_67,
	data1_68,
	data1_69,
	data1_70,
	data1_71,
	data1_72,
	source0_data_71,
	source0_data_67,
	source0_data_671,
	source0_data_711,
	clk_clk)/* synthesis synthesis_greybox=0 */;
input 	q_a_0;
input 	q_b_0;
input 	q_a_1;
input 	q_b_1;
input 	q_a_2;
input 	q_b_2;
input 	q_a_3;
input 	q_b_3;
input 	q_a_4;
input 	q_b_4;
input 	q_a_5;
input 	q_b_5;
input 	q_a_6;
input 	q_b_6;
input 	q_a_7;
input 	q_b_7;
input 	q_a_8;
input 	q_b_8;
input 	q_a_9;
input 	q_b_9;
input 	q_a_10;
input 	q_b_10;
input 	q_a_11;
input 	q_b_11;
input 	q_a_12;
input 	q_b_12;
input 	q_a_13;
input 	q_b_13;
input 	q_a_14;
input 	q_b_14;
input 	q_a_15;
input 	q_b_15;
input 	q_a_16;
input 	q_b_16;
input 	q_a_17;
input 	q_b_17;
input 	q_a_18;
input 	q_b_18;
input 	q_a_19;
input 	q_b_19;
input 	q_a_20;
input 	q_b_20;
input 	q_a_21;
input 	q_b_21;
input 	q_a_22;
input 	q_b_22;
input 	q_a_23;
input 	q_b_23;
input 	q_a_24;
input 	q_b_24;
input 	q_a_25;
input 	q_b_25;
input 	q_a_26;
input 	q_b_26;
input 	q_a_27;
input 	q_b_27;
input 	q_a_28;
input 	q_b_28;
input 	q_a_29;
input 	q_b_29;
input 	q_a_30;
input 	q_b_30;
input 	q_a_31;
input 	q_b_31;
input 	q_a_32;
input 	q_b_32;
input 	q_a_33;
input 	q_b_33;
input 	q_a_34;
input 	q_b_34;
input 	q_a_35;
input 	q_b_35;
input 	q_a_36;
input 	q_b_36;
input 	q_a_37;
input 	q_b_37;
input 	q_a_38;
input 	q_b_38;
input 	q_a_39;
input 	q_b_39;
input 	q_a_40;
input 	q_b_40;
input 	q_a_41;
input 	q_b_41;
input 	q_a_42;
input 	q_b_42;
input 	q_a_43;
input 	q_b_43;
input 	q_a_44;
input 	q_b_44;
input 	q_a_45;
input 	q_b_45;
input 	q_a_46;
input 	q_b_46;
input 	q_a_47;
input 	q_b_47;
input 	q_a_48;
input 	q_b_48;
input 	q_a_49;
input 	q_b_49;
input 	q_a_50;
input 	q_b_50;
input 	q_a_51;
input 	q_b_51;
input 	q_a_52;
input 	q_b_52;
input 	q_a_53;
input 	q_b_53;
input 	q_a_54;
input 	q_b_54;
input 	q_a_55;
input 	q_b_55;
input 	q_a_56;
input 	q_b_56;
input 	q_a_57;
input 	q_b_57;
input 	q_a_58;
input 	q_b_58;
input 	q_a_59;
input 	q_b_59;
input 	q_a_60;
input 	q_b_60;
input 	q_a_61;
input 	q_b_61;
input 	q_a_62;
input 	q_b_62;
input 	q_a_63;
input 	q_b_63;
input 	full1;
input 	data1_0;
input 	data1_36;
input 	data1_35;
input 	data1_34;
input 	data1_33;
output 	Equal1;
output 	source0_data_65;
output 	source0_data_70;
output 	source0_data_69;
output 	source0_data_68;
output 	source0_data_66;
output 	source0_data_64;
output 	source0_data_691;
output 	source0_data_701;
output 	source0_data_641;
output 	source0_data_651;
output 	source0_data_681;
output 	source0_data_661;
output 	WideOr0;
input 	full11;
output 	last_dest_id_0;
output 	has_pending_responses;
output 	wready;
output 	nonposted_cmd_accepted;
input 	r_sync_rst;
output 	awready;
output 	src0_valid;
output 	src0_valid1;
output 	src_data_144;
input 	full0;
output 	src_data_145;
input 	full12;
input 	data1_361;
input 	data1_351;
input 	data1_341;
input 	data1_331;
output 	WideOr01;
output 	cmd_sink_ready;
output 	src1_valid;
output 	src1_valid1;
output 	src_data_1441;
input 	full01;
output 	src_data_1451;
output 	src_data_0;
output 	src_data_1;
output 	src_data_2;
output 	src_data_3;
output 	src_data_4;
output 	src_data_5;
output 	src_data_6;
output 	src_data_7;
output 	src_data_8;
output 	src_data_9;
output 	src_data_10;
output 	src_data_11;
output 	src_data_12;
output 	src_data_13;
output 	src_data_14;
output 	src_data_15;
output 	src_data_16;
output 	src_data_17;
output 	src_data_18;
output 	src_data_19;
output 	src_data_20;
output 	src_data_21;
output 	src_data_22;
output 	src_data_23;
output 	src_data_24;
output 	src_data_25;
output 	src_data_26;
output 	src_data_27;
output 	src_data_28;
output 	src_data_29;
output 	src_data_30;
output 	src_data_31;
output 	src_data_32;
output 	src_data_33;
output 	src_data_34;
output 	src_data_35;
output 	src_data_36;
output 	src_data_37;
output 	src_data_38;
output 	src_data_39;
output 	src_data_40;
output 	src_data_41;
output 	src_data_42;
output 	src_data_43;
output 	src_data_44;
output 	src_data_45;
output 	src_data_46;
output 	src_data_47;
output 	src_data_48;
output 	src_data_49;
output 	src_data_50;
output 	src_data_51;
output 	src_data_52;
output 	src_data_53;
output 	src_data_54;
output 	src_data_55;
output 	src_data_56;
output 	src_data_57;
output 	src_data_58;
output 	src_data_59;
output 	src_data_60;
output 	src_data_61;
output 	src_data_62;
output 	src_data_63;
output 	src_payload_0;
input 	data1_32;
input 	data1_31;
input 	data1_30;
input 	data1_29;
input 	data1_12;
input 	data1_10;
input 	data1_11;
input 	data1_28;
input 	data1_27;
input 	data1_26;
input 	data1_25;
input 	data1_24;
input 	data1_23;
input 	data1_22;
input 	data1_21;
input 	data1_8;
input 	data1_221;
input 	data1_111;
input 	data1_121;
input 	data1_101;
input 	data1_211;
input 	data1_231;
input 	data1_81;
input 	data1_4;
input 	data1_2;
input 	data1_7;
input 	data1_6;
input 	data1_5;
input 	data1_3;
input 	data1_1;
input 	data1_13;
input 	data1_131;
input 	data1_14;
input 	data1_141;
input 	data1_15;
input 	data1_151;
input 	data1_16;
input 	data1_161;
input 	data1_17;
input 	data1_171;
input 	data1_18;
input 	data1_181;
input 	data1_19;
input 	data1_191;
input 	data1_20;
input 	data1_201;
output 	cmd_sink_ready1;
output 	m0_write;
output 	m0_write1;
output 	in_data_reg_0;
output 	int_nxt_addr_reg_dly_3;
output 	int_nxt_addr_reg_dly_4;
output 	int_nxt_addr_reg_dly_5;
output 	int_nxt_addr_reg_dly_6;
output 	int_nxt_addr_reg_dly_7;
output 	int_nxt_addr_reg_dly_8;
output 	int_nxt_addr_reg_dly_9;
output 	int_nxt_addr_reg_dly_10;
output 	int_nxt_addr_reg_dly_11;
output 	in_data_reg_01;
output 	int_nxt_addr_reg_dly_31;
output 	int_nxt_addr_reg_dly_41;
output 	int_nxt_addr_reg_dly_51;
output 	int_nxt_addr_reg_dly_61;
output 	int_nxt_addr_reg_dly_71;
output 	int_nxt_addr_reg_dly_81;
output 	int_nxt_addr_reg_dly_91;
output 	int_nxt_addr_reg_dly_101;
output 	int_nxt_addr_reg_dly_111;
output 	in_data_reg_1;
output 	in_data_reg_11;
output 	in_data_reg_2;
output 	in_data_reg_21;
output 	in_data_reg_3;
output 	in_data_reg_31;
output 	in_data_reg_4;
output 	in_data_reg_41;
output 	in_data_reg_5;
output 	in_data_reg_51;
output 	in_data_reg_6;
output 	in_data_reg_61;
output 	in_data_reg_7;
output 	in_data_reg_71;
output 	in_data_reg_8;
output 	in_data_reg_81;
output 	in_data_reg_9;
output 	in_data_reg_91;
output 	in_data_reg_10;
output 	in_data_reg_101;
output 	in_data_reg_111;
output 	in_data_reg_112;
output 	in_data_reg_12;
output 	in_data_reg_121;
output 	in_data_reg_13;
output 	in_data_reg_131;
output 	in_data_reg_14;
output 	in_data_reg_141;
output 	in_data_reg_15;
output 	in_data_reg_151;
output 	in_data_reg_16;
output 	in_data_reg_161;
output 	in_data_reg_17;
output 	in_data_reg_171;
output 	in_data_reg_18;
output 	in_data_reg_181;
output 	in_data_reg_19;
output 	in_data_reg_191;
output 	in_data_reg_20;
output 	in_data_reg_201;
output 	in_data_reg_211;
output 	in_data_reg_212;
output 	in_data_reg_22;
output 	in_data_reg_221;
output 	in_data_reg_23;
output 	in_data_reg_231;
output 	in_data_reg_24;
output 	in_data_reg_241;
output 	in_data_reg_25;
output 	in_data_reg_251;
output 	in_data_reg_26;
output 	in_data_reg_261;
output 	in_data_reg_27;
output 	in_data_reg_271;
output 	in_data_reg_28;
output 	in_data_reg_281;
output 	in_data_reg_29;
output 	in_data_reg_291;
output 	in_data_reg_30;
output 	in_data_reg_301;
output 	in_data_reg_311;
output 	in_data_reg_312;
output 	in_data_reg_32;
output 	in_data_reg_321;
output 	in_data_reg_33;
output 	in_data_reg_331;
output 	in_data_reg_34;
output 	in_data_reg_341;
output 	in_data_reg_35;
output 	in_data_reg_351;
output 	in_data_reg_36;
output 	in_data_reg_361;
output 	in_data_reg_37;
output 	in_data_reg_371;
output 	in_data_reg_38;
output 	in_data_reg_381;
output 	in_data_reg_39;
output 	in_data_reg_391;
output 	in_data_reg_40;
output 	in_data_reg_401;
output 	in_data_reg_411;
output 	in_data_reg_412;
output 	in_data_reg_42;
output 	in_data_reg_421;
output 	in_data_reg_43;
output 	in_data_reg_431;
output 	in_data_reg_44;
output 	in_data_reg_441;
output 	in_data_reg_45;
output 	in_data_reg_451;
output 	in_data_reg_46;
output 	in_data_reg_461;
output 	in_data_reg_47;
output 	in_data_reg_471;
output 	in_data_reg_48;
output 	in_data_reg_481;
output 	in_data_reg_49;
output 	in_data_reg_491;
output 	in_data_reg_50;
output 	in_data_reg_501;
output 	in_data_reg_511;
output 	in_data_reg_512;
output 	in_data_reg_52;
output 	in_data_reg_521;
output 	in_data_reg_53;
output 	in_data_reg_531;
output 	in_data_reg_54;
output 	in_data_reg_541;
output 	in_data_reg_55;
output 	in_data_reg_551;
output 	in_data_reg_56;
output 	in_data_reg_561;
output 	in_data_reg_57;
output 	in_data_reg_571;
output 	in_data_reg_58;
output 	in_data_reg_581;
output 	in_data_reg_59;
output 	in_data_reg_591;
output 	in_data_reg_60;
output 	in_data_reg_601;
output 	in_data_reg_611;
output 	in_data_reg_612;
output 	in_data_reg_62;
output 	in_data_reg_621;
output 	in_data_reg_63;
output 	in_data_reg_631;
input 	data1_9;
input 	data1_91;
input 	data1_82;
input 	data1_53;
input 	data1_531;
input 	data1_54;
input 	data1_541;
input 	data1_92;
input 	data1_241;
input 	data1_251;
input 	data1_261;
input 	data1_271;
input 	data1_281;
input 	data1_291;
input 	data1_301;
input 	data1_311;
input 	data1_321;
input 	data1_102;
input 	data1_112;
input 	data1_122;
input 	data1_132;
input 	data1_142;
input 	data1_152;
input 	data1_162;
input 	data1_172;
input 	data1_182;
input 	data1_192;
input 	data1_202;
input 	data1_212;
input 	data1_222;
input 	data1_232;
input 	data1_242;
input 	data1_252;
input 	data1_262;
input 	data1_272;
input 	data1_282;
input 	data1_292;
input 	data1_302;
input 	data1_312;
input 	data1_322;
input 	data1_332;
input 	data1_342;
input 	data1_352;
input 	data1_362;
input 	data1_37;
input 	data1_38;
input 	data1_39;
input 	data1_40;
input 	data1_41;
input 	data1_42;
input 	data1_43;
input 	data1_44;
input 	data1_45;
input 	data1_46;
input 	data1_47;
input 	data1_48;
input 	data1_49;
input 	data1_50;
input 	data1_51;
input 	data1_52;
input 	data1_532;
input 	data1_542;
input 	data1_55;
input 	data1_56;
input 	data1_57;
input 	data1_58;
input 	data1_59;
input 	data1_60;
input 	data1_61;
input 	data1_62;
input 	data1_63;
input 	data1_64;
input 	data1_65;
input 	data1_66;
input 	data1_67;
input 	data1_68;
input 	data1_69;
input 	data1_70;
input 	data1_71;
input 	data1_72;
output 	source0_data_71;
output 	source0_data_67;
output 	source0_data_671;
output 	source0_data_711;
input 	clk_clk;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
// unknown value (1'bx) is not needed for this tool. Default to 1'b0
assign unknown = 1'b0;

wire \axi_bridge_0_m0_agent|read_cp_data[113]~0_combout ;
wire \axi_bridge_0_m0_agent|read_cp_data[114]~2_combout ;
wire \axi_bridge_0_m0_agent|read_cp_data[115]~4_combout ;
wire \axi_bridge_0_m0_agent|read_cp_data[116]~6_combout ;
wire \axi_bridge_0_m0_agent|read_cp_data[117]~8_combout ;
wire \axi_bridge_0_m0_agent|read_cp_data[118]~10_combout ;
wire \axi_bridge_0_m0_agent|read_cp_data[119]~12_combout ;
wire \axi_bridge_0_m0_agent|read_cp_data[120]~14_combout ;
wire \axi_bridge_0_m0_agent|read_cp_data[121]~16_combout ;
wire \axi_bridge_0_m0_agent|Add5~14_combout ;
wire \axi_bridge_0_m0_agent|Add4~14_combout ;
wire \axi_bridge_0_m0_agent|align_address_to_size|out_data[15]~0_combout ;
wire \axi_bridge_0_m0_agent|align_address_to_size|out_data[14]~1_combout ;
wire \axi_bridge_0_m0_agent|align_address_to_size|out_data[13]~2_combout ;
wire \axi_bridge_0_m0_agent|align_address_to_size|out_data[12]~3_combout ;
wire \intel_onchip_ssram_drw_s1_translator|waitrequest_reset_override~q ;
wire \intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1]~q ;
wire \intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0]~q ;
wire \intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2]~q ;
wire \intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft1~2_combout ;
wire \intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[7]~q ;
wire \intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg~q ;
wire \intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[67]~11_combout ;
wire \intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3]~q ;
wire \intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1]~q ;
wire \intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2]~q ;
wire \intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0]~q ;
wire \intel_onchip_ssram_drw_s1_agent|WideOr0~2_combout ;
wire \intel_onchip_ssram_drw_s1_agent_rsp_fifo|mem_used[1]~q ;
wire \intel_onchip_ssram_drw_s1_agent|cp_ready~0_combout ;
wire \intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~q ;
wire \intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~q ;
wire \intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~q ;
wire \intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~4_combout ;
wire \cmd_mux|saved_grant[0]~q ;
wire \cmd_mux_001|saved_grant[0]~q ;
wire \intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg~q ;
wire \intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2]~q ;
wire \intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1]~q ;
wire \intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0]~q ;
wire \intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft1~5_combout ;
wire \intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[7]~q ;
wire \intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|always12~0_combout ;
wire \intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0]~q ;
wire \intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[67]~19_combout ;
wire \intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3]~q ;
wire \intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1]~q ;
wire \intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2]~q ;
wire \intel_onchip_ssram_drw_s2_agent|WideOr0~2_combout ;
wire \intel_onchip_ssram_drw_s2_agent_rsp_fifo|mem_used[1]~q ;
wire \intel_onchip_ssram_drw_s2_agent|cp_ready~0_combout ;
wire \intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~q ;
wire \intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~2_combout ;
wire \intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~q ;
wire \intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~4_combout ;
wire \cmd_demux|src1_valid~0_combout ;
wire \intel_onchip_ssram_drw_s1_agent_rsp_fifo|mem[0][144]~q ;
wire \intel_onchip_ssram_drw_s2_agent_rsp_fifo|mem[0][144]~q ;
wire \intel_onchip_ssram_drw_s2_translator|read_latency_shift_reg[0]~q ;
wire \intel_onchip_ssram_drw_s2_agent_rdata_fifo|mem_used[0]~q ;
wire \intel_onchip_ssram_drw_s2_agent_rsp_fifo|mem[0][158]~q ;
wire \intel_onchip_ssram_drw_s2_agent_rsp_fifo|mem_used[0]~q ;
wire \intel_onchip_ssram_drw_s2_agent|rp_valid~combout ;
wire \intel_onchip_ssram_drw_s2_agent_rsp_fifo|mem[0][106]~q ;
wire \intel_onchip_ssram_drw_s2_agent_rsp_fifo|mem[0][104]~q ;
wire \intel_onchip_ssram_drw_s1_translator|read_latency_shift_reg[0]~q ;
wire \intel_onchip_ssram_drw_s1_agent_rdata_fifo|mem_used[0]~q ;
wire \intel_onchip_ssram_drw_s1_agent_rsp_fifo|mem[0][158]~q ;
wire \intel_onchip_ssram_drw_s1_agent_rsp_fifo|mem_used[0]~q ;
wire \intel_onchip_ssram_drw_s1_agent|rp_valid~combout ;
wire \intel_onchip_ssram_drw_s1_agent_rsp_fifo|mem[0][106]~q ;
wire \intel_onchip_ssram_drw_s1_agent_rsp_fifo|mem[0][104]~q ;
wire \intel_onchip_ssram_drw_s2_agent_rsp_fifo|mem[0][145]~q ;
wire \intel_onchip_ssram_drw_s1_agent_rsp_fifo|mem[0][145]~q ;
wire \intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~5_combout ;
wire \router_001|Equal1~0_combout ;
wire \cmd_mux|saved_grant[1]~q ;
wire \cmd_mux_001|saved_grant[1]~q ;
wire \axi_bridge_0_m0_rd_limiter|last_dest_id[0]~q ;
wire \axi_bridge_0_m0_rd_limiter|has_pending_responses~q ;
wire \intel_onchip_ssram_drw_s2_agent_rdata_fifo|mem[0][0]~q ;
wire \intel_onchip_ssram_drw_s1_agent_rdata_fifo|mem[0][0]~q ;
wire \intel_onchip_ssram_drw_s2_agent_rdata_fifo|mem[0][1]~q ;
wire \intel_onchip_ssram_drw_s1_agent_rdata_fifo|mem[0][1]~q ;
wire \intel_onchip_ssram_drw_s2_agent_rdata_fifo|mem[0][2]~q ;
wire \intel_onchip_ssram_drw_s1_agent_rdata_fifo|mem[0][2]~q ;
wire \intel_onchip_ssram_drw_s2_agent_rdata_fifo|mem[0][3]~q ;
wire \intel_onchip_ssram_drw_s1_agent_rdata_fifo|mem[0][3]~q ;
wire \intel_onchip_ssram_drw_s2_agent_rdata_fifo|mem[0][4]~q ;
wire \intel_onchip_ssram_drw_s1_agent_rdata_fifo|mem[0][4]~q ;
wire \intel_onchip_ssram_drw_s2_agent_rdata_fifo|mem[0][5]~q ;
wire \intel_onchip_ssram_drw_s1_agent_rdata_fifo|mem[0][5]~q ;
wire \intel_onchip_ssram_drw_s2_agent_rdata_fifo|mem[0][6]~q ;
wire \intel_onchip_ssram_drw_s1_agent_rdata_fifo|mem[0][6]~q ;
wire \intel_onchip_ssram_drw_s2_agent_rdata_fifo|mem[0][7]~q ;
wire \intel_onchip_ssram_drw_s1_agent_rdata_fifo|mem[0][7]~q ;
wire \intel_onchip_ssram_drw_s2_agent_rdata_fifo|mem[0][8]~q ;
wire \intel_onchip_ssram_drw_s1_agent_rdata_fifo|mem[0][8]~q ;
wire \intel_onchip_ssram_drw_s2_agent_rdata_fifo|mem[0][9]~q ;
wire \intel_onchip_ssram_drw_s1_agent_rdata_fifo|mem[0][9]~q ;
wire \intel_onchip_ssram_drw_s2_agent_rdata_fifo|mem[0][10]~q ;
wire \intel_onchip_ssram_drw_s1_agent_rdata_fifo|mem[0][10]~q ;
wire \intel_onchip_ssram_drw_s2_agent_rdata_fifo|mem[0][11]~q ;
wire \intel_onchip_ssram_drw_s1_agent_rdata_fifo|mem[0][11]~q ;
wire \intel_onchip_ssram_drw_s2_agent_rdata_fifo|mem[0][12]~q ;
wire \intel_onchip_ssram_drw_s1_agent_rdata_fifo|mem[0][12]~q ;
wire \intel_onchip_ssram_drw_s2_agent_rdata_fifo|mem[0][13]~q ;
wire \intel_onchip_ssram_drw_s1_agent_rdata_fifo|mem[0][13]~q ;
wire \intel_onchip_ssram_drw_s2_agent_rdata_fifo|mem[0][14]~q ;
wire \intel_onchip_ssram_drw_s1_agent_rdata_fifo|mem[0][14]~q ;
wire \intel_onchip_ssram_drw_s2_agent_rdata_fifo|mem[0][15]~q ;
wire \intel_onchip_ssram_drw_s1_agent_rdata_fifo|mem[0][15]~q ;
wire \intel_onchip_ssram_drw_s2_agent_rdata_fifo|mem[0][16]~q ;
wire \intel_onchip_ssram_drw_s1_agent_rdata_fifo|mem[0][16]~q ;
wire \intel_onchip_ssram_drw_s2_agent_rdata_fifo|mem[0][17]~q ;
wire \intel_onchip_ssram_drw_s1_agent_rdata_fifo|mem[0][17]~q ;
wire \intel_onchip_ssram_drw_s2_agent_rdata_fifo|mem[0][18]~q ;
wire \intel_onchip_ssram_drw_s1_agent_rdata_fifo|mem[0][18]~q ;
wire \intel_onchip_ssram_drw_s2_agent_rdata_fifo|mem[0][19]~q ;
wire \intel_onchip_ssram_drw_s1_agent_rdata_fifo|mem[0][19]~q ;
wire \intel_onchip_ssram_drw_s2_agent_rdata_fifo|mem[0][20]~q ;
wire \intel_onchip_ssram_drw_s1_agent_rdata_fifo|mem[0][20]~q ;
wire \intel_onchip_ssram_drw_s2_agent_rdata_fifo|mem[0][21]~q ;
wire \intel_onchip_ssram_drw_s1_agent_rdata_fifo|mem[0][21]~q ;
wire \intel_onchip_ssram_drw_s2_agent_rdata_fifo|mem[0][22]~q ;
wire \intel_onchip_ssram_drw_s1_agent_rdata_fifo|mem[0][22]~q ;
wire \intel_onchip_ssram_drw_s2_agent_rdata_fifo|mem[0][23]~q ;
wire \intel_onchip_ssram_drw_s1_agent_rdata_fifo|mem[0][23]~q ;
wire \intel_onchip_ssram_drw_s2_agent_rdata_fifo|mem[0][24]~q ;
wire \intel_onchip_ssram_drw_s1_agent_rdata_fifo|mem[0][24]~q ;
wire \intel_onchip_ssram_drw_s2_agent_rdata_fifo|mem[0][25]~q ;
wire \intel_onchip_ssram_drw_s1_agent_rdata_fifo|mem[0][25]~q ;
wire \intel_onchip_ssram_drw_s2_agent_rdata_fifo|mem[0][26]~q ;
wire \intel_onchip_ssram_drw_s1_agent_rdata_fifo|mem[0][26]~q ;
wire \intel_onchip_ssram_drw_s2_agent_rdata_fifo|mem[0][27]~q ;
wire \intel_onchip_ssram_drw_s1_agent_rdata_fifo|mem[0][27]~q ;
wire \intel_onchip_ssram_drw_s2_agent_rdata_fifo|mem[0][28]~q ;
wire \intel_onchip_ssram_drw_s1_agent_rdata_fifo|mem[0][28]~q ;
wire \intel_onchip_ssram_drw_s2_agent_rdata_fifo|mem[0][29]~q ;
wire \intel_onchip_ssram_drw_s1_agent_rdata_fifo|mem[0][29]~q ;
wire \intel_onchip_ssram_drw_s2_agent_rdata_fifo|mem[0][30]~q ;
wire \intel_onchip_ssram_drw_s1_agent_rdata_fifo|mem[0][30]~q ;
wire \intel_onchip_ssram_drw_s2_agent_rdata_fifo|mem[0][31]~q ;
wire \intel_onchip_ssram_drw_s1_agent_rdata_fifo|mem[0][31]~q ;
wire \intel_onchip_ssram_drw_s2_agent_rdata_fifo|mem[0][32]~q ;
wire \intel_onchip_ssram_drw_s1_agent_rdata_fifo|mem[0][32]~q ;
wire \intel_onchip_ssram_drw_s2_agent_rdata_fifo|mem[0][33]~q ;
wire \intel_onchip_ssram_drw_s1_agent_rdata_fifo|mem[0][33]~q ;
wire \intel_onchip_ssram_drw_s2_agent_rdata_fifo|mem[0][34]~q ;
wire \intel_onchip_ssram_drw_s1_agent_rdata_fifo|mem[0][34]~q ;
wire \intel_onchip_ssram_drw_s2_agent_rdata_fifo|mem[0][35]~q ;
wire \intel_onchip_ssram_drw_s1_agent_rdata_fifo|mem[0][35]~q ;
wire \intel_onchip_ssram_drw_s2_agent_rdata_fifo|mem[0][36]~q ;
wire \intel_onchip_ssram_drw_s1_agent_rdata_fifo|mem[0][36]~q ;
wire \intel_onchip_ssram_drw_s2_agent_rdata_fifo|mem[0][37]~q ;
wire \intel_onchip_ssram_drw_s1_agent_rdata_fifo|mem[0][37]~q ;
wire \intel_onchip_ssram_drw_s2_agent_rdata_fifo|mem[0][38]~q ;
wire \intel_onchip_ssram_drw_s1_agent_rdata_fifo|mem[0][38]~q ;
wire \intel_onchip_ssram_drw_s2_agent_rdata_fifo|mem[0][39]~q ;
wire \intel_onchip_ssram_drw_s1_agent_rdata_fifo|mem[0][39]~q ;
wire \intel_onchip_ssram_drw_s2_agent_rdata_fifo|mem[0][40]~q ;
wire \intel_onchip_ssram_drw_s1_agent_rdata_fifo|mem[0][40]~q ;
wire \intel_onchip_ssram_drw_s2_agent_rdata_fifo|mem[0][41]~q ;
wire \intel_onchip_ssram_drw_s1_agent_rdata_fifo|mem[0][41]~q ;
wire \intel_onchip_ssram_drw_s2_agent_rdata_fifo|mem[0][42]~q ;
wire \intel_onchip_ssram_drw_s1_agent_rdata_fifo|mem[0][42]~q ;
wire \intel_onchip_ssram_drw_s2_agent_rdata_fifo|mem[0][43]~q ;
wire \intel_onchip_ssram_drw_s1_agent_rdata_fifo|mem[0][43]~q ;
wire \intel_onchip_ssram_drw_s2_agent_rdata_fifo|mem[0][44]~q ;
wire \intel_onchip_ssram_drw_s1_agent_rdata_fifo|mem[0][44]~q ;
wire \intel_onchip_ssram_drw_s2_agent_rdata_fifo|mem[0][45]~q ;
wire \intel_onchip_ssram_drw_s1_agent_rdata_fifo|mem[0][45]~q ;
wire \intel_onchip_ssram_drw_s2_agent_rdata_fifo|mem[0][46]~q ;
wire \intel_onchip_ssram_drw_s1_agent_rdata_fifo|mem[0][46]~q ;
wire \intel_onchip_ssram_drw_s2_agent_rdata_fifo|mem[0][47]~q ;
wire \intel_onchip_ssram_drw_s1_agent_rdata_fifo|mem[0][47]~q ;
wire \intel_onchip_ssram_drw_s2_agent_rdata_fifo|mem[0][48]~q ;
wire \intel_onchip_ssram_drw_s1_agent_rdata_fifo|mem[0][48]~q ;
wire \intel_onchip_ssram_drw_s2_agent_rdata_fifo|mem[0][49]~q ;
wire \intel_onchip_ssram_drw_s1_agent_rdata_fifo|mem[0][49]~q ;
wire \intel_onchip_ssram_drw_s2_agent_rdata_fifo|mem[0][50]~q ;
wire \intel_onchip_ssram_drw_s1_agent_rdata_fifo|mem[0][50]~q ;
wire \intel_onchip_ssram_drw_s2_agent_rdata_fifo|mem[0][51]~q ;
wire \intel_onchip_ssram_drw_s1_agent_rdata_fifo|mem[0][51]~q ;
wire \intel_onchip_ssram_drw_s2_agent_rdata_fifo|mem[0][52]~q ;
wire \intel_onchip_ssram_drw_s1_agent_rdata_fifo|mem[0][52]~q ;
wire \intel_onchip_ssram_drw_s2_agent_rdata_fifo|mem[0][53]~q ;
wire \intel_onchip_ssram_drw_s1_agent_rdata_fifo|mem[0][53]~q ;
wire \intel_onchip_ssram_drw_s2_agent_rdata_fifo|mem[0][54]~q ;
wire \intel_onchip_ssram_drw_s1_agent_rdata_fifo|mem[0][54]~q ;
wire \intel_onchip_ssram_drw_s2_agent_rdata_fifo|mem[0][55]~q ;
wire \intel_onchip_ssram_drw_s1_agent_rdata_fifo|mem[0][55]~q ;
wire \intel_onchip_ssram_drw_s2_agent_rdata_fifo|mem[0][56]~q ;
wire \intel_onchip_ssram_drw_s1_agent_rdata_fifo|mem[0][56]~q ;
wire \intel_onchip_ssram_drw_s2_agent_rdata_fifo|mem[0][57]~q ;
wire \intel_onchip_ssram_drw_s1_agent_rdata_fifo|mem[0][57]~q ;
wire \intel_onchip_ssram_drw_s2_agent_rdata_fifo|mem[0][58]~q ;
wire \intel_onchip_ssram_drw_s1_agent_rdata_fifo|mem[0][58]~q ;
wire \intel_onchip_ssram_drw_s2_agent_rdata_fifo|mem[0][59]~q ;
wire \intel_onchip_ssram_drw_s1_agent_rdata_fifo|mem[0][59]~q ;
wire \intel_onchip_ssram_drw_s2_agent_rdata_fifo|mem[0][60]~q ;
wire \intel_onchip_ssram_drw_s1_agent_rdata_fifo|mem[0][60]~q ;
wire \intel_onchip_ssram_drw_s2_agent_rdata_fifo|mem[0][61]~q ;
wire \intel_onchip_ssram_drw_s1_agent_rdata_fifo|mem[0][61]~q ;
wire \intel_onchip_ssram_drw_s2_agent_rdata_fifo|mem[0][62]~q ;
wire \intel_onchip_ssram_drw_s1_agent_rdata_fifo|mem[0][62]~q ;
wire \intel_onchip_ssram_drw_s2_agent_rdata_fifo|mem[0][63]~q ;
wire \intel_onchip_ssram_drw_s1_agent_rdata_fifo|mem[0][63]~q ;
wire \intel_onchip_ssram_drw_s1_agent_rsp_fifo|mem[0][159]~q ;
wire \intel_onchip_ssram_drw_s1_agent|comb~0_combout ;
wire \intel_onchip_ssram_drw_s1_agent_rsp_fifo|mem[0][121]~q ;
wire \intel_onchip_ssram_drw_s1_agent_rsp_fifo|mem[0][120]~q ;
wire \intel_onchip_ssram_drw_s1_agent_rsp_fifo|mem[0][119]~q ;
wire \intel_onchip_ssram_drw_s1_agent_rsp_fifo|mem[0][118]~q ;
wire \intel_onchip_ssram_drw_s1_agent_rsp_fifo|mem[0][117]~q ;
wire \intel_onchip_ssram_drw_s1_agent_rsp_fifo|mem[0][116]~q ;
wire \intel_onchip_ssram_drw_s1_agent_rsp_fifo|mem[0][115]~q ;
wire \intel_onchip_ssram_drw_s1_agent_rsp_fifo|mem[0][113]~q ;
wire \intel_onchip_ssram_drw_s1_agent_rsp_fifo|mem[0][114]~q ;
wire \intel_onchip_ssram_drw_s1_agent|uncompressor|last_packet_beat~6_combout ;
wire \intel_onchip_ssram_drw_s2_agent_rsp_fifo|mem[0][159]~q ;
wire \intel_onchip_ssram_drw_s2_agent|comb~0_combout ;
wire \intel_onchip_ssram_drw_s2_agent_rsp_fifo|mem[0][121]~q ;
wire \intel_onchip_ssram_drw_s2_agent_rsp_fifo|mem[0][120]~q ;
wire \intel_onchip_ssram_drw_s2_agent_rsp_fifo|mem[0][119]~q ;
wire \intel_onchip_ssram_drw_s2_agent_rsp_fifo|mem[0][118]~q ;
wire \intel_onchip_ssram_drw_s2_agent_rsp_fifo|mem[0][117]~q ;
wire \intel_onchip_ssram_drw_s2_agent_rsp_fifo|mem[0][116]~q ;
wire \intel_onchip_ssram_drw_s2_agent_rsp_fifo|mem[0][115]~q ;
wire \intel_onchip_ssram_drw_s2_agent_rsp_fifo|mem[0][113]~q ;
wire \intel_onchip_ssram_drw_s2_agent_rsp_fifo|mem[0][114]~q ;
wire \intel_onchip_ssram_drw_s2_agent|uncompressor|last_packet_beat~6_combout ;
wire \axi_bridge_0_m0_agent|align_address_to_size|base_address[11]~0_combout ;
wire \axi_bridge_0_m0_agent|align_address_to_size|base_address[10]~1_combout ;
wire \axi_bridge_0_m0_agent|align_address_to_size|base_address[9]~2_combout ;
wire \axi_bridge_0_m0_agent|align_address_to_size|base_address[8]~3_combout ;
wire \axi_bridge_0_m0_agent|align_address_to_size|base_address[7]~4_combout ;
wire \axi_bridge_0_m0_agent|align_address_to_size|base_address[6]~5_combout ;
wire \axi_bridge_0_m0_agent|align_address_to_size|base_address[5]~6_combout ;
wire \axi_bridge_0_m0_agent|align_address_to_size|base_address[4]~7_combout ;
wire \axi_bridge_0_m0_agent|align_address_to_size|base_address[3]~8_combout ;
wire \axi_bridge_0_m0_rd_limiter|last_channel[0]~q ;
wire \cmd_demux_001|src0_valid~0_combout ;
wire \axi_bridge_0_m0_wr_limiter|last_channel[0]~q ;
wire \cmd_demux|src0_valid~0_combout ;
wire \cmd_mux|WideOr1~combout ;
wire \intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~1_combout ;
wire \axi_bridge_0_m0_agent|align_address_to_size|out_data[1]~4_combout ;
wire \cmd_mux|src_data[131]~combout ;
wire \cmd_mux|src_data[132]~combout ;
wire \cmd_mux|src_data[130]~combout ;
wire \axi_bridge_0_m0_agent|align_address_to_size|out_data[0]~5_combout ;
wire \axi_bridge_0_m0_agent|align_address_to_size|out_data[2]~6_combout ;
wire \cmd_mux|src_data[71]~combout ;
wire \cmd_mux|src_data[67]~combout ;
wire \cmd_mux|src_data[65]~combout ;
wire \cmd_mux|src_data[70]~combout ;
wire \cmd_mux|src_data[69]~combout ;
wire \cmd_mux|src_data[68]~combout ;
wire \cmd_mux|src_data[66]~combout ;
wire \cmd_mux|src_data[64]~combout ;
wire \intel_onchip_ssram_drw_s1_agent_rsp_fifo|write~0_combout ;
wire \intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[107]~q ;
wire \intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[106]~q ;
wire \rsp_demux|WideOr0~0_combout ;
wire \intel_onchip_ssram_drw_s1_agent_rsp_fifo|read~2_combout ;
wire \axi_bridge_0_m0_agent|write_cp_data[113]~0_combout ;
wire \intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[3]~q ;
wire \axi_bridge_0_m0_agent|write_cp_data[114]~1_combout ;
wire \axi_bridge_0_m0_agent|write_cp_data[115]~2_combout ;
wire \axi_bridge_0_m0_agent|write_cp_data[116]~3_combout ;
wire \axi_bridge_0_m0_agent|write_cp_data[117]~4_combout ;
wire \axi_bridge_0_m0_agent|write_cp_data[118]~5_combout ;
wire \axi_bridge_0_m0_agent|write_cp_data[119]~6_combout ;
wire \axi_bridge_0_m0_agent|write_cp_data[120]~7_combout ;
wire \axi_bridge_0_m0_agent|write_cp_data[121]~8_combout ;
wire \axi_bridge_0_m0_agent|LessThan14~0_combout ;
wire \axi_bridge_0_m0_agent|log2ceil~4_combout ;
wire \axi_bridge_0_m0_agent|LessThan11~0_combout ;
wire \intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor0~0_combout ;
wire \intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor0~3_combout ;
wire \intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[70]~27_combout ;
wire \intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[68]~30_combout ;
wire \intel_onchip_ssram_drw_s1_agent|cp_ready~5_combout ;
wire \intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3]~q ;
wire \intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4]~q ;
wire \intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5]~q ;
wire \intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[6]~q ;
wire \intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[11]~q ;
wire \intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[10]~q ;
wire \intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[9]~q ;
wire \intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[8]~q ;
wire \intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[7]~q ;
wire \cmd_mux|src_payload[0]~combout ;
wire \cmd_demux|src1_valid~1_combout ;
wire \cmd_demux_001|src1_valid~0_combout ;
wire \cmd_mux_001|src_payload[0]~combout ;
wire \cmd_mux_001|WideOr1~combout ;
wire \intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~1_combout ;
wire \cmd_mux_001|src_data[69]~combout ;
wire \cmd_mux_001|src_data[130]~combout ;
wire \cmd_mux_001|src_data[131]~combout ;
wire \cmd_mux_001|src_data[132]~combout ;
wire \cmd_mux_001|src_data[70]~combout ;
wire \cmd_mux_001|src_data[71]~combout ;
wire \cmd_mux_001|src_data[64]~combout ;
wire \cmd_mux_001|src_data[67]~combout ;
wire \cmd_mux_001|src_data[65]~combout ;
wire \cmd_mux_001|src_data[68]~combout ;
wire \cmd_mux_001|src_data[66]~combout ;
wire \intel_onchip_ssram_drw_s2_agent_rsp_fifo|write~0_combout ;
wire \intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[107]~q ;
wire \intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[106]~q ;
wire \rsp_demux_001|WideOr0~0_combout ;
wire \intel_onchip_ssram_drw_s2_agent_rsp_fifo|read~2_combout ;
wire \intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[3]~q ;
wire \intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[68]~27_combout ;
wire \intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[70]~30_combout ;
wire \intel_onchip_ssram_drw_s2_agent|cp_ready~6_combout ;
wire \intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3]~q ;
wire \intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4]~q ;
wire \intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5]~q ;
wire \intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[6]~q ;
wire \intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[11]~q ;
wire \intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[10]~q ;
wire \intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[9]~q ;
wire \intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[8]~q ;
wire \intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[7]~q ;
wire \rsp_mux_001|src_payload~1_combout ;
wire \intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[144]~q ;
wire \intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[144]~q ;
wire \intel_onchip_ssram_drw_s2_agent|m0_write~0_combout ;
wire \intel_onchip_ssram_drw_s1_agent|m0_write~0_combout ;
wire \intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[145]~q ;
wire \intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[145]~q ;
wire \axi_bridge_0_m0_agent|Selector14~0_combout ;
wire \axi_bridge_0_m0_agent|Selector14~1_combout ;
wire \axi_bridge_0_m0_agent|Selector6~0_combout ;
wire \cmd_mux|src_data[123]~combout ;
wire \axi_bridge_0_m0_agent|Selector15~4_combout ;
wire \axi_bridge_0_m0_agent|Selector7~3_combout ;
wire \cmd_mux|src_data[122]~combout ;
wire \axi_bridge_0_m0_agent|Selector5~4_combout ;
wire \axi_bridge_0_m0_agent|Selector13~0_combout ;
wire \axi_bridge_0_m0_agent|LessThan27~0_combout ;
wire \cmd_mux|src_data[124]~1_combout ;
wire \cmd_mux_001|src_data[124]~1_combout ;
wire \cmd_mux_001|src_data[123]~combout ;
wire \cmd_mux_001|src_data[122]~combout ;
wire \cmd_mux|src_data[144]~combout ;
wire \cmd_mux_001|src_data[144]~combout ;
wire \cmd_mux_001|src_data[145]~combout ;
wire \cmd_mux|src_data[145]~combout ;
wire \cmd_mux|src_payload~0_combout ;
wire \cmd_mux_001|src_payload~0_combout ;
wire \cmd_mux|src_payload~1_combout ;
wire \cmd_mux_001|src_payload~1_combout ;
wire \cmd_mux|src_payload~2_combout ;
wire \cmd_mux_001|src_payload~2_combout ;
wire \cmd_mux|src_payload~3_combout ;
wire \cmd_mux_001|src_payload~3_combout ;
wire \cmd_mux|src_payload~4_combout ;
wire \cmd_mux_001|src_payload~4_combout ;
wire \cmd_mux|src_payload~5_combout ;
wire \cmd_mux_001|src_payload~5_combout ;
wire \cmd_mux|src_payload~6_combout ;
wire \cmd_mux_001|src_payload~6_combout ;
wire \cmd_mux|src_payload~7_combout ;
wire \cmd_mux_001|src_payload~7_combout ;
wire \cmd_mux|src_payload~8_combout ;
wire \cmd_mux_001|src_payload~8_combout ;
wire \cmd_mux|src_payload~9_combout ;
wire \cmd_mux_001|src_payload~9_combout ;
wire \cmd_mux|src_payload~10_combout ;
wire \cmd_mux_001|src_payload~10_combout ;
wire \cmd_mux|src_payload~11_combout ;
wire \cmd_mux_001|src_payload~11_combout ;
wire \cmd_mux|src_payload~12_combout ;
wire \cmd_mux_001|src_payload~12_combout ;
wire \cmd_mux|src_payload~13_combout ;
wire \cmd_mux_001|src_payload~13_combout ;
wire \cmd_mux|src_payload~14_combout ;
wire \cmd_mux_001|src_payload~14_combout ;
wire \cmd_mux|src_payload~15_combout ;
wire \cmd_mux_001|src_payload~15_combout ;
wire \cmd_mux|src_payload~16_combout ;
wire \cmd_mux_001|src_payload~16_combout ;
wire \cmd_mux|src_payload~17_combout ;
wire \cmd_mux_001|src_payload~17_combout ;
wire \cmd_mux|src_payload~18_combout ;
wire \cmd_mux_001|src_payload~18_combout ;
wire \cmd_mux|src_payload~19_combout ;
wire \cmd_mux_001|src_payload~19_combout ;
wire \cmd_mux|src_payload~20_combout ;
wire \cmd_mux_001|src_payload~20_combout ;
wire \cmd_mux|src_payload~21_combout ;
wire \cmd_mux_001|src_payload~21_combout ;
wire \cmd_mux|src_payload~22_combout ;
wire \cmd_mux_001|src_payload~22_combout ;
wire \cmd_mux|src_payload~23_combout ;
wire \cmd_mux_001|src_payload~23_combout ;
wire \cmd_mux|src_payload~24_combout ;
wire \cmd_mux_001|src_payload~24_combout ;
wire \cmd_mux|src_payload~25_combout ;
wire \cmd_mux_001|src_payload~25_combout ;
wire \cmd_mux|src_payload~26_combout ;
wire \cmd_mux_001|src_payload~26_combout ;
wire \cmd_mux|src_payload~27_combout ;
wire \cmd_mux_001|src_payload~27_combout ;
wire \cmd_mux|src_payload~28_combout ;
wire \cmd_mux_001|src_payload~28_combout ;
wire \cmd_mux|src_payload~29_combout ;
wire \cmd_mux_001|src_payload~29_combout ;
wire \cmd_mux|src_payload~30_combout ;
wire \cmd_mux_001|src_payload~30_combout ;
wire \cmd_mux|src_payload~31_combout ;
wire \cmd_mux_001|src_payload~31_combout ;
wire \cmd_mux|src_payload~32_combout ;
wire \cmd_mux_001|src_payload~32_combout ;
wire \cmd_mux|src_payload~33_combout ;
wire \cmd_mux_001|src_payload~33_combout ;
wire \cmd_mux|src_payload~34_combout ;
wire \cmd_mux_001|src_payload~34_combout ;
wire \cmd_mux|src_payload~35_combout ;
wire \cmd_mux_001|src_payload~35_combout ;
wire \cmd_mux|src_payload~36_combout ;
wire \cmd_mux_001|src_payload~36_combout ;
wire \cmd_mux|src_payload~37_combout ;
wire \cmd_mux_001|src_payload~37_combout ;
wire \cmd_mux|src_payload~38_combout ;
wire \cmd_mux_001|src_payload~38_combout ;
wire \cmd_mux|src_payload~39_combout ;
wire \cmd_mux_001|src_payload~39_combout ;
wire \cmd_mux|src_payload~40_combout ;
wire \cmd_mux_001|src_payload~40_combout ;
wire \cmd_mux|src_payload~41_combout ;
wire \cmd_mux_001|src_payload~41_combout ;
wire \cmd_mux|src_payload~42_combout ;
wire \cmd_mux_001|src_payload~42_combout ;
wire \cmd_mux|src_payload~43_combout ;
wire \cmd_mux_001|src_payload~43_combout ;
wire \cmd_mux|src_payload~44_combout ;
wire \cmd_mux_001|src_payload~44_combout ;
wire \cmd_mux|src_payload~45_combout ;
wire \cmd_mux_001|src_payload~45_combout ;
wire \cmd_mux|src_payload~46_combout ;
wire \cmd_mux_001|src_payload~46_combout ;
wire \cmd_mux|src_payload~47_combout ;
wire \cmd_mux_001|src_payload~47_combout ;
wire \cmd_mux|src_payload~48_combout ;
wire \cmd_mux_001|src_payload~48_combout ;
wire \cmd_mux|src_payload~49_combout ;
wire \cmd_mux_001|src_payload~49_combout ;
wire \cmd_mux|src_payload~50_combout ;
wire \cmd_mux_001|src_payload~50_combout ;
wire \cmd_mux|src_payload~51_combout ;
wire \cmd_mux_001|src_payload~51_combout ;
wire \cmd_mux|src_payload~52_combout ;
wire \cmd_mux_001|src_payload~52_combout ;
wire \cmd_mux|src_payload~53_combout ;
wire \cmd_mux_001|src_payload~53_combout ;
wire \cmd_mux|src_payload~54_combout ;
wire \cmd_mux_001|src_payload~54_combout ;
wire \cmd_mux|src_payload~55_combout ;
wire \cmd_mux_001|src_payload~55_combout ;
wire \cmd_mux|src_payload~56_combout ;
wire \cmd_mux_001|src_payload~56_combout ;
wire \cmd_mux|src_payload~57_combout ;
wire \cmd_mux_001|src_payload~57_combout ;
wire \cmd_mux|src_payload~58_combout ;
wire \cmd_mux_001|src_payload~58_combout ;
wire \cmd_mux|src_payload~59_combout ;
wire \cmd_mux_001|src_payload~59_combout ;
wire \cmd_mux|src_payload~60_combout ;
wire \cmd_mux_001|src_payload~60_combout ;
wire \cmd_mux|src_payload~61_combout ;
wire \cmd_mux_001|src_payload~61_combout ;
wire \cmd_mux|src_payload~62_combout ;
wire \cmd_mux_001|src_payload~62_combout ;
wire \cmd_mux|src_payload~63_combout ;
wire \cmd_mux_001|src_payload~63_combout ;
wire \axi_bridge_0_m0_agent|Selector12~2_combout ;
wire \axi_bridge_0_m0_agent|Selector4~2_combout ;
wire \cmd_mux|src_data[125]~combout ;
wire \axi_bridge_0_m0_agent|Selector11~2_combout ;
wire \axi_bridge_0_m0_agent|Selector3~2_combout ;
wire \cmd_mux|src_data[126]~combout ;
wire \axi_bridge_0_m0_agent|Selector10~4_combout ;
wire \axi_bridge_0_m0_agent|Selector2~0_combout ;
wire \cmd_mux|src_data[127]~combout ;
wire \axi_bridge_0_m0_agent|Selector9~2_combout ;
wire \axi_bridge_0_m0_agent|Selector1~2_combout ;
wire \cmd_mux|src_data[128]~combout ;
wire \cmd_mux_001|src_data[129]~2_combout ;
wire \cmd_mux_001|src_data[129]~3_combout ;
wire \cmd_mux|src_data[129]~2_combout ;
wire \cmd_mux_001|src_data[125]~combout ;
wire \cmd_mux_001|src_data[126]~combout ;
wire \cmd_mux_001|src_data[127]~combout ;
wire \cmd_mux_001|src_data[128]~combout ;
wire \cmd_mux_001|src_data[129]~4_combout ;
wire \intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~6_combout ;
wire \axi_bridge_0_m0_agent|Selector5~6_combout ;
wire \intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[69]~35_combout ;
wire \intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[69]~35_combout ;


cycloneiv_cycloneiv_mm_interconnect_0_rsp_mux_1 rsp_mux_001(
	.q_a_0(q_a_0),
	.q_b_0(q_b_0),
	.q_a_1(q_a_1),
	.q_b_1(q_b_1),
	.q_a_2(q_a_2),
	.q_b_2(q_b_2),
	.q_a_3(q_a_3),
	.q_b_3(q_b_3),
	.q_a_4(q_a_4),
	.q_b_4(q_b_4),
	.q_a_5(q_a_5),
	.q_b_5(q_b_5),
	.q_a_6(q_a_6),
	.q_b_6(q_b_6),
	.q_a_7(q_a_7),
	.q_b_7(q_b_7),
	.q_a_8(q_a_8),
	.q_b_8(q_b_8),
	.q_a_9(q_a_9),
	.q_b_9(q_b_9),
	.q_a_10(q_a_10),
	.q_b_10(q_b_10),
	.q_a_11(q_a_11),
	.q_b_11(q_b_11),
	.q_a_12(q_a_12),
	.q_b_12(q_b_12),
	.q_a_13(q_a_13),
	.q_b_13(q_b_13),
	.q_a_14(q_a_14),
	.q_b_14(q_b_14),
	.q_a_15(q_a_15),
	.q_b_15(q_b_15),
	.q_a_16(q_a_16),
	.q_b_16(q_b_16),
	.q_a_17(q_a_17),
	.q_b_17(q_b_17),
	.q_a_18(q_a_18),
	.q_b_18(q_b_18),
	.q_a_19(q_a_19),
	.q_b_19(q_b_19),
	.q_a_20(q_a_20),
	.q_b_20(q_b_20),
	.q_a_21(q_a_21),
	.q_b_21(q_b_21),
	.q_a_22(q_a_22),
	.q_b_22(q_b_22),
	.q_a_23(q_a_23),
	.q_b_23(q_b_23),
	.q_a_24(q_a_24),
	.q_b_24(q_b_24),
	.q_a_25(q_a_25),
	.q_b_25(q_b_25),
	.q_a_26(q_a_26),
	.q_b_26(q_b_26),
	.q_a_27(q_a_27),
	.q_b_27(q_b_27),
	.q_a_28(q_a_28),
	.q_b_28(q_b_28),
	.q_a_29(q_a_29),
	.q_b_29(q_b_29),
	.q_a_30(q_a_30),
	.q_b_30(q_b_30),
	.q_a_31(q_a_31),
	.q_b_31(q_b_31),
	.q_a_32(q_a_32),
	.q_b_32(q_b_32),
	.q_a_33(q_a_33),
	.q_b_33(q_b_33),
	.q_a_34(q_a_34),
	.q_b_34(q_b_34),
	.q_a_35(q_a_35),
	.q_b_35(q_b_35),
	.q_a_36(q_a_36),
	.q_b_36(q_b_36),
	.q_a_37(q_a_37),
	.q_b_37(q_b_37),
	.q_a_38(q_a_38),
	.q_b_38(q_b_38),
	.q_a_39(q_a_39),
	.q_b_39(q_b_39),
	.q_a_40(q_a_40),
	.q_b_40(q_b_40),
	.q_a_41(q_a_41),
	.q_b_41(q_b_41),
	.q_a_42(q_a_42),
	.q_b_42(q_b_42),
	.q_a_43(q_a_43),
	.q_b_43(q_b_43),
	.q_a_44(q_a_44),
	.q_b_44(q_b_44),
	.q_a_45(q_a_45),
	.q_b_45(q_b_45),
	.q_a_46(q_a_46),
	.q_b_46(q_b_46),
	.q_a_47(q_a_47),
	.q_b_47(q_b_47),
	.q_a_48(q_a_48),
	.q_b_48(q_b_48),
	.q_a_49(q_a_49),
	.q_b_49(q_b_49),
	.q_a_50(q_a_50),
	.q_b_50(q_b_50),
	.q_a_51(q_a_51),
	.q_b_51(q_b_51),
	.q_a_52(q_a_52),
	.q_b_52(q_b_52),
	.q_a_53(q_a_53),
	.q_b_53(q_b_53),
	.q_a_54(q_a_54),
	.q_b_54(q_b_54),
	.q_a_55(q_a_55),
	.q_b_55(q_b_55),
	.q_a_56(q_a_56),
	.q_b_56(q_b_56),
	.q_a_57(q_a_57),
	.q_b_57(q_b_57),
	.q_a_58(q_a_58),
	.q_b_58(q_b_58),
	.q_a_59(q_a_59),
	.q_b_59(q_b_59),
	.q_a_60(q_a_60),
	.q_b_60(q_b_60),
	.q_a_61(q_a_61),
	.q_b_61(q_b_61),
	.q_a_62(q_a_62),
	.q_b_62(q_b_62),
	.q_a_63(q_a_63),
	.q_b_63(q_b_63),
	.mem_144_0(\intel_onchip_ssram_drw_s1_agent_rsp_fifo|mem[0][144]~q ),
	.mem_144_01(\intel_onchip_ssram_drw_s2_agent_rsp_fifo|mem[0][144]~q ),
	.read_latency_shift_reg_0(\intel_onchip_ssram_drw_s2_translator|read_latency_shift_reg[0]~q ),
	.mem_used_0(\intel_onchip_ssram_drw_s2_agent_rdata_fifo|mem_used[0]~q ),
	.read_latency_shift_reg_01(\intel_onchip_ssram_drw_s1_translator|read_latency_shift_reg[0]~q ),
	.mem_used_01(\intel_onchip_ssram_drw_s1_agent_rdata_fifo|mem_used[0]~q ),
	.mem_145_0(\intel_onchip_ssram_drw_s2_agent_rsp_fifo|mem[0][145]~q ),
	.mem_145_01(\intel_onchip_ssram_drw_s1_agent_rsp_fifo|mem[0][145]~q ),
	.src1_valid(src1_valid),
	.src1_valid1(src1_valid1),
	.src_data_144(src_data_1441),
	.src_data_145(src_data_1451),
	.mem_0_0(\intel_onchip_ssram_drw_s2_agent_rdata_fifo|mem[0][0]~q ),
	.mem_0_01(\intel_onchip_ssram_drw_s1_agent_rdata_fifo|mem[0][0]~q ),
	.src_data_0(src_data_0),
	.mem_1_0(\intel_onchip_ssram_drw_s2_agent_rdata_fifo|mem[0][1]~q ),
	.mem_1_01(\intel_onchip_ssram_drw_s1_agent_rdata_fifo|mem[0][1]~q ),
	.src_data_1(src_data_1),
	.mem_2_0(\intel_onchip_ssram_drw_s2_agent_rdata_fifo|mem[0][2]~q ),
	.mem_2_01(\intel_onchip_ssram_drw_s1_agent_rdata_fifo|mem[0][2]~q ),
	.src_data_2(src_data_2),
	.mem_3_0(\intel_onchip_ssram_drw_s2_agent_rdata_fifo|mem[0][3]~q ),
	.mem_3_01(\intel_onchip_ssram_drw_s1_agent_rdata_fifo|mem[0][3]~q ),
	.src_data_3(src_data_3),
	.mem_4_0(\intel_onchip_ssram_drw_s2_agent_rdata_fifo|mem[0][4]~q ),
	.mem_4_01(\intel_onchip_ssram_drw_s1_agent_rdata_fifo|mem[0][4]~q ),
	.src_data_4(src_data_4),
	.mem_5_0(\intel_onchip_ssram_drw_s2_agent_rdata_fifo|mem[0][5]~q ),
	.mem_5_01(\intel_onchip_ssram_drw_s1_agent_rdata_fifo|mem[0][5]~q ),
	.src_data_5(src_data_5),
	.mem_6_0(\intel_onchip_ssram_drw_s2_agent_rdata_fifo|mem[0][6]~q ),
	.mem_6_01(\intel_onchip_ssram_drw_s1_agent_rdata_fifo|mem[0][6]~q ),
	.src_data_6(src_data_6),
	.mem_7_0(\intel_onchip_ssram_drw_s2_agent_rdata_fifo|mem[0][7]~q ),
	.mem_7_01(\intel_onchip_ssram_drw_s1_agent_rdata_fifo|mem[0][7]~q ),
	.src_data_7(src_data_7),
	.mem_8_0(\intel_onchip_ssram_drw_s2_agent_rdata_fifo|mem[0][8]~q ),
	.mem_8_01(\intel_onchip_ssram_drw_s1_agent_rdata_fifo|mem[0][8]~q ),
	.src_data_8(src_data_8),
	.mem_9_0(\intel_onchip_ssram_drw_s2_agent_rdata_fifo|mem[0][9]~q ),
	.mem_9_01(\intel_onchip_ssram_drw_s1_agent_rdata_fifo|mem[0][9]~q ),
	.src_data_9(src_data_9),
	.mem_10_0(\intel_onchip_ssram_drw_s2_agent_rdata_fifo|mem[0][10]~q ),
	.mem_10_01(\intel_onchip_ssram_drw_s1_agent_rdata_fifo|mem[0][10]~q ),
	.src_data_10(src_data_10),
	.mem_11_0(\intel_onchip_ssram_drw_s2_agent_rdata_fifo|mem[0][11]~q ),
	.mem_11_01(\intel_onchip_ssram_drw_s1_agent_rdata_fifo|mem[0][11]~q ),
	.src_data_11(src_data_11),
	.mem_12_0(\intel_onchip_ssram_drw_s2_agent_rdata_fifo|mem[0][12]~q ),
	.mem_12_01(\intel_onchip_ssram_drw_s1_agent_rdata_fifo|mem[0][12]~q ),
	.src_data_12(src_data_12),
	.mem_13_0(\intel_onchip_ssram_drw_s2_agent_rdata_fifo|mem[0][13]~q ),
	.mem_13_01(\intel_onchip_ssram_drw_s1_agent_rdata_fifo|mem[0][13]~q ),
	.src_data_13(src_data_13),
	.mem_14_0(\intel_onchip_ssram_drw_s2_agent_rdata_fifo|mem[0][14]~q ),
	.mem_14_01(\intel_onchip_ssram_drw_s1_agent_rdata_fifo|mem[0][14]~q ),
	.src_data_14(src_data_14),
	.mem_15_0(\intel_onchip_ssram_drw_s2_agent_rdata_fifo|mem[0][15]~q ),
	.mem_15_01(\intel_onchip_ssram_drw_s1_agent_rdata_fifo|mem[0][15]~q ),
	.src_data_15(src_data_15),
	.mem_16_0(\intel_onchip_ssram_drw_s2_agent_rdata_fifo|mem[0][16]~q ),
	.mem_16_01(\intel_onchip_ssram_drw_s1_agent_rdata_fifo|mem[0][16]~q ),
	.src_data_16(src_data_16),
	.mem_17_0(\intel_onchip_ssram_drw_s2_agent_rdata_fifo|mem[0][17]~q ),
	.mem_17_01(\intel_onchip_ssram_drw_s1_agent_rdata_fifo|mem[0][17]~q ),
	.src_data_17(src_data_17),
	.mem_18_0(\intel_onchip_ssram_drw_s2_agent_rdata_fifo|mem[0][18]~q ),
	.mem_18_01(\intel_onchip_ssram_drw_s1_agent_rdata_fifo|mem[0][18]~q ),
	.src_data_18(src_data_18),
	.mem_19_0(\intel_onchip_ssram_drw_s2_agent_rdata_fifo|mem[0][19]~q ),
	.mem_19_01(\intel_onchip_ssram_drw_s1_agent_rdata_fifo|mem[0][19]~q ),
	.src_data_19(src_data_19),
	.mem_20_0(\intel_onchip_ssram_drw_s2_agent_rdata_fifo|mem[0][20]~q ),
	.mem_20_01(\intel_onchip_ssram_drw_s1_agent_rdata_fifo|mem[0][20]~q ),
	.src_data_20(src_data_20),
	.mem_21_0(\intel_onchip_ssram_drw_s2_agent_rdata_fifo|mem[0][21]~q ),
	.mem_21_01(\intel_onchip_ssram_drw_s1_agent_rdata_fifo|mem[0][21]~q ),
	.src_data_21(src_data_21),
	.mem_22_0(\intel_onchip_ssram_drw_s2_agent_rdata_fifo|mem[0][22]~q ),
	.mem_22_01(\intel_onchip_ssram_drw_s1_agent_rdata_fifo|mem[0][22]~q ),
	.src_data_22(src_data_22),
	.mem_23_0(\intel_onchip_ssram_drw_s2_agent_rdata_fifo|mem[0][23]~q ),
	.mem_23_01(\intel_onchip_ssram_drw_s1_agent_rdata_fifo|mem[0][23]~q ),
	.src_data_23(src_data_23),
	.mem_24_0(\intel_onchip_ssram_drw_s2_agent_rdata_fifo|mem[0][24]~q ),
	.mem_24_01(\intel_onchip_ssram_drw_s1_agent_rdata_fifo|mem[0][24]~q ),
	.src_data_24(src_data_24),
	.mem_25_0(\intel_onchip_ssram_drw_s2_agent_rdata_fifo|mem[0][25]~q ),
	.mem_25_01(\intel_onchip_ssram_drw_s1_agent_rdata_fifo|mem[0][25]~q ),
	.src_data_25(src_data_25),
	.mem_26_0(\intel_onchip_ssram_drw_s2_agent_rdata_fifo|mem[0][26]~q ),
	.mem_26_01(\intel_onchip_ssram_drw_s1_agent_rdata_fifo|mem[0][26]~q ),
	.src_data_26(src_data_26),
	.mem_27_0(\intel_onchip_ssram_drw_s2_agent_rdata_fifo|mem[0][27]~q ),
	.mem_27_01(\intel_onchip_ssram_drw_s1_agent_rdata_fifo|mem[0][27]~q ),
	.src_data_27(src_data_27),
	.mem_28_0(\intel_onchip_ssram_drw_s2_agent_rdata_fifo|mem[0][28]~q ),
	.mem_28_01(\intel_onchip_ssram_drw_s1_agent_rdata_fifo|mem[0][28]~q ),
	.src_data_28(src_data_28),
	.mem_29_0(\intel_onchip_ssram_drw_s2_agent_rdata_fifo|mem[0][29]~q ),
	.mem_29_01(\intel_onchip_ssram_drw_s1_agent_rdata_fifo|mem[0][29]~q ),
	.src_data_29(src_data_29),
	.mem_30_0(\intel_onchip_ssram_drw_s2_agent_rdata_fifo|mem[0][30]~q ),
	.mem_30_01(\intel_onchip_ssram_drw_s1_agent_rdata_fifo|mem[0][30]~q ),
	.src_data_30(src_data_30),
	.mem_31_0(\intel_onchip_ssram_drw_s2_agent_rdata_fifo|mem[0][31]~q ),
	.mem_31_01(\intel_onchip_ssram_drw_s1_agent_rdata_fifo|mem[0][31]~q ),
	.src_data_31(src_data_31),
	.mem_32_0(\intel_onchip_ssram_drw_s2_agent_rdata_fifo|mem[0][32]~q ),
	.mem_32_01(\intel_onchip_ssram_drw_s1_agent_rdata_fifo|mem[0][32]~q ),
	.src_data_32(src_data_32),
	.mem_33_0(\intel_onchip_ssram_drw_s2_agent_rdata_fifo|mem[0][33]~q ),
	.mem_33_01(\intel_onchip_ssram_drw_s1_agent_rdata_fifo|mem[0][33]~q ),
	.src_data_33(src_data_33),
	.mem_34_0(\intel_onchip_ssram_drw_s2_agent_rdata_fifo|mem[0][34]~q ),
	.mem_34_01(\intel_onchip_ssram_drw_s1_agent_rdata_fifo|mem[0][34]~q ),
	.src_data_34(src_data_34),
	.mem_35_0(\intel_onchip_ssram_drw_s2_agent_rdata_fifo|mem[0][35]~q ),
	.mem_35_01(\intel_onchip_ssram_drw_s1_agent_rdata_fifo|mem[0][35]~q ),
	.src_data_35(src_data_35),
	.mem_36_0(\intel_onchip_ssram_drw_s2_agent_rdata_fifo|mem[0][36]~q ),
	.mem_36_01(\intel_onchip_ssram_drw_s1_agent_rdata_fifo|mem[0][36]~q ),
	.src_data_36(src_data_36),
	.mem_37_0(\intel_onchip_ssram_drw_s2_agent_rdata_fifo|mem[0][37]~q ),
	.mem_37_01(\intel_onchip_ssram_drw_s1_agent_rdata_fifo|mem[0][37]~q ),
	.src_data_37(src_data_37),
	.mem_38_0(\intel_onchip_ssram_drw_s2_agent_rdata_fifo|mem[0][38]~q ),
	.mem_38_01(\intel_onchip_ssram_drw_s1_agent_rdata_fifo|mem[0][38]~q ),
	.src_data_38(src_data_38),
	.mem_39_0(\intel_onchip_ssram_drw_s2_agent_rdata_fifo|mem[0][39]~q ),
	.mem_39_01(\intel_onchip_ssram_drw_s1_agent_rdata_fifo|mem[0][39]~q ),
	.src_data_39(src_data_39),
	.mem_40_0(\intel_onchip_ssram_drw_s2_agent_rdata_fifo|mem[0][40]~q ),
	.mem_40_01(\intel_onchip_ssram_drw_s1_agent_rdata_fifo|mem[0][40]~q ),
	.src_data_40(src_data_40),
	.mem_41_0(\intel_onchip_ssram_drw_s2_agent_rdata_fifo|mem[0][41]~q ),
	.mem_41_01(\intel_onchip_ssram_drw_s1_agent_rdata_fifo|mem[0][41]~q ),
	.src_data_41(src_data_41),
	.mem_42_0(\intel_onchip_ssram_drw_s2_agent_rdata_fifo|mem[0][42]~q ),
	.mem_42_01(\intel_onchip_ssram_drw_s1_agent_rdata_fifo|mem[0][42]~q ),
	.src_data_42(src_data_42),
	.mem_43_0(\intel_onchip_ssram_drw_s2_agent_rdata_fifo|mem[0][43]~q ),
	.mem_43_01(\intel_onchip_ssram_drw_s1_agent_rdata_fifo|mem[0][43]~q ),
	.src_data_43(src_data_43),
	.mem_44_0(\intel_onchip_ssram_drw_s2_agent_rdata_fifo|mem[0][44]~q ),
	.mem_44_01(\intel_onchip_ssram_drw_s1_agent_rdata_fifo|mem[0][44]~q ),
	.src_data_44(src_data_44),
	.mem_45_0(\intel_onchip_ssram_drw_s2_agent_rdata_fifo|mem[0][45]~q ),
	.mem_45_01(\intel_onchip_ssram_drw_s1_agent_rdata_fifo|mem[0][45]~q ),
	.src_data_45(src_data_45),
	.mem_46_0(\intel_onchip_ssram_drw_s2_agent_rdata_fifo|mem[0][46]~q ),
	.mem_46_01(\intel_onchip_ssram_drw_s1_agent_rdata_fifo|mem[0][46]~q ),
	.src_data_46(src_data_46),
	.mem_47_0(\intel_onchip_ssram_drw_s2_agent_rdata_fifo|mem[0][47]~q ),
	.mem_47_01(\intel_onchip_ssram_drw_s1_agent_rdata_fifo|mem[0][47]~q ),
	.src_data_47(src_data_47),
	.mem_48_0(\intel_onchip_ssram_drw_s2_agent_rdata_fifo|mem[0][48]~q ),
	.mem_48_01(\intel_onchip_ssram_drw_s1_agent_rdata_fifo|mem[0][48]~q ),
	.src_data_48(src_data_48),
	.mem_49_0(\intel_onchip_ssram_drw_s2_agent_rdata_fifo|mem[0][49]~q ),
	.mem_49_01(\intel_onchip_ssram_drw_s1_agent_rdata_fifo|mem[0][49]~q ),
	.src_data_49(src_data_49),
	.mem_50_0(\intel_onchip_ssram_drw_s2_agent_rdata_fifo|mem[0][50]~q ),
	.mem_50_01(\intel_onchip_ssram_drw_s1_agent_rdata_fifo|mem[0][50]~q ),
	.src_data_50(src_data_50),
	.mem_51_0(\intel_onchip_ssram_drw_s2_agent_rdata_fifo|mem[0][51]~q ),
	.mem_51_01(\intel_onchip_ssram_drw_s1_agent_rdata_fifo|mem[0][51]~q ),
	.src_data_51(src_data_51),
	.mem_52_0(\intel_onchip_ssram_drw_s2_agent_rdata_fifo|mem[0][52]~q ),
	.mem_52_01(\intel_onchip_ssram_drw_s1_agent_rdata_fifo|mem[0][52]~q ),
	.src_data_52(src_data_52),
	.mem_53_0(\intel_onchip_ssram_drw_s2_agent_rdata_fifo|mem[0][53]~q ),
	.mem_53_01(\intel_onchip_ssram_drw_s1_agent_rdata_fifo|mem[0][53]~q ),
	.src_data_53(src_data_53),
	.mem_54_0(\intel_onchip_ssram_drw_s2_agent_rdata_fifo|mem[0][54]~q ),
	.mem_54_01(\intel_onchip_ssram_drw_s1_agent_rdata_fifo|mem[0][54]~q ),
	.src_data_54(src_data_54),
	.mem_55_0(\intel_onchip_ssram_drw_s2_agent_rdata_fifo|mem[0][55]~q ),
	.mem_55_01(\intel_onchip_ssram_drw_s1_agent_rdata_fifo|mem[0][55]~q ),
	.src_data_55(src_data_55),
	.mem_56_0(\intel_onchip_ssram_drw_s2_agent_rdata_fifo|mem[0][56]~q ),
	.mem_56_01(\intel_onchip_ssram_drw_s1_agent_rdata_fifo|mem[0][56]~q ),
	.src_data_56(src_data_56),
	.mem_57_0(\intel_onchip_ssram_drw_s2_agent_rdata_fifo|mem[0][57]~q ),
	.mem_57_01(\intel_onchip_ssram_drw_s1_agent_rdata_fifo|mem[0][57]~q ),
	.src_data_57(src_data_57),
	.mem_58_0(\intel_onchip_ssram_drw_s2_agent_rdata_fifo|mem[0][58]~q ),
	.mem_58_01(\intel_onchip_ssram_drw_s1_agent_rdata_fifo|mem[0][58]~q ),
	.src_data_58(src_data_58),
	.mem_59_0(\intel_onchip_ssram_drw_s2_agent_rdata_fifo|mem[0][59]~q ),
	.mem_59_01(\intel_onchip_ssram_drw_s1_agent_rdata_fifo|mem[0][59]~q ),
	.src_data_59(src_data_59),
	.mem_60_0(\intel_onchip_ssram_drw_s2_agent_rdata_fifo|mem[0][60]~q ),
	.mem_60_01(\intel_onchip_ssram_drw_s1_agent_rdata_fifo|mem[0][60]~q ),
	.src_data_60(src_data_60),
	.mem_61_0(\intel_onchip_ssram_drw_s2_agent_rdata_fifo|mem[0][61]~q ),
	.mem_61_01(\intel_onchip_ssram_drw_s1_agent_rdata_fifo|mem[0][61]~q ),
	.src_data_61(src_data_61),
	.mem_62_0(\intel_onchip_ssram_drw_s2_agent_rdata_fifo|mem[0][62]~q ),
	.mem_62_01(\intel_onchip_ssram_drw_s1_agent_rdata_fifo|mem[0][62]~q ),
	.src_data_62(src_data_62),
	.mem_63_0(\intel_onchip_ssram_drw_s2_agent_rdata_fifo|mem[0][63]~q ),
	.mem_63_01(\intel_onchip_ssram_drw_s1_agent_rdata_fifo|mem[0][63]~q ),
	.src_data_63(src_data_63),
	.mem_159_0(\intel_onchip_ssram_drw_s1_agent_rsp_fifo|mem[0][159]~q ),
	.last_packet_beat(\intel_onchip_ssram_drw_s1_agent|uncompressor|last_packet_beat~6_combout ),
	.mem_159_01(\intel_onchip_ssram_drw_s2_agent_rsp_fifo|mem[0][159]~q ),
	.last_packet_beat1(\intel_onchip_ssram_drw_s2_agent|uncompressor|last_packet_beat~6_combout ),
	.src_payload_0(src_payload_0),
	.src_payload(\rsp_mux_001|src_payload~1_combout ));

cycloneiv_cycloneiv_mm_interconnect_0_rsp_mux rsp_mux(
	.mem_144_0(\intel_onchip_ssram_drw_s1_agent_rsp_fifo|mem[0][144]~q ),
	.mem_144_01(\intel_onchip_ssram_drw_s2_agent_rsp_fifo|mem[0][144]~q ),
	.src0_valid(src0_valid),
	.src0_valid1(src0_valid1),
	.src_data_144(src_data_144),
	.mem_145_0(\intel_onchip_ssram_drw_s2_agent_rsp_fifo|mem[0][145]~q ),
	.mem_145_01(\intel_onchip_ssram_drw_s1_agent_rsp_fifo|mem[0][145]~q ),
	.src_data_145(src_data_145));

cycloneiv_cycloneiv_mm_interconnect_0_rsp_demux_1 rsp_demux_001(
	.rp_valid(\intel_onchip_ssram_drw_s2_agent|rp_valid~combout ),
	.mem_106_0(\intel_onchip_ssram_drw_s2_agent_rsp_fifo|mem[0][106]~q ),
	.mem_104_0(\intel_onchip_ssram_drw_s2_agent_rsp_fifo|mem[0][104]~q ),
	.src0_valid1(src0_valid),
	.full0(full0),
	.src1_valid(src1_valid),
	.full01(full01),
	.WideOr0(\rsp_demux_001|WideOr0~0_combout ));

cycloneiv_cycloneiv_mm_interconnect_0_rsp_demux rsp_demux(
	.rp_valid(\intel_onchip_ssram_drw_s1_agent|rp_valid~combout ),
	.mem_106_0(\intel_onchip_ssram_drw_s1_agent_rsp_fifo|mem[0][106]~q ),
	.mem_104_0(\intel_onchip_ssram_drw_s1_agent_rsp_fifo|mem[0][104]~q ),
	.src0_valid1(src0_valid1),
	.full0(full0),
	.src1_valid(src1_valid1),
	.full01(full01),
	.WideOr0(\rsp_demux|WideOr0~0_combout ));

cycloneiv_cycloneiv_mm_interconnect_0_cmd_mux_1 cmd_mux_001(
	.Add5(\axi_bridge_0_m0_agent|Add5~14_combout ),
	.Add4(\axi_bridge_0_m0_agent|Add4~14_combout ),
	.data1_0(data1_0),
	.saved_grant_0(\cmd_mux_001|saved_grant[0]~q ),
	.r_sync_rst(r_sync_rst),
	.nxt_in_ready(\intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~5_combout ),
	.saved_grant_1(\cmd_mux_001|saved_grant[1]~q ),
	.data1_12(data1_12),
	.data1_10(data1_10),
	.data1_11(data1_11),
	.data1_8(data1_8),
	.data1_111(data1_111),
	.data1_121(data1_121),
	.data1_101(data1_101),
	.data1_81(data1_81),
	.data1_4(data1_4),
	.data1_2(data1_2),
	.data1_7(data1_7),
	.data1_6(data1_6),
	.data1_5(data1_5),
	.data1_3(data1_3),
	.data1_1(data1_1),
	.src1_valid(\cmd_demux|src1_valid~1_combout ),
	.src1_valid1(\cmd_demux_001|src1_valid~0_combout ),
	.src_payload_0(\cmd_mux_001|src_payload[0]~combout ),
	.WideOr11(\cmd_mux_001|WideOr1~combout ),
	.src_data_69(\cmd_mux_001|src_data[69]~combout ),
	.src_data_130(\cmd_mux_001|src_data[130]~combout ),
	.src_data_131(\cmd_mux_001|src_data[131]~combout ),
	.src_data_132(\cmd_mux_001|src_data[132]~combout ),
	.src_data_70(\cmd_mux_001|src_data[70]~combout ),
	.src_data_71(\cmd_mux_001|src_data[71]~combout ),
	.src_data_64(\cmd_mux_001|src_data[64]~combout ),
	.src_data_67(\cmd_mux_001|src_data[67]~combout ),
	.src_data_65(\cmd_mux_001|src_data[65]~combout ),
	.src_data_68(\cmd_mux_001|src_data[68]~combout ),
	.src_data_66(\cmd_mux_001|src_data[66]~combout ),
	.data1_9(data1_9),
	.data1_91(data1_91),
	.data1_82(data1_82),
	.Selector14(\axi_bridge_0_m0_agent|Selector14~0_combout ),
	.Selector141(\axi_bridge_0_m0_agent|Selector14~1_combout ),
	.Selector6(\axi_bridge_0_m0_agent|Selector6~0_combout ),
	.Selector15(\axi_bridge_0_m0_agent|Selector15~4_combout ),
	.Selector7(\axi_bridge_0_m0_agent|Selector7~3_combout ),
	.Selector5(\axi_bridge_0_m0_agent|Selector5~4_combout ),
	.Selector13(\axi_bridge_0_m0_agent|Selector13~0_combout ),
	.LessThan27(\axi_bridge_0_m0_agent|LessThan27~0_combout ),
	.src_data_124(\cmd_mux_001|src_data[124]~1_combout ),
	.src_data_123(\cmd_mux_001|src_data[123]~combout ),
	.src_data_122(\cmd_mux_001|src_data[122]~combout ),
	.data1_53(data1_53),
	.data1_531(data1_531),
	.src_data_144(\cmd_mux_001|src_data[144]~combout ),
	.data1_54(data1_54),
	.data1_541(data1_541),
	.src_data_145(\cmd_mux_001|src_data[145]~combout ),
	.data1_92(data1_92),
	.src_payload(\cmd_mux_001|src_payload~0_combout ),
	.data1_102(data1_102),
	.src_payload1(\cmd_mux_001|src_payload~1_combout ),
	.data1_112(data1_112),
	.src_payload2(\cmd_mux_001|src_payload~2_combout ),
	.data1_122(data1_122),
	.src_payload3(\cmd_mux_001|src_payload~3_combout ),
	.data1_13(data1_132),
	.src_payload4(\cmd_mux_001|src_payload~4_combout ),
	.data1_14(data1_142),
	.src_payload5(\cmd_mux_001|src_payload~5_combout ),
	.data1_15(data1_152),
	.src_payload6(\cmd_mux_001|src_payload~6_combout ),
	.data1_16(data1_162),
	.src_payload7(\cmd_mux_001|src_payload~7_combout ),
	.data1_17(data1_172),
	.src_payload8(\cmd_mux_001|src_payload~8_combout ),
	.data1_18(data1_182),
	.src_payload9(\cmd_mux_001|src_payload~9_combout ),
	.data1_19(data1_192),
	.src_payload10(\cmd_mux_001|src_payload~10_combout ),
	.data1_20(data1_202),
	.src_payload11(\cmd_mux_001|src_payload~11_combout ),
	.data1_21(data1_212),
	.src_payload12(\cmd_mux_001|src_payload~12_combout ),
	.data1_22(data1_222),
	.src_payload13(\cmd_mux_001|src_payload~13_combout ),
	.data1_23(data1_232),
	.src_payload14(\cmd_mux_001|src_payload~14_combout ),
	.data1_24(data1_242),
	.src_payload15(\cmd_mux_001|src_payload~15_combout ),
	.data1_25(data1_252),
	.src_payload16(\cmd_mux_001|src_payload~16_combout ),
	.data1_26(data1_262),
	.src_payload17(\cmd_mux_001|src_payload~17_combout ),
	.data1_27(data1_272),
	.src_payload18(\cmd_mux_001|src_payload~18_combout ),
	.data1_28(data1_282),
	.src_payload19(\cmd_mux_001|src_payload~19_combout ),
	.data1_29(data1_292),
	.src_payload20(\cmd_mux_001|src_payload~20_combout ),
	.data1_30(data1_302),
	.src_payload21(\cmd_mux_001|src_payload~21_combout ),
	.data1_31(data1_312),
	.src_payload22(\cmd_mux_001|src_payload~22_combout ),
	.data1_32(data1_322),
	.src_payload23(\cmd_mux_001|src_payload~23_combout ),
	.data1_33(data1_332),
	.src_payload24(\cmd_mux_001|src_payload~24_combout ),
	.data1_34(data1_342),
	.src_payload25(\cmd_mux_001|src_payload~25_combout ),
	.data1_35(data1_352),
	.src_payload26(\cmd_mux_001|src_payload~26_combout ),
	.data1_36(data1_362),
	.src_payload27(\cmd_mux_001|src_payload~27_combout ),
	.data1_37(data1_37),
	.src_payload28(\cmd_mux_001|src_payload~28_combout ),
	.data1_38(data1_38),
	.src_payload29(\cmd_mux_001|src_payload~29_combout ),
	.data1_39(data1_39),
	.src_payload30(\cmd_mux_001|src_payload~30_combout ),
	.data1_40(data1_40),
	.src_payload31(\cmd_mux_001|src_payload~31_combout ),
	.data1_41(data1_41),
	.src_payload32(\cmd_mux_001|src_payload~32_combout ),
	.data1_42(data1_42),
	.src_payload33(\cmd_mux_001|src_payload~33_combout ),
	.data1_43(data1_43),
	.src_payload34(\cmd_mux_001|src_payload~34_combout ),
	.data1_44(data1_44),
	.src_payload35(\cmd_mux_001|src_payload~35_combout ),
	.data1_45(data1_45),
	.src_payload36(\cmd_mux_001|src_payload~36_combout ),
	.data1_46(data1_46),
	.src_payload37(\cmd_mux_001|src_payload~37_combout ),
	.data1_47(data1_47),
	.src_payload38(\cmd_mux_001|src_payload~38_combout ),
	.data1_48(data1_48),
	.src_payload39(\cmd_mux_001|src_payload~39_combout ),
	.data1_49(data1_49),
	.src_payload40(\cmd_mux_001|src_payload~40_combout ),
	.data1_50(data1_50),
	.src_payload41(\cmd_mux_001|src_payload~41_combout ),
	.data1_51(data1_51),
	.src_payload42(\cmd_mux_001|src_payload~42_combout ),
	.data1_52(data1_52),
	.src_payload43(\cmd_mux_001|src_payload~43_combout ),
	.data1_532(data1_532),
	.src_payload44(\cmd_mux_001|src_payload~44_combout ),
	.data1_542(data1_542),
	.src_payload45(\cmd_mux_001|src_payload~45_combout ),
	.data1_55(data1_55),
	.src_payload46(\cmd_mux_001|src_payload~46_combout ),
	.data1_56(data1_56),
	.src_payload47(\cmd_mux_001|src_payload~47_combout ),
	.data1_57(data1_57),
	.src_payload48(\cmd_mux_001|src_payload~48_combout ),
	.data1_58(data1_58),
	.src_payload49(\cmd_mux_001|src_payload~49_combout ),
	.data1_59(data1_59),
	.src_payload50(\cmd_mux_001|src_payload~50_combout ),
	.data1_60(data1_60),
	.src_payload51(\cmd_mux_001|src_payload~51_combout ),
	.data1_61(data1_61),
	.src_payload52(\cmd_mux_001|src_payload~52_combout ),
	.data1_62(data1_62),
	.src_payload53(\cmd_mux_001|src_payload~53_combout ),
	.data1_63(data1_63),
	.src_payload54(\cmd_mux_001|src_payload~54_combout ),
	.data1_64(data1_64),
	.src_payload55(\cmd_mux_001|src_payload~55_combout ),
	.data1_65(data1_65),
	.src_payload56(\cmd_mux_001|src_payload~56_combout ),
	.data1_66(data1_66),
	.src_payload57(\cmd_mux_001|src_payload~57_combout ),
	.data1_67(data1_67),
	.src_payload58(\cmd_mux_001|src_payload~58_combout ),
	.data1_68(data1_68),
	.src_payload59(\cmd_mux_001|src_payload~59_combout ),
	.data1_69(data1_69),
	.src_payload60(\cmd_mux_001|src_payload~60_combout ),
	.data1_70(data1_70),
	.src_payload61(\cmd_mux_001|src_payload~61_combout ),
	.data1_71(data1_71),
	.src_payload62(\cmd_mux_001|src_payload~62_combout ),
	.data1_72(data1_72),
	.src_payload63(\cmd_mux_001|src_payload~63_combout ),
	.Selector12(\axi_bridge_0_m0_agent|Selector12~2_combout ),
	.Selector4(\axi_bridge_0_m0_agent|Selector4~2_combout ),
	.Selector11(\axi_bridge_0_m0_agent|Selector11~2_combout ),
	.Selector3(\axi_bridge_0_m0_agent|Selector3~2_combout ),
	.Selector10(\axi_bridge_0_m0_agent|Selector10~4_combout ),
	.Selector2(\axi_bridge_0_m0_agent|Selector2~0_combout ),
	.Selector9(\axi_bridge_0_m0_agent|Selector9~2_combout ),
	.Selector1(\axi_bridge_0_m0_agent|Selector1~2_combout ),
	.src_data_129(\cmd_mux_001|src_data[129]~2_combout ),
	.src_data_1291(\cmd_mux_001|src_data[129]~3_combout ),
	.src_data_125(\cmd_mux_001|src_data[125]~combout ),
	.src_data_126(\cmd_mux_001|src_data[126]~combout ),
	.src_data_127(\cmd_mux_001|src_data[127]~combout ),
	.src_data_128(\cmd_mux_001|src_data[128]~combout ),
	.src_data_1292(\cmd_mux_001|src_data[129]~4_combout ),
	.Selector51(\axi_bridge_0_m0_agent|Selector5~6_combout ),
	.clk_clk(clk_clk));

cycloneiv_cycloneiv_mm_interconnect_0_cmd_mux cmd_mux(
	.data1_0(data1_0),
	.nxt_in_ready(\intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~4_combout ),
	.saved_grant_0(\cmd_mux|saved_grant[0]~q ),
	.r_sync_rst(r_sync_rst),
	.saved_grant_1(\cmd_mux|saved_grant[1]~q ),
	.data1_12(data1_12),
	.data1_10(data1_10),
	.data1_11(data1_11),
	.src0_valid(\cmd_demux_001|src0_valid~0_combout ),
	.src0_valid1(\cmd_demux|src0_valid~0_combout ),
	.WideOr11(\cmd_mux|WideOr1~combout ),
	.data1_111(data1_111),
	.src_data_131(\cmd_mux|src_data[131]~combout ),
	.data1_121(data1_121),
	.src_data_132(\cmd_mux|src_data[132]~combout ),
	.data1_101(data1_101),
	.src_data_130(\cmd_mux|src_data[130]~combout ),
	.data1_8(data1_81),
	.src_data_71(\cmd_mux|src_data[71]~combout ),
	.data1_4(data1_4),
	.src_data_67(\cmd_mux|src_data[67]~combout ),
	.data1_2(data1_2),
	.src_data_65(\cmd_mux|src_data[65]~combout ),
	.data1_7(data1_7),
	.src_data_70(\cmd_mux|src_data[70]~combout ),
	.data1_6(data1_6),
	.src_data_69(\cmd_mux|src_data[69]~combout ),
	.data1_5(data1_5),
	.src_data_68(\cmd_mux|src_data[68]~combout ),
	.data1_3(data1_3),
	.src_data_66(\cmd_mux|src_data[66]~combout ),
	.data1_1(data1_1),
	.src_data_64(\cmd_mux|src_data[64]~combout ),
	.src_payload_0(\cmd_mux|src_payload[0]~combout ),
	.Selector14(\axi_bridge_0_m0_agent|Selector14~0_combout ),
	.Selector141(\axi_bridge_0_m0_agent|Selector14~1_combout ),
	.Selector6(\axi_bridge_0_m0_agent|Selector6~0_combout ),
	.src_data_123(\cmd_mux|src_data[123]~combout ),
	.Selector15(\axi_bridge_0_m0_agent|Selector15~4_combout ),
	.Selector7(\axi_bridge_0_m0_agent|Selector7~3_combout ),
	.src_data_122(\cmd_mux|src_data[122]~combout ),
	.Selector5(\axi_bridge_0_m0_agent|Selector5~4_combout ),
	.Selector13(\axi_bridge_0_m0_agent|Selector13~0_combout ),
	.LessThan27(\axi_bridge_0_m0_agent|LessThan27~0_combout ),
	.src_data_124(\cmd_mux|src_data[124]~1_combout ),
	.data1_53(data1_53),
	.data1_531(data1_531),
	.src_data_144(\cmd_mux|src_data[144]~combout ),
	.data1_54(data1_54),
	.data1_541(data1_541),
	.src_data_145(\cmd_mux|src_data[145]~combout ),
	.data1_9(data1_92),
	.src_payload(\cmd_mux|src_payload~0_combout ),
	.data1_102(data1_102),
	.src_payload1(\cmd_mux|src_payload~1_combout ),
	.data1_112(data1_112),
	.src_payload2(\cmd_mux|src_payload~2_combout ),
	.data1_122(data1_122),
	.src_payload3(\cmd_mux|src_payload~3_combout ),
	.data1_13(data1_132),
	.src_payload4(\cmd_mux|src_payload~4_combout ),
	.data1_14(data1_142),
	.src_payload5(\cmd_mux|src_payload~5_combout ),
	.data1_15(data1_152),
	.src_payload6(\cmd_mux|src_payload~6_combout ),
	.data1_16(data1_162),
	.src_payload7(\cmd_mux|src_payload~7_combout ),
	.data1_17(data1_172),
	.src_payload8(\cmd_mux|src_payload~8_combout ),
	.data1_18(data1_182),
	.src_payload9(\cmd_mux|src_payload~9_combout ),
	.data1_19(data1_192),
	.src_payload10(\cmd_mux|src_payload~10_combout ),
	.data1_20(data1_202),
	.src_payload11(\cmd_mux|src_payload~11_combout ),
	.data1_21(data1_212),
	.src_payload12(\cmd_mux|src_payload~12_combout ),
	.data1_22(data1_222),
	.src_payload13(\cmd_mux|src_payload~13_combout ),
	.data1_23(data1_232),
	.src_payload14(\cmd_mux|src_payload~14_combout ),
	.data1_24(data1_242),
	.src_payload15(\cmd_mux|src_payload~15_combout ),
	.data1_25(data1_252),
	.src_payload16(\cmd_mux|src_payload~16_combout ),
	.data1_26(data1_262),
	.src_payload17(\cmd_mux|src_payload~17_combout ),
	.data1_27(data1_272),
	.src_payload18(\cmd_mux|src_payload~18_combout ),
	.data1_28(data1_282),
	.src_payload19(\cmd_mux|src_payload~19_combout ),
	.data1_29(data1_292),
	.src_payload20(\cmd_mux|src_payload~20_combout ),
	.data1_30(data1_302),
	.src_payload21(\cmd_mux|src_payload~21_combout ),
	.data1_31(data1_312),
	.src_payload22(\cmd_mux|src_payload~22_combout ),
	.data1_32(data1_322),
	.src_payload23(\cmd_mux|src_payload~23_combout ),
	.data1_33(data1_332),
	.src_payload24(\cmd_mux|src_payload~24_combout ),
	.data1_34(data1_342),
	.src_payload25(\cmd_mux|src_payload~25_combout ),
	.data1_35(data1_352),
	.src_payload26(\cmd_mux|src_payload~26_combout ),
	.data1_36(data1_362),
	.src_payload27(\cmd_mux|src_payload~27_combout ),
	.data1_37(data1_37),
	.src_payload28(\cmd_mux|src_payload~28_combout ),
	.data1_38(data1_38),
	.src_payload29(\cmd_mux|src_payload~29_combout ),
	.data1_39(data1_39),
	.src_payload30(\cmd_mux|src_payload~30_combout ),
	.data1_40(data1_40),
	.src_payload31(\cmd_mux|src_payload~31_combout ),
	.data1_41(data1_41),
	.src_payload32(\cmd_mux|src_payload~32_combout ),
	.data1_42(data1_42),
	.src_payload33(\cmd_mux|src_payload~33_combout ),
	.data1_43(data1_43),
	.src_payload34(\cmd_mux|src_payload~34_combout ),
	.data1_44(data1_44),
	.src_payload35(\cmd_mux|src_payload~35_combout ),
	.data1_45(data1_45),
	.src_payload36(\cmd_mux|src_payload~36_combout ),
	.data1_46(data1_46),
	.src_payload37(\cmd_mux|src_payload~37_combout ),
	.data1_47(data1_47),
	.src_payload38(\cmd_mux|src_payload~38_combout ),
	.data1_48(data1_48),
	.src_payload39(\cmd_mux|src_payload~39_combout ),
	.data1_49(data1_49),
	.src_payload40(\cmd_mux|src_payload~40_combout ),
	.data1_50(data1_50),
	.src_payload41(\cmd_mux|src_payload~41_combout ),
	.data1_51(data1_51),
	.src_payload42(\cmd_mux|src_payload~42_combout ),
	.data1_52(data1_52),
	.src_payload43(\cmd_mux|src_payload~43_combout ),
	.data1_532(data1_532),
	.src_payload44(\cmd_mux|src_payload~44_combout ),
	.data1_542(data1_542),
	.src_payload45(\cmd_mux|src_payload~45_combout ),
	.data1_55(data1_55),
	.src_payload46(\cmd_mux|src_payload~46_combout ),
	.data1_56(data1_56),
	.src_payload47(\cmd_mux|src_payload~47_combout ),
	.data1_57(data1_57),
	.src_payload48(\cmd_mux|src_payload~48_combout ),
	.data1_58(data1_58),
	.src_payload49(\cmd_mux|src_payload~49_combout ),
	.data1_59(data1_59),
	.src_payload50(\cmd_mux|src_payload~50_combout ),
	.data1_60(data1_60),
	.src_payload51(\cmd_mux|src_payload~51_combout ),
	.data1_61(data1_61),
	.src_payload52(\cmd_mux|src_payload~52_combout ),
	.data1_62(data1_62),
	.src_payload53(\cmd_mux|src_payload~53_combout ),
	.data1_63(data1_63),
	.src_payload54(\cmd_mux|src_payload~54_combout ),
	.data1_64(data1_64),
	.src_payload55(\cmd_mux|src_payload~55_combout ),
	.data1_65(data1_65),
	.src_payload56(\cmd_mux|src_payload~56_combout ),
	.data1_66(data1_66),
	.src_payload57(\cmd_mux|src_payload~57_combout ),
	.data1_67(data1_67),
	.src_payload58(\cmd_mux|src_payload~58_combout ),
	.data1_68(data1_68),
	.src_payload59(\cmd_mux|src_payload~59_combout ),
	.data1_69(data1_69),
	.src_payload60(\cmd_mux|src_payload~60_combout ),
	.data1_70(data1_70),
	.src_payload61(\cmd_mux|src_payload~61_combout ),
	.data1_71(data1_71),
	.src_payload62(\cmd_mux|src_payload~62_combout ),
	.data1_72(data1_72),
	.src_payload63(\cmd_mux|src_payload~63_combout ),
	.Selector12(\axi_bridge_0_m0_agent|Selector12~2_combout ),
	.Selector4(\axi_bridge_0_m0_agent|Selector4~2_combout ),
	.src_data_125(\cmd_mux|src_data[125]~combout ),
	.Selector11(\axi_bridge_0_m0_agent|Selector11~2_combout ),
	.Selector3(\axi_bridge_0_m0_agent|Selector3~2_combout ),
	.src_data_126(\cmd_mux|src_data[126]~combout ),
	.Selector10(\axi_bridge_0_m0_agent|Selector10~4_combout ),
	.Selector2(\axi_bridge_0_m0_agent|Selector2~0_combout ),
	.src_data_127(\cmd_mux|src_data[127]~combout ),
	.Selector9(\axi_bridge_0_m0_agent|Selector9~2_combout ),
	.Selector1(\axi_bridge_0_m0_agent|Selector1~2_combout ),
	.src_data_128(\cmd_mux|src_data[128]~combout ),
	.src_data_129(\cmd_mux_001|src_data[129]~2_combout ),
	.src_data_1291(\cmd_mux_001|src_data[129]~3_combout ),
	.src_data_1292(\cmd_mux|src_data[129]~2_combout ),
	.Selector51(\axi_bridge_0_m0_agent|Selector5~6_combout ),
	.clk_clk(clk_clk));

cycloneiv_cycloneiv_mm_interconnect_0_cmd_demux_1 cmd_demux_001(
	.nxt_in_ready(\intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~4_combout ),
	.full1(full12),
	.nxt_in_ready1(\intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~5_combout ),
	.Equal1(\router_001|Equal1~0_combout ),
	.saved_grant_1(\cmd_mux|saved_grant[1]~q ),
	.saved_grant_11(\cmd_mux_001|saved_grant[1]~q ),
	.WideOr0(WideOr01),
	.last_dest_id_0(\axi_bridge_0_m0_rd_limiter|last_dest_id[0]~q ),
	.has_pending_responses(\axi_bridge_0_m0_rd_limiter|has_pending_responses~q ),
	.last_channel_0(\axi_bridge_0_m0_rd_limiter|last_channel[0]~q ),
	.src0_valid(\cmd_demux_001|src0_valid~0_combout ),
	.src1_valid(\cmd_demux_001|src1_valid~0_combout ));

cycloneiv_cycloneiv_mm_interconnect_0_cmd_demux cmd_demux(
	.full1(full1),
	.Equal1(Equal1),
	.nxt_in_ready(\intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~4_combout ),
	.saved_grant_0(\cmd_mux|saved_grant[0]~q ),
	.saved_grant_01(\cmd_mux_001|saved_grant[0]~q ),
	.nxt_in_ready1(\intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~2_combout ),
	.nxt_in_ready2(\intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~4_combout ),
	.WideOr0(WideOr0),
	.full11(full11),
	.src1_valid(\cmd_demux|src1_valid~0_combout ),
	.last_dest_id_0(last_dest_id_0),
	.has_pending_responses(has_pending_responses),
	.last_channel_0(\axi_bridge_0_m0_wr_limiter|last_channel[0]~q ),
	.src0_valid(\cmd_demux|src0_valid~0_combout ),
	.src1_valid1(\cmd_demux|src1_valid~1_combout ),
	.nxt_in_ready3(\intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~6_combout ));

cycloneiv_altera_merlin_burst_adapter_1 intel_onchip_ssram_drw_s2_burst_adapter(
	.read_cp_data_113(\axi_bridge_0_m0_agent|read_cp_data[113]~0_combout ),
	.read_cp_data_114(\axi_bridge_0_m0_agent|read_cp_data[114]~2_combout ),
	.read_cp_data_115(\axi_bridge_0_m0_agent|read_cp_data[115]~4_combout ),
	.read_cp_data_116(\axi_bridge_0_m0_agent|read_cp_data[116]~6_combout ),
	.read_cp_data_117(\axi_bridge_0_m0_agent|read_cp_data[117]~8_combout ),
	.read_cp_data_118(\axi_bridge_0_m0_agent|read_cp_data[118]~10_combout ),
	.read_cp_data_119(\axi_bridge_0_m0_agent|read_cp_data[119]~12_combout ),
	.read_cp_data_120(\axi_bridge_0_m0_agent|read_cp_data[120]~14_combout ),
	.read_cp_data_121(\axi_bridge_0_m0_agent|read_cp_data[121]~16_combout ),
	.waitrequest_reset_override(\intel_onchip_ssram_drw_s1_translator|waitrequest_reset_override~q ),
	.in_ready_hold(\intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~q ),
	.saved_grant_0(\cmd_mux_001|saved_grant[0]~q ),
	.in_narrow_reg(\intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg~q ),
	.int_nxt_addr_reg_dly_2(\intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2]~q ),
	.int_nxt_addr_reg_dly_1(\intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1]~q ),
	.int_nxt_addr_reg_dly_0(\intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0]~q ),
	.source0_data_69(source0_data_691),
	.source0_data_70(source0_data_701),
	.ShiftLeft1(\intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft1~5_combout ),
	.in_byteen_reg_7(\intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[7]~q ),
	.always12(\intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|always12~0_combout ),
	.in_byteen_reg_0(\intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0]~q ),
	.source0_data_64(source0_data_641),
	.source0_data_67(\intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[67]~19_combout ),
	.in_byteen_reg_3(\intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3]~q ),
	.in_byteen_reg_1(\intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1]~q ),
	.source0_data_65(source0_data_651),
	.source0_data_68(source0_data_681),
	.in_byteen_reg_2(\intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2]~q ),
	.source0_data_66(source0_data_661),
	.WideOr0(\intel_onchip_ssram_drw_s2_agent|WideOr0~2_combout ),
	.mem_used_1(\intel_onchip_ssram_drw_s2_agent_rsp_fifo|mem_used[1]~q ),
	.cp_ready(\intel_onchip_ssram_drw_s2_agent|cp_ready~0_combout ),
	.out_valid_reg(\intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~q ),
	.nxt_in_ready(\intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~2_combout ),
	.stateST_UNCOMP_WR_SUBBURST(\intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~q ),
	.nxt_in_ready1(\intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~4_combout ),
	.r_sync_rst(r_sync_rst),
	.nxt_in_ready2(\intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~5_combout ),
	.saved_grant_1(\cmd_mux_001|saved_grant[1]~q ),
	.base_address_11(\axi_bridge_0_m0_agent|align_address_to_size|base_address[11]~0_combout ),
	.base_address_10(\axi_bridge_0_m0_agent|align_address_to_size|base_address[10]~1_combout ),
	.base_address_9(\axi_bridge_0_m0_agent|align_address_to_size|base_address[9]~2_combout ),
	.base_address_8(\axi_bridge_0_m0_agent|align_address_to_size|base_address[8]~3_combout ),
	.base_address_7(\axi_bridge_0_m0_agent|align_address_to_size|base_address[7]~4_combout ),
	.base_address_6(\axi_bridge_0_m0_agent|align_address_to_size|base_address[6]~5_combout ),
	.base_address_5(\axi_bridge_0_m0_agent|align_address_to_size|base_address[5]~6_combout ),
	.base_address_4(\axi_bridge_0_m0_agent|align_address_to_size|base_address[4]~7_combout ),
	.base_address_3(\axi_bridge_0_m0_agent|align_address_to_size|base_address[3]~8_combout ),
	.data1_22(data1_221),
	.out_data_1(\axi_bridge_0_m0_agent|align_address_to_size|out_data[1]~4_combout ),
	.data1_21(data1_211),
	.out_data_0(\axi_bridge_0_m0_agent|align_address_to_size|out_data[0]~5_combout ),
	.data1_23(data1_231),
	.out_data_2(\axi_bridge_0_m0_agent|align_address_to_size|out_data[2]~6_combout ),
	.write_cp_data_113(\axi_bridge_0_m0_agent|write_cp_data[113]~0_combout ),
	.write_cp_data_114(\axi_bridge_0_m0_agent|write_cp_data[114]~1_combout ),
	.write_cp_data_115(\axi_bridge_0_m0_agent|write_cp_data[115]~2_combout ),
	.write_cp_data_116(\axi_bridge_0_m0_agent|write_cp_data[116]~3_combout ),
	.write_cp_data_117(\axi_bridge_0_m0_agent|write_cp_data[117]~4_combout ),
	.write_cp_data_118(\axi_bridge_0_m0_agent|write_cp_data[118]~5_combout ),
	.write_cp_data_119(\axi_bridge_0_m0_agent|write_cp_data[119]~6_combout ),
	.write_cp_data_120(\axi_bridge_0_m0_agent|write_cp_data[120]~7_combout ),
	.write_cp_data_121(\axi_bridge_0_m0_agent|write_cp_data[121]~8_combout ),
	.LessThan14(\axi_bridge_0_m0_agent|LessThan14~0_combout ),
	.log2ceil(\axi_bridge_0_m0_agent|log2ceil~4_combout ),
	.LessThan11(\axi_bridge_0_m0_agent|LessThan11~0_combout ),
	.WideNor0(\intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor0~0_combout ),
	.WideNor01(\intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor0~3_combout ),
	.src1_valid(\cmd_demux|src1_valid~1_combout ),
	.src_payload_0(\cmd_mux_001|src_payload[0]~combout ),
	.WideOr1(\cmd_mux_001|WideOr1~combout ),
	.nxt_out_eop(\intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~1_combout ),
	.src_data_69(\cmd_mux_001|src_data[69]~combout ),
	.src_data_130(\cmd_mux_001|src_data[130]~combout ),
	.src_data_131(\cmd_mux_001|src_data[131]~combout ),
	.src_data_132(\cmd_mux_001|src_data[132]~combout ),
	.src_data_70(\cmd_mux_001|src_data[70]~combout ),
	.src_data_71(\cmd_mux_001|src_data[71]~combout ),
	.src_data_64(\cmd_mux_001|src_data[64]~combout ),
	.src_data_67(\cmd_mux_001|src_data[67]~combout ),
	.src_data_65(\cmd_mux_001|src_data[65]~combout ),
	.src_data_68(\cmd_mux_001|src_data[68]~combout ),
	.src_data_66(\cmd_mux_001|src_data[66]~combout ),
	.write(\intel_onchip_ssram_drw_s2_agent_rsp_fifo|write~0_combout ),
	.in_data_reg_107(\intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[107]~q ),
	.in_data_reg_106(\intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[106]~q ),
	.out_byte_cnt_reg_3(\intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[3]~q ),
	.source0_data_681(\intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[68]~27_combout ),
	.source0_data_701(\intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[70]~30_combout ),
	.cp_ready1(\intel_onchip_ssram_drw_s2_agent|cp_ready~6_combout ),
	.out_uncomp_byte_cnt_reg_3(\intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3]~q ),
	.out_uncomp_byte_cnt_reg_4(\intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4]~q ),
	.out_uncomp_byte_cnt_reg_5(\intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5]~q ),
	.out_uncomp_byte_cnt_reg_6(\intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[6]~q ),
	.out_uncomp_byte_cnt_reg_11(\intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[11]~q ),
	.out_uncomp_byte_cnt_reg_10(\intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[10]~q ),
	.out_uncomp_byte_cnt_reg_9(\intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[9]~q ),
	.out_uncomp_byte_cnt_reg_8(\intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[8]~q ),
	.out_uncomp_byte_cnt_reg_7(\intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[7]~q ),
	.in_data_reg_144(\intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[144]~q ),
	.in_data_reg_145(\intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[145]~q ),
	.in_data_reg_0(in_data_reg_01),
	.int_nxt_addr_reg_dly_3(int_nxt_addr_reg_dly_31),
	.int_nxt_addr_reg_dly_4(int_nxt_addr_reg_dly_41),
	.int_nxt_addr_reg_dly_5(int_nxt_addr_reg_dly_51),
	.int_nxt_addr_reg_dly_6(int_nxt_addr_reg_dly_61),
	.int_nxt_addr_reg_dly_7(int_nxt_addr_reg_dly_71),
	.int_nxt_addr_reg_dly_8(int_nxt_addr_reg_dly_81),
	.int_nxt_addr_reg_dly_9(int_nxt_addr_reg_dly_91),
	.int_nxt_addr_reg_dly_10(int_nxt_addr_reg_dly_101),
	.int_nxt_addr_reg_dly_11(int_nxt_addr_reg_dly_111),
	.in_data_reg_1(in_data_reg_11),
	.in_data_reg_2(in_data_reg_21),
	.in_data_reg_3(in_data_reg_31),
	.in_data_reg_4(in_data_reg_41),
	.in_data_reg_5(in_data_reg_51),
	.in_data_reg_6(in_data_reg_61),
	.in_data_reg_7(in_data_reg_71),
	.in_data_reg_8(in_data_reg_81),
	.in_data_reg_9(in_data_reg_91),
	.in_data_reg_10(in_data_reg_101),
	.in_data_reg_11(in_data_reg_112),
	.in_data_reg_12(in_data_reg_121),
	.in_data_reg_13(in_data_reg_131),
	.in_data_reg_14(in_data_reg_141),
	.in_data_reg_15(in_data_reg_151),
	.in_data_reg_16(in_data_reg_161),
	.in_data_reg_17(in_data_reg_171),
	.in_data_reg_18(in_data_reg_181),
	.in_data_reg_19(in_data_reg_191),
	.in_data_reg_20(in_data_reg_201),
	.in_data_reg_21(in_data_reg_212),
	.in_data_reg_22(in_data_reg_221),
	.in_data_reg_23(in_data_reg_231),
	.in_data_reg_24(in_data_reg_241),
	.in_data_reg_25(in_data_reg_251),
	.in_data_reg_26(in_data_reg_261),
	.in_data_reg_27(in_data_reg_271),
	.in_data_reg_28(in_data_reg_281),
	.in_data_reg_29(in_data_reg_291),
	.in_data_reg_30(in_data_reg_301),
	.in_data_reg_31(in_data_reg_312),
	.in_data_reg_32(in_data_reg_321),
	.in_data_reg_33(in_data_reg_331),
	.in_data_reg_34(in_data_reg_341),
	.in_data_reg_35(in_data_reg_351),
	.in_data_reg_36(in_data_reg_361),
	.in_data_reg_37(in_data_reg_371),
	.in_data_reg_38(in_data_reg_381),
	.in_data_reg_39(in_data_reg_391),
	.in_data_reg_40(in_data_reg_401),
	.in_data_reg_41(in_data_reg_412),
	.in_data_reg_42(in_data_reg_421),
	.in_data_reg_43(in_data_reg_431),
	.in_data_reg_44(in_data_reg_441),
	.in_data_reg_45(in_data_reg_451),
	.in_data_reg_46(in_data_reg_461),
	.in_data_reg_47(in_data_reg_471),
	.in_data_reg_48(in_data_reg_481),
	.in_data_reg_49(in_data_reg_491),
	.in_data_reg_50(in_data_reg_501),
	.in_data_reg_51(in_data_reg_512),
	.in_data_reg_52(in_data_reg_521),
	.in_data_reg_53(in_data_reg_531),
	.in_data_reg_54(in_data_reg_541),
	.in_data_reg_55(in_data_reg_551),
	.in_data_reg_56(in_data_reg_561),
	.in_data_reg_57(in_data_reg_571),
	.in_data_reg_58(in_data_reg_581),
	.in_data_reg_59(in_data_reg_591),
	.in_data_reg_60(in_data_reg_601),
	.in_data_reg_61(in_data_reg_612),
	.in_data_reg_62(in_data_reg_621),
	.in_data_reg_63(in_data_reg_631),
	.src_data_124(\cmd_mux_001|src_data[124]~1_combout ),
	.src_data_123(\cmd_mux_001|src_data[123]~combout ),
	.src_data_122(\cmd_mux_001|src_data[122]~combout ),
	.src_data_144(\cmd_mux_001|src_data[144]~combout ),
	.src_data_145(\cmd_mux_001|src_data[145]~combout ),
	.data1_24(data1_241),
	.data1_25(data1_251),
	.data1_26(data1_261),
	.data1_27(data1_271),
	.data1_28(data1_281),
	.data1_29(data1_291),
	.data1_30(data1_301),
	.data1_31(data1_311),
	.data1_32(data1_321),
	.src_payload(\cmd_mux_001|src_payload~0_combout ),
	.src_payload1(\cmd_mux_001|src_payload~1_combout ),
	.src_payload2(\cmd_mux_001|src_payload~2_combout ),
	.src_payload3(\cmd_mux_001|src_payload~3_combout ),
	.src_payload4(\cmd_mux_001|src_payload~4_combout ),
	.src_payload5(\cmd_mux_001|src_payload~5_combout ),
	.src_payload6(\cmd_mux_001|src_payload~6_combout ),
	.src_payload7(\cmd_mux_001|src_payload~7_combout ),
	.src_payload8(\cmd_mux_001|src_payload~8_combout ),
	.src_payload9(\cmd_mux_001|src_payload~9_combout ),
	.src_payload10(\cmd_mux_001|src_payload~10_combout ),
	.src_payload11(\cmd_mux_001|src_payload~11_combout ),
	.src_payload12(\cmd_mux_001|src_payload~12_combout ),
	.src_payload13(\cmd_mux_001|src_payload~13_combout ),
	.src_payload14(\cmd_mux_001|src_payload~14_combout ),
	.src_payload15(\cmd_mux_001|src_payload~15_combout ),
	.src_payload16(\cmd_mux_001|src_payload~16_combout ),
	.src_payload17(\cmd_mux_001|src_payload~17_combout ),
	.src_payload18(\cmd_mux_001|src_payload~18_combout ),
	.src_payload19(\cmd_mux_001|src_payload~19_combout ),
	.src_payload20(\cmd_mux_001|src_payload~20_combout ),
	.src_payload21(\cmd_mux_001|src_payload~21_combout ),
	.src_payload22(\cmd_mux_001|src_payload~22_combout ),
	.src_payload23(\cmd_mux_001|src_payload~23_combout ),
	.src_payload24(\cmd_mux_001|src_payload~24_combout ),
	.src_payload25(\cmd_mux_001|src_payload~25_combout ),
	.src_payload26(\cmd_mux_001|src_payload~26_combout ),
	.src_payload27(\cmd_mux_001|src_payload~27_combout ),
	.src_payload28(\cmd_mux_001|src_payload~28_combout ),
	.src_payload29(\cmd_mux_001|src_payload~29_combout ),
	.src_payload30(\cmd_mux_001|src_payload~30_combout ),
	.src_payload31(\cmd_mux_001|src_payload~31_combout ),
	.src_payload32(\cmd_mux_001|src_payload~32_combout ),
	.src_payload33(\cmd_mux_001|src_payload~33_combout ),
	.src_payload34(\cmd_mux_001|src_payload~34_combout ),
	.src_payload35(\cmd_mux_001|src_payload~35_combout ),
	.src_payload36(\cmd_mux_001|src_payload~36_combout ),
	.src_payload37(\cmd_mux_001|src_payload~37_combout ),
	.src_payload38(\cmd_mux_001|src_payload~38_combout ),
	.src_payload39(\cmd_mux_001|src_payload~39_combout ),
	.src_payload40(\cmd_mux_001|src_payload~40_combout ),
	.src_payload41(\cmd_mux_001|src_payload~41_combout ),
	.src_payload42(\cmd_mux_001|src_payload~42_combout ),
	.src_payload43(\cmd_mux_001|src_payload~43_combout ),
	.src_payload44(\cmd_mux_001|src_payload~44_combout ),
	.src_payload45(\cmd_mux_001|src_payload~45_combout ),
	.src_payload46(\cmd_mux_001|src_payload~46_combout ),
	.src_payload47(\cmd_mux_001|src_payload~47_combout ),
	.src_payload48(\cmd_mux_001|src_payload~48_combout ),
	.src_payload49(\cmd_mux_001|src_payload~49_combout ),
	.src_payload50(\cmd_mux_001|src_payload~50_combout ),
	.src_payload51(\cmd_mux_001|src_payload~51_combout ),
	.src_payload52(\cmd_mux_001|src_payload~52_combout ),
	.src_payload53(\cmd_mux_001|src_payload~53_combout ),
	.src_payload54(\cmd_mux_001|src_payload~54_combout ),
	.src_payload55(\cmd_mux_001|src_payload~55_combout ),
	.src_payload56(\cmd_mux_001|src_payload~56_combout ),
	.src_payload57(\cmd_mux_001|src_payload~57_combout ),
	.src_payload58(\cmd_mux_001|src_payload~58_combout ),
	.src_payload59(\cmd_mux_001|src_payload~59_combout ),
	.src_payload60(\cmd_mux_001|src_payload~60_combout ),
	.src_payload61(\cmd_mux_001|src_payload~61_combout ),
	.src_payload62(\cmd_mux_001|src_payload~62_combout ),
	.src_payload63(\cmd_mux_001|src_payload~63_combout ),
	.Selector12(\axi_bridge_0_m0_agent|Selector12~2_combout ),
	.Selector4(\axi_bridge_0_m0_agent|Selector4~2_combout ),
	.Selector11(\axi_bridge_0_m0_agent|Selector11~2_combout ),
	.Selector3(\axi_bridge_0_m0_agent|Selector3~2_combout ),
	.Selector10(\axi_bridge_0_m0_agent|Selector10~4_combout ),
	.Selector2(\axi_bridge_0_m0_agent|Selector2~0_combout ),
	.src_data_125(\cmd_mux_001|src_data[125]~combout ),
	.src_data_126(\cmd_mux_001|src_data[126]~combout ),
	.src_data_127(\cmd_mux_001|src_data[127]~combout ),
	.src_data_128(\cmd_mux_001|src_data[128]~combout ),
	.src_data_129(\cmd_mux_001|src_data[129]~4_combout ),
	.source0_data_671(source0_data_671),
	.nxt_in_ready3(\intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~6_combout ),
	.source0_data_71(source0_data_711),
	.source0_data_691(\intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[69]~35_combout ),
	.clk_clk(clk_clk));

cycloneiv_altera_merlin_burst_adapter intel_onchip_ssram_drw_s1_burst_adapter(
	.read_cp_data_113(\axi_bridge_0_m0_agent|read_cp_data[113]~0_combout ),
	.read_cp_data_114(\axi_bridge_0_m0_agent|read_cp_data[114]~2_combout ),
	.read_cp_data_115(\axi_bridge_0_m0_agent|read_cp_data[115]~4_combout ),
	.read_cp_data_116(\axi_bridge_0_m0_agent|read_cp_data[116]~6_combout ),
	.read_cp_data_117(\axi_bridge_0_m0_agent|read_cp_data[117]~8_combout ),
	.read_cp_data_118(\axi_bridge_0_m0_agent|read_cp_data[118]~10_combout ),
	.read_cp_data_119(\axi_bridge_0_m0_agent|read_cp_data[119]~12_combout ),
	.read_cp_data_120(\axi_bridge_0_m0_agent|read_cp_data[120]~14_combout ),
	.read_cp_data_121(\axi_bridge_0_m0_agent|read_cp_data[121]~16_combout ),
	.waitrequest_reset_override(\intel_onchip_ssram_drw_s1_translator|waitrequest_reset_override~q ),
	.int_nxt_addr_reg_dly_1(\intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1]~q ),
	.int_nxt_addr_reg_dly_0(\intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0]~q ),
	.int_nxt_addr_reg_dly_2(\intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2]~q ),
	.ShiftLeft1(\intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft1~2_combout ),
	.in_byteen_reg_7(\intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[7]~q ),
	.in_narrow_reg(\intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg~q ),
	.source0_data_67(\intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[67]~11_combout ),
	.in_byteen_reg_3(\intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3]~q ),
	.in_byteen_reg_1(\intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1]~q ),
	.source0_data_65(source0_data_65),
	.source0_data_70(source0_data_70),
	.source0_data_69(source0_data_69),
	.source0_data_68(source0_data_68),
	.in_byteen_reg_2(\intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2]~q ),
	.source0_data_66(source0_data_66),
	.in_byteen_reg_0(\intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0]~q ),
	.source0_data_64(source0_data_64),
	.WideOr0(\intel_onchip_ssram_drw_s1_agent|WideOr0~2_combout ),
	.mem_used_1(\intel_onchip_ssram_drw_s1_agent_rsp_fifo|mem_used[1]~q ),
	.cp_ready(\intel_onchip_ssram_drw_s1_agent|cp_ready~0_combout ),
	.in_ready_hold(\intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~q ),
	.out_valid_reg(\intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~q ),
	.stateST_UNCOMP_WR_SUBBURST(\intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~q ),
	.nxt_in_ready(\intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~4_combout ),
	.saved_grant_0(\cmd_mux|saved_grant[0]~q ),
	.r_sync_rst(r_sync_rst),
	.saved_grant_1(\cmd_mux|saved_grant[1]~q ),
	.base_address_11(\axi_bridge_0_m0_agent|align_address_to_size|base_address[11]~0_combout ),
	.base_address_10(\axi_bridge_0_m0_agent|align_address_to_size|base_address[10]~1_combout ),
	.base_address_9(\axi_bridge_0_m0_agent|align_address_to_size|base_address[9]~2_combout ),
	.base_address_8(\axi_bridge_0_m0_agent|align_address_to_size|base_address[8]~3_combout ),
	.base_address_7(\axi_bridge_0_m0_agent|align_address_to_size|base_address[7]~4_combout ),
	.base_address_6(\axi_bridge_0_m0_agent|align_address_to_size|base_address[6]~5_combout ),
	.base_address_5(\axi_bridge_0_m0_agent|align_address_to_size|base_address[5]~6_combout ),
	.base_address_4(\axi_bridge_0_m0_agent|align_address_to_size|base_address[4]~7_combout ),
	.base_address_3(\axi_bridge_0_m0_agent|align_address_to_size|base_address[3]~8_combout ),
	.src0_valid(\cmd_demux|src0_valid~0_combout ),
	.WideOr1(\cmd_mux|WideOr1~combout ),
	.nxt_out_eop(\intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~1_combout ),
	.data1_22(data1_221),
	.out_data_1(\axi_bridge_0_m0_agent|align_address_to_size|out_data[1]~4_combout ),
	.src_data_131(\cmd_mux|src_data[131]~combout ),
	.src_data_132(\cmd_mux|src_data[132]~combout ),
	.src_data_130(\cmd_mux|src_data[130]~combout ),
	.data1_21(data1_211),
	.out_data_0(\axi_bridge_0_m0_agent|align_address_to_size|out_data[0]~5_combout ),
	.data1_23(data1_231),
	.out_data_2(\axi_bridge_0_m0_agent|align_address_to_size|out_data[2]~6_combout ),
	.src_data_71(\cmd_mux|src_data[71]~combout ),
	.src_data_67(\cmd_mux|src_data[67]~combout ),
	.src_data_65(\cmd_mux|src_data[65]~combout ),
	.src_data_70(\cmd_mux|src_data[70]~combout ),
	.src_data_69(\cmd_mux|src_data[69]~combout ),
	.src_data_68(\cmd_mux|src_data[68]~combout ),
	.src_data_66(\cmd_mux|src_data[66]~combout ),
	.src_data_64(\cmd_mux|src_data[64]~combout ),
	.write(\intel_onchip_ssram_drw_s1_agent_rsp_fifo|write~0_combout ),
	.in_data_reg_107(\intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[107]~q ),
	.in_data_reg_106(\intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[106]~q ),
	.write_cp_data_113(\axi_bridge_0_m0_agent|write_cp_data[113]~0_combout ),
	.out_byte_cnt_reg_3(\intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[3]~q ),
	.write_cp_data_114(\axi_bridge_0_m0_agent|write_cp_data[114]~1_combout ),
	.write_cp_data_115(\axi_bridge_0_m0_agent|write_cp_data[115]~2_combout ),
	.write_cp_data_116(\axi_bridge_0_m0_agent|write_cp_data[116]~3_combout ),
	.write_cp_data_117(\axi_bridge_0_m0_agent|write_cp_data[117]~4_combout ),
	.write_cp_data_118(\axi_bridge_0_m0_agent|write_cp_data[118]~5_combout ),
	.write_cp_data_119(\axi_bridge_0_m0_agent|write_cp_data[119]~6_combout ),
	.write_cp_data_120(\axi_bridge_0_m0_agent|write_cp_data[120]~7_combout ),
	.write_cp_data_121(\axi_bridge_0_m0_agent|write_cp_data[121]~8_combout ),
	.WideNor0(\intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor0~0_combout ),
	.WideNor01(\intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor0~3_combout ),
	.source0_data_701(\intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[70]~27_combout ),
	.source0_data_681(\intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[68]~30_combout ),
	.cp_ready1(\intel_onchip_ssram_drw_s1_agent|cp_ready~5_combout ),
	.out_uncomp_byte_cnt_reg_3(\intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3]~q ),
	.out_uncomp_byte_cnt_reg_4(\intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4]~q ),
	.out_uncomp_byte_cnt_reg_5(\intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5]~q ),
	.out_uncomp_byte_cnt_reg_6(\intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[6]~q ),
	.out_uncomp_byte_cnt_reg_11(\intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[11]~q ),
	.out_uncomp_byte_cnt_reg_10(\intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[10]~q ),
	.out_uncomp_byte_cnt_reg_9(\intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[9]~q ),
	.out_uncomp_byte_cnt_reg_8(\intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[8]~q ),
	.out_uncomp_byte_cnt_reg_7(\intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[7]~q ),
	.src_payload_0(\cmd_mux|src_payload[0]~combout ),
	.in_data_reg_144(\intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[144]~q ),
	.in_data_reg_145(\intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[145]~q ),
	.in_data_reg_0(in_data_reg_0),
	.int_nxt_addr_reg_dly_3(int_nxt_addr_reg_dly_3),
	.int_nxt_addr_reg_dly_4(int_nxt_addr_reg_dly_4),
	.int_nxt_addr_reg_dly_5(int_nxt_addr_reg_dly_5),
	.int_nxt_addr_reg_dly_6(int_nxt_addr_reg_dly_6),
	.int_nxt_addr_reg_dly_7(int_nxt_addr_reg_dly_7),
	.int_nxt_addr_reg_dly_8(int_nxt_addr_reg_dly_8),
	.int_nxt_addr_reg_dly_9(int_nxt_addr_reg_dly_9),
	.int_nxt_addr_reg_dly_10(int_nxt_addr_reg_dly_10),
	.int_nxt_addr_reg_dly_11(int_nxt_addr_reg_dly_11),
	.in_data_reg_1(in_data_reg_1),
	.in_data_reg_2(in_data_reg_2),
	.in_data_reg_3(in_data_reg_3),
	.in_data_reg_4(in_data_reg_4),
	.in_data_reg_5(in_data_reg_5),
	.in_data_reg_6(in_data_reg_6),
	.in_data_reg_7(in_data_reg_7),
	.in_data_reg_8(in_data_reg_8),
	.in_data_reg_9(in_data_reg_9),
	.in_data_reg_10(in_data_reg_10),
	.in_data_reg_11(in_data_reg_111),
	.in_data_reg_12(in_data_reg_12),
	.in_data_reg_13(in_data_reg_13),
	.in_data_reg_14(in_data_reg_14),
	.in_data_reg_15(in_data_reg_15),
	.in_data_reg_16(in_data_reg_16),
	.in_data_reg_17(in_data_reg_17),
	.in_data_reg_18(in_data_reg_18),
	.in_data_reg_19(in_data_reg_19),
	.in_data_reg_20(in_data_reg_20),
	.in_data_reg_21(in_data_reg_211),
	.in_data_reg_22(in_data_reg_22),
	.in_data_reg_23(in_data_reg_23),
	.in_data_reg_24(in_data_reg_24),
	.in_data_reg_25(in_data_reg_25),
	.in_data_reg_26(in_data_reg_26),
	.in_data_reg_27(in_data_reg_27),
	.in_data_reg_28(in_data_reg_28),
	.in_data_reg_29(in_data_reg_29),
	.in_data_reg_30(in_data_reg_30),
	.in_data_reg_31(in_data_reg_311),
	.in_data_reg_32(in_data_reg_32),
	.in_data_reg_33(in_data_reg_33),
	.in_data_reg_34(in_data_reg_34),
	.in_data_reg_35(in_data_reg_35),
	.in_data_reg_36(in_data_reg_36),
	.in_data_reg_37(in_data_reg_37),
	.in_data_reg_38(in_data_reg_38),
	.in_data_reg_39(in_data_reg_39),
	.in_data_reg_40(in_data_reg_40),
	.in_data_reg_41(in_data_reg_411),
	.in_data_reg_42(in_data_reg_42),
	.in_data_reg_43(in_data_reg_43),
	.in_data_reg_44(in_data_reg_44),
	.in_data_reg_45(in_data_reg_45),
	.in_data_reg_46(in_data_reg_46),
	.in_data_reg_47(in_data_reg_47),
	.in_data_reg_48(in_data_reg_48),
	.in_data_reg_49(in_data_reg_49),
	.in_data_reg_50(in_data_reg_50),
	.in_data_reg_51(in_data_reg_511),
	.in_data_reg_52(in_data_reg_52),
	.in_data_reg_53(in_data_reg_53),
	.in_data_reg_54(in_data_reg_54),
	.in_data_reg_55(in_data_reg_55),
	.in_data_reg_56(in_data_reg_56),
	.in_data_reg_57(in_data_reg_57),
	.in_data_reg_58(in_data_reg_58),
	.in_data_reg_59(in_data_reg_59),
	.in_data_reg_60(in_data_reg_60),
	.in_data_reg_61(in_data_reg_611),
	.in_data_reg_62(in_data_reg_62),
	.in_data_reg_63(in_data_reg_63),
	.src_data_123(\cmd_mux|src_data[123]~combout ),
	.src_data_122(\cmd_mux|src_data[122]~combout ),
	.src_data_124(\cmd_mux|src_data[124]~1_combout ),
	.src_data_144(\cmd_mux|src_data[144]~combout ),
	.src_data_145(\cmd_mux|src_data[145]~combout ),
	.src_payload(\cmd_mux|src_payload~0_combout ),
	.data1_24(data1_241),
	.data1_25(data1_251),
	.data1_26(data1_261),
	.data1_27(data1_271),
	.data1_28(data1_281),
	.data1_29(data1_291),
	.data1_30(data1_301),
	.data1_31(data1_311),
	.data1_32(data1_321),
	.src_payload1(\cmd_mux|src_payload~1_combout ),
	.src_payload2(\cmd_mux|src_payload~2_combout ),
	.src_payload3(\cmd_mux|src_payload~3_combout ),
	.src_payload4(\cmd_mux|src_payload~4_combout ),
	.src_payload5(\cmd_mux|src_payload~5_combout ),
	.src_payload6(\cmd_mux|src_payload~6_combout ),
	.src_payload7(\cmd_mux|src_payload~7_combout ),
	.src_payload8(\cmd_mux|src_payload~8_combout ),
	.src_payload9(\cmd_mux|src_payload~9_combout ),
	.src_payload10(\cmd_mux|src_payload~10_combout ),
	.src_payload11(\cmd_mux|src_payload~11_combout ),
	.src_payload12(\cmd_mux|src_payload~12_combout ),
	.src_payload13(\cmd_mux|src_payload~13_combout ),
	.src_payload14(\cmd_mux|src_payload~14_combout ),
	.src_payload15(\cmd_mux|src_payload~15_combout ),
	.src_payload16(\cmd_mux|src_payload~16_combout ),
	.src_payload17(\cmd_mux|src_payload~17_combout ),
	.src_payload18(\cmd_mux|src_payload~18_combout ),
	.src_payload19(\cmd_mux|src_payload~19_combout ),
	.src_payload20(\cmd_mux|src_payload~20_combout ),
	.src_payload21(\cmd_mux|src_payload~21_combout ),
	.src_payload22(\cmd_mux|src_payload~22_combout ),
	.src_payload23(\cmd_mux|src_payload~23_combout ),
	.src_payload24(\cmd_mux|src_payload~24_combout ),
	.src_payload25(\cmd_mux|src_payload~25_combout ),
	.src_payload26(\cmd_mux|src_payload~26_combout ),
	.src_payload27(\cmd_mux|src_payload~27_combout ),
	.src_payload28(\cmd_mux|src_payload~28_combout ),
	.src_payload29(\cmd_mux|src_payload~29_combout ),
	.src_payload30(\cmd_mux|src_payload~30_combout ),
	.src_payload31(\cmd_mux|src_payload~31_combout ),
	.src_payload32(\cmd_mux|src_payload~32_combout ),
	.src_payload33(\cmd_mux|src_payload~33_combout ),
	.src_payload34(\cmd_mux|src_payload~34_combout ),
	.src_payload35(\cmd_mux|src_payload~35_combout ),
	.src_payload36(\cmd_mux|src_payload~36_combout ),
	.src_payload37(\cmd_mux|src_payload~37_combout ),
	.src_payload38(\cmd_mux|src_payload~38_combout ),
	.src_payload39(\cmd_mux|src_payload~39_combout ),
	.src_payload40(\cmd_mux|src_payload~40_combout ),
	.src_payload41(\cmd_mux|src_payload~41_combout ),
	.src_payload42(\cmd_mux|src_payload~42_combout ),
	.src_payload43(\cmd_mux|src_payload~43_combout ),
	.src_payload44(\cmd_mux|src_payload~44_combout ),
	.src_payload45(\cmd_mux|src_payload~45_combout ),
	.src_payload46(\cmd_mux|src_payload~46_combout ),
	.src_payload47(\cmd_mux|src_payload~47_combout ),
	.src_payload48(\cmd_mux|src_payload~48_combout ),
	.src_payload49(\cmd_mux|src_payload~49_combout ),
	.src_payload50(\cmd_mux|src_payload~50_combout ),
	.src_payload51(\cmd_mux|src_payload~51_combout ),
	.src_payload52(\cmd_mux|src_payload~52_combout ),
	.src_payload53(\cmd_mux|src_payload~53_combout ),
	.src_payload54(\cmd_mux|src_payload~54_combout ),
	.src_payload55(\cmd_mux|src_payload~55_combout ),
	.src_payload56(\cmd_mux|src_payload~56_combout ),
	.src_payload57(\cmd_mux|src_payload~57_combout ),
	.src_payload58(\cmd_mux|src_payload~58_combout ),
	.src_payload59(\cmd_mux|src_payload~59_combout ),
	.src_payload60(\cmd_mux|src_payload~60_combout ),
	.src_payload61(\cmd_mux|src_payload~61_combout ),
	.src_payload62(\cmd_mux|src_payload~62_combout ),
	.src_payload63(\cmd_mux|src_payload~63_combout ),
	.Selector12(\axi_bridge_0_m0_agent|Selector12~2_combout ),
	.Selector4(\axi_bridge_0_m0_agent|Selector4~2_combout ),
	.src_data_125(\cmd_mux|src_data[125]~combout ),
	.src_data_126(\cmd_mux|src_data[126]~combout ),
	.Selector10(\axi_bridge_0_m0_agent|Selector10~4_combout ),
	.Selector2(\axi_bridge_0_m0_agent|Selector2~0_combout ),
	.src_data_127(\cmd_mux|src_data[127]~combout ),
	.Selector9(\axi_bridge_0_m0_agent|Selector9~2_combout ),
	.Selector1(\axi_bridge_0_m0_agent|Selector1~2_combout ),
	.src_data_128(\cmd_mux|src_data[128]~combout ),
	.src_data_129(\cmd_mux|src_data[129]~2_combout ),
	.source0_data_71(source0_data_71),
	.source0_data_671(source0_data_67),
	.source0_data_691(\intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[69]~35_combout ),
	.clk_clk(clk_clk));

cycloneiv_altera_merlin_traffic_limiter axi_bridge_0_m0_rd_limiter(
	.reset(r_sync_rst),
	.full1(full12),
	.cmd_sink_data({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\router_001|Equal1~0_combout ,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.WideOr0(WideOr01),
	.last_dest_id_0(\axi_bridge_0_m0_rd_limiter|last_dest_id[0]~q ),
	.has_pending_responses1(\axi_bridge_0_m0_rd_limiter|has_pending_responses~q ),
	.cmd_sink_ready(cmd_sink_ready),
	.src1_valid(src1_valid),
	.src1_valid1(src1_valid1),
	.full0(full01),
	.src_payload_0(src_payload_0),
	.last_channel_0(\axi_bridge_0_m0_rd_limiter|last_channel[0]~q ),
	.cmd_sink_ready1(cmd_sink_ready1),
	.clk(clk_clk));

cycloneiv_altera_merlin_traffic_limiter_1 axi_bridge_0_m0_wr_limiter(
	.data1_0(data1_0),
	.cmd_sink_data({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,Equal1,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.WideOr0(WideOr0),
	.last_dest_id_0(last_dest_id_0),
	.has_pending_responses1(has_pending_responses),
	.wready(wready),
	.nonposted_cmd_accepted1(nonposted_cmd_accepted),
	.reset(r_sync_rst),
	.awready(awready),
	.src0_valid(src0_valid),
	.src0_valid1(src0_valid1),
	.full0(full0),
	.mem_159_0(\intel_onchip_ssram_drw_s1_agent_rsp_fifo|mem[0][159]~q ),
	.last_packet_beat(\intel_onchip_ssram_drw_s1_agent|uncompressor|last_packet_beat~6_combout ),
	.last_channel_0(\axi_bridge_0_m0_wr_limiter|last_channel[0]~q ),
	.src_payload(\rsp_mux_001|src_payload~1_combout ),
	.clk(clk_clk));

cycloneiv_cycloneiv_mm_interconnect_0_router_1 router_001(
	.data1_36(data1_361),
	.data1_35(data1_351),
	.data1_34(data1_341),
	.data1_33(data1_331),
	.Equal1(\router_001|Equal1~0_combout ));

cycloneiv_cycloneiv_mm_interconnect_0_router router(
	.out_data_15(\axi_bridge_0_m0_agent|align_address_to_size|out_data[15]~0_combout ),
	.out_data_14(\axi_bridge_0_m0_agent|align_address_to_size|out_data[14]~1_combout ),
	.out_data_13(\axi_bridge_0_m0_agent|align_address_to_size|out_data[13]~2_combout ),
	.out_data_12(\axi_bridge_0_m0_agent|align_address_to_size|out_data[12]~3_combout ),
	.Equal1(Equal1));

cycloneiv_altera_avalon_sc_fifo_2 intel_onchip_ssram_drw_s2_agent_rdata_fifo(
	.q_b_0(q_b_0),
	.q_b_1(q_b_1),
	.q_b_2(q_b_2),
	.q_b_3(q_b_3),
	.q_b_4(q_b_4),
	.q_b_5(q_b_5),
	.q_b_6(q_b_6),
	.q_b_7(q_b_7),
	.q_b_8(q_b_8),
	.q_b_9(q_b_9),
	.q_b_10(q_b_10),
	.q_b_11(q_b_11),
	.q_b_12(q_b_12),
	.q_b_13(q_b_13),
	.q_b_14(q_b_14),
	.q_b_15(q_b_15),
	.q_b_16(q_b_16),
	.q_b_17(q_b_17),
	.q_b_18(q_b_18),
	.q_b_19(q_b_19),
	.q_b_20(q_b_20),
	.q_b_21(q_b_21),
	.q_b_22(q_b_22),
	.q_b_23(q_b_23),
	.q_b_24(q_b_24),
	.q_b_25(q_b_25),
	.q_b_26(q_b_26),
	.q_b_27(q_b_27),
	.q_b_28(q_b_28),
	.q_b_29(q_b_29),
	.q_b_30(q_b_30),
	.q_b_31(q_b_31),
	.q_b_32(q_b_32),
	.q_b_33(q_b_33),
	.q_b_34(q_b_34),
	.q_b_35(q_b_35),
	.q_b_36(q_b_36),
	.q_b_37(q_b_37),
	.q_b_38(q_b_38),
	.q_b_39(q_b_39),
	.q_b_40(q_b_40),
	.q_b_41(q_b_41),
	.q_b_42(q_b_42),
	.q_b_43(q_b_43),
	.q_b_44(q_b_44),
	.q_b_45(q_b_45),
	.q_b_46(q_b_46),
	.q_b_47(q_b_47),
	.q_b_48(q_b_48),
	.q_b_49(q_b_49),
	.q_b_50(q_b_50),
	.q_b_51(q_b_51),
	.q_b_52(q_b_52),
	.q_b_53(q_b_53),
	.q_b_54(q_b_54),
	.q_b_55(q_b_55),
	.q_b_56(q_b_56),
	.q_b_57(q_b_57),
	.q_b_58(q_b_58),
	.q_b_59(q_b_59),
	.q_b_60(q_b_60),
	.q_b_61(q_b_61),
	.q_b_62(q_b_62),
	.q_b_63(q_b_63),
	.reset(r_sync_rst),
	.read_latency_shift_reg_0(\intel_onchip_ssram_drw_s2_translator|read_latency_shift_reg[0]~q ),
	.mem_used_0(\intel_onchip_ssram_drw_s2_agent_rdata_fifo|mem_used[0]~q ),
	.mem_158_0(\intel_onchip_ssram_drw_s2_agent_rsp_fifo|mem[0][158]~q ),
	.mem_used_01(\intel_onchip_ssram_drw_s2_agent_rsp_fifo|mem_used[0]~q ),
	.mem_0_0(\intel_onchip_ssram_drw_s2_agent_rdata_fifo|mem[0][0]~q ),
	.mem_1_0(\intel_onchip_ssram_drw_s2_agent_rdata_fifo|mem[0][1]~q ),
	.mem_2_0(\intel_onchip_ssram_drw_s2_agent_rdata_fifo|mem[0][2]~q ),
	.mem_3_0(\intel_onchip_ssram_drw_s2_agent_rdata_fifo|mem[0][3]~q ),
	.mem_4_0(\intel_onchip_ssram_drw_s2_agent_rdata_fifo|mem[0][4]~q ),
	.mem_5_0(\intel_onchip_ssram_drw_s2_agent_rdata_fifo|mem[0][5]~q ),
	.mem_6_0(\intel_onchip_ssram_drw_s2_agent_rdata_fifo|mem[0][6]~q ),
	.mem_7_0(\intel_onchip_ssram_drw_s2_agent_rdata_fifo|mem[0][7]~q ),
	.mem_8_0(\intel_onchip_ssram_drw_s2_agent_rdata_fifo|mem[0][8]~q ),
	.mem_9_0(\intel_onchip_ssram_drw_s2_agent_rdata_fifo|mem[0][9]~q ),
	.mem_10_0(\intel_onchip_ssram_drw_s2_agent_rdata_fifo|mem[0][10]~q ),
	.mem_11_0(\intel_onchip_ssram_drw_s2_agent_rdata_fifo|mem[0][11]~q ),
	.mem_12_0(\intel_onchip_ssram_drw_s2_agent_rdata_fifo|mem[0][12]~q ),
	.mem_13_0(\intel_onchip_ssram_drw_s2_agent_rdata_fifo|mem[0][13]~q ),
	.mem_14_0(\intel_onchip_ssram_drw_s2_agent_rdata_fifo|mem[0][14]~q ),
	.mem_15_0(\intel_onchip_ssram_drw_s2_agent_rdata_fifo|mem[0][15]~q ),
	.mem_16_0(\intel_onchip_ssram_drw_s2_agent_rdata_fifo|mem[0][16]~q ),
	.mem_17_0(\intel_onchip_ssram_drw_s2_agent_rdata_fifo|mem[0][17]~q ),
	.mem_18_0(\intel_onchip_ssram_drw_s2_agent_rdata_fifo|mem[0][18]~q ),
	.mem_19_0(\intel_onchip_ssram_drw_s2_agent_rdata_fifo|mem[0][19]~q ),
	.mem_20_0(\intel_onchip_ssram_drw_s2_agent_rdata_fifo|mem[0][20]~q ),
	.mem_21_0(\intel_onchip_ssram_drw_s2_agent_rdata_fifo|mem[0][21]~q ),
	.mem_22_0(\intel_onchip_ssram_drw_s2_agent_rdata_fifo|mem[0][22]~q ),
	.mem_23_0(\intel_onchip_ssram_drw_s2_agent_rdata_fifo|mem[0][23]~q ),
	.mem_24_0(\intel_onchip_ssram_drw_s2_agent_rdata_fifo|mem[0][24]~q ),
	.mem_25_0(\intel_onchip_ssram_drw_s2_agent_rdata_fifo|mem[0][25]~q ),
	.mem_26_0(\intel_onchip_ssram_drw_s2_agent_rdata_fifo|mem[0][26]~q ),
	.mem_27_0(\intel_onchip_ssram_drw_s2_agent_rdata_fifo|mem[0][27]~q ),
	.mem_28_0(\intel_onchip_ssram_drw_s2_agent_rdata_fifo|mem[0][28]~q ),
	.mem_29_0(\intel_onchip_ssram_drw_s2_agent_rdata_fifo|mem[0][29]~q ),
	.mem_30_0(\intel_onchip_ssram_drw_s2_agent_rdata_fifo|mem[0][30]~q ),
	.mem_31_0(\intel_onchip_ssram_drw_s2_agent_rdata_fifo|mem[0][31]~q ),
	.mem_32_0(\intel_onchip_ssram_drw_s2_agent_rdata_fifo|mem[0][32]~q ),
	.mem_33_0(\intel_onchip_ssram_drw_s2_agent_rdata_fifo|mem[0][33]~q ),
	.mem_34_0(\intel_onchip_ssram_drw_s2_agent_rdata_fifo|mem[0][34]~q ),
	.mem_35_0(\intel_onchip_ssram_drw_s2_agent_rdata_fifo|mem[0][35]~q ),
	.mem_36_0(\intel_onchip_ssram_drw_s2_agent_rdata_fifo|mem[0][36]~q ),
	.mem_37_0(\intel_onchip_ssram_drw_s2_agent_rdata_fifo|mem[0][37]~q ),
	.mem_38_0(\intel_onchip_ssram_drw_s2_agent_rdata_fifo|mem[0][38]~q ),
	.mem_39_0(\intel_onchip_ssram_drw_s2_agent_rdata_fifo|mem[0][39]~q ),
	.mem_40_0(\intel_onchip_ssram_drw_s2_agent_rdata_fifo|mem[0][40]~q ),
	.mem_41_0(\intel_onchip_ssram_drw_s2_agent_rdata_fifo|mem[0][41]~q ),
	.mem_42_0(\intel_onchip_ssram_drw_s2_agent_rdata_fifo|mem[0][42]~q ),
	.mem_43_0(\intel_onchip_ssram_drw_s2_agent_rdata_fifo|mem[0][43]~q ),
	.mem_44_0(\intel_onchip_ssram_drw_s2_agent_rdata_fifo|mem[0][44]~q ),
	.mem_45_0(\intel_onchip_ssram_drw_s2_agent_rdata_fifo|mem[0][45]~q ),
	.mem_46_0(\intel_onchip_ssram_drw_s2_agent_rdata_fifo|mem[0][46]~q ),
	.mem_47_0(\intel_onchip_ssram_drw_s2_agent_rdata_fifo|mem[0][47]~q ),
	.mem_48_0(\intel_onchip_ssram_drw_s2_agent_rdata_fifo|mem[0][48]~q ),
	.mem_49_0(\intel_onchip_ssram_drw_s2_agent_rdata_fifo|mem[0][49]~q ),
	.mem_50_0(\intel_onchip_ssram_drw_s2_agent_rdata_fifo|mem[0][50]~q ),
	.mem_51_0(\intel_onchip_ssram_drw_s2_agent_rdata_fifo|mem[0][51]~q ),
	.mem_52_0(\intel_onchip_ssram_drw_s2_agent_rdata_fifo|mem[0][52]~q ),
	.mem_53_0(\intel_onchip_ssram_drw_s2_agent_rdata_fifo|mem[0][53]~q ),
	.mem_54_0(\intel_onchip_ssram_drw_s2_agent_rdata_fifo|mem[0][54]~q ),
	.mem_55_0(\intel_onchip_ssram_drw_s2_agent_rdata_fifo|mem[0][55]~q ),
	.mem_56_0(\intel_onchip_ssram_drw_s2_agent_rdata_fifo|mem[0][56]~q ),
	.mem_57_0(\intel_onchip_ssram_drw_s2_agent_rdata_fifo|mem[0][57]~q ),
	.mem_58_0(\intel_onchip_ssram_drw_s2_agent_rdata_fifo|mem[0][58]~q ),
	.mem_59_0(\intel_onchip_ssram_drw_s2_agent_rdata_fifo|mem[0][59]~q ),
	.mem_60_0(\intel_onchip_ssram_drw_s2_agent_rdata_fifo|mem[0][60]~q ),
	.mem_61_0(\intel_onchip_ssram_drw_s2_agent_rdata_fifo|mem[0][61]~q ),
	.mem_62_0(\intel_onchip_ssram_drw_s2_agent_rdata_fifo|mem[0][62]~q ),
	.mem_63_0(\intel_onchip_ssram_drw_s2_agent_rdata_fifo|mem[0][63]~q ),
	.WideOr0(\rsp_demux_001|WideOr0~0_combout ),
	.clk(clk_clk));

cycloneiv_altera_avalon_sc_fifo_3 intel_onchip_ssram_drw_s2_agent_rsp_fifo(
	.waitrequest_reset_override(\intel_onchip_ssram_drw_s1_translator|waitrequest_reset_override~q ),
	.WideOr0(\intel_onchip_ssram_drw_s2_agent|WideOr0~2_combout ),
	.mem_used_1(\intel_onchip_ssram_drw_s2_agent_rsp_fifo|mem_used[1]~q ),
	.out_valid_reg(\intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~q ),
	.stateST_UNCOMP_WR_SUBBURST(\intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~q ),
	.reset(r_sync_rst),
	.mem_144_0(\intel_onchip_ssram_drw_s2_agent_rsp_fifo|mem[0][144]~q ),
	.mem_158_0(\intel_onchip_ssram_drw_s2_agent_rsp_fifo|mem[0][158]~q ),
	.mem_used_0(\intel_onchip_ssram_drw_s2_agent_rsp_fifo|mem_used[0]~q ),
	.rp_valid(\intel_onchip_ssram_drw_s2_agent|rp_valid~combout ),
	.mem_106_0(\intel_onchip_ssram_drw_s2_agent_rsp_fifo|mem[0][106]~q ),
	.mem_104_0(\intel_onchip_ssram_drw_s2_agent_rsp_fifo|mem[0][104]~q ),
	.mem_145_0(\intel_onchip_ssram_drw_s2_agent_rsp_fifo|mem[0][145]~q ),
	.mem_159_0(\intel_onchip_ssram_drw_s2_agent_rsp_fifo|mem[0][159]~q ),
	.comb(\intel_onchip_ssram_drw_s2_agent|comb~0_combout ),
	.mem_121_0(\intel_onchip_ssram_drw_s2_agent_rsp_fifo|mem[0][121]~q ),
	.mem_120_0(\intel_onchip_ssram_drw_s2_agent_rsp_fifo|mem[0][120]~q ),
	.mem_119_0(\intel_onchip_ssram_drw_s2_agent_rsp_fifo|mem[0][119]~q ),
	.mem_118_0(\intel_onchip_ssram_drw_s2_agent_rsp_fifo|mem[0][118]~q ),
	.mem_117_0(\intel_onchip_ssram_drw_s2_agent_rsp_fifo|mem[0][117]~q ),
	.mem_116_0(\intel_onchip_ssram_drw_s2_agent_rsp_fifo|mem[0][116]~q ),
	.mem_115_0(\intel_onchip_ssram_drw_s2_agent_rsp_fifo|mem[0][115]~q ),
	.mem_113_0(\intel_onchip_ssram_drw_s2_agent_rsp_fifo|mem[0][113]~q ),
	.mem_114_0(\intel_onchip_ssram_drw_s2_agent_rsp_fifo|mem[0][114]~q ),
	.last_packet_beat(\intel_onchip_ssram_drw_s2_agent|uncompressor|last_packet_beat~6_combout ),
	.nxt_out_eop(\intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~1_combout ),
	.write(\intel_onchip_ssram_drw_s2_agent_rsp_fifo|write~0_combout ),
	.in_data_reg_107(\intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[107]~q ),
	.in_data_reg_106(\intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[106]~q ),
	.WideOr01(\rsp_demux_001|WideOr0~0_combout ),
	.read(\intel_onchip_ssram_drw_s2_agent_rsp_fifo|read~2_combout ),
	.out_byte_cnt_reg_3(\intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[3]~q ),
	.out_uncomp_byte_cnt_reg_3(\intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3]~q ),
	.out_uncomp_byte_cnt_reg_4(\intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4]~q ),
	.out_uncomp_byte_cnt_reg_5(\intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5]~q ),
	.out_uncomp_byte_cnt_reg_6(\intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[6]~q ),
	.out_uncomp_byte_cnt_reg_11(\intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[11]~q ),
	.out_uncomp_byte_cnt_reg_10(\intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[10]~q ),
	.out_uncomp_byte_cnt_reg_9(\intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[9]~q ),
	.out_uncomp_byte_cnt_reg_8(\intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[8]~q ),
	.out_uncomp_byte_cnt_reg_7(\intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[7]~q ),
	.in_data_reg_144(\intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[144]~q ),
	.in_data_reg_145(\intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[145]~q ),
	.clk(clk_clk));

cycloneiv_altera_merlin_slave_agent_1 intel_onchip_ssram_drw_s2_agent(
	.waitrequest_reset_override(\intel_onchip_ssram_drw_s1_translator|waitrequest_reset_override~q ),
	.in_narrow_reg(\intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg~q ),
	.int_nxt_addr_reg_dly_2(\intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2]~q ),
	.int_nxt_addr_reg_dly_1(\intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1]~q ),
	.int_nxt_addr_reg_dly_0(\intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0]~q ),
	.source0_data_69(source0_data_691),
	.source0_data_70(source0_data_701),
	.ShiftLeft1(\intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft1~5_combout ),
	.in_byteen_reg_7(\intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[7]~q ),
	.always12(\intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|always12~0_combout ),
	.in_byteen_reg_0(\intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0]~q ),
	.source0_data_64(source0_data_641),
	.source0_data_67(\intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[67]~19_combout ),
	.in_byteen_reg_3(\intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3]~q ),
	.in_byteen_reg_1(\intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1]~q ),
	.source0_data_65(source0_data_651),
	.source0_data_68(source0_data_681),
	.in_byteen_reg_2(\intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2]~q ),
	.source0_data_66(source0_data_661),
	.WideOr0(\intel_onchip_ssram_drw_s2_agent|WideOr0~2_combout ),
	.mem_used_1(\intel_onchip_ssram_drw_s2_agent_rsp_fifo|mem_used[1]~q ),
	.cp_ready(\intel_onchip_ssram_drw_s2_agent|cp_ready~0_combout ),
	.out_valid_reg(\intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~q ),
	.r_sync_rst(r_sync_rst),
	.read_latency_shift_reg_0(\intel_onchip_ssram_drw_s2_translator|read_latency_shift_reg[0]~q ),
	.mem_used_0(\intel_onchip_ssram_drw_s2_agent_rdata_fifo|mem_used[0]~q ),
	.mem_158_0(\intel_onchip_ssram_drw_s2_agent_rsp_fifo|mem[0][158]~q ),
	.mem_used_01(\intel_onchip_ssram_drw_s2_agent_rsp_fifo|mem_used[0]~q ),
	.rp_valid1(\intel_onchip_ssram_drw_s2_agent|rp_valid~combout ),
	.mem_104_0(\intel_onchip_ssram_drw_s2_agent_rsp_fifo|mem[0][104]~q ),
	.comb(\intel_onchip_ssram_drw_s2_agent|comb~0_combout ),
	.mem_121_0(\intel_onchip_ssram_drw_s2_agent_rsp_fifo|mem[0][121]~q ),
	.mem_120_0(\intel_onchip_ssram_drw_s2_agent_rsp_fifo|mem[0][120]~q ),
	.mem_119_0(\intel_onchip_ssram_drw_s2_agent_rsp_fifo|mem[0][119]~q ),
	.mem_118_0(\intel_onchip_ssram_drw_s2_agent_rsp_fifo|mem[0][118]~q ),
	.mem_117_0(\intel_onchip_ssram_drw_s2_agent_rsp_fifo|mem[0][117]~q ),
	.mem_116_0(\intel_onchip_ssram_drw_s2_agent_rsp_fifo|mem[0][116]~q ),
	.mem_115_0(\intel_onchip_ssram_drw_s2_agent_rsp_fifo|mem[0][115]~q ),
	.mem_113_0(\intel_onchip_ssram_drw_s2_agent_rsp_fifo|mem[0][113]~q ),
	.mem_114_0(\intel_onchip_ssram_drw_s2_agent_rsp_fifo|mem[0][114]~q ),
	.last_packet_beat(\intel_onchip_ssram_drw_s2_agent|uncompressor|last_packet_beat~6_combout ),
	.in_data_reg_106(\intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[106]~q ),
	.WideOr01(\rsp_demux_001|WideOr0~0_combout ),
	.read(\intel_onchip_ssram_drw_s2_agent_rsp_fifo|read~2_combout ),
	.source0_data_681(\intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[68]~27_combout ),
	.source0_data_701(\intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[70]~30_combout ),
	.cp_ready1(\intel_onchip_ssram_drw_s2_agent|cp_ready~6_combout ),
	.m0_write(\intel_onchip_ssram_drw_s2_agent|m0_write~0_combout ),
	.m0_write1(m0_write1),
	.source0_data_671(source0_data_671),
	.source0_data_691(\intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[69]~35_combout ),
	.clk_clk(clk_clk));

cycloneiv_altera_avalon_sc_fifo intel_onchip_ssram_drw_s1_agent_rdata_fifo(
	.q_a_0(q_a_0),
	.q_a_1(q_a_1),
	.q_a_2(q_a_2),
	.q_a_3(q_a_3),
	.q_a_4(q_a_4),
	.q_a_5(q_a_5),
	.q_a_6(q_a_6),
	.q_a_7(q_a_7),
	.q_a_8(q_a_8),
	.q_a_9(q_a_9),
	.q_a_10(q_a_10),
	.q_a_11(q_a_11),
	.q_a_12(q_a_12),
	.q_a_13(q_a_13),
	.q_a_14(q_a_14),
	.q_a_15(q_a_15),
	.q_a_16(q_a_16),
	.q_a_17(q_a_17),
	.q_a_18(q_a_18),
	.q_a_19(q_a_19),
	.q_a_20(q_a_20),
	.q_a_21(q_a_21),
	.q_a_22(q_a_22),
	.q_a_23(q_a_23),
	.q_a_24(q_a_24),
	.q_a_25(q_a_25),
	.q_a_26(q_a_26),
	.q_a_27(q_a_27),
	.q_a_28(q_a_28),
	.q_a_29(q_a_29),
	.q_a_30(q_a_30),
	.q_a_31(q_a_31),
	.q_a_32(q_a_32),
	.q_a_33(q_a_33),
	.q_a_34(q_a_34),
	.q_a_35(q_a_35),
	.q_a_36(q_a_36),
	.q_a_37(q_a_37),
	.q_a_38(q_a_38),
	.q_a_39(q_a_39),
	.q_a_40(q_a_40),
	.q_a_41(q_a_41),
	.q_a_42(q_a_42),
	.q_a_43(q_a_43),
	.q_a_44(q_a_44),
	.q_a_45(q_a_45),
	.q_a_46(q_a_46),
	.q_a_47(q_a_47),
	.q_a_48(q_a_48),
	.q_a_49(q_a_49),
	.q_a_50(q_a_50),
	.q_a_51(q_a_51),
	.q_a_52(q_a_52),
	.q_a_53(q_a_53),
	.q_a_54(q_a_54),
	.q_a_55(q_a_55),
	.q_a_56(q_a_56),
	.q_a_57(q_a_57),
	.q_a_58(q_a_58),
	.q_a_59(q_a_59),
	.q_a_60(q_a_60),
	.q_a_61(q_a_61),
	.q_a_62(q_a_62),
	.q_a_63(q_a_63),
	.reset(r_sync_rst),
	.read_latency_shift_reg_0(\intel_onchip_ssram_drw_s1_translator|read_latency_shift_reg[0]~q ),
	.mem_used_0(\intel_onchip_ssram_drw_s1_agent_rdata_fifo|mem_used[0]~q ),
	.mem_158_0(\intel_onchip_ssram_drw_s1_agent_rsp_fifo|mem[0][158]~q ),
	.mem_used_01(\intel_onchip_ssram_drw_s1_agent_rsp_fifo|mem_used[0]~q ),
	.mem_0_0(\intel_onchip_ssram_drw_s1_agent_rdata_fifo|mem[0][0]~q ),
	.mem_1_0(\intel_onchip_ssram_drw_s1_agent_rdata_fifo|mem[0][1]~q ),
	.mem_2_0(\intel_onchip_ssram_drw_s1_agent_rdata_fifo|mem[0][2]~q ),
	.mem_3_0(\intel_onchip_ssram_drw_s1_agent_rdata_fifo|mem[0][3]~q ),
	.mem_4_0(\intel_onchip_ssram_drw_s1_agent_rdata_fifo|mem[0][4]~q ),
	.mem_5_0(\intel_onchip_ssram_drw_s1_agent_rdata_fifo|mem[0][5]~q ),
	.mem_6_0(\intel_onchip_ssram_drw_s1_agent_rdata_fifo|mem[0][6]~q ),
	.mem_7_0(\intel_onchip_ssram_drw_s1_agent_rdata_fifo|mem[0][7]~q ),
	.mem_8_0(\intel_onchip_ssram_drw_s1_agent_rdata_fifo|mem[0][8]~q ),
	.mem_9_0(\intel_onchip_ssram_drw_s1_agent_rdata_fifo|mem[0][9]~q ),
	.mem_10_0(\intel_onchip_ssram_drw_s1_agent_rdata_fifo|mem[0][10]~q ),
	.mem_11_0(\intel_onchip_ssram_drw_s1_agent_rdata_fifo|mem[0][11]~q ),
	.mem_12_0(\intel_onchip_ssram_drw_s1_agent_rdata_fifo|mem[0][12]~q ),
	.mem_13_0(\intel_onchip_ssram_drw_s1_agent_rdata_fifo|mem[0][13]~q ),
	.mem_14_0(\intel_onchip_ssram_drw_s1_agent_rdata_fifo|mem[0][14]~q ),
	.mem_15_0(\intel_onchip_ssram_drw_s1_agent_rdata_fifo|mem[0][15]~q ),
	.mem_16_0(\intel_onchip_ssram_drw_s1_agent_rdata_fifo|mem[0][16]~q ),
	.mem_17_0(\intel_onchip_ssram_drw_s1_agent_rdata_fifo|mem[0][17]~q ),
	.mem_18_0(\intel_onchip_ssram_drw_s1_agent_rdata_fifo|mem[0][18]~q ),
	.mem_19_0(\intel_onchip_ssram_drw_s1_agent_rdata_fifo|mem[0][19]~q ),
	.mem_20_0(\intel_onchip_ssram_drw_s1_agent_rdata_fifo|mem[0][20]~q ),
	.mem_21_0(\intel_onchip_ssram_drw_s1_agent_rdata_fifo|mem[0][21]~q ),
	.mem_22_0(\intel_onchip_ssram_drw_s1_agent_rdata_fifo|mem[0][22]~q ),
	.mem_23_0(\intel_onchip_ssram_drw_s1_agent_rdata_fifo|mem[0][23]~q ),
	.mem_24_0(\intel_onchip_ssram_drw_s1_agent_rdata_fifo|mem[0][24]~q ),
	.mem_25_0(\intel_onchip_ssram_drw_s1_agent_rdata_fifo|mem[0][25]~q ),
	.mem_26_0(\intel_onchip_ssram_drw_s1_agent_rdata_fifo|mem[0][26]~q ),
	.mem_27_0(\intel_onchip_ssram_drw_s1_agent_rdata_fifo|mem[0][27]~q ),
	.mem_28_0(\intel_onchip_ssram_drw_s1_agent_rdata_fifo|mem[0][28]~q ),
	.mem_29_0(\intel_onchip_ssram_drw_s1_agent_rdata_fifo|mem[0][29]~q ),
	.mem_30_0(\intel_onchip_ssram_drw_s1_agent_rdata_fifo|mem[0][30]~q ),
	.mem_31_0(\intel_onchip_ssram_drw_s1_agent_rdata_fifo|mem[0][31]~q ),
	.mem_32_0(\intel_onchip_ssram_drw_s1_agent_rdata_fifo|mem[0][32]~q ),
	.mem_33_0(\intel_onchip_ssram_drw_s1_agent_rdata_fifo|mem[0][33]~q ),
	.mem_34_0(\intel_onchip_ssram_drw_s1_agent_rdata_fifo|mem[0][34]~q ),
	.mem_35_0(\intel_onchip_ssram_drw_s1_agent_rdata_fifo|mem[0][35]~q ),
	.mem_36_0(\intel_onchip_ssram_drw_s1_agent_rdata_fifo|mem[0][36]~q ),
	.mem_37_0(\intel_onchip_ssram_drw_s1_agent_rdata_fifo|mem[0][37]~q ),
	.mem_38_0(\intel_onchip_ssram_drw_s1_agent_rdata_fifo|mem[0][38]~q ),
	.mem_39_0(\intel_onchip_ssram_drw_s1_agent_rdata_fifo|mem[0][39]~q ),
	.mem_40_0(\intel_onchip_ssram_drw_s1_agent_rdata_fifo|mem[0][40]~q ),
	.mem_41_0(\intel_onchip_ssram_drw_s1_agent_rdata_fifo|mem[0][41]~q ),
	.mem_42_0(\intel_onchip_ssram_drw_s1_agent_rdata_fifo|mem[0][42]~q ),
	.mem_43_0(\intel_onchip_ssram_drw_s1_agent_rdata_fifo|mem[0][43]~q ),
	.mem_44_0(\intel_onchip_ssram_drw_s1_agent_rdata_fifo|mem[0][44]~q ),
	.mem_45_0(\intel_onchip_ssram_drw_s1_agent_rdata_fifo|mem[0][45]~q ),
	.mem_46_0(\intel_onchip_ssram_drw_s1_agent_rdata_fifo|mem[0][46]~q ),
	.mem_47_0(\intel_onchip_ssram_drw_s1_agent_rdata_fifo|mem[0][47]~q ),
	.mem_48_0(\intel_onchip_ssram_drw_s1_agent_rdata_fifo|mem[0][48]~q ),
	.mem_49_0(\intel_onchip_ssram_drw_s1_agent_rdata_fifo|mem[0][49]~q ),
	.mem_50_0(\intel_onchip_ssram_drw_s1_agent_rdata_fifo|mem[0][50]~q ),
	.mem_51_0(\intel_onchip_ssram_drw_s1_agent_rdata_fifo|mem[0][51]~q ),
	.mem_52_0(\intel_onchip_ssram_drw_s1_agent_rdata_fifo|mem[0][52]~q ),
	.mem_53_0(\intel_onchip_ssram_drw_s1_agent_rdata_fifo|mem[0][53]~q ),
	.mem_54_0(\intel_onchip_ssram_drw_s1_agent_rdata_fifo|mem[0][54]~q ),
	.mem_55_0(\intel_onchip_ssram_drw_s1_agent_rdata_fifo|mem[0][55]~q ),
	.mem_56_0(\intel_onchip_ssram_drw_s1_agent_rdata_fifo|mem[0][56]~q ),
	.mem_57_0(\intel_onchip_ssram_drw_s1_agent_rdata_fifo|mem[0][57]~q ),
	.mem_58_0(\intel_onchip_ssram_drw_s1_agent_rdata_fifo|mem[0][58]~q ),
	.mem_59_0(\intel_onchip_ssram_drw_s1_agent_rdata_fifo|mem[0][59]~q ),
	.mem_60_0(\intel_onchip_ssram_drw_s1_agent_rdata_fifo|mem[0][60]~q ),
	.mem_61_0(\intel_onchip_ssram_drw_s1_agent_rdata_fifo|mem[0][61]~q ),
	.mem_62_0(\intel_onchip_ssram_drw_s1_agent_rdata_fifo|mem[0][62]~q ),
	.mem_63_0(\intel_onchip_ssram_drw_s1_agent_rdata_fifo|mem[0][63]~q ),
	.WideOr0(\rsp_demux|WideOr0~0_combout ),
	.clk(clk_clk));

cycloneiv_altera_avalon_sc_fifo_1 intel_onchip_ssram_drw_s1_agent_rsp_fifo(
	.waitrequest_reset_override(\intel_onchip_ssram_drw_s1_translator|waitrequest_reset_override~q ),
	.WideOr0(\intel_onchip_ssram_drw_s1_agent|WideOr0~2_combout ),
	.mem_used_1(\intel_onchip_ssram_drw_s1_agent_rsp_fifo|mem_used[1]~q ),
	.out_valid_reg(\intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~q ),
	.stateST_UNCOMP_WR_SUBBURST(\intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~q ),
	.reset(r_sync_rst),
	.mem_144_0(\intel_onchip_ssram_drw_s1_agent_rsp_fifo|mem[0][144]~q ),
	.mem_158_0(\intel_onchip_ssram_drw_s1_agent_rsp_fifo|mem[0][158]~q ),
	.mem_used_0(\intel_onchip_ssram_drw_s1_agent_rsp_fifo|mem_used[0]~q ),
	.rp_valid(\intel_onchip_ssram_drw_s1_agent|rp_valid~combout ),
	.mem_106_0(\intel_onchip_ssram_drw_s1_agent_rsp_fifo|mem[0][106]~q ),
	.mem_104_0(\intel_onchip_ssram_drw_s1_agent_rsp_fifo|mem[0][104]~q ),
	.mem_145_0(\intel_onchip_ssram_drw_s1_agent_rsp_fifo|mem[0][145]~q ),
	.mem_159_0(\intel_onchip_ssram_drw_s1_agent_rsp_fifo|mem[0][159]~q ),
	.comb(\intel_onchip_ssram_drw_s1_agent|comb~0_combout ),
	.mem_121_0(\intel_onchip_ssram_drw_s1_agent_rsp_fifo|mem[0][121]~q ),
	.mem_120_0(\intel_onchip_ssram_drw_s1_agent_rsp_fifo|mem[0][120]~q ),
	.mem_119_0(\intel_onchip_ssram_drw_s1_agent_rsp_fifo|mem[0][119]~q ),
	.mem_118_0(\intel_onchip_ssram_drw_s1_agent_rsp_fifo|mem[0][118]~q ),
	.mem_117_0(\intel_onchip_ssram_drw_s1_agent_rsp_fifo|mem[0][117]~q ),
	.mem_116_0(\intel_onchip_ssram_drw_s1_agent_rsp_fifo|mem[0][116]~q ),
	.mem_115_0(\intel_onchip_ssram_drw_s1_agent_rsp_fifo|mem[0][115]~q ),
	.mem_113_0(\intel_onchip_ssram_drw_s1_agent_rsp_fifo|mem[0][113]~q ),
	.mem_114_0(\intel_onchip_ssram_drw_s1_agent_rsp_fifo|mem[0][114]~q ),
	.last_packet_beat(\intel_onchip_ssram_drw_s1_agent|uncompressor|last_packet_beat~6_combout ),
	.nxt_out_eop(\intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~1_combout ),
	.write(\intel_onchip_ssram_drw_s1_agent_rsp_fifo|write~0_combout ),
	.in_data_reg_107(\intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[107]~q ),
	.in_data_reg_106(\intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[106]~q ),
	.WideOr01(\rsp_demux|WideOr0~0_combout ),
	.read(\intel_onchip_ssram_drw_s1_agent_rsp_fifo|read~2_combout ),
	.out_byte_cnt_reg_3(\intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[3]~q ),
	.out_uncomp_byte_cnt_reg_3(\intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3]~q ),
	.out_uncomp_byte_cnt_reg_4(\intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4]~q ),
	.out_uncomp_byte_cnt_reg_5(\intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5]~q ),
	.out_uncomp_byte_cnt_reg_6(\intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[6]~q ),
	.out_uncomp_byte_cnt_reg_11(\intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[11]~q ),
	.out_uncomp_byte_cnt_reg_10(\intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[10]~q ),
	.out_uncomp_byte_cnt_reg_9(\intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[9]~q ),
	.out_uncomp_byte_cnt_reg_8(\intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[8]~q ),
	.out_uncomp_byte_cnt_reg_7(\intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[7]~q ),
	.in_data_reg_144(\intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[144]~q ),
	.in_data_reg_145(\intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[145]~q ),
	.clk(clk_clk));

cycloneiv_altera_merlin_slave_agent intel_onchip_ssram_drw_s1_agent(
	.waitrequest_reset_override(\intel_onchip_ssram_drw_s1_translator|waitrequest_reset_override~q ),
	.int_nxt_addr_reg_dly_1(\intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1]~q ),
	.int_nxt_addr_reg_dly_0(\intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0]~q ),
	.int_nxt_addr_reg_dly_2(\intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2]~q ),
	.ShiftLeft1(\intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft1~2_combout ),
	.in_byteen_reg_7(\intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[7]~q ),
	.in_narrow_reg(\intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg~q ),
	.source0_data_67(\intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[67]~11_combout ),
	.in_byteen_reg_3(\intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3]~q ),
	.in_byteen_reg_1(\intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1]~q ),
	.source0_data_65(source0_data_65),
	.source0_data_70(source0_data_70),
	.source0_data_69(source0_data_69),
	.source0_data_68(source0_data_68),
	.in_byteen_reg_2(\intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2]~q ),
	.source0_data_66(source0_data_66),
	.in_byteen_reg_0(\intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0]~q ),
	.source0_data_64(source0_data_64),
	.WideOr0(\intel_onchip_ssram_drw_s1_agent|WideOr0~2_combout ),
	.mem_used_1(\intel_onchip_ssram_drw_s1_agent_rsp_fifo|mem_used[1]~q ),
	.cp_ready(\intel_onchip_ssram_drw_s1_agent|cp_ready~0_combout ),
	.out_valid_reg(\intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~q ),
	.r_sync_rst(r_sync_rst),
	.read_latency_shift_reg_0(\intel_onchip_ssram_drw_s1_translator|read_latency_shift_reg[0]~q ),
	.mem_used_0(\intel_onchip_ssram_drw_s1_agent_rdata_fifo|mem_used[0]~q ),
	.mem_158_0(\intel_onchip_ssram_drw_s1_agent_rsp_fifo|mem[0][158]~q ),
	.mem_used_01(\intel_onchip_ssram_drw_s1_agent_rsp_fifo|mem_used[0]~q ),
	.rp_valid1(\intel_onchip_ssram_drw_s1_agent|rp_valid~combout ),
	.mem_104_0(\intel_onchip_ssram_drw_s1_agent_rsp_fifo|mem[0][104]~q ),
	.comb(\intel_onchip_ssram_drw_s1_agent|comb~0_combout ),
	.mem_121_0(\intel_onchip_ssram_drw_s1_agent_rsp_fifo|mem[0][121]~q ),
	.mem_120_0(\intel_onchip_ssram_drw_s1_agent_rsp_fifo|mem[0][120]~q ),
	.mem_119_0(\intel_onchip_ssram_drw_s1_agent_rsp_fifo|mem[0][119]~q ),
	.mem_118_0(\intel_onchip_ssram_drw_s1_agent_rsp_fifo|mem[0][118]~q ),
	.mem_117_0(\intel_onchip_ssram_drw_s1_agent_rsp_fifo|mem[0][117]~q ),
	.mem_116_0(\intel_onchip_ssram_drw_s1_agent_rsp_fifo|mem[0][116]~q ),
	.mem_115_0(\intel_onchip_ssram_drw_s1_agent_rsp_fifo|mem[0][115]~q ),
	.mem_113_0(\intel_onchip_ssram_drw_s1_agent_rsp_fifo|mem[0][113]~q ),
	.mem_114_0(\intel_onchip_ssram_drw_s1_agent_rsp_fifo|mem[0][114]~q ),
	.last_packet_beat(\intel_onchip_ssram_drw_s1_agent|uncompressor|last_packet_beat~6_combout ),
	.in_data_reg_106(\intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[106]~q ),
	.WideOr01(\rsp_demux|WideOr0~0_combout ),
	.read(\intel_onchip_ssram_drw_s1_agent_rsp_fifo|read~2_combout ),
	.source0_data_701(\intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[70]~27_combout ),
	.source0_data_681(\intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[68]~30_combout ),
	.cp_ready1(\intel_onchip_ssram_drw_s1_agent|cp_ready~5_combout ),
	.m0_write(\intel_onchip_ssram_drw_s1_agent|m0_write~0_combout ),
	.m0_write1(m0_write),
	.source0_data_71(source0_data_71),
	.source0_data_671(source0_data_67),
	.source0_data_691(\intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[69]~35_combout ),
	.clk_clk(clk_clk));

cycloneiv_altera_merlin_axi_master_ni axi_bridge_0_m0_agent(
	.read_cp_data_113(\axi_bridge_0_m0_agent|read_cp_data[113]~0_combout ),
	.read_cp_data_114(\axi_bridge_0_m0_agent|read_cp_data[114]~2_combout ),
	.read_cp_data_115(\axi_bridge_0_m0_agent|read_cp_data[115]~4_combout ),
	.read_cp_data_116(\axi_bridge_0_m0_agent|read_cp_data[116]~6_combout ),
	.read_cp_data_117(\axi_bridge_0_m0_agent|read_cp_data[117]~8_combout ),
	.read_cp_data_118(\axi_bridge_0_m0_agent|read_cp_data[118]~10_combout ),
	.read_cp_data_119(\axi_bridge_0_m0_agent|read_cp_data[119]~12_combout ),
	.read_cp_data_120(\axi_bridge_0_m0_agent|read_cp_data[120]~14_combout ),
	.read_cp_data_121(\axi_bridge_0_m0_agent|read_cp_data[121]~16_combout ),
	.Add5(\axi_bridge_0_m0_agent|Add5~14_combout ),
	.Add4(\axi_bridge_0_m0_agent|Add4~14_combout ),
	.data1_0(data1_0),
	.data1_36(data1_36),
	.out_data_15(\axi_bridge_0_m0_agent|align_address_to_size|out_data[15]~0_combout ),
	.data1_35(data1_35),
	.out_data_14(\axi_bridge_0_m0_agent|align_address_to_size|out_data[14]~1_combout ),
	.data1_34(data1_34),
	.out_data_13(\axi_bridge_0_m0_agent|align_address_to_size|out_data[13]~2_combout ),
	.data1_33(data1_33),
	.out_data_12(\axi_bridge_0_m0_agent|align_address_to_size|out_data[12]~3_combout ),
	.Equal1(Equal1),
	.WideOr0(WideOr0),
	.src1_valid(\cmd_demux|src1_valid~0_combout ),
	.last_dest_id_0(last_dest_id_0),
	.has_pending_responses(has_pending_responses),
	.wready(wready),
	.r_sync_rst(r_sync_rst),
	.awready(awready),
	.data1_32(data1_32),
	.base_address_11(\axi_bridge_0_m0_agent|align_address_to_size|base_address[11]~0_combout ),
	.data1_31(data1_31),
	.base_address_10(\axi_bridge_0_m0_agent|align_address_to_size|base_address[10]~1_combout ),
	.data1_30(data1_30),
	.base_address_9(\axi_bridge_0_m0_agent|align_address_to_size|base_address[9]~2_combout ),
	.data1_29(data1_29),
	.base_address_8(\axi_bridge_0_m0_agent|align_address_to_size|base_address[8]~3_combout ),
	.data1_12(data1_12),
	.data1_10(data1_10),
	.data1_11(data1_11),
	.data1_28(data1_28),
	.base_address_7(\axi_bridge_0_m0_agent|align_address_to_size|base_address[7]~4_combout ),
	.data1_27(data1_27),
	.base_address_6(\axi_bridge_0_m0_agent|align_address_to_size|base_address[6]~5_combout ),
	.data1_26(data1_26),
	.base_address_5(\axi_bridge_0_m0_agent|align_address_to_size|base_address[5]~6_combout ),
	.data1_25(data1_25),
	.base_address_4(\axi_bridge_0_m0_agent|align_address_to_size|base_address[4]~7_combout ),
	.data1_24(data1_24),
	.base_address_3(\axi_bridge_0_m0_agent|align_address_to_size|base_address[3]~8_combout ),
	.data1_23(data1_23),
	.data1_22(data1_22),
	.data1_21(data1_21),
	.data1_8(data1_8),
	.out_data_1(\axi_bridge_0_m0_agent|align_address_to_size|out_data[1]~4_combout ),
	.data1_111(data1_111),
	.data1_121(data1_121),
	.data1_101(data1_101),
	.out_data_0(\axi_bridge_0_m0_agent|align_address_to_size|out_data[0]~5_combout ),
	.out_data_2(\axi_bridge_0_m0_agent|align_address_to_size|out_data[2]~6_combout ),
	.data1_13(data1_13),
	.data1_131(data1_131),
	.write_cp_data_113(\axi_bridge_0_m0_agent|write_cp_data[113]~0_combout ),
	.data1_14(data1_14),
	.data1_141(data1_141),
	.write_cp_data_114(\axi_bridge_0_m0_agent|write_cp_data[114]~1_combout ),
	.data1_15(data1_15),
	.data1_151(data1_151),
	.write_cp_data_115(\axi_bridge_0_m0_agent|write_cp_data[115]~2_combout ),
	.data1_16(data1_16),
	.data1_161(data1_161),
	.write_cp_data_116(\axi_bridge_0_m0_agent|write_cp_data[116]~3_combout ),
	.data1_17(data1_17),
	.data1_171(data1_171),
	.write_cp_data_117(\axi_bridge_0_m0_agent|write_cp_data[117]~4_combout ),
	.data1_18(data1_18),
	.data1_181(data1_181),
	.write_cp_data_118(\axi_bridge_0_m0_agent|write_cp_data[118]~5_combout ),
	.data1_19(data1_19),
	.data1_191(data1_191),
	.write_cp_data_119(\axi_bridge_0_m0_agent|write_cp_data[119]~6_combout ),
	.data1_20(data1_20),
	.data1_201(data1_201),
	.write_cp_data_120(\axi_bridge_0_m0_agent|write_cp_data[120]~7_combout ),
	.write_cp_data_121(\axi_bridge_0_m0_agent|write_cp_data[121]~8_combout ),
	.LessThan14(\axi_bridge_0_m0_agent|LessThan14~0_combout ),
	.log2ceil(\axi_bridge_0_m0_agent|log2ceil~4_combout ),
	.LessThan11(\axi_bridge_0_m0_agent|LessThan11~0_combout ),
	.data1_9(data1_9),
	.data1_91(data1_91),
	.data1_81(data1_82),
	.Selector14(\axi_bridge_0_m0_agent|Selector14~0_combout ),
	.Selector141(\axi_bridge_0_m0_agent|Selector14~1_combout ),
	.Selector6(\axi_bridge_0_m0_agent|Selector6~0_combout ),
	.Selector15(\axi_bridge_0_m0_agent|Selector15~4_combout ),
	.Selector7(\axi_bridge_0_m0_agent|Selector7~3_combout ),
	.Selector5(\axi_bridge_0_m0_agent|Selector5~4_combout ),
	.Selector13(\axi_bridge_0_m0_agent|Selector13~0_combout ),
	.LessThan27(\axi_bridge_0_m0_agent|LessThan27~0_combout ),
	.Selector12(\axi_bridge_0_m0_agent|Selector12~2_combout ),
	.Selector4(\axi_bridge_0_m0_agent|Selector4~2_combout ),
	.Selector11(\axi_bridge_0_m0_agent|Selector11~2_combout ),
	.Selector3(\axi_bridge_0_m0_agent|Selector3~2_combout ),
	.Selector10(\axi_bridge_0_m0_agent|Selector10~4_combout ),
	.Selector2(\axi_bridge_0_m0_agent|Selector2~0_combout ),
	.Selector9(\axi_bridge_0_m0_agent|Selector9~2_combout ),
	.Selector1(\axi_bridge_0_m0_agent|Selector1~2_combout ),
	.Selector51(\axi_bridge_0_m0_agent|Selector5~6_combout ),
	.clk_clk(clk_clk));

cycloneiv_altera_merlin_slave_translator_1 intel_onchip_ssram_drw_s2_translator(
	.waitrequest_reset_override(\intel_onchip_ssram_drw_s1_translator|waitrequest_reset_override~q ),
	.WideOr0(\intel_onchip_ssram_drw_s2_agent|WideOr0~2_combout ),
	.reset(r_sync_rst),
	.read_latency_shift_reg_0(\intel_onchip_ssram_drw_s2_translator|read_latency_shift_reg[0]~q ),
	.in_data_reg_107(\intel_onchip_ssram_drw_s2_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[107]~q ),
	.m0_write(\intel_onchip_ssram_drw_s2_agent|m0_write~0_combout ),
	.clk(clk_clk));

cycloneiv_altera_merlin_slave_translator intel_onchip_ssram_drw_s1_translator(
	.waitrequest_reset_override1(\intel_onchip_ssram_drw_s1_translator|waitrequest_reset_override~q ),
	.WideOr0(\intel_onchip_ssram_drw_s1_agent|WideOr0~2_combout ),
	.reset(r_sync_rst),
	.read_latency_shift_reg_0(\intel_onchip_ssram_drw_s1_translator|read_latency_shift_reg[0]~q ),
	.in_data_reg_107(\intel_onchip_ssram_drw_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[107]~q ),
	.m0_write(\intel_onchip_ssram_drw_s1_agent|m0_write~0_combout ),
	.clk(clk_clk));

endmodule

module cycloneiv_altera_avalon_sc_fifo (
	q_a_0,
	q_a_1,
	q_a_2,
	q_a_3,
	q_a_4,
	q_a_5,
	q_a_6,
	q_a_7,
	q_a_8,
	q_a_9,
	q_a_10,
	q_a_11,
	q_a_12,
	q_a_13,
	q_a_14,
	q_a_15,
	q_a_16,
	q_a_17,
	q_a_18,
	q_a_19,
	q_a_20,
	q_a_21,
	q_a_22,
	q_a_23,
	q_a_24,
	q_a_25,
	q_a_26,
	q_a_27,
	q_a_28,
	q_a_29,
	q_a_30,
	q_a_31,
	q_a_32,
	q_a_33,
	q_a_34,
	q_a_35,
	q_a_36,
	q_a_37,
	q_a_38,
	q_a_39,
	q_a_40,
	q_a_41,
	q_a_42,
	q_a_43,
	q_a_44,
	q_a_45,
	q_a_46,
	q_a_47,
	q_a_48,
	q_a_49,
	q_a_50,
	q_a_51,
	q_a_52,
	q_a_53,
	q_a_54,
	q_a_55,
	q_a_56,
	q_a_57,
	q_a_58,
	q_a_59,
	q_a_60,
	q_a_61,
	q_a_62,
	q_a_63,
	reset,
	read_latency_shift_reg_0,
	mem_used_0,
	mem_158_0,
	mem_used_01,
	mem_0_0,
	mem_1_0,
	mem_2_0,
	mem_3_0,
	mem_4_0,
	mem_5_0,
	mem_6_0,
	mem_7_0,
	mem_8_0,
	mem_9_0,
	mem_10_0,
	mem_11_0,
	mem_12_0,
	mem_13_0,
	mem_14_0,
	mem_15_0,
	mem_16_0,
	mem_17_0,
	mem_18_0,
	mem_19_0,
	mem_20_0,
	mem_21_0,
	mem_22_0,
	mem_23_0,
	mem_24_0,
	mem_25_0,
	mem_26_0,
	mem_27_0,
	mem_28_0,
	mem_29_0,
	mem_30_0,
	mem_31_0,
	mem_32_0,
	mem_33_0,
	mem_34_0,
	mem_35_0,
	mem_36_0,
	mem_37_0,
	mem_38_0,
	mem_39_0,
	mem_40_0,
	mem_41_0,
	mem_42_0,
	mem_43_0,
	mem_44_0,
	mem_45_0,
	mem_46_0,
	mem_47_0,
	mem_48_0,
	mem_49_0,
	mem_50_0,
	mem_51_0,
	mem_52_0,
	mem_53_0,
	mem_54_0,
	mem_55_0,
	mem_56_0,
	mem_57_0,
	mem_58_0,
	mem_59_0,
	mem_60_0,
	mem_61_0,
	mem_62_0,
	mem_63_0,
	WideOr0,
	clk)/* synthesis synthesis_greybox=0 */;
input 	q_a_0;
input 	q_a_1;
input 	q_a_2;
input 	q_a_3;
input 	q_a_4;
input 	q_a_5;
input 	q_a_6;
input 	q_a_7;
input 	q_a_8;
input 	q_a_9;
input 	q_a_10;
input 	q_a_11;
input 	q_a_12;
input 	q_a_13;
input 	q_a_14;
input 	q_a_15;
input 	q_a_16;
input 	q_a_17;
input 	q_a_18;
input 	q_a_19;
input 	q_a_20;
input 	q_a_21;
input 	q_a_22;
input 	q_a_23;
input 	q_a_24;
input 	q_a_25;
input 	q_a_26;
input 	q_a_27;
input 	q_a_28;
input 	q_a_29;
input 	q_a_30;
input 	q_a_31;
input 	q_a_32;
input 	q_a_33;
input 	q_a_34;
input 	q_a_35;
input 	q_a_36;
input 	q_a_37;
input 	q_a_38;
input 	q_a_39;
input 	q_a_40;
input 	q_a_41;
input 	q_a_42;
input 	q_a_43;
input 	q_a_44;
input 	q_a_45;
input 	q_a_46;
input 	q_a_47;
input 	q_a_48;
input 	q_a_49;
input 	q_a_50;
input 	q_a_51;
input 	q_a_52;
input 	q_a_53;
input 	q_a_54;
input 	q_a_55;
input 	q_a_56;
input 	q_a_57;
input 	q_a_58;
input 	q_a_59;
input 	q_a_60;
input 	q_a_61;
input 	q_a_62;
input 	q_a_63;
input 	reset;
input 	read_latency_shift_reg_0;
output 	mem_used_0;
input 	mem_158_0;
input 	mem_used_01;
output 	mem_0_0;
output 	mem_1_0;
output 	mem_2_0;
output 	mem_3_0;
output 	mem_4_0;
output 	mem_5_0;
output 	mem_6_0;
output 	mem_7_0;
output 	mem_8_0;
output 	mem_9_0;
output 	mem_10_0;
output 	mem_11_0;
output 	mem_12_0;
output 	mem_13_0;
output 	mem_14_0;
output 	mem_15_0;
output 	mem_16_0;
output 	mem_17_0;
output 	mem_18_0;
output 	mem_19_0;
output 	mem_20_0;
output 	mem_21_0;
output 	mem_22_0;
output 	mem_23_0;
output 	mem_24_0;
output 	mem_25_0;
output 	mem_26_0;
output 	mem_27_0;
output 	mem_28_0;
output 	mem_29_0;
output 	mem_30_0;
output 	mem_31_0;
output 	mem_32_0;
output 	mem_33_0;
output 	mem_34_0;
output 	mem_35_0;
output 	mem_36_0;
output 	mem_37_0;
output 	mem_38_0;
output 	mem_39_0;
output 	mem_40_0;
output 	mem_41_0;
output 	mem_42_0;
output 	mem_43_0;
output 	mem_44_0;
output 	mem_45_0;
output 	mem_46_0;
output 	mem_47_0;
output 	mem_48_0;
output 	mem_49_0;
output 	mem_50_0;
output 	mem_51_0;
output 	mem_52_0;
output 	mem_53_0;
output 	mem_54_0;
output 	mem_55_0;
output 	mem_56_0;
output 	mem_57_0;
output 	mem_58_0;
output 	mem_59_0;
output 	mem_60_0;
output 	mem_61_0;
output 	mem_62_0;
output 	mem_63_0;
input 	WideOr0;
input 	clk;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
// unknown value (1'bx) is not needed for this tool. Default to 1'b0
assign unknown = 1'b0;

wire \read~0_combout ;
wire \read~1_combout ;
wire \mem_used[1]~1_combout ;
wire \mem_used[1]~q ;
wire \mem_used[0]~0_combout ;
wire \mem[1][0]~q ;
wire \mem~0_combout ;
wire \always0~0_combout ;
wire \mem[1][1]~q ;
wire \mem~1_combout ;
wire \mem[1][2]~q ;
wire \mem~2_combout ;
wire \mem[1][3]~q ;
wire \mem~3_combout ;
wire \mem[1][4]~q ;
wire \mem~4_combout ;
wire \mem[1][5]~q ;
wire \mem~5_combout ;
wire \mem[1][6]~q ;
wire \mem~6_combout ;
wire \mem[1][7]~q ;
wire \mem~7_combout ;
wire \mem[1][8]~q ;
wire \mem~8_combout ;
wire \mem[1][9]~q ;
wire \mem~9_combout ;
wire \mem[1][10]~q ;
wire \mem~10_combout ;
wire \mem[1][11]~q ;
wire \mem~11_combout ;
wire \mem[1][12]~q ;
wire \mem~12_combout ;
wire \mem[1][13]~q ;
wire \mem~13_combout ;
wire \mem[1][14]~q ;
wire \mem~14_combout ;
wire \mem[1][15]~q ;
wire \mem~15_combout ;
wire \mem[1][16]~q ;
wire \mem~16_combout ;
wire \mem[1][17]~q ;
wire \mem~17_combout ;
wire \mem[1][18]~q ;
wire \mem~18_combout ;
wire \mem[1][19]~q ;
wire \mem~19_combout ;
wire \mem[1][20]~q ;
wire \mem~20_combout ;
wire \mem[1][21]~q ;
wire \mem~21_combout ;
wire \mem[1][22]~q ;
wire \mem~22_combout ;
wire \mem[1][23]~q ;
wire \mem~23_combout ;
wire \mem[1][24]~q ;
wire \mem~24_combout ;
wire \mem[1][25]~q ;
wire \mem~25_combout ;
wire \mem[1][26]~q ;
wire \mem~26_combout ;
wire \mem[1][27]~q ;
wire \mem~27_combout ;
wire \mem[1][28]~q ;
wire \mem~28_combout ;
wire \mem[1][29]~q ;
wire \mem~29_combout ;
wire \mem[1][30]~q ;
wire \mem~30_combout ;
wire \mem[1][31]~q ;
wire \mem~31_combout ;
wire \mem[1][32]~q ;
wire \mem~32_combout ;
wire \mem[1][33]~q ;
wire \mem~33_combout ;
wire \mem[1][34]~q ;
wire \mem~34_combout ;
wire \mem[1][35]~q ;
wire \mem~35_combout ;
wire \mem[1][36]~q ;
wire \mem~36_combout ;
wire \mem[1][37]~q ;
wire \mem~37_combout ;
wire \mem[1][38]~q ;
wire \mem~38_combout ;
wire \mem[1][39]~q ;
wire \mem~39_combout ;
wire \mem[1][40]~q ;
wire \mem~40_combout ;
wire \mem[1][41]~q ;
wire \mem~41_combout ;
wire \mem[1][42]~q ;
wire \mem~42_combout ;
wire \mem[1][43]~q ;
wire \mem~43_combout ;
wire \mem[1][44]~q ;
wire \mem~44_combout ;
wire \mem[1][45]~q ;
wire \mem~45_combout ;
wire \mem[1][46]~q ;
wire \mem~46_combout ;
wire \mem[1][47]~q ;
wire \mem~47_combout ;
wire \mem[1][48]~q ;
wire \mem~48_combout ;
wire \mem[1][49]~q ;
wire \mem~49_combout ;
wire \mem[1][50]~q ;
wire \mem~50_combout ;
wire \mem[1][51]~q ;
wire \mem~51_combout ;
wire \mem[1][52]~q ;
wire \mem~52_combout ;
wire \mem[1][53]~q ;
wire \mem~53_combout ;
wire \mem[1][54]~q ;
wire \mem~54_combout ;
wire \mem[1][55]~q ;
wire \mem~55_combout ;
wire \mem[1][56]~q ;
wire \mem~56_combout ;
wire \mem[1][57]~q ;
wire \mem~57_combout ;
wire \mem[1][58]~q ;
wire \mem~58_combout ;
wire \mem[1][59]~q ;
wire \mem~59_combout ;
wire \mem[1][60]~q ;
wire \mem~60_combout ;
wire \mem[1][61]~q ;
wire \mem~61_combout ;
wire \mem[1][62]~q ;
wire \mem~62_combout ;
wire \mem[1][63]~q ;
wire \mem~63_combout ;


dffeas \mem_used[0] (
	.clk(clk),
	.d(\mem_used[0]~0_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(mem_used_0),
	.prn(vcc));
defparam \mem_used[0] .is_wysiwyg = "true";
defparam \mem_used[0] .power_up = "low";

dffeas \mem[0][0] (
	.clk(clk),
	.d(\mem~0_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(mem_0_0),
	.prn(vcc));
defparam \mem[0][0] .is_wysiwyg = "true";
defparam \mem[0][0] .power_up = "low";

dffeas \mem[0][1] (
	.clk(clk),
	.d(\mem~1_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(mem_1_0),
	.prn(vcc));
defparam \mem[0][1] .is_wysiwyg = "true";
defparam \mem[0][1] .power_up = "low";

dffeas \mem[0][2] (
	.clk(clk),
	.d(\mem~2_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(mem_2_0),
	.prn(vcc));
defparam \mem[0][2] .is_wysiwyg = "true";
defparam \mem[0][2] .power_up = "low";

dffeas \mem[0][3] (
	.clk(clk),
	.d(\mem~3_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(mem_3_0),
	.prn(vcc));
defparam \mem[0][3] .is_wysiwyg = "true";
defparam \mem[0][3] .power_up = "low";

dffeas \mem[0][4] (
	.clk(clk),
	.d(\mem~4_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(mem_4_0),
	.prn(vcc));
defparam \mem[0][4] .is_wysiwyg = "true";
defparam \mem[0][4] .power_up = "low";

dffeas \mem[0][5] (
	.clk(clk),
	.d(\mem~5_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(mem_5_0),
	.prn(vcc));
defparam \mem[0][5] .is_wysiwyg = "true";
defparam \mem[0][5] .power_up = "low";

dffeas \mem[0][6] (
	.clk(clk),
	.d(\mem~6_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(mem_6_0),
	.prn(vcc));
defparam \mem[0][6] .is_wysiwyg = "true";
defparam \mem[0][6] .power_up = "low";

dffeas \mem[0][7] (
	.clk(clk),
	.d(\mem~7_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(mem_7_0),
	.prn(vcc));
defparam \mem[0][7] .is_wysiwyg = "true";
defparam \mem[0][7] .power_up = "low";

dffeas \mem[0][8] (
	.clk(clk),
	.d(\mem~8_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(mem_8_0),
	.prn(vcc));
defparam \mem[0][8] .is_wysiwyg = "true";
defparam \mem[0][8] .power_up = "low";

dffeas \mem[0][9] (
	.clk(clk),
	.d(\mem~9_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(mem_9_0),
	.prn(vcc));
defparam \mem[0][9] .is_wysiwyg = "true";
defparam \mem[0][9] .power_up = "low";

dffeas \mem[0][10] (
	.clk(clk),
	.d(\mem~10_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(mem_10_0),
	.prn(vcc));
defparam \mem[0][10] .is_wysiwyg = "true";
defparam \mem[0][10] .power_up = "low";

dffeas \mem[0][11] (
	.clk(clk),
	.d(\mem~11_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(mem_11_0),
	.prn(vcc));
defparam \mem[0][11] .is_wysiwyg = "true";
defparam \mem[0][11] .power_up = "low";

dffeas \mem[0][12] (
	.clk(clk),
	.d(\mem~12_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(mem_12_0),
	.prn(vcc));
defparam \mem[0][12] .is_wysiwyg = "true";
defparam \mem[0][12] .power_up = "low";

dffeas \mem[0][13] (
	.clk(clk),
	.d(\mem~13_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(mem_13_0),
	.prn(vcc));
defparam \mem[0][13] .is_wysiwyg = "true";
defparam \mem[0][13] .power_up = "low";

dffeas \mem[0][14] (
	.clk(clk),
	.d(\mem~14_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(mem_14_0),
	.prn(vcc));
defparam \mem[0][14] .is_wysiwyg = "true";
defparam \mem[0][14] .power_up = "low";

dffeas \mem[0][15] (
	.clk(clk),
	.d(\mem~15_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(mem_15_0),
	.prn(vcc));
defparam \mem[0][15] .is_wysiwyg = "true";
defparam \mem[0][15] .power_up = "low";

dffeas \mem[0][16] (
	.clk(clk),
	.d(\mem~16_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(mem_16_0),
	.prn(vcc));
defparam \mem[0][16] .is_wysiwyg = "true";
defparam \mem[0][16] .power_up = "low";

dffeas \mem[0][17] (
	.clk(clk),
	.d(\mem~17_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(mem_17_0),
	.prn(vcc));
defparam \mem[0][17] .is_wysiwyg = "true";
defparam \mem[0][17] .power_up = "low";

dffeas \mem[0][18] (
	.clk(clk),
	.d(\mem~18_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(mem_18_0),
	.prn(vcc));
defparam \mem[0][18] .is_wysiwyg = "true";
defparam \mem[0][18] .power_up = "low";

dffeas \mem[0][19] (
	.clk(clk),
	.d(\mem~19_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(mem_19_0),
	.prn(vcc));
defparam \mem[0][19] .is_wysiwyg = "true";
defparam \mem[0][19] .power_up = "low";

dffeas \mem[0][20] (
	.clk(clk),
	.d(\mem~20_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(mem_20_0),
	.prn(vcc));
defparam \mem[0][20] .is_wysiwyg = "true";
defparam \mem[0][20] .power_up = "low";

dffeas \mem[0][21] (
	.clk(clk),
	.d(\mem~21_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(mem_21_0),
	.prn(vcc));
defparam \mem[0][21] .is_wysiwyg = "true";
defparam \mem[0][21] .power_up = "low";

dffeas \mem[0][22] (
	.clk(clk),
	.d(\mem~22_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(mem_22_0),
	.prn(vcc));
defparam \mem[0][22] .is_wysiwyg = "true";
defparam \mem[0][22] .power_up = "low";

dffeas \mem[0][23] (
	.clk(clk),
	.d(\mem~23_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(mem_23_0),
	.prn(vcc));
defparam \mem[0][23] .is_wysiwyg = "true";
defparam \mem[0][23] .power_up = "low";

dffeas \mem[0][24] (
	.clk(clk),
	.d(\mem~24_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(mem_24_0),
	.prn(vcc));
defparam \mem[0][24] .is_wysiwyg = "true";
defparam \mem[0][24] .power_up = "low";

dffeas \mem[0][25] (
	.clk(clk),
	.d(\mem~25_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(mem_25_0),
	.prn(vcc));
defparam \mem[0][25] .is_wysiwyg = "true";
defparam \mem[0][25] .power_up = "low";

dffeas \mem[0][26] (
	.clk(clk),
	.d(\mem~26_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(mem_26_0),
	.prn(vcc));
defparam \mem[0][26] .is_wysiwyg = "true";
defparam \mem[0][26] .power_up = "low";

dffeas \mem[0][27] (
	.clk(clk),
	.d(\mem~27_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(mem_27_0),
	.prn(vcc));
defparam \mem[0][27] .is_wysiwyg = "true";
defparam \mem[0][27] .power_up = "low";

dffeas \mem[0][28] (
	.clk(clk),
	.d(\mem~28_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(mem_28_0),
	.prn(vcc));
defparam \mem[0][28] .is_wysiwyg = "true";
defparam \mem[0][28] .power_up = "low";

dffeas \mem[0][29] (
	.clk(clk),
	.d(\mem~29_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(mem_29_0),
	.prn(vcc));
defparam \mem[0][29] .is_wysiwyg = "true";
defparam \mem[0][29] .power_up = "low";

dffeas \mem[0][30] (
	.clk(clk),
	.d(\mem~30_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(mem_30_0),
	.prn(vcc));
defparam \mem[0][30] .is_wysiwyg = "true";
defparam \mem[0][30] .power_up = "low";

dffeas \mem[0][31] (
	.clk(clk),
	.d(\mem~31_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(mem_31_0),
	.prn(vcc));
defparam \mem[0][31] .is_wysiwyg = "true";
defparam \mem[0][31] .power_up = "low";

dffeas \mem[0][32] (
	.clk(clk),
	.d(\mem~32_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(mem_32_0),
	.prn(vcc));
defparam \mem[0][32] .is_wysiwyg = "true";
defparam \mem[0][32] .power_up = "low";

dffeas \mem[0][33] (
	.clk(clk),
	.d(\mem~33_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(mem_33_0),
	.prn(vcc));
defparam \mem[0][33] .is_wysiwyg = "true";
defparam \mem[0][33] .power_up = "low";

dffeas \mem[0][34] (
	.clk(clk),
	.d(\mem~34_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(mem_34_0),
	.prn(vcc));
defparam \mem[0][34] .is_wysiwyg = "true";
defparam \mem[0][34] .power_up = "low";

dffeas \mem[0][35] (
	.clk(clk),
	.d(\mem~35_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(mem_35_0),
	.prn(vcc));
defparam \mem[0][35] .is_wysiwyg = "true";
defparam \mem[0][35] .power_up = "low";

dffeas \mem[0][36] (
	.clk(clk),
	.d(\mem~36_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(mem_36_0),
	.prn(vcc));
defparam \mem[0][36] .is_wysiwyg = "true";
defparam \mem[0][36] .power_up = "low";

dffeas \mem[0][37] (
	.clk(clk),
	.d(\mem~37_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(mem_37_0),
	.prn(vcc));
defparam \mem[0][37] .is_wysiwyg = "true";
defparam \mem[0][37] .power_up = "low";

dffeas \mem[0][38] (
	.clk(clk),
	.d(\mem~38_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(mem_38_0),
	.prn(vcc));
defparam \mem[0][38] .is_wysiwyg = "true";
defparam \mem[0][38] .power_up = "low";

dffeas \mem[0][39] (
	.clk(clk),
	.d(\mem~39_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(mem_39_0),
	.prn(vcc));
defparam \mem[0][39] .is_wysiwyg = "true";
defparam \mem[0][39] .power_up = "low";

dffeas \mem[0][40] (
	.clk(clk),
	.d(\mem~40_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(mem_40_0),
	.prn(vcc));
defparam \mem[0][40] .is_wysiwyg = "true";
defparam \mem[0][40] .power_up = "low";

dffeas \mem[0][41] (
	.clk(clk),
	.d(\mem~41_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(mem_41_0),
	.prn(vcc));
defparam \mem[0][41] .is_wysiwyg = "true";
defparam \mem[0][41] .power_up = "low";

dffeas \mem[0][42] (
	.clk(clk),
	.d(\mem~42_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(mem_42_0),
	.prn(vcc));
defparam \mem[0][42] .is_wysiwyg = "true";
defparam \mem[0][42] .power_up = "low";

dffeas \mem[0][43] (
	.clk(clk),
	.d(\mem~43_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(mem_43_0),
	.prn(vcc));
defparam \mem[0][43] .is_wysiwyg = "true";
defparam \mem[0][43] .power_up = "low";

dffeas \mem[0][44] (
	.clk(clk),
	.d(\mem~44_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(mem_44_0),
	.prn(vcc));
defparam \mem[0][44] .is_wysiwyg = "true";
defparam \mem[0][44] .power_up = "low";

dffeas \mem[0][45] (
	.clk(clk),
	.d(\mem~45_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(mem_45_0),
	.prn(vcc));
defparam \mem[0][45] .is_wysiwyg = "true";
defparam \mem[0][45] .power_up = "low";

dffeas \mem[0][46] (
	.clk(clk),
	.d(\mem~46_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(mem_46_0),
	.prn(vcc));
defparam \mem[0][46] .is_wysiwyg = "true";
defparam \mem[0][46] .power_up = "low";

dffeas \mem[0][47] (
	.clk(clk),
	.d(\mem~47_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(mem_47_0),
	.prn(vcc));
defparam \mem[0][47] .is_wysiwyg = "true";
defparam \mem[0][47] .power_up = "low";

dffeas \mem[0][48] (
	.clk(clk),
	.d(\mem~48_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(mem_48_0),
	.prn(vcc));
defparam \mem[0][48] .is_wysiwyg = "true";
defparam \mem[0][48] .power_up = "low";

dffeas \mem[0][49] (
	.clk(clk),
	.d(\mem~49_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(mem_49_0),
	.prn(vcc));
defparam \mem[0][49] .is_wysiwyg = "true";
defparam \mem[0][49] .power_up = "low";

dffeas \mem[0][50] (
	.clk(clk),
	.d(\mem~50_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(mem_50_0),
	.prn(vcc));
defparam \mem[0][50] .is_wysiwyg = "true";
defparam \mem[0][50] .power_up = "low";

dffeas \mem[0][51] (
	.clk(clk),
	.d(\mem~51_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(mem_51_0),
	.prn(vcc));
defparam \mem[0][51] .is_wysiwyg = "true";
defparam \mem[0][51] .power_up = "low";

dffeas \mem[0][52] (
	.clk(clk),
	.d(\mem~52_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(mem_52_0),
	.prn(vcc));
defparam \mem[0][52] .is_wysiwyg = "true";
defparam \mem[0][52] .power_up = "low";

dffeas \mem[0][53] (
	.clk(clk),
	.d(\mem~53_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(mem_53_0),
	.prn(vcc));
defparam \mem[0][53] .is_wysiwyg = "true";
defparam \mem[0][53] .power_up = "low";

dffeas \mem[0][54] (
	.clk(clk),
	.d(\mem~54_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(mem_54_0),
	.prn(vcc));
defparam \mem[0][54] .is_wysiwyg = "true";
defparam \mem[0][54] .power_up = "low";

dffeas \mem[0][55] (
	.clk(clk),
	.d(\mem~55_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(mem_55_0),
	.prn(vcc));
defparam \mem[0][55] .is_wysiwyg = "true";
defparam \mem[0][55] .power_up = "low";

dffeas \mem[0][56] (
	.clk(clk),
	.d(\mem~56_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(mem_56_0),
	.prn(vcc));
defparam \mem[0][56] .is_wysiwyg = "true";
defparam \mem[0][56] .power_up = "low";

dffeas \mem[0][57] (
	.clk(clk),
	.d(\mem~57_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(mem_57_0),
	.prn(vcc));
defparam \mem[0][57] .is_wysiwyg = "true";
defparam \mem[0][57] .power_up = "low";

dffeas \mem[0][58] (
	.clk(clk),
	.d(\mem~58_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(mem_58_0),
	.prn(vcc));
defparam \mem[0][58] .is_wysiwyg = "true";
defparam \mem[0][58] .power_up = "low";

dffeas \mem[0][59] (
	.clk(clk),
	.d(\mem~59_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(mem_59_0),
	.prn(vcc));
defparam \mem[0][59] .is_wysiwyg = "true";
defparam \mem[0][59] .power_up = "low";

dffeas \mem[0][60] (
	.clk(clk),
	.d(\mem~60_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(mem_60_0),
	.prn(vcc));
defparam \mem[0][60] .is_wysiwyg = "true";
defparam \mem[0][60] .power_up = "low";

dffeas \mem[0][61] (
	.clk(clk),
	.d(\mem~61_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(mem_61_0),
	.prn(vcc));
defparam \mem[0][61] .is_wysiwyg = "true";
defparam \mem[0][61] .power_up = "low";

dffeas \mem[0][62] (
	.clk(clk),
	.d(\mem~62_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(mem_62_0),
	.prn(vcc));
defparam \mem[0][62] .is_wysiwyg = "true";
defparam \mem[0][62] .power_up = "low";

dffeas \mem[0][63] (
	.clk(clk),
	.d(\mem~63_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(mem_63_0),
	.prn(vcc));
defparam \mem[0][63] .is_wysiwyg = "true";
defparam \mem[0][63] .power_up = "low";

cycloneive_lcell_comb \read~0 (
	.dataa(read_latency_shift_reg_0),
	.datab(mem_used_0),
	.datac(mem_158_0),
	.datad(mem_used_01),
	.cin(gnd),
	.combout(\read~0_combout ),
	.cout());
defparam \read~0 .lut_mask = 16'h0EEE;
defparam \read~0 .sum_lutc_input = "datac";

cycloneive_lcell_comb \read~1 (
	.dataa(\read~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(WideOr0),
	.cin(gnd),
	.combout(\read~1_combout ),
	.cout());
defparam \read~1 .lut_mask = 16'h00AA;
defparam \read~1 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem_used[1]~1 (
	.dataa(\mem_used[1]~q ),
	.datab(read_latency_shift_reg_0),
	.datac(mem_used_0),
	.datad(\read~1_combout ),
	.cin(gnd),
	.combout(\mem_used[1]~1_combout ),
	.cout());
defparam \mem_used[1]~1 .lut_mask = 16'h00EA;
defparam \mem_used[1]~1 .sum_lutc_input = "datac";

dffeas \mem_used[1] (
	.clk(clk),
	.d(\mem_used[1]~1_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\mem_used[1]~q ),
	.prn(vcc));
defparam \mem_used[1] .is_wysiwyg = "true";
defparam \mem_used[1] .power_up = "low";

cycloneive_lcell_comb \mem_used[0]~0 (
	.dataa(\mem_used[1]~q ),
	.datab(mem_used_0),
	.datac(read_latency_shift_reg_0),
	.datad(\read~1_combout ),
	.cin(gnd),
	.combout(\mem_used[0]~0_combout ),
	.cout());
defparam \mem_used[0]~0 .lut_mask = 16'hEADC;
defparam \mem_used[0]~0 .sum_lutc_input = "datac";

dffeas \mem[1][0] (
	.clk(clk),
	.d(\mem~0_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\mem[1][0]~q ),
	.prn(vcc));
defparam \mem[1][0] .is_wysiwyg = "true";
defparam \mem[1][0] .power_up = "low";

cycloneive_lcell_comb \mem~0 (
	.dataa(\mem[1][0]~q ),
	.datab(q_a_0),
	.datac(gnd),
	.datad(\mem_used[1]~q ),
	.cin(gnd),
	.combout(\mem~0_combout ),
	.cout());
defparam \mem~0 .lut_mask = 16'hAACC;
defparam \mem~0 .sum_lutc_input = "datac";

cycloneive_lcell_comb \always0~0 (
	.dataa(\read~0_combout ),
	.datab(gnd),
	.datac(WideOr0),
	.datad(mem_used_0),
	.cin(gnd),
	.combout(\always0~0_combout ),
	.cout());
defparam \always0~0 .lut_mask = 16'h0AFF;
defparam \always0~0 .sum_lutc_input = "datac";

dffeas \mem[1][1] (
	.clk(clk),
	.d(\mem~1_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\mem[1][1]~q ),
	.prn(vcc));
defparam \mem[1][1] .is_wysiwyg = "true";
defparam \mem[1][1] .power_up = "low";

cycloneive_lcell_comb \mem~1 (
	.dataa(\mem[1][1]~q ),
	.datab(q_a_1),
	.datac(gnd),
	.datad(\mem_used[1]~q ),
	.cin(gnd),
	.combout(\mem~1_combout ),
	.cout());
defparam \mem~1 .lut_mask = 16'hAACC;
defparam \mem~1 .sum_lutc_input = "datac";

dffeas \mem[1][2] (
	.clk(clk),
	.d(\mem~2_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\mem[1][2]~q ),
	.prn(vcc));
defparam \mem[1][2] .is_wysiwyg = "true";
defparam \mem[1][2] .power_up = "low";

cycloneive_lcell_comb \mem~2 (
	.dataa(\mem[1][2]~q ),
	.datab(q_a_2),
	.datac(gnd),
	.datad(\mem_used[1]~q ),
	.cin(gnd),
	.combout(\mem~2_combout ),
	.cout());
defparam \mem~2 .lut_mask = 16'hAACC;
defparam \mem~2 .sum_lutc_input = "datac";

dffeas \mem[1][3] (
	.clk(clk),
	.d(\mem~3_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\mem[1][3]~q ),
	.prn(vcc));
defparam \mem[1][3] .is_wysiwyg = "true";
defparam \mem[1][3] .power_up = "low";

cycloneive_lcell_comb \mem~3 (
	.dataa(\mem[1][3]~q ),
	.datab(q_a_3),
	.datac(gnd),
	.datad(\mem_used[1]~q ),
	.cin(gnd),
	.combout(\mem~3_combout ),
	.cout());
defparam \mem~3 .lut_mask = 16'hAACC;
defparam \mem~3 .sum_lutc_input = "datac";

dffeas \mem[1][4] (
	.clk(clk),
	.d(\mem~4_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\mem[1][4]~q ),
	.prn(vcc));
defparam \mem[1][4] .is_wysiwyg = "true";
defparam \mem[1][4] .power_up = "low";

cycloneive_lcell_comb \mem~4 (
	.dataa(\mem[1][4]~q ),
	.datab(q_a_4),
	.datac(gnd),
	.datad(\mem_used[1]~q ),
	.cin(gnd),
	.combout(\mem~4_combout ),
	.cout());
defparam \mem~4 .lut_mask = 16'hAACC;
defparam \mem~4 .sum_lutc_input = "datac";

dffeas \mem[1][5] (
	.clk(clk),
	.d(\mem~5_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\mem[1][5]~q ),
	.prn(vcc));
defparam \mem[1][5] .is_wysiwyg = "true";
defparam \mem[1][5] .power_up = "low";

cycloneive_lcell_comb \mem~5 (
	.dataa(\mem[1][5]~q ),
	.datab(q_a_5),
	.datac(gnd),
	.datad(\mem_used[1]~q ),
	.cin(gnd),
	.combout(\mem~5_combout ),
	.cout());
defparam \mem~5 .lut_mask = 16'hAACC;
defparam \mem~5 .sum_lutc_input = "datac";

dffeas \mem[1][6] (
	.clk(clk),
	.d(\mem~6_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\mem[1][6]~q ),
	.prn(vcc));
defparam \mem[1][6] .is_wysiwyg = "true";
defparam \mem[1][6] .power_up = "low";

cycloneive_lcell_comb \mem~6 (
	.dataa(\mem[1][6]~q ),
	.datab(q_a_6),
	.datac(gnd),
	.datad(\mem_used[1]~q ),
	.cin(gnd),
	.combout(\mem~6_combout ),
	.cout());
defparam \mem~6 .lut_mask = 16'hAACC;
defparam \mem~6 .sum_lutc_input = "datac";

dffeas \mem[1][7] (
	.clk(clk),
	.d(\mem~7_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\mem[1][7]~q ),
	.prn(vcc));
defparam \mem[1][7] .is_wysiwyg = "true";
defparam \mem[1][7] .power_up = "low";

cycloneive_lcell_comb \mem~7 (
	.dataa(\mem[1][7]~q ),
	.datab(q_a_7),
	.datac(gnd),
	.datad(\mem_used[1]~q ),
	.cin(gnd),
	.combout(\mem~7_combout ),
	.cout());
defparam \mem~7 .lut_mask = 16'hAACC;
defparam \mem~7 .sum_lutc_input = "datac";

dffeas \mem[1][8] (
	.clk(clk),
	.d(\mem~8_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\mem[1][8]~q ),
	.prn(vcc));
defparam \mem[1][8] .is_wysiwyg = "true";
defparam \mem[1][8] .power_up = "low";

cycloneive_lcell_comb \mem~8 (
	.dataa(\mem[1][8]~q ),
	.datab(q_a_8),
	.datac(gnd),
	.datad(\mem_used[1]~q ),
	.cin(gnd),
	.combout(\mem~8_combout ),
	.cout());
defparam \mem~8 .lut_mask = 16'hAACC;
defparam \mem~8 .sum_lutc_input = "datac";

dffeas \mem[1][9] (
	.clk(clk),
	.d(\mem~9_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\mem[1][9]~q ),
	.prn(vcc));
defparam \mem[1][9] .is_wysiwyg = "true";
defparam \mem[1][9] .power_up = "low";

cycloneive_lcell_comb \mem~9 (
	.dataa(\mem[1][9]~q ),
	.datab(q_a_9),
	.datac(gnd),
	.datad(\mem_used[1]~q ),
	.cin(gnd),
	.combout(\mem~9_combout ),
	.cout());
defparam \mem~9 .lut_mask = 16'hAACC;
defparam \mem~9 .sum_lutc_input = "datac";

dffeas \mem[1][10] (
	.clk(clk),
	.d(\mem~10_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\mem[1][10]~q ),
	.prn(vcc));
defparam \mem[1][10] .is_wysiwyg = "true";
defparam \mem[1][10] .power_up = "low";

cycloneive_lcell_comb \mem~10 (
	.dataa(\mem[1][10]~q ),
	.datab(q_a_10),
	.datac(gnd),
	.datad(\mem_used[1]~q ),
	.cin(gnd),
	.combout(\mem~10_combout ),
	.cout());
defparam \mem~10 .lut_mask = 16'hAACC;
defparam \mem~10 .sum_lutc_input = "datac";

dffeas \mem[1][11] (
	.clk(clk),
	.d(\mem~11_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\mem[1][11]~q ),
	.prn(vcc));
defparam \mem[1][11] .is_wysiwyg = "true";
defparam \mem[1][11] .power_up = "low";

cycloneive_lcell_comb \mem~11 (
	.dataa(\mem[1][11]~q ),
	.datab(q_a_11),
	.datac(gnd),
	.datad(\mem_used[1]~q ),
	.cin(gnd),
	.combout(\mem~11_combout ),
	.cout());
defparam \mem~11 .lut_mask = 16'hAACC;
defparam \mem~11 .sum_lutc_input = "datac";

dffeas \mem[1][12] (
	.clk(clk),
	.d(\mem~12_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\mem[1][12]~q ),
	.prn(vcc));
defparam \mem[1][12] .is_wysiwyg = "true";
defparam \mem[1][12] .power_up = "low";

cycloneive_lcell_comb \mem~12 (
	.dataa(\mem[1][12]~q ),
	.datab(q_a_12),
	.datac(gnd),
	.datad(\mem_used[1]~q ),
	.cin(gnd),
	.combout(\mem~12_combout ),
	.cout());
defparam \mem~12 .lut_mask = 16'hAACC;
defparam \mem~12 .sum_lutc_input = "datac";

dffeas \mem[1][13] (
	.clk(clk),
	.d(\mem~13_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\mem[1][13]~q ),
	.prn(vcc));
defparam \mem[1][13] .is_wysiwyg = "true";
defparam \mem[1][13] .power_up = "low";

cycloneive_lcell_comb \mem~13 (
	.dataa(\mem[1][13]~q ),
	.datab(q_a_13),
	.datac(gnd),
	.datad(\mem_used[1]~q ),
	.cin(gnd),
	.combout(\mem~13_combout ),
	.cout());
defparam \mem~13 .lut_mask = 16'hAACC;
defparam \mem~13 .sum_lutc_input = "datac";

dffeas \mem[1][14] (
	.clk(clk),
	.d(\mem~14_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\mem[1][14]~q ),
	.prn(vcc));
defparam \mem[1][14] .is_wysiwyg = "true";
defparam \mem[1][14] .power_up = "low";

cycloneive_lcell_comb \mem~14 (
	.dataa(\mem[1][14]~q ),
	.datab(q_a_14),
	.datac(gnd),
	.datad(\mem_used[1]~q ),
	.cin(gnd),
	.combout(\mem~14_combout ),
	.cout());
defparam \mem~14 .lut_mask = 16'hAACC;
defparam \mem~14 .sum_lutc_input = "datac";

dffeas \mem[1][15] (
	.clk(clk),
	.d(\mem~15_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\mem[1][15]~q ),
	.prn(vcc));
defparam \mem[1][15] .is_wysiwyg = "true";
defparam \mem[1][15] .power_up = "low";

cycloneive_lcell_comb \mem~15 (
	.dataa(\mem[1][15]~q ),
	.datab(q_a_15),
	.datac(gnd),
	.datad(\mem_used[1]~q ),
	.cin(gnd),
	.combout(\mem~15_combout ),
	.cout());
defparam \mem~15 .lut_mask = 16'hAACC;
defparam \mem~15 .sum_lutc_input = "datac";

dffeas \mem[1][16] (
	.clk(clk),
	.d(\mem~16_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\mem[1][16]~q ),
	.prn(vcc));
defparam \mem[1][16] .is_wysiwyg = "true";
defparam \mem[1][16] .power_up = "low";

cycloneive_lcell_comb \mem~16 (
	.dataa(\mem[1][16]~q ),
	.datab(q_a_16),
	.datac(gnd),
	.datad(\mem_used[1]~q ),
	.cin(gnd),
	.combout(\mem~16_combout ),
	.cout());
defparam \mem~16 .lut_mask = 16'hAACC;
defparam \mem~16 .sum_lutc_input = "datac";

dffeas \mem[1][17] (
	.clk(clk),
	.d(\mem~17_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\mem[1][17]~q ),
	.prn(vcc));
defparam \mem[1][17] .is_wysiwyg = "true";
defparam \mem[1][17] .power_up = "low";

cycloneive_lcell_comb \mem~17 (
	.dataa(\mem[1][17]~q ),
	.datab(q_a_17),
	.datac(gnd),
	.datad(\mem_used[1]~q ),
	.cin(gnd),
	.combout(\mem~17_combout ),
	.cout());
defparam \mem~17 .lut_mask = 16'hAACC;
defparam \mem~17 .sum_lutc_input = "datac";

dffeas \mem[1][18] (
	.clk(clk),
	.d(\mem~18_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\mem[1][18]~q ),
	.prn(vcc));
defparam \mem[1][18] .is_wysiwyg = "true";
defparam \mem[1][18] .power_up = "low";

cycloneive_lcell_comb \mem~18 (
	.dataa(\mem[1][18]~q ),
	.datab(q_a_18),
	.datac(gnd),
	.datad(\mem_used[1]~q ),
	.cin(gnd),
	.combout(\mem~18_combout ),
	.cout());
defparam \mem~18 .lut_mask = 16'hAACC;
defparam \mem~18 .sum_lutc_input = "datac";

dffeas \mem[1][19] (
	.clk(clk),
	.d(\mem~19_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\mem[1][19]~q ),
	.prn(vcc));
defparam \mem[1][19] .is_wysiwyg = "true";
defparam \mem[1][19] .power_up = "low";

cycloneive_lcell_comb \mem~19 (
	.dataa(\mem[1][19]~q ),
	.datab(q_a_19),
	.datac(gnd),
	.datad(\mem_used[1]~q ),
	.cin(gnd),
	.combout(\mem~19_combout ),
	.cout());
defparam \mem~19 .lut_mask = 16'hAACC;
defparam \mem~19 .sum_lutc_input = "datac";

dffeas \mem[1][20] (
	.clk(clk),
	.d(\mem~20_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\mem[1][20]~q ),
	.prn(vcc));
defparam \mem[1][20] .is_wysiwyg = "true";
defparam \mem[1][20] .power_up = "low";

cycloneive_lcell_comb \mem~20 (
	.dataa(\mem[1][20]~q ),
	.datab(q_a_20),
	.datac(gnd),
	.datad(\mem_used[1]~q ),
	.cin(gnd),
	.combout(\mem~20_combout ),
	.cout());
defparam \mem~20 .lut_mask = 16'hAACC;
defparam \mem~20 .sum_lutc_input = "datac";

dffeas \mem[1][21] (
	.clk(clk),
	.d(\mem~21_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\mem[1][21]~q ),
	.prn(vcc));
defparam \mem[1][21] .is_wysiwyg = "true";
defparam \mem[1][21] .power_up = "low";

cycloneive_lcell_comb \mem~21 (
	.dataa(\mem[1][21]~q ),
	.datab(q_a_21),
	.datac(gnd),
	.datad(\mem_used[1]~q ),
	.cin(gnd),
	.combout(\mem~21_combout ),
	.cout());
defparam \mem~21 .lut_mask = 16'hAACC;
defparam \mem~21 .sum_lutc_input = "datac";

dffeas \mem[1][22] (
	.clk(clk),
	.d(\mem~22_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\mem[1][22]~q ),
	.prn(vcc));
defparam \mem[1][22] .is_wysiwyg = "true";
defparam \mem[1][22] .power_up = "low";

cycloneive_lcell_comb \mem~22 (
	.dataa(\mem[1][22]~q ),
	.datab(q_a_22),
	.datac(gnd),
	.datad(\mem_used[1]~q ),
	.cin(gnd),
	.combout(\mem~22_combout ),
	.cout());
defparam \mem~22 .lut_mask = 16'hAACC;
defparam \mem~22 .sum_lutc_input = "datac";

dffeas \mem[1][23] (
	.clk(clk),
	.d(\mem~23_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\mem[1][23]~q ),
	.prn(vcc));
defparam \mem[1][23] .is_wysiwyg = "true";
defparam \mem[1][23] .power_up = "low";

cycloneive_lcell_comb \mem~23 (
	.dataa(\mem[1][23]~q ),
	.datab(q_a_23),
	.datac(gnd),
	.datad(\mem_used[1]~q ),
	.cin(gnd),
	.combout(\mem~23_combout ),
	.cout());
defparam \mem~23 .lut_mask = 16'hAACC;
defparam \mem~23 .sum_lutc_input = "datac";

dffeas \mem[1][24] (
	.clk(clk),
	.d(\mem~24_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\mem[1][24]~q ),
	.prn(vcc));
defparam \mem[1][24] .is_wysiwyg = "true";
defparam \mem[1][24] .power_up = "low";

cycloneive_lcell_comb \mem~24 (
	.dataa(\mem[1][24]~q ),
	.datab(q_a_24),
	.datac(gnd),
	.datad(\mem_used[1]~q ),
	.cin(gnd),
	.combout(\mem~24_combout ),
	.cout());
defparam \mem~24 .lut_mask = 16'hAACC;
defparam \mem~24 .sum_lutc_input = "datac";

dffeas \mem[1][25] (
	.clk(clk),
	.d(\mem~25_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\mem[1][25]~q ),
	.prn(vcc));
defparam \mem[1][25] .is_wysiwyg = "true";
defparam \mem[1][25] .power_up = "low";

cycloneive_lcell_comb \mem~25 (
	.dataa(\mem[1][25]~q ),
	.datab(q_a_25),
	.datac(gnd),
	.datad(\mem_used[1]~q ),
	.cin(gnd),
	.combout(\mem~25_combout ),
	.cout());
defparam \mem~25 .lut_mask = 16'hAACC;
defparam \mem~25 .sum_lutc_input = "datac";

dffeas \mem[1][26] (
	.clk(clk),
	.d(\mem~26_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\mem[1][26]~q ),
	.prn(vcc));
defparam \mem[1][26] .is_wysiwyg = "true";
defparam \mem[1][26] .power_up = "low";

cycloneive_lcell_comb \mem~26 (
	.dataa(\mem[1][26]~q ),
	.datab(q_a_26),
	.datac(gnd),
	.datad(\mem_used[1]~q ),
	.cin(gnd),
	.combout(\mem~26_combout ),
	.cout());
defparam \mem~26 .lut_mask = 16'hAACC;
defparam \mem~26 .sum_lutc_input = "datac";

dffeas \mem[1][27] (
	.clk(clk),
	.d(\mem~27_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\mem[1][27]~q ),
	.prn(vcc));
defparam \mem[1][27] .is_wysiwyg = "true";
defparam \mem[1][27] .power_up = "low";

cycloneive_lcell_comb \mem~27 (
	.dataa(\mem[1][27]~q ),
	.datab(q_a_27),
	.datac(gnd),
	.datad(\mem_used[1]~q ),
	.cin(gnd),
	.combout(\mem~27_combout ),
	.cout());
defparam \mem~27 .lut_mask = 16'hAACC;
defparam \mem~27 .sum_lutc_input = "datac";

dffeas \mem[1][28] (
	.clk(clk),
	.d(\mem~28_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\mem[1][28]~q ),
	.prn(vcc));
defparam \mem[1][28] .is_wysiwyg = "true";
defparam \mem[1][28] .power_up = "low";

cycloneive_lcell_comb \mem~28 (
	.dataa(\mem[1][28]~q ),
	.datab(q_a_28),
	.datac(gnd),
	.datad(\mem_used[1]~q ),
	.cin(gnd),
	.combout(\mem~28_combout ),
	.cout());
defparam \mem~28 .lut_mask = 16'hAACC;
defparam \mem~28 .sum_lutc_input = "datac";

dffeas \mem[1][29] (
	.clk(clk),
	.d(\mem~29_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\mem[1][29]~q ),
	.prn(vcc));
defparam \mem[1][29] .is_wysiwyg = "true";
defparam \mem[1][29] .power_up = "low";

cycloneive_lcell_comb \mem~29 (
	.dataa(\mem[1][29]~q ),
	.datab(q_a_29),
	.datac(gnd),
	.datad(\mem_used[1]~q ),
	.cin(gnd),
	.combout(\mem~29_combout ),
	.cout());
defparam \mem~29 .lut_mask = 16'hAACC;
defparam \mem~29 .sum_lutc_input = "datac";

dffeas \mem[1][30] (
	.clk(clk),
	.d(\mem~30_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\mem[1][30]~q ),
	.prn(vcc));
defparam \mem[1][30] .is_wysiwyg = "true";
defparam \mem[1][30] .power_up = "low";

cycloneive_lcell_comb \mem~30 (
	.dataa(\mem[1][30]~q ),
	.datab(q_a_30),
	.datac(gnd),
	.datad(\mem_used[1]~q ),
	.cin(gnd),
	.combout(\mem~30_combout ),
	.cout());
defparam \mem~30 .lut_mask = 16'hAACC;
defparam \mem~30 .sum_lutc_input = "datac";

dffeas \mem[1][31] (
	.clk(clk),
	.d(\mem~31_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\mem[1][31]~q ),
	.prn(vcc));
defparam \mem[1][31] .is_wysiwyg = "true";
defparam \mem[1][31] .power_up = "low";

cycloneive_lcell_comb \mem~31 (
	.dataa(\mem[1][31]~q ),
	.datab(q_a_31),
	.datac(gnd),
	.datad(\mem_used[1]~q ),
	.cin(gnd),
	.combout(\mem~31_combout ),
	.cout());
defparam \mem~31 .lut_mask = 16'hAACC;
defparam \mem~31 .sum_lutc_input = "datac";

dffeas \mem[1][32] (
	.clk(clk),
	.d(\mem~32_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\mem[1][32]~q ),
	.prn(vcc));
defparam \mem[1][32] .is_wysiwyg = "true";
defparam \mem[1][32] .power_up = "low";

cycloneive_lcell_comb \mem~32 (
	.dataa(\mem[1][32]~q ),
	.datab(q_a_32),
	.datac(gnd),
	.datad(\mem_used[1]~q ),
	.cin(gnd),
	.combout(\mem~32_combout ),
	.cout());
defparam \mem~32 .lut_mask = 16'hAACC;
defparam \mem~32 .sum_lutc_input = "datac";

dffeas \mem[1][33] (
	.clk(clk),
	.d(\mem~33_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\mem[1][33]~q ),
	.prn(vcc));
defparam \mem[1][33] .is_wysiwyg = "true";
defparam \mem[1][33] .power_up = "low";

cycloneive_lcell_comb \mem~33 (
	.dataa(\mem[1][33]~q ),
	.datab(q_a_33),
	.datac(gnd),
	.datad(\mem_used[1]~q ),
	.cin(gnd),
	.combout(\mem~33_combout ),
	.cout());
defparam \mem~33 .lut_mask = 16'hAACC;
defparam \mem~33 .sum_lutc_input = "datac";

dffeas \mem[1][34] (
	.clk(clk),
	.d(\mem~34_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\mem[1][34]~q ),
	.prn(vcc));
defparam \mem[1][34] .is_wysiwyg = "true";
defparam \mem[1][34] .power_up = "low";

cycloneive_lcell_comb \mem~34 (
	.dataa(\mem[1][34]~q ),
	.datab(q_a_34),
	.datac(gnd),
	.datad(\mem_used[1]~q ),
	.cin(gnd),
	.combout(\mem~34_combout ),
	.cout());
defparam \mem~34 .lut_mask = 16'hAACC;
defparam \mem~34 .sum_lutc_input = "datac";

dffeas \mem[1][35] (
	.clk(clk),
	.d(\mem~35_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\mem[1][35]~q ),
	.prn(vcc));
defparam \mem[1][35] .is_wysiwyg = "true";
defparam \mem[1][35] .power_up = "low";

cycloneive_lcell_comb \mem~35 (
	.dataa(\mem[1][35]~q ),
	.datab(q_a_35),
	.datac(gnd),
	.datad(\mem_used[1]~q ),
	.cin(gnd),
	.combout(\mem~35_combout ),
	.cout());
defparam \mem~35 .lut_mask = 16'hAACC;
defparam \mem~35 .sum_lutc_input = "datac";

dffeas \mem[1][36] (
	.clk(clk),
	.d(\mem~36_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\mem[1][36]~q ),
	.prn(vcc));
defparam \mem[1][36] .is_wysiwyg = "true";
defparam \mem[1][36] .power_up = "low";

cycloneive_lcell_comb \mem~36 (
	.dataa(\mem[1][36]~q ),
	.datab(q_a_36),
	.datac(gnd),
	.datad(\mem_used[1]~q ),
	.cin(gnd),
	.combout(\mem~36_combout ),
	.cout());
defparam \mem~36 .lut_mask = 16'hAACC;
defparam \mem~36 .sum_lutc_input = "datac";

dffeas \mem[1][37] (
	.clk(clk),
	.d(\mem~37_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\mem[1][37]~q ),
	.prn(vcc));
defparam \mem[1][37] .is_wysiwyg = "true";
defparam \mem[1][37] .power_up = "low";

cycloneive_lcell_comb \mem~37 (
	.dataa(\mem[1][37]~q ),
	.datab(q_a_37),
	.datac(gnd),
	.datad(\mem_used[1]~q ),
	.cin(gnd),
	.combout(\mem~37_combout ),
	.cout());
defparam \mem~37 .lut_mask = 16'hAACC;
defparam \mem~37 .sum_lutc_input = "datac";

dffeas \mem[1][38] (
	.clk(clk),
	.d(\mem~38_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\mem[1][38]~q ),
	.prn(vcc));
defparam \mem[1][38] .is_wysiwyg = "true";
defparam \mem[1][38] .power_up = "low";

cycloneive_lcell_comb \mem~38 (
	.dataa(\mem[1][38]~q ),
	.datab(q_a_38),
	.datac(gnd),
	.datad(\mem_used[1]~q ),
	.cin(gnd),
	.combout(\mem~38_combout ),
	.cout());
defparam \mem~38 .lut_mask = 16'hAACC;
defparam \mem~38 .sum_lutc_input = "datac";

dffeas \mem[1][39] (
	.clk(clk),
	.d(\mem~39_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\mem[1][39]~q ),
	.prn(vcc));
defparam \mem[1][39] .is_wysiwyg = "true";
defparam \mem[1][39] .power_up = "low";

cycloneive_lcell_comb \mem~39 (
	.dataa(\mem[1][39]~q ),
	.datab(q_a_39),
	.datac(gnd),
	.datad(\mem_used[1]~q ),
	.cin(gnd),
	.combout(\mem~39_combout ),
	.cout());
defparam \mem~39 .lut_mask = 16'hAACC;
defparam \mem~39 .sum_lutc_input = "datac";

dffeas \mem[1][40] (
	.clk(clk),
	.d(\mem~40_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\mem[1][40]~q ),
	.prn(vcc));
defparam \mem[1][40] .is_wysiwyg = "true";
defparam \mem[1][40] .power_up = "low";

cycloneive_lcell_comb \mem~40 (
	.dataa(\mem[1][40]~q ),
	.datab(q_a_40),
	.datac(gnd),
	.datad(\mem_used[1]~q ),
	.cin(gnd),
	.combout(\mem~40_combout ),
	.cout());
defparam \mem~40 .lut_mask = 16'hAACC;
defparam \mem~40 .sum_lutc_input = "datac";

dffeas \mem[1][41] (
	.clk(clk),
	.d(\mem~41_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\mem[1][41]~q ),
	.prn(vcc));
defparam \mem[1][41] .is_wysiwyg = "true";
defparam \mem[1][41] .power_up = "low";

cycloneive_lcell_comb \mem~41 (
	.dataa(\mem[1][41]~q ),
	.datab(q_a_41),
	.datac(gnd),
	.datad(\mem_used[1]~q ),
	.cin(gnd),
	.combout(\mem~41_combout ),
	.cout());
defparam \mem~41 .lut_mask = 16'hAACC;
defparam \mem~41 .sum_lutc_input = "datac";

dffeas \mem[1][42] (
	.clk(clk),
	.d(\mem~42_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\mem[1][42]~q ),
	.prn(vcc));
defparam \mem[1][42] .is_wysiwyg = "true";
defparam \mem[1][42] .power_up = "low";

cycloneive_lcell_comb \mem~42 (
	.dataa(\mem[1][42]~q ),
	.datab(q_a_42),
	.datac(gnd),
	.datad(\mem_used[1]~q ),
	.cin(gnd),
	.combout(\mem~42_combout ),
	.cout());
defparam \mem~42 .lut_mask = 16'hAACC;
defparam \mem~42 .sum_lutc_input = "datac";

dffeas \mem[1][43] (
	.clk(clk),
	.d(\mem~43_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\mem[1][43]~q ),
	.prn(vcc));
defparam \mem[1][43] .is_wysiwyg = "true";
defparam \mem[1][43] .power_up = "low";

cycloneive_lcell_comb \mem~43 (
	.dataa(\mem[1][43]~q ),
	.datab(q_a_43),
	.datac(gnd),
	.datad(\mem_used[1]~q ),
	.cin(gnd),
	.combout(\mem~43_combout ),
	.cout());
defparam \mem~43 .lut_mask = 16'hAACC;
defparam \mem~43 .sum_lutc_input = "datac";

dffeas \mem[1][44] (
	.clk(clk),
	.d(\mem~44_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\mem[1][44]~q ),
	.prn(vcc));
defparam \mem[1][44] .is_wysiwyg = "true";
defparam \mem[1][44] .power_up = "low";

cycloneive_lcell_comb \mem~44 (
	.dataa(\mem[1][44]~q ),
	.datab(q_a_44),
	.datac(gnd),
	.datad(\mem_used[1]~q ),
	.cin(gnd),
	.combout(\mem~44_combout ),
	.cout());
defparam \mem~44 .lut_mask = 16'hAACC;
defparam \mem~44 .sum_lutc_input = "datac";

dffeas \mem[1][45] (
	.clk(clk),
	.d(\mem~45_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\mem[1][45]~q ),
	.prn(vcc));
defparam \mem[1][45] .is_wysiwyg = "true";
defparam \mem[1][45] .power_up = "low";

cycloneive_lcell_comb \mem~45 (
	.dataa(\mem[1][45]~q ),
	.datab(q_a_45),
	.datac(gnd),
	.datad(\mem_used[1]~q ),
	.cin(gnd),
	.combout(\mem~45_combout ),
	.cout());
defparam \mem~45 .lut_mask = 16'hAACC;
defparam \mem~45 .sum_lutc_input = "datac";

dffeas \mem[1][46] (
	.clk(clk),
	.d(\mem~46_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\mem[1][46]~q ),
	.prn(vcc));
defparam \mem[1][46] .is_wysiwyg = "true";
defparam \mem[1][46] .power_up = "low";

cycloneive_lcell_comb \mem~46 (
	.dataa(\mem[1][46]~q ),
	.datab(q_a_46),
	.datac(gnd),
	.datad(\mem_used[1]~q ),
	.cin(gnd),
	.combout(\mem~46_combout ),
	.cout());
defparam \mem~46 .lut_mask = 16'hAACC;
defparam \mem~46 .sum_lutc_input = "datac";

dffeas \mem[1][47] (
	.clk(clk),
	.d(\mem~47_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\mem[1][47]~q ),
	.prn(vcc));
defparam \mem[1][47] .is_wysiwyg = "true";
defparam \mem[1][47] .power_up = "low";

cycloneive_lcell_comb \mem~47 (
	.dataa(\mem[1][47]~q ),
	.datab(q_a_47),
	.datac(gnd),
	.datad(\mem_used[1]~q ),
	.cin(gnd),
	.combout(\mem~47_combout ),
	.cout());
defparam \mem~47 .lut_mask = 16'hAACC;
defparam \mem~47 .sum_lutc_input = "datac";

dffeas \mem[1][48] (
	.clk(clk),
	.d(\mem~48_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\mem[1][48]~q ),
	.prn(vcc));
defparam \mem[1][48] .is_wysiwyg = "true";
defparam \mem[1][48] .power_up = "low";

cycloneive_lcell_comb \mem~48 (
	.dataa(\mem[1][48]~q ),
	.datab(q_a_48),
	.datac(gnd),
	.datad(\mem_used[1]~q ),
	.cin(gnd),
	.combout(\mem~48_combout ),
	.cout());
defparam \mem~48 .lut_mask = 16'hAACC;
defparam \mem~48 .sum_lutc_input = "datac";

dffeas \mem[1][49] (
	.clk(clk),
	.d(\mem~49_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\mem[1][49]~q ),
	.prn(vcc));
defparam \mem[1][49] .is_wysiwyg = "true";
defparam \mem[1][49] .power_up = "low";

cycloneive_lcell_comb \mem~49 (
	.dataa(\mem[1][49]~q ),
	.datab(q_a_49),
	.datac(gnd),
	.datad(\mem_used[1]~q ),
	.cin(gnd),
	.combout(\mem~49_combout ),
	.cout());
defparam \mem~49 .lut_mask = 16'hAACC;
defparam \mem~49 .sum_lutc_input = "datac";

dffeas \mem[1][50] (
	.clk(clk),
	.d(\mem~50_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\mem[1][50]~q ),
	.prn(vcc));
defparam \mem[1][50] .is_wysiwyg = "true";
defparam \mem[1][50] .power_up = "low";

cycloneive_lcell_comb \mem~50 (
	.dataa(\mem[1][50]~q ),
	.datab(q_a_50),
	.datac(gnd),
	.datad(\mem_used[1]~q ),
	.cin(gnd),
	.combout(\mem~50_combout ),
	.cout());
defparam \mem~50 .lut_mask = 16'hAACC;
defparam \mem~50 .sum_lutc_input = "datac";

dffeas \mem[1][51] (
	.clk(clk),
	.d(\mem~51_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\mem[1][51]~q ),
	.prn(vcc));
defparam \mem[1][51] .is_wysiwyg = "true";
defparam \mem[1][51] .power_up = "low";

cycloneive_lcell_comb \mem~51 (
	.dataa(\mem[1][51]~q ),
	.datab(q_a_51),
	.datac(gnd),
	.datad(\mem_used[1]~q ),
	.cin(gnd),
	.combout(\mem~51_combout ),
	.cout());
defparam \mem~51 .lut_mask = 16'hAACC;
defparam \mem~51 .sum_lutc_input = "datac";

dffeas \mem[1][52] (
	.clk(clk),
	.d(\mem~52_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\mem[1][52]~q ),
	.prn(vcc));
defparam \mem[1][52] .is_wysiwyg = "true";
defparam \mem[1][52] .power_up = "low";

cycloneive_lcell_comb \mem~52 (
	.dataa(\mem[1][52]~q ),
	.datab(q_a_52),
	.datac(gnd),
	.datad(\mem_used[1]~q ),
	.cin(gnd),
	.combout(\mem~52_combout ),
	.cout());
defparam \mem~52 .lut_mask = 16'hAACC;
defparam \mem~52 .sum_lutc_input = "datac";

dffeas \mem[1][53] (
	.clk(clk),
	.d(\mem~53_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\mem[1][53]~q ),
	.prn(vcc));
defparam \mem[1][53] .is_wysiwyg = "true";
defparam \mem[1][53] .power_up = "low";

cycloneive_lcell_comb \mem~53 (
	.dataa(\mem[1][53]~q ),
	.datab(q_a_53),
	.datac(gnd),
	.datad(\mem_used[1]~q ),
	.cin(gnd),
	.combout(\mem~53_combout ),
	.cout());
defparam \mem~53 .lut_mask = 16'hAACC;
defparam \mem~53 .sum_lutc_input = "datac";

dffeas \mem[1][54] (
	.clk(clk),
	.d(\mem~54_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\mem[1][54]~q ),
	.prn(vcc));
defparam \mem[1][54] .is_wysiwyg = "true";
defparam \mem[1][54] .power_up = "low";

cycloneive_lcell_comb \mem~54 (
	.dataa(\mem[1][54]~q ),
	.datab(q_a_54),
	.datac(gnd),
	.datad(\mem_used[1]~q ),
	.cin(gnd),
	.combout(\mem~54_combout ),
	.cout());
defparam \mem~54 .lut_mask = 16'hAACC;
defparam \mem~54 .sum_lutc_input = "datac";

dffeas \mem[1][55] (
	.clk(clk),
	.d(\mem~55_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\mem[1][55]~q ),
	.prn(vcc));
defparam \mem[1][55] .is_wysiwyg = "true";
defparam \mem[1][55] .power_up = "low";

cycloneive_lcell_comb \mem~55 (
	.dataa(\mem[1][55]~q ),
	.datab(q_a_55),
	.datac(gnd),
	.datad(\mem_used[1]~q ),
	.cin(gnd),
	.combout(\mem~55_combout ),
	.cout());
defparam \mem~55 .lut_mask = 16'hAACC;
defparam \mem~55 .sum_lutc_input = "datac";

dffeas \mem[1][56] (
	.clk(clk),
	.d(\mem~56_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\mem[1][56]~q ),
	.prn(vcc));
defparam \mem[1][56] .is_wysiwyg = "true";
defparam \mem[1][56] .power_up = "low";

cycloneive_lcell_comb \mem~56 (
	.dataa(\mem[1][56]~q ),
	.datab(q_a_56),
	.datac(gnd),
	.datad(\mem_used[1]~q ),
	.cin(gnd),
	.combout(\mem~56_combout ),
	.cout());
defparam \mem~56 .lut_mask = 16'hAACC;
defparam \mem~56 .sum_lutc_input = "datac";

dffeas \mem[1][57] (
	.clk(clk),
	.d(\mem~57_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\mem[1][57]~q ),
	.prn(vcc));
defparam \mem[1][57] .is_wysiwyg = "true";
defparam \mem[1][57] .power_up = "low";

cycloneive_lcell_comb \mem~57 (
	.dataa(\mem[1][57]~q ),
	.datab(q_a_57),
	.datac(gnd),
	.datad(\mem_used[1]~q ),
	.cin(gnd),
	.combout(\mem~57_combout ),
	.cout());
defparam \mem~57 .lut_mask = 16'hAACC;
defparam \mem~57 .sum_lutc_input = "datac";

dffeas \mem[1][58] (
	.clk(clk),
	.d(\mem~58_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\mem[1][58]~q ),
	.prn(vcc));
defparam \mem[1][58] .is_wysiwyg = "true";
defparam \mem[1][58] .power_up = "low";

cycloneive_lcell_comb \mem~58 (
	.dataa(\mem[1][58]~q ),
	.datab(q_a_58),
	.datac(gnd),
	.datad(\mem_used[1]~q ),
	.cin(gnd),
	.combout(\mem~58_combout ),
	.cout());
defparam \mem~58 .lut_mask = 16'hAACC;
defparam \mem~58 .sum_lutc_input = "datac";

dffeas \mem[1][59] (
	.clk(clk),
	.d(\mem~59_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\mem[1][59]~q ),
	.prn(vcc));
defparam \mem[1][59] .is_wysiwyg = "true";
defparam \mem[1][59] .power_up = "low";

cycloneive_lcell_comb \mem~59 (
	.dataa(\mem[1][59]~q ),
	.datab(q_a_59),
	.datac(gnd),
	.datad(\mem_used[1]~q ),
	.cin(gnd),
	.combout(\mem~59_combout ),
	.cout());
defparam \mem~59 .lut_mask = 16'hAACC;
defparam \mem~59 .sum_lutc_input = "datac";

dffeas \mem[1][60] (
	.clk(clk),
	.d(\mem~60_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\mem[1][60]~q ),
	.prn(vcc));
defparam \mem[1][60] .is_wysiwyg = "true";
defparam \mem[1][60] .power_up = "low";

cycloneive_lcell_comb \mem~60 (
	.dataa(\mem[1][60]~q ),
	.datab(q_a_60),
	.datac(gnd),
	.datad(\mem_used[1]~q ),
	.cin(gnd),
	.combout(\mem~60_combout ),
	.cout());
defparam \mem~60 .lut_mask = 16'hAACC;
defparam \mem~60 .sum_lutc_input = "datac";

dffeas \mem[1][61] (
	.clk(clk),
	.d(\mem~61_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\mem[1][61]~q ),
	.prn(vcc));
defparam \mem[1][61] .is_wysiwyg = "true";
defparam \mem[1][61] .power_up = "low";

cycloneive_lcell_comb \mem~61 (
	.dataa(\mem[1][61]~q ),
	.datab(q_a_61),
	.datac(gnd),
	.datad(\mem_used[1]~q ),
	.cin(gnd),
	.combout(\mem~61_combout ),
	.cout());
defparam \mem~61 .lut_mask = 16'hAACC;
defparam \mem~61 .sum_lutc_input = "datac";

dffeas \mem[1][62] (
	.clk(clk),
	.d(\mem~62_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\mem[1][62]~q ),
	.prn(vcc));
defparam \mem[1][62] .is_wysiwyg = "true";
defparam \mem[1][62] .power_up = "low";

cycloneive_lcell_comb \mem~62 (
	.dataa(\mem[1][62]~q ),
	.datab(q_a_62),
	.datac(gnd),
	.datad(\mem_used[1]~q ),
	.cin(gnd),
	.combout(\mem~62_combout ),
	.cout());
defparam \mem~62 .lut_mask = 16'hAACC;
defparam \mem~62 .sum_lutc_input = "datac";

dffeas \mem[1][63] (
	.clk(clk),
	.d(\mem~63_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\mem[1][63]~q ),
	.prn(vcc));
defparam \mem[1][63] .is_wysiwyg = "true";
defparam \mem[1][63] .power_up = "low";

cycloneive_lcell_comb \mem~63 (
	.dataa(\mem[1][63]~q ),
	.datab(q_a_63),
	.datac(gnd),
	.datad(\mem_used[1]~q ),
	.cin(gnd),
	.combout(\mem~63_combout ),
	.cout());
defparam \mem~63 .lut_mask = 16'hAACC;
defparam \mem~63 .sum_lutc_input = "datac";

endmodule

module cycloneiv_altera_avalon_sc_fifo_1 (
	waitrequest_reset_override,
	WideOr0,
	mem_used_1,
	out_valid_reg,
	stateST_UNCOMP_WR_SUBBURST,
	reset,
	mem_144_0,
	mem_158_0,
	mem_used_0,
	rp_valid,
	mem_106_0,
	mem_104_0,
	mem_145_0,
	mem_159_0,
	comb,
	mem_121_0,
	mem_120_0,
	mem_119_0,
	mem_118_0,
	mem_117_0,
	mem_116_0,
	mem_115_0,
	mem_113_0,
	mem_114_0,
	last_packet_beat,
	nxt_out_eop,
	write,
	in_data_reg_107,
	in_data_reg_106,
	WideOr01,
	read,
	out_byte_cnt_reg_3,
	out_uncomp_byte_cnt_reg_3,
	out_uncomp_byte_cnt_reg_4,
	out_uncomp_byte_cnt_reg_5,
	out_uncomp_byte_cnt_reg_6,
	out_uncomp_byte_cnt_reg_11,
	out_uncomp_byte_cnt_reg_10,
	out_uncomp_byte_cnt_reg_9,
	out_uncomp_byte_cnt_reg_8,
	out_uncomp_byte_cnt_reg_7,
	in_data_reg_144,
	in_data_reg_145,
	clk)/* synthesis synthesis_greybox=0 */;
input 	waitrequest_reset_override;
input 	WideOr0;
output 	mem_used_1;
input 	out_valid_reg;
input 	stateST_UNCOMP_WR_SUBBURST;
input 	reset;
output 	mem_144_0;
output 	mem_158_0;
output 	mem_used_0;
input 	rp_valid;
output 	mem_106_0;
output 	mem_104_0;
output 	mem_145_0;
output 	mem_159_0;
input 	comb;
output 	mem_121_0;
output 	mem_120_0;
output 	mem_119_0;
output 	mem_118_0;
output 	mem_117_0;
output 	mem_116_0;
output 	mem_115_0;
output 	mem_113_0;
output 	mem_114_0;
input 	last_packet_beat;
input 	nxt_out_eop;
output 	write;
input 	in_data_reg_107;
input 	in_data_reg_106;
input 	WideOr01;
output 	read;
input 	out_byte_cnt_reg_3;
input 	out_uncomp_byte_cnt_reg_3;
input 	out_uncomp_byte_cnt_reg_4;
input 	out_uncomp_byte_cnt_reg_5;
input 	out_uncomp_byte_cnt_reg_6;
input 	out_uncomp_byte_cnt_reg_11;
input 	out_uncomp_byte_cnt_reg_10;
input 	out_uncomp_byte_cnt_reg_9;
input 	out_uncomp_byte_cnt_reg_8;
input 	out_uncomp_byte_cnt_reg_7;
input 	in_data_reg_144;
input 	in_data_reg_145;
input 	clk;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
// unknown value (1'bx) is not needed for this tool. Default to 1'b0
assign unknown = 1'b0;

wire \write~1_combout ;
wire \read~3_combout ;
wire \mem_used[1]~0_combout ;
wire \mem[1][144]~q ;
wire \mem~0_combout ;
wire \always0~0_combout ;
wire \mem[1][158]~q ;
wire \mem~1_combout ;
wire \mem~2_combout ;
wire \mem_used[0]~1_combout ;
wire \mem_used[0]~2_combout ;
wire \mem[1][106]~q ;
wire \mem~3_combout ;
wire \mem[1][104]~q ;
wire \mem~4_combout ;
wire \mem[1][145]~q ;
wire \mem~5_combout ;
wire \mem[1][159]~q ;
wire \mem~6_combout ;
wire \mem[1][121]~q ;
wire \mem~7_combout ;
wire \mem[1][120]~q ;
wire \mem~8_combout ;
wire \mem[1][119]~q ;
wire \mem~9_combout ;
wire \mem[1][118]~q ;
wire \mem~10_combout ;
wire \mem[1][117]~q ;
wire \mem~11_combout ;
wire \mem[1][116]~q ;
wire \mem~12_combout ;
wire \mem[1][115]~q ;
wire \mem~13_combout ;
wire \mem~14_combout ;
wire \mem[1][113]~q ;
wire \mem~15_combout ;
wire \mem[1][114]~q ;
wire \mem~16_combout ;


dffeas \mem_used[1] (
	.clk(clk),
	.d(\mem_used[1]~0_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(mem_used_1),
	.prn(vcc));
defparam \mem_used[1] .is_wysiwyg = "true";
defparam \mem_used[1] .power_up = "low";

dffeas \mem[0][144] (
	.clk(clk),
	.d(\mem~0_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(mem_144_0),
	.prn(vcc));
defparam \mem[0][144] .is_wysiwyg = "true";
defparam \mem[0][144] .power_up = "low";

dffeas \mem[0][158] (
	.clk(clk),
	.d(\mem~2_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(mem_158_0),
	.prn(vcc));
defparam \mem[0][158] .is_wysiwyg = "true";
defparam \mem[0][158] .power_up = "low";

dffeas \mem_used[0] (
	.clk(clk),
	.d(\mem_used[0]~2_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(mem_used_0),
	.prn(vcc));
defparam \mem_used[0] .is_wysiwyg = "true";
defparam \mem_used[0] .power_up = "low";

dffeas \mem[0][106] (
	.clk(clk),
	.d(\mem~3_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(mem_106_0),
	.prn(vcc));
defparam \mem[0][106] .is_wysiwyg = "true";
defparam \mem[0][106] .power_up = "low";

dffeas \mem[0][104] (
	.clk(clk),
	.d(\mem~4_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(mem_104_0),
	.prn(vcc));
defparam \mem[0][104] .is_wysiwyg = "true";
defparam \mem[0][104] .power_up = "low";

dffeas \mem[0][145] (
	.clk(clk),
	.d(\mem~5_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(mem_145_0),
	.prn(vcc));
defparam \mem[0][145] .is_wysiwyg = "true";
defparam \mem[0][145] .power_up = "low";

dffeas \mem[0][159] (
	.clk(clk),
	.d(\mem~6_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(mem_159_0),
	.prn(vcc));
defparam \mem[0][159] .is_wysiwyg = "true";
defparam \mem[0][159] .power_up = "low";

dffeas \mem[0][121] (
	.clk(clk),
	.d(\mem~7_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(mem_121_0),
	.prn(vcc));
defparam \mem[0][121] .is_wysiwyg = "true";
defparam \mem[0][121] .power_up = "low";

dffeas \mem[0][120] (
	.clk(clk),
	.d(\mem~8_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(mem_120_0),
	.prn(vcc));
defparam \mem[0][120] .is_wysiwyg = "true";
defparam \mem[0][120] .power_up = "low";

dffeas \mem[0][119] (
	.clk(clk),
	.d(\mem~9_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(mem_119_0),
	.prn(vcc));
defparam \mem[0][119] .is_wysiwyg = "true";
defparam \mem[0][119] .power_up = "low";

dffeas \mem[0][118] (
	.clk(clk),
	.d(\mem~10_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(mem_118_0),
	.prn(vcc));
defparam \mem[0][118] .is_wysiwyg = "true";
defparam \mem[0][118] .power_up = "low";

dffeas \mem[0][117] (
	.clk(clk),
	.d(\mem~11_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(mem_117_0),
	.prn(vcc));
defparam \mem[0][117] .is_wysiwyg = "true";
defparam \mem[0][117] .power_up = "low";

dffeas \mem[0][116] (
	.clk(clk),
	.d(\mem~12_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(mem_116_0),
	.prn(vcc));
defparam \mem[0][116] .is_wysiwyg = "true";
defparam \mem[0][116] .power_up = "low";

dffeas \mem[0][115] (
	.clk(clk),
	.d(\mem~13_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(mem_115_0),
	.prn(vcc));
defparam \mem[0][115] .is_wysiwyg = "true";
defparam \mem[0][115] .power_up = "low";

dffeas \mem[0][113] (
	.clk(clk),
	.d(\mem~15_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(mem_113_0),
	.prn(vcc));
defparam \mem[0][113] .is_wysiwyg = "true";
defparam \mem[0][113] .power_up = "low";

dffeas \mem[0][114] (
	.clk(clk),
	.d(\mem~16_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(mem_114_0),
	.prn(vcc));
defparam \mem[0][114] .is_wysiwyg = "true";
defparam \mem[0][114] .power_up = "low";

cycloneive_lcell_comb \write~0 (
	.dataa(out_valid_reg),
	.datab(waitrequest_reset_override),
	.datac(WideOr0),
	.datad(mem_used_1),
	.cin(gnd),
	.combout(write),
	.cout());
defparam \write~0 .lut_mask = 16'h008A;
defparam \write~0 .sum_lutc_input = "datac";

cycloneive_lcell_comb \read~2 (
	.dataa(comb),
	.datab(gnd),
	.datac(gnd),
	.datad(WideOr01),
	.cin(gnd),
	.combout(read),
	.cout());
defparam \read~2 .lut_mask = 16'h00AA;
defparam \read~2 .sum_lutc_input = "datac";

cycloneive_lcell_comb \write~1 (
	.dataa(write),
	.datab(in_data_reg_107),
	.datac(nxt_out_eop),
	.datad(in_data_reg_106),
	.cin(gnd),
	.combout(\write~1_combout ),
	.cout());
defparam \write~1 .lut_mask = 16'hA888;
defparam \write~1 .sum_lutc_input = "datac";

cycloneive_lcell_comb \read~3 (
	.dataa(comb),
	.datab(WideOr01),
	.datac(last_packet_beat),
	.datad(gnd),
	.cin(gnd),
	.combout(\read~3_combout ),
	.cout());
defparam \read~3 .lut_mask = 16'h2020;
defparam \read~3 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem_used[1]~0 (
	.dataa(mem_used_1),
	.datab(\write~1_combout ),
	.datac(mem_used_0),
	.datad(\read~3_combout ),
	.cin(gnd),
	.combout(\mem_used[1]~0_combout ),
	.cout());
defparam \mem_used[1]~0 .lut_mask = 16'h88E2;
defparam \mem_used[1]~0 .sum_lutc_input = "datac";

dffeas \mem[1][144] (
	.clk(clk),
	.d(\mem~0_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\mem[1][144]~q ),
	.prn(vcc));
defparam \mem[1][144] .is_wysiwyg = "true";
defparam \mem[1][144] .power_up = "low";

cycloneive_lcell_comb \mem~0 (
	.dataa(\mem[1][144]~q ),
	.datab(in_data_reg_144),
	.datac(gnd),
	.datad(mem_used_1),
	.cin(gnd),
	.combout(\mem~0_combout ),
	.cout());
defparam \mem~0 .lut_mask = 16'hAACC;
defparam \mem~0 .sum_lutc_input = "datac";

cycloneive_lcell_comb \always0~0 (
	.dataa(rp_valid),
	.datab(last_packet_beat),
	.datac(read),
	.datad(mem_used_0),
	.cin(gnd),
	.combout(\always0~0_combout ),
	.cout());
defparam \always0~0 .lut_mask = 16'h80FF;
defparam \always0~0 .sum_lutc_input = "datac";

dffeas \mem[1][158] (
	.clk(clk),
	.d(\mem~2_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\mem[1][158]~q ),
	.prn(vcc));
defparam \mem[1][158] .is_wysiwyg = "true";
defparam \mem[1][158] .power_up = "low";

cycloneive_lcell_comb \mem~1 (
	.dataa(nxt_out_eop),
	.datab(in_data_reg_106),
	.datac(in_data_reg_107),
	.datad(WideOr0),
	.cin(gnd),
	.combout(\mem~1_combout ),
	.cout());
defparam \mem~1 .lut_mask = 16'h88F8;
defparam \mem~1 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~2 (
	.dataa(\mem[1][158]~q ),
	.datab(out_valid_reg),
	.datac(\mem~1_combout ),
	.datad(mem_used_1),
	.cin(gnd),
	.combout(\mem~2_combout ),
	.cout());
defparam \mem~2 .lut_mask = 16'hAAC0;
defparam \mem~2 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem_used[0]~1 (
	.dataa(mem_used_1),
	.datab(rp_valid),
	.datac(last_packet_beat),
	.datad(read),
	.cin(gnd),
	.combout(\mem_used[0]~1_combout ),
	.cout());
defparam \mem_used[0]~1 .lut_mask = 16'hBFFF;
defparam \mem_used[0]~1 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem_used[0]~2 (
	.dataa(\write~1_combout ),
	.datab(mem_used_0),
	.datac(\mem_used[0]~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem_used[0]~2_combout ),
	.cout());
defparam \mem_used[0]~2 .lut_mask = 16'hEAEA;
defparam \mem_used[0]~2 .sum_lutc_input = "datac";

dffeas \mem[1][106] (
	.clk(clk),
	.d(\mem~3_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\mem[1][106]~q ),
	.prn(vcc));
defparam \mem[1][106] .is_wysiwyg = "true";
defparam \mem[1][106] .power_up = "low";

cycloneive_lcell_comb \mem~3 (
	.dataa(\mem[1][106]~q ),
	.datab(in_data_reg_106),
	.datac(gnd),
	.datad(mem_used_1),
	.cin(gnd),
	.combout(\mem~3_combout ),
	.cout());
defparam \mem~3 .lut_mask = 16'hAACC;
defparam \mem~3 .sum_lutc_input = "datac";

dffeas \mem[1][104] (
	.clk(clk),
	.d(\mem~4_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\mem[1][104]~q ),
	.prn(vcc));
defparam \mem[1][104] .is_wysiwyg = "true";
defparam \mem[1][104] .power_up = "low";

cycloneive_lcell_comb \mem~4 (
	.dataa(\mem[1][104]~q ),
	.datab(in_data_reg_107),
	.datac(gnd),
	.datad(mem_used_1),
	.cin(gnd),
	.combout(\mem~4_combout ),
	.cout());
defparam \mem~4 .lut_mask = 16'hAACC;
defparam \mem~4 .sum_lutc_input = "datac";

dffeas \mem[1][145] (
	.clk(clk),
	.d(\mem~5_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\mem[1][145]~q ),
	.prn(vcc));
defparam \mem[1][145] .is_wysiwyg = "true";
defparam \mem[1][145] .power_up = "low";

cycloneive_lcell_comb \mem~5 (
	.dataa(\mem[1][145]~q ),
	.datab(in_data_reg_145),
	.datac(gnd),
	.datad(mem_used_1),
	.cin(gnd),
	.combout(\mem~5_combout ),
	.cout());
defparam \mem~5 .lut_mask = 16'hAACC;
defparam \mem~5 .sum_lutc_input = "datac";

dffeas \mem[1][159] (
	.clk(clk),
	.d(\mem~6_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\mem[1][159]~q ),
	.prn(vcc));
defparam \mem[1][159] .is_wysiwyg = "true";
defparam \mem[1][159] .power_up = "low";

cycloneive_lcell_comb \mem~6 (
	.dataa(\mem[1][159]~q ),
	.datab(nxt_out_eop),
	.datac(gnd),
	.datad(mem_used_1),
	.cin(gnd),
	.combout(\mem~6_combout ),
	.cout());
defparam \mem~6 .lut_mask = 16'hAACC;
defparam \mem~6 .sum_lutc_input = "datac";

dffeas \mem[1][121] (
	.clk(clk),
	.d(\mem~7_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\mem[1][121]~q ),
	.prn(vcc));
defparam \mem[1][121] .is_wysiwyg = "true";
defparam \mem[1][121] .power_up = "low";

cycloneive_lcell_comb \mem~7 (
	.dataa(\mem[1][121]~q ),
	.datab(stateST_UNCOMP_WR_SUBBURST),
	.datac(out_uncomp_byte_cnt_reg_11),
	.datad(mem_used_1),
	.cin(gnd),
	.combout(\mem~7_combout ),
	.cout());
defparam \mem~7 .lut_mask = 16'hAAC0;
defparam \mem~7 .sum_lutc_input = "datac";

dffeas \mem[1][120] (
	.clk(clk),
	.d(\mem~8_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\mem[1][120]~q ),
	.prn(vcc));
defparam \mem[1][120] .is_wysiwyg = "true";
defparam \mem[1][120] .power_up = "low";

cycloneive_lcell_comb \mem~8 (
	.dataa(\mem[1][120]~q ),
	.datab(stateST_UNCOMP_WR_SUBBURST),
	.datac(out_uncomp_byte_cnt_reg_10),
	.datad(mem_used_1),
	.cin(gnd),
	.combout(\mem~8_combout ),
	.cout());
defparam \mem~8 .lut_mask = 16'hAAC0;
defparam \mem~8 .sum_lutc_input = "datac";

dffeas \mem[1][119] (
	.clk(clk),
	.d(\mem~9_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\mem[1][119]~q ),
	.prn(vcc));
defparam \mem[1][119] .is_wysiwyg = "true";
defparam \mem[1][119] .power_up = "low";

cycloneive_lcell_comb \mem~9 (
	.dataa(\mem[1][119]~q ),
	.datab(stateST_UNCOMP_WR_SUBBURST),
	.datac(out_uncomp_byte_cnt_reg_9),
	.datad(mem_used_1),
	.cin(gnd),
	.combout(\mem~9_combout ),
	.cout());
defparam \mem~9 .lut_mask = 16'hAAC0;
defparam \mem~9 .sum_lutc_input = "datac";

dffeas \mem[1][118] (
	.clk(clk),
	.d(\mem~10_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\mem[1][118]~q ),
	.prn(vcc));
defparam \mem[1][118] .is_wysiwyg = "true";
defparam \mem[1][118] .power_up = "low";

cycloneive_lcell_comb \mem~10 (
	.dataa(\mem[1][118]~q ),
	.datab(stateST_UNCOMP_WR_SUBBURST),
	.datac(out_uncomp_byte_cnt_reg_8),
	.datad(mem_used_1),
	.cin(gnd),
	.combout(\mem~10_combout ),
	.cout());
defparam \mem~10 .lut_mask = 16'hAAC0;
defparam \mem~10 .sum_lutc_input = "datac";

dffeas \mem[1][117] (
	.clk(clk),
	.d(\mem~11_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\mem[1][117]~q ),
	.prn(vcc));
defparam \mem[1][117] .is_wysiwyg = "true";
defparam \mem[1][117] .power_up = "low";

cycloneive_lcell_comb \mem~11 (
	.dataa(\mem[1][117]~q ),
	.datab(stateST_UNCOMP_WR_SUBBURST),
	.datac(out_uncomp_byte_cnt_reg_7),
	.datad(mem_used_1),
	.cin(gnd),
	.combout(\mem~11_combout ),
	.cout());
defparam \mem~11 .lut_mask = 16'hAAC0;
defparam \mem~11 .sum_lutc_input = "datac";

dffeas \mem[1][116] (
	.clk(clk),
	.d(\mem~12_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\mem[1][116]~q ),
	.prn(vcc));
defparam \mem[1][116] .is_wysiwyg = "true";
defparam \mem[1][116] .power_up = "low";

cycloneive_lcell_comb \mem~12 (
	.dataa(\mem[1][116]~q ),
	.datab(stateST_UNCOMP_WR_SUBBURST),
	.datac(out_uncomp_byte_cnt_reg_6),
	.datad(mem_used_1),
	.cin(gnd),
	.combout(\mem~12_combout ),
	.cout());
defparam \mem~12 .lut_mask = 16'hAAC0;
defparam \mem~12 .sum_lutc_input = "datac";

dffeas \mem[1][115] (
	.clk(clk),
	.d(\mem~13_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\mem[1][115]~q ),
	.prn(vcc));
defparam \mem[1][115] .is_wysiwyg = "true";
defparam \mem[1][115] .power_up = "low";

cycloneive_lcell_comb \mem~13 (
	.dataa(\mem[1][115]~q ),
	.datab(stateST_UNCOMP_WR_SUBBURST),
	.datac(out_uncomp_byte_cnt_reg_5),
	.datad(mem_used_1),
	.cin(gnd),
	.combout(\mem~13_combout ),
	.cout());
defparam \mem~13 .lut_mask = 16'hAAC0;
defparam \mem~13 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~14 (
	.dataa(out_uncomp_byte_cnt_reg_3),
	.datab(out_byte_cnt_reg_3),
	.datac(stateST_UNCOMP_WR_SUBBURST),
	.datad(mem_used_1),
	.cin(gnd),
	.combout(\mem~14_combout ),
	.cout());
defparam \mem~14 .lut_mask = 16'h00AC;
defparam \mem~14 .sum_lutc_input = "datac";

dffeas \mem[1][113] (
	.clk(clk),
	.d(\mem~15_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\mem[1][113]~q ),
	.prn(vcc));
defparam \mem[1][113] .is_wysiwyg = "true";
defparam \mem[1][113] .power_up = "low";

cycloneive_lcell_comb \mem~15 (
	.dataa(\mem~14_combout ),
	.datab(mem_used_1),
	.datac(\mem[1][113]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem~15_combout ),
	.cout());
defparam \mem~15 .lut_mask = 16'hEAEA;
defparam \mem~15 .sum_lutc_input = "datac";

dffeas \mem[1][114] (
	.clk(clk),
	.d(\mem~16_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\mem[1][114]~q ),
	.prn(vcc));
defparam \mem[1][114] .is_wysiwyg = "true";
defparam \mem[1][114] .power_up = "low";

cycloneive_lcell_comb \mem~16 (
	.dataa(\mem[1][114]~q ),
	.datab(stateST_UNCOMP_WR_SUBBURST),
	.datac(out_uncomp_byte_cnt_reg_4),
	.datad(mem_used_1),
	.cin(gnd),
	.combout(\mem~16_combout ),
	.cout());
defparam \mem~16 .lut_mask = 16'hAAC0;
defparam \mem~16 .sum_lutc_input = "datac";

endmodule

module cycloneiv_altera_avalon_sc_fifo_2 (
	q_b_0,
	q_b_1,
	q_b_2,
	q_b_3,
	q_b_4,
	q_b_5,
	q_b_6,
	q_b_7,
	q_b_8,
	q_b_9,
	q_b_10,
	q_b_11,
	q_b_12,
	q_b_13,
	q_b_14,
	q_b_15,
	q_b_16,
	q_b_17,
	q_b_18,
	q_b_19,
	q_b_20,
	q_b_21,
	q_b_22,
	q_b_23,
	q_b_24,
	q_b_25,
	q_b_26,
	q_b_27,
	q_b_28,
	q_b_29,
	q_b_30,
	q_b_31,
	q_b_32,
	q_b_33,
	q_b_34,
	q_b_35,
	q_b_36,
	q_b_37,
	q_b_38,
	q_b_39,
	q_b_40,
	q_b_41,
	q_b_42,
	q_b_43,
	q_b_44,
	q_b_45,
	q_b_46,
	q_b_47,
	q_b_48,
	q_b_49,
	q_b_50,
	q_b_51,
	q_b_52,
	q_b_53,
	q_b_54,
	q_b_55,
	q_b_56,
	q_b_57,
	q_b_58,
	q_b_59,
	q_b_60,
	q_b_61,
	q_b_62,
	q_b_63,
	reset,
	read_latency_shift_reg_0,
	mem_used_0,
	mem_158_0,
	mem_used_01,
	mem_0_0,
	mem_1_0,
	mem_2_0,
	mem_3_0,
	mem_4_0,
	mem_5_0,
	mem_6_0,
	mem_7_0,
	mem_8_0,
	mem_9_0,
	mem_10_0,
	mem_11_0,
	mem_12_0,
	mem_13_0,
	mem_14_0,
	mem_15_0,
	mem_16_0,
	mem_17_0,
	mem_18_0,
	mem_19_0,
	mem_20_0,
	mem_21_0,
	mem_22_0,
	mem_23_0,
	mem_24_0,
	mem_25_0,
	mem_26_0,
	mem_27_0,
	mem_28_0,
	mem_29_0,
	mem_30_0,
	mem_31_0,
	mem_32_0,
	mem_33_0,
	mem_34_0,
	mem_35_0,
	mem_36_0,
	mem_37_0,
	mem_38_0,
	mem_39_0,
	mem_40_0,
	mem_41_0,
	mem_42_0,
	mem_43_0,
	mem_44_0,
	mem_45_0,
	mem_46_0,
	mem_47_0,
	mem_48_0,
	mem_49_0,
	mem_50_0,
	mem_51_0,
	mem_52_0,
	mem_53_0,
	mem_54_0,
	mem_55_0,
	mem_56_0,
	mem_57_0,
	mem_58_0,
	mem_59_0,
	mem_60_0,
	mem_61_0,
	mem_62_0,
	mem_63_0,
	WideOr0,
	clk)/* synthesis synthesis_greybox=0 */;
input 	q_b_0;
input 	q_b_1;
input 	q_b_2;
input 	q_b_3;
input 	q_b_4;
input 	q_b_5;
input 	q_b_6;
input 	q_b_7;
input 	q_b_8;
input 	q_b_9;
input 	q_b_10;
input 	q_b_11;
input 	q_b_12;
input 	q_b_13;
input 	q_b_14;
input 	q_b_15;
input 	q_b_16;
input 	q_b_17;
input 	q_b_18;
input 	q_b_19;
input 	q_b_20;
input 	q_b_21;
input 	q_b_22;
input 	q_b_23;
input 	q_b_24;
input 	q_b_25;
input 	q_b_26;
input 	q_b_27;
input 	q_b_28;
input 	q_b_29;
input 	q_b_30;
input 	q_b_31;
input 	q_b_32;
input 	q_b_33;
input 	q_b_34;
input 	q_b_35;
input 	q_b_36;
input 	q_b_37;
input 	q_b_38;
input 	q_b_39;
input 	q_b_40;
input 	q_b_41;
input 	q_b_42;
input 	q_b_43;
input 	q_b_44;
input 	q_b_45;
input 	q_b_46;
input 	q_b_47;
input 	q_b_48;
input 	q_b_49;
input 	q_b_50;
input 	q_b_51;
input 	q_b_52;
input 	q_b_53;
input 	q_b_54;
input 	q_b_55;
input 	q_b_56;
input 	q_b_57;
input 	q_b_58;
input 	q_b_59;
input 	q_b_60;
input 	q_b_61;
input 	q_b_62;
input 	q_b_63;
input 	reset;
input 	read_latency_shift_reg_0;
output 	mem_used_0;
input 	mem_158_0;
input 	mem_used_01;
output 	mem_0_0;
output 	mem_1_0;
output 	mem_2_0;
output 	mem_3_0;
output 	mem_4_0;
output 	mem_5_0;
output 	mem_6_0;
output 	mem_7_0;
output 	mem_8_0;
output 	mem_9_0;
output 	mem_10_0;
output 	mem_11_0;
output 	mem_12_0;
output 	mem_13_0;
output 	mem_14_0;
output 	mem_15_0;
output 	mem_16_0;
output 	mem_17_0;
output 	mem_18_0;
output 	mem_19_0;
output 	mem_20_0;
output 	mem_21_0;
output 	mem_22_0;
output 	mem_23_0;
output 	mem_24_0;
output 	mem_25_0;
output 	mem_26_0;
output 	mem_27_0;
output 	mem_28_0;
output 	mem_29_0;
output 	mem_30_0;
output 	mem_31_0;
output 	mem_32_0;
output 	mem_33_0;
output 	mem_34_0;
output 	mem_35_0;
output 	mem_36_0;
output 	mem_37_0;
output 	mem_38_0;
output 	mem_39_0;
output 	mem_40_0;
output 	mem_41_0;
output 	mem_42_0;
output 	mem_43_0;
output 	mem_44_0;
output 	mem_45_0;
output 	mem_46_0;
output 	mem_47_0;
output 	mem_48_0;
output 	mem_49_0;
output 	mem_50_0;
output 	mem_51_0;
output 	mem_52_0;
output 	mem_53_0;
output 	mem_54_0;
output 	mem_55_0;
output 	mem_56_0;
output 	mem_57_0;
output 	mem_58_0;
output 	mem_59_0;
output 	mem_60_0;
output 	mem_61_0;
output 	mem_62_0;
output 	mem_63_0;
input 	WideOr0;
input 	clk;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
// unknown value (1'bx) is not needed for this tool. Default to 1'b0
assign unknown = 1'b0;

wire \read~0_combout ;
wire \read~1_combout ;
wire \mem_used[1]~1_combout ;
wire \mem_used[1]~q ;
wire \mem_used[0]~0_combout ;
wire \mem[1][0]~q ;
wire \mem~0_combout ;
wire \always0~0_combout ;
wire \mem[1][1]~q ;
wire \mem~1_combout ;
wire \mem[1][2]~q ;
wire \mem~2_combout ;
wire \mem[1][3]~q ;
wire \mem~3_combout ;
wire \mem[1][4]~q ;
wire \mem~4_combout ;
wire \mem[1][5]~q ;
wire \mem~5_combout ;
wire \mem[1][6]~q ;
wire \mem~6_combout ;
wire \mem[1][7]~q ;
wire \mem~7_combout ;
wire \mem[1][8]~q ;
wire \mem~8_combout ;
wire \mem[1][9]~q ;
wire \mem~9_combout ;
wire \mem[1][10]~q ;
wire \mem~10_combout ;
wire \mem[1][11]~q ;
wire \mem~11_combout ;
wire \mem[1][12]~q ;
wire \mem~12_combout ;
wire \mem[1][13]~q ;
wire \mem~13_combout ;
wire \mem[1][14]~q ;
wire \mem~14_combout ;
wire \mem[1][15]~q ;
wire \mem~15_combout ;
wire \mem[1][16]~q ;
wire \mem~16_combout ;
wire \mem[1][17]~q ;
wire \mem~17_combout ;
wire \mem[1][18]~q ;
wire \mem~18_combout ;
wire \mem[1][19]~q ;
wire \mem~19_combout ;
wire \mem[1][20]~q ;
wire \mem~20_combout ;
wire \mem[1][21]~q ;
wire \mem~21_combout ;
wire \mem[1][22]~q ;
wire \mem~22_combout ;
wire \mem[1][23]~q ;
wire \mem~23_combout ;
wire \mem[1][24]~q ;
wire \mem~24_combout ;
wire \mem[1][25]~q ;
wire \mem~25_combout ;
wire \mem[1][26]~q ;
wire \mem~26_combout ;
wire \mem[1][27]~q ;
wire \mem~27_combout ;
wire \mem[1][28]~q ;
wire \mem~28_combout ;
wire \mem[1][29]~q ;
wire \mem~29_combout ;
wire \mem[1][30]~q ;
wire \mem~30_combout ;
wire \mem[1][31]~q ;
wire \mem~31_combout ;
wire \mem[1][32]~q ;
wire \mem~32_combout ;
wire \mem[1][33]~q ;
wire \mem~33_combout ;
wire \mem[1][34]~q ;
wire \mem~34_combout ;
wire \mem[1][35]~q ;
wire \mem~35_combout ;
wire \mem[1][36]~q ;
wire \mem~36_combout ;
wire \mem[1][37]~q ;
wire \mem~37_combout ;
wire \mem[1][38]~q ;
wire \mem~38_combout ;
wire \mem[1][39]~q ;
wire \mem~39_combout ;
wire \mem[1][40]~q ;
wire \mem~40_combout ;
wire \mem[1][41]~q ;
wire \mem~41_combout ;
wire \mem[1][42]~q ;
wire \mem~42_combout ;
wire \mem[1][43]~q ;
wire \mem~43_combout ;
wire \mem[1][44]~q ;
wire \mem~44_combout ;
wire \mem[1][45]~q ;
wire \mem~45_combout ;
wire \mem[1][46]~q ;
wire \mem~46_combout ;
wire \mem[1][47]~q ;
wire \mem~47_combout ;
wire \mem[1][48]~q ;
wire \mem~48_combout ;
wire \mem[1][49]~q ;
wire \mem~49_combout ;
wire \mem[1][50]~q ;
wire \mem~50_combout ;
wire \mem[1][51]~q ;
wire \mem~51_combout ;
wire \mem[1][52]~q ;
wire \mem~52_combout ;
wire \mem[1][53]~q ;
wire \mem~53_combout ;
wire \mem[1][54]~q ;
wire \mem~54_combout ;
wire \mem[1][55]~q ;
wire \mem~55_combout ;
wire \mem[1][56]~q ;
wire \mem~56_combout ;
wire \mem[1][57]~q ;
wire \mem~57_combout ;
wire \mem[1][58]~q ;
wire \mem~58_combout ;
wire \mem[1][59]~q ;
wire \mem~59_combout ;
wire \mem[1][60]~q ;
wire \mem~60_combout ;
wire \mem[1][61]~q ;
wire \mem~61_combout ;
wire \mem[1][62]~q ;
wire \mem~62_combout ;
wire \mem[1][63]~q ;
wire \mem~63_combout ;


dffeas \mem_used[0] (
	.clk(clk),
	.d(\mem_used[0]~0_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(mem_used_0),
	.prn(vcc));
defparam \mem_used[0] .is_wysiwyg = "true";
defparam \mem_used[0] .power_up = "low";

dffeas \mem[0][0] (
	.clk(clk),
	.d(\mem~0_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(mem_0_0),
	.prn(vcc));
defparam \mem[0][0] .is_wysiwyg = "true";
defparam \mem[0][0] .power_up = "low";

dffeas \mem[0][1] (
	.clk(clk),
	.d(\mem~1_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(mem_1_0),
	.prn(vcc));
defparam \mem[0][1] .is_wysiwyg = "true";
defparam \mem[0][1] .power_up = "low";

dffeas \mem[0][2] (
	.clk(clk),
	.d(\mem~2_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(mem_2_0),
	.prn(vcc));
defparam \mem[0][2] .is_wysiwyg = "true";
defparam \mem[0][2] .power_up = "low";

dffeas \mem[0][3] (
	.clk(clk),
	.d(\mem~3_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(mem_3_0),
	.prn(vcc));
defparam \mem[0][3] .is_wysiwyg = "true";
defparam \mem[0][3] .power_up = "low";

dffeas \mem[0][4] (
	.clk(clk),
	.d(\mem~4_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(mem_4_0),
	.prn(vcc));
defparam \mem[0][4] .is_wysiwyg = "true";
defparam \mem[0][4] .power_up = "low";

dffeas \mem[0][5] (
	.clk(clk),
	.d(\mem~5_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(mem_5_0),
	.prn(vcc));
defparam \mem[0][5] .is_wysiwyg = "true";
defparam \mem[0][5] .power_up = "low";

dffeas \mem[0][6] (
	.clk(clk),
	.d(\mem~6_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(mem_6_0),
	.prn(vcc));
defparam \mem[0][6] .is_wysiwyg = "true";
defparam \mem[0][6] .power_up = "low";

dffeas \mem[0][7] (
	.clk(clk),
	.d(\mem~7_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(mem_7_0),
	.prn(vcc));
defparam \mem[0][7] .is_wysiwyg = "true";
defparam \mem[0][7] .power_up = "low";

dffeas \mem[0][8] (
	.clk(clk),
	.d(\mem~8_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(mem_8_0),
	.prn(vcc));
defparam \mem[0][8] .is_wysiwyg = "true";
defparam \mem[0][8] .power_up = "low";

dffeas \mem[0][9] (
	.clk(clk),
	.d(\mem~9_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(mem_9_0),
	.prn(vcc));
defparam \mem[0][9] .is_wysiwyg = "true";
defparam \mem[0][9] .power_up = "low";

dffeas \mem[0][10] (
	.clk(clk),
	.d(\mem~10_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(mem_10_0),
	.prn(vcc));
defparam \mem[0][10] .is_wysiwyg = "true";
defparam \mem[0][10] .power_up = "low";

dffeas \mem[0][11] (
	.clk(clk),
	.d(\mem~11_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(mem_11_0),
	.prn(vcc));
defparam \mem[0][11] .is_wysiwyg = "true";
defparam \mem[0][11] .power_up = "low";

dffeas \mem[0][12] (
	.clk(clk),
	.d(\mem~12_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(mem_12_0),
	.prn(vcc));
defparam \mem[0][12] .is_wysiwyg = "true";
defparam \mem[0][12] .power_up = "low";

dffeas \mem[0][13] (
	.clk(clk),
	.d(\mem~13_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(mem_13_0),
	.prn(vcc));
defparam \mem[0][13] .is_wysiwyg = "true";
defparam \mem[0][13] .power_up = "low";

dffeas \mem[0][14] (
	.clk(clk),
	.d(\mem~14_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(mem_14_0),
	.prn(vcc));
defparam \mem[0][14] .is_wysiwyg = "true";
defparam \mem[0][14] .power_up = "low";

dffeas \mem[0][15] (
	.clk(clk),
	.d(\mem~15_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(mem_15_0),
	.prn(vcc));
defparam \mem[0][15] .is_wysiwyg = "true";
defparam \mem[0][15] .power_up = "low";

dffeas \mem[0][16] (
	.clk(clk),
	.d(\mem~16_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(mem_16_0),
	.prn(vcc));
defparam \mem[0][16] .is_wysiwyg = "true";
defparam \mem[0][16] .power_up = "low";

dffeas \mem[0][17] (
	.clk(clk),
	.d(\mem~17_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(mem_17_0),
	.prn(vcc));
defparam \mem[0][17] .is_wysiwyg = "true";
defparam \mem[0][17] .power_up = "low";

dffeas \mem[0][18] (
	.clk(clk),
	.d(\mem~18_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(mem_18_0),
	.prn(vcc));
defparam \mem[0][18] .is_wysiwyg = "true";
defparam \mem[0][18] .power_up = "low";

dffeas \mem[0][19] (
	.clk(clk),
	.d(\mem~19_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(mem_19_0),
	.prn(vcc));
defparam \mem[0][19] .is_wysiwyg = "true";
defparam \mem[0][19] .power_up = "low";

dffeas \mem[0][20] (
	.clk(clk),
	.d(\mem~20_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(mem_20_0),
	.prn(vcc));
defparam \mem[0][20] .is_wysiwyg = "true";
defparam \mem[0][20] .power_up = "low";

dffeas \mem[0][21] (
	.clk(clk),
	.d(\mem~21_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(mem_21_0),
	.prn(vcc));
defparam \mem[0][21] .is_wysiwyg = "true";
defparam \mem[0][21] .power_up = "low";

dffeas \mem[0][22] (
	.clk(clk),
	.d(\mem~22_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(mem_22_0),
	.prn(vcc));
defparam \mem[0][22] .is_wysiwyg = "true";
defparam \mem[0][22] .power_up = "low";

dffeas \mem[0][23] (
	.clk(clk),
	.d(\mem~23_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(mem_23_0),
	.prn(vcc));
defparam \mem[0][23] .is_wysiwyg = "true";
defparam \mem[0][23] .power_up = "low";

dffeas \mem[0][24] (
	.clk(clk),
	.d(\mem~24_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(mem_24_0),
	.prn(vcc));
defparam \mem[0][24] .is_wysiwyg = "true";
defparam \mem[0][24] .power_up = "low";

dffeas \mem[0][25] (
	.clk(clk),
	.d(\mem~25_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(mem_25_0),
	.prn(vcc));
defparam \mem[0][25] .is_wysiwyg = "true";
defparam \mem[0][25] .power_up = "low";

dffeas \mem[0][26] (
	.clk(clk),
	.d(\mem~26_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(mem_26_0),
	.prn(vcc));
defparam \mem[0][26] .is_wysiwyg = "true";
defparam \mem[0][26] .power_up = "low";

dffeas \mem[0][27] (
	.clk(clk),
	.d(\mem~27_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(mem_27_0),
	.prn(vcc));
defparam \mem[0][27] .is_wysiwyg = "true";
defparam \mem[0][27] .power_up = "low";

dffeas \mem[0][28] (
	.clk(clk),
	.d(\mem~28_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(mem_28_0),
	.prn(vcc));
defparam \mem[0][28] .is_wysiwyg = "true";
defparam \mem[0][28] .power_up = "low";

dffeas \mem[0][29] (
	.clk(clk),
	.d(\mem~29_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(mem_29_0),
	.prn(vcc));
defparam \mem[0][29] .is_wysiwyg = "true";
defparam \mem[0][29] .power_up = "low";

dffeas \mem[0][30] (
	.clk(clk),
	.d(\mem~30_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(mem_30_0),
	.prn(vcc));
defparam \mem[0][30] .is_wysiwyg = "true";
defparam \mem[0][30] .power_up = "low";

dffeas \mem[0][31] (
	.clk(clk),
	.d(\mem~31_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(mem_31_0),
	.prn(vcc));
defparam \mem[0][31] .is_wysiwyg = "true";
defparam \mem[0][31] .power_up = "low";

dffeas \mem[0][32] (
	.clk(clk),
	.d(\mem~32_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(mem_32_0),
	.prn(vcc));
defparam \mem[0][32] .is_wysiwyg = "true";
defparam \mem[0][32] .power_up = "low";

dffeas \mem[0][33] (
	.clk(clk),
	.d(\mem~33_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(mem_33_0),
	.prn(vcc));
defparam \mem[0][33] .is_wysiwyg = "true";
defparam \mem[0][33] .power_up = "low";

dffeas \mem[0][34] (
	.clk(clk),
	.d(\mem~34_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(mem_34_0),
	.prn(vcc));
defparam \mem[0][34] .is_wysiwyg = "true";
defparam \mem[0][34] .power_up = "low";

dffeas \mem[0][35] (
	.clk(clk),
	.d(\mem~35_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(mem_35_0),
	.prn(vcc));
defparam \mem[0][35] .is_wysiwyg = "true";
defparam \mem[0][35] .power_up = "low";

dffeas \mem[0][36] (
	.clk(clk),
	.d(\mem~36_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(mem_36_0),
	.prn(vcc));
defparam \mem[0][36] .is_wysiwyg = "true";
defparam \mem[0][36] .power_up = "low";

dffeas \mem[0][37] (
	.clk(clk),
	.d(\mem~37_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(mem_37_0),
	.prn(vcc));
defparam \mem[0][37] .is_wysiwyg = "true";
defparam \mem[0][37] .power_up = "low";

dffeas \mem[0][38] (
	.clk(clk),
	.d(\mem~38_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(mem_38_0),
	.prn(vcc));
defparam \mem[0][38] .is_wysiwyg = "true";
defparam \mem[0][38] .power_up = "low";

dffeas \mem[0][39] (
	.clk(clk),
	.d(\mem~39_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(mem_39_0),
	.prn(vcc));
defparam \mem[0][39] .is_wysiwyg = "true";
defparam \mem[0][39] .power_up = "low";

dffeas \mem[0][40] (
	.clk(clk),
	.d(\mem~40_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(mem_40_0),
	.prn(vcc));
defparam \mem[0][40] .is_wysiwyg = "true";
defparam \mem[0][40] .power_up = "low";

dffeas \mem[0][41] (
	.clk(clk),
	.d(\mem~41_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(mem_41_0),
	.prn(vcc));
defparam \mem[0][41] .is_wysiwyg = "true";
defparam \mem[0][41] .power_up = "low";

dffeas \mem[0][42] (
	.clk(clk),
	.d(\mem~42_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(mem_42_0),
	.prn(vcc));
defparam \mem[0][42] .is_wysiwyg = "true";
defparam \mem[0][42] .power_up = "low";

dffeas \mem[0][43] (
	.clk(clk),
	.d(\mem~43_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(mem_43_0),
	.prn(vcc));
defparam \mem[0][43] .is_wysiwyg = "true";
defparam \mem[0][43] .power_up = "low";

dffeas \mem[0][44] (
	.clk(clk),
	.d(\mem~44_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(mem_44_0),
	.prn(vcc));
defparam \mem[0][44] .is_wysiwyg = "true";
defparam \mem[0][44] .power_up = "low";

dffeas \mem[0][45] (
	.clk(clk),
	.d(\mem~45_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(mem_45_0),
	.prn(vcc));
defparam \mem[0][45] .is_wysiwyg = "true";
defparam \mem[0][45] .power_up = "low";

dffeas \mem[0][46] (
	.clk(clk),
	.d(\mem~46_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(mem_46_0),
	.prn(vcc));
defparam \mem[0][46] .is_wysiwyg = "true";
defparam \mem[0][46] .power_up = "low";

dffeas \mem[0][47] (
	.clk(clk),
	.d(\mem~47_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(mem_47_0),
	.prn(vcc));
defparam \mem[0][47] .is_wysiwyg = "true";
defparam \mem[0][47] .power_up = "low";

dffeas \mem[0][48] (
	.clk(clk),
	.d(\mem~48_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(mem_48_0),
	.prn(vcc));
defparam \mem[0][48] .is_wysiwyg = "true";
defparam \mem[0][48] .power_up = "low";

dffeas \mem[0][49] (
	.clk(clk),
	.d(\mem~49_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(mem_49_0),
	.prn(vcc));
defparam \mem[0][49] .is_wysiwyg = "true";
defparam \mem[0][49] .power_up = "low";

dffeas \mem[0][50] (
	.clk(clk),
	.d(\mem~50_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(mem_50_0),
	.prn(vcc));
defparam \mem[0][50] .is_wysiwyg = "true";
defparam \mem[0][50] .power_up = "low";

dffeas \mem[0][51] (
	.clk(clk),
	.d(\mem~51_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(mem_51_0),
	.prn(vcc));
defparam \mem[0][51] .is_wysiwyg = "true";
defparam \mem[0][51] .power_up = "low";

dffeas \mem[0][52] (
	.clk(clk),
	.d(\mem~52_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(mem_52_0),
	.prn(vcc));
defparam \mem[0][52] .is_wysiwyg = "true";
defparam \mem[0][52] .power_up = "low";

dffeas \mem[0][53] (
	.clk(clk),
	.d(\mem~53_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(mem_53_0),
	.prn(vcc));
defparam \mem[0][53] .is_wysiwyg = "true";
defparam \mem[0][53] .power_up = "low";

dffeas \mem[0][54] (
	.clk(clk),
	.d(\mem~54_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(mem_54_0),
	.prn(vcc));
defparam \mem[0][54] .is_wysiwyg = "true";
defparam \mem[0][54] .power_up = "low";

dffeas \mem[0][55] (
	.clk(clk),
	.d(\mem~55_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(mem_55_0),
	.prn(vcc));
defparam \mem[0][55] .is_wysiwyg = "true";
defparam \mem[0][55] .power_up = "low";

dffeas \mem[0][56] (
	.clk(clk),
	.d(\mem~56_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(mem_56_0),
	.prn(vcc));
defparam \mem[0][56] .is_wysiwyg = "true";
defparam \mem[0][56] .power_up = "low";

dffeas \mem[0][57] (
	.clk(clk),
	.d(\mem~57_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(mem_57_0),
	.prn(vcc));
defparam \mem[0][57] .is_wysiwyg = "true";
defparam \mem[0][57] .power_up = "low";

dffeas \mem[0][58] (
	.clk(clk),
	.d(\mem~58_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(mem_58_0),
	.prn(vcc));
defparam \mem[0][58] .is_wysiwyg = "true";
defparam \mem[0][58] .power_up = "low";

dffeas \mem[0][59] (
	.clk(clk),
	.d(\mem~59_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(mem_59_0),
	.prn(vcc));
defparam \mem[0][59] .is_wysiwyg = "true";
defparam \mem[0][59] .power_up = "low";

dffeas \mem[0][60] (
	.clk(clk),
	.d(\mem~60_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(mem_60_0),
	.prn(vcc));
defparam \mem[0][60] .is_wysiwyg = "true";
defparam \mem[0][60] .power_up = "low";

dffeas \mem[0][61] (
	.clk(clk),
	.d(\mem~61_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(mem_61_0),
	.prn(vcc));
defparam \mem[0][61] .is_wysiwyg = "true";
defparam \mem[0][61] .power_up = "low";

dffeas \mem[0][62] (
	.clk(clk),
	.d(\mem~62_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(mem_62_0),
	.prn(vcc));
defparam \mem[0][62] .is_wysiwyg = "true";
defparam \mem[0][62] .power_up = "low";

dffeas \mem[0][63] (
	.clk(clk),
	.d(\mem~63_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(mem_63_0),
	.prn(vcc));
defparam \mem[0][63] .is_wysiwyg = "true";
defparam \mem[0][63] .power_up = "low";

cycloneive_lcell_comb \read~0 (
	.dataa(read_latency_shift_reg_0),
	.datab(mem_used_0),
	.datac(mem_158_0),
	.datad(mem_used_01),
	.cin(gnd),
	.combout(\read~0_combout ),
	.cout());
defparam \read~0 .lut_mask = 16'h0EEE;
defparam \read~0 .sum_lutc_input = "datac";

cycloneive_lcell_comb \read~1 (
	.dataa(\read~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(WideOr0),
	.cin(gnd),
	.combout(\read~1_combout ),
	.cout());
defparam \read~1 .lut_mask = 16'h00AA;
defparam \read~1 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem_used[1]~1 (
	.dataa(\mem_used[1]~q ),
	.datab(read_latency_shift_reg_0),
	.datac(mem_used_0),
	.datad(\read~1_combout ),
	.cin(gnd),
	.combout(\mem_used[1]~1_combout ),
	.cout());
defparam \mem_used[1]~1 .lut_mask = 16'h00EA;
defparam \mem_used[1]~1 .sum_lutc_input = "datac";

dffeas \mem_used[1] (
	.clk(clk),
	.d(\mem_used[1]~1_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\mem_used[1]~q ),
	.prn(vcc));
defparam \mem_used[1] .is_wysiwyg = "true";
defparam \mem_used[1] .power_up = "low";

cycloneive_lcell_comb \mem_used[0]~0 (
	.dataa(\mem_used[1]~q ),
	.datab(mem_used_0),
	.datac(read_latency_shift_reg_0),
	.datad(\read~1_combout ),
	.cin(gnd),
	.combout(\mem_used[0]~0_combout ),
	.cout());
defparam \mem_used[0]~0 .lut_mask = 16'hEADC;
defparam \mem_used[0]~0 .sum_lutc_input = "datac";

dffeas \mem[1][0] (
	.clk(clk),
	.d(\mem~0_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\mem[1][0]~q ),
	.prn(vcc));
defparam \mem[1][0] .is_wysiwyg = "true";
defparam \mem[1][0] .power_up = "low";

cycloneive_lcell_comb \mem~0 (
	.dataa(\mem[1][0]~q ),
	.datab(q_b_0),
	.datac(gnd),
	.datad(\mem_used[1]~q ),
	.cin(gnd),
	.combout(\mem~0_combout ),
	.cout());
defparam \mem~0 .lut_mask = 16'hAACC;
defparam \mem~0 .sum_lutc_input = "datac";

cycloneive_lcell_comb \always0~0 (
	.dataa(\read~0_combout ),
	.datab(gnd),
	.datac(WideOr0),
	.datad(mem_used_0),
	.cin(gnd),
	.combout(\always0~0_combout ),
	.cout());
defparam \always0~0 .lut_mask = 16'h0AFF;
defparam \always0~0 .sum_lutc_input = "datac";

dffeas \mem[1][1] (
	.clk(clk),
	.d(\mem~1_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\mem[1][1]~q ),
	.prn(vcc));
defparam \mem[1][1] .is_wysiwyg = "true";
defparam \mem[1][1] .power_up = "low";

cycloneive_lcell_comb \mem~1 (
	.dataa(\mem[1][1]~q ),
	.datab(q_b_1),
	.datac(gnd),
	.datad(\mem_used[1]~q ),
	.cin(gnd),
	.combout(\mem~1_combout ),
	.cout());
defparam \mem~1 .lut_mask = 16'hAACC;
defparam \mem~1 .sum_lutc_input = "datac";

dffeas \mem[1][2] (
	.clk(clk),
	.d(\mem~2_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\mem[1][2]~q ),
	.prn(vcc));
defparam \mem[1][2] .is_wysiwyg = "true";
defparam \mem[1][2] .power_up = "low";

cycloneive_lcell_comb \mem~2 (
	.dataa(\mem[1][2]~q ),
	.datab(q_b_2),
	.datac(gnd),
	.datad(\mem_used[1]~q ),
	.cin(gnd),
	.combout(\mem~2_combout ),
	.cout());
defparam \mem~2 .lut_mask = 16'hAACC;
defparam \mem~2 .sum_lutc_input = "datac";

dffeas \mem[1][3] (
	.clk(clk),
	.d(\mem~3_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\mem[1][3]~q ),
	.prn(vcc));
defparam \mem[1][3] .is_wysiwyg = "true";
defparam \mem[1][3] .power_up = "low";

cycloneive_lcell_comb \mem~3 (
	.dataa(\mem[1][3]~q ),
	.datab(q_b_3),
	.datac(gnd),
	.datad(\mem_used[1]~q ),
	.cin(gnd),
	.combout(\mem~3_combout ),
	.cout());
defparam \mem~3 .lut_mask = 16'hAACC;
defparam \mem~3 .sum_lutc_input = "datac";

dffeas \mem[1][4] (
	.clk(clk),
	.d(\mem~4_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\mem[1][4]~q ),
	.prn(vcc));
defparam \mem[1][4] .is_wysiwyg = "true";
defparam \mem[1][4] .power_up = "low";

cycloneive_lcell_comb \mem~4 (
	.dataa(\mem[1][4]~q ),
	.datab(q_b_4),
	.datac(gnd),
	.datad(\mem_used[1]~q ),
	.cin(gnd),
	.combout(\mem~4_combout ),
	.cout());
defparam \mem~4 .lut_mask = 16'hAACC;
defparam \mem~4 .sum_lutc_input = "datac";

dffeas \mem[1][5] (
	.clk(clk),
	.d(\mem~5_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\mem[1][5]~q ),
	.prn(vcc));
defparam \mem[1][5] .is_wysiwyg = "true";
defparam \mem[1][5] .power_up = "low";

cycloneive_lcell_comb \mem~5 (
	.dataa(\mem[1][5]~q ),
	.datab(q_b_5),
	.datac(gnd),
	.datad(\mem_used[1]~q ),
	.cin(gnd),
	.combout(\mem~5_combout ),
	.cout());
defparam \mem~5 .lut_mask = 16'hAACC;
defparam \mem~5 .sum_lutc_input = "datac";

dffeas \mem[1][6] (
	.clk(clk),
	.d(\mem~6_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\mem[1][6]~q ),
	.prn(vcc));
defparam \mem[1][6] .is_wysiwyg = "true";
defparam \mem[1][6] .power_up = "low";

cycloneive_lcell_comb \mem~6 (
	.dataa(\mem[1][6]~q ),
	.datab(q_b_6),
	.datac(gnd),
	.datad(\mem_used[1]~q ),
	.cin(gnd),
	.combout(\mem~6_combout ),
	.cout());
defparam \mem~6 .lut_mask = 16'hAACC;
defparam \mem~6 .sum_lutc_input = "datac";

dffeas \mem[1][7] (
	.clk(clk),
	.d(\mem~7_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\mem[1][7]~q ),
	.prn(vcc));
defparam \mem[1][7] .is_wysiwyg = "true";
defparam \mem[1][7] .power_up = "low";

cycloneive_lcell_comb \mem~7 (
	.dataa(\mem[1][7]~q ),
	.datab(q_b_7),
	.datac(gnd),
	.datad(\mem_used[1]~q ),
	.cin(gnd),
	.combout(\mem~7_combout ),
	.cout());
defparam \mem~7 .lut_mask = 16'hAACC;
defparam \mem~7 .sum_lutc_input = "datac";

dffeas \mem[1][8] (
	.clk(clk),
	.d(\mem~8_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\mem[1][8]~q ),
	.prn(vcc));
defparam \mem[1][8] .is_wysiwyg = "true";
defparam \mem[1][8] .power_up = "low";

cycloneive_lcell_comb \mem~8 (
	.dataa(\mem[1][8]~q ),
	.datab(q_b_8),
	.datac(gnd),
	.datad(\mem_used[1]~q ),
	.cin(gnd),
	.combout(\mem~8_combout ),
	.cout());
defparam \mem~8 .lut_mask = 16'hAACC;
defparam \mem~8 .sum_lutc_input = "datac";

dffeas \mem[1][9] (
	.clk(clk),
	.d(\mem~9_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\mem[1][9]~q ),
	.prn(vcc));
defparam \mem[1][9] .is_wysiwyg = "true";
defparam \mem[1][9] .power_up = "low";

cycloneive_lcell_comb \mem~9 (
	.dataa(\mem[1][9]~q ),
	.datab(q_b_9),
	.datac(gnd),
	.datad(\mem_used[1]~q ),
	.cin(gnd),
	.combout(\mem~9_combout ),
	.cout());
defparam \mem~9 .lut_mask = 16'hAACC;
defparam \mem~9 .sum_lutc_input = "datac";

dffeas \mem[1][10] (
	.clk(clk),
	.d(\mem~10_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\mem[1][10]~q ),
	.prn(vcc));
defparam \mem[1][10] .is_wysiwyg = "true";
defparam \mem[1][10] .power_up = "low";

cycloneive_lcell_comb \mem~10 (
	.dataa(\mem[1][10]~q ),
	.datab(q_b_10),
	.datac(gnd),
	.datad(\mem_used[1]~q ),
	.cin(gnd),
	.combout(\mem~10_combout ),
	.cout());
defparam \mem~10 .lut_mask = 16'hAACC;
defparam \mem~10 .sum_lutc_input = "datac";

dffeas \mem[1][11] (
	.clk(clk),
	.d(\mem~11_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\mem[1][11]~q ),
	.prn(vcc));
defparam \mem[1][11] .is_wysiwyg = "true";
defparam \mem[1][11] .power_up = "low";

cycloneive_lcell_comb \mem~11 (
	.dataa(\mem[1][11]~q ),
	.datab(q_b_11),
	.datac(gnd),
	.datad(\mem_used[1]~q ),
	.cin(gnd),
	.combout(\mem~11_combout ),
	.cout());
defparam \mem~11 .lut_mask = 16'hAACC;
defparam \mem~11 .sum_lutc_input = "datac";

dffeas \mem[1][12] (
	.clk(clk),
	.d(\mem~12_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\mem[1][12]~q ),
	.prn(vcc));
defparam \mem[1][12] .is_wysiwyg = "true";
defparam \mem[1][12] .power_up = "low";

cycloneive_lcell_comb \mem~12 (
	.dataa(\mem[1][12]~q ),
	.datab(q_b_12),
	.datac(gnd),
	.datad(\mem_used[1]~q ),
	.cin(gnd),
	.combout(\mem~12_combout ),
	.cout());
defparam \mem~12 .lut_mask = 16'hAACC;
defparam \mem~12 .sum_lutc_input = "datac";

dffeas \mem[1][13] (
	.clk(clk),
	.d(\mem~13_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\mem[1][13]~q ),
	.prn(vcc));
defparam \mem[1][13] .is_wysiwyg = "true";
defparam \mem[1][13] .power_up = "low";

cycloneive_lcell_comb \mem~13 (
	.dataa(\mem[1][13]~q ),
	.datab(q_b_13),
	.datac(gnd),
	.datad(\mem_used[1]~q ),
	.cin(gnd),
	.combout(\mem~13_combout ),
	.cout());
defparam \mem~13 .lut_mask = 16'hAACC;
defparam \mem~13 .sum_lutc_input = "datac";

dffeas \mem[1][14] (
	.clk(clk),
	.d(\mem~14_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\mem[1][14]~q ),
	.prn(vcc));
defparam \mem[1][14] .is_wysiwyg = "true";
defparam \mem[1][14] .power_up = "low";

cycloneive_lcell_comb \mem~14 (
	.dataa(\mem[1][14]~q ),
	.datab(q_b_14),
	.datac(gnd),
	.datad(\mem_used[1]~q ),
	.cin(gnd),
	.combout(\mem~14_combout ),
	.cout());
defparam \mem~14 .lut_mask = 16'hAACC;
defparam \mem~14 .sum_lutc_input = "datac";

dffeas \mem[1][15] (
	.clk(clk),
	.d(\mem~15_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\mem[1][15]~q ),
	.prn(vcc));
defparam \mem[1][15] .is_wysiwyg = "true";
defparam \mem[1][15] .power_up = "low";

cycloneive_lcell_comb \mem~15 (
	.dataa(\mem[1][15]~q ),
	.datab(q_b_15),
	.datac(gnd),
	.datad(\mem_used[1]~q ),
	.cin(gnd),
	.combout(\mem~15_combout ),
	.cout());
defparam \mem~15 .lut_mask = 16'hAACC;
defparam \mem~15 .sum_lutc_input = "datac";

dffeas \mem[1][16] (
	.clk(clk),
	.d(\mem~16_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\mem[1][16]~q ),
	.prn(vcc));
defparam \mem[1][16] .is_wysiwyg = "true";
defparam \mem[1][16] .power_up = "low";

cycloneive_lcell_comb \mem~16 (
	.dataa(\mem[1][16]~q ),
	.datab(q_b_16),
	.datac(gnd),
	.datad(\mem_used[1]~q ),
	.cin(gnd),
	.combout(\mem~16_combout ),
	.cout());
defparam \mem~16 .lut_mask = 16'hAACC;
defparam \mem~16 .sum_lutc_input = "datac";

dffeas \mem[1][17] (
	.clk(clk),
	.d(\mem~17_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\mem[1][17]~q ),
	.prn(vcc));
defparam \mem[1][17] .is_wysiwyg = "true";
defparam \mem[1][17] .power_up = "low";

cycloneive_lcell_comb \mem~17 (
	.dataa(\mem[1][17]~q ),
	.datab(q_b_17),
	.datac(gnd),
	.datad(\mem_used[1]~q ),
	.cin(gnd),
	.combout(\mem~17_combout ),
	.cout());
defparam \mem~17 .lut_mask = 16'hAACC;
defparam \mem~17 .sum_lutc_input = "datac";

dffeas \mem[1][18] (
	.clk(clk),
	.d(\mem~18_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\mem[1][18]~q ),
	.prn(vcc));
defparam \mem[1][18] .is_wysiwyg = "true";
defparam \mem[1][18] .power_up = "low";

cycloneive_lcell_comb \mem~18 (
	.dataa(\mem[1][18]~q ),
	.datab(q_b_18),
	.datac(gnd),
	.datad(\mem_used[1]~q ),
	.cin(gnd),
	.combout(\mem~18_combout ),
	.cout());
defparam \mem~18 .lut_mask = 16'hAACC;
defparam \mem~18 .sum_lutc_input = "datac";

dffeas \mem[1][19] (
	.clk(clk),
	.d(\mem~19_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\mem[1][19]~q ),
	.prn(vcc));
defparam \mem[1][19] .is_wysiwyg = "true";
defparam \mem[1][19] .power_up = "low";

cycloneive_lcell_comb \mem~19 (
	.dataa(\mem[1][19]~q ),
	.datab(q_b_19),
	.datac(gnd),
	.datad(\mem_used[1]~q ),
	.cin(gnd),
	.combout(\mem~19_combout ),
	.cout());
defparam \mem~19 .lut_mask = 16'hAACC;
defparam \mem~19 .sum_lutc_input = "datac";

dffeas \mem[1][20] (
	.clk(clk),
	.d(\mem~20_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\mem[1][20]~q ),
	.prn(vcc));
defparam \mem[1][20] .is_wysiwyg = "true";
defparam \mem[1][20] .power_up = "low";

cycloneive_lcell_comb \mem~20 (
	.dataa(\mem[1][20]~q ),
	.datab(q_b_20),
	.datac(gnd),
	.datad(\mem_used[1]~q ),
	.cin(gnd),
	.combout(\mem~20_combout ),
	.cout());
defparam \mem~20 .lut_mask = 16'hAACC;
defparam \mem~20 .sum_lutc_input = "datac";

dffeas \mem[1][21] (
	.clk(clk),
	.d(\mem~21_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\mem[1][21]~q ),
	.prn(vcc));
defparam \mem[1][21] .is_wysiwyg = "true";
defparam \mem[1][21] .power_up = "low";

cycloneive_lcell_comb \mem~21 (
	.dataa(\mem[1][21]~q ),
	.datab(q_b_21),
	.datac(gnd),
	.datad(\mem_used[1]~q ),
	.cin(gnd),
	.combout(\mem~21_combout ),
	.cout());
defparam \mem~21 .lut_mask = 16'hAACC;
defparam \mem~21 .sum_lutc_input = "datac";

dffeas \mem[1][22] (
	.clk(clk),
	.d(\mem~22_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\mem[1][22]~q ),
	.prn(vcc));
defparam \mem[1][22] .is_wysiwyg = "true";
defparam \mem[1][22] .power_up = "low";

cycloneive_lcell_comb \mem~22 (
	.dataa(\mem[1][22]~q ),
	.datab(q_b_22),
	.datac(gnd),
	.datad(\mem_used[1]~q ),
	.cin(gnd),
	.combout(\mem~22_combout ),
	.cout());
defparam \mem~22 .lut_mask = 16'hAACC;
defparam \mem~22 .sum_lutc_input = "datac";

dffeas \mem[1][23] (
	.clk(clk),
	.d(\mem~23_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\mem[1][23]~q ),
	.prn(vcc));
defparam \mem[1][23] .is_wysiwyg = "true";
defparam \mem[1][23] .power_up = "low";

cycloneive_lcell_comb \mem~23 (
	.dataa(\mem[1][23]~q ),
	.datab(q_b_23),
	.datac(gnd),
	.datad(\mem_used[1]~q ),
	.cin(gnd),
	.combout(\mem~23_combout ),
	.cout());
defparam \mem~23 .lut_mask = 16'hAACC;
defparam \mem~23 .sum_lutc_input = "datac";

dffeas \mem[1][24] (
	.clk(clk),
	.d(\mem~24_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\mem[1][24]~q ),
	.prn(vcc));
defparam \mem[1][24] .is_wysiwyg = "true";
defparam \mem[1][24] .power_up = "low";

cycloneive_lcell_comb \mem~24 (
	.dataa(\mem[1][24]~q ),
	.datab(q_b_24),
	.datac(gnd),
	.datad(\mem_used[1]~q ),
	.cin(gnd),
	.combout(\mem~24_combout ),
	.cout());
defparam \mem~24 .lut_mask = 16'hAACC;
defparam \mem~24 .sum_lutc_input = "datac";

dffeas \mem[1][25] (
	.clk(clk),
	.d(\mem~25_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\mem[1][25]~q ),
	.prn(vcc));
defparam \mem[1][25] .is_wysiwyg = "true";
defparam \mem[1][25] .power_up = "low";

cycloneive_lcell_comb \mem~25 (
	.dataa(\mem[1][25]~q ),
	.datab(q_b_25),
	.datac(gnd),
	.datad(\mem_used[1]~q ),
	.cin(gnd),
	.combout(\mem~25_combout ),
	.cout());
defparam \mem~25 .lut_mask = 16'hAACC;
defparam \mem~25 .sum_lutc_input = "datac";

dffeas \mem[1][26] (
	.clk(clk),
	.d(\mem~26_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\mem[1][26]~q ),
	.prn(vcc));
defparam \mem[1][26] .is_wysiwyg = "true";
defparam \mem[1][26] .power_up = "low";

cycloneive_lcell_comb \mem~26 (
	.dataa(\mem[1][26]~q ),
	.datab(q_b_26),
	.datac(gnd),
	.datad(\mem_used[1]~q ),
	.cin(gnd),
	.combout(\mem~26_combout ),
	.cout());
defparam \mem~26 .lut_mask = 16'hAACC;
defparam \mem~26 .sum_lutc_input = "datac";

dffeas \mem[1][27] (
	.clk(clk),
	.d(\mem~27_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\mem[1][27]~q ),
	.prn(vcc));
defparam \mem[1][27] .is_wysiwyg = "true";
defparam \mem[1][27] .power_up = "low";

cycloneive_lcell_comb \mem~27 (
	.dataa(\mem[1][27]~q ),
	.datab(q_b_27),
	.datac(gnd),
	.datad(\mem_used[1]~q ),
	.cin(gnd),
	.combout(\mem~27_combout ),
	.cout());
defparam \mem~27 .lut_mask = 16'hAACC;
defparam \mem~27 .sum_lutc_input = "datac";

dffeas \mem[1][28] (
	.clk(clk),
	.d(\mem~28_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\mem[1][28]~q ),
	.prn(vcc));
defparam \mem[1][28] .is_wysiwyg = "true";
defparam \mem[1][28] .power_up = "low";

cycloneive_lcell_comb \mem~28 (
	.dataa(\mem[1][28]~q ),
	.datab(q_b_28),
	.datac(gnd),
	.datad(\mem_used[1]~q ),
	.cin(gnd),
	.combout(\mem~28_combout ),
	.cout());
defparam \mem~28 .lut_mask = 16'hAACC;
defparam \mem~28 .sum_lutc_input = "datac";

dffeas \mem[1][29] (
	.clk(clk),
	.d(\mem~29_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\mem[1][29]~q ),
	.prn(vcc));
defparam \mem[1][29] .is_wysiwyg = "true";
defparam \mem[1][29] .power_up = "low";

cycloneive_lcell_comb \mem~29 (
	.dataa(\mem[1][29]~q ),
	.datab(q_b_29),
	.datac(gnd),
	.datad(\mem_used[1]~q ),
	.cin(gnd),
	.combout(\mem~29_combout ),
	.cout());
defparam \mem~29 .lut_mask = 16'hAACC;
defparam \mem~29 .sum_lutc_input = "datac";

dffeas \mem[1][30] (
	.clk(clk),
	.d(\mem~30_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\mem[1][30]~q ),
	.prn(vcc));
defparam \mem[1][30] .is_wysiwyg = "true";
defparam \mem[1][30] .power_up = "low";

cycloneive_lcell_comb \mem~30 (
	.dataa(\mem[1][30]~q ),
	.datab(q_b_30),
	.datac(gnd),
	.datad(\mem_used[1]~q ),
	.cin(gnd),
	.combout(\mem~30_combout ),
	.cout());
defparam \mem~30 .lut_mask = 16'hAACC;
defparam \mem~30 .sum_lutc_input = "datac";

dffeas \mem[1][31] (
	.clk(clk),
	.d(\mem~31_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\mem[1][31]~q ),
	.prn(vcc));
defparam \mem[1][31] .is_wysiwyg = "true";
defparam \mem[1][31] .power_up = "low";

cycloneive_lcell_comb \mem~31 (
	.dataa(\mem[1][31]~q ),
	.datab(q_b_31),
	.datac(gnd),
	.datad(\mem_used[1]~q ),
	.cin(gnd),
	.combout(\mem~31_combout ),
	.cout());
defparam \mem~31 .lut_mask = 16'hAACC;
defparam \mem~31 .sum_lutc_input = "datac";

dffeas \mem[1][32] (
	.clk(clk),
	.d(\mem~32_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\mem[1][32]~q ),
	.prn(vcc));
defparam \mem[1][32] .is_wysiwyg = "true";
defparam \mem[1][32] .power_up = "low";

cycloneive_lcell_comb \mem~32 (
	.dataa(\mem[1][32]~q ),
	.datab(q_b_32),
	.datac(gnd),
	.datad(\mem_used[1]~q ),
	.cin(gnd),
	.combout(\mem~32_combout ),
	.cout());
defparam \mem~32 .lut_mask = 16'hAACC;
defparam \mem~32 .sum_lutc_input = "datac";

dffeas \mem[1][33] (
	.clk(clk),
	.d(\mem~33_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\mem[1][33]~q ),
	.prn(vcc));
defparam \mem[1][33] .is_wysiwyg = "true";
defparam \mem[1][33] .power_up = "low";

cycloneive_lcell_comb \mem~33 (
	.dataa(\mem[1][33]~q ),
	.datab(q_b_33),
	.datac(gnd),
	.datad(\mem_used[1]~q ),
	.cin(gnd),
	.combout(\mem~33_combout ),
	.cout());
defparam \mem~33 .lut_mask = 16'hAACC;
defparam \mem~33 .sum_lutc_input = "datac";

dffeas \mem[1][34] (
	.clk(clk),
	.d(\mem~34_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\mem[1][34]~q ),
	.prn(vcc));
defparam \mem[1][34] .is_wysiwyg = "true";
defparam \mem[1][34] .power_up = "low";

cycloneive_lcell_comb \mem~34 (
	.dataa(\mem[1][34]~q ),
	.datab(q_b_34),
	.datac(gnd),
	.datad(\mem_used[1]~q ),
	.cin(gnd),
	.combout(\mem~34_combout ),
	.cout());
defparam \mem~34 .lut_mask = 16'hAACC;
defparam \mem~34 .sum_lutc_input = "datac";

dffeas \mem[1][35] (
	.clk(clk),
	.d(\mem~35_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\mem[1][35]~q ),
	.prn(vcc));
defparam \mem[1][35] .is_wysiwyg = "true";
defparam \mem[1][35] .power_up = "low";

cycloneive_lcell_comb \mem~35 (
	.dataa(\mem[1][35]~q ),
	.datab(q_b_35),
	.datac(gnd),
	.datad(\mem_used[1]~q ),
	.cin(gnd),
	.combout(\mem~35_combout ),
	.cout());
defparam \mem~35 .lut_mask = 16'hAACC;
defparam \mem~35 .sum_lutc_input = "datac";

dffeas \mem[1][36] (
	.clk(clk),
	.d(\mem~36_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\mem[1][36]~q ),
	.prn(vcc));
defparam \mem[1][36] .is_wysiwyg = "true";
defparam \mem[1][36] .power_up = "low";

cycloneive_lcell_comb \mem~36 (
	.dataa(\mem[1][36]~q ),
	.datab(q_b_36),
	.datac(gnd),
	.datad(\mem_used[1]~q ),
	.cin(gnd),
	.combout(\mem~36_combout ),
	.cout());
defparam \mem~36 .lut_mask = 16'hAACC;
defparam \mem~36 .sum_lutc_input = "datac";

dffeas \mem[1][37] (
	.clk(clk),
	.d(\mem~37_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\mem[1][37]~q ),
	.prn(vcc));
defparam \mem[1][37] .is_wysiwyg = "true";
defparam \mem[1][37] .power_up = "low";

cycloneive_lcell_comb \mem~37 (
	.dataa(\mem[1][37]~q ),
	.datab(q_b_37),
	.datac(gnd),
	.datad(\mem_used[1]~q ),
	.cin(gnd),
	.combout(\mem~37_combout ),
	.cout());
defparam \mem~37 .lut_mask = 16'hAACC;
defparam \mem~37 .sum_lutc_input = "datac";

dffeas \mem[1][38] (
	.clk(clk),
	.d(\mem~38_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\mem[1][38]~q ),
	.prn(vcc));
defparam \mem[1][38] .is_wysiwyg = "true";
defparam \mem[1][38] .power_up = "low";

cycloneive_lcell_comb \mem~38 (
	.dataa(\mem[1][38]~q ),
	.datab(q_b_38),
	.datac(gnd),
	.datad(\mem_used[1]~q ),
	.cin(gnd),
	.combout(\mem~38_combout ),
	.cout());
defparam \mem~38 .lut_mask = 16'hAACC;
defparam \mem~38 .sum_lutc_input = "datac";

dffeas \mem[1][39] (
	.clk(clk),
	.d(\mem~39_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\mem[1][39]~q ),
	.prn(vcc));
defparam \mem[1][39] .is_wysiwyg = "true";
defparam \mem[1][39] .power_up = "low";

cycloneive_lcell_comb \mem~39 (
	.dataa(\mem[1][39]~q ),
	.datab(q_b_39),
	.datac(gnd),
	.datad(\mem_used[1]~q ),
	.cin(gnd),
	.combout(\mem~39_combout ),
	.cout());
defparam \mem~39 .lut_mask = 16'hAACC;
defparam \mem~39 .sum_lutc_input = "datac";

dffeas \mem[1][40] (
	.clk(clk),
	.d(\mem~40_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\mem[1][40]~q ),
	.prn(vcc));
defparam \mem[1][40] .is_wysiwyg = "true";
defparam \mem[1][40] .power_up = "low";

cycloneive_lcell_comb \mem~40 (
	.dataa(\mem[1][40]~q ),
	.datab(q_b_40),
	.datac(gnd),
	.datad(\mem_used[1]~q ),
	.cin(gnd),
	.combout(\mem~40_combout ),
	.cout());
defparam \mem~40 .lut_mask = 16'hAACC;
defparam \mem~40 .sum_lutc_input = "datac";

dffeas \mem[1][41] (
	.clk(clk),
	.d(\mem~41_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\mem[1][41]~q ),
	.prn(vcc));
defparam \mem[1][41] .is_wysiwyg = "true";
defparam \mem[1][41] .power_up = "low";

cycloneive_lcell_comb \mem~41 (
	.dataa(\mem[1][41]~q ),
	.datab(q_b_41),
	.datac(gnd),
	.datad(\mem_used[1]~q ),
	.cin(gnd),
	.combout(\mem~41_combout ),
	.cout());
defparam \mem~41 .lut_mask = 16'hAACC;
defparam \mem~41 .sum_lutc_input = "datac";

dffeas \mem[1][42] (
	.clk(clk),
	.d(\mem~42_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\mem[1][42]~q ),
	.prn(vcc));
defparam \mem[1][42] .is_wysiwyg = "true";
defparam \mem[1][42] .power_up = "low";

cycloneive_lcell_comb \mem~42 (
	.dataa(\mem[1][42]~q ),
	.datab(q_b_42),
	.datac(gnd),
	.datad(\mem_used[1]~q ),
	.cin(gnd),
	.combout(\mem~42_combout ),
	.cout());
defparam \mem~42 .lut_mask = 16'hAACC;
defparam \mem~42 .sum_lutc_input = "datac";

dffeas \mem[1][43] (
	.clk(clk),
	.d(\mem~43_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\mem[1][43]~q ),
	.prn(vcc));
defparam \mem[1][43] .is_wysiwyg = "true";
defparam \mem[1][43] .power_up = "low";

cycloneive_lcell_comb \mem~43 (
	.dataa(\mem[1][43]~q ),
	.datab(q_b_43),
	.datac(gnd),
	.datad(\mem_used[1]~q ),
	.cin(gnd),
	.combout(\mem~43_combout ),
	.cout());
defparam \mem~43 .lut_mask = 16'hAACC;
defparam \mem~43 .sum_lutc_input = "datac";

dffeas \mem[1][44] (
	.clk(clk),
	.d(\mem~44_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\mem[1][44]~q ),
	.prn(vcc));
defparam \mem[1][44] .is_wysiwyg = "true";
defparam \mem[1][44] .power_up = "low";

cycloneive_lcell_comb \mem~44 (
	.dataa(\mem[1][44]~q ),
	.datab(q_b_44),
	.datac(gnd),
	.datad(\mem_used[1]~q ),
	.cin(gnd),
	.combout(\mem~44_combout ),
	.cout());
defparam \mem~44 .lut_mask = 16'hAACC;
defparam \mem~44 .sum_lutc_input = "datac";

dffeas \mem[1][45] (
	.clk(clk),
	.d(\mem~45_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\mem[1][45]~q ),
	.prn(vcc));
defparam \mem[1][45] .is_wysiwyg = "true";
defparam \mem[1][45] .power_up = "low";

cycloneive_lcell_comb \mem~45 (
	.dataa(\mem[1][45]~q ),
	.datab(q_b_45),
	.datac(gnd),
	.datad(\mem_used[1]~q ),
	.cin(gnd),
	.combout(\mem~45_combout ),
	.cout());
defparam \mem~45 .lut_mask = 16'hAACC;
defparam \mem~45 .sum_lutc_input = "datac";

dffeas \mem[1][46] (
	.clk(clk),
	.d(\mem~46_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\mem[1][46]~q ),
	.prn(vcc));
defparam \mem[1][46] .is_wysiwyg = "true";
defparam \mem[1][46] .power_up = "low";

cycloneive_lcell_comb \mem~46 (
	.dataa(\mem[1][46]~q ),
	.datab(q_b_46),
	.datac(gnd),
	.datad(\mem_used[1]~q ),
	.cin(gnd),
	.combout(\mem~46_combout ),
	.cout());
defparam \mem~46 .lut_mask = 16'hAACC;
defparam \mem~46 .sum_lutc_input = "datac";

dffeas \mem[1][47] (
	.clk(clk),
	.d(\mem~47_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\mem[1][47]~q ),
	.prn(vcc));
defparam \mem[1][47] .is_wysiwyg = "true";
defparam \mem[1][47] .power_up = "low";

cycloneive_lcell_comb \mem~47 (
	.dataa(\mem[1][47]~q ),
	.datab(q_b_47),
	.datac(gnd),
	.datad(\mem_used[1]~q ),
	.cin(gnd),
	.combout(\mem~47_combout ),
	.cout());
defparam \mem~47 .lut_mask = 16'hAACC;
defparam \mem~47 .sum_lutc_input = "datac";

dffeas \mem[1][48] (
	.clk(clk),
	.d(\mem~48_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\mem[1][48]~q ),
	.prn(vcc));
defparam \mem[1][48] .is_wysiwyg = "true";
defparam \mem[1][48] .power_up = "low";

cycloneive_lcell_comb \mem~48 (
	.dataa(\mem[1][48]~q ),
	.datab(q_b_48),
	.datac(gnd),
	.datad(\mem_used[1]~q ),
	.cin(gnd),
	.combout(\mem~48_combout ),
	.cout());
defparam \mem~48 .lut_mask = 16'hAACC;
defparam \mem~48 .sum_lutc_input = "datac";

dffeas \mem[1][49] (
	.clk(clk),
	.d(\mem~49_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\mem[1][49]~q ),
	.prn(vcc));
defparam \mem[1][49] .is_wysiwyg = "true";
defparam \mem[1][49] .power_up = "low";

cycloneive_lcell_comb \mem~49 (
	.dataa(\mem[1][49]~q ),
	.datab(q_b_49),
	.datac(gnd),
	.datad(\mem_used[1]~q ),
	.cin(gnd),
	.combout(\mem~49_combout ),
	.cout());
defparam \mem~49 .lut_mask = 16'hAACC;
defparam \mem~49 .sum_lutc_input = "datac";

dffeas \mem[1][50] (
	.clk(clk),
	.d(\mem~50_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\mem[1][50]~q ),
	.prn(vcc));
defparam \mem[1][50] .is_wysiwyg = "true";
defparam \mem[1][50] .power_up = "low";

cycloneive_lcell_comb \mem~50 (
	.dataa(\mem[1][50]~q ),
	.datab(q_b_50),
	.datac(gnd),
	.datad(\mem_used[1]~q ),
	.cin(gnd),
	.combout(\mem~50_combout ),
	.cout());
defparam \mem~50 .lut_mask = 16'hAACC;
defparam \mem~50 .sum_lutc_input = "datac";

dffeas \mem[1][51] (
	.clk(clk),
	.d(\mem~51_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\mem[1][51]~q ),
	.prn(vcc));
defparam \mem[1][51] .is_wysiwyg = "true";
defparam \mem[1][51] .power_up = "low";

cycloneive_lcell_comb \mem~51 (
	.dataa(\mem[1][51]~q ),
	.datab(q_b_51),
	.datac(gnd),
	.datad(\mem_used[1]~q ),
	.cin(gnd),
	.combout(\mem~51_combout ),
	.cout());
defparam \mem~51 .lut_mask = 16'hAACC;
defparam \mem~51 .sum_lutc_input = "datac";

dffeas \mem[1][52] (
	.clk(clk),
	.d(\mem~52_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\mem[1][52]~q ),
	.prn(vcc));
defparam \mem[1][52] .is_wysiwyg = "true";
defparam \mem[1][52] .power_up = "low";

cycloneive_lcell_comb \mem~52 (
	.dataa(\mem[1][52]~q ),
	.datab(q_b_52),
	.datac(gnd),
	.datad(\mem_used[1]~q ),
	.cin(gnd),
	.combout(\mem~52_combout ),
	.cout());
defparam \mem~52 .lut_mask = 16'hAACC;
defparam \mem~52 .sum_lutc_input = "datac";

dffeas \mem[1][53] (
	.clk(clk),
	.d(\mem~53_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\mem[1][53]~q ),
	.prn(vcc));
defparam \mem[1][53] .is_wysiwyg = "true";
defparam \mem[1][53] .power_up = "low";

cycloneive_lcell_comb \mem~53 (
	.dataa(\mem[1][53]~q ),
	.datab(q_b_53),
	.datac(gnd),
	.datad(\mem_used[1]~q ),
	.cin(gnd),
	.combout(\mem~53_combout ),
	.cout());
defparam \mem~53 .lut_mask = 16'hAACC;
defparam \mem~53 .sum_lutc_input = "datac";

dffeas \mem[1][54] (
	.clk(clk),
	.d(\mem~54_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\mem[1][54]~q ),
	.prn(vcc));
defparam \mem[1][54] .is_wysiwyg = "true";
defparam \mem[1][54] .power_up = "low";

cycloneive_lcell_comb \mem~54 (
	.dataa(\mem[1][54]~q ),
	.datab(q_b_54),
	.datac(gnd),
	.datad(\mem_used[1]~q ),
	.cin(gnd),
	.combout(\mem~54_combout ),
	.cout());
defparam \mem~54 .lut_mask = 16'hAACC;
defparam \mem~54 .sum_lutc_input = "datac";

dffeas \mem[1][55] (
	.clk(clk),
	.d(\mem~55_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\mem[1][55]~q ),
	.prn(vcc));
defparam \mem[1][55] .is_wysiwyg = "true";
defparam \mem[1][55] .power_up = "low";

cycloneive_lcell_comb \mem~55 (
	.dataa(\mem[1][55]~q ),
	.datab(q_b_55),
	.datac(gnd),
	.datad(\mem_used[1]~q ),
	.cin(gnd),
	.combout(\mem~55_combout ),
	.cout());
defparam \mem~55 .lut_mask = 16'hAACC;
defparam \mem~55 .sum_lutc_input = "datac";

dffeas \mem[1][56] (
	.clk(clk),
	.d(\mem~56_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\mem[1][56]~q ),
	.prn(vcc));
defparam \mem[1][56] .is_wysiwyg = "true";
defparam \mem[1][56] .power_up = "low";

cycloneive_lcell_comb \mem~56 (
	.dataa(\mem[1][56]~q ),
	.datab(q_b_56),
	.datac(gnd),
	.datad(\mem_used[1]~q ),
	.cin(gnd),
	.combout(\mem~56_combout ),
	.cout());
defparam \mem~56 .lut_mask = 16'hAACC;
defparam \mem~56 .sum_lutc_input = "datac";

dffeas \mem[1][57] (
	.clk(clk),
	.d(\mem~57_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\mem[1][57]~q ),
	.prn(vcc));
defparam \mem[1][57] .is_wysiwyg = "true";
defparam \mem[1][57] .power_up = "low";

cycloneive_lcell_comb \mem~57 (
	.dataa(\mem[1][57]~q ),
	.datab(q_b_57),
	.datac(gnd),
	.datad(\mem_used[1]~q ),
	.cin(gnd),
	.combout(\mem~57_combout ),
	.cout());
defparam \mem~57 .lut_mask = 16'hAACC;
defparam \mem~57 .sum_lutc_input = "datac";

dffeas \mem[1][58] (
	.clk(clk),
	.d(\mem~58_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\mem[1][58]~q ),
	.prn(vcc));
defparam \mem[1][58] .is_wysiwyg = "true";
defparam \mem[1][58] .power_up = "low";

cycloneive_lcell_comb \mem~58 (
	.dataa(\mem[1][58]~q ),
	.datab(q_b_58),
	.datac(gnd),
	.datad(\mem_used[1]~q ),
	.cin(gnd),
	.combout(\mem~58_combout ),
	.cout());
defparam \mem~58 .lut_mask = 16'hAACC;
defparam \mem~58 .sum_lutc_input = "datac";

dffeas \mem[1][59] (
	.clk(clk),
	.d(\mem~59_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\mem[1][59]~q ),
	.prn(vcc));
defparam \mem[1][59] .is_wysiwyg = "true";
defparam \mem[1][59] .power_up = "low";

cycloneive_lcell_comb \mem~59 (
	.dataa(\mem[1][59]~q ),
	.datab(q_b_59),
	.datac(gnd),
	.datad(\mem_used[1]~q ),
	.cin(gnd),
	.combout(\mem~59_combout ),
	.cout());
defparam \mem~59 .lut_mask = 16'hAACC;
defparam \mem~59 .sum_lutc_input = "datac";

dffeas \mem[1][60] (
	.clk(clk),
	.d(\mem~60_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\mem[1][60]~q ),
	.prn(vcc));
defparam \mem[1][60] .is_wysiwyg = "true";
defparam \mem[1][60] .power_up = "low";

cycloneive_lcell_comb \mem~60 (
	.dataa(\mem[1][60]~q ),
	.datab(q_b_60),
	.datac(gnd),
	.datad(\mem_used[1]~q ),
	.cin(gnd),
	.combout(\mem~60_combout ),
	.cout());
defparam \mem~60 .lut_mask = 16'hAACC;
defparam \mem~60 .sum_lutc_input = "datac";

dffeas \mem[1][61] (
	.clk(clk),
	.d(\mem~61_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\mem[1][61]~q ),
	.prn(vcc));
defparam \mem[1][61] .is_wysiwyg = "true";
defparam \mem[1][61] .power_up = "low";

cycloneive_lcell_comb \mem~61 (
	.dataa(\mem[1][61]~q ),
	.datab(q_b_61),
	.datac(gnd),
	.datad(\mem_used[1]~q ),
	.cin(gnd),
	.combout(\mem~61_combout ),
	.cout());
defparam \mem~61 .lut_mask = 16'hAACC;
defparam \mem~61 .sum_lutc_input = "datac";

dffeas \mem[1][62] (
	.clk(clk),
	.d(\mem~62_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\mem[1][62]~q ),
	.prn(vcc));
defparam \mem[1][62] .is_wysiwyg = "true";
defparam \mem[1][62] .power_up = "low";

cycloneive_lcell_comb \mem~62 (
	.dataa(\mem[1][62]~q ),
	.datab(q_b_62),
	.datac(gnd),
	.datad(\mem_used[1]~q ),
	.cin(gnd),
	.combout(\mem~62_combout ),
	.cout());
defparam \mem~62 .lut_mask = 16'hAACC;
defparam \mem~62 .sum_lutc_input = "datac";

dffeas \mem[1][63] (
	.clk(clk),
	.d(\mem~63_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\mem[1][63]~q ),
	.prn(vcc));
defparam \mem[1][63] .is_wysiwyg = "true";
defparam \mem[1][63] .power_up = "low";

cycloneive_lcell_comb \mem~63 (
	.dataa(\mem[1][63]~q ),
	.datab(q_b_63),
	.datac(gnd),
	.datad(\mem_used[1]~q ),
	.cin(gnd),
	.combout(\mem~63_combout ),
	.cout());
defparam \mem~63 .lut_mask = 16'hAACC;
defparam \mem~63 .sum_lutc_input = "datac";

endmodule

module cycloneiv_altera_avalon_sc_fifo_3 (
	waitrequest_reset_override,
	WideOr0,
	mem_used_1,
	out_valid_reg,
	stateST_UNCOMP_WR_SUBBURST,
	reset,
	mem_144_0,
	mem_158_0,
	mem_used_0,
	rp_valid,
	mem_106_0,
	mem_104_0,
	mem_145_0,
	mem_159_0,
	comb,
	mem_121_0,
	mem_120_0,
	mem_119_0,
	mem_118_0,
	mem_117_0,
	mem_116_0,
	mem_115_0,
	mem_113_0,
	mem_114_0,
	last_packet_beat,
	nxt_out_eop,
	write,
	in_data_reg_107,
	in_data_reg_106,
	WideOr01,
	read,
	out_byte_cnt_reg_3,
	out_uncomp_byte_cnt_reg_3,
	out_uncomp_byte_cnt_reg_4,
	out_uncomp_byte_cnt_reg_5,
	out_uncomp_byte_cnt_reg_6,
	out_uncomp_byte_cnt_reg_11,
	out_uncomp_byte_cnt_reg_10,
	out_uncomp_byte_cnt_reg_9,
	out_uncomp_byte_cnt_reg_8,
	out_uncomp_byte_cnt_reg_7,
	in_data_reg_144,
	in_data_reg_145,
	clk)/* synthesis synthesis_greybox=0 */;
input 	waitrequest_reset_override;
input 	WideOr0;
output 	mem_used_1;
input 	out_valid_reg;
input 	stateST_UNCOMP_WR_SUBBURST;
input 	reset;
output 	mem_144_0;
output 	mem_158_0;
output 	mem_used_0;
input 	rp_valid;
output 	mem_106_0;
output 	mem_104_0;
output 	mem_145_0;
output 	mem_159_0;
input 	comb;
output 	mem_121_0;
output 	mem_120_0;
output 	mem_119_0;
output 	mem_118_0;
output 	mem_117_0;
output 	mem_116_0;
output 	mem_115_0;
output 	mem_113_0;
output 	mem_114_0;
input 	last_packet_beat;
input 	nxt_out_eop;
output 	write;
input 	in_data_reg_107;
input 	in_data_reg_106;
input 	WideOr01;
output 	read;
input 	out_byte_cnt_reg_3;
input 	out_uncomp_byte_cnt_reg_3;
input 	out_uncomp_byte_cnt_reg_4;
input 	out_uncomp_byte_cnt_reg_5;
input 	out_uncomp_byte_cnt_reg_6;
input 	out_uncomp_byte_cnt_reg_11;
input 	out_uncomp_byte_cnt_reg_10;
input 	out_uncomp_byte_cnt_reg_9;
input 	out_uncomp_byte_cnt_reg_8;
input 	out_uncomp_byte_cnt_reg_7;
input 	in_data_reg_144;
input 	in_data_reg_145;
input 	clk;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
// unknown value (1'bx) is not needed for this tool. Default to 1'b0
assign unknown = 1'b0;

wire \write~1_combout ;
wire \read~3_combout ;
wire \mem_used[1]~0_combout ;
wire \mem[1][144]~q ;
wire \mem~0_combout ;
wire \always0~0_combout ;
wire \mem[1][158]~q ;
wire \mem~1_combout ;
wire \mem~2_combout ;
wire \mem_used[0]~1_combout ;
wire \mem_used[0]~2_combout ;
wire \mem[1][106]~q ;
wire \mem~3_combout ;
wire \mem[1][107]~q ;
wire \mem~4_combout ;
wire \mem[1][145]~q ;
wire \mem~5_combout ;
wire \mem[1][159]~q ;
wire \mem~6_combout ;
wire \mem[1][121]~q ;
wire \mem~7_combout ;
wire \mem[1][120]~q ;
wire \mem~8_combout ;
wire \mem[1][119]~q ;
wire \mem~9_combout ;
wire \mem[1][118]~q ;
wire \mem~10_combout ;
wire \mem[1][117]~q ;
wire \mem~11_combout ;
wire \mem[1][116]~q ;
wire \mem~12_combout ;
wire \mem[1][115]~q ;
wire \mem~13_combout ;
wire \mem~14_combout ;
wire \mem[1][113]~q ;
wire \mem~15_combout ;
wire \mem[1][114]~q ;
wire \mem~16_combout ;


dffeas \mem_used[1] (
	.clk(clk),
	.d(\mem_used[1]~0_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(mem_used_1),
	.prn(vcc));
defparam \mem_used[1] .is_wysiwyg = "true";
defparam \mem_used[1] .power_up = "low";

dffeas \mem[0][144] (
	.clk(clk),
	.d(\mem~0_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(mem_144_0),
	.prn(vcc));
defparam \mem[0][144] .is_wysiwyg = "true";
defparam \mem[0][144] .power_up = "low";

dffeas \mem[0][158] (
	.clk(clk),
	.d(\mem~2_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(mem_158_0),
	.prn(vcc));
defparam \mem[0][158] .is_wysiwyg = "true";
defparam \mem[0][158] .power_up = "low";

dffeas \mem_used[0] (
	.clk(clk),
	.d(\mem_used[0]~2_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(mem_used_0),
	.prn(vcc));
defparam \mem_used[0] .is_wysiwyg = "true";
defparam \mem_used[0] .power_up = "low";

dffeas \mem[0][106] (
	.clk(clk),
	.d(\mem~3_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(mem_106_0),
	.prn(vcc));
defparam \mem[0][106] .is_wysiwyg = "true";
defparam \mem[0][106] .power_up = "low";

dffeas \mem[0][104] (
	.clk(clk),
	.d(\mem~4_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(mem_104_0),
	.prn(vcc));
defparam \mem[0][104] .is_wysiwyg = "true";
defparam \mem[0][104] .power_up = "low";

dffeas \mem[0][145] (
	.clk(clk),
	.d(\mem~5_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(mem_145_0),
	.prn(vcc));
defparam \mem[0][145] .is_wysiwyg = "true";
defparam \mem[0][145] .power_up = "low";

dffeas \mem[0][159] (
	.clk(clk),
	.d(\mem~6_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(mem_159_0),
	.prn(vcc));
defparam \mem[0][159] .is_wysiwyg = "true";
defparam \mem[0][159] .power_up = "low";

dffeas \mem[0][121] (
	.clk(clk),
	.d(\mem~7_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(mem_121_0),
	.prn(vcc));
defparam \mem[0][121] .is_wysiwyg = "true";
defparam \mem[0][121] .power_up = "low";

dffeas \mem[0][120] (
	.clk(clk),
	.d(\mem~8_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(mem_120_0),
	.prn(vcc));
defparam \mem[0][120] .is_wysiwyg = "true";
defparam \mem[0][120] .power_up = "low";

dffeas \mem[0][119] (
	.clk(clk),
	.d(\mem~9_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(mem_119_0),
	.prn(vcc));
defparam \mem[0][119] .is_wysiwyg = "true";
defparam \mem[0][119] .power_up = "low";

dffeas \mem[0][118] (
	.clk(clk),
	.d(\mem~10_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(mem_118_0),
	.prn(vcc));
defparam \mem[0][118] .is_wysiwyg = "true";
defparam \mem[0][118] .power_up = "low";

dffeas \mem[0][117] (
	.clk(clk),
	.d(\mem~11_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(mem_117_0),
	.prn(vcc));
defparam \mem[0][117] .is_wysiwyg = "true";
defparam \mem[0][117] .power_up = "low";

dffeas \mem[0][116] (
	.clk(clk),
	.d(\mem~12_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(mem_116_0),
	.prn(vcc));
defparam \mem[0][116] .is_wysiwyg = "true";
defparam \mem[0][116] .power_up = "low";

dffeas \mem[0][115] (
	.clk(clk),
	.d(\mem~13_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(mem_115_0),
	.prn(vcc));
defparam \mem[0][115] .is_wysiwyg = "true";
defparam \mem[0][115] .power_up = "low";

dffeas \mem[0][113] (
	.clk(clk),
	.d(\mem~15_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(mem_113_0),
	.prn(vcc));
defparam \mem[0][113] .is_wysiwyg = "true";
defparam \mem[0][113] .power_up = "low";

dffeas \mem[0][114] (
	.clk(clk),
	.d(\mem~16_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.q(mem_114_0),
	.prn(vcc));
defparam \mem[0][114] .is_wysiwyg = "true";
defparam \mem[0][114] .power_up = "low";

cycloneive_lcell_comb \write~0 (
	.dataa(out_valid_reg),
	.datab(waitrequest_reset_override),
	.datac(WideOr0),
	.datad(mem_used_1),
	.cin(gnd),
	.combout(write),
	.cout());
defparam \write~0 .lut_mask = 16'h008A;
defparam \write~0 .sum_lutc_input = "datac";

cycloneive_lcell_comb \read~2 (
	.dataa(comb),
	.datab(gnd),
	.datac(gnd),
	.datad(WideOr01),
	.cin(gnd),
	.combout(read),
	.cout());
defparam \read~2 .lut_mask = 16'h00AA;
defparam \read~2 .sum_lutc_input = "datac";

cycloneive_lcell_comb \write~1 (
	.dataa(write),
	.datab(in_data_reg_107),
	.datac(nxt_out_eop),
	.datad(in_data_reg_106),
	.cin(gnd),
	.combout(\write~1_combout ),
	.cout());
defparam \write~1 .lut_mask = 16'hA888;
defparam \write~1 .sum_lutc_input = "datac";

cycloneive_lcell_comb \read~3 (
	.dataa(comb),
	.datab(WideOr01),
	.datac(last_packet_beat),
	.datad(gnd),
	.cin(gnd),
	.combout(\read~3_combout ),
	.cout());
defparam \read~3 .lut_mask = 16'h2020;
defparam \read~3 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem_used[1]~0 (
	.dataa(mem_used_1),
	.datab(\write~1_combout ),
	.datac(mem_used_0),
	.datad(\read~3_combout ),
	.cin(gnd),
	.combout(\mem_used[1]~0_combout ),
	.cout());
defparam \mem_used[1]~0 .lut_mask = 16'h88E2;
defparam \mem_used[1]~0 .sum_lutc_input = "datac";

dffeas \mem[1][144] (
	.clk(clk),
	.d(\mem~0_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\mem[1][144]~q ),
	.prn(vcc));
defparam \mem[1][144] .is_wysiwyg = "true";
defparam \mem[1][144] .power_up = "low";

cycloneive_lcell_comb \mem~0 (
	.dataa(\mem[1][144]~q ),
	.datab(in_data_reg_144),
	.datac(gnd),
	.datad(mem_used_1),
	.cin(gnd),
	.combout(\mem~0_combout ),
	.cout());
defparam \mem~0 .lut_mask = 16'hAACC;
defparam \mem~0 .sum_lutc_input = "datac";

cycloneive_lcell_comb \always0~0 (
	.dataa(rp_valid),
	.datab(last_packet_beat),
	.datac(read),
	.datad(mem_used_0),
	.cin(gnd),
	.combout(\always0~0_combout ),
	.cout());
defparam \always0~0 .lut_mask = 16'h80FF;
defparam \always0~0 .sum_lutc_input = "datac";

dffeas \mem[1][158] (
	.clk(clk),
	.d(\mem~2_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\mem[1][158]~q ),
	.prn(vcc));
defparam \mem[1][158] .is_wysiwyg = "true";
defparam \mem[1][158] .power_up = "low";

cycloneive_lcell_comb \mem~1 (
	.dataa(nxt_out_eop),
	.datab(in_data_reg_106),
	.datac(in_data_reg_107),
	.datad(WideOr0),
	.cin(gnd),
	.combout(\mem~1_combout ),
	.cout());
defparam \mem~1 .lut_mask = 16'h88F8;
defparam \mem~1 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~2 (
	.dataa(\mem[1][158]~q ),
	.datab(out_valid_reg),
	.datac(\mem~1_combout ),
	.datad(mem_used_1),
	.cin(gnd),
	.combout(\mem~2_combout ),
	.cout());
defparam \mem~2 .lut_mask = 16'hAAC0;
defparam \mem~2 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem_used[0]~1 (
	.dataa(mem_used_1),
	.datab(rp_valid),
	.datac(last_packet_beat),
	.datad(read),
	.cin(gnd),
	.combout(\mem_used[0]~1_combout ),
	.cout());
defparam \mem_used[0]~1 .lut_mask = 16'hBFFF;
defparam \mem_used[0]~1 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem_used[0]~2 (
	.dataa(\write~1_combout ),
	.datab(mem_used_0),
	.datac(\mem_used[0]~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem_used[0]~2_combout ),
	.cout());
defparam \mem_used[0]~2 .lut_mask = 16'hEAEA;
defparam \mem_used[0]~2 .sum_lutc_input = "datac";

dffeas \mem[1][106] (
	.clk(clk),
	.d(\mem~3_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\mem[1][106]~q ),
	.prn(vcc));
defparam \mem[1][106] .is_wysiwyg = "true";
defparam \mem[1][106] .power_up = "low";

cycloneive_lcell_comb \mem~3 (
	.dataa(\mem[1][106]~q ),
	.datab(in_data_reg_106),
	.datac(gnd),
	.datad(mem_used_1),
	.cin(gnd),
	.combout(\mem~3_combout ),
	.cout());
defparam \mem~3 .lut_mask = 16'hAACC;
defparam \mem~3 .sum_lutc_input = "datac";

dffeas \mem[1][107] (
	.clk(clk),
	.d(\mem~4_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\mem[1][107]~q ),
	.prn(vcc));
defparam \mem[1][107] .is_wysiwyg = "true";
defparam \mem[1][107] .power_up = "low";

cycloneive_lcell_comb \mem~4 (
	.dataa(\mem[1][107]~q ),
	.datab(in_data_reg_107),
	.datac(gnd),
	.datad(mem_used_1),
	.cin(gnd),
	.combout(\mem~4_combout ),
	.cout());
defparam \mem~4 .lut_mask = 16'hAACC;
defparam \mem~4 .sum_lutc_input = "datac";

dffeas \mem[1][145] (
	.clk(clk),
	.d(\mem~5_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\mem[1][145]~q ),
	.prn(vcc));
defparam \mem[1][145] .is_wysiwyg = "true";
defparam \mem[1][145] .power_up = "low";

cycloneive_lcell_comb \mem~5 (
	.dataa(\mem[1][145]~q ),
	.datab(in_data_reg_145),
	.datac(gnd),
	.datad(mem_used_1),
	.cin(gnd),
	.combout(\mem~5_combout ),
	.cout());
defparam \mem~5 .lut_mask = 16'hAACC;
defparam \mem~5 .sum_lutc_input = "datac";

dffeas \mem[1][159] (
	.clk(clk),
	.d(\mem~6_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\mem[1][159]~q ),
	.prn(vcc));
defparam \mem[1][159] .is_wysiwyg = "true";
defparam \mem[1][159] .power_up = "low";

cycloneive_lcell_comb \mem~6 (
	.dataa(\mem[1][159]~q ),
	.datab(nxt_out_eop),
	.datac(gnd),
	.datad(mem_used_1),
	.cin(gnd),
	.combout(\mem~6_combout ),
	.cout());
defparam \mem~6 .lut_mask = 16'hAACC;
defparam \mem~6 .sum_lutc_input = "datac";

dffeas \mem[1][121] (
	.clk(clk),
	.d(\mem~7_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\mem[1][121]~q ),
	.prn(vcc));
defparam \mem[1][121] .is_wysiwyg = "true";
defparam \mem[1][121] .power_up = "low";

cycloneive_lcell_comb \mem~7 (
	.dataa(\mem[1][121]~q ),
	.datab(stateST_UNCOMP_WR_SUBBURST),
	.datac(out_uncomp_byte_cnt_reg_11),
	.datad(mem_used_1),
	.cin(gnd),
	.combout(\mem~7_combout ),
	.cout());
defparam \mem~7 .lut_mask = 16'hAAC0;
defparam \mem~7 .sum_lutc_input = "datac";

dffeas \mem[1][120] (
	.clk(clk),
	.d(\mem~8_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\mem[1][120]~q ),
	.prn(vcc));
defparam \mem[1][120] .is_wysiwyg = "true";
defparam \mem[1][120] .power_up = "low";

cycloneive_lcell_comb \mem~8 (
	.dataa(\mem[1][120]~q ),
	.datab(stateST_UNCOMP_WR_SUBBURST),
	.datac(out_uncomp_byte_cnt_reg_10),
	.datad(mem_used_1),
	.cin(gnd),
	.combout(\mem~8_combout ),
	.cout());
defparam \mem~8 .lut_mask = 16'hAAC0;
defparam \mem~8 .sum_lutc_input = "datac";

dffeas \mem[1][119] (
	.clk(clk),
	.d(\mem~9_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\mem[1][119]~q ),
	.prn(vcc));
defparam \mem[1][119] .is_wysiwyg = "true";
defparam \mem[1][119] .power_up = "low";

cycloneive_lcell_comb \mem~9 (
	.dataa(\mem[1][119]~q ),
	.datab(stateST_UNCOMP_WR_SUBBURST),
	.datac(out_uncomp_byte_cnt_reg_9),
	.datad(mem_used_1),
	.cin(gnd),
	.combout(\mem~9_combout ),
	.cout());
defparam \mem~9 .lut_mask = 16'hAAC0;
defparam \mem~9 .sum_lutc_input = "datac";

dffeas \mem[1][118] (
	.clk(clk),
	.d(\mem~10_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\mem[1][118]~q ),
	.prn(vcc));
defparam \mem[1][118] .is_wysiwyg = "true";
defparam \mem[1][118] .power_up = "low";

cycloneive_lcell_comb \mem~10 (
	.dataa(\mem[1][118]~q ),
	.datab(stateST_UNCOMP_WR_SUBBURST),
	.datac(out_uncomp_byte_cnt_reg_8),
	.datad(mem_used_1),
	.cin(gnd),
	.combout(\mem~10_combout ),
	.cout());
defparam \mem~10 .lut_mask = 16'hAAC0;
defparam \mem~10 .sum_lutc_input = "datac";

dffeas \mem[1][117] (
	.clk(clk),
	.d(\mem~11_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\mem[1][117]~q ),
	.prn(vcc));
defparam \mem[1][117] .is_wysiwyg = "true";
defparam \mem[1][117] .power_up = "low";

cycloneive_lcell_comb \mem~11 (
	.dataa(\mem[1][117]~q ),
	.datab(stateST_UNCOMP_WR_SUBBURST),
	.datac(out_uncomp_byte_cnt_reg_7),
	.datad(mem_used_1),
	.cin(gnd),
	.combout(\mem~11_combout ),
	.cout());
defparam \mem~11 .lut_mask = 16'hAAC0;
defparam \mem~11 .sum_lutc_input = "datac";

dffeas \mem[1][116] (
	.clk(clk),
	.d(\mem~12_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\mem[1][116]~q ),
	.prn(vcc));
defparam \mem[1][116] .is_wysiwyg = "true";
defparam \mem[1][116] .power_up = "low";

cycloneive_lcell_comb \mem~12 (
	.dataa(\mem[1][116]~q ),
	.datab(stateST_UNCOMP_WR_SUBBURST),
	.datac(out_uncomp_byte_cnt_reg_6),
	.datad(mem_used_1),
	.cin(gnd),
	.combout(\mem~12_combout ),
	.cout());
defparam \mem~12 .lut_mask = 16'hAAC0;
defparam \mem~12 .sum_lutc_input = "datac";

dffeas \mem[1][115] (
	.clk(clk),
	.d(\mem~13_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\mem[1][115]~q ),
	.prn(vcc));
defparam \mem[1][115] .is_wysiwyg = "true";
defparam \mem[1][115] .power_up = "low";

cycloneive_lcell_comb \mem~13 (
	.dataa(\mem[1][115]~q ),
	.datab(stateST_UNCOMP_WR_SUBBURST),
	.datac(out_uncomp_byte_cnt_reg_5),
	.datad(mem_used_1),
	.cin(gnd),
	.combout(\mem~13_combout ),
	.cout());
defparam \mem~13 .lut_mask = 16'hAAC0;
defparam \mem~13 .sum_lutc_input = "datac";

cycloneive_lcell_comb \mem~14 (
	.dataa(out_uncomp_byte_cnt_reg_3),
	.datab(out_byte_cnt_reg_3),
	.datac(stateST_UNCOMP_WR_SUBBURST),
	.datad(mem_used_1),
	.cin(gnd),
	.combout(\mem~14_combout ),
	.cout());
defparam \mem~14 .lut_mask = 16'h00AC;
defparam \mem~14 .sum_lutc_input = "datac";

dffeas \mem[1][113] (
	.clk(clk),
	.d(\mem~15_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\mem[1][113]~q ),
	.prn(vcc));
defparam \mem[1][113] .is_wysiwyg = "true";
defparam \mem[1][113] .power_up = "low";

cycloneive_lcell_comb \mem~15 (
	.dataa(\mem~14_combout ),
	.datab(mem_used_1),
	.datac(\mem[1][113]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem~15_combout ),
	.cout());
defparam \mem~15 .lut_mask = 16'hEAEA;
defparam \mem~15 .sum_lutc_input = "datac";

dffeas \mem[1][114] (
	.clk(clk),
	.d(\mem~16_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\mem[1][114]~q ),
	.prn(vcc));
defparam \mem[1][114] .is_wysiwyg = "true";
defparam \mem[1][114] .power_up = "low";

cycloneive_lcell_comb \mem~16 (
	.dataa(\mem[1][114]~q ),
	.datab(stateST_UNCOMP_WR_SUBBURST),
	.datac(out_uncomp_byte_cnt_reg_4),
	.datad(mem_used_1),
	.cin(gnd),
	.combout(\mem~16_combout ),
	.cout());
defparam \mem~16 .lut_mask = 16'hAAC0;
defparam \mem~16 .sum_lutc_input = "datac";

endmodule

module cycloneiv_altera_merlin_axi_master_ni (
	read_cp_data_113,
	read_cp_data_114,
	read_cp_data_115,
	read_cp_data_116,
	read_cp_data_117,
	read_cp_data_118,
	read_cp_data_119,
	read_cp_data_120,
	read_cp_data_121,
	Add5,
	Add4,
	data1_0,
	data1_36,
	out_data_15,
	data1_35,
	out_data_14,
	data1_34,
	out_data_13,
	data1_33,
	out_data_12,
	Equal1,
	WideOr0,
	src1_valid,
	last_dest_id_0,
	has_pending_responses,
	wready,
	r_sync_rst,
	awready,
	data1_32,
	base_address_11,
	data1_31,
	base_address_10,
	data1_30,
	base_address_9,
	data1_29,
	base_address_8,
	data1_12,
	data1_10,
	data1_11,
	data1_28,
	base_address_7,
	data1_27,
	base_address_6,
	data1_26,
	base_address_5,
	data1_25,
	base_address_4,
	data1_24,
	base_address_3,
	data1_23,
	data1_22,
	data1_21,
	data1_8,
	out_data_1,
	data1_111,
	data1_121,
	data1_101,
	out_data_0,
	out_data_2,
	data1_13,
	data1_131,
	write_cp_data_113,
	data1_14,
	data1_141,
	write_cp_data_114,
	data1_15,
	data1_151,
	write_cp_data_115,
	data1_16,
	data1_161,
	write_cp_data_116,
	data1_17,
	data1_171,
	write_cp_data_117,
	data1_18,
	data1_181,
	write_cp_data_118,
	data1_19,
	data1_191,
	write_cp_data_119,
	data1_20,
	data1_201,
	write_cp_data_120,
	write_cp_data_121,
	LessThan14,
	log2ceil,
	LessThan11,
	data1_9,
	data1_91,
	data1_81,
	Selector14,
	Selector141,
	Selector6,
	Selector15,
	Selector7,
	Selector5,
	Selector13,
	LessThan27,
	Selector12,
	Selector4,
	Selector11,
	Selector3,
	Selector10,
	Selector2,
	Selector9,
	Selector1,
	Selector51,
	clk_clk)/* synthesis synthesis_greybox=0 */;
output 	read_cp_data_113;
output 	read_cp_data_114;
output 	read_cp_data_115;
output 	read_cp_data_116;
output 	read_cp_data_117;
output 	read_cp_data_118;
output 	read_cp_data_119;
output 	read_cp_data_120;
output 	read_cp_data_121;
output 	Add5;
output 	Add4;
input 	data1_0;
input 	data1_36;
output 	out_data_15;
input 	data1_35;
output 	out_data_14;
input 	data1_34;
output 	out_data_13;
input 	data1_33;
output 	out_data_12;
input 	Equal1;
input 	WideOr0;
input 	src1_valid;
input 	last_dest_id_0;
input 	has_pending_responses;
output 	wready;
input 	r_sync_rst;
output 	awready;
input 	data1_32;
output 	base_address_11;
input 	data1_31;
output 	base_address_10;
input 	data1_30;
output 	base_address_9;
input 	data1_29;
output 	base_address_8;
input 	data1_12;
input 	data1_10;
input 	data1_11;
input 	data1_28;
output 	base_address_7;
input 	data1_27;
output 	base_address_6;
input 	data1_26;
output 	base_address_5;
input 	data1_25;
output 	base_address_4;
input 	data1_24;
output 	base_address_3;
input 	data1_23;
input 	data1_22;
input 	data1_21;
input 	data1_8;
output 	out_data_1;
input 	data1_111;
input 	data1_121;
input 	data1_101;
output 	out_data_0;
output 	out_data_2;
input 	data1_13;
input 	data1_131;
output 	write_cp_data_113;
input 	data1_14;
input 	data1_141;
output 	write_cp_data_114;
input 	data1_15;
input 	data1_151;
output 	write_cp_data_115;
input 	data1_16;
input 	data1_161;
output 	write_cp_data_116;
input 	data1_17;
input 	data1_171;
output 	write_cp_data_117;
input 	data1_18;
input 	data1_181;
output 	write_cp_data_118;
input 	data1_19;
input 	data1_191;
output 	write_cp_data_119;
input 	data1_20;
input 	data1_201;
output 	write_cp_data_120;
output 	write_cp_data_121;
output 	LessThan14;
output 	log2ceil;
output 	LessThan11;
input 	data1_9;
input 	data1_91;
input 	data1_81;
output 	Selector14;
output 	Selector141;
output 	Selector6;
output 	Selector15;
output 	Selector7;
output 	Selector5;
output 	Selector13;
output 	LessThan27;
output 	Selector12;
output 	Selector4;
output 	Selector11;
output 	Selector3;
output 	Selector10;
output 	Selector2;
output 	Selector9;
output 	Selector1;
output 	Selector51;
input 	clk_clk;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
// unknown value (1'bx) is not needed for this tool. Default to 1'b0
assign unknown = 1'b0;

wire \align_address_to_size|Decoder0~0_combout ;
wire \align_address_to_size|Decoder0~1_combout ;
wire \align_address_to_size|Decoder0~2_combout ;
wire \align_address_to_size|Decoder0~3_combout ;
wire \align_address_to_size|Decoder0~4_combout ;
wire \align_address_to_size|Decoder0~5_combout ;
wire \align_address_to_size|Decoder0~6_combout ;
wire \align_address_to_size|Decoder0~7_combout ;
wire \LessThan22~0_combout ;
wire \LessThan22~1_combout ;
wire \LessThan18~0_combout ;
wire \read_cp_data[113]~1 ;
wire \read_cp_data[114]~3 ;
wire \read_cp_data[115]~5 ;
wire \read_cp_data[116]~7 ;
wire \read_cp_data[117]~9 ;
wire \read_cp_data[118]~11 ;
wire \read_cp_data[119]~13 ;
wire \read_cp_data[120]~15 ;
wire \Decoder1~7_combout ;
wire \Decoder1~6_combout ;
wire \Decoder1~5_combout ;
wire \Decoder1~4_combout ;
wire \Decoder1~3_combout ;
wire \Decoder1~2_combout ;
wire \Decoder1~0_combout ;
wire \Decoder1~1_combout ;
wire \Add5~1 ;
wire \Add5~3 ;
wire \Add5~5 ;
wire \Add5~7 ;
wire \Add5~9 ;
wire \Add5~11 ;
wire \Add5~13 ;
wire \Add4~1 ;
wire \Add4~3 ;
wire \Add4~5 ;
wire \Add4~7 ;
wire \Add4~9 ;
wire \Add4~11 ;
wire \Add4~13 ;
wire \burst_bytecount[3]~26_combout ;
wire \burst_bytecount[3]~q ;
wire \total_write_bytecount_wire[3]~0_combout ;
wire \sop_enable~0_combout ;
wire \sop_enable~q ;
wire \burst_bytecount[4]~9_cout ;
wire \burst_bytecount[4]~10_combout ;
wire \burst_bytecount[4]~q ;
wire \total_write_bytecount_wire[3]~1 ;
wire \total_write_bytecount_wire[4]~2_combout ;
wire \burst_bytecount[4]~11 ;
wire \burst_bytecount[5]~12_combout ;
wire \burst_bytecount[5]~q ;
wire \total_write_bytecount_wire[4]~3 ;
wire \total_write_bytecount_wire[5]~4_combout ;
wire \burst_bytecount[5]~13 ;
wire \burst_bytecount[6]~14_combout ;
wire \burst_bytecount[6]~q ;
wire \total_write_bytecount_wire[5]~5 ;
wire \total_write_bytecount_wire[6]~6_combout ;
wire \burst_bytecount[6]~15 ;
wire \burst_bytecount[7]~16_combout ;
wire \burst_bytecount[7]~q ;
wire \total_write_bytecount_wire[6]~7 ;
wire \total_write_bytecount_wire[7]~8_combout ;
wire \burst_bytecount[7]~17 ;
wire \burst_bytecount[8]~18_combout ;
wire \burst_bytecount[8]~q ;
wire \total_write_bytecount_wire[7]~9 ;
wire \total_write_bytecount_wire[8]~10_combout ;
wire \burst_bytecount[8]~19 ;
wire \burst_bytecount[9]~20_combout ;
wire \burst_bytecount[9]~q ;
wire \total_write_bytecount_wire[8]~11 ;
wire \total_write_bytecount_wire[9]~12_combout ;
wire \burst_bytecount[9]~21 ;
wire \burst_bytecount[10]~22_combout ;
wire \burst_bytecount[10]~q ;
wire \total_write_bytecount_wire[9]~13 ;
wire \total_write_bytecount_wire[10]~14_combout ;
wire \burst_bytecount[10]~23 ;
wire \burst_bytecount[11]~24_combout ;
wire \burst_bytecount[11]~q ;
wire \total_write_bytecount_wire[10]~15 ;
wire \Add6~0_combout ;
wire \Selector9~0_combout ;
wire \LessThan14~1_combout ;
wire \log2ceil~43_combout ;
wire \log2ceil~29_combout ;
wire \LessThan10~0_combout ;
wire \log2ceil~26_combout ;
wire \LessThan11~1_combout ;
wire \LessThan11~2_combout ;
wire \log2ceil~27_combout ;
wire \log2ceil~28_combout ;
wire \log2ceil~31_combout ;
wire \LessThan14~2_combout ;
wire \log2ceil~30_combout ;
wire \LessThan13~0_combout ;
wire \LessThan13~1_combout ;
wire \log2ceil~39_combout ;
wire \log2ceil~40_combout ;
wire \log2ceil~41_combout ;
wire \log2ceil~44_combout ;
wire \log2ceil~32_combout ;
wire \log2ceil~45_combout ;
wire \log2ceil~33_combout ;
wire \log2ceil~34_combout ;
wire \log2ceil~35_combout ;
wire \log2ceil~36_combout ;
wire \log2ceil~37_combout ;
wire \log2ceil~38_combout ;
wire \burstwrap_boundary_width_read[0]~1 ;
wire \burstwrap_boundary_width_read[1]~3 ;
wire \burstwrap_boundary_width_read[2]~4_combout ;
wire \LessThan16~0_combout ;
wire \burstwrap_boundary_width_read[2]~5 ;
wire \burstwrap_boundary_width_read[3]~6_combout ;
wire \burstwrap_boundary_width_read[3]~7 ;
wire \Add3~0_combout ;
wire \Add5~2_combout ;
wire \Selector15~2_combout ;
wire \burstwrap_boundary_width_read[1]~2_combout ;
wire \Add4~2_combout ;
wire \Selector7~0_combout ;
wire \Equal1~0_combout ;
wire \log2ceil~6_combout ;
wire \log2ceil~7_combout ;
wire \log2ceil~8_combout ;
wire \LessThan2~0_combout ;
wire \LessThan2~1_combout ;
wire \log2ceil~16_combout ;
wire \LessThan5~0_combout ;
wire \log2ceil~9_combout ;
wire \log2ceil~10_combout ;
wire \LessThan4~0_combout ;
wire \LessThan4~1_combout ;
wire \log2ceil~17_combout ;
wire \log2ceil~42_combout ;
wire \log2ceil~12_combout ;
wire \LessThan5~1_combout ;
wire \log2ceil~5_combout ;
wire \log2ceil~11_combout ;
wire \log2ceil~18_combout ;
wire \log2ceil~19_combout ;
wire \log2ceil~20_combout ;
wire \log2ceil~21_combout ;
wire \log2ceil~22_combout ;
wire \log2ceil~23_combout ;
wire \log2ceil~24_combout ;
wire \log2ceil~25_combout ;
wire \burstwrap_boundary_width_write[0]~1 ;
wire \burstwrap_boundary_width_write[1]~2_combout ;
wire \log2ceil~13_combout ;
wire \log2ceil~14_combout ;
wire \log2ceil~15_combout ;
wire \burstwrap_boundary_width_write[1]~3 ;
wire \burstwrap_boundary_width_write[2]~4_combout ;
wire \LessThan7~0_combout ;
wire \burstwrap_boundary_width_write[2]~5 ;
wire \burstwrap_boundary_width_write[3]~6_combout ;
wire \burstwrap_boundary_width_write[3]~7 ;
wire \Add1~0_combout ;
wire \LessThan18~1_combout ;
wire \Add5~0_combout ;
wire \Selector15~5_combout ;
wire \burstwrap_boundary_width_read[0]~0_combout ;
wire \Selector15~3_combout ;
wire \Add4~0_combout ;
wire \Selector7~1_combout ;
wire \burstwrap_boundary_width_write[0]~0_combout ;
wire \Selector7~2_combout ;
wire \Selector5~5_combout ;
wire \Add5~4_combout ;
wire \Add5~6_combout ;
wire \Selector12~3_combout ;
wire \Add4~6_combout ;
wire \Selector1~0_combout ;
wire \Add5~8_combout ;
wire \Selector11~0_combout ;
wire \Selector11~1_combout ;
wire \Add4~8_combout ;
wire \Selector3~0_combout ;
wire \Selector3~1_combout ;
wire \Add5~10_combout ;
wire \LessThan30~0_combout ;
wire \Selector10~5_combout ;
wire \LessThan23~0_combout ;
wire \Add4~10_combout ;
wire \Add5~12_combout ;
wire \Selector9~1_combout ;
wire \Add4~12_combout ;
wire \Selector1~1_combout ;
wire \Add4~4_combout ;


cycloneiv_altera_merlin_address_alignment align_address_to_size(
	.burstwrap_boundary_width_write_0(\burstwrap_boundary_width_write[0]~0_combout ),
	.burstwrap_boundary_width_write_1(\burstwrap_boundary_width_write[1]~2_combout ),
	.burstwrap_boundary_width_write_2(\burstwrap_boundary_width_write[2]~4_combout ),
	.burstwrap_boundary_width_write_3(\burstwrap_boundary_width_write[3]~6_combout ),
	.Add1(\Add1~0_combout ),
	.data1_36(data1_36),
	.sop_enable(\sop_enable~q ),
	.out_data_15(out_data_15),
	.data1_35(data1_35),
	.out_data_14(out_data_14),
	.data1_34(data1_34),
	.out_data_13(out_data_13),
	.data1_33(data1_33),
	.out_data_12(out_data_12),
	.reset(r_sync_rst),
	.awready(awready),
	.data1_32(data1_32),
	.base_address_11(base_address_11),
	.data1_31(data1_31),
	.base_address_10(base_address_10),
	.data1_30(data1_30),
	.base_address_9(base_address_9),
	.data1_29(data1_29),
	.base_address_8(base_address_8),
	.data1_12(data1_12),
	.data1_10(data1_10),
	.data1_11(data1_11),
	.Decoder0(\align_address_to_size|Decoder0~0_combout ),
	.data1_28(data1_28),
	.base_address_7(base_address_7),
	.Decoder01(\align_address_to_size|Decoder0~1_combout ),
	.data1_27(data1_27),
	.base_address_6(base_address_6),
	.Decoder02(\align_address_to_size|Decoder0~2_combout ),
	.data1_26(data1_26),
	.base_address_5(base_address_5),
	.Decoder03(\align_address_to_size|Decoder0~3_combout ),
	.data1_25(data1_25),
	.base_address_4(base_address_4),
	.Decoder04(\align_address_to_size|Decoder0~4_combout ),
	.data1_24(data1_24),
	.base_address_3(base_address_3),
	.Decoder05(\align_address_to_size|Decoder0~5_combout ),
	.data1_23(data1_23),
	.Decoder06(\align_address_to_size|Decoder0~6_combout ),
	.data1_22(data1_22),
	.Decoder07(\align_address_to_size|Decoder0~7_combout ),
	.data1_21(data1_21),
	.data1_8(data1_8),
	.out_data_1(out_data_1),
	.out_data_0(out_data_0),
	.out_data_2(out_data_2),
	.data1_9(data1_9),
	.LessThan22(\LessThan22~1_combout ),
	.LessThan18(\LessThan18~0_combout ),
	.LessThan181(\LessThan18~1_combout ),
	.clk(clk_clk));

cycloneive_lcell_comb \LessThan22~0 (
	.dataa(\burstwrap_boundary_width_write[0]~0_combout ),
	.datab(\burstwrap_boundary_width_write[1]~2_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\LessThan22~0_combout ),
	.cout());
defparam \LessThan22~0 .lut_mask = 16'hEEEE;
defparam \LessThan22~0 .sum_lutc_input = "datac";

cycloneive_lcell_comb \LessThan22~1 (
	.dataa(\burstwrap_boundary_width_write[3]~6_combout ),
	.datab(\Add1~0_combout ),
	.datac(\burstwrap_boundary_width_write[2]~4_combout ),
	.datad(\LessThan22~0_combout ),
	.cin(gnd),
	.combout(\LessThan22~1_combout ),
	.cout());
defparam \LessThan22~1 .lut_mask = 16'hFEEE;
defparam \LessThan22~1 .sum_lutc_input = "datac";

cycloneive_lcell_comb \LessThan18~0 (
	.dataa(gnd),
	.datab(\burstwrap_boundary_width_write[2]~4_combout ),
	.datac(\burstwrap_boundary_width_write[3]~6_combout ),
	.datad(\Add1~0_combout ),
	.cin(gnd),
	.combout(\LessThan18~0_combout ),
	.cout());
defparam \LessThan18~0 .lut_mask = 16'h0003;
defparam \LessThan18~0 .sum_lutc_input = "datac";

cycloneive_lcell_comb \read_cp_data[113]~0 (
	.dataa(data1_13),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(read_cp_data_113),
	.cout(\read_cp_data[113]~1 ));
defparam \read_cp_data[113]~0 .lut_mask = 16'h55AA;
defparam \read_cp_data[113]~0 .sum_lutc_input = "datac";

cycloneive_lcell_comb \read_cp_data[114]~2 (
	.dataa(data1_14),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\read_cp_data[113]~1 ),
	.combout(read_cp_data_114),
	.cout(\read_cp_data[114]~3 ));
defparam \read_cp_data[114]~2 .lut_mask = 16'h5A5F;
defparam \read_cp_data[114]~2 .sum_lutc_input = "cin";

cycloneive_lcell_comb \read_cp_data[115]~4 (
	.dataa(data1_15),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\read_cp_data[114]~3 ),
	.combout(read_cp_data_115),
	.cout(\read_cp_data[115]~5 ));
defparam \read_cp_data[115]~4 .lut_mask = 16'hA50A;
defparam \read_cp_data[115]~4 .sum_lutc_input = "cin";

cycloneive_lcell_comb \read_cp_data[116]~6 (
	.dataa(data1_16),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\read_cp_data[115]~5 ),
	.combout(read_cp_data_116),
	.cout(\read_cp_data[116]~7 ));
defparam \read_cp_data[116]~6 .lut_mask = 16'h5A5F;
defparam \read_cp_data[116]~6 .sum_lutc_input = "cin";

cycloneive_lcell_comb \read_cp_data[117]~8 (
	.dataa(data1_17),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\read_cp_data[116]~7 ),
	.combout(read_cp_data_117),
	.cout(\read_cp_data[117]~9 ));
defparam \read_cp_data[117]~8 .lut_mask = 16'hA50A;
defparam \read_cp_data[117]~8 .sum_lutc_input = "cin";

cycloneive_lcell_comb \read_cp_data[118]~10 (
	.dataa(data1_18),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\read_cp_data[117]~9 ),
	.combout(read_cp_data_118),
	.cout(\read_cp_data[118]~11 ));
defparam \read_cp_data[118]~10 .lut_mask = 16'h5A5F;
defparam \read_cp_data[118]~10 .sum_lutc_input = "cin";

cycloneive_lcell_comb \read_cp_data[119]~12 (
	.dataa(data1_19),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\read_cp_data[118]~11 ),
	.combout(read_cp_data_119),
	.cout(\read_cp_data[119]~13 ));
defparam \read_cp_data[119]~12 .lut_mask = 16'hA50A;
defparam \read_cp_data[119]~12 .sum_lutc_input = "cin";

cycloneive_lcell_comb \read_cp_data[120]~14 (
	.dataa(data1_20),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\read_cp_data[119]~13 ),
	.combout(read_cp_data_120),
	.cout(\read_cp_data[120]~15 ));
defparam \read_cp_data[120]~14 .lut_mask = 16'h5A5F;
defparam \read_cp_data[120]~14 .sum_lutc_input = "cin";

cycloneive_lcell_comb \read_cp_data[121]~16 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\read_cp_data[120]~15 ),
	.combout(read_cp_data_121),
	.cout());
defparam \read_cp_data[121]~16 .lut_mask = 16'h0F0F;
defparam \read_cp_data[121]~16 .sum_lutc_input = "cin";

cycloneive_lcell_comb \Add5~14 (
	.dataa(\Decoder1~7_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\Add5~13 ),
	.combout(Add5),
	.cout());
defparam \Add5~14 .lut_mask = 16'hA5A5;
defparam \Add5~14 .sum_lutc_input = "cin";

cycloneive_lcell_comb \Add4~14 (
	.dataa(\align_address_to_size|Decoder0~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\Add4~13 ),
	.combout(Add4),
	.cout());
defparam \Add4~14 .lut_mask = 16'hA5A5;
defparam \Add4~14 .sum_lutc_input = "cin";

cycloneive_lcell_comb \wready~0 (
	.dataa(src1_valid),
	.datab(Equal1),
	.datac(last_dest_id_0),
	.datad(has_pending_responses),
	.cin(gnd),
	.combout(wready),
	.cout());
defparam \wready~0 .lut_mask = 16'h82AA;
defparam \wready~0 .sum_lutc_input = "datac";

cycloneive_lcell_comb \awready~0 (
	.dataa(WideOr0),
	.datab(wready),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(awready),
	.cout());
defparam \awready~0 .lut_mask = 16'h8888;
defparam \awready~0 .sum_lutc_input = "datac";

cycloneive_lcell_comb \write_cp_data[113]~0 (
	.dataa(\burst_bytecount[3]~q ),
	.datab(\total_write_bytecount_wire[3]~0_combout ),
	.datac(gnd),
	.datad(\sop_enable~q ),
	.cin(gnd),
	.combout(write_cp_data_113),
	.cout());
defparam \write_cp_data[113]~0 .lut_mask = 16'hAACC;
defparam \write_cp_data[113]~0 .sum_lutc_input = "datac";

cycloneive_lcell_comb \write_cp_data[114]~1 (
	.dataa(\burst_bytecount[4]~q ),
	.datab(\total_write_bytecount_wire[4]~2_combout ),
	.datac(gnd),
	.datad(\sop_enable~q ),
	.cin(gnd),
	.combout(write_cp_data_114),
	.cout());
defparam \write_cp_data[114]~1 .lut_mask = 16'hAACC;
defparam \write_cp_data[114]~1 .sum_lutc_input = "datac";

cycloneive_lcell_comb \write_cp_data[115]~2 (
	.dataa(\burst_bytecount[5]~q ),
	.datab(\total_write_bytecount_wire[5]~4_combout ),
	.datac(gnd),
	.datad(\sop_enable~q ),
	.cin(gnd),
	.combout(write_cp_data_115),
	.cout());
defparam \write_cp_data[115]~2 .lut_mask = 16'hAACC;
defparam \write_cp_data[115]~2 .sum_lutc_input = "datac";

cycloneive_lcell_comb \write_cp_data[116]~3 (
	.dataa(\burst_bytecount[6]~q ),
	.datab(\total_write_bytecount_wire[6]~6_combout ),
	.datac(gnd),
	.datad(\sop_enable~q ),
	.cin(gnd),
	.combout(write_cp_data_116),
	.cout());
defparam \write_cp_data[116]~3 .lut_mask = 16'hAACC;
defparam \write_cp_data[116]~3 .sum_lutc_input = "datac";

cycloneive_lcell_comb \write_cp_data[117]~4 (
	.dataa(\burst_bytecount[7]~q ),
	.datab(\total_write_bytecount_wire[7]~8_combout ),
	.datac(gnd),
	.datad(\sop_enable~q ),
	.cin(gnd),
	.combout(write_cp_data_117),
	.cout());
defparam \write_cp_data[117]~4 .lut_mask = 16'hAACC;
defparam \write_cp_data[117]~4 .sum_lutc_input = "datac";

cycloneive_lcell_comb \write_cp_data[118]~5 (
	.dataa(\burst_bytecount[8]~q ),
	.datab(\total_write_bytecount_wire[8]~10_combout ),
	.datac(gnd),
	.datad(\sop_enable~q ),
	.cin(gnd),
	.combout(write_cp_data_118),
	.cout());
defparam \write_cp_data[118]~5 .lut_mask = 16'hAACC;
defparam \write_cp_data[118]~5 .sum_lutc_input = "datac";

cycloneive_lcell_comb \write_cp_data[119]~6 (
	.dataa(\burst_bytecount[9]~q ),
	.datab(\total_write_bytecount_wire[9]~12_combout ),
	.datac(gnd),
	.datad(\sop_enable~q ),
	.cin(gnd),
	.combout(write_cp_data_119),
	.cout());
defparam \write_cp_data[119]~6 .lut_mask = 16'hAACC;
defparam \write_cp_data[119]~6 .sum_lutc_input = "datac";

cycloneive_lcell_comb \write_cp_data[120]~7 (
	.dataa(\burst_bytecount[10]~q ),
	.datab(\total_write_bytecount_wire[10]~14_combout ),
	.datac(gnd),
	.datad(\sop_enable~q ),
	.cin(gnd),
	.combout(write_cp_data_120),
	.cout());
defparam \write_cp_data[120]~7 .lut_mask = 16'hAACC;
defparam \write_cp_data[120]~7 .sum_lutc_input = "datac";

cycloneive_lcell_comb \write_cp_data[121]~8 (
	.dataa(\burst_bytecount[11]~q ),
	.datab(\Add6~0_combout ),
	.datac(gnd),
	.datad(\sop_enable~q ),
	.cin(gnd),
	.combout(write_cp_data_121),
	.cout());
defparam \write_cp_data[121]~8 .lut_mask = 16'hAACC;
defparam \write_cp_data[121]~8 .sum_lutc_input = "datac";

cycloneive_lcell_comb \LessThan14~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(read_cp_data_116),
	.datad(read_cp_data_117),
	.cin(gnd),
	.combout(LessThan14),
	.cout());
defparam \LessThan14~0 .lut_mask = 16'h000F;
defparam \LessThan14~0 .sum_lutc_input = "datac";

cycloneive_lcell_comb \log2ceil~4 (
	.dataa(read_cp_data_115),
	.datab(read_cp_data_118),
	.datac(read_cp_data_119),
	.datad(read_cp_data_120),
	.cin(gnd),
	.combout(log2ceil),
	.cout());
defparam \log2ceil~4 .lut_mask = 16'h0001;
defparam \log2ceil~4 .sum_lutc_input = "datac";

cycloneive_lcell_comb \LessThan11~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(read_cp_data_113),
	.datad(read_cp_data_114),
	.cin(gnd),
	.combout(LessThan11),
	.cout());
defparam \LessThan11~0 .lut_mask = 16'h000F;
defparam \LessThan11~0 .sum_lutc_input = "datac";

cycloneive_lcell_comb \Selector14~0 (
	.dataa(\Selector9~0_combout ),
	.datab(\burstwrap_boundary_width_read[2]~4_combout ),
	.datac(\burstwrap_boundary_width_read[3]~6_combout ),
	.datad(\Add3~0_combout ),
	.cin(gnd),
	.combout(Selector14),
	.cout());
defparam \Selector14~0 .lut_mask = 16'h0002;
defparam \Selector14~0 .sum_lutc_input = "datac";

cycloneive_lcell_comb \Selector14~1 (
	.dataa(\Add5~2_combout ),
	.datab(\Selector15~2_combout ),
	.datac(\burstwrap_boundary_width_read[1]~2_combout ),
	.datad(Selector14),
	.cin(gnd),
	.combout(Selector141),
	.cout());
defparam \Selector14~1 .lut_mask = 16'hB0BB;
defparam \Selector14~1 .sum_lutc_input = "datac";

cycloneive_lcell_comb \Selector6~0 (
	.dataa(\Add4~2_combout ),
	.datab(\Selector7~0_combout ),
	.datac(\Equal1~0_combout ),
	.datad(\LessThan18~1_combout ),
	.cin(gnd),
	.combout(Selector6),
	.cout());
defparam \Selector6~0 .lut_mask = 16'h0BBB;
defparam \Selector6~0 .sum_lutc_input = "datac";

cycloneive_lcell_comb \Selector15~4 (
	.dataa(\burstwrap_boundary_width_read[3]~6_combout ),
	.datab(\Add3~0_combout ),
	.datac(\Selector15~5_combout ),
	.datad(\Selector15~3_combout ),
	.cin(gnd),
	.combout(Selector15),
	.cout());
defparam \Selector15~4 .lut_mask = 16'hF0E0;
defparam \Selector15~4 .sum_lutc_input = "datac";

cycloneive_lcell_comb \Selector7~3 (
	.dataa(\burstwrap_boundary_width_write[3]~6_combout ),
	.datab(\Add1~0_combout ),
	.datac(\Selector7~1_combout ),
	.datad(\Selector7~2_combout ),
	.cin(gnd),
	.combout(Selector7),
	.cout());
defparam \Selector7~3 .lut_mask = 16'hF0E0;
defparam \Selector7~3 .sum_lutc_input = "datac";

cycloneive_lcell_comb \Selector5~4 (
	.dataa(\burstwrap_boundary_width_write[2]~4_combout ),
	.datab(\burstwrap_boundary_width_write[3]~6_combout ),
	.datac(\Add1~0_combout ),
	.datad(\Selector5~5_combout ),
	.cin(gnd),
	.combout(Selector5),
	.cout());
defparam \Selector5~4 .lut_mask = 16'hFFFE;
defparam \Selector5~4 .sum_lutc_input = "datac";

cycloneive_lcell_comb \Selector13~0 (
	.dataa(data1_91),
	.datab(data1_81),
	.datac(\Add5~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(Selector13),
	.cout());
defparam \Selector13~0 .lut_mask = 16'hFEFE;
defparam \Selector13~0 .sum_lutc_input = "datac";

cycloneive_lcell_comb \LessThan27~0 (
	.dataa(\burstwrap_boundary_width_read[0]~0_combout ),
	.datab(\burstwrap_boundary_width_read[1]~2_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(LessThan27),
	.cout());
defparam \LessThan27~0 .lut_mask = 16'h8888;
defparam \LessThan27~0 .sum_lutc_input = "datac";

cycloneive_lcell_comb \Selector12~2 (
	.dataa(\Add5~6_combout ),
	.datab(\Selector15~2_combout ),
	.datac(\burstwrap_boundary_width_read[2]~4_combout ),
	.datad(\Selector12~3_combout ),
	.cin(gnd),
	.combout(Selector12),
	.cout());
defparam \Selector12~2 .lut_mask = 16'hB0BB;
defparam \Selector12~2 .sum_lutc_input = "datac";

cycloneive_lcell_comb \Selector4~2 (
	.dataa(\Add4~6_combout ),
	.datab(\Selector7~0_combout ),
	.datac(\burstwrap_boundary_width_write[2]~4_combout ),
	.datad(\Selector1~0_combout ),
	.cin(gnd),
	.combout(Selector4),
	.cout());
defparam \Selector4~2 .lut_mask = 16'hB0BB;
defparam \Selector4~2 .sum_lutc_input = "datac";

cycloneive_lcell_comb \Selector11~2 (
	.dataa(data1_91),
	.datab(\Add5~8_combout ),
	.datac(data1_81),
	.datad(\Selector11~1_combout ),
	.cin(gnd),
	.combout(Selector11),
	.cout());
defparam \Selector11~2 .lut_mask = 16'hFEF4;
defparam \Selector11~2 .sum_lutc_input = "datac";

cycloneive_lcell_comb \Selector3~2 (
	.dataa(\Equal1~0_combout ),
	.datab(\Add1~0_combout ),
	.datac(\Selector3~0_combout ),
	.datad(\Selector3~1_combout ),
	.cin(gnd),
	.combout(Selector3),
	.cout());
defparam \Selector3~2 .lut_mask = 16'hF0D0;
defparam \Selector3~2 .sum_lutc_input = "datac";

cycloneive_lcell_comb \Selector10~4 (
	.dataa(\Add5~10_combout ),
	.datab(\Selector15~2_combout ),
	.datac(\burstwrap_boundary_width_read[3]~6_combout ),
	.datad(\Selector10~5_combout ),
	.cin(gnd),
	.combout(Selector10),
	.cout());
defparam \Selector10~4 .lut_mask = 16'hB0BB;
defparam \Selector10~4 .sum_lutc_input = "datac";

cycloneive_lcell_comb \Selector2~0 (
	.dataa(\LessThan23~0_combout ),
	.datab(\Add4~10_combout ),
	.datac(\Selector7~0_combout ),
	.datad(\Selector1~0_combout ),
	.cin(gnd),
	.combout(Selector2),
	.cout());
defparam \Selector2~0 .lut_mask = 16'h8ACF;
defparam \Selector2~0 .sum_lutc_input = "datac";

cycloneive_lcell_comb \Selector9~2 (
	.dataa(\Add5~12_combout ),
	.datab(\Selector15~2_combout ),
	.datac(\burstwrap_boundary_width_read[3]~6_combout ),
	.datad(\Selector9~1_combout ),
	.cin(gnd),
	.combout(Selector9),
	.cout());
defparam \Selector9~2 .lut_mask = 16'hB0BB;
defparam \Selector9~2 .sum_lutc_input = "datac";

cycloneive_lcell_comb \Selector1~2 (
	.dataa(\Selector1~1_combout ),
	.datab(\burstwrap_boundary_width_write[0]~0_combout ),
	.datac(\LessThan23~0_combout ),
	.datad(\Selector1~0_combout ),
	.cin(gnd),
	.combout(Selector1),
	.cout());
defparam \Selector1~2 .lut_mask = 16'h80AA;
defparam \Selector1~2 .sum_lutc_input = "datac";

cycloneive_lcell_comb \Selector5~6 (
	.dataa(data1_8),
	.datab(data1_9),
	.datac(\Add4~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(Selector51),
	.cout());
defparam \Selector5~6 .lut_mask = 16'hFEFE;
defparam \Selector5~6 .sum_lutc_input = "datac";

cycloneive_lcell_comb \Decoder1~7 (
	.dataa(data1_121),
	.datab(data1_101),
	.datac(data1_111),
	.datad(gnd),
	.cin(gnd),
	.combout(\Decoder1~7_combout ),
	.cout());
defparam \Decoder1~7 .lut_mask = 16'h8080;
defparam \Decoder1~7 .sum_lutc_input = "datac";

cycloneive_lcell_comb \Decoder1~6 (
	.dataa(data1_121),
	.datab(data1_111),
	.datac(gnd),
	.datad(data1_101),
	.cin(gnd),
	.combout(\Decoder1~6_combout ),
	.cout());
defparam \Decoder1~6 .lut_mask = 16'h0088;
defparam \Decoder1~6 .sum_lutc_input = "datac";

cycloneive_lcell_comb \Decoder1~5 (
	.dataa(data1_121),
	.datab(data1_101),
	.datac(gnd),
	.datad(data1_111),
	.cin(gnd),
	.combout(\Decoder1~5_combout ),
	.cout());
defparam \Decoder1~5 .lut_mask = 16'h0088;
defparam \Decoder1~5 .sum_lutc_input = "datac";

cycloneive_lcell_comb \Decoder1~4 (
	.dataa(data1_121),
	.datab(gnd),
	.datac(data1_101),
	.datad(data1_111),
	.cin(gnd),
	.combout(\Decoder1~4_combout ),
	.cout());
defparam \Decoder1~4 .lut_mask = 16'h000A;
defparam \Decoder1~4 .sum_lutc_input = "datac";

cycloneive_lcell_comb \Decoder1~3 (
	.dataa(data1_101),
	.datab(data1_111),
	.datac(gnd),
	.datad(data1_121),
	.cin(gnd),
	.combout(\Decoder1~3_combout ),
	.cout());
defparam \Decoder1~3 .lut_mask = 16'h0088;
defparam \Decoder1~3 .sum_lutc_input = "datac";

cycloneive_lcell_comb \Decoder1~2 (
	.dataa(data1_111),
	.datab(gnd),
	.datac(data1_121),
	.datad(data1_101),
	.cin(gnd),
	.combout(\Decoder1~2_combout ),
	.cout());
defparam \Decoder1~2 .lut_mask = 16'h000A;
defparam \Decoder1~2 .sum_lutc_input = "datac";

cycloneive_lcell_comb \Decoder1~0 (
	.dataa(data1_101),
	.datab(gnd),
	.datac(data1_121),
	.datad(data1_111),
	.cin(gnd),
	.combout(\Decoder1~0_combout ),
	.cout());
defparam \Decoder1~0 .lut_mask = 16'h000A;
defparam \Decoder1~0 .sum_lutc_input = "datac";

cycloneive_lcell_comb \Decoder1~1 (
	.dataa(gnd),
	.datab(data1_121),
	.datac(data1_101),
	.datad(data1_111),
	.cin(gnd),
	.combout(\Decoder1~1_combout ),
	.cout());
defparam \Decoder1~1 .lut_mask = 16'h0003;
defparam \Decoder1~1 .sum_lutc_input = "datac";

cycloneive_lcell_comb \Add5~0 (
	.dataa(\Decoder1~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Add5~0_combout ),
	.cout(\Add5~1 ));
defparam \Add5~0 .lut_mask = 16'h55AA;
defparam \Add5~0 .sum_lutc_input = "datac";

cycloneive_lcell_comb \Add5~2 (
	.dataa(\Decoder1~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add5~1 ),
	.combout(\Add5~2_combout ),
	.cout(\Add5~3 ));
defparam \Add5~2 .lut_mask = 16'hA505;
defparam \Add5~2 .sum_lutc_input = "cin";

cycloneive_lcell_comb \Add5~4 (
	.dataa(\Decoder1~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add5~3 ),
	.combout(\Add5~4_combout ),
	.cout(\Add5~5 ));
defparam \Add5~4 .lut_mask = 16'h5AAF;
defparam \Add5~4 .sum_lutc_input = "cin";

cycloneive_lcell_comb \Add5~6 (
	.dataa(\Decoder1~3_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add5~5 ),
	.combout(\Add5~6_combout ),
	.cout(\Add5~7 ));
defparam \Add5~6 .lut_mask = 16'hA505;
defparam \Add5~6 .sum_lutc_input = "cin";

cycloneive_lcell_comb \Add5~8 (
	.dataa(\Decoder1~4_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add5~7 ),
	.combout(\Add5~8_combout ),
	.cout(\Add5~9 ));
defparam \Add5~8 .lut_mask = 16'h5AAF;
defparam \Add5~8 .sum_lutc_input = "cin";

cycloneive_lcell_comb \Add5~10 (
	.dataa(\Decoder1~5_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add5~9 ),
	.combout(\Add5~10_combout ),
	.cout(\Add5~11 ));
defparam \Add5~10 .lut_mask = 16'hA505;
defparam \Add5~10 .sum_lutc_input = "cin";

cycloneive_lcell_comb \Add5~12 (
	.dataa(\Decoder1~6_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add5~11 ),
	.combout(\Add5~12_combout ),
	.cout(\Add5~13 ));
defparam \Add5~12 .lut_mask = 16'h5AAF;
defparam \Add5~12 .sum_lutc_input = "cin";

cycloneive_lcell_comb \Add4~0 (
	.dataa(\align_address_to_size|Decoder0~7_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Add4~0_combout ),
	.cout(\Add4~1 ));
defparam \Add4~0 .lut_mask = 16'h55AA;
defparam \Add4~0 .sum_lutc_input = "datac";

cycloneive_lcell_comb \Add4~2 (
	.dataa(\align_address_to_size|Decoder0~6_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add4~1 ),
	.combout(\Add4~2_combout ),
	.cout(\Add4~3 ));
defparam \Add4~2 .lut_mask = 16'hA505;
defparam \Add4~2 .sum_lutc_input = "cin";

cycloneive_lcell_comb \Add4~4 (
	.dataa(\align_address_to_size|Decoder0~5_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add4~3 ),
	.combout(\Add4~4_combout ),
	.cout(\Add4~5 ));
defparam \Add4~4 .lut_mask = 16'h5AAF;
defparam \Add4~4 .sum_lutc_input = "cin";

cycloneive_lcell_comb \Add4~6 (
	.dataa(\align_address_to_size|Decoder0~4_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add4~5 ),
	.combout(\Add4~6_combout ),
	.cout(\Add4~7 ));
defparam \Add4~6 .lut_mask = 16'hA505;
defparam \Add4~6 .sum_lutc_input = "cin";

cycloneive_lcell_comb \Add4~8 (
	.dataa(\align_address_to_size|Decoder0~3_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add4~7 ),
	.combout(\Add4~8_combout ),
	.cout(\Add4~9 ));
defparam \Add4~8 .lut_mask = 16'h5AAF;
defparam \Add4~8 .sum_lutc_input = "cin";

cycloneive_lcell_comb \Add4~10 (
	.dataa(\align_address_to_size|Decoder0~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add4~9 ),
	.combout(\Add4~10_combout ),
	.cout(\Add4~11 ));
defparam \Add4~10 .lut_mask = 16'hA505;
defparam \Add4~10 .sum_lutc_input = "cin";

cycloneive_lcell_comb \Add4~12 (
	.dataa(\align_address_to_size|Decoder0~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add4~11 ),
	.combout(\Add4~12_combout ),
	.cout(\Add4~13 ));
defparam \Add4~12 .lut_mask = 16'h5AAF;
defparam \Add4~12 .sum_lutc_input = "cin";

cycloneive_lcell_comb \burst_bytecount[3]~26 (
	.dataa(write_cp_data_113),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\burst_bytecount[3]~26_combout ),
	.cout());
defparam \burst_bytecount[3]~26 .lut_mask = 16'h5555;
defparam \burst_bytecount[3]~26 .sum_lutc_input = "datac";

dffeas \burst_bytecount[3] (
	.clk(clk_clk),
	.d(\burst_bytecount[3]~26_combout ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(awready),
	.q(\burst_bytecount[3]~q ),
	.prn(vcc));
defparam \burst_bytecount[3] .is_wysiwyg = "true";
defparam \burst_bytecount[3] .power_up = "low";

cycloneive_lcell_comb \total_write_bytecount_wire[3]~0 (
	.dataa(data1_131),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\total_write_bytecount_wire[3]~0_combout ),
	.cout(\total_write_bytecount_wire[3]~1 ));
defparam \total_write_bytecount_wire[3]~0 .lut_mask = 16'h55AA;
defparam \total_write_bytecount_wire[3]~0 .sum_lutc_input = "datac";

cycloneive_lcell_comb \sop_enable~0 (
	.dataa(data1_0),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\sop_enable~0_combout ),
	.cout());
defparam \sop_enable~0 .lut_mask = 16'h5555;
defparam \sop_enable~0 .sum_lutc_input = "datac";

dffeas sop_enable(
	.clk(clk_clk),
	.d(\sop_enable~0_combout ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(awready),
	.q(\sop_enable~q ),
	.prn(vcc));
defparam sop_enable.is_wysiwyg = "true";
defparam sop_enable.power_up = "low";

cycloneive_lcell_comb \burst_bytecount[4]~9 (
	.dataa(write_cp_data_113),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\burst_bytecount[4]~9_cout ));
defparam \burst_bytecount[4]~9 .lut_mask = 16'h00AA;
defparam \burst_bytecount[4]~9 .sum_lutc_input = "datac";

cycloneive_lcell_comb \burst_bytecount[4]~10 (
	.dataa(write_cp_data_114),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\burst_bytecount[4]~9_cout ),
	.combout(\burst_bytecount[4]~10_combout ),
	.cout(\burst_bytecount[4]~11 ));
defparam \burst_bytecount[4]~10 .lut_mask = 16'hA505;
defparam \burst_bytecount[4]~10 .sum_lutc_input = "cin";

dffeas \burst_bytecount[4] (
	.clk(clk_clk),
	.d(\burst_bytecount[4]~10_combout ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(awready),
	.q(\burst_bytecount[4]~q ),
	.prn(vcc));
defparam \burst_bytecount[4] .is_wysiwyg = "true";
defparam \burst_bytecount[4] .power_up = "low";

cycloneive_lcell_comb \total_write_bytecount_wire[4]~2 (
	.dataa(data1_141),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\total_write_bytecount_wire[3]~1 ),
	.combout(\total_write_bytecount_wire[4]~2_combout ),
	.cout(\total_write_bytecount_wire[4]~3 ));
defparam \total_write_bytecount_wire[4]~2 .lut_mask = 16'h5A5F;
defparam \total_write_bytecount_wire[4]~2 .sum_lutc_input = "cin";

cycloneive_lcell_comb \burst_bytecount[5]~12 (
	.dataa(write_cp_data_115),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\burst_bytecount[4]~11 ),
	.combout(\burst_bytecount[5]~12_combout ),
	.cout(\burst_bytecount[5]~13 ));
defparam \burst_bytecount[5]~12 .lut_mask = 16'h5AAF;
defparam \burst_bytecount[5]~12 .sum_lutc_input = "cin";

dffeas \burst_bytecount[5] (
	.clk(clk_clk),
	.d(\burst_bytecount[5]~12_combout ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(awready),
	.q(\burst_bytecount[5]~q ),
	.prn(vcc));
defparam \burst_bytecount[5] .is_wysiwyg = "true";
defparam \burst_bytecount[5] .power_up = "low";

cycloneive_lcell_comb \total_write_bytecount_wire[5]~4 (
	.dataa(data1_151),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\total_write_bytecount_wire[4]~3 ),
	.combout(\total_write_bytecount_wire[5]~4_combout ),
	.cout(\total_write_bytecount_wire[5]~5 ));
defparam \total_write_bytecount_wire[5]~4 .lut_mask = 16'hA50A;
defparam \total_write_bytecount_wire[5]~4 .sum_lutc_input = "cin";

cycloneive_lcell_comb \burst_bytecount[6]~14 (
	.dataa(write_cp_data_116),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\burst_bytecount[5]~13 ),
	.combout(\burst_bytecount[6]~14_combout ),
	.cout(\burst_bytecount[6]~15 ));
defparam \burst_bytecount[6]~14 .lut_mask = 16'hA505;
defparam \burst_bytecount[6]~14 .sum_lutc_input = "cin";

dffeas \burst_bytecount[6] (
	.clk(clk_clk),
	.d(\burst_bytecount[6]~14_combout ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(awready),
	.q(\burst_bytecount[6]~q ),
	.prn(vcc));
defparam \burst_bytecount[6] .is_wysiwyg = "true";
defparam \burst_bytecount[6] .power_up = "low";

cycloneive_lcell_comb \total_write_bytecount_wire[6]~6 (
	.dataa(data1_161),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\total_write_bytecount_wire[5]~5 ),
	.combout(\total_write_bytecount_wire[6]~6_combout ),
	.cout(\total_write_bytecount_wire[6]~7 ));
defparam \total_write_bytecount_wire[6]~6 .lut_mask = 16'h5A5F;
defparam \total_write_bytecount_wire[6]~6 .sum_lutc_input = "cin";

cycloneive_lcell_comb \burst_bytecount[7]~16 (
	.dataa(write_cp_data_117),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\burst_bytecount[6]~15 ),
	.combout(\burst_bytecount[7]~16_combout ),
	.cout(\burst_bytecount[7]~17 ));
defparam \burst_bytecount[7]~16 .lut_mask = 16'h5AAF;
defparam \burst_bytecount[7]~16 .sum_lutc_input = "cin";

dffeas \burst_bytecount[7] (
	.clk(clk_clk),
	.d(\burst_bytecount[7]~16_combout ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(awready),
	.q(\burst_bytecount[7]~q ),
	.prn(vcc));
defparam \burst_bytecount[7] .is_wysiwyg = "true";
defparam \burst_bytecount[7] .power_up = "low";

cycloneive_lcell_comb \total_write_bytecount_wire[7]~8 (
	.dataa(data1_171),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\total_write_bytecount_wire[6]~7 ),
	.combout(\total_write_bytecount_wire[7]~8_combout ),
	.cout(\total_write_bytecount_wire[7]~9 ));
defparam \total_write_bytecount_wire[7]~8 .lut_mask = 16'hA50A;
defparam \total_write_bytecount_wire[7]~8 .sum_lutc_input = "cin";

cycloneive_lcell_comb \burst_bytecount[8]~18 (
	.dataa(write_cp_data_118),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\burst_bytecount[7]~17 ),
	.combout(\burst_bytecount[8]~18_combout ),
	.cout(\burst_bytecount[8]~19 ));
defparam \burst_bytecount[8]~18 .lut_mask = 16'hA505;
defparam \burst_bytecount[8]~18 .sum_lutc_input = "cin";

dffeas \burst_bytecount[8] (
	.clk(clk_clk),
	.d(\burst_bytecount[8]~18_combout ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(awready),
	.q(\burst_bytecount[8]~q ),
	.prn(vcc));
defparam \burst_bytecount[8] .is_wysiwyg = "true";
defparam \burst_bytecount[8] .power_up = "low";

cycloneive_lcell_comb \total_write_bytecount_wire[8]~10 (
	.dataa(data1_181),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\total_write_bytecount_wire[7]~9 ),
	.combout(\total_write_bytecount_wire[8]~10_combout ),
	.cout(\total_write_bytecount_wire[8]~11 ));
defparam \total_write_bytecount_wire[8]~10 .lut_mask = 16'h5A5F;
defparam \total_write_bytecount_wire[8]~10 .sum_lutc_input = "cin";

cycloneive_lcell_comb \burst_bytecount[9]~20 (
	.dataa(write_cp_data_119),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\burst_bytecount[8]~19 ),
	.combout(\burst_bytecount[9]~20_combout ),
	.cout(\burst_bytecount[9]~21 ));
defparam \burst_bytecount[9]~20 .lut_mask = 16'h5AAF;
defparam \burst_bytecount[9]~20 .sum_lutc_input = "cin";

dffeas \burst_bytecount[9] (
	.clk(clk_clk),
	.d(\burst_bytecount[9]~20_combout ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(awready),
	.q(\burst_bytecount[9]~q ),
	.prn(vcc));
defparam \burst_bytecount[9] .is_wysiwyg = "true";
defparam \burst_bytecount[9] .power_up = "low";

cycloneive_lcell_comb \total_write_bytecount_wire[9]~12 (
	.dataa(data1_191),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\total_write_bytecount_wire[8]~11 ),
	.combout(\total_write_bytecount_wire[9]~12_combout ),
	.cout(\total_write_bytecount_wire[9]~13 ));
defparam \total_write_bytecount_wire[9]~12 .lut_mask = 16'hA50A;
defparam \total_write_bytecount_wire[9]~12 .sum_lutc_input = "cin";

cycloneive_lcell_comb \burst_bytecount[10]~22 (
	.dataa(write_cp_data_120),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\burst_bytecount[9]~21 ),
	.combout(\burst_bytecount[10]~22_combout ),
	.cout(\burst_bytecount[10]~23 ));
defparam \burst_bytecount[10]~22 .lut_mask = 16'hA505;
defparam \burst_bytecount[10]~22 .sum_lutc_input = "cin";

dffeas \burst_bytecount[10] (
	.clk(clk_clk),
	.d(\burst_bytecount[10]~22_combout ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(awready),
	.q(\burst_bytecount[10]~q ),
	.prn(vcc));
defparam \burst_bytecount[10] .is_wysiwyg = "true";
defparam \burst_bytecount[10] .power_up = "low";

cycloneive_lcell_comb \total_write_bytecount_wire[10]~14 (
	.dataa(data1_201),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\total_write_bytecount_wire[9]~13 ),
	.combout(\total_write_bytecount_wire[10]~14_combout ),
	.cout(\total_write_bytecount_wire[10]~15 ));
defparam \total_write_bytecount_wire[10]~14 .lut_mask = 16'h5A5F;
defparam \total_write_bytecount_wire[10]~14 .sum_lutc_input = "cin";

cycloneive_lcell_comb \burst_bytecount[11]~24 (
	.dataa(write_cp_data_121),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\burst_bytecount[10]~23 ),
	.combout(\burst_bytecount[11]~24_combout ),
	.cout());
defparam \burst_bytecount[11]~24 .lut_mask = 16'h5A5A;
defparam \burst_bytecount[11]~24 .sum_lutc_input = "cin";

dffeas \burst_bytecount[11] (
	.clk(clk_clk),
	.d(\burst_bytecount[11]~24_combout ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(awready),
	.q(\burst_bytecount[11]~q ),
	.prn(vcc));
defparam \burst_bytecount[11] .is_wysiwyg = "true";
defparam \burst_bytecount[11] .power_up = "low";

cycloneive_lcell_comb \Add6~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\total_write_bytecount_wire[10]~15 ),
	.combout(\Add6~0_combout ),
	.cout());
defparam \Add6~0 .lut_mask = 16'h0F0F;
defparam \Add6~0 .sum_lutc_input = "cin";

cycloneive_lcell_comb \Selector9~0 (
	.dataa(data1_91),
	.datab(gnd),
	.datac(gnd),
	.datad(data1_81),
	.cin(gnd),
	.combout(\Selector9~0_combout ),
	.cout());
defparam \Selector9~0 .lut_mask = 16'h00AA;
defparam \Selector9~0 .sum_lutc_input = "datac";

cycloneive_lcell_comb \LessThan14~1 (
	.dataa(gnd),
	.datab(read_cp_data_113),
	.datac(read_cp_data_114),
	.datad(read_cp_data_115),
	.cin(gnd),
	.combout(\LessThan14~1_combout ),
	.cout());
defparam \LessThan14~1 .lut_mask = 16'h0003;
defparam \LessThan14~1 .sum_lutc_input = "datac";

cycloneive_lcell_comb \log2ceil~43 (
	.dataa(read_cp_data_116),
	.datab(read_cp_data_117),
	.datac(\LessThan14~1_combout ),
	.datad(read_cp_data_118),
	.cin(gnd),
	.combout(\log2ceil~43_combout ),
	.cout());
defparam \log2ceil~43 .lut_mask = 16'h0010;
defparam \log2ceil~43 .sum_lutc_input = "datac";

cycloneive_lcell_comb \log2ceil~29 (
	.dataa(read_cp_data_121),
	.datab(read_cp_data_119),
	.datac(read_cp_data_120),
	.datad(\log2ceil~43_combout ),
	.cin(gnd),
	.combout(\log2ceil~29_combout ),
	.cout());
defparam \log2ceil~29 .lut_mask = 16'h1505;
defparam \log2ceil~29 .sum_lutc_input = "datac";

cycloneive_lcell_comb \LessThan10~0 (
	.dataa(read_cp_data_113),
	.datab(read_cp_data_114),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\LessThan10~0_combout ),
	.cout());
defparam \LessThan10~0 .lut_mask = 16'h8888;
defparam \LessThan10~0 .sum_lutc_input = "datac";

cycloneive_lcell_comb \log2ceil~26 (
	.dataa(\LessThan10~0_combout ),
	.datab(LessThan14),
	.datac(log2ceil),
	.datad(read_cp_data_121),
	.cin(gnd),
	.combout(\log2ceil~26_combout ),
	.cout());
defparam \log2ceil~26 .lut_mask = 16'h00BF;
defparam \log2ceil~26 .sum_lutc_input = "datac";

cycloneive_lcell_comb \LessThan11~1 (
	.dataa(read_cp_data_116),
	.datab(read_cp_data_115),
	.datac(read_cp_data_113),
	.datad(read_cp_data_114),
	.cin(gnd),
	.combout(\LessThan11~1_combout ),
	.cout());
defparam \LessThan11~1 .lut_mask = 16'hEEEA;
defparam \LessThan11~1 .sum_lutc_input = "datac";

cycloneive_lcell_comb \LessThan11~2 (
	.dataa(read_cp_data_118),
	.datab(read_cp_data_119),
	.datac(read_cp_data_117),
	.datad(\LessThan11~1_combout ),
	.cin(gnd),
	.combout(\LessThan11~2_combout ),
	.cout());
defparam \LessThan11~2 .lut_mask = 16'hFFFE;
defparam \LessThan11~2 .sum_lutc_input = "datac";

cycloneive_lcell_comb \log2ceil~27 (
	.dataa(\LessThan14~1_combout ),
	.datab(read_cp_data_116),
	.datac(read_cp_data_117),
	.datad(gnd),
	.cin(gnd),
	.combout(\log2ceil~27_combout ),
	.cout());
defparam \log2ceil~27 .lut_mask = 16'h0B0B;
defparam \log2ceil~27 .sum_lutc_input = "datac";

cycloneive_lcell_comb \log2ceil~28 (
	.dataa(read_cp_data_118),
	.datab(read_cp_data_119),
	.datac(read_cp_data_120),
	.datad(\log2ceil~27_combout ),
	.cin(gnd),
	.combout(\log2ceil~28_combout ),
	.cout());
defparam \log2ceil~28 .lut_mask = 16'h0100;
defparam \log2ceil~28 .sum_lutc_input = "datac";

cycloneive_lcell_comb \log2ceil~31 (
	.dataa(\log2ceil~26_combout ),
	.datab(read_cp_data_120),
	.datac(\LessThan11~2_combout ),
	.datad(\log2ceil~28_combout ),
	.cin(gnd),
	.combout(\log2ceil~31_combout ),
	.cout());
defparam \log2ceil~31 .lut_mask = 16'h00A8;
defparam \log2ceil~31 .sum_lutc_input = "datac";

cycloneive_lcell_comb \LessThan14~2 (
	.dataa(read_cp_data_116),
	.datab(read_cp_data_117),
	.datac(gnd),
	.datad(\LessThan14~1_combout ),
	.cin(gnd),
	.combout(\LessThan14~2_combout ),
	.cout());
defparam \LessThan14~2 .lut_mask = 16'hEEFF;
defparam \LessThan14~2 .sum_lutc_input = "datac";

cycloneive_lcell_comb \log2ceil~30 (
	.dataa(read_cp_data_118),
	.datab(\LessThan14~2_combout ),
	.datac(read_cp_data_119),
	.datad(read_cp_data_120),
	.cin(gnd),
	.combout(\log2ceil~30_combout ),
	.cout());
defparam \log2ceil~30 .lut_mask = 16'h0007;
defparam \log2ceil~30 .sum_lutc_input = "datac";

cycloneive_lcell_comb \LessThan13~0 (
	.dataa(read_cp_data_117),
	.datab(read_cp_data_116),
	.datac(\LessThan14~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\LessThan13~0_combout ),
	.cout());
defparam \LessThan13~0 .lut_mask = 16'h8A8A;
defparam \LessThan13~0 .sum_lutc_input = "datac";

cycloneive_lcell_comb \LessThan13~1 (
	.dataa(read_cp_data_118),
	.datab(read_cp_data_119),
	.datac(read_cp_data_120),
	.datad(\LessThan13~0_combout ),
	.cin(gnd),
	.combout(\LessThan13~1_combout ),
	.cout());
defparam \LessThan13~1 .lut_mask = 16'hFFFE;
defparam \LessThan13~1 .sum_lutc_input = "datac";

cycloneive_lcell_comb \log2ceil~39 (
	.dataa(read_cp_data_120),
	.datab(read_cp_data_119),
	.datac(read_cp_data_118),
	.datad(\LessThan14~2_combout ),
	.cin(gnd),
	.combout(\log2ceil~39_combout ),
	.cout());
defparam \log2ceil~39 .lut_mask = 16'h1115;
defparam \log2ceil~39 .sum_lutc_input = "datac";

cycloneive_lcell_comb \log2ceil~40 (
	.dataa(\log2ceil~30_combout ),
	.datab(\LessThan13~1_combout ),
	.datac(\log2ceil~39_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\log2ceil~40_combout ),
	.cout());
defparam \log2ceil~40 .lut_mask = 16'hFBFB;
defparam \log2ceil~40 .sum_lutc_input = "datac";

cycloneive_lcell_comb \log2ceil~41 (
	.dataa(\log2ceil~29_combout ),
	.datab(read_cp_data_121),
	.datac(\log2ceil~31_combout ),
	.datad(\log2ceil~40_combout ),
	.cin(gnd),
	.combout(\log2ceil~41_combout ),
	.cout());
defparam \log2ceil~41 .lut_mask = 16'h3020;
defparam \log2ceil~41 .sum_lutc_input = "datac";

cycloneive_lcell_comb \log2ceil~44 (
	.dataa(\log2ceil~28_combout ),
	.datab(\LessThan13~1_combout ),
	.datac(\LessThan11~2_combout ),
	.datad(read_cp_data_120),
	.cin(gnd),
	.combout(\log2ceil~44_combout ),
	.cout());
defparam \log2ceil~44 .lut_mask = 16'h202F;
defparam \log2ceil~44 .sum_lutc_input = "datac";

cycloneive_lcell_comb \log2ceil~32 (
	.dataa(read_cp_data_121),
	.datab(\log2ceil~30_combout ),
	.datac(\log2ceil~31_combout ),
	.datad(\LessThan13~1_combout ),
	.cin(gnd),
	.combout(\log2ceil~32_combout ),
	.cout());
defparam \log2ceil~32 .lut_mask = 16'hEFFF;
defparam \log2ceil~32 .sum_lutc_input = "datac";

cycloneive_lcell_comb \log2ceil~45 (
	.dataa(\log2ceil~26_combout ),
	.datab(\log2ceil~44_combout ),
	.datac(\log2ceil~32_combout ),
	.datad(\log2ceil~29_combout ),
	.cin(gnd),
	.combout(\log2ceil~45_combout ),
	.cout());
defparam \log2ceil~45 .lut_mask = 16'h8F80;
defparam \log2ceil~45 .sum_lutc_input = "datac";

cycloneive_lcell_comb \log2ceil~33 (
	.dataa(read_cp_data_119),
	.datab(read_cp_data_118),
	.datac(\LessThan14~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\log2ceil~33_combout ),
	.cout());
defparam \log2ceil~33 .lut_mask = 16'hBDBD;
defparam \log2ceil~33 .sum_lutc_input = "datac";

cycloneive_lcell_comb \log2ceil~34 (
	.dataa(read_cp_data_120),
	.datab(\LessThan11~2_combout ),
	.datac(\log2ceil~33_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\log2ceil~34_combout ),
	.cout());
defparam \log2ceil~34 .lut_mask = 16'hEAEA;
defparam \log2ceil~34 .sum_lutc_input = "datac";

cycloneive_lcell_comb \log2ceil~35 (
	.dataa(\LessThan13~1_combout ),
	.datab(\log2ceil~26_combout ),
	.datac(\log2ceil~28_combout ),
	.datad(\log2ceil~34_combout ),
	.cin(gnd),
	.combout(\log2ceil~35_combout ),
	.cout());
defparam \log2ceil~35 .lut_mask = 16'h0800;
defparam \log2ceil~35 .sum_lutc_input = "datac";

cycloneive_lcell_comb \log2ceil~36 (
	.dataa(read_cp_data_114),
	.datab(LessThan14),
	.datac(log2ceil),
	.datad(read_cp_data_113),
	.cin(gnd),
	.combout(\log2ceil~36_combout ),
	.cout());
defparam \log2ceil~36 .lut_mask = 16'h0080;
defparam \log2ceil~36 .sum_lutc_input = "datac";

cycloneive_lcell_comb \log2ceil~37 (
	.dataa(\log2ceil~36_combout ),
	.datab(\log2ceil~26_combout ),
	.datac(read_cp_data_120),
	.datad(\LessThan11~2_combout ),
	.cin(gnd),
	.combout(\log2ceil~37_combout ),
	.cout());
defparam \log2ceil~37 .lut_mask = 16'hEEEA;
defparam \log2ceil~37 .sum_lutc_input = "datac";

cycloneive_lcell_comb \log2ceil~38 (
	.dataa(\log2ceil~29_combout ),
	.datab(\log2ceil~35_combout ),
	.datac(\log2ceil~37_combout ),
	.datad(\log2ceil~31_combout ),
	.cin(gnd),
	.combout(\log2ceil~38_combout ),
	.cout());
defparam \log2ceil~38 .lut_mask = 16'h88A8;
defparam \log2ceil~38 .sum_lutc_input = "datac";

cycloneive_lcell_comb \burstwrap_boundary_width_read[0]~0 (
	.dataa(\log2ceil~38_combout ),
	.datab(data1_101),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\burstwrap_boundary_width_read[0]~0_combout ),
	.cout(\burstwrap_boundary_width_read[0]~1 ));
defparam \burstwrap_boundary_width_read[0]~0 .lut_mask = 16'h6688;
defparam \burstwrap_boundary_width_read[0]~0 .sum_lutc_input = "datac";

cycloneive_lcell_comb \burstwrap_boundary_width_read[1]~2 (
	.dataa(\log2ceil~45_combout ),
	.datab(data1_111),
	.datac(gnd),
	.datad(vcc),
	.cin(\burstwrap_boundary_width_read[0]~1 ),
	.combout(\burstwrap_boundary_width_read[1]~2_combout ),
	.cout(\burstwrap_boundary_width_read[1]~3 ));
defparam \burstwrap_boundary_width_read[1]~2 .lut_mask = 16'h9617;
defparam \burstwrap_boundary_width_read[1]~2 .sum_lutc_input = "cin";

cycloneive_lcell_comb \burstwrap_boundary_width_read[2]~4 (
	.dataa(\log2ceil~41_combout ),
	.datab(data1_121),
	.datac(gnd),
	.datad(vcc),
	.cin(\burstwrap_boundary_width_read[1]~3 ),
	.combout(\burstwrap_boundary_width_read[2]~4_combout ),
	.cout(\burstwrap_boundary_width_read[2]~5 ));
defparam \burstwrap_boundary_width_read[2]~4 .lut_mask = 16'h698E;
defparam \burstwrap_boundary_width_read[2]~4 .sum_lutc_input = "cin";

cycloneive_lcell_comb \LessThan16~0 (
	.dataa(read_cp_data_118),
	.datab(read_cp_data_119),
	.datac(\LessThan14~2_combout ),
	.datad(read_cp_data_120),
	.cin(gnd),
	.combout(\LessThan16~0_combout ),
	.cout());
defparam \LessThan16~0 .lut_mask = 16'h01FF;
defparam \LessThan16~0 .sum_lutc_input = "datac";

cycloneive_lcell_comb \burstwrap_boundary_width_read[3]~6 (
	.dataa(read_cp_data_121),
	.datab(\LessThan16~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\burstwrap_boundary_width_read[2]~5 ),
	.combout(\burstwrap_boundary_width_read[3]~6_combout ),
	.cout(\burstwrap_boundary_width_read[3]~7 ));
defparam \burstwrap_boundary_width_read[3]~6 .lut_mask = 16'h4B4F;
defparam \burstwrap_boundary_width_read[3]~6 .sum_lutc_input = "cin";

cycloneive_lcell_comb \Add3~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\burstwrap_boundary_width_read[3]~7 ),
	.combout(\Add3~0_combout ),
	.cout());
defparam \Add3~0 .lut_mask = 16'h0F0F;
defparam \Add3~0 .sum_lutc_input = "cin";

cycloneive_lcell_comb \Selector15~2 (
	.dataa(gnd),
	.datab(gnd),
	.datac(data1_91),
	.datad(data1_81),
	.cin(gnd),
	.combout(\Selector15~2_combout ),
	.cout());
defparam \Selector15~2 .lut_mask = 16'h000F;
defparam \Selector15~2 .sum_lutc_input = "datac";

cycloneive_lcell_comb \Selector7~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(data1_8),
	.datad(data1_9),
	.cin(gnd),
	.combout(\Selector7~0_combout ),
	.cout());
defparam \Selector7~0 .lut_mask = 16'h000F;
defparam \Selector7~0 .sum_lutc_input = "datac";

cycloneive_lcell_comb \Equal1~0 (
	.dataa(data1_9),
	.datab(gnd),
	.datac(gnd),
	.datad(data1_8),
	.cin(gnd),
	.combout(\Equal1~0_combout ),
	.cout());
defparam \Equal1~0 .lut_mask = 16'h00AA;
defparam \Equal1~0 .sum_lutc_input = "datac";

cycloneive_lcell_comb \log2ceil~6 (
	.dataa(\total_write_bytecount_wire[5]~4_combout ),
	.datab(\total_write_bytecount_wire[6]~6_combout ),
	.datac(\total_write_bytecount_wire[3]~0_combout ),
	.datad(\total_write_bytecount_wire[4]~2_combout ),
	.cin(gnd),
	.combout(\log2ceil~6_combout ),
	.cout());
defparam \log2ceil~6 .lut_mask = 16'hFEEE;
defparam \log2ceil~6 .sum_lutc_input = "datac";

cycloneive_lcell_comb \log2ceil~7 (
	.dataa(\total_write_bytecount_wire[7]~8_combout ),
	.datab(\total_write_bytecount_wire[8]~10_combout ),
	.datac(\log2ceil~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\log2ceil~7_combout ),
	.cout());
defparam \log2ceil~7 .lut_mask = 16'hFEFE;
defparam \log2ceil~7 .sum_lutc_input = "datac";

cycloneive_lcell_comb \log2ceil~8 (
	.dataa(\Add6~0_combout ),
	.datab(\total_write_bytecount_wire[10]~14_combout ),
	.datac(\total_write_bytecount_wire[9]~12_combout ),
	.datad(\log2ceil~7_combout ),
	.cin(gnd),
	.combout(\log2ceil~8_combout ),
	.cout());
defparam \log2ceil~8 .lut_mask = 16'h5554;
defparam \log2ceil~8 .sum_lutc_input = "datac";

cycloneive_lcell_comb \LessThan2~0 (
	.dataa(\total_write_bytecount_wire[5]~4_combout ),
	.datab(\total_write_bytecount_wire[3]~0_combout ),
	.datac(\total_write_bytecount_wire[4]~2_combout ),
	.datad(\total_write_bytecount_wire[6]~6_combout ),
	.cin(gnd),
	.combout(\LessThan2~0_combout ),
	.cout());
defparam \LessThan2~0 .lut_mask = 16'hFFA8;
defparam \LessThan2~0 .sum_lutc_input = "datac";

cycloneive_lcell_comb \LessThan2~1 (
	.dataa(\total_write_bytecount_wire[7]~8_combout ),
	.datab(\total_write_bytecount_wire[8]~10_combout ),
	.datac(\total_write_bytecount_wire[9]~12_combout ),
	.datad(\LessThan2~0_combout ),
	.cin(gnd),
	.combout(\LessThan2~1_combout ),
	.cout());
defparam \LessThan2~1 .lut_mask = 16'hFFFE;
defparam \LessThan2~1 .sum_lutc_input = "datac";

cycloneive_lcell_comb \log2ceil~16 (
	.dataa(gnd),
	.datab(\total_write_bytecount_wire[10]~14_combout ),
	.datac(\LessThan2~1_combout ),
	.datad(\log2ceil~8_combout ),
	.cin(gnd),
	.combout(\log2ceil~16_combout ),
	.cout());
defparam \log2ceil~16 .lut_mask = 16'h03FF;
defparam \log2ceil~16 .sum_lutc_input = "datac";

cycloneive_lcell_comb \LessThan5~0 (
	.dataa(gnd),
	.datab(\total_write_bytecount_wire[3]~0_combout ),
	.datac(\total_write_bytecount_wire[4]~2_combout ),
	.datad(\total_write_bytecount_wire[5]~4_combout ),
	.cin(gnd),
	.combout(\LessThan5~0_combout ),
	.cout());
defparam \LessThan5~0 .lut_mask = 16'h0003;
defparam \LessThan5~0 .sum_lutc_input = "datac";

cycloneive_lcell_comb \log2ceil~9 (
	.dataa(\LessThan5~0_combout ),
	.datab(\total_write_bytecount_wire[6]~6_combout ),
	.datac(\total_write_bytecount_wire[7]~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\log2ceil~9_combout ),
	.cout());
defparam \log2ceil~9 .lut_mask = 16'h0B0B;
defparam \log2ceil~9 .sum_lutc_input = "datac";

cycloneive_lcell_comb \log2ceil~10 (
	.dataa(\total_write_bytecount_wire[8]~10_combout ),
	.datab(\total_write_bytecount_wire[9]~12_combout ),
	.datac(\total_write_bytecount_wire[10]~14_combout ),
	.datad(\log2ceil~9_combout ),
	.cin(gnd),
	.combout(\log2ceil~10_combout ),
	.cout());
defparam \log2ceil~10 .lut_mask = 16'h0100;
defparam \log2ceil~10 .sum_lutc_input = "datac";

cycloneive_lcell_comb \LessThan4~0 (
	.dataa(\total_write_bytecount_wire[7]~8_combout ),
	.datab(\total_write_bytecount_wire[6]~6_combout ),
	.datac(\LessThan5~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\LessThan4~0_combout ),
	.cout());
defparam \LessThan4~0 .lut_mask = 16'h8A8A;
defparam \LessThan4~0 .sum_lutc_input = "datac";

cycloneive_lcell_comb \LessThan4~1 (
	.dataa(\total_write_bytecount_wire[8]~10_combout ),
	.datab(\total_write_bytecount_wire[9]~12_combout ),
	.datac(\total_write_bytecount_wire[10]~14_combout ),
	.datad(\LessThan4~0_combout ),
	.cin(gnd),
	.combout(\LessThan4~1_combout ),
	.cout());
defparam \LessThan4~1 .lut_mask = 16'hFFFE;
defparam \LessThan4~1 .sum_lutc_input = "datac";

cycloneive_lcell_comb \log2ceil~17 (
	.dataa(\log2ceil~16_combout ),
	.datab(\LessThan2~1_combout ),
	.datac(\log2ceil~10_combout ),
	.datad(\LessThan4~1_combout ),
	.cin(gnd),
	.combout(\log2ceil~17_combout ),
	.cout());
defparam \log2ceil~17 .lut_mask = 16'hAAEA;
defparam \log2ceil~17 .sum_lutc_input = "datac";

cycloneive_lcell_comb \log2ceil~42 (
	.dataa(\total_write_bytecount_wire[6]~6_combout ),
	.datab(\total_write_bytecount_wire[7]~8_combout ),
	.datac(\LessThan5~0_combout ),
	.datad(\total_write_bytecount_wire[8]~10_combout ),
	.cin(gnd),
	.combout(\log2ceil~42_combout ),
	.cout());
defparam \log2ceil~42 .lut_mask = 16'h0010;
defparam \log2ceil~42 .sum_lutc_input = "datac";

cycloneive_lcell_comb \log2ceil~12 (
	.dataa(\Add6~0_combout ),
	.datab(\total_write_bytecount_wire[9]~12_combout ),
	.datac(\total_write_bytecount_wire[10]~14_combout ),
	.datad(\log2ceil~42_combout ),
	.cin(gnd),
	.combout(\log2ceil~12_combout ),
	.cout());
defparam \log2ceil~12 .lut_mask = 16'h1505;
defparam \log2ceil~12 .sum_lutc_input = "datac";

cycloneive_lcell_comb \LessThan5~1 (
	.dataa(\total_write_bytecount_wire[6]~6_combout ),
	.datab(\total_write_bytecount_wire[7]~8_combout ),
	.datac(gnd),
	.datad(\LessThan5~0_combout ),
	.cin(gnd),
	.combout(\LessThan5~1_combout ),
	.cout());
defparam \LessThan5~1 .lut_mask = 16'hEEFF;
defparam \LessThan5~1 .sum_lutc_input = "datac";

cycloneive_lcell_comb \log2ceil~5 (
	.dataa(\total_write_bytecount_wire[8]~10_combout ),
	.datab(\LessThan5~1_combout ),
	.datac(\total_write_bytecount_wire[9]~12_combout ),
	.datad(\total_write_bytecount_wire[10]~14_combout ),
	.cin(gnd),
	.combout(\log2ceil~5_combout ),
	.cout());
defparam \log2ceil~5 .lut_mask = 16'h0007;
defparam \log2ceil~5 .sum_lutc_input = "datac";

cycloneive_lcell_comb \log2ceil~11 (
	.dataa(\log2ceil~8_combout ),
	.datab(\total_write_bytecount_wire[10]~14_combout ),
	.datac(\LessThan2~1_combout ),
	.datad(\log2ceil~10_combout ),
	.cin(gnd),
	.combout(\log2ceil~11_combout ),
	.cout());
defparam \log2ceil~11 .lut_mask = 16'h00A8;
defparam \log2ceil~11 .sum_lutc_input = "datac";

cycloneive_lcell_comb \log2ceil~18 (
	.dataa(\Add6~0_combout ),
	.datab(\log2ceil~5_combout ),
	.datac(\log2ceil~11_combout ),
	.datad(\LessThan4~1_combout ),
	.cin(gnd),
	.combout(\log2ceil~18_combout ),
	.cout());
defparam \log2ceil~18 .lut_mask = 16'hEFFF;
defparam \log2ceil~18 .sum_lutc_input = "datac";

cycloneive_lcell_comb \log2ceil~19 (
	.dataa(\log2ceil~8_combout ),
	.datab(\log2ceil~17_combout ),
	.datac(\log2ceil~12_combout ),
	.datad(\log2ceil~18_combout ),
	.cin(gnd),
	.combout(\log2ceil~19_combout ),
	.cout());
defparam \log2ceil~19 .lut_mask = 16'h88F0;
defparam \log2ceil~19 .sum_lutc_input = "datac";

cycloneive_lcell_comb \log2ceil~20 (
	.dataa(\total_write_bytecount_wire[10]~14_combout ),
	.datab(\total_write_bytecount_wire[9]~12_combout ),
	.datac(\total_write_bytecount_wire[8]~10_combout ),
	.datad(\LessThan5~1_combout ),
	.cin(gnd),
	.combout(\log2ceil~20_combout ),
	.cout());
defparam \log2ceil~20 .lut_mask = 16'hEFFB;
defparam \log2ceil~20 .sum_lutc_input = "datac";

cycloneive_lcell_comb \log2ceil~21 (
	.dataa(\LessThan4~1_combout ),
	.datab(\log2ceil~10_combout ),
	.datac(\log2ceil~20_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\log2ceil~21_combout ),
	.cout());
defparam \log2ceil~21 .lut_mask = 16'h2020;
defparam \log2ceil~21 .sum_lutc_input = "datac";

cycloneive_lcell_comb \log2ceil~22 (
	.dataa(\total_write_bytecount_wire[6]~6_combout ),
	.datab(\total_write_bytecount_wire[7]~8_combout ),
	.datac(\total_write_bytecount_wire[8]~10_combout ),
	.datad(\total_write_bytecount_wire[9]~12_combout ),
	.cin(gnd),
	.combout(\log2ceil~22_combout ),
	.cout());
defparam \log2ceil~22 .lut_mask = 16'h0001;
defparam \log2ceil~22 .sum_lutc_input = "datac";

cycloneive_lcell_comb \log2ceil~23 (
	.dataa(\total_write_bytecount_wire[5]~4_combout ),
	.datab(\total_write_bytecount_wire[10]~14_combout ),
	.datac(\total_write_bytecount_wire[4]~2_combout ),
	.datad(\total_write_bytecount_wire[3]~0_combout ),
	.cin(gnd),
	.combout(\log2ceil~23_combout ),
	.cout());
defparam \log2ceil~23 .lut_mask = 16'h0010;
defparam \log2ceil~23 .sum_lutc_input = "datac";

cycloneive_lcell_comb \log2ceil~24 (
	.dataa(\log2ceil~22_combout ),
	.datab(\log2ceil~23_combout ),
	.datac(\log2ceil~11_combout ),
	.datad(\log2ceil~16_combout ),
	.cin(gnd),
	.combout(\log2ceil~24_combout ),
	.cout());
defparam \log2ceil~24 .lut_mask = 16'h08FF;
defparam \log2ceil~24 .sum_lutc_input = "datac";

cycloneive_lcell_comb \log2ceil~25 (
	.dataa(\log2ceil~12_combout ),
	.datab(\log2ceil~11_combout ),
	.datac(\log2ceil~21_combout ),
	.datad(\log2ceil~24_combout ),
	.cin(gnd),
	.combout(\log2ceil~25_combout ),
	.cout());
defparam \log2ceil~25 .lut_mask = 16'hA200;
defparam \log2ceil~25 .sum_lutc_input = "datac";

cycloneive_lcell_comb \burstwrap_boundary_width_write[0]~0 (
	.dataa(\log2ceil~25_combout ),
	.datab(data1_10),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\burstwrap_boundary_width_write[0]~0_combout ),
	.cout(\burstwrap_boundary_width_write[0]~1 ));
defparam \burstwrap_boundary_width_write[0]~0 .lut_mask = 16'h6688;
defparam \burstwrap_boundary_width_write[0]~0 .sum_lutc_input = "datac";

cycloneive_lcell_comb \burstwrap_boundary_width_write[1]~2 (
	.dataa(\log2ceil~19_combout ),
	.datab(data1_11),
	.datac(gnd),
	.datad(vcc),
	.cin(\burstwrap_boundary_width_write[0]~1 ),
	.combout(\burstwrap_boundary_width_write[1]~2_combout ),
	.cout(\burstwrap_boundary_width_write[1]~3 ));
defparam \burstwrap_boundary_width_write[1]~2 .lut_mask = 16'h9617;
defparam \burstwrap_boundary_width_write[1]~2 .sum_lutc_input = "cin";

cycloneive_lcell_comb \log2ceil~13 (
	.dataa(\total_write_bytecount_wire[10]~14_combout ),
	.datab(\total_write_bytecount_wire[9]~12_combout ),
	.datac(\total_write_bytecount_wire[8]~10_combout ),
	.datad(\LessThan5~1_combout ),
	.cin(gnd),
	.combout(\log2ceil~13_combout ),
	.cout());
defparam \log2ceil~13 .lut_mask = 16'h1115;
defparam \log2ceil~13 .sum_lutc_input = "datac";

cycloneive_lcell_comb \log2ceil~14 (
	.dataa(\log2ceil~12_combout ),
	.datab(\LessThan4~1_combout ),
	.datac(\log2ceil~13_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\log2ceil~14_combout ),
	.cout());
defparam \log2ceil~14 .lut_mask = 16'hFBFB;
defparam \log2ceil~14 .sum_lutc_input = "datac";

cycloneive_lcell_comb \log2ceil~15 (
	.dataa(\Add6~0_combout ),
	.datab(\log2ceil~5_combout ),
	.datac(\log2ceil~11_combout ),
	.datad(\log2ceil~14_combout ),
	.cin(gnd),
	.combout(\log2ceil~15_combout ),
	.cout());
defparam \log2ceil~15 .lut_mask = 16'h5040;
defparam \log2ceil~15 .sum_lutc_input = "datac";

cycloneive_lcell_comb \burstwrap_boundary_width_write[2]~4 (
	.dataa(\log2ceil~15_combout ),
	.datab(data1_12),
	.datac(gnd),
	.datad(vcc),
	.cin(\burstwrap_boundary_width_write[1]~3 ),
	.combout(\burstwrap_boundary_width_write[2]~4_combout ),
	.cout(\burstwrap_boundary_width_write[2]~5 ));
defparam \burstwrap_boundary_width_write[2]~4 .lut_mask = 16'h698E;
defparam \burstwrap_boundary_width_write[2]~4 .sum_lutc_input = "cin";

cycloneive_lcell_comb \LessThan7~0 (
	.dataa(\total_write_bytecount_wire[8]~10_combout ),
	.datab(\total_write_bytecount_wire[9]~12_combout ),
	.datac(\LessThan5~1_combout ),
	.datad(\total_write_bytecount_wire[10]~14_combout ),
	.cin(gnd),
	.combout(\LessThan7~0_combout ),
	.cout());
defparam \LessThan7~0 .lut_mask = 16'h01FF;
defparam \LessThan7~0 .sum_lutc_input = "datac";

cycloneive_lcell_comb \burstwrap_boundary_width_write[3]~6 (
	.dataa(\Add6~0_combout ),
	.datab(\LessThan7~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\burstwrap_boundary_width_write[2]~5 ),
	.combout(\burstwrap_boundary_width_write[3]~6_combout ),
	.cout(\burstwrap_boundary_width_write[3]~7 ));
defparam \burstwrap_boundary_width_write[3]~6 .lut_mask = 16'h4B4F;
defparam \burstwrap_boundary_width_write[3]~6 .sum_lutc_input = "cin";

cycloneive_lcell_comb \Add1~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\burstwrap_boundary_width_write[3]~7 ),
	.combout(\Add1~0_combout ),
	.cout());
defparam \Add1~0 .lut_mask = 16'h0F0F;
defparam \Add1~0 .sum_lutc_input = "cin";

cycloneive_lcell_comb \LessThan18~1 (
	.dataa(\burstwrap_boundary_width_write[1]~2_combout ),
	.datab(\burstwrap_boundary_width_write[2]~4_combout ),
	.datac(\burstwrap_boundary_width_write[3]~6_combout ),
	.datad(\Add1~0_combout ),
	.cin(gnd),
	.combout(\LessThan18~1_combout ),
	.cout());
defparam \LessThan18~1 .lut_mask = 16'h0001;
defparam \LessThan18~1 .sum_lutc_input = "datac";

cycloneive_lcell_comb \Selector15~5 (
	.dataa(data1_91),
	.datab(data1_81),
	.datac(\Add5~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Selector15~5_combout ),
	.cout());
defparam \Selector15~5 .lut_mask = 16'hFEFE;
defparam \Selector15~5 .sum_lutc_input = "datac";

cycloneive_lcell_comb \Selector15~3 (
	.dataa(\burstwrap_boundary_width_read[0]~0_combout ),
	.datab(\burstwrap_boundary_width_read[1]~2_combout ),
	.datac(\Selector9~0_combout ),
	.datad(\burstwrap_boundary_width_read[2]~4_combout ),
	.cin(gnd),
	.combout(\Selector15~3_combout ),
	.cout());
defparam \Selector15~3 .lut_mask = 16'hFFEF;
defparam \Selector15~3 .sum_lutc_input = "datac";

cycloneive_lcell_comb \Selector7~1 (
	.dataa(data1_8),
	.datab(data1_9),
	.datac(\Add4~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Selector7~1_combout ),
	.cout());
defparam \Selector7~1 .lut_mask = 16'hFEFE;
defparam \Selector7~1 .sum_lutc_input = "datac";

cycloneive_lcell_comb \Selector7~2 (
	.dataa(\burstwrap_boundary_width_write[0]~0_combout ),
	.datab(\Equal1~0_combout ),
	.datac(\burstwrap_boundary_width_write[1]~2_combout ),
	.datad(\burstwrap_boundary_width_write[2]~4_combout ),
	.cin(gnd),
	.combout(\Selector7~2_combout ),
	.cout());
defparam \Selector7~2 .lut_mask = 16'hFFFB;
defparam \Selector7~2 .sum_lutc_input = "datac";

cycloneive_lcell_comb \Selector5~5 (
	.dataa(data1_9),
	.datab(data1_8),
	.datac(\burstwrap_boundary_width_write[0]~0_combout ),
	.datad(\burstwrap_boundary_width_write[1]~2_combout ),
	.cin(gnd),
	.combout(\Selector5~5_combout ),
	.cout());
defparam \Selector5~5 .lut_mask = 16'hFDDD;
defparam \Selector5~5 .sum_lutc_input = "datac";

cycloneive_lcell_comb \Selector12~3 (
	.dataa(data1_91),
	.datab(data1_81),
	.datac(\burstwrap_boundary_width_read[3]~6_combout ),
	.datad(\Add3~0_combout ),
	.cin(gnd),
	.combout(\Selector12~3_combout ),
	.cout());
defparam \Selector12~3 .lut_mask = 16'h0002;
defparam \Selector12~3 .sum_lutc_input = "datac";

cycloneive_lcell_comb \Selector1~0 (
	.dataa(data1_9),
	.datab(data1_8),
	.datac(\burstwrap_boundary_width_write[3]~6_combout ),
	.datad(\Add1~0_combout ),
	.cin(gnd),
	.combout(\Selector1~0_combout ),
	.cout());
defparam \Selector1~0 .lut_mask = 16'h0002;
defparam \Selector1~0 .sum_lutc_input = "datac";

cycloneive_lcell_comb \Selector11~0 (
	.dataa(\burstwrap_boundary_width_read[0]~0_combout ),
	.datab(\burstwrap_boundary_width_read[1]~2_combout ),
	.datac(\burstwrap_boundary_width_read[2]~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Selector11~0_combout ),
	.cout());
defparam \Selector11~0 .lut_mask = 16'hE0E0;
defparam \Selector11~0 .sum_lutc_input = "datac";

cycloneive_lcell_comb \Selector11~1 (
	.dataa(\burstwrap_boundary_width_read[3]~6_combout ),
	.datab(\Add3~0_combout ),
	.datac(\Selector11~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Selector11~1_combout ),
	.cout());
defparam \Selector11~1 .lut_mask = 16'hFEFE;
defparam \Selector11~1 .sum_lutc_input = "datac";

cycloneive_lcell_comb \Selector3~0 (
	.dataa(data1_8),
	.datab(data1_9),
	.datac(\Add4~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Selector3~0_combout ),
	.cout());
defparam \Selector3~0 .lut_mask = 16'hFEFE;
defparam \Selector3~0 .sum_lutc_input = "datac";

cycloneive_lcell_comb \Selector3~1 (
	.dataa(\burstwrap_boundary_width_write[2]~4_combout ),
	.datab(\burstwrap_boundary_width_write[0]~0_combout ),
	.datac(\burstwrap_boundary_width_write[1]~2_combout ),
	.datad(\burstwrap_boundary_width_write[3]~6_combout ),
	.cin(gnd),
	.combout(\Selector3~1_combout ),
	.cout());
defparam \Selector3~1 .lut_mask = 16'hFFA8;
defparam \Selector3~1 .sum_lutc_input = "datac";

cycloneive_lcell_comb \LessThan30~0 (
	.dataa(\burstwrap_boundary_width_read[1]~2_combout ),
	.datab(\burstwrap_boundary_width_read[2]~4_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\LessThan30~0_combout ),
	.cout());
defparam \LessThan30~0 .lut_mask = 16'h8888;
defparam \LessThan30~0 .sum_lutc_input = "datac";

cycloneive_lcell_comb \Selector10~5 (
	.dataa(data1_91),
	.datab(data1_81),
	.datac(\LessThan30~0_combout ),
	.datad(\Add3~0_combout ),
	.cin(gnd),
	.combout(\Selector10~5_combout ),
	.cout());
defparam \Selector10~5 .lut_mask = 16'h0002;
defparam \Selector10~5 .sum_lutc_input = "datac";

cycloneive_lcell_comb \LessThan23~0 (
	.dataa(\burstwrap_boundary_width_write[1]~2_combout ),
	.datab(\burstwrap_boundary_width_write[2]~4_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\LessThan23~0_combout ),
	.cout());
defparam \LessThan23~0 .lut_mask = 16'h8888;
defparam \LessThan23~0 .sum_lutc_input = "datac";

cycloneive_lcell_comb \Selector9~1 (
	.dataa(\Selector9~0_combout ),
	.datab(\Add3~0_combout ),
	.datac(\burstwrap_boundary_width_read[0]~0_combout ),
	.datad(\LessThan30~0_combout ),
	.cin(gnd),
	.combout(\Selector9~1_combout ),
	.cout());
defparam \Selector9~1 .lut_mask = 16'h0222;
defparam \Selector9~1 .sum_lutc_input = "datac";

cycloneive_lcell_comb \Selector1~1 (
	.dataa(data1_8),
	.datab(data1_9),
	.datac(\Add4~12_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Selector1~1_combout ),
	.cout());
defparam \Selector1~1 .lut_mask = 16'hFEFE;
defparam \Selector1~1 .sum_lutc_input = "datac";

endmodule

module cycloneiv_altera_merlin_address_alignment (
	burstwrap_boundary_width_write_0,
	burstwrap_boundary_width_write_1,
	burstwrap_boundary_width_write_2,
	burstwrap_boundary_width_write_3,
	Add1,
	data1_36,
	sop_enable,
	out_data_15,
	data1_35,
	out_data_14,
	data1_34,
	out_data_13,
	data1_33,
	out_data_12,
	reset,
	awready,
	data1_32,
	base_address_11,
	data1_31,
	base_address_10,
	data1_30,
	base_address_9,
	data1_29,
	base_address_8,
	data1_12,
	data1_10,
	data1_11,
	Decoder0,
	data1_28,
	base_address_7,
	Decoder01,
	data1_27,
	base_address_6,
	Decoder02,
	data1_26,
	base_address_5,
	Decoder03,
	data1_25,
	base_address_4,
	Decoder04,
	data1_24,
	base_address_3,
	Decoder05,
	data1_23,
	Decoder06,
	data1_22,
	Decoder07,
	data1_21,
	data1_8,
	out_data_1,
	out_data_0,
	out_data_2,
	data1_9,
	LessThan22,
	LessThan18,
	LessThan181,
	clk)/* synthesis synthesis_greybox=0 */;
input 	burstwrap_boundary_width_write_0;
input 	burstwrap_boundary_width_write_1;
input 	burstwrap_boundary_width_write_2;
input 	burstwrap_boundary_width_write_3;
input 	Add1;
input 	data1_36;
input 	sop_enable;
output 	out_data_15;
input 	data1_35;
output 	out_data_14;
input 	data1_34;
output 	out_data_13;
input 	data1_33;
output 	out_data_12;
input 	reset;
input 	awready;
input 	data1_32;
output 	base_address_11;
input 	data1_31;
output 	base_address_10;
input 	data1_30;
output 	base_address_9;
input 	data1_29;
output 	base_address_8;
input 	data1_12;
input 	data1_10;
input 	data1_11;
output 	Decoder0;
input 	data1_28;
output 	base_address_7;
output 	Decoder01;
input 	data1_27;
output 	base_address_6;
output 	Decoder02;
input 	data1_26;
output 	base_address_5;
output 	Decoder03;
input 	data1_25;
output 	base_address_4;
output 	Decoder04;
input 	data1_24;
output 	base_address_3;
output 	Decoder05;
input 	data1_23;
output 	Decoder06;
input 	data1_22;
output 	Decoder07;
input 	data1_21;
input 	data1_8;
output 	out_data_1;
output 	out_data_0;
output 	out_data_2;
input 	data1_9;
input 	LessThan22;
input 	LessThan18;
input 	LessThan181;
input 	clk;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
// unknown value (1'bx) is not needed for this tool. Default to 1'b0
assign unknown = 1'b0;

wire \base_address[1]~11_combout ;
wire \address_burst[0]~16_combout ;
wire \Add1~0_combout ;
wire \Selector31~0_combout ;
wire \Selector31~1_combout ;
wire \Selector31~2_combout ;
wire \address_burst[0]~q ;
wire \base_address[0]~13_combout ;
wire \address_burst[0]~17 ;
wire \address_burst[1]~18_combout ;
wire \Add1~1 ;
wire \Add1~2_combout ;
wire \Selector30~0_combout ;
wire \address_burst[1]~q ;
wire \base_address[1]~12_combout ;
wire \address_burst[1]~19 ;
wire \address_burst[2]~20_combout ;
wire \Add1~3 ;
wire \Add1~4_combout ;
wire \Selector29~0_combout ;
wire \Selector29~1_combout ;
wire \Selector29~2_combout ;
wire \address_burst[2]~q ;
wire \base_address[2]~9_combout ;
wire \base_address[2]~10_combout ;
wire \address_burst[2]~21 ;
wire \address_burst[3]~23 ;
wire \address_burst[4]~25 ;
wire \address_burst[5]~27 ;
wire \address_burst[6]~29 ;
wire \address_burst[7]~31 ;
wire \address_burst[8]~33 ;
wire \address_burst[9]~35 ;
wire \address_burst[10]~37 ;
wire \address_burst[11]~39 ;
wire \address_burst[12]~41 ;
wire \address_burst[13]~43 ;
wire \address_burst[14]~45 ;
wire \address_burst[15]~46_combout ;
wire \address_burst[15]~q ;
wire \address_burst[14]~44_combout ;
wire \address_burst[14]~q ;
wire \address_burst[13]~42_combout ;
wire \address_burst[13]~q ;
wire \address_burst[12]~40_combout ;
wire \address_burst[12]~q ;
wire \address_burst[11]~38_combout ;
wire \address_burst[11]~q ;
wire \address_burst[10]~36_combout ;
wire \address_burst[10]~q ;
wire \address_burst[9]~34_combout ;
wire \address_burst[9]~q ;
wire \address_burst[8]~32_combout ;
wire \address_burst[8]~q ;
wire \address_burst[7]~30_combout ;
wire \address_burst[7]~q ;
wire \address_burst[6]~28_combout ;
wire \Add1~5 ;
wire \Add1~7 ;
wire \Add1~9 ;
wire \Add1~11 ;
wire \Add1~12_combout ;
wire \Selector25~0_combout ;
wire \Selector25~1_combout ;
wire \Selector25~2_combout ;
wire \address_burst[6]~q ;
wire \address_burst[5]~26_combout ;
wire \Add1~10_combout ;
wire \Selector26~0_combout ;
wire \Selector26~1_combout ;
wire \address_burst[5]~q ;
wire \address_burst[4]~24_combout ;
wire \Add1~8_combout ;
wire \Selector27~0_combout ;
wire \address_burst[4]~q ;
wire \address_burst[3]~22_combout ;
wire \Add1~6_combout ;
wire \Selector28~0_combout ;
wire \address_burst[3]~q ;


cycloneive_lcell_comb \out_data[15]~0 (
	.dataa(\address_burst[15]~q ),
	.datab(data1_36),
	.datac(gnd),
	.datad(sop_enable),
	.cin(gnd),
	.combout(out_data_15),
	.cout());
defparam \out_data[15]~0 .lut_mask = 16'hAACC;
defparam \out_data[15]~0 .sum_lutc_input = "datac";

cycloneive_lcell_comb \out_data[14]~1 (
	.dataa(\address_burst[14]~q ),
	.datab(data1_35),
	.datac(gnd),
	.datad(sop_enable),
	.cin(gnd),
	.combout(out_data_14),
	.cout());
defparam \out_data[14]~1 .lut_mask = 16'hAACC;
defparam \out_data[14]~1 .sum_lutc_input = "datac";

cycloneive_lcell_comb \out_data[13]~2 (
	.dataa(\address_burst[13]~q ),
	.datab(data1_34),
	.datac(gnd),
	.datad(sop_enable),
	.cin(gnd),
	.combout(out_data_13),
	.cout());
defparam \out_data[13]~2 .lut_mask = 16'hAACC;
defparam \out_data[13]~2 .sum_lutc_input = "datac";

cycloneive_lcell_comb \out_data[12]~3 (
	.dataa(\address_burst[12]~q ),
	.datab(data1_33),
	.datac(gnd),
	.datad(sop_enable),
	.cin(gnd),
	.combout(out_data_12),
	.cout());
defparam \out_data[12]~3 .lut_mask = 16'hAACC;
defparam \out_data[12]~3 .sum_lutc_input = "datac";

cycloneive_lcell_comb \base_address[11]~0 (
	.dataa(\address_burst[11]~q ),
	.datab(data1_32),
	.datac(gnd),
	.datad(sop_enable),
	.cin(gnd),
	.combout(base_address_11),
	.cout());
defparam \base_address[11]~0 .lut_mask = 16'hAACC;
defparam \base_address[11]~0 .sum_lutc_input = "datac";

cycloneive_lcell_comb \base_address[10]~1 (
	.dataa(\address_burst[10]~q ),
	.datab(data1_31),
	.datac(gnd),
	.datad(sop_enable),
	.cin(gnd),
	.combout(base_address_10),
	.cout());
defparam \base_address[10]~1 .lut_mask = 16'hAACC;
defparam \base_address[10]~1 .sum_lutc_input = "datac";

cycloneive_lcell_comb \base_address[9]~2 (
	.dataa(\address_burst[9]~q ),
	.datab(data1_30),
	.datac(gnd),
	.datad(sop_enable),
	.cin(gnd),
	.combout(base_address_9),
	.cout());
defparam \base_address[9]~2 .lut_mask = 16'hAACC;
defparam \base_address[9]~2 .sum_lutc_input = "datac";

cycloneive_lcell_comb \base_address[8]~3 (
	.dataa(\address_burst[8]~q ),
	.datab(data1_29),
	.datac(gnd),
	.datad(sop_enable),
	.cin(gnd),
	.combout(base_address_8),
	.cout());
defparam \base_address[8]~3 .lut_mask = 16'hAACC;
defparam \base_address[8]~3 .sum_lutc_input = "datac";

cycloneive_lcell_comb \Decoder0~0 (
	.dataa(data1_12),
	.datab(data1_10),
	.datac(data1_11),
	.datad(gnd),
	.cin(gnd),
	.combout(Decoder0),
	.cout());
defparam \Decoder0~0 .lut_mask = 16'h8080;
defparam \Decoder0~0 .sum_lutc_input = "datac";

cycloneive_lcell_comb \base_address[7]~4 (
	.dataa(\address_burst[7]~q ),
	.datab(data1_28),
	.datac(gnd),
	.datad(sop_enable),
	.cin(gnd),
	.combout(base_address_7),
	.cout());
defparam \base_address[7]~4 .lut_mask = 16'hAACC;
defparam \base_address[7]~4 .sum_lutc_input = "datac";

cycloneive_lcell_comb \Decoder0~1 (
	.dataa(data1_12),
	.datab(data1_11),
	.datac(gnd),
	.datad(data1_10),
	.cin(gnd),
	.combout(Decoder01),
	.cout());
defparam \Decoder0~1 .lut_mask = 16'h0088;
defparam \Decoder0~1 .sum_lutc_input = "datac";

cycloneive_lcell_comb \base_address[6]~5 (
	.dataa(\address_burst[6]~q ),
	.datab(data1_27),
	.datac(gnd),
	.datad(sop_enable),
	.cin(gnd),
	.combout(base_address_6),
	.cout());
defparam \base_address[6]~5 .lut_mask = 16'hAACC;
defparam \base_address[6]~5 .sum_lutc_input = "datac";

cycloneive_lcell_comb \Decoder0~2 (
	.dataa(data1_12),
	.datab(data1_10),
	.datac(gnd),
	.datad(data1_11),
	.cin(gnd),
	.combout(Decoder02),
	.cout());
defparam \Decoder0~2 .lut_mask = 16'h0088;
defparam \Decoder0~2 .sum_lutc_input = "datac";

cycloneive_lcell_comb \base_address[5]~6 (
	.dataa(\address_burst[5]~q ),
	.datab(data1_26),
	.datac(gnd),
	.datad(sop_enable),
	.cin(gnd),
	.combout(base_address_5),
	.cout());
defparam \base_address[5]~6 .lut_mask = 16'hAACC;
defparam \base_address[5]~6 .sum_lutc_input = "datac";

cycloneive_lcell_comb \Decoder0~3 (
	.dataa(data1_12),
	.datab(gnd),
	.datac(data1_10),
	.datad(data1_11),
	.cin(gnd),
	.combout(Decoder03),
	.cout());
defparam \Decoder0~3 .lut_mask = 16'h000A;
defparam \Decoder0~3 .sum_lutc_input = "datac";

cycloneive_lcell_comb \base_address[4]~7 (
	.dataa(\address_burst[4]~q ),
	.datab(data1_25),
	.datac(gnd),
	.datad(sop_enable),
	.cin(gnd),
	.combout(base_address_4),
	.cout());
defparam \base_address[4]~7 .lut_mask = 16'hAACC;
defparam \base_address[4]~7 .sum_lutc_input = "datac";

cycloneive_lcell_comb \Decoder0~4 (
	.dataa(data1_10),
	.datab(data1_11),
	.datac(gnd),
	.datad(data1_12),
	.cin(gnd),
	.combout(Decoder04),
	.cout());
defparam \Decoder0~4 .lut_mask = 16'h0088;
defparam \Decoder0~4 .sum_lutc_input = "datac";

cycloneive_lcell_comb \base_address[3]~8 (
	.dataa(\address_burst[3]~q ),
	.datab(data1_24),
	.datac(gnd),
	.datad(sop_enable),
	.cin(gnd),
	.combout(base_address_3),
	.cout());
defparam \base_address[3]~8 .lut_mask = 16'hAACC;
defparam \base_address[3]~8 .sum_lutc_input = "datac";

cycloneive_lcell_comb \Decoder0~5 (
	.dataa(data1_11),
	.datab(gnd),
	.datac(data1_12),
	.datad(data1_10),
	.cin(gnd),
	.combout(Decoder05),
	.cout());
defparam \Decoder0~5 .lut_mask = 16'h000A;
defparam \Decoder0~5 .sum_lutc_input = "datac";

cycloneive_lcell_comb \Decoder0~6 (
	.dataa(data1_10),
	.datab(gnd),
	.datac(data1_12),
	.datad(data1_11),
	.cin(gnd),
	.combout(Decoder06),
	.cout());
defparam \Decoder0~6 .lut_mask = 16'h000A;
defparam \Decoder0~6 .sum_lutc_input = "datac";

cycloneive_lcell_comb \Decoder0~7 (
	.dataa(gnd),
	.datab(data1_12),
	.datac(data1_10),
	.datad(data1_11),
	.cin(gnd),
	.combout(Decoder07),
	.cout());
defparam \Decoder0~7 .lut_mask = 16'h0003;
defparam \Decoder0~7 .sum_lutc_input = "datac";

cycloneive_lcell_comb \out_data[1]~4 (
	.dataa(\address_burst[1]~q ),
	.datab(data1_22),
	.datac(gnd),
	.datad(sop_enable),
	.cin(gnd),
	.combout(out_data_1),
	.cout());
defparam \out_data[1]~4 .lut_mask = 16'hAACC;
defparam \out_data[1]~4 .sum_lutc_input = "datac";

cycloneive_lcell_comb \out_data[0]~5 (
	.dataa(\address_burst[0]~q ),
	.datab(data1_21),
	.datac(gnd),
	.datad(sop_enable),
	.cin(gnd),
	.combout(out_data_0),
	.cout());
defparam \out_data[0]~5 .lut_mask = 16'hAACC;
defparam \out_data[0]~5 .sum_lutc_input = "datac";

cycloneive_lcell_comb \out_data[2]~6 (
	.dataa(\address_burst[2]~q ),
	.datab(data1_23),
	.datac(gnd),
	.datad(sop_enable),
	.cin(gnd),
	.combout(out_data_2),
	.cout());
defparam \out_data[2]~6 .lut_mask = 16'hAACC;
defparam \out_data[2]~6 .sum_lutc_input = "datac";

cycloneive_lcell_comb \base_address[1]~11 (
	.dataa(data1_22),
	.datab(sop_enable),
	.datac(data1_12),
	.datad(data1_11),
	.cin(gnd),
	.combout(\base_address[1]~11_combout ),
	.cout());
defparam \base_address[1]~11 .lut_mask = 16'h0002;
defparam \base_address[1]~11 .sum_lutc_input = "datac";

cycloneive_lcell_comb \address_burst[0]~16 (
	.dataa(Decoder07),
	.datab(\base_address[0]~13_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\address_burst[0]~16_combout ),
	.cout(\address_burst[0]~17 ));
defparam \address_burst[0]~16 .lut_mask = 16'h6688;
defparam \address_burst[0]~16 .sum_lutc_input = "datac";

cycloneive_lcell_comb \Add1~0 (
	.dataa(Decoder07),
	.datab(out_data_0),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Add1~0_combout ),
	.cout(\Add1~1 ));
defparam \Add1~0 .lut_mask = 16'h6688;
defparam \Add1~0 .sum_lutc_input = "datac";

cycloneive_lcell_comb \Selector31~0 (
	.dataa(burstwrap_boundary_width_write_1),
	.datab(burstwrap_boundary_width_write_3),
	.datac(Add1),
	.datad(gnd),
	.cin(gnd),
	.combout(\Selector31~0_combout ),
	.cout());
defparam \Selector31~0 .lut_mask = 16'hFEFE;
defparam \Selector31~0 .sum_lutc_input = "datac";

cycloneive_lcell_comb \Selector31~1 (
	.dataa(burstwrap_boundary_width_write_0),
	.datab(burstwrap_boundary_width_write_2),
	.datac(\Selector31~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Selector31~1_combout ),
	.cout());
defparam \Selector31~1 .lut_mask = 16'hFEFE;
defparam \Selector31~1 .sum_lutc_input = "datac";

cycloneive_lcell_comb \Selector31~2 (
	.dataa(\Add1~0_combout ),
	.datab(out_data_0),
	.datac(data1_9),
	.datad(\Selector31~1_combout ),
	.cin(gnd),
	.combout(\Selector31~2_combout ),
	.cout());
defparam \Selector31~2 .lut_mask = 16'hACCC;
defparam \Selector31~2 .sum_lutc_input = "datac";

dffeas \address_burst[0] (
	.clk(clk),
	.d(\address_burst[0]~16_combout ),
	.asdata(\Selector31~2_combout ),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(!data1_8),
	.ena(awready),
	.q(\address_burst[0]~q ),
	.prn(vcc));
defparam \address_burst[0] .is_wysiwyg = "true";
defparam \address_burst[0] .power_up = "low";

cycloneive_lcell_comb \base_address[0]~13 (
	.dataa(\address_burst[0]~q ),
	.datab(data1_21),
	.datac(Decoder07),
	.datad(sop_enable),
	.cin(gnd),
	.combout(\base_address[0]~13_combout ),
	.cout());
defparam \base_address[0]~13 .lut_mask = 16'hAAC0;
defparam \base_address[0]~13 .sum_lutc_input = "datac";

cycloneive_lcell_comb \address_burst[1]~18 (
	.dataa(Decoder06),
	.datab(\base_address[1]~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\address_burst[0]~17 ),
	.combout(\address_burst[1]~18_combout ),
	.cout(\address_burst[1]~19 ));
defparam \address_burst[1]~18 .lut_mask = 16'h9617;
defparam \address_burst[1]~18 .sum_lutc_input = "cin";

cycloneive_lcell_comb \Add1~2 (
	.dataa(Decoder06),
	.datab(out_data_1),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~1 ),
	.combout(\Add1~2_combout ),
	.cout(\Add1~3 ));
defparam \Add1~2 .lut_mask = 16'h9617;
defparam \Add1~2 .sum_lutc_input = "cin";

cycloneive_lcell_comb \Selector30~0 (
	.dataa(out_data_1),
	.datab(\Add1~2_combout ),
	.datac(data1_9),
	.datad(LessThan181),
	.cin(gnd),
	.combout(\Selector30~0_combout ),
	.cout());
defparam \Selector30~0 .lut_mask = 16'hAACA;
defparam \Selector30~0 .sum_lutc_input = "datac";

dffeas \address_burst[1] (
	.clk(clk),
	.d(\address_burst[1]~18_combout ),
	.asdata(\Selector30~0_combout ),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(!data1_8),
	.ena(awready),
	.q(\address_burst[1]~q ),
	.prn(vcc));
defparam \address_burst[1] .is_wysiwyg = "true";
defparam \address_burst[1] .power_up = "low";

cycloneive_lcell_comb \base_address[1]~12 (
	.dataa(\base_address[1]~11_combout ),
	.datab(sop_enable),
	.datac(\address_burst[1]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\base_address[1]~12_combout ),
	.cout());
defparam \base_address[1]~12 .lut_mask = 16'hEAEA;
defparam \base_address[1]~12 .sum_lutc_input = "datac";

cycloneive_lcell_comb \address_burst[2]~20 (
	.dataa(Decoder05),
	.datab(\base_address[2]~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\address_burst[1]~19 ),
	.combout(\address_burst[2]~20_combout ),
	.cout(\address_burst[2]~21 ));
defparam \address_burst[2]~20 .lut_mask = 16'h698E;
defparam \address_burst[2]~20 .sum_lutc_input = "cin";

cycloneive_lcell_comb \Add1~4 (
	.dataa(Decoder05),
	.datab(out_data_2),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~3 ),
	.combout(\Add1~4_combout ),
	.cout(\Add1~5 ));
defparam \Add1~4 .lut_mask = 16'h698E;
defparam \Add1~4 .sum_lutc_input = "cin";

cycloneive_lcell_comb \Selector29~0 (
	.dataa(burstwrap_boundary_width_write_2),
	.datab(burstwrap_boundary_width_write_3),
	.datac(Add1),
	.datad(gnd),
	.cin(gnd),
	.combout(\Selector29~0_combout ),
	.cout());
defparam \Selector29~0 .lut_mask = 16'hFEFE;
defparam \Selector29~0 .sum_lutc_input = "datac";

cycloneive_lcell_comb \Selector29~1 (
	.dataa(burstwrap_boundary_width_write_0),
	.datab(burstwrap_boundary_width_write_1),
	.datac(\Selector29~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Selector29~1_combout ),
	.cout());
defparam \Selector29~1 .lut_mask = 16'hF8F8;
defparam \Selector29~1 .sum_lutc_input = "datac";

cycloneive_lcell_comb \Selector29~2 (
	.dataa(\Add1~4_combout ),
	.datab(out_data_2),
	.datac(data1_9),
	.datad(\Selector29~1_combout ),
	.cin(gnd),
	.combout(\Selector29~2_combout ),
	.cout());
defparam \Selector29~2 .lut_mask = 16'hACCC;
defparam \Selector29~2 .sum_lutc_input = "datac";

dffeas \address_burst[2] (
	.clk(clk),
	.d(\address_burst[2]~20_combout ),
	.asdata(\Selector29~2_combout ),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(!data1_8),
	.ena(awready),
	.q(\address_burst[2]~q ),
	.prn(vcc));
defparam \address_burst[2] .is_wysiwyg = "true";
defparam \address_burst[2] .power_up = "low";

cycloneive_lcell_comb \base_address[2]~9 (
	.dataa(data1_23),
	.datab(data1_10),
	.datac(data1_11),
	.datad(sop_enable),
	.cin(gnd),
	.combout(\base_address[2]~9_combout ),
	.cout());
defparam \base_address[2]~9 .lut_mask = 16'h002A;
defparam \base_address[2]~9 .sum_lutc_input = "datac";

cycloneive_lcell_comb \base_address[2]~10 (
	.dataa(sop_enable),
	.datab(\address_burst[2]~q ),
	.datac(\base_address[2]~9_combout ),
	.datad(data1_12),
	.cin(gnd),
	.combout(\base_address[2]~10_combout ),
	.cout());
defparam \base_address[2]~10 .lut_mask = 16'h88F8;
defparam \base_address[2]~10 .sum_lutc_input = "datac";

cycloneive_lcell_comb \address_burst[3]~22 (
	.dataa(Decoder04),
	.datab(base_address_3),
	.datac(gnd),
	.datad(vcc),
	.cin(\address_burst[2]~21 ),
	.combout(\address_burst[3]~22_combout ),
	.cout(\address_burst[3]~23 ));
defparam \address_burst[3]~22 .lut_mask = 16'h9617;
defparam \address_burst[3]~22 .sum_lutc_input = "cin";

cycloneive_lcell_comb \address_burst[4]~24 (
	.dataa(Decoder03),
	.datab(base_address_4),
	.datac(gnd),
	.datad(vcc),
	.cin(\address_burst[3]~23 ),
	.combout(\address_burst[4]~24_combout ),
	.cout(\address_burst[4]~25 ));
defparam \address_burst[4]~24 .lut_mask = 16'h698E;
defparam \address_burst[4]~24 .sum_lutc_input = "cin";

cycloneive_lcell_comb \address_burst[5]~26 (
	.dataa(Decoder02),
	.datab(base_address_5),
	.datac(gnd),
	.datad(vcc),
	.cin(\address_burst[4]~25 ),
	.combout(\address_burst[5]~26_combout ),
	.cout(\address_burst[5]~27 ));
defparam \address_burst[5]~26 .lut_mask = 16'h9617;
defparam \address_burst[5]~26 .sum_lutc_input = "cin";

cycloneive_lcell_comb \address_burst[6]~28 (
	.dataa(Decoder01),
	.datab(base_address_6),
	.datac(gnd),
	.datad(vcc),
	.cin(\address_burst[5]~27 ),
	.combout(\address_burst[6]~28_combout ),
	.cout(\address_burst[6]~29 ));
defparam \address_burst[6]~28 .lut_mask = 16'h698E;
defparam \address_burst[6]~28 .sum_lutc_input = "cin";

cycloneive_lcell_comb \address_burst[7]~30 (
	.dataa(Decoder0),
	.datab(base_address_7),
	.datac(gnd),
	.datad(vcc),
	.cin(\address_burst[6]~29 ),
	.combout(\address_burst[7]~30_combout ),
	.cout(\address_burst[7]~31 ));
defparam \address_burst[7]~30 .lut_mask = 16'h9617;
defparam \address_burst[7]~30 .sum_lutc_input = "cin";

cycloneive_lcell_comb \address_burst[8]~32 (
	.dataa(base_address_8),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\address_burst[7]~31 ),
	.combout(\address_burst[8]~32_combout ),
	.cout(\address_burst[8]~33 ));
defparam \address_burst[8]~32 .lut_mask = 16'hA50A;
defparam \address_burst[8]~32 .sum_lutc_input = "cin";

cycloneive_lcell_comb \address_burst[9]~34 (
	.dataa(base_address_9),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\address_burst[8]~33 ),
	.combout(\address_burst[9]~34_combout ),
	.cout(\address_burst[9]~35 ));
defparam \address_burst[9]~34 .lut_mask = 16'h5A5F;
defparam \address_burst[9]~34 .sum_lutc_input = "cin";

cycloneive_lcell_comb \address_burst[10]~36 (
	.dataa(base_address_10),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\address_burst[9]~35 ),
	.combout(\address_burst[10]~36_combout ),
	.cout(\address_burst[10]~37 ));
defparam \address_burst[10]~36 .lut_mask = 16'hA50A;
defparam \address_burst[10]~36 .sum_lutc_input = "cin";

cycloneive_lcell_comb \address_burst[11]~38 (
	.dataa(base_address_11),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\address_burst[10]~37 ),
	.combout(\address_burst[11]~38_combout ),
	.cout(\address_burst[11]~39 ));
defparam \address_burst[11]~38 .lut_mask = 16'h5A5F;
defparam \address_burst[11]~38 .sum_lutc_input = "cin";

cycloneive_lcell_comb \address_burst[12]~40 (
	.dataa(out_data_12),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\address_burst[11]~39 ),
	.combout(\address_burst[12]~40_combout ),
	.cout(\address_burst[12]~41 ));
defparam \address_burst[12]~40 .lut_mask = 16'hA50A;
defparam \address_burst[12]~40 .sum_lutc_input = "cin";

cycloneive_lcell_comb \address_burst[13]~42 (
	.dataa(out_data_13),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\address_burst[12]~41 ),
	.combout(\address_burst[13]~42_combout ),
	.cout(\address_burst[13]~43 ));
defparam \address_burst[13]~42 .lut_mask = 16'h5A5F;
defparam \address_burst[13]~42 .sum_lutc_input = "cin";

cycloneive_lcell_comb \address_burst[14]~44 (
	.dataa(out_data_14),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\address_burst[13]~43 ),
	.combout(\address_burst[14]~44_combout ),
	.cout(\address_burst[14]~45 ));
defparam \address_burst[14]~44 .lut_mask = 16'hA50A;
defparam \address_burst[14]~44 .sum_lutc_input = "cin";

cycloneive_lcell_comb \address_burst[15]~46 (
	.dataa(out_data_15),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\address_burst[14]~45 ),
	.combout(\address_burst[15]~46_combout ),
	.cout());
defparam \address_burst[15]~46 .lut_mask = 16'h5A5A;
defparam \address_burst[15]~46 .sum_lutc_input = "cin";

dffeas \address_burst[15] (
	.clk(clk),
	.d(\address_burst[15]~46_combout ),
	.asdata(out_data_15),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(!data1_8),
	.ena(awready),
	.q(\address_burst[15]~q ),
	.prn(vcc));
defparam \address_burst[15] .is_wysiwyg = "true";
defparam \address_burst[15] .power_up = "low";

dffeas \address_burst[14] (
	.clk(clk),
	.d(\address_burst[14]~44_combout ),
	.asdata(out_data_14),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(!data1_8),
	.ena(awready),
	.q(\address_burst[14]~q ),
	.prn(vcc));
defparam \address_burst[14] .is_wysiwyg = "true";
defparam \address_burst[14] .power_up = "low";

dffeas \address_burst[13] (
	.clk(clk),
	.d(\address_burst[13]~42_combout ),
	.asdata(out_data_13),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(!data1_8),
	.ena(awready),
	.q(\address_burst[13]~q ),
	.prn(vcc));
defparam \address_burst[13] .is_wysiwyg = "true";
defparam \address_burst[13] .power_up = "low";

dffeas \address_burst[12] (
	.clk(clk),
	.d(\address_burst[12]~40_combout ),
	.asdata(out_data_12),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(!data1_8),
	.ena(awready),
	.q(\address_burst[12]~q ),
	.prn(vcc));
defparam \address_burst[12] .is_wysiwyg = "true";
defparam \address_burst[12] .power_up = "low";

dffeas \address_burst[11] (
	.clk(clk),
	.d(\address_burst[11]~38_combout ),
	.asdata(base_address_11),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(!data1_8),
	.ena(awready),
	.q(\address_burst[11]~q ),
	.prn(vcc));
defparam \address_burst[11] .is_wysiwyg = "true";
defparam \address_burst[11] .power_up = "low";

dffeas \address_burst[10] (
	.clk(clk),
	.d(\address_burst[10]~36_combout ),
	.asdata(base_address_10),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(!data1_8),
	.ena(awready),
	.q(\address_burst[10]~q ),
	.prn(vcc));
defparam \address_burst[10] .is_wysiwyg = "true";
defparam \address_burst[10] .power_up = "low";

dffeas \address_burst[9] (
	.clk(clk),
	.d(\address_burst[9]~34_combout ),
	.asdata(base_address_9),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(!data1_8),
	.ena(awready),
	.q(\address_burst[9]~q ),
	.prn(vcc));
defparam \address_burst[9] .is_wysiwyg = "true";
defparam \address_burst[9] .power_up = "low";

dffeas \address_burst[8] (
	.clk(clk),
	.d(\address_burst[8]~32_combout ),
	.asdata(base_address_8),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(!data1_8),
	.ena(awready),
	.q(\address_burst[8]~q ),
	.prn(vcc));
defparam \address_burst[8] .is_wysiwyg = "true";
defparam \address_burst[8] .power_up = "low";

dffeas \address_burst[7] (
	.clk(clk),
	.d(\address_burst[7]~30_combout ),
	.asdata(base_address_7),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(!data1_8),
	.ena(awready),
	.q(\address_burst[7]~q ),
	.prn(vcc));
defparam \address_burst[7] .is_wysiwyg = "true";
defparam \address_burst[7] .power_up = "low";

cycloneive_lcell_comb \Add1~6 (
	.dataa(Decoder04),
	.datab(base_address_3),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~5 ),
	.combout(\Add1~6_combout ),
	.cout(\Add1~7 ));
defparam \Add1~6 .lut_mask = 16'h9617;
defparam \Add1~6 .sum_lutc_input = "cin";

cycloneive_lcell_comb \Add1~8 (
	.dataa(Decoder03),
	.datab(base_address_4),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~7 ),
	.combout(\Add1~8_combout ),
	.cout(\Add1~9 ));
defparam \Add1~8 .lut_mask = 16'h698E;
defparam \Add1~8 .sum_lutc_input = "cin";

cycloneive_lcell_comb \Add1~10 (
	.dataa(Decoder02),
	.datab(base_address_5),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~9 ),
	.combout(\Add1~10_combout ),
	.cout(\Add1~11 ));
defparam \Add1~10 .lut_mask = 16'h9617;
defparam \Add1~10 .sum_lutc_input = "cin";

cycloneive_lcell_comb \Add1~12 (
	.dataa(Decoder01),
	.datab(base_address_6),
	.datac(gnd),
	.datad(gnd),
	.cin(\Add1~11 ),
	.combout(\Add1~12_combout ),
	.cout());
defparam \Add1~12 .lut_mask = 16'h6969;
defparam \Add1~12 .sum_lutc_input = "cin";

cycloneive_lcell_comb \Selector25~0 (
	.dataa(burstwrap_boundary_width_write_0),
	.datab(burstwrap_boundary_width_write_1),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\Selector25~0_combout ),
	.cout());
defparam \Selector25~0 .lut_mask = 16'h7777;
defparam \Selector25~0 .sum_lutc_input = "datac";

cycloneive_lcell_comb \Selector25~1 (
	.dataa(burstwrap_boundary_width_write_3),
	.datab(Add1),
	.datac(burstwrap_boundary_width_write_2),
	.datad(\Selector25~0_combout ),
	.cin(gnd),
	.combout(\Selector25~1_combout ),
	.cout());
defparam \Selector25~1 .lut_mask = 16'h1101;
defparam \Selector25~1 .sum_lutc_input = "datac";

cycloneive_lcell_comb \Selector25~2 (
	.dataa(base_address_6),
	.datab(\Add1~12_combout ),
	.datac(data1_9),
	.datad(\Selector25~1_combout ),
	.cin(gnd),
	.combout(\Selector25~2_combout ),
	.cout());
defparam \Selector25~2 .lut_mask = 16'hAACA;
defparam \Selector25~2 .sum_lutc_input = "datac";

dffeas \address_burst[6] (
	.clk(clk),
	.d(\address_burst[6]~28_combout ),
	.asdata(\Selector25~2_combout ),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(!data1_8),
	.ena(awready),
	.q(\address_burst[6]~q ),
	.prn(vcc));
defparam \address_burst[6] .is_wysiwyg = "true";
defparam \address_burst[6] .power_up = "low";

cycloneive_lcell_comb \Selector26~0 (
	.dataa(burstwrap_boundary_width_write_1),
	.datab(burstwrap_boundary_width_write_2),
	.datac(burstwrap_boundary_width_write_3),
	.datad(Add1),
	.cin(gnd),
	.combout(\Selector26~0_combout ),
	.cout());
defparam \Selector26~0 .lut_mask = 16'h0007;
defparam \Selector26~0 .sum_lutc_input = "datac";

cycloneive_lcell_comb \Selector26~1 (
	.dataa(base_address_5),
	.datab(\Add1~10_combout ),
	.datac(data1_9),
	.datad(\Selector26~0_combout ),
	.cin(gnd),
	.combout(\Selector26~1_combout ),
	.cout());
defparam \Selector26~1 .lut_mask = 16'hAACA;
defparam \Selector26~1 .sum_lutc_input = "datac";

dffeas \address_burst[5] (
	.clk(clk),
	.d(\address_burst[5]~26_combout ),
	.asdata(\Selector26~1_combout ),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(!data1_8),
	.ena(awready),
	.q(\address_burst[5]~q ),
	.prn(vcc));
defparam \address_burst[5] .is_wysiwyg = "true";
defparam \address_burst[5] .power_up = "low";

cycloneive_lcell_comb \Selector27~0 (
	.dataa(\Add1~8_combout ),
	.datab(base_address_4),
	.datac(data1_9),
	.datad(LessThan22),
	.cin(gnd),
	.combout(\Selector27~0_combout ),
	.cout());
defparam \Selector27~0 .lut_mask = 16'hACCC;
defparam \Selector27~0 .sum_lutc_input = "datac";

dffeas \address_burst[4] (
	.clk(clk),
	.d(\address_burst[4]~24_combout ),
	.asdata(\Selector27~0_combout ),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(!data1_8),
	.ena(awready),
	.q(\address_burst[4]~q ),
	.prn(vcc));
defparam \address_burst[4] .is_wysiwyg = "true";
defparam \address_burst[4] .power_up = "low";

cycloneive_lcell_comb \Selector28~0 (
	.dataa(base_address_3),
	.datab(\Add1~6_combout ),
	.datac(data1_9),
	.datad(LessThan18),
	.cin(gnd),
	.combout(\Selector28~0_combout ),
	.cout());
defparam \Selector28~0 .lut_mask = 16'hAACA;
defparam \Selector28~0 .sum_lutc_input = "datac";

dffeas \address_burst[3] (
	.clk(clk),
	.d(\address_burst[3]~22_combout ),
	.asdata(\Selector28~0_combout ),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(!data1_8),
	.ena(awready),
	.q(\address_burst[3]~q ),
	.prn(vcc));
defparam \address_burst[3] .is_wysiwyg = "true";
defparam \address_burst[3] .power_up = "low";

endmodule

module cycloneiv_altera_merlin_burst_adapter (
	read_cp_data_113,
	read_cp_data_114,
	read_cp_data_115,
	read_cp_data_116,
	read_cp_data_117,
	read_cp_data_118,
	read_cp_data_119,
	read_cp_data_120,
	read_cp_data_121,
	waitrequest_reset_override,
	int_nxt_addr_reg_dly_1,
	int_nxt_addr_reg_dly_0,
	int_nxt_addr_reg_dly_2,
	ShiftLeft1,
	in_byteen_reg_7,
	in_narrow_reg,
	source0_data_67,
	in_byteen_reg_3,
	in_byteen_reg_1,
	source0_data_65,
	source0_data_70,
	source0_data_69,
	source0_data_68,
	in_byteen_reg_2,
	source0_data_66,
	in_byteen_reg_0,
	source0_data_64,
	WideOr0,
	mem_used_1,
	cp_ready,
	in_ready_hold,
	out_valid_reg,
	stateST_UNCOMP_WR_SUBBURST,
	nxt_in_ready,
	saved_grant_0,
	r_sync_rst,
	saved_grant_1,
	base_address_11,
	base_address_10,
	base_address_9,
	base_address_8,
	base_address_7,
	base_address_6,
	base_address_5,
	base_address_4,
	base_address_3,
	src0_valid,
	WideOr1,
	nxt_out_eop,
	data1_22,
	out_data_1,
	src_data_131,
	src_data_132,
	src_data_130,
	data1_21,
	out_data_0,
	data1_23,
	out_data_2,
	src_data_71,
	src_data_67,
	src_data_65,
	src_data_70,
	src_data_69,
	src_data_68,
	src_data_66,
	src_data_64,
	write,
	in_data_reg_107,
	in_data_reg_106,
	write_cp_data_113,
	out_byte_cnt_reg_3,
	write_cp_data_114,
	write_cp_data_115,
	write_cp_data_116,
	write_cp_data_117,
	write_cp_data_118,
	write_cp_data_119,
	write_cp_data_120,
	write_cp_data_121,
	WideNor0,
	WideNor01,
	source0_data_701,
	source0_data_681,
	cp_ready1,
	out_uncomp_byte_cnt_reg_3,
	out_uncomp_byte_cnt_reg_4,
	out_uncomp_byte_cnt_reg_5,
	out_uncomp_byte_cnt_reg_6,
	out_uncomp_byte_cnt_reg_11,
	out_uncomp_byte_cnt_reg_10,
	out_uncomp_byte_cnt_reg_9,
	out_uncomp_byte_cnt_reg_8,
	out_uncomp_byte_cnt_reg_7,
	src_payload_0,
	in_data_reg_144,
	in_data_reg_145,
	in_data_reg_0,
	int_nxt_addr_reg_dly_3,
	int_nxt_addr_reg_dly_4,
	int_nxt_addr_reg_dly_5,
	int_nxt_addr_reg_dly_6,
	int_nxt_addr_reg_dly_7,
	int_nxt_addr_reg_dly_8,
	int_nxt_addr_reg_dly_9,
	int_nxt_addr_reg_dly_10,
	int_nxt_addr_reg_dly_11,
	in_data_reg_1,
	in_data_reg_2,
	in_data_reg_3,
	in_data_reg_4,
	in_data_reg_5,
	in_data_reg_6,
	in_data_reg_7,
	in_data_reg_8,
	in_data_reg_9,
	in_data_reg_10,
	in_data_reg_11,
	in_data_reg_12,
	in_data_reg_13,
	in_data_reg_14,
	in_data_reg_15,
	in_data_reg_16,
	in_data_reg_17,
	in_data_reg_18,
	in_data_reg_19,
	in_data_reg_20,
	in_data_reg_21,
	in_data_reg_22,
	in_data_reg_23,
	in_data_reg_24,
	in_data_reg_25,
	in_data_reg_26,
	in_data_reg_27,
	in_data_reg_28,
	in_data_reg_29,
	in_data_reg_30,
	in_data_reg_31,
	in_data_reg_32,
	in_data_reg_33,
	in_data_reg_34,
	in_data_reg_35,
	in_data_reg_36,
	in_data_reg_37,
	in_data_reg_38,
	in_data_reg_39,
	in_data_reg_40,
	in_data_reg_41,
	in_data_reg_42,
	in_data_reg_43,
	in_data_reg_44,
	in_data_reg_45,
	in_data_reg_46,
	in_data_reg_47,
	in_data_reg_48,
	in_data_reg_49,
	in_data_reg_50,
	in_data_reg_51,
	in_data_reg_52,
	in_data_reg_53,
	in_data_reg_54,
	in_data_reg_55,
	in_data_reg_56,
	in_data_reg_57,
	in_data_reg_58,
	in_data_reg_59,
	in_data_reg_60,
	in_data_reg_61,
	in_data_reg_62,
	in_data_reg_63,
	src_data_123,
	src_data_122,
	src_data_124,
	src_data_144,
	src_data_145,
	src_payload,
	data1_24,
	data1_25,
	data1_26,
	data1_27,
	data1_28,
	data1_29,
	data1_30,
	data1_31,
	data1_32,
	src_payload1,
	src_payload2,
	src_payload3,
	src_payload4,
	src_payload5,
	src_payload6,
	src_payload7,
	src_payload8,
	src_payload9,
	src_payload10,
	src_payload11,
	src_payload12,
	src_payload13,
	src_payload14,
	src_payload15,
	src_payload16,
	src_payload17,
	src_payload18,
	src_payload19,
	src_payload20,
	src_payload21,
	src_payload22,
	src_payload23,
	src_payload24,
	src_payload25,
	src_payload26,
	src_payload27,
	src_payload28,
	src_payload29,
	src_payload30,
	src_payload31,
	src_payload32,
	src_payload33,
	src_payload34,
	src_payload35,
	src_payload36,
	src_payload37,
	src_payload38,
	src_payload39,
	src_payload40,
	src_payload41,
	src_payload42,
	src_payload43,
	src_payload44,
	src_payload45,
	src_payload46,
	src_payload47,
	src_payload48,
	src_payload49,
	src_payload50,
	src_payload51,
	src_payload52,
	src_payload53,
	src_payload54,
	src_payload55,
	src_payload56,
	src_payload57,
	src_payload58,
	src_payload59,
	src_payload60,
	src_payload61,
	src_payload62,
	src_payload63,
	Selector12,
	Selector4,
	src_data_125,
	src_data_126,
	Selector10,
	Selector2,
	src_data_127,
	Selector9,
	Selector1,
	src_data_128,
	src_data_129,
	source0_data_71,
	source0_data_671,
	source0_data_691,
	clk_clk)/* synthesis synthesis_greybox=0 */;
input 	read_cp_data_113;
input 	read_cp_data_114;
input 	read_cp_data_115;
input 	read_cp_data_116;
input 	read_cp_data_117;
input 	read_cp_data_118;
input 	read_cp_data_119;
input 	read_cp_data_120;
input 	read_cp_data_121;
input 	waitrequest_reset_override;
output 	int_nxt_addr_reg_dly_1;
output 	int_nxt_addr_reg_dly_0;
output 	int_nxt_addr_reg_dly_2;
output 	ShiftLeft1;
output 	in_byteen_reg_7;
output 	in_narrow_reg;
output 	source0_data_67;
output 	in_byteen_reg_3;
output 	in_byteen_reg_1;
output 	source0_data_65;
output 	source0_data_70;
output 	source0_data_69;
output 	source0_data_68;
output 	in_byteen_reg_2;
output 	source0_data_66;
output 	in_byteen_reg_0;
output 	source0_data_64;
input 	WideOr0;
input 	mem_used_1;
input 	cp_ready;
output 	in_ready_hold;
output 	out_valid_reg;
output 	stateST_UNCOMP_WR_SUBBURST;
output 	nxt_in_ready;
input 	saved_grant_0;
input 	r_sync_rst;
input 	saved_grant_1;
input 	base_address_11;
input 	base_address_10;
input 	base_address_9;
input 	base_address_8;
input 	base_address_7;
input 	base_address_6;
input 	base_address_5;
input 	base_address_4;
input 	base_address_3;
input 	src0_valid;
input 	WideOr1;
output 	nxt_out_eop;
input 	data1_22;
input 	out_data_1;
input 	src_data_131;
input 	src_data_132;
input 	src_data_130;
input 	data1_21;
input 	out_data_0;
input 	data1_23;
input 	out_data_2;
input 	src_data_71;
input 	src_data_67;
input 	src_data_65;
input 	src_data_70;
input 	src_data_69;
input 	src_data_68;
input 	src_data_66;
input 	src_data_64;
input 	write;
output 	in_data_reg_107;
output 	in_data_reg_106;
input 	write_cp_data_113;
output 	out_byte_cnt_reg_3;
input 	write_cp_data_114;
input 	write_cp_data_115;
input 	write_cp_data_116;
input 	write_cp_data_117;
input 	write_cp_data_118;
input 	write_cp_data_119;
input 	write_cp_data_120;
input 	write_cp_data_121;
input 	WideNor0;
input 	WideNor01;
output 	source0_data_701;
output 	source0_data_681;
input 	cp_ready1;
output 	out_uncomp_byte_cnt_reg_3;
output 	out_uncomp_byte_cnt_reg_4;
output 	out_uncomp_byte_cnt_reg_5;
output 	out_uncomp_byte_cnt_reg_6;
output 	out_uncomp_byte_cnt_reg_11;
output 	out_uncomp_byte_cnt_reg_10;
output 	out_uncomp_byte_cnt_reg_9;
output 	out_uncomp_byte_cnt_reg_8;
output 	out_uncomp_byte_cnt_reg_7;
input 	src_payload_0;
output 	in_data_reg_144;
output 	in_data_reg_145;
output 	in_data_reg_0;
output 	int_nxt_addr_reg_dly_3;
output 	int_nxt_addr_reg_dly_4;
output 	int_nxt_addr_reg_dly_5;
output 	int_nxt_addr_reg_dly_6;
output 	int_nxt_addr_reg_dly_7;
output 	int_nxt_addr_reg_dly_8;
output 	int_nxt_addr_reg_dly_9;
output 	int_nxt_addr_reg_dly_10;
output 	int_nxt_addr_reg_dly_11;
output 	in_data_reg_1;
output 	in_data_reg_2;
output 	in_data_reg_3;
output 	in_data_reg_4;
output 	in_data_reg_5;
output 	in_data_reg_6;
output 	in_data_reg_7;
output 	in_data_reg_8;
output 	in_data_reg_9;
output 	in_data_reg_10;
output 	in_data_reg_11;
output 	in_data_reg_12;
output 	in_data_reg_13;
output 	in_data_reg_14;
output 	in_data_reg_15;
output 	in_data_reg_16;
output 	in_data_reg_17;
output 	in_data_reg_18;
output 	in_data_reg_19;
output 	in_data_reg_20;
output 	in_data_reg_21;
output 	in_data_reg_22;
output 	in_data_reg_23;
output 	in_data_reg_24;
output 	in_data_reg_25;
output 	in_data_reg_26;
output 	in_data_reg_27;
output 	in_data_reg_28;
output 	in_data_reg_29;
output 	in_data_reg_30;
output 	in_data_reg_31;
output 	in_data_reg_32;
output 	in_data_reg_33;
output 	in_data_reg_34;
output 	in_data_reg_35;
output 	in_data_reg_36;
output 	in_data_reg_37;
output 	in_data_reg_38;
output 	in_data_reg_39;
output 	in_data_reg_40;
output 	in_data_reg_41;
output 	in_data_reg_42;
output 	in_data_reg_43;
output 	in_data_reg_44;
output 	in_data_reg_45;
output 	in_data_reg_46;
output 	in_data_reg_47;
output 	in_data_reg_48;
output 	in_data_reg_49;
output 	in_data_reg_50;
output 	in_data_reg_51;
output 	in_data_reg_52;
output 	in_data_reg_53;
output 	in_data_reg_54;
output 	in_data_reg_55;
output 	in_data_reg_56;
output 	in_data_reg_57;
output 	in_data_reg_58;
output 	in_data_reg_59;
output 	in_data_reg_60;
output 	in_data_reg_61;
output 	in_data_reg_62;
output 	in_data_reg_63;
input 	src_data_123;
input 	src_data_122;
input 	src_data_124;
input 	src_data_144;
input 	src_data_145;
input 	src_payload;
input 	data1_24;
input 	data1_25;
input 	data1_26;
input 	data1_27;
input 	data1_28;
input 	data1_29;
input 	data1_30;
input 	data1_31;
input 	data1_32;
input 	src_payload1;
input 	src_payload2;
input 	src_payload3;
input 	src_payload4;
input 	src_payload5;
input 	src_payload6;
input 	src_payload7;
input 	src_payload8;
input 	src_payload9;
input 	src_payload10;
input 	src_payload11;
input 	src_payload12;
input 	src_payload13;
input 	src_payload14;
input 	src_payload15;
input 	src_payload16;
input 	src_payload17;
input 	src_payload18;
input 	src_payload19;
input 	src_payload20;
input 	src_payload21;
input 	src_payload22;
input 	src_payload23;
input 	src_payload24;
input 	src_payload25;
input 	src_payload26;
input 	src_payload27;
input 	src_payload28;
input 	src_payload29;
input 	src_payload30;
input 	src_payload31;
input 	src_payload32;
input 	src_payload33;
input 	src_payload34;
input 	src_payload35;
input 	src_payload36;
input 	src_payload37;
input 	src_payload38;
input 	src_payload39;
input 	src_payload40;
input 	src_payload41;
input 	src_payload42;
input 	src_payload43;
input 	src_payload44;
input 	src_payload45;
input 	src_payload46;
input 	src_payload47;
input 	src_payload48;
input 	src_payload49;
input 	src_payload50;
input 	src_payload51;
input 	src_payload52;
input 	src_payload53;
input 	src_payload54;
input 	src_payload55;
input 	src_payload56;
input 	src_payload57;
input 	src_payload58;
input 	src_payload59;
input 	src_payload60;
input 	src_payload61;
input 	src_payload62;
input 	src_payload63;
input 	Selector12;
input 	Selector4;
input 	src_data_125;
input 	src_data_126;
input 	Selector10;
input 	Selector2;
input 	src_data_127;
input 	Selector9;
input 	Selector1;
input 	src_data_128;
input 	src_data_129;
output 	source0_data_71;
output 	source0_data_671;
output 	source0_data_691;
input 	clk_clk;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
// unknown value (1'bx) is not needed for this tool. Default to 1'b0
assign unknown = 1'b0;



cycloneiv_altera_merlin_burst_adapter_13_1 \altera_merlin_burst_adapter_13_1.burst_adapter (
	.read_cp_data_113(read_cp_data_113),
	.read_cp_data_114(read_cp_data_114),
	.read_cp_data_115(read_cp_data_115),
	.read_cp_data_116(read_cp_data_116),
	.read_cp_data_117(read_cp_data_117),
	.read_cp_data_118(read_cp_data_118),
	.read_cp_data_119(read_cp_data_119),
	.read_cp_data_120(read_cp_data_120),
	.read_cp_data_121(read_cp_data_121),
	.waitrequest_reset_override(waitrequest_reset_override),
	.int_nxt_addr_reg_dly_1(int_nxt_addr_reg_dly_1),
	.int_nxt_addr_reg_dly_0(int_nxt_addr_reg_dly_0),
	.int_nxt_addr_reg_dly_2(int_nxt_addr_reg_dly_2),
	.ShiftLeft1(ShiftLeft1),
	.in_byteen_reg_7(in_byteen_reg_7),
	.in_narrow_reg1(in_narrow_reg),
	.source0_data_67(source0_data_67),
	.in_byteen_reg_3(in_byteen_reg_3),
	.in_byteen_reg_1(in_byteen_reg_1),
	.source0_data_65(source0_data_65),
	.source0_data_70(source0_data_70),
	.source0_data_69(source0_data_69),
	.source0_data_68(source0_data_68),
	.in_byteen_reg_2(in_byteen_reg_2),
	.source0_data_66(source0_data_66),
	.in_byteen_reg_0(in_byteen_reg_0),
	.source0_data_64(source0_data_64),
	.WideOr0(WideOr0),
	.mem_used_1(mem_used_1),
	.cp_ready(cp_ready),
	.in_ready_hold1(in_ready_hold),
	.out_valid_reg1(out_valid_reg),
	.stateST_UNCOMP_WR_SUBBURST(stateST_UNCOMP_WR_SUBBURST),
	.nxt_in_ready(nxt_in_ready),
	.sink0_data({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,src_data_145,src_data_144,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,src_data_132,src_data_131,src_data_130,src_data_129,src_data_128,src_data_127,src_data_126,src_data_125,src_data_124,src_data_123,src_data_122,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,saved_grant_1,saved_grant_0,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,src_data_71,src_data_70,src_data_69,src_data_68,src_data_67,src_data_66,src_data_65,src_data_64,src_payload63,src_payload62,
src_payload61,src_payload60,src_payload59,src_payload58,src_payload57,src_payload56,src_payload55,src_payload54,src_payload53,src_payload52,src_payload51,src_payload50,src_payload49,src_payload48,src_payload47,src_payload46,src_payload45,src_payload44,src_payload43,
src_payload42,src_payload41,src_payload40,src_payload39,src_payload38,src_payload37,src_payload36,src_payload35,src_payload34,src_payload33,src_payload32,src_payload31,src_payload30,src_payload29,src_payload28,src_payload27,src_payload26,src_payload25,src_payload24,
src_payload23,src_payload22,src_payload21,src_payload20,src_payload19,src_payload18,src_payload17,src_payload16,src_payload15,src_payload14,src_payload13,src_payload12,src_payload11,src_payload10,src_payload9,src_payload8,src_payload7,src_payload6,src_payload5,src_payload4,
src_payload3,src_payload2,src_payload1,src_payload}),
	.r_sync_rst(r_sync_rst),
	.base_address_11(base_address_11),
	.base_address_10(base_address_10),
	.base_address_9(base_address_9),
	.base_address_8(base_address_8),
	.base_address_7(base_address_7),
	.base_address_6(base_address_6),
	.base_address_5(base_address_5),
	.base_address_4(base_address_4),
	.base_address_3(base_address_3),
	.src0_valid(src0_valid),
	.WideOr1(WideOr1),
	.nxt_out_eop(nxt_out_eop),
	.data1_22(data1_22),
	.out_data_1(out_data_1),
	.data1_21(data1_21),
	.out_data_0(out_data_0),
	.data1_23(data1_23),
	.out_data_2(out_data_2),
	.write(write),
	.in_data_reg_107(in_data_reg_107),
	.in_data_reg_106(in_data_reg_106),
	.write_cp_data_113(write_cp_data_113),
	.out_byte_cnt_reg_3(out_byte_cnt_reg_3),
	.write_cp_data_114(write_cp_data_114),
	.write_cp_data_115(write_cp_data_115),
	.write_cp_data_116(write_cp_data_116),
	.write_cp_data_117(write_cp_data_117),
	.write_cp_data_118(write_cp_data_118),
	.write_cp_data_119(write_cp_data_119),
	.write_cp_data_120(write_cp_data_120),
	.write_cp_data_121(write_cp_data_121),
	.WideNor0(WideNor0),
	.WideNor01(WideNor01),
	.source0_data_701(source0_data_701),
	.source0_data_681(source0_data_681),
	.cp_ready1(cp_ready1),
	.out_uncomp_byte_cnt_reg_3(out_uncomp_byte_cnt_reg_3),
	.out_uncomp_byte_cnt_reg_4(out_uncomp_byte_cnt_reg_4),
	.out_uncomp_byte_cnt_reg_5(out_uncomp_byte_cnt_reg_5),
	.out_uncomp_byte_cnt_reg_6(out_uncomp_byte_cnt_reg_6),
	.out_uncomp_byte_cnt_reg_11(out_uncomp_byte_cnt_reg_11),
	.out_uncomp_byte_cnt_reg_10(out_uncomp_byte_cnt_reg_10),
	.out_uncomp_byte_cnt_reg_9(out_uncomp_byte_cnt_reg_9),
	.out_uncomp_byte_cnt_reg_8(out_uncomp_byte_cnt_reg_8),
	.out_uncomp_byte_cnt_reg_7(out_uncomp_byte_cnt_reg_7),
	.sink0_endofpacket(src_payload_0),
	.in_data_reg_144(in_data_reg_144),
	.in_data_reg_145(in_data_reg_145),
	.in_data_reg_0(in_data_reg_0),
	.int_nxt_addr_reg_dly_3(int_nxt_addr_reg_dly_3),
	.int_nxt_addr_reg_dly_4(int_nxt_addr_reg_dly_4),
	.int_nxt_addr_reg_dly_5(int_nxt_addr_reg_dly_5),
	.int_nxt_addr_reg_dly_6(int_nxt_addr_reg_dly_6),
	.int_nxt_addr_reg_dly_7(int_nxt_addr_reg_dly_7),
	.int_nxt_addr_reg_dly_8(int_nxt_addr_reg_dly_8),
	.int_nxt_addr_reg_dly_9(int_nxt_addr_reg_dly_9),
	.int_nxt_addr_reg_dly_10(int_nxt_addr_reg_dly_10),
	.int_nxt_addr_reg_dly_11(int_nxt_addr_reg_dly_11),
	.in_data_reg_1(in_data_reg_1),
	.in_data_reg_2(in_data_reg_2),
	.in_data_reg_3(in_data_reg_3),
	.in_data_reg_4(in_data_reg_4),
	.in_data_reg_5(in_data_reg_5),
	.in_data_reg_6(in_data_reg_6),
	.in_data_reg_7(in_data_reg_7),
	.in_data_reg_8(in_data_reg_8),
	.in_data_reg_9(in_data_reg_9),
	.in_data_reg_10(in_data_reg_10),
	.in_data_reg_11(in_data_reg_11),
	.in_data_reg_12(in_data_reg_12),
	.in_data_reg_13(in_data_reg_13),
	.in_data_reg_14(in_data_reg_14),
	.in_data_reg_15(in_data_reg_15),
	.in_data_reg_16(in_data_reg_16),
	.in_data_reg_17(in_data_reg_17),
	.in_data_reg_18(in_data_reg_18),
	.in_data_reg_19(in_data_reg_19),
	.in_data_reg_20(in_data_reg_20),
	.in_data_reg_21(in_data_reg_21),
	.in_data_reg_22(in_data_reg_22),
	.in_data_reg_23(in_data_reg_23),
	.in_data_reg_24(in_data_reg_24),
	.in_data_reg_25(in_data_reg_25),
	.in_data_reg_26(in_data_reg_26),
	.in_data_reg_27(in_data_reg_27),
	.in_data_reg_28(in_data_reg_28),
	.in_data_reg_29(in_data_reg_29),
	.in_data_reg_30(in_data_reg_30),
	.in_data_reg_31(in_data_reg_31),
	.in_data_reg_32(in_data_reg_32),
	.in_data_reg_33(in_data_reg_33),
	.in_data_reg_34(in_data_reg_34),
	.in_data_reg_35(in_data_reg_35),
	.in_data_reg_36(in_data_reg_36),
	.in_data_reg_37(in_data_reg_37),
	.in_data_reg_38(in_data_reg_38),
	.in_data_reg_39(in_data_reg_39),
	.in_data_reg_40(in_data_reg_40),
	.in_data_reg_41(in_data_reg_41),
	.in_data_reg_42(in_data_reg_42),
	.in_data_reg_43(in_data_reg_43),
	.in_data_reg_44(in_data_reg_44),
	.in_data_reg_45(in_data_reg_45),
	.in_data_reg_46(in_data_reg_46),
	.in_data_reg_47(in_data_reg_47),
	.in_data_reg_48(in_data_reg_48),
	.in_data_reg_49(in_data_reg_49),
	.in_data_reg_50(in_data_reg_50),
	.in_data_reg_51(in_data_reg_51),
	.in_data_reg_52(in_data_reg_52),
	.in_data_reg_53(in_data_reg_53),
	.in_data_reg_54(in_data_reg_54),
	.in_data_reg_55(in_data_reg_55),
	.in_data_reg_56(in_data_reg_56),
	.in_data_reg_57(in_data_reg_57),
	.in_data_reg_58(in_data_reg_58),
	.in_data_reg_59(in_data_reg_59),
	.in_data_reg_60(in_data_reg_60),
	.in_data_reg_61(in_data_reg_61),
	.in_data_reg_62(in_data_reg_62),
	.in_data_reg_63(in_data_reg_63),
	.data1_24(data1_24),
	.data1_25(data1_25),
	.data1_26(data1_26),
	.data1_27(data1_27),
	.data1_28(data1_28),
	.data1_29(data1_29),
	.data1_30(data1_30),
	.data1_31(data1_31),
	.data1_32(data1_32),
	.Selector12(Selector12),
	.Selector4(Selector4),
	.Selector10(Selector10),
	.Selector2(Selector2),
	.Selector9(Selector9),
	.Selector1(Selector1),
	.source0_data_71(source0_data_71),
	.source0_data_671(source0_data_671),
	.source0_data_691(source0_data_691),
	.clk_clk(clk_clk));

endmodule

module cycloneiv_altera_merlin_burst_adapter_13_1 (
	read_cp_data_113,
	read_cp_data_114,
	read_cp_data_115,
	read_cp_data_116,
	read_cp_data_117,
	read_cp_data_118,
	read_cp_data_119,
	read_cp_data_120,
	read_cp_data_121,
	waitrequest_reset_override,
	int_nxt_addr_reg_dly_1,
	int_nxt_addr_reg_dly_0,
	int_nxt_addr_reg_dly_2,
	ShiftLeft1,
	in_byteen_reg_7,
	in_narrow_reg1,
	source0_data_67,
	in_byteen_reg_3,
	in_byteen_reg_1,
	source0_data_65,
	source0_data_70,
	source0_data_69,
	source0_data_68,
	in_byteen_reg_2,
	source0_data_66,
	in_byteen_reg_0,
	source0_data_64,
	WideOr0,
	mem_used_1,
	cp_ready,
	in_ready_hold1,
	out_valid_reg1,
	stateST_UNCOMP_WR_SUBBURST,
	nxt_in_ready,
	sink0_data,
	r_sync_rst,
	base_address_11,
	base_address_10,
	base_address_9,
	base_address_8,
	base_address_7,
	base_address_6,
	base_address_5,
	base_address_4,
	base_address_3,
	src0_valid,
	WideOr1,
	nxt_out_eop,
	data1_22,
	out_data_1,
	data1_21,
	out_data_0,
	data1_23,
	out_data_2,
	write,
	in_data_reg_107,
	in_data_reg_106,
	write_cp_data_113,
	out_byte_cnt_reg_3,
	write_cp_data_114,
	write_cp_data_115,
	write_cp_data_116,
	write_cp_data_117,
	write_cp_data_118,
	write_cp_data_119,
	write_cp_data_120,
	write_cp_data_121,
	WideNor0,
	WideNor01,
	source0_data_701,
	source0_data_681,
	cp_ready1,
	out_uncomp_byte_cnt_reg_3,
	out_uncomp_byte_cnt_reg_4,
	out_uncomp_byte_cnt_reg_5,
	out_uncomp_byte_cnt_reg_6,
	out_uncomp_byte_cnt_reg_11,
	out_uncomp_byte_cnt_reg_10,
	out_uncomp_byte_cnt_reg_9,
	out_uncomp_byte_cnt_reg_8,
	out_uncomp_byte_cnt_reg_7,
	sink0_endofpacket,
	in_data_reg_144,
	in_data_reg_145,
	in_data_reg_0,
	int_nxt_addr_reg_dly_3,
	int_nxt_addr_reg_dly_4,
	int_nxt_addr_reg_dly_5,
	int_nxt_addr_reg_dly_6,
	int_nxt_addr_reg_dly_7,
	int_nxt_addr_reg_dly_8,
	int_nxt_addr_reg_dly_9,
	int_nxt_addr_reg_dly_10,
	int_nxt_addr_reg_dly_11,
	in_data_reg_1,
	in_data_reg_2,
	in_data_reg_3,
	in_data_reg_4,
	in_data_reg_5,
	in_data_reg_6,
	in_data_reg_7,
	in_data_reg_8,
	in_data_reg_9,
	in_data_reg_10,
	in_data_reg_11,
	in_data_reg_12,
	in_data_reg_13,
	in_data_reg_14,
	in_data_reg_15,
	in_data_reg_16,
	in_data_reg_17,
	in_data_reg_18,
	in_data_reg_19,
	in_data_reg_20,
	in_data_reg_21,
	in_data_reg_22,
	in_data_reg_23,
	in_data_reg_24,
	in_data_reg_25,
	in_data_reg_26,
	in_data_reg_27,
	in_data_reg_28,
	in_data_reg_29,
	in_data_reg_30,
	in_data_reg_31,
	in_data_reg_32,
	in_data_reg_33,
	in_data_reg_34,
	in_data_reg_35,
	in_data_reg_36,
	in_data_reg_37,
	in_data_reg_38,
	in_data_reg_39,
	in_data_reg_40,
	in_data_reg_41,
	in_data_reg_42,
	in_data_reg_43,
	in_data_reg_44,
	in_data_reg_45,
	in_data_reg_46,
	in_data_reg_47,
	in_data_reg_48,
	in_data_reg_49,
	in_data_reg_50,
	in_data_reg_51,
	in_data_reg_52,
	in_data_reg_53,
	in_data_reg_54,
	in_data_reg_55,
	in_data_reg_56,
	in_data_reg_57,
	in_data_reg_58,
	in_data_reg_59,
	in_data_reg_60,
	in_data_reg_61,
	in_data_reg_62,
	in_data_reg_63,
	data1_24,
	data1_25,
	data1_26,
	data1_27,
	data1_28,
	data1_29,
	data1_30,
	data1_31,
	data1_32,
	Selector12,
	Selector4,
	Selector10,
	Selector2,
	Selector9,
	Selector1,
	source0_data_71,
	source0_data_671,
	source0_data_691,
	clk_clk)/* synthesis synthesis_greybox=0 */;
input 	read_cp_data_113;
input 	read_cp_data_114;
input 	read_cp_data_115;
input 	read_cp_data_116;
input 	read_cp_data_117;
input 	read_cp_data_118;
input 	read_cp_data_119;
input 	read_cp_data_120;
input 	read_cp_data_121;
input 	waitrequest_reset_override;
output 	int_nxt_addr_reg_dly_1;
output 	int_nxt_addr_reg_dly_0;
output 	int_nxt_addr_reg_dly_2;
output 	ShiftLeft1;
output 	in_byteen_reg_7;
output 	in_narrow_reg1;
output 	source0_data_67;
output 	in_byteen_reg_3;
output 	in_byteen_reg_1;
output 	source0_data_65;
output 	source0_data_70;
output 	source0_data_69;
output 	source0_data_68;
output 	in_byteen_reg_2;
output 	source0_data_66;
output 	in_byteen_reg_0;
output 	source0_data_64;
input 	WideOr0;
input 	mem_used_1;
input 	cp_ready;
output 	in_ready_hold1;
output 	out_valid_reg1;
output 	stateST_UNCOMP_WR_SUBBURST;
output 	nxt_in_ready;
input 	[157:0] sink0_data;
input 	r_sync_rst;
input 	base_address_11;
input 	base_address_10;
input 	base_address_9;
input 	base_address_8;
input 	base_address_7;
input 	base_address_6;
input 	base_address_5;
input 	base_address_4;
input 	base_address_3;
input 	src0_valid;
input 	WideOr1;
output 	nxt_out_eop;
input 	data1_22;
input 	out_data_1;
input 	data1_21;
input 	out_data_0;
input 	data1_23;
input 	out_data_2;
input 	write;
output 	in_data_reg_107;
output 	in_data_reg_106;
input 	write_cp_data_113;
output 	out_byte_cnt_reg_3;
input 	write_cp_data_114;
input 	write_cp_data_115;
input 	write_cp_data_116;
input 	write_cp_data_117;
input 	write_cp_data_118;
input 	write_cp_data_119;
input 	write_cp_data_120;
input 	write_cp_data_121;
input 	WideNor0;
input 	WideNor01;
output 	source0_data_701;
output 	source0_data_681;
input 	cp_ready1;
output 	out_uncomp_byte_cnt_reg_3;
output 	out_uncomp_byte_cnt_reg_4;
output 	out_uncomp_byte_cnt_reg_5;
output 	out_uncomp_byte_cnt_reg_6;
output 	out_uncomp_byte_cnt_reg_11;
output 	out_uncomp_byte_cnt_reg_10;
output 	out_uncomp_byte_cnt_reg_9;
output 	out_uncomp_byte_cnt_reg_8;
output 	out_uncomp_byte_cnt_reg_7;
input 	sink0_endofpacket;
output 	in_data_reg_144;
output 	in_data_reg_145;
output 	in_data_reg_0;
output 	int_nxt_addr_reg_dly_3;
output 	int_nxt_addr_reg_dly_4;
output 	int_nxt_addr_reg_dly_5;
output 	int_nxt_addr_reg_dly_6;
output 	int_nxt_addr_reg_dly_7;
output 	int_nxt_addr_reg_dly_8;
output 	int_nxt_addr_reg_dly_9;
output 	int_nxt_addr_reg_dly_10;
output 	int_nxt_addr_reg_dly_11;
output 	in_data_reg_1;
output 	in_data_reg_2;
output 	in_data_reg_3;
output 	in_data_reg_4;
output 	in_data_reg_5;
output 	in_data_reg_6;
output 	in_data_reg_7;
output 	in_data_reg_8;
output 	in_data_reg_9;
output 	in_data_reg_10;
output 	in_data_reg_11;
output 	in_data_reg_12;
output 	in_data_reg_13;
output 	in_data_reg_14;
output 	in_data_reg_15;
output 	in_data_reg_16;
output 	in_data_reg_17;
output 	in_data_reg_18;
output 	in_data_reg_19;
output 	in_data_reg_20;
output 	in_data_reg_21;
output 	in_data_reg_22;
output 	in_data_reg_23;
output 	in_data_reg_24;
output 	in_data_reg_25;
output 	in_data_reg_26;
output 	in_data_reg_27;
output 	in_data_reg_28;
output 	in_data_reg_29;
output 	in_data_reg_30;
output 	in_data_reg_31;
output 	in_data_reg_32;
output 	in_data_reg_33;
output 	in_data_reg_34;
output 	in_data_reg_35;
output 	in_data_reg_36;
output 	in_data_reg_37;
output 	in_data_reg_38;
output 	in_data_reg_39;
output 	in_data_reg_40;
output 	in_data_reg_41;
output 	in_data_reg_42;
output 	in_data_reg_43;
output 	in_data_reg_44;
output 	in_data_reg_45;
output 	in_data_reg_46;
output 	in_data_reg_47;
output 	in_data_reg_48;
output 	in_data_reg_49;
output 	in_data_reg_50;
output 	in_data_reg_51;
output 	in_data_reg_52;
output 	in_data_reg_53;
output 	in_data_reg_54;
output 	in_data_reg_55;
output 	in_data_reg_56;
output 	in_data_reg_57;
output 	in_data_reg_58;
output 	in_data_reg_59;
output 	in_data_reg_60;
output 	in_data_reg_61;
output 	in_data_reg_62;
output 	in_data_reg_63;
input 	data1_24;
input 	data1_25;
input 	data1_26;
input 	data1_27;
input 	data1_28;
input 	data1_29;
input 	data1_30;
input 	data1_31;
input 	data1_32;
input 	Selector12;
input 	Selector4;
input 	Selector10;
input 	Selector2;
input 	Selector9;
input 	Selector1;
output 	source0_data_71;
output 	source0_data_671;
output 	source0_data_691;
input 	clk_clk;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
// unknown value (1'bx) is not needed for this tool. Default to 1'b0
assign unknown = 1'b0;

wire \Add1~0_combout ;
wire \load_next_out_cmd~combout ;
wire \int_bytes_remaining_reg[3]~q ;
wire \Add1~1_combout ;
wire \Add1~3_combout ;
wire \Add1~4_combout ;
wire \int_bytes_remaining_reg[4]~q ;
wire \Add1~2 ;
wire \Add1~5_combout ;
wire \Add1~7_combout ;
wire \Add1~8_combout ;
wire \int_bytes_remaining_reg[5]~q ;
wire \Add1~6 ;
wire \Add1~9_combout ;
wire \Add1~11_combout ;
wire \Add1~12_combout ;
wire \int_bytes_remaining_reg[6]~q ;
wire \Add1~10 ;
wire \Add1~13_combout ;
wire \Add1~15_combout ;
wire \Equal0~0_combout ;
wire \Add1~16_combout ;
wire \int_bytes_remaining_reg[7]~q ;
wire \Add1~14 ;
wire \Add1~17_combout ;
wire \Add1~19_combout ;
wire \Add1~20_combout ;
wire \int_bytes_remaining_reg[8]~q ;
wire \Add1~18 ;
wire \Add1~21_combout ;
wire \Add1~23_combout ;
wire \Add1~24_combout ;
wire \int_bytes_remaining_reg[9]~q ;
wire \Add1~22 ;
wire \Add1~25_combout ;
wire \Add1~27_combout ;
wire \Add1~28_combout ;
wire \int_bytes_remaining_reg[10]~q ;
wire \Add1~26 ;
wire \Add1~29_combout ;
wire \Add1~31_combout ;
wire \Equal0~1_combout ;
wire \Add1~32_combout ;
wire \int_bytes_remaining_reg[11]~q ;
wire \Add1~30 ;
wire \Add1~33_combout ;
wire \Add1~35_combout ;
wire \state.ST_COMP_TRANS~q ;
wire \in_valid~combout ;
wire \Selector1~0_combout ;
wire \Selector0~0_combout ;
wire \Selector0~1_combout ;
wire \state.ST_IDLE~q ;
wire \Selector2~0_combout ;
wire \Selector2~1_combout ;
wire \Selector2~2_combout ;
wire \NON_PIPELINED_INPUTS.load_next_cmd~combout ;
wire \in_eop_reg~q ;
wire \WideNor0~0_combout ;
wire \in_bytecount_reg_zero~q ;
wire \nxt_out_eop~0_combout ;
wire \Selector3~0_combout ;
wire \Add4~0_combout ;
wire \Add4~1_combout ;
wire \Add4~3_combout ;
wire \Add4~4_combout ;
wire \Add4~2 ;
wire \Add4~5_combout ;
wire \Add4~7_combout ;
wire \Add4~8_combout ;
wire \Add4~6 ;
wire \Add4~9_combout ;
wire \Add4~11_combout ;
wire \Add4~12_combout ;
wire \Add4~10 ;
wire \Add4~13_combout ;
wire \Add4~15_combout ;
wire \WideOr0~0_combout ;
wire \Add4~16_combout ;
wire \Add4~14 ;
wire \Add4~18 ;
wire \Add4~20 ;
wire \Add4~22 ;
wire \Add4~24 ;
wire \Add4~25_combout ;
wire \Add4~27_combout ;
wire \Add4~28_combout ;
wire \Add4~17_combout ;
wire \Add4~29_combout ;
wire \Add4~30_combout ;
wire \Add4~19_combout ;
wire \Add4~31_combout ;
wire \Add4~32_combout ;
wire \Add4~21_combout ;
wire \Add4~33_combout ;
wire \Add4~34_combout ;
wire \Add4~23_combout ;
wire \Add4~35_combout ;
wire \WideOr0~1_combout ;
wire \WideOr0~2_combout ;
wire \Selector2~3_combout ;
wire \state.ST_UNCOMP_TRANS~q ;
wire \nxt_in_ready~2_combout ;
wire \Selector1~1_combout ;
wire \Selector1~2_combout ;
wire \new_burst_reg~0_combout ;
wire \new_burst_reg~q ;
wire \in_burstwrap_reg[1]~q ;
wire \nxt_addr[1]~0_combout ;
wire \int_nxt_addr_reg[1]~q ;
wire \in_size_reg[0]~q ;
wire \d0_in_size[0]~1_combout ;
wire \in_size_reg[1]~q ;
wire \d0_in_size[1]~2_combout ;
wire \in_size_reg[2]~q ;
wire \d0_in_size[2]~0_combout ;
wire \ShiftLeft0~0_combout ;
wire \int_byte_cnt_narrow_reg[1]~q ;
wire \ShiftLeft0~1_combout ;
wire \int_byte_cnt_narrow_reg[0]~q ;
wire \Add0~1 ;
wire \Add0~2_combout ;
wire \d0_int_nxt_addr[1]~4_combout ;
wire \d0_int_nxt_addr[1]~5_combout ;
wire \d0_int_nxt_addr[0]~40_combout ;
wire \d0_int_nxt_addr[1]~6_combout ;
wire \in_burstwrap_reg[0]~q ;
wire \nxt_addr[0]~combout ;
wire \int_nxt_addr_reg[0]~q ;
wire \Add0~0_combout ;
wire \d0_int_nxt_addr[0]~7_combout ;
wire \d0_int_nxt_addr[0]~8_combout ;
wire \d0_int_nxt_addr[0]~9_combout ;
wire \in_burstwrap_reg[2]~q ;
wire \nxt_addr[2]~combout ;
wire \int_nxt_addr_reg[2]~q ;
wire \ShiftLeft0~2_combout ;
wire \int_byte_cnt_narrow_reg[2]~q ;
wire \Add0~3 ;
wire \Add0~4_combout ;
wire \d0_int_nxt_addr[2]~10_combout ;
wire \d0_int_nxt_addr[2]~11_combout ;
wire \d0_int_nxt_addr[2]~41_combout ;
wire \d0_int_nxt_addr[2]~12_combout ;
wire \ShiftLeft1~0_combout ;
wire \WideOr1~0_combout ;
wire \ShiftLeft1~1_combout ;
wire \Decoder1~0_combout ;
wire \LessThan0~0_combout ;
wire \source0_data[64]~12_combout ;
wire \always12~0_combout ;
wire \ShiftLeft1~3_combout ;
wire \source0_data[70]~14_combout ;
wire \in_byteen_reg[6]~q ;
wire \source0_data[66]~15_combout ;
wire \source0_data[70]~16_combout ;
wire \ShiftLeft1~4_combout ;
wire \in_byteen_reg[5]~q ;
wire \source0_data[69]~18_combout ;
wire \ShiftLeft1~5_combout ;
wire \ShiftLeft1~6_combout ;
wire \in_byteen_reg[4]~q ;
wire \source0_data[68]~20_combout ;
wire \ShiftLeft1~7_combout ;
wire \nxt_out_valid~0_combout ;
wire \nxt_out_valid~1_combout ;
wire \nxt_out_valid~2_combout ;
wire \Selector3~1_combout ;
wire \nxt_in_ready~5_combout ;
wire \nxt_in_ready~3_combout ;
wire \source0_data[70]~24_combout ;
wire \source0_data[70]~25_combout ;
wire \source0_data[70]~26_combout ;
wire \source0_data[68]~28_combout ;
wire \source0_data[68]~29_combout ;
wire \in_burstwrap_reg[3]~q ;
wire \nxt_addr[3]~1_combout ;
wire \nxt_addr[3]~2_combout ;
wire \int_nxt_addr_reg[3]~q ;
wire \ShiftLeft0~3_combout ;
wire \int_byte_cnt_narrow_reg[3]~q ;
wire \Add0~5 ;
wire \Add0~6_combout ;
wire \d0_int_nxt_addr[3]~13_combout ;
wire \d0_int_nxt_addr[3]~14_combout ;
wire \d0_int_nxt_addr[3]~15_combout ;
wire \in_burstwrap_reg[4]~q ;
wire \nxt_addr[4]~combout ;
wire \int_nxt_addr_reg[4]~q ;
wire \ShiftLeft0~4_combout ;
wire \int_byte_cnt_narrow_reg[4]~q ;
wire \Add0~7 ;
wire \Add0~8_combout ;
wire \d0_int_nxt_addr[4]~16_combout ;
wire \d0_int_nxt_addr[4]~17_combout ;
wire \d0_int_nxt_addr[4]~18_combout ;
wire \in_burstwrap_reg[5]~q ;
wire \nxt_addr[5]~3_combout ;
wire \nxt_addr[5]~4_combout ;
wire \int_nxt_addr_reg[5]~q ;
wire \ShiftLeft0~5_combout ;
wire \int_byte_cnt_narrow_reg[5]~q ;
wire \Add0~9 ;
wire \Add0~10_combout ;
wire \d0_int_nxt_addr[5]~19_combout ;
wire \d0_int_nxt_addr[5]~20_combout ;
wire \d0_int_nxt_addr[5]~21_combout ;
wire \in_burstwrap_reg[6]~q ;
wire \nxt_addr[6]~5_combout ;
wire \nxt_addr[6]~6_combout ;
wire \int_nxt_addr_reg[6]~q ;
wire \ShiftLeft0~6_combout ;
wire \int_byte_cnt_narrow_reg[6]~q ;
wire \Add0~11 ;
wire \Add0~12_combout ;
wire \d0_int_nxt_addr[6]~22_combout ;
wire \d0_int_nxt_addr[6]~23_combout ;
wire \d0_int_nxt_addr[6]~24_combout ;
wire \in_burstwrap_reg[7]~q ;
wire \nxt_addr[7]~combout ;
wire \int_nxt_addr_reg[7]~q ;
wire \ShiftLeft0~7_combout ;
wire \int_byte_cnt_narrow_reg[7]~q ;
wire \Add0~13 ;
wire \Add0~14_combout ;
wire \d0_int_nxt_addr[7]~25_combout ;
wire \d0_int_nxt_addr[7]~26_combout ;
wire \d0_int_nxt_addr[7]~27_combout ;
wire \nxt_addr[8]~combout ;
wire \int_nxt_addr_reg[8]~q ;
wire \Add0~15 ;
wire \Add0~16_combout ;
wire \d0_int_nxt_addr[8]~28_combout ;
wire \d0_int_nxt_addr[8]~29_combout ;
wire \d0_int_nxt_addr[8]~30_combout ;
wire \nxt_addr[9]~combout ;
wire \int_nxt_addr_reg[9]~q ;
wire \Add0~17 ;
wire \Add0~18_combout ;
wire \d0_int_nxt_addr[9]~31_combout ;
wire \d0_int_nxt_addr[9]~32_combout ;
wire \d0_int_nxt_addr[9]~33_combout ;
wire \nxt_addr[10]~combout ;
wire \int_nxt_addr_reg[10]~q ;
wire \Add0~19 ;
wire \Add0~20_combout ;
wire \d0_int_nxt_addr[10]~34_combout ;
wire \d0_int_nxt_addr[10]~35_combout ;
wire \d0_int_nxt_addr[10]~36_combout ;
wire \nxt_addr[11]~combout ;
wire \int_nxt_addr_reg[11]~q ;
wire \Add0~21 ;
wire \Add0~22_combout ;
wire \d0_int_nxt_addr[11]~37_combout ;
wire \d0_int_nxt_addr[11]~38_combout ;
wire \d0_int_nxt_addr[11]~39_combout ;
wire \source0_data[69]~33_combout ;
wire \source0_data[69]~34_combout ;


dffeas \int_nxt_addr_reg_dly[1] (
	.clk(clk_clk),
	.d(\d0_int_nxt_addr[1]~6_combout ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\load_next_out_cmd~combout ),
	.q(int_nxt_addr_reg_dly_1),
	.prn(vcc));
defparam \int_nxt_addr_reg_dly[1] .is_wysiwyg = "true";
defparam \int_nxt_addr_reg_dly[1] .power_up = "low";

dffeas \int_nxt_addr_reg_dly[0] (
	.clk(clk_clk),
	.d(\d0_int_nxt_addr[0]~9_combout ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\load_next_out_cmd~combout ),
	.q(int_nxt_addr_reg_dly_0),
	.prn(vcc));
defparam \int_nxt_addr_reg_dly[0] .is_wysiwyg = "true";
defparam \int_nxt_addr_reg_dly[0] .power_up = "low";

dffeas \int_nxt_addr_reg_dly[2] (
	.clk(clk_clk),
	.d(\d0_int_nxt_addr[2]~12_combout ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\load_next_out_cmd~combout ),
	.q(int_nxt_addr_reg_dly_2),
	.prn(vcc));
defparam \int_nxt_addr_reg_dly[2] .is_wysiwyg = "true";
defparam \int_nxt_addr_reg_dly[2] .power_up = "low";

cycloneive_lcell_comb \ShiftLeft1~2 (
	.dataa(\ShiftLeft1~1_combout ),
	.datab(int_nxt_addr_reg_dly_2),
	.datac(\Decoder1~0_combout ),
	.datad(int_nxt_addr_reg_dly_1),
	.cin(gnd),
	.combout(ShiftLeft1),
	.cout());
defparam \ShiftLeft1~2 .lut_mask = 16'hAAAE;
defparam \ShiftLeft1~2 .sum_lutc_input = "datac";

dffeas \in_byteen_reg[7] (
	.clk(clk_clk),
	.d(sink0_data[71]),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.q(in_byteen_reg_7),
	.prn(vcc));
defparam \in_byteen_reg[7] .is_wysiwyg = "true";
defparam \in_byteen_reg[7] .power_up = "low";

dffeas in_narrow_reg(
	.clk(clk_clk),
	.d(\LessThan0~0_combout ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.q(in_narrow_reg1),
	.prn(vcc));
defparam in_narrow_reg.is_wysiwyg = "true";
defparam in_narrow_reg.power_up = "low";

cycloneive_lcell_comb \source0_data[67]~11 (
	.dataa(\ShiftLeft1~0_combout ),
	.datab(int_nxt_addr_reg_dly_1),
	.datac(\Decoder1~0_combout ),
	.datad(int_nxt_addr_reg_dly_2),
	.cin(gnd),
	.combout(source0_data_67),
	.cout());
defparam \source0_data[67]~11 .lut_mask = 16'h008B;
defparam \source0_data[67]~11 .sum_lutc_input = "datac";

dffeas \in_byteen_reg[3] (
	.clk(clk_clk),
	.d(sink0_data[67]),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.q(in_byteen_reg_3),
	.prn(vcc));
defparam \in_byteen_reg[3] .is_wysiwyg = "true";
defparam \in_byteen_reg[3] .power_up = "low";

dffeas \in_byteen_reg[1] (
	.clk(clk_clk),
	.d(sink0_data[65]),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.q(in_byteen_reg_1),
	.prn(vcc));
defparam \in_byteen_reg[1] .is_wysiwyg = "true";
defparam \in_byteen_reg[1] .power_up = "low";

cycloneive_lcell_comb \source0_data[65]~13 (
	.dataa(\ShiftLeft1~0_combout ),
	.datab(\source0_data[64]~12_combout ),
	.datac(in_byteen_reg_1),
	.datad(\always12~0_combout ),
	.cin(gnd),
	.combout(source0_data_65),
	.cout());
defparam \source0_data[65]~13 .lut_mask = 16'h88F0;
defparam \source0_data[65]~13 .sum_lutc_input = "datac";

cycloneive_lcell_comb \source0_data[70]~17 (
	.dataa(\ShiftLeft1~3_combout ),
	.datab(\source0_data[70]~14_combout ),
	.datac(\source0_data[70]~16_combout ),
	.datad(\ShiftLeft1~4_combout ),
	.cin(gnd),
	.combout(source0_data_70),
	.cout());
defparam \source0_data[70]~17 .lut_mask = 16'hF838;
defparam \source0_data[70]~17 .sum_lutc_input = "datac";

cycloneive_lcell_comb \source0_data[69]~19 (
	.dataa(\in_byteen_reg[5]~q ),
	.datab(\source0_data[66]~15_combout ),
	.datac(\source0_data[69]~18_combout ),
	.datad(\ShiftLeft1~5_combout ),
	.cin(gnd),
	.combout(source0_data_69),
	.cout());
defparam \source0_data[69]~19 .lut_mask = 16'hF2C2;
defparam \source0_data[69]~19 .sum_lutc_input = "datac";

cycloneive_lcell_comb \source0_data[68]~21 (
	.dataa(\ShiftLeft1~6_combout ),
	.datab(\source0_data[70]~14_combout ),
	.datac(\source0_data[68]~20_combout ),
	.datad(\ShiftLeft1~7_combout ),
	.cin(gnd),
	.combout(source0_data_68),
	.cout());
defparam \source0_data[68]~21 .lut_mask = 16'h38F8;
defparam \source0_data[68]~21 .sum_lutc_input = "datac";

dffeas \in_byteen_reg[2] (
	.clk(clk_clk),
	.d(sink0_data[66]),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.q(in_byteen_reg_2),
	.prn(vcc));
defparam \in_byteen_reg[2] .is_wysiwyg = "true";
defparam \in_byteen_reg[2] .power_up = "low";

cycloneive_lcell_comb \source0_data[66]~22 (
	.dataa(\source0_data[66]~15_combout ),
	.datab(\ShiftLeft1~4_combout ),
	.datac(in_byteen_reg_2),
	.datad(\always12~0_combout ),
	.cin(gnd),
	.combout(source0_data_66),
	.cout());
defparam \source0_data[66]~22 .lut_mask = 16'h88F8;
defparam \source0_data[66]~22 .sum_lutc_input = "datac";

dffeas \in_byteen_reg[0] (
	.clk(clk_clk),
	.d(sink0_data[64]),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.q(in_byteen_reg_0),
	.prn(vcc));
defparam \in_byteen_reg[0] .is_wysiwyg = "true";
defparam \in_byteen_reg[0] .power_up = "low";

cycloneive_lcell_comb \source0_data[64]~23 (
	.dataa(in_byteen_reg_0),
	.datab(\source0_data[64]~12_combout ),
	.datac(\always12~0_combout ),
	.datad(int_nxt_addr_reg_dly_0),
	.cin(gnd),
	.combout(source0_data_64),
	.cout());
defparam \source0_data[64]~23 .lut_mask = 16'h0ACA;
defparam \source0_data[64]~23 .sum_lutc_input = "datac";

dffeas in_ready_hold(
	.clk(clk_clk),
	.d(vcc),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(in_ready_hold1),
	.prn(vcc));
defparam in_ready_hold.is_wysiwyg = "true";
defparam in_ready_hold.power_up = "low";

dffeas out_valid_reg(
	.clk(clk_clk),
	.d(\nxt_out_valid~2_combout ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\load_next_out_cmd~combout ),
	.q(out_valid_reg1),
	.prn(vcc));
defparam out_valid_reg.is_wysiwyg = "true";
defparam out_valid_reg.power_up = "low";

dffeas \state.ST_UNCOMP_WR_SUBBURST (
	.clk(clk_clk),
	.d(\Selector3~1_combout ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\load_next_out_cmd~combout ),
	.q(stateST_UNCOMP_WR_SUBBURST),
	.prn(vcc));
defparam \state.ST_UNCOMP_WR_SUBBURST .is_wysiwyg = "true";
defparam \state.ST_UNCOMP_WR_SUBBURST .power_up = "low";

cycloneive_lcell_comb \nxt_in_ready~4 (
	.dataa(\nxt_in_ready~5_combout ),
	.datab(\nxt_in_ready~3_combout ),
	.datac(\state.ST_COMP_TRANS~q ),
	.datad(out_valid_reg1),
	.cin(gnd),
	.combout(nxt_in_ready),
	.cout());
defparam \nxt_in_ready~4 .lut_mask = 16'hEEFE;
defparam \nxt_in_ready~4 .sum_lutc_input = "datac";

cycloneive_lcell_comb \nxt_out_eop~1 (
	.dataa(\nxt_out_eop~0_combout ),
	.datab(\in_eop_reg~q ),
	.datac(gnd),
	.datad(\state.ST_COMP_TRANS~q ),
	.cin(gnd),
	.combout(nxt_out_eop),
	.cout());
defparam \nxt_out_eop~1 .lut_mask = 16'hAAEE;
defparam \nxt_out_eop~1 .sum_lutc_input = "datac";

dffeas \in_data_reg[107] (
	.clk(clk_clk),
	.d(sink0_data[107]),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.q(in_data_reg_107),
	.prn(vcc));
defparam \in_data_reg[107] .is_wysiwyg = "true";
defparam \in_data_reg[107] .power_up = "low";

dffeas \in_data_reg[106] (
	.clk(clk_clk),
	.d(sink0_data[106]),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.q(in_data_reg_106),
	.prn(vcc));
defparam \in_data_reg[106] .is_wysiwyg = "true";
defparam \in_data_reg[106] .power_up = "low";

dffeas \out_byte_cnt_reg[3] (
	.clk(clk_clk),
	.d(vcc),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\load_next_out_cmd~combout ),
	.q(out_byte_cnt_reg_3),
	.prn(vcc));
defparam \out_byte_cnt_reg[3] .is_wysiwyg = "true";
defparam \out_byte_cnt_reg[3] .power_up = "low";

cycloneive_lcell_comb \source0_data[70]~27 (
	.dataa(\ShiftLeft1~3_combout ),
	.datab(\source0_data[70]~24_combout ),
	.datac(\source0_data[70]~26_combout ),
	.datad(\ShiftLeft1~4_combout ),
	.cin(gnd),
	.combout(source0_data_701),
	.cout());
defparam \source0_data[70]~27 .lut_mask = 16'hF838;
defparam \source0_data[70]~27 .sum_lutc_input = "datac";

cycloneive_lcell_comb \source0_data[68]~30 (
	.dataa(\ShiftLeft1~6_combout ),
	.datab(\source0_data[70]~24_combout ),
	.datac(\source0_data[68]~29_combout ),
	.datad(\ShiftLeft1~7_combout ),
	.cin(gnd),
	.combout(source0_data_681),
	.cout());
defparam \source0_data[68]~30 .lut_mask = 16'h38F8;
defparam \source0_data[68]~30 .sum_lutc_input = "datac";

dffeas \out_uncomp_byte_cnt_reg[3] (
	.clk(clk_clk),
	.d(\Add4~3_combout ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\load_next_out_cmd~combout ),
	.q(out_uncomp_byte_cnt_reg_3),
	.prn(vcc));
defparam \out_uncomp_byte_cnt_reg[3] .is_wysiwyg = "true";
defparam \out_uncomp_byte_cnt_reg[3] .power_up = "low";

dffeas \out_uncomp_byte_cnt_reg[4] (
	.clk(clk_clk),
	.d(\Add4~7_combout ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\load_next_out_cmd~combout ),
	.q(out_uncomp_byte_cnt_reg_4),
	.prn(vcc));
defparam \out_uncomp_byte_cnt_reg[4] .is_wysiwyg = "true";
defparam \out_uncomp_byte_cnt_reg[4] .power_up = "low";

dffeas \out_uncomp_byte_cnt_reg[5] (
	.clk(clk_clk),
	.d(\Add4~11_combout ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\load_next_out_cmd~combout ),
	.q(out_uncomp_byte_cnt_reg_5),
	.prn(vcc));
defparam \out_uncomp_byte_cnt_reg[5] .is_wysiwyg = "true";
defparam \out_uncomp_byte_cnt_reg[5] .power_up = "low";

dffeas \out_uncomp_byte_cnt_reg[6] (
	.clk(clk_clk),
	.d(\Add4~15_combout ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\load_next_out_cmd~combout ),
	.q(out_uncomp_byte_cnt_reg_6),
	.prn(vcc));
defparam \out_uncomp_byte_cnt_reg[6] .is_wysiwyg = "true";
defparam \out_uncomp_byte_cnt_reg[6] .power_up = "low";

dffeas \out_uncomp_byte_cnt_reg[11] (
	.clk(clk_clk),
	.d(\Add4~27_combout ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\load_next_out_cmd~combout ),
	.q(out_uncomp_byte_cnt_reg_11),
	.prn(vcc));
defparam \out_uncomp_byte_cnt_reg[11] .is_wysiwyg = "true";
defparam \out_uncomp_byte_cnt_reg[11] .power_up = "low";

dffeas \out_uncomp_byte_cnt_reg[10] (
	.clk(clk_clk),
	.d(\Add4~35_combout ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\load_next_out_cmd~combout ),
	.q(out_uncomp_byte_cnt_reg_10),
	.prn(vcc));
defparam \out_uncomp_byte_cnt_reg[10] .is_wysiwyg = "true";
defparam \out_uncomp_byte_cnt_reg[10] .power_up = "low";

dffeas \out_uncomp_byte_cnt_reg[9] (
	.clk(clk_clk),
	.d(\Add4~33_combout ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\load_next_out_cmd~combout ),
	.q(out_uncomp_byte_cnt_reg_9),
	.prn(vcc));
defparam \out_uncomp_byte_cnt_reg[9] .is_wysiwyg = "true";
defparam \out_uncomp_byte_cnt_reg[9] .power_up = "low";

dffeas \out_uncomp_byte_cnt_reg[8] (
	.clk(clk_clk),
	.d(\Add4~31_combout ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\load_next_out_cmd~combout ),
	.q(out_uncomp_byte_cnt_reg_8),
	.prn(vcc));
defparam \out_uncomp_byte_cnt_reg[8] .is_wysiwyg = "true";
defparam \out_uncomp_byte_cnt_reg[8] .power_up = "low";

dffeas \out_uncomp_byte_cnt_reg[7] (
	.clk(clk_clk),
	.d(\Add4~29_combout ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\load_next_out_cmd~combout ),
	.q(out_uncomp_byte_cnt_reg_7),
	.prn(vcc));
defparam \out_uncomp_byte_cnt_reg[7] .is_wysiwyg = "true";
defparam \out_uncomp_byte_cnt_reg[7] .power_up = "low";

dffeas \in_data_reg[144] (
	.clk(clk_clk),
	.d(sink0_data[144]),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.q(in_data_reg_144),
	.prn(vcc));
defparam \in_data_reg[144] .is_wysiwyg = "true";
defparam \in_data_reg[144] .power_up = "low";

dffeas \in_data_reg[145] (
	.clk(clk_clk),
	.d(sink0_data[145]),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.q(in_data_reg_145),
	.prn(vcc));
defparam \in_data_reg[145] .is_wysiwyg = "true";
defparam \in_data_reg[145] .power_up = "low";

dffeas \in_data_reg[0] (
	.clk(clk_clk),
	.d(sink0_data[0]),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.q(in_data_reg_0),
	.prn(vcc));
defparam \in_data_reg[0] .is_wysiwyg = "true";
defparam \in_data_reg[0] .power_up = "low";

dffeas \int_nxt_addr_reg_dly[3] (
	.clk(clk_clk),
	.d(\d0_int_nxt_addr[3]~15_combout ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\load_next_out_cmd~combout ),
	.q(int_nxt_addr_reg_dly_3),
	.prn(vcc));
defparam \int_nxt_addr_reg_dly[3] .is_wysiwyg = "true";
defparam \int_nxt_addr_reg_dly[3] .power_up = "low";

dffeas \int_nxt_addr_reg_dly[4] (
	.clk(clk_clk),
	.d(\d0_int_nxt_addr[4]~18_combout ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\load_next_out_cmd~combout ),
	.q(int_nxt_addr_reg_dly_4),
	.prn(vcc));
defparam \int_nxt_addr_reg_dly[4] .is_wysiwyg = "true";
defparam \int_nxt_addr_reg_dly[4] .power_up = "low";

dffeas \int_nxt_addr_reg_dly[5] (
	.clk(clk_clk),
	.d(\d0_int_nxt_addr[5]~21_combout ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\load_next_out_cmd~combout ),
	.q(int_nxt_addr_reg_dly_5),
	.prn(vcc));
defparam \int_nxt_addr_reg_dly[5] .is_wysiwyg = "true";
defparam \int_nxt_addr_reg_dly[5] .power_up = "low";

dffeas \int_nxt_addr_reg_dly[6] (
	.clk(clk_clk),
	.d(\d0_int_nxt_addr[6]~24_combout ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\load_next_out_cmd~combout ),
	.q(int_nxt_addr_reg_dly_6),
	.prn(vcc));
defparam \int_nxt_addr_reg_dly[6] .is_wysiwyg = "true";
defparam \int_nxt_addr_reg_dly[6] .power_up = "low";

dffeas \int_nxt_addr_reg_dly[7] (
	.clk(clk_clk),
	.d(\d0_int_nxt_addr[7]~27_combout ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\load_next_out_cmd~combout ),
	.q(int_nxt_addr_reg_dly_7),
	.prn(vcc));
defparam \int_nxt_addr_reg_dly[7] .is_wysiwyg = "true";
defparam \int_nxt_addr_reg_dly[7] .power_up = "low";

dffeas \int_nxt_addr_reg_dly[8] (
	.clk(clk_clk),
	.d(\d0_int_nxt_addr[8]~30_combout ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\load_next_out_cmd~combout ),
	.q(int_nxt_addr_reg_dly_8),
	.prn(vcc));
defparam \int_nxt_addr_reg_dly[8] .is_wysiwyg = "true";
defparam \int_nxt_addr_reg_dly[8] .power_up = "low";

dffeas \int_nxt_addr_reg_dly[9] (
	.clk(clk_clk),
	.d(\d0_int_nxt_addr[9]~33_combout ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\load_next_out_cmd~combout ),
	.q(int_nxt_addr_reg_dly_9),
	.prn(vcc));
defparam \int_nxt_addr_reg_dly[9] .is_wysiwyg = "true";
defparam \int_nxt_addr_reg_dly[9] .power_up = "low";

dffeas \int_nxt_addr_reg_dly[10] (
	.clk(clk_clk),
	.d(\d0_int_nxt_addr[10]~36_combout ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\load_next_out_cmd~combout ),
	.q(int_nxt_addr_reg_dly_10),
	.prn(vcc));
defparam \int_nxt_addr_reg_dly[10] .is_wysiwyg = "true";
defparam \int_nxt_addr_reg_dly[10] .power_up = "low";

dffeas \int_nxt_addr_reg_dly[11] (
	.clk(clk_clk),
	.d(\d0_int_nxt_addr[11]~39_combout ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\load_next_out_cmd~combout ),
	.q(int_nxt_addr_reg_dly_11),
	.prn(vcc));
defparam \int_nxt_addr_reg_dly[11] .is_wysiwyg = "true";
defparam \int_nxt_addr_reg_dly[11] .power_up = "low";

dffeas \in_data_reg[1] (
	.clk(clk_clk),
	.d(sink0_data[1]),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.q(in_data_reg_1),
	.prn(vcc));
defparam \in_data_reg[1] .is_wysiwyg = "true";
defparam \in_data_reg[1] .power_up = "low";

dffeas \in_data_reg[2] (
	.clk(clk_clk),
	.d(sink0_data[2]),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.q(in_data_reg_2),
	.prn(vcc));
defparam \in_data_reg[2] .is_wysiwyg = "true";
defparam \in_data_reg[2] .power_up = "low";

dffeas \in_data_reg[3] (
	.clk(clk_clk),
	.d(sink0_data[3]),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.q(in_data_reg_3),
	.prn(vcc));
defparam \in_data_reg[3] .is_wysiwyg = "true";
defparam \in_data_reg[3] .power_up = "low";

dffeas \in_data_reg[4] (
	.clk(clk_clk),
	.d(sink0_data[4]),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.q(in_data_reg_4),
	.prn(vcc));
defparam \in_data_reg[4] .is_wysiwyg = "true";
defparam \in_data_reg[4] .power_up = "low";

dffeas \in_data_reg[5] (
	.clk(clk_clk),
	.d(sink0_data[5]),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.q(in_data_reg_5),
	.prn(vcc));
defparam \in_data_reg[5] .is_wysiwyg = "true";
defparam \in_data_reg[5] .power_up = "low";

dffeas \in_data_reg[6] (
	.clk(clk_clk),
	.d(sink0_data[6]),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.q(in_data_reg_6),
	.prn(vcc));
defparam \in_data_reg[6] .is_wysiwyg = "true";
defparam \in_data_reg[6] .power_up = "low";

dffeas \in_data_reg[7] (
	.clk(clk_clk),
	.d(sink0_data[7]),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.q(in_data_reg_7),
	.prn(vcc));
defparam \in_data_reg[7] .is_wysiwyg = "true";
defparam \in_data_reg[7] .power_up = "low";

dffeas \in_data_reg[8] (
	.clk(clk_clk),
	.d(sink0_data[8]),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.q(in_data_reg_8),
	.prn(vcc));
defparam \in_data_reg[8] .is_wysiwyg = "true";
defparam \in_data_reg[8] .power_up = "low";

dffeas \in_data_reg[9] (
	.clk(clk_clk),
	.d(sink0_data[9]),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.q(in_data_reg_9),
	.prn(vcc));
defparam \in_data_reg[9] .is_wysiwyg = "true";
defparam \in_data_reg[9] .power_up = "low";

dffeas \in_data_reg[10] (
	.clk(clk_clk),
	.d(sink0_data[10]),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.q(in_data_reg_10),
	.prn(vcc));
defparam \in_data_reg[10] .is_wysiwyg = "true";
defparam \in_data_reg[10] .power_up = "low";

dffeas \in_data_reg[11] (
	.clk(clk_clk),
	.d(sink0_data[11]),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.q(in_data_reg_11),
	.prn(vcc));
defparam \in_data_reg[11] .is_wysiwyg = "true";
defparam \in_data_reg[11] .power_up = "low";

dffeas \in_data_reg[12] (
	.clk(clk_clk),
	.d(sink0_data[12]),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.q(in_data_reg_12),
	.prn(vcc));
defparam \in_data_reg[12] .is_wysiwyg = "true";
defparam \in_data_reg[12] .power_up = "low";

dffeas \in_data_reg[13] (
	.clk(clk_clk),
	.d(sink0_data[13]),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.q(in_data_reg_13),
	.prn(vcc));
defparam \in_data_reg[13] .is_wysiwyg = "true";
defparam \in_data_reg[13] .power_up = "low";

dffeas \in_data_reg[14] (
	.clk(clk_clk),
	.d(sink0_data[14]),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.q(in_data_reg_14),
	.prn(vcc));
defparam \in_data_reg[14] .is_wysiwyg = "true";
defparam \in_data_reg[14] .power_up = "low";

dffeas \in_data_reg[15] (
	.clk(clk_clk),
	.d(sink0_data[15]),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.q(in_data_reg_15),
	.prn(vcc));
defparam \in_data_reg[15] .is_wysiwyg = "true";
defparam \in_data_reg[15] .power_up = "low";

dffeas \in_data_reg[16] (
	.clk(clk_clk),
	.d(sink0_data[16]),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.q(in_data_reg_16),
	.prn(vcc));
defparam \in_data_reg[16] .is_wysiwyg = "true";
defparam \in_data_reg[16] .power_up = "low";

dffeas \in_data_reg[17] (
	.clk(clk_clk),
	.d(sink0_data[17]),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.q(in_data_reg_17),
	.prn(vcc));
defparam \in_data_reg[17] .is_wysiwyg = "true";
defparam \in_data_reg[17] .power_up = "low";

dffeas \in_data_reg[18] (
	.clk(clk_clk),
	.d(sink0_data[18]),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.q(in_data_reg_18),
	.prn(vcc));
defparam \in_data_reg[18] .is_wysiwyg = "true";
defparam \in_data_reg[18] .power_up = "low";

dffeas \in_data_reg[19] (
	.clk(clk_clk),
	.d(sink0_data[19]),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.q(in_data_reg_19),
	.prn(vcc));
defparam \in_data_reg[19] .is_wysiwyg = "true";
defparam \in_data_reg[19] .power_up = "low";

dffeas \in_data_reg[20] (
	.clk(clk_clk),
	.d(sink0_data[20]),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.q(in_data_reg_20),
	.prn(vcc));
defparam \in_data_reg[20] .is_wysiwyg = "true";
defparam \in_data_reg[20] .power_up = "low";

dffeas \in_data_reg[21] (
	.clk(clk_clk),
	.d(sink0_data[21]),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.q(in_data_reg_21),
	.prn(vcc));
defparam \in_data_reg[21] .is_wysiwyg = "true";
defparam \in_data_reg[21] .power_up = "low";

dffeas \in_data_reg[22] (
	.clk(clk_clk),
	.d(sink0_data[22]),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.q(in_data_reg_22),
	.prn(vcc));
defparam \in_data_reg[22] .is_wysiwyg = "true";
defparam \in_data_reg[22] .power_up = "low";

dffeas \in_data_reg[23] (
	.clk(clk_clk),
	.d(sink0_data[23]),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.q(in_data_reg_23),
	.prn(vcc));
defparam \in_data_reg[23] .is_wysiwyg = "true";
defparam \in_data_reg[23] .power_up = "low";

dffeas \in_data_reg[24] (
	.clk(clk_clk),
	.d(sink0_data[24]),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.q(in_data_reg_24),
	.prn(vcc));
defparam \in_data_reg[24] .is_wysiwyg = "true";
defparam \in_data_reg[24] .power_up = "low";

dffeas \in_data_reg[25] (
	.clk(clk_clk),
	.d(sink0_data[25]),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.q(in_data_reg_25),
	.prn(vcc));
defparam \in_data_reg[25] .is_wysiwyg = "true";
defparam \in_data_reg[25] .power_up = "low";

dffeas \in_data_reg[26] (
	.clk(clk_clk),
	.d(sink0_data[26]),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.q(in_data_reg_26),
	.prn(vcc));
defparam \in_data_reg[26] .is_wysiwyg = "true";
defparam \in_data_reg[26] .power_up = "low";

dffeas \in_data_reg[27] (
	.clk(clk_clk),
	.d(sink0_data[27]),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.q(in_data_reg_27),
	.prn(vcc));
defparam \in_data_reg[27] .is_wysiwyg = "true";
defparam \in_data_reg[27] .power_up = "low";

dffeas \in_data_reg[28] (
	.clk(clk_clk),
	.d(sink0_data[28]),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.q(in_data_reg_28),
	.prn(vcc));
defparam \in_data_reg[28] .is_wysiwyg = "true";
defparam \in_data_reg[28] .power_up = "low";

dffeas \in_data_reg[29] (
	.clk(clk_clk),
	.d(sink0_data[29]),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.q(in_data_reg_29),
	.prn(vcc));
defparam \in_data_reg[29] .is_wysiwyg = "true";
defparam \in_data_reg[29] .power_up = "low";

dffeas \in_data_reg[30] (
	.clk(clk_clk),
	.d(sink0_data[30]),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.q(in_data_reg_30),
	.prn(vcc));
defparam \in_data_reg[30] .is_wysiwyg = "true";
defparam \in_data_reg[30] .power_up = "low";

dffeas \in_data_reg[31] (
	.clk(clk_clk),
	.d(sink0_data[31]),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.q(in_data_reg_31),
	.prn(vcc));
defparam \in_data_reg[31] .is_wysiwyg = "true";
defparam \in_data_reg[31] .power_up = "low";

dffeas \in_data_reg[32] (
	.clk(clk_clk),
	.d(sink0_data[32]),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.q(in_data_reg_32),
	.prn(vcc));
defparam \in_data_reg[32] .is_wysiwyg = "true";
defparam \in_data_reg[32] .power_up = "low";

dffeas \in_data_reg[33] (
	.clk(clk_clk),
	.d(sink0_data[33]),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.q(in_data_reg_33),
	.prn(vcc));
defparam \in_data_reg[33] .is_wysiwyg = "true";
defparam \in_data_reg[33] .power_up = "low";

dffeas \in_data_reg[34] (
	.clk(clk_clk),
	.d(sink0_data[34]),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.q(in_data_reg_34),
	.prn(vcc));
defparam \in_data_reg[34] .is_wysiwyg = "true";
defparam \in_data_reg[34] .power_up = "low";

dffeas \in_data_reg[35] (
	.clk(clk_clk),
	.d(sink0_data[35]),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.q(in_data_reg_35),
	.prn(vcc));
defparam \in_data_reg[35] .is_wysiwyg = "true";
defparam \in_data_reg[35] .power_up = "low";

dffeas \in_data_reg[36] (
	.clk(clk_clk),
	.d(sink0_data[36]),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.q(in_data_reg_36),
	.prn(vcc));
defparam \in_data_reg[36] .is_wysiwyg = "true";
defparam \in_data_reg[36] .power_up = "low";

dffeas \in_data_reg[37] (
	.clk(clk_clk),
	.d(sink0_data[37]),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.q(in_data_reg_37),
	.prn(vcc));
defparam \in_data_reg[37] .is_wysiwyg = "true";
defparam \in_data_reg[37] .power_up = "low";

dffeas \in_data_reg[38] (
	.clk(clk_clk),
	.d(sink0_data[38]),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.q(in_data_reg_38),
	.prn(vcc));
defparam \in_data_reg[38] .is_wysiwyg = "true";
defparam \in_data_reg[38] .power_up = "low";

dffeas \in_data_reg[39] (
	.clk(clk_clk),
	.d(sink0_data[39]),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.q(in_data_reg_39),
	.prn(vcc));
defparam \in_data_reg[39] .is_wysiwyg = "true";
defparam \in_data_reg[39] .power_up = "low";

dffeas \in_data_reg[40] (
	.clk(clk_clk),
	.d(sink0_data[40]),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.q(in_data_reg_40),
	.prn(vcc));
defparam \in_data_reg[40] .is_wysiwyg = "true";
defparam \in_data_reg[40] .power_up = "low";

dffeas \in_data_reg[41] (
	.clk(clk_clk),
	.d(sink0_data[41]),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.q(in_data_reg_41),
	.prn(vcc));
defparam \in_data_reg[41] .is_wysiwyg = "true";
defparam \in_data_reg[41] .power_up = "low";

dffeas \in_data_reg[42] (
	.clk(clk_clk),
	.d(sink0_data[42]),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.q(in_data_reg_42),
	.prn(vcc));
defparam \in_data_reg[42] .is_wysiwyg = "true";
defparam \in_data_reg[42] .power_up = "low";

dffeas \in_data_reg[43] (
	.clk(clk_clk),
	.d(sink0_data[43]),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.q(in_data_reg_43),
	.prn(vcc));
defparam \in_data_reg[43] .is_wysiwyg = "true";
defparam \in_data_reg[43] .power_up = "low";

dffeas \in_data_reg[44] (
	.clk(clk_clk),
	.d(sink0_data[44]),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.q(in_data_reg_44),
	.prn(vcc));
defparam \in_data_reg[44] .is_wysiwyg = "true";
defparam \in_data_reg[44] .power_up = "low";

dffeas \in_data_reg[45] (
	.clk(clk_clk),
	.d(sink0_data[45]),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.q(in_data_reg_45),
	.prn(vcc));
defparam \in_data_reg[45] .is_wysiwyg = "true";
defparam \in_data_reg[45] .power_up = "low";

dffeas \in_data_reg[46] (
	.clk(clk_clk),
	.d(sink0_data[46]),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.q(in_data_reg_46),
	.prn(vcc));
defparam \in_data_reg[46] .is_wysiwyg = "true";
defparam \in_data_reg[46] .power_up = "low";

dffeas \in_data_reg[47] (
	.clk(clk_clk),
	.d(sink0_data[47]),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.q(in_data_reg_47),
	.prn(vcc));
defparam \in_data_reg[47] .is_wysiwyg = "true";
defparam \in_data_reg[47] .power_up = "low";

dffeas \in_data_reg[48] (
	.clk(clk_clk),
	.d(sink0_data[48]),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.q(in_data_reg_48),
	.prn(vcc));
defparam \in_data_reg[48] .is_wysiwyg = "true";
defparam \in_data_reg[48] .power_up = "low";

dffeas \in_data_reg[49] (
	.clk(clk_clk),
	.d(sink0_data[49]),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.q(in_data_reg_49),
	.prn(vcc));
defparam \in_data_reg[49] .is_wysiwyg = "true";
defparam \in_data_reg[49] .power_up = "low";

dffeas \in_data_reg[50] (
	.clk(clk_clk),
	.d(sink0_data[50]),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.q(in_data_reg_50),
	.prn(vcc));
defparam \in_data_reg[50] .is_wysiwyg = "true";
defparam \in_data_reg[50] .power_up = "low";

dffeas \in_data_reg[51] (
	.clk(clk_clk),
	.d(sink0_data[51]),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.q(in_data_reg_51),
	.prn(vcc));
defparam \in_data_reg[51] .is_wysiwyg = "true";
defparam \in_data_reg[51] .power_up = "low";

dffeas \in_data_reg[52] (
	.clk(clk_clk),
	.d(sink0_data[52]),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.q(in_data_reg_52),
	.prn(vcc));
defparam \in_data_reg[52] .is_wysiwyg = "true";
defparam \in_data_reg[52] .power_up = "low";

dffeas \in_data_reg[53] (
	.clk(clk_clk),
	.d(sink0_data[53]),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.q(in_data_reg_53),
	.prn(vcc));
defparam \in_data_reg[53] .is_wysiwyg = "true";
defparam \in_data_reg[53] .power_up = "low";

dffeas \in_data_reg[54] (
	.clk(clk_clk),
	.d(sink0_data[54]),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.q(in_data_reg_54),
	.prn(vcc));
defparam \in_data_reg[54] .is_wysiwyg = "true";
defparam \in_data_reg[54] .power_up = "low";

dffeas \in_data_reg[55] (
	.clk(clk_clk),
	.d(sink0_data[55]),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.q(in_data_reg_55),
	.prn(vcc));
defparam \in_data_reg[55] .is_wysiwyg = "true";
defparam \in_data_reg[55] .power_up = "low";

dffeas \in_data_reg[56] (
	.clk(clk_clk),
	.d(sink0_data[56]),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.q(in_data_reg_56),
	.prn(vcc));
defparam \in_data_reg[56] .is_wysiwyg = "true";
defparam \in_data_reg[56] .power_up = "low";

dffeas \in_data_reg[57] (
	.clk(clk_clk),
	.d(sink0_data[57]),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.q(in_data_reg_57),
	.prn(vcc));
defparam \in_data_reg[57] .is_wysiwyg = "true";
defparam \in_data_reg[57] .power_up = "low";

dffeas \in_data_reg[58] (
	.clk(clk_clk),
	.d(sink0_data[58]),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.q(in_data_reg_58),
	.prn(vcc));
defparam \in_data_reg[58] .is_wysiwyg = "true";
defparam \in_data_reg[58] .power_up = "low";

dffeas \in_data_reg[59] (
	.clk(clk_clk),
	.d(sink0_data[59]),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.q(in_data_reg_59),
	.prn(vcc));
defparam \in_data_reg[59] .is_wysiwyg = "true";
defparam \in_data_reg[59] .power_up = "low";

dffeas \in_data_reg[60] (
	.clk(clk_clk),
	.d(sink0_data[60]),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.q(in_data_reg_60),
	.prn(vcc));
defparam \in_data_reg[60] .is_wysiwyg = "true";
defparam \in_data_reg[60] .power_up = "low";

dffeas \in_data_reg[61] (
	.clk(clk_clk),
	.d(sink0_data[61]),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.q(in_data_reg_61),
	.prn(vcc));
defparam \in_data_reg[61] .is_wysiwyg = "true";
defparam \in_data_reg[61] .power_up = "low";

dffeas \in_data_reg[62] (
	.clk(clk_clk),
	.d(sink0_data[62]),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.q(in_data_reg_62),
	.prn(vcc));
defparam \in_data_reg[62] .is_wysiwyg = "true";
defparam \in_data_reg[62] .power_up = "low";

dffeas \in_data_reg[63] (
	.clk(clk_clk),
	.d(sink0_data[63]),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.q(in_data_reg_63),
	.prn(vcc));
defparam \in_data_reg[63] .is_wysiwyg = "true";
defparam \in_data_reg[63] .power_up = "low";

cycloneive_lcell_comb \source0_data[71]~31 (
	.dataa(\state.ST_COMP_TRANS~q ),
	.datab(in_narrow_reg1),
	.datac(ShiftLeft1),
	.datad(in_byteen_reg_7),
	.cin(gnd),
	.combout(source0_data_71),
	.cout());
defparam \source0_data[71]~31 .lut_mask = 16'hF780;
defparam \source0_data[71]~31 .sum_lutc_input = "datac";

cycloneive_lcell_comb \source0_data[67]~32 (
	.dataa(\state.ST_COMP_TRANS~q ),
	.datab(in_narrow_reg1),
	.datac(source0_data_67),
	.datad(in_byteen_reg_3),
	.cin(gnd),
	.combout(source0_data_671),
	.cout());
defparam \source0_data[67]~32 .lut_mask = 16'hF780;
defparam \source0_data[67]~32 .sum_lutc_input = "datac";

cycloneive_lcell_comb \source0_data[69]~35 (
	.dataa(\source0_data[69]~33_combout ),
	.datab(\source0_data[69]~34_combout ),
	.datac(in_narrow_reg1),
	.datad(int_nxt_addr_reg_dly_2),
	.cin(gnd),
	.combout(source0_data_691),
	.cout());
defparam \source0_data[69]~35 .lut_mask = 16'hCCAC;
defparam \source0_data[69]~35 .sum_lutc_input = "datac";

cycloneive_lcell_comb \Add1~0 (
	.dataa(sink0_data[106]),
	.datab(sink0_data[107]),
	.datac(read_cp_data_113),
	.datad(write_cp_data_113),
	.cin(gnd),
	.combout(\Add1~0_combout ),
	.cout());
defparam \Add1~0 .lut_mask = 16'hEAC0;
defparam \Add1~0 .sum_lutc_input = "datac";

cycloneive_lcell_comb load_next_out_cmd(
	.dataa(waitrequest_reset_override),
	.datab(WideOr0),
	.datac(mem_used_1),
	.datad(out_valid_reg1),
	.cin(gnd),
	.combout(\load_next_out_cmd~combout ),
	.cout());
defparam load_next_out_cmd.lut_mask = 16'h0BFF;
defparam load_next_out_cmd.sum_lutc_input = "datac";

dffeas \int_bytes_remaining_reg[3] (
	.clk(clk_clk),
	.d(\Add1~3_combout ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\load_next_out_cmd~combout ),
	.q(\int_bytes_remaining_reg[3]~q ),
	.prn(vcc));
defparam \int_bytes_remaining_reg[3] .is_wysiwyg = "true";
defparam \int_bytes_remaining_reg[3] .power_up = "low";

cycloneive_lcell_comb \Add1~1 (
	.dataa(\int_bytes_remaining_reg[3]~q ),
	.datab(out_byte_cnt_reg_3),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Add1~1_combout ),
	.cout(\Add1~2 ));
defparam \Add1~1 .lut_mask = 16'h66BB;
defparam \Add1~1 .sum_lutc_input = "datac";

cycloneive_lcell_comb \Add1~3 (
	.dataa(\Add1~0_combout ),
	.datab(\Add1~1_combout ),
	.datac(gnd),
	.datad(\new_burst_reg~q ),
	.cin(gnd),
	.combout(\Add1~3_combout ),
	.cout());
defparam \Add1~3 .lut_mask = 16'hAACC;
defparam \Add1~3 .sum_lutc_input = "datac";

cycloneive_lcell_comb \Add1~4 (
	.dataa(sink0_data[106]),
	.datab(sink0_data[107]),
	.datac(read_cp_data_114),
	.datad(write_cp_data_114),
	.cin(gnd),
	.combout(\Add1~4_combout ),
	.cout());
defparam \Add1~4 .lut_mask = 16'hEAC0;
defparam \Add1~4 .sum_lutc_input = "datac";

dffeas \int_bytes_remaining_reg[4] (
	.clk(clk_clk),
	.d(\Add1~7_combout ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\load_next_out_cmd~combout ),
	.q(\int_bytes_remaining_reg[4]~q ),
	.prn(vcc));
defparam \int_bytes_remaining_reg[4] .is_wysiwyg = "true";
defparam \int_bytes_remaining_reg[4] .power_up = "low";

cycloneive_lcell_comb \Add1~5 (
	.dataa(\int_bytes_remaining_reg[4]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~2 ),
	.combout(\Add1~5_combout ),
	.cout(\Add1~6 ));
defparam \Add1~5 .lut_mask = 16'hA505;
defparam \Add1~5 .sum_lutc_input = "cin";

cycloneive_lcell_comb \Add1~7 (
	.dataa(\Add1~4_combout ),
	.datab(\Add1~5_combout ),
	.datac(gnd),
	.datad(\new_burst_reg~q ),
	.cin(gnd),
	.combout(\Add1~7_combout ),
	.cout());
defparam \Add1~7 .lut_mask = 16'hAACC;
defparam \Add1~7 .sum_lutc_input = "datac";

cycloneive_lcell_comb \Add1~8 (
	.dataa(sink0_data[106]),
	.datab(sink0_data[107]),
	.datac(read_cp_data_115),
	.datad(write_cp_data_115),
	.cin(gnd),
	.combout(\Add1~8_combout ),
	.cout());
defparam \Add1~8 .lut_mask = 16'hEAC0;
defparam \Add1~8 .sum_lutc_input = "datac";

dffeas \int_bytes_remaining_reg[5] (
	.clk(clk_clk),
	.d(\Add1~11_combout ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\load_next_out_cmd~combout ),
	.q(\int_bytes_remaining_reg[5]~q ),
	.prn(vcc));
defparam \int_bytes_remaining_reg[5] .is_wysiwyg = "true";
defparam \int_bytes_remaining_reg[5] .power_up = "low";

cycloneive_lcell_comb \Add1~9 (
	.dataa(\int_bytes_remaining_reg[5]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~6 ),
	.combout(\Add1~9_combout ),
	.cout(\Add1~10 ));
defparam \Add1~9 .lut_mask = 16'h5AAF;
defparam \Add1~9 .sum_lutc_input = "cin";

cycloneive_lcell_comb \Add1~11 (
	.dataa(\Add1~8_combout ),
	.datab(\Add1~9_combout ),
	.datac(gnd),
	.datad(\new_burst_reg~q ),
	.cin(gnd),
	.combout(\Add1~11_combout ),
	.cout());
defparam \Add1~11 .lut_mask = 16'hAACC;
defparam \Add1~11 .sum_lutc_input = "datac";

cycloneive_lcell_comb \Add1~12 (
	.dataa(sink0_data[106]),
	.datab(sink0_data[107]),
	.datac(read_cp_data_116),
	.datad(write_cp_data_116),
	.cin(gnd),
	.combout(\Add1~12_combout ),
	.cout());
defparam \Add1~12 .lut_mask = 16'hEAC0;
defparam \Add1~12 .sum_lutc_input = "datac";

dffeas \int_bytes_remaining_reg[6] (
	.clk(clk_clk),
	.d(\Add1~15_combout ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\load_next_out_cmd~combout ),
	.q(\int_bytes_remaining_reg[6]~q ),
	.prn(vcc));
defparam \int_bytes_remaining_reg[6] .is_wysiwyg = "true";
defparam \int_bytes_remaining_reg[6] .power_up = "low";

cycloneive_lcell_comb \Add1~13 (
	.dataa(\int_bytes_remaining_reg[6]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~10 ),
	.combout(\Add1~13_combout ),
	.cout(\Add1~14 ));
defparam \Add1~13 .lut_mask = 16'hA505;
defparam \Add1~13 .sum_lutc_input = "cin";

cycloneive_lcell_comb \Add1~15 (
	.dataa(\Add1~12_combout ),
	.datab(\Add1~13_combout ),
	.datac(gnd),
	.datad(\new_burst_reg~q ),
	.cin(gnd),
	.combout(\Add1~15_combout ),
	.cout());
defparam \Add1~15 .lut_mask = 16'hAACC;
defparam \Add1~15 .sum_lutc_input = "datac";

cycloneive_lcell_comb \Equal0~0 (
	.dataa(\Add1~3_combout ),
	.datab(\Add1~7_combout ),
	.datac(\Add1~11_combout ),
	.datad(\Add1~15_combout ),
	.cin(gnd),
	.combout(\Equal0~0_combout ),
	.cout());
defparam \Equal0~0 .lut_mask = 16'h0002;
defparam \Equal0~0 .sum_lutc_input = "datac";

cycloneive_lcell_comb \Add1~16 (
	.dataa(sink0_data[106]),
	.datab(sink0_data[107]),
	.datac(read_cp_data_117),
	.datad(write_cp_data_117),
	.cin(gnd),
	.combout(\Add1~16_combout ),
	.cout());
defparam \Add1~16 .lut_mask = 16'hEAC0;
defparam \Add1~16 .sum_lutc_input = "datac";

dffeas \int_bytes_remaining_reg[7] (
	.clk(clk_clk),
	.d(\Add1~19_combout ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\load_next_out_cmd~combout ),
	.q(\int_bytes_remaining_reg[7]~q ),
	.prn(vcc));
defparam \int_bytes_remaining_reg[7] .is_wysiwyg = "true";
defparam \int_bytes_remaining_reg[7] .power_up = "low";

cycloneive_lcell_comb \Add1~17 (
	.dataa(\int_bytes_remaining_reg[7]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~14 ),
	.combout(\Add1~17_combout ),
	.cout(\Add1~18 ));
defparam \Add1~17 .lut_mask = 16'h5AAF;
defparam \Add1~17 .sum_lutc_input = "cin";

cycloneive_lcell_comb \Add1~19 (
	.dataa(\Add1~16_combout ),
	.datab(\Add1~17_combout ),
	.datac(gnd),
	.datad(\new_burst_reg~q ),
	.cin(gnd),
	.combout(\Add1~19_combout ),
	.cout());
defparam \Add1~19 .lut_mask = 16'hAACC;
defparam \Add1~19 .sum_lutc_input = "datac";

cycloneive_lcell_comb \Add1~20 (
	.dataa(sink0_data[106]),
	.datab(sink0_data[107]),
	.datac(read_cp_data_118),
	.datad(write_cp_data_118),
	.cin(gnd),
	.combout(\Add1~20_combout ),
	.cout());
defparam \Add1~20 .lut_mask = 16'hEAC0;
defparam \Add1~20 .sum_lutc_input = "datac";

dffeas \int_bytes_remaining_reg[8] (
	.clk(clk_clk),
	.d(\Add1~23_combout ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\load_next_out_cmd~combout ),
	.q(\int_bytes_remaining_reg[8]~q ),
	.prn(vcc));
defparam \int_bytes_remaining_reg[8] .is_wysiwyg = "true";
defparam \int_bytes_remaining_reg[8] .power_up = "low";

cycloneive_lcell_comb \Add1~21 (
	.dataa(\int_bytes_remaining_reg[8]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~18 ),
	.combout(\Add1~21_combout ),
	.cout(\Add1~22 ));
defparam \Add1~21 .lut_mask = 16'hA505;
defparam \Add1~21 .sum_lutc_input = "cin";

cycloneive_lcell_comb \Add1~23 (
	.dataa(\Add1~20_combout ),
	.datab(\Add1~21_combout ),
	.datac(gnd),
	.datad(\new_burst_reg~q ),
	.cin(gnd),
	.combout(\Add1~23_combout ),
	.cout());
defparam \Add1~23 .lut_mask = 16'hAACC;
defparam \Add1~23 .sum_lutc_input = "datac";

cycloneive_lcell_comb \Add1~24 (
	.dataa(sink0_data[106]),
	.datab(sink0_data[107]),
	.datac(read_cp_data_119),
	.datad(write_cp_data_119),
	.cin(gnd),
	.combout(\Add1~24_combout ),
	.cout());
defparam \Add1~24 .lut_mask = 16'hEAC0;
defparam \Add1~24 .sum_lutc_input = "datac";

dffeas \int_bytes_remaining_reg[9] (
	.clk(clk_clk),
	.d(\Add1~27_combout ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\load_next_out_cmd~combout ),
	.q(\int_bytes_remaining_reg[9]~q ),
	.prn(vcc));
defparam \int_bytes_remaining_reg[9] .is_wysiwyg = "true";
defparam \int_bytes_remaining_reg[9] .power_up = "low";

cycloneive_lcell_comb \Add1~25 (
	.dataa(\int_bytes_remaining_reg[9]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~22 ),
	.combout(\Add1~25_combout ),
	.cout(\Add1~26 ));
defparam \Add1~25 .lut_mask = 16'h5AAF;
defparam \Add1~25 .sum_lutc_input = "cin";

cycloneive_lcell_comb \Add1~27 (
	.dataa(\Add1~24_combout ),
	.datab(\Add1~25_combout ),
	.datac(gnd),
	.datad(\new_burst_reg~q ),
	.cin(gnd),
	.combout(\Add1~27_combout ),
	.cout());
defparam \Add1~27 .lut_mask = 16'hAACC;
defparam \Add1~27 .sum_lutc_input = "datac";

cycloneive_lcell_comb \Add1~28 (
	.dataa(sink0_data[106]),
	.datab(sink0_data[107]),
	.datac(read_cp_data_120),
	.datad(write_cp_data_120),
	.cin(gnd),
	.combout(\Add1~28_combout ),
	.cout());
defparam \Add1~28 .lut_mask = 16'hEAC0;
defparam \Add1~28 .sum_lutc_input = "datac";

dffeas \int_bytes_remaining_reg[10] (
	.clk(clk_clk),
	.d(\Add1~31_combout ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\load_next_out_cmd~combout ),
	.q(\int_bytes_remaining_reg[10]~q ),
	.prn(vcc));
defparam \int_bytes_remaining_reg[10] .is_wysiwyg = "true";
defparam \int_bytes_remaining_reg[10] .power_up = "low";

cycloneive_lcell_comb \Add1~29 (
	.dataa(\int_bytes_remaining_reg[10]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~26 ),
	.combout(\Add1~29_combout ),
	.cout(\Add1~30 ));
defparam \Add1~29 .lut_mask = 16'hA505;
defparam \Add1~29 .sum_lutc_input = "cin";

cycloneive_lcell_comb \Add1~31 (
	.dataa(\Add1~28_combout ),
	.datab(\Add1~29_combout ),
	.datac(gnd),
	.datad(\new_burst_reg~q ),
	.cin(gnd),
	.combout(\Add1~31_combout ),
	.cout());
defparam \Add1~31 .lut_mask = 16'hAACC;
defparam \Add1~31 .sum_lutc_input = "datac";

cycloneive_lcell_comb \Equal0~1 (
	.dataa(\Add1~19_combout ),
	.datab(\Add1~23_combout ),
	.datac(\Add1~27_combout ),
	.datad(\Add1~31_combout ),
	.cin(gnd),
	.combout(\Equal0~1_combout ),
	.cout());
defparam \Equal0~1 .lut_mask = 16'h0001;
defparam \Equal0~1 .sum_lutc_input = "datac";

cycloneive_lcell_comb \Add1~32 (
	.dataa(sink0_data[106]),
	.datab(sink0_data[107]),
	.datac(read_cp_data_121),
	.datad(write_cp_data_121),
	.cin(gnd),
	.combout(\Add1~32_combout ),
	.cout());
defparam \Add1~32 .lut_mask = 16'hEAC0;
defparam \Add1~32 .sum_lutc_input = "datac";

dffeas \int_bytes_remaining_reg[11] (
	.clk(clk_clk),
	.d(\Add1~35_combout ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\load_next_out_cmd~combout ),
	.q(\int_bytes_remaining_reg[11]~q ),
	.prn(vcc));
defparam \int_bytes_remaining_reg[11] .is_wysiwyg = "true";
defparam \int_bytes_remaining_reg[11] .power_up = "low";

cycloneive_lcell_comb \Add1~33 (
	.dataa(\int_bytes_remaining_reg[11]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\Add1~30 ),
	.combout(\Add1~33_combout ),
	.cout());
defparam \Add1~33 .lut_mask = 16'h5A5A;
defparam \Add1~33 .sum_lutc_input = "cin";

cycloneive_lcell_comb \Add1~35 (
	.dataa(\Add1~32_combout ),
	.datab(\Add1~33_combout ),
	.datac(gnd),
	.datad(\new_burst_reg~q ),
	.cin(gnd),
	.combout(\Add1~35_combout ),
	.cout());
defparam \Add1~35 .lut_mask = 16'hAACC;
defparam \Add1~35 .sum_lutc_input = "datac";

dffeas \state.ST_COMP_TRANS (
	.clk(clk_clk),
	.d(\Selector1~2_combout ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\load_next_out_cmd~combout ),
	.q(\state.ST_COMP_TRANS~q ),
	.prn(vcc));
defparam \state.ST_COMP_TRANS .is_wysiwyg = "true";
defparam \state.ST_COMP_TRANS .power_up = "low";

cycloneive_lcell_comb in_valid(
	.dataa(in_ready_hold1),
	.datab(WideOr1),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\in_valid~combout ),
	.cout());
defparam in_valid.lut_mask = 16'h8888;
defparam in_valid.sum_lutc_input = "datac";

cycloneive_lcell_comb \Selector1~0 (
	.dataa(\state.ST_COMP_TRANS~q ),
	.datab(\in_valid~combout ),
	.datac(sink0_data[106]),
	.datad(nxt_out_eop),
	.cin(gnd),
	.combout(\Selector1~0_combout ),
	.cout());
defparam \Selector1~0 .lut_mask = 16'h08AA;
defparam \Selector1~0 .sum_lutc_input = "datac";

cycloneive_lcell_comb \Selector0~0 (
	.dataa(sink0_data[106]),
	.datab(sink0_data[107]),
	.datac(\state.ST_IDLE~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Selector0~0_combout ),
	.cout());
defparam \Selector0~0 .lut_mask = 16'hFEFE;
defparam \Selector0~0 .sum_lutc_input = "datac";

cycloneive_lcell_comb \Selector0~1 (
	.dataa(\in_valid~combout ),
	.datab(\Selector0~0_combout ),
	.datac(\state.ST_IDLE~q ),
	.datad(nxt_out_eop),
	.cin(gnd),
	.combout(\Selector0~1_combout ),
	.cout());
defparam \Selector0~1 .lut_mask = 16'h88F8;
defparam \Selector0~1 .sum_lutc_input = "datac";

dffeas \state.ST_IDLE (
	.clk(clk_clk),
	.d(\Selector0~1_combout ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\load_next_out_cmd~combout ),
	.q(\state.ST_IDLE~q ),
	.prn(vcc));
defparam \state.ST_IDLE .is_wysiwyg = "true";
defparam \state.ST_IDLE .power_up = "low";

cycloneive_lcell_comb \Selector2~0 (
	.dataa(nxt_out_eop),
	.datab(\state.ST_COMP_TRANS~q ),
	.datac(stateST_UNCOMP_WR_SUBBURST),
	.datad(\state.ST_IDLE~q ),
	.cin(gnd),
	.combout(\Selector2~0_combout ),
	.cout());
defparam \Selector2~0 .lut_mask = 16'hA8FF;
defparam \Selector2~0 .sum_lutc_input = "datac";

cycloneive_lcell_comb \Selector2~1 (
	.dataa(in_ready_hold1),
	.datab(sink0_data[106]),
	.datac(src0_valid),
	.datad(\Selector2~0_combout ),
	.cin(gnd),
	.combout(\Selector2~1_combout ),
	.cout());
defparam \Selector2~1 .lut_mask = 16'h8000;
defparam \Selector2~1 .sum_lutc_input = "datac";

cycloneive_lcell_comb \Selector2~2 (
	.dataa(\Selector2~1_combout ),
	.datab(nxt_out_eop),
	.datac(\state.ST_UNCOMP_TRANS~q ),
	.datad(\in_valid~combout ),
	.cin(gnd),
	.combout(\Selector2~2_combout ),
	.cout());
defparam \Selector2~2 .lut_mask = 16'hEAAA;
defparam \Selector2~2 .sum_lutc_input = "datac";

cycloneive_lcell_comb \NON_PIPELINED_INPUTS.load_next_cmd (
	.dataa(in_ready_hold1),
	.datab(WideOr1),
	.datac(nxt_in_ready),
	.datad(gnd),
	.cin(gnd),
	.combout(\NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.cout());
defparam \NON_PIPELINED_INPUTS.load_next_cmd .lut_mask = 16'h8080;
defparam \NON_PIPELINED_INPUTS.load_next_cmd .sum_lutc_input = "datac";

dffeas in_eop_reg(
	.clk(clk_clk),
	.d(sink0_endofpacket),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.q(\in_eop_reg~q ),
	.prn(vcc));
defparam in_eop_reg.is_wysiwyg = "true";
defparam in_eop_reg.power_up = "low";

cycloneive_lcell_comb \WideNor0~0 (
	.dataa(sink0_data[106]),
	.datab(sink0_data[107]),
	.datac(WideNor0),
	.datad(WideNor01),
	.cin(gnd),
	.combout(\WideNor0~0_combout ),
	.cout());
defparam \WideNor0~0 .lut_mask = 16'h153F;
defparam \WideNor0~0 .sum_lutc_input = "datac";

dffeas in_bytecount_reg_zero(
	.clk(clk_clk),
	.d(\WideNor0~0_combout ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.q(\in_bytecount_reg_zero~q ),
	.prn(vcc));
defparam in_bytecount_reg_zero.is_wysiwyg = "true";
defparam in_bytecount_reg_zero.power_up = "low";

cycloneive_lcell_comb \nxt_out_eop~0 (
	.dataa(\state.ST_COMP_TRANS~q ),
	.datab(\new_burst_reg~q ),
	.datac(\in_bytecount_reg_zero~q ),
	.datad(cp_ready),
	.cin(gnd),
	.combout(\nxt_out_eop~0_combout ),
	.cout());
defparam \nxt_out_eop~0 .lut_mask = 16'h88A0;
defparam \nxt_out_eop~0 .sum_lutc_input = "datac";

cycloneive_lcell_comb \Selector3~0 (
	.dataa(\state.ST_COMP_TRANS~q ),
	.datab(\in_eop_reg~q ),
	.datac(\nxt_out_eop~0_combout ),
	.datad(\nxt_in_ready~2_combout ),
	.cin(gnd),
	.combout(\Selector3~0_combout ),
	.cout());
defparam \Selector3~0 .lut_mask = 16'h000B;
defparam \Selector3~0 .sum_lutc_input = "datac";

cycloneive_lcell_comb \Add4~0 (
	.dataa(\state.ST_UNCOMP_TRANS~q ),
	.datab(out_uncomp_byte_cnt_reg_3),
	.datac(write),
	.datad(out_byte_cnt_reg_3),
	.cin(gnd),
	.combout(\Add4~0_combout ),
	.cout());
defparam \Add4~0 .lut_mask = 16'h08A8;
defparam \Add4~0 .sum_lutc_input = "datac";

cycloneive_lcell_comb \Add4~1 (
	.dataa(out_uncomp_byte_cnt_reg_3),
	.datab(write),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Add4~1_combout ),
	.cout(\Add4~2 ));
defparam \Add4~1 .lut_mask = 16'h66BB;
defparam \Add4~1 .sum_lutc_input = "datac";

cycloneive_lcell_comb \Add4~3 (
	.dataa(\Add4~0_combout ),
	.datab(\Add4~1_combout ),
	.datac(gnd),
	.datad(\state.ST_UNCOMP_TRANS~q ),
	.cin(gnd),
	.combout(\Add4~3_combout ),
	.cout());
defparam \Add4~3 .lut_mask = 16'hAAEE;
defparam \Add4~3 .sum_lutc_input = "datac";

cycloneive_lcell_comb \Add4~4 (
	.dataa(\state.ST_UNCOMP_TRANS~q ),
	.datab(out_uncomp_byte_cnt_reg_4),
	.datac(write),
	.datad(out_byte_cnt_reg_3),
	.cin(gnd),
	.combout(\Add4~4_combout ),
	.cout());
defparam \Add4~4 .lut_mask = 16'h08A8;
defparam \Add4~4 .sum_lutc_input = "datac";

cycloneive_lcell_comb \Add4~5 (
	.dataa(out_uncomp_byte_cnt_reg_4),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add4~2 ),
	.combout(\Add4~5_combout ),
	.cout(\Add4~6 ));
defparam \Add4~5 .lut_mask = 16'hA505;
defparam \Add4~5 .sum_lutc_input = "cin";

cycloneive_lcell_comb \Add4~7 (
	.dataa(\Add4~4_combout ),
	.datab(\Add4~5_combout ),
	.datac(gnd),
	.datad(\state.ST_UNCOMP_TRANS~q ),
	.cin(gnd),
	.combout(\Add4~7_combout ),
	.cout());
defparam \Add4~7 .lut_mask = 16'hAAEE;
defparam \Add4~7 .sum_lutc_input = "datac";

cycloneive_lcell_comb \Add4~8 (
	.dataa(\state.ST_UNCOMP_TRANS~q ),
	.datab(out_uncomp_byte_cnt_reg_5),
	.datac(write),
	.datad(out_byte_cnt_reg_3),
	.cin(gnd),
	.combout(\Add4~8_combout ),
	.cout());
defparam \Add4~8 .lut_mask = 16'h08A8;
defparam \Add4~8 .sum_lutc_input = "datac";

cycloneive_lcell_comb \Add4~9 (
	.dataa(out_uncomp_byte_cnt_reg_5),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add4~6 ),
	.combout(\Add4~9_combout ),
	.cout(\Add4~10 ));
defparam \Add4~9 .lut_mask = 16'h5AAF;
defparam \Add4~9 .sum_lutc_input = "cin";

cycloneive_lcell_comb \Add4~11 (
	.dataa(\Add4~8_combout ),
	.datab(\Add4~9_combout ),
	.datac(gnd),
	.datad(\state.ST_UNCOMP_TRANS~q ),
	.cin(gnd),
	.combout(\Add4~11_combout ),
	.cout());
defparam \Add4~11 .lut_mask = 16'hAAEE;
defparam \Add4~11 .sum_lutc_input = "datac";

cycloneive_lcell_comb \Add4~12 (
	.dataa(\state.ST_UNCOMP_TRANS~q ),
	.datab(out_uncomp_byte_cnt_reg_6),
	.datac(write),
	.datad(out_byte_cnt_reg_3),
	.cin(gnd),
	.combout(\Add4~12_combout ),
	.cout());
defparam \Add4~12 .lut_mask = 16'h08A8;
defparam \Add4~12 .sum_lutc_input = "datac";

cycloneive_lcell_comb \Add4~13 (
	.dataa(out_uncomp_byte_cnt_reg_6),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add4~10 ),
	.combout(\Add4~13_combout ),
	.cout(\Add4~14 ));
defparam \Add4~13 .lut_mask = 16'hA505;
defparam \Add4~13 .sum_lutc_input = "cin";

cycloneive_lcell_comb \Add4~15 (
	.dataa(\Add4~12_combout ),
	.datab(\Add4~13_combout ),
	.datac(gnd),
	.datad(\state.ST_UNCOMP_TRANS~q ),
	.cin(gnd),
	.combout(\Add4~15_combout ),
	.cout());
defparam \Add4~15 .lut_mask = 16'hAAEE;
defparam \Add4~15 .sum_lutc_input = "datac";

cycloneive_lcell_comb \WideOr0~0 (
	.dataa(\Add4~3_combout ),
	.datab(\Add4~7_combout ),
	.datac(\Add4~11_combout ),
	.datad(\Add4~15_combout ),
	.cin(gnd),
	.combout(\WideOr0~0_combout ),
	.cout());
defparam \WideOr0~0 .lut_mask = 16'hFFFE;
defparam \WideOr0~0 .sum_lutc_input = "datac";

cycloneive_lcell_comb \Add4~16 (
	.dataa(\state.ST_UNCOMP_TRANS~q ),
	.datab(out_uncomp_byte_cnt_reg_11),
	.datac(write),
	.datad(out_byte_cnt_reg_3),
	.cin(gnd),
	.combout(\Add4~16_combout ),
	.cout());
defparam \Add4~16 .lut_mask = 16'h08A8;
defparam \Add4~16 .sum_lutc_input = "datac";

cycloneive_lcell_comb \Add4~17 (
	.dataa(out_uncomp_byte_cnt_reg_7),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add4~14 ),
	.combout(\Add4~17_combout ),
	.cout(\Add4~18 ));
defparam \Add4~17 .lut_mask = 16'h5AAF;
defparam \Add4~17 .sum_lutc_input = "cin";

cycloneive_lcell_comb \Add4~19 (
	.dataa(out_uncomp_byte_cnt_reg_8),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add4~18 ),
	.combout(\Add4~19_combout ),
	.cout(\Add4~20 ));
defparam \Add4~19 .lut_mask = 16'hA505;
defparam \Add4~19 .sum_lutc_input = "cin";

cycloneive_lcell_comb \Add4~21 (
	.dataa(out_uncomp_byte_cnt_reg_9),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add4~20 ),
	.combout(\Add4~21_combout ),
	.cout(\Add4~22 ));
defparam \Add4~21 .lut_mask = 16'h5AAF;
defparam \Add4~21 .sum_lutc_input = "cin";

cycloneive_lcell_comb \Add4~23 (
	.dataa(out_uncomp_byte_cnt_reg_10),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add4~22 ),
	.combout(\Add4~23_combout ),
	.cout(\Add4~24 ));
defparam \Add4~23 .lut_mask = 16'hA505;
defparam \Add4~23 .sum_lutc_input = "cin";

cycloneive_lcell_comb \Add4~25 (
	.dataa(out_uncomp_byte_cnt_reg_11),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\Add4~24 ),
	.combout(\Add4~25_combout ),
	.cout());
defparam \Add4~25 .lut_mask = 16'h5A5A;
defparam \Add4~25 .sum_lutc_input = "cin";

cycloneive_lcell_comb \Add4~27 (
	.dataa(\Add4~16_combout ),
	.datab(\Add4~25_combout ),
	.datac(gnd),
	.datad(\state.ST_UNCOMP_TRANS~q ),
	.cin(gnd),
	.combout(\Add4~27_combout ),
	.cout());
defparam \Add4~27 .lut_mask = 16'hAAEE;
defparam \Add4~27 .sum_lutc_input = "datac";

cycloneive_lcell_comb \Add4~28 (
	.dataa(\state.ST_UNCOMP_TRANS~q ),
	.datab(out_uncomp_byte_cnt_reg_7),
	.datac(write),
	.datad(out_byte_cnt_reg_3),
	.cin(gnd),
	.combout(\Add4~28_combout ),
	.cout());
defparam \Add4~28 .lut_mask = 16'h08A8;
defparam \Add4~28 .sum_lutc_input = "datac";

cycloneive_lcell_comb \Add4~29 (
	.dataa(\Add4~28_combout ),
	.datab(\Add4~17_combout ),
	.datac(gnd),
	.datad(\state.ST_UNCOMP_TRANS~q ),
	.cin(gnd),
	.combout(\Add4~29_combout ),
	.cout());
defparam \Add4~29 .lut_mask = 16'hAAEE;
defparam \Add4~29 .sum_lutc_input = "datac";

cycloneive_lcell_comb \Add4~30 (
	.dataa(\state.ST_UNCOMP_TRANS~q ),
	.datab(out_uncomp_byte_cnt_reg_8),
	.datac(write),
	.datad(out_byte_cnt_reg_3),
	.cin(gnd),
	.combout(\Add4~30_combout ),
	.cout());
defparam \Add4~30 .lut_mask = 16'h08A8;
defparam \Add4~30 .sum_lutc_input = "datac";

cycloneive_lcell_comb \Add4~31 (
	.dataa(\Add4~30_combout ),
	.datab(\Add4~19_combout ),
	.datac(gnd),
	.datad(\state.ST_UNCOMP_TRANS~q ),
	.cin(gnd),
	.combout(\Add4~31_combout ),
	.cout());
defparam \Add4~31 .lut_mask = 16'hAAEE;
defparam \Add4~31 .sum_lutc_input = "datac";

cycloneive_lcell_comb \Add4~32 (
	.dataa(\state.ST_UNCOMP_TRANS~q ),
	.datab(out_uncomp_byte_cnt_reg_9),
	.datac(write),
	.datad(out_byte_cnt_reg_3),
	.cin(gnd),
	.combout(\Add4~32_combout ),
	.cout());
defparam \Add4~32 .lut_mask = 16'h08A8;
defparam \Add4~32 .sum_lutc_input = "datac";

cycloneive_lcell_comb \Add4~33 (
	.dataa(\Add4~32_combout ),
	.datab(\Add4~21_combout ),
	.datac(gnd),
	.datad(\state.ST_UNCOMP_TRANS~q ),
	.cin(gnd),
	.combout(\Add4~33_combout ),
	.cout());
defparam \Add4~33 .lut_mask = 16'hAAEE;
defparam \Add4~33 .sum_lutc_input = "datac";

cycloneive_lcell_comb \Add4~34 (
	.dataa(\state.ST_UNCOMP_TRANS~q ),
	.datab(out_uncomp_byte_cnt_reg_10),
	.datac(write),
	.datad(out_byte_cnt_reg_3),
	.cin(gnd),
	.combout(\Add4~34_combout ),
	.cout());
defparam \Add4~34 .lut_mask = 16'h08A8;
defparam \Add4~34 .sum_lutc_input = "datac";

cycloneive_lcell_comb \Add4~35 (
	.dataa(\Add4~34_combout ),
	.datab(\Add4~23_combout ),
	.datac(gnd),
	.datad(\state.ST_UNCOMP_TRANS~q ),
	.cin(gnd),
	.combout(\Add4~35_combout ),
	.cout());
defparam \Add4~35 .lut_mask = 16'hAAEE;
defparam \Add4~35 .sum_lutc_input = "datac";

cycloneive_lcell_comb \WideOr0~1 (
	.dataa(\Add4~29_combout ),
	.datab(\Add4~31_combout ),
	.datac(\Add4~33_combout ),
	.datad(\Add4~35_combout ),
	.cin(gnd),
	.combout(\WideOr0~1_combout ),
	.cout());
defparam \WideOr0~1 .lut_mask = 16'hFFFE;
defparam \WideOr0~1 .sum_lutc_input = "datac";

cycloneive_lcell_comb \WideOr0~2 (
	.dataa(\WideOr0~0_combout ),
	.datab(\Add4~27_combout ),
	.datac(\WideOr0~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\WideOr0~2_combout ),
	.cout());
defparam \WideOr0~2 .lut_mask = 16'hFEFE;
defparam \WideOr0~2 .sum_lutc_input = "datac";

cycloneive_lcell_comb \Selector2~3 (
	.dataa(\Selector2~2_combout ),
	.datab(\Selector3~0_combout ),
	.datac(sink0_data[107]),
	.datad(\WideOr0~2_combout ),
	.cin(gnd),
	.combout(\Selector2~3_combout ),
	.cout());
defparam \Selector2~3 .lut_mask = 16'h0ACE;
defparam \Selector2~3 .sum_lutc_input = "datac";

dffeas \state.ST_UNCOMP_TRANS (
	.clk(clk_clk),
	.d(\Selector2~3_combout ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\load_next_out_cmd~combout ),
	.q(\state.ST_UNCOMP_TRANS~q ),
	.prn(vcc));
defparam \state.ST_UNCOMP_TRANS .is_wysiwyg = "true";
defparam \state.ST_UNCOMP_TRANS .power_up = "low";

cycloneive_lcell_comb \nxt_in_ready~2 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\state.ST_UNCOMP_TRANS~q ),
	.datad(stateST_UNCOMP_WR_SUBBURST),
	.cin(gnd),
	.combout(\nxt_in_ready~2_combout ),
	.cout());
defparam \nxt_in_ready~2 .lut_mask = 16'h000F;
defparam \nxt_in_ready~2 .sum_lutc_input = "datac";

cycloneive_lcell_comb \Selector1~1 (
	.dataa(\state.ST_COMP_TRANS~q ),
	.datab(nxt_out_eop),
	.datac(\nxt_in_ready~2_combout ),
	.datad(\state.ST_IDLE~q ),
	.cin(gnd),
	.combout(\Selector1~1_combout ),
	.cout());
defparam \Selector1~1 .lut_mask = 16'hAEFF;
defparam \Selector1~1 .sum_lutc_input = "datac";

cycloneive_lcell_comb \Selector1~2 (
	.dataa(\Selector1~0_combout ),
	.datab(sink0_data[107]),
	.datac(\in_valid~combout ),
	.datad(\Selector1~1_combout ),
	.cin(gnd),
	.combout(\Selector1~2_combout ),
	.cout());
defparam \Selector1~2 .lut_mask = 16'hEAAA;
defparam \Selector1~2 .sum_lutc_input = "datac";

cycloneive_lcell_comb \new_burst_reg~0 (
	.dataa(\Equal0~0_combout ),
	.datab(\Equal0~1_combout ),
	.datac(\Add1~35_combout ),
	.datad(\Selector1~2_combout ),
	.cin(gnd),
	.combout(\new_burst_reg~0_combout ),
	.cout());
defparam \new_burst_reg~0 .lut_mask = 16'h08FF;
defparam \new_burst_reg~0 .sum_lutc_input = "datac";

dffeas new_burst_reg(
	.clk(clk_clk),
	.d(\new_burst_reg~0_combout ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\load_next_out_cmd~combout ),
	.q(\new_burst_reg~q ),
	.prn(vcc));
defparam new_burst_reg.is_wysiwyg = "true";
defparam new_burst_reg.power_up = "low";

dffeas \in_burstwrap_reg[1] (
	.clk(clk_clk),
	.d(sink0_data[123]),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.q(\in_burstwrap_reg[1]~q ),
	.prn(vcc));
defparam \in_burstwrap_reg[1] .is_wysiwyg = "true";
defparam \in_burstwrap_reg[1] .power_up = "low";

cycloneive_lcell_comb \nxt_addr[1]~0 (
	.dataa(\d0_int_nxt_addr[1]~6_combout ),
	.datab(\new_burst_reg~q ),
	.datac(\in_burstwrap_reg[1]~q ),
	.datad(sink0_data[123]),
	.cin(gnd),
	.combout(\nxt_addr[1]~0_combout ),
	.cout());
defparam \nxt_addr[1]~0 .lut_mask = 16'h028A;
defparam \nxt_addr[1]~0 .sum_lutc_input = "datac";

dffeas \int_nxt_addr_reg[1] (
	.clk(clk_clk),
	.d(\nxt_addr[1]~0_combout ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\load_next_out_cmd~combout ),
	.q(\int_nxt_addr_reg[1]~q ),
	.prn(vcc));
defparam \int_nxt_addr_reg[1] .is_wysiwyg = "true";
defparam \int_nxt_addr_reg[1] .power_up = "low";

dffeas \in_size_reg[0] (
	.clk(clk_clk),
	.d(sink0_data[130]),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.q(\in_size_reg[0]~q ),
	.prn(vcc));
defparam \in_size_reg[0] .is_wysiwyg = "true";
defparam \in_size_reg[0] .power_up = "low";

cycloneive_lcell_comb \d0_in_size[0]~1 (
	.dataa(sink0_data[130]),
	.datab(\in_size_reg[0]~q ),
	.datac(gnd),
	.datad(\new_burst_reg~q ),
	.cin(gnd),
	.combout(\d0_in_size[0]~1_combout ),
	.cout());
defparam \d0_in_size[0]~1 .lut_mask = 16'hAACC;
defparam \d0_in_size[0]~1 .sum_lutc_input = "datac";

dffeas \in_size_reg[1] (
	.clk(clk_clk),
	.d(sink0_data[131]),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.q(\in_size_reg[1]~q ),
	.prn(vcc));
defparam \in_size_reg[1] .is_wysiwyg = "true";
defparam \in_size_reg[1] .power_up = "low";

cycloneive_lcell_comb \d0_in_size[1]~2 (
	.dataa(sink0_data[131]),
	.datab(\in_size_reg[1]~q ),
	.datac(gnd),
	.datad(\new_burst_reg~q ),
	.cin(gnd),
	.combout(\d0_in_size[1]~2_combout ),
	.cout());
defparam \d0_in_size[1]~2 .lut_mask = 16'hAACC;
defparam \d0_in_size[1]~2 .sum_lutc_input = "datac";

dffeas \in_size_reg[2] (
	.clk(clk_clk),
	.d(sink0_data[132]),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.q(\in_size_reg[2]~q ),
	.prn(vcc));
defparam \in_size_reg[2] .is_wysiwyg = "true";
defparam \in_size_reg[2] .power_up = "low";

cycloneive_lcell_comb \d0_in_size[2]~0 (
	.dataa(sink0_data[132]),
	.datab(\in_size_reg[2]~q ),
	.datac(gnd),
	.datad(\new_burst_reg~q ),
	.cin(gnd),
	.combout(\d0_in_size[2]~0_combout ),
	.cout());
defparam \d0_in_size[2]~0 .lut_mask = 16'hAACC;
defparam \d0_in_size[2]~0 .sum_lutc_input = "datac";

cycloneive_lcell_comb \ShiftLeft0~0 (
	.dataa(\d0_in_size[0]~1_combout ),
	.datab(gnd),
	.datac(\d0_in_size[1]~2_combout ),
	.datad(\d0_in_size[2]~0_combout ),
	.cin(gnd),
	.combout(\ShiftLeft0~0_combout ),
	.cout());
defparam \ShiftLeft0~0 .lut_mask = 16'h000A;
defparam \ShiftLeft0~0 .sum_lutc_input = "datac";

dffeas \int_byte_cnt_narrow_reg[1] (
	.clk(clk_clk),
	.d(\ShiftLeft0~0_combout ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\load_next_out_cmd~combout ),
	.q(\int_byte_cnt_narrow_reg[1]~q ),
	.prn(vcc));
defparam \int_byte_cnt_narrow_reg[1] .is_wysiwyg = "true";
defparam \int_byte_cnt_narrow_reg[1] .power_up = "low";

cycloneive_lcell_comb \ShiftLeft0~1 (
	.dataa(\d0_in_size[0]~1_combout ),
	.datab(\d0_in_size[1]~2_combout ),
	.datac(\d0_in_size[2]~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ShiftLeft0~1_combout ),
	.cout());
defparam \ShiftLeft0~1 .lut_mask = 16'h0101;
defparam \ShiftLeft0~1 .sum_lutc_input = "datac";

dffeas \int_byte_cnt_narrow_reg[0] (
	.clk(clk_clk),
	.d(\ShiftLeft0~1_combout ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\load_next_out_cmd~combout ),
	.q(\int_byte_cnt_narrow_reg[0]~q ),
	.prn(vcc));
defparam \int_byte_cnt_narrow_reg[0] .is_wysiwyg = "true";
defparam \int_byte_cnt_narrow_reg[0] .power_up = "low";

cycloneive_lcell_comb \Add0~0 (
	.dataa(int_nxt_addr_reg_dly_0),
	.datab(\int_byte_cnt_narrow_reg[0]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Add0~0_combout ),
	.cout(\Add0~1 ));
defparam \Add0~0 .lut_mask = 16'h6688;
defparam \Add0~0 .sum_lutc_input = "datac";

cycloneive_lcell_comb \Add0~2 (
	.dataa(int_nxt_addr_reg_dly_1),
	.datab(\int_byte_cnt_narrow_reg[1]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~1 ),
	.combout(\Add0~2_combout ),
	.cout(\Add0~3 ));
defparam \Add0~2 .lut_mask = 16'h9617;
defparam \Add0~2 .sum_lutc_input = "cin";

cycloneive_lcell_comb \d0_int_nxt_addr[1]~4 (
	.dataa(\int_nxt_addr_reg[1]~q ),
	.datab(\Add0~2_combout ),
	.datac(\in_burstwrap_reg[1]~q ),
	.datad(\new_burst_reg~q ),
	.cin(gnd),
	.combout(\d0_int_nxt_addr[1]~4_combout ),
	.cout());
defparam \d0_int_nxt_addr[1]~4 .lut_mask = 16'h00EA;
defparam \d0_int_nxt_addr[1]~4 .sum_lutc_input = "datac";

cycloneive_lcell_comb \d0_int_nxt_addr[1]~5 (
	.dataa(sink0_data[106]),
	.datab(sink0_data[107]),
	.datac(data1_22),
	.datad(out_data_1),
	.cin(gnd),
	.combout(\d0_int_nxt_addr[1]~5_combout ),
	.cout());
defparam \d0_int_nxt_addr[1]~5 .lut_mask = 16'hEAC0;
defparam \d0_int_nxt_addr[1]~5 .sum_lutc_input = "datac";

cycloneive_lcell_comb \d0_int_nxt_addr[0]~40 (
	.dataa(sink0_data[132]),
	.datab(gnd),
	.datac(\new_burst_reg~q ),
	.datad(sink0_data[131]),
	.cin(gnd),
	.combout(\d0_int_nxt_addr[0]~40_combout ),
	.cout());
defparam \d0_int_nxt_addr[0]~40 .lut_mask = 16'h0050;
defparam \d0_int_nxt_addr[0]~40 .sum_lutc_input = "datac";

cycloneive_lcell_comb \d0_int_nxt_addr[1]~6 (
	.dataa(\d0_int_nxt_addr[1]~4_combout ),
	.datab(\d0_int_nxt_addr[1]~5_combout ),
	.datac(\d0_int_nxt_addr[0]~40_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\d0_int_nxt_addr[1]~6_combout ),
	.cout());
defparam \d0_int_nxt_addr[1]~6 .lut_mask = 16'hEAEA;
defparam \d0_int_nxt_addr[1]~6 .sum_lutc_input = "datac";

dffeas \in_burstwrap_reg[0] (
	.clk(clk_clk),
	.d(sink0_data[122]),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.q(\in_burstwrap_reg[0]~q ),
	.prn(vcc));
defparam \in_burstwrap_reg[0] .is_wysiwyg = "true";
defparam \in_burstwrap_reg[0] .power_up = "low";

cycloneive_lcell_comb \nxt_addr[0] (
	.dataa(\d0_int_nxt_addr[0]~9_combout ),
	.datab(\new_burst_reg~q ),
	.datac(\in_burstwrap_reg[0]~q ),
	.datad(sink0_data[122]),
	.cin(gnd),
	.combout(\nxt_addr[0]~combout ),
	.cout());
defparam \nxt_addr[0] .lut_mask = 16'h028A;
defparam \nxt_addr[0] .sum_lutc_input = "datac";

dffeas \int_nxt_addr_reg[0] (
	.clk(clk_clk),
	.d(\nxt_addr[0]~combout ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\load_next_out_cmd~combout ),
	.q(\int_nxt_addr_reg[0]~q ),
	.prn(vcc));
defparam \int_nxt_addr_reg[0] .is_wysiwyg = "true";
defparam \int_nxt_addr_reg[0] .power_up = "low";

cycloneive_lcell_comb \d0_int_nxt_addr[0]~7 (
	.dataa(\int_nxt_addr_reg[0]~q ),
	.datab(\Add0~0_combout ),
	.datac(\in_burstwrap_reg[0]~q ),
	.datad(\new_burst_reg~q ),
	.cin(gnd),
	.combout(\d0_int_nxt_addr[0]~7_combout ),
	.cout());
defparam \d0_int_nxt_addr[0]~7 .lut_mask = 16'h00EA;
defparam \d0_int_nxt_addr[0]~7 .sum_lutc_input = "datac";

cycloneive_lcell_comb \d0_int_nxt_addr[0]~8 (
	.dataa(sink0_data[106]),
	.datab(sink0_data[107]),
	.datac(data1_21),
	.datad(out_data_0),
	.cin(gnd),
	.combout(\d0_int_nxt_addr[0]~8_combout ),
	.cout());
defparam \d0_int_nxt_addr[0]~8 .lut_mask = 16'hEAC0;
defparam \d0_int_nxt_addr[0]~8 .sum_lutc_input = "datac";

cycloneive_lcell_comb \d0_int_nxt_addr[0]~9 (
	.dataa(\d0_int_nxt_addr[0]~7_combout ),
	.datab(\d0_int_nxt_addr[0]~40_combout ),
	.datac(\d0_int_nxt_addr[0]~8_combout ),
	.datad(\d0_in_size[0]~1_combout ),
	.cin(gnd),
	.combout(\d0_int_nxt_addr[0]~9_combout ),
	.cout());
defparam \d0_int_nxt_addr[0]~9 .lut_mask = 16'hAAEA;
defparam \d0_int_nxt_addr[0]~9 .sum_lutc_input = "datac";

dffeas \in_burstwrap_reg[2] (
	.clk(clk_clk),
	.d(sink0_data[124]),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.q(\in_burstwrap_reg[2]~q ),
	.prn(vcc));
defparam \in_burstwrap_reg[2] .is_wysiwyg = "true";
defparam \in_burstwrap_reg[2] .power_up = "low";

cycloneive_lcell_comb \nxt_addr[2] (
	.dataa(\d0_int_nxt_addr[2]~12_combout ),
	.datab(\new_burst_reg~q ),
	.datac(\in_burstwrap_reg[2]~q ),
	.datad(sink0_data[124]),
	.cin(gnd),
	.combout(\nxt_addr[2]~combout ),
	.cout());
defparam \nxt_addr[2] .lut_mask = 16'h028A;
defparam \nxt_addr[2] .sum_lutc_input = "datac";

dffeas \int_nxt_addr_reg[2] (
	.clk(clk_clk),
	.d(\nxt_addr[2]~combout ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\load_next_out_cmd~combout ),
	.q(\int_nxt_addr_reg[2]~q ),
	.prn(vcc));
defparam \int_nxt_addr_reg[2] .is_wysiwyg = "true";
defparam \int_nxt_addr_reg[2] .power_up = "low";

cycloneive_lcell_comb \ShiftLeft0~2 (
	.dataa(\d0_in_size[0]~1_combout ),
	.datab(\d0_in_size[2]~0_combout ),
	.datac(gnd),
	.datad(\d0_in_size[1]~2_combout ),
	.cin(gnd),
	.combout(\ShiftLeft0~2_combout ),
	.cout());
defparam \ShiftLeft0~2 .lut_mask = 16'h1100;
defparam \ShiftLeft0~2 .sum_lutc_input = "datac";

dffeas \int_byte_cnt_narrow_reg[2] (
	.clk(clk_clk),
	.d(\ShiftLeft0~2_combout ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\load_next_out_cmd~combout ),
	.q(\int_byte_cnt_narrow_reg[2]~q ),
	.prn(vcc));
defparam \int_byte_cnt_narrow_reg[2] .is_wysiwyg = "true";
defparam \int_byte_cnt_narrow_reg[2] .power_up = "low";

cycloneive_lcell_comb \Add0~4 (
	.dataa(int_nxt_addr_reg_dly_2),
	.datab(\int_byte_cnt_narrow_reg[2]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~3 ),
	.combout(\Add0~4_combout ),
	.cout(\Add0~5 ));
defparam \Add0~4 .lut_mask = 16'h698E;
defparam \Add0~4 .sum_lutc_input = "cin";

cycloneive_lcell_comb \d0_int_nxt_addr[2]~10 (
	.dataa(\int_nxt_addr_reg[2]~q ),
	.datab(\in_burstwrap_reg[2]~q ),
	.datac(\Add0~4_combout ),
	.datad(\new_burst_reg~q ),
	.cin(gnd),
	.combout(\d0_int_nxt_addr[2]~10_combout ),
	.cout());
defparam \d0_int_nxt_addr[2]~10 .lut_mask = 16'h00EA;
defparam \d0_int_nxt_addr[2]~10 .sum_lutc_input = "datac";

cycloneive_lcell_comb \d0_int_nxt_addr[2]~11 (
	.dataa(sink0_data[106]),
	.datab(sink0_data[107]),
	.datac(data1_23),
	.datad(out_data_2),
	.cin(gnd),
	.combout(\d0_int_nxt_addr[2]~11_combout ),
	.cout());
defparam \d0_int_nxt_addr[2]~11 .lut_mask = 16'hEAC0;
defparam \d0_int_nxt_addr[2]~11 .sum_lutc_input = "datac";

cycloneive_lcell_comb \d0_int_nxt_addr[2]~41 (
	.dataa(sink0_data[132]),
	.datab(gnd),
	.datac(\new_burst_reg~q ),
	.datad(\d0_int_nxt_addr[2]~11_combout ),
	.cin(gnd),
	.combout(\d0_int_nxt_addr[2]~41_combout ),
	.cout());
defparam \d0_int_nxt_addr[2]~41 .lut_mask = 16'h5000;
defparam \d0_int_nxt_addr[2]~41 .sum_lutc_input = "datac";

cycloneive_lcell_comb \d0_int_nxt_addr[2]~12 (
	.dataa(\d0_int_nxt_addr[2]~10_combout ),
	.datab(\d0_int_nxt_addr[2]~41_combout ),
	.datac(\d0_in_size[0]~1_combout ),
	.datad(\d0_in_size[1]~2_combout ),
	.cin(gnd),
	.combout(\d0_int_nxt_addr[2]~12_combout ),
	.cout());
defparam \d0_int_nxt_addr[2]~12 .lut_mask = 16'hAEEE;
defparam \d0_int_nxt_addr[2]~12 .sum_lutc_input = "datac";

cycloneive_lcell_comb \ShiftLeft1~0 (
	.dataa(\in_size_reg[2]~q ),
	.datab(\in_size_reg[1]~q ),
	.datac(\in_size_reg[0]~q ),
	.datad(int_nxt_addr_reg_dly_0),
	.cin(gnd),
	.combout(\ShiftLeft1~0_combout ),
	.cout());
defparam \ShiftLeft1~0 .lut_mask = 16'hFFFE;
defparam \ShiftLeft1~0 .sum_lutc_input = "datac";

cycloneive_lcell_comb \WideOr1~0 (
	.dataa(\in_size_reg[2]~q ),
	.datab(\in_size_reg[1]~q ),
	.datac(\in_size_reg[0]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\WideOr1~0_combout ),
	.cout());
defparam \WideOr1~0 .lut_mask = 16'hEAEA;
defparam \WideOr1~0 .sum_lutc_input = "datac";

cycloneive_lcell_comb \ShiftLeft1~1 (
	.dataa(int_nxt_addr_reg_dly_1),
	.datab(\ShiftLeft1~0_combout ),
	.datac(\WideOr1~0_combout ),
	.datad(int_nxt_addr_reg_dly_2),
	.cin(gnd),
	.combout(\ShiftLeft1~1_combout ),
	.cout());
defparam \ShiftLeft1~1 .lut_mask = 16'h88F0;
defparam \ShiftLeft1~1 .sum_lutc_input = "datac";

cycloneive_lcell_comb \Decoder1~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\in_size_reg[2]~q ),
	.datad(\in_size_reg[1]~q ),
	.cin(gnd),
	.combout(\Decoder1~0_combout ),
	.cout());
defparam \Decoder1~0 .lut_mask = 16'h000F;
defparam \Decoder1~0 .sum_lutc_input = "datac";

cycloneive_lcell_comb \LessThan0~0 (
	.dataa(gnd),
	.datab(sink0_data[130]),
	.datac(sink0_data[131]),
	.datad(sink0_data[132]),
	.cin(gnd),
	.combout(\LessThan0~0_combout ),
	.cout());
defparam \LessThan0~0 .lut_mask = 16'h003F;
defparam \LessThan0~0 .sum_lutc_input = "datac";

cycloneive_lcell_comb \source0_data[64]~12 (
	.dataa(gnd),
	.datab(gnd),
	.datac(int_nxt_addr_reg_dly_2),
	.datad(int_nxt_addr_reg_dly_1),
	.cin(gnd),
	.combout(\source0_data[64]~12_combout ),
	.cout());
defparam \source0_data[64]~12 .lut_mask = 16'h000F;
defparam \source0_data[64]~12 .sum_lutc_input = "datac";

cycloneive_lcell_comb \always12~0 (
	.dataa(\state.ST_COMP_TRANS~q ),
	.datab(in_narrow_reg1),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\always12~0_combout ),
	.cout());
defparam \always12~0 .lut_mask = 16'h8888;
defparam \always12~0 .sum_lutc_input = "datac";

cycloneive_lcell_comb \ShiftLeft1~3 (
	.dataa(\in_size_reg[2]~q ),
	.datab(\in_size_reg[1]~q ),
	.datac(\in_size_reg[0]~q ),
	.datad(int_nxt_addr_reg_dly_0),
	.cin(gnd),
	.combout(\ShiftLeft1~3_combout ),
	.cout());
defparam \ShiftLeft1~3 .lut_mask = 16'hEEEA;
defparam \ShiftLeft1~3 .sum_lutc_input = "datac";

cycloneive_lcell_comb \source0_data[70]~14 (
	.dataa(\state.ST_COMP_TRANS~q ),
	.datab(in_narrow_reg1),
	.datac(int_nxt_addr_reg_dly_2),
	.datad(int_nxt_addr_reg_dly_1),
	.cin(gnd),
	.combout(\source0_data[70]~14_combout ),
	.cout());
defparam \source0_data[70]~14 .lut_mask = 16'h8880;
defparam \source0_data[70]~14 .sum_lutc_input = "datac";

dffeas \in_byteen_reg[6] (
	.clk(clk_clk),
	.d(sink0_data[70]),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.q(\in_byteen_reg[6]~q ),
	.prn(vcc));
defparam \in_byteen_reg[6] .is_wysiwyg = "true";
defparam \in_byteen_reg[6] .power_up = "low";

cycloneive_lcell_comb \source0_data[66]~15 (
	.dataa(\state.ST_COMP_TRANS~q ),
	.datab(in_narrow_reg1),
	.datac(gnd),
	.datad(int_nxt_addr_reg_dly_2),
	.cin(gnd),
	.combout(\source0_data[66]~15_combout ),
	.cout());
defparam \source0_data[66]~15 .lut_mask = 16'h0088;
defparam \source0_data[66]~15 .sum_lutc_input = "datac";

cycloneive_lcell_comb \source0_data[70]~16 (
	.dataa(\source0_data[70]~14_combout ),
	.datab(\in_byteen_reg[6]~q ),
	.datac(\source0_data[66]~15_combout ),
	.datad(\WideOr1~0_combout ),
	.cin(gnd),
	.combout(\source0_data[70]~16_combout ),
	.cout());
defparam \source0_data[70]~16 .lut_mask = 16'h5E0E;
defparam \source0_data[70]~16 .sum_lutc_input = "datac";

cycloneive_lcell_comb \ShiftLeft1~4 (
	.dataa(\in_size_reg[0]~q ),
	.datab(\Decoder1~0_combout ),
	.datac(int_nxt_addr_reg_dly_1),
	.datad(int_nxt_addr_reg_dly_0),
	.cin(gnd),
	.combout(\ShiftLeft1~4_combout ),
	.cout());
defparam \ShiftLeft1~4 .lut_mask = 16'h0BF3;
defparam \ShiftLeft1~4 .sum_lutc_input = "datac";

dffeas \in_byteen_reg[5] (
	.clk(clk_clk),
	.d(sink0_data[69]),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.q(\in_byteen_reg[5]~q ),
	.prn(vcc));
defparam \in_byteen_reg[5] .is_wysiwyg = "true";
defparam \in_byteen_reg[5] .power_up = "low";

cycloneive_lcell_comb \source0_data[69]~18 (
	.dataa(\source0_data[66]~15_combout ),
	.datab(\Decoder1~0_combout ),
	.datac(\source0_data[70]~14_combout ),
	.datad(\WideOr1~0_combout ),
	.cin(gnd),
	.combout(\source0_data[69]~18_combout ),
	.cout());
defparam \source0_data[69]~18 .lut_mask = 16'h7A70;
defparam \source0_data[69]~18 .sum_lutc_input = "datac";

cycloneive_lcell_comb \ShiftLeft1~5 (
	.dataa(\in_size_reg[0]~q ),
	.datab(int_nxt_addr_reg_dly_0),
	.datac(\Decoder1~0_combout ),
	.datad(int_nxt_addr_reg_dly_1),
	.cin(gnd),
	.combout(\ShiftLeft1~5_combout ),
	.cout());
defparam \ShiftLeft1~5 .lut_mask = 16'h00EF;
defparam \ShiftLeft1~5 .sum_lutc_input = "datac";

cycloneive_lcell_comb \ShiftLeft1~6 (
	.dataa(\in_size_reg[2]~q ),
	.datab(\in_size_reg[1]~q ),
	.datac(\in_size_reg[0]~q ),
	.datad(int_nxt_addr_reg_dly_0),
	.cin(gnd),
	.combout(\ShiftLeft1~6_combout ),
	.cout());
defparam \ShiftLeft1~6 .lut_mask = 16'hFEEE;
defparam \ShiftLeft1~6 .sum_lutc_input = "datac";

dffeas \in_byteen_reg[4] (
	.clk(clk_clk),
	.d(sink0_data[68]),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.q(\in_byteen_reg[4]~q ),
	.prn(vcc));
defparam \in_byteen_reg[4] .is_wysiwyg = "true";
defparam \in_byteen_reg[4] .power_up = "low";

cycloneive_lcell_comb \source0_data[68]~20 (
	.dataa(\source0_data[70]~14_combout ),
	.datab(\in_byteen_reg[4]~q ),
	.datac(\source0_data[66]~15_combout ),
	.datad(\ShiftLeft1~3_combout ),
	.cin(gnd),
	.combout(\source0_data[68]~20_combout ),
	.cout());
defparam \source0_data[68]~20 .lut_mask = 16'h5E0E;
defparam \source0_data[68]~20 .sum_lutc_input = "datac";

cycloneive_lcell_comb \ShiftLeft1~7 (
	.dataa(int_nxt_addr_reg_dly_1),
	.datab(int_nxt_addr_reg_dly_0),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\ShiftLeft1~7_combout ),
	.cout());
defparam \ShiftLeft1~7 .lut_mask = 16'hEEEE;
defparam \ShiftLeft1~7 .sum_lutc_input = "datac";

cycloneive_lcell_comb \nxt_out_valid~0 (
	.dataa(waitrequest_reset_override),
	.datab(cp_ready1),
	.datac(\new_burst_reg~q ),
	.datad(mem_used_1),
	.cin(gnd),
	.combout(\nxt_out_valid~0_combout ),
	.cout());
defparam \nxt_out_valid~0 .lut_mask = 16'h000E;
defparam \nxt_out_valid~0 .sum_lutc_input = "datac";

cycloneive_lcell_comb \nxt_out_valid~1 (
	.dataa(mem_used_1),
	.datab(waitrequest_reset_override),
	.datac(cp_ready1),
	.datad(\in_bytecount_reg_zero~q ),
	.cin(gnd),
	.combout(\nxt_out_valid~1_combout ),
	.cout());
defparam \nxt_out_valid~1 .lut_mask = 16'h00AB;
defparam \nxt_out_valid~1 .sum_lutc_input = "datac";

cycloneive_lcell_comb \nxt_out_valid~2 (
	.dataa(\in_valid~combout ),
	.datab(\state.ST_COMP_TRANS~q ),
	.datac(\nxt_out_valid~0_combout ),
	.datad(\nxt_out_valid~1_combout ),
	.cin(gnd),
	.combout(\nxt_out_valid~2_combout ),
	.cout());
defparam \nxt_out_valid~2 .lut_mask = 16'hEEEA;
defparam \nxt_out_valid~2 .sum_lutc_input = "datac";

cycloneive_lcell_comb \Selector3~1 (
	.dataa(\Selector3~0_combout ),
	.datab(\WideOr0~0_combout ),
	.datac(\Add4~27_combout ),
	.datad(\WideOr0~1_combout ),
	.cin(gnd),
	.combout(\Selector3~1_combout ),
	.cout());
defparam \Selector3~1 .lut_mask = 16'hAAA8;
defparam \Selector3~1 .sum_lutc_input = "datac";

cycloneive_lcell_comb \nxt_in_ready~5 (
	.dataa(\state.ST_COMP_TRANS~q ),
	.datab(\new_burst_reg~q ),
	.datac(gnd),
	.datad(cp_ready),
	.cin(gnd),
	.combout(\nxt_in_ready~5_combout ),
	.cout());
defparam \nxt_in_ready~5 .lut_mask = 16'h8800;
defparam \nxt_in_ready~5 .sum_lutc_input = "datac";

cycloneive_lcell_comb \nxt_in_ready~3 (
	.dataa(in_ready_hold1),
	.datab(\load_next_out_cmd~combout ),
	.datac(\nxt_in_ready~2_combout ),
	.datad(\state.ST_COMP_TRANS~q ),
	.cin(gnd),
	.combout(\nxt_in_ready~3_combout ),
	.cout());
defparam \nxt_in_ready~3 .lut_mask = 16'h00AC;
defparam \nxt_in_ready~3 .sum_lutc_input = "datac";

cycloneive_lcell_comb \source0_data[70]~24 (
	.dataa(in_narrow_reg1),
	.datab(int_nxt_addr_reg_dly_2),
	.datac(int_nxt_addr_reg_dly_1),
	.datad(gnd),
	.cin(gnd),
	.combout(\source0_data[70]~24_combout ),
	.cout());
defparam \source0_data[70]~24 .lut_mask = 16'hA8A8;
defparam \source0_data[70]~24 .sum_lutc_input = "datac";

cycloneive_lcell_comb \source0_data[70]~25 (
	.dataa(int_nxt_addr_reg_dly_2),
	.datab(int_nxt_addr_reg_dly_1),
	.datac(\WideOr1~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\source0_data[70]~25_combout ),
	.cout());
defparam \source0_data[70]~25 .lut_mask = 16'hBABA;
defparam \source0_data[70]~25 .sum_lutc_input = "datac";

cycloneive_lcell_comb \source0_data[70]~26 (
	.dataa(in_narrow_reg1),
	.datab(\in_byteen_reg[6]~q ),
	.datac(\source0_data[70]~25_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\source0_data[70]~26_combout ),
	.cout());
defparam \source0_data[70]~26 .lut_mask = 16'hE4E4;
defparam \source0_data[70]~26 .sum_lutc_input = "datac";

cycloneive_lcell_comb \source0_data[68]~28 (
	.dataa(int_nxt_addr_reg_dly_2),
	.datab(int_nxt_addr_reg_dly_1),
	.datac(\ShiftLeft1~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\source0_data[68]~28_combout ),
	.cout());
defparam \source0_data[68]~28 .lut_mask = 16'hBABA;
defparam \source0_data[68]~28 .sum_lutc_input = "datac";

cycloneive_lcell_comb \source0_data[68]~29 (
	.dataa(in_narrow_reg1),
	.datab(\in_byteen_reg[4]~q ),
	.datac(\source0_data[68]~28_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\source0_data[68]~29_combout ),
	.cout());
defparam \source0_data[68]~29 .lut_mask = 16'hE4E4;
defparam \source0_data[68]~29 .sum_lutc_input = "datac";

dffeas \in_burstwrap_reg[3] (
	.clk(clk_clk),
	.d(sink0_data[125]),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.q(\in_burstwrap_reg[3]~q ),
	.prn(vcc));
defparam \in_burstwrap_reg[3] .is_wysiwyg = "true";
defparam \in_burstwrap_reg[3] .power_up = "low";

cycloneive_lcell_comb \nxt_addr[3]~1 (
	.dataa(sink0_data[107]),
	.datab(Selector12),
	.datac(sink0_data[106]),
	.datad(Selector4),
	.cin(gnd),
	.combout(\nxt_addr[3]~1_combout ),
	.cout());
defparam \nxt_addr[3]~1 .lut_mask = 16'hF888;
defparam \nxt_addr[3]~1 .sum_lutc_input = "datac";

cycloneive_lcell_comb \nxt_addr[3]~2 (
	.dataa(\d0_int_nxt_addr[3]~15_combout ),
	.datab(\new_burst_reg~q ),
	.datac(\in_burstwrap_reg[3]~q ),
	.datad(\nxt_addr[3]~1_combout ),
	.cin(gnd),
	.combout(\nxt_addr[3]~2_combout ),
	.cout());
defparam \nxt_addr[3]~2 .lut_mask = 16'h028A;
defparam \nxt_addr[3]~2 .sum_lutc_input = "datac";

dffeas \int_nxt_addr_reg[3] (
	.clk(clk_clk),
	.d(\nxt_addr[3]~2_combout ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\load_next_out_cmd~combout ),
	.q(\int_nxt_addr_reg[3]~q ),
	.prn(vcc));
defparam \int_nxt_addr_reg[3] .is_wysiwyg = "true";
defparam \int_nxt_addr_reg[3] .power_up = "low";

cycloneive_lcell_comb \ShiftLeft0~3 (
	.dataa(\d0_in_size[0]~1_combout ),
	.datab(\d0_in_size[1]~2_combout ),
	.datac(gnd),
	.datad(\d0_in_size[2]~0_combout ),
	.cin(gnd),
	.combout(\ShiftLeft0~3_combout ),
	.cout());
defparam \ShiftLeft0~3 .lut_mask = 16'h0088;
defparam \ShiftLeft0~3 .sum_lutc_input = "datac";

dffeas \int_byte_cnt_narrow_reg[3] (
	.clk(clk_clk),
	.d(\ShiftLeft0~3_combout ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\load_next_out_cmd~combout ),
	.q(\int_byte_cnt_narrow_reg[3]~q ),
	.prn(vcc));
defparam \int_byte_cnt_narrow_reg[3] .is_wysiwyg = "true";
defparam \int_byte_cnt_narrow_reg[3] .power_up = "low";

cycloneive_lcell_comb \Add0~6 (
	.dataa(int_nxt_addr_reg_dly_3),
	.datab(\int_byte_cnt_narrow_reg[3]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~5 ),
	.combout(\Add0~6_combout ),
	.cout(\Add0~7 ));
defparam \Add0~6 .lut_mask = 16'h9617;
defparam \Add0~6 .sum_lutc_input = "cin";

cycloneive_lcell_comb \d0_int_nxt_addr[3]~13 (
	.dataa(\int_nxt_addr_reg[3]~q ),
	.datab(\in_burstwrap_reg[3]~q ),
	.datac(\Add0~6_combout ),
	.datad(\new_burst_reg~q ),
	.cin(gnd),
	.combout(\d0_int_nxt_addr[3]~13_combout ),
	.cout());
defparam \d0_int_nxt_addr[3]~13 .lut_mask = 16'h00EA;
defparam \d0_int_nxt_addr[3]~13 .sum_lutc_input = "datac";

cycloneive_lcell_comb \d0_int_nxt_addr[3]~14 (
	.dataa(sink0_data[106]),
	.datab(sink0_data[107]),
	.datac(data1_24),
	.datad(base_address_3),
	.cin(gnd),
	.combout(\d0_int_nxt_addr[3]~14_combout ),
	.cout());
defparam \d0_int_nxt_addr[3]~14 .lut_mask = 16'hEAC0;
defparam \d0_int_nxt_addr[3]~14 .sum_lutc_input = "datac";

cycloneive_lcell_comb \d0_int_nxt_addr[3]~15 (
	.dataa(\d0_int_nxt_addr[3]~13_combout ),
	.datab(\new_burst_reg~q ),
	.datac(\d0_int_nxt_addr[3]~14_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\d0_int_nxt_addr[3]~15_combout ),
	.cout());
defparam \d0_int_nxt_addr[3]~15 .lut_mask = 16'hEAEA;
defparam \d0_int_nxt_addr[3]~15 .sum_lutc_input = "datac";

dffeas \in_burstwrap_reg[4] (
	.clk(clk_clk),
	.d(sink0_data[126]),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.q(\in_burstwrap_reg[4]~q ),
	.prn(vcc));
defparam \in_burstwrap_reg[4] .is_wysiwyg = "true";
defparam \in_burstwrap_reg[4] .power_up = "low";

cycloneive_lcell_comb \nxt_addr[4] (
	.dataa(\d0_int_nxt_addr[4]~18_combout ),
	.datab(\new_burst_reg~q ),
	.datac(\in_burstwrap_reg[4]~q ),
	.datad(sink0_data[126]),
	.cin(gnd),
	.combout(\nxt_addr[4]~combout ),
	.cout());
defparam \nxt_addr[4] .lut_mask = 16'h028A;
defparam \nxt_addr[4] .sum_lutc_input = "datac";

dffeas \int_nxt_addr_reg[4] (
	.clk(clk_clk),
	.d(\nxt_addr[4]~combout ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\load_next_out_cmd~combout ),
	.q(\int_nxt_addr_reg[4]~q ),
	.prn(vcc));
defparam \int_nxt_addr_reg[4] .is_wysiwyg = "true";
defparam \int_nxt_addr_reg[4] .power_up = "low";

cycloneive_lcell_comb \ShiftLeft0~4 (
	.dataa(\d0_in_size[0]~1_combout ),
	.datab(\d0_in_size[1]~2_combout ),
	.datac(gnd),
	.datad(\d0_in_size[2]~0_combout ),
	.cin(gnd),
	.combout(\ShiftLeft0~4_combout ),
	.cout());
defparam \ShiftLeft0~4 .lut_mask = 16'h1100;
defparam \ShiftLeft0~4 .sum_lutc_input = "datac";

dffeas \int_byte_cnt_narrow_reg[4] (
	.clk(clk_clk),
	.d(\ShiftLeft0~4_combout ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\load_next_out_cmd~combout ),
	.q(\int_byte_cnt_narrow_reg[4]~q ),
	.prn(vcc));
defparam \int_byte_cnt_narrow_reg[4] .is_wysiwyg = "true";
defparam \int_byte_cnt_narrow_reg[4] .power_up = "low";

cycloneive_lcell_comb \Add0~8 (
	.dataa(int_nxt_addr_reg_dly_4),
	.datab(\int_byte_cnt_narrow_reg[4]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~7 ),
	.combout(\Add0~8_combout ),
	.cout(\Add0~9 ));
defparam \Add0~8 .lut_mask = 16'h698E;
defparam \Add0~8 .sum_lutc_input = "cin";

cycloneive_lcell_comb \d0_int_nxt_addr[4]~16 (
	.dataa(\int_nxt_addr_reg[4]~q ),
	.datab(\in_burstwrap_reg[4]~q ),
	.datac(\Add0~8_combout ),
	.datad(\new_burst_reg~q ),
	.cin(gnd),
	.combout(\d0_int_nxt_addr[4]~16_combout ),
	.cout());
defparam \d0_int_nxt_addr[4]~16 .lut_mask = 16'h00EA;
defparam \d0_int_nxt_addr[4]~16 .sum_lutc_input = "datac";

cycloneive_lcell_comb \d0_int_nxt_addr[4]~17 (
	.dataa(sink0_data[106]),
	.datab(sink0_data[107]),
	.datac(data1_25),
	.datad(base_address_4),
	.cin(gnd),
	.combout(\d0_int_nxt_addr[4]~17_combout ),
	.cout());
defparam \d0_int_nxt_addr[4]~17 .lut_mask = 16'hEAC0;
defparam \d0_int_nxt_addr[4]~17 .sum_lutc_input = "datac";

cycloneive_lcell_comb \d0_int_nxt_addr[4]~18 (
	.dataa(\d0_int_nxt_addr[4]~16_combout ),
	.datab(\new_burst_reg~q ),
	.datac(\d0_int_nxt_addr[4]~17_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\d0_int_nxt_addr[4]~18_combout ),
	.cout());
defparam \d0_int_nxt_addr[4]~18 .lut_mask = 16'hEAEA;
defparam \d0_int_nxt_addr[4]~18 .sum_lutc_input = "datac";

dffeas \in_burstwrap_reg[5] (
	.clk(clk_clk),
	.d(sink0_data[127]),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.q(\in_burstwrap_reg[5]~q ),
	.prn(vcc));
defparam \in_burstwrap_reg[5] .is_wysiwyg = "true";
defparam \in_burstwrap_reg[5] .power_up = "low";

cycloneive_lcell_comb \nxt_addr[5]~3 (
	.dataa(sink0_data[107]),
	.datab(Selector10),
	.datac(sink0_data[106]),
	.datad(Selector2),
	.cin(gnd),
	.combout(\nxt_addr[5]~3_combout ),
	.cout());
defparam \nxt_addr[5]~3 .lut_mask = 16'hF888;
defparam \nxt_addr[5]~3 .sum_lutc_input = "datac";

cycloneive_lcell_comb \nxt_addr[5]~4 (
	.dataa(\d0_int_nxt_addr[5]~21_combout ),
	.datab(\new_burst_reg~q ),
	.datac(\in_burstwrap_reg[5]~q ),
	.datad(\nxt_addr[5]~3_combout ),
	.cin(gnd),
	.combout(\nxt_addr[5]~4_combout ),
	.cout());
defparam \nxt_addr[5]~4 .lut_mask = 16'h028A;
defparam \nxt_addr[5]~4 .sum_lutc_input = "datac";

dffeas \int_nxt_addr_reg[5] (
	.clk(clk_clk),
	.d(\nxt_addr[5]~4_combout ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\load_next_out_cmd~combout ),
	.q(\int_nxt_addr_reg[5]~q ),
	.prn(vcc));
defparam \int_nxt_addr_reg[5] .is_wysiwyg = "true";
defparam \int_nxt_addr_reg[5] .power_up = "low";

cycloneive_lcell_comb \ShiftLeft0~5 (
	.dataa(\d0_in_size[0]~1_combout ),
	.datab(\d0_in_size[2]~0_combout ),
	.datac(gnd),
	.datad(\d0_in_size[1]~2_combout ),
	.cin(gnd),
	.combout(\ShiftLeft0~5_combout ),
	.cout());
defparam \ShiftLeft0~5 .lut_mask = 16'h0088;
defparam \ShiftLeft0~5 .sum_lutc_input = "datac";

dffeas \int_byte_cnt_narrow_reg[5] (
	.clk(clk_clk),
	.d(\ShiftLeft0~5_combout ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\load_next_out_cmd~combout ),
	.q(\int_byte_cnt_narrow_reg[5]~q ),
	.prn(vcc));
defparam \int_byte_cnt_narrow_reg[5] .is_wysiwyg = "true";
defparam \int_byte_cnt_narrow_reg[5] .power_up = "low";

cycloneive_lcell_comb \Add0~10 (
	.dataa(int_nxt_addr_reg_dly_5),
	.datab(\int_byte_cnt_narrow_reg[5]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~9 ),
	.combout(\Add0~10_combout ),
	.cout(\Add0~11 ));
defparam \Add0~10 .lut_mask = 16'h9617;
defparam \Add0~10 .sum_lutc_input = "cin";

cycloneive_lcell_comb \d0_int_nxt_addr[5]~19 (
	.dataa(\int_nxt_addr_reg[5]~q ),
	.datab(\in_burstwrap_reg[5]~q ),
	.datac(\Add0~10_combout ),
	.datad(\new_burst_reg~q ),
	.cin(gnd),
	.combout(\d0_int_nxt_addr[5]~19_combout ),
	.cout());
defparam \d0_int_nxt_addr[5]~19 .lut_mask = 16'h00EA;
defparam \d0_int_nxt_addr[5]~19 .sum_lutc_input = "datac";

cycloneive_lcell_comb \d0_int_nxt_addr[5]~20 (
	.dataa(sink0_data[106]),
	.datab(sink0_data[107]),
	.datac(data1_26),
	.datad(base_address_5),
	.cin(gnd),
	.combout(\d0_int_nxt_addr[5]~20_combout ),
	.cout());
defparam \d0_int_nxt_addr[5]~20 .lut_mask = 16'hEAC0;
defparam \d0_int_nxt_addr[5]~20 .sum_lutc_input = "datac";

cycloneive_lcell_comb \d0_int_nxt_addr[5]~21 (
	.dataa(\d0_int_nxt_addr[5]~19_combout ),
	.datab(\new_burst_reg~q ),
	.datac(\d0_int_nxt_addr[5]~20_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\d0_int_nxt_addr[5]~21_combout ),
	.cout());
defparam \d0_int_nxt_addr[5]~21 .lut_mask = 16'hEAEA;
defparam \d0_int_nxt_addr[5]~21 .sum_lutc_input = "datac";

dffeas \in_burstwrap_reg[6] (
	.clk(clk_clk),
	.d(sink0_data[128]),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.q(\in_burstwrap_reg[6]~q ),
	.prn(vcc));
defparam \in_burstwrap_reg[6] .is_wysiwyg = "true";
defparam \in_burstwrap_reg[6] .power_up = "low";

cycloneive_lcell_comb \nxt_addr[6]~5 (
	.dataa(sink0_data[107]),
	.datab(Selector9),
	.datac(sink0_data[106]),
	.datad(Selector1),
	.cin(gnd),
	.combout(\nxt_addr[6]~5_combout ),
	.cout());
defparam \nxt_addr[6]~5 .lut_mask = 16'hF888;
defparam \nxt_addr[6]~5 .sum_lutc_input = "datac";

cycloneive_lcell_comb \nxt_addr[6]~6 (
	.dataa(\d0_int_nxt_addr[6]~24_combout ),
	.datab(\new_burst_reg~q ),
	.datac(\in_burstwrap_reg[6]~q ),
	.datad(\nxt_addr[6]~5_combout ),
	.cin(gnd),
	.combout(\nxt_addr[6]~6_combout ),
	.cout());
defparam \nxt_addr[6]~6 .lut_mask = 16'h028A;
defparam \nxt_addr[6]~6 .sum_lutc_input = "datac";

dffeas \int_nxt_addr_reg[6] (
	.clk(clk_clk),
	.d(\nxt_addr[6]~6_combout ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\load_next_out_cmd~combout ),
	.q(\int_nxt_addr_reg[6]~q ),
	.prn(vcc));
defparam \int_nxt_addr_reg[6] .is_wysiwyg = "true";
defparam \int_nxt_addr_reg[6] .power_up = "low";

cycloneive_lcell_comb \ShiftLeft0~6 (
	.dataa(\d0_in_size[0]~1_combout ),
	.datab(gnd),
	.datac(\d0_in_size[1]~2_combout ),
	.datad(\d0_in_size[2]~0_combout ),
	.cin(gnd),
	.combout(\ShiftLeft0~6_combout ),
	.cout());
defparam \ShiftLeft0~6 .lut_mask = 16'h5000;
defparam \ShiftLeft0~6 .sum_lutc_input = "datac";

dffeas \int_byte_cnt_narrow_reg[6] (
	.clk(clk_clk),
	.d(\ShiftLeft0~6_combout ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\load_next_out_cmd~combout ),
	.q(\int_byte_cnt_narrow_reg[6]~q ),
	.prn(vcc));
defparam \int_byte_cnt_narrow_reg[6] .is_wysiwyg = "true";
defparam \int_byte_cnt_narrow_reg[6] .power_up = "low";

cycloneive_lcell_comb \Add0~12 (
	.dataa(int_nxt_addr_reg_dly_6),
	.datab(\int_byte_cnt_narrow_reg[6]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~11 ),
	.combout(\Add0~12_combout ),
	.cout(\Add0~13 ));
defparam \Add0~12 .lut_mask = 16'h698E;
defparam \Add0~12 .sum_lutc_input = "cin";

cycloneive_lcell_comb \d0_int_nxt_addr[6]~22 (
	.dataa(\int_nxt_addr_reg[6]~q ),
	.datab(\in_burstwrap_reg[6]~q ),
	.datac(\Add0~12_combout ),
	.datad(\new_burst_reg~q ),
	.cin(gnd),
	.combout(\d0_int_nxt_addr[6]~22_combout ),
	.cout());
defparam \d0_int_nxt_addr[6]~22 .lut_mask = 16'h00EA;
defparam \d0_int_nxt_addr[6]~22 .sum_lutc_input = "datac";

cycloneive_lcell_comb \d0_int_nxt_addr[6]~23 (
	.dataa(sink0_data[106]),
	.datab(sink0_data[107]),
	.datac(data1_27),
	.datad(base_address_6),
	.cin(gnd),
	.combout(\d0_int_nxt_addr[6]~23_combout ),
	.cout());
defparam \d0_int_nxt_addr[6]~23 .lut_mask = 16'hEAC0;
defparam \d0_int_nxt_addr[6]~23 .sum_lutc_input = "datac";

cycloneive_lcell_comb \d0_int_nxt_addr[6]~24 (
	.dataa(\d0_int_nxt_addr[6]~22_combout ),
	.datab(\new_burst_reg~q ),
	.datac(\d0_int_nxt_addr[6]~23_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\d0_int_nxt_addr[6]~24_combout ),
	.cout());
defparam \d0_int_nxt_addr[6]~24 .lut_mask = 16'hEAEA;
defparam \d0_int_nxt_addr[6]~24 .sum_lutc_input = "datac";

dffeas \in_burstwrap_reg[7] (
	.clk(clk_clk),
	.d(sink0_data[129]),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.q(\in_burstwrap_reg[7]~q ),
	.prn(vcc));
defparam \in_burstwrap_reg[7] .is_wysiwyg = "true";
defparam \in_burstwrap_reg[7] .power_up = "low";

cycloneive_lcell_comb \nxt_addr[7] (
	.dataa(\d0_int_nxt_addr[7]~27_combout ),
	.datab(\new_burst_reg~q ),
	.datac(\in_burstwrap_reg[7]~q ),
	.datad(sink0_data[129]),
	.cin(gnd),
	.combout(\nxt_addr[7]~combout ),
	.cout());
defparam \nxt_addr[7] .lut_mask = 16'h028A;
defparam \nxt_addr[7] .sum_lutc_input = "datac";

dffeas \int_nxt_addr_reg[7] (
	.clk(clk_clk),
	.d(\nxt_addr[7]~combout ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\load_next_out_cmd~combout ),
	.q(\int_nxt_addr_reg[7]~q ),
	.prn(vcc));
defparam \int_nxt_addr_reg[7] .is_wysiwyg = "true";
defparam \int_nxt_addr_reg[7] .power_up = "low";

cycloneive_lcell_comb \ShiftLeft0~7 (
	.dataa(\d0_in_size[0]~1_combout ),
	.datab(\d0_in_size[1]~2_combout ),
	.datac(\d0_in_size[2]~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ShiftLeft0~7_combout ),
	.cout());
defparam \ShiftLeft0~7 .lut_mask = 16'h8080;
defparam \ShiftLeft0~7 .sum_lutc_input = "datac";

dffeas \int_byte_cnt_narrow_reg[7] (
	.clk(clk_clk),
	.d(\ShiftLeft0~7_combout ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\load_next_out_cmd~combout ),
	.q(\int_byte_cnt_narrow_reg[7]~q ),
	.prn(vcc));
defparam \int_byte_cnt_narrow_reg[7] .is_wysiwyg = "true";
defparam \int_byte_cnt_narrow_reg[7] .power_up = "low";

cycloneive_lcell_comb \Add0~14 (
	.dataa(int_nxt_addr_reg_dly_7),
	.datab(\int_byte_cnt_narrow_reg[7]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~13 ),
	.combout(\Add0~14_combout ),
	.cout(\Add0~15 ));
defparam \Add0~14 .lut_mask = 16'h9617;
defparam \Add0~14 .sum_lutc_input = "cin";

cycloneive_lcell_comb \d0_int_nxt_addr[7]~25 (
	.dataa(\int_nxt_addr_reg[7]~q ),
	.datab(\in_burstwrap_reg[7]~q ),
	.datac(\Add0~14_combout ),
	.datad(\new_burst_reg~q ),
	.cin(gnd),
	.combout(\d0_int_nxt_addr[7]~25_combout ),
	.cout());
defparam \d0_int_nxt_addr[7]~25 .lut_mask = 16'h00EA;
defparam \d0_int_nxt_addr[7]~25 .sum_lutc_input = "datac";

cycloneive_lcell_comb \d0_int_nxt_addr[7]~26 (
	.dataa(sink0_data[106]),
	.datab(sink0_data[107]),
	.datac(data1_28),
	.datad(base_address_7),
	.cin(gnd),
	.combout(\d0_int_nxt_addr[7]~26_combout ),
	.cout());
defparam \d0_int_nxt_addr[7]~26 .lut_mask = 16'hEAC0;
defparam \d0_int_nxt_addr[7]~26 .sum_lutc_input = "datac";

cycloneive_lcell_comb \d0_int_nxt_addr[7]~27 (
	.dataa(\d0_int_nxt_addr[7]~25_combout ),
	.datab(\new_burst_reg~q ),
	.datac(\d0_int_nxt_addr[7]~26_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\d0_int_nxt_addr[7]~27_combout ),
	.cout());
defparam \d0_int_nxt_addr[7]~27 .lut_mask = 16'hEAEA;
defparam \d0_int_nxt_addr[7]~27 .sum_lutc_input = "datac";

cycloneive_lcell_comb \nxt_addr[8] (
	.dataa(\d0_int_nxt_addr[8]~30_combout ),
	.datab(\new_burst_reg~q ),
	.datac(\in_burstwrap_reg[7]~q ),
	.datad(sink0_data[129]),
	.cin(gnd),
	.combout(\nxt_addr[8]~combout ),
	.cout());
defparam \nxt_addr[8] .lut_mask = 16'h028A;
defparam \nxt_addr[8] .sum_lutc_input = "datac";

dffeas \int_nxt_addr_reg[8] (
	.clk(clk_clk),
	.d(\nxt_addr[8]~combout ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\load_next_out_cmd~combout ),
	.q(\int_nxt_addr_reg[8]~q ),
	.prn(vcc));
defparam \int_nxt_addr_reg[8] .is_wysiwyg = "true";
defparam \int_nxt_addr_reg[8] .power_up = "low";

cycloneive_lcell_comb \Add0~16 (
	.dataa(int_nxt_addr_reg_dly_8),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~15 ),
	.combout(\Add0~16_combout ),
	.cout(\Add0~17 ));
defparam \Add0~16 .lut_mask = 16'hA50A;
defparam \Add0~16 .sum_lutc_input = "cin";

cycloneive_lcell_comb \d0_int_nxt_addr[8]~28 (
	.dataa(\int_nxt_addr_reg[8]~q ),
	.datab(\in_burstwrap_reg[7]~q ),
	.datac(\Add0~16_combout ),
	.datad(\new_burst_reg~q ),
	.cin(gnd),
	.combout(\d0_int_nxt_addr[8]~28_combout ),
	.cout());
defparam \d0_int_nxt_addr[8]~28 .lut_mask = 16'h00EA;
defparam \d0_int_nxt_addr[8]~28 .sum_lutc_input = "datac";

cycloneive_lcell_comb \d0_int_nxt_addr[8]~29 (
	.dataa(sink0_data[106]),
	.datab(sink0_data[107]),
	.datac(data1_29),
	.datad(base_address_8),
	.cin(gnd),
	.combout(\d0_int_nxt_addr[8]~29_combout ),
	.cout());
defparam \d0_int_nxt_addr[8]~29 .lut_mask = 16'hEAC0;
defparam \d0_int_nxt_addr[8]~29 .sum_lutc_input = "datac";

cycloneive_lcell_comb \d0_int_nxt_addr[8]~30 (
	.dataa(\d0_int_nxt_addr[8]~28_combout ),
	.datab(\new_burst_reg~q ),
	.datac(\d0_int_nxt_addr[8]~29_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\d0_int_nxt_addr[8]~30_combout ),
	.cout());
defparam \d0_int_nxt_addr[8]~30 .lut_mask = 16'hEAEA;
defparam \d0_int_nxt_addr[8]~30 .sum_lutc_input = "datac";

cycloneive_lcell_comb \nxt_addr[9] (
	.dataa(\d0_int_nxt_addr[9]~33_combout ),
	.datab(\new_burst_reg~q ),
	.datac(\in_burstwrap_reg[7]~q ),
	.datad(sink0_data[129]),
	.cin(gnd),
	.combout(\nxt_addr[9]~combout ),
	.cout());
defparam \nxt_addr[9] .lut_mask = 16'h028A;
defparam \nxt_addr[9] .sum_lutc_input = "datac";

dffeas \int_nxt_addr_reg[9] (
	.clk(clk_clk),
	.d(\nxt_addr[9]~combout ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\load_next_out_cmd~combout ),
	.q(\int_nxt_addr_reg[9]~q ),
	.prn(vcc));
defparam \int_nxt_addr_reg[9] .is_wysiwyg = "true";
defparam \int_nxt_addr_reg[9] .power_up = "low";

cycloneive_lcell_comb \Add0~18 (
	.dataa(int_nxt_addr_reg_dly_9),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~17 ),
	.combout(\Add0~18_combout ),
	.cout(\Add0~19 ));
defparam \Add0~18 .lut_mask = 16'h5A5F;
defparam \Add0~18 .sum_lutc_input = "cin";

cycloneive_lcell_comb \d0_int_nxt_addr[9]~31 (
	.dataa(\int_nxt_addr_reg[9]~q ),
	.datab(\in_burstwrap_reg[7]~q ),
	.datac(\Add0~18_combout ),
	.datad(\new_burst_reg~q ),
	.cin(gnd),
	.combout(\d0_int_nxt_addr[9]~31_combout ),
	.cout());
defparam \d0_int_nxt_addr[9]~31 .lut_mask = 16'h00EA;
defparam \d0_int_nxt_addr[9]~31 .sum_lutc_input = "datac";

cycloneive_lcell_comb \d0_int_nxt_addr[9]~32 (
	.dataa(sink0_data[106]),
	.datab(sink0_data[107]),
	.datac(data1_30),
	.datad(base_address_9),
	.cin(gnd),
	.combout(\d0_int_nxt_addr[9]~32_combout ),
	.cout());
defparam \d0_int_nxt_addr[9]~32 .lut_mask = 16'hEAC0;
defparam \d0_int_nxt_addr[9]~32 .sum_lutc_input = "datac";

cycloneive_lcell_comb \d0_int_nxt_addr[9]~33 (
	.dataa(\d0_int_nxt_addr[9]~31_combout ),
	.datab(\new_burst_reg~q ),
	.datac(\d0_int_nxt_addr[9]~32_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\d0_int_nxt_addr[9]~33_combout ),
	.cout());
defparam \d0_int_nxt_addr[9]~33 .lut_mask = 16'hEAEA;
defparam \d0_int_nxt_addr[9]~33 .sum_lutc_input = "datac";

cycloneive_lcell_comb \nxt_addr[10] (
	.dataa(\d0_int_nxt_addr[10]~36_combout ),
	.datab(\new_burst_reg~q ),
	.datac(\in_burstwrap_reg[7]~q ),
	.datad(sink0_data[129]),
	.cin(gnd),
	.combout(\nxt_addr[10]~combout ),
	.cout());
defparam \nxt_addr[10] .lut_mask = 16'h028A;
defparam \nxt_addr[10] .sum_lutc_input = "datac";

dffeas \int_nxt_addr_reg[10] (
	.clk(clk_clk),
	.d(\nxt_addr[10]~combout ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\load_next_out_cmd~combout ),
	.q(\int_nxt_addr_reg[10]~q ),
	.prn(vcc));
defparam \int_nxt_addr_reg[10] .is_wysiwyg = "true";
defparam \int_nxt_addr_reg[10] .power_up = "low";

cycloneive_lcell_comb \Add0~20 (
	.dataa(int_nxt_addr_reg_dly_10),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~19 ),
	.combout(\Add0~20_combout ),
	.cout(\Add0~21 ));
defparam \Add0~20 .lut_mask = 16'hA50A;
defparam \Add0~20 .sum_lutc_input = "cin";

cycloneive_lcell_comb \d0_int_nxt_addr[10]~34 (
	.dataa(\int_nxt_addr_reg[10]~q ),
	.datab(\in_burstwrap_reg[7]~q ),
	.datac(\Add0~20_combout ),
	.datad(\new_burst_reg~q ),
	.cin(gnd),
	.combout(\d0_int_nxt_addr[10]~34_combout ),
	.cout());
defparam \d0_int_nxt_addr[10]~34 .lut_mask = 16'h00EA;
defparam \d0_int_nxt_addr[10]~34 .sum_lutc_input = "datac";

cycloneive_lcell_comb \d0_int_nxt_addr[10]~35 (
	.dataa(sink0_data[106]),
	.datab(sink0_data[107]),
	.datac(data1_31),
	.datad(base_address_10),
	.cin(gnd),
	.combout(\d0_int_nxt_addr[10]~35_combout ),
	.cout());
defparam \d0_int_nxt_addr[10]~35 .lut_mask = 16'hEAC0;
defparam \d0_int_nxt_addr[10]~35 .sum_lutc_input = "datac";

cycloneive_lcell_comb \d0_int_nxt_addr[10]~36 (
	.dataa(\d0_int_nxt_addr[10]~34_combout ),
	.datab(\new_burst_reg~q ),
	.datac(\d0_int_nxt_addr[10]~35_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\d0_int_nxt_addr[10]~36_combout ),
	.cout());
defparam \d0_int_nxt_addr[10]~36 .lut_mask = 16'hEAEA;
defparam \d0_int_nxt_addr[10]~36 .sum_lutc_input = "datac";

cycloneive_lcell_comb \nxt_addr[11] (
	.dataa(\d0_int_nxt_addr[11]~39_combout ),
	.datab(\new_burst_reg~q ),
	.datac(\in_burstwrap_reg[7]~q ),
	.datad(sink0_data[129]),
	.cin(gnd),
	.combout(\nxt_addr[11]~combout ),
	.cout());
defparam \nxt_addr[11] .lut_mask = 16'h028A;
defparam \nxt_addr[11] .sum_lutc_input = "datac";

dffeas \int_nxt_addr_reg[11] (
	.clk(clk_clk),
	.d(\nxt_addr[11]~combout ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\load_next_out_cmd~combout ),
	.q(\int_nxt_addr_reg[11]~q ),
	.prn(vcc));
defparam \int_nxt_addr_reg[11] .is_wysiwyg = "true";
defparam \int_nxt_addr_reg[11] .power_up = "low";

cycloneive_lcell_comb \Add0~22 (
	.dataa(int_nxt_addr_reg_dly_11),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\Add0~21 ),
	.combout(\Add0~22_combout ),
	.cout());
defparam \Add0~22 .lut_mask = 16'h5A5A;
defparam \Add0~22 .sum_lutc_input = "cin";

cycloneive_lcell_comb \d0_int_nxt_addr[11]~37 (
	.dataa(\int_nxt_addr_reg[11]~q ),
	.datab(\in_burstwrap_reg[7]~q ),
	.datac(\Add0~22_combout ),
	.datad(\new_burst_reg~q ),
	.cin(gnd),
	.combout(\d0_int_nxt_addr[11]~37_combout ),
	.cout());
defparam \d0_int_nxt_addr[11]~37 .lut_mask = 16'h00EA;
defparam \d0_int_nxt_addr[11]~37 .sum_lutc_input = "datac";

cycloneive_lcell_comb \d0_int_nxt_addr[11]~38 (
	.dataa(sink0_data[106]),
	.datab(sink0_data[107]),
	.datac(data1_32),
	.datad(base_address_11),
	.cin(gnd),
	.combout(\d0_int_nxt_addr[11]~38_combout ),
	.cout());
defparam \d0_int_nxt_addr[11]~38 .lut_mask = 16'hEAC0;
defparam \d0_int_nxt_addr[11]~38 .sum_lutc_input = "datac";

cycloneive_lcell_comb \d0_int_nxt_addr[11]~39 (
	.dataa(\d0_int_nxt_addr[11]~37_combout ),
	.datab(\new_burst_reg~q ),
	.datac(\d0_int_nxt_addr[11]~38_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\d0_int_nxt_addr[11]~39_combout ),
	.cout());
defparam \d0_int_nxt_addr[11]~39 .lut_mask = 16'hEAEA;
defparam \d0_int_nxt_addr[11]~39 .sum_lutc_input = "datac";

cycloneive_lcell_comb \source0_data[69]~33 (
	.dataa(\in_size_reg[2]~q ),
	.datab(\in_size_reg[1]~q ),
	.datac(\in_size_reg[0]~q ),
	.datad(int_nxt_addr_reg_dly_1),
	.cin(gnd),
	.combout(\source0_data[69]~33_combout ),
	.cout());
defparam \source0_data[69]~33 .lut_mask = 16'hEEEA;
defparam \source0_data[69]~33 .sum_lutc_input = "datac";

cycloneive_lcell_comb \source0_data[69]~34 (
	.dataa(gnd),
	.datab(in_narrow_reg1),
	.datac(\ShiftLeft1~5_combout ),
	.datad(\in_byteen_reg[5]~q ),
	.cin(gnd),
	.combout(\source0_data[69]~34_combout ),
	.cout());
defparam \source0_data[69]~34 .lut_mask = 16'hF3C0;
defparam \source0_data[69]~34 .sum_lutc_input = "datac";

endmodule

module cycloneiv_altera_merlin_burst_adapter_1 (
	read_cp_data_113,
	read_cp_data_114,
	read_cp_data_115,
	read_cp_data_116,
	read_cp_data_117,
	read_cp_data_118,
	read_cp_data_119,
	read_cp_data_120,
	read_cp_data_121,
	waitrequest_reset_override,
	in_ready_hold,
	saved_grant_0,
	in_narrow_reg,
	int_nxt_addr_reg_dly_2,
	int_nxt_addr_reg_dly_1,
	int_nxt_addr_reg_dly_0,
	source0_data_69,
	source0_data_70,
	ShiftLeft1,
	in_byteen_reg_7,
	always12,
	in_byteen_reg_0,
	source0_data_64,
	source0_data_67,
	in_byteen_reg_3,
	in_byteen_reg_1,
	source0_data_65,
	source0_data_68,
	in_byteen_reg_2,
	source0_data_66,
	WideOr0,
	mem_used_1,
	cp_ready,
	out_valid_reg,
	nxt_in_ready,
	stateST_UNCOMP_WR_SUBBURST,
	nxt_in_ready1,
	r_sync_rst,
	nxt_in_ready2,
	saved_grant_1,
	base_address_11,
	base_address_10,
	base_address_9,
	base_address_8,
	base_address_7,
	base_address_6,
	base_address_5,
	base_address_4,
	base_address_3,
	data1_22,
	out_data_1,
	data1_21,
	out_data_0,
	data1_23,
	out_data_2,
	write_cp_data_113,
	write_cp_data_114,
	write_cp_data_115,
	write_cp_data_116,
	write_cp_data_117,
	write_cp_data_118,
	write_cp_data_119,
	write_cp_data_120,
	write_cp_data_121,
	LessThan14,
	log2ceil,
	LessThan11,
	WideNor0,
	WideNor01,
	src1_valid,
	src_payload_0,
	WideOr1,
	nxt_out_eop,
	src_data_69,
	src_data_130,
	src_data_131,
	src_data_132,
	src_data_70,
	src_data_71,
	src_data_64,
	src_data_67,
	src_data_65,
	src_data_68,
	src_data_66,
	write,
	in_data_reg_107,
	in_data_reg_106,
	out_byte_cnt_reg_3,
	source0_data_681,
	source0_data_701,
	cp_ready1,
	out_uncomp_byte_cnt_reg_3,
	out_uncomp_byte_cnt_reg_4,
	out_uncomp_byte_cnt_reg_5,
	out_uncomp_byte_cnt_reg_6,
	out_uncomp_byte_cnt_reg_11,
	out_uncomp_byte_cnt_reg_10,
	out_uncomp_byte_cnt_reg_9,
	out_uncomp_byte_cnt_reg_8,
	out_uncomp_byte_cnt_reg_7,
	in_data_reg_144,
	in_data_reg_145,
	in_data_reg_0,
	int_nxt_addr_reg_dly_3,
	int_nxt_addr_reg_dly_4,
	int_nxt_addr_reg_dly_5,
	int_nxt_addr_reg_dly_6,
	int_nxt_addr_reg_dly_7,
	int_nxt_addr_reg_dly_8,
	int_nxt_addr_reg_dly_9,
	int_nxt_addr_reg_dly_10,
	int_nxt_addr_reg_dly_11,
	in_data_reg_1,
	in_data_reg_2,
	in_data_reg_3,
	in_data_reg_4,
	in_data_reg_5,
	in_data_reg_6,
	in_data_reg_7,
	in_data_reg_8,
	in_data_reg_9,
	in_data_reg_10,
	in_data_reg_11,
	in_data_reg_12,
	in_data_reg_13,
	in_data_reg_14,
	in_data_reg_15,
	in_data_reg_16,
	in_data_reg_17,
	in_data_reg_18,
	in_data_reg_19,
	in_data_reg_20,
	in_data_reg_21,
	in_data_reg_22,
	in_data_reg_23,
	in_data_reg_24,
	in_data_reg_25,
	in_data_reg_26,
	in_data_reg_27,
	in_data_reg_28,
	in_data_reg_29,
	in_data_reg_30,
	in_data_reg_31,
	in_data_reg_32,
	in_data_reg_33,
	in_data_reg_34,
	in_data_reg_35,
	in_data_reg_36,
	in_data_reg_37,
	in_data_reg_38,
	in_data_reg_39,
	in_data_reg_40,
	in_data_reg_41,
	in_data_reg_42,
	in_data_reg_43,
	in_data_reg_44,
	in_data_reg_45,
	in_data_reg_46,
	in_data_reg_47,
	in_data_reg_48,
	in_data_reg_49,
	in_data_reg_50,
	in_data_reg_51,
	in_data_reg_52,
	in_data_reg_53,
	in_data_reg_54,
	in_data_reg_55,
	in_data_reg_56,
	in_data_reg_57,
	in_data_reg_58,
	in_data_reg_59,
	in_data_reg_60,
	in_data_reg_61,
	in_data_reg_62,
	in_data_reg_63,
	src_data_124,
	src_data_123,
	src_data_122,
	src_data_144,
	src_data_145,
	data1_24,
	data1_25,
	data1_26,
	data1_27,
	data1_28,
	data1_29,
	data1_30,
	data1_31,
	data1_32,
	src_payload,
	src_payload1,
	src_payload2,
	src_payload3,
	src_payload4,
	src_payload5,
	src_payload6,
	src_payload7,
	src_payload8,
	src_payload9,
	src_payload10,
	src_payload11,
	src_payload12,
	src_payload13,
	src_payload14,
	src_payload15,
	src_payload16,
	src_payload17,
	src_payload18,
	src_payload19,
	src_payload20,
	src_payload21,
	src_payload22,
	src_payload23,
	src_payload24,
	src_payload25,
	src_payload26,
	src_payload27,
	src_payload28,
	src_payload29,
	src_payload30,
	src_payload31,
	src_payload32,
	src_payload33,
	src_payload34,
	src_payload35,
	src_payload36,
	src_payload37,
	src_payload38,
	src_payload39,
	src_payload40,
	src_payload41,
	src_payload42,
	src_payload43,
	src_payload44,
	src_payload45,
	src_payload46,
	src_payload47,
	src_payload48,
	src_payload49,
	src_payload50,
	src_payload51,
	src_payload52,
	src_payload53,
	src_payload54,
	src_payload55,
	src_payload56,
	src_payload57,
	src_payload58,
	src_payload59,
	src_payload60,
	src_payload61,
	src_payload62,
	src_payload63,
	Selector12,
	Selector4,
	Selector11,
	Selector3,
	Selector10,
	Selector2,
	src_data_125,
	src_data_126,
	src_data_127,
	src_data_128,
	src_data_129,
	source0_data_671,
	nxt_in_ready3,
	source0_data_71,
	source0_data_691,
	clk_clk)/* synthesis synthesis_greybox=0 */;
input 	read_cp_data_113;
input 	read_cp_data_114;
input 	read_cp_data_115;
input 	read_cp_data_116;
input 	read_cp_data_117;
input 	read_cp_data_118;
input 	read_cp_data_119;
input 	read_cp_data_120;
input 	read_cp_data_121;
input 	waitrequest_reset_override;
input 	in_ready_hold;
input 	saved_grant_0;
output 	in_narrow_reg;
output 	int_nxt_addr_reg_dly_2;
output 	int_nxt_addr_reg_dly_1;
output 	int_nxt_addr_reg_dly_0;
output 	source0_data_69;
output 	source0_data_70;
output 	ShiftLeft1;
output 	in_byteen_reg_7;
output 	always12;
output 	in_byteen_reg_0;
output 	source0_data_64;
output 	source0_data_67;
output 	in_byteen_reg_3;
output 	in_byteen_reg_1;
output 	source0_data_65;
output 	source0_data_68;
output 	in_byteen_reg_2;
output 	source0_data_66;
input 	WideOr0;
input 	mem_used_1;
input 	cp_ready;
output 	out_valid_reg;
output 	nxt_in_ready;
output 	stateST_UNCOMP_WR_SUBBURST;
output 	nxt_in_ready1;
input 	r_sync_rst;
output 	nxt_in_ready2;
input 	saved_grant_1;
input 	base_address_11;
input 	base_address_10;
input 	base_address_9;
input 	base_address_8;
input 	base_address_7;
input 	base_address_6;
input 	base_address_5;
input 	base_address_4;
input 	base_address_3;
input 	data1_22;
input 	out_data_1;
input 	data1_21;
input 	out_data_0;
input 	data1_23;
input 	out_data_2;
input 	write_cp_data_113;
input 	write_cp_data_114;
input 	write_cp_data_115;
input 	write_cp_data_116;
input 	write_cp_data_117;
input 	write_cp_data_118;
input 	write_cp_data_119;
input 	write_cp_data_120;
input 	write_cp_data_121;
input 	LessThan14;
input 	log2ceil;
input 	LessThan11;
output 	WideNor0;
output 	WideNor01;
input 	src1_valid;
input 	src_payload_0;
input 	WideOr1;
output 	nxt_out_eop;
input 	src_data_69;
input 	src_data_130;
input 	src_data_131;
input 	src_data_132;
input 	src_data_70;
input 	src_data_71;
input 	src_data_64;
input 	src_data_67;
input 	src_data_65;
input 	src_data_68;
input 	src_data_66;
input 	write;
output 	in_data_reg_107;
output 	in_data_reg_106;
output 	out_byte_cnt_reg_3;
output 	source0_data_681;
output 	source0_data_701;
input 	cp_ready1;
output 	out_uncomp_byte_cnt_reg_3;
output 	out_uncomp_byte_cnt_reg_4;
output 	out_uncomp_byte_cnt_reg_5;
output 	out_uncomp_byte_cnt_reg_6;
output 	out_uncomp_byte_cnt_reg_11;
output 	out_uncomp_byte_cnt_reg_10;
output 	out_uncomp_byte_cnt_reg_9;
output 	out_uncomp_byte_cnt_reg_8;
output 	out_uncomp_byte_cnt_reg_7;
output 	in_data_reg_144;
output 	in_data_reg_145;
output 	in_data_reg_0;
output 	int_nxt_addr_reg_dly_3;
output 	int_nxt_addr_reg_dly_4;
output 	int_nxt_addr_reg_dly_5;
output 	int_nxt_addr_reg_dly_6;
output 	int_nxt_addr_reg_dly_7;
output 	int_nxt_addr_reg_dly_8;
output 	int_nxt_addr_reg_dly_9;
output 	int_nxt_addr_reg_dly_10;
output 	int_nxt_addr_reg_dly_11;
output 	in_data_reg_1;
output 	in_data_reg_2;
output 	in_data_reg_3;
output 	in_data_reg_4;
output 	in_data_reg_5;
output 	in_data_reg_6;
output 	in_data_reg_7;
output 	in_data_reg_8;
output 	in_data_reg_9;
output 	in_data_reg_10;
output 	in_data_reg_11;
output 	in_data_reg_12;
output 	in_data_reg_13;
output 	in_data_reg_14;
output 	in_data_reg_15;
output 	in_data_reg_16;
output 	in_data_reg_17;
output 	in_data_reg_18;
output 	in_data_reg_19;
output 	in_data_reg_20;
output 	in_data_reg_21;
output 	in_data_reg_22;
output 	in_data_reg_23;
output 	in_data_reg_24;
output 	in_data_reg_25;
output 	in_data_reg_26;
output 	in_data_reg_27;
output 	in_data_reg_28;
output 	in_data_reg_29;
output 	in_data_reg_30;
output 	in_data_reg_31;
output 	in_data_reg_32;
output 	in_data_reg_33;
output 	in_data_reg_34;
output 	in_data_reg_35;
output 	in_data_reg_36;
output 	in_data_reg_37;
output 	in_data_reg_38;
output 	in_data_reg_39;
output 	in_data_reg_40;
output 	in_data_reg_41;
output 	in_data_reg_42;
output 	in_data_reg_43;
output 	in_data_reg_44;
output 	in_data_reg_45;
output 	in_data_reg_46;
output 	in_data_reg_47;
output 	in_data_reg_48;
output 	in_data_reg_49;
output 	in_data_reg_50;
output 	in_data_reg_51;
output 	in_data_reg_52;
output 	in_data_reg_53;
output 	in_data_reg_54;
output 	in_data_reg_55;
output 	in_data_reg_56;
output 	in_data_reg_57;
output 	in_data_reg_58;
output 	in_data_reg_59;
output 	in_data_reg_60;
output 	in_data_reg_61;
output 	in_data_reg_62;
output 	in_data_reg_63;
input 	src_data_124;
input 	src_data_123;
input 	src_data_122;
input 	src_data_144;
input 	src_data_145;
input 	data1_24;
input 	data1_25;
input 	data1_26;
input 	data1_27;
input 	data1_28;
input 	data1_29;
input 	data1_30;
input 	data1_31;
input 	data1_32;
input 	src_payload;
input 	src_payload1;
input 	src_payload2;
input 	src_payload3;
input 	src_payload4;
input 	src_payload5;
input 	src_payload6;
input 	src_payload7;
input 	src_payload8;
input 	src_payload9;
input 	src_payload10;
input 	src_payload11;
input 	src_payload12;
input 	src_payload13;
input 	src_payload14;
input 	src_payload15;
input 	src_payload16;
input 	src_payload17;
input 	src_payload18;
input 	src_payload19;
input 	src_payload20;
input 	src_payload21;
input 	src_payload22;
input 	src_payload23;
input 	src_payload24;
input 	src_payload25;
input 	src_payload26;
input 	src_payload27;
input 	src_payload28;
input 	src_payload29;
input 	src_payload30;
input 	src_payload31;
input 	src_payload32;
input 	src_payload33;
input 	src_payload34;
input 	src_payload35;
input 	src_payload36;
input 	src_payload37;
input 	src_payload38;
input 	src_payload39;
input 	src_payload40;
input 	src_payload41;
input 	src_payload42;
input 	src_payload43;
input 	src_payload44;
input 	src_payload45;
input 	src_payload46;
input 	src_payload47;
input 	src_payload48;
input 	src_payload49;
input 	src_payload50;
input 	src_payload51;
input 	src_payload52;
input 	src_payload53;
input 	src_payload54;
input 	src_payload55;
input 	src_payload56;
input 	src_payload57;
input 	src_payload58;
input 	src_payload59;
input 	src_payload60;
input 	src_payload61;
input 	src_payload62;
input 	src_payload63;
input 	Selector12;
input 	Selector4;
input 	Selector11;
input 	Selector3;
input 	Selector10;
input 	Selector2;
input 	src_data_125;
input 	src_data_126;
input 	src_data_127;
input 	src_data_128;
input 	src_data_129;
output 	source0_data_671;
output 	nxt_in_ready3;
output 	source0_data_71;
output 	source0_data_691;
input 	clk_clk;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
// unknown value (1'bx) is not needed for this tool. Default to 1'b0
assign unknown = 1'b0;



cycloneiv_altera_merlin_burst_adapter_13_1_1 \altera_merlin_burst_adapter_13_1.burst_adapter (
	.read_cp_data_113(read_cp_data_113),
	.read_cp_data_114(read_cp_data_114),
	.read_cp_data_115(read_cp_data_115),
	.read_cp_data_116(read_cp_data_116),
	.read_cp_data_117(read_cp_data_117),
	.read_cp_data_118(read_cp_data_118),
	.read_cp_data_119(read_cp_data_119),
	.read_cp_data_120(read_cp_data_120),
	.read_cp_data_121(read_cp_data_121),
	.waitrequest_reset_override(waitrequest_reset_override),
	.in_ready_hold(in_ready_hold),
	.sink0_data({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,src_data_145,src_data_144,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,src_data_132,src_data_131,src_data_130,src_data_129,src_data_128,src_data_127,src_data_126,src_data_125,src_data_124,src_data_123,src_data_122,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,saved_grant_1,saved_grant_0,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,src_data_71,src_data_70,src_data_69,src_data_68,src_data_67,src_data_66,src_data_65,src_data_64,src_payload63,src_payload62,
src_payload61,src_payload60,src_payload59,src_payload58,src_payload57,src_payload56,src_payload55,src_payload54,src_payload53,src_payload52,src_payload51,src_payload50,src_payload49,src_payload48,src_payload47,src_payload46,src_payload45,src_payload44,src_payload43,
src_payload42,src_payload41,src_payload40,src_payload39,src_payload38,src_payload37,src_payload36,src_payload35,src_payload34,src_payload33,src_payload32,src_payload31,src_payload30,src_payload29,src_payload28,src_payload27,src_payload26,src_payload25,src_payload24,
src_payload23,src_payload22,src_payload21,src_payload20,src_payload19,src_payload18,src_payload17,src_payload16,src_payload15,src_payload14,src_payload13,src_payload12,src_payload11,src_payload10,src_payload9,src_payload8,src_payload7,src_payload6,src_payload5,src_payload4,
src_payload3,src_payload2,src_payload1,src_payload}),
	.in_narrow_reg1(in_narrow_reg),
	.int_nxt_addr_reg_dly_2(int_nxt_addr_reg_dly_2),
	.int_nxt_addr_reg_dly_1(int_nxt_addr_reg_dly_1),
	.int_nxt_addr_reg_dly_0(int_nxt_addr_reg_dly_0),
	.source0_data_69(source0_data_69),
	.source0_data_70(source0_data_70),
	.ShiftLeft1(ShiftLeft1),
	.in_byteen_reg_7(in_byteen_reg_7),
	.always12(always12),
	.in_byteen_reg_0(in_byteen_reg_0),
	.source0_data_64(source0_data_64),
	.source0_data_67(source0_data_67),
	.in_byteen_reg_3(in_byteen_reg_3),
	.in_byteen_reg_1(in_byteen_reg_1),
	.source0_data_65(source0_data_65),
	.source0_data_68(source0_data_68),
	.in_byteen_reg_2(in_byteen_reg_2),
	.source0_data_66(source0_data_66),
	.WideOr0(WideOr0),
	.mem_used_1(mem_used_1),
	.cp_ready(cp_ready),
	.out_valid_reg1(out_valid_reg),
	.nxt_in_ready(nxt_in_ready),
	.stateST_UNCOMP_WR_SUBBURST(stateST_UNCOMP_WR_SUBBURST),
	.nxt_in_ready1(nxt_in_ready1),
	.r_sync_rst(r_sync_rst),
	.nxt_in_ready2(nxt_in_ready2),
	.base_address_11(base_address_11),
	.base_address_10(base_address_10),
	.base_address_9(base_address_9),
	.base_address_8(base_address_8),
	.base_address_7(base_address_7),
	.base_address_6(base_address_6),
	.base_address_5(base_address_5),
	.base_address_4(base_address_4),
	.base_address_3(base_address_3),
	.data1_22(data1_22),
	.out_data_1(out_data_1),
	.data1_21(data1_21),
	.out_data_0(out_data_0),
	.data1_23(data1_23),
	.out_data_2(out_data_2),
	.write_cp_data_113(write_cp_data_113),
	.write_cp_data_114(write_cp_data_114),
	.write_cp_data_115(write_cp_data_115),
	.write_cp_data_116(write_cp_data_116),
	.write_cp_data_117(write_cp_data_117),
	.write_cp_data_118(write_cp_data_118),
	.write_cp_data_119(write_cp_data_119),
	.write_cp_data_120(write_cp_data_120),
	.write_cp_data_121(write_cp_data_121),
	.LessThan14(LessThan14),
	.log2ceil(log2ceil),
	.LessThan11(LessThan11),
	.WideNor0(WideNor0),
	.WideNor01(WideNor01),
	.src1_valid(src1_valid),
	.sink0_endofpacket(src_payload_0),
	.WideOr1(WideOr1),
	.nxt_out_eop(nxt_out_eop),
	.write(write),
	.in_data_reg_107(in_data_reg_107),
	.in_data_reg_106(in_data_reg_106),
	.out_byte_cnt_reg_3(out_byte_cnt_reg_3),
	.source0_data_681(source0_data_681),
	.source0_data_701(source0_data_701),
	.cp_ready1(cp_ready1),
	.out_uncomp_byte_cnt_reg_3(out_uncomp_byte_cnt_reg_3),
	.out_uncomp_byte_cnt_reg_4(out_uncomp_byte_cnt_reg_4),
	.out_uncomp_byte_cnt_reg_5(out_uncomp_byte_cnt_reg_5),
	.out_uncomp_byte_cnt_reg_6(out_uncomp_byte_cnt_reg_6),
	.out_uncomp_byte_cnt_reg_11(out_uncomp_byte_cnt_reg_11),
	.out_uncomp_byte_cnt_reg_10(out_uncomp_byte_cnt_reg_10),
	.out_uncomp_byte_cnt_reg_9(out_uncomp_byte_cnt_reg_9),
	.out_uncomp_byte_cnt_reg_8(out_uncomp_byte_cnt_reg_8),
	.out_uncomp_byte_cnt_reg_7(out_uncomp_byte_cnt_reg_7),
	.in_data_reg_144(in_data_reg_144),
	.in_data_reg_145(in_data_reg_145),
	.in_data_reg_0(in_data_reg_0),
	.int_nxt_addr_reg_dly_3(int_nxt_addr_reg_dly_3),
	.int_nxt_addr_reg_dly_4(int_nxt_addr_reg_dly_4),
	.int_nxt_addr_reg_dly_5(int_nxt_addr_reg_dly_5),
	.int_nxt_addr_reg_dly_6(int_nxt_addr_reg_dly_6),
	.int_nxt_addr_reg_dly_7(int_nxt_addr_reg_dly_7),
	.int_nxt_addr_reg_dly_8(int_nxt_addr_reg_dly_8),
	.int_nxt_addr_reg_dly_9(int_nxt_addr_reg_dly_9),
	.int_nxt_addr_reg_dly_10(int_nxt_addr_reg_dly_10),
	.int_nxt_addr_reg_dly_11(int_nxt_addr_reg_dly_11),
	.in_data_reg_1(in_data_reg_1),
	.in_data_reg_2(in_data_reg_2),
	.in_data_reg_3(in_data_reg_3),
	.in_data_reg_4(in_data_reg_4),
	.in_data_reg_5(in_data_reg_5),
	.in_data_reg_6(in_data_reg_6),
	.in_data_reg_7(in_data_reg_7),
	.in_data_reg_8(in_data_reg_8),
	.in_data_reg_9(in_data_reg_9),
	.in_data_reg_10(in_data_reg_10),
	.in_data_reg_11(in_data_reg_11),
	.in_data_reg_12(in_data_reg_12),
	.in_data_reg_13(in_data_reg_13),
	.in_data_reg_14(in_data_reg_14),
	.in_data_reg_15(in_data_reg_15),
	.in_data_reg_16(in_data_reg_16),
	.in_data_reg_17(in_data_reg_17),
	.in_data_reg_18(in_data_reg_18),
	.in_data_reg_19(in_data_reg_19),
	.in_data_reg_20(in_data_reg_20),
	.in_data_reg_21(in_data_reg_21),
	.in_data_reg_22(in_data_reg_22),
	.in_data_reg_23(in_data_reg_23),
	.in_data_reg_24(in_data_reg_24),
	.in_data_reg_25(in_data_reg_25),
	.in_data_reg_26(in_data_reg_26),
	.in_data_reg_27(in_data_reg_27),
	.in_data_reg_28(in_data_reg_28),
	.in_data_reg_29(in_data_reg_29),
	.in_data_reg_30(in_data_reg_30),
	.in_data_reg_31(in_data_reg_31),
	.in_data_reg_32(in_data_reg_32),
	.in_data_reg_33(in_data_reg_33),
	.in_data_reg_34(in_data_reg_34),
	.in_data_reg_35(in_data_reg_35),
	.in_data_reg_36(in_data_reg_36),
	.in_data_reg_37(in_data_reg_37),
	.in_data_reg_38(in_data_reg_38),
	.in_data_reg_39(in_data_reg_39),
	.in_data_reg_40(in_data_reg_40),
	.in_data_reg_41(in_data_reg_41),
	.in_data_reg_42(in_data_reg_42),
	.in_data_reg_43(in_data_reg_43),
	.in_data_reg_44(in_data_reg_44),
	.in_data_reg_45(in_data_reg_45),
	.in_data_reg_46(in_data_reg_46),
	.in_data_reg_47(in_data_reg_47),
	.in_data_reg_48(in_data_reg_48),
	.in_data_reg_49(in_data_reg_49),
	.in_data_reg_50(in_data_reg_50),
	.in_data_reg_51(in_data_reg_51),
	.in_data_reg_52(in_data_reg_52),
	.in_data_reg_53(in_data_reg_53),
	.in_data_reg_54(in_data_reg_54),
	.in_data_reg_55(in_data_reg_55),
	.in_data_reg_56(in_data_reg_56),
	.in_data_reg_57(in_data_reg_57),
	.in_data_reg_58(in_data_reg_58),
	.in_data_reg_59(in_data_reg_59),
	.in_data_reg_60(in_data_reg_60),
	.in_data_reg_61(in_data_reg_61),
	.in_data_reg_62(in_data_reg_62),
	.in_data_reg_63(in_data_reg_63),
	.data1_24(data1_24),
	.data1_25(data1_25),
	.data1_26(data1_26),
	.data1_27(data1_27),
	.data1_28(data1_28),
	.data1_29(data1_29),
	.data1_30(data1_30),
	.data1_31(data1_31),
	.data1_32(data1_32),
	.Selector12(Selector12),
	.Selector4(Selector4),
	.Selector11(Selector11),
	.Selector3(Selector3),
	.Selector10(Selector10),
	.Selector2(Selector2),
	.source0_data_671(source0_data_671),
	.nxt_in_ready3(nxt_in_ready3),
	.source0_data_71(source0_data_71),
	.source0_data_691(source0_data_691),
	.clk_clk(clk_clk));

endmodule

module cycloneiv_altera_merlin_burst_adapter_13_1_1 (
	read_cp_data_113,
	read_cp_data_114,
	read_cp_data_115,
	read_cp_data_116,
	read_cp_data_117,
	read_cp_data_118,
	read_cp_data_119,
	read_cp_data_120,
	read_cp_data_121,
	waitrequest_reset_override,
	in_ready_hold,
	sink0_data,
	in_narrow_reg1,
	int_nxt_addr_reg_dly_2,
	int_nxt_addr_reg_dly_1,
	int_nxt_addr_reg_dly_0,
	source0_data_69,
	source0_data_70,
	ShiftLeft1,
	in_byteen_reg_7,
	always12,
	in_byteen_reg_0,
	source0_data_64,
	source0_data_67,
	in_byteen_reg_3,
	in_byteen_reg_1,
	source0_data_65,
	source0_data_68,
	in_byteen_reg_2,
	source0_data_66,
	WideOr0,
	mem_used_1,
	cp_ready,
	out_valid_reg1,
	nxt_in_ready,
	stateST_UNCOMP_WR_SUBBURST,
	nxt_in_ready1,
	r_sync_rst,
	nxt_in_ready2,
	base_address_11,
	base_address_10,
	base_address_9,
	base_address_8,
	base_address_7,
	base_address_6,
	base_address_5,
	base_address_4,
	base_address_3,
	data1_22,
	out_data_1,
	data1_21,
	out_data_0,
	data1_23,
	out_data_2,
	write_cp_data_113,
	write_cp_data_114,
	write_cp_data_115,
	write_cp_data_116,
	write_cp_data_117,
	write_cp_data_118,
	write_cp_data_119,
	write_cp_data_120,
	write_cp_data_121,
	LessThan14,
	log2ceil,
	LessThan11,
	WideNor0,
	WideNor01,
	src1_valid,
	sink0_endofpacket,
	WideOr1,
	nxt_out_eop,
	write,
	in_data_reg_107,
	in_data_reg_106,
	out_byte_cnt_reg_3,
	source0_data_681,
	source0_data_701,
	cp_ready1,
	out_uncomp_byte_cnt_reg_3,
	out_uncomp_byte_cnt_reg_4,
	out_uncomp_byte_cnt_reg_5,
	out_uncomp_byte_cnt_reg_6,
	out_uncomp_byte_cnt_reg_11,
	out_uncomp_byte_cnt_reg_10,
	out_uncomp_byte_cnt_reg_9,
	out_uncomp_byte_cnt_reg_8,
	out_uncomp_byte_cnt_reg_7,
	in_data_reg_144,
	in_data_reg_145,
	in_data_reg_0,
	int_nxt_addr_reg_dly_3,
	int_nxt_addr_reg_dly_4,
	int_nxt_addr_reg_dly_5,
	int_nxt_addr_reg_dly_6,
	int_nxt_addr_reg_dly_7,
	int_nxt_addr_reg_dly_8,
	int_nxt_addr_reg_dly_9,
	int_nxt_addr_reg_dly_10,
	int_nxt_addr_reg_dly_11,
	in_data_reg_1,
	in_data_reg_2,
	in_data_reg_3,
	in_data_reg_4,
	in_data_reg_5,
	in_data_reg_6,
	in_data_reg_7,
	in_data_reg_8,
	in_data_reg_9,
	in_data_reg_10,
	in_data_reg_11,
	in_data_reg_12,
	in_data_reg_13,
	in_data_reg_14,
	in_data_reg_15,
	in_data_reg_16,
	in_data_reg_17,
	in_data_reg_18,
	in_data_reg_19,
	in_data_reg_20,
	in_data_reg_21,
	in_data_reg_22,
	in_data_reg_23,
	in_data_reg_24,
	in_data_reg_25,
	in_data_reg_26,
	in_data_reg_27,
	in_data_reg_28,
	in_data_reg_29,
	in_data_reg_30,
	in_data_reg_31,
	in_data_reg_32,
	in_data_reg_33,
	in_data_reg_34,
	in_data_reg_35,
	in_data_reg_36,
	in_data_reg_37,
	in_data_reg_38,
	in_data_reg_39,
	in_data_reg_40,
	in_data_reg_41,
	in_data_reg_42,
	in_data_reg_43,
	in_data_reg_44,
	in_data_reg_45,
	in_data_reg_46,
	in_data_reg_47,
	in_data_reg_48,
	in_data_reg_49,
	in_data_reg_50,
	in_data_reg_51,
	in_data_reg_52,
	in_data_reg_53,
	in_data_reg_54,
	in_data_reg_55,
	in_data_reg_56,
	in_data_reg_57,
	in_data_reg_58,
	in_data_reg_59,
	in_data_reg_60,
	in_data_reg_61,
	in_data_reg_62,
	in_data_reg_63,
	data1_24,
	data1_25,
	data1_26,
	data1_27,
	data1_28,
	data1_29,
	data1_30,
	data1_31,
	data1_32,
	Selector12,
	Selector4,
	Selector11,
	Selector3,
	Selector10,
	Selector2,
	source0_data_671,
	nxt_in_ready3,
	source0_data_71,
	source0_data_691,
	clk_clk)/* synthesis synthesis_greybox=0 */;
input 	read_cp_data_113;
input 	read_cp_data_114;
input 	read_cp_data_115;
input 	read_cp_data_116;
input 	read_cp_data_117;
input 	read_cp_data_118;
input 	read_cp_data_119;
input 	read_cp_data_120;
input 	read_cp_data_121;
input 	waitrequest_reset_override;
input 	in_ready_hold;
input 	[157:0] sink0_data;
output 	in_narrow_reg1;
output 	int_nxt_addr_reg_dly_2;
output 	int_nxt_addr_reg_dly_1;
output 	int_nxt_addr_reg_dly_0;
output 	source0_data_69;
output 	source0_data_70;
output 	ShiftLeft1;
output 	in_byteen_reg_7;
output 	always12;
output 	in_byteen_reg_0;
output 	source0_data_64;
output 	source0_data_67;
output 	in_byteen_reg_3;
output 	in_byteen_reg_1;
output 	source0_data_65;
output 	source0_data_68;
output 	in_byteen_reg_2;
output 	source0_data_66;
input 	WideOr0;
input 	mem_used_1;
input 	cp_ready;
output 	out_valid_reg1;
output 	nxt_in_ready;
output 	stateST_UNCOMP_WR_SUBBURST;
output 	nxt_in_ready1;
input 	r_sync_rst;
output 	nxt_in_ready2;
input 	base_address_11;
input 	base_address_10;
input 	base_address_9;
input 	base_address_8;
input 	base_address_7;
input 	base_address_6;
input 	base_address_5;
input 	base_address_4;
input 	base_address_3;
input 	data1_22;
input 	out_data_1;
input 	data1_21;
input 	out_data_0;
input 	data1_23;
input 	out_data_2;
input 	write_cp_data_113;
input 	write_cp_data_114;
input 	write_cp_data_115;
input 	write_cp_data_116;
input 	write_cp_data_117;
input 	write_cp_data_118;
input 	write_cp_data_119;
input 	write_cp_data_120;
input 	write_cp_data_121;
input 	LessThan14;
input 	log2ceil;
input 	LessThan11;
output 	WideNor0;
output 	WideNor01;
input 	src1_valid;
input 	sink0_endofpacket;
input 	WideOr1;
output 	nxt_out_eop;
input 	write;
output 	in_data_reg_107;
output 	in_data_reg_106;
output 	out_byte_cnt_reg_3;
output 	source0_data_681;
output 	source0_data_701;
input 	cp_ready1;
output 	out_uncomp_byte_cnt_reg_3;
output 	out_uncomp_byte_cnt_reg_4;
output 	out_uncomp_byte_cnt_reg_5;
output 	out_uncomp_byte_cnt_reg_6;
output 	out_uncomp_byte_cnt_reg_11;
output 	out_uncomp_byte_cnt_reg_10;
output 	out_uncomp_byte_cnt_reg_9;
output 	out_uncomp_byte_cnt_reg_8;
output 	out_uncomp_byte_cnt_reg_7;
output 	in_data_reg_144;
output 	in_data_reg_145;
output 	in_data_reg_0;
output 	int_nxt_addr_reg_dly_3;
output 	int_nxt_addr_reg_dly_4;
output 	int_nxt_addr_reg_dly_5;
output 	int_nxt_addr_reg_dly_6;
output 	int_nxt_addr_reg_dly_7;
output 	int_nxt_addr_reg_dly_8;
output 	int_nxt_addr_reg_dly_9;
output 	int_nxt_addr_reg_dly_10;
output 	int_nxt_addr_reg_dly_11;
output 	in_data_reg_1;
output 	in_data_reg_2;
output 	in_data_reg_3;
output 	in_data_reg_4;
output 	in_data_reg_5;
output 	in_data_reg_6;
output 	in_data_reg_7;
output 	in_data_reg_8;
output 	in_data_reg_9;
output 	in_data_reg_10;
output 	in_data_reg_11;
output 	in_data_reg_12;
output 	in_data_reg_13;
output 	in_data_reg_14;
output 	in_data_reg_15;
output 	in_data_reg_16;
output 	in_data_reg_17;
output 	in_data_reg_18;
output 	in_data_reg_19;
output 	in_data_reg_20;
output 	in_data_reg_21;
output 	in_data_reg_22;
output 	in_data_reg_23;
output 	in_data_reg_24;
output 	in_data_reg_25;
output 	in_data_reg_26;
output 	in_data_reg_27;
output 	in_data_reg_28;
output 	in_data_reg_29;
output 	in_data_reg_30;
output 	in_data_reg_31;
output 	in_data_reg_32;
output 	in_data_reg_33;
output 	in_data_reg_34;
output 	in_data_reg_35;
output 	in_data_reg_36;
output 	in_data_reg_37;
output 	in_data_reg_38;
output 	in_data_reg_39;
output 	in_data_reg_40;
output 	in_data_reg_41;
output 	in_data_reg_42;
output 	in_data_reg_43;
output 	in_data_reg_44;
output 	in_data_reg_45;
output 	in_data_reg_46;
output 	in_data_reg_47;
output 	in_data_reg_48;
output 	in_data_reg_49;
output 	in_data_reg_50;
output 	in_data_reg_51;
output 	in_data_reg_52;
output 	in_data_reg_53;
output 	in_data_reg_54;
output 	in_data_reg_55;
output 	in_data_reg_56;
output 	in_data_reg_57;
output 	in_data_reg_58;
output 	in_data_reg_59;
output 	in_data_reg_60;
output 	in_data_reg_61;
output 	in_data_reg_62;
output 	in_data_reg_63;
input 	data1_24;
input 	data1_25;
input 	data1_26;
input 	data1_27;
input 	data1_28;
input 	data1_29;
input 	data1_30;
input 	data1_31;
input 	data1_32;
input 	Selector12;
input 	Selector4;
input 	Selector11;
input 	Selector3;
input 	Selector10;
input 	Selector2;
output 	source0_data_671;
output 	nxt_in_ready3;
output 	source0_data_71;
output 	source0_data_691;
input 	clk_clk;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
// unknown value (1'bx) is not needed for this tool. Default to 1'b0
assign unknown = 1'b0;

wire \LessThan0~0_combout ;
wire \in_valid~combout ;
wire \NON_PIPELINED_INPUTS.load_next_cmd~combout ;
wire \Add1~0_combout ;
wire \load_next_out_cmd~combout ;
wire \int_bytes_remaining_reg[3]~q ;
wire \Add1~1_combout ;
wire \Add1~3_combout ;
wire \Add1~4_combout ;
wire \int_bytes_remaining_reg[4]~q ;
wire \Add1~2 ;
wire \Add1~5_combout ;
wire \Add1~7_combout ;
wire \Add1~8_combout ;
wire \int_bytes_remaining_reg[5]~q ;
wire \Add1~6 ;
wire \Add1~9_combout ;
wire \Add1~11_combout ;
wire \Add1~12_combout ;
wire \int_bytes_remaining_reg[6]~q ;
wire \Add1~10 ;
wire \Add1~13_combout ;
wire \Add1~15_combout ;
wire \Equal0~0_combout ;
wire \Add1~16_combout ;
wire \int_bytes_remaining_reg[7]~q ;
wire \Add1~14 ;
wire \Add1~17_combout ;
wire \Add1~19_combout ;
wire \Add1~20_combout ;
wire \int_bytes_remaining_reg[8]~q ;
wire \Add1~18 ;
wire \Add1~21_combout ;
wire \Add1~23_combout ;
wire \Add1~24_combout ;
wire \int_bytes_remaining_reg[9]~q ;
wire \Add1~22 ;
wire \Add1~25_combout ;
wire \Add1~27_combout ;
wire \Add1~28_combout ;
wire \int_bytes_remaining_reg[10]~q ;
wire \Add1~26 ;
wire \Add1~29_combout ;
wire \Add1~31_combout ;
wire \Equal0~1_combout ;
wire \Add1~32_combout ;
wire \int_bytes_remaining_reg[11]~q ;
wire \Add1~30 ;
wire \Add1~33_combout ;
wire \Add1~35_combout ;
wire \state.ST_COMP_TRANS~q ;
wire \Selector1~0_combout ;
wire \Selector0~0_combout ;
wire \Selector0~1_combout ;
wire \state.ST_IDLE~q ;
wire \Selector2~0_combout ;
wire \Selector2~1_combout ;
wire \Selector2~2_combout ;
wire \in_eop_reg~q ;
wire \WideNor0~4_combout ;
wire \in_bytecount_reg_zero~q ;
wire \nxt_out_eop~0_combout ;
wire \Selector3~0_combout ;
wire \Add4~0_combout ;
wire \Add4~1_combout ;
wire \Add4~3_combout ;
wire \Add4~4_combout ;
wire \Add4~2 ;
wire \Add4~5_combout ;
wire \Add4~7_combout ;
wire \Add4~8_combout ;
wire \Add4~6 ;
wire \Add4~9_combout ;
wire \Add4~11_combout ;
wire \Add4~12_combout ;
wire \Add4~10 ;
wire \Add4~13_combout ;
wire \Add4~15_combout ;
wire \WideOr0~0_combout ;
wire \Add4~16_combout ;
wire \Add4~14 ;
wire \Add4~18 ;
wire \Add4~20 ;
wire \Add4~22 ;
wire \Add4~24 ;
wire \Add4~25_combout ;
wire \Add4~27_combout ;
wire \Add4~28_combout ;
wire \Add4~17_combout ;
wire \Add4~29_combout ;
wire \Add4~30_combout ;
wire \Add4~19_combout ;
wire \Add4~31_combout ;
wire \Add4~32_combout ;
wire \Add4~21_combout ;
wire \Add4~33_combout ;
wire \Add4~34_combout ;
wire \Add4~23_combout ;
wire \Add4~35_combout ;
wire \WideOr0~1_combout ;
wire \WideOr0~2_combout ;
wire \Selector2~3_combout ;
wire \state.ST_UNCOMP_TRANS~q ;
wire \nxt_in_ready~3_combout ;
wire \Selector1~1_combout ;
wire \Selector1~2_combout ;
wire \new_burst_reg~0_combout ;
wire \new_burst_reg~q ;
wire \in_burstwrap_reg[2]~q ;
wire \nxt_addr[2]~combout ;
wire \int_nxt_addr_reg[2]~q ;
wire \in_size_reg[0]~q ;
wire \d0_in_size[0]~2_combout ;
wire \in_size_reg[2]~q ;
wire \d0_in_size[2]~0_combout ;
wire \in_size_reg[1]~q ;
wire \d0_in_size[1]~1_combout ;
wire \ShiftLeft0~0_combout ;
wire \int_byte_cnt_narrow_reg[2]~q ;
wire \ShiftLeft0~1_combout ;
wire \int_byte_cnt_narrow_reg[1]~q ;
wire \ShiftLeft0~2_combout ;
wire \int_byte_cnt_narrow_reg[0]~q ;
wire \Add0~1 ;
wire \Add0~3 ;
wire \Add0~4_combout ;
wire \d0_int_nxt_addr[2]~2_combout ;
wire \d0_int_nxt_addr[2]~3_combout ;
wire \d0_int_nxt_addr[2]~40_combout ;
wire \d0_int_nxt_addr[2]~4_combout ;
wire \d0_int_nxt_addr[1]~5_combout ;
wire \d0_int_nxt_addr[1]~6_combout ;
wire \in_burstwrap_reg[1]~q ;
wire \nxt_addr[1]~0_combout ;
wire \int_nxt_addr_reg[1]~q ;
wire \Add0~2_combout ;
wire \d0_int_nxt_addr[1]~7_combout ;
wire \d0_int_nxt_addr[1]~8_combout ;
wire \in_burstwrap_reg[0]~q ;
wire \nxt_addr[0]~combout ;
wire \int_nxt_addr_reg[0]~q ;
wire \Add0~0_combout ;
wire \d0_int_nxt_addr[0]~9_combout ;
wire \d0_int_nxt_addr[0]~10_combout ;
wire \d0_int_nxt_addr[0]~11_combout ;
wire \d0_int_nxt_addr[0]~12_combout ;
wire \in_byteen_reg[5]~q ;
wire \source0_data[66]~11_combout ;
wire \Decoder1~0_combout ;
wire \source0_data[68]~12_combout ;
wire \WideOr1~0_combout ;
wire \source0_data[69]~13_combout ;
wire \ShiftLeft1~0_combout ;
wire \ShiftLeft1~1_combout ;
wire \in_byteen_reg[6]~q ;
wire \source0_data[70]~15_combout ;
wire \ShiftLeft1~2_combout ;
wire \ShiftLeft1~3_combout ;
wire \ShiftLeft1~4_combout ;
wire \source0_data[64]~17_combout ;
wire \ShiftLeft1~6_combout ;
wire \in_byteen_reg[4]~q ;
wire \source0_data[68]~21_combout ;
wire \ShiftLeft1~7_combout ;
wire \nxt_out_valid~2_combout ;
wire \nxt_out_valid~3_combout ;
wire \Selector3~1_combout ;
wire \WideNor0~1_combout ;
wire \WideNor0~2_combout ;
wire \source0_data[68]~24_combout ;
wire \source0_data[68]~25_combout ;
wire \source0_data[68]~26_combout ;
wire \source0_data[70]~28_combout ;
wire \source0_data[70]~29_combout ;
wire \in_burstwrap_reg[3]~q ;
wire \nxt_addr[3]~1_combout ;
wire \nxt_addr[3]~2_combout ;
wire \int_nxt_addr_reg[3]~q ;
wire \ShiftLeft0~3_combout ;
wire \int_byte_cnt_narrow_reg[3]~q ;
wire \Add0~5 ;
wire \Add0~6_combout ;
wire \d0_int_nxt_addr[3]~13_combout ;
wire \d0_int_nxt_addr[3]~14_combout ;
wire \d0_int_nxt_addr[3]~15_combout ;
wire \in_burstwrap_reg[4]~q ;
wire \nxt_addr[4]~3_combout ;
wire \nxt_addr[4]~4_combout ;
wire \int_nxt_addr_reg[4]~q ;
wire \ShiftLeft0~4_combout ;
wire \int_byte_cnt_narrow_reg[4]~q ;
wire \Add0~7 ;
wire \Add0~8_combout ;
wire \d0_int_nxt_addr[4]~16_combout ;
wire \d0_int_nxt_addr[4]~17_combout ;
wire \d0_int_nxt_addr[4]~18_combout ;
wire \in_burstwrap_reg[5]~q ;
wire \nxt_addr[5]~5_combout ;
wire \nxt_addr[5]~6_combout ;
wire \int_nxt_addr_reg[5]~q ;
wire \ShiftLeft0~5_combout ;
wire \int_byte_cnt_narrow_reg[5]~q ;
wire \Add0~9 ;
wire \Add0~10_combout ;
wire \d0_int_nxt_addr[5]~19_combout ;
wire \d0_int_nxt_addr[5]~20_combout ;
wire \d0_int_nxt_addr[5]~21_combout ;
wire \in_burstwrap_reg[6]~q ;
wire \nxt_addr[6]~combout ;
wire \int_nxt_addr_reg[6]~q ;
wire \ShiftLeft0~6_combout ;
wire \int_byte_cnt_narrow_reg[6]~q ;
wire \Add0~11 ;
wire \Add0~12_combout ;
wire \d0_int_nxt_addr[6]~22_combout ;
wire \d0_int_nxt_addr[6]~23_combout ;
wire \d0_int_nxt_addr[6]~24_combout ;
wire \in_burstwrap_reg[7]~q ;
wire \nxt_addr[7]~combout ;
wire \int_nxt_addr_reg[7]~q ;
wire \ShiftLeft0~7_combout ;
wire \int_byte_cnt_narrow_reg[7]~q ;
wire \Add0~13 ;
wire \Add0~14_combout ;
wire \d0_int_nxt_addr[7]~25_combout ;
wire \d0_int_nxt_addr[7]~26_combout ;
wire \d0_int_nxt_addr[7]~27_combout ;
wire \nxt_addr[8]~combout ;
wire \int_nxt_addr_reg[8]~q ;
wire \Add0~15 ;
wire \Add0~16_combout ;
wire \d0_int_nxt_addr[8]~28_combout ;
wire \d0_int_nxt_addr[8]~29_combout ;
wire \d0_int_nxt_addr[8]~30_combout ;
wire \nxt_addr[9]~combout ;
wire \int_nxt_addr_reg[9]~q ;
wire \Add0~17 ;
wire \Add0~18_combout ;
wire \d0_int_nxt_addr[9]~31_combout ;
wire \d0_int_nxt_addr[9]~32_combout ;
wire \d0_int_nxt_addr[9]~33_combout ;
wire \nxt_addr[10]~combout ;
wire \int_nxt_addr_reg[10]~q ;
wire \Add0~19 ;
wire \Add0~20_combout ;
wire \d0_int_nxt_addr[10]~34_combout ;
wire \d0_int_nxt_addr[10]~35_combout ;
wire \d0_int_nxt_addr[10]~36_combout ;
wire \nxt_addr[11]~combout ;
wire \int_nxt_addr_reg[11]~q ;
wire \Add0~21 ;
wire \Add0~22_combout ;
wire \d0_int_nxt_addr[11]~37_combout ;
wire \d0_int_nxt_addr[11]~38_combout ;
wire \d0_int_nxt_addr[11]~39_combout ;
wire \source0_data[69]~33_combout ;
wire \source0_data[69]~34_combout ;


dffeas in_narrow_reg(
	.clk(clk_clk),
	.d(\LessThan0~0_combout ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.q(in_narrow_reg1),
	.prn(vcc));
defparam in_narrow_reg.is_wysiwyg = "true";
defparam in_narrow_reg.power_up = "low";

dffeas \int_nxt_addr_reg_dly[2] (
	.clk(clk_clk),
	.d(\d0_int_nxt_addr[2]~4_combout ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\load_next_out_cmd~combout ),
	.q(int_nxt_addr_reg_dly_2),
	.prn(vcc));
defparam \int_nxt_addr_reg_dly[2] .is_wysiwyg = "true";
defparam \int_nxt_addr_reg_dly[2] .power_up = "low";

dffeas \int_nxt_addr_reg_dly[1] (
	.clk(clk_clk),
	.d(\d0_int_nxt_addr[1]~8_combout ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\load_next_out_cmd~combout ),
	.q(int_nxt_addr_reg_dly_1),
	.prn(vcc));
defparam \int_nxt_addr_reg_dly[1] .is_wysiwyg = "true";
defparam \int_nxt_addr_reg_dly[1] .power_up = "low";

dffeas \int_nxt_addr_reg_dly[0] (
	.clk(clk_clk),
	.d(\d0_int_nxt_addr[0]~12_combout ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\load_next_out_cmd~combout ),
	.q(int_nxt_addr_reg_dly_0),
	.prn(vcc));
defparam \int_nxt_addr_reg_dly[0] .is_wysiwyg = "true";
defparam \int_nxt_addr_reg_dly[0] .power_up = "low";

cycloneive_lcell_comb \source0_data[69]~14 (
	.dataa(\in_byteen_reg[5]~q ),
	.datab(\source0_data[66]~11_combout ),
	.datac(\source0_data[69]~13_combout ),
	.datad(\ShiftLeft1~0_combout ),
	.cin(gnd),
	.combout(source0_data_69),
	.cout());
defparam \source0_data[69]~14 .lut_mask = 16'hF2C2;
defparam \source0_data[69]~14 .sum_lutc_input = "datac";

cycloneive_lcell_comb \source0_data[70]~16 (
	.dataa(\ShiftLeft1~1_combout ),
	.datab(\source0_data[68]~12_combout ),
	.datac(\source0_data[70]~15_combout ),
	.datad(\ShiftLeft1~2_combout ),
	.cin(gnd),
	.combout(source0_data_70),
	.cout());
defparam \source0_data[70]~16 .lut_mask = 16'hF838;
defparam \source0_data[70]~16 .sum_lutc_input = "datac";

cycloneive_lcell_comb \ShiftLeft1~5 (
	.dataa(\ShiftLeft1~4_combout ),
	.datab(int_nxt_addr_reg_dly_2),
	.datac(\Decoder1~0_combout ),
	.datad(int_nxt_addr_reg_dly_1),
	.cin(gnd),
	.combout(ShiftLeft1),
	.cout());
defparam \ShiftLeft1~5 .lut_mask = 16'hAAAE;
defparam \ShiftLeft1~5 .sum_lutc_input = "datac";

dffeas \in_byteen_reg[7] (
	.clk(clk_clk),
	.d(sink0_data[71]),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.q(in_byteen_reg_7),
	.prn(vcc));
defparam \in_byteen_reg[7] .is_wysiwyg = "true";
defparam \in_byteen_reg[7] .power_up = "low";

cycloneive_lcell_comb \always12~0 (
	.dataa(\state.ST_COMP_TRANS~q ),
	.datab(in_narrow_reg1),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(always12),
	.cout());
defparam \always12~0 .lut_mask = 16'h8888;
defparam \always12~0 .sum_lutc_input = "datac";

dffeas \in_byteen_reg[0] (
	.clk(clk_clk),
	.d(sink0_data[64]),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.q(in_byteen_reg_0),
	.prn(vcc));
defparam \in_byteen_reg[0] .is_wysiwyg = "true";
defparam \in_byteen_reg[0] .power_up = "low";

cycloneive_lcell_comb \source0_data[64]~18 (
	.dataa(in_byteen_reg_0),
	.datab(\source0_data[64]~17_combout ),
	.datac(always12),
	.datad(int_nxt_addr_reg_dly_0),
	.cin(gnd),
	.combout(source0_data_64),
	.cout());
defparam \source0_data[64]~18 .lut_mask = 16'h0ACA;
defparam \source0_data[64]~18 .sum_lutc_input = "datac";

cycloneive_lcell_comb \source0_data[67]~19 (
	.dataa(\ShiftLeft1~3_combout ),
	.datab(int_nxt_addr_reg_dly_1),
	.datac(\Decoder1~0_combout ),
	.datad(int_nxt_addr_reg_dly_2),
	.cin(gnd),
	.combout(source0_data_67),
	.cout());
defparam \source0_data[67]~19 .lut_mask = 16'h008B;
defparam \source0_data[67]~19 .sum_lutc_input = "datac";

dffeas \in_byteen_reg[3] (
	.clk(clk_clk),
	.d(sink0_data[67]),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.q(in_byteen_reg_3),
	.prn(vcc));
defparam \in_byteen_reg[3] .is_wysiwyg = "true";
defparam \in_byteen_reg[3] .power_up = "low";

dffeas \in_byteen_reg[1] (
	.clk(clk_clk),
	.d(sink0_data[65]),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.q(in_byteen_reg_1),
	.prn(vcc));
defparam \in_byteen_reg[1] .is_wysiwyg = "true";
defparam \in_byteen_reg[1] .power_up = "low";

cycloneive_lcell_comb \source0_data[65]~20 (
	.dataa(\ShiftLeft1~3_combout ),
	.datab(\source0_data[64]~17_combout ),
	.datac(in_byteen_reg_1),
	.datad(always12),
	.cin(gnd),
	.combout(source0_data_65),
	.cout());
defparam \source0_data[65]~20 .lut_mask = 16'h88F0;
defparam \source0_data[65]~20 .sum_lutc_input = "datac";

cycloneive_lcell_comb \source0_data[68]~22 (
	.dataa(\ShiftLeft1~6_combout ),
	.datab(\source0_data[68]~12_combout ),
	.datac(\source0_data[68]~21_combout ),
	.datad(\ShiftLeft1~7_combout ),
	.cin(gnd),
	.combout(source0_data_68),
	.cout());
defparam \source0_data[68]~22 .lut_mask = 16'h38F8;
defparam \source0_data[68]~22 .sum_lutc_input = "datac";

dffeas \in_byteen_reg[2] (
	.clk(clk_clk),
	.d(sink0_data[66]),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.q(in_byteen_reg_2),
	.prn(vcc));
defparam \in_byteen_reg[2] .is_wysiwyg = "true";
defparam \in_byteen_reg[2] .power_up = "low";

cycloneive_lcell_comb \source0_data[66]~23 (
	.dataa(\source0_data[66]~11_combout ),
	.datab(\ShiftLeft1~2_combout ),
	.datac(in_byteen_reg_2),
	.datad(always12),
	.cin(gnd),
	.combout(source0_data_66),
	.cout());
defparam \source0_data[66]~23 .lut_mask = 16'h88F8;
defparam \source0_data[66]~23 .sum_lutc_input = "datac";

dffeas out_valid_reg(
	.clk(clk_clk),
	.d(\nxt_out_valid~3_combout ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\load_next_out_cmd~combout ),
	.q(out_valid_reg1),
	.prn(vcc));
defparam out_valid_reg.is_wysiwyg = "true";
defparam out_valid_reg.power_up = "low";

cycloneive_lcell_comb \nxt_in_ready~2 (
	.dataa(\state.ST_COMP_TRANS~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(out_valid_reg1),
	.cin(gnd),
	.combout(nxt_in_ready),
	.cout());
defparam \nxt_in_ready~2 .lut_mask = 16'h00AA;
defparam \nxt_in_ready~2 .sum_lutc_input = "datac";

dffeas \state.ST_UNCOMP_WR_SUBBURST (
	.clk(clk_clk),
	.d(\Selector3~1_combout ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\load_next_out_cmd~combout ),
	.q(stateST_UNCOMP_WR_SUBBURST),
	.prn(vcc));
defparam \state.ST_UNCOMP_WR_SUBBURST .is_wysiwyg = "true";
defparam \state.ST_UNCOMP_WR_SUBBURST .power_up = "low";

cycloneive_lcell_comb \nxt_in_ready~4 (
	.dataa(in_ready_hold),
	.datab(\load_next_out_cmd~combout ),
	.datac(\nxt_in_ready~3_combout ),
	.datad(\state.ST_COMP_TRANS~q ),
	.cin(gnd),
	.combout(nxt_in_ready1),
	.cout());
defparam \nxt_in_ready~4 .lut_mask = 16'h00AC;
defparam \nxt_in_ready~4 .sum_lutc_input = "datac";

cycloneive_lcell_comb \nxt_in_ready~5 (
	.dataa(nxt_in_ready3),
	.datab(nxt_in_ready1),
	.datac(\state.ST_COMP_TRANS~q ),
	.datad(out_valid_reg1),
	.cin(gnd),
	.combout(nxt_in_ready2),
	.cout());
defparam \nxt_in_ready~5 .lut_mask = 16'hEEFE;
defparam \nxt_in_ready~5 .sum_lutc_input = "datac";

cycloneive_lcell_comb \WideNor0~0 (
	.dataa(read_cp_data_121),
	.datab(LessThan14),
	.datac(log2ceil),
	.datad(LessThan11),
	.cin(gnd),
	.combout(WideNor0),
	.cout());
defparam \WideNor0~0 .lut_mask = 16'hBFFF;
defparam \WideNor0~0 .sum_lutc_input = "datac";

cycloneive_lcell_comb \WideNor0~3 (
	.dataa(write_cp_data_121),
	.datab(\WideNor0~1_combout ),
	.datac(\WideNor0~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(WideNor01),
	.cout());
defparam \WideNor0~3 .lut_mask = 16'hFEFE;
defparam \WideNor0~3 .sum_lutc_input = "datac";

cycloneive_lcell_comb \nxt_out_eop~1 (
	.dataa(\nxt_out_eop~0_combout ),
	.datab(\in_eop_reg~q ),
	.datac(gnd),
	.datad(\state.ST_COMP_TRANS~q ),
	.cin(gnd),
	.combout(nxt_out_eop),
	.cout());
defparam \nxt_out_eop~1 .lut_mask = 16'hAAEE;
defparam \nxt_out_eop~1 .sum_lutc_input = "datac";

dffeas \in_data_reg[107] (
	.clk(clk_clk),
	.d(sink0_data[107]),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.q(in_data_reg_107),
	.prn(vcc));
defparam \in_data_reg[107] .is_wysiwyg = "true";
defparam \in_data_reg[107] .power_up = "low";

dffeas \in_data_reg[106] (
	.clk(clk_clk),
	.d(sink0_data[106]),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.q(in_data_reg_106),
	.prn(vcc));
defparam \in_data_reg[106] .is_wysiwyg = "true";
defparam \in_data_reg[106] .power_up = "low";

dffeas \out_byte_cnt_reg[3] (
	.clk(clk_clk),
	.d(vcc),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\load_next_out_cmd~combout ),
	.q(out_byte_cnt_reg_3),
	.prn(vcc));
defparam \out_byte_cnt_reg[3] .is_wysiwyg = "true";
defparam \out_byte_cnt_reg[3] .power_up = "low";

cycloneive_lcell_comb \source0_data[68]~27 (
	.dataa(\ShiftLeft1~6_combout ),
	.datab(\source0_data[68]~24_combout ),
	.datac(\source0_data[68]~26_combout ),
	.datad(\ShiftLeft1~7_combout ),
	.cin(gnd),
	.combout(source0_data_681),
	.cout());
defparam \source0_data[68]~27 .lut_mask = 16'h38F8;
defparam \source0_data[68]~27 .sum_lutc_input = "datac";

cycloneive_lcell_comb \source0_data[70]~30 (
	.dataa(\ShiftLeft1~1_combout ),
	.datab(\source0_data[68]~24_combout ),
	.datac(\source0_data[70]~29_combout ),
	.datad(\ShiftLeft1~2_combout ),
	.cin(gnd),
	.combout(source0_data_701),
	.cout());
defparam \source0_data[70]~30 .lut_mask = 16'hF838;
defparam \source0_data[70]~30 .sum_lutc_input = "datac";

dffeas \out_uncomp_byte_cnt_reg[3] (
	.clk(clk_clk),
	.d(\Add4~3_combout ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\load_next_out_cmd~combout ),
	.q(out_uncomp_byte_cnt_reg_3),
	.prn(vcc));
defparam \out_uncomp_byte_cnt_reg[3] .is_wysiwyg = "true";
defparam \out_uncomp_byte_cnt_reg[3] .power_up = "low";

dffeas \out_uncomp_byte_cnt_reg[4] (
	.clk(clk_clk),
	.d(\Add4~7_combout ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\load_next_out_cmd~combout ),
	.q(out_uncomp_byte_cnt_reg_4),
	.prn(vcc));
defparam \out_uncomp_byte_cnt_reg[4] .is_wysiwyg = "true";
defparam \out_uncomp_byte_cnt_reg[4] .power_up = "low";

dffeas \out_uncomp_byte_cnt_reg[5] (
	.clk(clk_clk),
	.d(\Add4~11_combout ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\load_next_out_cmd~combout ),
	.q(out_uncomp_byte_cnt_reg_5),
	.prn(vcc));
defparam \out_uncomp_byte_cnt_reg[5] .is_wysiwyg = "true";
defparam \out_uncomp_byte_cnt_reg[5] .power_up = "low";

dffeas \out_uncomp_byte_cnt_reg[6] (
	.clk(clk_clk),
	.d(\Add4~15_combout ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\load_next_out_cmd~combout ),
	.q(out_uncomp_byte_cnt_reg_6),
	.prn(vcc));
defparam \out_uncomp_byte_cnt_reg[6] .is_wysiwyg = "true";
defparam \out_uncomp_byte_cnt_reg[6] .power_up = "low";

dffeas \out_uncomp_byte_cnt_reg[11] (
	.clk(clk_clk),
	.d(\Add4~27_combout ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\load_next_out_cmd~combout ),
	.q(out_uncomp_byte_cnt_reg_11),
	.prn(vcc));
defparam \out_uncomp_byte_cnt_reg[11] .is_wysiwyg = "true";
defparam \out_uncomp_byte_cnt_reg[11] .power_up = "low";

dffeas \out_uncomp_byte_cnt_reg[10] (
	.clk(clk_clk),
	.d(\Add4~35_combout ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\load_next_out_cmd~combout ),
	.q(out_uncomp_byte_cnt_reg_10),
	.prn(vcc));
defparam \out_uncomp_byte_cnt_reg[10] .is_wysiwyg = "true";
defparam \out_uncomp_byte_cnt_reg[10] .power_up = "low";

dffeas \out_uncomp_byte_cnt_reg[9] (
	.clk(clk_clk),
	.d(\Add4~33_combout ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\load_next_out_cmd~combout ),
	.q(out_uncomp_byte_cnt_reg_9),
	.prn(vcc));
defparam \out_uncomp_byte_cnt_reg[9] .is_wysiwyg = "true";
defparam \out_uncomp_byte_cnt_reg[9] .power_up = "low";

dffeas \out_uncomp_byte_cnt_reg[8] (
	.clk(clk_clk),
	.d(\Add4~31_combout ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\load_next_out_cmd~combout ),
	.q(out_uncomp_byte_cnt_reg_8),
	.prn(vcc));
defparam \out_uncomp_byte_cnt_reg[8] .is_wysiwyg = "true";
defparam \out_uncomp_byte_cnt_reg[8] .power_up = "low";

dffeas \out_uncomp_byte_cnt_reg[7] (
	.clk(clk_clk),
	.d(\Add4~29_combout ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\load_next_out_cmd~combout ),
	.q(out_uncomp_byte_cnt_reg_7),
	.prn(vcc));
defparam \out_uncomp_byte_cnt_reg[7] .is_wysiwyg = "true";
defparam \out_uncomp_byte_cnt_reg[7] .power_up = "low";

dffeas \in_data_reg[144] (
	.clk(clk_clk),
	.d(sink0_data[144]),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.q(in_data_reg_144),
	.prn(vcc));
defparam \in_data_reg[144] .is_wysiwyg = "true";
defparam \in_data_reg[144] .power_up = "low";

dffeas \in_data_reg[145] (
	.clk(clk_clk),
	.d(sink0_data[145]),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.q(in_data_reg_145),
	.prn(vcc));
defparam \in_data_reg[145] .is_wysiwyg = "true";
defparam \in_data_reg[145] .power_up = "low";

dffeas \in_data_reg[0] (
	.clk(clk_clk),
	.d(sink0_data[0]),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.q(in_data_reg_0),
	.prn(vcc));
defparam \in_data_reg[0] .is_wysiwyg = "true";
defparam \in_data_reg[0] .power_up = "low";

dffeas \int_nxt_addr_reg_dly[3] (
	.clk(clk_clk),
	.d(\d0_int_nxt_addr[3]~15_combout ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\load_next_out_cmd~combout ),
	.q(int_nxt_addr_reg_dly_3),
	.prn(vcc));
defparam \int_nxt_addr_reg_dly[3] .is_wysiwyg = "true";
defparam \int_nxt_addr_reg_dly[3] .power_up = "low";

dffeas \int_nxt_addr_reg_dly[4] (
	.clk(clk_clk),
	.d(\d0_int_nxt_addr[4]~18_combout ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\load_next_out_cmd~combout ),
	.q(int_nxt_addr_reg_dly_4),
	.prn(vcc));
defparam \int_nxt_addr_reg_dly[4] .is_wysiwyg = "true";
defparam \int_nxt_addr_reg_dly[4] .power_up = "low";

dffeas \int_nxt_addr_reg_dly[5] (
	.clk(clk_clk),
	.d(\d0_int_nxt_addr[5]~21_combout ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\load_next_out_cmd~combout ),
	.q(int_nxt_addr_reg_dly_5),
	.prn(vcc));
defparam \int_nxt_addr_reg_dly[5] .is_wysiwyg = "true";
defparam \int_nxt_addr_reg_dly[5] .power_up = "low";

dffeas \int_nxt_addr_reg_dly[6] (
	.clk(clk_clk),
	.d(\d0_int_nxt_addr[6]~24_combout ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\load_next_out_cmd~combout ),
	.q(int_nxt_addr_reg_dly_6),
	.prn(vcc));
defparam \int_nxt_addr_reg_dly[6] .is_wysiwyg = "true";
defparam \int_nxt_addr_reg_dly[6] .power_up = "low";

dffeas \int_nxt_addr_reg_dly[7] (
	.clk(clk_clk),
	.d(\d0_int_nxt_addr[7]~27_combout ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\load_next_out_cmd~combout ),
	.q(int_nxt_addr_reg_dly_7),
	.prn(vcc));
defparam \int_nxt_addr_reg_dly[7] .is_wysiwyg = "true";
defparam \int_nxt_addr_reg_dly[7] .power_up = "low";

dffeas \int_nxt_addr_reg_dly[8] (
	.clk(clk_clk),
	.d(\d0_int_nxt_addr[8]~30_combout ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\load_next_out_cmd~combout ),
	.q(int_nxt_addr_reg_dly_8),
	.prn(vcc));
defparam \int_nxt_addr_reg_dly[8] .is_wysiwyg = "true";
defparam \int_nxt_addr_reg_dly[8] .power_up = "low";

dffeas \int_nxt_addr_reg_dly[9] (
	.clk(clk_clk),
	.d(\d0_int_nxt_addr[9]~33_combout ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\load_next_out_cmd~combout ),
	.q(int_nxt_addr_reg_dly_9),
	.prn(vcc));
defparam \int_nxt_addr_reg_dly[9] .is_wysiwyg = "true";
defparam \int_nxt_addr_reg_dly[9] .power_up = "low";

dffeas \int_nxt_addr_reg_dly[10] (
	.clk(clk_clk),
	.d(\d0_int_nxt_addr[10]~36_combout ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\load_next_out_cmd~combout ),
	.q(int_nxt_addr_reg_dly_10),
	.prn(vcc));
defparam \int_nxt_addr_reg_dly[10] .is_wysiwyg = "true";
defparam \int_nxt_addr_reg_dly[10] .power_up = "low";

dffeas \int_nxt_addr_reg_dly[11] (
	.clk(clk_clk),
	.d(\d0_int_nxt_addr[11]~39_combout ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\load_next_out_cmd~combout ),
	.q(int_nxt_addr_reg_dly_11),
	.prn(vcc));
defparam \int_nxt_addr_reg_dly[11] .is_wysiwyg = "true";
defparam \int_nxt_addr_reg_dly[11] .power_up = "low";

dffeas \in_data_reg[1] (
	.clk(clk_clk),
	.d(sink0_data[1]),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.q(in_data_reg_1),
	.prn(vcc));
defparam \in_data_reg[1] .is_wysiwyg = "true";
defparam \in_data_reg[1] .power_up = "low";

dffeas \in_data_reg[2] (
	.clk(clk_clk),
	.d(sink0_data[2]),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.q(in_data_reg_2),
	.prn(vcc));
defparam \in_data_reg[2] .is_wysiwyg = "true";
defparam \in_data_reg[2] .power_up = "low";

dffeas \in_data_reg[3] (
	.clk(clk_clk),
	.d(sink0_data[3]),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.q(in_data_reg_3),
	.prn(vcc));
defparam \in_data_reg[3] .is_wysiwyg = "true";
defparam \in_data_reg[3] .power_up = "low";

dffeas \in_data_reg[4] (
	.clk(clk_clk),
	.d(sink0_data[4]),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.q(in_data_reg_4),
	.prn(vcc));
defparam \in_data_reg[4] .is_wysiwyg = "true";
defparam \in_data_reg[4] .power_up = "low";

dffeas \in_data_reg[5] (
	.clk(clk_clk),
	.d(sink0_data[5]),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.q(in_data_reg_5),
	.prn(vcc));
defparam \in_data_reg[5] .is_wysiwyg = "true";
defparam \in_data_reg[5] .power_up = "low";

dffeas \in_data_reg[6] (
	.clk(clk_clk),
	.d(sink0_data[6]),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.q(in_data_reg_6),
	.prn(vcc));
defparam \in_data_reg[6] .is_wysiwyg = "true";
defparam \in_data_reg[6] .power_up = "low";

dffeas \in_data_reg[7] (
	.clk(clk_clk),
	.d(sink0_data[7]),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.q(in_data_reg_7),
	.prn(vcc));
defparam \in_data_reg[7] .is_wysiwyg = "true";
defparam \in_data_reg[7] .power_up = "low";

dffeas \in_data_reg[8] (
	.clk(clk_clk),
	.d(sink0_data[8]),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.q(in_data_reg_8),
	.prn(vcc));
defparam \in_data_reg[8] .is_wysiwyg = "true";
defparam \in_data_reg[8] .power_up = "low";

dffeas \in_data_reg[9] (
	.clk(clk_clk),
	.d(sink0_data[9]),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.q(in_data_reg_9),
	.prn(vcc));
defparam \in_data_reg[9] .is_wysiwyg = "true";
defparam \in_data_reg[9] .power_up = "low";

dffeas \in_data_reg[10] (
	.clk(clk_clk),
	.d(sink0_data[10]),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.q(in_data_reg_10),
	.prn(vcc));
defparam \in_data_reg[10] .is_wysiwyg = "true";
defparam \in_data_reg[10] .power_up = "low";

dffeas \in_data_reg[11] (
	.clk(clk_clk),
	.d(sink0_data[11]),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.q(in_data_reg_11),
	.prn(vcc));
defparam \in_data_reg[11] .is_wysiwyg = "true";
defparam \in_data_reg[11] .power_up = "low";

dffeas \in_data_reg[12] (
	.clk(clk_clk),
	.d(sink0_data[12]),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.q(in_data_reg_12),
	.prn(vcc));
defparam \in_data_reg[12] .is_wysiwyg = "true";
defparam \in_data_reg[12] .power_up = "low";

dffeas \in_data_reg[13] (
	.clk(clk_clk),
	.d(sink0_data[13]),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.q(in_data_reg_13),
	.prn(vcc));
defparam \in_data_reg[13] .is_wysiwyg = "true";
defparam \in_data_reg[13] .power_up = "low";

dffeas \in_data_reg[14] (
	.clk(clk_clk),
	.d(sink0_data[14]),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.q(in_data_reg_14),
	.prn(vcc));
defparam \in_data_reg[14] .is_wysiwyg = "true";
defparam \in_data_reg[14] .power_up = "low";

dffeas \in_data_reg[15] (
	.clk(clk_clk),
	.d(sink0_data[15]),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.q(in_data_reg_15),
	.prn(vcc));
defparam \in_data_reg[15] .is_wysiwyg = "true";
defparam \in_data_reg[15] .power_up = "low";

dffeas \in_data_reg[16] (
	.clk(clk_clk),
	.d(sink0_data[16]),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.q(in_data_reg_16),
	.prn(vcc));
defparam \in_data_reg[16] .is_wysiwyg = "true";
defparam \in_data_reg[16] .power_up = "low";

dffeas \in_data_reg[17] (
	.clk(clk_clk),
	.d(sink0_data[17]),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.q(in_data_reg_17),
	.prn(vcc));
defparam \in_data_reg[17] .is_wysiwyg = "true";
defparam \in_data_reg[17] .power_up = "low";

dffeas \in_data_reg[18] (
	.clk(clk_clk),
	.d(sink0_data[18]),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.q(in_data_reg_18),
	.prn(vcc));
defparam \in_data_reg[18] .is_wysiwyg = "true";
defparam \in_data_reg[18] .power_up = "low";

dffeas \in_data_reg[19] (
	.clk(clk_clk),
	.d(sink0_data[19]),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.q(in_data_reg_19),
	.prn(vcc));
defparam \in_data_reg[19] .is_wysiwyg = "true";
defparam \in_data_reg[19] .power_up = "low";

dffeas \in_data_reg[20] (
	.clk(clk_clk),
	.d(sink0_data[20]),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.q(in_data_reg_20),
	.prn(vcc));
defparam \in_data_reg[20] .is_wysiwyg = "true";
defparam \in_data_reg[20] .power_up = "low";

dffeas \in_data_reg[21] (
	.clk(clk_clk),
	.d(sink0_data[21]),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.q(in_data_reg_21),
	.prn(vcc));
defparam \in_data_reg[21] .is_wysiwyg = "true";
defparam \in_data_reg[21] .power_up = "low";

dffeas \in_data_reg[22] (
	.clk(clk_clk),
	.d(sink0_data[22]),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.q(in_data_reg_22),
	.prn(vcc));
defparam \in_data_reg[22] .is_wysiwyg = "true";
defparam \in_data_reg[22] .power_up = "low";

dffeas \in_data_reg[23] (
	.clk(clk_clk),
	.d(sink0_data[23]),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.q(in_data_reg_23),
	.prn(vcc));
defparam \in_data_reg[23] .is_wysiwyg = "true";
defparam \in_data_reg[23] .power_up = "low";

dffeas \in_data_reg[24] (
	.clk(clk_clk),
	.d(sink0_data[24]),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.q(in_data_reg_24),
	.prn(vcc));
defparam \in_data_reg[24] .is_wysiwyg = "true";
defparam \in_data_reg[24] .power_up = "low";

dffeas \in_data_reg[25] (
	.clk(clk_clk),
	.d(sink0_data[25]),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.q(in_data_reg_25),
	.prn(vcc));
defparam \in_data_reg[25] .is_wysiwyg = "true";
defparam \in_data_reg[25] .power_up = "low";

dffeas \in_data_reg[26] (
	.clk(clk_clk),
	.d(sink0_data[26]),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.q(in_data_reg_26),
	.prn(vcc));
defparam \in_data_reg[26] .is_wysiwyg = "true";
defparam \in_data_reg[26] .power_up = "low";

dffeas \in_data_reg[27] (
	.clk(clk_clk),
	.d(sink0_data[27]),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.q(in_data_reg_27),
	.prn(vcc));
defparam \in_data_reg[27] .is_wysiwyg = "true";
defparam \in_data_reg[27] .power_up = "low";

dffeas \in_data_reg[28] (
	.clk(clk_clk),
	.d(sink0_data[28]),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.q(in_data_reg_28),
	.prn(vcc));
defparam \in_data_reg[28] .is_wysiwyg = "true";
defparam \in_data_reg[28] .power_up = "low";

dffeas \in_data_reg[29] (
	.clk(clk_clk),
	.d(sink0_data[29]),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.q(in_data_reg_29),
	.prn(vcc));
defparam \in_data_reg[29] .is_wysiwyg = "true";
defparam \in_data_reg[29] .power_up = "low";

dffeas \in_data_reg[30] (
	.clk(clk_clk),
	.d(sink0_data[30]),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.q(in_data_reg_30),
	.prn(vcc));
defparam \in_data_reg[30] .is_wysiwyg = "true";
defparam \in_data_reg[30] .power_up = "low";

dffeas \in_data_reg[31] (
	.clk(clk_clk),
	.d(sink0_data[31]),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.q(in_data_reg_31),
	.prn(vcc));
defparam \in_data_reg[31] .is_wysiwyg = "true";
defparam \in_data_reg[31] .power_up = "low";

dffeas \in_data_reg[32] (
	.clk(clk_clk),
	.d(sink0_data[32]),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.q(in_data_reg_32),
	.prn(vcc));
defparam \in_data_reg[32] .is_wysiwyg = "true";
defparam \in_data_reg[32] .power_up = "low";

dffeas \in_data_reg[33] (
	.clk(clk_clk),
	.d(sink0_data[33]),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.q(in_data_reg_33),
	.prn(vcc));
defparam \in_data_reg[33] .is_wysiwyg = "true";
defparam \in_data_reg[33] .power_up = "low";

dffeas \in_data_reg[34] (
	.clk(clk_clk),
	.d(sink0_data[34]),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.q(in_data_reg_34),
	.prn(vcc));
defparam \in_data_reg[34] .is_wysiwyg = "true";
defparam \in_data_reg[34] .power_up = "low";

dffeas \in_data_reg[35] (
	.clk(clk_clk),
	.d(sink0_data[35]),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.q(in_data_reg_35),
	.prn(vcc));
defparam \in_data_reg[35] .is_wysiwyg = "true";
defparam \in_data_reg[35] .power_up = "low";

dffeas \in_data_reg[36] (
	.clk(clk_clk),
	.d(sink0_data[36]),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.q(in_data_reg_36),
	.prn(vcc));
defparam \in_data_reg[36] .is_wysiwyg = "true";
defparam \in_data_reg[36] .power_up = "low";

dffeas \in_data_reg[37] (
	.clk(clk_clk),
	.d(sink0_data[37]),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.q(in_data_reg_37),
	.prn(vcc));
defparam \in_data_reg[37] .is_wysiwyg = "true";
defparam \in_data_reg[37] .power_up = "low";

dffeas \in_data_reg[38] (
	.clk(clk_clk),
	.d(sink0_data[38]),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.q(in_data_reg_38),
	.prn(vcc));
defparam \in_data_reg[38] .is_wysiwyg = "true";
defparam \in_data_reg[38] .power_up = "low";

dffeas \in_data_reg[39] (
	.clk(clk_clk),
	.d(sink0_data[39]),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.q(in_data_reg_39),
	.prn(vcc));
defparam \in_data_reg[39] .is_wysiwyg = "true";
defparam \in_data_reg[39] .power_up = "low";

dffeas \in_data_reg[40] (
	.clk(clk_clk),
	.d(sink0_data[40]),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.q(in_data_reg_40),
	.prn(vcc));
defparam \in_data_reg[40] .is_wysiwyg = "true";
defparam \in_data_reg[40] .power_up = "low";

dffeas \in_data_reg[41] (
	.clk(clk_clk),
	.d(sink0_data[41]),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.q(in_data_reg_41),
	.prn(vcc));
defparam \in_data_reg[41] .is_wysiwyg = "true";
defparam \in_data_reg[41] .power_up = "low";

dffeas \in_data_reg[42] (
	.clk(clk_clk),
	.d(sink0_data[42]),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.q(in_data_reg_42),
	.prn(vcc));
defparam \in_data_reg[42] .is_wysiwyg = "true";
defparam \in_data_reg[42] .power_up = "low";

dffeas \in_data_reg[43] (
	.clk(clk_clk),
	.d(sink0_data[43]),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.q(in_data_reg_43),
	.prn(vcc));
defparam \in_data_reg[43] .is_wysiwyg = "true";
defparam \in_data_reg[43] .power_up = "low";

dffeas \in_data_reg[44] (
	.clk(clk_clk),
	.d(sink0_data[44]),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.q(in_data_reg_44),
	.prn(vcc));
defparam \in_data_reg[44] .is_wysiwyg = "true";
defparam \in_data_reg[44] .power_up = "low";

dffeas \in_data_reg[45] (
	.clk(clk_clk),
	.d(sink0_data[45]),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.q(in_data_reg_45),
	.prn(vcc));
defparam \in_data_reg[45] .is_wysiwyg = "true";
defparam \in_data_reg[45] .power_up = "low";

dffeas \in_data_reg[46] (
	.clk(clk_clk),
	.d(sink0_data[46]),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.q(in_data_reg_46),
	.prn(vcc));
defparam \in_data_reg[46] .is_wysiwyg = "true";
defparam \in_data_reg[46] .power_up = "low";

dffeas \in_data_reg[47] (
	.clk(clk_clk),
	.d(sink0_data[47]),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.q(in_data_reg_47),
	.prn(vcc));
defparam \in_data_reg[47] .is_wysiwyg = "true";
defparam \in_data_reg[47] .power_up = "low";

dffeas \in_data_reg[48] (
	.clk(clk_clk),
	.d(sink0_data[48]),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.q(in_data_reg_48),
	.prn(vcc));
defparam \in_data_reg[48] .is_wysiwyg = "true";
defparam \in_data_reg[48] .power_up = "low";

dffeas \in_data_reg[49] (
	.clk(clk_clk),
	.d(sink0_data[49]),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.q(in_data_reg_49),
	.prn(vcc));
defparam \in_data_reg[49] .is_wysiwyg = "true";
defparam \in_data_reg[49] .power_up = "low";

dffeas \in_data_reg[50] (
	.clk(clk_clk),
	.d(sink0_data[50]),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.q(in_data_reg_50),
	.prn(vcc));
defparam \in_data_reg[50] .is_wysiwyg = "true";
defparam \in_data_reg[50] .power_up = "low";

dffeas \in_data_reg[51] (
	.clk(clk_clk),
	.d(sink0_data[51]),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.q(in_data_reg_51),
	.prn(vcc));
defparam \in_data_reg[51] .is_wysiwyg = "true";
defparam \in_data_reg[51] .power_up = "low";

dffeas \in_data_reg[52] (
	.clk(clk_clk),
	.d(sink0_data[52]),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.q(in_data_reg_52),
	.prn(vcc));
defparam \in_data_reg[52] .is_wysiwyg = "true";
defparam \in_data_reg[52] .power_up = "low";

dffeas \in_data_reg[53] (
	.clk(clk_clk),
	.d(sink0_data[53]),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.q(in_data_reg_53),
	.prn(vcc));
defparam \in_data_reg[53] .is_wysiwyg = "true";
defparam \in_data_reg[53] .power_up = "low";

dffeas \in_data_reg[54] (
	.clk(clk_clk),
	.d(sink0_data[54]),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.q(in_data_reg_54),
	.prn(vcc));
defparam \in_data_reg[54] .is_wysiwyg = "true";
defparam \in_data_reg[54] .power_up = "low";

dffeas \in_data_reg[55] (
	.clk(clk_clk),
	.d(sink0_data[55]),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.q(in_data_reg_55),
	.prn(vcc));
defparam \in_data_reg[55] .is_wysiwyg = "true";
defparam \in_data_reg[55] .power_up = "low";

dffeas \in_data_reg[56] (
	.clk(clk_clk),
	.d(sink0_data[56]),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.q(in_data_reg_56),
	.prn(vcc));
defparam \in_data_reg[56] .is_wysiwyg = "true";
defparam \in_data_reg[56] .power_up = "low";

dffeas \in_data_reg[57] (
	.clk(clk_clk),
	.d(sink0_data[57]),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.q(in_data_reg_57),
	.prn(vcc));
defparam \in_data_reg[57] .is_wysiwyg = "true";
defparam \in_data_reg[57] .power_up = "low";

dffeas \in_data_reg[58] (
	.clk(clk_clk),
	.d(sink0_data[58]),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.q(in_data_reg_58),
	.prn(vcc));
defparam \in_data_reg[58] .is_wysiwyg = "true";
defparam \in_data_reg[58] .power_up = "low";

dffeas \in_data_reg[59] (
	.clk(clk_clk),
	.d(sink0_data[59]),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.q(in_data_reg_59),
	.prn(vcc));
defparam \in_data_reg[59] .is_wysiwyg = "true";
defparam \in_data_reg[59] .power_up = "low";

dffeas \in_data_reg[60] (
	.clk(clk_clk),
	.d(sink0_data[60]),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.q(in_data_reg_60),
	.prn(vcc));
defparam \in_data_reg[60] .is_wysiwyg = "true";
defparam \in_data_reg[60] .power_up = "low";

dffeas \in_data_reg[61] (
	.clk(clk_clk),
	.d(sink0_data[61]),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.q(in_data_reg_61),
	.prn(vcc));
defparam \in_data_reg[61] .is_wysiwyg = "true";
defparam \in_data_reg[61] .power_up = "low";

dffeas \in_data_reg[62] (
	.clk(clk_clk),
	.d(sink0_data[62]),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.q(in_data_reg_62),
	.prn(vcc));
defparam \in_data_reg[62] .is_wysiwyg = "true";
defparam \in_data_reg[62] .power_up = "low";

dffeas \in_data_reg[63] (
	.clk(clk_clk),
	.d(sink0_data[63]),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.q(in_data_reg_63),
	.prn(vcc));
defparam \in_data_reg[63] .is_wysiwyg = "true";
defparam \in_data_reg[63] .power_up = "low";

cycloneive_lcell_comb \source0_data[67]~31 (
	.dataa(\state.ST_COMP_TRANS~q ),
	.datab(in_narrow_reg1),
	.datac(source0_data_67),
	.datad(in_byteen_reg_3),
	.cin(gnd),
	.combout(source0_data_671),
	.cout());
defparam \source0_data[67]~31 .lut_mask = 16'hF780;
defparam \source0_data[67]~31 .sum_lutc_input = "datac";

cycloneive_lcell_comb \nxt_in_ready~6 (
	.dataa(\state.ST_COMP_TRANS~q ),
	.datab(\new_burst_reg~q ),
	.datac(gnd),
	.datad(cp_ready),
	.cin(gnd),
	.combout(nxt_in_ready3),
	.cout());
defparam \nxt_in_ready~6 .lut_mask = 16'h8800;
defparam \nxt_in_ready~6 .sum_lutc_input = "datac";

cycloneive_lcell_comb \source0_data[71]~32 (
	.dataa(\state.ST_COMP_TRANS~q ),
	.datab(in_narrow_reg1),
	.datac(ShiftLeft1),
	.datad(in_byteen_reg_7),
	.cin(gnd),
	.combout(source0_data_71),
	.cout());
defparam \source0_data[71]~32 .lut_mask = 16'hF780;
defparam \source0_data[71]~32 .sum_lutc_input = "datac";

cycloneive_lcell_comb \source0_data[69]~35 (
	.dataa(\source0_data[69]~33_combout ),
	.datab(\source0_data[69]~34_combout ),
	.datac(in_narrow_reg1),
	.datad(int_nxt_addr_reg_dly_2),
	.cin(gnd),
	.combout(source0_data_691),
	.cout());
defparam \source0_data[69]~35 .lut_mask = 16'hCCAC;
defparam \source0_data[69]~35 .sum_lutc_input = "datac";

cycloneive_lcell_comb \LessThan0~0 (
	.dataa(gnd),
	.datab(sink0_data[130]),
	.datac(sink0_data[131]),
	.datad(sink0_data[132]),
	.cin(gnd),
	.combout(\LessThan0~0_combout ),
	.cout());
defparam \LessThan0~0 .lut_mask = 16'h003F;
defparam \LessThan0~0 .sum_lutc_input = "datac";

cycloneive_lcell_comb in_valid(
	.dataa(in_ready_hold),
	.datab(WideOr1),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\in_valid~combout ),
	.cout());
defparam in_valid.lut_mask = 16'h8888;
defparam in_valid.sum_lutc_input = "datac";

cycloneive_lcell_comb \NON_PIPELINED_INPUTS.load_next_cmd (
	.dataa(\in_valid~combout ),
	.datab(nxt_in_ready3),
	.datac(nxt_in_ready),
	.datad(nxt_in_ready1),
	.cin(gnd),
	.combout(\NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.cout());
defparam \NON_PIPELINED_INPUTS.load_next_cmd .lut_mask = 16'hAAA8;
defparam \NON_PIPELINED_INPUTS.load_next_cmd .sum_lutc_input = "datac";

cycloneive_lcell_comb \Add1~0 (
	.dataa(sink0_data[106]),
	.datab(sink0_data[107]),
	.datac(read_cp_data_113),
	.datad(write_cp_data_113),
	.cin(gnd),
	.combout(\Add1~0_combout ),
	.cout());
defparam \Add1~0 .lut_mask = 16'hEAC0;
defparam \Add1~0 .sum_lutc_input = "datac";

cycloneive_lcell_comb load_next_out_cmd(
	.dataa(waitrequest_reset_override),
	.datab(WideOr0),
	.datac(mem_used_1),
	.datad(out_valid_reg1),
	.cin(gnd),
	.combout(\load_next_out_cmd~combout ),
	.cout());
defparam load_next_out_cmd.lut_mask = 16'h0BFF;
defparam load_next_out_cmd.sum_lutc_input = "datac";

dffeas \int_bytes_remaining_reg[3] (
	.clk(clk_clk),
	.d(\Add1~3_combout ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\load_next_out_cmd~combout ),
	.q(\int_bytes_remaining_reg[3]~q ),
	.prn(vcc));
defparam \int_bytes_remaining_reg[3] .is_wysiwyg = "true";
defparam \int_bytes_remaining_reg[3] .power_up = "low";

cycloneive_lcell_comb \Add1~1 (
	.dataa(\int_bytes_remaining_reg[3]~q ),
	.datab(out_byte_cnt_reg_3),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Add1~1_combout ),
	.cout(\Add1~2 ));
defparam \Add1~1 .lut_mask = 16'h66BB;
defparam \Add1~1 .sum_lutc_input = "datac";

cycloneive_lcell_comb \Add1~3 (
	.dataa(\Add1~0_combout ),
	.datab(\Add1~1_combout ),
	.datac(gnd),
	.datad(\new_burst_reg~q ),
	.cin(gnd),
	.combout(\Add1~3_combout ),
	.cout());
defparam \Add1~3 .lut_mask = 16'hAACC;
defparam \Add1~3 .sum_lutc_input = "datac";

cycloneive_lcell_comb \Add1~4 (
	.dataa(sink0_data[106]),
	.datab(sink0_data[107]),
	.datac(read_cp_data_114),
	.datad(write_cp_data_114),
	.cin(gnd),
	.combout(\Add1~4_combout ),
	.cout());
defparam \Add1~4 .lut_mask = 16'hEAC0;
defparam \Add1~4 .sum_lutc_input = "datac";

dffeas \int_bytes_remaining_reg[4] (
	.clk(clk_clk),
	.d(\Add1~7_combout ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\load_next_out_cmd~combout ),
	.q(\int_bytes_remaining_reg[4]~q ),
	.prn(vcc));
defparam \int_bytes_remaining_reg[4] .is_wysiwyg = "true";
defparam \int_bytes_remaining_reg[4] .power_up = "low";

cycloneive_lcell_comb \Add1~5 (
	.dataa(\int_bytes_remaining_reg[4]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~2 ),
	.combout(\Add1~5_combout ),
	.cout(\Add1~6 ));
defparam \Add1~5 .lut_mask = 16'hA505;
defparam \Add1~5 .sum_lutc_input = "cin";

cycloneive_lcell_comb \Add1~7 (
	.dataa(\Add1~4_combout ),
	.datab(\Add1~5_combout ),
	.datac(gnd),
	.datad(\new_burst_reg~q ),
	.cin(gnd),
	.combout(\Add1~7_combout ),
	.cout());
defparam \Add1~7 .lut_mask = 16'hAACC;
defparam \Add1~7 .sum_lutc_input = "datac";

cycloneive_lcell_comb \Add1~8 (
	.dataa(sink0_data[106]),
	.datab(sink0_data[107]),
	.datac(read_cp_data_115),
	.datad(write_cp_data_115),
	.cin(gnd),
	.combout(\Add1~8_combout ),
	.cout());
defparam \Add1~8 .lut_mask = 16'hEAC0;
defparam \Add1~8 .sum_lutc_input = "datac";

dffeas \int_bytes_remaining_reg[5] (
	.clk(clk_clk),
	.d(\Add1~11_combout ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\load_next_out_cmd~combout ),
	.q(\int_bytes_remaining_reg[5]~q ),
	.prn(vcc));
defparam \int_bytes_remaining_reg[5] .is_wysiwyg = "true";
defparam \int_bytes_remaining_reg[5] .power_up = "low";

cycloneive_lcell_comb \Add1~9 (
	.dataa(\int_bytes_remaining_reg[5]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~6 ),
	.combout(\Add1~9_combout ),
	.cout(\Add1~10 ));
defparam \Add1~9 .lut_mask = 16'h5AAF;
defparam \Add1~9 .sum_lutc_input = "cin";

cycloneive_lcell_comb \Add1~11 (
	.dataa(\Add1~8_combout ),
	.datab(\Add1~9_combout ),
	.datac(gnd),
	.datad(\new_burst_reg~q ),
	.cin(gnd),
	.combout(\Add1~11_combout ),
	.cout());
defparam \Add1~11 .lut_mask = 16'hAACC;
defparam \Add1~11 .sum_lutc_input = "datac";

cycloneive_lcell_comb \Add1~12 (
	.dataa(sink0_data[106]),
	.datab(sink0_data[107]),
	.datac(read_cp_data_116),
	.datad(write_cp_data_116),
	.cin(gnd),
	.combout(\Add1~12_combout ),
	.cout());
defparam \Add1~12 .lut_mask = 16'hEAC0;
defparam \Add1~12 .sum_lutc_input = "datac";

dffeas \int_bytes_remaining_reg[6] (
	.clk(clk_clk),
	.d(\Add1~15_combout ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\load_next_out_cmd~combout ),
	.q(\int_bytes_remaining_reg[6]~q ),
	.prn(vcc));
defparam \int_bytes_remaining_reg[6] .is_wysiwyg = "true";
defparam \int_bytes_remaining_reg[6] .power_up = "low";

cycloneive_lcell_comb \Add1~13 (
	.dataa(\int_bytes_remaining_reg[6]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~10 ),
	.combout(\Add1~13_combout ),
	.cout(\Add1~14 ));
defparam \Add1~13 .lut_mask = 16'hA505;
defparam \Add1~13 .sum_lutc_input = "cin";

cycloneive_lcell_comb \Add1~15 (
	.dataa(\Add1~12_combout ),
	.datab(\Add1~13_combout ),
	.datac(gnd),
	.datad(\new_burst_reg~q ),
	.cin(gnd),
	.combout(\Add1~15_combout ),
	.cout());
defparam \Add1~15 .lut_mask = 16'hAACC;
defparam \Add1~15 .sum_lutc_input = "datac";

cycloneive_lcell_comb \Equal0~0 (
	.dataa(\Add1~3_combout ),
	.datab(\Add1~7_combout ),
	.datac(\Add1~11_combout ),
	.datad(\Add1~15_combout ),
	.cin(gnd),
	.combout(\Equal0~0_combout ),
	.cout());
defparam \Equal0~0 .lut_mask = 16'h0002;
defparam \Equal0~0 .sum_lutc_input = "datac";

cycloneive_lcell_comb \Add1~16 (
	.dataa(sink0_data[106]),
	.datab(sink0_data[107]),
	.datac(read_cp_data_117),
	.datad(write_cp_data_117),
	.cin(gnd),
	.combout(\Add1~16_combout ),
	.cout());
defparam \Add1~16 .lut_mask = 16'hEAC0;
defparam \Add1~16 .sum_lutc_input = "datac";

dffeas \int_bytes_remaining_reg[7] (
	.clk(clk_clk),
	.d(\Add1~19_combout ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\load_next_out_cmd~combout ),
	.q(\int_bytes_remaining_reg[7]~q ),
	.prn(vcc));
defparam \int_bytes_remaining_reg[7] .is_wysiwyg = "true";
defparam \int_bytes_remaining_reg[7] .power_up = "low";

cycloneive_lcell_comb \Add1~17 (
	.dataa(\int_bytes_remaining_reg[7]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~14 ),
	.combout(\Add1~17_combout ),
	.cout(\Add1~18 ));
defparam \Add1~17 .lut_mask = 16'h5AAF;
defparam \Add1~17 .sum_lutc_input = "cin";

cycloneive_lcell_comb \Add1~19 (
	.dataa(\Add1~16_combout ),
	.datab(\Add1~17_combout ),
	.datac(gnd),
	.datad(\new_burst_reg~q ),
	.cin(gnd),
	.combout(\Add1~19_combout ),
	.cout());
defparam \Add1~19 .lut_mask = 16'hAACC;
defparam \Add1~19 .sum_lutc_input = "datac";

cycloneive_lcell_comb \Add1~20 (
	.dataa(sink0_data[106]),
	.datab(sink0_data[107]),
	.datac(read_cp_data_118),
	.datad(write_cp_data_118),
	.cin(gnd),
	.combout(\Add1~20_combout ),
	.cout());
defparam \Add1~20 .lut_mask = 16'hEAC0;
defparam \Add1~20 .sum_lutc_input = "datac";

dffeas \int_bytes_remaining_reg[8] (
	.clk(clk_clk),
	.d(\Add1~23_combout ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\load_next_out_cmd~combout ),
	.q(\int_bytes_remaining_reg[8]~q ),
	.prn(vcc));
defparam \int_bytes_remaining_reg[8] .is_wysiwyg = "true";
defparam \int_bytes_remaining_reg[8] .power_up = "low";

cycloneive_lcell_comb \Add1~21 (
	.dataa(\int_bytes_remaining_reg[8]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~18 ),
	.combout(\Add1~21_combout ),
	.cout(\Add1~22 ));
defparam \Add1~21 .lut_mask = 16'hA505;
defparam \Add1~21 .sum_lutc_input = "cin";

cycloneive_lcell_comb \Add1~23 (
	.dataa(\Add1~20_combout ),
	.datab(\Add1~21_combout ),
	.datac(gnd),
	.datad(\new_burst_reg~q ),
	.cin(gnd),
	.combout(\Add1~23_combout ),
	.cout());
defparam \Add1~23 .lut_mask = 16'hAACC;
defparam \Add1~23 .sum_lutc_input = "datac";

cycloneive_lcell_comb \Add1~24 (
	.dataa(sink0_data[106]),
	.datab(sink0_data[107]),
	.datac(read_cp_data_119),
	.datad(write_cp_data_119),
	.cin(gnd),
	.combout(\Add1~24_combout ),
	.cout());
defparam \Add1~24 .lut_mask = 16'hEAC0;
defparam \Add1~24 .sum_lutc_input = "datac";

dffeas \int_bytes_remaining_reg[9] (
	.clk(clk_clk),
	.d(\Add1~27_combout ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\load_next_out_cmd~combout ),
	.q(\int_bytes_remaining_reg[9]~q ),
	.prn(vcc));
defparam \int_bytes_remaining_reg[9] .is_wysiwyg = "true";
defparam \int_bytes_remaining_reg[9] .power_up = "low";

cycloneive_lcell_comb \Add1~25 (
	.dataa(\int_bytes_remaining_reg[9]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~22 ),
	.combout(\Add1~25_combout ),
	.cout(\Add1~26 ));
defparam \Add1~25 .lut_mask = 16'h5AAF;
defparam \Add1~25 .sum_lutc_input = "cin";

cycloneive_lcell_comb \Add1~27 (
	.dataa(\Add1~24_combout ),
	.datab(\Add1~25_combout ),
	.datac(gnd),
	.datad(\new_burst_reg~q ),
	.cin(gnd),
	.combout(\Add1~27_combout ),
	.cout());
defparam \Add1~27 .lut_mask = 16'hAACC;
defparam \Add1~27 .sum_lutc_input = "datac";

cycloneive_lcell_comb \Add1~28 (
	.dataa(sink0_data[106]),
	.datab(sink0_data[107]),
	.datac(read_cp_data_120),
	.datad(write_cp_data_120),
	.cin(gnd),
	.combout(\Add1~28_combout ),
	.cout());
defparam \Add1~28 .lut_mask = 16'hEAC0;
defparam \Add1~28 .sum_lutc_input = "datac";

dffeas \int_bytes_remaining_reg[10] (
	.clk(clk_clk),
	.d(\Add1~31_combout ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\load_next_out_cmd~combout ),
	.q(\int_bytes_remaining_reg[10]~q ),
	.prn(vcc));
defparam \int_bytes_remaining_reg[10] .is_wysiwyg = "true";
defparam \int_bytes_remaining_reg[10] .power_up = "low";

cycloneive_lcell_comb \Add1~29 (
	.dataa(\int_bytes_remaining_reg[10]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~26 ),
	.combout(\Add1~29_combout ),
	.cout(\Add1~30 ));
defparam \Add1~29 .lut_mask = 16'hA505;
defparam \Add1~29 .sum_lutc_input = "cin";

cycloneive_lcell_comb \Add1~31 (
	.dataa(\Add1~28_combout ),
	.datab(\Add1~29_combout ),
	.datac(gnd),
	.datad(\new_burst_reg~q ),
	.cin(gnd),
	.combout(\Add1~31_combout ),
	.cout());
defparam \Add1~31 .lut_mask = 16'hAACC;
defparam \Add1~31 .sum_lutc_input = "datac";

cycloneive_lcell_comb \Equal0~1 (
	.dataa(\Add1~19_combout ),
	.datab(\Add1~23_combout ),
	.datac(\Add1~27_combout ),
	.datad(\Add1~31_combout ),
	.cin(gnd),
	.combout(\Equal0~1_combout ),
	.cout());
defparam \Equal0~1 .lut_mask = 16'h0001;
defparam \Equal0~1 .sum_lutc_input = "datac";

cycloneive_lcell_comb \Add1~32 (
	.dataa(sink0_data[106]),
	.datab(sink0_data[107]),
	.datac(read_cp_data_121),
	.datad(write_cp_data_121),
	.cin(gnd),
	.combout(\Add1~32_combout ),
	.cout());
defparam \Add1~32 .lut_mask = 16'hEAC0;
defparam \Add1~32 .sum_lutc_input = "datac";

dffeas \int_bytes_remaining_reg[11] (
	.clk(clk_clk),
	.d(\Add1~35_combout ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\load_next_out_cmd~combout ),
	.q(\int_bytes_remaining_reg[11]~q ),
	.prn(vcc));
defparam \int_bytes_remaining_reg[11] .is_wysiwyg = "true";
defparam \int_bytes_remaining_reg[11] .power_up = "low";

cycloneive_lcell_comb \Add1~33 (
	.dataa(\int_bytes_remaining_reg[11]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\Add1~30 ),
	.combout(\Add1~33_combout ),
	.cout());
defparam \Add1~33 .lut_mask = 16'h5A5A;
defparam \Add1~33 .sum_lutc_input = "cin";

cycloneive_lcell_comb \Add1~35 (
	.dataa(\Add1~32_combout ),
	.datab(\Add1~33_combout ),
	.datac(gnd),
	.datad(\new_burst_reg~q ),
	.cin(gnd),
	.combout(\Add1~35_combout ),
	.cout());
defparam \Add1~35 .lut_mask = 16'hAACC;
defparam \Add1~35 .sum_lutc_input = "datac";

dffeas \state.ST_COMP_TRANS (
	.clk(clk_clk),
	.d(\Selector1~2_combout ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\load_next_out_cmd~combout ),
	.q(\state.ST_COMP_TRANS~q ),
	.prn(vcc));
defparam \state.ST_COMP_TRANS .is_wysiwyg = "true";
defparam \state.ST_COMP_TRANS .power_up = "low";

cycloneive_lcell_comb \Selector1~0 (
	.dataa(\state.ST_COMP_TRANS~q ),
	.datab(\in_valid~combout ),
	.datac(sink0_data[106]),
	.datad(nxt_out_eop),
	.cin(gnd),
	.combout(\Selector1~0_combout ),
	.cout());
defparam \Selector1~0 .lut_mask = 16'h08AA;
defparam \Selector1~0 .sum_lutc_input = "datac";

cycloneive_lcell_comb \Selector0~0 (
	.dataa(sink0_data[106]),
	.datab(sink0_data[107]),
	.datac(\state.ST_IDLE~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Selector0~0_combout ),
	.cout());
defparam \Selector0~0 .lut_mask = 16'hFEFE;
defparam \Selector0~0 .sum_lutc_input = "datac";

cycloneive_lcell_comb \Selector0~1 (
	.dataa(\in_valid~combout ),
	.datab(\Selector0~0_combout ),
	.datac(\state.ST_IDLE~q ),
	.datad(nxt_out_eop),
	.cin(gnd),
	.combout(\Selector0~1_combout ),
	.cout());
defparam \Selector0~1 .lut_mask = 16'h88F8;
defparam \Selector0~1 .sum_lutc_input = "datac";

dffeas \state.ST_IDLE (
	.clk(clk_clk),
	.d(\Selector0~1_combout ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\load_next_out_cmd~combout ),
	.q(\state.ST_IDLE~q ),
	.prn(vcc));
defparam \state.ST_IDLE .is_wysiwyg = "true";
defparam \state.ST_IDLE .power_up = "low";

cycloneive_lcell_comb \Selector2~0 (
	.dataa(nxt_out_eop),
	.datab(\state.ST_COMP_TRANS~q ),
	.datac(stateST_UNCOMP_WR_SUBBURST),
	.datad(\state.ST_IDLE~q ),
	.cin(gnd),
	.combout(\Selector2~0_combout ),
	.cout());
defparam \Selector2~0 .lut_mask = 16'hA8FF;
defparam \Selector2~0 .sum_lutc_input = "datac";

cycloneive_lcell_comb \Selector2~1 (
	.dataa(in_ready_hold),
	.datab(sink0_data[106]),
	.datac(src1_valid),
	.datad(\Selector2~0_combout ),
	.cin(gnd),
	.combout(\Selector2~1_combout ),
	.cout());
defparam \Selector2~1 .lut_mask = 16'h8000;
defparam \Selector2~1 .sum_lutc_input = "datac";

cycloneive_lcell_comb \Selector2~2 (
	.dataa(\Selector2~1_combout ),
	.datab(nxt_out_eop),
	.datac(\state.ST_UNCOMP_TRANS~q ),
	.datad(\in_valid~combout ),
	.cin(gnd),
	.combout(\Selector2~2_combout ),
	.cout());
defparam \Selector2~2 .lut_mask = 16'hEAAA;
defparam \Selector2~2 .sum_lutc_input = "datac";

dffeas in_eop_reg(
	.clk(clk_clk),
	.d(sink0_endofpacket),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.q(\in_eop_reg~q ),
	.prn(vcc));
defparam in_eop_reg.is_wysiwyg = "true";
defparam in_eop_reg.power_up = "low";

cycloneive_lcell_comb \WideNor0~4 (
	.dataa(sink0_data[106]),
	.datab(sink0_data[107]),
	.datac(WideNor0),
	.datad(WideNor01),
	.cin(gnd),
	.combout(\WideNor0~4_combout ),
	.cout());
defparam \WideNor0~4 .lut_mask = 16'h153F;
defparam \WideNor0~4 .sum_lutc_input = "datac";

dffeas in_bytecount_reg_zero(
	.clk(clk_clk),
	.d(\WideNor0~4_combout ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.q(\in_bytecount_reg_zero~q ),
	.prn(vcc));
defparam in_bytecount_reg_zero.is_wysiwyg = "true";
defparam in_bytecount_reg_zero.power_up = "low";

cycloneive_lcell_comb \nxt_out_eop~0 (
	.dataa(\state.ST_COMP_TRANS~q ),
	.datab(\new_burst_reg~q ),
	.datac(\in_bytecount_reg_zero~q ),
	.datad(cp_ready),
	.cin(gnd),
	.combout(\nxt_out_eop~0_combout ),
	.cout());
defparam \nxt_out_eop~0 .lut_mask = 16'h88A0;
defparam \nxt_out_eop~0 .sum_lutc_input = "datac";

cycloneive_lcell_comb \Selector3~0 (
	.dataa(\state.ST_COMP_TRANS~q ),
	.datab(\in_eop_reg~q ),
	.datac(\nxt_out_eop~0_combout ),
	.datad(\nxt_in_ready~3_combout ),
	.cin(gnd),
	.combout(\Selector3~0_combout ),
	.cout());
defparam \Selector3~0 .lut_mask = 16'h000B;
defparam \Selector3~0 .sum_lutc_input = "datac";

cycloneive_lcell_comb \Add4~0 (
	.dataa(\state.ST_UNCOMP_TRANS~q ),
	.datab(out_uncomp_byte_cnt_reg_3),
	.datac(write),
	.datad(out_byte_cnt_reg_3),
	.cin(gnd),
	.combout(\Add4~0_combout ),
	.cout());
defparam \Add4~0 .lut_mask = 16'h08A8;
defparam \Add4~0 .sum_lutc_input = "datac";

cycloneive_lcell_comb \Add4~1 (
	.dataa(out_uncomp_byte_cnt_reg_3),
	.datab(write),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Add4~1_combout ),
	.cout(\Add4~2 ));
defparam \Add4~1 .lut_mask = 16'h66BB;
defparam \Add4~1 .sum_lutc_input = "datac";

cycloneive_lcell_comb \Add4~3 (
	.dataa(\Add4~0_combout ),
	.datab(\Add4~1_combout ),
	.datac(gnd),
	.datad(\state.ST_UNCOMP_TRANS~q ),
	.cin(gnd),
	.combout(\Add4~3_combout ),
	.cout());
defparam \Add4~3 .lut_mask = 16'hAAEE;
defparam \Add4~3 .sum_lutc_input = "datac";

cycloneive_lcell_comb \Add4~4 (
	.dataa(\state.ST_UNCOMP_TRANS~q ),
	.datab(out_uncomp_byte_cnt_reg_4),
	.datac(write),
	.datad(out_byte_cnt_reg_3),
	.cin(gnd),
	.combout(\Add4~4_combout ),
	.cout());
defparam \Add4~4 .lut_mask = 16'h08A8;
defparam \Add4~4 .sum_lutc_input = "datac";

cycloneive_lcell_comb \Add4~5 (
	.dataa(out_uncomp_byte_cnt_reg_4),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add4~2 ),
	.combout(\Add4~5_combout ),
	.cout(\Add4~6 ));
defparam \Add4~5 .lut_mask = 16'hA505;
defparam \Add4~5 .sum_lutc_input = "cin";

cycloneive_lcell_comb \Add4~7 (
	.dataa(\Add4~4_combout ),
	.datab(\Add4~5_combout ),
	.datac(gnd),
	.datad(\state.ST_UNCOMP_TRANS~q ),
	.cin(gnd),
	.combout(\Add4~7_combout ),
	.cout());
defparam \Add4~7 .lut_mask = 16'hAAEE;
defparam \Add4~7 .sum_lutc_input = "datac";

cycloneive_lcell_comb \Add4~8 (
	.dataa(\state.ST_UNCOMP_TRANS~q ),
	.datab(out_uncomp_byte_cnt_reg_5),
	.datac(write),
	.datad(out_byte_cnt_reg_3),
	.cin(gnd),
	.combout(\Add4~8_combout ),
	.cout());
defparam \Add4~8 .lut_mask = 16'h08A8;
defparam \Add4~8 .sum_lutc_input = "datac";

cycloneive_lcell_comb \Add4~9 (
	.dataa(out_uncomp_byte_cnt_reg_5),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add4~6 ),
	.combout(\Add4~9_combout ),
	.cout(\Add4~10 ));
defparam \Add4~9 .lut_mask = 16'h5AAF;
defparam \Add4~9 .sum_lutc_input = "cin";

cycloneive_lcell_comb \Add4~11 (
	.dataa(\Add4~8_combout ),
	.datab(\Add4~9_combout ),
	.datac(gnd),
	.datad(\state.ST_UNCOMP_TRANS~q ),
	.cin(gnd),
	.combout(\Add4~11_combout ),
	.cout());
defparam \Add4~11 .lut_mask = 16'hAAEE;
defparam \Add4~11 .sum_lutc_input = "datac";

cycloneive_lcell_comb \Add4~12 (
	.dataa(\state.ST_UNCOMP_TRANS~q ),
	.datab(out_uncomp_byte_cnt_reg_6),
	.datac(write),
	.datad(out_byte_cnt_reg_3),
	.cin(gnd),
	.combout(\Add4~12_combout ),
	.cout());
defparam \Add4~12 .lut_mask = 16'h08A8;
defparam \Add4~12 .sum_lutc_input = "datac";

cycloneive_lcell_comb \Add4~13 (
	.dataa(out_uncomp_byte_cnt_reg_6),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add4~10 ),
	.combout(\Add4~13_combout ),
	.cout(\Add4~14 ));
defparam \Add4~13 .lut_mask = 16'hA505;
defparam \Add4~13 .sum_lutc_input = "cin";

cycloneive_lcell_comb \Add4~15 (
	.dataa(\Add4~12_combout ),
	.datab(\Add4~13_combout ),
	.datac(gnd),
	.datad(\state.ST_UNCOMP_TRANS~q ),
	.cin(gnd),
	.combout(\Add4~15_combout ),
	.cout());
defparam \Add4~15 .lut_mask = 16'hAAEE;
defparam \Add4~15 .sum_lutc_input = "datac";

cycloneive_lcell_comb \WideOr0~0 (
	.dataa(\Add4~3_combout ),
	.datab(\Add4~7_combout ),
	.datac(\Add4~11_combout ),
	.datad(\Add4~15_combout ),
	.cin(gnd),
	.combout(\WideOr0~0_combout ),
	.cout());
defparam \WideOr0~0 .lut_mask = 16'hFFFE;
defparam \WideOr0~0 .sum_lutc_input = "datac";

cycloneive_lcell_comb \Add4~16 (
	.dataa(\state.ST_UNCOMP_TRANS~q ),
	.datab(out_uncomp_byte_cnt_reg_11),
	.datac(write),
	.datad(out_byte_cnt_reg_3),
	.cin(gnd),
	.combout(\Add4~16_combout ),
	.cout());
defparam \Add4~16 .lut_mask = 16'h08A8;
defparam \Add4~16 .sum_lutc_input = "datac";

cycloneive_lcell_comb \Add4~17 (
	.dataa(out_uncomp_byte_cnt_reg_7),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add4~14 ),
	.combout(\Add4~17_combout ),
	.cout(\Add4~18 ));
defparam \Add4~17 .lut_mask = 16'h5AAF;
defparam \Add4~17 .sum_lutc_input = "cin";

cycloneive_lcell_comb \Add4~19 (
	.dataa(out_uncomp_byte_cnt_reg_8),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add4~18 ),
	.combout(\Add4~19_combout ),
	.cout(\Add4~20 ));
defparam \Add4~19 .lut_mask = 16'hA505;
defparam \Add4~19 .sum_lutc_input = "cin";

cycloneive_lcell_comb \Add4~21 (
	.dataa(out_uncomp_byte_cnt_reg_9),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add4~20 ),
	.combout(\Add4~21_combout ),
	.cout(\Add4~22 ));
defparam \Add4~21 .lut_mask = 16'h5AAF;
defparam \Add4~21 .sum_lutc_input = "cin";

cycloneive_lcell_comb \Add4~23 (
	.dataa(out_uncomp_byte_cnt_reg_10),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add4~22 ),
	.combout(\Add4~23_combout ),
	.cout(\Add4~24 ));
defparam \Add4~23 .lut_mask = 16'hA505;
defparam \Add4~23 .sum_lutc_input = "cin";

cycloneive_lcell_comb \Add4~25 (
	.dataa(out_uncomp_byte_cnt_reg_11),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\Add4~24 ),
	.combout(\Add4~25_combout ),
	.cout());
defparam \Add4~25 .lut_mask = 16'h5A5A;
defparam \Add4~25 .sum_lutc_input = "cin";

cycloneive_lcell_comb \Add4~27 (
	.dataa(\Add4~16_combout ),
	.datab(\Add4~25_combout ),
	.datac(gnd),
	.datad(\state.ST_UNCOMP_TRANS~q ),
	.cin(gnd),
	.combout(\Add4~27_combout ),
	.cout());
defparam \Add4~27 .lut_mask = 16'hAAEE;
defparam \Add4~27 .sum_lutc_input = "datac";

cycloneive_lcell_comb \Add4~28 (
	.dataa(\state.ST_UNCOMP_TRANS~q ),
	.datab(out_uncomp_byte_cnt_reg_7),
	.datac(write),
	.datad(out_byte_cnt_reg_3),
	.cin(gnd),
	.combout(\Add4~28_combout ),
	.cout());
defparam \Add4~28 .lut_mask = 16'h08A8;
defparam \Add4~28 .sum_lutc_input = "datac";

cycloneive_lcell_comb \Add4~29 (
	.dataa(\Add4~28_combout ),
	.datab(\Add4~17_combout ),
	.datac(gnd),
	.datad(\state.ST_UNCOMP_TRANS~q ),
	.cin(gnd),
	.combout(\Add4~29_combout ),
	.cout());
defparam \Add4~29 .lut_mask = 16'hAAEE;
defparam \Add4~29 .sum_lutc_input = "datac";

cycloneive_lcell_comb \Add4~30 (
	.dataa(\state.ST_UNCOMP_TRANS~q ),
	.datab(out_uncomp_byte_cnt_reg_8),
	.datac(write),
	.datad(out_byte_cnt_reg_3),
	.cin(gnd),
	.combout(\Add4~30_combout ),
	.cout());
defparam \Add4~30 .lut_mask = 16'h08A8;
defparam \Add4~30 .sum_lutc_input = "datac";

cycloneive_lcell_comb \Add4~31 (
	.dataa(\Add4~30_combout ),
	.datab(\Add4~19_combout ),
	.datac(gnd),
	.datad(\state.ST_UNCOMP_TRANS~q ),
	.cin(gnd),
	.combout(\Add4~31_combout ),
	.cout());
defparam \Add4~31 .lut_mask = 16'hAAEE;
defparam \Add4~31 .sum_lutc_input = "datac";

cycloneive_lcell_comb \Add4~32 (
	.dataa(\state.ST_UNCOMP_TRANS~q ),
	.datab(out_uncomp_byte_cnt_reg_9),
	.datac(write),
	.datad(out_byte_cnt_reg_3),
	.cin(gnd),
	.combout(\Add4~32_combout ),
	.cout());
defparam \Add4~32 .lut_mask = 16'h08A8;
defparam \Add4~32 .sum_lutc_input = "datac";

cycloneive_lcell_comb \Add4~33 (
	.dataa(\Add4~32_combout ),
	.datab(\Add4~21_combout ),
	.datac(gnd),
	.datad(\state.ST_UNCOMP_TRANS~q ),
	.cin(gnd),
	.combout(\Add4~33_combout ),
	.cout());
defparam \Add4~33 .lut_mask = 16'hAAEE;
defparam \Add4~33 .sum_lutc_input = "datac";

cycloneive_lcell_comb \Add4~34 (
	.dataa(\state.ST_UNCOMP_TRANS~q ),
	.datab(out_uncomp_byte_cnt_reg_10),
	.datac(write),
	.datad(out_byte_cnt_reg_3),
	.cin(gnd),
	.combout(\Add4~34_combout ),
	.cout());
defparam \Add4~34 .lut_mask = 16'h08A8;
defparam \Add4~34 .sum_lutc_input = "datac";

cycloneive_lcell_comb \Add4~35 (
	.dataa(\Add4~34_combout ),
	.datab(\Add4~23_combout ),
	.datac(gnd),
	.datad(\state.ST_UNCOMP_TRANS~q ),
	.cin(gnd),
	.combout(\Add4~35_combout ),
	.cout());
defparam \Add4~35 .lut_mask = 16'hAAEE;
defparam \Add4~35 .sum_lutc_input = "datac";

cycloneive_lcell_comb \WideOr0~1 (
	.dataa(\Add4~29_combout ),
	.datab(\Add4~31_combout ),
	.datac(\Add4~33_combout ),
	.datad(\Add4~35_combout ),
	.cin(gnd),
	.combout(\WideOr0~1_combout ),
	.cout());
defparam \WideOr0~1 .lut_mask = 16'hFFFE;
defparam \WideOr0~1 .sum_lutc_input = "datac";

cycloneive_lcell_comb \WideOr0~2 (
	.dataa(\WideOr0~0_combout ),
	.datab(\Add4~27_combout ),
	.datac(\WideOr0~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\WideOr0~2_combout ),
	.cout());
defparam \WideOr0~2 .lut_mask = 16'hFEFE;
defparam \WideOr0~2 .sum_lutc_input = "datac";

cycloneive_lcell_comb \Selector2~3 (
	.dataa(\Selector2~2_combout ),
	.datab(\Selector3~0_combout ),
	.datac(sink0_data[107]),
	.datad(\WideOr0~2_combout ),
	.cin(gnd),
	.combout(\Selector2~3_combout ),
	.cout());
defparam \Selector2~3 .lut_mask = 16'h0ACE;
defparam \Selector2~3 .sum_lutc_input = "datac";

dffeas \state.ST_UNCOMP_TRANS (
	.clk(clk_clk),
	.d(\Selector2~3_combout ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\load_next_out_cmd~combout ),
	.q(\state.ST_UNCOMP_TRANS~q ),
	.prn(vcc));
defparam \state.ST_UNCOMP_TRANS .is_wysiwyg = "true";
defparam \state.ST_UNCOMP_TRANS .power_up = "low";

cycloneive_lcell_comb \nxt_in_ready~3 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\state.ST_UNCOMP_TRANS~q ),
	.datad(stateST_UNCOMP_WR_SUBBURST),
	.cin(gnd),
	.combout(\nxt_in_ready~3_combout ),
	.cout());
defparam \nxt_in_ready~3 .lut_mask = 16'h000F;
defparam \nxt_in_ready~3 .sum_lutc_input = "datac";

cycloneive_lcell_comb \Selector1~1 (
	.dataa(\state.ST_COMP_TRANS~q ),
	.datab(nxt_out_eop),
	.datac(\nxt_in_ready~3_combout ),
	.datad(\state.ST_IDLE~q ),
	.cin(gnd),
	.combout(\Selector1~1_combout ),
	.cout());
defparam \Selector1~1 .lut_mask = 16'hAEFF;
defparam \Selector1~1 .sum_lutc_input = "datac";

cycloneive_lcell_comb \Selector1~2 (
	.dataa(\Selector1~0_combout ),
	.datab(sink0_data[107]),
	.datac(\in_valid~combout ),
	.datad(\Selector1~1_combout ),
	.cin(gnd),
	.combout(\Selector1~2_combout ),
	.cout());
defparam \Selector1~2 .lut_mask = 16'hEAAA;
defparam \Selector1~2 .sum_lutc_input = "datac";

cycloneive_lcell_comb \new_burst_reg~0 (
	.dataa(\Equal0~0_combout ),
	.datab(\Equal0~1_combout ),
	.datac(\Add1~35_combout ),
	.datad(\Selector1~2_combout ),
	.cin(gnd),
	.combout(\new_burst_reg~0_combout ),
	.cout());
defparam \new_burst_reg~0 .lut_mask = 16'h08FF;
defparam \new_burst_reg~0 .sum_lutc_input = "datac";

dffeas new_burst_reg(
	.clk(clk_clk),
	.d(\new_burst_reg~0_combout ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\load_next_out_cmd~combout ),
	.q(\new_burst_reg~q ),
	.prn(vcc));
defparam new_burst_reg.is_wysiwyg = "true";
defparam new_burst_reg.power_up = "low";

dffeas \in_burstwrap_reg[2] (
	.clk(clk_clk),
	.d(sink0_data[124]),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.q(\in_burstwrap_reg[2]~q ),
	.prn(vcc));
defparam \in_burstwrap_reg[2] .is_wysiwyg = "true";
defparam \in_burstwrap_reg[2] .power_up = "low";

cycloneive_lcell_comb \nxt_addr[2] (
	.dataa(\d0_int_nxt_addr[2]~4_combout ),
	.datab(\new_burst_reg~q ),
	.datac(\in_burstwrap_reg[2]~q ),
	.datad(sink0_data[124]),
	.cin(gnd),
	.combout(\nxt_addr[2]~combout ),
	.cout());
defparam \nxt_addr[2] .lut_mask = 16'h028A;
defparam \nxt_addr[2] .sum_lutc_input = "datac";

dffeas \int_nxt_addr_reg[2] (
	.clk(clk_clk),
	.d(\nxt_addr[2]~combout ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\load_next_out_cmd~combout ),
	.q(\int_nxt_addr_reg[2]~q ),
	.prn(vcc));
defparam \int_nxt_addr_reg[2] .is_wysiwyg = "true";
defparam \int_nxt_addr_reg[2] .power_up = "low";

dffeas \in_size_reg[0] (
	.clk(clk_clk),
	.d(sink0_data[130]),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.q(\in_size_reg[0]~q ),
	.prn(vcc));
defparam \in_size_reg[0] .is_wysiwyg = "true";
defparam \in_size_reg[0] .power_up = "low";

cycloneive_lcell_comb \d0_in_size[0]~2 (
	.dataa(sink0_data[130]),
	.datab(\in_size_reg[0]~q ),
	.datac(gnd),
	.datad(\new_burst_reg~q ),
	.cin(gnd),
	.combout(\d0_in_size[0]~2_combout ),
	.cout());
defparam \d0_in_size[0]~2 .lut_mask = 16'hAACC;
defparam \d0_in_size[0]~2 .sum_lutc_input = "datac";

dffeas \in_size_reg[2] (
	.clk(clk_clk),
	.d(sink0_data[132]),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.q(\in_size_reg[2]~q ),
	.prn(vcc));
defparam \in_size_reg[2] .is_wysiwyg = "true";
defparam \in_size_reg[2] .power_up = "low";

cycloneive_lcell_comb \d0_in_size[2]~0 (
	.dataa(sink0_data[132]),
	.datab(\in_size_reg[2]~q ),
	.datac(gnd),
	.datad(\new_burst_reg~q ),
	.cin(gnd),
	.combout(\d0_in_size[2]~0_combout ),
	.cout());
defparam \d0_in_size[2]~0 .lut_mask = 16'hAACC;
defparam \d0_in_size[2]~0 .sum_lutc_input = "datac";

dffeas \in_size_reg[1] (
	.clk(clk_clk),
	.d(sink0_data[131]),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.q(\in_size_reg[1]~q ),
	.prn(vcc));
defparam \in_size_reg[1] .is_wysiwyg = "true";
defparam \in_size_reg[1] .power_up = "low";

cycloneive_lcell_comb \d0_in_size[1]~1 (
	.dataa(sink0_data[131]),
	.datab(\in_size_reg[1]~q ),
	.datac(gnd),
	.datad(\new_burst_reg~q ),
	.cin(gnd),
	.combout(\d0_in_size[1]~1_combout ),
	.cout());
defparam \d0_in_size[1]~1 .lut_mask = 16'hAACC;
defparam \d0_in_size[1]~1 .sum_lutc_input = "datac";

cycloneive_lcell_comb \ShiftLeft0~0 (
	.dataa(\d0_in_size[0]~2_combout ),
	.datab(\d0_in_size[2]~0_combout ),
	.datac(gnd),
	.datad(\d0_in_size[1]~1_combout ),
	.cin(gnd),
	.combout(\ShiftLeft0~0_combout ),
	.cout());
defparam \ShiftLeft0~0 .lut_mask = 16'h1100;
defparam \ShiftLeft0~0 .sum_lutc_input = "datac";

dffeas \int_byte_cnt_narrow_reg[2] (
	.clk(clk_clk),
	.d(\ShiftLeft0~0_combout ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\load_next_out_cmd~combout ),
	.q(\int_byte_cnt_narrow_reg[2]~q ),
	.prn(vcc));
defparam \int_byte_cnt_narrow_reg[2] .is_wysiwyg = "true";
defparam \int_byte_cnt_narrow_reg[2] .power_up = "low";

cycloneive_lcell_comb \ShiftLeft0~1 (
	.dataa(\d0_in_size[0]~2_combout ),
	.datab(gnd),
	.datac(\d0_in_size[1]~1_combout ),
	.datad(\d0_in_size[2]~0_combout ),
	.cin(gnd),
	.combout(\ShiftLeft0~1_combout ),
	.cout());
defparam \ShiftLeft0~1 .lut_mask = 16'h000A;
defparam \ShiftLeft0~1 .sum_lutc_input = "datac";

dffeas \int_byte_cnt_narrow_reg[1] (
	.clk(clk_clk),
	.d(\ShiftLeft0~1_combout ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\load_next_out_cmd~combout ),
	.q(\int_byte_cnt_narrow_reg[1]~q ),
	.prn(vcc));
defparam \int_byte_cnt_narrow_reg[1] .is_wysiwyg = "true";
defparam \int_byte_cnt_narrow_reg[1] .power_up = "low";

cycloneive_lcell_comb \ShiftLeft0~2 (
	.dataa(\d0_in_size[1]~1_combout ),
	.datab(\d0_in_size[0]~2_combout ),
	.datac(\d0_in_size[2]~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ShiftLeft0~2_combout ),
	.cout());
defparam \ShiftLeft0~2 .lut_mask = 16'h0101;
defparam \ShiftLeft0~2 .sum_lutc_input = "datac";

dffeas \int_byte_cnt_narrow_reg[0] (
	.clk(clk_clk),
	.d(\ShiftLeft0~2_combout ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\load_next_out_cmd~combout ),
	.q(\int_byte_cnt_narrow_reg[0]~q ),
	.prn(vcc));
defparam \int_byte_cnt_narrow_reg[0] .is_wysiwyg = "true";
defparam \int_byte_cnt_narrow_reg[0] .power_up = "low";

cycloneive_lcell_comb \Add0~0 (
	.dataa(int_nxt_addr_reg_dly_0),
	.datab(\int_byte_cnt_narrow_reg[0]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Add0~0_combout ),
	.cout(\Add0~1 ));
defparam \Add0~0 .lut_mask = 16'h6688;
defparam \Add0~0 .sum_lutc_input = "datac";

cycloneive_lcell_comb \Add0~2 (
	.dataa(int_nxt_addr_reg_dly_1),
	.datab(\int_byte_cnt_narrow_reg[1]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~1 ),
	.combout(\Add0~2_combout ),
	.cout(\Add0~3 ));
defparam \Add0~2 .lut_mask = 16'h9617;
defparam \Add0~2 .sum_lutc_input = "cin";

cycloneive_lcell_comb \Add0~4 (
	.dataa(int_nxt_addr_reg_dly_2),
	.datab(\int_byte_cnt_narrow_reg[2]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~3 ),
	.combout(\Add0~4_combout ),
	.cout(\Add0~5 ));
defparam \Add0~4 .lut_mask = 16'h698E;
defparam \Add0~4 .sum_lutc_input = "cin";

cycloneive_lcell_comb \d0_int_nxt_addr[2]~2 (
	.dataa(\int_nxt_addr_reg[2]~q ),
	.datab(\in_burstwrap_reg[2]~q ),
	.datac(\Add0~4_combout ),
	.datad(\new_burst_reg~q ),
	.cin(gnd),
	.combout(\d0_int_nxt_addr[2]~2_combout ),
	.cout());
defparam \d0_int_nxt_addr[2]~2 .lut_mask = 16'h00EA;
defparam \d0_int_nxt_addr[2]~2 .sum_lutc_input = "datac";

cycloneive_lcell_comb \d0_int_nxt_addr[2]~3 (
	.dataa(sink0_data[106]),
	.datab(sink0_data[107]),
	.datac(data1_23),
	.datad(out_data_2),
	.cin(gnd),
	.combout(\d0_int_nxt_addr[2]~3_combout ),
	.cout());
defparam \d0_int_nxt_addr[2]~3 .lut_mask = 16'hEAC0;
defparam \d0_int_nxt_addr[2]~3 .sum_lutc_input = "datac";

cycloneive_lcell_comb \d0_int_nxt_addr[2]~40 (
	.dataa(sink0_data[132]),
	.datab(gnd),
	.datac(\new_burst_reg~q ),
	.datad(\d0_int_nxt_addr[2]~3_combout ),
	.cin(gnd),
	.combout(\d0_int_nxt_addr[2]~40_combout ),
	.cout());
defparam \d0_int_nxt_addr[2]~40 .lut_mask = 16'h5000;
defparam \d0_int_nxt_addr[2]~40 .sum_lutc_input = "datac";

cycloneive_lcell_comb \d0_int_nxt_addr[2]~4 (
	.dataa(\d0_int_nxt_addr[2]~2_combout ),
	.datab(\d0_int_nxt_addr[2]~40_combout ),
	.datac(\d0_in_size[1]~1_combout ),
	.datad(\d0_in_size[0]~2_combout ),
	.cin(gnd),
	.combout(\d0_int_nxt_addr[2]~4_combout ),
	.cout());
defparam \d0_int_nxt_addr[2]~4 .lut_mask = 16'hAEEE;
defparam \d0_int_nxt_addr[2]~4 .sum_lutc_input = "datac";

cycloneive_lcell_comb \d0_int_nxt_addr[1]~5 (
	.dataa(sink0_data[106]),
	.datab(sink0_data[107]),
	.datac(data1_22),
	.datad(out_data_1),
	.cin(gnd),
	.combout(\d0_int_nxt_addr[1]~5_combout ),
	.cout());
defparam \d0_int_nxt_addr[1]~5 .lut_mask = 16'hEAC0;
defparam \d0_int_nxt_addr[1]~5 .sum_lutc_input = "datac";

cycloneive_lcell_comb \d0_int_nxt_addr[1]~6 (
	.dataa(\new_burst_reg~q ),
	.datab(\d0_int_nxt_addr[1]~5_combout ),
	.datac(\d0_in_size[1]~1_combout ),
	.datad(\d0_in_size[2]~0_combout ),
	.cin(gnd),
	.combout(\d0_int_nxt_addr[1]~6_combout ),
	.cout());
defparam \d0_int_nxt_addr[1]~6 .lut_mask = 16'h0008;
defparam \d0_int_nxt_addr[1]~6 .sum_lutc_input = "datac";

dffeas \in_burstwrap_reg[1] (
	.clk(clk_clk),
	.d(sink0_data[123]),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.q(\in_burstwrap_reg[1]~q ),
	.prn(vcc));
defparam \in_burstwrap_reg[1] .is_wysiwyg = "true";
defparam \in_burstwrap_reg[1] .power_up = "low";

cycloneive_lcell_comb \nxt_addr[1]~0 (
	.dataa(\d0_int_nxt_addr[1]~8_combout ),
	.datab(\new_burst_reg~q ),
	.datac(\in_burstwrap_reg[1]~q ),
	.datad(sink0_data[123]),
	.cin(gnd),
	.combout(\nxt_addr[1]~0_combout ),
	.cout());
defparam \nxt_addr[1]~0 .lut_mask = 16'h028A;
defparam \nxt_addr[1]~0 .sum_lutc_input = "datac";

dffeas \int_nxt_addr_reg[1] (
	.clk(clk_clk),
	.d(\nxt_addr[1]~0_combout ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\load_next_out_cmd~combout ),
	.q(\int_nxt_addr_reg[1]~q ),
	.prn(vcc));
defparam \int_nxt_addr_reg[1] .is_wysiwyg = "true";
defparam \int_nxt_addr_reg[1] .power_up = "low";

cycloneive_lcell_comb \d0_int_nxt_addr[1]~7 (
	.dataa(\int_nxt_addr_reg[1]~q ),
	.datab(\Add0~2_combout ),
	.datac(\in_burstwrap_reg[1]~q ),
	.datad(\new_burst_reg~q ),
	.cin(gnd),
	.combout(\d0_int_nxt_addr[1]~7_combout ),
	.cout());
defparam \d0_int_nxt_addr[1]~7 .lut_mask = 16'h00EA;
defparam \d0_int_nxt_addr[1]~7 .sum_lutc_input = "datac";

cycloneive_lcell_comb \d0_int_nxt_addr[1]~8 (
	.dataa(\d0_int_nxt_addr[1]~6_combout ),
	.datab(\d0_int_nxt_addr[1]~7_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\d0_int_nxt_addr[1]~8_combout ),
	.cout());
defparam \d0_int_nxt_addr[1]~8 .lut_mask = 16'hEEEE;
defparam \d0_int_nxt_addr[1]~8 .sum_lutc_input = "datac";

dffeas \in_burstwrap_reg[0] (
	.clk(clk_clk),
	.d(sink0_data[122]),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.q(\in_burstwrap_reg[0]~q ),
	.prn(vcc));
defparam \in_burstwrap_reg[0] .is_wysiwyg = "true";
defparam \in_burstwrap_reg[0] .power_up = "low";

cycloneive_lcell_comb \nxt_addr[0] (
	.dataa(\d0_int_nxt_addr[0]~12_combout ),
	.datab(\new_burst_reg~q ),
	.datac(\in_burstwrap_reg[0]~q ),
	.datad(sink0_data[122]),
	.cin(gnd),
	.combout(\nxt_addr[0]~combout ),
	.cout());
defparam \nxt_addr[0] .lut_mask = 16'h028A;
defparam \nxt_addr[0] .sum_lutc_input = "datac";

dffeas \int_nxt_addr_reg[0] (
	.clk(clk_clk),
	.d(\nxt_addr[0]~combout ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\load_next_out_cmd~combout ),
	.q(\int_nxt_addr_reg[0]~q ),
	.prn(vcc));
defparam \int_nxt_addr_reg[0] .is_wysiwyg = "true";
defparam \int_nxt_addr_reg[0] .power_up = "low";

cycloneive_lcell_comb \d0_int_nxt_addr[0]~9 (
	.dataa(\int_nxt_addr_reg[0]~q ),
	.datab(\Add0~0_combout ),
	.datac(\in_burstwrap_reg[0]~q ),
	.datad(\new_burst_reg~q ),
	.cin(gnd),
	.combout(\d0_int_nxt_addr[0]~9_combout ),
	.cout());
defparam \d0_int_nxt_addr[0]~9 .lut_mask = 16'h00EA;
defparam \d0_int_nxt_addr[0]~9 .sum_lutc_input = "datac";

cycloneive_lcell_comb \d0_int_nxt_addr[0]~10 (
	.dataa(sink0_data[106]),
	.datab(sink0_data[107]),
	.datac(data1_21),
	.datad(out_data_0),
	.cin(gnd),
	.combout(\d0_int_nxt_addr[0]~10_combout ),
	.cout());
defparam \d0_int_nxt_addr[0]~10 .lut_mask = 16'hEAC0;
defparam \d0_int_nxt_addr[0]~10 .sum_lutc_input = "datac";

cycloneive_lcell_comb \d0_int_nxt_addr[0]~11 (
	.dataa(\new_burst_reg~q ),
	.datab(\d0_in_size[1]~1_combout ),
	.datac(\d0_in_size[0]~2_combout ),
	.datad(\d0_in_size[2]~0_combout ),
	.cin(gnd),
	.combout(\d0_int_nxt_addr[0]~11_combout ),
	.cout());
defparam \d0_int_nxt_addr[0]~11 .lut_mask = 16'h0002;
defparam \d0_int_nxt_addr[0]~11 .sum_lutc_input = "datac";

cycloneive_lcell_comb \d0_int_nxt_addr[0]~12 (
	.dataa(\d0_int_nxt_addr[0]~9_combout ),
	.datab(\d0_int_nxt_addr[0]~10_combout ),
	.datac(\d0_int_nxt_addr[0]~11_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\d0_int_nxt_addr[0]~12_combout ),
	.cout());
defparam \d0_int_nxt_addr[0]~12 .lut_mask = 16'hEAEA;
defparam \d0_int_nxt_addr[0]~12 .sum_lutc_input = "datac";

dffeas \in_byteen_reg[5] (
	.clk(clk_clk),
	.d(sink0_data[69]),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.q(\in_byteen_reg[5]~q ),
	.prn(vcc));
defparam \in_byteen_reg[5] .is_wysiwyg = "true";
defparam \in_byteen_reg[5] .power_up = "low";

cycloneive_lcell_comb \source0_data[66]~11 (
	.dataa(\state.ST_COMP_TRANS~q ),
	.datab(in_narrow_reg1),
	.datac(gnd),
	.datad(int_nxt_addr_reg_dly_2),
	.cin(gnd),
	.combout(\source0_data[66]~11_combout ),
	.cout());
defparam \source0_data[66]~11 .lut_mask = 16'h0088;
defparam \source0_data[66]~11 .sum_lutc_input = "datac";

cycloneive_lcell_comb \Decoder1~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\in_size_reg[2]~q ),
	.datad(\in_size_reg[1]~q ),
	.cin(gnd),
	.combout(\Decoder1~0_combout ),
	.cout());
defparam \Decoder1~0 .lut_mask = 16'h000F;
defparam \Decoder1~0 .sum_lutc_input = "datac";

cycloneive_lcell_comb \source0_data[68]~12 (
	.dataa(\state.ST_COMP_TRANS~q ),
	.datab(in_narrow_reg1),
	.datac(int_nxt_addr_reg_dly_2),
	.datad(int_nxt_addr_reg_dly_1),
	.cin(gnd),
	.combout(\source0_data[68]~12_combout ),
	.cout());
defparam \source0_data[68]~12 .lut_mask = 16'h8880;
defparam \source0_data[68]~12 .sum_lutc_input = "datac";

cycloneive_lcell_comb \WideOr1~0 (
	.dataa(\in_size_reg[2]~q ),
	.datab(\in_size_reg[1]~q ),
	.datac(\in_size_reg[0]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\WideOr1~0_combout ),
	.cout());
defparam \WideOr1~0 .lut_mask = 16'hEAEA;
defparam \WideOr1~0 .sum_lutc_input = "datac";

cycloneive_lcell_comb \source0_data[69]~13 (
	.dataa(\source0_data[66]~11_combout ),
	.datab(\Decoder1~0_combout ),
	.datac(\source0_data[68]~12_combout ),
	.datad(\WideOr1~0_combout ),
	.cin(gnd),
	.combout(\source0_data[69]~13_combout ),
	.cout());
defparam \source0_data[69]~13 .lut_mask = 16'h7A70;
defparam \source0_data[69]~13 .sum_lutc_input = "datac";

cycloneive_lcell_comb \ShiftLeft1~0 (
	.dataa(\in_size_reg[0]~q ),
	.datab(int_nxt_addr_reg_dly_0),
	.datac(\Decoder1~0_combout ),
	.datad(int_nxt_addr_reg_dly_1),
	.cin(gnd),
	.combout(\ShiftLeft1~0_combout ),
	.cout());
defparam \ShiftLeft1~0 .lut_mask = 16'h00EF;
defparam \ShiftLeft1~0 .sum_lutc_input = "datac";

cycloneive_lcell_comb \ShiftLeft1~1 (
	.dataa(\in_size_reg[2]~q ),
	.datab(\in_size_reg[1]~q ),
	.datac(\in_size_reg[0]~q ),
	.datad(int_nxt_addr_reg_dly_0),
	.cin(gnd),
	.combout(\ShiftLeft1~1_combout ),
	.cout());
defparam \ShiftLeft1~1 .lut_mask = 16'hEEEA;
defparam \ShiftLeft1~1 .sum_lutc_input = "datac";

dffeas \in_byteen_reg[6] (
	.clk(clk_clk),
	.d(sink0_data[70]),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.q(\in_byteen_reg[6]~q ),
	.prn(vcc));
defparam \in_byteen_reg[6] .is_wysiwyg = "true";
defparam \in_byteen_reg[6] .power_up = "low";

cycloneive_lcell_comb \source0_data[70]~15 (
	.dataa(\source0_data[68]~12_combout ),
	.datab(\in_byteen_reg[6]~q ),
	.datac(\source0_data[66]~11_combout ),
	.datad(\WideOr1~0_combout ),
	.cin(gnd),
	.combout(\source0_data[70]~15_combout ),
	.cout());
defparam \source0_data[70]~15 .lut_mask = 16'h5E0E;
defparam \source0_data[70]~15 .sum_lutc_input = "datac";

cycloneive_lcell_comb \ShiftLeft1~2 (
	.dataa(\in_size_reg[0]~q ),
	.datab(\Decoder1~0_combout ),
	.datac(int_nxt_addr_reg_dly_1),
	.datad(int_nxt_addr_reg_dly_0),
	.cin(gnd),
	.combout(\ShiftLeft1~2_combout ),
	.cout());
defparam \ShiftLeft1~2 .lut_mask = 16'h0BF3;
defparam \ShiftLeft1~2 .sum_lutc_input = "datac";

cycloneive_lcell_comb \ShiftLeft1~3 (
	.dataa(\in_size_reg[2]~q ),
	.datab(\in_size_reg[1]~q ),
	.datac(\in_size_reg[0]~q ),
	.datad(int_nxt_addr_reg_dly_0),
	.cin(gnd),
	.combout(\ShiftLeft1~3_combout ),
	.cout());
defparam \ShiftLeft1~3 .lut_mask = 16'hFFFE;
defparam \ShiftLeft1~3 .sum_lutc_input = "datac";

cycloneive_lcell_comb \ShiftLeft1~4 (
	.dataa(int_nxt_addr_reg_dly_1),
	.datab(\ShiftLeft1~3_combout ),
	.datac(\WideOr1~0_combout ),
	.datad(int_nxt_addr_reg_dly_2),
	.cin(gnd),
	.combout(\ShiftLeft1~4_combout ),
	.cout());
defparam \ShiftLeft1~4 .lut_mask = 16'h88F0;
defparam \ShiftLeft1~4 .sum_lutc_input = "datac";

cycloneive_lcell_comb \source0_data[64]~17 (
	.dataa(gnd),
	.datab(gnd),
	.datac(int_nxt_addr_reg_dly_2),
	.datad(int_nxt_addr_reg_dly_1),
	.cin(gnd),
	.combout(\source0_data[64]~17_combout ),
	.cout());
defparam \source0_data[64]~17 .lut_mask = 16'h000F;
defparam \source0_data[64]~17 .sum_lutc_input = "datac";

cycloneive_lcell_comb \ShiftLeft1~6 (
	.dataa(\in_size_reg[2]~q ),
	.datab(\in_size_reg[1]~q ),
	.datac(\in_size_reg[0]~q ),
	.datad(int_nxt_addr_reg_dly_0),
	.cin(gnd),
	.combout(\ShiftLeft1~6_combout ),
	.cout());
defparam \ShiftLeft1~6 .lut_mask = 16'hFEEE;
defparam \ShiftLeft1~6 .sum_lutc_input = "datac";

dffeas \in_byteen_reg[4] (
	.clk(clk_clk),
	.d(sink0_data[68]),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.q(\in_byteen_reg[4]~q ),
	.prn(vcc));
defparam \in_byteen_reg[4] .is_wysiwyg = "true";
defparam \in_byteen_reg[4] .power_up = "low";

cycloneive_lcell_comb \source0_data[68]~21 (
	.dataa(\source0_data[68]~12_combout ),
	.datab(\in_byteen_reg[4]~q ),
	.datac(\source0_data[66]~11_combout ),
	.datad(\ShiftLeft1~1_combout ),
	.cin(gnd),
	.combout(\source0_data[68]~21_combout ),
	.cout());
defparam \source0_data[68]~21 .lut_mask = 16'h5E0E;
defparam \source0_data[68]~21 .sum_lutc_input = "datac";

cycloneive_lcell_comb \ShiftLeft1~7 (
	.dataa(int_nxt_addr_reg_dly_1),
	.datab(int_nxt_addr_reg_dly_0),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\ShiftLeft1~7_combout ),
	.cout());
defparam \ShiftLeft1~7 .lut_mask = 16'hEEEE;
defparam \ShiftLeft1~7 .sum_lutc_input = "datac";

cycloneive_lcell_comb \nxt_out_valid~2 (
	.dataa(gnd),
	.datab(cp_ready1),
	.datac(\in_bytecount_reg_zero~q ),
	.datad(\new_burst_reg~q ),
	.cin(gnd),
	.combout(\nxt_out_valid~2_combout ),
	.cout());
defparam \nxt_out_valid~2 .lut_mask = 16'h03CF;
defparam \nxt_out_valid~2 .sum_lutc_input = "datac";

cycloneive_lcell_comb \nxt_out_valid~3 (
	.dataa(in_ready_hold),
	.datab(WideOr1),
	.datac(\state.ST_COMP_TRANS~q ),
	.datad(\nxt_out_valid~2_combout ),
	.cin(gnd),
	.combout(\nxt_out_valid~3_combout ),
	.cout());
defparam \nxt_out_valid~3 .lut_mask = 16'hF888;
defparam \nxt_out_valid~3 .sum_lutc_input = "datac";

cycloneive_lcell_comb \Selector3~1 (
	.dataa(\Selector3~0_combout ),
	.datab(\WideOr0~0_combout ),
	.datac(\Add4~27_combout ),
	.datad(\WideOr0~1_combout ),
	.cin(gnd),
	.combout(\Selector3~1_combout ),
	.cout());
defparam \Selector3~1 .lut_mask = 16'hAAA8;
defparam \Selector3~1 .sum_lutc_input = "datac";

cycloneive_lcell_comb \WideNor0~1 (
	.dataa(write_cp_data_113),
	.datab(write_cp_data_114),
	.datac(write_cp_data_115),
	.datad(write_cp_data_116),
	.cin(gnd),
	.combout(\WideNor0~1_combout ),
	.cout());
defparam \WideNor0~1 .lut_mask = 16'hFFFE;
defparam \WideNor0~1 .sum_lutc_input = "datac";

cycloneive_lcell_comb \WideNor0~2 (
	.dataa(write_cp_data_117),
	.datab(write_cp_data_118),
	.datac(write_cp_data_119),
	.datad(write_cp_data_120),
	.cin(gnd),
	.combout(\WideNor0~2_combout ),
	.cout());
defparam \WideNor0~2 .lut_mask = 16'hFFFE;
defparam \WideNor0~2 .sum_lutc_input = "datac";

cycloneive_lcell_comb \source0_data[68]~24 (
	.dataa(in_narrow_reg1),
	.datab(int_nxt_addr_reg_dly_2),
	.datac(int_nxt_addr_reg_dly_1),
	.datad(gnd),
	.cin(gnd),
	.combout(\source0_data[68]~24_combout ),
	.cout());
defparam \source0_data[68]~24 .lut_mask = 16'hA8A8;
defparam \source0_data[68]~24 .sum_lutc_input = "datac";

cycloneive_lcell_comb \source0_data[68]~25 (
	.dataa(int_nxt_addr_reg_dly_2),
	.datab(int_nxt_addr_reg_dly_1),
	.datac(\ShiftLeft1~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\source0_data[68]~25_combout ),
	.cout());
defparam \source0_data[68]~25 .lut_mask = 16'hBABA;
defparam \source0_data[68]~25 .sum_lutc_input = "datac";

cycloneive_lcell_comb \source0_data[68]~26 (
	.dataa(in_narrow_reg1),
	.datab(\in_byteen_reg[4]~q ),
	.datac(\source0_data[68]~25_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\source0_data[68]~26_combout ),
	.cout());
defparam \source0_data[68]~26 .lut_mask = 16'hE4E4;
defparam \source0_data[68]~26 .sum_lutc_input = "datac";

cycloneive_lcell_comb \source0_data[70]~28 (
	.dataa(int_nxt_addr_reg_dly_2),
	.datab(int_nxt_addr_reg_dly_1),
	.datac(\WideOr1~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\source0_data[70]~28_combout ),
	.cout());
defparam \source0_data[70]~28 .lut_mask = 16'hBABA;
defparam \source0_data[70]~28 .sum_lutc_input = "datac";

cycloneive_lcell_comb \source0_data[70]~29 (
	.dataa(in_narrow_reg1),
	.datab(\in_byteen_reg[6]~q ),
	.datac(\source0_data[70]~28_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\source0_data[70]~29_combout ),
	.cout());
defparam \source0_data[70]~29 .lut_mask = 16'hE4E4;
defparam \source0_data[70]~29 .sum_lutc_input = "datac";

dffeas \in_burstwrap_reg[3] (
	.clk(clk_clk),
	.d(sink0_data[125]),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.q(\in_burstwrap_reg[3]~q ),
	.prn(vcc));
defparam \in_burstwrap_reg[3] .is_wysiwyg = "true";
defparam \in_burstwrap_reg[3] .power_up = "low";

cycloneive_lcell_comb \nxt_addr[3]~1 (
	.dataa(sink0_data[107]),
	.datab(Selector12),
	.datac(sink0_data[106]),
	.datad(Selector4),
	.cin(gnd),
	.combout(\nxt_addr[3]~1_combout ),
	.cout());
defparam \nxt_addr[3]~1 .lut_mask = 16'hF888;
defparam \nxt_addr[3]~1 .sum_lutc_input = "datac";

cycloneive_lcell_comb \nxt_addr[3]~2 (
	.dataa(\d0_int_nxt_addr[3]~15_combout ),
	.datab(\new_burst_reg~q ),
	.datac(\in_burstwrap_reg[3]~q ),
	.datad(\nxt_addr[3]~1_combout ),
	.cin(gnd),
	.combout(\nxt_addr[3]~2_combout ),
	.cout());
defparam \nxt_addr[3]~2 .lut_mask = 16'h028A;
defparam \nxt_addr[3]~2 .sum_lutc_input = "datac";

dffeas \int_nxt_addr_reg[3] (
	.clk(clk_clk),
	.d(\nxt_addr[3]~2_combout ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\load_next_out_cmd~combout ),
	.q(\int_nxt_addr_reg[3]~q ),
	.prn(vcc));
defparam \int_nxt_addr_reg[3] .is_wysiwyg = "true";
defparam \int_nxt_addr_reg[3] .power_up = "low";

cycloneive_lcell_comb \ShiftLeft0~3 (
	.dataa(\d0_in_size[1]~1_combout ),
	.datab(\d0_in_size[0]~2_combout ),
	.datac(gnd),
	.datad(\d0_in_size[2]~0_combout ),
	.cin(gnd),
	.combout(\ShiftLeft0~3_combout ),
	.cout());
defparam \ShiftLeft0~3 .lut_mask = 16'h0088;
defparam \ShiftLeft0~3 .sum_lutc_input = "datac";

dffeas \int_byte_cnt_narrow_reg[3] (
	.clk(clk_clk),
	.d(\ShiftLeft0~3_combout ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\load_next_out_cmd~combout ),
	.q(\int_byte_cnt_narrow_reg[3]~q ),
	.prn(vcc));
defparam \int_byte_cnt_narrow_reg[3] .is_wysiwyg = "true";
defparam \int_byte_cnt_narrow_reg[3] .power_up = "low";

cycloneive_lcell_comb \Add0~6 (
	.dataa(int_nxt_addr_reg_dly_3),
	.datab(\int_byte_cnt_narrow_reg[3]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~5 ),
	.combout(\Add0~6_combout ),
	.cout(\Add0~7 ));
defparam \Add0~6 .lut_mask = 16'h9617;
defparam \Add0~6 .sum_lutc_input = "cin";

cycloneive_lcell_comb \d0_int_nxt_addr[3]~13 (
	.dataa(\int_nxt_addr_reg[3]~q ),
	.datab(\in_burstwrap_reg[3]~q ),
	.datac(\Add0~6_combout ),
	.datad(\new_burst_reg~q ),
	.cin(gnd),
	.combout(\d0_int_nxt_addr[3]~13_combout ),
	.cout());
defparam \d0_int_nxt_addr[3]~13 .lut_mask = 16'h00EA;
defparam \d0_int_nxt_addr[3]~13 .sum_lutc_input = "datac";

cycloneive_lcell_comb \d0_int_nxt_addr[3]~14 (
	.dataa(sink0_data[106]),
	.datab(sink0_data[107]),
	.datac(data1_24),
	.datad(base_address_3),
	.cin(gnd),
	.combout(\d0_int_nxt_addr[3]~14_combout ),
	.cout());
defparam \d0_int_nxt_addr[3]~14 .lut_mask = 16'hEAC0;
defparam \d0_int_nxt_addr[3]~14 .sum_lutc_input = "datac";

cycloneive_lcell_comb \d0_int_nxt_addr[3]~15 (
	.dataa(\d0_int_nxt_addr[3]~13_combout ),
	.datab(\new_burst_reg~q ),
	.datac(\d0_int_nxt_addr[3]~14_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\d0_int_nxt_addr[3]~15_combout ),
	.cout());
defparam \d0_int_nxt_addr[3]~15 .lut_mask = 16'hEAEA;
defparam \d0_int_nxt_addr[3]~15 .sum_lutc_input = "datac";

dffeas \in_burstwrap_reg[4] (
	.clk(clk_clk),
	.d(sink0_data[126]),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.q(\in_burstwrap_reg[4]~q ),
	.prn(vcc));
defparam \in_burstwrap_reg[4] .is_wysiwyg = "true";
defparam \in_burstwrap_reg[4] .power_up = "low";

cycloneive_lcell_comb \nxt_addr[4]~3 (
	.dataa(sink0_data[107]),
	.datab(Selector11),
	.datac(sink0_data[106]),
	.datad(Selector3),
	.cin(gnd),
	.combout(\nxt_addr[4]~3_combout ),
	.cout());
defparam \nxt_addr[4]~3 .lut_mask = 16'hF888;
defparam \nxt_addr[4]~3 .sum_lutc_input = "datac";

cycloneive_lcell_comb \nxt_addr[4]~4 (
	.dataa(\d0_int_nxt_addr[4]~18_combout ),
	.datab(\new_burst_reg~q ),
	.datac(\in_burstwrap_reg[4]~q ),
	.datad(\nxt_addr[4]~3_combout ),
	.cin(gnd),
	.combout(\nxt_addr[4]~4_combout ),
	.cout());
defparam \nxt_addr[4]~4 .lut_mask = 16'h028A;
defparam \nxt_addr[4]~4 .sum_lutc_input = "datac";

dffeas \int_nxt_addr_reg[4] (
	.clk(clk_clk),
	.d(\nxt_addr[4]~4_combout ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\load_next_out_cmd~combout ),
	.q(\int_nxt_addr_reg[4]~q ),
	.prn(vcc));
defparam \int_nxt_addr_reg[4] .is_wysiwyg = "true";
defparam \int_nxt_addr_reg[4] .power_up = "low";

cycloneive_lcell_comb \ShiftLeft0~4 (
	.dataa(\d0_in_size[1]~1_combout ),
	.datab(\d0_in_size[0]~2_combout ),
	.datac(gnd),
	.datad(\d0_in_size[2]~0_combout ),
	.cin(gnd),
	.combout(\ShiftLeft0~4_combout ),
	.cout());
defparam \ShiftLeft0~4 .lut_mask = 16'h1100;
defparam \ShiftLeft0~4 .sum_lutc_input = "datac";

dffeas \int_byte_cnt_narrow_reg[4] (
	.clk(clk_clk),
	.d(\ShiftLeft0~4_combout ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\load_next_out_cmd~combout ),
	.q(\int_byte_cnt_narrow_reg[4]~q ),
	.prn(vcc));
defparam \int_byte_cnt_narrow_reg[4] .is_wysiwyg = "true";
defparam \int_byte_cnt_narrow_reg[4] .power_up = "low";

cycloneive_lcell_comb \Add0~8 (
	.dataa(int_nxt_addr_reg_dly_4),
	.datab(\int_byte_cnt_narrow_reg[4]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~7 ),
	.combout(\Add0~8_combout ),
	.cout(\Add0~9 ));
defparam \Add0~8 .lut_mask = 16'h698E;
defparam \Add0~8 .sum_lutc_input = "cin";

cycloneive_lcell_comb \d0_int_nxt_addr[4]~16 (
	.dataa(\int_nxt_addr_reg[4]~q ),
	.datab(\in_burstwrap_reg[4]~q ),
	.datac(\Add0~8_combout ),
	.datad(\new_burst_reg~q ),
	.cin(gnd),
	.combout(\d0_int_nxt_addr[4]~16_combout ),
	.cout());
defparam \d0_int_nxt_addr[4]~16 .lut_mask = 16'h00EA;
defparam \d0_int_nxt_addr[4]~16 .sum_lutc_input = "datac";

cycloneive_lcell_comb \d0_int_nxt_addr[4]~17 (
	.dataa(sink0_data[106]),
	.datab(sink0_data[107]),
	.datac(data1_25),
	.datad(base_address_4),
	.cin(gnd),
	.combout(\d0_int_nxt_addr[4]~17_combout ),
	.cout());
defparam \d0_int_nxt_addr[4]~17 .lut_mask = 16'hEAC0;
defparam \d0_int_nxt_addr[4]~17 .sum_lutc_input = "datac";

cycloneive_lcell_comb \d0_int_nxt_addr[4]~18 (
	.dataa(\d0_int_nxt_addr[4]~16_combout ),
	.datab(\new_burst_reg~q ),
	.datac(\d0_int_nxt_addr[4]~17_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\d0_int_nxt_addr[4]~18_combout ),
	.cout());
defparam \d0_int_nxt_addr[4]~18 .lut_mask = 16'hEAEA;
defparam \d0_int_nxt_addr[4]~18 .sum_lutc_input = "datac";

dffeas \in_burstwrap_reg[5] (
	.clk(clk_clk),
	.d(sink0_data[127]),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.q(\in_burstwrap_reg[5]~q ),
	.prn(vcc));
defparam \in_burstwrap_reg[5] .is_wysiwyg = "true";
defparam \in_burstwrap_reg[5] .power_up = "low";

cycloneive_lcell_comb \nxt_addr[5]~5 (
	.dataa(sink0_data[107]),
	.datab(Selector10),
	.datac(sink0_data[106]),
	.datad(Selector2),
	.cin(gnd),
	.combout(\nxt_addr[5]~5_combout ),
	.cout());
defparam \nxt_addr[5]~5 .lut_mask = 16'hF888;
defparam \nxt_addr[5]~5 .sum_lutc_input = "datac";

cycloneive_lcell_comb \nxt_addr[5]~6 (
	.dataa(\d0_int_nxt_addr[5]~21_combout ),
	.datab(\new_burst_reg~q ),
	.datac(\in_burstwrap_reg[5]~q ),
	.datad(\nxt_addr[5]~5_combout ),
	.cin(gnd),
	.combout(\nxt_addr[5]~6_combout ),
	.cout());
defparam \nxt_addr[5]~6 .lut_mask = 16'h028A;
defparam \nxt_addr[5]~6 .sum_lutc_input = "datac";

dffeas \int_nxt_addr_reg[5] (
	.clk(clk_clk),
	.d(\nxt_addr[5]~6_combout ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\load_next_out_cmd~combout ),
	.q(\int_nxt_addr_reg[5]~q ),
	.prn(vcc));
defparam \int_nxt_addr_reg[5] .is_wysiwyg = "true";
defparam \int_nxt_addr_reg[5] .power_up = "low";

cycloneive_lcell_comb \ShiftLeft0~5 (
	.dataa(\d0_in_size[0]~2_combout ),
	.datab(\d0_in_size[2]~0_combout ),
	.datac(gnd),
	.datad(\d0_in_size[1]~1_combout ),
	.cin(gnd),
	.combout(\ShiftLeft0~5_combout ),
	.cout());
defparam \ShiftLeft0~5 .lut_mask = 16'h0088;
defparam \ShiftLeft0~5 .sum_lutc_input = "datac";

dffeas \int_byte_cnt_narrow_reg[5] (
	.clk(clk_clk),
	.d(\ShiftLeft0~5_combout ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\load_next_out_cmd~combout ),
	.q(\int_byte_cnt_narrow_reg[5]~q ),
	.prn(vcc));
defparam \int_byte_cnt_narrow_reg[5] .is_wysiwyg = "true";
defparam \int_byte_cnt_narrow_reg[5] .power_up = "low";

cycloneive_lcell_comb \Add0~10 (
	.dataa(int_nxt_addr_reg_dly_5),
	.datab(\int_byte_cnt_narrow_reg[5]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~9 ),
	.combout(\Add0~10_combout ),
	.cout(\Add0~11 ));
defparam \Add0~10 .lut_mask = 16'h9617;
defparam \Add0~10 .sum_lutc_input = "cin";

cycloneive_lcell_comb \d0_int_nxt_addr[5]~19 (
	.dataa(\int_nxt_addr_reg[5]~q ),
	.datab(\in_burstwrap_reg[5]~q ),
	.datac(\Add0~10_combout ),
	.datad(\new_burst_reg~q ),
	.cin(gnd),
	.combout(\d0_int_nxt_addr[5]~19_combout ),
	.cout());
defparam \d0_int_nxt_addr[5]~19 .lut_mask = 16'h00EA;
defparam \d0_int_nxt_addr[5]~19 .sum_lutc_input = "datac";

cycloneive_lcell_comb \d0_int_nxt_addr[5]~20 (
	.dataa(sink0_data[106]),
	.datab(sink0_data[107]),
	.datac(data1_26),
	.datad(base_address_5),
	.cin(gnd),
	.combout(\d0_int_nxt_addr[5]~20_combout ),
	.cout());
defparam \d0_int_nxt_addr[5]~20 .lut_mask = 16'hEAC0;
defparam \d0_int_nxt_addr[5]~20 .sum_lutc_input = "datac";

cycloneive_lcell_comb \d0_int_nxt_addr[5]~21 (
	.dataa(\d0_int_nxt_addr[5]~19_combout ),
	.datab(\new_burst_reg~q ),
	.datac(\d0_int_nxt_addr[5]~20_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\d0_int_nxt_addr[5]~21_combout ),
	.cout());
defparam \d0_int_nxt_addr[5]~21 .lut_mask = 16'hEAEA;
defparam \d0_int_nxt_addr[5]~21 .sum_lutc_input = "datac";

dffeas \in_burstwrap_reg[6] (
	.clk(clk_clk),
	.d(sink0_data[128]),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.q(\in_burstwrap_reg[6]~q ),
	.prn(vcc));
defparam \in_burstwrap_reg[6] .is_wysiwyg = "true";
defparam \in_burstwrap_reg[6] .power_up = "low";

cycloneive_lcell_comb \nxt_addr[6] (
	.dataa(\d0_int_nxt_addr[6]~24_combout ),
	.datab(\new_burst_reg~q ),
	.datac(\in_burstwrap_reg[6]~q ),
	.datad(sink0_data[128]),
	.cin(gnd),
	.combout(\nxt_addr[6]~combout ),
	.cout());
defparam \nxt_addr[6] .lut_mask = 16'h028A;
defparam \nxt_addr[6] .sum_lutc_input = "datac";

dffeas \int_nxt_addr_reg[6] (
	.clk(clk_clk),
	.d(\nxt_addr[6]~combout ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\load_next_out_cmd~combout ),
	.q(\int_nxt_addr_reg[6]~q ),
	.prn(vcc));
defparam \int_nxt_addr_reg[6] .is_wysiwyg = "true";
defparam \int_nxt_addr_reg[6] .power_up = "low";

cycloneive_lcell_comb \ShiftLeft0~6 (
	.dataa(\d0_in_size[0]~2_combout ),
	.datab(gnd),
	.datac(\d0_in_size[1]~1_combout ),
	.datad(\d0_in_size[2]~0_combout ),
	.cin(gnd),
	.combout(\ShiftLeft0~6_combout ),
	.cout());
defparam \ShiftLeft0~6 .lut_mask = 16'h5000;
defparam \ShiftLeft0~6 .sum_lutc_input = "datac";

dffeas \int_byte_cnt_narrow_reg[6] (
	.clk(clk_clk),
	.d(\ShiftLeft0~6_combout ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\load_next_out_cmd~combout ),
	.q(\int_byte_cnt_narrow_reg[6]~q ),
	.prn(vcc));
defparam \int_byte_cnt_narrow_reg[6] .is_wysiwyg = "true";
defparam \int_byte_cnt_narrow_reg[6] .power_up = "low";

cycloneive_lcell_comb \Add0~12 (
	.dataa(int_nxt_addr_reg_dly_6),
	.datab(\int_byte_cnt_narrow_reg[6]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~11 ),
	.combout(\Add0~12_combout ),
	.cout(\Add0~13 ));
defparam \Add0~12 .lut_mask = 16'h698E;
defparam \Add0~12 .sum_lutc_input = "cin";

cycloneive_lcell_comb \d0_int_nxt_addr[6]~22 (
	.dataa(\int_nxt_addr_reg[6]~q ),
	.datab(\in_burstwrap_reg[6]~q ),
	.datac(\Add0~12_combout ),
	.datad(\new_burst_reg~q ),
	.cin(gnd),
	.combout(\d0_int_nxt_addr[6]~22_combout ),
	.cout());
defparam \d0_int_nxt_addr[6]~22 .lut_mask = 16'h00EA;
defparam \d0_int_nxt_addr[6]~22 .sum_lutc_input = "datac";

cycloneive_lcell_comb \d0_int_nxt_addr[6]~23 (
	.dataa(sink0_data[106]),
	.datab(sink0_data[107]),
	.datac(data1_27),
	.datad(base_address_6),
	.cin(gnd),
	.combout(\d0_int_nxt_addr[6]~23_combout ),
	.cout());
defparam \d0_int_nxt_addr[6]~23 .lut_mask = 16'hEAC0;
defparam \d0_int_nxt_addr[6]~23 .sum_lutc_input = "datac";

cycloneive_lcell_comb \d0_int_nxt_addr[6]~24 (
	.dataa(\d0_int_nxt_addr[6]~22_combout ),
	.datab(\new_burst_reg~q ),
	.datac(\d0_int_nxt_addr[6]~23_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\d0_int_nxt_addr[6]~24_combout ),
	.cout());
defparam \d0_int_nxt_addr[6]~24 .lut_mask = 16'hEAEA;
defparam \d0_int_nxt_addr[6]~24 .sum_lutc_input = "datac";

dffeas \in_burstwrap_reg[7] (
	.clk(clk_clk),
	.d(sink0_data[129]),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.q(\in_burstwrap_reg[7]~q ),
	.prn(vcc));
defparam \in_burstwrap_reg[7] .is_wysiwyg = "true";
defparam \in_burstwrap_reg[7] .power_up = "low";

cycloneive_lcell_comb \nxt_addr[7] (
	.dataa(\d0_int_nxt_addr[7]~27_combout ),
	.datab(\new_burst_reg~q ),
	.datac(\in_burstwrap_reg[7]~q ),
	.datad(sink0_data[129]),
	.cin(gnd),
	.combout(\nxt_addr[7]~combout ),
	.cout());
defparam \nxt_addr[7] .lut_mask = 16'h028A;
defparam \nxt_addr[7] .sum_lutc_input = "datac";

dffeas \int_nxt_addr_reg[7] (
	.clk(clk_clk),
	.d(\nxt_addr[7]~combout ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\load_next_out_cmd~combout ),
	.q(\int_nxt_addr_reg[7]~q ),
	.prn(vcc));
defparam \int_nxt_addr_reg[7] .is_wysiwyg = "true";
defparam \int_nxt_addr_reg[7] .power_up = "low";

cycloneive_lcell_comb \ShiftLeft0~7 (
	.dataa(\d0_in_size[1]~1_combout ),
	.datab(\d0_in_size[0]~2_combout ),
	.datac(\d0_in_size[2]~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ShiftLeft0~7_combout ),
	.cout());
defparam \ShiftLeft0~7 .lut_mask = 16'h8080;
defparam \ShiftLeft0~7 .sum_lutc_input = "datac";

dffeas \int_byte_cnt_narrow_reg[7] (
	.clk(clk_clk),
	.d(\ShiftLeft0~7_combout ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\load_next_out_cmd~combout ),
	.q(\int_byte_cnt_narrow_reg[7]~q ),
	.prn(vcc));
defparam \int_byte_cnt_narrow_reg[7] .is_wysiwyg = "true";
defparam \int_byte_cnt_narrow_reg[7] .power_up = "low";

cycloneive_lcell_comb \Add0~14 (
	.dataa(int_nxt_addr_reg_dly_7),
	.datab(\int_byte_cnt_narrow_reg[7]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~13 ),
	.combout(\Add0~14_combout ),
	.cout(\Add0~15 ));
defparam \Add0~14 .lut_mask = 16'h9617;
defparam \Add0~14 .sum_lutc_input = "cin";

cycloneive_lcell_comb \d0_int_nxt_addr[7]~25 (
	.dataa(\int_nxt_addr_reg[7]~q ),
	.datab(\in_burstwrap_reg[7]~q ),
	.datac(\Add0~14_combout ),
	.datad(\new_burst_reg~q ),
	.cin(gnd),
	.combout(\d0_int_nxt_addr[7]~25_combout ),
	.cout());
defparam \d0_int_nxt_addr[7]~25 .lut_mask = 16'h00EA;
defparam \d0_int_nxt_addr[7]~25 .sum_lutc_input = "datac";

cycloneive_lcell_comb \d0_int_nxt_addr[7]~26 (
	.dataa(sink0_data[106]),
	.datab(sink0_data[107]),
	.datac(data1_28),
	.datad(base_address_7),
	.cin(gnd),
	.combout(\d0_int_nxt_addr[7]~26_combout ),
	.cout());
defparam \d0_int_nxt_addr[7]~26 .lut_mask = 16'hEAC0;
defparam \d0_int_nxt_addr[7]~26 .sum_lutc_input = "datac";

cycloneive_lcell_comb \d0_int_nxt_addr[7]~27 (
	.dataa(\d0_int_nxt_addr[7]~25_combout ),
	.datab(\new_burst_reg~q ),
	.datac(\d0_int_nxt_addr[7]~26_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\d0_int_nxt_addr[7]~27_combout ),
	.cout());
defparam \d0_int_nxt_addr[7]~27 .lut_mask = 16'hEAEA;
defparam \d0_int_nxt_addr[7]~27 .sum_lutc_input = "datac";

cycloneive_lcell_comb \nxt_addr[8] (
	.dataa(\d0_int_nxt_addr[8]~30_combout ),
	.datab(\new_burst_reg~q ),
	.datac(\in_burstwrap_reg[7]~q ),
	.datad(sink0_data[129]),
	.cin(gnd),
	.combout(\nxt_addr[8]~combout ),
	.cout());
defparam \nxt_addr[8] .lut_mask = 16'h028A;
defparam \nxt_addr[8] .sum_lutc_input = "datac";

dffeas \int_nxt_addr_reg[8] (
	.clk(clk_clk),
	.d(\nxt_addr[8]~combout ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\load_next_out_cmd~combout ),
	.q(\int_nxt_addr_reg[8]~q ),
	.prn(vcc));
defparam \int_nxt_addr_reg[8] .is_wysiwyg = "true";
defparam \int_nxt_addr_reg[8] .power_up = "low";

cycloneive_lcell_comb \Add0~16 (
	.dataa(int_nxt_addr_reg_dly_8),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~15 ),
	.combout(\Add0~16_combout ),
	.cout(\Add0~17 ));
defparam \Add0~16 .lut_mask = 16'hA50A;
defparam \Add0~16 .sum_lutc_input = "cin";

cycloneive_lcell_comb \d0_int_nxt_addr[8]~28 (
	.dataa(\int_nxt_addr_reg[8]~q ),
	.datab(\in_burstwrap_reg[7]~q ),
	.datac(\Add0~16_combout ),
	.datad(\new_burst_reg~q ),
	.cin(gnd),
	.combout(\d0_int_nxt_addr[8]~28_combout ),
	.cout());
defparam \d0_int_nxt_addr[8]~28 .lut_mask = 16'h00EA;
defparam \d0_int_nxt_addr[8]~28 .sum_lutc_input = "datac";

cycloneive_lcell_comb \d0_int_nxt_addr[8]~29 (
	.dataa(sink0_data[106]),
	.datab(sink0_data[107]),
	.datac(data1_29),
	.datad(base_address_8),
	.cin(gnd),
	.combout(\d0_int_nxt_addr[8]~29_combout ),
	.cout());
defparam \d0_int_nxt_addr[8]~29 .lut_mask = 16'hEAC0;
defparam \d0_int_nxt_addr[8]~29 .sum_lutc_input = "datac";

cycloneive_lcell_comb \d0_int_nxt_addr[8]~30 (
	.dataa(\d0_int_nxt_addr[8]~28_combout ),
	.datab(\new_burst_reg~q ),
	.datac(\d0_int_nxt_addr[8]~29_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\d0_int_nxt_addr[8]~30_combout ),
	.cout());
defparam \d0_int_nxt_addr[8]~30 .lut_mask = 16'hEAEA;
defparam \d0_int_nxt_addr[8]~30 .sum_lutc_input = "datac";

cycloneive_lcell_comb \nxt_addr[9] (
	.dataa(\d0_int_nxt_addr[9]~33_combout ),
	.datab(\new_burst_reg~q ),
	.datac(\in_burstwrap_reg[7]~q ),
	.datad(sink0_data[129]),
	.cin(gnd),
	.combout(\nxt_addr[9]~combout ),
	.cout());
defparam \nxt_addr[9] .lut_mask = 16'h028A;
defparam \nxt_addr[9] .sum_lutc_input = "datac";

dffeas \int_nxt_addr_reg[9] (
	.clk(clk_clk),
	.d(\nxt_addr[9]~combout ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\load_next_out_cmd~combout ),
	.q(\int_nxt_addr_reg[9]~q ),
	.prn(vcc));
defparam \int_nxt_addr_reg[9] .is_wysiwyg = "true";
defparam \int_nxt_addr_reg[9] .power_up = "low";

cycloneive_lcell_comb \Add0~18 (
	.dataa(int_nxt_addr_reg_dly_9),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~17 ),
	.combout(\Add0~18_combout ),
	.cout(\Add0~19 ));
defparam \Add0~18 .lut_mask = 16'h5A5F;
defparam \Add0~18 .sum_lutc_input = "cin";

cycloneive_lcell_comb \d0_int_nxt_addr[9]~31 (
	.dataa(\int_nxt_addr_reg[9]~q ),
	.datab(\in_burstwrap_reg[7]~q ),
	.datac(\Add0~18_combout ),
	.datad(\new_burst_reg~q ),
	.cin(gnd),
	.combout(\d0_int_nxt_addr[9]~31_combout ),
	.cout());
defparam \d0_int_nxt_addr[9]~31 .lut_mask = 16'h00EA;
defparam \d0_int_nxt_addr[9]~31 .sum_lutc_input = "datac";

cycloneive_lcell_comb \d0_int_nxt_addr[9]~32 (
	.dataa(sink0_data[106]),
	.datab(sink0_data[107]),
	.datac(data1_30),
	.datad(base_address_9),
	.cin(gnd),
	.combout(\d0_int_nxt_addr[9]~32_combout ),
	.cout());
defparam \d0_int_nxt_addr[9]~32 .lut_mask = 16'hEAC0;
defparam \d0_int_nxt_addr[9]~32 .sum_lutc_input = "datac";

cycloneive_lcell_comb \d0_int_nxt_addr[9]~33 (
	.dataa(\d0_int_nxt_addr[9]~31_combout ),
	.datab(\new_burst_reg~q ),
	.datac(\d0_int_nxt_addr[9]~32_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\d0_int_nxt_addr[9]~33_combout ),
	.cout());
defparam \d0_int_nxt_addr[9]~33 .lut_mask = 16'hEAEA;
defparam \d0_int_nxt_addr[9]~33 .sum_lutc_input = "datac";

cycloneive_lcell_comb \nxt_addr[10] (
	.dataa(\d0_int_nxt_addr[10]~36_combout ),
	.datab(\new_burst_reg~q ),
	.datac(\in_burstwrap_reg[7]~q ),
	.datad(sink0_data[129]),
	.cin(gnd),
	.combout(\nxt_addr[10]~combout ),
	.cout());
defparam \nxt_addr[10] .lut_mask = 16'h028A;
defparam \nxt_addr[10] .sum_lutc_input = "datac";

dffeas \int_nxt_addr_reg[10] (
	.clk(clk_clk),
	.d(\nxt_addr[10]~combout ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\load_next_out_cmd~combout ),
	.q(\int_nxt_addr_reg[10]~q ),
	.prn(vcc));
defparam \int_nxt_addr_reg[10] .is_wysiwyg = "true";
defparam \int_nxt_addr_reg[10] .power_up = "low";

cycloneive_lcell_comb \Add0~20 (
	.dataa(int_nxt_addr_reg_dly_10),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~19 ),
	.combout(\Add0~20_combout ),
	.cout(\Add0~21 ));
defparam \Add0~20 .lut_mask = 16'hA50A;
defparam \Add0~20 .sum_lutc_input = "cin";

cycloneive_lcell_comb \d0_int_nxt_addr[10]~34 (
	.dataa(\int_nxt_addr_reg[10]~q ),
	.datab(\in_burstwrap_reg[7]~q ),
	.datac(\Add0~20_combout ),
	.datad(\new_burst_reg~q ),
	.cin(gnd),
	.combout(\d0_int_nxt_addr[10]~34_combout ),
	.cout());
defparam \d0_int_nxt_addr[10]~34 .lut_mask = 16'h00EA;
defparam \d0_int_nxt_addr[10]~34 .sum_lutc_input = "datac";

cycloneive_lcell_comb \d0_int_nxt_addr[10]~35 (
	.dataa(sink0_data[106]),
	.datab(sink0_data[107]),
	.datac(data1_31),
	.datad(base_address_10),
	.cin(gnd),
	.combout(\d0_int_nxt_addr[10]~35_combout ),
	.cout());
defparam \d0_int_nxt_addr[10]~35 .lut_mask = 16'hEAC0;
defparam \d0_int_nxt_addr[10]~35 .sum_lutc_input = "datac";

cycloneive_lcell_comb \d0_int_nxt_addr[10]~36 (
	.dataa(\d0_int_nxt_addr[10]~34_combout ),
	.datab(\new_burst_reg~q ),
	.datac(\d0_int_nxt_addr[10]~35_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\d0_int_nxt_addr[10]~36_combout ),
	.cout());
defparam \d0_int_nxt_addr[10]~36 .lut_mask = 16'hEAEA;
defparam \d0_int_nxt_addr[10]~36 .sum_lutc_input = "datac";

cycloneive_lcell_comb \nxt_addr[11] (
	.dataa(\d0_int_nxt_addr[11]~39_combout ),
	.datab(\new_burst_reg~q ),
	.datac(\in_burstwrap_reg[7]~q ),
	.datad(sink0_data[129]),
	.cin(gnd),
	.combout(\nxt_addr[11]~combout ),
	.cout());
defparam \nxt_addr[11] .lut_mask = 16'h028A;
defparam \nxt_addr[11] .sum_lutc_input = "datac";

dffeas \int_nxt_addr_reg[11] (
	.clk(clk_clk),
	.d(\nxt_addr[11]~combout ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\load_next_out_cmd~combout ),
	.q(\int_nxt_addr_reg[11]~q ),
	.prn(vcc));
defparam \int_nxt_addr_reg[11] .is_wysiwyg = "true";
defparam \int_nxt_addr_reg[11] .power_up = "low";

cycloneive_lcell_comb \Add0~22 (
	.dataa(int_nxt_addr_reg_dly_11),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\Add0~21 ),
	.combout(\Add0~22_combout ),
	.cout());
defparam \Add0~22 .lut_mask = 16'h5A5A;
defparam \Add0~22 .sum_lutc_input = "cin";

cycloneive_lcell_comb \d0_int_nxt_addr[11]~37 (
	.dataa(\int_nxt_addr_reg[11]~q ),
	.datab(\in_burstwrap_reg[7]~q ),
	.datac(\Add0~22_combout ),
	.datad(\new_burst_reg~q ),
	.cin(gnd),
	.combout(\d0_int_nxt_addr[11]~37_combout ),
	.cout());
defparam \d0_int_nxt_addr[11]~37 .lut_mask = 16'h00EA;
defparam \d0_int_nxt_addr[11]~37 .sum_lutc_input = "datac";

cycloneive_lcell_comb \d0_int_nxt_addr[11]~38 (
	.dataa(sink0_data[106]),
	.datab(sink0_data[107]),
	.datac(data1_32),
	.datad(base_address_11),
	.cin(gnd),
	.combout(\d0_int_nxt_addr[11]~38_combout ),
	.cout());
defparam \d0_int_nxt_addr[11]~38 .lut_mask = 16'hEAC0;
defparam \d0_int_nxt_addr[11]~38 .sum_lutc_input = "datac";

cycloneive_lcell_comb \d0_int_nxt_addr[11]~39 (
	.dataa(\d0_int_nxt_addr[11]~37_combout ),
	.datab(\new_burst_reg~q ),
	.datac(\d0_int_nxt_addr[11]~38_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\d0_int_nxt_addr[11]~39_combout ),
	.cout());
defparam \d0_int_nxt_addr[11]~39 .lut_mask = 16'hEAEA;
defparam \d0_int_nxt_addr[11]~39 .sum_lutc_input = "datac";

cycloneive_lcell_comb \source0_data[69]~33 (
	.dataa(\in_size_reg[2]~q ),
	.datab(\in_size_reg[1]~q ),
	.datac(\in_size_reg[0]~q ),
	.datad(int_nxt_addr_reg_dly_1),
	.cin(gnd),
	.combout(\source0_data[69]~33_combout ),
	.cout());
defparam \source0_data[69]~33 .lut_mask = 16'hEEEA;
defparam \source0_data[69]~33 .sum_lutc_input = "datac";

cycloneive_lcell_comb \source0_data[69]~34 (
	.dataa(gnd),
	.datab(in_narrow_reg1),
	.datac(\ShiftLeft1~0_combout ),
	.datad(\in_byteen_reg[5]~q ),
	.cin(gnd),
	.combout(\source0_data[69]~34_combout ),
	.cout());
defparam \source0_data[69]~34 .lut_mask = 16'hF3C0;
defparam \source0_data[69]~34 .sum_lutc_input = "datac";

endmodule

module cycloneiv_altera_merlin_slave_agent (
	waitrequest_reset_override,
	int_nxt_addr_reg_dly_1,
	int_nxt_addr_reg_dly_0,
	int_nxt_addr_reg_dly_2,
	ShiftLeft1,
	in_byteen_reg_7,
	in_narrow_reg,
	source0_data_67,
	in_byteen_reg_3,
	in_byteen_reg_1,
	source0_data_65,
	source0_data_70,
	source0_data_69,
	source0_data_68,
	in_byteen_reg_2,
	source0_data_66,
	in_byteen_reg_0,
	source0_data_64,
	WideOr0,
	mem_used_1,
	cp_ready,
	out_valid_reg,
	r_sync_rst,
	read_latency_shift_reg_0,
	mem_used_0,
	mem_158_0,
	mem_used_01,
	rp_valid1,
	mem_104_0,
	comb,
	mem_121_0,
	mem_120_0,
	mem_119_0,
	mem_118_0,
	mem_117_0,
	mem_116_0,
	mem_115_0,
	mem_113_0,
	mem_114_0,
	last_packet_beat,
	in_data_reg_106,
	WideOr01,
	read,
	source0_data_701,
	source0_data_681,
	cp_ready1,
	m0_write,
	m0_write1,
	source0_data_71,
	source0_data_671,
	source0_data_691,
	clk_clk)/* synthesis synthesis_greybox=0 */;
input 	waitrequest_reset_override;
input 	int_nxt_addr_reg_dly_1;
input 	int_nxt_addr_reg_dly_0;
input 	int_nxt_addr_reg_dly_2;
input 	ShiftLeft1;
input 	in_byteen_reg_7;
input 	in_narrow_reg;
input 	source0_data_67;
input 	in_byteen_reg_3;
input 	in_byteen_reg_1;
input 	source0_data_65;
input 	source0_data_70;
input 	source0_data_69;
input 	source0_data_68;
input 	in_byteen_reg_2;
input 	source0_data_66;
input 	in_byteen_reg_0;
input 	source0_data_64;
output 	WideOr0;
input 	mem_used_1;
output 	cp_ready;
input 	out_valid_reg;
input 	r_sync_rst;
input 	read_latency_shift_reg_0;
input 	mem_used_0;
input 	mem_158_0;
input 	mem_used_01;
output 	rp_valid1;
input 	mem_104_0;
output 	comb;
input 	mem_121_0;
input 	mem_120_0;
input 	mem_119_0;
input 	mem_118_0;
input 	mem_117_0;
input 	mem_116_0;
input 	mem_115_0;
input 	mem_113_0;
input 	mem_114_0;
output 	last_packet_beat;
input 	in_data_reg_106;
input 	WideOr01;
input 	read;
input 	source0_data_701;
input 	source0_data_681;
output 	cp_ready1;
output 	m0_write;
output 	m0_write1;
input 	source0_data_71;
input 	source0_data_671;
input 	source0_data_691;
input 	clk_clk;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
// unknown value (1'bx) is not needed for this tool. Default to 1'b0
assign unknown = 1'b0;

wire \WideOr0~0_combout ;
wire \WideOr0~1_combout ;
wire \cp_ready~1_combout ;
wire \cp_ready~2_combout ;
wire \cp_ready~3_combout ;
wire \cp_ready~4_combout ;


cycloneiv_altera_merlin_burst_uncompressor uncompressor(
	.reset(r_sync_rst),
	.mem_104_0(mem_104_0),
	.comb(comb),
	.mem_121_0(mem_121_0),
	.mem_120_0(mem_120_0),
	.mem_119_0(mem_119_0),
	.mem_118_0(mem_118_0),
	.mem_117_0(mem_117_0),
	.mem_116_0(mem_116_0),
	.mem_115_0(mem_115_0),
	.mem_113_0(mem_113_0),
	.mem_114_0(mem_114_0),
	.last_packet_beat(last_packet_beat),
	.WideOr0(WideOr01),
	.read(read),
	.clk(clk_clk));

cycloneive_lcell_comb \WideOr0~2 (
	.dataa(source0_data_71),
	.datab(source0_data_671),
	.datac(\WideOr0~0_combout ),
	.datad(\WideOr0~1_combout ),
	.cin(gnd),
	.combout(WideOr0),
	.cout());
defparam \WideOr0~2 .lut_mask = 16'hFFFE;
defparam \WideOr0~2 .sum_lutc_input = "datac";

cycloneive_lcell_comb \cp_ready~0 (
	.dataa(waitrequest_reset_override),
	.datab(gnd),
	.datac(WideOr0),
	.datad(mem_used_1),
	.cin(gnd),
	.combout(cp_ready),
	.cout());
defparam \cp_ready~0 .lut_mask = 16'h00AF;
defparam \cp_ready~0 .sum_lutc_input = "datac";

cycloneive_lcell_comb rp_valid(
	.dataa(read_latency_shift_reg_0),
	.datab(mem_used_0),
	.datac(mem_158_0),
	.datad(mem_used_01),
	.cin(gnd),
	.combout(rp_valid1),
	.cout());
defparam rp_valid.lut_mask = 16'hFEEE;
defparam rp_valid.sum_lutc_input = "datac";

cycloneive_lcell_comb \comb~0 (
	.dataa(mem_used_01),
	.datab(read_latency_shift_reg_0),
	.datac(mem_used_0),
	.datad(mem_158_0),
	.cin(gnd),
	.combout(comb),
	.cout());
defparam \comb~0 .lut_mask = 16'hAAA8;
defparam \comb~0 .sum_lutc_input = "datac";

cycloneive_lcell_comb \cp_ready~5 (
	.dataa(\cp_ready~4_combout ),
	.datab(source0_data_701),
	.datac(source0_data_691),
	.datad(source0_data_681),
	.cin(gnd),
	.combout(cp_ready1),
	.cout());
defparam \cp_ready~5 .lut_mask = 16'h0002;
defparam \cp_ready~5 .sum_lutc_input = "datac";

cycloneive_lcell_comb \m0_write~0 (
	.dataa(out_valid_reg),
	.datab(gnd),
	.datac(gnd),
	.datad(mem_used_1),
	.cin(gnd),
	.combout(m0_write),
	.cout());
defparam \m0_write~0 .lut_mask = 16'h00AA;
defparam \m0_write~0 .sum_lutc_input = "datac";

cycloneive_lcell_comb \m0_write~1 (
	.dataa(WideOr0),
	.datab(out_valid_reg),
	.datac(in_data_reg_106),
	.datad(mem_used_1),
	.cin(gnd),
	.combout(m0_write1),
	.cout());
defparam \m0_write~1 .lut_mask = 16'h0080;
defparam \m0_write~1 .sum_lutc_input = "datac";

cycloneive_lcell_comb \WideOr0~0 (
	.dataa(source0_data_65),
	.datab(source0_data_70),
	.datac(source0_data_69),
	.datad(source0_data_68),
	.cin(gnd),
	.combout(\WideOr0~0_combout ),
	.cout());
defparam \WideOr0~0 .lut_mask = 16'hFFFE;
defparam \WideOr0~0 .sum_lutc_input = "datac";

cycloneive_lcell_comb \WideOr0~1 (
	.dataa(source0_data_66),
	.datab(source0_data_64),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\WideOr0~1_combout ),
	.cout());
defparam \WideOr0~1 .lut_mask = 16'hEEEE;
defparam \WideOr0~1 .sum_lutc_input = "datac";

cycloneive_lcell_comb \cp_ready~1 (
	.dataa(in_byteen_reg_7),
	.datab(in_byteen_reg_3),
	.datac(in_byteen_reg_1),
	.datad(in_byteen_reg_2),
	.cin(gnd),
	.combout(\cp_ready~1_combout ),
	.cout());
defparam \cp_ready~1 .lut_mask = 16'h0001;
defparam \cp_ready~1 .sum_lutc_input = "datac";

cycloneive_lcell_comb \cp_ready~2 (
	.dataa(\cp_ready~1_combout ),
	.datab(gnd),
	.datac(in_narrow_reg),
	.datad(in_byteen_reg_0),
	.cin(gnd),
	.combout(\cp_ready~2_combout ),
	.cout());
defparam \cp_ready~2 .lut_mask = 16'h000A;
defparam \cp_ready~2 .sum_lutc_input = "datac";

cycloneive_lcell_comb \cp_ready~3 (
	.dataa(in_narrow_reg),
	.datab(int_nxt_addr_reg_dly_2),
	.datac(int_nxt_addr_reg_dly_1),
	.datad(int_nxt_addr_reg_dly_0),
	.cin(gnd),
	.combout(\cp_ready~3_combout ),
	.cout());
defparam \cp_ready~3 .lut_mask = 16'hA888;
defparam \cp_ready~3 .sum_lutc_input = "datac";

cycloneive_lcell_comb \cp_ready~4 (
	.dataa(\cp_ready~2_combout ),
	.datab(\cp_ready~3_combout ),
	.datac(ShiftLeft1),
	.datad(source0_data_67),
	.cin(gnd),
	.combout(\cp_ready~4_combout ),
	.cout());
defparam \cp_ready~4 .lut_mask = 16'hAAAE;
defparam \cp_ready~4 .sum_lutc_input = "datac";

endmodule

module cycloneiv_altera_merlin_burst_uncompressor (
	reset,
	mem_104_0,
	comb,
	mem_121_0,
	mem_120_0,
	mem_119_0,
	mem_118_0,
	mem_117_0,
	mem_116_0,
	mem_115_0,
	mem_113_0,
	mem_114_0,
	last_packet_beat,
	WideOr0,
	read,
	clk)/* synthesis synthesis_greybox=0 */;
input 	reset;
input 	mem_104_0;
input 	comb;
input 	mem_121_0;
input 	mem_120_0;
input 	mem_119_0;
input 	mem_118_0;
input 	mem_117_0;
input 	mem_116_0;
input 	mem_115_0;
input 	mem_113_0;
input 	mem_114_0;
output 	last_packet_beat;
input 	WideOr0;
input 	read;
input 	clk;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
// unknown value (1'bx) is not needed for this tool. Default to 1'b0
assign unknown = 1'b0;

wire \burst_uncompress_byte_counter[3]~11 ;
wire \burst_uncompress_byte_counter[4]~12_combout ;
wire \burst_uncompress_byte_counter[3]~10_combout ;
wire \Add0~0_combout ;
wire \burst_uncompress_busy~2_combout ;
wire \burst_uncompress_busy~q ;
wire \burst_uncompress_byte_counter[4]~13 ;
wire \burst_uncompress_byte_counter[5]~16 ;
wire \burst_uncompress_byte_counter[6]~18 ;
wire \burst_uncompress_byte_counter[7]~20 ;
wire \burst_uncompress_byte_counter[8]~22 ;
wire \burst_uncompress_byte_counter[9]~24 ;
wire \burst_uncompress_byte_counter[10]~26 ;
wire \burst_uncompress_byte_counter[11]~28 ;
wire \burst_uncompress_byte_counter[12]~29_combout ;
wire \burst_uncompress_byte_counter[11]~27_combout ;
wire \burst_uncompress_byte_counter[10]~25_combout ;
wire \burst_uncompress_byte_counter[9]~23_combout ;
wire \burst_uncompress_byte_counter[8]~21_combout ;
wire \burst_uncompress_byte_counter[7]~19_combout ;
wire \burst_uncompress_byte_counter[6]~17_combout ;
wire \burst_uncompress_byte_counter[5]~15_combout ;
wire \Add0~3 ;
wire \Add0~4_combout ;
wire \burst_uncompress_byte_counter[5]~q ;
wire \Add0~5 ;
wire \Add0~6_combout ;
wire \burst_uncompress_byte_counter[6]~q ;
wire \Add0~7 ;
wire \Add0~8_combout ;
wire \burst_uncompress_byte_counter[7]~q ;
wire \Add0~9 ;
wire \Add0~10_combout ;
wire \burst_uncompress_byte_counter[8]~q ;
wire \Add0~11 ;
wire \Add0~12_combout ;
wire \burst_uncompress_byte_counter[9]~q ;
wire \Add0~13 ;
wire \Add0~14_combout ;
wire \burst_uncompress_byte_counter[10]~q ;
wire \Add0~15 ;
wire \Add0~16_combout ;
wire \burst_uncompress_byte_counter[11]~q ;
wire \Add0~17 ;
wire \Add0~18_combout ;
wire \burst_uncompress_byte_counter[12]~q ;
wire \LessThan0~0_combout ;
wire \last_packet_beat~1_combout ;
wire \burst_uncompress_byte_counter~14_combout ;
wire \burst_uncompress_byte_counter[3]~q ;
wire \Add0~1 ;
wire \Add0~2_combout ;
wire \burst_uncompress_byte_counter[4]~q ;
wire \last_packet_beat~0_combout ;
wire \last_packet_beat~2_combout ;
wire \last_packet_beat~3_combout ;
wire \last_packet_beat~4_combout ;
wire \last_packet_beat~5_combout ;


cycloneive_lcell_comb \last_packet_beat~6 (
	.dataa(comb),
	.datab(\last_packet_beat~2_combout ),
	.datac(\last_packet_beat~5_combout ),
	.datad(mem_104_0),
	.cin(gnd),
	.combout(last_packet_beat),
	.cout());
defparam \last_packet_beat~6 .lut_mask = 16'hA8FF;
defparam \last_packet_beat~6 .sum_lutc_input = "datac";

cycloneive_lcell_comb \burst_uncompress_byte_counter[3]~10 (
	.dataa(mem_113_0),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\burst_uncompress_byte_counter[3]~10_combout ),
	.cout(\burst_uncompress_byte_counter[3]~11 ));
defparam \burst_uncompress_byte_counter[3]~10 .lut_mask = 16'h55AA;
defparam \burst_uncompress_byte_counter[3]~10 .sum_lutc_input = "datac";

cycloneive_lcell_comb \burst_uncompress_byte_counter[4]~12 (
	.dataa(mem_114_0),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\burst_uncompress_byte_counter[3]~11 ),
	.combout(\burst_uncompress_byte_counter[4]~12_combout ),
	.cout(\burst_uncompress_byte_counter[4]~13 ));
defparam \burst_uncompress_byte_counter[4]~12 .lut_mask = 16'hA505;
defparam \burst_uncompress_byte_counter[4]~12 .sum_lutc_input = "cin";

cycloneive_lcell_comb \Add0~0 (
	.dataa(\burst_uncompress_byte_counter[3]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Add0~0_combout ),
	.cout(\Add0~1 ));
defparam \Add0~0 .lut_mask = 16'h55AA;
defparam \Add0~0 .sum_lutc_input = "datac";

cycloneive_lcell_comb \burst_uncompress_busy~2 (
	.dataa(comb),
	.datab(WideOr0),
	.datac(\burst_uncompress_busy~q ),
	.datad(last_packet_beat),
	.cin(gnd),
	.combout(\burst_uncompress_busy~2_combout ),
	.cout());
defparam \burst_uncompress_busy~2 .lut_mask = 16'hD0F2;
defparam \burst_uncompress_busy~2 .sum_lutc_input = "datac";

dffeas burst_uncompress_busy(
	.clk(clk),
	.d(\burst_uncompress_busy~2_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\burst_uncompress_busy~q ),
	.prn(vcc));
defparam burst_uncompress_busy.is_wysiwyg = "true";
defparam burst_uncompress_busy.power_up = "low";

cycloneive_lcell_comb \burst_uncompress_byte_counter[5]~15 (
	.dataa(mem_115_0),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\burst_uncompress_byte_counter[4]~13 ),
	.combout(\burst_uncompress_byte_counter[5]~15_combout ),
	.cout(\burst_uncompress_byte_counter[5]~16 ));
defparam \burst_uncompress_byte_counter[5]~15 .lut_mask = 16'h5AAF;
defparam \burst_uncompress_byte_counter[5]~15 .sum_lutc_input = "cin";

cycloneive_lcell_comb \burst_uncompress_byte_counter[6]~17 (
	.dataa(mem_116_0),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\burst_uncompress_byte_counter[5]~16 ),
	.combout(\burst_uncompress_byte_counter[6]~17_combout ),
	.cout(\burst_uncompress_byte_counter[6]~18 ));
defparam \burst_uncompress_byte_counter[6]~17 .lut_mask = 16'hA505;
defparam \burst_uncompress_byte_counter[6]~17 .sum_lutc_input = "cin";

cycloneive_lcell_comb \burst_uncompress_byte_counter[7]~19 (
	.dataa(mem_117_0),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\burst_uncompress_byte_counter[6]~18 ),
	.combout(\burst_uncompress_byte_counter[7]~19_combout ),
	.cout(\burst_uncompress_byte_counter[7]~20 ));
defparam \burst_uncompress_byte_counter[7]~19 .lut_mask = 16'h5AAF;
defparam \burst_uncompress_byte_counter[7]~19 .sum_lutc_input = "cin";

cycloneive_lcell_comb \burst_uncompress_byte_counter[8]~21 (
	.dataa(mem_118_0),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\burst_uncompress_byte_counter[7]~20 ),
	.combout(\burst_uncompress_byte_counter[8]~21_combout ),
	.cout(\burst_uncompress_byte_counter[8]~22 ));
defparam \burst_uncompress_byte_counter[8]~21 .lut_mask = 16'hA505;
defparam \burst_uncompress_byte_counter[8]~21 .sum_lutc_input = "cin";

cycloneive_lcell_comb \burst_uncompress_byte_counter[9]~23 (
	.dataa(mem_119_0),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\burst_uncompress_byte_counter[8]~22 ),
	.combout(\burst_uncompress_byte_counter[9]~23_combout ),
	.cout(\burst_uncompress_byte_counter[9]~24 ));
defparam \burst_uncompress_byte_counter[9]~23 .lut_mask = 16'h5AAF;
defparam \burst_uncompress_byte_counter[9]~23 .sum_lutc_input = "cin";

cycloneive_lcell_comb \burst_uncompress_byte_counter[10]~25 (
	.dataa(mem_120_0),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\burst_uncompress_byte_counter[9]~24 ),
	.combout(\burst_uncompress_byte_counter[10]~25_combout ),
	.cout(\burst_uncompress_byte_counter[10]~26 ));
defparam \burst_uncompress_byte_counter[10]~25 .lut_mask = 16'hA505;
defparam \burst_uncompress_byte_counter[10]~25 .sum_lutc_input = "cin";

cycloneive_lcell_comb \burst_uncompress_byte_counter[11]~27 (
	.dataa(mem_121_0),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\burst_uncompress_byte_counter[10]~26 ),
	.combout(\burst_uncompress_byte_counter[11]~27_combout ),
	.cout(\burst_uncompress_byte_counter[11]~28 ));
defparam \burst_uncompress_byte_counter[11]~27 .lut_mask = 16'h5AAF;
defparam \burst_uncompress_byte_counter[11]~27 .sum_lutc_input = "cin";

cycloneive_lcell_comb \burst_uncompress_byte_counter[12]~29 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\burst_uncompress_byte_counter[11]~28 ),
	.combout(\burst_uncompress_byte_counter[12]~29_combout ),
	.cout());
defparam \burst_uncompress_byte_counter[12]~29 .lut_mask = 16'h0F0F;
defparam \burst_uncompress_byte_counter[12]~29 .sum_lutc_input = "cin";

cycloneive_lcell_comb \Add0~2 (
	.dataa(\burst_uncompress_byte_counter[4]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~1 ),
	.combout(\Add0~2_combout ),
	.cout(\Add0~3 ));
defparam \Add0~2 .lut_mask = 16'hA505;
defparam \Add0~2 .sum_lutc_input = "cin";

cycloneive_lcell_comb \Add0~4 (
	.dataa(\burst_uncompress_byte_counter[5]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~3 ),
	.combout(\Add0~4_combout ),
	.cout(\Add0~5 ));
defparam \Add0~4 .lut_mask = 16'h5AAF;
defparam \Add0~4 .sum_lutc_input = "cin";

dffeas \burst_uncompress_byte_counter[5] (
	.clk(clk),
	.d(\burst_uncompress_byte_counter[5]~15_combout ),
	.asdata(\Add0~4_combout ),
	.clrn(!reset),
	.aload(gnd),
	.sclr(last_packet_beat),
	.sload(\burst_uncompress_byte_counter~14_combout ),
	.ena(read),
	.q(\burst_uncompress_byte_counter[5]~q ),
	.prn(vcc));
defparam \burst_uncompress_byte_counter[5] .is_wysiwyg = "true";
defparam \burst_uncompress_byte_counter[5] .power_up = "low";

cycloneive_lcell_comb \Add0~6 (
	.dataa(\burst_uncompress_byte_counter[6]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~5 ),
	.combout(\Add0~6_combout ),
	.cout(\Add0~7 ));
defparam \Add0~6 .lut_mask = 16'hA505;
defparam \Add0~6 .sum_lutc_input = "cin";

dffeas \burst_uncompress_byte_counter[6] (
	.clk(clk),
	.d(\burst_uncompress_byte_counter[6]~17_combout ),
	.asdata(\Add0~6_combout ),
	.clrn(!reset),
	.aload(gnd),
	.sclr(last_packet_beat),
	.sload(\burst_uncompress_byte_counter~14_combout ),
	.ena(read),
	.q(\burst_uncompress_byte_counter[6]~q ),
	.prn(vcc));
defparam \burst_uncompress_byte_counter[6] .is_wysiwyg = "true";
defparam \burst_uncompress_byte_counter[6] .power_up = "low";

cycloneive_lcell_comb \Add0~8 (
	.dataa(\burst_uncompress_byte_counter[7]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~7 ),
	.combout(\Add0~8_combout ),
	.cout(\Add0~9 ));
defparam \Add0~8 .lut_mask = 16'h5AAF;
defparam \Add0~8 .sum_lutc_input = "cin";

dffeas \burst_uncompress_byte_counter[7] (
	.clk(clk),
	.d(\burst_uncompress_byte_counter[7]~19_combout ),
	.asdata(\Add0~8_combout ),
	.clrn(!reset),
	.aload(gnd),
	.sclr(last_packet_beat),
	.sload(\burst_uncompress_byte_counter~14_combout ),
	.ena(read),
	.q(\burst_uncompress_byte_counter[7]~q ),
	.prn(vcc));
defparam \burst_uncompress_byte_counter[7] .is_wysiwyg = "true";
defparam \burst_uncompress_byte_counter[7] .power_up = "low";

cycloneive_lcell_comb \Add0~10 (
	.dataa(\burst_uncompress_byte_counter[8]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~9 ),
	.combout(\Add0~10_combout ),
	.cout(\Add0~11 ));
defparam \Add0~10 .lut_mask = 16'hA505;
defparam \Add0~10 .sum_lutc_input = "cin";

dffeas \burst_uncompress_byte_counter[8] (
	.clk(clk),
	.d(\burst_uncompress_byte_counter[8]~21_combout ),
	.asdata(\Add0~10_combout ),
	.clrn(!reset),
	.aload(gnd),
	.sclr(last_packet_beat),
	.sload(\burst_uncompress_byte_counter~14_combout ),
	.ena(read),
	.q(\burst_uncompress_byte_counter[8]~q ),
	.prn(vcc));
defparam \burst_uncompress_byte_counter[8] .is_wysiwyg = "true";
defparam \burst_uncompress_byte_counter[8] .power_up = "low";

cycloneive_lcell_comb \Add0~12 (
	.dataa(\burst_uncompress_byte_counter[9]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~11 ),
	.combout(\Add0~12_combout ),
	.cout(\Add0~13 ));
defparam \Add0~12 .lut_mask = 16'h5AAF;
defparam \Add0~12 .sum_lutc_input = "cin";

dffeas \burst_uncompress_byte_counter[9] (
	.clk(clk),
	.d(\burst_uncompress_byte_counter[9]~23_combout ),
	.asdata(\Add0~12_combout ),
	.clrn(!reset),
	.aload(gnd),
	.sclr(last_packet_beat),
	.sload(\burst_uncompress_byte_counter~14_combout ),
	.ena(read),
	.q(\burst_uncompress_byte_counter[9]~q ),
	.prn(vcc));
defparam \burst_uncompress_byte_counter[9] .is_wysiwyg = "true";
defparam \burst_uncompress_byte_counter[9] .power_up = "low";

cycloneive_lcell_comb \Add0~14 (
	.dataa(\burst_uncompress_byte_counter[10]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~13 ),
	.combout(\Add0~14_combout ),
	.cout(\Add0~15 ));
defparam \Add0~14 .lut_mask = 16'hA505;
defparam \Add0~14 .sum_lutc_input = "cin";

dffeas \burst_uncompress_byte_counter[10] (
	.clk(clk),
	.d(\burst_uncompress_byte_counter[10]~25_combout ),
	.asdata(\Add0~14_combout ),
	.clrn(!reset),
	.aload(gnd),
	.sclr(last_packet_beat),
	.sload(\burst_uncompress_byte_counter~14_combout ),
	.ena(read),
	.q(\burst_uncompress_byte_counter[10]~q ),
	.prn(vcc));
defparam \burst_uncompress_byte_counter[10] .is_wysiwyg = "true";
defparam \burst_uncompress_byte_counter[10] .power_up = "low";

cycloneive_lcell_comb \Add0~16 (
	.dataa(\burst_uncompress_byte_counter[11]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~15 ),
	.combout(\Add0~16_combout ),
	.cout(\Add0~17 ));
defparam \Add0~16 .lut_mask = 16'h5AAF;
defparam \Add0~16 .sum_lutc_input = "cin";

dffeas \burst_uncompress_byte_counter[11] (
	.clk(clk),
	.d(\burst_uncompress_byte_counter[11]~27_combout ),
	.asdata(\Add0~16_combout ),
	.clrn(!reset),
	.aload(gnd),
	.sclr(last_packet_beat),
	.sload(\burst_uncompress_byte_counter~14_combout ),
	.ena(read),
	.q(\burst_uncompress_byte_counter[11]~q ),
	.prn(vcc));
defparam \burst_uncompress_byte_counter[11] .is_wysiwyg = "true";
defparam \burst_uncompress_byte_counter[11] .power_up = "low";

cycloneive_lcell_comb \Add0~18 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\Add0~17 ),
	.combout(\Add0~18_combout ),
	.cout());
defparam \Add0~18 .lut_mask = 16'h0F0F;
defparam \Add0~18 .sum_lutc_input = "cin";

dffeas \burst_uncompress_byte_counter[12] (
	.clk(clk),
	.d(\burst_uncompress_byte_counter[12]~29_combout ),
	.asdata(\Add0~18_combout ),
	.clrn(!reset),
	.aload(gnd),
	.sclr(last_packet_beat),
	.sload(\burst_uncompress_byte_counter~14_combout ),
	.ena(read),
	.q(\burst_uncompress_byte_counter[12]~q ),
	.prn(vcc));
defparam \burst_uncompress_byte_counter[12] .is_wysiwyg = "true";
defparam \burst_uncompress_byte_counter[12] .power_up = "low";

cycloneive_lcell_comb \LessThan0~0 (
	.dataa(\burst_uncompress_byte_counter[3]~q ),
	.datab(\burst_uncompress_byte_counter[12]~q ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\LessThan0~0_combout ),
	.cout());
defparam \LessThan0~0 .lut_mask = 16'hEEEE;
defparam \LessThan0~0 .sum_lutc_input = "datac";

cycloneive_lcell_comb \last_packet_beat~1 (
	.dataa(\burst_uncompress_byte_counter[8]~q ),
	.datab(\burst_uncompress_byte_counter[9]~q ),
	.datac(\burst_uncompress_byte_counter[10]~q ),
	.datad(\burst_uncompress_byte_counter[11]~q ),
	.cin(gnd),
	.combout(\last_packet_beat~1_combout ),
	.cout());
defparam \last_packet_beat~1 .lut_mask = 16'h0001;
defparam \last_packet_beat~1 .sum_lutc_input = "datac";

cycloneive_lcell_comb \burst_uncompress_byte_counter~14 (
	.dataa(\burst_uncompress_busy~q ),
	.datab(\LessThan0~0_combout ),
	.datac(\last_packet_beat~0_combout ),
	.datad(\last_packet_beat~1_combout ),
	.cin(gnd),
	.combout(\burst_uncompress_byte_counter~14_combout ),
	.cout());
defparam \burst_uncompress_byte_counter~14 .lut_mask = 16'h8AAA;
defparam \burst_uncompress_byte_counter~14 .sum_lutc_input = "datac";

dffeas \burst_uncompress_byte_counter[3] (
	.clk(clk),
	.d(\burst_uncompress_byte_counter[3]~10_combout ),
	.asdata(\Add0~0_combout ),
	.clrn(!reset),
	.aload(gnd),
	.sclr(last_packet_beat),
	.sload(\burst_uncompress_byte_counter~14_combout ),
	.ena(read),
	.q(\burst_uncompress_byte_counter[3]~q ),
	.prn(vcc));
defparam \burst_uncompress_byte_counter[3] .is_wysiwyg = "true";
defparam \burst_uncompress_byte_counter[3] .power_up = "low";

dffeas \burst_uncompress_byte_counter[4] (
	.clk(clk),
	.d(\burst_uncompress_byte_counter[4]~12_combout ),
	.asdata(\Add0~2_combout ),
	.clrn(!reset),
	.aload(gnd),
	.sclr(last_packet_beat),
	.sload(\burst_uncompress_byte_counter~14_combout ),
	.ena(read),
	.q(\burst_uncompress_byte_counter[4]~q ),
	.prn(vcc));
defparam \burst_uncompress_byte_counter[4] .is_wysiwyg = "true";
defparam \burst_uncompress_byte_counter[4] .power_up = "low";

cycloneive_lcell_comb \last_packet_beat~0 (
	.dataa(\burst_uncompress_byte_counter[4]~q ),
	.datab(\burst_uncompress_byte_counter[5]~q ),
	.datac(\burst_uncompress_byte_counter[6]~q ),
	.datad(\burst_uncompress_byte_counter[7]~q ),
	.cin(gnd),
	.combout(\last_packet_beat~0_combout ),
	.cout());
defparam \last_packet_beat~0 .lut_mask = 16'h0001;
defparam \last_packet_beat~0 .sum_lutc_input = "datac";

cycloneive_lcell_comb \last_packet_beat~2 (
	.dataa(\last_packet_beat~0_combout ),
	.datab(\last_packet_beat~1_combout ),
	.datac(\burst_uncompress_busy~q ),
	.datad(\burst_uncompress_byte_counter[3]~q ),
	.cin(gnd),
	.combout(\last_packet_beat~2_combout ),
	.cout());
defparam \last_packet_beat~2 .lut_mask = 16'h8000;
defparam \last_packet_beat~2 .sum_lutc_input = "datac";

cycloneive_lcell_comb \last_packet_beat~3 (
	.dataa(\burst_uncompress_busy~q ),
	.datab(mem_121_0),
	.datac(mem_120_0),
	.datad(mem_119_0),
	.cin(gnd),
	.combout(\last_packet_beat~3_combout ),
	.cout());
defparam \last_packet_beat~3 .lut_mask = 16'h0001;
defparam \last_packet_beat~3 .sum_lutc_input = "datac";

cycloneive_lcell_comb \last_packet_beat~4 (
	.dataa(mem_118_0),
	.datab(mem_117_0),
	.datac(mem_116_0),
	.datad(mem_115_0),
	.cin(gnd),
	.combout(\last_packet_beat~4_combout ),
	.cout());
defparam \last_packet_beat~4 .lut_mask = 16'h0001;
defparam \last_packet_beat~4 .sum_lutc_input = "datac";

cycloneive_lcell_comb \last_packet_beat~5 (
	.dataa(\last_packet_beat~3_combout ),
	.datab(\last_packet_beat~4_combout ),
	.datac(mem_113_0),
	.datad(mem_114_0),
	.cin(gnd),
	.combout(\last_packet_beat~5_combout ),
	.cout());
defparam \last_packet_beat~5 .lut_mask = 16'h0080;
defparam \last_packet_beat~5 .sum_lutc_input = "datac";

endmodule

module cycloneiv_altera_merlin_slave_agent_1 (
	waitrequest_reset_override,
	in_narrow_reg,
	int_nxt_addr_reg_dly_2,
	int_nxt_addr_reg_dly_1,
	int_nxt_addr_reg_dly_0,
	source0_data_69,
	source0_data_70,
	ShiftLeft1,
	in_byteen_reg_7,
	always12,
	in_byteen_reg_0,
	source0_data_64,
	source0_data_67,
	in_byteen_reg_3,
	in_byteen_reg_1,
	source0_data_65,
	source0_data_68,
	in_byteen_reg_2,
	source0_data_66,
	WideOr0,
	mem_used_1,
	cp_ready,
	out_valid_reg,
	r_sync_rst,
	read_latency_shift_reg_0,
	mem_used_0,
	mem_158_0,
	mem_used_01,
	rp_valid1,
	mem_104_0,
	comb,
	mem_121_0,
	mem_120_0,
	mem_119_0,
	mem_118_0,
	mem_117_0,
	mem_116_0,
	mem_115_0,
	mem_113_0,
	mem_114_0,
	last_packet_beat,
	in_data_reg_106,
	WideOr01,
	read,
	source0_data_681,
	source0_data_701,
	cp_ready1,
	m0_write,
	m0_write1,
	source0_data_671,
	source0_data_691,
	clk_clk)/* synthesis synthesis_greybox=0 */;
input 	waitrequest_reset_override;
input 	in_narrow_reg;
input 	int_nxt_addr_reg_dly_2;
input 	int_nxt_addr_reg_dly_1;
input 	int_nxt_addr_reg_dly_0;
input 	source0_data_69;
input 	source0_data_70;
input 	ShiftLeft1;
input 	in_byteen_reg_7;
input 	always12;
input 	in_byteen_reg_0;
input 	source0_data_64;
input 	source0_data_67;
input 	in_byteen_reg_3;
input 	in_byteen_reg_1;
input 	source0_data_65;
input 	source0_data_68;
input 	in_byteen_reg_2;
input 	source0_data_66;
output 	WideOr0;
input 	mem_used_1;
output 	cp_ready;
input 	out_valid_reg;
input 	r_sync_rst;
input 	read_latency_shift_reg_0;
input 	mem_used_0;
input 	mem_158_0;
input 	mem_used_01;
output 	rp_valid1;
input 	mem_104_0;
output 	comb;
input 	mem_121_0;
input 	mem_120_0;
input 	mem_119_0;
input 	mem_118_0;
input 	mem_117_0;
input 	mem_116_0;
input 	mem_115_0;
input 	mem_113_0;
input 	mem_114_0;
output 	last_packet_beat;
input 	in_data_reg_106;
input 	WideOr01;
input 	read;
input 	source0_data_681;
input 	source0_data_701;
output 	cp_ready1;
output 	m0_write;
output 	m0_write1;
input 	source0_data_671;
input 	source0_data_691;
input 	clk_clk;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
// unknown value (1'bx) is not needed for this tool. Default to 1'b0
assign unknown = 1'b0;

wire \WideOr0~0_combout ;
wire \WideOr0~1_combout ;
wire \cp_ready~1_combout ;
wire \cp_ready~2_combout ;
wire \cp_ready~3_combout ;
wire \cp_ready~4_combout ;
wire \cp_ready~5_combout ;


cycloneiv_altera_merlin_burst_uncompressor_1 uncompressor(
	.reset(r_sync_rst),
	.mem_104_0(mem_104_0),
	.comb(comb),
	.mem_121_0(mem_121_0),
	.mem_120_0(mem_120_0),
	.mem_119_0(mem_119_0),
	.mem_118_0(mem_118_0),
	.mem_117_0(mem_117_0),
	.mem_116_0(mem_116_0),
	.mem_115_0(mem_115_0),
	.mem_113_0(mem_113_0),
	.mem_114_0(mem_114_0),
	.last_packet_beat(last_packet_beat),
	.WideOr0(WideOr01),
	.read(read),
	.clk(clk_clk));

cycloneive_lcell_comb \WideOr0~2 (
	.dataa(source0_data_69),
	.datab(source0_data_70),
	.datac(\WideOr0~0_combout ),
	.datad(\WideOr0~1_combout ),
	.cin(gnd),
	.combout(WideOr0),
	.cout());
defparam \WideOr0~2 .lut_mask = 16'hFFFE;
defparam \WideOr0~2 .sum_lutc_input = "datac";

cycloneive_lcell_comb \cp_ready~0 (
	.dataa(waitrequest_reset_override),
	.datab(gnd),
	.datac(WideOr0),
	.datad(mem_used_1),
	.cin(gnd),
	.combout(cp_ready),
	.cout());
defparam \cp_ready~0 .lut_mask = 16'h00AF;
defparam \cp_ready~0 .sum_lutc_input = "datac";

cycloneive_lcell_comb rp_valid(
	.dataa(read_latency_shift_reg_0),
	.datab(mem_used_0),
	.datac(mem_158_0),
	.datad(mem_used_01),
	.cin(gnd),
	.combout(rp_valid1),
	.cout());
defparam rp_valid.lut_mask = 16'hFEEE;
defparam rp_valid.sum_lutc_input = "datac";

cycloneive_lcell_comb \comb~0 (
	.dataa(mem_used_01),
	.datab(read_latency_shift_reg_0),
	.datac(mem_used_0),
	.datad(mem_158_0),
	.cin(gnd),
	.combout(comb),
	.cout());
defparam \comb~0 .lut_mask = 16'hAAA8;
defparam \comb~0 .sum_lutc_input = "datac";

cycloneive_lcell_comb \cp_ready~6 (
	.dataa(waitrequest_reset_override),
	.datab(\cp_ready~4_combout ),
	.datac(\cp_ready~5_combout ),
	.datad(mem_used_1),
	.cin(gnd),
	.combout(cp_ready1),
	.cout());
defparam \cp_ready~6 .lut_mask = 16'h00EA;
defparam \cp_ready~6 .sum_lutc_input = "datac";

cycloneive_lcell_comb \m0_write~0 (
	.dataa(out_valid_reg),
	.datab(gnd),
	.datac(gnd),
	.datad(mem_used_1),
	.cin(gnd),
	.combout(m0_write),
	.cout());
defparam \m0_write~0 .lut_mask = 16'h00AA;
defparam \m0_write~0 .sum_lutc_input = "datac";

cycloneive_lcell_comb \m0_write~1 (
	.dataa(WideOr0),
	.datab(out_valid_reg),
	.datac(in_data_reg_106),
	.datad(mem_used_1),
	.cin(gnd),
	.combout(m0_write1),
	.cout());
defparam \m0_write~1 .lut_mask = 16'h0080;
defparam \m0_write~1 .sum_lutc_input = "datac";

cycloneive_lcell_comb \WideOr0~0 (
	.dataa(ShiftLeft1),
	.datab(in_byteen_reg_7),
	.datac(always12),
	.datad(source0_data_64),
	.cin(gnd),
	.combout(\WideOr0~0_combout ),
	.cout());
defparam \WideOr0~0 .lut_mask = 16'hFFAC;
defparam \WideOr0~0 .sum_lutc_input = "datac";

cycloneive_lcell_comb \WideOr0~1 (
	.dataa(source0_data_671),
	.datab(source0_data_65),
	.datac(source0_data_68),
	.datad(source0_data_66),
	.cin(gnd),
	.combout(\WideOr0~1_combout ),
	.cout());
defparam \WideOr0~1 .lut_mask = 16'hFFFE;
defparam \WideOr0~1 .sum_lutc_input = "datac";

cycloneive_lcell_comb \cp_ready~1 (
	.dataa(in_byteen_reg_7),
	.datab(in_byteen_reg_3),
	.datac(in_byteen_reg_1),
	.datad(in_byteen_reg_2),
	.cin(gnd),
	.combout(\cp_ready~1_combout ),
	.cout());
defparam \cp_ready~1 .lut_mask = 16'h0001;
defparam \cp_ready~1 .sum_lutc_input = "datac";

cycloneive_lcell_comb \cp_ready~2 (
	.dataa(\cp_ready~1_combout ),
	.datab(gnd),
	.datac(in_narrow_reg),
	.datad(in_byteen_reg_0),
	.cin(gnd),
	.combout(\cp_ready~2_combout ),
	.cout());
defparam \cp_ready~2 .lut_mask = 16'h000A;
defparam \cp_ready~2 .sum_lutc_input = "datac";

cycloneive_lcell_comb \cp_ready~3 (
	.dataa(in_narrow_reg),
	.datab(int_nxt_addr_reg_dly_2),
	.datac(int_nxt_addr_reg_dly_1),
	.datad(int_nxt_addr_reg_dly_0),
	.cin(gnd),
	.combout(\cp_ready~3_combout ),
	.cout());
defparam \cp_ready~3 .lut_mask = 16'hA888;
defparam \cp_ready~3 .sum_lutc_input = "datac";

cycloneive_lcell_comb \cp_ready~4 (
	.dataa(\cp_ready~2_combout ),
	.datab(\cp_ready~3_combout ),
	.datac(ShiftLeft1),
	.datad(source0_data_67),
	.cin(gnd),
	.combout(\cp_ready~4_combout ),
	.cout());
defparam \cp_ready~4 .lut_mask = 16'hAAAE;
defparam \cp_ready~4 .sum_lutc_input = "datac";

cycloneive_lcell_comb \cp_ready~5 (
	.dataa(gnd),
	.datab(source0_data_681),
	.datac(source0_data_691),
	.datad(source0_data_701),
	.cin(gnd),
	.combout(\cp_ready~5_combout ),
	.cout());
defparam \cp_ready~5 .lut_mask = 16'h0003;
defparam \cp_ready~5 .sum_lutc_input = "datac";

endmodule

module cycloneiv_altera_merlin_burst_uncompressor_1 (
	reset,
	mem_104_0,
	comb,
	mem_121_0,
	mem_120_0,
	mem_119_0,
	mem_118_0,
	mem_117_0,
	mem_116_0,
	mem_115_0,
	mem_113_0,
	mem_114_0,
	last_packet_beat,
	WideOr0,
	read,
	clk)/* synthesis synthesis_greybox=0 */;
input 	reset;
input 	mem_104_0;
input 	comb;
input 	mem_121_0;
input 	mem_120_0;
input 	mem_119_0;
input 	mem_118_0;
input 	mem_117_0;
input 	mem_116_0;
input 	mem_115_0;
input 	mem_113_0;
input 	mem_114_0;
output 	last_packet_beat;
input 	WideOr0;
input 	read;
input 	clk;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
// unknown value (1'bx) is not needed for this tool. Default to 1'b0
assign unknown = 1'b0;

wire \burst_uncompress_byte_counter[3]~11 ;
wire \burst_uncompress_byte_counter[4]~12_combout ;
wire \burst_uncompress_byte_counter[3]~10_combout ;
wire \Add0~0_combout ;
wire \burst_uncompress_busy~2_combout ;
wire \burst_uncompress_busy~q ;
wire \burst_uncompress_byte_counter[4]~13 ;
wire \burst_uncompress_byte_counter[5]~16 ;
wire \burst_uncompress_byte_counter[6]~18 ;
wire \burst_uncompress_byte_counter[7]~20 ;
wire \burst_uncompress_byte_counter[8]~22 ;
wire \burst_uncompress_byte_counter[9]~24 ;
wire \burst_uncompress_byte_counter[10]~26 ;
wire \burst_uncompress_byte_counter[11]~28 ;
wire \burst_uncompress_byte_counter[12]~29_combout ;
wire \burst_uncompress_byte_counter[11]~27_combout ;
wire \burst_uncompress_byte_counter[10]~25_combout ;
wire \burst_uncompress_byte_counter[9]~23_combout ;
wire \burst_uncompress_byte_counter[8]~21_combout ;
wire \burst_uncompress_byte_counter[7]~19_combout ;
wire \burst_uncompress_byte_counter[6]~17_combout ;
wire \burst_uncompress_byte_counter[5]~15_combout ;
wire \Add0~3 ;
wire \Add0~4_combout ;
wire \burst_uncompress_byte_counter[5]~q ;
wire \Add0~5 ;
wire \Add0~6_combout ;
wire \burst_uncompress_byte_counter[6]~q ;
wire \Add0~7 ;
wire \Add0~8_combout ;
wire \burst_uncompress_byte_counter[7]~q ;
wire \Add0~9 ;
wire \Add0~10_combout ;
wire \burst_uncompress_byte_counter[8]~q ;
wire \Add0~11 ;
wire \Add0~12_combout ;
wire \burst_uncompress_byte_counter[9]~q ;
wire \Add0~13 ;
wire \Add0~14_combout ;
wire \burst_uncompress_byte_counter[10]~q ;
wire \Add0~15 ;
wire \Add0~16_combout ;
wire \burst_uncompress_byte_counter[11]~q ;
wire \Add0~17 ;
wire \Add0~18_combout ;
wire \burst_uncompress_byte_counter[12]~q ;
wire \LessThan0~0_combout ;
wire \last_packet_beat~1_combout ;
wire \burst_uncompress_byte_counter~14_combout ;
wire \burst_uncompress_byte_counter[3]~q ;
wire \Add0~1 ;
wire \Add0~2_combout ;
wire \burst_uncompress_byte_counter[4]~q ;
wire \last_packet_beat~0_combout ;
wire \last_packet_beat~2_combout ;
wire \last_packet_beat~3_combout ;
wire \last_packet_beat~4_combout ;
wire \last_packet_beat~5_combout ;


cycloneive_lcell_comb \last_packet_beat~6 (
	.dataa(comb),
	.datab(\last_packet_beat~2_combout ),
	.datac(\last_packet_beat~5_combout ),
	.datad(mem_104_0),
	.cin(gnd),
	.combout(last_packet_beat),
	.cout());
defparam \last_packet_beat~6 .lut_mask = 16'hA8FF;
defparam \last_packet_beat~6 .sum_lutc_input = "datac";

cycloneive_lcell_comb \burst_uncompress_byte_counter[3]~10 (
	.dataa(mem_113_0),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\burst_uncompress_byte_counter[3]~10_combout ),
	.cout(\burst_uncompress_byte_counter[3]~11 ));
defparam \burst_uncompress_byte_counter[3]~10 .lut_mask = 16'h55AA;
defparam \burst_uncompress_byte_counter[3]~10 .sum_lutc_input = "datac";

cycloneive_lcell_comb \burst_uncompress_byte_counter[4]~12 (
	.dataa(mem_114_0),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\burst_uncompress_byte_counter[3]~11 ),
	.combout(\burst_uncompress_byte_counter[4]~12_combout ),
	.cout(\burst_uncompress_byte_counter[4]~13 ));
defparam \burst_uncompress_byte_counter[4]~12 .lut_mask = 16'hA505;
defparam \burst_uncompress_byte_counter[4]~12 .sum_lutc_input = "cin";

cycloneive_lcell_comb \Add0~0 (
	.dataa(\burst_uncompress_byte_counter[3]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Add0~0_combout ),
	.cout(\Add0~1 ));
defparam \Add0~0 .lut_mask = 16'h55AA;
defparam \Add0~0 .sum_lutc_input = "datac";

cycloneive_lcell_comb \burst_uncompress_busy~2 (
	.dataa(comb),
	.datab(WideOr0),
	.datac(\burst_uncompress_busy~q ),
	.datad(last_packet_beat),
	.cin(gnd),
	.combout(\burst_uncompress_busy~2_combout ),
	.cout());
defparam \burst_uncompress_busy~2 .lut_mask = 16'hD0F2;
defparam \burst_uncompress_busy~2 .sum_lutc_input = "datac";

dffeas burst_uncompress_busy(
	.clk(clk),
	.d(\burst_uncompress_busy~2_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\burst_uncompress_busy~q ),
	.prn(vcc));
defparam burst_uncompress_busy.is_wysiwyg = "true";
defparam burst_uncompress_busy.power_up = "low";

cycloneive_lcell_comb \burst_uncompress_byte_counter[5]~15 (
	.dataa(mem_115_0),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\burst_uncompress_byte_counter[4]~13 ),
	.combout(\burst_uncompress_byte_counter[5]~15_combout ),
	.cout(\burst_uncompress_byte_counter[5]~16 ));
defparam \burst_uncompress_byte_counter[5]~15 .lut_mask = 16'h5AAF;
defparam \burst_uncompress_byte_counter[5]~15 .sum_lutc_input = "cin";

cycloneive_lcell_comb \burst_uncompress_byte_counter[6]~17 (
	.dataa(mem_116_0),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\burst_uncompress_byte_counter[5]~16 ),
	.combout(\burst_uncompress_byte_counter[6]~17_combout ),
	.cout(\burst_uncompress_byte_counter[6]~18 ));
defparam \burst_uncompress_byte_counter[6]~17 .lut_mask = 16'hA505;
defparam \burst_uncompress_byte_counter[6]~17 .sum_lutc_input = "cin";

cycloneive_lcell_comb \burst_uncompress_byte_counter[7]~19 (
	.dataa(mem_117_0),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\burst_uncompress_byte_counter[6]~18 ),
	.combout(\burst_uncompress_byte_counter[7]~19_combout ),
	.cout(\burst_uncompress_byte_counter[7]~20 ));
defparam \burst_uncompress_byte_counter[7]~19 .lut_mask = 16'h5AAF;
defparam \burst_uncompress_byte_counter[7]~19 .sum_lutc_input = "cin";

cycloneive_lcell_comb \burst_uncompress_byte_counter[8]~21 (
	.dataa(mem_118_0),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\burst_uncompress_byte_counter[7]~20 ),
	.combout(\burst_uncompress_byte_counter[8]~21_combout ),
	.cout(\burst_uncompress_byte_counter[8]~22 ));
defparam \burst_uncompress_byte_counter[8]~21 .lut_mask = 16'hA505;
defparam \burst_uncompress_byte_counter[8]~21 .sum_lutc_input = "cin";

cycloneive_lcell_comb \burst_uncompress_byte_counter[9]~23 (
	.dataa(mem_119_0),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\burst_uncompress_byte_counter[8]~22 ),
	.combout(\burst_uncompress_byte_counter[9]~23_combout ),
	.cout(\burst_uncompress_byte_counter[9]~24 ));
defparam \burst_uncompress_byte_counter[9]~23 .lut_mask = 16'h5AAF;
defparam \burst_uncompress_byte_counter[9]~23 .sum_lutc_input = "cin";

cycloneive_lcell_comb \burst_uncompress_byte_counter[10]~25 (
	.dataa(mem_120_0),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\burst_uncompress_byte_counter[9]~24 ),
	.combout(\burst_uncompress_byte_counter[10]~25_combout ),
	.cout(\burst_uncompress_byte_counter[10]~26 ));
defparam \burst_uncompress_byte_counter[10]~25 .lut_mask = 16'hA505;
defparam \burst_uncompress_byte_counter[10]~25 .sum_lutc_input = "cin";

cycloneive_lcell_comb \burst_uncompress_byte_counter[11]~27 (
	.dataa(mem_121_0),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\burst_uncompress_byte_counter[10]~26 ),
	.combout(\burst_uncompress_byte_counter[11]~27_combout ),
	.cout(\burst_uncompress_byte_counter[11]~28 ));
defparam \burst_uncompress_byte_counter[11]~27 .lut_mask = 16'h5AAF;
defparam \burst_uncompress_byte_counter[11]~27 .sum_lutc_input = "cin";

cycloneive_lcell_comb \burst_uncompress_byte_counter[12]~29 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\burst_uncompress_byte_counter[11]~28 ),
	.combout(\burst_uncompress_byte_counter[12]~29_combout ),
	.cout());
defparam \burst_uncompress_byte_counter[12]~29 .lut_mask = 16'h0F0F;
defparam \burst_uncompress_byte_counter[12]~29 .sum_lutc_input = "cin";

cycloneive_lcell_comb \Add0~2 (
	.dataa(\burst_uncompress_byte_counter[4]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~1 ),
	.combout(\Add0~2_combout ),
	.cout(\Add0~3 ));
defparam \Add0~2 .lut_mask = 16'hA505;
defparam \Add0~2 .sum_lutc_input = "cin";

cycloneive_lcell_comb \Add0~4 (
	.dataa(\burst_uncompress_byte_counter[5]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~3 ),
	.combout(\Add0~4_combout ),
	.cout(\Add0~5 ));
defparam \Add0~4 .lut_mask = 16'h5AAF;
defparam \Add0~4 .sum_lutc_input = "cin";

dffeas \burst_uncompress_byte_counter[5] (
	.clk(clk),
	.d(\burst_uncompress_byte_counter[5]~15_combout ),
	.asdata(\Add0~4_combout ),
	.clrn(!reset),
	.aload(gnd),
	.sclr(last_packet_beat),
	.sload(\burst_uncompress_byte_counter~14_combout ),
	.ena(read),
	.q(\burst_uncompress_byte_counter[5]~q ),
	.prn(vcc));
defparam \burst_uncompress_byte_counter[5] .is_wysiwyg = "true";
defparam \burst_uncompress_byte_counter[5] .power_up = "low";

cycloneive_lcell_comb \Add0~6 (
	.dataa(\burst_uncompress_byte_counter[6]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~5 ),
	.combout(\Add0~6_combout ),
	.cout(\Add0~7 ));
defparam \Add0~6 .lut_mask = 16'hA505;
defparam \Add0~6 .sum_lutc_input = "cin";

dffeas \burst_uncompress_byte_counter[6] (
	.clk(clk),
	.d(\burst_uncompress_byte_counter[6]~17_combout ),
	.asdata(\Add0~6_combout ),
	.clrn(!reset),
	.aload(gnd),
	.sclr(last_packet_beat),
	.sload(\burst_uncompress_byte_counter~14_combout ),
	.ena(read),
	.q(\burst_uncompress_byte_counter[6]~q ),
	.prn(vcc));
defparam \burst_uncompress_byte_counter[6] .is_wysiwyg = "true";
defparam \burst_uncompress_byte_counter[6] .power_up = "low";

cycloneive_lcell_comb \Add0~8 (
	.dataa(\burst_uncompress_byte_counter[7]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~7 ),
	.combout(\Add0~8_combout ),
	.cout(\Add0~9 ));
defparam \Add0~8 .lut_mask = 16'h5AAF;
defparam \Add0~8 .sum_lutc_input = "cin";

dffeas \burst_uncompress_byte_counter[7] (
	.clk(clk),
	.d(\burst_uncompress_byte_counter[7]~19_combout ),
	.asdata(\Add0~8_combout ),
	.clrn(!reset),
	.aload(gnd),
	.sclr(last_packet_beat),
	.sload(\burst_uncompress_byte_counter~14_combout ),
	.ena(read),
	.q(\burst_uncompress_byte_counter[7]~q ),
	.prn(vcc));
defparam \burst_uncompress_byte_counter[7] .is_wysiwyg = "true";
defparam \burst_uncompress_byte_counter[7] .power_up = "low";

cycloneive_lcell_comb \Add0~10 (
	.dataa(\burst_uncompress_byte_counter[8]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~9 ),
	.combout(\Add0~10_combout ),
	.cout(\Add0~11 ));
defparam \Add0~10 .lut_mask = 16'hA505;
defparam \Add0~10 .sum_lutc_input = "cin";

dffeas \burst_uncompress_byte_counter[8] (
	.clk(clk),
	.d(\burst_uncompress_byte_counter[8]~21_combout ),
	.asdata(\Add0~10_combout ),
	.clrn(!reset),
	.aload(gnd),
	.sclr(last_packet_beat),
	.sload(\burst_uncompress_byte_counter~14_combout ),
	.ena(read),
	.q(\burst_uncompress_byte_counter[8]~q ),
	.prn(vcc));
defparam \burst_uncompress_byte_counter[8] .is_wysiwyg = "true";
defparam \burst_uncompress_byte_counter[8] .power_up = "low";

cycloneive_lcell_comb \Add0~12 (
	.dataa(\burst_uncompress_byte_counter[9]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~11 ),
	.combout(\Add0~12_combout ),
	.cout(\Add0~13 ));
defparam \Add0~12 .lut_mask = 16'h5AAF;
defparam \Add0~12 .sum_lutc_input = "cin";

dffeas \burst_uncompress_byte_counter[9] (
	.clk(clk),
	.d(\burst_uncompress_byte_counter[9]~23_combout ),
	.asdata(\Add0~12_combout ),
	.clrn(!reset),
	.aload(gnd),
	.sclr(last_packet_beat),
	.sload(\burst_uncompress_byte_counter~14_combout ),
	.ena(read),
	.q(\burst_uncompress_byte_counter[9]~q ),
	.prn(vcc));
defparam \burst_uncompress_byte_counter[9] .is_wysiwyg = "true";
defparam \burst_uncompress_byte_counter[9] .power_up = "low";

cycloneive_lcell_comb \Add0~14 (
	.dataa(\burst_uncompress_byte_counter[10]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~13 ),
	.combout(\Add0~14_combout ),
	.cout(\Add0~15 ));
defparam \Add0~14 .lut_mask = 16'hA505;
defparam \Add0~14 .sum_lutc_input = "cin";

dffeas \burst_uncompress_byte_counter[10] (
	.clk(clk),
	.d(\burst_uncompress_byte_counter[10]~25_combout ),
	.asdata(\Add0~14_combout ),
	.clrn(!reset),
	.aload(gnd),
	.sclr(last_packet_beat),
	.sload(\burst_uncompress_byte_counter~14_combout ),
	.ena(read),
	.q(\burst_uncompress_byte_counter[10]~q ),
	.prn(vcc));
defparam \burst_uncompress_byte_counter[10] .is_wysiwyg = "true";
defparam \burst_uncompress_byte_counter[10] .power_up = "low";

cycloneive_lcell_comb \Add0~16 (
	.dataa(\burst_uncompress_byte_counter[11]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~15 ),
	.combout(\Add0~16_combout ),
	.cout(\Add0~17 ));
defparam \Add0~16 .lut_mask = 16'h5AAF;
defparam \Add0~16 .sum_lutc_input = "cin";

dffeas \burst_uncompress_byte_counter[11] (
	.clk(clk),
	.d(\burst_uncompress_byte_counter[11]~27_combout ),
	.asdata(\Add0~16_combout ),
	.clrn(!reset),
	.aload(gnd),
	.sclr(last_packet_beat),
	.sload(\burst_uncompress_byte_counter~14_combout ),
	.ena(read),
	.q(\burst_uncompress_byte_counter[11]~q ),
	.prn(vcc));
defparam \burst_uncompress_byte_counter[11] .is_wysiwyg = "true";
defparam \burst_uncompress_byte_counter[11] .power_up = "low";

cycloneive_lcell_comb \Add0~18 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\Add0~17 ),
	.combout(\Add0~18_combout ),
	.cout());
defparam \Add0~18 .lut_mask = 16'h0F0F;
defparam \Add0~18 .sum_lutc_input = "cin";

dffeas \burst_uncompress_byte_counter[12] (
	.clk(clk),
	.d(\burst_uncompress_byte_counter[12]~29_combout ),
	.asdata(\Add0~18_combout ),
	.clrn(!reset),
	.aload(gnd),
	.sclr(last_packet_beat),
	.sload(\burst_uncompress_byte_counter~14_combout ),
	.ena(read),
	.q(\burst_uncompress_byte_counter[12]~q ),
	.prn(vcc));
defparam \burst_uncompress_byte_counter[12] .is_wysiwyg = "true";
defparam \burst_uncompress_byte_counter[12] .power_up = "low";

cycloneive_lcell_comb \LessThan0~0 (
	.dataa(\burst_uncompress_byte_counter[3]~q ),
	.datab(\burst_uncompress_byte_counter[12]~q ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\LessThan0~0_combout ),
	.cout());
defparam \LessThan0~0 .lut_mask = 16'hEEEE;
defparam \LessThan0~0 .sum_lutc_input = "datac";

cycloneive_lcell_comb \last_packet_beat~1 (
	.dataa(\burst_uncompress_byte_counter[8]~q ),
	.datab(\burst_uncompress_byte_counter[9]~q ),
	.datac(\burst_uncompress_byte_counter[10]~q ),
	.datad(\burst_uncompress_byte_counter[11]~q ),
	.cin(gnd),
	.combout(\last_packet_beat~1_combout ),
	.cout());
defparam \last_packet_beat~1 .lut_mask = 16'h0001;
defparam \last_packet_beat~1 .sum_lutc_input = "datac";

cycloneive_lcell_comb \burst_uncompress_byte_counter~14 (
	.dataa(\burst_uncompress_busy~q ),
	.datab(\LessThan0~0_combout ),
	.datac(\last_packet_beat~0_combout ),
	.datad(\last_packet_beat~1_combout ),
	.cin(gnd),
	.combout(\burst_uncompress_byte_counter~14_combout ),
	.cout());
defparam \burst_uncompress_byte_counter~14 .lut_mask = 16'h8AAA;
defparam \burst_uncompress_byte_counter~14 .sum_lutc_input = "datac";

dffeas \burst_uncompress_byte_counter[3] (
	.clk(clk),
	.d(\burst_uncompress_byte_counter[3]~10_combout ),
	.asdata(\Add0~0_combout ),
	.clrn(!reset),
	.aload(gnd),
	.sclr(last_packet_beat),
	.sload(\burst_uncompress_byte_counter~14_combout ),
	.ena(read),
	.q(\burst_uncompress_byte_counter[3]~q ),
	.prn(vcc));
defparam \burst_uncompress_byte_counter[3] .is_wysiwyg = "true";
defparam \burst_uncompress_byte_counter[3] .power_up = "low";

dffeas \burst_uncompress_byte_counter[4] (
	.clk(clk),
	.d(\burst_uncompress_byte_counter[4]~12_combout ),
	.asdata(\Add0~2_combout ),
	.clrn(!reset),
	.aload(gnd),
	.sclr(last_packet_beat),
	.sload(\burst_uncompress_byte_counter~14_combout ),
	.ena(read),
	.q(\burst_uncompress_byte_counter[4]~q ),
	.prn(vcc));
defparam \burst_uncompress_byte_counter[4] .is_wysiwyg = "true";
defparam \burst_uncompress_byte_counter[4] .power_up = "low";

cycloneive_lcell_comb \last_packet_beat~0 (
	.dataa(\burst_uncompress_byte_counter[4]~q ),
	.datab(\burst_uncompress_byte_counter[5]~q ),
	.datac(\burst_uncompress_byte_counter[6]~q ),
	.datad(\burst_uncompress_byte_counter[7]~q ),
	.cin(gnd),
	.combout(\last_packet_beat~0_combout ),
	.cout());
defparam \last_packet_beat~0 .lut_mask = 16'h0001;
defparam \last_packet_beat~0 .sum_lutc_input = "datac";

cycloneive_lcell_comb \last_packet_beat~2 (
	.dataa(\last_packet_beat~0_combout ),
	.datab(\last_packet_beat~1_combout ),
	.datac(\burst_uncompress_busy~q ),
	.datad(\burst_uncompress_byte_counter[3]~q ),
	.cin(gnd),
	.combout(\last_packet_beat~2_combout ),
	.cout());
defparam \last_packet_beat~2 .lut_mask = 16'h8000;
defparam \last_packet_beat~2 .sum_lutc_input = "datac";

cycloneive_lcell_comb \last_packet_beat~3 (
	.dataa(\burst_uncompress_busy~q ),
	.datab(mem_121_0),
	.datac(mem_120_0),
	.datad(mem_119_0),
	.cin(gnd),
	.combout(\last_packet_beat~3_combout ),
	.cout());
defparam \last_packet_beat~3 .lut_mask = 16'h0001;
defparam \last_packet_beat~3 .sum_lutc_input = "datac";

cycloneive_lcell_comb \last_packet_beat~4 (
	.dataa(mem_118_0),
	.datab(mem_117_0),
	.datac(mem_116_0),
	.datad(mem_115_0),
	.cin(gnd),
	.combout(\last_packet_beat~4_combout ),
	.cout());
defparam \last_packet_beat~4 .lut_mask = 16'h0001;
defparam \last_packet_beat~4 .sum_lutc_input = "datac";

cycloneive_lcell_comb \last_packet_beat~5 (
	.dataa(\last_packet_beat~3_combout ),
	.datab(\last_packet_beat~4_combout ),
	.datac(mem_113_0),
	.datad(mem_114_0),
	.cin(gnd),
	.combout(\last_packet_beat~5_combout ),
	.cout());
defparam \last_packet_beat~5 .lut_mask = 16'h0080;
defparam \last_packet_beat~5 .sum_lutc_input = "datac";

endmodule

module cycloneiv_altera_merlin_slave_translator (
	waitrequest_reset_override1,
	WideOr0,
	reset,
	read_latency_shift_reg_0,
	in_data_reg_107,
	m0_write,
	clk)/* synthesis synthesis_greybox=0 */;
output 	waitrequest_reset_override1;
input 	WideOr0;
input 	reset;
output 	read_latency_shift_reg_0;
input 	in_data_reg_107;
input 	m0_write;
input 	clk;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
// unknown value (1'bx) is not needed for this tool. Default to 1'b0
assign unknown = 1'b0;

wire \read_latency_shift_reg~0_combout ;


dffeas waitrequest_reset_override(
	.clk(clk),
	.d(vcc),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(waitrequest_reset_override1),
	.prn(vcc));
defparam waitrequest_reset_override.is_wysiwyg = "true";
defparam waitrequest_reset_override.power_up = "low";

dffeas \read_latency_shift_reg[0] (
	.clk(clk),
	.d(\read_latency_shift_reg~0_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(read_latency_shift_reg_0),
	.prn(vcc));
defparam \read_latency_shift_reg[0] .is_wysiwyg = "true";
defparam \read_latency_shift_reg[0] .power_up = "low";

cycloneive_lcell_comb \read_latency_shift_reg~0 (
	.dataa(waitrequest_reset_override1),
	.datab(WideOr0),
	.datac(in_data_reg_107),
	.datad(m0_write),
	.cin(gnd),
	.combout(\read_latency_shift_reg~0_combout ),
	.cout());
defparam \read_latency_shift_reg~0 .lut_mask = 16'h8000;
defparam \read_latency_shift_reg~0 .sum_lutc_input = "datac";

endmodule

module cycloneiv_altera_merlin_slave_translator_1 (
	waitrequest_reset_override,
	WideOr0,
	reset,
	read_latency_shift_reg_0,
	in_data_reg_107,
	m0_write,
	clk)/* synthesis synthesis_greybox=0 */;
input 	waitrequest_reset_override;
input 	WideOr0;
input 	reset;
output 	read_latency_shift_reg_0;
input 	in_data_reg_107;
input 	m0_write;
input 	clk;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
// unknown value (1'bx) is not needed for this tool. Default to 1'b0
assign unknown = 1'b0;

wire \read_latency_shift_reg~0_combout ;


dffeas \read_latency_shift_reg[0] (
	.clk(clk),
	.d(\read_latency_shift_reg~0_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(read_latency_shift_reg_0),
	.prn(vcc));
defparam \read_latency_shift_reg[0] .is_wysiwyg = "true";
defparam \read_latency_shift_reg[0] .power_up = "low";

cycloneive_lcell_comb \read_latency_shift_reg~0 (
	.dataa(waitrequest_reset_override),
	.datab(WideOr0),
	.datac(in_data_reg_107),
	.datad(m0_write),
	.cin(gnd),
	.combout(\read_latency_shift_reg~0_combout ),
	.cout());
defparam \read_latency_shift_reg~0 .lut_mask = 16'h8000;
defparam \read_latency_shift_reg~0 .sum_lutc_input = "datac";

endmodule

module cycloneiv_altera_merlin_traffic_limiter (
	reset,
	full1,
	cmd_sink_data,
	WideOr0,
	last_dest_id_0,
	has_pending_responses1,
	cmd_sink_ready,
	src1_valid,
	src1_valid1,
	full0,
	src_payload_0,
	last_channel_0,
	cmd_sink_ready1,
	clk)/* synthesis synthesis_greybox=0 */;
input 	reset;
input 	full1;
input 	[157:0] cmd_sink_data;
input 	WideOr0;
output 	last_dest_id_0;
output 	has_pending_responses1;
output 	cmd_sink_ready;
input 	src1_valid;
input 	src1_valid1;
input 	full0;
input 	src_payload_0;
output 	last_channel_0;
output 	cmd_sink_ready1;
input 	clk;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
// unknown value (1'bx) is not needed for this tool. Default to 1'b0
assign unknown = 1'b0;

wire \save_dest_id~0_combout ;
wire \response_sink_accepted~0_combout ;
wire \pending_response_count[0]~1_combout ;
wire \pending_response_count[1]~0_combout ;
wire \pending_response_count[0]~q ;
wire \Add0~0_combout ;
wire \pending_response_count[1]~q ;
wire \has_pending_responses~0_combout ;
wire \has_pending_responses~1_combout ;
wire \last_channel[0]~0_combout ;


dffeas \last_dest_id[0] (
	.clk(clk),
	.d(cmd_sink_data[143]),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\save_dest_id~0_combout ),
	.q(last_dest_id_0),
	.prn(vcc));
defparam \last_dest_id[0] .is_wysiwyg = "true";
defparam \last_dest_id[0] .power_up = "low";

dffeas has_pending_responses(
	.clk(clk),
	.d(\has_pending_responses~1_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(has_pending_responses1),
	.prn(vcc));
defparam has_pending_responses.is_wysiwyg = "true";
defparam has_pending_responses.power_up = "low";

cycloneive_lcell_comb \cmd_sink_ready~0 (
	.dataa(WideOr0),
	.datab(cmd_sink_data[143]),
	.datac(last_dest_id_0),
	.datad(has_pending_responses1),
	.cin(gnd),
	.combout(cmd_sink_ready),
	.cout());
defparam \cmd_sink_ready~0 .lut_mask = 16'h82AA;
defparam \cmd_sink_ready~0 .sum_lutc_input = "datac";

dffeas \last_channel[0] (
	.clk(clk),
	.d(\last_channel[0]~0_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\save_dest_id~0_combout ),
	.q(last_channel_0),
	.prn(vcc));
defparam \last_channel[0] .is_wysiwyg = "true";
defparam \last_channel[0] .power_up = "low";

cycloneive_lcell_comb \cmd_sink_ready~1 (
	.dataa(cmd_sink_data[143]),
	.datab(last_dest_id_0),
	.datac(gnd),
	.datad(has_pending_responses1),
	.cin(gnd),
	.combout(cmd_sink_ready1),
	.cout());
defparam \cmd_sink_ready~1 .lut_mask = 16'h99FF;
defparam \cmd_sink_ready~1 .sum_lutc_input = "datac";

cycloneive_lcell_comb \save_dest_id~0 (
	.dataa(full1),
	.datab(cmd_sink_data[143]),
	.datac(last_dest_id_0),
	.datad(has_pending_responses1),
	.cin(gnd),
	.combout(\save_dest_id~0_combout ),
	.cout());
defparam \save_dest_id~0 .lut_mask = 16'h82AA;
defparam \save_dest_id~0 .sum_lutc_input = "datac";

cycloneive_lcell_comb \response_sink_accepted~0 (
	.dataa(src_payload_0),
	.datab(src1_valid1),
	.datac(src1_valid),
	.datad(full0),
	.cin(gnd),
	.combout(\response_sink_accepted~0_combout ),
	.cout());
defparam \response_sink_accepted~0 .lut_mask = 16'h00A8;
defparam \response_sink_accepted~0 .sum_lutc_input = "datac";

cycloneive_lcell_comb \pending_response_count[0]~1 (
	.dataa(\pending_response_count[0]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\pending_response_count[0]~1_combout ),
	.cout());
defparam \pending_response_count[0]~1 .lut_mask = 16'h5555;
defparam \pending_response_count[0]~1 .sum_lutc_input = "datac";

cycloneive_lcell_comb \pending_response_count[1]~0 (
	.dataa(\response_sink_accepted~0_combout ),
	.datab(full1),
	.datac(WideOr0),
	.datad(cmd_sink_ready1),
	.cin(gnd),
	.combout(\pending_response_count[1]~0_combout ),
	.cout());
defparam \pending_response_count[1]~0 .lut_mask = 16'h6AAA;
defparam \pending_response_count[1]~0 .sum_lutc_input = "datac";

dffeas \pending_response_count[0] (
	.clk(clk),
	.d(\pending_response_count[0]~1_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pending_response_count[1]~0_combout ),
	.q(\pending_response_count[0]~q ),
	.prn(vcc));
defparam \pending_response_count[0] .is_wysiwyg = "true";
defparam \pending_response_count[0] .power_up = "low";

cycloneive_lcell_comb \Add0~0 (
	.dataa(\response_sink_accepted~0_combout ),
	.datab(\pending_response_count[1]~q ),
	.datac(\pending_response_count[0]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Add0~0_combout ),
	.cout());
defparam \Add0~0 .lut_mask = 16'h9696;
defparam \Add0~0 .sum_lutc_input = "datac";

dffeas \pending_response_count[1] (
	.clk(clk),
	.d(\Add0~0_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pending_response_count[1]~0_combout ),
	.q(\pending_response_count[1]~q ),
	.prn(vcc));
defparam \pending_response_count[1] .is_wysiwyg = "true";
defparam \pending_response_count[1] .power_up = "low";

cycloneive_lcell_comb \has_pending_responses~0 (
	.dataa(has_pending_responses1),
	.datab(\pending_response_count[1]~q ),
	.datac(\response_sink_accepted~0_combout ),
	.datad(\pending_response_count[0]~q ),
	.cin(gnd),
	.combout(\has_pending_responses~0_combout ),
	.cout());
defparam \has_pending_responses~0 .lut_mask = 16'h7554;
defparam \has_pending_responses~0 .sum_lutc_input = "datac";

cycloneive_lcell_comb \has_pending_responses~1 (
	.dataa(WideOr0),
	.datab(\save_dest_id~0_combout ),
	.datac(has_pending_responses1),
	.datad(\has_pending_responses~0_combout ),
	.cin(gnd),
	.combout(\has_pending_responses~1_combout ),
	.cout());
defparam \has_pending_responses~1 .lut_mask = 16'h80F8;
defparam \has_pending_responses~1 .sum_lutc_input = "datac";

cycloneive_lcell_comb \last_channel[0]~0 (
	.dataa(cmd_sink_data[143]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\last_channel[0]~0_combout ),
	.cout());
defparam \last_channel[0]~0 .lut_mask = 16'h5555;
defparam \last_channel[0]~0 .sum_lutc_input = "datac";

endmodule

module cycloneiv_altera_merlin_traffic_limiter_1 (
	data1_0,
	cmd_sink_data,
	WideOr0,
	last_dest_id_0,
	has_pending_responses1,
	wready,
	nonposted_cmd_accepted1,
	reset,
	awready,
	src0_valid,
	src0_valid1,
	full0,
	mem_159_0,
	last_packet_beat,
	last_channel_0,
	src_payload,
	clk)/* synthesis synthesis_greybox=0 */;
input 	data1_0;
input 	[157:0] cmd_sink_data;
input 	WideOr0;
output 	last_dest_id_0;
output 	has_pending_responses1;
input 	wready;
output 	nonposted_cmd_accepted1;
input 	reset;
input 	awready;
input 	src0_valid;
input 	src0_valid1;
input 	full0;
input 	mem_159_0;
input 	last_packet_beat;
output 	last_channel_0;
input 	src_payload;
input 	clk;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
// unknown value (1'bx) is not needed for this tool. Default to 1'b0
assign unknown = 1'b0;

wire \response_sink_accepted~0_combout ;
wire \response_sink_accepted~1_combout ;
wire \pending_response_count[0]~1_combout ;
wire \pending_response_count[1]~0_combout ;
wire \pending_response_count[0]~q ;
wire \Add0~0_combout ;
wire \pending_response_count[1]~q ;
wire \has_pending_responses~0_combout ;
wire \has_pending_responses~1_combout ;
wire \last_channel[0]~0_combout ;


dffeas \last_dest_id[0] (
	.clk(clk),
	.d(cmd_sink_data[143]),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(wready),
	.q(last_dest_id_0),
	.prn(vcc));
defparam \last_dest_id[0] .is_wysiwyg = "true";
defparam \last_dest_id[0] .power_up = "low";

dffeas has_pending_responses(
	.clk(clk),
	.d(\has_pending_responses~1_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(has_pending_responses1),
	.prn(vcc));
defparam has_pending_responses.is_wysiwyg = "true";
defparam has_pending_responses.power_up = "low";

cycloneive_lcell_comb nonposted_cmd_accepted(
	.dataa(data1_0),
	.datab(WideOr0),
	.datac(wready),
	.datad(gnd),
	.cin(gnd),
	.combout(nonposted_cmd_accepted1),
	.cout());
defparam nonposted_cmd_accepted.lut_mask = 16'h8080;
defparam nonposted_cmd_accepted.sum_lutc_input = "datac";

dffeas \last_channel[0] (
	.clk(clk),
	.d(\last_channel[0]~0_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(wready),
	.q(last_channel_0),
	.prn(vcc));
defparam \last_channel[0] .is_wysiwyg = "true";
defparam \last_channel[0] .power_up = "low";

cycloneive_lcell_comb \response_sink_accepted~0 (
	.dataa(src0_valid1),
	.datab(mem_159_0),
	.datac(last_packet_beat),
	.datad(gnd),
	.cin(gnd),
	.combout(\response_sink_accepted~0_combout ),
	.cout());
defparam \response_sink_accepted~0 .lut_mask = 16'h8080;
defparam \response_sink_accepted~0 .sum_lutc_input = "datac";

cycloneive_lcell_comb \response_sink_accepted~1 (
	.dataa(\response_sink_accepted~0_combout ),
	.datab(src0_valid),
	.datac(src_payload),
	.datad(full0),
	.cin(gnd),
	.combout(\response_sink_accepted~1_combout ),
	.cout());
defparam \response_sink_accepted~1 .lut_mask = 16'h00EA;
defparam \response_sink_accepted~1 .sum_lutc_input = "datac";

cycloneive_lcell_comb \pending_response_count[0]~1 (
	.dataa(\pending_response_count[0]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\pending_response_count[0]~1_combout ),
	.cout());
defparam \pending_response_count[0]~1 .lut_mask = 16'h5555;
defparam \pending_response_count[0]~1 .sum_lutc_input = "datac";

cycloneive_lcell_comb \pending_response_count[1]~0 (
	.dataa(\response_sink_accepted~1_combout ),
	.datab(data1_0),
	.datac(WideOr0),
	.datad(wready),
	.cin(gnd),
	.combout(\pending_response_count[1]~0_combout ),
	.cout());
defparam \pending_response_count[1]~0 .lut_mask = 16'h6AAA;
defparam \pending_response_count[1]~0 .sum_lutc_input = "datac";

dffeas \pending_response_count[0] (
	.clk(clk),
	.d(\pending_response_count[0]~1_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pending_response_count[1]~0_combout ),
	.q(\pending_response_count[0]~q ),
	.prn(vcc));
defparam \pending_response_count[0] .is_wysiwyg = "true";
defparam \pending_response_count[0] .power_up = "low";

cycloneive_lcell_comb \Add0~0 (
	.dataa(\response_sink_accepted~1_combout ),
	.datab(\pending_response_count[1]~q ),
	.datac(\pending_response_count[0]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Add0~0_combout ),
	.cout());
defparam \Add0~0 .lut_mask = 16'h9696;
defparam \Add0~0 .sum_lutc_input = "datac";

dffeas \pending_response_count[1] (
	.clk(clk),
	.d(\Add0~0_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pending_response_count[1]~0_combout ),
	.q(\pending_response_count[1]~q ),
	.prn(vcc));
defparam \pending_response_count[1] .is_wysiwyg = "true";
defparam \pending_response_count[1] .power_up = "low";

cycloneive_lcell_comb \has_pending_responses~0 (
	.dataa(has_pending_responses1),
	.datab(\pending_response_count[1]~q ),
	.datac(\response_sink_accepted~1_combout ),
	.datad(\pending_response_count[0]~q ),
	.cin(gnd),
	.combout(\has_pending_responses~0_combout ),
	.cout());
defparam \has_pending_responses~0 .lut_mask = 16'h7554;
defparam \has_pending_responses~0 .sum_lutc_input = "datac";

cycloneive_lcell_comb \has_pending_responses~1 (
	.dataa(data1_0),
	.datab(awready),
	.datac(has_pending_responses1),
	.datad(\has_pending_responses~0_combout ),
	.cin(gnd),
	.combout(\has_pending_responses~1_combout ),
	.cout());
defparam \has_pending_responses~1 .lut_mask = 16'h80F8;
defparam \has_pending_responses~1 .sum_lutc_input = "datac";

cycloneive_lcell_comb \last_channel[0]~0 (
	.dataa(cmd_sink_data[143]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\last_channel[0]~0_combout ),
	.cout());
defparam \last_channel[0]~0 .lut_mask = 16'h5555;
defparam \last_channel[0]~0 .sum_lutc_input = "datac";

endmodule

module cycloneiv_cycloneiv_mm_interconnect_0_cmd_demux (
	full1,
	Equal1,
	nxt_in_ready,
	saved_grant_0,
	saved_grant_01,
	nxt_in_ready1,
	nxt_in_ready2,
	WideOr0,
	full11,
	src1_valid,
	last_dest_id_0,
	has_pending_responses,
	last_channel_0,
	src0_valid,
	src1_valid1,
	nxt_in_ready3)/* synthesis synthesis_greybox=0 */;
input 	full1;
input 	Equal1;
input 	nxt_in_ready;
input 	saved_grant_0;
input 	saved_grant_01;
input 	nxt_in_ready1;
input 	nxt_in_ready2;
output 	WideOr0;
input 	full11;
output 	src1_valid;
input 	last_dest_id_0;
input 	has_pending_responses;
input 	last_channel_0;
output 	src0_valid;
output 	src1_valid1;
input 	nxt_in_ready3;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
// unknown value (1'bx) is not needed for this tool. Default to 1'b0
assign unknown = 1'b0;

wire \WideOr0~0_combout ;


cycloneive_lcell_comb \WideOr0~1 (
	.dataa(Equal1),
	.datab(nxt_in_ready),
	.datac(saved_grant_0),
	.datad(\WideOr0~0_combout ),
	.cin(gnd),
	.combout(WideOr0),
	.cout());
defparam \WideOr0~1 .lut_mask = 16'hEA40;
defparam \WideOr0~1 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src1_valid~0 (
	.dataa(full1),
	.datab(full11),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(src1_valid),
	.cout());
defparam \src1_valid~0 .lut_mask = 16'h8888;
defparam \src1_valid~0 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src0_valid~0 (
	.dataa(src1_valid),
	.datab(last_channel_0),
	.datac(has_pending_responses),
	.datad(Equal1),
	.cin(gnd),
	.combout(src0_valid),
	.cout());
defparam \src0_valid~0 .lut_mask = 16'h008A;
defparam \src0_valid~0 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src1_valid~1 (
	.dataa(Equal1),
	.datab(src1_valid),
	.datac(last_dest_id_0),
	.datad(has_pending_responses),
	.cin(gnd),
	.combout(src1_valid1),
	.cout());
defparam \src1_valid~1 .lut_mask = 16'h8088;
defparam \src1_valid~1 .sum_lutc_input = "datac";

cycloneive_lcell_comb \WideOr0~0 (
	.dataa(saved_grant_01),
	.datab(nxt_in_ready3),
	.datac(nxt_in_ready1),
	.datad(nxt_in_ready2),
	.cin(gnd),
	.combout(\WideOr0~0_combout ),
	.cout());
defparam \WideOr0~0 .lut_mask = 16'hAAA8;
defparam \WideOr0~0 .sum_lutc_input = "datac";

endmodule

module cycloneiv_cycloneiv_mm_interconnect_0_cmd_demux_1 (
	nxt_in_ready,
	full1,
	nxt_in_ready1,
	Equal1,
	saved_grant_1,
	saved_grant_11,
	WideOr0,
	last_dest_id_0,
	has_pending_responses,
	last_channel_0,
	src0_valid,
	src1_valid)/* synthesis synthesis_greybox=0 */;
input 	nxt_in_ready;
input 	full1;
input 	nxt_in_ready1;
input 	Equal1;
input 	saved_grant_1;
input 	saved_grant_11;
output 	WideOr0;
input 	last_dest_id_0;
input 	has_pending_responses;
input 	last_channel_0;
output 	src0_valid;
output 	src1_valid;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
// unknown value (1'bx) is not needed for this tool. Default to 1'b0
assign unknown = 1'b0;

wire \WideOr0~0_combout ;


cycloneive_lcell_comb \WideOr0~1 (
	.dataa(nxt_in_ready1),
	.datab(nxt_in_ready),
	.datac(Equal1),
	.datad(\WideOr0~0_combout ),
	.cin(gnd),
	.combout(WideOr0),
	.cout());
defparam \WideOr0~1 .lut_mask = 16'hAC00;
defparam \WideOr0~1 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src0_valid~0 (
	.dataa(full1),
	.datab(last_channel_0),
	.datac(has_pending_responses),
	.datad(Equal1),
	.cin(gnd),
	.combout(src0_valid),
	.cout());
defparam \src0_valid~0 .lut_mask = 16'h008A;
defparam \src0_valid~0 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src1_valid~0 (
	.dataa(full1),
	.datab(Equal1),
	.datac(last_dest_id_0),
	.datad(has_pending_responses),
	.cin(gnd),
	.combout(src1_valid),
	.cout());
defparam \src1_valid~0 .lut_mask = 16'h8088;
defparam \src1_valid~0 .sum_lutc_input = "datac";

cycloneive_lcell_comb \WideOr0~0 (
	.dataa(saved_grant_1),
	.datab(Equal1),
	.datac(saved_grant_11),
	.datad(gnd),
	.cin(gnd),
	.combout(\WideOr0~0_combout ),
	.cout());
defparam \WideOr0~0 .lut_mask = 16'hE2E2;
defparam \WideOr0~0 .sum_lutc_input = "datac";

endmodule

module cycloneiv_cycloneiv_mm_interconnect_0_cmd_mux (
	data1_0,
	nxt_in_ready,
	saved_grant_0,
	r_sync_rst,
	saved_grant_1,
	data1_12,
	data1_10,
	data1_11,
	src0_valid,
	src0_valid1,
	WideOr11,
	data1_111,
	src_data_131,
	data1_121,
	src_data_132,
	data1_101,
	src_data_130,
	data1_8,
	src_data_71,
	data1_4,
	src_data_67,
	data1_2,
	src_data_65,
	data1_7,
	src_data_70,
	data1_6,
	src_data_69,
	data1_5,
	src_data_68,
	data1_3,
	src_data_66,
	data1_1,
	src_data_64,
	src_payload_0,
	Selector14,
	Selector141,
	Selector6,
	src_data_123,
	Selector15,
	Selector7,
	src_data_122,
	Selector5,
	Selector13,
	LessThan27,
	src_data_124,
	data1_53,
	data1_531,
	src_data_144,
	data1_54,
	data1_541,
	src_data_145,
	data1_9,
	src_payload,
	data1_102,
	src_payload1,
	data1_112,
	src_payload2,
	data1_122,
	src_payload3,
	data1_13,
	src_payload4,
	data1_14,
	src_payload5,
	data1_15,
	src_payload6,
	data1_16,
	src_payload7,
	data1_17,
	src_payload8,
	data1_18,
	src_payload9,
	data1_19,
	src_payload10,
	data1_20,
	src_payload11,
	data1_21,
	src_payload12,
	data1_22,
	src_payload13,
	data1_23,
	src_payload14,
	data1_24,
	src_payload15,
	data1_25,
	src_payload16,
	data1_26,
	src_payload17,
	data1_27,
	src_payload18,
	data1_28,
	src_payload19,
	data1_29,
	src_payload20,
	data1_30,
	src_payload21,
	data1_31,
	src_payload22,
	data1_32,
	src_payload23,
	data1_33,
	src_payload24,
	data1_34,
	src_payload25,
	data1_35,
	src_payload26,
	data1_36,
	src_payload27,
	data1_37,
	src_payload28,
	data1_38,
	src_payload29,
	data1_39,
	src_payload30,
	data1_40,
	src_payload31,
	data1_41,
	src_payload32,
	data1_42,
	src_payload33,
	data1_43,
	src_payload34,
	data1_44,
	src_payload35,
	data1_45,
	src_payload36,
	data1_46,
	src_payload37,
	data1_47,
	src_payload38,
	data1_48,
	src_payload39,
	data1_49,
	src_payload40,
	data1_50,
	src_payload41,
	data1_51,
	src_payload42,
	data1_52,
	src_payload43,
	data1_532,
	src_payload44,
	data1_542,
	src_payload45,
	data1_55,
	src_payload46,
	data1_56,
	src_payload47,
	data1_57,
	src_payload48,
	data1_58,
	src_payload49,
	data1_59,
	src_payload50,
	data1_60,
	src_payload51,
	data1_61,
	src_payload52,
	data1_62,
	src_payload53,
	data1_63,
	src_payload54,
	data1_64,
	src_payload55,
	data1_65,
	src_payload56,
	data1_66,
	src_payload57,
	data1_67,
	src_payload58,
	data1_68,
	src_payload59,
	data1_69,
	src_payload60,
	data1_70,
	src_payload61,
	data1_71,
	src_payload62,
	data1_72,
	src_payload63,
	Selector12,
	Selector4,
	src_data_125,
	Selector11,
	Selector3,
	src_data_126,
	Selector10,
	Selector2,
	src_data_127,
	Selector9,
	Selector1,
	src_data_128,
	src_data_129,
	src_data_1291,
	src_data_1292,
	Selector51,
	clk_clk)/* synthesis synthesis_greybox=0 */;
input 	data1_0;
input 	nxt_in_ready;
output 	saved_grant_0;
input 	r_sync_rst;
output 	saved_grant_1;
input 	data1_12;
input 	data1_10;
input 	data1_11;
input 	src0_valid;
input 	src0_valid1;
output 	WideOr11;
input 	data1_111;
output 	src_data_131;
input 	data1_121;
output 	src_data_132;
input 	data1_101;
output 	src_data_130;
input 	data1_8;
output 	src_data_71;
input 	data1_4;
output 	src_data_67;
input 	data1_2;
output 	src_data_65;
input 	data1_7;
output 	src_data_70;
input 	data1_6;
output 	src_data_69;
input 	data1_5;
output 	src_data_68;
input 	data1_3;
output 	src_data_66;
input 	data1_1;
output 	src_data_64;
output 	src_payload_0;
input 	Selector14;
input 	Selector141;
input 	Selector6;
output 	src_data_123;
input 	Selector15;
input 	Selector7;
output 	src_data_122;
input 	Selector5;
input 	Selector13;
input 	LessThan27;
output 	src_data_124;
input 	data1_53;
input 	data1_531;
output 	src_data_144;
input 	data1_54;
input 	data1_541;
output 	src_data_145;
input 	data1_9;
output 	src_payload;
input 	data1_102;
output 	src_payload1;
input 	data1_112;
output 	src_payload2;
input 	data1_122;
output 	src_payload3;
input 	data1_13;
output 	src_payload4;
input 	data1_14;
output 	src_payload5;
input 	data1_15;
output 	src_payload6;
input 	data1_16;
output 	src_payload7;
input 	data1_17;
output 	src_payload8;
input 	data1_18;
output 	src_payload9;
input 	data1_19;
output 	src_payload10;
input 	data1_20;
output 	src_payload11;
input 	data1_21;
output 	src_payload12;
input 	data1_22;
output 	src_payload13;
input 	data1_23;
output 	src_payload14;
input 	data1_24;
output 	src_payload15;
input 	data1_25;
output 	src_payload16;
input 	data1_26;
output 	src_payload17;
input 	data1_27;
output 	src_payload18;
input 	data1_28;
output 	src_payload19;
input 	data1_29;
output 	src_payload20;
input 	data1_30;
output 	src_payload21;
input 	data1_31;
output 	src_payload22;
input 	data1_32;
output 	src_payload23;
input 	data1_33;
output 	src_payload24;
input 	data1_34;
output 	src_payload25;
input 	data1_35;
output 	src_payload26;
input 	data1_36;
output 	src_payload27;
input 	data1_37;
output 	src_payload28;
input 	data1_38;
output 	src_payload29;
input 	data1_39;
output 	src_payload30;
input 	data1_40;
output 	src_payload31;
input 	data1_41;
output 	src_payload32;
input 	data1_42;
output 	src_payload33;
input 	data1_43;
output 	src_payload34;
input 	data1_44;
output 	src_payload35;
input 	data1_45;
output 	src_payload36;
input 	data1_46;
output 	src_payload37;
input 	data1_47;
output 	src_payload38;
input 	data1_48;
output 	src_payload39;
input 	data1_49;
output 	src_payload40;
input 	data1_50;
output 	src_payload41;
input 	data1_51;
output 	src_payload42;
input 	data1_52;
output 	src_payload43;
input 	data1_532;
output 	src_payload44;
input 	data1_542;
output 	src_payload45;
input 	data1_55;
output 	src_payload46;
input 	data1_56;
output 	src_payload47;
input 	data1_57;
output 	src_payload48;
input 	data1_58;
output 	src_payload49;
input 	data1_59;
output 	src_payload50;
input 	data1_60;
output 	src_payload51;
input 	data1_61;
output 	src_payload52;
input 	data1_62;
output 	src_payload53;
input 	data1_63;
output 	src_payload54;
input 	data1_64;
output 	src_payload55;
input 	data1_65;
output 	src_payload56;
input 	data1_66;
output 	src_payload57;
input 	data1_67;
output 	src_payload58;
input 	data1_68;
output 	src_payload59;
input 	data1_69;
output 	src_payload60;
input 	data1_70;
output 	src_payload61;
input 	data1_71;
output 	src_payload62;
input 	data1_72;
output 	src_payload63;
input 	Selector12;
input 	Selector4;
output 	src_data_125;
input 	Selector11;
input 	Selector3;
output 	src_data_126;
input 	Selector10;
input 	Selector2;
output 	src_data_127;
input 	Selector9;
input 	Selector1;
output 	src_data_128;
input 	src_data_129;
input 	src_data_1291;
output 	src_data_1292;
input 	Selector51;
input 	clk_clk;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
// unknown value (1'bx) is not needed for this tool. Default to 1'b0
assign unknown = 1'b0;

wire \arb|grant[0]~0_combout ;
wire \arb|grant[1]~1_combout ;
wire \packet_in_progress~0_combout ;
wire \packet_in_progress~q ;
wire \update_grant~0_combout ;
wire \src_data[124]~0_combout ;


cycloneiv_altera_merlin_arbitrator_1 arb(
	.reset(r_sync_rst),
	.src0_valid(src0_valid),
	.src0_valid1(src0_valid1),
	.grant_0(\arb|grant[0]~0_combout ),
	.update_grant(\update_grant~0_combout ),
	.grant_1(\arb|grant[1]~1_combout ),
	.clk(clk_clk));

dffeas \saved_grant[0] (
	.clk(clk_clk),
	.d(\arb|grant[0]~0_combout ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\update_grant~0_combout ),
	.q(saved_grant_0),
	.prn(vcc));
defparam \saved_grant[0] .is_wysiwyg = "true";
defparam \saved_grant[0] .power_up = "low";

dffeas \saved_grant[1] (
	.clk(clk_clk),
	.d(\arb|grant[1]~1_combout ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\update_grant~0_combout ),
	.q(saved_grant_1),
	.prn(vcc));
defparam \saved_grant[1] .is_wysiwyg = "true";
defparam \saved_grant[1] .power_up = "low";

cycloneive_lcell_comb WideOr1(
	.dataa(saved_grant_0),
	.datab(saved_grant_1),
	.datac(src0_valid),
	.datad(src0_valid1),
	.cin(gnd),
	.combout(WideOr11),
	.cout());
defparam WideOr1.lut_mask = 16'hEAC0;
defparam WideOr1.sum_lutc_input = "datac";

cycloneive_lcell_comb \src_data[131] (
	.dataa(saved_grant_0),
	.datab(saved_grant_1),
	.datac(data1_111),
	.datad(data1_11),
	.cin(gnd),
	.combout(src_data_131),
	.cout());
defparam \src_data[131] .lut_mask = 16'hEAC0;
defparam \src_data[131] .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_data[132] (
	.dataa(saved_grant_0),
	.datab(saved_grant_1),
	.datac(data1_121),
	.datad(data1_12),
	.cin(gnd),
	.combout(src_data_132),
	.cout());
defparam \src_data[132] .lut_mask = 16'hEAC0;
defparam \src_data[132] .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_data[130] (
	.dataa(saved_grant_0),
	.datab(saved_grant_1),
	.datac(data1_101),
	.datad(data1_10),
	.cin(gnd),
	.combout(src_data_130),
	.cout());
defparam \src_data[130] .lut_mask = 16'hEAC0;
defparam \src_data[130] .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_data[71] (
	.dataa(saved_grant_1),
	.datab(saved_grant_0),
	.datac(data1_8),
	.datad(gnd),
	.cin(gnd),
	.combout(src_data_71),
	.cout());
defparam \src_data[71] .lut_mask = 16'hEAEA;
defparam \src_data[71] .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_data[67] (
	.dataa(saved_grant_1),
	.datab(saved_grant_0),
	.datac(data1_4),
	.datad(gnd),
	.cin(gnd),
	.combout(src_data_67),
	.cout());
defparam \src_data[67] .lut_mask = 16'hEAEA;
defparam \src_data[67] .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_data[65] (
	.dataa(saved_grant_1),
	.datab(saved_grant_0),
	.datac(data1_2),
	.datad(gnd),
	.cin(gnd),
	.combout(src_data_65),
	.cout());
defparam \src_data[65] .lut_mask = 16'hEAEA;
defparam \src_data[65] .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_data[70] (
	.dataa(saved_grant_1),
	.datab(saved_grant_0),
	.datac(data1_7),
	.datad(gnd),
	.cin(gnd),
	.combout(src_data_70),
	.cout());
defparam \src_data[70] .lut_mask = 16'hEAEA;
defparam \src_data[70] .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_data[69] (
	.dataa(saved_grant_1),
	.datab(saved_grant_0),
	.datac(data1_6),
	.datad(gnd),
	.cin(gnd),
	.combout(src_data_69),
	.cout());
defparam \src_data[69] .lut_mask = 16'hEAEA;
defparam \src_data[69] .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_data[68] (
	.dataa(saved_grant_1),
	.datab(saved_grant_0),
	.datac(data1_5),
	.datad(gnd),
	.cin(gnd),
	.combout(src_data_68),
	.cout());
defparam \src_data[68] .lut_mask = 16'hEAEA;
defparam \src_data[68] .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_data[66] (
	.dataa(saved_grant_1),
	.datab(saved_grant_0),
	.datac(data1_3),
	.datad(gnd),
	.cin(gnd),
	.combout(src_data_66),
	.cout());
defparam \src_data[66] .lut_mask = 16'hEAEA;
defparam \src_data[66] .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_data[64] (
	.dataa(saved_grant_1),
	.datab(saved_grant_0),
	.datac(data1_1),
	.datad(gnd),
	.cin(gnd),
	.combout(src_data_64),
	.cout());
defparam \src_data[64] .lut_mask = 16'hEAEA;
defparam \src_data[64] .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_payload[0] (
	.dataa(saved_grant_1),
	.datab(data1_0),
	.datac(saved_grant_0),
	.datad(gnd),
	.cin(gnd),
	.combout(src_payload_0),
	.cout());
defparam \src_payload[0] .lut_mask = 16'hEAEA;
defparam \src_payload[0] .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_data[123] (
	.dataa(saved_grant_0),
	.datab(saved_grant_1),
	.datac(Selector141),
	.datad(Selector6),
	.cin(gnd),
	.combout(src_data_123),
	.cout());
defparam \src_data[123] .lut_mask = 16'hEAC0;
defparam \src_data[123] .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_data[122] (
	.dataa(saved_grant_0),
	.datab(saved_grant_1),
	.datac(Selector15),
	.datad(Selector7),
	.cin(gnd),
	.combout(src_data_122),
	.cout());
defparam \src_data[122] .lut_mask = 16'hEAC0;
defparam \src_data[122] .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_data[124]~1 (
	.dataa(saved_grant_0),
	.datab(Selector5),
	.datac(Selector51),
	.datad(\src_data[124]~0_combout ),
	.cin(gnd),
	.combout(src_data_124),
	.cout());
defparam \src_data[124]~1 .lut_mask = 16'hFF80;
defparam \src_data[124]~1 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_data[144] (
	.dataa(saved_grant_0),
	.datab(saved_grant_1),
	.datac(data1_53),
	.datad(data1_531),
	.cin(gnd),
	.combout(src_data_144),
	.cout());
defparam \src_data[144] .lut_mask = 16'hEAC0;
defparam \src_data[144] .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_data[145] (
	.dataa(saved_grant_0),
	.datab(saved_grant_1),
	.datac(data1_54),
	.datad(data1_541),
	.cin(gnd),
	.combout(src_data_145),
	.cout());
defparam \src_data[145] .lut_mask = 16'hEAC0;
defparam \src_data[145] .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_payload~0 (
	.dataa(saved_grant_0),
	.datab(data1_9),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(src_payload),
	.cout());
defparam \src_payload~0 .lut_mask = 16'h8888;
defparam \src_payload~0 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_payload~1 (
	.dataa(saved_grant_0),
	.datab(data1_102),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(src_payload1),
	.cout());
defparam \src_payload~1 .lut_mask = 16'h8888;
defparam \src_payload~1 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_payload~2 (
	.dataa(saved_grant_0),
	.datab(data1_112),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(src_payload2),
	.cout());
defparam \src_payload~2 .lut_mask = 16'h8888;
defparam \src_payload~2 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_payload~3 (
	.dataa(saved_grant_0),
	.datab(data1_122),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(src_payload3),
	.cout());
defparam \src_payload~3 .lut_mask = 16'h8888;
defparam \src_payload~3 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_payload~4 (
	.dataa(saved_grant_0),
	.datab(data1_13),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(src_payload4),
	.cout());
defparam \src_payload~4 .lut_mask = 16'h8888;
defparam \src_payload~4 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_payload~5 (
	.dataa(saved_grant_0),
	.datab(data1_14),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(src_payload5),
	.cout());
defparam \src_payload~5 .lut_mask = 16'h8888;
defparam \src_payload~5 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_payload~6 (
	.dataa(saved_grant_0),
	.datab(data1_15),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(src_payload6),
	.cout());
defparam \src_payload~6 .lut_mask = 16'h8888;
defparam \src_payload~6 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_payload~7 (
	.dataa(saved_grant_0),
	.datab(data1_16),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(src_payload7),
	.cout());
defparam \src_payload~7 .lut_mask = 16'h8888;
defparam \src_payload~7 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_payload~8 (
	.dataa(saved_grant_0),
	.datab(data1_17),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(src_payload8),
	.cout());
defparam \src_payload~8 .lut_mask = 16'h8888;
defparam \src_payload~8 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_payload~9 (
	.dataa(saved_grant_0),
	.datab(data1_18),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(src_payload9),
	.cout());
defparam \src_payload~9 .lut_mask = 16'h8888;
defparam \src_payload~9 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_payload~10 (
	.dataa(saved_grant_0),
	.datab(data1_19),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(src_payload10),
	.cout());
defparam \src_payload~10 .lut_mask = 16'h8888;
defparam \src_payload~10 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_payload~11 (
	.dataa(saved_grant_0),
	.datab(data1_20),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(src_payload11),
	.cout());
defparam \src_payload~11 .lut_mask = 16'h8888;
defparam \src_payload~11 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_payload~12 (
	.dataa(saved_grant_0),
	.datab(data1_21),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(src_payload12),
	.cout());
defparam \src_payload~12 .lut_mask = 16'h8888;
defparam \src_payload~12 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_payload~13 (
	.dataa(saved_grant_0),
	.datab(data1_22),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(src_payload13),
	.cout());
defparam \src_payload~13 .lut_mask = 16'h8888;
defparam \src_payload~13 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_payload~14 (
	.dataa(saved_grant_0),
	.datab(data1_23),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(src_payload14),
	.cout());
defparam \src_payload~14 .lut_mask = 16'h8888;
defparam \src_payload~14 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_payload~15 (
	.dataa(saved_grant_0),
	.datab(data1_24),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(src_payload15),
	.cout());
defparam \src_payload~15 .lut_mask = 16'h8888;
defparam \src_payload~15 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_payload~16 (
	.dataa(saved_grant_0),
	.datab(data1_25),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(src_payload16),
	.cout());
defparam \src_payload~16 .lut_mask = 16'h8888;
defparam \src_payload~16 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_payload~17 (
	.dataa(saved_grant_0),
	.datab(data1_26),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(src_payload17),
	.cout());
defparam \src_payload~17 .lut_mask = 16'h8888;
defparam \src_payload~17 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_payload~18 (
	.dataa(saved_grant_0),
	.datab(data1_27),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(src_payload18),
	.cout());
defparam \src_payload~18 .lut_mask = 16'h8888;
defparam \src_payload~18 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_payload~19 (
	.dataa(saved_grant_0),
	.datab(data1_28),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(src_payload19),
	.cout());
defparam \src_payload~19 .lut_mask = 16'h8888;
defparam \src_payload~19 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_payload~20 (
	.dataa(saved_grant_0),
	.datab(data1_29),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(src_payload20),
	.cout());
defparam \src_payload~20 .lut_mask = 16'h8888;
defparam \src_payload~20 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_payload~21 (
	.dataa(saved_grant_0),
	.datab(data1_30),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(src_payload21),
	.cout());
defparam \src_payload~21 .lut_mask = 16'h8888;
defparam \src_payload~21 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_payload~22 (
	.dataa(saved_grant_0),
	.datab(data1_31),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(src_payload22),
	.cout());
defparam \src_payload~22 .lut_mask = 16'h8888;
defparam \src_payload~22 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_payload~23 (
	.dataa(saved_grant_0),
	.datab(data1_32),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(src_payload23),
	.cout());
defparam \src_payload~23 .lut_mask = 16'h8888;
defparam \src_payload~23 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_payload~24 (
	.dataa(saved_grant_0),
	.datab(data1_33),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(src_payload24),
	.cout());
defparam \src_payload~24 .lut_mask = 16'h8888;
defparam \src_payload~24 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_payload~25 (
	.dataa(saved_grant_0),
	.datab(data1_34),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(src_payload25),
	.cout());
defparam \src_payload~25 .lut_mask = 16'h8888;
defparam \src_payload~25 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_payload~26 (
	.dataa(saved_grant_0),
	.datab(data1_35),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(src_payload26),
	.cout());
defparam \src_payload~26 .lut_mask = 16'h8888;
defparam \src_payload~26 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_payload~27 (
	.dataa(saved_grant_0),
	.datab(data1_36),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(src_payload27),
	.cout());
defparam \src_payload~27 .lut_mask = 16'h8888;
defparam \src_payload~27 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_payload~28 (
	.dataa(saved_grant_0),
	.datab(data1_37),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(src_payload28),
	.cout());
defparam \src_payload~28 .lut_mask = 16'h8888;
defparam \src_payload~28 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_payload~29 (
	.dataa(saved_grant_0),
	.datab(data1_38),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(src_payload29),
	.cout());
defparam \src_payload~29 .lut_mask = 16'h8888;
defparam \src_payload~29 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_payload~30 (
	.dataa(saved_grant_0),
	.datab(data1_39),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(src_payload30),
	.cout());
defparam \src_payload~30 .lut_mask = 16'h8888;
defparam \src_payload~30 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_payload~31 (
	.dataa(saved_grant_0),
	.datab(data1_40),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(src_payload31),
	.cout());
defparam \src_payload~31 .lut_mask = 16'h8888;
defparam \src_payload~31 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_payload~32 (
	.dataa(saved_grant_0),
	.datab(data1_41),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(src_payload32),
	.cout());
defparam \src_payload~32 .lut_mask = 16'h8888;
defparam \src_payload~32 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_payload~33 (
	.dataa(saved_grant_0),
	.datab(data1_42),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(src_payload33),
	.cout());
defparam \src_payload~33 .lut_mask = 16'h8888;
defparam \src_payload~33 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_payload~34 (
	.dataa(saved_grant_0),
	.datab(data1_43),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(src_payload34),
	.cout());
defparam \src_payload~34 .lut_mask = 16'h8888;
defparam \src_payload~34 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_payload~35 (
	.dataa(saved_grant_0),
	.datab(data1_44),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(src_payload35),
	.cout());
defparam \src_payload~35 .lut_mask = 16'h8888;
defparam \src_payload~35 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_payload~36 (
	.dataa(saved_grant_0),
	.datab(data1_45),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(src_payload36),
	.cout());
defparam \src_payload~36 .lut_mask = 16'h8888;
defparam \src_payload~36 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_payload~37 (
	.dataa(saved_grant_0),
	.datab(data1_46),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(src_payload37),
	.cout());
defparam \src_payload~37 .lut_mask = 16'h8888;
defparam \src_payload~37 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_payload~38 (
	.dataa(saved_grant_0),
	.datab(data1_47),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(src_payload38),
	.cout());
defparam \src_payload~38 .lut_mask = 16'h8888;
defparam \src_payload~38 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_payload~39 (
	.dataa(saved_grant_0),
	.datab(data1_48),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(src_payload39),
	.cout());
defparam \src_payload~39 .lut_mask = 16'h8888;
defparam \src_payload~39 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_payload~40 (
	.dataa(saved_grant_0),
	.datab(data1_49),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(src_payload40),
	.cout());
defparam \src_payload~40 .lut_mask = 16'h8888;
defparam \src_payload~40 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_payload~41 (
	.dataa(saved_grant_0),
	.datab(data1_50),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(src_payload41),
	.cout());
defparam \src_payload~41 .lut_mask = 16'h8888;
defparam \src_payload~41 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_payload~42 (
	.dataa(saved_grant_0),
	.datab(data1_51),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(src_payload42),
	.cout());
defparam \src_payload~42 .lut_mask = 16'h8888;
defparam \src_payload~42 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_payload~43 (
	.dataa(saved_grant_0),
	.datab(data1_52),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(src_payload43),
	.cout());
defparam \src_payload~43 .lut_mask = 16'h8888;
defparam \src_payload~43 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_payload~44 (
	.dataa(saved_grant_0),
	.datab(data1_532),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(src_payload44),
	.cout());
defparam \src_payload~44 .lut_mask = 16'h8888;
defparam \src_payload~44 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_payload~45 (
	.dataa(saved_grant_0),
	.datab(data1_542),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(src_payload45),
	.cout());
defparam \src_payload~45 .lut_mask = 16'h8888;
defparam \src_payload~45 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_payload~46 (
	.dataa(saved_grant_0),
	.datab(data1_55),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(src_payload46),
	.cout());
defparam \src_payload~46 .lut_mask = 16'h8888;
defparam \src_payload~46 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_payload~47 (
	.dataa(saved_grant_0),
	.datab(data1_56),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(src_payload47),
	.cout());
defparam \src_payload~47 .lut_mask = 16'h8888;
defparam \src_payload~47 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_payload~48 (
	.dataa(saved_grant_0),
	.datab(data1_57),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(src_payload48),
	.cout());
defparam \src_payload~48 .lut_mask = 16'h8888;
defparam \src_payload~48 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_payload~49 (
	.dataa(saved_grant_0),
	.datab(data1_58),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(src_payload49),
	.cout());
defparam \src_payload~49 .lut_mask = 16'h8888;
defparam \src_payload~49 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_payload~50 (
	.dataa(saved_grant_0),
	.datab(data1_59),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(src_payload50),
	.cout());
defparam \src_payload~50 .lut_mask = 16'h8888;
defparam \src_payload~50 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_payload~51 (
	.dataa(saved_grant_0),
	.datab(data1_60),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(src_payload51),
	.cout());
defparam \src_payload~51 .lut_mask = 16'h8888;
defparam \src_payload~51 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_payload~52 (
	.dataa(saved_grant_0),
	.datab(data1_61),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(src_payload52),
	.cout());
defparam \src_payload~52 .lut_mask = 16'h8888;
defparam \src_payload~52 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_payload~53 (
	.dataa(saved_grant_0),
	.datab(data1_62),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(src_payload53),
	.cout());
defparam \src_payload~53 .lut_mask = 16'h8888;
defparam \src_payload~53 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_payload~54 (
	.dataa(saved_grant_0),
	.datab(data1_63),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(src_payload54),
	.cout());
defparam \src_payload~54 .lut_mask = 16'h8888;
defparam \src_payload~54 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_payload~55 (
	.dataa(saved_grant_0),
	.datab(data1_64),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(src_payload55),
	.cout());
defparam \src_payload~55 .lut_mask = 16'h8888;
defparam \src_payload~55 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_payload~56 (
	.dataa(saved_grant_0),
	.datab(data1_65),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(src_payload56),
	.cout());
defparam \src_payload~56 .lut_mask = 16'h8888;
defparam \src_payload~56 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_payload~57 (
	.dataa(saved_grant_0),
	.datab(data1_66),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(src_payload57),
	.cout());
defparam \src_payload~57 .lut_mask = 16'h8888;
defparam \src_payload~57 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_payload~58 (
	.dataa(saved_grant_0),
	.datab(data1_67),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(src_payload58),
	.cout());
defparam \src_payload~58 .lut_mask = 16'h8888;
defparam \src_payload~58 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_payload~59 (
	.dataa(saved_grant_0),
	.datab(data1_68),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(src_payload59),
	.cout());
defparam \src_payload~59 .lut_mask = 16'h8888;
defparam \src_payload~59 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_payload~60 (
	.dataa(saved_grant_0),
	.datab(data1_69),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(src_payload60),
	.cout());
defparam \src_payload~60 .lut_mask = 16'h8888;
defparam \src_payload~60 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_payload~61 (
	.dataa(saved_grant_0),
	.datab(data1_70),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(src_payload61),
	.cout());
defparam \src_payload~61 .lut_mask = 16'h8888;
defparam \src_payload~61 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_payload~62 (
	.dataa(saved_grant_0),
	.datab(data1_71),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(src_payload62),
	.cout());
defparam \src_payload~62 .lut_mask = 16'h8888;
defparam \src_payload~62 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_payload~63 (
	.dataa(saved_grant_0),
	.datab(data1_72),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(src_payload63),
	.cout());
defparam \src_payload~63 .lut_mask = 16'h8888;
defparam \src_payload~63 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_data[125] (
	.dataa(saved_grant_0),
	.datab(saved_grant_1),
	.datac(Selector12),
	.datad(Selector4),
	.cin(gnd),
	.combout(src_data_125),
	.cout());
defparam \src_data[125] .lut_mask = 16'hEAC0;
defparam \src_data[125] .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_data[126] (
	.dataa(saved_grant_0),
	.datab(saved_grant_1),
	.datac(Selector11),
	.datad(Selector3),
	.cin(gnd),
	.combout(src_data_126),
	.cout());
defparam \src_data[126] .lut_mask = 16'hEAC0;
defparam \src_data[126] .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_data[127] (
	.dataa(saved_grant_0),
	.datab(saved_grant_1),
	.datac(Selector10),
	.datad(Selector2),
	.cin(gnd),
	.combout(src_data_127),
	.cout());
defparam \src_data[127] .lut_mask = 16'hEAC0;
defparam \src_data[127] .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_data[128] (
	.dataa(saved_grant_0),
	.datab(saved_grant_1),
	.datac(Selector9),
	.datad(Selector1),
	.cin(gnd),
	.combout(src_data_128),
	.cout());
defparam \src_data[128] .lut_mask = 16'hEAC0;
defparam \src_data[128] .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_data[129]~2 (
	.dataa(saved_grant_0),
	.datab(saved_grant_1),
	.datac(src_data_129),
	.datad(src_data_1291),
	.cin(gnd),
	.combout(src_data_1292),
	.cout());
defparam \src_data[129]~2 .lut_mask = 16'hEAC0;
defparam \src_data[129]~2 .sum_lutc_input = "datac";

cycloneive_lcell_comb \packet_in_progress~0 (
	.dataa(\update_grant~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\packet_in_progress~0_combout ),
	.cout());
defparam \packet_in_progress~0 .lut_mask = 16'h5555;
defparam \packet_in_progress~0 .sum_lutc_input = "datac";

dffeas packet_in_progress(
	.clk(clk_clk),
	.d(\packet_in_progress~0_combout ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\packet_in_progress~q ),
	.prn(vcc));
defparam packet_in_progress.is_wysiwyg = "true";
defparam packet_in_progress.power_up = "low";

cycloneive_lcell_comb \update_grant~0 (
	.dataa(nxt_in_ready),
	.datab(src_payload_0),
	.datac(WideOr11),
	.datad(\packet_in_progress~q ),
	.cin(gnd),
	.combout(\update_grant~0_combout ),
	.cout());
defparam \update_grant~0 .lut_mask = 16'h808F;
defparam \update_grant~0 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_data[124]~0 (
	.dataa(saved_grant_1),
	.datab(Selector13),
	.datac(LessThan27),
	.datad(Selector14),
	.cin(gnd),
	.combout(\src_data[124]~0_combout ),
	.cout());
defparam \src_data[124]~0 .lut_mask = 16'h8088;
defparam \src_data[124]~0 .sum_lutc_input = "datac";

endmodule

module cycloneiv_cycloneiv_mm_interconnect_0_cmd_mux_1 (
	Add5,
	Add4,
	data1_0,
	saved_grant_0,
	r_sync_rst,
	nxt_in_ready,
	saved_grant_1,
	data1_12,
	data1_10,
	data1_11,
	data1_8,
	data1_111,
	data1_121,
	data1_101,
	data1_81,
	data1_4,
	data1_2,
	data1_7,
	data1_6,
	data1_5,
	data1_3,
	data1_1,
	src1_valid,
	src1_valid1,
	src_payload_0,
	WideOr11,
	src_data_69,
	src_data_130,
	src_data_131,
	src_data_132,
	src_data_70,
	src_data_71,
	src_data_64,
	src_data_67,
	src_data_65,
	src_data_68,
	src_data_66,
	data1_9,
	data1_91,
	data1_82,
	Selector14,
	Selector141,
	Selector6,
	Selector15,
	Selector7,
	Selector5,
	Selector13,
	LessThan27,
	src_data_124,
	src_data_123,
	src_data_122,
	data1_53,
	data1_531,
	src_data_144,
	data1_54,
	data1_541,
	src_data_145,
	data1_92,
	src_payload,
	data1_102,
	src_payload1,
	data1_112,
	src_payload2,
	data1_122,
	src_payload3,
	data1_13,
	src_payload4,
	data1_14,
	src_payload5,
	data1_15,
	src_payload6,
	data1_16,
	src_payload7,
	data1_17,
	src_payload8,
	data1_18,
	src_payload9,
	data1_19,
	src_payload10,
	data1_20,
	src_payload11,
	data1_21,
	src_payload12,
	data1_22,
	src_payload13,
	data1_23,
	src_payload14,
	data1_24,
	src_payload15,
	data1_25,
	src_payload16,
	data1_26,
	src_payload17,
	data1_27,
	src_payload18,
	data1_28,
	src_payload19,
	data1_29,
	src_payload20,
	data1_30,
	src_payload21,
	data1_31,
	src_payload22,
	data1_32,
	src_payload23,
	data1_33,
	src_payload24,
	data1_34,
	src_payload25,
	data1_35,
	src_payload26,
	data1_36,
	src_payload27,
	data1_37,
	src_payload28,
	data1_38,
	src_payload29,
	data1_39,
	src_payload30,
	data1_40,
	src_payload31,
	data1_41,
	src_payload32,
	data1_42,
	src_payload33,
	data1_43,
	src_payload34,
	data1_44,
	src_payload35,
	data1_45,
	src_payload36,
	data1_46,
	src_payload37,
	data1_47,
	src_payload38,
	data1_48,
	src_payload39,
	data1_49,
	src_payload40,
	data1_50,
	src_payload41,
	data1_51,
	src_payload42,
	data1_52,
	src_payload43,
	data1_532,
	src_payload44,
	data1_542,
	src_payload45,
	data1_55,
	src_payload46,
	data1_56,
	src_payload47,
	data1_57,
	src_payload48,
	data1_58,
	src_payload49,
	data1_59,
	src_payload50,
	data1_60,
	src_payload51,
	data1_61,
	src_payload52,
	data1_62,
	src_payload53,
	data1_63,
	src_payload54,
	data1_64,
	src_payload55,
	data1_65,
	src_payload56,
	data1_66,
	src_payload57,
	data1_67,
	src_payload58,
	data1_68,
	src_payload59,
	data1_69,
	src_payload60,
	data1_70,
	src_payload61,
	data1_71,
	src_payload62,
	data1_72,
	src_payload63,
	Selector12,
	Selector4,
	Selector11,
	Selector3,
	Selector10,
	Selector2,
	Selector9,
	Selector1,
	src_data_129,
	src_data_1291,
	src_data_125,
	src_data_126,
	src_data_127,
	src_data_128,
	src_data_1292,
	Selector51,
	clk_clk)/* synthesis synthesis_greybox=0 */;
input 	Add5;
input 	Add4;
input 	data1_0;
output 	saved_grant_0;
input 	r_sync_rst;
input 	nxt_in_ready;
output 	saved_grant_1;
input 	data1_12;
input 	data1_10;
input 	data1_11;
input 	data1_8;
input 	data1_111;
input 	data1_121;
input 	data1_101;
input 	data1_81;
input 	data1_4;
input 	data1_2;
input 	data1_7;
input 	data1_6;
input 	data1_5;
input 	data1_3;
input 	data1_1;
input 	src1_valid;
input 	src1_valid1;
output 	src_payload_0;
output 	WideOr11;
output 	src_data_69;
output 	src_data_130;
output 	src_data_131;
output 	src_data_132;
output 	src_data_70;
output 	src_data_71;
output 	src_data_64;
output 	src_data_67;
output 	src_data_65;
output 	src_data_68;
output 	src_data_66;
input 	data1_9;
input 	data1_91;
input 	data1_82;
input 	Selector14;
input 	Selector141;
input 	Selector6;
input 	Selector15;
input 	Selector7;
input 	Selector5;
input 	Selector13;
input 	LessThan27;
output 	src_data_124;
output 	src_data_123;
output 	src_data_122;
input 	data1_53;
input 	data1_531;
output 	src_data_144;
input 	data1_54;
input 	data1_541;
output 	src_data_145;
input 	data1_92;
output 	src_payload;
input 	data1_102;
output 	src_payload1;
input 	data1_112;
output 	src_payload2;
input 	data1_122;
output 	src_payload3;
input 	data1_13;
output 	src_payload4;
input 	data1_14;
output 	src_payload5;
input 	data1_15;
output 	src_payload6;
input 	data1_16;
output 	src_payload7;
input 	data1_17;
output 	src_payload8;
input 	data1_18;
output 	src_payload9;
input 	data1_19;
output 	src_payload10;
input 	data1_20;
output 	src_payload11;
input 	data1_21;
output 	src_payload12;
input 	data1_22;
output 	src_payload13;
input 	data1_23;
output 	src_payload14;
input 	data1_24;
output 	src_payload15;
input 	data1_25;
output 	src_payload16;
input 	data1_26;
output 	src_payload17;
input 	data1_27;
output 	src_payload18;
input 	data1_28;
output 	src_payload19;
input 	data1_29;
output 	src_payload20;
input 	data1_30;
output 	src_payload21;
input 	data1_31;
output 	src_payload22;
input 	data1_32;
output 	src_payload23;
input 	data1_33;
output 	src_payload24;
input 	data1_34;
output 	src_payload25;
input 	data1_35;
output 	src_payload26;
input 	data1_36;
output 	src_payload27;
input 	data1_37;
output 	src_payload28;
input 	data1_38;
output 	src_payload29;
input 	data1_39;
output 	src_payload30;
input 	data1_40;
output 	src_payload31;
input 	data1_41;
output 	src_payload32;
input 	data1_42;
output 	src_payload33;
input 	data1_43;
output 	src_payload34;
input 	data1_44;
output 	src_payload35;
input 	data1_45;
output 	src_payload36;
input 	data1_46;
output 	src_payload37;
input 	data1_47;
output 	src_payload38;
input 	data1_48;
output 	src_payload39;
input 	data1_49;
output 	src_payload40;
input 	data1_50;
output 	src_payload41;
input 	data1_51;
output 	src_payload42;
input 	data1_52;
output 	src_payload43;
input 	data1_532;
output 	src_payload44;
input 	data1_542;
output 	src_payload45;
input 	data1_55;
output 	src_payload46;
input 	data1_56;
output 	src_payload47;
input 	data1_57;
output 	src_payload48;
input 	data1_58;
output 	src_payload49;
input 	data1_59;
output 	src_payload50;
input 	data1_60;
output 	src_payload51;
input 	data1_61;
output 	src_payload52;
input 	data1_62;
output 	src_payload53;
input 	data1_63;
output 	src_payload54;
input 	data1_64;
output 	src_payload55;
input 	data1_65;
output 	src_payload56;
input 	data1_66;
output 	src_payload57;
input 	data1_67;
output 	src_payload58;
input 	data1_68;
output 	src_payload59;
input 	data1_69;
output 	src_payload60;
input 	data1_70;
output 	src_payload61;
input 	data1_71;
output 	src_payload62;
input 	data1_72;
output 	src_payload63;
input 	Selector12;
input 	Selector4;
input 	Selector11;
input 	Selector3;
input 	Selector10;
input 	Selector2;
input 	Selector9;
input 	Selector1;
output 	src_data_129;
output 	src_data_1291;
output 	src_data_125;
output 	src_data_126;
output 	src_data_127;
output 	src_data_128;
output 	src_data_1292;
input 	Selector51;
input 	clk_clk;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
// unknown value (1'bx) is not needed for this tool. Default to 1'b0
assign unknown = 1'b0;

wire \arb|grant[0]~0_combout ;
wire \arb|grant[1]~1_combout ;
wire \packet_in_progress~0_combout ;
wire \packet_in_progress~q ;
wire \update_grant~0_combout ;
wire \src_data[124]~0_combout ;


cycloneiv_altera_merlin_arbitrator arb(
	.reset(r_sync_rst),
	.src1_valid(src1_valid),
	.src1_valid1(src1_valid1),
	.grant_0(\arb|grant[0]~0_combout ),
	.update_grant(\update_grant~0_combout ),
	.grant_1(\arb|grant[1]~1_combout ),
	.clk(clk_clk));

dffeas \saved_grant[0] (
	.clk(clk_clk),
	.d(\arb|grant[0]~0_combout ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\update_grant~0_combout ),
	.q(saved_grant_0),
	.prn(vcc));
defparam \saved_grant[0] .is_wysiwyg = "true";
defparam \saved_grant[0] .power_up = "low";

dffeas \saved_grant[1] (
	.clk(clk_clk),
	.d(\arb|grant[1]~1_combout ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\update_grant~0_combout ),
	.q(saved_grant_1),
	.prn(vcc));
defparam \saved_grant[1] .is_wysiwyg = "true";
defparam \saved_grant[1] .power_up = "low";

cycloneive_lcell_comb \src_payload[0] (
	.dataa(saved_grant_1),
	.datab(data1_0),
	.datac(saved_grant_0),
	.datad(gnd),
	.cin(gnd),
	.combout(src_payload_0),
	.cout());
defparam \src_payload[0] .lut_mask = 16'hEAEA;
defparam \src_payload[0] .sum_lutc_input = "datac";

cycloneive_lcell_comb WideOr1(
	.dataa(saved_grant_0),
	.datab(saved_grant_1),
	.datac(src1_valid1),
	.datad(src1_valid),
	.cin(gnd),
	.combout(WideOr11),
	.cout());
defparam WideOr1.lut_mask = 16'hEAC0;
defparam WideOr1.sum_lutc_input = "datac";

cycloneive_lcell_comb \src_data[69] (
	.dataa(saved_grant_1),
	.datab(saved_grant_0),
	.datac(data1_6),
	.datad(gnd),
	.cin(gnd),
	.combout(src_data_69),
	.cout());
defparam \src_data[69] .lut_mask = 16'hEAEA;
defparam \src_data[69] .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_data[130] (
	.dataa(saved_grant_0),
	.datab(saved_grant_1),
	.datac(data1_101),
	.datad(data1_10),
	.cin(gnd),
	.combout(src_data_130),
	.cout());
defparam \src_data[130] .lut_mask = 16'hEAC0;
defparam \src_data[130] .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_data[131] (
	.dataa(saved_grant_0),
	.datab(saved_grant_1),
	.datac(data1_111),
	.datad(data1_11),
	.cin(gnd),
	.combout(src_data_131),
	.cout());
defparam \src_data[131] .lut_mask = 16'hEAC0;
defparam \src_data[131] .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_data[132] (
	.dataa(saved_grant_0),
	.datab(saved_grant_1),
	.datac(data1_121),
	.datad(data1_12),
	.cin(gnd),
	.combout(src_data_132),
	.cout());
defparam \src_data[132] .lut_mask = 16'hEAC0;
defparam \src_data[132] .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_data[70] (
	.dataa(saved_grant_1),
	.datab(saved_grant_0),
	.datac(data1_7),
	.datad(gnd),
	.cin(gnd),
	.combout(src_data_70),
	.cout());
defparam \src_data[70] .lut_mask = 16'hEAEA;
defparam \src_data[70] .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_data[71] (
	.dataa(saved_grant_1),
	.datab(saved_grant_0),
	.datac(data1_81),
	.datad(gnd),
	.cin(gnd),
	.combout(src_data_71),
	.cout());
defparam \src_data[71] .lut_mask = 16'hEAEA;
defparam \src_data[71] .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_data[64] (
	.dataa(saved_grant_1),
	.datab(saved_grant_0),
	.datac(data1_1),
	.datad(gnd),
	.cin(gnd),
	.combout(src_data_64),
	.cout());
defparam \src_data[64] .lut_mask = 16'hEAEA;
defparam \src_data[64] .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_data[67] (
	.dataa(saved_grant_1),
	.datab(saved_grant_0),
	.datac(data1_4),
	.datad(gnd),
	.cin(gnd),
	.combout(src_data_67),
	.cout());
defparam \src_data[67] .lut_mask = 16'hEAEA;
defparam \src_data[67] .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_data[65] (
	.dataa(saved_grant_1),
	.datab(saved_grant_0),
	.datac(data1_2),
	.datad(gnd),
	.cin(gnd),
	.combout(src_data_65),
	.cout());
defparam \src_data[65] .lut_mask = 16'hEAEA;
defparam \src_data[65] .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_data[68] (
	.dataa(saved_grant_1),
	.datab(saved_grant_0),
	.datac(data1_5),
	.datad(gnd),
	.cin(gnd),
	.combout(src_data_68),
	.cout());
defparam \src_data[68] .lut_mask = 16'hEAEA;
defparam \src_data[68] .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_data[66] (
	.dataa(saved_grant_1),
	.datab(saved_grant_0),
	.datac(data1_3),
	.datad(gnd),
	.cin(gnd),
	.combout(src_data_66),
	.cout());
defparam \src_data[66] .lut_mask = 16'hEAEA;
defparam \src_data[66] .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_data[124]~1 (
	.dataa(saved_grant_0),
	.datab(Selector5),
	.datac(Selector51),
	.datad(\src_data[124]~0_combout ),
	.cin(gnd),
	.combout(src_data_124),
	.cout());
defparam \src_data[124]~1 .lut_mask = 16'hFF80;
defparam \src_data[124]~1 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_data[123] (
	.dataa(saved_grant_0),
	.datab(saved_grant_1),
	.datac(Selector141),
	.datad(Selector6),
	.cin(gnd),
	.combout(src_data_123),
	.cout());
defparam \src_data[123] .lut_mask = 16'hEAC0;
defparam \src_data[123] .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_data[122] (
	.dataa(saved_grant_0),
	.datab(saved_grant_1),
	.datac(Selector15),
	.datad(Selector7),
	.cin(gnd),
	.combout(src_data_122),
	.cout());
defparam \src_data[122] .lut_mask = 16'hEAC0;
defparam \src_data[122] .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_data[144] (
	.dataa(saved_grant_0),
	.datab(saved_grant_1),
	.datac(data1_53),
	.datad(data1_531),
	.cin(gnd),
	.combout(src_data_144),
	.cout());
defparam \src_data[144] .lut_mask = 16'hEAC0;
defparam \src_data[144] .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_data[145] (
	.dataa(saved_grant_0),
	.datab(saved_grant_1),
	.datac(data1_54),
	.datad(data1_541),
	.cin(gnd),
	.combout(src_data_145),
	.cout());
defparam \src_data[145] .lut_mask = 16'hEAC0;
defparam \src_data[145] .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_payload~0 (
	.dataa(saved_grant_0),
	.datab(data1_92),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(src_payload),
	.cout());
defparam \src_payload~0 .lut_mask = 16'h8888;
defparam \src_payload~0 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_payload~1 (
	.dataa(saved_grant_0),
	.datab(data1_102),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(src_payload1),
	.cout());
defparam \src_payload~1 .lut_mask = 16'h8888;
defparam \src_payload~1 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_payload~2 (
	.dataa(saved_grant_0),
	.datab(data1_112),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(src_payload2),
	.cout());
defparam \src_payload~2 .lut_mask = 16'h8888;
defparam \src_payload~2 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_payload~3 (
	.dataa(saved_grant_0),
	.datab(data1_122),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(src_payload3),
	.cout());
defparam \src_payload~3 .lut_mask = 16'h8888;
defparam \src_payload~3 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_payload~4 (
	.dataa(saved_grant_0),
	.datab(data1_13),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(src_payload4),
	.cout());
defparam \src_payload~4 .lut_mask = 16'h8888;
defparam \src_payload~4 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_payload~5 (
	.dataa(saved_grant_0),
	.datab(data1_14),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(src_payload5),
	.cout());
defparam \src_payload~5 .lut_mask = 16'h8888;
defparam \src_payload~5 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_payload~6 (
	.dataa(saved_grant_0),
	.datab(data1_15),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(src_payload6),
	.cout());
defparam \src_payload~6 .lut_mask = 16'h8888;
defparam \src_payload~6 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_payload~7 (
	.dataa(saved_grant_0),
	.datab(data1_16),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(src_payload7),
	.cout());
defparam \src_payload~7 .lut_mask = 16'h8888;
defparam \src_payload~7 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_payload~8 (
	.dataa(saved_grant_0),
	.datab(data1_17),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(src_payload8),
	.cout());
defparam \src_payload~8 .lut_mask = 16'h8888;
defparam \src_payload~8 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_payload~9 (
	.dataa(saved_grant_0),
	.datab(data1_18),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(src_payload9),
	.cout());
defparam \src_payload~9 .lut_mask = 16'h8888;
defparam \src_payload~9 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_payload~10 (
	.dataa(saved_grant_0),
	.datab(data1_19),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(src_payload10),
	.cout());
defparam \src_payload~10 .lut_mask = 16'h8888;
defparam \src_payload~10 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_payload~11 (
	.dataa(saved_grant_0),
	.datab(data1_20),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(src_payload11),
	.cout());
defparam \src_payload~11 .lut_mask = 16'h8888;
defparam \src_payload~11 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_payload~12 (
	.dataa(saved_grant_0),
	.datab(data1_21),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(src_payload12),
	.cout());
defparam \src_payload~12 .lut_mask = 16'h8888;
defparam \src_payload~12 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_payload~13 (
	.dataa(saved_grant_0),
	.datab(data1_22),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(src_payload13),
	.cout());
defparam \src_payload~13 .lut_mask = 16'h8888;
defparam \src_payload~13 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_payload~14 (
	.dataa(saved_grant_0),
	.datab(data1_23),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(src_payload14),
	.cout());
defparam \src_payload~14 .lut_mask = 16'h8888;
defparam \src_payload~14 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_payload~15 (
	.dataa(saved_grant_0),
	.datab(data1_24),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(src_payload15),
	.cout());
defparam \src_payload~15 .lut_mask = 16'h8888;
defparam \src_payload~15 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_payload~16 (
	.dataa(saved_grant_0),
	.datab(data1_25),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(src_payload16),
	.cout());
defparam \src_payload~16 .lut_mask = 16'h8888;
defparam \src_payload~16 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_payload~17 (
	.dataa(saved_grant_0),
	.datab(data1_26),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(src_payload17),
	.cout());
defparam \src_payload~17 .lut_mask = 16'h8888;
defparam \src_payload~17 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_payload~18 (
	.dataa(saved_grant_0),
	.datab(data1_27),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(src_payload18),
	.cout());
defparam \src_payload~18 .lut_mask = 16'h8888;
defparam \src_payload~18 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_payload~19 (
	.dataa(saved_grant_0),
	.datab(data1_28),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(src_payload19),
	.cout());
defparam \src_payload~19 .lut_mask = 16'h8888;
defparam \src_payload~19 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_payload~20 (
	.dataa(saved_grant_0),
	.datab(data1_29),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(src_payload20),
	.cout());
defparam \src_payload~20 .lut_mask = 16'h8888;
defparam \src_payload~20 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_payload~21 (
	.dataa(saved_grant_0),
	.datab(data1_30),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(src_payload21),
	.cout());
defparam \src_payload~21 .lut_mask = 16'h8888;
defparam \src_payload~21 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_payload~22 (
	.dataa(saved_grant_0),
	.datab(data1_31),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(src_payload22),
	.cout());
defparam \src_payload~22 .lut_mask = 16'h8888;
defparam \src_payload~22 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_payload~23 (
	.dataa(saved_grant_0),
	.datab(data1_32),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(src_payload23),
	.cout());
defparam \src_payload~23 .lut_mask = 16'h8888;
defparam \src_payload~23 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_payload~24 (
	.dataa(saved_grant_0),
	.datab(data1_33),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(src_payload24),
	.cout());
defparam \src_payload~24 .lut_mask = 16'h8888;
defparam \src_payload~24 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_payload~25 (
	.dataa(saved_grant_0),
	.datab(data1_34),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(src_payload25),
	.cout());
defparam \src_payload~25 .lut_mask = 16'h8888;
defparam \src_payload~25 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_payload~26 (
	.dataa(saved_grant_0),
	.datab(data1_35),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(src_payload26),
	.cout());
defparam \src_payload~26 .lut_mask = 16'h8888;
defparam \src_payload~26 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_payload~27 (
	.dataa(saved_grant_0),
	.datab(data1_36),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(src_payload27),
	.cout());
defparam \src_payload~27 .lut_mask = 16'h8888;
defparam \src_payload~27 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_payload~28 (
	.dataa(saved_grant_0),
	.datab(data1_37),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(src_payload28),
	.cout());
defparam \src_payload~28 .lut_mask = 16'h8888;
defparam \src_payload~28 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_payload~29 (
	.dataa(saved_grant_0),
	.datab(data1_38),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(src_payload29),
	.cout());
defparam \src_payload~29 .lut_mask = 16'h8888;
defparam \src_payload~29 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_payload~30 (
	.dataa(saved_grant_0),
	.datab(data1_39),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(src_payload30),
	.cout());
defparam \src_payload~30 .lut_mask = 16'h8888;
defparam \src_payload~30 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_payload~31 (
	.dataa(saved_grant_0),
	.datab(data1_40),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(src_payload31),
	.cout());
defparam \src_payload~31 .lut_mask = 16'h8888;
defparam \src_payload~31 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_payload~32 (
	.dataa(saved_grant_0),
	.datab(data1_41),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(src_payload32),
	.cout());
defparam \src_payload~32 .lut_mask = 16'h8888;
defparam \src_payload~32 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_payload~33 (
	.dataa(saved_grant_0),
	.datab(data1_42),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(src_payload33),
	.cout());
defparam \src_payload~33 .lut_mask = 16'h8888;
defparam \src_payload~33 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_payload~34 (
	.dataa(saved_grant_0),
	.datab(data1_43),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(src_payload34),
	.cout());
defparam \src_payload~34 .lut_mask = 16'h8888;
defparam \src_payload~34 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_payload~35 (
	.dataa(saved_grant_0),
	.datab(data1_44),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(src_payload35),
	.cout());
defparam \src_payload~35 .lut_mask = 16'h8888;
defparam \src_payload~35 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_payload~36 (
	.dataa(saved_grant_0),
	.datab(data1_45),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(src_payload36),
	.cout());
defparam \src_payload~36 .lut_mask = 16'h8888;
defparam \src_payload~36 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_payload~37 (
	.dataa(saved_grant_0),
	.datab(data1_46),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(src_payload37),
	.cout());
defparam \src_payload~37 .lut_mask = 16'h8888;
defparam \src_payload~37 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_payload~38 (
	.dataa(saved_grant_0),
	.datab(data1_47),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(src_payload38),
	.cout());
defparam \src_payload~38 .lut_mask = 16'h8888;
defparam \src_payload~38 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_payload~39 (
	.dataa(saved_grant_0),
	.datab(data1_48),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(src_payload39),
	.cout());
defparam \src_payload~39 .lut_mask = 16'h8888;
defparam \src_payload~39 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_payload~40 (
	.dataa(saved_grant_0),
	.datab(data1_49),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(src_payload40),
	.cout());
defparam \src_payload~40 .lut_mask = 16'h8888;
defparam \src_payload~40 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_payload~41 (
	.dataa(saved_grant_0),
	.datab(data1_50),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(src_payload41),
	.cout());
defparam \src_payload~41 .lut_mask = 16'h8888;
defparam \src_payload~41 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_payload~42 (
	.dataa(saved_grant_0),
	.datab(data1_51),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(src_payload42),
	.cout());
defparam \src_payload~42 .lut_mask = 16'h8888;
defparam \src_payload~42 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_payload~43 (
	.dataa(saved_grant_0),
	.datab(data1_52),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(src_payload43),
	.cout());
defparam \src_payload~43 .lut_mask = 16'h8888;
defparam \src_payload~43 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_payload~44 (
	.dataa(saved_grant_0),
	.datab(data1_532),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(src_payload44),
	.cout());
defparam \src_payload~44 .lut_mask = 16'h8888;
defparam \src_payload~44 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_payload~45 (
	.dataa(saved_grant_0),
	.datab(data1_542),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(src_payload45),
	.cout());
defparam \src_payload~45 .lut_mask = 16'h8888;
defparam \src_payload~45 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_payload~46 (
	.dataa(saved_grant_0),
	.datab(data1_55),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(src_payload46),
	.cout());
defparam \src_payload~46 .lut_mask = 16'h8888;
defparam \src_payload~46 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_payload~47 (
	.dataa(saved_grant_0),
	.datab(data1_56),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(src_payload47),
	.cout());
defparam \src_payload~47 .lut_mask = 16'h8888;
defparam \src_payload~47 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_payload~48 (
	.dataa(saved_grant_0),
	.datab(data1_57),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(src_payload48),
	.cout());
defparam \src_payload~48 .lut_mask = 16'h8888;
defparam \src_payload~48 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_payload~49 (
	.dataa(saved_grant_0),
	.datab(data1_58),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(src_payload49),
	.cout());
defparam \src_payload~49 .lut_mask = 16'h8888;
defparam \src_payload~49 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_payload~50 (
	.dataa(saved_grant_0),
	.datab(data1_59),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(src_payload50),
	.cout());
defparam \src_payload~50 .lut_mask = 16'h8888;
defparam \src_payload~50 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_payload~51 (
	.dataa(saved_grant_0),
	.datab(data1_60),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(src_payload51),
	.cout());
defparam \src_payload~51 .lut_mask = 16'h8888;
defparam \src_payload~51 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_payload~52 (
	.dataa(saved_grant_0),
	.datab(data1_61),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(src_payload52),
	.cout());
defparam \src_payload~52 .lut_mask = 16'h8888;
defparam \src_payload~52 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_payload~53 (
	.dataa(saved_grant_0),
	.datab(data1_62),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(src_payload53),
	.cout());
defparam \src_payload~53 .lut_mask = 16'h8888;
defparam \src_payload~53 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_payload~54 (
	.dataa(saved_grant_0),
	.datab(data1_63),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(src_payload54),
	.cout());
defparam \src_payload~54 .lut_mask = 16'h8888;
defparam \src_payload~54 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_payload~55 (
	.dataa(saved_grant_0),
	.datab(data1_64),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(src_payload55),
	.cout());
defparam \src_payload~55 .lut_mask = 16'h8888;
defparam \src_payload~55 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_payload~56 (
	.dataa(saved_grant_0),
	.datab(data1_65),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(src_payload56),
	.cout());
defparam \src_payload~56 .lut_mask = 16'h8888;
defparam \src_payload~56 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_payload~57 (
	.dataa(saved_grant_0),
	.datab(data1_66),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(src_payload57),
	.cout());
defparam \src_payload~57 .lut_mask = 16'h8888;
defparam \src_payload~57 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_payload~58 (
	.dataa(saved_grant_0),
	.datab(data1_67),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(src_payload58),
	.cout());
defparam \src_payload~58 .lut_mask = 16'h8888;
defparam \src_payload~58 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_payload~59 (
	.dataa(saved_grant_0),
	.datab(data1_68),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(src_payload59),
	.cout());
defparam \src_payload~59 .lut_mask = 16'h8888;
defparam \src_payload~59 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_payload~60 (
	.dataa(saved_grant_0),
	.datab(data1_69),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(src_payload60),
	.cout());
defparam \src_payload~60 .lut_mask = 16'h8888;
defparam \src_payload~60 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_payload~61 (
	.dataa(saved_grant_0),
	.datab(data1_70),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(src_payload61),
	.cout());
defparam \src_payload~61 .lut_mask = 16'h8888;
defparam \src_payload~61 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_payload~62 (
	.dataa(saved_grant_0),
	.datab(data1_71),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(src_payload62),
	.cout());
defparam \src_payload~62 .lut_mask = 16'h8888;
defparam \src_payload~62 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_payload~63 (
	.dataa(saved_grant_0),
	.datab(data1_72),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(src_payload63),
	.cout());
defparam \src_payload~63 .lut_mask = 16'h8888;
defparam \src_payload~63 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_data[129]~2 (
	.dataa(data1_82),
	.datab(Add5),
	.datac(gnd),
	.datad(data1_91),
	.cin(gnd),
	.combout(src_data_129),
	.cout());
defparam \src_data[129]~2 .lut_mask = 16'hAAEE;
defparam \src_data[129]~2 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_data[129]~3 (
	.dataa(data1_8),
	.datab(Add4),
	.datac(gnd),
	.datad(data1_9),
	.cin(gnd),
	.combout(src_data_1291),
	.cout());
defparam \src_data[129]~3 .lut_mask = 16'hAAEE;
defparam \src_data[129]~3 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_data[125] (
	.dataa(saved_grant_0),
	.datab(saved_grant_1),
	.datac(Selector12),
	.datad(Selector4),
	.cin(gnd),
	.combout(src_data_125),
	.cout());
defparam \src_data[125] .lut_mask = 16'hEAC0;
defparam \src_data[125] .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_data[126] (
	.dataa(saved_grant_0),
	.datab(saved_grant_1),
	.datac(Selector11),
	.datad(Selector3),
	.cin(gnd),
	.combout(src_data_126),
	.cout());
defparam \src_data[126] .lut_mask = 16'hEAC0;
defparam \src_data[126] .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_data[127] (
	.dataa(saved_grant_0),
	.datab(saved_grant_1),
	.datac(Selector10),
	.datad(Selector2),
	.cin(gnd),
	.combout(src_data_127),
	.cout());
defparam \src_data[127] .lut_mask = 16'hEAC0;
defparam \src_data[127] .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_data[128] (
	.dataa(saved_grant_0),
	.datab(saved_grant_1),
	.datac(Selector9),
	.datad(Selector1),
	.cin(gnd),
	.combout(src_data_128),
	.cout());
defparam \src_data[128] .lut_mask = 16'hEAC0;
defparam \src_data[128] .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_data[129]~4 (
	.dataa(saved_grant_0),
	.datab(saved_grant_1),
	.datac(src_data_129),
	.datad(src_data_1291),
	.cin(gnd),
	.combout(src_data_1292),
	.cout());
defparam \src_data[129]~4 .lut_mask = 16'hEAC0;
defparam \src_data[129]~4 .sum_lutc_input = "datac";

cycloneive_lcell_comb \packet_in_progress~0 (
	.dataa(\update_grant~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\packet_in_progress~0_combout ),
	.cout());
defparam \packet_in_progress~0 .lut_mask = 16'h5555;
defparam \packet_in_progress~0 .sum_lutc_input = "datac";

dffeas packet_in_progress(
	.clk(clk_clk),
	.d(\packet_in_progress~0_combout ),
	.asdata(vcc),
	.clrn(!r_sync_rst),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.q(\packet_in_progress~q ),
	.prn(vcc));
defparam packet_in_progress.is_wysiwyg = "true";
defparam packet_in_progress.power_up = "low";

cycloneive_lcell_comb \update_grant~0 (
	.dataa(nxt_in_ready),
	.datab(src_payload_0),
	.datac(WideOr11),
	.datad(\packet_in_progress~q ),
	.cin(gnd),
	.combout(\update_grant~0_combout ),
	.cout());
defparam \update_grant~0 .lut_mask = 16'h808F;
defparam \update_grant~0 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_data[124]~0 (
	.dataa(saved_grant_1),
	.datab(Selector13),
	.datac(LessThan27),
	.datad(Selector14),
	.cin(gnd),
	.combout(\src_data[124]~0_combout ),
	.cout());
defparam \src_data[124]~0 .lut_mask = 16'h8088;
defparam \src_data[124]~0 .sum_lutc_input = "datac";

endmodule

module cycloneiv_altera_merlin_arbitrator (
	reset,
	src1_valid,
	src1_valid1,
	grant_0,
	update_grant,
	grant_1,
	clk)/* synthesis synthesis_greybox=0 */;
input 	reset;
input 	src1_valid;
input 	src1_valid1;
output 	grant_0;
input 	update_grant;
output 	grant_1;
input 	clk;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
// unknown value (1'bx) is not needed for this tool. Default to 1'b0
assign unknown = 1'b0;

wire \top_priority_reg[0]~0_combout ;
wire \top_priority_reg[1]~q ;
wire \top_priority_reg[0]~1_combout ;
wire \top_priority_reg[0]~q ;


cycloneive_lcell_comb \grant[0]~0 (
	.dataa(src1_valid),
	.datab(\top_priority_reg[1]~q ),
	.datac(src1_valid1),
	.datad(\top_priority_reg[0]~q ),
	.cin(gnd),
	.combout(grant_0),
	.cout());
defparam \grant[0]~0 .lut_mask = 16'h08AA;
defparam \grant[0]~0 .sum_lutc_input = "datac";

cycloneive_lcell_comb \grant[1]~1 (
	.dataa(src1_valid1),
	.datab(\top_priority_reg[1]~q ),
	.datac(src1_valid),
	.datad(\top_priority_reg[0]~q ),
	.cin(gnd),
	.combout(grant_1),
	.cout());
defparam \grant[1]~1 .lut_mask = 16'h888A;
defparam \grant[1]~1 .sum_lutc_input = "datac";

cycloneive_lcell_comb \top_priority_reg[0]~0 (
	.dataa(update_grant),
	.datab(src1_valid1),
	.datac(src1_valid),
	.datad(gnd),
	.cin(gnd),
	.combout(\top_priority_reg[0]~0_combout ),
	.cout());
defparam \top_priority_reg[0]~0 .lut_mask = 16'hA8A8;
defparam \top_priority_reg[0]~0 .sum_lutc_input = "datac";

dffeas \top_priority_reg[1] (
	.clk(clk),
	.d(grant_0),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\top_priority_reg[0]~0_combout ),
	.q(\top_priority_reg[1]~q ),
	.prn(vcc));
defparam \top_priority_reg[1] .is_wysiwyg = "true";
defparam \top_priority_reg[1] .power_up = "low";

cycloneive_lcell_comb \top_priority_reg[0]~1 (
	.dataa(grant_1),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\top_priority_reg[0]~1_combout ),
	.cout());
defparam \top_priority_reg[0]~1 .lut_mask = 16'h5555;
defparam \top_priority_reg[0]~1 .sum_lutc_input = "datac";

dffeas \top_priority_reg[0] (
	.clk(clk),
	.d(\top_priority_reg[0]~1_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\top_priority_reg[0]~0_combout ),
	.q(\top_priority_reg[0]~q ),
	.prn(vcc));
defparam \top_priority_reg[0] .is_wysiwyg = "true";
defparam \top_priority_reg[0] .power_up = "low";

endmodule

module cycloneiv_altera_merlin_arbitrator_1 (
	reset,
	src0_valid,
	src0_valid1,
	grant_0,
	update_grant,
	grant_1,
	clk)/* synthesis synthesis_greybox=0 */;
input 	reset;
input 	src0_valid;
input 	src0_valid1;
output 	grant_0;
input 	update_grant;
output 	grant_1;
input 	clk;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
// unknown value (1'bx) is not needed for this tool. Default to 1'b0
assign unknown = 1'b0;

wire \top_priority_reg[0]~0_combout ;
wire \top_priority_reg[1]~q ;
wire \top_priority_reg[0]~1_combout ;
wire \top_priority_reg[0]~q ;


cycloneive_lcell_comb \grant[0]~0 (
	.dataa(src0_valid1),
	.datab(\top_priority_reg[1]~q ),
	.datac(src0_valid),
	.datad(\top_priority_reg[0]~q ),
	.cin(gnd),
	.combout(grant_0),
	.cout());
defparam \grant[0]~0 .lut_mask = 16'h08AA;
defparam \grant[0]~0 .sum_lutc_input = "datac";

cycloneive_lcell_comb \grant[1]~1 (
	.dataa(src0_valid),
	.datab(\top_priority_reg[1]~q ),
	.datac(src0_valid1),
	.datad(\top_priority_reg[0]~q ),
	.cin(gnd),
	.combout(grant_1),
	.cout());
defparam \grant[1]~1 .lut_mask = 16'h888A;
defparam \grant[1]~1 .sum_lutc_input = "datac";

cycloneive_lcell_comb \top_priority_reg[0]~0 (
	.dataa(update_grant),
	.datab(src0_valid),
	.datac(src0_valid1),
	.datad(gnd),
	.cin(gnd),
	.combout(\top_priority_reg[0]~0_combout ),
	.cout());
defparam \top_priority_reg[0]~0 .lut_mask = 16'hA8A8;
defparam \top_priority_reg[0]~0 .sum_lutc_input = "datac";

dffeas \top_priority_reg[1] (
	.clk(clk),
	.d(grant_0),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\top_priority_reg[0]~0_combout ),
	.q(\top_priority_reg[1]~q ),
	.prn(vcc));
defparam \top_priority_reg[1] .is_wysiwyg = "true";
defparam \top_priority_reg[1] .power_up = "low";

cycloneive_lcell_comb \top_priority_reg[0]~1 (
	.dataa(grant_1),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\top_priority_reg[0]~1_combout ),
	.cout());
defparam \top_priority_reg[0]~1 .lut_mask = 16'h5555;
defparam \top_priority_reg[0]~1 .sum_lutc_input = "datac";

dffeas \top_priority_reg[0] (
	.clk(clk),
	.d(\top_priority_reg[0]~1_combout ),
	.asdata(vcc),
	.clrn(!reset),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\top_priority_reg[0]~0_combout ),
	.q(\top_priority_reg[0]~q ),
	.prn(vcc));
defparam \top_priority_reg[0] .is_wysiwyg = "true";
defparam \top_priority_reg[0] .power_up = "low";

endmodule

module cycloneiv_cycloneiv_mm_interconnect_0_router (
	out_data_15,
	out_data_14,
	out_data_13,
	out_data_12,
	Equal1)/* synthesis synthesis_greybox=0 */;
input 	out_data_15;
input 	out_data_14;
input 	out_data_13;
input 	out_data_12;
output 	Equal1;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
// unknown value (1'bx) is not needed for this tool. Default to 1'b0
assign unknown = 1'b0;



cycloneive_lcell_comb \Equal1~0 (
	.dataa(out_data_15),
	.datab(out_data_14),
	.datac(out_data_13),
	.datad(out_data_12),
	.cin(gnd),
	.combout(Equal1),
	.cout());
defparam \Equal1~0 .lut_mask = 16'h8000;
defparam \Equal1~0 .sum_lutc_input = "datac";

endmodule

module cycloneiv_cycloneiv_mm_interconnect_0_router_1 (
	data1_36,
	data1_35,
	data1_34,
	data1_33,
	Equal1)/* synthesis synthesis_greybox=0 */;
input 	data1_36;
input 	data1_35;
input 	data1_34;
input 	data1_33;
output 	Equal1;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
// unknown value (1'bx) is not needed for this tool. Default to 1'b0
assign unknown = 1'b0;



cycloneive_lcell_comb \Equal1~0 (
	.dataa(data1_36),
	.datab(data1_35),
	.datac(data1_34),
	.datad(data1_33),
	.cin(gnd),
	.combout(Equal1),
	.cout());
defparam \Equal1~0 .lut_mask = 16'h8000;
defparam \Equal1~0 .sum_lutc_input = "datac";

endmodule

module cycloneiv_cycloneiv_mm_interconnect_0_rsp_demux (
	rp_valid,
	mem_106_0,
	mem_104_0,
	src0_valid1,
	full0,
	src1_valid,
	full01,
	WideOr0)/* synthesis synthesis_greybox=0 */;
input 	rp_valid;
input 	mem_106_0;
input 	mem_104_0;
output 	src0_valid1;
input 	full0;
output 	src1_valid;
input 	full01;
output 	WideOr0;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
// unknown value (1'bx) is not needed for this tool. Default to 1'b0
assign unknown = 1'b0;



cycloneive_lcell_comb src0_valid(
	.dataa(rp_valid),
	.datab(mem_106_0),
	.datac(gnd),
	.datad(mem_104_0),
	.cin(gnd),
	.combout(src0_valid1),
	.cout());
defparam src0_valid.lut_mask = 16'h0088;
defparam src0_valid.sum_lutc_input = "datac";

cycloneive_lcell_comb \src1_valid~0 (
	.dataa(rp_valid),
	.datab(mem_104_0),
	.datac(gnd),
	.datad(mem_106_0),
	.cin(gnd),
	.combout(src1_valid),
	.cout());
defparam \src1_valid~0 .lut_mask = 16'h88AA;
defparam \src1_valid~0 .sum_lutc_input = "datac";

cycloneive_lcell_comb \WideOr0~0 (
	.dataa(full01),
	.datab(full0),
	.datac(mem_106_0),
	.datad(mem_104_0),
	.cin(gnd),
	.combout(WideOr0),
	.cout());
defparam \WideOr0~0 .lut_mask = 16'hAACA;
defparam \WideOr0~0 .sum_lutc_input = "datac";

endmodule

module cycloneiv_cycloneiv_mm_interconnect_0_rsp_demux_1 (
	rp_valid,
	mem_106_0,
	mem_104_0,
	src0_valid1,
	full0,
	src1_valid,
	full01,
	WideOr0)/* synthesis synthesis_greybox=0 */;
input 	rp_valid;
input 	mem_106_0;
input 	mem_104_0;
output 	src0_valid1;
input 	full0;
output 	src1_valid;
input 	full01;
output 	WideOr0;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
// unknown value (1'bx) is not needed for this tool. Default to 1'b0
assign unknown = 1'b0;



cycloneive_lcell_comb src0_valid(
	.dataa(rp_valid),
	.datab(mem_106_0),
	.datac(gnd),
	.datad(mem_104_0),
	.cin(gnd),
	.combout(src0_valid1),
	.cout());
defparam src0_valid.lut_mask = 16'h0088;
defparam src0_valid.sum_lutc_input = "datac";

cycloneive_lcell_comb \src1_valid~0 (
	.dataa(rp_valid),
	.datab(mem_104_0),
	.datac(gnd),
	.datad(mem_106_0),
	.cin(gnd),
	.combout(src1_valid),
	.cout());
defparam \src1_valid~0 .lut_mask = 16'h88AA;
defparam \src1_valid~0 .sum_lutc_input = "datac";

cycloneive_lcell_comb \WideOr0~0 (
	.dataa(full01),
	.datab(full0),
	.datac(mem_106_0),
	.datad(mem_104_0),
	.cin(gnd),
	.combout(WideOr0),
	.cout());
defparam \WideOr0~0 .lut_mask = 16'hAACA;
defparam \WideOr0~0 .sum_lutc_input = "datac";

endmodule

module cycloneiv_cycloneiv_mm_interconnect_0_rsp_mux (
	mem_144_0,
	mem_144_01,
	src0_valid,
	src0_valid1,
	src_data_144,
	mem_145_0,
	mem_145_01,
	src_data_145)/* synthesis synthesis_greybox=0 */;
input 	mem_144_0;
input 	mem_144_01;
input 	src0_valid;
input 	src0_valid1;
output 	src_data_144;
input 	mem_145_0;
input 	mem_145_01;
output 	src_data_145;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
// unknown value (1'bx) is not needed for this tool. Default to 1'b0
assign unknown = 1'b0;



cycloneive_lcell_comb \src_data[144] (
	.dataa(mem_144_0),
	.datab(mem_144_01),
	.datac(src0_valid),
	.datad(src0_valid1),
	.cin(gnd),
	.combout(src_data_144),
	.cout());
defparam \src_data[144] .lut_mask = 16'hEAC0;
defparam \src_data[144] .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_data[145] (
	.dataa(src0_valid1),
	.datab(src0_valid),
	.datac(mem_145_0),
	.datad(mem_145_01),
	.cin(gnd),
	.combout(src_data_145),
	.cout());
defparam \src_data[145] .lut_mask = 16'hEAC0;
defparam \src_data[145] .sum_lutc_input = "datac";

endmodule

module cycloneiv_cycloneiv_mm_interconnect_0_rsp_mux_1 (
	q_a_0,
	q_b_0,
	q_a_1,
	q_b_1,
	q_a_2,
	q_b_2,
	q_a_3,
	q_b_3,
	q_a_4,
	q_b_4,
	q_a_5,
	q_b_5,
	q_a_6,
	q_b_6,
	q_a_7,
	q_b_7,
	q_a_8,
	q_b_8,
	q_a_9,
	q_b_9,
	q_a_10,
	q_b_10,
	q_a_11,
	q_b_11,
	q_a_12,
	q_b_12,
	q_a_13,
	q_b_13,
	q_a_14,
	q_b_14,
	q_a_15,
	q_b_15,
	q_a_16,
	q_b_16,
	q_a_17,
	q_b_17,
	q_a_18,
	q_b_18,
	q_a_19,
	q_b_19,
	q_a_20,
	q_b_20,
	q_a_21,
	q_b_21,
	q_a_22,
	q_b_22,
	q_a_23,
	q_b_23,
	q_a_24,
	q_b_24,
	q_a_25,
	q_b_25,
	q_a_26,
	q_b_26,
	q_a_27,
	q_b_27,
	q_a_28,
	q_b_28,
	q_a_29,
	q_b_29,
	q_a_30,
	q_b_30,
	q_a_31,
	q_b_31,
	q_a_32,
	q_b_32,
	q_a_33,
	q_b_33,
	q_a_34,
	q_b_34,
	q_a_35,
	q_b_35,
	q_a_36,
	q_b_36,
	q_a_37,
	q_b_37,
	q_a_38,
	q_b_38,
	q_a_39,
	q_b_39,
	q_a_40,
	q_b_40,
	q_a_41,
	q_b_41,
	q_a_42,
	q_b_42,
	q_a_43,
	q_b_43,
	q_a_44,
	q_b_44,
	q_a_45,
	q_b_45,
	q_a_46,
	q_b_46,
	q_a_47,
	q_b_47,
	q_a_48,
	q_b_48,
	q_a_49,
	q_b_49,
	q_a_50,
	q_b_50,
	q_a_51,
	q_b_51,
	q_a_52,
	q_b_52,
	q_a_53,
	q_b_53,
	q_a_54,
	q_b_54,
	q_a_55,
	q_b_55,
	q_a_56,
	q_b_56,
	q_a_57,
	q_b_57,
	q_a_58,
	q_b_58,
	q_a_59,
	q_b_59,
	q_a_60,
	q_b_60,
	q_a_61,
	q_b_61,
	q_a_62,
	q_b_62,
	q_a_63,
	q_b_63,
	mem_144_0,
	mem_144_01,
	read_latency_shift_reg_0,
	mem_used_0,
	read_latency_shift_reg_01,
	mem_used_01,
	mem_145_0,
	mem_145_01,
	src1_valid,
	src1_valid1,
	src_data_144,
	src_data_145,
	mem_0_0,
	mem_0_01,
	src_data_0,
	mem_1_0,
	mem_1_01,
	src_data_1,
	mem_2_0,
	mem_2_01,
	src_data_2,
	mem_3_0,
	mem_3_01,
	src_data_3,
	mem_4_0,
	mem_4_01,
	src_data_4,
	mem_5_0,
	mem_5_01,
	src_data_5,
	mem_6_0,
	mem_6_01,
	src_data_6,
	mem_7_0,
	mem_7_01,
	src_data_7,
	mem_8_0,
	mem_8_01,
	src_data_8,
	mem_9_0,
	mem_9_01,
	src_data_9,
	mem_10_0,
	mem_10_01,
	src_data_10,
	mem_11_0,
	mem_11_01,
	src_data_11,
	mem_12_0,
	mem_12_01,
	src_data_12,
	mem_13_0,
	mem_13_01,
	src_data_13,
	mem_14_0,
	mem_14_01,
	src_data_14,
	mem_15_0,
	mem_15_01,
	src_data_15,
	mem_16_0,
	mem_16_01,
	src_data_16,
	mem_17_0,
	mem_17_01,
	src_data_17,
	mem_18_0,
	mem_18_01,
	src_data_18,
	mem_19_0,
	mem_19_01,
	src_data_19,
	mem_20_0,
	mem_20_01,
	src_data_20,
	mem_21_0,
	mem_21_01,
	src_data_21,
	mem_22_0,
	mem_22_01,
	src_data_22,
	mem_23_0,
	mem_23_01,
	src_data_23,
	mem_24_0,
	mem_24_01,
	src_data_24,
	mem_25_0,
	mem_25_01,
	src_data_25,
	mem_26_0,
	mem_26_01,
	src_data_26,
	mem_27_0,
	mem_27_01,
	src_data_27,
	mem_28_0,
	mem_28_01,
	src_data_28,
	mem_29_0,
	mem_29_01,
	src_data_29,
	mem_30_0,
	mem_30_01,
	src_data_30,
	mem_31_0,
	mem_31_01,
	src_data_31,
	mem_32_0,
	mem_32_01,
	src_data_32,
	mem_33_0,
	mem_33_01,
	src_data_33,
	mem_34_0,
	mem_34_01,
	src_data_34,
	mem_35_0,
	mem_35_01,
	src_data_35,
	mem_36_0,
	mem_36_01,
	src_data_36,
	mem_37_0,
	mem_37_01,
	src_data_37,
	mem_38_0,
	mem_38_01,
	src_data_38,
	mem_39_0,
	mem_39_01,
	src_data_39,
	mem_40_0,
	mem_40_01,
	src_data_40,
	mem_41_0,
	mem_41_01,
	src_data_41,
	mem_42_0,
	mem_42_01,
	src_data_42,
	mem_43_0,
	mem_43_01,
	src_data_43,
	mem_44_0,
	mem_44_01,
	src_data_44,
	mem_45_0,
	mem_45_01,
	src_data_45,
	mem_46_0,
	mem_46_01,
	src_data_46,
	mem_47_0,
	mem_47_01,
	src_data_47,
	mem_48_0,
	mem_48_01,
	src_data_48,
	mem_49_0,
	mem_49_01,
	src_data_49,
	mem_50_0,
	mem_50_01,
	src_data_50,
	mem_51_0,
	mem_51_01,
	src_data_51,
	mem_52_0,
	mem_52_01,
	src_data_52,
	mem_53_0,
	mem_53_01,
	src_data_53,
	mem_54_0,
	mem_54_01,
	src_data_54,
	mem_55_0,
	mem_55_01,
	src_data_55,
	mem_56_0,
	mem_56_01,
	src_data_56,
	mem_57_0,
	mem_57_01,
	src_data_57,
	mem_58_0,
	mem_58_01,
	src_data_58,
	mem_59_0,
	mem_59_01,
	src_data_59,
	mem_60_0,
	mem_60_01,
	src_data_60,
	mem_61_0,
	mem_61_01,
	src_data_61,
	mem_62_0,
	mem_62_01,
	src_data_62,
	mem_63_0,
	mem_63_01,
	src_data_63,
	mem_159_0,
	last_packet_beat,
	mem_159_01,
	last_packet_beat1,
	src_payload_0,
	src_payload)/* synthesis synthesis_greybox=0 */;
input 	q_a_0;
input 	q_b_0;
input 	q_a_1;
input 	q_b_1;
input 	q_a_2;
input 	q_b_2;
input 	q_a_3;
input 	q_b_3;
input 	q_a_4;
input 	q_b_4;
input 	q_a_5;
input 	q_b_5;
input 	q_a_6;
input 	q_b_6;
input 	q_a_7;
input 	q_b_7;
input 	q_a_8;
input 	q_b_8;
input 	q_a_9;
input 	q_b_9;
input 	q_a_10;
input 	q_b_10;
input 	q_a_11;
input 	q_b_11;
input 	q_a_12;
input 	q_b_12;
input 	q_a_13;
input 	q_b_13;
input 	q_a_14;
input 	q_b_14;
input 	q_a_15;
input 	q_b_15;
input 	q_a_16;
input 	q_b_16;
input 	q_a_17;
input 	q_b_17;
input 	q_a_18;
input 	q_b_18;
input 	q_a_19;
input 	q_b_19;
input 	q_a_20;
input 	q_b_20;
input 	q_a_21;
input 	q_b_21;
input 	q_a_22;
input 	q_b_22;
input 	q_a_23;
input 	q_b_23;
input 	q_a_24;
input 	q_b_24;
input 	q_a_25;
input 	q_b_25;
input 	q_a_26;
input 	q_b_26;
input 	q_a_27;
input 	q_b_27;
input 	q_a_28;
input 	q_b_28;
input 	q_a_29;
input 	q_b_29;
input 	q_a_30;
input 	q_b_30;
input 	q_a_31;
input 	q_b_31;
input 	q_a_32;
input 	q_b_32;
input 	q_a_33;
input 	q_b_33;
input 	q_a_34;
input 	q_b_34;
input 	q_a_35;
input 	q_b_35;
input 	q_a_36;
input 	q_b_36;
input 	q_a_37;
input 	q_b_37;
input 	q_a_38;
input 	q_b_38;
input 	q_a_39;
input 	q_b_39;
input 	q_a_40;
input 	q_b_40;
input 	q_a_41;
input 	q_b_41;
input 	q_a_42;
input 	q_b_42;
input 	q_a_43;
input 	q_b_43;
input 	q_a_44;
input 	q_b_44;
input 	q_a_45;
input 	q_b_45;
input 	q_a_46;
input 	q_b_46;
input 	q_a_47;
input 	q_b_47;
input 	q_a_48;
input 	q_b_48;
input 	q_a_49;
input 	q_b_49;
input 	q_a_50;
input 	q_b_50;
input 	q_a_51;
input 	q_b_51;
input 	q_a_52;
input 	q_b_52;
input 	q_a_53;
input 	q_b_53;
input 	q_a_54;
input 	q_b_54;
input 	q_a_55;
input 	q_b_55;
input 	q_a_56;
input 	q_b_56;
input 	q_a_57;
input 	q_b_57;
input 	q_a_58;
input 	q_b_58;
input 	q_a_59;
input 	q_b_59;
input 	q_a_60;
input 	q_b_60;
input 	q_a_61;
input 	q_b_61;
input 	q_a_62;
input 	q_b_62;
input 	q_a_63;
input 	q_b_63;
input 	mem_144_0;
input 	mem_144_01;
input 	read_latency_shift_reg_0;
input 	mem_used_0;
input 	read_latency_shift_reg_01;
input 	mem_used_01;
input 	mem_145_0;
input 	mem_145_01;
input 	src1_valid;
input 	src1_valid1;
output 	src_data_144;
output 	src_data_145;
input 	mem_0_0;
input 	mem_0_01;
output 	src_data_0;
input 	mem_1_0;
input 	mem_1_01;
output 	src_data_1;
input 	mem_2_0;
input 	mem_2_01;
output 	src_data_2;
input 	mem_3_0;
input 	mem_3_01;
output 	src_data_3;
input 	mem_4_0;
input 	mem_4_01;
output 	src_data_4;
input 	mem_5_0;
input 	mem_5_01;
output 	src_data_5;
input 	mem_6_0;
input 	mem_6_01;
output 	src_data_6;
input 	mem_7_0;
input 	mem_7_01;
output 	src_data_7;
input 	mem_8_0;
input 	mem_8_01;
output 	src_data_8;
input 	mem_9_0;
input 	mem_9_01;
output 	src_data_9;
input 	mem_10_0;
input 	mem_10_01;
output 	src_data_10;
input 	mem_11_0;
input 	mem_11_01;
output 	src_data_11;
input 	mem_12_0;
input 	mem_12_01;
output 	src_data_12;
input 	mem_13_0;
input 	mem_13_01;
output 	src_data_13;
input 	mem_14_0;
input 	mem_14_01;
output 	src_data_14;
input 	mem_15_0;
input 	mem_15_01;
output 	src_data_15;
input 	mem_16_0;
input 	mem_16_01;
output 	src_data_16;
input 	mem_17_0;
input 	mem_17_01;
output 	src_data_17;
input 	mem_18_0;
input 	mem_18_01;
output 	src_data_18;
input 	mem_19_0;
input 	mem_19_01;
output 	src_data_19;
input 	mem_20_0;
input 	mem_20_01;
output 	src_data_20;
input 	mem_21_0;
input 	mem_21_01;
output 	src_data_21;
input 	mem_22_0;
input 	mem_22_01;
output 	src_data_22;
input 	mem_23_0;
input 	mem_23_01;
output 	src_data_23;
input 	mem_24_0;
input 	mem_24_01;
output 	src_data_24;
input 	mem_25_0;
input 	mem_25_01;
output 	src_data_25;
input 	mem_26_0;
input 	mem_26_01;
output 	src_data_26;
input 	mem_27_0;
input 	mem_27_01;
output 	src_data_27;
input 	mem_28_0;
input 	mem_28_01;
output 	src_data_28;
input 	mem_29_0;
input 	mem_29_01;
output 	src_data_29;
input 	mem_30_0;
input 	mem_30_01;
output 	src_data_30;
input 	mem_31_0;
input 	mem_31_01;
output 	src_data_31;
input 	mem_32_0;
input 	mem_32_01;
output 	src_data_32;
input 	mem_33_0;
input 	mem_33_01;
output 	src_data_33;
input 	mem_34_0;
input 	mem_34_01;
output 	src_data_34;
input 	mem_35_0;
input 	mem_35_01;
output 	src_data_35;
input 	mem_36_0;
input 	mem_36_01;
output 	src_data_36;
input 	mem_37_0;
input 	mem_37_01;
output 	src_data_37;
input 	mem_38_0;
input 	mem_38_01;
output 	src_data_38;
input 	mem_39_0;
input 	mem_39_01;
output 	src_data_39;
input 	mem_40_0;
input 	mem_40_01;
output 	src_data_40;
input 	mem_41_0;
input 	mem_41_01;
output 	src_data_41;
input 	mem_42_0;
input 	mem_42_01;
output 	src_data_42;
input 	mem_43_0;
input 	mem_43_01;
output 	src_data_43;
input 	mem_44_0;
input 	mem_44_01;
output 	src_data_44;
input 	mem_45_0;
input 	mem_45_01;
output 	src_data_45;
input 	mem_46_0;
input 	mem_46_01;
output 	src_data_46;
input 	mem_47_0;
input 	mem_47_01;
output 	src_data_47;
input 	mem_48_0;
input 	mem_48_01;
output 	src_data_48;
input 	mem_49_0;
input 	mem_49_01;
output 	src_data_49;
input 	mem_50_0;
input 	mem_50_01;
output 	src_data_50;
input 	mem_51_0;
input 	mem_51_01;
output 	src_data_51;
input 	mem_52_0;
input 	mem_52_01;
output 	src_data_52;
input 	mem_53_0;
input 	mem_53_01;
output 	src_data_53;
input 	mem_54_0;
input 	mem_54_01;
output 	src_data_54;
input 	mem_55_0;
input 	mem_55_01;
output 	src_data_55;
input 	mem_56_0;
input 	mem_56_01;
output 	src_data_56;
input 	mem_57_0;
input 	mem_57_01;
output 	src_data_57;
input 	mem_58_0;
input 	mem_58_01;
output 	src_data_58;
input 	mem_59_0;
input 	mem_59_01;
output 	src_data_59;
input 	mem_60_0;
input 	mem_60_01;
output 	src_data_60;
input 	mem_61_0;
input 	mem_61_01;
output 	src_data_61;
input 	mem_62_0;
input 	mem_62_01;
output 	src_data_62;
input 	mem_63_0;
input 	mem_63_01;
output 	src_data_63;
input 	mem_159_0;
input 	last_packet_beat;
input 	mem_159_01;
input 	last_packet_beat1;
output 	src_payload_0;
output 	src_payload;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
// unknown value (1'bx) is not needed for this tool. Default to 1'b0
assign unknown = 1'b0;

wire \src_data[0]~0_combout ;
wire \src_data[0]~1_combout ;
wire \src_data[1]~3_combout ;
wire \src_data[1]~4_combout ;
wire \src_data[2]~6_combout ;
wire \src_data[2]~7_combout ;
wire \src_data[3]~9_combout ;
wire \src_data[3]~10_combout ;
wire \src_data[4]~12_combout ;
wire \src_data[4]~13_combout ;
wire \src_data[5]~15_combout ;
wire \src_data[5]~16_combout ;
wire \src_data[6]~18_combout ;
wire \src_data[6]~19_combout ;
wire \src_data[7]~21_combout ;
wire \src_data[7]~22_combout ;
wire \src_data[8]~24_combout ;
wire \src_data[8]~25_combout ;
wire \src_data[9]~27_combout ;
wire \src_data[9]~28_combout ;
wire \src_data[10]~30_combout ;
wire \src_data[10]~31_combout ;
wire \src_data[11]~33_combout ;
wire \src_data[11]~34_combout ;
wire \src_data[12]~36_combout ;
wire \src_data[12]~37_combout ;
wire \src_data[13]~39_combout ;
wire \src_data[13]~40_combout ;
wire \src_data[14]~42_combout ;
wire \src_data[14]~43_combout ;
wire \src_data[15]~45_combout ;
wire \src_data[15]~46_combout ;
wire \src_data[16]~48_combout ;
wire \src_data[16]~49_combout ;
wire \src_data[17]~51_combout ;
wire \src_data[17]~52_combout ;
wire \src_data[18]~54_combout ;
wire \src_data[18]~55_combout ;
wire \src_data[19]~57_combout ;
wire \src_data[19]~58_combout ;
wire \src_data[20]~60_combout ;
wire \src_data[20]~61_combout ;
wire \src_data[21]~63_combout ;
wire \src_data[21]~64_combout ;
wire \src_data[22]~66_combout ;
wire \src_data[22]~67_combout ;
wire \src_data[23]~69_combout ;
wire \src_data[23]~70_combout ;
wire \src_data[24]~72_combout ;
wire \src_data[24]~73_combout ;
wire \src_data[25]~75_combout ;
wire \src_data[25]~76_combout ;
wire \src_data[26]~78_combout ;
wire \src_data[26]~79_combout ;
wire \src_data[27]~81_combout ;
wire \src_data[27]~82_combout ;
wire \src_data[28]~84_combout ;
wire \src_data[28]~85_combout ;
wire \src_data[29]~87_combout ;
wire \src_data[29]~88_combout ;
wire \src_data[30]~90_combout ;
wire \src_data[30]~91_combout ;
wire \src_data[31]~93_combout ;
wire \src_data[31]~94_combout ;
wire \src_data[32]~96_combout ;
wire \src_data[32]~97_combout ;
wire \src_data[33]~99_combout ;
wire \src_data[33]~100_combout ;
wire \src_data[34]~102_combout ;
wire \src_data[34]~103_combout ;
wire \src_data[35]~105_combout ;
wire \src_data[35]~106_combout ;
wire \src_data[36]~108_combout ;
wire \src_data[36]~109_combout ;
wire \src_data[37]~111_combout ;
wire \src_data[37]~112_combout ;
wire \src_data[38]~114_combout ;
wire \src_data[38]~115_combout ;
wire \src_data[39]~117_combout ;
wire \src_data[39]~118_combout ;
wire \src_data[40]~120_combout ;
wire \src_data[40]~121_combout ;
wire \src_data[41]~123_combout ;
wire \src_data[41]~124_combout ;
wire \src_data[42]~126_combout ;
wire \src_data[42]~127_combout ;
wire \src_data[43]~129_combout ;
wire \src_data[43]~130_combout ;
wire \src_data[44]~132_combout ;
wire \src_data[44]~133_combout ;
wire \src_data[45]~135_combout ;
wire \src_data[45]~136_combout ;
wire \src_data[46]~138_combout ;
wire \src_data[46]~139_combout ;
wire \src_data[47]~141_combout ;
wire \src_data[47]~142_combout ;
wire \src_data[48]~144_combout ;
wire \src_data[48]~145_combout ;
wire \src_data[49]~147_combout ;
wire \src_data[49]~148_combout ;
wire \src_data[50]~150_combout ;
wire \src_data[50]~151_combout ;
wire \src_data[51]~153_combout ;
wire \src_data[51]~154_combout ;
wire \src_data[52]~156_combout ;
wire \src_data[52]~157_combout ;
wire \src_data[53]~159_combout ;
wire \src_data[53]~160_combout ;
wire \src_data[54]~162_combout ;
wire \src_data[54]~163_combout ;
wire \src_data[55]~165_combout ;
wire \src_data[55]~166_combout ;
wire \src_data[56]~168_combout ;
wire \src_data[56]~169_combout ;
wire \src_data[57]~171_combout ;
wire \src_data[57]~172_combout ;
wire \src_data[58]~174_combout ;
wire \src_data[58]~175_combout ;
wire \src_data[59]~177_combout ;
wire \src_data[59]~178_combout ;
wire \src_data[60]~180_combout ;
wire \src_data[60]~181_combout ;
wire \src_data[61]~183_combout ;
wire \src_data[61]~184_combout ;
wire \src_data[62]~186_combout ;
wire \src_data[62]~187_combout ;
wire \src_data[63]~189_combout ;
wire \src_data[63]~190_combout ;
wire \src_payload~0_combout ;


cycloneive_lcell_comb \src_data[144] (
	.dataa(mem_144_0),
	.datab(mem_144_01),
	.datac(src1_valid),
	.datad(src1_valid1),
	.cin(gnd),
	.combout(src_data_144),
	.cout());
defparam \src_data[144] .lut_mask = 16'hEAC0;
defparam \src_data[144] .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_data[145] (
	.dataa(mem_145_01),
	.datab(mem_145_0),
	.datac(src1_valid),
	.datad(src1_valid1),
	.cin(gnd),
	.combout(src_data_145),
	.cout());
defparam \src_data[145] .lut_mask = 16'hEAC0;
defparam \src_data[145] .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_data[0]~2 (
	.dataa(src1_valid1),
	.datab(src1_valid),
	.datac(\src_data[0]~0_combout ),
	.datad(\src_data[0]~1_combout ),
	.cin(gnd),
	.combout(src_data_0),
	.cout());
defparam \src_data[0]~2 .lut_mask = 16'hEAC0;
defparam \src_data[0]~2 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_data[1]~5 (
	.dataa(src1_valid1),
	.datab(src1_valid),
	.datac(\src_data[1]~3_combout ),
	.datad(\src_data[1]~4_combout ),
	.cin(gnd),
	.combout(src_data_1),
	.cout());
defparam \src_data[1]~5 .lut_mask = 16'hEAC0;
defparam \src_data[1]~5 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_data[2]~8 (
	.dataa(src1_valid1),
	.datab(src1_valid),
	.datac(\src_data[2]~6_combout ),
	.datad(\src_data[2]~7_combout ),
	.cin(gnd),
	.combout(src_data_2),
	.cout());
defparam \src_data[2]~8 .lut_mask = 16'hEAC0;
defparam \src_data[2]~8 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_data[3]~11 (
	.dataa(src1_valid1),
	.datab(src1_valid),
	.datac(\src_data[3]~9_combout ),
	.datad(\src_data[3]~10_combout ),
	.cin(gnd),
	.combout(src_data_3),
	.cout());
defparam \src_data[3]~11 .lut_mask = 16'hEAC0;
defparam \src_data[3]~11 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_data[4]~14 (
	.dataa(src1_valid1),
	.datab(src1_valid),
	.datac(\src_data[4]~12_combout ),
	.datad(\src_data[4]~13_combout ),
	.cin(gnd),
	.combout(src_data_4),
	.cout());
defparam \src_data[4]~14 .lut_mask = 16'hEAC0;
defparam \src_data[4]~14 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_data[5]~17 (
	.dataa(src1_valid1),
	.datab(src1_valid),
	.datac(\src_data[5]~15_combout ),
	.datad(\src_data[5]~16_combout ),
	.cin(gnd),
	.combout(src_data_5),
	.cout());
defparam \src_data[5]~17 .lut_mask = 16'hEAC0;
defparam \src_data[5]~17 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_data[6]~20 (
	.dataa(src1_valid1),
	.datab(src1_valid),
	.datac(\src_data[6]~18_combout ),
	.datad(\src_data[6]~19_combout ),
	.cin(gnd),
	.combout(src_data_6),
	.cout());
defparam \src_data[6]~20 .lut_mask = 16'hEAC0;
defparam \src_data[6]~20 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_data[7]~23 (
	.dataa(src1_valid1),
	.datab(src1_valid),
	.datac(\src_data[7]~21_combout ),
	.datad(\src_data[7]~22_combout ),
	.cin(gnd),
	.combout(src_data_7),
	.cout());
defparam \src_data[7]~23 .lut_mask = 16'hEAC0;
defparam \src_data[7]~23 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_data[8]~26 (
	.dataa(src1_valid1),
	.datab(src1_valid),
	.datac(\src_data[8]~24_combout ),
	.datad(\src_data[8]~25_combout ),
	.cin(gnd),
	.combout(src_data_8),
	.cout());
defparam \src_data[8]~26 .lut_mask = 16'hEAC0;
defparam \src_data[8]~26 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_data[9]~29 (
	.dataa(src1_valid1),
	.datab(src1_valid),
	.datac(\src_data[9]~27_combout ),
	.datad(\src_data[9]~28_combout ),
	.cin(gnd),
	.combout(src_data_9),
	.cout());
defparam \src_data[9]~29 .lut_mask = 16'hEAC0;
defparam \src_data[9]~29 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_data[10]~32 (
	.dataa(src1_valid1),
	.datab(src1_valid),
	.datac(\src_data[10]~30_combout ),
	.datad(\src_data[10]~31_combout ),
	.cin(gnd),
	.combout(src_data_10),
	.cout());
defparam \src_data[10]~32 .lut_mask = 16'hEAC0;
defparam \src_data[10]~32 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_data[11]~35 (
	.dataa(src1_valid1),
	.datab(src1_valid),
	.datac(\src_data[11]~33_combout ),
	.datad(\src_data[11]~34_combout ),
	.cin(gnd),
	.combout(src_data_11),
	.cout());
defparam \src_data[11]~35 .lut_mask = 16'hEAC0;
defparam \src_data[11]~35 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_data[12]~38 (
	.dataa(src1_valid1),
	.datab(src1_valid),
	.datac(\src_data[12]~36_combout ),
	.datad(\src_data[12]~37_combout ),
	.cin(gnd),
	.combout(src_data_12),
	.cout());
defparam \src_data[12]~38 .lut_mask = 16'hEAC0;
defparam \src_data[12]~38 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_data[13]~41 (
	.dataa(src1_valid1),
	.datab(src1_valid),
	.datac(\src_data[13]~39_combout ),
	.datad(\src_data[13]~40_combout ),
	.cin(gnd),
	.combout(src_data_13),
	.cout());
defparam \src_data[13]~41 .lut_mask = 16'hEAC0;
defparam \src_data[13]~41 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_data[14]~44 (
	.dataa(src1_valid1),
	.datab(src1_valid),
	.datac(\src_data[14]~42_combout ),
	.datad(\src_data[14]~43_combout ),
	.cin(gnd),
	.combout(src_data_14),
	.cout());
defparam \src_data[14]~44 .lut_mask = 16'hEAC0;
defparam \src_data[14]~44 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_data[15]~47 (
	.dataa(src1_valid1),
	.datab(src1_valid),
	.datac(\src_data[15]~45_combout ),
	.datad(\src_data[15]~46_combout ),
	.cin(gnd),
	.combout(src_data_15),
	.cout());
defparam \src_data[15]~47 .lut_mask = 16'hEAC0;
defparam \src_data[15]~47 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_data[16]~50 (
	.dataa(src1_valid1),
	.datab(src1_valid),
	.datac(\src_data[16]~48_combout ),
	.datad(\src_data[16]~49_combout ),
	.cin(gnd),
	.combout(src_data_16),
	.cout());
defparam \src_data[16]~50 .lut_mask = 16'hEAC0;
defparam \src_data[16]~50 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_data[17]~53 (
	.dataa(src1_valid1),
	.datab(src1_valid),
	.datac(\src_data[17]~51_combout ),
	.datad(\src_data[17]~52_combout ),
	.cin(gnd),
	.combout(src_data_17),
	.cout());
defparam \src_data[17]~53 .lut_mask = 16'hEAC0;
defparam \src_data[17]~53 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_data[18]~56 (
	.dataa(src1_valid1),
	.datab(src1_valid),
	.datac(\src_data[18]~54_combout ),
	.datad(\src_data[18]~55_combout ),
	.cin(gnd),
	.combout(src_data_18),
	.cout());
defparam \src_data[18]~56 .lut_mask = 16'hEAC0;
defparam \src_data[18]~56 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_data[19]~59 (
	.dataa(src1_valid1),
	.datab(src1_valid),
	.datac(\src_data[19]~57_combout ),
	.datad(\src_data[19]~58_combout ),
	.cin(gnd),
	.combout(src_data_19),
	.cout());
defparam \src_data[19]~59 .lut_mask = 16'hEAC0;
defparam \src_data[19]~59 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_data[20]~62 (
	.dataa(src1_valid1),
	.datab(src1_valid),
	.datac(\src_data[20]~60_combout ),
	.datad(\src_data[20]~61_combout ),
	.cin(gnd),
	.combout(src_data_20),
	.cout());
defparam \src_data[20]~62 .lut_mask = 16'hEAC0;
defparam \src_data[20]~62 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_data[21]~65 (
	.dataa(src1_valid1),
	.datab(src1_valid),
	.datac(\src_data[21]~63_combout ),
	.datad(\src_data[21]~64_combout ),
	.cin(gnd),
	.combout(src_data_21),
	.cout());
defparam \src_data[21]~65 .lut_mask = 16'hEAC0;
defparam \src_data[21]~65 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_data[22]~68 (
	.dataa(src1_valid1),
	.datab(src1_valid),
	.datac(\src_data[22]~66_combout ),
	.datad(\src_data[22]~67_combout ),
	.cin(gnd),
	.combout(src_data_22),
	.cout());
defparam \src_data[22]~68 .lut_mask = 16'hEAC0;
defparam \src_data[22]~68 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_data[23]~71 (
	.dataa(src1_valid1),
	.datab(src1_valid),
	.datac(\src_data[23]~69_combout ),
	.datad(\src_data[23]~70_combout ),
	.cin(gnd),
	.combout(src_data_23),
	.cout());
defparam \src_data[23]~71 .lut_mask = 16'hEAC0;
defparam \src_data[23]~71 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_data[24]~74 (
	.dataa(src1_valid1),
	.datab(src1_valid),
	.datac(\src_data[24]~72_combout ),
	.datad(\src_data[24]~73_combout ),
	.cin(gnd),
	.combout(src_data_24),
	.cout());
defparam \src_data[24]~74 .lut_mask = 16'hEAC0;
defparam \src_data[24]~74 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_data[25]~77 (
	.dataa(src1_valid1),
	.datab(src1_valid),
	.datac(\src_data[25]~75_combout ),
	.datad(\src_data[25]~76_combout ),
	.cin(gnd),
	.combout(src_data_25),
	.cout());
defparam \src_data[25]~77 .lut_mask = 16'hEAC0;
defparam \src_data[25]~77 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_data[26]~80 (
	.dataa(src1_valid1),
	.datab(src1_valid),
	.datac(\src_data[26]~78_combout ),
	.datad(\src_data[26]~79_combout ),
	.cin(gnd),
	.combout(src_data_26),
	.cout());
defparam \src_data[26]~80 .lut_mask = 16'hEAC0;
defparam \src_data[26]~80 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_data[27]~83 (
	.dataa(src1_valid1),
	.datab(src1_valid),
	.datac(\src_data[27]~81_combout ),
	.datad(\src_data[27]~82_combout ),
	.cin(gnd),
	.combout(src_data_27),
	.cout());
defparam \src_data[27]~83 .lut_mask = 16'hEAC0;
defparam \src_data[27]~83 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_data[28]~86 (
	.dataa(src1_valid1),
	.datab(src1_valid),
	.datac(\src_data[28]~84_combout ),
	.datad(\src_data[28]~85_combout ),
	.cin(gnd),
	.combout(src_data_28),
	.cout());
defparam \src_data[28]~86 .lut_mask = 16'hEAC0;
defparam \src_data[28]~86 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_data[29]~89 (
	.dataa(src1_valid1),
	.datab(src1_valid),
	.datac(\src_data[29]~87_combout ),
	.datad(\src_data[29]~88_combout ),
	.cin(gnd),
	.combout(src_data_29),
	.cout());
defparam \src_data[29]~89 .lut_mask = 16'hEAC0;
defparam \src_data[29]~89 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_data[30]~92 (
	.dataa(src1_valid1),
	.datab(src1_valid),
	.datac(\src_data[30]~90_combout ),
	.datad(\src_data[30]~91_combout ),
	.cin(gnd),
	.combout(src_data_30),
	.cout());
defparam \src_data[30]~92 .lut_mask = 16'hEAC0;
defparam \src_data[30]~92 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_data[31]~95 (
	.dataa(src1_valid1),
	.datab(src1_valid),
	.datac(\src_data[31]~93_combout ),
	.datad(\src_data[31]~94_combout ),
	.cin(gnd),
	.combout(src_data_31),
	.cout());
defparam \src_data[31]~95 .lut_mask = 16'hEAC0;
defparam \src_data[31]~95 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_data[32]~98 (
	.dataa(src1_valid1),
	.datab(src1_valid),
	.datac(\src_data[32]~96_combout ),
	.datad(\src_data[32]~97_combout ),
	.cin(gnd),
	.combout(src_data_32),
	.cout());
defparam \src_data[32]~98 .lut_mask = 16'hEAC0;
defparam \src_data[32]~98 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_data[33]~101 (
	.dataa(src1_valid1),
	.datab(src1_valid),
	.datac(\src_data[33]~99_combout ),
	.datad(\src_data[33]~100_combout ),
	.cin(gnd),
	.combout(src_data_33),
	.cout());
defparam \src_data[33]~101 .lut_mask = 16'hEAC0;
defparam \src_data[33]~101 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_data[34]~104 (
	.dataa(src1_valid1),
	.datab(src1_valid),
	.datac(\src_data[34]~102_combout ),
	.datad(\src_data[34]~103_combout ),
	.cin(gnd),
	.combout(src_data_34),
	.cout());
defparam \src_data[34]~104 .lut_mask = 16'hEAC0;
defparam \src_data[34]~104 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_data[35]~107 (
	.dataa(src1_valid1),
	.datab(src1_valid),
	.datac(\src_data[35]~105_combout ),
	.datad(\src_data[35]~106_combout ),
	.cin(gnd),
	.combout(src_data_35),
	.cout());
defparam \src_data[35]~107 .lut_mask = 16'hEAC0;
defparam \src_data[35]~107 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_data[36]~110 (
	.dataa(src1_valid1),
	.datab(src1_valid),
	.datac(\src_data[36]~108_combout ),
	.datad(\src_data[36]~109_combout ),
	.cin(gnd),
	.combout(src_data_36),
	.cout());
defparam \src_data[36]~110 .lut_mask = 16'hEAC0;
defparam \src_data[36]~110 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_data[37]~113 (
	.dataa(src1_valid1),
	.datab(src1_valid),
	.datac(\src_data[37]~111_combout ),
	.datad(\src_data[37]~112_combout ),
	.cin(gnd),
	.combout(src_data_37),
	.cout());
defparam \src_data[37]~113 .lut_mask = 16'hEAC0;
defparam \src_data[37]~113 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_data[38]~116 (
	.dataa(src1_valid1),
	.datab(src1_valid),
	.datac(\src_data[38]~114_combout ),
	.datad(\src_data[38]~115_combout ),
	.cin(gnd),
	.combout(src_data_38),
	.cout());
defparam \src_data[38]~116 .lut_mask = 16'hEAC0;
defparam \src_data[38]~116 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_data[39]~119 (
	.dataa(src1_valid1),
	.datab(src1_valid),
	.datac(\src_data[39]~117_combout ),
	.datad(\src_data[39]~118_combout ),
	.cin(gnd),
	.combout(src_data_39),
	.cout());
defparam \src_data[39]~119 .lut_mask = 16'hEAC0;
defparam \src_data[39]~119 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_data[40]~122 (
	.dataa(src1_valid1),
	.datab(src1_valid),
	.datac(\src_data[40]~120_combout ),
	.datad(\src_data[40]~121_combout ),
	.cin(gnd),
	.combout(src_data_40),
	.cout());
defparam \src_data[40]~122 .lut_mask = 16'hEAC0;
defparam \src_data[40]~122 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_data[41]~125 (
	.dataa(src1_valid1),
	.datab(src1_valid),
	.datac(\src_data[41]~123_combout ),
	.datad(\src_data[41]~124_combout ),
	.cin(gnd),
	.combout(src_data_41),
	.cout());
defparam \src_data[41]~125 .lut_mask = 16'hEAC0;
defparam \src_data[41]~125 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_data[42]~128 (
	.dataa(src1_valid1),
	.datab(src1_valid),
	.datac(\src_data[42]~126_combout ),
	.datad(\src_data[42]~127_combout ),
	.cin(gnd),
	.combout(src_data_42),
	.cout());
defparam \src_data[42]~128 .lut_mask = 16'hEAC0;
defparam \src_data[42]~128 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_data[43]~131 (
	.dataa(src1_valid1),
	.datab(src1_valid),
	.datac(\src_data[43]~129_combout ),
	.datad(\src_data[43]~130_combout ),
	.cin(gnd),
	.combout(src_data_43),
	.cout());
defparam \src_data[43]~131 .lut_mask = 16'hEAC0;
defparam \src_data[43]~131 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_data[44]~134 (
	.dataa(src1_valid1),
	.datab(src1_valid),
	.datac(\src_data[44]~132_combout ),
	.datad(\src_data[44]~133_combout ),
	.cin(gnd),
	.combout(src_data_44),
	.cout());
defparam \src_data[44]~134 .lut_mask = 16'hEAC0;
defparam \src_data[44]~134 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_data[45]~137 (
	.dataa(src1_valid1),
	.datab(src1_valid),
	.datac(\src_data[45]~135_combout ),
	.datad(\src_data[45]~136_combout ),
	.cin(gnd),
	.combout(src_data_45),
	.cout());
defparam \src_data[45]~137 .lut_mask = 16'hEAC0;
defparam \src_data[45]~137 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_data[46]~140 (
	.dataa(src1_valid1),
	.datab(src1_valid),
	.datac(\src_data[46]~138_combout ),
	.datad(\src_data[46]~139_combout ),
	.cin(gnd),
	.combout(src_data_46),
	.cout());
defparam \src_data[46]~140 .lut_mask = 16'hEAC0;
defparam \src_data[46]~140 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_data[47]~143 (
	.dataa(src1_valid1),
	.datab(src1_valid),
	.datac(\src_data[47]~141_combout ),
	.datad(\src_data[47]~142_combout ),
	.cin(gnd),
	.combout(src_data_47),
	.cout());
defparam \src_data[47]~143 .lut_mask = 16'hEAC0;
defparam \src_data[47]~143 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_data[48]~146 (
	.dataa(src1_valid1),
	.datab(src1_valid),
	.datac(\src_data[48]~144_combout ),
	.datad(\src_data[48]~145_combout ),
	.cin(gnd),
	.combout(src_data_48),
	.cout());
defparam \src_data[48]~146 .lut_mask = 16'hEAC0;
defparam \src_data[48]~146 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_data[49]~149 (
	.dataa(src1_valid1),
	.datab(src1_valid),
	.datac(\src_data[49]~147_combout ),
	.datad(\src_data[49]~148_combout ),
	.cin(gnd),
	.combout(src_data_49),
	.cout());
defparam \src_data[49]~149 .lut_mask = 16'hEAC0;
defparam \src_data[49]~149 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_data[50]~152 (
	.dataa(src1_valid1),
	.datab(src1_valid),
	.datac(\src_data[50]~150_combout ),
	.datad(\src_data[50]~151_combout ),
	.cin(gnd),
	.combout(src_data_50),
	.cout());
defparam \src_data[50]~152 .lut_mask = 16'hEAC0;
defparam \src_data[50]~152 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_data[51]~155 (
	.dataa(src1_valid1),
	.datab(src1_valid),
	.datac(\src_data[51]~153_combout ),
	.datad(\src_data[51]~154_combout ),
	.cin(gnd),
	.combout(src_data_51),
	.cout());
defparam \src_data[51]~155 .lut_mask = 16'hEAC0;
defparam \src_data[51]~155 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_data[52]~158 (
	.dataa(src1_valid1),
	.datab(src1_valid),
	.datac(\src_data[52]~156_combout ),
	.datad(\src_data[52]~157_combout ),
	.cin(gnd),
	.combout(src_data_52),
	.cout());
defparam \src_data[52]~158 .lut_mask = 16'hEAC0;
defparam \src_data[52]~158 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_data[53]~161 (
	.dataa(src1_valid1),
	.datab(src1_valid),
	.datac(\src_data[53]~159_combout ),
	.datad(\src_data[53]~160_combout ),
	.cin(gnd),
	.combout(src_data_53),
	.cout());
defparam \src_data[53]~161 .lut_mask = 16'hEAC0;
defparam \src_data[53]~161 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_data[54]~164 (
	.dataa(src1_valid1),
	.datab(src1_valid),
	.datac(\src_data[54]~162_combout ),
	.datad(\src_data[54]~163_combout ),
	.cin(gnd),
	.combout(src_data_54),
	.cout());
defparam \src_data[54]~164 .lut_mask = 16'hEAC0;
defparam \src_data[54]~164 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_data[55]~167 (
	.dataa(src1_valid1),
	.datab(src1_valid),
	.datac(\src_data[55]~165_combout ),
	.datad(\src_data[55]~166_combout ),
	.cin(gnd),
	.combout(src_data_55),
	.cout());
defparam \src_data[55]~167 .lut_mask = 16'hEAC0;
defparam \src_data[55]~167 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_data[56]~170 (
	.dataa(src1_valid1),
	.datab(src1_valid),
	.datac(\src_data[56]~168_combout ),
	.datad(\src_data[56]~169_combout ),
	.cin(gnd),
	.combout(src_data_56),
	.cout());
defparam \src_data[56]~170 .lut_mask = 16'hEAC0;
defparam \src_data[56]~170 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_data[57]~173 (
	.dataa(src1_valid1),
	.datab(src1_valid),
	.datac(\src_data[57]~171_combout ),
	.datad(\src_data[57]~172_combout ),
	.cin(gnd),
	.combout(src_data_57),
	.cout());
defparam \src_data[57]~173 .lut_mask = 16'hEAC0;
defparam \src_data[57]~173 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_data[58]~176 (
	.dataa(src1_valid1),
	.datab(src1_valid),
	.datac(\src_data[58]~174_combout ),
	.datad(\src_data[58]~175_combout ),
	.cin(gnd),
	.combout(src_data_58),
	.cout());
defparam \src_data[58]~176 .lut_mask = 16'hEAC0;
defparam \src_data[58]~176 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_data[59]~179 (
	.dataa(src1_valid1),
	.datab(src1_valid),
	.datac(\src_data[59]~177_combout ),
	.datad(\src_data[59]~178_combout ),
	.cin(gnd),
	.combout(src_data_59),
	.cout());
defparam \src_data[59]~179 .lut_mask = 16'hEAC0;
defparam \src_data[59]~179 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_data[60]~182 (
	.dataa(src1_valid1),
	.datab(src1_valid),
	.datac(\src_data[60]~180_combout ),
	.datad(\src_data[60]~181_combout ),
	.cin(gnd),
	.combout(src_data_60),
	.cout());
defparam \src_data[60]~182 .lut_mask = 16'hEAC0;
defparam \src_data[60]~182 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_data[61]~185 (
	.dataa(src1_valid1),
	.datab(src1_valid),
	.datac(\src_data[61]~183_combout ),
	.datad(\src_data[61]~184_combout ),
	.cin(gnd),
	.combout(src_data_61),
	.cout());
defparam \src_data[61]~185 .lut_mask = 16'hEAC0;
defparam \src_data[61]~185 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_data[62]~188 (
	.dataa(src1_valid1),
	.datab(src1_valid),
	.datac(\src_data[62]~186_combout ),
	.datad(\src_data[62]~187_combout ),
	.cin(gnd),
	.combout(src_data_62),
	.cout());
defparam \src_data[62]~188 .lut_mask = 16'hEAC0;
defparam \src_data[62]~188 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_data[63]~191 (
	.dataa(src1_valid1),
	.datab(src1_valid),
	.datac(\src_data[63]~189_combout ),
	.datad(\src_data[63]~190_combout ),
	.cin(gnd),
	.combout(src_data_63),
	.cout());
defparam \src_data[63]~191 .lut_mask = 16'hEAC0;
defparam \src_data[63]~191 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_payload[0] (
	.dataa(\src_payload~0_combout ),
	.datab(src1_valid),
	.datac(mem_159_01),
	.datad(last_packet_beat1),
	.cin(gnd),
	.combout(src_payload_0),
	.cout());
defparam \src_payload[0] .lut_mask = 16'hEAAA;
defparam \src_payload[0] .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_payload~1 (
	.dataa(mem_159_01),
	.datab(last_packet_beat1),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(src_payload),
	.cout());
defparam \src_payload~1 .lut_mask = 16'h8888;
defparam \src_payload~1 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_data[0]~0 (
	.dataa(mem_0_0),
	.datab(q_b_0),
	.datac(read_latency_shift_reg_0),
	.datad(mem_used_0),
	.cin(gnd),
	.combout(\src_data[0]~0_combout ),
	.cout());
defparam \src_data[0]~0 .lut_mask = 16'hAACA;
defparam \src_data[0]~0 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_data[0]~1 (
	.dataa(mem_0_01),
	.datab(q_a_0),
	.datac(read_latency_shift_reg_01),
	.datad(mem_used_01),
	.cin(gnd),
	.combout(\src_data[0]~1_combout ),
	.cout());
defparam \src_data[0]~1 .lut_mask = 16'hAACA;
defparam \src_data[0]~1 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_data[1]~3 (
	.dataa(mem_1_0),
	.datab(q_b_1),
	.datac(read_latency_shift_reg_0),
	.datad(mem_used_0),
	.cin(gnd),
	.combout(\src_data[1]~3_combout ),
	.cout());
defparam \src_data[1]~3 .lut_mask = 16'hAACA;
defparam \src_data[1]~3 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_data[1]~4 (
	.dataa(mem_1_01),
	.datab(q_a_1),
	.datac(read_latency_shift_reg_01),
	.datad(mem_used_01),
	.cin(gnd),
	.combout(\src_data[1]~4_combout ),
	.cout());
defparam \src_data[1]~4 .lut_mask = 16'hAACA;
defparam \src_data[1]~4 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_data[2]~6 (
	.dataa(mem_2_0),
	.datab(q_b_2),
	.datac(read_latency_shift_reg_0),
	.datad(mem_used_0),
	.cin(gnd),
	.combout(\src_data[2]~6_combout ),
	.cout());
defparam \src_data[2]~6 .lut_mask = 16'hAACA;
defparam \src_data[2]~6 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_data[2]~7 (
	.dataa(mem_2_01),
	.datab(q_a_2),
	.datac(read_latency_shift_reg_01),
	.datad(mem_used_01),
	.cin(gnd),
	.combout(\src_data[2]~7_combout ),
	.cout());
defparam \src_data[2]~7 .lut_mask = 16'hAACA;
defparam \src_data[2]~7 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_data[3]~9 (
	.dataa(mem_3_0),
	.datab(q_b_3),
	.datac(read_latency_shift_reg_0),
	.datad(mem_used_0),
	.cin(gnd),
	.combout(\src_data[3]~9_combout ),
	.cout());
defparam \src_data[3]~9 .lut_mask = 16'hAACA;
defparam \src_data[3]~9 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_data[3]~10 (
	.dataa(mem_3_01),
	.datab(q_a_3),
	.datac(read_latency_shift_reg_01),
	.datad(mem_used_01),
	.cin(gnd),
	.combout(\src_data[3]~10_combout ),
	.cout());
defparam \src_data[3]~10 .lut_mask = 16'hAACA;
defparam \src_data[3]~10 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_data[4]~12 (
	.dataa(mem_4_0),
	.datab(q_b_4),
	.datac(read_latency_shift_reg_0),
	.datad(mem_used_0),
	.cin(gnd),
	.combout(\src_data[4]~12_combout ),
	.cout());
defparam \src_data[4]~12 .lut_mask = 16'hAACA;
defparam \src_data[4]~12 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_data[4]~13 (
	.dataa(mem_4_01),
	.datab(q_a_4),
	.datac(read_latency_shift_reg_01),
	.datad(mem_used_01),
	.cin(gnd),
	.combout(\src_data[4]~13_combout ),
	.cout());
defparam \src_data[4]~13 .lut_mask = 16'hAACA;
defparam \src_data[4]~13 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_data[5]~15 (
	.dataa(mem_5_0),
	.datab(q_b_5),
	.datac(read_latency_shift_reg_0),
	.datad(mem_used_0),
	.cin(gnd),
	.combout(\src_data[5]~15_combout ),
	.cout());
defparam \src_data[5]~15 .lut_mask = 16'hAACA;
defparam \src_data[5]~15 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_data[5]~16 (
	.dataa(mem_5_01),
	.datab(q_a_5),
	.datac(read_latency_shift_reg_01),
	.datad(mem_used_01),
	.cin(gnd),
	.combout(\src_data[5]~16_combout ),
	.cout());
defparam \src_data[5]~16 .lut_mask = 16'hAACA;
defparam \src_data[5]~16 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_data[6]~18 (
	.dataa(mem_6_0),
	.datab(q_b_6),
	.datac(read_latency_shift_reg_0),
	.datad(mem_used_0),
	.cin(gnd),
	.combout(\src_data[6]~18_combout ),
	.cout());
defparam \src_data[6]~18 .lut_mask = 16'hAACA;
defparam \src_data[6]~18 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_data[6]~19 (
	.dataa(mem_6_01),
	.datab(q_a_6),
	.datac(read_latency_shift_reg_01),
	.datad(mem_used_01),
	.cin(gnd),
	.combout(\src_data[6]~19_combout ),
	.cout());
defparam \src_data[6]~19 .lut_mask = 16'hAACA;
defparam \src_data[6]~19 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_data[7]~21 (
	.dataa(mem_7_0),
	.datab(q_b_7),
	.datac(read_latency_shift_reg_0),
	.datad(mem_used_0),
	.cin(gnd),
	.combout(\src_data[7]~21_combout ),
	.cout());
defparam \src_data[7]~21 .lut_mask = 16'hAACA;
defparam \src_data[7]~21 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_data[7]~22 (
	.dataa(mem_7_01),
	.datab(q_a_7),
	.datac(read_latency_shift_reg_01),
	.datad(mem_used_01),
	.cin(gnd),
	.combout(\src_data[7]~22_combout ),
	.cout());
defparam \src_data[7]~22 .lut_mask = 16'hAACA;
defparam \src_data[7]~22 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_data[8]~24 (
	.dataa(mem_8_0),
	.datab(q_b_8),
	.datac(read_latency_shift_reg_0),
	.datad(mem_used_0),
	.cin(gnd),
	.combout(\src_data[8]~24_combout ),
	.cout());
defparam \src_data[8]~24 .lut_mask = 16'hAACA;
defparam \src_data[8]~24 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_data[8]~25 (
	.dataa(mem_8_01),
	.datab(q_a_8),
	.datac(read_latency_shift_reg_01),
	.datad(mem_used_01),
	.cin(gnd),
	.combout(\src_data[8]~25_combout ),
	.cout());
defparam \src_data[8]~25 .lut_mask = 16'hAACA;
defparam \src_data[8]~25 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_data[9]~27 (
	.dataa(mem_9_0),
	.datab(q_b_9),
	.datac(read_latency_shift_reg_0),
	.datad(mem_used_0),
	.cin(gnd),
	.combout(\src_data[9]~27_combout ),
	.cout());
defparam \src_data[9]~27 .lut_mask = 16'hAACA;
defparam \src_data[9]~27 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_data[9]~28 (
	.dataa(mem_9_01),
	.datab(q_a_9),
	.datac(read_latency_shift_reg_01),
	.datad(mem_used_01),
	.cin(gnd),
	.combout(\src_data[9]~28_combout ),
	.cout());
defparam \src_data[9]~28 .lut_mask = 16'hAACA;
defparam \src_data[9]~28 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_data[10]~30 (
	.dataa(mem_10_0),
	.datab(q_b_10),
	.datac(read_latency_shift_reg_0),
	.datad(mem_used_0),
	.cin(gnd),
	.combout(\src_data[10]~30_combout ),
	.cout());
defparam \src_data[10]~30 .lut_mask = 16'hAACA;
defparam \src_data[10]~30 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_data[10]~31 (
	.dataa(mem_10_01),
	.datab(q_a_10),
	.datac(read_latency_shift_reg_01),
	.datad(mem_used_01),
	.cin(gnd),
	.combout(\src_data[10]~31_combout ),
	.cout());
defparam \src_data[10]~31 .lut_mask = 16'hAACA;
defparam \src_data[10]~31 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_data[11]~33 (
	.dataa(mem_11_0),
	.datab(q_b_11),
	.datac(read_latency_shift_reg_0),
	.datad(mem_used_0),
	.cin(gnd),
	.combout(\src_data[11]~33_combout ),
	.cout());
defparam \src_data[11]~33 .lut_mask = 16'hAACA;
defparam \src_data[11]~33 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_data[11]~34 (
	.dataa(mem_11_01),
	.datab(q_a_11),
	.datac(read_latency_shift_reg_01),
	.datad(mem_used_01),
	.cin(gnd),
	.combout(\src_data[11]~34_combout ),
	.cout());
defparam \src_data[11]~34 .lut_mask = 16'hAACA;
defparam \src_data[11]~34 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_data[12]~36 (
	.dataa(mem_12_0),
	.datab(q_b_12),
	.datac(read_latency_shift_reg_0),
	.datad(mem_used_0),
	.cin(gnd),
	.combout(\src_data[12]~36_combout ),
	.cout());
defparam \src_data[12]~36 .lut_mask = 16'hAACA;
defparam \src_data[12]~36 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_data[12]~37 (
	.dataa(mem_12_01),
	.datab(q_a_12),
	.datac(read_latency_shift_reg_01),
	.datad(mem_used_01),
	.cin(gnd),
	.combout(\src_data[12]~37_combout ),
	.cout());
defparam \src_data[12]~37 .lut_mask = 16'hAACA;
defparam \src_data[12]~37 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_data[13]~39 (
	.dataa(mem_13_0),
	.datab(q_b_13),
	.datac(read_latency_shift_reg_0),
	.datad(mem_used_0),
	.cin(gnd),
	.combout(\src_data[13]~39_combout ),
	.cout());
defparam \src_data[13]~39 .lut_mask = 16'hAACA;
defparam \src_data[13]~39 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_data[13]~40 (
	.dataa(mem_13_01),
	.datab(q_a_13),
	.datac(read_latency_shift_reg_01),
	.datad(mem_used_01),
	.cin(gnd),
	.combout(\src_data[13]~40_combout ),
	.cout());
defparam \src_data[13]~40 .lut_mask = 16'hAACA;
defparam \src_data[13]~40 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_data[14]~42 (
	.dataa(mem_14_0),
	.datab(q_b_14),
	.datac(read_latency_shift_reg_0),
	.datad(mem_used_0),
	.cin(gnd),
	.combout(\src_data[14]~42_combout ),
	.cout());
defparam \src_data[14]~42 .lut_mask = 16'hAACA;
defparam \src_data[14]~42 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_data[14]~43 (
	.dataa(mem_14_01),
	.datab(q_a_14),
	.datac(read_latency_shift_reg_01),
	.datad(mem_used_01),
	.cin(gnd),
	.combout(\src_data[14]~43_combout ),
	.cout());
defparam \src_data[14]~43 .lut_mask = 16'hAACA;
defparam \src_data[14]~43 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_data[15]~45 (
	.dataa(mem_15_0),
	.datab(q_b_15),
	.datac(read_latency_shift_reg_0),
	.datad(mem_used_0),
	.cin(gnd),
	.combout(\src_data[15]~45_combout ),
	.cout());
defparam \src_data[15]~45 .lut_mask = 16'hAACA;
defparam \src_data[15]~45 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_data[15]~46 (
	.dataa(mem_15_01),
	.datab(q_a_15),
	.datac(read_latency_shift_reg_01),
	.datad(mem_used_01),
	.cin(gnd),
	.combout(\src_data[15]~46_combout ),
	.cout());
defparam \src_data[15]~46 .lut_mask = 16'hAACA;
defparam \src_data[15]~46 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_data[16]~48 (
	.dataa(mem_16_0),
	.datab(q_b_16),
	.datac(read_latency_shift_reg_0),
	.datad(mem_used_0),
	.cin(gnd),
	.combout(\src_data[16]~48_combout ),
	.cout());
defparam \src_data[16]~48 .lut_mask = 16'hAACA;
defparam \src_data[16]~48 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_data[16]~49 (
	.dataa(mem_16_01),
	.datab(q_a_16),
	.datac(read_latency_shift_reg_01),
	.datad(mem_used_01),
	.cin(gnd),
	.combout(\src_data[16]~49_combout ),
	.cout());
defparam \src_data[16]~49 .lut_mask = 16'hAACA;
defparam \src_data[16]~49 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_data[17]~51 (
	.dataa(mem_17_0),
	.datab(q_b_17),
	.datac(read_latency_shift_reg_0),
	.datad(mem_used_0),
	.cin(gnd),
	.combout(\src_data[17]~51_combout ),
	.cout());
defparam \src_data[17]~51 .lut_mask = 16'hAACA;
defparam \src_data[17]~51 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_data[17]~52 (
	.dataa(mem_17_01),
	.datab(q_a_17),
	.datac(read_latency_shift_reg_01),
	.datad(mem_used_01),
	.cin(gnd),
	.combout(\src_data[17]~52_combout ),
	.cout());
defparam \src_data[17]~52 .lut_mask = 16'hAACA;
defparam \src_data[17]~52 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_data[18]~54 (
	.dataa(mem_18_0),
	.datab(q_b_18),
	.datac(read_latency_shift_reg_0),
	.datad(mem_used_0),
	.cin(gnd),
	.combout(\src_data[18]~54_combout ),
	.cout());
defparam \src_data[18]~54 .lut_mask = 16'hAACA;
defparam \src_data[18]~54 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_data[18]~55 (
	.dataa(mem_18_01),
	.datab(q_a_18),
	.datac(read_latency_shift_reg_01),
	.datad(mem_used_01),
	.cin(gnd),
	.combout(\src_data[18]~55_combout ),
	.cout());
defparam \src_data[18]~55 .lut_mask = 16'hAACA;
defparam \src_data[18]~55 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_data[19]~57 (
	.dataa(mem_19_0),
	.datab(q_b_19),
	.datac(read_latency_shift_reg_0),
	.datad(mem_used_0),
	.cin(gnd),
	.combout(\src_data[19]~57_combout ),
	.cout());
defparam \src_data[19]~57 .lut_mask = 16'hAACA;
defparam \src_data[19]~57 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_data[19]~58 (
	.dataa(mem_19_01),
	.datab(q_a_19),
	.datac(read_latency_shift_reg_01),
	.datad(mem_used_01),
	.cin(gnd),
	.combout(\src_data[19]~58_combout ),
	.cout());
defparam \src_data[19]~58 .lut_mask = 16'hAACA;
defparam \src_data[19]~58 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_data[20]~60 (
	.dataa(mem_20_0),
	.datab(q_b_20),
	.datac(read_latency_shift_reg_0),
	.datad(mem_used_0),
	.cin(gnd),
	.combout(\src_data[20]~60_combout ),
	.cout());
defparam \src_data[20]~60 .lut_mask = 16'hAACA;
defparam \src_data[20]~60 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_data[20]~61 (
	.dataa(mem_20_01),
	.datab(q_a_20),
	.datac(read_latency_shift_reg_01),
	.datad(mem_used_01),
	.cin(gnd),
	.combout(\src_data[20]~61_combout ),
	.cout());
defparam \src_data[20]~61 .lut_mask = 16'hAACA;
defparam \src_data[20]~61 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_data[21]~63 (
	.dataa(mem_21_0),
	.datab(q_b_21),
	.datac(read_latency_shift_reg_0),
	.datad(mem_used_0),
	.cin(gnd),
	.combout(\src_data[21]~63_combout ),
	.cout());
defparam \src_data[21]~63 .lut_mask = 16'hAACA;
defparam \src_data[21]~63 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_data[21]~64 (
	.dataa(mem_21_01),
	.datab(q_a_21),
	.datac(read_latency_shift_reg_01),
	.datad(mem_used_01),
	.cin(gnd),
	.combout(\src_data[21]~64_combout ),
	.cout());
defparam \src_data[21]~64 .lut_mask = 16'hAACA;
defparam \src_data[21]~64 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_data[22]~66 (
	.dataa(mem_22_0),
	.datab(q_b_22),
	.datac(read_latency_shift_reg_0),
	.datad(mem_used_0),
	.cin(gnd),
	.combout(\src_data[22]~66_combout ),
	.cout());
defparam \src_data[22]~66 .lut_mask = 16'hAACA;
defparam \src_data[22]~66 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_data[22]~67 (
	.dataa(mem_22_01),
	.datab(q_a_22),
	.datac(read_latency_shift_reg_01),
	.datad(mem_used_01),
	.cin(gnd),
	.combout(\src_data[22]~67_combout ),
	.cout());
defparam \src_data[22]~67 .lut_mask = 16'hAACA;
defparam \src_data[22]~67 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_data[23]~69 (
	.dataa(mem_23_0),
	.datab(q_b_23),
	.datac(read_latency_shift_reg_0),
	.datad(mem_used_0),
	.cin(gnd),
	.combout(\src_data[23]~69_combout ),
	.cout());
defparam \src_data[23]~69 .lut_mask = 16'hAACA;
defparam \src_data[23]~69 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_data[23]~70 (
	.dataa(mem_23_01),
	.datab(q_a_23),
	.datac(read_latency_shift_reg_01),
	.datad(mem_used_01),
	.cin(gnd),
	.combout(\src_data[23]~70_combout ),
	.cout());
defparam \src_data[23]~70 .lut_mask = 16'hAACA;
defparam \src_data[23]~70 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_data[24]~72 (
	.dataa(mem_24_0),
	.datab(q_b_24),
	.datac(read_latency_shift_reg_0),
	.datad(mem_used_0),
	.cin(gnd),
	.combout(\src_data[24]~72_combout ),
	.cout());
defparam \src_data[24]~72 .lut_mask = 16'hAACA;
defparam \src_data[24]~72 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_data[24]~73 (
	.dataa(mem_24_01),
	.datab(q_a_24),
	.datac(read_latency_shift_reg_01),
	.datad(mem_used_01),
	.cin(gnd),
	.combout(\src_data[24]~73_combout ),
	.cout());
defparam \src_data[24]~73 .lut_mask = 16'hAACA;
defparam \src_data[24]~73 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_data[25]~75 (
	.dataa(mem_25_0),
	.datab(q_b_25),
	.datac(read_latency_shift_reg_0),
	.datad(mem_used_0),
	.cin(gnd),
	.combout(\src_data[25]~75_combout ),
	.cout());
defparam \src_data[25]~75 .lut_mask = 16'hAACA;
defparam \src_data[25]~75 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_data[25]~76 (
	.dataa(mem_25_01),
	.datab(q_a_25),
	.datac(read_latency_shift_reg_01),
	.datad(mem_used_01),
	.cin(gnd),
	.combout(\src_data[25]~76_combout ),
	.cout());
defparam \src_data[25]~76 .lut_mask = 16'hAACA;
defparam \src_data[25]~76 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_data[26]~78 (
	.dataa(mem_26_0),
	.datab(q_b_26),
	.datac(read_latency_shift_reg_0),
	.datad(mem_used_0),
	.cin(gnd),
	.combout(\src_data[26]~78_combout ),
	.cout());
defparam \src_data[26]~78 .lut_mask = 16'hAACA;
defparam \src_data[26]~78 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_data[26]~79 (
	.dataa(mem_26_01),
	.datab(q_a_26),
	.datac(read_latency_shift_reg_01),
	.datad(mem_used_01),
	.cin(gnd),
	.combout(\src_data[26]~79_combout ),
	.cout());
defparam \src_data[26]~79 .lut_mask = 16'hAACA;
defparam \src_data[26]~79 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_data[27]~81 (
	.dataa(mem_27_0),
	.datab(q_b_27),
	.datac(read_latency_shift_reg_0),
	.datad(mem_used_0),
	.cin(gnd),
	.combout(\src_data[27]~81_combout ),
	.cout());
defparam \src_data[27]~81 .lut_mask = 16'hAACA;
defparam \src_data[27]~81 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_data[27]~82 (
	.dataa(mem_27_01),
	.datab(q_a_27),
	.datac(read_latency_shift_reg_01),
	.datad(mem_used_01),
	.cin(gnd),
	.combout(\src_data[27]~82_combout ),
	.cout());
defparam \src_data[27]~82 .lut_mask = 16'hAACA;
defparam \src_data[27]~82 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_data[28]~84 (
	.dataa(mem_28_0),
	.datab(q_b_28),
	.datac(read_latency_shift_reg_0),
	.datad(mem_used_0),
	.cin(gnd),
	.combout(\src_data[28]~84_combout ),
	.cout());
defparam \src_data[28]~84 .lut_mask = 16'hAACA;
defparam \src_data[28]~84 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_data[28]~85 (
	.dataa(mem_28_01),
	.datab(q_a_28),
	.datac(read_latency_shift_reg_01),
	.datad(mem_used_01),
	.cin(gnd),
	.combout(\src_data[28]~85_combout ),
	.cout());
defparam \src_data[28]~85 .lut_mask = 16'hAACA;
defparam \src_data[28]~85 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_data[29]~87 (
	.dataa(mem_29_0),
	.datab(q_b_29),
	.datac(read_latency_shift_reg_0),
	.datad(mem_used_0),
	.cin(gnd),
	.combout(\src_data[29]~87_combout ),
	.cout());
defparam \src_data[29]~87 .lut_mask = 16'hAACA;
defparam \src_data[29]~87 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_data[29]~88 (
	.dataa(mem_29_01),
	.datab(q_a_29),
	.datac(read_latency_shift_reg_01),
	.datad(mem_used_01),
	.cin(gnd),
	.combout(\src_data[29]~88_combout ),
	.cout());
defparam \src_data[29]~88 .lut_mask = 16'hAACA;
defparam \src_data[29]~88 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_data[30]~90 (
	.dataa(mem_30_0),
	.datab(q_b_30),
	.datac(read_latency_shift_reg_0),
	.datad(mem_used_0),
	.cin(gnd),
	.combout(\src_data[30]~90_combout ),
	.cout());
defparam \src_data[30]~90 .lut_mask = 16'hAACA;
defparam \src_data[30]~90 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_data[30]~91 (
	.dataa(mem_30_01),
	.datab(q_a_30),
	.datac(read_latency_shift_reg_01),
	.datad(mem_used_01),
	.cin(gnd),
	.combout(\src_data[30]~91_combout ),
	.cout());
defparam \src_data[30]~91 .lut_mask = 16'hAACA;
defparam \src_data[30]~91 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_data[31]~93 (
	.dataa(mem_31_0),
	.datab(q_b_31),
	.datac(read_latency_shift_reg_0),
	.datad(mem_used_0),
	.cin(gnd),
	.combout(\src_data[31]~93_combout ),
	.cout());
defparam \src_data[31]~93 .lut_mask = 16'hAACA;
defparam \src_data[31]~93 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_data[31]~94 (
	.dataa(mem_31_01),
	.datab(q_a_31),
	.datac(read_latency_shift_reg_01),
	.datad(mem_used_01),
	.cin(gnd),
	.combout(\src_data[31]~94_combout ),
	.cout());
defparam \src_data[31]~94 .lut_mask = 16'hAACA;
defparam \src_data[31]~94 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_data[32]~96 (
	.dataa(mem_32_0),
	.datab(q_b_32),
	.datac(read_latency_shift_reg_0),
	.datad(mem_used_0),
	.cin(gnd),
	.combout(\src_data[32]~96_combout ),
	.cout());
defparam \src_data[32]~96 .lut_mask = 16'hAACA;
defparam \src_data[32]~96 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_data[32]~97 (
	.dataa(mem_32_01),
	.datab(q_a_32),
	.datac(read_latency_shift_reg_01),
	.datad(mem_used_01),
	.cin(gnd),
	.combout(\src_data[32]~97_combout ),
	.cout());
defparam \src_data[32]~97 .lut_mask = 16'hAACA;
defparam \src_data[32]~97 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_data[33]~99 (
	.dataa(mem_33_0),
	.datab(q_b_33),
	.datac(read_latency_shift_reg_0),
	.datad(mem_used_0),
	.cin(gnd),
	.combout(\src_data[33]~99_combout ),
	.cout());
defparam \src_data[33]~99 .lut_mask = 16'hAACA;
defparam \src_data[33]~99 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_data[33]~100 (
	.dataa(mem_33_01),
	.datab(q_a_33),
	.datac(read_latency_shift_reg_01),
	.datad(mem_used_01),
	.cin(gnd),
	.combout(\src_data[33]~100_combout ),
	.cout());
defparam \src_data[33]~100 .lut_mask = 16'hAACA;
defparam \src_data[33]~100 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_data[34]~102 (
	.dataa(mem_34_0),
	.datab(q_b_34),
	.datac(read_latency_shift_reg_0),
	.datad(mem_used_0),
	.cin(gnd),
	.combout(\src_data[34]~102_combout ),
	.cout());
defparam \src_data[34]~102 .lut_mask = 16'hAACA;
defparam \src_data[34]~102 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_data[34]~103 (
	.dataa(mem_34_01),
	.datab(q_a_34),
	.datac(read_latency_shift_reg_01),
	.datad(mem_used_01),
	.cin(gnd),
	.combout(\src_data[34]~103_combout ),
	.cout());
defparam \src_data[34]~103 .lut_mask = 16'hAACA;
defparam \src_data[34]~103 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_data[35]~105 (
	.dataa(mem_35_0),
	.datab(q_b_35),
	.datac(read_latency_shift_reg_0),
	.datad(mem_used_0),
	.cin(gnd),
	.combout(\src_data[35]~105_combout ),
	.cout());
defparam \src_data[35]~105 .lut_mask = 16'hAACA;
defparam \src_data[35]~105 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_data[35]~106 (
	.dataa(mem_35_01),
	.datab(q_a_35),
	.datac(read_latency_shift_reg_01),
	.datad(mem_used_01),
	.cin(gnd),
	.combout(\src_data[35]~106_combout ),
	.cout());
defparam \src_data[35]~106 .lut_mask = 16'hAACA;
defparam \src_data[35]~106 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_data[36]~108 (
	.dataa(mem_36_0),
	.datab(q_b_36),
	.datac(read_latency_shift_reg_0),
	.datad(mem_used_0),
	.cin(gnd),
	.combout(\src_data[36]~108_combout ),
	.cout());
defparam \src_data[36]~108 .lut_mask = 16'hAACA;
defparam \src_data[36]~108 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_data[36]~109 (
	.dataa(mem_36_01),
	.datab(q_a_36),
	.datac(read_latency_shift_reg_01),
	.datad(mem_used_01),
	.cin(gnd),
	.combout(\src_data[36]~109_combout ),
	.cout());
defparam \src_data[36]~109 .lut_mask = 16'hAACA;
defparam \src_data[36]~109 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_data[37]~111 (
	.dataa(mem_37_0),
	.datab(q_b_37),
	.datac(read_latency_shift_reg_0),
	.datad(mem_used_0),
	.cin(gnd),
	.combout(\src_data[37]~111_combout ),
	.cout());
defparam \src_data[37]~111 .lut_mask = 16'hAACA;
defparam \src_data[37]~111 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_data[37]~112 (
	.dataa(mem_37_01),
	.datab(q_a_37),
	.datac(read_latency_shift_reg_01),
	.datad(mem_used_01),
	.cin(gnd),
	.combout(\src_data[37]~112_combout ),
	.cout());
defparam \src_data[37]~112 .lut_mask = 16'hAACA;
defparam \src_data[37]~112 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_data[38]~114 (
	.dataa(mem_38_0),
	.datab(q_b_38),
	.datac(read_latency_shift_reg_0),
	.datad(mem_used_0),
	.cin(gnd),
	.combout(\src_data[38]~114_combout ),
	.cout());
defparam \src_data[38]~114 .lut_mask = 16'hAACA;
defparam \src_data[38]~114 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_data[38]~115 (
	.dataa(mem_38_01),
	.datab(q_a_38),
	.datac(read_latency_shift_reg_01),
	.datad(mem_used_01),
	.cin(gnd),
	.combout(\src_data[38]~115_combout ),
	.cout());
defparam \src_data[38]~115 .lut_mask = 16'hAACA;
defparam \src_data[38]~115 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_data[39]~117 (
	.dataa(mem_39_0),
	.datab(q_b_39),
	.datac(read_latency_shift_reg_0),
	.datad(mem_used_0),
	.cin(gnd),
	.combout(\src_data[39]~117_combout ),
	.cout());
defparam \src_data[39]~117 .lut_mask = 16'hAACA;
defparam \src_data[39]~117 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_data[39]~118 (
	.dataa(mem_39_01),
	.datab(q_a_39),
	.datac(read_latency_shift_reg_01),
	.datad(mem_used_01),
	.cin(gnd),
	.combout(\src_data[39]~118_combout ),
	.cout());
defparam \src_data[39]~118 .lut_mask = 16'hAACA;
defparam \src_data[39]~118 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_data[40]~120 (
	.dataa(mem_40_0),
	.datab(q_b_40),
	.datac(read_latency_shift_reg_0),
	.datad(mem_used_0),
	.cin(gnd),
	.combout(\src_data[40]~120_combout ),
	.cout());
defparam \src_data[40]~120 .lut_mask = 16'hAACA;
defparam \src_data[40]~120 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_data[40]~121 (
	.dataa(mem_40_01),
	.datab(q_a_40),
	.datac(read_latency_shift_reg_01),
	.datad(mem_used_01),
	.cin(gnd),
	.combout(\src_data[40]~121_combout ),
	.cout());
defparam \src_data[40]~121 .lut_mask = 16'hAACA;
defparam \src_data[40]~121 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_data[41]~123 (
	.dataa(mem_41_0),
	.datab(q_b_41),
	.datac(read_latency_shift_reg_0),
	.datad(mem_used_0),
	.cin(gnd),
	.combout(\src_data[41]~123_combout ),
	.cout());
defparam \src_data[41]~123 .lut_mask = 16'hAACA;
defparam \src_data[41]~123 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_data[41]~124 (
	.dataa(mem_41_01),
	.datab(q_a_41),
	.datac(read_latency_shift_reg_01),
	.datad(mem_used_01),
	.cin(gnd),
	.combout(\src_data[41]~124_combout ),
	.cout());
defparam \src_data[41]~124 .lut_mask = 16'hAACA;
defparam \src_data[41]~124 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_data[42]~126 (
	.dataa(mem_42_0),
	.datab(q_b_42),
	.datac(read_latency_shift_reg_0),
	.datad(mem_used_0),
	.cin(gnd),
	.combout(\src_data[42]~126_combout ),
	.cout());
defparam \src_data[42]~126 .lut_mask = 16'hAACA;
defparam \src_data[42]~126 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_data[42]~127 (
	.dataa(mem_42_01),
	.datab(q_a_42),
	.datac(read_latency_shift_reg_01),
	.datad(mem_used_01),
	.cin(gnd),
	.combout(\src_data[42]~127_combout ),
	.cout());
defparam \src_data[42]~127 .lut_mask = 16'hAACA;
defparam \src_data[42]~127 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_data[43]~129 (
	.dataa(mem_43_0),
	.datab(q_b_43),
	.datac(read_latency_shift_reg_0),
	.datad(mem_used_0),
	.cin(gnd),
	.combout(\src_data[43]~129_combout ),
	.cout());
defparam \src_data[43]~129 .lut_mask = 16'hAACA;
defparam \src_data[43]~129 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_data[43]~130 (
	.dataa(mem_43_01),
	.datab(q_a_43),
	.datac(read_latency_shift_reg_01),
	.datad(mem_used_01),
	.cin(gnd),
	.combout(\src_data[43]~130_combout ),
	.cout());
defparam \src_data[43]~130 .lut_mask = 16'hAACA;
defparam \src_data[43]~130 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_data[44]~132 (
	.dataa(mem_44_0),
	.datab(q_b_44),
	.datac(read_latency_shift_reg_0),
	.datad(mem_used_0),
	.cin(gnd),
	.combout(\src_data[44]~132_combout ),
	.cout());
defparam \src_data[44]~132 .lut_mask = 16'hAACA;
defparam \src_data[44]~132 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_data[44]~133 (
	.dataa(mem_44_01),
	.datab(q_a_44),
	.datac(read_latency_shift_reg_01),
	.datad(mem_used_01),
	.cin(gnd),
	.combout(\src_data[44]~133_combout ),
	.cout());
defparam \src_data[44]~133 .lut_mask = 16'hAACA;
defparam \src_data[44]~133 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_data[45]~135 (
	.dataa(mem_45_0),
	.datab(q_b_45),
	.datac(read_latency_shift_reg_0),
	.datad(mem_used_0),
	.cin(gnd),
	.combout(\src_data[45]~135_combout ),
	.cout());
defparam \src_data[45]~135 .lut_mask = 16'hAACA;
defparam \src_data[45]~135 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_data[45]~136 (
	.dataa(mem_45_01),
	.datab(q_a_45),
	.datac(read_latency_shift_reg_01),
	.datad(mem_used_01),
	.cin(gnd),
	.combout(\src_data[45]~136_combout ),
	.cout());
defparam \src_data[45]~136 .lut_mask = 16'hAACA;
defparam \src_data[45]~136 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_data[46]~138 (
	.dataa(mem_46_0),
	.datab(q_b_46),
	.datac(read_latency_shift_reg_0),
	.datad(mem_used_0),
	.cin(gnd),
	.combout(\src_data[46]~138_combout ),
	.cout());
defparam \src_data[46]~138 .lut_mask = 16'hAACA;
defparam \src_data[46]~138 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_data[46]~139 (
	.dataa(mem_46_01),
	.datab(q_a_46),
	.datac(read_latency_shift_reg_01),
	.datad(mem_used_01),
	.cin(gnd),
	.combout(\src_data[46]~139_combout ),
	.cout());
defparam \src_data[46]~139 .lut_mask = 16'hAACA;
defparam \src_data[46]~139 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_data[47]~141 (
	.dataa(mem_47_0),
	.datab(q_b_47),
	.datac(read_latency_shift_reg_0),
	.datad(mem_used_0),
	.cin(gnd),
	.combout(\src_data[47]~141_combout ),
	.cout());
defparam \src_data[47]~141 .lut_mask = 16'hAACA;
defparam \src_data[47]~141 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_data[47]~142 (
	.dataa(mem_47_01),
	.datab(q_a_47),
	.datac(read_latency_shift_reg_01),
	.datad(mem_used_01),
	.cin(gnd),
	.combout(\src_data[47]~142_combout ),
	.cout());
defparam \src_data[47]~142 .lut_mask = 16'hAACA;
defparam \src_data[47]~142 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_data[48]~144 (
	.dataa(mem_48_0),
	.datab(q_b_48),
	.datac(read_latency_shift_reg_0),
	.datad(mem_used_0),
	.cin(gnd),
	.combout(\src_data[48]~144_combout ),
	.cout());
defparam \src_data[48]~144 .lut_mask = 16'hAACA;
defparam \src_data[48]~144 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_data[48]~145 (
	.dataa(mem_48_01),
	.datab(q_a_48),
	.datac(read_latency_shift_reg_01),
	.datad(mem_used_01),
	.cin(gnd),
	.combout(\src_data[48]~145_combout ),
	.cout());
defparam \src_data[48]~145 .lut_mask = 16'hAACA;
defparam \src_data[48]~145 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_data[49]~147 (
	.dataa(mem_49_0),
	.datab(q_b_49),
	.datac(read_latency_shift_reg_0),
	.datad(mem_used_0),
	.cin(gnd),
	.combout(\src_data[49]~147_combout ),
	.cout());
defparam \src_data[49]~147 .lut_mask = 16'hAACA;
defparam \src_data[49]~147 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_data[49]~148 (
	.dataa(mem_49_01),
	.datab(q_a_49),
	.datac(read_latency_shift_reg_01),
	.datad(mem_used_01),
	.cin(gnd),
	.combout(\src_data[49]~148_combout ),
	.cout());
defparam \src_data[49]~148 .lut_mask = 16'hAACA;
defparam \src_data[49]~148 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_data[50]~150 (
	.dataa(mem_50_0),
	.datab(q_b_50),
	.datac(read_latency_shift_reg_0),
	.datad(mem_used_0),
	.cin(gnd),
	.combout(\src_data[50]~150_combout ),
	.cout());
defparam \src_data[50]~150 .lut_mask = 16'hAACA;
defparam \src_data[50]~150 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_data[50]~151 (
	.dataa(mem_50_01),
	.datab(q_a_50),
	.datac(read_latency_shift_reg_01),
	.datad(mem_used_01),
	.cin(gnd),
	.combout(\src_data[50]~151_combout ),
	.cout());
defparam \src_data[50]~151 .lut_mask = 16'hAACA;
defparam \src_data[50]~151 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_data[51]~153 (
	.dataa(mem_51_0),
	.datab(q_b_51),
	.datac(read_latency_shift_reg_0),
	.datad(mem_used_0),
	.cin(gnd),
	.combout(\src_data[51]~153_combout ),
	.cout());
defparam \src_data[51]~153 .lut_mask = 16'hAACA;
defparam \src_data[51]~153 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_data[51]~154 (
	.dataa(mem_51_01),
	.datab(q_a_51),
	.datac(read_latency_shift_reg_01),
	.datad(mem_used_01),
	.cin(gnd),
	.combout(\src_data[51]~154_combout ),
	.cout());
defparam \src_data[51]~154 .lut_mask = 16'hAACA;
defparam \src_data[51]~154 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_data[52]~156 (
	.dataa(mem_52_0),
	.datab(q_b_52),
	.datac(read_latency_shift_reg_0),
	.datad(mem_used_0),
	.cin(gnd),
	.combout(\src_data[52]~156_combout ),
	.cout());
defparam \src_data[52]~156 .lut_mask = 16'hAACA;
defparam \src_data[52]~156 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_data[52]~157 (
	.dataa(mem_52_01),
	.datab(q_a_52),
	.datac(read_latency_shift_reg_01),
	.datad(mem_used_01),
	.cin(gnd),
	.combout(\src_data[52]~157_combout ),
	.cout());
defparam \src_data[52]~157 .lut_mask = 16'hAACA;
defparam \src_data[52]~157 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_data[53]~159 (
	.dataa(mem_53_0),
	.datab(q_b_53),
	.datac(read_latency_shift_reg_0),
	.datad(mem_used_0),
	.cin(gnd),
	.combout(\src_data[53]~159_combout ),
	.cout());
defparam \src_data[53]~159 .lut_mask = 16'hAACA;
defparam \src_data[53]~159 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_data[53]~160 (
	.dataa(mem_53_01),
	.datab(q_a_53),
	.datac(read_latency_shift_reg_01),
	.datad(mem_used_01),
	.cin(gnd),
	.combout(\src_data[53]~160_combout ),
	.cout());
defparam \src_data[53]~160 .lut_mask = 16'hAACA;
defparam \src_data[53]~160 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_data[54]~162 (
	.dataa(mem_54_0),
	.datab(q_b_54),
	.datac(read_latency_shift_reg_0),
	.datad(mem_used_0),
	.cin(gnd),
	.combout(\src_data[54]~162_combout ),
	.cout());
defparam \src_data[54]~162 .lut_mask = 16'hAACA;
defparam \src_data[54]~162 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_data[54]~163 (
	.dataa(mem_54_01),
	.datab(q_a_54),
	.datac(read_latency_shift_reg_01),
	.datad(mem_used_01),
	.cin(gnd),
	.combout(\src_data[54]~163_combout ),
	.cout());
defparam \src_data[54]~163 .lut_mask = 16'hAACA;
defparam \src_data[54]~163 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_data[55]~165 (
	.dataa(mem_55_0),
	.datab(q_b_55),
	.datac(read_latency_shift_reg_0),
	.datad(mem_used_0),
	.cin(gnd),
	.combout(\src_data[55]~165_combout ),
	.cout());
defparam \src_data[55]~165 .lut_mask = 16'hAACA;
defparam \src_data[55]~165 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_data[55]~166 (
	.dataa(mem_55_01),
	.datab(q_a_55),
	.datac(read_latency_shift_reg_01),
	.datad(mem_used_01),
	.cin(gnd),
	.combout(\src_data[55]~166_combout ),
	.cout());
defparam \src_data[55]~166 .lut_mask = 16'hAACA;
defparam \src_data[55]~166 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_data[56]~168 (
	.dataa(mem_56_0),
	.datab(q_b_56),
	.datac(read_latency_shift_reg_0),
	.datad(mem_used_0),
	.cin(gnd),
	.combout(\src_data[56]~168_combout ),
	.cout());
defparam \src_data[56]~168 .lut_mask = 16'hAACA;
defparam \src_data[56]~168 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_data[56]~169 (
	.dataa(mem_56_01),
	.datab(q_a_56),
	.datac(read_latency_shift_reg_01),
	.datad(mem_used_01),
	.cin(gnd),
	.combout(\src_data[56]~169_combout ),
	.cout());
defparam \src_data[56]~169 .lut_mask = 16'hAACA;
defparam \src_data[56]~169 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_data[57]~171 (
	.dataa(mem_57_0),
	.datab(q_b_57),
	.datac(read_latency_shift_reg_0),
	.datad(mem_used_0),
	.cin(gnd),
	.combout(\src_data[57]~171_combout ),
	.cout());
defparam \src_data[57]~171 .lut_mask = 16'hAACA;
defparam \src_data[57]~171 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_data[57]~172 (
	.dataa(mem_57_01),
	.datab(q_a_57),
	.datac(read_latency_shift_reg_01),
	.datad(mem_used_01),
	.cin(gnd),
	.combout(\src_data[57]~172_combout ),
	.cout());
defparam \src_data[57]~172 .lut_mask = 16'hAACA;
defparam \src_data[57]~172 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_data[58]~174 (
	.dataa(mem_58_0),
	.datab(q_b_58),
	.datac(read_latency_shift_reg_0),
	.datad(mem_used_0),
	.cin(gnd),
	.combout(\src_data[58]~174_combout ),
	.cout());
defparam \src_data[58]~174 .lut_mask = 16'hAACA;
defparam \src_data[58]~174 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_data[58]~175 (
	.dataa(mem_58_01),
	.datab(q_a_58),
	.datac(read_latency_shift_reg_01),
	.datad(mem_used_01),
	.cin(gnd),
	.combout(\src_data[58]~175_combout ),
	.cout());
defparam \src_data[58]~175 .lut_mask = 16'hAACA;
defparam \src_data[58]~175 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_data[59]~177 (
	.dataa(mem_59_0),
	.datab(q_b_59),
	.datac(read_latency_shift_reg_0),
	.datad(mem_used_0),
	.cin(gnd),
	.combout(\src_data[59]~177_combout ),
	.cout());
defparam \src_data[59]~177 .lut_mask = 16'hAACA;
defparam \src_data[59]~177 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_data[59]~178 (
	.dataa(mem_59_01),
	.datab(q_a_59),
	.datac(read_latency_shift_reg_01),
	.datad(mem_used_01),
	.cin(gnd),
	.combout(\src_data[59]~178_combout ),
	.cout());
defparam \src_data[59]~178 .lut_mask = 16'hAACA;
defparam \src_data[59]~178 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_data[60]~180 (
	.dataa(mem_60_0),
	.datab(q_b_60),
	.datac(read_latency_shift_reg_0),
	.datad(mem_used_0),
	.cin(gnd),
	.combout(\src_data[60]~180_combout ),
	.cout());
defparam \src_data[60]~180 .lut_mask = 16'hAACA;
defparam \src_data[60]~180 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_data[60]~181 (
	.dataa(mem_60_01),
	.datab(q_a_60),
	.datac(read_latency_shift_reg_01),
	.datad(mem_used_01),
	.cin(gnd),
	.combout(\src_data[60]~181_combout ),
	.cout());
defparam \src_data[60]~181 .lut_mask = 16'hAACA;
defparam \src_data[60]~181 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_data[61]~183 (
	.dataa(mem_61_0),
	.datab(q_b_61),
	.datac(read_latency_shift_reg_0),
	.datad(mem_used_0),
	.cin(gnd),
	.combout(\src_data[61]~183_combout ),
	.cout());
defparam \src_data[61]~183 .lut_mask = 16'hAACA;
defparam \src_data[61]~183 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_data[61]~184 (
	.dataa(mem_61_01),
	.datab(q_a_61),
	.datac(read_latency_shift_reg_01),
	.datad(mem_used_01),
	.cin(gnd),
	.combout(\src_data[61]~184_combout ),
	.cout());
defparam \src_data[61]~184 .lut_mask = 16'hAACA;
defparam \src_data[61]~184 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_data[62]~186 (
	.dataa(mem_62_0),
	.datab(q_b_62),
	.datac(read_latency_shift_reg_0),
	.datad(mem_used_0),
	.cin(gnd),
	.combout(\src_data[62]~186_combout ),
	.cout());
defparam \src_data[62]~186 .lut_mask = 16'hAACA;
defparam \src_data[62]~186 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_data[62]~187 (
	.dataa(mem_62_01),
	.datab(q_a_62),
	.datac(read_latency_shift_reg_01),
	.datad(mem_used_01),
	.cin(gnd),
	.combout(\src_data[62]~187_combout ),
	.cout());
defparam \src_data[62]~187 .lut_mask = 16'hAACA;
defparam \src_data[62]~187 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_data[63]~189 (
	.dataa(mem_63_0),
	.datab(q_b_63),
	.datac(read_latency_shift_reg_0),
	.datad(mem_used_0),
	.cin(gnd),
	.combout(\src_data[63]~189_combout ),
	.cout());
defparam \src_data[63]~189 .lut_mask = 16'hAACA;
defparam \src_data[63]~189 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_data[63]~190 (
	.dataa(mem_63_01),
	.datab(q_a_63),
	.datac(read_latency_shift_reg_01),
	.datad(mem_used_01),
	.cin(gnd),
	.combout(\src_data[63]~190_combout ),
	.cout());
defparam \src_data[63]~190 .lut_mask = 16'hAACA;
defparam \src_data[63]~190 .sum_lutc_input = "datac";

cycloneive_lcell_comb \src_payload~0 (
	.dataa(src1_valid1),
	.datab(mem_159_0),
	.datac(last_packet_beat),
	.datad(gnd),
	.cin(gnd),
	.combout(\src_payload~0_combout ),
	.cout());
defparam \src_payload~0 .lut_mask = 16'h8080;
defparam \src_payload~0 .sum_lutc_input = "datac";

endmodule
