{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1572753422943 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1572753422954 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 03 11:57:02 2019 " "Processing started: Sun Nov 03 11:57:02 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1572753422954 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572753422954 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off task5_sec -c task5_sec " "Command: quartus_map --read_settings_files=on --write_settings_files=off task5_sec -c task5_sec" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572753422954 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1572753424132 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1572753424132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file xd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 xd-a " "Found design unit 1: xd-a" {  } { { "xd.vhd" "" { Text "D:/VHDL/task5_sec/xd.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572753437101 ""} { "Info" "ISGN_ENTITY_NAME" "1 xd " "Found entity 1: xd" {  } { { "xd.vhd" "" { Text "D:/VHDL/task5_sec/xd.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572753437101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572753437101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serial_scan.vhd 2 1 " "Found 2 design units, including 1 entities, in source file serial_scan.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 serial_scan-bhv " "Found design unit 1: serial_scan-bhv" {  } { { "serial_scan.vhd" "" { Text "D:/VHDL/task5_sec/serial_scan.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572753437112 ""} { "Info" "ISGN_ENTITY_NAME" "1 serial_scan " "Found entity 1: serial_scan" {  } { { "serial_scan.vhd" "" { Text "D:/VHDL/task5_sec/serial_scan.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572753437112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572753437112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_gen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clock_gen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clock_gen-behav " "Found design unit 1: clock_gen-behav" {  } { { "clock_gen.vhd" "" { Text "D:/VHDL/task5_sec/clock_gen.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572753437122 ""} { "Info" "ISGN_ENTITY_NAME" "1 clock_gen " "Found entity 1: clock_gen" {  } { { "clock_gen.vhd" "" { Text "D:/VHDL/task5_sec/clock_gen.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572753437122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572753437122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cnt.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cnt.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cnt-bhv " "Found design unit 1: cnt-bhv" {  } { { "cnt.vhd" "" { Text "D:/VHDL/task5_sec/cnt.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572753437133 ""} { "Info" "ISGN_ENTITY_NAME" "1 cnt " "Found entity 1: cnt" {  } { { "cnt.vhd" "" { Text "D:/VHDL/task5_sec/cnt.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572753437133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572753437133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "task5_sec.vhd 2 1 " "Found 2 design units, including 1 entities, in source file task5_sec.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 task5_sec-bhv " "Found design unit 1: task5_sec-bhv" {  } { { "task5_sec.vhd" "" { Text "D:/VHDL/task5_sec/task5_sec.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572753437143 ""} { "Info" "ISGN_ENTITY_NAME" "1 task5_sec " "Found entity 1: task5_sec" {  } { { "task5_sec.vhd" "" { Text "D:/VHDL/task5_sec/task5_sec.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572753437143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572753437143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder-bhv " "Found design unit 1: decoder-bhv" {  } { { "decoder.vhd" "" { Text "D:/VHDL/task5_sec/decoder.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572753437154 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "decoder.vhd" "" { Text "D:/VHDL/task5_sec/decoder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572753437154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572753437154 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "task5_sec " "Elaborating entity \"task5_sec\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1572753437248 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cout3 task5_sec.vhd(87) " "Verilog HDL or VHDL warning at task5_sec.vhd(87): object \"cout3\" assigned a value but never read" {  } { { "task5_sec.vhd" "" { Text "D:/VHDL/task5_sec/task5_sec.vhd" 87 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1572753437250 "|task5_sec"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xd xd:clear " "Elaborating entity \"xd\" for hierarchy \"xd:clear\"" {  } { { "task5_sec.vhd" "clear" { Text "D:/VHDL/task5_sec/task5_sec.vhd" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572753437253 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_gen clock_gen:clock_10ms " "Elaborating entity \"clock_gen\" for hierarchy \"clock_gen:clock_10ms\"" {  } { { "task5_sec.vhd" "clock_10ms" { Text "D:/VHDL/task5_sec/task5_sec.vhd" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572753437258 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "clk_500ms clock_gen.vhd(15) " "VHDL Signal Declaration warning at clock_gen.vhd(15): used implicit default value for signal \"clk_500ms\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "clock_gen.vhd" "" { Text "D:/VHDL/task5_sec/clock_gen.vhd" 15 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1572753437259 "|task5_sec|clock_gen:clock_10ms"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cnt cnt:cnt0 " "Elaborating entity \"cnt\" for hierarchy \"cnt:cnt0\"" {  } { { "task5_sec.vhd" "cnt0" { Text "D:/VHDL/task5_sec/task5_sec.vhd" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572753437262 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "dout cnt.vhd(30) " "VHDL Process Statement warning at cnt.vhd(30): inferring latch(es) for signal or variable \"dout\", which holds its previous value in one or more paths through the process" {  } { { "cnt.vhd" "" { Text "D:/VHDL/task5_sec/cnt.vhd" 30 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1572753437263 "|task5_sec|cnt:cnt0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "cout cnt.vhd(30) " "VHDL Process Statement warning at cnt.vhd(30): inferring latch(es) for signal or variable \"cout\", which holds its previous value in one or more paths through the process" {  } { { "cnt.vhd" "" { Text "D:/VHDL/task5_sec/cnt.vhd" 30 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1572753437263 "|task5_sec|cnt:cnt0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cout cnt.vhd(30) " "Inferred latch for \"cout\" at cnt.vhd(30)" {  } { { "cnt.vhd" "" { Text "D:/VHDL/task5_sec/cnt.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572753437263 "|task5_sec|cnt:cnt0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[0\] cnt.vhd(30) " "Inferred latch for \"dout\[0\]\" at cnt.vhd(30)" {  } { { "cnt.vhd" "" { Text "D:/VHDL/task5_sec/cnt.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572753437263 "|task5_sec|cnt:cnt0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[1\] cnt.vhd(30) " "Inferred latch for \"dout\[1\]\" at cnt.vhd(30)" {  } { { "cnt.vhd" "" { Text "D:/VHDL/task5_sec/cnt.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572753437263 "|task5_sec|cnt:cnt0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[2\] cnt.vhd(30) " "Inferred latch for \"dout\[2\]\" at cnt.vhd(30)" {  } { { "cnt.vhd" "" { Text "D:/VHDL/task5_sec/cnt.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572753437264 "|task5_sec|cnt:cnt0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[3\] cnt.vhd(30) " "Inferred latch for \"dout\[3\]\" at cnt.vhd(30)" {  } { { "cnt.vhd" "" { Text "D:/VHDL/task5_sec/cnt.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572753437264 "|task5_sec|cnt:cnt0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder decoder:decoder0 " "Elaborating entity \"decoder\" for hierarchy \"decoder:decoder0\"" {  } { { "task5_sec.vhd" "decoder0" { Text "D:/VHDL/task5_sec/task5_sec.vhd" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572753437270 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "serial_scan serial_scan:serial_scan0 " "Elaborating entity \"serial_scan\" for hierarchy \"serial_scan:serial_scan0\"" {  } { { "task5_sec.vhd" "serial_scan0" { Text "D:/VHDL/task5_sec/task5_sec.vhd" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572753437278 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1572753437954 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "31 " "31 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1572753438396 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1572753438547 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572753438547 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "168 " "Implemented 168 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1572753438610 ""} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Implemented 12 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1572753438610 ""} { "Info" "ICUT_CUT_TM_LCELLS" "153 " "Implemented 153 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1572753438610 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1572753438610 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4815 " "Peak virtual memory: 4815 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1572753438630 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 03 11:57:18 2019 " "Processing ended: Sun Nov 03 11:57:18 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1572753438630 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1572753438630 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1572753438630 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1572753438630 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1572753440262 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1572753440272 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 03 11:57:19 2019 " "Processing started: Sun Nov 03 11:57:19 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1572753440272 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1572753440272 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off task5_sec -c task5_sec " "Command: quartus_fit --read_settings_files=off --write_settings_files=off task5_sec -c task5_sec" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1572753440272 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #3" {  } {  } 0 0 "qfit2_default_script.tcl version: #3" 0 0 "Fitter" 0 0 1572753440567 ""}
{ "Info" "0" "" "Project  = task5_sec" {  } {  } 0 0 "Project  = task5_sec" 0 0 "Fitter" 0 0 1572753440568 ""}
{ "Info" "0" "" "Revision = task5_sec" {  } {  } 0 0 "Revision = task5_sec" 0 0 "Fitter" 0 0 1572753440568 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1572753440660 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1572753440660 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "task5_sec EP4CE6E22C8 " "Selected device EP4CE6E22C8 for design \"task5_sec\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1572753440685 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1572753440754 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1572753440754 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1572753440871 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22C8 " "Device EP4CE10E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1572753441651 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C8 " "Device EP4CE15E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1572753441651 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C8 " "Device EP4CE22E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1572753441651 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1572753441651 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "d:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "D:/VHDL/task5_sec/" { { 0 { 0 ""} 0 350 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1572753441653 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "d:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "D:/VHDL/task5_sec/" { { 0 { 0 ""} 0 352 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1572753441653 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "d:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "D:/VHDL/task5_sec/" { { 0 { 0 ""} 0 354 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1572753441653 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "d:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "D:/VHDL/task5_sec/" { { 0 { 0 ""} 0 356 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1572753441653 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 101 " "Pin ~ALTERA_nCEO~ is reserved at location 101" {  } { { "d:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "D:/VHDL/task5_sec/" { { 0 { 0 ""} 0 358 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1572753441653 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1572753441653 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1572753441657 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "19 " "TimeQuest Timing Analyzer is analyzing 19 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1572753442061 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "task5_sec.sdc " "Synopsys Design Constraints File file not found: 'task5_sec.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1572753442062 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1572753442062 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1572753442066 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1572753442067 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1572753442067 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_in~input (placed in PIN 23 (CLK1, DIFFCLK_0n)) " "Automatically promoted node clk_in~input (placed in PIN 23 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1572753442086 ""}  } { { "task5_sec.vhd" "" { Text "D:/VHDL/task5_sec/task5_sec.vhd" 7 0 0 } } { "temporary_test_loc" "" { Generic "D:/VHDL/task5_sec/" { { 0 { 0 ""} 0 343 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1572753442086 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cnt:cnt0\|trans_state  " "Automatically promoted node cnt:cnt0\|trans_state " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1572753442086 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cnt:cnt0\|temp\[0\] " "Destination node cnt:cnt0\|temp\[0\]" {  } { { "cnt.vhd" "" { Text "D:/VHDL/task5_sec/cnt.vhd" 39 -1 0 } } { "temporary_test_loc" "" { Generic "D:/VHDL/task5_sec/" { { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1572753442086 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cnt:cnt0\|temp\[1\] " "Destination node cnt:cnt0\|temp\[1\]" {  } { { "cnt.vhd" "" { Text "D:/VHDL/task5_sec/cnt.vhd" 39 -1 0 } } { "temporary_test_loc" "" { Generic "D:/VHDL/task5_sec/" { { 0 { 0 ""} 0 61 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1572753442086 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cnt:cnt0\|temp\[2\] " "Destination node cnt:cnt0\|temp\[2\]" {  } { { "cnt.vhd" "" { Text "D:/VHDL/task5_sec/cnt.vhd" 39 -1 0 } } { "temporary_test_loc" "" { Generic "D:/VHDL/task5_sec/" { { 0 { 0 ""} 0 62 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1572753442086 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cnt:cnt0\|temp\[3\] " "Destination node cnt:cnt0\|temp\[3\]" {  } { { "cnt.vhd" "" { Text "D:/VHDL/task5_sec/cnt.vhd" 39 -1 0 } } { "temporary_test_loc" "" { Generic "D:/VHDL/task5_sec/" { { 0 { 0 ""} 0 63 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1572753442086 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cnt:cnt2\|temp\[0\] " "Destination node cnt:cnt2\|temp\[0\]" {  } { { "cnt.vhd" "" { Text "D:/VHDL/task5_sec/cnt.vhd" 39 -1 0 } } { "temporary_test_loc" "" { Generic "D:/VHDL/task5_sec/" { { 0 { 0 ""} 0 144 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1572753442086 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cnt:cnt2\|temp\[1\] " "Destination node cnt:cnt2\|temp\[1\]" {  } { { "cnt.vhd" "" { Text "D:/VHDL/task5_sec/cnt.vhd" 39 -1 0 } } { "temporary_test_loc" "" { Generic "D:/VHDL/task5_sec/" { { 0 { 0 ""} 0 145 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1572753442086 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cnt:cnt2\|temp\[2\] " "Destination node cnt:cnt2\|temp\[2\]" {  } { { "cnt.vhd" "" { Text "D:/VHDL/task5_sec/cnt.vhd" 39 -1 0 } } { "temporary_test_loc" "" { Generic "D:/VHDL/task5_sec/" { { 0 { 0 ""} 0 146 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1572753442086 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cnt:cnt2\|temp\[3\] " "Destination node cnt:cnt2\|temp\[3\]" {  } { { "cnt.vhd" "" { Text "D:/VHDL/task5_sec/cnt.vhd" 39 -1 0 } } { "temporary_test_loc" "" { Generic "D:/VHDL/task5_sec/" { { 0 { 0 ""} 0 147 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1572753442086 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cnt:cnt1\|temp\[0\] " "Destination node cnt:cnt1\|temp\[0\]" {  } { { "cnt.vhd" "" { Text "D:/VHDL/task5_sec/cnt.vhd" 39 -1 0 } } { "temporary_test_loc" "" { Generic "D:/VHDL/task5_sec/" { { 0 { 0 ""} 0 156 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1572753442086 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cnt:cnt1\|temp\[1\] " "Destination node cnt:cnt1\|temp\[1\]" {  } { { "cnt.vhd" "" { Text "D:/VHDL/task5_sec/cnt.vhd" 39 -1 0 } } { "temporary_test_loc" "" { Generic "D:/VHDL/task5_sec/" { { 0 { 0 ""} 0 157 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1572753442086 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1572753442086 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1572753442086 ""}  } { { "cnt.vhd" "" { Text "D:/VHDL/task5_sec/cnt.vhd" 15 -1 0 } } { "temporary_test_loc" "" { Generic "D:/VHDL/task5_sec/" { { 0 { 0 ""} 0 68 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1572753442086 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock_gen:clock_10ms\|clk_ms  " "Automatically promoted node clock_gen:clock_10ms\|clk_ms " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1572753442086 ""}  } { { "clock_gen.vhd" "" { Text "D:/VHDL/task5_sec/clock_gen.vhd" 12 -1 0 } } { "temporary_test_loc" "" { Generic "D:/VHDL/task5_sec/" { { 0 { 0 ""} 0 101 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1572753442086 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock_gen:clock_10ms\|sig_us  " "Automatically promoted node clock_gen:clock_10ms\|sig_us " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1572753442086 ""}  } { { "clock_gen.vhd" "" { Text "D:/VHDL/task5_sec/clock_gen.vhd" 35 -1 0 } } { "temporary_test_loc" "" { Generic "D:/VHDL/task5_sec/" { { 0 { 0 ""} 0 96 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1572753442086 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock_gen:clock_10ms\|sig_ms  " "Automatically promoted node clock_gen:clock_10ms\|sig_ms " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1572753442086 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clock_gen:clock_10ms\|clk_ms " "Destination node clock_gen:clock_10ms\|clk_ms" {  } { { "clock_gen.vhd" "" { Text "D:/VHDL/task5_sec/clock_gen.vhd" 12 -1 0 } } { "temporary_test_loc" "" { Generic "D:/VHDL/task5_sec/" { { 0 { 0 ""} 0 101 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1572753442086 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1572753442086 ""}  } { { "clock_gen.vhd" "" { Text "D:/VHDL/task5_sec/clock_gen.vhd" 33 -1 0 } } { "temporary_test_loc" "" { Generic "D:/VHDL/task5_sec/" { { 0 { 0 ""} 0 98 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1572753442086 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock_gen:clock_10ms\|clk_10ms  " "Automatically promoted node clock_gen:clock_10ms\|clk_10ms " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1572753442087 ""}  } { { "clock_gen.vhd" "" { Text "D:/VHDL/task5_sec/clock_gen.vhd" 13 -1 0 } } { "temporary_test_loc" "" { Generic "D:/VHDL/task5_sec/" { { 0 { 0 ""} 0 100 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1572753442087 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cnt:cnt0\|cout  " "Automatically promoted node cnt:cnt0\|cout " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1572753442087 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cnt:cnt0\|cout " "Destination node cnt:cnt0\|cout" {  } { { "cnt.vhd" "" { Text "D:/VHDL/task5_sec/cnt.vhd" 9 -1 0 } } { "temporary_test_loc" "" { Generic "D:/VHDL/task5_sec/" { { 0 { 0 ""} 0 70 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1572753442087 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1572753442087 ""}  } { { "cnt.vhd" "" { Text "D:/VHDL/task5_sec/cnt.vhd" 9 -1 0 } } { "temporary_test_loc" "" { Generic "D:/VHDL/task5_sec/" { { 0 { 0 ""} 0 70 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1572753442087 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cnt:cnt1\|cout  " "Automatically promoted node cnt:cnt1\|cout " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1572753442087 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cnt:cnt1\|cout " "Destination node cnt:cnt1\|cout" {  } { { "cnt.vhd" "" { Text "D:/VHDL/task5_sec/cnt.vhd" 9 -1 0 } } { "temporary_test_loc" "" { Generic "D:/VHDL/task5_sec/" { { 0 { 0 ""} 0 160 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1572753442087 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1572753442087 ""}  } { { "cnt.vhd" "" { Text "D:/VHDL/task5_sec/cnt.vhd" 9 -1 0 } } { "temporary_test_loc" "" { Generic "D:/VHDL/task5_sec/" { { 0 { 0 ""} 0 160 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1572753442087 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cnt:cnt2\|cout  " "Automatically promoted node cnt:cnt2\|cout " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1572753442087 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cnt:cnt2\|cout " "Destination node cnt:cnt2\|cout" {  } { { "cnt.vhd" "" { Text "D:/VHDL/task5_sec/cnt.vhd" 9 -1 0 } } { "temporary_test_loc" "" { Generic "D:/VHDL/task5_sec/" { { 0 { 0 ""} 0 148 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1572753442087 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1572753442087 ""}  } { { "cnt.vhd" "" { Text "D:/VHDL/task5_sec/cnt.vhd" 9 -1 0 } } { "temporary_test_loc" "" { Generic "D:/VHDL/task5_sec/" { { 0 { 0 ""} 0 148 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1572753442087 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1572753442293 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1572753442293 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1572753442293 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1572753442294 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1572753442295 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1572753442295 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1572753442295 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1572753442296 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1572753442315 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1572753442316 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1572753442316 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1572753442328 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1572753442334 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1572753442788 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1572753442854 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1572753442866 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1572753443459 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1572753443459 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1572753443675 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X11_Y12 X22_Y24 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24" {  } { { "loc" "" { Generic "D:/VHDL/task5_sec/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24"} { { 12 { 0 ""} 11 12 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1572753444246 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1572753444246 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1572753445200 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1572753445200 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1572753445205 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.38 " "Total time spent on timing analysis during the Fitter is 0.38 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1572753445328 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1572753445338 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1572753445508 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1572753445508 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1572753445702 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1572753446156 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/VHDL/task5_sec/output_files/task5_sec.fit.smsg " "Generated suppressed messages file D:/VHDL/task5_sec/output_files/task5_sec.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1572753446420 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5532 " "Peak virtual memory: 5532 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1572753446811 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 03 11:57:26 2019 " "Processing ended: Sun Nov 03 11:57:26 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1572753446811 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1572753446811 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1572753446811 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1572753446811 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1572753448126 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1572753448137 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 03 11:57:27 2019 " "Processing started: Sun Nov 03 11:57:27 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1572753448137 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1572753448137 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off task5_sec -c task5_sec " "Command: quartus_asm --read_settings_files=off --write_settings_files=off task5_sec -c task5_sec" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1572753448137 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1572753448591 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1572753448914 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1572753448937 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4675 " "Peak virtual memory: 4675 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1572753449094 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 03 11:57:29 2019 " "Processing ended: Sun Nov 03 11:57:29 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1572753449094 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1572753449094 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1572753449094 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1572753449094 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1572753449707 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1572753450674 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1572753450684 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 03 11:57:30 2019 " "Processing started: Sun Nov 03 11:57:30 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1572753450684 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1572753450684 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta task5_sec -c task5_sec " "Command: quartus_sta task5_sec -c task5_sec" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1572753450684 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #3" {  } {  } 0 0 "qsta_default_script.tcl version: #3" 0 0 "TimeQuest Timing Analyzer" 0 0 1572753450966 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1572753451758 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1572753451758 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1572753451825 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1572753451825 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "19 " "TimeQuest Timing Analyzer is analyzing 19 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "TimeQuest Timing Analyzer" 0 -1 1572753451988 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "task5_sec.sdc " "Synopsys Design Constraints File file not found: 'task5_sec.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1572753452011 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1572753452012 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock_gen:clock_10ms\|sig_us clock_gen:clock_10ms\|sig_us " "create_clock -period 1.000 -name clock_gen:clock_10ms\|sig_us clock_gen:clock_10ms\|sig_us" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1572753452013 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_in clk_in " "create_clock -period 1.000 -name clk_in clk_in" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1572753452013 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock_gen:clock_10ms\|clk_ms clock_gen:clock_10ms\|clk_ms " "create_clock -period 1.000 -name clock_gen:clock_10ms\|clk_ms clock_gen:clock_10ms\|clk_ms" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1572753452013 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name cnt:cnt0\|trans_state cnt:cnt0\|trans_state " "create_clock -period 1.000 -name cnt:cnt0\|trans_state cnt:cnt0\|trans_state" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1572753452013 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name xd:state\|y xd:state\|y " "create_clock -period 1.000 -name xd:state\|y xd:state\|y" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1572753452013 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name cnt:cnt0\|cout cnt:cnt0\|cout " "create_clock -period 1.000 -name cnt:cnt0\|cout cnt:cnt0\|cout" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1572753452013 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock_gen:clock_10ms\|clk_10ms clock_gen:clock_10ms\|clk_10ms " "create_clock -period 1.000 -name clock_gen:clock_10ms\|clk_10ms clock_gen:clock_10ms\|clk_10ms" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1572753452013 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock_gen:clock_10ms\|sig_ms clock_gen:clock_10ms\|sig_ms " "create_clock -period 1.000 -name clock_gen:clock_10ms\|sig_ms clock_gen:clock_10ms\|sig_ms" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1572753452013 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name cnt:cnt1\|cout cnt:cnt1\|cout " "create_clock -period 1.000 -name cnt:cnt1\|cout cnt:cnt1\|cout" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1572753452013 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name cnt:cnt2\|cout cnt:cnt2\|cout " "create_clock -period 1.000 -name cnt:cnt2\|cout cnt:cnt2\|cout" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1572753452013 ""}  } {  } 0 332105 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1572753452013 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1572753452015 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1572753452017 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1572753452018 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1572753452080 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1572753452104 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1572753452104 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.492 " "Worst-case setup slack is -3.492" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572753452108 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572753452108 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.492             -27.455 clock_gen:clock_10ms\|clk_ms  " "   -3.492             -27.455 clock_gen:clock_10ms\|clk_ms " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572753452108 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.131             -35.875 clk_in  " "   -2.131             -35.875 clk_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572753452108 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.832             -28.389 cnt:cnt0\|trans_state  " "   -1.832             -28.389 cnt:cnt0\|trans_state " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572753452108 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.682             -18.270 clock_gen:clock_10ms\|sig_us  " "   -1.682             -18.270 clock_gen:clock_10ms\|sig_us " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572753452108 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.258              -5.032 cnt:cnt1\|cout  " "   -1.258              -5.032 cnt:cnt1\|cout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572753452108 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.032              -4.128 cnt:cnt2\|cout  " "   -1.032              -4.128 cnt:cnt2\|cout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572753452108 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.968              -3.872 cnt:cnt0\|cout  " "   -0.968              -3.872 cnt:cnt0\|cout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572753452108 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.603              -2.412 clock_gen:clock_10ms\|clk_10ms  " "   -0.603              -2.412 clock_gen:clock_10ms\|clk_10ms " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572753452108 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538              -0.538 xd:state\|y  " "   -0.538              -0.538 xd:state\|y " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572753452108 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.404              -1.850 clock_gen:clock_10ms\|sig_ms  " "   -0.404              -1.850 clock_gen:clock_10ms\|sig_ms " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572753452108 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1572753452108 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.453 " "Worst-case hold slack is 0.453" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572753452114 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572753452114 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.453               0.000 clock_gen:clock_10ms\|clk_ms  " "    0.453               0.000 clock_gen:clock_10ms\|clk_ms " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572753452114 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.454               0.000 clock_gen:clock_10ms\|sig_ms  " "    0.454               0.000 clock_gen:clock_10ms\|sig_ms " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572753452114 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.455               0.000 clock_gen:clock_10ms\|clk_10ms  " "    0.455               0.000 clock_gen:clock_10ms\|clk_10ms " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572753452114 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.455               0.000 cnt:cnt0\|cout  " "    0.455               0.000 cnt:cnt0\|cout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572753452114 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.455               0.000 cnt:cnt1\|cout  " "    0.455               0.000 cnt:cnt1\|cout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572753452114 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.455               0.000 cnt:cnt2\|cout  " "    0.455               0.000 cnt:cnt2\|cout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572753452114 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.492               0.000 clk_in  " "    0.492               0.000 clk_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572753452114 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.581               0.000 xd:state\|y  " "    0.581               0.000 xd:state\|y " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572753452114 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.641               0.000 cnt:cnt0\|trans_state  " "    0.641               0.000 cnt:cnt0\|trans_state " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572753452114 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.744               0.000 clock_gen:clock_10ms\|sig_us  " "    0.744               0.000 clock_gen:clock_10ms\|sig_us " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572753452114 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1572753452114 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.378 " "Worst-case recovery slack is -2.378" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572753452121 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572753452121 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.378              -9.512 cnt:cnt0\|cout  " "   -2.378              -9.512 cnt:cnt0\|cout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572753452121 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.271              -9.084 cnt:cnt2\|cout  " "   -2.271              -9.084 cnt:cnt2\|cout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572753452121 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.262              -9.048 cnt:cnt1\|cout  " "   -2.262              -9.048 cnt:cnt1\|cout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572753452121 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.038              -8.152 clock_gen:clock_10ms\|clk_10ms  " "   -2.038              -8.152 clock_gen:clock_10ms\|clk_10ms " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572753452121 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1572753452121 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.629 " "Worst-case removal slack is 0.629" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572753452126 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572753452126 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.629               0.000 clock_gen:clock_10ms\|clk_10ms  " "    0.629               0.000 clock_gen:clock_10ms\|clk_10ms " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572753452126 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.725               0.000 cnt:cnt1\|cout  " "    0.725               0.000 cnt:cnt1\|cout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572753452126 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.734               0.000 cnt:cnt2\|cout  " "    0.734               0.000 cnt:cnt2\|cout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572753452126 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.857               0.000 cnt:cnt0\|cout  " "    0.857               0.000 cnt:cnt0\|cout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572753452126 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1572753452126 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572753452132 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572753452132 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -37.201 clk_in  " "   -3.000             -37.201 clk_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572753452132 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -20.818 clock_gen:clock_10ms\|clk_ms  " "   -1.487             -20.818 clock_gen:clock_10ms\|clk_ms " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572753452132 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -16.357 clock_gen:clock_10ms\|sig_us  " "   -1.487             -16.357 clock_gen:clock_10ms\|sig_us " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572753452132 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -7.435 clock_gen:clock_10ms\|sig_ms  " "   -1.487              -7.435 clock_gen:clock_10ms\|sig_ms " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572753452132 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -5.948 clock_gen:clock_10ms\|clk_10ms  " "   -1.487              -5.948 clock_gen:clock_10ms\|clk_10ms " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572753452132 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -5.948 cnt:cnt0\|cout  " "   -1.487              -5.948 cnt:cnt0\|cout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572753452132 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -5.948 cnt:cnt1\|cout  " "   -1.487              -5.948 cnt:cnt1\|cout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572753452132 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -5.948 cnt:cnt2\|cout  " "   -1.487              -5.948 cnt:cnt2\|cout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572753452132 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -1.487 xd:state\|y  " "   -1.487              -1.487 xd:state\|y " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572753452132 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.432               0.000 cnt:cnt0\|trans_state  " "    0.432               0.000 cnt:cnt0\|trans_state " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572753452132 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1572753452132 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1572753452350 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1572753452373 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1572753452623 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1572753452699 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1572753452712 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1572753452712 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.241 " "Worst-case setup slack is -3.241" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572753452719 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572753452719 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.241             -24.669 clock_gen:clock_10ms\|clk_ms  " "   -3.241             -24.669 clock_gen:clock_10ms\|clk_ms " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572753452719 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.853             -30.691 clk_in  " "   -1.853             -30.691 clk_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572753452719 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.648             -25.799 cnt:cnt0\|trans_state  " "   -1.648             -25.799 cnt:cnt0\|trans_state " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572753452719 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.491             -16.151 clock_gen:clock_10ms\|sig_us  " "   -1.491             -16.151 clock_gen:clock_10ms\|sig_us " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572753452719 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.397              -5.588 cnt:cnt1\|cout  " "   -1.397              -5.588 cnt:cnt1\|cout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572753452719 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.167              -4.668 cnt:cnt2\|cout  " "   -1.167              -4.668 cnt:cnt2\|cout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572753452719 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.113              -4.452 cnt:cnt0\|cout  " "   -1.113              -4.452 cnt:cnt0\|cout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572753452719 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.736              -2.944 clock_gen:clock_10ms\|clk_10ms  " "   -0.736              -2.944 clock_gen:clock_10ms\|clk_10ms " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572753452719 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.437              -0.437 xd:state\|y  " "   -0.437              -0.437 xd:state\|y " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572753452719 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.260              -1.171 clock_gen:clock_10ms\|sig_ms  " "   -0.260              -1.171 clock_gen:clock_10ms\|sig_ms " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572753452719 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1572753452719 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.403 " "Worst-case hold slack is 0.403" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572753452729 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572753452729 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.403               0.000 clock_gen:clock_10ms\|clk_ms  " "    0.403               0.000 clock_gen:clock_10ms\|clk_ms " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572753452729 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.403               0.000 clock_gen:clock_10ms\|sig_ms  " "    0.403               0.000 clock_gen:clock_10ms\|sig_ms " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572753452729 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.404               0.000 clock_gen:clock_10ms\|clk_10ms  " "    0.404               0.000 clock_gen:clock_10ms\|clk_10ms " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572753452729 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.405               0.000 cnt:cnt0\|cout  " "    0.405               0.000 cnt:cnt0\|cout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572753452729 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.405               0.000 cnt:cnt1\|cout  " "    0.405               0.000 cnt:cnt1\|cout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572753452729 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.405               0.000 cnt:cnt2\|cout  " "    0.405               0.000 cnt:cnt2\|cout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572753452729 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.457               0.000 clk_in  " "    0.457               0.000 clk_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572753452729 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.517               0.000 xd:state\|y  " "    0.517               0.000 xd:state\|y " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572753452729 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.597               0.000 cnt:cnt0\|trans_state  " "    0.597               0.000 cnt:cnt0\|trans_state " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572753452729 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.694               0.000 clock_gen:clock_10ms\|sig_us  " "    0.694               0.000 clock_gen:clock_10ms\|sig_us " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572753452729 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1572753452729 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.250 " "Worst-case recovery slack is -2.250" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572753452737 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572753452737 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.250              -9.000 cnt:cnt0\|cout  " "   -2.250              -9.000 cnt:cnt0\|cout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572753452737 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.156              -8.624 cnt:cnt2\|cout  " "   -2.156              -8.624 cnt:cnt2\|cout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572753452737 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.147              -8.588 cnt:cnt1\|cout  " "   -2.147              -8.588 cnt:cnt1\|cout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572753452737 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.895              -7.580 clock_gen:clock_10ms\|clk_10ms  " "   -1.895              -7.580 clock_gen:clock_10ms\|clk_10ms " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572753452737 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1572753452737 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.555 " "Worst-case removal slack is 0.555" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572753452746 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572753452746 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.555               0.000 clock_gen:clock_10ms\|clk_10ms  " "    0.555               0.000 clock_gen:clock_10ms\|clk_10ms " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572753452746 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.635               0.000 cnt:cnt1\|cout  " "    0.635               0.000 cnt:cnt1\|cout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572753452746 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.643               0.000 cnt:cnt2\|cout  " "    0.643               0.000 cnt:cnt2\|cout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572753452746 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.766               0.000 cnt:cnt0\|cout  " "    0.766               0.000 cnt:cnt0\|cout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572753452746 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1572753452746 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572753452753 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572753452753 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -37.201 clk_in  " "   -3.000             -37.201 clk_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572753452753 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -20.818 clock_gen:clock_10ms\|clk_ms  " "   -1.487             -20.818 clock_gen:clock_10ms\|clk_ms " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572753452753 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -16.357 clock_gen:clock_10ms\|sig_us  " "   -1.487             -16.357 clock_gen:clock_10ms\|sig_us " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572753452753 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -7.435 clock_gen:clock_10ms\|sig_ms  " "   -1.487              -7.435 clock_gen:clock_10ms\|sig_ms " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572753452753 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -5.948 clock_gen:clock_10ms\|clk_10ms  " "   -1.487              -5.948 clock_gen:clock_10ms\|clk_10ms " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572753452753 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -5.948 cnt:cnt0\|cout  " "   -1.487              -5.948 cnt:cnt0\|cout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572753452753 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -5.948 cnt:cnt1\|cout  " "   -1.487              -5.948 cnt:cnt1\|cout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572753452753 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -5.948 cnt:cnt2\|cout  " "   -1.487              -5.948 cnt:cnt2\|cout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572753452753 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -1.487 xd:state\|y  " "   -1.487              -1.487 xd:state\|y " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572753452753 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.292               0.000 cnt:cnt0\|trans_state  " "    0.292               0.000 cnt:cnt0\|trans_state " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572753452753 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1572753452753 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1572753453050 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1572753453168 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1572753453171 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1572753453171 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.344 " "Worst-case setup slack is -1.344" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572753453180 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572753453180 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.344              -8.989 clock_gen:clock_10ms\|clk_ms  " "   -1.344              -8.989 clock_gen:clock_10ms\|clk_ms " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572753453180 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.372              -3.091 clk_in  " "   -0.372              -3.091 clk_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572753453180 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.228              -1.861 cnt:cnt0\|trans_state  " "   -0.228              -1.861 cnt:cnt0\|trans_state " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572753453180 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.119              -1.240 clock_gen:clock_10ms\|sig_us  " "   -0.119              -1.240 clock_gen:clock_10ms\|sig_us " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572753453180 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.013              -0.052 cnt:cnt1\|cout  " "   -0.013              -0.052 cnt:cnt1\|cout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572753453180 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.062               0.000 xd:state\|y  " "    0.062               0.000 xd:state\|y " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572753453180 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.080               0.000 cnt:cnt2\|cout  " "    0.080               0.000 cnt:cnt2\|cout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572753453180 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.097               0.000 cnt:cnt0\|cout  " "    0.097               0.000 cnt:cnt0\|cout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572753453180 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.204               0.000 clock_gen:clock_10ms\|clk_10ms  " "    0.204               0.000 clock_gen:clock_10ms\|clk_10ms " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572753453180 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.383               0.000 clock_gen:clock_10ms\|sig_ms  " "    0.383               0.000 clock_gen:clock_10ms\|sig_ms " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572753453180 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1572753453180 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.184 " "Worst-case hold slack is 0.184" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572753453192 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572753453192 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.184               0.000 cnt:cnt0\|cout  " "    0.184               0.000 cnt:cnt0\|cout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572753453192 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.184               0.000 cnt:cnt1\|cout  " "    0.184               0.000 cnt:cnt1\|cout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572753453192 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.184               0.000 cnt:cnt2\|cout  " "    0.184               0.000 cnt:cnt2\|cout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572753453192 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.185               0.000 clock_gen:clock_10ms\|clk_10ms  " "    0.185               0.000 clock_gen:clock_10ms\|clk_10ms " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572753453192 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.187               0.000 clock_gen:clock_10ms\|clk_ms  " "    0.187               0.000 clock_gen:clock_10ms\|clk_ms " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572753453192 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.187               0.000 clock_gen:clock_10ms\|sig_ms  " "    0.187               0.000 clock_gen:clock_10ms\|sig_ms " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572753453192 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.197               0.000 clk_in  " "    0.197               0.000 clk_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572753453192 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.214               0.000 cnt:cnt0\|trans_state  " "    0.214               0.000 cnt:cnt0\|trans_state " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572753453192 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.230               0.000 xd:state\|y  " "    0.230               0.000 xd:state\|y " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572753453192 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.297               0.000 clock_gen:clock_10ms\|sig_us  " "    0.297               0.000 clock_gen:clock_10ms\|sig_us " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572753453192 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1572753453192 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.659 " "Worst-case recovery slack is -0.659" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572753453203 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572753453203 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.659              -2.636 cnt:cnt0\|cout  " "   -0.659              -2.636 cnt:cnt0\|cout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572753453203 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.579              -2.316 cnt:cnt1\|cout  " "   -0.579              -2.316 cnt:cnt1\|cout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572753453203 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.571              -2.284 cnt:cnt2\|cout  " "   -0.571              -2.284 cnt:cnt2\|cout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572753453203 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.534              -2.136 clock_gen:clock_10ms\|clk_10ms  " "   -0.534              -2.136 clock_gen:clock_10ms\|clk_10ms " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572753453203 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1572753453203 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.305 " "Worst-case removal slack is 0.305" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572753453214 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572753453214 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.305               0.000 clock_gen:clock_10ms\|clk_10ms  " "    0.305               0.000 clock_gen:clock_10ms\|clk_10ms " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572753453214 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.333               0.000 cnt:cnt2\|cout  " "    0.333               0.000 cnt:cnt2\|cout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572753453214 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.340               0.000 cnt:cnt1\|cout  " "    0.340               0.000 cnt:cnt1\|cout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572753453214 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.417               0.000 cnt:cnt0\|cout  " "    0.417               0.000 cnt:cnt0\|cout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572753453214 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1572753453214 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572753453224 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572753453224 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -27.488 clk_in  " "   -3.000             -27.488 clk_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572753453224 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -14.000 clock_gen:clock_10ms\|clk_ms  " "   -1.000             -14.000 clock_gen:clock_10ms\|clk_ms " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572753453224 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -11.000 clock_gen:clock_10ms\|sig_us  " "   -1.000             -11.000 clock_gen:clock_10ms\|sig_us " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572753453224 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -5.000 clock_gen:clock_10ms\|sig_ms  " "   -1.000              -5.000 clock_gen:clock_10ms\|sig_ms " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572753453224 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -4.000 clock_gen:clock_10ms\|clk_10ms  " "   -1.000              -4.000 clock_gen:clock_10ms\|clk_10ms " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572753453224 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -4.000 cnt:cnt0\|cout  " "   -1.000              -4.000 cnt:cnt0\|cout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572753453224 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -4.000 cnt:cnt1\|cout  " "   -1.000              -4.000 cnt:cnt1\|cout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572753453224 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -4.000 cnt:cnt2\|cout  " "   -1.000              -4.000 cnt:cnt2\|cout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572753453224 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -1.000 xd:state\|y  " "   -1.000              -1.000 xd:state\|y " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572753453224 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.345               0.000 cnt:cnt0\|trans_state  " "    0.345               0.000 cnt:cnt0\|trans_state " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572753453224 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1572753453224 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1572753454035 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1572753454035 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4751 " "Peak virtual memory: 4751 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1572753454157 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 03 11:57:34 2019 " "Processing ended: Sun Nov 03 11:57:34 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1572753454157 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1572753454157 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1572753454157 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1572753454157 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "TimeQuest Timing Analyzer" 0 -1 1572753455516 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1572753455527 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 03 11:57:35 2019 " "Processing started: Sun Nov 03 11:57:35 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1572753455527 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1572753455527 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off task5_sec -c task5_sec " "Command: quartus_eda --read_settings_files=off --write_settings_files=off task5_sec -c task5_sec" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1572753455527 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1572753456801 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "task5_sec_8_1200mv_85c_slow.vho D:/VHDL/task5_sec/simulation/modelsim/ simulation " "Generated file task5_sec_8_1200mv_85c_slow.vho in folder \"D:/VHDL/task5_sec/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1572753456949 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "task5_sec_8_1200mv_0c_slow.vho D:/VHDL/task5_sec/simulation/modelsim/ simulation " "Generated file task5_sec_8_1200mv_0c_slow.vho in folder \"D:/VHDL/task5_sec/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1572753456997 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "task5_sec_min_1200mv_0c_fast.vho D:/VHDL/task5_sec/simulation/modelsim/ simulation " "Generated file task5_sec_min_1200mv_0c_fast.vho in folder \"D:/VHDL/task5_sec/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1572753457043 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "task5_sec.vho D:/VHDL/task5_sec/simulation/modelsim/ simulation " "Generated file task5_sec.vho in folder \"D:/VHDL/task5_sec/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1572753457091 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "task5_sec_8_1200mv_85c_vhd_slow.sdo D:/VHDL/task5_sec/simulation/modelsim/ simulation " "Generated file task5_sec_8_1200mv_85c_vhd_slow.sdo in folder \"D:/VHDL/task5_sec/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1572753457122 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "task5_sec_8_1200mv_0c_vhd_slow.sdo D:/VHDL/task5_sec/simulation/modelsim/ simulation " "Generated file task5_sec_8_1200mv_0c_vhd_slow.sdo in folder \"D:/VHDL/task5_sec/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1572753457153 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "task5_sec_min_1200mv_0c_vhd_fast.sdo D:/VHDL/task5_sec/simulation/modelsim/ simulation " "Generated file task5_sec_min_1200mv_0c_vhd_fast.sdo in folder \"D:/VHDL/task5_sec/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1572753457186 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "task5_sec_vhd.sdo D:/VHDL/task5_sec/simulation/modelsim/ simulation " "Generated file task5_sec_vhd.sdo in folder \"D:/VHDL/task5_sec/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1572753457218 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4642 " "Peak virtual memory: 4642 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1572753457262 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 03 11:57:37 2019 " "Processing ended: Sun Nov 03 11:57:37 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1572753457262 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1572753457262 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1572753457262 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1572753457262 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 17 s " "Quartus Prime Full Compilation was successful. 0 errors, 17 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1572753457919 ""}
