{
   "ActiveEmotionalView":"Color Coded",
   "Color Coded_ExpandedHierarchyInLayout":"",
   "Color Coded_Layout":"# # String gsaved with Nlview 7.0.21  2019-05-29 bk=1.5064 VDI=41 GEI=36 GUI=JA:9.0 non-TLS
#  -string -flagsOSRD
preplace port A7_CONFIG_QSPI -pg 1 -lvl 8 -x 2530 -y 500 -defaultsOSRD
preplace port FPGA_MCU_INTR -pg 1 -lvl 8 -x 2530 -y 320 -defaultsOSRD
preplace port FPGA_MCU_SPI -pg 1 -lvl 0 -x -10 -y 250 -defaultsOSRD
preplace port FMC -pg 1 -lvl 0 -x -10 -y 850 -defaultsOSRD
preplace port FPGA_SPI1 -pg 1 -lvl 0 -x -10 -y 60 -defaultsOSRD
preplace port FPGA_RST -pg 1 -lvl 0 -x -10 -y 500 -defaultsOSRD
preplace port A7_GCLK -pg 1 -lvl 0 -x -10 -y 370 -defaultsOSRD
preplace port PTP_CLK_OUT -pg 1 -lvl 0 -x -10 -y 470 -defaultsOSRD
preplace port PTP_TRG_FPGA -pg 1 -lvl 0 -x -10 -y 790 -defaultsOSRD
preplace port AD1_RST -pg 1 -lvl 8 -x 2530 -y 50 -defaultsOSRD
preplace port CH_SEL_A0 -pg 1 -lvl 8 -x 2530 -y 80 -defaultsOSRD
preplace port CH_SEL_A1 -pg 1 -lvl 8 -x 2530 -y 110 -defaultsOSRD
preplace port CH_SEL_A2 -pg 1 -lvl 8 -x 2530 -y 140 -defaultsOSRD
preplace port EN_TCH_A -pg 1 -lvl 8 -x 2530 -y 170 -defaultsOSRD
preplace port EN_PCH_A -pg 1 -lvl 8 -x 2530 -y 200 -defaultsOSRD
preplace port EN_TCH_B -pg 1 -lvl 8 -x 2530 -y 230 -defaultsOSRD
preplace port EN_PCH_B -pg 1 -lvl 8 -x 2530 -y 260 -defaultsOSRD
preplace port FPGA_DAT_FIN -pg 1 -lvl 8 -x 2530 -y 780 -defaultsOSRD
preplace portBus FPGA_MCU_RST -pg 1 -lvl 8 -x 2530 -y 1330 -defaultsOSRD
preplace portBus FPGA_LED -pg 1 -lvl 8 -x 2530 -y 1030 -defaultsOSRD
preplace portBus FPGA_RUN -pg 1 -lvl 8 -x 2530 -y 1130 -defaultsOSRD
preplace portBus FPGA_TEST -pg 1 -lvl 8 -x 2530 -y 1230 -defaultsOSRD
preplace inst axi_bram_ctrl_0 -pg 1 -lvl 6 -x 1940 -y 610 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 37 36} -defaultsOSRD -pinDir S_AXI left -pinY S_AXI 0L -pinDir BRAM_PORTA right -pinY BRAM_PORTA 20R -pinDir BRAM_PORTB right -pinY BRAM_PORTB 40R -pinDir s_axi_aclk left -pinY s_axi_aclk 40L -pinDir s_axi_aresetn left -pinY s_axi_aresetn 20L
preplace inst axi_intc -pg 1 -lvl 7 -x 2340 -y 290 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 21 20 22} -defaultsOSRD -pinDir s_axi left -pinY s_axi 0L -pinDir interrupt right -pinY interrupt 30R -pinDir s_axi_aclk left -pinY s_axi_aclk 40L -pinDir s_axi_aresetn left -pinY s_axi_aresetn 20L -pinBusDir intr left -pinBusY intr 60L
preplace inst axi_interconnect -pg 1 -lvl 5 -x 1550 -y 230 -swap {20 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 0 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 76 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 96 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 40 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 122 117 123 118 124 119 125 120 126 121 127 128 129} -defaultsOSRD -pinDir S00_AXI left -pinY S00_AXI 20L -pinDir S01_AXI left -pinY S01_AXI 0L -pinDir M00_AXI right -pinY M00_AXI 240R -pinDir M01_AXI right -pinY M01_AXI 220R -pinDir M02_AXI right -pinY M02_AXI 300R -pinDir M03_AXI right -pinY M03_AXI 0R -pinDir ACLK left -pinY ACLK 40L -pinDir ARESETN left -pinY ARESETN 160L -pinDir S00_ACLK left -pinY S00_ACLK 60L -pinDir S00_ARESETN left -pinY S00_ARESETN 180L -pinDir S01_ACLK left -pinY S01_ACLK 80L -pinDir S01_ARESETN left -pinY S01_ARESETN 200L -pinDir M00_ACLK left -pinY M00_ACLK 100L -pinDir M00_ARESETN left -pinY M00_ARESETN 220L -pinDir M01_ACLK left -pinY M01_ACLK 120L -pinDir M01_ARESETN left -pinY M01_ARESETN 240L -pinDir M02_ACLK left -pinY M02_ACLK 140L -pinDir M02_ARESETN left -pinY M02_ARESETN 260L -pinDir M03_ACLK left -pinY M03_ACLK 280L -pinDir M03_ARESETN left -pinY M03_ARESETN 300L
preplace inst axi_quad_spi -pg 1 -lvl 7 -x 2340 -y 450 -swap {16 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 0 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 40 42 41 39} -defaultsOSRD -pinDir SPI_0 right -pinY SPI_0 50R -pinDir STARTUP_IO right -pinY STARTUP_IO 0R -pinDir AXI_LITE left -pinY AXI_LITE 0L -pinDir ext_spi_clk left -pinY ext_spi_clk 40L -pinDir s_axi_aclk left -pinY s_axi_aclk 80L -pinDir s_axi_aresetn left -pinY s_axi_aresetn 60L -pinDir ip2intc_irpt left -pinY ip2intc_irpt 20L
preplace inst blk_mem_gen_0 -pg 1 -lvl 7 -x 2340 -y 630 -defaultsOSRD -pinDir BRAM_PORTA left -pinY BRAM_PORTA 0L -pinDir BRAM_PORTB left -pinY BRAM_PORTB 20L -pinDir rsta_busy right -pinY rsta_busy 0R -pinDir rstb_busy right -pinY rstb_busy 20R
preplace inst clk_wiz_gclk -pg 1 -lvl 1 -x 130 -y 370 -defaultsOSRD -pinDir clk_in1 left -pinY clk_in1 0L -pinDir clk_out1 right -pinY clk_out1 0R -pinDir clk_out2 right -pinY clk_out2 20R -pinDir locked right -pinY locked 40R
preplace inst jtag_axi -pg 1 -lvl 4 -x 1100 -y 710 -defaultsOSRD -pinDir M_AXI right -pinY M_AXI 0R -pinDir aclk left -pinY aclk 0L -pinDir aresetn left -pinY aresetn 20L
preplace inst proc_sys_reset_gclk -pg 1 -lvl 2 -x 440 -y 550 -swap {0 2 3 4 1 7 8 9 6 5} -defaultsOSRD -pinDir slowest_sync_clk left -pinY slowest_sync_clk 0L -pinDir ext_reset_in left -pinY ext_reset_in 40L -pinDir aux_reset_in left -pinY aux_reset_in 60L -pinDir mb_debug_sys_rst left -pinY mb_debug_sys_rst 80L -pinDir dcm_locked left -pinY dcm_locked 20L -pinDir mb_reset right -pinY mb_reset 40R -pinBusDir bus_struct_reset right -pinBusY bus_struct_reset 60R -pinBusDir peripheral_reset right -pinBusY peripheral_reset 100R -pinBusDir interconnect_aresetn right -pinBusY interconnect_aresetn 20R -pinBusDir peripheral_aresetn right -pinBusY peripheral_aresetn 0R
preplace inst clk_wiz_ptp_clk -pg 1 -lvl 3 -x 760 -y 470 -defaultsOSRD -pinDir clk_in1 left -pinY clk_in1 0L -pinDir clk_out1 right -pinY clk_out1 0R -pinDir locked right -pinY locked 20R
preplace inst proc_sys_reset_ptp -pg 1 -lvl 4 -x 1100 -y 510 -swap {0 4 2 3 1 5 6 9 7 8} -defaultsOSRD -pinDir slowest_sync_clk left -pinY slowest_sync_clk 0L -pinDir ext_reset_in left -pinY ext_reset_in 80L -pinDir aux_reset_in left -pinY aux_reset_in 40L -pinDir mb_debug_sys_rst left -pinY mb_debug_sys_rst 60L -pinDir dcm_locked left -pinY dcm_locked 20L -pinDir mb_reset right -pinY mb_reset 0R -pinBusDir bus_struct_reset right -pinBusY bus_struct_reset 20R -pinBusDir peripheral_reset right -pinBusY peripheral_reset 80R -pinBusDir interconnect_aresetn right -pinBusY interconnect_aresetn 40R -pinBusDir peripheral_aresetn right -pinBusY peripheral_aresetn 60R
preplace inst xlconstant_0 -pg 1 -lvl 7 -x 2340 -y 1330 -defaultsOSRD -pinBusDir dout right -pinBusY dout 0R
preplace inst xlconstant_run -pg 1 -lvl 7 -x 2340 -y 1130 -defaultsOSRD -pinBusDir dout right -pinBusY dout 0R
preplace inst xlconstant_test -pg 1 -lvl 7 -x 2340 -y 1230 -defaultsOSRD -pinBusDir dout right -pinBusY dout 0R
preplace inst xlconcat_leds -pg 1 -lvl 7 -x 2340 -y 1010 -defaultsOSRD -pinBusDir In0 left -pinBusY In0 0L -pinBusDir In1 left -pinBusY In1 20L -pinBusDir dout right -pinBusY dout 20R
preplace inst pps_receiver_1 -pg 1 -lvl 5 -x 1550 -y 750 -defaultsOSRD -pinDir clk left -pinY clk 0L -pinDir rst left -pinY rst 20L -pinDir pps_in left -pinY pps_in 40L -pinDir pps_out right -pinY pps_out 0R -pinDir pps_status right -pinY pps_status 20R -pinBusDir pps_phase right -pinBusY pps_phase 40R
preplace inst blk_mem_gen_1 -pg 1 -lvl 4 -x 1100 -y 850 -defaultsOSRD -pinDir BRAM_PORTA left -pinY BRAM_PORTA 0L -pinDir BRAM_PORTB right -pinY BRAM_PORTB 0R
preplace inst axis_axi_master_1 -pg 1 -lvl 4 -x 1100 -y 230 -defaultsOSRD -pinDir S_AXIS left -pinY S_AXIS 20L -pinDir M_AXIS left -pinY M_AXIS 40L -pinDir M_AXI_LITE right -pinY M_AXI_LITE 0R -pinDir aclk left -pinY aclk 60L -pinDir aresetn left -pinY aresetn 80L
preplace inst axis_spi_slave2_0 -pg 1 -lvl 3 -x 760 -y 250 -defaultsOSRD -pinDir SPI left -pinY SPI 0L -pinDir axis_rx right -pinY axis_rx 0R -pinDir axis_tx right -pinY axis_tx 20R -pinDir aclk left -pinY aclk 40L -pinDir aresetn left -pinY aresetn 60L
preplace inst leds_0 -pg 1 -lvl 6 -x 1940 -y 770 -defaultsOSRD -pinDir clk left -pinY clk 0L -pinDir rst left -pinY rst 20L -pinDir led right -pinY led 20R
preplace inst leds_1 -pg 1 -lvl 6 -x 1940 -y 970 -defaultsOSRD -pinDir clk left -pinY clk 0L -pinDir rst left -pinY rst 20L -pinDir led right -pinY led 60R
preplace inst fmc_slv_if_1 -pg 1 -lvl 3 -x 760 -y 850 -defaultsOSRD -pinDir FMC left -pinY FMC 0L -pinDir BRAM right -pinY BRAM 0R
preplace inst dummy_fmc_0 -pg 1 -lvl 7 -x 2340 -y 750 -swap {0 1 2 3 4 5 6 7 8 9 10 11 14 12 13 15} -defaultsOSRD -pinDir s_axis left -pinY s_axis 0L -pinDir bram left -pinY bram 100L -pinDir aclk left -pinY aclk 160L -pinDir aresetn left -pinY aresetn 120L -pinDir pps left -pinY pps 140L -pinDir ts_irq right -pinY ts_irq 30R
preplace inst axi_ads868x_1 -pg 1 -lvl 6 -x 1940 -y 60 -swap {24 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 0 25 26 27 28 29 30 31 32 33 34 35 36 38 37 39 40 41 42 43 44 45 46 47} -defaultsOSRD -pinDir S_AXI left -pinY S_AXI 170L -pinDir M_AXIS right -pinY M_AXIS 0R -pinDir SPI left -pinY SPI 0L -pinDir aclk left -pinY aclk 310L -pinDir aresetn left -pinY aresetn 290L -pinDir pps left -pinY pps 330L -pinDir RST_PD_N right -pinY RST_PD_N 20R -pinDir CH_SEL_A0 right -pinY CH_SEL_A0 40R -pinDir CH_SEL_A1 right -pinY CH_SEL_A1 60R -pinDir CH_SEL_A2 right -pinY CH_SEL_A2 80R -pinDir EN_TCH_A right -pinY EN_TCH_A 110R -pinDir EN_PCH_A right -pinY EN_PCH_A 130R -pinDir EN_TCH_B right -pinY EN_TCH_B 150R -pinDir EN_PCH_B right -pinY EN_PCH_B 170R
preplace netloc gclk_100m 1 1 6 260 290 650 170 910 170 1370 650 1810 530 2190
preplace netloc clk_wiz_locked 1 1 1 240 410n
preplace netloc ARESETN_1 1 2 3 650J 390 NJ 390 1410
preplace netloc fpga_rst_s 1 0 4 NJ 500 220 710 630J 630 930
preplace netloc a7_gclk_s 1 0 1 NJ 370
preplace netloc gclk_20m 1 1 6 NJ 390 630J 410 NJ 410 1390J 610 1730J 490 N
preplace netloc axi_quad_spi_0_ip2intc_irpt 1 6 1 2210 350n
preplace netloc pro_rst_50_peripheral_aresetn 1 2 5 610 190 870 430 1350J 630 1790 510 2150
preplace netloc ptp_clk_s 1 0 3 NJ 470 NJ 470 NJ
preplace netloc clk_wiz_ptp_clk_locked 1 3 1 890 490n
preplace netloc clk_wiz_ptp_clk_clk_out1 1 3 4 930 450 1310 670 1750 910 NJ
preplace netloc proc_sys_reset_ptp_peripheral_reset 1 4 2 1270 990 NJ
preplace netloc xlconstant_0_dout 1 7 1 NJ 1330
preplace netloc fpga_led_s 1 7 1 NJ 1030
preplace netloc fpga_run_s 1 7 1 NJ 1130
preplace netloc fpga_test_s 1 7 1 NJ 1230
preplace netloc pps_in_0_1 1 0 5 NJ 790 NJ 790 NJ 790 NJ 790 NJ
preplace netloc pps_receiver_0_pps_out 1 5 2 1710 710 2090
preplace netloc M03_ARESETN_1 1 4 3 1410 590 1690 550 2110J
preplace netloc dummy_fmc_0_ts_irq 1 7 1 NJ 780
preplace netloc proc_sys_reset_gclk_peripheral_reset 1 2 4 NJ 650 NJ 650 1290J 690 1690
preplace netloc leds_0_led 1 6 1 2070 790n
preplace netloc leds_1_led 1 6 1 N 1030
preplace netloc axi_ads868x_1_RST_PD_N 1 6 2 2150J 50 NJ
preplace netloc axi_ads868x_1_CH_SEL_A0 1 6 2 2190J 80 NJ
preplace netloc axi_ads868x_1_CH_SEL_A1 1 6 2 2210J 110 NJ
preplace netloc axi_ads868x_1_CH_SEL_A2 1 6 2 NJ 140 NJ
preplace netloc axi_ads868x_1_EN_TCH_A 1 6 2 NJ 170 NJ
preplace netloc axi_ads868x_1_EN_PCH_A 1 6 2 NJ 190 2510J
preplace netloc axi_ads868x_1_EN_TCH_B 1 6 2 NJ 210 2490J
preplace netloc axi_ads868x_1_EN_PCH_B 1 6 2 NJ 230 2470J
preplace netloc axi_ads868x_1_M_AXIS 1 6 1 2130 60n
preplace netloc SPI_0_2 1 0 6 NJ 60 NJ 60 NJ 60 NJ 60 NJ 60 NJ
preplace netloc axi_interconnect_0_M01_AXI 1 5 2 NJ 450 2090
preplace netloc FMC_1 1 0 3 NJ 850 NJ 850 NJ
preplace netloc axi_intc_0_interrupt 1 7 1 NJ 320
preplace netloc axi_quad_spi_0_SPI_0 1 7 1 NJ 500
preplace netloc axi_interconnect_M02_AXI 1 5 1 1770 530n
preplace netloc axi_bram_ctrl_0_BRAM_PORTB 1 6 1 N 650
preplace netloc axis_axi_master_1_M_AXIS 1 3 1 N 270
preplace netloc axis_axi_master_1_M_AXI_LITE 1 4 1 N 230
preplace netloc axis_spi_slave2_0_axis_rx 1 3 1 N 250
preplace netloc axi_interconnect_M03_AXI 1 5 1 N 230
preplace netloc dummy_fmc_0_bram 1 4 3 NJ 850 NJ 850 NJ
preplace netloc jtag_axi_M_AXI 1 4 1 1330 250n
preplace netloc fmc_slv_if_1_BRAM 1 3 1 NJ 850
preplace netloc axi_interconnect_0_M00_AXI 1 5 2 NJ 470 2170
preplace netloc SPI_0_1 1 0 3 NJ 250 NJ 250 NJ
preplace netloc axi_bram_ctrl_0_BRAM_PORTA 1 6 1 N 630
levelinfo -pg 1 -10 130 440 760 1100 1550 1940 2340 2530
pagesize -pg 1 -db -bbox -sgen -160 0 2710 1390
",
   "Color Coded_ScaleFactor":"0.532374",
   "Color Coded_TopLeft":"-286,0",
   "Default View_ScaleFactor":"0.528497",
   "Default View_TopLeft":"-125,-97",
   "ExpandedHierarchyInLayout":"",
   "Grouping and No Loops_ScaleFactor":"0.567718",
   "Grouping and No Loops_TopLeft":"-123,-176",
   "No Loops_ScaleFactor":"0.547406",
   "No Loops_TopLeft":"-124,-194",
   "PinnedBlocks":"",
   "Reduced Jogs_ScaleFactor":"0.5625",
   "Reduced Jogs_TopLeft":"-124,-165",
   "commentid":"",
   "guistr":"# # String gsaved with Nlview 7.0.21  2019-05-29 bk=1.5064 VDI=41 GEI=36 GUI=JA:9.0 non-TLS-threadsafe
#  -string -flagsOSRD
preplace port A7_CONFIG_QSPI -pg 1 -lvl 8 -x 2020 -y 390 -defaultsOSRD
preplace port FPGA_MCU_INTR -pg 1 -lvl 8 -x 2020 -y 230 -defaultsOSRD
preplace port FPGA_RST -pg 1 -lvl 0 -x 0 -y 150 -defaultsOSRD
preplace port A7_GCLK -pg 1 -lvl 0 -x 0 -y 400 -defaultsOSRD
preplace inst jtag_axi -pg 1 -lvl 3 -x 660 -y 80 -defaultsOSRD
preplace inst axi_interconnect -pg 1 -lvl 5 -x 1250 -y 200 -defaultsOSRD
preplace inst axi_quad_spi -pg 1 -lvl 6 -x 1598 -y 410 -defaultsOSRD
preplace inst clk_wiz -pg 1 -lvl 1 -x 110 -y 400 -defaultsOSRD
preplace inst pro_rst_50 -pg 1 -lvl 2 -x 390 -y 170 -defaultsOSRD
preplace inst axi_intc -pg 1 -lvl 6 -x 1598 -y 230 -defaultsOSRD
preplace inst blk_mem_gen_0 -pg 1 -lvl 7 -x 1870 -y 80 -defaultsOSRD
preplace inst axi_bram_ctrl_0 -pg 1 -lvl 6 -x 1598 -y 80 -defaultsOSRD
preplace inst axi_vip -pg 1 -lvl 4 -x 870 -y 100 -defaultsOSRD
preplace netloc clk_wiz_clk_out1 1 1 5 200 70 560 10 760 20 970 360 1420
preplace netloc clk_wiz_locked 1 1 1 210 190n
preplace netloc ARESETN_1 1 2 3 N 190 770 10 980
preplace netloc reset_rtl_0_1 1 0 2 NJ 150 NJ
preplace netloc A7_GCLK_1 1 0 1 NJ 400
preplace netloc clk_wiz_clk_out2 1 1 5 NJ 400 NJ 400 NJ 400 NJ 400 N
preplace netloc axi_quad_spi_0_ip2intc_irpt 1 5 2 1440 320 1740
preplace netloc pro_rst_50_peripheral_aresetn 1 2 4 560 370 NJ 370 NJ 370 1430
preplace netloc axi_interconnect_0_M00_AXI 1 5 1 1410 180n
preplace netloc axi_quad_spi_0_SPI_0 1 6 2 NJ 390 NJ
preplace netloc axi_interconnect_M02_AXI 1 5 1 1400 60n
preplace netloc axi_interconnect_0_M01_AXI 1 5 1 N 200
preplace netloc axi_bram_ctrl_0_BRAM_PORTB 1 6 1 N 90
preplace netloc axi_bram_ctrl_0_BRAM_PORTA 1 6 1 N 70
preplace netloc axi_intc_0_interrupt 1 6 2 NJ 230 NJ
preplace netloc axi_vip_0_M_AXI 1 4 1 N 100
preplace netloc jtag_axi_M_AXI 1 3 1 N 80
preplace cgraphic comment_0 place bot -46 -18 textcolor 4 linecolor 3 linewidth 2
levelinfo -pg 1 0 110 390 660 870 1250 1598 1870 2020
pagesize -pg 1 -db -bbox -sgen -130 0 2200 690
"
}
{
   """"""""""""""""""""""""""""""""""""""""""""""""""""""""da_axi4_cnt"""""""""""""""""""""""""""""""""""""""""""""""""""""""":"3",
   """"""""""""""""""""""""""""""""""""""""""""""""""""""""da_board_cnt"""""""""""""""""""""""""""""""""""""""""""""""""""""""":"5",
   """"""""""""""""""""""""""""""""""""""""""""""""""""""""da_bram_cntlr_cnt"""""""""""""""""""""""""""""""""""""""""""""""""""""""":"2",
   """"""""""""""""""""""""""""""""""""""""""""""""""""""""da_clkrst_cnt"""""""""""""""""""""""""""""""""""""""""""""""""""""""":"2",
   """"""""""""""""""""""""""""""""""""""""""""""""da_clkrst_cnt"""""""""""""""""""""""""""""""""""""""""""""""":"1"
}
