{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1523663008599 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1523663008608 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 13 16:43:28 2018 " "Processing started: Fri Apr 13 16:43:28 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1523663008608 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523663008608 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Part6 -c Part6 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Part6 -c Part6" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523663008608 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1523663009020 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1523663009020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part6.sv 1 1 " "Found 1 design units, including 1 entities, in source file part6.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Part6 " "Found entity 1: Part6" {  } { { "Part6.sv" "" { Text "C:/Users/Epimetheus/Documents/Digital Systems Design/Labs/HW1/Part6/Part6.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523663020621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523663020621 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"reg\";  expecting \";\" Mux_8_to_1.sv(17) " "Verilog HDL syntax error at Mux_8_to_1.sv(17) near text: \"reg\";  expecting \";\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "Mux_8_to_1.sv" "" { Text "C:/Users/Epimetheus/Documents/Digital Systems Design/Labs/HW1/Part6/Mux_8_to_1.sv" 17 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1523663020624 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 Mux_8_to_1.sv(32) " "Verilog HDL Expression warning at Mux_8_to_1.sv(32): truncated literal to match 8 bits" {  } { { "Mux_8_to_1.sv" "" { Text "C:/Users/Epimetheus/Documents/Digital Systems Design/Labs/HW1/Part6/Mux_8_to_1.sv" 32 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1523663020624 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"always_comb\";  expecting \"end\" Mux_8_to_1.sv(34) " "Verilog HDL syntax error at Mux_8_to_1.sv(34) near text: \"always_comb\";  expecting \"end\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "Mux_8_to_1.sv" "" { Text "C:/Users/Epimetheus/Documents/Digital Systems Design/Labs/HW1/Part6/Mux_8_to_1.sv" 34 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1523663020624 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR_EOF" ";  expecting \"end\" Mux_8_to_1.sv(42) " "Verilog HDL syntax error at Mux_8_to_1.sv(42) near end of file ;  expecting \"end\"" {  } { { "Mux_8_to_1.sv" "" { Text "C:/Users/Epimetheus/Documents/Digital Systems Design/Labs/HW1/Part6/Mux_8_to_1.sv" 42 0 0 } }  } 0 10171 "Verilog HDL syntax error at %2!s! near end of file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523663020625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_8_to_1.sv 0 0 " "Found 0 design units, including 0 entities, in source file mux_8_to_1.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523663020625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_3w_8_to_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux_3w_8_to_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mux_3w_8_to_1 " "Found entity 1: Mux_3w_8_to_1" {  } { { "Mux_3w_8_to_1.sv" "" { Text "C:/Users/Epimetheus/Documents/Digital Systems Design/Labs/HW1/Part6/Mux_3w_8_to_1.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523663020627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523663020627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexhelo.sv 1 1 " "Found 1 design units, including 1 entities, in source file hexhelo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HexHELO " "Found entity 1: HexHELO" {  } { { "HexHELO.sv" "" { Text "C:/Users/Epimetheus/Documents/Digital Systems Design/Labs/HW1/Part6/HexHELO.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523663020629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523663020629 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "563 " "Peak virtual memory: 563 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1523663020701 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Apr 13 16:43:40 2018 " "Processing ended: Fri Apr 13 16:43:40 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1523663020701 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1523663020701 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1523663020701 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1523663020701 ""}
