{
  "module_name": "cache.json",
  "hash_id": "171c9f689064ce1d21352fb3cc53c948227d3ec921c3efb0e0c244e49c5b2005",
  "original_prompt": "Ingested from linux-6.6.14/tools/perf/pmu-events/arch/x86/bonnell/cache.json",
  "human_readable_source": "[\n    {\n        \"BriefDescription\": \"L1 Data Cacheable reads and writes\",\n        \"EventCode\": \"0x40\",\n        \"EventName\": \"L1D_CACHE.ALL_CACHE_REF\",\n        \"SampleAfterValue\": \"2000000\",\n        \"UMask\": \"0xa3\"\n    },\n    {\n        \"BriefDescription\": \"L1 Data reads and writes\",\n        \"EventCode\": \"0x40\",\n        \"EventName\": \"L1D_CACHE.ALL_REF\",\n        \"SampleAfterValue\": \"2000000\",\n        \"UMask\": \"0x83\"\n    },\n    {\n        \"BriefDescription\": \"Modified cache lines evicted from the L1 data cache\",\n        \"EventCode\": \"0x40\",\n        \"EventName\": \"L1D_CACHE.EVICT\",\n        \"SampleAfterValue\": \"200000\",\n        \"UMask\": \"0x10\"\n    },\n    {\n        \"BriefDescription\": \"L1 Cacheable Data Reads\",\n        \"EventCode\": \"0x40\",\n        \"EventName\": \"L1D_CACHE.LD\",\n        \"SampleAfterValue\": \"2000000\",\n        \"UMask\": \"0xa1\"\n    },\n    {\n        \"BriefDescription\": \"L1 Data line replacements\",\n        \"EventCode\": \"0x40\",\n        \"EventName\": \"L1D_CACHE.REPL\",\n        \"SampleAfterValue\": \"200000\",\n        \"UMask\": \"0x8\"\n    },\n    {\n        \"BriefDescription\": \"Modified cache lines allocated in the L1 data cache\",\n        \"EventCode\": \"0x40\",\n        \"EventName\": \"L1D_CACHE.REPLM\",\n        \"SampleAfterValue\": \"200000\",\n        \"UMask\": \"0x48\"\n    },\n    {\n        \"BriefDescription\": \"L1 Cacheable Data Writes\",\n        \"EventCode\": \"0x40\",\n        \"EventName\": \"L1D_CACHE.ST\",\n        \"SampleAfterValue\": \"2000000\",\n        \"UMask\": \"0xa2\"\n    },\n    {\n        \"BriefDescription\": \"Cycles L2 address bus is in use.\",\n        \"EventCode\": \"0x21\",\n        \"EventName\": \"L2_ADS.SELF\",\n        \"SampleAfterValue\": \"200000\",\n        \"UMask\": \"0x40\"\n    },\n    {\n        \"BriefDescription\": \"All data requests from the L1 data cache\",\n        \"EventCode\": \"0x2C\",\n        \"EventName\": \"L2_DATA_RQSTS.SELF.E_STATE\",\n        \"SampleAfterValue\": \"200000\",\n        \"UMask\": \"0x44\"\n    },\n    {\n        \"BriefDescription\": \"All data requests from the L1 data cache\",\n        \"EventCode\": \"0x2C\",\n        \"EventName\": \"L2_DATA_RQSTS.SELF.I_STATE\",\n        \"SampleAfterValue\": \"200000\",\n        \"UMask\": \"0x41\"\n    },\n    {\n        \"BriefDescription\": \"All data requests from the L1 data cache\",\n        \"EventCode\": \"0x2C\",\n        \"EventName\": \"L2_DATA_RQSTS.SELF.MESI\",\n        \"SampleAfterValue\": \"200000\",\n        \"UMask\": \"0x4f\"\n    },\n    {\n        \"BriefDescription\": \"All data requests from the L1 data cache\",\n        \"EventCode\": \"0x2C\",\n        \"EventName\": \"L2_DATA_RQSTS.SELF.M_STATE\",\n        \"SampleAfterValue\": \"200000\",\n        \"UMask\": \"0x48\"\n    },\n    {\n        \"BriefDescription\": \"All data requests from the L1 data cache\",\n        \"EventCode\": \"0x2C\",\n        \"EventName\": \"L2_DATA_RQSTS.SELF.S_STATE\",\n        \"SampleAfterValue\": \"200000\",\n        \"UMask\": \"0x42\"\n    },\n    {\n        \"BriefDescription\": \"Cycles the L2 cache data bus is busy.\",\n        \"EventCode\": \"0x22\",\n        \"EventName\": \"L2_DBUS_BUSY.SELF\",\n        \"SampleAfterValue\": \"200000\",\n        \"UMask\": \"0x40\"\n    },\n    {\n        \"BriefDescription\": \"Cycles the L2 transfers data to the core.\",\n        \"EventCode\": \"0x23\",\n        \"EventName\": \"L2_DBUS_BUSY_RD.SELF\",\n        \"SampleAfterValue\": \"200000\",\n        \"UMask\": \"0x40\"\n    },\n    {\n        \"BriefDescription\": \"L2 cacheable instruction fetch requests\",\n        \"EventCode\": \"0x28\",\n        \"EventName\": \"L2_IFETCH.SELF.E_STATE\",\n        \"SampleAfterValue\": \"200000\",\n        \"UMask\": \"0x44\"\n    },\n    {\n        \"BriefDescription\": \"L2 cacheable instruction fetch requests\",\n        \"EventCode\": \"0x28\",\n        \"EventName\": \"L2_IFETCH.SELF.I_STATE\",\n        \"SampleAfterValue\": \"200000\",\n        \"UMask\": \"0x41\"\n    },\n    {\n        \"BriefDescription\": \"L2 cacheable instruction fetch requests\",\n        \"EventCode\": \"0x28\",\n        \"EventName\": \"L2_IFETCH.SELF.MESI\",\n        \"SampleAfterValue\": \"200000\",\n        \"UMask\": \"0x4f\"\n    },\n    {\n        \"BriefDescription\": \"L2 cacheable instruction fetch requests\",\n        \"EventCode\": \"0x28\",\n        \"EventName\": \"L2_IFETCH.SELF.M_STATE\",\n        \"SampleAfterValue\": \"200000\",\n        \"UMask\": \"0x48\"\n    },\n    {\n        \"BriefDescription\": \"L2 cacheable instruction fetch requests\",\n        \"EventCode\": \"0x28\",\n        \"EventName\": \"L2_IFETCH.SELF.S_STATE\",\n        \"SampleAfterValue\": \"200000\",\n        \"UMask\": \"0x42\"\n    },\n    {\n        \"BriefDescription\": \"L2 cache reads\",\n        \"EventCode\": \"0x29\",\n        \"EventName\": \"L2_LD.SELF.ANY.E_STATE\",\n        \"SampleAfterValue\": \"200000\",\n        \"UMask\": \"0x74\"\n    },\n    {\n        \"BriefDescription\": \"L2 cache reads\",\n        \"EventCode\": \"0x29\",\n        \"EventName\": \"L2_LD.SELF.ANY.I_STATE\",\n        \"SampleAfterValue\": \"200000\",\n        \"UMask\": \"0x71\"\n    },\n    {\n        \"BriefDescription\": \"L2 cache reads\",\n        \"EventCode\": \"0x29\",\n        \"EventName\": \"L2_LD.SELF.ANY.MESI\",\n        \"SampleAfterValue\": \"200000\",\n        \"UMask\": \"0x7f\"\n    },\n    {\n        \"BriefDescription\": \"L2 cache reads\",\n        \"EventCode\": \"0x29\",\n        \"EventName\": \"L2_LD.SELF.ANY.M_STATE\",\n        \"SampleAfterValue\": \"200000\",\n        \"UMask\": \"0x78\"\n    },\n    {\n        \"BriefDescription\": \"L2 cache reads\",\n        \"EventCode\": \"0x29\",\n        \"EventName\": \"L2_LD.SELF.ANY.S_STATE\",\n        \"SampleAfterValue\": \"200000\",\n        \"UMask\": \"0x72\"\n    },\n    {\n        \"BriefDescription\": \"L2 cache reads\",\n        \"EventCode\": \"0x29\",\n        \"EventName\": \"L2_LD.SELF.DEMAND.E_STATE\",\n        \"SampleAfterValue\": \"200000\",\n        \"UMask\": \"0x44\"\n    },\n    {\n        \"BriefDescription\": \"L2 cache reads\",\n        \"EventCode\": \"0x29\",\n        \"EventName\": \"L2_LD.SELF.DEMAND.I_STATE\",\n        \"SampleAfterValue\": \"200000\",\n        \"UMask\": \"0x41\"\n    },\n    {\n        \"BriefDescription\": \"L2 cache reads\",\n        \"EventCode\": \"0x29\",\n        \"EventName\": \"L2_LD.SELF.DEMAND.MESI\",\n        \"SampleAfterValue\": \"200000\",\n        \"UMask\": \"0x4f\"\n    },\n    {\n        \"BriefDescription\": \"L2 cache reads\",\n        \"EventCode\": \"0x29\",\n        \"EventName\": \"L2_LD.SELF.DEMAND.M_STATE\",\n        \"SampleAfterValue\": \"200000\",\n        \"UMask\": \"0x48\"\n    },\n    {\n        \"BriefDescription\": \"L2 cache reads\",\n        \"EventCode\": \"0x29\",\n        \"EventName\": \"L2_LD.SELF.DEMAND.S_STATE\",\n        \"SampleAfterValue\": \"200000\",\n        \"UMask\": \"0x42\"\n    },\n    {\n        \"BriefDescription\": \"L2 cache reads\",\n        \"EventCode\": \"0x29\",\n        \"EventName\": \"L2_LD.SELF.PREFETCH.E_STATE\",\n        \"SampleAfterValue\": \"200000\",\n        \"UMask\": \"0x54\"\n    },\n    {\n        \"BriefDescription\": \"L2 cache reads\",\n        \"EventCode\": \"0x29\",\n        \"EventName\": \"L2_LD.SELF.PREFETCH.I_STATE\",\n        \"SampleAfterValue\": \"200000\",\n        \"UMask\": \"0x51\"\n    },\n    {\n        \"BriefDescription\": \"L2 cache reads\",\n        \"EventCode\": \"0x29\",\n        \"EventName\": \"L2_LD.SELF.PREFETCH.MESI\",\n        \"SampleAfterValue\": \"200000\",\n        \"UMask\": \"0x5f\"\n    },\n    {\n        \"BriefDescription\": \"L2 cache reads\",\n        \"EventCode\": \"0x29\",\n        \"EventName\": \"L2_LD.SELF.PREFETCH.M_STATE\",\n        \"SampleAfterValue\": \"200000\",\n        \"UMask\": \"0x58\"\n    },\n    {\n        \"BriefDescription\": \"L2 cache reads\",\n        \"EventCode\": \"0x29\",\n        \"EventName\": \"L2_LD.SELF.PREFETCH.S_STATE\",\n        \"SampleAfterValue\": \"200000\",\n        \"UMask\": \"0x52\"\n    },\n    {\n        \"BriefDescription\": \"All read requests from L1 instruction and data caches\",\n        \"EventCode\": \"0x2D\",\n        \"EventName\": \"L2_LD_IFETCH.SELF.E_STATE\",\n        \"SampleAfterValue\": \"200000\",\n        \"UMask\": \"0x44\"\n    },\n    {\n        \"BriefDescription\": \"All read requests from L1 instruction and data caches\",\n        \"EventCode\": \"0x2D\",\n        \"EventName\": \"L2_LD_IFETCH.SELF.I_STATE\",\n        \"SampleAfterValue\": \"200000\",\n        \"UMask\": \"0x41\"\n    },\n    {\n        \"BriefDescription\": \"All read requests from L1 instruction and data caches\",\n        \"EventCode\": \"0x2D\",\n        \"EventName\": \"L2_LD_IFETCH.SELF.MESI\",\n        \"SampleAfterValue\": \"200000\",\n        \"UMask\": \"0x4f\"\n    },\n    {\n        \"BriefDescription\": \"All read requests from L1 instruction and data caches\",\n        \"EventCode\": \"0x2D\",\n        \"EventName\": \"L2_LD_IFETCH.SELF.M_STATE\",\n        \"SampleAfterValue\": \"200000\",\n        \"UMask\": \"0x48\"\n    },\n    {\n        \"BriefDescription\": \"All read requests from L1 instruction and data caches\",\n        \"EventCode\": \"0x2D\",\n        \"EventName\": \"L2_LD_IFETCH.SELF.S_STATE\",\n        \"SampleAfterValue\": \"200000\",\n        \"UMask\": \"0x42\"\n    },\n    {\n        \"BriefDescription\": \"L2 cache misses.\",\n        \"EventCode\": \"0x24\",\n        \"EventName\": \"L2_LINES_IN.SELF.ANY\",\n        \"SampleAfterValue\": \"200000\",\n        \"UMask\": \"0x70\"\n    },\n    {\n        \"BriefDescription\": \"L2 cache misses.\",\n        \"EventCode\": \"0x24\",\n        \"EventName\": \"L2_LINES_IN.SELF.DEMAND\",\n        \"SampleAfterValue\": \"200000\",\n        \"UMask\": \"0x40\"\n    },\n    {\n        \"BriefDescription\": \"L2 cache misses.\",\n        \"EventCode\": \"0x24\",\n        \"EventName\": \"L2_LINES_IN.SELF.PREFETCH\",\n        \"SampleAfterValue\": \"200000\",\n        \"UMask\": \"0x50\"\n    },\n    {\n        \"BriefDescription\": \"L2 cache lines evicted.\",\n        \"EventCode\": \"0x26\",\n        \"EventName\": \"L2_LINES_OUT.SELF.ANY\",\n        \"SampleAfterValue\": \"200000\",\n        \"UMask\": \"0x70\"\n    },\n    {\n        \"BriefDescription\": \"L2 cache lines evicted.\",\n        \"EventCode\": \"0x26\",\n        \"EventName\": \"L2_LINES_OUT.SELF.DEMAND\",\n        \"SampleAfterValue\": \"200000\",\n        \"UMask\": \"0x40\"\n    },\n    {\n        \"BriefDescription\": \"L2 cache lines evicted.\",\n        \"EventCode\": \"0x26\",\n        \"EventName\": \"L2_LINES_OUT.SELF.PREFETCH\",\n        \"SampleAfterValue\": \"200000\",\n        \"UMask\": \"0x50\"\n    },\n    {\n        \"BriefDescription\": \"L2 locked accesses\",\n        \"EventCode\": \"0x2B\",\n        \"EventName\": \"L2_LOCK.SELF.E_STATE\",\n        \"SampleAfterValue\": \"200000\",\n        \"UMask\": \"0x44\"\n    },\n    {\n        \"BriefDescription\": \"L2 locked accesses\",\n        \"EventCode\": \"0x2B\",\n        \"EventName\": \"L2_LOCK.SELF.I_STATE\",\n        \"SampleAfterValue\": \"200000\",\n        \"UMask\": \"0x41\"\n    },\n    {\n        \"BriefDescription\": \"L2 locked accesses\",\n        \"EventCode\": \"0x2B\",\n        \"EventName\": \"L2_LOCK.SELF.MESI\",\n        \"SampleAfterValue\": \"200000\",\n        \"UMask\": \"0x4f\"\n    },\n    {\n        \"BriefDescription\": \"L2 locked accesses\",\n        \"EventCode\": \"0x2B\",\n        \"EventName\": \"L2_LOCK.SELF.M_STATE\",\n        \"SampleAfterValue\": \"200000\",\n        \"UMask\": \"0x48\"\n    },\n    {\n        \"BriefDescription\": \"L2 locked accesses\",\n        \"EventCode\": \"0x2B\",\n        \"EventName\": \"L2_LOCK.SELF.S_STATE\",\n        \"SampleAfterValue\": \"200000\",\n        \"UMask\": \"0x42\"\n    },\n    {\n        \"BriefDescription\": \"L2 cache line modifications.\",\n        \"EventCode\": \"0x25\",\n        \"EventName\": \"L2_M_LINES_IN.SELF\",\n        \"SampleAfterValue\": \"200000\",\n        \"UMask\": \"0x40\"\n    },\n    {\n        \"BriefDescription\": \"Modified lines evicted from the L2 cache\",\n        \"EventCode\": \"0x27\",\n        \"EventName\": \"L2_M_LINES_OUT.SELF.ANY\",\n        \"SampleAfterValue\": \"200000\",\n        \"UMask\": \"0x70\"\n    },\n    {\n        \"BriefDescription\": \"Modified lines evicted from the L2 cache\",\n        \"EventCode\": \"0x27\",\n        \"EventName\": \"L2_M_LINES_OUT.SELF.DEMAND\",\n        \"SampleAfterValue\": \"200000\",\n        \"UMask\": \"0x40\"\n    },\n    {\n        \"BriefDescription\": \"Modified lines evicted from the L2 cache\",\n        \"EventCode\": \"0x27\",\n        \"EventName\": \"L2_M_LINES_OUT.SELF.PREFETCH\",\n        \"SampleAfterValue\": \"200000\",\n        \"UMask\": \"0x50\"\n    },\n    {\n        \"BriefDescription\": \"Cycles no L2 cache requests are pending\",\n        \"EventCode\": \"0x32\",\n        \"EventName\": \"L2_NO_REQ.SELF\",\n        \"SampleAfterValue\": \"200000\",\n        \"UMask\": \"0x40\"\n    },\n    {\n        \"BriefDescription\": \"Rejected L2 cache requests\",\n        \"EventCode\": \"0x30\",\n        \"EventName\": \"L2_REJECT_BUSQ.SELF.ANY.E_STATE\",\n        \"SampleAfterValue\": \"200000\",\n        \"UMask\": \"0x74\"\n    },\n    {\n        \"BriefDescription\": \"Rejected L2 cache requests\",\n        \"EventCode\": \"0x30\",\n        \"EventName\": \"L2_REJECT_BUSQ.SELF.ANY.I_STATE\",\n        \"SampleAfterValue\": \"200000\",\n        \"UMask\": \"0x71\"\n    },\n    {\n        \"BriefDescription\": \"Rejected L2 cache requests\",\n        \"EventCode\": \"0x30\",\n        \"EventName\": \"L2_REJECT_BUSQ.SELF.ANY.MESI\",\n        \"SampleAfterValue\": \"200000\",\n        \"UMask\": \"0x7f\"\n    },\n    {\n        \"BriefDescription\": \"Rejected L2 cache requests\",\n        \"EventCode\": \"0x30\",\n        \"EventName\": \"L2_REJECT_BUSQ.SELF.ANY.M_STATE\",\n        \"SampleAfterValue\": \"200000\",\n        \"UMask\": \"0x78\"\n    },\n    {\n        \"BriefDescription\": \"Rejected L2 cache requests\",\n        \"EventCode\": \"0x30\",\n        \"EventName\": \"L2_REJECT_BUSQ.SELF.ANY.S_STATE\",\n        \"SampleAfterValue\": \"200000\",\n        \"UMask\": \"0x72\"\n    },\n    {\n        \"BriefDescription\": \"Rejected L2 cache requests\",\n        \"EventCode\": \"0x30\",\n        \"EventName\": \"L2_REJECT_BUSQ.SELF.DEMAND.E_STATE\",\n        \"SampleAfterValue\": \"200000\",\n        \"UMask\": \"0x44\"\n    },\n    {\n        \"BriefDescription\": \"Rejected L2 cache requests\",\n        \"EventCode\": \"0x30\",\n        \"EventName\": \"L2_REJECT_BUSQ.SELF.DEMAND.I_STATE\",\n        \"SampleAfterValue\": \"200000\",\n        \"UMask\": \"0x41\"\n    },\n    {\n        \"BriefDescription\": \"Rejected L2 cache requests\",\n        \"EventCode\": \"0x30\",\n        \"EventName\": \"L2_REJECT_BUSQ.SELF.DEMAND.MESI\",\n        \"SampleAfterValue\": \"200000\",\n        \"UMask\": \"0x4f\"\n    },\n    {\n        \"BriefDescription\": \"Rejected L2 cache requests\",\n        \"EventCode\": \"0x30\",\n        \"EventName\": \"L2_REJECT_BUSQ.SELF.DEMAND.M_STATE\",\n        \"SampleAfterValue\": \"200000\",\n        \"UMask\": \"0x48\"\n    },\n    {\n        \"BriefDescription\": \"Rejected L2 cache requests\",\n        \"EventCode\": \"0x30\",\n        \"EventName\": \"L2_REJECT_BUSQ.SELF.DEMAND.S_STATE\",\n        \"SampleAfterValue\": \"200000\",\n        \"UMask\": \"0x42\"\n    },\n    {\n        \"BriefDescription\": \"Rejected L2 cache requests\",\n        \"EventCode\": \"0x30\",\n        \"EventName\": \"L2_REJECT_BUSQ.SELF.PREFETCH.E_STATE\",\n        \"SampleAfterValue\": \"200000\",\n        \"UMask\": \"0x54\"\n    },\n    {\n        \"BriefDescription\": \"Rejected L2 cache requests\",\n        \"EventCode\": \"0x30\",\n        \"EventName\": \"L2_REJECT_BUSQ.SELF.PREFETCH.I_STATE\",\n        \"SampleAfterValue\": \"200000\",\n        \"UMask\": \"0x51\"\n    },\n    {\n        \"BriefDescription\": \"Rejected L2 cache requests\",\n        \"EventCode\": \"0x30\",\n        \"EventName\": \"L2_REJECT_BUSQ.SELF.PREFETCH.MESI\",\n        \"SampleAfterValue\": \"200000\",\n        \"UMask\": \"0x5f\"\n    },\n    {\n        \"BriefDescription\": \"Rejected L2 cache requests\",\n        \"EventCode\": \"0x30\",\n        \"EventName\": \"L2_REJECT_BUSQ.SELF.PREFETCH.M_STATE\",\n        \"SampleAfterValue\": \"200000\",\n        \"UMask\": \"0x58\"\n    },\n    {\n        \"BriefDescription\": \"Rejected L2 cache requests\",\n        \"EventCode\": \"0x30\",\n        \"EventName\": \"L2_REJECT_BUSQ.SELF.PREFETCH.S_STATE\",\n        \"SampleAfterValue\": \"200000\",\n        \"UMask\": \"0x52\"\n    },\n    {\n        \"BriefDescription\": \"L2 cache requests\",\n        \"EventCode\": \"0x2E\",\n        \"EventName\": \"L2_RQSTS.SELF.ANY.E_STATE\",\n        \"SampleAfterValue\": \"200000\",\n        \"UMask\": \"0x74\"\n    },\n    {\n        \"BriefDescription\": \"L2 cache requests\",\n        \"EventCode\": \"0x2E\",\n        \"EventName\": \"L2_RQSTS.SELF.ANY.I_STATE\",\n        \"SampleAfterValue\": \"200000\",\n        \"UMask\": \"0x71\"\n    },\n    {\n        \"BriefDescription\": \"L2 cache requests\",\n        \"EventCode\": \"0x2E\",\n        \"EventName\": \"L2_RQSTS.SELF.ANY.MESI\",\n        \"SampleAfterValue\": \"200000\",\n        \"UMask\": \"0x7f\"\n    },\n    {\n        \"BriefDescription\": \"L2 cache requests\",\n        \"EventCode\": \"0x2E\",\n        \"EventName\": \"L2_RQSTS.SELF.ANY.M_STATE\",\n        \"SampleAfterValue\": \"200000\",\n        \"UMask\": \"0x78\"\n    },\n    {\n        \"BriefDescription\": \"L2 cache requests\",\n        \"EventCode\": \"0x2E\",\n        \"EventName\": \"L2_RQSTS.SELF.ANY.S_STATE\",\n        \"SampleAfterValue\": \"200000\",\n        \"UMask\": \"0x72\"\n    },\n    {\n        \"BriefDescription\": \"L2 cache requests\",\n        \"EventCode\": \"0x2E\",\n        \"EventName\": \"L2_RQSTS.SELF.DEMAND.E_STATE\",\n        \"SampleAfterValue\": \"200000\",\n        \"UMask\": \"0x44\"\n    },\n    {\n        \"BriefDescription\": \"L2 cache demand requests from this core that missed the L2\",\n        \"EventCode\": \"0x2E\",\n        \"EventName\": \"L2_RQSTS.SELF.DEMAND.I_STATE\",\n        \"SampleAfterValue\": \"200000\",\n        \"UMask\": \"0x41\"\n    },\n    {\n        \"BriefDescription\": \"L2 cache demand requests from this core\",\n        \"EventCode\": \"0x2E\",\n        \"EventName\": \"L2_RQSTS.SELF.DEMAND.MESI\",\n        \"SampleAfterValue\": \"200000\",\n        \"UMask\": \"0x4f\"\n    },\n    {\n        \"BriefDescription\": \"L2 cache requests\",\n        \"EventCode\": \"0x2E\",\n        \"EventName\": \"L2_RQSTS.SELF.DEMAND.M_STATE\",\n        \"SampleAfterValue\": \"200000\",\n        \"UMask\": \"0x48\"\n    },\n    {\n        \"BriefDescription\": \"L2 cache requests\",\n        \"EventCode\": \"0x2E\",\n        \"EventName\": \"L2_RQSTS.SELF.DEMAND.S_STATE\",\n        \"SampleAfterValue\": \"200000\",\n        \"UMask\": \"0x42\"\n    },\n    {\n        \"BriefDescription\": \"L2 cache requests\",\n        \"EventCode\": \"0x2E\",\n        \"EventName\": \"L2_RQSTS.SELF.PREFETCH.E_STATE\",\n        \"SampleAfterValue\": \"200000\",\n        \"UMask\": \"0x54\"\n    },\n    {\n        \"BriefDescription\": \"L2 cache requests\",\n        \"EventCode\": \"0x2E\",\n        \"EventName\": \"L2_RQSTS.SELF.PREFETCH.I_STATE\",\n        \"SampleAfterValue\": \"200000\",\n        \"UMask\": \"0x51\"\n    },\n    {\n        \"BriefDescription\": \"L2 cache requests\",\n        \"EventCode\": \"0x2E\",\n        \"EventName\": \"L2_RQSTS.SELF.PREFETCH.MESI\",\n        \"SampleAfterValue\": \"200000\",\n        \"UMask\": \"0x5f\"\n    },\n    {\n        \"BriefDescription\": \"L2 cache requests\",\n        \"EventCode\": \"0x2E\",\n        \"EventName\": \"L2_RQSTS.SELF.PREFETCH.M_STATE\",\n        \"SampleAfterValue\": \"200000\",\n        \"UMask\": \"0x58\"\n    },\n    {\n        \"BriefDescription\": \"L2 cache requests\",\n        \"EventCode\": \"0x2E\",\n        \"EventName\": \"L2_RQSTS.SELF.PREFETCH.S_STATE\",\n        \"SampleAfterValue\": \"200000\",\n        \"UMask\": \"0x52\"\n    },\n    {\n        \"BriefDescription\": \"L2 store requests\",\n        \"EventCode\": \"0x2A\",\n        \"EventName\": \"L2_ST.SELF.E_STATE\",\n        \"SampleAfterValue\": \"200000\",\n        \"UMask\": \"0x44\"\n    },\n    {\n        \"BriefDescription\": \"L2 store requests\",\n        \"EventCode\": \"0x2A\",\n        \"EventName\": \"L2_ST.SELF.I_STATE\",\n        \"SampleAfterValue\": \"200000\",\n        \"UMask\": \"0x41\"\n    },\n    {\n        \"BriefDescription\": \"L2 store requests\",\n        \"EventCode\": \"0x2A\",\n        \"EventName\": \"L2_ST.SELF.MESI\",\n        \"SampleAfterValue\": \"200000\",\n        \"UMask\": \"0x4f\"\n    },\n    {\n        \"BriefDescription\": \"L2 store requests\",\n        \"EventCode\": \"0x2A\",\n        \"EventName\": \"L2_ST.SELF.M_STATE\",\n        \"SampleAfterValue\": \"200000\",\n        \"UMask\": \"0x48\"\n    },\n    {\n        \"BriefDescription\": \"L2 store requests\",\n        \"EventCode\": \"0x2A\",\n        \"EventName\": \"L2_ST.SELF.S_STATE\",\n        \"SampleAfterValue\": \"200000\",\n        \"UMask\": \"0x42\"\n    },\n    {\n        \"BriefDescription\": \"Retired loads that hit the L2 cache (precise event).\",\n        \"EventCode\": \"0xCB\",\n        \"EventName\": \"MEM_LOAD_RETIRED.L2_HIT\",\n        \"SampleAfterValue\": \"200000\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Retired loads that miss the L2 cache\",\n        \"EventCode\": \"0xCB\",\n        \"EventName\": \"MEM_LOAD_RETIRED.L2_MISS\",\n        \"SampleAfterValue\": \"10000\",\n        \"UMask\": \"0x2\"\n    }\n]\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}