;redcode
;assert 1
	SPL 0, <-22
	CMP -207, <-120
	MOV -1, <-20
	MOV -4, <-20
	DJN -1, @-20
	SUB @124, 100
	JMP @42, #200
	SUB @124, 106
	JMN 0, <-22
	SLT 9, 420
	SPL 0, <-22
	SPL 0, <-22
	SUB @124, 102
	SUB @121, 103
	JMP 0, <-22
	SUB @121, 106
	JMZ <1, 0
	SPL -4, @-20
	ADD @630, 9
	ADD @630, 9
	ADD @630, 9
	SLT 600, @-42
	SUB -4, <-20
	SUB -4, <-20
	ADD -4, <-20
	JMZ @1, @-20
	JMZ @1, @-20
	SPL 0, #0
	SPL <124, 102
	ADD -4, <-20
	SPL <121, 616
	ADD 270, 1
	SLT 600, @-42
	SPL 0, #0
	SPL <121, 616
	SLT 0, @42
	DJN -1, @-20
	SLT 270, 1
	SPL 0, <-22
	SPL 0, <-22
	MOV -1, <-20
	SLT 900, @42
	MOV -1, <-20
	SPL 0, <-22
	CMP 0, @42
	DJN -1, @-20
	SUB 1, 420
	SPL 0, <-22
	MOV -1, <-20
	CMP -207, <-120
	MOV -4, <-20
