1.107000
instruction cache misses l2

  l2 cache instruction misses                                  185000

