<!-- IBM_PROLOG_BEGIN_TAG                                                   -->
<!-- This is an automatically generated prolog.                             -->
<!--                                                                        -->
<!-- $Source: src/import/chips/p10/procedures/xml/error_info/p10_pm_qme_init_errors.xml $ -->
<!--                                                                        -->
<!-- OpenPOWER sbe Project                                                  -->
<!--                                                                        -->
<!-- Contributors Listed Below - COPYRIGHT 2019,2021                        -->
<!-- [+] International Business Machines Corp.                              -->
<!--                                                                        -->
<!--                                                                        -->
<!-- Licensed under the Apache License, Version 2.0 (the "License");        -->
<!-- you may not use this file except in compliance with the License.       -->
<!-- You may obtain a copy of the License at                                -->
<!--                                                                        -->
<!--     http://www.apache.org/licenses/LICENSE-2.0                         -->
<!--                                                                        -->
<!-- Unless required by applicable law or agreed to in writing, software    -->
<!-- distributed under the License is distributed on an "AS IS" BASIS,      -->
<!-- WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or        -->
<!-- implied. See the License for the specific language governing           -->
<!-- permissions and limitations under the License.                         -->
<!--                                                                        -->
<!-- IBM_PROLOG_END_TAG                                                     -->
<!-- Error definitions for p10_pm_qme_init procedure -->
<!--
     *HWP HWP Owner     :   Greg Still <stillgs@us.ibm.com>
     *HWP Backup Owner  :   David Du   <daviddu@us.ibm.com>
     *HWP FW Owner      :   Prem S Jha <premjha2@in.ibm.com>
     *HWP Team          :   PM
     *HWP Level         :   2
     *HWP Consumed by   :   HB
-->
<hwpErrors>
  <!-- ******************************************************************** -->
  <hwpError>
    <rc>RC_QME_BAD_MODE</rc>
    <description>Unknown mode passed to p10_pm_qme_init.
    </description>
    <ffdc>BADMODE</ffdc>
    <ffdc>CURPROC</ffdc>
    <callout>
      <procedure>CODE</procedure>
      <priority>HIGH</priority>
    </callout>
  </hwpError>
  <!-- ******************************************************************** -->
  <hwpError>
    <rc>RC_QME_VREF_CALIBRATION_FAILED</rc>
    <description>VDMs/IVRM enabled but necessary VREF calibration failed.
    </description>
    <ffdc>CHIP</ffdc>
    <ffdc>VREF_CALIBRATION_ADDRESS</ffdc>
    <ffdc>IS_VDM_ENABLED</ffdc>
    <ffdc>IS_IVRM_ENABLED</ffdc>
    <callout>
      <target>CHIP</target>
      <priority>HIGH</priority>
    </callout>
    <callout>
       <!-- Call out the processor VRM -->
       <hw>
         <hwid>SPIVID_SLAVE_PART</hwid>
          <refTarget>CHIP</refTarget>
        </hw>
        <priority>MEDIUM</priority>
   </callout>
  </hwpError>
  <!-- ******************************************************************** -->
  <hwpError>
    <rc>RC_QME_START_TIMEOUT</rc>
    <description>QME start timed out while waiting for QME Active in OCCFLG register.
    </description>

    <ffdc>CHIP</ffdc>
    <ffdc>PPE_STATE_MODE</ffdc>
    <ffdc>OCC_FLAG_REG_VAL</ffdc>
    <ffdc>XSR_REG_VAL</ffdc>
    <ffdc>IR_REG_VAL</ffdc>

    <!-- <collectFfdc>p10_collect_ppe_state, CHIP, PPE_STATE_MODE, PPE_BASE_ADDRESS_LIST</collectFfdc>

    <collectRegisterFfdc>
      <id>QME_FFDC_REGISTERS</id>
      <target>CHIP</target>
      <targetType>TARGET_TYPE_PROC_CHIP</targetType>
    </collectRegisterFfdc>

    <collectRegisterFfdc>
      <id>PBA_FFDC_BASIC_REGISTERS</id>
      <target>CHIP</target>
      <targetType>TARGET_TYPE_PROC_CHIP</targetType>
    </collectRegisterFfdc>
    -->

    <callout>
      <procedure>CODE</procedure>
      <priority>HIGH</priority>
    </callout>
    <callout>
      <target>CHIP</target>
      <priority>LOW</priority>
    </callout>
  </hwpError>
  <!-- ******************************************************************** -->
  <hwpError>
    <rc>RC_QME_START_HALTED</rc>
    <description>QME start hit a QME engine halt.
    </description>

    <ffdc>CHIP</ffdc>
    <ffdc>EQ_TARGET</ffdc>
    <ffdc>EQ_POS</ffdc>
    <ffdc>OCC_FLAG_REG_VAL</ffdc>
    <ffdc>XSR_REG_VAL</ffdc>

    <collectRegisterFfdc>
      <id>QME_FFDC_REGISTERS</id>
      <target>EQ_TARGET</target>
      <targetType>TARGET_TYPE_EQ</targetType>
    </collectRegisterFfdc>

    <callout>
      <procedure>CODE</procedure>
      <priority>HIGH</priority>
    </callout>
    <callout>
      <target>CHIP</target>
      <priority>LOW</priority>
    </callout>
  </hwpError>
  <!-- ******************************************************************** -->
  <hwpError>
    <rc>RC_QME_HALT_TIMEOUT</rc>
    <description>QME init timedout while waiting for HALT status in XSR register.
    </description>
    <ffdc>CHIP</ffdc>
    <ffdc>PPE_STATE_MODE</ffdc>
<!--
    <collectRegisterFfdc>
      <id>QME_FFDC_REGISTERS</id>
      <target>CHIP</target>
      <targetType>TARGET_TYPE_PROC_CHIP</targetType>
    </collectRegisterFfdc>
-->
    <!-- collectFfdc>p10_collect_ppe_state, CHIP, PPE_STATE_MODE, PPE_BASE_ADDRESS_LIST</collectFfdc> -->

    <callout>
      <procedure>CODE</procedure>
      <priority>LOW</priority>
    </callout>
    <callout>
      <target>CHIP</target>
      <priority>HIGH</priority>
    </callout>
  </hwpError>
  <!-- ******************************************************************** -->
  <hwpError>
    <rc>RC_QME_INVALID_CORE_EX_CONFIG</rc>
    <description> Invalid configuration of good core and bad EX detected
    </description>
    <ffdc>CORE</ffdc>
    <ffdc>EX</ffdc>
    <ffdc>CHIP</ffdc>
    <!--
    <collectRegisterFfdc>
      <id>QME_FFDC_REGISTERS</id>
      <target>CHIP</target>
      <targetType>TARGET_TYPE_PROC_CHIP</targetType>
    </collectRegisterFfdc>
    -->
  </hwpError>
  <!-- ******************************************************************** -->
  <hwpError>
    <rc>RC_QME_INVALID_CORE_EQ_CONFIG</rc>
    <description> Invalid configuration of good core and bad EQ detected
    </description>
    <ffdc>CORE</ffdc>
    <ffdc>EQ</ffdc>
    <ffdc>CHIP</ffdc>
    <!--
    <collectRegisterFfdc>
      <id>QME_FFDC_REGISTERS</id>
      <target>CHIP</target>
      <targetType>TARGET_TYPE_PROC_CHIP</targetType>
    </collectRegisterFfdc>
    -->
  </hwpError>
  <!-- ******************************************************************** -->
  <hwpError>
    <rc>RC_QME_INVALID_EX_CORE_CONFIG</rc>
    <description> Invalid configuration of good EX and no functional cores detected
    </description>
    <ffdc>EX</ffdc>
    <ffdc>CHIP</ffdc>
    <callout>
      <procedure>CODE</procedure>
      <priority>HIGH</priority>
    </callout>
    <callout>
      <target>CHIP</target>
      <priority>LOW</priority>
    </callout>
  </hwpError>
  <!-- ******************************************************************** -->
  <hwpError>
    <rc>RC_QME_BCE_BUSY_ERR</rc>
    <description> QME's block copy engine was found busy and transfer of QME's
     hcode could not be initiated.
    </description>
    <ffdc>CHIP</ffdc>
    <ffdc>QME_BCEBAR0</ffdc>
    <ffdc>QME_BCEBAR1</ffdc>
    <ffdc>QME_BCECSR</ffdc>
    <ffdc>QME_HCODE_BLOCK_COUNT</ffdc>
    <ffdc>QME_RUNNING_COUNT</ffdc>
    <ffdc>TOPOSCOMS0</ffdc>
    <ffdc>TOPOSCOMS1</ffdc>
    <ffdc>TOPOSCOMS2</ffdc>
    <ffdc>TOPOSCOMS3</ffdc>
    <callout>
      <target>CHIP</target>
      <priority>HIGH</priority>
    </callout>
  </hwpError>
  <!-- ******************************************************************** -->
  <hwpError>
    <rc>RC_QME_BCE_HW_ERR</rc>
    <description> QME's block copy engine was found in errorneous state and transfer
    of QME's hcode could not be initiated.
    </description>
    <ffdc>CHIP</ffdc>
    <ffdc>QME_BCEBAR0</ffdc>
    <ffdc>QME_BCEBAR1</ffdc>
    <ffdc>QME_BCECSR</ffdc>
    <callout>
      <target>CHIP</target>
      <priority>HIGH</priority>
    </callout>
  </hwpError>
  <!-- ******************************************************************** -->
  <hwpError>
    <rc>RC_QME_HCODE_TRANSFER_FAILED</rc>
    <description> HWP initiated transfer of QME hcode but could not complete
    within a specified amount of time.
    </description>
    <ffdc>CHIP</ffdc>
    <ffdc>QME_BCEBAR0</ffdc>
    <ffdc>QME_BCEBAR1</ffdc>
    <ffdc>QME_BCECSR</ffdc>
    <ffdc>QME_HCODE_BLOCK_COUNT</ffdc>
    <ffdc>QME_RUNNING_COUNT</ffdc>
    <ffdc>TOPOSCOMS0</ffdc>
    <ffdc>TOPOSCOMS1</ffdc>
    <ffdc>TOPOSCOMS2</ffdc>
    <ffdc>TOPOSCOMS3</ffdc>
    <callout>
      <target>CHIP</target>
      <priority>LOW</priority>
    </callout>
    <callout>
      <procedure>CODE</procedure>
      <priority>HIGH</priority>
    </callout>
  </hwpError>
  <!-- ******************************************************************** -->
  <hwpError>
    <rc>RC_OPIT_INTERRUPT_NOT_CLEAR</rc>
    <description> OPIT Type A Interrupts could not be cleared by writing to PIG registers
    </description>
    <ffdc>CHIP</ffdc>
    <ffdc>LOOP_COUNT</ffdc>
    <ffdc>OPIT_AND</ffdc>
    <callout>
      <target>CHIP</target>
      <priority>HIGH</priority>
    </callout>
  </hwpError>
  <!-- ******************************************************************** -->
  <hwpError>
    <rc>RC_QME_FAILED_TO_ENTER_QUIESCE_MODE</rc>
    <description> QME(s) failed to confirm entry to quiesce mode
    </description>
    <ffdc>CHIP</ffdc>
    <ffdc>LOOP_COUNT</ffdc>
    <ffdc>QME_FLAG</ffdc>
    <callout>
      <target>CHIP</target>
      <priority>HIGH</priority>
    </callout>
    <callout>
      <procedure>CODE</procedure>
      <priority>MEDIUM</priority>
    </callout>
  </hwpError>
  <!-- ******************************************************************** -->
</hwpErrors>
