

================================================================
== Vitis HLS Report for 'lenet5'
================================================================
* Date:           Tue Aug  8 21:40:03 2023

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        LeNet5_hls_proj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z100-ffg900-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  9.901 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
    |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  1440328|  1440328|  14.403 ms|  14.403 ms|  1440329|  1440329|     none|
    +---------+---------+-----------+-----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                      Loop Name                     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3   |   470136|   470136|       172|         51|          1|  9216|       yes|
        |- VITIS_LOOP_25_1_VITIS_LOOP_26_2_VITIS_LOOP_27_3   |     2313|     2313|        11|          1|          1|  2304|       yes|
        |- VITIS_LOOP_68_1_VITIS_LOOP_69_2_VITIS_LOOP_70_3   |   890880|   890880|       435|          -|          -|  2048|        no|
        | + VITIS_LOOP_73_4_VITIS_LOOP_74_5_VITIS_LOOP_78_6  |      417|      417|        19|          1|          1|   400|       yes|
        |- VITIS_LOOP_47_1_VITIS_LOOP_48_2_VITIS_LOOP_49_3   |      520|      520|        10|          1|          1|   512|       yes|
        |- VITIS_LOOP_21_1                                   |    70016|    70016|       547|          -|          -|   128|        no|
        | + VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_27_4  |      528|      528|        18|          1|          1|   512|       yes|
        |- VITIS_LOOP_51_1_VITIS_LOOP_54_2                   |     6420|     6420|        26|          5|          1|  1280|       yes|
        |- VITIS_LOOP_11_1                                   |       11|       11|         4|          1|          1|     9|       yes|
        +----------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 51, depth = 172
  * Pipeline-1: initiation interval (II) = 1, depth = 11
  * Pipeline-2: initiation interval (II) = 1, depth = 19
  * Pipeline-3: initiation interval (II) = 1, depth = 10
  * Pipeline-4: initiation interval (II) = 1, depth = 18
  * Pipeline-5: initiation interval (II) = 5, depth = 26
  * Pipeline-6: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 321
* Pipeline : 7
  Pipeline-0 : II = 51, D = 172, States = { 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 }
  Pipeline-1 : II = 1, D = 11, States = { 175 176 177 178 179 180 181 182 183 184 185 }
  Pipeline-2 : II = 1, D = 19, States = { 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 }
  Pipeline-3 : II = 1, D = 10, States = { 223 224 225 226 227 228 229 230 231 232 }
  Pipeline-4 : II = 1, D = 18, States = { 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 }
  Pipeline-5 : II = 5, D = 26, States = { 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 }
  Pipeline-6 : II = 1, D = 4, States = { 311 312 313 314 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 174 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 97 
97 --> 98 
98 --> 99 
99 --> 100 
100 --> 101 
101 --> 102 
102 --> 103 
103 --> 104 
104 --> 105 
105 --> 106 
106 --> 107 
107 --> 108 
108 --> 109 
109 --> 110 
110 --> 111 
111 --> 112 
112 --> 113 
113 --> 114 
114 --> 115 
115 --> 116 
116 --> 117 
117 --> 118 
118 --> 119 
119 --> 120 
120 --> 121 
121 --> 122 
122 --> 123 
123 --> 124 
124 --> 125 
125 --> 126 
126 --> 127 
127 --> 128 
128 --> 129 
129 --> 130 
130 --> 131 
131 --> 132 
132 --> 133 
133 --> 134 
134 --> 135 
135 --> 136 
136 --> 137 
137 --> 138 
138 --> 139 
139 --> 140 
140 --> 141 
141 --> 142 
142 --> 143 
143 --> 144 
144 --> 145 
145 --> 146 
146 --> 147 
147 --> 148 
148 --> 149 
149 --> 150 
150 --> 151 
151 --> 152 
152 --> 153 
153 --> 154 
154 --> 155 
155 --> 156 
156 --> 157 
157 --> 158 
158 --> 159 
159 --> 160 
160 --> 161 
161 --> 162 
162 --> 163 
163 --> 164 
164 --> 165 
165 --> 166 
166 --> 167 
167 --> 168 
168 --> 169 
169 --> 170 
170 --> 171 
171 --> 172 
172 --> 173 
173 --> 2 
174 --> 175 
175 --> 176 
176 --> 186 177 
177 --> 178 
178 --> 179 
179 --> 180 
180 --> 181 
181 --> 182 
182 --> 183 
183 --> 184 
184 --> 185 
185 --> 175 
186 --> 187 
187 --> 188 223 
188 --> 189 
189 --> 190 
190 --> 191 
191 --> 192 
192 --> 193 
193 --> 194 
194 --> 195 
195 --> 196 
196 --> 197 
197 --> 198 
198 --> 199 
199 --> 200 
200 --> 201 
201 --> 202 
202 --> 203 
203 --> 215 204 
204 --> 205 
205 --> 206 
206 --> 207 
207 --> 208 
208 --> 209 
209 --> 210 
210 --> 211 
211 --> 212 
212 --> 213 
213 --> 214 
214 --> 196 
215 --> 216 
216 --> 217 
217 --> 218 
218 --> 219 
219 --> 220 
220 --> 221 
221 --> 222 
222 --> 187 
223 --> 233 224 
224 --> 225 
225 --> 226 
226 --> 227 
227 --> 228 
228 --> 229 
229 --> 230 
230 --> 231 
231 --> 232 
232 --> 223 
233 --> 234 
234 --> 270 235 
235 --> 236 
236 --> 237 
237 --> 238 
238 --> 239 
239 --> 240 
240 --> 241 
241 --> 242 
242 --> 253 243 
243 --> 244 
244 --> 245 
245 --> 246 
246 --> 247 
247 --> 248 
248 --> 249 
249 --> 250 
250 --> 251 
251 --> 252 
252 --> 235 
253 --> 254 
254 --> 255 
255 --> 256 
256 --> 257 
257 --> 258 
258 --> 259 
259 --> 260 
260 --> 261 
261 --> 262 
262 --> 263 
263 --> 264 
264 --> 265 
265 --> 266 
266 --> 267 
267 --> 268 
268 --> 269 
269 --> 234 
270 --> 271 
271 --> 272 
272 --> 273 
273 --> 274 
274 --> 275 
275 --> 276 
276 --> 277 
277 --> 278 
278 --> 279 
279 --> 280 
280 --> 281 
281 --> 282 
282 --> 283 
283 --> 284 
284 --> 285 
285 --> 297 286 
286 --> 287 
287 --> 288 
288 --> 289 
289 --> 290 
290 --> 291 
291 --> 292 
292 --> 293 
293 --> 294 
294 --> 295 
295 --> 296 
296 --> 271 
297 --> 298 
298 --> 299 
299 --> 300 
300 --> 301 
301 --> 302 
302 --> 303 
303 --> 304 
304 --> 305 
305 --> 306 
306 --> 307 
307 --> 308 
308 --> 309 
309 --> 310 
310 --> 311 
311 --> 312 
312 --> 313 
313 --> 315 314 
314 --> 311 
315 --> 316 
316 --> 317 
317 --> 318 
318 --> 319 
319 --> 320 
320 --> 321 
321 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.29>
ST_1 : Operation 322 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_21"   --->   Operation 322 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 323 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty_22, i32 0, i32 0, void @empty_5, i32 0, i32 12800, void @empty_18, void @empty_7, void @empty_5, i32 16, i32 16, i32 16, i32 16, void @empty_5, void @empty_5"   --->   Operation 323 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 324 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem"   --->   Operation 324 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 325 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %w_conv0, void @empty_1, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_9, void @empty_19, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_11"   --->   Operation 325 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 326 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %w_conv0, void @empty_12, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_11"   --->   Operation 326 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 327 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %b_conv0, void @empty_1, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_9, void @empty_6, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_11"   --->   Operation 327 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 328 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %b_conv0, void @empty_12, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_11"   --->   Operation 328 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 329 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %w_conv1, void @empty_1, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_9, void @empty_14, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_11"   --->   Operation 329 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 330 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %w_conv1, void @empty_12, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_11"   --->   Operation 330 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 331 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %b_conv1, void @empty_1, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_9, void @empty_3, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_11"   --->   Operation 331 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 332 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %b_conv1, void @empty_12, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_11"   --->   Operation 332 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 333 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %w_fc0, void @empty_1, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_9, void @empty_15, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_11"   --->   Operation 333 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 334 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %w_fc0, void @empty_12, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_11"   --->   Operation 334 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 335 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %b_fc0, void @empty_1, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_9, void @empty_16, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_11"   --->   Operation 335 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 336 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %b_fc0, void @empty_12, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_11"   --->   Operation 336 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 337 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %w_fc1, void @empty_1, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_9, void @empty_13, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_11"   --->   Operation 337 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 338 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %w_fc1, void @empty_12, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_11"   --->   Operation 338 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 339 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %b_fc1, void @empty_1, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_9, void @empty_17, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_11"   --->   Operation 339 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 340 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %b_fc1, void @empty_12, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_11"   --->   Operation 340 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 341 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %feature_in, void @empty_1, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_9, void @empty_10, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_11"   --->   Operation 341 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 342 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %feature_in, void @empty_12, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_11"   --->   Operation 342 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 343 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %feature_out, void @empty_1, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_9, void @empty_4, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_11"   --->   Operation 343 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 344 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %feature_out, void @empty_12, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_11"   --->   Operation 344 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 345 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %result, void @empty_1, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_9, void @empty_20, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_11"   --->   Operation 345 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 346 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %result, void @empty_12, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_11"   --->   Operation 346 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 347 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_1, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_9, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 347 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 348 [1/1] (1.00ns)   --->   "%result_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %result"   --->   Operation 348 'read' 'result_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 349 [1/1] (1.00ns)   --->   "%feature_out_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %feature_out"   --->   Operation 349 'read' 'feature_out_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 350 [1/1] (1.00ns)   --->   "%feature_in_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %feature_in"   --->   Operation 350 'read' 'feature_in_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 351 [1/1] (1.00ns)   --->   "%b_fc1_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %b_fc1"   --->   Operation 351 'read' 'b_fc1_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 352 [1/1] (1.00ns)   --->   "%w_fc1_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %w_fc1"   --->   Operation 352 'read' 'w_fc1_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 353 [1/1] (1.00ns)   --->   "%b_fc0_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %b_fc0"   --->   Operation 353 'read' 'b_fc0_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 354 [1/1] (1.00ns)   --->   "%w_fc0_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %w_fc0"   --->   Operation 354 'read' 'w_fc0_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 355 [1/1] (1.00ns)   --->   "%b_conv1_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %b_conv1"   --->   Operation 355 'read' 'b_conv1_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 356 [1/1] (1.00ns)   --->   "%w_conv1_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %w_conv1"   --->   Operation 356 'read' 'w_conv1_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 357 [1/1] (1.00ns)   --->   "%b_conv0_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %b_conv0"   --->   Operation 357 'read' 'b_conv0_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 358 [1/1] (1.00ns)   --->   "%w_conv0_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %w_conv0"   --->   Operation 358 'read' 'w_conv0_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 359 [1/1] (0.00ns)   --->   "%feature_out_conv0 = alloca i64 1" [src/LeNet5.cpp:29]   --->   Operation 359 'alloca' 'feature_out_conv0' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 9216> <RAM>
ST_1 : Operation 360 [1/1] (0.00ns)   --->   "%feature_out_pool0 = alloca i64 1" [src/LeNet5.cpp:30]   --->   Operation 360 'alloca' 'feature_out_pool0' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2304> <RAM>
ST_1 : Operation 361 [1/1] (0.00ns)   --->   "%feature_out_conv1 = alloca i64 1" [src/LeNet5.cpp:31]   --->   Operation 361 'alloca' 'feature_out_conv1' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 2048> <RAM>
ST_1 : Operation 362 [1/1] (0.00ns)   --->   "%feature_out_pool1 = alloca i64 1" [src/LeNet5.cpp:32]   --->   Operation 362 'alloca' 'feature_out_pool1' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_1 : Operation 363 [1/1] (0.00ns)   --->   "%feature_out_fc0 = alloca i64 1" [src/LeNet5.cpp:33]   --->   Operation 363 'alloca' 'feature_out_fc0' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_1 : Operation 364 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %b_conv0_read, i32 2, i32 63" [src/conv.cpp:32]   --->   Operation 364 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 365 [1/1] (0.00ns)   --->   "%sext_ln32 = sext i62 %trunc_ln" [src/conv.cpp:32]   --->   Operation 365 'sext' 'sext_ln32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 366 [1/1] (1.29ns)   --->   "%br_ln32 = br void" [src/conv.cpp:32]   --->   Operation 366 'br' 'br_ln32' <Predicate = true> <Delay = 1.29>

State 2 <SV = 1> <Delay = 5.55>
ST_2 : Operation 367 [1/1] (0.00ns)   --->   "%indvar_flatten189 = phi i14 0, void, i14 %add_ln32, void %.split55" [src/conv.cpp:32]   --->   Operation 367 'phi' 'indvar_flatten189' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 368 [1/1] (0.00ns)   --->   "%cout = phi i5 0, void, i5 %select_ln32_1, void %.split55" [src/conv.cpp:32]   --->   Operation 368 'phi' 'cout' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 369 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i10 0, void, i10 %select_ln33_8, void %.split55" [src/conv.cpp:33]   --->   Operation 369 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 370 [1/1] (0.00ns)   --->   "%empty = trunc i5 %cout" [src/conv.cpp:32]   --->   Operation 370 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 371 [1/1] (1.98ns)   --->   "%icmp_ln32 = icmp_eq  i14 %indvar_flatten189, i14 9216" [src/conv.cpp:32]   --->   Operation 371 'icmp' 'icmp_ln32' <Predicate = true> <Delay = 1.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.02> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 372 [1/1] (0.00ns)   --->   "%br_ln32 = br i1 %icmp_ln32, void %.split55, void %_Z11conv_layer0PfS_S_S_.exit.preheader.preheader" [src/conv.cpp:32]   --->   Operation 372 'br' 'br_ln32' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 373 [1/1] (1.94ns)   --->   "%icmp_ln33 = icmp_eq  i10 %indvar_flatten, i10 576" [src/conv.cpp:33]   --->   Operation 373 'icmp' 'icmp_ln33' <Predicate = (!icmp_ln32)> <Delay = 1.94> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.02> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 374 [1/1] (1.02ns)   --->   "%add_ln32_2 = add i5 %cout, i5 1" [src/conv.cpp:32]   --->   Operation 374 'add' 'add_ln32_2' <Predicate = (!icmp_ln32)> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 375 [1/1] (0.97ns)   --->   "%select_ln32_1 = select i1 %icmp_ln33, i5 %add_ln32_2, i5 %cout" [src/conv.cpp:32]   --->   Operation 375 'select' 'select_ln32_1' <Predicate = (!icmp_ln32)> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 376 [1/1] (0.00ns)   --->   "%zext_ln32_1 = zext i5 %select_ln32_1" [src/conv.cpp:32]   --->   Operation 376 'zext' 'zext_ln32_1' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_2 : Operation 377 [1/1] (2.64ns)   --->   "%add_ln32_1 = add i63 %zext_ln32_1, i63 %sext_ln32" [src/conv.cpp:32]   --->   Operation 377 'add' 'add_ln32_1' <Predicate = (!icmp_ln32)> <Delay = 2.64> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 378 [1/1] (0.00ns)   --->   "%sext_ln32_1 = sext i63 %add_ln32_1" [src/conv.cpp:32]   --->   Operation 378 'sext' 'sext_ln32_1' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_2 : Operation 379 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i32 %gmem, i64 %sext_ln32_1" [src/conv.cpp:32]   --->   Operation 379 'getelementptr' 'gmem_addr' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_2 : Operation 380 [1/1] (0.00ns)   --->   "%empty_41 = trunc i5 %add_ln32_2" [src/conv.cpp:32]   --->   Operation 380 'trunc' 'empty_41' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_2 : Operation 381 [1/1] (1.41ns)   --->   "%add_ln33 = add i10 %indvar_flatten, i10 1" [src/conv.cpp:33]   --->   Operation 381 'add' 'add_ln33' <Predicate = (!icmp_ln32)> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 382 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i4.i2, i4 %empty, i2 0" [src/conv.cpp:45]   --->   Operation 382 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_3 : Operation 383 [1/1] (0.00ns)   --->   "%zext_ln45 = zext i6 %shl_ln" [src/conv.cpp:45]   --->   Operation 383 'zext' 'zext_ln45' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_3 : Operation 384 [1/1] (2.69ns)   --->   "%add_ln45 = add i64 %zext_ln45, i64 %w_conv0_read" [src/conv.cpp:45]   --->   Operation 384 'add' 'add_ln45' <Predicate = (!icmp_ln33)> <Delay = 2.69> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 385 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln45, i32 2, i32 63" [src/conv.cpp:45]   --->   Operation 385 'partselect' 'trunc_ln1' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_3 : Operation 386 [7/7] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [src/conv.cpp:32]   --->   Operation 386 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 387 [1/1] (0.00ns)   --->   "%shl_ln45_mid1 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i4.i2, i4 %empty_41, i2 0" [src/conv.cpp:45]   --->   Operation 387 'bitconcatenate' 'shl_ln45_mid1' <Predicate = (!icmp_ln32 & icmp_ln33)> <Delay = 0.00>
ST_3 : Operation 388 [1/1] (0.00ns)   --->   "%zext_ln45_25 = zext i6 %shl_ln45_mid1" [src/conv.cpp:45]   --->   Operation 388 'zext' 'zext_ln45_25' <Predicate = (!icmp_ln32 & icmp_ln33)> <Delay = 0.00>
ST_3 : Operation 389 [1/1] (2.69ns)   --->   "%add_ln45_25 = add i64 %zext_ln45_25, i64 %w_conv0_read" [src/conv.cpp:45]   --->   Operation 389 'add' 'add_ln45_25' <Predicate = (!icmp_ln32 & icmp_ln33)> <Delay = 2.69> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 390 [1/1] (0.00ns)   --->   "%trunc_ln45_mid1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln45_25, i32 2, i32 63" [src/conv.cpp:45]   --->   Operation 390 'partselect' 'trunc_ln45_mid1' <Predicate = (!icmp_ln32 & icmp_ln33)> <Delay = 0.00>
ST_3 : Operation 391 [1/1] (1.10ns)   --->   "%select_ln32_2 = select i1 %icmp_ln33, i62 %trunc_ln45_mid1, i62 %trunc_ln1" [src/conv.cpp:32]   --->   Operation 391 'select' 'select_ln32_2' <Predicate = (!icmp_ln32)> <Delay = 1.10> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 392 [1/1] (0.00ns)   --->   "%sext_ln32_2 = sext i62 %select_ln32_2" [src/conv.cpp:32]   --->   Operation 392 'sext' 'sext_ln32_2' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_3 : Operation 393 [1/1] (0.00ns)   --->   "%gmem_addr_1 = getelementptr i32 %gmem, i64 %sext_ln32_2" [src/conv.cpp:45]   --->   Operation 393 'getelementptr' 'gmem_addr_1' <Predicate = (!icmp_ln32)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 394 [1/1] (0.00ns)   --->   "%shl_ln45_1 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i1.i4.i2, i1 1, i4 %empty, i2 0" [src/conv.cpp:45]   --->   Operation 394 'bitconcatenate' 'shl_ln45_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 395 [1/1] (0.00ns)   --->   "%zext_ln45_1 = zext i7 %shl_ln45_1" [src/conv.cpp:45]   --->   Operation 395 'zext' 'zext_ln45_1' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 396 [1/1] (2.69ns)   --->   "%add_ln45_1 = add i64 %zext_ln45_1, i64 %w_conv0_read" [src/conv.cpp:45]   --->   Operation 396 'add' 'add_ln45_1' <Predicate = (!icmp_ln33)> <Delay = 2.69> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 397 [1/1] (0.00ns)   --->   "%trunc_ln45_1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln45_1, i32 2, i32 63" [src/conv.cpp:45]   --->   Operation 397 'partselect' 'trunc_ln45_1' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 398 [6/7] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [src/conv.cpp:32]   --->   Operation 398 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 399 [7/7] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1" [src/conv.cpp:32]   --->   Operation 399 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 400 [1/1] (0.00ns)   --->   "%shl_ln45_1_mid1 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i1.i4.i2, i1 1, i4 %empty_41, i2 0" [src/conv.cpp:45]   --->   Operation 400 'bitconcatenate' 'shl_ln45_1_mid1' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_4 : Operation 401 [1/1] (0.00ns)   --->   "%zext_ln45_26 = zext i7 %shl_ln45_1_mid1" [src/conv.cpp:45]   --->   Operation 401 'zext' 'zext_ln45_26' <Predicate = (!icmp_ln32 & icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 402 [1/1] (2.69ns)   --->   "%add_ln45_26 = add i64 %zext_ln45_26, i64 %w_conv0_read" [src/conv.cpp:45]   --->   Operation 402 'add' 'add_ln45_26' <Predicate = (!icmp_ln32 & icmp_ln33)> <Delay = 2.69> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 403 [1/1] (0.00ns)   --->   "%trunc_ln45_1_mid1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln45_26, i32 2, i32 63" [src/conv.cpp:45]   --->   Operation 403 'partselect' 'trunc_ln45_1_mid1' <Predicate = (!icmp_ln32 & icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 404 [1/1] (1.10ns)   --->   "%select_ln32_3 = select i1 %icmp_ln33, i62 %trunc_ln45_1_mid1, i62 %trunc_ln45_1" [src/conv.cpp:32]   --->   Operation 404 'select' 'select_ln32_3' <Predicate = (!icmp_ln32)> <Delay = 1.10> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 405 [1/1] (0.00ns)   --->   "%sext_ln32_3 = sext i62 %select_ln32_3" [src/conv.cpp:32]   --->   Operation 405 'sext' 'sext_ln32_3' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_4 : Operation 406 [1/1] (0.00ns)   --->   "%gmem_addr_4 = getelementptr i32 %gmem, i64 %sext_ln32_3" [src/conv.cpp:45]   --->   Operation 406 'getelementptr' 'gmem_addr_4' <Predicate = (!icmp_ln32)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 407 [1/1] (0.00ns)   --->   "%shl_ln45_2 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i2.i4.i2, i2 2, i4 %empty, i2 0" [src/conv.cpp:45]   --->   Operation 407 'bitconcatenate' 'shl_ln45_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 408 [1/1] (0.00ns)   --->   "%zext_ln45_2 = zext i8 %shl_ln45_2" [src/conv.cpp:45]   --->   Operation 408 'zext' 'zext_ln45_2' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_5 : Operation 409 [1/1] (2.69ns)   --->   "%add_ln45_2 = add i64 %zext_ln45_2, i64 %w_conv0_read" [src/conv.cpp:45]   --->   Operation 409 'add' 'add_ln45_2' <Predicate = (!icmp_ln33)> <Delay = 2.69> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 410 [1/1] (0.00ns)   --->   "%trunc_ln45_2 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln45_2, i32 2, i32 63" [src/conv.cpp:45]   --->   Operation 410 'partselect' 'trunc_ln45_2' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_5 : Operation 411 [5/7] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [src/conv.cpp:32]   --->   Operation 411 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 412 [6/7] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1" [src/conv.cpp:32]   --->   Operation 412 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 413 [7/7] (7.30ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_4, i32 1" [src/conv.cpp:32]   --->   Operation 413 'readreq' 'gmem_load_3_req' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 414 [1/1] (0.00ns)   --->   "%shl_ln45_2_mid1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i2.i4.i2, i2 2, i4 %empty_41, i2 0" [src/conv.cpp:45]   --->   Operation 414 'bitconcatenate' 'shl_ln45_2_mid1' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_5 : Operation 415 [1/1] (0.00ns)   --->   "%zext_ln45_27 = zext i8 %shl_ln45_2_mid1" [src/conv.cpp:45]   --->   Operation 415 'zext' 'zext_ln45_27' <Predicate = (!icmp_ln32 & icmp_ln33)> <Delay = 0.00>
ST_5 : Operation 416 [1/1] (2.69ns)   --->   "%add_ln45_27 = add i64 %zext_ln45_27, i64 %w_conv0_read" [src/conv.cpp:45]   --->   Operation 416 'add' 'add_ln45_27' <Predicate = (!icmp_ln32 & icmp_ln33)> <Delay = 2.69> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 417 [1/1] (0.00ns)   --->   "%trunc_ln45_2_mid1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln45_27, i32 2, i32 63" [src/conv.cpp:45]   --->   Operation 417 'partselect' 'trunc_ln45_2_mid1' <Predicate = (!icmp_ln32 & icmp_ln33)> <Delay = 0.00>
ST_5 : Operation 418 [1/1] (1.10ns)   --->   "%select_ln32_4 = select i1 %icmp_ln33, i62 %trunc_ln45_2_mid1, i62 %trunc_ln45_2" [src/conv.cpp:32]   --->   Operation 418 'select' 'select_ln32_4' <Predicate = (!icmp_ln32)> <Delay = 1.10> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 419 [1/1] (0.00ns)   --->   "%sext_ln32_4 = sext i62 %select_ln32_4" [src/conv.cpp:32]   --->   Operation 419 'sext' 'sext_ln32_4' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_5 : Operation 420 [1/1] (0.00ns)   --->   "%gmem_addr_13 = getelementptr i32 %gmem, i64 %sext_ln32_4" [src/conv.cpp:45]   --->   Operation 420 'getelementptr' 'gmem_addr_13' <Predicate = (!icmp_ln32)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 421 [1/1] (0.00ns)   --->   "%sext_ln45 = sext i7 %shl_ln45_1" [src/conv.cpp:45]   --->   Operation 421 'sext' 'sext_ln45' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_6 : Operation 422 [1/1] (0.00ns)   --->   "%zext_ln45_3 = zext i8 %sext_ln45" [src/conv.cpp:45]   --->   Operation 422 'zext' 'zext_ln45_3' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_6 : Operation 423 [1/1] (2.69ns)   --->   "%add_ln45_3 = add i64 %zext_ln45_3, i64 %w_conv0_read" [src/conv.cpp:45]   --->   Operation 423 'add' 'add_ln45_3' <Predicate = (!icmp_ln33)> <Delay = 2.69> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 424 [1/1] (0.00ns)   --->   "%trunc_ln45_3 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln45_3, i32 2, i32 63" [src/conv.cpp:45]   --->   Operation 424 'partselect' 'trunc_ln45_3' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_6 : Operation 425 [4/7] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [src/conv.cpp:32]   --->   Operation 425 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 426 [5/7] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1" [src/conv.cpp:32]   --->   Operation 426 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 427 [6/7] (7.30ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_4, i32 1" [src/conv.cpp:32]   --->   Operation 427 'readreq' 'gmem_load_3_req' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 428 [7/7] (7.30ns)   --->   "%gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_13, i32 1" [src/conv.cpp:32]   --->   Operation 428 'readreq' 'gmem_load_11_req' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 429 [1/1] (0.00ns)   --->   "%sext_ln45_8 = sext i7 %shl_ln45_1_mid1" [src/conv.cpp:45]   --->   Operation 429 'sext' 'sext_ln45_8' <Predicate = (!icmp_ln32 & icmp_ln33)> <Delay = 0.00>
ST_6 : Operation 430 [1/1] (0.00ns)   --->   "%zext_ln45_28 = zext i8 %sext_ln45_8" [src/conv.cpp:45]   --->   Operation 430 'zext' 'zext_ln45_28' <Predicate = (!icmp_ln32 & icmp_ln33)> <Delay = 0.00>
ST_6 : Operation 431 [1/1] (2.69ns)   --->   "%add_ln45_28 = add i64 %zext_ln45_28, i64 %w_conv0_read" [src/conv.cpp:45]   --->   Operation 431 'add' 'add_ln45_28' <Predicate = (!icmp_ln32 & icmp_ln33)> <Delay = 2.69> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 432 [1/1] (0.00ns)   --->   "%trunc_ln45_3_mid1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln45_28, i32 2, i32 63" [src/conv.cpp:45]   --->   Operation 432 'partselect' 'trunc_ln45_3_mid1' <Predicate = (!icmp_ln32 & icmp_ln33)> <Delay = 0.00>
ST_6 : Operation 433 [1/1] (1.10ns)   --->   "%select_ln32_5 = select i1 %icmp_ln33, i62 %trunc_ln45_3_mid1, i62 %trunc_ln45_3" [src/conv.cpp:32]   --->   Operation 433 'select' 'select_ln32_5' <Predicate = (!icmp_ln32)> <Delay = 1.10> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 434 [1/1] (0.00ns)   --->   "%sext_ln32_5 = sext i62 %select_ln32_5" [src/conv.cpp:32]   --->   Operation 434 'sext' 'sext_ln32_5' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_6 : Operation 435 [1/1] (0.00ns)   --->   "%gmem_addr_15 = getelementptr i32 %gmem, i64 %sext_ln32_5" [src/conv.cpp:45]   --->   Operation 435 'getelementptr' 'gmem_addr_15' <Predicate = (!icmp_ln32)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 436 [1/1] (0.00ns)   --->   "%shl_ln45_4 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i3.i4.i2, i3 4, i4 %empty, i2 0" [src/conv.cpp:45]   --->   Operation 436 'bitconcatenate' 'shl_ln45_4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 437 [1/1] (0.00ns)   --->   "%zext_ln45_4 = zext i9 %shl_ln45_4" [src/conv.cpp:45]   --->   Operation 437 'zext' 'zext_ln45_4' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_7 : Operation 438 [1/1] (2.69ns)   --->   "%add_ln45_4 = add i64 %zext_ln45_4, i64 %w_conv0_read" [src/conv.cpp:45]   --->   Operation 438 'add' 'add_ln45_4' <Predicate = (!icmp_ln33)> <Delay = 2.69> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 439 [1/1] (0.00ns)   --->   "%trunc_ln45_4 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln45_4, i32 2, i32 63" [src/conv.cpp:45]   --->   Operation 439 'partselect' 'trunc_ln45_4' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_7 : Operation 440 [3/7] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [src/conv.cpp:32]   --->   Operation 440 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 441 [4/7] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1" [src/conv.cpp:32]   --->   Operation 441 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 442 [5/7] (7.30ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_4, i32 1" [src/conv.cpp:32]   --->   Operation 442 'readreq' 'gmem_load_3_req' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 443 [6/7] (7.30ns)   --->   "%gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_13, i32 1" [src/conv.cpp:32]   --->   Operation 443 'readreq' 'gmem_load_11_req' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 444 [7/7] (7.30ns)   --->   "%gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_15, i32 1" [src/conv.cpp:32]   --->   Operation 444 'readreq' 'gmem_load_13_req' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 445 [1/1] (0.00ns)   --->   "%shl_ln45_4_mid1 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i3.i4.i2, i3 4, i4 %empty_41, i2 0" [src/conv.cpp:45]   --->   Operation 445 'bitconcatenate' 'shl_ln45_4_mid1' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_7 : Operation 446 [1/1] (0.00ns)   --->   "%zext_ln45_29 = zext i9 %shl_ln45_4_mid1" [src/conv.cpp:45]   --->   Operation 446 'zext' 'zext_ln45_29' <Predicate = (!icmp_ln32 & icmp_ln33)> <Delay = 0.00>
ST_7 : Operation 447 [1/1] (2.69ns)   --->   "%add_ln45_29 = add i64 %zext_ln45_29, i64 %w_conv0_read" [src/conv.cpp:45]   --->   Operation 447 'add' 'add_ln45_29' <Predicate = (!icmp_ln32 & icmp_ln33)> <Delay = 2.69> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 448 [1/1] (0.00ns)   --->   "%trunc_ln45_4_mid1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln45_29, i32 2, i32 63" [src/conv.cpp:45]   --->   Operation 448 'partselect' 'trunc_ln45_4_mid1' <Predicate = (!icmp_ln32 & icmp_ln33)> <Delay = 0.00>
ST_7 : Operation 449 [1/1] (1.10ns)   --->   "%select_ln32_6 = select i1 %icmp_ln33, i62 %trunc_ln45_4_mid1, i62 %trunc_ln45_4" [src/conv.cpp:32]   --->   Operation 449 'select' 'select_ln32_6' <Predicate = (!icmp_ln32)> <Delay = 1.10> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 450 [1/1] (0.00ns)   --->   "%sext_ln32_6 = sext i62 %select_ln32_6" [src/conv.cpp:32]   --->   Operation 450 'sext' 'sext_ln32_6' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_7 : Operation 451 [1/1] (0.00ns)   --->   "%gmem_addr_17 = getelementptr i32 %gmem, i64 %sext_ln32_6" [src/conv.cpp:45]   --->   Operation 451 'getelementptr' 'gmem_addr_17' <Predicate = (!icmp_ln32)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 452 [1/1] (0.00ns)   --->   "%shl_ln45_5 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i3.i4.i2, i3 5, i4 %empty, i2 0" [src/conv.cpp:45]   --->   Operation 452 'bitconcatenate' 'shl_ln45_5' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 453 [1/1] (0.00ns)   --->   "%zext_ln45_5 = zext i9 %shl_ln45_5" [src/conv.cpp:45]   --->   Operation 453 'zext' 'zext_ln45_5' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_8 : Operation 454 [1/1] (2.69ns)   --->   "%add_ln45_5 = add i64 %zext_ln45_5, i64 %w_conv0_read" [src/conv.cpp:45]   --->   Operation 454 'add' 'add_ln45_5' <Predicate = (!icmp_ln33)> <Delay = 2.69> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 455 [1/1] (0.00ns)   --->   "%trunc_ln45_5 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln45_5, i32 2, i32 63" [src/conv.cpp:45]   --->   Operation 455 'partselect' 'trunc_ln45_5' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_8 : Operation 456 [2/7] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [src/conv.cpp:32]   --->   Operation 456 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 457 [3/7] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1" [src/conv.cpp:32]   --->   Operation 457 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 458 [4/7] (7.30ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_4, i32 1" [src/conv.cpp:32]   --->   Operation 458 'readreq' 'gmem_load_3_req' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 459 [5/7] (7.30ns)   --->   "%gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_13, i32 1" [src/conv.cpp:32]   --->   Operation 459 'readreq' 'gmem_load_11_req' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 460 [6/7] (7.30ns)   --->   "%gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_15, i32 1" [src/conv.cpp:32]   --->   Operation 460 'readreq' 'gmem_load_13_req' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 461 [7/7] (7.30ns)   --->   "%gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_17, i32 1" [src/conv.cpp:32]   --->   Operation 461 'readreq' 'gmem_load_15_req' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 462 [1/1] (0.00ns)   --->   "%shl_ln45_5_mid1 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i3.i4.i2, i3 5, i4 %empty_41, i2 0" [src/conv.cpp:45]   --->   Operation 462 'bitconcatenate' 'shl_ln45_5_mid1' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_8 : Operation 463 [1/1] (0.00ns)   --->   "%zext_ln45_30 = zext i9 %shl_ln45_5_mid1" [src/conv.cpp:45]   --->   Operation 463 'zext' 'zext_ln45_30' <Predicate = (!icmp_ln32 & icmp_ln33)> <Delay = 0.00>
ST_8 : Operation 464 [1/1] (2.69ns)   --->   "%add_ln45_30 = add i64 %zext_ln45_30, i64 %w_conv0_read" [src/conv.cpp:45]   --->   Operation 464 'add' 'add_ln45_30' <Predicate = (!icmp_ln32 & icmp_ln33)> <Delay = 2.69> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 465 [1/1] (0.00ns)   --->   "%trunc_ln45_5_mid1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln45_30, i32 2, i32 63" [src/conv.cpp:45]   --->   Operation 465 'partselect' 'trunc_ln45_5_mid1' <Predicate = (!icmp_ln32 & icmp_ln33)> <Delay = 0.00>
ST_8 : Operation 466 [1/1] (1.10ns)   --->   "%select_ln32_7 = select i1 %icmp_ln33, i62 %trunc_ln45_5_mid1, i62 %trunc_ln45_5" [src/conv.cpp:32]   --->   Operation 466 'select' 'select_ln32_7' <Predicate = (!icmp_ln32)> <Delay = 1.10> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 467 [1/1] (0.00ns)   --->   "%sext_ln32_7 = sext i62 %select_ln32_7" [src/conv.cpp:32]   --->   Operation 467 'sext' 'sext_ln32_7' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_8 : Operation 468 [1/1] (0.00ns)   --->   "%gmem_addr_19 = getelementptr i32 %gmem, i64 %sext_ln32_7" [src/conv.cpp:45]   --->   Operation 468 'getelementptr' 'gmem_addr_19' <Predicate = (!icmp_ln32)> <Delay = 0.00>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 469 [1/1] (0.00ns)   --->   "%sext_ln45_1 = sext i8 %shl_ln45_2" [src/conv.cpp:45]   --->   Operation 469 'sext' 'sext_ln45_1' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_9 : Operation 470 [1/1] (0.00ns)   --->   "%zext_ln45_6 = zext i9 %sext_ln45_1" [src/conv.cpp:45]   --->   Operation 470 'zext' 'zext_ln45_6' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_9 : Operation 471 [1/1] (2.69ns)   --->   "%add_ln45_6 = add i64 %zext_ln45_6, i64 %w_conv0_read" [src/conv.cpp:45]   --->   Operation 471 'add' 'add_ln45_6' <Predicate = (!icmp_ln33)> <Delay = 2.69> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 472 [1/1] (0.00ns)   --->   "%trunc_ln45_6 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln45_6, i32 2, i32 63" [src/conv.cpp:45]   --->   Operation 472 'partselect' 'trunc_ln45_6' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_9 : Operation 473 [1/7] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [src/conv.cpp:32]   --->   Operation 473 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 474 [2/7] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1" [src/conv.cpp:32]   --->   Operation 474 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 475 [3/7] (7.30ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_4, i32 1" [src/conv.cpp:32]   --->   Operation 475 'readreq' 'gmem_load_3_req' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 476 [4/7] (7.30ns)   --->   "%gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_13, i32 1" [src/conv.cpp:32]   --->   Operation 476 'readreq' 'gmem_load_11_req' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 477 [5/7] (7.30ns)   --->   "%gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_15, i32 1" [src/conv.cpp:32]   --->   Operation 477 'readreq' 'gmem_load_13_req' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 478 [6/7] (7.30ns)   --->   "%gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_17, i32 1" [src/conv.cpp:32]   --->   Operation 478 'readreq' 'gmem_load_15_req' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 479 [7/7] (7.30ns)   --->   "%gmem_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_19, i32 1" [src/conv.cpp:32]   --->   Operation 479 'readreq' 'gmem_load_17_req' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 480 [1/1] (0.00ns)   --->   "%sext_ln45_9 = sext i8 %shl_ln45_2_mid1" [src/conv.cpp:45]   --->   Operation 480 'sext' 'sext_ln45_9' <Predicate = (!icmp_ln32 & icmp_ln33)> <Delay = 0.00>
ST_9 : Operation 481 [1/1] (0.00ns)   --->   "%zext_ln45_31 = zext i9 %sext_ln45_9" [src/conv.cpp:45]   --->   Operation 481 'zext' 'zext_ln45_31' <Predicate = (!icmp_ln32 & icmp_ln33)> <Delay = 0.00>
ST_9 : Operation 482 [1/1] (2.69ns)   --->   "%add_ln45_31 = add i64 %zext_ln45_31, i64 %w_conv0_read" [src/conv.cpp:45]   --->   Operation 482 'add' 'add_ln45_31' <Predicate = (!icmp_ln32 & icmp_ln33)> <Delay = 2.69> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 483 [1/1] (0.00ns)   --->   "%trunc_ln45_6_mid1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln45_31, i32 2, i32 63" [src/conv.cpp:45]   --->   Operation 483 'partselect' 'trunc_ln45_6_mid1' <Predicate = (!icmp_ln32 & icmp_ln33)> <Delay = 0.00>
ST_9 : Operation 484 [1/1] (1.10ns)   --->   "%select_ln32_8 = select i1 %icmp_ln33, i62 %trunc_ln45_6_mid1, i62 %trunc_ln45_6" [src/conv.cpp:32]   --->   Operation 484 'select' 'select_ln32_8' <Predicate = (!icmp_ln32)> <Delay = 1.10> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 485 [1/1] (0.00ns)   --->   "%sext_ln32_8 = sext i62 %select_ln32_8" [src/conv.cpp:32]   --->   Operation 485 'sext' 'sext_ln32_8' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_9 : Operation 486 [1/1] (0.00ns)   --->   "%gmem_addr_21 = getelementptr i32 %gmem, i64 %sext_ln32_8" [src/conv.cpp:45]   --->   Operation 486 'getelementptr' 'gmem_addr_21' <Predicate = (!icmp_ln32)> <Delay = 0.00>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 487 [1/1] (0.00ns)   --->   "%sext_ln45_2 = sext i7 %shl_ln45_1" [src/conv.cpp:45]   --->   Operation 487 'sext' 'sext_ln45_2' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_10 : Operation 488 [1/1] (0.00ns)   --->   "%zext_ln45_7 = zext i9 %sext_ln45_2" [src/conv.cpp:45]   --->   Operation 488 'zext' 'zext_ln45_7' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_10 : Operation 489 [1/1] (2.69ns)   --->   "%add_ln45_7 = add i64 %zext_ln45_7, i64 %w_conv0_read" [src/conv.cpp:45]   --->   Operation 489 'add' 'add_ln45_7' <Predicate = (!icmp_ln33)> <Delay = 2.69> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 490 [1/1] (0.00ns)   --->   "%trunc_ln45_7 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln45_7, i32 2, i32 63" [src/conv.cpp:45]   --->   Operation 490 'partselect' 'trunc_ln45_7' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_10 : Operation 491 [1/1] (7.30ns)   --->   "%gmem_addr_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr" [src/conv.cpp:32]   --->   Operation 491 'read' 'gmem_addr_read' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 492 [1/7] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1" [src/conv.cpp:32]   --->   Operation 492 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 493 [2/7] (7.30ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_4, i32 1" [src/conv.cpp:32]   --->   Operation 493 'readreq' 'gmem_load_3_req' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 494 [3/7] (7.30ns)   --->   "%gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_13, i32 1" [src/conv.cpp:32]   --->   Operation 494 'readreq' 'gmem_load_11_req' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 495 [4/7] (7.30ns)   --->   "%gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_15, i32 1" [src/conv.cpp:32]   --->   Operation 495 'readreq' 'gmem_load_13_req' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 496 [5/7] (7.30ns)   --->   "%gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_17, i32 1" [src/conv.cpp:32]   --->   Operation 496 'readreq' 'gmem_load_15_req' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 497 [6/7] (7.30ns)   --->   "%gmem_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_19, i32 1" [src/conv.cpp:32]   --->   Operation 497 'readreq' 'gmem_load_17_req' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 498 [7/7] (7.30ns)   --->   "%gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_21, i32 1" [src/conv.cpp:32]   --->   Operation 498 'readreq' 'gmem_load_19_req' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 499 [1/1] (0.00ns)   --->   "%sext_ln45_10 = sext i7 %shl_ln45_1_mid1" [src/conv.cpp:45]   --->   Operation 499 'sext' 'sext_ln45_10' <Predicate = (!icmp_ln32 & icmp_ln33)> <Delay = 0.00>
ST_10 : Operation 500 [1/1] (0.00ns)   --->   "%zext_ln45_32 = zext i9 %sext_ln45_10" [src/conv.cpp:45]   --->   Operation 500 'zext' 'zext_ln45_32' <Predicate = (!icmp_ln32 & icmp_ln33)> <Delay = 0.00>
ST_10 : Operation 501 [1/1] (2.69ns)   --->   "%add_ln45_32 = add i64 %zext_ln45_32, i64 %w_conv0_read" [src/conv.cpp:45]   --->   Operation 501 'add' 'add_ln45_32' <Predicate = (!icmp_ln32 & icmp_ln33)> <Delay = 2.69> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 502 [1/1] (0.00ns)   --->   "%trunc_ln45_7_mid1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln45_32, i32 2, i32 63" [src/conv.cpp:45]   --->   Operation 502 'partselect' 'trunc_ln45_7_mid1' <Predicate = (!icmp_ln32 & icmp_ln33)> <Delay = 0.00>
ST_10 : Operation 503 [1/1] (1.10ns)   --->   "%select_ln32_9 = select i1 %icmp_ln33, i62 %trunc_ln45_7_mid1, i62 %trunc_ln45_7" [src/conv.cpp:32]   --->   Operation 503 'select' 'select_ln32_9' <Predicate = (!icmp_ln32)> <Delay = 1.10> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 504 [1/1] (0.00ns)   --->   "%sext_ln32_9 = sext i62 %select_ln32_9" [src/conv.cpp:32]   --->   Operation 504 'sext' 'sext_ln32_9' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_10 : Operation 505 [1/1] (0.00ns)   --->   "%gmem_addr_23 = getelementptr i32 %gmem, i64 %sext_ln32_9" [src/conv.cpp:45]   --->   Operation 505 'getelementptr' 'gmem_addr_23' <Predicate = (!icmp_ln32)> <Delay = 0.00>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 506 [1/1] (0.00ns)   --->   "%shl_ln45_8 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i4.i2, i4 8, i4 %empty, i2 0" [src/conv.cpp:45]   --->   Operation 506 'bitconcatenate' 'shl_ln45_8' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 507 [1/1] (0.00ns)   --->   "%zext_ln45_8 = zext i10 %shl_ln45_8" [src/conv.cpp:45]   --->   Operation 507 'zext' 'zext_ln45_8' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_11 : Operation 508 [1/1] (2.69ns)   --->   "%add_ln45_8 = add i64 %zext_ln45_8, i64 %w_conv0_read" [src/conv.cpp:45]   --->   Operation 508 'add' 'add_ln45_8' <Predicate = (!icmp_ln33)> <Delay = 2.69> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 509 [1/1] (0.00ns)   --->   "%trunc_ln45_8 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln45_8, i32 2, i32 63" [src/conv.cpp:45]   --->   Operation 509 'partselect' 'trunc_ln45_8' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_11 : Operation 510 [1/1] (7.30ns)   --->   "%gmem_addr_1_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_1" [src/conv.cpp:32]   --->   Operation 510 'read' 'gmem_addr_1_read' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 511 [1/7] (7.30ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_4, i32 1" [src/conv.cpp:32]   --->   Operation 511 'readreq' 'gmem_load_3_req' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 512 [2/7] (7.30ns)   --->   "%gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_13, i32 1" [src/conv.cpp:32]   --->   Operation 512 'readreq' 'gmem_load_11_req' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 513 [3/7] (7.30ns)   --->   "%gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_15, i32 1" [src/conv.cpp:32]   --->   Operation 513 'readreq' 'gmem_load_13_req' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 514 [4/7] (7.30ns)   --->   "%gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_17, i32 1" [src/conv.cpp:32]   --->   Operation 514 'readreq' 'gmem_load_15_req' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 515 [5/7] (7.30ns)   --->   "%gmem_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_19, i32 1" [src/conv.cpp:32]   --->   Operation 515 'readreq' 'gmem_load_17_req' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 516 [6/7] (7.30ns)   --->   "%gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_21, i32 1" [src/conv.cpp:32]   --->   Operation 516 'readreq' 'gmem_load_19_req' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 517 [7/7] (7.30ns)   --->   "%gmem_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_23, i32 1" [src/conv.cpp:32]   --->   Operation 517 'readreq' 'gmem_load_21_req' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 518 [1/1] (0.00ns)   --->   "%shl_ln45_8_mid1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i4.i2, i4 8, i4 %empty_41, i2 0" [src/conv.cpp:45]   --->   Operation 518 'bitconcatenate' 'shl_ln45_8_mid1' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_11 : Operation 519 [1/1] (0.00ns)   --->   "%zext_ln45_33 = zext i10 %shl_ln45_8_mid1" [src/conv.cpp:45]   --->   Operation 519 'zext' 'zext_ln45_33' <Predicate = (!icmp_ln32 & icmp_ln33)> <Delay = 0.00>
ST_11 : Operation 520 [1/1] (2.69ns)   --->   "%add_ln45_33 = add i64 %zext_ln45_33, i64 %w_conv0_read" [src/conv.cpp:45]   --->   Operation 520 'add' 'add_ln45_33' <Predicate = (!icmp_ln32 & icmp_ln33)> <Delay = 2.69> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 521 [1/1] (0.00ns)   --->   "%trunc_ln45_8_mid1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln45_33, i32 2, i32 63" [src/conv.cpp:45]   --->   Operation 521 'partselect' 'trunc_ln45_8_mid1' <Predicate = (!icmp_ln32 & icmp_ln33)> <Delay = 0.00>
ST_11 : Operation 522 [1/1] (1.10ns)   --->   "%select_ln32_10 = select i1 %icmp_ln33, i62 %trunc_ln45_8_mid1, i62 %trunc_ln45_8" [src/conv.cpp:32]   --->   Operation 522 'select' 'select_ln32_10' <Predicate = (!icmp_ln32)> <Delay = 1.10> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 523 [1/1] (0.00ns)   --->   "%sext_ln32_10 = sext i62 %select_ln32_10" [src/conv.cpp:32]   --->   Operation 523 'sext' 'sext_ln32_10' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_11 : Operation 524 [1/1] (0.00ns)   --->   "%gmem_addr_25 = getelementptr i32 %gmem, i64 %sext_ln32_10" [src/conv.cpp:45]   --->   Operation 524 'getelementptr' 'gmem_addr_25' <Predicate = (!icmp_ln32)> <Delay = 0.00>

State 12 <SV = 11> <Delay = 7.30>
ST_12 : Operation 525 [1/1] (0.00ns)   --->   "%shl_ln45_9 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i4.i2, i4 9, i4 %empty, i2 0" [src/conv.cpp:45]   --->   Operation 525 'bitconcatenate' 'shl_ln45_9' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_12 : Operation 526 [1/1] (0.00ns)   --->   "%zext_ln45_9 = zext i10 %shl_ln45_9" [src/conv.cpp:45]   --->   Operation 526 'zext' 'zext_ln45_9' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_12 : Operation 527 [1/1] (2.69ns)   --->   "%add_ln45_9 = add i64 %zext_ln45_9, i64 %w_conv0_read" [src/conv.cpp:45]   --->   Operation 527 'add' 'add_ln45_9' <Predicate = (!icmp_ln33)> <Delay = 2.69> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 528 [1/1] (0.00ns)   --->   "%trunc_ln45_9 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln45_9, i32 2, i32 63" [src/conv.cpp:45]   --->   Operation 528 'partselect' 'trunc_ln45_9' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_12 : Operation 529 [1/1] (7.30ns)   --->   "%gmem_addr_4_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_4" [src/conv.cpp:32]   --->   Operation 529 'read' 'gmem_addr_4_read' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 530 [1/7] (7.30ns)   --->   "%gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_13, i32 1" [src/conv.cpp:32]   --->   Operation 530 'readreq' 'gmem_load_11_req' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 531 [2/7] (7.30ns)   --->   "%gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_15, i32 1" [src/conv.cpp:32]   --->   Operation 531 'readreq' 'gmem_load_13_req' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 532 [3/7] (7.30ns)   --->   "%gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_17, i32 1" [src/conv.cpp:32]   --->   Operation 532 'readreq' 'gmem_load_15_req' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 533 [4/7] (7.30ns)   --->   "%gmem_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_19, i32 1" [src/conv.cpp:32]   --->   Operation 533 'readreq' 'gmem_load_17_req' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 534 [5/7] (7.30ns)   --->   "%gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_21, i32 1" [src/conv.cpp:32]   --->   Operation 534 'readreq' 'gmem_load_19_req' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 535 [6/7] (7.30ns)   --->   "%gmem_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_23, i32 1" [src/conv.cpp:32]   --->   Operation 535 'readreq' 'gmem_load_21_req' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 536 [7/7] (7.30ns)   --->   "%gmem_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_25, i32 1" [src/conv.cpp:32]   --->   Operation 536 'readreq' 'gmem_load_23_req' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 537 [1/1] (0.00ns)   --->   "%shl_ln45_9_mid1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i4.i2, i4 9, i4 %empty_41, i2 0" [src/conv.cpp:45]   --->   Operation 537 'bitconcatenate' 'shl_ln45_9_mid1' <Predicate = (!icmp_ln32 & icmp_ln33)> <Delay = 0.00>
ST_12 : Operation 538 [1/1] (0.00ns)   --->   "%zext_ln45_34 = zext i10 %shl_ln45_9_mid1" [src/conv.cpp:45]   --->   Operation 538 'zext' 'zext_ln45_34' <Predicate = (!icmp_ln32 & icmp_ln33)> <Delay = 0.00>
ST_12 : Operation 539 [1/1] (2.69ns)   --->   "%add_ln45_34 = add i64 %zext_ln45_34, i64 %w_conv0_read" [src/conv.cpp:45]   --->   Operation 539 'add' 'add_ln45_34' <Predicate = (!icmp_ln32 & icmp_ln33)> <Delay = 2.69> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 540 [1/1] (0.00ns)   --->   "%trunc_ln45_9_mid1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln45_34, i32 2, i32 63" [src/conv.cpp:45]   --->   Operation 540 'partselect' 'trunc_ln45_9_mid1' <Predicate = (!icmp_ln32 & icmp_ln33)> <Delay = 0.00>
ST_12 : Operation 541 [1/1] (1.10ns)   --->   "%select_ln32_11 = select i1 %icmp_ln33, i62 %trunc_ln45_9_mid1, i62 %trunc_ln45_9" [src/conv.cpp:32]   --->   Operation 541 'select' 'select_ln32_11' <Predicate = (!icmp_ln32)> <Delay = 1.10> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 542 [1/1] (0.00ns)   --->   "%sext_ln32_11 = sext i62 %select_ln32_11" [src/conv.cpp:32]   --->   Operation 542 'sext' 'sext_ln32_11' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_12 : Operation 543 [1/1] (0.00ns)   --->   "%gmem_addr_27 = getelementptr i32 %gmem, i64 %sext_ln32_11" [src/conv.cpp:45]   --->   Operation 543 'getelementptr' 'gmem_addr_27' <Predicate = (!icmp_ln32)> <Delay = 0.00>

State 13 <SV = 12> <Delay = 7.30>
ST_13 : Operation 544 [1/1] (0.00ns)   --->   "%shl_ln45_s = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i4.i2, i4 10, i4 %empty, i2 0" [src/conv.cpp:45]   --->   Operation 544 'bitconcatenate' 'shl_ln45_s' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_13 : Operation 545 [1/1] (0.00ns)   --->   "%zext_ln45_10 = zext i10 %shl_ln45_s" [src/conv.cpp:45]   --->   Operation 545 'zext' 'zext_ln45_10' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_13 : Operation 546 [1/1] (2.69ns)   --->   "%add_ln45_10 = add i64 %zext_ln45_10, i64 %w_conv0_read" [src/conv.cpp:45]   --->   Operation 546 'add' 'add_ln45_10' <Predicate = (!icmp_ln33)> <Delay = 2.69> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 547 [1/1] (0.00ns)   --->   "%trunc_ln45_s = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln45_10, i32 2, i32 63" [src/conv.cpp:45]   --->   Operation 547 'partselect' 'trunc_ln45_s' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_13 : Operation 548 [1/1] (7.30ns)   --->   "%gmem_addr_13_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_13" [src/conv.cpp:32]   --->   Operation 548 'read' 'gmem_addr_13_read' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 549 [1/7] (7.30ns)   --->   "%gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_15, i32 1" [src/conv.cpp:32]   --->   Operation 549 'readreq' 'gmem_load_13_req' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 550 [2/7] (7.30ns)   --->   "%gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_17, i32 1" [src/conv.cpp:32]   --->   Operation 550 'readreq' 'gmem_load_15_req' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 551 [3/7] (7.30ns)   --->   "%gmem_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_19, i32 1" [src/conv.cpp:32]   --->   Operation 551 'readreq' 'gmem_load_17_req' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 552 [4/7] (7.30ns)   --->   "%gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_21, i32 1" [src/conv.cpp:32]   --->   Operation 552 'readreq' 'gmem_load_19_req' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 553 [5/7] (7.30ns)   --->   "%gmem_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_23, i32 1" [src/conv.cpp:32]   --->   Operation 553 'readreq' 'gmem_load_21_req' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 554 [6/7] (7.30ns)   --->   "%gmem_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_25, i32 1" [src/conv.cpp:32]   --->   Operation 554 'readreq' 'gmem_load_23_req' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 555 [7/7] (7.30ns)   --->   "%gmem_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_27, i32 1" [src/conv.cpp:32]   --->   Operation 555 'readreq' 'gmem_load_25_req' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 556 [1/1] (0.00ns)   --->   "%shl_ln45_10_mid1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i4.i2, i4 10, i4 %empty_41, i2 0" [src/conv.cpp:45]   --->   Operation 556 'bitconcatenate' 'shl_ln45_10_mid1' <Predicate = (!icmp_ln32 & icmp_ln33)> <Delay = 0.00>
ST_13 : Operation 557 [1/1] (0.00ns)   --->   "%zext_ln45_35 = zext i10 %shl_ln45_10_mid1" [src/conv.cpp:45]   --->   Operation 557 'zext' 'zext_ln45_35' <Predicate = (!icmp_ln32 & icmp_ln33)> <Delay = 0.00>
ST_13 : Operation 558 [1/1] (2.69ns)   --->   "%add_ln45_35 = add i64 %zext_ln45_35, i64 %w_conv0_read" [src/conv.cpp:45]   --->   Operation 558 'add' 'add_ln45_35' <Predicate = (!icmp_ln32 & icmp_ln33)> <Delay = 2.69> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 559 [1/1] (0.00ns)   --->   "%trunc_ln45_10_mid1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln45_35, i32 2, i32 63" [src/conv.cpp:45]   --->   Operation 559 'partselect' 'trunc_ln45_10_mid1' <Predicate = (!icmp_ln32 & icmp_ln33)> <Delay = 0.00>
ST_13 : Operation 560 [1/1] (1.10ns)   --->   "%select_ln32_12 = select i1 %icmp_ln33, i62 %trunc_ln45_10_mid1, i62 %trunc_ln45_s" [src/conv.cpp:32]   --->   Operation 560 'select' 'select_ln32_12' <Predicate = (!icmp_ln32)> <Delay = 1.10> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 561 [1/1] (0.00ns)   --->   "%sext_ln32_12 = sext i62 %select_ln32_12" [src/conv.cpp:32]   --->   Operation 561 'sext' 'sext_ln32_12' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_13 : Operation 562 [1/1] (0.00ns)   --->   "%gmem_addr_29 = getelementptr i32 %gmem, i64 %sext_ln32_12" [src/conv.cpp:45]   --->   Operation 562 'getelementptr' 'gmem_addr_29' <Predicate = (!icmp_ln32)> <Delay = 0.00>

State 14 <SV = 13> <Delay = 7.30>
ST_14 : Operation 563 [1/1] (0.00ns)   --->   "%shl_ln45_3 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i4.i2, i4 11, i4 %empty, i2 0" [src/conv.cpp:45]   --->   Operation 563 'bitconcatenate' 'shl_ln45_3' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_14 : Operation 564 [1/1] (0.00ns)   --->   "%zext_ln45_11 = zext i10 %shl_ln45_3" [src/conv.cpp:45]   --->   Operation 564 'zext' 'zext_ln45_11' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_14 : Operation 565 [1/1] (2.69ns)   --->   "%add_ln45_11 = add i64 %zext_ln45_11, i64 %w_conv0_read" [src/conv.cpp:45]   --->   Operation 565 'add' 'add_ln45_11' <Predicate = (!icmp_ln33)> <Delay = 2.69> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 566 [1/1] (0.00ns)   --->   "%trunc_ln45_10 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln45_11, i32 2, i32 63" [src/conv.cpp:45]   --->   Operation 566 'partselect' 'trunc_ln45_10' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_14 : Operation 567 [1/1] (7.30ns)   --->   "%gmem_addr_15_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_15" [src/conv.cpp:32]   --->   Operation 567 'read' 'gmem_addr_15_read' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 568 [1/7] (7.30ns)   --->   "%gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_17, i32 1" [src/conv.cpp:32]   --->   Operation 568 'readreq' 'gmem_load_15_req' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 569 [2/7] (7.30ns)   --->   "%gmem_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_19, i32 1" [src/conv.cpp:32]   --->   Operation 569 'readreq' 'gmem_load_17_req' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 570 [3/7] (7.30ns)   --->   "%gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_21, i32 1" [src/conv.cpp:32]   --->   Operation 570 'readreq' 'gmem_load_19_req' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 571 [4/7] (7.30ns)   --->   "%gmem_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_23, i32 1" [src/conv.cpp:32]   --->   Operation 571 'readreq' 'gmem_load_21_req' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 572 [5/7] (7.30ns)   --->   "%gmem_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_25, i32 1" [src/conv.cpp:32]   --->   Operation 572 'readreq' 'gmem_load_23_req' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 573 [6/7] (7.30ns)   --->   "%gmem_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_27, i32 1" [src/conv.cpp:32]   --->   Operation 573 'readreq' 'gmem_load_25_req' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 574 [7/7] (7.30ns)   --->   "%gmem_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_29, i32 1" [src/conv.cpp:32]   --->   Operation 574 'readreq' 'gmem_load_27_req' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 575 [1/1] (0.00ns)   --->   "%shl_ln45_11_mid1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i4.i2, i4 11, i4 %empty_41, i2 0" [src/conv.cpp:45]   --->   Operation 575 'bitconcatenate' 'shl_ln45_11_mid1' <Predicate = (!icmp_ln32 & icmp_ln33)> <Delay = 0.00>
ST_14 : Operation 576 [1/1] (0.00ns)   --->   "%zext_ln45_36 = zext i10 %shl_ln45_11_mid1" [src/conv.cpp:45]   --->   Operation 576 'zext' 'zext_ln45_36' <Predicate = (!icmp_ln32 & icmp_ln33)> <Delay = 0.00>
ST_14 : Operation 577 [1/1] (2.69ns)   --->   "%add_ln45_36 = add i64 %zext_ln45_36, i64 %w_conv0_read" [src/conv.cpp:45]   --->   Operation 577 'add' 'add_ln45_36' <Predicate = (!icmp_ln32 & icmp_ln33)> <Delay = 2.69> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 578 [1/1] (0.00ns)   --->   "%trunc_ln45_11_mid1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln45_36, i32 2, i32 63" [src/conv.cpp:45]   --->   Operation 578 'partselect' 'trunc_ln45_11_mid1' <Predicate = (!icmp_ln32 & icmp_ln33)> <Delay = 0.00>
ST_14 : Operation 579 [1/1] (1.10ns)   --->   "%select_ln32_13 = select i1 %icmp_ln33, i62 %trunc_ln45_11_mid1, i62 %trunc_ln45_10" [src/conv.cpp:32]   --->   Operation 579 'select' 'select_ln32_13' <Predicate = (!icmp_ln32)> <Delay = 1.10> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 580 [1/1] (0.00ns)   --->   "%sext_ln32_13 = sext i62 %select_ln32_13" [src/conv.cpp:32]   --->   Operation 580 'sext' 'sext_ln32_13' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_14 : Operation 581 [1/1] (0.00ns)   --->   "%gmem_addr_31 = getelementptr i32 %gmem, i64 %sext_ln32_13" [src/conv.cpp:45]   --->   Operation 581 'getelementptr' 'gmem_addr_31' <Predicate = (!icmp_ln32)> <Delay = 0.00>

State 15 <SV = 14> <Delay = 7.30>
ST_15 : Operation 582 [1/1] (0.00ns)   --->   "%sext_ln45_3 = sext i9 %shl_ln45_4" [src/conv.cpp:45]   --->   Operation 582 'sext' 'sext_ln45_3' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_15 : Operation 583 [1/1] (0.00ns)   --->   "%zext_ln45_12 = zext i10 %sext_ln45_3" [src/conv.cpp:45]   --->   Operation 583 'zext' 'zext_ln45_12' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_15 : Operation 584 [1/1] (2.69ns)   --->   "%add_ln45_12 = add i64 %zext_ln45_12, i64 %w_conv0_read" [src/conv.cpp:45]   --->   Operation 584 'add' 'add_ln45_12' <Predicate = (!icmp_ln33)> <Delay = 2.69> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 585 [1/1] (0.00ns)   --->   "%trunc_ln45_11 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln45_12, i32 2, i32 63" [src/conv.cpp:45]   --->   Operation 585 'partselect' 'trunc_ln45_11' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_15 : Operation 586 [1/1] (7.30ns)   --->   "%gmem_addr_17_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_17" [src/conv.cpp:32]   --->   Operation 586 'read' 'gmem_addr_17_read' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 587 [1/7] (7.30ns)   --->   "%gmem_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_19, i32 1" [src/conv.cpp:32]   --->   Operation 587 'readreq' 'gmem_load_17_req' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 588 [2/7] (7.30ns)   --->   "%gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_21, i32 1" [src/conv.cpp:32]   --->   Operation 588 'readreq' 'gmem_load_19_req' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 589 [3/7] (7.30ns)   --->   "%gmem_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_23, i32 1" [src/conv.cpp:32]   --->   Operation 589 'readreq' 'gmem_load_21_req' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 590 [4/7] (7.30ns)   --->   "%gmem_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_25, i32 1" [src/conv.cpp:32]   --->   Operation 590 'readreq' 'gmem_load_23_req' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 591 [5/7] (7.30ns)   --->   "%gmem_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_27, i32 1" [src/conv.cpp:32]   --->   Operation 591 'readreq' 'gmem_load_25_req' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 592 [6/7] (7.30ns)   --->   "%gmem_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_29, i32 1" [src/conv.cpp:32]   --->   Operation 592 'readreq' 'gmem_load_27_req' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 593 [7/7] (7.30ns)   --->   "%gmem_load_29_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_31, i32 1" [src/conv.cpp:32]   --->   Operation 593 'readreq' 'gmem_load_29_req' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 594 [1/1] (0.00ns)   --->   "%sext_ln45_11 = sext i9 %shl_ln45_4_mid1" [src/conv.cpp:45]   --->   Operation 594 'sext' 'sext_ln45_11' <Predicate = (!icmp_ln32 & icmp_ln33)> <Delay = 0.00>
ST_15 : Operation 595 [1/1] (0.00ns)   --->   "%zext_ln45_37 = zext i10 %sext_ln45_11" [src/conv.cpp:45]   --->   Operation 595 'zext' 'zext_ln45_37' <Predicate = (!icmp_ln32 & icmp_ln33)> <Delay = 0.00>
ST_15 : Operation 596 [1/1] (2.69ns)   --->   "%add_ln45_37 = add i64 %zext_ln45_37, i64 %w_conv0_read" [src/conv.cpp:45]   --->   Operation 596 'add' 'add_ln45_37' <Predicate = (!icmp_ln32 & icmp_ln33)> <Delay = 2.69> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 597 [1/1] (0.00ns)   --->   "%trunc_ln45_12_mid1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln45_37, i32 2, i32 63" [src/conv.cpp:45]   --->   Operation 597 'partselect' 'trunc_ln45_12_mid1' <Predicate = (!icmp_ln32 & icmp_ln33)> <Delay = 0.00>
ST_15 : Operation 598 [1/1] (1.10ns)   --->   "%select_ln32_14 = select i1 %icmp_ln33, i62 %trunc_ln45_12_mid1, i62 %trunc_ln45_11" [src/conv.cpp:32]   --->   Operation 598 'select' 'select_ln32_14' <Predicate = (!icmp_ln32)> <Delay = 1.10> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 599 [1/1] (0.00ns)   --->   "%sext_ln32_14 = sext i62 %select_ln32_14" [src/conv.cpp:32]   --->   Operation 599 'sext' 'sext_ln32_14' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_15 : Operation 600 [1/1] (0.00ns)   --->   "%gmem_addr_33 = getelementptr i32 %gmem, i64 %sext_ln32_14" [src/conv.cpp:45]   --->   Operation 600 'getelementptr' 'gmem_addr_33' <Predicate = (!icmp_ln32)> <Delay = 0.00>

State 16 <SV = 15> <Delay = 7.30>
ST_16 : Operation 601 [1/1] (0.00ns)   --->   "%sext_ln45_4 = sext i9 %shl_ln45_5" [src/conv.cpp:45]   --->   Operation 601 'sext' 'sext_ln45_4' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_16 : Operation 602 [1/1] (0.00ns)   --->   "%zext_ln45_13 = zext i10 %sext_ln45_4" [src/conv.cpp:45]   --->   Operation 602 'zext' 'zext_ln45_13' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_16 : Operation 603 [1/1] (2.69ns)   --->   "%add_ln45_13 = add i64 %zext_ln45_13, i64 %w_conv0_read" [src/conv.cpp:45]   --->   Operation 603 'add' 'add_ln45_13' <Predicate = (!icmp_ln33)> <Delay = 2.69> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 604 [1/1] (0.00ns)   --->   "%trunc_ln45_12 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln45_13, i32 2, i32 63" [src/conv.cpp:45]   --->   Operation 604 'partselect' 'trunc_ln45_12' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_16 : Operation 605 [1/1] (7.30ns)   --->   "%gmem_addr_19_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_19" [src/conv.cpp:32]   --->   Operation 605 'read' 'gmem_addr_19_read' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 606 [1/7] (7.30ns)   --->   "%gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_21, i32 1" [src/conv.cpp:32]   --->   Operation 606 'readreq' 'gmem_load_19_req' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 607 [2/7] (7.30ns)   --->   "%gmem_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_23, i32 1" [src/conv.cpp:32]   --->   Operation 607 'readreq' 'gmem_load_21_req' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 608 [3/7] (7.30ns)   --->   "%gmem_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_25, i32 1" [src/conv.cpp:32]   --->   Operation 608 'readreq' 'gmem_load_23_req' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 609 [4/7] (7.30ns)   --->   "%gmem_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_27, i32 1" [src/conv.cpp:32]   --->   Operation 609 'readreq' 'gmem_load_25_req' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 610 [5/7] (7.30ns)   --->   "%gmem_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_29, i32 1" [src/conv.cpp:32]   --->   Operation 610 'readreq' 'gmem_load_27_req' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 611 [6/7] (7.30ns)   --->   "%gmem_load_29_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_31, i32 1" [src/conv.cpp:32]   --->   Operation 611 'readreq' 'gmem_load_29_req' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 612 [7/7] (7.30ns)   --->   "%gmem_load_31_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_33, i32 1" [src/conv.cpp:32]   --->   Operation 612 'readreq' 'gmem_load_31_req' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 613 [1/1] (0.00ns)   --->   "%sext_ln45_12 = sext i9 %shl_ln45_5_mid1" [src/conv.cpp:45]   --->   Operation 613 'sext' 'sext_ln45_12' <Predicate = (!icmp_ln32 & icmp_ln33)> <Delay = 0.00>
ST_16 : Operation 614 [1/1] (0.00ns)   --->   "%zext_ln45_38 = zext i10 %sext_ln45_12" [src/conv.cpp:45]   --->   Operation 614 'zext' 'zext_ln45_38' <Predicate = (!icmp_ln32 & icmp_ln33)> <Delay = 0.00>
ST_16 : Operation 615 [1/1] (2.69ns)   --->   "%add_ln45_38 = add i64 %zext_ln45_38, i64 %w_conv0_read" [src/conv.cpp:45]   --->   Operation 615 'add' 'add_ln45_38' <Predicate = (!icmp_ln32 & icmp_ln33)> <Delay = 2.69> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 616 [1/1] (0.00ns)   --->   "%trunc_ln45_13_mid1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln45_38, i32 2, i32 63" [src/conv.cpp:45]   --->   Operation 616 'partselect' 'trunc_ln45_13_mid1' <Predicate = (!icmp_ln32 & icmp_ln33)> <Delay = 0.00>
ST_16 : Operation 617 [1/1] (1.10ns)   --->   "%select_ln32_15 = select i1 %icmp_ln33, i62 %trunc_ln45_13_mid1, i62 %trunc_ln45_12" [src/conv.cpp:32]   --->   Operation 617 'select' 'select_ln32_15' <Predicate = (!icmp_ln32)> <Delay = 1.10> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 618 [1/1] (0.00ns)   --->   "%sext_ln32_15 = sext i62 %select_ln32_15" [src/conv.cpp:32]   --->   Operation 618 'sext' 'sext_ln32_15' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_16 : Operation 619 [1/1] (0.00ns)   --->   "%gmem_addr_35 = getelementptr i32 %gmem, i64 %sext_ln32_15" [src/conv.cpp:45]   --->   Operation 619 'getelementptr' 'gmem_addr_35' <Predicate = (!icmp_ln32)> <Delay = 0.00>

State 17 <SV = 16> <Delay = 7.30>
ST_17 : Operation 620 [1/1] (0.00ns)   --->   "%sext_ln45_5 = sext i8 %shl_ln45_2" [src/conv.cpp:45]   --->   Operation 620 'sext' 'sext_ln45_5' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_17 : Operation 621 [1/1] (0.00ns)   --->   "%zext_ln45_14 = zext i10 %sext_ln45_5" [src/conv.cpp:45]   --->   Operation 621 'zext' 'zext_ln45_14' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_17 : Operation 622 [1/1] (2.69ns)   --->   "%add_ln45_14 = add i64 %zext_ln45_14, i64 %w_conv0_read" [src/conv.cpp:45]   --->   Operation 622 'add' 'add_ln45_14' <Predicate = (!icmp_ln33)> <Delay = 2.69> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 623 [1/1] (0.00ns)   --->   "%trunc_ln45_13 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln45_14, i32 2, i32 63" [src/conv.cpp:45]   --->   Operation 623 'partselect' 'trunc_ln45_13' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_17 : Operation 624 [1/1] (7.30ns)   --->   "%gmem_addr_21_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_21" [src/conv.cpp:32]   --->   Operation 624 'read' 'gmem_addr_21_read' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 625 [1/7] (7.30ns)   --->   "%gmem_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_23, i32 1" [src/conv.cpp:32]   --->   Operation 625 'readreq' 'gmem_load_21_req' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 626 [2/7] (7.30ns)   --->   "%gmem_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_25, i32 1" [src/conv.cpp:32]   --->   Operation 626 'readreq' 'gmem_load_23_req' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 627 [3/7] (7.30ns)   --->   "%gmem_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_27, i32 1" [src/conv.cpp:32]   --->   Operation 627 'readreq' 'gmem_load_25_req' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 628 [4/7] (7.30ns)   --->   "%gmem_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_29, i32 1" [src/conv.cpp:32]   --->   Operation 628 'readreq' 'gmem_load_27_req' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 629 [5/7] (7.30ns)   --->   "%gmem_load_29_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_31, i32 1" [src/conv.cpp:32]   --->   Operation 629 'readreq' 'gmem_load_29_req' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 630 [6/7] (7.30ns)   --->   "%gmem_load_31_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_33, i32 1" [src/conv.cpp:32]   --->   Operation 630 'readreq' 'gmem_load_31_req' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 631 [7/7] (7.30ns)   --->   "%gmem_load_33_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_35, i32 1" [src/conv.cpp:32]   --->   Operation 631 'readreq' 'gmem_load_33_req' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 632 [1/1] (0.00ns)   --->   "%sext_ln45_13 = sext i8 %shl_ln45_2_mid1" [src/conv.cpp:45]   --->   Operation 632 'sext' 'sext_ln45_13' <Predicate = (!icmp_ln32 & icmp_ln33)> <Delay = 0.00>
ST_17 : Operation 633 [1/1] (0.00ns)   --->   "%zext_ln45_39 = zext i10 %sext_ln45_13" [src/conv.cpp:45]   --->   Operation 633 'zext' 'zext_ln45_39' <Predicate = (!icmp_ln32 & icmp_ln33)> <Delay = 0.00>
ST_17 : Operation 634 [1/1] (2.69ns)   --->   "%add_ln45_39 = add i64 %zext_ln45_39, i64 %w_conv0_read" [src/conv.cpp:45]   --->   Operation 634 'add' 'add_ln45_39' <Predicate = (!icmp_ln32 & icmp_ln33)> <Delay = 2.69> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 635 [1/1] (0.00ns)   --->   "%trunc_ln45_14_mid1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln45_39, i32 2, i32 63" [src/conv.cpp:45]   --->   Operation 635 'partselect' 'trunc_ln45_14_mid1' <Predicate = (!icmp_ln32 & icmp_ln33)> <Delay = 0.00>
ST_17 : Operation 636 [1/1] (1.10ns)   --->   "%select_ln32_16 = select i1 %icmp_ln33, i62 %trunc_ln45_14_mid1, i62 %trunc_ln45_13" [src/conv.cpp:32]   --->   Operation 636 'select' 'select_ln32_16' <Predicate = (!icmp_ln32)> <Delay = 1.10> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 637 [1/1] (0.00ns)   --->   "%sext_ln32_16 = sext i62 %select_ln32_16" [src/conv.cpp:32]   --->   Operation 637 'sext' 'sext_ln32_16' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_17 : Operation 638 [1/1] (0.00ns)   --->   "%gmem_addr_37 = getelementptr i32 %gmem, i64 %sext_ln32_16" [src/conv.cpp:45]   --->   Operation 638 'getelementptr' 'gmem_addr_37' <Predicate = (!icmp_ln32)> <Delay = 0.00>

State 18 <SV = 17> <Delay = 7.30>
ST_18 : Operation 639 [1/1] (0.00ns)   --->   "%sext_ln45_6 = sext i7 %shl_ln45_1" [src/conv.cpp:45]   --->   Operation 639 'sext' 'sext_ln45_6' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_18 : Operation 640 [1/1] (0.00ns)   --->   "%zext_ln45_15 = zext i10 %sext_ln45_6" [src/conv.cpp:45]   --->   Operation 640 'zext' 'zext_ln45_15' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_18 : Operation 641 [1/1] (2.69ns)   --->   "%add_ln45_15 = add i64 %zext_ln45_15, i64 %w_conv0_read" [src/conv.cpp:45]   --->   Operation 641 'add' 'add_ln45_15' <Predicate = (!icmp_ln33)> <Delay = 2.69> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 642 [1/1] (0.00ns)   --->   "%trunc_ln45_14 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln45_15, i32 2, i32 63" [src/conv.cpp:45]   --->   Operation 642 'partselect' 'trunc_ln45_14' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_18 : Operation 643 [1/1] (7.30ns)   --->   "%gmem_addr_23_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_23" [src/conv.cpp:32]   --->   Operation 643 'read' 'gmem_addr_23_read' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 644 [1/7] (7.30ns)   --->   "%gmem_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_25, i32 1" [src/conv.cpp:32]   --->   Operation 644 'readreq' 'gmem_load_23_req' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 645 [2/7] (7.30ns)   --->   "%gmem_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_27, i32 1" [src/conv.cpp:32]   --->   Operation 645 'readreq' 'gmem_load_25_req' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 646 [3/7] (7.30ns)   --->   "%gmem_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_29, i32 1" [src/conv.cpp:32]   --->   Operation 646 'readreq' 'gmem_load_27_req' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 647 [4/7] (7.30ns)   --->   "%gmem_load_29_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_31, i32 1" [src/conv.cpp:32]   --->   Operation 647 'readreq' 'gmem_load_29_req' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 648 [5/7] (7.30ns)   --->   "%gmem_load_31_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_33, i32 1" [src/conv.cpp:32]   --->   Operation 648 'readreq' 'gmem_load_31_req' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 649 [6/7] (7.30ns)   --->   "%gmem_load_33_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_35, i32 1" [src/conv.cpp:32]   --->   Operation 649 'readreq' 'gmem_load_33_req' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 650 [7/7] (7.30ns)   --->   "%gmem_load_35_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_37, i32 1" [src/conv.cpp:32]   --->   Operation 650 'readreq' 'gmem_load_35_req' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 651 [1/1] (0.00ns)   --->   "%sext_ln45_14 = sext i7 %shl_ln45_1_mid1" [src/conv.cpp:45]   --->   Operation 651 'sext' 'sext_ln45_14' <Predicate = (!icmp_ln32 & icmp_ln33)> <Delay = 0.00>
ST_18 : Operation 652 [1/1] (0.00ns)   --->   "%zext_ln45_40 = zext i10 %sext_ln45_14" [src/conv.cpp:45]   --->   Operation 652 'zext' 'zext_ln45_40' <Predicate = (!icmp_ln32 & icmp_ln33)> <Delay = 0.00>
ST_18 : Operation 653 [1/1] (2.69ns)   --->   "%add_ln45_40 = add i64 %zext_ln45_40, i64 %w_conv0_read" [src/conv.cpp:45]   --->   Operation 653 'add' 'add_ln45_40' <Predicate = (!icmp_ln32 & icmp_ln33)> <Delay = 2.69> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 654 [1/1] (0.00ns)   --->   "%trunc_ln45_15_mid1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln45_40, i32 2, i32 63" [src/conv.cpp:45]   --->   Operation 654 'partselect' 'trunc_ln45_15_mid1' <Predicate = (!icmp_ln32 & icmp_ln33)> <Delay = 0.00>
ST_18 : Operation 655 [1/1] (1.10ns)   --->   "%select_ln32_17 = select i1 %icmp_ln33, i62 %trunc_ln45_15_mid1, i62 %trunc_ln45_14" [src/conv.cpp:32]   --->   Operation 655 'select' 'select_ln32_17' <Predicate = (!icmp_ln32)> <Delay = 1.10> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 656 [1/1] (0.00ns)   --->   "%sext_ln32_17 = sext i62 %select_ln32_17" [src/conv.cpp:32]   --->   Operation 656 'sext' 'sext_ln32_17' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_18 : Operation 657 [1/1] (0.00ns)   --->   "%gmem_addr_39 = getelementptr i32 %gmem, i64 %sext_ln32_17" [src/conv.cpp:45]   --->   Operation 657 'getelementptr' 'gmem_addr_39' <Predicate = (!icmp_ln32)> <Delay = 0.00>

State 19 <SV = 18> <Delay = 7.30>
ST_19 : Operation 658 [1/1] (0.00ns)   --->   "%shl_ln45_6 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i5.i4.i2, i5 16, i4 %empty, i2 0" [src/conv.cpp:45]   --->   Operation 658 'bitconcatenate' 'shl_ln45_6' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_19 : Operation 659 [1/1] (0.00ns)   --->   "%zext_ln45_16 = zext i11 %shl_ln45_6" [src/conv.cpp:45]   --->   Operation 659 'zext' 'zext_ln45_16' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_19 : Operation 660 [1/1] (2.69ns)   --->   "%add_ln45_16 = add i64 %zext_ln45_16, i64 %w_conv0_read" [src/conv.cpp:45]   --->   Operation 660 'add' 'add_ln45_16' <Predicate = (!icmp_ln33)> <Delay = 2.69> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 661 [1/1] (0.00ns)   --->   "%trunc_ln45_15 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln45_16, i32 2, i32 63" [src/conv.cpp:45]   --->   Operation 661 'partselect' 'trunc_ln45_15' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_19 : Operation 662 [1/1] (7.30ns)   --->   "%gmem_addr_25_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_25" [src/conv.cpp:32]   --->   Operation 662 'read' 'gmem_addr_25_read' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 663 [1/7] (7.30ns)   --->   "%gmem_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_27, i32 1" [src/conv.cpp:32]   --->   Operation 663 'readreq' 'gmem_load_25_req' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 664 [2/7] (7.30ns)   --->   "%gmem_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_29, i32 1" [src/conv.cpp:32]   --->   Operation 664 'readreq' 'gmem_load_27_req' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 665 [3/7] (7.30ns)   --->   "%gmem_load_29_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_31, i32 1" [src/conv.cpp:32]   --->   Operation 665 'readreq' 'gmem_load_29_req' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 666 [4/7] (7.30ns)   --->   "%gmem_load_31_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_33, i32 1" [src/conv.cpp:32]   --->   Operation 666 'readreq' 'gmem_load_31_req' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 667 [5/7] (7.30ns)   --->   "%gmem_load_33_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_35, i32 1" [src/conv.cpp:32]   --->   Operation 667 'readreq' 'gmem_load_33_req' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 668 [6/7] (7.30ns)   --->   "%gmem_load_35_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_37, i32 1" [src/conv.cpp:32]   --->   Operation 668 'readreq' 'gmem_load_35_req' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 669 [7/7] (7.30ns)   --->   "%gmem_load_37_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_39, i32 1" [src/conv.cpp:32]   --->   Operation 669 'readreq' 'gmem_load_37_req' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 670 [1/1] (0.00ns)   --->   "%shl_ln45_16_mid1 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i5.i4.i2, i5 16, i4 %empty_41, i2 0" [src/conv.cpp:45]   --->   Operation 670 'bitconcatenate' 'shl_ln45_16_mid1' <Predicate = (!icmp_ln32 & icmp_ln33)> <Delay = 0.00>
ST_19 : Operation 671 [1/1] (0.00ns)   --->   "%zext_ln45_41 = zext i11 %shl_ln45_16_mid1" [src/conv.cpp:45]   --->   Operation 671 'zext' 'zext_ln45_41' <Predicate = (!icmp_ln32 & icmp_ln33)> <Delay = 0.00>
ST_19 : Operation 672 [1/1] (2.69ns)   --->   "%add_ln45_41 = add i64 %zext_ln45_41, i64 %w_conv0_read" [src/conv.cpp:45]   --->   Operation 672 'add' 'add_ln45_41' <Predicate = (!icmp_ln32 & icmp_ln33)> <Delay = 2.69> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 673 [1/1] (0.00ns)   --->   "%trunc_ln45_16_mid1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln45_41, i32 2, i32 63" [src/conv.cpp:45]   --->   Operation 673 'partselect' 'trunc_ln45_16_mid1' <Predicate = (!icmp_ln32 & icmp_ln33)> <Delay = 0.00>
ST_19 : Operation 674 [1/1] (1.10ns)   --->   "%select_ln32_18 = select i1 %icmp_ln33, i62 %trunc_ln45_16_mid1, i62 %trunc_ln45_15" [src/conv.cpp:32]   --->   Operation 674 'select' 'select_ln32_18' <Predicate = (!icmp_ln32)> <Delay = 1.10> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 675 [1/1] (0.00ns)   --->   "%sext_ln32_18 = sext i62 %select_ln32_18" [src/conv.cpp:32]   --->   Operation 675 'sext' 'sext_ln32_18' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_19 : Operation 676 [1/1] (0.00ns)   --->   "%gmem_addr_41 = getelementptr i32 %gmem, i64 %sext_ln32_18" [src/conv.cpp:45]   --->   Operation 676 'getelementptr' 'gmem_addr_41' <Predicate = (!icmp_ln32)> <Delay = 0.00>

State 20 <SV = 19> <Delay = 7.30>
ST_20 : Operation 677 [1/1] (0.00ns)   --->   "%shl_ln45_7 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i5.i4.i2, i5 17, i4 %empty, i2 0" [src/conv.cpp:45]   --->   Operation 677 'bitconcatenate' 'shl_ln45_7' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_20 : Operation 678 [1/1] (0.00ns)   --->   "%zext_ln45_17 = zext i11 %shl_ln45_7" [src/conv.cpp:45]   --->   Operation 678 'zext' 'zext_ln45_17' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_20 : Operation 679 [1/1] (2.69ns)   --->   "%add_ln45_17 = add i64 %zext_ln45_17, i64 %w_conv0_read" [src/conv.cpp:45]   --->   Operation 679 'add' 'add_ln45_17' <Predicate = (!icmp_ln33)> <Delay = 2.69> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 680 [1/1] (0.00ns)   --->   "%trunc_ln45_16 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln45_17, i32 2, i32 63" [src/conv.cpp:45]   --->   Operation 680 'partselect' 'trunc_ln45_16' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_20 : Operation 681 [1/1] (7.30ns)   --->   "%gmem_addr_27_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_27" [src/conv.cpp:32]   --->   Operation 681 'read' 'gmem_addr_27_read' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 682 [1/7] (7.30ns)   --->   "%gmem_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_29, i32 1" [src/conv.cpp:32]   --->   Operation 682 'readreq' 'gmem_load_27_req' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 683 [2/7] (7.30ns)   --->   "%gmem_load_29_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_31, i32 1" [src/conv.cpp:32]   --->   Operation 683 'readreq' 'gmem_load_29_req' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 684 [3/7] (7.30ns)   --->   "%gmem_load_31_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_33, i32 1" [src/conv.cpp:32]   --->   Operation 684 'readreq' 'gmem_load_31_req' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 685 [4/7] (7.30ns)   --->   "%gmem_load_33_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_35, i32 1" [src/conv.cpp:32]   --->   Operation 685 'readreq' 'gmem_load_33_req' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 686 [5/7] (7.30ns)   --->   "%gmem_load_35_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_37, i32 1" [src/conv.cpp:32]   --->   Operation 686 'readreq' 'gmem_load_35_req' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 687 [6/7] (7.30ns)   --->   "%gmem_load_37_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_39, i32 1" [src/conv.cpp:32]   --->   Operation 687 'readreq' 'gmem_load_37_req' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 688 [7/7] (7.30ns)   --->   "%gmem_load_39_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_41, i32 1" [src/conv.cpp:32]   --->   Operation 688 'readreq' 'gmem_load_39_req' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 689 [1/1] (0.00ns)   --->   "%shl_ln45_17_mid1 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i5.i4.i2, i5 17, i4 %empty_41, i2 0" [src/conv.cpp:45]   --->   Operation 689 'bitconcatenate' 'shl_ln45_17_mid1' <Predicate = (!icmp_ln32 & icmp_ln33)> <Delay = 0.00>
ST_20 : Operation 690 [1/1] (0.00ns)   --->   "%zext_ln45_42 = zext i11 %shl_ln45_17_mid1" [src/conv.cpp:45]   --->   Operation 690 'zext' 'zext_ln45_42' <Predicate = (!icmp_ln32 & icmp_ln33)> <Delay = 0.00>
ST_20 : Operation 691 [1/1] (2.69ns)   --->   "%add_ln45_42 = add i64 %zext_ln45_42, i64 %w_conv0_read" [src/conv.cpp:45]   --->   Operation 691 'add' 'add_ln45_42' <Predicate = (!icmp_ln32 & icmp_ln33)> <Delay = 2.69> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 692 [1/1] (0.00ns)   --->   "%trunc_ln45_17_mid1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln45_42, i32 2, i32 63" [src/conv.cpp:45]   --->   Operation 692 'partselect' 'trunc_ln45_17_mid1' <Predicate = (!icmp_ln32 & icmp_ln33)> <Delay = 0.00>
ST_20 : Operation 693 [1/1] (1.10ns)   --->   "%select_ln32_19 = select i1 %icmp_ln33, i62 %trunc_ln45_17_mid1, i62 %trunc_ln45_16" [src/conv.cpp:32]   --->   Operation 693 'select' 'select_ln32_19' <Predicate = (!icmp_ln32)> <Delay = 1.10> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 694 [1/1] (0.00ns)   --->   "%sext_ln32_19 = sext i62 %select_ln32_19" [src/conv.cpp:32]   --->   Operation 694 'sext' 'sext_ln32_19' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_20 : Operation 695 [1/1] (0.00ns)   --->   "%gmem_addr_43 = getelementptr i32 %gmem, i64 %sext_ln32_19" [src/conv.cpp:45]   --->   Operation 695 'getelementptr' 'gmem_addr_43' <Predicate = (!icmp_ln32)> <Delay = 0.00>

State 21 <SV = 20> <Delay = 7.30>
ST_21 : Operation 696 [1/1] (0.00ns)   --->   "%shl_ln45_10 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i5.i4.i2, i5 18, i4 %empty, i2 0" [src/conv.cpp:45]   --->   Operation 696 'bitconcatenate' 'shl_ln45_10' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_21 : Operation 697 [1/1] (0.00ns)   --->   "%zext_ln45_18 = zext i11 %shl_ln45_10" [src/conv.cpp:45]   --->   Operation 697 'zext' 'zext_ln45_18' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_21 : Operation 698 [1/1] (2.69ns)   --->   "%add_ln45_18 = add i64 %zext_ln45_18, i64 %w_conv0_read" [src/conv.cpp:45]   --->   Operation 698 'add' 'add_ln45_18' <Predicate = (!icmp_ln33)> <Delay = 2.69> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 699 [1/1] (0.00ns)   --->   "%trunc_ln45_17 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln45_18, i32 2, i32 63" [src/conv.cpp:45]   --->   Operation 699 'partselect' 'trunc_ln45_17' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_21 : Operation 700 [1/1] (7.30ns)   --->   "%gmem_addr_29_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_29" [src/conv.cpp:32]   --->   Operation 700 'read' 'gmem_addr_29_read' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 701 [1/7] (7.30ns)   --->   "%gmem_load_29_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_31, i32 1" [src/conv.cpp:32]   --->   Operation 701 'readreq' 'gmem_load_29_req' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 702 [2/7] (7.30ns)   --->   "%gmem_load_31_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_33, i32 1" [src/conv.cpp:32]   --->   Operation 702 'readreq' 'gmem_load_31_req' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 703 [3/7] (7.30ns)   --->   "%gmem_load_33_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_35, i32 1" [src/conv.cpp:32]   --->   Operation 703 'readreq' 'gmem_load_33_req' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 704 [4/7] (7.30ns)   --->   "%gmem_load_35_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_37, i32 1" [src/conv.cpp:32]   --->   Operation 704 'readreq' 'gmem_load_35_req' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 705 [5/7] (7.30ns)   --->   "%gmem_load_37_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_39, i32 1" [src/conv.cpp:32]   --->   Operation 705 'readreq' 'gmem_load_37_req' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 706 [6/7] (7.30ns)   --->   "%gmem_load_39_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_41, i32 1" [src/conv.cpp:32]   --->   Operation 706 'readreq' 'gmem_load_39_req' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 707 [7/7] (7.30ns)   --->   "%gmem_load_41_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_43, i32 1" [src/conv.cpp:32]   --->   Operation 707 'readreq' 'gmem_load_41_req' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 708 [1/1] (0.00ns)   --->   "%shl_ln45_18_mid1 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i5.i4.i2, i5 18, i4 %empty_41, i2 0" [src/conv.cpp:45]   --->   Operation 708 'bitconcatenate' 'shl_ln45_18_mid1' <Predicate = (!icmp_ln32 & icmp_ln33)> <Delay = 0.00>
ST_21 : Operation 709 [1/1] (0.00ns)   --->   "%zext_ln45_43 = zext i11 %shl_ln45_18_mid1" [src/conv.cpp:45]   --->   Operation 709 'zext' 'zext_ln45_43' <Predicate = (!icmp_ln32 & icmp_ln33)> <Delay = 0.00>
ST_21 : Operation 710 [1/1] (2.69ns)   --->   "%add_ln45_43 = add i64 %zext_ln45_43, i64 %w_conv0_read" [src/conv.cpp:45]   --->   Operation 710 'add' 'add_ln45_43' <Predicate = (!icmp_ln32 & icmp_ln33)> <Delay = 2.69> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 711 [1/1] (0.00ns)   --->   "%trunc_ln45_18_mid1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln45_43, i32 2, i32 63" [src/conv.cpp:45]   --->   Operation 711 'partselect' 'trunc_ln45_18_mid1' <Predicate = (!icmp_ln32 & icmp_ln33)> <Delay = 0.00>
ST_21 : Operation 712 [1/1] (1.10ns)   --->   "%select_ln32_20 = select i1 %icmp_ln33, i62 %trunc_ln45_18_mid1, i62 %trunc_ln45_17" [src/conv.cpp:32]   --->   Operation 712 'select' 'select_ln32_20' <Predicate = (!icmp_ln32)> <Delay = 1.10> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 713 [1/1] (0.00ns)   --->   "%sext_ln32_20 = sext i62 %select_ln32_20" [src/conv.cpp:32]   --->   Operation 713 'sext' 'sext_ln32_20' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_21 : Operation 714 [1/1] (0.00ns)   --->   "%gmem_addr_45 = getelementptr i32 %gmem, i64 %sext_ln32_20" [src/conv.cpp:45]   --->   Operation 714 'getelementptr' 'gmem_addr_45' <Predicate = (!icmp_ln32)> <Delay = 0.00>

State 22 <SV = 21> <Delay = 7.30>
ST_22 : Operation 715 [1/1] (0.00ns)   --->   "%shl_ln45_11 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i5.i4.i2, i5 19, i4 %empty, i2 0" [src/conv.cpp:45]   --->   Operation 715 'bitconcatenate' 'shl_ln45_11' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_22 : Operation 716 [1/1] (0.00ns)   --->   "%zext_ln45_19 = zext i11 %shl_ln45_11" [src/conv.cpp:45]   --->   Operation 716 'zext' 'zext_ln45_19' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_22 : Operation 717 [1/1] (2.69ns)   --->   "%add_ln45_19 = add i64 %zext_ln45_19, i64 %w_conv0_read" [src/conv.cpp:45]   --->   Operation 717 'add' 'add_ln45_19' <Predicate = (!icmp_ln33)> <Delay = 2.69> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 718 [1/1] (0.00ns)   --->   "%trunc_ln45_18 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln45_19, i32 2, i32 63" [src/conv.cpp:45]   --->   Operation 718 'partselect' 'trunc_ln45_18' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_22 : Operation 719 [1/1] (7.30ns)   --->   "%gmem_addr_31_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_31" [src/conv.cpp:32]   --->   Operation 719 'read' 'gmem_addr_31_read' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 720 [1/7] (7.30ns)   --->   "%gmem_load_31_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_33, i32 1" [src/conv.cpp:32]   --->   Operation 720 'readreq' 'gmem_load_31_req' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 721 [2/7] (7.30ns)   --->   "%gmem_load_33_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_35, i32 1" [src/conv.cpp:32]   --->   Operation 721 'readreq' 'gmem_load_33_req' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 722 [3/7] (7.30ns)   --->   "%gmem_load_35_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_37, i32 1" [src/conv.cpp:32]   --->   Operation 722 'readreq' 'gmem_load_35_req' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 723 [4/7] (7.30ns)   --->   "%gmem_load_37_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_39, i32 1" [src/conv.cpp:32]   --->   Operation 723 'readreq' 'gmem_load_37_req' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 724 [5/7] (7.30ns)   --->   "%gmem_load_39_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_41, i32 1" [src/conv.cpp:32]   --->   Operation 724 'readreq' 'gmem_load_39_req' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 725 [6/7] (7.30ns)   --->   "%gmem_load_41_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_43, i32 1" [src/conv.cpp:32]   --->   Operation 725 'readreq' 'gmem_load_41_req' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 726 [7/7] (7.30ns)   --->   "%gmem_load_43_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_45, i32 1" [src/conv.cpp:32]   --->   Operation 726 'readreq' 'gmem_load_43_req' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 727 [1/1] (0.00ns)   --->   "%shl_ln45_19_mid1 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i5.i4.i2, i5 19, i4 %empty_41, i2 0" [src/conv.cpp:45]   --->   Operation 727 'bitconcatenate' 'shl_ln45_19_mid1' <Predicate = (!icmp_ln32 & icmp_ln33)> <Delay = 0.00>
ST_22 : Operation 728 [1/1] (0.00ns)   --->   "%zext_ln45_44 = zext i11 %shl_ln45_19_mid1" [src/conv.cpp:45]   --->   Operation 728 'zext' 'zext_ln45_44' <Predicate = (!icmp_ln32 & icmp_ln33)> <Delay = 0.00>
ST_22 : Operation 729 [1/1] (2.69ns)   --->   "%add_ln45_44 = add i64 %zext_ln45_44, i64 %w_conv0_read" [src/conv.cpp:45]   --->   Operation 729 'add' 'add_ln45_44' <Predicate = (!icmp_ln32 & icmp_ln33)> <Delay = 2.69> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 730 [1/1] (0.00ns)   --->   "%trunc_ln45_19_mid1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln45_44, i32 2, i32 63" [src/conv.cpp:45]   --->   Operation 730 'partselect' 'trunc_ln45_19_mid1' <Predicate = (!icmp_ln32 & icmp_ln33)> <Delay = 0.00>
ST_22 : Operation 731 [1/1] (1.10ns)   --->   "%select_ln32_21 = select i1 %icmp_ln33, i62 %trunc_ln45_19_mid1, i62 %trunc_ln45_18" [src/conv.cpp:32]   --->   Operation 731 'select' 'select_ln32_21' <Predicate = (!icmp_ln32)> <Delay = 1.10> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 732 [1/1] (0.00ns)   --->   "%sext_ln32_21 = sext i62 %select_ln32_21" [src/conv.cpp:32]   --->   Operation 732 'sext' 'sext_ln32_21' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_22 : Operation 733 [1/1] (0.00ns)   --->   "%gmem_addr_47 = getelementptr i32 %gmem, i64 %sext_ln32_21" [src/conv.cpp:45]   --->   Operation 733 'getelementptr' 'gmem_addr_47' <Predicate = (!icmp_ln32)> <Delay = 0.00>

State 23 <SV = 22> <Delay = 7.30>
ST_23 : Operation 734 [1/1] (0.00ns)   --->   "%shl_ln45_12 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i5.i4.i2, i5 20, i4 %empty, i2 0" [src/conv.cpp:45]   --->   Operation 734 'bitconcatenate' 'shl_ln45_12' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_23 : Operation 735 [1/1] (0.00ns)   --->   "%zext_ln45_20 = zext i11 %shl_ln45_12" [src/conv.cpp:45]   --->   Operation 735 'zext' 'zext_ln45_20' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_23 : Operation 736 [1/1] (2.69ns)   --->   "%add_ln45_20 = add i64 %zext_ln45_20, i64 %w_conv0_read" [src/conv.cpp:45]   --->   Operation 736 'add' 'add_ln45_20' <Predicate = (!icmp_ln33)> <Delay = 2.69> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 737 [1/1] (0.00ns)   --->   "%trunc_ln45_19 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln45_20, i32 2, i32 63" [src/conv.cpp:45]   --->   Operation 737 'partselect' 'trunc_ln45_19' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_23 : Operation 738 [1/1] (7.30ns)   --->   "%gmem_addr_33_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_33" [src/conv.cpp:32]   --->   Operation 738 'read' 'gmem_addr_33_read' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 739 [1/7] (7.30ns)   --->   "%gmem_load_33_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_35, i32 1" [src/conv.cpp:32]   --->   Operation 739 'readreq' 'gmem_load_33_req' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 740 [2/7] (7.30ns)   --->   "%gmem_load_35_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_37, i32 1" [src/conv.cpp:32]   --->   Operation 740 'readreq' 'gmem_load_35_req' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 741 [3/7] (7.30ns)   --->   "%gmem_load_37_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_39, i32 1" [src/conv.cpp:32]   --->   Operation 741 'readreq' 'gmem_load_37_req' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 742 [4/7] (7.30ns)   --->   "%gmem_load_39_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_41, i32 1" [src/conv.cpp:32]   --->   Operation 742 'readreq' 'gmem_load_39_req' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 743 [5/7] (7.30ns)   --->   "%gmem_load_41_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_43, i32 1" [src/conv.cpp:32]   --->   Operation 743 'readreq' 'gmem_load_41_req' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 744 [6/7] (7.30ns)   --->   "%gmem_load_43_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_45, i32 1" [src/conv.cpp:32]   --->   Operation 744 'readreq' 'gmem_load_43_req' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 745 [7/7] (7.30ns)   --->   "%gmem_load_45_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_47, i32 1" [src/conv.cpp:32]   --->   Operation 745 'readreq' 'gmem_load_45_req' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 746 [1/1] (0.00ns)   --->   "%shl_ln45_20_mid1 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i5.i4.i2, i5 20, i4 %empty_41, i2 0" [src/conv.cpp:45]   --->   Operation 746 'bitconcatenate' 'shl_ln45_20_mid1' <Predicate = (!icmp_ln32 & icmp_ln33)> <Delay = 0.00>
ST_23 : Operation 747 [1/1] (0.00ns)   --->   "%zext_ln45_45 = zext i11 %shl_ln45_20_mid1" [src/conv.cpp:45]   --->   Operation 747 'zext' 'zext_ln45_45' <Predicate = (!icmp_ln32 & icmp_ln33)> <Delay = 0.00>
ST_23 : Operation 748 [1/1] (2.69ns)   --->   "%add_ln45_45 = add i64 %zext_ln45_45, i64 %w_conv0_read" [src/conv.cpp:45]   --->   Operation 748 'add' 'add_ln45_45' <Predicate = (!icmp_ln32 & icmp_ln33)> <Delay = 2.69> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 749 [1/1] (0.00ns)   --->   "%trunc_ln45_20_mid1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln45_45, i32 2, i32 63" [src/conv.cpp:45]   --->   Operation 749 'partselect' 'trunc_ln45_20_mid1' <Predicate = (!icmp_ln32 & icmp_ln33)> <Delay = 0.00>
ST_23 : Operation 750 [1/1] (1.10ns)   --->   "%select_ln32_22 = select i1 %icmp_ln33, i62 %trunc_ln45_20_mid1, i62 %trunc_ln45_19" [src/conv.cpp:32]   --->   Operation 750 'select' 'select_ln32_22' <Predicate = (!icmp_ln32)> <Delay = 1.10> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 751 [1/1] (0.00ns)   --->   "%sext_ln32_22 = sext i62 %select_ln32_22" [src/conv.cpp:32]   --->   Operation 751 'sext' 'sext_ln32_22' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_23 : Operation 752 [1/1] (0.00ns)   --->   "%gmem_addr_49 = getelementptr i32 %gmem, i64 %sext_ln32_22" [src/conv.cpp:45]   --->   Operation 752 'getelementptr' 'gmem_addr_49' <Predicate = (!icmp_ln32)> <Delay = 0.00>

State 24 <SV = 23> <Delay = 7.30>
ST_24 : Operation 753 [1/1] (0.00ns)   --->   "%hout = phi i5 0, void, i5 %select_ln33_7, void %.split55" [src/conv.cpp:33]   --->   Operation 753 'phi' 'hout' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 754 [1/1] (0.00ns)   --->   "%wout = phi i5 0, void, i5 %add_ln34, void %.split55" [src/conv.cpp:34]   --->   Operation 754 'phi' 'wout' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 755 [1/1] (1.52ns)   --->   "%add_ln32 = add i14 %indvar_flatten189, i14 1" [src/conv.cpp:32]   --->   Operation 755 'add' 'add_ln32' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 756 [1/1] (0.00ns)   --->   "%shl_ln45_13 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i5.i4.i2, i5 21, i4 %empty, i2 0" [src/conv.cpp:45]   --->   Operation 756 'bitconcatenate' 'shl_ln45_13' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_24 : Operation 757 [1/1] (0.00ns)   --->   "%zext_ln45_21 = zext i11 %shl_ln45_13" [src/conv.cpp:45]   --->   Operation 757 'zext' 'zext_ln45_21' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_24 : Operation 758 [1/1] (2.69ns)   --->   "%add_ln45_21 = add i64 %zext_ln45_21, i64 %w_conv0_read" [src/conv.cpp:45]   --->   Operation 758 'add' 'add_ln45_21' <Predicate = (!icmp_ln33)> <Delay = 2.69> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 759 [1/1] (0.00ns)   --->   "%trunc_ln45_20 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln45_21, i32 2, i32 63" [src/conv.cpp:45]   --->   Operation 759 'partselect' 'trunc_ln45_20' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_24 : Operation 760 [1/1] (0.00ns)   --->   "%shl_ln45_14 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i5.i4.i2, i5 22, i4 %empty, i2 0" [src/conv.cpp:45]   --->   Operation 760 'bitconcatenate' 'shl_ln45_14' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_24 : Operation 761 [1/1] (0.00ns)   --->   "%zext_ln45_22 = zext i11 %shl_ln45_14" [src/conv.cpp:45]   --->   Operation 761 'zext' 'zext_ln45_22' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_24 : Operation 762 [1/1] (2.69ns)   --->   "%add_ln45_22 = add i64 %zext_ln45_22, i64 %w_conv0_read" [src/conv.cpp:45]   --->   Operation 762 'add' 'add_ln45_22' <Predicate = (!icmp_ln33)> <Delay = 2.69> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 763 [1/1] (0.00ns)   --->   "%trunc_ln45_21 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln45_22, i32 2, i32 63" [src/conv.cpp:45]   --->   Operation 763 'partselect' 'trunc_ln45_21' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_24 : Operation 764 [1/1] (0.00ns)   --->   "%shl_ln45_15 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i5.i4.i2, i5 23, i4 %empty, i2 0" [src/conv.cpp:45]   --->   Operation 764 'bitconcatenate' 'shl_ln45_15' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_24 : Operation 765 [1/1] (0.00ns)   --->   "%zext_ln45_23 = zext i11 %shl_ln45_15" [src/conv.cpp:45]   --->   Operation 765 'zext' 'zext_ln45_23' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_24 : Operation 766 [1/1] (2.69ns)   --->   "%add_ln45_23 = add i64 %zext_ln45_23, i64 %w_conv0_read" [src/conv.cpp:45]   --->   Operation 766 'add' 'add_ln45_23' <Predicate = (!icmp_ln33)> <Delay = 2.69> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 767 [1/1] (0.00ns)   --->   "%trunc_ln45_22 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln45_23, i32 2, i32 63" [src/conv.cpp:45]   --->   Operation 767 'partselect' 'trunc_ln45_22' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_24 : Operation 768 [1/1] (0.00ns)   --->   "%sext_ln45_7 = sext i10 %shl_ln45_8" [src/conv.cpp:45]   --->   Operation 768 'sext' 'sext_ln45_7' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_24 : Operation 769 [1/1] (0.00ns)   --->   "%zext_ln45_24 = zext i11 %sext_ln45_7" [src/conv.cpp:45]   --->   Operation 769 'zext' 'zext_ln45_24' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_24 : Operation 770 [1/1] (2.69ns)   --->   "%add_ln45_24 = add i64 %zext_ln45_24, i64 %w_conv0_read" [src/conv.cpp:45]   --->   Operation 770 'add' 'add_ln45_24' <Predicate = (!icmp_ln33)> <Delay = 2.69> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 771 [1/1] (0.00ns)   --->   "%trunc_ln45_23 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln45_24, i32 2, i32 63" [src/conv.cpp:45]   --->   Operation 771 'partselect' 'trunc_ln45_23' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_24 : Operation 772 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i5.i9, i5 %hout, i9 0" [src/conv.cpp:33]   --->   Operation 772 'bitconcatenate' 'p_shl' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_24 : Operation 773 [1/1] (0.00ns)   --->   "%p_shl1 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i5.i7, i5 %hout, i7 0" [src/conv.cpp:33]   --->   Operation 773 'bitconcatenate' 'p_shl1' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_24 : Operation 774 [1/1] (0.00ns)   --->   "%p_shl1_cast = zext i12 %p_shl1" [src/conv.cpp:33]   --->   Operation 774 'zext' 'p_shl1_cast' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_24 : Operation 775 [1/1] (1.52ns)   --->   "%empty_39 = sub i14 %p_shl, i14 %p_shl1_cast" [src/conv.cpp:33]   --->   Operation 775 'sub' 'empty_39' <Predicate = (!icmp_ln33)> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 776 [1/1] (0.00ns)   --->   "%p_shl4 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %hout, i5 0" [src/conv.cpp:33]   --->   Operation 776 'bitconcatenate' 'p_shl4' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_24 : Operation 777 [1/1] (0.00ns)   --->   "%p_shl4_0_cast = zext i10 %p_shl4" [src/conv.cpp:33]   --->   Operation 777 'zext' 'p_shl4_0_cast' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_24 : Operation 778 [1/1] (0.00ns)   --->   "%p_shl5 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i5.i2, i5 %hout, i2 0" [src/conv.cpp:33]   --->   Operation 778 'bitconcatenate' 'p_shl5' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_24 : Operation 779 [1/1] (0.00ns)   --->   "%p_shl5_0_cast = zext i7 %p_shl5" [src/conv.cpp:33]   --->   Operation 779 'zext' 'p_shl5_0_cast' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_24 : Operation 780 [1/1] (1.41ns)   --->   "%tmp14_0 = sub i11 %p_shl4_0_cast, i11 %p_shl5_0_cast" [src/conv.cpp:33]   --->   Operation 780 'sub' 'tmp14_0' <Predicate = (!icmp_ln33)> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 781 [1/1] (1.02ns)   --->   "%tmp_1 = add i5 %hout, i5 1" [src/conv.cpp:33]   --->   Operation 781 'add' 'tmp_1' <Predicate = (!icmp_ln33)> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 782 [1/1] (0.00ns)   --->   "%p_shl4_1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %tmp_1, i5 0" [src/conv.cpp:33]   --->   Operation 782 'bitconcatenate' 'p_shl4_1' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_24 : Operation 783 [1/1] (0.00ns)   --->   "%p_shl4_1_cast = zext i10 %p_shl4_1" [src/conv.cpp:33]   --->   Operation 783 'zext' 'p_shl4_1_cast' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_24 : Operation 784 [1/1] (0.00ns)   --->   "%p_shl5_1 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i5.i2, i5 %tmp_1, i2 0" [src/conv.cpp:33]   --->   Operation 784 'bitconcatenate' 'p_shl5_1' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_24 : Operation 785 [1/1] (0.00ns)   --->   "%p_shl5_1_cast = zext i7 %p_shl5_1" [src/conv.cpp:33]   --->   Operation 785 'zext' 'p_shl5_1_cast' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_24 : Operation 786 [1/1] (1.41ns)   --->   "%tmp14_1 = sub i11 %p_shl4_1_cast, i11 %p_shl5_1_cast" [src/conv.cpp:33]   --->   Operation 786 'sub' 'tmp14_1' <Predicate = (!icmp_ln33)> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 787 [1/1] (1.02ns)   --->   "%tmp_2 = add i5 %hout, i5 2" [src/conv.cpp:33]   --->   Operation 787 'add' 'tmp_2' <Predicate = (!icmp_ln33)> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 788 [1/1] (0.00ns)   --->   "%p_shl4_2 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %tmp_2, i5 0" [src/conv.cpp:33]   --->   Operation 788 'bitconcatenate' 'p_shl4_2' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_24 : Operation 789 [1/1] (0.00ns)   --->   "%p_shl4_2_cast = zext i10 %p_shl4_2" [src/conv.cpp:33]   --->   Operation 789 'zext' 'p_shl4_2_cast' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_24 : Operation 790 [1/1] (0.00ns)   --->   "%p_shl5_2 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i5.i2, i5 %tmp_2, i2 0" [src/conv.cpp:33]   --->   Operation 790 'bitconcatenate' 'p_shl5_2' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_24 : Operation 791 [1/1] (0.00ns)   --->   "%p_shl5_2_cast = zext i7 %p_shl5_2" [src/conv.cpp:33]   --->   Operation 791 'zext' 'p_shl5_2_cast' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_24 : Operation 792 [1/1] (1.41ns)   --->   "%tmp14_2 = sub i11 %p_shl4_2_cast, i11 %p_shl5_2_cast" [src/conv.cpp:33]   --->   Operation 792 'sub' 'tmp14_2' <Predicate = (!icmp_ln33)> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 793 [1/1] (1.02ns)   --->   "%tmp_3 = add i5 %hout, i5 3" [src/conv.cpp:33]   --->   Operation 793 'add' 'tmp_3' <Predicate = (!icmp_ln33)> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 794 [1/1] (0.00ns)   --->   "%p_shl4_3 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %tmp_3, i5 0" [src/conv.cpp:33]   --->   Operation 794 'bitconcatenate' 'p_shl4_3' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_24 : Operation 795 [1/1] (0.00ns)   --->   "%p_shl4_3_cast = zext i10 %p_shl4_3" [src/conv.cpp:33]   --->   Operation 795 'zext' 'p_shl4_3_cast' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_24 : Operation 796 [1/1] (0.00ns)   --->   "%p_shl5_3 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i5.i2, i5 %tmp_3, i2 0" [src/conv.cpp:33]   --->   Operation 796 'bitconcatenate' 'p_shl5_3' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_24 : Operation 797 [1/1] (0.00ns)   --->   "%p_shl5_3_cast = zext i7 %p_shl5_3" [src/conv.cpp:33]   --->   Operation 797 'zext' 'p_shl5_3_cast' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_24 : Operation 798 [1/1] (1.41ns)   --->   "%tmp14_3 = sub i11 %p_shl4_3_cast, i11 %p_shl5_3_cast" [src/conv.cpp:33]   --->   Operation 798 'sub' 'tmp14_3' <Predicate = (!icmp_ln33)> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 799 [1/1] (1.02ns)   --->   "%tmp_4 = add i5 %hout, i5 4" [src/conv.cpp:33]   --->   Operation 799 'add' 'tmp_4' <Predicate = (!icmp_ln33)> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 800 [1/1] (0.00ns)   --->   "%p_shl4_4 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %tmp_4, i5 0" [src/conv.cpp:33]   --->   Operation 800 'bitconcatenate' 'p_shl4_4' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_24 : Operation 801 [1/1] (0.00ns)   --->   "%p_shl5_4 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i5.i2, i5 %tmp_4, i2 0" [src/conv.cpp:33]   --->   Operation 801 'bitconcatenate' 'p_shl5_4' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_24 : Operation 802 [1/1] (0.00ns)   --->   "%p_shl5_4_cast = zext i7 %p_shl5_4" [src/conv.cpp:33]   --->   Operation 802 'zext' 'p_shl5_4_cast' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_24 : Operation 803 [1/1] (1.41ns)   --->   "%tmp14_4 = sub i10 %p_shl4_4, i10 %p_shl5_4_cast" [src/conv.cpp:33]   --->   Operation 803 'sub' 'tmp14_4' <Predicate = (!icmp_ln33)> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 804 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 804 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 805 [1/1] (7.30ns)   --->   "%gmem_addr_35_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_35" [src/conv.cpp:32]   --->   Operation 805 'read' 'gmem_addr_35_read' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 806 [1/7] (7.30ns)   --->   "%gmem_load_35_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_37, i32 1" [src/conv.cpp:32]   --->   Operation 806 'readreq' 'gmem_load_35_req' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 807 [2/7] (7.30ns)   --->   "%gmem_load_37_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_39, i32 1" [src/conv.cpp:32]   --->   Operation 807 'readreq' 'gmem_load_37_req' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 808 [3/7] (7.30ns)   --->   "%gmem_load_39_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_41, i32 1" [src/conv.cpp:32]   --->   Operation 808 'readreq' 'gmem_load_39_req' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 809 [4/7] (7.30ns)   --->   "%gmem_load_41_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_43, i32 1" [src/conv.cpp:32]   --->   Operation 809 'readreq' 'gmem_load_41_req' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 810 [5/7] (7.30ns)   --->   "%gmem_load_43_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_45, i32 1" [src/conv.cpp:32]   --->   Operation 810 'readreq' 'gmem_load_43_req' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 811 [6/7] (7.30ns)   --->   "%gmem_load_45_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_47, i32 1" [src/conv.cpp:32]   --->   Operation 811 'readreq' 'gmem_load_45_req' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 812 [7/7] (7.30ns)   --->   "%gmem_load_47_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_49, i32 1" [src/conv.cpp:32]   --->   Operation 812 'readreq' 'gmem_load_47_req' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 813 [1/1] (0.00ns)   --->   "%shl_ln45_21_mid1 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i5.i4.i2, i5 21, i4 %empty_41, i2 0" [src/conv.cpp:45]   --->   Operation 813 'bitconcatenate' 'shl_ln45_21_mid1' <Predicate = (!icmp_ln32 & icmp_ln33)> <Delay = 0.00>
ST_24 : Operation 814 [1/1] (0.00ns)   --->   "%zext_ln45_46 = zext i11 %shl_ln45_21_mid1" [src/conv.cpp:45]   --->   Operation 814 'zext' 'zext_ln45_46' <Predicate = (!icmp_ln32 & icmp_ln33)> <Delay = 0.00>
ST_24 : Operation 815 [1/1] (2.69ns)   --->   "%add_ln45_46 = add i64 %zext_ln45_46, i64 %w_conv0_read" [src/conv.cpp:45]   --->   Operation 815 'add' 'add_ln45_46' <Predicate = (!icmp_ln32 & icmp_ln33)> <Delay = 2.69> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 816 [1/1] (0.00ns)   --->   "%trunc_ln45_21_mid1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln45_46, i32 2, i32 63" [src/conv.cpp:45]   --->   Operation 816 'partselect' 'trunc_ln45_21_mid1' <Predicate = (!icmp_ln32 & icmp_ln33)> <Delay = 0.00>
ST_24 : Operation 817 [1/1] (1.10ns)   --->   "%select_ln32_23 = select i1 %icmp_ln33, i62 %trunc_ln45_21_mid1, i62 %trunc_ln45_20" [src/conv.cpp:32]   --->   Operation 817 'select' 'select_ln32_23' <Predicate = (!icmp_ln32)> <Delay = 1.10> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 818 [1/1] (0.00ns)   --->   "%sext_ln32_23 = sext i62 %select_ln32_23" [src/conv.cpp:32]   --->   Operation 818 'sext' 'sext_ln32_23' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_24 : Operation 819 [1/1] (0.00ns)   --->   "%gmem_addr_51 = getelementptr i32 %gmem, i64 %sext_ln32_23" [src/conv.cpp:45]   --->   Operation 819 'getelementptr' 'gmem_addr_51' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_24 : Operation 820 [1/1] (0.00ns)   --->   "%shl_ln45_22_mid1 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i5.i4.i2, i5 22, i4 %empty_41, i2 0" [src/conv.cpp:45]   --->   Operation 820 'bitconcatenate' 'shl_ln45_22_mid1' <Predicate = (!icmp_ln32 & icmp_ln33)> <Delay = 0.00>
ST_24 : Operation 821 [1/1] (0.00ns)   --->   "%zext_ln45_47 = zext i11 %shl_ln45_22_mid1" [src/conv.cpp:45]   --->   Operation 821 'zext' 'zext_ln45_47' <Predicate = (!icmp_ln32 & icmp_ln33)> <Delay = 0.00>
ST_24 : Operation 822 [1/1] (2.69ns)   --->   "%add_ln45_47 = add i64 %zext_ln45_47, i64 %w_conv0_read" [src/conv.cpp:45]   --->   Operation 822 'add' 'add_ln45_47' <Predicate = (!icmp_ln32 & icmp_ln33)> <Delay = 2.69> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 823 [1/1] (0.00ns)   --->   "%trunc_ln45_22_mid1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln45_47, i32 2, i32 63" [src/conv.cpp:45]   --->   Operation 823 'partselect' 'trunc_ln45_22_mid1' <Predicate = (!icmp_ln32 & icmp_ln33)> <Delay = 0.00>
ST_24 : Operation 824 [1/1] (1.10ns)   --->   "%select_ln32_24 = select i1 %icmp_ln33, i62 %trunc_ln45_22_mid1, i62 %trunc_ln45_21" [src/conv.cpp:32]   --->   Operation 824 'select' 'select_ln32_24' <Predicate = (!icmp_ln32)> <Delay = 1.10> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 825 [1/1] (0.00ns)   --->   "%sext_ln32_24 = sext i62 %select_ln32_24" [src/conv.cpp:32]   --->   Operation 825 'sext' 'sext_ln32_24' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_24 : Operation 826 [1/1] (0.00ns)   --->   "%gmem_addr_53 = getelementptr i32 %gmem, i64 %sext_ln32_24" [src/conv.cpp:45]   --->   Operation 826 'getelementptr' 'gmem_addr_53' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_24 : Operation 827 [1/1] (0.00ns)   --->   "%shl_ln45_23_mid1 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i5.i4.i2, i5 23, i4 %empty_41, i2 0" [src/conv.cpp:45]   --->   Operation 827 'bitconcatenate' 'shl_ln45_23_mid1' <Predicate = (!icmp_ln32 & icmp_ln33)> <Delay = 0.00>
ST_24 : Operation 828 [1/1] (0.00ns)   --->   "%zext_ln45_48 = zext i11 %shl_ln45_23_mid1" [src/conv.cpp:45]   --->   Operation 828 'zext' 'zext_ln45_48' <Predicate = (!icmp_ln32 & icmp_ln33)> <Delay = 0.00>
ST_24 : Operation 829 [1/1] (2.69ns)   --->   "%add_ln45_48 = add i64 %zext_ln45_48, i64 %w_conv0_read" [src/conv.cpp:45]   --->   Operation 829 'add' 'add_ln45_48' <Predicate = (!icmp_ln32 & icmp_ln33)> <Delay = 2.69> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 830 [1/1] (0.00ns)   --->   "%trunc_ln45_23_mid1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln45_48, i32 2, i32 63" [src/conv.cpp:45]   --->   Operation 830 'partselect' 'trunc_ln45_23_mid1' <Predicate = (!icmp_ln32 & icmp_ln33)> <Delay = 0.00>
ST_24 : Operation 831 [1/1] (1.10ns)   --->   "%select_ln32_25 = select i1 %icmp_ln33, i62 %trunc_ln45_23_mid1, i62 %trunc_ln45_22" [src/conv.cpp:32]   --->   Operation 831 'select' 'select_ln32_25' <Predicate = (!icmp_ln32)> <Delay = 1.10> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 832 [1/1] (0.00ns)   --->   "%sext_ln32_25 = sext i62 %select_ln32_25" [src/conv.cpp:32]   --->   Operation 832 'sext' 'sext_ln32_25' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_24 : Operation 833 [1/1] (0.00ns)   --->   "%gmem_addr_55 = getelementptr i32 %gmem, i64 %sext_ln32_25" [src/conv.cpp:45]   --->   Operation 833 'getelementptr' 'gmem_addr_55' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_24 : Operation 834 [1/1] (0.00ns)   --->   "%sext_ln45_15 = sext i10 %shl_ln45_8_mid1" [src/conv.cpp:45]   --->   Operation 834 'sext' 'sext_ln45_15' <Predicate = (!icmp_ln32 & icmp_ln33)> <Delay = 0.00>
ST_24 : Operation 835 [1/1] (0.00ns)   --->   "%zext_ln45_49 = zext i11 %sext_ln45_15" [src/conv.cpp:45]   --->   Operation 835 'zext' 'zext_ln45_49' <Predicate = (!icmp_ln32 & icmp_ln33)> <Delay = 0.00>
ST_24 : Operation 836 [1/1] (2.69ns)   --->   "%add_ln45_49 = add i64 %zext_ln45_49, i64 %w_conv0_read" [src/conv.cpp:45]   --->   Operation 836 'add' 'add_ln45_49' <Predicate = (!icmp_ln32 & icmp_ln33)> <Delay = 2.69> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 837 [1/1] (0.00ns)   --->   "%trunc_ln45_24_mid1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln45_49, i32 2, i32 63" [src/conv.cpp:45]   --->   Operation 837 'partselect' 'trunc_ln45_24_mid1' <Predicate = (!icmp_ln32 & icmp_ln33)> <Delay = 0.00>
ST_24 : Operation 838 [1/1] (1.10ns)   --->   "%select_ln32_26 = select i1 %icmp_ln33, i62 %trunc_ln45_24_mid1, i62 %trunc_ln45_23" [src/conv.cpp:32]   --->   Operation 838 'select' 'select_ln32_26' <Predicate = (!icmp_ln32)> <Delay = 1.10> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 839 [1/1] (0.00ns)   --->   "%sext_ln32_26 = sext i62 %select_ln32_26" [src/conv.cpp:32]   --->   Operation 839 'sext' 'sext_ln32_26' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_24 : Operation 840 [1/1] (0.00ns)   --->   "%gmem_addr_57 = getelementptr i32 %gmem, i64 %sext_ln32_26" [src/conv.cpp:45]   --->   Operation 840 'getelementptr' 'gmem_addr_57' <Predicate = (!icmp_ln32)> <Delay = 0.00>

State 25 <SV = 24> <Delay = 7.30>
ST_25 : Operation 841 [1/1] (7.30ns)   --->   "%gmem_addr_37_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_37" [src/conv.cpp:32]   --->   Operation 841 'read' 'gmem_addr_37_read' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 842 [1/7] (7.30ns)   --->   "%gmem_load_37_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_39, i32 1" [src/conv.cpp:32]   --->   Operation 842 'readreq' 'gmem_load_37_req' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 843 [2/7] (7.30ns)   --->   "%gmem_load_39_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_41, i32 1" [src/conv.cpp:32]   --->   Operation 843 'readreq' 'gmem_load_39_req' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 844 [3/7] (7.30ns)   --->   "%gmem_load_41_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_43, i32 1" [src/conv.cpp:32]   --->   Operation 844 'readreq' 'gmem_load_41_req' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 845 [4/7] (7.30ns)   --->   "%gmem_load_43_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_45, i32 1" [src/conv.cpp:32]   --->   Operation 845 'readreq' 'gmem_load_43_req' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 846 [5/7] (7.30ns)   --->   "%gmem_load_45_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_47, i32 1" [src/conv.cpp:32]   --->   Operation 846 'readreq' 'gmem_load_45_req' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 847 [6/7] (7.30ns)   --->   "%gmem_load_47_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_49, i32 1" [src/conv.cpp:32]   --->   Operation 847 'readreq' 'gmem_load_47_req' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 848 [7/7] (7.30ns)   --->   "%gmem_load_49_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_51, i32 1" [src/conv.cpp:32]   --->   Operation 848 'readreq' 'gmem_load_49_req' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 26 <SV = 25> <Delay = 7.30>
ST_26 : Operation 849 [1/1] (7.30ns)   --->   "%gmem_addr_39_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_39" [src/conv.cpp:32]   --->   Operation 849 'read' 'gmem_addr_39_read' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_26 : Operation 850 [1/7] (7.30ns)   --->   "%gmem_load_39_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_41, i32 1" [src/conv.cpp:32]   --->   Operation 850 'readreq' 'gmem_load_39_req' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_26 : Operation 851 [2/7] (7.30ns)   --->   "%gmem_load_41_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_43, i32 1" [src/conv.cpp:32]   --->   Operation 851 'readreq' 'gmem_load_41_req' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_26 : Operation 852 [3/7] (7.30ns)   --->   "%gmem_load_43_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_45, i32 1" [src/conv.cpp:32]   --->   Operation 852 'readreq' 'gmem_load_43_req' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_26 : Operation 853 [4/7] (7.30ns)   --->   "%gmem_load_45_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_47, i32 1" [src/conv.cpp:32]   --->   Operation 853 'readreq' 'gmem_load_45_req' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_26 : Operation 854 [5/7] (7.30ns)   --->   "%gmem_load_47_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_49, i32 1" [src/conv.cpp:32]   --->   Operation 854 'readreq' 'gmem_load_47_req' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_26 : Operation 855 [6/7] (7.30ns)   --->   "%gmem_load_49_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_51, i32 1" [src/conv.cpp:32]   --->   Operation 855 'readreq' 'gmem_load_49_req' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_26 : Operation 856 [7/7] (7.30ns)   --->   "%gmem_load_51_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_53, i32 1" [src/conv.cpp:32]   --->   Operation 856 'readreq' 'gmem_load_51_req' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 27 <SV = 26> <Delay = 7.30>
ST_27 : Operation 857 [1/1] (0.97ns)   --->   "%select_ln32 = select i1 %icmp_ln33, i5 0, i5 %hout" [src/conv.cpp:32]   --->   Operation 857 'select' 'select_ln32' <Predicate = (!icmp_ln32)> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 858 [1/1] (7.30ns)   --->   "%gmem_addr_41_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_41" [src/conv.cpp:32]   --->   Operation 858 'read' 'gmem_addr_41_read' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_27 : Operation 859 [1/7] (7.30ns)   --->   "%gmem_load_41_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_43, i32 1" [src/conv.cpp:32]   --->   Operation 859 'readreq' 'gmem_load_41_req' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_27 : Operation 860 [2/7] (7.30ns)   --->   "%gmem_load_43_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_45, i32 1" [src/conv.cpp:32]   --->   Operation 860 'readreq' 'gmem_load_43_req' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_27 : Operation 861 [3/7] (7.30ns)   --->   "%gmem_load_45_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_47, i32 1" [src/conv.cpp:32]   --->   Operation 861 'readreq' 'gmem_load_45_req' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_27 : Operation 862 [4/7] (7.30ns)   --->   "%gmem_load_47_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_49, i32 1" [src/conv.cpp:32]   --->   Operation 862 'readreq' 'gmem_load_47_req' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_27 : Operation 863 [5/7] (7.30ns)   --->   "%gmem_load_49_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_51, i32 1" [src/conv.cpp:32]   --->   Operation 863 'readreq' 'gmem_load_49_req' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_27 : Operation 864 [6/7] (7.30ns)   --->   "%gmem_load_51_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_53, i32 1" [src/conv.cpp:32]   --->   Operation 864 'readreq' 'gmem_load_51_req' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_27 : Operation 865 [7/7] (7.30ns)   --->   "%gmem_load_53_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_55, i32 1" [src/conv.cpp:32]   --->   Operation 865 'readreq' 'gmem_load_53_req' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 28 <SV = 27> <Delay = 7.30>
ST_28 : Operation 866 [1/1] (7.30ns)   --->   "%gmem_addr_43_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_43" [src/conv.cpp:32]   --->   Operation 866 'read' 'gmem_addr_43_read' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_28 : Operation 867 [1/7] (7.30ns)   --->   "%gmem_load_43_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_45, i32 1" [src/conv.cpp:32]   --->   Operation 867 'readreq' 'gmem_load_43_req' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_28 : Operation 868 [2/7] (7.30ns)   --->   "%gmem_load_45_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_47, i32 1" [src/conv.cpp:32]   --->   Operation 868 'readreq' 'gmem_load_45_req' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_28 : Operation 869 [3/7] (7.30ns)   --->   "%gmem_load_47_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_49, i32 1" [src/conv.cpp:32]   --->   Operation 869 'readreq' 'gmem_load_47_req' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_28 : Operation 870 [4/7] (7.30ns)   --->   "%gmem_load_49_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_51, i32 1" [src/conv.cpp:32]   --->   Operation 870 'readreq' 'gmem_load_49_req' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_28 : Operation 871 [5/7] (7.30ns)   --->   "%gmem_load_51_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_53, i32 1" [src/conv.cpp:32]   --->   Operation 871 'readreq' 'gmem_load_51_req' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_28 : Operation 872 [6/7] (7.30ns)   --->   "%gmem_load_53_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_55, i32 1" [src/conv.cpp:32]   --->   Operation 872 'readreq' 'gmem_load_53_req' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_28 : Operation 873 [7/7] (7.30ns)   --->   "%gmem_load_55_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_57, i32 1" [src/conv.cpp:32]   --->   Operation 873 'readreq' 'gmem_load_55_req' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_28 : Operation 874 [1/1] (0.00ns) (grouped into LUT with out node empty_42)   --->   "%select_ln32_28 = select i1 %icmp_ln33, i11 0, i11 %tmp14_0" [src/conv.cpp:32]   --->   Operation 874 'select' 'select_ln32_28' <Predicate = (!icmp_ln32)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 875 [1/1] (0.00ns) (grouped into LUT with out node empty_44)   --->   "%select_ln32_29 = select i1 %icmp_ln33, i11 28, i11 %tmp14_1" [src/conv.cpp:32]   --->   Operation 875 'select' 'select_ln32_29' <Predicate = (!icmp_ln32)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 876 [1/1] (0.00ns) (grouped into LUT with out node empty_46)   --->   "%select_ln32_30 = select i1 %icmp_ln33, i11 56, i11 %tmp14_2" [src/conv.cpp:32]   --->   Operation 876 'select' 'select_ln32_30' <Predicate = (!icmp_ln32)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 877 [1/1] (0.00ns) (grouped into LUT with out node empty_48)   --->   "%select_ln32_31 = select i1 %icmp_ln33, i11 84, i11 %tmp14_3" [src/conv.cpp:32]   --->   Operation 877 'select' 'select_ln32_31' <Predicate = (!icmp_ln32)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 878 [1/1] (0.00ns) (grouped into LUT with out node and_ln32)   --->   "%xor_ln32 = xor i1 %icmp_ln33, i1 1" [src/conv.cpp:32]   --->   Operation 878 'xor' 'xor_ln32' <Predicate = (!icmp_ln32)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 879 [1/1] (0.97ns)   --->   "%icmp_ln34 = icmp_eq  i5 %wout, i5 24" [src/conv.cpp:34]   --->   Operation 879 'icmp' 'icmp_ln34' <Predicate = (!icmp_ln32)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.02> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 880 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln32 = and i1 %icmp_ln34, i1 %xor_ln32" [src/conv.cpp:32]   --->   Operation 880 'and' 'and_ln32' <Predicate = (!icmp_ln32)> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 881 [1/1] (1.02ns)   --->   "%tmp_1_dup = add i5 %select_ln32, i5 1" [src/conv.cpp:32]   --->   Operation 881 'add' 'tmp_1_dup' <Predicate = (!icmp_ln32)> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 882 [1/1] (0.00ns)   --->   "%p_shl4_1_dup = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %tmp_1_dup, i5 0" [src/conv.cpp:32]   --->   Operation 882 'bitconcatenate' 'p_shl4_1_dup' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_28 : Operation 883 [1/1] (0.00ns)   --->   "%p_shl4_1_cast_dup = zext i10 %p_shl4_1_dup" [src/conv.cpp:32]   --->   Operation 883 'zext' 'p_shl4_1_cast_dup' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_28 : Operation 884 [1/1] (0.00ns)   --->   "%p_shl5_1_dup = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i5.i2, i5 %tmp_1_dup, i2 0" [src/conv.cpp:32]   --->   Operation 884 'bitconcatenate' 'p_shl5_1_dup' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_28 : Operation 885 [1/1] (0.00ns)   --->   "%p_shl5_1_cast_dup = zext i7 %p_shl5_1_dup" [src/conv.cpp:32]   --->   Operation 885 'zext' 'p_shl5_1_cast_dup' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_28 : Operation 886 [1/1] (1.41ns)   --->   "%tmp14_1_dup = sub i11 %p_shl4_1_cast_dup, i11 %p_shl5_1_cast_dup" [src/conv.cpp:32]   --->   Operation 886 'sub' 'tmp14_1_dup' <Predicate = (!icmp_ln32)> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 887 [1/1] (0.00ns) (grouped into LUT with out node select_ln33)   --->   "%or_ln33 = or i1 %and_ln32, i1 %icmp_ln33" [src/conv.cpp:33]   --->   Operation 887 'or' 'or_ln33' <Predicate = (!icmp_ln32)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 888 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln33 = select i1 %or_ln33, i5 0, i5 %wout" [src/conv.cpp:33]   --->   Operation 888 'select' 'select_ln33' <Predicate = (!icmp_ln32)> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 889 [1/1] (0.00ns) (grouped into LUT with out node empty_42)   --->   "%select_ln33_2 = select i1 %and_ln32, i11 %tmp14_1_dup, i11 %select_ln32_28" [src/conv.cpp:33]   --->   Operation 889 'select' 'select_ln33_2' <Predicate = (!icmp_ln32)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 890 [1/1] (1.02ns)   --->   "%tmp_1_mid1 = add i5 %select_ln32, i5 2" [src/conv.cpp:32]   --->   Operation 890 'add' 'tmp_1_mid1' <Predicate = (!icmp_ln32)> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 891 [1/1] (0.00ns)   --->   "%p_shl4_1_mid1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %tmp_1_mid1, i5 0" [src/conv.cpp:32]   --->   Operation 891 'bitconcatenate' 'p_shl4_1_mid1' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_28 : Operation 892 [1/1] (0.00ns)   --->   "%p_shl4_1_cast_mid1 = zext i10 %p_shl4_1_mid1" [src/conv.cpp:32]   --->   Operation 892 'zext' 'p_shl4_1_cast_mid1' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_28 : Operation 893 [1/1] (0.00ns)   --->   "%p_shl5_1_mid1 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i5.i2, i5 %tmp_1_mid1, i2 0" [src/conv.cpp:32]   --->   Operation 893 'bitconcatenate' 'p_shl5_1_mid1' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_28 : Operation 894 [1/1] (0.00ns)   --->   "%p_shl5_1_cast_mid1 = zext i7 %p_shl5_1_mid1" [src/conv.cpp:32]   --->   Operation 894 'zext' 'p_shl5_1_cast_mid1' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_28 : Operation 895 [1/1] (1.41ns)   --->   "%tmp14_1_mid1 = sub i11 %p_shl4_1_cast_mid1, i11 %p_shl5_1_cast_mid1" [src/conv.cpp:32]   --->   Operation 895 'sub' 'tmp14_1_mid1' <Predicate = (!icmp_ln32)> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 896 [1/1] (0.00ns) (grouped into LUT with out node empty_44)   --->   "%select_ln33_3 = select i1 %and_ln32, i11 %tmp14_1_mid1, i11 %select_ln32_29" [src/conv.cpp:33]   --->   Operation 896 'select' 'select_ln33_3' <Predicate = (!icmp_ln32)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 897 [1/1] (1.02ns)   --->   "%tmp_2_mid1 = add i5 %select_ln32, i5 3" [src/conv.cpp:32]   --->   Operation 897 'add' 'tmp_2_mid1' <Predicate = (!icmp_ln32)> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 898 [1/1] (0.00ns)   --->   "%p_shl4_2_mid1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %tmp_2_mid1, i5 0" [src/conv.cpp:32]   --->   Operation 898 'bitconcatenate' 'p_shl4_2_mid1' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_28 : Operation 899 [1/1] (0.00ns)   --->   "%p_shl4_2_cast_mid1 = zext i10 %p_shl4_2_mid1" [src/conv.cpp:32]   --->   Operation 899 'zext' 'p_shl4_2_cast_mid1' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_28 : Operation 900 [1/1] (0.00ns)   --->   "%p_shl5_2_mid1 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i5.i2, i5 %tmp_2_mid1, i2 0" [src/conv.cpp:32]   --->   Operation 900 'bitconcatenate' 'p_shl5_2_mid1' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_28 : Operation 901 [1/1] (0.00ns)   --->   "%p_shl5_2_cast_mid1 = zext i7 %p_shl5_2_mid1" [src/conv.cpp:32]   --->   Operation 901 'zext' 'p_shl5_2_cast_mid1' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_28 : Operation 902 [1/1] (1.41ns)   --->   "%tmp14_2_mid1 = sub i11 %p_shl4_2_cast_mid1, i11 %p_shl5_2_cast_mid1" [src/conv.cpp:32]   --->   Operation 902 'sub' 'tmp14_2_mid1' <Predicate = (!icmp_ln32)> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 903 [1/1] (0.00ns) (grouped into LUT with out node empty_46)   --->   "%select_ln33_4 = select i1 %and_ln32, i11 %tmp14_2_mid1, i11 %select_ln32_30" [src/conv.cpp:33]   --->   Operation 903 'select' 'select_ln33_4' <Predicate = (!icmp_ln32)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 904 [1/1] (1.02ns)   --->   "%tmp_3_mid1 = add i5 %select_ln32, i5 4" [src/conv.cpp:32]   --->   Operation 904 'add' 'tmp_3_mid1' <Predicate = (!icmp_ln32)> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 905 [1/1] (0.00ns)   --->   "%p_shl4_3_mid1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %tmp_3_mid1, i5 0" [src/conv.cpp:32]   --->   Operation 905 'bitconcatenate' 'p_shl4_3_mid1' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_28 : Operation 906 [1/1] (0.00ns)   --->   "%p_shl4_3_cast_mid1 = zext i10 %p_shl4_3_mid1" [src/conv.cpp:32]   --->   Operation 906 'zext' 'p_shl4_3_cast_mid1' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_28 : Operation 907 [1/1] (0.00ns)   --->   "%p_shl5_3_mid1 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i5.i2, i5 %tmp_3_mid1, i2 0" [src/conv.cpp:32]   --->   Operation 907 'bitconcatenate' 'p_shl5_3_mid1' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_28 : Operation 908 [1/1] (0.00ns)   --->   "%p_shl5_3_cast_mid1 = zext i7 %p_shl5_3_mid1" [src/conv.cpp:32]   --->   Operation 908 'zext' 'p_shl5_3_cast_mid1' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_28 : Operation 909 [1/1] (1.41ns)   --->   "%tmp14_3_mid1 = sub i11 %p_shl4_3_cast_mid1, i11 %p_shl5_3_cast_mid1" [src/conv.cpp:32]   --->   Operation 909 'sub' 'tmp14_3_mid1' <Predicate = (!icmp_ln32)> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 910 [1/1] (0.00ns) (grouped into LUT with out node empty_48)   --->   "%select_ln33_5 = select i1 %and_ln32, i11 %tmp14_3_mid1, i11 %select_ln32_31" [src/conv.cpp:33]   --->   Operation 910 'select' 'select_ln33_5' <Predicate = (!icmp_ln32)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 911 [1/1] (0.00ns)   --->   "%wout_cast = zext i5 %select_ln33" [src/conv.cpp:33]   --->   Operation 911 'zext' 'wout_cast' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_28 : Operation 912 [1/1] (1.48ns) (out node of the LUT)   --->   "%empty_42 = add i11 %select_ln33_2, i11 %wout_cast" [src/conv.cpp:33]   --->   Operation 912 'add' 'empty_42' <Predicate = (!icmp_ln32)> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 913 [1/1] (0.00ns)   --->   "%tmp_22 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i11.i2, i11 %empty_42, i2 0" [src/conv.cpp:33]   --->   Operation 913 'bitconcatenate' 'tmp_22' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_28 : Operation 914 [1/1] (0.00ns)   --->   "%tmp_61_cast = sext i13 %tmp_22" [src/conv.cpp:33]   --->   Operation 914 'sext' 'tmp_61_cast' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_28 : Operation 915 [1/1] (2.69ns)   --->   "%empty_43 = add i64 %tmp_61_cast, i64 %feature_in_read" [src/conv.cpp:33]   --->   Operation 915 'add' 'empty_43' <Predicate = (!icmp_ln32)> <Delay = 2.69> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 916 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_43, i32 2, i32 63" [src/conv.cpp:38]   --->   Operation 916 'partselect' 'trunc_ln2' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_28 : Operation 917 [1/1] (1.48ns) (out node of the LUT)   --->   "%empty_44 = add i11 %select_ln33_3, i11 %wout_cast" [src/conv.cpp:33]   --->   Operation 917 'add' 'empty_44' <Predicate = (!icmp_ln32)> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 918 [1/1] (1.48ns) (out node of the LUT)   --->   "%empty_46 = add i11 %select_ln33_4, i11 %wout_cast" [src/conv.cpp:33]   --->   Operation 918 'add' 'empty_46' <Predicate = (!icmp_ln32)> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 919 [1/1] (1.48ns) (out node of the LUT)   --->   "%empty_48 = add i11 %select_ln33_5, i11 %wout_cast" [src/conv.cpp:33]   --->   Operation 919 'add' 'empty_48' <Predicate = (!icmp_ln32)> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 7.30>
ST_29 : Operation 920 [1/1] (7.30ns)   --->   "%gmem_addr_45_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_45" [src/conv.cpp:32]   --->   Operation 920 'read' 'gmem_addr_45_read' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_29 : Operation 921 [1/7] (7.30ns)   --->   "%gmem_load_45_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_47, i32 1" [src/conv.cpp:32]   --->   Operation 921 'readreq' 'gmem_load_45_req' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_29 : Operation 922 [2/7] (7.30ns)   --->   "%gmem_load_47_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_49, i32 1" [src/conv.cpp:32]   --->   Operation 922 'readreq' 'gmem_load_47_req' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_29 : Operation 923 [3/7] (7.30ns)   --->   "%gmem_load_49_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_51, i32 1" [src/conv.cpp:32]   --->   Operation 923 'readreq' 'gmem_load_49_req' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_29 : Operation 924 [4/7] (7.30ns)   --->   "%gmem_load_51_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_53, i32 1" [src/conv.cpp:32]   --->   Operation 924 'readreq' 'gmem_load_51_req' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_29 : Operation 925 [5/7] (7.30ns)   --->   "%gmem_load_53_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_55, i32 1" [src/conv.cpp:32]   --->   Operation 925 'readreq' 'gmem_load_53_req' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_29 : Operation 926 [6/7] (7.30ns)   --->   "%gmem_load_55_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_57, i32 1" [src/conv.cpp:32]   --->   Operation 926 'readreq' 'gmem_load_55_req' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_29 : Operation 927 [1/1] (0.00ns)   --->   "%sext_ln38 = sext i62 %trunc_ln2" [src/conv.cpp:38]   --->   Operation 927 'sext' 'sext_ln38' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_29 : Operation 928 [1/1] (0.00ns)   --->   "%sext_ln44 = sext i62 %trunc_ln2" [src/conv.cpp:44]   --->   Operation 928 'sext' 'sext_ln44' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_29 : Operation 929 [1/1] (0.00ns)   --->   "%gmem_addr_3 = getelementptr i32 %gmem, i64 %sext_ln38" [src/conv.cpp:44]   --->   Operation 929 'getelementptr' 'gmem_addr_3' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_29 : Operation 930 [7/7] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_3, i32 1" [src/conv.cpp:44]   --->   Operation 930 'readreq' 'gmem_load_2_req' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_29 : Operation 931 [1/1] (2.64ns)   --->   "%add_ln44 = add i63 %sext_ln44, i63 1" [src/conv.cpp:44]   --->   Operation 931 'add' 'add_ln44' <Predicate = (!icmp_ln32)> <Delay = 2.64> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 932 [1/1] (0.00ns)   --->   "%sext_ln44_1 = sext i63 %add_ln44" [src/conv.cpp:44]   --->   Operation 932 'sext' 'sext_ln44_1' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_29 : Operation 933 [1/1] (0.00ns)   --->   "%gmem_addr_12 = getelementptr i32 %gmem, i64 %sext_ln44_1" [src/conv.cpp:44]   --->   Operation 933 'getelementptr' 'gmem_addr_12' <Predicate = (!icmp_ln32)> <Delay = 0.00>

State 30 <SV = 29> <Delay = 7.30>
ST_30 : Operation 934 [1/1] (7.30ns)   --->   "%gmem_addr_47_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_47" [src/conv.cpp:32]   --->   Operation 934 'read' 'gmem_addr_47_read' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_30 : Operation 935 [1/7] (7.30ns)   --->   "%gmem_load_47_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_49, i32 1" [src/conv.cpp:32]   --->   Operation 935 'readreq' 'gmem_load_47_req' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_30 : Operation 936 [2/7] (7.30ns)   --->   "%gmem_load_49_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_51, i32 1" [src/conv.cpp:32]   --->   Operation 936 'readreq' 'gmem_load_49_req' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_30 : Operation 937 [3/7] (7.30ns)   --->   "%gmem_load_51_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_53, i32 1" [src/conv.cpp:32]   --->   Operation 937 'readreq' 'gmem_load_51_req' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_30 : Operation 938 [4/7] (7.30ns)   --->   "%gmem_load_53_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_55, i32 1" [src/conv.cpp:32]   --->   Operation 938 'readreq' 'gmem_load_53_req' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_30 : Operation 939 [5/7] (7.30ns)   --->   "%gmem_load_55_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_57, i32 1" [src/conv.cpp:32]   --->   Operation 939 'readreq' 'gmem_load_55_req' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_30 : Operation 940 [6/7] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_3, i32 1" [src/conv.cpp:44]   --->   Operation 940 'readreq' 'gmem_load_2_req' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_30 : Operation 941 [7/7] (7.30ns)   --->   "%gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_12, i32 1" [src/conv.cpp:44]   --->   Operation 941 'readreq' 'gmem_load_10_req' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_30 : Operation 942 [1/1] (2.64ns)   --->   "%add_ln44_1 = add i63 %sext_ln44, i63 2" [src/conv.cpp:44]   --->   Operation 942 'add' 'add_ln44_1' <Predicate = (!icmp_ln32)> <Delay = 2.64> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 943 [1/1] (0.00ns)   --->   "%sext_ln44_2 = sext i63 %add_ln44_1" [src/conv.cpp:44]   --->   Operation 943 'sext' 'sext_ln44_2' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_30 : Operation 944 [1/1] (0.00ns)   --->   "%gmem_addr_14 = getelementptr i32 %gmem, i64 %sext_ln44_2" [src/conv.cpp:44]   --->   Operation 944 'getelementptr' 'gmem_addr_14' <Predicate = (!icmp_ln32)> <Delay = 0.00>

State 31 <SV = 30> <Delay = 7.30>
ST_31 : Operation 945 [1/1] (7.30ns)   --->   "%gmem_addr_49_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_49" [src/conv.cpp:32]   --->   Operation 945 'read' 'gmem_addr_49_read' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_31 : Operation 946 [1/7] (7.30ns)   --->   "%gmem_load_49_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_51, i32 1" [src/conv.cpp:32]   --->   Operation 946 'readreq' 'gmem_load_49_req' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_31 : Operation 947 [2/7] (7.30ns)   --->   "%gmem_load_51_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_53, i32 1" [src/conv.cpp:32]   --->   Operation 947 'readreq' 'gmem_load_51_req' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_31 : Operation 948 [3/7] (7.30ns)   --->   "%gmem_load_53_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_55, i32 1" [src/conv.cpp:32]   --->   Operation 948 'readreq' 'gmem_load_53_req' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_31 : Operation 949 [4/7] (7.30ns)   --->   "%gmem_load_55_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_57, i32 1" [src/conv.cpp:32]   --->   Operation 949 'readreq' 'gmem_load_55_req' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_31 : Operation 950 [5/7] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_3, i32 1" [src/conv.cpp:44]   --->   Operation 950 'readreq' 'gmem_load_2_req' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_31 : Operation 951 [6/7] (7.30ns)   --->   "%gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_12, i32 1" [src/conv.cpp:44]   --->   Operation 951 'readreq' 'gmem_load_10_req' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_31 : Operation 952 [7/7] (7.30ns)   --->   "%gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_14, i32 1" [src/conv.cpp:44]   --->   Operation 952 'readreq' 'gmem_load_12_req' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_31 : Operation 953 [1/1] (2.64ns)   --->   "%add_ln44_2 = add i63 %sext_ln44, i63 3" [src/conv.cpp:44]   --->   Operation 953 'add' 'add_ln44_2' <Predicate = (!icmp_ln32)> <Delay = 2.64> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 954 [1/1] (0.00ns)   --->   "%sext_ln44_3 = sext i63 %add_ln44_2" [src/conv.cpp:44]   --->   Operation 954 'sext' 'sext_ln44_3' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_31 : Operation 955 [1/1] (0.00ns)   --->   "%gmem_addr_16 = getelementptr i32 %gmem, i64 %sext_ln44_3" [src/conv.cpp:44]   --->   Operation 955 'getelementptr' 'gmem_addr_16' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_31 : Operation 956 [1/1] (2.64ns)   --->   "%add_ln44_3 = add i63 %sext_ln44, i63 4" [src/conv.cpp:44]   --->   Operation 956 'add' 'add_ln44_3' <Predicate = (!icmp_ln32)> <Delay = 2.64> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 957 [1/1] (0.00ns)   --->   "%sext_ln44_4 = sext i63 %add_ln44_3" [src/conv.cpp:44]   --->   Operation 957 'sext' 'sext_ln44_4' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_31 : Operation 958 [1/1] (0.00ns)   --->   "%gmem_addr_18 = getelementptr i32 %gmem, i64 %sext_ln44_4" [src/conv.cpp:44]   --->   Operation 958 'getelementptr' 'gmem_addr_18' <Predicate = (!icmp_ln32)> <Delay = 0.00>

State 32 <SV = 31> <Delay = 7.30>
ST_32 : Operation 959 [1/1] (7.30ns)   --->   "%gmem_addr_51_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_51" [src/conv.cpp:32]   --->   Operation 959 'read' 'gmem_addr_51_read' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_32 : Operation 960 [1/7] (7.30ns)   --->   "%gmem_load_51_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_53, i32 1" [src/conv.cpp:32]   --->   Operation 960 'readreq' 'gmem_load_51_req' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_32 : Operation 961 [2/7] (7.30ns)   --->   "%gmem_load_53_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_55, i32 1" [src/conv.cpp:32]   --->   Operation 961 'readreq' 'gmem_load_53_req' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_32 : Operation 962 [3/7] (7.30ns)   --->   "%gmem_load_55_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_57, i32 1" [src/conv.cpp:32]   --->   Operation 962 'readreq' 'gmem_load_55_req' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_32 : Operation 963 [4/7] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_3, i32 1" [src/conv.cpp:44]   --->   Operation 963 'readreq' 'gmem_load_2_req' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_32 : Operation 964 [5/7] (7.30ns)   --->   "%gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_12, i32 1" [src/conv.cpp:44]   --->   Operation 964 'readreq' 'gmem_load_10_req' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_32 : Operation 965 [6/7] (7.30ns)   --->   "%gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_14, i32 1" [src/conv.cpp:44]   --->   Operation 965 'readreq' 'gmem_load_12_req' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_32 : Operation 966 [7/7] (7.30ns)   --->   "%gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_16, i32 1" [src/conv.cpp:44]   --->   Operation 966 'readreq' 'gmem_load_14_req' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 33 <SV = 32> <Delay = 7.30>
ST_33 : Operation 967 [1/1] (7.30ns)   --->   "%gmem_addr_53_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_53" [src/conv.cpp:32]   --->   Operation 967 'read' 'gmem_addr_53_read' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_33 : Operation 968 [1/7] (7.30ns)   --->   "%gmem_load_53_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_55, i32 1" [src/conv.cpp:32]   --->   Operation 968 'readreq' 'gmem_load_53_req' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_33 : Operation 969 [2/7] (7.30ns)   --->   "%gmem_load_55_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_57, i32 1" [src/conv.cpp:32]   --->   Operation 969 'readreq' 'gmem_load_55_req' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_33 : Operation 970 [3/7] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_3, i32 1" [src/conv.cpp:44]   --->   Operation 970 'readreq' 'gmem_load_2_req' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_33 : Operation 971 [4/7] (7.30ns)   --->   "%gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_12, i32 1" [src/conv.cpp:44]   --->   Operation 971 'readreq' 'gmem_load_10_req' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_33 : Operation 972 [5/7] (7.30ns)   --->   "%gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_14, i32 1" [src/conv.cpp:44]   --->   Operation 972 'readreq' 'gmem_load_12_req' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_33 : Operation 973 [6/7] (7.30ns)   --->   "%gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_16, i32 1" [src/conv.cpp:44]   --->   Operation 973 'readreq' 'gmem_load_14_req' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_33 : Operation 974 [7/7] (7.30ns)   --->   "%gmem_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_18, i32 1" [src/conv.cpp:44]   --->   Operation 974 'readreq' 'gmem_load_16_req' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_33 : Operation 975 [1/1] (0.00ns)   --->   "%tmp_28 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i11.i2, i11 %empty_44, i2 0" [src/conv.cpp:33]   --->   Operation 975 'bitconcatenate' 'tmp_28' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_33 : Operation 976 [1/1] (0.00ns)   --->   "%tmp_62_cast = sext i13 %tmp_28" [src/conv.cpp:33]   --->   Operation 976 'sext' 'tmp_62_cast' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_33 : Operation 977 [1/1] (2.69ns)   --->   "%empty_45 = add i64 %tmp_62_cast, i64 %feature_in_read" [src/conv.cpp:33]   --->   Operation 977 'add' 'empty_45' <Predicate = (!icmp_ln32)> <Delay = 2.69> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 978 [1/1] (0.00ns)   --->   "%trunc_ln38_1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_45, i32 2, i32 63" [src/conv.cpp:38]   --->   Operation 978 'partselect' 'trunc_ln38_1' <Predicate = (!icmp_ln32)> <Delay = 0.00>

State 34 <SV = 33> <Delay = 7.30>
ST_34 : Operation 979 [1/1] (7.30ns)   --->   "%gmem_addr_55_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_55" [src/conv.cpp:32]   --->   Operation 979 'read' 'gmem_addr_55_read' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_34 : Operation 980 [1/7] (7.30ns)   --->   "%gmem_load_55_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_57, i32 1" [src/conv.cpp:32]   --->   Operation 980 'readreq' 'gmem_load_55_req' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_34 : Operation 981 [2/7] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_3, i32 1" [src/conv.cpp:44]   --->   Operation 981 'readreq' 'gmem_load_2_req' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_34 : Operation 982 [3/7] (7.30ns)   --->   "%gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_12, i32 1" [src/conv.cpp:44]   --->   Operation 982 'readreq' 'gmem_load_10_req' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_34 : Operation 983 [4/7] (7.30ns)   --->   "%gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_14, i32 1" [src/conv.cpp:44]   --->   Operation 983 'readreq' 'gmem_load_12_req' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_34 : Operation 984 [5/7] (7.30ns)   --->   "%gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_16, i32 1" [src/conv.cpp:44]   --->   Operation 984 'readreq' 'gmem_load_14_req' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_34 : Operation 985 [6/7] (7.30ns)   --->   "%gmem_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_18, i32 1" [src/conv.cpp:44]   --->   Operation 985 'readreq' 'gmem_load_16_req' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_34 : Operation 986 [1/1] (0.00ns)   --->   "%sext_ln38_1 = sext i62 %trunc_ln38_1" [src/conv.cpp:38]   --->   Operation 986 'sext' 'sext_ln38_1' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_34 : Operation 987 [1/1] (0.00ns)   --->   "%sext_ln44_5 = sext i62 %trunc_ln38_1" [src/conv.cpp:44]   --->   Operation 987 'sext' 'sext_ln44_5' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_34 : Operation 988 [1/1] (0.00ns)   --->   "%gmem_addr_20 = getelementptr i32 %gmem, i64 %sext_ln38_1" [src/conv.cpp:44]   --->   Operation 988 'getelementptr' 'gmem_addr_20' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_34 : Operation 989 [7/7] (7.30ns)   --->   "%gmem_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_20, i32 1" [src/conv.cpp:44]   --->   Operation 989 'readreq' 'gmem_load_18_req' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_34 : Operation 990 [1/1] (2.64ns)   --->   "%add_ln44_4 = add i63 %sext_ln44_5, i63 1" [src/conv.cpp:44]   --->   Operation 990 'add' 'add_ln44_4' <Predicate = (!icmp_ln32)> <Delay = 2.64> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 991 [1/1] (0.00ns)   --->   "%sext_ln44_6 = sext i63 %add_ln44_4" [src/conv.cpp:44]   --->   Operation 991 'sext' 'sext_ln44_6' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_34 : Operation 992 [1/1] (0.00ns)   --->   "%gmem_addr_22 = getelementptr i32 %gmem, i64 %sext_ln44_6" [src/conv.cpp:44]   --->   Operation 992 'getelementptr' 'gmem_addr_22' <Predicate = (!icmp_ln32)> <Delay = 0.00>

State 35 <SV = 34> <Delay = 7.30>
ST_35 : Operation 993 [1/1] (7.30ns)   --->   "%gmem_addr_57_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_57" [src/conv.cpp:32]   --->   Operation 993 'read' 'gmem_addr_57_read' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_35 : Operation 994 [1/7] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_3, i32 1" [src/conv.cpp:44]   --->   Operation 994 'readreq' 'gmem_load_2_req' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_35 : Operation 995 [2/7] (7.30ns)   --->   "%gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_12, i32 1" [src/conv.cpp:44]   --->   Operation 995 'readreq' 'gmem_load_10_req' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_35 : Operation 996 [3/7] (7.30ns)   --->   "%gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_14, i32 1" [src/conv.cpp:44]   --->   Operation 996 'readreq' 'gmem_load_12_req' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_35 : Operation 997 [4/7] (7.30ns)   --->   "%gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_16, i32 1" [src/conv.cpp:44]   --->   Operation 997 'readreq' 'gmem_load_14_req' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_35 : Operation 998 [5/7] (7.30ns)   --->   "%gmem_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_18, i32 1" [src/conv.cpp:44]   --->   Operation 998 'readreq' 'gmem_load_16_req' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_35 : Operation 999 [6/7] (7.30ns)   --->   "%gmem_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_20, i32 1" [src/conv.cpp:44]   --->   Operation 999 'readreq' 'gmem_load_18_req' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_35 : Operation 1000 [7/7] (7.30ns)   --->   "%gmem_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_22, i32 1" [src/conv.cpp:44]   --->   Operation 1000 'readreq' 'gmem_load_20_req' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_35 : Operation 1001 [1/1] (2.64ns)   --->   "%add_ln44_5 = add i63 %sext_ln44_5, i63 2" [src/conv.cpp:44]   --->   Operation 1001 'add' 'add_ln44_5' <Predicate = (!icmp_ln32)> <Delay = 2.64> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1002 [1/1] (0.00ns)   --->   "%sext_ln44_7 = sext i63 %add_ln44_5" [src/conv.cpp:44]   --->   Operation 1002 'sext' 'sext_ln44_7' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_35 : Operation 1003 [1/1] (0.00ns)   --->   "%gmem_addr_24 = getelementptr i32 %gmem, i64 %sext_ln44_7" [src/conv.cpp:44]   --->   Operation 1003 'getelementptr' 'gmem_addr_24' <Predicate = (!icmp_ln32)> <Delay = 0.00>

State 36 <SV = 35> <Delay = 7.30>
ST_36 : Operation 1004 [1/1] (7.30ns)   --->   "%gmem_addr_3_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_3" [src/conv.cpp:44]   --->   Operation 1004 'read' 'gmem_addr_3_read' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_36 : Operation 1005 [1/7] (7.30ns)   --->   "%gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_12, i32 1" [src/conv.cpp:44]   --->   Operation 1005 'readreq' 'gmem_load_10_req' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_36 : Operation 1006 [2/7] (7.30ns)   --->   "%gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_14, i32 1" [src/conv.cpp:44]   --->   Operation 1006 'readreq' 'gmem_load_12_req' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_36 : Operation 1007 [3/7] (7.30ns)   --->   "%gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_16, i32 1" [src/conv.cpp:44]   --->   Operation 1007 'readreq' 'gmem_load_14_req' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_36 : Operation 1008 [4/7] (7.30ns)   --->   "%gmem_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_18, i32 1" [src/conv.cpp:44]   --->   Operation 1008 'readreq' 'gmem_load_16_req' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_36 : Operation 1009 [5/7] (7.30ns)   --->   "%gmem_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_20, i32 1" [src/conv.cpp:44]   --->   Operation 1009 'readreq' 'gmem_load_18_req' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_36 : Operation 1010 [6/7] (7.30ns)   --->   "%gmem_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_22, i32 1" [src/conv.cpp:44]   --->   Operation 1010 'readreq' 'gmem_load_20_req' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_36 : Operation 1011 [7/7] (7.30ns)   --->   "%gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_24, i32 1" [src/conv.cpp:44]   --->   Operation 1011 'readreq' 'gmem_load_22_req' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_36 : Operation 1012 [1/1] (2.64ns)   --->   "%add_ln44_6 = add i63 %sext_ln44_5, i63 3" [src/conv.cpp:44]   --->   Operation 1012 'add' 'add_ln44_6' <Predicate = (!icmp_ln32)> <Delay = 2.64> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1013 [1/1] (0.00ns)   --->   "%sext_ln44_8 = sext i63 %add_ln44_6" [src/conv.cpp:44]   --->   Operation 1013 'sext' 'sext_ln44_8' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_36 : Operation 1014 [1/1] (0.00ns)   --->   "%gmem_addr_26 = getelementptr i32 %gmem, i64 %sext_ln44_8" [src/conv.cpp:44]   --->   Operation 1014 'getelementptr' 'gmem_addr_26' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_36 : Operation 1015 [1/1] (2.64ns)   --->   "%add_ln44_7 = add i63 %sext_ln44_5, i63 4" [src/conv.cpp:44]   --->   Operation 1015 'add' 'add_ln44_7' <Predicate = (!icmp_ln32)> <Delay = 2.64> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1016 [1/1] (0.00ns)   --->   "%sext_ln44_9 = sext i63 %add_ln44_7" [src/conv.cpp:44]   --->   Operation 1016 'sext' 'sext_ln44_9' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_36 : Operation 1017 [1/1] (0.00ns)   --->   "%gmem_addr_28 = getelementptr i32 %gmem, i64 %sext_ln44_9" [src/conv.cpp:44]   --->   Operation 1017 'getelementptr' 'gmem_addr_28' <Predicate = (!icmp_ln32)> <Delay = 0.00>

State 37 <SV = 36> <Delay = 7.30>
ST_37 : Operation 1018 [1/1] (0.00ns)   --->   "%bitcast_ln32_1 = bitcast i32 %gmem_addr_1_read" [src/conv.cpp:32]   --->   Operation 1018 'bitcast' 'bitcast_ln32_1' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_37 : Operation 1019 [1/1] (0.00ns)   --->   "%bitcast_ln44 = bitcast i32 %gmem_addr_3_read" [src/conv.cpp:44]   --->   Operation 1019 'bitcast' 'bitcast_ln44' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_37 : Operation 1020 [4/4] (4.72ns)   --->   "%temp1 = fmul i32 %bitcast_ln44, i32 %bitcast_ln32_1" [src/conv.cpp:45]   --->   Operation 1020 'fmul' 'temp1' <Predicate = (!icmp_ln32)> <Delay = 4.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1021 [1/1] (7.30ns)   --->   "%gmem_addr_12_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_12" [src/conv.cpp:44]   --->   Operation 1021 'read' 'gmem_addr_12_read' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_37 : Operation 1022 [1/7] (7.30ns)   --->   "%gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_14, i32 1" [src/conv.cpp:44]   --->   Operation 1022 'readreq' 'gmem_load_12_req' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_37 : Operation 1023 [2/7] (7.30ns)   --->   "%gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_16, i32 1" [src/conv.cpp:44]   --->   Operation 1023 'readreq' 'gmem_load_14_req' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_37 : Operation 1024 [3/7] (7.30ns)   --->   "%gmem_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_18, i32 1" [src/conv.cpp:44]   --->   Operation 1024 'readreq' 'gmem_load_16_req' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_37 : Operation 1025 [4/7] (7.30ns)   --->   "%gmem_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_20, i32 1" [src/conv.cpp:44]   --->   Operation 1025 'readreq' 'gmem_load_18_req' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_37 : Operation 1026 [5/7] (7.30ns)   --->   "%gmem_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_22, i32 1" [src/conv.cpp:44]   --->   Operation 1026 'readreq' 'gmem_load_20_req' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_37 : Operation 1027 [6/7] (7.30ns)   --->   "%gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_24, i32 1" [src/conv.cpp:44]   --->   Operation 1027 'readreq' 'gmem_load_22_req' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_37 : Operation 1028 [7/7] (7.30ns)   --->   "%gmem_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_26, i32 1" [src/conv.cpp:44]   --->   Operation 1028 'readreq' 'gmem_load_24_req' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 38 <SV = 37> <Delay = 7.30>
ST_38 : Operation 1029 [1/1] (0.00ns)   --->   "%bitcast_ln32_2 = bitcast i32 %gmem_addr_4_read" [src/conv.cpp:32]   --->   Operation 1029 'bitcast' 'bitcast_ln32_2' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_38 : Operation 1030 [3/4] (4.72ns)   --->   "%temp1 = fmul i32 %bitcast_ln44, i32 %bitcast_ln32_1" [src/conv.cpp:45]   --->   Operation 1030 'fmul' 'temp1' <Predicate = (!icmp_ln32)> <Delay = 4.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1031 [1/1] (0.00ns)   --->   "%bitcast_ln44_1 = bitcast i32 %gmem_addr_12_read" [src/conv.cpp:44]   --->   Operation 1031 'bitcast' 'bitcast_ln44_1' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_38 : Operation 1032 [4/4] (4.72ns)   --->   "%temp_0_1 = fmul i32 %bitcast_ln44_1, i32 %bitcast_ln32_2" [src/conv.cpp:45]   --->   Operation 1032 'fmul' 'temp_0_1' <Predicate = (!icmp_ln32)> <Delay = 4.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1033 [1/1] (7.30ns)   --->   "%gmem_addr_14_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_14" [src/conv.cpp:44]   --->   Operation 1033 'read' 'gmem_addr_14_read' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_38 : Operation 1034 [1/7] (7.30ns)   --->   "%gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_16, i32 1" [src/conv.cpp:44]   --->   Operation 1034 'readreq' 'gmem_load_14_req' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_38 : Operation 1035 [2/7] (7.30ns)   --->   "%gmem_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_18, i32 1" [src/conv.cpp:44]   --->   Operation 1035 'readreq' 'gmem_load_16_req' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_38 : Operation 1036 [3/7] (7.30ns)   --->   "%gmem_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_20, i32 1" [src/conv.cpp:44]   --->   Operation 1036 'readreq' 'gmem_load_18_req' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_38 : Operation 1037 [4/7] (7.30ns)   --->   "%gmem_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_22, i32 1" [src/conv.cpp:44]   --->   Operation 1037 'readreq' 'gmem_load_20_req' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_38 : Operation 1038 [5/7] (7.30ns)   --->   "%gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_24, i32 1" [src/conv.cpp:44]   --->   Operation 1038 'readreq' 'gmem_load_22_req' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_38 : Operation 1039 [6/7] (7.30ns)   --->   "%gmem_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_26, i32 1" [src/conv.cpp:44]   --->   Operation 1039 'readreq' 'gmem_load_24_req' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_38 : Operation 1040 [7/7] (7.30ns)   --->   "%gmem_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_28, i32 1" [src/conv.cpp:44]   --->   Operation 1040 'readreq' 'gmem_load_26_req' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_38 : Operation 1041 [1/1] (0.00ns)   --->   "%tmp_34 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i11.i2, i11 %empty_46, i2 0" [src/conv.cpp:33]   --->   Operation 1041 'bitconcatenate' 'tmp_34' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_38 : Operation 1042 [1/1] (0.00ns)   --->   "%tmp_63_cast = sext i13 %tmp_34" [src/conv.cpp:33]   --->   Operation 1042 'sext' 'tmp_63_cast' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_38 : Operation 1043 [1/1] (2.69ns)   --->   "%empty_47 = add i64 %tmp_63_cast, i64 %feature_in_read" [src/conv.cpp:33]   --->   Operation 1043 'add' 'empty_47' <Predicate = (!icmp_ln32)> <Delay = 2.69> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1044 [1/1] (0.00ns)   --->   "%trunc_ln38_2 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_47, i32 2, i32 63" [src/conv.cpp:38]   --->   Operation 1044 'partselect' 'trunc_ln38_2' <Predicate = (!icmp_ln32)> <Delay = 0.00>

State 39 <SV = 38> <Delay = 7.30>
ST_39 : Operation 1045 [1/1] (0.00ns)   --->   "%bitcast_ln32_3 = bitcast i32 %gmem_addr_13_read" [src/conv.cpp:32]   --->   Operation 1045 'bitcast' 'bitcast_ln32_3' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_39 : Operation 1046 [2/4] (4.72ns)   --->   "%temp1 = fmul i32 %bitcast_ln44, i32 %bitcast_ln32_1" [src/conv.cpp:45]   --->   Operation 1046 'fmul' 'temp1' <Predicate = (!icmp_ln32)> <Delay = 4.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1047 [3/4] (4.72ns)   --->   "%temp_0_1 = fmul i32 %bitcast_ln44_1, i32 %bitcast_ln32_2" [src/conv.cpp:45]   --->   Operation 1047 'fmul' 'temp_0_1' <Predicate = (!icmp_ln32)> <Delay = 4.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1048 [1/1] (0.00ns)   --->   "%bitcast_ln44_2 = bitcast i32 %gmem_addr_14_read" [src/conv.cpp:44]   --->   Operation 1048 'bitcast' 'bitcast_ln44_2' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_39 : Operation 1049 [4/4] (4.72ns)   --->   "%temp_0_2 = fmul i32 %bitcast_ln44_2, i32 %bitcast_ln32_3" [src/conv.cpp:45]   --->   Operation 1049 'fmul' 'temp_0_2' <Predicate = (!icmp_ln32)> <Delay = 4.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1050 [1/1] (7.30ns)   --->   "%gmem_addr_16_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_16" [src/conv.cpp:44]   --->   Operation 1050 'read' 'gmem_addr_16_read' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_39 : Operation 1051 [1/7] (7.30ns)   --->   "%gmem_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_18, i32 1" [src/conv.cpp:44]   --->   Operation 1051 'readreq' 'gmem_load_16_req' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_39 : Operation 1052 [2/7] (7.30ns)   --->   "%gmem_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_20, i32 1" [src/conv.cpp:44]   --->   Operation 1052 'readreq' 'gmem_load_18_req' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_39 : Operation 1053 [3/7] (7.30ns)   --->   "%gmem_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_22, i32 1" [src/conv.cpp:44]   --->   Operation 1053 'readreq' 'gmem_load_20_req' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_39 : Operation 1054 [4/7] (7.30ns)   --->   "%gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_24, i32 1" [src/conv.cpp:44]   --->   Operation 1054 'readreq' 'gmem_load_22_req' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_39 : Operation 1055 [5/7] (7.30ns)   --->   "%gmem_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_26, i32 1" [src/conv.cpp:44]   --->   Operation 1055 'readreq' 'gmem_load_24_req' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_39 : Operation 1056 [6/7] (7.30ns)   --->   "%gmem_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_28, i32 1" [src/conv.cpp:44]   --->   Operation 1056 'readreq' 'gmem_load_26_req' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_39 : Operation 1057 [1/1] (0.00ns)   --->   "%sext_ln38_2 = sext i62 %trunc_ln38_2" [src/conv.cpp:38]   --->   Operation 1057 'sext' 'sext_ln38_2' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_39 : Operation 1058 [1/1] (0.00ns)   --->   "%sext_ln44_10 = sext i62 %trunc_ln38_2" [src/conv.cpp:44]   --->   Operation 1058 'sext' 'sext_ln44_10' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_39 : Operation 1059 [1/1] (0.00ns)   --->   "%gmem_addr_30 = getelementptr i32 %gmem, i64 %sext_ln38_2" [src/conv.cpp:44]   --->   Operation 1059 'getelementptr' 'gmem_addr_30' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_39 : Operation 1060 [7/7] (7.30ns)   --->   "%gmem_load_28_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_30, i32 1" [src/conv.cpp:44]   --->   Operation 1060 'readreq' 'gmem_load_28_req' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_39 : Operation 1061 [1/1] (2.64ns)   --->   "%add_ln44_8 = add i63 %sext_ln44_10, i63 1" [src/conv.cpp:44]   --->   Operation 1061 'add' 'add_ln44_8' <Predicate = (!icmp_ln32)> <Delay = 2.64> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1062 [1/1] (0.00ns)   --->   "%sext_ln44_11 = sext i63 %add_ln44_8" [src/conv.cpp:44]   --->   Operation 1062 'sext' 'sext_ln44_11' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_39 : Operation 1063 [1/1] (0.00ns)   --->   "%gmem_addr_32 = getelementptr i32 %gmem, i64 %sext_ln44_11" [src/conv.cpp:44]   --->   Operation 1063 'getelementptr' 'gmem_addr_32' <Predicate = (!icmp_ln32)> <Delay = 0.00>

State 40 <SV = 39> <Delay = 7.30>
ST_40 : Operation 1064 [1/1] (0.00ns)   --->   "%bitcast_ln32_4 = bitcast i32 %gmem_addr_15_read" [src/conv.cpp:32]   --->   Operation 1064 'bitcast' 'bitcast_ln32_4' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_40 : Operation 1065 [1/4] (4.72ns)   --->   "%temp1 = fmul i32 %bitcast_ln44, i32 %bitcast_ln32_1" [src/conv.cpp:45]   --->   Operation 1065 'fmul' 'temp1' <Predicate = (!icmp_ln32)> <Delay = 4.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1066 [2/4] (4.72ns)   --->   "%temp_0_1 = fmul i32 %bitcast_ln44_1, i32 %bitcast_ln32_2" [src/conv.cpp:45]   --->   Operation 1066 'fmul' 'temp_0_1' <Predicate = (!icmp_ln32)> <Delay = 4.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1067 [3/4] (4.72ns)   --->   "%temp_0_2 = fmul i32 %bitcast_ln44_2, i32 %bitcast_ln32_3" [src/conv.cpp:45]   --->   Operation 1067 'fmul' 'temp_0_2' <Predicate = (!icmp_ln32)> <Delay = 4.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1068 [1/1] (0.00ns)   --->   "%bitcast_ln44_3 = bitcast i32 %gmem_addr_16_read" [src/conv.cpp:44]   --->   Operation 1068 'bitcast' 'bitcast_ln44_3' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_40 : Operation 1069 [4/4] (4.72ns)   --->   "%temp_0_3 = fmul i32 %bitcast_ln44_3, i32 %bitcast_ln32_4" [src/conv.cpp:45]   --->   Operation 1069 'fmul' 'temp_0_3' <Predicate = (!icmp_ln32)> <Delay = 4.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1070 [1/1] (7.30ns)   --->   "%gmem_addr_18_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_18" [src/conv.cpp:44]   --->   Operation 1070 'read' 'gmem_addr_18_read' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_40 : Operation 1071 [1/7] (7.30ns)   --->   "%gmem_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_20, i32 1" [src/conv.cpp:44]   --->   Operation 1071 'readreq' 'gmem_load_18_req' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_40 : Operation 1072 [2/7] (7.30ns)   --->   "%gmem_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_22, i32 1" [src/conv.cpp:44]   --->   Operation 1072 'readreq' 'gmem_load_20_req' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_40 : Operation 1073 [3/7] (7.30ns)   --->   "%gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_24, i32 1" [src/conv.cpp:44]   --->   Operation 1073 'readreq' 'gmem_load_22_req' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_40 : Operation 1074 [4/7] (7.30ns)   --->   "%gmem_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_26, i32 1" [src/conv.cpp:44]   --->   Operation 1074 'readreq' 'gmem_load_24_req' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_40 : Operation 1075 [5/7] (7.30ns)   --->   "%gmem_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_28, i32 1" [src/conv.cpp:44]   --->   Operation 1075 'readreq' 'gmem_load_26_req' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_40 : Operation 1076 [6/7] (7.30ns)   --->   "%gmem_load_28_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_30, i32 1" [src/conv.cpp:44]   --->   Operation 1076 'readreq' 'gmem_load_28_req' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_40 : Operation 1077 [7/7] (7.30ns)   --->   "%gmem_load_30_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_32, i32 1" [src/conv.cpp:44]   --->   Operation 1077 'readreq' 'gmem_load_30_req' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_40 : Operation 1078 [1/1] (2.64ns)   --->   "%add_ln44_9 = add i63 %sext_ln44_10, i63 2" [src/conv.cpp:44]   --->   Operation 1078 'add' 'add_ln44_9' <Predicate = (!icmp_ln32)> <Delay = 2.64> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1079 [1/1] (0.00ns)   --->   "%sext_ln44_12 = sext i63 %add_ln44_9" [src/conv.cpp:44]   --->   Operation 1079 'sext' 'sext_ln44_12' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_40 : Operation 1080 [1/1] (0.00ns)   --->   "%gmem_addr_34 = getelementptr i32 %gmem, i64 %sext_ln44_12" [src/conv.cpp:44]   --->   Operation 1080 'getelementptr' 'gmem_addr_34' <Predicate = (!icmp_ln32)> <Delay = 0.00>

State 41 <SV = 40> <Delay = 7.30>
ST_41 : Operation 1081 [1/1] (0.00ns)   --->   "%bitcast_ln32_5 = bitcast i32 %gmem_addr_17_read" [src/conv.cpp:32]   --->   Operation 1081 'bitcast' 'bitcast_ln32_5' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_41 : Operation 1082 [5/5] (6.32ns)   --->   "%sum_s = fadd i32 %temp1, i32 0" [src/conv.cpp:46]   --->   Operation 1082 'fadd' 'sum_s' <Predicate = (!icmp_ln32)> <Delay = 6.32> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1083 [1/4] (4.72ns)   --->   "%temp_0_1 = fmul i32 %bitcast_ln44_1, i32 %bitcast_ln32_2" [src/conv.cpp:45]   --->   Operation 1083 'fmul' 'temp_0_1' <Predicate = (!icmp_ln32)> <Delay = 4.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1084 [2/4] (4.72ns)   --->   "%temp_0_2 = fmul i32 %bitcast_ln44_2, i32 %bitcast_ln32_3" [src/conv.cpp:45]   --->   Operation 1084 'fmul' 'temp_0_2' <Predicate = (!icmp_ln32)> <Delay = 4.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1085 [3/4] (4.72ns)   --->   "%temp_0_3 = fmul i32 %bitcast_ln44_3, i32 %bitcast_ln32_4" [src/conv.cpp:45]   --->   Operation 1085 'fmul' 'temp_0_3' <Predicate = (!icmp_ln32)> <Delay = 4.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1086 [1/1] (0.00ns)   --->   "%bitcast_ln44_4 = bitcast i32 %gmem_addr_18_read" [src/conv.cpp:44]   --->   Operation 1086 'bitcast' 'bitcast_ln44_4' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_41 : Operation 1087 [4/4] (4.72ns)   --->   "%temp_0_4 = fmul i32 %bitcast_ln44_4, i32 %bitcast_ln32_5" [src/conv.cpp:45]   --->   Operation 1087 'fmul' 'temp_0_4' <Predicate = (!icmp_ln32)> <Delay = 4.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1088 [1/1] (7.30ns)   --->   "%gmem_addr_20_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_20" [src/conv.cpp:44]   --->   Operation 1088 'read' 'gmem_addr_20_read' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_41 : Operation 1089 [1/7] (7.30ns)   --->   "%gmem_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_22, i32 1" [src/conv.cpp:44]   --->   Operation 1089 'readreq' 'gmem_load_20_req' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_41 : Operation 1090 [2/7] (7.30ns)   --->   "%gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_24, i32 1" [src/conv.cpp:44]   --->   Operation 1090 'readreq' 'gmem_load_22_req' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_41 : Operation 1091 [3/7] (7.30ns)   --->   "%gmem_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_26, i32 1" [src/conv.cpp:44]   --->   Operation 1091 'readreq' 'gmem_load_24_req' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_41 : Operation 1092 [4/7] (7.30ns)   --->   "%gmem_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_28, i32 1" [src/conv.cpp:44]   --->   Operation 1092 'readreq' 'gmem_load_26_req' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_41 : Operation 1093 [5/7] (7.30ns)   --->   "%gmem_load_28_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_30, i32 1" [src/conv.cpp:44]   --->   Operation 1093 'readreq' 'gmem_load_28_req' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_41 : Operation 1094 [6/7] (7.30ns)   --->   "%gmem_load_30_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_32, i32 1" [src/conv.cpp:44]   --->   Operation 1094 'readreq' 'gmem_load_30_req' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_41 : Operation 1095 [7/7] (7.30ns)   --->   "%gmem_load_32_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_34, i32 1" [src/conv.cpp:44]   --->   Operation 1095 'readreq' 'gmem_load_32_req' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_41 : Operation 1096 [1/1] (2.64ns)   --->   "%add_ln44_10 = add i63 %sext_ln44_10, i63 3" [src/conv.cpp:44]   --->   Operation 1096 'add' 'add_ln44_10' <Predicate = (!icmp_ln32)> <Delay = 2.64> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1097 [1/1] (0.00ns)   --->   "%sext_ln44_13 = sext i63 %add_ln44_10" [src/conv.cpp:44]   --->   Operation 1097 'sext' 'sext_ln44_13' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_41 : Operation 1098 [1/1] (0.00ns)   --->   "%gmem_addr_36 = getelementptr i32 %gmem, i64 %sext_ln44_13" [src/conv.cpp:44]   --->   Operation 1098 'getelementptr' 'gmem_addr_36' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_41 : Operation 1099 [1/1] (2.64ns)   --->   "%add_ln44_11 = add i63 %sext_ln44_10, i63 4" [src/conv.cpp:44]   --->   Operation 1099 'add' 'add_ln44_11' <Predicate = (!icmp_ln32)> <Delay = 2.64> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1100 [1/1] (0.00ns)   --->   "%sext_ln44_14 = sext i63 %add_ln44_11" [src/conv.cpp:44]   --->   Operation 1100 'sext' 'sext_ln44_14' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_41 : Operation 1101 [1/1] (0.00ns)   --->   "%gmem_addr_38 = getelementptr i32 %gmem, i64 %sext_ln44_14" [src/conv.cpp:44]   --->   Operation 1101 'getelementptr' 'gmem_addr_38' <Predicate = (!icmp_ln32)> <Delay = 0.00>

State 42 <SV = 41> <Delay = 7.30>
ST_42 : Operation 1102 [1/1] (0.00ns)   --->   "%bitcast_ln32_6 = bitcast i32 %gmem_addr_19_read" [src/conv.cpp:32]   --->   Operation 1102 'bitcast' 'bitcast_ln32_6' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_42 : Operation 1103 [4/5] (6.32ns)   --->   "%sum_s = fadd i32 %temp1, i32 0" [src/conv.cpp:46]   --->   Operation 1103 'fadd' 'sum_s' <Predicate = (!icmp_ln32)> <Delay = 6.32> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1104 [1/4] (4.72ns)   --->   "%temp_0_2 = fmul i32 %bitcast_ln44_2, i32 %bitcast_ln32_3" [src/conv.cpp:45]   --->   Operation 1104 'fmul' 'temp_0_2' <Predicate = (!icmp_ln32)> <Delay = 4.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1105 [2/4] (4.72ns)   --->   "%temp_0_3 = fmul i32 %bitcast_ln44_3, i32 %bitcast_ln32_4" [src/conv.cpp:45]   --->   Operation 1105 'fmul' 'temp_0_3' <Predicate = (!icmp_ln32)> <Delay = 4.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1106 [3/4] (4.72ns)   --->   "%temp_0_4 = fmul i32 %bitcast_ln44_4, i32 %bitcast_ln32_5" [src/conv.cpp:45]   --->   Operation 1106 'fmul' 'temp_0_4' <Predicate = (!icmp_ln32)> <Delay = 4.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1107 [1/1] (0.00ns)   --->   "%bitcast_ln44_5 = bitcast i32 %gmem_addr_20_read" [src/conv.cpp:44]   --->   Operation 1107 'bitcast' 'bitcast_ln44_5' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_42 : Operation 1108 [4/4] (4.72ns)   --->   "%temp_s = fmul i32 %bitcast_ln44_5, i32 %bitcast_ln32_6" [src/conv.cpp:45]   --->   Operation 1108 'fmul' 'temp_s' <Predicate = (!icmp_ln32)> <Delay = 4.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1109 [1/1] (7.30ns)   --->   "%gmem_addr_22_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_22" [src/conv.cpp:44]   --->   Operation 1109 'read' 'gmem_addr_22_read' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_42 : Operation 1110 [1/7] (7.30ns)   --->   "%gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_24, i32 1" [src/conv.cpp:44]   --->   Operation 1110 'readreq' 'gmem_load_22_req' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_42 : Operation 1111 [2/7] (7.30ns)   --->   "%gmem_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_26, i32 1" [src/conv.cpp:44]   --->   Operation 1111 'readreq' 'gmem_load_24_req' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_42 : Operation 1112 [3/7] (7.30ns)   --->   "%gmem_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_28, i32 1" [src/conv.cpp:44]   --->   Operation 1112 'readreq' 'gmem_load_26_req' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_42 : Operation 1113 [4/7] (7.30ns)   --->   "%gmem_load_28_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_30, i32 1" [src/conv.cpp:44]   --->   Operation 1113 'readreq' 'gmem_load_28_req' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_42 : Operation 1114 [5/7] (7.30ns)   --->   "%gmem_load_30_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_32, i32 1" [src/conv.cpp:44]   --->   Operation 1114 'readreq' 'gmem_load_30_req' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_42 : Operation 1115 [6/7] (7.30ns)   --->   "%gmem_load_32_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_34, i32 1" [src/conv.cpp:44]   --->   Operation 1115 'readreq' 'gmem_load_32_req' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_42 : Operation 1116 [7/7] (7.30ns)   --->   "%gmem_load_34_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_36, i32 1" [src/conv.cpp:44]   --->   Operation 1116 'readreq' 'gmem_load_34_req' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 43 <SV = 42> <Delay = 7.30>
ST_43 : Operation 1117 [1/1] (0.00ns)   --->   "%bitcast_ln32_7 = bitcast i32 %gmem_addr_21_read" [src/conv.cpp:32]   --->   Operation 1117 'bitcast' 'bitcast_ln32_7' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_43 : Operation 1118 [3/5] (6.32ns)   --->   "%sum_s = fadd i32 %temp1, i32 0" [src/conv.cpp:46]   --->   Operation 1118 'fadd' 'sum_s' <Predicate = (!icmp_ln32)> <Delay = 6.32> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1119 [1/4] (4.72ns)   --->   "%temp_0_3 = fmul i32 %bitcast_ln44_3, i32 %bitcast_ln32_4" [src/conv.cpp:45]   --->   Operation 1119 'fmul' 'temp_0_3' <Predicate = (!icmp_ln32)> <Delay = 4.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1120 [2/4] (4.72ns)   --->   "%temp_0_4 = fmul i32 %bitcast_ln44_4, i32 %bitcast_ln32_5" [src/conv.cpp:45]   --->   Operation 1120 'fmul' 'temp_0_4' <Predicate = (!icmp_ln32)> <Delay = 4.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1121 [3/4] (4.72ns)   --->   "%temp_s = fmul i32 %bitcast_ln44_5, i32 %bitcast_ln32_6" [src/conv.cpp:45]   --->   Operation 1121 'fmul' 'temp_s' <Predicate = (!icmp_ln32)> <Delay = 4.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1122 [1/1] (0.00ns)   --->   "%bitcast_ln44_6 = bitcast i32 %gmem_addr_22_read" [src/conv.cpp:44]   --->   Operation 1122 'bitcast' 'bitcast_ln44_6' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_43 : Operation 1123 [4/4] (4.72ns)   --->   "%temp_126_1 = fmul i32 %bitcast_ln44_6, i32 %bitcast_ln32_7" [src/conv.cpp:45]   --->   Operation 1123 'fmul' 'temp_126_1' <Predicate = (!icmp_ln32)> <Delay = 4.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1124 [1/1] (7.30ns)   --->   "%gmem_addr_24_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_24" [src/conv.cpp:44]   --->   Operation 1124 'read' 'gmem_addr_24_read' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_43 : Operation 1125 [1/7] (7.30ns)   --->   "%gmem_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_26, i32 1" [src/conv.cpp:44]   --->   Operation 1125 'readreq' 'gmem_load_24_req' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_43 : Operation 1126 [2/7] (7.30ns)   --->   "%gmem_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_28, i32 1" [src/conv.cpp:44]   --->   Operation 1126 'readreq' 'gmem_load_26_req' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_43 : Operation 1127 [3/7] (7.30ns)   --->   "%gmem_load_28_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_30, i32 1" [src/conv.cpp:44]   --->   Operation 1127 'readreq' 'gmem_load_28_req' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_43 : Operation 1128 [4/7] (7.30ns)   --->   "%gmem_load_30_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_32, i32 1" [src/conv.cpp:44]   --->   Operation 1128 'readreq' 'gmem_load_30_req' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_43 : Operation 1129 [5/7] (7.30ns)   --->   "%gmem_load_32_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_34, i32 1" [src/conv.cpp:44]   --->   Operation 1129 'readreq' 'gmem_load_32_req' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_43 : Operation 1130 [6/7] (7.30ns)   --->   "%gmem_load_34_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_36, i32 1" [src/conv.cpp:44]   --->   Operation 1130 'readreq' 'gmem_load_34_req' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_43 : Operation 1131 [7/7] (7.30ns)   --->   "%gmem_load_36_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_38, i32 1" [src/conv.cpp:44]   --->   Operation 1131 'readreq' 'gmem_load_36_req' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_43 : Operation 1132 [1/1] (0.00ns)   --->   "%tmp_35 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i11.i2, i11 %empty_48, i2 0" [src/conv.cpp:33]   --->   Operation 1132 'bitconcatenate' 'tmp_35' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_43 : Operation 1133 [1/1] (0.00ns)   --->   "%tmp_64_cast = sext i13 %tmp_35" [src/conv.cpp:33]   --->   Operation 1133 'sext' 'tmp_64_cast' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_43 : Operation 1134 [1/1] (2.69ns)   --->   "%empty_49 = add i64 %tmp_64_cast, i64 %feature_in_read" [src/conv.cpp:33]   --->   Operation 1134 'add' 'empty_49' <Predicate = (!icmp_ln32)> <Delay = 2.69> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1135 [1/1] (0.00ns)   --->   "%trunc_ln38_3 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_49, i32 2, i32 63" [src/conv.cpp:38]   --->   Operation 1135 'partselect' 'trunc_ln38_3' <Predicate = (!icmp_ln32)> <Delay = 0.00>

State 44 <SV = 43> <Delay = 7.30>
ST_44 : Operation 1136 [1/1] (0.00ns)   --->   "%bitcast_ln32_8 = bitcast i32 %gmem_addr_23_read" [src/conv.cpp:32]   --->   Operation 1136 'bitcast' 'bitcast_ln32_8' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_44 : Operation 1137 [2/5] (6.32ns)   --->   "%sum_s = fadd i32 %temp1, i32 0" [src/conv.cpp:46]   --->   Operation 1137 'fadd' 'sum_s' <Predicate = (!icmp_ln32)> <Delay = 6.32> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1138 [1/4] (4.72ns)   --->   "%temp_0_4 = fmul i32 %bitcast_ln44_4, i32 %bitcast_ln32_5" [src/conv.cpp:45]   --->   Operation 1138 'fmul' 'temp_0_4' <Predicate = (!icmp_ln32)> <Delay = 4.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1139 [2/4] (4.72ns)   --->   "%temp_s = fmul i32 %bitcast_ln44_5, i32 %bitcast_ln32_6" [src/conv.cpp:45]   --->   Operation 1139 'fmul' 'temp_s' <Predicate = (!icmp_ln32)> <Delay = 4.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1140 [3/4] (4.72ns)   --->   "%temp_126_1 = fmul i32 %bitcast_ln44_6, i32 %bitcast_ln32_7" [src/conv.cpp:45]   --->   Operation 1140 'fmul' 'temp_126_1' <Predicate = (!icmp_ln32)> <Delay = 4.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1141 [1/1] (0.00ns)   --->   "%bitcast_ln44_7 = bitcast i32 %gmem_addr_24_read" [src/conv.cpp:44]   --->   Operation 1141 'bitcast' 'bitcast_ln44_7' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_44 : Operation 1142 [4/4] (4.72ns)   --->   "%temp_126_2 = fmul i32 %bitcast_ln44_7, i32 %bitcast_ln32_8" [src/conv.cpp:45]   --->   Operation 1142 'fmul' 'temp_126_2' <Predicate = (!icmp_ln32)> <Delay = 4.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1143 [1/1] (7.30ns)   --->   "%gmem_addr_26_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_26" [src/conv.cpp:44]   --->   Operation 1143 'read' 'gmem_addr_26_read' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_44 : Operation 1144 [1/7] (7.30ns)   --->   "%gmem_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_28, i32 1" [src/conv.cpp:44]   --->   Operation 1144 'readreq' 'gmem_load_26_req' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_44 : Operation 1145 [2/7] (7.30ns)   --->   "%gmem_load_28_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_30, i32 1" [src/conv.cpp:44]   --->   Operation 1145 'readreq' 'gmem_load_28_req' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_44 : Operation 1146 [3/7] (7.30ns)   --->   "%gmem_load_30_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_32, i32 1" [src/conv.cpp:44]   --->   Operation 1146 'readreq' 'gmem_load_30_req' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_44 : Operation 1147 [4/7] (7.30ns)   --->   "%gmem_load_32_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_34, i32 1" [src/conv.cpp:44]   --->   Operation 1147 'readreq' 'gmem_load_32_req' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_44 : Operation 1148 [5/7] (7.30ns)   --->   "%gmem_load_34_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_36, i32 1" [src/conv.cpp:44]   --->   Operation 1148 'readreq' 'gmem_load_34_req' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_44 : Operation 1149 [6/7] (7.30ns)   --->   "%gmem_load_36_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_38, i32 1" [src/conv.cpp:44]   --->   Operation 1149 'readreq' 'gmem_load_36_req' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_44 : Operation 1150 [1/1] (0.00ns)   --->   "%sext_ln38_3 = sext i62 %trunc_ln38_3" [src/conv.cpp:38]   --->   Operation 1150 'sext' 'sext_ln38_3' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_44 : Operation 1151 [1/1] (0.00ns)   --->   "%sext_ln44_15 = sext i62 %trunc_ln38_3" [src/conv.cpp:44]   --->   Operation 1151 'sext' 'sext_ln44_15' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_44 : Operation 1152 [1/1] (0.00ns)   --->   "%gmem_addr_40 = getelementptr i32 %gmem, i64 %sext_ln38_3" [src/conv.cpp:44]   --->   Operation 1152 'getelementptr' 'gmem_addr_40' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_44 : Operation 1153 [7/7] (7.30ns)   --->   "%gmem_load_38_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_40, i32 1" [src/conv.cpp:44]   --->   Operation 1153 'readreq' 'gmem_load_38_req' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_44 : Operation 1154 [1/1] (2.64ns)   --->   "%add_ln44_12 = add i63 %sext_ln44_15, i63 1" [src/conv.cpp:44]   --->   Operation 1154 'add' 'add_ln44_12' <Predicate = (!icmp_ln32)> <Delay = 2.64> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1155 [1/1] (0.00ns)   --->   "%sext_ln44_16 = sext i63 %add_ln44_12" [src/conv.cpp:44]   --->   Operation 1155 'sext' 'sext_ln44_16' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_44 : Operation 1156 [1/1] (0.00ns)   --->   "%gmem_addr_42 = getelementptr i32 %gmem, i64 %sext_ln44_16" [src/conv.cpp:44]   --->   Operation 1156 'getelementptr' 'gmem_addr_42' <Predicate = (!icmp_ln32)> <Delay = 0.00>

State 45 <SV = 44> <Delay = 7.30>
ST_45 : Operation 1157 [1/1] (0.00ns)   --->   "%bitcast_ln32_9 = bitcast i32 %gmem_addr_25_read" [src/conv.cpp:32]   --->   Operation 1157 'bitcast' 'bitcast_ln32_9' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_45 : Operation 1158 [1/5] (6.32ns)   --->   "%sum_s = fadd i32 %temp1, i32 0" [src/conv.cpp:46]   --->   Operation 1158 'fadd' 'sum_s' <Predicate = (!icmp_ln32)> <Delay = 6.32> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1159 [1/4] (4.72ns)   --->   "%temp_s = fmul i32 %bitcast_ln44_5, i32 %bitcast_ln32_6" [src/conv.cpp:45]   --->   Operation 1159 'fmul' 'temp_s' <Predicate = (!icmp_ln32)> <Delay = 4.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1160 [2/4] (4.72ns)   --->   "%temp_126_1 = fmul i32 %bitcast_ln44_6, i32 %bitcast_ln32_7" [src/conv.cpp:45]   --->   Operation 1160 'fmul' 'temp_126_1' <Predicate = (!icmp_ln32)> <Delay = 4.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1161 [3/4] (4.72ns)   --->   "%temp_126_2 = fmul i32 %bitcast_ln44_7, i32 %bitcast_ln32_8" [src/conv.cpp:45]   --->   Operation 1161 'fmul' 'temp_126_2' <Predicate = (!icmp_ln32)> <Delay = 4.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1162 [1/1] (0.00ns)   --->   "%bitcast_ln44_8 = bitcast i32 %gmem_addr_26_read" [src/conv.cpp:44]   --->   Operation 1162 'bitcast' 'bitcast_ln44_8' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_45 : Operation 1163 [4/4] (4.72ns)   --->   "%temp_126_3 = fmul i32 %bitcast_ln44_8, i32 %bitcast_ln32_9" [src/conv.cpp:45]   --->   Operation 1163 'fmul' 'temp_126_3' <Predicate = (!icmp_ln32)> <Delay = 4.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1164 [1/1] (7.30ns)   --->   "%gmem_addr_28_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_28" [src/conv.cpp:44]   --->   Operation 1164 'read' 'gmem_addr_28_read' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_45 : Operation 1165 [1/7] (7.30ns)   --->   "%gmem_load_28_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_30, i32 1" [src/conv.cpp:44]   --->   Operation 1165 'readreq' 'gmem_load_28_req' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_45 : Operation 1166 [2/7] (7.30ns)   --->   "%gmem_load_30_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_32, i32 1" [src/conv.cpp:44]   --->   Operation 1166 'readreq' 'gmem_load_30_req' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_45 : Operation 1167 [3/7] (7.30ns)   --->   "%gmem_load_32_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_34, i32 1" [src/conv.cpp:44]   --->   Operation 1167 'readreq' 'gmem_load_32_req' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_45 : Operation 1168 [4/7] (7.30ns)   --->   "%gmem_load_34_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_36, i32 1" [src/conv.cpp:44]   --->   Operation 1168 'readreq' 'gmem_load_34_req' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_45 : Operation 1169 [5/7] (7.30ns)   --->   "%gmem_load_36_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_38, i32 1" [src/conv.cpp:44]   --->   Operation 1169 'readreq' 'gmem_load_36_req' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_45 : Operation 1170 [6/7] (7.30ns)   --->   "%gmem_load_38_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_40, i32 1" [src/conv.cpp:44]   --->   Operation 1170 'readreq' 'gmem_load_38_req' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_45 : Operation 1171 [7/7] (7.30ns)   --->   "%gmem_load_40_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_42, i32 1" [src/conv.cpp:44]   --->   Operation 1171 'readreq' 'gmem_load_40_req' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_45 : Operation 1172 [1/1] (2.64ns)   --->   "%add_ln44_13 = add i63 %sext_ln44_15, i63 2" [src/conv.cpp:44]   --->   Operation 1172 'add' 'add_ln44_13' <Predicate = (!icmp_ln32)> <Delay = 2.64> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1173 [1/1] (0.00ns)   --->   "%sext_ln44_17 = sext i63 %add_ln44_13" [src/conv.cpp:44]   --->   Operation 1173 'sext' 'sext_ln44_17' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_45 : Operation 1174 [1/1] (0.00ns)   --->   "%gmem_addr_44 = getelementptr i32 %gmem, i64 %sext_ln44_17" [src/conv.cpp:44]   --->   Operation 1174 'getelementptr' 'gmem_addr_44' <Predicate = (!icmp_ln32)> <Delay = 0.00>

State 46 <SV = 45> <Delay = 7.30>
ST_46 : Operation 1175 [1/1] (0.00ns)   --->   "%bitcast_ln32_10 = bitcast i32 %gmem_addr_27_read" [src/conv.cpp:32]   --->   Operation 1175 'bitcast' 'bitcast_ln32_10' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_46 : Operation 1176 [5/5] (6.32ns)   --->   "%sum_4_0_1 = fadd i32 %sum_s, i32 %temp_0_1" [src/conv.cpp:46]   --->   Operation 1176 'fadd' 'sum_4_0_1' <Predicate = (!icmp_ln32)> <Delay = 6.32> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1177 [1/4] (4.72ns)   --->   "%temp_126_1 = fmul i32 %bitcast_ln44_6, i32 %bitcast_ln32_7" [src/conv.cpp:45]   --->   Operation 1177 'fmul' 'temp_126_1' <Predicate = (!icmp_ln32)> <Delay = 4.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1178 [2/4] (4.72ns)   --->   "%temp_126_2 = fmul i32 %bitcast_ln44_7, i32 %bitcast_ln32_8" [src/conv.cpp:45]   --->   Operation 1178 'fmul' 'temp_126_2' <Predicate = (!icmp_ln32)> <Delay = 4.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1179 [3/4] (4.72ns)   --->   "%temp_126_3 = fmul i32 %bitcast_ln44_8, i32 %bitcast_ln32_9" [src/conv.cpp:45]   --->   Operation 1179 'fmul' 'temp_126_3' <Predicate = (!icmp_ln32)> <Delay = 4.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1180 [1/1] (0.00ns)   --->   "%bitcast_ln44_9 = bitcast i32 %gmem_addr_28_read" [src/conv.cpp:44]   --->   Operation 1180 'bitcast' 'bitcast_ln44_9' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_46 : Operation 1181 [4/4] (4.72ns)   --->   "%temp_126_4 = fmul i32 %bitcast_ln44_9, i32 %bitcast_ln32_10" [src/conv.cpp:45]   --->   Operation 1181 'fmul' 'temp_126_4' <Predicate = (!icmp_ln32)> <Delay = 4.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1182 [1/1] (7.30ns)   --->   "%gmem_addr_30_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_30" [src/conv.cpp:44]   --->   Operation 1182 'read' 'gmem_addr_30_read' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_46 : Operation 1183 [1/7] (7.30ns)   --->   "%gmem_load_30_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_32, i32 1" [src/conv.cpp:44]   --->   Operation 1183 'readreq' 'gmem_load_30_req' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_46 : Operation 1184 [2/7] (7.30ns)   --->   "%gmem_load_32_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_34, i32 1" [src/conv.cpp:44]   --->   Operation 1184 'readreq' 'gmem_load_32_req' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_46 : Operation 1185 [3/7] (7.30ns)   --->   "%gmem_load_34_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_36, i32 1" [src/conv.cpp:44]   --->   Operation 1185 'readreq' 'gmem_load_34_req' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_46 : Operation 1186 [4/7] (7.30ns)   --->   "%gmem_load_36_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_38, i32 1" [src/conv.cpp:44]   --->   Operation 1186 'readreq' 'gmem_load_36_req' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_46 : Operation 1187 [5/7] (7.30ns)   --->   "%gmem_load_38_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_40, i32 1" [src/conv.cpp:44]   --->   Operation 1187 'readreq' 'gmem_load_38_req' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_46 : Operation 1188 [6/7] (7.30ns)   --->   "%gmem_load_40_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_42, i32 1" [src/conv.cpp:44]   --->   Operation 1188 'readreq' 'gmem_load_40_req' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_46 : Operation 1189 [7/7] (7.30ns)   --->   "%gmem_load_42_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_44, i32 1" [src/conv.cpp:44]   --->   Operation 1189 'readreq' 'gmem_load_42_req' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_46 : Operation 1190 [1/1] (2.64ns)   --->   "%add_ln44_14 = add i63 %sext_ln44_15, i63 3" [src/conv.cpp:44]   --->   Operation 1190 'add' 'add_ln44_14' <Predicate = (!icmp_ln32)> <Delay = 2.64> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1191 [1/1] (0.00ns)   --->   "%sext_ln44_18 = sext i63 %add_ln44_14" [src/conv.cpp:44]   --->   Operation 1191 'sext' 'sext_ln44_18' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_46 : Operation 1192 [1/1] (0.00ns)   --->   "%gmem_addr_46 = getelementptr i32 %gmem, i64 %sext_ln44_18" [src/conv.cpp:44]   --->   Operation 1192 'getelementptr' 'gmem_addr_46' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_46 : Operation 1193 [1/1] (2.64ns)   --->   "%add_ln44_15 = add i63 %sext_ln44_15, i63 4" [src/conv.cpp:44]   --->   Operation 1193 'add' 'add_ln44_15' <Predicate = (!icmp_ln32)> <Delay = 2.64> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1194 [1/1] (0.00ns)   --->   "%sext_ln44_19 = sext i63 %add_ln44_15" [src/conv.cpp:44]   --->   Operation 1194 'sext' 'sext_ln44_19' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_46 : Operation 1195 [1/1] (0.00ns)   --->   "%gmem_addr_48 = getelementptr i32 %gmem, i64 %sext_ln44_19" [src/conv.cpp:44]   --->   Operation 1195 'getelementptr' 'gmem_addr_48' <Predicate = (!icmp_ln32)> <Delay = 0.00>

State 47 <SV = 46> <Delay = 7.30>
ST_47 : Operation 1196 [1/1] (0.00ns)   --->   "%bitcast_ln32_11 = bitcast i32 %gmem_addr_29_read" [src/conv.cpp:32]   --->   Operation 1196 'bitcast' 'bitcast_ln32_11' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_47 : Operation 1197 [4/5] (6.32ns)   --->   "%sum_4_0_1 = fadd i32 %sum_s, i32 %temp_0_1" [src/conv.cpp:46]   --->   Operation 1197 'fadd' 'sum_4_0_1' <Predicate = (!icmp_ln32)> <Delay = 6.32> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1198 [1/4] (4.72ns)   --->   "%temp_126_2 = fmul i32 %bitcast_ln44_7, i32 %bitcast_ln32_8" [src/conv.cpp:45]   --->   Operation 1198 'fmul' 'temp_126_2' <Predicate = (!icmp_ln32)> <Delay = 4.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1199 [2/4] (4.72ns)   --->   "%temp_126_3 = fmul i32 %bitcast_ln44_8, i32 %bitcast_ln32_9" [src/conv.cpp:45]   --->   Operation 1199 'fmul' 'temp_126_3' <Predicate = (!icmp_ln32)> <Delay = 4.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1200 [3/4] (4.72ns)   --->   "%temp_126_4 = fmul i32 %bitcast_ln44_9, i32 %bitcast_ln32_10" [src/conv.cpp:45]   --->   Operation 1200 'fmul' 'temp_126_4' <Predicate = (!icmp_ln32)> <Delay = 4.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1201 [1/1] (0.00ns)   --->   "%bitcast_ln44_10 = bitcast i32 %gmem_addr_30_read" [src/conv.cpp:44]   --->   Operation 1201 'bitcast' 'bitcast_ln44_10' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_47 : Operation 1202 [4/4] (4.72ns)   --->   "%temp_3 = fmul i32 %bitcast_ln44_10, i32 %bitcast_ln32_11" [src/conv.cpp:45]   --->   Operation 1202 'fmul' 'temp_3' <Predicate = (!icmp_ln32)> <Delay = 4.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1203 [1/1] (7.30ns)   --->   "%gmem_addr_32_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_32" [src/conv.cpp:44]   --->   Operation 1203 'read' 'gmem_addr_32_read' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_47 : Operation 1204 [1/7] (7.30ns)   --->   "%gmem_load_32_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_34, i32 1" [src/conv.cpp:44]   --->   Operation 1204 'readreq' 'gmem_load_32_req' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_47 : Operation 1205 [2/7] (7.30ns)   --->   "%gmem_load_34_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_36, i32 1" [src/conv.cpp:44]   --->   Operation 1205 'readreq' 'gmem_load_34_req' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_47 : Operation 1206 [3/7] (7.30ns)   --->   "%gmem_load_36_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_38, i32 1" [src/conv.cpp:44]   --->   Operation 1206 'readreq' 'gmem_load_36_req' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_47 : Operation 1207 [4/7] (7.30ns)   --->   "%gmem_load_38_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_40, i32 1" [src/conv.cpp:44]   --->   Operation 1207 'readreq' 'gmem_load_38_req' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_47 : Operation 1208 [5/7] (7.30ns)   --->   "%gmem_load_40_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_42, i32 1" [src/conv.cpp:44]   --->   Operation 1208 'readreq' 'gmem_load_40_req' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_47 : Operation 1209 [6/7] (7.30ns)   --->   "%gmem_load_42_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_44, i32 1" [src/conv.cpp:44]   --->   Operation 1209 'readreq' 'gmem_load_42_req' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_47 : Operation 1210 [7/7] (7.30ns)   --->   "%gmem_load_44_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_46, i32 1" [src/conv.cpp:44]   --->   Operation 1210 'readreq' 'gmem_load_44_req' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 48 <SV = 47> <Delay = 7.30>
ST_48 : Operation 1211 [1/1] (0.00ns)   --->   "%bitcast_ln32_12 = bitcast i32 %gmem_addr_31_read" [src/conv.cpp:32]   --->   Operation 1211 'bitcast' 'bitcast_ln32_12' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_48 : Operation 1212 [1/1] (0.00ns) (grouped into LUT with out node empty_50)   --->   "%select_ln32_32 = select i1 %icmp_ln33, i10 112, i10 %tmp14_4" [src/conv.cpp:32]   --->   Operation 1212 'select' 'select_ln32_32' <Predicate = (!icmp_ln32 & !and_ln32)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_48 : Operation 1213 [1/1] (1.02ns)   --->   "%tmp_4_mid1 = add i5 %select_ln32, i5 5" [src/conv.cpp:32]   --->   Operation 1213 'add' 'tmp_4_mid1' <Predicate = (!icmp_ln32 & and_ln32)> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1214 [1/1] (0.00ns)   --->   "%p_shl4_4_mid1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %tmp_4_mid1, i5 0" [src/conv.cpp:32]   --->   Operation 1214 'bitconcatenate' 'p_shl4_4_mid1' <Predicate = (!icmp_ln32 & and_ln32)> <Delay = 0.00>
ST_48 : Operation 1215 [1/1] (0.00ns)   --->   "%p_shl5_4_mid1 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i5.i2, i5 %tmp_4_mid1, i2 0" [src/conv.cpp:32]   --->   Operation 1215 'bitconcatenate' 'p_shl5_4_mid1' <Predicate = (!icmp_ln32 & and_ln32)> <Delay = 0.00>
ST_48 : Operation 1216 [1/1] (0.00ns)   --->   "%p_shl5_4_cast_mid1 = zext i7 %p_shl5_4_mid1" [src/conv.cpp:32]   --->   Operation 1216 'zext' 'p_shl5_4_cast_mid1' <Predicate = (!icmp_ln32 & and_ln32)> <Delay = 0.00>
ST_48 : Operation 1217 [1/1] (1.41ns)   --->   "%tmp14_4_mid1 = sub i10 %p_shl4_4_mid1, i10 %p_shl5_4_cast_mid1" [src/conv.cpp:32]   --->   Operation 1217 'sub' 'tmp14_4_mid1' <Predicate = (!icmp_ln32 & and_ln32)> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1218 [1/1] (0.00ns) (grouped into LUT with out node empty_50)   --->   "%select_ln33_6 = select i1 %and_ln32, i10 %tmp14_4_mid1, i10 %select_ln32_32" [src/conv.cpp:33]   --->   Operation 1218 'select' 'select_ln33_6' <Predicate = (!icmp_ln32)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_48 : Operation 1219 [1/1] (0.00ns) (grouped into LUT with out node empty_50)   --->   "%wout_cast32 = zext i5 %select_ln33" [src/conv.cpp:33]   --->   Operation 1219 'zext' 'wout_cast32' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_48 : Operation 1220 [3/5] (6.32ns)   --->   "%sum_4_0_1 = fadd i32 %sum_s, i32 %temp_0_1" [src/conv.cpp:46]   --->   Operation 1220 'fadd' 'sum_4_0_1' <Predicate = (!icmp_ln32)> <Delay = 6.32> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1221 [1/4] (4.72ns)   --->   "%temp_126_3 = fmul i32 %bitcast_ln44_8, i32 %bitcast_ln32_9" [src/conv.cpp:45]   --->   Operation 1221 'fmul' 'temp_126_3' <Predicate = (!icmp_ln32)> <Delay = 4.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1222 [2/4] (4.72ns)   --->   "%temp_126_4 = fmul i32 %bitcast_ln44_9, i32 %bitcast_ln32_10" [src/conv.cpp:45]   --->   Operation 1222 'fmul' 'temp_126_4' <Predicate = (!icmp_ln32)> <Delay = 4.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1223 [3/4] (4.72ns)   --->   "%temp_3 = fmul i32 %bitcast_ln44_10, i32 %bitcast_ln32_11" [src/conv.cpp:45]   --->   Operation 1223 'fmul' 'temp_3' <Predicate = (!icmp_ln32)> <Delay = 4.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1224 [1/1] (0.00ns)   --->   "%bitcast_ln44_11 = bitcast i32 %gmem_addr_32_read" [src/conv.cpp:44]   --->   Operation 1224 'bitcast' 'bitcast_ln44_11' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_48 : Operation 1225 [4/4] (4.72ns)   --->   "%temp_229_1 = fmul i32 %bitcast_ln44_11, i32 %bitcast_ln32_12" [src/conv.cpp:45]   --->   Operation 1225 'fmul' 'temp_229_1' <Predicate = (!icmp_ln32)> <Delay = 4.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1226 [1/1] (7.30ns)   --->   "%gmem_addr_34_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_34" [src/conv.cpp:44]   --->   Operation 1226 'read' 'gmem_addr_34_read' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_48 : Operation 1227 [1/7] (7.30ns)   --->   "%gmem_load_34_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_36, i32 1" [src/conv.cpp:44]   --->   Operation 1227 'readreq' 'gmem_load_34_req' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_48 : Operation 1228 [2/7] (7.30ns)   --->   "%gmem_load_36_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_38, i32 1" [src/conv.cpp:44]   --->   Operation 1228 'readreq' 'gmem_load_36_req' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_48 : Operation 1229 [3/7] (7.30ns)   --->   "%gmem_load_38_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_40, i32 1" [src/conv.cpp:44]   --->   Operation 1229 'readreq' 'gmem_load_38_req' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_48 : Operation 1230 [4/7] (7.30ns)   --->   "%gmem_load_40_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_42, i32 1" [src/conv.cpp:44]   --->   Operation 1230 'readreq' 'gmem_load_40_req' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_48 : Operation 1231 [5/7] (7.30ns)   --->   "%gmem_load_42_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_44, i32 1" [src/conv.cpp:44]   --->   Operation 1231 'readreq' 'gmem_load_42_req' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_48 : Operation 1232 [6/7] (7.30ns)   --->   "%gmem_load_44_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_46, i32 1" [src/conv.cpp:44]   --->   Operation 1232 'readreq' 'gmem_load_44_req' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_48 : Operation 1233 [7/7] (7.30ns)   --->   "%gmem_load_46_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_48, i32 1" [src/conv.cpp:44]   --->   Operation 1233 'readreq' 'gmem_load_46_req' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_48 : Operation 1234 [1/1] (1.41ns) (out node of the LUT)   --->   "%empty_50 = add i10 %select_ln33_6, i10 %wout_cast32" [src/conv.cpp:33]   --->   Operation 1234 'add' 'empty_50' <Predicate = (!icmp_ln32)> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1235 [1/1] (0.00ns)   --->   "%tmp_38 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %empty_50, i2 0" [src/conv.cpp:33]   --->   Operation 1235 'bitconcatenate' 'tmp_38' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_48 : Operation 1236 [1/1] (0.00ns)   --->   "%p_cast59 = zext i12 %tmp_38" [src/conv.cpp:33]   --->   Operation 1236 'zext' 'p_cast59' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_48 : Operation 1237 [1/1] (2.69ns)   --->   "%empty_51 = add i64 %p_cast59, i64 %feature_in_read" [src/conv.cpp:33]   --->   Operation 1237 'add' 'empty_51' <Predicate = (!icmp_ln32)> <Delay = 2.69> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1238 [1/1] (0.00ns)   --->   "%trunc_ln38_4 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_51, i32 2, i32 63" [src/conv.cpp:38]   --->   Operation 1238 'partselect' 'trunc_ln38_4' <Predicate = (!icmp_ln32)> <Delay = 0.00>

State 49 <SV = 48> <Delay = 7.30>
ST_49 : Operation 1239 [1/1] (0.00ns)   --->   "%bitcast_ln32_13 = bitcast i32 %gmem_addr_33_read" [src/conv.cpp:32]   --->   Operation 1239 'bitcast' 'bitcast_ln32_13' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_49 : Operation 1240 [2/5] (6.32ns)   --->   "%sum_4_0_1 = fadd i32 %sum_s, i32 %temp_0_1" [src/conv.cpp:46]   --->   Operation 1240 'fadd' 'sum_4_0_1' <Predicate = (!icmp_ln32)> <Delay = 6.32> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1241 [1/4] (4.72ns)   --->   "%temp_126_4 = fmul i32 %bitcast_ln44_9, i32 %bitcast_ln32_10" [src/conv.cpp:45]   --->   Operation 1241 'fmul' 'temp_126_4' <Predicate = (!icmp_ln32)> <Delay = 4.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1242 [2/4] (4.72ns)   --->   "%temp_3 = fmul i32 %bitcast_ln44_10, i32 %bitcast_ln32_11" [src/conv.cpp:45]   --->   Operation 1242 'fmul' 'temp_3' <Predicate = (!icmp_ln32)> <Delay = 4.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1243 [3/4] (4.72ns)   --->   "%temp_229_1 = fmul i32 %bitcast_ln44_11, i32 %bitcast_ln32_12" [src/conv.cpp:45]   --->   Operation 1243 'fmul' 'temp_229_1' <Predicate = (!icmp_ln32)> <Delay = 4.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1244 [1/1] (0.00ns)   --->   "%bitcast_ln44_12 = bitcast i32 %gmem_addr_34_read" [src/conv.cpp:44]   --->   Operation 1244 'bitcast' 'bitcast_ln44_12' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_49 : Operation 1245 [4/4] (4.72ns)   --->   "%temp_229_2 = fmul i32 %bitcast_ln44_12, i32 %bitcast_ln32_13" [src/conv.cpp:45]   --->   Operation 1245 'fmul' 'temp_229_2' <Predicate = (!icmp_ln32)> <Delay = 4.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1246 [1/1] (7.30ns)   --->   "%gmem_addr_36_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_36" [src/conv.cpp:44]   --->   Operation 1246 'read' 'gmem_addr_36_read' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_49 : Operation 1247 [1/7] (7.30ns)   --->   "%gmem_load_36_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_38, i32 1" [src/conv.cpp:44]   --->   Operation 1247 'readreq' 'gmem_load_36_req' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_49 : Operation 1248 [2/7] (7.30ns)   --->   "%gmem_load_38_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_40, i32 1" [src/conv.cpp:44]   --->   Operation 1248 'readreq' 'gmem_load_38_req' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_49 : Operation 1249 [3/7] (7.30ns)   --->   "%gmem_load_40_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_42, i32 1" [src/conv.cpp:44]   --->   Operation 1249 'readreq' 'gmem_load_40_req' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_49 : Operation 1250 [4/7] (7.30ns)   --->   "%gmem_load_42_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_44, i32 1" [src/conv.cpp:44]   --->   Operation 1250 'readreq' 'gmem_load_42_req' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_49 : Operation 1251 [5/7] (7.30ns)   --->   "%gmem_load_44_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_46, i32 1" [src/conv.cpp:44]   --->   Operation 1251 'readreq' 'gmem_load_44_req' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_49 : Operation 1252 [6/7] (7.30ns)   --->   "%gmem_load_46_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_48, i32 1" [src/conv.cpp:44]   --->   Operation 1252 'readreq' 'gmem_load_46_req' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_49 : Operation 1253 [1/1] (0.00ns)   --->   "%sext_ln38_4 = sext i62 %trunc_ln38_4" [src/conv.cpp:38]   --->   Operation 1253 'sext' 'sext_ln38_4' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_49 : Operation 1254 [1/1] (0.00ns)   --->   "%sext_ln44_20 = sext i62 %trunc_ln38_4" [src/conv.cpp:44]   --->   Operation 1254 'sext' 'sext_ln44_20' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_49 : Operation 1255 [1/1] (0.00ns)   --->   "%gmem_addr_50 = getelementptr i32 %gmem, i64 %sext_ln38_4" [src/conv.cpp:44]   --->   Operation 1255 'getelementptr' 'gmem_addr_50' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_49 : Operation 1256 [7/7] (7.30ns)   --->   "%gmem_load_48_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_50, i32 1" [src/conv.cpp:44]   --->   Operation 1256 'readreq' 'gmem_load_48_req' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_49 : Operation 1257 [1/1] (2.64ns)   --->   "%add_ln44_16 = add i63 %sext_ln44_20, i63 1" [src/conv.cpp:44]   --->   Operation 1257 'add' 'add_ln44_16' <Predicate = (!icmp_ln32)> <Delay = 2.64> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1258 [1/1] (0.00ns)   --->   "%sext_ln44_21 = sext i63 %add_ln44_16" [src/conv.cpp:44]   --->   Operation 1258 'sext' 'sext_ln44_21' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_49 : Operation 1259 [1/1] (0.00ns)   --->   "%gmem_addr_52 = getelementptr i32 %gmem, i64 %sext_ln44_21" [src/conv.cpp:44]   --->   Operation 1259 'getelementptr' 'gmem_addr_52' <Predicate = (!icmp_ln32)> <Delay = 0.00>

State 50 <SV = 49> <Delay = 7.30>
ST_50 : Operation 1260 [1/1] (0.00ns)   --->   "%bitcast_ln32_14 = bitcast i32 %gmem_addr_35_read" [src/conv.cpp:32]   --->   Operation 1260 'bitcast' 'bitcast_ln32_14' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_50 : Operation 1261 [1/5] (6.32ns)   --->   "%sum_4_0_1 = fadd i32 %sum_s, i32 %temp_0_1" [src/conv.cpp:46]   --->   Operation 1261 'fadd' 'sum_4_0_1' <Predicate = (!icmp_ln32)> <Delay = 6.32> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1262 [1/4] (4.72ns)   --->   "%temp_3 = fmul i32 %bitcast_ln44_10, i32 %bitcast_ln32_11" [src/conv.cpp:45]   --->   Operation 1262 'fmul' 'temp_3' <Predicate = (!icmp_ln32)> <Delay = 4.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1263 [2/4] (4.72ns)   --->   "%temp_229_1 = fmul i32 %bitcast_ln44_11, i32 %bitcast_ln32_12" [src/conv.cpp:45]   --->   Operation 1263 'fmul' 'temp_229_1' <Predicate = (!icmp_ln32)> <Delay = 4.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1264 [3/4] (4.72ns)   --->   "%temp_229_2 = fmul i32 %bitcast_ln44_12, i32 %bitcast_ln32_13" [src/conv.cpp:45]   --->   Operation 1264 'fmul' 'temp_229_2' <Predicate = (!icmp_ln32)> <Delay = 4.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1265 [1/1] (0.00ns)   --->   "%bitcast_ln44_13 = bitcast i32 %gmem_addr_36_read" [src/conv.cpp:44]   --->   Operation 1265 'bitcast' 'bitcast_ln44_13' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_50 : Operation 1266 [4/4] (4.72ns)   --->   "%temp_229_3 = fmul i32 %bitcast_ln44_13, i32 %bitcast_ln32_14" [src/conv.cpp:45]   --->   Operation 1266 'fmul' 'temp_229_3' <Predicate = (!icmp_ln32)> <Delay = 4.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1267 [1/1] (7.30ns)   --->   "%gmem_addr_38_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_38" [src/conv.cpp:44]   --->   Operation 1267 'read' 'gmem_addr_38_read' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_50 : Operation 1268 [1/7] (7.30ns)   --->   "%gmem_load_38_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_40, i32 1" [src/conv.cpp:44]   --->   Operation 1268 'readreq' 'gmem_load_38_req' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_50 : Operation 1269 [2/7] (7.30ns)   --->   "%gmem_load_40_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_42, i32 1" [src/conv.cpp:44]   --->   Operation 1269 'readreq' 'gmem_load_40_req' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_50 : Operation 1270 [3/7] (7.30ns)   --->   "%gmem_load_42_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_44, i32 1" [src/conv.cpp:44]   --->   Operation 1270 'readreq' 'gmem_load_42_req' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_50 : Operation 1271 [4/7] (7.30ns)   --->   "%gmem_load_44_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_46, i32 1" [src/conv.cpp:44]   --->   Operation 1271 'readreq' 'gmem_load_44_req' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_50 : Operation 1272 [5/7] (7.30ns)   --->   "%gmem_load_46_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_48, i32 1" [src/conv.cpp:44]   --->   Operation 1272 'readreq' 'gmem_load_46_req' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_50 : Operation 1273 [6/7] (7.30ns)   --->   "%gmem_load_48_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_50, i32 1" [src/conv.cpp:44]   --->   Operation 1273 'readreq' 'gmem_load_48_req' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_50 : Operation 1274 [7/7] (7.30ns)   --->   "%gmem_load_50_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_52, i32 1" [src/conv.cpp:44]   --->   Operation 1274 'readreq' 'gmem_load_50_req' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_50 : Operation 1275 [1/1] (2.64ns)   --->   "%add_ln44_17 = add i63 %sext_ln44_20, i63 2" [src/conv.cpp:44]   --->   Operation 1275 'add' 'add_ln44_17' <Predicate = (!icmp_ln32)> <Delay = 2.64> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1276 [1/1] (0.00ns)   --->   "%sext_ln44_22 = sext i63 %add_ln44_17" [src/conv.cpp:44]   --->   Operation 1276 'sext' 'sext_ln44_22' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_50 : Operation 1277 [1/1] (0.00ns)   --->   "%gmem_addr_54 = getelementptr i32 %gmem, i64 %sext_ln44_22" [src/conv.cpp:44]   --->   Operation 1277 'getelementptr' 'gmem_addr_54' <Predicate = (!icmp_ln32)> <Delay = 0.00>

State 51 <SV = 50> <Delay = 7.30>
ST_51 : Operation 1278 [1/1] (0.00ns)   --->   "%bitcast_ln32_15 = bitcast i32 %gmem_addr_37_read" [src/conv.cpp:32]   --->   Operation 1278 'bitcast' 'bitcast_ln32_15' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_51 : Operation 1279 [5/5] (6.32ns)   --->   "%sum_4_0_2 = fadd i32 %sum_4_0_1, i32 %temp_0_2" [src/conv.cpp:46]   --->   Operation 1279 'fadd' 'sum_4_0_2' <Predicate = (!icmp_ln32)> <Delay = 6.32> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1280 [1/4] (4.72ns)   --->   "%temp_229_1 = fmul i32 %bitcast_ln44_11, i32 %bitcast_ln32_12" [src/conv.cpp:45]   --->   Operation 1280 'fmul' 'temp_229_1' <Predicate = (!icmp_ln32)> <Delay = 4.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1281 [2/4] (4.72ns)   --->   "%temp_229_2 = fmul i32 %bitcast_ln44_12, i32 %bitcast_ln32_13" [src/conv.cpp:45]   --->   Operation 1281 'fmul' 'temp_229_2' <Predicate = (!icmp_ln32)> <Delay = 4.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1282 [3/4] (4.72ns)   --->   "%temp_229_3 = fmul i32 %bitcast_ln44_13, i32 %bitcast_ln32_14" [src/conv.cpp:45]   --->   Operation 1282 'fmul' 'temp_229_3' <Predicate = (!icmp_ln32)> <Delay = 4.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1283 [1/1] (0.00ns)   --->   "%bitcast_ln44_14 = bitcast i32 %gmem_addr_38_read" [src/conv.cpp:44]   --->   Operation 1283 'bitcast' 'bitcast_ln44_14' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_51 : Operation 1284 [4/4] (4.72ns)   --->   "%temp_229_4 = fmul i32 %bitcast_ln44_14, i32 %bitcast_ln32_15" [src/conv.cpp:45]   --->   Operation 1284 'fmul' 'temp_229_4' <Predicate = (!icmp_ln32)> <Delay = 4.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1285 [1/1] (7.30ns)   --->   "%gmem_addr_40_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_40" [src/conv.cpp:44]   --->   Operation 1285 'read' 'gmem_addr_40_read' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_51 : Operation 1286 [1/7] (7.30ns)   --->   "%gmem_load_40_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_42, i32 1" [src/conv.cpp:44]   --->   Operation 1286 'readreq' 'gmem_load_40_req' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_51 : Operation 1287 [2/7] (7.30ns)   --->   "%gmem_load_42_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_44, i32 1" [src/conv.cpp:44]   --->   Operation 1287 'readreq' 'gmem_load_42_req' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_51 : Operation 1288 [3/7] (7.30ns)   --->   "%gmem_load_44_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_46, i32 1" [src/conv.cpp:44]   --->   Operation 1288 'readreq' 'gmem_load_44_req' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_51 : Operation 1289 [4/7] (7.30ns)   --->   "%gmem_load_46_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_48, i32 1" [src/conv.cpp:44]   --->   Operation 1289 'readreq' 'gmem_load_46_req' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_51 : Operation 1290 [5/7] (7.30ns)   --->   "%gmem_load_48_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_50, i32 1" [src/conv.cpp:44]   --->   Operation 1290 'readreq' 'gmem_load_48_req' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_51 : Operation 1291 [6/7] (7.30ns)   --->   "%gmem_load_50_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_52, i32 1" [src/conv.cpp:44]   --->   Operation 1291 'readreq' 'gmem_load_50_req' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_51 : Operation 1292 [7/7] (7.30ns)   --->   "%gmem_load_52_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_54, i32 1" [src/conv.cpp:44]   --->   Operation 1292 'readreq' 'gmem_load_52_req' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_51 : Operation 1293 [1/1] (2.64ns)   --->   "%add_ln44_18 = add i63 %sext_ln44_20, i63 3" [src/conv.cpp:44]   --->   Operation 1293 'add' 'add_ln44_18' <Predicate = (!icmp_ln32)> <Delay = 2.64> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1294 [1/1] (0.00ns)   --->   "%sext_ln44_23 = sext i63 %add_ln44_18" [src/conv.cpp:44]   --->   Operation 1294 'sext' 'sext_ln44_23' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_51 : Operation 1295 [1/1] (0.00ns)   --->   "%gmem_addr_56 = getelementptr i32 %gmem, i64 %sext_ln44_23" [src/conv.cpp:44]   --->   Operation 1295 'getelementptr' 'gmem_addr_56' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_51 : Operation 1296 [1/1] (2.64ns)   --->   "%add_ln44_19 = add i63 %sext_ln44_20, i63 4" [src/conv.cpp:44]   --->   Operation 1296 'add' 'add_ln44_19' <Predicate = (!icmp_ln32)> <Delay = 2.64> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1297 [1/1] (0.00ns)   --->   "%sext_ln44_24 = sext i63 %add_ln44_19" [src/conv.cpp:44]   --->   Operation 1297 'sext' 'sext_ln44_24' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_51 : Operation 1298 [1/1] (0.00ns)   --->   "%gmem_addr_58 = getelementptr i32 %gmem, i64 %sext_ln44_24" [src/conv.cpp:44]   --->   Operation 1298 'getelementptr' 'gmem_addr_58' <Predicate = (!icmp_ln32)> <Delay = 0.00>

State 52 <SV = 51> <Delay = 7.30>
ST_52 : Operation 1299 [1/1] (0.00ns)   --->   "%bitcast_ln32_16 = bitcast i32 %gmem_addr_39_read" [src/conv.cpp:32]   --->   Operation 1299 'bitcast' 'bitcast_ln32_16' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_52 : Operation 1300 [4/5] (6.32ns)   --->   "%sum_4_0_2 = fadd i32 %sum_4_0_1, i32 %temp_0_2" [src/conv.cpp:46]   --->   Operation 1300 'fadd' 'sum_4_0_2' <Predicate = (!icmp_ln32)> <Delay = 6.32> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1301 [1/4] (4.72ns)   --->   "%temp_229_2 = fmul i32 %bitcast_ln44_12, i32 %bitcast_ln32_13" [src/conv.cpp:45]   --->   Operation 1301 'fmul' 'temp_229_2' <Predicate = (!icmp_ln32)> <Delay = 4.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1302 [2/4] (4.72ns)   --->   "%temp_229_3 = fmul i32 %bitcast_ln44_13, i32 %bitcast_ln32_14" [src/conv.cpp:45]   --->   Operation 1302 'fmul' 'temp_229_3' <Predicate = (!icmp_ln32)> <Delay = 4.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1303 [3/4] (4.72ns)   --->   "%temp_229_4 = fmul i32 %bitcast_ln44_14, i32 %bitcast_ln32_15" [src/conv.cpp:45]   --->   Operation 1303 'fmul' 'temp_229_4' <Predicate = (!icmp_ln32)> <Delay = 4.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1304 [1/1] (0.00ns)   --->   "%bitcast_ln44_15 = bitcast i32 %gmem_addr_40_read" [src/conv.cpp:44]   --->   Operation 1304 'bitcast' 'bitcast_ln44_15' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_52 : Operation 1305 [4/4] (4.72ns)   --->   "%temp_5 = fmul i32 %bitcast_ln44_15, i32 %bitcast_ln32_16" [src/conv.cpp:45]   --->   Operation 1305 'fmul' 'temp_5' <Predicate = (!icmp_ln32)> <Delay = 4.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1306 [1/1] (7.30ns)   --->   "%gmem_addr_42_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_42" [src/conv.cpp:44]   --->   Operation 1306 'read' 'gmem_addr_42_read' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_52 : Operation 1307 [1/7] (7.30ns)   --->   "%gmem_load_42_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_44, i32 1" [src/conv.cpp:44]   --->   Operation 1307 'readreq' 'gmem_load_42_req' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_52 : Operation 1308 [2/7] (7.30ns)   --->   "%gmem_load_44_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_46, i32 1" [src/conv.cpp:44]   --->   Operation 1308 'readreq' 'gmem_load_44_req' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_52 : Operation 1309 [3/7] (7.30ns)   --->   "%gmem_load_46_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_48, i32 1" [src/conv.cpp:44]   --->   Operation 1309 'readreq' 'gmem_load_46_req' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_52 : Operation 1310 [4/7] (7.30ns)   --->   "%gmem_load_48_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_50, i32 1" [src/conv.cpp:44]   --->   Operation 1310 'readreq' 'gmem_load_48_req' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_52 : Operation 1311 [5/7] (7.30ns)   --->   "%gmem_load_50_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_52, i32 1" [src/conv.cpp:44]   --->   Operation 1311 'readreq' 'gmem_load_50_req' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_52 : Operation 1312 [6/7] (7.30ns)   --->   "%gmem_load_52_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_54, i32 1" [src/conv.cpp:44]   --->   Operation 1312 'readreq' 'gmem_load_52_req' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_52 : Operation 1313 [7/7] (7.30ns)   --->   "%gmem_load_54_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_56, i32 1" [src/conv.cpp:44]   --->   Operation 1313 'readreq' 'gmem_load_54_req' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_52 : Operation 1314 [1/1] (0.99ns)   --->   "%select_ln33_8 = select i1 %icmp_ln33, i10 1, i10 %add_ln33" [src/conv.cpp:33]   --->   Operation 1314 'select' 'select_ln33_8' <Predicate = (!icmp_ln32)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 53 <SV = 52> <Delay = 7.30>
ST_53 : Operation 1315 [1/1] (0.00ns)   --->   "%bitcast_ln32_17 = bitcast i32 %gmem_addr_41_read" [src/conv.cpp:32]   --->   Operation 1315 'bitcast' 'bitcast_ln32_17' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_53 : Operation 1316 [3/5] (6.32ns)   --->   "%sum_4_0_2 = fadd i32 %sum_4_0_1, i32 %temp_0_2" [src/conv.cpp:46]   --->   Operation 1316 'fadd' 'sum_4_0_2' <Predicate = (!icmp_ln32)> <Delay = 6.32> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1317 [1/4] (4.72ns)   --->   "%temp_229_3 = fmul i32 %bitcast_ln44_13, i32 %bitcast_ln32_14" [src/conv.cpp:45]   --->   Operation 1317 'fmul' 'temp_229_3' <Predicate = (!icmp_ln32)> <Delay = 4.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1318 [2/4] (4.72ns)   --->   "%temp_229_4 = fmul i32 %bitcast_ln44_14, i32 %bitcast_ln32_15" [src/conv.cpp:45]   --->   Operation 1318 'fmul' 'temp_229_4' <Predicate = (!icmp_ln32)> <Delay = 4.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1319 [3/4] (4.72ns)   --->   "%temp_5 = fmul i32 %bitcast_ln44_15, i32 %bitcast_ln32_16" [src/conv.cpp:45]   --->   Operation 1319 'fmul' 'temp_5' <Predicate = (!icmp_ln32)> <Delay = 4.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1320 [1/1] (0.00ns)   --->   "%bitcast_ln44_16 = bitcast i32 %gmem_addr_42_read" [src/conv.cpp:44]   --->   Operation 1320 'bitcast' 'bitcast_ln44_16' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_53 : Operation 1321 [4/4] (4.72ns)   --->   "%temp_332_1 = fmul i32 %bitcast_ln44_16, i32 %bitcast_ln32_17" [src/conv.cpp:45]   --->   Operation 1321 'fmul' 'temp_332_1' <Predicate = (!icmp_ln32)> <Delay = 4.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1322 [1/1] (7.30ns)   --->   "%gmem_addr_44_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_44" [src/conv.cpp:44]   --->   Operation 1322 'read' 'gmem_addr_44_read' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_53 : Operation 1323 [1/7] (7.30ns)   --->   "%gmem_load_44_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_46, i32 1" [src/conv.cpp:44]   --->   Operation 1323 'readreq' 'gmem_load_44_req' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_53 : Operation 1324 [2/7] (7.30ns)   --->   "%gmem_load_46_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_48, i32 1" [src/conv.cpp:44]   --->   Operation 1324 'readreq' 'gmem_load_46_req' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_53 : Operation 1325 [3/7] (7.30ns)   --->   "%gmem_load_48_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_50, i32 1" [src/conv.cpp:44]   --->   Operation 1325 'readreq' 'gmem_load_48_req' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_53 : Operation 1326 [4/7] (7.30ns)   --->   "%gmem_load_50_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_52, i32 1" [src/conv.cpp:44]   --->   Operation 1326 'readreq' 'gmem_load_50_req' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_53 : Operation 1327 [5/7] (7.30ns)   --->   "%gmem_load_52_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_54, i32 1" [src/conv.cpp:44]   --->   Operation 1327 'readreq' 'gmem_load_52_req' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_53 : Operation 1328 [6/7] (7.30ns)   --->   "%gmem_load_54_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_56, i32 1" [src/conv.cpp:44]   --->   Operation 1328 'readreq' 'gmem_load_54_req' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_53 : Operation 1329 [7/7] (7.30ns)   --->   "%gmem_load_56_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_58, i32 1" [src/conv.cpp:44]   --->   Operation 1329 'readreq' 'gmem_load_56_req' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 54 <SV = 53> <Delay = 7.30>
ST_54 : Operation 1330 [1/1] (0.00ns)   --->   "%bitcast_ln32_18 = bitcast i32 %gmem_addr_43_read" [src/conv.cpp:32]   --->   Operation 1330 'bitcast' 'bitcast_ln32_18' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_54 : Operation 1331 [2/5] (6.32ns)   --->   "%sum_4_0_2 = fadd i32 %sum_4_0_1, i32 %temp_0_2" [src/conv.cpp:46]   --->   Operation 1331 'fadd' 'sum_4_0_2' <Predicate = (!icmp_ln32)> <Delay = 6.32> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1332 [1/4] (4.72ns)   --->   "%temp_229_4 = fmul i32 %bitcast_ln44_14, i32 %bitcast_ln32_15" [src/conv.cpp:45]   --->   Operation 1332 'fmul' 'temp_229_4' <Predicate = (!icmp_ln32)> <Delay = 4.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1333 [2/4] (4.72ns)   --->   "%temp_5 = fmul i32 %bitcast_ln44_15, i32 %bitcast_ln32_16" [src/conv.cpp:45]   --->   Operation 1333 'fmul' 'temp_5' <Predicate = (!icmp_ln32)> <Delay = 4.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1334 [3/4] (4.72ns)   --->   "%temp_332_1 = fmul i32 %bitcast_ln44_16, i32 %bitcast_ln32_17" [src/conv.cpp:45]   --->   Operation 1334 'fmul' 'temp_332_1' <Predicate = (!icmp_ln32)> <Delay = 4.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1335 [1/1] (0.00ns)   --->   "%bitcast_ln44_17 = bitcast i32 %gmem_addr_44_read" [src/conv.cpp:44]   --->   Operation 1335 'bitcast' 'bitcast_ln44_17' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_54 : Operation 1336 [4/4] (4.72ns)   --->   "%temp_332_2 = fmul i32 %bitcast_ln44_17, i32 %bitcast_ln32_18" [src/conv.cpp:45]   --->   Operation 1336 'fmul' 'temp_332_2' <Predicate = (!icmp_ln32)> <Delay = 4.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1337 [1/1] (7.30ns)   --->   "%gmem_addr_46_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_46" [src/conv.cpp:44]   --->   Operation 1337 'read' 'gmem_addr_46_read' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_54 : Operation 1338 [1/7] (7.30ns)   --->   "%gmem_load_46_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_48, i32 1" [src/conv.cpp:44]   --->   Operation 1338 'readreq' 'gmem_load_46_req' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_54 : Operation 1339 [2/7] (7.30ns)   --->   "%gmem_load_48_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_50, i32 1" [src/conv.cpp:44]   --->   Operation 1339 'readreq' 'gmem_load_48_req' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_54 : Operation 1340 [3/7] (7.30ns)   --->   "%gmem_load_50_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_52, i32 1" [src/conv.cpp:44]   --->   Operation 1340 'readreq' 'gmem_load_50_req' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_54 : Operation 1341 [4/7] (7.30ns)   --->   "%gmem_load_52_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_54, i32 1" [src/conv.cpp:44]   --->   Operation 1341 'readreq' 'gmem_load_52_req' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_54 : Operation 1342 [5/7] (7.30ns)   --->   "%gmem_load_54_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_56, i32 1" [src/conv.cpp:44]   --->   Operation 1342 'readreq' 'gmem_load_54_req' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_54 : Operation 1343 [6/7] (7.30ns)   --->   "%gmem_load_56_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_58, i32 1" [src/conv.cpp:44]   --->   Operation 1343 'readreq' 'gmem_load_56_req' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 55 <SV = 54> <Delay = 7.30>
ST_55 : Operation 1344 [1/1] (0.00ns)   --->   "%bitcast_ln32_19 = bitcast i32 %gmem_addr_45_read" [src/conv.cpp:32]   --->   Operation 1344 'bitcast' 'bitcast_ln32_19' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_55 : Operation 1345 [1/5] (6.32ns)   --->   "%sum_4_0_2 = fadd i32 %sum_4_0_1, i32 %temp_0_2" [src/conv.cpp:46]   --->   Operation 1345 'fadd' 'sum_4_0_2' <Predicate = (!icmp_ln32)> <Delay = 6.32> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1346 [1/4] (4.72ns)   --->   "%temp_5 = fmul i32 %bitcast_ln44_15, i32 %bitcast_ln32_16" [src/conv.cpp:45]   --->   Operation 1346 'fmul' 'temp_5' <Predicate = (!icmp_ln32)> <Delay = 4.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1347 [2/4] (4.72ns)   --->   "%temp_332_1 = fmul i32 %bitcast_ln44_16, i32 %bitcast_ln32_17" [src/conv.cpp:45]   --->   Operation 1347 'fmul' 'temp_332_1' <Predicate = (!icmp_ln32)> <Delay = 4.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1348 [3/4] (4.72ns)   --->   "%temp_332_2 = fmul i32 %bitcast_ln44_17, i32 %bitcast_ln32_18" [src/conv.cpp:45]   --->   Operation 1348 'fmul' 'temp_332_2' <Predicate = (!icmp_ln32)> <Delay = 4.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1349 [1/1] (0.00ns)   --->   "%bitcast_ln44_18 = bitcast i32 %gmem_addr_46_read" [src/conv.cpp:44]   --->   Operation 1349 'bitcast' 'bitcast_ln44_18' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_55 : Operation 1350 [4/4] (4.72ns)   --->   "%temp_332_3 = fmul i32 %bitcast_ln44_18, i32 %bitcast_ln32_19" [src/conv.cpp:45]   --->   Operation 1350 'fmul' 'temp_332_3' <Predicate = (!icmp_ln32)> <Delay = 4.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1351 [1/1] (7.30ns)   --->   "%gmem_addr_48_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_48" [src/conv.cpp:44]   --->   Operation 1351 'read' 'gmem_addr_48_read' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_55 : Operation 1352 [1/7] (7.30ns)   --->   "%gmem_load_48_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_50, i32 1" [src/conv.cpp:44]   --->   Operation 1352 'readreq' 'gmem_load_48_req' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_55 : Operation 1353 [2/7] (7.30ns)   --->   "%gmem_load_50_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_52, i32 1" [src/conv.cpp:44]   --->   Operation 1353 'readreq' 'gmem_load_50_req' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_55 : Operation 1354 [3/7] (7.30ns)   --->   "%gmem_load_52_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_54, i32 1" [src/conv.cpp:44]   --->   Operation 1354 'readreq' 'gmem_load_52_req' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_55 : Operation 1355 [4/7] (7.30ns)   --->   "%gmem_load_54_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_56, i32 1" [src/conv.cpp:44]   --->   Operation 1355 'readreq' 'gmem_load_54_req' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_55 : Operation 1356 [5/7] (7.30ns)   --->   "%gmem_load_56_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_58, i32 1" [src/conv.cpp:44]   --->   Operation 1356 'readreq' 'gmem_load_56_req' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 56 <SV = 55> <Delay = 7.30>
ST_56 : Operation 1357 [1/1] (0.00ns)   --->   "%bitcast_ln32_20 = bitcast i32 %gmem_addr_47_read" [src/conv.cpp:32]   --->   Operation 1357 'bitcast' 'bitcast_ln32_20' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_56 : Operation 1358 [5/5] (6.32ns)   --->   "%sum_4_0_3 = fadd i32 %sum_4_0_2, i32 %temp_0_3" [src/conv.cpp:46]   --->   Operation 1358 'fadd' 'sum_4_0_3' <Predicate = (!icmp_ln32)> <Delay = 6.32> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1359 [1/4] (4.72ns)   --->   "%temp_332_1 = fmul i32 %bitcast_ln44_16, i32 %bitcast_ln32_17" [src/conv.cpp:45]   --->   Operation 1359 'fmul' 'temp_332_1' <Predicate = (!icmp_ln32)> <Delay = 4.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1360 [2/4] (4.72ns)   --->   "%temp_332_2 = fmul i32 %bitcast_ln44_17, i32 %bitcast_ln32_18" [src/conv.cpp:45]   --->   Operation 1360 'fmul' 'temp_332_2' <Predicate = (!icmp_ln32)> <Delay = 4.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1361 [3/4] (4.72ns)   --->   "%temp_332_3 = fmul i32 %bitcast_ln44_18, i32 %bitcast_ln32_19" [src/conv.cpp:45]   --->   Operation 1361 'fmul' 'temp_332_3' <Predicate = (!icmp_ln32)> <Delay = 4.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1362 [1/1] (0.00ns)   --->   "%bitcast_ln44_19 = bitcast i32 %gmem_addr_48_read" [src/conv.cpp:44]   --->   Operation 1362 'bitcast' 'bitcast_ln44_19' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_56 : Operation 1363 [4/4] (4.72ns)   --->   "%temp_332_4 = fmul i32 %bitcast_ln44_19, i32 %bitcast_ln32_20" [src/conv.cpp:45]   --->   Operation 1363 'fmul' 'temp_332_4' <Predicate = (!icmp_ln32)> <Delay = 4.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1364 [1/1] (7.30ns)   --->   "%gmem_addr_50_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_50" [src/conv.cpp:44]   --->   Operation 1364 'read' 'gmem_addr_50_read' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_56 : Operation 1365 [1/7] (7.30ns)   --->   "%gmem_load_50_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_52, i32 1" [src/conv.cpp:44]   --->   Operation 1365 'readreq' 'gmem_load_50_req' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_56 : Operation 1366 [2/7] (7.30ns)   --->   "%gmem_load_52_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_54, i32 1" [src/conv.cpp:44]   --->   Operation 1366 'readreq' 'gmem_load_52_req' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_56 : Operation 1367 [3/7] (7.30ns)   --->   "%gmem_load_54_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_56, i32 1" [src/conv.cpp:44]   --->   Operation 1367 'readreq' 'gmem_load_54_req' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_56 : Operation 1368 [4/7] (7.30ns)   --->   "%gmem_load_56_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_58, i32 1" [src/conv.cpp:44]   --->   Operation 1368 'readreq' 'gmem_load_56_req' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 57 <SV = 56> <Delay = 7.30>
ST_57 : Operation 1369 [1/1] (0.00ns)   --->   "%bitcast_ln32_21 = bitcast i32 %gmem_addr_49_read" [src/conv.cpp:32]   --->   Operation 1369 'bitcast' 'bitcast_ln32_21' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_57 : Operation 1370 [4/5] (6.32ns)   --->   "%sum_4_0_3 = fadd i32 %sum_4_0_2, i32 %temp_0_3" [src/conv.cpp:46]   --->   Operation 1370 'fadd' 'sum_4_0_3' <Predicate = (!icmp_ln32)> <Delay = 6.32> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1371 [1/4] (4.72ns)   --->   "%temp_332_2 = fmul i32 %bitcast_ln44_17, i32 %bitcast_ln32_18" [src/conv.cpp:45]   --->   Operation 1371 'fmul' 'temp_332_2' <Predicate = (!icmp_ln32)> <Delay = 4.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1372 [2/4] (4.72ns)   --->   "%temp_332_3 = fmul i32 %bitcast_ln44_18, i32 %bitcast_ln32_19" [src/conv.cpp:45]   --->   Operation 1372 'fmul' 'temp_332_3' <Predicate = (!icmp_ln32)> <Delay = 4.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1373 [3/4] (4.72ns)   --->   "%temp_332_4 = fmul i32 %bitcast_ln44_19, i32 %bitcast_ln32_20" [src/conv.cpp:45]   --->   Operation 1373 'fmul' 'temp_332_4' <Predicate = (!icmp_ln32)> <Delay = 4.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1374 [1/1] (0.00ns)   --->   "%bitcast_ln44_20 = bitcast i32 %gmem_addr_50_read" [src/conv.cpp:44]   --->   Operation 1374 'bitcast' 'bitcast_ln44_20' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_57 : Operation 1375 [4/4] (4.72ns)   --->   "%temp_4 = fmul i32 %bitcast_ln44_20, i32 %bitcast_ln32_21" [src/conv.cpp:45]   --->   Operation 1375 'fmul' 'temp_4' <Predicate = (!icmp_ln32)> <Delay = 4.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1376 [1/1] (7.30ns)   --->   "%gmem_addr_52_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_52" [src/conv.cpp:44]   --->   Operation 1376 'read' 'gmem_addr_52_read' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_57 : Operation 1377 [1/7] (7.30ns)   --->   "%gmem_load_52_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_54, i32 1" [src/conv.cpp:44]   --->   Operation 1377 'readreq' 'gmem_load_52_req' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_57 : Operation 1378 [2/7] (7.30ns)   --->   "%gmem_load_54_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_56, i32 1" [src/conv.cpp:44]   --->   Operation 1378 'readreq' 'gmem_load_54_req' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_57 : Operation 1379 [3/7] (7.30ns)   --->   "%gmem_load_56_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_58, i32 1" [src/conv.cpp:44]   --->   Operation 1379 'readreq' 'gmem_load_56_req' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 58 <SV = 57> <Delay = 7.30>
ST_58 : Operation 1380 [1/1] (0.00ns)   --->   "%bitcast_ln32_22 = bitcast i32 %gmem_addr_51_read" [src/conv.cpp:32]   --->   Operation 1380 'bitcast' 'bitcast_ln32_22' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_58 : Operation 1381 [3/5] (6.32ns)   --->   "%sum_4_0_3 = fadd i32 %sum_4_0_2, i32 %temp_0_3" [src/conv.cpp:46]   --->   Operation 1381 'fadd' 'sum_4_0_3' <Predicate = (!icmp_ln32)> <Delay = 6.32> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1382 [1/4] (4.72ns)   --->   "%temp_332_3 = fmul i32 %bitcast_ln44_18, i32 %bitcast_ln32_19" [src/conv.cpp:45]   --->   Operation 1382 'fmul' 'temp_332_3' <Predicate = (!icmp_ln32)> <Delay = 4.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1383 [2/4] (4.72ns)   --->   "%temp_332_4 = fmul i32 %bitcast_ln44_19, i32 %bitcast_ln32_20" [src/conv.cpp:45]   --->   Operation 1383 'fmul' 'temp_332_4' <Predicate = (!icmp_ln32)> <Delay = 4.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1384 [3/4] (4.72ns)   --->   "%temp_4 = fmul i32 %bitcast_ln44_20, i32 %bitcast_ln32_21" [src/conv.cpp:45]   --->   Operation 1384 'fmul' 'temp_4' <Predicate = (!icmp_ln32)> <Delay = 4.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1385 [1/1] (0.00ns)   --->   "%bitcast_ln44_21 = bitcast i32 %gmem_addr_52_read" [src/conv.cpp:44]   --->   Operation 1385 'bitcast' 'bitcast_ln44_21' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_58 : Operation 1386 [4/4] (4.72ns)   --->   "%temp_4_1 = fmul i32 %bitcast_ln44_21, i32 %bitcast_ln32_22" [src/conv.cpp:45]   --->   Operation 1386 'fmul' 'temp_4_1' <Predicate = (!icmp_ln32)> <Delay = 4.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1387 [1/1] (7.30ns)   --->   "%gmem_addr_54_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_54" [src/conv.cpp:44]   --->   Operation 1387 'read' 'gmem_addr_54_read' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_58 : Operation 1388 [1/7] (7.30ns)   --->   "%gmem_load_54_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_56, i32 1" [src/conv.cpp:44]   --->   Operation 1388 'readreq' 'gmem_load_54_req' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_58 : Operation 1389 [2/7] (7.30ns)   --->   "%gmem_load_56_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_58, i32 1" [src/conv.cpp:44]   --->   Operation 1389 'readreq' 'gmem_load_56_req' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 59 <SV = 58> <Delay = 7.30>
ST_59 : Operation 1390 [1/1] (0.00ns)   --->   "%bitcast_ln32_23 = bitcast i32 %gmem_addr_53_read" [src/conv.cpp:32]   --->   Operation 1390 'bitcast' 'bitcast_ln32_23' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_59 : Operation 1391 [2/5] (6.32ns)   --->   "%sum_4_0_3 = fadd i32 %sum_4_0_2, i32 %temp_0_3" [src/conv.cpp:46]   --->   Operation 1391 'fadd' 'sum_4_0_3' <Predicate = (!icmp_ln32)> <Delay = 6.32> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 1392 [1/4] (4.72ns)   --->   "%temp_332_4 = fmul i32 %bitcast_ln44_19, i32 %bitcast_ln32_20" [src/conv.cpp:45]   --->   Operation 1392 'fmul' 'temp_332_4' <Predicate = (!icmp_ln32)> <Delay = 4.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 1393 [2/4] (4.72ns)   --->   "%temp_4 = fmul i32 %bitcast_ln44_20, i32 %bitcast_ln32_21" [src/conv.cpp:45]   --->   Operation 1393 'fmul' 'temp_4' <Predicate = (!icmp_ln32)> <Delay = 4.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 1394 [3/4] (4.72ns)   --->   "%temp_4_1 = fmul i32 %bitcast_ln44_21, i32 %bitcast_ln32_22" [src/conv.cpp:45]   --->   Operation 1394 'fmul' 'temp_4_1' <Predicate = (!icmp_ln32)> <Delay = 4.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 1395 [1/1] (0.00ns)   --->   "%bitcast_ln44_22 = bitcast i32 %gmem_addr_54_read" [src/conv.cpp:44]   --->   Operation 1395 'bitcast' 'bitcast_ln44_22' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_59 : Operation 1396 [4/4] (4.72ns)   --->   "%temp_4_2 = fmul i32 %bitcast_ln44_22, i32 %bitcast_ln32_23" [src/conv.cpp:45]   --->   Operation 1396 'fmul' 'temp_4_2' <Predicate = (!icmp_ln32)> <Delay = 4.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 1397 [1/1] (7.30ns)   --->   "%gmem_addr_56_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_56" [src/conv.cpp:44]   --->   Operation 1397 'read' 'gmem_addr_56_read' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_59 : Operation 1398 [1/7] (7.30ns)   --->   "%gmem_load_56_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_58, i32 1" [src/conv.cpp:44]   --->   Operation 1398 'readreq' 'gmem_load_56_req' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 60 <SV = 59> <Delay = 7.30>
ST_60 : Operation 1399 [1/1] (0.00ns)   --->   "%bitcast_ln32_24 = bitcast i32 %gmem_addr_55_read" [src/conv.cpp:32]   --->   Operation 1399 'bitcast' 'bitcast_ln32_24' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_60 : Operation 1400 [1/5] (6.32ns)   --->   "%sum_4_0_3 = fadd i32 %sum_4_0_2, i32 %temp_0_3" [src/conv.cpp:46]   --->   Operation 1400 'fadd' 'sum_4_0_3' <Predicate = (!icmp_ln32)> <Delay = 6.32> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 1401 [1/4] (4.72ns)   --->   "%temp_4 = fmul i32 %bitcast_ln44_20, i32 %bitcast_ln32_21" [src/conv.cpp:45]   --->   Operation 1401 'fmul' 'temp_4' <Predicate = (!icmp_ln32)> <Delay = 4.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 1402 [2/4] (4.72ns)   --->   "%temp_4_1 = fmul i32 %bitcast_ln44_21, i32 %bitcast_ln32_22" [src/conv.cpp:45]   --->   Operation 1402 'fmul' 'temp_4_1' <Predicate = (!icmp_ln32)> <Delay = 4.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 1403 [3/4] (4.72ns)   --->   "%temp_4_2 = fmul i32 %bitcast_ln44_22, i32 %bitcast_ln32_23" [src/conv.cpp:45]   --->   Operation 1403 'fmul' 'temp_4_2' <Predicate = (!icmp_ln32)> <Delay = 4.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 1404 [1/1] (0.00ns)   --->   "%bitcast_ln44_23 = bitcast i32 %gmem_addr_56_read" [src/conv.cpp:44]   --->   Operation 1404 'bitcast' 'bitcast_ln44_23' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_60 : Operation 1405 [4/4] (4.72ns)   --->   "%temp_4_3 = fmul i32 %bitcast_ln44_23, i32 %bitcast_ln32_24" [src/conv.cpp:45]   --->   Operation 1405 'fmul' 'temp_4_3' <Predicate = (!icmp_ln32)> <Delay = 4.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 1406 [1/1] (7.30ns)   --->   "%gmem_addr_58_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_58" [src/conv.cpp:44]   --->   Operation 1406 'read' 'gmem_addr_58_read' <Predicate = (!icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 61 <SV = 60> <Delay = 6.32>
ST_61 : Operation 1407 [1/1] (0.00ns)   --->   "%bitcast_ln32_25 = bitcast i32 %gmem_addr_57_read" [src/conv.cpp:32]   --->   Operation 1407 'bitcast' 'bitcast_ln32_25' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_61 : Operation 1408 [5/5] (6.32ns)   --->   "%sum_4_0_4 = fadd i32 %sum_4_0_3, i32 %temp_0_4" [src/conv.cpp:46]   --->   Operation 1408 'fadd' 'sum_4_0_4' <Predicate = (!icmp_ln32)> <Delay = 6.32> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1409 [1/4] (4.72ns)   --->   "%temp_4_1 = fmul i32 %bitcast_ln44_21, i32 %bitcast_ln32_22" [src/conv.cpp:45]   --->   Operation 1409 'fmul' 'temp_4_1' <Predicate = (!icmp_ln32)> <Delay = 4.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1410 [2/4] (4.72ns)   --->   "%temp_4_2 = fmul i32 %bitcast_ln44_22, i32 %bitcast_ln32_23" [src/conv.cpp:45]   --->   Operation 1410 'fmul' 'temp_4_2' <Predicate = (!icmp_ln32)> <Delay = 4.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1411 [3/4] (4.72ns)   --->   "%temp_4_3 = fmul i32 %bitcast_ln44_23, i32 %bitcast_ln32_24" [src/conv.cpp:45]   --->   Operation 1411 'fmul' 'temp_4_3' <Predicate = (!icmp_ln32)> <Delay = 4.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1412 [1/1] (0.00ns)   --->   "%bitcast_ln44_24 = bitcast i32 %gmem_addr_58_read" [src/conv.cpp:44]   --->   Operation 1412 'bitcast' 'bitcast_ln44_24' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_61 : Operation 1413 [4/4] (4.72ns)   --->   "%temp_4_4 = fmul i32 %bitcast_ln44_24, i32 %bitcast_ln32_25" [src/conv.cpp:45]   --->   Operation 1413 'fmul' 'temp_4_4' <Predicate = (!icmp_ln32)> <Delay = 4.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 61> <Delay = 6.32>
ST_62 : Operation 1414 [4/5] (6.32ns)   --->   "%sum_4_0_4 = fadd i32 %sum_4_0_3, i32 %temp_0_4" [src/conv.cpp:46]   --->   Operation 1414 'fadd' 'sum_4_0_4' <Predicate = (!icmp_ln32)> <Delay = 6.32> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 1415 [1/4] (4.72ns)   --->   "%temp_4_2 = fmul i32 %bitcast_ln44_22, i32 %bitcast_ln32_23" [src/conv.cpp:45]   --->   Operation 1415 'fmul' 'temp_4_2' <Predicate = (!icmp_ln32)> <Delay = 4.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 1416 [2/4] (4.72ns)   --->   "%temp_4_3 = fmul i32 %bitcast_ln44_23, i32 %bitcast_ln32_24" [src/conv.cpp:45]   --->   Operation 1416 'fmul' 'temp_4_3' <Predicate = (!icmp_ln32)> <Delay = 4.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 1417 [3/4] (4.72ns)   --->   "%temp_4_4 = fmul i32 %bitcast_ln44_24, i32 %bitcast_ln32_25" [src/conv.cpp:45]   --->   Operation 1417 'fmul' 'temp_4_4' <Predicate = (!icmp_ln32)> <Delay = 4.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 62> <Delay = 6.32>
ST_63 : Operation 1418 [3/5] (6.32ns)   --->   "%sum_4_0_4 = fadd i32 %sum_4_0_3, i32 %temp_0_4" [src/conv.cpp:46]   --->   Operation 1418 'fadd' 'sum_4_0_4' <Predicate = (!icmp_ln32)> <Delay = 6.32> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 1419 [1/4] (4.72ns)   --->   "%temp_4_3 = fmul i32 %bitcast_ln44_23, i32 %bitcast_ln32_24" [src/conv.cpp:45]   --->   Operation 1419 'fmul' 'temp_4_3' <Predicate = (!icmp_ln32)> <Delay = 4.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 1420 [2/4] (4.72ns)   --->   "%temp_4_4 = fmul i32 %bitcast_ln44_24, i32 %bitcast_ln32_25" [src/conv.cpp:45]   --->   Operation 1420 'fmul' 'temp_4_4' <Predicate = (!icmp_ln32)> <Delay = 4.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 63> <Delay = 6.32>
ST_64 : Operation 1421 [2/5] (6.32ns)   --->   "%sum_4_0_4 = fadd i32 %sum_4_0_3, i32 %temp_0_4" [src/conv.cpp:46]   --->   Operation 1421 'fadd' 'sum_4_0_4' <Predicate = (!icmp_ln32)> <Delay = 6.32> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 1422 [1/4] (4.72ns)   --->   "%temp_4_4 = fmul i32 %bitcast_ln44_24, i32 %bitcast_ln32_25" [src/conv.cpp:45]   --->   Operation 1422 'fmul' 'temp_4_4' <Predicate = (!icmp_ln32)> <Delay = 4.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 64> <Delay = 6.32>
ST_65 : Operation 1423 [1/5] (6.32ns)   --->   "%sum_4_0_4 = fadd i32 %sum_4_0_3, i32 %temp_0_4" [src/conv.cpp:46]   --->   Operation 1423 'fadd' 'sum_4_0_4' <Predicate = (!icmp_ln32)> <Delay = 6.32> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 65> <Delay = 6.32>
ST_66 : Operation 1424 [5/5] (6.32ns)   --->   "%sum_4_1 = fadd i32 %sum_4_0_4, i32 %temp_s" [src/conv.cpp:46]   --->   Operation 1424 'fadd' 'sum_4_1' <Predicate = (!icmp_ln32)> <Delay = 6.32> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 66> <Delay = 6.32>
ST_67 : Operation 1425 [4/5] (6.32ns)   --->   "%sum_4_1 = fadd i32 %sum_4_0_4, i32 %temp_s" [src/conv.cpp:46]   --->   Operation 1425 'fadd' 'sum_4_1' <Predicate = (!icmp_ln32)> <Delay = 6.32> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 67> <Delay = 6.32>
ST_68 : Operation 1426 [3/5] (6.32ns)   --->   "%sum_4_1 = fadd i32 %sum_4_0_4, i32 %temp_s" [src/conv.cpp:46]   --->   Operation 1426 'fadd' 'sum_4_1' <Predicate = (!icmp_ln32)> <Delay = 6.32> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 68> <Delay = 6.32>
ST_69 : Operation 1427 [2/5] (6.32ns)   --->   "%sum_4_1 = fadd i32 %sum_4_0_4, i32 %temp_s" [src/conv.cpp:46]   --->   Operation 1427 'fadd' 'sum_4_1' <Predicate = (!icmp_ln32)> <Delay = 6.32> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 69> <Delay = 6.32>
ST_70 : Operation 1428 [1/5] (6.32ns)   --->   "%sum_4_1 = fadd i32 %sum_4_0_4, i32 %temp_s" [src/conv.cpp:46]   --->   Operation 1428 'fadd' 'sum_4_1' <Predicate = (!icmp_ln32)> <Delay = 6.32> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 70> <Delay = 6.32>
ST_71 : Operation 1429 [5/5] (6.32ns)   --->   "%sum_4_1_1 = fadd i32 %sum_4_1, i32 %temp_126_1" [src/conv.cpp:46]   --->   Operation 1429 'fadd' 'sum_4_1_1' <Predicate = (!icmp_ln32)> <Delay = 6.32> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 71> <Delay = 6.32>
ST_72 : Operation 1430 [4/5] (6.32ns)   --->   "%sum_4_1_1 = fadd i32 %sum_4_1, i32 %temp_126_1" [src/conv.cpp:46]   --->   Operation 1430 'fadd' 'sum_4_1_1' <Predicate = (!icmp_ln32)> <Delay = 6.32> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 72> <Delay = 6.32>
ST_73 : Operation 1431 [3/5] (6.32ns)   --->   "%sum_4_1_1 = fadd i32 %sum_4_1, i32 %temp_126_1" [src/conv.cpp:46]   --->   Operation 1431 'fadd' 'sum_4_1_1' <Predicate = (!icmp_ln32)> <Delay = 6.32> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 73> <Delay = 6.32>
ST_74 : Operation 1432 [1/1] (0.97ns)   --->   "%select_ln33_7 = select i1 %and_ln32, i5 %tmp_1_dup, i5 %select_ln32" [src/conv.cpp:33]   --->   Operation 1432 'select' 'select_ln33_7' <Predicate = (!icmp_ln32)> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_74 : Operation 1433 [2/5] (6.32ns)   --->   "%sum_4_1_1 = fadd i32 %sum_4_1, i32 %temp_126_1" [src/conv.cpp:46]   --->   Operation 1433 'fadd' 'sum_4_1_1' <Predicate = (!icmp_ln32)> <Delay = 6.32> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 74> <Delay = 6.32>
ST_75 : Operation 1434 [1/5] (6.32ns)   --->   "%sum_4_1_1 = fadd i32 %sum_4_1, i32 %temp_126_1" [src/conv.cpp:46]   --->   Operation 1434 'fadd' 'sum_4_1_1' <Predicate = (!icmp_ln32)> <Delay = 6.32> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 75> <Delay = 6.32>
ST_76 : Operation 1435 [5/5] (6.32ns)   --->   "%sum_4_1_2 = fadd i32 %sum_4_1_1, i32 %temp_126_2" [src/conv.cpp:46]   --->   Operation 1435 'fadd' 'sum_4_1_2' <Predicate = (!icmp_ln32)> <Delay = 6.32> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 76> <Delay = 6.32>
ST_77 : Operation 1436 [4/5] (6.32ns)   --->   "%sum_4_1_2 = fadd i32 %sum_4_1_1, i32 %temp_126_2" [src/conv.cpp:46]   --->   Operation 1436 'fadd' 'sum_4_1_2' <Predicate = (!icmp_ln32)> <Delay = 6.32> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 78 <SV = 77> <Delay = 6.32>
ST_78 : Operation 1437 [3/5] (6.32ns)   --->   "%sum_4_1_2 = fadd i32 %sum_4_1_1, i32 %temp_126_2" [src/conv.cpp:46]   --->   Operation 1437 'fadd' 'sum_4_1_2' <Predicate = (!icmp_ln32)> <Delay = 6.32> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 1438 [1/1] (1.02ns)   --->   "%add_ln34 = add i5 %select_ln33, i5 1" [src/conv.cpp:34]   --->   Operation 1438 'add' 'add_ln34' <Predicate = (!icmp_ln32)> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 79 <SV = 78> <Delay = 6.32>
ST_79 : Operation 1439 [2/5] (6.32ns)   --->   "%sum_4_1_2 = fadd i32 %sum_4_1_1, i32 %temp_126_2" [src/conv.cpp:46]   --->   Operation 1439 'fadd' 'sum_4_1_2' <Predicate = (!icmp_ln32)> <Delay = 6.32> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 80 <SV = 79> <Delay = 6.32>
ST_80 : Operation 1440 [1/5] (6.32ns)   --->   "%sum_4_1_2 = fadd i32 %sum_4_1_1, i32 %temp_126_2" [src/conv.cpp:46]   --->   Operation 1440 'fadd' 'sum_4_1_2' <Predicate = (!icmp_ln32)> <Delay = 6.32> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 81 <SV = 80> <Delay = 6.32>
ST_81 : Operation 1441 [5/5] (6.32ns)   --->   "%sum_4_1_3 = fadd i32 %sum_4_1_2, i32 %temp_126_3" [src/conv.cpp:46]   --->   Operation 1441 'fadd' 'sum_4_1_3' <Predicate = (!icmp_ln32)> <Delay = 6.32> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 82 <SV = 81> <Delay = 6.32>
ST_82 : Operation 1442 [4/5] (6.32ns)   --->   "%sum_4_1_3 = fadd i32 %sum_4_1_2, i32 %temp_126_3" [src/conv.cpp:46]   --->   Operation 1442 'fadd' 'sum_4_1_3' <Predicate = (!icmp_ln32)> <Delay = 6.32> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 83 <SV = 82> <Delay = 6.32>
ST_83 : Operation 1443 [3/5] (6.32ns)   --->   "%sum_4_1_3 = fadd i32 %sum_4_1_2, i32 %temp_126_3" [src/conv.cpp:46]   --->   Operation 1443 'fadd' 'sum_4_1_3' <Predicate = (!icmp_ln32)> <Delay = 6.32> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 84 <SV = 83> <Delay = 6.32>
ST_84 : Operation 1444 [2/5] (6.32ns)   --->   "%sum_4_1_3 = fadd i32 %sum_4_1_2, i32 %temp_126_3" [src/conv.cpp:46]   --->   Operation 1444 'fadd' 'sum_4_1_3' <Predicate = (!icmp_ln32)> <Delay = 6.32> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 85 <SV = 84> <Delay = 6.32>
ST_85 : Operation 1445 [1/5] (6.32ns)   --->   "%sum_4_1_3 = fadd i32 %sum_4_1_2, i32 %temp_126_3" [src/conv.cpp:46]   --->   Operation 1445 'fadd' 'sum_4_1_3' <Predicate = (!icmp_ln32)> <Delay = 6.32> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 86 <SV = 85> <Delay = 6.32>
ST_86 : Operation 1446 [5/5] (6.32ns)   --->   "%sum_4_1_4 = fadd i32 %sum_4_1_3, i32 %temp_126_4" [src/conv.cpp:46]   --->   Operation 1446 'fadd' 'sum_4_1_4' <Predicate = (!icmp_ln32)> <Delay = 6.32> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 87 <SV = 86> <Delay = 6.32>
ST_87 : Operation 1447 [4/5] (6.32ns)   --->   "%sum_4_1_4 = fadd i32 %sum_4_1_3, i32 %temp_126_4" [src/conv.cpp:46]   --->   Operation 1447 'fadd' 'sum_4_1_4' <Predicate = (!icmp_ln32)> <Delay = 6.32> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 88 <SV = 87> <Delay = 6.32>
ST_88 : Operation 1448 [3/5] (6.32ns)   --->   "%sum_4_1_4 = fadd i32 %sum_4_1_3, i32 %temp_126_4" [src/conv.cpp:46]   --->   Operation 1448 'fadd' 'sum_4_1_4' <Predicate = (!icmp_ln32)> <Delay = 6.32> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 89 <SV = 88> <Delay = 6.32>
ST_89 : Operation 1449 [2/5] (6.32ns)   --->   "%sum_4_1_4 = fadd i32 %sum_4_1_3, i32 %temp_126_4" [src/conv.cpp:46]   --->   Operation 1449 'fadd' 'sum_4_1_4' <Predicate = (!icmp_ln32)> <Delay = 6.32> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 90 <SV = 89> <Delay = 6.32>
ST_90 : Operation 1450 [1/5] (6.32ns)   --->   "%sum_4_1_4 = fadd i32 %sum_4_1_3, i32 %temp_126_4" [src/conv.cpp:46]   --->   Operation 1450 'fadd' 'sum_4_1_4' <Predicate = (!icmp_ln32)> <Delay = 6.32> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 91 <SV = 90> <Delay = 6.32>
ST_91 : Operation 1451 [5/5] (6.32ns)   --->   "%sum_4_2 = fadd i32 %sum_4_1_4, i32 %temp_3" [src/conv.cpp:46]   --->   Operation 1451 'fadd' 'sum_4_2' <Predicate = (!icmp_ln32)> <Delay = 6.32> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 92 <SV = 91> <Delay = 6.32>
ST_92 : Operation 1452 [4/5] (6.32ns)   --->   "%sum_4_2 = fadd i32 %sum_4_1_4, i32 %temp_3" [src/conv.cpp:46]   --->   Operation 1452 'fadd' 'sum_4_2' <Predicate = (!icmp_ln32)> <Delay = 6.32> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 93 <SV = 92> <Delay = 6.32>
ST_93 : Operation 1453 [3/5] (6.32ns)   --->   "%sum_4_2 = fadd i32 %sum_4_1_4, i32 %temp_3" [src/conv.cpp:46]   --->   Operation 1453 'fadd' 'sum_4_2' <Predicate = (!icmp_ln32)> <Delay = 6.32> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 94 <SV = 93> <Delay = 6.32>
ST_94 : Operation 1454 [2/5] (6.32ns)   --->   "%sum_4_2 = fadd i32 %sum_4_1_4, i32 %temp_3" [src/conv.cpp:46]   --->   Operation 1454 'fadd' 'sum_4_2' <Predicate = (!icmp_ln32)> <Delay = 6.32> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 95 <SV = 94> <Delay = 6.32>
ST_95 : Operation 1455 [1/5] (6.32ns)   --->   "%sum_4_2 = fadd i32 %sum_4_1_4, i32 %temp_3" [src/conv.cpp:46]   --->   Operation 1455 'fadd' 'sum_4_2' <Predicate = (!icmp_ln32)> <Delay = 6.32> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 96 <SV = 95> <Delay = 6.32>
ST_96 : Operation 1456 [5/5] (6.32ns)   --->   "%sum_4_2_1 = fadd i32 %sum_4_2, i32 %temp_229_1" [src/conv.cpp:46]   --->   Operation 1456 'fadd' 'sum_4_2_1' <Predicate = (!icmp_ln32)> <Delay = 6.32> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 97 <SV = 96> <Delay = 6.32>
ST_97 : Operation 1457 [4/5] (6.32ns)   --->   "%sum_4_2_1 = fadd i32 %sum_4_2, i32 %temp_229_1" [src/conv.cpp:46]   --->   Operation 1457 'fadd' 'sum_4_2_1' <Predicate = (!icmp_ln32)> <Delay = 6.32> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 98 <SV = 97> <Delay = 6.32>
ST_98 : Operation 1458 [3/5] (6.32ns)   --->   "%sum_4_2_1 = fadd i32 %sum_4_2, i32 %temp_229_1" [src/conv.cpp:46]   --->   Operation 1458 'fadd' 'sum_4_2_1' <Predicate = (!icmp_ln32)> <Delay = 6.32> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 99 <SV = 98> <Delay = 6.32>
ST_99 : Operation 1459 [2/5] (6.32ns)   --->   "%sum_4_2_1 = fadd i32 %sum_4_2, i32 %temp_229_1" [src/conv.cpp:46]   --->   Operation 1459 'fadd' 'sum_4_2_1' <Predicate = (!icmp_ln32)> <Delay = 6.32> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 100 <SV = 99> <Delay = 6.32>
ST_100 : Operation 1460 [1/5] (6.32ns)   --->   "%sum_4_2_1 = fadd i32 %sum_4_2, i32 %temp_229_1" [src/conv.cpp:46]   --->   Operation 1460 'fadd' 'sum_4_2_1' <Predicate = (!icmp_ln32)> <Delay = 6.32> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 101 <SV = 100> <Delay = 6.32>
ST_101 : Operation 1461 [5/5] (6.32ns)   --->   "%sum_4_2_2 = fadd i32 %sum_4_2_1, i32 %temp_229_2" [src/conv.cpp:46]   --->   Operation 1461 'fadd' 'sum_4_2_2' <Predicate = (!icmp_ln32)> <Delay = 6.32> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 102 <SV = 101> <Delay = 6.32>
ST_102 : Operation 1462 [4/5] (6.32ns)   --->   "%sum_4_2_2 = fadd i32 %sum_4_2_1, i32 %temp_229_2" [src/conv.cpp:46]   --->   Operation 1462 'fadd' 'sum_4_2_2' <Predicate = (!icmp_ln32)> <Delay = 6.32> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 103 <SV = 102> <Delay = 6.32>
ST_103 : Operation 1463 [3/5] (6.32ns)   --->   "%sum_4_2_2 = fadd i32 %sum_4_2_1, i32 %temp_229_2" [src/conv.cpp:46]   --->   Operation 1463 'fadd' 'sum_4_2_2' <Predicate = (!icmp_ln32)> <Delay = 6.32> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 104 <SV = 103> <Delay = 6.32>
ST_104 : Operation 1464 [2/5] (6.32ns)   --->   "%sum_4_2_2 = fadd i32 %sum_4_2_1, i32 %temp_229_2" [src/conv.cpp:46]   --->   Operation 1464 'fadd' 'sum_4_2_2' <Predicate = (!icmp_ln32)> <Delay = 6.32> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 105 <SV = 104> <Delay = 6.32>
ST_105 : Operation 1465 [1/5] (6.32ns)   --->   "%sum_4_2_2 = fadd i32 %sum_4_2_1, i32 %temp_229_2" [src/conv.cpp:46]   --->   Operation 1465 'fadd' 'sum_4_2_2' <Predicate = (!icmp_ln32)> <Delay = 6.32> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 106 <SV = 105> <Delay = 6.32>
ST_106 : Operation 1466 [5/5] (6.32ns)   --->   "%sum_4_2_3 = fadd i32 %sum_4_2_2, i32 %temp_229_3" [src/conv.cpp:46]   --->   Operation 1466 'fadd' 'sum_4_2_3' <Predicate = (!icmp_ln32)> <Delay = 6.32> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 107 <SV = 106> <Delay = 6.32>
ST_107 : Operation 1467 [4/5] (6.32ns)   --->   "%sum_4_2_3 = fadd i32 %sum_4_2_2, i32 %temp_229_3" [src/conv.cpp:46]   --->   Operation 1467 'fadd' 'sum_4_2_3' <Predicate = (!icmp_ln32)> <Delay = 6.32> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 108 <SV = 107> <Delay = 6.32>
ST_108 : Operation 1468 [3/5] (6.32ns)   --->   "%sum_4_2_3 = fadd i32 %sum_4_2_2, i32 %temp_229_3" [src/conv.cpp:46]   --->   Operation 1468 'fadd' 'sum_4_2_3' <Predicate = (!icmp_ln32)> <Delay = 6.32> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 109 <SV = 108> <Delay = 6.32>
ST_109 : Operation 1469 [2/5] (6.32ns)   --->   "%sum_4_2_3 = fadd i32 %sum_4_2_2, i32 %temp_229_3" [src/conv.cpp:46]   --->   Operation 1469 'fadd' 'sum_4_2_3' <Predicate = (!icmp_ln32)> <Delay = 6.32> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 110 <SV = 109> <Delay = 6.32>
ST_110 : Operation 1470 [1/5] (6.32ns)   --->   "%sum_4_2_3 = fadd i32 %sum_4_2_2, i32 %temp_229_3" [src/conv.cpp:46]   --->   Operation 1470 'fadd' 'sum_4_2_3' <Predicate = (!icmp_ln32)> <Delay = 6.32> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 111 <SV = 110> <Delay = 6.32>
ST_111 : Operation 1471 [5/5] (6.32ns)   --->   "%sum_4_2_4 = fadd i32 %sum_4_2_3, i32 %temp_229_4" [src/conv.cpp:46]   --->   Operation 1471 'fadd' 'sum_4_2_4' <Predicate = (!icmp_ln32)> <Delay = 6.32> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 112 <SV = 111> <Delay = 6.32>
ST_112 : Operation 1472 [4/5] (6.32ns)   --->   "%sum_4_2_4 = fadd i32 %sum_4_2_3, i32 %temp_229_4" [src/conv.cpp:46]   --->   Operation 1472 'fadd' 'sum_4_2_4' <Predicate = (!icmp_ln32)> <Delay = 6.32> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 113 <SV = 112> <Delay = 6.32>
ST_113 : Operation 1473 [3/5] (6.32ns)   --->   "%sum_4_2_4 = fadd i32 %sum_4_2_3, i32 %temp_229_4" [src/conv.cpp:46]   --->   Operation 1473 'fadd' 'sum_4_2_4' <Predicate = (!icmp_ln32)> <Delay = 6.32> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 114 <SV = 113> <Delay = 6.32>
ST_114 : Operation 1474 [2/5] (6.32ns)   --->   "%sum_4_2_4 = fadd i32 %sum_4_2_3, i32 %temp_229_4" [src/conv.cpp:46]   --->   Operation 1474 'fadd' 'sum_4_2_4' <Predicate = (!icmp_ln32)> <Delay = 6.32> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 115 <SV = 114> <Delay = 6.32>
ST_115 : Operation 1475 [1/5] (6.32ns)   --->   "%sum_4_2_4 = fadd i32 %sum_4_2_3, i32 %temp_229_4" [src/conv.cpp:46]   --->   Operation 1475 'fadd' 'sum_4_2_4' <Predicate = (!icmp_ln32)> <Delay = 6.32> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 116 <SV = 115> <Delay = 6.32>
ST_116 : Operation 1476 [5/5] (6.32ns)   --->   "%sum_4_3 = fadd i32 %sum_4_2_4, i32 %temp_5" [src/conv.cpp:46]   --->   Operation 1476 'fadd' 'sum_4_3' <Predicate = (!icmp_ln32)> <Delay = 6.32> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 117 <SV = 116> <Delay = 6.32>
ST_117 : Operation 1477 [4/5] (6.32ns)   --->   "%sum_4_3 = fadd i32 %sum_4_2_4, i32 %temp_5" [src/conv.cpp:46]   --->   Operation 1477 'fadd' 'sum_4_3' <Predicate = (!icmp_ln32)> <Delay = 6.32> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 118 <SV = 117> <Delay = 6.32>
ST_118 : Operation 1478 [3/5] (6.32ns)   --->   "%sum_4_3 = fadd i32 %sum_4_2_4, i32 %temp_5" [src/conv.cpp:46]   --->   Operation 1478 'fadd' 'sum_4_3' <Predicate = (!icmp_ln32)> <Delay = 6.32> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 119 <SV = 118> <Delay = 6.32>
ST_119 : Operation 1479 [2/5] (6.32ns)   --->   "%sum_4_3 = fadd i32 %sum_4_2_4, i32 %temp_5" [src/conv.cpp:46]   --->   Operation 1479 'fadd' 'sum_4_3' <Predicate = (!icmp_ln32)> <Delay = 6.32> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 120 <SV = 119> <Delay = 6.32>
ST_120 : Operation 1480 [1/5] (6.32ns)   --->   "%sum_4_3 = fadd i32 %sum_4_2_4, i32 %temp_5" [src/conv.cpp:46]   --->   Operation 1480 'fadd' 'sum_4_3' <Predicate = (!icmp_ln32)> <Delay = 6.32> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 121 <SV = 120> <Delay = 6.32>
ST_121 : Operation 1481 [5/5] (6.32ns)   --->   "%sum_4_3_1 = fadd i32 %sum_4_3, i32 %temp_332_1" [src/conv.cpp:46]   --->   Operation 1481 'fadd' 'sum_4_3_1' <Predicate = (!icmp_ln32)> <Delay = 6.32> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 122 <SV = 121> <Delay = 6.32>
ST_122 : Operation 1482 [4/5] (6.32ns)   --->   "%sum_4_3_1 = fadd i32 %sum_4_3, i32 %temp_332_1" [src/conv.cpp:46]   --->   Operation 1482 'fadd' 'sum_4_3_1' <Predicate = (!icmp_ln32)> <Delay = 6.32> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 123 <SV = 122> <Delay = 6.32>
ST_123 : Operation 1483 [3/5] (6.32ns)   --->   "%sum_4_3_1 = fadd i32 %sum_4_3, i32 %temp_332_1" [src/conv.cpp:46]   --->   Operation 1483 'fadd' 'sum_4_3_1' <Predicate = (!icmp_ln32)> <Delay = 6.32> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 124 <SV = 123> <Delay = 6.32>
ST_124 : Operation 1484 [2/5] (6.32ns)   --->   "%sum_4_3_1 = fadd i32 %sum_4_3, i32 %temp_332_1" [src/conv.cpp:46]   --->   Operation 1484 'fadd' 'sum_4_3_1' <Predicate = (!icmp_ln32)> <Delay = 6.32> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 125 <SV = 124> <Delay = 6.32>
ST_125 : Operation 1485 [1/5] (6.32ns)   --->   "%sum_4_3_1 = fadd i32 %sum_4_3, i32 %temp_332_1" [src/conv.cpp:46]   --->   Operation 1485 'fadd' 'sum_4_3_1' <Predicate = (!icmp_ln32)> <Delay = 6.32> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 126 <SV = 125> <Delay = 6.32>
ST_126 : Operation 1486 [5/5] (6.32ns)   --->   "%sum_4_3_2 = fadd i32 %sum_4_3_1, i32 %temp_332_2" [src/conv.cpp:46]   --->   Operation 1486 'fadd' 'sum_4_3_2' <Predicate = (!icmp_ln32)> <Delay = 6.32> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 127 <SV = 126> <Delay = 6.32>
ST_127 : Operation 1487 [4/5] (6.32ns)   --->   "%sum_4_3_2 = fadd i32 %sum_4_3_1, i32 %temp_332_2" [src/conv.cpp:46]   --->   Operation 1487 'fadd' 'sum_4_3_2' <Predicate = (!icmp_ln32)> <Delay = 6.32> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 128 <SV = 127> <Delay = 6.32>
ST_128 : Operation 1488 [3/5] (6.32ns)   --->   "%sum_4_3_2 = fadd i32 %sum_4_3_1, i32 %temp_332_2" [src/conv.cpp:46]   --->   Operation 1488 'fadd' 'sum_4_3_2' <Predicate = (!icmp_ln32)> <Delay = 6.32> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 129 <SV = 128> <Delay = 6.32>
ST_129 : Operation 1489 [2/5] (6.32ns)   --->   "%sum_4_3_2 = fadd i32 %sum_4_3_1, i32 %temp_332_2" [src/conv.cpp:46]   --->   Operation 1489 'fadd' 'sum_4_3_2' <Predicate = (!icmp_ln32)> <Delay = 6.32> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 130 <SV = 129> <Delay = 6.32>
ST_130 : Operation 1490 [1/5] (6.32ns)   --->   "%sum_4_3_2 = fadd i32 %sum_4_3_1, i32 %temp_332_2" [src/conv.cpp:46]   --->   Operation 1490 'fadd' 'sum_4_3_2' <Predicate = (!icmp_ln32)> <Delay = 6.32> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 131 <SV = 130> <Delay = 6.32>
ST_131 : Operation 1491 [5/5] (6.32ns)   --->   "%sum_4_3_3 = fadd i32 %sum_4_3_2, i32 %temp_332_3" [src/conv.cpp:46]   --->   Operation 1491 'fadd' 'sum_4_3_3' <Predicate = (!icmp_ln32)> <Delay = 6.32> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 132 <SV = 131> <Delay = 6.32>
ST_132 : Operation 1492 [4/5] (6.32ns)   --->   "%sum_4_3_3 = fadd i32 %sum_4_3_2, i32 %temp_332_3" [src/conv.cpp:46]   --->   Operation 1492 'fadd' 'sum_4_3_3' <Predicate = (!icmp_ln32)> <Delay = 6.32> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 133 <SV = 132> <Delay = 6.32>
ST_133 : Operation 1493 [3/5] (6.32ns)   --->   "%sum_4_3_3 = fadd i32 %sum_4_3_2, i32 %temp_332_3" [src/conv.cpp:46]   --->   Operation 1493 'fadd' 'sum_4_3_3' <Predicate = (!icmp_ln32)> <Delay = 6.32> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 134 <SV = 133> <Delay = 6.32>
ST_134 : Operation 1494 [2/5] (6.32ns)   --->   "%sum_4_3_3 = fadd i32 %sum_4_3_2, i32 %temp_332_3" [src/conv.cpp:46]   --->   Operation 1494 'fadd' 'sum_4_3_3' <Predicate = (!icmp_ln32)> <Delay = 6.32> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 135 <SV = 134> <Delay = 6.32>
ST_135 : Operation 1495 [1/5] (6.32ns)   --->   "%sum_4_3_3 = fadd i32 %sum_4_3_2, i32 %temp_332_3" [src/conv.cpp:46]   --->   Operation 1495 'fadd' 'sum_4_3_3' <Predicate = (!icmp_ln32)> <Delay = 6.32> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 136 <SV = 135> <Delay = 6.32>
ST_136 : Operation 1496 [5/5] (6.32ns)   --->   "%sum_4_3_4 = fadd i32 %sum_4_3_3, i32 %temp_332_4" [src/conv.cpp:46]   --->   Operation 1496 'fadd' 'sum_4_3_4' <Predicate = (!icmp_ln32)> <Delay = 6.32> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 137 <SV = 136> <Delay = 6.32>
ST_137 : Operation 1497 [4/5] (6.32ns)   --->   "%sum_4_3_4 = fadd i32 %sum_4_3_3, i32 %temp_332_4" [src/conv.cpp:46]   --->   Operation 1497 'fadd' 'sum_4_3_4' <Predicate = (!icmp_ln32)> <Delay = 6.32> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 138 <SV = 137> <Delay = 6.32>
ST_138 : Operation 1498 [3/5] (6.32ns)   --->   "%sum_4_3_4 = fadd i32 %sum_4_3_3, i32 %temp_332_4" [src/conv.cpp:46]   --->   Operation 1498 'fadd' 'sum_4_3_4' <Predicate = (!icmp_ln32)> <Delay = 6.32> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 139 <SV = 138> <Delay = 6.32>
ST_139 : Operation 1499 [2/5] (6.32ns)   --->   "%sum_4_3_4 = fadd i32 %sum_4_3_3, i32 %temp_332_4" [src/conv.cpp:46]   --->   Operation 1499 'fadd' 'sum_4_3_4' <Predicate = (!icmp_ln32)> <Delay = 6.32> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 140 <SV = 139> <Delay = 6.32>
ST_140 : Operation 1500 [1/5] (6.32ns)   --->   "%sum_4_3_4 = fadd i32 %sum_4_3_3, i32 %temp_332_4" [src/conv.cpp:46]   --->   Operation 1500 'fadd' 'sum_4_3_4' <Predicate = (!icmp_ln32)> <Delay = 6.32> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 141 <SV = 140> <Delay = 6.32>
ST_141 : Operation 1501 [5/5] (6.32ns)   --->   "%sum_4_4 = fadd i32 %sum_4_3_4, i32 %temp_4" [src/conv.cpp:46]   --->   Operation 1501 'fadd' 'sum_4_4' <Predicate = (!icmp_ln32)> <Delay = 6.32> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 142 <SV = 141> <Delay = 6.32>
ST_142 : Operation 1502 [4/5] (6.32ns)   --->   "%sum_4_4 = fadd i32 %sum_4_3_4, i32 %temp_4" [src/conv.cpp:46]   --->   Operation 1502 'fadd' 'sum_4_4' <Predicate = (!icmp_ln32)> <Delay = 6.32> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 143 <SV = 142> <Delay = 6.32>
ST_143 : Operation 1503 [3/5] (6.32ns)   --->   "%sum_4_4 = fadd i32 %sum_4_3_4, i32 %temp_4" [src/conv.cpp:46]   --->   Operation 1503 'fadd' 'sum_4_4' <Predicate = (!icmp_ln32)> <Delay = 6.32> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 144 <SV = 143> <Delay = 6.32>
ST_144 : Operation 1504 [2/5] (6.32ns)   --->   "%sum_4_4 = fadd i32 %sum_4_3_4, i32 %temp_4" [src/conv.cpp:46]   --->   Operation 1504 'fadd' 'sum_4_4' <Predicate = (!icmp_ln32)> <Delay = 6.32> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 145 <SV = 144> <Delay = 6.32>
ST_145 : Operation 1505 [1/5] (6.32ns)   --->   "%sum_4_4 = fadd i32 %sum_4_3_4, i32 %temp_4" [src/conv.cpp:46]   --->   Operation 1505 'fadd' 'sum_4_4' <Predicate = (!icmp_ln32)> <Delay = 6.32> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 146 <SV = 145> <Delay = 6.32>
ST_146 : Operation 1506 [5/5] (6.32ns)   --->   "%sum_4_4_1 = fadd i32 %sum_4_4, i32 %temp_4_1" [src/conv.cpp:46]   --->   Operation 1506 'fadd' 'sum_4_4_1' <Predicate = (!icmp_ln32)> <Delay = 6.32> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 147 <SV = 146> <Delay = 6.32>
ST_147 : Operation 1507 [4/5] (6.32ns)   --->   "%sum_4_4_1 = fadd i32 %sum_4_4, i32 %temp_4_1" [src/conv.cpp:46]   --->   Operation 1507 'fadd' 'sum_4_4_1' <Predicate = (!icmp_ln32)> <Delay = 6.32> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 148 <SV = 147> <Delay = 6.32>
ST_148 : Operation 1508 [3/5] (6.32ns)   --->   "%sum_4_4_1 = fadd i32 %sum_4_4, i32 %temp_4_1" [src/conv.cpp:46]   --->   Operation 1508 'fadd' 'sum_4_4_1' <Predicate = (!icmp_ln32)> <Delay = 6.32> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 149 <SV = 148> <Delay = 6.32>
ST_149 : Operation 1509 [2/5] (6.32ns)   --->   "%sum_4_4_1 = fadd i32 %sum_4_4, i32 %temp_4_1" [src/conv.cpp:46]   --->   Operation 1509 'fadd' 'sum_4_4_1' <Predicate = (!icmp_ln32)> <Delay = 6.32> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 150 <SV = 149> <Delay = 6.32>
ST_150 : Operation 1510 [1/5] (6.32ns)   --->   "%sum_4_4_1 = fadd i32 %sum_4_4, i32 %temp_4_1" [src/conv.cpp:46]   --->   Operation 1510 'fadd' 'sum_4_4_1' <Predicate = (!icmp_ln32)> <Delay = 6.32> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 151 <SV = 150> <Delay = 6.32>
ST_151 : Operation 1511 [5/5] (6.32ns)   --->   "%sum_4_4_2 = fadd i32 %sum_4_4_1, i32 %temp_4_2" [src/conv.cpp:46]   --->   Operation 1511 'fadd' 'sum_4_4_2' <Predicate = (!icmp_ln32)> <Delay = 6.32> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 152 <SV = 151> <Delay = 6.32>
ST_152 : Operation 1512 [4/5] (6.32ns)   --->   "%sum_4_4_2 = fadd i32 %sum_4_4_1, i32 %temp_4_2" [src/conv.cpp:46]   --->   Operation 1512 'fadd' 'sum_4_4_2' <Predicate = (!icmp_ln32)> <Delay = 6.32> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 153 <SV = 152> <Delay = 6.32>
ST_153 : Operation 1513 [3/5] (6.32ns)   --->   "%sum_4_4_2 = fadd i32 %sum_4_4_1, i32 %temp_4_2" [src/conv.cpp:46]   --->   Operation 1513 'fadd' 'sum_4_4_2' <Predicate = (!icmp_ln32)> <Delay = 6.32> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 154 <SV = 153> <Delay = 6.32>
ST_154 : Operation 1514 [2/5] (6.32ns)   --->   "%sum_4_4_2 = fadd i32 %sum_4_4_1, i32 %temp_4_2" [src/conv.cpp:46]   --->   Operation 1514 'fadd' 'sum_4_4_2' <Predicate = (!icmp_ln32)> <Delay = 6.32> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 155 <SV = 154> <Delay = 6.32>
ST_155 : Operation 1515 [1/5] (6.32ns)   --->   "%sum_4_4_2 = fadd i32 %sum_4_4_1, i32 %temp_4_2" [src/conv.cpp:46]   --->   Operation 1515 'fadd' 'sum_4_4_2' <Predicate = (!icmp_ln32)> <Delay = 6.32> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 156 <SV = 155> <Delay = 6.32>
ST_156 : Operation 1516 [5/5] (6.32ns)   --->   "%sum_4_4_3 = fadd i32 %sum_4_4_2, i32 %temp_4_3" [src/conv.cpp:46]   --->   Operation 1516 'fadd' 'sum_4_4_3' <Predicate = (!icmp_ln32)> <Delay = 6.32> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 157 <SV = 156> <Delay = 6.32>
ST_157 : Operation 1517 [4/5] (6.32ns)   --->   "%sum_4_4_3 = fadd i32 %sum_4_4_2, i32 %temp_4_3" [src/conv.cpp:46]   --->   Operation 1517 'fadd' 'sum_4_4_3' <Predicate = (!icmp_ln32)> <Delay = 6.32> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 158 <SV = 157> <Delay = 6.32>
ST_158 : Operation 1518 [3/5] (6.32ns)   --->   "%sum_4_4_3 = fadd i32 %sum_4_4_2, i32 %temp_4_3" [src/conv.cpp:46]   --->   Operation 1518 'fadd' 'sum_4_4_3' <Predicate = (!icmp_ln32)> <Delay = 6.32> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 159 <SV = 158> <Delay = 6.32>
ST_159 : Operation 1519 [2/5] (6.32ns)   --->   "%sum_4_4_3 = fadd i32 %sum_4_4_2, i32 %temp_4_3" [src/conv.cpp:46]   --->   Operation 1519 'fadd' 'sum_4_4_3' <Predicate = (!icmp_ln32)> <Delay = 6.32> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 160 <SV = 159> <Delay = 6.32>
ST_160 : Operation 1520 [1/5] (6.32ns)   --->   "%sum_4_4_3 = fadd i32 %sum_4_4_2, i32 %temp_4_3" [src/conv.cpp:46]   --->   Operation 1520 'fadd' 'sum_4_4_3' <Predicate = (!icmp_ln32)> <Delay = 6.32> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 161 <SV = 160> <Delay = 6.32>
ST_161 : Operation 1521 [5/5] (6.32ns)   --->   "%sum_4_4_4 = fadd i32 %sum_4_4_3, i32 %temp_4_4" [src/conv.cpp:46]   --->   Operation 1521 'fadd' 'sum_4_4_4' <Predicate = (!icmp_ln32)> <Delay = 6.32> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 162 <SV = 161> <Delay = 6.32>
ST_162 : Operation 1522 [4/5] (6.32ns)   --->   "%sum_4_4_4 = fadd i32 %sum_4_4_3, i32 %temp_4_4" [src/conv.cpp:46]   --->   Operation 1522 'fadd' 'sum_4_4_4' <Predicate = (!icmp_ln32)> <Delay = 6.32> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 163 <SV = 162> <Delay = 6.32>
ST_163 : Operation 1523 [3/5] (6.32ns)   --->   "%sum_4_4_4 = fadd i32 %sum_4_4_3, i32 %temp_4_4" [src/conv.cpp:46]   --->   Operation 1523 'fadd' 'sum_4_4_4' <Predicate = (!icmp_ln32)> <Delay = 6.32> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 164 <SV = 163> <Delay = 6.32>
ST_164 : Operation 1524 [2/5] (6.32ns)   --->   "%sum_4_4_4 = fadd i32 %sum_4_4_3, i32 %temp_4_4" [src/conv.cpp:46]   --->   Operation 1524 'fadd' 'sum_4_4_4' <Predicate = (!icmp_ln32)> <Delay = 6.32> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 165 <SV = 164> <Delay = 6.32>
ST_165 : Operation 1525 [1/5] (6.32ns)   --->   "%sum_4_4_4 = fadd i32 %sum_4_4_3, i32 %temp_4_4" [src/conv.cpp:46]   --->   Operation 1525 'fadd' 'sum_4_4_4' <Predicate = (!icmp_ln32)> <Delay = 6.32> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 166 <SV = 165> <Delay = 6.32>
ST_166 : Operation 1526 [1/1] (0.00ns)   --->   "%zext_ln32 = zext i5 %select_ln32_1" [src/conv.cpp:32]   --->   Operation 1526 'zext' 'zext_ln32' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_166 : Operation 1527 [1/1] (0.00ns)   --->   "%bitcast_ln32 = bitcast i32 %gmem_addr_read" [src/conv.cpp:32]   --->   Operation 1527 'bitcast' 'bitcast_ln32' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_166 : Operation 1528 [1/1] (0.00ns) (grouped into LUT with out node add_ln54_1)   --->   "%select_ln32_27 = select i1 %icmp_ln33, i14 0, i14 %empty_39" [src/conv.cpp:32]   --->   Operation 1528 'select' 'select_ln32_27' <Predicate = (!icmp_ln32 & !and_ln32)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_166 : Operation 1529 [1/1] (0.00ns)   --->   "%p_shl_mid1 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i5.i9, i5 %tmp_1_dup, i9 0" [src/conv.cpp:32]   --->   Operation 1529 'bitconcatenate' 'p_shl_mid1' <Predicate = (!icmp_ln32 & and_ln32)> <Delay = 0.00>
ST_166 : Operation 1530 [1/1] (0.00ns)   --->   "%p_shl1_mid1 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i5.i7, i5 %tmp_1_dup, i7 0" [src/conv.cpp:32]   --->   Operation 1530 'bitconcatenate' 'p_shl1_mid1' <Predicate = (!icmp_ln32 & and_ln32)> <Delay = 0.00>
ST_166 : Operation 1531 [1/1] (0.00ns)   --->   "%p_shl1_cast_mid1 = zext i12 %p_shl1_mid1" [src/conv.cpp:32]   --->   Operation 1531 'zext' 'p_shl1_cast_mid1' <Predicate = (!icmp_ln32 & and_ln32)> <Delay = 0.00>
ST_166 : Operation 1532 [1/1] (1.52ns)   --->   "%p_mid1 = sub i14 %p_shl_mid1, i14 %p_shl1_cast_mid1" [src/conv.cpp:32]   --->   Operation 1532 'sub' 'p_mid1' <Predicate = (!icmp_ln32 & and_ln32)> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_166 : Operation 1533 [1/1] (0.00ns) (grouped into LUT with out node add_ln54_1)   --->   "%select_ln33_1 = select i1 %and_ln32, i14 %p_mid1, i14 %select_ln32_27" [src/conv.cpp:33]   --->   Operation 1533 'select' 'select_ln33_1' <Predicate = (!icmp_ln32)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_166 : Operation 1534 [5/5] (6.32ns)   --->   "%sum = fadd i32 %sum_4_4_4, i32 %bitcast_ln32" [src/conv.cpp:49]   --->   Operation 1534 'fadd' 'sum' <Predicate = (!icmp_ln32)> <Delay = 6.32> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_166 : Operation 1535 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %select_ln33, i4 0" [src/conv.cpp:54]   --->   Operation 1535 'bitconcatenate' 'shl_ln1' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_166 : Operation 1536 [1/1] (1.36ns)   --->   "%add_ln54 = add i9 %zext_ln32, i9 %shl_ln1" [src/conv.cpp:54]   --->   Operation 1536 'add' 'add_ln54' <Predicate = (!icmp_ln32)> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_166 : Operation 1537 [1/1] (0.00ns) (grouped into LUT with out node add_ln54_1)   --->   "%zext_ln54 = zext i9 %add_ln54" [src/conv.cpp:54]   --->   Operation 1537 'zext' 'zext_ln54' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_166 : Operation 1538 [1/1] (1.52ns) (out node of the LUT)   --->   "%add_ln54_1 = add i14 %zext_ln54, i14 %select_ln33_1" [src/conv.cpp:54]   --->   Operation 1538 'add' 'add_ln54_1' <Predicate = (!icmp_ln32)> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 167 <SV = 166> <Delay = 6.32>
ST_167 : Operation 1539 [4/5] (6.32ns)   --->   "%sum = fadd i32 %sum_4_4_4, i32 %bitcast_ln32" [src/conv.cpp:49]   --->   Operation 1539 'fadd' 'sum' <Predicate = (!icmp_ln32)> <Delay = 6.32> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 168 <SV = 167> <Delay = 6.32>
ST_168 : Operation 1540 [3/5] (6.32ns)   --->   "%sum = fadd i32 %sum_4_4_4, i32 %bitcast_ln32" [src/conv.cpp:49]   --->   Operation 1540 'fadd' 'sum' <Predicate = (!icmp_ln32)> <Delay = 6.32> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 169 <SV = 168> <Delay = 6.32>
ST_169 : Operation 1541 [2/5] (6.32ns)   --->   "%sum = fadd i32 %sum_4_4_4, i32 %bitcast_ln32" [src/conv.cpp:49]   --->   Operation 1541 'fadd' 'sum' <Predicate = (!icmp_ln32)> <Delay = 6.32> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 170 <SV = 169> <Delay = 6.32>
ST_170 : Operation 1542 [1/5] (6.32ns)   --->   "%sum = fadd i32 %sum_4_4_4, i32 %bitcast_ln32" [src/conv.cpp:49]   --->   Operation 1542 'fadd' 'sum' <Predicate = (!icmp_ln32)> <Delay = 6.32> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 171 <SV = 170> <Delay = 4.19>
ST_171 : Operation 1543 [2/2] (4.19ns)   --->   "%tmp_8 = fcmp_olt  i32 %sum, i32 0" [src/conv.cpp:50]   --->   Operation 1543 'fcmp' 'tmp_8' <Predicate = (!icmp_ln32)> <Delay = 4.19> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 4.19> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 172 <SV = 171> <Delay = 4.99>
ST_172 : Operation 1544 [1/1] (0.00ns)   --->   "%bitcast_ln50 = bitcast i32 %sum" [src/conv.cpp:50]   --->   Operation 1544 'bitcast' 'bitcast_ln50' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_172 : Operation 1545 [1/1] (0.00ns)   --->   "%tmp_7 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln50, i32 23, i32 30" [src/conv.cpp:50]   --->   Operation 1545 'partselect' 'tmp_7' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_172 : Operation 1546 [1/1] (0.00ns)   --->   "%trunc_ln50 = trunc i32 %bitcast_ln50" [src/conv.cpp:50]   --->   Operation 1546 'trunc' 'trunc_ln50' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_172 : Operation 1547 [1/1] (1.31ns)   --->   "%icmp_ln50 = icmp_ne  i8 %tmp_7, i8 255" [src/conv.cpp:50]   --->   Operation 1547 'icmp' 'icmp_ln50' <Predicate = (!icmp_ln32)> <Delay = 1.31> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.02> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_172 : Operation 1548 [1/1] (2.02ns)   --->   "%icmp_ln50_1 = icmp_eq  i23 %trunc_ln50, i23 0" [src/conv.cpp:50]   --->   Operation 1548 'icmp' 'icmp_ln50_1' <Predicate = (!icmp_ln32)> <Delay = 2.02> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.02> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_172 : Operation 1549 [1/1] (0.00ns) (grouped into LUT with out node sum_1)   --->   "%or_ln50 = or i1 %icmp_ln50_1, i1 %icmp_ln50" [src/conv.cpp:50]   --->   Operation 1549 'or' 'or_ln50' <Predicate = (!icmp_ln32)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_172 : Operation 1550 [1/2] (4.19ns)   --->   "%tmp_8 = fcmp_olt  i32 %sum, i32 0" [src/conv.cpp:50]   --->   Operation 1550 'fcmp' 'tmp_8' <Predicate = (!icmp_ln32)> <Delay = 4.19> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 4.19> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_172 : Operation 1551 [1/1] (0.00ns) (grouped into LUT with out node sum_1)   --->   "%and_ln50 = and i1 %or_ln50, i1 %tmp_8" [src/conv.cpp:50]   --->   Operation 1551 'and' 'and_ln50' <Predicate = (!icmp_ln32)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_172 : Operation 1552 [1/1] (0.80ns) (out node of the LUT)   --->   "%sum_1 = select i1 %and_ln50, i32 0, i32 %sum" [src/conv.cpp:50]   --->   Operation 1552 'select' 'sum_1' <Predicate = (!icmp_ln32)> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 173 <SV = 172> <Delay = 2.77>
ST_173 : Operation 1553 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3_str"   --->   Operation 1553 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_173 : Operation 1554 [1/1] (0.00ns)   --->   "%empty_40 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 9216, i64 9216, i64 9216"   --->   Operation 1554 'speclooptripcount' 'empty_40' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_173 : Operation 1555 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 1555 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_173 : Operation 1556 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_33_2_VITIS_LOOP_34_3_str"   --->   Operation 1556 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_173 : Operation 1557 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 1557 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_173 : Operation 1558 [1/1] (0.00ns)   --->   "%specloopname_ln29 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [src/conv.cpp:29]   --->   Operation 1558 'specloopname' 'specloopname_ln29' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_173 : Operation 1559 [1/1] (0.00ns)   --->   "%zext_ln54_1 = zext i14 %add_ln54_1" [src/conv.cpp:54]   --->   Operation 1559 'zext' 'zext_ln54_1' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_173 : Operation 1560 [1/1] (0.00ns)   --->   "%feature_out_conv0_addr = getelementptr i32 %feature_out_conv0, i64 0, i64 %zext_ln54_1" [src/conv.cpp:54]   --->   Operation 1560 'getelementptr' 'feature_out_conv0_addr' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_173 : Operation 1561 [1/1] (2.77ns)   --->   "%store_ln54 = store i32 %sum_1, i14 %feature_out_conv0_addr" [src/conv.cpp:54]   --->   Operation 1561 'store' 'store_ln54' <Predicate = (!icmp_ln32)> <Delay = 2.77> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 9216> <RAM>
ST_173 : Operation 1562 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 1562 'br' 'br_ln0' <Predicate = (!icmp_ln32)> <Delay = 0.00>

State 174 <SV = 24> <Delay = 1.29>
ST_174 : Operation 1563 [1/1] (1.29ns)   --->   "%br_ln25 = br void %_Z11conv_layer0PfS_S_S_.exit.preheader" [src/pool.cpp:25]   --->   Operation 1563 'br' 'br_ln25' <Predicate = true> <Delay = 1.29>

State 175 <SV = 25> <Delay = 3.98>
ST_175 : Operation 1564 [1/1] (0.00ns)   --->   "%indvar_flatten262 = phi i12 %add_ln25_1, void %_Z11conv_layer0PfS_S_S_.exit, i12 0, void %_Z11conv_layer0PfS_S_S_.exit.preheader.preheader" [src/pool.cpp:25]   --->   Operation 1564 'phi' 'indvar_flatten262' <Predicate = true> <Delay = 0.00>
ST_175 : Operation 1565 [1/1] (0.00ns)   --->   "%indvar_flatten200 = phi i8 %select_ln26_5, void %_Z11conv_layer0PfS_S_S_.exit, i8 0, void %_Z11conv_layer0PfS_S_S_.exit.preheader.preheader" [src/pool.cpp:26]   --->   Operation 1565 'phi' 'indvar_flatten200' <Predicate = true> <Delay = 0.00>
ST_175 : Operation 1566 [1/1] (0.00ns)   --->   "%hout_1 = phi i4 %select_ln26_4, void %_Z11conv_layer0PfS_S_S_.exit, i4 0, void %_Z11conv_layer0PfS_S_S_.exit.preheader.preheader" [src/pool.cpp:26]   --->   Operation 1566 'phi' 'hout_1' <Predicate = true> <Delay = 0.00>
ST_175 : Operation 1567 [1/1] (0.00ns)   --->   "%wout_1 = phi i4 %wout_3, void %_Z11conv_layer0PfS_S_S_.exit, i4 0, void %_Z11conv_layer0PfS_S_S_.exit.preheader.preheader"   --->   Operation 1567 'phi' 'wout_1' <Predicate = true> <Delay = 0.00>
ST_175 : Operation 1568 [1/1] (1.54ns)   --->   "%add_ln25_1 = add i12 %indvar_flatten262, i12 1" [src/pool.cpp:25]   --->   Operation 1568 'add' 'add_ln25_1' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_175 : Operation 1569 [1/1] (1.82ns)   --->   "%icmp_ln25 = icmp_eq  i12 %indvar_flatten262, i12 2304" [src/pool.cpp:25]   --->   Operation 1569 'icmp' 'icmp_ln25' <Predicate = true> <Delay = 1.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.02> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_175 : Operation 1570 [1/1] (0.00ns)   --->   "%br_ln25 = br i1 %icmp_ln25, void %_Z11conv_layer0PfS_S_S_.exit, void %_Z11pool_layer0PfS_.exit" [src/pool.cpp:25]   --->   Operation 1570 'br' 'br_ln25' <Predicate = true> <Delay = 0.00>
ST_175 : Operation 1571 [1/1] (1.31ns)   --->   "%icmp_ln26 = icmp_eq  i8 %indvar_flatten200, i8 144" [src/pool.cpp:26]   --->   Operation 1571 'icmp' 'icmp_ln26' <Predicate = (!icmp_ln25)> <Delay = 1.31> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.02> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_175 : Operation 1572 [1/1] (0.83ns)   --->   "%select_ln25 = select i1 %icmp_ln26, i4 0, i4 %hout_1" [src/pool.cpp:25]   --->   Operation 1572 'select' 'select_ln25' <Predicate = (!icmp_ln25)> <Delay = 0.83> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_175 : Operation 1573 [1/1] (0.00ns) (grouped into LUT with out node and_ln25)   --->   "%xor_ln25 = xor i1 %icmp_ln26, i1 1" [src/pool.cpp:25]   --->   Operation 1573 'xor' 'xor_ln25' <Predicate = (!icmp_ln25)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_175 : Operation 1574 [1/1] (0.96ns)   --->   "%icmp_ln27 = icmp_eq  i4 %wout_1, i4 12" [src/pool.cpp:27]   --->   Operation 1574 'icmp' 'icmp_ln27' <Predicate = (!icmp_ln25)> <Delay = 0.96> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.02> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_175 : Operation 1575 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln25 = and i1 %icmp_ln27, i1 %xor_ln25" [src/pool.cpp:25]   --->   Operation 1575 'and' 'and_ln25' <Predicate = (!icmp_ln25)> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_175 : Operation 1576 [1/1] (0.99ns)   --->   "%hout_6 = add i4 %select_ln25, i4 1" [src/pool.cpp:26]   --->   Operation 1576 'add' 'hout_6' <Predicate = (!icmp_ln25)> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_175 : Operation 1577 [1/1] (0.00ns) (grouped into LUT with out node select_ln26)   --->   "%or_ln26 = or i1 %and_ln25, i1 %icmp_ln26" [src/pool.cpp:26]   --->   Operation 1577 'or' 'or_ln26' <Predicate = (!icmp_ln25)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_175 : Operation 1578 [1/1] (0.83ns) (out node of the LUT)   --->   "%select_ln26 = select i1 %or_ln26, i4 0, i4 %wout_1" [src/pool.cpp:26]   --->   Operation 1578 'select' 'select_ln26' <Predicate = (!icmp_ln25)> <Delay = 0.83> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_175 : Operation 1579 [1/1] (0.83ns)   --->   "%select_ln26_4 = select i1 %and_ln25, i4 %hout_6, i4 %select_ln25" [src/pool.cpp:26]   --->   Operation 1579 'select' 'select_ln26_4' <Predicate = (!icmp_ln25)> <Delay = 0.83> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_175 : Operation 1580 [1/1] (0.99ns)   --->   "%wout_3 = add i4 %select_ln26, i4 1" [src/pool.cpp:27]   --->   Operation 1580 'add' 'wout_3' <Predicate = (!icmp_ln25)> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_175 : Operation 1581 [1/1] (1.30ns)   --->   "%add_ln26_1 = add i8 %indvar_flatten200, i8 1" [src/pool.cpp:26]   --->   Operation 1581 'add' 'add_ln26_1' <Predicate = (!icmp_ln25)> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_175 : Operation 1582 [1/1] (0.44ns)   --->   "%select_ln26_5 = select i1 %icmp_ln26, i8 1, i8 %add_ln26_1" [src/pool.cpp:26]   --->   Operation 1582 'select' 'select_ln26_5' <Predicate = (!icmp_ln25)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 176 <SV = 26> <Delay = 6.88>
ST_176 : Operation 1583 [1/1] (0.00ns)   --->   "%cin_1 = phi i5 %select_ln25_1, void %_Z11conv_layer0PfS_S_S_.exit, i5 0, void %_Z11conv_layer0PfS_S_S_.exit.preheader.preheader" [src/pool.cpp:25]   --->   Operation 1583 'phi' 'cin_1' <Predicate = true> <Delay = 0.00>
ST_176 : Operation 1584 [1/1] (0.00ns)   --->   "%p_shl8 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i4.i8, i4 %hout_1, i8 0" [src/pool.cpp:26]   --->   Operation 1584 'bitconcatenate' 'p_shl8' <Predicate = (!icmp_ln26 & !and_ln25)> <Delay = 0.00>
ST_176 : Operation 1585 [1/1] (0.00ns)   --->   "%p_shl9 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i6, i4 %hout_1, i6 0" [src/pool.cpp:26]   --->   Operation 1585 'bitconcatenate' 'p_shl9' <Predicate = true> <Delay = 0.00>
ST_176 : Operation 1586 [1/1] (0.00ns)   --->   "%p_shl9_cast = zext i10 %p_shl9" [src/pool.cpp:26]   --->   Operation 1586 'zext' 'p_shl9_cast' <Predicate = (!icmp_ln26 & !and_ln25)> <Delay = 0.00>
ST_176 : Operation 1587 [1/1] (1.54ns)   --->   "%mul20_i = sub i12 %p_shl8, i12 %p_shl9_cast" [src/pool.cpp:26]   --->   Operation 1587 'sub' 'mul20_i' <Predicate = (!icmp_ln26 & !and_ln25)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_176 : Operation 1588 [1/1] (0.00ns)   --->   "%tmp_39 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %hout_1, i1 0" [src/pool.cpp:26]   --->   Operation 1588 'bitconcatenate' 'tmp_39' <Predicate = (!icmp_ln26 & !and_ln25)> <Delay = 0.00>
ST_176 : Operation 1589 [1/1] (0.00ns)   --->   "%p_shl6 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %hout_1, i4 0" [src/pool.cpp:26]   --->   Operation 1589 'bitconcatenate' 'p_shl6' <Predicate = (!icmp_ln26 & !and_ln25)> <Delay = 0.00>
ST_176 : Operation 1590 [1/1] (0.00ns)   --->   "%p_shl11_0_cast = zext i8 %p_shl6" [src/pool.cpp:26]   --->   Operation 1590 'zext' 'p_shl11_0_cast' <Predicate = (!icmp_ln26 & !and_ln25)> <Delay = 0.00>
ST_176 : Operation 1591 [1/1] (1.41ns)   --->   "%ret_1_0 = sub i10 %p_shl9, i10 %p_shl11_0_cast" [src/pool.cpp:26]   --->   Operation 1591 'sub' 'ret_1_0' <Predicate = (!icmp_ln26 & !and_ln25)> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_176 : Operation 1592 [1/1] (0.00ns)   --->   "%tmp_5 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %ret_1_0, i32 1, i32 9"   --->   Operation 1592 'partselect' 'tmp_5' <Predicate = (!icmp_ln26 & !and_ln25)> <Delay = 0.00>
ST_176 : Operation 1593 [1/1] (0.00ns)   --->   "%h_13748 = or i5 %tmp_39, i5 1" [src/pool.cpp:26]   --->   Operation 1593 'or' 'h_13748' <Predicate = (!icmp_ln26 & !and_ln25)> <Delay = 0.00>
ST_176 : Operation 1594 [1/1] (0.00ns)   --->   "%p_shl10_1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %h_13748, i5 0" [src/pool.cpp:26]   --->   Operation 1594 'bitconcatenate' 'p_shl10_1' <Predicate = (!icmp_ln26 & !and_ln25)> <Delay = 0.00>
ST_176 : Operation 1595 [1/1] (0.00ns)   --->   "%p_shl11_1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %h_13748, i3 0" [src/pool.cpp:26]   --->   Operation 1595 'bitconcatenate' 'p_shl11_1' <Predicate = (!icmp_ln26 & !and_ln25)> <Delay = 0.00>
ST_176 : Operation 1596 [1/1] (0.00ns)   --->   "%p_shl11_1_cast = zext i8 %p_shl11_1" [src/pool.cpp:26]   --->   Operation 1596 'zext' 'p_shl11_1_cast' <Predicate = (!icmp_ln26 & !and_ln25)> <Delay = 0.00>
ST_176 : Operation 1597 [1/1] (1.41ns)   --->   "%ret_1_1 = sub i10 %p_shl10_1, i10 %p_shl11_1_cast" [src/pool.cpp:26]   --->   Operation 1597 'sub' 'ret_1_1' <Predicate = (!icmp_ln26 & !and_ln25)> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_176 : Operation 1598 [1/1] (0.00ns)   --->   "%tmp_6 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %ret_1_1, i32 1, i32 9"   --->   Operation 1598 'partselect' 'tmp_6' <Predicate = (!icmp_ln26 & !and_ln25)> <Delay = 0.00>
ST_176 : Operation 1599 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 1599 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_176 : Operation 1600 [1/1] (1.02ns)   --->   "%add_ln25_2 = add i5 %cin_1, i5 1" [src/pool.cpp:25]   --->   Operation 1600 'add' 'add_ln25_2' <Predicate = (!icmp_ln25)> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_176 : Operation 1601 [1/1] (0.97ns)   --->   "%select_ln25_1 = select i1 %icmp_ln26, i5 %add_ln25_2, i5 %cin_1" [src/pool.cpp:25]   --->   Operation 1601 'select' 'select_ln25_1' <Predicate = (!icmp_ln25)> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_176 : Operation 1602 [1/1] (0.00ns)   --->   "%trunc_ln25 = trunc i5 %select_ln25_1" [src/pool.cpp:25]   --->   Operation 1602 'trunc' 'trunc_ln25' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_176 : Operation 1603 [1/1] (0.00ns) (grouped into LUT with out node lhs)   --->   "%select_ln25_2 = select i1 %icmp_ln26, i12 0, i12 %mul20_i" [src/pool.cpp:25]   --->   Operation 1603 'select' 'select_ln25_2' <Predicate = (!icmp_ln25 & !and_ln25)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_176 : Operation 1604 [1/1] (0.00ns) (grouped into LUT with out node select_ln26_2)   --->   "%add_ln_mid = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i9.i5, i9 0, i5 %add_ln25_2"   --->   Operation 1604 'bitconcatenate' 'add_ln_mid' <Predicate = (!icmp_ln25 & icmp_ln26 & !and_ln25)> <Delay = 0.00>
ST_176 : Operation 1605 [1/1] (0.00ns) (grouped into LUT with out node select_ln26_2)   --->   "%add_ln = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i9.i5, i9 %tmp_5, i5 %cin_1"   --->   Operation 1605 'bitconcatenate' 'add_ln' <Predicate = (!icmp_ln25 & !icmp_ln26 & !and_ln25)> <Delay = 0.00>
ST_176 : Operation 1606 [1/1] (0.00ns) (grouped into LUT with out node select_ln26_2)   --->   "%select_ln25_3 = select i1 %icmp_ln26, i14 %add_ln_mid, i14 %add_ln" [src/pool.cpp:25]   --->   Operation 1606 'select' 'select_ln25_3' <Predicate = (!icmp_ln25 & !and_ln25)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_176 : Operation 1607 [1/1] (0.00ns) (grouped into LUT with out node select_ln26_3)   --->   "%add_ln534_3_mid = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i9.i5, i9 12, i5 %add_ln25_2"   --->   Operation 1607 'bitconcatenate' 'add_ln534_3_mid' <Predicate = (!icmp_ln25 & icmp_ln26 & !and_ln25)> <Delay = 0.00>
ST_176 : Operation 1608 [1/1] (0.00ns) (grouped into LUT with out node select_ln26_3)   --->   "%add_ln534_s = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i9.i5, i9 %tmp_6, i5 %cin_1"   --->   Operation 1608 'bitconcatenate' 'add_ln534_s' <Predicate = (!icmp_ln25 & !icmp_ln26 & !and_ln25)> <Delay = 0.00>
ST_176 : Operation 1609 [1/1] (0.00ns) (grouped into LUT with out node select_ln26_3)   --->   "%select_ln25_4 = select i1 %icmp_ln26, i14 %add_ln534_3_mid, i14 %add_ln534_s" [src/pool.cpp:25]   --->   Operation 1609 'select' 'select_ln25_4' <Predicate = (!icmp_ln25 & !and_ln25)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_176 : Operation 1610 [1/1] (0.00ns)   --->   "%p_shl8_mid1 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i4.i8, i4 %hout_6, i8 0" [src/pool.cpp:26]   --->   Operation 1610 'bitconcatenate' 'p_shl8_mid1' <Predicate = (!icmp_ln25 & and_ln25)> <Delay = 0.00>
ST_176 : Operation 1611 [1/1] (0.00ns)   --->   "%p_shl9_mid1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i6, i4 %hout_6, i6 0" [src/pool.cpp:26]   --->   Operation 1611 'bitconcatenate' 'p_shl9_mid1' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_176 : Operation 1612 [1/1] (0.00ns)   --->   "%p_shl9_cast_mid1 = zext i10 %p_shl9_mid1" [src/pool.cpp:26]   --->   Operation 1612 'zext' 'p_shl9_cast_mid1' <Predicate = (!icmp_ln25 & and_ln25)> <Delay = 0.00>
ST_176 : Operation 1613 [1/1] (1.54ns)   --->   "%mul20_i_mid1 = sub i12 %p_shl8_mid1, i12 %p_shl9_cast_mid1" [src/pool.cpp:26]   --->   Operation 1613 'sub' 'mul20_i_mid1' <Predicate = (!icmp_ln25 & and_ln25)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_176 : Operation 1614 [1/1] (0.00ns) (grouped into LUT with out node lhs)   --->   "%select_ln26_1 = select i1 %and_ln25, i12 %mul20_i_mid1, i12 %select_ln25_2" [src/pool.cpp:26]   --->   Operation 1614 'select' 'select_ln26_1' <Predicate = (!icmp_ln25)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_176 : Operation 1615 [1/1] (0.00ns)   --->   "%p_mid = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %hout_6, i1 0" [src/pool.cpp:26]   --->   Operation 1615 'bitconcatenate' 'p_mid' <Predicate = (!icmp_ln25 & and_ln25)> <Delay = 0.00>
ST_176 : Operation 1616 [1/1] (0.00ns)   --->   "%p_shl11_0_mid1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %hout_6, i4 0" [src/pool.cpp:26]   --->   Operation 1616 'bitconcatenate' 'p_shl11_0_mid1' <Predicate = (!icmp_ln25 & and_ln25)> <Delay = 0.00>
ST_176 : Operation 1617 [1/1] (0.00ns)   --->   "%p_shl11_0_cast_mid1 = zext i8 %p_shl11_0_mid1" [src/pool.cpp:26]   --->   Operation 1617 'zext' 'p_shl11_0_cast_mid1' <Predicate = (!icmp_ln25 & and_ln25)> <Delay = 0.00>
ST_176 : Operation 1618 [1/1] (1.41ns)   --->   "%ret_1_0_mid1 = sub i10 %p_shl9_mid1, i10 %p_shl11_0_cast_mid1" [src/pool.cpp:26]   --->   Operation 1618 'sub' 'ret_1_0_mid1' <Predicate = (!icmp_ln25 & and_ln25)> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_176 : Operation 1619 [1/1] (0.00ns) (grouped into LUT with out node select_ln26_2)   --->   "%tmp_5_mid1 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %ret_1_0_mid1, i32 1, i32 9"   --->   Operation 1619 'partselect' 'tmp_5_mid1' <Predicate = (!icmp_ln25 & and_ln25)> <Delay = 0.00>
ST_176 : Operation 1620 [1/1] (0.00ns) (grouped into LUT with out node select_ln26_2)   --->   "%add_ln_mid1 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i9.i5, i9 %tmp_5_mid1, i5 %select_ln25_1"   --->   Operation 1620 'bitconcatenate' 'add_ln_mid1' <Predicate = (!icmp_ln25 & and_ln25)> <Delay = 0.00>
ST_176 : Operation 1621 [1/1] (0.58ns) (out node of the LUT)   --->   "%select_ln26_2 = select i1 %and_ln25, i14 %add_ln_mid1, i14 %select_ln25_3" [src/pool.cpp:26]   --->   Operation 1621 'select' 'select_ln26_2' <Predicate = (!icmp_ln25)> <Delay = 0.58> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_176 : Operation 1622 [1/1] (0.00ns)   --->   "%h_13748_mid1 = or i5 %p_mid, i5 1" [src/pool.cpp:26]   --->   Operation 1622 'or' 'h_13748_mid1' <Predicate = (!icmp_ln25 & and_ln25)> <Delay = 0.00>
ST_176 : Operation 1623 [1/1] (0.00ns)   --->   "%p_shl10_1_mid1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %h_13748_mid1, i5 0" [src/pool.cpp:26]   --->   Operation 1623 'bitconcatenate' 'p_shl10_1_mid1' <Predicate = (!icmp_ln25 & and_ln25)> <Delay = 0.00>
ST_176 : Operation 1624 [1/1] (0.00ns)   --->   "%p_shl11_1_mid1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %h_13748_mid1, i3 0" [src/pool.cpp:26]   --->   Operation 1624 'bitconcatenate' 'p_shl11_1_mid1' <Predicate = (!icmp_ln25 & and_ln25)> <Delay = 0.00>
ST_176 : Operation 1625 [1/1] (0.00ns)   --->   "%p_shl11_1_cast_mid1 = zext i8 %p_shl11_1_mid1" [src/pool.cpp:26]   --->   Operation 1625 'zext' 'p_shl11_1_cast_mid1' <Predicate = (!icmp_ln25 & and_ln25)> <Delay = 0.00>
ST_176 : Operation 1626 [1/1] (1.41ns)   --->   "%ret_1_1_mid1 = sub i10 %p_shl10_1_mid1, i10 %p_shl11_1_cast_mid1" [src/pool.cpp:26]   --->   Operation 1626 'sub' 'ret_1_1_mid1' <Predicate = (!icmp_ln25 & and_ln25)> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_176 : Operation 1627 [1/1] (0.00ns) (grouped into LUT with out node select_ln26_3)   --->   "%tmp_6_mid1 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %ret_1_1_mid1, i32 1, i32 9"   --->   Operation 1627 'partselect' 'tmp_6_mid1' <Predicate = (!icmp_ln25 & and_ln25)> <Delay = 0.00>
ST_176 : Operation 1628 [1/1] (0.00ns) (grouped into LUT with out node select_ln26_3)   --->   "%add_ln534_3_mid1 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i9.i5, i9 %tmp_6_mid1, i5 %select_ln25_1"   --->   Operation 1628 'bitconcatenate' 'add_ln534_3_mid1' <Predicate = (!icmp_ln25 & and_ln25)> <Delay = 0.00>
ST_176 : Operation 1629 [1/1] (0.58ns) (out node of the LUT)   --->   "%select_ln26_3 = select i1 %and_ln25, i14 %add_ln534_3_mid1, i14 %select_ln25_4" [src/pool.cpp:26]   --->   Operation 1629 'select' 'select_ln26_3' <Predicate = (!icmp_ln25)> <Delay = 0.58> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_176 : Operation 1630 [1/1] (0.00ns)   --->   "%shl_ln2 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %select_ln26, i1 0" [src/pool.cpp:35]   --->   Operation 1630 'bitconcatenate' 'shl_ln2' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_176 : Operation 1631 [1/1] (0.00ns)   --->   "%shl_ln3 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i4.i5, i4 %select_ln26, i5 0"   --->   Operation 1631 'bitconcatenate' 'shl_ln3' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_176 : Operation 1632 [1/1] (0.00ns)   --->   "%zext_ln1461 = zext i9 %shl_ln3"   --->   Operation 1632 'zext' 'zext_ln1461' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_176 : Operation 1633 [1/1] (1.52ns)   --->   "%add_ln534 = add i14 %select_ln26_2, i14 %zext_ln1461"   --->   Operation 1633 'add' 'add_ln534' <Predicate = (!icmp_ln25)> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_176 : Operation 1634 [1/1] (0.00ns)   --->   "%zext_ln36 = zext i14 %add_ln534" [src/pool.cpp:36]   --->   Operation 1634 'zext' 'zext_ln36' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_176 : Operation 1635 [1/1] (0.00ns)   --->   "%feature_out_conv0_addr_1 = getelementptr i32 %feature_out_conv0, i64 0, i64 %zext_ln36" [src/pool.cpp:36]   --->   Operation 1635 'getelementptr' 'feature_out_conv0_addr_1' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_176 : Operation 1636 [2/2] (2.77ns)   --->   "%feature_out_conv0_load = load i14 %feature_out_conv0_addr_1" [src/pool.cpp:36]   --->   Operation 1636 'load' 'feature_out_conv0_load' <Predicate = (!icmp_ln25)> <Delay = 2.77> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 9216> <RAM>
ST_176 : Operation 1637 [1/1] (0.00ns)   --->   "%or_ln301 = or i5 %shl_ln2, i5 1"   --->   Operation 1637 'or' 'or_ln301' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_176 : Operation 1638 [1/1] (0.00ns)   --->   "%shl_ln1345_1 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %or_ln301, i4 0"   --->   Operation 1638 'bitconcatenate' 'shl_ln1345_1' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_176 : Operation 1639 [1/1] (0.00ns)   --->   "%zext_ln534 = zext i9 %shl_ln1345_1"   --->   Operation 1639 'zext' 'zext_ln534' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_176 : Operation 1640 [1/1] (1.52ns)   --->   "%add_ln534_1 = add i14 %select_ln26_2, i14 %zext_ln534"   --->   Operation 1640 'add' 'add_ln534_1' <Predicate = (!icmp_ln25)> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_176 : Operation 1641 [1/1] (0.00ns)   --->   "%zext_ln36_1 = zext i14 %add_ln534_1" [src/pool.cpp:36]   --->   Operation 1641 'zext' 'zext_ln36_1' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_176 : Operation 1642 [1/1] (0.00ns)   --->   "%feature_out_conv0_addr_2 = getelementptr i32 %feature_out_conv0, i64 0, i64 %zext_ln36_1" [src/pool.cpp:36]   --->   Operation 1642 'getelementptr' 'feature_out_conv0_addr_2' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_176 : Operation 1643 [2/2] (2.77ns)   --->   "%feature_out_conv0_load_1 = load i14 %feature_out_conv0_addr_2" [src/pool.cpp:36]   --->   Operation 1643 'load' 'feature_out_conv0_load_1' <Predicate = (!icmp_ln25)> <Delay = 2.77> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 9216> <RAM>
ST_176 : Operation 1644 [1/1] (1.52ns)   --->   "%add_ln534_2 = add i14 %select_ln26_3, i14 %zext_ln1461"   --->   Operation 1644 'add' 'add_ln534_2' <Predicate = (!icmp_ln25)> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_176 : Operation 1645 [1/1] (0.00ns)   --->   "%zext_ln36_2 = zext i14 %add_ln534_2" [src/pool.cpp:36]   --->   Operation 1645 'zext' 'zext_ln36_2' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_176 : Operation 1646 [1/1] (0.00ns)   --->   "%feature_out_conv0_addr_3 = getelementptr i32 %feature_out_conv0, i64 0, i64 %zext_ln36_2" [src/pool.cpp:36]   --->   Operation 1646 'getelementptr' 'feature_out_conv0_addr_3' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_176 : Operation 1647 [2/2] (2.77ns)   --->   "%feature_out_conv0_load_2 = load i14 %feature_out_conv0_addr_3" [src/pool.cpp:36]   --->   Operation 1647 'load' 'feature_out_conv0_load_2' <Predicate = (!icmp_ln25)> <Delay = 2.77> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 9216> <RAM>
ST_176 : Operation 1648 [1/1] (1.52ns)   --->   "%add_ln534_3 = add i14 %select_ln26_3, i14 %zext_ln534"   --->   Operation 1648 'add' 'add_ln534_3' <Predicate = (!icmp_ln25)> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_176 : Operation 1649 [1/1] (0.00ns)   --->   "%zext_ln36_3 = zext i14 %add_ln534_3" [src/pool.cpp:36]   --->   Operation 1649 'zext' 'zext_ln36_3' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_176 : Operation 1650 [1/1] (0.00ns)   --->   "%feature_out_conv0_addr_4 = getelementptr i32 %feature_out_conv0, i64 0, i64 %zext_ln36_3" [src/pool.cpp:36]   --->   Operation 1650 'getelementptr' 'feature_out_conv0_addr_4' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_176 : Operation 1651 [2/2] (2.77ns)   --->   "%feature_out_conv0_load_3 = load i14 %feature_out_conv0_addr_4" [src/pool.cpp:36]   --->   Operation 1651 'load' 'feature_out_conv0_load_3' <Predicate = (!icmp_ln25)> <Delay = 2.77> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 9216> <RAM>
ST_176 : Operation 1652 [1/1] (0.00ns) (grouped into LUT with out node lhs)   --->   "%shl_ln4 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %select_ln26, i4 0" [src/pool.cpp:39]   --->   Operation 1652 'bitconcatenate' 'shl_ln4' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_176 : Operation 1653 [1/1] (0.00ns) (grouped into LUT with out node lhs)   --->   "%zext_ln39 = zext i8 %shl_ln4" [src/pool.cpp:39]   --->   Operation 1653 'zext' 'zext_ln39' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_176 : Operation 1654 [1/1] (1.54ns) (out node of the LUT)   --->   "%lhs = add i12 %zext_ln39, i12 %select_ln26_1" [src/pool.cpp:39]   --->   Operation 1654 'add' 'lhs' <Predicate = (!icmp_ln25)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_176 : Operation 1655 [1/1] (0.00ns)   --->   "%tmp_18 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %lhs, i32 4, i32 11"   --->   Operation 1655 'partselect' 'tmp_18' <Predicate = (!icmp_ln25)> <Delay = 0.00>

State 177 <SV = 27> <Delay = 6.96>
ST_177 : Operation 1656 [1/2] (2.77ns)   --->   "%feature_out_conv0_load = load i14 %feature_out_conv0_addr_1" [src/pool.cpp:36]   --->   Operation 1656 'load' 'feature_out_conv0_load' <Predicate = (!icmp_ln25)> <Delay = 2.77> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 9216> <RAM>
ST_177 : Operation 1657 [2/2] (4.19ns)   --->   "%tmp_9 = fcmp_olt  i32 %feature_out_conv0_load, i32 -1e+07" [src/pool.cpp:36]   --->   Operation 1657 'fcmp' 'tmp_9' <Predicate = (!icmp_ln25)> <Delay = 4.19> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 4.19> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_177 : Operation 1658 [1/2] (2.77ns)   --->   "%feature_out_conv0_load_1 = load i14 %feature_out_conv0_addr_2" [src/pool.cpp:36]   --->   Operation 1658 'load' 'feature_out_conv0_load_1' <Predicate = (!icmp_ln25)> <Delay = 2.77> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 9216> <RAM>
ST_177 : Operation 1659 [1/2] (2.77ns)   --->   "%feature_out_conv0_load_2 = load i14 %feature_out_conv0_addr_3" [src/pool.cpp:36]   --->   Operation 1659 'load' 'feature_out_conv0_load_2' <Predicate = (!icmp_ln25)> <Delay = 2.77> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 9216> <RAM>
ST_177 : Operation 1660 [1/2] (2.77ns)   --->   "%feature_out_conv0_load_3 = load i14 %feature_out_conv0_addr_4" [src/pool.cpp:36]   --->   Operation 1660 'load' 'feature_out_conv0_load_3' <Predicate = (!icmp_ln25)> <Delay = 2.77> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 9216> <RAM>

State 178 <SV = 28> <Delay = 4.99>
ST_178 : Operation 1661 [1/1] (0.00ns)   --->   "%bitcast_ln36 = bitcast i32 %feature_out_conv0_load" [src/pool.cpp:36]   --->   Operation 1661 'bitcast' 'bitcast_ln36' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_178 : Operation 1662 [1/1] (0.00ns)   --->   "%tmp = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln36, i32 23, i32 30" [src/pool.cpp:36]   --->   Operation 1662 'partselect' 'tmp' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_178 : Operation 1663 [1/1] (0.00ns)   --->   "%trunc_ln36 = trunc i32 %bitcast_ln36" [src/pool.cpp:36]   --->   Operation 1663 'trunc' 'trunc_ln36' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_178 : Operation 1664 [1/1] (1.31ns)   --->   "%icmp_ln36 = icmp_ne  i8 %tmp, i8 255" [src/pool.cpp:36]   --->   Operation 1664 'icmp' 'icmp_ln36' <Predicate = (!icmp_ln25)> <Delay = 1.31> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.02> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_178 : Operation 1665 [1/1] (2.02ns)   --->   "%icmp_ln36_1 = icmp_eq  i23 %trunc_ln36, i23 0" [src/pool.cpp:36]   --->   Operation 1665 'icmp' 'icmp_ln36_1' <Predicate = (!icmp_ln25)> <Delay = 2.02> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.02> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_178 : Operation 1666 [1/1] (0.00ns) (grouped into LUT with out node select_ln36)   --->   "%or_ln36 = or i1 %icmp_ln36_1, i1 %icmp_ln36" [src/pool.cpp:36]   --->   Operation 1666 'or' 'or_ln36' <Predicate = (!icmp_ln25)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_178 : Operation 1667 [1/2] (4.19ns)   --->   "%tmp_9 = fcmp_olt  i32 %feature_out_conv0_load, i32 -1e+07" [src/pool.cpp:36]   --->   Operation 1667 'fcmp' 'tmp_9' <Predicate = (!icmp_ln25)> <Delay = 4.19> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 4.19> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_178 : Operation 1668 [1/1] (0.00ns) (grouped into LUT with out node select_ln36)   --->   "%and_ln36 = and i1 %or_ln36, i1 %tmp_9" [src/pool.cpp:36]   --->   Operation 1668 'and' 'and_ln36' <Predicate = (!icmp_ln25)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_178 : Operation 1669 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln36 = select i1 %and_ln36, i32 -1e+07, i32 %feature_out_conv0_load" [src/pool.cpp:36]   --->   Operation 1669 'select' 'select_ln36' <Predicate = (!icmp_ln25)> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 179 <SV = 29> <Delay = 4.19>
ST_179 : Operation 1670 [2/2] (4.19ns)   --->   "%tmp_11 = fcmp_ogt  i32 %select_ln36, i32 %feature_out_conv0_load_1" [src/pool.cpp:36]   --->   Operation 1670 'fcmp' 'tmp_11' <Predicate = (!icmp_ln25)> <Delay = 4.19> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 4.19> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 180 <SV = 30> <Delay = 5.70>
ST_180 : Operation 1671 [1/1] (0.00ns)   --->   "%bitcast_ln36_1 = bitcast i32 %select_ln36" [src/pool.cpp:36]   --->   Operation 1671 'bitcast' 'bitcast_ln36_1' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_180 : Operation 1672 [1/1] (0.00ns)   --->   "%tmp_s = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln36_1, i32 23, i32 30" [src/pool.cpp:36]   --->   Operation 1672 'partselect' 'tmp_s' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_180 : Operation 1673 [1/1] (0.00ns)   --->   "%trunc_ln36_1 = trunc i32 %bitcast_ln36_1" [src/pool.cpp:36]   --->   Operation 1673 'trunc' 'trunc_ln36_1' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_180 : Operation 1674 [1/1] (0.00ns)   --->   "%bitcast_ln36_2 = bitcast i32 %feature_out_conv0_load_1" [src/pool.cpp:36]   --->   Operation 1674 'bitcast' 'bitcast_ln36_2' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_180 : Operation 1675 [1/1] (0.00ns)   --->   "%tmp_10 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln36_2, i32 23, i32 30" [src/pool.cpp:36]   --->   Operation 1675 'partselect' 'tmp_10' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_180 : Operation 1676 [1/1] (0.00ns)   --->   "%trunc_ln36_2 = trunc i32 %bitcast_ln36_2" [src/pool.cpp:36]   --->   Operation 1676 'trunc' 'trunc_ln36_2' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_180 : Operation 1677 [1/1] (1.31ns)   --->   "%icmp_ln36_2 = icmp_ne  i8 %tmp_s, i8 255" [src/pool.cpp:36]   --->   Operation 1677 'icmp' 'icmp_ln36_2' <Predicate = (!icmp_ln25)> <Delay = 1.31> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.02> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_180 : Operation 1678 [1/1] (2.02ns)   --->   "%icmp_ln36_3 = icmp_eq  i23 %trunc_ln36_1, i23 0" [src/pool.cpp:36]   --->   Operation 1678 'icmp' 'icmp_ln36_3' <Predicate = (!icmp_ln25)> <Delay = 2.02> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.02> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_180 : Operation 1679 [1/1] (0.00ns) (grouped into LUT with out node and_ln36_2)   --->   "%or_ln36_1 = or i1 %icmp_ln36_3, i1 %icmp_ln36_2" [src/pool.cpp:36]   --->   Operation 1679 'or' 'or_ln36_1' <Predicate = (!icmp_ln25)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_180 : Operation 1680 [1/1] (1.31ns)   --->   "%icmp_ln36_4 = icmp_ne  i8 %tmp_10, i8 255" [src/pool.cpp:36]   --->   Operation 1680 'icmp' 'icmp_ln36_4' <Predicate = (!icmp_ln25)> <Delay = 1.31> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.02> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_180 : Operation 1681 [1/1] (2.02ns)   --->   "%icmp_ln36_5 = icmp_eq  i23 %trunc_ln36_2, i23 0" [src/pool.cpp:36]   --->   Operation 1681 'icmp' 'icmp_ln36_5' <Predicate = (!icmp_ln25)> <Delay = 2.02> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.02> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_180 : Operation 1682 [1/1] (0.00ns) (grouped into LUT with out node and_ln36_2)   --->   "%or_ln36_2 = or i1 %icmp_ln36_5, i1 %icmp_ln36_4" [src/pool.cpp:36]   --->   Operation 1682 'or' 'or_ln36_2' <Predicate = (!icmp_ln25)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_180 : Operation 1683 [1/1] (0.00ns) (grouped into LUT with out node and_ln36_2)   --->   "%and_ln36_1 = and i1 %or_ln36_1, i1 %or_ln36_2" [src/pool.cpp:36]   --->   Operation 1683 'and' 'and_ln36_1' <Predicate = (!icmp_ln25)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_180 : Operation 1684 [1/2] (4.19ns)   --->   "%tmp_11 = fcmp_ogt  i32 %select_ln36, i32 %feature_out_conv0_load_1" [src/pool.cpp:36]   --->   Operation 1684 'fcmp' 'tmp_11' <Predicate = (!icmp_ln25)> <Delay = 4.19> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 4.19> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_180 : Operation 1685 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln36_2 = and i1 %and_ln36_1, i1 %tmp_11" [src/pool.cpp:36]   --->   Operation 1685 'and' 'and_ln36_2' <Predicate = (!icmp_ln25)> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_180 : Operation 1686 [1/1] (0.70ns) (out node of the LUT)   --->   "%select_ln36_1 = select i1 %and_ln36_2, i32 %select_ln36, i32 %feature_out_conv0_load_1" [src/pool.cpp:36]   --->   Operation 1686 'select' 'select_ln36_1' <Predicate = (!icmp_ln25)> <Delay = 0.70> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 181 <SV = 31> <Delay = 4.19>
ST_181 : Operation 1687 [2/2] (4.19ns)   --->   "%tmp_14 = fcmp_ogt  i32 %select_ln36_1, i32 %feature_out_conv0_load_2" [src/pool.cpp:36]   --->   Operation 1687 'fcmp' 'tmp_14' <Predicate = (!icmp_ln25)> <Delay = 4.19> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 4.19> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 182 <SV = 32> <Delay = 5.70>
ST_182 : Operation 1688 [1/1] (0.00ns)   --->   "%bitcast_ln36_3 = bitcast i32 %select_ln36_1" [src/pool.cpp:36]   --->   Operation 1688 'bitcast' 'bitcast_ln36_3' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_182 : Operation 1689 [1/1] (0.00ns)   --->   "%tmp_12 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln36_3, i32 23, i32 30" [src/pool.cpp:36]   --->   Operation 1689 'partselect' 'tmp_12' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_182 : Operation 1690 [1/1] (0.00ns)   --->   "%trunc_ln36_3 = trunc i32 %bitcast_ln36_3" [src/pool.cpp:36]   --->   Operation 1690 'trunc' 'trunc_ln36_3' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_182 : Operation 1691 [1/1] (0.00ns)   --->   "%bitcast_ln36_4 = bitcast i32 %feature_out_conv0_load_2" [src/pool.cpp:36]   --->   Operation 1691 'bitcast' 'bitcast_ln36_4' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_182 : Operation 1692 [1/1] (0.00ns)   --->   "%tmp_13 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln36_4, i32 23, i32 30" [src/pool.cpp:36]   --->   Operation 1692 'partselect' 'tmp_13' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_182 : Operation 1693 [1/1] (0.00ns)   --->   "%trunc_ln36_4 = trunc i32 %bitcast_ln36_4" [src/pool.cpp:36]   --->   Operation 1693 'trunc' 'trunc_ln36_4' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_182 : Operation 1694 [1/1] (1.31ns)   --->   "%icmp_ln36_6 = icmp_ne  i8 %tmp_12, i8 255" [src/pool.cpp:36]   --->   Operation 1694 'icmp' 'icmp_ln36_6' <Predicate = (!icmp_ln25)> <Delay = 1.31> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.02> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_182 : Operation 1695 [1/1] (2.02ns)   --->   "%icmp_ln36_7 = icmp_eq  i23 %trunc_ln36_3, i23 0" [src/pool.cpp:36]   --->   Operation 1695 'icmp' 'icmp_ln36_7' <Predicate = (!icmp_ln25)> <Delay = 2.02> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.02> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_182 : Operation 1696 [1/1] (0.00ns) (grouped into LUT with out node and_ln36_4)   --->   "%or_ln36_3 = or i1 %icmp_ln36_7, i1 %icmp_ln36_6" [src/pool.cpp:36]   --->   Operation 1696 'or' 'or_ln36_3' <Predicate = (!icmp_ln25)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_182 : Operation 1697 [1/1] (1.31ns)   --->   "%icmp_ln36_8 = icmp_ne  i8 %tmp_13, i8 255" [src/pool.cpp:36]   --->   Operation 1697 'icmp' 'icmp_ln36_8' <Predicate = (!icmp_ln25)> <Delay = 1.31> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.02> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_182 : Operation 1698 [1/1] (2.02ns)   --->   "%icmp_ln36_9 = icmp_eq  i23 %trunc_ln36_4, i23 0" [src/pool.cpp:36]   --->   Operation 1698 'icmp' 'icmp_ln36_9' <Predicate = (!icmp_ln25)> <Delay = 2.02> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.02> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_182 : Operation 1699 [1/1] (0.00ns) (grouped into LUT with out node and_ln36_4)   --->   "%or_ln36_4 = or i1 %icmp_ln36_9, i1 %icmp_ln36_8" [src/pool.cpp:36]   --->   Operation 1699 'or' 'or_ln36_4' <Predicate = (!icmp_ln25)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_182 : Operation 1700 [1/1] (0.00ns) (grouped into LUT with out node and_ln36_4)   --->   "%and_ln36_3 = and i1 %or_ln36_3, i1 %or_ln36_4" [src/pool.cpp:36]   --->   Operation 1700 'and' 'and_ln36_3' <Predicate = (!icmp_ln25)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_182 : Operation 1701 [1/2] (4.19ns)   --->   "%tmp_14 = fcmp_ogt  i32 %select_ln36_1, i32 %feature_out_conv0_load_2" [src/pool.cpp:36]   --->   Operation 1701 'fcmp' 'tmp_14' <Predicate = (!icmp_ln25)> <Delay = 4.19> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 4.19> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_182 : Operation 1702 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln36_4 = and i1 %and_ln36_3, i1 %tmp_14" [src/pool.cpp:36]   --->   Operation 1702 'and' 'and_ln36_4' <Predicate = (!icmp_ln25)> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_182 : Operation 1703 [1/1] (0.70ns) (out node of the LUT)   --->   "%select_ln36_2 = select i1 %and_ln36_4, i32 %select_ln36_1, i32 %feature_out_conv0_load_2" [src/pool.cpp:36]   --->   Operation 1703 'select' 'select_ln36_2' <Predicate = (!icmp_ln25)> <Delay = 0.70> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 183 <SV = 33> <Delay = 4.19>
ST_183 : Operation 1704 [2/2] (4.19ns)   --->   "%tmp_17 = fcmp_ogt  i32 %select_ln36_2, i32 %feature_out_conv0_load_3" [src/pool.cpp:36]   --->   Operation 1704 'fcmp' 'tmp_17' <Predicate = (!icmp_ln25)> <Delay = 4.19> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 4.19> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 184 <SV = 34> <Delay = 5.70>
ST_184 : Operation 1705 [1/1] (0.00ns)   --->   "%bitcast_ln36_5 = bitcast i32 %select_ln36_2" [src/pool.cpp:36]   --->   Operation 1705 'bitcast' 'bitcast_ln36_5' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_184 : Operation 1706 [1/1] (0.00ns)   --->   "%tmp_15 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln36_5, i32 23, i32 30" [src/pool.cpp:36]   --->   Operation 1706 'partselect' 'tmp_15' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_184 : Operation 1707 [1/1] (0.00ns)   --->   "%trunc_ln36_5 = trunc i32 %bitcast_ln36_5" [src/pool.cpp:36]   --->   Operation 1707 'trunc' 'trunc_ln36_5' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_184 : Operation 1708 [1/1] (0.00ns)   --->   "%bitcast_ln36_6 = bitcast i32 %feature_out_conv0_load_3" [src/pool.cpp:36]   --->   Operation 1708 'bitcast' 'bitcast_ln36_6' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_184 : Operation 1709 [1/1] (0.00ns)   --->   "%tmp_16 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln36_6, i32 23, i32 30" [src/pool.cpp:36]   --->   Operation 1709 'partselect' 'tmp_16' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_184 : Operation 1710 [1/1] (0.00ns)   --->   "%trunc_ln36_6 = trunc i32 %bitcast_ln36_6" [src/pool.cpp:36]   --->   Operation 1710 'trunc' 'trunc_ln36_6' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_184 : Operation 1711 [1/1] (1.31ns)   --->   "%icmp_ln36_10 = icmp_ne  i8 %tmp_15, i8 255" [src/pool.cpp:36]   --->   Operation 1711 'icmp' 'icmp_ln36_10' <Predicate = (!icmp_ln25)> <Delay = 1.31> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.02> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_184 : Operation 1712 [1/1] (2.02ns)   --->   "%icmp_ln36_11 = icmp_eq  i23 %trunc_ln36_5, i23 0" [src/pool.cpp:36]   --->   Operation 1712 'icmp' 'icmp_ln36_11' <Predicate = (!icmp_ln25)> <Delay = 2.02> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.02> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_184 : Operation 1713 [1/1] (0.00ns) (grouped into LUT with out node and_ln36_6)   --->   "%or_ln36_5 = or i1 %icmp_ln36_11, i1 %icmp_ln36_10" [src/pool.cpp:36]   --->   Operation 1713 'or' 'or_ln36_5' <Predicate = (!icmp_ln25)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_184 : Operation 1714 [1/1] (1.31ns)   --->   "%icmp_ln36_12 = icmp_ne  i8 %tmp_16, i8 255" [src/pool.cpp:36]   --->   Operation 1714 'icmp' 'icmp_ln36_12' <Predicate = (!icmp_ln25)> <Delay = 1.31> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.02> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_184 : Operation 1715 [1/1] (2.02ns)   --->   "%icmp_ln36_13 = icmp_eq  i23 %trunc_ln36_6, i23 0" [src/pool.cpp:36]   --->   Operation 1715 'icmp' 'icmp_ln36_13' <Predicate = (!icmp_ln25)> <Delay = 2.02> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.02> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_184 : Operation 1716 [1/1] (0.00ns) (grouped into LUT with out node and_ln36_6)   --->   "%or_ln36_6 = or i1 %icmp_ln36_13, i1 %icmp_ln36_12" [src/pool.cpp:36]   --->   Operation 1716 'or' 'or_ln36_6' <Predicate = (!icmp_ln25)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_184 : Operation 1717 [1/1] (0.00ns) (grouped into LUT with out node and_ln36_6)   --->   "%and_ln36_5 = and i1 %or_ln36_5, i1 %or_ln36_6" [src/pool.cpp:36]   --->   Operation 1717 'and' 'and_ln36_5' <Predicate = (!icmp_ln25)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_184 : Operation 1718 [1/2] (4.19ns)   --->   "%tmp_17 = fcmp_ogt  i32 %select_ln36_2, i32 %feature_out_conv0_load_3" [src/pool.cpp:36]   --->   Operation 1718 'fcmp' 'tmp_17' <Predicate = (!icmp_ln25)> <Delay = 4.19> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 4.19> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_184 : Operation 1719 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln36_6 = and i1 %and_ln36_5, i1 %tmp_17" [src/pool.cpp:36]   --->   Operation 1719 'and' 'and_ln36_6' <Predicate = (!icmp_ln25)> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_184 : Operation 1720 [1/1] (0.70ns) (out node of the LUT)   --->   "%select_ln36_3 = select i1 %and_ln36_6, i32 %select_ln36_2, i32 %feature_out_conv0_load_3" [src/pool.cpp:36]   --->   Operation 1720 'select' 'select_ln36_3' <Predicate = (!icmp_ln25)> <Delay = 0.70> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 185 <SV = 35> <Delay = 2.77>
ST_185 : Operation 1721 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_25_1_VITIS_LOOP_26_2_VITIS_LOOP_27_3_str"   --->   Operation 1721 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_185 : Operation 1722 [1/1] (0.00ns)   --->   "%empty_52 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 2304, i64 2304, i64 2304"   --->   Operation 1722 'speclooptripcount' 'empty_52' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_185 : Operation 1723 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 1723 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_185 : Operation 1724 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_26_2_VITIS_LOOP_27_3_str"   --->   Operation 1724 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_185 : Operation 1725 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 1725 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_185 : Operation 1726 [1/1] (0.00ns)   --->   "%specloopname_ln29 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [src/pool.cpp:29]   --->   Operation 1726 'specloopname' 'specloopname_ln29' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_185 : Operation 1727 [1/1] (0.00ns)   --->   "%ret = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %tmp_18, i4 %trunc_ln25"   --->   Operation 1727 'bitconcatenate' 'ret' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_185 : Operation 1728 [1/1] (0.00ns)   --->   "%zext_ln534_1 = zext i12 %ret"   --->   Operation 1728 'zext' 'zext_ln534_1' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_185 : Operation 1729 [1/1] (0.00ns)   --->   "%feature_out_pool0_addr = getelementptr i32 %feature_out_pool0, i64 0, i64 %zext_ln534_1" [src/pool.cpp:39]   --->   Operation 1729 'getelementptr' 'feature_out_pool0_addr' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_185 : Operation 1730 [1/1] (2.77ns)   --->   "%store_ln39 = store i32 %select_ln36_3, i12 %feature_out_pool0_addr" [src/pool.cpp:39]   --->   Operation 1730 'store' 'store_ln39' <Predicate = (!icmp_ln25)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2304> <RAM>
ST_185 : Operation 1731 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_Z11conv_layer0PfS_S_S_.exit.preheader"   --->   Operation 1731 'br' 'br_ln0' <Predicate = (!icmp_ln25)> <Delay = 0.00>

State 186 <SV = 27> <Delay = 1.29>
ST_186 : Operation 1732 [1/1] (0.00ns)   --->   "%trunc_ln4 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %b_conv1_read, i32 2, i32 63" [src/conv.cpp:68]   --->   Operation 1732 'partselect' 'trunc_ln4' <Predicate = true> <Delay = 0.00>
ST_186 : Operation 1733 [1/1] (0.00ns)   --->   "%sext_ln68 = sext i62 %trunc_ln4" [src/conv.cpp:68]   --->   Operation 1733 'sext' 'sext_ln68' <Predicate = true> <Delay = 0.00>
ST_186 : Operation 1734 [1/1] (1.29ns)   --->   "%br_ln68 = br void" [src/conv.cpp:68]   --->   Operation 1734 'br' 'br_ln68' <Predicate = true> <Delay = 1.29>

State 187 <SV = 28> <Delay = 4.92>
ST_187 : Operation 1735 [1/1] (0.00ns)   --->   "%indvar_flatten333 = phi i12 0, void %_Z11pool_layer0PfS_.exit, i12 %add_ln68, void" [src/conv.cpp:68]   --->   Operation 1735 'phi' 'indvar_flatten333' <Predicate = true> <Delay = 0.00>
ST_187 : Operation 1736 [1/1] (0.00ns)   --->   "%cout_1 = phi i6 0, void %_Z11pool_layer0PfS_.exit, i6 %select_ln68_1, void" [src/conv.cpp:68]   --->   Operation 1736 'phi' 'cout_1' <Predicate = true> <Delay = 0.00>
ST_187 : Operation 1737 [1/1] (0.00ns)   --->   "%indvar_flatten310 = phi i8 0, void %_Z11pool_layer0PfS_.exit, i8 %select_ln69_3, void" [src/conv.cpp:69]   --->   Operation 1737 'phi' 'indvar_flatten310' <Predicate = true> <Delay = 0.00>
ST_187 : Operation 1738 [1/1] (0.00ns)   --->   "%hout_2 = phi i4 0, void %_Z11pool_layer0PfS_.exit, i4 %select_ln69_2, void" [src/conv.cpp:69]   --->   Operation 1738 'phi' 'hout_2' <Predicate = true> <Delay = 0.00>
ST_187 : Operation 1739 [1/1] (0.00ns)   --->   "%wout_2 = phi i4 0, void %_Z11pool_layer0PfS_.exit, i4 %add_ln70, void" [src/conv.cpp:70]   --->   Operation 1739 'phi' 'wout_2' <Predicate = true> <Delay = 0.00>
ST_187 : Operation 1740 [1/1] (1.54ns)   --->   "%add_ln68 = add i12 %indvar_flatten333, i12 1" [src/conv.cpp:68]   --->   Operation 1740 'add' 'add_ln68' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_187 : Operation 1741 [1/1] (0.00ns)   --->   "%empty_53 = trunc i4 %hout_2" [src/conv.cpp:69]   --->   Operation 1741 'trunc' 'empty_53' <Predicate = true> <Delay = 0.00>
ST_187 : Operation 1742 [1/1] (1.82ns)   --->   "%icmp_ln68 = icmp_eq  i12 %indvar_flatten333, i12 2048" [src/conv.cpp:68]   --->   Operation 1742 'icmp' 'icmp_ln68' <Predicate = true> <Delay = 1.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.02> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_187 : Operation 1743 [1/1] (0.00ns)   --->   "%br_ln68 = br i1 %icmp_ln68, void %.split35, void %_Z11conv_layer1PfS_S_S_.exit.preheader.preheader" [src/conv.cpp:68]   --->   Operation 1743 'br' 'br_ln68' <Predicate = true> <Delay = 0.00>
ST_187 : Operation 1744 [1/1] (1.31ns)   --->   "%icmp_ln69 = icmp_eq  i8 %indvar_flatten310, i8 64" [src/conv.cpp:69]   --->   Operation 1744 'icmp' 'icmp_ln69' <Predicate = (!icmp_ln68)> <Delay = 1.31> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.02> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_187 : Operation 1745 [1/1] (1.28ns)   --->   "%add_ln68_2 = add i6 %cout_1, i6 1" [src/conv.cpp:68]   --->   Operation 1745 'add' 'add_ln68_2' <Predicate = (!icmp_ln68)> <Delay = 1.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_187 : Operation 1746 [1/1] (0.97ns)   --->   "%select_ln68_1 = select i1 %icmp_ln69, i6 %add_ln68_2, i6 %cout_1" [src/conv.cpp:68]   --->   Operation 1746 'select' 'select_ln68_1' <Predicate = (!icmp_ln68)> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_187 : Operation 1747 [1/1] (0.00ns)   --->   "%zext_ln68_1 = zext i6 %select_ln68_1" [src/conv.cpp:68]   --->   Operation 1747 'zext' 'zext_ln68_1' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_187 : Operation 1748 [1/1] (2.64ns)   --->   "%add_ln68_1 = add i63 %zext_ln68_1, i63 %sext_ln68" [src/conv.cpp:68]   --->   Operation 1748 'add' 'add_ln68_1' <Predicate = (!icmp_ln68)> <Delay = 2.64> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_187 : Operation 1749 [1/1] (0.00ns)   --->   "%sext_ln68_1 = sext i63 %add_ln68_1" [src/conv.cpp:68]   --->   Operation 1749 'sext' 'sext_ln68_1' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_187 : Operation 1750 [1/1] (0.00ns)   --->   "%gmem_addr_59 = getelementptr i32 %gmem, i64 %sext_ln68_1" [src/conv.cpp:68]   --->   Operation 1750 'getelementptr' 'gmem_addr_59' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_187 : Operation 1751 [1/1] (0.00ns)   --->   "%trunc_ln68 = trunc i6 %select_ln68_1" [src/conv.cpp:68]   --->   Operation 1751 'trunc' 'trunc_ln68' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_187 : Operation 1752 [1/1] (1.29ns)   --->   "%br_ln47 = br void %_Z11conv_layer1PfS_S_S_.exit.preheader" [src/pool.cpp:47]   --->   Operation 1752 'br' 'br_ln47' <Predicate = (icmp_ln68)> <Delay = 1.29>

State 188 <SV = 29> <Delay = 7.30>
ST_188 : Operation 1753 [7/7] (7.30ns)   --->   "%gmem_load_57_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_59, i32 1" [src/conv.cpp:68]   --->   Operation 1753 'readreq' 'gmem_load_57_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 189 <SV = 30> <Delay = 7.30>
ST_189 : Operation 1754 [6/7] (7.30ns)   --->   "%gmem_load_57_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_59, i32 1" [src/conv.cpp:68]   --->   Operation 1754 'readreq' 'gmem_load_57_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 190 <SV = 31> <Delay = 7.30>
ST_190 : Operation 1755 [5/7] (7.30ns)   --->   "%gmem_load_57_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_59, i32 1" [src/conv.cpp:68]   --->   Operation 1755 'readreq' 'gmem_load_57_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 191 <SV = 32> <Delay = 7.30>
ST_191 : Operation 1756 [4/7] (7.30ns)   --->   "%gmem_load_57_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_59, i32 1" [src/conv.cpp:68]   --->   Operation 1756 'readreq' 'gmem_load_57_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 192 <SV = 33> <Delay = 7.30>
ST_192 : Operation 1757 [3/7] (7.30ns)   --->   "%gmem_load_57_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_59, i32 1" [src/conv.cpp:68]   --->   Operation 1757 'readreq' 'gmem_load_57_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 193 <SV = 34> <Delay = 7.30>
ST_193 : Operation 1758 [2/7] (7.30ns)   --->   "%gmem_load_57_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_59, i32 1" [src/conv.cpp:68]   --->   Operation 1758 'readreq' 'gmem_load_57_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 194 <SV = 35> <Delay = 7.30>
ST_194 : Operation 1759 [1/7] (7.30ns)   --->   "%gmem_load_57_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_59, i32 1" [src/conv.cpp:68]   --->   Operation 1759 'readreq' 'gmem_load_57_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 195 <SV = 36> <Delay = 7.30>
ST_195 : Operation 1760 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_68_1_VITIS_LOOP_69_2_VITIS_LOOP_70_3_str"   --->   Operation 1760 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_195 : Operation 1761 [1/1] (0.00ns)   --->   "%empty_55 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 2048, i64 2048, i64 2048"   --->   Operation 1761 'speclooptripcount' 'empty_55' <Predicate = true> <Delay = 0.00>
ST_195 : Operation 1762 [1/1] (0.83ns)   --->   "%select_ln68 = select i1 %icmp_ln69, i4 0, i4 %hout_2" [src/conv.cpp:68]   --->   Operation 1762 'select' 'select_ln68' <Predicate = true> <Delay = 0.83> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_195 : Operation 1763 [1/1] (0.00ns)   --->   "%zext_ln68 = zext i6 %select_ln68_1" [src/conv.cpp:68]   --->   Operation 1763 'zext' 'zext_ln68' <Predicate = true> <Delay = 0.00>
ST_195 : Operation 1764 [1/1] (7.30ns)   --->   "%gmem_addr_59_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_59" [src/conv.cpp:68]   --->   Operation 1764 'read' 'gmem_addr_59_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_195 : Operation 1765 [1/1] (0.00ns)   --->   "%bitcast_ln68 = bitcast i32 %gmem_addr_59_read" [src/conv.cpp:68]   --->   Operation 1765 'bitcast' 'bitcast_ln68' <Predicate = true> <Delay = 0.00>
ST_195 : Operation 1766 [1/1] (0.00ns) (grouped into LUT with out node select_ln69_1)   --->   "%select_ln68_2 = select i1 %icmp_ln69, i3 0, i3 %empty_53" [src/conv.cpp:68]   --->   Operation 1766 'select' 'select_ln68_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_195 : Operation 1767 [1/1] (0.00ns) (grouped into LUT with out node and_ln68)   --->   "%xor_ln68 = xor i1 %icmp_ln69, i1 1" [src/conv.cpp:68]   --->   Operation 1767 'xor' 'xor_ln68' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_195 : Operation 1768 [1/1] (0.96ns)   --->   "%icmp_ln70 = icmp_eq  i4 %wout_2, i4 8" [src/conv.cpp:70]   --->   Operation 1768 'icmp' 'icmp_ln70' <Predicate = true> <Delay = 0.96> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.02> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_195 : Operation 1769 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln68 = and i1 %icmp_ln70, i1 %xor_ln68" [src/conv.cpp:68]   --->   Operation 1769 'and' 'and_ln68' <Predicate = true> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_195 : Operation 1770 [1/1] (0.99ns)   --->   "%add_ln69 = add i4 %select_ln68, i4 1" [src/conv.cpp:69]   --->   Operation 1770 'add' 'add_ln69' <Predicate = true> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_195 : Operation 1771 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_69_2_VITIS_LOOP_70_3_str"   --->   Operation 1771 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_195 : Operation 1772 [1/1] (0.00ns) (grouped into LUT with out node select_ln69)   --->   "%or_ln69 = or i1 %and_ln68, i1 %icmp_ln69" [src/conv.cpp:69]   --->   Operation 1772 'or' 'or_ln69' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_195 : Operation 1773 [1/1] (0.83ns) (out node of the LUT)   --->   "%select_ln69 = select i1 %or_ln69, i4 0, i4 %wout_2" [src/conv.cpp:69]   --->   Operation 1773 'select' 'select_ln69' <Predicate = true> <Delay = 0.83> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_195 : Operation 1774 [1/1] (0.00ns) (grouped into LUT with out node select_ln69_1)   --->   "%empty_56 = trunc i4 %add_ln69" [src/conv.cpp:69]   --->   Operation 1774 'trunc' 'empty_56' <Predicate = true> <Delay = 0.00>
ST_195 : Operation 1775 [1/1] (0.79ns) (out node of the LUT)   --->   "%select_ln69_1 = select i1 %and_ln68, i3 %empty_56, i3 %select_ln68_2" [src/conv.cpp:69]   --->   Operation 1775 'select' 'select_ln69_1' <Predicate = true> <Delay = 0.79> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_195 : Operation 1776 [1/1] (0.00ns)   --->   "%zext_ln69 = zext i3 %select_ln69_1" [src/conv.cpp:69]   --->   Operation 1776 'zext' 'zext_ln69' <Predicate = true> <Delay = 0.00>
ST_195 : Operation 1777 [1/1] (0.83ns)   --->   "%select_ln69_2 = select i1 %and_ln68, i4 %add_ln69, i4 %select_ln68" [src/conv.cpp:69]   --->   Operation 1777 'select' 'select_ln69_2' <Predicate = true> <Delay = 0.83> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_195 : Operation 1778 [1/1] (0.00ns)   --->   "%specloopname_ln65 = specloopname void @_ssdm_op_SpecLoopName, void @empty_0" [src/conv.cpp:65]   --->   Operation 1778 'specloopname' 'specloopname_ln65' <Predicate = true> <Delay = 0.00>
ST_195 : Operation 1779 [1/1] (0.00ns)   --->   "%trunc_ln77 = trunc i4 %select_ln69" [src/conv.cpp:77]   --->   Operation 1779 'trunc' 'trunc_ln77' <Predicate = true> <Delay = 0.00>
ST_195 : Operation 1780 [1/1] (0.00ns)   --->   "%zext_ln73 = zext i3 %trunc_ln77" [src/conv.cpp:73]   --->   Operation 1780 'zext' 'zext_ln73' <Predicate = true> <Delay = 0.00>
ST_195 : Operation 1781 [1/1] (0.00ns)   --->   "%tmp_43 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i3.i4, i3 %trunc_ln77, i4 0" [src/conv.cpp:77]   --->   Operation 1781 'bitconcatenate' 'tmp_43' <Predicate = true> <Delay = 0.00>
ST_195 : Operation 1782 [1/1] (0.00ns)   --->   "%mul_i_i_i_cast_mid1296 = zext i7 %tmp_43" [src/conv.cpp:77]   --->   Operation 1782 'zext' 'mul_i_i_i_cast_mid1296' <Predicate = true> <Delay = 0.00>
ST_195 : Operation 1783 [1/1] (1.29ns)   --->   "%br_ln73 = br void" [src/conv.cpp:73]   --->   Operation 1783 'br' 'br_ln73' <Predicate = true> <Delay = 1.29>

State 196 <SV = 37> <Delay = 1.76>
ST_196 : Operation 1784 [1/1] (0.00ns)   --->   "%indvar_flatten302 = phi i9 0, void %.split35, i9 %add_ln73, void %.split29" [src/conv.cpp:73]   --->   Operation 1784 'phi' 'indvar_flatten302' <Predicate = true> <Delay = 0.00>
ST_196 : Operation 1785 [1/1] (0.00ns)   --->   "%indvar_flatten270 = phi i8 0, void %.split35, i8 %select_ln74_1, void %.split29" [src/conv.cpp:74]   --->   Operation 1785 'phi' 'indvar_flatten270' <Predicate = true> <Delay = 0.00>
ST_196 : Operation 1786 [1/1] (1.36ns)   --->   "%add_ln73 = add i9 %indvar_flatten302, i9 1" [src/conv.cpp:73]   --->   Operation 1786 'add' 'add_ln73' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_196 : Operation 1787 [1/1] (1.62ns)   --->   "%icmp_ln73 = icmp_eq  i9 %indvar_flatten302, i9 400" [src/conv.cpp:73]   --->   Operation 1787 'icmp' 'icmp_ln73' <Predicate = true> <Delay = 1.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.02> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_196 : Operation 1788 [1/1] (0.00ns)   --->   "%br_ln73 = br i1 %icmp_ln73, void %.split29, void" [src/conv.cpp:73]   --->   Operation 1788 'br' 'br_ln73' <Predicate = true> <Delay = 0.00>
ST_196 : Operation 1789 [1/1] (1.31ns)   --->   "%icmp_ln74 = icmp_eq  i8 %indvar_flatten270, i8 80" [src/conv.cpp:74]   --->   Operation 1789 'icmp' 'icmp_ln74' <Predicate = (!icmp_ln73)> <Delay = 1.31> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.02> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_196 : Operation 1790 [1/1] (1.30ns)   --->   "%add_ln74_1 = add i8 %indvar_flatten270, i8 1" [src/conv.cpp:74]   --->   Operation 1790 'add' 'add_ln74_1' <Predicate = (!icmp_ln73)> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_196 : Operation 1791 [1/1] (0.44ns)   --->   "%select_ln74_1 = select i1 %icmp_ln74, i8 1, i8 %add_ln74_1" [src/conv.cpp:74]   --->   Operation 1791 'select' 'select_ln74_1' <Predicate = (!icmp_ln73)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 197 <SV = 38> <Delay = 6.97>
ST_197 : Operation 1792 [1/1] (0.00ns)   --->   "%kh = phi i3 0, void %.split35, i3 %select_ln73, void %.split29" [src/conv.cpp:73]   --->   Operation 1792 'phi' 'kh' <Predicate = true> <Delay = 0.00>
ST_197 : Operation 1793 [1/1] (0.00ns)   --->   "%kw = phi i3 0, void %.split35, i3 %select_ln74, void %.split29" [src/conv.cpp:74]   --->   Operation 1793 'phi' 'kw' <Predicate = true> <Delay = 0.00>
ST_197 : Operation 1794 [1/1] (0.00ns)   --->   "%cin_3 = phi i5 0, void %.split35, i5 %add_ln78, void %.split29" [src/conv.cpp:78]   --->   Operation 1794 'phi' 'cin_3' <Predicate = true> <Delay = 0.00>
ST_197 : Operation 1795 [1/1] (0.00ns)   --->   "%tmp_44 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i3.i9, i3 %kh, i9 0" [src/conv.cpp:73]   --->   Operation 1795 'bitconcatenate' 'tmp_44' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_197 : Operation 1796 [1/1] (0.00ns)   --->   "%p_cast52 = zext i12 %tmp_44" [src/conv.cpp:73]   --->   Operation 1796 'zext' 'p_cast52' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_197 : Operation 1797 [1/1] (0.00ns)   --->   "%tmp_45 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i3.i11, i3 %kh, i11 0" [src/conv.cpp:73]   --->   Operation 1797 'bitconcatenate' 'tmp_45' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_197 : Operation 1798 [1/1] (1.52ns)   --->   "%add_ln81 = add i14 %tmp_45, i14 %p_cast52" [src/conv.cpp:81]   --->   Operation 1798 'add' 'add_ln81' <Predicate = (!icmp_ln74)> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_197 : Operation 1799 [1/1] (0.79ns)   --->   "%select_ln65 = select i1 %icmp_ln74, i3 0, i3 %kw" [src/conv.cpp:65]   --->   Operation 1799 'select' 'select_ln65' <Predicate = (!icmp_ln73)> <Delay = 0.79> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_197 : Operation 1800 [1/1] (0.76ns)   --->   "%add_ln73_1 = add i3 %kh, i3 1" [src/conv.cpp:73]   --->   Operation 1800 'add' 'add_ln73_1' <Predicate = (!icmp_ln73)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_197 : Operation 1801 [1/1] (0.00ns)   --->   "%p_mid3 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i3.i9, i3 %add_ln73_1, i9 0" [src/conv.cpp:73]   --->   Operation 1801 'bitconcatenate' 'p_mid3' <Predicate = (!icmp_ln73 & icmp_ln74)> <Delay = 0.00>
ST_197 : Operation 1802 [1/1] (0.00ns)   --->   "%p_cast52_mid1 = zext i12 %p_mid3" [src/conv.cpp:73]   --->   Operation 1802 'zext' 'p_cast52_mid1' <Predicate = (!icmp_ln73 & icmp_ln74)> <Delay = 0.00>
ST_197 : Operation 1803 [1/1] (0.00ns)   --->   "%p_mid4 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i3.i11, i3 %add_ln73_1, i11 0" [src/conv.cpp:73]   --->   Operation 1803 'bitconcatenate' 'p_mid4' <Predicate = (!icmp_ln73 & icmp_ln74)> <Delay = 0.00>
ST_197 : Operation 1804 [1/1] (1.52ns)   --->   "%add_ln81_3 = add i14 %p_mid4, i14 %p_cast52_mid1" [src/conv.cpp:81]   --->   Operation 1804 'add' 'add_ln81_3' <Predicate = (!icmp_ln73 & icmp_ln74)> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_197 : Operation 1805 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_1)   --->   "%select_ln65_2 = select i1 %icmp_ln74, i14 %add_ln81_3, i14 %add_ln81" [src/conv.cpp:65]   --->   Operation 1805 'select' 'select_ln65_2' <Predicate = (!icmp_ln73)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_197 : Operation 1806 [1/1] (0.00ns) (grouped into LUT with out node and_ln65)   --->   "%xor_ln65 = xor i1 %icmp_ln74, i1 1" [src/conv.cpp:65]   --->   Operation 1806 'xor' 'xor_ln65' <Predicate = (!icmp_ln73)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_197 : Operation 1807 [1/1] (0.97ns)   --->   "%icmp_ln78 = icmp_eq  i5 %cin_3, i5 16" [src/conv.cpp:78]   --->   Operation 1807 'icmp' 'icmp_ln78' <Predicate = (!icmp_ln73)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.02> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_197 : Operation 1808 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln65 = and i1 %icmp_ln78, i1 %xor_ln65" [src/conv.cpp:65]   --->   Operation 1808 'and' 'and_ln65' <Predicate = (!icmp_ln73)> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_197 : Operation 1809 [1/1] (0.79ns)   --->   "%select_ln73 = select i1 %icmp_ln74, i3 %add_ln73_1, i3 %kh" [src/conv.cpp:73]   --->   Operation 1809 'select' 'select_ln73' <Predicate = (!icmp_ln73)> <Delay = 0.79> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_197 : Operation 1810 [1/1] (0.76ns)   --->   "%kw_2 = add i3 %select_ln65, i3 1" [src/conv.cpp:74]   --->   Operation 1810 'add' 'kw_2' <Predicate = (!icmp_ln73)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_197 : Operation 1811 [1/1] (0.00ns) (grouped into LUT with out node select_ln76)   --->   "%or_ln76 = or i1 %and_ln65, i1 %icmp_ln74" [src/conv.cpp:76]   --->   Operation 1811 'or' 'or_ln76' <Predicate = (!icmp_ln73)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_197 : Operation 1812 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln76 = select i1 %or_ln76, i5 0, i5 %cin_3" [src/conv.cpp:76]   --->   Operation 1812 'select' 'select_ln76' <Predicate = (!icmp_ln73)> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_197 : Operation 1813 [1/1] (0.79ns)   --->   "%select_ln74 = select i1 %and_ln65, i3 %kw_2, i3 %select_ln65" [src/conv.cpp:74]   --->   Operation 1813 'select' 'select_ln74' <Predicate = (!icmp_ln73)> <Delay = 0.79> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_197 : Operation 1814 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_1)   --->   "%trunc_ln81 = trunc i5 %select_ln76" [src/conv.cpp:81]   --->   Operation 1814 'trunc' 'trunc_ln81' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_197 : Operation 1815 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_1)   --->   "%tmp3 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i3.i4.i5, i3 %select_ln74, i4 %trunc_ln81, i5 %trunc_ln68" [src/conv.cpp:81]   --->   Operation 1815 'bitconcatenate' 'tmp3' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_197 : Operation 1816 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_1)   --->   "%zext_ln81 = zext i12 %tmp3" [src/conv.cpp:81]   --->   Operation 1816 'zext' 'zext_ln81' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_197 : Operation 1817 [1/1] (1.52ns) (out node of the LUT)   --->   "%add_ln81_1 = add i14 %zext_ln81, i14 %select_ln65_2" [src/conv.cpp:81]   --->   Operation 1817 'add' 'add_ln81_1' <Predicate = (!icmp_ln73)> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_197 : Operation 1818 [1/1] (0.00ns)   --->   "%shl_ln81_1 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i14.i2, i14 %add_ln81_1, i2 0" [src/conv.cpp:81]   --->   Operation 1818 'bitconcatenate' 'shl_ln81_1' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_197 : Operation 1819 [1/1] (0.00ns)   --->   "%zext_ln81_1 = zext i16 %shl_ln81_1" [src/conv.cpp:81]   --->   Operation 1819 'zext' 'zext_ln81_1' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_197 : Operation 1820 [1/1] (2.69ns)   --->   "%add_ln81_2 = add i64 %zext_ln81_1, i64 %w_conv1_read" [src/conv.cpp:81]   --->   Operation 1820 'add' 'add_ln81_2' <Predicate = (!icmp_ln73)> <Delay = 2.69> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_197 : Operation 1821 [1/1] (0.00ns)   --->   "%trunc_ln81_1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln81_2, i32 2, i32 63" [src/conv.cpp:81]   --->   Operation 1821 'partselect' 'trunc_ln81_1' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_197 : Operation 1822 [1/1] (0.00ns)   --->   "%sext_ln81 = sext i62 %trunc_ln81_1" [src/conv.cpp:81]   --->   Operation 1822 'sext' 'sext_ln81' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_197 : Operation 1823 [1/1] (0.00ns)   --->   "%gmem_addr_11 = getelementptr i32 %gmem, i64 %sext_ln81" [src/conv.cpp:81]   --->   Operation 1823 'getelementptr' 'gmem_addr_11' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_197 : Operation 1824 [1/1] (1.02ns)   --->   "%add_ln78 = add i5 %select_ln76, i5 1" [src/conv.cpp:78]   --->   Operation 1824 'add' 'add_ln78' <Predicate = (!icmp_ln73)> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 198 <SV = 39> <Delay = 7.30>
ST_198 : Operation 1825 [7/7] (7.30ns)   --->   "%gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_11, i32 1" [src/conv.cpp:81]   --->   Operation 1825 'readreq' 'gmem_load_9_req' <Predicate = (!icmp_ln73)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 199 <SV = 40> <Delay = 7.30>
ST_199 : Operation 1826 [6/7] (7.30ns)   --->   "%gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_11, i32 1" [src/conv.cpp:81]   --->   Operation 1826 'readreq' 'gmem_load_9_req' <Predicate = (!icmp_ln73)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 200 <SV = 41> <Delay = 7.30>
ST_200 : Operation 1827 [5/7] (7.30ns)   --->   "%gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_11, i32 1" [src/conv.cpp:81]   --->   Operation 1827 'readreq' 'gmem_load_9_req' <Predicate = (!icmp_ln73)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 201 <SV = 42> <Delay = 7.30>
ST_201 : Operation 1828 [4/7] (7.30ns)   --->   "%gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_11, i32 1" [src/conv.cpp:81]   --->   Operation 1828 'readreq' 'gmem_load_9_req' <Predicate = (!icmp_ln73)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 202 <SV = 43> <Delay = 7.30>
ST_202 : Operation 1829 [1/1] (0.00ns)   --->   "%kh_061_i20_cast = zext i3 %kh" [src/conv.cpp:73]   --->   Operation 1829 'zext' 'kh_061_i20_cast' <Predicate = true> <Delay = 0.00>
ST_202 : Operation 1830 [1/1] (0.76ns)   --->   "%h = add i4 %kh_061_i20_cast, i4 %zext_ln69" [src/conv.cpp:73]   --->   Operation 1830 'add' 'h' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_202 : Operation 1831 [3/7] (7.30ns)   --->   "%gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_11, i32 1" [src/conv.cpp:81]   --->   Operation 1831 'readreq' 'gmem_load_9_req' <Predicate = (!icmp_ln73)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 203 <SV = 44> <Delay = 7.30>
ST_203 : Operation 1832 [1/1] (0.00ns)   --->   "%sum_6 = phi i32 0, void %.split35, i32 %sum_3, void %.split29"   --->   Operation 1832 'phi' 'sum_6' <Predicate = true> <Delay = 0.00>
ST_203 : Operation 1833 [1/1] (0.00ns)   --->   "%p_shl2 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %h, i4 0" [src/conv.cpp:73]   --->   Operation 1833 'bitconcatenate' 'p_shl2' <Predicate = true> <Delay = 0.00>
ST_203 : Operation 1834 [1/1] (0.00ns)   --->   "%p_shl3 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i4.i2, i4 %h, i2 0" [src/conv.cpp:73]   --->   Operation 1834 'bitconcatenate' 'p_shl3' <Predicate = true> <Delay = 0.00>
ST_203 : Operation 1835 [1/1] (0.00ns)   --->   "%p_shl15_cast = zext i6 %p_shl3" [src/conv.cpp:73]   --->   Operation 1835 'zext' 'p_shl15_cast' <Predicate = true> <Delay = 0.00>
ST_203 : Operation 1836 [1/1] (1.30ns)   --->   "%mul_i_i50_i25 = sub i8 %p_shl2, i8 %p_shl15_cast" [src/conv.cpp:73]   --->   Operation 1836 'sub' 'mul_i_i50_i25' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_203 : Operation 1837 [1/1] (0.00ns)   --->   "%shl_ln5 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %mul_i_i50_i25, i4 0"   --->   Operation 1837 'bitconcatenate' 'shl_ln5' <Predicate = true> <Delay = 0.00>
ST_203 : Operation 1838 [1/1] (0.00ns)   --->   "%zext_ln301 = zext i3 %kw"   --->   Operation 1838 'zext' 'zext_ln301' <Predicate = (!icmp_ln74 & !and_ln65)> <Delay = 0.00>
ST_203 : Operation 1839 [1/1] (0.76ns)   --->   "%w = add i4 %zext_ln301, i4 %zext_ln73"   --->   Operation 1839 'add' 'w' <Predicate = (!icmp_ln74 & !and_ln65)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_203 : Operation 1840 [1/1] (0.00ns)   --->   "%mul_i_i_i = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %w, i4 0"   --->   Operation 1840 'bitconcatenate' 'mul_i_i_i' <Predicate = (!icmp_ln74 & !and_ln65)> <Delay = 0.00>
ST_203 : Operation 1841 [1/1] (0.00ns)   --->   "%mul_i_i_i_cast = zext i8 %mul_i_i_i"   --->   Operation 1841 'zext' 'mul_i_i_i_cast' <Predicate = (!icmp_ln74 & !and_ln65)> <Delay = 0.00>
ST_203 : Operation 1842 [1/1] (1.54ns)   --->   "%add_ln534_4 = add i12 %shl_ln5, i12 %mul_i_i_i_cast"   --->   Operation 1842 'add' 'add_ln534_4' <Predicate = (!icmp_ln74 & !and_ln65)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_203 : Operation 1843 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 1843 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_203 : Operation 1844 [1/1] (0.00ns)   --->   "%kh_061_i20_cast_mid1 = zext i3 %add_ln73_1" [src/conv.cpp:73]   --->   Operation 1844 'zext' 'kh_061_i20_cast_mid1' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_203 : Operation 1845 [1/1] (0.76ns)   --->   "%h_mid1 = add i4 %kh_061_i20_cast_mid1, i4 %zext_ln69" [src/conv.cpp:73]   --->   Operation 1845 'add' 'h_mid1' <Predicate = (!icmp_ln73)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_203 : Operation 1846 [1/1] (0.00ns)   --->   "%p_shl14_mid1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %h_mid1, i4 0" [src/conv.cpp:73]   --->   Operation 1846 'bitconcatenate' 'p_shl14_mid1' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_203 : Operation 1847 [1/1] (0.00ns)   --->   "%p_shl15_mid1 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i4.i2, i4 %h_mid1, i2 0" [src/conv.cpp:73]   --->   Operation 1847 'bitconcatenate' 'p_shl15_mid1' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_203 : Operation 1848 [1/1] (0.00ns)   --->   "%p_shl15_cast_mid1 = zext i6 %p_shl15_mid1" [src/conv.cpp:73]   --->   Operation 1848 'zext' 'p_shl15_cast_mid1' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_203 : Operation 1849 [1/1] (1.30ns)   --->   "%mul_i_i50_i25_mid1 = sub i8 %p_shl14_mid1, i8 %p_shl15_cast_mid1" [src/conv.cpp:73]   --->   Operation 1849 'sub' 'mul_i_i50_i25_mid1' <Predicate = (!icmp_ln73)> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_203 : Operation 1850 [1/1] (0.00ns)   --->   "%shl_ln534_mid1 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %mul_i_i50_i25_mid1, i4 0"   --->   Operation 1850 'bitconcatenate' 'shl_ln534_mid1' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_203 : Operation 1851 [1/1] (0.00ns) (grouped into LUT with out node add_ln534_13)   --->   "%select_ln65_1 = select i1 %icmp_ln74, i12 %shl_ln534_mid1, i12 %shl_ln5" [src/conv.cpp:65]   --->   Operation 1851 'select' 'select_ln65_1' <Predicate = (!icmp_ln73 & and_ln65)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_203 : Operation 1852 [1/1] (1.54ns)   --->   "%add_ln534_12 = add i12 %shl_ln534_mid1, i12 %mul_i_i_i_cast_mid1296"   --->   Operation 1852 'add' 'add_ln534_12' <Predicate = (!icmp_ln73 & icmp_ln74 & !and_ln65)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_203 : Operation 1853 [1/1] (0.00ns) (grouped into LUT with out node add_ln534_5)   --->   "%select_ln65_3 = select i1 %icmp_ln74, i12 %add_ln534_12, i12 %add_ln534_4" [src/conv.cpp:65]   --->   Operation 1853 'select' 'select_ln65_3' <Predicate = (!icmp_ln73 & !and_ln65)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_203 : Operation 1854 [1/1] (0.00ns)   --->   "%zext_ln301_1 = zext i3 %kw_2"   --->   Operation 1854 'zext' 'zext_ln301_1' <Predicate = (!icmp_ln73 & and_ln65)> <Delay = 0.00>
ST_203 : Operation 1855 [1/1] (0.76ns)   --->   "%add_ln301 = add i4 %zext_ln301_1, i4 %zext_ln73"   --->   Operation 1855 'add' 'add_ln301' <Predicate = (!icmp_ln73 & and_ln65)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_203 : Operation 1856 [1/1] (0.00ns) (grouped into LUT with out node add_ln534_13)   --->   "%mul_i_i_i_mid1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %add_ln301, i4 0"   --->   Operation 1856 'bitconcatenate' 'mul_i_i_i_mid1' <Predicate = (!icmp_ln73 & and_ln65)> <Delay = 0.00>
ST_203 : Operation 1857 [1/1] (0.00ns) (grouped into LUT with out node add_ln534_13)   --->   "%mul_i_i_i_cast_mid1 = zext i8 %mul_i_i_i_mid1"   --->   Operation 1857 'zext' 'mul_i_i_i_cast_mid1' <Predicate = (!icmp_ln73 & and_ln65)> <Delay = 0.00>
ST_203 : Operation 1858 [1/1] (1.54ns) (out node of the LUT)   --->   "%add_ln534_13 = add i12 %select_ln65_1, i12 %mul_i_i_i_cast_mid1"   --->   Operation 1858 'add' 'add_ln534_13' <Predicate = (!icmp_ln73 & and_ln65)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_203 : Operation 1859 [1/1] (0.00ns) (grouped into LUT with out node add_ln534_5)   --->   "%select_ln76_1 = select i1 %and_ln65, i12 %add_ln534_13, i12 %select_ln65_3" [src/conv.cpp:76]   --->   Operation 1859 'select' 'select_ln76_1' <Predicate = (!icmp_ln73)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_203 : Operation 1860 [1/1] (0.00ns) (grouped into LUT with out node add_ln534_5)   --->   "%i_op_assign_5_cast = zext i5 %select_ln76" [src/conv.cpp:76]   --->   Operation 1860 'zext' 'i_op_assign_5_cast' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_203 : Operation 1861 [1/1] (1.54ns) (out node of the LUT)   --->   "%add_ln534_5 = add i12 %select_ln76_1, i12 %i_op_assign_5_cast"   --->   Operation 1861 'add' 'add_ln534_5' <Predicate = (!icmp_ln73)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_203 : Operation 1862 [2/7] (7.30ns)   --->   "%gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_11, i32 1" [src/conv.cpp:81]   --->   Operation 1862 'readreq' 'gmem_load_9_req' <Predicate = (!icmp_ln73)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 204 <SV = 45> <Delay = 7.30>
ST_204 : Operation 1863 [1/1] (0.00ns)   --->   "%zext_ln80 = zext i12 %add_ln534_5" [src/conv.cpp:80]   --->   Operation 1863 'zext' 'zext_ln80' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_204 : Operation 1864 [1/1] (0.00ns)   --->   "%feature_out_pool0_addr_1 = getelementptr i32 %feature_out_pool0, i64 0, i64 %zext_ln80" [src/conv.cpp:80]   --->   Operation 1864 'getelementptr' 'feature_out_pool0_addr_1' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_204 : Operation 1865 [2/2] (2.77ns)   --->   "%feature_out_pool0_load = load i12 %feature_out_pool0_addr_1" [src/conv.cpp:80]   --->   Operation 1865 'load' 'feature_out_pool0_load' <Predicate = (!icmp_ln73)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2304> <RAM>
ST_204 : Operation 1866 [1/7] (7.30ns)   --->   "%gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_11, i32 1" [src/conv.cpp:81]   --->   Operation 1866 'readreq' 'gmem_load_9_req' <Predicate = (!icmp_ln73)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 205 <SV = 46> <Delay = 7.30>
ST_205 : Operation 1867 [1/2] (2.77ns)   --->   "%feature_out_pool0_load = load i12 %feature_out_pool0_addr_1" [src/conv.cpp:80]   --->   Operation 1867 'load' 'feature_out_pool0_load' <Predicate = (!icmp_ln73)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2304> <RAM>
ST_205 : Operation 1868 [1/1] (7.30ns)   --->   "%gmem_addr_11_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_11" [src/conv.cpp:81]   --->   Operation 1868 'read' 'gmem_addr_11_read' <Predicate = (!icmp_ln73)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 206 <SV = 47> <Delay = 4.72>
ST_206 : Operation 1869 [1/1] (0.00ns)   --->   "%bitcast_ln81 = bitcast i32 %gmem_addr_11_read" [src/conv.cpp:81]   --->   Operation 1869 'bitcast' 'bitcast_ln81' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_206 : Operation 1870 [4/4] (4.72ns)   --->   "%temp_2 = fmul i32 %feature_out_pool0_load, i32 %bitcast_ln81" [src/conv.cpp:81]   --->   Operation 1870 'fmul' 'temp_2' <Predicate = (!icmp_ln73)> <Delay = 4.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_206 : Operation 1871 [1/1] (1.62ns)   --->   "%icmp_ln82 = icmp_eq  i9 %add_ln73, i9 400" [src/conv.cpp:82]   --->   Operation 1871 'icmp' 'icmp_ln82' <Predicate = (!icmp_ln73)> <Delay = 1.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.02> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 207 <SV = 48> <Delay = 4.72>
ST_207 : Operation 1872 [3/4] (4.72ns)   --->   "%temp_2 = fmul i32 %feature_out_pool0_load, i32 %bitcast_ln81" [src/conv.cpp:81]   --->   Operation 1872 'fmul' 'temp_2' <Predicate = (!icmp_ln73)> <Delay = 4.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 208 <SV = 49> <Delay = 4.72>
ST_208 : Operation 1873 [2/4] (4.72ns)   --->   "%temp_2 = fmul i32 %feature_out_pool0_load, i32 %bitcast_ln81" [src/conv.cpp:81]   --->   Operation 1873 'fmul' 'temp_2' <Predicate = (!icmp_ln73)> <Delay = 4.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 209 <SV = 50> <Delay = 4.72>
ST_209 : Operation 1874 [1/4] (4.72ns)   --->   "%temp_2 = fmul i32 %feature_out_pool0_load, i32 %bitcast_ln81" [src/conv.cpp:81]   --->   Operation 1874 'fmul' 'temp_2' <Predicate = (!icmp_ln73)> <Delay = 4.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 210 <SV = 51> <Delay = 6.56>
ST_210 : Operation 1875 [5/5] (6.56ns)   --->   "%sum_3 = facc i32 @_ssdm_op_FACC, i32 %temp_2, i1 %icmp_ln82" [src/conv.cpp:82]   --->   Operation 1875 'facc' 'sum_3' <Predicate = (!icmp_ln73)> <Delay = 6.56> <CoreInst = "FAcc_nodsp">   --->   Core 11 'FAcc_nodsp' <Latency = 4> <II = 1> <Delay = 6.56> <FuncUnit> <Opcode : 'facc'> <InPorts = 2> <OutPorts = 1>

State 211 <SV = 52> <Delay = 6.56>
ST_211 : Operation 1876 [4/5] (6.56ns)   --->   "%sum_3 = facc i32 @_ssdm_op_FACC, i32 %temp_2, i1 %icmp_ln82" [src/conv.cpp:82]   --->   Operation 1876 'facc' 'sum_3' <Predicate = (!icmp_ln73)> <Delay = 6.56> <CoreInst = "FAcc_nodsp">   --->   Core 11 'FAcc_nodsp' <Latency = 4> <II = 1> <Delay = 6.56> <FuncUnit> <Opcode : 'facc'> <InPorts = 2> <OutPorts = 1>

State 212 <SV = 53> <Delay = 6.56>
ST_212 : Operation 1877 [3/5] (6.56ns)   --->   "%sum_3 = facc i32 @_ssdm_op_FACC, i32 %temp_2, i1 %icmp_ln82" [src/conv.cpp:82]   --->   Operation 1877 'facc' 'sum_3' <Predicate = (!icmp_ln73)> <Delay = 6.56> <CoreInst = "FAcc_nodsp">   --->   Core 11 'FAcc_nodsp' <Latency = 4> <II = 1> <Delay = 6.56> <FuncUnit> <Opcode : 'facc'> <InPorts = 2> <OutPorts = 1>

State 213 <SV = 54> <Delay = 6.56>
ST_213 : Operation 1878 [2/5] (6.56ns)   --->   "%sum_3 = facc i32 @_ssdm_op_FACC, i32 %temp_2, i1 %icmp_ln82" [src/conv.cpp:82]   --->   Operation 1878 'facc' 'sum_3' <Predicate = (!icmp_ln73)> <Delay = 6.56> <CoreInst = "FAcc_nodsp">   --->   Core 11 'FAcc_nodsp' <Latency = 4> <II = 1> <Delay = 6.56> <FuncUnit> <Opcode : 'facc'> <InPorts = 2> <OutPorts = 1>

State 214 <SV = 55> <Delay = 6.56>
ST_214 : Operation 1879 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_73_4_VITIS_LOOP_74_5_VITIS_LOOP_78_6_str"   --->   Operation 1879 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_214 : Operation 1880 [1/1] (0.00ns)   --->   "%empty_54 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 400, i64 400, i64 400"   --->   Operation 1880 'speclooptripcount' 'empty_54' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_214 : Operation 1881 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 1881 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_214 : Operation 1882 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_74_5_VITIS_LOOP_78_6_str"   --->   Operation 1882 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_214 : Operation 1883 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 1883 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_214 : Operation 1884 [1/1] (0.00ns)   --->   "%specloopname_ln1461 = specloopname void @_ssdm_op_SpecLoopName, void @empty"   --->   Operation 1884 'specloopname' 'specloopname_ln1461' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_214 : Operation 1885 [1/5] (6.56ns)   --->   "%sum_3 = facc i32 @_ssdm_op_FACC, i32 %temp_2, i1 %icmp_ln82" [src/conv.cpp:82]   --->   Operation 1885 'facc' 'sum_3' <Predicate = (!icmp_ln73)> <Delay = 6.56> <CoreInst = "FAcc_nodsp">   --->   Core 11 'FAcc_nodsp' <Latency = 4> <II = 1> <Delay = 6.56> <FuncUnit> <Opcode : 'facc'> <InPorts = 2> <OutPorts = 1>
ST_214 : Operation 1886 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 1886 'br' 'br_ln0' <Predicate = (!icmp_ln73)> <Delay = 0.00>

State 215 <SV = 45> <Delay = 6.32>
ST_215 : Operation 1887 [5/5] (6.32ns)   --->   "%sum_4 = fadd i32 %sum_6, i32 %bitcast_ln68" [src/conv.cpp:85]   --->   Operation 1887 'fadd' 'sum_4' <Predicate = true> <Delay = 6.32> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_215 : Operation 1888 [1/1] (0.00ns)   --->   "%shl_ln7 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i3.i5, i3 %trunc_ln77, i5 0" [src/conv.cpp:90]   --->   Operation 1888 'bitconcatenate' 'shl_ln7' <Predicate = true> <Delay = 0.00>
ST_215 : Operation 1889 [1/1] (1.30ns)   --->   "%add_ln90 = add i8 %zext_ln68, i8 %shl_ln7" [src/conv.cpp:90]   --->   Operation 1889 'add' 'add_ln90' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_215 : Operation 1890 [1/1] (0.00ns)   --->   "%trunc_ln90 = trunc i4 %select_ln69_2" [src/conv.cpp:90]   --->   Operation 1890 'trunc' 'trunc_ln90' <Predicate = true> <Delay = 0.00>
ST_215 : Operation 1891 [1/1] (0.99ns)   --->   "%add_ln70 = add i4 %select_ln69, i4 1" [src/conv.cpp:70]   --->   Operation 1891 'add' 'add_ln70' <Predicate = true> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_215 : Operation 1892 [1/1] (1.30ns)   --->   "%add_ln69_1 = add i8 %indvar_flatten310, i8 1" [src/conv.cpp:69]   --->   Operation 1892 'add' 'add_ln69_1' <Predicate = (!icmp_ln69)> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_215 : Operation 1893 [1/1] (0.44ns)   --->   "%select_ln69_3 = select i1 %icmp_ln69, i8 1, i8 %add_ln69_1" [src/conv.cpp:69]   --->   Operation 1893 'select' 'select_ln69_3' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 216 <SV = 46> <Delay = 6.32>
ST_216 : Operation 1894 [4/5] (6.32ns)   --->   "%sum_4 = fadd i32 %sum_6, i32 %bitcast_ln68" [src/conv.cpp:85]   --->   Operation 1894 'fadd' 'sum_4' <Predicate = true> <Delay = 6.32> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 217 <SV = 47> <Delay = 6.32>
ST_217 : Operation 1895 [3/5] (6.32ns)   --->   "%sum_4 = fadd i32 %sum_6, i32 %bitcast_ln68" [src/conv.cpp:85]   --->   Operation 1895 'fadd' 'sum_4' <Predicate = true> <Delay = 6.32> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 218 <SV = 48> <Delay = 6.32>
ST_218 : Operation 1896 [2/5] (6.32ns)   --->   "%sum_4 = fadd i32 %sum_6, i32 %bitcast_ln68" [src/conv.cpp:85]   --->   Operation 1896 'fadd' 'sum_4' <Predicate = true> <Delay = 6.32> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 219 <SV = 49> <Delay = 6.32>
ST_219 : Operation 1897 [1/5] (6.32ns)   --->   "%sum_4 = fadd i32 %sum_6, i32 %bitcast_ln68" [src/conv.cpp:85]   --->   Operation 1897 'fadd' 'sum_4' <Predicate = true> <Delay = 6.32> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 220 <SV = 50> <Delay = 4.19>
ST_220 : Operation 1898 [2/2] (4.19ns)   --->   "%tmp_37 = fcmp_olt  i32 %sum_4, i32 0" [src/conv.cpp:86]   --->   Operation 1898 'fcmp' 'tmp_37' <Predicate = true> <Delay = 4.19> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 4.19> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 221 <SV = 51> <Delay = 4.99>
ST_221 : Operation 1899 [1/1] (0.00ns)   --->   "%bitcast_ln86 = bitcast i32 %sum_4" [src/conv.cpp:86]   --->   Operation 1899 'bitcast' 'bitcast_ln86' <Predicate = true> <Delay = 0.00>
ST_221 : Operation 1900 [1/1] (0.00ns)   --->   "%tmp_36 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln86, i32 23, i32 30" [src/conv.cpp:86]   --->   Operation 1900 'partselect' 'tmp_36' <Predicate = true> <Delay = 0.00>
ST_221 : Operation 1901 [1/1] (0.00ns)   --->   "%trunc_ln86 = trunc i32 %bitcast_ln86" [src/conv.cpp:86]   --->   Operation 1901 'trunc' 'trunc_ln86' <Predicate = true> <Delay = 0.00>
ST_221 : Operation 1902 [1/1] (1.31ns)   --->   "%icmp_ln86 = icmp_ne  i8 %tmp_36, i8 255" [src/conv.cpp:86]   --->   Operation 1902 'icmp' 'icmp_ln86' <Predicate = true> <Delay = 1.31> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.02> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_221 : Operation 1903 [1/1] (2.02ns)   --->   "%icmp_ln86_1 = icmp_eq  i23 %trunc_ln86, i23 0" [src/conv.cpp:86]   --->   Operation 1903 'icmp' 'icmp_ln86_1' <Predicate = true> <Delay = 2.02> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.02> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_221 : Operation 1904 [1/1] (0.00ns) (grouped into LUT with out node sum_5)   --->   "%or_ln86 = or i1 %icmp_ln86_1, i1 %icmp_ln86" [src/conv.cpp:86]   --->   Operation 1904 'or' 'or_ln86' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_221 : Operation 1905 [1/2] (4.19ns)   --->   "%tmp_37 = fcmp_olt  i32 %sum_4, i32 0" [src/conv.cpp:86]   --->   Operation 1905 'fcmp' 'tmp_37' <Predicate = true> <Delay = 4.19> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 4.19> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_221 : Operation 1906 [1/1] (0.00ns) (grouped into LUT with out node sum_5)   --->   "%and_ln86 = and i1 %or_ln86, i1 %tmp_37" [src/conv.cpp:86]   --->   Operation 1906 'and' 'and_ln86' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_221 : Operation 1907 [1/1] (0.80ns) (out node of the LUT)   --->   "%sum_5 = select i1 %and_ln86, i32 0, i32 %sum_4" [src/conv.cpp:86]   --->   Operation 1907 'select' 'sum_5' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 222 <SV = 52> <Delay = 2.77>
ST_222 : Operation 1908 [1/1] (0.00ns)   --->   "%add_ln90_1 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i3.i8, i3 %trunc_ln90, i8 %add_ln90" [src/conv.cpp:90]   --->   Operation 1908 'bitconcatenate' 'add_ln90_1' <Predicate = true> <Delay = 0.00>
ST_222 : Operation 1909 [1/1] (0.00ns)   --->   "%zext_ln90 = zext i11 %add_ln90_1" [src/conv.cpp:90]   --->   Operation 1909 'zext' 'zext_ln90' <Predicate = true> <Delay = 0.00>
ST_222 : Operation 1910 [1/1] (0.00ns)   --->   "%feature_out_conv1_addr_4 = getelementptr i32 %feature_out_conv1, i64 0, i64 %zext_ln90" [src/conv.cpp:90]   --->   Operation 1910 'getelementptr' 'feature_out_conv1_addr_4' <Predicate = true> <Delay = 0.00>
ST_222 : Operation 1911 [1/1] (2.77ns)   --->   "%store_ln90 = store i32 %sum_5, i11 %feature_out_conv1_addr_4" [src/conv.cpp:90]   --->   Operation 1911 'store' 'store_ln90' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 2048> <RAM>
ST_222 : Operation 1912 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 1912 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 223 <SV = 29> <Delay = 6.92>
ST_223 : Operation 1913 [1/1] (0.00ns)   --->   "%indvar_flatten368 = phi i10 %add_ln47, void %_Z11conv_layer1PfS_S_S_.exit, i10 0, void %_Z11conv_layer1PfS_S_S_.exit.preheader.preheader" [src/pool.cpp:47]   --->   Operation 1913 'phi' 'indvar_flatten368' <Predicate = true> <Delay = 0.00>
ST_223 : Operation 1914 [1/1] (0.00ns)   --->   "%cin_2 = phi i6 %select_ln47_1, void %_Z11conv_layer1PfS_S_S_.exit, i6 0, void %_Z11conv_layer1PfS_S_S_.exit.preheader.preheader" [src/pool.cpp:47]   --->   Operation 1914 'phi' 'cin_2' <Predicate = true> <Delay = 0.00>
ST_223 : Operation 1915 [1/1] (0.00ns)   --->   "%indvar_flatten344 = phi i6 %select_ln48_6, void %_Z11conv_layer1PfS_S_S_.exit, i6 0, void %_Z11conv_layer1PfS_S_S_.exit.preheader.preheader" [src/pool.cpp:48]   --->   Operation 1915 'phi' 'indvar_flatten344' <Predicate = true> <Delay = 0.00>
ST_223 : Operation 1916 [1/1] (0.00ns)   --->   "%hout_4 = phi i3 %select_ln48_5, void %_Z11conv_layer1PfS_S_S_.exit, i3 0, void %_Z11conv_layer1PfS_S_S_.exit.preheader.preheader" [src/pool.cpp:48]   --->   Operation 1916 'phi' 'hout_4' <Predicate = true> <Delay = 0.00>
ST_223 : Operation 1917 [1/1] (0.00ns)   --->   "%wout_4 = phi i3 %wout_5, void %_Z11conv_layer1PfS_S_S_.exit, i3 0, void %_Z11conv_layer1PfS_S_S_.exit.preheader.preheader"   --->   Operation 1917 'phi' 'wout_4' <Predicate = true> <Delay = 0.00>
ST_223 : Operation 1918 [1/1] (1.41ns)   --->   "%add_ln47 = add i10 %indvar_flatten368, i10 1" [src/pool.cpp:47]   --->   Operation 1918 'add' 'add_ln47' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_223 : Operation 1919 [1/1] (0.00ns)   --->   "%empty_57 = trunc i3 %hout_4" [src/pool.cpp:48]   --->   Operation 1919 'trunc' 'empty_57' <Predicate = true> <Delay = 0.00>
ST_223 : Operation 1920 [1/1] (0.00ns)   --->   "%empty_58 = shl i3 %hout_4, i3 1" [src/pool.cpp:48]   --->   Operation 1920 'shl' 'empty_58' <Predicate = true> <Delay = 0.00>
ST_223 : Operation 1921 [1/1] (0.00ns)   --->   "%h_2_151 = or i3 %empty_58, i3 1" [src/pool.cpp:48]   --->   Operation 1921 'or' 'h_2_151' <Predicate = true> <Delay = 0.00>
ST_223 : Operation 1922 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 1922 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_223 : Operation 1923 [1/1] (1.94ns)   --->   "%icmp_ln47 = icmp_eq  i10 %indvar_flatten368, i10 512" [src/pool.cpp:47]   --->   Operation 1923 'icmp' 'icmp_ln47' <Predicate = true> <Delay = 1.94> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.02> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_223 : Operation 1924 [1/1] (0.00ns)   --->   "%br_ln47 = br i1 %icmp_ln47, void %_Z11conv_layer1PfS_S_S_.exit, void %_Z11pool_layer1PfS_.exit" [src/pool.cpp:47]   --->   Operation 1924 'br' 'br_ln47' <Predicate = true> <Delay = 0.00>
ST_223 : Operation 1925 [1/1] (1.07ns)   --->   "%icmp_ln48 = icmp_eq  i6 %indvar_flatten344, i6 16" [src/pool.cpp:48]   --->   Operation 1925 'icmp' 'icmp_ln48' <Predicate = (!icmp_ln47)> <Delay = 1.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.02> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_223 : Operation 1926 [1/1] (0.79ns)   --->   "%select_ln47 = select i1 %icmp_ln48, i3 0, i3 %hout_4" [src/pool.cpp:47]   --->   Operation 1926 'select' 'select_ln47' <Predicate = (!icmp_ln47)> <Delay = 0.79> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_223 : Operation 1927 [1/1] (1.28ns)   --->   "%add_ln47_1 = add i6 %cin_2, i6 1" [src/pool.cpp:47]   --->   Operation 1927 'add' 'add_ln47_1' <Predicate = (!icmp_ln47)> <Delay = 1.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_223 : Operation 1928 [1/1] (0.97ns)   --->   "%select_ln47_1 = select i1 %icmp_ln48, i6 %add_ln47_1, i6 %cin_2" [src/pool.cpp:47]   --->   Operation 1928 'select' 'select_ln47_1' <Predicate = (!icmp_ln47)> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_223 : Operation 1929 [1/1] (0.00ns)   --->   "%trunc_ln47 = trunc i6 %select_ln47_1" [src/pool.cpp:47]   --->   Operation 1929 'trunc' 'trunc_ln47' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_223 : Operation 1930 [1/1] (0.00ns) (grouped into LUT with out node select_ln48_1)   --->   "%select_ln47_2 = select i1 %icmp_ln48, i3 0, i3 %empty_58" [src/pool.cpp:47]   --->   Operation 1930 'select' 'select_ln47_2' <Predicate = (!icmp_ln47)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_223 : Operation 1931 [1/1] (0.00ns) (grouped into LUT with out node add_ln534_6)   --->   "%add_ln534_8_mid = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i5.i6, i5 0, i6 %add_ln47_1"   --->   Operation 1931 'bitconcatenate' 'add_ln534_8_mid' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_223 : Operation 1932 [1/1] (0.00ns) (grouped into LUT with out node add_ln534_6)   --->   "%add_ln534_8 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i2.i3.i6, i2 %empty_57, i3 0, i6 %cin_2"   --->   Operation 1932 'bitconcatenate' 'add_ln534_8' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_223 : Operation 1933 [1/1] (0.00ns) (grouped into LUT with out node add_ln534_6)   --->   "%select_ln47_3 = select i1 %icmp_ln48, i11 %add_ln534_8_mid, i11 %add_ln534_8" [src/pool.cpp:47]   --->   Operation 1933 'select' 'select_ln47_3' <Predicate = (!icmp_ln47)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_223 : Operation 1934 [1/1] (0.00ns) (grouped into LUT with out node select_ln48_3)   --->   "%select_ln47_4 = select i1 %icmp_ln48, i3 1, i3 %h_2_151" [src/pool.cpp:47]   --->   Operation 1934 'select' 'select_ln47_4' <Predicate = (!icmp_ln47)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_223 : Operation 1935 [1/1] (0.00ns) (grouped into LUT with out node add_ln534_10)   --->   "%add_ln534_mid = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i5.i6, i5 4, i6 %add_ln47_1"   --->   Operation 1935 'bitconcatenate' 'add_ln534_mid' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_223 : Operation 1936 [1/1] (0.00ns) (grouped into LUT with out node add_ln534_10)   --->   "%add_ln534_11 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i3.i2.i6, i3 %h_2_151, i2 0, i6 %cin_2"   --->   Operation 1936 'bitconcatenate' 'add_ln534_11' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_223 : Operation 1937 [1/1] (0.00ns) (grouped into LUT with out node add_ln534_10)   --->   "%select_ln47_5 = select i1 %icmp_ln48, i11 %add_ln534_mid, i11 %add_ln534_11" [src/pool.cpp:47]   --->   Operation 1937 'select' 'select_ln47_5' <Predicate = (!icmp_ln47)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_223 : Operation 1938 [1/1] (0.00ns) (grouped into LUT with out node and_ln47)   --->   "%xor_ln47 = xor i1 %icmp_ln48, i1 1" [src/pool.cpp:47]   --->   Operation 1938 'xor' 'xor_ln47' <Predicate = (!icmp_ln47)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_223 : Operation 1939 [1/1] (0.98ns)   --->   "%icmp_ln49 = icmp_eq  i3 %wout_4, i3 4" [src/pool.cpp:49]   --->   Operation 1939 'icmp' 'icmp_ln49' <Predicate = (!icmp_ln47)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.02> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_223 : Operation 1940 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln47 = and i1 %icmp_ln49, i1 %xor_ln47" [src/pool.cpp:47]   --->   Operation 1940 'and' 'and_ln47' <Predicate = (!icmp_ln47)> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_223 : Operation 1941 [1/1] (0.76ns)   --->   "%hout_7 = add i3 %select_ln47, i3 1" [src/pool.cpp:48]   --->   Operation 1941 'add' 'hout_7' <Predicate = (!icmp_ln47)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_223 : Operation 1942 [1/1] (0.00ns) (grouped into LUT with out node select_ln48)   --->   "%or_ln48 = or i1 %and_ln47, i1 %icmp_ln48" [src/pool.cpp:48]   --->   Operation 1942 'or' 'or_ln48' <Predicate = (!icmp_ln47)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_223 : Operation 1943 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln48 = select i1 %or_ln48, i3 0, i3 %wout_4" [src/pool.cpp:48]   --->   Operation 1943 'select' 'select_ln48' <Predicate = (!icmp_ln47)> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_223 : Operation 1944 [1/1] (0.00ns) (grouped into LUT with out node add_ln534_6)   --->   "%empty_60 = trunc i3 %hout_7" [src/pool.cpp:48]   --->   Operation 1944 'trunc' 'empty_60' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_223 : Operation 1945 [1/1] (0.00ns)   --->   "%empty_61 = shl i3 %hout_7, i3 1" [src/pool.cpp:48]   --->   Operation 1945 'shl' 'empty_61' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_223 : Operation 1946 [1/1] (0.79ns) (out node of the LUT)   --->   "%select_ln48_1 = select i1 %and_ln47, i3 %empty_61, i3 %select_ln47_2" [src/pool.cpp:48]   --->   Operation 1946 'select' 'select_ln48_1' <Predicate = (!icmp_ln47)> <Delay = 0.79> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_223 : Operation 1947 [1/1] (0.00ns) (grouped into LUT with out node add_ln534_6)   --->   "%add_ln534_8_mid1 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i2.i3.i6, i2 %empty_60, i3 0, i6 %select_ln47_1"   --->   Operation 1947 'bitconcatenate' 'add_ln534_8_mid1' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_223 : Operation 1948 [1/1] (0.00ns) (grouped into LUT with out node add_ln534_6)   --->   "%select_ln48_2 = select i1 %and_ln47, i11 %add_ln534_8_mid1, i11 %select_ln47_3" [src/pool.cpp:48]   --->   Operation 1948 'select' 'select_ln48_2' <Predicate = (!icmp_ln47)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_223 : Operation 1949 [1/1] (0.00ns)   --->   "%h_2_151_mid1 = or i3 %empty_61, i3 1" [src/pool.cpp:48]   --->   Operation 1949 'or' 'h_2_151_mid1' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_223 : Operation 1950 [1/1] (0.79ns) (out node of the LUT)   --->   "%select_ln48_3 = select i1 %and_ln47, i3 %h_2_151_mid1, i3 %select_ln47_4" [src/pool.cpp:48]   --->   Operation 1950 'select' 'select_ln48_3' <Predicate = (!icmp_ln47)> <Delay = 0.79> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_223 : Operation 1951 [1/1] (0.00ns) (grouped into LUT with out node add_ln534_10)   --->   "%add_ln534_mid1 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i3.i2.i6, i3 %h_2_151_mid1, i2 0, i6 %select_ln47_1"   --->   Operation 1951 'bitconcatenate' 'add_ln534_mid1' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_223 : Operation 1952 [1/1] (0.00ns) (grouped into LUT with out node add_ln534_10)   --->   "%select_ln48_4 = select i1 %and_ln47, i11 %add_ln534_mid1, i11 %select_ln47_5" [src/pool.cpp:48]   --->   Operation 1952 'select' 'select_ln48_4' <Predicate = (!icmp_ln47)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_223 : Operation 1953 [1/1] (0.79ns)   --->   "%select_ln48_5 = select i1 %and_ln47, i3 %hout_7, i3 %select_ln47" [src/pool.cpp:48]   --->   Operation 1953 'select' 'select_ln48_5' <Predicate = (!icmp_ln47)> <Delay = 0.79> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_223 : Operation 1954 [1/1] (0.00ns)   --->   "%trunc_ln57 = trunc i3 %select_ln48" [src/pool.cpp:57]   --->   Operation 1954 'trunc' 'trunc_ln57' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_223 : Operation 1955 [1/1] (0.00ns)   --->   "%shl_ln57 = shl i3 %select_ln48, i3 1" [src/pool.cpp:57]   --->   Operation 1955 'shl' 'shl_ln57' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_223 : Operation 1956 [1/1] (0.00ns)   --->   "%add_ln534_9 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i3.i2.i6, i3 %select_ln48_1, i2 %trunc_ln57, i6 %select_ln47_1"   --->   Operation 1956 'bitconcatenate' 'add_ln534_9' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_223 : Operation 1957 [1/1] (0.00ns)   --->   "%zext_ln58 = zext i11 %add_ln534_9" [src/pool.cpp:58]   --->   Operation 1957 'zext' 'zext_ln58' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_223 : Operation 1958 [1/1] (0.00ns)   --->   "%feature_out_conv1_addr = getelementptr i32 %feature_out_conv1, i64 0, i64 %zext_ln58" [src/pool.cpp:58]   --->   Operation 1958 'getelementptr' 'feature_out_conv1_addr' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_223 : Operation 1959 [2/2] (2.77ns)   --->   "%feature_out_conv1_load = load i11 %feature_out_conv1_addr" [src/pool.cpp:58]   --->   Operation 1959 'load' 'feature_out_conv1_load' <Predicate = (!icmp_ln47)> <Delay = 2.77> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 2048> <RAM>
ST_223 : Operation 1960 [1/1] (0.00ns)   --->   "%or_ln301_1 = or i3 %shl_ln57, i3 1"   --->   Operation 1960 'or' 'or_ln301_1' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_223 : Operation 1961 [1/1] (0.00ns)   --->   "%shl_ln1345_3 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i3.i5, i3 %or_ln301_1, i5 0"   --->   Operation 1961 'bitconcatenate' 'shl_ln1345_3' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_223 : Operation 1962 [1/1] (0.00ns)   --->   "%zext_ln534_2 = zext i8 %shl_ln1345_3"   --->   Operation 1962 'zext' 'zext_ln534_2' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_223 : Operation 1963 [1/1] (1.48ns) (out node of the LUT)   --->   "%add_ln534_6 = add i11 %select_ln48_2, i11 %zext_ln534_2"   --->   Operation 1963 'add' 'add_ln534_6' <Predicate = (!icmp_ln47)> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_223 : Operation 1964 [1/1] (0.00ns)   --->   "%zext_ln58_1 = zext i11 %add_ln534_6" [src/pool.cpp:58]   --->   Operation 1964 'zext' 'zext_ln58_1' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_223 : Operation 1965 [1/1] (0.00ns)   --->   "%feature_out_conv1_addr_1 = getelementptr i32 %feature_out_conv1, i64 0, i64 %zext_ln58_1" [src/pool.cpp:58]   --->   Operation 1965 'getelementptr' 'feature_out_conv1_addr_1' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_223 : Operation 1966 [2/2] (2.77ns)   --->   "%feature_out_conv1_load_1 = load i11 %feature_out_conv1_addr_1" [src/pool.cpp:58]   --->   Operation 1966 'load' 'feature_out_conv1_load_1' <Predicate = (!icmp_ln47)> <Delay = 2.77> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 2048> <RAM>
ST_223 : Operation 1967 [1/1] (0.00ns)   --->   "%add_ln534_7 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i3.i2.i6, i3 %select_ln48_3, i2 %trunc_ln57, i6 %select_ln47_1"   --->   Operation 1967 'bitconcatenate' 'add_ln534_7' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_223 : Operation 1968 [1/1] (0.00ns)   --->   "%zext_ln58_2 = zext i11 %add_ln534_7" [src/pool.cpp:58]   --->   Operation 1968 'zext' 'zext_ln58_2' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_223 : Operation 1969 [1/1] (0.00ns)   --->   "%feature_out_conv1_addr_2 = getelementptr i32 %feature_out_conv1, i64 0, i64 %zext_ln58_2" [src/pool.cpp:58]   --->   Operation 1969 'getelementptr' 'feature_out_conv1_addr_2' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_223 : Operation 1970 [2/2] (2.77ns)   --->   "%feature_out_conv1_load_2 = load i11 %feature_out_conv1_addr_2" [src/pool.cpp:58]   --->   Operation 1970 'load' 'feature_out_conv1_load_2' <Predicate = (!icmp_ln47)> <Delay = 2.77> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 2048> <RAM>
ST_223 : Operation 1971 [1/1] (1.48ns) (out node of the LUT)   --->   "%add_ln534_10 = add i11 %select_ln48_4, i11 %zext_ln534_2"   --->   Operation 1971 'add' 'add_ln534_10' <Predicate = (!icmp_ln47)> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_223 : Operation 1972 [1/1] (0.00ns)   --->   "%zext_ln58_3 = zext i11 %add_ln534_10" [src/pool.cpp:58]   --->   Operation 1972 'zext' 'zext_ln58_3' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_223 : Operation 1973 [1/1] (0.00ns)   --->   "%feature_out_conv1_addr_3 = getelementptr i32 %feature_out_conv1, i64 0, i64 %zext_ln58_3" [src/pool.cpp:58]   --->   Operation 1973 'getelementptr' 'feature_out_conv1_addr_3' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_223 : Operation 1974 [2/2] (2.77ns)   --->   "%feature_out_conv1_load_3 = load i11 %feature_out_conv1_addr_3" [src/pool.cpp:58]   --->   Operation 1974 'load' 'feature_out_conv1_load_3' <Predicate = (!icmp_ln47)> <Delay = 2.77> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 2048> <RAM>
ST_223 : Operation 1975 [1/1] (0.00ns)   --->   "%trunc_ln61 = trunc i3 %select_ln48_5" [src/pool.cpp:61]   --->   Operation 1975 'trunc' 'trunc_ln61' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_223 : Operation 1976 [1/1] (0.76ns)   --->   "%wout_5 = add i3 %select_ln48, i3 1" [src/pool.cpp:49]   --->   Operation 1976 'add' 'wout_5' <Predicate = (!icmp_ln47)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_223 : Operation 1977 [1/1] (1.28ns)   --->   "%add_ln48_1 = add i6 %indvar_flatten344, i6 1" [src/pool.cpp:48]   --->   Operation 1977 'add' 'add_ln48_1' <Predicate = (!icmp_ln47)> <Delay = 1.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_223 : Operation 1978 [1/1] (0.97ns)   --->   "%select_ln48_6 = select i1 %icmp_ln48, i6 1, i6 %add_ln48_1" [src/pool.cpp:48]   --->   Operation 1978 'select' 'select_ln48_6' <Predicate = (!icmp_ln47)> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 224 <SV = 30> <Delay = 6.96>
ST_224 : Operation 1979 [1/2] (2.77ns)   --->   "%feature_out_conv1_load = load i11 %feature_out_conv1_addr" [src/pool.cpp:58]   --->   Operation 1979 'load' 'feature_out_conv1_load' <Predicate = (!icmp_ln47)> <Delay = 2.77> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 2048> <RAM>
ST_224 : Operation 1980 [2/2] (4.19ns)   --->   "%tmp_23 = fcmp_olt  i32 %feature_out_conv1_load, i32 -1e+07" [src/pool.cpp:58]   --->   Operation 1980 'fcmp' 'tmp_23' <Predicate = (!icmp_ln47)> <Delay = 4.19> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 4.19> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_224 : Operation 1981 [1/2] (2.77ns)   --->   "%feature_out_conv1_load_1 = load i11 %feature_out_conv1_addr_1" [src/pool.cpp:58]   --->   Operation 1981 'load' 'feature_out_conv1_load_1' <Predicate = (!icmp_ln47)> <Delay = 2.77> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 2048> <RAM>
ST_224 : Operation 1982 [1/2] (2.77ns)   --->   "%feature_out_conv1_load_2 = load i11 %feature_out_conv1_addr_2" [src/pool.cpp:58]   --->   Operation 1982 'load' 'feature_out_conv1_load_2' <Predicate = (!icmp_ln47)> <Delay = 2.77> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 2048> <RAM>
ST_224 : Operation 1983 [1/2] (2.77ns)   --->   "%feature_out_conv1_load_3 = load i11 %feature_out_conv1_addr_3" [src/pool.cpp:58]   --->   Operation 1983 'load' 'feature_out_conv1_load_3' <Predicate = (!icmp_ln47)> <Delay = 2.77> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 2048> <RAM>

State 225 <SV = 31> <Delay = 4.99>
ST_225 : Operation 1984 [1/1] (0.00ns)   --->   "%bitcast_ln58 = bitcast i32 %feature_out_conv1_load" [src/pool.cpp:58]   --->   Operation 1984 'bitcast' 'bitcast_ln58' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_225 : Operation 1985 [1/1] (0.00ns)   --->   "%tmp_19 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln58, i32 23, i32 30" [src/pool.cpp:58]   --->   Operation 1985 'partselect' 'tmp_19' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_225 : Operation 1986 [1/1] (0.00ns)   --->   "%trunc_ln58 = trunc i32 %bitcast_ln58" [src/pool.cpp:58]   --->   Operation 1986 'trunc' 'trunc_ln58' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_225 : Operation 1987 [1/1] (1.31ns)   --->   "%icmp_ln58 = icmp_ne  i8 %tmp_19, i8 255" [src/pool.cpp:58]   --->   Operation 1987 'icmp' 'icmp_ln58' <Predicate = (!icmp_ln47)> <Delay = 1.31> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.02> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_225 : Operation 1988 [1/1] (2.02ns)   --->   "%icmp_ln58_1 = icmp_eq  i23 %trunc_ln58, i23 0" [src/pool.cpp:58]   --->   Operation 1988 'icmp' 'icmp_ln58_1' <Predicate = (!icmp_ln47)> <Delay = 2.02> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.02> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_225 : Operation 1989 [1/1] (0.00ns) (grouped into LUT with out node select_ln58)   --->   "%or_ln58 = or i1 %icmp_ln58_1, i1 %icmp_ln58" [src/pool.cpp:58]   --->   Operation 1989 'or' 'or_ln58' <Predicate = (!icmp_ln47)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_225 : Operation 1990 [1/2] (4.19ns)   --->   "%tmp_23 = fcmp_olt  i32 %feature_out_conv1_load, i32 -1e+07" [src/pool.cpp:58]   --->   Operation 1990 'fcmp' 'tmp_23' <Predicate = (!icmp_ln47)> <Delay = 4.19> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 4.19> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_225 : Operation 1991 [1/1] (0.00ns) (grouped into LUT with out node select_ln58)   --->   "%and_ln58 = and i1 %or_ln58, i1 %tmp_23" [src/pool.cpp:58]   --->   Operation 1991 'and' 'and_ln58' <Predicate = (!icmp_ln47)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_225 : Operation 1992 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln58 = select i1 %and_ln58, i32 -1e+07, i32 %feature_out_conv1_load" [src/pool.cpp:58]   --->   Operation 1992 'select' 'select_ln58' <Predicate = (!icmp_ln47)> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 226 <SV = 32> <Delay = 4.19>
ST_226 : Operation 1993 [2/2] (4.19ns)   --->   "%tmp_26 = fcmp_ogt  i32 %select_ln58, i32 %feature_out_conv1_load_1" [src/pool.cpp:58]   --->   Operation 1993 'fcmp' 'tmp_26' <Predicate = (!icmp_ln47)> <Delay = 4.19> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 4.19> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 227 <SV = 33> <Delay = 5.70>
ST_227 : Operation 1994 [1/1] (0.00ns)   --->   "%bitcast_ln58_1 = bitcast i32 %select_ln58" [src/pool.cpp:58]   --->   Operation 1994 'bitcast' 'bitcast_ln58_1' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_227 : Operation 1995 [1/1] (0.00ns)   --->   "%tmp_24 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln58_1, i32 23, i32 30" [src/pool.cpp:58]   --->   Operation 1995 'partselect' 'tmp_24' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_227 : Operation 1996 [1/1] (0.00ns)   --->   "%trunc_ln58_1 = trunc i32 %bitcast_ln58_1" [src/pool.cpp:58]   --->   Operation 1996 'trunc' 'trunc_ln58_1' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_227 : Operation 1997 [1/1] (0.00ns)   --->   "%bitcast_ln58_2 = bitcast i32 %feature_out_conv1_load_1" [src/pool.cpp:58]   --->   Operation 1997 'bitcast' 'bitcast_ln58_2' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_227 : Operation 1998 [1/1] (0.00ns)   --->   "%tmp_25 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln58_2, i32 23, i32 30" [src/pool.cpp:58]   --->   Operation 1998 'partselect' 'tmp_25' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_227 : Operation 1999 [1/1] (0.00ns)   --->   "%trunc_ln58_2 = trunc i32 %bitcast_ln58_2" [src/pool.cpp:58]   --->   Operation 1999 'trunc' 'trunc_ln58_2' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_227 : Operation 2000 [1/1] (1.31ns)   --->   "%icmp_ln58_2 = icmp_ne  i8 %tmp_24, i8 255" [src/pool.cpp:58]   --->   Operation 2000 'icmp' 'icmp_ln58_2' <Predicate = (!icmp_ln47)> <Delay = 1.31> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.02> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_227 : Operation 2001 [1/1] (2.02ns)   --->   "%icmp_ln58_3 = icmp_eq  i23 %trunc_ln58_1, i23 0" [src/pool.cpp:58]   --->   Operation 2001 'icmp' 'icmp_ln58_3' <Predicate = (!icmp_ln47)> <Delay = 2.02> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.02> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_227 : Operation 2002 [1/1] (0.00ns) (grouped into LUT with out node and_ln58_2)   --->   "%or_ln58_1 = or i1 %icmp_ln58_3, i1 %icmp_ln58_2" [src/pool.cpp:58]   --->   Operation 2002 'or' 'or_ln58_1' <Predicate = (!icmp_ln47)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_227 : Operation 2003 [1/1] (1.31ns)   --->   "%icmp_ln58_4 = icmp_ne  i8 %tmp_25, i8 255" [src/pool.cpp:58]   --->   Operation 2003 'icmp' 'icmp_ln58_4' <Predicate = (!icmp_ln47)> <Delay = 1.31> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.02> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_227 : Operation 2004 [1/1] (2.02ns)   --->   "%icmp_ln58_5 = icmp_eq  i23 %trunc_ln58_2, i23 0" [src/pool.cpp:58]   --->   Operation 2004 'icmp' 'icmp_ln58_5' <Predicate = (!icmp_ln47)> <Delay = 2.02> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.02> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_227 : Operation 2005 [1/1] (0.00ns) (grouped into LUT with out node and_ln58_2)   --->   "%or_ln58_2 = or i1 %icmp_ln58_5, i1 %icmp_ln58_4" [src/pool.cpp:58]   --->   Operation 2005 'or' 'or_ln58_2' <Predicate = (!icmp_ln47)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_227 : Operation 2006 [1/1] (0.00ns) (grouped into LUT with out node and_ln58_2)   --->   "%and_ln58_1 = and i1 %or_ln58_1, i1 %or_ln58_2" [src/pool.cpp:58]   --->   Operation 2006 'and' 'and_ln58_1' <Predicate = (!icmp_ln47)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_227 : Operation 2007 [1/2] (4.19ns)   --->   "%tmp_26 = fcmp_ogt  i32 %select_ln58, i32 %feature_out_conv1_load_1" [src/pool.cpp:58]   --->   Operation 2007 'fcmp' 'tmp_26' <Predicate = (!icmp_ln47)> <Delay = 4.19> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 4.19> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_227 : Operation 2008 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln58_2 = and i1 %and_ln58_1, i1 %tmp_26" [src/pool.cpp:58]   --->   Operation 2008 'and' 'and_ln58_2' <Predicate = (!icmp_ln47)> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_227 : Operation 2009 [1/1] (0.70ns) (out node of the LUT)   --->   "%select_ln58_1 = select i1 %and_ln58_2, i32 %select_ln58, i32 %feature_out_conv1_load_1" [src/pool.cpp:58]   --->   Operation 2009 'select' 'select_ln58_1' <Predicate = (!icmp_ln47)> <Delay = 0.70> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 228 <SV = 34> <Delay = 4.19>
ST_228 : Operation 2010 [2/2] (4.19ns)   --->   "%tmp_30 = fcmp_ogt  i32 %select_ln58_1, i32 %feature_out_conv1_load_2" [src/pool.cpp:58]   --->   Operation 2010 'fcmp' 'tmp_30' <Predicate = (!icmp_ln47)> <Delay = 4.19> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 4.19> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 229 <SV = 35> <Delay = 5.70>
ST_229 : Operation 2011 [1/1] (0.00ns)   --->   "%bitcast_ln58_3 = bitcast i32 %select_ln58_1" [src/pool.cpp:58]   --->   Operation 2011 'bitcast' 'bitcast_ln58_3' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_229 : Operation 2012 [1/1] (0.00ns)   --->   "%tmp_27 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln58_3, i32 23, i32 30" [src/pool.cpp:58]   --->   Operation 2012 'partselect' 'tmp_27' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_229 : Operation 2013 [1/1] (0.00ns)   --->   "%trunc_ln58_3 = trunc i32 %bitcast_ln58_3" [src/pool.cpp:58]   --->   Operation 2013 'trunc' 'trunc_ln58_3' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_229 : Operation 2014 [1/1] (0.00ns)   --->   "%bitcast_ln58_4 = bitcast i32 %feature_out_conv1_load_2" [src/pool.cpp:58]   --->   Operation 2014 'bitcast' 'bitcast_ln58_4' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_229 : Operation 2015 [1/1] (0.00ns)   --->   "%tmp_29 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln58_4, i32 23, i32 30" [src/pool.cpp:58]   --->   Operation 2015 'partselect' 'tmp_29' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_229 : Operation 2016 [1/1] (0.00ns)   --->   "%trunc_ln58_4 = trunc i32 %bitcast_ln58_4" [src/pool.cpp:58]   --->   Operation 2016 'trunc' 'trunc_ln58_4' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_229 : Operation 2017 [1/1] (1.31ns)   --->   "%icmp_ln58_6 = icmp_ne  i8 %tmp_27, i8 255" [src/pool.cpp:58]   --->   Operation 2017 'icmp' 'icmp_ln58_6' <Predicate = (!icmp_ln47)> <Delay = 1.31> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.02> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_229 : Operation 2018 [1/1] (2.02ns)   --->   "%icmp_ln58_7 = icmp_eq  i23 %trunc_ln58_3, i23 0" [src/pool.cpp:58]   --->   Operation 2018 'icmp' 'icmp_ln58_7' <Predicate = (!icmp_ln47)> <Delay = 2.02> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.02> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_229 : Operation 2019 [1/1] (0.00ns) (grouped into LUT with out node and_ln58_4)   --->   "%or_ln58_3 = or i1 %icmp_ln58_7, i1 %icmp_ln58_6" [src/pool.cpp:58]   --->   Operation 2019 'or' 'or_ln58_3' <Predicate = (!icmp_ln47)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_229 : Operation 2020 [1/1] (1.31ns)   --->   "%icmp_ln58_8 = icmp_ne  i8 %tmp_29, i8 255" [src/pool.cpp:58]   --->   Operation 2020 'icmp' 'icmp_ln58_8' <Predicate = (!icmp_ln47)> <Delay = 1.31> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.02> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_229 : Operation 2021 [1/1] (2.02ns)   --->   "%icmp_ln58_9 = icmp_eq  i23 %trunc_ln58_4, i23 0" [src/pool.cpp:58]   --->   Operation 2021 'icmp' 'icmp_ln58_9' <Predicate = (!icmp_ln47)> <Delay = 2.02> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.02> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_229 : Operation 2022 [1/1] (0.00ns) (grouped into LUT with out node and_ln58_4)   --->   "%or_ln58_4 = or i1 %icmp_ln58_9, i1 %icmp_ln58_8" [src/pool.cpp:58]   --->   Operation 2022 'or' 'or_ln58_4' <Predicate = (!icmp_ln47)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_229 : Operation 2023 [1/1] (0.00ns) (grouped into LUT with out node and_ln58_4)   --->   "%and_ln58_3 = and i1 %or_ln58_3, i1 %or_ln58_4" [src/pool.cpp:58]   --->   Operation 2023 'and' 'and_ln58_3' <Predicate = (!icmp_ln47)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_229 : Operation 2024 [1/2] (4.19ns)   --->   "%tmp_30 = fcmp_ogt  i32 %select_ln58_1, i32 %feature_out_conv1_load_2" [src/pool.cpp:58]   --->   Operation 2024 'fcmp' 'tmp_30' <Predicate = (!icmp_ln47)> <Delay = 4.19> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 4.19> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_229 : Operation 2025 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln58_4 = and i1 %and_ln58_3, i1 %tmp_30" [src/pool.cpp:58]   --->   Operation 2025 'and' 'and_ln58_4' <Predicate = (!icmp_ln47)> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_229 : Operation 2026 [1/1] (0.70ns) (out node of the LUT)   --->   "%select_ln58_2 = select i1 %and_ln58_4, i32 %select_ln58_1, i32 %feature_out_conv1_load_2" [src/pool.cpp:58]   --->   Operation 2026 'select' 'select_ln58_2' <Predicate = (!icmp_ln47)> <Delay = 0.70> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 230 <SV = 36> <Delay = 4.19>
ST_230 : Operation 2027 [2/2] (4.19ns)   --->   "%tmp_33 = fcmp_ogt  i32 %select_ln58_2, i32 %feature_out_conv1_load_3" [src/pool.cpp:58]   --->   Operation 2027 'fcmp' 'tmp_33' <Predicate = (!icmp_ln47)> <Delay = 4.19> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 4.19> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 231 <SV = 37> <Delay = 5.70>
ST_231 : Operation 2028 [1/1] (0.00ns)   --->   "%bitcast_ln58_5 = bitcast i32 %select_ln58_2" [src/pool.cpp:58]   --->   Operation 2028 'bitcast' 'bitcast_ln58_5' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_231 : Operation 2029 [1/1] (0.00ns)   --->   "%tmp_31 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln58_5, i32 23, i32 30" [src/pool.cpp:58]   --->   Operation 2029 'partselect' 'tmp_31' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_231 : Operation 2030 [1/1] (0.00ns)   --->   "%trunc_ln58_5 = trunc i32 %bitcast_ln58_5" [src/pool.cpp:58]   --->   Operation 2030 'trunc' 'trunc_ln58_5' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_231 : Operation 2031 [1/1] (0.00ns)   --->   "%bitcast_ln58_6 = bitcast i32 %feature_out_conv1_load_3" [src/pool.cpp:58]   --->   Operation 2031 'bitcast' 'bitcast_ln58_6' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_231 : Operation 2032 [1/1] (0.00ns)   --->   "%tmp_32 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln58_6, i32 23, i32 30" [src/pool.cpp:58]   --->   Operation 2032 'partselect' 'tmp_32' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_231 : Operation 2033 [1/1] (0.00ns)   --->   "%trunc_ln58_6 = trunc i32 %bitcast_ln58_6" [src/pool.cpp:58]   --->   Operation 2033 'trunc' 'trunc_ln58_6' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_231 : Operation 2034 [1/1] (1.31ns)   --->   "%icmp_ln58_10 = icmp_ne  i8 %tmp_31, i8 255" [src/pool.cpp:58]   --->   Operation 2034 'icmp' 'icmp_ln58_10' <Predicate = (!icmp_ln47)> <Delay = 1.31> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.02> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_231 : Operation 2035 [1/1] (2.02ns)   --->   "%icmp_ln58_11 = icmp_eq  i23 %trunc_ln58_5, i23 0" [src/pool.cpp:58]   --->   Operation 2035 'icmp' 'icmp_ln58_11' <Predicate = (!icmp_ln47)> <Delay = 2.02> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.02> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_231 : Operation 2036 [1/1] (0.00ns) (grouped into LUT with out node and_ln58_6)   --->   "%or_ln58_5 = or i1 %icmp_ln58_11, i1 %icmp_ln58_10" [src/pool.cpp:58]   --->   Operation 2036 'or' 'or_ln58_5' <Predicate = (!icmp_ln47)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_231 : Operation 2037 [1/1] (1.31ns)   --->   "%icmp_ln58_12 = icmp_ne  i8 %tmp_32, i8 255" [src/pool.cpp:58]   --->   Operation 2037 'icmp' 'icmp_ln58_12' <Predicate = (!icmp_ln47)> <Delay = 1.31> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.02> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_231 : Operation 2038 [1/1] (2.02ns)   --->   "%icmp_ln58_13 = icmp_eq  i23 %trunc_ln58_6, i23 0" [src/pool.cpp:58]   --->   Operation 2038 'icmp' 'icmp_ln58_13' <Predicate = (!icmp_ln47)> <Delay = 2.02> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.02> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_231 : Operation 2039 [1/1] (0.00ns) (grouped into LUT with out node and_ln58_6)   --->   "%or_ln58_6 = or i1 %icmp_ln58_13, i1 %icmp_ln58_12" [src/pool.cpp:58]   --->   Operation 2039 'or' 'or_ln58_6' <Predicate = (!icmp_ln47)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_231 : Operation 2040 [1/1] (0.00ns) (grouped into LUT with out node and_ln58_6)   --->   "%and_ln58_5 = and i1 %or_ln58_5, i1 %or_ln58_6" [src/pool.cpp:58]   --->   Operation 2040 'and' 'and_ln58_5' <Predicate = (!icmp_ln47)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_231 : Operation 2041 [1/2] (4.19ns)   --->   "%tmp_33 = fcmp_ogt  i32 %select_ln58_2, i32 %feature_out_conv1_load_3" [src/pool.cpp:58]   --->   Operation 2041 'fcmp' 'tmp_33' <Predicate = (!icmp_ln47)> <Delay = 4.19> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 4.19> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_231 : Operation 2042 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln58_6 = and i1 %and_ln58_5, i1 %tmp_33" [src/pool.cpp:58]   --->   Operation 2042 'and' 'and_ln58_6' <Predicate = (!icmp_ln47)> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_231 : Operation 2043 [1/1] (0.70ns) (out node of the LUT)   --->   "%select_ln58_3 = select i1 %and_ln58_6, i32 %select_ln58_2, i32 %feature_out_conv1_load_3" [src/pool.cpp:58]   --->   Operation 2043 'select' 'select_ln58_3' <Predicate = (!icmp_ln47)> <Delay = 0.70> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 232 <SV = 38> <Delay = 2.77>
ST_232 : Operation 2044 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_47_1_VITIS_LOOP_48_2_VITIS_LOOP_49_3_str"   --->   Operation 2044 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_232 : Operation 2045 [1/1] (0.00ns)   --->   "%empty_59 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 512, i64 512, i64 512"   --->   Operation 2045 'speclooptripcount' 'empty_59' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_232 : Operation 2046 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 2046 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_232 : Operation 2047 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_48_2_VITIS_LOOP_49_3_str"   --->   Operation 2047 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_232 : Operation 2048 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 2048 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_232 : Operation 2049 [1/1] (0.00ns)   --->   "%specloopname_ln51 = specloopname void @_ssdm_op_SpecLoopName, void @empty_27" [src/pool.cpp:51]   --->   Operation 2049 'specloopname' 'specloopname_ln51' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_232 : Operation 2050 [1/1] (0.00ns)   --->   "%ret_1 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i2.i2.i5, i2 %trunc_ln61, i2 %trunc_ln57, i5 %trunc_ln47"   --->   Operation 2050 'bitconcatenate' 'ret_1' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_232 : Operation 2051 [1/1] (0.00ns)   --->   "%zext_ln534_3 = zext i9 %ret_1"   --->   Operation 2051 'zext' 'zext_ln534_3' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_232 : Operation 2052 [1/1] (0.00ns)   --->   "%feature_out_pool1_addr = getelementptr i32 %feature_out_pool1, i64 0, i64 %zext_ln534_3" [src/pool.cpp:61]   --->   Operation 2052 'getelementptr' 'feature_out_pool1_addr' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_232 : Operation 2053 [1/1] (2.77ns)   --->   "%store_ln61 = store i32 %select_ln58_3, i9 %feature_out_pool1_addr" [src/pool.cpp:61]   --->   Operation 2053 'store' 'store_ln61' <Predicate = (!icmp_ln47)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_232 : Operation 2054 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_Z11conv_layer1PfS_S_S_.exit.preheader"   --->   Operation 2054 'br' 'br_ln0' <Predicate = (!icmp_ln47)> <Delay = 0.00>

State 233 <SV = 30> <Delay = 1.29>
ST_233 : Operation 2055 [1/1] (0.00ns)   --->   "%trunc_ln7 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %b_fc0_read, i32 2, i32 63" [src/linear.cpp:21]   --->   Operation 2055 'partselect' 'trunc_ln7' <Predicate = true> <Delay = 0.00>
ST_233 : Operation 2056 [1/1] (0.00ns)   --->   "%sext_ln21 = sext i62 %trunc_ln7" [src/linear.cpp:21]   --->   Operation 2056 'sext' 'sext_ln21' <Predicate = true> <Delay = 0.00>
ST_233 : Operation 2057 [1/1] (1.29ns)   --->   "%br_ln21 = br void" [src/linear.cpp:21]   --->   Operation 2057 'br' 'br_ln21' <Predicate = true> <Delay = 1.29>

State 234 <SV = 31> <Delay = 1.31>
ST_234 : Operation 2058 [1/1] (0.00ns)   --->   "%cout_2 = phi i8 %add_ln21, void, i8 0, void %_Z11pool_layer1PfS_.exit" [src/linear.cpp:21]   --->   Operation 2058 'phi' 'cout_2' <Predicate = true> <Delay = 0.00>
ST_234 : Operation 2059 [1/1] (1.30ns)   --->   "%add_ln21 = add i8 %cout_2, i8 1" [src/linear.cpp:21]   --->   Operation 2059 'add' 'add_ln21' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_234 : Operation 2060 [1/1] (1.31ns)   --->   "%icmp_ln21 = icmp_eq  i8 %cout_2, i8 128" [src/linear.cpp:21]   --->   Operation 2060 'icmp' 'icmp_ln21' <Predicate = true> <Delay = 1.31> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.02> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_234 : Operation 2061 [1/1] (0.00ns)   --->   "%empty_62 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 128, i64 128, i64 128"   --->   Operation 2061 'speclooptripcount' 'empty_62' <Predicate = true> <Delay = 0.00>
ST_234 : Operation 2062 [1/1] (0.00ns)   --->   "%br_ln21 = br i1 %icmp_ln21, void %.split13, void %_Z10linear_fc0PfS_S_S_.exit" [src/linear.cpp:21]   --->   Operation 2062 'br' 'br_ln21' <Predicate = true> <Delay = 0.00>
ST_234 : Operation 2063 [1/1] (0.00ns)   --->   "%zext_ln21 = zext i8 %cout_2" [src/linear.cpp:21]   --->   Operation 2063 'zext' 'zext_ln21' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_234 : Operation 2064 [1/1] (0.00ns)   --->   "%zext_ln21_1 = zext i8 %cout_2" [src/linear.cpp:21]   --->   Operation 2064 'zext' 'zext_ln21_1' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_234 : Operation 2065 [1/1] (0.00ns)   --->   "%specloopname_ln19 = specloopname void @_ssdm_op_SpecLoopName, void @empty_26" [src/linear.cpp:19]   --->   Operation 2065 'specloopname' 'specloopname_ln19' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_234 : Operation 2066 [1/1] (0.00ns)   --->   "%empty_63 = trunc i8 %cout_2" [src/linear.cpp:21]   --->   Operation 2066 'trunc' 'empty_63' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_234 : Operation 2067 [1/1] (1.29ns)   --->   "%br_ln24 = br void" [src/linear.cpp:24]   --->   Operation 2067 'br' 'br_ln24' <Predicate = (!icmp_ln21)> <Delay = 1.29>
ST_234 : Operation 2068 [1/1] (0.00ns)   --->   "%trunc_ln3 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %b_fc1_read, i32 2, i32 63" [src/linear.cpp:51]   --->   Operation 2068 'partselect' 'trunc_ln3' <Predicate = (icmp_ln21)> <Delay = 0.00>

State 235 <SV = 32> <Delay = 6.09>
ST_235 : Operation 2069 [1/1] (0.00ns)   --->   "%indvar_flatten401 = phi i10 0, void %.split13, i10 %add_ln24, void %.split11" [src/linear.cpp:24]   --->   Operation 2069 'phi' 'indvar_flatten401' <Predicate = true> <Delay = 0.00>
ST_235 : Operation 2070 [1/1] (0.00ns)   --->   "%hin = phi i3 0, void %.split13, i3 %select_ln19_1, void %.split11" [src/linear.cpp:19]   --->   Operation 2070 'phi' 'hin' <Predicate = true> <Delay = 0.00>
ST_235 : Operation 2071 [1/1] (0.00ns)   --->   "%indvar_flatten379 = phi i9 0, void %.split13, i9 %select_ln25_9, void %.split11" [src/linear.cpp:25]   --->   Operation 2071 'phi' 'indvar_flatten379' <Predicate = true> <Delay = 0.00>
ST_235 : Operation 2072 [1/1] (0.00ns)   --->   "%win = phi i3 0, void %.split13, i3 %select_ln25_8, void %.split11" [src/linear.cpp:25]   --->   Operation 2072 'phi' 'win' <Predicate = true> <Delay = 0.00>
ST_235 : Operation 2073 [1/1] (0.00ns)   --->   "%cin_4 = phi i6 0, void %.split13, i6 %add_ln27, void %.split11" [src/linear.cpp:27]   --->   Operation 2073 'phi' 'cin_4' <Predicate = true> <Delay = 0.00>
ST_235 : Operation 2074 [1/1] (1.41ns)   --->   "%add_ln24 = add i10 %indvar_flatten401, i10 1" [src/linear.cpp:24]   --->   Operation 2074 'add' 'add_ln24' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_235 : Operation 2075 [1/1] (0.00ns)   --->   "%empty_64 = trunc i3 %win" [src/linear.cpp:25]   --->   Operation 2075 'trunc' 'empty_64' <Predicate = true> <Delay = 0.00>
ST_235 : Operation 2076 [1/1] (1.94ns)   --->   "%icmp_ln24 = icmp_eq  i10 %indvar_flatten401, i10 512" [src/linear.cpp:24]   --->   Operation 2076 'icmp' 'icmp_ln24' <Predicate = true> <Delay = 1.94> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.02> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_235 : Operation 2077 [1/1] (0.00ns)   --->   "%br_ln24 = br i1 %icmp_ln24, void %.split11, void" [src/linear.cpp:24]   --->   Operation 2077 'br' 'br_ln24' <Predicate = true> <Delay = 0.00>
ST_235 : Operation 2078 [1/1] (1.62ns)   --->   "%icmp_ln25_1 = icmp_eq  i9 %indvar_flatten379, i9 128" [src/linear.cpp:25]   --->   Operation 2078 'icmp' 'icmp_ln25_1' <Predicate = (!icmp_ln24)> <Delay = 1.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.02> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_235 : Operation 2079 [1/1] (0.79ns)   --->   "%select_ln19 = select i1 %icmp_ln25_1, i3 0, i3 %win" [src/linear.cpp:19]   --->   Operation 2079 'select' 'select_ln19' <Predicate = (!icmp_ln24)> <Delay = 0.79> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_235 : Operation 2080 [1/1] (0.76ns)   --->   "%add_ln24_1 = add i3 %hin, i3 1" [src/linear.cpp:24]   --->   Operation 2080 'add' 'add_ln24_1' <Predicate = (!icmp_ln24)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_235 : Operation 2081 [1/1] (0.79ns)   --->   "%select_ln19_1 = select i1 %icmp_ln25_1, i3 %add_ln24_1, i3 %hin" [src/linear.cpp:19]   --->   Operation 2081 'select' 'select_ln19_1' <Predicate = (!icmp_ln24)> <Delay = 0.79> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_235 : Operation 2082 [1/1] (0.00ns)   --->   "%trunc_ln19 = trunc i3 %select_ln19_1" [src/linear.cpp:19]   --->   Operation 2082 'trunc' 'trunc_ln19' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_235 : Operation 2083 [1/1] (0.00ns) (grouped into LUT with out node add_ln30)   --->   "%select_ln19_3 = select i1 %icmp_ln25_1, i2 0, i2 %empty_64" [src/linear.cpp:19]   --->   Operation 2083 'select' 'select_ln19_3' <Predicate = (!icmp_ln24)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_235 : Operation 2084 [1/1] (0.00ns) (grouped into LUT with out node and_ln19)   --->   "%xor_ln19 = xor i1 %icmp_ln25_1, i1 1" [src/linear.cpp:19]   --->   Operation 2084 'xor' 'xor_ln19' <Predicate = (!icmp_ln24)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_235 : Operation 2085 [1/1] (1.07ns)   --->   "%icmp_ln27_1 = icmp_eq  i6 %cin_4, i6 32" [src/linear.cpp:27]   --->   Operation 2085 'icmp' 'icmp_ln27_1' <Predicate = (!icmp_ln24)> <Delay = 1.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.02> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_235 : Operation 2086 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln19 = and i1 %icmp_ln27_1, i1 %xor_ln19" [src/linear.cpp:19]   --->   Operation 2086 'and' 'and_ln19' <Predicate = (!icmp_ln24)> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_235 : Operation 2087 [1/1] (0.76ns)   --->   "%add_ln25 = add i3 %select_ln19, i3 1" [src/linear.cpp:25]   --->   Operation 2087 'add' 'add_ln25' <Predicate = (!icmp_ln24)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_235 : Operation 2088 [1/1] (0.00ns) (grouped into LUT with out node select_ln25_5)   --->   "%or_ln25 = or i1 %and_ln19, i1 %icmp_ln25_1" [src/linear.cpp:25]   --->   Operation 2088 'or' 'or_ln25' <Predicate = (!icmp_ln24)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_235 : Operation 2089 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln25_5 = select i1 %or_ln25, i6 0, i6 %cin_4" [src/linear.cpp:25]   --->   Operation 2089 'select' 'select_ln25_5' <Predicate = (!icmp_ln24)> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_235 : Operation 2090 [1/1] (0.00ns)   --->   "%empty_66 = trunc i3 %add_ln25" [src/linear.cpp:25]   --->   Operation 2090 'trunc' 'empty_66' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_235 : Operation 2091 [1/1] (0.00ns) (grouped into LUT with out node add_ln30)   --->   "%select_ln25_7 = select i1 %and_ln19, i2 %empty_66, i2 %select_ln19_3" [src/linear.cpp:25]   --->   Operation 2091 'select' 'select_ln25_7' <Predicate = (!icmp_ln24)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_235 : Operation 2092 [1/1] (0.79ns)   --->   "%select_ln25_8 = select i1 %and_ln19, i3 %add_ln25, i3 %select_ln19" [src/linear.cpp:25]   --->   Operation 2092 'select' 'select_ln25_8' <Predicate = (!icmp_ln24)> <Delay = 0.79> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_235 : Operation 2093 [1/1] (0.00ns) (grouped into LUT with out node add_ln30)   --->   "%trunc_ln30 = trunc i6 %select_ln25_5" [src/linear.cpp:30]   --->   Operation 2093 'trunc' 'trunc_ln30' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_235 : Operation 2094 [1/1] (0.00ns) (grouped into LUT with out node add_ln30)   --->   "%shl_ln30_1 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i2.i2.i5.i7.i2, i2 %trunc_ln19, i2 %select_ln25_7, i5 %trunc_ln30, i7 %empty_63, i2 0" [src/linear.cpp:30]   --->   Operation 2094 'bitconcatenate' 'shl_ln30_1' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_235 : Operation 2095 [1/1] (0.00ns) (grouped into LUT with out node add_ln30)   --->   "%zext_ln30 = zext i18 %shl_ln30_1" [src/linear.cpp:30]   --->   Operation 2095 'zext' 'zext_ln30' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_235 : Operation 2096 [1/1] (2.69ns) (out node of the LUT)   --->   "%add_ln30 = add i64 %zext_ln30, i64 %w_fc0_read" [src/linear.cpp:30]   --->   Operation 2096 'add' 'add_ln30' <Predicate = (!icmp_ln24)> <Delay = 2.69> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_235 : Operation 2097 [1/1] (0.00ns)   --->   "%trunc_ln30_1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln30, i32 2, i32 63" [src/linear.cpp:30]   --->   Operation 2097 'partselect' 'trunc_ln30_1' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_235 : Operation 2098 [1/1] (0.00ns)   --->   "%sext_ln30 = sext i62 %trunc_ln30_1" [src/linear.cpp:30]   --->   Operation 2098 'sext' 'sext_ln30' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_235 : Operation 2099 [1/1] (0.00ns)   --->   "%gmem_addr_10 = getelementptr i32 %gmem, i64 %sext_ln30" [src/linear.cpp:30]   --->   Operation 2099 'getelementptr' 'gmem_addr_10' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_235 : Operation 2100 [1/1] (1.28ns)   --->   "%add_ln27 = add i6 %select_ln25_5, i6 1" [src/linear.cpp:27]   --->   Operation 2100 'add' 'add_ln27' <Predicate = (!icmp_ln24)> <Delay = 1.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_235 : Operation 2101 [1/1] (1.36ns)   --->   "%add_ln25_3 = add i9 %indvar_flatten379, i9 1" [src/linear.cpp:25]   --->   Operation 2101 'add' 'add_ln25_3' <Predicate = (!icmp_ln24)> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_235 : Operation 2102 [1/1] (0.72ns)   --->   "%select_ln25_9 = select i1 %icmp_ln25_1, i9 1, i9 %add_ln25_3" [src/linear.cpp:25]   --->   Operation 2102 'select' 'select_ln25_9' <Predicate = (!icmp_ln24)> <Delay = 0.72> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 236 <SV = 33> <Delay = 7.30>
ST_236 : Operation 2103 [7/7] (7.30ns)   --->   "%gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_10, i32 1" [src/linear.cpp:30]   --->   Operation 2103 'readreq' 'gmem_load_8_req' <Predicate = (!icmp_ln24)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 237 <SV = 34> <Delay = 7.30>
ST_237 : Operation 2104 [6/7] (7.30ns)   --->   "%gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_10, i32 1" [src/linear.cpp:30]   --->   Operation 2104 'readreq' 'gmem_load_8_req' <Predicate = (!icmp_ln24)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 238 <SV = 35> <Delay = 7.30>
ST_238 : Operation 2105 [5/7] (7.30ns)   --->   "%gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_10, i32 1" [src/linear.cpp:30]   --->   Operation 2105 'readreq' 'gmem_load_8_req' <Predicate = (!icmp_ln24)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 239 <SV = 36> <Delay = 7.30>
ST_239 : Operation 2106 [4/7] (7.30ns)   --->   "%gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_10, i32 1" [src/linear.cpp:30]   --->   Operation 2106 'readreq' 'gmem_load_8_req' <Predicate = (!icmp_ln24)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 240 <SV = 37> <Delay = 7.30>
ST_240 : Operation 2107 [3/7] (7.30ns)   --->   "%gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_10, i32 1" [src/linear.cpp:30]   --->   Operation 2107 'readreq' 'gmem_load_8_req' <Predicate = (!icmp_ln24)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 241 <SV = 38> <Delay = 7.30>
ST_241 : Operation 2108 [2/7] (7.30ns)   --->   "%gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_10, i32 1" [src/linear.cpp:30]   --->   Operation 2108 'readreq' 'gmem_load_8_req' <Predicate = (!icmp_ln24)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 242 <SV = 39> <Delay = 7.30>
ST_242 : Operation 2109 [1/1] (0.00ns)   --->   "%sum_12 = phi i32 0, void %.split13, i32 %sum_7, void %.split11"   --->   Operation 2109 'phi' 'sum_12' <Predicate = true> <Delay = 0.00>
ST_242 : Operation 2110 [1/1] (0.00ns)   --->   "%tmp_46 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i2.i5, i2 %empty_64, i5 0" [src/linear.cpp:25]   --->   Operation 2110 'bitconcatenate' 'tmp_46' <Predicate = (!icmp_ln25_1 & !and_ln19)> <Delay = 0.00>
ST_242 : Operation 2111 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 2111 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_242 : Operation 2112 [1/1] (0.00ns) (grouped into LUT with out node add_ln29)   --->   "%select_ln19_2 = select i1 %icmp_ln25_1, i7 0, i7 %tmp_46" [src/linear.cpp:19]   --->   Operation 2112 'select' 'select_ln19_2' <Predicate = (!icmp_ln24 & !and_ln19)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_242 : Operation 2113 [1/1] (0.00ns) (grouped into LUT with out node add_ln29)   --->   "%p_mid5 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i2.i5, i2 %empty_66, i5 0" [src/linear.cpp:25]   --->   Operation 2113 'bitconcatenate' 'p_mid5' <Predicate = (!icmp_ln24 & and_ln19)> <Delay = 0.00>
ST_242 : Operation 2114 [1/1] (0.00ns) (grouped into LUT with out node add_ln29)   --->   "%select_ln25_6 = select i1 %and_ln19, i7 %p_mid5, i7 %select_ln19_2" [src/linear.cpp:25]   --->   Operation 2114 'select' 'select_ln25_6' <Predicate = (!icmp_ln24)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_242 : Operation 2115 [1/1] (0.00ns) (grouped into LUT with out node add_ln29)   --->   "%zext_ln25 = zext i7 %select_ln25_6" [src/linear.cpp:25]   --->   Operation 2115 'zext' 'zext_ln25' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_242 : Operation 2116 [1/1] (0.00ns) (grouped into LUT with out node add_ln29)   --->   "%tmp6 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i2.i1.i6, i2 %trunc_ln19, i1 0, i6 %select_ln25_5" [src/linear.cpp:29]   --->   Operation 2116 'bitconcatenate' 'tmp6' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_242 : Operation 2117 [1/1] (1.36ns) (out node of the LUT)   --->   "%add_ln29 = add i9 %tmp6, i9 %zext_ln25" [src/linear.cpp:29]   --->   Operation 2117 'add' 'add_ln29' <Predicate = (!icmp_ln24)> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_242 : Operation 2118 [1/1] (0.00ns)   --->   "%zext_ln29 = zext i9 %add_ln29" [src/linear.cpp:29]   --->   Operation 2118 'zext' 'zext_ln29' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_242 : Operation 2119 [1/1] (0.00ns)   --->   "%feature_out_pool1_addr_1 = getelementptr i32 %feature_out_pool1, i64 0, i64 %zext_ln29" [src/linear.cpp:29]   --->   Operation 2119 'getelementptr' 'feature_out_pool1_addr_1' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_242 : Operation 2120 [2/2] (2.77ns)   --->   "%feature_out_pool1_load = load i9 %feature_out_pool1_addr_1" [src/linear.cpp:29]   --->   Operation 2120 'load' 'feature_out_pool1_load' <Predicate = (!icmp_ln24)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_242 : Operation 2121 [1/7] (7.30ns)   --->   "%gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_10, i32 1" [src/linear.cpp:30]   --->   Operation 2121 'readreq' 'gmem_load_8_req' <Predicate = (!icmp_ln24)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 243 <SV = 40> <Delay = 7.30>
ST_243 : Operation 2122 [1/2] (2.77ns)   --->   "%feature_out_pool1_load = load i9 %feature_out_pool1_addr_1" [src/linear.cpp:29]   --->   Operation 2122 'load' 'feature_out_pool1_load' <Predicate = (!icmp_ln24)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_243 : Operation 2123 [1/1] (7.30ns)   --->   "%gmem_addr_10_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_10" [src/linear.cpp:30]   --->   Operation 2123 'read' 'gmem_addr_10_read' <Predicate = (!icmp_ln24)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 244 <SV = 41> <Delay = 4.72>
ST_244 : Operation 2124 [1/1] (0.00ns)   --->   "%bitcast_ln30 = bitcast i32 %gmem_addr_10_read" [src/linear.cpp:30]   --->   Operation 2124 'bitcast' 'bitcast_ln30' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_244 : Operation 2125 [4/4] (4.72ns)   --->   "%temp_1 = fmul i32 %feature_out_pool1_load, i32 %bitcast_ln30" [src/linear.cpp:30]   --->   Operation 2125 'fmul' 'temp_1' <Predicate = (!icmp_ln24)> <Delay = 4.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_244 : Operation 2126 [1/1] (1.94ns)   --->   "%icmp_ln31 = icmp_eq  i10 %add_ln24, i10 512" [src/linear.cpp:31]   --->   Operation 2126 'icmp' 'icmp_ln31' <Predicate = (!icmp_ln24)> <Delay = 1.94> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.02> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 245 <SV = 42> <Delay = 4.72>
ST_245 : Operation 2127 [3/4] (4.72ns)   --->   "%temp_1 = fmul i32 %feature_out_pool1_load, i32 %bitcast_ln30" [src/linear.cpp:30]   --->   Operation 2127 'fmul' 'temp_1' <Predicate = (!icmp_ln24)> <Delay = 4.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 246 <SV = 43> <Delay = 4.72>
ST_246 : Operation 2128 [2/4] (4.72ns)   --->   "%temp_1 = fmul i32 %feature_out_pool1_load, i32 %bitcast_ln30" [src/linear.cpp:30]   --->   Operation 2128 'fmul' 'temp_1' <Predicate = (!icmp_ln24)> <Delay = 4.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 247 <SV = 44> <Delay = 4.72>
ST_247 : Operation 2129 [1/4] (4.72ns)   --->   "%temp_1 = fmul i32 %feature_out_pool1_load, i32 %bitcast_ln30" [src/linear.cpp:30]   --->   Operation 2129 'fmul' 'temp_1' <Predicate = (!icmp_ln24)> <Delay = 4.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 248 <SV = 45> <Delay = 6.56>
ST_248 : Operation 2130 [5/5] (6.56ns)   --->   "%sum_7 = facc i32 @_ssdm_op_FACC, i32 %temp_1, i1 %icmp_ln31" [src/linear.cpp:31]   --->   Operation 2130 'facc' 'sum_7' <Predicate = (!icmp_ln24)> <Delay = 6.56> <CoreInst = "FAcc_nodsp">   --->   Core 11 'FAcc_nodsp' <Latency = 4> <II = 1> <Delay = 6.56> <FuncUnit> <Opcode : 'facc'> <InPorts = 2> <OutPorts = 1>

State 249 <SV = 46> <Delay = 6.56>
ST_249 : Operation 2131 [4/5] (6.56ns)   --->   "%sum_7 = facc i32 @_ssdm_op_FACC, i32 %temp_1, i1 %icmp_ln31" [src/linear.cpp:31]   --->   Operation 2131 'facc' 'sum_7' <Predicate = (!icmp_ln24)> <Delay = 6.56> <CoreInst = "FAcc_nodsp">   --->   Core 11 'FAcc_nodsp' <Latency = 4> <II = 1> <Delay = 6.56> <FuncUnit> <Opcode : 'facc'> <InPorts = 2> <OutPorts = 1>

State 250 <SV = 47> <Delay = 6.56>
ST_250 : Operation 2132 [3/5] (6.56ns)   --->   "%sum_7 = facc i32 @_ssdm_op_FACC, i32 %temp_1, i1 %icmp_ln31" [src/linear.cpp:31]   --->   Operation 2132 'facc' 'sum_7' <Predicate = (!icmp_ln24)> <Delay = 6.56> <CoreInst = "FAcc_nodsp">   --->   Core 11 'FAcc_nodsp' <Latency = 4> <II = 1> <Delay = 6.56> <FuncUnit> <Opcode : 'facc'> <InPorts = 2> <OutPorts = 1>

State 251 <SV = 48> <Delay = 6.56>
ST_251 : Operation 2133 [2/5] (6.56ns)   --->   "%sum_7 = facc i32 @_ssdm_op_FACC, i32 %temp_1, i1 %icmp_ln31" [src/linear.cpp:31]   --->   Operation 2133 'facc' 'sum_7' <Predicate = (!icmp_ln24)> <Delay = 6.56> <CoreInst = "FAcc_nodsp">   --->   Core 11 'FAcc_nodsp' <Latency = 4> <II = 1> <Delay = 6.56> <FuncUnit> <Opcode : 'facc'> <InPorts = 2> <OutPorts = 1>

State 252 <SV = 49> <Delay = 6.56>
ST_252 : Operation 2134 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_27_4_str"   --->   Operation 2134 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_252 : Operation 2135 [1/1] (0.00ns)   --->   "%empty_65 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 512, i64 512, i64 512"   --->   Operation 2135 'speclooptripcount' 'empty_65' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_252 : Operation 2136 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 2136 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_252 : Operation 2137 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_25_3_VITIS_LOOP_27_4_str"   --->   Operation 2137 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_252 : Operation 2138 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 2138 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_252 : Operation 2139 [1/1] (0.00ns)   --->   "%specloopname_ln19 = specloopname void @_ssdm_op_SpecLoopName, void @empty_25" [src/linear.cpp:19]   --->   Operation 2139 'specloopname' 'specloopname_ln19' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_252 : Operation 2140 [1/5] (6.56ns)   --->   "%sum_7 = facc i32 @_ssdm_op_FACC, i32 %temp_1, i1 %icmp_ln31" [src/linear.cpp:31]   --->   Operation 2140 'facc' 'sum_7' <Predicate = (!icmp_ln24)> <Delay = 6.56> <CoreInst = "FAcc_nodsp">   --->   Core 11 'FAcc_nodsp' <Latency = 4> <II = 1> <Delay = 6.56> <FuncUnit> <Opcode : 'facc'> <InPorts = 2> <OutPorts = 1>
ST_252 : Operation 2141 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 2141 'br' 'br_ln0' <Predicate = (!icmp_ln24)> <Delay = 0.00>

State 253 <SV = 40> <Delay = 2.64>
ST_253 : Operation 2142 [1/1] (2.64ns)   --->   "%add_ln34_1 = add i63 %zext_ln21_1, i63 %sext_ln21" [src/linear.cpp:34]   --->   Operation 2142 'add' 'add_ln34_1' <Predicate = true> <Delay = 2.64> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_253 : Operation 2143 [1/1] (0.00ns)   --->   "%sext_ln34 = sext i63 %add_ln34_1" [src/linear.cpp:34]   --->   Operation 2143 'sext' 'sext_ln34' <Predicate = true> <Delay = 0.00>
ST_253 : Operation 2144 [1/1] (0.00ns)   --->   "%gmem_addr_6 = getelementptr i32 %gmem, i64 %sext_ln34" [src/linear.cpp:34]   --->   Operation 2144 'getelementptr' 'gmem_addr_6' <Predicate = true> <Delay = 0.00>

State 254 <SV = 41> <Delay = 7.30>
ST_254 : Operation 2145 [7/7] (7.30ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_6, i32 1" [src/linear.cpp:34]   --->   Operation 2145 'readreq' 'gmem_load_5_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 255 <SV = 42> <Delay = 7.30>
ST_255 : Operation 2146 [6/7] (7.30ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_6, i32 1" [src/linear.cpp:34]   --->   Operation 2146 'readreq' 'gmem_load_5_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 256 <SV = 43> <Delay = 7.30>
ST_256 : Operation 2147 [5/7] (7.30ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_6, i32 1" [src/linear.cpp:34]   --->   Operation 2147 'readreq' 'gmem_load_5_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 257 <SV = 44> <Delay = 7.30>
ST_257 : Operation 2148 [4/7] (7.30ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_6, i32 1" [src/linear.cpp:34]   --->   Operation 2148 'readreq' 'gmem_load_5_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 258 <SV = 45> <Delay = 7.30>
ST_258 : Operation 2149 [3/7] (7.30ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_6, i32 1" [src/linear.cpp:34]   --->   Operation 2149 'readreq' 'gmem_load_5_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 259 <SV = 46> <Delay = 7.30>
ST_259 : Operation 2150 [2/7] (7.30ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_6, i32 1" [src/linear.cpp:34]   --->   Operation 2150 'readreq' 'gmem_load_5_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 260 <SV = 47> <Delay = 7.30>
ST_260 : Operation 2151 [1/7] (7.30ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_6, i32 1" [src/linear.cpp:34]   --->   Operation 2151 'readreq' 'gmem_load_5_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 261 <SV = 48> <Delay = 7.30>
ST_261 : Operation 2152 [1/1] (7.30ns)   --->   "%gmem_addr_6_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_6" [src/linear.cpp:34]   --->   Operation 2152 'read' 'gmem_addr_6_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 262 <SV = 49> <Delay = 6.32>
ST_262 : Operation 2153 [1/1] (0.00ns)   --->   "%bitcast_ln34 = bitcast i32 %gmem_addr_6_read" [src/linear.cpp:34]   --->   Operation 2153 'bitcast' 'bitcast_ln34' <Predicate = true> <Delay = 0.00>
ST_262 : Operation 2154 [5/5] (6.32ns)   --->   "%sum_2 = fadd i32 %sum_12, i32 %bitcast_ln34" [src/linear.cpp:34]   --->   Operation 2154 'fadd' 'sum_2' <Predicate = true> <Delay = 6.32> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 263 <SV = 50> <Delay = 6.32>
ST_263 : Operation 2155 [4/5] (6.32ns)   --->   "%sum_2 = fadd i32 %sum_12, i32 %bitcast_ln34" [src/linear.cpp:34]   --->   Operation 2155 'fadd' 'sum_2' <Predicate = true> <Delay = 6.32> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 264 <SV = 51> <Delay = 6.32>
ST_264 : Operation 2156 [3/5] (6.32ns)   --->   "%sum_2 = fadd i32 %sum_12, i32 %bitcast_ln34" [src/linear.cpp:34]   --->   Operation 2156 'fadd' 'sum_2' <Predicate = true> <Delay = 6.32> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 265 <SV = 52> <Delay = 6.32>
ST_265 : Operation 2157 [2/5] (6.32ns)   --->   "%sum_2 = fadd i32 %sum_12, i32 %bitcast_ln34" [src/linear.cpp:34]   --->   Operation 2157 'fadd' 'sum_2' <Predicate = true> <Delay = 6.32> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 266 <SV = 53> <Delay = 6.32>
ST_266 : Operation 2158 [1/5] (6.32ns)   --->   "%sum_2 = fadd i32 %sum_12, i32 %bitcast_ln34" [src/linear.cpp:34]   --->   Operation 2158 'fadd' 'sum_2' <Predicate = true> <Delay = 6.32> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 267 <SV = 54> <Delay = 4.19>
ST_267 : Operation 2159 [2/2] (4.19ns)   --->   "%tmp_21 = fcmp_olt  i32 %sum_2, i32 0" [src/linear.cpp:35]   --->   Operation 2159 'fcmp' 'tmp_21' <Predicate = true> <Delay = 4.19> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 4.19> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 268 <SV = 55> <Delay = 4.99>
ST_268 : Operation 2160 [1/1] (0.00ns)   --->   "%bitcast_ln35 = bitcast i32 %sum_2" [src/linear.cpp:35]   --->   Operation 2160 'bitcast' 'bitcast_ln35' <Predicate = true> <Delay = 0.00>
ST_268 : Operation 2161 [1/1] (0.00ns)   --->   "%tmp_20 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln35, i32 23, i32 30" [src/linear.cpp:35]   --->   Operation 2161 'partselect' 'tmp_20' <Predicate = true> <Delay = 0.00>
ST_268 : Operation 2162 [1/1] (0.00ns)   --->   "%trunc_ln35 = trunc i32 %bitcast_ln35" [src/linear.cpp:35]   --->   Operation 2162 'trunc' 'trunc_ln35' <Predicate = true> <Delay = 0.00>
ST_268 : Operation 2163 [1/1] (1.31ns)   --->   "%icmp_ln35 = icmp_ne  i8 %tmp_20, i8 255" [src/linear.cpp:35]   --->   Operation 2163 'icmp' 'icmp_ln35' <Predicate = true> <Delay = 1.31> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.02> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_268 : Operation 2164 [1/1] (2.02ns)   --->   "%icmp_ln35_1 = icmp_eq  i23 %trunc_ln35, i23 0" [src/linear.cpp:35]   --->   Operation 2164 'icmp' 'icmp_ln35_1' <Predicate = true> <Delay = 2.02> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.02> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_268 : Operation 2165 [1/1] (0.00ns) (grouped into LUT with out node sum_11)   --->   "%or_ln35 = or i1 %icmp_ln35_1, i1 %icmp_ln35" [src/linear.cpp:35]   --->   Operation 2165 'or' 'or_ln35' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_268 : Operation 2166 [1/2] (4.19ns)   --->   "%tmp_21 = fcmp_olt  i32 %sum_2, i32 0" [src/linear.cpp:35]   --->   Operation 2166 'fcmp' 'tmp_21' <Predicate = true> <Delay = 4.19> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 4.19> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_268 : Operation 2167 [1/1] (0.00ns) (grouped into LUT with out node sum_11)   --->   "%and_ln35 = and i1 %or_ln35, i1 %tmp_21" [src/linear.cpp:35]   --->   Operation 2167 'and' 'and_ln35' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_268 : Operation 2168 [1/1] (0.80ns) (out node of the LUT)   --->   "%sum_11 = select i1 %and_ln35, i32 0, i32 %sum_2" [src/linear.cpp:35]   --->   Operation 2168 'select' 'sum_11' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 269 <SV = 56> <Delay = 2.77>
ST_269 : Operation 2169 [1/1] (0.00ns)   --->   "%feature_out_fc0_addr_1 = getelementptr i32 %feature_out_fc0, i64 0, i64 %zext_ln21" [src/linear.cpp:39]   --->   Operation 2169 'getelementptr' 'feature_out_fc0_addr_1' <Predicate = true> <Delay = 0.00>
ST_269 : Operation 2170 [1/1] (2.77ns)   --->   "%store_ln39 = store i32 %sum_11, i7 %feature_out_fc0_addr_1" [src/linear.cpp:39]   --->   Operation 2170 'store' 'store_ln39' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_269 : Operation 2171 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 2171 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 270 <SV = 32> <Delay = 7.30>
ST_270 : Operation 2172 [1/1] (0.00ns)   --->   "%sext_ln51 = sext i62 %trunc_ln3" [src/linear.cpp:51]   --->   Operation 2172 'sext' 'sext_ln51' <Predicate = true> <Delay = 0.00>
ST_270 : Operation 2173 [1/1] (0.00ns)   --->   "%trunc_ln51_1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %feature_out_read, i32 2, i32 63" [src/linear.cpp:51]   --->   Operation 2173 'partselect' 'trunc_ln51_1' <Predicate = true> <Delay = 0.00>
ST_270 : Operation 2174 [1/1] (0.00ns)   --->   "%sext_ln51_1 = sext i62 %trunc_ln51_1" [src/linear.cpp:51]   --->   Operation 2174 'sext' 'sext_ln51_1' <Predicate = true> <Delay = 0.00>
ST_270 : Operation 2175 [1/1] (0.00ns)   --->   "%gmem_addr_2 = getelementptr i32 %gmem, i64 %sext_ln51_1" [src/linear.cpp:51]   --->   Operation 2175 'getelementptr' 'gmem_addr_2' <Predicate = true> <Delay = 0.00>
ST_270 : Operation 2176 [1/1] (7.30ns)   --->   "%empty_67 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %gmem_addr_2, i32 10" [src/linear.cpp:51]   --->   Operation 2176 'writereq' 'empty_67' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_270 : Operation 2177 [1/1] (1.29ns)   --->   "%br_ln51 = br void" [src/linear.cpp:51]   --->   Operation 2177 'br' 'br_ln51' <Predicate = true> <Delay = 1.29>

State 271 <SV = 33> <Delay = 4.53>
ST_271 : Operation 2178 [1/1] (0.00ns)   --->   "%indvar_flatten409 = phi i11 0, void %_Z10linear_fc0PfS_S_S_.exit, i11 %add_ln51, void %ifFalse" [src/linear.cpp:51]   --->   Operation 2178 'phi' 'indvar_flatten409' <Predicate = true> <Delay = 0.00>
ST_271 : Operation 2179 [1/1] (0.00ns)   --->   "%cin = phi i8 0, void %_Z10linear_fc0PfS_S_S_.exit, i8 %add_ln54_2, void %ifFalse" [src/linear.cpp:54]   --->   Operation 2179 'phi' 'cin' <Predicate = true> <Delay = 0.00>
ST_271 : Operation 2180 [1/1] (1.48ns)   --->   "%add_ln51 = add i11 %indvar_flatten409, i11 1" [src/linear.cpp:51]   --->   Operation 2180 'add' 'add_ln51' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_271 : Operation 2181 [1/1] (1.88ns)   --->   "%icmp_ln51 = icmp_eq  i11 %indvar_flatten409, i11 1280" [src/linear.cpp:51]   --->   Operation 2181 'icmp' 'icmp_ln51' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.02> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_271 : Operation 2182 [1/1] (0.00ns)   --->   "%br_ln51 = br i1 %icmp_ln51, void %.split5, void %_Z10linear_fc1PfS_S_S_.exit" [src/linear.cpp:51]   --->   Operation 2182 'br' 'br_ln51' <Predicate = true> <Delay = 0.00>
ST_271 : Operation 2183 [1/1] (1.31ns)   --->   "%icmp_ln54 = icmp_eq  i8 %cin, i8 128" [src/linear.cpp:54]   --->   Operation 2183 'icmp' 'icmp_ln54' <Predicate = (!icmp_ln51)> <Delay = 1.31> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.02> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_271 : Operation 2184 [1/1] (0.44ns)   --->   "%select_ln51 = select i1 %icmp_ln54, i8 0, i8 %cin" [src/linear.cpp:51]   --->   Operation 2184 'select' 'select_ln51' <Predicate = (!icmp_ln51)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_271 : Operation 2185 [1/1] (0.00ns)   --->   "%cin_cast = zext i8 %select_ln51" [src/linear.cpp:51]   --->   Operation 2185 'zext' 'cin_cast' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_271 : Operation 2186 [1/1] (0.00ns)   --->   "%feature_out_fc0_addr = getelementptr i32 %feature_out_fc0, i64 0, i64 %cin_cast" [src/linear.cpp:56]   --->   Operation 2186 'getelementptr' 'feature_out_fc0_addr' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_271 : Operation 2187 [2/2] (2.77ns)   --->   "%feature_out_fc0_load = load i7 %feature_out_fc0_addr" [src/linear.cpp:56]   --->   Operation 2187 'load' 'feature_out_fc0_load' <Predicate = (!icmp_ln51)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_271 : Operation 2188 [1/1] (0.00ns)   --->   "%trunc_ln56 = trunc i8 %select_ln51" [src/linear.cpp:56]   --->   Operation 2188 'trunc' 'trunc_ln56' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_271 : Operation 2189 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 2189 'br' 'br_ln0' <Predicate = (!icmp_ln51)> <Delay = 0.00>

State 272 <SV = 34> <Delay = 7.24>
ST_272 : Operation 2190 [1/1] (0.00ns)   --->   "%cout_3 = phi i4 0, void %_Z10linear_fc0PfS_S_S_.exit, i4 %select_ln51_2, void %ifFalse" [src/linear.cpp:56]   --->   Operation 2190 'phi' 'cout_3' <Predicate = true> <Delay = 0.00>
ST_272 : Operation 2191 [1/1] (0.99ns)   --->   "%add_ln51_1 = add i4 %cout_3, i4 1" [src/linear.cpp:51]   --->   Operation 2191 'add' 'add_ln51_1' <Predicate = (!icmp_ln51 & icmp_ln54)> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_272 : Operation 2192 [1/1] (0.83ns)   --->   "%select_ln51_2 = select i1 %icmp_ln54, i4 %add_ln51_1, i4 %cout_3" [src/linear.cpp:51]   --->   Operation 2192 'select' 'select_ln51_2' <Predicate = (!icmp_ln51)> <Delay = 0.83> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_272 : Operation 2193 [1/1] (0.00ns) (grouped into LUT with out node add_ln56)   --->   "%zext_ln51_1 = zext i4 %select_ln51_2" [src/linear.cpp:51]   --->   Operation 2193 'zext' 'zext_ln51_1' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_272 : Operation 2194 [1/2] (2.77ns)   --->   "%feature_out_fc0_load = load i7 %feature_out_fc0_addr" [src/linear.cpp:56]   --->   Operation 2194 'load' 'feature_out_fc0_load' <Predicate = (!icmp_ln51)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_272 : Operation 2195 [1/1] (0.00ns) (grouped into LUT with out node add_ln56)   --->   "%shl_ln56 = shl i8 %select_ln51, i8 1" [src/linear.cpp:56]   --->   Operation 2195 'shl' 'shl_ln56' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_272 : Operation 2196 [1/1] (0.00ns) (grouped into LUT with out node add_ln56)   --->   "%zext_ln56 = zext i8 %shl_ln56" [src/linear.cpp:56]   --->   Operation 2196 'zext' 'zext_ln56' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_272 : Operation 2197 [1/1] (0.00ns)   --->   "%shl_ln56_1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i7.i3, i7 %trunc_ln56, i3 0" [src/linear.cpp:56]   --->   Operation 2197 'bitconcatenate' 'shl_ln56_1' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_272 : Operation 2198 [1/1] (0.00ns)   --->   "%zext_ln56_1 = zext i10 %shl_ln56_1" [src/linear.cpp:56]   --->   Operation 2198 'zext' 'zext_ln56_1' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_272 : Operation 2199 [1/1] (1.30ns) (out node of the LUT)   --->   "%add_ln56 = add i9 %zext_ln56, i9 %zext_ln51_1" [src/linear.cpp:56]   --->   Operation 2199 'add' 'add_ln56' <Predicate = (!icmp_ln51)> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_272 : Operation 2200 [1/1] (0.00ns)   --->   "%zext_ln56_2 = zext i9 %add_ln56" [src/linear.cpp:56]   --->   Operation 2200 'zext' 'zext_ln56_2' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_272 : Operation 2201 [1/1] (1.41ns)   --->   "%add_ln56_2 = add i11 %zext_ln56_2, i11 %zext_ln56_1" [src/linear.cpp:56]   --->   Operation 2201 'add' 'add_ln56_2' <Predicate = (!icmp_ln51)> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_272 : Operation 2202 [1/1] (0.00ns)   --->   "%shl_ln56_2 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i11.i2, i11 %add_ln56_2, i2 0" [src/linear.cpp:56]   --->   Operation 2202 'bitconcatenate' 'shl_ln56_2' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_272 : Operation 2203 [1/1] (0.00ns)   --->   "%zext_ln56_3 = zext i13 %shl_ln56_2" [src/linear.cpp:56]   --->   Operation 2203 'zext' 'zext_ln56_3' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_272 : Operation 2204 [1/1] (2.69ns)   --->   "%add_ln56_1 = add i64 %zext_ln56_3, i64 %w_fc1_read" [src/linear.cpp:56]   --->   Operation 2204 'add' 'add_ln56_1' <Predicate = (!icmp_ln51)> <Delay = 2.69> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_272 : Operation 2205 [1/1] (0.00ns)   --->   "%trunc_ln56_1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln56_1, i32 2, i32 63" [src/linear.cpp:56]   --->   Operation 2205 'partselect' 'trunc_ln56_1' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_272 : Operation 2206 [1/1] (0.00ns)   --->   "%sext_ln56 = sext i62 %trunc_ln56_1" [src/linear.cpp:56]   --->   Operation 2206 'sext' 'sext_ln56' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_272 : Operation 2207 [1/1] (0.00ns)   --->   "%gmem_addr_9 = getelementptr i32 %gmem, i64 %sext_ln56" [src/linear.cpp:56]   --->   Operation 2207 'getelementptr' 'gmem_addr_9' <Predicate = (!icmp_ln51)> <Delay = 0.00>

State 273 <SV = 35> <Delay = 7.30>
ST_273 : Operation 2208 [1/1] (0.00ns)   --->   "%zext_ln51 = zext i4 %select_ln51_2" [src/linear.cpp:51]   --->   Operation 2208 'zext' 'zext_ln51' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_273 : Operation 2209 [7/7] (7.30ns)   --->   "%gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_9, i32 1" [src/linear.cpp:56]   --->   Operation 2209 'readreq' 'gmem_load_7_req' <Predicate = (!icmp_ln51)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_273 : Operation 2210 [1/1] (1.30ns)   --->   "%add_ln54_2 = add i8 %select_ln51, i8 1" [src/linear.cpp:54]   --->   Operation 2210 'add' 'add_ln54_2' <Predicate = (!icmp_ln51)> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_273 : Operation 2211 [1/1] (1.31ns)   --->   "%ifzero = icmp_eq  i8 %add_ln54_2, i8 128" [src/linear.cpp:54]   --->   Operation 2211 'icmp' 'ifzero' <Predicate = (!icmp_ln51)> <Delay = 1.31> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.02> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_273 : Operation 2212 [1/1] (0.00ns)   --->   "%br_ln54 = br i1 %ifzero, void %ifFalse, void %ifTrue" [src/linear.cpp:54]   --->   Operation 2212 'br' 'br_ln54' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_273 : Operation 2213 [1/1] (2.64ns)   --->   "%add_ln60 = add i63 %zext_ln51, i63 %sext_ln51" [src/linear.cpp:60]   --->   Operation 2213 'add' 'add_ln60' <Predicate = (!icmp_ln51 & ifzero)> <Delay = 2.64> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_273 : Operation 2214 [1/1] (0.00ns)   --->   "%sext_ln60 = sext i63 %add_ln60" [src/linear.cpp:60]   --->   Operation 2214 'sext' 'sext_ln60' <Predicate = (!icmp_ln51 & ifzero)> <Delay = 0.00>
ST_273 : Operation 2215 [1/1] (0.00ns)   --->   "%gmem_addr_8 = getelementptr i32 %gmem, i64 %sext_ln60" [src/linear.cpp:60]   --->   Operation 2215 'getelementptr' 'gmem_addr_8' <Predicate = (!icmp_ln51 & ifzero)> <Delay = 0.00>

State 274 <SV = 36> <Delay = 7.30>
ST_274 : Operation 2216 [6/7] (7.30ns)   --->   "%gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_9, i32 1" [src/linear.cpp:56]   --->   Operation 2216 'readreq' 'gmem_load_7_req' <Predicate = (!icmp_ln51)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_274 : Operation 2217 [7/7] (7.30ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_8, i32 1" [src/linear.cpp:60]   --->   Operation 2217 'readreq' 'gmem_load_6_req' <Predicate = (!icmp_ln51 & ifzero)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 275 <SV = 37> <Delay = 7.30>
ST_275 : Operation 2218 [5/7] (7.30ns)   --->   "%gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_9, i32 1" [src/linear.cpp:56]   --->   Operation 2218 'readreq' 'gmem_load_7_req' <Predicate = (!icmp_ln51)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_275 : Operation 2219 [6/7] (7.30ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_8, i32 1" [src/linear.cpp:60]   --->   Operation 2219 'readreq' 'gmem_load_6_req' <Predicate = (!icmp_ln51 & ifzero)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 276 <SV = 38> <Delay = 7.30>
ST_276 : Operation 2220 [4/7] (7.30ns)   --->   "%gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_9, i32 1" [src/linear.cpp:56]   --->   Operation 2220 'readreq' 'gmem_load_7_req' <Predicate = (!icmp_ln51)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_276 : Operation 2221 [5/7] (7.30ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_8, i32 1" [src/linear.cpp:60]   --->   Operation 2221 'readreq' 'gmem_load_6_req' <Predicate = (!icmp_ln51 & ifzero)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 277 <SV = 39> <Delay = 7.30>
ST_277 : Operation 2222 [3/7] (7.30ns)   --->   "%gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_9, i32 1" [src/linear.cpp:56]   --->   Operation 2222 'readreq' 'gmem_load_7_req' <Predicate = (!icmp_ln51)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_277 : Operation 2223 [4/7] (7.30ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_8, i32 1" [src/linear.cpp:60]   --->   Operation 2223 'readreq' 'gmem_load_6_req' <Predicate = (!icmp_ln51 & ifzero)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 278 <SV = 40> <Delay = 7.30>
ST_278 : Operation 2224 [2/7] (7.30ns)   --->   "%gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_9, i32 1" [src/linear.cpp:56]   --->   Operation 2224 'readreq' 'gmem_load_7_req' <Predicate = (!icmp_ln51)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_278 : Operation 2225 [3/7] (7.30ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_8, i32 1" [src/linear.cpp:60]   --->   Operation 2225 'readreq' 'gmem_load_6_req' <Predicate = (!icmp_ln51 & ifzero)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 279 <SV = 41> <Delay = 7.30>
ST_279 : Operation 2226 [1/7] (7.30ns)   --->   "%gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_9, i32 1" [src/linear.cpp:56]   --->   Operation 2226 'readreq' 'gmem_load_7_req' <Predicate = (!icmp_ln51)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_279 : Operation 2227 [2/7] (7.30ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_8, i32 1" [src/linear.cpp:60]   --->   Operation 2227 'readreq' 'gmem_load_6_req' <Predicate = (!icmp_ln51 & ifzero)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 280 <SV = 42> <Delay = 7.30>
ST_280 : Operation 2228 [1/1] (7.30ns)   --->   "%gmem_addr_9_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_9" [src/linear.cpp:56]   --->   Operation 2228 'read' 'gmem_addr_9_read' <Predicate = (!icmp_ln51)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_280 : Operation 2229 [1/7] (7.30ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_8, i32 1" [src/linear.cpp:60]   --->   Operation 2229 'readreq' 'gmem_load_6_req' <Predicate = (!icmp_ln51 & ifzero)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 281 <SV = 43> <Delay = 7.30>
ST_281 : Operation 2230 [1/1] (0.00ns)   --->   "%bitcast_ln56 = bitcast i32 %gmem_addr_9_read" [src/linear.cpp:56]   --->   Operation 2230 'bitcast' 'bitcast_ln56' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_281 : Operation 2231 [4/4] (4.72ns)   --->   "%temp = fmul i32 %feature_out_fc0_load, i32 %bitcast_ln56" [src/linear.cpp:56]   --->   Operation 2231 'fmul' 'temp' <Predicate = (!icmp_ln51)> <Delay = 4.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_281 : Operation 2232 [1/1] (7.30ns)   --->   "%gmem_addr_8_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_8" [src/linear.cpp:60]   --->   Operation 2232 'read' 'gmem_addr_8_read' <Predicate = (!icmp_ln51 & ifzero)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 282 <SV = 44> <Delay = 4.72>
ST_282 : Operation 2233 [3/4] (4.72ns)   --->   "%temp = fmul i32 %feature_out_fc0_load, i32 %bitcast_ln56" [src/linear.cpp:56]   --->   Operation 2233 'fmul' 'temp' <Predicate = (!icmp_ln51)> <Delay = 4.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 283 <SV = 45> <Delay = 4.72>
ST_283 : Operation 2234 [2/4] (4.72ns)   --->   "%temp = fmul i32 %feature_out_fc0_load, i32 %bitcast_ln56" [src/linear.cpp:56]   --->   Operation 2234 'fmul' 'temp' <Predicate = (!icmp_ln51)> <Delay = 4.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 284 <SV = 46> <Delay = 4.72>
ST_284 : Operation 2235 [1/4] (4.72ns)   --->   "%temp = fmul i32 %feature_out_fc0_load, i32 %bitcast_ln56" [src/linear.cpp:56]   --->   Operation 2235 'fmul' 'temp' <Predicate = (!icmp_ln51)> <Delay = 4.72> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 285 <SV = 47> <Delay = 7.03>
ST_285 : Operation 2236 [1/1] (0.00ns)   --->   "%sum_9 = phi i32 0, void %_Z10linear_fc0PfS_S_S_.exit, i32 %sum_10, void %ifFalse"   --->   Operation 2236 'phi' 'sum_9' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_285 : Operation 2237 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 2237 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_285 : Operation 2238 [1/1] (0.70ns)   --->   "%select_ln51_1 = select i1 %icmp_ln54, i32 0, i32 %sum_9" [src/linear.cpp:51]   --->   Operation 2238 'select' 'select_ln51_1' <Predicate = (!icmp_ln51)> <Delay = 0.70> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_285 : Operation 2239 [5/5] (6.32ns)   --->   "%sum_10 = fadd i32 %select_ln51_1, i32 %temp" [src/linear.cpp:57]   --->   Operation 2239 'fadd' 'sum_10' <Predicate = (!icmp_ln51)> <Delay = 6.32> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 286 <SV = 48> <Delay = 6.32>
ST_286 : Operation 2240 [4/5] (6.32ns)   --->   "%sum_10 = fadd i32 %select_ln51_1, i32 %temp" [src/linear.cpp:57]   --->   Operation 2240 'fadd' 'sum_10' <Predicate = (!icmp_ln51)> <Delay = 6.32> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 287 <SV = 49> <Delay = 6.32>
ST_287 : Operation 2241 [3/5] (6.32ns)   --->   "%sum_10 = fadd i32 %select_ln51_1, i32 %temp" [src/linear.cpp:57]   --->   Operation 2241 'fadd' 'sum_10' <Predicate = (!icmp_ln51)> <Delay = 6.32> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 288 <SV = 50> <Delay = 6.32>
ST_288 : Operation 2242 [2/5] (6.32ns)   --->   "%sum_10 = fadd i32 %select_ln51_1, i32 %temp" [src/linear.cpp:57]   --->   Operation 2242 'fadd' 'sum_10' <Predicate = (!icmp_ln51)> <Delay = 6.32> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 289 <SV = 51> <Delay = 6.32>
ST_289 : Operation 2243 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_51_1_VITIS_LOOP_54_2_str"   --->   Operation 2243 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_289 : Operation 2244 [1/1] (0.00ns)   --->   "%empty_68 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1280, i64 1280, i64 1280"   --->   Operation 2244 'speclooptripcount' 'empty_68' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_289 : Operation 2245 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 2245 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_289 : Operation 2246 [1/1] (0.00ns)   --->   "%specloopname_ln49 = specloopname void @_ssdm_op_SpecLoopName, void @empty_24" [src/linear.cpp:49]   --->   Operation 2246 'specloopname' 'specloopname_ln49' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_289 : Operation 2247 [1/5] (6.32ns)   --->   "%sum_10 = fadd i32 %select_ln51_1, i32 %temp" [src/linear.cpp:57]   --->   Operation 2247 'fadd' 'sum_10' <Predicate = (!icmp_ln51)> <Delay = 6.32> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 290 <SV = 52> <Delay = 0.00>

State 291 <SV = 53> <Delay = 6.32>
ST_291 : Operation 2248 [1/1] (0.00ns)   --->   "%bitcast_ln60 = bitcast i32 %gmem_addr_8_read" [src/linear.cpp:60]   --->   Operation 2248 'bitcast' 'bitcast_ln60' <Predicate = (ifzero)> <Delay = 0.00>
ST_291 : Operation 2249 [5/5] (6.32ns)   --->   "%sum_8 = fadd i32 %sum_10, i32 %bitcast_ln60" [src/linear.cpp:60]   --->   Operation 2249 'fadd' 'sum_8' <Predicate = (ifzero)> <Delay = 6.32> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 292 <SV = 54> <Delay = 6.32>
ST_292 : Operation 2250 [4/5] (6.32ns)   --->   "%sum_8 = fadd i32 %sum_10, i32 %bitcast_ln60" [src/linear.cpp:60]   --->   Operation 2250 'fadd' 'sum_8' <Predicate = (ifzero)> <Delay = 6.32> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 293 <SV = 55> <Delay = 6.32>
ST_293 : Operation 2251 [3/5] (6.32ns)   --->   "%sum_8 = fadd i32 %sum_10, i32 %bitcast_ln60" [src/linear.cpp:60]   --->   Operation 2251 'fadd' 'sum_8' <Predicate = (ifzero)> <Delay = 6.32> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 294 <SV = 56> <Delay = 6.32>
ST_294 : Operation 2252 [2/5] (6.32ns)   --->   "%sum_8 = fadd i32 %sum_10, i32 %bitcast_ln60" [src/linear.cpp:60]   --->   Operation 2252 'fadd' 'sum_8' <Predicate = (ifzero)> <Delay = 6.32> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 295 <SV = 57> <Delay = 6.32>
ST_295 : Operation 2253 [1/5] (6.32ns)   --->   "%sum_8 = fadd i32 %sum_10, i32 %bitcast_ln60" [src/linear.cpp:60]   --->   Operation 2253 'fadd' 'sum_8' <Predicate = (ifzero)> <Delay = 6.32> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 296 <SV = 58> <Delay = 7.30>
ST_296 : Operation 2254 [1/1] (0.00ns)   --->   "%bitcast_ln61 = bitcast i32 %sum_8" [src/linear.cpp:61]   --->   Operation 2254 'bitcast' 'bitcast_ln61' <Predicate = (ifzero)> <Delay = 0.00>
ST_296 : Operation 2255 [1/1] (7.30ns)   --->   "%write_ln61 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_addr_2, i32 %bitcast_ln61, i4 15" [src/linear.cpp:61]   --->   Operation 2255 'write' 'write_ln61' <Predicate = (ifzero)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_296 : Operation 2256 [1/1] (0.00ns)   --->   "%br_ln0 = br void %ifFalse"   --->   Operation 2256 'br' 'br_ln0' <Predicate = (ifzero)> <Delay = 0.00>

State 297 <SV = 48> <Delay = 7.30>
ST_297 : Operation 2257 [5/5] (7.30ns)   --->   "%empty_69 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_2" [src/softmax.cpp:5]   --->   Operation 2257 'writeresp' 'empty_69' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_297 : Operation 2258 [1/1] (2.69ns)   --->   "%add_ln11 = add i64 %feature_out_read, i64 4" [src/softmax.cpp:11]   --->   Operation 2258 'add' 'add_ln11' <Predicate = true> <Delay = 2.69> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_297 : Operation 2259 [1/1] (0.00ns)   --->   "%trunc_ln5 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln11, i32 2, i32 63" [src/softmax.cpp:11]   --->   Operation 2259 'partselect' 'trunc_ln5' <Predicate = true> <Delay = 0.00>
ST_297 : Operation 2260 [1/1] (0.00ns)   --->   "%sext_ln11 = sext i62 %trunc_ln5" [src/softmax.cpp:11]   --->   Operation 2260 'sext' 'sext_ln11' <Predicate = true> <Delay = 0.00>
ST_297 : Operation 2261 [1/1] (0.00ns)   --->   "%gmem_addr_5 = getelementptr i32 %gmem, i64 %sext_ln11" [src/softmax.cpp:11]   --->   Operation 2261 'getelementptr' 'gmem_addr_5' <Predicate = true> <Delay = 0.00>

State 298 <SV = 49> <Delay = 7.30>
ST_298 : Operation 2262 [4/5] (7.30ns)   --->   "%empty_69 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_2" [src/softmax.cpp:5]   --->   Operation 2262 'writeresp' 'empty_69' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 299 <SV = 50> <Delay = 7.30>
ST_299 : Operation 2263 [3/5] (7.30ns)   --->   "%empty_69 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_2" [src/softmax.cpp:5]   --->   Operation 2263 'writeresp' 'empty_69' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 300 <SV = 51> <Delay = 7.30>
ST_300 : Operation 2264 [2/5] (7.30ns)   --->   "%empty_69 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_2" [src/softmax.cpp:5]   --->   Operation 2264 'writeresp' 'empty_69' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 301 <SV = 52> <Delay = 7.30>
ST_301 : Operation 2265 [1/5] (7.30ns)   --->   "%empty_69 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_2" [src/softmax.cpp:5]   --->   Operation 2265 'writeresp' 'empty_69' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 302 <SV = 53> <Delay = 7.30>
ST_302 : Operation 2266 [7/7] (7.30ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 1" [src/softmax.cpp:8]   --->   Operation 2266 'readreq' 'gmem_load_4_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 303 <SV = 54> <Delay = 7.30>
ST_303 : Operation 2267 [6/7] (7.30ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 1" [src/softmax.cpp:8]   --->   Operation 2267 'readreq' 'gmem_load_4_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_303 : Operation 2268 [7/7] (7.30ns)   --->   "%empty_70 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_5, i32 9" [src/softmax.cpp:11]   --->   Operation 2268 'readreq' 'empty_70' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 304 <SV = 55> <Delay = 7.30>
ST_304 : Operation 2269 [5/7] (7.30ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 1" [src/softmax.cpp:8]   --->   Operation 2269 'readreq' 'gmem_load_4_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_304 : Operation 2270 [6/7] (7.30ns)   --->   "%empty_70 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_5, i32 9" [src/softmax.cpp:11]   --->   Operation 2270 'readreq' 'empty_70' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 305 <SV = 56> <Delay = 7.30>
ST_305 : Operation 2271 [4/7] (7.30ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 1" [src/softmax.cpp:8]   --->   Operation 2271 'readreq' 'gmem_load_4_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_305 : Operation 2272 [5/7] (7.30ns)   --->   "%empty_70 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_5, i32 9" [src/softmax.cpp:11]   --->   Operation 2272 'readreq' 'empty_70' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 306 <SV = 57> <Delay = 7.30>
ST_306 : Operation 2273 [3/7] (7.30ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 1" [src/softmax.cpp:8]   --->   Operation 2273 'readreq' 'gmem_load_4_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_306 : Operation 2274 [4/7] (7.30ns)   --->   "%empty_70 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_5, i32 9" [src/softmax.cpp:11]   --->   Operation 2274 'readreq' 'empty_70' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 307 <SV = 58> <Delay = 7.30>
ST_307 : Operation 2275 [2/7] (7.30ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 1" [src/softmax.cpp:8]   --->   Operation 2275 'readreq' 'gmem_load_4_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_307 : Operation 2276 [3/7] (7.30ns)   --->   "%empty_70 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_5, i32 9" [src/softmax.cpp:11]   --->   Operation 2276 'readreq' 'empty_70' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 308 <SV = 59> <Delay = 7.30>
ST_308 : Operation 2277 [1/7] (7.30ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 1" [src/softmax.cpp:8]   --->   Operation 2277 'readreq' 'gmem_load_4_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_308 : Operation 2278 [2/7] (7.30ns)   --->   "%empty_70 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_5, i32 9" [src/softmax.cpp:11]   --->   Operation 2278 'readreq' 'empty_70' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 309 <SV = 60> <Delay = 7.30>
ST_309 : Operation 2279 [1/1] (7.30ns)   --->   "%gmem_addr_2_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_2" [src/softmax.cpp:8]   --->   Operation 2279 'read' 'gmem_addr_2_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_309 : Operation 2280 [1/7] (7.30ns)   --->   "%empty_70 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_5, i32 9" [src/softmax.cpp:11]   --->   Operation 2280 'readreq' 'empty_70' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 310 <SV = 61> <Delay = 1.29>
ST_310 : Operation 2281 [1/1] (0.00ns)   --->   "%max = bitcast i32 %gmem_addr_2_read" [src/softmax.cpp:8]   --->   Operation 2281 'bitcast' 'max' <Predicate = true> <Delay = 0.00>
ST_310 : Operation 2282 [1/1] (1.29ns)   --->   "%br_ln11 = br void" [src/softmax.cpp:11]   --->   Operation 2282 'br' 'br_ln11' <Predicate = true> <Delay = 1.29>

State 311 <SV = 62> <Delay = 0.99>
ST_311 : Operation 2283 [1/1] (0.00ns)   --->   "%i = phi i4 %add_ln11_1, void %.split, i4 1, void %_Z10linear_fc1PfS_S_S_.exit" [src/softmax.cpp:13]   --->   Operation 2283 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_311 : Operation 2284 [1/1] (0.96ns)   --->   "%icmp_ln11 = icmp_eq  i4 %i, i4 10" [src/softmax.cpp:11]   --->   Operation 2284 'icmp' 'icmp_ln11' <Predicate = true> <Delay = 0.96> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.02> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_311 : Operation 2285 [1/1] (0.00ns)   --->   "%br_ln11 = br i1 %icmp_ln11, void %.split, void %_Z4fmaxPfPi.exit" [src/softmax.cpp:11]   --->   Operation 2285 'br' 'br_ln11' <Predicate = true> <Delay = 0.00>
ST_311 : Operation 2286 [1/1] (0.99ns)   --->   "%add_ln11_1 = add i4 %i, i4 1" [src/softmax.cpp:11]   --->   Operation 2286 'add' 'add_ln11_1' <Predicate = (!icmp_ln11)> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 312 <SV = 63> <Delay = 7.30>
ST_312 : Operation 2287 [1/1] (7.30ns)   --->   "%gmem_addr_5_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr_5" [src/softmax.cpp:13]   --->   Operation 2287 'read' 'gmem_addr_5_read' <Predicate = (!icmp_ln11)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_312 : Operation 2288 [1/1] (0.00ns)   --->   "%tmp_40 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %gmem_addr_5_read, i32 23, i32 30" [src/softmax.cpp:13]   --->   Operation 2288 'partselect' 'tmp_40' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_312 : Operation 2289 [1/1] (0.00ns)   --->   "%trunc_ln13 = trunc i32 %gmem_addr_5_read" [src/softmax.cpp:13]   --->   Operation 2289 'trunc' 'trunc_ln13' <Predicate = (!icmp_ln11)> <Delay = 0.00>

State 313 <SV = 64> <Delay = 4.19>
ST_313 : Operation 2290 [1/1] (0.00ns)   --->   "%index = phi i32 %index_2, void %.split, i32 0, void %_Z10linear_fc1PfS_S_S_.exit"   --->   Operation 2290 'phi' 'index' <Predicate = true> <Delay = 0.00>
ST_313 : Operation 2291 [1/1] (0.00ns)   --->   "%max_1 = phi i32 %max_3, void %.split, i32 %max, void %_Z10linear_fc1PfS_S_S_.exit"   --->   Operation 2291 'phi' 'max_1' <Predicate = true> <Delay = 0.00>
ST_313 : Operation 2292 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 2292 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_313 : Operation 2293 [1/1] (0.00ns)   --->   "%empty_71 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 9, i64 9, i64 9"   --->   Operation 2293 'speclooptripcount' 'empty_71' <Predicate = true> <Delay = 0.00>
ST_313 : Operation 2294 [1/1] (0.00ns)   --->   "%max_2 = bitcast i32 %gmem_addr_5_read" [src/softmax.cpp:13]   --->   Operation 2294 'bitcast' 'max_2' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_313 : Operation 2295 [1/1] (0.00ns)   --->   "%bitcast_ln13_1 = bitcast i32 %max_1" [src/softmax.cpp:13]   --->   Operation 2295 'bitcast' 'bitcast_ln13_1' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_313 : Operation 2296 [1/1] (0.00ns)   --->   "%tmp_41 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln13_1, i32 23, i32 30" [src/softmax.cpp:13]   --->   Operation 2296 'partselect' 'tmp_41' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_313 : Operation 2297 [1/1] (0.00ns)   --->   "%trunc_ln13_1 = trunc i32 %bitcast_ln13_1" [src/softmax.cpp:13]   --->   Operation 2297 'trunc' 'trunc_ln13_1' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_313 : Operation 2298 [1/1] (1.31ns)   --->   "%icmp_ln13 = icmp_ne  i8 %tmp_40, i8 255" [src/softmax.cpp:13]   --->   Operation 2298 'icmp' 'icmp_ln13' <Predicate = (!icmp_ln11)> <Delay = 1.31> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.02> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_313 : Operation 2299 [1/1] (2.02ns)   --->   "%icmp_ln13_1 = icmp_eq  i23 %trunc_ln13, i23 0" [src/softmax.cpp:13]   --->   Operation 2299 'icmp' 'icmp_ln13_1' <Predicate = (!icmp_ln11)> <Delay = 2.02> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.02> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_313 : Operation 2300 [1/1] (1.31ns)   --->   "%icmp_ln13_2 = icmp_ne  i8 %tmp_41, i8 255" [src/softmax.cpp:13]   --->   Operation 2300 'icmp' 'icmp_ln13_2' <Predicate = (!icmp_ln11)> <Delay = 1.31> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.02> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_313 : Operation 2301 [1/1] (2.02ns)   --->   "%icmp_ln13_3 = icmp_eq  i23 %trunc_ln13_1, i23 0" [src/softmax.cpp:13]   --->   Operation 2301 'icmp' 'icmp_ln13_3' <Predicate = (!icmp_ln11)> <Delay = 2.02> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.02> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_313 : Operation 2302 [2/2] (4.19ns)   --->   "%tmp_42 = fcmp_ogt  i32 %max_2, i32 %max_1" [src/softmax.cpp:13]   --->   Operation 2302 'fcmp' 'tmp_42' <Predicate = (!icmp_ln11)> <Delay = 4.19> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 4.19> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 314 <SV = 65> <Delay = 9.90>
ST_314 : Operation 2303 [1/1] (0.00ns)   --->   "%specloopname_ln8 = specloopname void @_ssdm_op_SpecLoopName, void @empty_23" [src/softmax.cpp:8]   --->   Operation 2303 'specloopname' 'specloopname_ln8' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_314 : Operation 2304 [1/1] (0.00ns) (grouped into LUT with out node and_ln13_1)   --->   "%or_ln13 = or i1 %icmp_ln13_1, i1 %icmp_ln13" [src/softmax.cpp:13]   --->   Operation 2304 'or' 'or_ln13' <Predicate = (!icmp_ln11)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_314 : Operation 2305 [1/1] (0.00ns) (grouped into LUT with out node and_ln13_1)   --->   "%or_ln13_1 = or i1 %icmp_ln13_3, i1 %icmp_ln13_2" [src/softmax.cpp:13]   --->   Operation 2305 'or' 'or_ln13_1' <Predicate = (!icmp_ln11)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_314 : Operation 2306 [1/1] (0.00ns) (grouped into LUT with out node and_ln13_1)   --->   "%and_ln13 = and i1 %or_ln13, i1 %or_ln13_1" [src/softmax.cpp:13]   --->   Operation 2306 'and' 'and_ln13' <Predicate = (!icmp_ln11)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_314 : Operation 2307 [1/2] (4.19ns)   --->   "%tmp_42 = fcmp_ogt  i32 %max_2, i32 %max_1" [src/softmax.cpp:13]   --->   Operation 2307 'fcmp' 'tmp_42' <Predicate = (!icmp_ln11)> <Delay = 4.19> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 4.19> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_314 : Operation 2308 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln13_1 = and i1 %and_ln13, i1 %tmp_42" [src/softmax.cpp:13]   --->   Operation 2308 'and' 'and_ln13_1' <Predicate = (!icmp_ln11)> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_314 : Operation 2309 [1/1] (0.70ns)   --->   "%max_3 = select i1 %and_ln13_1, i32 %max_2, i32 %max_1" [src/softmax.cpp:13]   --->   Operation 2309 'select' 'max_3' <Predicate = (!icmp_ln11)> <Delay = 0.70> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_314 : Operation 2310 [1/1] (0.00ns)   --->   "%zext_ln13 = zext i4 %i" [src/softmax.cpp:13]   --->   Operation 2310 'zext' 'zext_ln13' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_314 : Operation 2311 [1/1] (0.70ns)   --->   "%index_2 = select i1 %and_ln13_1, i32 %zext_ln13, i32 %index" [src/softmax.cpp:13]   --->   Operation 2311 'select' 'index_2' <Predicate = (!icmp_ln11)> <Delay = 0.70> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_314 : Operation 2312 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 2312 'br' 'br_ln0' <Predicate = (!icmp_ln11)> <Delay = 0.00>

State 315 <SV = 65> <Delay = 7.30>
ST_315 : Operation 2313 [1/1] (0.00ns)   --->   "%trunc_ln6 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %result_read, i32 2, i32 63" [src/softmax.cpp:20]   --->   Operation 2313 'partselect' 'trunc_ln6' <Predicate = true> <Delay = 0.00>
ST_315 : Operation 2314 [1/1] (0.00ns)   --->   "%sext_ln20 = sext i62 %trunc_ln6" [src/softmax.cpp:20]   --->   Operation 2314 'sext' 'sext_ln20' <Predicate = true> <Delay = 0.00>
ST_315 : Operation 2315 [1/1] (0.00ns)   --->   "%gmem_addr_7 = getelementptr i32 %gmem, i64 %sext_ln20" [src/softmax.cpp:20]   --->   Operation 2315 'getelementptr' 'gmem_addr_7' <Predicate = true> <Delay = 0.00>
ST_315 : Operation 2316 [1/1] (7.30ns)   --->   "%gmem_addr_7_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P1A, i32 %gmem_addr_7, i32 1" [src/softmax.cpp:20]   --->   Operation 2316 'writereq' 'gmem_addr_7_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 316 <SV = 66> <Delay = 7.30>
ST_316 : Operation 2317 [1/1] (7.30ns)   --->   "%write_ln20 = write void @_ssdm_op_Write.m_axi.i32P1A, i32 %gmem_addr_7, i32 %index, i4 15" [src/softmax.cpp:20]   --->   Operation 2317 'write' 'write_ln20' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 317 <SV = 67> <Delay = 7.30>
ST_317 : Operation 2318 [5/5] (7.30ns)   --->   "%gmem_addr_7_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_7" [src/softmax.cpp:20]   --->   Operation 2318 'writeresp' 'gmem_addr_7_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 318 <SV = 68> <Delay = 7.30>
ST_318 : Operation 2319 [4/5] (7.30ns)   --->   "%gmem_addr_7_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_7" [src/softmax.cpp:20]   --->   Operation 2319 'writeresp' 'gmem_addr_7_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 319 <SV = 69> <Delay = 7.30>
ST_319 : Operation 2320 [3/5] (7.30ns)   --->   "%gmem_addr_7_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_7" [src/softmax.cpp:20]   --->   Operation 2320 'writeresp' 'gmem_addr_7_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 320 <SV = 70> <Delay = 7.30>
ST_320 : Operation 2321 [2/5] (7.30ns)   --->   "%gmem_addr_7_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_7" [src/softmax.cpp:20]   --->   Operation 2321 'writeresp' 'gmem_addr_7_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 321 <SV = 71> <Delay = 7.30>
ST_321 : Operation 2322 [1/5] (7.30ns)   --->   "%gmem_addr_7_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_7" [src/softmax.cpp:20]   --->   Operation 2322 'writeresp' 'gmem_addr_7_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_321 : Operation 2323 [1/1] (0.00ns)   --->   "%ret_ln49 = ret" [src/LeNet5.cpp:49]   --->   Operation 2323 'ret' 'ret_ln49' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.3ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten189', src/conv.cpp:32) with incoming values : ('add_ln32', src/conv.cpp:32) [59]  (1.3 ns)

 <State 2>: 5.56ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten', src/conv.cpp:33) with incoming values : ('select_ln33_8', src/conv.cpp:33) [61]  (0 ns)
	'icmp' operation ('icmp_ln33', src/conv.cpp:33) [204]  (1.94 ns)
	'select' operation ('select_ln32_1', src/conv.cpp:32) [207]  (0.976 ns)
	'add' operation ('add_ln32_1', src/conv.cpp:32) [210]  (2.64 ns)

 <State 3>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (src/conv.cpp:32) [213]  (7.3 ns)

 <State 4>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (src/conv.cpp:32) [213]  (7.3 ns)

 <State 5>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (src/conv.cpp:32) [213]  (7.3 ns)

 <State 6>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (src/conv.cpp:32) [213]  (7.3 ns)

 <State 7>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (src/conv.cpp:32) [213]  (7.3 ns)

 <State 8>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (src/conv.cpp:32) [213]  (7.3 ns)

 <State 9>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (src/conv.cpp:32) [213]  (7.3 ns)

 <State 10>: 7.3ns
The critical path consists of the following:
	bus read on port 'gmem' (src/conv.cpp:32) [214]  (7.3 ns)

 <State 11>: 7.3ns
The critical path consists of the following:
	bus read on port 'gmem' (src/conv.cpp:32) [225]  (7.3 ns)

 <State 12>: 7.3ns
The critical path consists of the following:
	bus read on port 'gmem' (src/conv.cpp:32) [235]  (7.3 ns)

 <State 13>: 7.3ns
The critical path consists of the following:
	bus read on port 'gmem' (src/conv.cpp:32) [245]  (7.3 ns)

 <State 14>: 7.3ns
The critical path consists of the following:
	bus read on port 'gmem' (src/conv.cpp:32) [255]  (7.3 ns)

 <State 15>: 7.3ns
The critical path consists of the following:
	bus read on port 'gmem' (src/conv.cpp:32) [265]  (7.3 ns)

 <State 16>: 7.3ns
The critical path consists of the following:
	bus read on port 'gmem' (src/conv.cpp:32) [275]  (7.3 ns)

 <State 17>: 7.3ns
The critical path consists of the following:
	bus read on port 'gmem' (src/conv.cpp:32) [285]  (7.3 ns)

 <State 18>: 7.3ns
The critical path consists of the following:
	bus read on port 'gmem' (src/conv.cpp:32) [295]  (7.3 ns)

 <State 19>: 7.3ns
The critical path consists of the following:
	bus read on port 'gmem' (src/conv.cpp:32) [305]  (7.3 ns)

 <State 20>: 7.3ns
The critical path consists of the following:
	bus read on port 'gmem' (src/conv.cpp:32) [315]  (7.3 ns)

 <State 21>: 7.3ns
The critical path consists of the following:
	bus read on port 'gmem' (src/conv.cpp:32) [325]  (7.3 ns)

 <State 22>: 7.3ns
The critical path consists of the following:
	bus read on port 'gmem' (src/conv.cpp:32) [335]  (7.3 ns)

 <State 23>: 7.3ns
The critical path consists of the following:
	bus read on port 'gmem' (src/conv.cpp:32) [345]  (7.3 ns)

 <State 24>: 7.3ns
The critical path consists of the following:
	bus read on port 'gmem' (src/conv.cpp:32) [355]  (7.3 ns)

 <State 25>: 7.3ns
The critical path consists of the following:
	bus read on port 'gmem' (src/conv.cpp:32) [365]  (7.3 ns)

 <State 26>: 7.3ns
The critical path consists of the following:
	bus read on port 'gmem' (src/conv.cpp:32) [375]  (7.3 ns)

 <State 27>: 7.3ns
The critical path consists of the following:
	bus read on port 'gmem' (src/conv.cpp:32) [385]  (7.3 ns)

 <State 28>: 7.3ns
The critical path consists of the following:
	bus read on port 'gmem' (src/conv.cpp:32) [395]  (7.3 ns)

 <State 29>: 7.3ns
The critical path consists of the following:
	bus read on port 'gmem' (src/conv.cpp:32) [405]  (7.3 ns)

 <State 30>: 7.3ns
The critical path consists of the following:
	bus read on port 'gmem' (src/conv.cpp:32) [415]  (7.3 ns)

 <State 31>: 7.3ns
The critical path consists of the following:
	bus read on port 'gmem' (src/conv.cpp:32) [425]  (7.3 ns)

 <State 32>: 7.3ns
The critical path consists of the following:
	bus read on port 'gmem' (src/conv.cpp:32) [435]  (7.3 ns)

 <State 33>: 7.3ns
The critical path consists of the following:
	bus read on port 'gmem' (src/conv.cpp:32) [445]  (7.3 ns)

 <State 34>: 7.3ns
The critical path consists of the following:
	bus read on port 'gmem' (src/conv.cpp:32) [455]  (7.3 ns)

 <State 35>: 7.3ns
The critical path consists of the following:
	bus read on port 'gmem' (src/conv.cpp:32) [465]  (7.3 ns)

 <State 36>: 7.3ns
The critical path consists of the following:
	bus read on port 'gmem' (src/conv.cpp:44) [533]  (7.3 ns)

 <State 37>: 7.3ns
The critical path consists of the following:
	bus read on port 'gmem' (src/conv.cpp:44) [541]  (7.3 ns)

 <State 38>: 7.3ns
The critical path consists of the following:
	bus read on port 'gmem' (src/conv.cpp:44) [549]  (7.3 ns)

 <State 39>: 7.3ns
The critical path consists of the following:
	bus read on port 'gmem' (src/conv.cpp:44) [557]  (7.3 ns)

 <State 40>: 7.3ns
The critical path consists of the following:
	bus read on port 'gmem' (src/conv.cpp:44) [565]  (7.3 ns)

 <State 41>: 7.3ns
The critical path consists of the following:
	bus read on port 'gmem' (src/conv.cpp:44) [578]  (7.3 ns)

 <State 42>: 7.3ns
The critical path consists of the following:
	bus read on port 'gmem' (src/conv.cpp:44) [586]  (7.3 ns)

 <State 43>: 7.3ns
The critical path consists of the following:
	bus read on port 'gmem' (src/conv.cpp:44) [594]  (7.3 ns)

 <State 44>: 7.3ns
The critical path consists of the following:
	bus read on port 'gmem' (src/conv.cpp:44) [602]  (7.3 ns)

 <State 45>: 7.3ns
The critical path consists of the following:
	bus read on port 'gmem' (src/conv.cpp:44) [610]  (7.3 ns)

 <State 46>: 7.3ns
The critical path consists of the following:
	bus read on port 'gmem' (src/conv.cpp:44) [623]  (7.3 ns)

 <State 47>: 7.3ns
The critical path consists of the following:
	bus read on port 'gmem' (src/conv.cpp:44) [631]  (7.3 ns)

 <State 48>: 7.3ns
The critical path consists of the following:
	bus read on port 'gmem' (src/conv.cpp:44) [639]  (7.3 ns)

 <State 49>: 7.3ns
The critical path consists of the following:
	bus read on port 'gmem' (src/conv.cpp:44) [647]  (7.3 ns)

 <State 50>: 7.3ns
The critical path consists of the following:
	bus read on port 'gmem' (src/conv.cpp:44) [655]  (7.3 ns)

 <State 51>: 7.3ns
The critical path consists of the following:
	bus read on port 'gmem' (src/conv.cpp:44) [668]  (7.3 ns)

 <State 52>: 7.3ns
The critical path consists of the following:
	bus read on port 'gmem' (src/conv.cpp:44) [676]  (7.3 ns)

 <State 53>: 7.3ns
The critical path consists of the following:
	bus read on port 'gmem' (src/conv.cpp:44) [684]  (7.3 ns)

 <State 54>: 7.3ns
The critical path consists of the following:
	bus read on port 'gmem' (src/conv.cpp:44) [692]  (7.3 ns)

 <State 55>: 7.3ns
The critical path consists of the following:
	bus read on port 'gmem' (src/conv.cpp:44) [700]  (7.3 ns)

 <State 56>: 7.3ns
The critical path consists of the following:
	bus read on port 'gmem' (src/conv.cpp:44) [713]  (7.3 ns)

 <State 57>: 7.3ns
The critical path consists of the following:
	bus read on port 'gmem' (src/conv.cpp:44) [721]  (7.3 ns)

 <State 58>: 7.3ns
The critical path consists of the following:
	bus read on port 'gmem' (src/conv.cpp:44) [729]  (7.3 ns)

 <State 59>: 7.3ns
The critical path consists of the following:
	bus read on port 'gmem' (src/conv.cpp:44) [737]  (7.3 ns)

 <State 60>: 7.3ns
The critical path consists of the following:
	bus read on port 'gmem' (src/conv.cpp:44) [745]  (7.3 ns)

 <State 61>: 6.33ns
The critical path consists of the following:
	'fadd' operation ('sum_4_0_4', src/conv.cpp:46) [568]  (6.33 ns)

 <State 62>: 6.33ns
The critical path consists of the following:
	'fadd' operation ('sum_4_0_4', src/conv.cpp:46) [568]  (6.33 ns)

 <State 63>: 6.33ns
The critical path consists of the following:
	'fadd' operation ('sum_4_0_4', src/conv.cpp:46) [568]  (6.33 ns)

 <State 64>: 6.33ns
The critical path consists of the following:
	'fadd' operation ('sum_4_0_4', src/conv.cpp:46) [568]  (6.33 ns)

 <State 65>: 6.33ns
The critical path consists of the following:
	'fadd' operation ('sum_4_0_4', src/conv.cpp:46) [568]  (6.33 ns)

 <State 66>: 6.33ns
The critical path consists of the following:
	'fadd' operation ('sum_4_1', src/conv.cpp:46) [581]  (6.33 ns)

 <State 67>: 6.33ns
The critical path consists of the following:
	'fadd' operation ('sum_4_1', src/conv.cpp:46) [581]  (6.33 ns)

 <State 68>: 6.33ns
The critical path consists of the following:
	'fadd' operation ('sum_4_1', src/conv.cpp:46) [581]  (6.33 ns)

 <State 69>: 6.33ns
The critical path consists of the following:
	'fadd' operation ('sum_4_1', src/conv.cpp:46) [581]  (6.33 ns)

 <State 70>: 6.33ns
The critical path consists of the following:
	'fadd' operation ('sum_4_1', src/conv.cpp:46) [581]  (6.33 ns)

 <State 71>: 6.33ns
The critical path consists of the following:
	'fadd' operation ('sum_4_1_1', src/conv.cpp:46) [589]  (6.33 ns)

 <State 72>: 6.33ns
The critical path consists of the following:
	'fadd' operation ('sum_4_1_1', src/conv.cpp:46) [589]  (6.33 ns)

 <State 73>: 6.33ns
The critical path consists of the following:
	'fadd' operation ('sum_4_1_1', src/conv.cpp:46) [589]  (6.33 ns)

 <State 74>: 6.33ns
The critical path consists of the following:
	'fadd' operation ('sum_4_1_1', src/conv.cpp:46) [589]  (6.33 ns)

 <State 75>: 6.33ns
The critical path consists of the following:
	'fadd' operation ('sum_4_1_1', src/conv.cpp:46) [589]  (6.33 ns)

 <State 76>: 6.33ns
The critical path consists of the following:
	'fadd' operation ('sum_4_1_2', src/conv.cpp:46) [597]  (6.33 ns)

 <State 77>: 6.33ns
The critical path consists of the following:
	'fadd' operation ('sum_4_1_2', src/conv.cpp:46) [597]  (6.33 ns)

 <State 78>: 6.33ns
The critical path consists of the following:
	'fadd' operation ('sum_4_1_2', src/conv.cpp:46) [597]  (6.33 ns)

 <State 79>: 6.33ns
The critical path consists of the following:
	'fadd' operation ('sum_4_1_2', src/conv.cpp:46) [597]  (6.33 ns)

 <State 80>: 6.33ns
The critical path consists of the following:
	'fadd' operation ('sum_4_1_2', src/conv.cpp:46) [597]  (6.33 ns)

 <State 81>: 6.33ns
The critical path consists of the following:
	'fadd' operation ('sum_4_1_3', src/conv.cpp:46) [605]  (6.33 ns)

 <State 82>: 6.33ns
The critical path consists of the following:
	'fadd' operation ('sum_4_1_3', src/conv.cpp:46) [605]  (6.33 ns)

 <State 83>: 6.33ns
The critical path consists of the following:
	'fadd' operation ('sum_4_1_3', src/conv.cpp:46) [605]  (6.33 ns)

 <State 84>: 6.33ns
The critical path consists of the following:
	'fadd' operation ('sum_4_1_3', src/conv.cpp:46) [605]  (6.33 ns)

 <State 85>: 6.33ns
The critical path consists of the following:
	'fadd' operation ('sum_4_1_3', src/conv.cpp:46) [605]  (6.33 ns)

 <State 86>: 6.33ns
The critical path consists of the following:
	'fadd' operation ('sum_4_1_4', src/conv.cpp:46) [613]  (6.33 ns)

 <State 87>: 6.33ns
The critical path consists of the following:
	'fadd' operation ('sum_4_1_4', src/conv.cpp:46) [613]  (6.33 ns)

 <State 88>: 6.33ns
The critical path consists of the following:
	'fadd' operation ('sum_4_1_4', src/conv.cpp:46) [613]  (6.33 ns)

 <State 89>: 6.33ns
The critical path consists of the following:
	'fadd' operation ('sum_4_1_4', src/conv.cpp:46) [613]  (6.33 ns)

 <State 90>: 6.33ns
The critical path consists of the following:
	'fadd' operation ('sum_4_1_4', src/conv.cpp:46) [613]  (6.33 ns)

 <State 91>: 6.33ns
The critical path consists of the following:
	'fadd' operation ('sum_4_2', src/conv.cpp:46) [626]  (6.33 ns)

 <State 92>: 6.33ns
The critical path consists of the following:
	'fadd' operation ('sum_4_2', src/conv.cpp:46) [626]  (6.33 ns)

 <State 93>: 6.33ns
The critical path consists of the following:
	'fadd' operation ('sum_4_2', src/conv.cpp:46) [626]  (6.33 ns)

 <State 94>: 6.33ns
The critical path consists of the following:
	'fadd' operation ('sum_4_2', src/conv.cpp:46) [626]  (6.33 ns)

 <State 95>: 6.33ns
The critical path consists of the following:
	'fadd' operation ('sum_4_2', src/conv.cpp:46) [626]  (6.33 ns)

 <State 96>: 6.33ns
The critical path consists of the following:
	'fadd' operation ('sum_4_2_1', src/conv.cpp:46) [634]  (6.33 ns)

 <State 97>: 6.33ns
The critical path consists of the following:
	'fadd' operation ('sum_4_2_1', src/conv.cpp:46) [634]  (6.33 ns)

 <State 98>: 6.33ns
The critical path consists of the following:
	'fadd' operation ('sum_4_2_1', src/conv.cpp:46) [634]  (6.33 ns)

 <State 99>: 6.33ns
The critical path consists of the following:
	'fadd' operation ('sum_4_2_1', src/conv.cpp:46) [634]  (6.33 ns)

 <State 100>: 6.33ns
The critical path consists of the following:
	'fadd' operation ('sum_4_2_1', src/conv.cpp:46) [634]  (6.33 ns)

 <State 101>: 6.33ns
The critical path consists of the following:
	'fadd' operation ('sum_4_2_2', src/conv.cpp:46) [642]  (6.33 ns)

 <State 102>: 6.33ns
The critical path consists of the following:
	'fadd' operation ('sum_4_2_2', src/conv.cpp:46) [642]  (6.33 ns)

 <State 103>: 6.33ns
The critical path consists of the following:
	'fadd' operation ('sum_4_2_2', src/conv.cpp:46) [642]  (6.33 ns)

 <State 104>: 6.33ns
The critical path consists of the following:
	'fadd' operation ('sum_4_2_2', src/conv.cpp:46) [642]  (6.33 ns)

 <State 105>: 6.33ns
The critical path consists of the following:
	'fadd' operation ('sum_4_2_2', src/conv.cpp:46) [642]  (6.33 ns)

 <State 106>: 6.33ns
The critical path consists of the following:
	'fadd' operation ('sum_4_2_3', src/conv.cpp:46) [650]  (6.33 ns)

 <State 107>: 6.33ns
The critical path consists of the following:
	'fadd' operation ('sum_4_2_3', src/conv.cpp:46) [650]  (6.33 ns)

 <State 108>: 6.33ns
The critical path consists of the following:
	'fadd' operation ('sum_4_2_3', src/conv.cpp:46) [650]  (6.33 ns)

 <State 109>: 6.33ns
The critical path consists of the following:
	'fadd' operation ('sum_4_2_3', src/conv.cpp:46) [650]  (6.33 ns)

 <State 110>: 6.33ns
The critical path consists of the following:
	'fadd' operation ('sum_4_2_3', src/conv.cpp:46) [650]  (6.33 ns)

 <State 111>: 6.33ns
The critical path consists of the following:
	'fadd' operation ('sum_4_2_4', src/conv.cpp:46) [658]  (6.33 ns)

 <State 112>: 6.33ns
The critical path consists of the following:
	'fadd' operation ('sum_4_2_4', src/conv.cpp:46) [658]  (6.33 ns)

 <State 113>: 6.33ns
The critical path consists of the following:
	'fadd' operation ('sum_4_2_4', src/conv.cpp:46) [658]  (6.33 ns)

 <State 114>: 6.33ns
The critical path consists of the following:
	'fadd' operation ('sum_4_2_4', src/conv.cpp:46) [658]  (6.33 ns)

 <State 115>: 6.33ns
The critical path consists of the following:
	'fadd' operation ('sum_4_2_4', src/conv.cpp:46) [658]  (6.33 ns)

 <State 116>: 6.33ns
The critical path consists of the following:
	'fadd' operation ('sum_4_3', src/conv.cpp:46) [671]  (6.33 ns)

 <State 117>: 6.33ns
The critical path consists of the following:
	'fadd' operation ('sum_4_3', src/conv.cpp:46) [671]  (6.33 ns)

 <State 118>: 6.33ns
The critical path consists of the following:
	'fadd' operation ('sum_4_3', src/conv.cpp:46) [671]  (6.33 ns)

 <State 119>: 6.33ns
The critical path consists of the following:
	'fadd' operation ('sum_4_3', src/conv.cpp:46) [671]  (6.33 ns)

 <State 120>: 6.33ns
The critical path consists of the following:
	'fadd' operation ('sum_4_3', src/conv.cpp:46) [671]  (6.33 ns)

 <State 121>: 6.33ns
The critical path consists of the following:
	'fadd' operation ('sum_4_3_1', src/conv.cpp:46) [679]  (6.33 ns)

 <State 122>: 6.33ns
The critical path consists of the following:
	'fadd' operation ('sum_4_3_1', src/conv.cpp:46) [679]  (6.33 ns)

 <State 123>: 6.33ns
The critical path consists of the following:
	'fadd' operation ('sum_4_3_1', src/conv.cpp:46) [679]  (6.33 ns)

 <State 124>: 6.33ns
The critical path consists of the following:
	'fadd' operation ('sum_4_3_1', src/conv.cpp:46) [679]  (6.33 ns)

 <State 125>: 6.33ns
The critical path consists of the following:
	'fadd' operation ('sum_4_3_1', src/conv.cpp:46) [679]  (6.33 ns)

 <State 126>: 6.33ns
The critical path consists of the following:
	'fadd' operation ('sum_4_3_2', src/conv.cpp:46) [687]  (6.33 ns)

 <State 127>: 6.33ns
The critical path consists of the following:
	'fadd' operation ('sum_4_3_2', src/conv.cpp:46) [687]  (6.33 ns)

 <State 128>: 6.33ns
The critical path consists of the following:
	'fadd' operation ('sum_4_3_2', src/conv.cpp:46) [687]  (6.33 ns)

 <State 129>: 6.33ns
The critical path consists of the following:
	'fadd' operation ('sum_4_3_2', src/conv.cpp:46) [687]  (6.33 ns)

 <State 130>: 6.33ns
The critical path consists of the following:
	'fadd' operation ('sum_4_3_2', src/conv.cpp:46) [687]  (6.33 ns)

 <State 131>: 6.33ns
The critical path consists of the following:
	'fadd' operation ('sum_4_3_3', src/conv.cpp:46) [695]  (6.33 ns)

 <State 132>: 6.33ns
The critical path consists of the following:
	'fadd' operation ('sum_4_3_3', src/conv.cpp:46) [695]  (6.33 ns)

 <State 133>: 6.33ns
The critical path consists of the following:
	'fadd' operation ('sum_4_3_3', src/conv.cpp:46) [695]  (6.33 ns)

 <State 134>: 6.33ns
The critical path consists of the following:
	'fadd' operation ('sum_4_3_3', src/conv.cpp:46) [695]  (6.33 ns)

 <State 135>: 6.33ns
The critical path consists of the following:
	'fadd' operation ('sum_4_3_3', src/conv.cpp:46) [695]  (6.33 ns)

 <State 136>: 6.33ns
The critical path consists of the following:
	'fadd' operation ('sum_4_3_4', src/conv.cpp:46) [703]  (6.33 ns)

 <State 137>: 6.33ns
The critical path consists of the following:
	'fadd' operation ('sum_4_3_4', src/conv.cpp:46) [703]  (6.33 ns)

 <State 138>: 6.33ns
The critical path consists of the following:
	'fadd' operation ('sum_4_3_4', src/conv.cpp:46) [703]  (6.33 ns)

 <State 139>: 6.33ns
The critical path consists of the following:
	'fadd' operation ('sum_4_3_4', src/conv.cpp:46) [703]  (6.33 ns)

 <State 140>: 6.33ns
The critical path consists of the following:
	'fadd' operation ('sum_4_3_4', src/conv.cpp:46) [703]  (6.33 ns)

 <State 141>: 6.33ns
The critical path consists of the following:
	'fadd' operation ('sum_4_4', src/conv.cpp:46) [716]  (6.33 ns)

 <State 142>: 6.33ns
The critical path consists of the following:
	'fadd' operation ('sum_4_4', src/conv.cpp:46) [716]  (6.33 ns)

 <State 143>: 6.33ns
The critical path consists of the following:
	'fadd' operation ('sum_4_4', src/conv.cpp:46) [716]  (6.33 ns)

 <State 144>: 6.33ns
The critical path consists of the following:
	'fadd' operation ('sum_4_4', src/conv.cpp:46) [716]  (6.33 ns)

 <State 145>: 6.33ns
The critical path consists of the following:
	'fadd' operation ('sum_4_4', src/conv.cpp:46) [716]  (6.33 ns)

 <State 146>: 6.33ns
The critical path consists of the following:
	'fadd' operation ('sum_4_4_1', src/conv.cpp:46) [724]  (6.33 ns)

 <State 147>: 6.33ns
The critical path consists of the following:
	'fadd' operation ('sum_4_4_1', src/conv.cpp:46) [724]  (6.33 ns)

 <State 148>: 6.33ns
The critical path consists of the following:
	'fadd' operation ('sum_4_4_1', src/conv.cpp:46) [724]  (6.33 ns)

 <State 149>: 6.33ns
The critical path consists of the following:
	'fadd' operation ('sum_4_4_1', src/conv.cpp:46) [724]  (6.33 ns)

 <State 150>: 6.33ns
The critical path consists of the following:
	'fadd' operation ('sum_4_4_1', src/conv.cpp:46) [724]  (6.33 ns)

 <State 151>: 6.33ns
The critical path consists of the following:
	'fadd' operation ('sum_4_4_2', src/conv.cpp:46) [732]  (6.33 ns)

 <State 152>: 6.33ns
The critical path consists of the following:
	'fadd' operation ('sum_4_4_2', src/conv.cpp:46) [732]  (6.33 ns)

 <State 153>: 6.33ns
The critical path consists of the following:
	'fadd' operation ('sum_4_4_2', src/conv.cpp:46) [732]  (6.33 ns)

 <State 154>: 6.33ns
The critical path consists of the following:
	'fadd' operation ('sum_4_4_2', src/conv.cpp:46) [732]  (6.33 ns)

 <State 155>: 6.33ns
The critical path consists of the following:
	'fadd' operation ('sum_4_4_2', src/conv.cpp:46) [732]  (6.33 ns)

 <State 156>: 6.33ns
The critical path consists of the following:
	'fadd' operation ('sum_4_4_3', src/conv.cpp:46) [740]  (6.33 ns)

 <State 157>: 6.33ns
The critical path consists of the following:
	'fadd' operation ('sum_4_4_3', src/conv.cpp:46) [740]  (6.33 ns)

 <State 158>: 6.33ns
The critical path consists of the following:
	'fadd' operation ('sum_4_4_3', src/conv.cpp:46) [740]  (6.33 ns)

 <State 159>: 6.33ns
The critical path consists of the following:
	'fadd' operation ('sum_4_4_3', src/conv.cpp:46) [740]  (6.33 ns)

 <State 160>: 6.33ns
The critical path consists of the following:
	'fadd' operation ('sum_4_4_3', src/conv.cpp:46) [740]  (6.33 ns)

 <State 161>: 6.33ns
The critical path consists of the following:
	'fadd' operation ('sum_4_4_4', src/conv.cpp:46) [748]  (6.33 ns)

 <State 162>: 6.33ns
The critical path consists of the following:
	'fadd' operation ('sum_4_4_4', src/conv.cpp:46) [748]  (6.33 ns)

 <State 163>: 6.33ns
The critical path consists of the following:
	'fadd' operation ('sum_4_4_4', src/conv.cpp:46) [748]  (6.33 ns)

 <State 164>: 6.33ns
The critical path consists of the following:
	'fadd' operation ('sum_4_4_4', src/conv.cpp:46) [748]  (6.33 ns)

 <State 165>: 6.33ns
The critical path consists of the following:
	'fadd' operation ('sum_4_4_4', src/conv.cpp:46) [748]  (6.33 ns)

 <State 166>: 6.33ns
The critical path consists of the following:
	'fadd' operation ('sum', src/conv.cpp:49) [749]  (6.33 ns)

 <State 167>: 6.33ns
The critical path consists of the following:
	'fadd' operation ('sum', src/conv.cpp:49) [749]  (6.33 ns)

 <State 168>: 6.33ns
The critical path consists of the following:
	'fadd' operation ('sum', src/conv.cpp:49) [749]  (6.33 ns)

 <State 169>: 6.33ns
The critical path consists of the following:
	'fadd' operation ('sum', src/conv.cpp:49) [749]  (6.33 ns)

 <State 170>: 6.33ns
The critical path consists of the following:
	'fadd' operation ('sum', src/conv.cpp:49) [749]  (6.33 ns)

 <State 171>: 4.2ns
The critical path consists of the following:
	'fcmp' operation ('tmp_8', src/conv.cpp:50) [756]  (4.2 ns)

 <State 172>: 5ns
The critical path consists of the following:
	'fcmp' operation ('tmp_8', src/conv.cpp:50) [756]  (4.2 ns)
	'and' operation ('and_ln50', src/conv.cpp:50) [757]  (0 ns)
	'select' operation ('sum', src/conv.cpp:50) [758]  (0.8 ns)

 <State 173>: 2.77ns
The critical path consists of the following:
	'getelementptr' operation ('feature_out_conv0_addr', src/conv.cpp:54) [764]  (0 ns)
	'store' operation ('store_ln54', src/conv.cpp:54) of variable 'sum', src/conv.cpp:50 on array 'feature_in', src/LeNet5.cpp:29 [765]  (2.77 ns)

 <State 174>: 1.3ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten262', src/pool.cpp:25) with incoming values : ('add_ln25_1', src/pool.cpp:25) [773]  (1.3 ns)

 <State 175>: 3.98ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten200', src/pool.cpp:26) with incoming values : ('select_ln26_5', src/pool.cpp:26) [775]  (0 ns)
	'icmp' operation ('icmp_ln26', src/pool.cpp:26) [800]  (1.31 ns)
	'select' operation ('select_ln25', src/pool.cpp:25) [801]  (0.836 ns)
	'add' operation ('hout_6', src/pool.cpp:26) [816]  (0.997 ns)
	'select' operation ('select_ln26_4', src/pool.cpp:26) [841]  (0.836 ns)

 <State 176>: 6.88ns
The critical path consists of the following:
	'phi' operation ('cin', src/pool.cpp:25) with incoming values : ('select_ln25_1', src/pool.cpp:25) [774]  (0 ns)
	'add' operation ('add_ln25_2', src/pool.cpp:25) [802]  (1.02 ns)
	'select' operation ('select_ln25_1', src/pool.cpp:25) [803]  (0.976 ns)
	'select' operation ('select_ln26_2', src/pool.cpp:26) [831]  (0.587 ns)
	'add' operation ('add_ln534') [846]  (1.53 ns)
	'getelementptr' operation ('feature_out_conv0_addr_1', src/pool.cpp:36) [848]  (0 ns)
	'load' operation ('feature_out_conv0_load', src/pool.cpp:36) on array 'feature_in', src/LeNet5.cpp:29 [849]  (2.77 ns)

 <State 177>: 6.97ns
The critical path consists of the following:
	'load' operation ('feature_out_conv0_load', src/pool.cpp:36) on array 'feature_in', src/LeNet5.cpp:29 [849]  (2.77 ns)
	'fcmp' operation ('tmp_9', src/pool.cpp:36) [856]  (4.2 ns)

 <State 178>: 5ns
The critical path consists of the following:
	'fcmp' operation ('tmp_9', src/pool.cpp:36) [856]  (4.2 ns)
	'and' operation ('and_ln36', src/pool.cpp:36) [857]  (0 ns)
	'select' operation ('select_ln36', src/pool.cpp:36) [858]  (0.8 ns)

 <State 179>: 4.2ns
The critical path consists of the following:
	'fcmp' operation ('tmp_11', src/pool.cpp:36) [879]  (4.2 ns)

 <State 180>: 5.7ns
The critical path consists of the following:
	'fcmp' operation ('tmp_11', src/pool.cpp:36) [879]  (4.2 ns)
	'and' operation ('and_ln36_2', src/pool.cpp:36) [880]  (0.8 ns)
	'select' operation ('select_ln36_1', src/pool.cpp:36) [881]  (0.705 ns)

 <State 181>: 4.2ns
The critical path consists of the following:
	'fcmp' operation ('tmp_14', src/pool.cpp:36) [899]  (4.2 ns)

 <State 182>: 5.7ns
The critical path consists of the following:
	'fcmp' operation ('tmp_14', src/pool.cpp:36) [899]  (4.2 ns)
	'and' operation ('and_ln36_4', src/pool.cpp:36) [900]  (0.8 ns)
	'select' operation ('select_ln36_2', src/pool.cpp:36) [901]  (0.705 ns)

 <State 183>: 4.2ns
The critical path consists of the following:
	'fcmp' operation ('tmp_17', src/pool.cpp:36) [919]  (4.2 ns)

 <State 184>: 5.7ns
The critical path consists of the following:
	'fcmp' operation ('tmp_17', src/pool.cpp:36) [919]  (4.2 ns)
	'and' operation ('and_ln36_6', src/pool.cpp:36) [920]  (0.8 ns)
	'select' operation ('select_ln36_3', src/pool.cpp:36) [921]  (0.705 ns)

 <State 185>: 2.77ns
The critical path consists of the following:
	'getelementptr' operation ('feature_out_pool0_addr', src/pool.cpp:39) [928]  (0 ns)
	'store' operation ('store_ln39', src/pool.cpp:39) of variable 'select_ln36_3', src/pool.cpp:36 on array 'feature_out', src/LeNet5.cpp:30 [929]  (2.77 ns)

 <State 186>: 1.3ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten333', src/conv.cpp:68) with incoming values : ('add_ln68', src/conv.cpp:68) [939]  (1.3 ns)

 <State 187>: 4.93ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten310', src/conv.cpp:69) with incoming values : ('select_ln69_3', src/conv.cpp:69) [941]  (0 ns)
	'icmp' operation ('icmp_ln69', src/conv.cpp:69) [951]  (1.31 ns)
	'select' operation ('select_ln68_1', src/conv.cpp:68) [954]  (0.972 ns)
	'add' operation ('add_ln68_1', src/conv.cpp:68) [957]  (2.64 ns)

 <State 188>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (src/conv.cpp:68) [960]  (7.3 ns)

 <State 189>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (src/conv.cpp:68) [960]  (7.3 ns)

 <State 190>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (src/conv.cpp:68) [960]  (7.3 ns)

 <State 191>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (src/conv.cpp:68) [960]  (7.3 ns)

 <State 192>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (src/conv.cpp:68) [960]  (7.3 ns)

 <State 193>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (src/conv.cpp:68) [960]  (7.3 ns)

 <State 194>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (src/conv.cpp:68) [960]  (7.3 ns)

 <State 195>: 7.3ns
The critical path consists of the following:
	bus read on port 'gmem' (src/conv.cpp:68) [961]  (7.3 ns)

 <State 196>: 1.76ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten270', src/conv.cpp:74) with incoming values : ('select_ln74_1', src/conv.cpp:74) [985]  (0 ns)
	'icmp' operation ('icmp_ln74', src/conv.cpp:74) [1012]  (1.31 ns)
	'select' operation ('select_ln74_1', src/conv.cpp:74) [1071]  (0.448 ns)

 <State 197>: 6.97ns
The critical path consists of the following:
	'phi' operation ('i_op', src/conv.cpp:78) with incoming values : ('add_ln78', src/conv.cpp:78) [987]  (0 ns)
	'icmp' operation ('icmp_ln78', src/conv.cpp:78) [1032]  (0.979 ns)
	'and' operation ('and_ln65', src/conv.cpp:65) [1033]  (0.8 ns)
	'or' operation ('or_ln76', src/conv.cpp:76) [1037]  (0 ns)
	'select' operation ('select_ln76', src/conv.cpp:76) [1038]  (0.976 ns)
	'add' operation ('add_ln81_1', src/conv.cpp:81) [1056]  (1.53 ns)
	'add' operation ('add_ln81_2', src/conv.cpp:81) [1059]  (2.69 ns)

 <State 198>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (src/conv.cpp:81) [1063]  (7.3 ns)

 <State 199>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (src/conv.cpp:81) [1063]  (7.3 ns)

 <State 200>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (src/conv.cpp:81) [1063]  (7.3 ns)

 <State 201>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (src/conv.cpp:81) [1063]  (7.3 ns)

 <State 202>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (src/conv.cpp:81) [1063]  (7.3 ns)

 <State 203>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (src/conv.cpp:81) [1063]  (7.3 ns)

 <State 204>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (src/conv.cpp:81) [1063]  (7.3 ns)

 <State 205>: 7.3ns
The critical path consists of the following:
	bus read on port 'gmem' (src/conv.cpp:81) [1064]  (7.3 ns)

 <State 206>: 4.73ns
The critical path consists of the following:
	'fmul' operation ('temp', src/conv.cpp:81) [1066]  (4.73 ns)

 <State 207>: 4.73ns
The critical path consists of the following:
	'fmul' operation ('temp', src/conv.cpp:81) [1066]  (4.73 ns)

 <State 208>: 4.73ns
The critical path consists of the following:
	'fmul' operation ('temp', src/conv.cpp:81) [1066]  (4.73 ns)

 <State 209>: 4.73ns
The critical path consists of the following:
	'fmul' operation ('temp', src/conv.cpp:81) [1066]  (4.73 ns)

 <State 210>: 6.56ns
The critical path consists of the following:
	'facc' operation ('sum_3', src/conv.cpp:82) [1068]  (6.56 ns)

 <State 211>: 6.56ns
The critical path consists of the following:
	'facc' operation ('sum_3', src/conv.cpp:82) [1068]  (6.56 ns)

 <State 212>: 6.56ns
The critical path consists of the following:
	'facc' operation ('sum_3', src/conv.cpp:82) [1068]  (6.56 ns)

 <State 213>: 6.56ns
The critical path consists of the following:
	'facc' operation ('sum_3', src/conv.cpp:82) [1068]  (6.56 ns)

 <State 214>: 6.56ns
The critical path consists of the following:
	'facc' operation ('sum_3', src/conv.cpp:82) [1068]  (6.56 ns)

 <State 215>: 6.33ns
The critical path consists of the following:
	'fadd' operation ('sum', src/conv.cpp:85) [1074]  (6.33 ns)

 <State 216>: 6.33ns
The critical path consists of the following:
	'fadd' operation ('sum', src/conv.cpp:85) [1074]  (6.33 ns)

 <State 217>: 6.33ns
The critical path consists of the following:
	'fadd' operation ('sum', src/conv.cpp:85) [1074]  (6.33 ns)

 <State 218>: 6.33ns
The critical path consists of the following:
	'fadd' operation ('sum', src/conv.cpp:85) [1074]  (6.33 ns)

 <State 219>: 6.33ns
The critical path consists of the following:
	'fadd' operation ('sum', src/conv.cpp:85) [1074]  (6.33 ns)

 <State 220>: 4.2ns
The critical path consists of the following:
	'fcmp' operation ('tmp_37', src/conv.cpp:86) [1081]  (4.2 ns)

 <State 221>: 5ns
The critical path consists of the following:
	'fcmp' operation ('tmp_37', src/conv.cpp:86) [1081]  (4.2 ns)
	'and' operation ('and_ln86', src/conv.cpp:86) [1082]  (0 ns)
	'select' operation ('sum', src/conv.cpp:86) [1083]  (0.8 ns)

 <State 222>: 2.77ns
The critical path consists of the following:
	'getelementptr' operation ('feature_out_conv1_addr_4', src/conv.cpp:90) [1089]  (0 ns)
	'store' operation ('store_ln90', src/conv.cpp:90) of variable 'sum', src/conv.cpp:86 on array 'feature_in', src/LeNet5.cpp:31 [1090]  (2.77 ns)

 <State 223>: 6.93ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten344', src/pool.cpp:48) with incoming values : ('select_ln48_6', src/pool.cpp:48) [1100]  (0 ns)
	'icmp' operation ('icmp_ln48', src/pool.cpp:48) [1113]  (1.07 ns)
	'xor' operation ('xor_ln47', src/pool.cpp:47) [1127]  (0 ns)
	'and' operation ('and_ln47', src/pool.cpp:47) [1129]  (0.8 ns)
	'or' operation ('or_ln48', src/pool.cpp:48) [1132]  (0 ns)
	'select' operation ('select_ln48', src/pool.cpp:48) [1133]  (0.8 ns)
	'shl' operation ('shl_ln57', src/pool.cpp:57) [1147]  (0 ns)
	'or' operation ('or_ln301_1') [1161]  (0 ns)
	'add' operation ('add_ln534_6') [1164]  (1.48 ns)
	'getelementptr' operation ('feature_out_conv1_addr_1', src/pool.cpp:58) [1166]  (0 ns)
	'load' operation ('feature_out_conv1_load_1', src/pool.cpp:58) on array 'feature_in', src/LeNet5.cpp:31 [1167]  (2.77 ns)

 <State 224>: 6.97ns
The critical path consists of the following:
	'load' operation ('feature_out_conv1_load', src/pool.cpp:58) on array 'feature_in', src/LeNet5.cpp:31 [1151]  (2.77 ns)
	'fcmp' operation ('tmp_23', src/pool.cpp:58) [1158]  (4.2 ns)

 <State 225>: 5ns
The critical path consists of the following:
	'fcmp' operation ('tmp_23', src/pool.cpp:58) [1158]  (4.2 ns)
	'and' operation ('and_ln58', src/pool.cpp:58) [1159]  (0 ns)
	'select' operation ('select_ln58', src/pool.cpp:58) [1160]  (0.8 ns)

 <State 226>: 4.2ns
The critical path consists of the following:
	'fcmp' operation ('tmp_26', src/pool.cpp:58) [1181]  (4.2 ns)

 <State 227>: 5.7ns
The critical path consists of the following:
	'fcmp' operation ('tmp_26', src/pool.cpp:58) [1181]  (4.2 ns)
	'and' operation ('and_ln58_2', src/pool.cpp:58) [1182]  (0.8 ns)
	'select' operation ('select_ln58_1', src/pool.cpp:58) [1183]  (0.705 ns)

 <State 228>: 4.2ns
The critical path consists of the following:
	'fcmp' operation ('tmp_30', src/pool.cpp:58) [1201]  (4.2 ns)

 <State 229>: 5.7ns
The critical path consists of the following:
	'fcmp' operation ('tmp_30', src/pool.cpp:58) [1201]  (4.2 ns)
	'and' operation ('and_ln58_4', src/pool.cpp:58) [1202]  (0.8 ns)
	'select' operation ('select_ln58_2', src/pool.cpp:58) [1203]  (0.705 ns)

 <State 230>: 4.2ns
The critical path consists of the following:
	'fcmp' operation ('tmp_33', src/pool.cpp:58) [1221]  (4.2 ns)

 <State 231>: 5.7ns
The critical path consists of the following:
	'fcmp' operation ('tmp_33', src/pool.cpp:58) [1221]  (4.2 ns)
	'and' operation ('and_ln58_6', src/pool.cpp:58) [1222]  (0.8 ns)
	'select' operation ('select_ln58_3', src/pool.cpp:58) [1223]  (0.705 ns)

 <State 232>: 2.77ns
The critical path consists of the following:
	'getelementptr' operation ('feature_out_pool1_addr', src/pool.cpp:61) [1227]  (0 ns)
	'store' operation ('store_ln61', src/pool.cpp:61) of variable 'select_ln58_3', src/pool.cpp:58 on array 'feature_out', src/LeNet5.cpp:32 [1228]  (2.77 ns)

 <State 233>: 1.3ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('cout', src/linear.cpp:21) with incoming values : ('add_ln21', src/linear.cpp:21) [1238]  (1.3 ns)

 <State 234>: 1.31ns
The critical path consists of the following:
	'phi' operation ('cout', src/linear.cpp:21) with incoming values : ('add_ln21', src/linear.cpp:21) [1238]  (0 ns)
	'icmp' operation ('icmp_ln21', src/linear.cpp:21) [1240]  (1.31 ns)

 <State 235>: 6.09ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten379', src/linear.cpp:25) with incoming values : ('select_ln25_9', src/linear.cpp:25) [1252]  (0 ns)
	'icmp' operation ('icmp_ln25_1', src/linear.cpp:25) [1265]  (1.63 ns)
	'xor' operation ('xor_ln19', src/linear.cpp:19) [1273]  (0 ns)
	'and' operation ('and_ln19', src/linear.cpp:19) [1275]  (0.8 ns)
	'or' operation ('or_ln25', src/linear.cpp:25) [1278]  (0 ns)
	'select' operation ('select_ln25_5', src/linear.cpp:25) [1279]  (0.972 ns)
	'add' operation ('add_ln30', src/linear.cpp:30) [1296]  (2.69 ns)

 <State 236>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (src/linear.cpp:30) [1300]  (7.3 ns)

 <State 237>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (src/linear.cpp:30) [1300]  (7.3 ns)

 <State 238>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (src/linear.cpp:30) [1300]  (7.3 ns)

 <State 239>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (src/linear.cpp:30) [1300]  (7.3 ns)

 <State 240>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (src/linear.cpp:30) [1300]  (7.3 ns)

 <State 241>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (src/linear.cpp:30) [1300]  (7.3 ns)

 <State 242>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (src/linear.cpp:30) [1300]  (7.3 ns)

 <State 243>: 7.3ns
The critical path consists of the following:
	bus read on port 'gmem' (src/linear.cpp:30) [1301]  (7.3 ns)

 <State 244>: 4.73ns
The critical path consists of the following:
	'fmul' operation ('temp', src/linear.cpp:30) [1303]  (4.73 ns)

 <State 245>: 4.73ns
The critical path consists of the following:
	'fmul' operation ('temp', src/linear.cpp:30) [1303]  (4.73 ns)

 <State 246>: 4.73ns
The critical path consists of the following:
	'fmul' operation ('temp', src/linear.cpp:30) [1303]  (4.73 ns)

 <State 247>: 4.73ns
The critical path consists of the following:
	'fmul' operation ('temp', src/linear.cpp:30) [1303]  (4.73 ns)

 <State 248>: 6.56ns
The critical path consists of the following:
	'facc' operation ('sum_7', src/linear.cpp:31) [1305]  (6.56 ns)

 <State 249>: 6.56ns
The critical path consists of the following:
	'facc' operation ('sum_7', src/linear.cpp:31) [1305]  (6.56 ns)

 <State 250>: 6.56ns
The critical path consists of the following:
	'facc' operation ('sum_7', src/linear.cpp:31) [1305]  (6.56 ns)

 <State 251>: 6.56ns
The critical path consists of the following:
	'facc' operation ('sum_7', src/linear.cpp:31) [1305]  (6.56 ns)

 <State 252>: 6.56ns
The critical path consists of the following:
	'facc' operation ('sum_7', src/linear.cpp:31) [1305]  (6.56 ns)

 <State 253>: 2.64ns
The critical path consists of the following:
	'add' operation ('add_ln34_1', src/linear.cpp:34) [1311]  (2.64 ns)

 <State 254>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (src/linear.cpp:34) [1314]  (7.3 ns)

 <State 255>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (src/linear.cpp:34) [1314]  (7.3 ns)

 <State 256>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (src/linear.cpp:34) [1314]  (7.3 ns)

 <State 257>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (src/linear.cpp:34) [1314]  (7.3 ns)

 <State 258>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (src/linear.cpp:34) [1314]  (7.3 ns)

 <State 259>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (src/linear.cpp:34) [1314]  (7.3 ns)

 <State 260>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (src/linear.cpp:34) [1314]  (7.3 ns)

 <State 261>: 7.3ns
The critical path consists of the following:
	bus read on port 'gmem' (src/linear.cpp:34) [1315]  (7.3 ns)

 <State 262>: 6.33ns
The critical path consists of the following:
	'fadd' operation ('sum', src/linear.cpp:34) [1317]  (6.33 ns)

 <State 263>: 6.33ns
The critical path consists of the following:
	'fadd' operation ('sum', src/linear.cpp:34) [1317]  (6.33 ns)

 <State 264>: 6.33ns
The critical path consists of the following:
	'fadd' operation ('sum', src/linear.cpp:34) [1317]  (6.33 ns)

 <State 265>: 6.33ns
The critical path consists of the following:
	'fadd' operation ('sum', src/linear.cpp:34) [1317]  (6.33 ns)

 <State 266>: 6.33ns
The critical path consists of the following:
	'fadd' operation ('sum', src/linear.cpp:34) [1317]  (6.33 ns)

 <State 267>: 4.2ns
The critical path consists of the following:
	'fcmp' operation ('tmp_21', src/linear.cpp:35) [1324]  (4.2 ns)

 <State 268>: 5ns
The critical path consists of the following:
	'fcmp' operation ('tmp_21', src/linear.cpp:35) [1324]  (4.2 ns)
	'and' operation ('and_ln35', src/linear.cpp:35) [1325]  (0 ns)
	'select' operation ('sum', src/linear.cpp:35) [1326]  (0.8 ns)

 <State 269>: 2.77ns
The critical path consists of the following:
	'getelementptr' operation ('feature_out_fc0_addr_1', src/linear.cpp:39) [1327]  (0 ns)
	'store' operation ('store_ln39', src/linear.cpp:39) of variable 'sum', src/linear.cpp:35 on array 'feature_out_fc0', src/LeNet5.cpp:33 [1328]  (2.77 ns)

 <State 270>: 7.3ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr_2', src/linear.cpp:51) [1335]  (0 ns)
	bus request on port 'gmem' (src/linear.cpp:51) [1336]  (7.3 ns)

 <State 271>: 4.53ns
The critical path consists of the following:
	'phi' operation ('cin', src/linear.cpp:54) with incoming values : ('add_ln54_2', src/linear.cpp:54) [1341]  (0 ns)
	'icmp' operation ('icmp_ln54', src/linear.cpp:54) [1350]  (1.31 ns)
	'select' operation ('select_ln51', src/linear.cpp:51) [1351]  (0.448 ns)
	'getelementptr' operation ('feature_out_fc0_addr', src/linear.cpp:56) [1360]  (0 ns)
	'load' operation ('feature_out_fc0_load', src/linear.cpp:56) on array 'feature_out_fc0', src/LeNet5.cpp:33 [1361]  (2.77 ns)

 <State 272>: 7.25ns
The critical path consists of the following:
	'phi' operation ('cout', src/linear.cpp:56) with incoming values : ('select_ln51_2', src/linear.cpp:51) [1340]  (0 ns)
	'add' operation ('add_ln51_1', src/linear.cpp:51) [1353]  (0.997 ns)
	'select' operation ('select_ln51_2', src/linear.cpp:51) [1354]  (0.836 ns)
	'add' operation ('add_ln56', src/linear.cpp:56) [1367]  (1.31 ns)
	'add' operation ('add_ln56_2', src/linear.cpp:56) [1369]  (1.42 ns)
	'add' operation ('add_ln56_1', src/linear.cpp:56) [1372]  (2.69 ns)

 <State 273>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (src/linear.cpp:56) [1376]  (7.3 ns)

 <State 274>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (src/linear.cpp:60) [1388]  (7.3 ns)

 <State 275>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (src/linear.cpp:60) [1388]  (7.3 ns)

 <State 276>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (src/linear.cpp:60) [1388]  (7.3 ns)

 <State 277>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (src/linear.cpp:60) [1388]  (7.3 ns)

 <State 278>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (src/linear.cpp:60) [1388]  (7.3 ns)

 <State 279>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (src/linear.cpp:60) [1388]  (7.3 ns)

 <State 280>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (src/linear.cpp:60) [1388]  (7.3 ns)

 <State 281>: 7.3ns
The critical path consists of the following:
	bus read on port 'gmem' (src/linear.cpp:60) [1389]  (7.3 ns)

 <State 282>: 4.73ns
The critical path consists of the following:
	'fmul' operation ('temp', src/linear.cpp:56) [1379]  (4.73 ns)

 <State 283>: 4.73ns
The critical path consists of the following:
	'fmul' operation ('temp', src/linear.cpp:56) [1379]  (4.73 ns)

 <State 284>: 4.73ns
The critical path consists of the following:
	'fmul' operation ('temp', src/linear.cpp:56) [1379]  (4.73 ns)

 <State 285>: 7.03ns
The critical path consists of the following:
	'phi' operation ('sum') with incoming values : ('sum', src/linear.cpp:57) [1342]  (0 ns)
	'select' operation ('select_ln51_1', src/linear.cpp:51) [1352]  (0.705 ns)
	'fadd' operation ('sum', src/linear.cpp:57) [1380]  (6.33 ns)

 <State 286>: 6.33ns
The critical path consists of the following:
	'fadd' operation ('sum', src/linear.cpp:57) [1380]  (6.33 ns)

 <State 287>: 6.33ns
The critical path consists of the following:
	'fadd' operation ('sum', src/linear.cpp:57) [1380]  (6.33 ns)

 <State 288>: 6.33ns
The critical path consists of the following:
	'fadd' operation ('sum', src/linear.cpp:57) [1380]  (6.33 ns)

 <State 289>: 6.33ns
The critical path consists of the following:
	'fadd' operation ('sum', src/linear.cpp:57) [1380]  (6.33 ns)

 <State 290>: 0ns
The critical path consists of the following:

 <State 291>: 6.33ns
The critical path consists of the following:
	'fadd' operation ('sum', src/linear.cpp:60) [1391]  (6.33 ns)

 <State 292>: 6.33ns
The critical path consists of the following:
	'fadd' operation ('sum', src/linear.cpp:60) [1391]  (6.33 ns)

 <State 293>: 6.33ns
The critical path consists of the following:
	'fadd' operation ('sum', src/linear.cpp:60) [1391]  (6.33 ns)

 <State 294>: 6.33ns
The critical path consists of the following:
	'fadd' operation ('sum', src/linear.cpp:60) [1391]  (6.33 ns)

 <State 295>: 6.33ns
The critical path consists of the following:
	'fadd' operation ('sum', src/linear.cpp:60) [1391]  (6.33 ns)

 <State 296>: 7.3ns
The critical path consists of the following:
	bus write on port 'gmem' (src/linear.cpp:61) [1393]  (7.3 ns)

 <State 297>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (src/softmax.cpp:5) [1398]  (7.3 ns)

 <State 298>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (src/softmax.cpp:5) [1398]  (7.3 ns)

 <State 299>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (src/softmax.cpp:5) [1398]  (7.3 ns)

 <State 300>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (src/softmax.cpp:5) [1398]  (7.3 ns)

 <State 301>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (src/softmax.cpp:5) [1398]  (7.3 ns)

 <State 302>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (src/softmax.cpp:8) [1399]  (7.3 ns)

 <State 303>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (src/softmax.cpp:8) [1399]  (7.3 ns)

 <State 304>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (src/softmax.cpp:8) [1399]  (7.3 ns)

 <State 305>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (src/softmax.cpp:8) [1399]  (7.3 ns)

 <State 306>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (src/softmax.cpp:8) [1399]  (7.3 ns)

 <State 307>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (src/softmax.cpp:8) [1399]  (7.3 ns)

 <State 308>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (src/softmax.cpp:8) [1399]  (7.3 ns)

 <State 309>: 7.3ns
The critical path consists of the following:
	bus read on port 'gmem' (src/softmax.cpp:8) [1400]  (7.3 ns)

 <State 310>: 1.3ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i', src/softmax.cpp:13) with incoming values : ('add_ln11_1', src/softmax.cpp:11) [1409]  (1.3 ns)

 <State 311>: 0.997ns
The critical path consists of the following:
	'phi' operation ('i', src/softmax.cpp:13) with incoming values : ('add_ln11_1', src/softmax.cpp:11) [1409]  (0 ns)
	'add' operation ('add_ln11_1', src/softmax.cpp:11) [1417]  (0.997 ns)

 <State 312>: 7.3ns
The critical path consists of the following:
	bus read on port 'gmem' (src/softmax.cpp:13) [1419]  (7.3 ns)

 <State 313>: 4.2ns
The critical path consists of the following:
	'phi' operation ('max') with incoming values : ('max', src/softmax.cpp:8) ('max', src/softmax.cpp:13) [1411]  (0 ns)
	'fcmp' operation ('tmp_42', src/softmax.cpp:13) [1433]  (4.2 ns)

 <State 314>: 9.9ns
The critical path consists of the following:
	'fcmp' operation ('tmp_42', src/softmax.cpp:13) [1433]  (4.2 ns)
	'and' operation ('and_ln13_1', src/softmax.cpp:13) [1434]  (0.8 ns)
	'select' operation ('max', src/softmax.cpp:13) [1435]  (0.705 ns)
	'phi' operation ('max') with incoming values : ('max', src/softmax.cpp:8) ('max', src/softmax.cpp:13) [1411]  (0 ns)
	'fcmp' operation ('tmp_42', src/softmax.cpp:13) [1433]  (4.2 ns)

 <State 315>: 7.3ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr_7', src/softmax.cpp:20) [1442]  (0 ns)
	bus request on port 'gmem' (src/softmax.cpp:20) [1443]  (7.3 ns)

 <State 316>: 7.3ns
The critical path consists of the following:
	bus write on port 'gmem' (src/softmax.cpp:20) [1444]  (7.3 ns)

 <State 317>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (src/softmax.cpp:20) [1445]  (7.3 ns)

 <State 318>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (src/softmax.cpp:20) [1445]  (7.3 ns)

 <State 319>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (src/softmax.cpp:20) [1445]  (7.3 ns)

 <State 320>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (src/softmax.cpp:20) [1445]  (7.3 ns)

 <State 321>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (src/softmax.cpp:20) [1445]  (7.3 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128
	State 129
	State 130
	State 131
	State 132
	State 133
	State 134
	State 135
	State 136
	State 137
	State 138
	State 139
	State 140
	State 141
	State 142
	State 143
	State 144
	State 145
	State 146
	State 147
	State 148
	State 149
	State 150
	State 151
	State 152
	State 153
	State 154
	State 155
	State 156
	State 157
	State 158
	State 159
	State 160
	State 161
	State 162
	State 163
	State 164
	State 165
	State 166
	State 167
	State 168
	State 169
	State 170
	State 171
	State 172
	State 173
	State 174
	State 175
	State 176
	State 177
	State 178
	State 179
	State 180
	State 181
	State 182
	State 183
	State 184
	State 185
	State 186
	State 187
	State 188
	State 189
	State 190
	State 191
	State 192
	State 193
	State 194
	State 195
	State 196
	State 197
	State 198
	State 199
	State 200
	State 201
	State 202
	State 203
	State 204
	State 205
	State 206
	State 207
	State 208
	State 209
	State 210
	State 211
	State 212
	State 213
	State 214
	State 215
	State 216
	State 217
	State 218
	State 219
	State 220
	State 221
	State 222
	State 223
	State 224
	State 225
	State 226
	State 227
	State 228
	State 229
	State 230
	State 231
	State 232
	State 233
	State 234
	State 235
	State 236
	State 237
	State 238
	State 239
	State 240
	State 241
	State 242
	State 243
	State 244
	State 245
	State 246
	State 247
	State 248
	State 249
	State 250
	State 251
	State 252
	State 253
	State 254
	State 255
	State 256
	State 257
	State 258
	State 259
	State 260
	State 261
	State 262
	State 263
	State 264
	State 265
	State 266
	State 267
	State 268
	State 269
	State 270
	State 271
	State 272
	State 273
	State 274
	State 275
	State 276
	State 277
	State 278
	State 279
	State 280
	State 281
	State 282
	State 283
	State 284
	State 285
	State 286
	State 287
	State 288
	State 289
	State 290
	State 291
	State 292
	State 293
	State 294
	State 295
	State 296
	State 297
	State 298
	State 299
	State 300
	State 301
	State 302
	State 303
	State 304
	State 305
	State 306
	State 307
	State 308
	State 309
	State 310
	State 311
	State 312
	State 313
	State 314
	State 315
	State 316
	State 317
	State 318
	State 319
	State 320
	State 321


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
