library ieee;
use ieee.std_logic_1164.all;  --should be same through all the lab, except comparator

-- declaring input and output
entity MTran_Lab1_VHDL_AndGate is
    port 
	 -- a,b are SW1 and SW2, output is LEDR0
	 (
        SW0, SW1, SW2, SW3, SW4, SW5 : in  std_logic;
        LEDR0								 : out std_logic --end of declaration no more ';'
    );
end MTran_Lab1_VHDL_AndGate;

-- describing the relationship between output and input
architecture behavioral of MTran_Lab1_VHDL_AndGate is --'behavioral' is a block name (must not same name in library)
begin
    output <= a and b; -- <=: assigning varible 'output' 
end behavioral;
 