
Radar.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007190  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003d0  08007320  08007320  00008320  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080076f0  080076f0  000091d8  2**0
                  CONTENTS
  4 .ARM          00000008  080076f0  080076f0  000086f0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080076f8  080076f8  000091d8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080076f8  080076f8  000086f8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080076fc  080076fc  000086fc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d8  20000000  08007700  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000091d8  2**0
                  CONTENTS
 10 .bss          00000294  200001d8  200001d8  000091d8  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  2000046c  2000046c  000091d8  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000091d8  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000f290  00000000  00000000  00009208  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000020ae  00000000  00000000  00018498  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000d70  00000000  00000000  0001a548  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000a7f  00000000  00000000  0001b2b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001c246  00000000  00000000  0001bd37  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000106f1  00000000  00000000  00037f7d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000a663a  00000000  00000000  0004866e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  000eeca8  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00004978  00000000  00000000  000eecec  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000060  00000000  00000000  000f3664  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001d8 	.word	0x200001d8
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08007308 	.word	0x08007308

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001dc 	.word	0x200001dc
 80001cc:	08007308 	.word	0x08007308

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	@ 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000ba8:	b590      	push	{r4, r7, lr}
 8000baa:	b08b      	sub	sp, #44	@ 0x2c
 8000bac:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000bae:	f000 fc01 	bl	80013b4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000bb2:	f000 f84d 	bl	8000c50 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000bb6:	f000 f925 	bl	8000e04 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000bba:	f000 f8f3 	bl	8000da4 <MX_USART2_UART_Init>
  MX_TIM6_Init();
 8000bbe:	f000 f883 	bl	8000cc8 <MX_TIM6_Init>
  MX_TIM7_Init();
 8000bc2:	f000 f8b9 	bl	8000d38 <MX_TIM7_Init>
  /* USER CODE BEGIN 2 */
  char* saludo = "Nueva sesion:\n\r";
 8000bc6:	4b1d      	ldr	r3, [pc, #116]	@ (8000c3c <main+0x94>)
 8000bc8:	61fb      	str	r3, [r7, #28]
  HAL_UART_Transmit_IT(&huart2, (uint8_t*) saludo, strlen(saludo));
 8000bca:	69f8      	ldr	r0, [r7, #28]
 8000bcc:	f7ff fb50 	bl	8000270 <strlen>
 8000bd0:	4603      	mov	r3, r0
 8000bd2:	b29b      	uxth	r3, r3
 8000bd4:	461a      	mov	r2, r3
 8000bd6:	69f9      	ldr	r1, [r7, #28]
 8000bd8:	4819      	ldr	r0, [pc, #100]	@ (8000c40 <main+0x98>)
 8000bda:	f002 fd95 	bl	8003708 <HAL_UART_Transmit_IT>
  HAL_TIM_Base_Start_IT(&htim6);
 8000bde:	4819      	ldr	r0, [pc, #100]	@ (8000c44 <main+0x9c>)
 8000be0:	f002 faa4 	bl	800312c <HAL_TIM_Base_Start_IT>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  if (time != 0) {
 8000be4:	4b18      	ldr	r3, [pc, #96]	@ (8000c48 <main+0xa0>)
 8000be6:	881b      	ldrh	r3, [r3, #0]
 8000be8:	b21b      	sxth	r3, r3
 8000bea:	2b00      	cmp	r3, #0
 8000bec:	d0fa      	beq.n	8000be4 <main+0x3c>
		  char buffer[20];
		  float speed = calculate_speed(time);
 8000bee:	4b16      	ldr	r3, [pc, #88]	@ (8000c48 <main+0xa0>)
 8000bf0:	881b      	ldrh	r3, [r3, #0]
 8000bf2:	b21b      	sxth	r3, r3
 8000bf4:	4618      	mov	r0, r3
 8000bf6:	f000 f959 	bl	8000eac <calculate_speed>
 8000bfa:	ed87 0a06 	vstr	s0, [r7, #24]
		  sprintf(buffer, "%ds - %.3fcm/s\n\r", time, speed);
 8000bfe:	4b12      	ldr	r3, [pc, #72]	@ (8000c48 <main+0xa0>)
 8000c00:	881b      	ldrh	r3, [r3, #0]
 8000c02:	b21b      	sxth	r3, r3
 8000c04:	461c      	mov	r4, r3
 8000c06:	69b8      	ldr	r0, [r7, #24]
 8000c08:	f7ff fc9e 	bl	8000548 <__aeabi_f2d>
 8000c0c:	4602      	mov	r2, r0
 8000c0e:	460b      	mov	r3, r1
 8000c10:	1d38      	adds	r0, r7, #4
 8000c12:	e9cd 2300 	strd	r2, r3, [sp]
 8000c16:	4622      	mov	r2, r4
 8000c18:	490c      	ldr	r1, [pc, #48]	@ (8000c4c <main+0xa4>)
 8000c1a:	f004 fa49 	bl	80050b0 <siprintf>
		  HAL_UART_Transmit_IT(&huart2, (uint8_t*) buffer, strlen(buffer));
 8000c1e:	1d3b      	adds	r3, r7, #4
 8000c20:	4618      	mov	r0, r3
 8000c22:	f7ff fb25 	bl	8000270 <strlen>
 8000c26:	4603      	mov	r3, r0
 8000c28:	b29a      	uxth	r2, r3
 8000c2a:	1d3b      	adds	r3, r7, #4
 8000c2c:	4619      	mov	r1, r3
 8000c2e:	4804      	ldr	r0, [pc, #16]	@ (8000c40 <main+0x98>)
 8000c30:	f002 fd6a 	bl	8003708 <HAL_UART_Transmit_IT>
		  time = 0;
 8000c34:	4b04      	ldr	r3, [pc, #16]	@ (8000c48 <main+0xa0>)
 8000c36:	2200      	movs	r2, #0
 8000c38:	801a      	strh	r2, [r3, #0]
	  if (time != 0) {
 8000c3a:	e7d3      	b.n	8000be4 <main+0x3c>
 8000c3c:	08007320 	.word	0x08007320
 8000c40:	2000028c 	.word	0x2000028c
 8000c44:	200001f4 	.word	0x200001f4
 8000c48:	20000314 	.word	0x20000314
 8000c4c:	08007330 	.word	0x08007330

08000c50 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000c50:	b580      	push	{r7, lr}
 8000c52:	b090      	sub	sp, #64	@ 0x40
 8000c54:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000c56:	f107 0318 	add.w	r3, r7, #24
 8000c5a:	2228      	movs	r2, #40	@ 0x28
 8000c5c:	2100      	movs	r1, #0
 8000c5e:	4618      	mov	r0, r3
 8000c60:	f004 fa89 	bl	8005176 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000c64:	1d3b      	adds	r3, r7, #4
 8000c66:	2200      	movs	r2, #0
 8000c68:	601a      	str	r2, [r3, #0]
 8000c6a:	605a      	str	r2, [r3, #4]
 8000c6c:	609a      	str	r2, [r3, #8]
 8000c6e:	60da      	str	r2, [r3, #12]
 8000c70:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000c72:	2302      	movs	r3, #2
 8000c74:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000c76:	2301      	movs	r3, #1
 8000c78:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000c7a:	2310      	movs	r3, #16
 8000c7c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000c7e:	2300      	movs	r3, #0
 8000c80:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000c82:	f107 0318 	add.w	r3, r7, #24
 8000c86:	4618      	mov	r0, r3
 8000c88:	f000 ff1e 	bl	8001ac8 <HAL_RCC_OscConfig>
 8000c8c:	4603      	mov	r3, r0
 8000c8e:	2b00      	cmp	r3, #0
 8000c90:	d001      	beq.n	8000c96 <SystemClock_Config+0x46>
  {
    Error_Handler();
 8000c92:	f000 f933 	bl	8000efc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000c96:	230f      	movs	r3, #15
 8000c98:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000c9a:	2300      	movs	r3, #0
 8000c9c:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000c9e:	2300      	movs	r3, #0
 8000ca0:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000ca2:	2300      	movs	r3, #0
 8000ca4:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000ca6:	2300      	movs	r3, #0
 8000ca8:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000caa:	1d3b      	adds	r3, r7, #4
 8000cac:	2100      	movs	r1, #0
 8000cae:	4618      	mov	r0, r3
 8000cb0:	f001 ff48 	bl	8002b44 <HAL_RCC_ClockConfig>
 8000cb4:	4603      	mov	r3, r0
 8000cb6:	2b00      	cmp	r3, #0
 8000cb8:	d001      	beq.n	8000cbe <SystemClock_Config+0x6e>
  {
    Error_Handler();
 8000cba:	f000 f91f 	bl	8000efc <Error_Handler>
  }
}
 8000cbe:	bf00      	nop
 8000cc0:	3740      	adds	r7, #64	@ 0x40
 8000cc2:	46bd      	mov	sp, r7
 8000cc4:	bd80      	pop	{r7, pc}
	...

08000cc8 <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 8000cc8:	b580      	push	{r7, lr}
 8000cca:	b084      	sub	sp, #16
 8000ccc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000cce:	1d3b      	adds	r3, r7, #4
 8000cd0:	2200      	movs	r2, #0
 8000cd2:	601a      	str	r2, [r3, #0]
 8000cd4:	605a      	str	r2, [r3, #4]
 8000cd6:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8000cd8:	4b15      	ldr	r3, [pc, #84]	@ (8000d30 <MX_TIM6_Init+0x68>)
 8000cda:	4a16      	ldr	r2, [pc, #88]	@ (8000d34 <MX_TIM6_Init+0x6c>)
 8000cdc:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 7999;
 8000cde:	4b14      	ldr	r3, [pc, #80]	@ (8000d30 <MX_TIM6_Init+0x68>)
 8000ce0:	f641 723f 	movw	r2, #7999	@ 0x1f3f
 8000ce4:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000ce6:	4b12      	ldr	r3, [pc, #72]	@ (8000d30 <MX_TIM6_Init+0x68>)
 8000ce8:	2200      	movs	r2, #0
 8000cea:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 4999;
 8000cec:	4b10      	ldr	r3, [pc, #64]	@ (8000d30 <MX_TIM6_Init+0x68>)
 8000cee:	f241 3287 	movw	r2, #4999	@ 0x1387
 8000cf2:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000cf4:	4b0e      	ldr	r3, [pc, #56]	@ (8000d30 <MX_TIM6_Init+0x68>)
 8000cf6:	2200      	movs	r2, #0
 8000cf8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8000cfa:	480d      	ldr	r0, [pc, #52]	@ (8000d30 <MX_TIM6_Init+0x68>)
 8000cfc:	f002 f942 	bl	8002f84 <HAL_TIM_Base_Init>
 8000d00:	4603      	mov	r3, r0
 8000d02:	2b00      	cmp	r3, #0
 8000d04:	d001      	beq.n	8000d0a <MX_TIM6_Init+0x42>
  {
    Error_Handler();
 8000d06:	f000 f8f9 	bl	8000efc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000d0a:	2300      	movs	r3, #0
 8000d0c:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000d0e:	2300      	movs	r3, #0
 8000d10:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8000d12:	1d3b      	adds	r3, r7, #4
 8000d14:	4619      	mov	r1, r3
 8000d16:	4806      	ldr	r0, [pc, #24]	@ (8000d30 <MX_TIM6_Init+0x68>)
 8000d18:	f002 fc1c 	bl	8003554 <HAL_TIMEx_MasterConfigSynchronization>
 8000d1c:	4603      	mov	r3, r0
 8000d1e:	2b00      	cmp	r3, #0
 8000d20:	d001      	beq.n	8000d26 <MX_TIM6_Init+0x5e>
  {
    Error_Handler();
 8000d22:	f000 f8eb 	bl	8000efc <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8000d26:	bf00      	nop
 8000d28:	3710      	adds	r7, #16
 8000d2a:	46bd      	mov	sp, r7
 8000d2c:	bd80      	pop	{r7, pc}
 8000d2e:	bf00      	nop
 8000d30:	200001f4 	.word	0x200001f4
 8000d34:	40001000 	.word	0x40001000

08000d38 <MX_TIM7_Init>:
  * @brief TIM7 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM7_Init(void)
{
 8000d38:	b580      	push	{r7, lr}
 8000d3a:	b084      	sub	sp, #16
 8000d3c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000d3e:	1d3b      	adds	r3, r7, #4
 8000d40:	2200      	movs	r2, #0
 8000d42:	601a      	str	r2, [r3, #0]
 8000d44:	605a      	str	r2, [r3, #4]
 8000d46:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 8000d48:	4b14      	ldr	r3, [pc, #80]	@ (8000d9c <MX_TIM7_Init+0x64>)
 8000d4a:	4a15      	ldr	r2, [pc, #84]	@ (8000da0 <MX_TIM7_Init+0x68>)
 8000d4c:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 7999;
 8000d4e:	4b13      	ldr	r3, [pc, #76]	@ (8000d9c <MX_TIM7_Init+0x64>)
 8000d50:	f641 723f 	movw	r2, #7999	@ 0x1f3f
 8000d54:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000d56:	4b11      	ldr	r3, [pc, #68]	@ (8000d9c <MX_TIM7_Init+0x64>)
 8000d58:	2200      	movs	r2, #0
 8000d5a:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 99;
 8000d5c:	4b0f      	ldr	r3, [pc, #60]	@ (8000d9c <MX_TIM7_Init+0x64>)
 8000d5e:	2263      	movs	r2, #99	@ 0x63
 8000d60:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000d62:	4b0e      	ldr	r3, [pc, #56]	@ (8000d9c <MX_TIM7_Init+0x64>)
 8000d64:	2200      	movs	r2, #0
 8000d66:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 8000d68:	480c      	ldr	r0, [pc, #48]	@ (8000d9c <MX_TIM7_Init+0x64>)
 8000d6a:	f002 f90b 	bl	8002f84 <HAL_TIM_Base_Init>
 8000d6e:	4603      	mov	r3, r0
 8000d70:	2b00      	cmp	r3, #0
 8000d72:	d001      	beq.n	8000d78 <MX_TIM7_Init+0x40>
  {
    Error_Handler();
 8000d74:	f000 f8c2 	bl	8000efc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000d78:	2300      	movs	r3, #0
 8000d7a:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000d7c:	2300      	movs	r3, #0
 8000d7e:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 8000d80:	1d3b      	adds	r3, r7, #4
 8000d82:	4619      	mov	r1, r3
 8000d84:	4805      	ldr	r0, [pc, #20]	@ (8000d9c <MX_TIM7_Init+0x64>)
 8000d86:	f002 fbe5 	bl	8003554 <HAL_TIMEx_MasterConfigSynchronization>
 8000d8a:	4603      	mov	r3, r0
 8000d8c:	2b00      	cmp	r3, #0
 8000d8e:	d001      	beq.n	8000d94 <MX_TIM7_Init+0x5c>
  {
    Error_Handler();
 8000d90:	f000 f8b4 	bl	8000efc <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 8000d94:	bf00      	nop
 8000d96:	3710      	adds	r7, #16
 8000d98:	46bd      	mov	sp, r7
 8000d9a:	bd80      	pop	{r7, pc}
 8000d9c:	20000240 	.word	0x20000240
 8000da0:	40001400 	.word	0x40001400

08000da4 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000da4:	b580      	push	{r7, lr}
 8000da6:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000da8:	4b14      	ldr	r3, [pc, #80]	@ (8000dfc <MX_USART2_UART_Init+0x58>)
 8000daa:	4a15      	ldr	r2, [pc, #84]	@ (8000e00 <MX_USART2_UART_Init+0x5c>)
 8000dac:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000dae:	4b13      	ldr	r3, [pc, #76]	@ (8000dfc <MX_USART2_UART_Init+0x58>)
 8000db0:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000db4:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000db6:	4b11      	ldr	r3, [pc, #68]	@ (8000dfc <MX_USART2_UART_Init+0x58>)
 8000db8:	2200      	movs	r2, #0
 8000dba:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000dbc:	4b0f      	ldr	r3, [pc, #60]	@ (8000dfc <MX_USART2_UART_Init+0x58>)
 8000dbe:	2200      	movs	r2, #0
 8000dc0:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000dc2:	4b0e      	ldr	r3, [pc, #56]	@ (8000dfc <MX_USART2_UART_Init+0x58>)
 8000dc4:	2200      	movs	r2, #0
 8000dc6:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000dc8:	4b0c      	ldr	r3, [pc, #48]	@ (8000dfc <MX_USART2_UART_Init+0x58>)
 8000dca:	220c      	movs	r2, #12
 8000dcc:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000dce:	4b0b      	ldr	r3, [pc, #44]	@ (8000dfc <MX_USART2_UART_Init+0x58>)
 8000dd0:	2200      	movs	r2, #0
 8000dd2:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000dd4:	4b09      	ldr	r3, [pc, #36]	@ (8000dfc <MX_USART2_UART_Init+0x58>)
 8000dd6:	2200      	movs	r2, #0
 8000dd8:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000dda:	4b08      	ldr	r3, [pc, #32]	@ (8000dfc <MX_USART2_UART_Init+0x58>)
 8000ddc:	2200      	movs	r2, #0
 8000dde:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000de0:	4b06      	ldr	r3, [pc, #24]	@ (8000dfc <MX_USART2_UART_Init+0x58>)
 8000de2:	2200      	movs	r2, #0
 8000de4:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000de6:	4805      	ldr	r0, [pc, #20]	@ (8000dfc <MX_USART2_UART_Init+0x58>)
 8000de8:	f002 fc40 	bl	800366c <HAL_UART_Init>
 8000dec:	4603      	mov	r3, r0
 8000dee:	2b00      	cmp	r3, #0
 8000df0:	d001      	beq.n	8000df6 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8000df2:	f000 f883 	bl	8000efc <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000df6:	bf00      	nop
 8000df8:	bd80      	pop	{r7, pc}
 8000dfa:	bf00      	nop
 8000dfc:	2000028c 	.word	0x2000028c
 8000e00:	40004400 	.word	0x40004400

08000e04 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000e04:	b580      	push	{r7, lr}
 8000e06:	b088      	sub	sp, #32
 8000e08:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e0a:	f107 030c 	add.w	r3, r7, #12
 8000e0e:	2200      	movs	r2, #0
 8000e10:	601a      	str	r2, [r3, #0]
 8000e12:	605a      	str	r2, [r3, #4]
 8000e14:	609a      	str	r2, [r3, #8]
 8000e16:	60da      	str	r2, [r3, #12]
 8000e18:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000e1a:	4b22      	ldr	r3, [pc, #136]	@ (8000ea4 <MX_GPIO_Init+0xa0>)
 8000e1c:	695b      	ldr	r3, [r3, #20]
 8000e1e:	4a21      	ldr	r2, [pc, #132]	@ (8000ea4 <MX_GPIO_Init+0xa0>)
 8000e20:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8000e24:	6153      	str	r3, [r2, #20]
 8000e26:	4b1f      	ldr	r3, [pc, #124]	@ (8000ea4 <MX_GPIO_Init+0xa0>)
 8000e28:	695b      	ldr	r3, [r3, #20]
 8000e2a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8000e2e:	60bb      	str	r3, [r7, #8]
 8000e30:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e32:	4b1c      	ldr	r3, [pc, #112]	@ (8000ea4 <MX_GPIO_Init+0xa0>)
 8000e34:	695b      	ldr	r3, [r3, #20]
 8000e36:	4a1b      	ldr	r2, [pc, #108]	@ (8000ea4 <MX_GPIO_Init+0xa0>)
 8000e38:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000e3c:	6153      	str	r3, [r2, #20]
 8000e3e:	4b19      	ldr	r3, [pc, #100]	@ (8000ea4 <MX_GPIO_Init+0xa0>)
 8000e40:	695b      	ldr	r3, [r3, #20]
 8000e42:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000e46:	607b      	str	r3, [r7, #4]
 8000e48:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000e4a:	4b16      	ldr	r3, [pc, #88]	@ (8000ea4 <MX_GPIO_Init+0xa0>)
 8000e4c:	695b      	ldr	r3, [r3, #20]
 8000e4e:	4a15      	ldr	r2, [pc, #84]	@ (8000ea4 <MX_GPIO_Init+0xa0>)
 8000e50:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000e54:	6153      	str	r3, [r2, #20]
 8000e56:	4b13      	ldr	r3, [pc, #76]	@ (8000ea4 <MX_GPIO_Init+0xa0>)
 8000e58:	695b      	ldr	r3, [r3, #20]
 8000e5a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8000e5e:	603b      	str	r3, [r7, #0]
 8000e60:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pins : PB1 PB4 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_4;
 8000e62:	2312      	movs	r3, #18
 8000e64:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000e66:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8000e6a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e6c:	2300      	movs	r3, #0
 8000e6e:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000e70:	f107 030c 	add.w	r3, r7, #12
 8000e74:	4619      	mov	r1, r3
 8000e76:	480c      	ldr	r0, [pc, #48]	@ (8000ea8 <MX_GPIO_Init+0xa4>)
 8000e78:	f000 fc90 	bl	800179c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI1_IRQn, 0, 0);
 8000e7c:	2200      	movs	r2, #0
 8000e7e:	2100      	movs	r1, #0
 8000e80:	2007      	movs	r0, #7
 8000e82:	f000 fbd8 	bl	8001636 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 8000e86:	2007      	movs	r0, #7
 8000e88:	f000 fbf1 	bl	800166e <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI4_IRQn, 0, 0);
 8000e8c:	2200      	movs	r2, #0
 8000e8e:	2100      	movs	r1, #0
 8000e90:	200a      	movs	r0, #10
 8000e92:	f000 fbd0 	bl	8001636 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 8000e96:	200a      	movs	r0, #10
 8000e98:	f000 fbe9 	bl	800166e <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000e9c:	bf00      	nop
 8000e9e:	3720      	adds	r7, #32
 8000ea0:	46bd      	mov	sp, r7
 8000ea2:	bd80      	pop	{r7, pc}
 8000ea4:	40021000 	.word	0x40021000
 8000ea8:	48000400 	.word	0x48000400

08000eac <calculate_speed>:

/* USER CODE BEGIN 4 */
float calculate_speed(int16_t time)  {
 8000eac:	b480      	push	{r7}
 8000eae:	b085      	sub	sp, #20
 8000eb0:	af00      	add	r7, sp, #0
 8000eb2:	4603      	mov	r3, r0
 8000eb4:	80fb      	strh	r3, [r7, #6]
	time /= 1000;
 8000eb6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000eba:	4a0e      	ldr	r2, [pc, #56]	@ (8000ef4 <calculate_speed+0x48>)
 8000ebc:	fb82 1203 	smull	r1, r2, r2, r3
 8000ec0:	1192      	asrs	r2, r2, #6
 8000ec2:	17db      	asrs	r3, r3, #31
 8000ec4:	1ad3      	subs	r3, r2, r3
 8000ec6:	80fb      	strh	r3, [r7, #6]
	float speed = distance / time;
 8000ec8:	4b0b      	ldr	r3, [pc, #44]	@ (8000ef8 <calculate_speed+0x4c>)
 8000eca:	edd3 6a00 	vldr	s13, [r3]
 8000ece:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000ed2:	ee07 3a90 	vmov	s15, r3
 8000ed6:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000eda:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000ede:	edc7 7a03 	vstr	s15, [r7, #12]
}
 8000ee2:	bf00      	nop
 8000ee4:	eeb0 0a67 	vmov.f32	s0, s15
 8000ee8:	3714      	adds	r7, #20
 8000eea:	46bd      	mov	sp, r7
 8000eec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ef0:	4770      	bx	lr
 8000ef2:	bf00      	nop
 8000ef4:	10624dd3 	.word	0x10624dd3
 8000ef8:	20000000 	.word	0x20000000

08000efc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000efc:	b480      	push	{r7}
 8000efe:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000f00:	b672      	cpsid	i
}
 8000f02:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000f04:	bf00      	nop
 8000f06:	e7fd      	b.n	8000f04 <Error_Handler+0x8>

08000f08 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000f08:	b480      	push	{r7}
 8000f0a:	b083      	sub	sp, #12
 8000f0c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000f0e:	4b0f      	ldr	r3, [pc, #60]	@ (8000f4c <HAL_MspInit+0x44>)
 8000f10:	699b      	ldr	r3, [r3, #24]
 8000f12:	4a0e      	ldr	r2, [pc, #56]	@ (8000f4c <HAL_MspInit+0x44>)
 8000f14:	f043 0301 	orr.w	r3, r3, #1
 8000f18:	6193      	str	r3, [r2, #24]
 8000f1a:	4b0c      	ldr	r3, [pc, #48]	@ (8000f4c <HAL_MspInit+0x44>)
 8000f1c:	699b      	ldr	r3, [r3, #24]
 8000f1e:	f003 0301 	and.w	r3, r3, #1
 8000f22:	607b      	str	r3, [r7, #4]
 8000f24:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000f26:	4b09      	ldr	r3, [pc, #36]	@ (8000f4c <HAL_MspInit+0x44>)
 8000f28:	69db      	ldr	r3, [r3, #28]
 8000f2a:	4a08      	ldr	r2, [pc, #32]	@ (8000f4c <HAL_MspInit+0x44>)
 8000f2c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000f30:	61d3      	str	r3, [r2, #28]
 8000f32:	4b06      	ldr	r3, [pc, #24]	@ (8000f4c <HAL_MspInit+0x44>)
 8000f34:	69db      	ldr	r3, [r3, #28]
 8000f36:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000f3a:	603b      	str	r3, [r7, #0]
 8000f3c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000f3e:	bf00      	nop
 8000f40:	370c      	adds	r7, #12
 8000f42:	46bd      	mov	sp, r7
 8000f44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f48:	4770      	bx	lr
 8000f4a:	bf00      	nop
 8000f4c:	40021000 	.word	0x40021000

08000f50 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000f50:	b580      	push	{r7, lr}
 8000f52:	b084      	sub	sp, #16
 8000f54:	af00      	add	r7, sp, #0
 8000f56:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM6)
 8000f58:	687b      	ldr	r3, [r7, #4]
 8000f5a:	681b      	ldr	r3, [r3, #0]
 8000f5c:	4a1a      	ldr	r2, [pc, #104]	@ (8000fc8 <HAL_TIM_Base_MspInit+0x78>)
 8000f5e:	4293      	cmp	r3, r2
 8000f60:	d114      	bne.n	8000f8c <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 8000f62:	4b1a      	ldr	r3, [pc, #104]	@ (8000fcc <HAL_TIM_Base_MspInit+0x7c>)
 8000f64:	69db      	ldr	r3, [r3, #28]
 8000f66:	4a19      	ldr	r2, [pc, #100]	@ (8000fcc <HAL_TIM_Base_MspInit+0x7c>)
 8000f68:	f043 0310 	orr.w	r3, r3, #16
 8000f6c:	61d3      	str	r3, [r2, #28]
 8000f6e:	4b17      	ldr	r3, [pc, #92]	@ (8000fcc <HAL_TIM_Base_MspInit+0x7c>)
 8000f70:	69db      	ldr	r3, [r3, #28]
 8000f72:	f003 0310 	and.w	r3, r3, #16
 8000f76:	60fb      	str	r3, [r7, #12]
 8000f78:	68fb      	ldr	r3, [r7, #12]
    /* TIM6 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC1_IRQn, 0, 0);
 8000f7a:	2200      	movs	r2, #0
 8000f7c:	2100      	movs	r1, #0
 8000f7e:	2036      	movs	r0, #54	@ 0x36
 8000f80:	f000 fb59 	bl	8001636 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC1_IRQn);
 8000f84:	2036      	movs	r0, #54	@ 0x36
 8000f86:	f000 fb72 	bl	800166e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM7_MspInit 1 */

  /* USER CODE END TIM7_MspInit 1 */
  }

}
 8000f8a:	e018      	b.n	8000fbe <HAL_TIM_Base_MspInit+0x6e>
  else if(htim_base->Instance==TIM7)
 8000f8c:	687b      	ldr	r3, [r7, #4]
 8000f8e:	681b      	ldr	r3, [r3, #0]
 8000f90:	4a0f      	ldr	r2, [pc, #60]	@ (8000fd0 <HAL_TIM_Base_MspInit+0x80>)
 8000f92:	4293      	cmp	r3, r2
 8000f94:	d113      	bne.n	8000fbe <HAL_TIM_Base_MspInit+0x6e>
    __HAL_RCC_TIM7_CLK_ENABLE();
 8000f96:	4b0d      	ldr	r3, [pc, #52]	@ (8000fcc <HAL_TIM_Base_MspInit+0x7c>)
 8000f98:	69db      	ldr	r3, [r3, #28]
 8000f9a:	4a0c      	ldr	r2, [pc, #48]	@ (8000fcc <HAL_TIM_Base_MspInit+0x7c>)
 8000f9c:	f043 0320 	orr.w	r3, r3, #32
 8000fa0:	61d3      	str	r3, [r2, #28]
 8000fa2:	4b0a      	ldr	r3, [pc, #40]	@ (8000fcc <HAL_TIM_Base_MspInit+0x7c>)
 8000fa4:	69db      	ldr	r3, [r3, #28]
 8000fa6:	f003 0320 	and.w	r3, r3, #32
 8000faa:	60bb      	str	r3, [r7, #8]
 8000fac:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM7_DAC2_IRQn, 0, 0);
 8000fae:	2200      	movs	r2, #0
 8000fb0:	2100      	movs	r1, #0
 8000fb2:	2037      	movs	r0, #55	@ 0x37
 8000fb4:	f000 fb3f 	bl	8001636 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_DAC2_IRQn);
 8000fb8:	2037      	movs	r0, #55	@ 0x37
 8000fba:	f000 fb58 	bl	800166e <HAL_NVIC_EnableIRQ>
}
 8000fbe:	bf00      	nop
 8000fc0:	3710      	adds	r7, #16
 8000fc2:	46bd      	mov	sp, r7
 8000fc4:	bd80      	pop	{r7, pc}
 8000fc6:	bf00      	nop
 8000fc8:	40001000 	.word	0x40001000
 8000fcc:	40021000 	.word	0x40021000
 8000fd0:	40001400 	.word	0x40001400

08000fd4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000fd4:	b580      	push	{r7, lr}
 8000fd6:	b08a      	sub	sp, #40	@ 0x28
 8000fd8:	af00      	add	r7, sp, #0
 8000fda:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000fdc:	f107 0314 	add.w	r3, r7, #20
 8000fe0:	2200      	movs	r2, #0
 8000fe2:	601a      	str	r2, [r3, #0]
 8000fe4:	605a      	str	r2, [r3, #4]
 8000fe6:	609a      	str	r2, [r3, #8]
 8000fe8:	60da      	str	r2, [r3, #12]
 8000fea:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8000fec:	687b      	ldr	r3, [r7, #4]
 8000fee:	681b      	ldr	r3, [r3, #0]
 8000ff0:	4a1c      	ldr	r2, [pc, #112]	@ (8001064 <HAL_UART_MspInit+0x90>)
 8000ff2:	4293      	cmp	r3, r2
 8000ff4:	d131      	bne.n	800105a <HAL_UART_MspInit+0x86>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000ff6:	4b1c      	ldr	r3, [pc, #112]	@ (8001068 <HAL_UART_MspInit+0x94>)
 8000ff8:	69db      	ldr	r3, [r3, #28]
 8000ffa:	4a1b      	ldr	r2, [pc, #108]	@ (8001068 <HAL_UART_MspInit+0x94>)
 8000ffc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001000:	61d3      	str	r3, [r2, #28]
 8001002:	4b19      	ldr	r3, [pc, #100]	@ (8001068 <HAL_UART_MspInit+0x94>)
 8001004:	69db      	ldr	r3, [r3, #28]
 8001006:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800100a:	613b      	str	r3, [r7, #16]
 800100c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800100e:	4b16      	ldr	r3, [pc, #88]	@ (8001068 <HAL_UART_MspInit+0x94>)
 8001010:	695b      	ldr	r3, [r3, #20]
 8001012:	4a15      	ldr	r2, [pc, #84]	@ (8001068 <HAL_UART_MspInit+0x94>)
 8001014:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001018:	6153      	str	r3, [r2, #20]
 800101a:	4b13      	ldr	r3, [pc, #76]	@ (8001068 <HAL_UART_MspInit+0x94>)
 800101c:	695b      	ldr	r3, [r3, #20]
 800101e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001022:	60fb      	str	r3, [r7, #12]
 8001024:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA15     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = VCP_TX_Pin|VCP_RX_Pin;
 8001026:	f248 0304 	movw	r3, #32772	@ 0x8004
 800102a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800102c:	2302      	movs	r3, #2
 800102e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001030:	2300      	movs	r3, #0
 8001032:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001034:	2303      	movs	r3, #3
 8001036:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001038:	2307      	movs	r3, #7
 800103a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800103c:	f107 0314 	add.w	r3, r7, #20
 8001040:	4619      	mov	r1, r3
 8001042:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001046:	f000 fba9 	bl	800179c <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 800104a:	2200      	movs	r2, #0
 800104c:	2100      	movs	r1, #0
 800104e:	2026      	movs	r0, #38	@ 0x26
 8001050:	f000 faf1 	bl	8001636 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8001054:	2026      	movs	r0, #38	@ 0x26
 8001056:	f000 fb0a 	bl	800166e <HAL_NVIC_EnableIRQ>

  /* USER CODE END USART2_MspInit 1 */

  }

}
 800105a:	bf00      	nop
 800105c:	3728      	adds	r7, #40	@ 0x28
 800105e:	46bd      	mov	sp, r7
 8001060:	bd80      	pop	{r7, pc}
 8001062:	bf00      	nop
 8001064:	40004400 	.word	0x40004400
 8001068:	40021000 	.word	0x40021000

0800106c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800106c:	b480      	push	{r7}
 800106e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001070:	bf00      	nop
 8001072:	e7fd      	b.n	8001070 <NMI_Handler+0x4>

08001074 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001074:	b480      	push	{r7}
 8001076:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001078:	bf00      	nop
 800107a:	e7fd      	b.n	8001078 <HardFault_Handler+0x4>

0800107c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800107c:	b480      	push	{r7}
 800107e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001080:	bf00      	nop
 8001082:	e7fd      	b.n	8001080 <MemManage_Handler+0x4>

08001084 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001084:	b480      	push	{r7}
 8001086:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001088:	bf00      	nop
 800108a:	e7fd      	b.n	8001088 <BusFault_Handler+0x4>

0800108c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800108c:	b480      	push	{r7}
 800108e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001090:	bf00      	nop
 8001092:	e7fd      	b.n	8001090 <UsageFault_Handler+0x4>

08001094 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001094:	b480      	push	{r7}
 8001096:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001098:	bf00      	nop
 800109a:	46bd      	mov	sp, r7
 800109c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010a0:	4770      	bx	lr

080010a2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80010a2:	b480      	push	{r7}
 80010a4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80010a6:	bf00      	nop
 80010a8:	46bd      	mov	sp, r7
 80010aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010ae:	4770      	bx	lr

080010b0 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80010b0:	b480      	push	{r7}
 80010b2:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80010b4:	bf00      	nop
 80010b6:	46bd      	mov	sp, r7
 80010b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010bc:	4770      	bx	lr

080010be <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80010be:	b580      	push	{r7, lr}
 80010c0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80010c2:	f000 f9bd 	bl	8001440 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80010c6:	bf00      	nop
 80010c8:	bd80      	pop	{r7, pc}
	...

080010cc <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line 1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 80010cc:	b580      	push	{r7, lr}
 80010ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */

  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_1);
 80010d0:	2002      	movs	r0, #2
 80010d2:	f000 fcd5 	bl	8001a80 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */
	if (sensor1_crossed == 0 && TIM7->CNT == 0) {
 80010d6:	4b08      	ldr	r3, [pc, #32]	@ (80010f8 <EXTI1_IRQHandler+0x2c>)
 80010d8:	781b      	ldrb	r3, [r3, #0]
 80010da:	2b00      	cmp	r3, #0
 80010dc:	d109      	bne.n	80010f2 <EXTI1_IRQHandler+0x26>
 80010de:	4b07      	ldr	r3, [pc, #28]	@ (80010fc <EXTI1_IRQHandler+0x30>)
 80010e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80010e2:	2b00      	cmp	r3, #0
 80010e4:	d105      	bne.n	80010f2 <EXTI1_IRQHandler+0x26>
		//TIM6->CNT = 0;
		HAL_TIM_Base_Start(&htim6);
 80010e6:	4806      	ldr	r0, [pc, #24]	@ (8001100 <EXTI1_IRQHandler+0x34>)
 80010e8:	f001 ffa4 	bl	8003034 <HAL_TIM_Base_Start>
		sensor1_crossed = 1;
 80010ec:	4b02      	ldr	r3, [pc, #8]	@ (80010f8 <EXTI1_IRQHandler+0x2c>)
 80010ee:	2201      	movs	r2, #1
 80010f0:	701a      	strb	r2, [r3, #0]
	}
  /* USER CODE END EXTI1_IRQn 1 */
}
 80010f2:	bf00      	nop
 80010f4:	bd80      	pop	{r7, pc}
 80010f6:	bf00      	nop
 80010f8:	20000316 	.word	0x20000316
 80010fc:	40001400 	.word	0x40001400
 8001100:	200001f4 	.word	0x200001f4

08001104 <EXTI4_IRQHandler>:

/**
  * @brief This function handles EXTI line 4 interrupt.
  */
void EXTI4_IRQHandler(void)
{
 8001104:	b580      	push	{r7, lr}
 8001106:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_IRQn 0 */

  /* USER CODE END EXTI4_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_4);
 8001108:	2010      	movs	r0, #16
 800110a:	f000 fcb9 	bl	8001a80 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_IRQn 1 */
  if (sensor1_crossed == 1) {
 800110e:	4b0a      	ldr	r3, [pc, #40]	@ (8001138 <EXTI4_IRQHandler+0x34>)
 8001110:	781b      	ldrb	r3, [r3, #0]
 8001112:	2b01      	cmp	r3, #1
 8001114:	d10d      	bne.n	8001132 <EXTI4_IRQHandler+0x2e>
	  HAL_TIM_Base_Stop(&htim6);
 8001116:	4809      	ldr	r0, [pc, #36]	@ (800113c <EXTI4_IRQHandler+0x38>)
 8001118:	f001 ffe0 	bl	80030dc <HAL_TIM_Base_Stop>
	  HAL_TIM_Base_Start_IT(&htim7);
 800111c:	4808      	ldr	r0, [pc, #32]	@ (8001140 <EXTI4_IRQHandler+0x3c>)
 800111e:	f002 f805 	bl	800312c <HAL_TIM_Base_Start_IT>
	  time = TIM6->CNT;
 8001122:	4b08      	ldr	r3, [pc, #32]	@ (8001144 <EXTI4_IRQHandler+0x40>)
 8001124:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001126:	b21a      	sxth	r2, r3
 8001128:	4b07      	ldr	r3, [pc, #28]	@ (8001148 <EXTI4_IRQHandler+0x44>)
 800112a:	801a      	strh	r2, [r3, #0]
	  sensor1_crossed = 0;
 800112c:	4b02      	ldr	r3, [pc, #8]	@ (8001138 <EXTI4_IRQHandler+0x34>)
 800112e:	2200      	movs	r2, #0
 8001130:	701a      	strb	r2, [r3, #0]
  }

  /* USER CODE END EXTI4_IRQn 1 */
}
 8001132:	bf00      	nop
 8001134:	bd80      	pop	{r7, pc}
 8001136:	bf00      	nop
 8001138:	20000316 	.word	0x20000316
 800113c:	200001f4 	.word	0x200001f4
 8001140:	20000240 	.word	0x20000240
 8001144:	40001000 	.word	0x40001000
 8001148:	20000314 	.word	0x20000314

0800114c <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt / USART2 wake-up interrupt through EXT line 26.
  */
void USART2_IRQHandler(void)
{
 800114c:	b580      	push	{r7, lr}
 800114e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8001150:	4802      	ldr	r0, [pc, #8]	@ (800115c <USART2_IRQHandler+0x10>)
 8001152:	f002 fb37 	bl	80037c4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8001156:	bf00      	nop
 8001158:	bd80      	pop	{r7, pc}
 800115a:	bf00      	nop
 800115c:	2000028c 	.word	0x2000028c

08001160 <TIM6_DAC1_IRQHandler>:

/**
  * @brief This function handles TIM6 global and DAC1 underrun error interrupts.
  */
void TIM6_DAC1_IRQHandler(void)
{
 8001160:	b580      	push	{r7, lr}
 8001162:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC1_IRQn 0 */

  /* USER CODE END TIM6_DAC1_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8001164:	4806      	ldr	r0, [pc, #24]	@ (8001180 <TIM6_DAC1_IRQHandler+0x20>)
 8001166:	f002 f83d 	bl	80031e4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC1_IRQn 1 */
  HAL_TIM_Base_Stop(&htim6);
 800116a:	4805      	ldr	r0, [pc, #20]	@ (8001180 <TIM6_DAC1_IRQHandler+0x20>)
 800116c:	f001 ffb6 	bl	80030dc <HAL_TIM_Base_Stop>
  sensor1_crossed=0;
 8001170:	4b04      	ldr	r3, [pc, #16]	@ (8001184 <TIM6_DAC1_IRQHandler+0x24>)
 8001172:	2200      	movs	r2, #0
 8001174:	701a      	strb	r2, [r3, #0]
  TIM6->CNT =0;
 8001176:	4b04      	ldr	r3, [pc, #16]	@ (8001188 <TIM6_DAC1_IRQHandler+0x28>)
 8001178:	2200      	movs	r2, #0
 800117a:	625a      	str	r2, [r3, #36]	@ 0x24
//
//

  /* USER CODE END TIM6_DAC1_IRQn 1 */
}
 800117c:	bf00      	nop
 800117e:	bd80      	pop	{r7, pc}
 8001180:	200001f4 	.word	0x200001f4
 8001184:	20000316 	.word	0x20000316
 8001188:	40001000 	.word	0x40001000

0800118c <TIM7_DAC2_IRQHandler>:

/**
  * @brief This function handles TIM7 global and DAC2 underrun error interrupts.
  */
void TIM7_DAC2_IRQHandler(void)
{
 800118c:	b580      	push	{r7, lr}
 800118e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_DAC2_IRQn 0 */

  /* USER CODE END TIM7_DAC2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 8001190:	4805      	ldr	r0, [pc, #20]	@ (80011a8 <TIM7_DAC2_IRQHandler+0x1c>)
 8001192:	f002 f827 	bl	80031e4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_DAC2_IRQn 1 */
  HAL_TIM_Base_Stop(&htim7);
 8001196:	4804      	ldr	r0, [pc, #16]	@ (80011a8 <TIM7_DAC2_IRQHandler+0x1c>)
 8001198:	f001 ffa0 	bl	80030dc <HAL_TIM_Base_Stop>
  TIM7->CNT = 0;
 800119c:	4b03      	ldr	r3, [pc, #12]	@ (80011ac <TIM7_DAC2_IRQHandler+0x20>)
 800119e:	2200      	movs	r2, #0
 80011a0:	625a      	str	r2, [r3, #36]	@ 0x24
  /* USER CODE END TIM7_DAC2_IRQn 1 */
}
 80011a2:	bf00      	nop
 80011a4:	bd80      	pop	{r7, pc}
 80011a6:	bf00      	nop
 80011a8:	20000240 	.word	0x20000240
 80011ac:	40001400 	.word	0x40001400

080011b0 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80011b0:	b480      	push	{r7}
 80011b2:	af00      	add	r7, sp, #0
  return 1;
 80011b4:	2301      	movs	r3, #1
}
 80011b6:	4618      	mov	r0, r3
 80011b8:	46bd      	mov	sp, r7
 80011ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011be:	4770      	bx	lr

080011c0 <_kill>:

int _kill(int pid, int sig)
{
 80011c0:	b580      	push	{r7, lr}
 80011c2:	b082      	sub	sp, #8
 80011c4:	af00      	add	r7, sp, #0
 80011c6:	6078      	str	r0, [r7, #4]
 80011c8:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80011ca:	f004 f827 	bl	800521c <__errno>
 80011ce:	4603      	mov	r3, r0
 80011d0:	2216      	movs	r2, #22
 80011d2:	601a      	str	r2, [r3, #0]
  return -1;
 80011d4:	f04f 33ff 	mov.w	r3, #4294967295
}
 80011d8:	4618      	mov	r0, r3
 80011da:	3708      	adds	r7, #8
 80011dc:	46bd      	mov	sp, r7
 80011de:	bd80      	pop	{r7, pc}

080011e0 <_exit>:

void _exit (int status)
{
 80011e0:	b580      	push	{r7, lr}
 80011e2:	b082      	sub	sp, #8
 80011e4:	af00      	add	r7, sp, #0
 80011e6:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80011e8:	f04f 31ff 	mov.w	r1, #4294967295
 80011ec:	6878      	ldr	r0, [r7, #4]
 80011ee:	f7ff ffe7 	bl	80011c0 <_kill>
  while (1) {}    /* Make sure we hang here */
 80011f2:	bf00      	nop
 80011f4:	e7fd      	b.n	80011f2 <_exit+0x12>

080011f6 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80011f6:	b580      	push	{r7, lr}
 80011f8:	b086      	sub	sp, #24
 80011fa:	af00      	add	r7, sp, #0
 80011fc:	60f8      	str	r0, [r7, #12]
 80011fe:	60b9      	str	r1, [r7, #8]
 8001200:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001202:	2300      	movs	r3, #0
 8001204:	617b      	str	r3, [r7, #20]
 8001206:	e00a      	b.n	800121e <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001208:	f3af 8000 	nop.w
 800120c:	4601      	mov	r1, r0
 800120e:	68bb      	ldr	r3, [r7, #8]
 8001210:	1c5a      	adds	r2, r3, #1
 8001212:	60ba      	str	r2, [r7, #8]
 8001214:	b2ca      	uxtb	r2, r1
 8001216:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001218:	697b      	ldr	r3, [r7, #20]
 800121a:	3301      	adds	r3, #1
 800121c:	617b      	str	r3, [r7, #20]
 800121e:	697a      	ldr	r2, [r7, #20]
 8001220:	687b      	ldr	r3, [r7, #4]
 8001222:	429a      	cmp	r2, r3
 8001224:	dbf0      	blt.n	8001208 <_read+0x12>
  }

  return len;
 8001226:	687b      	ldr	r3, [r7, #4]
}
 8001228:	4618      	mov	r0, r3
 800122a:	3718      	adds	r7, #24
 800122c:	46bd      	mov	sp, r7
 800122e:	bd80      	pop	{r7, pc}

08001230 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001230:	b580      	push	{r7, lr}
 8001232:	b086      	sub	sp, #24
 8001234:	af00      	add	r7, sp, #0
 8001236:	60f8      	str	r0, [r7, #12]
 8001238:	60b9      	str	r1, [r7, #8]
 800123a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800123c:	2300      	movs	r3, #0
 800123e:	617b      	str	r3, [r7, #20]
 8001240:	e009      	b.n	8001256 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001242:	68bb      	ldr	r3, [r7, #8]
 8001244:	1c5a      	adds	r2, r3, #1
 8001246:	60ba      	str	r2, [r7, #8]
 8001248:	781b      	ldrb	r3, [r3, #0]
 800124a:	4618      	mov	r0, r3
 800124c:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001250:	697b      	ldr	r3, [r7, #20]
 8001252:	3301      	adds	r3, #1
 8001254:	617b      	str	r3, [r7, #20]
 8001256:	697a      	ldr	r2, [r7, #20]
 8001258:	687b      	ldr	r3, [r7, #4]
 800125a:	429a      	cmp	r2, r3
 800125c:	dbf1      	blt.n	8001242 <_write+0x12>
  }
  return len;
 800125e:	687b      	ldr	r3, [r7, #4]
}
 8001260:	4618      	mov	r0, r3
 8001262:	3718      	adds	r7, #24
 8001264:	46bd      	mov	sp, r7
 8001266:	bd80      	pop	{r7, pc}

08001268 <_close>:

int _close(int file)
{
 8001268:	b480      	push	{r7}
 800126a:	b083      	sub	sp, #12
 800126c:	af00      	add	r7, sp, #0
 800126e:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001270:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001274:	4618      	mov	r0, r3
 8001276:	370c      	adds	r7, #12
 8001278:	46bd      	mov	sp, r7
 800127a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800127e:	4770      	bx	lr

08001280 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001280:	b480      	push	{r7}
 8001282:	b083      	sub	sp, #12
 8001284:	af00      	add	r7, sp, #0
 8001286:	6078      	str	r0, [r7, #4]
 8001288:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800128a:	683b      	ldr	r3, [r7, #0]
 800128c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001290:	605a      	str	r2, [r3, #4]
  return 0;
 8001292:	2300      	movs	r3, #0
}
 8001294:	4618      	mov	r0, r3
 8001296:	370c      	adds	r7, #12
 8001298:	46bd      	mov	sp, r7
 800129a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800129e:	4770      	bx	lr

080012a0 <_isatty>:

int _isatty(int file)
{
 80012a0:	b480      	push	{r7}
 80012a2:	b083      	sub	sp, #12
 80012a4:	af00      	add	r7, sp, #0
 80012a6:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80012a8:	2301      	movs	r3, #1
}
 80012aa:	4618      	mov	r0, r3
 80012ac:	370c      	adds	r7, #12
 80012ae:	46bd      	mov	sp, r7
 80012b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012b4:	4770      	bx	lr

080012b6 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80012b6:	b480      	push	{r7}
 80012b8:	b085      	sub	sp, #20
 80012ba:	af00      	add	r7, sp, #0
 80012bc:	60f8      	str	r0, [r7, #12]
 80012be:	60b9      	str	r1, [r7, #8]
 80012c0:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80012c2:	2300      	movs	r3, #0
}
 80012c4:	4618      	mov	r0, r3
 80012c6:	3714      	adds	r7, #20
 80012c8:	46bd      	mov	sp, r7
 80012ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012ce:	4770      	bx	lr

080012d0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80012d0:	b580      	push	{r7, lr}
 80012d2:	b086      	sub	sp, #24
 80012d4:	af00      	add	r7, sp, #0
 80012d6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80012d8:	4a14      	ldr	r2, [pc, #80]	@ (800132c <_sbrk+0x5c>)
 80012da:	4b15      	ldr	r3, [pc, #84]	@ (8001330 <_sbrk+0x60>)
 80012dc:	1ad3      	subs	r3, r2, r3
 80012de:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80012e0:	697b      	ldr	r3, [r7, #20]
 80012e2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80012e4:	4b13      	ldr	r3, [pc, #76]	@ (8001334 <_sbrk+0x64>)
 80012e6:	681b      	ldr	r3, [r3, #0]
 80012e8:	2b00      	cmp	r3, #0
 80012ea:	d102      	bne.n	80012f2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80012ec:	4b11      	ldr	r3, [pc, #68]	@ (8001334 <_sbrk+0x64>)
 80012ee:	4a12      	ldr	r2, [pc, #72]	@ (8001338 <_sbrk+0x68>)
 80012f0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80012f2:	4b10      	ldr	r3, [pc, #64]	@ (8001334 <_sbrk+0x64>)
 80012f4:	681a      	ldr	r2, [r3, #0]
 80012f6:	687b      	ldr	r3, [r7, #4]
 80012f8:	4413      	add	r3, r2
 80012fa:	693a      	ldr	r2, [r7, #16]
 80012fc:	429a      	cmp	r2, r3
 80012fe:	d207      	bcs.n	8001310 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001300:	f003 ff8c 	bl	800521c <__errno>
 8001304:	4603      	mov	r3, r0
 8001306:	220c      	movs	r2, #12
 8001308:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800130a:	f04f 33ff 	mov.w	r3, #4294967295
 800130e:	e009      	b.n	8001324 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001310:	4b08      	ldr	r3, [pc, #32]	@ (8001334 <_sbrk+0x64>)
 8001312:	681b      	ldr	r3, [r3, #0]
 8001314:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001316:	4b07      	ldr	r3, [pc, #28]	@ (8001334 <_sbrk+0x64>)
 8001318:	681a      	ldr	r2, [r3, #0]
 800131a:	687b      	ldr	r3, [r7, #4]
 800131c:	4413      	add	r3, r2
 800131e:	4a05      	ldr	r2, [pc, #20]	@ (8001334 <_sbrk+0x64>)
 8001320:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001322:	68fb      	ldr	r3, [r7, #12]
}
 8001324:	4618      	mov	r0, r3
 8001326:	3718      	adds	r7, #24
 8001328:	46bd      	mov	sp, r7
 800132a:	bd80      	pop	{r7, pc}
 800132c:	20003000 	.word	0x20003000
 8001330:	00000400 	.word	0x00000400
 8001334:	20000318 	.word	0x20000318
 8001338:	20000470 	.word	0x20000470

0800133c <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800133c:	b480      	push	{r7}
 800133e:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001340:	4b06      	ldr	r3, [pc, #24]	@ (800135c <SystemInit+0x20>)
 8001342:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001346:	4a05      	ldr	r2, [pc, #20]	@ (800135c <SystemInit+0x20>)
 8001348:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800134c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001350:	bf00      	nop
 8001352:	46bd      	mov	sp, r7
 8001354:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001358:	4770      	bx	lr
 800135a:	bf00      	nop
 800135c:	e000ed00 	.word	0xe000ed00

08001360 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8001360:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001398 <LoopForever+0x2>
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 8001364:	f7ff ffea 	bl	800133c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001368:	480c      	ldr	r0, [pc, #48]	@ (800139c <LoopForever+0x6>)
  ldr r1, =_edata
 800136a:	490d      	ldr	r1, [pc, #52]	@ (80013a0 <LoopForever+0xa>)
  ldr r2, =_sidata
 800136c:	4a0d      	ldr	r2, [pc, #52]	@ (80013a4 <LoopForever+0xe>)
  movs r3, #0
 800136e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001370:	e002      	b.n	8001378 <LoopCopyDataInit>

08001372 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001372:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001374:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001376:	3304      	adds	r3, #4

08001378 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001378:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800137a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800137c:	d3f9      	bcc.n	8001372 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800137e:	4a0a      	ldr	r2, [pc, #40]	@ (80013a8 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001380:	4c0a      	ldr	r4, [pc, #40]	@ (80013ac <LoopForever+0x16>)
  movs r3, #0
 8001382:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001384:	e001      	b.n	800138a <LoopFillZerobss>

08001386 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001386:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001388:	3204      	adds	r2, #4

0800138a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800138a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800138c:	d3fb      	bcc.n	8001386 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800138e:	f003 ff4b 	bl	8005228 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001392:	f7ff fc09 	bl	8000ba8 <main>

08001396 <LoopForever>:

LoopForever:
    b LoopForever
 8001396:	e7fe      	b.n	8001396 <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8001398:	20003000 	.word	0x20003000
  ldr r0, =_sdata
 800139c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80013a0:	200001d8 	.word	0x200001d8
  ldr r2, =_sidata
 80013a4:	08007700 	.word	0x08007700
  ldr r2, =_sbss
 80013a8:	200001d8 	.word	0x200001d8
  ldr r4, =_ebss
 80013ac:	2000046c 	.word	0x2000046c

080013b0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80013b0:	e7fe      	b.n	80013b0 <ADC1_2_IRQHandler>
	...

080013b4 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80013b4:	b580      	push	{r7, lr}
 80013b6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80013b8:	4b08      	ldr	r3, [pc, #32]	@ (80013dc <HAL_Init+0x28>)
 80013ba:	681b      	ldr	r3, [r3, #0]
 80013bc:	4a07      	ldr	r2, [pc, #28]	@ (80013dc <HAL_Init+0x28>)
 80013be:	f043 0310 	orr.w	r3, r3, #16
 80013c2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80013c4:	2003      	movs	r0, #3
 80013c6:	f000 f92b 	bl	8001620 <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80013ca:	2000      	movs	r0, #0
 80013cc:	f000 f808 	bl	80013e0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80013d0:	f7ff fd9a 	bl	8000f08 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80013d4:	2300      	movs	r3, #0
}
 80013d6:	4618      	mov	r0, r3
 80013d8:	bd80      	pop	{r7, pc}
 80013da:	bf00      	nop
 80013dc:	40022000 	.word	0x40022000

080013e0 <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80013e0:	b580      	push	{r7, lr}
 80013e2:	b082      	sub	sp, #8
 80013e4:	af00      	add	r7, sp, #0
 80013e6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80013e8:	4b12      	ldr	r3, [pc, #72]	@ (8001434 <HAL_InitTick+0x54>)
 80013ea:	681a      	ldr	r2, [r3, #0]
 80013ec:	4b12      	ldr	r3, [pc, #72]	@ (8001438 <HAL_InitTick+0x58>)
 80013ee:	781b      	ldrb	r3, [r3, #0]
 80013f0:	4619      	mov	r1, r3
 80013f2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80013f6:	fbb3 f3f1 	udiv	r3, r3, r1
 80013fa:	fbb2 f3f3 	udiv	r3, r2, r3
 80013fe:	4618      	mov	r0, r3
 8001400:	f000 f943 	bl	800168a <HAL_SYSTICK_Config>
 8001404:	4603      	mov	r3, r0
 8001406:	2b00      	cmp	r3, #0
 8001408:	d001      	beq.n	800140e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800140a:	2301      	movs	r3, #1
 800140c:	e00e      	b.n	800142c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800140e:	687b      	ldr	r3, [r7, #4]
 8001410:	2b0f      	cmp	r3, #15
 8001412:	d80a      	bhi.n	800142a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001414:	2200      	movs	r2, #0
 8001416:	6879      	ldr	r1, [r7, #4]
 8001418:	f04f 30ff 	mov.w	r0, #4294967295
 800141c:	f000 f90b 	bl	8001636 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001420:	4a06      	ldr	r2, [pc, #24]	@ (800143c <HAL_InitTick+0x5c>)
 8001422:	687b      	ldr	r3, [r7, #4]
 8001424:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 8001426:	2300      	movs	r3, #0
 8001428:	e000      	b.n	800142c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800142a:	2301      	movs	r3, #1
}
 800142c:	4618      	mov	r0, r3
 800142e:	3708      	adds	r7, #8
 8001430:	46bd      	mov	sp, r7
 8001432:	bd80      	pop	{r7, pc}
 8001434:	20000004 	.word	0x20000004
 8001438:	2000000c 	.word	0x2000000c
 800143c:	20000008 	.word	0x20000008

08001440 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001440:	b480      	push	{r7}
 8001442:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001444:	4b06      	ldr	r3, [pc, #24]	@ (8001460 <HAL_IncTick+0x20>)
 8001446:	781b      	ldrb	r3, [r3, #0]
 8001448:	461a      	mov	r2, r3
 800144a:	4b06      	ldr	r3, [pc, #24]	@ (8001464 <HAL_IncTick+0x24>)
 800144c:	681b      	ldr	r3, [r3, #0]
 800144e:	4413      	add	r3, r2
 8001450:	4a04      	ldr	r2, [pc, #16]	@ (8001464 <HAL_IncTick+0x24>)
 8001452:	6013      	str	r3, [r2, #0]
}
 8001454:	bf00      	nop
 8001456:	46bd      	mov	sp, r7
 8001458:	f85d 7b04 	ldr.w	r7, [sp], #4
 800145c:	4770      	bx	lr
 800145e:	bf00      	nop
 8001460:	2000000c 	.word	0x2000000c
 8001464:	2000031c 	.word	0x2000031c

08001468 <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001468:	b480      	push	{r7}
 800146a:	af00      	add	r7, sp, #0
  return uwTick;  
 800146c:	4b03      	ldr	r3, [pc, #12]	@ (800147c <HAL_GetTick+0x14>)
 800146e:	681b      	ldr	r3, [r3, #0]
}
 8001470:	4618      	mov	r0, r3
 8001472:	46bd      	mov	sp, r7
 8001474:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001478:	4770      	bx	lr
 800147a:	bf00      	nop
 800147c:	2000031c 	.word	0x2000031c

08001480 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001480:	b480      	push	{r7}
 8001482:	b085      	sub	sp, #20
 8001484:	af00      	add	r7, sp, #0
 8001486:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001488:	687b      	ldr	r3, [r7, #4]
 800148a:	f003 0307 	and.w	r3, r3, #7
 800148e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001490:	4b0c      	ldr	r3, [pc, #48]	@ (80014c4 <__NVIC_SetPriorityGrouping+0x44>)
 8001492:	68db      	ldr	r3, [r3, #12]
 8001494:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001496:	68ba      	ldr	r2, [r7, #8]
 8001498:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800149c:	4013      	ands	r3, r2
 800149e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80014a0:	68fb      	ldr	r3, [r7, #12]
 80014a2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80014a4:	68bb      	ldr	r3, [r7, #8]
 80014a6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80014a8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80014ac:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80014b0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80014b2:	4a04      	ldr	r2, [pc, #16]	@ (80014c4 <__NVIC_SetPriorityGrouping+0x44>)
 80014b4:	68bb      	ldr	r3, [r7, #8]
 80014b6:	60d3      	str	r3, [r2, #12]
}
 80014b8:	bf00      	nop
 80014ba:	3714      	adds	r7, #20
 80014bc:	46bd      	mov	sp, r7
 80014be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014c2:	4770      	bx	lr
 80014c4:	e000ed00 	.word	0xe000ed00

080014c8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80014c8:	b480      	push	{r7}
 80014ca:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80014cc:	4b04      	ldr	r3, [pc, #16]	@ (80014e0 <__NVIC_GetPriorityGrouping+0x18>)
 80014ce:	68db      	ldr	r3, [r3, #12]
 80014d0:	0a1b      	lsrs	r3, r3, #8
 80014d2:	f003 0307 	and.w	r3, r3, #7
}
 80014d6:	4618      	mov	r0, r3
 80014d8:	46bd      	mov	sp, r7
 80014da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014de:	4770      	bx	lr
 80014e0:	e000ed00 	.word	0xe000ed00

080014e4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80014e4:	b480      	push	{r7}
 80014e6:	b083      	sub	sp, #12
 80014e8:	af00      	add	r7, sp, #0
 80014ea:	4603      	mov	r3, r0
 80014ec:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80014ee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80014f2:	2b00      	cmp	r3, #0
 80014f4:	db0b      	blt.n	800150e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80014f6:	79fb      	ldrb	r3, [r7, #7]
 80014f8:	f003 021f 	and.w	r2, r3, #31
 80014fc:	4907      	ldr	r1, [pc, #28]	@ (800151c <__NVIC_EnableIRQ+0x38>)
 80014fe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001502:	095b      	lsrs	r3, r3, #5
 8001504:	2001      	movs	r0, #1
 8001506:	fa00 f202 	lsl.w	r2, r0, r2
 800150a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800150e:	bf00      	nop
 8001510:	370c      	adds	r7, #12
 8001512:	46bd      	mov	sp, r7
 8001514:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001518:	4770      	bx	lr
 800151a:	bf00      	nop
 800151c:	e000e100 	.word	0xe000e100

08001520 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001520:	b480      	push	{r7}
 8001522:	b083      	sub	sp, #12
 8001524:	af00      	add	r7, sp, #0
 8001526:	4603      	mov	r3, r0
 8001528:	6039      	str	r1, [r7, #0]
 800152a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800152c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001530:	2b00      	cmp	r3, #0
 8001532:	db0a      	blt.n	800154a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001534:	683b      	ldr	r3, [r7, #0]
 8001536:	b2da      	uxtb	r2, r3
 8001538:	490c      	ldr	r1, [pc, #48]	@ (800156c <__NVIC_SetPriority+0x4c>)
 800153a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800153e:	0112      	lsls	r2, r2, #4
 8001540:	b2d2      	uxtb	r2, r2
 8001542:	440b      	add	r3, r1
 8001544:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001548:	e00a      	b.n	8001560 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800154a:	683b      	ldr	r3, [r7, #0]
 800154c:	b2da      	uxtb	r2, r3
 800154e:	4908      	ldr	r1, [pc, #32]	@ (8001570 <__NVIC_SetPriority+0x50>)
 8001550:	79fb      	ldrb	r3, [r7, #7]
 8001552:	f003 030f 	and.w	r3, r3, #15
 8001556:	3b04      	subs	r3, #4
 8001558:	0112      	lsls	r2, r2, #4
 800155a:	b2d2      	uxtb	r2, r2
 800155c:	440b      	add	r3, r1
 800155e:	761a      	strb	r2, [r3, #24]
}
 8001560:	bf00      	nop
 8001562:	370c      	adds	r7, #12
 8001564:	46bd      	mov	sp, r7
 8001566:	f85d 7b04 	ldr.w	r7, [sp], #4
 800156a:	4770      	bx	lr
 800156c:	e000e100 	.word	0xe000e100
 8001570:	e000ed00 	.word	0xe000ed00

08001574 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001574:	b480      	push	{r7}
 8001576:	b089      	sub	sp, #36	@ 0x24
 8001578:	af00      	add	r7, sp, #0
 800157a:	60f8      	str	r0, [r7, #12]
 800157c:	60b9      	str	r1, [r7, #8]
 800157e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001580:	68fb      	ldr	r3, [r7, #12]
 8001582:	f003 0307 	and.w	r3, r3, #7
 8001586:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001588:	69fb      	ldr	r3, [r7, #28]
 800158a:	f1c3 0307 	rsb	r3, r3, #7
 800158e:	2b04      	cmp	r3, #4
 8001590:	bf28      	it	cs
 8001592:	2304      	movcs	r3, #4
 8001594:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001596:	69fb      	ldr	r3, [r7, #28]
 8001598:	3304      	adds	r3, #4
 800159a:	2b06      	cmp	r3, #6
 800159c:	d902      	bls.n	80015a4 <NVIC_EncodePriority+0x30>
 800159e:	69fb      	ldr	r3, [r7, #28]
 80015a0:	3b03      	subs	r3, #3
 80015a2:	e000      	b.n	80015a6 <NVIC_EncodePriority+0x32>
 80015a4:	2300      	movs	r3, #0
 80015a6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80015a8:	f04f 32ff 	mov.w	r2, #4294967295
 80015ac:	69bb      	ldr	r3, [r7, #24]
 80015ae:	fa02 f303 	lsl.w	r3, r2, r3
 80015b2:	43da      	mvns	r2, r3
 80015b4:	68bb      	ldr	r3, [r7, #8]
 80015b6:	401a      	ands	r2, r3
 80015b8:	697b      	ldr	r3, [r7, #20]
 80015ba:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80015bc:	f04f 31ff 	mov.w	r1, #4294967295
 80015c0:	697b      	ldr	r3, [r7, #20]
 80015c2:	fa01 f303 	lsl.w	r3, r1, r3
 80015c6:	43d9      	mvns	r1, r3
 80015c8:	687b      	ldr	r3, [r7, #4]
 80015ca:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80015cc:	4313      	orrs	r3, r2
         );
}
 80015ce:	4618      	mov	r0, r3
 80015d0:	3724      	adds	r7, #36	@ 0x24
 80015d2:	46bd      	mov	sp, r7
 80015d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015d8:	4770      	bx	lr
	...

080015dc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80015dc:	b580      	push	{r7, lr}
 80015de:	b082      	sub	sp, #8
 80015e0:	af00      	add	r7, sp, #0
 80015e2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80015e4:	687b      	ldr	r3, [r7, #4]
 80015e6:	3b01      	subs	r3, #1
 80015e8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80015ec:	d301      	bcc.n	80015f2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80015ee:	2301      	movs	r3, #1
 80015f0:	e00f      	b.n	8001612 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80015f2:	4a0a      	ldr	r2, [pc, #40]	@ (800161c <SysTick_Config+0x40>)
 80015f4:	687b      	ldr	r3, [r7, #4]
 80015f6:	3b01      	subs	r3, #1
 80015f8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80015fa:	210f      	movs	r1, #15
 80015fc:	f04f 30ff 	mov.w	r0, #4294967295
 8001600:	f7ff ff8e 	bl	8001520 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001604:	4b05      	ldr	r3, [pc, #20]	@ (800161c <SysTick_Config+0x40>)
 8001606:	2200      	movs	r2, #0
 8001608:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800160a:	4b04      	ldr	r3, [pc, #16]	@ (800161c <SysTick_Config+0x40>)
 800160c:	2207      	movs	r2, #7
 800160e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001610:	2300      	movs	r3, #0
}
 8001612:	4618      	mov	r0, r3
 8001614:	3708      	adds	r7, #8
 8001616:	46bd      	mov	sp, r7
 8001618:	bd80      	pop	{r7, pc}
 800161a:	bf00      	nop
 800161c:	e000e010 	.word	0xe000e010

08001620 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001620:	b580      	push	{r7, lr}
 8001622:	b082      	sub	sp, #8
 8001624:	af00      	add	r7, sp, #0
 8001626:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001628:	6878      	ldr	r0, [r7, #4]
 800162a:	f7ff ff29 	bl	8001480 <__NVIC_SetPriorityGrouping>
}
 800162e:	bf00      	nop
 8001630:	3708      	adds	r7, #8
 8001632:	46bd      	mov	sp, r7
 8001634:	bd80      	pop	{r7, pc}

08001636 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001636:	b580      	push	{r7, lr}
 8001638:	b086      	sub	sp, #24
 800163a:	af00      	add	r7, sp, #0
 800163c:	4603      	mov	r3, r0
 800163e:	60b9      	str	r1, [r7, #8]
 8001640:	607a      	str	r2, [r7, #4]
 8001642:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001644:	2300      	movs	r3, #0
 8001646:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001648:	f7ff ff3e 	bl	80014c8 <__NVIC_GetPriorityGrouping>
 800164c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800164e:	687a      	ldr	r2, [r7, #4]
 8001650:	68b9      	ldr	r1, [r7, #8]
 8001652:	6978      	ldr	r0, [r7, #20]
 8001654:	f7ff ff8e 	bl	8001574 <NVIC_EncodePriority>
 8001658:	4602      	mov	r2, r0
 800165a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800165e:	4611      	mov	r1, r2
 8001660:	4618      	mov	r0, r3
 8001662:	f7ff ff5d 	bl	8001520 <__NVIC_SetPriority>
}
 8001666:	bf00      	nop
 8001668:	3718      	adds	r7, #24
 800166a:	46bd      	mov	sp, r7
 800166c:	bd80      	pop	{r7, pc}

0800166e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f3xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800166e:	b580      	push	{r7, lr}
 8001670:	b082      	sub	sp, #8
 8001672:	af00      	add	r7, sp, #0
 8001674:	4603      	mov	r3, r0
 8001676:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001678:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800167c:	4618      	mov	r0, r3
 800167e:	f7ff ff31 	bl	80014e4 <__NVIC_EnableIRQ>
}
 8001682:	bf00      	nop
 8001684:	3708      	adds	r7, #8
 8001686:	46bd      	mov	sp, r7
 8001688:	bd80      	pop	{r7, pc}

0800168a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800168a:	b580      	push	{r7, lr}
 800168c:	b082      	sub	sp, #8
 800168e:	af00      	add	r7, sp, #0
 8001690:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001692:	6878      	ldr	r0, [r7, #4]
 8001694:	f7ff ffa2 	bl	80015dc <SysTick_Config>
 8001698:	4603      	mov	r3, r0
}
 800169a:	4618      	mov	r0, r3
 800169c:	3708      	adds	r7, #8
 800169e:	46bd      	mov	sp, r7
 80016a0:	bd80      	pop	{r7, pc}

080016a2 <HAL_DMA_Abort>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80016a2:	b480      	push	{r7}
 80016a4:	b083      	sub	sp, #12
 80016a6:	af00      	add	r7, sp, #0
 80016a8:	6078      	str	r0, [r7, #4]
  /* Check the DMA handle allocation */
  if(NULL == hdma)
 80016aa:	687b      	ldr	r3, [r7, #4]
 80016ac:	2b00      	cmp	r3, #0
 80016ae:	d101      	bne.n	80016b4 <HAL_DMA_Abort+0x12>
  {
    return HAL_ERROR;
 80016b0:	2301      	movs	r3, #1
 80016b2:	e02e      	b.n	8001712 <HAL_DMA_Abort+0x70>
  }

  if(hdma->State != HAL_DMA_STATE_BUSY)
 80016b4:	687b      	ldr	r3, [r7, #4]
 80016b6:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 80016ba:	2b02      	cmp	r3, #2
 80016bc:	d008      	beq.n	80016d0 <HAL_DMA_Abort+0x2e>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80016be:	687b      	ldr	r3, [r7, #4]
 80016c0:	2204      	movs	r2, #4
 80016c2:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80016c4:	687b      	ldr	r3, [r7, #4]
 80016c6:	2200      	movs	r2, #0
 80016c8:	f883 2020 	strb.w	r2, [r3, #32]

    return HAL_ERROR;
 80016cc:	2301      	movs	r3, #1
 80016ce:	e020      	b.n	8001712 <HAL_DMA_Abort+0x70>
  }
  else
  {
    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 80016d0:	687b      	ldr	r3, [r7, #4]
 80016d2:	681b      	ldr	r3, [r3, #0]
 80016d4:	681a      	ldr	r2, [r3, #0]
 80016d6:	687b      	ldr	r3, [r7, #4]
 80016d8:	681b      	ldr	r3, [r3, #0]
 80016da:	f022 020e 	bic.w	r2, r2, #14
 80016de:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 80016e0:	687b      	ldr	r3, [r7, #4]
 80016e2:	681b      	ldr	r3, [r3, #0]
 80016e4:	681a      	ldr	r2, [r3, #0]
 80016e6:	687b      	ldr	r3, [r7, #4]
 80016e8:	681b      	ldr	r3, [r3, #0]
 80016ea:	f022 0201 	bic.w	r2, r2, #1
 80016ee:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 80016f0:	687b      	ldr	r3, [r7, #4]
 80016f2:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80016f4:	687b      	ldr	r3, [r7, #4]
 80016f6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80016f8:	2101      	movs	r1, #1
 80016fa:	fa01 f202 	lsl.w	r2, r1, r2
 80016fe:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8001700:	687b      	ldr	r3, [r7, #4]
 8001702:	2201      	movs	r2, #1
 8001704:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 8001708:	687b      	ldr	r3, [r7, #4]
 800170a:	2200      	movs	r2, #0
 800170c:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8001710:	2300      	movs	r3, #0
}
 8001712:	4618      	mov	r0, r3
 8001714:	370c      	adds	r7, #12
 8001716:	46bd      	mov	sp, r7
 8001718:	f85d 7b04 	ldr.w	r7, [sp], #4
 800171c:	4770      	bx	lr

0800171e <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800171e:	b580      	push	{r7, lr}
 8001720:	b084      	sub	sp, #16
 8001722:	af00      	add	r7, sp, #0
 8001724:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001726:	2300      	movs	r3, #0
 8001728:	73fb      	strb	r3, [r7, #15]

  if(HAL_DMA_STATE_BUSY != hdma->State)
 800172a:	687b      	ldr	r3, [r7, #4]
 800172c:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8001730:	2b02      	cmp	r3, #2
 8001732:	d005      	beq.n	8001740 <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001734:	687b      	ldr	r3, [r7, #4]
 8001736:	2204      	movs	r2, #4
 8001738:	639a      	str	r2, [r3, #56]	@ 0x38

    status = HAL_ERROR;
 800173a:	2301      	movs	r3, #1
 800173c:	73fb      	strb	r3, [r7, #15]
 800173e:	e027      	b.n	8001790 <HAL_DMA_Abort_IT+0x72>
  }
  else
  {
    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8001740:	687b      	ldr	r3, [r7, #4]
 8001742:	681b      	ldr	r3, [r3, #0]
 8001744:	681a      	ldr	r2, [r3, #0]
 8001746:	687b      	ldr	r3, [r7, #4]
 8001748:	681b      	ldr	r3, [r3, #0]
 800174a:	f022 020e 	bic.w	r2, r2, #14
 800174e:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8001750:	687b      	ldr	r3, [r7, #4]
 8001752:	681b      	ldr	r3, [r3, #0]
 8001754:	681a      	ldr	r2, [r3, #0]
 8001756:	687b      	ldr	r3, [r7, #4]
 8001758:	681b      	ldr	r3, [r3, #0]
 800175a:	f022 0201 	bic.w	r2, r2, #1
 800175e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8001760:	687b      	ldr	r3, [r7, #4]
 8001762:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001764:	687b      	ldr	r3, [r7, #4]
 8001766:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001768:	2101      	movs	r1, #1
 800176a:	fa01 f202 	lsl.w	r2, r1, r2
 800176e:	605a      	str	r2, [r3, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001770:	687b      	ldr	r3, [r7, #4]
 8001772:	2201      	movs	r2, #1
 8001774:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001778:	687b      	ldr	r3, [r7, #4]
 800177a:	2200      	movs	r2, #0
 800177c:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8001780:	687b      	ldr	r3, [r7, #4]
 8001782:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001784:	2b00      	cmp	r3, #0
 8001786:	d003      	beq.n	8001790 <HAL_DMA_Abort_IT+0x72>
    {
      hdma->XferAbortCallback(hdma);
 8001788:	687b      	ldr	r3, [r7, #4]
 800178a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800178c:	6878      	ldr	r0, [r7, #4]
 800178e:	4798      	blx	r3
    }
  }
  return status;
 8001790:	7bfb      	ldrb	r3, [r7, #15]
}
 8001792:	4618      	mov	r0, r3
 8001794:	3710      	adds	r7, #16
 8001796:	46bd      	mov	sp, r7
 8001798:	bd80      	pop	{r7, pc}
	...

0800179c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800179c:	b480      	push	{r7}
 800179e:	b087      	sub	sp, #28
 80017a0:	af00      	add	r7, sp, #0
 80017a2:	6078      	str	r0, [r7, #4]
 80017a4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80017a6:	2300      	movs	r3, #0
 80017a8:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80017aa:	e14e      	b.n	8001a4a <HAL_GPIO_Init+0x2ae>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80017ac:	683b      	ldr	r3, [r7, #0]
 80017ae:	681a      	ldr	r2, [r3, #0]
 80017b0:	2101      	movs	r1, #1
 80017b2:	697b      	ldr	r3, [r7, #20]
 80017b4:	fa01 f303 	lsl.w	r3, r1, r3
 80017b8:	4013      	ands	r3, r2
 80017ba:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80017bc:	68fb      	ldr	r3, [r7, #12]
 80017be:	2b00      	cmp	r3, #0
 80017c0:	f000 8140 	beq.w	8001a44 <HAL_GPIO_Init+0x2a8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80017c4:	683b      	ldr	r3, [r7, #0]
 80017c6:	685b      	ldr	r3, [r3, #4]
 80017c8:	f003 0303 	and.w	r3, r3, #3
 80017cc:	2b01      	cmp	r3, #1
 80017ce:	d005      	beq.n	80017dc <HAL_GPIO_Init+0x40>
 80017d0:	683b      	ldr	r3, [r7, #0]
 80017d2:	685b      	ldr	r3, [r3, #4]
 80017d4:	f003 0303 	and.w	r3, r3, #3
 80017d8:	2b02      	cmp	r3, #2
 80017da:	d130      	bne.n	800183e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80017dc:	687b      	ldr	r3, [r7, #4]
 80017de:	689b      	ldr	r3, [r3, #8]
 80017e0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 80017e2:	697b      	ldr	r3, [r7, #20]
 80017e4:	005b      	lsls	r3, r3, #1
 80017e6:	2203      	movs	r2, #3
 80017e8:	fa02 f303 	lsl.w	r3, r2, r3
 80017ec:	43db      	mvns	r3, r3
 80017ee:	693a      	ldr	r2, [r7, #16]
 80017f0:	4013      	ands	r3, r2
 80017f2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80017f4:	683b      	ldr	r3, [r7, #0]
 80017f6:	68da      	ldr	r2, [r3, #12]
 80017f8:	697b      	ldr	r3, [r7, #20]
 80017fa:	005b      	lsls	r3, r3, #1
 80017fc:	fa02 f303 	lsl.w	r3, r2, r3
 8001800:	693a      	ldr	r2, [r7, #16]
 8001802:	4313      	orrs	r3, r2
 8001804:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001806:	687b      	ldr	r3, [r7, #4]
 8001808:	693a      	ldr	r2, [r7, #16]
 800180a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800180c:	687b      	ldr	r3, [r7, #4]
 800180e:	685b      	ldr	r3, [r3, #4]
 8001810:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001812:	2201      	movs	r2, #1
 8001814:	697b      	ldr	r3, [r7, #20]
 8001816:	fa02 f303 	lsl.w	r3, r2, r3
 800181a:	43db      	mvns	r3, r3
 800181c:	693a      	ldr	r2, [r7, #16]
 800181e:	4013      	ands	r3, r2
 8001820:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001822:	683b      	ldr	r3, [r7, #0]
 8001824:	685b      	ldr	r3, [r3, #4]
 8001826:	091b      	lsrs	r3, r3, #4
 8001828:	f003 0201 	and.w	r2, r3, #1
 800182c:	697b      	ldr	r3, [r7, #20]
 800182e:	fa02 f303 	lsl.w	r3, r2, r3
 8001832:	693a      	ldr	r2, [r7, #16]
 8001834:	4313      	orrs	r3, r2
 8001836:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001838:	687b      	ldr	r3, [r7, #4]
 800183a:	693a      	ldr	r2, [r7, #16]
 800183c:	605a      	str	r2, [r3, #4]
      }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800183e:	683b      	ldr	r3, [r7, #0]
 8001840:	685b      	ldr	r3, [r3, #4]
 8001842:	f003 0303 	and.w	r3, r3, #3
 8001846:	2b03      	cmp	r3, #3
 8001848:	d017      	beq.n	800187a <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800184a:	687b      	ldr	r3, [r7, #4]
 800184c:	68db      	ldr	r3, [r3, #12]
 800184e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8001850:	697b      	ldr	r3, [r7, #20]
 8001852:	005b      	lsls	r3, r3, #1
 8001854:	2203      	movs	r2, #3
 8001856:	fa02 f303 	lsl.w	r3, r2, r3
 800185a:	43db      	mvns	r3, r3
 800185c:	693a      	ldr	r2, [r7, #16]
 800185e:	4013      	ands	r3, r2
 8001860:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8001862:	683b      	ldr	r3, [r7, #0]
 8001864:	689a      	ldr	r2, [r3, #8]
 8001866:	697b      	ldr	r3, [r7, #20]
 8001868:	005b      	lsls	r3, r3, #1
 800186a:	fa02 f303 	lsl.w	r3, r2, r3
 800186e:	693a      	ldr	r2, [r7, #16]
 8001870:	4313      	orrs	r3, r2
 8001872:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001874:	687b      	ldr	r3, [r7, #4]
 8001876:	693a      	ldr	r2, [r7, #16]
 8001878:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800187a:	683b      	ldr	r3, [r7, #0]
 800187c:	685b      	ldr	r3, [r3, #4]
 800187e:	f003 0303 	and.w	r3, r3, #3
 8001882:	2b02      	cmp	r3, #2
 8001884:	d123      	bne.n	80018ce <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001886:	697b      	ldr	r3, [r7, #20]
 8001888:	08da      	lsrs	r2, r3, #3
 800188a:	687b      	ldr	r3, [r7, #4]
 800188c:	3208      	adds	r2, #8
 800188e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001892:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001894:	697b      	ldr	r3, [r7, #20]
 8001896:	f003 0307 	and.w	r3, r3, #7
 800189a:	009b      	lsls	r3, r3, #2
 800189c:	220f      	movs	r2, #15
 800189e:	fa02 f303 	lsl.w	r3, r2, r3
 80018a2:	43db      	mvns	r3, r3
 80018a4:	693a      	ldr	r2, [r7, #16]
 80018a6:	4013      	ands	r3, r2
 80018a8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80018aa:	683b      	ldr	r3, [r7, #0]
 80018ac:	691a      	ldr	r2, [r3, #16]
 80018ae:	697b      	ldr	r3, [r7, #20]
 80018b0:	f003 0307 	and.w	r3, r3, #7
 80018b4:	009b      	lsls	r3, r3, #2
 80018b6:	fa02 f303 	lsl.w	r3, r2, r3
 80018ba:	693a      	ldr	r2, [r7, #16]
 80018bc:	4313      	orrs	r3, r2
 80018be:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80018c0:	697b      	ldr	r3, [r7, #20]
 80018c2:	08da      	lsrs	r2, r3, #3
 80018c4:	687b      	ldr	r3, [r7, #4]
 80018c6:	3208      	adds	r2, #8
 80018c8:	6939      	ldr	r1, [r7, #16]
 80018ca:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80018ce:	687b      	ldr	r3, [r7, #4]
 80018d0:	681b      	ldr	r3, [r3, #0]
 80018d2:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 80018d4:	697b      	ldr	r3, [r7, #20]
 80018d6:	005b      	lsls	r3, r3, #1
 80018d8:	2203      	movs	r2, #3
 80018da:	fa02 f303 	lsl.w	r3, r2, r3
 80018de:	43db      	mvns	r3, r3
 80018e0:	693a      	ldr	r2, [r7, #16]
 80018e2:	4013      	ands	r3, r2
 80018e4:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80018e6:	683b      	ldr	r3, [r7, #0]
 80018e8:	685b      	ldr	r3, [r3, #4]
 80018ea:	f003 0203 	and.w	r2, r3, #3
 80018ee:	697b      	ldr	r3, [r7, #20]
 80018f0:	005b      	lsls	r3, r3, #1
 80018f2:	fa02 f303 	lsl.w	r3, r2, r3
 80018f6:	693a      	ldr	r2, [r7, #16]
 80018f8:	4313      	orrs	r3, r2
 80018fa:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80018fc:	687b      	ldr	r3, [r7, #4]
 80018fe:	693a      	ldr	r2, [r7, #16]
 8001900:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001902:	683b      	ldr	r3, [r7, #0]
 8001904:	685b      	ldr	r3, [r3, #4]
 8001906:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800190a:	2b00      	cmp	r3, #0
 800190c:	f000 809a 	beq.w	8001a44 <HAL_GPIO_Init+0x2a8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001910:	4b55      	ldr	r3, [pc, #340]	@ (8001a68 <HAL_GPIO_Init+0x2cc>)
 8001912:	699b      	ldr	r3, [r3, #24]
 8001914:	4a54      	ldr	r2, [pc, #336]	@ (8001a68 <HAL_GPIO_Init+0x2cc>)
 8001916:	f043 0301 	orr.w	r3, r3, #1
 800191a:	6193      	str	r3, [r2, #24]
 800191c:	4b52      	ldr	r3, [pc, #328]	@ (8001a68 <HAL_GPIO_Init+0x2cc>)
 800191e:	699b      	ldr	r3, [r3, #24]
 8001920:	f003 0301 	and.w	r3, r3, #1
 8001924:	60bb      	str	r3, [r7, #8]
 8001926:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8001928:	4a50      	ldr	r2, [pc, #320]	@ (8001a6c <HAL_GPIO_Init+0x2d0>)
 800192a:	697b      	ldr	r3, [r7, #20]
 800192c:	089b      	lsrs	r3, r3, #2
 800192e:	3302      	adds	r3, #2
 8001930:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001934:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001936:	697b      	ldr	r3, [r7, #20]
 8001938:	f003 0303 	and.w	r3, r3, #3
 800193c:	009b      	lsls	r3, r3, #2
 800193e:	220f      	movs	r2, #15
 8001940:	fa02 f303 	lsl.w	r3, r2, r3
 8001944:	43db      	mvns	r3, r3
 8001946:	693a      	ldr	r2, [r7, #16]
 8001948:	4013      	ands	r3, r2
 800194a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 800194c:	687b      	ldr	r3, [r7, #4]
 800194e:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8001952:	d013      	beq.n	800197c <HAL_GPIO_Init+0x1e0>
 8001954:	687b      	ldr	r3, [r7, #4]
 8001956:	4a46      	ldr	r2, [pc, #280]	@ (8001a70 <HAL_GPIO_Init+0x2d4>)
 8001958:	4293      	cmp	r3, r2
 800195a:	d00d      	beq.n	8001978 <HAL_GPIO_Init+0x1dc>
 800195c:	687b      	ldr	r3, [r7, #4]
 800195e:	4a45      	ldr	r2, [pc, #276]	@ (8001a74 <HAL_GPIO_Init+0x2d8>)
 8001960:	4293      	cmp	r3, r2
 8001962:	d007      	beq.n	8001974 <HAL_GPIO_Init+0x1d8>
 8001964:	687b      	ldr	r3, [r7, #4]
 8001966:	4a44      	ldr	r2, [pc, #272]	@ (8001a78 <HAL_GPIO_Init+0x2dc>)
 8001968:	4293      	cmp	r3, r2
 800196a:	d101      	bne.n	8001970 <HAL_GPIO_Init+0x1d4>
 800196c:	2303      	movs	r3, #3
 800196e:	e006      	b.n	800197e <HAL_GPIO_Init+0x1e2>
 8001970:	2305      	movs	r3, #5
 8001972:	e004      	b.n	800197e <HAL_GPIO_Init+0x1e2>
 8001974:	2302      	movs	r3, #2
 8001976:	e002      	b.n	800197e <HAL_GPIO_Init+0x1e2>
 8001978:	2301      	movs	r3, #1
 800197a:	e000      	b.n	800197e <HAL_GPIO_Init+0x1e2>
 800197c:	2300      	movs	r3, #0
 800197e:	697a      	ldr	r2, [r7, #20]
 8001980:	f002 0203 	and.w	r2, r2, #3
 8001984:	0092      	lsls	r2, r2, #2
 8001986:	4093      	lsls	r3, r2
 8001988:	693a      	ldr	r2, [r7, #16]
 800198a:	4313      	orrs	r3, r2
 800198c:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 800198e:	4937      	ldr	r1, [pc, #220]	@ (8001a6c <HAL_GPIO_Init+0x2d0>)
 8001990:	697b      	ldr	r3, [r7, #20]
 8001992:	089b      	lsrs	r3, r3, #2
 8001994:	3302      	adds	r3, #2
 8001996:	693a      	ldr	r2, [r7, #16]
 8001998:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800199c:	4b37      	ldr	r3, [pc, #220]	@ (8001a7c <HAL_GPIO_Init+0x2e0>)
 800199e:	689b      	ldr	r3, [r3, #8]
 80019a0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80019a2:	68fb      	ldr	r3, [r7, #12]
 80019a4:	43db      	mvns	r3, r3
 80019a6:	693a      	ldr	r2, [r7, #16]
 80019a8:	4013      	ands	r3, r2
 80019aa:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80019ac:	683b      	ldr	r3, [r7, #0]
 80019ae:	685b      	ldr	r3, [r3, #4]
 80019b0:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80019b4:	2b00      	cmp	r3, #0
 80019b6:	d003      	beq.n	80019c0 <HAL_GPIO_Init+0x224>
        {
          temp |= iocurrent;
 80019b8:	693a      	ldr	r2, [r7, #16]
 80019ba:	68fb      	ldr	r3, [r7, #12]
 80019bc:	4313      	orrs	r3, r2
 80019be:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 80019c0:	4a2e      	ldr	r2, [pc, #184]	@ (8001a7c <HAL_GPIO_Init+0x2e0>)
 80019c2:	693b      	ldr	r3, [r7, #16]
 80019c4:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80019c6:	4b2d      	ldr	r3, [pc, #180]	@ (8001a7c <HAL_GPIO_Init+0x2e0>)
 80019c8:	68db      	ldr	r3, [r3, #12]
 80019ca:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80019cc:	68fb      	ldr	r3, [r7, #12]
 80019ce:	43db      	mvns	r3, r3
 80019d0:	693a      	ldr	r2, [r7, #16]
 80019d2:	4013      	ands	r3, r2
 80019d4:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80019d6:	683b      	ldr	r3, [r7, #0]
 80019d8:	685b      	ldr	r3, [r3, #4]
 80019da:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80019de:	2b00      	cmp	r3, #0
 80019e0:	d003      	beq.n	80019ea <HAL_GPIO_Init+0x24e>
        {
          temp |= iocurrent;
 80019e2:	693a      	ldr	r2, [r7, #16]
 80019e4:	68fb      	ldr	r3, [r7, #12]
 80019e6:	4313      	orrs	r3, r2
 80019e8:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 80019ea:	4a24      	ldr	r2, [pc, #144]	@ (8001a7c <HAL_GPIO_Init+0x2e0>)
 80019ec:	693b      	ldr	r3, [r7, #16]
 80019ee:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80019f0:	4b22      	ldr	r3, [pc, #136]	@ (8001a7c <HAL_GPIO_Init+0x2e0>)
 80019f2:	685b      	ldr	r3, [r3, #4]
 80019f4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80019f6:	68fb      	ldr	r3, [r7, #12]
 80019f8:	43db      	mvns	r3, r3
 80019fa:	693a      	ldr	r2, [r7, #16]
 80019fc:	4013      	ands	r3, r2
 80019fe:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001a00:	683b      	ldr	r3, [r7, #0]
 8001a02:	685b      	ldr	r3, [r3, #4]
 8001a04:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001a08:	2b00      	cmp	r3, #0
 8001a0a:	d003      	beq.n	8001a14 <HAL_GPIO_Init+0x278>
        {
          temp |= iocurrent;
 8001a0c:	693a      	ldr	r2, [r7, #16]
 8001a0e:	68fb      	ldr	r3, [r7, #12]
 8001a10:	4313      	orrs	r3, r2
 8001a12:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8001a14:	4a19      	ldr	r2, [pc, #100]	@ (8001a7c <HAL_GPIO_Init+0x2e0>)
 8001a16:	693b      	ldr	r3, [r7, #16]
 8001a18:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001a1a:	4b18      	ldr	r3, [pc, #96]	@ (8001a7c <HAL_GPIO_Init+0x2e0>)
 8001a1c:	681b      	ldr	r3, [r3, #0]
 8001a1e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001a20:	68fb      	ldr	r3, [r7, #12]
 8001a22:	43db      	mvns	r3, r3
 8001a24:	693a      	ldr	r2, [r7, #16]
 8001a26:	4013      	ands	r3, r2
 8001a28:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001a2a:	683b      	ldr	r3, [r7, #0]
 8001a2c:	685b      	ldr	r3, [r3, #4]
 8001a2e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001a32:	2b00      	cmp	r3, #0
 8001a34:	d003      	beq.n	8001a3e <HAL_GPIO_Init+0x2a2>
        {
          temp |= iocurrent;
 8001a36:	693a      	ldr	r2, [r7, #16]
 8001a38:	68fb      	ldr	r3, [r7, #12]
 8001a3a:	4313      	orrs	r3, r2
 8001a3c:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8001a3e:	4a0f      	ldr	r2, [pc, #60]	@ (8001a7c <HAL_GPIO_Init+0x2e0>)
 8001a40:	693b      	ldr	r3, [r7, #16]
 8001a42:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8001a44:	697b      	ldr	r3, [r7, #20]
 8001a46:	3301      	adds	r3, #1
 8001a48:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001a4a:	683b      	ldr	r3, [r7, #0]
 8001a4c:	681a      	ldr	r2, [r3, #0]
 8001a4e:	697b      	ldr	r3, [r7, #20]
 8001a50:	fa22 f303 	lsr.w	r3, r2, r3
 8001a54:	2b00      	cmp	r3, #0
 8001a56:	f47f aea9 	bne.w	80017ac <HAL_GPIO_Init+0x10>
  }
}
 8001a5a:	bf00      	nop
 8001a5c:	bf00      	nop
 8001a5e:	371c      	adds	r7, #28
 8001a60:	46bd      	mov	sp, r7
 8001a62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a66:	4770      	bx	lr
 8001a68:	40021000 	.word	0x40021000
 8001a6c:	40010000 	.word	0x40010000
 8001a70:	48000400 	.word	0x48000400
 8001a74:	48000800 	.word	0x48000800
 8001a78:	48000c00 	.word	0x48000c00
 8001a7c:	40010400 	.word	0x40010400

08001a80 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8001a80:	b580      	push	{r7, lr}
 8001a82:	b082      	sub	sp, #8
 8001a84:	af00      	add	r7, sp, #0
 8001a86:	4603      	mov	r3, r0
 8001a88:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8001a8a:	4b08      	ldr	r3, [pc, #32]	@ (8001aac <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001a8c:	695a      	ldr	r2, [r3, #20]
 8001a8e:	88fb      	ldrh	r3, [r7, #6]
 8001a90:	4013      	ands	r3, r2
 8001a92:	2b00      	cmp	r3, #0
 8001a94:	d006      	beq.n	8001aa4 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8001a96:	4a05      	ldr	r2, [pc, #20]	@ (8001aac <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001a98:	88fb      	ldrh	r3, [r7, #6]
 8001a9a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8001a9c:	88fb      	ldrh	r3, [r7, #6]
 8001a9e:	4618      	mov	r0, r3
 8001aa0:	f000 f806 	bl	8001ab0 <HAL_GPIO_EXTI_Callback>
  }
}
 8001aa4:	bf00      	nop
 8001aa6:	3708      	adds	r7, #8
 8001aa8:	46bd      	mov	sp, r7
 8001aaa:	bd80      	pop	{r7, pc}
 8001aac:	40010400 	.word	0x40010400

08001ab0 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001ab0:	b480      	push	{r7}
 8001ab2:	b083      	sub	sp, #12
 8001ab4:	af00      	add	r7, sp, #0
 8001ab6:	4603      	mov	r3, r0
 8001ab8:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8001aba:	bf00      	nop
 8001abc:	370c      	adds	r7, #12
 8001abe:	46bd      	mov	sp, r7
 8001ac0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ac4:	4770      	bx	lr
	...

08001ac8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001ac8:	b580      	push	{r7, lr}
 8001aca:	f5ad 7d00 	sub.w	sp, sp, #512	@ 0x200
 8001ace:	af00      	add	r7, sp, #0
 8001ad0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001ad4:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001ad8:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001ada:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001ade:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001ae2:	681b      	ldr	r3, [r3, #0]
 8001ae4:	2b00      	cmp	r3, #0
 8001ae6:	d102      	bne.n	8001aee <HAL_RCC_OscConfig+0x26>
  {
    return HAL_ERROR;
 8001ae8:	2301      	movs	r3, #1
 8001aea:	f001 b823 	b.w	8002b34 <HAL_RCC_OscConfig+0x106c>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001aee:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001af2:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001af6:	681b      	ldr	r3, [r3, #0]
 8001af8:	681b      	ldr	r3, [r3, #0]
 8001afa:	f003 0301 	and.w	r3, r3, #1
 8001afe:	2b00      	cmp	r3, #0
 8001b00:	f000 817d 	beq.w	8001dfe <HAL_RCC_OscConfig+0x336>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8001b04:	4bbc      	ldr	r3, [pc, #752]	@ (8001df8 <HAL_RCC_OscConfig+0x330>)
 8001b06:	685b      	ldr	r3, [r3, #4]
 8001b08:	f003 030c 	and.w	r3, r3, #12
 8001b0c:	2b04      	cmp	r3, #4
 8001b0e:	d00c      	beq.n	8001b2a <HAL_RCC_OscConfig+0x62>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001b10:	4bb9      	ldr	r3, [pc, #740]	@ (8001df8 <HAL_RCC_OscConfig+0x330>)
 8001b12:	685b      	ldr	r3, [r3, #4]
 8001b14:	f003 030c 	and.w	r3, r3, #12
 8001b18:	2b08      	cmp	r3, #8
 8001b1a:	d15c      	bne.n	8001bd6 <HAL_RCC_OscConfig+0x10e>
 8001b1c:	4bb6      	ldr	r3, [pc, #728]	@ (8001df8 <HAL_RCC_OscConfig+0x330>)
 8001b1e:	685b      	ldr	r3, [r3, #4]
 8001b20:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001b24:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001b28:	d155      	bne.n	8001bd6 <HAL_RCC_OscConfig+0x10e>
 8001b2a:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001b2e:	f8c7 31f0 	str.w	r3, [r7, #496]	@ 0x1f0
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001b32:	f8d7 31f0 	ldr.w	r3, [r7, #496]	@ 0x1f0
 8001b36:	fa93 f3a3 	rbit	r3, r3
 8001b3a:	f8c7 31ec 	str.w	r3, [r7, #492]	@ 0x1ec
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8001b3e:	f8d7 31ec 	ldr.w	r3, [r7, #492]	@ 0x1ec
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001b42:	fab3 f383 	clz	r3, r3
 8001b46:	b2db      	uxtb	r3, r3
 8001b48:	095b      	lsrs	r3, r3, #5
 8001b4a:	b2db      	uxtb	r3, r3
 8001b4c:	f043 0301 	orr.w	r3, r3, #1
 8001b50:	b2db      	uxtb	r3, r3
 8001b52:	2b01      	cmp	r3, #1
 8001b54:	d102      	bne.n	8001b5c <HAL_RCC_OscConfig+0x94>
 8001b56:	4ba8      	ldr	r3, [pc, #672]	@ (8001df8 <HAL_RCC_OscConfig+0x330>)
 8001b58:	681b      	ldr	r3, [r3, #0]
 8001b5a:	e015      	b.n	8001b88 <HAL_RCC_OscConfig+0xc0>
 8001b5c:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001b60:	f8c7 31e8 	str.w	r3, [r7, #488]	@ 0x1e8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001b64:	f8d7 31e8 	ldr.w	r3, [r7, #488]	@ 0x1e8
 8001b68:	fa93 f3a3 	rbit	r3, r3
 8001b6c:	f8c7 31e4 	str.w	r3, [r7, #484]	@ 0x1e4
 8001b70:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001b74:	f8c7 31e0 	str.w	r3, [r7, #480]	@ 0x1e0
 8001b78:	f8d7 31e0 	ldr.w	r3, [r7, #480]	@ 0x1e0
 8001b7c:	fa93 f3a3 	rbit	r3, r3
 8001b80:	f8c7 31dc 	str.w	r3, [r7, #476]	@ 0x1dc
 8001b84:	4b9c      	ldr	r3, [pc, #624]	@ (8001df8 <HAL_RCC_OscConfig+0x330>)
 8001b86:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001b88:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8001b8c:	f8c7 21d8 	str.w	r2, [r7, #472]	@ 0x1d8
 8001b90:	f8d7 21d8 	ldr.w	r2, [r7, #472]	@ 0x1d8
 8001b94:	fa92 f2a2 	rbit	r2, r2
 8001b98:	f8c7 21d4 	str.w	r2, [r7, #468]	@ 0x1d4
  return result;
 8001b9c:	f8d7 21d4 	ldr.w	r2, [r7, #468]	@ 0x1d4
 8001ba0:	fab2 f282 	clz	r2, r2
 8001ba4:	b2d2      	uxtb	r2, r2
 8001ba6:	f042 0220 	orr.w	r2, r2, #32
 8001baa:	b2d2      	uxtb	r2, r2
 8001bac:	f002 021f 	and.w	r2, r2, #31
 8001bb0:	2101      	movs	r1, #1
 8001bb2:	fa01 f202 	lsl.w	r2, r1, r2
 8001bb6:	4013      	ands	r3, r2
 8001bb8:	2b00      	cmp	r3, #0
 8001bba:	f000 811f 	beq.w	8001dfc <HAL_RCC_OscConfig+0x334>
 8001bbe:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001bc2:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001bc6:	681b      	ldr	r3, [r3, #0]
 8001bc8:	685b      	ldr	r3, [r3, #4]
 8001bca:	2b00      	cmp	r3, #0
 8001bcc:	f040 8116 	bne.w	8001dfc <HAL_RCC_OscConfig+0x334>
      {
        return HAL_ERROR;
 8001bd0:	2301      	movs	r3, #1
 8001bd2:	f000 bfaf 	b.w	8002b34 <HAL_RCC_OscConfig+0x106c>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001bd6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001bda:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001bde:	681b      	ldr	r3, [r3, #0]
 8001be0:	685b      	ldr	r3, [r3, #4]
 8001be2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001be6:	d106      	bne.n	8001bf6 <HAL_RCC_OscConfig+0x12e>
 8001be8:	4b83      	ldr	r3, [pc, #524]	@ (8001df8 <HAL_RCC_OscConfig+0x330>)
 8001bea:	681b      	ldr	r3, [r3, #0]
 8001bec:	4a82      	ldr	r2, [pc, #520]	@ (8001df8 <HAL_RCC_OscConfig+0x330>)
 8001bee:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001bf2:	6013      	str	r3, [r2, #0]
 8001bf4:	e036      	b.n	8001c64 <HAL_RCC_OscConfig+0x19c>
 8001bf6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001bfa:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001bfe:	681b      	ldr	r3, [r3, #0]
 8001c00:	685b      	ldr	r3, [r3, #4]
 8001c02:	2b00      	cmp	r3, #0
 8001c04:	d10c      	bne.n	8001c20 <HAL_RCC_OscConfig+0x158>
 8001c06:	4b7c      	ldr	r3, [pc, #496]	@ (8001df8 <HAL_RCC_OscConfig+0x330>)
 8001c08:	681b      	ldr	r3, [r3, #0]
 8001c0a:	4a7b      	ldr	r2, [pc, #492]	@ (8001df8 <HAL_RCC_OscConfig+0x330>)
 8001c0c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001c10:	6013      	str	r3, [r2, #0]
 8001c12:	4b79      	ldr	r3, [pc, #484]	@ (8001df8 <HAL_RCC_OscConfig+0x330>)
 8001c14:	681b      	ldr	r3, [r3, #0]
 8001c16:	4a78      	ldr	r2, [pc, #480]	@ (8001df8 <HAL_RCC_OscConfig+0x330>)
 8001c18:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001c1c:	6013      	str	r3, [r2, #0]
 8001c1e:	e021      	b.n	8001c64 <HAL_RCC_OscConfig+0x19c>
 8001c20:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001c24:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001c28:	681b      	ldr	r3, [r3, #0]
 8001c2a:	685b      	ldr	r3, [r3, #4]
 8001c2c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001c30:	d10c      	bne.n	8001c4c <HAL_RCC_OscConfig+0x184>
 8001c32:	4b71      	ldr	r3, [pc, #452]	@ (8001df8 <HAL_RCC_OscConfig+0x330>)
 8001c34:	681b      	ldr	r3, [r3, #0]
 8001c36:	4a70      	ldr	r2, [pc, #448]	@ (8001df8 <HAL_RCC_OscConfig+0x330>)
 8001c38:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001c3c:	6013      	str	r3, [r2, #0]
 8001c3e:	4b6e      	ldr	r3, [pc, #440]	@ (8001df8 <HAL_RCC_OscConfig+0x330>)
 8001c40:	681b      	ldr	r3, [r3, #0]
 8001c42:	4a6d      	ldr	r2, [pc, #436]	@ (8001df8 <HAL_RCC_OscConfig+0x330>)
 8001c44:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001c48:	6013      	str	r3, [r2, #0]
 8001c4a:	e00b      	b.n	8001c64 <HAL_RCC_OscConfig+0x19c>
 8001c4c:	4b6a      	ldr	r3, [pc, #424]	@ (8001df8 <HAL_RCC_OscConfig+0x330>)
 8001c4e:	681b      	ldr	r3, [r3, #0]
 8001c50:	4a69      	ldr	r2, [pc, #420]	@ (8001df8 <HAL_RCC_OscConfig+0x330>)
 8001c52:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001c56:	6013      	str	r3, [r2, #0]
 8001c58:	4b67      	ldr	r3, [pc, #412]	@ (8001df8 <HAL_RCC_OscConfig+0x330>)
 8001c5a:	681b      	ldr	r3, [r3, #0]
 8001c5c:	4a66      	ldr	r2, [pc, #408]	@ (8001df8 <HAL_RCC_OscConfig+0x330>)
 8001c5e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001c62:	6013      	str	r3, [r2, #0]
      
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001c64:	4b64      	ldr	r3, [pc, #400]	@ (8001df8 <HAL_RCC_OscConfig+0x330>)
 8001c66:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001c68:	f023 020f 	bic.w	r2, r3, #15
 8001c6c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001c70:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001c74:	681b      	ldr	r3, [r3, #0]
 8001c76:	689b      	ldr	r3, [r3, #8]
 8001c78:	495f      	ldr	r1, [pc, #380]	@ (8001df8 <HAL_RCC_OscConfig+0x330>)
 8001c7a:	4313      	orrs	r3, r2
 8001c7c:	62cb      	str	r3, [r1, #44]	@ 0x2c
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001c7e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001c82:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001c86:	681b      	ldr	r3, [r3, #0]
 8001c88:	685b      	ldr	r3, [r3, #4]
 8001c8a:	2b00      	cmp	r3, #0
 8001c8c:	d059      	beq.n	8001d42 <HAL_RCC_OscConfig+0x27a>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c8e:	f7ff fbeb 	bl	8001468 <HAL_GetTick>
 8001c92:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001c96:	e00a      	b.n	8001cae <HAL_RCC_OscConfig+0x1e6>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001c98:	f7ff fbe6 	bl	8001468 <HAL_GetTick>
 8001c9c:	4602      	mov	r2, r0
 8001c9e:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8001ca2:	1ad3      	subs	r3, r2, r3
 8001ca4:	2b64      	cmp	r3, #100	@ 0x64
 8001ca6:	d902      	bls.n	8001cae <HAL_RCC_OscConfig+0x1e6>
          {
            return HAL_TIMEOUT;
 8001ca8:	2303      	movs	r3, #3
 8001caa:	f000 bf43 	b.w	8002b34 <HAL_RCC_OscConfig+0x106c>
 8001cae:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001cb2:	f8c7 31d0 	str.w	r3, [r7, #464]	@ 0x1d0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001cb6:	f8d7 31d0 	ldr.w	r3, [r7, #464]	@ 0x1d0
 8001cba:	fa93 f3a3 	rbit	r3, r3
 8001cbe:	f8c7 31cc 	str.w	r3, [r7, #460]	@ 0x1cc
  return result;
 8001cc2:	f8d7 31cc 	ldr.w	r3, [r7, #460]	@ 0x1cc
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001cc6:	fab3 f383 	clz	r3, r3
 8001cca:	b2db      	uxtb	r3, r3
 8001ccc:	095b      	lsrs	r3, r3, #5
 8001cce:	b2db      	uxtb	r3, r3
 8001cd0:	f043 0301 	orr.w	r3, r3, #1
 8001cd4:	b2db      	uxtb	r3, r3
 8001cd6:	2b01      	cmp	r3, #1
 8001cd8:	d102      	bne.n	8001ce0 <HAL_RCC_OscConfig+0x218>
 8001cda:	4b47      	ldr	r3, [pc, #284]	@ (8001df8 <HAL_RCC_OscConfig+0x330>)
 8001cdc:	681b      	ldr	r3, [r3, #0]
 8001cde:	e015      	b.n	8001d0c <HAL_RCC_OscConfig+0x244>
 8001ce0:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001ce4:	f8c7 31c8 	str.w	r3, [r7, #456]	@ 0x1c8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001ce8:	f8d7 31c8 	ldr.w	r3, [r7, #456]	@ 0x1c8
 8001cec:	fa93 f3a3 	rbit	r3, r3
 8001cf0:	f8c7 31c4 	str.w	r3, [r7, #452]	@ 0x1c4
 8001cf4:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001cf8:	f8c7 31c0 	str.w	r3, [r7, #448]	@ 0x1c0
 8001cfc:	f8d7 31c0 	ldr.w	r3, [r7, #448]	@ 0x1c0
 8001d00:	fa93 f3a3 	rbit	r3, r3
 8001d04:	f8c7 31bc 	str.w	r3, [r7, #444]	@ 0x1bc
 8001d08:	4b3b      	ldr	r3, [pc, #236]	@ (8001df8 <HAL_RCC_OscConfig+0x330>)
 8001d0a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001d0c:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8001d10:	f8c7 21b8 	str.w	r2, [r7, #440]	@ 0x1b8
 8001d14:	f8d7 21b8 	ldr.w	r2, [r7, #440]	@ 0x1b8
 8001d18:	fa92 f2a2 	rbit	r2, r2
 8001d1c:	f8c7 21b4 	str.w	r2, [r7, #436]	@ 0x1b4
  return result;
 8001d20:	f8d7 21b4 	ldr.w	r2, [r7, #436]	@ 0x1b4
 8001d24:	fab2 f282 	clz	r2, r2
 8001d28:	b2d2      	uxtb	r2, r2
 8001d2a:	f042 0220 	orr.w	r2, r2, #32
 8001d2e:	b2d2      	uxtb	r2, r2
 8001d30:	f002 021f 	and.w	r2, r2, #31
 8001d34:	2101      	movs	r1, #1
 8001d36:	fa01 f202 	lsl.w	r2, r1, r2
 8001d3a:	4013      	ands	r3, r2
 8001d3c:	2b00      	cmp	r3, #0
 8001d3e:	d0ab      	beq.n	8001c98 <HAL_RCC_OscConfig+0x1d0>
 8001d40:	e05d      	b.n	8001dfe <HAL_RCC_OscConfig+0x336>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001d42:	f7ff fb91 	bl	8001468 <HAL_GetTick>
 8001d46:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001d4a:	e00a      	b.n	8001d62 <HAL_RCC_OscConfig+0x29a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001d4c:	f7ff fb8c 	bl	8001468 <HAL_GetTick>
 8001d50:	4602      	mov	r2, r0
 8001d52:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8001d56:	1ad3      	subs	r3, r2, r3
 8001d58:	2b64      	cmp	r3, #100	@ 0x64
 8001d5a:	d902      	bls.n	8001d62 <HAL_RCC_OscConfig+0x29a>
          {
            return HAL_TIMEOUT;
 8001d5c:	2303      	movs	r3, #3
 8001d5e:	f000 bee9 	b.w	8002b34 <HAL_RCC_OscConfig+0x106c>
 8001d62:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001d66:	f8c7 31b0 	str.w	r3, [r7, #432]	@ 0x1b0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001d6a:	f8d7 31b0 	ldr.w	r3, [r7, #432]	@ 0x1b0
 8001d6e:	fa93 f3a3 	rbit	r3, r3
 8001d72:	f8c7 31ac 	str.w	r3, [r7, #428]	@ 0x1ac
  return result;
 8001d76:	f8d7 31ac 	ldr.w	r3, [r7, #428]	@ 0x1ac
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001d7a:	fab3 f383 	clz	r3, r3
 8001d7e:	b2db      	uxtb	r3, r3
 8001d80:	095b      	lsrs	r3, r3, #5
 8001d82:	b2db      	uxtb	r3, r3
 8001d84:	f043 0301 	orr.w	r3, r3, #1
 8001d88:	b2db      	uxtb	r3, r3
 8001d8a:	2b01      	cmp	r3, #1
 8001d8c:	d102      	bne.n	8001d94 <HAL_RCC_OscConfig+0x2cc>
 8001d8e:	4b1a      	ldr	r3, [pc, #104]	@ (8001df8 <HAL_RCC_OscConfig+0x330>)
 8001d90:	681b      	ldr	r3, [r3, #0]
 8001d92:	e015      	b.n	8001dc0 <HAL_RCC_OscConfig+0x2f8>
 8001d94:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001d98:	f8c7 31a8 	str.w	r3, [r7, #424]	@ 0x1a8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001d9c:	f8d7 31a8 	ldr.w	r3, [r7, #424]	@ 0x1a8
 8001da0:	fa93 f3a3 	rbit	r3, r3
 8001da4:	f8c7 31a4 	str.w	r3, [r7, #420]	@ 0x1a4
 8001da8:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001dac:	f8c7 31a0 	str.w	r3, [r7, #416]	@ 0x1a0
 8001db0:	f8d7 31a0 	ldr.w	r3, [r7, #416]	@ 0x1a0
 8001db4:	fa93 f3a3 	rbit	r3, r3
 8001db8:	f8c7 319c 	str.w	r3, [r7, #412]	@ 0x19c
 8001dbc:	4b0e      	ldr	r3, [pc, #56]	@ (8001df8 <HAL_RCC_OscConfig+0x330>)
 8001dbe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001dc0:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8001dc4:	f8c7 2198 	str.w	r2, [r7, #408]	@ 0x198
 8001dc8:	f8d7 2198 	ldr.w	r2, [r7, #408]	@ 0x198
 8001dcc:	fa92 f2a2 	rbit	r2, r2
 8001dd0:	f8c7 2194 	str.w	r2, [r7, #404]	@ 0x194
  return result;
 8001dd4:	f8d7 2194 	ldr.w	r2, [r7, #404]	@ 0x194
 8001dd8:	fab2 f282 	clz	r2, r2
 8001ddc:	b2d2      	uxtb	r2, r2
 8001dde:	f042 0220 	orr.w	r2, r2, #32
 8001de2:	b2d2      	uxtb	r2, r2
 8001de4:	f002 021f 	and.w	r2, r2, #31
 8001de8:	2101      	movs	r1, #1
 8001dea:	fa01 f202 	lsl.w	r2, r1, r2
 8001dee:	4013      	ands	r3, r2
 8001df0:	2b00      	cmp	r3, #0
 8001df2:	d1ab      	bne.n	8001d4c <HAL_RCC_OscConfig+0x284>
 8001df4:	e003      	b.n	8001dfe <HAL_RCC_OscConfig+0x336>
 8001df6:	bf00      	nop
 8001df8:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001dfc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001dfe:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001e02:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001e06:	681b      	ldr	r3, [r3, #0]
 8001e08:	681b      	ldr	r3, [r3, #0]
 8001e0a:	f003 0302 	and.w	r3, r3, #2
 8001e0e:	2b00      	cmp	r3, #0
 8001e10:	f000 817d 	beq.w	800210e <HAL_RCC_OscConfig+0x646>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8001e14:	4ba6      	ldr	r3, [pc, #664]	@ (80020b0 <HAL_RCC_OscConfig+0x5e8>)
 8001e16:	685b      	ldr	r3, [r3, #4]
 8001e18:	f003 030c 	and.w	r3, r3, #12
 8001e1c:	2b00      	cmp	r3, #0
 8001e1e:	d00b      	beq.n	8001e38 <HAL_RCC_OscConfig+0x370>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8001e20:	4ba3      	ldr	r3, [pc, #652]	@ (80020b0 <HAL_RCC_OscConfig+0x5e8>)
 8001e22:	685b      	ldr	r3, [r3, #4]
 8001e24:	f003 030c 	and.w	r3, r3, #12
 8001e28:	2b08      	cmp	r3, #8
 8001e2a:	d172      	bne.n	8001f12 <HAL_RCC_OscConfig+0x44a>
 8001e2c:	4ba0      	ldr	r3, [pc, #640]	@ (80020b0 <HAL_RCC_OscConfig+0x5e8>)
 8001e2e:	685b      	ldr	r3, [r3, #4]
 8001e30:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001e34:	2b00      	cmp	r3, #0
 8001e36:	d16c      	bne.n	8001f12 <HAL_RCC_OscConfig+0x44a>
 8001e38:	2302      	movs	r3, #2
 8001e3a:	f8c7 3190 	str.w	r3, [r7, #400]	@ 0x190
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e3e:	f8d7 3190 	ldr.w	r3, [r7, #400]	@ 0x190
 8001e42:	fa93 f3a3 	rbit	r3, r3
 8001e46:	f8c7 318c 	str.w	r3, [r7, #396]	@ 0x18c
  return result;
 8001e4a:	f8d7 318c 	ldr.w	r3, [r7, #396]	@ 0x18c
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001e4e:	fab3 f383 	clz	r3, r3
 8001e52:	b2db      	uxtb	r3, r3
 8001e54:	095b      	lsrs	r3, r3, #5
 8001e56:	b2db      	uxtb	r3, r3
 8001e58:	f043 0301 	orr.w	r3, r3, #1
 8001e5c:	b2db      	uxtb	r3, r3
 8001e5e:	2b01      	cmp	r3, #1
 8001e60:	d102      	bne.n	8001e68 <HAL_RCC_OscConfig+0x3a0>
 8001e62:	4b93      	ldr	r3, [pc, #588]	@ (80020b0 <HAL_RCC_OscConfig+0x5e8>)
 8001e64:	681b      	ldr	r3, [r3, #0]
 8001e66:	e013      	b.n	8001e90 <HAL_RCC_OscConfig+0x3c8>
 8001e68:	2302      	movs	r3, #2
 8001e6a:	f8c7 3188 	str.w	r3, [r7, #392]	@ 0x188
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e6e:	f8d7 3188 	ldr.w	r3, [r7, #392]	@ 0x188
 8001e72:	fa93 f3a3 	rbit	r3, r3
 8001e76:	f8c7 3184 	str.w	r3, [r7, #388]	@ 0x184
 8001e7a:	2302      	movs	r3, #2
 8001e7c:	f8c7 3180 	str.w	r3, [r7, #384]	@ 0x180
 8001e80:	f8d7 3180 	ldr.w	r3, [r7, #384]	@ 0x180
 8001e84:	fa93 f3a3 	rbit	r3, r3
 8001e88:	f8c7 317c 	str.w	r3, [r7, #380]	@ 0x17c
 8001e8c:	4b88      	ldr	r3, [pc, #544]	@ (80020b0 <HAL_RCC_OscConfig+0x5e8>)
 8001e8e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001e90:	2202      	movs	r2, #2
 8001e92:	f8c7 2178 	str.w	r2, [r7, #376]	@ 0x178
 8001e96:	f8d7 2178 	ldr.w	r2, [r7, #376]	@ 0x178
 8001e9a:	fa92 f2a2 	rbit	r2, r2
 8001e9e:	f8c7 2174 	str.w	r2, [r7, #372]	@ 0x174
  return result;
 8001ea2:	f8d7 2174 	ldr.w	r2, [r7, #372]	@ 0x174
 8001ea6:	fab2 f282 	clz	r2, r2
 8001eaa:	b2d2      	uxtb	r2, r2
 8001eac:	f042 0220 	orr.w	r2, r2, #32
 8001eb0:	b2d2      	uxtb	r2, r2
 8001eb2:	f002 021f 	and.w	r2, r2, #31
 8001eb6:	2101      	movs	r1, #1
 8001eb8:	fa01 f202 	lsl.w	r2, r1, r2
 8001ebc:	4013      	ands	r3, r2
 8001ebe:	2b00      	cmp	r3, #0
 8001ec0:	d00a      	beq.n	8001ed8 <HAL_RCC_OscConfig+0x410>
 8001ec2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001ec6:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001eca:	681b      	ldr	r3, [r3, #0]
 8001ecc:	691b      	ldr	r3, [r3, #16]
 8001ece:	2b01      	cmp	r3, #1
 8001ed0:	d002      	beq.n	8001ed8 <HAL_RCC_OscConfig+0x410>
      {
        return HAL_ERROR;
 8001ed2:	2301      	movs	r3, #1
 8001ed4:	f000 be2e 	b.w	8002b34 <HAL_RCC_OscConfig+0x106c>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001ed8:	4b75      	ldr	r3, [pc, #468]	@ (80020b0 <HAL_RCC_OscConfig+0x5e8>)
 8001eda:	681b      	ldr	r3, [r3, #0]
 8001edc:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001ee0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001ee4:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001ee8:	681b      	ldr	r3, [r3, #0]
 8001eea:	695b      	ldr	r3, [r3, #20]
 8001eec:	21f8      	movs	r1, #248	@ 0xf8
 8001eee:	f8c7 1170 	str.w	r1, [r7, #368]	@ 0x170
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001ef2:	f8d7 1170 	ldr.w	r1, [r7, #368]	@ 0x170
 8001ef6:	fa91 f1a1 	rbit	r1, r1
 8001efa:	f8c7 116c 	str.w	r1, [r7, #364]	@ 0x16c
  return result;
 8001efe:	f8d7 116c 	ldr.w	r1, [r7, #364]	@ 0x16c
 8001f02:	fab1 f181 	clz	r1, r1
 8001f06:	b2c9      	uxtb	r1, r1
 8001f08:	408b      	lsls	r3, r1
 8001f0a:	4969      	ldr	r1, [pc, #420]	@ (80020b0 <HAL_RCC_OscConfig+0x5e8>)
 8001f0c:	4313      	orrs	r3, r2
 8001f0e:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001f10:	e0fd      	b.n	800210e <HAL_RCC_OscConfig+0x646>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001f12:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001f16:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001f1a:	681b      	ldr	r3, [r3, #0]
 8001f1c:	691b      	ldr	r3, [r3, #16]
 8001f1e:	2b00      	cmp	r3, #0
 8001f20:	f000 8088 	beq.w	8002034 <HAL_RCC_OscConfig+0x56c>
 8001f24:	2301      	movs	r3, #1
 8001f26:	f8c7 3168 	str.w	r3, [r7, #360]	@ 0x168
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f2a:	f8d7 3168 	ldr.w	r3, [r7, #360]	@ 0x168
 8001f2e:	fa93 f3a3 	rbit	r3, r3
 8001f32:	f8c7 3164 	str.w	r3, [r7, #356]	@ 0x164
  return result;
 8001f36:	f8d7 3164 	ldr.w	r3, [r7, #356]	@ 0x164
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001f3a:	fab3 f383 	clz	r3, r3
 8001f3e:	b2db      	uxtb	r3, r3
 8001f40:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8001f44:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8001f48:	009b      	lsls	r3, r3, #2
 8001f4a:	461a      	mov	r2, r3
 8001f4c:	2301      	movs	r3, #1
 8001f4e:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f50:	f7ff fa8a 	bl	8001468 <HAL_GetTick>
 8001f54:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001f58:	e00a      	b.n	8001f70 <HAL_RCC_OscConfig+0x4a8>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001f5a:	f7ff fa85 	bl	8001468 <HAL_GetTick>
 8001f5e:	4602      	mov	r2, r0
 8001f60:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8001f64:	1ad3      	subs	r3, r2, r3
 8001f66:	2b02      	cmp	r3, #2
 8001f68:	d902      	bls.n	8001f70 <HAL_RCC_OscConfig+0x4a8>
          {
            return HAL_TIMEOUT;
 8001f6a:	2303      	movs	r3, #3
 8001f6c:	f000 bde2 	b.w	8002b34 <HAL_RCC_OscConfig+0x106c>
 8001f70:	2302      	movs	r3, #2
 8001f72:	f8c7 3160 	str.w	r3, [r7, #352]	@ 0x160
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f76:	f8d7 3160 	ldr.w	r3, [r7, #352]	@ 0x160
 8001f7a:	fa93 f3a3 	rbit	r3, r3
 8001f7e:	f8c7 315c 	str.w	r3, [r7, #348]	@ 0x15c
  return result;
 8001f82:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001f86:	fab3 f383 	clz	r3, r3
 8001f8a:	b2db      	uxtb	r3, r3
 8001f8c:	095b      	lsrs	r3, r3, #5
 8001f8e:	b2db      	uxtb	r3, r3
 8001f90:	f043 0301 	orr.w	r3, r3, #1
 8001f94:	b2db      	uxtb	r3, r3
 8001f96:	2b01      	cmp	r3, #1
 8001f98:	d102      	bne.n	8001fa0 <HAL_RCC_OscConfig+0x4d8>
 8001f9a:	4b45      	ldr	r3, [pc, #276]	@ (80020b0 <HAL_RCC_OscConfig+0x5e8>)
 8001f9c:	681b      	ldr	r3, [r3, #0]
 8001f9e:	e013      	b.n	8001fc8 <HAL_RCC_OscConfig+0x500>
 8001fa0:	2302      	movs	r3, #2
 8001fa2:	f8c7 3158 	str.w	r3, [r7, #344]	@ 0x158
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001fa6:	f8d7 3158 	ldr.w	r3, [r7, #344]	@ 0x158
 8001faa:	fa93 f3a3 	rbit	r3, r3
 8001fae:	f8c7 3154 	str.w	r3, [r7, #340]	@ 0x154
 8001fb2:	2302      	movs	r3, #2
 8001fb4:	f8c7 3150 	str.w	r3, [r7, #336]	@ 0x150
 8001fb8:	f8d7 3150 	ldr.w	r3, [r7, #336]	@ 0x150
 8001fbc:	fa93 f3a3 	rbit	r3, r3
 8001fc0:	f8c7 314c 	str.w	r3, [r7, #332]	@ 0x14c
 8001fc4:	4b3a      	ldr	r3, [pc, #232]	@ (80020b0 <HAL_RCC_OscConfig+0x5e8>)
 8001fc6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001fc8:	2202      	movs	r2, #2
 8001fca:	f8c7 2148 	str.w	r2, [r7, #328]	@ 0x148
 8001fce:	f8d7 2148 	ldr.w	r2, [r7, #328]	@ 0x148
 8001fd2:	fa92 f2a2 	rbit	r2, r2
 8001fd6:	f8c7 2144 	str.w	r2, [r7, #324]	@ 0x144
  return result;
 8001fda:	f8d7 2144 	ldr.w	r2, [r7, #324]	@ 0x144
 8001fde:	fab2 f282 	clz	r2, r2
 8001fe2:	b2d2      	uxtb	r2, r2
 8001fe4:	f042 0220 	orr.w	r2, r2, #32
 8001fe8:	b2d2      	uxtb	r2, r2
 8001fea:	f002 021f 	and.w	r2, r2, #31
 8001fee:	2101      	movs	r1, #1
 8001ff0:	fa01 f202 	lsl.w	r2, r1, r2
 8001ff4:	4013      	ands	r3, r2
 8001ff6:	2b00      	cmp	r3, #0
 8001ff8:	d0af      	beq.n	8001f5a <HAL_RCC_OscConfig+0x492>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001ffa:	4b2d      	ldr	r3, [pc, #180]	@ (80020b0 <HAL_RCC_OscConfig+0x5e8>)
 8001ffc:	681b      	ldr	r3, [r3, #0]
 8001ffe:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002002:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002006:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800200a:	681b      	ldr	r3, [r3, #0]
 800200c:	695b      	ldr	r3, [r3, #20]
 800200e:	21f8      	movs	r1, #248	@ 0xf8
 8002010:	f8c7 1140 	str.w	r1, [r7, #320]	@ 0x140
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002014:	f8d7 1140 	ldr.w	r1, [r7, #320]	@ 0x140
 8002018:	fa91 f1a1 	rbit	r1, r1
 800201c:	f8c7 113c 	str.w	r1, [r7, #316]	@ 0x13c
  return result;
 8002020:	f8d7 113c 	ldr.w	r1, [r7, #316]	@ 0x13c
 8002024:	fab1 f181 	clz	r1, r1
 8002028:	b2c9      	uxtb	r1, r1
 800202a:	408b      	lsls	r3, r1
 800202c:	4920      	ldr	r1, [pc, #128]	@ (80020b0 <HAL_RCC_OscConfig+0x5e8>)
 800202e:	4313      	orrs	r3, r2
 8002030:	600b      	str	r3, [r1, #0]
 8002032:	e06c      	b.n	800210e <HAL_RCC_OscConfig+0x646>
 8002034:	2301      	movs	r3, #1
 8002036:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800203a:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 800203e:	fa93 f3a3 	rbit	r3, r3
 8002042:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
  return result;
 8002046:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800204a:	fab3 f383 	clz	r3, r3
 800204e:	b2db      	uxtb	r3, r3
 8002050:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8002054:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8002058:	009b      	lsls	r3, r3, #2
 800205a:	461a      	mov	r2, r3
 800205c:	2300      	movs	r3, #0
 800205e:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002060:	f7ff fa02 	bl	8001468 <HAL_GetTick>
 8002064:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002068:	e00a      	b.n	8002080 <HAL_RCC_OscConfig+0x5b8>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800206a:	f7ff f9fd 	bl	8001468 <HAL_GetTick>
 800206e:	4602      	mov	r2, r0
 8002070:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8002074:	1ad3      	subs	r3, r2, r3
 8002076:	2b02      	cmp	r3, #2
 8002078:	d902      	bls.n	8002080 <HAL_RCC_OscConfig+0x5b8>
          {
            return HAL_TIMEOUT;
 800207a:	2303      	movs	r3, #3
 800207c:	f000 bd5a 	b.w	8002b34 <HAL_RCC_OscConfig+0x106c>
 8002080:	2302      	movs	r3, #2
 8002082:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002086:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 800208a:	fa93 f3a3 	rbit	r3, r3
 800208e:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  return result;
 8002092:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002096:	fab3 f383 	clz	r3, r3
 800209a:	b2db      	uxtb	r3, r3
 800209c:	095b      	lsrs	r3, r3, #5
 800209e:	b2db      	uxtb	r3, r3
 80020a0:	f043 0301 	orr.w	r3, r3, #1
 80020a4:	b2db      	uxtb	r3, r3
 80020a6:	2b01      	cmp	r3, #1
 80020a8:	d104      	bne.n	80020b4 <HAL_RCC_OscConfig+0x5ec>
 80020aa:	4b01      	ldr	r3, [pc, #4]	@ (80020b0 <HAL_RCC_OscConfig+0x5e8>)
 80020ac:	681b      	ldr	r3, [r3, #0]
 80020ae:	e015      	b.n	80020dc <HAL_RCC_OscConfig+0x614>
 80020b0:	40021000 	.word	0x40021000
 80020b4:	2302      	movs	r3, #2
 80020b6:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80020ba:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80020be:	fa93 f3a3 	rbit	r3, r3
 80020c2:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
 80020c6:	2302      	movs	r3, #2
 80020c8:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
 80020cc:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 80020d0:	fa93 f3a3 	rbit	r3, r3
 80020d4:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
 80020d8:	4bc8      	ldr	r3, [pc, #800]	@ (80023fc <HAL_RCC_OscConfig+0x934>)
 80020da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80020dc:	2202      	movs	r2, #2
 80020de:	f8c7 2118 	str.w	r2, [r7, #280]	@ 0x118
 80020e2:	f8d7 2118 	ldr.w	r2, [r7, #280]	@ 0x118
 80020e6:	fa92 f2a2 	rbit	r2, r2
 80020ea:	f8c7 2114 	str.w	r2, [r7, #276]	@ 0x114
  return result;
 80020ee:	f8d7 2114 	ldr.w	r2, [r7, #276]	@ 0x114
 80020f2:	fab2 f282 	clz	r2, r2
 80020f6:	b2d2      	uxtb	r2, r2
 80020f8:	f042 0220 	orr.w	r2, r2, #32
 80020fc:	b2d2      	uxtb	r2, r2
 80020fe:	f002 021f 	and.w	r2, r2, #31
 8002102:	2101      	movs	r1, #1
 8002104:	fa01 f202 	lsl.w	r2, r1, r2
 8002108:	4013      	ands	r3, r2
 800210a:	2b00      	cmp	r3, #0
 800210c:	d1ad      	bne.n	800206a <HAL_RCC_OscConfig+0x5a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800210e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002112:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002116:	681b      	ldr	r3, [r3, #0]
 8002118:	681b      	ldr	r3, [r3, #0]
 800211a:	f003 0308 	and.w	r3, r3, #8
 800211e:	2b00      	cmp	r3, #0
 8002120:	f000 8110 	beq.w	8002344 <HAL_RCC_OscConfig+0x87c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002124:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002128:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800212c:	681b      	ldr	r3, [r3, #0]
 800212e:	699b      	ldr	r3, [r3, #24]
 8002130:	2b00      	cmp	r3, #0
 8002132:	d079      	beq.n	8002228 <HAL_RCC_OscConfig+0x760>
 8002134:	2301      	movs	r3, #1
 8002136:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800213a:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 800213e:	fa93 f3a3 	rbit	r3, r3
 8002142:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
  return result;
 8002146:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800214a:	fab3 f383 	clz	r3, r3
 800214e:	b2db      	uxtb	r3, r3
 8002150:	461a      	mov	r2, r3
 8002152:	4bab      	ldr	r3, [pc, #684]	@ (8002400 <HAL_RCC_OscConfig+0x938>)
 8002154:	4413      	add	r3, r2
 8002156:	009b      	lsls	r3, r3, #2
 8002158:	461a      	mov	r2, r3
 800215a:	2301      	movs	r3, #1
 800215c:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800215e:	f7ff f983 	bl	8001468 <HAL_GetTick>
 8002162:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002166:	e00a      	b.n	800217e <HAL_RCC_OscConfig+0x6b6>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002168:	f7ff f97e 	bl	8001468 <HAL_GetTick>
 800216c:	4602      	mov	r2, r0
 800216e:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8002172:	1ad3      	subs	r3, r2, r3
 8002174:	2b02      	cmp	r3, #2
 8002176:	d902      	bls.n	800217e <HAL_RCC_OscConfig+0x6b6>
        {
          return HAL_TIMEOUT;
 8002178:	2303      	movs	r3, #3
 800217a:	f000 bcdb 	b.w	8002b34 <HAL_RCC_OscConfig+0x106c>
 800217e:	2302      	movs	r3, #2
 8002180:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002184:	f8d7 3108 	ldr.w	r3, [r7, #264]	@ 0x108
 8002188:	fa93 f3a3 	rbit	r3, r3
 800218c:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8002190:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002194:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 8002198:	2202      	movs	r2, #2
 800219a:	601a      	str	r2, [r3, #0]
 800219c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80021a0:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 80021a4:	681b      	ldr	r3, [r3, #0]
 80021a6:	fa93 f2a3 	rbit	r2, r3
 80021aa:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80021ae:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80021b2:	601a      	str	r2, [r3, #0]
 80021b4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80021b8:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80021bc:	2202      	movs	r2, #2
 80021be:	601a      	str	r2, [r3, #0]
 80021c0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80021c4:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80021c8:	681b      	ldr	r3, [r3, #0]
 80021ca:	fa93 f2a3 	rbit	r2, r3
 80021ce:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80021d2:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 80021d6:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80021d8:	4b88      	ldr	r3, [pc, #544]	@ (80023fc <HAL_RCC_OscConfig+0x934>)
 80021da:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80021dc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80021e0:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 80021e4:	2102      	movs	r1, #2
 80021e6:	6019      	str	r1, [r3, #0]
 80021e8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80021ec:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 80021f0:	681b      	ldr	r3, [r3, #0]
 80021f2:	fa93 f1a3 	rbit	r1, r3
 80021f6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80021fa:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 80021fe:	6019      	str	r1, [r3, #0]
  return result;
 8002200:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002204:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8002208:	681b      	ldr	r3, [r3, #0]
 800220a:	fab3 f383 	clz	r3, r3
 800220e:	b2db      	uxtb	r3, r3
 8002210:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8002214:	b2db      	uxtb	r3, r3
 8002216:	f003 031f 	and.w	r3, r3, #31
 800221a:	2101      	movs	r1, #1
 800221c:	fa01 f303 	lsl.w	r3, r1, r3
 8002220:	4013      	ands	r3, r2
 8002222:	2b00      	cmp	r3, #0
 8002224:	d0a0      	beq.n	8002168 <HAL_RCC_OscConfig+0x6a0>
 8002226:	e08d      	b.n	8002344 <HAL_RCC_OscConfig+0x87c>
 8002228:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800222c:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8002230:	2201      	movs	r2, #1
 8002232:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002234:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002238:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 800223c:	681b      	ldr	r3, [r3, #0]
 800223e:	fa93 f2a3 	rbit	r2, r3
 8002242:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002246:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 800224a:	601a      	str	r2, [r3, #0]
  return result;
 800224c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002250:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8002254:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002256:	fab3 f383 	clz	r3, r3
 800225a:	b2db      	uxtb	r3, r3
 800225c:	461a      	mov	r2, r3
 800225e:	4b68      	ldr	r3, [pc, #416]	@ (8002400 <HAL_RCC_OscConfig+0x938>)
 8002260:	4413      	add	r3, r2
 8002262:	009b      	lsls	r3, r3, #2
 8002264:	461a      	mov	r2, r3
 8002266:	2300      	movs	r3, #0
 8002268:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800226a:	f7ff f8fd 	bl	8001468 <HAL_GetTick>
 800226e:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002272:	e00a      	b.n	800228a <HAL_RCC_OscConfig+0x7c2>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002274:	f7ff f8f8 	bl	8001468 <HAL_GetTick>
 8002278:	4602      	mov	r2, r0
 800227a:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 800227e:	1ad3      	subs	r3, r2, r3
 8002280:	2b02      	cmp	r3, #2
 8002282:	d902      	bls.n	800228a <HAL_RCC_OscConfig+0x7c2>
        {
          return HAL_TIMEOUT;
 8002284:	2303      	movs	r3, #3
 8002286:	f000 bc55 	b.w	8002b34 <HAL_RCC_OscConfig+0x106c>
 800228a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800228e:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8002292:	2202      	movs	r2, #2
 8002294:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002296:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800229a:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 800229e:	681b      	ldr	r3, [r3, #0]
 80022a0:	fa93 f2a3 	rbit	r2, r3
 80022a4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80022a8:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 80022ac:	601a      	str	r2, [r3, #0]
 80022ae:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80022b2:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 80022b6:	2202      	movs	r2, #2
 80022b8:	601a      	str	r2, [r3, #0]
 80022ba:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80022be:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 80022c2:	681b      	ldr	r3, [r3, #0]
 80022c4:	fa93 f2a3 	rbit	r2, r3
 80022c8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80022cc:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 80022d0:	601a      	str	r2, [r3, #0]
 80022d2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80022d6:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 80022da:	2202      	movs	r2, #2
 80022dc:	601a      	str	r2, [r3, #0]
 80022de:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80022e2:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 80022e6:	681b      	ldr	r3, [r3, #0]
 80022e8:	fa93 f2a3 	rbit	r2, r3
 80022ec:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80022f0:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 80022f4:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80022f6:	4b41      	ldr	r3, [pc, #260]	@ (80023fc <HAL_RCC_OscConfig+0x934>)
 80022f8:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80022fa:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80022fe:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 8002302:	2102      	movs	r1, #2
 8002304:	6019      	str	r1, [r3, #0]
 8002306:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800230a:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 800230e:	681b      	ldr	r3, [r3, #0]
 8002310:	fa93 f1a3 	rbit	r1, r3
 8002314:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002318:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 800231c:	6019      	str	r1, [r3, #0]
  return result;
 800231e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002322:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8002326:	681b      	ldr	r3, [r3, #0]
 8002328:	fab3 f383 	clz	r3, r3
 800232c:	b2db      	uxtb	r3, r3
 800232e:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8002332:	b2db      	uxtb	r3, r3
 8002334:	f003 031f 	and.w	r3, r3, #31
 8002338:	2101      	movs	r1, #1
 800233a:	fa01 f303 	lsl.w	r3, r1, r3
 800233e:	4013      	ands	r3, r2
 8002340:	2b00      	cmp	r3, #0
 8002342:	d197      	bne.n	8002274 <HAL_RCC_OscConfig+0x7ac>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002344:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002348:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800234c:	681b      	ldr	r3, [r3, #0]
 800234e:	681b      	ldr	r3, [r3, #0]
 8002350:	f003 0304 	and.w	r3, r3, #4
 8002354:	2b00      	cmp	r3, #0
 8002356:	f000 81a1 	beq.w	800269c <HAL_RCC_OscConfig+0xbd4>
  {
    FlagStatus       pwrclkchanged = RESET;
 800235a:	2300      	movs	r3, #0
 800235c:	f887 31ff 	strb.w	r3, [r7, #511]	@ 0x1ff
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002360:	4b26      	ldr	r3, [pc, #152]	@ (80023fc <HAL_RCC_OscConfig+0x934>)
 8002362:	69db      	ldr	r3, [r3, #28]
 8002364:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002368:	2b00      	cmp	r3, #0
 800236a:	d116      	bne.n	800239a <HAL_RCC_OscConfig+0x8d2>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800236c:	4b23      	ldr	r3, [pc, #140]	@ (80023fc <HAL_RCC_OscConfig+0x934>)
 800236e:	69db      	ldr	r3, [r3, #28]
 8002370:	4a22      	ldr	r2, [pc, #136]	@ (80023fc <HAL_RCC_OscConfig+0x934>)
 8002372:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002376:	61d3      	str	r3, [r2, #28]
 8002378:	4b20      	ldr	r3, [pc, #128]	@ (80023fc <HAL_RCC_OscConfig+0x934>)
 800237a:	69db      	ldr	r3, [r3, #28]
 800237c:	f003 5280 	and.w	r2, r3, #268435456	@ 0x10000000
 8002380:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002384:	f5a3 73fc 	sub.w	r3, r3, #504	@ 0x1f8
 8002388:	601a      	str	r2, [r3, #0]
 800238a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800238e:	f5a3 73fc 	sub.w	r3, r3, #504	@ 0x1f8
 8002392:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 8002394:	2301      	movs	r3, #1
 8002396:	f887 31ff 	strb.w	r3, [r7, #511]	@ 0x1ff
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800239a:	4b1a      	ldr	r3, [pc, #104]	@ (8002404 <HAL_RCC_OscConfig+0x93c>)
 800239c:	681b      	ldr	r3, [r3, #0]
 800239e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80023a2:	2b00      	cmp	r3, #0
 80023a4:	d11a      	bne.n	80023dc <HAL_RCC_OscConfig+0x914>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80023a6:	4b17      	ldr	r3, [pc, #92]	@ (8002404 <HAL_RCC_OscConfig+0x93c>)
 80023a8:	681b      	ldr	r3, [r3, #0]
 80023aa:	4a16      	ldr	r2, [pc, #88]	@ (8002404 <HAL_RCC_OscConfig+0x93c>)
 80023ac:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80023b0:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80023b2:	f7ff f859 	bl	8001468 <HAL_GetTick>
 80023b6:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80023ba:	e009      	b.n	80023d0 <HAL_RCC_OscConfig+0x908>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80023bc:	f7ff f854 	bl	8001468 <HAL_GetTick>
 80023c0:	4602      	mov	r2, r0
 80023c2:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 80023c6:	1ad3      	subs	r3, r2, r3
 80023c8:	2b64      	cmp	r3, #100	@ 0x64
 80023ca:	d901      	bls.n	80023d0 <HAL_RCC_OscConfig+0x908>
        {
          return HAL_TIMEOUT;
 80023cc:	2303      	movs	r3, #3
 80023ce:	e3b1      	b.n	8002b34 <HAL_RCC_OscConfig+0x106c>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80023d0:	4b0c      	ldr	r3, [pc, #48]	@ (8002404 <HAL_RCC_OscConfig+0x93c>)
 80023d2:	681b      	ldr	r3, [r3, #0]
 80023d4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80023d8:	2b00      	cmp	r3, #0
 80023da:	d0ef      	beq.n	80023bc <HAL_RCC_OscConfig+0x8f4>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80023dc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80023e0:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80023e4:	681b      	ldr	r3, [r3, #0]
 80023e6:	68db      	ldr	r3, [r3, #12]
 80023e8:	2b01      	cmp	r3, #1
 80023ea:	d10d      	bne.n	8002408 <HAL_RCC_OscConfig+0x940>
 80023ec:	4b03      	ldr	r3, [pc, #12]	@ (80023fc <HAL_RCC_OscConfig+0x934>)
 80023ee:	6a1b      	ldr	r3, [r3, #32]
 80023f0:	4a02      	ldr	r2, [pc, #8]	@ (80023fc <HAL_RCC_OscConfig+0x934>)
 80023f2:	f043 0301 	orr.w	r3, r3, #1
 80023f6:	6213      	str	r3, [r2, #32]
 80023f8:	e03c      	b.n	8002474 <HAL_RCC_OscConfig+0x9ac>
 80023fa:	bf00      	nop
 80023fc:	40021000 	.word	0x40021000
 8002400:	10908120 	.word	0x10908120
 8002404:	40007000 	.word	0x40007000
 8002408:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800240c:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002410:	681b      	ldr	r3, [r3, #0]
 8002412:	68db      	ldr	r3, [r3, #12]
 8002414:	2b00      	cmp	r3, #0
 8002416:	d10c      	bne.n	8002432 <HAL_RCC_OscConfig+0x96a>
 8002418:	4bc1      	ldr	r3, [pc, #772]	@ (8002720 <HAL_RCC_OscConfig+0xc58>)
 800241a:	6a1b      	ldr	r3, [r3, #32]
 800241c:	4ac0      	ldr	r2, [pc, #768]	@ (8002720 <HAL_RCC_OscConfig+0xc58>)
 800241e:	f023 0301 	bic.w	r3, r3, #1
 8002422:	6213      	str	r3, [r2, #32]
 8002424:	4bbe      	ldr	r3, [pc, #760]	@ (8002720 <HAL_RCC_OscConfig+0xc58>)
 8002426:	6a1b      	ldr	r3, [r3, #32]
 8002428:	4abd      	ldr	r2, [pc, #756]	@ (8002720 <HAL_RCC_OscConfig+0xc58>)
 800242a:	f023 0304 	bic.w	r3, r3, #4
 800242e:	6213      	str	r3, [r2, #32]
 8002430:	e020      	b.n	8002474 <HAL_RCC_OscConfig+0x9ac>
 8002432:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002436:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800243a:	681b      	ldr	r3, [r3, #0]
 800243c:	68db      	ldr	r3, [r3, #12]
 800243e:	2b05      	cmp	r3, #5
 8002440:	d10c      	bne.n	800245c <HAL_RCC_OscConfig+0x994>
 8002442:	4bb7      	ldr	r3, [pc, #732]	@ (8002720 <HAL_RCC_OscConfig+0xc58>)
 8002444:	6a1b      	ldr	r3, [r3, #32]
 8002446:	4ab6      	ldr	r2, [pc, #728]	@ (8002720 <HAL_RCC_OscConfig+0xc58>)
 8002448:	f043 0304 	orr.w	r3, r3, #4
 800244c:	6213      	str	r3, [r2, #32]
 800244e:	4bb4      	ldr	r3, [pc, #720]	@ (8002720 <HAL_RCC_OscConfig+0xc58>)
 8002450:	6a1b      	ldr	r3, [r3, #32]
 8002452:	4ab3      	ldr	r2, [pc, #716]	@ (8002720 <HAL_RCC_OscConfig+0xc58>)
 8002454:	f043 0301 	orr.w	r3, r3, #1
 8002458:	6213      	str	r3, [r2, #32]
 800245a:	e00b      	b.n	8002474 <HAL_RCC_OscConfig+0x9ac>
 800245c:	4bb0      	ldr	r3, [pc, #704]	@ (8002720 <HAL_RCC_OscConfig+0xc58>)
 800245e:	6a1b      	ldr	r3, [r3, #32]
 8002460:	4aaf      	ldr	r2, [pc, #700]	@ (8002720 <HAL_RCC_OscConfig+0xc58>)
 8002462:	f023 0301 	bic.w	r3, r3, #1
 8002466:	6213      	str	r3, [r2, #32]
 8002468:	4bad      	ldr	r3, [pc, #692]	@ (8002720 <HAL_RCC_OscConfig+0xc58>)
 800246a:	6a1b      	ldr	r3, [r3, #32]
 800246c:	4aac      	ldr	r2, [pc, #688]	@ (8002720 <HAL_RCC_OscConfig+0xc58>)
 800246e:	f023 0304 	bic.w	r3, r3, #4
 8002472:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002474:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002478:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800247c:	681b      	ldr	r3, [r3, #0]
 800247e:	68db      	ldr	r3, [r3, #12]
 8002480:	2b00      	cmp	r3, #0
 8002482:	f000 8081 	beq.w	8002588 <HAL_RCC_OscConfig+0xac0>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002486:	f7fe ffef 	bl	8001468 <HAL_GetTick>
 800248a:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800248e:	e00b      	b.n	80024a8 <HAL_RCC_OscConfig+0x9e0>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002490:	f7fe ffea 	bl	8001468 <HAL_GetTick>
 8002494:	4602      	mov	r2, r0
 8002496:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 800249a:	1ad3      	subs	r3, r2, r3
 800249c:	f241 3288 	movw	r2, #5000	@ 0x1388
 80024a0:	4293      	cmp	r3, r2
 80024a2:	d901      	bls.n	80024a8 <HAL_RCC_OscConfig+0x9e0>
        {
          return HAL_TIMEOUT;
 80024a4:	2303      	movs	r3, #3
 80024a6:	e345      	b.n	8002b34 <HAL_RCC_OscConfig+0x106c>
 80024a8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80024ac:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 80024b0:	2202      	movs	r2, #2
 80024b2:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80024b4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80024b8:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 80024bc:	681b      	ldr	r3, [r3, #0]
 80024be:	fa93 f2a3 	rbit	r2, r3
 80024c2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80024c6:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 80024ca:	601a      	str	r2, [r3, #0]
 80024cc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80024d0:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 80024d4:	2202      	movs	r2, #2
 80024d6:	601a      	str	r2, [r3, #0]
 80024d8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80024dc:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 80024e0:	681b      	ldr	r3, [r3, #0]
 80024e2:	fa93 f2a3 	rbit	r2, r3
 80024e6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80024ea:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 80024ee:	601a      	str	r2, [r3, #0]
  return result;
 80024f0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80024f4:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 80024f8:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80024fa:	fab3 f383 	clz	r3, r3
 80024fe:	b2db      	uxtb	r3, r3
 8002500:	095b      	lsrs	r3, r3, #5
 8002502:	b2db      	uxtb	r3, r3
 8002504:	f043 0302 	orr.w	r3, r3, #2
 8002508:	b2db      	uxtb	r3, r3
 800250a:	2b02      	cmp	r3, #2
 800250c:	d102      	bne.n	8002514 <HAL_RCC_OscConfig+0xa4c>
 800250e:	4b84      	ldr	r3, [pc, #528]	@ (8002720 <HAL_RCC_OscConfig+0xc58>)
 8002510:	6a1b      	ldr	r3, [r3, #32]
 8002512:	e013      	b.n	800253c <HAL_RCC_OscConfig+0xa74>
 8002514:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002518:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 800251c:	2202      	movs	r2, #2
 800251e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002520:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002524:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 8002528:	681b      	ldr	r3, [r3, #0]
 800252a:	fa93 f2a3 	rbit	r2, r3
 800252e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002532:	f5a3 73aa 	sub.w	r3, r3, #340	@ 0x154
 8002536:	601a      	str	r2, [r3, #0]
 8002538:	4b79      	ldr	r3, [pc, #484]	@ (8002720 <HAL_RCC_OscConfig+0xc58>)
 800253a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800253c:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002540:	f5a2 72ac 	sub.w	r2, r2, #344	@ 0x158
 8002544:	2102      	movs	r1, #2
 8002546:	6011      	str	r1, [r2, #0]
 8002548:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 800254c:	f5a2 72ac 	sub.w	r2, r2, #344	@ 0x158
 8002550:	6812      	ldr	r2, [r2, #0]
 8002552:	fa92 f1a2 	rbit	r1, r2
 8002556:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 800255a:	f5a2 72ae 	sub.w	r2, r2, #348	@ 0x15c
 800255e:	6011      	str	r1, [r2, #0]
  return result;
 8002560:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002564:	f5a2 72ae 	sub.w	r2, r2, #348	@ 0x15c
 8002568:	6812      	ldr	r2, [r2, #0]
 800256a:	fab2 f282 	clz	r2, r2
 800256e:	b2d2      	uxtb	r2, r2
 8002570:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8002574:	b2d2      	uxtb	r2, r2
 8002576:	f002 021f 	and.w	r2, r2, #31
 800257a:	2101      	movs	r1, #1
 800257c:	fa01 f202 	lsl.w	r2, r1, r2
 8002580:	4013      	ands	r3, r2
 8002582:	2b00      	cmp	r3, #0
 8002584:	d084      	beq.n	8002490 <HAL_RCC_OscConfig+0x9c8>
 8002586:	e07f      	b.n	8002688 <HAL_RCC_OscConfig+0xbc0>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002588:	f7fe ff6e 	bl	8001468 <HAL_GetTick>
 800258c:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002590:	e00b      	b.n	80025aa <HAL_RCC_OscConfig+0xae2>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002592:	f7fe ff69 	bl	8001468 <HAL_GetTick>
 8002596:	4602      	mov	r2, r0
 8002598:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 800259c:	1ad3      	subs	r3, r2, r3
 800259e:	f241 3288 	movw	r2, #5000	@ 0x1388
 80025a2:	4293      	cmp	r3, r2
 80025a4:	d901      	bls.n	80025aa <HAL_RCC_OscConfig+0xae2>
        {
          return HAL_TIMEOUT;
 80025a6:	2303      	movs	r3, #3
 80025a8:	e2c4      	b.n	8002b34 <HAL_RCC_OscConfig+0x106c>
 80025aa:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80025ae:	f5a3 73b0 	sub.w	r3, r3, #352	@ 0x160
 80025b2:	2202      	movs	r2, #2
 80025b4:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80025b6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80025ba:	f5a3 73b0 	sub.w	r3, r3, #352	@ 0x160
 80025be:	681b      	ldr	r3, [r3, #0]
 80025c0:	fa93 f2a3 	rbit	r2, r3
 80025c4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80025c8:	f5a3 73b2 	sub.w	r3, r3, #356	@ 0x164
 80025cc:	601a      	str	r2, [r3, #0]
 80025ce:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80025d2:	f5a3 73b4 	sub.w	r3, r3, #360	@ 0x168
 80025d6:	2202      	movs	r2, #2
 80025d8:	601a      	str	r2, [r3, #0]
 80025da:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80025de:	f5a3 73b4 	sub.w	r3, r3, #360	@ 0x168
 80025e2:	681b      	ldr	r3, [r3, #0]
 80025e4:	fa93 f2a3 	rbit	r2, r3
 80025e8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80025ec:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 80025f0:	601a      	str	r2, [r3, #0]
  return result;
 80025f2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80025f6:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 80025fa:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80025fc:	fab3 f383 	clz	r3, r3
 8002600:	b2db      	uxtb	r3, r3
 8002602:	095b      	lsrs	r3, r3, #5
 8002604:	b2db      	uxtb	r3, r3
 8002606:	f043 0302 	orr.w	r3, r3, #2
 800260a:	b2db      	uxtb	r3, r3
 800260c:	2b02      	cmp	r3, #2
 800260e:	d102      	bne.n	8002616 <HAL_RCC_OscConfig+0xb4e>
 8002610:	4b43      	ldr	r3, [pc, #268]	@ (8002720 <HAL_RCC_OscConfig+0xc58>)
 8002612:	6a1b      	ldr	r3, [r3, #32]
 8002614:	e013      	b.n	800263e <HAL_RCC_OscConfig+0xb76>
 8002616:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800261a:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 800261e:	2202      	movs	r2, #2
 8002620:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002622:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002626:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 800262a:	681b      	ldr	r3, [r3, #0]
 800262c:	fa93 f2a3 	rbit	r2, r3
 8002630:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002634:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8002638:	601a      	str	r2, [r3, #0]
 800263a:	4b39      	ldr	r3, [pc, #228]	@ (8002720 <HAL_RCC_OscConfig+0xc58>)
 800263c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800263e:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002642:	f5a2 72bc 	sub.w	r2, r2, #376	@ 0x178
 8002646:	2102      	movs	r1, #2
 8002648:	6011      	str	r1, [r2, #0]
 800264a:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 800264e:	f5a2 72bc 	sub.w	r2, r2, #376	@ 0x178
 8002652:	6812      	ldr	r2, [r2, #0]
 8002654:	fa92 f1a2 	rbit	r1, r2
 8002658:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 800265c:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 8002660:	6011      	str	r1, [r2, #0]
  return result;
 8002662:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002666:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 800266a:	6812      	ldr	r2, [r2, #0]
 800266c:	fab2 f282 	clz	r2, r2
 8002670:	b2d2      	uxtb	r2, r2
 8002672:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8002676:	b2d2      	uxtb	r2, r2
 8002678:	f002 021f 	and.w	r2, r2, #31
 800267c:	2101      	movs	r1, #1
 800267e:	fa01 f202 	lsl.w	r2, r1, r2
 8002682:	4013      	ands	r3, r2
 8002684:	2b00      	cmp	r3, #0
 8002686:	d184      	bne.n	8002592 <HAL_RCC_OscConfig+0xaca>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8002688:	f897 31ff 	ldrb.w	r3, [r7, #511]	@ 0x1ff
 800268c:	2b01      	cmp	r3, #1
 800268e:	d105      	bne.n	800269c <HAL_RCC_OscConfig+0xbd4>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002690:	4b23      	ldr	r3, [pc, #140]	@ (8002720 <HAL_RCC_OscConfig+0xc58>)
 8002692:	69db      	ldr	r3, [r3, #28]
 8002694:	4a22      	ldr	r2, [pc, #136]	@ (8002720 <HAL_RCC_OscConfig+0xc58>)
 8002696:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800269a:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800269c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80026a0:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80026a4:	681b      	ldr	r3, [r3, #0]
 80026a6:	69db      	ldr	r3, [r3, #28]
 80026a8:	2b00      	cmp	r3, #0
 80026aa:	f000 8242 	beq.w	8002b32 <HAL_RCC_OscConfig+0x106a>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80026ae:	4b1c      	ldr	r3, [pc, #112]	@ (8002720 <HAL_RCC_OscConfig+0xc58>)
 80026b0:	685b      	ldr	r3, [r3, #4]
 80026b2:	f003 030c 	and.w	r3, r3, #12
 80026b6:	2b08      	cmp	r3, #8
 80026b8:	f000 8213 	beq.w	8002ae2 <HAL_RCC_OscConfig+0x101a>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80026bc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80026c0:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80026c4:	681b      	ldr	r3, [r3, #0]
 80026c6:	69db      	ldr	r3, [r3, #28]
 80026c8:	2b02      	cmp	r3, #2
 80026ca:	f040 8162 	bne.w	8002992 <HAL_RCC_OscConfig+0xeca>
 80026ce:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80026d2:	f5a3 73c0 	sub.w	r3, r3, #384	@ 0x180
 80026d6:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 80026da:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80026dc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80026e0:	f5a3 73c0 	sub.w	r3, r3, #384	@ 0x180
 80026e4:	681b      	ldr	r3, [r3, #0]
 80026e6:	fa93 f2a3 	rbit	r2, r3
 80026ea:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80026ee:	f5a3 73c2 	sub.w	r3, r3, #388	@ 0x184
 80026f2:	601a      	str	r2, [r3, #0]
  return result;
 80026f4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80026f8:	f5a3 73c2 	sub.w	r3, r3, #388	@ 0x184
 80026fc:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80026fe:	fab3 f383 	clz	r3, r3
 8002702:	b2db      	uxtb	r3, r3
 8002704:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8002708:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 800270c:	009b      	lsls	r3, r3, #2
 800270e:	461a      	mov	r2, r3
 8002710:	2300      	movs	r3, #0
 8002712:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002714:	f7fe fea8 	bl	8001468 <HAL_GetTick>
 8002718:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800271c:	e00c      	b.n	8002738 <HAL_RCC_OscConfig+0xc70>
 800271e:	bf00      	nop
 8002720:	40021000 	.word	0x40021000
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002724:	f7fe fea0 	bl	8001468 <HAL_GetTick>
 8002728:	4602      	mov	r2, r0
 800272a:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 800272e:	1ad3      	subs	r3, r2, r3
 8002730:	2b02      	cmp	r3, #2
 8002732:	d901      	bls.n	8002738 <HAL_RCC_OscConfig+0xc70>
          {
            return HAL_TIMEOUT;
 8002734:	2303      	movs	r3, #3
 8002736:	e1fd      	b.n	8002b34 <HAL_RCC_OscConfig+0x106c>
 8002738:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800273c:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 8002740:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002744:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002746:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800274a:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 800274e:	681b      	ldr	r3, [r3, #0]
 8002750:	fa93 f2a3 	rbit	r2, r3
 8002754:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002758:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 800275c:	601a      	str	r2, [r3, #0]
  return result;
 800275e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002762:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 8002766:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002768:	fab3 f383 	clz	r3, r3
 800276c:	b2db      	uxtb	r3, r3
 800276e:	095b      	lsrs	r3, r3, #5
 8002770:	b2db      	uxtb	r3, r3
 8002772:	f043 0301 	orr.w	r3, r3, #1
 8002776:	b2db      	uxtb	r3, r3
 8002778:	2b01      	cmp	r3, #1
 800277a:	d102      	bne.n	8002782 <HAL_RCC_OscConfig+0xcba>
 800277c:	4bb0      	ldr	r3, [pc, #704]	@ (8002a40 <HAL_RCC_OscConfig+0xf78>)
 800277e:	681b      	ldr	r3, [r3, #0]
 8002780:	e027      	b.n	80027d2 <HAL_RCC_OscConfig+0xd0a>
 8002782:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002786:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 800278a:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 800278e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002790:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002794:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 8002798:	681b      	ldr	r3, [r3, #0]
 800279a:	fa93 f2a3 	rbit	r2, r3
 800279e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80027a2:	f5a3 73ca 	sub.w	r3, r3, #404	@ 0x194
 80027a6:	601a      	str	r2, [r3, #0]
 80027a8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80027ac:	f5a3 73cc 	sub.w	r3, r3, #408	@ 0x198
 80027b0:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80027b4:	601a      	str	r2, [r3, #0]
 80027b6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80027ba:	f5a3 73cc 	sub.w	r3, r3, #408	@ 0x198
 80027be:	681b      	ldr	r3, [r3, #0]
 80027c0:	fa93 f2a3 	rbit	r2, r3
 80027c4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80027c8:	f5a3 73ce 	sub.w	r3, r3, #412	@ 0x19c
 80027cc:	601a      	str	r2, [r3, #0]
 80027ce:	4b9c      	ldr	r3, [pc, #624]	@ (8002a40 <HAL_RCC_OscConfig+0xf78>)
 80027d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80027d2:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80027d6:	f5a2 72d0 	sub.w	r2, r2, #416	@ 0x1a0
 80027da:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 80027de:	6011      	str	r1, [r2, #0]
 80027e0:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80027e4:	f5a2 72d0 	sub.w	r2, r2, #416	@ 0x1a0
 80027e8:	6812      	ldr	r2, [r2, #0]
 80027ea:	fa92 f1a2 	rbit	r1, r2
 80027ee:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80027f2:	f5a2 72d2 	sub.w	r2, r2, #420	@ 0x1a4
 80027f6:	6011      	str	r1, [r2, #0]
  return result;
 80027f8:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80027fc:	f5a2 72d2 	sub.w	r2, r2, #420	@ 0x1a4
 8002800:	6812      	ldr	r2, [r2, #0]
 8002802:	fab2 f282 	clz	r2, r2
 8002806:	b2d2      	uxtb	r2, r2
 8002808:	f042 0220 	orr.w	r2, r2, #32
 800280c:	b2d2      	uxtb	r2, r2
 800280e:	f002 021f 	and.w	r2, r2, #31
 8002812:	2101      	movs	r1, #1
 8002814:	fa01 f202 	lsl.w	r2, r1, r2
 8002818:	4013      	ands	r3, r2
 800281a:	2b00      	cmp	r3, #0
 800281c:	d182      	bne.n	8002724 <HAL_RCC_OscConfig+0xc5c>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
#else
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800281e:	4b88      	ldr	r3, [pc, #544]	@ (8002a40 <HAL_RCC_OscConfig+0xf78>)
 8002820:	685b      	ldr	r3, [r3, #4]
 8002822:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8002826:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800282a:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800282e:	681b      	ldr	r3, [r3, #0]
 8002830:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8002832:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002836:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800283a:	681b      	ldr	r3, [r3, #0]
 800283c:	6a1b      	ldr	r3, [r3, #32]
 800283e:	430b      	orrs	r3, r1
 8002840:	497f      	ldr	r1, [pc, #508]	@ (8002a40 <HAL_RCC_OscConfig+0xf78>)
 8002842:	4313      	orrs	r3, r2
 8002844:	604b      	str	r3, [r1, #4]
 8002846:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800284a:	f5a3 73d4 	sub.w	r3, r3, #424	@ 0x1a8
 800284e:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8002852:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002854:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002858:	f5a3 73d4 	sub.w	r3, r3, #424	@ 0x1a8
 800285c:	681b      	ldr	r3, [r3, #0]
 800285e:	fa93 f2a3 	rbit	r2, r3
 8002862:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002866:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 800286a:	601a      	str	r2, [r3, #0]
  return result;
 800286c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002870:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 8002874:	681b      	ldr	r3, [r3, #0]
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002876:	fab3 f383 	clz	r3, r3
 800287a:	b2db      	uxtb	r3, r3
 800287c:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8002880:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8002884:	009b      	lsls	r3, r3, #2
 8002886:	461a      	mov	r2, r3
 8002888:	2301      	movs	r3, #1
 800288a:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800288c:	f7fe fdec 	bl	8001468 <HAL_GetTick>
 8002890:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002894:	e009      	b.n	80028aa <HAL_RCC_OscConfig+0xde2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002896:	f7fe fde7 	bl	8001468 <HAL_GetTick>
 800289a:	4602      	mov	r2, r0
 800289c:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 80028a0:	1ad3      	subs	r3, r2, r3
 80028a2:	2b02      	cmp	r3, #2
 80028a4:	d901      	bls.n	80028aa <HAL_RCC_OscConfig+0xde2>
          {
            return HAL_TIMEOUT;
 80028a6:	2303      	movs	r3, #3
 80028a8:	e144      	b.n	8002b34 <HAL_RCC_OscConfig+0x106c>
 80028aa:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80028ae:	f5a3 73d8 	sub.w	r3, r3, #432	@ 0x1b0
 80028b2:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80028b6:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80028b8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80028bc:	f5a3 73d8 	sub.w	r3, r3, #432	@ 0x1b0
 80028c0:	681b      	ldr	r3, [r3, #0]
 80028c2:	fa93 f2a3 	rbit	r2, r3
 80028c6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80028ca:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 80028ce:	601a      	str	r2, [r3, #0]
  return result;
 80028d0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80028d4:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 80028d8:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80028da:	fab3 f383 	clz	r3, r3
 80028de:	b2db      	uxtb	r3, r3
 80028e0:	095b      	lsrs	r3, r3, #5
 80028e2:	b2db      	uxtb	r3, r3
 80028e4:	f043 0301 	orr.w	r3, r3, #1
 80028e8:	b2db      	uxtb	r3, r3
 80028ea:	2b01      	cmp	r3, #1
 80028ec:	d102      	bne.n	80028f4 <HAL_RCC_OscConfig+0xe2c>
 80028ee:	4b54      	ldr	r3, [pc, #336]	@ (8002a40 <HAL_RCC_OscConfig+0xf78>)
 80028f0:	681b      	ldr	r3, [r3, #0]
 80028f2:	e027      	b.n	8002944 <HAL_RCC_OscConfig+0xe7c>
 80028f4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80028f8:	f5a3 73dc 	sub.w	r3, r3, #440	@ 0x1b8
 80028fc:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002900:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002902:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002906:	f5a3 73dc 	sub.w	r3, r3, #440	@ 0x1b8
 800290a:	681b      	ldr	r3, [r3, #0]
 800290c:	fa93 f2a3 	rbit	r2, r3
 8002910:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002914:	f5a3 73de 	sub.w	r3, r3, #444	@ 0x1bc
 8002918:	601a      	str	r2, [r3, #0]
 800291a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800291e:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 8002922:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002926:	601a      	str	r2, [r3, #0]
 8002928:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800292c:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 8002930:	681b      	ldr	r3, [r3, #0]
 8002932:	fa93 f2a3 	rbit	r2, r3
 8002936:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800293a:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 800293e:	601a      	str	r2, [r3, #0]
 8002940:	4b3f      	ldr	r3, [pc, #252]	@ (8002a40 <HAL_RCC_OscConfig+0xf78>)
 8002942:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002944:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002948:	f5a2 72e4 	sub.w	r2, r2, #456	@ 0x1c8
 800294c:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 8002950:	6011      	str	r1, [r2, #0]
 8002952:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002956:	f5a2 72e4 	sub.w	r2, r2, #456	@ 0x1c8
 800295a:	6812      	ldr	r2, [r2, #0]
 800295c:	fa92 f1a2 	rbit	r1, r2
 8002960:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002964:	f5a2 72e6 	sub.w	r2, r2, #460	@ 0x1cc
 8002968:	6011      	str	r1, [r2, #0]
  return result;
 800296a:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 800296e:	f5a2 72e6 	sub.w	r2, r2, #460	@ 0x1cc
 8002972:	6812      	ldr	r2, [r2, #0]
 8002974:	fab2 f282 	clz	r2, r2
 8002978:	b2d2      	uxtb	r2, r2
 800297a:	f042 0220 	orr.w	r2, r2, #32
 800297e:	b2d2      	uxtb	r2, r2
 8002980:	f002 021f 	and.w	r2, r2, #31
 8002984:	2101      	movs	r1, #1
 8002986:	fa01 f202 	lsl.w	r2, r1, r2
 800298a:	4013      	ands	r3, r2
 800298c:	2b00      	cmp	r3, #0
 800298e:	d082      	beq.n	8002896 <HAL_RCC_OscConfig+0xdce>
 8002990:	e0cf      	b.n	8002b32 <HAL_RCC_OscConfig+0x106a>
 8002992:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002996:	f5a3 73e8 	sub.w	r3, r3, #464	@ 0x1d0
 800299a:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800299e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80029a0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80029a4:	f5a3 73e8 	sub.w	r3, r3, #464	@ 0x1d0
 80029a8:	681b      	ldr	r3, [r3, #0]
 80029aa:	fa93 f2a3 	rbit	r2, r3
 80029ae:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80029b2:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 80029b6:	601a      	str	r2, [r3, #0]
  return result;
 80029b8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80029bc:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 80029c0:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80029c2:	fab3 f383 	clz	r3, r3
 80029c6:	b2db      	uxtb	r3, r3
 80029c8:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 80029cc:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 80029d0:	009b      	lsls	r3, r3, #2
 80029d2:	461a      	mov	r2, r3
 80029d4:	2300      	movs	r3, #0
 80029d6:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80029d8:	f7fe fd46 	bl	8001468 <HAL_GetTick>
 80029dc:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80029e0:	e009      	b.n	80029f6 <HAL_RCC_OscConfig+0xf2e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80029e2:	f7fe fd41 	bl	8001468 <HAL_GetTick>
 80029e6:	4602      	mov	r2, r0
 80029e8:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 80029ec:	1ad3      	subs	r3, r2, r3
 80029ee:	2b02      	cmp	r3, #2
 80029f0:	d901      	bls.n	80029f6 <HAL_RCC_OscConfig+0xf2e>
          {
            return HAL_TIMEOUT;
 80029f2:	2303      	movs	r3, #3
 80029f4:	e09e      	b.n	8002b34 <HAL_RCC_OscConfig+0x106c>
 80029f6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80029fa:	f5a3 73ec 	sub.w	r3, r3, #472	@ 0x1d8
 80029fe:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002a02:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a04:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002a08:	f5a3 73ec 	sub.w	r3, r3, #472	@ 0x1d8
 8002a0c:	681b      	ldr	r3, [r3, #0]
 8002a0e:	fa93 f2a3 	rbit	r2, r3
 8002a12:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002a16:	f5a3 73ee 	sub.w	r3, r3, #476	@ 0x1dc
 8002a1a:	601a      	str	r2, [r3, #0]
  return result;
 8002a1c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002a20:	f5a3 73ee 	sub.w	r3, r3, #476	@ 0x1dc
 8002a24:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002a26:	fab3 f383 	clz	r3, r3
 8002a2a:	b2db      	uxtb	r3, r3
 8002a2c:	095b      	lsrs	r3, r3, #5
 8002a2e:	b2db      	uxtb	r3, r3
 8002a30:	f043 0301 	orr.w	r3, r3, #1
 8002a34:	b2db      	uxtb	r3, r3
 8002a36:	2b01      	cmp	r3, #1
 8002a38:	d104      	bne.n	8002a44 <HAL_RCC_OscConfig+0xf7c>
 8002a3a:	4b01      	ldr	r3, [pc, #4]	@ (8002a40 <HAL_RCC_OscConfig+0xf78>)
 8002a3c:	681b      	ldr	r3, [r3, #0]
 8002a3e:	e029      	b.n	8002a94 <HAL_RCC_OscConfig+0xfcc>
 8002a40:	40021000 	.word	0x40021000
 8002a44:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002a48:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 8002a4c:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002a50:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a52:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002a56:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 8002a5a:	681b      	ldr	r3, [r3, #0]
 8002a5c:	fa93 f2a3 	rbit	r2, r3
 8002a60:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002a64:	f5a3 73f2 	sub.w	r3, r3, #484	@ 0x1e4
 8002a68:	601a      	str	r2, [r3, #0]
 8002a6a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002a6e:	f5a3 73f4 	sub.w	r3, r3, #488	@ 0x1e8
 8002a72:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002a76:	601a      	str	r2, [r3, #0]
 8002a78:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002a7c:	f5a3 73f4 	sub.w	r3, r3, #488	@ 0x1e8
 8002a80:	681b      	ldr	r3, [r3, #0]
 8002a82:	fa93 f2a3 	rbit	r2, r3
 8002a86:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002a8a:	f5a3 73f6 	sub.w	r3, r3, #492	@ 0x1ec
 8002a8e:	601a      	str	r2, [r3, #0]
 8002a90:	4b2b      	ldr	r3, [pc, #172]	@ (8002b40 <HAL_RCC_OscConfig+0x1078>)
 8002a92:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a94:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002a98:	f5a2 72f8 	sub.w	r2, r2, #496	@ 0x1f0
 8002a9c:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 8002aa0:	6011      	str	r1, [r2, #0]
 8002aa2:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002aa6:	f5a2 72f8 	sub.w	r2, r2, #496	@ 0x1f0
 8002aaa:	6812      	ldr	r2, [r2, #0]
 8002aac:	fa92 f1a2 	rbit	r1, r2
 8002ab0:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002ab4:	f5a2 72fa 	sub.w	r2, r2, #500	@ 0x1f4
 8002ab8:	6011      	str	r1, [r2, #0]
  return result;
 8002aba:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002abe:	f5a2 72fa 	sub.w	r2, r2, #500	@ 0x1f4
 8002ac2:	6812      	ldr	r2, [r2, #0]
 8002ac4:	fab2 f282 	clz	r2, r2
 8002ac8:	b2d2      	uxtb	r2, r2
 8002aca:	f042 0220 	orr.w	r2, r2, #32
 8002ace:	b2d2      	uxtb	r2, r2
 8002ad0:	f002 021f 	and.w	r2, r2, #31
 8002ad4:	2101      	movs	r1, #1
 8002ad6:	fa01 f202 	lsl.w	r2, r1, r2
 8002ada:	4013      	ands	r3, r2
 8002adc:	2b00      	cmp	r3, #0
 8002ade:	d180      	bne.n	80029e2 <HAL_RCC_OscConfig+0xf1a>
 8002ae0:	e027      	b.n	8002b32 <HAL_RCC_OscConfig+0x106a>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002ae2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002ae6:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002aea:	681b      	ldr	r3, [r3, #0]
 8002aec:	69db      	ldr	r3, [r3, #28]
 8002aee:	2b01      	cmp	r3, #1
 8002af0:	d101      	bne.n	8002af6 <HAL_RCC_OscConfig+0x102e>
      {
        return HAL_ERROR;
 8002af2:	2301      	movs	r3, #1
 8002af4:	e01e      	b.n	8002b34 <HAL_RCC_OscConfig+0x106c>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002af6:	4b12      	ldr	r3, [pc, #72]	@ (8002b40 <HAL_RCC_OscConfig+0x1078>)
 8002af8:	685b      	ldr	r3, [r3, #4]
 8002afa:	f8c7 31f4 	str.w	r3, [r7, #500]	@ 0x1f4
        pll_config2 = RCC->CFGR2;
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8002afe:	f8d7 31f4 	ldr.w	r3, [r7, #500]	@ 0x1f4
 8002b02:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8002b06:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002b0a:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002b0e:	681b      	ldr	r3, [r3, #0]
 8002b10:	6a1b      	ldr	r3, [r3, #32]
 8002b12:	429a      	cmp	r2, r3
 8002b14:	d10b      	bne.n	8002b2e <HAL_RCC_OscConfig+0x1066>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
 8002b16:	f8d7 31f4 	ldr.w	r3, [r7, #500]	@ 0x1f4
 8002b1a:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8002b1e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002b22:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002b26:	681b      	ldr	r3, [r3, #0]
 8002b28:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8002b2a:	429a      	cmp	r2, r3
 8002b2c:	d001      	beq.n	8002b32 <HAL_RCC_OscConfig+0x106a>
#endif
        {
          return HAL_ERROR;
 8002b2e:	2301      	movs	r3, #1
 8002b30:	e000      	b.n	8002b34 <HAL_RCC_OscConfig+0x106c>
        }
      }
    }
  }

  return HAL_OK;
 8002b32:	2300      	movs	r3, #0
}
 8002b34:	4618      	mov	r0, r3
 8002b36:	f507 7700 	add.w	r7, r7, #512	@ 0x200
 8002b3a:	46bd      	mov	sp, r7
 8002b3c:	bd80      	pop	{r7, pc}
 8002b3e:	bf00      	nop
 8002b40:	40021000 	.word	0x40021000

08002b44 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002b44:	b580      	push	{r7, lr}
 8002b46:	b09e      	sub	sp, #120	@ 0x78
 8002b48:	af00      	add	r7, sp, #0
 8002b4a:	6078      	str	r0, [r7, #4]
 8002b4c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8002b4e:	2300      	movs	r3, #0
 8002b50:	677b      	str	r3, [r7, #116]	@ 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	2b00      	cmp	r3, #0
 8002b56:	d101      	bne.n	8002b5c <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8002b58:	2301      	movs	r3, #1
 8002b5a:	e162      	b.n	8002e22 <HAL_RCC_ClockConfig+0x2de>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002b5c:	4b90      	ldr	r3, [pc, #576]	@ (8002da0 <HAL_RCC_ClockConfig+0x25c>)
 8002b5e:	681b      	ldr	r3, [r3, #0]
 8002b60:	f003 0307 	and.w	r3, r3, #7
 8002b64:	683a      	ldr	r2, [r7, #0]
 8002b66:	429a      	cmp	r2, r3
 8002b68:	d910      	bls.n	8002b8c <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002b6a:	4b8d      	ldr	r3, [pc, #564]	@ (8002da0 <HAL_RCC_ClockConfig+0x25c>)
 8002b6c:	681b      	ldr	r3, [r3, #0]
 8002b6e:	f023 0207 	bic.w	r2, r3, #7
 8002b72:	498b      	ldr	r1, [pc, #556]	@ (8002da0 <HAL_RCC_ClockConfig+0x25c>)
 8002b74:	683b      	ldr	r3, [r7, #0]
 8002b76:	4313      	orrs	r3, r2
 8002b78:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002b7a:	4b89      	ldr	r3, [pc, #548]	@ (8002da0 <HAL_RCC_ClockConfig+0x25c>)
 8002b7c:	681b      	ldr	r3, [r3, #0]
 8002b7e:	f003 0307 	and.w	r3, r3, #7
 8002b82:	683a      	ldr	r2, [r7, #0]
 8002b84:	429a      	cmp	r2, r3
 8002b86:	d001      	beq.n	8002b8c <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8002b88:	2301      	movs	r3, #1
 8002b8a:	e14a      	b.n	8002e22 <HAL_RCC_ClockConfig+0x2de>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	681b      	ldr	r3, [r3, #0]
 8002b90:	f003 0302 	and.w	r3, r3, #2
 8002b94:	2b00      	cmp	r3, #0
 8002b96:	d008      	beq.n	8002baa <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002b98:	4b82      	ldr	r3, [pc, #520]	@ (8002da4 <HAL_RCC_ClockConfig+0x260>)
 8002b9a:	685b      	ldr	r3, [r3, #4]
 8002b9c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	689b      	ldr	r3, [r3, #8]
 8002ba4:	497f      	ldr	r1, [pc, #508]	@ (8002da4 <HAL_RCC_ClockConfig+0x260>)
 8002ba6:	4313      	orrs	r3, r2
 8002ba8:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	681b      	ldr	r3, [r3, #0]
 8002bae:	f003 0301 	and.w	r3, r3, #1
 8002bb2:	2b00      	cmp	r3, #0
 8002bb4:	f000 80dc 	beq.w	8002d70 <HAL_RCC_ClockConfig+0x22c>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	685b      	ldr	r3, [r3, #4]
 8002bbc:	2b01      	cmp	r3, #1
 8002bbe:	d13c      	bne.n	8002c3a <HAL_RCC_ClockConfig+0xf6>
 8002bc0:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002bc4:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002bc6:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8002bc8:	fa93 f3a3 	rbit	r3, r3
 8002bcc:	66fb      	str	r3, [r7, #108]	@ 0x6c
  return result;
 8002bce:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002bd0:	fab3 f383 	clz	r3, r3
 8002bd4:	b2db      	uxtb	r3, r3
 8002bd6:	095b      	lsrs	r3, r3, #5
 8002bd8:	b2db      	uxtb	r3, r3
 8002bda:	f043 0301 	orr.w	r3, r3, #1
 8002bde:	b2db      	uxtb	r3, r3
 8002be0:	2b01      	cmp	r3, #1
 8002be2:	d102      	bne.n	8002bea <HAL_RCC_ClockConfig+0xa6>
 8002be4:	4b6f      	ldr	r3, [pc, #444]	@ (8002da4 <HAL_RCC_ClockConfig+0x260>)
 8002be6:	681b      	ldr	r3, [r3, #0]
 8002be8:	e00f      	b.n	8002c0a <HAL_RCC_ClockConfig+0xc6>
 8002bea:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002bee:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002bf0:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8002bf2:	fa93 f3a3 	rbit	r3, r3
 8002bf6:	667b      	str	r3, [r7, #100]	@ 0x64
 8002bf8:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002bfc:	663b      	str	r3, [r7, #96]	@ 0x60
 8002bfe:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8002c00:	fa93 f3a3 	rbit	r3, r3
 8002c04:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8002c06:	4b67      	ldr	r3, [pc, #412]	@ (8002da4 <HAL_RCC_ClockConfig+0x260>)
 8002c08:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c0a:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8002c0e:	65ba      	str	r2, [r7, #88]	@ 0x58
 8002c10:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8002c12:	fa92 f2a2 	rbit	r2, r2
 8002c16:	657a      	str	r2, [r7, #84]	@ 0x54
  return result;
 8002c18:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8002c1a:	fab2 f282 	clz	r2, r2
 8002c1e:	b2d2      	uxtb	r2, r2
 8002c20:	f042 0220 	orr.w	r2, r2, #32
 8002c24:	b2d2      	uxtb	r2, r2
 8002c26:	f002 021f 	and.w	r2, r2, #31
 8002c2a:	2101      	movs	r1, #1
 8002c2c:	fa01 f202 	lsl.w	r2, r1, r2
 8002c30:	4013      	ands	r3, r2
 8002c32:	2b00      	cmp	r3, #0
 8002c34:	d17b      	bne.n	8002d2e <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8002c36:	2301      	movs	r3, #1
 8002c38:	e0f3      	b.n	8002e22 <HAL_RCC_ClockConfig+0x2de>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	685b      	ldr	r3, [r3, #4]
 8002c3e:	2b02      	cmp	r3, #2
 8002c40:	d13c      	bne.n	8002cbc <HAL_RCC_ClockConfig+0x178>
 8002c42:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002c46:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c48:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002c4a:	fa93 f3a3 	rbit	r3, r3
 8002c4e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 8002c50:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002c52:	fab3 f383 	clz	r3, r3
 8002c56:	b2db      	uxtb	r3, r3
 8002c58:	095b      	lsrs	r3, r3, #5
 8002c5a:	b2db      	uxtb	r3, r3
 8002c5c:	f043 0301 	orr.w	r3, r3, #1
 8002c60:	b2db      	uxtb	r3, r3
 8002c62:	2b01      	cmp	r3, #1
 8002c64:	d102      	bne.n	8002c6c <HAL_RCC_ClockConfig+0x128>
 8002c66:	4b4f      	ldr	r3, [pc, #316]	@ (8002da4 <HAL_RCC_ClockConfig+0x260>)
 8002c68:	681b      	ldr	r3, [r3, #0]
 8002c6a:	e00f      	b.n	8002c8c <HAL_RCC_ClockConfig+0x148>
 8002c6c:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002c70:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c72:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002c74:	fa93 f3a3 	rbit	r3, r3
 8002c78:	647b      	str	r3, [r7, #68]	@ 0x44
 8002c7a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002c7e:	643b      	str	r3, [r7, #64]	@ 0x40
 8002c80:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002c82:	fa93 f3a3 	rbit	r3, r3
 8002c86:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002c88:	4b46      	ldr	r3, [pc, #280]	@ (8002da4 <HAL_RCC_ClockConfig+0x260>)
 8002c8a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c8c:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002c90:	63ba      	str	r2, [r7, #56]	@ 0x38
 8002c92:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8002c94:	fa92 f2a2 	rbit	r2, r2
 8002c98:	637a      	str	r2, [r7, #52]	@ 0x34
  return result;
 8002c9a:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8002c9c:	fab2 f282 	clz	r2, r2
 8002ca0:	b2d2      	uxtb	r2, r2
 8002ca2:	f042 0220 	orr.w	r2, r2, #32
 8002ca6:	b2d2      	uxtb	r2, r2
 8002ca8:	f002 021f 	and.w	r2, r2, #31
 8002cac:	2101      	movs	r1, #1
 8002cae:	fa01 f202 	lsl.w	r2, r1, r2
 8002cb2:	4013      	ands	r3, r2
 8002cb4:	2b00      	cmp	r3, #0
 8002cb6:	d13a      	bne.n	8002d2e <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8002cb8:	2301      	movs	r3, #1
 8002cba:	e0b2      	b.n	8002e22 <HAL_RCC_ClockConfig+0x2de>
 8002cbc:	2302      	movs	r3, #2
 8002cbe:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002cc0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002cc2:	fa93 f3a3 	rbit	r3, r3
 8002cc6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  return result;
 8002cc8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002cca:	fab3 f383 	clz	r3, r3
 8002cce:	b2db      	uxtb	r3, r3
 8002cd0:	095b      	lsrs	r3, r3, #5
 8002cd2:	b2db      	uxtb	r3, r3
 8002cd4:	f043 0301 	orr.w	r3, r3, #1
 8002cd8:	b2db      	uxtb	r3, r3
 8002cda:	2b01      	cmp	r3, #1
 8002cdc:	d102      	bne.n	8002ce4 <HAL_RCC_ClockConfig+0x1a0>
 8002cde:	4b31      	ldr	r3, [pc, #196]	@ (8002da4 <HAL_RCC_ClockConfig+0x260>)
 8002ce0:	681b      	ldr	r3, [r3, #0]
 8002ce2:	e00d      	b.n	8002d00 <HAL_RCC_ClockConfig+0x1bc>
 8002ce4:	2302      	movs	r3, #2
 8002ce6:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ce8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002cea:	fa93 f3a3 	rbit	r3, r3
 8002cee:	627b      	str	r3, [r7, #36]	@ 0x24
 8002cf0:	2302      	movs	r3, #2
 8002cf2:	623b      	str	r3, [r7, #32]
 8002cf4:	6a3b      	ldr	r3, [r7, #32]
 8002cf6:	fa93 f3a3 	rbit	r3, r3
 8002cfa:	61fb      	str	r3, [r7, #28]
 8002cfc:	4b29      	ldr	r3, [pc, #164]	@ (8002da4 <HAL_RCC_ClockConfig+0x260>)
 8002cfe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d00:	2202      	movs	r2, #2
 8002d02:	61ba      	str	r2, [r7, #24]
 8002d04:	69ba      	ldr	r2, [r7, #24]
 8002d06:	fa92 f2a2 	rbit	r2, r2
 8002d0a:	617a      	str	r2, [r7, #20]
  return result;
 8002d0c:	697a      	ldr	r2, [r7, #20]
 8002d0e:	fab2 f282 	clz	r2, r2
 8002d12:	b2d2      	uxtb	r2, r2
 8002d14:	f042 0220 	orr.w	r2, r2, #32
 8002d18:	b2d2      	uxtb	r2, r2
 8002d1a:	f002 021f 	and.w	r2, r2, #31
 8002d1e:	2101      	movs	r1, #1
 8002d20:	fa01 f202 	lsl.w	r2, r1, r2
 8002d24:	4013      	ands	r3, r2
 8002d26:	2b00      	cmp	r3, #0
 8002d28:	d101      	bne.n	8002d2e <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8002d2a:	2301      	movs	r3, #1
 8002d2c:	e079      	b.n	8002e22 <HAL_RCC_ClockConfig+0x2de>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002d2e:	4b1d      	ldr	r3, [pc, #116]	@ (8002da4 <HAL_RCC_ClockConfig+0x260>)
 8002d30:	685b      	ldr	r3, [r3, #4]
 8002d32:	f023 0203 	bic.w	r2, r3, #3
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	685b      	ldr	r3, [r3, #4]
 8002d3a:	491a      	ldr	r1, [pc, #104]	@ (8002da4 <HAL_RCC_ClockConfig+0x260>)
 8002d3c:	4313      	orrs	r3, r2
 8002d3e:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002d40:	f7fe fb92 	bl	8001468 <HAL_GetTick>
 8002d44:	6778      	str	r0, [r7, #116]	@ 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002d46:	e00a      	b.n	8002d5e <HAL_RCC_ClockConfig+0x21a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002d48:	f7fe fb8e 	bl	8001468 <HAL_GetTick>
 8002d4c:	4602      	mov	r2, r0
 8002d4e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002d50:	1ad3      	subs	r3, r2, r3
 8002d52:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002d56:	4293      	cmp	r3, r2
 8002d58:	d901      	bls.n	8002d5e <HAL_RCC_ClockConfig+0x21a>
      {
        return HAL_TIMEOUT;
 8002d5a:	2303      	movs	r3, #3
 8002d5c:	e061      	b.n	8002e22 <HAL_RCC_ClockConfig+0x2de>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002d5e:	4b11      	ldr	r3, [pc, #68]	@ (8002da4 <HAL_RCC_ClockConfig+0x260>)
 8002d60:	685b      	ldr	r3, [r3, #4]
 8002d62:	f003 020c 	and.w	r2, r3, #12
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	685b      	ldr	r3, [r3, #4]
 8002d6a:	009b      	lsls	r3, r3, #2
 8002d6c:	429a      	cmp	r2, r3
 8002d6e:	d1eb      	bne.n	8002d48 <HAL_RCC_ClockConfig+0x204>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002d70:	4b0b      	ldr	r3, [pc, #44]	@ (8002da0 <HAL_RCC_ClockConfig+0x25c>)
 8002d72:	681b      	ldr	r3, [r3, #0]
 8002d74:	f003 0307 	and.w	r3, r3, #7
 8002d78:	683a      	ldr	r2, [r7, #0]
 8002d7a:	429a      	cmp	r2, r3
 8002d7c:	d214      	bcs.n	8002da8 <HAL_RCC_ClockConfig+0x264>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002d7e:	4b08      	ldr	r3, [pc, #32]	@ (8002da0 <HAL_RCC_ClockConfig+0x25c>)
 8002d80:	681b      	ldr	r3, [r3, #0]
 8002d82:	f023 0207 	bic.w	r2, r3, #7
 8002d86:	4906      	ldr	r1, [pc, #24]	@ (8002da0 <HAL_RCC_ClockConfig+0x25c>)
 8002d88:	683b      	ldr	r3, [r7, #0]
 8002d8a:	4313      	orrs	r3, r2
 8002d8c:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002d8e:	4b04      	ldr	r3, [pc, #16]	@ (8002da0 <HAL_RCC_ClockConfig+0x25c>)
 8002d90:	681b      	ldr	r3, [r3, #0]
 8002d92:	f003 0307 	and.w	r3, r3, #7
 8002d96:	683a      	ldr	r2, [r7, #0]
 8002d98:	429a      	cmp	r2, r3
 8002d9a:	d005      	beq.n	8002da8 <HAL_RCC_ClockConfig+0x264>
    {
      return HAL_ERROR;
 8002d9c:	2301      	movs	r3, #1
 8002d9e:	e040      	b.n	8002e22 <HAL_RCC_ClockConfig+0x2de>
 8002da0:	40022000 	.word	0x40022000
 8002da4:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	681b      	ldr	r3, [r3, #0]
 8002dac:	f003 0304 	and.w	r3, r3, #4
 8002db0:	2b00      	cmp	r3, #0
 8002db2:	d008      	beq.n	8002dc6 <HAL_RCC_ClockConfig+0x282>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002db4:	4b1d      	ldr	r3, [pc, #116]	@ (8002e2c <HAL_RCC_ClockConfig+0x2e8>)
 8002db6:	685b      	ldr	r3, [r3, #4]
 8002db8:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	68db      	ldr	r3, [r3, #12]
 8002dc0:	491a      	ldr	r1, [pc, #104]	@ (8002e2c <HAL_RCC_ClockConfig+0x2e8>)
 8002dc2:	4313      	orrs	r3, r2
 8002dc4:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	681b      	ldr	r3, [r3, #0]
 8002dca:	f003 0308 	and.w	r3, r3, #8
 8002dce:	2b00      	cmp	r3, #0
 8002dd0:	d009      	beq.n	8002de6 <HAL_RCC_ClockConfig+0x2a2>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002dd2:	4b16      	ldr	r3, [pc, #88]	@ (8002e2c <HAL_RCC_ClockConfig+0x2e8>)
 8002dd4:	685b      	ldr	r3, [r3, #4]
 8002dd6:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	691b      	ldr	r3, [r3, #16]
 8002dde:	00db      	lsls	r3, r3, #3
 8002de0:	4912      	ldr	r1, [pc, #72]	@ (8002e2c <HAL_RCC_ClockConfig+0x2e8>)
 8002de2:	4313      	orrs	r3, r2
 8002de4:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8002de6:	f000 f829 	bl	8002e3c <HAL_RCC_GetSysClockFreq>
 8002dea:	4601      	mov	r1, r0
 8002dec:	4b0f      	ldr	r3, [pc, #60]	@ (8002e2c <HAL_RCC_ClockConfig+0x2e8>)
 8002dee:	685b      	ldr	r3, [r3, #4]
 8002df0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002df4:	22f0      	movs	r2, #240	@ 0xf0
 8002df6:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002df8:	693a      	ldr	r2, [r7, #16]
 8002dfa:	fa92 f2a2 	rbit	r2, r2
 8002dfe:	60fa      	str	r2, [r7, #12]
  return result;
 8002e00:	68fa      	ldr	r2, [r7, #12]
 8002e02:	fab2 f282 	clz	r2, r2
 8002e06:	b2d2      	uxtb	r2, r2
 8002e08:	40d3      	lsrs	r3, r2
 8002e0a:	4a09      	ldr	r2, [pc, #36]	@ (8002e30 <HAL_RCC_ClockConfig+0x2ec>)
 8002e0c:	5cd3      	ldrb	r3, [r2, r3]
 8002e0e:	fa21 f303 	lsr.w	r3, r1, r3
 8002e12:	4a08      	ldr	r2, [pc, #32]	@ (8002e34 <HAL_RCC_ClockConfig+0x2f0>)
 8002e14:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 8002e16:	4b08      	ldr	r3, [pc, #32]	@ (8002e38 <HAL_RCC_ClockConfig+0x2f4>)
 8002e18:	681b      	ldr	r3, [r3, #0]
 8002e1a:	4618      	mov	r0, r3
 8002e1c:	f7fe fae0 	bl	80013e0 <HAL_InitTick>
  
  return HAL_OK;
 8002e20:	2300      	movs	r3, #0
}
 8002e22:	4618      	mov	r0, r3
 8002e24:	3778      	adds	r7, #120	@ 0x78
 8002e26:	46bd      	mov	sp, r7
 8002e28:	bd80      	pop	{r7, pc}
 8002e2a:	bf00      	nop
 8002e2c:	40021000 	.word	0x40021000
 8002e30:	08007344 	.word	0x08007344
 8002e34:	20000004 	.word	0x20000004
 8002e38:	20000008 	.word	0x20000008

08002e3c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002e3c:	b480      	push	{r7}
 8002e3e:	b087      	sub	sp, #28
 8002e40:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002e42:	2300      	movs	r3, #0
 8002e44:	60fb      	str	r3, [r7, #12]
 8002e46:	2300      	movs	r3, #0
 8002e48:	60bb      	str	r3, [r7, #8]
 8002e4a:	2300      	movs	r3, #0
 8002e4c:	617b      	str	r3, [r7, #20]
 8002e4e:	2300      	movs	r3, #0
 8002e50:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8002e52:	2300      	movs	r3, #0
 8002e54:	613b      	str	r3, [r7, #16]
  
  tmpreg = RCC->CFGR;
 8002e56:	4b1e      	ldr	r3, [pc, #120]	@ (8002ed0 <HAL_RCC_GetSysClockFreq+0x94>)
 8002e58:	685b      	ldr	r3, [r3, #4]
 8002e5a:	60fb      	str	r3, [r7, #12]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002e5c:	68fb      	ldr	r3, [r7, #12]
 8002e5e:	f003 030c 	and.w	r3, r3, #12
 8002e62:	2b04      	cmp	r3, #4
 8002e64:	d002      	beq.n	8002e6c <HAL_RCC_GetSysClockFreq+0x30>
 8002e66:	2b08      	cmp	r3, #8
 8002e68:	d003      	beq.n	8002e72 <HAL_RCC_GetSysClockFreq+0x36>
 8002e6a:	e026      	b.n	8002eba <HAL_RCC_GetSysClockFreq+0x7e>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002e6c:	4b19      	ldr	r3, [pc, #100]	@ (8002ed4 <HAL_RCC_GetSysClockFreq+0x98>)
 8002e6e:	613b      	str	r3, [r7, #16]
      break;
 8002e70:	e026      	b.n	8002ec0 <HAL_RCC_GetSysClockFreq+0x84>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 8002e72:	68fb      	ldr	r3, [r7, #12]
 8002e74:	0c9b      	lsrs	r3, r3, #18
 8002e76:	f003 030f 	and.w	r3, r3, #15
 8002e7a:	4a17      	ldr	r2, [pc, #92]	@ (8002ed8 <HAL_RCC_GetSysClockFreq+0x9c>)
 8002e7c:	5cd3      	ldrb	r3, [r2, r3]
 8002e7e:	607b      	str	r3, [r7, #4]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_Pos];
 8002e80:	4b13      	ldr	r3, [pc, #76]	@ (8002ed0 <HAL_RCC_GetSysClockFreq+0x94>)
 8002e82:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002e84:	f003 030f 	and.w	r3, r3, #15
 8002e88:	4a14      	ldr	r2, [pc, #80]	@ (8002edc <HAL_RCC_GetSysClockFreq+0xa0>)
 8002e8a:	5cd3      	ldrb	r3, [r2, r3]
 8002e8c:	60bb      	str	r3, [r7, #8]
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 8002e8e:	68fb      	ldr	r3, [r7, #12]
 8002e90:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002e94:	2b00      	cmp	r3, #0
 8002e96:	d008      	beq.n	8002eaa <HAL_RCC_GetSysClockFreq+0x6e>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8002e98:	4a0e      	ldr	r2, [pc, #56]	@ (8002ed4 <HAL_RCC_GetSysClockFreq+0x98>)
 8002e9a:	68bb      	ldr	r3, [r7, #8]
 8002e9c:	fbb2 f2f3 	udiv	r2, r2, r3
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	fb02 f303 	mul.w	r3, r2, r3
 8002ea6:	617b      	str	r3, [r7, #20]
 8002ea8:	e004      	b.n	8002eb4 <HAL_RCC_GetSysClockFreq+0x78>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	4a0c      	ldr	r2, [pc, #48]	@ (8002ee0 <HAL_RCC_GetSysClockFreq+0xa4>)
 8002eae:	fb02 f303 	mul.w	r3, r2, r3
 8002eb2:	617b      	str	r3, [r7, #20]
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 8002eb4:	697b      	ldr	r3, [r7, #20]
 8002eb6:	613b      	str	r3, [r7, #16]
      break;
 8002eb8:	e002      	b.n	8002ec0 <HAL_RCC_GetSysClockFreq+0x84>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002eba:	4b06      	ldr	r3, [pc, #24]	@ (8002ed4 <HAL_RCC_GetSysClockFreq+0x98>)
 8002ebc:	613b      	str	r3, [r7, #16]
      break;
 8002ebe:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002ec0:	693b      	ldr	r3, [r7, #16]
}
 8002ec2:	4618      	mov	r0, r3
 8002ec4:	371c      	adds	r7, #28
 8002ec6:	46bd      	mov	sp, r7
 8002ec8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ecc:	4770      	bx	lr
 8002ece:	bf00      	nop
 8002ed0:	40021000 	.word	0x40021000
 8002ed4:	007a1200 	.word	0x007a1200
 8002ed8:	0800735c 	.word	0x0800735c
 8002edc:	0800736c 	.word	0x0800736c
 8002ee0:	003d0900 	.word	0x003d0900

08002ee4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002ee4:	b480      	push	{r7}
 8002ee6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002ee8:	4b03      	ldr	r3, [pc, #12]	@ (8002ef8 <HAL_RCC_GetHCLKFreq+0x14>)
 8002eea:	681b      	ldr	r3, [r3, #0]
}
 8002eec:	4618      	mov	r0, r3
 8002eee:	46bd      	mov	sp, r7
 8002ef0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ef4:	4770      	bx	lr
 8002ef6:	bf00      	nop
 8002ef8:	20000004 	.word	0x20000004

08002efc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002efc:	b580      	push	{r7, lr}
 8002efe:	b082      	sub	sp, #8
 8002f00:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 8002f02:	f7ff ffef 	bl	8002ee4 <HAL_RCC_GetHCLKFreq>
 8002f06:	4601      	mov	r1, r0
 8002f08:	4b0b      	ldr	r3, [pc, #44]	@ (8002f38 <HAL_RCC_GetPCLK1Freq+0x3c>)
 8002f0a:	685b      	ldr	r3, [r3, #4]
 8002f0c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8002f10:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8002f14:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f16:	687a      	ldr	r2, [r7, #4]
 8002f18:	fa92 f2a2 	rbit	r2, r2
 8002f1c:	603a      	str	r2, [r7, #0]
  return result;
 8002f1e:	683a      	ldr	r2, [r7, #0]
 8002f20:	fab2 f282 	clz	r2, r2
 8002f24:	b2d2      	uxtb	r2, r2
 8002f26:	40d3      	lsrs	r3, r2
 8002f28:	4a04      	ldr	r2, [pc, #16]	@ (8002f3c <HAL_RCC_GetPCLK1Freq+0x40>)
 8002f2a:	5cd3      	ldrb	r3, [r2, r3]
 8002f2c:	fa21 f303 	lsr.w	r3, r1, r3
}    
 8002f30:	4618      	mov	r0, r3
 8002f32:	3708      	adds	r7, #8
 8002f34:	46bd      	mov	sp, r7
 8002f36:	bd80      	pop	{r7, pc}
 8002f38:	40021000 	.word	0x40021000
 8002f3c:	08007354 	.word	0x08007354

08002f40 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002f40:	b580      	push	{r7, lr}
 8002f42:	b082      	sub	sp, #8
 8002f44:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 8002f46:	f7ff ffcd 	bl	8002ee4 <HAL_RCC_GetHCLKFreq>
 8002f4a:	4601      	mov	r1, r0
 8002f4c:	4b0b      	ldr	r3, [pc, #44]	@ (8002f7c <HAL_RCC_GetPCLK2Freq+0x3c>)
 8002f4e:	685b      	ldr	r3, [r3, #4]
 8002f50:	f403 5360 	and.w	r3, r3, #14336	@ 0x3800
 8002f54:	f44f 5260 	mov.w	r2, #14336	@ 0x3800
 8002f58:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f5a:	687a      	ldr	r2, [r7, #4]
 8002f5c:	fa92 f2a2 	rbit	r2, r2
 8002f60:	603a      	str	r2, [r7, #0]
  return result;
 8002f62:	683a      	ldr	r2, [r7, #0]
 8002f64:	fab2 f282 	clz	r2, r2
 8002f68:	b2d2      	uxtb	r2, r2
 8002f6a:	40d3      	lsrs	r3, r2
 8002f6c:	4a04      	ldr	r2, [pc, #16]	@ (8002f80 <HAL_RCC_GetPCLK2Freq+0x40>)
 8002f6e:	5cd3      	ldrb	r3, [r2, r3]
 8002f70:	fa21 f303 	lsr.w	r3, r1, r3
} 
 8002f74:	4618      	mov	r0, r3
 8002f76:	3708      	adds	r7, #8
 8002f78:	46bd      	mov	sp, r7
 8002f7a:	bd80      	pop	{r7, pc}
 8002f7c:	40021000 	.word	0x40021000
 8002f80:	08007354 	.word	0x08007354

08002f84 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002f84:	b580      	push	{r7, lr}
 8002f86:	b082      	sub	sp, #8
 8002f88:	af00      	add	r7, sp, #0
 8002f8a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	2b00      	cmp	r3, #0
 8002f90:	d101      	bne.n	8002f96 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002f92:	2301      	movs	r3, #1
 8002f94:	e049      	b.n	800302a <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002f9c:	b2db      	uxtb	r3, r3
 8002f9e:	2b00      	cmp	r3, #0
 8002fa0:	d106      	bne.n	8002fb0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	2200      	movs	r2, #0
 8002fa6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002faa:	6878      	ldr	r0, [r7, #4]
 8002fac:	f7fd ffd0 	bl	8000f50 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	2202      	movs	r2, #2
 8002fb4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	681a      	ldr	r2, [r3, #0]
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	3304      	adds	r3, #4
 8002fc0:	4619      	mov	r1, r3
 8002fc2:	4610      	mov	r0, r2
 8002fc4:	f000 fa42 	bl	800344c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	2201      	movs	r2, #1
 8002fcc:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	2201      	movs	r2, #1
 8002fd4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	2201      	movs	r2, #1
 8002fdc:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	2201      	movs	r2, #1
 8002fe4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	2201      	movs	r2, #1
 8002fec:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	2201      	movs	r2, #1
 8002ff4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	2201      	movs	r2, #1
 8002ffc:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	2201      	movs	r2, #1
 8003004:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	2201      	movs	r2, #1
 800300c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	2201      	movs	r2, #1
 8003014:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	2201      	movs	r2, #1
 800301c:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	2201      	movs	r2, #1
 8003024:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003028:	2300      	movs	r3, #0
}
 800302a:	4618      	mov	r0, r3
 800302c:	3708      	adds	r7, #8
 800302e:	46bd      	mov	sp, r7
 8003030:	bd80      	pop	{r7, pc}
	...

08003034 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8003034:	b480      	push	{r7}
 8003036:	b085      	sub	sp, #20
 8003038:	af00      	add	r7, sp, #0
 800303a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003042:	b2db      	uxtb	r3, r3
 8003044:	2b01      	cmp	r3, #1
 8003046:	d001      	beq.n	800304c <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8003048:	2301      	movs	r3, #1
 800304a:	e038      	b.n	80030be <HAL_TIM_Base_Start+0x8a>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	2202      	movs	r2, #2
 8003050:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	681b      	ldr	r3, [r3, #0]
 8003058:	4a1c      	ldr	r2, [pc, #112]	@ (80030cc <HAL_TIM_Base_Start+0x98>)
 800305a:	4293      	cmp	r3, r2
 800305c:	d00e      	beq.n	800307c <HAL_TIM_Base_Start+0x48>
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	681b      	ldr	r3, [r3, #0]
 8003062:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003066:	d009      	beq.n	800307c <HAL_TIM_Base_Start+0x48>
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	681b      	ldr	r3, [r3, #0]
 800306c:	4a18      	ldr	r2, [pc, #96]	@ (80030d0 <HAL_TIM_Base_Start+0x9c>)
 800306e:	4293      	cmp	r3, r2
 8003070:	d004      	beq.n	800307c <HAL_TIM_Base_Start+0x48>
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	681b      	ldr	r3, [r3, #0]
 8003076:	4a17      	ldr	r2, [pc, #92]	@ (80030d4 <HAL_TIM_Base_Start+0xa0>)
 8003078:	4293      	cmp	r3, r2
 800307a:	d115      	bne.n	80030a8 <HAL_TIM_Base_Start+0x74>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	681b      	ldr	r3, [r3, #0]
 8003080:	689a      	ldr	r2, [r3, #8]
 8003082:	4b15      	ldr	r3, [pc, #84]	@ (80030d8 <HAL_TIM_Base_Start+0xa4>)
 8003084:	4013      	ands	r3, r2
 8003086:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003088:	68fb      	ldr	r3, [r7, #12]
 800308a:	2b06      	cmp	r3, #6
 800308c:	d015      	beq.n	80030ba <HAL_TIM_Base_Start+0x86>
 800308e:	68fb      	ldr	r3, [r7, #12]
 8003090:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003094:	d011      	beq.n	80030ba <HAL_TIM_Base_Start+0x86>
    {
      __HAL_TIM_ENABLE(htim);
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	681b      	ldr	r3, [r3, #0]
 800309a:	681a      	ldr	r2, [r3, #0]
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	681b      	ldr	r3, [r3, #0]
 80030a0:	f042 0201 	orr.w	r2, r2, #1
 80030a4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80030a6:	e008      	b.n	80030ba <HAL_TIM_Base_Start+0x86>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	681b      	ldr	r3, [r3, #0]
 80030ac:	681a      	ldr	r2, [r3, #0]
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	681b      	ldr	r3, [r3, #0]
 80030b2:	f042 0201 	orr.w	r2, r2, #1
 80030b6:	601a      	str	r2, [r3, #0]
 80030b8:	e000      	b.n	80030bc <HAL_TIM_Base_Start+0x88>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80030ba:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80030bc:	2300      	movs	r3, #0
}
 80030be:	4618      	mov	r0, r3
 80030c0:	3714      	adds	r7, #20
 80030c2:	46bd      	mov	sp, r7
 80030c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030c8:	4770      	bx	lr
 80030ca:	bf00      	nop
 80030cc:	40012c00 	.word	0x40012c00
 80030d0:	40000400 	.word	0x40000400
 80030d4:	40014000 	.word	0x40014000
 80030d8:	00010007 	.word	0x00010007

080030dc <HAL_TIM_Base_Stop>:
  * @brief  Stops the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop(TIM_HandleTypeDef *htim)
{
 80030dc:	b480      	push	{r7}
 80030de:	b083      	sub	sp, #12
 80030e0:	af00      	add	r7, sp, #0
 80030e2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	681b      	ldr	r3, [r3, #0]
 80030e8:	6a1a      	ldr	r2, [r3, #32]
 80030ea:	f241 1311 	movw	r3, #4369	@ 0x1111
 80030ee:	4013      	ands	r3, r2
 80030f0:	2b00      	cmp	r3, #0
 80030f2:	d10f      	bne.n	8003114 <HAL_TIM_Base_Stop+0x38>
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	681b      	ldr	r3, [r3, #0]
 80030f8:	6a1a      	ldr	r2, [r3, #32]
 80030fa:	f240 4344 	movw	r3, #1092	@ 0x444
 80030fe:	4013      	ands	r3, r2
 8003100:	2b00      	cmp	r3, #0
 8003102:	d107      	bne.n	8003114 <HAL_TIM_Base_Stop+0x38>
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	681b      	ldr	r3, [r3, #0]
 8003108:	681a      	ldr	r2, [r3, #0]
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	681b      	ldr	r3, [r3, #0]
 800310e:	f022 0201 	bic.w	r2, r2, #1
 8003112:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	2201      	movs	r2, #1
 8003118:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Return function status */
  return HAL_OK;
 800311c:	2300      	movs	r3, #0
}
 800311e:	4618      	mov	r0, r3
 8003120:	370c      	adds	r7, #12
 8003122:	46bd      	mov	sp, r7
 8003124:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003128:	4770      	bx	lr
	...

0800312c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800312c:	b480      	push	{r7}
 800312e:	b085      	sub	sp, #20
 8003130:	af00      	add	r7, sp, #0
 8003132:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800313a:	b2db      	uxtb	r3, r3
 800313c:	2b01      	cmp	r3, #1
 800313e:	d001      	beq.n	8003144 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8003140:	2301      	movs	r3, #1
 8003142:	e040      	b.n	80031c6 <HAL_TIM_Base_Start_IT+0x9a>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	2202      	movs	r2, #2
 8003148:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	681b      	ldr	r3, [r3, #0]
 8003150:	68da      	ldr	r2, [r3, #12]
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	681b      	ldr	r3, [r3, #0]
 8003156:	f042 0201 	orr.w	r2, r2, #1
 800315a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	681b      	ldr	r3, [r3, #0]
 8003160:	4a1c      	ldr	r2, [pc, #112]	@ (80031d4 <HAL_TIM_Base_Start_IT+0xa8>)
 8003162:	4293      	cmp	r3, r2
 8003164:	d00e      	beq.n	8003184 <HAL_TIM_Base_Start_IT+0x58>
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	681b      	ldr	r3, [r3, #0]
 800316a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800316e:	d009      	beq.n	8003184 <HAL_TIM_Base_Start_IT+0x58>
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	681b      	ldr	r3, [r3, #0]
 8003174:	4a18      	ldr	r2, [pc, #96]	@ (80031d8 <HAL_TIM_Base_Start_IT+0xac>)
 8003176:	4293      	cmp	r3, r2
 8003178:	d004      	beq.n	8003184 <HAL_TIM_Base_Start_IT+0x58>
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	681b      	ldr	r3, [r3, #0]
 800317e:	4a17      	ldr	r2, [pc, #92]	@ (80031dc <HAL_TIM_Base_Start_IT+0xb0>)
 8003180:	4293      	cmp	r3, r2
 8003182:	d115      	bne.n	80031b0 <HAL_TIM_Base_Start_IT+0x84>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	681b      	ldr	r3, [r3, #0]
 8003188:	689a      	ldr	r2, [r3, #8]
 800318a:	4b15      	ldr	r3, [pc, #84]	@ (80031e0 <HAL_TIM_Base_Start_IT+0xb4>)
 800318c:	4013      	ands	r3, r2
 800318e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003190:	68fb      	ldr	r3, [r7, #12]
 8003192:	2b06      	cmp	r3, #6
 8003194:	d015      	beq.n	80031c2 <HAL_TIM_Base_Start_IT+0x96>
 8003196:	68fb      	ldr	r3, [r7, #12]
 8003198:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800319c:	d011      	beq.n	80031c2 <HAL_TIM_Base_Start_IT+0x96>
    {
      __HAL_TIM_ENABLE(htim);
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	681b      	ldr	r3, [r3, #0]
 80031a2:	681a      	ldr	r2, [r3, #0]
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	681b      	ldr	r3, [r3, #0]
 80031a8:	f042 0201 	orr.w	r2, r2, #1
 80031ac:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80031ae:	e008      	b.n	80031c2 <HAL_TIM_Base_Start_IT+0x96>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	681b      	ldr	r3, [r3, #0]
 80031b4:	681a      	ldr	r2, [r3, #0]
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	681b      	ldr	r3, [r3, #0]
 80031ba:	f042 0201 	orr.w	r2, r2, #1
 80031be:	601a      	str	r2, [r3, #0]
 80031c0:	e000      	b.n	80031c4 <HAL_TIM_Base_Start_IT+0x98>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80031c2:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80031c4:	2300      	movs	r3, #0
}
 80031c6:	4618      	mov	r0, r3
 80031c8:	3714      	adds	r7, #20
 80031ca:	46bd      	mov	sp, r7
 80031cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031d0:	4770      	bx	lr
 80031d2:	bf00      	nop
 80031d4:	40012c00 	.word	0x40012c00
 80031d8:	40000400 	.word	0x40000400
 80031dc:	40014000 	.word	0x40014000
 80031e0:	00010007 	.word	0x00010007

080031e4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80031e4:	b580      	push	{r7, lr}
 80031e6:	b084      	sub	sp, #16
 80031e8:	af00      	add	r7, sp, #0
 80031ea:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	681b      	ldr	r3, [r3, #0]
 80031f0:	68db      	ldr	r3, [r3, #12]
 80031f2:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	681b      	ldr	r3, [r3, #0]
 80031f8:	691b      	ldr	r3, [r3, #16]
 80031fa:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80031fc:	68bb      	ldr	r3, [r7, #8]
 80031fe:	f003 0302 	and.w	r3, r3, #2
 8003202:	2b00      	cmp	r3, #0
 8003204:	d020      	beq.n	8003248 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8003206:	68fb      	ldr	r3, [r7, #12]
 8003208:	f003 0302 	and.w	r3, r3, #2
 800320c:	2b00      	cmp	r3, #0
 800320e:	d01b      	beq.n	8003248 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	681b      	ldr	r3, [r3, #0]
 8003214:	f06f 0202 	mvn.w	r2, #2
 8003218:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	2201      	movs	r2, #1
 800321e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	681b      	ldr	r3, [r3, #0]
 8003224:	699b      	ldr	r3, [r3, #24]
 8003226:	f003 0303 	and.w	r3, r3, #3
 800322a:	2b00      	cmp	r3, #0
 800322c:	d003      	beq.n	8003236 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800322e:	6878      	ldr	r0, [r7, #4]
 8003230:	f000 f8ee 	bl	8003410 <HAL_TIM_IC_CaptureCallback>
 8003234:	e005      	b.n	8003242 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003236:	6878      	ldr	r0, [r7, #4]
 8003238:	f000 f8e0 	bl	80033fc <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800323c:	6878      	ldr	r0, [r7, #4]
 800323e:	f000 f8f1 	bl	8003424 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	2200      	movs	r2, #0
 8003246:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8003248:	68bb      	ldr	r3, [r7, #8]
 800324a:	f003 0304 	and.w	r3, r3, #4
 800324e:	2b00      	cmp	r3, #0
 8003250:	d020      	beq.n	8003294 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8003252:	68fb      	ldr	r3, [r7, #12]
 8003254:	f003 0304 	and.w	r3, r3, #4
 8003258:	2b00      	cmp	r3, #0
 800325a:	d01b      	beq.n	8003294 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	681b      	ldr	r3, [r3, #0]
 8003260:	f06f 0204 	mvn.w	r2, #4
 8003264:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	2202      	movs	r2, #2
 800326a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	681b      	ldr	r3, [r3, #0]
 8003270:	699b      	ldr	r3, [r3, #24]
 8003272:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003276:	2b00      	cmp	r3, #0
 8003278:	d003      	beq.n	8003282 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800327a:	6878      	ldr	r0, [r7, #4]
 800327c:	f000 f8c8 	bl	8003410 <HAL_TIM_IC_CaptureCallback>
 8003280:	e005      	b.n	800328e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003282:	6878      	ldr	r0, [r7, #4]
 8003284:	f000 f8ba 	bl	80033fc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003288:	6878      	ldr	r0, [r7, #4]
 800328a:	f000 f8cb 	bl	8003424 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	2200      	movs	r2, #0
 8003292:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8003294:	68bb      	ldr	r3, [r7, #8]
 8003296:	f003 0308 	and.w	r3, r3, #8
 800329a:	2b00      	cmp	r3, #0
 800329c:	d020      	beq.n	80032e0 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800329e:	68fb      	ldr	r3, [r7, #12]
 80032a0:	f003 0308 	and.w	r3, r3, #8
 80032a4:	2b00      	cmp	r3, #0
 80032a6:	d01b      	beq.n	80032e0 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	681b      	ldr	r3, [r3, #0]
 80032ac:	f06f 0208 	mvn.w	r2, #8
 80032b0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	2204      	movs	r2, #4
 80032b6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	681b      	ldr	r3, [r3, #0]
 80032bc:	69db      	ldr	r3, [r3, #28]
 80032be:	f003 0303 	and.w	r3, r3, #3
 80032c2:	2b00      	cmp	r3, #0
 80032c4:	d003      	beq.n	80032ce <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80032c6:	6878      	ldr	r0, [r7, #4]
 80032c8:	f000 f8a2 	bl	8003410 <HAL_TIM_IC_CaptureCallback>
 80032cc:	e005      	b.n	80032da <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80032ce:	6878      	ldr	r0, [r7, #4]
 80032d0:	f000 f894 	bl	80033fc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80032d4:	6878      	ldr	r0, [r7, #4]
 80032d6:	f000 f8a5 	bl	8003424 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	2200      	movs	r2, #0
 80032de:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80032e0:	68bb      	ldr	r3, [r7, #8]
 80032e2:	f003 0310 	and.w	r3, r3, #16
 80032e6:	2b00      	cmp	r3, #0
 80032e8:	d020      	beq.n	800332c <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80032ea:	68fb      	ldr	r3, [r7, #12]
 80032ec:	f003 0310 	and.w	r3, r3, #16
 80032f0:	2b00      	cmp	r3, #0
 80032f2:	d01b      	beq.n	800332c <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	681b      	ldr	r3, [r3, #0]
 80032f8:	f06f 0210 	mvn.w	r2, #16
 80032fc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	2208      	movs	r2, #8
 8003302:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	681b      	ldr	r3, [r3, #0]
 8003308:	69db      	ldr	r3, [r3, #28]
 800330a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800330e:	2b00      	cmp	r3, #0
 8003310:	d003      	beq.n	800331a <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003312:	6878      	ldr	r0, [r7, #4]
 8003314:	f000 f87c 	bl	8003410 <HAL_TIM_IC_CaptureCallback>
 8003318:	e005      	b.n	8003326 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800331a:	6878      	ldr	r0, [r7, #4]
 800331c:	f000 f86e 	bl	80033fc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003320:	6878      	ldr	r0, [r7, #4]
 8003322:	f000 f87f 	bl	8003424 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	2200      	movs	r2, #0
 800332a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800332c:	68bb      	ldr	r3, [r7, #8]
 800332e:	f003 0301 	and.w	r3, r3, #1
 8003332:	2b00      	cmp	r3, #0
 8003334:	d00c      	beq.n	8003350 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8003336:	68fb      	ldr	r3, [r7, #12]
 8003338:	f003 0301 	and.w	r3, r3, #1
 800333c:	2b00      	cmp	r3, #0
 800333e:	d007      	beq.n	8003350 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	681b      	ldr	r3, [r3, #0]
 8003344:	f06f 0201 	mvn.w	r2, #1
 8003348:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800334a:	6878      	ldr	r0, [r7, #4]
 800334c:	f000 f84c 	bl	80033e8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8003350:	68bb      	ldr	r3, [r7, #8]
 8003352:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003356:	2b00      	cmp	r3, #0
 8003358:	d00c      	beq.n	8003374 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800335a:	68fb      	ldr	r3, [r7, #12]
 800335c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003360:	2b00      	cmp	r3, #0
 8003362:	d007      	beq.n	8003374 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	681b      	ldr	r3, [r3, #0]
 8003368:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 800336c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800336e:	6878      	ldr	r0, [r7, #4]
 8003370:	f000 f968 	bl	8003644 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
#if defined(TIM_BDTR_BK2E)
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8003374:	68bb      	ldr	r3, [r7, #8]
 8003376:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800337a:	2b00      	cmp	r3, #0
 800337c:	d00c      	beq.n	8003398 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800337e:	68fb      	ldr	r3, [r7, #12]
 8003380:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003384:	2b00      	cmp	r3, #0
 8003386:	d007      	beq.n	8003398 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	681b      	ldr	r3, [r3, #0]
 800338c:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8003390:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8003392:	6878      	ldr	r0, [r7, #4]
 8003394:	f000 f960 	bl	8003658 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
#endif /* TIM_BDTR_BK2E */
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8003398:	68bb      	ldr	r3, [r7, #8]
 800339a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800339e:	2b00      	cmp	r3, #0
 80033a0:	d00c      	beq.n	80033bc <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80033a2:	68fb      	ldr	r3, [r7, #12]
 80033a4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80033a8:	2b00      	cmp	r3, #0
 80033aa:	d007      	beq.n	80033bc <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	681b      	ldr	r3, [r3, #0]
 80033b0:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80033b4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80033b6:	6878      	ldr	r0, [r7, #4]
 80033b8:	f000 f83e 	bl	8003438 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80033bc:	68bb      	ldr	r3, [r7, #8]
 80033be:	f003 0320 	and.w	r3, r3, #32
 80033c2:	2b00      	cmp	r3, #0
 80033c4:	d00c      	beq.n	80033e0 <HAL_TIM_IRQHandler+0x1fc>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80033c6:	68fb      	ldr	r3, [r7, #12]
 80033c8:	f003 0320 	and.w	r3, r3, #32
 80033cc:	2b00      	cmp	r3, #0
 80033ce:	d007      	beq.n	80033e0 <HAL_TIM_IRQHandler+0x1fc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	681b      	ldr	r3, [r3, #0]
 80033d4:	f06f 0220 	mvn.w	r2, #32
 80033d8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80033da:	6878      	ldr	r0, [r7, #4]
 80033dc:	f000 f928 	bl	8003630 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80033e0:	bf00      	nop
 80033e2:	3710      	adds	r7, #16
 80033e4:	46bd      	mov	sp, r7
 80033e6:	bd80      	pop	{r7, pc}

080033e8 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80033e8:	b480      	push	{r7}
 80033ea:	b083      	sub	sp, #12
 80033ec:	af00      	add	r7, sp, #0
 80033ee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 80033f0:	bf00      	nop
 80033f2:	370c      	adds	r7, #12
 80033f4:	46bd      	mov	sp, r7
 80033f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033fa:	4770      	bx	lr

080033fc <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80033fc:	b480      	push	{r7}
 80033fe:	b083      	sub	sp, #12
 8003400:	af00      	add	r7, sp, #0
 8003402:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003404:	bf00      	nop
 8003406:	370c      	adds	r7, #12
 8003408:	46bd      	mov	sp, r7
 800340a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800340e:	4770      	bx	lr

08003410 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003410:	b480      	push	{r7}
 8003412:	b083      	sub	sp, #12
 8003414:	af00      	add	r7, sp, #0
 8003416:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8003418:	bf00      	nop
 800341a:	370c      	adds	r7, #12
 800341c:	46bd      	mov	sp, r7
 800341e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003422:	4770      	bx	lr

08003424 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003424:	b480      	push	{r7}
 8003426:	b083      	sub	sp, #12
 8003428:	af00      	add	r7, sp, #0
 800342a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800342c:	bf00      	nop
 800342e:	370c      	adds	r7, #12
 8003430:	46bd      	mov	sp, r7
 8003432:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003436:	4770      	bx	lr

08003438 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003438:	b480      	push	{r7}
 800343a:	b083      	sub	sp, #12
 800343c:	af00      	add	r7, sp, #0
 800343e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003440:	bf00      	nop
 8003442:	370c      	adds	r7, #12
 8003444:	46bd      	mov	sp, r7
 8003446:	f85d 7b04 	ldr.w	r7, [sp], #4
 800344a:	4770      	bx	lr

0800344c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800344c:	b480      	push	{r7}
 800344e:	b085      	sub	sp, #20
 8003450:	af00      	add	r7, sp, #0
 8003452:	6078      	str	r0, [r7, #4]
 8003454:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	681b      	ldr	r3, [r3, #0]
 800345a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	4a38      	ldr	r2, [pc, #224]	@ (8003540 <TIM_Base_SetConfig+0xf4>)
 8003460:	4293      	cmp	r3, r2
 8003462:	d007      	beq.n	8003474 <TIM_Base_SetConfig+0x28>
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800346a:	d003      	beq.n	8003474 <TIM_Base_SetConfig+0x28>
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	4a35      	ldr	r2, [pc, #212]	@ (8003544 <TIM_Base_SetConfig+0xf8>)
 8003470:	4293      	cmp	r3, r2
 8003472:	d108      	bne.n	8003486 <TIM_Base_SetConfig+0x3a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003474:	68fb      	ldr	r3, [r7, #12]
 8003476:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800347a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800347c:	683b      	ldr	r3, [r7, #0]
 800347e:	685b      	ldr	r3, [r3, #4]
 8003480:	68fa      	ldr	r2, [r7, #12]
 8003482:	4313      	orrs	r3, r2
 8003484:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	4a2d      	ldr	r2, [pc, #180]	@ (8003540 <TIM_Base_SetConfig+0xf4>)
 800348a:	4293      	cmp	r3, r2
 800348c:	d013      	beq.n	80034b6 <TIM_Base_SetConfig+0x6a>
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003494:	d00f      	beq.n	80034b6 <TIM_Base_SetConfig+0x6a>
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	4a2a      	ldr	r2, [pc, #168]	@ (8003544 <TIM_Base_SetConfig+0xf8>)
 800349a:	4293      	cmp	r3, r2
 800349c:	d00b      	beq.n	80034b6 <TIM_Base_SetConfig+0x6a>
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	4a29      	ldr	r2, [pc, #164]	@ (8003548 <TIM_Base_SetConfig+0xfc>)
 80034a2:	4293      	cmp	r3, r2
 80034a4:	d007      	beq.n	80034b6 <TIM_Base_SetConfig+0x6a>
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	4a28      	ldr	r2, [pc, #160]	@ (800354c <TIM_Base_SetConfig+0x100>)
 80034aa:	4293      	cmp	r3, r2
 80034ac:	d003      	beq.n	80034b6 <TIM_Base_SetConfig+0x6a>
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	4a27      	ldr	r2, [pc, #156]	@ (8003550 <TIM_Base_SetConfig+0x104>)
 80034b2:	4293      	cmp	r3, r2
 80034b4:	d108      	bne.n	80034c8 <TIM_Base_SetConfig+0x7c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80034b6:	68fb      	ldr	r3, [r7, #12]
 80034b8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80034bc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80034be:	683b      	ldr	r3, [r7, #0]
 80034c0:	68db      	ldr	r3, [r3, #12]
 80034c2:	68fa      	ldr	r2, [r7, #12]
 80034c4:	4313      	orrs	r3, r2
 80034c6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80034c8:	68fb      	ldr	r3, [r7, #12]
 80034ca:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80034ce:	683b      	ldr	r3, [r7, #0]
 80034d0:	695b      	ldr	r3, [r3, #20]
 80034d2:	4313      	orrs	r3, r2
 80034d4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	68fa      	ldr	r2, [r7, #12]
 80034da:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80034dc:	683b      	ldr	r3, [r7, #0]
 80034de:	689a      	ldr	r2, [r3, #8]
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80034e4:	683b      	ldr	r3, [r7, #0]
 80034e6:	681a      	ldr	r2, [r3, #0]
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	4a14      	ldr	r2, [pc, #80]	@ (8003540 <TIM_Base_SetConfig+0xf4>)
 80034f0:	4293      	cmp	r3, r2
 80034f2:	d00b      	beq.n	800350c <TIM_Base_SetConfig+0xc0>
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	4a14      	ldr	r2, [pc, #80]	@ (8003548 <TIM_Base_SetConfig+0xfc>)
 80034f8:	4293      	cmp	r3, r2
 80034fa:	d007      	beq.n	800350c <TIM_Base_SetConfig+0xc0>
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	4a13      	ldr	r2, [pc, #76]	@ (800354c <TIM_Base_SetConfig+0x100>)
 8003500:	4293      	cmp	r3, r2
 8003502:	d003      	beq.n	800350c <TIM_Base_SetConfig+0xc0>
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	4a12      	ldr	r2, [pc, #72]	@ (8003550 <TIM_Base_SetConfig+0x104>)
 8003508:	4293      	cmp	r3, r2
 800350a:	d103      	bne.n	8003514 <TIM_Base_SetConfig+0xc8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800350c:	683b      	ldr	r3, [r7, #0]
 800350e:	691a      	ldr	r2, [r3, #16]
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	2201      	movs	r2, #1
 8003518:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	691b      	ldr	r3, [r3, #16]
 800351e:	f003 0301 	and.w	r3, r3, #1
 8003522:	2b01      	cmp	r3, #1
 8003524:	d105      	bne.n	8003532 <TIM_Base_SetConfig+0xe6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	691b      	ldr	r3, [r3, #16]
 800352a:	f023 0201 	bic.w	r2, r3, #1
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	611a      	str	r2, [r3, #16]
  }
}
 8003532:	bf00      	nop
 8003534:	3714      	adds	r7, #20
 8003536:	46bd      	mov	sp, r7
 8003538:	f85d 7b04 	ldr.w	r7, [sp], #4
 800353c:	4770      	bx	lr
 800353e:	bf00      	nop
 8003540:	40012c00 	.word	0x40012c00
 8003544:	40000400 	.word	0x40000400
 8003548:	40014000 	.word	0x40014000
 800354c:	40014400 	.word	0x40014400
 8003550:	40014800 	.word	0x40014800

08003554 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003554:	b480      	push	{r7}
 8003556:	b085      	sub	sp, #20
 8003558:	af00      	add	r7, sp, #0
 800355a:	6078      	str	r0, [r7, #4]
 800355c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003564:	2b01      	cmp	r3, #1
 8003566:	d101      	bne.n	800356c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003568:	2302      	movs	r3, #2
 800356a:	e054      	b.n	8003616 <HAL_TIMEx_MasterConfigSynchronization+0xc2>
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	2201      	movs	r2, #1
 8003570:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	2202      	movs	r2, #2
 8003578:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	681b      	ldr	r3, [r3, #0]
 8003580:	685b      	ldr	r3, [r3, #4]
 8003582:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	681b      	ldr	r3, [r3, #0]
 8003588:	689b      	ldr	r3, [r3, #8]
 800358a:	60bb      	str	r3, [r7, #8]

#if defined(TIM_CR2_MMS2)
  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	681b      	ldr	r3, [r3, #0]
 8003590:	4a24      	ldr	r2, [pc, #144]	@ (8003624 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8003592:	4293      	cmp	r3, r2
 8003594:	d108      	bne.n	80035a8 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8003596:	68fb      	ldr	r3, [r7, #12]
 8003598:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800359c:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800359e:	683b      	ldr	r3, [r7, #0]
 80035a0:	685b      	ldr	r3, [r3, #4]
 80035a2:	68fa      	ldr	r2, [r7, #12]
 80035a4:	4313      	orrs	r3, r2
 80035a6:	60fb      	str	r3, [r7, #12]
  }
#endif /* TIM_CR2_MMS2 */

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80035a8:	68fb      	ldr	r3, [r7, #12]
 80035aa:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80035ae:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80035b0:	683b      	ldr	r3, [r7, #0]
 80035b2:	681b      	ldr	r3, [r3, #0]
 80035b4:	68fa      	ldr	r2, [r7, #12]
 80035b6:	4313      	orrs	r3, r2
 80035b8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	681b      	ldr	r3, [r3, #0]
 80035be:	68fa      	ldr	r2, [r7, #12]
 80035c0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	681b      	ldr	r3, [r3, #0]
 80035c6:	4a17      	ldr	r2, [pc, #92]	@ (8003624 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 80035c8:	4293      	cmp	r3, r2
 80035ca:	d00e      	beq.n	80035ea <HAL_TIMEx_MasterConfigSynchronization+0x96>
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	681b      	ldr	r3, [r3, #0]
 80035d0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80035d4:	d009      	beq.n	80035ea <HAL_TIMEx_MasterConfigSynchronization+0x96>
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	681b      	ldr	r3, [r3, #0]
 80035da:	4a13      	ldr	r2, [pc, #76]	@ (8003628 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 80035dc:	4293      	cmp	r3, r2
 80035de:	d004      	beq.n	80035ea <HAL_TIMEx_MasterConfigSynchronization+0x96>
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	681b      	ldr	r3, [r3, #0]
 80035e4:	4a11      	ldr	r2, [pc, #68]	@ (800362c <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 80035e6:	4293      	cmp	r3, r2
 80035e8:	d10c      	bne.n	8003604 <HAL_TIMEx_MasterConfigSynchronization+0xb0>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80035ea:	68bb      	ldr	r3, [r7, #8]
 80035ec:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80035f0:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80035f2:	683b      	ldr	r3, [r7, #0]
 80035f4:	689b      	ldr	r3, [r3, #8]
 80035f6:	68ba      	ldr	r2, [r7, #8]
 80035f8:	4313      	orrs	r3, r2
 80035fa:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	681b      	ldr	r3, [r3, #0]
 8003600:	68ba      	ldr	r2, [r7, #8]
 8003602:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	2201      	movs	r2, #1
 8003608:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	2200      	movs	r2, #0
 8003610:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8003614:	2300      	movs	r3, #0
}
 8003616:	4618      	mov	r0, r3
 8003618:	3714      	adds	r7, #20
 800361a:	46bd      	mov	sp, r7
 800361c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003620:	4770      	bx	lr
 8003622:	bf00      	nop
 8003624:	40012c00 	.word	0x40012c00
 8003628:	40000400 	.word	0x40000400
 800362c:	40014000 	.word	0x40014000

08003630 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003630:	b480      	push	{r7}
 8003632:	b083      	sub	sp, #12
 8003634:	af00      	add	r7, sp, #0
 8003636:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003638:	bf00      	nop
 800363a:	370c      	adds	r7, #12
 800363c:	46bd      	mov	sp, r7
 800363e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003642:	4770      	bx	lr

08003644 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003644:	b480      	push	{r7}
 8003646:	b083      	sub	sp, #12
 8003648:	af00      	add	r7, sp, #0
 800364a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800364c:	bf00      	nop
 800364e:	370c      	adds	r7, #12
 8003650:	46bd      	mov	sp, r7
 8003652:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003656:	4770      	bx	lr

08003658 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8003658:	b480      	push	{r7}
 800365a:	b083      	sub	sp, #12
 800365c:	af00      	add	r7, sp, #0
 800365e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8003660:	bf00      	nop
 8003662:	370c      	adds	r7, #12
 8003664:	46bd      	mov	sp, r7
 8003666:	f85d 7b04 	ldr.w	r7, [sp], #4
 800366a:	4770      	bx	lr

0800366c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800366c:	b580      	push	{r7, lr}
 800366e:	b082      	sub	sp, #8
 8003670:	af00      	add	r7, sp, #0
 8003672:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	2b00      	cmp	r3, #0
 8003678:	d101      	bne.n	800367e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800367a:	2301      	movs	r3, #1
 800367c:	e040      	b.n	8003700 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003682:	2b00      	cmp	r3, #0
 8003684:	d106      	bne.n	8003694 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	2200      	movs	r2, #0
 800368a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800368e:	6878      	ldr	r0, [r7, #4]
 8003690:	f7fd fca0 	bl	8000fd4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	2224      	movs	r2, #36	@ 0x24
 8003698:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	681b      	ldr	r3, [r3, #0]
 800369e:	681a      	ldr	r2, [r3, #0]
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	681b      	ldr	r3, [r3, #0]
 80036a4:	f022 0201 	bic.w	r2, r2, #1
 80036a8:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80036ae:	2b00      	cmp	r3, #0
 80036b0:	d002      	beq.n	80036b8 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 80036b2:	6878      	ldr	r0, [r7, #4]
 80036b4:	f000 fcc2 	bl	800403c <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80036b8:	6878      	ldr	r0, [r7, #4]
 80036ba:	f000 fb89 	bl	8003dd0 <UART_SetConfig>
 80036be:	4603      	mov	r3, r0
 80036c0:	2b01      	cmp	r3, #1
 80036c2:	d101      	bne.n	80036c8 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 80036c4:	2301      	movs	r3, #1
 80036c6:	e01b      	b.n	8003700 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	681b      	ldr	r3, [r3, #0]
 80036cc:	685a      	ldr	r2, [r3, #4]
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	681b      	ldr	r3, [r3, #0]
 80036d2:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80036d6:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	681b      	ldr	r3, [r3, #0]
 80036dc:	689a      	ldr	r2, [r3, #8]
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	681b      	ldr	r3, [r3, #0]
 80036e2:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80036e6:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	681b      	ldr	r3, [r3, #0]
 80036ec:	681a      	ldr	r2, [r3, #0]
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	681b      	ldr	r3, [r3, #0]
 80036f2:	f042 0201 	orr.w	r2, r2, #1
 80036f6:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80036f8:	6878      	ldr	r0, [r7, #4]
 80036fa:	f000 fd41 	bl	8004180 <UART_CheckIdleState>
 80036fe:	4603      	mov	r3, r0
}
 8003700:	4618      	mov	r0, r3
 8003702:	3708      	adds	r7, #8
 8003704:	46bd      	mov	sp, r7
 8003706:	bd80      	pop	{r7, pc}

08003708 <HAL_UART_Transmit_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8003708:	b480      	push	{r7}
 800370a:	b08b      	sub	sp, #44	@ 0x2c
 800370c:	af00      	add	r7, sp, #0
 800370e:	60f8      	str	r0, [r7, #12]
 8003710:	60b9      	str	r1, [r7, #8]
 8003712:	4613      	mov	r3, r2
 8003714:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003716:	68fb      	ldr	r3, [r7, #12]
 8003718:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800371a:	2b20      	cmp	r3, #32
 800371c:	d147      	bne.n	80037ae <HAL_UART_Transmit_IT+0xa6>
  {
    if ((pData == NULL) || (Size == 0U))
 800371e:	68bb      	ldr	r3, [r7, #8]
 8003720:	2b00      	cmp	r3, #0
 8003722:	d002      	beq.n	800372a <HAL_UART_Transmit_IT+0x22>
 8003724:	88fb      	ldrh	r3, [r7, #6]
 8003726:	2b00      	cmp	r3, #0
 8003728:	d101      	bne.n	800372e <HAL_UART_Transmit_IT+0x26>
    {
      return HAL_ERROR;
 800372a:	2301      	movs	r3, #1
 800372c:	e040      	b.n	80037b0 <HAL_UART_Transmit_IT+0xa8>
    }

    huart->pTxBuffPtr  = pData;
 800372e:	68fb      	ldr	r3, [r7, #12]
 8003730:	68ba      	ldr	r2, [r7, #8]
 8003732:	64da      	str	r2, [r3, #76]	@ 0x4c
    huart->TxXferSize  = Size;
 8003734:	68fb      	ldr	r3, [r7, #12]
 8003736:	88fa      	ldrh	r2, [r7, #6]
 8003738:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 800373c:	68fb      	ldr	r3, [r7, #12]
 800373e:	88fa      	ldrh	r2, [r7, #6]
 8003740:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    huart->TxISR       = NULL;
 8003744:	68fb      	ldr	r3, [r7, #12]
 8003746:	2200      	movs	r2, #0
 8003748:	66da      	str	r2, [r3, #108]	@ 0x6c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800374a:	68fb      	ldr	r3, [r7, #12]
 800374c:	2200      	movs	r2, #0
 800374e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003752:	68fb      	ldr	r3, [r7, #12]
 8003754:	2221      	movs	r2, #33	@ 0x21
 8003756:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Set the Tx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003758:	68fb      	ldr	r3, [r7, #12]
 800375a:	689b      	ldr	r3, [r3, #8]
 800375c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003760:	d107      	bne.n	8003772 <HAL_UART_Transmit_IT+0x6a>
 8003762:	68fb      	ldr	r3, [r7, #12]
 8003764:	691b      	ldr	r3, [r3, #16]
 8003766:	2b00      	cmp	r3, #0
 8003768:	d103      	bne.n	8003772 <HAL_UART_Transmit_IT+0x6a>
    {
      huart->TxISR = UART_TxISR_16BIT;
 800376a:	68fb      	ldr	r3, [r7, #12]
 800376c:	4a13      	ldr	r2, [pc, #76]	@ (80037bc <HAL_UART_Transmit_IT+0xb4>)
 800376e:	66da      	str	r2, [r3, #108]	@ 0x6c
 8003770:	e002      	b.n	8003778 <HAL_UART_Transmit_IT+0x70>
    }
    else
    {
      huart->TxISR = UART_TxISR_8BIT;
 8003772:	68fb      	ldr	r3, [r7, #12]
 8003774:	4a12      	ldr	r2, [pc, #72]	@ (80037c0 <HAL_UART_Transmit_IT+0xb8>)
 8003776:	66da      	str	r2, [r3, #108]	@ 0x6c
    }

    /* Enable the Transmit Data Register Empty interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 8003778:	68fb      	ldr	r3, [r7, #12]
 800377a:	681b      	ldr	r3, [r3, #0]
 800377c:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800377e:	697b      	ldr	r3, [r7, #20]
 8003780:	e853 3f00 	ldrex	r3, [r3]
 8003784:	613b      	str	r3, [r7, #16]
   return(result);
 8003786:	693b      	ldr	r3, [r7, #16]
 8003788:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800378c:	627b      	str	r3, [r7, #36]	@ 0x24
 800378e:	68fb      	ldr	r3, [r7, #12]
 8003790:	681b      	ldr	r3, [r3, #0]
 8003792:	461a      	mov	r2, r3
 8003794:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003796:	623b      	str	r3, [r7, #32]
 8003798:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800379a:	69f9      	ldr	r1, [r7, #28]
 800379c:	6a3a      	ldr	r2, [r7, #32]
 800379e:	e841 2300 	strex	r3, r2, [r1]
 80037a2:	61bb      	str	r3, [r7, #24]
   return(result);
 80037a4:	69bb      	ldr	r3, [r7, #24]
 80037a6:	2b00      	cmp	r3, #0
 80037a8:	d1e6      	bne.n	8003778 <HAL_UART_Transmit_IT+0x70>

    return HAL_OK;
 80037aa:	2300      	movs	r3, #0
 80037ac:	e000      	b.n	80037b0 <HAL_UART_Transmit_IT+0xa8>
  }
  else
  {
    return HAL_BUSY;
 80037ae:	2302      	movs	r3, #2
  }
}
 80037b0:	4618      	mov	r0, r3
 80037b2:	372c      	adds	r7, #44	@ 0x2c
 80037b4:	46bd      	mov	sp, r7
 80037b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037ba:	4770      	bx	lr
 80037bc:	08004555 	.word	0x08004555
 80037c0:	0800449f 	.word	0x0800449f

080037c4 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80037c4:	b580      	push	{r7, lr}
 80037c6:	b0ba      	sub	sp, #232	@ 0xe8
 80037c8:	af00      	add	r7, sp, #0
 80037ca:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	681b      	ldr	r3, [r3, #0]
 80037d0:	69db      	ldr	r3, [r3, #28]
 80037d2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	681b      	ldr	r3, [r3, #0]
 80037da:	681b      	ldr	r3, [r3, #0]
 80037dc:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	681b      	ldr	r3, [r3, #0]
 80037e4:	689b      	ldr	r3, [r3, #8]
 80037e6:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 80037ea:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 80037ee:	f640 030f 	movw	r3, #2063	@ 0x80f
 80037f2:	4013      	ands	r3, r2
 80037f4:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 80037f8:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80037fc:	2b00      	cmp	r3, #0
 80037fe:	d115      	bne.n	800382c <HAL_UART_IRQHandler+0x68>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8003800:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003804:	f003 0320 	and.w	r3, r3, #32
 8003808:	2b00      	cmp	r3, #0
 800380a:	d00f      	beq.n	800382c <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800380c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003810:	f003 0320 	and.w	r3, r3, #32
 8003814:	2b00      	cmp	r3, #0
 8003816:	d009      	beq.n	800382c <HAL_UART_IRQHandler+0x68>
    {
      if (huart->RxISR != NULL)
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800381c:	2b00      	cmp	r3, #0
 800381e:	f000 82ab 	beq.w	8003d78 <HAL_UART_IRQHandler+0x5b4>
      {
        huart->RxISR(huart);
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003826:	6878      	ldr	r0, [r7, #4]
 8003828:	4798      	blx	r3
      }
      return;
 800382a:	e2a5      	b.n	8003d78 <HAL_UART_IRQHandler+0x5b4>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800382c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8003830:	2b00      	cmp	r3, #0
 8003832:	f000 8117 	beq.w	8003a64 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8003836:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800383a:	f003 0301 	and.w	r3, r3, #1
 800383e:	2b00      	cmp	r3, #0
 8003840:	d106      	bne.n	8003850 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8003842:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 8003846:	4b85      	ldr	r3, [pc, #532]	@ (8003a5c <HAL_UART_IRQHandler+0x298>)
 8003848:	4013      	ands	r3, r2
 800384a:	2b00      	cmp	r3, #0
 800384c:	f000 810a 	beq.w	8003a64 <HAL_UART_IRQHandler+0x2a0>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8003850:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003854:	f003 0301 	and.w	r3, r3, #1
 8003858:	2b00      	cmp	r3, #0
 800385a:	d011      	beq.n	8003880 <HAL_UART_IRQHandler+0xbc>
 800385c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003860:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003864:	2b00      	cmp	r3, #0
 8003866:	d00b      	beq.n	8003880 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	681b      	ldr	r3, [r3, #0]
 800386c:	2201      	movs	r2, #1
 800386e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003876:	f043 0201 	orr.w	r2, r3, #1
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8003880:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003884:	f003 0302 	and.w	r3, r3, #2
 8003888:	2b00      	cmp	r3, #0
 800388a:	d011      	beq.n	80038b0 <HAL_UART_IRQHandler+0xec>
 800388c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003890:	f003 0301 	and.w	r3, r3, #1
 8003894:	2b00      	cmp	r3, #0
 8003896:	d00b      	beq.n	80038b0 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	681b      	ldr	r3, [r3, #0]
 800389c:	2202      	movs	r2, #2
 800389e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80038a6:	f043 0204 	orr.w	r2, r3, #4
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80038b0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80038b4:	f003 0304 	and.w	r3, r3, #4
 80038b8:	2b00      	cmp	r3, #0
 80038ba:	d011      	beq.n	80038e0 <HAL_UART_IRQHandler+0x11c>
 80038bc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80038c0:	f003 0301 	and.w	r3, r3, #1
 80038c4:	2b00      	cmp	r3, #0
 80038c6:	d00b      	beq.n	80038e0 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	681b      	ldr	r3, [r3, #0]
 80038cc:	2204      	movs	r2, #4
 80038ce:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80038d6:	f043 0202 	orr.w	r2, r3, #2
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 80038e0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80038e4:	f003 0308 	and.w	r3, r3, #8
 80038e8:	2b00      	cmp	r3, #0
 80038ea:	d017      	beq.n	800391c <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80038ec:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80038f0:	f003 0320 	and.w	r3, r3, #32
 80038f4:	2b00      	cmp	r3, #0
 80038f6:	d105      	bne.n	8003904 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 80038f8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80038fc:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8003900:	2b00      	cmp	r3, #0
 8003902:	d00b      	beq.n	800391c <HAL_UART_IRQHandler+0x158>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	681b      	ldr	r3, [r3, #0]
 8003908:	2208      	movs	r2, #8
 800390a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003912:	f043 0208 	orr.w	r2, r3, #8
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800391c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003920:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003924:	2b00      	cmp	r3, #0
 8003926:	d012      	beq.n	800394e <HAL_UART_IRQHandler+0x18a>
 8003928:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800392c:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8003930:	2b00      	cmp	r3, #0
 8003932:	d00c      	beq.n	800394e <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	681b      	ldr	r3, [r3, #0]
 8003938:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800393c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003944:	f043 0220 	orr.w	r2, r3, #32
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003954:	2b00      	cmp	r3, #0
 8003956:	f000 8211 	beq.w	8003d7c <HAL_UART_IRQHandler+0x5b8>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 800395a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800395e:	f003 0320 	and.w	r3, r3, #32
 8003962:	2b00      	cmp	r3, #0
 8003964:	d00d      	beq.n	8003982 <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8003966:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800396a:	f003 0320 	and.w	r3, r3, #32
 800396e:	2b00      	cmp	r3, #0
 8003970:	d007      	beq.n	8003982 <HAL_UART_IRQHandler+0x1be>
      {
        if (huart->RxISR != NULL)
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003976:	2b00      	cmp	r3, #0
 8003978:	d003      	beq.n	8003982 <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800397e:	6878      	ldr	r0, [r7, #4]
 8003980:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003988:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	681b      	ldr	r3, [r3, #0]
 8003990:	689b      	ldr	r3, [r3, #8]
 8003992:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003996:	2b40      	cmp	r3, #64	@ 0x40
 8003998:	d005      	beq.n	80039a6 <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800399a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800399e:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80039a2:	2b00      	cmp	r3, #0
 80039a4:	d04f      	beq.n	8003a46 <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80039a6:	6878      	ldr	r0, [r7, #4]
 80039a8:	f000 fcff 	bl	80043aa <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	681b      	ldr	r3, [r3, #0]
 80039b0:	689b      	ldr	r3, [r3, #8]
 80039b2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80039b6:	2b40      	cmp	r3, #64	@ 0x40
 80039b8:	d141      	bne.n	8003a3e <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	681b      	ldr	r3, [r3, #0]
 80039be:	3308      	adds	r3, #8
 80039c0:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80039c4:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80039c8:	e853 3f00 	ldrex	r3, [r3]
 80039cc:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 80039d0:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80039d4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80039d8:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	681b      	ldr	r3, [r3, #0]
 80039e0:	3308      	adds	r3, #8
 80039e2:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 80039e6:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 80039ea:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80039ee:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 80039f2:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 80039f6:	e841 2300 	strex	r3, r2, [r1]
 80039fa:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 80039fe:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8003a02:	2b00      	cmp	r3, #0
 8003a04:	d1d9      	bne.n	80039ba <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003a0a:	2b00      	cmp	r3, #0
 8003a0c:	d013      	beq.n	8003a36 <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003a12:	4a13      	ldr	r2, [pc, #76]	@ (8003a60 <HAL_UART_IRQHandler+0x29c>)
 8003a14:	635a      	str	r2, [r3, #52]	@ 0x34

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003a1a:	4618      	mov	r0, r3
 8003a1c:	f7fd fe7f 	bl	800171e <HAL_DMA_Abort_IT>
 8003a20:	4603      	mov	r3, r0
 8003a22:	2b00      	cmp	r3, #0
 8003a24:	d017      	beq.n	8003a56 <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003a2a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003a2c:	687a      	ldr	r2, [r7, #4]
 8003a2e:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8003a30:	4610      	mov	r0, r2
 8003a32:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003a34:	e00f      	b.n	8003a56 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8003a36:	6878      	ldr	r0, [r7, #4]
 8003a38:	f000 f9b4 	bl	8003da4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003a3c:	e00b      	b.n	8003a56 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8003a3e:	6878      	ldr	r0, [r7, #4]
 8003a40:	f000 f9b0 	bl	8003da4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003a44:	e007      	b.n	8003a56 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8003a46:	6878      	ldr	r0, [r7, #4]
 8003a48:	f000 f9ac 	bl	8003da4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	2200      	movs	r2, #0
 8003a50:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      }
    }
    return;
 8003a54:	e192      	b.n	8003d7c <HAL_UART_IRQHandler+0x5b8>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003a56:	bf00      	nop
    return;
 8003a58:	e190      	b.n	8003d7c <HAL_UART_IRQHandler+0x5b8>
 8003a5a:	bf00      	nop
 8003a5c:	04000120 	.word	0x04000120
 8003a60:	08004473 	.word	0x08004473

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003a68:	2b01      	cmp	r3, #1
 8003a6a:	f040 814b 	bne.w	8003d04 <HAL_UART_IRQHandler+0x540>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8003a6e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003a72:	f003 0310 	and.w	r3, r3, #16
 8003a76:	2b00      	cmp	r3, #0
 8003a78:	f000 8144 	beq.w	8003d04 <HAL_UART_IRQHandler+0x540>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8003a7c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003a80:	f003 0310 	and.w	r3, r3, #16
 8003a84:	2b00      	cmp	r3, #0
 8003a86:	f000 813d 	beq.w	8003d04 <HAL_UART_IRQHandler+0x540>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	681b      	ldr	r3, [r3, #0]
 8003a8e:	2210      	movs	r2, #16
 8003a90:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	681b      	ldr	r3, [r3, #0]
 8003a96:	689b      	ldr	r3, [r3, #8]
 8003a98:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003a9c:	2b40      	cmp	r3, #64	@ 0x40
 8003a9e:	f040 80b5 	bne.w	8003c0c <HAL_UART_IRQHandler+0x448>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003aa6:	681b      	ldr	r3, [r3, #0]
 8003aa8:	685b      	ldr	r3, [r3, #4]
 8003aaa:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8003aae:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8003ab2:	2b00      	cmp	r3, #0
 8003ab4:	f000 8164 	beq.w	8003d80 <HAL_UART_IRQHandler+0x5bc>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8003abe:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8003ac2:	429a      	cmp	r2, r3
 8003ac4:	f080 815c 	bcs.w	8003d80 <HAL_UART_IRQHandler+0x5bc>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8003ace:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003ad6:	699b      	ldr	r3, [r3, #24]
 8003ad8:	2b20      	cmp	r3, #32
 8003ada:	f000 8086 	beq.w	8003bea <HAL_UART_IRQHandler+0x426>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	681b      	ldr	r3, [r3, #0]
 8003ae2:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003ae6:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8003aea:	e853 3f00 	ldrex	r3, [r3]
 8003aee:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8003af2:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8003af6:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003afa:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	681b      	ldr	r3, [r3, #0]
 8003b02:	461a      	mov	r2, r3
 8003b04:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8003b08:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8003b0c:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003b10:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8003b14:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8003b18:	e841 2300 	strex	r3, r2, [r1]
 8003b1c:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8003b20:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003b24:	2b00      	cmp	r3, #0
 8003b26:	d1da      	bne.n	8003ade <HAL_UART_IRQHandler+0x31a>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	681b      	ldr	r3, [r3, #0]
 8003b2c:	3308      	adds	r3, #8
 8003b2e:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003b30:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003b32:	e853 3f00 	ldrex	r3, [r3]
 8003b36:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8003b38:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8003b3a:	f023 0301 	bic.w	r3, r3, #1
 8003b3e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	681b      	ldr	r3, [r3, #0]
 8003b46:	3308      	adds	r3, #8
 8003b48:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8003b4c:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8003b50:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003b52:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8003b54:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8003b58:	e841 2300 	strex	r3, r2, [r1]
 8003b5c:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8003b5e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8003b60:	2b00      	cmp	r3, #0
 8003b62:	d1e1      	bne.n	8003b28 <HAL_UART_IRQHandler+0x364>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	681b      	ldr	r3, [r3, #0]
 8003b68:	3308      	adds	r3, #8
 8003b6a:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003b6c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003b6e:	e853 3f00 	ldrex	r3, [r3]
 8003b72:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8003b74:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003b76:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003b7a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	681b      	ldr	r3, [r3, #0]
 8003b82:	3308      	adds	r3, #8
 8003b84:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8003b88:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8003b8a:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003b8c:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8003b8e:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8003b90:	e841 2300 	strex	r3, r2, [r1]
 8003b94:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8003b96:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8003b98:	2b00      	cmp	r3, #0
 8003b9a:	d1e3      	bne.n	8003b64 <HAL_UART_IRQHandler+0x3a0>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	2220      	movs	r2, #32
 8003ba0:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	2200      	movs	r2, #0
 8003ba8:	661a      	str	r2, [r3, #96]	@ 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	681b      	ldr	r3, [r3, #0]
 8003bae:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003bb0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003bb2:	e853 3f00 	ldrex	r3, [r3]
 8003bb6:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8003bb8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003bba:	f023 0310 	bic.w	r3, r3, #16
 8003bbe:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	681b      	ldr	r3, [r3, #0]
 8003bc6:	461a      	mov	r2, r3
 8003bc8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8003bcc:	65bb      	str	r3, [r7, #88]	@ 0x58
 8003bce:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003bd0:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8003bd2:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8003bd4:	e841 2300 	strex	r3, r2, [r1]
 8003bd8:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8003bda:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003bdc:	2b00      	cmp	r3, #0
 8003bde:	d1e4      	bne.n	8003baa <HAL_UART_IRQHandler+0x3e6>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003be4:	4618      	mov	r0, r3
 8003be6:	f7fd fd5c 	bl	80016a2 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	2202      	movs	r2, #2
 8003bee:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8003bfc:	b29b      	uxth	r3, r3
 8003bfe:	1ad3      	subs	r3, r2, r3
 8003c00:	b29b      	uxth	r3, r3
 8003c02:	4619      	mov	r1, r3
 8003c04:	6878      	ldr	r0, [r7, #4]
 8003c06:	f000 f8d7 	bl	8003db8 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8003c0a:	e0b9      	b.n	8003d80 <HAL_UART_IRQHandler+0x5bc>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8003c18:	b29b      	uxth	r3, r3
 8003c1a:	1ad3      	subs	r3, r2, r3
 8003c1c:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8003c26:	b29b      	uxth	r3, r3
 8003c28:	2b00      	cmp	r3, #0
 8003c2a:	f000 80ab 	beq.w	8003d84 <HAL_UART_IRQHandler+0x5c0>
          && (nb_rx_data > 0U))
 8003c2e:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8003c32:	2b00      	cmp	r3, #0
 8003c34:	f000 80a6 	beq.w	8003d84 <HAL_UART_IRQHandler+0x5c0>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	681b      	ldr	r3, [r3, #0]
 8003c3c:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003c3e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003c40:	e853 3f00 	ldrex	r3, [r3]
 8003c44:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8003c46:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003c48:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003c4c:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	681b      	ldr	r3, [r3, #0]
 8003c54:	461a      	mov	r2, r3
 8003c56:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8003c5a:	647b      	str	r3, [r7, #68]	@ 0x44
 8003c5c:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003c5e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8003c60:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8003c62:	e841 2300 	strex	r3, r2, [r1]
 8003c66:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8003c68:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003c6a:	2b00      	cmp	r3, #0
 8003c6c:	d1e4      	bne.n	8003c38 <HAL_UART_IRQHandler+0x474>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	681b      	ldr	r3, [r3, #0]
 8003c72:	3308      	adds	r3, #8
 8003c74:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003c76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c78:	e853 3f00 	ldrex	r3, [r3]
 8003c7c:	623b      	str	r3, [r7, #32]
   return(result);
 8003c7e:	6a3b      	ldr	r3, [r7, #32]
 8003c80:	f023 0301 	bic.w	r3, r3, #1
 8003c84:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	681b      	ldr	r3, [r3, #0]
 8003c8c:	3308      	adds	r3, #8
 8003c8e:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8003c92:	633a      	str	r2, [r7, #48]	@ 0x30
 8003c94:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003c96:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8003c98:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003c9a:	e841 2300 	strex	r3, r2, [r1]
 8003c9e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8003ca0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003ca2:	2b00      	cmp	r3, #0
 8003ca4:	d1e3      	bne.n	8003c6e <HAL_UART_IRQHandler+0x4aa>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	2220      	movs	r2, #32
 8003caa:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	2200      	movs	r2, #0
 8003cb2:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	2200      	movs	r2, #0
 8003cb8:	669a      	str	r2, [r3, #104]	@ 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	681b      	ldr	r3, [r3, #0]
 8003cbe:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003cc0:	693b      	ldr	r3, [r7, #16]
 8003cc2:	e853 3f00 	ldrex	r3, [r3]
 8003cc6:	60fb      	str	r3, [r7, #12]
   return(result);
 8003cc8:	68fb      	ldr	r3, [r7, #12]
 8003cca:	f023 0310 	bic.w	r3, r3, #16
 8003cce:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	681b      	ldr	r3, [r3, #0]
 8003cd6:	461a      	mov	r2, r3
 8003cd8:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8003cdc:	61fb      	str	r3, [r7, #28]
 8003cde:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003ce0:	69b9      	ldr	r1, [r7, #24]
 8003ce2:	69fa      	ldr	r2, [r7, #28]
 8003ce4:	e841 2300 	strex	r3, r2, [r1]
 8003ce8:	617b      	str	r3, [r7, #20]
   return(result);
 8003cea:	697b      	ldr	r3, [r7, #20]
 8003cec:	2b00      	cmp	r3, #0
 8003cee:	d1e4      	bne.n	8003cba <HAL_UART_IRQHandler+0x4f6>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	2202      	movs	r2, #2
 8003cf4:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8003cf6:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8003cfa:	4619      	mov	r1, r3
 8003cfc:	6878      	ldr	r0, [r7, #4]
 8003cfe:	f000 f85b 	bl	8003db8 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8003d02:	e03f      	b.n	8003d84 <HAL_UART_IRQHandler+0x5c0>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8003d04:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003d08:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003d0c:	2b00      	cmp	r3, #0
 8003d0e:	d00e      	beq.n	8003d2e <HAL_UART_IRQHandler+0x56a>
 8003d10:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003d14:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003d18:	2b00      	cmp	r3, #0
 8003d1a:	d008      	beq.n	8003d2e <HAL_UART_IRQHandler+0x56a>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	681b      	ldr	r3, [r3, #0]
 8003d20:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8003d24:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8003d26:	6878      	ldr	r0, [r7, #4]
 8003d28:	f000 fc9e 	bl	8004668 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8003d2c:	e02d      	b.n	8003d8a <HAL_UART_IRQHandler+0x5c6>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 8003d2e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003d32:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003d36:	2b00      	cmp	r3, #0
 8003d38:	d00e      	beq.n	8003d58 <HAL_UART_IRQHandler+0x594>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8003d3a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003d3e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003d42:	2b00      	cmp	r3, #0
 8003d44:	d008      	beq.n	8003d58 <HAL_UART_IRQHandler+0x594>
  {
    if (huart->TxISR != NULL)
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003d4a:	2b00      	cmp	r3, #0
 8003d4c:	d01c      	beq.n	8003d88 <HAL_UART_IRQHandler+0x5c4>
    {
      huart->TxISR(huart);
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003d52:	6878      	ldr	r0, [r7, #4]
 8003d54:	4798      	blx	r3
    }
    return;
 8003d56:	e017      	b.n	8003d88 <HAL_UART_IRQHandler+0x5c4>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8003d58:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003d5c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003d60:	2b00      	cmp	r3, #0
 8003d62:	d012      	beq.n	8003d8a <HAL_UART_IRQHandler+0x5c6>
 8003d64:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003d68:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003d6c:	2b00      	cmp	r3, #0
 8003d6e:	d00c      	beq.n	8003d8a <HAL_UART_IRQHandler+0x5c6>
  {
    UART_EndTransmit_IT(huart);
 8003d70:	6878      	ldr	r0, [r7, #4]
 8003d72:	f000 fc4f 	bl	8004614 <UART_EndTransmit_IT>
    return;
 8003d76:	e008      	b.n	8003d8a <HAL_UART_IRQHandler+0x5c6>
      return;
 8003d78:	bf00      	nop
 8003d7a:	e006      	b.n	8003d8a <HAL_UART_IRQHandler+0x5c6>
    return;
 8003d7c:	bf00      	nop
 8003d7e:	e004      	b.n	8003d8a <HAL_UART_IRQHandler+0x5c6>
      return;
 8003d80:	bf00      	nop
 8003d82:	e002      	b.n	8003d8a <HAL_UART_IRQHandler+0x5c6>
      return;
 8003d84:	bf00      	nop
 8003d86:	e000      	b.n	8003d8a <HAL_UART_IRQHandler+0x5c6>
    return;
 8003d88:	bf00      	nop
  }

}
 8003d8a:	37e8      	adds	r7, #232	@ 0xe8
 8003d8c:	46bd      	mov	sp, r7
 8003d8e:	bd80      	pop	{r7, pc}

08003d90 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8003d90:	b480      	push	{r7}
 8003d92:	b083      	sub	sp, #12
 8003d94:	af00      	add	r7, sp, #0
 8003d96:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8003d98:	bf00      	nop
 8003d9a:	370c      	adds	r7, #12
 8003d9c:	46bd      	mov	sp, r7
 8003d9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003da2:	4770      	bx	lr

08003da4 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8003da4:	b480      	push	{r7}
 8003da6:	b083      	sub	sp, #12
 8003da8:	af00      	add	r7, sp, #0
 8003daa:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8003dac:	bf00      	nop
 8003dae:	370c      	adds	r7, #12
 8003db0:	46bd      	mov	sp, r7
 8003db2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003db6:	4770      	bx	lr

08003db8 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8003db8:	b480      	push	{r7}
 8003dba:	b083      	sub	sp, #12
 8003dbc:	af00      	add	r7, sp, #0
 8003dbe:	6078      	str	r0, [r7, #4]
 8003dc0:	460b      	mov	r3, r1
 8003dc2:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8003dc4:	bf00      	nop
 8003dc6:	370c      	adds	r7, #12
 8003dc8:	46bd      	mov	sp, r7
 8003dca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dce:	4770      	bx	lr

08003dd0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003dd0:	b580      	push	{r7, lr}
 8003dd2:	b088      	sub	sp, #32
 8003dd4:	af00      	add	r7, sp, #0
 8003dd6:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8003dd8:	2300      	movs	r3, #0
 8003dda:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	689a      	ldr	r2, [r3, #8]
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	691b      	ldr	r3, [r3, #16]
 8003de4:	431a      	orrs	r2, r3
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	695b      	ldr	r3, [r3, #20]
 8003dea:	431a      	orrs	r2, r3
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	69db      	ldr	r3, [r3, #28]
 8003df0:	4313      	orrs	r3, r2
 8003df2:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	681b      	ldr	r3, [r3, #0]
 8003df8:	681a      	ldr	r2, [r3, #0]
 8003dfa:	4b8a      	ldr	r3, [pc, #552]	@ (8004024 <UART_SetConfig+0x254>)
 8003dfc:	4013      	ands	r3, r2
 8003dfe:	687a      	ldr	r2, [r7, #4]
 8003e00:	6812      	ldr	r2, [r2, #0]
 8003e02:	6979      	ldr	r1, [r7, #20]
 8003e04:	430b      	orrs	r3, r1
 8003e06:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	681b      	ldr	r3, [r3, #0]
 8003e0c:	685b      	ldr	r3, [r3, #4]
 8003e0e:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	68da      	ldr	r2, [r3, #12]
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	681b      	ldr	r3, [r3, #0]
 8003e1a:	430a      	orrs	r2, r1
 8003e1c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	699b      	ldr	r3, [r3, #24]
 8003e22:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	6a1b      	ldr	r3, [r3, #32]
 8003e28:	697a      	ldr	r2, [r7, #20]
 8003e2a:	4313      	orrs	r3, r2
 8003e2c:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	681b      	ldr	r3, [r3, #0]
 8003e32:	689b      	ldr	r3, [r3, #8]
 8003e34:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	681b      	ldr	r3, [r3, #0]
 8003e3c:	697a      	ldr	r2, [r7, #20]
 8003e3e:	430a      	orrs	r2, r1
 8003e40:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	681b      	ldr	r3, [r3, #0]
 8003e46:	4a78      	ldr	r2, [pc, #480]	@ (8004028 <UART_SetConfig+0x258>)
 8003e48:	4293      	cmp	r3, r2
 8003e4a:	d120      	bne.n	8003e8e <UART_SetConfig+0xbe>
 8003e4c:	4b77      	ldr	r3, [pc, #476]	@ (800402c <UART_SetConfig+0x25c>)
 8003e4e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003e50:	f003 0303 	and.w	r3, r3, #3
 8003e54:	2b03      	cmp	r3, #3
 8003e56:	d817      	bhi.n	8003e88 <UART_SetConfig+0xb8>
 8003e58:	a201      	add	r2, pc, #4	@ (adr r2, 8003e60 <UART_SetConfig+0x90>)
 8003e5a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003e5e:	bf00      	nop
 8003e60:	08003e71 	.word	0x08003e71
 8003e64:	08003e7d 	.word	0x08003e7d
 8003e68:	08003e83 	.word	0x08003e83
 8003e6c:	08003e77 	.word	0x08003e77
 8003e70:	2300      	movs	r3, #0
 8003e72:	77fb      	strb	r3, [r7, #31]
 8003e74:	e01d      	b.n	8003eb2 <UART_SetConfig+0xe2>
 8003e76:	2302      	movs	r3, #2
 8003e78:	77fb      	strb	r3, [r7, #31]
 8003e7a:	e01a      	b.n	8003eb2 <UART_SetConfig+0xe2>
 8003e7c:	2304      	movs	r3, #4
 8003e7e:	77fb      	strb	r3, [r7, #31]
 8003e80:	e017      	b.n	8003eb2 <UART_SetConfig+0xe2>
 8003e82:	2308      	movs	r3, #8
 8003e84:	77fb      	strb	r3, [r7, #31]
 8003e86:	e014      	b.n	8003eb2 <UART_SetConfig+0xe2>
 8003e88:	2310      	movs	r3, #16
 8003e8a:	77fb      	strb	r3, [r7, #31]
 8003e8c:	e011      	b.n	8003eb2 <UART_SetConfig+0xe2>
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	681b      	ldr	r3, [r3, #0]
 8003e92:	4a67      	ldr	r2, [pc, #412]	@ (8004030 <UART_SetConfig+0x260>)
 8003e94:	4293      	cmp	r3, r2
 8003e96:	d102      	bne.n	8003e9e <UART_SetConfig+0xce>
 8003e98:	2300      	movs	r3, #0
 8003e9a:	77fb      	strb	r3, [r7, #31]
 8003e9c:	e009      	b.n	8003eb2 <UART_SetConfig+0xe2>
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	681b      	ldr	r3, [r3, #0]
 8003ea2:	4a64      	ldr	r2, [pc, #400]	@ (8004034 <UART_SetConfig+0x264>)
 8003ea4:	4293      	cmp	r3, r2
 8003ea6:	d102      	bne.n	8003eae <UART_SetConfig+0xde>
 8003ea8:	2300      	movs	r3, #0
 8003eaa:	77fb      	strb	r3, [r7, #31]
 8003eac:	e001      	b.n	8003eb2 <UART_SetConfig+0xe2>
 8003eae:	2310      	movs	r3, #16
 8003eb0:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	69db      	ldr	r3, [r3, #28]
 8003eb6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003eba:	d15a      	bne.n	8003f72 <UART_SetConfig+0x1a2>
  {
    switch (clocksource)
 8003ebc:	7ffb      	ldrb	r3, [r7, #31]
 8003ebe:	2b08      	cmp	r3, #8
 8003ec0:	d827      	bhi.n	8003f12 <UART_SetConfig+0x142>
 8003ec2:	a201      	add	r2, pc, #4	@ (adr r2, 8003ec8 <UART_SetConfig+0xf8>)
 8003ec4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003ec8:	08003eed 	.word	0x08003eed
 8003ecc:	08003ef5 	.word	0x08003ef5
 8003ed0:	08003efd 	.word	0x08003efd
 8003ed4:	08003f13 	.word	0x08003f13
 8003ed8:	08003f03 	.word	0x08003f03
 8003edc:	08003f13 	.word	0x08003f13
 8003ee0:	08003f13 	.word	0x08003f13
 8003ee4:	08003f13 	.word	0x08003f13
 8003ee8:	08003f0b 	.word	0x08003f0b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003eec:	f7ff f806 	bl	8002efc <HAL_RCC_GetPCLK1Freq>
 8003ef0:	61b8      	str	r0, [r7, #24]
        break;
 8003ef2:	e013      	b.n	8003f1c <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003ef4:	f7ff f824 	bl	8002f40 <HAL_RCC_GetPCLK2Freq>
 8003ef8:	61b8      	str	r0, [r7, #24]
        break;
 8003efa:	e00f      	b.n	8003f1c <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003efc:	4b4e      	ldr	r3, [pc, #312]	@ (8004038 <UART_SetConfig+0x268>)
 8003efe:	61bb      	str	r3, [r7, #24]
        break;
 8003f00:	e00c      	b.n	8003f1c <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003f02:	f7fe ff9b 	bl	8002e3c <HAL_RCC_GetSysClockFreq>
 8003f06:	61b8      	str	r0, [r7, #24]
        break;
 8003f08:	e008      	b.n	8003f1c <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003f0a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003f0e:	61bb      	str	r3, [r7, #24]
        break;
 8003f10:	e004      	b.n	8003f1c <UART_SetConfig+0x14c>
      default:
        pclk = 0U;
 8003f12:	2300      	movs	r3, #0
 8003f14:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8003f16:	2301      	movs	r3, #1
 8003f18:	77bb      	strb	r3, [r7, #30]
        break;
 8003f1a:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8003f1c:	69bb      	ldr	r3, [r7, #24]
 8003f1e:	2b00      	cmp	r3, #0
 8003f20:	d074      	beq.n	800400c <UART_SetConfig+0x23c>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8003f22:	69bb      	ldr	r3, [r7, #24]
 8003f24:	005a      	lsls	r2, r3, #1
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	685b      	ldr	r3, [r3, #4]
 8003f2a:	085b      	lsrs	r3, r3, #1
 8003f2c:	441a      	add	r2, r3
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	685b      	ldr	r3, [r3, #4]
 8003f32:	fbb2 f3f3 	udiv	r3, r2, r3
 8003f36:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003f38:	693b      	ldr	r3, [r7, #16]
 8003f3a:	2b0f      	cmp	r3, #15
 8003f3c:	d916      	bls.n	8003f6c <UART_SetConfig+0x19c>
 8003f3e:	693b      	ldr	r3, [r7, #16]
 8003f40:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003f44:	d212      	bcs.n	8003f6c <UART_SetConfig+0x19c>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8003f46:	693b      	ldr	r3, [r7, #16]
 8003f48:	b29b      	uxth	r3, r3
 8003f4a:	f023 030f 	bic.w	r3, r3, #15
 8003f4e:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8003f50:	693b      	ldr	r3, [r7, #16]
 8003f52:	085b      	lsrs	r3, r3, #1
 8003f54:	b29b      	uxth	r3, r3
 8003f56:	f003 0307 	and.w	r3, r3, #7
 8003f5a:	b29a      	uxth	r2, r3
 8003f5c:	89fb      	ldrh	r3, [r7, #14]
 8003f5e:	4313      	orrs	r3, r2
 8003f60:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	681b      	ldr	r3, [r3, #0]
 8003f66:	89fa      	ldrh	r2, [r7, #14]
 8003f68:	60da      	str	r2, [r3, #12]
 8003f6a:	e04f      	b.n	800400c <UART_SetConfig+0x23c>
      }
      else
      {
        ret = HAL_ERROR;
 8003f6c:	2301      	movs	r3, #1
 8003f6e:	77bb      	strb	r3, [r7, #30]
 8003f70:	e04c      	b.n	800400c <UART_SetConfig+0x23c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8003f72:	7ffb      	ldrb	r3, [r7, #31]
 8003f74:	2b08      	cmp	r3, #8
 8003f76:	d828      	bhi.n	8003fca <UART_SetConfig+0x1fa>
 8003f78:	a201      	add	r2, pc, #4	@ (adr r2, 8003f80 <UART_SetConfig+0x1b0>)
 8003f7a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003f7e:	bf00      	nop
 8003f80:	08003fa5 	.word	0x08003fa5
 8003f84:	08003fad 	.word	0x08003fad
 8003f88:	08003fb5 	.word	0x08003fb5
 8003f8c:	08003fcb 	.word	0x08003fcb
 8003f90:	08003fbb 	.word	0x08003fbb
 8003f94:	08003fcb 	.word	0x08003fcb
 8003f98:	08003fcb 	.word	0x08003fcb
 8003f9c:	08003fcb 	.word	0x08003fcb
 8003fa0:	08003fc3 	.word	0x08003fc3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003fa4:	f7fe ffaa 	bl	8002efc <HAL_RCC_GetPCLK1Freq>
 8003fa8:	61b8      	str	r0, [r7, #24]
        break;
 8003faa:	e013      	b.n	8003fd4 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003fac:	f7fe ffc8 	bl	8002f40 <HAL_RCC_GetPCLK2Freq>
 8003fb0:	61b8      	str	r0, [r7, #24]
        break;
 8003fb2:	e00f      	b.n	8003fd4 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003fb4:	4b20      	ldr	r3, [pc, #128]	@ (8004038 <UART_SetConfig+0x268>)
 8003fb6:	61bb      	str	r3, [r7, #24]
        break;
 8003fb8:	e00c      	b.n	8003fd4 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003fba:	f7fe ff3f 	bl	8002e3c <HAL_RCC_GetSysClockFreq>
 8003fbe:	61b8      	str	r0, [r7, #24]
        break;
 8003fc0:	e008      	b.n	8003fd4 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003fc2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003fc6:	61bb      	str	r3, [r7, #24]
        break;
 8003fc8:	e004      	b.n	8003fd4 <UART_SetConfig+0x204>
      default:
        pclk = 0U;
 8003fca:	2300      	movs	r3, #0
 8003fcc:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8003fce:	2301      	movs	r3, #1
 8003fd0:	77bb      	strb	r3, [r7, #30]
        break;
 8003fd2:	bf00      	nop
    }

    if (pclk != 0U)
 8003fd4:	69bb      	ldr	r3, [r7, #24]
 8003fd6:	2b00      	cmp	r3, #0
 8003fd8:	d018      	beq.n	800400c <UART_SetConfig+0x23c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	685b      	ldr	r3, [r3, #4]
 8003fde:	085a      	lsrs	r2, r3, #1
 8003fe0:	69bb      	ldr	r3, [r7, #24]
 8003fe2:	441a      	add	r2, r3
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	685b      	ldr	r3, [r3, #4]
 8003fe8:	fbb2 f3f3 	udiv	r3, r2, r3
 8003fec:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003fee:	693b      	ldr	r3, [r7, #16]
 8003ff0:	2b0f      	cmp	r3, #15
 8003ff2:	d909      	bls.n	8004008 <UART_SetConfig+0x238>
 8003ff4:	693b      	ldr	r3, [r7, #16]
 8003ff6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003ffa:	d205      	bcs.n	8004008 <UART_SetConfig+0x238>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8003ffc:	693b      	ldr	r3, [r7, #16]
 8003ffe:	b29a      	uxth	r2, r3
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	681b      	ldr	r3, [r3, #0]
 8004004:	60da      	str	r2, [r3, #12]
 8004006:	e001      	b.n	800400c <UART_SetConfig+0x23c>
      }
      else
      {
        ret = HAL_ERROR;
 8004008:	2301      	movs	r3, #1
 800400a:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	2200      	movs	r2, #0
 8004010:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	2200      	movs	r2, #0
 8004016:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8004018:	7fbb      	ldrb	r3, [r7, #30]
}
 800401a:	4618      	mov	r0, r3
 800401c:	3720      	adds	r7, #32
 800401e:	46bd      	mov	sp, r7
 8004020:	bd80      	pop	{r7, pc}
 8004022:	bf00      	nop
 8004024:	efff69f3 	.word	0xefff69f3
 8004028:	40013800 	.word	0x40013800
 800402c:	40021000 	.word	0x40021000
 8004030:	40004400 	.word	0x40004400
 8004034:	40004800 	.word	0x40004800
 8004038:	007a1200 	.word	0x007a1200

0800403c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800403c:	b480      	push	{r7}
 800403e:	b083      	sub	sp, #12
 8004040:	af00      	add	r7, sp, #0
 8004042:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004048:	f003 0308 	and.w	r3, r3, #8
 800404c:	2b00      	cmp	r3, #0
 800404e:	d00a      	beq.n	8004066 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	681b      	ldr	r3, [r3, #0]
 8004054:	685b      	ldr	r3, [r3, #4]
 8004056:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	681b      	ldr	r3, [r3, #0]
 8004062:	430a      	orrs	r2, r1
 8004064:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800406a:	f003 0301 	and.w	r3, r3, #1
 800406e:	2b00      	cmp	r3, #0
 8004070:	d00a      	beq.n	8004088 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	681b      	ldr	r3, [r3, #0]
 8004076:	685b      	ldr	r3, [r3, #4]
 8004078:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	681b      	ldr	r3, [r3, #0]
 8004084:	430a      	orrs	r2, r1
 8004086:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800408c:	f003 0302 	and.w	r3, r3, #2
 8004090:	2b00      	cmp	r3, #0
 8004092:	d00a      	beq.n	80040aa <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	681b      	ldr	r3, [r3, #0]
 8004098:	685b      	ldr	r3, [r3, #4]
 800409a:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	681b      	ldr	r3, [r3, #0]
 80040a6:	430a      	orrs	r2, r1
 80040a8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80040ae:	f003 0304 	and.w	r3, r3, #4
 80040b2:	2b00      	cmp	r3, #0
 80040b4:	d00a      	beq.n	80040cc <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	681b      	ldr	r3, [r3, #0]
 80040ba:	685b      	ldr	r3, [r3, #4]
 80040bc:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	681b      	ldr	r3, [r3, #0]
 80040c8:	430a      	orrs	r2, r1
 80040ca:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80040d0:	f003 0310 	and.w	r3, r3, #16
 80040d4:	2b00      	cmp	r3, #0
 80040d6:	d00a      	beq.n	80040ee <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	681b      	ldr	r3, [r3, #0]
 80040dc:	689b      	ldr	r3, [r3, #8]
 80040de:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	681b      	ldr	r3, [r3, #0]
 80040ea:	430a      	orrs	r2, r1
 80040ec:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80040f2:	f003 0320 	and.w	r3, r3, #32
 80040f6:	2b00      	cmp	r3, #0
 80040f8:	d00a      	beq.n	8004110 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	681b      	ldr	r3, [r3, #0]
 80040fe:	689b      	ldr	r3, [r3, #8]
 8004100:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	681b      	ldr	r3, [r3, #0]
 800410c:	430a      	orrs	r2, r1
 800410e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004114:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004118:	2b00      	cmp	r3, #0
 800411a:	d01a      	beq.n	8004152 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	681b      	ldr	r3, [r3, #0]
 8004120:	685b      	ldr	r3, [r3, #4]
 8004122:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	681b      	ldr	r3, [r3, #0]
 800412e:	430a      	orrs	r2, r1
 8004130:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004136:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800413a:	d10a      	bne.n	8004152 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	681b      	ldr	r3, [r3, #0]
 8004140:	685b      	ldr	r3, [r3, #4]
 8004142:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	681b      	ldr	r3, [r3, #0]
 800414e:	430a      	orrs	r2, r1
 8004150:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004156:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800415a:	2b00      	cmp	r3, #0
 800415c:	d00a      	beq.n	8004174 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	681b      	ldr	r3, [r3, #0]
 8004162:	685b      	ldr	r3, [r3, #4]
 8004164:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	681b      	ldr	r3, [r3, #0]
 8004170:	430a      	orrs	r2, r1
 8004172:	605a      	str	r2, [r3, #4]
  }
}
 8004174:	bf00      	nop
 8004176:	370c      	adds	r7, #12
 8004178:	46bd      	mov	sp, r7
 800417a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800417e:	4770      	bx	lr

08004180 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8004180:	b580      	push	{r7, lr}
 8004182:	b098      	sub	sp, #96	@ 0x60
 8004184:	af02      	add	r7, sp, #8
 8004186:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	2200      	movs	r2, #0
 800418c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8004190:	f7fd f96a 	bl	8001468 <HAL_GetTick>
 8004194:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	681b      	ldr	r3, [r3, #0]
 800419a:	681b      	ldr	r3, [r3, #0]
 800419c:	f003 0308 	and.w	r3, r3, #8
 80041a0:	2b08      	cmp	r3, #8
 80041a2:	d12e      	bne.n	8004202 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80041a4:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80041a8:	9300      	str	r3, [sp, #0]
 80041aa:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80041ac:	2200      	movs	r2, #0
 80041ae:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80041b2:	6878      	ldr	r0, [r7, #4]
 80041b4:	f000 f88c 	bl	80042d0 <UART_WaitOnFlagUntilTimeout>
 80041b8:	4603      	mov	r3, r0
 80041ba:	2b00      	cmp	r3, #0
 80041bc:	d021      	beq.n	8004202 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	681b      	ldr	r3, [r3, #0]
 80041c2:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80041c4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80041c6:	e853 3f00 	ldrex	r3, [r3]
 80041ca:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80041cc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80041ce:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80041d2:	653b      	str	r3, [r7, #80]	@ 0x50
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	681b      	ldr	r3, [r3, #0]
 80041d8:	461a      	mov	r2, r3
 80041da:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80041dc:	647b      	str	r3, [r7, #68]	@ 0x44
 80041de:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80041e0:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80041e2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80041e4:	e841 2300 	strex	r3, r2, [r1]
 80041e8:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80041ea:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80041ec:	2b00      	cmp	r3, #0
 80041ee:	d1e6      	bne.n	80041be <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	2220      	movs	r2, #32
 80041f4:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	2200      	movs	r2, #0
 80041fa:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80041fe:	2303      	movs	r3, #3
 8004200:	e062      	b.n	80042c8 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	681b      	ldr	r3, [r3, #0]
 8004206:	681b      	ldr	r3, [r3, #0]
 8004208:	f003 0304 	and.w	r3, r3, #4
 800420c:	2b04      	cmp	r3, #4
 800420e:	d149      	bne.n	80042a4 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004210:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8004214:	9300      	str	r3, [sp, #0]
 8004216:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004218:	2200      	movs	r2, #0
 800421a:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800421e:	6878      	ldr	r0, [r7, #4]
 8004220:	f000 f856 	bl	80042d0 <UART_WaitOnFlagUntilTimeout>
 8004224:	4603      	mov	r3, r0
 8004226:	2b00      	cmp	r3, #0
 8004228:	d03c      	beq.n	80042a4 <UART_CheckIdleState+0x124>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	681b      	ldr	r3, [r3, #0]
 800422e:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004230:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004232:	e853 3f00 	ldrex	r3, [r3]
 8004236:	623b      	str	r3, [r7, #32]
   return(result);
 8004238:	6a3b      	ldr	r3, [r7, #32]
 800423a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800423e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	681b      	ldr	r3, [r3, #0]
 8004244:	461a      	mov	r2, r3
 8004246:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004248:	633b      	str	r3, [r7, #48]	@ 0x30
 800424a:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800424c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800424e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004250:	e841 2300 	strex	r3, r2, [r1]
 8004254:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8004256:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004258:	2b00      	cmp	r3, #0
 800425a:	d1e6      	bne.n	800422a <UART_CheckIdleState+0xaa>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	681b      	ldr	r3, [r3, #0]
 8004260:	3308      	adds	r3, #8
 8004262:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004264:	693b      	ldr	r3, [r7, #16]
 8004266:	e853 3f00 	ldrex	r3, [r3]
 800426a:	60fb      	str	r3, [r7, #12]
   return(result);
 800426c:	68fb      	ldr	r3, [r7, #12]
 800426e:	f023 0301 	bic.w	r3, r3, #1
 8004272:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	681b      	ldr	r3, [r3, #0]
 8004278:	3308      	adds	r3, #8
 800427a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800427c:	61fa      	str	r2, [r7, #28]
 800427e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004280:	69b9      	ldr	r1, [r7, #24]
 8004282:	69fa      	ldr	r2, [r7, #28]
 8004284:	e841 2300 	strex	r3, r2, [r1]
 8004288:	617b      	str	r3, [r7, #20]
   return(result);
 800428a:	697b      	ldr	r3, [r7, #20]
 800428c:	2b00      	cmp	r3, #0
 800428e:	d1e5      	bne.n	800425c <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	2220      	movs	r2, #32
 8004294:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	2200      	movs	r2, #0
 800429c:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80042a0:	2303      	movs	r3, #3
 80042a2:	e011      	b.n	80042c8 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	2220      	movs	r2, #32
 80042a8:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	2220      	movs	r2, #32
 80042ae:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	2200      	movs	r2, #0
 80042b6:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	2200      	movs	r2, #0
 80042bc:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	2200      	movs	r2, #0
 80042c2:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 80042c6:	2300      	movs	r3, #0
}
 80042c8:	4618      	mov	r0, r3
 80042ca:	3758      	adds	r7, #88	@ 0x58
 80042cc:	46bd      	mov	sp, r7
 80042ce:	bd80      	pop	{r7, pc}

080042d0 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80042d0:	b580      	push	{r7, lr}
 80042d2:	b084      	sub	sp, #16
 80042d4:	af00      	add	r7, sp, #0
 80042d6:	60f8      	str	r0, [r7, #12]
 80042d8:	60b9      	str	r1, [r7, #8]
 80042da:	603b      	str	r3, [r7, #0]
 80042dc:	4613      	mov	r3, r2
 80042de:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80042e0:	e04f      	b.n	8004382 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80042e2:	69bb      	ldr	r3, [r7, #24]
 80042e4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80042e8:	d04b      	beq.n	8004382 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80042ea:	f7fd f8bd 	bl	8001468 <HAL_GetTick>
 80042ee:	4602      	mov	r2, r0
 80042f0:	683b      	ldr	r3, [r7, #0]
 80042f2:	1ad3      	subs	r3, r2, r3
 80042f4:	69ba      	ldr	r2, [r7, #24]
 80042f6:	429a      	cmp	r2, r3
 80042f8:	d302      	bcc.n	8004300 <UART_WaitOnFlagUntilTimeout+0x30>
 80042fa:	69bb      	ldr	r3, [r7, #24]
 80042fc:	2b00      	cmp	r3, #0
 80042fe:	d101      	bne.n	8004304 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8004300:	2303      	movs	r3, #3
 8004302:	e04e      	b.n	80043a2 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8004304:	68fb      	ldr	r3, [r7, #12]
 8004306:	681b      	ldr	r3, [r3, #0]
 8004308:	681b      	ldr	r3, [r3, #0]
 800430a:	f003 0304 	and.w	r3, r3, #4
 800430e:	2b00      	cmp	r3, #0
 8004310:	d037      	beq.n	8004382 <UART_WaitOnFlagUntilTimeout+0xb2>
 8004312:	68bb      	ldr	r3, [r7, #8]
 8004314:	2b80      	cmp	r3, #128	@ 0x80
 8004316:	d034      	beq.n	8004382 <UART_WaitOnFlagUntilTimeout+0xb2>
 8004318:	68bb      	ldr	r3, [r7, #8]
 800431a:	2b40      	cmp	r3, #64	@ 0x40
 800431c:	d031      	beq.n	8004382 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800431e:	68fb      	ldr	r3, [r7, #12]
 8004320:	681b      	ldr	r3, [r3, #0]
 8004322:	69db      	ldr	r3, [r3, #28]
 8004324:	f003 0308 	and.w	r3, r3, #8
 8004328:	2b08      	cmp	r3, #8
 800432a:	d110      	bne.n	800434e <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800432c:	68fb      	ldr	r3, [r7, #12]
 800432e:	681b      	ldr	r3, [r3, #0]
 8004330:	2208      	movs	r2, #8
 8004332:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004334:	68f8      	ldr	r0, [r7, #12]
 8004336:	f000 f838 	bl	80043aa <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800433a:	68fb      	ldr	r3, [r7, #12]
 800433c:	2208      	movs	r2, #8
 800433e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004342:	68fb      	ldr	r3, [r7, #12]
 8004344:	2200      	movs	r2, #0
 8004346:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 800434a:	2301      	movs	r3, #1
 800434c:	e029      	b.n	80043a2 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800434e:	68fb      	ldr	r3, [r7, #12]
 8004350:	681b      	ldr	r3, [r3, #0]
 8004352:	69db      	ldr	r3, [r3, #28]
 8004354:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004358:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800435c:	d111      	bne.n	8004382 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800435e:	68fb      	ldr	r3, [r7, #12]
 8004360:	681b      	ldr	r3, [r3, #0]
 8004362:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8004366:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004368:	68f8      	ldr	r0, [r7, #12]
 800436a:	f000 f81e 	bl	80043aa <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800436e:	68fb      	ldr	r3, [r7, #12]
 8004370:	2220      	movs	r2, #32
 8004372:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004376:	68fb      	ldr	r3, [r7, #12]
 8004378:	2200      	movs	r2, #0
 800437a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 800437e:	2303      	movs	r3, #3
 8004380:	e00f      	b.n	80043a2 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004382:	68fb      	ldr	r3, [r7, #12]
 8004384:	681b      	ldr	r3, [r3, #0]
 8004386:	69da      	ldr	r2, [r3, #28]
 8004388:	68bb      	ldr	r3, [r7, #8]
 800438a:	4013      	ands	r3, r2
 800438c:	68ba      	ldr	r2, [r7, #8]
 800438e:	429a      	cmp	r2, r3
 8004390:	bf0c      	ite	eq
 8004392:	2301      	moveq	r3, #1
 8004394:	2300      	movne	r3, #0
 8004396:	b2db      	uxtb	r3, r3
 8004398:	461a      	mov	r2, r3
 800439a:	79fb      	ldrb	r3, [r7, #7]
 800439c:	429a      	cmp	r2, r3
 800439e:	d0a0      	beq.n	80042e2 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80043a0:	2300      	movs	r3, #0
}
 80043a2:	4618      	mov	r0, r3
 80043a4:	3710      	adds	r7, #16
 80043a6:	46bd      	mov	sp, r7
 80043a8:	bd80      	pop	{r7, pc}

080043aa <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80043aa:	b480      	push	{r7}
 80043ac:	b095      	sub	sp, #84	@ 0x54
 80043ae:	af00      	add	r7, sp, #0
 80043b0:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	681b      	ldr	r3, [r3, #0]
 80043b6:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80043b8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80043ba:	e853 3f00 	ldrex	r3, [r3]
 80043be:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80043c0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80043c2:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80043c6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	681b      	ldr	r3, [r3, #0]
 80043cc:	461a      	mov	r2, r3
 80043ce:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80043d0:	643b      	str	r3, [r7, #64]	@ 0x40
 80043d2:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80043d4:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80043d6:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80043d8:	e841 2300 	strex	r3, r2, [r1]
 80043dc:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80043de:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80043e0:	2b00      	cmp	r3, #0
 80043e2:	d1e6      	bne.n	80043b2 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	681b      	ldr	r3, [r3, #0]
 80043e8:	3308      	adds	r3, #8
 80043ea:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80043ec:	6a3b      	ldr	r3, [r7, #32]
 80043ee:	e853 3f00 	ldrex	r3, [r3]
 80043f2:	61fb      	str	r3, [r7, #28]
   return(result);
 80043f4:	69fb      	ldr	r3, [r7, #28]
 80043f6:	f023 0301 	bic.w	r3, r3, #1
 80043fa:	64bb      	str	r3, [r7, #72]	@ 0x48
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	681b      	ldr	r3, [r3, #0]
 8004400:	3308      	adds	r3, #8
 8004402:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004404:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004406:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004408:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800440a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800440c:	e841 2300 	strex	r3, r2, [r1]
 8004410:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8004412:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004414:	2b00      	cmp	r3, #0
 8004416:	d1e5      	bne.n	80043e4 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800441c:	2b01      	cmp	r3, #1
 800441e:	d118      	bne.n	8004452 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	681b      	ldr	r3, [r3, #0]
 8004424:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004426:	68fb      	ldr	r3, [r7, #12]
 8004428:	e853 3f00 	ldrex	r3, [r3]
 800442c:	60bb      	str	r3, [r7, #8]
   return(result);
 800442e:	68bb      	ldr	r3, [r7, #8]
 8004430:	f023 0310 	bic.w	r3, r3, #16
 8004434:	647b      	str	r3, [r7, #68]	@ 0x44
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	681b      	ldr	r3, [r3, #0]
 800443a:	461a      	mov	r2, r3
 800443c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800443e:	61bb      	str	r3, [r7, #24]
 8004440:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004442:	6979      	ldr	r1, [r7, #20]
 8004444:	69ba      	ldr	r2, [r7, #24]
 8004446:	e841 2300 	strex	r3, r2, [r1]
 800444a:	613b      	str	r3, [r7, #16]
   return(result);
 800444c:	693b      	ldr	r3, [r7, #16]
 800444e:	2b00      	cmp	r3, #0
 8004450:	d1e6      	bne.n	8004420 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	2220      	movs	r2, #32
 8004456:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	2200      	movs	r2, #0
 800445e:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	2200      	movs	r2, #0
 8004464:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8004466:	bf00      	nop
 8004468:	3754      	adds	r7, #84	@ 0x54
 800446a:	46bd      	mov	sp, r7
 800446c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004470:	4770      	bx	lr

08004472 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8004472:	b580      	push	{r7, lr}
 8004474:	b084      	sub	sp, #16
 8004476:	af00      	add	r7, sp, #0
 8004478:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800447e:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8004480:	68fb      	ldr	r3, [r7, #12]
 8004482:	2200      	movs	r2, #0
 8004484:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
  huart->TxXferCount = 0U;
 8004488:	68fb      	ldr	r3, [r7, #12]
 800448a:	2200      	movs	r2, #0
 800448c:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8004490:	68f8      	ldr	r0, [r7, #12]
 8004492:	f7ff fc87 	bl	8003da4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004496:	bf00      	nop
 8004498:	3710      	adds	r7, #16
 800449a:	46bd      	mov	sp, r7
 800449c:	bd80      	pop	{r7, pc}

0800449e <UART_TxISR_8BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_8BIT(UART_HandleTypeDef *huart)
{
 800449e:	b480      	push	{r7}
 80044a0:	b08f      	sub	sp, #60	@ 0x3c
 80044a2:	af00      	add	r7, sp, #0
 80044a4:	6078      	str	r0, [r7, #4]
  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80044aa:	2b21      	cmp	r3, #33	@ 0x21
 80044ac:	d14c      	bne.n	8004548 <UART_TxISR_8BIT+0xaa>
  {
    if (huart->TxXferCount == 0U)
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 80044b4:	b29b      	uxth	r3, r3
 80044b6:	2b00      	cmp	r3, #0
 80044b8:	d132      	bne.n	8004520 <UART_TxISR_8BIT+0x82>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	681b      	ldr	r3, [r3, #0]
 80044be:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80044c0:	6a3b      	ldr	r3, [r7, #32]
 80044c2:	e853 3f00 	ldrex	r3, [r3]
 80044c6:	61fb      	str	r3, [r7, #28]
   return(result);
 80044c8:	69fb      	ldr	r3, [r7, #28]
 80044ca:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80044ce:	637b      	str	r3, [r7, #52]	@ 0x34
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	681b      	ldr	r3, [r3, #0]
 80044d4:	461a      	mov	r2, r3
 80044d6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80044d8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80044da:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80044dc:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80044de:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80044e0:	e841 2300 	strex	r3, r2, [r1]
 80044e4:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80044e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80044e8:	2b00      	cmp	r3, #0
 80044ea:	d1e6      	bne.n	80044ba <UART_TxISR_8BIT+0x1c>

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	681b      	ldr	r3, [r3, #0]
 80044f0:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80044f2:	68fb      	ldr	r3, [r7, #12]
 80044f4:	e853 3f00 	ldrex	r3, [r3]
 80044f8:	60bb      	str	r3, [r7, #8]
   return(result);
 80044fa:	68bb      	ldr	r3, [r7, #8]
 80044fc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004500:	633b      	str	r3, [r7, #48]	@ 0x30
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	681b      	ldr	r3, [r3, #0]
 8004506:	461a      	mov	r2, r3
 8004508:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800450a:	61bb      	str	r3, [r7, #24]
 800450c:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800450e:	6979      	ldr	r1, [r7, #20]
 8004510:	69ba      	ldr	r2, [r7, #24]
 8004512:	e841 2300 	strex	r3, r2, [r1]
 8004516:	613b      	str	r3, [r7, #16]
   return(result);
 8004518:	693b      	ldr	r3, [r7, #16]
 800451a:	2b00      	cmp	r3, #0
 800451c:	d1e6      	bne.n	80044ec <UART_TxISR_8BIT+0x4e>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
      huart->pTxBuffPtr++;
      huart->TxXferCount--;
    }
  }
}
 800451e:	e013      	b.n	8004548 <UART_TxISR_8BIT+0xaa>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004524:	781a      	ldrb	r2, [r3, #0]
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	681b      	ldr	r3, [r3, #0]
 800452a:	851a      	strh	r2, [r3, #40]	@ 0x28
      huart->pTxBuffPtr++;
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004530:	1c5a      	adds	r2, r3, #1
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	64da      	str	r2, [r3, #76]	@ 0x4c
      huart->TxXferCount--;
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 800453c:	b29b      	uxth	r3, r3
 800453e:	3b01      	subs	r3, #1
 8004540:	b29a      	uxth	r2, r3
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
}
 8004548:	bf00      	nop
 800454a:	373c      	adds	r7, #60	@ 0x3c
 800454c:	46bd      	mov	sp, r7
 800454e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004552:	4770      	bx	lr

08004554 <UART_TxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_16BIT(UART_HandleTypeDef *huart)
{
 8004554:	b480      	push	{r7}
 8004556:	b091      	sub	sp, #68	@ 0x44
 8004558:	af00      	add	r7, sp, #0
 800455a:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004560:	2b21      	cmp	r3, #33	@ 0x21
 8004562:	d151      	bne.n	8004608 <UART_TxISR_16BIT+0xb4>
  {
    if (huart->TxXferCount == 0U)
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 800456a:	b29b      	uxth	r3, r3
 800456c:	2b00      	cmp	r3, #0
 800456e:	d132      	bne.n	80045d6 <UART_TxISR_16BIT+0x82>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	681b      	ldr	r3, [r3, #0]
 8004574:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004576:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004578:	e853 3f00 	ldrex	r3, [r3]
 800457c:	623b      	str	r3, [r7, #32]
   return(result);
 800457e:	6a3b      	ldr	r3, [r7, #32]
 8004580:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004584:	63bb      	str	r3, [r7, #56]	@ 0x38
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	681b      	ldr	r3, [r3, #0]
 800458a:	461a      	mov	r2, r3
 800458c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800458e:	633b      	str	r3, [r7, #48]	@ 0x30
 8004590:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004592:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004594:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004596:	e841 2300 	strex	r3, r2, [r1]
 800459a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800459c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800459e:	2b00      	cmp	r3, #0
 80045a0:	d1e6      	bne.n	8004570 <UART_TxISR_16BIT+0x1c>

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	681b      	ldr	r3, [r3, #0]
 80045a6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80045a8:	693b      	ldr	r3, [r7, #16]
 80045aa:	e853 3f00 	ldrex	r3, [r3]
 80045ae:	60fb      	str	r3, [r7, #12]
   return(result);
 80045b0:	68fb      	ldr	r3, [r7, #12]
 80045b2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80045b6:	637b      	str	r3, [r7, #52]	@ 0x34
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	681b      	ldr	r3, [r3, #0]
 80045bc:	461a      	mov	r2, r3
 80045be:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80045c0:	61fb      	str	r3, [r7, #28]
 80045c2:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80045c4:	69b9      	ldr	r1, [r7, #24]
 80045c6:	69fa      	ldr	r2, [r7, #28]
 80045c8:	e841 2300 	strex	r3, r2, [r1]
 80045cc:	617b      	str	r3, [r7, #20]
   return(result);
 80045ce:	697b      	ldr	r3, [r7, #20]
 80045d0:	2b00      	cmp	r3, #0
 80045d2:	d1e6      	bne.n	80045a2 <UART_TxISR_16BIT+0x4e>
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
      huart->pTxBuffPtr += 2U;
      huart->TxXferCount--;
    }
  }
}
 80045d4:	e018      	b.n	8004608 <UART_TxISR_16BIT+0xb4>
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80045da:	63fb      	str	r3, [r7, #60]	@ 0x3c
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
 80045dc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80045de:	881a      	ldrh	r2, [r3, #0]
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	681b      	ldr	r3, [r3, #0]
 80045e4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80045e8:	b292      	uxth	r2, r2
 80045ea:	851a      	strh	r2, [r3, #40]	@ 0x28
      huart->pTxBuffPtr += 2U;
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80045f0:	1c9a      	adds	r2, r3, #2
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	64da      	str	r2, [r3, #76]	@ 0x4c
      huart->TxXferCount--;
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 80045fc:	b29b      	uxth	r3, r3
 80045fe:	3b01      	subs	r3, #1
 8004600:	b29a      	uxth	r2, r3
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
}
 8004608:	bf00      	nop
 800460a:	3744      	adds	r7, #68	@ 0x44
 800460c:	46bd      	mov	sp, r7
 800460e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004612:	4770      	bx	lr

08004614 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8004614:	b580      	push	{r7, lr}
 8004616:	b088      	sub	sp, #32
 8004618:	af00      	add	r7, sp, #0
 800461a:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	681b      	ldr	r3, [r3, #0]
 8004620:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004622:	68fb      	ldr	r3, [r7, #12]
 8004624:	e853 3f00 	ldrex	r3, [r3]
 8004628:	60bb      	str	r3, [r7, #8]
   return(result);
 800462a:	68bb      	ldr	r3, [r7, #8]
 800462c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004630:	61fb      	str	r3, [r7, #28]
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	681b      	ldr	r3, [r3, #0]
 8004636:	461a      	mov	r2, r3
 8004638:	69fb      	ldr	r3, [r7, #28]
 800463a:	61bb      	str	r3, [r7, #24]
 800463c:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800463e:	6979      	ldr	r1, [r7, #20]
 8004640:	69ba      	ldr	r2, [r7, #24]
 8004642:	e841 2300 	strex	r3, r2, [r1]
 8004646:	613b      	str	r3, [r7, #16]
   return(result);
 8004648:	693b      	ldr	r3, [r7, #16]
 800464a:	2b00      	cmp	r3, #0
 800464c:	d1e6      	bne.n	800461c <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	2220      	movs	r2, #32
 8004652:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	2200      	movs	r2, #0
 8004658:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800465a:	6878      	ldr	r0, [r7, #4]
 800465c:	f7ff fb98 	bl	8003d90 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004660:	bf00      	nop
 8004662:	3720      	adds	r7, #32
 8004664:	46bd      	mov	sp, r7
 8004666:	bd80      	pop	{r7, pc}

08004668 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8004668:	b480      	push	{r7}
 800466a:	b083      	sub	sp, #12
 800466c:	af00      	add	r7, sp, #0
 800466e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8004670:	bf00      	nop
 8004672:	370c      	adds	r7, #12
 8004674:	46bd      	mov	sp, r7
 8004676:	f85d 7b04 	ldr.w	r7, [sp], #4
 800467a:	4770      	bx	lr

0800467c <__cvt>:
 800467c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004680:	ec57 6b10 	vmov	r6, r7, d0
 8004684:	2f00      	cmp	r7, #0
 8004686:	460c      	mov	r4, r1
 8004688:	4619      	mov	r1, r3
 800468a:	463b      	mov	r3, r7
 800468c:	bfbb      	ittet	lt
 800468e:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8004692:	461f      	movlt	r7, r3
 8004694:	2300      	movge	r3, #0
 8004696:	232d      	movlt	r3, #45	@ 0x2d
 8004698:	700b      	strb	r3, [r1, #0]
 800469a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800469c:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 80046a0:	4691      	mov	r9, r2
 80046a2:	f023 0820 	bic.w	r8, r3, #32
 80046a6:	bfbc      	itt	lt
 80046a8:	4632      	movlt	r2, r6
 80046aa:	4616      	movlt	r6, r2
 80046ac:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80046b0:	d005      	beq.n	80046be <__cvt+0x42>
 80046b2:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 80046b6:	d100      	bne.n	80046ba <__cvt+0x3e>
 80046b8:	3401      	adds	r4, #1
 80046ba:	2102      	movs	r1, #2
 80046bc:	e000      	b.n	80046c0 <__cvt+0x44>
 80046be:	2103      	movs	r1, #3
 80046c0:	ab03      	add	r3, sp, #12
 80046c2:	9301      	str	r3, [sp, #4]
 80046c4:	ab02      	add	r3, sp, #8
 80046c6:	9300      	str	r3, [sp, #0]
 80046c8:	ec47 6b10 	vmov	d0, r6, r7
 80046cc:	4653      	mov	r3, sl
 80046ce:	4622      	mov	r2, r4
 80046d0:	f000 fe5a 	bl	8005388 <_dtoa_r>
 80046d4:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 80046d8:	4605      	mov	r5, r0
 80046da:	d119      	bne.n	8004710 <__cvt+0x94>
 80046dc:	f019 0f01 	tst.w	r9, #1
 80046e0:	d00e      	beq.n	8004700 <__cvt+0x84>
 80046e2:	eb00 0904 	add.w	r9, r0, r4
 80046e6:	2200      	movs	r2, #0
 80046e8:	2300      	movs	r3, #0
 80046ea:	4630      	mov	r0, r6
 80046ec:	4639      	mov	r1, r7
 80046ee:	f7fc f9eb 	bl	8000ac8 <__aeabi_dcmpeq>
 80046f2:	b108      	cbz	r0, 80046f8 <__cvt+0x7c>
 80046f4:	f8cd 900c 	str.w	r9, [sp, #12]
 80046f8:	2230      	movs	r2, #48	@ 0x30
 80046fa:	9b03      	ldr	r3, [sp, #12]
 80046fc:	454b      	cmp	r3, r9
 80046fe:	d31e      	bcc.n	800473e <__cvt+0xc2>
 8004700:	9b03      	ldr	r3, [sp, #12]
 8004702:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8004704:	1b5b      	subs	r3, r3, r5
 8004706:	4628      	mov	r0, r5
 8004708:	6013      	str	r3, [r2, #0]
 800470a:	b004      	add	sp, #16
 800470c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004710:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8004714:	eb00 0904 	add.w	r9, r0, r4
 8004718:	d1e5      	bne.n	80046e6 <__cvt+0x6a>
 800471a:	7803      	ldrb	r3, [r0, #0]
 800471c:	2b30      	cmp	r3, #48	@ 0x30
 800471e:	d10a      	bne.n	8004736 <__cvt+0xba>
 8004720:	2200      	movs	r2, #0
 8004722:	2300      	movs	r3, #0
 8004724:	4630      	mov	r0, r6
 8004726:	4639      	mov	r1, r7
 8004728:	f7fc f9ce 	bl	8000ac8 <__aeabi_dcmpeq>
 800472c:	b918      	cbnz	r0, 8004736 <__cvt+0xba>
 800472e:	f1c4 0401 	rsb	r4, r4, #1
 8004732:	f8ca 4000 	str.w	r4, [sl]
 8004736:	f8da 3000 	ldr.w	r3, [sl]
 800473a:	4499      	add	r9, r3
 800473c:	e7d3      	b.n	80046e6 <__cvt+0x6a>
 800473e:	1c59      	adds	r1, r3, #1
 8004740:	9103      	str	r1, [sp, #12]
 8004742:	701a      	strb	r2, [r3, #0]
 8004744:	e7d9      	b.n	80046fa <__cvt+0x7e>

08004746 <__exponent>:
 8004746:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004748:	2900      	cmp	r1, #0
 800474a:	bfba      	itte	lt
 800474c:	4249      	neglt	r1, r1
 800474e:	232d      	movlt	r3, #45	@ 0x2d
 8004750:	232b      	movge	r3, #43	@ 0x2b
 8004752:	2909      	cmp	r1, #9
 8004754:	7002      	strb	r2, [r0, #0]
 8004756:	7043      	strb	r3, [r0, #1]
 8004758:	dd29      	ble.n	80047ae <__exponent+0x68>
 800475a:	f10d 0307 	add.w	r3, sp, #7
 800475e:	461d      	mov	r5, r3
 8004760:	270a      	movs	r7, #10
 8004762:	461a      	mov	r2, r3
 8004764:	fbb1 f6f7 	udiv	r6, r1, r7
 8004768:	fb07 1416 	mls	r4, r7, r6, r1
 800476c:	3430      	adds	r4, #48	@ 0x30
 800476e:	f802 4c01 	strb.w	r4, [r2, #-1]
 8004772:	460c      	mov	r4, r1
 8004774:	2c63      	cmp	r4, #99	@ 0x63
 8004776:	f103 33ff 	add.w	r3, r3, #4294967295
 800477a:	4631      	mov	r1, r6
 800477c:	dcf1      	bgt.n	8004762 <__exponent+0x1c>
 800477e:	3130      	adds	r1, #48	@ 0x30
 8004780:	1e94      	subs	r4, r2, #2
 8004782:	f803 1c01 	strb.w	r1, [r3, #-1]
 8004786:	1c41      	adds	r1, r0, #1
 8004788:	4623      	mov	r3, r4
 800478a:	42ab      	cmp	r3, r5
 800478c:	d30a      	bcc.n	80047a4 <__exponent+0x5e>
 800478e:	f10d 0309 	add.w	r3, sp, #9
 8004792:	1a9b      	subs	r3, r3, r2
 8004794:	42ac      	cmp	r4, r5
 8004796:	bf88      	it	hi
 8004798:	2300      	movhi	r3, #0
 800479a:	3302      	adds	r3, #2
 800479c:	4403      	add	r3, r0
 800479e:	1a18      	subs	r0, r3, r0
 80047a0:	b003      	add	sp, #12
 80047a2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80047a4:	f813 6b01 	ldrb.w	r6, [r3], #1
 80047a8:	f801 6f01 	strb.w	r6, [r1, #1]!
 80047ac:	e7ed      	b.n	800478a <__exponent+0x44>
 80047ae:	2330      	movs	r3, #48	@ 0x30
 80047b0:	3130      	adds	r1, #48	@ 0x30
 80047b2:	7083      	strb	r3, [r0, #2]
 80047b4:	70c1      	strb	r1, [r0, #3]
 80047b6:	1d03      	adds	r3, r0, #4
 80047b8:	e7f1      	b.n	800479e <__exponent+0x58>
	...

080047bc <_printf_float>:
 80047bc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80047c0:	b08d      	sub	sp, #52	@ 0x34
 80047c2:	460c      	mov	r4, r1
 80047c4:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 80047c8:	4616      	mov	r6, r2
 80047ca:	461f      	mov	r7, r3
 80047cc:	4605      	mov	r5, r0
 80047ce:	f000 fcdb 	bl	8005188 <_localeconv_r>
 80047d2:	6803      	ldr	r3, [r0, #0]
 80047d4:	9304      	str	r3, [sp, #16]
 80047d6:	4618      	mov	r0, r3
 80047d8:	f7fb fd4a 	bl	8000270 <strlen>
 80047dc:	2300      	movs	r3, #0
 80047de:	930a      	str	r3, [sp, #40]	@ 0x28
 80047e0:	f8d8 3000 	ldr.w	r3, [r8]
 80047e4:	9005      	str	r0, [sp, #20]
 80047e6:	3307      	adds	r3, #7
 80047e8:	f023 0307 	bic.w	r3, r3, #7
 80047ec:	f103 0208 	add.w	r2, r3, #8
 80047f0:	f894 a018 	ldrb.w	sl, [r4, #24]
 80047f4:	f8d4 b000 	ldr.w	fp, [r4]
 80047f8:	f8c8 2000 	str.w	r2, [r8]
 80047fc:	e9d3 8900 	ldrd	r8, r9, [r3]
 8004800:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8004804:	9307      	str	r3, [sp, #28]
 8004806:	f8cd 8018 	str.w	r8, [sp, #24]
 800480a:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800480e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004812:	4b9c      	ldr	r3, [pc, #624]	@ (8004a84 <_printf_float+0x2c8>)
 8004814:	f04f 32ff 	mov.w	r2, #4294967295
 8004818:	f7fc f988 	bl	8000b2c <__aeabi_dcmpun>
 800481c:	bb70      	cbnz	r0, 800487c <_printf_float+0xc0>
 800481e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004822:	4b98      	ldr	r3, [pc, #608]	@ (8004a84 <_printf_float+0x2c8>)
 8004824:	f04f 32ff 	mov.w	r2, #4294967295
 8004828:	f7fc f962 	bl	8000af0 <__aeabi_dcmple>
 800482c:	bb30      	cbnz	r0, 800487c <_printf_float+0xc0>
 800482e:	2200      	movs	r2, #0
 8004830:	2300      	movs	r3, #0
 8004832:	4640      	mov	r0, r8
 8004834:	4649      	mov	r1, r9
 8004836:	f7fc f951 	bl	8000adc <__aeabi_dcmplt>
 800483a:	b110      	cbz	r0, 8004842 <_printf_float+0x86>
 800483c:	232d      	movs	r3, #45	@ 0x2d
 800483e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004842:	4a91      	ldr	r2, [pc, #580]	@ (8004a88 <_printf_float+0x2cc>)
 8004844:	4b91      	ldr	r3, [pc, #580]	@ (8004a8c <_printf_float+0x2d0>)
 8004846:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800484a:	bf94      	ite	ls
 800484c:	4690      	movls	r8, r2
 800484e:	4698      	movhi	r8, r3
 8004850:	2303      	movs	r3, #3
 8004852:	6123      	str	r3, [r4, #16]
 8004854:	f02b 0304 	bic.w	r3, fp, #4
 8004858:	6023      	str	r3, [r4, #0]
 800485a:	f04f 0900 	mov.w	r9, #0
 800485e:	9700      	str	r7, [sp, #0]
 8004860:	4633      	mov	r3, r6
 8004862:	aa0b      	add	r2, sp, #44	@ 0x2c
 8004864:	4621      	mov	r1, r4
 8004866:	4628      	mov	r0, r5
 8004868:	f000 f9d2 	bl	8004c10 <_printf_common>
 800486c:	3001      	adds	r0, #1
 800486e:	f040 808d 	bne.w	800498c <_printf_float+0x1d0>
 8004872:	f04f 30ff 	mov.w	r0, #4294967295
 8004876:	b00d      	add	sp, #52	@ 0x34
 8004878:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800487c:	4642      	mov	r2, r8
 800487e:	464b      	mov	r3, r9
 8004880:	4640      	mov	r0, r8
 8004882:	4649      	mov	r1, r9
 8004884:	f7fc f952 	bl	8000b2c <__aeabi_dcmpun>
 8004888:	b140      	cbz	r0, 800489c <_printf_float+0xe0>
 800488a:	464b      	mov	r3, r9
 800488c:	2b00      	cmp	r3, #0
 800488e:	bfbc      	itt	lt
 8004890:	232d      	movlt	r3, #45	@ 0x2d
 8004892:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8004896:	4a7e      	ldr	r2, [pc, #504]	@ (8004a90 <_printf_float+0x2d4>)
 8004898:	4b7e      	ldr	r3, [pc, #504]	@ (8004a94 <_printf_float+0x2d8>)
 800489a:	e7d4      	b.n	8004846 <_printf_float+0x8a>
 800489c:	6863      	ldr	r3, [r4, #4]
 800489e:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 80048a2:	9206      	str	r2, [sp, #24]
 80048a4:	1c5a      	adds	r2, r3, #1
 80048a6:	d13b      	bne.n	8004920 <_printf_float+0x164>
 80048a8:	2306      	movs	r3, #6
 80048aa:	6063      	str	r3, [r4, #4]
 80048ac:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 80048b0:	2300      	movs	r3, #0
 80048b2:	6022      	str	r2, [r4, #0]
 80048b4:	9303      	str	r3, [sp, #12]
 80048b6:	ab0a      	add	r3, sp, #40	@ 0x28
 80048b8:	e9cd a301 	strd	sl, r3, [sp, #4]
 80048bc:	ab09      	add	r3, sp, #36	@ 0x24
 80048be:	9300      	str	r3, [sp, #0]
 80048c0:	6861      	ldr	r1, [r4, #4]
 80048c2:	ec49 8b10 	vmov	d0, r8, r9
 80048c6:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 80048ca:	4628      	mov	r0, r5
 80048cc:	f7ff fed6 	bl	800467c <__cvt>
 80048d0:	9b06      	ldr	r3, [sp, #24]
 80048d2:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80048d4:	2b47      	cmp	r3, #71	@ 0x47
 80048d6:	4680      	mov	r8, r0
 80048d8:	d129      	bne.n	800492e <_printf_float+0x172>
 80048da:	1cc8      	adds	r0, r1, #3
 80048dc:	db02      	blt.n	80048e4 <_printf_float+0x128>
 80048de:	6863      	ldr	r3, [r4, #4]
 80048e0:	4299      	cmp	r1, r3
 80048e2:	dd41      	ble.n	8004968 <_printf_float+0x1ac>
 80048e4:	f1aa 0a02 	sub.w	sl, sl, #2
 80048e8:	fa5f fa8a 	uxtb.w	sl, sl
 80048ec:	3901      	subs	r1, #1
 80048ee:	4652      	mov	r2, sl
 80048f0:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 80048f4:	9109      	str	r1, [sp, #36]	@ 0x24
 80048f6:	f7ff ff26 	bl	8004746 <__exponent>
 80048fa:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80048fc:	1813      	adds	r3, r2, r0
 80048fe:	2a01      	cmp	r2, #1
 8004900:	4681      	mov	r9, r0
 8004902:	6123      	str	r3, [r4, #16]
 8004904:	dc02      	bgt.n	800490c <_printf_float+0x150>
 8004906:	6822      	ldr	r2, [r4, #0]
 8004908:	07d2      	lsls	r2, r2, #31
 800490a:	d501      	bpl.n	8004910 <_printf_float+0x154>
 800490c:	3301      	adds	r3, #1
 800490e:	6123      	str	r3, [r4, #16]
 8004910:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8004914:	2b00      	cmp	r3, #0
 8004916:	d0a2      	beq.n	800485e <_printf_float+0xa2>
 8004918:	232d      	movs	r3, #45	@ 0x2d
 800491a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800491e:	e79e      	b.n	800485e <_printf_float+0xa2>
 8004920:	9a06      	ldr	r2, [sp, #24]
 8004922:	2a47      	cmp	r2, #71	@ 0x47
 8004924:	d1c2      	bne.n	80048ac <_printf_float+0xf0>
 8004926:	2b00      	cmp	r3, #0
 8004928:	d1c0      	bne.n	80048ac <_printf_float+0xf0>
 800492a:	2301      	movs	r3, #1
 800492c:	e7bd      	b.n	80048aa <_printf_float+0xee>
 800492e:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8004932:	d9db      	bls.n	80048ec <_printf_float+0x130>
 8004934:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8004938:	d118      	bne.n	800496c <_printf_float+0x1b0>
 800493a:	2900      	cmp	r1, #0
 800493c:	6863      	ldr	r3, [r4, #4]
 800493e:	dd0b      	ble.n	8004958 <_printf_float+0x19c>
 8004940:	6121      	str	r1, [r4, #16]
 8004942:	b913      	cbnz	r3, 800494a <_printf_float+0x18e>
 8004944:	6822      	ldr	r2, [r4, #0]
 8004946:	07d0      	lsls	r0, r2, #31
 8004948:	d502      	bpl.n	8004950 <_printf_float+0x194>
 800494a:	3301      	adds	r3, #1
 800494c:	440b      	add	r3, r1
 800494e:	6123      	str	r3, [r4, #16]
 8004950:	65a1      	str	r1, [r4, #88]	@ 0x58
 8004952:	f04f 0900 	mov.w	r9, #0
 8004956:	e7db      	b.n	8004910 <_printf_float+0x154>
 8004958:	b913      	cbnz	r3, 8004960 <_printf_float+0x1a4>
 800495a:	6822      	ldr	r2, [r4, #0]
 800495c:	07d2      	lsls	r2, r2, #31
 800495e:	d501      	bpl.n	8004964 <_printf_float+0x1a8>
 8004960:	3302      	adds	r3, #2
 8004962:	e7f4      	b.n	800494e <_printf_float+0x192>
 8004964:	2301      	movs	r3, #1
 8004966:	e7f2      	b.n	800494e <_printf_float+0x192>
 8004968:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800496c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800496e:	4299      	cmp	r1, r3
 8004970:	db05      	blt.n	800497e <_printf_float+0x1c2>
 8004972:	6823      	ldr	r3, [r4, #0]
 8004974:	6121      	str	r1, [r4, #16]
 8004976:	07d8      	lsls	r0, r3, #31
 8004978:	d5ea      	bpl.n	8004950 <_printf_float+0x194>
 800497a:	1c4b      	adds	r3, r1, #1
 800497c:	e7e7      	b.n	800494e <_printf_float+0x192>
 800497e:	2900      	cmp	r1, #0
 8004980:	bfd4      	ite	le
 8004982:	f1c1 0202 	rsble	r2, r1, #2
 8004986:	2201      	movgt	r2, #1
 8004988:	4413      	add	r3, r2
 800498a:	e7e0      	b.n	800494e <_printf_float+0x192>
 800498c:	6823      	ldr	r3, [r4, #0]
 800498e:	055a      	lsls	r2, r3, #21
 8004990:	d407      	bmi.n	80049a2 <_printf_float+0x1e6>
 8004992:	6923      	ldr	r3, [r4, #16]
 8004994:	4642      	mov	r2, r8
 8004996:	4631      	mov	r1, r6
 8004998:	4628      	mov	r0, r5
 800499a:	47b8      	blx	r7
 800499c:	3001      	adds	r0, #1
 800499e:	d12b      	bne.n	80049f8 <_printf_float+0x23c>
 80049a0:	e767      	b.n	8004872 <_printf_float+0xb6>
 80049a2:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80049a6:	f240 80dd 	bls.w	8004b64 <_printf_float+0x3a8>
 80049aa:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80049ae:	2200      	movs	r2, #0
 80049b0:	2300      	movs	r3, #0
 80049b2:	f7fc f889 	bl	8000ac8 <__aeabi_dcmpeq>
 80049b6:	2800      	cmp	r0, #0
 80049b8:	d033      	beq.n	8004a22 <_printf_float+0x266>
 80049ba:	4a37      	ldr	r2, [pc, #220]	@ (8004a98 <_printf_float+0x2dc>)
 80049bc:	2301      	movs	r3, #1
 80049be:	4631      	mov	r1, r6
 80049c0:	4628      	mov	r0, r5
 80049c2:	47b8      	blx	r7
 80049c4:	3001      	adds	r0, #1
 80049c6:	f43f af54 	beq.w	8004872 <_printf_float+0xb6>
 80049ca:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 80049ce:	4543      	cmp	r3, r8
 80049d0:	db02      	blt.n	80049d8 <_printf_float+0x21c>
 80049d2:	6823      	ldr	r3, [r4, #0]
 80049d4:	07d8      	lsls	r0, r3, #31
 80049d6:	d50f      	bpl.n	80049f8 <_printf_float+0x23c>
 80049d8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80049dc:	4631      	mov	r1, r6
 80049de:	4628      	mov	r0, r5
 80049e0:	47b8      	blx	r7
 80049e2:	3001      	adds	r0, #1
 80049e4:	f43f af45 	beq.w	8004872 <_printf_float+0xb6>
 80049e8:	f04f 0900 	mov.w	r9, #0
 80049ec:	f108 38ff 	add.w	r8, r8, #4294967295
 80049f0:	f104 0a1a 	add.w	sl, r4, #26
 80049f4:	45c8      	cmp	r8, r9
 80049f6:	dc09      	bgt.n	8004a0c <_printf_float+0x250>
 80049f8:	6823      	ldr	r3, [r4, #0]
 80049fa:	079b      	lsls	r3, r3, #30
 80049fc:	f100 8103 	bmi.w	8004c06 <_printf_float+0x44a>
 8004a00:	68e0      	ldr	r0, [r4, #12]
 8004a02:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8004a04:	4298      	cmp	r0, r3
 8004a06:	bfb8      	it	lt
 8004a08:	4618      	movlt	r0, r3
 8004a0a:	e734      	b.n	8004876 <_printf_float+0xba>
 8004a0c:	2301      	movs	r3, #1
 8004a0e:	4652      	mov	r2, sl
 8004a10:	4631      	mov	r1, r6
 8004a12:	4628      	mov	r0, r5
 8004a14:	47b8      	blx	r7
 8004a16:	3001      	adds	r0, #1
 8004a18:	f43f af2b 	beq.w	8004872 <_printf_float+0xb6>
 8004a1c:	f109 0901 	add.w	r9, r9, #1
 8004a20:	e7e8      	b.n	80049f4 <_printf_float+0x238>
 8004a22:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004a24:	2b00      	cmp	r3, #0
 8004a26:	dc39      	bgt.n	8004a9c <_printf_float+0x2e0>
 8004a28:	4a1b      	ldr	r2, [pc, #108]	@ (8004a98 <_printf_float+0x2dc>)
 8004a2a:	2301      	movs	r3, #1
 8004a2c:	4631      	mov	r1, r6
 8004a2e:	4628      	mov	r0, r5
 8004a30:	47b8      	blx	r7
 8004a32:	3001      	adds	r0, #1
 8004a34:	f43f af1d 	beq.w	8004872 <_printf_float+0xb6>
 8004a38:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8004a3c:	ea59 0303 	orrs.w	r3, r9, r3
 8004a40:	d102      	bne.n	8004a48 <_printf_float+0x28c>
 8004a42:	6823      	ldr	r3, [r4, #0]
 8004a44:	07d9      	lsls	r1, r3, #31
 8004a46:	d5d7      	bpl.n	80049f8 <_printf_float+0x23c>
 8004a48:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004a4c:	4631      	mov	r1, r6
 8004a4e:	4628      	mov	r0, r5
 8004a50:	47b8      	blx	r7
 8004a52:	3001      	adds	r0, #1
 8004a54:	f43f af0d 	beq.w	8004872 <_printf_float+0xb6>
 8004a58:	f04f 0a00 	mov.w	sl, #0
 8004a5c:	f104 0b1a 	add.w	fp, r4, #26
 8004a60:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004a62:	425b      	negs	r3, r3
 8004a64:	4553      	cmp	r3, sl
 8004a66:	dc01      	bgt.n	8004a6c <_printf_float+0x2b0>
 8004a68:	464b      	mov	r3, r9
 8004a6a:	e793      	b.n	8004994 <_printf_float+0x1d8>
 8004a6c:	2301      	movs	r3, #1
 8004a6e:	465a      	mov	r2, fp
 8004a70:	4631      	mov	r1, r6
 8004a72:	4628      	mov	r0, r5
 8004a74:	47b8      	blx	r7
 8004a76:	3001      	adds	r0, #1
 8004a78:	f43f aefb 	beq.w	8004872 <_printf_float+0xb6>
 8004a7c:	f10a 0a01 	add.w	sl, sl, #1
 8004a80:	e7ee      	b.n	8004a60 <_printf_float+0x2a4>
 8004a82:	bf00      	nop
 8004a84:	7fefffff 	.word	0x7fefffff
 8004a88:	0800737c 	.word	0x0800737c
 8004a8c:	08007380 	.word	0x08007380
 8004a90:	08007384 	.word	0x08007384
 8004a94:	08007388 	.word	0x08007388
 8004a98:	0800738c 	.word	0x0800738c
 8004a9c:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8004a9e:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8004aa2:	4553      	cmp	r3, sl
 8004aa4:	bfa8      	it	ge
 8004aa6:	4653      	movge	r3, sl
 8004aa8:	2b00      	cmp	r3, #0
 8004aaa:	4699      	mov	r9, r3
 8004aac:	dc36      	bgt.n	8004b1c <_printf_float+0x360>
 8004aae:	f04f 0b00 	mov.w	fp, #0
 8004ab2:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8004ab6:	f104 021a 	add.w	r2, r4, #26
 8004aba:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8004abc:	9306      	str	r3, [sp, #24]
 8004abe:	eba3 0309 	sub.w	r3, r3, r9
 8004ac2:	455b      	cmp	r3, fp
 8004ac4:	dc31      	bgt.n	8004b2a <_printf_float+0x36e>
 8004ac6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004ac8:	459a      	cmp	sl, r3
 8004aca:	dc3a      	bgt.n	8004b42 <_printf_float+0x386>
 8004acc:	6823      	ldr	r3, [r4, #0]
 8004ace:	07da      	lsls	r2, r3, #31
 8004ad0:	d437      	bmi.n	8004b42 <_printf_float+0x386>
 8004ad2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004ad4:	ebaa 0903 	sub.w	r9, sl, r3
 8004ad8:	9b06      	ldr	r3, [sp, #24]
 8004ada:	ebaa 0303 	sub.w	r3, sl, r3
 8004ade:	4599      	cmp	r9, r3
 8004ae0:	bfa8      	it	ge
 8004ae2:	4699      	movge	r9, r3
 8004ae4:	f1b9 0f00 	cmp.w	r9, #0
 8004ae8:	dc33      	bgt.n	8004b52 <_printf_float+0x396>
 8004aea:	f04f 0800 	mov.w	r8, #0
 8004aee:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8004af2:	f104 0b1a 	add.w	fp, r4, #26
 8004af6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004af8:	ebaa 0303 	sub.w	r3, sl, r3
 8004afc:	eba3 0309 	sub.w	r3, r3, r9
 8004b00:	4543      	cmp	r3, r8
 8004b02:	f77f af79 	ble.w	80049f8 <_printf_float+0x23c>
 8004b06:	2301      	movs	r3, #1
 8004b08:	465a      	mov	r2, fp
 8004b0a:	4631      	mov	r1, r6
 8004b0c:	4628      	mov	r0, r5
 8004b0e:	47b8      	blx	r7
 8004b10:	3001      	adds	r0, #1
 8004b12:	f43f aeae 	beq.w	8004872 <_printf_float+0xb6>
 8004b16:	f108 0801 	add.w	r8, r8, #1
 8004b1a:	e7ec      	b.n	8004af6 <_printf_float+0x33a>
 8004b1c:	4642      	mov	r2, r8
 8004b1e:	4631      	mov	r1, r6
 8004b20:	4628      	mov	r0, r5
 8004b22:	47b8      	blx	r7
 8004b24:	3001      	adds	r0, #1
 8004b26:	d1c2      	bne.n	8004aae <_printf_float+0x2f2>
 8004b28:	e6a3      	b.n	8004872 <_printf_float+0xb6>
 8004b2a:	2301      	movs	r3, #1
 8004b2c:	4631      	mov	r1, r6
 8004b2e:	4628      	mov	r0, r5
 8004b30:	9206      	str	r2, [sp, #24]
 8004b32:	47b8      	blx	r7
 8004b34:	3001      	adds	r0, #1
 8004b36:	f43f ae9c 	beq.w	8004872 <_printf_float+0xb6>
 8004b3a:	9a06      	ldr	r2, [sp, #24]
 8004b3c:	f10b 0b01 	add.w	fp, fp, #1
 8004b40:	e7bb      	b.n	8004aba <_printf_float+0x2fe>
 8004b42:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004b46:	4631      	mov	r1, r6
 8004b48:	4628      	mov	r0, r5
 8004b4a:	47b8      	blx	r7
 8004b4c:	3001      	adds	r0, #1
 8004b4e:	d1c0      	bne.n	8004ad2 <_printf_float+0x316>
 8004b50:	e68f      	b.n	8004872 <_printf_float+0xb6>
 8004b52:	9a06      	ldr	r2, [sp, #24]
 8004b54:	464b      	mov	r3, r9
 8004b56:	4442      	add	r2, r8
 8004b58:	4631      	mov	r1, r6
 8004b5a:	4628      	mov	r0, r5
 8004b5c:	47b8      	blx	r7
 8004b5e:	3001      	adds	r0, #1
 8004b60:	d1c3      	bne.n	8004aea <_printf_float+0x32e>
 8004b62:	e686      	b.n	8004872 <_printf_float+0xb6>
 8004b64:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8004b68:	f1ba 0f01 	cmp.w	sl, #1
 8004b6c:	dc01      	bgt.n	8004b72 <_printf_float+0x3b6>
 8004b6e:	07db      	lsls	r3, r3, #31
 8004b70:	d536      	bpl.n	8004be0 <_printf_float+0x424>
 8004b72:	2301      	movs	r3, #1
 8004b74:	4642      	mov	r2, r8
 8004b76:	4631      	mov	r1, r6
 8004b78:	4628      	mov	r0, r5
 8004b7a:	47b8      	blx	r7
 8004b7c:	3001      	adds	r0, #1
 8004b7e:	f43f ae78 	beq.w	8004872 <_printf_float+0xb6>
 8004b82:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004b86:	4631      	mov	r1, r6
 8004b88:	4628      	mov	r0, r5
 8004b8a:	47b8      	blx	r7
 8004b8c:	3001      	adds	r0, #1
 8004b8e:	f43f ae70 	beq.w	8004872 <_printf_float+0xb6>
 8004b92:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8004b96:	2200      	movs	r2, #0
 8004b98:	2300      	movs	r3, #0
 8004b9a:	f10a 3aff 	add.w	sl, sl, #4294967295
 8004b9e:	f7fb ff93 	bl	8000ac8 <__aeabi_dcmpeq>
 8004ba2:	b9c0      	cbnz	r0, 8004bd6 <_printf_float+0x41a>
 8004ba4:	4653      	mov	r3, sl
 8004ba6:	f108 0201 	add.w	r2, r8, #1
 8004baa:	4631      	mov	r1, r6
 8004bac:	4628      	mov	r0, r5
 8004bae:	47b8      	blx	r7
 8004bb0:	3001      	adds	r0, #1
 8004bb2:	d10c      	bne.n	8004bce <_printf_float+0x412>
 8004bb4:	e65d      	b.n	8004872 <_printf_float+0xb6>
 8004bb6:	2301      	movs	r3, #1
 8004bb8:	465a      	mov	r2, fp
 8004bba:	4631      	mov	r1, r6
 8004bbc:	4628      	mov	r0, r5
 8004bbe:	47b8      	blx	r7
 8004bc0:	3001      	adds	r0, #1
 8004bc2:	f43f ae56 	beq.w	8004872 <_printf_float+0xb6>
 8004bc6:	f108 0801 	add.w	r8, r8, #1
 8004bca:	45d0      	cmp	r8, sl
 8004bcc:	dbf3      	blt.n	8004bb6 <_printf_float+0x3fa>
 8004bce:	464b      	mov	r3, r9
 8004bd0:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8004bd4:	e6df      	b.n	8004996 <_printf_float+0x1da>
 8004bd6:	f04f 0800 	mov.w	r8, #0
 8004bda:	f104 0b1a 	add.w	fp, r4, #26
 8004bde:	e7f4      	b.n	8004bca <_printf_float+0x40e>
 8004be0:	2301      	movs	r3, #1
 8004be2:	4642      	mov	r2, r8
 8004be4:	e7e1      	b.n	8004baa <_printf_float+0x3ee>
 8004be6:	2301      	movs	r3, #1
 8004be8:	464a      	mov	r2, r9
 8004bea:	4631      	mov	r1, r6
 8004bec:	4628      	mov	r0, r5
 8004bee:	47b8      	blx	r7
 8004bf0:	3001      	adds	r0, #1
 8004bf2:	f43f ae3e 	beq.w	8004872 <_printf_float+0xb6>
 8004bf6:	f108 0801 	add.w	r8, r8, #1
 8004bfa:	68e3      	ldr	r3, [r4, #12]
 8004bfc:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8004bfe:	1a5b      	subs	r3, r3, r1
 8004c00:	4543      	cmp	r3, r8
 8004c02:	dcf0      	bgt.n	8004be6 <_printf_float+0x42a>
 8004c04:	e6fc      	b.n	8004a00 <_printf_float+0x244>
 8004c06:	f04f 0800 	mov.w	r8, #0
 8004c0a:	f104 0919 	add.w	r9, r4, #25
 8004c0e:	e7f4      	b.n	8004bfa <_printf_float+0x43e>

08004c10 <_printf_common>:
 8004c10:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004c14:	4616      	mov	r6, r2
 8004c16:	4698      	mov	r8, r3
 8004c18:	688a      	ldr	r2, [r1, #8]
 8004c1a:	690b      	ldr	r3, [r1, #16]
 8004c1c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8004c20:	4293      	cmp	r3, r2
 8004c22:	bfb8      	it	lt
 8004c24:	4613      	movlt	r3, r2
 8004c26:	6033      	str	r3, [r6, #0]
 8004c28:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8004c2c:	4607      	mov	r7, r0
 8004c2e:	460c      	mov	r4, r1
 8004c30:	b10a      	cbz	r2, 8004c36 <_printf_common+0x26>
 8004c32:	3301      	adds	r3, #1
 8004c34:	6033      	str	r3, [r6, #0]
 8004c36:	6823      	ldr	r3, [r4, #0]
 8004c38:	0699      	lsls	r1, r3, #26
 8004c3a:	bf42      	ittt	mi
 8004c3c:	6833      	ldrmi	r3, [r6, #0]
 8004c3e:	3302      	addmi	r3, #2
 8004c40:	6033      	strmi	r3, [r6, #0]
 8004c42:	6825      	ldr	r5, [r4, #0]
 8004c44:	f015 0506 	ands.w	r5, r5, #6
 8004c48:	d106      	bne.n	8004c58 <_printf_common+0x48>
 8004c4a:	f104 0a19 	add.w	sl, r4, #25
 8004c4e:	68e3      	ldr	r3, [r4, #12]
 8004c50:	6832      	ldr	r2, [r6, #0]
 8004c52:	1a9b      	subs	r3, r3, r2
 8004c54:	42ab      	cmp	r3, r5
 8004c56:	dc26      	bgt.n	8004ca6 <_printf_common+0x96>
 8004c58:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8004c5c:	6822      	ldr	r2, [r4, #0]
 8004c5e:	3b00      	subs	r3, #0
 8004c60:	bf18      	it	ne
 8004c62:	2301      	movne	r3, #1
 8004c64:	0692      	lsls	r2, r2, #26
 8004c66:	d42b      	bmi.n	8004cc0 <_printf_common+0xb0>
 8004c68:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8004c6c:	4641      	mov	r1, r8
 8004c6e:	4638      	mov	r0, r7
 8004c70:	47c8      	blx	r9
 8004c72:	3001      	adds	r0, #1
 8004c74:	d01e      	beq.n	8004cb4 <_printf_common+0xa4>
 8004c76:	6823      	ldr	r3, [r4, #0]
 8004c78:	6922      	ldr	r2, [r4, #16]
 8004c7a:	f003 0306 	and.w	r3, r3, #6
 8004c7e:	2b04      	cmp	r3, #4
 8004c80:	bf02      	ittt	eq
 8004c82:	68e5      	ldreq	r5, [r4, #12]
 8004c84:	6833      	ldreq	r3, [r6, #0]
 8004c86:	1aed      	subeq	r5, r5, r3
 8004c88:	68a3      	ldr	r3, [r4, #8]
 8004c8a:	bf0c      	ite	eq
 8004c8c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004c90:	2500      	movne	r5, #0
 8004c92:	4293      	cmp	r3, r2
 8004c94:	bfc4      	itt	gt
 8004c96:	1a9b      	subgt	r3, r3, r2
 8004c98:	18ed      	addgt	r5, r5, r3
 8004c9a:	2600      	movs	r6, #0
 8004c9c:	341a      	adds	r4, #26
 8004c9e:	42b5      	cmp	r5, r6
 8004ca0:	d11a      	bne.n	8004cd8 <_printf_common+0xc8>
 8004ca2:	2000      	movs	r0, #0
 8004ca4:	e008      	b.n	8004cb8 <_printf_common+0xa8>
 8004ca6:	2301      	movs	r3, #1
 8004ca8:	4652      	mov	r2, sl
 8004caa:	4641      	mov	r1, r8
 8004cac:	4638      	mov	r0, r7
 8004cae:	47c8      	blx	r9
 8004cb0:	3001      	adds	r0, #1
 8004cb2:	d103      	bne.n	8004cbc <_printf_common+0xac>
 8004cb4:	f04f 30ff 	mov.w	r0, #4294967295
 8004cb8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004cbc:	3501      	adds	r5, #1
 8004cbe:	e7c6      	b.n	8004c4e <_printf_common+0x3e>
 8004cc0:	18e1      	adds	r1, r4, r3
 8004cc2:	1c5a      	adds	r2, r3, #1
 8004cc4:	2030      	movs	r0, #48	@ 0x30
 8004cc6:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8004cca:	4422      	add	r2, r4
 8004ccc:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8004cd0:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8004cd4:	3302      	adds	r3, #2
 8004cd6:	e7c7      	b.n	8004c68 <_printf_common+0x58>
 8004cd8:	2301      	movs	r3, #1
 8004cda:	4622      	mov	r2, r4
 8004cdc:	4641      	mov	r1, r8
 8004cde:	4638      	mov	r0, r7
 8004ce0:	47c8      	blx	r9
 8004ce2:	3001      	adds	r0, #1
 8004ce4:	d0e6      	beq.n	8004cb4 <_printf_common+0xa4>
 8004ce6:	3601      	adds	r6, #1
 8004ce8:	e7d9      	b.n	8004c9e <_printf_common+0x8e>
	...

08004cec <_printf_i>:
 8004cec:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004cf0:	7e0f      	ldrb	r7, [r1, #24]
 8004cf2:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8004cf4:	2f78      	cmp	r7, #120	@ 0x78
 8004cf6:	4691      	mov	r9, r2
 8004cf8:	4680      	mov	r8, r0
 8004cfa:	460c      	mov	r4, r1
 8004cfc:	469a      	mov	sl, r3
 8004cfe:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8004d02:	d807      	bhi.n	8004d14 <_printf_i+0x28>
 8004d04:	2f62      	cmp	r7, #98	@ 0x62
 8004d06:	d80a      	bhi.n	8004d1e <_printf_i+0x32>
 8004d08:	2f00      	cmp	r7, #0
 8004d0a:	f000 80d2 	beq.w	8004eb2 <_printf_i+0x1c6>
 8004d0e:	2f58      	cmp	r7, #88	@ 0x58
 8004d10:	f000 80b9 	beq.w	8004e86 <_printf_i+0x19a>
 8004d14:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004d18:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8004d1c:	e03a      	b.n	8004d94 <_printf_i+0xa8>
 8004d1e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8004d22:	2b15      	cmp	r3, #21
 8004d24:	d8f6      	bhi.n	8004d14 <_printf_i+0x28>
 8004d26:	a101      	add	r1, pc, #4	@ (adr r1, 8004d2c <_printf_i+0x40>)
 8004d28:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8004d2c:	08004d85 	.word	0x08004d85
 8004d30:	08004d99 	.word	0x08004d99
 8004d34:	08004d15 	.word	0x08004d15
 8004d38:	08004d15 	.word	0x08004d15
 8004d3c:	08004d15 	.word	0x08004d15
 8004d40:	08004d15 	.word	0x08004d15
 8004d44:	08004d99 	.word	0x08004d99
 8004d48:	08004d15 	.word	0x08004d15
 8004d4c:	08004d15 	.word	0x08004d15
 8004d50:	08004d15 	.word	0x08004d15
 8004d54:	08004d15 	.word	0x08004d15
 8004d58:	08004e99 	.word	0x08004e99
 8004d5c:	08004dc3 	.word	0x08004dc3
 8004d60:	08004e53 	.word	0x08004e53
 8004d64:	08004d15 	.word	0x08004d15
 8004d68:	08004d15 	.word	0x08004d15
 8004d6c:	08004ebb 	.word	0x08004ebb
 8004d70:	08004d15 	.word	0x08004d15
 8004d74:	08004dc3 	.word	0x08004dc3
 8004d78:	08004d15 	.word	0x08004d15
 8004d7c:	08004d15 	.word	0x08004d15
 8004d80:	08004e5b 	.word	0x08004e5b
 8004d84:	6833      	ldr	r3, [r6, #0]
 8004d86:	1d1a      	adds	r2, r3, #4
 8004d88:	681b      	ldr	r3, [r3, #0]
 8004d8a:	6032      	str	r2, [r6, #0]
 8004d8c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004d90:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8004d94:	2301      	movs	r3, #1
 8004d96:	e09d      	b.n	8004ed4 <_printf_i+0x1e8>
 8004d98:	6833      	ldr	r3, [r6, #0]
 8004d9a:	6820      	ldr	r0, [r4, #0]
 8004d9c:	1d19      	adds	r1, r3, #4
 8004d9e:	6031      	str	r1, [r6, #0]
 8004da0:	0606      	lsls	r6, r0, #24
 8004da2:	d501      	bpl.n	8004da8 <_printf_i+0xbc>
 8004da4:	681d      	ldr	r5, [r3, #0]
 8004da6:	e003      	b.n	8004db0 <_printf_i+0xc4>
 8004da8:	0645      	lsls	r5, r0, #25
 8004daa:	d5fb      	bpl.n	8004da4 <_printf_i+0xb8>
 8004dac:	f9b3 5000 	ldrsh.w	r5, [r3]
 8004db0:	2d00      	cmp	r5, #0
 8004db2:	da03      	bge.n	8004dbc <_printf_i+0xd0>
 8004db4:	232d      	movs	r3, #45	@ 0x2d
 8004db6:	426d      	negs	r5, r5
 8004db8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004dbc:	4859      	ldr	r0, [pc, #356]	@ (8004f24 <_printf_i+0x238>)
 8004dbe:	230a      	movs	r3, #10
 8004dc0:	e011      	b.n	8004de6 <_printf_i+0xfa>
 8004dc2:	6821      	ldr	r1, [r4, #0]
 8004dc4:	6833      	ldr	r3, [r6, #0]
 8004dc6:	0608      	lsls	r0, r1, #24
 8004dc8:	f853 5b04 	ldr.w	r5, [r3], #4
 8004dcc:	d402      	bmi.n	8004dd4 <_printf_i+0xe8>
 8004dce:	0649      	lsls	r1, r1, #25
 8004dd0:	bf48      	it	mi
 8004dd2:	b2ad      	uxthmi	r5, r5
 8004dd4:	2f6f      	cmp	r7, #111	@ 0x6f
 8004dd6:	4853      	ldr	r0, [pc, #332]	@ (8004f24 <_printf_i+0x238>)
 8004dd8:	6033      	str	r3, [r6, #0]
 8004dda:	bf14      	ite	ne
 8004ddc:	230a      	movne	r3, #10
 8004dde:	2308      	moveq	r3, #8
 8004de0:	2100      	movs	r1, #0
 8004de2:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8004de6:	6866      	ldr	r6, [r4, #4]
 8004de8:	60a6      	str	r6, [r4, #8]
 8004dea:	2e00      	cmp	r6, #0
 8004dec:	bfa2      	ittt	ge
 8004dee:	6821      	ldrge	r1, [r4, #0]
 8004df0:	f021 0104 	bicge.w	r1, r1, #4
 8004df4:	6021      	strge	r1, [r4, #0]
 8004df6:	b90d      	cbnz	r5, 8004dfc <_printf_i+0x110>
 8004df8:	2e00      	cmp	r6, #0
 8004dfa:	d04b      	beq.n	8004e94 <_printf_i+0x1a8>
 8004dfc:	4616      	mov	r6, r2
 8004dfe:	fbb5 f1f3 	udiv	r1, r5, r3
 8004e02:	fb03 5711 	mls	r7, r3, r1, r5
 8004e06:	5dc7      	ldrb	r7, [r0, r7]
 8004e08:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8004e0c:	462f      	mov	r7, r5
 8004e0e:	42bb      	cmp	r3, r7
 8004e10:	460d      	mov	r5, r1
 8004e12:	d9f4      	bls.n	8004dfe <_printf_i+0x112>
 8004e14:	2b08      	cmp	r3, #8
 8004e16:	d10b      	bne.n	8004e30 <_printf_i+0x144>
 8004e18:	6823      	ldr	r3, [r4, #0]
 8004e1a:	07df      	lsls	r7, r3, #31
 8004e1c:	d508      	bpl.n	8004e30 <_printf_i+0x144>
 8004e1e:	6923      	ldr	r3, [r4, #16]
 8004e20:	6861      	ldr	r1, [r4, #4]
 8004e22:	4299      	cmp	r1, r3
 8004e24:	bfde      	ittt	le
 8004e26:	2330      	movle	r3, #48	@ 0x30
 8004e28:	f806 3c01 	strble.w	r3, [r6, #-1]
 8004e2c:	f106 36ff 	addle.w	r6, r6, #4294967295
 8004e30:	1b92      	subs	r2, r2, r6
 8004e32:	6122      	str	r2, [r4, #16]
 8004e34:	f8cd a000 	str.w	sl, [sp]
 8004e38:	464b      	mov	r3, r9
 8004e3a:	aa03      	add	r2, sp, #12
 8004e3c:	4621      	mov	r1, r4
 8004e3e:	4640      	mov	r0, r8
 8004e40:	f7ff fee6 	bl	8004c10 <_printf_common>
 8004e44:	3001      	adds	r0, #1
 8004e46:	d14a      	bne.n	8004ede <_printf_i+0x1f2>
 8004e48:	f04f 30ff 	mov.w	r0, #4294967295
 8004e4c:	b004      	add	sp, #16
 8004e4e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004e52:	6823      	ldr	r3, [r4, #0]
 8004e54:	f043 0320 	orr.w	r3, r3, #32
 8004e58:	6023      	str	r3, [r4, #0]
 8004e5a:	4833      	ldr	r0, [pc, #204]	@ (8004f28 <_printf_i+0x23c>)
 8004e5c:	2778      	movs	r7, #120	@ 0x78
 8004e5e:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8004e62:	6823      	ldr	r3, [r4, #0]
 8004e64:	6831      	ldr	r1, [r6, #0]
 8004e66:	061f      	lsls	r7, r3, #24
 8004e68:	f851 5b04 	ldr.w	r5, [r1], #4
 8004e6c:	d402      	bmi.n	8004e74 <_printf_i+0x188>
 8004e6e:	065f      	lsls	r7, r3, #25
 8004e70:	bf48      	it	mi
 8004e72:	b2ad      	uxthmi	r5, r5
 8004e74:	6031      	str	r1, [r6, #0]
 8004e76:	07d9      	lsls	r1, r3, #31
 8004e78:	bf44      	itt	mi
 8004e7a:	f043 0320 	orrmi.w	r3, r3, #32
 8004e7e:	6023      	strmi	r3, [r4, #0]
 8004e80:	b11d      	cbz	r5, 8004e8a <_printf_i+0x19e>
 8004e82:	2310      	movs	r3, #16
 8004e84:	e7ac      	b.n	8004de0 <_printf_i+0xf4>
 8004e86:	4827      	ldr	r0, [pc, #156]	@ (8004f24 <_printf_i+0x238>)
 8004e88:	e7e9      	b.n	8004e5e <_printf_i+0x172>
 8004e8a:	6823      	ldr	r3, [r4, #0]
 8004e8c:	f023 0320 	bic.w	r3, r3, #32
 8004e90:	6023      	str	r3, [r4, #0]
 8004e92:	e7f6      	b.n	8004e82 <_printf_i+0x196>
 8004e94:	4616      	mov	r6, r2
 8004e96:	e7bd      	b.n	8004e14 <_printf_i+0x128>
 8004e98:	6833      	ldr	r3, [r6, #0]
 8004e9a:	6825      	ldr	r5, [r4, #0]
 8004e9c:	6961      	ldr	r1, [r4, #20]
 8004e9e:	1d18      	adds	r0, r3, #4
 8004ea0:	6030      	str	r0, [r6, #0]
 8004ea2:	062e      	lsls	r6, r5, #24
 8004ea4:	681b      	ldr	r3, [r3, #0]
 8004ea6:	d501      	bpl.n	8004eac <_printf_i+0x1c0>
 8004ea8:	6019      	str	r1, [r3, #0]
 8004eaa:	e002      	b.n	8004eb2 <_printf_i+0x1c6>
 8004eac:	0668      	lsls	r0, r5, #25
 8004eae:	d5fb      	bpl.n	8004ea8 <_printf_i+0x1bc>
 8004eb0:	8019      	strh	r1, [r3, #0]
 8004eb2:	2300      	movs	r3, #0
 8004eb4:	6123      	str	r3, [r4, #16]
 8004eb6:	4616      	mov	r6, r2
 8004eb8:	e7bc      	b.n	8004e34 <_printf_i+0x148>
 8004eba:	6833      	ldr	r3, [r6, #0]
 8004ebc:	1d1a      	adds	r2, r3, #4
 8004ebe:	6032      	str	r2, [r6, #0]
 8004ec0:	681e      	ldr	r6, [r3, #0]
 8004ec2:	6862      	ldr	r2, [r4, #4]
 8004ec4:	2100      	movs	r1, #0
 8004ec6:	4630      	mov	r0, r6
 8004ec8:	f7fb f982 	bl	80001d0 <memchr>
 8004ecc:	b108      	cbz	r0, 8004ed2 <_printf_i+0x1e6>
 8004ece:	1b80      	subs	r0, r0, r6
 8004ed0:	6060      	str	r0, [r4, #4]
 8004ed2:	6863      	ldr	r3, [r4, #4]
 8004ed4:	6123      	str	r3, [r4, #16]
 8004ed6:	2300      	movs	r3, #0
 8004ed8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004edc:	e7aa      	b.n	8004e34 <_printf_i+0x148>
 8004ede:	6923      	ldr	r3, [r4, #16]
 8004ee0:	4632      	mov	r2, r6
 8004ee2:	4649      	mov	r1, r9
 8004ee4:	4640      	mov	r0, r8
 8004ee6:	47d0      	blx	sl
 8004ee8:	3001      	adds	r0, #1
 8004eea:	d0ad      	beq.n	8004e48 <_printf_i+0x15c>
 8004eec:	6823      	ldr	r3, [r4, #0]
 8004eee:	079b      	lsls	r3, r3, #30
 8004ef0:	d413      	bmi.n	8004f1a <_printf_i+0x22e>
 8004ef2:	68e0      	ldr	r0, [r4, #12]
 8004ef4:	9b03      	ldr	r3, [sp, #12]
 8004ef6:	4298      	cmp	r0, r3
 8004ef8:	bfb8      	it	lt
 8004efa:	4618      	movlt	r0, r3
 8004efc:	e7a6      	b.n	8004e4c <_printf_i+0x160>
 8004efe:	2301      	movs	r3, #1
 8004f00:	4632      	mov	r2, r6
 8004f02:	4649      	mov	r1, r9
 8004f04:	4640      	mov	r0, r8
 8004f06:	47d0      	blx	sl
 8004f08:	3001      	adds	r0, #1
 8004f0a:	d09d      	beq.n	8004e48 <_printf_i+0x15c>
 8004f0c:	3501      	adds	r5, #1
 8004f0e:	68e3      	ldr	r3, [r4, #12]
 8004f10:	9903      	ldr	r1, [sp, #12]
 8004f12:	1a5b      	subs	r3, r3, r1
 8004f14:	42ab      	cmp	r3, r5
 8004f16:	dcf2      	bgt.n	8004efe <_printf_i+0x212>
 8004f18:	e7eb      	b.n	8004ef2 <_printf_i+0x206>
 8004f1a:	2500      	movs	r5, #0
 8004f1c:	f104 0619 	add.w	r6, r4, #25
 8004f20:	e7f5      	b.n	8004f0e <_printf_i+0x222>
 8004f22:	bf00      	nop
 8004f24:	0800738e 	.word	0x0800738e
 8004f28:	0800739f 	.word	0x0800739f

08004f2c <std>:
 8004f2c:	2300      	movs	r3, #0
 8004f2e:	b510      	push	{r4, lr}
 8004f30:	4604      	mov	r4, r0
 8004f32:	e9c0 3300 	strd	r3, r3, [r0]
 8004f36:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8004f3a:	6083      	str	r3, [r0, #8]
 8004f3c:	8181      	strh	r1, [r0, #12]
 8004f3e:	6643      	str	r3, [r0, #100]	@ 0x64
 8004f40:	81c2      	strh	r2, [r0, #14]
 8004f42:	6183      	str	r3, [r0, #24]
 8004f44:	4619      	mov	r1, r3
 8004f46:	2208      	movs	r2, #8
 8004f48:	305c      	adds	r0, #92	@ 0x5c
 8004f4a:	f000 f914 	bl	8005176 <memset>
 8004f4e:	4b0d      	ldr	r3, [pc, #52]	@ (8004f84 <std+0x58>)
 8004f50:	6263      	str	r3, [r4, #36]	@ 0x24
 8004f52:	4b0d      	ldr	r3, [pc, #52]	@ (8004f88 <std+0x5c>)
 8004f54:	62a3      	str	r3, [r4, #40]	@ 0x28
 8004f56:	4b0d      	ldr	r3, [pc, #52]	@ (8004f8c <std+0x60>)
 8004f58:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8004f5a:	4b0d      	ldr	r3, [pc, #52]	@ (8004f90 <std+0x64>)
 8004f5c:	6323      	str	r3, [r4, #48]	@ 0x30
 8004f5e:	4b0d      	ldr	r3, [pc, #52]	@ (8004f94 <std+0x68>)
 8004f60:	6224      	str	r4, [r4, #32]
 8004f62:	429c      	cmp	r4, r3
 8004f64:	d006      	beq.n	8004f74 <std+0x48>
 8004f66:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8004f6a:	4294      	cmp	r4, r2
 8004f6c:	d002      	beq.n	8004f74 <std+0x48>
 8004f6e:	33d0      	adds	r3, #208	@ 0xd0
 8004f70:	429c      	cmp	r4, r3
 8004f72:	d105      	bne.n	8004f80 <std+0x54>
 8004f74:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8004f78:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004f7c:	f000 b978 	b.w	8005270 <__retarget_lock_init_recursive>
 8004f80:	bd10      	pop	{r4, pc}
 8004f82:	bf00      	nop
 8004f84:	080050f1 	.word	0x080050f1
 8004f88:	08005113 	.word	0x08005113
 8004f8c:	0800514b 	.word	0x0800514b
 8004f90:	0800516f 	.word	0x0800516f
 8004f94:	20000320 	.word	0x20000320

08004f98 <stdio_exit_handler>:
 8004f98:	4a02      	ldr	r2, [pc, #8]	@ (8004fa4 <stdio_exit_handler+0xc>)
 8004f9a:	4903      	ldr	r1, [pc, #12]	@ (8004fa8 <stdio_exit_handler+0x10>)
 8004f9c:	4803      	ldr	r0, [pc, #12]	@ (8004fac <stdio_exit_handler+0x14>)
 8004f9e:	f000 b869 	b.w	8005074 <_fwalk_sglue>
 8004fa2:	bf00      	nop
 8004fa4:	20000010 	.word	0x20000010
 8004fa8:	08006bcd 	.word	0x08006bcd
 8004fac:	20000020 	.word	0x20000020

08004fb0 <cleanup_stdio>:
 8004fb0:	6841      	ldr	r1, [r0, #4]
 8004fb2:	4b0c      	ldr	r3, [pc, #48]	@ (8004fe4 <cleanup_stdio+0x34>)
 8004fb4:	4299      	cmp	r1, r3
 8004fb6:	b510      	push	{r4, lr}
 8004fb8:	4604      	mov	r4, r0
 8004fba:	d001      	beq.n	8004fc0 <cleanup_stdio+0x10>
 8004fbc:	f001 fe06 	bl	8006bcc <_fflush_r>
 8004fc0:	68a1      	ldr	r1, [r4, #8]
 8004fc2:	4b09      	ldr	r3, [pc, #36]	@ (8004fe8 <cleanup_stdio+0x38>)
 8004fc4:	4299      	cmp	r1, r3
 8004fc6:	d002      	beq.n	8004fce <cleanup_stdio+0x1e>
 8004fc8:	4620      	mov	r0, r4
 8004fca:	f001 fdff 	bl	8006bcc <_fflush_r>
 8004fce:	68e1      	ldr	r1, [r4, #12]
 8004fd0:	4b06      	ldr	r3, [pc, #24]	@ (8004fec <cleanup_stdio+0x3c>)
 8004fd2:	4299      	cmp	r1, r3
 8004fd4:	d004      	beq.n	8004fe0 <cleanup_stdio+0x30>
 8004fd6:	4620      	mov	r0, r4
 8004fd8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004fdc:	f001 bdf6 	b.w	8006bcc <_fflush_r>
 8004fe0:	bd10      	pop	{r4, pc}
 8004fe2:	bf00      	nop
 8004fe4:	20000320 	.word	0x20000320
 8004fe8:	20000388 	.word	0x20000388
 8004fec:	200003f0 	.word	0x200003f0

08004ff0 <global_stdio_init.part.0>:
 8004ff0:	b510      	push	{r4, lr}
 8004ff2:	4b0b      	ldr	r3, [pc, #44]	@ (8005020 <global_stdio_init.part.0+0x30>)
 8004ff4:	4c0b      	ldr	r4, [pc, #44]	@ (8005024 <global_stdio_init.part.0+0x34>)
 8004ff6:	4a0c      	ldr	r2, [pc, #48]	@ (8005028 <global_stdio_init.part.0+0x38>)
 8004ff8:	601a      	str	r2, [r3, #0]
 8004ffa:	4620      	mov	r0, r4
 8004ffc:	2200      	movs	r2, #0
 8004ffe:	2104      	movs	r1, #4
 8005000:	f7ff ff94 	bl	8004f2c <std>
 8005004:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8005008:	2201      	movs	r2, #1
 800500a:	2109      	movs	r1, #9
 800500c:	f7ff ff8e 	bl	8004f2c <std>
 8005010:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8005014:	2202      	movs	r2, #2
 8005016:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800501a:	2112      	movs	r1, #18
 800501c:	f7ff bf86 	b.w	8004f2c <std>
 8005020:	20000458 	.word	0x20000458
 8005024:	20000320 	.word	0x20000320
 8005028:	08004f99 	.word	0x08004f99

0800502c <__sfp_lock_acquire>:
 800502c:	4801      	ldr	r0, [pc, #4]	@ (8005034 <__sfp_lock_acquire+0x8>)
 800502e:	f000 b920 	b.w	8005272 <__retarget_lock_acquire_recursive>
 8005032:	bf00      	nop
 8005034:	20000461 	.word	0x20000461

08005038 <__sfp_lock_release>:
 8005038:	4801      	ldr	r0, [pc, #4]	@ (8005040 <__sfp_lock_release+0x8>)
 800503a:	f000 b91b 	b.w	8005274 <__retarget_lock_release_recursive>
 800503e:	bf00      	nop
 8005040:	20000461 	.word	0x20000461

08005044 <__sinit>:
 8005044:	b510      	push	{r4, lr}
 8005046:	4604      	mov	r4, r0
 8005048:	f7ff fff0 	bl	800502c <__sfp_lock_acquire>
 800504c:	6a23      	ldr	r3, [r4, #32]
 800504e:	b11b      	cbz	r3, 8005058 <__sinit+0x14>
 8005050:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005054:	f7ff bff0 	b.w	8005038 <__sfp_lock_release>
 8005058:	4b04      	ldr	r3, [pc, #16]	@ (800506c <__sinit+0x28>)
 800505a:	6223      	str	r3, [r4, #32]
 800505c:	4b04      	ldr	r3, [pc, #16]	@ (8005070 <__sinit+0x2c>)
 800505e:	681b      	ldr	r3, [r3, #0]
 8005060:	2b00      	cmp	r3, #0
 8005062:	d1f5      	bne.n	8005050 <__sinit+0xc>
 8005064:	f7ff ffc4 	bl	8004ff0 <global_stdio_init.part.0>
 8005068:	e7f2      	b.n	8005050 <__sinit+0xc>
 800506a:	bf00      	nop
 800506c:	08004fb1 	.word	0x08004fb1
 8005070:	20000458 	.word	0x20000458

08005074 <_fwalk_sglue>:
 8005074:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005078:	4607      	mov	r7, r0
 800507a:	4688      	mov	r8, r1
 800507c:	4614      	mov	r4, r2
 800507e:	2600      	movs	r6, #0
 8005080:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8005084:	f1b9 0901 	subs.w	r9, r9, #1
 8005088:	d505      	bpl.n	8005096 <_fwalk_sglue+0x22>
 800508a:	6824      	ldr	r4, [r4, #0]
 800508c:	2c00      	cmp	r4, #0
 800508e:	d1f7      	bne.n	8005080 <_fwalk_sglue+0xc>
 8005090:	4630      	mov	r0, r6
 8005092:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005096:	89ab      	ldrh	r3, [r5, #12]
 8005098:	2b01      	cmp	r3, #1
 800509a:	d907      	bls.n	80050ac <_fwalk_sglue+0x38>
 800509c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80050a0:	3301      	adds	r3, #1
 80050a2:	d003      	beq.n	80050ac <_fwalk_sglue+0x38>
 80050a4:	4629      	mov	r1, r5
 80050a6:	4638      	mov	r0, r7
 80050a8:	47c0      	blx	r8
 80050aa:	4306      	orrs	r6, r0
 80050ac:	3568      	adds	r5, #104	@ 0x68
 80050ae:	e7e9      	b.n	8005084 <_fwalk_sglue+0x10>

080050b0 <siprintf>:
 80050b0:	b40e      	push	{r1, r2, r3}
 80050b2:	b500      	push	{lr}
 80050b4:	b09c      	sub	sp, #112	@ 0x70
 80050b6:	ab1d      	add	r3, sp, #116	@ 0x74
 80050b8:	9002      	str	r0, [sp, #8]
 80050ba:	9006      	str	r0, [sp, #24]
 80050bc:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 80050c0:	4809      	ldr	r0, [pc, #36]	@ (80050e8 <siprintf+0x38>)
 80050c2:	9107      	str	r1, [sp, #28]
 80050c4:	9104      	str	r1, [sp, #16]
 80050c6:	4909      	ldr	r1, [pc, #36]	@ (80050ec <siprintf+0x3c>)
 80050c8:	f853 2b04 	ldr.w	r2, [r3], #4
 80050cc:	9105      	str	r1, [sp, #20]
 80050ce:	6800      	ldr	r0, [r0, #0]
 80050d0:	9301      	str	r3, [sp, #4]
 80050d2:	a902      	add	r1, sp, #8
 80050d4:	f001 fbfa 	bl	80068cc <_svfiprintf_r>
 80050d8:	9b02      	ldr	r3, [sp, #8]
 80050da:	2200      	movs	r2, #0
 80050dc:	701a      	strb	r2, [r3, #0]
 80050de:	b01c      	add	sp, #112	@ 0x70
 80050e0:	f85d eb04 	ldr.w	lr, [sp], #4
 80050e4:	b003      	add	sp, #12
 80050e6:	4770      	bx	lr
 80050e8:	2000001c 	.word	0x2000001c
 80050ec:	ffff0208 	.word	0xffff0208

080050f0 <__sread>:
 80050f0:	b510      	push	{r4, lr}
 80050f2:	460c      	mov	r4, r1
 80050f4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80050f8:	f000 f86c 	bl	80051d4 <_read_r>
 80050fc:	2800      	cmp	r0, #0
 80050fe:	bfab      	itete	ge
 8005100:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8005102:	89a3      	ldrhlt	r3, [r4, #12]
 8005104:	181b      	addge	r3, r3, r0
 8005106:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800510a:	bfac      	ite	ge
 800510c:	6563      	strge	r3, [r4, #84]	@ 0x54
 800510e:	81a3      	strhlt	r3, [r4, #12]
 8005110:	bd10      	pop	{r4, pc}

08005112 <__swrite>:
 8005112:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005116:	461f      	mov	r7, r3
 8005118:	898b      	ldrh	r3, [r1, #12]
 800511a:	05db      	lsls	r3, r3, #23
 800511c:	4605      	mov	r5, r0
 800511e:	460c      	mov	r4, r1
 8005120:	4616      	mov	r6, r2
 8005122:	d505      	bpl.n	8005130 <__swrite+0x1e>
 8005124:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005128:	2302      	movs	r3, #2
 800512a:	2200      	movs	r2, #0
 800512c:	f000 f840 	bl	80051b0 <_lseek_r>
 8005130:	89a3      	ldrh	r3, [r4, #12]
 8005132:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005136:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800513a:	81a3      	strh	r3, [r4, #12]
 800513c:	4632      	mov	r2, r6
 800513e:	463b      	mov	r3, r7
 8005140:	4628      	mov	r0, r5
 8005142:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005146:	f000 b857 	b.w	80051f8 <_write_r>

0800514a <__sseek>:
 800514a:	b510      	push	{r4, lr}
 800514c:	460c      	mov	r4, r1
 800514e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005152:	f000 f82d 	bl	80051b0 <_lseek_r>
 8005156:	1c43      	adds	r3, r0, #1
 8005158:	89a3      	ldrh	r3, [r4, #12]
 800515a:	bf15      	itete	ne
 800515c:	6560      	strne	r0, [r4, #84]	@ 0x54
 800515e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8005162:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8005166:	81a3      	strheq	r3, [r4, #12]
 8005168:	bf18      	it	ne
 800516a:	81a3      	strhne	r3, [r4, #12]
 800516c:	bd10      	pop	{r4, pc}

0800516e <__sclose>:
 800516e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005172:	f000 b80d 	b.w	8005190 <_close_r>

08005176 <memset>:
 8005176:	4402      	add	r2, r0
 8005178:	4603      	mov	r3, r0
 800517a:	4293      	cmp	r3, r2
 800517c:	d100      	bne.n	8005180 <memset+0xa>
 800517e:	4770      	bx	lr
 8005180:	f803 1b01 	strb.w	r1, [r3], #1
 8005184:	e7f9      	b.n	800517a <memset+0x4>
	...

08005188 <_localeconv_r>:
 8005188:	4800      	ldr	r0, [pc, #0]	@ (800518c <_localeconv_r+0x4>)
 800518a:	4770      	bx	lr
 800518c:	2000015c 	.word	0x2000015c

08005190 <_close_r>:
 8005190:	b538      	push	{r3, r4, r5, lr}
 8005192:	4d06      	ldr	r5, [pc, #24]	@ (80051ac <_close_r+0x1c>)
 8005194:	2300      	movs	r3, #0
 8005196:	4604      	mov	r4, r0
 8005198:	4608      	mov	r0, r1
 800519a:	602b      	str	r3, [r5, #0]
 800519c:	f7fc f864 	bl	8001268 <_close>
 80051a0:	1c43      	adds	r3, r0, #1
 80051a2:	d102      	bne.n	80051aa <_close_r+0x1a>
 80051a4:	682b      	ldr	r3, [r5, #0]
 80051a6:	b103      	cbz	r3, 80051aa <_close_r+0x1a>
 80051a8:	6023      	str	r3, [r4, #0]
 80051aa:	bd38      	pop	{r3, r4, r5, pc}
 80051ac:	2000045c 	.word	0x2000045c

080051b0 <_lseek_r>:
 80051b0:	b538      	push	{r3, r4, r5, lr}
 80051b2:	4d07      	ldr	r5, [pc, #28]	@ (80051d0 <_lseek_r+0x20>)
 80051b4:	4604      	mov	r4, r0
 80051b6:	4608      	mov	r0, r1
 80051b8:	4611      	mov	r1, r2
 80051ba:	2200      	movs	r2, #0
 80051bc:	602a      	str	r2, [r5, #0]
 80051be:	461a      	mov	r2, r3
 80051c0:	f7fc f879 	bl	80012b6 <_lseek>
 80051c4:	1c43      	adds	r3, r0, #1
 80051c6:	d102      	bne.n	80051ce <_lseek_r+0x1e>
 80051c8:	682b      	ldr	r3, [r5, #0]
 80051ca:	b103      	cbz	r3, 80051ce <_lseek_r+0x1e>
 80051cc:	6023      	str	r3, [r4, #0]
 80051ce:	bd38      	pop	{r3, r4, r5, pc}
 80051d0:	2000045c 	.word	0x2000045c

080051d4 <_read_r>:
 80051d4:	b538      	push	{r3, r4, r5, lr}
 80051d6:	4d07      	ldr	r5, [pc, #28]	@ (80051f4 <_read_r+0x20>)
 80051d8:	4604      	mov	r4, r0
 80051da:	4608      	mov	r0, r1
 80051dc:	4611      	mov	r1, r2
 80051de:	2200      	movs	r2, #0
 80051e0:	602a      	str	r2, [r5, #0]
 80051e2:	461a      	mov	r2, r3
 80051e4:	f7fc f807 	bl	80011f6 <_read>
 80051e8:	1c43      	adds	r3, r0, #1
 80051ea:	d102      	bne.n	80051f2 <_read_r+0x1e>
 80051ec:	682b      	ldr	r3, [r5, #0]
 80051ee:	b103      	cbz	r3, 80051f2 <_read_r+0x1e>
 80051f0:	6023      	str	r3, [r4, #0]
 80051f2:	bd38      	pop	{r3, r4, r5, pc}
 80051f4:	2000045c 	.word	0x2000045c

080051f8 <_write_r>:
 80051f8:	b538      	push	{r3, r4, r5, lr}
 80051fa:	4d07      	ldr	r5, [pc, #28]	@ (8005218 <_write_r+0x20>)
 80051fc:	4604      	mov	r4, r0
 80051fe:	4608      	mov	r0, r1
 8005200:	4611      	mov	r1, r2
 8005202:	2200      	movs	r2, #0
 8005204:	602a      	str	r2, [r5, #0]
 8005206:	461a      	mov	r2, r3
 8005208:	f7fc f812 	bl	8001230 <_write>
 800520c:	1c43      	adds	r3, r0, #1
 800520e:	d102      	bne.n	8005216 <_write_r+0x1e>
 8005210:	682b      	ldr	r3, [r5, #0]
 8005212:	b103      	cbz	r3, 8005216 <_write_r+0x1e>
 8005214:	6023      	str	r3, [r4, #0]
 8005216:	bd38      	pop	{r3, r4, r5, pc}
 8005218:	2000045c 	.word	0x2000045c

0800521c <__errno>:
 800521c:	4b01      	ldr	r3, [pc, #4]	@ (8005224 <__errno+0x8>)
 800521e:	6818      	ldr	r0, [r3, #0]
 8005220:	4770      	bx	lr
 8005222:	bf00      	nop
 8005224:	2000001c 	.word	0x2000001c

08005228 <__libc_init_array>:
 8005228:	b570      	push	{r4, r5, r6, lr}
 800522a:	4d0d      	ldr	r5, [pc, #52]	@ (8005260 <__libc_init_array+0x38>)
 800522c:	4c0d      	ldr	r4, [pc, #52]	@ (8005264 <__libc_init_array+0x3c>)
 800522e:	1b64      	subs	r4, r4, r5
 8005230:	10a4      	asrs	r4, r4, #2
 8005232:	2600      	movs	r6, #0
 8005234:	42a6      	cmp	r6, r4
 8005236:	d109      	bne.n	800524c <__libc_init_array+0x24>
 8005238:	4d0b      	ldr	r5, [pc, #44]	@ (8005268 <__libc_init_array+0x40>)
 800523a:	4c0c      	ldr	r4, [pc, #48]	@ (800526c <__libc_init_array+0x44>)
 800523c:	f002 f864 	bl	8007308 <_init>
 8005240:	1b64      	subs	r4, r4, r5
 8005242:	10a4      	asrs	r4, r4, #2
 8005244:	2600      	movs	r6, #0
 8005246:	42a6      	cmp	r6, r4
 8005248:	d105      	bne.n	8005256 <__libc_init_array+0x2e>
 800524a:	bd70      	pop	{r4, r5, r6, pc}
 800524c:	f855 3b04 	ldr.w	r3, [r5], #4
 8005250:	4798      	blx	r3
 8005252:	3601      	adds	r6, #1
 8005254:	e7ee      	b.n	8005234 <__libc_init_array+0xc>
 8005256:	f855 3b04 	ldr.w	r3, [r5], #4
 800525a:	4798      	blx	r3
 800525c:	3601      	adds	r6, #1
 800525e:	e7f2      	b.n	8005246 <__libc_init_array+0x1e>
 8005260:	080076f8 	.word	0x080076f8
 8005264:	080076f8 	.word	0x080076f8
 8005268:	080076f8 	.word	0x080076f8
 800526c:	080076fc 	.word	0x080076fc

08005270 <__retarget_lock_init_recursive>:
 8005270:	4770      	bx	lr

08005272 <__retarget_lock_acquire_recursive>:
 8005272:	4770      	bx	lr

08005274 <__retarget_lock_release_recursive>:
 8005274:	4770      	bx	lr

08005276 <quorem>:
 8005276:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800527a:	6903      	ldr	r3, [r0, #16]
 800527c:	690c      	ldr	r4, [r1, #16]
 800527e:	42a3      	cmp	r3, r4
 8005280:	4607      	mov	r7, r0
 8005282:	db7e      	blt.n	8005382 <quorem+0x10c>
 8005284:	3c01      	subs	r4, #1
 8005286:	f101 0814 	add.w	r8, r1, #20
 800528a:	00a3      	lsls	r3, r4, #2
 800528c:	f100 0514 	add.w	r5, r0, #20
 8005290:	9300      	str	r3, [sp, #0]
 8005292:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005296:	9301      	str	r3, [sp, #4]
 8005298:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800529c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80052a0:	3301      	adds	r3, #1
 80052a2:	429a      	cmp	r2, r3
 80052a4:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80052a8:	fbb2 f6f3 	udiv	r6, r2, r3
 80052ac:	d32e      	bcc.n	800530c <quorem+0x96>
 80052ae:	f04f 0a00 	mov.w	sl, #0
 80052b2:	46c4      	mov	ip, r8
 80052b4:	46ae      	mov	lr, r5
 80052b6:	46d3      	mov	fp, sl
 80052b8:	f85c 3b04 	ldr.w	r3, [ip], #4
 80052bc:	b298      	uxth	r0, r3
 80052be:	fb06 a000 	mla	r0, r6, r0, sl
 80052c2:	0c02      	lsrs	r2, r0, #16
 80052c4:	0c1b      	lsrs	r3, r3, #16
 80052c6:	fb06 2303 	mla	r3, r6, r3, r2
 80052ca:	f8de 2000 	ldr.w	r2, [lr]
 80052ce:	b280      	uxth	r0, r0
 80052d0:	b292      	uxth	r2, r2
 80052d2:	1a12      	subs	r2, r2, r0
 80052d4:	445a      	add	r2, fp
 80052d6:	f8de 0000 	ldr.w	r0, [lr]
 80052da:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80052de:	b29b      	uxth	r3, r3
 80052e0:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 80052e4:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 80052e8:	b292      	uxth	r2, r2
 80052ea:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 80052ee:	45e1      	cmp	r9, ip
 80052f0:	f84e 2b04 	str.w	r2, [lr], #4
 80052f4:	ea4f 4b23 	mov.w	fp, r3, asr #16
 80052f8:	d2de      	bcs.n	80052b8 <quorem+0x42>
 80052fa:	9b00      	ldr	r3, [sp, #0]
 80052fc:	58eb      	ldr	r3, [r5, r3]
 80052fe:	b92b      	cbnz	r3, 800530c <quorem+0x96>
 8005300:	9b01      	ldr	r3, [sp, #4]
 8005302:	3b04      	subs	r3, #4
 8005304:	429d      	cmp	r5, r3
 8005306:	461a      	mov	r2, r3
 8005308:	d32f      	bcc.n	800536a <quorem+0xf4>
 800530a:	613c      	str	r4, [r7, #16]
 800530c:	4638      	mov	r0, r7
 800530e:	f001 f979 	bl	8006604 <__mcmp>
 8005312:	2800      	cmp	r0, #0
 8005314:	db25      	blt.n	8005362 <quorem+0xec>
 8005316:	4629      	mov	r1, r5
 8005318:	2000      	movs	r0, #0
 800531a:	f858 2b04 	ldr.w	r2, [r8], #4
 800531e:	f8d1 c000 	ldr.w	ip, [r1]
 8005322:	fa1f fe82 	uxth.w	lr, r2
 8005326:	fa1f f38c 	uxth.w	r3, ip
 800532a:	eba3 030e 	sub.w	r3, r3, lr
 800532e:	4403      	add	r3, r0
 8005330:	0c12      	lsrs	r2, r2, #16
 8005332:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8005336:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800533a:	b29b      	uxth	r3, r3
 800533c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005340:	45c1      	cmp	r9, r8
 8005342:	f841 3b04 	str.w	r3, [r1], #4
 8005346:	ea4f 4022 	mov.w	r0, r2, asr #16
 800534a:	d2e6      	bcs.n	800531a <quorem+0xa4>
 800534c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005350:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005354:	b922      	cbnz	r2, 8005360 <quorem+0xea>
 8005356:	3b04      	subs	r3, #4
 8005358:	429d      	cmp	r5, r3
 800535a:	461a      	mov	r2, r3
 800535c:	d30b      	bcc.n	8005376 <quorem+0x100>
 800535e:	613c      	str	r4, [r7, #16]
 8005360:	3601      	adds	r6, #1
 8005362:	4630      	mov	r0, r6
 8005364:	b003      	add	sp, #12
 8005366:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800536a:	6812      	ldr	r2, [r2, #0]
 800536c:	3b04      	subs	r3, #4
 800536e:	2a00      	cmp	r2, #0
 8005370:	d1cb      	bne.n	800530a <quorem+0x94>
 8005372:	3c01      	subs	r4, #1
 8005374:	e7c6      	b.n	8005304 <quorem+0x8e>
 8005376:	6812      	ldr	r2, [r2, #0]
 8005378:	3b04      	subs	r3, #4
 800537a:	2a00      	cmp	r2, #0
 800537c:	d1ef      	bne.n	800535e <quorem+0xe8>
 800537e:	3c01      	subs	r4, #1
 8005380:	e7ea      	b.n	8005358 <quorem+0xe2>
 8005382:	2000      	movs	r0, #0
 8005384:	e7ee      	b.n	8005364 <quorem+0xee>
	...

08005388 <_dtoa_r>:
 8005388:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800538c:	69c7      	ldr	r7, [r0, #28]
 800538e:	b099      	sub	sp, #100	@ 0x64
 8005390:	ed8d 0b02 	vstr	d0, [sp, #8]
 8005394:	ec55 4b10 	vmov	r4, r5, d0
 8005398:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 800539a:	9109      	str	r1, [sp, #36]	@ 0x24
 800539c:	4683      	mov	fp, r0
 800539e:	920e      	str	r2, [sp, #56]	@ 0x38
 80053a0:	9313      	str	r3, [sp, #76]	@ 0x4c
 80053a2:	b97f      	cbnz	r7, 80053c4 <_dtoa_r+0x3c>
 80053a4:	2010      	movs	r0, #16
 80053a6:	f000 fdfd 	bl	8005fa4 <malloc>
 80053aa:	4602      	mov	r2, r0
 80053ac:	f8cb 001c 	str.w	r0, [fp, #28]
 80053b0:	b920      	cbnz	r0, 80053bc <_dtoa_r+0x34>
 80053b2:	4ba7      	ldr	r3, [pc, #668]	@ (8005650 <_dtoa_r+0x2c8>)
 80053b4:	21ef      	movs	r1, #239	@ 0xef
 80053b6:	48a7      	ldr	r0, [pc, #668]	@ (8005654 <_dtoa_r+0x2cc>)
 80053b8:	f001 fc68 	bl	8006c8c <__assert_func>
 80053bc:	e9c0 7701 	strd	r7, r7, [r0, #4]
 80053c0:	6007      	str	r7, [r0, #0]
 80053c2:	60c7      	str	r7, [r0, #12]
 80053c4:	f8db 301c 	ldr.w	r3, [fp, #28]
 80053c8:	6819      	ldr	r1, [r3, #0]
 80053ca:	b159      	cbz	r1, 80053e4 <_dtoa_r+0x5c>
 80053cc:	685a      	ldr	r2, [r3, #4]
 80053ce:	604a      	str	r2, [r1, #4]
 80053d0:	2301      	movs	r3, #1
 80053d2:	4093      	lsls	r3, r2
 80053d4:	608b      	str	r3, [r1, #8]
 80053d6:	4658      	mov	r0, fp
 80053d8:	f000 feda 	bl	8006190 <_Bfree>
 80053dc:	f8db 301c 	ldr.w	r3, [fp, #28]
 80053e0:	2200      	movs	r2, #0
 80053e2:	601a      	str	r2, [r3, #0]
 80053e4:	1e2b      	subs	r3, r5, #0
 80053e6:	bfb9      	ittee	lt
 80053e8:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 80053ec:	9303      	strlt	r3, [sp, #12]
 80053ee:	2300      	movge	r3, #0
 80053f0:	6033      	strge	r3, [r6, #0]
 80053f2:	9f03      	ldr	r7, [sp, #12]
 80053f4:	4b98      	ldr	r3, [pc, #608]	@ (8005658 <_dtoa_r+0x2d0>)
 80053f6:	bfbc      	itt	lt
 80053f8:	2201      	movlt	r2, #1
 80053fa:	6032      	strlt	r2, [r6, #0]
 80053fc:	43bb      	bics	r3, r7
 80053fe:	d112      	bne.n	8005426 <_dtoa_r+0x9e>
 8005400:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8005402:	f242 730f 	movw	r3, #9999	@ 0x270f
 8005406:	6013      	str	r3, [r2, #0]
 8005408:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800540c:	4323      	orrs	r3, r4
 800540e:	f000 854d 	beq.w	8005eac <_dtoa_r+0xb24>
 8005412:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8005414:	f8df a254 	ldr.w	sl, [pc, #596]	@ 800566c <_dtoa_r+0x2e4>
 8005418:	2b00      	cmp	r3, #0
 800541a:	f000 854f 	beq.w	8005ebc <_dtoa_r+0xb34>
 800541e:	f10a 0303 	add.w	r3, sl, #3
 8005422:	f000 bd49 	b.w	8005eb8 <_dtoa_r+0xb30>
 8005426:	ed9d 7b02 	vldr	d7, [sp, #8]
 800542a:	2200      	movs	r2, #0
 800542c:	ec51 0b17 	vmov	r0, r1, d7
 8005430:	2300      	movs	r3, #0
 8005432:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 8005436:	f7fb fb47 	bl	8000ac8 <__aeabi_dcmpeq>
 800543a:	4680      	mov	r8, r0
 800543c:	b158      	cbz	r0, 8005456 <_dtoa_r+0xce>
 800543e:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8005440:	2301      	movs	r3, #1
 8005442:	6013      	str	r3, [r2, #0]
 8005444:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8005446:	b113      	cbz	r3, 800544e <_dtoa_r+0xc6>
 8005448:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800544a:	4b84      	ldr	r3, [pc, #528]	@ (800565c <_dtoa_r+0x2d4>)
 800544c:	6013      	str	r3, [r2, #0]
 800544e:	f8df a220 	ldr.w	sl, [pc, #544]	@ 8005670 <_dtoa_r+0x2e8>
 8005452:	f000 bd33 	b.w	8005ebc <_dtoa_r+0xb34>
 8005456:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800545a:	aa16      	add	r2, sp, #88	@ 0x58
 800545c:	a917      	add	r1, sp, #92	@ 0x5c
 800545e:	4658      	mov	r0, fp
 8005460:	f001 f980 	bl	8006764 <__d2b>
 8005464:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8005468:	4681      	mov	r9, r0
 800546a:	2e00      	cmp	r6, #0
 800546c:	d077      	beq.n	800555e <_dtoa_r+0x1d6>
 800546e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005470:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 8005474:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005478:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800547c:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8005480:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8005484:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8005488:	4619      	mov	r1, r3
 800548a:	2200      	movs	r2, #0
 800548c:	4b74      	ldr	r3, [pc, #464]	@ (8005660 <_dtoa_r+0x2d8>)
 800548e:	f7fa fefb 	bl	8000288 <__aeabi_dsub>
 8005492:	a369      	add	r3, pc, #420	@ (adr r3, 8005638 <_dtoa_r+0x2b0>)
 8005494:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005498:	f7fb f8ae 	bl	80005f8 <__aeabi_dmul>
 800549c:	a368      	add	r3, pc, #416	@ (adr r3, 8005640 <_dtoa_r+0x2b8>)
 800549e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80054a2:	f7fa fef3 	bl	800028c <__adddf3>
 80054a6:	4604      	mov	r4, r0
 80054a8:	4630      	mov	r0, r6
 80054aa:	460d      	mov	r5, r1
 80054ac:	f7fb f83a 	bl	8000524 <__aeabi_i2d>
 80054b0:	a365      	add	r3, pc, #404	@ (adr r3, 8005648 <_dtoa_r+0x2c0>)
 80054b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80054b6:	f7fb f89f 	bl	80005f8 <__aeabi_dmul>
 80054ba:	4602      	mov	r2, r0
 80054bc:	460b      	mov	r3, r1
 80054be:	4620      	mov	r0, r4
 80054c0:	4629      	mov	r1, r5
 80054c2:	f7fa fee3 	bl	800028c <__adddf3>
 80054c6:	4604      	mov	r4, r0
 80054c8:	460d      	mov	r5, r1
 80054ca:	f7fb fb45 	bl	8000b58 <__aeabi_d2iz>
 80054ce:	2200      	movs	r2, #0
 80054d0:	4607      	mov	r7, r0
 80054d2:	2300      	movs	r3, #0
 80054d4:	4620      	mov	r0, r4
 80054d6:	4629      	mov	r1, r5
 80054d8:	f7fb fb00 	bl	8000adc <__aeabi_dcmplt>
 80054dc:	b140      	cbz	r0, 80054f0 <_dtoa_r+0x168>
 80054de:	4638      	mov	r0, r7
 80054e0:	f7fb f820 	bl	8000524 <__aeabi_i2d>
 80054e4:	4622      	mov	r2, r4
 80054e6:	462b      	mov	r3, r5
 80054e8:	f7fb faee 	bl	8000ac8 <__aeabi_dcmpeq>
 80054ec:	b900      	cbnz	r0, 80054f0 <_dtoa_r+0x168>
 80054ee:	3f01      	subs	r7, #1
 80054f0:	2f16      	cmp	r7, #22
 80054f2:	d851      	bhi.n	8005598 <_dtoa_r+0x210>
 80054f4:	4b5b      	ldr	r3, [pc, #364]	@ (8005664 <_dtoa_r+0x2dc>)
 80054f6:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80054fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80054fe:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8005502:	f7fb faeb 	bl	8000adc <__aeabi_dcmplt>
 8005506:	2800      	cmp	r0, #0
 8005508:	d048      	beq.n	800559c <_dtoa_r+0x214>
 800550a:	3f01      	subs	r7, #1
 800550c:	2300      	movs	r3, #0
 800550e:	9312      	str	r3, [sp, #72]	@ 0x48
 8005510:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8005512:	1b9b      	subs	r3, r3, r6
 8005514:	1e5a      	subs	r2, r3, #1
 8005516:	bf44      	itt	mi
 8005518:	f1c3 0801 	rsbmi	r8, r3, #1
 800551c:	2300      	movmi	r3, #0
 800551e:	9208      	str	r2, [sp, #32]
 8005520:	bf54      	ite	pl
 8005522:	f04f 0800 	movpl.w	r8, #0
 8005526:	9308      	strmi	r3, [sp, #32]
 8005528:	2f00      	cmp	r7, #0
 800552a:	db39      	blt.n	80055a0 <_dtoa_r+0x218>
 800552c:	9b08      	ldr	r3, [sp, #32]
 800552e:	970f      	str	r7, [sp, #60]	@ 0x3c
 8005530:	443b      	add	r3, r7
 8005532:	9308      	str	r3, [sp, #32]
 8005534:	2300      	movs	r3, #0
 8005536:	930a      	str	r3, [sp, #40]	@ 0x28
 8005538:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800553a:	2b09      	cmp	r3, #9
 800553c:	d864      	bhi.n	8005608 <_dtoa_r+0x280>
 800553e:	2b05      	cmp	r3, #5
 8005540:	bfc4      	itt	gt
 8005542:	3b04      	subgt	r3, #4
 8005544:	9309      	strgt	r3, [sp, #36]	@ 0x24
 8005546:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005548:	f1a3 0302 	sub.w	r3, r3, #2
 800554c:	bfcc      	ite	gt
 800554e:	2400      	movgt	r4, #0
 8005550:	2401      	movle	r4, #1
 8005552:	2b03      	cmp	r3, #3
 8005554:	d863      	bhi.n	800561e <_dtoa_r+0x296>
 8005556:	e8df f003 	tbb	[pc, r3]
 800555a:	372a      	.short	0x372a
 800555c:	5535      	.short	0x5535
 800555e:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 8005562:	441e      	add	r6, r3
 8005564:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8005568:	2b20      	cmp	r3, #32
 800556a:	bfc1      	itttt	gt
 800556c:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8005570:	409f      	lslgt	r7, r3
 8005572:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8005576:	fa24 f303 	lsrgt.w	r3, r4, r3
 800557a:	bfd6      	itet	le
 800557c:	f1c3 0320 	rsble	r3, r3, #32
 8005580:	ea47 0003 	orrgt.w	r0, r7, r3
 8005584:	fa04 f003 	lslle.w	r0, r4, r3
 8005588:	f7fa ffbc 	bl	8000504 <__aeabi_ui2d>
 800558c:	2201      	movs	r2, #1
 800558e:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8005592:	3e01      	subs	r6, #1
 8005594:	9214      	str	r2, [sp, #80]	@ 0x50
 8005596:	e777      	b.n	8005488 <_dtoa_r+0x100>
 8005598:	2301      	movs	r3, #1
 800559a:	e7b8      	b.n	800550e <_dtoa_r+0x186>
 800559c:	9012      	str	r0, [sp, #72]	@ 0x48
 800559e:	e7b7      	b.n	8005510 <_dtoa_r+0x188>
 80055a0:	427b      	negs	r3, r7
 80055a2:	930a      	str	r3, [sp, #40]	@ 0x28
 80055a4:	2300      	movs	r3, #0
 80055a6:	eba8 0807 	sub.w	r8, r8, r7
 80055aa:	930f      	str	r3, [sp, #60]	@ 0x3c
 80055ac:	e7c4      	b.n	8005538 <_dtoa_r+0x1b0>
 80055ae:	2300      	movs	r3, #0
 80055b0:	930b      	str	r3, [sp, #44]	@ 0x2c
 80055b2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80055b4:	2b00      	cmp	r3, #0
 80055b6:	dc35      	bgt.n	8005624 <_dtoa_r+0x29c>
 80055b8:	2301      	movs	r3, #1
 80055ba:	9300      	str	r3, [sp, #0]
 80055bc:	9307      	str	r3, [sp, #28]
 80055be:	461a      	mov	r2, r3
 80055c0:	920e      	str	r2, [sp, #56]	@ 0x38
 80055c2:	e00b      	b.n	80055dc <_dtoa_r+0x254>
 80055c4:	2301      	movs	r3, #1
 80055c6:	e7f3      	b.n	80055b0 <_dtoa_r+0x228>
 80055c8:	2300      	movs	r3, #0
 80055ca:	930b      	str	r3, [sp, #44]	@ 0x2c
 80055cc:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80055ce:	18fb      	adds	r3, r7, r3
 80055d0:	9300      	str	r3, [sp, #0]
 80055d2:	3301      	adds	r3, #1
 80055d4:	2b01      	cmp	r3, #1
 80055d6:	9307      	str	r3, [sp, #28]
 80055d8:	bfb8      	it	lt
 80055da:	2301      	movlt	r3, #1
 80055dc:	f8db 001c 	ldr.w	r0, [fp, #28]
 80055e0:	2100      	movs	r1, #0
 80055e2:	2204      	movs	r2, #4
 80055e4:	f102 0514 	add.w	r5, r2, #20
 80055e8:	429d      	cmp	r5, r3
 80055ea:	d91f      	bls.n	800562c <_dtoa_r+0x2a4>
 80055ec:	6041      	str	r1, [r0, #4]
 80055ee:	4658      	mov	r0, fp
 80055f0:	f000 fd8e 	bl	8006110 <_Balloc>
 80055f4:	4682      	mov	sl, r0
 80055f6:	2800      	cmp	r0, #0
 80055f8:	d13c      	bne.n	8005674 <_dtoa_r+0x2ec>
 80055fa:	4b1b      	ldr	r3, [pc, #108]	@ (8005668 <_dtoa_r+0x2e0>)
 80055fc:	4602      	mov	r2, r0
 80055fe:	f240 11af 	movw	r1, #431	@ 0x1af
 8005602:	e6d8      	b.n	80053b6 <_dtoa_r+0x2e>
 8005604:	2301      	movs	r3, #1
 8005606:	e7e0      	b.n	80055ca <_dtoa_r+0x242>
 8005608:	2401      	movs	r4, #1
 800560a:	2300      	movs	r3, #0
 800560c:	9309      	str	r3, [sp, #36]	@ 0x24
 800560e:	940b      	str	r4, [sp, #44]	@ 0x2c
 8005610:	f04f 33ff 	mov.w	r3, #4294967295
 8005614:	9300      	str	r3, [sp, #0]
 8005616:	9307      	str	r3, [sp, #28]
 8005618:	2200      	movs	r2, #0
 800561a:	2312      	movs	r3, #18
 800561c:	e7d0      	b.n	80055c0 <_dtoa_r+0x238>
 800561e:	2301      	movs	r3, #1
 8005620:	930b      	str	r3, [sp, #44]	@ 0x2c
 8005622:	e7f5      	b.n	8005610 <_dtoa_r+0x288>
 8005624:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8005626:	9300      	str	r3, [sp, #0]
 8005628:	9307      	str	r3, [sp, #28]
 800562a:	e7d7      	b.n	80055dc <_dtoa_r+0x254>
 800562c:	3101      	adds	r1, #1
 800562e:	0052      	lsls	r2, r2, #1
 8005630:	e7d8      	b.n	80055e4 <_dtoa_r+0x25c>
 8005632:	bf00      	nop
 8005634:	f3af 8000 	nop.w
 8005638:	636f4361 	.word	0x636f4361
 800563c:	3fd287a7 	.word	0x3fd287a7
 8005640:	8b60c8b3 	.word	0x8b60c8b3
 8005644:	3fc68a28 	.word	0x3fc68a28
 8005648:	509f79fb 	.word	0x509f79fb
 800564c:	3fd34413 	.word	0x3fd34413
 8005650:	080073bd 	.word	0x080073bd
 8005654:	080073d4 	.word	0x080073d4
 8005658:	7ff00000 	.word	0x7ff00000
 800565c:	0800738d 	.word	0x0800738d
 8005660:	3ff80000 	.word	0x3ff80000
 8005664:	080074d0 	.word	0x080074d0
 8005668:	0800742c 	.word	0x0800742c
 800566c:	080073b9 	.word	0x080073b9
 8005670:	0800738c 	.word	0x0800738c
 8005674:	f8db 301c 	ldr.w	r3, [fp, #28]
 8005678:	6018      	str	r0, [r3, #0]
 800567a:	9b07      	ldr	r3, [sp, #28]
 800567c:	2b0e      	cmp	r3, #14
 800567e:	f200 80a4 	bhi.w	80057ca <_dtoa_r+0x442>
 8005682:	2c00      	cmp	r4, #0
 8005684:	f000 80a1 	beq.w	80057ca <_dtoa_r+0x442>
 8005688:	2f00      	cmp	r7, #0
 800568a:	dd33      	ble.n	80056f4 <_dtoa_r+0x36c>
 800568c:	4bad      	ldr	r3, [pc, #692]	@ (8005944 <_dtoa_r+0x5bc>)
 800568e:	f007 020f 	and.w	r2, r7, #15
 8005692:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005696:	ed93 7b00 	vldr	d7, [r3]
 800569a:	05f8      	lsls	r0, r7, #23
 800569c:	ed8d 7b04 	vstr	d7, [sp, #16]
 80056a0:	ea4f 1427 	mov.w	r4, r7, asr #4
 80056a4:	d516      	bpl.n	80056d4 <_dtoa_r+0x34c>
 80056a6:	4ba8      	ldr	r3, [pc, #672]	@ (8005948 <_dtoa_r+0x5c0>)
 80056a8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80056ac:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80056b0:	f7fb f8cc 	bl	800084c <__aeabi_ddiv>
 80056b4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80056b8:	f004 040f 	and.w	r4, r4, #15
 80056bc:	2603      	movs	r6, #3
 80056be:	4da2      	ldr	r5, [pc, #648]	@ (8005948 <_dtoa_r+0x5c0>)
 80056c0:	b954      	cbnz	r4, 80056d8 <_dtoa_r+0x350>
 80056c2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80056c6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80056ca:	f7fb f8bf 	bl	800084c <__aeabi_ddiv>
 80056ce:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80056d2:	e028      	b.n	8005726 <_dtoa_r+0x39e>
 80056d4:	2602      	movs	r6, #2
 80056d6:	e7f2      	b.n	80056be <_dtoa_r+0x336>
 80056d8:	07e1      	lsls	r1, r4, #31
 80056da:	d508      	bpl.n	80056ee <_dtoa_r+0x366>
 80056dc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80056e0:	e9d5 2300 	ldrd	r2, r3, [r5]
 80056e4:	f7fa ff88 	bl	80005f8 <__aeabi_dmul>
 80056e8:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80056ec:	3601      	adds	r6, #1
 80056ee:	1064      	asrs	r4, r4, #1
 80056f0:	3508      	adds	r5, #8
 80056f2:	e7e5      	b.n	80056c0 <_dtoa_r+0x338>
 80056f4:	f000 80d2 	beq.w	800589c <_dtoa_r+0x514>
 80056f8:	427c      	negs	r4, r7
 80056fa:	4b92      	ldr	r3, [pc, #584]	@ (8005944 <_dtoa_r+0x5bc>)
 80056fc:	4d92      	ldr	r5, [pc, #584]	@ (8005948 <_dtoa_r+0x5c0>)
 80056fe:	f004 020f 	and.w	r2, r4, #15
 8005702:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005706:	e9d3 2300 	ldrd	r2, r3, [r3]
 800570a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800570e:	f7fa ff73 	bl	80005f8 <__aeabi_dmul>
 8005712:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005716:	1124      	asrs	r4, r4, #4
 8005718:	2300      	movs	r3, #0
 800571a:	2602      	movs	r6, #2
 800571c:	2c00      	cmp	r4, #0
 800571e:	f040 80b2 	bne.w	8005886 <_dtoa_r+0x4fe>
 8005722:	2b00      	cmp	r3, #0
 8005724:	d1d3      	bne.n	80056ce <_dtoa_r+0x346>
 8005726:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8005728:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800572c:	2b00      	cmp	r3, #0
 800572e:	f000 80b7 	beq.w	80058a0 <_dtoa_r+0x518>
 8005732:	4b86      	ldr	r3, [pc, #536]	@ (800594c <_dtoa_r+0x5c4>)
 8005734:	2200      	movs	r2, #0
 8005736:	4620      	mov	r0, r4
 8005738:	4629      	mov	r1, r5
 800573a:	f7fb f9cf 	bl	8000adc <__aeabi_dcmplt>
 800573e:	2800      	cmp	r0, #0
 8005740:	f000 80ae 	beq.w	80058a0 <_dtoa_r+0x518>
 8005744:	9b07      	ldr	r3, [sp, #28]
 8005746:	2b00      	cmp	r3, #0
 8005748:	f000 80aa 	beq.w	80058a0 <_dtoa_r+0x518>
 800574c:	9b00      	ldr	r3, [sp, #0]
 800574e:	2b00      	cmp	r3, #0
 8005750:	dd37      	ble.n	80057c2 <_dtoa_r+0x43a>
 8005752:	1e7b      	subs	r3, r7, #1
 8005754:	9304      	str	r3, [sp, #16]
 8005756:	4620      	mov	r0, r4
 8005758:	4b7d      	ldr	r3, [pc, #500]	@ (8005950 <_dtoa_r+0x5c8>)
 800575a:	2200      	movs	r2, #0
 800575c:	4629      	mov	r1, r5
 800575e:	f7fa ff4b 	bl	80005f8 <__aeabi_dmul>
 8005762:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005766:	9c00      	ldr	r4, [sp, #0]
 8005768:	3601      	adds	r6, #1
 800576a:	4630      	mov	r0, r6
 800576c:	f7fa feda 	bl	8000524 <__aeabi_i2d>
 8005770:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005774:	f7fa ff40 	bl	80005f8 <__aeabi_dmul>
 8005778:	4b76      	ldr	r3, [pc, #472]	@ (8005954 <_dtoa_r+0x5cc>)
 800577a:	2200      	movs	r2, #0
 800577c:	f7fa fd86 	bl	800028c <__adddf3>
 8005780:	4605      	mov	r5, r0
 8005782:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8005786:	2c00      	cmp	r4, #0
 8005788:	f040 808d 	bne.w	80058a6 <_dtoa_r+0x51e>
 800578c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005790:	4b71      	ldr	r3, [pc, #452]	@ (8005958 <_dtoa_r+0x5d0>)
 8005792:	2200      	movs	r2, #0
 8005794:	f7fa fd78 	bl	8000288 <__aeabi_dsub>
 8005798:	4602      	mov	r2, r0
 800579a:	460b      	mov	r3, r1
 800579c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80057a0:	462a      	mov	r2, r5
 80057a2:	4633      	mov	r3, r6
 80057a4:	f7fb f9b8 	bl	8000b18 <__aeabi_dcmpgt>
 80057a8:	2800      	cmp	r0, #0
 80057aa:	f040 828b 	bne.w	8005cc4 <_dtoa_r+0x93c>
 80057ae:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80057b2:	462a      	mov	r2, r5
 80057b4:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 80057b8:	f7fb f990 	bl	8000adc <__aeabi_dcmplt>
 80057bc:	2800      	cmp	r0, #0
 80057be:	f040 8128 	bne.w	8005a12 <_dtoa_r+0x68a>
 80057c2:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 80057c6:	e9cd 3402 	strd	r3, r4, [sp, #8]
 80057ca:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 80057cc:	2b00      	cmp	r3, #0
 80057ce:	f2c0 815a 	blt.w	8005a86 <_dtoa_r+0x6fe>
 80057d2:	2f0e      	cmp	r7, #14
 80057d4:	f300 8157 	bgt.w	8005a86 <_dtoa_r+0x6fe>
 80057d8:	4b5a      	ldr	r3, [pc, #360]	@ (8005944 <_dtoa_r+0x5bc>)
 80057da:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80057de:	ed93 7b00 	vldr	d7, [r3]
 80057e2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80057e4:	2b00      	cmp	r3, #0
 80057e6:	ed8d 7b00 	vstr	d7, [sp]
 80057ea:	da03      	bge.n	80057f4 <_dtoa_r+0x46c>
 80057ec:	9b07      	ldr	r3, [sp, #28]
 80057ee:	2b00      	cmp	r3, #0
 80057f0:	f340 8101 	ble.w	80059f6 <_dtoa_r+0x66e>
 80057f4:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 80057f8:	4656      	mov	r6, sl
 80057fa:	e9dd 2300 	ldrd	r2, r3, [sp]
 80057fe:	4620      	mov	r0, r4
 8005800:	4629      	mov	r1, r5
 8005802:	f7fb f823 	bl	800084c <__aeabi_ddiv>
 8005806:	f7fb f9a7 	bl	8000b58 <__aeabi_d2iz>
 800580a:	4680      	mov	r8, r0
 800580c:	f7fa fe8a 	bl	8000524 <__aeabi_i2d>
 8005810:	e9dd 2300 	ldrd	r2, r3, [sp]
 8005814:	f7fa fef0 	bl	80005f8 <__aeabi_dmul>
 8005818:	4602      	mov	r2, r0
 800581a:	460b      	mov	r3, r1
 800581c:	4620      	mov	r0, r4
 800581e:	4629      	mov	r1, r5
 8005820:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8005824:	f7fa fd30 	bl	8000288 <__aeabi_dsub>
 8005828:	f806 4b01 	strb.w	r4, [r6], #1
 800582c:	9d07      	ldr	r5, [sp, #28]
 800582e:	eba6 040a 	sub.w	r4, r6, sl
 8005832:	42a5      	cmp	r5, r4
 8005834:	4602      	mov	r2, r0
 8005836:	460b      	mov	r3, r1
 8005838:	f040 8117 	bne.w	8005a6a <_dtoa_r+0x6e2>
 800583c:	f7fa fd26 	bl	800028c <__adddf3>
 8005840:	e9dd 2300 	ldrd	r2, r3, [sp]
 8005844:	4604      	mov	r4, r0
 8005846:	460d      	mov	r5, r1
 8005848:	f7fb f966 	bl	8000b18 <__aeabi_dcmpgt>
 800584c:	2800      	cmp	r0, #0
 800584e:	f040 80f9 	bne.w	8005a44 <_dtoa_r+0x6bc>
 8005852:	e9dd 2300 	ldrd	r2, r3, [sp]
 8005856:	4620      	mov	r0, r4
 8005858:	4629      	mov	r1, r5
 800585a:	f7fb f935 	bl	8000ac8 <__aeabi_dcmpeq>
 800585e:	b118      	cbz	r0, 8005868 <_dtoa_r+0x4e0>
 8005860:	f018 0f01 	tst.w	r8, #1
 8005864:	f040 80ee 	bne.w	8005a44 <_dtoa_r+0x6bc>
 8005868:	4649      	mov	r1, r9
 800586a:	4658      	mov	r0, fp
 800586c:	f000 fc90 	bl	8006190 <_Bfree>
 8005870:	2300      	movs	r3, #0
 8005872:	7033      	strb	r3, [r6, #0]
 8005874:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8005876:	3701      	adds	r7, #1
 8005878:	601f      	str	r7, [r3, #0]
 800587a:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800587c:	2b00      	cmp	r3, #0
 800587e:	f000 831d 	beq.w	8005ebc <_dtoa_r+0xb34>
 8005882:	601e      	str	r6, [r3, #0]
 8005884:	e31a      	b.n	8005ebc <_dtoa_r+0xb34>
 8005886:	07e2      	lsls	r2, r4, #31
 8005888:	d505      	bpl.n	8005896 <_dtoa_r+0x50e>
 800588a:	e9d5 2300 	ldrd	r2, r3, [r5]
 800588e:	f7fa feb3 	bl	80005f8 <__aeabi_dmul>
 8005892:	3601      	adds	r6, #1
 8005894:	2301      	movs	r3, #1
 8005896:	1064      	asrs	r4, r4, #1
 8005898:	3508      	adds	r5, #8
 800589a:	e73f      	b.n	800571c <_dtoa_r+0x394>
 800589c:	2602      	movs	r6, #2
 800589e:	e742      	b.n	8005726 <_dtoa_r+0x39e>
 80058a0:	9c07      	ldr	r4, [sp, #28]
 80058a2:	9704      	str	r7, [sp, #16]
 80058a4:	e761      	b.n	800576a <_dtoa_r+0x3e2>
 80058a6:	4b27      	ldr	r3, [pc, #156]	@ (8005944 <_dtoa_r+0x5bc>)
 80058a8:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80058aa:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80058ae:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80058b2:	4454      	add	r4, sl
 80058b4:	2900      	cmp	r1, #0
 80058b6:	d053      	beq.n	8005960 <_dtoa_r+0x5d8>
 80058b8:	4928      	ldr	r1, [pc, #160]	@ (800595c <_dtoa_r+0x5d4>)
 80058ba:	2000      	movs	r0, #0
 80058bc:	f7fa ffc6 	bl	800084c <__aeabi_ddiv>
 80058c0:	4633      	mov	r3, r6
 80058c2:	462a      	mov	r2, r5
 80058c4:	f7fa fce0 	bl	8000288 <__aeabi_dsub>
 80058c8:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80058cc:	4656      	mov	r6, sl
 80058ce:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80058d2:	f7fb f941 	bl	8000b58 <__aeabi_d2iz>
 80058d6:	4605      	mov	r5, r0
 80058d8:	f7fa fe24 	bl	8000524 <__aeabi_i2d>
 80058dc:	4602      	mov	r2, r0
 80058de:	460b      	mov	r3, r1
 80058e0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80058e4:	f7fa fcd0 	bl	8000288 <__aeabi_dsub>
 80058e8:	3530      	adds	r5, #48	@ 0x30
 80058ea:	4602      	mov	r2, r0
 80058ec:	460b      	mov	r3, r1
 80058ee:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80058f2:	f806 5b01 	strb.w	r5, [r6], #1
 80058f6:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 80058fa:	f7fb f8ef 	bl	8000adc <__aeabi_dcmplt>
 80058fe:	2800      	cmp	r0, #0
 8005900:	d171      	bne.n	80059e6 <_dtoa_r+0x65e>
 8005902:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005906:	4911      	ldr	r1, [pc, #68]	@ (800594c <_dtoa_r+0x5c4>)
 8005908:	2000      	movs	r0, #0
 800590a:	f7fa fcbd 	bl	8000288 <__aeabi_dsub>
 800590e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8005912:	f7fb f8e3 	bl	8000adc <__aeabi_dcmplt>
 8005916:	2800      	cmp	r0, #0
 8005918:	f040 8095 	bne.w	8005a46 <_dtoa_r+0x6be>
 800591c:	42a6      	cmp	r6, r4
 800591e:	f43f af50 	beq.w	80057c2 <_dtoa_r+0x43a>
 8005922:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8005926:	4b0a      	ldr	r3, [pc, #40]	@ (8005950 <_dtoa_r+0x5c8>)
 8005928:	2200      	movs	r2, #0
 800592a:	f7fa fe65 	bl	80005f8 <__aeabi_dmul>
 800592e:	4b08      	ldr	r3, [pc, #32]	@ (8005950 <_dtoa_r+0x5c8>)
 8005930:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8005934:	2200      	movs	r2, #0
 8005936:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800593a:	f7fa fe5d 	bl	80005f8 <__aeabi_dmul>
 800593e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005942:	e7c4      	b.n	80058ce <_dtoa_r+0x546>
 8005944:	080074d0 	.word	0x080074d0
 8005948:	080074a8 	.word	0x080074a8
 800594c:	3ff00000 	.word	0x3ff00000
 8005950:	40240000 	.word	0x40240000
 8005954:	401c0000 	.word	0x401c0000
 8005958:	40140000 	.word	0x40140000
 800595c:	3fe00000 	.word	0x3fe00000
 8005960:	4631      	mov	r1, r6
 8005962:	4628      	mov	r0, r5
 8005964:	f7fa fe48 	bl	80005f8 <__aeabi_dmul>
 8005968:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800596c:	9415      	str	r4, [sp, #84]	@ 0x54
 800596e:	4656      	mov	r6, sl
 8005970:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005974:	f7fb f8f0 	bl	8000b58 <__aeabi_d2iz>
 8005978:	4605      	mov	r5, r0
 800597a:	f7fa fdd3 	bl	8000524 <__aeabi_i2d>
 800597e:	4602      	mov	r2, r0
 8005980:	460b      	mov	r3, r1
 8005982:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005986:	f7fa fc7f 	bl	8000288 <__aeabi_dsub>
 800598a:	3530      	adds	r5, #48	@ 0x30
 800598c:	f806 5b01 	strb.w	r5, [r6], #1
 8005990:	4602      	mov	r2, r0
 8005992:	460b      	mov	r3, r1
 8005994:	42a6      	cmp	r6, r4
 8005996:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800599a:	f04f 0200 	mov.w	r2, #0
 800599e:	d124      	bne.n	80059ea <_dtoa_r+0x662>
 80059a0:	4bac      	ldr	r3, [pc, #688]	@ (8005c54 <_dtoa_r+0x8cc>)
 80059a2:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 80059a6:	f7fa fc71 	bl	800028c <__adddf3>
 80059aa:	4602      	mov	r2, r0
 80059ac:	460b      	mov	r3, r1
 80059ae:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80059b2:	f7fb f8b1 	bl	8000b18 <__aeabi_dcmpgt>
 80059b6:	2800      	cmp	r0, #0
 80059b8:	d145      	bne.n	8005a46 <_dtoa_r+0x6be>
 80059ba:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 80059be:	49a5      	ldr	r1, [pc, #660]	@ (8005c54 <_dtoa_r+0x8cc>)
 80059c0:	2000      	movs	r0, #0
 80059c2:	f7fa fc61 	bl	8000288 <__aeabi_dsub>
 80059c6:	4602      	mov	r2, r0
 80059c8:	460b      	mov	r3, r1
 80059ca:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80059ce:	f7fb f885 	bl	8000adc <__aeabi_dcmplt>
 80059d2:	2800      	cmp	r0, #0
 80059d4:	f43f aef5 	beq.w	80057c2 <_dtoa_r+0x43a>
 80059d8:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 80059da:	1e73      	subs	r3, r6, #1
 80059dc:	9315      	str	r3, [sp, #84]	@ 0x54
 80059de:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 80059e2:	2b30      	cmp	r3, #48	@ 0x30
 80059e4:	d0f8      	beq.n	80059d8 <_dtoa_r+0x650>
 80059e6:	9f04      	ldr	r7, [sp, #16]
 80059e8:	e73e      	b.n	8005868 <_dtoa_r+0x4e0>
 80059ea:	4b9b      	ldr	r3, [pc, #620]	@ (8005c58 <_dtoa_r+0x8d0>)
 80059ec:	f7fa fe04 	bl	80005f8 <__aeabi_dmul>
 80059f0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80059f4:	e7bc      	b.n	8005970 <_dtoa_r+0x5e8>
 80059f6:	d10c      	bne.n	8005a12 <_dtoa_r+0x68a>
 80059f8:	4b98      	ldr	r3, [pc, #608]	@ (8005c5c <_dtoa_r+0x8d4>)
 80059fa:	2200      	movs	r2, #0
 80059fc:	e9dd 0100 	ldrd	r0, r1, [sp]
 8005a00:	f7fa fdfa 	bl	80005f8 <__aeabi_dmul>
 8005a04:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005a08:	f7fb f87c 	bl	8000b04 <__aeabi_dcmpge>
 8005a0c:	2800      	cmp	r0, #0
 8005a0e:	f000 8157 	beq.w	8005cc0 <_dtoa_r+0x938>
 8005a12:	2400      	movs	r4, #0
 8005a14:	4625      	mov	r5, r4
 8005a16:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8005a18:	43db      	mvns	r3, r3
 8005a1a:	9304      	str	r3, [sp, #16]
 8005a1c:	4656      	mov	r6, sl
 8005a1e:	2700      	movs	r7, #0
 8005a20:	4621      	mov	r1, r4
 8005a22:	4658      	mov	r0, fp
 8005a24:	f000 fbb4 	bl	8006190 <_Bfree>
 8005a28:	2d00      	cmp	r5, #0
 8005a2a:	d0dc      	beq.n	80059e6 <_dtoa_r+0x65e>
 8005a2c:	b12f      	cbz	r7, 8005a3a <_dtoa_r+0x6b2>
 8005a2e:	42af      	cmp	r7, r5
 8005a30:	d003      	beq.n	8005a3a <_dtoa_r+0x6b2>
 8005a32:	4639      	mov	r1, r7
 8005a34:	4658      	mov	r0, fp
 8005a36:	f000 fbab 	bl	8006190 <_Bfree>
 8005a3a:	4629      	mov	r1, r5
 8005a3c:	4658      	mov	r0, fp
 8005a3e:	f000 fba7 	bl	8006190 <_Bfree>
 8005a42:	e7d0      	b.n	80059e6 <_dtoa_r+0x65e>
 8005a44:	9704      	str	r7, [sp, #16]
 8005a46:	4633      	mov	r3, r6
 8005a48:	461e      	mov	r6, r3
 8005a4a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8005a4e:	2a39      	cmp	r2, #57	@ 0x39
 8005a50:	d107      	bne.n	8005a62 <_dtoa_r+0x6da>
 8005a52:	459a      	cmp	sl, r3
 8005a54:	d1f8      	bne.n	8005a48 <_dtoa_r+0x6c0>
 8005a56:	9a04      	ldr	r2, [sp, #16]
 8005a58:	3201      	adds	r2, #1
 8005a5a:	9204      	str	r2, [sp, #16]
 8005a5c:	2230      	movs	r2, #48	@ 0x30
 8005a5e:	f88a 2000 	strb.w	r2, [sl]
 8005a62:	781a      	ldrb	r2, [r3, #0]
 8005a64:	3201      	adds	r2, #1
 8005a66:	701a      	strb	r2, [r3, #0]
 8005a68:	e7bd      	b.n	80059e6 <_dtoa_r+0x65e>
 8005a6a:	4b7b      	ldr	r3, [pc, #492]	@ (8005c58 <_dtoa_r+0x8d0>)
 8005a6c:	2200      	movs	r2, #0
 8005a6e:	f7fa fdc3 	bl	80005f8 <__aeabi_dmul>
 8005a72:	2200      	movs	r2, #0
 8005a74:	2300      	movs	r3, #0
 8005a76:	4604      	mov	r4, r0
 8005a78:	460d      	mov	r5, r1
 8005a7a:	f7fb f825 	bl	8000ac8 <__aeabi_dcmpeq>
 8005a7e:	2800      	cmp	r0, #0
 8005a80:	f43f aebb 	beq.w	80057fa <_dtoa_r+0x472>
 8005a84:	e6f0      	b.n	8005868 <_dtoa_r+0x4e0>
 8005a86:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8005a88:	2a00      	cmp	r2, #0
 8005a8a:	f000 80db 	beq.w	8005c44 <_dtoa_r+0x8bc>
 8005a8e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005a90:	2a01      	cmp	r2, #1
 8005a92:	f300 80bf 	bgt.w	8005c14 <_dtoa_r+0x88c>
 8005a96:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 8005a98:	2a00      	cmp	r2, #0
 8005a9a:	f000 80b7 	beq.w	8005c0c <_dtoa_r+0x884>
 8005a9e:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8005aa2:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8005aa4:	4646      	mov	r6, r8
 8005aa6:	9a08      	ldr	r2, [sp, #32]
 8005aa8:	2101      	movs	r1, #1
 8005aaa:	441a      	add	r2, r3
 8005aac:	4658      	mov	r0, fp
 8005aae:	4498      	add	r8, r3
 8005ab0:	9208      	str	r2, [sp, #32]
 8005ab2:	f000 fc21 	bl	80062f8 <__i2b>
 8005ab6:	4605      	mov	r5, r0
 8005ab8:	b15e      	cbz	r6, 8005ad2 <_dtoa_r+0x74a>
 8005aba:	9b08      	ldr	r3, [sp, #32]
 8005abc:	2b00      	cmp	r3, #0
 8005abe:	dd08      	ble.n	8005ad2 <_dtoa_r+0x74a>
 8005ac0:	42b3      	cmp	r3, r6
 8005ac2:	9a08      	ldr	r2, [sp, #32]
 8005ac4:	bfa8      	it	ge
 8005ac6:	4633      	movge	r3, r6
 8005ac8:	eba8 0803 	sub.w	r8, r8, r3
 8005acc:	1af6      	subs	r6, r6, r3
 8005ace:	1ad3      	subs	r3, r2, r3
 8005ad0:	9308      	str	r3, [sp, #32]
 8005ad2:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005ad4:	b1f3      	cbz	r3, 8005b14 <_dtoa_r+0x78c>
 8005ad6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005ad8:	2b00      	cmp	r3, #0
 8005ada:	f000 80b7 	beq.w	8005c4c <_dtoa_r+0x8c4>
 8005ade:	b18c      	cbz	r4, 8005b04 <_dtoa_r+0x77c>
 8005ae0:	4629      	mov	r1, r5
 8005ae2:	4622      	mov	r2, r4
 8005ae4:	4658      	mov	r0, fp
 8005ae6:	f000 fcc7 	bl	8006478 <__pow5mult>
 8005aea:	464a      	mov	r2, r9
 8005aec:	4601      	mov	r1, r0
 8005aee:	4605      	mov	r5, r0
 8005af0:	4658      	mov	r0, fp
 8005af2:	f000 fc17 	bl	8006324 <__multiply>
 8005af6:	4649      	mov	r1, r9
 8005af8:	9004      	str	r0, [sp, #16]
 8005afa:	4658      	mov	r0, fp
 8005afc:	f000 fb48 	bl	8006190 <_Bfree>
 8005b00:	9b04      	ldr	r3, [sp, #16]
 8005b02:	4699      	mov	r9, r3
 8005b04:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005b06:	1b1a      	subs	r2, r3, r4
 8005b08:	d004      	beq.n	8005b14 <_dtoa_r+0x78c>
 8005b0a:	4649      	mov	r1, r9
 8005b0c:	4658      	mov	r0, fp
 8005b0e:	f000 fcb3 	bl	8006478 <__pow5mult>
 8005b12:	4681      	mov	r9, r0
 8005b14:	2101      	movs	r1, #1
 8005b16:	4658      	mov	r0, fp
 8005b18:	f000 fbee 	bl	80062f8 <__i2b>
 8005b1c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8005b1e:	4604      	mov	r4, r0
 8005b20:	2b00      	cmp	r3, #0
 8005b22:	f000 81cf 	beq.w	8005ec4 <_dtoa_r+0xb3c>
 8005b26:	461a      	mov	r2, r3
 8005b28:	4601      	mov	r1, r0
 8005b2a:	4658      	mov	r0, fp
 8005b2c:	f000 fca4 	bl	8006478 <__pow5mult>
 8005b30:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005b32:	2b01      	cmp	r3, #1
 8005b34:	4604      	mov	r4, r0
 8005b36:	f300 8095 	bgt.w	8005c64 <_dtoa_r+0x8dc>
 8005b3a:	9b02      	ldr	r3, [sp, #8]
 8005b3c:	2b00      	cmp	r3, #0
 8005b3e:	f040 8087 	bne.w	8005c50 <_dtoa_r+0x8c8>
 8005b42:	9b03      	ldr	r3, [sp, #12]
 8005b44:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005b48:	2b00      	cmp	r3, #0
 8005b4a:	f040 8089 	bne.w	8005c60 <_dtoa_r+0x8d8>
 8005b4e:	9b03      	ldr	r3, [sp, #12]
 8005b50:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8005b54:	0d1b      	lsrs	r3, r3, #20
 8005b56:	051b      	lsls	r3, r3, #20
 8005b58:	b12b      	cbz	r3, 8005b66 <_dtoa_r+0x7de>
 8005b5a:	9b08      	ldr	r3, [sp, #32]
 8005b5c:	3301      	adds	r3, #1
 8005b5e:	9308      	str	r3, [sp, #32]
 8005b60:	f108 0801 	add.w	r8, r8, #1
 8005b64:	2301      	movs	r3, #1
 8005b66:	930a      	str	r3, [sp, #40]	@ 0x28
 8005b68:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8005b6a:	2b00      	cmp	r3, #0
 8005b6c:	f000 81b0 	beq.w	8005ed0 <_dtoa_r+0xb48>
 8005b70:	6923      	ldr	r3, [r4, #16]
 8005b72:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8005b76:	6918      	ldr	r0, [r3, #16]
 8005b78:	f000 fb72 	bl	8006260 <__hi0bits>
 8005b7c:	f1c0 0020 	rsb	r0, r0, #32
 8005b80:	9b08      	ldr	r3, [sp, #32]
 8005b82:	4418      	add	r0, r3
 8005b84:	f010 001f 	ands.w	r0, r0, #31
 8005b88:	d077      	beq.n	8005c7a <_dtoa_r+0x8f2>
 8005b8a:	f1c0 0320 	rsb	r3, r0, #32
 8005b8e:	2b04      	cmp	r3, #4
 8005b90:	dd6b      	ble.n	8005c6a <_dtoa_r+0x8e2>
 8005b92:	9b08      	ldr	r3, [sp, #32]
 8005b94:	f1c0 001c 	rsb	r0, r0, #28
 8005b98:	4403      	add	r3, r0
 8005b9a:	4480      	add	r8, r0
 8005b9c:	4406      	add	r6, r0
 8005b9e:	9308      	str	r3, [sp, #32]
 8005ba0:	f1b8 0f00 	cmp.w	r8, #0
 8005ba4:	dd05      	ble.n	8005bb2 <_dtoa_r+0x82a>
 8005ba6:	4649      	mov	r1, r9
 8005ba8:	4642      	mov	r2, r8
 8005baa:	4658      	mov	r0, fp
 8005bac:	f000 fcbe 	bl	800652c <__lshift>
 8005bb0:	4681      	mov	r9, r0
 8005bb2:	9b08      	ldr	r3, [sp, #32]
 8005bb4:	2b00      	cmp	r3, #0
 8005bb6:	dd05      	ble.n	8005bc4 <_dtoa_r+0x83c>
 8005bb8:	4621      	mov	r1, r4
 8005bba:	461a      	mov	r2, r3
 8005bbc:	4658      	mov	r0, fp
 8005bbe:	f000 fcb5 	bl	800652c <__lshift>
 8005bc2:	4604      	mov	r4, r0
 8005bc4:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8005bc6:	2b00      	cmp	r3, #0
 8005bc8:	d059      	beq.n	8005c7e <_dtoa_r+0x8f6>
 8005bca:	4621      	mov	r1, r4
 8005bcc:	4648      	mov	r0, r9
 8005bce:	f000 fd19 	bl	8006604 <__mcmp>
 8005bd2:	2800      	cmp	r0, #0
 8005bd4:	da53      	bge.n	8005c7e <_dtoa_r+0x8f6>
 8005bd6:	1e7b      	subs	r3, r7, #1
 8005bd8:	9304      	str	r3, [sp, #16]
 8005bda:	4649      	mov	r1, r9
 8005bdc:	2300      	movs	r3, #0
 8005bde:	220a      	movs	r2, #10
 8005be0:	4658      	mov	r0, fp
 8005be2:	f000 faf7 	bl	80061d4 <__multadd>
 8005be6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005be8:	4681      	mov	r9, r0
 8005bea:	2b00      	cmp	r3, #0
 8005bec:	f000 8172 	beq.w	8005ed4 <_dtoa_r+0xb4c>
 8005bf0:	2300      	movs	r3, #0
 8005bf2:	4629      	mov	r1, r5
 8005bf4:	220a      	movs	r2, #10
 8005bf6:	4658      	mov	r0, fp
 8005bf8:	f000 faec 	bl	80061d4 <__multadd>
 8005bfc:	9b00      	ldr	r3, [sp, #0]
 8005bfe:	2b00      	cmp	r3, #0
 8005c00:	4605      	mov	r5, r0
 8005c02:	dc67      	bgt.n	8005cd4 <_dtoa_r+0x94c>
 8005c04:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005c06:	2b02      	cmp	r3, #2
 8005c08:	dc41      	bgt.n	8005c8e <_dtoa_r+0x906>
 8005c0a:	e063      	b.n	8005cd4 <_dtoa_r+0x94c>
 8005c0c:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8005c0e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8005c12:	e746      	b.n	8005aa2 <_dtoa_r+0x71a>
 8005c14:	9b07      	ldr	r3, [sp, #28]
 8005c16:	1e5c      	subs	r4, r3, #1
 8005c18:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005c1a:	42a3      	cmp	r3, r4
 8005c1c:	bfbf      	itttt	lt
 8005c1e:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 8005c20:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 8005c22:	940a      	strlt	r4, [sp, #40]	@ 0x28
 8005c24:	1ae3      	sublt	r3, r4, r3
 8005c26:	bfb4      	ite	lt
 8005c28:	18d2      	addlt	r2, r2, r3
 8005c2a:	1b1c      	subge	r4, r3, r4
 8005c2c:	9b07      	ldr	r3, [sp, #28]
 8005c2e:	bfbc      	itt	lt
 8005c30:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 8005c32:	2400      	movlt	r4, #0
 8005c34:	2b00      	cmp	r3, #0
 8005c36:	bfb5      	itete	lt
 8005c38:	eba8 0603 	sublt.w	r6, r8, r3
 8005c3c:	9b07      	ldrge	r3, [sp, #28]
 8005c3e:	2300      	movlt	r3, #0
 8005c40:	4646      	movge	r6, r8
 8005c42:	e730      	b.n	8005aa6 <_dtoa_r+0x71e>
 8005c44:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8005c46:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 8005c48:	4646      	mov	r6, r8
 8005c4a:	e735      	b.n	8005ab8 <_dtoa_r+0x730>
 8005c4c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8005c4e:	e75c      	b.n	8005b0a <_dtoa_r+0x782>
 8005c50:	2300      	movs	r3, #0
 8005c52:	e788      	b.n	8005b66 <_dtoa_r+0x7de>
 8005c54:	3fe00000 	.word	0x3fe00000
 8005c58:	40240000 	.word	0x40240000
 8005c5c:	40140000 	.word	0x40140000
 8005c60:	9b02      	ldr	r3, [sp, #8]
 8005c62:	e780      	b.n	8005b66 <_dtoa_r+0x7de>
 8005c64:	2300      	movs	r3, #0
 8005c66:	930a      	str	r3, [sp, #40]	@ 0x28
 8005c68:	e782      	b.n	8005b70 <_dtoa_r+0x7e8>
 8005c6a:	d099      	beq.n	8005ba0 <_dtoa_r+0x818>
 8005c6c:	9a08      	ldr	r2, [sp, #32]
 8005c6e:	331c      	adds	r3, #28
 8005c70:	441a      	add	r2, r3
 8005c72:	4498      	add	r8, r3
 8005c74:	441e      	add	r6, r3
 8005c76:	9208      	str	r2, [sp, #32]
 8005c78:	e792      	b.n	8005ba0 <_dtoa_r+0x818>
 8005c7a:	4603      	mov	r3, r0
 8005c7c:	e7f6      	b.n	8005c6c <_dtoa_r+0x8e4>
 8005c7e:	9b07      	ldr	r3, [sp, #28]
 8005c80:	9704      	str	r7, [sp, #16]
 8005c82:	2b00      	cmp	r3, #0
 8005c84:	dc20      	bgt.n	8005cc8 <_dtoa_r+0x940>
 8005c86:	9300      	str	r3, [sp, #0]
 8005c88:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005c8a:	2b02      	cmp	r3, #2
 8005c8c:	dd1e      	ble.n	8005ccc <_dtoa_r+0x944>
 8005c8e:	9b00      	ldr	r3, [sp, #0]
 8005c90:	2b00      	cmp	r3, #0
 8005c92:	f47f aec0 	bne.w	8005a16 <_dtoa_r+0x68e>
 8005c96:	4621      	mov	r1, r4
 8005c98:	2205      	movs	r2, #5
 8005c9a:	4658      	mov	r0, fp
 8005c9c:	f000 fa9a 	bl	80061d4 <__multadd>
 8005ca0:	4601      	mov	r1, r0
 8005ca2:	4604      	mov	r4, r0
 8005ca4:	4648      	mov	r0, r9
 8005ca6:	f000 fcad 	bl	8006604 <__mcmp>
 8005caa:	2800      	cmp	r0, #0
 8005cac:	f77f aeb3 	ble.w	8005a16 <_dtoa_r+0x68e>
 8005cb0:	4656      	mov	r6, sl
 8005cb2:	2331      	movs	r3, #49	@ 0x31
 8005cb4:	f806 3b01 	strb.w	r3, [r6], #1
 8005cb8:	9b04      	ldr	r3, [sp, #16]
 8005cba:	3301      	adds	r3, #1
 8005cbc:	9304      	str	r3, [sp, #16]
 8005cbe:	e6ae      	b.n	8005a1e <_dtoa_r+0x696>
 8005cc0:	9c07      	ldr	r4, [sp, #28]
 8005cc2:	9704      	str	r7, [sp, #16]
 8005cc4:	4625      	mov	r5, r4
 8005cc6:	e7f3      	b.n	8005cb0 <_dtoa_r+0x928>
 8005cc8:	9b07      	ldr	r3, [sp, #28]
 8005cca:	9300      	str	r3, [sp, #0]
 8005ccc:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005cce:	2b00      	cmp	r3, #0
 8005cd0:	f000 8104 	beq.w	8005edc <_dtoa_r+0xb54>
 8005cd4:	2e00      	cmp	r6, #0
 8005cd6:	dd05      	ble.n	8005ce4 <_dtoa_r+0x95c>
 8005cd8:	4629      	mov	r1, r5
 8005cda:	4632      	mov	r2, r6
 8005cdc:	4658      	mov	r0, fp
 8005cde:	f000 fc25 	bl	800652c <__lshift>
 8005ce2:	4605      	mov	r5, r0
 8005ce4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005ce6:	2b00      	cmp	r3, #0
 8005ce8:	d05a      	beq.n	8005da0 <_dtoa_r+0xa18>
 8005cea:	6869      	ldr	r1, [r5, #4]
 8005cec:	4658      	mov	r0, fp
 8005cee:	f000 fa0f 	bl	8006110 <_Balloc>
 8005cf2:	4606      	mov	r6, r0
 8005cf4:	b928      	cbnz	r0, 8005d02 <_dtoa_r+0x97a>
 8005cf6:	4b84      	ldr	r3, [pc, #528]	@ (8005f08 <_dtoa_r+0xb80>)
 8005cf8:	4602      	mov	r2, r0
 8005cfa:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8005cfe:	f7ff bb5a 	b.w	80053b6 <_dtoa_r+0x2e>
 8005d02:	692a      	ldr	r2, [r5, #16]
 8005d04:	3202      	adds	r2, #2
 8005d06:	0092      	lsls	r2, r2, #2
 8005d08:	f105 010c 	add.w	r1, r5, #12
 8005d0c:	300c      	adds	r0, #12
 8005d0e:	f000 ffaf 	bl	8006c70 <memcpy>
 8005d12:	2201      	movs	r2, #1
 8005d14:	4631      	mov	r1, r6
 8005d16:	4658      	mov	r0, fp
 8005d18:	f000 fc08 	bl	800652c <__lshift>
 8005d1c:	f10a 0301 	add.w	r3, sl, #1
 8005d20:	9307      	str	r3, [sp, #28]
 8005d22:	9b00      	ldr	r3, [sp, #0]
 8005d24:	4453      	add	r3, sl
 8005d26:	930b      	str	r3, [sp, #44]	@ 0x2c
 8005d28:	9b02      	ldr	r3, [sp, #8]
 8005d2a:	f003 0301 	and.w	r3, r3, #1
 8005d2e:	462f      	mov	r7, r5
 8005d30:	930a      	str	r3, [sp, #40]	@ 0x28
 8005d32:	4605      	mov	r5, r0
 8005d34:	9b07      	ldr	r3, [sp, #28]
 8005d36:	4621      	mov	r1, r4
 8005d38:	3b01      	subs	r3, #1
 8005d3a:	4648      	mov	r0, r9
 8005d3c:	9300      	str	r3, [sp, #0]
 8005d3e:	f7ff fa9a 	bl	8005276 <quorem>
 8005d42:	4639      	mov	r1, r7
 8005d44:	9002      	str	r0, [sp, #8]
 8005d46:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8005d4a:	4648      	mov	r0, r9
 8005d4c:	f000 fc5a 	bl	8006604 <__mcmp>
 8005d50:	462a      	mov	r2, r5
 8005d52:	9008      	str	r0, [sp, #32]
 8005d54:	4621      	mov	r1, r4
 8005d56:	4658      	mov	r0, fp
 8005d58:	f000 fc70 	bl	800663c <__mdiff>
 8005d5c:	68c2      	ldr	r2, [r0, #12]
 8005d5e:	4606      	mov	r6, r0
 8005d60:	bb02      	cbnz	r2, 8005da4 <_dtoa_r+0xa1c>
 8005d62:	4601      	mov	r1, r0
 8005d64:	4648      	mov	r0, r9
 8005d66:	f000 fc4d 	bl	8006604 <__mcmp>
 8005d6a:	4602      	mov	r2, r0
 8005d6c:	4631      	mov	r1, r6
 8005d6e:	4658      	mov	r0, fp
 8005d70:	920e      	str	r2, [sp, #56]	@ 0x38
 8005d72:	f000 fa0d 	bl	8006190 <_Bfree>
 8005d76:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005d78:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8005d7a:	9e07      	ldr	r6, [sp, #28]
 8005d7c:	ea43 0102 	orr.w	r1, r3, r2
 8005d80:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005d82:	4319      	orrs	r1, r3
 8005d84:	d110      	bne.n	8005da8 <_dtoa_r+0xa20>
 8005d86:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8005d8a:	d029      	beq.n	8005de0 <_dtoa_r+0xa58>
 8005d8c:	9b08      	ldr	r3, [sp, #32]
 8005d8e:	2b00      	cmp	r3, #0
 8005d90:	dd02      	ble.n	8005d98 <_dtoa_r+0xa10>
 8005d92:	9b02      	ldr	r3, [sp, #8]
 8005d94:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 8005d98:	9b00      	ldr	r3, [sp, #0]
 8005d9a:	f883 8000 	strb.w	r8, [r3]
 8005d9e:	e63f      	b.n	8005a20 <_dtoa_r+0x698>
 8005da0:	4628      	mov	r0, r5
 8005da2:	e7bb      	b.n	8005d1c <_dtoa_r+0x994>
 8005da4:	2201      	movs	r2, #1
 8005da6:	e7e1      	b.n	8005d6c <_dtoa_r+0x9e4>
 8005da8:	9b08      	ldr	r3, [sp, #32]
 8005daa:	2b00      	cmp	r3, #0
 8005dac:	db04      	blt.n	8005db8 <_dtoa_r+0xa30>
 8005dae:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8005db0:	430b      	orrs	r3, r1
 8005db2:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8005db4:	430b      	orrs	r3, r1
 8005db6:	d120      	bne.n	8005dfa <_dtoa_r+0xa72>
 8005db8:	2a00      	cmp	r2, #0
 8005dba:	dded      	ble.n	8005d98 <_dtoa_r+0xa10>
 8005dbc:	4649      	mov	r1, r9
 8005dbe:	2201      	movs	r2, #1
 8005dc0:	4658      	mov	r0, fp
 8005dc2:	f000 fbb3 	bl	800652c <__lshift>
 8005dc6:	4621      	mov	r1, r4
 8005dc8:	4681      	mov	r9, r0
 8005dca:	f000 fc1b 	bl	8006604 <__mcmp>
 8005dce:	2800      	cmp	r0, #0
 8005dd0:	dc03      	bgt.n	8005dda <_dtoa_r+0xa52>
 8005dd2:	d1e1      	bne.n	8005d98 <_dtoa_r+0xa10>
 8005dd4:	f018 0f01 	tst.w	r8, #1
 8005dd8:	d0de      	beq.n	8005d98 <_dtoa_r+0xa10>
 8005dda:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8005dde:	d1d8      	bne.n	8005d92 <_dtoa_r+0xa0a>
 8005de0:	9a00      	ldr	r2, [sp, #0]
 8005de2:	2339      	movs	r3, #57	@ 0x39
 8005de4:	7013      	strb	r3, [r2, #0]
 8005de6:	4633      	mov	r3, r6
 8005de8:	461e      	mov	r6, r3
 8005dea:	3b01      	subs	r3, #1
 8005dec:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8005df0:	2a39      	cmp	r2, #57	@ 0x39
 8005df2:	d052      	beq.n	8005e9a <_dtoa_r+0xb12>
 8005df4:	3201      	adds	r2, #1
 8005df6:	701a      	strb	r2, [r3, #0]
 8005df8:	e612      	b.n	8005a20 <_dtoa_r+0x698>
 8005dfa:	2a00      	cmp	r2, #0
 8005dfc:	dd07      	ble.n	8005e0e <_dtoa_r+0xa86>
 8005dfe:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8005e02:	d0ed      	beq.n	8005de0 <_dtoa_r+0xa58>
 8005e04:	9a00      	ldr	r2, [sp, #0]
 8005e06:	f108 0301 	add.w	r3, r8, #1
 8005e0a:	7013      	strb	r3, [r2, #0]
 8005e0c:	e608      	b.n	8005a20 <_dtoa_r+0x698>
 8005e0e:	9b07      	ldr	r3, [sp, #28]
 8005e10:	9a07      	ldr	r2, [sp, #28]
 8005e12:	f803 8c01 	strb.w	r8, [r3, #-1]
 8005e16:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005e18:	4293      	cmp	r3, r2
 8005e1a:	d028      	beq.n	8005e6e <_dtoa_r+0xae6>
 8005e1c:	4649      	mov	r1, r9
 8005e1e:	2300      	movs	r3, #0
 8005e20:	220a      	movs	r2, #10
 8005e22:	4658      	mov	r0, fp
 8005e24:	f000 f9d6 	bl	80061d4 <__multadd>
 8005e28:	42af      	cmp	r7, r5
 8005e2a:	4681      	mov	r9, r0
 8005e2c:	f04f 0300 	mov.w	r3, #0
 8005e30:	f04f 020a 	mov.w	r2, #10
 8005e34:	4639      	mov	r1, r7
 8005e36:	4658      	mov	r0, fp
 8005e38:	d107      	bne.n	8005e4a <_dtoa_r+0xac2>
 8005e3a:	f000 f9cb 	bl	80061d4 <__multadd>
 8005e3e:	4607      	mov	r7, r0
 8005e40:	4605      	mov	r5, r0
 8005e42:	9b07      	ldr	r3, [sp, #28]
 8005e44:	3301      	adds	r3, #1
 8005e46:	9307      	str	r3, [sp, #28]
 8005e48:	e774      	b.n	8005d34 <_dtoa_r+0x9ac>
 8005e4a:	f000 f9c3 	bl	80061d4 <__multadd>
 8005e4e:	4629      	mov	r1, r5
 8005e50:	4607      	mov	r7, r0
 8005e52:	2300      	movs	r3, #0
 8005e54:	220a      	movs	r2, #10
 8005e56:	4658      	mov	r0, fp
 8005e58:	f000 f9bc 	bl	80061d4 <__multadd>
 8005e5c:	4605      	mov	r5, r0
 8005e5e:	e7f0      	b.n	8005e42 <_dtoa_r+0xaba>
 8005e60:	9b00      	ldr	r3, [sp, #0]
 8005e62:	2b00      	cmp	r3, #0
 8005e64:	bfcc      	ite	gt
 8005e66:	461e      	movgt	r6, r3
 8005e68:	2601      	movle	r6, #1
 8005e6a:	4456      	add	r6, sl
 8005e6c:	2700      	movs	r7, #0
 8005e6e:	4649      	mov	r1, r9
 8005e70:	2201      	movs	r2, #1
 8005e72:	4658      	mov	r0, fp
 8005e74:	f000 fb5a 	bl	800652c <__lshift>
 8005e78:	4621      	mov	r1, r4
 8005e7a:	4681      	mov	r9, r0
 8005e7c:	f000 fbc2 	bl	8006604 <__mcmp>
 8005e80:	2800      	cmp	r0, #0
 8005e82:	dcb0      	bgt.n	8005de6 <_dtoa_r+0xa5e>
 8005e84:	d102      	bne.n	8005e8c <_dtoa_r+0xb04>
 8005e86:	f018 0f01 	tst.w	r8, #1
 8005e8a:	d1ac      	bne.n	8005de6 <_dtoa_r+0xa5e>
 8005e8c:	4633      	mov	r3, r6
 8005e8e:	461e      	mov	r6, r3
 8005e90:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8005e94:	2a30      	cmp	r2, #48	@ 0x30
 8005e96:	d0fa      	beq.n	8005e8e <_dtoa_r+0xb06>
 8005e98:	e5c2      	b.n	8005a20 <_dtoa_r+0x698>
 8005e9a:	459a      	cmp	sl, r3
 8005e9c:	d1a4      	bne.n	8005de8 <_dtoa_r+0xa60>
 8005e9e:	9b04      	ldr	r3, [sp, #16]
 8005ea0:	3301      	adds	r3, #1
 8005ea2:	9304      	str	r3, [sp, #16]
 8005ea4:	2331      	movs	r3, #49	@ 0x31
 8005ea6:	f88a 3000 	strb.w	r3, [sl]
 8005eaa:	e5b9      	b.n	8005a20 <_dtoa_r+0x698>
 8005eac:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8005eae:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 8005f0c <_dtoa_r+0xb84>
 8005eb2:	b11b      	cbz	r3, 8005ebc <_dtoa_r+0xb34>
 8005eb4:	f10a 0308 	add.w	r3, sl, #8
 8005eb8:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 8005eba:	6013      	str	r3, [r2, #0]
 8005ebc:	4650      	mov	r0, sl
 8005ebe:	b019      	add	sp, #100	@ 0x64
 8005ec0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005ec4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005ec6:	2b01      	cmp	r3, #1
 8005ec8:	f77f ae37 	ble.w	8005b3a <_dtoa_r+0x7b2>
 8005ecc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8005ece:	930a      	str	r3, [sp, #40]	@ 0x28
 8005ed0:	2001      	movs	r0, #1
 8005ed2:	e655      	b.n	8005b80 <_dtoa_r+0x7f8>
 8005ed4:	9b00      	ldr	r3, [sp, #0]
 8005ed6:	2b00      	cmp	r3, #0
 8005ed8:	f77f aed6 	ble.w	8005c88 <_dtoa_r+0x900>
 8005edc:	4656      	mov	r6, sl
 8005ede:	4621      	mov	r1, r4
 8005ee0:	4648      	mov	r0, r9
 8005ee2:	f7ff f9c8 	bl	8005276 <quorem>
 8005ee6:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8005eea:	f806 8b01 	strb.w	r8, [r6], #1
 8005eee:	9b00      	ldr	r3, [sp, #0]
 8005ef0:	eba6 020a 	sub.w	r2, r6, sl
 8005ef4:	4293      	cmp	r3, r2
 8005ef6:	ddb3      	ble.n	8005e60 <_dtoa_r+0xad8>
 8005ef8:	4649      	mov	r1, r9
 8005efa:	2300      	movs	r3, #0
 8005efc:	220a      	movs	r2, #10
 8005efe:	4658      	mov	r0, fp
 8005f00:	f000 f968 	bl	80061d4 <__multadd>
 8005f04:	4681      	mov	r9, r0
 8005f06:	e7ea      	b.n	8005ede <_dtoa_r+0xb56>
 8005f08:	0800742c 	.word	0x0800742c
 8005f0c:	080073b0 	.word	0x080073b0

08005f10 <_free_r>:
 8005f10:	b538      	push	{r3, r4, r5, lr}
 8005f12:	4605      	mov	r5, r0
 8005f14:	2900      	cmp	r1, #0
 8005f16:	d041      	beq.n	8005f9c <_free_r+0x8c>
 8005f18:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005f1c:	1f0c      	subs	r4, r1, #4
 8005f1e:	2b00      	cmp	r3, #0
 8005f20:	bfb8      	it	lt
 8005f22:	18e4      	addlt	r4, r4, r3
 8005f24:	f000 f8e8 	bl	80060f8 <__malloc_lock>
 8005f28:	4a1d      	ldr	r2, [pc, #116]	@ (8005fa0 <_free_r+0x90>)
 8005f2a:	6813      	ldr	r3, [r2, #0]
 8005f2c:	b933      	cbnz	r3, 8005f3c <_free_r+0x2c>
 8005f2e:	6063      	str	r3, [r4, #4]
 8005f30:	6014      	str	r4, [r2, #0]
 8005f32:	4628      	mov	r0, r5
 8005f34:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005f38:	f000 b8e4 	b.w	8006104 <__malloc_unlock>
 8005f3c:	42a3      	cmp	r3, r4
 8005f3e:	d908      	bls.n	8005f52 <_free_r+0x42>
 8005f40:	6820      	ldr	r0, [r4, #0]
 8005f42:	1821      	adds	r1, r4, r0
 8005f44:	428b      	cmp	r3, r1
 8005f46:	bf01      	itttt	eq
 8005f48:	6819      	ldreq	r1, [r3, #0]
 8005f4a:	685b      	ldreq	r3, [r3, #4]
 8005f4c:	1809      	addeq	r1, r1, r0
 8005f4e:	6021      	streq	r1, [r4, #0]
 8005f50:	e7ed      	b.n	8005f2e <_free_r+0x1e>
 8005f52:	461a      	mov	r2, r3
 8005f54:	685b      	ldr	r3, [r3, #4]
 8005f56:	b10b      	cbz	r3, 8005f5c <_free_r+0x4c>
 8005f58:	42a3      	cmp	r3, r4
 8005f5a:	d9fa      	bls.n	8005f52 <_free_r+0x42>
 8005f5c:	6811      	ldr	r1, [r2, #0]
 8005f5e:	1850      	adds	r0, r2, r1
 8005f60:	42a0      	cmp	r0, r4
 8005f62:	d10b      	bne.n	8005f7c <_free_r+0x6c>
 8005f64:	6820      	ldr	r0, [r4, #0]
 8005f66:	4401      	add	r1, r0
 8005f68:	1850      	adds	r0, r2, r1
 8005f6a:	4283      	cmp	r3, r0
 8005f6c:	6011      	str	r1, [r2, #0]
 8005f6e:	d1e0      	bne.n	8005f32 <_free_r+0x22>
 8005f70:	6818      	ldr	r0, [r3, #0]
 8005f72:	685b      	ldr	r3, [r3, #4]
 8005f74:	6053      	str	r3, [r2, #4]
 8005f76:	4408      	add	r0, r1
 8005f78:	6010      	str	r0, [r2, #0]
 8005f7a:	e7da      	b.n	8005f32 <_free_r+0x22>
 8005f7c:	d902      	bls.n	8005f84 <_free_r+0x74>
 8005f7e:	230c      	movs	r3, #12
 8005f80:	602b      	str	r3, [r5, #0]
 8005f82:	e7d6      	b.n	8005f32 <_free_r+0x22>
 8005f84:	6820      	ldr	r0, [r4, #0]
 8005f86:	1821      	adds	r1, r4, r0
 8005f88:	428b      	cmp	r3, r1
 8005f8a:	bf04      	itt	eq
 8005f8c:	6819      	ldreq	r1, [r3, #0]
 8005f8e:	685b      	ldreq	r3, [r3, #4]
 8005f90:	6063      	str	r3, [r4, #4]
 8005f92:	bf04      	itt	eq
 8005f94:	1809      	addeq	r1, r1, r0
 8005f96:	6021      	streq	r1, [r4, #0]
 8005f98:	6054      	str	r4, [r2, #4]
 8005f9a:	e7ca      	b.n	8005f32 <_free_r+0x22>
 8005f9c:	bd38      	pop	{r3, r4, r5, pc}
 8005f9e:	bf00      	nop
 8005fa0:	20000468 	.word	0x20000468

08005fa4 <malloc>:
 8005fa4:	4b02      	ldr	r3, [pc, #8]	@ (8005fb0 <malloc+0xc>)
 8005fa6:	4601      	mov	r1, r0
 8005fa8:	6818      	ldr	r0, [r3, #0]
 8005faa:	f000 b825 	b.w	8005ff8 <_malloc_r>
 8005fae:	bf00      	nop
 8005fb0:	2000001c 	.word	0x2000001c

08005fb4 <sbrk_aligned>:
 8005fb4:	b570      	push	{r4, r5, r6, lr}
 8005fb6:	4e0f      	ldr	r6, [pc, #60]	@ (8005ff4 <sbrk_aligned+0x40>)
 8005fb8:	460c      	mov	r4, r1
 8005fba:	6831      	ldr	r1, [r6, #0]
 8005fbc:	4605      	mov	r5, r0
 8005fbe:	b911      	cbnz	r1, 8005fc6 <sbrk_aligned+0x12>
 8005fc0:	f000 fe46 	bl	8006c50 <_sbrk_r>
 8005fc4:	6030      	str	r0, [r6, #0]
 8005fc6:	4621      	mov	r1, r4
 8005fc8:	4628      	mov	r0, r5
 8005fca:	f000 fe41 	bl	8006c50 <_sbrk_r>
 8005fce:	1c43      	adds	r3, r0, #1
 8005fd0:	d103      	bne.n	8005fda <sbrk_aligned+0x26>
 8005fd2:	f04f 34ff 	mov.w	r4, #4294967295
 8005fd6:	4620      	mov	r0, r4
 8005fd8:	bd70      	pop	{r4, r5, r6, pc}
 8005fda:	1cc4      	adds	r4, r0, #3
 8005fdc:	f024 0403 	bic.w	r4, r4, #3
 8005fe0:	42a0      	cmp	r0, r4
 8005fe2:	d0f8      	beq.n	8005fd6 <sbrk_aligned+0x22>
 8005fe4:	1a21      	subs	r1, r4, r0
 8005fe6:	4628      	mov	r0, r5
 8005fe8:	f000 fe32 	bl	8006c50 <_sbrk_r>
 8005fec:	3001      	adds	r0, #1
 8005fee:	d1f2      	bne.n	8005fd6 <sbrk_aligned+0x22>
 8005ff0:	e7ef      	b.n	8005fd2 <sbrk_aligned+0x1e>
 8005ff2:	bf00      	nop
 8005ff4:	20000464 	.word	0x20000464

08005ff8 <_malloc_r>:
 8005ff8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005ffc:	1ccd      	adds	r5, r1, #3
 8005ffe:	f025 0503 	bic.w	r5, r5, #3
 8006002:	3508      	adds	r5, #8
 8006004:	2d0c      	cmp	r5, #12
 8006006:	bf38      	it	cc
 8006008:	250c      	movcc	r5, #12
 800600a:	2d00      	cmp	r5, #0
 800600c:	4606      	mov	r6, r0
 800600e:	db01      	blt.n	8006014 <_malloc_r+0x1c>
 8006010:	42a9      	cmp	r1, r5
 8006012:	d904      	bls.n	800601e <_malloc_r+0x26>
 8006014:	230c      	movs	r3, #12
 8006016:	6033      	str	r3, [r6, #0]
 8006018:	2000      	movs	r0, #0
 800601a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800601e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80060f4 <_malloc_r+0xfc>
 8006022:	f000 f869 	bl	80060f8 <__malloc_lock>
 8006026:	f8d8 3000 	ldr.w	r3, [r8]
 800602a:	461c      	mov	r4, r3
 800602c:	bb44      	cbnz	r4, 8006080 <_malloc_r+0x88>
 800602e:	4629      	mov	r1, r5
 8006030:	4630      	mov	r0, r6
 8006032:	f7ff ffbf 	bl	8005fb4 <sbrk_aligned>
 8006036:	1c43      	adds	r3, r0, #1
 8006038:	4604      	mov	r4, r0
 800603a:	d158      	bne.n	80060ee <_malloc_r+0xf6>
 800603c:	f8d8 4000 	ldr.w	r4, [r8]
 8006040:	4627      	mov	r7, r4
 8006042:	2f00      	cmp	r7, #0
 8006044:	d143      	bne.n	80060ce <_malloc_r+0xd6>
 8006046:	2c00      	cmp	r4, #0
 8006048:	d04b      	beq.n	80060e2 <_malloc_r+0xea>
 800604a:	6823      	ldr	r3, [r4, #0]
 800604c:	4639      	mov	r1, r7
 800604e:	4630      	mov	r0, r6
 8006050:	eb04 0903 	add.w	r9, r4, r3
 8006054:	f000 fdfc 	bl	8006c50 <_sbrk_r>
 8006058:	4581      	cmp	r9, r0
 800605a:	d142      	bne.n	80060e2 <_malloc_r+0xea>
 800605c:	6821      	ldr	r1, [r4, #0]
 800605e:	1a6d      	subs	r5, r5, r1
 8006060:	4629      	mov	r1, r5
 8006062:	4630      	mov	r0, r6
 8006064:	f7ff ffa6 	bl	8005fb4 <sbrk_aligned>
 8006068:	3001      	adds	r0, #1
 800606a:	d03a      	beq.n	80060e2 <_malloc_r+0xea>
 800606c:	6823      	ldr	r3, [r4, #0]
 800606e:	442b      	add	r3, r5
 8006070:	6023      	str	r3, [r4, #0]
 8006072:	f8d8 3000 	ldr.w	r3, [r8]
 8006076:	685a      	ldr	r2, [r3, #4]
 8006078:	bb62      	cbnz	r2, 80060d4 <_malloc_r+0xdc>
 800607a:	f8c8 7000 	str.w	r7, [r8]
 800607e:	e00f      	b.n	80060a0 <_malloc_r+0xa8>
 8006080:	6822      	ldr	r2, [r4, #0]
 8006082:	1b52      	subs	r2, r2, r5
 8006084:	d420      	bmi.n	80060c8 <_malloc_r+0xd0>
 8006086:	2a0b      	cmp	r2, #11
 8006088:	d917      	bls.n	80060ba <_malloc_r+0xc2>
 800608a:	1961      	adds	r1, r4, r5
 800608c:	42a3      	cmp	r3, r4
 800608e:	6025      	str	r5, [r4, #0]
 8006090:	bf18      	it	ne
 8006092:	6059      	strne	r1, [r3, #4]
 8006094:	6863      	ldr	r3, [r4, #4]
 8006096:	bf08      	it	eq
 8006098:	f8c8 1000 	streq.w	r1, [r8]
 800609c:	5162      	str	r2, [r4, r5]
 800609e:	604b      	str	r3, [r1, #4]
 80060a0:	4630      	mov	r0, r6
 80060a2:	f000 f82f 	bl	8006104 <__malloc_unlock>
 80060a6:	f104 000b 	add.w	r0, r4, #11
 80060aa:	1d23      	adds	r3, r4, #4
 80060ac:	f020 0007 	bic.w	r0, r0, #7
 80060b0:	1ac2      	subs	r2, r0, r3
 80060b2:	bf1c      	itt	ne
 80060b4:	1a1b      	subne	r3, r3, r0
 80060b6:	50a3      	strne	r3, [r4, r2]
 80060b8:	e7af      	b.n	800601a <_malloc_r+0x22>
 80060ba:	6862      	ldr	r2, [r4, #4]
 80060bc:	42a3      	cmp	r3, r4
 80060be:	bf0c      	ite	eq
 80060c0:	f8c8 2000 	streq.w	r2, [r8]
 80060c4:	605a      	strne	r2, [r3, #4]
 80060c6:	e7eb      	b.n	80060a0 <_malloc_r+0xa8>
 80060c8:	4623      	mov	r3, r4
 80060ca:	6864      	ldr	r4, [r4, #4]
 80060cc:	e7ae      	b.n	800602c <_malloc_r+0x34>
 80060ce:	463c      	mov	r4, r7
 80060d0:	687f      	ldr	r7, [r7, #4]
 80060d2:	e7b6      	b.n	8006042 <_malloc_r+0x4a>
 80060d4:	461a      	mov	r2, r3
 80060d6:	685b      	ldr	r3, [r3, #4]
 80060d8:	42a3      	cmp	r3, r4
 80060da:	d1fb      	bne.n	80060d4 <_malloc_r+0xdc>
 80060dc:	2300      	movs	r3, #0
 80060de:	6053      	str	r3, [r2, #4]
 80060e0:	e7de      	b.n	80060a0 <_malloc_r+0xa8>
 80060e2:	230c      	movs	r3, #12
 80060e4:	6033      	str	r3, [r6, #0]
 80060e6:	4630      	mov	r0, r6
 80060e8:	f000 f80c 	bl	8006104 <__malloc_unlock>
 80060ec:	e794      	b.n	8006018 <_malloc_r+0x20>
 80060ee:	6005      	str	r5, [r0, #0]
 80060f0:	e7d6      	b.n	80060a0 <_malloc_r+0xa8>
 80060f2:	bf00      	nop
 80060f4:	20000468 	.word	0x20000468

080060f8 <__malloc_lock>:
 80060f8:	4801      	ldr	r0, [pc, #4]	@ (8006100 <__malloc_lock+0x8>)
 80060fa:	f7ff b8ba 	b.w	8005272 <__retarget_lock_acquire_recursive>
 80060fe:	bf00      	nop
 8006100:	20000460 	.word	0x20000460

08006104 <__malloc_unlock>:
 8006104:	4801      	ldr	r0, [pc, #4]	@ (800610c <__malloc_unlock+0x8>)
 8006106:	f7ff b8b5 	b.w	8005274 <__retarget_lock_release_recursive>
 800610a:	bf00      	nop
 800610c:	20000460 	.word	0x20000460

08006110 <_Balloc>:
 8006110:	b570      	push	{r4, r5, r6, lr}
 8006112:	69c6      	ldr	r6, [r0, #28]
 8006114:	4604      	mov	r4, r0
 8006116:	460d      	mov	r5, r1
 8006118:	b976      	cbnz	r6, 8006138 <_Balloc+0x28>
 800611a:	2010      	movs	r0, #16
 800611c:	f7ff ff42 	bl	8005fa4 <malloc>
 8006120:	4602      	mov	r2, r0
 8006122:	61e0      	str	r0, [r4, #28]
 8006124:	b920      	cbnz	r0, 8006130 <_Balloc+0x20>
 8006126:	4b18      	ldr	r3, [pc, #96]	@ (8006188 <_Balloc+0x78>)
 8006128:	4818      	ldr	r0, [pc, #96]	@ (800618c <_Balloc+0x7c>)
 800612a:	216b      	movs	r1, #107	@ 0x6b
 800612c:	f000 fdae 	bl	8006c8c <__assert_func>
 8006130:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006134:	6006      	str	r6, [r0, #0]
 8006136:	60c6      	str	r6, [r0, #12]
 8006138:	69e6      	ldr	r6, [r4, #28]
 800613a:	68f3      	ldr	r3, [r6, #12]
 800613c:	b183      	cbz	r3, 8006160 <_Balloc+0x50>
 800613e:	69e3      	ldr	r3, [r4, #28]
 8006140:	68db      	ldr	r3, [r3, #12]
 8006142:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8006146:	b9b8      	cbnz	r0, 8006178 <_Balloc+0x68>
 8006148:	2101      	movs	r1, #1
 800614a:	fa01 f605 	lsl.w	r6, r1, r5
 800614e:	1d72      	adds	r2, r6, #5
 8006150:	0092      	lsls	r2, r2, #2
 8006152:	4620      	mov	r0, r4
 8006154:	f000 fdb8 	bl	8006cc8 <_calloc_r>
 8006158:	b160      	cbz	r0, 8006174 <_Balloc+0x64>
 800615a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800615e:	e00e      	b.n	800617e <_Balloc+0x6e>
 8006160:	2221      	movs	r2, #33	@ 0x21
 8006162:	2104      	movs	r1, #4
 8006164:	4620      	mov	r0, r4
 8006166:	f000 fdaf 	bl	8006cc8 <_calloc_r>
 800616a:	69e3      	ldr	r3, [r4, #28]
 800616c:	60f0      	str	r0, [r6, #12]
 800616e:	68db      	ldr	r3, [r3, #12]
 8006170:	2b00      	cmp	r3, #0
 8006172:	d1e4      	bne.n	800613e <_Balloc+0x2e>
 8006174:	2000      	movs	r0, #0
 8006176:	bd70      	pop	{r4, r5, r6, pc}
 8006178:	6802      	ldr	r2, [r0, #0]
 800617a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800617e:	2300      	movs	r3, #0
 8006180:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8006184:	e7f7      	b.n	8006176 <_Balloc+0x66>
 8006186:	bf00      	nop
 8006188:	080073bd 	.word	0x080073bd
 800618c:	0800743d 	.word	0x0800743d

08006190 <_Bfree>:
 8006190:	b570      	push	{r4, r5, r6, lr}
 8006192:	69c6      	ldr	r6, [r0, #28]
 8006194:	4605      	mov	r5, r0
 8006196:	460c      	mov	r4, r1
 8006198:	b976      	cbnz	r6, 80061b8 <_Bfree+0x28>
 800619a:	2010      	movs	r0, #16
 800619c:	f7ff ff02 	bl	8005fa4 <malloc>
 80061a0:	4602      	mov	r2, r0
 80061a2:	61e8      	str	r0, [r5, #28]
 80061a4:	b920      	cbnz	r0, 80061b0 <_Bfree+0x20>
 80061a6:	4b09      	ldr	r3, [pc, #36]	@ (80061cc <_Bfree+0x3c>)
 80061a8:	4809      	ldr	r0, [pc, #36]	@ (80061d0 <_Bfree+0x40>)
 80061aa:	218f      	movs	r1, #143	@ 0x8f
 80061ac:	f000 fd6e 	bl	8006c8c <__assert_func>
 80061b0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80061b4:	6006      	str	r6, [r0, #0]
 80061b6:	60c6      	str	r6, [r0, #12]
 80061b8:	b13c      	cbz	r4, 80061ca <_Bfree+0x3a>
 80061ba:	69eb      	ldr	r3, [r5, #28]
 80061bc:	6862      	ldr	r2, [r4, #4]
 80061be:	68db      	ldr	r3, [r3, #12]
 80061c0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80061c4:	6021      	str	r1, [r4, #0]
 80061c6:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80061ca:	bd70      	pop	{r4, r5, r6, pc}
 80061cc:	080073bd 	.word	0x080073bd
 80061d0:	0800743d 	.word	0x0800743d

080061d4 <__multadd>:
 80061d4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80061d8:	690d      	ldr	r5, [r1, #16]
 80061da:	4607      	mov	r7, r0
 80061dc:	460c      	mov	r4, r1
 80061de:	461e      	mov	r6, r3
 80061e0:	f101 0c14 	add.w	ip, r1, #20
 80061e4:	2000      	movs	r0, #0
 80061e6:	f8dc 3000 	ldr.w	r3, [ip]
 80061ea:	b299      	uxth	r1, r3
 80061ec:	fb02 6101 	mla	r1, r2, r1, r6
 80061f0:	0c1e      	lsrs	r6, r3, #16
 80061f2:	0c0b      	lsrs	r3, r1, #16
 80061f4:	fb02 3306 	mla	r3, r2, r6, r3
 80061f8:	b289      	uxth	r1, r1
 80061fa:	3001      	adds	r0, #1
 80061fc:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8006200:	4285      	cmp	r5, r0
 8006202:	f84c 1b04 	str.w	r1, [ip], #4
 8006206:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800620a:	dcec      	bgt.n	80061e6 <__multadd+0x12>
 800620c:	b30e      	cbz	r6, 8006252 <__multadd+0x7e>
 800620e:	68a3      	ldr	r3, [r4, #8]
 8006210:	42ab      	cmp	r3, r5
 8006212:	dc19      	bgt.n	8006248 <__multadd+0x74>
 8006214:	6861      	ldr	r1, [r4, #4]
 8006216:	4638      	mov	r0, r7
 8006218:	3101      	adds	r1, #1
 800621a:	f7ff ff79 	bl	8006110 <_Balloc>
 800621e:	4680      	mov	r8, r0
 8006220:	b928      	cbnz	r0, 800622e <__multadd+0x5a>
 8006222:	4602      	mov	r2, r0
 8006224:	4b0c      	ldr	r3, [pc, #48]	@ (8006258 <__multadd+0x84>)
 8006226:	480d      	ldr	r0, [pc, #52]	@ (800625c <__multadd+0x88>)
 8006228:	21ba      	movs	r1, #186	@ 0xba
 800622a:	f000 fd2f 	bl	8006c8c <__assert_func>
 800622e:	6922      	ldr	r2, [r4, #16]
 8006230:	3202      	adds	r2, #2
 8006232:	f104 010c 	add.w	r1, r4, #12
 8006236:	0092      	lsls	r2, r2, #2
 8006238:	300c      	adds	r0, #12
 800623a:	f000 fd19 	bl	8006c70 <memcpy>
 800623e:	4621      	mov	r1, r4
 8006240:	4638      	mov	r0, r7
 8006242:	f7ff ffa5 	bl	8006190 <_Bfree>
 8006246:	4644      	mov	r4, r8
 8006248:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800624c:	3501      	adds	r5, #1
 800624e:	615e      	str	r6, [r3, #20]
 8006250:	6125      	str	r5, [r4, #16]
 8006252:	4620      	mov	r0, r4
 8006254:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006258:	0800742c 	.word	0x0800742c
 800625c:	0800743d 	.word	0x0800743d

08006260 <__hi0bits>:
 8006260:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8006264:	4603      	mov	r3, r0
 8006266:	bf36      	itet	cc
 8006268:	0403      	lslcc	r3, r0, #16
 800626a:	2000      	movcs	r0, #0
 800626c:	2010      	movcc	r0, #16
 800626e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8006272:	bf3c      	itt	cc
 8006274:	021b      	lslcc	r3, r3, #8
 8006276:	3008      	addcc	r0, #8
 8006278:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800627c:	bf3c      	itt	cc
 800627e:	011b      	lslcc	r3, r3, #4
 8006280:	3004      	addcc	r0, #4
 8006282:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006286:	bf3c      	itt	cc
 8006288:	009b      	lslcc	r3, r3, #2
 800628a:	3002      	addcc	r0, #2
 800628c:	2b00      	cmp	r3, #0
 800628e:	db05      	blt.n	800629c <__hi0bits+0x3c>
 8006290:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8006294:	f100 0001 	add.w	r0, r0, #1
 8006298:	bf08      	it	eq
 800629a:	2020      	moveq	r0, #32
 800629c:	4770      	bx	lr

0800629e <__lo0bits>:
 800629e:	6803      	ldr	r3, [r0, #0]
 80062a0:	4602      	mov	r2, r0
 80062a2:	f013 0007 	ands.w	r0, r3, #7
 80062a6:	d00b      	beq.n	80062c0 <__lo0bits+0x22>
 80062a8:	07d9      	lsls	r1, r3, #31
 80062aa:	d421      	bmi.n	80062f0 <__lo0bits+0x52>
 80062ac:	0798      	lsls	r0, r3, #30
 80062ae:	bf49      	itett	mi
 80062b0:	085b      	lsrmi	r3, r3, #1
 80062b2:	089b      	lsrpl	r3, r3, #2
 80062b4:	2001      	movmi	r0, #1
 80062b6:	6013      	strmi	r3, [r2, #0]
 80062b8:	bf5c      	itt	pl
 80062ba:	6013      	strpl	r3, [r2, #0]
 80062bc:	2002      	movpl	r0, #2
 80062be:	4770      	bx	lr
 80062c0:	b299      	uxth	r1, r3
 80062c2:	b909      	cbnz	r1, 80062c8 <__lo0bits+0x2a>
 80062c4:	0c1b      	lsrs	r3, r3, #16
 80062c6:	2010      	movs	r0, #16
 80062c8:	b2d9      	uxtb	r1, r3
 80062ca:	b909      	cbnz	r1, 80062d0 <__lo0bits+0x32>
 80062cc:	3008      	adds	r0, #8
 80062ce:	0a1b      	lsrs	r3, r3, #8
 80062d0:	0719      	lsls	r1, r3, #28
 80062d2:	bf04      	itt	eq
 80062d4:	091b      	lsreq	r3, r3, #4
 80062d6:	3004      	addeq	r0, #4
 80062d8:	0799      	lsls	r1, r3, #30
 80062da:	bf04      	itt	eq
 80062dc:	089b      	lsreq	r3, r3, #2
 80062de:	3002      	addeq	r0, #2
 80062e0:	07d9      	lsls	r1, r3, #31
 80062e2:	d403      	bmi.n	80062ec <__lo0bits+0x4e>
 80062e4:	085b      	lsrs	r3, r3, #1
 80062e6:	f100 0001 	add.w	r0, r0, #1
 80062ea:	d003      	beq.n	80062f4 <__lo0bits+0x56>
 80062ec:	6013      	str	r3, [r2, #0]
 80062ee:	4770      	bx	lr
 80062f0:	2000      	movs	r0, #0
 80062f2:	4770      	bx	lr
 80062f4:	2020      	movs	r0, #32
 80062f6:	4770      	bx	lr

080062f8 <__i2b>:
 80062f8:	b510      	push	{r4, lr}
 80062fa:	460c      	mov	r4, r1
 80062fc:	2101      	movs	r1, #1
 80062fe:	f7ff ff07 	bl	8006110 <_Balloc>
 8006302:	4602      	mov	r2, r0
 8006304:	b928      	cbnz	r0, 8006312 <__i2b+0x1a>
 8006306:	4b05      	ldr	r3, [pc, #20]	@ (800631c <__i2b+0x24>)
 8006308:	4805      	ldr	r0, [pc, #20]	@ (8006320 <__i2b+0x28>)
 800630a:	f240 1145 	movw	r1, #325	@ 0x145
 800630e:	f000 fcbd 	bl	8006c8c <__assert_func>
 8006312:	2301      	movs	r3, #1
 8006314:	6144      	str	r4, [r0, #20]
 8006316:	6103      	str	r3, [r0, #16]
 8006318:	bd10      	pop	{r4, pc}
 800631a:	bf00      	nop
 800631c:	0800742c 	.word	0x0800742c
 8006320:	0800743d 	.word	0x0800743d

08006324 <__multiply>:
 8006324:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006328:	4614      	mov	r4, r2
 800632a:	690a      	ldr	r2, [r1, #16]
 800632c:	6923      	ldr	r3, [r4, #16]
 800632e:	429a      	cmp	r2, r3
 8006330:	bfa8      	it	ge
 8006332:	4623      	movge	r3, r4
 8006334:	460f      	mov	r7, r1
 8006336:	bfa4      	itt	ge
 8006338:	460c      	movge	r4, r1
 800633a:	461f      	movge	r7, r3
 800633c:	f8d4 a010 	ldr.w	sl, [r4, #16]
 8006340:	f8d7 9010 	ldr.w	r9, [r7, #16]
 8006344:	68a3      	ldr	r3, [r4, #8]
 8006346:	6861      	ldr	r1, [r4, #4]
 8006348:	eb0a 0609 	add.w	r6, sl, r9
 800634c:	42b3      	cmp	r3, r6
 800634e:	b085      	sub	sp, #20
 8006350:	bfb8      	it	lt
 8006352:	3101      	addlt	r1, #1
 8006354:	f7ff fedc 	bl	8006110 <_Balloc>
 8006358:	b930      	cbnz	r0, 8006368 <__multiply+0x44>
 800635a:	4602      	mov	r2, r0
 800635c:	4b44      	ldr	r3, [pc, #272]	@ (8006470 <__multiply+0x14c>)
 800635e:	4845      	ldr	r0, [pc, #276]	@ (8006474 <__multiply+0x150>)
 8006360:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8006364:	f000 fc92 	bl	8006c8c <__assert_func>
 8006368:	f100 0514 	add.w	r5, r0, #20
 800636c:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8006370:	462b      	mov	r3, r5
 8006372:	2200      	movs	r2, #0
 8006374:	4543      	cmp	r3, r8
 8006376:	d321      	bcc.n	80063bc <__multiply+0x98>
 8006378:	f107 0114 	add.w	r1, r7, #20
 800637c:	f104 0214 	add.w	r2, r4, #20
 8006380:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 8006384:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 8006388:	9302      	str	r3, [sp, #8]
 800638a:	1b13      	subs	r3, r2, r4
 800638c:	3b15      	subs	r3, #21
 800638e:	f023 0303 	bic.w	r3, r3, #3
 8006392:	3304      	adds	r3, #4
 8006394:	f104 0715 	add.w	r7, r4, #21
 8006398:	42ba      	cmp	r2, r7
 800639a:	bf38      	it	cc
 800639c:	2304      	movcc	r3, #4
 800639e:	9301      	str	r3, [sp, #4]
 80063a0:	9b02      	ldr	r3, [sp, #8]
 80063a2:	9103      	str	r1, [sp, #12]
 80063a4:	428b      	cmp	r3, r1
 80063a6:	d80c      	bhi.n	80063c2 <__multiply+0x9e>
 80063a8:	2e00      	cmp	r6, #0
 80063aa:	dd03      	ble.n	80063b4 <__multiply+0x90>
 80063ac:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 80063b0:	2b00      	cmp	r3, #0
 80063b2:	d05b      	beq.n	800646c <__multiply+0x148>
 80063b4:	6106      	str	r6, [r0, #16]
 80063b6:	b005      	add	sp, #20
 80063b8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80063bc:	f843 2b04 	str.w	r2, [r3], #4
 80063c0:	e7d8      	b.n	8006374 <__multiply+0x50>
 80063c2:	f8b1 a000 	ldrh.w	sl, [r1]
 80063c6:	f1ba 0f00 	cmp.w	sl, #0
 80063ca:	d024      	beq.n	8006416 <__multiply+0xf2>
 80063cc:	f104 0e14 	add.w	lr, r4, #20
 80063d0:	46a9      	mov	r9, r5
 80063d2:	f04f 0c00 	mov.w	ip, #0
 80063d6:	f85e 7b04 	ldr.w	r7, [lr], #4
 80063da:	f8d9 3000 	ldr.w	r3, [r9]
 80063de:	fa1f fb87 	uxth.w	fp, r7
 80063e2:	b29b      	uxth	r3, r3
 80063e4:	fb0a 330b 	mla	r3, sl, fp, r3
 80063e8:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 80063ec:	f8d9 7000 	ldr.w	r7, [r9]
 80063f0:	4463      	add	r3, ip
 80063f2:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 80063f6:	fb0a c70b 	mla	r7, sl, fp, ip
 80063fa:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 80063fe:	b29b      	uxth	r3, r3
 8006400:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8006404:	4572      	cmp	r2, lr
 8006406:	f849 3b04 	str.w	r3, [r9], #4
 800640a:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800640e:	d8e2      	bhi.n	80063d6 <__multiply+0xb2>
 8006410:	9b01      	ldr	r3, [sp, #4]
 8006412:	f845 c003 	str.w	ip, [r5, r3]
 8006416:	9b03      	ldr	r3, [sp, #12]
 8006418:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800641c:	3104      	adds	r1, #4
 800641e:	f1b9 0f00 	cmp.w	r9, #0
 8006422:	d021      	beq.n	8006468 <__multiply+0x144>
 8006424:	682b      	ldr	r3, [r5, #0]
 8006426:	f104 0c14 	add.w	ip, r4, #20
 800642a:	46ae      	mov	lr, r5
 800642c:	f04f 0a00 	mov.w	sl, #0
 8006430:	f8bc b000 	ldrh.w	fp, [ip]
 8006434:	f8be 7002 	ldrh.w	r7, [lr, #2]
 8006438:	fb09 770b 	mla	r7, r9, fp, r7
 800643c:	4457      	add	r7, sl
 800643e:	b29b      	uxth	r3, r3
 8006440:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8006444:	f84e 3b04 	str.w	r3, [lr], #4
 8006448:	f85c 3b04 	ldr.w	r3, [ip], #4
 800644c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8006450:	f8be 3000 	ldrh.w	r3, [lr]
 8006454:	fb09 330a 	mla	r3, r9, sl, r3
 8006458:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 800645c:	4562      	cmp	r2, ip
 800645e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8006462:	d8e5      	bhi.n	8006430 <__multiply+0x10c>
 8006464:	9f01      	ldr	r7, [sp, #4]
 8006466:	51eb      	str	r3, [r5, r7]
 8006468:	3504      	adds	r5, #4
 800646a:	e799      	b.n	80063a0 <__multiply+0x7c>
 800646c:	3e01      	subs	r6, #1
 800646e:	e79b      	b.n	80063a8 <__multiply+0x84>
 8006470:	0800742c 	.word	0x0800742c
 8006474:	0800743d 	.word	0x0800743d

08006478 <__pow5mult>:
 8006478:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800647c:	4615      	mov	r5, r2
 800647e:	f012 0203 	ands.w	r2, r2, #3
 8006482:	4607      	mov	r7, r0
 8006484:	460e      	mov	r6, r1
 8006486:	d007      	beq.n	8006498 <__pow5mult+0x20>
 8006488:	4c25      	ldr	r4, [pc, #148]	@ (8006520 <__pow5mult+0xa8>)
 800648a:	3a01      	subs	r2, #1
 800648c:	2300      	movs	r3, #0
 800648e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8006492:	f7ff fe9f 	bl	80061d4 <__multadd>
 8006496:	4606      	mov	r6, r0
 8006498:	10ad      	asrs	r5, r5, #2
 800649a:	d03d      	beq.n	8006518 <__pow5mult+0xa0>
 800649c:	69fc      	ldr	r4, [r7, #28]
 800649e:	b97c      	cbnz	r4, 80064c0 <__pow5mult+0x48>
 80064a0:	2010      	movs	r0, #16
 80064a2:	f7ff fd7f 	bl	8005fa4 <malloc>
 80064a6:	4602      	mov	r2, r0
 80064a8:	61f8      	str	r0, [r7, #28]
 80064aa:	b928      	cbnz	r0, 80064b8 <__pow5mult+0x40>
 80064ac:	4b1d      	ldr	r3, [pc, #116]	@ (8006524 <__pow5mult+0xac>)
 80064ae:	481e      	ldr	r0, [pc, #120]	@ (8006528 <__pow5mult+0xb0>)
 80064b0:	f240 11b3 	movw	r1, #435	@ 0x1b3
 80064b4:	f000 fbea 	bl	8006c8c <__assert_func>
 80064b8:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80064bc:	6004      	str	r4, [r0, #0]
 80064be:	60c4      	str	r4, [r0, #12]
 80064c0:	f8d7 801c 	ldr.w	r8, [r7, #28]
 80064c4:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80064c8:	b94c      	cbnz	r4, 80064de <__pow5mult+0x66>
 80064ca:	f240 2171 	movw	r1, #625	@ 0x271
 80064ce:	4638      	mov	r0, r7
 80064d0:	f7ff ff12 	bl	80062f8 <__i2b>
 80064d4:	2300      	movs	r3, #0
 80064d6:	f8c8 0008 	str.w	r0, [r8, #8]
 80064da:	4604      	mov	r4, r0
 80064dc:	6003      	str	r3, [r0, #0]
 80064de:	f04f 0900 	mov.w	r9, #0
 80064e2:	07eb      	lsls	r3, r5, #31
 80064e4:	d50a      	bpl.n	80064fc <__pow5mult+0x84>
 80064e6:	4631      	mov	r1, r6
 80064e8:	4622      	mov	r2, r4
 80064ea:	4638      	mov	r0, r7
 80064ec:	f7ff ff1a 	bl	8006324 <__multiply>
 80064f0:	4631      	mov	r1, r6
 80064f2:	4680      	mov	r8, r0
 80064f4:	4638      	mov	r0, r7
 80064f6:	f7ff fe4b 	bl	8006190 <_Bfree>
 80064fa:	4646      	mov	r6, r8
 80064fc:	106d      	asrs	r5, r5, #1
 80064fe:	d00b      	beq.n	8006518 <__pow5mult+0xa0>
 8006500:	6820      	ldr	r0, [r4, #0]
 8006502:	b938      	cbnz	r0, 8006514 <__pow5mult+0x9c>
 8006504:	4622      	mov	r2, r4
 8006506:	4621      	mov	r1, r4
 8006508:	4638      	mov	r0, r7
 800650a:	f7ff ff0b 	bl	8006324 <__multiply>
 800650e:	6020      	str	r0, [r4, #0]
 8006510:	f8c0 9000 	str.w	r9, [r0]
 8006514:	4604      	mov	r4, r0
 8006516:	e7e4      	b.n	80064e2 <__pow5mult+0x6a>
 8006518:	4630      	mov	r0, r6
 800651a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800651e:	bf00      	nop
 8006520:	08007498 	.word	0x08007498
 8006524:	080073bd 	.word	0x080073bd
 8006528:	0800743d 	.word	0x0800743d

0800652c <__lshift>:
 800652c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006530:	460c      	mov	r4, r1
 8006532:	6849      	ldr	r1, [r1, #4]
 8006534:	6923      	ldr	r3, [r4, #16]
 8006536:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800653a:	68a3      	ldr	r3, [r4, #8]
 800653c:	4607      	mov	r7, r0
 800653e:	4691      	mov	r9, r2
 8006540:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8006544:	f108 0601 	add.w	r6, r8, #1
 8006548:	42b3      	cmp	r3, r6
 800654a:	db0b      	blt.n	8006564 <__lshift+0x38>
 800654c:	4638      	mov	r0, r7
 800654e:	f7ff fddf 	bl	8006110 <_Balloc>
 8006552:	4605      	mov	r5, r0
 8006554:	b948      	cbnz	r0, 800656a <__lshift+0x3e>
 8006556:	4602      	mov	r2, r0
 8006558:	4b28      	ldr	r3, [pc, #160]	@ (80065fc <__lshift+0xd0>)
 800655a:	4829      	ldr	r0, [pc, #164]	@ (8006600 <__lshift+0xd4>)
 800655c:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8006560:	f000 fb94 	bl	8006c8c <__assert_func>
 8006564:	3101      	adds	r1, #1
 8006566:	005b      	lsls	r3, r3, #1
 8006568:	e7ee      	b.n	8006548 <__lshift+0x1c>
 800656a:	2300      	movs	r3, #0
 800656c:	f100 0114 	add.w	r1, r0, #20
 8006570:	f100 0210 	add.w	r2, r0, #16
 8006574:	4618      	mov	r0, r3
 8006576:	4553      	cmp	r3, sl
 8006578:	db33      	blt.n	80065e2 <__lshift+0xb6>
 800657a:	6920      	ldr	r0, [r4, #16]
 800657c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8006580:	f104 0314 	add.w	r3, r4, #20
 8006584:	f019 091f 	ands.w	r9, r9, #31
 8006588:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800658c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8006590:	d02b      	beq.n	80065ea <__lshift+0xbe>
 8006592:	f1c9 0e20 	rsb	lr, r9, #32
 8006596:	468a      	mov	sl, r1
 8006598:	2200      	movs	r2, #0
 800659a:	6818      	ldr	r0, [r3, #0]
 800659c:	fa00 f009 	lsl.w	r0, r0, r9
 80065a0:	4310      	orrs	r0, r2
 80065a2:	f84a 0b04 	str.w	r0, [sl], #4
 80065a6:	f853 2b04 	ldr.w	r2, [r3], #4
 80065aa:	459c      	cmp	ip, r3
 80065ac:	fa22 f20e 	lsr.w	r2, r2, lr
 80065b0:	d8f3      	bhi.n	800659a <__lshift+0x6e>
 80065b2:	ebac 0304 	sub.w	r3, ip, r4
 80065b6:	3b15      	subs	r3, #21
 80065b8:	f023 0303 	bic.w	r3, r3, #3
 80065bc:	3304      	adds	r3, #4
 80065be:	f104 0015 	add.w	r0, r4, #21
 80065c2:	4584      	cmp	ip, r0
 80065c4:	bf38      	it	cc
 80065c6:	2304      	movcc	r3, #4
 80065c8:	50ca      	str	r2, [r1, r3]
 80065ca:	b10a      	cbz	r2, 80065d0 <__lshift+0xa4>
 80065cc:	f108 0602 	add.w	r6, r8, #2
 80065d0:	3e01      	subs	r6, #1
 80065d2:	4638      	mov	r0, r7
 80065d4:	612e      	str	r6, [r5, #16]
 80065d6:	4621      	mov	r1, r4
 80065d8:	f7ff fdda 	bl	8006190 <_Bfree>
 80065dc:	4628      	mov	r0, r5
 80065de:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80065e2:	f842 0f04 	str.w	r0, [r2, #4]!
 80065e6:	3301      	adds	r3, #1
 80065e8:	e7c5      	b.n	8006576 <__lshift+0x4a>
 80065ea:	3904      	subs	r1, #4
 80065ec:	f853 2b04 	ldr.w	r2, [r3], #4
 80065f0:	f841 2f04 	str.w	r2, [r1, #4]!
 80065f4:	459c      	cmp	ip, r3
 80065f6:	d8f9      	bhi.n	80065ec <__lshift+0xc0>
 80065f8:	e7ea      	b.n	80065d0 <__lshift+0xa4>
 80065fa:	bf00      	nop
 80065fc:	0800742c 	.word	0x0800742c
 8006600:	0800743d 	.word	0x0800743d

08006604 <__mcmp>:
 8006604:	690a      	ldr	r2, [r1, #16]
 8006606:	4603      	mov	r3, r0
 8006608:	6900      	ldr	r0, [r0, #16]
 800660a:	1a80      	subs	r0, r0, r2
 800660c:	b530      	push	{r4, r5, lr}
 800660e:	d10e      	bne.n	800662e <__mcmp+0x2a>
 8006610:	3314      	adds	r3, #20
 8006612:	3114      	adds	r1, #20
 8006614:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8006618:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800661c:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8006620:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8006624:	4295      	cmp	r5, r2
 8006626:	d003      	beq.n	8006630 <__mcmp+0x2c>
 8006628:	d205      	bcs.n	8006636 <__mcmp+0x32>
 800662a:	f04f 30ff 	mov.w	r0, #4294967295
 800662e:	bd30      	pop	{r4, r5, pc}
 8006630:	42a3      	cmp	r3, r4
 8006632:	d3f3      	bcc.n	800661c <__mcmp+0x18>
 8006634:	e7fb      	b.n	800662e <__mcmp+0x2a>
 8006636:	2001      	movs	r0, #1
 8006638:	e7f9      	b.n	800662e <__mcmp+0x2a>
	...

0800663c <__mdiff>:
 800663c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006640:	4689      	mov	r9, r1
 8006642:	4606      	mov	r6, r0
 8006644:	4611      	mov	r1, r2
 8006646:	4648      	mov	r0, r9
 8006648:	4614      	mov	r4, r2
 800664a:	f7ff ffdb 	bl	8006604 <__mcmp>
 800664e:	1e05      	subs	r5, r0, #0
 8006650:	d112      	bne.n	8006678 <__mdiff+0x3c>
 8006652:	4629      	mov	r1, r5
 8006654:	4630      	mov	r0, r6
 8006656:	f7ff fd5b 	bl	8006110 <_Balloc>
 800665a:	4602      	mov	r2, r0
 800665c:	b928      	cbnz	r0, 800666a <__mdiff+0x2e>
 800665e:	4b3f      	ldr	r3, [pc, #252]	@ (800675c <__mdiff+0x120>)
 8006660:	f240 2137 	movw	r1, #567	@ 0x237
 8006664:	483e      	ldr	r0, [pc, #248]	@ (8006760 <__mdiff+0x124>)
 8006666:	f000 fb11 	bl	8006c8c <__assert_func>
 800666a:	2301      	movs	r3, #1
 800666c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8006670:	4610      	mov	r0, r2
 8006672:	b003      	add	sp, #12
 8006674:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006678:	bfbc      	itt	lt
 800667a:	464b      	movlt	r3, r9
 800667c:	46a1      	movlt	r9, r4
 800667e:	4630      	mov	r0, r6
 8006680:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8006684:	bfba      	itte	lt
 8006686:	461c      	movlt	r4, r3
 8006688:	2501      	movlt	r5, #1
 800668a:	2500      	movge	r5, #0
 800668c:	f7ff fd40 	bl	8006110 <_Balloc>
 8006690:	4602      	mov	r2, r0
 8006692:	b918      	cbnz	r0, 800669c <__mdiff+0x60>
 8006694:	4b31      	ldr	r3, [pc, #196]	@ (800675c <__mdiff+0x120>)
 8006696:	f240 2145 	movw	r1, #581	@ 0x245
 800669a:	e7e3      	b.n	8006664 <__mdiff+0x28>
 800669c:	f8d9 7010 	ldr.w	r7, [r9, #16]
 80066a0:	6926      	ldr	r6, [r4, #16]
 80066a2:	60c5      	str	r5, [r0, #12]
 80066a4:	f109 0310 	add.w	r3, r9, #16
 80066a8:	f109 0514 	add.w	r5, r9, #20
 80066ac:	f104 0e14 	add.w	lr, r4, #20
 80066b0:	f100 0b14 	add.w	fp, r0, #20
 80066b4:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 80066b8:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 80066bc:	9301      	str	r3, [sp, #4]
 80066be:	46d9      	mov	r9, fp
 80066c0:	f04f 0c00 	mov.w	ip, #0
 80066c4:	9b01      	ldr	r3, [sp, #4]
 80066c6:	f85e 0b04 	ldr.w	r0, [lr], #4
 80066ca:	f853 af04 	ldr.w	sl, [r3, #4]!
 80066ce:	9301      	str	r3, [sp, #4]
 80066d0:	fa1f f38a 	uxth.w	r3, sl
 80066d4:	4619      	mov	r1, r3
 80066d6:	b283      	uxth	r3, r0
 80066d8:	1acb      	subs	r3, r1, r3
 80066da:	0c00      	lsrs	r0, r0, #16
 80066dc:	4463      	add	r3, ip
 80066de:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 80066e2:	eb00 4023 	add.w	r0, r0, r3, asr #16
 80066e6:	b29b      	uxth	r3, r3
 80066e8:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 80066ec:	4576      	cmp	r6, lr
 80066ee:	f849 3b04 	str.w	r3, [r9], #4
 80066f2:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80066f6:	d8e5      	bhi.n	80066c4 <__mdiff+0x88>
 80066f8:	1b33      	subs	r3, r6, r4
 80066fa:	3b15      	subs	r3, #21
 80066fc:	f023 0303 	bic.w	r3, r3, #3
 8006700:	3415      	adds	r4, #21
 8006702:	3304      	adds	r3, #4
 8006704:	42a6      	cmp	r6, r4
 8006706:	bf38      	it	cc
 8006708:	2304      	movcc	r3, #4
 800670a:	441d      	add	r5, r3
 800670c:	445b      	add	r3, fp
 800670e:	461e      	mov	r6, r3
 8006710:	462c      	mov	r4, r5
 8006712:	4544      	cmp	r4, r8
 8006714:	d30e      	bcc.n	8006734 <__mdiff+0xf8>
 8006716:	f108 0103 	add.w	r1, r8, #3
 800671a:	1b49      	subs	r1, r1, r5
 800671c:	f021 0103 	bic.w	r1, r1, #3
 8006720:	3d03      	subs	r5, #3
 8006722:	45a8      	cmp	r8, r5
 8006724:	bf38      	it	cc
 8006726:	2100      	movcc	r1, #0
 8006728:	440b      	add	r3, r1
 800672a:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800672e:	b191      	cbz	r1, 8006756 <__mdiff+0x11a>
 8006730:	6117      	str	r7, [r2, #16]
 8006732:	e79d      	b.n	8006670 <__mdiff+0x34>
 8006734:	f854 1b04 	ldr.w	r1, [r4], #4
 8006738:	46e6      	mov	lr, ip
 800673a:	0c08      	lsrs	r0, r1, #16
 800673c:	fa1c fc81 	uxtah	ip, ip, r1
 8006740:	4471      	add	r1, lr
 8006742:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8006746:	b289      	uxth	r1, r1
 8006748:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800674c:	f846 1b04 	str.w	r1, [r6], #4
 8006750:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8006754:	e7dd      	b.n	8006712 <__mdiff+0xd6>
 8006756:	3f01      	subs	r7, #1
 8006758:	e7e7      	b.n	800672a <__mdiff+0xee>
 800675a:	bf00      	nop
 800675c:	0800742c 	.word	0x0800742c
 8006760:	0800743d 	.word	0x0800743d

08006764 <__d2b>:
 8006764:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8006768:	460f      	mov	r7, r1
 800676a:	2101      	movs	r1, #1
 800676c:	ec59 8b10 	vmov	r8, r9, d0
 8006770:	4616      	mov	r6, r2
 8006772:	f7ff fccd 	bl	8006110 <_Balloc>
 8006776:	4604      	mov	r4, r0
 8006778:	b930      	cbnz	r0, 8006788 <__d2b+0x24>
 800677a:	4602      	mov	r2, r0
 800677c:	4b23      	ldr	r3, [pc, #140]	@ (800680c <__d2b+0xa8>)
 800677e:	4824      	ldr	r0, [pc, #144]	@ (8006810 <__d2b+0xac>)
 8006780:	f240 310f 	movw	r1, #783	@ 0x30f
 8006784:	f000 fa82 	bl	8006c8c <__assert_func>
 8006788:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800678c:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8006790:	b10d      	cbz	r5, 8006796 <__d2b+0x32>
 8006792:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8006796:	9301      	str	r3, [sp, #4]
 8006798:	f1b8 0300 	subs.w	r3, r8, #0
 800679c:	d023      	beq.n	80067e6 <__d2b+0x82>
 800679e:	4668      	mov	r0, sp
 80067a0:	9300      	str	r3, [sp, #0]
 80067a2:	f7ff fd7c 	bl	800629e <__lo0bits>
 80067a6:	e9dd 1200 	ldrd	r1, r2, [sp]
 80067aa:	b1d0      	cbz	r0, 80067e2 <__d2b+0x7e>
 80067ac:	f1c0 0320 	rsb	r3, r0, #32
 80067b0:	fa02 f303 	lsl.w	r3, r2, r3
 80067b4:	430b      	orrs	r3, r1
 80067b6:	40c2      	lsrs	r2, r0
 80067b8:	6163      	str	r3, [r4, #20]
 80067ba:	9201      	str	r2, [sp, #4]
 80067bc:	9b01      	ldr	r3, [sp, #4]
 80067be:	61a3      	str	r3, [r4, #24]
 80067c0:	2b00      	cmp	r3, #0
 80067c2:	bf0c      	ite	eq
 80067c4:	2201      	moveq	r2, #1
 80067c6:	2202      	movne	r2, #2
 80067c8:	6122      	str	r2, [r4, #16]
 80067ca:	b1a5      	cbz	r5, 80067f6 <__d2b+0x92>
 80067cc:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 80067d0:	4405      	add	r5, r0
 80067d2:	603d      	str	r5, [r7, #0]
 80067d4:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 80067d8:	6030      	str	r0, [r6, #0]
 80067da:	4620      	mov	r0, r4
 80067dc:	b003      	add	sp, #12
 80067de:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80067e2:	6161      	str	r1, [r4, #20]
 80067e4:	e7ea      	b.n	80067bc <__d2b+0x58>
 80067e6:	a801      	add	r0, sp, #4
 80067e8:	f7ff fd59 	bl	800629e <__lo0bits>
 80067ec:	9b01      	ldr	r3, [sp, #4]
 80067ee:	6163      	str	r3, [r4, #20]
 80067f0:	3020      	adds	r0, #32
 80067f2:	2201      	movs	r2, #1
 80067f4:	e7e8      	b.n	80067c8 <__d2b+0x64>
 80067f6:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80067fa:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 80067fe:	6038      	str	r0, [r7, #0]
 8006800:	6918      	ldr	r0, [r3, #16]
 8006802:	f7ff fd2d 	bl	8006260 <__hi0bits>
 8006806:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800680a:	e7e5      	b.n	80067d8 <__d2b+0x74>
 800680c:	0800742c 	.word	0x0800742c
 8006810:	0800743d 	.word	0x0800743d

08006814 <__ssputs_r>:
 8006814:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006818:	688e      	ldr	r6, [r1, #8]
 800681a:	461f      	mov	r7, r3
 800681c:	42be      	cmp	r6, r7
 800681e:	680b      	ldr	r3, [r1, #0]
 8006820:	4682      	mov	sl, r0
 8006822:	460c      	mov	r4, r1
 8006824:	4690      	mov	r8, r2
 8006826:	d82d      	bhi.n	8006884 <__ssputs_r+0x70>
 8006828:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800682c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8006830:	d026      	beq.n	8006880 <__ssputs_r+0x6c>
 8006832:	6965      	ldr	r5, [r4, #20]
 8006834:	6909      	ldr	r1, [r1, #16]
 8006836:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800683a:	eba3 0901 	sub.w	r9, r3, r1
 800683e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8006842:	1c7b      	adds	r3, r7, #1
 8006844:	444b      	add	r3, r9
 8006846:	106d      	asrs	r5, r5, #1
 8006848:	429d      	cmp	r5, r3
 800684a:	bf38      	it	cc
 800684c:	461d      	movcc	r5, r3
 800684e:	0553      	lsls	r3, r2, #21
 8006850:	d527      	bpl.n	80068a2 <__ssputs_r+0x8e>
 8006852:	4629      	mov	r1, r5
 8006854:	f7ff fbd0 	bl	8005ff8 <_malloc_r>
 8006858:	4606      	mov	r6, r0
 800685a:	b360      	cbz	r0, 80068b6 <__ssputs_r+0xa2>
 800685c:	6921      	ldr	r1, [r4, #16]
 800685e:	464a      	mov	r2, r9
 8006860:	f000 fa06 	bl	8006c70 <memcpy>
 8006864:	89a3      	ldrh	r3, [r4, #12]
 8006866:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800686a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800686e:	81a3      	strh	r3, [r4, #12]
 8006870:	6126      	str	r6, [r4, #16]
 8006872:	6165      	str	r5, [r4, #20]
 8006874:	444e      	add	r6, r9
 8006876:	eba5 0509 	sub.w	r5, r5, r9
 800687a:	6026      	str	r6, [r4, #0]
 800687c:	60a5      	str	r5, [r4, #8]
 800687e:	463e      	mov	r6, r7
 8006880:	42be      	cmp	r6, r7
 8006882:	d900      	bls.n	8006886 <__ssputs_r+0x72>
 8006884:	463e      	mov	r6, r7
 8006886:	6820      	ldr	r0, [r4, #0]
 8006888:	4632      	mov	r2, r6
 800688a:	4641      	mov	r1, r8
 800688c:	f000 f9c6 	bl	8006c1c <memmove>
 8006890:	68a3      	ldr	r3, [r4, #8]
 8006892:	1b9b      	subs	r3, r3, r6
 8006894:	60a3      	str	r3, [r4, #8]
 8006896:	6823      	ldr	r3, [r4, #0]
 8006898:	4433      	add	r3, r6
 800689a:	6023      	str	r3, [r4, #0]
 800689c:	2000      	movs	r0, #0
 800689e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80068a2:	462a      	mov	r2, r5
 80068a4:	f000 fa36 	bl	8006d14 <_realloc_r>
 80068a8:	4606      	mov	r6, r0
 80068aa:	2800      	cmp	r0, #0
 80068ac:	d1e0      	bne.n	8006870 <__ssputs_r+0x5c>
 80068ae:	6921      	ldr	r1, [r4, #16]
 80068b0:	4650      	mov	r0, sl
 80068b2:	f7ff fb2d 	bl	8005f10 <_free_r>
 80068b6:	230c      	movs	r3, #12
 80068b8:	f8ca 3000 	str.w	r3, [sl]
 80068bc:	89a3      	ldrh	r3, [r4, #12]
 80068be:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80068c2:	81a3      	strh	r3, [r4, #12]
 80068c4:	f04f 30ff 	mov.w	r0, #4294967295
 80068c8:	e7e9      	b.n	800689e <__ssputs_r+0x8a>
	...

080068cc <_svfiprintf_r>:
 80068cc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80068d0:	4698      	mov	r8, r3
 80068d2:	898b      	ldrh	r3, [r1, #12]
 80068d4:	061b      	lsls	r3, r3, #24
 80068d6:	b09d      	sub	sp, #116	@ 0x74
 80068d8:	4607      	mov	r7, r0
 80068da:	460d      	mov	r5, r1
 80068dc:	4614      	mov	r4, r2
 80068de:	d510      	bpl.n	8006902 <_svfiprintf_r+0x36>
 80068e0:	690b      	ldr	r3, [r1, #16]
 80068e2:	b973      	cbnz	r3, 8006902 <_svfiprintf_r+0x36>
 80068e4:	2140      	movs	r1, #64	@ 0x40
 80068e6:	f7ff fb87 	bl	8005ff8 <_malloc_r>
 80068ea:	6028      	str	r0, [r5, #0]
 80068ec:	6128      	str	r0, [r5, #16]
 80068ee:	b930      	cbnz	r0, 80068fe <_svfiprintf_r+0x32>
 80068f0:	230c      	movs	r3, #12
 80068f2:	603b      	str	r3, [r7, #0]
 80068f4:	f04f 30ff 	mov.w	r0, #4294967295
 80068f8:	b01d      	add	sp, #116	@ 0x74
 80068fa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80068fe:	2340      	movs	r3, #64	@ 0x40
 8006900:	616b      	str	r3, [r5, #20]
 8006902:	2300      	movs	r3, #0
 8006904:	9309      	str	r3, [sp, #36]	@ 0x24
 8006906:	2320      	movs	r3, #32
 8006908:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800690c:	f8cd 800c 	str.w	r8, [sp, #12]
 8006910:	2330      	movs	r3, #48	@ 0x30
 8006912:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8006ab0 <_svfiprintf_r+0x1e4>
 8006916:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800691a:	f04f 0901 	mov.w	r9, #1
 800691e:	4623      	mov	r3, r4
 8006920:	469a      	mov	sl, r3
 8006922:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006926:	b10a      	cbz	r2, 800692c <_svfiprintf_r+0x60>
 8006928:	2a25      	cmp	r2, #37	@ 0x25
 800692a:	d1f9      	bne.n	8006920 <_svfiprintf_r+0x54>
 800692c:	ebba 0b04 	subs.w	fp, sl, r4
 8006930:	d00b      	beq.n	800694a <_svfiprintf_r+0x7e>
 8006932:	465b      	mov	r3, fp
 8006934:	4622      	mov	r2, r4
 8006936:	4629      	mov	r1, r5
 8006938:	4638      	mov	r0, r7
 800693a:	f7ff ff6b 	bl	8006814 <__ssputs_r>
 800693e:	3001      	adds	r0, #1
 8006940:	f000 80a7 	beq.w	8006a92 <_svfiprintf_r+0x1c6>
 8006944:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006946:	445a      	add	r2, fp
 8006948:	9209      	str	r2, [sp, #36]	@ 0x24
 800694a:	f89a 3000 	ldrb.w	r3, [sl]
 800694e:	2b00      	cmp	r3, #0
 8006950:	f000 809f 	beq.w	8006a92 <_svfiprintf_r+0x1c6>
 8006954:	2300      	movs	r3, #0
 8006956:	f04f 32ff 	mov.w	r2, #4294967295
 800695a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800695e:	f10a 0a01 	add.w	sl, sl, #1
 8006962:	9304      	str	r3, [sp, #16]
 8006964:	9307      	str	r3, [sp, #28]
 8006966:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800696a:	931a      	str	r3, [sp, #104]	@ 0x68
 800696c:	4654      	mov	r4, sl
 800696e:	2205      	movs	r2, #5
 8006970:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006974:	484e      	ldr	r0, [pc, #312]	@ (8006ab0 <_svfiprintf_r+0x1e4>)
 8006976:	f7f9 fc2b 	bl	80001d0 <memchr>
 800697a:	9a04      	ldr	r2, [sp, #16]
 800697c:	b9d8      	cbnz	r0, 80069b6 <_svfiprintf_r+0xea>
 800697e:	06d0      	lsls	r0, r2, #27
 8006980:	bf44      	itt	mi
 8006982:	2320      	movmi	r3, #32
 8006984:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006988:	0711      	lsls	r1, r2, #28
 800698a:	bf44      	itt	mi
 800698c:	232b      	movmi	r3, #43	@ 0x2b
 800698e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006992:	f89a 3000 	ldrb.w	r3, [sl]
 8006996:	2b2a      	cmp	r3, #42	@ 0x2a
 8006998:	d015      	beq.n	80069c6 <_svfiprintf_r+0xfa>
 800699a:	9a07      	ldr	r2, [sp, #28]
 800699c:	4654      	mov	r4, sl
 800699e:	2000      	movs	r0, #0
 80069a0:	f04f 0c0a 	mov.w	ip, #10
 80069a4:	4621      	mov	r1, r4
 80069a6:	f811 3b01 	ldrb.w	r3, [r1], #1
 80069aa:	3b30      	subs	r3, #48	@ 0x30
 80069ac:	2b09      	cmp	r3, #9
 80069ae:	d94b      	bls.n	8006a48 <_svfiprintf_r+0x17c>
 80069b0:	b1b0      	cbz	r0, 80069e0 <_svfiprintf_r+0x114>
 80069b2:	9207      	str	r2, [sp, #28]
 80069b4:	e014      	b.n	80069e0 <_svfiprintf_r+0x114>
 80069b6:	eba0 0308 	sub.w	r3, r0, r8
 80069ba:	fa09 f303 	lsl.w	r3, r9, r3
 80069be:	4313      	orrs	r3, r2
 80069c0:	9304      	str	r3, [sp, #16]
 80069c2:	46a2      	mov	sl, r4
 80069c4:	e7d2      	b.n	800696c <_svfiprintf_r+0xa0>
 80069c6:	9b03      	ldr	r3, [sp, #12]
 80069c8:	1d19      	adds	r1, r3, #4
 80069ca:	681b      	ldr	r3, [r3, #0]
 80069cc:	9103      	str	r1, [sp, #12]
 80069ce:	2b00      	cmp	r3, #0
 80069d0:	bfbb      	ittet	lt
 80069d2:	425b      	neglt	r3, r3
 80069d4:	f042 0202 	orrlt.w	r2, r2, #2
 80069d8:	9307      	strge	r3, [sp, #28]
 80069da:	9307      	strlt	r3, [sp, #28]
 80069dc:	bfb8      	it	lt
 80069de:	9204      	strlt	r2, [sp, #16]
 80069e0:	7823      	ldrb	r3, [r4, #0]
 80069e2:	2b2e      	cmp	r3, #46	@ 0x2e
 80069e4:	d10a      	bne.n	80069fc <_svfiprintf_r+0x130>
 80069e6:	7863      	ldrb	r3, [r4, #1]
 80069e8:	2b2a      	cmp	r3, #42	@ 0x2a
 80069ea:	d132      	bne.n	8006a52 <_svfiprintf_r+0x186>
 80069ec:	9b03      	ldr	r3, [sp, #12]
 80069ee:	1d1a      	adds	r2, r3, #4
 80069f0:	681b      	ldr	r3, [r3, #0]
 80069f2:	9203      	str	r2, [sp, #12]
 80069f4:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80069f8:	3402      	adds	r4, #2
 80069fa:	9305      	str	r3, [sp, #20]
 80069fc:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8006ac0 <_svfiprintf_r+0x1f4>
 8006a00:	7821      	ldrb	r1, [r4, #0]
 8006a02:	2203      	movs	r2, #3
 8006a04:	4650      	mov	r0, sl
 8006a06:	f7f9 fbe3 	bl	80001d0 <memchr>
 8006a0a:	b138      	cbz	r0, 8006a1c <_svfiprintf_r+0x150>
 8006a0c:	9b04      	ldr	r3, [sp, #16]
 8006a0e:	eba0 000a 	sub.w	r0, r0, sl
 8006a12:	2240      	movs	r2, #64	@ 0x40
 8006a14:	4082      	lsls	r2, r0
 8006a16:	4313      	orrs	r3, r2
 8006a18:	3401      	adds	r4, #1
 8006a1a:	9304      	str	r3, [sp, #16]
 8006a1c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006a20:	4824      	ldr	r0, [pc, #144]	@ (8006ab4 <_svfiprintf_r+0x1e8>)
 8006a22:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8006a26:	2206      	movs	r2, #6
 8006a28:	f7f9 fbd2 	bl	80001d0 <memchr>
 8006a2c:	2800      	cmp	r0, #0
 8006a2e:	d036      	beq.n	8006a9e <_svfiprintf_r+0x1d2>
 8006a30:	4b21      	ldr	r3, [pc, #132]	@ (8006ab8 <_svfiprintf_r+0x1ec>)
 8006a32:	bb1b      	cbnz	r3, 8006a7c <_svfiprintf_r+0x1b0>
 8006a34:	9b03      	ldr	r3, [sp, #12]
 8006a36:	3307      	adds	r3, #7
 8006a38:	f023 0307 	bic.w	r3, r3, #7
 8006a3c:	3308      	adds	r3, #8
 8006a3e:	9303      	str	r3, [sp, #12]
 8006a40:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006a42:	4433      	add	r3, r6
 8006a44:	9309      	str	r3, [sp, #36]	@ 0x24
 8006a46:	e76a      	b.n	800691e <_svfiprintf_r+0x52>
 8006a48:	fb0c 3202 	mla	r2, ip, r2, r3
 8006a4c:	460c      	mov	r4, r1
 8006a4e:	2001      	movs	r0, #1
 8006a50:	e7a8      	b.n	80069a4 <_svfiprintf_r+0xd8>
 8006a52:	2300      	movs	r3, #0
 8006a54:	3401      	adds	r4, #1
 8006a56:	9305      	str	r3, [sp, #20]
 8006a58:	4619      	mov	r1, r3
 8006a5a:	f04f 0c0a 	mov.w	ip, #10
 8006a5e:	4620      	mov	r0, r4
 8006a60:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006a64:	3a30      	subs	r2, #48	@ 0x30
 8006a66:	2a09      	cmp	r2, #9
 8006a68:	d903      	bls.n	8006a72 <_svfiprintf_r+0x1a6>
 8006a6a:	2b00      	cmp	r3, #0
 8006a6c:	d0c6      	beq.n	80069fc <_svfiprintf_r+0x130>
 8006a6e:	9105      	str	r1, [sp, #20]
 8006a70:	e7c4      	b.n	80069fc <_svfiprintf_r+0x130>
 8006a72:	fb0c 2101 	mla	r1, ip, r1, r2
 8006a76:	4604      	mov	r4, r0
 8006a78:	2301      	movs	r3, #1
 8006a7a:	e7f0      	b.n	8006a5e <_svfiprintf_r+0x192>
 8006a7c:	ab03      	add	r3, sp, #12
 8006a7e:	9300      	str	r3, [sp, #0]
 8006a80:	462a      	mov	r2, r5
 8006a82:	4b0e      	ldr	r3, [pc, #56]	@ (8006abc <_svfiprintf_r+0x1f0>)
 8006a84:	a904      	add	r1, sp, #16
 8006a86:	4638      	mov	r0, r7
 8006a88:	f7fd fe98 	bl	80047bc <_printf_float>
 8006a8c:	1c42      	adds	r2, r0, #1
 8006a8e:	4606      	mov	r6, r0
 8006a90:	d1d6      	bne.n	8006a40 <_svfiprintf_r+0x174>
 8006a92:	89ab      	ldrh	r3, [r5, #12]
 8006a94:	065b      	lsls	r3, r3, #25
 8006a96:	f53f af2d 	bmi.w	80068f4 <_svfiprintf_r+0x28>
 8006a9a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8006a9c:	e72c      	b.n	80068f8 <_svfiprintf_r+0x2c>
 8006a9e:	ab03      	add	r3, sp, #12
 8006aa0:	9300      	str	r3, [sp, #0]
 8006aa2:	462a      	mov	r2, r5
 8006aa4:	4b05      	ldr	r3, [pc, #20]	@ (8006abc <_svfiprintf_r+0x1f0>)
 8006aa6:	a904      	add	r1, sp, #16
 8006aa8:	4638      	mov	r0, r7
 8006aaa:	f7fe f91f 	bl	8004cec <_printf_i>
 8006aae:	e7ed      	b.n	8006a8c <_svfiprintf_r+0x1c0>
 8006ab0:	08007598 	.word	0x08007598
 8006ab4:	080075a2 	.word	0x080075a2
 8006ab8:	080047bd 	.word	0x080047bd
 8006abc:	08006815 	.word	0x08006815
 8006ac0:	0800759e 	.word	0x0800759e

08006ac4 <__sflush_r>:
 8006ac4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8006ac8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006acc:	0716      	lsls	r6, r2, #28
 8006ace:	4605      	mov	r5, r0
 8006ad0:	460c      	mov	r4, r1
 8006ad2:	d454      	bmi.n	8006b7e <__sflush_r+0xba>
 8006ad4:	684b      	ldr	r3, [r1, #4]
 8006ad6:	2b00      	cmp	r3, #0
 8006ad8:	dc02      	bgt.n	8006ae0 <__sflush_r+0x1c>
 8006ada:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8006adc:	2b00      	cmp	r3, #0
 8006ade:	dd48      	ble.n	8006b72 <__sflush_r+0xae>
 8006ae0:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8006ae2:	2e00      	cmp	r6, #0
 8006ae4:	d045      	beq.n	8006b72 <__sflush_r+0xae>
 8006ae6:	2300      	movs	r3, #0
 8006ae8:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8006aec:	682f      	ldr	r7, [r5, #0]
 8006aee:	6a21      	ldr	r1, [r4, #32]
 8006af0:	602b      	str	r3, [r5, #0]
 8006af2:	d030      	beq.n	8006b56 <__sflush_r+0x92>
 8006af4:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8006af6:	89a3      	ldrh	r3, [r4, #12]
 8006af8:	0759      	lsls	r1, r3, #29
 8006afa:	d505      	bpl.n	8006b08 <__sflush_r+0x44>
 8006afc:	6863      	ldr	r3, [r4, #4]
 8006afe:	1ad2      	subs	r2, r2, r3
 8006b00:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8006b02:	b10b      	cbz	r3, 8006b08 <__sflush_r+0x44>
 8006b04:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8006b06:	1ad2      	subs	r2, r2, r3
 8006b08:	2300      	movs	r3, #0
 8006b0a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8006b0c:	6a21      	ldr	r1, [r4, #32]
 8006b0e:	4628      	mov	r0, r5
 8006b10:	47b0      	blx	r6
 8006b12:	1c43      	adds	r3, r0, #1
 8006b14:	89a3      	ldrh	r3, [r4, #12]
 8006b16:	d106      	bne.n	8006b26 <__sflush_r+0x62>
 8006b18:	6829      	ldr	r1, [r5, #0]
 8006b1a:	291d      	cmp	r1, #29
 8006b1c:	d82b      	bhi.n	8006b76 <__sflush_r+0xb2>
 8006b1e:	4a2a      	ldr	r2, [pc, #168]	@ (8006bc8 <__sflush_r+0x104>)
 8006b20:	410a      	asrs	r2, r1
 8006b22:	07d6      	lsls	r6, r2, #31
 8006b24:	d427      	bmi.n	8006b76 <__sflush_r+0xb2>
 8006b26:	2200      	movs	r2, #0
 8006b28:	6062      	str	r2, [r4, #4]
 8006b2a:	04d9      	lsls	r1, r3, #19
 8006b2c:	6922      	ldr	r2, [r4, #16]
 8006b2e:	6022      	str	r2, [r4, #0]
 8006b30:	d504      	bpl.n	8006b3c <__sflush_r+0x78>
 8006b32:	1c42      	adds	r2, r0, #1
 8006b34:	d101      	bne.n	8006b3a <__sflush_r+0x76>
 8006b36:	682b      	ldr	r3, [r5, #0]
 8006b38:	b903      	cbnz	r3, 8006b3c <__sflush_r+0x78>
 8006b3a:	6560      	str	r0, [r4, #84]	@ 0x54
 8006b3c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8006b3e:	602f      	str	r7, [r5, #0]
 8006b40:	b1b9      	cbz	r1, 8006b72 <__sflush_r+0xae>
 8006b42:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8006b46:	4299      	cmp	r1, r3
 8006b48:	d002      	beq.n	8006b50 <__sflush_r+0x8c>
 8006b4a:	4628      	mov	r0, r5
 8006b4c:	f7ff f9e0 	bl	8005f10 <_free_r>
 8006b50:	2300      	movs	r3, #0
 8006b52:	6363      	str	r3, [r4, #52]	@ 0x34
 8006b54:	e00d      	b.n	8006b72 <__sflush_r+0xae>
 8006b56:	2301      	movs	r3, #1
 8006b58:	4628      	mov	r0, r5
 8006b5a:	47b0      	blx	r6
 8006b5c:	4602      	mov	r2, r0
 8006b5e:	1c50      	adds	r0, r2, #1
 8006b60:	d1c9      	bne.n	8006af6 <__sflush_r+0x32>
 8006b62:	682b      	ldr	r3, [r5, #0]
 8006b64:	2b00      	cmp	r3, #0
 8006b66:	d0c6      	beq.n	8006af6 <__sflush_r+0x32>
 8006b68:	2b1d      	cmp	r3, #29
 8006b6a:	d001      	beq.n	8006b70 <__sflush_r+0xac>
 8006b6c:	2b16      	cmp	r3, #22
 8006b6e:	d11e      	bne.n	8006bae <__sflush_r+0xea>
 8006b70:	602f      	str	r7, [r5, #0]
 8006b72:	2000      	movs	r0, #0
 8006b74:	e022      	b.n	8006bbc <__sflush_r+0xf8>
 8006b76:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006b7a:	b21b      	sxth	r3, r3
 8006b7c:	e01b      	b.n	8006bb6 <__sflush_r+0xf2>
 8006b7e:	690f      	ldr	r7, [r1, #16]
 8006b80:	2f00      	cmp	r7, #0
 8006b82:	d0f6      	beq.n	8006b72 <__sflush_r+0xae>
 8006b84:	0793      	lsls	r3, r2, #30
 8006b86:	680e      	ldr	r6, [r1, #0]
 8006b88:	bf08      	it	eq
 8006b8a:	694b      	ldreq	r3, [r1, #20]
 8006b8c:	600f      	str	r7, [r1, #0]
 8006b8e:	bf18      	it	ne
 8006b90:	2300      	movne	r3, #0
 8006b92:	eba6 0807 	sub.w	r8, r6, r7
 8006b96:	608b      	str	r3, [r1, #8]
 8006b98:	f1b8 0f00 	cmp.w	r8, #0
 8006b9c:	dde9      	ble.n	8006b72 <__sflush_r+0xae>
 8006b9e:	6a21      	ldr	r1, [r4, #32]
 8006ba0:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8006ba2:	4643      	mov	r3, r8
 8006ba4:	463a      	mov	r2, r7
 8006ba6:	4628      	mov	r0, r5
 8006ba8:	47b0      	blx	r6
 8006baa:	2800      	cmp	r0, #0
 8006bac:	dc08      	bgt.n	8006bc0 <__sflush_r+0xfc>
 8006bae:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006bb2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006bb6:	81a3      	strh	r3, [r4, #12]
 8006bb8:	f04f 30ff 	mov.w	r0, #4294967295
 8006bbc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006bc0:	4407      	add	r7, r0
 8006bc2:	eba8 0800 	sub.w	r8, r8, r0
 8006bc6:	e7e7      	b.n	8006b98 <__sflush_r+0xd4>
 8006bc8:	dfbffffe 	.word	0xdfbffffe

08006bcc <_fflush_r>:
 8006bcc:	b538      	push	{r3, r4, r5, lr}
 8006bce:	690b      	ldr	r3, [r1, #16]
 8006bd0:	4605      	mov	r5, r0
 8006bd2:	460c      	mov	r4, r1
 8006bd4:	b913      	cbnz	r3, 8006bdc <_fflush_r+0x10>
 8006bd6:	2500      	movs	r5, #0
 8006bd8:	4628      	mov	r0, r5
 8006bda:	bd38      	pop	{r3, r4, r5, pc}
 8006bdc:	b118      	cbz	r0, 8006be6 <_fflush_r+0x1a>
 8006bde:	6a03      	ldr	r3, [r0, #32]
 8006be0:	b90b      	cbnz	r3, 8006be6 <_fflush_r+0x1a>
 8006be2:	f7fe fa2f 	bl	8005044 <__sinit>
 8006be6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006bea:	2b00      	cmp	r3, #0
 8006bec:	d0f3      	beq.n	8006bd6 <_fflush_r+0xa>
 8006bee:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8006bf0:	07d0      	lsls	r0, r2, #31
 8006bf2:	d404      	bmi.n	8006bfe <_fflush_r+0x32>
 8006bf4:	0599      	lsls	r1, r3, #22
 8006bf6:	d402      	bmi.n	8006bfe <_fflush_r+0x32>
 8006bf8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006bfa:	f7fe fb3a 	bl	8005272 <__retarget_lock_acquire_recursive>
 8006bfe:	4628      	mov	r0, r5
 8006c00:	4621      	mov	r1, r4
 8006c02:	f7ff ff5f 	bl	8006ac4 <__sflush_r>
 8006c06:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8006c08:	07da      	lsls	r2, r3, #31
 8006c0a:	4605      	mov	r5, r0
 8006c0c:	d4e4      	bmi.n	8006bd8 <_fflush_r+0xc>
 8006c0e:	89a3      	ldrh	r3, [r4, #12]
 8006c10:	059b      	lsls	r3, r3, #22
 8006c12:	d4e1      	bmi.n	8006bd8 <_fflush_r+0xc>
 8006c14:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006c16:	f7fe fb2d 	bl	8005274 <__retarget_lock_release_recursive>
 8006c1a:	e7dd      	b.n	8006bd8 <_fflush_r+0xc>

08006c1c <memmove>:
 8006c1c:	4288      	cmp	r0, r1
 8006c1e:	b510      	push	{r4, lr}
 8006c20:	eb01 0402 	add.w	r4, r1, r2
 8006c24:	d902      	bls.n	8006c2c <memmove+0x10>
 8006c26:	4284      	cmp	r4, r0
 8006c28:	4623      	mov	r3, r4
 8006c2a:	d807      	bhi.n	8006c3c <memmove+0x20>
 8006c2c:	1e43      	subs	r3, r0, #1
 8006c2e:	42a1      	cmp	r1, r4
 8006c30:	d008      	beq.n	8006c44 <memmove+0x28>
 8006c32:	f811 2b01 	ldrb.w	r2, [r1], #1
 8006c36:	f803 2f01 	strb.w	r2, [r3, #1]!
 8006c3a:	e7f8      	b.n	8006c2e <memmove+0x12>
 8006c3c:	4402      	add	r2, r0
 8006c3e:	4601      	mov	r1, r0
 8006c40:	428a      	cmp	r2, r1
 8006c42:	d100      	bne.n	8006c46 <memmove+0x2a>
 8006c44:	bd10      	pop	{r4, pc}
 8006c46:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8006c4a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8006c4e:	e7f7      	b.n	8006c40 <memmove+0x24>

08006c50 <_sbrk_r>:
 8006c50:	b538      	push	{r3, r4, r5, lr}
 8006c52:	4d06      	ldr	r5, [pc, #24]	@ (8006c6c <_sbrk_r+0x1c>)
 8006c54:	2300      	movs	r3, #0
 8006c56:	4604      	mov	r4, r0
 8006c58:	4608      	mov	r0, r1
 8006c5a:	602b      	str	r3, [r5, #0]
 8006c5c:	f7fa fb38 	bl	80012d0 <_sbrk>
 8006c60:	1c43      	adds	r3, r0, #1
 8006c62:	d102      	bne.n	8006c6a <_sbrk_r+0x1a>
 8006c64:	682b      	ldr	r3, [r5, #0]
 8006c66:	b103      	cbz	r3, 8006c6a <_sbrk_r+0x1a>
 8006c68:	6023      	str	r3, [r4, #0]
 8006c6a:	bd38      	pop	{r3, r4, r5, pc}
 8006c6c:	2000045c 	.word	0x2000045c

08006c70 <memcpy>:
 8006c70:	440a      	add	r2, r1
 8006c72:	4291      	cmp	r1, r2
 8006c74:	f100 33ff 	add.w	r3, r0, #4294967295
 8006c78:	d100      	bne.n	8006c7c <memcpy+0xc>
 8006c7a:	4770      	bx	lr
 8006c7c:	b510      	push	{r4, lr}
 8006c7e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006c82:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006c86:	4291      	cmp	r1, r2
 8006c88:	d1f9      	bne.n	8006c7e <memcpy+0xe>
 8006c8a:	bd10      	pop	{r4, pc}

08006c8c <__assert_func>:
 8006c8c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8006c8e:	4614      	mov	r4, r2
 8006c90:	461a      	mov	r2, r3
 8006c92:	4b09      	ldr	r3, [pc, #36]	@ (8006cb8 <__assert_func+0x2c>)
 8006c94:	681b      	ldr	r3, [r3, #0]
 8006c96:	4605      	mov	r5, r0
 8006c98:	68d8      	ldr	r0, [r3, #12]
 8006c9a:	b954      	cbnz	r4, 8006cb2 <__assert_func+0x26>
 8006c9c:	4b07      	ldr	r3, [pc, #28]	@ (8006cbc <__assert_func+0x30>)
 8006c9e:	461c      	mov	r4, r3
 8006ca0:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8006ca4:	9100      	str	r1, [sp, #0]
 8006ca6:	462b      	mov	r3, r5
 8006ca8:	4905      	ldr	r1, [pc, #20]	@ (8006cc0 <__assert_func+0x34>)
 8006caa:	f000 f86f 	bl	8006d8c <fiprintf>
 8006cae:	f000 f87f 	bl	8006db0 <abort>
 8006cb2:	4b04      	ldr	r3, [pc, #16]	@ (8006cc4 <__assert_func+0x38>)
 8006cb4:	e7f4      	b.n	8006ca0 <__assert_func+0x14>
 8006cb6:	bf00      	nop
 8006cb8:	2000001c 	.word	0x2000001c
 8006cbc:	080075ee 	.word	0x080075ee
 8006cc0:	080075c0 	.word	0x080075c0
 8006cc4:	080075b3 	.word	0x080075b3

08006cc8 <_calloc_r>:
 8006cc8:	b570      	push	{r4, r5, r6, lr}
 8006cca:	fba1 5402 	umull	r5, r4, r1, r2
 8006cce:	b93c      	cbnz	r4, 8006ce0 <_calloc_r+0x18>
 8006cd0:	4629      	mov	r1, r5
 8006cd2:	f7ff f991 	bl	8005ff8 <_malloc_r>
 8006cd6:	4606      	mov	r6, r0
 8006cd8:	b928      	cbnz	r0, 8006ce6 <_calloc_r+0x1e>
 8006cda:	2600      	movs	r6, #0
 8006cdc:	4630      	mov	r0, r6
 8006cde:	bd70      	pop	{r4, r5, r6, pc}
 8006ce0:	220c      	movs	r2, #12
 8006ce2:	6002      	str	r2, [r0, #0]
 8006ce4:	e7f9      	b.n	8006cda <_calloc_r+0x12>
 8006ce6:	462a      	mov	r2, r5
 8006ce8:	4621      	mov	r1, r4
 8006cea:	f7fe fa44 	bl	8005176 <memset>
 8006cee:	e7f5      	b.n	8006cdc <_calloc_r+0x14>

08006cf0 <__ascii_mbtowc>:
 8006cf0:	b082      	sub	sp, #8
 8006cf2:	b901      	cbnz	r1, 8006cf6 <__ascii_mbtowc+0x6>
 8006cf4:	a901      	add	r1, sp, #4
 8006cf6:	b142      	cbz	r2, 8006d0a <__ascii_mbtowc+0x1a>
 8006cf8:	b14b      	cbz	r3, 8006d0e <__ascii_mbtowc+0x1e>
 8006cfa:	7813      	ldrb	r3, [r2, #0]
 8006cfc:	600b      	str	r3, [r1, #0]
 8006cfe:	7812      	ldrb	r2, [r2, #0]
 8006d00:	1e10      	subs	r0, r2, #0
 8006d02:	bf18      	it	ne
 8006d04:	2001      	movne	r0, #1
 8006d06:	b002      	add	sp, #8
 8006d08:	4770      	bx	lr
 8006d0a:	4610      	mov	r0, r2
 8006d0c:	e7fb      	b.n	8006d06 <__ascii_mbtowc+0x16>
 8006d0e:	f06f 0001 	mvn.w	r0, #1
 8006d12:	e7f8      	b.n	8006d06 <__ascii_mbtowc+0x16>

08006d14 <_realloc_r>:
 8006d14:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006d18:	4680      	mov	r8, r0
 8006d1a:	4615      	mov	r5, r2
 8006d1c:	460c      	mov	r4, r1
 8006d1e:	b921      	cbnz	r1, 8006d2a <_realloc_r+0x16>
 8006d20:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006d24:	4611      	mov	r1, r2
 8006d26:	f7ff b967 	b.w	8005ff8 <_malloc_r>
 8006d2a:	b92a      	cbnz	r2, 8006d38 <_realloc_r+0x24>
 8006d2c:	f7ff f8f0 	bl	8005f10 <_free_r>
 8006d30:	2400      	movs	r4, #0
 8006d32:	4620      	mov	r0, r4
 8006d34:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006d38:	f000 f841 	bl	8006dbe <_malloc_usable_size_r>
 8006d3c:	4285      	cmp	r5, r0
 8006d3e:	4606      	mov	r6, r0
 8006d40:	d802      	bhi.n	8006d48 <_realloc_r+0x34>
 8006d42:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 8006d46:	d8f4      	bhi.n	8006d32 <_realloc_r+0x1e>
 8006d48:	4629      	mov	r1, r5
 8006d4a:	4640      	mov	r0, r8
 8006d4c:	f7ff f954 	bl	8005ff8 <_malloc_r>
 8006d50:	4607      	mov	r7, r0
 8006d52:	2800      	cmp	r0, #0
 8006d54:	d0ec      	beq.n	8006d30 <_realloc_r+0x1c>
 8006d56:	42b5      	cmp	r5, r6
 8006d58:	462a      	mov	r2, r5
 8006d5a:	4621      	mov	r1, r4
 8006d5c:	bf28      	it	cs
 8006d5e:	4632      	movcs	r2, r6
 8006d60:	f7ff ff86 	bl	8006c70 <memcpy>
 8006d64:	4621      	mov	r1, r4
 8006d66:	4640      	mov	r0, r8
 8006d68:	f7ff f8d2 	bl	8005f10 <_free_r>
 8006d6c:	463c      	mov	r4, r7
 8006d6e:	e7e0      	b.n	8006d32 <_realloc_r+0x1e>

08006d70 <__ascii_wctomb>:
 8006d70:	4603      	mov	r3, r0
 8006d72:	4608      	mov	r0, r1
 8006d74:	b141      	cbz	r1, 8006d88 <__ascii_wctomb+0x18>
 8006d76:	2aff      	cmp	r2, #255	@ 0xff
 8006d78:	d904      	bls.n	8006d84 <__ascii_wctomb+0x14>
 8006d7a:	228a      	movs	r2, #138	@ 0x8a
 8006d7c:	601a      	str	r2, [r3, #0]
 8006d7e:	f04f 30ff 	mov.w	r0, #4294967295
 8006d82:	4770      	bx	lr
 8006d84:	700a      	strb	r2, [r1, #0]
 8006d86:	2001      	movs	r0, #1
 8006d88:	4770      	bx	lr
	...

08006d8c <fiprintf>:
 8006d8c:	b40e      	push	{r1, r2, r3}
 8006d8e:	b503      	push	{r0, r1, lr}
 8006d90:	4601      	mov	r1, r0
 8006d92:	ab03      	add	r3, sp, #12
 8006d94:	4805      	ldr	r0, [pc, #20]	@ (8006dac <fiprintf+0x20>)
 8006d96:	f853 2b04 	ldr.w	r2, [r3], #4
 8006d9a:	6800      	ldr	r0, [r0, #0]
 8006d9c:	9301      	str	r3, [sp, #4]
 8006d9e:	f000 f83f 	bl	8006e20 <_vfiprintf_r>
 8006da2:	b002      	add	sp, #8
 8006da4:	f85d eb04 	ldr.w	lr, [sp], #4
 8006da8:	b003      	add	sp, #12
 8006daa:	4770      	bx	lr
 8006dac:	2000001c 	.word	0x2000001c

08006db0 <abort>:
 8006db0:	b508      	push	{r3, lr}
 8006db2:	2006      	movs	r0, #6
 8006db4:	f000 fa08 	bl	80071c8 <raise>
 8006db8:	2001      	movs	r0, #1
 8006dba:	f7fa fa11 	bl	80011e0 <_exit>

08006dbe <_malloc_usable_size_r>:
 8006dbe:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006dc2:	1f18      	subs	r0, r3, #4
 8006dc4:	2b00      	cmp	r3, #0
 8006dc6:	bfbc      	itt	lt
 8006dc8:	580b      	ldrlt	r3, [r1, r0]
 8006dca:	18c0      	addlt	r0, r0, r3
 8006dcc:	4770      	bx	lr

08006dce <__sfputc_r>:
 8006dce:	6893      	ldr	r3, [r2, #8]
 8006dd0:	3b01      	subs	r3, #1
 8006dd2:	2b00      	cmp	r3, #0
 8006dd4:	b410      	push	{r4}
 8006dd6:	6093      	str	r3, [r2, #8]
 8006dd8:	da08      	bge.n	8006dec <__sfputc_r+0x1e>
 8006dda:	6994      	ldr	r4, [r2, #24]
 8006ddc:	42a3      	cmp	r3, r4
 8006dde:	db01      	blt.n	8006de4 <__sfputc_r+0x16>
 8006de0:	290a      	cmp	r1, #10
 8006de2:	d103      	bne.n	8006dec <__sfputc_r+0x1e>
 8006de4:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006de8:	f000 b932 	b.w	8007050 <__swbuf_r>
 8006dec:	6813      	ldr	r3, [r2, #0]
 8006dee:	1c58      	adds	r0, r3, #1
 8006df0:	6010      	str	r0, [r2, #0]
 8006df2:	7019      	strb	r1, [r3, #0]
 8006df4:	4608      	mov	r0, r1
 8006df6:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006dfa:	4770      	bx	lr

08006dfc <__sfputs_r>:
 8006dfc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006dfe:	4606      	mov	r6, r0
 8006e00:	460f      	mov	r7, r1
 8006e02:	4614      	mov	r4, r2
 8006e04:	18d5      	adds	r5, r2, r3
 8006e06:	42ac      	cmp	r4, r5
 8006e08:	d101      	bne.n	8006e0e <__sfputs_r+0x12>
 8006e0a:	2000      	movs	r0, #0
 8006e0c:	e007      	b.n	8006e1e <__sfputs_r+0x22>
 8006e0e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006e12:	463a      	mov	r2, r7
 8006e14:	4630      	mov	r0, r6
 8006e16:	f7ff ffda 	bl	8006dce <__sfputc_r>
 8006e1a:	1c43      	adds	r3, r0, #1
 8006e1c:	d1f3      	bne.n	8006e06 <__sfputs_r+0xa>
 8006e1e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08006e20 <_vfiprintf_r>:
 8006e20:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006e24:	460d      	mov	r5, r1
 8006e26:	b09d      	sub	sp, #116	@ 0x74
 8006e28:	4614      	mov	r4, r2
 8006e2a:	4698      	mov	r8, r3
 8006e2c:	4606      	mov	r6, r0
 8006e2e:	b118      	cbz	r0, 8006e38 <_vfiprintf_r+0x18>
 8006e30:	6a03      	ldr	r3, [r0, #32]
 8006e32:	b90b      	cbnz	r3, 8006e38 <_vfiprintf_r+0x18>
 8006e34:	f7fe f906 	bl	8005044 <__sinit>
 8006e38:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8006e3a:	07d9      	lsls	r1, r3, #31
 8006e3c:	d405      	bmi.n	8006e4a <_vfiprintf_r+0x2a>
 8006e3e:	89ab      	ldrh	r3, [r5, #12]
 8006e40:	059a      	lsls	r2, r3, #22
 8006e42:	d402      	bmi.n	8006e4a <_vfiprintf_r+0x2a>
 8006e44:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8006e46:	f7fe fa14 	bl	8005272 <__retarget_lock_acquire_recursive>
 8006e4a:	89ab      	ldrh	r3, [r5, #12]
 8006e4c:	071b      	lsls	r3, r3, #28
 8006e4e:	d501      	bpl.n	8006e54 <_vfiprintf_r+0x34>
 8006e50:	692b      	ldr	r3, [r5, #16]
 8006e52:	b99b      	cbnz	r3, 8006e7c <_vfiprintf_r+0x5c>
 8006e54:	4629      	mov	r1, r5
 8006e56:	4630      	mov	r0, r6
 8006e58:	f000 f938 	bl	80070cc <__swsetup_r>
 8006e5c:	b170      	cbz	r0, 8006e7c <_vfiprintf_r+0x5c>
 8006e5e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8006e60:	07dc      	lsls	r4, r3, #31
 8006e62:	d504      	bpl.n	8006e6e <_vfiprintf_r+0x4e>
 8006e64:	f04f 30ff 	mov.w	r0, #4294967295
 8006e68:	b01d      	add	sp, #116	@ 0x74
 8006e6a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006e6e:	89ab      	ldrh	r3, [r5, #12]
 8006e70:	0598      	lsls	r0, r3, #22
 8006e72:	d4f7      	bmi.n	8006e64 <_vfiprintf_r+0x44>
 8006e74:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8006e76:	f7fe f9fd 	bl	8005274 <__retarget_lock_release_recursive>
 8006e7a:	e7f3      	b.n	8006e64 <_vfiprintf_r+0x44>
 8006e7c:	2300      	movs	r3, #0
 8006e7e:	9309      	str	r3, [sp, #36]	@ 0x24
 8006e80:	2320      	movs	r3, #32
 8006e82:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8006e86:	f8cd 800c 	str.w	r8, [sp, #12]
 8006e8a:	2330      	movs	r3, #48	@ 0x30
 8006e8c:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800703c <_vfiprintf_r+0x21c>
 8006e90:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8006e94:	f04f 0901 	mov.w	r9, #1
 8006e98:	4623      	mov	r3, r4
 8006e9a:	469a      	mov	sl, r3
 8006e9c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006ea0:	b10a      	cbz	r2, 8006ea6 <_vfiprintf_r+0x86>
 8006ea2:	2a25      	cmp	r2, #37	@ 0x25
 8006ea4:	d1f9      	bne.n	8006e9a <_vfiprintf_r+0x7a>
 8006ea6:	ebba 0b04 	subs.w	fp, sl, r4
 8006eaa:	d00b      	beq.n	8006ec4 <_vfiprintf_r+0xa4>
 8006eac:	465b      	mov	r3, fp
 8006eae:	4622      	mov	r2, r4
 8006eb0:	4629      	mov	r1, r5
 8006eb2:	4630      	mov	r0, r6
 8006eb4:	f7ff ffa2 	bl	8006dfc <__sfputs_r>
 8006eb8:	3001      	adds	r0, #1
 8006eba:	f000 80a7 	beq.w	800700c <_vfiprintf_r+0x1ec>
 8006ebe:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006ec0:	445a      	add	r2, fp
 8006ec2:	9209      	str	r2, [sp, #36]	@ 0x24
 8006ec4:	f89a 3000 	ldrb.w	r3, [sl]
 8006ec8:	2b00      	cmp	r3, #0
 8006eca:	f000 809f 	beq.w	800700c <_vfiprintf_r+0x1ec>
 8006ece:	2300      	movs	r3, #0
 8006ed0:	f04f 32ff 	mov.w	r2, #4294967295
 8006ed4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006ed8:	f10a 0a01 	add.w	sl, sl, #1
 8006edc:	9304      	str	r3, [sp, #16]
 8006ede:	9307      	str	r3, [sp, #28]
 8006ee0:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8006ee4:	931a      	str	r3, [sp, #104]	@ 0x68
 8006ee6:	4654      	mov	r4, sl
 8006ee8:	2205      	movs	r2, #5
 8006eea:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006eee:	4853      	ldr	r0, [pc, #332]	@ (800703c <_vfiprintf_r+0x21c>)
 8006ef0:	f7f9 f96e 	bl	80001d0 <memchr>
 8006ef4:	9a04      	ldr	r2, [sp, #16]
 8006ef6:	b9d8      	cbnz	r0, 8006f30 <_vfiprintf_r+0x110>
 8006ef8:	06d1      	lsls	r1, r2, #27
 8006efa:	bf44      	itt	mi
 8006efc:	2320      	movmi	r3, #32
 8006efe:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006f02:	0713      	lsls	r3, r2, #28
 8006f04:	bf44      	itt	mi
 8006f06:	232b      	movmi	r3, #43	@ 0x2b
 8006f08:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006f0c:	f89a 3000 	ldrb.w	r3, [sl]
 8006f10:	2b2a      	cmp	r3, #42	@ 0x2a
 8006f12:	d015      	beq.n	8006f40 <_vfiprintf_r+0x120>
 8006f14:	9a07      	ldr	r2, [sp, #28]
 8006f16:	4654      	mov	r4, sl
 8006f18:	2000      	movs	r0, #0
 8006f1a:	f04f 0c0a 	mov.w	ip, #10
 8006f1e:	4621      	mov	r1, r4
 8006f20:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006f24:	3b30      	subs	r3, #48	@ 0x30
 8006f26:	2b09      	cmp	r3, #9
 8006f28:	d94b      	bls.n	8006fc2 <_vfiprintf_r+0x1a2>
 8006f2a:	b1b0      	cbz	r0, 8006f5a <_vfiprintf_r+0x13a>
 8006f2c:	9207      	str	r2, [sp, #28]
 8006f2e:	e014      	b.n	8006f5a <_vfiprintf_r+0x13a>
 8006f30:	eba0 0308 	sub.w	r3, r0, r8
 8006f34:	fa09 f303 	lsl.w	r3, r9, r3
 8006f38:	4313      	orrs	r3, r2
 8006f3a:	9304      	str	r3, [sp, #16]
 8006f3c:	46a2      	mov	sl, r4
 8006f3e:	e7d2      	b.n	8006ee6 <_vfiprintf_r+0xc6>
 8006f40:	9b03      	ldr	r3, [sp, #12]
 8006f42:	1d19      	adds	r1, r3, #4
 8006f44:	681b      	ldr	r3, [r3, #0]
 8006f46:	9103      	str	r1, [sp, #12]
 8006f48:	2b00      	cmp	r3, #0
 8006f4a:	bfbb      	ittet	lt
 8006f4c:	425b      	neglt	r3, r3
 8006f4e:	f042 0202 	orrlt.w	r2, r2, #2
 8006f52:	9307      	strge	r3, [sp, #28]
 8006f54:	9307      	strlt	r3, [sp, #28]
 8006f56:	bfb8      	it	lt
 8006f58:	9204      	strlt	r2, [sp, #16]
 8006f5a:	7823      	ldrb	r3, [r4, #0]
 8006f5c:	2b2e      	cmp	r3, #46	@ 0x2e
 8006f5e:	d10a      	bne.n	8006f76 <_vfiprintf_r+0x156>
 8006f60:	7863      	ldrb	r3, [r4, #1]
 8006f62:	2b2a      	cmp	r3, #42	@ 0x2a
 8006f64:	d132      	bne.n	8006fcc <_vfiprintf_r+0x1ac>
 8006f66:	9b03      	ldr	r3, [sp, #12]
 8006f68:	1d1a      	adds	r2, r3, #4
 8006f6a:	681b      	ldr	r3, [r3, #0]
 8006f6c:	9203      	str	r2, [sp, #12]
 8006f6e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8006f72:	3402      	adds	r4, #2
 8006f74:	9305      	str	r3, [sp, #20]
 8006f76:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800704c <_vfiprintf_r+0x22c>
 8006f7a:	7821      	ldrb	r1, [r4, #0]
 8006f7c:	2203      	movs	r2, #3
 8006f7e:	4650      	mov	r0, sl
 8006f80:	f7f9 f926 	bl	80001d0 <memchr>
 8006f84:	b138      	cbz	r0, 8006f96 <_vfiprintf_r+0x176>
 8006f86:	9b04      	ldr	r3, [sp, #16]
 8006f88:	eba0 000a 	sub.w	r0, r0, sl
 8006f8c:	2240      	movs	r2, #64	@ 0x40
 8006f8e:	4082      	lsls	r2, r0
 8006f90:	4313      	orrs	r3, r2
 8006f92:	3401      	adds	r4, #1
 8006f94:	9304      	str	r3, [sp, #16]
 8006f96:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006f9a:	4829      	ldr	r0, [pc, #164]	@ (8007040 <_vfiprintf_r+0x220>)
 8006f9c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8006fa0:	2206      	movs	r2, #6
 8006fa2:	f7f9 f915 	bl	80001d0 <memchr>
 8006fa6:	2800      	cmp	r0, #0
 8006fa8:	d03f      	beq.n	800702a <_vfiprintf_r+0x20a>
 8006faa:	4b26      	ldr	r3, [pc, #152]	@ (8007044 <_vfiprintf_r+0x224>)
 8006fac:	bb1b      	cbnz	r3, 8006ff6 <_vfiprintf_r+0x1d6>
 8006fae:	9b03      	ldr	r3, [sp, #12]
 8006fb0:	3307      	adds	r3, #7
 8006fb2:	f023 0307 	bic.w	r3, r3, #7
 8006fb6:	3308      	adds	r3, #8
 8006fb8:	9303      	str	r3, [sp, #12]
 8006fba:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006fbc:	443b      	add	r3, r7
 8006fbe:	9309      	str	r3, [sp, #36]	@ 0x24
 8006fc0:	e76a      	b.n	8006e98 <_vfiprintf_r+0x78>
 8006fc2:	fb0c 3202 	mla	r2, ip, r2, r3
 8006fc6:	460c      	mov	r4, r1
 8006fc8:	2001      	movs	r0, #1
 8006fca:	e7a8      	b.n	8006f1e <_vfiprintf_r+0xfe>
 8006fcc:	2300      	movs	r3, #0
 8006fce:	3401      	adds	r4, #1
 8006fd0:	9305      	str	r3, [sp, #20]
 8006fd2:	4619      	mov	r1, r3
 8006fd4:	f04f 0c0a 	mov.w	ip, #10
 8006fd8:	4620      	mov	r0, r4
 8006fda:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006fde:	3a30      	subs	r2, #48	@ 0x30
 8006fe0:	2a09      	cmp	r2, #9
 8006fe2:	d903      	bls.n	8006fec <_vfiprintf_r+0x1cc>
 8006fe4:	2b00      	cmp	r3, #0
 8006fe6:	d0c6      	beq.n	8006f76 <_vfiprintf_r+0x156>
 8006fe8:	9105      	str	r1, [sp, #20]
 8006fea:	e7c4      	b.n	8006f76 <_vfiprintf_r+0x156>
 8006fec:	fb0c 2101 	mla	r1, ip, r1, r2
 8006ff0:	4604      	mov	r4, r0
 8006ff2:	2301      	movs	r3, #1
 8006ff4:	e7f0      	b.n	8006fd8 <_vfiprintf_r+0x1b8>
 8006ff6:	ab03      	add	r3, sp, #12
 8006ff8:	9300      	str	r3, [sp, #0]
 8006ffa:	462a      	mov	r2, r5
 8006ffc:	4b12      	ldr	r3, [pc, #72]	@ (8007048 <_vfiprintf_r+0x228>)
 8006ffe:	a904      	add	r1, sp, #16
 8007000:	4630      	mov	r0, r6
 8007002:	f7fd fbdb 	bl	80047bc <_printf_float>
 8007006:	4607      	mov	r7, r0
 8007008:	1c78      	adds	r0, r7, #1
 800700a:	d1d6      	bne.n	8006fba <_vfiprintf_r+0x19a>
 800700c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800700e:	07d9      	lsls	r1, r3, #31
 8007010:	d405      	bmi.n	800701e <_vfiprintf_r+0x1fe>
 8007012:	89ab      	ldrh	r3, [r5, #12]
 8007014:	059a      	lsls	r2, r3, #22
 8007016:	d402      	bmi.n	800701e <_vfiprintf_r+0x1fe>
 8007018:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800701a:	f7fe f92b 	bl	8005274 <__retarget_lock_release_recursive>
 800701e:	89ab      	ldrh	r3, [r5, #12]
 8007020:	065b      	lsls	r3, r3, #25
 8007022:	f53f af1f 	bmi.w	8006e64 <_vfiprintf_r+0x44>
 8007026:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8007028:	e71e      	b.n	8006e68 <_vfiprintf_r+0x48>
 800702a:	ab03      	add	r3, sp, #12
 800702c:	9300      	str	r3, [sp, #0]
 800702e:	462a      	mov	r2, r5
 8007030:	4b05      	ldr	r3, [pc, #20]	@ (8007048 <_vfiprintf_r+0x228>)
 8007032:	a904      	add	r1, sp, #16
 8007034:	4630      	mov	r0, r6
 8007036:	f7fd fe59 	bl	8004cec <_printf_i>
 800703a:	e7e4      	b.n	8007006 <_vfiprintf_r+0x1e6>
 800703c:	08007598 	.word	0x08007598
 8007040:	080075a2 	.word	0x080075a2
 8007044:	080047bd 	.word	0x080047bd
 8007048:	08006dfd 	.word	0x08006dfd
 800704c:	0800759e 	.word	0x0800759e

08007050 <__swbuf_r>:
 8007050:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007052:	460e      	mov	r6, r1
 8007054:	4614      	mov	r4, r2
 8007056:	4605      	mov	r5, r0
 8007058:	b118      	cbz	r0, 8007062 <__swbuf_r+0x12>
 800705a:	6a03      	ldr	r3, [r0, #32]
 800705c:	b90b      	cbnz	r3, 8007062 <__swbuf_r+0x12>
 800705e:	f7fd fff1 	bl	8005044 <__sinit>
 8007062:	69a3      	ldr	r3, [r4, #24]
 8007064:	60a3      	str	r3, [r4, #8]
 8007066:	89a3      	ldrh	r3, [r4, #12]
 8007068:	071a      	lsls	r2, r3, #28
 800706a:	d501      	bpl.n	8007070 <__swbuf_r+0x20>
 800706c:	6923      	ldr	r3, [r4, #16]
 800706e:	b943      	cbnz	r3, 8007082 <__swbuf_r+0x32>
 8007070:	4621      	mov	r1, r4
 8007072:	4628      	mov	r0, r5
 8007074:	f000 f82a 	bl	80070cc <__swsetup_r>
 8007078:	b118      	cbz	r0, 8007082 <__swbuf_r+0x32>
 800707a:	f04f 37ff 	mov.w	r7, #4294967295
 800707e:	4638      	mov	r0, r7
 8007080:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007082:	6823      	ldr	r3, [r4, #0]
 8007084:	6922      	ldr	r2, [r4, #16]
 8007086:	1a98      	subs	r0, r3, r2
 8007088:	6963      	ldr	r3, [r4, #20]
 800708a:	b2f6      	uxtb	r6, r6
 800708c:	4283      	cmp	r3, r0
 800708e:	4637      	mov	r7, r6
 8007090:	dc05      	bgt.n	800709e <__swbuf_r+0x4e>
 8007092:	4621      	mov	r1, r4
 8007094:	4628      	mov	r0, r5
 8007096:	f7ff fd99 	bl	8006bcc <_fflush_r>
 800709a:	2800      	cmp	r0, #0
 800709c:	d1ed      	bne.n	800707a <__swbuf_r+0x2a>
 800709e:	68a3      	ldr	r3, [r4, #8]
 80070a0:	3b01      	subs	r3, #1
 80070a2:	60a3      	str	r3, [r4, #8]
 80070a4:	6823      	ldr	r3, [r4, #0]
 80070a6:	1c5a      	adds	r2, r3, #1
 80070a8:	6022      	str	r2, [r4, #0]
 80070aa:	701e      	strb	r6, [r3, #0]
 80070ac:	6962      	ldr	r2, [r4, #20]
 80070ae:	1c43      	adds	r3, r0, #1
 80070b0:	429a      	cmp	r2, r3
 80070b2:	d004      	beq.n	80070be <__swbuf_r+0x6e>
 80070b4:	89a3      	ldrh	r3, [r4, #12]
 80070b6:	07db      	lsls	r3, r3, #31
 80070b8:	d5e1      	bpl.n	800707e <__swbuf_r+0x2e>
 80070ba:	2e0a      	cmp	r6, #10
 80070bc:	d1df      	bne.n	800707e <__swbuf_r+0x2e>
 80070be:	4621      	mov	r1, r4
 80070c0:	4628      	mov	r0, r5
 80070c2:	f7ff fd83 	bl	8006bcc <_fflush_r>
 80070c6:	2800      	cmp	r0, #0
 80070c8:	d0d9      	beq.n	800707e <__swbuf_r+0x2e>
 80070ca:	e7d6      	b.n	800707a <__swbuf_r+0x2a>

080070cc <__swsetup_r>:
 80070cc:	b538      	push	{r3, r4, r5, lr}
 80070ce:	4b29      	ldr	r3, [pc, #164]	@ (8007174 <__swsetup_r+0xa8>)
 80070d0:	4605      	mov	r5, r0
 80070d2:	6818      	ldr	r0, [r3, #0]
 80070d4:	460c      	mov	r4, r1
 80070d6:	b118      	cbz	r0, 80070e0 <__swsetup_r+0x14>
 80070d8:	6a03      	ldr	r3, [r0, #32]
 80070da:	b90b      	cbnz	r3, 80070e0 <__swsetup_r+0x14>
 80070dc:	f7fd ffb2 	bl	8005044 <__sinit>
 80070e0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80070e4:	0719      	lsls	r1, r3, #28
 80070e6:	d422      	bmi.n	800712e <__swsetup_r+0x62>
 80070e8:	06da      	lsls	r2, r3, #27
 80070ea:	d407      	bmi.n	80070fc <__swsetup_r+0x30>
 80070ec:	2209      	movs	r2, #9
 80070ee:	602a      	str	r2, [r5, #0]
 80070f0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80070f4:	81a3      	strh	r3, [r4, #12]
 80070f6:	f04f 30ff 	mov.w	r0, #4294967295
 80070fa:	e033      	b.n	8007164 <__swsetup_r+0x98>
 80070fc:	0758      	lsls	r0, r3, #29
 80070fe:	d512      	bpl.n	8007126 <__swsetup_r+0x5a>
 8007100:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8007102:	b141      	cbz	r1, 8007116 <__swsetup_r+0x4a>
 8007104:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8007108:	4299      	cmp	r1, r3
 800710a:	d002      	beq.n	8007112 <__swsetup_r+0x46>
 800710c:	4628      	mov	r0, r5
 800710e:	f7fe feff 	bl	8005f10 <_free_r>
 8007112:	2300      	movs	r3, #0
 8007114:	6363      	str	r3, [r4, #52]	@ 0x34
 8007116:	89a3      	ldrh	r3, [r4, #12]
 8007118:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800711c:	81a3      	strh	r3, [r4, #12]
 800711e:	2300      	movs	r3, #0
 8007120:	6063      	str	r3, [r4, #4]
 8007122:	6923      	ldr	r3, [r4, #16]
 8007124:	6023      	str	r3, [r4, #0]
 8007126:	89a3      	ldrh	r3, [r4, #12]
 8007128:	f043 0308 	orr.w	r3, r3, #8
 800712c:	81a3      	strh	r3, [r4, #12]
 800712e:	6923      	ldr	r3, [r4, #16]
 8007130:	b94b      	cbnz	r3, 8007146 <__swsetup_r+0x7a>
 8007132:	89a3      	ldrh	r3, [r4, #12]
 8007134:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8007138:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800713c:	d003      	beq.n	8007146 <__swsetup_r+0x7a>
 800713e:	4621      	mov	r1, r4
 8007140:	4628      	mov	r0, r5
 8007142:	f000 f883 	bl	800724c <__smakebuf_r>
 8007146:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800714a:	f013 0201 	ands.w	r2, r3, #1
 800714e:	d00a      	beq.n	8007166 <__swsetup_r+0x9a>
 8007150:	2200      	movs	r2, #0
 8007152:	60a2      	str	r2, [r4, #8]
 8007154:	6962      	ldr	r2, [r4, #20]
 8007156:	4252      	negs	r2, r2
 8007158:	61a2      	str	r2, [r4, #24]
 800715a:	6922      	ldr	r2, [r4, #16]
 800715c:	b942      	cbnz	r2, 8007170 <__swsetup_r+0xa4>
 800715e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8007162:	d1c5      	bne.n	80070f0 <__swsetup_r+0x24>
 8007164:	bd38      	pop	{r3, r4, r5, pc}
 8007166:	0799      	lsls	r1, r3, #30
 8007168:	bf58      	it	pl
 800716a:	6962      	ldrpl	r2, [r4, #20]
 800716c:	60a2      	str	r2, [r4, #8]
 800716e:	e7f4      	b.n	800715a <__swsetup_r+0x8e>
 8007170:	2000      	movs	r0, #0
 8007172:	e7f7      	b.n	8007164 <__swsetup_r+0x98>
 8007174:	2000001c 	.word	0x2000001c

08007178 <_raise_r>:
 8007178:	291f      	cmp	r1, #31
 800717a:	b538      	push	{r3, r4, r5, lr}
 800717c:	4605      	mov	r5, r0
 800717e:	460c      	mov	r4, r1
 8007180:	d904      	bls.n	800718c <_raise_r+0x14>
 8007182:	2316      	movs	r3, #22
 8007184:	6003      	str	r3, [r0, #0]
 8007186:	f04f 30ff 	mov.w	r0, #4294967295
 800718a:	bd38      	pop	{r3, r4, r5, pc}
 800718c:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800718e:	b112      	cbz	r2, 8007196 <_raise_r+0x1e>
 8007190:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8007194:	b94b      	cbnz	r3, 80071aa <_raise_r+0x32>
 8007196:	4628      	mov	r0, r5
 8007198:	f000 f830 	bl	80071fc <_getpid_r>
 800719c:	4622      	mov	r2, r4
 800719e:	4601      	mov	r1, r0
 80071a0:	4628      	mov	r0, r5
 80071a2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80071a6:	f000 b817 	b.w	80071d8 <_kill_r>
 80071aa:	2b01      	cmp	r3, #1
 80071ac:	d00a      	beq.n	80071c4 <_raise_r+0x4c>
 80071ae:	1c59      	adds	r1, r3, #1
 80071b0:	d103      	bne.n	80071ba <_raise_r+0x42>
 80071b2:	2316      	movs	r3, #22
 80071b4:	6003      	str	r3, [r0, #0]
 80071b6:	2001      	movs	r0, #1
 80071b8:	e7e7      	b.n	800718a <_raise_r+0x12>
 80071ba:	2100      	movs	r1, #0
 80071bc:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 80071c0:	4620      	mov	r0, r4
 80071c2:	4798      	blx	r3
 80071c4:	2000      	movs	r0, #0
 80071c6:	e7e0      	b.n	800718a <_raise_r+0x12>

080071c8 <raise>:
 80071c8:	4b02      	ldr	r3, [pc, #8]	@ (80071d4 <raise+0xc>)
 80071ca:	4601      	mov	r1, r0
 80071cc:	6818      	ldr	r0, [r3, #0]
 80071ce:	f7ff bfd3 	b.w	8007178 <_raise_r>
 80071d2:	bf00      	nop
 80071d4:	2000001c 	.word	0x2000001c

080071d8 <_kill_r>:
 80071d8:	b538      	push	{r3, r4, r5, lr}
 80071da:	4d07      	ldr	r5, [pc, #28]	@ (80071f8 <_kill_r+0x20>)
 80071dc:	2300      	movs	r3, #0
 80071de:	4604      	mov	r4, r0
 80071e0:	4608      	mov	r0, r1
 80071e2:	4611      	mov	r1, r2
 80071e4:	602b      	str	r3, [r5, #0]
 80071e6:	f7f9 ffeb 	bl	80011c0 <_kill>
 80071ea:	1c43      	adds	r3, r0, #1
 80071ec:	d102      	bne.n	80071f4 <_kill_r+0x1c>
 80071ee:	682b      	ldr	r3, [r5, #0]
 80071f0:	b103      	cbz	r3, 80071f4 <_kill_r+0x1c>
 80071f2:	6023      	str	r3, [r4, #0]
 80071f4:	bd38      	pop	{r3, r4, r5, pc}
 80071f6:	bf00      	nop
 80071f8:	2000045c 	.word	0x2000045c

080071fc <_getpid_r>:
 80071fc:	f7f9 bfd8 	b.w	80011b0 <_getpid>

08007200 <__swhatbuf_r>:
 8007200:	b570      	push	{r4, r5, r6, lr}
 8007202:	460c      	mov	r4, r1
 8007204:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007208:	2900      	cmp	r1, #0
 800720a:	b096      	sub	sp, #88	@ 0x58
 800720c:	4615      	mov	r5, r2
 800720e:	461e      	mov	r6, r3
 8007210:	da0d      	bge.n	800722e <__swhatbuf_r+0x2e>
 8007212:	89a3      	ldrh	r3, [r4, #12]
 8007214:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8007218:	f04f 0100 	mov.w	r1, #0
 800721c:	bf14      	ite	ne
 800721e:	2340      	movne	r3, #64	@ 0x40
 8007220:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8007224:	2000      	movs	r0, #0
 8007226:	6031      	str	r1, [r6, #0]
 8007228:	602b      	str	r3, [r5, #0]
 800722a:	b016      	add	sp, #88	@ 0x58
 800722c:	bd70      	pop	{r4, r5, r6, pc}
 800722e:	466a      	mov	r2, sp
 8007230:	f000 f848 	bl	80072c4 <_fstat_r>
 8007234:	2800      	cmp	r0, #0
 8007236:	dbec      	blt.n	8007212 <__swhatbuf_r+0x12>
 8007238:	9901      	ldr	r1, [sp, #4]
 800723a:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800723e:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8007242:	4259      	negs	r1, r3
 8007244:	4159      	adcs	r1, r3
 8007246:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800724a:	e7eb      	b.n	8007224 <__swhatbuf_r+0x24>

0800724c <__smakebuf_r>:
 800724c:	898b      	ldrh	r3, [r1, #12]
 800724e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007250:	079d      	lsls	r5, r3, #30
 8007252:	4606      	mov	r6, r0
 8007254:	460c      	mov	r4, r1
 8007256:	d507      	bpl.n	8007268 <__smakebuf_r+0x1c>
 8007258:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800725c:	6023      	str	r3, [r4, #0]
 800725e:	6123      	str	r3, [r4, #16]
 8007260:	2301      	movs	r3, #1
 8007262:	6163      	str	r3, [r4, #20]
 8007264:	b003      	add	sp, #12
 8007266:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007268:	ab01      	add	r3, sp, #4
 800726a:	466a      	mov	r2, sp
 800726c:	f7ff ffc8 	bl	8007200 <__swhatbuf_r>
 8007270:	9f00      	ldr	r7, [sp, #0]
 8007272:	4605      	mov	r5, r0
 8007274:	4639      	mov	r1, r7
 8007276:	4630      	mov	r0, r6
 8007278:	f7fe febe 	bl	8005ff8 <_malloc_r>
 800727c:	b948      	cbnz	r0, 8007292 <__smakebuf_r+0x46>
 800727e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007282:	059a      	lsls	r2, r3, #22
 8007284:	d4ee      	bmi.n	8007264 <__smakebuf_r+0x18>
 8007286:	f023 0303 	bic.w	r3, r3, #3
 800728a:	f043 0302 	orr.w	r3, r3, #2
 800728e:	81a3      	strh	r3, [r4, #12]
 8007290:	e7e2      	b.n	8007258 <__smakebuf_r+0xc>
 8007292:	89a3      	ldrh	r3, [r4, #12]
 8007294:	6020      	str	r0, [r4, #0]
 8007296:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800729a:	81a3      	strh	r3, [r4, #12]
 800729c:	9b01      	ldr	r3, [sp, #4]
 800729e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 80072a2:	b15b      	cbz	r3, 80072bc <__smakebuf_r+0x70>
 80072a4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80072a8:	4630      	mov	r0, r6
 80072aa:	f000 f81d 	bl	80072e8 <_isatty_r>
 80072ae:	b128      	cbz	r0, 80072bc <__smakebuf_r+0x70>
 80072b0:	89a3      	ldrh	r3, [r4, #12]
 80072b2:	f023 0303 	bic.w	r3, r3, #3
 80072b6:	f043 0301 	orr.w	r3, r3, #1
 80072ba:	81a3      	strh	r3, [r4, #12]
 80072bc:	89a3      	ldrh	r3, [r4, #12]
 80072be:	431d      	orrs	r5, r3
 80072c0:	81a5      	strh	r5, [r4, #12]
 80072c2:	e7cf      	b.n	8007264 <__smakebuf_r+0x18>

080072c4 <_fstat_r>:
 80072c4:	b538      	push	{r3, r4, r5, lr}
 80072c6:	4d07      	ldr	r5, [pc, #28]	@ (80072e4 <_fstat_r+0x20>)
 80072c8:	2300      	movs	r3, #0
 80072ca:	4604      	mov	r4, r0
 80072cc:	4608      	mov	r0, r1
 80072ce:	4611      	mov	r1, r2
 80072d0:	602b      	str	r3, [r5, #0]
 80072d2:	f7f9 ffd5 	bl	8001280 <_fstat>
 80072d6:	1c43      	adds	r3, r0, #1
 80072d8:	d102      	bne.n	80072e0 <_fstat_r+0x1c>
 80072da:	682b      	ldr	r3, [r5, #0]
 80072dc:	b103      	cbz	r3, 80072e0 <_fstat_r+0x1c>
 80072de:	6023      	str	r3, [r4, #0]
 80072e0:	bd38      	pop	{r3, r4, r5, pc}
 80072e2:	bf00      	nop
 80072e4:	2000045c 	.word	0x2000045c

080072e8 <_isatty_r>:
 80072e8:	b538      	push	{r3, r4, r5, lr}
 80072ea:	4d06      	ldr	r5, [pc, #24]	@ (8007304 <_isatty_r+0x1c>)
 80072ec:	2300      	movs	r3, #0
 80072ee:	4604      	mov	r4, r0
 80072f0:	4608      	mov	r0, r1
 80072f2:	602b      	str	r3, [r5, #0]
 80072f4:	f7f9 ffd4 	bl	80012a0 <_isatty>
 80072f8:	1c43      	adds	r3, r0, #1
 80072fa:	d102      	bne.n	8007302 <_isatty_r+0x1a>
 80072fc:	682b      	ldr	r3, [r5, #0]
 80072fe:	b103      	cbz	r3, 8007302 <_isatty_r+0x1a>
 8007300:	6023      	str	r3, [r4, #0]
 8007302:	bd38      	pop	{r3, r4, r5, pc}
 8007304:	2000045c 	.word	0x2000045c

08007308 <_init>:
 8007308:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800730a:	bf00      	nop
 800730c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800730e:	bc08      	pop	{r3}
 8007310:	469e      	mov	lr, r3
 8007312:	4770      	bx	lr

08007314 <_fini>:
 8007314:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007316:	bf00      	nop
 8007318:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800731a:	bc08      	pop	{r3}
 800731c:	469e      	mov	lr, r3
 800731e:	4770      	bx	lr
