

================================================================
== Vitis HLS Report for 'xFApplyMask3x3_3_s'
================================================================
* Date:           Thu Mar 25 14:57:15 2021

* Version:        2020.1.1 (Build 2960000 on Wed Aug 05 23:18:37 MDT 2020)
* Project:        cornerTracker
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 6.67 ns | 3.392 ns |   1.80 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+----------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
    |   min   |   max   |    min    |    max    | min | max |   Type   |
    +---------+---------+-----------+-----------+-----+-----+----------+
    |        4|        4| 26.668 ns | 26.668 ns |    1|    1| function |
    +---------+---------+-----------+-----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.58>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%p_i22_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_i22"   --->   Operation 6 'read' 'p_i22_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%p_i21_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_i21"   --->   Operation 7 'read' 'p_i21_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%p_i20_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_i20"   --->   Operation 8 'read' 'p_i20_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%p_i12_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_i12"   --->   Operation 9 'read' 'p_i12_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%p_i11_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_i11"   --->   Operation 10 'read' 'p_i11_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%p_i10_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_i10"   --->   Operation 11 'read' 'p_i10_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%p_i02_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_i02"   --->   Operation 12 'read' 'p_i02_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%p_i01_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_i01"   --->   Operation 13 'read' 'p_i01_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%p_i00_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_i00"   --->   Operation 14 'read' 'p_i00_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%sext_ln215 = sext i16 %p_i00_read"   --->   Operation 15 'sext' 'sext_ln215' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%sext_ln215_1 = sext i16 %p_i02_read"   --->   Operation 16 'sext' 'sext_ln215_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.85ns)   --->   "%add_ln1350 = add i17 %sext_ln215_1, i17 %sext_ln215"   --->   Operation 17 'add' 'add_ln1350' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%sext_ln215_2 = sext i16 %p_i20_read"   --->   Operation 18 'sext' 'sext_ln215_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%sext_ln215_3 = sext i16 %p_i22_read"   --->   Operation 19 'sext' 'sext_ln215_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.85ns)   --->   "%add_ln1350_1 = add i17 %sext_ln215_3, i17 %sext_ln215_2"   --->   Operation 20 'add' 'add_ln1350_1' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%sext_ln215_4 = sext i16 %p_i01_read"   --->   Operation 21 'sext' 'sext_ln215_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%sext_ln215_5 = sext i16 %p_i10_read"   --->   Operation 22 'sext' 'sext_ln215_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.85ns)   --->   "%add_ln1350_2 = add i17 %sext_ln215_5, i17 %sext_ln215_4"   --->   Operation 23 'add' 'add_ln1350_2' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%sext_ln215_6 = sext i16 %p_i12_read"   --->   Operation 24 'sext' 'sext_ln215_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%sext_ln215_7 = sext i16 %p_i21_read"   --->   Operation 25 'sext' 'sext_ln215_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.85ns)   --->   "%add_ln1350_3 = add i17 %sext_ln215_7, i17 %sext_ln215_6"   --->   Operation 26 'add' 'add_ln1350_3' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%sext_ln69 = sext i17 %add_ln1350"   --->   Operation 27 'sext' 'sext_ln69' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%sext_ln69_1 = sext i17 %add_ln1350_1"   --->   Operation 28 'sext' 'sext_ln69_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.86ns)   --->   "%add_ln69 = add i18 %sext_ln69_1, i18 %sext_ln69"   --->   Operation 29 'add' 'add_ln69' <Predicate = true> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%sext_ln69_2 = sext i17 %add_ln1350_2"   --->   Operation 30 'sext' 'sext_ln69_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%sext_ln69_3 = sext i17 %add_ln1350_3"   --->   Operation 31 'sext' 'sext_ln69_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.86ns)   --->   "%add_ln69_1 = add i18 %sext_ln69_3, i18 %sext_ln69_2"   --->   Operation 32 'add' 'add_ln69_1' <Predicate = true> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%sext_ln215_8 = sext i18 %add_ln69"   --->   Operation 33 'sext' 'sext_ln215_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%sext_ln215_9 = sext i18 %add_ln69_1"   --->   Operation 34 'sext' 'sext_ln215_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.87ns)   --->   "%add_ln1350_4 = add i19 %sext_ln215_9, i19 %sext_ln215_8"   --->   Operation 35 'add' 'add_ln1350_4' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 3.39>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%sext_ln215_10 = sext i19 %add_ln1350_4"   --->   Operation 36 'sext' 'sext_ln215_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%sext_ln215_11 = sext i16 %p_i11_read"   --->   Operation 37 'sext' 'sext_ln215_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (2.39ns) (grouped into DSP with root node mul_ln1501)   --->   "%add_ln1350_5 = add i20 %sext_ln215_10, i20 %sext_ln215_11"   --->   Operation 38 'add' 'add_ln1350_5' <Predicate = true> <Delay = 2.39> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 39 [1/1] (0.00ns) (grouped into DSP with root node mul_ln1501)   --->   "%sext_ln1501 = sext i20 %add_ln1350_5"   --->   Operation 39 'sext' 'sext_ln1501' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [4/4] (0.99ns) (root node of the DSP)   --->   "%mul_ln1501 = mul i31 %sext_ln1501, i31"   --->   Operation 40 'mul' 'mul_ln1501' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 0.99>
ST_3 : Operation 41 [3/4] (0.99ns) (root node of the DSP)   --->   "%mul_ln1501 = mul i31 %sext_ln1501, i31"   --->   Operation 41 'mul' 'mul_ln1501' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 0.99>
ST_4 : Operation 42 [2/4] (0.99ns) (root node of the DSP)   --->   "%mul_ln1501 = mul i31 %sext_ln1501, i31"   --->   Operation 42 'mul' 'mul_ln1501' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 43 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1501 = mul i31 %sext_ln1501, i31"   --->   Operation 43 'mul' 'mul_ln1501' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 44 [1/1] (0.00ns)   --->   "%res_V = partselect i16 @_ssdm_op_PartSelect.i16.i31.i32.i32, i31 %mul_ln1501, i32, i32"   --->   Operation 44 'partselect' 'res_V' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 45 [1/1] (0.00ns)   --->   "%ret_ln75 = ret i16 %res_V" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/imgproc/xf_box_filter.hpp:75]   --->   Operation 45 'ret' 'ret_ln75' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 6.67ns, clock uncertainty: 1.8ns.

 <State 1>: 2.59ns
The critical path consists of the following:
	wire read on port 'p_i22' [10]  (0 ns)
	'add' operation ('add_ln1350_1') [24]  (0.853 ns)
	'add' operation ('add_ln69') [33]  (0.863 ns)
	'add' operation ('add_ln1350_4') [39]  (0.873 ns)

 <State 2>: 3.39ns
The critical path consists of the following:
	'add' operation of DSP[44] ('add_ln1350_5') [42]  (2.4 ns)
	'mul' operation of DSP[44] ('mul_ln1501') [44]  (0.996 ns)

 <State 3>: 0.996ns
The critical path consists of the following:
	'mul' operation of DSP[44] ('mul_ln1501') [44]  (0.996 ns)

 <State 4>: 0.996ns
The critical path consists of the following:
	'mul' operation of DSP[44] ('mul_ln1501') [44]  (0.996 ns)

 <State 5>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
