<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.2 Trace  (nt64)</twExecVer><twCopyright>Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>D:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -filter
D:/work/serio-pj/hw/prototype/ise/serio_proto/iseconfig/filter.filter -intstyle
ise -v 3 -s 4 -n 3 -fastpaths -xml top_preroute.twx top_map.ncd -o
top_preroute.twr top.pcf -ucf top.ucf

</twCmdLine><twDesign>top_map.ncd</twDesign><twDesignPath>top_map.ncd</twDesignPath><twPCF>top.pcf</twPCF><twPcfPath>top.pcf</twPcfPath><twDevInfo arch="spartan3e" pkg="vq100"><twDevName>xc3s500e</twDevName><twSpeedGrade>-4</twSpeedGrade><twSpeedVer>PRODUCTION 1.27 2012-07-09</twSpeedVer></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twWarn anchorID="2">WARNING:Timing:3175 - xipMCLK does not clock data to xonCAM_RESET</twWarn><twWarn anchorID="3">WARNING:Timing:3225 - Timing constraint COMP &quot;xonCAM_RESET&quot; OFFSET = OUT 100 ns AFTER COMP &quot;xipMCLK&quot;; ignored during timing analysis</twWarn><twInfo anchorID="4">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="5">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="6">INFO:Timing:3284 - This timing report was generated using estimated delay information.  For accurate numbers, please refer to the post Place and Route timing report.</twInfo><twInfo anchorID="7">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twInfo anchorID="8">INFO:Timing:3390 - This architecture does not support a default System Jitter value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock Uncertainty calculation.</twInfo><twInfo anchorID="9">INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 'Phase Error' calculations, these terms will be zero in the Clock Uncertainty calculation.  Please make appropriate modification to SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase Error.</twInfo><twBody><twVerboseRpt><twConst anchorID="10" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="TIMESPEC TS1 = PERIOD &quot;xipMCLK&quot; 100 ns HIGH 50%;" ScopeName="">TS1 = PERIOD TIMEGRP &quot;xipMCLK&quot; 100 ns HIGH 50%;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>20.000</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point clock_reset/i_reset_sync/ff2_0 (SLICEL.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="11"><twConstPath anchorID="12" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>98.952</twSlack><twSrc BELType="FF">clock_reset/i_reset_sync/ff1_0</twSrc><twDest BELType="FF">clock_reset/i_reset_sync/ff2_0</twDest><twTotPathDel>1.048</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>100.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="10"><twSrc BELType='FF'>clock_reset/i_reset_sync/ff1_0</twSrc><twDest BELType='FF'>clock_reset/i_reset_sync/ff2_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICEL.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clock_reset/w_buffered_ref</twSrcClk><twPathDel><twSite>SLICEL.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.587</twDelInfo><twComp>clock_reset/i_reset_sync/ff1&lt;0&gt;</twComp><twBEL>clock_reset/i_reset_sync/ff1_0</twBEL></twPathDel><twPathDel><twSite>SLICEL.BY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>clock_reset/i_reset_sync/ff1&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICEL.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.361</twDelInfo><twComp>clock_reset/i_reset_sync/ff2&lt;0&gt;</twComp><twBEL>clock_reset/i_reset_sync/ff2_0</twBEL></twPathDel><twLogDel>0.948</twLogDel><twRouteDel>0.100</twRouteDel><twTotDel>1.048</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="100.000">clock_reset/w_buffered_ref</twDestClk><twPctLog>90.5</twPctLog><twPctRoute>9.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS1 = PERIOD TIMEGRP &quot;xipMCLK&quot; 100 ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point clock_reset/i_reset_sync/ff2_0 (SLICEL.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="13"><twConstPath anchorID="14" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.705</twSlack><twSrc BELType="FF">clock_reset/i_reset_sync/ff1_0</twSrc><twDest BELType="FF">clock_reset/i_reset_sync/ff2_0</twDest><twTotPathDel>0.705</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="10"><twSrc BELType='FF'>clock_reset/i_reset_sync/ff1_0</twSrc><twDest BELType='FF'>clock_reset/i_reset_sync/ff2_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICEL.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="100.000">clock_reset/w_buffered_ref</twSrcClk><twPathDel><twSite>SLICEL.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.470</twDelInfo><twComp>clock_reset/i_reset_sync/ff1&lt;0&gt;</twComp><twBEL>clock_reset/i_reset_sync/ff1_0</twBEL></twPathDel><twPathDel><twSite>SLICEL.BY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">0.100</twDelInfo><twComp>clock_reset/i_reset_sync/ff1&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICEL.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.135</twDelInfo><twComp>clock_reset/i_reset_sync/ff2&lt;0&gt;</twComp><twBEL>clock_reset/i_reset_sync/ff2_0</twBEL></twPathDel><twLogDel>0.605</twLogDel><twRouteDel>0.100</twRouteDel><twTotDel>0.705</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="100.000">clock_reset/w_buffered_ref</twDestClk><twPctLog>85.8</twPctLog><twPctRoute>14.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="15"><twPinLimitBanner>Component Switching Limit Checks: TS1 = PERIOD TIMEGRP &quot;xipMCLK&quot; 100 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="16" type="MINPERIOD" name="Tdcmpfx" slack="16.933" period="20.000" constraintValue="20.000" deviceLimit="3.067" freqLimit="326.052" physResource="clock_reset/dcm_pll/DCM_SP_INST/CLKFX" logResource="clock_reset/dcm_pll/DCM_SP_INST/CLKFX" locationPin="DCM.CLKFX" clockNet="clock_reset/dcm_pll/CLKFX_BUF"/><twPinLimit anchorID="17" type="MINLOWPULSE" name="Tdcmpw_CLKIN_10_25" slack="80.000" period="100.000" constraintValue="50.000" deviceLimit="10.000" physResource="clock_reset/dcm_pll/DCM_SP_INST/CLKIN" logResource="clock_reset/dcm_pll/DCM_SP_INST/CLKIN" locationPin="DCM.CLKIN" clockNet="clock_reset/w_buffered_ref"/><twPinLimit anchorID="18" type="MINHIGHPULSE" name="Tdcmpw_CLKIN_10_25" slack="80.000" period="100.000" constraintValue="50.000" deviceLimit="10.000" physResource="clock_reset/dcm_pll/DCM_SP_INST/CLKIN" logResource="clock_reset/dcm_pll/DCM_SP_INST/CLKIN" locationPin="DCM.CLKIN" clockNet="clock_reset/w_buffered_ref"/></twPinLimitRpt></twConst><twConst anchorID="19" twConstType="PERIOD" ><twConstHead uID="2"><twConstName UCFConstName="TIMESPEC TS2 = PERIOD &quot;xipCAM_PCLK&quot; 30 ns HIGH 50%;" ScopeName="">TS2 = PERIOD TIMEGRP &quot;xipCAM_PCLK&quot; 30 ns HIGH 50%;</twConstName><twItemCnt>13902</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>590</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>7.337</twMinPer></twConstHead><twPathRptBanner iPaths="158" iCriticalPaths="0" sType="EndPoint">Paths for end point line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s3_noinit.ram/dpram.dp1x1.ram.A (RAMB16.ENA), 158 paths
</twPathRptBanner><twPathRpt anchorID="20"><twConstPath anchorID="21" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>22.663</twSlack><twSrc BELType="FF">line_buffer/sync_line_addr/ff2_0</twSrc><twDest BELType="RAM">line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s3_noinit.ram/dpram.dp1x1.ram.A</twDest><twTotPathDel>7.337</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="11"><twSrc BELType='FF'>line_buffer/sync_line_addr/ff2_0</twSrc><twDest BELType='RAM'>line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s3_noinit.ram/dpram.dp1x1.ram.A</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICEL.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">w_pixelclk</twSrcClk><twPathDel><twSite>SLICEL.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.587</twDelInfo><twComp>line_buffer/sync_line_addr/ff2&lt;1&gt;</twComp><twBEL>line_buffer/sync_line_addr/ff2_0</twBEL></twPathDel><twPathDel><twSite>SLICEL.F1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>line_buffer/sync_line_addr/ff2&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICEL.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.162</twDelInfo><twComp>line_buffer/w_capture_area_addsub0000&lt;0&gt;</twComp><twBEL>line_buffer/Madd_w_capture_area_addsub0000_lut&lt;0&gt;</twBEL><twBEL>line_buffer/Madd_w_capture_area_addsub0000_cy&lt;0&gt;</twBEL><twBEL>line_buffer/Madd_w_capture_area_addsub0000_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICEL.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>line_buffer/Madd_w_capture_area_addsub0000_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICEL.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>line_buffer/w_capture_area_addsub0000&lt;2&gt;</twComp><twBEL>line_buffer/Madd_w_capture_area_addsub0000_cy&lt;2&gt;</twBEL><twBEL>line_buffer/Madd_w_capture_area_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICEL.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>line_buffer/Madd_w_capture_area_addsub0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICEL.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>line_buffer/w_capture_area_addsub0000&lt;4&gt;</twComp><twBEL>line_buffer/Madd_w_capture_area_addsub0000_cy&lt;4&gt;</twBEL><twBEL>line_buffer/Madd_w_capture_area_addsub0000_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICEL.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>line_buffer/Madd_w_capture_area_addsub0000_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICEL.Y</twSite><twDelType>Tciny</twDelType><twDelInfo twEdge="twRising">0.869</twDelInfo><twComp>line_buffer/w_capture_area_addsub0000&lt;6&gt;</twComp><twBEL>line_buffer/Madd_w_capture_area_addsub0000_cy&lt;6&gt;</twBEL><twBEL>line_buffer/Madd_w_capture_area_addsub0000_xor&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICEL.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>line_buffer/w_capture_area_addsub0000&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICEL.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">1.001</twDelInfo><twComp>line_buffer/Mcompar_w_capture_area_cmp_lt0000_cy&lt;7&gt;</twComp><twBEL>line_buffer/Mcompar_w_capture_area_cmp_lt0000_lut&lt;7&gt;</twBEL><twBEL>line_buffer/Mcompar_w_capture_area_cmp_lt0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICEL.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>line_buffer/Mcompar_w_capture_area_cmp_lt0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICEL.XB</twSite><twDelType>Tcinxb</twDelType><twDelInfo twEdge="twRising">0.404</twDelInfo><twComp>line_buffer/Mcompar_w_capture_area_cmp_lt0000_cy&lt;8&gt;</twComp><twBEL>line_buffer/Mcompar_w_capture_area_cmp_lt0000_cy&lt;8&gt;</twBEL></twPathDel><twPathDel><twSite>SLICEL.G2</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>line_buffer/Mcompar_w_capture_area_cmp_lt0000_cy&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICEL.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ena_array&lt;1&gt;</twComp><twBEL>line_buffer/w_fifo_write_enable1</twBEL></twPathDel><twPathDel><twSite>SLICEL.F3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>line_buffer/w_fifo_write_enable</twComp></twPathDel><twPathDel><twSite>SLICEL.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ena_array&lt;1&gt;</twComp><twBEL>line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_1_mux00001</twBEL></twPathDel><twPathDel><twSite>RAMB16.ENA</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ena_array&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16.CLKA</twSite><twDelType>Tbeck</twDelType><twDelInfo twEdge="twRising">0.770</twDelInfo><twComp>line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s3_noinit.ram/dpram.dp1x1.ram</twComp><twBEL>line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s3_noinit.ram/dpram.dp1x1.ram.A</twBEL></twPathDel><twLogDel>6.437</twLogDel><twRouteDel>0.900</twRouteDel><twTotDel>7.337</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">w_pixelclk</twDestClk><twPctLog>87.7</twPctLog><twPctRoute>12.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="22"><twConstPath anchorID="23" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>22.663</twSlack><twSrc BELType="FF">line_buffer/sync_line_size/ff2_0</twSrc><twDest BELType="RAM">line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s3_noinit.ram/dpram.dp1x1.ram.A</twDest><twTotPathDel>7.337</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="11"><twSrc BELType='FF'>line_buffer/sync_line_size/ff2_0</twSrc><twDest BELType='RAM'>line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s3_noinit.ram/dpram.dp1x1.ram.A</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICEL.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">w_pixelclk</twSrcClk><twPathDel><twSite>SLICEL.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.587</twDelInfo><twComp>line_buffer/sync_line_size/ff2&lt;1&gt;</twComp><twBEL>line_buffer/sync_line_size/ff2_0</twBEL></twPathDel><twPathDel><twSite>SLICEL.F2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>line_buffer/sync_line_size/ff2&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICEL.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.162</twDelInfo><twComp>line_buffer/w_capture_area_addsub0000&lt;0&gt;</twComp><twBEL>line_buffer/Madd_w_capture_area_addsub0000_lut&lt;0&gt;</twBEL><twBEL>line_buffer/Madd_w_capture_area_addsub0000_cy&lt;0&gt;</twBEL><twBEL>line_buffer/Madd_w_capture_area_addsub0000_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICEL.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>line_buffer/Madd_w_capture_area_addsub0000_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICEL.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>line_buffer/w_capture_area_addsub0000&lt;2&gt;</twComp><twBEL>line_buffer/Madd_w_capture_area_addsub0000_cy&lt;2&gt;</twBEL><twBEL>line_buffer/Madd_w_capture_area_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICEL.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>line_buffer/Madd_w_capture_area_addsub0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICEL.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>line_buffer/w_capture_area_addsub0000&lt;4&gt;</twComp><twBEL>line_buffer/Madd_w_capture_area_addsub0000_cy&lt;4&gt;</twBEL><twBEL>line_buffer/Madd_w_capture_area_addsub0000_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICEL.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>line_buffer/Madd_w_capture_area_addsub0000_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICEL.Y</twSite><twDelType>Tciny</twDelType><twDelInfo twEdge="twRising">0.869</twDelInfo><twComp>line_buffer/w_capture_area_addsub0000&lt;6&gt;</twComp><twBEL>line_buffer/Madd_w_capture_area_addsub0000_cy&lt;6&gt;</twBEL><twBEL>line_buffer/Madd_w_capture_area_addsub0000_xor&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICEL.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>line_buffer/w_capture_area_addsub0000&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICEL.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">1.001</twDelInfo><twComp>line_buffer/Mcompar_w_capture_area_cmp_lt0000_cy&lt;7&gt;</twComp><twBEL>line_buffer/Mcompar_w_capture_area_cmp_lt0000_lut&lt;7&gt;</twBEL><twBEL>line_buffer/Mcompar_w_capture_area_cmp_lt0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICEL.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>line_buffer/Mcompar_w_capture_area_cmp_lt0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICEL.XB</twSite><twDelType>Tcinxb</twDelType><twDelInfo twEdge="twRising">0.404</twDelInfo><twComp>line_buffer/Mcompar_w_capture_area_cmp_lt0000_cy&lt;8&gt;</twComp><twBEL>line_buffer/Mcompar_w_capture_area_cmp_lt0000_cy&lt;8&gt;</twBEL></twPathDel><twPathDel><twSite>SLICEL.G2</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>line_buffer/Mcompar_w_capture_area_cmp_lt0000_cy&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICEL.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ena_array&lt;1&gt;</twComp><twBEL>line_buffer/w_fifo_write_enable1</twBEL></twPathDel><twPathDel><twSite>SLICEL.F3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>line_buffer/w_fifo_write_enable</twComp></twPathDel><twPathDel><twSite>SLICEL.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ena_array&lt;1&gt;</twComp><twBEL>line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_1_mux00001</twBEL></twPathDel><twPathDel><twSite>RAMB16.ENA</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ena_array&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16.CLKA</twSite><twDelType>Tbeck</twDelType><twDelInfo twEdge="twRising">0.770</twDelInfo><twComp>line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s3_noinit.ram/dpram.dp1x1.ram</twComp><twBEL>line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s3_noinit.ram/dpram.dp1x1.ram.A</twBEL></twPathDel><twLogDel>6.437</twLogDel><twRouteDel>0.900</twRouteDel><twTotDel>7.337</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">w_pixelclk</twDestClk><twPctLog>87.7</twPctLog><twPctRoute>12.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="24"><twConstPath anchorID="25" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>22.663</twSlack><twSrc BELType="FF">line_buffer/sync_line_size/ff2_0</twSrc><twDest BELType="RAM">line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s3_noinit.ram/dpram.dp1x1.ram.A</twDest><twTotPathDel>7.337</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="11"><twSrc BELType='FF'>line_buffer/sync_line_size/ff2_0</twSrc><twDest BELType='RAM'>line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s3_noinit.ram/dpram.dp1x1.ram.A</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICEL.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">w_pixelclk</twSrcClk><twPathDel><twSite>SLICEL.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.587</twDelInfo><twComp>line_buffer/sync_line_size/ff2&lt;1&gt;</twComp><twBEL>line_buffer/sync_line_size/ff2_0</twBEL></twPathDel><twPathDel><twSite>SLICEL.F2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>line_buffer/sync_line_size/ff2&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICEL.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.162</twDelInfo><twComp>line_buffer/w_capture_area_addsub0000&lt;0&gt;</twComp><twBEL>line_buffer/Madd_w_capture_area_addsub0000_lut&lt;0&gt;</twBEL><twBEL>line_buffer/Madd_w_capture_area_addsub0000_cy&lt;0&gt;</twBEL><twBEL>line_buffer/Madd_w_capture_area_addsub0000_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICEL.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>line_buffer/Madd_w_capture_area_addsub0000_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICEL.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>line_buffer/w_capture_area_addsub0000&lt;2&gt;</twComp><twBEL>line_buffer/Madd_w_capture_area_addsub0000_cy&lt;2&gt;</twBEL><twBEL>line_buffer/Madd_w_capture_area_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICEL.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>line_buffer/Madd_w_capture_area_addsub0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICEL.Y</twSite><twDelType>Tciny</twDelType><twDelInfo twEdge="twRising">0.869</twDelInfo><twComp>line_buffer/w_capture_area_addsub0000&lt;4&gt;</twComp><twBEL>line_buffer/Madd_w_capture_area_addsub0000_cy&lt;4&gt;</twBEL><twBEL>line_buffer/Madd_w_capture_area_addsub0000_xor&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICEL.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>line_buffer/w_capture_area_addsub0000&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICEL.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">1.001</twDelInfo><twComp>line_buffer/Mcompar_w_capture_area_cmp_lt0000_cy&lt;5&gt;</twComp><twBEL>line_buffer/Mcompar_w_capture_area_cmp_lt0000_lut&lt;5&gt;</twBEL><twBEL>line_buffer/Mcompar_w_capture_area_cmp_lt0000_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICEL.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>line_buffer/Mcompar_w_capture_area_cmp_lt0000_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICEL.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>line_buffer/Mcompar_w_capture_area_cmp_lt0000_cy&lt;7&gt;</twComp><twBEL>line_buffer/Mcompar_w_capture_area_cmp_lt0000_cy&lt;6&gt;</twBEL><twBEL>line_buffer/Mcompar_w_capture_area_cmp_lt0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICEL.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>line_buffer/Mcompar_w_capture_area_cmp_lt0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICEL.XB</twSite><twDelType>Tcinxb</twDelType><twDelInfo twEdge="twRising">0.404</twDelInfo><twComp>line_buffer/Mcompar_w_capture_area_cmp_lt0000_cy&lt;8&gt;</twComp><twBEL>line_buffer/Mcompar_w_capture_area_cmp_lt0000_cy&lt;8&gt;</twBEL></twPathDel><twPathDel><twSite>SLICEL.G2</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>line_buffer/Mcompar_w_capture_area_cmp_lt0000_cy&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICEL.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ena_array&lt;1&gt;</twComp><twBEL>line_buffer/w_fifo_write_enable1</twBEL></twPathDel><twPathDel><twSite>SLICEL.F3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>line_buffer/w_fifo_write_enable</twComp></twPathDel><twPathDel><twSite>SLICEL.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ena_array&lt;1&gt;</twComp><twBEL>line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_1_mux00001</twBEL></twPathDel><twPathDel><twSite>RAMB16.ENA</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ena_array&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16.CLKA</twSite><twDelType>Tbeck</twDelType><twDelInfo twEdge="twRising">0.770</twDelInfo><twComp>line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s3_noinit.ram/dpram.dp1x1.ram</twComp><twBEL>line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s3_noinit.ram/dpram.dp1x1.ram.A</twBEL></twPathDel><twLogDel>6.437</twLogDel><twRouteDel>0.900</twRouteDel><twTotDel>7.337</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">w_pixelclk</twDestClk><twPctLog>87.7</twPctLog><twPctRoute>12.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="158" iCriticalPaths="0" sType="EndPoint">Paths for end point line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s3_noinit.ram/dpram.dp1x1.ram.A (RAMB16.ENA), 158 paths
</twPathRptBanner><twPathRpt anchorID="26"><twConstPath anchorID="27" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>22.663</twSlack><twSrc BELType="FF">line_buffer/sync_line_addr/ff2_0</twSrc><twDest BELType="RAM">line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s3_noinit.ram/dpram.dp1x1.ram.A</twDest><twTotPathDel>7.337</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="11"><twSrc BELType='FF'>line_buffer/sync_line_addr/ff2_0</twSrc><twDest BELType='RAM'>line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s3_noinit.ram/dpram.dp1x1.ram.A</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICEL.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">w_pixelclk</twSrcClk><twPathDel><twSite>SLICEL.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.587</twDelInfo><twComp>line_buffer/sync_line_addr/ff2&lt;1&gt;</twComp><twBEL>line_buffer/sync_line_addr/ff2_0</twBEL></twPathDel><twPathDel><twSite>SLICEL.F1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>line_buffer/sync_line_addr/ff2&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICEL.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.162</twDelInfo><twComp>line_buffer/w_capture_area_addsub0000&lt;0&gt;</twComp><twBEL>line_buffer/Madd_w_capture_area_addsub0000_lut&lt;0&gt;</twBEL><twBEL>line_buffer/Madd_w_capture_area_addsub0000_cy&lt;0&gt;</twBEL><twBEL>line_buffer/Madd_w_capture_area_addsub0000_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICEL.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>line_buffer/Madd_w_capture_area_addsub0000_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICEL.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>line_buffer/w_capture_area_addsub0000&lt;2&gt;</twComp><twBEL>line_buffer/Madd_w_capture_area_addsub0000_cy&lt;2&gt;</twBEL><twBEL>line_buffer/Madd_w_capture_area_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICEL.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>line_buffer/Madd_w_capture_area_addsub0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICEL.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>line_buffer/w_capture_area_addsub0000&lt;4&gt;</twComp><twBEL>line_buffer/Madd_w_capture_area_addsub0000_cy&lt;4&gt;</twBEL><twBEL>line_buffer/Madd_w_capture_area_addsub0000_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICEL.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>line_buffer/Madd_w_capture_area_addsub0000_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICEL.Y</twSite><twDelType>Tciny</twDelType><twDelInfo twEdge="twRising">0.869</twDelInfo><twComp>line_buffer/w_capture_area_addsub0000&lt;6&gt;</twComp><twBEL>line_buffer/Madd_w_capture_area_addsub0000_cy&lt;6&gt;</twBEL><twBEL>line_buffer/Madd_w_capture_area_addsub0000_xor&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICEL.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>line_buffer/w_capture_area_addsub0000&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICEL.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">1.001</twDelInfo><twComp>line_buffer/Mcompar_w_capture_area_cmp_lt0000_cy&lt;7&gt;</twComp><twBEL>line_buffer/Mcompar_w_capture_area_cmp_lt0000_lut&lt;7&gt;</twBEL><twBEL>line_buffer/Mcompar_w_capture_area_cmp_lt0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICEL.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>line_buffer/Mcompar_w_capture_area_cmp_lt0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICEL.XB</twSite><twDelType>Tcinxb</twDelType><twDelInfo twEdge="twRising">0.404</twDelInfo><twComp>line_buffer/Mcompar_w_capture_area_cmp_lt0000_cy&lt;8&gt;</twComp><twBEL>line_buffer/Mcompar_w_capture_area_cmp_lt0000_cy&lt;8&gt;</twBEL></twPathDel><twPathDel><twSite>SLICEL.G2</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>line_buffer/Mcompar_w_capture_area_cmp_lt0000_cy&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICEL.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ena_array&lt;1&gt;</twComp><twBEL>line_buffer/w_fifo_write_enable1</twBEL></twPathDel><twPathDel><twSite>SLICEL.G3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>line_buffer/w_fifo_write_enable</twComp></twPathDel><twPathDel><twSite>SLICEL.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ena_array&lt;0&gt;</twComp><twBEL>line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_0_mux00001</twBEL></twPathDel><twPathDel><twSite>RAMB16.ENA</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ena_array&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16.CLKA</twSite><twDelType>Tbeck</twDelType><twDelInfo twEdge="twRising">0.770</twDelInfo><twComp>line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s3_noinit.ram/dpram.dp1x1.ram</twComp><twBEL>line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s3_noinit.ram/dpram.dp1x1.ram.A</twBEL></twPathDel><twLogDel>6.437</twLogDel><twRouteDel>0.900</twRouteDel><twTotDel>7.337</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">w_pixelclk</twDestClk><twPctLog>87.7</twPctLog><twPctRoute>12.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="28"><twConstPath anchorID="29" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>22.663</twSlack><twSrc BELType="FF">line_buffer/sync_line_size/ff2_0</twSrc><twDest BELType="RAM">line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s3_noinit.ram/dpram.dp1x1.ram.A</twDest><twTotPathDel>7.337</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="11"><twSrc BELType='FF'>line_buffer/sync_line_size/ff2_0</twSrc><twDest BELType='RAM'>line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s3_noinit.ram/dpram.dp1x1.ram.A</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICEL.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">w_pixelclk</twSrcClk><twPathDel><twSite>SLICEL.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.587</twDelInfo><twComp>line_buffer/sync_line_size/ff2&lt;1&gt;</twComp><twBEL>line_buffer/sync_line_size/ff2_0</twBEL></twPathDel><twPathDel><twSite>SLICEL.F2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>line_buffer/sync_line_size/ff2&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICEL.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.162</twDelInfo><twComp>line_buffer/w_capture_area_addsub0000&lt;0&gt;</twComp><twBEL>line_buffer/Madd_w_capture_area_addsub0000_lut&lt;0&gt;</twBEL><twBEL>line_buffer/Madd_w_capture_area_addsub0000_cy&lt;0&gt;</twBEL><twBEL>line_buffer/Madd_w_capture_area_addsub0000_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICEL.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>line_buffer/Madd_w_capture_area_addsub0000_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICEL.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>line_buffer/w_capture_area_addsub0000&lt;2&gt;</twComp><twBEL>line_buffer/Madd_w_capture_area_addsub0000_cy&lt;2&gt;</twBEL><twBEL>line_buffer/Madd_w_capture_area_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICEL.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>line_buffer/Madd_w_capture_area_addsub0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICEL.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>line_buffer/w_capture_area_addsub0000&lt;4&gt;</twComp><twBEL>line_buffer/Madd_w_capture_area_addsub0000_cy&lt;4&gt;</twBEL><twBEL>line_buffer/Madd_w_capture_area_addsub0000_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICEL.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>line_buffer/Madd_w_capture_area_addsub0000_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICEL.Y</twSite><twDelType>Tciny</twDelType><twDelInfo twEdge="twRising">0.869</twDelInfo><twComp>line_buffer/w_capture_area_addsub0000&lt;6&gt;</twComp><twBEL>line_buffer/Madd_w_capture_area_addsub0000_cy&lt;6&gt;</twBEL><twBEL>line_buffer/Madd_w_capture_area_addsub0000_xor&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICEL.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>line_buffer/w_capture_area_addsub0000&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICEL.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">1.001</twDelInfo><twComp>line_buffer/Mcompar_w_capture_area_cmp_lt0000_cy&lt;7&gt;</twComp><twBEL>line_buffer/Mcompar_w_capture_area_cmp_lt0000_lut&lt;7&gt;</twBEL><twBEL>line_buffer/Mcompar_w_capture_area_cmp_lt0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICEL.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>line_buffer/Mcompar_w_capture_area_cmp_lt0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICEL.XB</twSite><twDelType>Tcinxb</twDelType><twDelInfo twEdge="twRising">0.404</twDelInfo><twComp>line_buffer/Mcompar_w_capture_area_cmp_lt0000_cy&lt;8&gt;</twComp><twBEL>line_buffer/Mcompar_w_capture_area_cmp_lt0000_cy&lt;8&gt;</twBEL></twPathDel><twPathDel><twSite>SLICEL.G2</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>line_buffer/Mcompar_w_capture_area_cmp_lt0000_cy&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICEL.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ena_array&lt;1&gt;</twComp><twBEL>line_buffer/w_fifo_write_enable1</twBEL></twPathDel><twPathDel><twSite>SLICEL.G3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>line_buffer/w_fifo_write_enable</twComp></twPathDel><twPathDel><twSite>SLICEL.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ena_array&lt;0&gt;</twComp><twBEL>line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_0_mux00001</twBEL></twPathDel><twPathDel><twSite>RAMB16.ENA</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ena_array&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16.CLKA</twSite><twDelType>Tbeck</twDelType><twDelInfo twEdge="twRising">0.770</twDelInfo><twComp>line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s3_noinit.ram/dpram.dp1x1.ram</twComp><twBEL>line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s3_noinit.ram/dpram.dp1x1.ram.A</twBEL></twPathDel><twLogDel>6.437</twLogDel><twRouteDel>0.900</twRouteDel><twTotDel>7.337</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">w_pixelclk</twDestClk><twPctLog>87.7</twPctLog><twPctRoute>12.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="30"><twConstPath anchorID="31" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>22.663</twSlack><twSrc BELType="FF">line_buffer/sync_line_size/ff2_0</twSrc><twDest BELType="RAM">line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s3_noinit.ram/dpram.dp1x1.ram.A</twDest><twTotPathDel>7.337</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="11"><twSrc BELType='FF'>line_buffer/sync_line_size/ff2_0</twSrc><twDest BELType='RAM'>line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s3_noinit.ram/dpram.dp1x1.ram.A</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICEL.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">w_pixelclk</twSrcClk><twPathDel><twSite>SLICEL.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.587</twDelInfo><twComp>line_buffer/sync_line_size/ff2&lt;1&gt;</twComp><twBEL>line_buffer/sync_line_size/ff2_0</twBEL></twPathDel><twPathDel><twSite>SLICEL.F2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>line_buffer/sync_line_size/ff2&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICEL.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.162</twDelInfo><twComp>line_buffer/w_capture_area_addsub0000&lt;0&gt;</twComp><twBEL>line_buffer/Madd_w_capture_area_addsub0000_lut&lt;0&gt;</twBEL><twBEL>line_buffer/Madd_w_capture_area_addsub0000_cy&lt;0&gt;</twBEL><twBEL>line_buffer/Madd_w_capture_area_addsub0000_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICEL.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>line_buffer/Madd_w_capture_area_addsub0000_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICEL.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>line_buffer/w_capture_area_addsub0000&lt;2&gt;</twComp><twBEL>line_buffer/Madd_w_capture_area_addsub0000_cy&lt;2&gt;</twBEL><twBEL>line_buffer/Madd_w_capture_area_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICEL.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>line_buffer/Madd_w_capture_area_addsub0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICEL.Y</twSite><twDelType>Tciny</twDelType><twDelInfo twEdge="twRising">0.869</twDelInfo><twComp>line_buffer/w_capture_area_addsub0000&lt;4&gt;</twComp><twBEL>line_buffer/Madd_w_capture_area_addsub0000_cy&lt;4&gt;</twBEL><twBEL>line_buffer/Madd_w_capture_area_addsub0000_xor&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICEL.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>line_buffer/w_capture_area_addsub0000&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICEL.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">1.001</twDelInfo><twComp>line_buffer/Mcompar_w_capture_area_cmp_lt0000_cy&lt;5&gt;</twComp><twBEL>line_buffer/Mcompar_w_capture_area_cmp_lt0000_lut&lt;5&gt;</twBEL><twBEL>line_buffer/Mcompar_w_capture_area_cmp_lt0000_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICEL.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>line_buffer/Mcompar_w_capture_area_cmp_lt0000_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICEL.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>line_buffer/Mcompar_w_capture_area_cmp_lt0000_cy&lt;7&gt;</twComp><twBEL>line_buffer/Mcompar_w_capture_area_cmp_lt0000_cy&lt;6&gt;</twBEL><twBEL>line_buffer/Mcompar_w_capture_area_cmp_lt0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICEL.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>line_buffer/Mcompar_w_capture_area_cmp_lt0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICEL.XB</twSite><twDelType>Tcinxb</twDelType><twDelInfo twEdge="twRising">0.404</twDelInfo><twComp>line_buffer/Mcompar_w_capture_area_cmp_lt0000_cy&lt;8&gt;</twComp><twBEL>line_buffer/Mcompar_w_capture_area_cmp_lt0000_cy&lt;8&gt;</twBEL></twPathDel><twPathDel><twSite>SLICEL.G2</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>line_buffer/Mcompar_w_capture_area_cmp_lt0000_cy&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICEL.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ena_array&lt;1&gt;</twComp><twBEL>line_buffer/w_fifo_write_enable1</twBEL></twPathDel><twPathDel><twSite>SLICEL.G3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>line_buffer/w_fifo_write_enable</twComp></twPathDel><twPathDel><twSite>SLICEL.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ena_array&lt;0&gt;</twComp><twBEL>line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_0_mux00001</twBEL></twPathDel><twPathDel><twSite>RAMB16.ENA</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ena_array&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16.CLKA</twSite><twDelType>Tbeck</twDelType><twDelInfo twEdge="twRising">0.770</twDelInfo><twComp>line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s3_noinit.ram/dpram.dp1x1.ram</twComp><twBEL>line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s3_noinit.ram/dpram.dp1x1.ram.A</twBEL></twPathDel><twLogDel>6.437</twLogDel><twRouteDel>0.900</twRouteDel><twTotDel>7.337</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">w_pixelclk</twDestClk><twPctLog>87.7</twPctLog><twPctRoute>12.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="158" iCriticalPaths="0" sType="EndPoint">Paths for end point line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s3_noinit.ram/dpram.dp1x1.ram.A (RAMB16.ENA), 158 paths
</twPathRptBanner><twPathRpt anchorID="32"><twConstPath anchorID="33" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>22.663</twSlack><twSrc BELType="FF">line_buffer/sync_line_addr/ff2_0</twSrc><twDest BELType="RAM">line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s3_noinit.ram/dpram.dp1x1.ram.A</twDest><twTotPathDel>7.337</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="11"><twSrc BELType='FF'>line_buffer/sync_line_addr/ff2_0</twSrc><twDest BELType='RAM'>line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s3_noinit.ram/dpram.dp1x1.ram.A</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICEL.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">w_pixelclk</twSrcClk><twPathDel><twSite>SLICEL.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.587</twDelInfo><twComp>line_buffer/sync_line_addr/ff2&lt;1&gt;</twComp><twBEL>line_buffer/sync_line_addr/ff2_0</twBEL></twPathDel><twPathDel><twSite>SLICEL.F1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>line_buffer/sync_line_addr/ff2&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICEL.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.162</twDelInfo><twComp>line_buffer/w_capture_area_addsub0000&lt;0&gt;</twComp><twBEL>line_buffer/Madd_w_capture_area_addsub0000_lut&lt;0&gt;</twBEL><twBEL>line_buffer/Madd_w_capture_area_addsub0000_cy&lt;0&gt;</twBEL><twBEL>line_buffer/Madd_w_capture_area_addsub0000_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICEL.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>line_buffer/Madd_w_capture_area_addsub0000_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICEL.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>line_buffer/w_capture_area_addsub0000&lt;2&gt;</twComp><twBEL>line_buffer/Madd_w_capture_area_addsub0000_cy&lt;2&gt;</twBEL><twBEL>line_buffer/Madd_w_capture_area_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICEL.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>line_buffer/Madd_w_capture_area_addsub0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICEL.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>line_buffer/w_capture_area_addsub0000&lt;4&gt;</twComp><twBEL>line_buffer/Madd_w_capture_area_addsub0000_cy&lt;4&gt;</twBEL><twBEL>line_buffer/Madd_w_capture_area_addsub0000_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICEL.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>line_buffer/Madd_w_capture_area_addsub0000_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICEL.Y</twSite><twDelType>Tciny</twDelType><twDelInfo twEdge="twRising">0.869</twDelInfo><twComp>line_buffer/w_capture_area_addsub0000&lt;6&gt;</twComp><twBEL>line_buffer/Madd_w_capture_area_addsub0000_cy&lt;6&gt;</twBEL><twBEL>line_buffer/Madd_w_capture_area_addsub0000_xor&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICEL.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>line_buffer/w_capture_area_addsub0000&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICEL.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">1.001</twDelInfo><twComp>line_buffer/Mcompar_w_capture_area_cmp_lt0000_cy&lt;7&gt;</twComp><twBEL>line_buffer/Mcompar_w_capture_area_cmp_lt0000_lut&lt;7&gt;</twBEL><twBEL>line_buffer/Mcompar_w_capture_area_cmp_lt0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICEL.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>line_buffer/Mcompar_w_capture_area_cmp_lt0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICEL.XB</twSite><twDelType>Tcinxb</twDelType><twDelInfo twEdge="twRising">0.404</twDelInfo><twComp>line_buffer/Mcompar_w_capture_area_cmp_lt0000_cy&lt;8&gt;</twComp><twBEL>line_buffer/Mcompar_w_capture_area_cmp_lt0000_cy&lt;8&gt;</twBEL></twPathDel><twPathDel><twSite>SLICEL.G2</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>line_buffer/Mcompar_w_capture_area_cmp_lt0000_cy&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICEL.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ena_array&lt;1&gt;</twComp><twBEL>line_buffer/w_fifo_write_enable1</twBEL></twPathDel><twPathDel><twSite>SLICEL.F3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>line_buffer/w_fifo_write_enable</twComp></twPathDel><twPathDel><twSite>SLICEL.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ena_array&lt;1&gt;</twComp><twBEL>line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_1_mux00001</twBEL></twPathDel><twPathDel><twSite>RAMB16.ENA</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ena_array&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16.CLKA</twSite><twDelType>Tbeck</twDelType><twDelInfo twEdge="twRising">0.770</twDelInfo><twComp>line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s3_noinit.ram/dpram.dp1x1.ram</twComp><twBEL>line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s3_noinit.ram/dpram.dp1x1.ram.A</twBEL></twPathDel><twLogDel>6.437</twLogDel><twRouteDel>0.900</twRouteDel><twTotDel>7.337</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">w_pixelclk</twDestClk><twPctLog>87.7</twPctLog><twPctRoute>12.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="34"><twConstPath anchorID="35" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>22.663</twSlack><twSrc BELType="FF">line_buffer/sync_line_size/ff2_0</twSrc><twDest BELType="RAM">line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s3_noinit.ram/dpram.dp1x1.ram.A</twDest><twTotPathDel>7.337</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="11"><twSrc BELType='FF'>line_buffer/sync_line_size/ff2_0</twSrc><twDest BELType='RAM'>line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s3_noinit.ram/dpram.dp1x1.ram.A</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICEL.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">w_pixelclk</twSrcClk><twPathDel><twSite>SLICEL.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.587</twDelInfo><twComp>line_buffer/sync_line_size/ff2&lt;1&gt;</twComp><twBEL>line_buffer/sync_line_size/ff2_0</twBEL></twPathDel><twPathDel><twSite>SLICEL.F2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>line_buffer/sync_line_size/ff2&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICEL.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.162</twDelInfo><twComp>line_buffer/w_capture_area_addsub0000&lt;0&gt;</twComp><twBEL>line_buffer/Madd_w_capture_area_addsub0000_lut&lt;0&gt;</twBEL><twBEL>line_buffer/Madd_w_capture_area_addsub0000_cy&lt;0&gt;</twBEL><twBEL>line_buffer/Madd_w_capture_area_addsub0000_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICEL.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>line_buffer/Madd_w_capture_area_addsub0000_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICEL.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>line_buffer/w_capture_area_addsub0000&lt;2&gt;</twComp><twBEL>line_buffer/Madd_w_capture_area_addsub0000_cy&lt;2&gt;</twBEL><twBEL>line_buffer/Madd_w_capture_area_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICEL.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>line_buffer/Madd_w_capture_area_addsub0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICEL.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>line_buffer/w_capture_area_addsub0000&lt;4&gt;</twComp><twBEL>line_buffer/Madd_w_capture_area_addsub0000_cy&lt;4&gt;</twBEL><twBEL>line_buffer/Madd_w_capture_area_addsub0000_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICEL.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>line_buffer/Madd_w_capture_area_addsub0000_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICEL.Y</twSite><twDelType>Tciny</twDelType><twDelInfo twEdge="twRising">0.869</twDelInfo><twComp>line_buffer/w_capture_area_addsub0000&lt;6&gt;</twComp><twBEL>line_buffer/Madd_w_capture_area_addsub0000_cy&lt;6&gt;</twBEL><twBEL>line_buffer/Madd_w_capture_area_addsub0000_xor&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICEL.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>line_buffer/w_capture_area_addsub0000&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICEL.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">1.001</twDelInfo><twComp>line_buffer/Mcompar_w_capture_area_cmp_lt0000_cy&lt;7&gt;</twComp><twBEL>line_buffer/Mcompar_w_capture_area_cmp_lt0000_lut&lt;7&gt;</twBEL><twBEL>line_buffer/Mcompar_w_capture_area_cmp_lt0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICEL.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>line_buffer/Mcompar_w_capture_area_cmp_lt0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICEL.XB</twSite><twDelType>Tcinxb</twDelType><twDelInfo twEdge="twRising">0.404</twDelInfo><twComp>line_buffer/Mcompar_w_capture_area_cmp_lt0000_cy&lt;8&gt;</twComp><twBEL>line_buffer/Mcompar_w_capture_area_cmp_lt0000_cy&lt;8&gt;</twBEL></twPathDel><twPathDel><twSite>SLICEL.G2</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>line_buffer/Mcompar_w_capture_area_cmp_lt0000_cy&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICEL.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ena_array&lt;1&gt;</twComp><twBEL>line_buffer/w_fifo_write_enable1</twBEL></twPathDel><twPathDel><twSite>SLICEL.F3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>line_buffer/w_fifo_write_enable</twComp></twPathDel><twPathDel><twSite>SLICEL.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ena_array&lt;1&gt;</twComp><twBEL>line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_1_mux00001</twBEL></twPathDel><twPathDel><twSite>RAMB16.ENA</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ena_array&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16.CLKA</twSite><twDelType>Tbeck</twDelType><twDelInfo twEdge="twRising">0.770</twDelInfo><twComp>line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s3_noinit.ram/dpram.dp1x1.ram</twComp><twBEL>line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s3_noinit.ram/dpram.dp1x1.ram.A</twBEL></twPathDel><twLogDel>6.437</twLogDel><twRouteDel>0.900</twRouteDel><twTotDel>7.337</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">w_pixelclk</twDestClk><twPctLog>87.7</twPctLog><twPctRoute>12.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="36"><twConstPath anchorID="37" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>22.663</twSlack><twSrc BELType="FF">line_buffer/sync_line_size/ff2_0</twSrc><twDest BELType="RAM">line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s3_noinit.ram/dpram.dp1x1.ram.A</twDest><twTotPathDel>7.337</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="11"><twSrc BELType='FF'>line_buffer/sync_line_size/ff2_0</twSrc><twDest BELType='RAM'>line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s3_noinit.ram/dpram.dp1x1.ram.A</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICEL.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">w_pixelclk</twSrcClk><twPathDel><twSite>SLICEL.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.587</twDelInfo><twComp>line_buffer/sync_line_size/ff2&lt;1&gt;</twComp><twBEL>line_buffer/sync_line_size/ff2_0</twBEL></twPathDel><twPathDel><twSite>SLICEL.F2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>line_buffer/sync_line_size/ff2&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICEL.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.162</twDelInfo><twComp>line_buffer/w_capture_area_addsub0000&lt;0&gt;</twComp><twBEL>line_buffer/Madd_w_capture_area_addsub0000_lut&lt;0&gt;</twBEL><twBEL>line_buffer/Madd_w_capture_area_addsub0000_cy&lt;0&gt;</twBEL><twBEL>line_buffer/Madd_w_capture_area_addsub0000_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICEL.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>line_buffer/Madd_w_capture_area_addsub0000_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICEL.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>line_buffer/w_capture_area_addsub0000&lt;2&gt;</twComp><twBEL>line_buffer/Madd_w_capture_area_addsub0000_cy&lt;2&gt;</twBEL><twBEL>line_buffer/Madd_w_capture_area_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICEL.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>line_buffer/Madd_w_capture_area_addsub0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICEL.Y</twSite><twDelType>Tciny</twDelType><twDelInfo twEdge="twRising">0.869</twDelInfo><twComp>line_buffer/w_capture_area_addsub0000&lt;4&gt;</twComp><twBEL>line_buffer/Madd_w_capture_area_addsub0000_cy&lt;4&gt;</twBEL><twBEL>line_buffer/Madd_w_capture_area_addsub0000_xor&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICEL.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>line_buffer/w_capture_area_addsub0000&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICEL.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">1.001</twDelInfo><twComp>line_buffer/Mcompar_w_capture_area_cmp_lt0000_cy&lt;5&gt;</twComp><twBEL>line_buffer/Mcompar_w_capture_area_cmp_lt0000_lut&lt;5&gt;</twBEL><twBEL>line_buffer/Mcompar_w_capture_area_cmp_lt0000_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICEL.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>line_buffer/Mcompar_w_capture_area_cmp_lt0000_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICEL.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>line_buffer/Mcompar_w_capture_area_cmp_lt0000_cy&lt;7&gt;</twComp><twBEL>line_buffer/Mcompar_w_capture_area_cmp_lt0000_cy&lt;6&gt;</twBEL><twBEL>line_buffer/Mcompar_w_capture_area_cmp_lt0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICEL.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>line_buffer/Mcompar_w_capture_area_cmp_lt0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICEL.XB</twSite><twDelType>Tcinxb</twDelType><twDelInfo twEdge="twRising">0.404</twDelInfo><twComp>line_buffer/Mcompar_w_capture_area_cmp_lt0000_cy&lt;8&gt;</twComp><twBEL>line_buffer/Mcompar_w_capture_area_cmp_lt0000_cy&lt;8&gt;</twBEL></twPathDel><twPathDel><twSite>SLICEL.G2</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>line_buffer/Mcompar_w_capture_area_cmp_lt0000_cy&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICEL.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ena_array&lt;1&gt;</twComp><twBEL>line_buffer/w_fifo_write_enable1</twBEL></twPathDel><twPathDel><twSite>SLICEL.F3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>line_buffer/w_fifo_write_enable</twComp></twPathDel><twPathDel><twSite>SLICEL.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ena_array&lt;1&gt;</twComp><twBEL>line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_1_mux00001</twBEL></twPathDel><twPathDel><twSite>RAMB16.ENA</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ena_array&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16.CLKA</twSite><twDelType>Tbeck</twDelType><twDelInfo twEdge="twRising">0.770</twDelInfo><twComp>line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s3_noinit.ram/dpram.dp1x1.ram</twComp><twBEL>line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s3_noinit.ram/dpram.dp1x1.ram.A</twBEL></twPathDel><twLogDel>6.437</twLogDel><twRouteDel>0.900</twRouteDel><twTotDel>7.337</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">w_pixelclk</twDestClk><twPctLog>87.7</twPctLog><twPctRoute>12.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS2 = PERIOD TIMEGRP &quot;xipCAM_PCLK&quot; 30 ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s3_noinit.ram/dpram.dp1x1.ram.A (RAMB16.ADDRA0), 1 path
</twPathRptBanner><twPathRpt anchorID="38"><twConstPath anchorID="39" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.439</twSlack><twSrc BELType="FF">line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d2_0</twSrc><twDest BELType="RAM">line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s3_noinit.ram/dpram.dp1x1.ram.A</twDest><twTotPathDel>0.439</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="13"><twSrc BELType='FF'>line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d2_0</twSrc><twDest BELType='RAM'>line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s3_noinit.ram/dpram.dp1x1.ram.A</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICEL.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="30.000">w_pixelclk</twSrcClk><twPathDel><twSite>SLICEL.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.470</twDelInfo><twComp>line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d2&lt;1&gt;</twComp><twBEL>line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d2_0</twBEL></twPathDel><twPathDel><twSite>RAMB16.ADDRA0</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">0.100</twDelInfo><twComp>line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d2&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB16.CLKA</twSite><twDelType>Tbcka</twDelType><twDelInfo twEdge="twFalling">-0.131</twDelInfo><twComp>line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s3_noinit.ram/dpram.dp1x1.ram</twComp><twBEL>line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s3_noinit.ram/dpram.dp1x1.ram.A</twBEL></twPathDel><twLogDel>0.339</twLogDel><twRouteDel>0.100</twRouteDel><twTotDel>0.439</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">w_pixelclk</twDestClk><twPctLog>77.2</twPctLog><twPctRoute>22.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s3_noinit.ram/dpram.dp1x1.ram.A (RAMB16.ADDRA10), 1 path
</twPathRptBanner><twPathRpt anchorID="40"><twConstPath anchorID="41" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.439</twSlack><twSrc BELType="FF">line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d2_10</twSrc><twDest BELType="RAM">line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s3_noinit.ram/dpram.dp1x1.ram.A</twDest><twTotPathDel>0.439</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="14"><twSrc BELType='FF'>line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d2_10</twSrc><twDest BELType='RAM'>line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s3_noinit.ram/dpram.dp1x1.ram.A</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICEL.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="30.000">w_pixelclk</twSrcClk><twPathDel><twSite>SLICEL.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.470</twDelInfo><twComp>line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d2&lt;11&gt;</twComp><twBEL>line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d2_10</twBEL></twPathDel><twPathDel><twSite>RAMB16.ADDRA10</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">0.100</twDelInfo><twComp>line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d2&lt;10&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB16.CLKA</twSite><twDelType>Tbcka</twDelType><twDelInfo twEdge="twFalling">-0.131</twDelInfo><twComp>line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s3_noinit.ram/dpram.dp1x1.ram</twComp><twBEL>line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s3_noinit.ram/dpram.dp1x1.ram.A</twBEL></twPathDel><twLogDel>0.339</twLogDel><twRouteDel>0.100</twRouteDel><twTotDel>0.439</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">w_pixelclk</twDestClk><twPctLog>77.2</twPctLog><twPctRoute>22.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s3_noinit.ram/dpram.dp1x1.ram.A (RAMB16.ADDRA12), 1 path
</twPathRptBanner><twPathRpt anchorID="42"><twConstPath anchorID="43" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.439</twSlack><twSrc BELType="FF">line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d2_12</twSrc><twDest BELType="RAM">line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s3_noinit.ram/dpram.dp1x1.ram.A</twDest><twTotPathDel>0.439</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="14"><twSrc BELType='FF'>line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d2_12</twSrc><twDest BELType='RAM'>line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s3_noinit.ram/dpram.dp1x1.ram.A</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICEL.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="30.000">w_pixelclk</twSrcClk><twPathDel><twSite>SLICEL.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.470</twDelInfo><twComp>line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d2&lt;13&gt;</twComp><twBEL>line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d2_12</twBEL></twPathDel><twPathDel><twSite>RAMB16.ADDRA12</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">0.100</twDelInfo><twComp>line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d2&lt;12&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB16.CLKA</twSite><twDelType>Tbcka</twDelType><twDelInfo twEdge="twFalling">-0.131</twDelInfo><twComp>line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s3_noinit.ram/dpram.dp1x1.ram</twComp><twBEL>line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s3_noinit.ram/dpram.dp1x1.ram.A</twBEL></twPathDel><twLogDel>0.339</twLogDel><twRouteDel>0.100</twRouteDel><twTotDel>0.439</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">w_pixelclk</twDestClk><twPctLog>77.2</twPctLog><twPctRoute>22.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="44"><twPinLimitBanner>Component Switching Limit Checks: TS2 = PERIOD TIMEGRP &quot;xipCAM_PCLK&quot; 30 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="45" type="MINLOWPULSE" name="Trpw" slack="26.808" period="30.000" constraintValue="15.000" deviceLimit="1.596" physResource="line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count&lt;0&gt;/SR" logResource="line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_0/SR" locationPin="SLICEL.SR" clockNet="line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg&lt;1&gt;"/><twPinLimit anchorID="46" type="MINHIGHPULSE" name="Trpw" slack="26.808" period="30.000" constraintValue="15.000" deviceLimit="1.596" physResource="line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count&lt;0&gt;/SR" logResource="line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_0/SR" locationPin="SLICEL.SR" clockNet="line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg&lt;1&gt;"/><twPinLimit anchorID="47" type="MINLOWPULSE" name="Trpw" slack="26.808" period="30.000" constraintValue="15.000" deviceLimit="1.596" physResource="line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count&lt;0&gt;/SR" logResource="line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_1/SR" locationPin="SLICEL.SR" clockNet="line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg&lt;1&gt;"/></twPinLimitRpt></twConst><twConst anchorID="48" twConstType="PERIOD" ><twConstHead uID="3"><twConstName UCFConstName="TIMESPEC TS_uart_transaction_uart_io_i_RxClk_cgate01a_latched = PERIOD &quot;uart_transaction/uart_io/i_RxClk/cgate01a/latched&quot; 20 ns HIGH 50%;" ScopeName="">TS_uart_transaction_uart_io_i_RxClk_cgate01a_latched = PERIOD TIMEGRP         &quot;uart_transaction/uart_io/i_RxClk/cgate01a/latched&quot; 20 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>3.192</twMinPer></twConstHead><twPinLimitRpt anchorID="49"><twPinLimitBanner>Component Switching Limit Checks: TS_uart_transaction_uart_io_i_RxClk_cgate01a_latched = PERIOD TIMEGRP
        &quot;uart_transaction/uart_io/i_RxClk/cgate01a/latched&quot; 20 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="50" type="MINLOWPULSE" name="Trpw" slack="16.808" period="20.000" constraintValue="10.000" deviceLimit="1.596" physResource="uart_transaction/uart_io/rxrx_01a/r_rxCount&lt;1&gt;/SR" logResource="uart_transaction/uart_io/rxrx_01a/r_rxCount_1/SR" locationPin="SLICEL.SR" clockNet="clock_reset/i_reset_m/reset2_reg"/><twPinLimit anchorID="51" type="MINHIGHPULSE" name="Trpw" slack="16.808" period="20.000" constraintValue="10.000" deviceLimit="1.596" physResource="uart_transaction/uart_io/rxrx_01a/r_rxCount&lt;1&gt;/SR" logResource="uart_transaction/uart_io/rxrx_01a/r_rxCount_1/SR" locationPin="SLICEL.SR" clockNet="clock_reset/i_reset_m/reset2_reg"/><twPinLimit anchorID="52" type="MINLOWPULSE" name="Trpw" slack="16.808" period="20.000" constraintValue="10.000" deviceLimit="1.596" physResource="uart_transaction/uart_io/rxrx_01a/r_rxCount&lt;1&gt;/SR" logResource="uart_transaction/uart_io/rxrx_01a/r_rxCount_0/SR" locationPin="SLICEL.SR" clockNet="clock_reset/i_reset_m/reset2_reg"/></twPinLimitRpt></twConst><twConst anchorID="53" twConstType="PERIOD" ><twConstHead uID="4"><twConstName UCFConstName="TIMESPEC TS_uart_transaction_uart_io_i_TxClk_cgate01a_latched = PERIOD &quot;uart_transaction/uart_io/i_TxClk/cgate01a/latched&quot; 20 ns HIGH 50%;" ScopeName="">TS_uart_transaction_uart_io_i_TxClk_cgate01a_latched = PERIOD TIMEGRP         &quot;uart_transaction/uart_io/i_TxClk/cgate01a/latched&quot; 20 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>3.192</twMinPer></twConstHead><twPinLimitRpt anchorID="54"><twPinLimitBanner>Component Switching Limit Checks: TS_uart_transaction_uart_io_i_TxClk_cgate01a_latched = PERIOD TIMEGRP
        &quot;uart_transaction/uart_io/i_TxClk/cgate01a/latched&quot; 20 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="55" type="MINLOWPULSE" name="Trpw" slack="16.808" period="20.000" constraintValue="10.000" deviceLimit="1.596" physResource="uart_transaction/uart_io/rxtx_01a/r_shiftReg&lt;1&gt;/SR" logResource="uart_transaction/uart_io/rxtx_01a/r_shiftReg_1/SR" locationPin="SLICEL.SR" clockNet="clock_reset/i_reset_m/reset2_reg"/><twPinLimit anchorID="56" type="MINHIGHPULSE" name="Trpw" slack="16.808" period="20.000" constraintValue="10.000" deviceLimit="1.596" physResource="uart_transaction/uart_io/rxtx_01a/r_shiftReg&lt;1&gt;/SR" logResource="uart_transaction/uart_io/rxtx_01a/r_shiftReg_1/SR" locationPin="SLICEL.SR" clockNet="clock_reset/i_reset_m/reset2_reg"/><twPinLimit anchorID="57" type="MINLOWPULSE" name="Trpw" slack="16.808" period="20.000" constraintValue="10.000" deviceLimit="1.596" physResource="uart_transaction/uart_io/rxtx_01a/r_shiftReg&lt;1&gt;/SR" logResource="uart_transaction/uart_io/rxtx_01a/r_shiftReg_0/SR" locationPin="SLICEL.SR" clockNet="clock_reset/i_reset_m/reset2_reg"/></twPinLimitRpt></twConst><twConst anchorID="58" twConstType="PERIOD" ><twConstHead uID="5"><twConstName UCFConstName="TIMESPEC TS_clock_reset_cam_clk = PERIOD &quot;clock_reset/cam_clk&quot; 20 ns HIGH 50%;" ScopeName="">TS_clock_reset_cam_clk = PERIOD TIMEGRP &quot;clock_reset/cam_clk&quot; 20 ns HIGH 50%;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>3.192</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point clock_reset/i_reset_cam/reset2_reg (SLICEL.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="59"><twConstPath anchorID="60" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>18.952</twSlack><twSrc BELType="FF">clock_reset/i_reset_cam/reset1_reg</twSrc><twDest BELType="FF">clock_reset/i_reset_cam/reset2_reg</twDest><twTotPathDel>1.048</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="10"><twSrc BELType='FF'>clock_reset/i_reset_cam/reset1_reg</twSrc><twDest BELType='FF'>clock_reset/i_reset_cam/reset2_reg</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICEL.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clock_reset/cam_clk</twSrcClk><twPathDel><twSite>SLICEL.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.587</twDelInfo><twComp>clock_reset/i_reset_cam/reset1_reg</twComp><twBEL>clock_reset/i_reset_cam/reset1_reg</twBEL></twPathDel><twPathDel><twSite>SLICEL.BY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>clock_reset/i_reset_cam/reset1_reg</twComp></twPathDel><twPathDel><twSite>SLICEL.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.361</twDelInfo><twComp>clock_reset/i_reset_cam/reset2_reg</twComp><twBEL>clock_reset/i_reset_cam/reset2_reg</twBEL></twPathDel><twLogDel>0.948</twLogDel><twRouteDel>0.100</twRouteDel><twTotDel>1.048</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clock_reset/cam_clk</twDestClk><twPctLog>90.5</twPctLog><twPctRoute>9.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_clock_reset_cam_clk = PERIOD TIMEGRP &quot;clock_reset/cam_clk&quot; 20 ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point clock_reset/i_reset_cam/reset2_reg (SLICEL.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="61"><twConstPath anchorID="62" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.705</twSlack><twSrc BELType="FF">clock_reset/i_reset_cam/reset1_reg</twSrc><twDest BELType="FF">clock_reset/i_reset_cam/reset2_reg</twDest><twTotPathDel>0.705</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="10"><twSrc BELType='FF'>clock_reset/i_reset_cam/reset1_reg</twSrc><twDest BELType='FF'>clock_reset/i_reset_cam/reset2_reg</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICEL.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">clock_reset/cam_clk</twSrcClk><twPathDel><twSite>SLICEL.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.470</twDelInfo><twComp>clock_reset/i_reset_cam/reset1_reg</twComp><twBEL>clock_reset/i_reset_cam/reset1_reg</twBEL></twPathDel><twPathDel><twSite>SLICEL.BY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">0.100</twDelInfo><twComp>clock_reset/i_reset_cam/reset1_reg</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICEL.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.135</twDelInfo><twComp>clock_reset/i_reset_cam/reset2_reg</twComp><twBEL>clock_reset/i_reset_cam/reset2_reg</twBEL></twPathDel><twLogDel>0.605</twLogDel><twRouteDel>0.100</twRouteDel><twTotDel>0.705</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clock_reset/cam_clk</twDestClk><twPctLog>85.8</twPctLog><twPctRoute>14.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="63"><twPinLimitBanner>Component Switching Limit Checks: TS_clock_reset_cam_clk = PERIOD TIMEGRP &quot;clock_reset/cam_clk&quot; 20 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="64" type="MINLOWPULSE" name="Trpw" slack="16.808" period="20.000" constraintValue="10.000" deviceLimit="1.596" physResource="clock_reset/cam_clk/SR" logResource="clock_reset/cam_clk/SR" locationPin="SLICEL.SR" clockNet="clock_reset/i_reset_m/reset2_reg"/><twPinLimit anchorID="65" type="MINHIGHPULSE" name="Trpw" slack="16.808" period="20.000" constraintValue="10.000" deviceLimit="1.596" physResource="clock_reset/cam_clk/SR" logResource="clock_reset/cam_clk/SR" locationPin="SLICEL.SR" clockNet="clock_reset/i_reset_m/reset2_reg"/><twPinLimit anchorID="66" type="MINLOWPULSE" name="Trpw" slack="16.808" period="20.000" constraintValue="10.000" deviceLimit="1.596" physResource="clock_reset/i_reset_cam/reset1_reg/SR" logResource="clock_reset/i_reset_cam/reset1_reg/SR" locationPin="SLICEL.SR" clockNet="clock_reset/i_reset_cam/reset_in_inv"/></twPinLimitRpt></twConst><twConst anchorID="67" twConstType="PERIOD" ><twConstHead uID="6"><twConstName UCFConstName="TIMESPEC TS1 = PERIOD &quot;xipMCLK&quot; 100 ns HIGH 50%;" ScopeName="">TS_clock_reset_dcm_pll_CLKFX_BUF = PERIOD TIMEGRP         &quot;clock_reset_dcm_pll_CLKFX_BUF&quot; TS1 / 5 HIGH 50%;</twConstName><twItemCnt>5850</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>1</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">1</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1373</twEndPtCnt><twPathErrCnt>1</twPathErrCnt><twMinPer>4.845</twMinPer></twConstHead><twPathRptBanner iPaths="14" iCriticalPaths="0" sType="EndPoint">Paths for end point uart_transaction/uart_io/i_RxClk/r_periodCounter_13 (SLICEL.F1), 14 paths
</twPathRptBanner><twPathRpt anchorID="68"><twConstPath anchorID="69" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>15.155</twSlack><twSrc BELType="FF">uart_transaction/uart_io/i_RxClk/r_periodCounter_0</twSrc><twDest BELType="FF">uart_transaction/uart_io/i_RxClk/r_periodCounter_13</twDest><twTotPathDel>4.845</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="11"><twSrc BELType='FF'>uart_transaction/uart_io/i_RxClk/r_periodCounter_0</twSrc><twDest BELType='FF'>uart_transaction/uart_io/i_RxClk/r_periodCounter_13</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICEL.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">w_mclk</twSrcClk><twPathDel><twSite>SLICEL.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.587</twDelInfo><twComp>uart_transaction/uart_io/i_RxClk/r_periodCounter&lt;1&gt;</twComp><twBEL>uart_transaction/uart_io/i_RxClk/r_periodCounter_0</twBEL></twPathDel><twPathDel><twSite>SLICEL.F1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>uart_transaction/uart_io/i_RxClk/r_periodCounter&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICEL.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.162</twDelInfo><twComp>uart_transaction/uart_io/i_RxClk/w_periodCounter_addsub0000&lt;0&gt;</twComp><twBEL>uart_transaction/uart_io/i_RxClk/Madd_w_periodCounter_addsub0000_lut&lt;0&gt;_INV_0</twBEL><twBEL>uart_transaction/uart_io/i_RxClk/Madd_w_periodCounter_addsub0000_cy&lt;0&gt;</twBEL><twBEL>uart_transaction/uart_io/i_RxClk/Madd_w_periodCounter_addsub0000_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICEL.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>uart_transaction/uart_io/i_RxClk/Madd_w_periodCounter_addsub0000_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICEL.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>uart_transaction/uart_io/i_RxClk/w_periodCounter_addsub0000&lt;2&gt;</twComp><twBEL>uart_transaction/uart_io/i_RxClk/Madd_w_periodCounter_addsub0000_cy&lt;2&gt;</twBEL><twBEL>uart_transaction/uart_io/i_RxClk/Madd_w_periodCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICEL.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>uart_transaction/uart_io/i_RxClk/Madd_w_periodCounter_addsub0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICEL.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>uart_transaction/uart_io/i_RxClk/w_periodCounter_addsub0000&lt;4&gt;</twComp><twBEL>uart_transaction/uart_io/i_RxClk/Madd_w_periodCounter_addsub0000_cy&lt;4&gt;</twBEL><twBEL>uart_transaction/uart_io/i_RxClk/Madd_w_periodCounter_addsub0000_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICEL.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>uart_transaction/uart_io/i_RxClk/Madd_w_periodCounter_addsub0000_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICEL.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>uart_transaction/uart_io/i_RxClk/w_periodCounter_addsub0000&lt;6&gt;</twComp><twBEL>uart_transaction/uart_io/i_RxClk/Madd_w_periodCounter_addsub0000_cy&lt;6&gt;</twBEL><twBEL>uart_transaction/uart_io/i_RxClk/Madd_w_periodCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICEL.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>uart_transaction/uart_io/i_RxClk/Madd_w_periodCounter_addsub0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICEL.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>uart_transaction/uart_io/i_RxClk/w_periodCounter_addsub0000&lt;8&gt;</twComp><twBEL>uart_transaction/uart_io/i_RxClk/Madd_w_periodCounter_addsub0000_cy&lt;8&gt;</twBEL><twBEL>uart_transaction/uart_io/i_RxClk/Madd_w_periodCounter_addsub0000_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICEL.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>uart_transaction/uart_io/i_RxClk/Madd_w_periodCounter_addsub0000_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICEL.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>uart_transaction/uart_io/i_RxClk/w_periodCounter_addsub0000&lt;10&gt;</twComp><twBEL>uart_transaction/uart_io/i_RxClk/Madd_w_periodCounter_addsub0000_cy&lt;10&gt;</twBEL><twBEL>uart_transaction/uart_io/i_RxClk/Madd_w_periodCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICEL.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>uart_transaction/uart_io/i_RxClk/Madd_w_periodCounter_addsub0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICEL.Y</twSite><twDelType>Tciny</twDelType><twDelInfo twEdge="twRising">0.869</twDelInfo><twComp>uart_transaction/uart_io/i_RxClk/w_periodCounter_addsub0000&lt;12&gt;</twComp><twBEL>uart_transaction/uart_io/i_RxClk/Madd_w_periodCounter_addsub0000_cy&lt;12&gt;</twBEL><twBEL>uart_transaction/uart_io/i_RxClk/Madd_w_periodCounter_addsub0000_xor&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICEL.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>uart_transaction/uart_io/i_RxClk/w_periodCounter_addsub0000&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICEL.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.837</twDelInfo><twComp>uart_transaction/uart_io/i_RxClk/r_periodCounter&lt;13&gt;</twComp><twBEL>uart_transaction/uart_io/i_RxClk/w_periodCounter&lt;13&gt;1</twBEL><twBEL>uart_transaction/uart_io/i_RxClk/r_periodCounter_13</twBEL></twPathDel><twLogDel>4.045</twLogDel><twRouteDel>0.800</twRouteDel><twTotDel>4.845</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">w_mclk</twDestClk><twPctLog>83.5</twPctLog><twPctRoute>16.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="70"><twConstPath anchorID="71" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>15.312</twSlack><twSrc BELType="FF">uart_transaction/uart_io/i_RxClk/r_periodCounter_1</twSrc><twDest BELType="FF">uart_transaction/uart_io/i_RxClk/r_periodCounter_13</twDest><twTotPathDel>4.688</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="11"><twSrc BELType='FF'>uart_transaction/uart_io/i_RxClk/r_periodCounter_1</twSrc><twDest BELType='FF'>uart_transaction/uart_io/i_RxClk/r_periodCounter_13</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICEL.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">w_mclk</twSrcClk><twPathDel><twSite>SLICEL.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.591</twDelInfo><twComp>uart_transaction/uart_io/i_RxClk/r_periodCounter&lt;1&gt;</twComp><twBEL>uart_transaction/uart_io/i_RxClk/r_periodCounter_1</twBEL></twPathDel><twPathDel><twSite>SLICEL.G1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>uart_transaction/uart_io/i_RxClk/r_periodCounter&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICEL.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">1.001</twDelInfo><twComp>uart_transaction/uart_io/i_RxClk/w_periodCounter_addsub0000&lt;0&gt;</twComp><twBEL>uart_transaction/uart_io/i_RxClk/r_periodCounter&lt;1&gt;_rt</twBEL><twBEL>uart_transaction/uart_io/i_RxClk/Madd_w_periodCounter_addsub0000_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICEL.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>uart_transaction/uart_io/i_RxClk/Madd_w_periodCounter_addsub0000_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICEL.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>uart_transaction/uart_io/i_RxClk/w_periodCounter_addsub0000&lt;2&gt;</twComp><twBEL>uart_transaction/uart_io/i_RxClk/Madd_w_periodCounter_addsub0000_cy&lt;2&gt;</twBEL><twBEL>uart_transaction/uart_io/i_RxClk/Madd_w_periodCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICEL.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>uart_transaction/uart_io/i_RxClk/Madd_w_periodCounter_addsub0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICEL.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>uart_transaction/uart_io/i_RxClk/w_periodCounter_addsub0000&lt;4&gt;</twComp><twBEL>uart_transaction/uart_io/i_RxClk/Madd_w_periodCounter_addsub0000_cy&lt;4&gt;</twBEL><twBEL>uart_transaction/uart_io/i_RxClk/Madd_w_periodCounter_addsub0000_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICEL.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>uart_transaction/uart_io/i_RxClk/Madd_w_periodCounter_addsub0000_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICEL.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>uart_transaction/uart_io/i_RxClk/w_periodCounter_addsub0000&lt;6&gt;</twComp><twBEL>uart_transaction/uart_io/i_RxClk/Madd_w_periodCounter_addsub0000_cy&lt;6&gt;</twBEL><twBEL>uart_transaction/uart_io/i_RxClk/Madd_w_periodCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICEL.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>uart_transaction/uart_io/i_RxClk/Madd_w_periodCounter_addsub0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICEL.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>uart_transaction/uart_io/i_RxClk/w_periodCounter_addsub0000&lt;8&gt;</twComp><twBEL>uart_transaction/uart_io/i_RxClk/Madd_w_periodCounter_addsub0000_cy&lt;8&gt;</twBEL><twBEL>uart_transaction/uart_io/i_RxClk/Madd_w_periodCounter_addsub0000_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICEL.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>uart_transaction/uart_io/i_RxClk/Madd_w_periodCounter_addsub0000_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICEL.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>uart_transaction/uart_io/i_RxClk/w_periodCounter_addsub0000&lt;10&gt;</twComp><twBEL>uart_transaction/uart_io/i_RxClk/Madd_w_periodCounter_addsub0000_cy&lt;10&gt;</twBEL><twBEL>uart_transaction/uart_io/i_RxClk/Madd_w_periodCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICEL.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>uart_transaction/uart_io/i_RxClk/Madd_w_periodCounter_addsub0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICEL.Y</twSite><twDelType>Tciny</twDelType><twDelInfo twEdge="twRising">0.869</twDelInfo><twComp>uart_transaction/uart_io/i_RxClk/w_periodCounter_addsub0000&lt;12&gt;</twComp><twBEL>uart_transaction/uart_io/i_RxClk/Madd_w_periodCounter_addsub0000_cy&lt;12&gt;</twBEL><twBEL>uart_transaction/uart_io/i_RxClk/Madd_w_periodCounter_addsub0000_xor&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICEL.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>uart_transaction/uart_io/i_RxClk/w_periodCounter_addsub0000&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICEL.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.837</twDelInfo><twComp>uart_transaction/uart_io/i_RxClk/r_periodCounter&lt;13&gt;</twComp><twBEL>uart_transaction/uart_io/i_RxClk/w_periodCounter&lt;13&gt;1</twBEL><twBEL>uart_transaction/uart_io/i_RxClk/r_periodCounter_13</twBEL></twPathDel><twLogDel>3.888</twLogDel><twRouteDel>0.800</twRouteDel><twTotDel>4.688</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">w_mclk</twDestClk><twPctLog>82.9</twPctLog><twPctRoute>17.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="72"><twConstPath anchorID="73" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>15.373</twSlack><twSrc BELType="FF">uart_transaction/uart_io/i_RxClk/r_periodCounter_2</twSrc><twDest BELType="FF">uart_transaction/uart_io/i_RxClk/r_periodCounter_13</twDest><twTotPathDel>4.627</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="11"><twSrc BELType='FF'>uart_transaction/uart_io/i_RxClk/r_periodCounter_2</twSrc><twDest BELType='FF'>uart_transaction/uart_io/i_RxClk/r_periodCounter_13</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICEL.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">w_mclk</twSrcClk><twPathDel><twSite>SLICEL.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.587</twDelInfo><twComp>uart_transaction/uart_io/i_RxClk/r_periodCounter&lt;3&gt;</twComp><twBEL>uart_transaction/uart_io/i_RxClk/r_periodCounter_2</twBEL></twPathDel><twPathDel><twSite>SLICEL.F1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>uart_transaction/uart_io/i_RxClk/r_periodCounter&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICEL.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.162</twDelInfo><twComp>uart_transaction/uart_io/i_RxClk/w_periodCounter_addsub0000&lt;2&gt;</twComp><twBEL>uart_transaction/uart_io/i_RxClk/r_periodCounter&lt;2&gt;_rt</twBEL><twBEL>uart_transaction/uart_io/i_RxClk/Madd_w_periodCounter_addsub0000_cy&lt;2&gt;</twBEL><twBEL>uart_transaction/uart_io/i_RxClk/Madd_w_periodCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICEL.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>uart_transaction/uart_io/i_RxClk/Madd_w_periodCounter_addsub0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICEL.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>uart_transaction/uart_io/i_RxClk/w_periodCounter_addsub0000&lt;4&gt;</twComp><twBEL>uart_transaction/uart_io/i_RxClk/Madd_w_periodCounter_addsub0000_cy&lt;4&gt;</twBEL><twBEL>uart_transaction/uart_io/i_RxClk/Madd_w_periodCounter_addsub0000_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICEL.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>uart_transaction/uart_io/i_RxClk/Madd_w_periodCounter_addsub0000_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICEL.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>uart_transaction/uart_io/i_RxClk/w_periodCounter_addsub0000&lt;6&gt;</twComp><twBEL>uart_transaction/uart_io/i_RxClk/Madd_w_periodCounter_addsub0000_cy&lt;6&gt;</twBEL><twBEL>uart_transaction/uart_io/i_RxClk/Madd_w_periodCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICEL.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>uart_transaction/uart_io/i_RxClk/Madd_w_periodCounter_addsub0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICEL.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>uart_transaction/uart_io/i_RxClk/w_periodCounter_addsub0000&lt;8&gt;</twComp><twBEL>uart_transaction/uart_io/i_RxClk/Madd_w_periodCounter_addsub0000_cy&lt;8&gt;</twBEL><twBEL>uart_transaction/uart_io/i_RxClk/Madd_w_periodCounter_addsub0000_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICEL.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>uart_transaction/uart_io/i_RxClk/Madd_w_periodCounter_addsub0000_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICEL.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>uart_transaction/uart_io/i_RxClk/w_periodCounter_addsub0000&lt;10&gt;</twComp><twBEL>uart_transaction/uart_io/i_RxClk/Madd_w_periodCounter_addsub0000_cy&lt;10&gt;</twBEL><twBEL>uart_transaction/uart_io/i_RxClk/Madd_w_periodCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICEL.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>uart_transaction/uart_io/i_RxClk/Madd_w_periodCounter_addsub0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICEL.Y</twSite><twDelType>Tciny</twDelType><twDelInfo twEdge="twRising">0.869</twDelInfo><twComp>uart_transaction/uart_io/i_RxClk/w_periodCounter_addsub0000&lt;12&gt;</twComp><twBEL>uart_transaction/uart_io/i_RxClk/Madd_w_periodCounter_addsub0000_cy&lt;12&gt;</twBEL><twBEL>uart_transaction/uart_io/i_RxClk/Madd_w_periodCounter_addsub0000_xor&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICEL.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>uart_transaction/uart_io/i_RxClk/w_periodCounter_addsub0000&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICEL.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.837</twDelInfo><twComp>uart_transaction/uart_io/i_RxClk/r_periodCounter&lt;13&gt;</twComp><twBEL>uart_transaction/uart_io/i_RxClk/w_periodCounter&lt;13&gt;1</twBEL><twBEL>uart_transaction/uart_io/i_RxClk/r_periodCounter_13</twBEL></twPathDel><twLogDel>3.927</twLogDel><twRouteDel>0.700</twRouteDel><twTotDel>4.627</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">w_mclk</twDestClk><twPctLog>84.9</twPctLog><twPctRoute>15.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="14" iCriticalPaths="0" sType="EndPoint">Paths for end point uart_transaction/uart_io/i_TxClk/r_periodCounter_13 (SLICEL.F1), 14 paths
</twPathRptBanner><twPathRpt anchorID="74"><twConstPath anchorID="75" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>15.155</twSlack><twSrc BELType="FF">uart_transaction/uart_io/i_TxClk/r_periodCounter_0</twSrc><twDest BELType="FF">uart_transaction/uart_io/i_TxClk/r_periodCounter_13</twDest><twTotPathDel>4.845</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="11"><twSrc BELType='FF'>uart_transaction/uart_io/i_TxClk/r_periodCounter_0</twSrc><twDest BELType='FF'>uart_transaction/uart_io/i_TxClk/r_periodCounter_13</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICEL.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">w_mclk</twSrcClk><twPathDel><twSite>SLICEL.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.587</twDelInfo><twComp>uart_transaction/uart_io/i_TxClk/r_periodCounter&lt;1&gt;</twComp><twBEL>uart_transaction/uart_io/i_TxClk/r_periodCounter_0</twBEL></twPathDel><twPathDel><twSite>SLICEL.F1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>uart_transaction/uart_io/i_TxClk/r_periodCounter&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICEL.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.162</twDelInfo><twComp>uart_transaction/uart_io/i_TxClk/w_periodCounter_addsub0000&lt;0&gt;</twComp><twBEL>uart_transaction/uart_io/i_TxClk/Madd_w_periodCounter_addsub0000_lut&lt;0&gt;_INV_0</twBEL><twBEL>uart_transaction/uart_io/i_TxClk/Madd_w_periodCounter_addsub0000_cy&lt;0&gt;</twBEL><twBEL>uart_transaction/uart_io/i_TxClk/Madd_w_periodCounter_addsub0000_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICEL.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>uart_transaction/uart_io/i_TxClk/Madd_w_periodCounter_addsub0000_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICEL.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>uart_transaction/uart_io/i_TxClk/w_periodCounter_addsub0000&lt;2&gt;</twComp><twBEL>uart_transaction/uart_io/i_TxClk/Madd_w_periodCounter_addsub0000_cy&lt;2&gt;</twBEL><twBEL>uart_transaction/uart_io/i_TxClk/Madd_w_periodCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICEL.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>uart_transaction/uart_io/i_TxClk/Madd_w_periodCounter_addsub0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICEL.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>uart_transaction/uart_io/i_TxClk/w_periodCounter_addsub0000&lt;4&gt;</twComp><twBEL>uart_transaction/uart_io/i_TxClk/Madd_w_periodCounter_addsub0000_cy&lt;4&gt;</twBEL><twBEL>uart_transaction/uart_io/i_TxClk/Madd_w_periodCounter_addsub0000_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICEL.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>uart_transaction/uart_io/i_TxClk/Madd_w_periodCounter_addsub0000_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICEL.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>uart_transaction/uart_io/i_TxClk/w_periodCounter_addsub0000&lt;6&gt;</twComp><twBEL>uart_transaction/uart_io/i_TxClk/Madd_w_periodCounter_addsub0000_cy&lt;6&gt;</twBEL><twBEL>uart_transaction/uart_io/i_TxClk/Madd_w_periodCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICEL.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>uart_transaction/uart_io/i_TxClk/Madd_w_periodCounter_addsub0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICEL.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>uart_transaction/uart_io/i_TxClk/w_periodCounter_addsub0000&lt;8&gt;</twComp><twBEL>uart_transaction/uart_io/i_TxClk/Madd_w_periodCounter_addsub0000_cy&lt;8&gt;</twBEL><twBEL>uart_transaction/uart_io/i_TxClk/Madd_w_periodCounter_addsub0000_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICEL.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>uart_transaction/uart_io/i_TxClk/Madd_w_periodCounter_addsub0000_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICEL.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>uart_transaction/uart_io/i_TxClk/w_periodCounter_addsub0000&lt;10&gt;</twComp><twBEL>uart_transaction/uart_io/i_TxClk/Madd_w_periodCounter_addsub0000_cy&lt;10&gt;</twBEL><twBEL>uart_transaction/uart_io/i_TxClk/Madd_w_periodCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICEL.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>uart_transaction/uart_io/i_TxClk/Madd_w_periodCounter_addsub0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICEL.Y</twSite><twDelType>Tciny</twDelType><twDelInfo twEdge="twRising">0.869</twDelInfo><twComp>uart_transaction/uart_io/i_TxClk/w_periodCounter_addsub0000&lt;12&gt;</twComp><twBEL>uart_transaction/uart_io/i_TxClk/Madd_w_periodCounter_addsub0000_cy&lt;12&gt;</twBEL><twBEL>uart_transaction/uart_io/i_TxClk/Madd_w_periodCounter_addsub0000_xor&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICEL.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>uart_transaction/uart_io/i_TxClk/w_periodCounter_addsub0000&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICEL.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.837</twDelInfo><twComp>uart_transaction/uart_io/i_TxClk/r_periodCounter&lt;13&gt;</twComp><twBEL>uart_transaction/uart_io/i_TxClk/w_periodCounter&lt;13&gt;1</twBEL><twBEL>uart_transaction/uart_io/i_TxClk/r_periodCounter_13</twBEL></twPathDel><twLogDel>4.045</twLogDel><twRouteDel>0.800</twRouteDel><twTotDel>4.845</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">w_mclk</twDestClk><twPctLog>83.5</twPctLog><twPctRoute>16.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="76"><twConstPath anchorID="77" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>15.312</twSlack><twSrc BELType="FF">uart_transaction/uart_io/i_TxClk/r_periodCounter_1</twSrc><twDest BELType="FF">uart_transaction/uart_io/i_TxClk/r_periodCounter_13</twDest><twTotPathDel>4.688</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="11"><twSrc BELType='FF'>uart_transaction/uart_io/i_TxClk/r_periodCounter_1</twSrc><twDest BELType='FF'>uart_transaction/uart_io/i_TxClk/r_periodCounter_13</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICEL.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">w_mclk</twSrcClk><twPathDel><twSite>SLICEL.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.591</twDelInfo><twComp>uart_transaction/uart_io/i_TxClk/r_periodCounter&lt;1&gt;</twComp><twBEL>uart_transaction/uart_io/i_TxClk/r_periodCounter_1</twBEL></twPathDel><twPathDel><twSite>SLICEL.G1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>uart_transaction/uart_io/i_TxClk/r_periodCounter&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICEL.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">1.001</twDelInfo><twComp>uart_transaction/uart_io/i_TxClk/w_periodCounter_addsub0000&lt;0&gt;</twComp><twBEL>uart_transaction/uart_io/i_TxClk/r_periodCounter&lt;1&gt;_rt</twBEL><twBEL>uart_transaction/uart_io/i_TxClk/Madd_w_periodCounter_addsub0000_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICEL.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>uart_transaction/uart_io/i_TxClk/Madd_w_periodCounter_addsub0000_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICEL.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>uart_transaction/uart_io/i_TxClk/w_periodCounter_addsub0000&lt;2&gt;</twComp><twBEL>uart_transaction/uart_io/i_TxClk/Madd_w_periodCounter_addsub0000_cy&lt;2&gt;</twBEL><twBEL>uart_transaction/uart_io/i_TxClk/Madd_w_periodCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICEL.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>uart_transaction/uart_io/i_TxClk/Madd_w_periodCounter_addsub0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICEL.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>uart_transaction/uart_io/i_TxClk/w_periodCounter_addsub0000&lt;4&gt;</twComp><twBEL>uart_transaction/uart_io/i_TxClk/Madd_w_periodCounter_addsub0000_cy&lt;4&gt;</twBEL><twBEL>uart_transaction/uart_io/i_TxClk/Madd_w_periodCounter_addsub0000_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICEL.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>uart_transaction/uart_io/i_TxClk/Madd_w_periodCounter_addsub0000_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICEL.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>uart_transaction/uart_io/i_TxClk/w_periodCounter_addsub0000&lt;6&gt;</twComp><twBEL>uart_transaction/uart_io/i_TxClk/Madd_w_periodCounter_addsub0000_cy&lt;6&gt;</twBEL><twBEL>uart_transaction/uart_io/i_TxClk/Madd_w_periodCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICEL.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>uart_transaction/uart_io/i_TxClk/Madd_w_periodCounter_addsub0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICEL.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>uart_transaction/uart_io/i_TxClk/w_periodCounter_addsub0000&lt;8&gt;</twComp><twBEL>uart_transaction/uart_io/i_TxClk/Madd_w_periodCounter_addsub0000_cy&lt;8&gt;</twBEL><twBEL>uart_transaction/uart_io/i_TxClk/Madd_w_periodCounter_addsub0000_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICEL.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>uart_transaction/uart_io/i_TxClk/Madd_w_periodCounter_addsub0000_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICEL.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>uart_transaction/uart_io/i_TxClk/w_periodCounter_addsub0000&lt;10&gt;</twComp><twBEL>uart_transaction/uart_io/i_TxClk/Madd_w_periodCounter_addsub0000_cy&lt;10&gt;</twBEL><twBEL>uart_transaction/uart_io/i_TxClk/Madd_w_periodCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICEL.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>uart_transaction/uart_io/i_TxClk/Madd_w_periodCounter_addsub0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICEL.Y</twSite><twDelType>Tciny</twDelType><twDelInfo twEdge="twRising">0.869</twDelInfo><twComp>uart_transaction/uart_io/i_TxClk/w_periodCounter_addsub0000&lt;12&gt;</twComp><twBEL>uart_transaction/uart_io/i_TxClk/Madd_w_periodCounter_addsub0000_cy&lt;12&gt;</twBEL><twBEL>uart_transaction/uart_io/i_TxClk/Madd_w_periodCounter_addsub0000_xor&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICEL.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>uart_transaction/uart_io/i_TxClk/w_periodCounter_addsub0000&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICEL.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.837</twDelInfo><twComp>uart_transaction/uart_io/i_TxClk/r_periodCounter&lt;13&gt;</twComp><twBEL>uart_transaction/uart_io/i_TxClk/w_periodCounter&lt;13&gt;1</twBEL><twBEL>uart_transaction/uart_io/i_TxClk/r_periodCounter_13</twBEL></twPathDel><twLogDel>3.888</twLogDel><twRouteDel>0.800</twRouteDel><twTotDel>4.688</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">w_mclk</twDestClk><twPctLog>82.9</twPctLog><twPctRoute>17.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="78"><twConstPath anchorID="79" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>15.373</twSlack><twSrc BELType="FF">uart_transaction/uart_io/i_TxClk/r_periodCounter_2</twSrc><twDest BELType="FF">uart_transaction/uart_io/i_TxClk/r_periodCounter_13</twDest><twTotPathDel>4.627</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="11"><twSrc BELType='FF'>uart_transaction/uart_io/i_TxClk/r_periodCounter_2</twSrc><twDest BELType='FF'>uart_transaction/uart_io/i_TxClk/r_periodCounter_13</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICEL.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">w_mclk</twSrcClk><twPathDel><twSite>SLICEL.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.587</twDelInfo><twComp>uart_transaction/uart_io/i_TxClk/r_periodCounter&lt;3&gt;</twComp><twBEL>uart_transaction/uart_io/i_TxClk/r_periodCounter_2</twBEL></twPathDel><twPathDel><twSite>SLICEL.F1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>uart_transaction/uart_io/i_TxClk/r_periodCounter&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICEL.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.162</twDelInfo><twComp>uart_transaction/uart_io/i_TxClk/w_periodCounter_addsub0000&lt;2&gt;</twComp><twBEL>uart_transaction/uart_io/i_TxClk/r_periodCounter&lt;2&gt;_rt</twBEL><twBEL>uart_transaction/uart_io/i_TxClk/Madd_w_periodCounter_addsub0000_cy&lt;2&gt;</twBEL><twBEL>uart_transaction/uart_io/i_TxClk/Madd_w_periodCounter_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICEL.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>uart_transaction/uart_io/i_TxClk/Madd_w_periodCounter_addsub0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICEL.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>uart_transaction/uart_io/i_TxClk/w_periodCounter_addsub0000&lt;4&gt;</twComp><twBEL>uart_transaction/uart_io/i_TxClk/Madd_w_periodCounter_addsub0000_cy&lt;4&gt;</twBEL><twBEL>uart_transaction/uart_io/i_TxClk/Madd_w_periodCounter_addsub0000_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICEL.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>uart_transaction/uart_io/i_TxClk/Madd_w_periodCounter_addsub0000_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICEL.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>uart_transaction/uart_io/i_TxClk/w_periodCounter_addsub0000&lt;6&gt;</twComp><twBEL>uart_transaction/uart_io/i_TxClk/Madd_w_periodCounter_addsub0000_cy&lt;6&gt;</twBEL><twBEL>uart_transaction/uart_io/i_TxClk/Madd_w_periodCounter_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICEL.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>uart_transaction/uart_io/i_TxClk/Madd_w_periodCounter_addsub0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICEL.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>uart_transaction/uart_io/i_TxClk/w_periodCounter_addsub0000&lt;8&gt;</twComp><twBEL>uart_transaction/uart_io/i_TxClk/Madd_w_periodCounter_addsub0000_cy&lt;8&gt;</twBEL><twBEL>uart_transaction/uart_io/i_TxClk/Madd_w_periodCounter_addsub0000_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICEL.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>uart_transaction/uart_io/i_TxClk/Madd_w_periodCounter_addsub0000_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICEL.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>uart_transaction/uart_io/i_TxClk/w_periodCounter_addsub0000&lt;10&gt;</twComp><twBEL>uart_transaction/uart_io/i_TxClk/Madd_w_periodCounter_addsub0000_cy&lt;10&gt;</twBEL><twBEL>uart_transaction/uart_io/i_TxClk/Madd_w_periodCounter_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICEL.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>uart_transaction/uart_io/i_TxClk/Madd_w_periodCounter_addsub0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICEL.Y</twSite><twDelType>Tciny</twDelType><twDelInfo twEdge="twRising">0.869</twDelInfo><twComp>uart_transaction/uart_io/i_TxClk/w_periodCounter_addsub0000&lt;12&gt;</twComp><twBEL>uart_transaction/uart_io/i_TxClk/Madd_w_periodCounter_addsub0000_cy&lt;12&gt;</twBEL><twBEL>uart_transaction/uart_io/i_TxClk/Madd_w_periodCounter_addsub0000_xor&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICEL.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>uart_transaction/uart_io/i_TxClk/w_periodCounter_addsub0000&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICEL.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.837</twDelInfo><twComp>uart_transaction/uart_io/i_TxClk/r_periodCounter&lt;13&gt;</twComp><twBEL>uart_transaction/uart_io/i_TxClk/w_periodCounter&lt;13&gt;1</twBEL><twBEL>uart_transaction/uart_io/i_TxClk/r_periodCounter_13</twBEL></twPathDel><twLogDel>3.927</twLogDel><twRouteDel>0.700</twRouteDel><twTotDel>4.627</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">w_mclk</twDestClk><twPctLog>84.9</twPctLog><twPctRoute>15.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="36" iCriticalPaths="0" sType="EndPoint">Paths for end point uart_transaction/uart_io/i_RxClk/r_accumulatedError_5 (SLICEL.F4), 36 paths
</twPathRptBanner><twPathRpt anchorID="80"><twConstPath anchorID="81" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>15.219</twSlack><twSrc BELType="FF">uart_transaction/uart_io/i_RxClk/r_accumulatedError_4</twSrc><twDest BELType="FF">uart_transaction/uart_io/i_RxClk/r_accumulatedError_5</twDest><twTotPathDel>4.781</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="11"><twSrc BELType='FF'>uart_transaction/uart_io/i_RxClk/r_accumulatedError_4</twSrc><twDest BELType='FF'>uart_transaction/uart_io/i_RxClk/r_accumulatedError_5</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICEL.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">w_mclk</twSrcClk><twPathDel><twSite>SLICEL.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.591</twDelInfo><twComp>uart_transaction/uart_io/i_RxClk/r_accumulatedError&lt;4&gt;</twComp><twBEL>uart_transaction/uart_io/i_RxClk/r_accumulatedError_4</twBEL></twPathDel><twPathDel><twSite>SLICEL.G1</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>uart_transaction/uart_io/i_RxClk/r_accumulatedError&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICEL.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>uart_transaction/uart_io/i_RxClk/r_accumulatedError&lt;6&gt;</twComp><twBEL>uart_transaction/uart_io/i_RxClk/w_errorExpired2</twBEL></twPathDel><twPathDel><twSite>SLICEL.F3</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>uart_transaction/uart_io/i_RxClk/w_errorExpired</twComp></twPathDel><twPathDel><twSite>SLICEL.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.162</twDelInfo><twComp>uart_transaction/uart_io/i_RxClk/w_accumulatedError_share0000&lt;0&gt;</twComp><twBEL>uart_transaction/uart_io/i_RxClk/Maddsub_w_accumulatedError_share0000_lut&lt;0&gt;</twBEL><twBEL>uart_transaction/uart_io/i_RxClk/Maddsub_w_accumulatedError_share0000_cy&lt;0&gt;</twBEL><twBEL>uart_transaction/uart_io/i_RxClk/Maddsub_w_accumulatedError_share0000_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICEL.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>uart_transaction/uart_io/i_RxClk/Maddsub_w_accumulatedError_share0000_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICEL.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>uart_transaction/uart_io/i_RxClk/w_accumulatedError_share0000&lt;2&gt;</twComp><twBEL>uart_transaction/uart_io/i_RxClk/Maddsub_w_accumulatedError_share0000_cy&lt;2&gt;</twBEL><twBEL>uart_transaction/uart_io/i_RxClk/Maddsub_w_accumulatedError_share0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICEL.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>uart_transaction/uart_io/i_RxClk/Maddsub_w_accumulatedError_share0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICEL.Y</twSite><twDelType>Tciny</twDelType><twDelInfo twEdge="twRising">0.869</twDelInfo><twComp>uart_transaction/uart_io/i_RxClk/w_accumulatedError_share0000&lt;4&gt;</twComp><twBEL>uart_transaction/uart_io/i_RxClk/Maddsub_w_accumulatedError_share0000_cy&lt;4&gt;</twBEL><twBEL>uart_transaction/uart_io/i_RxClk/Maddsub_w_accumulatedError_share0000_xor&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICEL.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>uart_transaction/uart_io/i_RxClk/w_accumulatedError_share0000&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICEL.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.837</twDelInfo><twComp>uart_transaction/uart_io/i_RxClk/r_accumulatedError&lt;5&gt;</twComp><twBEL>uart_transaction/uart_io/i_RxClk/w_accumulatedError&lt;5&gt;</twBEL><twBEL>uart_transaction/uart_io/i_RxClk/r_accumulatedError_5</twBEL></twPathDel><twLogDel>4.281</twLogDel><twRouteDel>0.500</twRouteDel><twTotDel>4.781</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">w_mclk</twDestClk><twPctLog>89.5</twPctLog><twPctRoute>10.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="82"><twConstPath anchorID="83" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>15.219</twSlack><twSrc BELType="FF">uart_transaction/uart_io/i_RxClk/r_accumulatedError_6</twSrc><twDest BELType="FF">uart_transaction/uart_io/i_RxClk/r_accumulatedError_5</twDest><twTotPathDel>4.781</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="11"><twSrc BELType='FF'>uart_transaction/uart_io/i_RxClk/r_accumulatedError_6</twSrc><twDest BELType='FF'>uart_transaction/uart_io/i_RxClk/r_accumulatedError_5</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICEL.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">w_mclk</twSrcClk><twPathDel><twSite>SLICEL.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.591</twDelInfo><twComp>uart_transaction/uart_io/i_RxClk/r_accumulatedError&lt;6&gt;</twComp><twBEL>uart_transaction/uart_io/i_RxClk/r_accumulatedError_6</twBEL></twPathDel><twPathDel><twSite>SLICEL.G4</twSite><twDelType>net</twDelType><twFanCnt>28</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>uart_transaction/uart_io/i_RxClk/r_accumulatedError&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICEL.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>uart_transaction/uart_io/i_RxClk/r_accumulatedError&lt;6&gt;</twComp><twBEL>uart_transaction/uart_io/i_RxClk/w_errorExpired2</twBEL></twPathDel><twPathDel><twSite>SLICEL.F3</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>uart_transaction/uart_io/i_RxClk/w_errorExpired</twComp></twPathDel><twPathDel><twSite>SLICEL.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.162</twDelInfo><twComp>uart_transaction/uart_io/i_RxClk/w_accumulatedError_share0000&lt;0&gt;</twComp><twBEL>uart_transaction/uart_io/i_RxClk/Maddsub_w_accumulatedError_share0000_lut&lt;0&gt;</twBEL><twBEL>uart_transaction/uart_io/i_RxClk/Maddsub_w_accumulatedError_share0000_cy&lt;0&gt;</twBEL><twBEL>uart_transaction/uart_io/i_RxClk/Maddsub_w_accumulatedError_share0000_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICEL.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>uart_transaction/uart_io/i_RxClk/Maddsub_w_accumulatedError_share0000_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICEL.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>uart_transaction/uart_io/i_RxClk/w_accumulatedError_share0000&lt;2&gt;</twComp><twBEL>uart_transaction/uart_io/i_RxClk/Maddsub_w_accumulatedError_share0000_cy&lt;2&gt;</twBEL><twBEL>uart_transaction/uart_io/i_RxClk/Maddsub_w_accumulatedError_share0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICEL.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>uart_transaction/uart_io/i_RxClk/Maddsub_w_accumulatedError_share0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICEL.Y</twSite><twDelType>Tciny</twDelType><twDelInfo twEdge="twRising">0.869</twDelInfo><twComp>uart_transaction/uart_io/i_RxClk/w_accumulatedError_share0000&lt;4&gt;</twComp><twBEL>uart_transaction/uart_io/i_RxClk/Maddsub_w_accumulatedError_share0000_cy&lt;4&gt;</twBEL><twBEL>uart_transaction/uart_io/i_RxClk/Maddsub_w_accumulatedError_share0000_xor&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICEL.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>uart_transaction/uart_io/i_RxClk/w_accumulatedError_share0000&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICEL.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.837</twDelInfo><twComp>uart_transaction/uart_io/i_RxClk/r_accumulatedError&lt;5&gt;</twComp><twBEL>uart_transaction/uart_io/i_RxClk/w_accumulatedError&lt;5&gt;</twBEL><twBEL>uart_transaction/uart_io/i_RxClk/r_accumulatedError_5</twBEL></twPathDel><twLogDel>4.281</twLogDel><twRouteDel>0.500</twRouteDel><twTotDel>4.781</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">w_mclk</twDestClk><twPctLog>89.5</twPctLog><twPctRoute>10.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="84"><twConstPath anchorID="85" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>15.219</twSlack><twSrc BELType="FF">uart_transaction/uart_io/i_RxClk/r_accumulatedError_3</twSrc><twDest BELType="FF">uart_transaction/uart_io/i_RxClk/r_accumulatedError_5</twDest><twTotPathDel>4.781</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="11"><twSrc BELType='FF'>uart_transaction/uart_io/i_RxClk/r_accumulatedError_3</twSrc><twDest BELType='FF'>uart_transaction/uart_io/i_RxClk/r_accumulatedError_5</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICEL.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">w_mclk</twSrcClk><twPathDel><twSite>SLICEL.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.591</twDelInfo><twComp>uart_transaction/uart_io/i_RxClk/r_accumulatedError&lt;3&gt;</twComp><twBEL>uart_transaction/uart_io/i_RxClk/r_accumulatedError_3</twBEL></twPathDel><twPathDel><twSite>SLICEL.G2</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>uart_transaction/uart_io/i_RxClk/r_accumulatedError&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICEL.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>uart_transaction/uart_io/i_RxClk/r_accumulatedError&lt;6&gt;</twComp><twBEL>uart_transaction/uart_io/i_RxClk/w_errorExpired2</twBEL></twPathDel><twPathDel><twSite>SLICEL.F3</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>uart_transaction/uart_io/i_RxClk/w_errorExpired</twComp></twPathDel><twPathDel><twSite>SLICEL.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.162</twDelInfo><twComp>uart_transaction/uart_io/i_RxClk/w_accumulatedError_share0000&lt;0&gt;</twComp><twBEL>uart_transaction/uart_io/i_RxClk/Maddsub_w_accumulatedError_share0000_lut&lt;0&gt;</twBEL><twBEL>uart_transaction/uart_io/i_RxClk/Maddsub_w_accumulatedError_share0000_cy&lt;0&gt;</twBEL><twBEL>uart_transaction/uart_io/i_RxClk/Maddsub_w_accumulatedError_share0000_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICEL.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>uart_transaction/uart_io/i_RxClk/Maddsub_w_accumulatedError_share0000_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICEL.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>uart_transaction/uart_io/i_RxClk/w_accumulatedError_share0000&lt;2&gt;</twComp><twBEL>uart_transaction/uart_io/i_RxClk/Maddsub_w_accumulatedError_share0000_cy&lt;2&gt;</twBEL><twBEL>uart_transaction/uart_io/i_RxClk/Maddsub_w_accumulatedError_share0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICEL.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>uart_transaction/uart_io/i_RxClk/Maddsub_w_accumulatedError_share0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICEL.Y</twSite><twDelType>Tciny</twDelType><twDelInfo twEdge="twRising">0.869</twDelInfo><twComp>uart_transaction/uart_io/i_RxClk/w_accumulatedError_share0000&lt;4&gt;</twComp><twBEL>uart_transaction/uart_io/i_RxClk/Maddsub_w_accumulatedError_share0000_cy&lt;4&gt;</twBEL><twBEL>uart_transaction/uart_io/i_RxClk/Maddsub_w_accumulatedError_share0000_xor&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICEL.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>uart_transaction/uart_io/i_RxClk/w_accumulatedError_share0000&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICEL.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.837</twDelInfo><twComp>uart_transaction/uart_io/i_RxClk/r_accumulatedError&lt;5&gt;</twComp><twBEL>uart_transaction/uart_io/i_RxClk/w_accumulatedError&lt;5&gt;</twBEL><twBEL>uart_transaction/uart_io/i_RxClk/r_accumulatedError_5</twBEL></twPathDel><twLogDel>4.281</twLogDel><twRouteDel>0.500</twRouteDel><twTotDel>4.781</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">w_mclk</twDestClk><twPctLog>89.5</twPctLog><twPctRoute>10.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_clock_reset_dcm_pll_CLKFX_BUF = PERIOD TIMEGRP
        &quot;clock_reset_dcm_pll_CLKFX_BUF&quot; TS1 / 5 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point uart_transaction/uart_io/rxrx_01a/r_shiftInData_7 (SLICEL.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="86"><twConstPath anchorID="87" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>-0.138</twSlack><twSrc BELType="FF">uart_transaction/uart_io/rxrx_01a/r_rxdSync1</twSrc><twDest BELType="FF">uart_transaction/uart_io/rxrx_01a/r_shiftInData_7</twDest><twTotPathDel>0.666</twTotPathDel><twClkSkew dest = "0.904" src = "0.100">-0.804</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="10"><twSrc BELType='FF'>uart_transaction/uart_io/rxrx_01a/r_rxdSync1</twSrc><twDest BELType='FF'>uart_transaction/uart_io/rxrx_01a/r_shiftInData_7</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICEL.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">w_mclk</twSrcClk><twPathDel><twSite>SLICEL.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.473</twDelInfo><twComp>uart_transaction/uart_io/rxrx_01a/r_rxdSync1</twComp><twBEL>uart_transaction/uart_io/rxrx_01a/r_rxdSync1</twBEL></twPathDel><twPathDel><twSite>SLICEL.BX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">0.100</twDelInfo><twComp>uart_transaction/uart_io/rxrx_01a/r_rxdSync1</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICEL.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.093</twDelInfo><twComp>uart_transaction/uart_io/rxrx_01a/r_shiftInData&lt;7&gt;</twComp><twBEL>uart_transaction/uart_io/rxrx_01a/r_shiftInData_7</twBEL></twPathDel><twLogDel>0.566</twLogDel><twRouteDel>0.100</twRouteDel><twTotDel>0.666</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">uart_transaction/uart_io/w_RxClk</twDestClk><twPctLog>85.0</twPctLog><twPctRoute>15.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point uart_transaction/uart_io/rxtx_01a/r_shiftReg_1 (SLICEL.F3), 1 path
</twPathRptBanner><twPathRpt anchorID="88"><twConstPath anchorID="89" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.282</twSlack><twSrc BELType="FF">uart_transaction/r_tx_data_0</twSrc><twDest BELType="FF">uart_transaction/uart_io/rxtx_01a/r_shiftReg_1</twDest><twTotPathDel>1.086</twTotPathDel><twClkSkew dest = "0.904" src = "0.100">-0.804</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="10"><twSrc BELType='FF'>uart_transaction/r_tx_data_0</twSrc><twDest BELType='FF'>uart_transaction/uart_io/rxtx_01a/r_shiftReg_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICEL.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">w_mclk</twSrcClk><twPathDel><twSite>SLICEL.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.470</twDelInfo><twComp>uart_transaction/r_tx_data&lt;1&gt;</twComp><twBEL>uart_transaction/r_tx_data_0</twBEL></twPathDel><twPathDel><twSite>SLICEL.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">0.100</twDelInfo><twComp>uart_transaction/r_tx_data&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICEL.CLK</twSite><twDelType>Tckf</twDelType><twDelInfo twEdge="twFalling">0.516</twDelInfo><twComp>uart_transaction/uart_io/rxtx_01a/r_shiftReg&lt;1&gt;</twComp><twBEL>uart_transaction/uart_io/rxtx_01a/w_shiftReg&lt;1&gt;2</twBEL><twBEL>uart_transaction/uart_io/rxtx_01a/r_shiftReg_1</twBEL></twPathDel><twLogDel>0.986</twLogDel><twRouteDel>0.100</twRouteDel><twTotDel>1.086</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">uart_transaction/uart_io/w_TxClk</twDestClk><twPctLog>90.8</twPctLog><twPctRoute>9.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point uart_transaction/uart_io/rxtx_01a/r_shiftReg_3 (SLICEL.F3), 1 path
</twPathRptBanner><twPathRpt anchorID="90"><twConstPath anchorID="91" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.282</twSlack><twSrc BELType="FF">uart_transaction/r_tx_data_2</twSrc><twDest BELType="FF">uart_transaction/uart_io/rxtx_01a/r_shiftReg_3</twDest><twTotPathDel>1.086</twTotPathDel><twClkSkew dest = "0.904" src = "0.100">-0.804</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="10"><twSrc BELType='FF'>uart_transaction/r_tx_data_2</twSrc><twDest BELType='FF'>uart_transaction/uart_io/rxtx_01a/r_shiftReg_3</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICEL.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">w_mclk</twSrcClk><twPathDel><twSite>SLICEL.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.470</twDelInfo><twComp>uart_transaction/r_tx_data&lt;3&gt;</twComp><twBEL>uart_transaction/r_tx_data_2</twBEL></twPathDel><twPathDel><twSite>SLICEL.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">0.100</twDelInfo><twComp>uart_transaction/r_tx_data&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICEL.CLK</twSite><twDelType>Tckf</twDelType><twDelInfo twEdge="twFalling">0.516</twDelInfo><twComp>uart_transaction/uart_io/rxtx_01a/r_shiftReg&lt;3&gt;</twComp><twBEL>uart_transaction/uart_io/rxtx_01a/w_shiftReg&lt;3&gt;1</twBEL><twBEL>uart_transaction/uart_io/rxtx_01a/r_shiftReg_3</twBEL></twPathDel><twLogDel>0.986</twLogDel><twRouteDel>0.100</twRouteDel><twTotDel>1.086</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">uart_transaction/uart_io/w_TxClk</twDestClk><twPctLog>90.8</twPctLog><twPctRoute>9.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="92"><twPinLimitBanner>Component Switching Limit Checks: TS_clock_reset_dcm_pll_CLKFX_BUF = PERIOD TIMEGRP
        &quot;clock_reset_dcm_pll_CLKFX_BUF&quot; TS1 / 5 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="93" type="MINLOWPULSE" name="Trpw" slack="16.808" period="20.000" constraintValue="10.000" deviceLimit="1.596" physResource="line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count&lt;0&gt;/SR" logResource="line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_0/SR" locationPin="SLICEL.SR" clockNet="line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg&lt;2&gt;"/><twPinLimit anchorID="94" type="MINHIGHPULSE" name="Trpw" slack="16.808" period="20.000" constraintValue="10.000" deviceLimit="1.596" physResource="line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count&lt;0&gt;/SR" logResource="line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_0/SR" locationPin="SLICEL.SR" clockNet="line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg&lt;2&gt;"/><twPinLimit anchorID="95" type="MINLOWPULSE" name="Trpw" slack="16.808" period="20.000" constraintValue="10.000" deviceLimit="1.596" physResource="line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count&lt;0&gt;/SR" logResource="line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_1/SR" locationPin="SLICEL.SR" clockNet="line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg&lt;2&gt;"/></twPinLimitRpt></twConst><twConst anchorID="96" twConstType="OFFSETINDELAY" ><twConstHead uID="7"><twConstName UCFConstName="NET &quot;xipCAM_D&lt;0&gt;&quot; OFFSET = IN 15 ns VALID 30 ns BEFORE &quot;xipCAM_PCLK&quot; RISING;" ScopeName="">COMP &quot;xipCAM_D&lt;0&gt;&quot; OFFSET = IN 15 ns VALID 30 ns BEFORE COMP &quot;xipCAM_PCLK&quot;         &quot;RISING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>-0.645</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point line_buffer/r_DATA_pre_0 (SLICEL.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="97"><twConstOffIn anchorID="98" twDataPathType="twDataPathMaxDelay"><twSlack>15.645</twSlack><twSrc BELType="PAD">xipCAM_D&lt;0&gt;</twSrc><twDest BELType="FF">line_buffer/r_DATA_pre_0</twDest><twClkDel>2.406</twClkDel><twClkSrc>xipCAM_PCLK</twClkSrc><twClkDest>line_buffer/r_DATA_pre&lt;1&gt;</twClkDest><twOff>15.000</twOff><twOffSrc>xipCAM_D&lt;0&gt;</twOffSrc><twOffDest>xipCAM_PCLK</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="10"><twSrc BELType='PAD'>xipCAM_D&lt;0&gt;</twSrc><twDest BELType='FF'>line_buffer/r_DATA_pre_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>IBUF.PAD</twSrcSite><twPathDel><twSite>IBUF.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">1.300</twDelInfo><twComp>xipCAM_D&lt;0&gt;</twComp><twBEL>xipCAM_D&lt;0&gt;</twBEL><twBEL>xipCAM_D_0_IBUF</twBEL></twPathDel><twPathDel><twSite>SLICEL.BY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">0.100</twDelInfo><twComp>xipCAM_D_0_IBUF</twComp></twPathDel><twPathDel><twSite>SLICEL.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twFalling">0.361</twDelInfo><twComp>line_buffer/r_DATA_pre&lt;1&gt;</twComp><twBEL>line_buffer/r_DATA_pre_0</twBEL></twPathDel><twLogDel>1.661</twLogDel><twRouteDel>0.100</twRouteDel><twTotDel>1.761</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">w_pixelclk</twDestClk><twPctLog>94.3</twPctLog><twPctRoute>5.7</twPctRoute></twDataPath><twClkPath maxSiteLen="10"><twSrc BELType='PAD'>xipCAM_PCLK</twSrc><twDest BELType='FF'>line_buffer/r_DATA_pre_0</twDest><twLogLvls>2</twLogLvls><twSrcSite>IBUF.PAD</twSrcSite><twPathDel><twSite>IBUF.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.040</twDelInfo><twComp>xipCAM_PCLK</twComp><twBEL>xipCAM_PCLK</twBEL><twBEL>clock_reset/p_bufi</twBEL></twPathDel><twPathDel><twSite>BUFGMUX.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>clock_reset/pclk_pre</twComp></twPathDel><twPathDel><twSite>BUFGMUX.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">1.166</twDelInfo><twComp>clock_reset/p_buf</twComp><twBEL>clock_reset/p_buf.GCLKMUX</twBEL><twBEL>clock_reset/p_buf</twBEL></twPathDel><twPathDel><twSite>SLICEL.CLK</twSite><twDelType>net</twDelType><twFanCnt>127</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>w_pixelclk</twComp></twPathDel><twLogDel>2.206</twLogDel><twRouteDel>0.200</twRouteDel><twTotDel>2.406</twTotDel><twPctLog>91.7</twPctLog><twPctRoute>8.3</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;xipCAM_D&lt;0&gt;&quot; OFFSET = IN 15 ns VALID 30 ns BEFORE COMP &quot;xipCAM_PCLK&quot;
        &quot;RISING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point line_buffer/r_DATA_pre_0 (SLICEL.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="99"><twConstOffIn anchorID="100" twDataPathType="twDataPathMinDelay"><twSlack>13.318</twSlack><twSrc BELType="PAD">xipCAM_D&lt;0&gt;</twSrc><twDest BELType="FF">line_buffer/r_DATA_pre_0</twDest><twClkDel>2.957</twClkDel><twClkSrc>xipCAM_PCLK</twClkSrc><twClkDest>line_buffer/r_DATA_pre&lt;1&gt;</twClkDest><twOff>15.000</twOff><twOffSrc>xipCAM_D&lt;0&gt;</twOffSrc><twOffDest>xipCAM_PCLK</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="10"><twSrc BELType='PAD'>xipCAM_D&lt;0&gt;</twSrc><twDest BELType='FF'>line_buffer/r_DATA_pre_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>IBUF.PAD</twSrcSite><twPathDel><twSite>IBUF.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">1.040</twDelInfo><twComp>xipCAM_D&lt;0&gt;</twComp><twBEL>xipCAM_D&lt;0&gt;</twBEL><twBEL>xipCAM_D_0_IBUF</twBEL></twPathDel><twPathDel><twSite>SLICEL.BY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">0.100</twDelInfo><twComp>xipCAM_D_0_IBUF</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICEL.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.135</twDelInfo><twComp>line_buffer/r_DATA_pre&lt;1&gt;</twComp><twBEL>line_buffer/r_DATA_pre_0</twBEL></twPathDel><twLogDel>1.175</twLogDel><twRouteDel>0.100</twRouteDel><twTotDel>1.275</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">w_pixelclk</twDestClk><twPctLog>92.2</twPctLog><twPctRoute>7.8</twPctRoute></twDataPath><twClkPath maxSiteLen="10"><twSrc BELType='PAD'>xipCAM_PCLK</twSrc><twDest BELType='FF'>line_buffer/r_DATA_pre_0</twDest><twLogLvls>2</twLogLvls><twSrcSite>IBUF.PAD</twSrcSite><twPathDel><twSite>IBUF.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.300</twDelInfo><twComp>xipCAM_PCLK</twComp><twBEL>xipCAM_PCLK</twBEL><twBEL>clock_reset/p_bufi</twBEL></twPathDel><twPathDel><twSite>BUFGMUX.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>clock_reset/pclk_pre</twComp></twPathDel><twPathDel><twSite>BUFGMUX.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">1.457</twDelInfo><twComp>clock_reset/p_buf</twComp><twBEL>clock_reset/p_buf.GCLKMUX</twBEL><twBEL>clock_reset/p_buf</twBEL></twPathDel><twPathDel><twSite>SLICEL.CLK</twSite><twDelType>net</twDelType><twFanCnt>127</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>w_pixelclk</twComp></twPathDel><twLogDel>2.757</twLogDel><twRouteDel>0.200</twRouteDel><twTotDel>2.957</twTotDel><twPctLog>93.2</twPctLog><twPctRoute>6.8</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="101" twConstType="OFFSETINDELAY" ><twConstHead uID="8"><twConstName UCFConstName="NET &quot;xipCAM_D&lt;1&gt;&quot; OFFSET = IN 15 ns VALID 30 ns BEFORE &quot;xipCAM_PCLK&quot; RISING;" ScopeName="">COMP &quot;xipCAM_D&lt;1&gt;&quot; OFFSET = IN 15 ns VALID 30 ns BEFORE COMP &quot;xipCAM_PCLK&quot;         &quot;RISING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>-0.698</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point line_buffer/r_DATA_pre_1 (SLICEL.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="102"><twConstOffIn anchorID="103" twDataPathType="twDataPathMaxDelay"><twSlack>15.698</twSlack><twSrc BELType="PAD">xipCAM_D&lt;1&gt;</twSrc><twDest BELType="FF">line_buffer/r_DATA_pre_1</twDest><twClkDel>2.406</twClkDel><twClkSrc>xipCAM_PCLK</twClkSrc><twClkDest>line_buffer/r_DATA_pre&lt;1&gt;</twClkDest><twOff>15.000</twOff><twOffSrc>xipCAM_D&lt;1&gt;</twOffSrc><twOffDest>xipCAM_PCLK</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="10"><twSrc BELType='PAD'>xipCAM_D&lt;1&gt;</twSrc><twDest BELType='FF'>line_buffer/r_DATA_pre_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>IBUF.PAD</twSrcSite><twPathDel><twSite>IBUF.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">1.300</twDelInfo><twComp>xipCAM_D&lt;1&gt;</twComp><twBEL>xipCAM_D&lt;1&gt;</twBEL><twBEL>xipCAM_D_1_IBUF</twBEL></twPathDel><twPathDel><twSite>SLICEL.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">0.100</twDelInfo><twComp>xipCAM_D_1_IBUF</twComp></twPathDel><twPathDel><twSite>SLICEL.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twFalling">0.308</twDelInfo><twComp>line_buffer/r_DATA_pre&lt;1&gt;</twComp><twBEL>line_buffer/r_DATA_pre_1</twBEL></twPathDel><twLogDel>1.608</twLogDel><twRouteDel>0.100</twRouteDel><twTotDel>1.708</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">w_pixelclk</twDestClk><twPctLog>94.1</twPctLog><twPctRoute>5.9</twPctRoute></twDataPath><twClkPath maxSiteLen="10"><twSrc BELType='PAD'>xipCAM_PCLK</twSrc><twDest BELType='FF'>line_buffer/r_DATA_pre_1</twDest><twLogLvls>2</twLogLvls><twSrcSite>IBUF.PAD</twSrcSite><twPathDel><twSite>IBUF.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.040</twDelInfo><twComp>xipCAM_PCLK</twComp><twBEL>xipCAM_PCLK</twBEL><twBEL>clock_reset/p_bufi</twBEL></twPathDel><twPathDel><twSite>BUFGMUX.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>clock_reset/pclk_pre</twComp></twPathDel><twPathDel><twSite>BUFGMUX.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">1.166</twDelInfo><twComp>clock_reset/p_buf</twComp><twBEL>clock_reset/p_buf.GCLKMUX</twBEL><twBEL>clock_reset/p_buf</twBEL></twPathDel><twPathDel><twSite>SLICEL.CLK</twSite><twDelType>net</twDelType><twFanCnt>127</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>w_pixelclk</twComp></twPathDel><twLogDel>2.206</twLogDel><twRouteDel>0.200</twRouteDel><twTotDel>2.406</twTotDel><twPctLog>91.7</twPctLog><twPctRoute>8.3</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;xipCAM_D&lt;1&gt;&quot; OFFSET = IN 15 ns VALID 30 ns BEFORE COMP &quot;xipCAM_PCLK&quot;
        &quot;RISING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point line_buffer/r_DATA_pre_1 (SLICEL.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="104"><twConstOffIn anchorID="105" twDataPathType="twDataPathMinDelay"><twSlack>13.276</twSlack><twSrc BELType="PAD">xipCAM_D&lt;1&gt;</twSrc><twDest BELType="FF">line_buffer/r_DATA_pre_1</twDest><twClkDel>2.957</twClkDel><twClkSrc>xipCAM_PCLK</twClkSrc><twClkDest>line_buffer/r_DATA_pre&lt;1&gt;</twClkDest><twOff>15.000</twOff><twOffSrc>xipCAM_D&lt;1&gt;</twOffSrc><twOffDest>xipCAM_PCLK</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="10"><twSrc BELType='PAD'>xipCAM_D&lt;1&gt;</twSrc><twDest BELType='FF'>line_buffer/r_DATA_pre_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>IBUF.PAD</twSrcSite><twPathDel><twSite>IBUF.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">1.040</twDelInfo><twComp>xipCAM_D&lt;1&gt;</twComp><twBEL>xipCAM_D&lt;1&gt;</twBEL><twBEL>xipCAM_D_1_IBUF</twBEL></twPathDel><twPathDel><twSite>SLICEL.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">0.100</twDelInfo><twComp>xipCAM_D_1_IBUF</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICEL.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.093</twDelInfo><twComp>line_buffer/r_DATA_pre&lt;1&gt;</twComp><twBEL>line_buffer/r_DATA_pre_1</twBEL></twPathDel><twLogDel>1.133</twLogDel><twRouteDel>0.100</twRouteDel><twTotDel>1.233</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">w_pixelclk</twDestClk><twPctLog>91.9</twPctLog><twPctRoute>8.1</twPctRoute></twDataPath><twClkPath maxSiteLen="10"><twSrc BELType='PAD'>xipCAM_PCLK</twSrc><twDest BELType='FF'>line_buffer/r_DATA_pre_1</twDest><twLogLvls>2</twLogLvls><twSrcSite>IBUF.PAD</twSrcSite><twPathDel><twSite>IBUF.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.300</twDelInfo><twComp>xipCAM_PCLK</twComp><twBEL>xipCAM_PCLK</twBEL><twBEL>clock_reset/p_bufi</twBEL></twPathDel><twPathDel><twSite>BUFGMUX.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>clock_reset/pclk_pre</twComp></twPathDel><twPathDel><twSite>BUFGMUX.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">1.457</twDelInfo><twComp>clock_reset/p_buf</twComp><twBEL>clock_reset/p_buf.GCLKMUX</twBEL><twBEL>clock_reset/p_buf</twBEL></twPathDel><twPathDel><twSite>SLICEL.CLK</twSite><twDelType>net</twDelType><twFanCnt>127</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>w_pixelclk</twComp></twPathDel><twLogDel>2.757</twLogDel><twRouteDel>0.200</twRouteDel><twTotDel>2.957</twTotDel><twPctLog>93.2</twPctLog><twPctRoute>6.8</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="106" twConstType="OFFSETINDELAY" ><twConstHead uID="9"><twConstName UCFConstName="NET &quot;xipCAM_D&lt;2&gt;&quot; OFFSET = IN 15 ns VALID 30 ns BEFORE &quot;xipCAM_PCLK&quot; RISING;" ScopeName="">COMP &quot;xipCAM_D&lt;2&gt;&quot; OFFSET = IN 15 ns VALID 30 ns BEFORE COMP &quot;xipCAM_PCLK&quot;         &quot;RISING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>-0.645</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point line_buffer/r_DATA_pre_2 (SLICEL.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="107"><twConstOffIn anchorID="108" twDataPathType="twDataPathMaxDelay"><twSlack>15.645</twSlack><twSrc BELType="PAD">xipCAM_D&lt;2&gt;</twSrc><twDest BELType="FF">line_buffer/r_DATA_pre_2</twDest><twClkDel>2.406</twClkDel><twClkSrc>xipCAM_PCLK</twClkSrc><twClkDest>line_buffer/r_DATA_pre&lt;3&gt;</twClkDest><twOff>15.000</twOff><twOffSrc>xipCAM_D&lt;2&gt;</twOffSrc><twOffDest>xipCAM_PCLK</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="10"><twSrc BELType='PAD'>xipCAM_D&lt;2&gt;</twSrc><twDest BELType='FF'>line_buffer/r_DATA_pre_2</twDest><twLogLvls>1</twLogLvls><twSrcSite>IBUF.PAD</twSrcSite><twPathDel><twSite>IBUF.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">1.300</twDelInfo><twComp>xipCAM_D&lt;2&gt;</twComp><twBEL>xipCAM_D&lt;2&gt;</twBEL><twBEL>xipCAM_D_2_IBUF</twBEL></twPathDel><twPathDel><twSite>SLICEL.BY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">0.100</twDelInfo><twComp>xipCAM_D_2_IBUF</twComp></twPathDel><twPathDel><twSite>SLICEL.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twFalling">0.361</twDelInfo><twComp>line_buffer/r_DATA_pre&lt;3&gt;</twComp><twBEL>line_buffer/r_DATA_pre_2</twBEL></twPathDel><twLogDel>1.661</twLogDel><twRouteDel>0.100</twRouteDel><twTotDel>1.761</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">w_pixelclk</twDestClk><twPctLog>94.3</twPctLog><twPctRoute>5.7</twPctRoute></twDataPath><twClkPath maxSiteLen="10"><twSrc BELType='PAD'>xipCAM_PCLK</twSrc><twDest BELType='FF'>line_buffer/r_DATA_pre_2</twDest><twLogLvls>2</twLogLvls><twSrcSite>IBUF.PAD</twSrcSite><twPathDel><twSite>IBUF.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.040</twDelInfo><twComp>xipCAM_PCLK</twComp><twBEL>xipCAM_PCLK</twBEL><twBEL>clock_reset/p_bufi</twBEL></twPathDel><twPathDel><twSite>BUFGMUX.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>clock_reset/pclk_pre</twComp></twPathDel><twPathDel><twSite>BUFGMUX.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">1.166</twDelInfo><twComp>clock_reset/p_buf</twComp><twBEL>clock_reset/p_buf.GCLKMUX</twBEL><twBEL>clock_reset/p_buf</twBEL></twPathDel><twPathDel><twSite>SLICEL.CLK</twSite><twDelType>net</twDelType><twFanCnt>127</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>w_pixelclk</twComp></twPathDel><twLogDel>2.206</twLogDel><twRouteDel>0.200</twRouteDel><twTotDel>2.406</twTotDel><twPctLog>91.7</twPctLog><twPctRoute>8.3</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;xipCAM_D&lt;2&gt;&quot; OFFSET = IN 15 ns VALID 30 ns BEFORE COMP &quot;xipCAM_PCLK&quot;
        &quot;RISING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point line_buffer/r_DATA_pre_2 (SLICEL.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="109"><twConstOffIn anchorID="110" twDataPathType="twDataPathMinDelay"><twSlack>13.318</twSlack><twSrc BELType="PAD">xipCAM_D&lt;2&gt;</twSrc><twDest BELType="FF">line_buffer/r_DATA_pre_2</twDest><twClkDel>2.957</twClkDel><twClkSrc>xipCAM_PCLK</twClkSrc><twClkDest>line_buffer/r_DATA_pre&lt;3&gt;</twClkDest><twOff>15.000</twOff><twOffSrc>xipCAM_D&lt;2&gt;</twOffSrc><twOffDest>xipCAM_PCLK</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="10"><twSrc BELType='PAD'>xipCAM_D&lt;2&gt;</twSrc><twDest BELType='FF'>line_buffer/r_DATA_pre_2</twDest><twLogLvls>1</twLogLvls><twSrcSite>IBUF.PAD</twSrcSite><twPathDel><twSite>IBUF.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">1.040</twDelInfo><twComp>xipCAM_D&lt;2&gt;</twComp><twBEL>xipCAM_D&lt;2&gt;</twBEL><twBEL>xipCAM_D_2_IBUF</twBEL></twPathDel><twPathDel><twSite>SLICEL.BY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">0.100</twDelInfo><twComp>xipCAM_D_2_IBUF</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICEL.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.135</twDelInfo><twComp>line_buffer/r_DATA_pre&lt;3&gt;</twComp><twBEL>line_buffer/r_DATA_pre_2</twBEL></twPathDel><twLogDel>1.175</twLogDel><twRouteDel>0.100</twRouteDel><twTotDel>1.275</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">w_pixelclk</twDestClk><twPctLog>92.2</twPctLog><twPctRoute>7.8</twPctRoute></twDataPath><twClkPath maxSiteLen="10"><twSrc BELType='PAD'>xipCAM_PCLK</twSrc><twDest BELType='FF'>line_buffer/r_DATA_pre_2</twDest><twLogLvls>2</twLogLvls><twSrcSite>IBUF.PAD</twSrcSite><twPathDel><twSite>IBUF.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.300</twDelInfo><twComp>xipCAM_PCLK</twComp><twBEL>xipCAM_PCLK</twBEL><twBEL>clock_reset/p_bufi</twBEL></twPathDel><twPathDel><twSite>BUFGMUX.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>clock_reset/pclk_pre</twComp></twPathDel><twPathDel><twSite>BUFGMUX.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">1.457</twDelInfo><twComp>clock_reset/p_buf</twComp><twBEL>clock_reset/p_buf.GCLKMUX</twBEL><twBEL>clock_reset/p_buf</twBEL></twPathDel><twPathDel><twSite>SLICEL.CLK</twSite><twDelType>net</twDelType><twFanCnt>127</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>w_pixelclk</twComp></twPathDel><twLogDel>2.757</twLogDel><twRouteDel>0.200</twRouteDel><twTotDel>2.957</twTotDel><twPctLog>93.2</twPctLog><twPctRoute>6.8</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="111" twConstType="OFFSETINDELAY" ><twConstHead uID="10"><twConstName UCFConstName="NET &quot;xipCAM_D&lt;3&gt;&quot; OFFSET = IN 15 ns VALID 30 ns BEFORE &quot;xipCAM_PCLK&quot; RISING;" ScopeName="">COMP &quot;xipCAM_D&lt;3&gt;&quot; OFFSET = IN 15 ns VALID 30 ns BEFORE COMP &quot;xipCAM_PCLK&quot;         &quot;RISING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>-0.698</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point line_buffer/r_DATA_pre_3 (SLICEL.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="112"><twConstOffIn anchorID="113" twDataPathType="twDataPathMaxDelay"><twSlack>15.698</twSlack><twSrc BELType="PAD">xipCAM_D&lt;3&gt;</twSrc><twDest BELType="FF">line_buffer/r_DATA_pre_3</twDest><twClkDel>2.406</twClkDel><twClkSrc>xipCAM_PCLK</twClkSrc><twClkDest>line_buffer/r_DATA_pre&lt;3&gt;</twClkDest><twOff>15.000</twOff><twOffSrc>xipCAM_D&lt;3&gt;</twOffSrc><twOffDest>xipCAM_PCLK</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="10"><twSrc BELType='PAD'>xipCAM_D&lt;3&gt;</twSrc><twDest BELType='FF'>line_buffer/r_DATA_pre_3</twDest><twLogLvls>1</twLogLvls><twSrcSite>IBUF.PAD</twSrcSite><twPathDel><twSite>IBUF.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">1.300</twDelInfo><twComp>xipCAM_D&lt;3&gt;</twComp><twBEL>xipCAM_D&lt;3&gt;</twBEL><twBEL>xipCAM_D_3_IBUF</twBEL></twPathDel><twPathDel><twSite>SLICEL.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">0.100</twDelInfo><twComp>xipCAM_D_3_IBUF</twComp></twPathDel><twPathDel><twSite>SLICEL.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twFalling">0.308</twDelInfo><twComp>line_buffer/r_DATA_pre&lt;3&gt;</twComp><twBEL>line_buffer/r_DATA_pre_3</twBEL></twPathDel><twLogDel>1.608</twLogDel><twRouteDel>0.100</twRouteDel><twTotDel>1.708</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">w_pixelclk</twDestClk><twPctLog>94.1</twPctLog><twPctRoute>5.9</twPctRoute></twDataPath><twClkPath maxSiteLen="10"><twSrc BELType='PAD'>xipCAM_PCLK</twSrc><twDest BELType='FF'>line_buffer/r_DATA_pre_3</twDest><twLogLvls>2</twLogLvls><twSrcSite>IBUF.PAD</twSrcSite><twPathDel><twSite>IBUF.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.040</twDelInfo><twComp>xipCAM_PCLK</twComp><twBEL>xipCAM_PCLK</twBEL><twBEL>clock_reset/p_bufi</twBEL></twPathDel><twPathDel><twSite>BUFGMUX.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>clock_reset/pclk_pre</twComp></twPathDel><twPathDel><twSite>BUFGMUX.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">1.166</twDelInfo><twComp>clock_reset/p_buf</twComp><twBEL>clock_reset/p_buf.GCLKMUX</twBEL><twBEL>clock_reset/p_buf</twBEL></twPathDel><twPathDel><twSite>SLICEL.CLK</twSite><twDelType>net</twDelType><twFanCnt>127</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>w_pixelclk</twComp></twPathDel><twLogDel>2.206</twLogDel><twRouteDel>0.200</twRouteDel><twTotDel>2.406</twTotDel><twPctLog>91.7</twPctLog><twPctRoute>8.3</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;xipCAM_D&lt;3&gt;&quot; OFFSET = IN 15 ns VALID 30 ns BEFORE COMP &quot;xipCAM_PCLK&quot;
        &quot;RISING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point line_buffer/r_DATA_pre_3 (SLICEL.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="114"><twConstOffIn anchorID="115" twDataPathType="twDataPathMinDelay"><twSlack>13.276</twSlack><twSrc BELType="PAD">xipCAM_D&lt;3&gt;</twSrc><twDest BELType="FF">line_buffer/r_DATA_pre_3</twDest><twClkDel>2.957</twClkDel><twClkSrc>xipCAM_PCLK</twClkSrc><twClkDest>line_buffer/r_DATA_pre&lt;3&gt;</twClkDest><twOff>15.000</twOff><twOffSrc>xipCAM_D&lt;3&gt;</twOffSrc><twOffDest>xipCAM_PCLK</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="10"><twSrc BELType='PAD'>xipCAM_D&lt;3&gt;</twSrc><twDest BELType='FF'>line_buffer/r_DATA_pre_3</twDest><twLogLvls>1</twLogLvls><twSrcSite>IBUF.PAD</twSrcSite><twPathDel><twSite>IBUF.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">1.040</twDelInfo><twComp>xipCAM_D&lt;3&gt;</twComp><twBEL>xipCAM_D&lt;3&gt;</twBEL><twBEL>xipCAM_D_3_IBUF</twBEL></twPathDel><twPathDel><twSite>SLICEL.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">0.100</twDelInfo><twComp>xipCAM_D_3_IBUF</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICEL.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.093</twDelInfo><twComp>line_buffer/r_DATA_pre&lt;3&gt;</twComp><twBEL>line_buffer/r_DATA_pre_3</twBEL></twPathDel><twLogDel>1.133</twLogDel><twRouteDel>0.100</twRouteDel><twTotDel>1.233</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">w_pixelclk</twDestClk><twPctLog>91.9</twPctLog><twPctRoute>8.1</twPctRoute></twDataPath><twClkPath maxSiteLen="10"><twSrc BELType='PAD'>xipCAM_PCLK</twSrc><twDest BELType='FF'>line_buffer/r_DATA_pre_3</twDest><twLogLvls>2</twLogLvls><twSrcSite>IBUF.PAD</twSrcSite><twPathDel><twSite>IBUF.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.300</twDelInfo><twComp>xipCAM_PCLK</twComp><twBEL>xipCAM_PCLK</twBEL><twBEL>clock_reset/p_bufi</twBEL></twPathDel><twPathDel><twSite>BUFGMUX.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>clock_reset/pclk_pre</twComp></twPathDel><twPathDel><twSite>BUFGMUX.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">1.457</twDelInfo><twComp>clock_reset/p_buf</twComp><twBEL>clock_reset/p_buf.GCLKMUX</twBEL><twBEL>clock_reset/p_buf</twBEL></twPathDel><twPathDel><twSite>SLICEL.CLK</twSite><twDelType>net</twDelType><twFanCnt>127</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>w_pixelclk</twComp></twPathDel><twLogDel>2.757</twLogDel><twRouteDel>0.200</twRouteDel><twTotDel>2.957</twTotDel><twPctLog>93.2</twPctLog><twPctRoute>6.8</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="116" twConstType="OFFSETINDELAY" ><twConstHead uID="11"><twConstName UCFConstName="NET &quot;xipCAM_D&lt;4&gt;&quot; OFFSET = IN 15 ns VALID 30 ns BEFORE &quot;xipCAM_PCLK&quot; RISING;" ScopeName="">COMP &quot;xipCAM_D&lt;4&gt;&quot; OFFSET = IN 15 ns VALID 30 ns BEFORE COMP &quot;xipCAM_PCLK&quot;         &quot;RISING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>-0.645</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point line_buffer/r_DATA_pre_4 (SLICEL.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="117"><twConstOffIn anchorID="118" twDataPathType="twDataPathMaxDelay"><twSlack>15.645</twSlack><twSrc BELType="PAD">xipCAM_D&lt;4&gt;</twSrc><twDest BELType="FF">line_buffer/r_DATA_pre_4</twDest><twClkDel>2.406</twClkDel><twClkSrc>xipCAM_PCLK</twClkSrc><twClkDest>line_buffer/r_DATA_pre&lt;5&gt;</twClkDest><twOff>15.000</twOff><twOffSrc>xipCAM_D&lt;4&gt;</twOffSrc><twOffDest>xipCAM_PCLK</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="10"><twSrc BELType='PAD'>xipCAM_D&lt;4&gt;</twSrc><twDest BELType='FF'>line_buffer/r_DATA_pre_4</twDest><twLogLvls>1</twLogLvls><twSrcSite>IBUF.PAD</twSrcSite><twPathDel><twSite>IBUF.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">1.300</twDelInfo><twComp>xipCAM_D&lt;4&gt;</twComp><twBEL>xipCAM_D&lt;4&gt;</twBEL><twBEL>xipCAM_D_4_IBUF</twBEL></twPathDel><twPathDel><twSite>SLICEL.BY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">0.100</twDelInfo><twComp>xipCAM_D_4_IBUF</twComp></twPathDel><twPathDel><twSite>SLICEL.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twFalling">0.361</twDelInfo><twComp>line_buffer/r_DATA_pre&lt;5&gt;</twComp><twBEL>line_buffer/r_DATA_pre_4</twBEL></twPathDel><twLogDel>1.661</twLogDel><twRouteDel>0.100</twRouteDel><twTotDel>1.761</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">w_pixelclk</twDestClk><twPctLog>94.3</twPctLog><twPctRoute>5.7</twPctRoute></twDataPath><twClkPath maxSiteLen="10"><twSrc BELType='PAD'>xipCAM_PCLK</twSrc><twDest BELType='FF'>line_buffer/r_DATA_pre_4</twDest><twLogLvls>2</twLogLvls><twSrcSite>IBUF.PAD</twSrcSite><twPathDel><twSite>IBUF.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.040</twDelInfo><twComp>xipCAM_PCLK</twComp><twBEL>xipCAM_PCLK</twBEL><twBEL>clock_reset/p_bufi</twBEL></twPathDel><twPathDel><twSite>BUFGMUX.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>clock_reset/pclk_pre</twComp></twPathDel><twPathDel><twSite>BUFGMUX.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">1.166</twDelInfo><twComp>clock_reset/p_buf</twComp><twBEL>clock_reset/p_buf.GCLKMUX</twBEL><twBEL>clock_reset/p_buf</twBEL></twPathDel><twPathDel><twSite>SLICEL.CLK</twSite><twDelType>net</twDelType><twFanCnt>127</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>w_pixelclk</twComp></twPathDel><twLogDel>2.206</twLogDel><twRouteDel>0.200</twRouteDel><twTotDel>2.406</twTotDel><twPctLog>91.7</twPctLog><twPctRoute>8.3</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;xipCAM_D&lt;4&gt;&quot; OFFSET = IN 15 ns VALID 30 ns BEFORE COMP &quot;xipCAM_PCLK&quot;
        &quot;RISING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point line_buffer/r_DATA_pre_4 (SLICEL.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="119"><twConstOffIn anchorID="120" twDataPathType="twDataPathMinDelay"><twSlack>13.318</twSlack><twSrc BELType="PAD">xipCAM_D&lt;4&gt;</twSrc><twDest BELType="FF">line_buffer/r_DATA_pre_4</twDest><twClkDel>2.957</twClkDel><twClkSrc>xipCAM_PCLK</twClkSrc><twClkDest>line_buffer/r_DATA_pre&lt;5&gt;</twClkDest><twOff>15.000</twOff><twOffSrc>xipCAM_D&lt;4&gt;</twOffSrc><twOffDest>xipCAM_PCLK</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="10"><twSrc BELType='PAD'>xipCAM_D&lt;4&gt;</twSrc><twDest BELType='FF'>line_buffer/r_DATA_pre_4</twDest><twLogLvls>1</twLogLvls><twSrcSite>IBUF.PAD</twSrcSite><twPathDel><twSite>IBUF.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">1.040</twDelInfo><twComp>xipCAM_D&lt;4&gt;</twComp><twBEL>xipCAM_D&lt;4&gt;</twBEL><twBEL>xipCAM_D_4_IBUF</twBEL></twPathDel><twPathDel><twSite>SLICEL.BY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">0.100</twDelInfo><twComp>xipCAM_D_4_IBUF</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICEL.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.135</twDelInfo><twComp>line_buffer/r_DATA_pre&lt;5&gt;</twComp><twBEL>line_buffer/r_DATA_pre_4</twBEL></twPathDel><twLogDel>1.175</twLogDel><twRouteDel>0.100</twRouteDel><twTotDel>1.275</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">w_pixelclk</twDestClk><twPctLog>92.2</twPctLog><twPctRoute>7.8</twPctRoute></twDataPath><twClkPath maxSiteLen="10"><twSrc BELType='PAD'>xipCAM_PCLK</twSrc><twDest BELType='FF'>line_buffer/r_DATA_pre_4</twDest><twLogLvls>2</twLogLvls><twSrcSite>IBUF.PAD</twSrcSite><twPathDel><twSite>IBUF.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.300</twDelInfo><twComp>xipCAM_PCLK</twComp><twBEL>xipCAM_PCLK</twBEL><twBEL>clock_reset/p_bufi</twBEL></twPathDel><twPathDel><twSite>BUFGMUX.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>clock_reset/pclk_pre</twComp></twPathDel><twPathDel><twSite>BUFGMUX.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">1.457</twDelInfo><twComp>clock_reset/p_buf</twComp><twBEL>clock_reset/p_buf.GCLKMUX</twBEL><twBEL>clock_reset/p_buf</twBEL></twPathDel><twPathDel><twSite>SLICEL.CLK</twSite><twDelType>net</twDelType><twFanCnt>127</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>w_pixelclk</twComp></twPathDel><twLogDel>2.757</twLogDel><twRouteDel>0.200</twRouteDel><twTotDel>2.957</twTotDel><twPctLog>93.2</twPctLog><twPctRoute>6.8</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="121" twConstType="OFFSETINDELAY" ><twConstHead uID="12"><twConstName UCFConstName="NET &quot;xipCAM_D&lt;5&gt;&quot; OFFSET = IN 15 ns VALID 30 ns BEFORE &quot;xipCAM_PCLK&quot; RISING;" ScopeName="">COMP &quot;xipCAM_D&lt;5&gt;&quot; OFFSET = IN 15 ns VALID 30 ns BEFORE COMP &quot;xipCAM_PCLK&quot;         &quot;RISING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>-0.698</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point line_buffer/r_DATA_pre_5 (SLICEL.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="122"><twConstOffIn anchorID="123" twDataPathType="twDataPathMaxDelay"><twSlack>15.698</twSlack><twSrc BELType="PAD">xipCAM_D&lt;5&gt;</twSrc><twDest BELType="FF">line_buffer/r_DATA_pre_5</twDest><twClkDel>2.406</twClkDel><twClkSrc>xipCAM_PCLK</twClkSrc><twClkDest>line_buffer/r_DATA_pre&lt;5&gt;</twClkDest><twOff>15.000</twOff><twOffSrc>xipCAM_D&lt;5&gt;</twOffSrc><twOffDest>xipCAM_PCLK</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="10"><twSrc BELType='PAD'>xipCAM_D&lt;5&gt;</twSrc><twDest BELType='FF'>line_buffer/r_DATA_pre_5</twDest><twLogLvls>1</twLogLvls><twSrcSite>IBUF.PAD</twSrcSite><twPathDel><twSite>IBUF.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">1.300</twDelInfo><twComp>xipCAM_D&lt;5&gt;</twComp><twBEL>xipCAM_D&lt;5&gt;</twBEL><twBEL>xipCAM_D_5_IBUF</twBEL></twPathDel><twPathDel><twSite>SLICEL.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">0.100</twDelInfo><twComp>xipCAM_D_5_IBUF</twComp></twPathDel><twPathDel><twSite>SLICEL.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twFalling">0.308</twDelInfo><twComp>line_buffer/r_DATA_pre&lt;5&gt;</twComp><twBEL>line_buffer/r_DATA_pre_5</twBEL></twPathDel><twLogDel>1.608</twLogDel><twRouteDel>0.100</twRouteDel><twTotDel>1.708</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">w_pixelclk</twDestClk><twPctLog>94.1</twPctLog><twPctRoute>5.9</twPctRoute></twDataPath><twClkPath maxSiteLen="10"><twSrc BELType='PAD'>xipCAM_PCLK</twSrc><twDest BELType='FF'>line_buffer/r_DATA_pre_5</twDest><twLogLvls>2</twLogLvls><twSrcSite>IBUF.PAD</twSrcSite><twPathDel><twSite>IBUF.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.040</twDelInfo><twComp>xipCAM_PCLK</twComp><twBEL>xipCAM_PCLK</twBEL><twBEL>clock_reset/p_bufi</twBEL></twPathDel><twPathDel><twSite>BUFGMUX.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>clock_reset/pclk_pre</twComp></twPathDel><twPathDel><twSite>BUFGMUX.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">1.166</twDelInfo><twComp>clock_reset/p_buf</twComp><twBEL>clock_reset/p_buf.GCLKMUX</twBEL><twBEL>clock_reset/p_buf</twBEL></twPathDel><twPathDel><twSite>SLICEL.CLK</twSite><twDelType>net</twDelType><twFanCnt>127</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>w_pixelclk</twComp></twPathDel><twLogDel>2.206</twLogDel><twRouteDel>0.200</twRouteDel><twTotDel>2.406</twTotDel><twPctLog>91.7</twPctLog><twPctRoute>8.3</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;xipCAM_D&lt;5&gt;&quot; OFFSET = IN 15 ns VALID 30 ns BEFORE COMP &quot;xipCAM_PCLK&quot;
        &quot;RISING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point line_buffer/r_DATA_pre_5 (SLICEL.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="124"><twConstOffIn anchorID="125" twDataPathType="twDataPathMinDelay"><twSlack>13.276</twSlack><twSrc BELType="PAD">xipCAM_D&lt;5&gt;</twSrc><twDest BELType="FF">line_buffer/r_DATA_pre_5</twDest><twClkDel>2.957</twClkDel><twClkSrc>xipCAM_PCLK</twClkSrc><twClkDest>line_buffer/r_DATA_pre&lt;5&gt;</twClkDest><twOff>15.000</twOff><twOffSrc>xipCAM_D&lt;5&gt;</twOffSrc><twOffDest>xipCAM_PCLK</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="10"><twSrc BELType='PAD'>xipCAM_D&lt;5&gt;</twSrc><twDest BELType='FF'>line_buffer/r_DATA_pre_5</twDest><twLogLvls>1</twLogLvls><twSrcSite>IBUF.PAD</twSrcSite><twPathDel><twSite>IBUF.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">1.040</twDelInfo><twComp>xipCAM_D&lt;5&gt;</twComp><twBEL>xipCAM_D&lt;5&gt;</twBEL><twBEL>xipCAM_D_5_IBUF</twBEL></twPathDel><twPathDel><twSite>SLICEL.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">0.100</twDelInfo><twComp>xipCAM_D_5_IBUF</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICEL.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.093</twDelInfo><twComp>line_buffer/r_DATA_pre&lt;5&gt;</twComp><twBEL>line_buffer/r_DATA_pre_5</twBEL></twPathDel><twLogDel>1.133</twLogDel><twRouteDel>0.100</twRouteDel><twTotDel>1.233</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">w_pixelclk</twDestClk><twPctLog>91.9</twPctLog><twPctRoute>8.1</twPctRoute></twDataPath><twClkPath maxSiteLen="10"><twSrc BELType='PAD'>xipCAM_PCLK</twSrc><twDest BELType='FF'>line_buffer/r_DATA_pre_5</twDest><twLogLvls>2</twLogLvls><twSrcSite>IBUF.PAD</twSrcSite><twPathDel><twSite>IBUF.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.300</twDelInfo><twComp>xipCAM_PCLK</twComp><twBEL>xipCAM_PCLK</twBEL><twBEL>clock_reset/p_bufi</twBEL></twPathDel><twPathDel><twSite>BUFGMUX.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>clock_reset/pclk_pre</twComp></twPathDel><twPathDel><twSite>BUFGMUX.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">1.457</twDelInfo><twComp>clock_reset/p_buf</twComp><twBEL>clock_reset/p_buf.GCLKMUX</twBEL><twBEL>clock_reset/p_buf</twBEL></twPathDel><twPathDel><twSite>SLICEL.CLK</twSite><twDelType>net</twDelType><twFanCnt>127</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>w_pixelclk</twComp></twPathDel><twLogDel>2.757</twLogDel><twRouteDel>0.200</twRouteDel><twTotDel>2.957</twTotDel><twPctLog>93.2</twPctLog><twPctRoute>6.8</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="126" twConstType="OFFSETINDELAY" ><twConstHead uID="13"><twConstName UCFConstName="NET &quot;xipCAM_D&lt;6&gt;&quot; OFFSET = IN 15 ns VALID 30 ns BEFORE &quot;xipCAM_PCLK&quot; RISING;" ScopeName="">COMP &quot;xipCAM_D&lt;6&gt;&quot; OFFSET = IN 15 ns VALID 30 ns BEFORE COMP &quot;xipCAM_PCLK&quot;         &quot;RISING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>-0.645</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point line_buffer/r_DATA_pre_6 (SLICEL.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="127"><twConstOffIn anchorID="128" twDataPathType="twDataPathMaxDelay"><twSlack>15.645</twSlack><twSrc BELType="PAD">xipCAM_D&lt;6&gt;</twSrc><twDest BELType="FF">line_buffer/r_DATA_pre_6</twDest><twClkDel>2.406</twClkDel><twClkSrc>xipCAM_PCLK</twClkSrc><twClkDest>line_buffer/r_DATA_pre&lt;7&gt;</twClkDest><twOff>15.000</twOff><twOffSrc>xipCAM_D&lt;6&gt;</twOffSrc><twOffDest>xipCAM_PCLK</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="10"><twSrc BELType='PAD'>xipCAM_D&lt;6&gt;</twSrc><twDest BELType='FF'>line_buffer/r_DATA_pre_6</twDest><twLogLvls>1</twLogLvls><twSrcSite>IBUF.PAD</twSrcSite><twPathDel><twSite>IBUF.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">1.300</twDelInfo><twComp>xipCAM_D&lt;6&gt;</twComp><twBEL>xipCAM_D&lt;6&gt;</twBEL><twBEL>xipCAM_D_6_IBUF</twBEL></twPathDel><twPathDel><twSite>SLICEL.BY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">0.100</twDelInfo><twComp>xipCAM_D_6_IBUF</twComp></twPathDel><twPathDel><twSite>SLICEL.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twFalling">0.361</twDelInfo><twComp>line_buffer/r_DATA_pre&lt;7&gt;</twComp><twBEL>line_buffer/r_DATA_pre_6</twBEL></twPathDel><twLogDel>1.661</twLogDel><twRouteDel>0.100</twRouteDel><twTotDel>1.761</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">w_pixelclk</twDestClk><twPctLog>94.3</twPctLog><twPctRoute>5.7</twPctRoute></twDataPath><twClkPath maxSiteLen="10"><twSrc BELType='PAD'>xipCAM_PCLK</twSrc><twDest BELType='FF'>line_buffer/r_DATA_pre_6</twDest><twLogLvls>2</twLogLvls><twSrcSite>IBUF.PAD</twSrcSite><twPathDel><twSite>IBUF.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.040</twDelInfo><twComp>xipCAM_PCLK</twComp><twBEL>xipCAM_PCLK</twBEL><twBEL>clock_reset/p_bufi</twBEL></twPathDel><twPathDel><twSite>BUFGMUX.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>clock_reset/pclk_pre</twComp></twPathDel><twPathDel><twSite>BUFGMUX.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">1.166</twDelInfo><twComp>clock_reset/p_buf</twComp><twBEL>clock_reset/p_buf.GCLKMUX</twBEL><twBEL>clock_reset/p_buf</twBEL></twPathDel><twPathDel><twSite>SLICEL.CLK</twSite><twDelType>net</twDelType><twFanCnt>127</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>w_pixelclk</twComp></twPathDel><twLogDel>2.206</twLogDel><twRouteDel>0.200</twRouteDel><twTotDel>2.406</twTotDel><twPctLog>91.7</twPctLog><twPctRoute>8.3</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;xipCAM_D&lt;6&gt;&quot; OFFSET = IN 15 ns VALID 30 ns BEFORE COMP &quot;xipCAM_PCLK&quot;
        &quot;RISING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point line_buffer/r_DATA_pre_6 (SLICEL.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="129"><twConstOffIn anchorID="130" twDataPathType="twDataPathMinDelay"><twSlack>13.318</twSlack><twSrc BELType="PAD">xipCAM_D&lt;6&gt;</twSrc><twDest BELType="FF">line_buffer/r_DATA_pre_6</twDest><twClkDel>2.957</twClkDel><twClkSrc>xipCAM_PCLK</twClkSrc><twClkDest>line_buffer/r_DATA_pre&lt;7&gt;</twClkDest><twOff>15.000</twOff><twOffSrc>xipCAM_D&lt;6&gt;</twOffSrc><twOffDest>xipCAM_PCLK</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="10"><twSrc BELType='PAD'>xipCAM_D&lt;6&gt;</twSrc><twDest BELType='FF'>line_buffer/r_DATA_pre_6</twDest><twLogLvls>1</twLogLvls><twSrcSite>IBUF.PAD</twSrcSite><twPathDel><twSite>IBUF.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">1.040</twDelInfo><twComp>xipCAM_D&lt;6&gt;</twComp><twBEL>xipCAM_D&lt;6&gt;</twBEL><twBEL>xipCAM_D_6_IBUF</twBEL></twPathDel><twPathDel><twSite>SLICEL.BY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">0.100</twDelInfo><twComp>xipCAM_D_6_IBUF</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICEL.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.135</twDelInfo><twComp>line_buffer/r_DATA_pre&lt;7&gt;</twComp><twBEL>line_buffer/r_DATA_pre_6</twBEL></twPathDel><twLogDel>1.175</twLogDel><twRouteDel>0.100</twRouteDel><twTotDel>1.275</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">w_pixelclk</twDestClk><twPctLog>92.2</twPctLog><twPctRoute>7.8</twPctRoute></twDataPath><twClkPath maxSiteLen="10"><twSrc BELType='PAD'>xipCAM_PCLK</twSrc><twDest BELType='FF'>line_buffer/r_DATA_pre_6</twDest><twLogLvls>2</twLogLvls><twSrcSite>IBUF.PAD</twSrcSite><twPathDel><twSite>IBUF.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.300</twDelInfo><twComp>xipCAM_PCLK</twComp><twBEL>xipCAM_PCLK</twBEL><twBEL>clock_reset/p_bufi</twBEL></twPathDel><twPathDel><twSite>BUFGMUX.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>clock_reset/pclk_pre</twComp></twPathDel><twPathDel><twSite>BUFGMUX.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">1.457</twDelInfo><twComp>clock_reset/p_buf</twComp><twBEL>clock_reset/p_buf.GCLKMUX</twBEL><twBEL>clock_reset/p_buf</twBEL></twPathDel><twPathDel><twSite>SLICEL.CLK</twSite><twDelType>net</twDelType><twFanCnt>127</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>w_pixelclk</twComp></twPathDel><twLogDel>2.757</twLogDel><twRouteDel>0.200</twRouteDel><twTotDel>2.957</twTotDel><twPctLog>93.2</twPctLog><twPctRoute>6.8</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="131" twConstType="OFFSETINDELAY" ><twConstHead uID="14"><twConstName UCFConstName="NET &quot;xipCAM_D&lt;7&gt;&quot; OFFSET = IN 15 ns VALID 30 ns BEFORE &quot;xipCAM_PCLK&quot; RISING;" ScopeName="">COMP &quot;xipCAM_D&lt;7&gt;&quot; OFFSET = IN 15 ns VALID 30 ns BEFORE COMP &quot;xipCAM_PCLK&quot;         &quot;RISING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>-0.698</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point line_buffer/r_DATA_pre_7 (SLICEL.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="132"><twConstOffIn anchorID="133" twDataPathType="twDataPathMaxDelay"><twSlack>15.698</twSlack><twSrc BELType="PAD">xipCAM_D&lt;7&gt;</twSrc><twDest BELType="FF">line_buffer/r_DATA_pre_7</twDest><twClkDel>2.406</twClkDel><twClkSrc>xipCAM_PCLK</twClkSrc><twClkDest>line_buffer/r_DATA_pre&lt;7&gt;</twClkDest><twOff>15.000</twOff><twOffSrc>xipCAM_D&lt;7&gt;</twOffSrc><twOffDest>xipCAM_PCLK</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="10"><twSrc BELType='PAD'>xipCAM_D&lt;7&gt;</twSrc><twDest BELType='FF'>line_buffer/r_DATA_pre_7</twDest><twLogLvls>1</twLogLvls><twSrcSite>IBUF.PAD</twSrcSite><twPathDel><twSite>IBUF.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">1.300</twDelInfo><twComp>xipCAM_D&lt;7&gt;</twComp><twBEL>xipCAM_D&lt;7&gt;</twBEL><twBEL>xipCAM_D_7_IBUF</twBEL></twPathDel><twPathDel><twSite>SLICEL.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">0.100</twDelInfo><twComp>xipCAM_D_7_IBUF</twComp></twPathDel><twPathDel><twSite>SLICEL.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twFalling">0.308</twDelInfo><twComp>line_buffer/r_DATA_pre&lt;7&gt;</twComp><twBEL>line_buffer/r_DATA_pre_7</twBEL></twPathDel><twLogDel>1.608</twLogDel><twRouteDel>0.100</twRouteDel><twTotDel>1.708</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">w_pixelclk</twDestClk><twPctLog>94.1</twPctLog><twPctRoute>5.9</twPctRoute></twDataPath><twClkPath maxSiteLen="10"><twSrc BELType='PAD'>xipCAM_PCLK</twSrc><twDest BELType='FF'>line_buffer/r_DATA_pre_7</twDest><twLogLvls>2</twLogLvls><twSrcSite>IBUF.PAD</twSrcSite><twPathDel><twSite>IBUF.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.040</twDelInfo><twComp>xipCAM_PCLK</twComp><twBEL>xipCAM_PCLK</twBEL><twBEL>clock_reset/p_bufi</twBEL></twPathDel><twPathDel><twSite>BUFGMUX.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>clock_reset/pclk_pre</twComp></twPathDel><twPathDel><twSite>BUFGMUX.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">1.166</twDelInfo><twComp>clock_reset/p_buf</twComp><twBEL>clock_reset/p_buf.GCLKMUX</twBEL><twBEL>clock_reset/p_buf</twBEL></twPathDel><twPathDel><twSite>SLICEL.CLK</twSite><twDelType>net</twDelType><twFanCnt>127</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>w_pixelclk</twComp></twPathDel><twLogDel>2.206</twLogDel><twRouteDel>0.200</twRouteDel><twTotDel>2.406</twTotDel><twPctLog>91.7</twPctLog><twPctRoute>8.3</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;xipCAM_D&lt;7&gt;&quot; OFFSET = IN 15 ns VALID 30 ns BEFORE COMP &quot;xipCAM_PCLK&quot;
        &quot;RISING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point line_buffer/r_DATA_pre_7 (SLICEL.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="134"><twConstOffIn anchorID="135" twDataPathType="twDataPathMinDelay"><twSlack>13.276</twSlack><twSrc BELType="PAD">xipCAM_D&lt;7&gt;</twSrc><twDest BELType="FF">line_buffer/r_DATA_pre_7</twDest><twClkDel>2.957</twClkDel><twClkSrc>xipCAM_PCLK</twClkSrc><twClkDest>line_buffer/r_DATA_pre&lt;7&gt;</twClkDest><twOff>15.000</twOff><twOffSrc>xipCAM_D&lt;7&gt;</twOffSrc><twOffDest>xipCAM_PCLK</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="10"><twSrc BELType='PAD'>xipCAM_D&lt;7&gt;</twSrc><twDest BELType='FF'>line_buffer/r_DATA_pre_7</twDest><twLogLvls>1</twLogLvls><twSrcSite>IBUF.PAD</twSrcSite><twPathDel><twSite>IBUF.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">1.040</twDelInfo><twComp>xipCAM_D&lt;7&gt;</twComp><twBEL>xipCAM_D&lt;7&gt;</twBEL><twBEL>xipCAM_D_7_IBUF</twBEL></twPathDel><twPathDel><twSite>SLICEL.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">0.100</twDelInfo><twComp>xipCAM_D_7_IBUF</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICEL.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.093</twDelInfo><twComp>line_buffer/r_DATA_pre&lt;7&gt;</twComp><twBEL>line_buffer/r_DATA_pre_7</twBEL></twPathDel><twLogDel>1.133</twLogDel><twRouteDel>0.100</twRouteDel><twTotDel>1.233</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">w_pixelclk</twDestClk><twPctLog>91.9</twPctLog><twPctRoute>8.1</twPctRoute></twDataPath><twClkPath maxSiteLen="10"><twSrc BELType='PAD'>xipCAM_PCLK</twSrc><twDest BELType='FF'>line_buffer/r_DATA_pre_7</twDest><twLogLvls>2</twLogLvls><twSrcSite>IBUF.PAD</twSrcSite><twPathDel><twSite>IBUF.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.300</twDelInfo><twComp>xipCAM_PCLK</twComp><twBEL>xipCAM_PCLK</twBEL><twBEL>clock_reset/p_bufi</twBEL></twPathDel><twPathDel><twSite>BUFGMUX.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>clock_reset/pclk_pre</twComp></twPathDel><twPathDel><twSite>BUFGMUX.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">1.457</twDelInfo><twComp>clock_reset/p_buf</twComp><twBEL>clock_reset/p_buf.GCLKMUX</twBEL><twBEL>clock_reset/p_buf</twBEL></twPathDel><twPathDel><twSite>SLICEL.CLK</twSite><twDelType>net</twDelType><twFanCnt>127</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>w_pixelclk</twComp></twPathDel><twLogDel>2.757</twLogDel><twRouteDel>0.200</twRouteDel><twTotDel>2.957</twTotDel><twPctLog>93.2</twPctLog><twPctRoute>6.8</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="136" twConstType="OFFSETINDELAY" ><twConstHead uID="15"><twConstName UCFConstName="NET &quot;xipCAM_HREF&quot; OFFSET = IN 15 ns VALID 30 ns BEFORE &quot;xipCAM_PCLK&quot; RISING;" ScopeName="">COMP &quot;xipCAM_HREF&quot; OFFSET = IN 15 ns VALID 30 ns BEFORE COMP &quot;xipCAM_PCLK&quot;         &quot;RISING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>-0.645</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point line_buffer/r_HREF_pre (SLICEL.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="137"><twConstOffIn anchorID="138" twDataPathType="twDataPathMaxDelay"><twSlack>15.645</twSlack><twSrc BELType="PAD">xipCAM_HREF</twSrc><twDest BELType="FF">line_buffer/r_HREF_pre</twDest><twClkDel>2.406</twClkDel><twClkSrc>xipCAM_PCLK</twClkSrc><twClkDest>line_buffer/r_HREF_pre</twClkDest><twOff>15.000</twOff><twOffSrc>xipCAM_HREF</twOffSrc><twOffDest>xipCAM_PCLK</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="10"><twSrc BELType='PAD'>xipCAM_HREF</twSrc><twDest BELType='FF'>line_buffer/r_HREF_pre</twDest><twLogLvls>1</twLogLvls><twSrcSite>IBUF.PAD</twSrcSite><twPathDel><twSite>IBUF.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">1.300</twDelInfo><twComp>xipCAM_HREF</twComp><twBEL>xipCAM_HREF</twBEL><twBEL>xipCAM_HREF_IBUF</twBEL></twPathDel><twPathDel><twSite>SLICEL.BY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">0.100</twDelInfo><twComp>xipCAM_HREF_IBUF</twComp></twPathDel><twPathDel><twSite>SLICEL.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twFalling">0.361</twDelInfo><twComp>line_buffer/r_HREF_pre</twComp><twBEL>line_buffer/r_HREF_pre</twBEL></twPathDel><twLogDel>1.661</twLogDel><twRouteDel>0.100</twRouteDel><twTotDel>1.761</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">w_pixelclk</twDestClk><twPctLog>94.3</twPctLog><twPctRoute>5.7</twPctRoute></twDataPath><twClkPath maxSiteLen="10"><twSrc BELType='PAD'>xipCAM_PCLK</twSrc><twDest BELType='FF'>line_buffer/r_HREF_pre</twDest><twLogLvls>2</twLogLvls><twSrcSite>IBUF.PAD</twSrcSite><twPathDel><twSite>IBUF.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.040</twDelInfo><twComp>xipCAM_PCLK</twComp><twBEL>xipCAM_PCLK</twBEL><twBEL>clock_reset/p_bufi</twBEL></twPathDel><twPathDel><twSite>BUFGMUX.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>clock_reset/pclk_pre</twComp></twPathDel><twPathDel><twSite>BUFGMUX.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">1.166</twDelInfo><twComp>clock_reset/p_buf</twComp><twBEL>clock_reset/p_buf.GCLKMUX</twBEL><twBEL>clock_reset/p_buf</twBEL></twPathDel><twPathDel><twSite>SLICEL.CLK</twSite><twDelType>net</twDelType><twFanCnt>127</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>w_pixelclk</twComp></twPathDel><twLogDel>2.206</twLogDel><twRouteDel>0.200</twRouteDel><twTotDel>2.406</twTotDel><twPctLog>91.7</twPctLog><twPctRoute>8.3</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;xipCAM_HREF&quot; OFFSET = IN 15 ns VALID 30 ns BEFORE COMP &quot;xipCAM_PCLK&quot;
        &quot;RISING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point line_buffer/r_HREF_pre (SLICEL.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="139"><twConstOffIn anchorID="140" twDataPathType="twDataPathMinDelay"><twSlack>13.318</twSlack><twSrc BELType="PAD">xipCAM_HREF</twSrc><twDest BELType="FF">line_buffer/r_HREF_pre</twDest><twClkDel>2.957</twClkDel><twClkSrc>xipCAM_PCLK</twClkSrc><twClkDest>line_buffer/r_HREF_pre</twClkDest><twOff>15.000</twOff><twOffSrc>xipCAM_HREF</twOffSrc><twOffDest>xipCAM_PCLK</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="10"><twSrc BELType='PAD'>xipCAM_HREF</twSrc><twDest BELType='FF'>line_buffer/r_HREF_pre</twDest><twLogLvls>1</twLogLvls><twSrcSite>IBUF.PAD</twSrcSite><twPathDel><twSite>IBUF.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">1.040</twDelInfo><twComp>xipCAM_HREF</twComp><twBEL>xipCAM_HREF</twBEL><twBEL>xipCAM_HREF_IBUF</twBEL></twPathDel><twPathDel><twSite>SLICEL.BY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">0.100</twDelInfo><twComp>xipCAM_HREF_IBUF</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICEL.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.135</twDelInfo><twComp>line_buffer/r_HREF_pre</twComp><twBEL>line_buffer/r_HREF_pre</twBEL></twPathDel><twLogDel>1.175</twLogDel><twRouteDel>0.100</twRouteDel><twTotDel>1.275</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">w_pixelclk</twDestClk><twPctLog>92.2</twPctLog><twPctRoute>7.8</twPctRoute></twDataPath><twClkPath maxSiteLen="10"><twSrc BELType='PAD'>xipCAM_PCLK</twSrc><twDest BELType='FF'>line_buffer/r_HREF_pre</twDest><twLogLvls>2</twLogLvls><twSrcSite>IBUF.PAD</twSrcSite><twPathDel><twSite>IBUF.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.300</twDelInfo><twComp>xipCAM_PCLK</twComp><twBEL>xipCAM_PCLK</twBEL><twBEL>clock_reset/p_bufi</twBEL></twPathDel><twPathDel><twSite>BUFGMUX.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>clock_reset/pclk_pre</twComp></twPathDel><twPathDel><twSite>BUFGMUX.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">1.457</twDelInfo><twComp>clock_reset/p_buf</twComp><twBEL>clock_reset/p_buf.GCLKMUX</twBEL><twBEL>clock_reset/p_buf</twBEL></twPathDel><twPathDel><twSite>SLICEL.CLK</twSite><twDelType>net</twDelType><twFanCnt>127</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>w_pixelclk</twComp></twPathDel><twLogDel>2.757</twLogDel><twRouteDel>0.200</twRouteDel><twTotDel>2.957</twTotDel><twPctLog>93.2</twPctLog><twPctRoute>6.8</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="141" twConstType="OFFSETINDELAY" ><twConstHead uID="16"><twConstName UCFConstName="NET &quot;xipCAM_VSYNC&quot; OFFSET = IN 15 ns VALID 30 ns BEFORE &quot;xipCAM_PCLK&quot; RISING;" ScopeName="">COMP &quot;xipCAM_VSYNC&quot; OFFSET = IN 15 ns VALID 30 ns BEFORE COMP &quot;xipCAM_PCLK&quot;         &quot;RISING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>-0.645</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point line_buffer/r_VSYNC (SLICEL.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="142"><twConstOffIn anchorID="143" twDataPathType="twDataPathMaxDelay"><twSlack>15.645</twSlack><twSrc BELType="PAD">xipCAM_VSYNC</twSrc><twDest BELType="FF">line_buffer/r_VSYNC</twDest><twClkDel>2.406</twClkDel><twClkSrc>xipCAM_PCLK</twClkSrc><twClkDest>line_buffer/r_VSYNC</twClkDest><twOff>15.000</twOff><twOffSrc>xipCAM_VSYNC</twOffSrc><twOffDest>xipCAM_PCLK</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="10"><twSrc BELType='PAD'>xipCAM_VSYNC</twSrc><twDest BELType='FF'>line_buffer/r_VSYNC</twDest><twLogLvls>1</twLogLvls><twSrcSite>IBUF.PAD</twSrcSite><twPathDel><twSite>IBUF.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">1.300</twDelInfo><twComp>xipCAM_VSYNC</twComp><twBEL>xipCAM_VSYNC</twBEL><twBEL>xipCAM_VSYNC_IBUF</twBEL></twPathDel><twPathDel><twSite>SLICEL.BY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">0.100</twDelInfo><twComp>xipCAM_VSYNC_IBUF</twComp></twPathDel><twPathDel><twSite>SLICEL.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twFalling">0.361</twDelInfo><twComp>line_buffer/r_VSYNC</twComp><twBEL>line_buffer/r_VSYNC</twBEL></twPathDel><twLogDel>1.661</twLogDel><twRouteDel>0.100</twRouteDel><twTotDel>1.761</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">w_pixelclk</twDestClk><twPctLog>94.3</twPctLog><twPctRoute>5.7</twPctRoute></twDataPath><twClkPath maxSiteLen="10"><twSrc BELType='PAD'>xipCAM_PCLK</twSrc><twDest BELType='FF'>line_buffer/r_VSYNC</twDest><twLogLvls>2</twLogLvls><twSrcSite>IBUF.PAD</twSrcSite><twPathDel><twSite>IBUF.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.040</twDelInfo><twComp>xipCAM_PCLK</twComp><twBEL>xipCAM_PCLK</twBEL><twBEL>clock_reset/p_bufi</twBEL></twPathDel><twPathDel><twSite>BUFGMUX.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>clock_reset/pclk_pre</twComp></twPathDel><twPathDel><twSite>BUFGMUX.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">1.166</twDelInfo><twComp>clock_reset/p_buf</twComp><twBEL>clock_reset/p_buf.GCLKMUX</twBEL><twBEL>clock_reset/p_buf</twBEL></twPathDel><twPathDel><twSite>SLICEL.CLK</twSite><twDelType>net</twDelType><twFanCnt>127</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>w_pixelclk</twComp></twPathDel><twLogDel>2.206</twLogDel><twRouteDel>0.200</twRouteDel><twTotDel>2.406</twTotDel><twPctLog>91.7</twPctLog><twPctRoute>8.3</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;xipCAM_VSYNC&quot; OFFSET = IN 15 ns VALID 30 ns BEFORE COMP &quot;xipCAM_PCLK&quot;
        &quot;RISING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point line_buffer/r_VSYNC (SLICEL.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="144"><twConstOffIn anchorID="145" twDataPathType="twDataPathMinDelay"><twSlack>13.318</twSlack><twSrc BELType="PAD">xipCAM_VSYNC</twSrc><twDest BELType="FF">line_buffer/r_VSYNC</twDest><twClkDel>2.957</twClkDel><twClkSrc>xipCAM_PCLK</twClkSrc><twClkDest>line_buffer/r_VSYNC</twClkDest><twOff>15.000</twOff><twOffSrc>xipCAM_VSYNC</twOffSrc><twOffDest>xipCAM_PCLK</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="10"><twSrc BELType='PAD'>xipCAM_VSYNC</twSrc><twDest BELType='FF'>line_buffer/r_VSYNC</twDest><twLogLvls>1</twLogLvls><twSrcSite>IBUF.PAD</twSrcSite><twPathDel><twSite>IBUF.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">1.040</twDelInfo><twComp>xipCAM_VSYNC</twComp><twBEL>xipCAM_VSYNC</twBEL><twBEL>xipCAM_VSYNC_IBUF</twBEL></twPathDel><twPathDel><twSite>SLICEL.BY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">0.100</twDelInfo><twComp>xipCAM_VSYNC_IBUF</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICEL.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.135</twDelInfo><twComp>line_buffer/r_VSYNC</twComp><twBEL>line_buffer/r_VSYNC</twBEL></twPathDel><twLogDel>1.175</twLogDel><twRouteDel>0.100</twRouteDel><twTotDel>1.275</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">w_pixelclk</twDestClk><twPctLog>92.2</twPctLog><twPctRoute>7.8</twPctRoute></twDataPath><twClkPath maxSiteLen="10"><twSrc BELType='PAD'>xipCAM_PCLK</twSrc><twDest BELType='FF'>line_buffer/r_VSYNC</twDest><twLogLvls>2</twLogLvls><twSrcSite>IBUF.PAD</twSrcSite><twPathDel><twSite>IBUF.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.300</twDelInfo><twComp>xipCAM_PCLK</twComp><twBEL>xipCAM_PCLK</twBEL><twBEL>clock_reset/p_bufi</twBEL></twPathDel><twPathDel><twSite>BUFGMUX.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>clock_reset/pclk_pre</twComp></twPathDel><twPathDel><twSite>BUFGMUX.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">1.457</twDelInfo><twComp>clock_reset/p_buf</twComp><twBEL>clock_reset/p_buf.GCLKMUX</twBEL><twBEL>clock_reset/p_buf</twBEL></twPathDel><twPathDel><twSite>SLICEL.CLK</twSite><twDelType>net</twDelType><twFanCnt>127</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>w_pixelclk</twComp></twPathDel><twLogDel>2.757</twLogDel><twRouteDel>0.200</twRouteDel><twTotDel>2.957</twTotDel><twPctLog>93.2</twPctLog><twPctRoute>6.8</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="146" twConstType="OFFSETOUTDELAY" ><twConstHead uID="17"><twConstName UCFConstName="NET &quot;xonCAM_RESET&quot; OFFSET = OUT 100 ns AFTER &quot;xipMCLK&quot;;" ScopeName="">COMP &quot;xonCAM_RESET&quot; OFFSET = OUT 100 ns AFTER COMP &quot;xipMCLK&quot;;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead></twConst><twConst anchorID="147" twConstType="OFFSETOUTDELAY" ><twConstHead uID="18"><twConstName UCFConstName="NET &quot;xopCAM_XCLK&quot; OFFSET = OUT 100 ns AFTER &quot;xipMCLK&quot;;" ScopeName="">COMP &quot;xopCAM_XCLK&quot; OFFSET = OUT 100 ns AFTER COMP &quot;xipMCLK&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>4.067</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point xopCAM_XCLK (IOB.PAD), 1 path
</twPathRptBanner><twPathRpt anchorID="148"><twConstOffOut anchorID="149" twDataPathType="twDataPathMaxDelay"><twSlack>95.933</twSlack><twSrc BELType="FF">clock_reset/cam_clk</twSrc><twDest BELType="PAD">xopCAM_XCLK</twDest><twClkDel>0.132</twClkDel><twClkSrc>xipMCLK</twClkSrc><twClkDest>clock_reset/cam_clk</twClkDest><twDataDel>3.935</twDataDel><twDataSrc>clock_reset/cam_clk</twDataSrc><twDataDest>xopCAM_XCLK</twDataDest><twOff>100.000</twOff><twOffSrc>xipMCLK</twOffSrc><twOffDest>xopCAM_XCLK</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twClkPath maxSiteLen="10"><twSrc BELType='PAD'>xipMCLK</twSrc><twDest BELType='FF'>clock_reset/cam_clk</twDest><twLogLvls>3</twLogLvls><twSrcSite>IBUF.PAD</twSrcSite><twPathDel><twSite>IBUF.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.300</twDelInfo><twComp>xipMCLK</twComp><twBEL>xipMCLK</twBEL><twBEL>clock_reset/dcm_pll/CLKIN_IBUFG_INST</twBEL></twPathDel><twPathDel><twSite>DCM.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>clock_reset/w_buffered_ref</twComp></twPathDel><twPathDel><twSite>DCM.CLKFX</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-2.925</twDelInfo><twComp>clock_reset/dcm_pll/DCM_SP_INST</twComp><twBEL>clock_reset/dcm_pll/DCM_SP_INST</twBEL></twPathDel><twPathDel><twSite>BUFGMUX.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>clock_reset/dcm_pll/CLKFX_BUF</twComp></twPathDel><twPathDel><twSite>BUFGMUX.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">1.457</twDelInfo><twComp>clock_reset/dcm_pll/CLKFX_BUFG_INST</twComp><twBEL>clock_reset/dcm_pll/CLKFX_BUFG_INST.GCLKMUX</twBEL><twBEL>clock_reset/dcm_pll/CLKFX_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>SLICEL.CLK</twSite><twDelType>net</twDelType><twFanCnt>278</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>w_mclk</twComp></twPathDel><twLogDel>-0.168</twLogDel><twRouteDel>0.300</twRouteDel><twTotDel>0.132</twTotDel></twClkPath><twDataPath maxSiteLen="9"><twSrc BELType='FF'>clock_reset/cam_clk</twSrc><twDest BELType='PAD'>xopCAM_XCLK</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICEL.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">w_mclk</twSrcClk><twPathDel><twSite>SLICEL.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.587</twDelInfo><twComp>clock_reset/cam_clk</twComp><twBEL>clock_reset/cam_clk</twBEL></twPathDel><twPathDel><twSite>IOB.O1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>clock_reset/cam_clk</twComp></twPathDel><twPathDel><twSite>IOB.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">3.248</twDelInfo><twComp>xopCAM_XCLK</twComp><twBEL>xopCAM_XCLK_OBUF</twBEL><twBEL>xopCAM_XCLK</twBEL></twPathDel><twLogDel>3.835</twLogDel><twRouteDel>0.100</twRouteDel><twTotDel>3.935</twTotDel><twPctLog>97.5</twPctLog><twPctRoute>2.5</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: COMP &quot;xopCAM_XCLK&quot; OFFSET = OUT 100 ns AFTER COMP &quot;xipMCLK&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point xopCAM_XCLK (IOB.PAD), 1 path
</twPathRptBanner><twPathRpt anchorID="150"><twConstOffOut anchorID="151" twDataPathType="twDataPathMinDelay"><twSlack>2.542</twSlack><twSrc BELType="FF">clock_reset/cam_clk</twSrc><twDest BELType="PAD">xopCAM_XCLK</twDest><twClkDel>-0.762</twClkDel><twClkSrc>xipMCLK</twClkSrc><twClkDest>clock_reset/cam_clk</twClkDest><twDataDel>3.304</twDataDel><twDataSrc>clock_reset/cam_clk</twDataSrc><twDataDest>xopCAM_XCLK</twDataDest><twOff>100.000</twOff><twOffSrc>xipMCLK</twOffSrc><twOffDest>xopCAM_XCLK</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twClkPath maxSiteLen="10"><twSrc BELType='PAD'>xipMCLK</twSrc><twDest BELType='FF'>clock_reset/cam_clk</twDest><twLogLvls>3</twLogLvls><twSrcSite>IBUF.PAD</twSrcSite><twPathDel><twSite>IBUF.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.040</twDelInfo><twComp>xipMCLK</twComp><twBEL>xipMCLK</twBEL><twBEL>clock_reset/dcm_pll/CLKIN_IBUFG_INST</twBEL></twPathDel><twPathDel><twSite>DCM.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>clock_reset/w_buffered_ref</twComp></twPathDel><twPathDel><twSite>DCM.CLKFX</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-3.268</twDelInfo><twComp>clock_reset/dcm_pll/DCM_SP_INST</twComp><twBEL>clock_reset/dcm_pll/DCM_SP_INST</twBEL></twPathDel><twPathDel><twSite>BUFGMUX.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>clock_reset/dcm_pll/CLKFX_BUF</twComp></twPathDel><twPathDel><twSite>BUFGMUX.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">1.166</twDelInfo><twComp>clock_reset/dcm_pll/CLKFX_BUFG_INST</twComp><twBEL>clock_reset/dcm_pll/CLKFX_BUFG_INST.GCLKMUX</twBEL><twBEL>clock_reset/dcm_pll/CLKFX_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>SLICEL.CLK</twSite><twDelType>net</twDelType><twFanCnt>278</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>w_mclk</twComp></twPathDel><twLogDel>-1.062</twLogDel><twRouteDel>0.300</twRouteDel><twTotDel>-0.762</twTotDel></twClkPath><twDataPath maxSiteLen="9"><twSrc BELType='FF'>clock_reset/cam_clk</twSrc><twDest BELType='PAD'>xopCAM_XCLK</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICEL.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">w_mclk</twSrcClk><twPathDel><twSite>SLICEL.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.470</twDelInfo><twComp>clock_reset/cam_clk</twComp><twBEL>clock_reset/cam_clk</twBEL></twPathDel><twPathDel><twSite>IOB.O1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>clock_reset/cam_clk</twComp></twPathDel><twPathDel><twSite>IOB.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">2.734</twDelInfo><twComp>xopCAM_XCLK</twComp><twBEL>xopCAM_XCLK_OBUF</twBEL><twBEL>xopCAM_XCLK</twBEL></twPathDel><twLogDel>3.204</twLogDel><twRouteDel>0.100</twRouteDel><twTotDel>3.304</twTotDel><twPctLog>97.0</twPctLog><twPctRoute>3.0</twPctRoute></twDataPath></twConstOffOut></twPathRpt></twConst><twConstRollupTable uID="1" anchorID="152"><twConstRollup name="TS1" fullName="TS1 = PERIOD TIMEGRP &quot;xipMCLK&quot; 100 ns HIGH 50%;" type="origin" depth="0" requirement="100.000" prefType="period" actual="20.000" actualRollup="24.225" errors="0" errorRollup="1" items="1" itemsRollup="5850"/><twConstRollup name="TS_clock_reset_dcm_pll_CLKFX_BUF" fullName="TS_clock_reset_dcm_pll_CLKFX_BUF = PERIOD TIMEGRP         &quot;clock_reset_dcm_pll_CLKFX_BUF&quot; TS1 / 5 HIGH 50%;" type="child" depth="1" requirement="20.000" prefType="period" actual="4.845" actualRollup="N/A" errors="1" errorRollup="0" items="5850" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="153">1</twUnmetConstCnt><twDataSheet anchorID="154" twNameLen="15"><twSUH2ClkList anchorID="155" twDestWidth="12" twPhaseWidth="10"><twDest>xipCAM_PCLK</twDest><twSUH2Clk ><twSrc>xipCAM_D&lt;0&gt;</twSrc><twSUHTime twInternalClk ="w_pixelclk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">-0.645</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.682</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>xipCAM_D&lt;1&gt;</twSrc><twSUHTime twInternalClk ="w_pixelclk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">-0.698</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.724</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>xipCAM_D&lt;2&gt;</twSrc><twSUHTime twInternalClk ="w_pixelclk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">-0.645</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.682</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>xipCAM_D&lt;3&gt;</twSrc><twSUHTime twInternalClk ="w_pixelclk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">-0.698</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.724</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>xipCAM_D&lt;4&gt;</twSrc><twSUHTime twInternalClk ="w_pixelclk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">-0.645</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.682</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>xipCAM_D&lt;5&gt;</twSrc><twSUHTime twInternalClk ="w_pixelclk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">-0.698</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.724</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>xipCAM_D&lt;6&gt;</twSrc><twSUHTime twInternalClk ="w_pixelclk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">-0.645</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.682</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>xipCAM_D&lt;7&gt;</twSrc><twSUHTime twInternalClk ="w_pixelclk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">-0.698</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.724</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>xipCAM_HREF</twSrc><twSUHTime twInternalClk ="w_pixelclk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">-0.645</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.682</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>xipCAM_VSYNC</twSrc><twSUHTime twInternalClk ="w_pixelclk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">-0.645</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.682</twH2ClkTime></twSUHTime></twSUH2Clk></twSUH2ClkList><twClk2OutList anchorID="156" twDestWidth="11" twPhaseWidth="6"><twSrc>xipMCLK</twSrc><twClk2Out  twOutPad = "xopCAM_XCLK" twMinTime = "2.542" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "4.067" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="w_mclk" twClkPhase="0.000" ></twClk2Out></twClk2OutList><twClk2SUList anchorID="157" twDestWidth="11"><twDest>xipCAM_PCLK</twDest><twClk2SU><twSrc>xipCAM_PCLK</twSrc><twRiseRise>7.337</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="158" twDestWidth="7"><twDest>xipMCLK</twDest><twClk2SU><twSrc>xipMCLK</twSrc><twRiseRise>4.845</twRiseRise></twClk2SU></twClk2SUList><twOffsetTables><twOffsetInTable anchorID="159" twDestWidth="11" twWorstWindow="1.037" twWorstSetup="-0.645" twWorstHold="1.682" twWorstSetupSlack="15.645" twWorstHoldSlack="13.318" ><twConstName>COMP &quot;xipCAM_D&lt;0&gt;&quot; OFFSET = IN 15 ns VALID 30 ns BEFORE COMP &quot;xipCAM_PCLK&quot;         &quot;RISING&quot;;</twConstName><twOffInTblRow ><twSrc>xipCAM_D&lt;0&gt;</twSrc><twSUHSlackTime twSetupSlack = "15.645" twHoldSlack = "13.318" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">-0.645</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.682</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="160" twDestWidth="11" twWorstWindow="1.026" twWorstSetup="-0.698" twWorstHold="1.724" twWorstSetupSlack="15.698" twWorstHoldSlack="13.276" ><twConstName>COMP &quot;xipCAM_D&lt;1&gt;&quot; OFFSET = IN 15 ns VALID 30 ns BEFORE COMP &quot;xipCAM_PCLK&quot;         &quot;RISING&quot;;</twConstName><twOffInTblRow ><twSrc>xipCAM_D&lt;1&gt;</twSrc><twSUHSlackTime twSetupSlack = "15.698" twHoldSlack = "13.276" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">-0.698</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.724</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="161" twDestWidth="11" twWorstWindow="1.037" twWorstSetup="-0.645" twWorstHold="1.682" twWorstSetupSlack="15.645" twWorstHoldSlack="13.318" ><twConstName>COMP &quot;xipCAM_D&lt;2&gt;&quot; OFFSET = IN 15 ns VALID 30 ns BEFORE COMP &quot;xipCAM_PCLK&quot;         &quot;RISING&quot;;</twConstName><twOffInTblRow ><twSrc>xipCAM_D&lt;2&gt;</twSrc><twSUHSlackTime twSetupSlack = "15.645" twHoldSlack = "13.318" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">-0.645</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.682</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="162" twDestWidth="11" twWorstWindow="1.026" twWorstSetup="-0.698" twWorstHold="1.724" twWorstSetupSlack="15.698" twWorstHoldSlack="13.276" ><twConstName>COMP &quot;xipCAM_D&lt;3&gt;&quot; OFFSET = IN 15 ns VALID 30 ns BEFORE COMP &quot;xipCAM_PCLK&quot;         &quot;RISING&quot;;</twConstName><twOffInTblRow ><twSrc>xipCAM_D&lt;3&gt;</twSrc><twSUHSlackTime twSetupSlack = "15.698" twHoldSlack = "13.276" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">-0.698</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.724</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="163" twDestWidth="11" twWorstWindow="1.037" twWorstSetup="-0.645" twWorstHold="1.682" twWorstSetupSlack="15.645" twWorstHoldSlack="13.318" ><twConstName>COMP &quot;xipCAM_D&lt;4&gt;&quot; OFFSET = IN 15 ns VALID 30 ns BEFORE COMP &quot;xipCAM_PCLK&quot;         &quot;RISING&quot;;</twConstName><twOffInTblRow ><twSrc>xipCAM_D&lt;4&gt;</twSrc><twSUHSlackTime twSetupSlack = "15.645" twHoldSlack = "13.318" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">-0.645</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.682</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="164" twDestWidth="11" twWorstWindow="1.026" twWorstSetup="-0.698" twWorstHold="1.724" twWorstSetupSlack="15.698" twWorstHoldSlack="13.276" ><twConstName>COMP &quot;xipCAM_D&lt;5&gt;&quot; OFFSET = IN 15 ns VALID 30 ns BEFORE COMP &quot;xipCAM_PCLK&quot;         &quot;RISING&quot;;</twConstName><twOffInTblRow ><twSrc>xipCAM_D&lt;5&gt;</twSrc><twSUHSlackTime twSetupSlack = "15.698" twHoldSlack = "13.276" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">-0.698</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.724</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="165" twDestWidth="11" twWorstWindow="1.037" twWorstSetup="-0.645" twWorstHold="1.682" twWorstSetupSlack="15.645" twWorstHoldSlack="13.318" ><twConstName>COMP &quot;xipCAM_D&lt;6&gt;&quot; OFFSET = IN 15 ns VALID 30 ns BEFORE COMP &quot;xipCAM_PCLK&quot;         &quot;RISING&quot;;</twConstName><twOffInTblRow ><twSrc>xipCAM_D&lt;6&gt;</twSrc><twSUHSlackTime twSetupSlack = "15.645" twHoldSlack = "13.318" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">-0.645</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.682</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="166" twDestWidth="11" twWorstWindow="1.026" twWorstSetup="-0.698" twWorstHold="1.724" twWorstSetupSlack="15.698" twWorstHoldSlack="13.276" ><twConstName>COMP &quot;xipCAM_D&lt;7&gt;&quot; OFFSET = IN 15 ns VALID 30 ns BEFORE COMP &quot;xipCAM_PCLK&quot;         &quot;RISING&quot;;</twConstName><twOffInTblRow ><twSrc>xipCAM_D&lt;7&gt;</twSrc><twSUHSlackTime twSetupSlack = "15.698" twHoldSlack = "13.276" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">-0.698</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.724</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="167" twDestWidth="11" twWorstWindow="1.037" twWorstSetup="-0.645" twWorstHold="1.682" twWorstSetupSlack="15.645" twWorstHoldSlack="13.318" ><twConstName>COMP &quot;xipCAM_HREF&quot; OFFSET = IN 15 ns VALID 30 ns BEFORE COMP &quot;xipCAM_PCLK&quot;         &quot;RISING&quot;;</twConstName><twOffInTblRow ><twSrc>xipCAM_HREF</twSrc><twSUHSlackTime twSetupSlack = "15.645" twHoldSlack = "13.318" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">-0.645</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.682</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="168" twDestWidth="12" twWorstWindow="1.037" twWorstSetup="-0.645" twWorstHold="1.682" twWorstSetupSlack="15.645" twWorstHoldSlack="13.318" ><twConstName>COMP &quot;xipCAM_VSYNC&quot; OFFSET = IN 15 ns VALID 30 ns BEFORE COMP &quot;xipCAM_PCLK&quot;         &quot;RISING&quot;;</twConstName><twOffInTblRow ><twSrc>xipCAM_VSYNC</twSrc><twSUHSlackTime twSetupSlack = "15.645" twHoldSlack = "13.318" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">-0.645</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.682</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetOutTable anchorID="169" twDestWidth="11" twMinSlack="95.933" twMaxSlack="95.933" twRelSkew="0.000" ><twConstName>COMP &quot;xopCAM_XCLK&quot; OFFSET = OUT 100 ns AFTER COMP &quot;xipMCLK&quot;;</twConstName><twOffOutTblRow twOutPad = "xopCAM_XCLK" twSlack = "4.067" twMaxDelayCrnr="f" twMinDelay = "2.542" twMinDelayCrnr="f" twRelSkew = "0.000" ></twOffOutTblRow></twOffsetOutTable></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="170"><twErrCnt>1</twErrCnt><twScore>138</twScore><twSetupScore>0</twSetupScore><twHoldScore>138</twHoldScore><twConstCov><twPathCnt>19765</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>3697</twConnCnt></twConstCov><twStats anchorID="171"><twMinPer>20.000</twMinPer><twFootnote number="1" /><twMaxFreq>50.000</twMaxFreq><twMinOutAfterClk>4.067</twMinOutAfterClk></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>SAT 1 SEP 2:0:13 2012 </twTimestamp></twFoot><twClientInfo anchorID="172"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 189 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
