#include "i2c_driver.h"

#define OPT3001_ADDR 0x47

void I2C1_Init(void)
{
    RCC->AHB2ENR |= RCC_AHB2ENR_GPIOBEN;
    RCC->APB1ENR1 |= RCC_APB1ENR1_I2C1EN;

    /* PB8=SCL, PB9=SDA */
    GPIOB->MODER &= ~((3<<(8*2)) | (3<<(9*2)));
    GPIOB->MODER |=  (2<<(8*2)) | (2<<(9*2));

    GPIOB->OTYPER |= (1<<8) | (1<<9);
    GPIOB->OSPEEDR |= (3<<(8*2)) | (3<<(9*2));
    GPIOB->PUPDR &= ~((3<<(8*2)) | (3<<(9*2)));

    GPIOB->AFR[1] |= (4<<0) | (4<<4);   // AF4

    I2C1->CR1 &= ~I2C_CR1_PE;

    /* Use SAFE timing for default MSI 4MHz */
    I2C1->TIMINGR = 0x0010061A;

    I2C1->CR1 |= I2C_CR1_PE;
}

static void I2C_Start(uint8_t addr, uint8_t size, uint8_t dir)
{
    I2C1->CR2 = 0;
    I2C1->CR2 |= (addr << 1);
    I2C1->CR2 |= (size << 16);
    if(dir) I2C1->CR2 |= I2C_CR2_RD_WRN;
    I2C1->CR2 |= I2C_CR2_AUTOEND;
    I2C1->CR2 |= I2C_CR2_START;
}

void I2C1_ReadMulti(uint8_t devAddr, uint8_t reg, uint8_t *buf, uint8_t len)
{
    /* ---------- WAIT BUS FREE ---------- */
    while(I2C1->ISR & I2C_ISR_BUSY);

    /* ---------- PHASE 1: WRITE REGISTER ---------- */
    I2C1->CR2 = (devAddr << 1) | (1 << 16);   // 1 byte write
    I2C1->CR2 |= I2C_CR2_START;

    while(!(I2C1->ISR & I2C_ISR_TXIS));
    I2C1->TXDR = reg;

    while(!(I2C1->ISR & I2C_ISR_TC));         // Transfer complete

    /* ---------- PHASE 2: REPEATED START READ ---------- */
    I2C1->CR2 = (devAddr << 1) | (len << 16) | I2C_CR2_RD_WRN | I2C_CR2_AUTOEND;
    I2C1->CR2 |= I2C_CR2_START;

    for(int i=0;i<len;i++)
    {
        while(!(I2C1->ISR & I2C_ISR_RXNE));
        buf[i] = I2C1->RXDR;
    }

    while(!(I2C1->ISR & I2C_ISR_STOPF));
    I2C1->ICR |= I2C_ICR_STOPCF;
}


float OPT3001_ReadLux(void)
{
    uint8_t raw[2];
    uint16_t val, mantissa;
    uint8_t exponent;

    I2C1_ReadMulti(OPT3001_ADDR, 0x00, raw, 2);

    val = (raw[0] << 8) | raw[1];
    exponent = (val >> 12) & 0x0F;
    mantissa = val & 0x0FFF;

    return (0.01 * pow(2, exponent)) * mantissa;
}
