
                      Design Compiler Graphical
                            DC Ultra (TM)
                             DFTMAX (TM)
                         Power Compiler (TM)
                           DesignWare (R)
                           DC Expert (TM)
                         Design Vision (TM)
                          HDL Compiler (TM)
                         VHDL Compiler (TM)
                            DFT Compiler
                        Library Compiler (TM)
                         Design Compiler(R)

         Version J-2014.09-SP5-2 for RHEL64 -- Jul 11, 2015
               Copyright (c) 1988-2015 Synopsys, Inc.

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

Initializing...
##############################################
# Setup: fill out the following parameters: name of clock signal, clock period (ns),
# reset signal name (if used), name of top-level module, name of source file
set CLK_NAME "clk";
clk
set CLK_PERIOD 1.70000000000000000000;
1.70000000000000000000
set RST_NAME "reset";
reset
set TOP_MOD_NAME "mvm_32_32_16_1";
mvm_32_32_16_1
set SRC_FILE "test.sv";
test.sv
###############################################
source setupdc.tcl
NangateOpenCellLibrary_typical.db dw_foundation.sldb
file mkdir work_synth
define_design_lib WORK -path work_synth
1
analyze $SRC_FILE -format sverilog
Running PRESTO HDLC
Searching for ./test.sv
Compiling source file ./test.sv
Presto compilation completed successfully.
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/dw_foundation.sldb'
1
elaborate -work WORK $TOP_MOD_NAME
Loading db file '/usr/local/synopsys/syn/libraries/syn/gtech.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/standard.sldb'
  Loading link library 'NangateOpenCellLibrary'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'mvm_32_32_16_1'.
Information: Building the design 'multipath' instantiated from design 'mvm_32_32_16_1' with
	the parameters "32,32,16,1". (HDL-193)

Inferred memory devices in process
	in routine multipath_k32_p32_b16_g1 line 281 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      y_rd_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      done_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      delay_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'multipath_k32_p32_b16_g1' with
	the parameters "6,32". (HDL-193)

Inferred memory devices in process
	in routine increaser_b6_TOP32 line 65 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'singlepath' instantiated from design 'multipath_k32_p32_b16_g1' with
	the parameters "1,32,16,1|((E%)(E%)(E%)(E%)(E%)(E%)(X%)(E%)(E%)(E%))". (HDL-193)

Statistics for case statements in always block at line 173 in file
	'./test.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           189            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine singlepath_n_row1_n_col32_b16_g1 line 157 in file
		'./test.sv'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
| genblk1.y_we_aux_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
================================================================================

Inferred memory devices in process
	in routine singlepath_n_row1_n_col32_b16_g1 line 173 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      y_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     acc_aux_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      y_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      ready_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      x_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      state_reg      | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
|      a_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      x_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      a_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'seqMemory' instantiated from design 'singlepath_n_row1_n_col32_b16_g1' with
	the parameters "16,32". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'seqMemory' instantiated from design 'singlepath_n_row1_n_col32_b16_g1' with
	the parameters "32,1". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'mac' instantiated from design 'singlepath_n_row1_n_col32_b16_g1' with
	the parameters "16,1". (HDL-193)
Warning:  ./test.sv:21: signed to unsigned assignment occurs. (VER-318)
Warning:  ./test.sv:42: unsigned to signed assignment occurs. (VER-318)
Warning:  ./test.sv:51: signed to unsigned assignment occurs. (VER-318)

Inferred memory devices in process
	in routine mac_b16_g1 line 44 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| genblk1.clr_aux_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| genblk1.add_in_reg  | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|     add_out_reg     | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'seqMemory_b16_SIZE32' with
	the parameters "16,32,5". (HDL-193)

Inferred memory devices in process
	in routine memory_b16_SIZE32_LOGSIZE5 line 99 in file
		'./test.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|      data_out_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
| data_out_tri_enable_reg | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===================================================================================

Inferred tri-state devices in process
	in routine memory_b16_SIZE32_LOGSIZE5 line 99 in file
		'./test.sv'.
=================================================
| Register Name |       Type       | Width | MB |
=================================================
| data_out_tri  | Tri-State Buffer |  16   | N  |
=================================================
Statistics for MUX_OPs
=========================================================================
|        block name/line         | Inputs | Outputs | # sel inputs | MB |
=========================================================================
| memory_b16_SIZE32_LOGSIZE5/105 |   32   |   16    |      5       | N  |
=========================================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'seqMemory_b16_SIZE32' with
	the parameters "5,31". (HDL-193)

Inferred memory devices in process
	in routine increaser_b5_TOP31 line 65 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'seqMemory_b32_SIZE1' with
	the parameters "32,1,1". (HDL-193)

Inferred memory devices in process
	in routine memory_b32_SIZE1_LOGSIZE1 line 99 in file
		'./test.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
|         mem_reg         | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|      data_out_reg       | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
| data_out_tri_enable_reg | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===================================================================================

Inferred tri-state devices in process
	in routine memory_b32_SIZE1_LOGSIZE1 line 99 in file
		'./test.sv'.
=================================================
| Register Name |       Type       | Width | MB |
=================================================
| data_out_tri  | Tri-State Buffer |  32   | N  |
=================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'seqMemory_b32_SIZE1' with
	the parameters "1,0". (HDL-193)

Inferred memory devices in process
	in routine increaser_b1_TOP0 line 65 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
1
###### CLOCKS AND PORTS #######
set CLK_PORT [get_ports $CLK_NAME]
{clk}
set TMP1 [remove_from_collection [all_inputs] $CLK_PORT]
{reset loadMatrix loadVector start data_in[15] data_in[14] data_in[13] data_in[12] data_in[11] data_in[10] data_in[9] data_in[8] data_in[7] data_in[6] data_in[5] data_in[4] data_in[3] data_in[2] data_in[1] data_in[0]}
set INPUTS [remove_from_collection $TMP1 $RST_NAME]
{loadMatrix loadVector start data_in[15] data_in[14] data_in[13] data_in[12] data_in[11] data_in[10] data_in[9] data_in[8] data_in[7] data_in[6] data_in[5] data_in[4] data_in[3] data_in[2] data_in[1] data_in[0]}
create_clock -period $CLK_PERIOD [get_ports clk]
1
#set_input_delay 1 -max -clock clk $INPUTS
#set_output_delay 1 -max -clock clk [all_outputs]
# rule of thumb: 20% of clock period
###### OPTIMIZATION #######
set_max_area 0 
1
###### RUN #####
compile
Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | J-2014.09-DWBB_201409.5.2 |   *     |
| Licensed DW Building Blocks        | J-2014.09-DWBB_201409.5.2 |   *     |
============================================================================


Information: There are 1213 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'mac_b16_g1_0'
  Processing 'increaser_b1_TOP0_0'
  Processing 'memory_b32_SIZE1_LOGSIZE1_0'
  Processing 'seqMemory_b32_SIZE1_0'
  Processing 'increaser_b5_TOP31_0'
  Processing 'memory_b16_SIZE32_LOGSIZE5_0'
  Processing 'seqMemory_b16_SIZE32_0'
  Processing 'singlepath_n_row1_n_col32_b16_g1_0'
Information: The register 'state_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'state_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'state_reg[5]' is a constant and will be removed. (OPT-1206)
  Processing 'increaser_b6_TOP32'
  Processing 'multipath_k32_p32_b16_g1'
  Processing 'mvm_32_32_16_1'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'mac_b16_g1_1_DW01_add_0'
  Processing 'increaser_b5_TOP31_1_DW01_inc_0'
  Processing 'increaser_b5_TOP31_2_DW01_inc_0'
  Processing 'mac_b16_g1_2_DW01_add_0'
  Processing 'increaser_b5_TOP31_3_DW01_inc_0'
  Processing 'increaser_b5_TOP31_4_DW01_inc_0'
  Processing 'mac_b16_g1_3_DW01_add_0'
  Processing 'increaser_b5_TOP31_5_DW01_inc_0'
  Processing 'increaser_b5_TOP31_6_DW01_inc_0'
  Processing 'mac_b16_g1_4_DW01_add_0'
  Processing 'increaser_b5_TOP31_7_DW01_inc_0'
  Processing 'increaser_b5_TOP31_8_DW01_inc_0'
  Processing 'mac_b16_g1_5_DW01_add_0'
  Processing 'increaser_b5_TOP31_9_DW01_inc_0'
  Processing 'increaser_b5_TOP31_10_DW01_inc_0'
  Processing 'mac_b16_g1_6_DW01_add_0'
  Processing 'increaser_b5_TOP31_11_DW01_inc_0'
  Processing 'increaser_b5_TOP31_12_DW01_inc_0'
  Processing 'mac_b16_g1_7_DW01_add_0'
  Processing 'increaser_b5_TOP31_13_DW01_inc_0'
  Processing 'increaser_b5_TOP31_14_DW01_inc_0'
  Processing 'mac_b16_g1_8_DW01_add_0'
  Processing 'increaser_b5_TOP31_15_DW01_inc_0'
  Processing 'increaser_b5_TOP31_16_DW01_inc_0'
  Processing 'mac_b16_g1_9_DW01_add_0'
  Processing 'increaser_b5_TOP31_17_DW01_inc_0'
  Processing 'increaser_b5_TOP31_18_DW01_inc_0'
  Processing 'mac_b16_g1_10_DW01_add_0'
  Processing 'increaser_b5_TOP31_19_DW01_inc_0'
  Processing 'increaser_b5_TOP31_20_DW01_inc_0'
  Processing 'mac_b16_g1_11_DW01_add_0'
  Processing 'increaser_b5_TOP31_21_DW01_inc_0'
  Processing 'increaser_b5_TOP31_22_DW01_inc_0'
  Processing 'mac_b16_g1_12_DW01_add_0'
  Processing 'increaser_b5_TOP31_23_DW01_inc_0'
  Processing 'increaser_b5_TOP31_24_DW01_inc_0'
  Processing 'mac_b16_g1_13_DW01_add_0'
  Processing 'increaser_b5_TOP31_25_DW01_inc_0'
  Processing 'increaser_b5_TOP31_26_DW01_inc_0'
  Processing 'mac_b16_g1_14_DW01_add_0'
  Processing 'increaser_b5_TOP31_27_DW01_inc_0'
  Processing 'increaser_b5_TOP31_28_DW01_inc_0'
  Processing 'mac_b16_g1_15_DW01_add_0'
  Processing 'increaser_b5_TOP31_29_DW01_inc_0'
  Processing 'increaser_b5_TOP31_30_DW01_inc_0'
  Processing 'mac_b16_g1_16_DW01_add_0'
  Processing 'increaser_b5_TOP31_31_DW01_inc_0'
  Processing 'increaser_b5_TOP31_32_DW01_inc_0'
  Processing 'mac_b16_g1_17_DW01_add_0'
  Processing 'increaser_b5_TOP31_33_DW01_inc_0'
  Processing 'increaser_b5_TOP31_34_DW01_inc_0'
  Processing 'mac_b16_g1_18_DW01_add_0'
  Processing 'increaser_b5_TOP31_35_DW01_inc_0'
  Processing 'increaser_b5_TOP31_36_DW01_inc_0'
  Processing 'mac_b16_g1_19_DW01_add_0'
  Processing 'increaser_b5_TOP31_37_DW01_inc_0'
  Processing 'increaser_b5_TOP31_38_DW01_inc_0'
  Processing 'mac_b16_g1_20_DW01_add_0'
  Processing 'increaser_b5_TOP31_39_DW01_inc_0'
  Processing 'increaser_b5_TOP31_40_DW01_inc_0'
  Processing 'mac_b16_g1_21_DW01_add_0'
  Processing 'increaser_b5_TOP31_41_DW01_inc_0'
  Processing 'increaser_b5_TOP31_42_DW01_inc_0'
  Processing 'mac_b16_g1_22_DW01_add_0'
  Processing 'increaser_b5_TOP31_43_DW01_inc_0'
  Processing 'increaser_b5_TOP31_44_DW01_inc_0'
  Processing 'mac_b16_g1_23_DW01_add_0'
  Processing 'increaser_b5_TOP31_45_DW01_inc_0'
  Processing 'increaser_b5_TOP31_46_DW01_inc_0'
  Processing 'mac_b16_g1_24_DW01_add_0'
  Processing 'increaser_b5_TOP31_47_DW01_inc_0'
  Processing 'increaser_b5_TOP31_48_DW01_inc_0'
  Processing 'mac_b16_g1_25_DW01_add_0'
  Processing 'increaser_b5_TOP31_49_DW01_inc_0'
  Processing 'increaser_b5_TOP31_50_DW01_inc_0'
  Processing 'mac_b16_g1_26_DW01_add_0'
  Processing 'increaser_b5_TOP31_51_DW01_inc_0'
  Processing 'increaser_b5_TOP31_52_DW01_inc_0'
  Processing 'mac_b16_g1_27_DW01_add_0'
  Processing 'increaser_b5_TOP31_53_DW01_inc_0'
  Processing 'increaser_b5_TOP31_54_DW01_inc_0'
  Processing 'mac_b16_g1_28_DW01_add_0'
  Processing 'increaser_b5_TOP31_55_DW01_inc_0'
  Processing 'increaser_b5_TOP31_56_DW01_inc_0'
  Processing 'mac_b16_g1_29_DW01_add_0'
  Processing 'increaser_b5_TOP31_57_DW01_inc_0'
  Processing 'increaser_b5_TOP31_58_DW01_inc_0'
  Processing 'mac_b16_g1_30_DW01_add_0'
  Processing 'increaser_b5_TOP31_59_DW01_inc_0'
  Processing 'increaser_b5_TOP31_60_DW01_inc_0'
  Processing 'mac_b16_g1_31_DW01_add_0'
  Processing 'increaser_b5_TOP31_61_DW01_inc_0'
  Processing 'increaser_b5_TOP31_62_DW01_inc_0'
  Processing 'mac_b16_g1_0_DW01_add_0'
  Processing 'increaser_b5_TOP31_63_DW01_inc_0'
  Processing 'increaser_b5_TOP31_0_DW01_inc_0'
  Processing 'increaser_b6_TOP32_DW01_inc_0'
  Mapping 'mac_b16_g1_1_DW_mult_tc_0'
  Mapping 'mac_b16_g1_2_DW_mult_tc_0'
  Mapping 'mac_b16_g1_3_DW_mult_tc_0'
  Mapping 'mac_b16_g1_4_DW_mult_tc_0'
  Mapping 'mac_b16_g1_5_DW_mult_tc_0'
  Mapping 'mac_b16_g1_6_DW_mult_tc_0'
  Mapping 'mac_b16_g1_7_DW_mult_tc_0'
  Mapping 'mac_b16_g1_8_DW_mult_tc_0'
  Mapping 'mac_b16_g1_9_DW_mult_tc_0'
  Mapping 'mac_b16_g1_10_DW_mult_tc_0'
  Mapping 'mac_b16_g1_11_DW_mult_tc_0'
  Mapping 'mac_b16_g1_12_DW_mult_tc_0'
  Mapping 'mac_b16_g1_13_DW_mult_tc_0'
  Mapping 'mac_b16_g1_14_DW_mult_tc_0'
  Mapping 'mac_b16_g1_15_DW_mult_tc_0'
  Mapping 'mac_b16_g1_16_DW_mult_tc_0'
  Mapping 'mac_b16_g1_17_DW_mult_tc_0'
  Mapping 'mac_b16_g1_18_DW_mult_tc_0'
  Mapping 'mac_b16_g1_19_DW_mult_tc_0'
  Mapping 'mac_b16_g1_20_DW_mult_tc_0'
  Mapping 'mac_b16_g1_21_DW_mult_tc_0'
  Mapping 'mac_b16_g1_22_DW_mult_tc_0'
  Mapping 'mac_b16_g1_23_DW_mult_tc_0'
  Mapping 'mac_b16_g1_24_DW_mult_tc_0'
  Mapping 'mac_b16_g1_25_DW_mult_tc_0'
  Mapping 'mac_b16_g1_26_DW_mult_tc_0'
  Mapping 'mac_b16_g1_27_DW_mult_tc_0'
  Mapping 'mac_b16_g1_28_DW_mult_tc_0'
  Mapping 'mac_b16_g1_29_DW_mult_tc_0'
  Mapping 'mac_b16_g1_30_DW_mult_tc_0'
  Mapping 'mac_b16_g1_31_DW_mult_tc_0'
  Mapping 'mac_b16_g1_0_DW_mult_tc_0'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
  Mapping Optimization (Phase 1)

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:01:22  409345.0      1.00   27007.3   88742.9                          
    0:01:22  409345.0      1.00   27007.3   88742.9                          
    0:01:22  409946.7      1.00   27004.3   88323.4                          
    0:01:22  410540.4      1.00   27001.2   87903.9                          
    0:01:23  411134.1      1.00   26998.1   87484.4                          
    0:01:23  411727.8      1.00   26995.0   87064.9                          
    0:01:24  412321.5      1.00   26991.9   86645.4                          
    0:01:24  412915.3      1.00   26988.8   86226.0                          
    0:01:24  413509.0      1.00   26985.8   85806.5                          
    0:01:25  414102.7      1.00   26982.7   85387.0                          
    0:01:26  414836.3      1.00   20795.7   67189.3                          
    0:01:27  415584.8      1.00   14189.8   48256.2                          
    0:01:28  416333.9      1.00    7584.0   29210.2                          
    0:01:29  417061.4      1.00    1391.9   10811.9                          
    0:02:01  409149.0      0.47     178.2       0.0                          
    0:02:02  409149.0      0.47     178.2       0.0                          
    0:02:02  409149.0      0.47     178.2       0.0                          
    0:02:03  409149.5      0.47     178.2       0.0                          
    0:02:03  409149.5      0.47     178.2       0.0                          
    0:02:04  409149.5      0.47     178.2       0.0                          
    0:02:35  349560.7      0.45     100.1       0.0                          
    0:02:39  349480.9      0.45     100.0       0.0                          
    0:02:43  349489.4      0.45      99.9       0.0                          
    0:02:54  349499.0      0.45      99.9       0.0                          
    0:02:56  349495.8      0.45      99.7       0.0                          
    0:02:57  349492.3      0.45      99.2       0.0                          
    0:02:59  349490.7      0.45      98.9       0.0                          
    0:03:01  349501.9      0.44      98.6       0.0                          
    0:03:03  349517.3      0.44      98.1       0.0                          
    0:03:05  349530.1      0.44      97.9       0.0                          
    0:03:06  349540.5      0.44      97.6       0.0                          
    0:03:07  349542.3      0.43      97.3       0.0                          
    0:03:08  349540.8      0.43      97.2       0.0                          
    0:03:09  349539.2      0.43      96.9       0.0                          
    0:03:10  349541.6      0.42      95.9       0.0                          
    0:03:11  349544.7      0.42      93.3       0.0                          
    0:03:12  349547.9      0.42      90.5       0.0                          
    0:03:13  349551.1      0.42      87.9       0.0                          
    0:03:14  349571.3      0.42      86.7       0.0                          
    0:03:15  349571.1      0.42      86.7       0.0                          
    0:03:15  349571.1      0.42      86.7       0.0                          
    0:03:16  349571.1      0.42      86.7       0.0                          
    0:03:16  349571.1      0.42      86.7       0.0                          
    0:03:16  349571.1      0.42      86.7       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:03:16  349571.1      0.42      86.7       0.0                          
    0:03:16  349597.7      0.42      86.3       0.0 path/genblk1[31].path/path/genblk1.add_in_reg[30]/D
    0:03:16  349618.7      0.41      85.8       0.0 path/genblk1[24].path/path/genblk1.add_in_reg[30]/D
    0:03:17  349631.5      0.41      85.5       0.0 path/genblk1[24].path/path/genblk1.add_in_reg[30]/D
    0:03:17  349646.9      0.40      85.2       0.0 path/genblk1[31].path/path/genblk1.add_in_reg[30]/D
    0:03:17  349671.1      0.39      84.7       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[30]/D
    0:03:17  349684.7      0.38      84.4       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[30]/D
    0:03:17  349698.2      0.38      84.4       0.0 path/genblk1[22].path/path/genblk1.add_in_reg[31]/D
    0:03:17  349711.3      0.38      84.1       0.0 path/genblk1[24].path/path/genblk1.add_in_reg[31]/D
    0:03:17  349722.2      0.37      83.8       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[30]/D
    0:03:17  349727.2      0.37      83.7       0.0 path/genblk1[31].path/path/genblk1.add_in_reg[30]/D
    0:03:17  349729.3      0.37      83.7       0.0 path/genblk1[22].path/path/genblk1.add_in_reg[31]/D
    0:03:17  349734.4      0.37      83.6       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[30]/D
    0:03:17  349735.5      0.37      83.5       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[30]/D
    0:03:17  349736.8      0.37      83.4       0.0 path/genblk1[22].path/path/genblk1.add_in_reg[31]/D
    0:03:18  349737.3      0.36      83.4       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[30]/D
    0:03:18  349741.8      0.36      83.1       0.0 path/genblk1[24].path/path/genblk1.add_in_reg[31]/D
    0:03:18  349752.8      0.36      82.6       0.0 path/genblk1[24].path/path/genblk1.add_in_reg[31]/D
    0:03:18  349776.4      0.36      81.5       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[30]/D
    0:03:18  349782.3      0.35      81.3       0.0 path/genblk1[22].path/path/genblk1.add_in_reg[31]/D
    0:03:18  349788.9      0.35      81.1       0.0 path/genblk1[22].path/path/genblk1.add_in_reg[31]/D
    0:03:18  349794.3      0.35      80.8       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[30]/D
    0:03:18  349814.5      0.34      80.6       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[30]/D
    0:03:18  349817.9      0.34      80.6       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[30]/D
    0:03:19  349828.8      0.34      80.4       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[30]/D
    0:03:19  349859.2      0.34      80.0       0.0 path/genblk1[25].path/path/genblk1.add_in_reg[30]/D
    0:03:19  349871.4      0.33      79.9       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[30]/D
    0:03:19  349875.1      0.33      79.9       0.0 path/genblk1[31].path/path/genblk1.add_in_reg[30]/D
    0:03:19  349886.0      0.33      79.7       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[30]/D
    0:03:19  349897.2      0.33      79.5       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[30]/D
    0:03:19  349921.4      0.33      78.4       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[30]/D
    0:03:19  349931.2      0.33      77.8       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[30]/D
    0:03:20  349933.6      0.32      77.7       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[30]/D
    0:03:20  349941.1      0.32      77.3       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[30]/D
    0:03:20  349956.2      0.32      77.0       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[30]/D
    0:03:20  349961.3      0.32      76.9       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[30]/D
    0:03:20  349967.4      0.31      76.8       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[30]/D
    0:03:20  349970.1      0.31      76.7       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[30]/D
    0:03:20  350000.4      0.31      76.4       0.0 path/genblk1[26].path/path/genblk1.add_in_reg[30]/D
    0:03:20  350023.0      0.31      76.0       0.0 path/genblk1[28].path/path/genblk1.add_in_reg[31]/D
    0:03:21  350032.3      0.31      75.8       0.0 path/genblk1[31].path/path/genblk1.add_in_reg[30]/D
    0:03:21  350072.8      0.31      75.5       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[30]/D
    0:03:21  350091.6      0.31      74.9       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[30]/D
    0:03:21  350098.0      0.30      74.7       0.0 path/genblk1[24].path/path/genblk1.add_in_reg[31]/D
    0:03:21  350111.9      0.30      74.5       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[30]/D
    0:03:21  350118.0      0.30      74.1       0.0 path/genblk1[31].path/path/genblk1.add_in_reg[30]/D
    0:03:21  350123.3      0.30      74.0       0.0 path/genblk1[28].path/path/genblk1.add_in_reg[31]/D
    0:03:21  350127.3      0.30      73.8       0.0 path/genblk1[22].path/path/genblk1.add_in_reg[31]/D
    0:03:21  350134.7      0.30      73.5       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[30]/D
    0:03:22  350136.9      0.30      73.4       0.0 path/genblk1[30].path/path/genblk1.add_in_reg[30]/D
    0:03:22  350146.2      0.29      73.1       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[30]/D
    0:03:22  350157.1      0.29      72.7       0.0 path/path/path/genblk1.add_in_reg[30]/D
    0:03:22  350174.4      0.29      72.3       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[30]/D
    0:03:22  350182.9      0.29      72.1       0.0 path/genblk1[24].path/path/genblk1.add_in_reg[31]/D
    0:03:22  350194.8      0.29      71.7       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[30]/D
    0:03:22  350202.3      0.29      71.5       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[30]/D
    0:03:22  350209.5      0.28      71.2       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[30]/D
    0:03:22  350226.8      0.28      71.0       0.0 path/genblk1[24].path/path/genblk1.add_in_reg[31]/D
    0:03:23  350236.6      0.28      70.9       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[30]/D
    0:03:23  350239.5      0.28      70.7       0.0 path/genblk1[21].path/path/genblk1.add_in_reg[31]/D
    0:03:23  350261.1      0.28      70.3       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[30]/D
    0:03:23  350270.9      0.27      70.0       0.0 path/genblk1[23].path/path/genblk1.add_in_reg[30]/D
    0:03:23  350289.0      0.27      69.8       0.0 path/genblk1[31].path/path/genblk1.add_in_reg[30]/D
    0:03:23  350298.6      0.27      69.2       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:23  350309.2      0.27      68.4       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:23  350319.9      0.27      67.6       0.0 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:23  350330.5      0.27      66.8       0.0 path/genblk1[29].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:23  350339.6      0.27      66.3       0.0 path/genblk1[31].path/path/genblk1.add_in_reg[30]/D
    0:03:23  350345.1      0.27      66.1       0.0 path/genblk1[28].path/path/genblk1.add_in_reg[31]/D
    0:03:24  350358.4      0.27      65.8       0.0 path/genblk1[22].path/path/genblk1.add_in_reg[31]/D
    0:03:24  350373.9      0.26      65.1       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:24  350396.2      0.26      63.9       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:24  350418.6      0.26      62.7       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:24  350440.9      0.26      61.4       0.0 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:24  350460.0      0.26      60.5       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[30]/D
    0:03:24  350469.6      0.26      60.3       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[30]/D
    0:03:24  350478.1      0.26      60.1       0.0 path/genblk1[29].path/path/genblk1.add_in_reg[30]/D
    0:03:24  350489.6      0.26      59.6       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[30]/D
    0:03:24  350498.1      0.26      59.3       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:03:24  350507.4      0.26      59.0       0.0 path/genblk1[30].path/path/genblk1.add_in_reg[30]/D
    0:03:25  350515.4      0.25      58.9       0.0 path/genblk1[25].path/path/genblk1.add_in_reg[31]/D
    0:03:25  350522.3      0.25      58.6       0.0 path/genblk1[23].path/path/genblk1.add_in_reg[30]/D
    0:03:25  350533.7      0.25      58.6       0.0 path/genblk1[28].path/path/genblk1.add_in_reg[31]/D
    0:03:25  350551.0      0.25      58.3       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[30]/D
    0:03:25  350560.3      0.25      58.1       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:25  350588.3      0.25      57.6       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:03:25  350599.7      0.25      57.4       0.0 path/genblk1[27].path/path/genblk1.add_in_reg[30]/D
    0:03:25  350623.4      0.25      56.0       0.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:25  350639.1      0.25      55.1       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[30]/D
    0:03:25  350655.8      0.24      54.9       0.0 path/genblk1[26].path/path/genblk1.add_in_reg[31]/D
    0:03:26  350668.6      0.24      54.7       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[30]/D
    0:03:26  350672.1      0.24      54.6       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[30]/D
    0:03:26  350689.1      0.24      54.2       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[30]/D
    0:03:26  350700.8      0.24      53.5       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:26  350718.3      0.24      52.6       0.0 path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:26  350727.1      0.24      52.2       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:26  350740.7      0.24      51.9       0.0 path/genblk1[20].path/path/genblk1.add_in_reg[30]/D
    0:03:26  350747.6      0.24      51.3       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:26  350753.7      0.24      50.9       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:26  350762.5      0.24      50.8       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[30]/D
    0:03:27  350772.1      0.23      50.5       0.0 path/genblk1[30].path/path/genblk1.add_in_reg[30]/D
    0:03:27  350779.8      0.23      50.4       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[30]/D
    0:03:27  350787.8      0.23      50.3       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[30]/D
    0:03:27  350798.9      0.23      50.0       0.0 path/genblk1[23].path/path/genblk1.add_in_reg[30]/D
    0:03:27  350806.9      0.23      49.9       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:03:27  350819.4      0.23      49.6       0.0 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:27  350829.3      0.23      49.4       0.0 path/genblk1[29].path/path/genblk1.add_in_reg[30]/D
    0:03:27  350840.2      0.23      49.0       0.0 path/genblk1[24].path/path/genblk1.add_in_reg[31]/D
    0:03:27  350847.9      0.23      48.8       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:03:27  350854.8      0.23      48.7       0.0 path/genblk1[24].path/path/genblk1.add_in_reg[31]/D
    0:03:27  350864.9      0.22      48.5       0.0 path/genblk1[26].path/path/genblk1.add_in_reg[31]/D
    0:03:28  350870.8      0.22      48.4       0.0 path/path/path/genblk1.add_in_reg[30]/D
    0:03:28  350874.2      0.22      48.3       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:03:28  350882.7      0.22      48.0       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:28  350890.7      0.22      47.6       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:03:28  350895.8      0.22      47.5       0.0 path/genblk1[25].path/path/genblk1.add_in_reg[31]/D
    0:03:28  350906.1      0.22      47.2       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:03:28  350918.1      0.22      46.6       0.0 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:28  350932.2      0.22      46.0       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[31]/D
    0:03:28  350942.3      0.22      46.0       0.0 path/genblk1[29].path/path/genblk1.add_in_reg[30]/D
    0:03:28  350952.7      0.21      45.8       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[30]/D
    0:03:28  350961.2      0.21      45.7       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[30]/D
    0:03:29  350976.4      0.21      45.6       0.0 path/genblk1[23].path/path/genblk1.add_in_reg[30]/D
    0:03:29  350989.1      0.21      45.5       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[30]/D
    0:03:29  350991.3      0.21      45.5       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[30]/D
    0:03:29  350996.6      0.21      45.3       0.0 path/genblk1[28].path/path/genblk1.add_in_reg[31]/D
    0:03:29  351009.6      0.21      45.2       0.0 path/genblk1[24].path/path/genblk1.add_in_reg[31]/D
    0:03:29  351019.2      0.21      45.3       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[30]/D
    0:03:29  351023.2      0.21      45.2       0.0 path/genblk1[27].path/path/genblk1.add_in_reg[31]/D
    0:03:29  351027.4      0.21      45.1       0.0 path/genblk1[29].path/path/genblk1.add_in_reg[30]/D
    0:03:29  351041.3      0.21      44.8       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:29  351049.5      0.21      44.0       0.0 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:30  351062.8      0.21      43.5       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:03:30  351074.5      0.21      43.5       0.0 path/genblk1[24].path/path/genblk1.add_in_reg[31]/D
    0:03:30  351083.8      0.21      43.1       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:30  351095.3      0.21      42.8       0.0 path/genblk1[20].path/path/genblk1.add_in_reg[30]/D
    0:03:30  351106.4      0.20      42.6       0.0 path/genblk1[27].path/path/genblk1.add_in_reg[31]/D
    0:03:30  351116.3      0.20      42.5       0.0 path/genblk1[29].path/path/genblk1.add_in_reg[30]/D
    0:03:30  351126.1      0.20      42.2       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:30  351136.8      0.20      42.0       0.0 path/genblk1[21].path/path/genblk1.add_in_reg[31]/D
    0:03:30  351151.1      0.20      41.8       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:03:30  351162.8      0.20      41.6       0.0 path/genblk1[23].path/path/genblk1.add_in_reg[30]/D
    0:03:31  351171.9      0.20      41.6       0.0 path/genblk1[25].path/path/genblk1.add_in_reg[31]/D
    0:03:31  351180.6      0.20      41.5       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[30]/D
    0:03:31  351185.7      0.20      41.5       0.0 path/genblk1[30].path/path/genblk1.add_in_reg[30]/D
    0:03:31  351196.1      0.20      41.4       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[30]/D
    0:03:31  351208.0      0.20      41.1       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:03:31  351209.9      0.20      41.0       0.0 path/genblk1[29].path/path/genblk1.add_in_reg[30]/D
    0:03:31  351221.9      0.20      40.8       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:31  351234.9      0.20      40.5       0.0 path/genblk1[28].path/path/genblk1.add_in_reg[31]/D
    0:03:31  351244.5      0.20      40.4       0.0 path/genblk1[30].path/path/genblk1.add_in_reg[30]/D
    0:03:31  351248.7      0.20      40.3       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[30]/D
    0:03:31  351257.5      0.20      40.1       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:03:32  351264.4      0.20      40.0       0.0 path/genblk1[26].path/path/genblk1.add_in_reg[30]/D
    0:03:32  351277.5      0.19      39.5       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[31]/D
    0:03:32  351283.3      0.19      39.4       0.0 path/genblk1[29].path/path/genblk1.add_in_reg[30]/D
    0:03:32  351300.3      0.19      38.7       0.0 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:32  351307.3      0.19      38.5       0.0 path/genblk1[21].path/path/genblk1.add_in_reg[31]/D
    0:03:32  351316.3      0.19      38.4       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:03:32  351321.1      0.19      38.3       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[30]/D
    0:03:32  351329.9      0.19      38.2       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[30]/D
    0:03:32  351334.4      0.19      38.1       0.0 path/genblk1[31].path/path/genblk1.add_in_reg[30]/D
    0:03:32  351342.1      0.19      37.8       0.0 path/genblk1[25].path/path/genblk1.add_in_reg[31]/D
    0:03:32  351343.7      0.19      37.8       0.0 path/genblk1[20].path/path/genblk1.add_in_reg[30]/D
    0:03:33  351357.5      0.19      37.4       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:33  351369.2      0.19      36.7       0.0 path/genblk1[29].path/path/genblk1.add_in_reg[30]/D
    0:03:33  351378.8      0.18      36.7       0.0 path/genblk1[20].path/path/genblk1.add_in_reg[30]/D
    0:03:33  351388.1      0.18      36.4       0.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:33  351395.6      0.18      36.0       0.0 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:33  351399.8      0.18      35.9       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:33  351406.2      0.18      35.8       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[30]/D
    0:03:33  351414.5      0.18      35.6       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[30]/D
    0:03:33  351419.2      0.18      35.5       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:03:33  351429.6      0.18      35.5       0.0 path/genblk1[29].path/path/genblk1.add_in_reg[30]/D
    0:03:34  351440.3      0.18      35.4       0.0 path/genblk1[30].path/path/genblk1.add_in_reg[30]/D
    0:03:34  351453.6      0.18      35.3       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:03:34  351461.8      0.18      35.2       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:03:34  351469.5      0.18      35.0       0.0 path/genblk1[27].path/path/genblk1.add_in_reg[31]/D
    0:03:34  351471.1      0.18      35.1       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:34  351472.4      0.18      35.1       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:03:34  351473.2      0.18      35.0       0.0 path/genblk1[27].path/path/genblk1.add_in_reg[31]/D
    0:03:34  351482.3      0.18      35.0       0.0 path/genblk1[28].path/path/genblk1.add_in_reg[31]/D
    0:03:34  351486.5      0.18      34.7       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:03:34  351491.1      0.18      34.6       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:34  351499.6      0.17      34.2       0.0 path/path/path/genblk1.add_in_reg[31]/D
    0:03:35  351507.8      0.17      34.2       0.0 path/genblk1[31].path/path/genblk1.add_in_reg[30]/D
    0:03:35  351515.5      0.17      34.0       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:35  351527.0      0.17      33.4       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[30]/D
    0:03:35  351539.2      0.17      32.6       0.0 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:35  351549.9      0.17      32.1       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:35  351554.4      0.17      31.7       0.0 path/genblk1[24].path/path/genblk1.add_in_reg[31]/D
    0:03:35  351556.8      0.17      31.6       0.0 path/genblk1[28].path/path/genblk1.add_in_reg[31]/D
    0:03:35  351566.6      0.17      31.0       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:35  351573.3      0.17      30.6       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:03:35  351583.1      0.17      30.5       0.0 path/genblk1[29].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:35  351593.7      0.17      30.4       0.0 path/genblk1[28].path/path/genblk1.add_in_reg[31]/D
    0:03:35  351598.3      0.17      30.3       0.0 path/genblk1[23].path/path/genblk1.add_in_reg[30]/D
    0:03:36  351604.4      0.17      30.2       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[30]/D
    0:03:36  351609.2      0.17      30.0       0.0 path/genblk1[20].path/path/genblk1.add_in_reg[30]/D
    0:03:36  351610.0      0.17      30.0       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[30]/D
    0:03:36  351619.8      0.17      29.7       0.0 path/genblk1[27].path/path/genblk1.add_in_reg[31]/D
    0:03:36  351622.7      0.17      29.4       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:03:36  351626.5      0.16      29.3       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:03:36  351634.2      0.16      29.2       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[31]/D
    0:03:36  351641.9      0.16      29.2       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[30]/D
    0:03:36  351649.9      0.16      29.1       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[31]/D
    0:03:36  351656.5      0.16      28.9       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[30]/D
    0:03:37  351658.1      0.16      28.8       0.0 path/genblk1[29].path/path/genblk1.add_in_reg[30]/D
    0:03:37  351658.9      0.16      28.8       0.0 path/genblk1[31].path/path/genblk1.add_in_reg[30]/D
    0:03:37  351660.5      0.16      28.7       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:03:37  351664.8      0.16      28.7       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[30]/D
    0:03:37  351681.3      0.16      28.4       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:37  351693.0      0.16      28.3       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:03:37  351694.8      0.16      28.2       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:03:37  351698.8      0.16      28.2       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:03:37  351712.6      0.16      27.6       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:37  351715.8      0.16      27.6       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[30]/D
    0:03:37  351721.4      0.16      27.5       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[31]/D
    0:03:37  351730.5      0.16      27.3       0.0 path/genblk1[23].path/path/genblk1.add_in_reg[30]/D
    0:03:38  351740.0      0.15      27.2       0.0 path/genblk1[21].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:38  351749.6      0.15      27.2       0.0 path/genblk1[22].path/path/genblk1.add_in_reg[31]/D
    0:03:38  351754.1      0.15      27.0       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:38  351754.7      0.15      27.0       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[30]/D
    0:03:38  351762.1      0.15      26.9       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[30]/D
    0:03:38  351766.9      0.15      26.8       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:38  351771.4      0.15      26.8       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:38  351781.3      0.15      26.6       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:03:38  351784.5      0.15      26.6       0.0 path/genblk1[29].path/path/genblk1.add_in_reg[30]/D
    0:03:38  351788.2      0.15      26.4       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:03:38  351791.4      0.15      26.4       0.0 path/genblk1[25].path/path/genblk1.add_in_reg[31]/D
    0:03:38  351800.4      0.15      26.3       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:03:39  351803.9      0.15      26.3       0.0 path/path/path/genblk1.add_in_reg[31]/D
    0:03:39  351810.0      0.15      26.2       0.0 path/genblk1[25].path/path/genblk1.add_in_reg[31]/D
    0:03:39  351813.2      0.15      26.1       0.0 path/path/path/genblk1.add_in_reg[31]/D
    0:03:39  351818.5      0.15      25.9       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:39  351824.4      0.15      25.8       0.0 path/genblk1[22].path/path/genblk1.add_in_reg[31]/D
    0:03:39  351827.6      0.15      25.7       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:39  351831.0      0.15      25.6       0.0 path/path/path/genblk1.add_in_reg[31]/D
    0:03:39  351833.1      0.15      25.6       0.0 path/genblk1[25].path/path/genblk1.add_in_reg[31]/D
    0:03:39  351833.1      0.15      25.6       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[30]/D
    0:03:39  351839.5      0.15      25.5       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[31]/D
    0:03:39  351846.7      0.15      25.5       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[30]/D
    0:03:40  351852.3      0.15      25.5       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:03:40  351860.8      0.14      25.3       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:40  351865.1      0.14      25.3       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[31]/D
    0:03:40  351868.8      0.14      25.2       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:03:40  351876.0      0.14      24.8       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[30]/D
    0:03:40  351881.8      0.14      24.8       0.0 path/path/path/genblk1.add_in_reg[31]/D
    0:03:40  351882.9      0.14      24.7       0.0 path/genblk1[20].path/path/genblk1.add_in_reg[30]/D
    0:03:40  351886.3      0.14      24.7       0.0 path/genblk1[25].path/path/genblk1.add_in_reg[31]/D
    0:03:40  351889.8      0.14      24.6       0.0 path/genblk1[20].path/path/genblk1.add_in_reg[30]/D
    0:03:40  351891.1      0.14      24.6       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[31]/D
    0:03:40  351894.1      0.14      24.5       0.0 path/genblk1[25].path/path/genblk1.add_in_reg[31]/D
    0:03:40  351902.0      0.14      24.2       0.0 path/genblk1[22].path/path/genblk1.add_in_reg[31]/D
    0:03:40  351907.1      0.14      24.2       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:03:41  351920.7      0.14      24.1      24.2 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:03:41  351922.3      0.14      24.1      24.2 path/genblk1[25].path/path/genblk1.add_in_reg[31]/D
    0:03:41  351929.7      0.14      23.9      24.2 path/genblk1[17].path/path/genblk1.add_in_reg[30]/D
    0:03:41  351941.7      0.14      23.4      24.2 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:41  351944.1      0.14      23.4      24.2 path/genblk1[30].path/path/genblk1.add_in_reg[30]/D
    0:03:41  351955.5      0.14      23.1      24.2 path/genblk1[6].path/path/genblk1.add_in_reg[30]/D
    0:03:41  351964.3      0.14      23.0      24.2 path/genblk1[20].path/path/genblk1.add_in_reg[30]/D
    0:03:41  351970.9      0.14      22.9      24.2 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:03:41  351973.6      0.14      22.9      24.2 path/genblk1[17].path/path/genblk1.add_in_reg[30]/D
    0:03:41  351980.2      0.14      22.8      24.2 path/genblk1[29].path/path/genblk1.add_in_reg[30]/D
    0:03:41  351987.2      0.14      22.7      24.2 path/genblk1[21].path/path/genblk1.add_in_reg[31]/D
    0:03:42  351991.1      0.14      22.6      24.2 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:03:42  351994.3      0.14      22.6      24.2 path/genblk1[15].path/path/genblk1.add_in_reg[30]/D
    0:03:42  351995.7      0.14      22.6      24.2 path/genblk1[17].path/path/genblk1.add_in_reg[30]/D
    0:03:42  351999.4      0.13      22.6      24.2 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:03:42  352002.6      0.13      22.6      24.2 path/genblk1[17].path/path/genblk1.add_in_reg[30]/D
    0:03:42  352008.2      0.13      22.4      24.2 path/genblk1[19].path/path/genblk1.add_in_reg[31]/D
    0:03:42  352012.2      0.13      22.3      24.2 path/genblk1[22].path/path/genblk1.add_in_reg[30]/D
    0:03:42  352021.2      0.13      22.0      24.2 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:03:42  352026.8      0.13      21.9      24.2 path/genblk1[17].path/path/genblk1.add_in_reg[30]/D
    0:03:42  352037.2      0.13      21.8      24.2 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:42  352038.8      0.13      21.8      24.2 path/genblk1[15].path/path/genblk1.add_in_reg[30]/D
    0:03:42  352047.0      0.13      21.7      24.2 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:43  352049.1      0.13      21.6      24.2 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:43  352059.0      0.13      21.5      24.2 path/genblk1[3].path/path/genblk1.add_in_reg[30]/D
    0:03:43  352062.4      0.13      21.4      24.2 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:43  352063.2      0.13      21.4      24.2 path/genblk1[31].path/path/genblk1.add_in_reg[30]/D
    0:03:43  352068.3      0.13      21.3      24.2 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:03:43  352068.8      0.13      21.3      24.2 path/genblk1[15].path/path/genblk1.add_in_reg[30]/D
    0:03:43  352071.2      0.13      21.3      24.2 path/genblk1[3].path/path/genblk1.add_in_reg[30]/D
    0:03:43  352089.0      0.13      21.1      48.4 path/genblk1[22].path/path/genblk1.add_in_reg[31]/D
    0:03:43  352092.2      0.13      21.1      48.4 path/path/path/genblk1.add_in_reg[31]/D
    0:03:43  352099.9      0.13      21.1      48.4 path/genblk1[29].path/path/genblk1.add_in_reg[30]/D
    0:03:43  352102.9      0.13      21.1      48.4 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:03:44  352114.0      0.13      20.9      48.4 path/genblk1[15].path/path/genblk1.add_in_reg[30]/D
    0:03:44  352117.2      0.13      20.9      48.4 path/genblk1[28].path/path/genblk1.add_in_reg[31]/D
    0:03:44  352125.2      0.13      20.6      48.4 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:44  352126.8      0.13      20.6      48.4 path/genblk1[30].path/path/genblk1.add_in_reg[30]/D
    0:03:44  352131.9      0.13      20.5      48.4 path/genblk1[3].path/path/genblk1.add_in_reg[30]/D
    0:03:44  352133.5      0.12      20.4      48.4 path/genblk1[17].path/path/genblk1.add_in_reg[30]/D
    0:03:44  352143.6      0.12      20.3      48.4 path/genblk1[22].path/path/genblk1.add_in_reg[31]/D
    0:03:44  352144.6      0.12      20.3      48.4 path/genblk1[1].path/path/genblk1.add_in_reg[30]/D
    0:03:44  352153.9      0.12      20.3      48.4 path/genblk1[30].path/path/genblk1.add_in_reg[30]/D
    0:03:44  352153.9      0.12      20.3      48.4 path/genblk1[30].path/path/genblk1.add_in_reg[30]/D
    0:03:44  352159.0      0.12      20.2      48.4 path/genblk1[28].path/path/genblk1.add_in_reg[31]/D
    0:03:44  352161.7      0.12      20.2      48.4 path/genblk1[17].path/path/genblk1.add_in_reg[30]/D
    0:03:45  352164.3      0.12      20.1      48.4 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:03:45  352170.7      0.12      20.1      48.4 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:03:45  352174.7      0.12      20.1      48.4 path/genblk1[17].path/path/genblk1.add_in_reg[30]/D
    0:03:45  352175.5      0.12      20.1      48.4 path/genblk1[15].path/path/genblk1.add_in_reg[30]/D
    0:03:45  352176.0      0.12      20.0      48.4 path/genblk1[1].path/path/genblk1.add_in_reg[30]/D
    0:03:45  352185.1      0.12      19.7      48.4 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:03:45  352189.0      0.12      19.7      48.4 path/genblk1[21].path/path/genblk1.add_in_reg[31]/D
    0:03:45  352195.2      0.12      19.6      48.4 path/genblk1[28].path/path/genblk1.add_in_reg[31]/D
    0:03:45  352206.3      0.12      19.4      48.4 path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:45  352216.2      0.12      19.2      48.4 path/genblk1[27].path/path/genblk1.add_in_reg[31]/D
    0:03:45  352219.4      0.12      19.2      48.4 path/genblk1[21].path/path/genblk1.add_in_reg[31]/D
    0:03:45  352229.5      0.12      19.2      48.4 path/genblk1[23].path/path/genblk1.add_in_reg[30]/D
    0:03:45  352235.3      0.12      19.2      48.4 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:03:46  352238.8      0.12      19.2      48.4 path/genblk1[11].path/path/genblk1.add_in_reg[30]/D
    0:03:46  352244.6      0.12      19.0      48.4 path/genblk1[29].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:46  352256.3      0.12      19.0      48.4 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:03:46  352258.2      0.12      18.9      48.4 path/genblk1[29].path/path/genblk1.add_in_reg[30]/D
    0:03:46  352261.1      0.12      18.8      48.4 path/genblk1[26].path/path/genblk1.add_in_reg[31]/D
    0:03:46  352267.3      0.12      18.7      48.4 path/genblk1[20].path/path/genblk1.add_in_reg[30]/D
    0:03:46  352268.1      0.12      18.7      48.4 path/genblk1[30].path/path/genblk1.add_in_reg[30]/D
    0:03:46  352275.8      0.12      18.6      48.4 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:03:46  352279.8      0.12      18.6      48.4 path/genblk1[26].path/path/genblk1.add_in_reg[31]/D
    0:03:46  352281.1      0.12      18.6      48.4 path/genblk1[1].path/path/genblk1.add_in_reg[30]/D
    0:03:46  352281.1      0.12      18.5      48.4 path/genblk1[22].path/path/genblk1.add_in_reg[31]/D
    0:03:46  352286.1      0.12      18.5      48.4 path/genblk1[31].path/path/genblk1.add_in_reg[30]/D
    0:03:47  352294.7      0.12      18.5      48.4 path/genblk1[3].path/path/genblk1.add_in_reg[30]/D
    0:03:47  352298.6      0.12      18.3      48.4 path/genblk1[17].path/path/genblk1.add_in_reg[30]/D
    0:03:47  352301.6      0.12      18.3      48.4 path/genblk1[7].path/path/genblk1.add_in_reg[30]/D
    0:03:47  352305.6      0.12      18.3      48.4 path/genblk1[2].path/path/genblk1.add_in_reg[30]/D
    0:03:47  352306.9      0.12      18.2      48.4 path/genblk1[28].path/path/genblk1.add_in_reg[31]/D
    0:03:47  352313.3      0.12      18.2      48.4 path/genblk1[15].path/path/genblk1.add_in_reg[30]/D
    0:03:47  352313.3      0.12      18.2      48.4 path/genblk1[20].path/path/genblk1.add_in_reg[30]/D
    0:03:47  352313.8      0.12      18.2      48.4 path/genblk1[20].path/path/genblk1.add_in_reg[30]/D
    0:03:47  352318.6      0.12      18.2      48.4 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:03:47  352326.3      0.12      17.9      48.4 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:03:47  352332.7      0.12      17.9      48.4 path/genblk1[3].path/path/genblk1.add_in_reg[30]/D
    0:03:48  352341.5      0.11      17.7      48.4 path/genblk1[22].path/path/genblk1.add_in_reg[31]/D
    0:03:48  352348.4      0.11      17.7      48.4 path/genblk1[17].path/path/genblk1.add_in_reg[30]/D
    0:03:48  352353.7      0.11      17.6      48.4 path/genblk1[23].path/path/genblk1.add_in_reg[30]/D
    0:03:48  352361.2      0.11      17.6      48.4 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:03:48  352363.8      0.11      17.6      48.4 path/path/path/genblk1.add_in_reg[31]/D
    0:03:48  352367.8      0.11      17.5      48.4 path/path/path/genblk1.add_in_reg[31]/D
    0:03:48  352373.4      0.11      17.5      48.4 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:03:48  352382.7      0.11      17.3      48.4 path/genblk1[18].path/path/genblk1.add_in_reg[31]/D
    0:03:48  352386.7      0.11      17.3      48.4 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:03:48  352389.3      0.11      17.3      48.4 path/genblk1[30].path/path/genblk1.add_in_reg[30]/D
    0:03:48  352396.5      0.11      17.2      48.4 path/genblk1[16].path/path/genblk1.add_in_reg[31]/D
    0:03:48  352401.8      0.11      17.2      48.4 path/genblk1[30].path/path/genblk1.add_in_reg[30]/D
    0:03:48  352403.7      0.11      17.1      48.4 path/genblk1[7].path/path/genblk1.add_in_reg[30]/D
    0:03:49  352413.6      0.11      17.1      48.4 path/genblk1[16].path/path/genblk1.add_in_reg[31]/D
    0:03:49  352419.4      0.11      16.9      48.4 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:03:49  352424.5      0.11      16.8      48.4 path/genblk1[18].path/path/genblk1.add_in_reg[31]/D
    0:03:49  352428.7      0.11      16.8      48.4 path/genblk1[19].path/path/genblk1.add_in_reg[31]/D
    0:03:49  352434.6      0.11      16.8      48.4 path/genblk1[22].path/path/genblk1.add_in_reg[31]/D
    0:03:49  352439.1      0.11      16.8      48.4 path/genblk1[17].path/path/genblk1.add_in_reg[30]/D
    0:03:49  352445.7      0.11      16.7      48.4 path/genblk1[28].path/path/genblk1.add_in_reg[31]/D
    0:03:49  352451.1      0.11      16.7      48.4 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:03:49  352455.3      0.11      16.7      48.4 path/genblk1[28].path/path/genblk1.add_in_reg[31]/D
    0:03:49  352459.8      0.11      16.6      48.4 path/genblk1[3].path/path/genblk1.add_in_reg[30]/D
    0:03:49  352465.4      0.11      16.6      48.4 path/genblk1[2].path/path/genblk1.add_in_reg[30]/D
    0:03:49  352469.7      0.11      16.5      48.4 path/genblk1[2].path/path/genblk1.add_in_reg[30]/D
    0:03:50  352474.7      0.11      16.4      48.4 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:50  352481.1      0.11      16.3      48.4 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:03:50  352487.2      0.10      16.3      48.4 path/genblk1[29].path/path/genblk1.add_in_reg[30]/D
    0:03:50  352494.4      0.10      16.2      48.4 path/genblk1[18].path/path/genblk1.add_in_reg[31]/D
    0:03:50  352498.4      0.10      16.1      48.4 path/genblk1[7].path/path/genblk1.add_in_reg[30]/D
    0:03:50  352504.5      0.10      16.0      48.4 path/genblk1[23].path/path/genblk1.add_in_reg[30]/D
    0:03:50  352514.4      0.10      15.9      48.4 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:50  352520.0      0.10      15.8      48.4 path/genblk1[26].path/path/genblk1.add_in_reg[31]/D
    0:03:50  352525.5      0.10      15.7      48.4 path/genblk1[23].path/path/genblk1.add_in_reg[30]/D
    0:03:50  352532.5      0.10      15.6      48.4 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:03:50  352537.8      0.10      15.6      48.4 path/genblk1[22].path/path/genblk1.add_in_reg[31]/D
    0:03:50  352544.4      0.10      15.5      48.4 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:03:50  352547.9      0.10      15.4      48.4 path/genblk1[1].path/path/genblk1.add_in_reg[30]/D
    0:03:51  352552.1      0.10      15.4      48.4 path/genblk1[20].path/path/genblk1.add_in_reg[30]/D
    0:03:51  352556.1      0.10      15.4      48.4 path/genblk1[3].path/path/genblk1.add_in_reg[30]/D
    0:03:51  352564.1      0.10      15.3      48.4 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:03:51  352569.2      0.10      15.3      48.4 path/genblk1[16].path/path/genblk1.add_in_reg[31]/D
    0:03:51  352574.5      0.10      15.3      48.4 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:03:51  352577.7      0.10      15.3      48.4 path/genblk1[26].path/path/genblk1.add_in_reg[31]/D
    0:03:51  352582.7      0.10      15.2      48.4 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:03:51  352585.7      0.10      15.1      48.4 path/genblk1[1].path/path/genblk1.add_in_reg[30]/D
    0:03:51  352592.6      0.10      15.1      48.4 path/genblk1[19].path/path/genblk1.add_in_reg[31]/D
    0:03:51  352599.0      0.10      14.9      48.4 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:03:51  352606.1      0.10      14.9      48.4 path/genblk1[20].path/path/genblk1.add_in_reg[30]/D
    0:03:51  352611.5      0.10      14.9      48.4 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:51  352617.3      0.10      14.8      48.4 path/genblk1[17].path/path/genblk1.add_in_reg[30]/D
    0:03:52  352621.6      0.10      14.8      48.4 path/path/path/genblk1.add_in_reg[31]/D
    0:03:52  352627.2      0.10      14.8      48.4 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:03:52  352634.1      0.10      14.7      48.4 path/genblk1[30].path/path/genblk1.add_in_reg[30]/D
    0:03:52  352637.3      0.10      14.7      48.4 path/genblk1[19].path/path/genblk1.add_in_reg[31]/D
    0:03:52  352642.0      0.10      14.7      48.4 path/genblk1[26].path/path/genblk1.add_in_reg[31]/D
    0:03:52  352647.6      0.09      14.7      48.4 path/genblk1[7].path/path/genblk1.add_in_reg[30]/D
    0:03:52  352652.2      0.09      14.6      48.4 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:03:52  352658.0      0.09      14.5      48.4 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:03:52  352662.0      0.09      14.4      48.4 path/genblk1[15].path/path/genblk1.add_in_reg[30]/D
    0:03:52  352671.0      0.09      14.4      48.4 path/genblk1[2].path/path/genblk1.add_in_reg[30]/D
    0:03:52  352676.1      0.09      14.3      48.4 path/genblk1[23].path/path/genblk1.add_in_reg[30]/D
    0:03:52  352681.7      0.09      14.3      48.4 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:03:52  352686.5      0.09      14.3      48.4 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:03:53  352692.1      0.09      14.3      48.4 path/genblk1[17].path/path/genblk1.add_in_reg[30]/D
    0:03:53  352696.8      0.09      14.3      48.4 path/genblk1[26].path/path/genblk1.add_in_reg[31]/D
    0:03:53  352701.6      0.09      14.2      48.4 path/genblk1[18].path/path/genblk1.add_in_reg[31]/D
    0:03:53  352708.5      0.09      14.2      48.4 path/genblk1[18].path/path/genblk1.add_in_reg[31]/D
    0:03:53  352712.8      0.09      14.1      48.4 path/genblk1[21].path/path/genblk1.add_in_reg[31]/D
    0:03:53  352720.0      0.09      14.1      48.4 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:03:53  352727.7      0.09      14.1      48.4 path/genblk1[25].path/path/genblk1.add_in_reg[31]/D
    0:03:53  352732.2      0.09      14.0      48.4 path/genblk1[30].path/path/genblk1.add_in_reg[30]/D
    0:03:53  352737.3      0.09      13.9      48.4 path/genblk1[25].path/path/genblk1.add_in_reg[31]/D
    0:03:53  352745.0      0.09      13.9      48.4 path/genblk1[30].path/path/genblk1.add_in_reg[30]/D
    0:03:53  352749.8      0.09      13.7      48.4 path/genblk1[23].path/path/genblk1.add_in_reg[30]/D
    0:03:53  352751.9      0.09      13.7      48.4 path/genblk1[30].path/path/genblk1.add_in_reg[30]/D
    0:03:53  352758.0      0.09      13.6      48.4 path/genblk1[30].path/path/genblk1.add_in_reg[30]/D
    0:03:54  352762.5      0.09      13.6      48.4 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:03:54  352763.3      0.09      13.5      48.4 path/genblk1[17].path/path/genblk1.add_in_reg[30]/D
    0:03:54  352769.7      0.09      13.5      48.4 path/genblk1[7].path/path/genblk1.add_in_reg[30]/D
    0:03:54  352777.7      0.09      13.4      48.4 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:03:54  352782.0      0.09      13.4      48.4 path/genblk1[17].path/path/genblk1.add_in_reg[30]/D
    0:03:54  352787.0      0.09      13.4      48.4 path/genblk1[21].path/path/genblk1.add_in_reg[31]/D
    0:03:54  352790.7      0.09      13.3      48.4 path/genblk1[1].path/path/genblk1.add_in_reg[30]/D
    0:03:54  352799.5      0.09      13.2      48.4 path/genblk1[22].path/path/genblk1.add_in_reg[31]/D
    0:03:54  352804.0      0.09      13.1      48.4 path/genblk1[3].path/path/genblk1.add_in_reg[30]/D
    0:03:54  352806.7      0.09      13.1      48.4 path/genblk1[16].path/path/genblk1.add_in_reg[31]/D
    0:03:54  352811.0      0.09      13.1      48.4 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:03:54  352814.9      0.09      13.1      48.4 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:03:54  352821.6      0.09      13.0      48.4 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:55  352827.4      0.09      13.0      48.4 path/genblk1[30].path/path/genblk1.add_in_reg[30]/D
    0:03:55  352834.4      0.09      12.9      48.4 path/genblk1[31].path/path/genblk1.add_in_reg[30]/D
    0:03:55  352841.0      0.09      12.9      48.4 path/genblk1[7].path/path/genblk1.add_in_reg[30]/D
    0:03:55  352845.3      0.09      12.9      48.4 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:03:55  352848.7      0.09      12.8      48.4 path/genblk1[17].path/path/genblk1.add_in_reg[30]/D
    0:03:55  352853.8      0.09      12.7      48.4 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:03:55  352860.2      0.09      12.6      48.4 path/genblk1[18].path/path/genblk1.add_in_reg[31]/D
    0:03:55  352864.4      0.08      12.5      48.4 path/path/path/genblk1.add_in_reg[31]/D
    0:03:55  352869.2      0.08      12.5      48.4 path/genblk1[21].path/path/genblk1.add_in_reg[31]/D
    0:03:55  352872.9      0.08      12.5      48.4 path/genblk1[30].path/path/genblk1.add_in_reg[30]/D
    0:03:55  352877.2      0.08      12.5      48.4 path/genblk1[17].path/path/genblk1.add_in_reg[30]/D
    0:03:55  352880.1      0.08      12.5      48.4 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:03:55  352884.4      0.08      12.5      48.4 path/genblk1[1].path/path/genblk1.add_in_reg[30]/D
    0:03:55  352884.9      0.08      12.5      48.4 path/genblk1[19].path/path/genblk1.add_in_reg[31]/D
    0:03:56  352890.2      0.08      12.4      48.4 path/genblk1[25].path/path/genblk1.add_in_reg[31]/D
    0:03:56  352895.8      0.08      12.4      48.4 path/genblk1[2].path/path/genblk1.add_in_reg[30]/D
    0:03:56  352900.1      0.08      12.3      48.4 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:56  352904.6      0.08      12.3      48.4 path/genblk1[28].path/path/genblk1.add_in_reg[31]/D
    0:03:56  352906.7      0.08      12.3      48.4 path/path/path/genblk1.add_in_reg[31]/D
    0:03:56  352913.1      0.08      12.1      48.4 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:03:56  352915.2      0.08      12.1      48.4 path/genblk1[31].path/path/genblk1.add_in_reg[30]/D
    0:03:56  352916.8      0.08      12.1      48.4 path/genblk1[16].path/path/genblk1.add_in_reg[31]/D
    0:03:56  352917.9      0.08      12.1      48.4 path/genblk1[19].path/path/genblk1.add_in_reg[31]/D
    0:03:56  352919.2      0.08      12.1      48.4 path/genblk1[23].path/path/genblk1.add_in_reg[30]/D
    0:03:56  352923.2      0.08      12.1      48.4 path/genblk1[17].path/path/genblk1.add_in_reg[30]/D
    0:03:56  352925.1      0.08      12.1      48.4 path/genblk1[19].path/path/genblk1.add_in_reg[31]/D
    0:03:56  352925.9      0.08      12.1      48.4 path/genblk1[17].path/path/genblk1.add_in_reg[30]/D
    0:03:56  352930.9      0.08      12.0      48.4 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:03:57  352934.9      0.08      12.0      48.4 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:03:57  352936.2      0.08      12.0      48.4 path/genblk1[19].path/path/genblk1.add_in_reg[31]/D
    0:03:57  352938.4      0.08      12.0      48.4 path/genblk1[26].path/path/genblk1.add_in_reg[31]/D
    0:03:57  352950.9      0.08      11.9      72.7 path/genblk1[3].path/path/genblk1.add_in_reg[30]/D
    0:03:57  352958.1      0.08      11.9      72.7 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:03:57  352963.4      0.08      11.9      72.7 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:03:57  352967.4      0.08      11.8      72.7 path/genblk1[19].path/path/genblk1.add_in_reg[31]/D
    0:03:57  352972.4      0.08      11.8      72.7 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:03:57  352974.3      0.08      11.8      72.7 path/genblk1[3].path/path/genblk1.add_in_reg[30]/D
    0:03:57  352977.7      0.08      11.7      72.7 path/genblk1[3].path/path/genblk1.add_in_reg[30]/D
    0:03:57  352983.3      0.08      11.7      72.7 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:03:57  352990.2      0.08      11.5      72.7 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:03:57  352990.5      0.08      11.4      72.7 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:03:57  352994.8      0.08      11.3      72.7 path/genblk1[28].path/path/genblk1.add_in_reg[31]/D
    0:03:58  352998.2      0.08      11.3      72.7 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:03:58  353001.9      0.08      11.3      72.7 path/genblk1[31].path/path/genblk1.add_in_reg[30]/D
    0:03:58  353001.4      0.08      11.2      72.7 path/genblk1[21].path/path/genblk1.add_in_reg[31]/D
    0:03:58  353006.5      0.08      11.1      72.7 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:03:58  353013.6      0.08      11.1      72.7 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:03:58  353018.7      0.08      11.0      72.7 path/genblk1[29].path/path/genblk1.add_in_reg[30]/D
    0:03:58  353023.0      0.08      10.9      72.7 path/genblk1[17].path/path/genblk1.add_in_reg[30]/D
    0:03:58  353027.7      0.08      10.9      72.7 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:03:58  353035.5      0.08      10.9      72.7 path/genblk1[30].path/path/genblk1.add_in_reg[30]/D
    0:03:58  353041.6      0.08      10.8      72.7 path/genblk1[1].path/path/genblk1.add_in_reg[30]/D
    0:03:58  353045.6      0.08      10.8      72.7 path/genblk1[27].path/path/genblk1.add_in_reg[31]/D
    0:03:58  353044.8      0.08      10.8      72.7 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:03:58  353061.0      0.08      10.8      96.9 path/genblk1[27].path/path/genblk1.add_in_reg[31]/D
    0:03:58  353065.3      0.08      10.8      96.9 path/genblk1[29].path/path/genblk1.add_in_reg[30]/D
    0:03:59  353067.4      0.08      10.7      96.9 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:03:59  353071.1      0.08      10.7      96.9 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:03:59  353077.5      0.08      10.6      96.9 path/genblk1[2].path/path/genblk1.add_in_reg[30]/D
    0:03:59  353079.6      0.07      10.6      96.9 path/genblk1[19].path/path/genblk1.add_in_reg[31]/D
    0:03:59  353083.1      0.07      10.6      96.9 path/genblk1[21].path/path/genblk1.add_in_reg[31]/D
    0:03:59  353089.7      0.07      10.6      96.9 path/genblk1[18].path/path/genblk1.add_in_reg[31]/D
    0:03:59  353093.7      0.07      10.5      96.9 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:03:59  353100.1      0.07      10.5      96.9 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:03:59  353103.0      0.07      10.4      96.9 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:03:59  353106.5      0.07      10.4      96.9 path/genblk1[19].path/path/genblk1.add_in_reg[31]/D
    0:03:59  353110.2      0.07      10.4      96.9 path/genblk1[7].path/path/genblk1.add_in_reg[30]/D
    0:03:59  353111.5      0.07      10.3      96.9 path/genblk1[27].path/path/genblk1.add_in_reg[31]/D
    0:03:59  353114.7      0.07      10.3      96.9 path/genblk1[1].path/path/genblk1.add_in_reg[30]/D
    0:03:59  353118.7      0.07      10.3      96.9 path/genblk1[7].path/path/genblk1.add_in_reg[30]/D
    0:04:00  353122.2      0.07      10.2      96.9 path/genblk1[17].path/path/genblk1.add_in_reg[30]/D
    0:04:00  353126.4      0.07      10.3      96.9 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:04:00  353131.0      0.07      10.2      96.9 path/genblk1[31].path/path/genblk1.add_in_reg[30]/D
    0:04:00  353135.7      0.07      10.2      96.9 path/genblk1[21].path/path/genblk1.add_in_reg[31]/D
    0:04:00  353138.9      0.07      10.2      96.9 path/genblk1[23].path/path/genblk1.add_in_reg[30]/D
    0:04:00  353142.4      0.07      10.2      96.9 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:04:00  353149.3      0.07      10.1      96.9 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:04:00  353156.5      0.07      10.1      96.9 path/genblk1[29].path/path/genblk1.add_in_reg[30]/D
    0:04:00  353161.8      0.07      10.1      96.9 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:00  353162.1      0.07      10.0      96.9 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:04:00  353164.5      0.07      10.0      96.9 path/genblk1[1].path/path/genblk1.add_in_reg[30]/D
    0:04:00  353170.9      0.07       9.9      96.9 path/genblk1[30].path/path/genblk1.add_in_reg[30]/D
    0:04:00  353173.2      0.07       9.9      96.9 path/path/path/genblk1.add_in_reg[31]/D
    0:04:00  353177.5      0.07       9.9      96.9 path/genblk1[29].path/path/genblk1.add_in_reg[30]/D
    0:04:01  353179.9      0.07       9.9      96.9 path/genblk1[24].path/path/genblk1.add_in_reg[31]/D
    0:04:01  353181.5      0.07       9.9      96.9 path/genblk1[26].path/path/genblk1.add_in_reg[31]/D
    0:04:01  353183.1      0.07       9.9      96.9                          
    0:04:03  353174.0      0.07       9.9      96.9                          
    0:04:03  353145.9      0.07       9.9      96.9                          


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:04:03  353145.9      0.07       9.9      96.9                          
    0:04:03  353114.5      0.07       9.9       0.0 path/genblk1[25].path/path/genblk1.add_in_reg[31]/D
    0:04:03  353118.5      0.07       9.8       0.0 path/genblk1[20].path/path/genblk1.add_in_reg[30]/D
    0:04:03  353121.9      0.07       9.8       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:04:03  353123.2      0.07       9.8       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[31]/D
    0:04:04  353125.6      0.07       9.8       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[30]/D
    0:04:04  353125.6      0.07       9.8       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[31]/D
    0:04:04  353126.7      0.07       9.8       0.0 path/genblk1[30].path/path/genblk1.add_in_reg[30]/D
    0:04:04  353132.0      0.07       9.8       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[30]/D
    0:04:04  353134.1      0.07       9.8       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:04:04  353133.6      0.07       9.8       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[31]/D
    0:04:04  353139.7      0.07       9.7       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[30]/D
    0:04:04  353142.7      0.07       9.7       0.0 path/path/path/genblk1.add_in_reg[31]/D
    0:04:04  353147.2      0.07       9.7       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:04:04  353148.8      0.07       9.6       0.0 path/genblk1[23].path/path/genblk1.add_in_reg[30]/D
    0:04:04  353152.5      0.07       9.6       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:04  353158.6      0.07       9.6       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:04:04  353159.9      0.07       9.6       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[31]/D
    0:04:05  353165.3      0.07       9.5       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:04:05  353170.6      0.07       9.5       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[30]/D
    0:04:05  353175.6      0.07       9.5       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[30]/D
    0:04:05  353183.4      0.07       9.5       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[30]/D
    0:04:05  353187.6      0.07       9.4       0.0 path/genblk1[31].path/path/genblk1.add_in_reg[30]/D
    0:04:05  353195.3      0.07       9.3       0.0 path/genblk1[30].path/path/genblk1.add_in_reg[30]/D
    0:04:05  353200.4      0.07       9.2       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:04:05  353202.2      0.07       9.2       0.0 path/genblk1[26].path/path/genblk1.add_in_reg[31]/D
    0:04:05  353209.4      0.07       9.1       0.0 path/genblk1[23].path/path/genblk1.add_in_reg[30]/D
    0:04:05  353211.8      0.07       9.1       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:04:05  353216.1      0.07       8.9       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:04:05  353223.8      0.07       8.9       0.0 path/genblk1[26].path/path/genblk1.add_in_reg[31]/D
    0:04:05  353230.2      0.07       8.8       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:05  353231.8      0.07       8.8       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[30]/D
    0:04:06  353235.8      0.07       8.7       0.0 path/genblk1[29].path/path/genblk1.add_in_reg[30]/D
    0:04:06  353240.5      0.07       8.7       0.0 path/genblk1[24].path/path/genblk1.add_in_reg[31]/D
    0:04:06  353245.6      0.07       8.7       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[31]/D
    0:04:06  353247.7      0.07       8.7       0.0 path/genblk1[29].path/path/genblk1.add_in_reg[30]/D
    0:04:06  353250.1      0.07       8.7       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:06  353250.7      0.07       8.7       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[30]/D
    0:04:06  353256.8      0.07       8.6       0.0 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:06  353258.6      0.07       8.5       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:04:06  353258.6      0.07       8.5       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:04:06  353258.6      0.07       8.5       0.0 path/genblk1[23].path/path/genblk1.add_in_reg[30]/D
    0:04:06  353259.4      0.07       8.5       0.0 path/genblk1[30].path/path/genblk1.add_in_reg[30]/D
    0:04:06  353259.7      0.07       8.5       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:04:06  353262.6      0.07       8.5       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[30]/D
    0:04:06  353271.9      0.07       8.4       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:04:07  353282.8      0.07       8.3       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:07  353285.2      0.07       8.2       0.0 path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:07  353286.0      0.07       8.2       0.0 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:07  353291.1      0.07       8.2       0.0 path/path/path/genblk1.add_in_reg[31]/D
    0:04:07  353298.0      0.06       8.1       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[30]/D
    0:04:07  353300.7      0.06       8.1       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:04:07  353304.1      0.06       8.1       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:04:07  353307.3      0.06       8.1       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:07  353310.8      0.06       8.0       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[30]/D
    0:04:07  353313.7      0.06       8.0       0.0 path/genblk1[30].path/path/genblk1.add_in_reg[30]/D
    0:04:07  353314.5      0.06       8.0       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[31]/D
    0:04:07  353315.0      0.06       8.0       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[31]/D
    0:04:07  353326.5      0.06       8.0       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:04:07  353329.7      0.06       8.0       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:07  353334.4      0.06       7.9       0.0 path/genblk1[23].path/path/genblk1.add_in_reg[30]/D
    0:04:08  353342.7      0.06       7.9       0.0 path/genblk1[27].path/path/genblk1.add_in_reg[31]/D
    0:04:08  353348.5      0.06       7.9       0.0 path/genblk1[23].path/path/genblk1.add_in_reg[30]/D
    0:04:08  353350.7      0.06       7.9       0.0 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:08  353353.1      0.06       7.9       0.0 path/genblk1[31].path/path/genblk1.add_in_reg[30]/D
    0:04:08  353354.4      0.06       7.9       0.0                          


  Beginning Area-Recovery Phase  (max_area 0)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:04:08  353354.4      0.06       7.9       0.0                          
    0:04:09  353354.4      0.06       7.9       0.0                          
    0:04:18  352482.2      0.13       8.1       0.0                          
    0:04:21  352398.7      0.12       8.1       0.0                          
    0:04:25  352345.7      0.12       8.1       0.0                          
    0:04:25  352328.7      0.12       8.1       0.0                          
    0:04:26  352316.5      0.12       8.1       0.0                          
    0:04:26  352316.5      0.12       8.1       0.0                          
    0:04:28  352319.4      0.07       7.9       0.0                          
    0:04:29  352176.8      0.07       8.3       0.0                          
    0:04:29  352171.8      0.07       8.3       0.0                          
    0:04:29  352171.8      0.07       8.3       0.0                          
    0:04:29  352171.8      0.07       8.3       0.0                          
    0:04:30  352171.8      0.07       8.3       0.0                          
    0:04:30  352171.8      0.07       8.3       0.0                          
    0:04:30  352171.8      0.07       8.3       0.0                          
    0:04:30  352175.2      0.07       8.2       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:04:30  352177.6      0.07       8.2       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:31  352206.1      0.07       7.9       0.0 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:31  352252.4      0.06       7.7       0.0 path/genblk1[23].path/path/genblk1.add_in_reg[30]/D
    0:04:31  352296.8      0.06       7.4       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:31  352311.7      0.06       7.3       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:04:31  352312.2      0.06       7.3       0.0 path/genblk1[26].path/path/genblk1.add_in_reg[31]/D
    0:04:32  352313.8      0.06       7.3       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[30]/D
    0:04:32  352317.3      0.06       7.3       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[30]/D
    0:04:32  352319.4      0.06       7.2       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[30]/D
    0:04:32  352328.2      0.06       7.0       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:04:32  352334.3      0.06       7.0       0.0 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:32  352343.1      0.06       6.8       0.0 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:32  352348.1      0.06       6.8       0.0 path/genblk1[22].path/path/genblk1.add_in_reg[31]/D
    0:04:32  352351.8      0.06       6.8       0.0 path/genblk1[27].path/path/genblk1.add_in_reg[31]/D
    0:04:32  352359.8      0.06       6.7       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[30]/D
    0:04:32  352365.9      0.06       6.6       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:32  352373.7      0.06       6.5       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:32  352377.4      0.06       6.5       0.0 path/genblk1[30].path/path/genblk1.add_in_reg[30]/D
    0:04:32  352379.5      0.06       6.5       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:04:33  352380.8      0.06       6.5       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:04:33  352385.6      0.06       6.5       0.0 path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:33  352396.3      0.06       6.4       0.0 path/genblk1[29].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:33  352403.4      0.06       6.4       0.0 path/genblk1[30].path/path/genblk1.add_in_reg[30]/D
    0:04:33  352406.1      0.06       6.4       0.0 path/genblk1[24].path/path/genblk1.add_in_reg[31]/D
    0:04:33  352408.8      0.06       6.4       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[30]/D
    0:04:33  352420.7      0.06       6.2       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:33  352422.9      0.06       6.2       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[30]/D
    0:04:33  352428.7      0.06       6.1       0.0 path/genblk1[22].path/path/genblk1.add_in_reg[31]/D
    0:04:33  352434.3      0.06       6.0       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:33  352450.8      0.06       5.8       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:33  352459.8      0.06       5.7       0.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:33  352469.7      0.06       5.7       0.0 path/genblk1[24].path/path/genblk1.add_in_reg[31]/D
    0:04:33  352476.6      0.06       5.7       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[30]/D
    0:04:34  352482.2      0.06       5.7       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:04:34  352485.1      0.06       5.7       0.0 path/genblk1[22].path/path/genblk1.add_in_reg[31]/D
    0:04:34  352485.6      0.05       5.6       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[30]/D
    0:04:34  352504.5      0.05       5.6       0.0 path/genblk1[30].path/path/genblk1.add_in_reg[30]/D
    0:04:34  352507.5      0.05       5.6       0.0 path/genblk1[26].path/path/genblk1.add_in_reg[31]/D
    0:04:34  352519.4      0.05       5.6       0.0 path/genblk1[30].path/path/genblk1.add_in_reg[30]/D
    0:04:34  352524.7      0.05       5.4       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:34  352530.1      0.05       5.4       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[30]/D
    0:04:34  352533.8      0.05       5.4       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:34  352542.0      0.05       5.2       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:34  352547.9      0.05       5.1       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:34  352554.8      0.05       5.0       0.0 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:34  352559.1      0.05       5.0       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:04:35  352564.6      0.05       4.9       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:35  352570.8      0.05       4.8       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:04:35  352583.3      0.05       4.7       0.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:35  352589.4      0.05       4.5       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:04:35  352591.0      0.05       4.5       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:04:35  352596.6      0.05       4.5       0.0 path/genblk1[22].path/path/genblk1.add_in_reg[31]/D
    0:04:35  352599.5      0.05       4.5       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[30]/D
    0:04:35  352607.7      0.05       4.5       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:04:35  352616.5      0.05       4.4       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:04:35  352621.3      0.05       4.4       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:04:35  352624.2      0.05       4.4       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:04:35  352633.3      0.05       4.3       0.0 path/genblk1[30].path/path/genblk1.add_in_reg[30]/D
    0:04:35  352633.8      0.05       4.3       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[30]/D
    0:04:36  352638.9      0.05       4.3       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[30]/D
    0:04:36  352643.1      0.05       4.3       0.0 path/genblk1[26].path/path/genblk1.add_in_reg[31]/D
    0:04:36  352648.2      0.05       4.3       0.0 path/path/path/genblk1.add_in_reg[31]/D
    0:04:36  352651.4      0.05       4.3       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[30]/D
    0:04:36  352652.2      0.05       4.2       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[30]/D
    0:04:36  352658.3      0.05       4.2       0.0 path/genblk1[26].path/path/genblk1.add_in_reg[31]/D
    0:04:36  352659.9      0.05       4.2       0.0 path/path/path/genblk1.add_in_reg[31]/D
    0:04:36  352663.6      0.05       4.2       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[30]/D
    0:04:36  352666.0      0.05       4.2       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:04:36  352670.8      0.05       4.1       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:04:36  352683.8      0.05       4.1       0.0 path/genblk1[24].path/path/genblk1.add_in_reg[31]/D
    0:04:36  352687.8      0.05       4.1       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[30]/D
    0:04:37  352691.3      0.05       4.1       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:04:37  352691.5      0.05       4.1       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:04:37  352692.6      0.05       4.1       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[30]/D
    0:04:37  352694.2      0.05       4.1       0.0 path/genblk1[21].path/path/genblk1.add_in_reg[31]/D
    0:04:37  352696.3      0.05       4.0       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[30]/D
    0:04:37  352698.4      0.05       4.0       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[30]/D
    0:04:37  352707.7      0.05       3.9       0.0 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:37  352711.7      0.04       3.9       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:04:37  352715.2      0.04       3.9       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[30]/D
    0:04:37  352719.2      0.04       3.9       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[30]/D
    0:04:37  352722.1      0.04       3.9       0.0 path/genblk1[28].path/path/genblk1.add_in_reg[31]/D
    0:04:37  352730.4      0.04       3.7       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[30]/D
    0:04:37  352730.6      0.04       3.7       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[30]/D
    0:04:37  352733.6      0.04       3.7       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[31]/D
    0:04:38  352745.5      0.04       3.7       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:04:38  352747.9      0.04       3.7       0.0 path/genblk1[21].path/path/genblk1.add_in_reg[31]/D
    0:04:38  352750.8      0.04       3.7       0.0 path/genblk1[24].path/path/genblk1.add_in_reg[31]/D
    0:04:38  352750.8      0.04       3.7       0.0 path/genblk1[26].path/path/genblk1.add_in_reg[31]/D
    0:04:38  352750.6      0.04       3.7       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[30]/D
    0:04:38  352747.6      0.04       3.7       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:04:38  352749.0      0.04       3.7       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[30]/D
    0:04:38  352754.0      0.04       3.6       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:38  352755.1      0.04       3.6       0.0 path/genblk1[24].path/path/genblk1.add_in_reg[31]/D
    0:04:38  352757.0      0.04       3.6       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[31]/D
    0:04:38  352762.5      0.04       3.6       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[31]/D
    0:04:38  352762.5      0.04       3.6       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[30]/D
    0:04:39  352766.0      0.04       3.6       0.0 path/path/path/genblk1.add_in_reg[31]/D
    0:04:39  352768.7      0.04       3.5       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[30]/D
    0:04:39  352771.6      0.04       3.5       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[30]/D
    0:04:39  352776.9      0.04       3.4       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:39  352779.0      0.04       3.4       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[30]/D
    0:04:39  352782.0      0.04       3.4       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:04:39  352783.6      0.04       3.4       0.0 path/genblk1[27].path/path/genblk1.add_in_reg[31]/D
    0:04:39  352790.7      0.04       3.4       0.0 path/genblk1[25].path/path/genblk1.add_in_reg[31]/D
    0:04:39  352794.5      0.04       3.4       0.0 path/path/path/genblk1.add_in_reg[31]/D
    0:04:39  352796.3      0.04       3.4       0.0 path/genblk1[28].path/path/genblk1.add_in_reg[30]/D
    0:04:39  352800.3      0.04       3.4       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:04:39  352802.2      0.04       3.3       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[30]/D
    0:04:39  352804.8      0.04       3.3       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:04:40  352806.2      0.04       3.3       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[31]/D
    0:04:40  352808.3      0.04       3.3       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:04:40  352810.2      0.04       3.3       0.0 path/genblk1[31].path/path/genblk1.add_in_reg[31]/D
    0:04:40  352815.7      0.04       3.3       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:04:40  352817.9      0.04       3.3       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[31]/D
    0:04:40  352819.7      0.04       3.3       0.0 path/genblk1[27].path/path/genblk1.add_in_reg[31]/D
    0:04:40  352820.5      0.04       3.3       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[30]/D
    0:04:40  352821.9      0.04       3.3       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:04:40  352825.1      0.04       3.2       0.0 path/genblk1[21].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:40  352830.4      0.04       3.2       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:04:40  352830.1      0.04       3.2       0.0 path/genblk1[25].path/path/genblk1.add_in_reg[31]/D
    0:04:40  352832.0      0.04       3.2       0.0 path/genblk1[27].path/path/genblk1.add_in_reg[31]/D
    0:04:41  352836.2      0.04       3.2       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:04:41  352836.2      0.04       3.2       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[30]/D
    0:04:41  352841.0      0.04       3.1       0.0 path/genblk1[20].path/path/genblk1.add_in_reg[31]/D
    0:04:41  352841.0      0.04       3.1       0.0 path/genblk1[22].path/path/genblk1.add_in_reg[31]/D
    0:04:41  352840.7      0.04       3.1       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[31]/D
    0:04:41  352841.5      0.04       3.1       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:04:41  352842.3      0.04       3.1       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[30]/D
    0:04:41  352847.4      0.04       3.1       0.0 path/genblk1[20].path/path/genblk1.add_in_reg[31]/D
    0:04:41  352851.9      0.04       3.1       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[30]/D
    0:04:41  352858.0      0.04       3.1       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[31]/D
    0:04:41  352862.3      0.04       3.1       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[30]/D
    0:04:41  352862.6      0.04       3.1       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:04:41  352865.2      0.04       3.1       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:04:42  352868.1      0.04       3.1       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:04:42  352873.5      0.04       3.1       0.0 path/genblk1[28].path/path/genblk1.add_in_reg[31]/D
    0:04:42  352881.7      0.04       3.0       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[31]/D
    0:04:42  352884.4      0.04       3.0       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:04:42  352885.7      0.04       3.0       0.0 path/genblk1[24].path/path/genblk1.add_in_reg[31]/D
    0:04:42  352888.4      0.04       3.0       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[31]/D
    0:04:42  352890.2      0.04       3.0       0.0 path/genblk1[23].path/path/genblk1.add_in_reg[31]/D
    0:04:42  352892.6      0.04       3.0       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[30]/D
    0:04:42  352894.5      0.04       3.0       0.0 path/genblk1[24].path/path/genblk1.add_in_reg[31]/D
    0:04:42  352895.8      0.04       3.0       0.0 path/genblk1[31].path/path/genblk1.add_in_reg[31]/D
    0:04:42  352908.0      0.04       3.0       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:04:42  352911.2      0.04       3.0       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:04:43  352912.0      0.04       3.0       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[31]/D
    0:04:43  352917.1      0.04       3.0       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[30]/D
    0:04:43  352919.8      0.04       3.0       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[30]/D
    0:04:43  352921.3      0.03       2.9       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[30]/D
    0:04:43  352926.9      0.03       2.9       0.0 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:43  352927.7      0.03       2.9       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[30]/D
    0:04:43  352930.1      0.03       2.9       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[30]/D
    0:04:43  352932.8      0.03       2.8       0.0 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:43  352933.8      0.03       2.8       0.0 path/genblk1[29].path/path/genblk1.add_in_reg[31]/D
    0:04:43  352936.2      0.03       2.8       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:04:43  352938.4      0.03       2.8       0.0 path/genblk1[31].path/path/genblk1.add_in_reg[31]/D
    0:04:43  352940.0      0.03       2.8       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:43  352941.3      0.03       2.8       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[31]/D
    0:04:44  352943.7      0.03       2.7       0.0 path/genblk1[25].path/path/genblk1.add_in_reg[31]/D
    0:04:44  352944.0      0.03       2.7       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[30]/D
    0:04:44  352944.8      0.03       2.7       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[30]/D
    0:04:44  352945.0      0.03       2.7       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[30]/D
    0:04:44  352949.0      0.03       2.7       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[31]/D
    0:04:44  352951.7      0.03       2.7       0.0 path/genblk1[26].path/path/genblk1.add_in_reg[31]/D
    0:04:44  352955.4      0.03       2.7       0.0 path/genblk1[28].path/path/genblk1.add_in_reg[31]/D
    0:04:44  352959.1      0.03       2.6       0.0 path/genblk1[21].path/path/genblk1.add_in_reg[31]/D
    0:04:44  352963.1      0.03       2.6       0.0 path/genblk1[22].path/path/genblk1.add_in_reg[31]/D
    0:04:44  352964.4      0.03       2.6       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[31]/D
    0:04:44  352975.3      0.03       2.6       0.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:44  352975.9      0.03       2.6       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:04:44  352974.8      0.03       2.6       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[30]/D
    0:04:45  352978.3      0.03       2.6       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:04:45  352978.5      0.03       2.6       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:04:45  352983.3      0.03       2.6       0.0 path/genblk1[23].path/path/genblk1.add_in_reg[31]/D
    0:04:45  352987.0      0.03       2.6       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:04:45  352991.3      0.03       2.6       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[31]/D
    0:04:45  352993.4      0.03       2.5       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:04:45  352993.4      0.03       2.5       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[30]/D
    0:04:45  352994.5      0.03       2.5       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:04:45  352995.0      0.03       2.5       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:04:45  352998.8      0.03       2.5       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[30]/D
    0:04:45  353001.4      0.03       2.5       0.0 path/path/path/genblk1.add_in_reg[31]/D
    0:04:45  353007.3      0.03       2.5       0.0 path/genblk1[29].path/path/genblk1.add_in_reg[31]/D
    0:04:46  353011.0      0.03       2.4       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:04:46  353014.2      0.03       2.4       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:04:46  353015.8      0.03       2.4       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[30]/D
    0:04:46  353019.2      0.03       2.4       0.0 path/genblk1[25].path/path/genblk1.add_in_reg[31]/D
    0:04:46  353023.2      0.03       2.4       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[30]/D
    0:04:46  353025.4      0.03       2.4       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:04:46  353026.9      0.03       2.4       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:04:46  353028.8      0.03       2.4       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[30]/D
    0:04:46  353028.3      0.03       2.3       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:04:46  353029.9      0.03       2.3       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[31]/D
    0:04:46  353032.5      0.03       2.3       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[30]/D
    0:04:46  353032.5      0.03       2.3       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[30]/D
    0:04:47  353033.9      0.03       2.3       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[31]/D
    0:04:47  353035.5      0.03       2.3       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[30]/D
    0:04:47  353038.1      0.03       2.3       0.0 path/genblk1[28].path/path/genblk1.add_in_reg[31]/D
    0:04:47  353042.9      0.03       2.3       0.0 path/genblk1[28].path/path/genblk1.add_in_reg[31]/D
    0:04:47  353045.8      0.03       2.3       0.0 path/path/path/genblk1.add_in_reg[31]/D
    0:04:47  353046.1      0.03       2.3       0.0 path/genblk1[22].path/path/genblk1.add_in_reg[31]/D
    0:04:47  353046.4      0.03       2.3       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[30]/D
    0:04:47  353047.2      0.03       2.3       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:04:47  353050.4      0.03       2.3       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[31]/D
    0:04:47  353050.4      0.03       2.3       0.0 path/genblk1[21].path/path/genblk1.add_in_reg[31]/D
    0:04:47  353054.9      0.03       2.2       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[30]/D
    0:04:47  353060.2      0.03       2.2       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[30]/D
    0:04:49  353055.9      0.03       2.2       0.0                          
    0:04:58  353022.2      0.03       2.2       0.0                          
    0:04:58  352984.1      0.03       2.2       0.0                          
    0:04:58  352940.8      0.03       2.2       0.0                          
    0:04:59  352897.1      0.03       2.3       0.0                          
    0:04:59  352820.0      0.03       2.3       0.0                          
    0:05:00  352708.3      0.03       2.3       0.0                          
    0:05:00  352598.2      0.03       2.3       0.0                          
    0:05:01  352486.4      0.03       2.3       0.0                          
    0:05:01  352374.7      0.03       2.3       0.0                          
    0:05:02  352264.6      0.03       2.3       0.0                          
    0:05:02  352152.9      0.03       2.3       0.0                          
    0:05:03  352042.7      0.03       2.3       0.0                          
    0:05:03  351931.0      0.03       2.3       0.0                          
    0:05:04  351820.9      0.03       2.3       0.0                          
    0:05:04  351709.2      0.03       2.3       0.0                          
    0:05:05  351598.3      0.03       2.3       0.0                          
    0:05:05  351487.3      0.03       2.3       0.0                          
    0:05:06  351376.4      0.03       2.3       0.0                          
    0:05:06  351265.5      0.03       2.3       0.0                          
    0:05:07  351157.0      0.03       2.3       0.0                          
    0:05:07  351125.6      0.03       2.2       0.0                          
    0:05:08  351085.9      0.03       2.2       0.0                          
    0:05:08  351031.4      0.03       2.2       0.0                          
    0:05:08  351002.7      0.03       2.2       0.0                          
    0:05:09  350952.7      0.03       2.2       0.0                          
    0:05:09  350921.3      0.03       2.2       0.0                          
    0:05:09  350890.7      0.03       2.2       0.0                          
    0:05:09  350840.2      0.03       2.2       0.0                          
    0:05:10  350805.6      0.03       2.3       0.0                          
    0:05:10  350754.5      0.03       2.3       0.0                          
    0:05:10  350722.3      0.03       2.3       0.0                          
    0:05:11  350688.5      0.03       2.2       0.0                          
    0:05:11  350640.9      0.03       2.2       0.0                          
    0:05:11  350604.8      0.03       2.2       0.0                          
    0:05:11  350549.2      0.03       2.3       0.0                          
    0:05:12  350504.2      0.03       2.3       0.0                          
    0:05:12  350465.9      0.03       2.3       0.0                          
    0:05:12  350425.5      0.03       2.3       0.0                          
    0:05:13  350356.8      0.03       2.3       0.0                          
    0:05:13  350279.4      0.03       2.3       0.0                          
    0:05:14  350188.5      0.03       2.3       0.0                          
    0:05:15  350092.7      0.03       2.3       0.0                          
    0:05:15  349996.9      0.03       2.3       0.0                          
    0:05:16  349901.2      0.03       2.3       0.0                          
    0:05:17  349805.4      0.03       2.3       0.0                          
    0:05:17  349709.7      0.03       2.3       0.0                          
    0:05:18  349613.9      0.03       2.3       0.0                          
    0:05:18  349510.4      0.03       2.3       0.0                          
    0:05:19  349397.9      0.03       2.3       0.0                          
    0:05:19  349395.5      0.03       2.3       0.0                          
    0:05:19  349379.0      0.03       2.3       0.0                          
    0:05:20  349339.1      0.03       2.3       0.0                          
    0:05:21  349334.6      0.03       2.3       0.0                          
    0:05:21  349332.2      0.03       2.3       0.0                          
    0:05:21  349330.1      0.03       2.3       0.0                          
    0:05:22  349328.2      0.03       2.3       0.0                          
    0:05:22  349325.8      0.03       2.3       0.0                          
    0:05:22  349324.5      0.03       2.3       0.0                          
    0:05:22  349323.4      0.03       2.3       0.0                          
    0:05:23  349321.6      0.03       2.3       0.0                          
    0:05:23  349317.8      0.03       2.3       0.0                          
    0:05:23  349313.9      0.03       2.3       0.0                          
    0:05:24  349312.0      0.03       2.3       0.0                          
    0:05:28  349311.2      0.03       2.3       0.0                          
    0:05:31  349309.3      0.03       2.3       0.0                          
    0:05:32  349306.1      0.03       2.3       0.0                          
    0:05:33  349217.0      0.05       2.5       0.0                          
    0:05:33  349216.5      0.05       2.5       0.0                          
    0:05:33  349216.5      0.05       2.5       0.0                          
    0:05:33  349216.5      0.05       2.5       0.0                          
    0:05:34  349216.5      0.05       2.5       0.0                          
    0:05:34  349216.5      0.05       2.5       0.0                          
    0:05:34  349216.5      0.05       2.5       0.0                          
    0:05:34  349220.0      0.04       2.5       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[31]/D
    0:05:34  349230.3      0.03       2.5       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[31]/D
    0:05:34  349231.9      0.03       2.4       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:05:34  349237.2      0.03       2.4       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[31]/D
    0:05:34  349238.8      0.03       2.4       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[30]/D
    0:05:34  349242.3      0.03       2.4       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:05:34  349243.9      0.03       2.4       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[31]/D
    0:05:34  349252.1      0.03       2.4       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[30]/D
    0:05:35  349253.7      0.03       2.4       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:05:35  349255.9      0.03       2.4       0.0 path/genblk1[22].path/path/genblk1.add_in_reg[31]/D
    0:05:35  349257.7      0.03       2.4       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:05:35  349262.3      0.03       2.3       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:05:35  349263.3      0.03       2.3       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:05:35  349267.0      0.03       2.3       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:05:35  349271.0      0.03       2.3       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[30]/D
    0:05:35  349272.6      0.03       2.3       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[30]/D
    0:05:35  349275.6      0.03       2.2       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:05:35  349276.3      0.03       2.2       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[31]/D
    0:05:35  349278.7      0.03       2.2       0.0 path/path/path/genblk1.add_in_reg[31]/D
    0:05:35  349279.3      0.03       2.2       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:05:36  349280.9      0.03       2.2       0.0 path/genblk1[22].path/path/genblk1.add_in_reg[31]/D
    0:05:36  349282.7      0.03       2.2       0.0 path/path/path/genblk1.add_in_reg[31]/D
    0:05:36  349284.3      0.03       2.2       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[30]/D
    0:05:36  349286.5      0.03       2.2       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:05:36  349288.6      0.03       2.2       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:05:36  349294.7      0.03       2.1       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:05:36  349296.0      0.03       2.1       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[30]/D
    0:05:36  349298.4      0.03       2.1       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:05:36  349301.1      0.03       2.1       0.0 path/genblk1[26].path/path/genblk1.add_in_reg[31]/D
    0:05:36  349301.1      0.03       2.1       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:05:36  349303.7      0.03       2.1       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:05:36  349308.5      0.03       2.1       0.0 path/genblk1[24].path/path/genblk1.add_in_reg[31]/D
    0:05:36  349311.5      0.03       2.0       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[31]/D
    0:05:37  349312.8      0.03       2.0       0.0 path/genblk1[24].path/path/genblk1.add_in_reg[31]/D
    0:05:37  349312.8      0.03       2.0       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:05:37  349314.9      0.03       2.0       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:05:37  349319.4      0.03       2.0       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:05:37  349322.1      0.03       2.0       0.0 path/path/path/genblk1.add_in_reg[31]/D
    0:05:37  349323.7      0.03       2.0       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[30]/D
    0:05:37  349324.2      0.03       2.0       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[31]/D
    0:05:37  349325.0      0.03       2.0       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[30]/D
    0:05:37  349325.0      0.03       2.0       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[30]/D
    0:05:37  349327.2      0.03       2.0       0.0 path/genblk1[26].path/path/genblk1.add_in_reg[31]/D
    0:05:37  349329.0      0.03       2.0       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[30]/D
    0:05:37  349330.1      0.03       2.0       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:05:38  349330.1      0.03       2.0       0.0 path/path/path/genblk1.add_in_reg[31]/D
    0:05:38  349330.9      0.03       2.0       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:05:38  349332.5      0.03       2.0       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:05:38  349335.1      0.03       2.0       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[31]/D
    0:05:38  349336.5      0.03       2.0       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:05:38  349342.3      0.03       1.9       0.0 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:05:38  349344.4      0.03       1.9       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[31]/D
    0:05:38  349346.3      0.03       1.9       0.0 path/genblk1[28].path/path/genblk1.add_in_reg[31]/D
    0:05:38  349346.3      0.03       1.9       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[30]/D
    0:05:38  349347.9      0.03       1.9       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:05:38  349350.3      0.02       1.9       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[31]/D
    0:05:38  349351.1      0.02       1.9       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:05:38  349350.8      0.02       1.9       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:05:39  349353.0      0.02       1.9       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[31]/D
    0:05:39  349356.9      0.02       1.9       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:05:39  349360.4      0.02       1.9       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[31]/D
    0:05:39  349364.7      0.02       1.9       0.0 path/genblk1[24].path/path/genblk1.add_in_reg[31]/D
    0:05:39  349370.2      0.02       1.9       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[30]/D
    0:05:39  349373.4      0.02       1.9       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:05:39  349377.2      0.02       1.9       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:05:39  349381.2      0.02       1.8       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:05:39  349382.0      0.02       1.8       0.0 path/path/path/genblk1.add_in_reg[31]/D
    0:05:39  349384.6      0.02       1.8       0.0 path/genblk1[23].path/path/genblk1.add_in_reg[30]/D
    0:05:39  349388.9      0.02       1.8       0.0 path/genblk1[23].path/path/genblk1.add_in_reg[30]/D
    0:05:39  349391.5      0.02       1.8       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[30]/D
    0:05:39  349396.3      0.02       1.8       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:05:40  349398.7      0.02       1.8       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[31]/D
    0:05:40  349404.6      0.02       1.7       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[30]/D
    0:05:40  349405.9      0.02       1.7       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:05:40  349405.6      0.02       1.7       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[30]/D
    0:05:40  349406.4      0.02       1.7       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[31]/D
    0:05:40  349409.3      0.02       1.7       0.0 path/path/path/genblk1.add_in_reg[31]/D
    0:05:40  349410.7      0.02       1.7       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[30]/D
    0:05:40  349412.8      0.02       1.7       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:05:40  349412.3      0.02       1.7       0.0 path/genblk1[22].path/path/genblk1.add_in_reg[31]/D
    0:05:40  349417.9      0.02       1.7       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[30]/D
    0:05:41  349419.2      0.02       1.7       0.0 path/genblk1[26].path/path/genblk1.add_in_reg[31]/D
    0:05:41  349422.1      0.02       1.7       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[30]/D
    0:05:41  349423.7      0.02       1.7       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:05:41  349425.6      0.02       1.7       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[31]/D
    0:05:41  349427.7      0.02       1.7       0.0 path/genblk1[21].path/path/genblk1.add_in_reg[31]/D
    0:05:41  349432.2      0.02       1.7       0.0 path/genblk1[24].path/path/genblk1.add_in_reg[31]/D
    0:05:41  349433.0      0.02       1.7       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:05:41  349439.4      0.02       1.7       0.0 path/genblk1[25].path/path/genblk1.add_in_reg[31]/D
    0:05:41  349442.9      0.02       1.6       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:05:41  349447.7      0.02       1.6       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:05:41  349451.6      0.02       1.6       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:05:42  349451.6      0.02       1.6       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:05:42  349451.6      0.02       1.6       0.0 path/genblk1[25].path/path/genblk1.add_in_reg[31]/D
    0:05:42  349455.1      0.02       1.6       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:05:42  349458.8      0.02       1.6       0.0 path/genblk1[24].path/path/genblk1.add_in_reg[31]/D
    0:05:42  349461.0      0.02       1.6       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[30]/D
    0:05:42  349461.0      0.02       1.6       0.0 path/genblk1[21].path/path/genblk1.add_in_reg[31]/D
    0:05:42  349462.8      0.02       1.6       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[31]/D
    0:05:42  349465.7      0.02       1.6       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:05:42  349467.9      0.02       1.6       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[31]/D
    0:05:42  349471.9      0.02       1.5       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:05:42  349479.6      0.02       1.5       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[31]/D
    0:05:42  349484.6      0.02       1.5       0.0 path/genblk1[31].path/path/genblk1.add_in_reg[30]/D
    0:05:42  349486.5      0.02       1.5       0.0 path/genblk1[26].path/path/genblk1.add_in_reg[31]/D
    0:05:43  349491.5      0.02       1.5       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:05:43  349492.6      0.02       1.5       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:05:43  349497.4      0.02       1.5       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:05:43  349499.0      0.02       1.5       0.0 path/genblk1[25].path/path/genblk1.add_in_reg[31]/D
    0:05:43  349501.1      0.02       1.5       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:05:43  349502.7      0.02       1.5       0.0 path/genblk1[22].path/path/genblk1.add_in_reg[31]/D
    0:05:43  349505.4      0.02       1.5       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[31]/D
    0:05:43  349510.4      0.02       1.4       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[30]/D
    0:05:43  349510.7      0.02       1.4       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:05:43  349510.2      0.02       1.4       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:05:43  349510.2      0.02       1.4       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:05:43  349512.0      0.02       1.4       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[30]/D
    0:05:44  349513.1      0.02       1.4       0.0 path/path/path/genblk1.add_in_reg[31]/D
    0:05:44  349514.2      0.02       1.4       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[30]/D
    0:05:44  349514.2      0.02       1.4       0.0 path/genblk1[21].path/path/genblk1.add_in_reg[31]/D
    0:05:44  349515.0      0.02       1.4       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[30]/D
    0:05:44  349519.5      0.02       1.4       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:05:44  349521.1      0.02       1.4       0.0 path/path/path/genblk1.add_in_reg[31]/D
    0:05:44  349521.1      0.02       1.4       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[30]/D
    0:05:44  349521.1      0.02       1.4       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:05:44  349523.2      0.02       1.4       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[30]/D
    0:05:44  349524.8      0.02       1.4       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[30]/D
    0:05:44  349525.3      0.02       1.4       0.0 path/genblk1[23].path/path/genblk1.add_in_reg[31]/D
    0:05:44  349528.3      0.02       1.3       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:05:45  349534.4      0.02       1.3       0.0 path/genblk1[22].path/path/genblk1.add_in_reg[31]/D
    0:05:45  349535.2      0.02       1.3       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:05:45  349541.3      0.02       1.2       0.0 path/genblk1[24].path/path/genblk1.add_in_reg[31]/D
    0:05:45  349544.2      0.02       1.2       0.0 path/genblk1[27].path/path/genblk1.add_in_reg[31]/D
    0:05:45  349547.4      0.02       1.2       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[31]/D
    0:05:45  349548.7      0.02       1.2       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:05:45  349550.6      0.02       1.2       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:05:45  349555.6      0.02       1.2       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:05:45  349555.9      0.02       1.2       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[30]/D
    0:05:45  349555.9      0.02       1.2       0.0 path/genblk1[21].path/path/genblk1.add_in_reg[31]/D
    0:05:45  349558.3      0.02       1.2       0.0 path/genblk1[23].path/path/genblk1.add_in_reg[30]/D
    0:05:46  349559.1      0.02       1.2       0.0 path/path/path/genblk1.add_in_reg[31]/D
    0:05:46  349560.2      0.02       1.2       0.0 path/genblk1[23].path/path/genblk1.add_in_reg[30]/D
    0:05:46  349563.9      0.02       1.2       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[30]/D
    0:05:46  349565.0      0.02       1.2       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[31]/D
    0:05:46  349566.0      0.02       1.2       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:05:46  349570.8      0.02       1.2       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:05:46  349571.3      0.02       1.2       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:05:46  349576.4      0.02       1.2       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[30]/D
    0:05:46  349577.2      0.02       1.2       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[30]/D
    0:05:46  349579.3      0.02       1.2       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[30]/D
    0:05:46  349581.2      0.02       1.2       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:05:46  349581.2      0.02       1.2       0.0 path/genblk1[26].path/path/genblk1.add_in_reg[31]/D
    0:05:46  349583.3      0.02       1.2       0.0 path/genblk1[23].path/path/genblk1.add_in_reg[30]/D
    0:05:47  349583.3      0.02       1.2       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:05:47  349587.8      0.02       1.1       0.0 path/genblk1[21].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:05:47  349589.2      0.02       1.1       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:05:47  349590.0      0.02       1.1       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:05:47  349590.8      0.02       1.1       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[30]/D
    0:05:47  349591.3      0.02       1.1       0.0 path/genblk1[30].path/path/genblk1.add_in_reg[30]/D
    0:05:47  349593.4      0.02       1.1       0.0 path/genblk1[25].path/path/genblk1.add_in_reg[31]/D
    0:05:48  349594.2      0.02       1.1       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[30]/D
    0:05:48  349595.0      0.02       1.1       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[30]/D
    0:05:48  349594.8      0.02       1.1       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[30]/D
    0:05:48  349596.9      0.02       1.1       0.0 path/genblk1[28].path/path/genblk1.add_in_reg[31]/D
    0:05:48  349599.0      0.02       1.1       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[30]/D
    0:05:48  349602.7      0.02       1.1       0.0 path/genblk1[27].path/path/genblk1.add_in_reg[31]/D
    0:05:48  349608.6      0.02       1.1       0.0 path/genblk1[9].path/path/add_out_reg[31]/D
    0:05:48  349611.5      0.02       1.1       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[31]/D
    0:05:48  349615.8      0.02       1.1       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:05:48  349620.8      0.02       1.0       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[31]/D
    0:05:48  349624.8      0.02       1.0       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[30]/D
    0:05:48  349630.4      0.02       1.0       0.0 path/genblk1[29].path/path/genblk1.add_in_reg[31]/D
    0:05:49  349634.9      0.02       1.0       0.0 path/genblk1[24].path/path/genblk1.add_in_reg[31]/D
    0:05:49  349637.6      0.02       1.0       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:05:49  349642.1      0.02       1.0       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[30]/D
    0:05:49  349645.3      0.02       1.0       0.0 path/genblk1[25].path/path/genblk1.add_in_reg[31]/D
    0:05:49  349646.1      0.02       1.0       0.0 path/path/path/genblk1.add_in_reg[31]/D
    0:05:49  349648.5      0.02       1.0       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:05:49  349654.1      0.02       1.0       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[31]/D
    0:05:49  349660.2      0.02       0.9       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:05:49  349667.9      0.02       0.9       0.0 path/genblk1[23].path/path/genblk1.add_in_reg[30]/D
    0:05:49  349674.6      0.02       0.9       0.0 path/genblk1[26].path/path/genblk1.add_in_reg[31]/D
    0:05:49  349680.7      0.02       0.9       0.0 path/genblk1[22].path/path/genblk1.add_in_reg[31]/D
    0:05:49  349685.2      0.01       0.9       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[30]/D
    0:05:49  349690.2      0.01       0.9       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:05:49  349694.8      0.01       0.9       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:05:50  349698.5      0.01       0.9       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[31]/D
    0:05:50  349700.6      0.01       0.9       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[30]/D
    0:05:50  349703.5      0.01       0.9       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:05:50  349704.6      0.01       0.9       0.0 path/path/path/genblk1.add_in_reg[31]/D
    0:05:50  349706.7      0.01       0.9       0.0 path/genblk1[20].path/path/genblk1.add_in_reg[31]/D
    0:05:50  349708.6      0.01       0.9       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[31]/D
    0:05:50  349712.3      0.01       0.9       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:05:50  349716.6      0.01       0.9       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[30]/D
    0:05:50  349718.4      0.01       0.8       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[30]/D
    0:05:50  349723.2      0.01       0.8       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:05:50  349726.2      0.01       0.8       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[30]/D
    0:05:50  349732.0      0.01       0.8       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:05:50  349736.5      0.01       0.8       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:05:51  349744.2      0.01       0.8       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:05:51  349746.9      0.01       0.8       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:05:51  349750.4      0.01       0.8       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:05:51  349756.5      0.01       0.8       0.0 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:05:51  349762.3      0.01       0.8       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:05:51  349767.1      0.01       0.8       0.0 path/genblk1[27].path/path/genblk1.add_in_reg[31]/D
    0:05:51  349769.5      0.01       0.8       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[31]/D
    0:05:51  349776.2      0.01       0.8       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[31]/D
    0:05:51  349780.2      0.01       0.7       0.0 path/genblk1[27].path/path/genblk1.add_in_reg[31]/D
    0:05:51  349784.9      0.01       0.7       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[31]/D
    0:05:51  349787.1      0.01       0.7       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:05:51  349789.5      0.01       0.7       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:05:51  349791.9      0.01       0.7       0.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:05:51  349795.6      0.01       0.7       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:05:52  349795.6      0.01       0.7       0.0 path/genblk1[27].path/path/genblk1.add_in_reg[31]/D
    0:05:52  349798.5      0.01       0.7       0.0 path/path/path/genblk1.add_in_reg[31]/D
    0:05:53  349798.5      0.01       0.7       0.0                          
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'mvm_32_32_16_1' contains 2 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/reset': 1578 load(s), 1 driver(s)
     Net 'path/genblk1[1].path/genblk1.Vec_y_Mem/Incr/clk': 40713 load(s), 1 driver(s)
1
report_area
 
****************************************
Report : area
Design : mvm_32_32_16_1
Version: J-2014.09-SP5-2
Date   : Thu Dec  3 02:10:37 2015
****************************************

Information: Updating design information... (UID-85)
Warning: Design 'mvm_32_32_16_1' contains 2 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)

Number of ports:                           54
Number of nets:                            54
Number of cells:                            1
Number of combinational cells:              0
Number of sequential cells:                 0
Number of macros/black boxes:               0
Number of buf/inv:                          0
Number of references:                       1

Combinational area:             160920.690931
Buf/Inv area:                     8318.617966
Noncombinational area:          188877.815422
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (Wire load has zero net area)

Total cell area:                349798.506353
Total area:                 undefined
1
report_power
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -analysis_effort low
Design : mvm_32_32_16_1
Version: J-2014.09-SP5-2
Date   : Thu Dec  3 02:10:53 2015
****************************************


Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)


Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

Design        Wire Load Model            Library
------------------------------------------------
mvm_32_32_16_1         5K_hvratio_1_1    NangateOpenCellLibrary


Global Operating Voltage = 1.1  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ns
    Dynamic Power Units = 1uW    (derived from V,C,T units)
    Leakage Power Units = 1nW


  Cell Internal Power  = 124.2211 mW   (89%)
  Net Switching Power  =  15.3129 mW   (11%)
                         ---------
Total Dynamic Power    = 139.5340 mW  (100%)

Cell Leakage Power     =   7.2296 mW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register       1.1796e+05        1.5172e+03        3.2080e+06        1.2268e+05  (  83.59%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational  6.2600e+03        1.3794e+04        4.0216e+06        2.4076e+04  (  16.41%)
--------------------------------------------------------------------------------------------------
Total          1.2422e+05 uW     1.5311e+04 uW     7.2296e+06 nW     1.4676e+05 uW
1
report_timing
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : mvm_32_32_16_1
Version: J-2014.09-SP5-2
Date   : Thu Dec  3 02:10:53 2015
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: path/genblk1[3].path/Mat_a_Mem/Mem/data_out_tri_enable_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: path/genblk1[3].path/path/genblk1.add_in_reg[31]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_32_32_16_1     5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  path/genblk1[3].path/Mat_a_Mem/Mem/data_out_tri_enable_reg[4]/CK (DFF_X1)
                                                          0.00 #     0.00 r
  path/genblk1[3].path/Mat_a_Mem/Mem/data_out_tri_enable_reg[4]/Q (DFF_X1)
                                                          0.09       0.09 r
  path/genblk1[3].path/Mat_a_Mem/Mem/U10/Z (TBUF_X2)      0.13       0.21 f
  path/genblk1[3].path/Mat_a_Mem/Mem/data_out[4] (memory_b16_SIZE32_LOGSIZE5_58)
                                                          0.00       0.21 f
  path/genblk1[3].path/Mat_a_Mem/data_out[4] (seqMemory_b16_SIZE32_58)
                                                          0.00       0.21 f
  path/genblk1[3].path/path/in0[4] (mac_b16_g1_29)        0.00       0.21 f
  path/genblk1[3].path/path/mult_21/a[4] (mac_b16_g1_29_DW_mult_tc_1)
                                                          0.00       0.21 f
  path/genblk1[3].path/path/mult_21/U949/Z (XOR2_X1)      0.08       0.29 f
  path/genblk1[3].path/path/mult_21/U851/ZN (NAND2_X1)
                                                          0.04       0.33 r
  path/genblk1[3].path/path/mult_21/U725/Z (BUF_X2)       0.05       0.38 r
  path/genblk1[3].path/path/mult_21/U1340/ZN (OAI22_X1)
                                                          0.04       0.41 f
  path/genblk1[3].path/path/mult_21/U295/S (FA_X1)        0.14       0.55 f
  path/genblk1[3].path/path/mult_21/U899/ZN (NAND2_X1)
                                                          0.03       0.59 r
  path/genblk1[3].path/path/mult_21/U901/ZN (NAND3_X1)
                                                          0.04       0.63 f
  path/genblk1[3].path/path/mult_21/U285/S (FA_X1)        0.14       0.77 r
  path/genblk1[3].path/path/mult_21/U284/S (FA_X1)        0.12       0.89 f
  path/genblk1[3].path/path/mult_21/U848/ZN (NOR2_X1)     0.04       0.93 r
  path/genblk1[3].path/path/mult_21/U1218/ZN (OAI21_X1)
                                                          0.03       0.96 f
  path/genblk1[3].path/path/mult_21/U1163/ZN (AOI21_X1)
                                                          0.05       1.02 r
  path/genblk1[3].path/path/mult_21/U1327/ZN (OAI21_X1)
                                                          0.04       1.05 f
  path/genblk1[3].path/path/mult_21/U866/ZN (AOI21_X1)
                                                          0.04       1.09 r
  path/genblk1[3].path/path/mult_21/U1254/ZN (OAI21_X1)
                                                          0.03       1.13 f
  path/genblk1[3].path/path/mult_21/U1366/ZN (AOI21_X1)
                                                          0.05       1.17 r
  path/genblk1[3].path/path/mult_21/U1365/ZN (OAI21_X1)
                                                          0.04       1.21 f
  path/genblk1[3].path/path/mult_21/U1363/ZN (AOI21_X1)
                                                          0.04       1.25 r
  path/genblk1[3].path/path/mult_21/U1371/ZN (OAI21_X1)
                                                          0.04       1.29 f
  path/genblk1[3].path/path/mult_21/U914/ZN (NAND2_X1)
                                                          0.04       1.33 r
  path/genblk1[3].path/path/mult_21/U917/ZN (NAND3_X1)
                                                          0.04       1.37 f
  path/genblk1[3].path/path/mult_21/U925/ZN (NAND2_X1)
                                                          0.04       1.40 r
  path/genblk1[3].path/path/mult_21/U927/ZN (NAND3_X1)
                                                          0.04       1.44 f
  path/genblk1[3].path/path/mult_21/U932/ZN (NAND2_X1)
                                                          0.04       1.48 r
  path/genblk1[3].path/path/mult_21/U934/ZN (NAND3_X1)
                                                          0.04       1.52 f
  path/genblk1[3].path/path/mult_21/U939/ZN (NAND2_X1)
                                                          0.03       1.55 r
  path/genblk1[3].path/path/mult_21/U940/ZN (NAND3_X1)
                                                          0.04       1.59 f
  path/genblk1[3].path/path/mult_21/U742/ZN (NAND2_X1)
                                                          0.03       1.62 r
  path/genblk1[3].path/path/mult_21/U730/ZN (AND3_X1)     0.05       1.67 r
  path/genblk1[3].path/path/mult_21/product[31] (mac_b16_g1_29_DW_mult_tc_1)
                                                          0.00       1.67 r
  path/genblk1[3].path/path/genblk1.add_in_reg[31]/D (DFF_X1)
                                                          0.01       1.68 r
  data arrival time                                                  1.68

  clock clk (rise edge)                                   1.70       1.70
  clock network delay (ideal)                             0.00       1.70
  path/genblk1[3].path/path/genblk1.add_in_reg[31]/CK (DFF_X1)
                                                          0.00       1.70 r
  library setup time                                     -0.03       1.67
  data required time                                                 1.67
  --------------------------------------------------------------------------
  data required time                                                 1.67
  data arrival time                                                 -1.68
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.01


1
write -f verilog $TOP_MOD_NAME -output gates.v -hierarchy
Writing verilog file '/home/home5/lfolkerts/ese507/Project2/Project3/src/tmp/gates.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Verilog writer has added 31 nets to module multipath_k32_p32_b16_g1 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
1
quit

Thank you...
