`timescale 1ns / 1ps
//////////////////////////////////////////////////////////////////////////////////
// Company: 
// Engineer: 
// 
// Create Date: 2021/03/21 14:20:23
// Design Name: 
// Module Name: MEMTEST
// Project Name: 
// Target Devices: 
// Tool Versions: 
// Description: 
// 
// Dependencies: 
// 
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
// 
//////////////////////////////////////////////////////////////////////////////////
module  CPUTEST(input[31:0]PC_IF,               //IFé˜¶æ®µPCæŒ‡é’ˆä¿¡å·
                input[31:0]PC_ID,               //IDé˜¶æ®µPCæŒ‡é’ˆä¿¡å·
                input[31:0]PC_EXE,              //EXEé˜¶æ®µPCæŒ‡é’ˆä¿¡å·
                input[31:0]PC_MEM,              //MEMé˜¶æ®µPCæŒ‡é’ˆä¿¡å·
                input[31:0]PC_WB,               //WBé˜¶æ®µPCæŒ‡é’ˆä¿¡å·
                input[31:0]PC_next_IF,          //IFé˜¶æ®µnext PC
                input[31:0]PCJump,              //UJ/jalr/BæŒ‡ä»¤è®¡ç®—å‡ºçš„è·³è½¬PCæŒ‡é’ˆ
                input[31:0]inst_IF,             //IFé˜¶æ®µè¯»å‡ºæŒ‡ä»¤
                input[31:0]inst_ID,             //IDé˜¶æ®µæ‰§è¡ŒæŒ‡ä»¤
                input[31:0]inst_EXE,            //EXEé˜¶æ®µæ‰§è¡ŒæŒ‡ä»¤
                input[31:0]inst_MEM,            //MEMé˜¶æ®µæ‰§è¡ŒæŒ‡ä»¤
                input[31:0]inst_WB,             //WBé˜¶æ®µæ‰§è¡ŒæŒ‡ä»¤
                
                input[31:0]RS1DATA,             //rs1å¯„å­˜å™¨è¯»å‡ºæ•° (IDé˜¶æ®µ)
                input[31:0]RS2DATA,             //rs2å¯„å­˜å™¨è¯»å‡ºæ•° (IDé˜¶æ®µ)
                input[31:0]Imm32,               //ImmGenè®¡ç®—å‡ºçš„32ä½ç«‹å³æ•° (IDé˜¶æ®µ)
                input[31:0]Datai,               //å¤–éƒ¨è¾“å…¥CPUæ•°æ® (MEMé˜¶æ®µ)
                input[31:0]Datao,               //CPUè¾“å‡ºæ•°æ® (å¯¹åº”MEMé˜¶æ®µrs2å¯„å­˜å™¨è¾“å‡?)
                input[31:0]Addr,                //CPUè¾“å‡ºåœ°å€(å¯¹åº”MEMé˜¶æ®µçš„ALUè¿ç®—ç»“æœ)
                input[31:0]A,                   //ALU Aç«¯å£è¾“å…¥æ•°æ® (EXEé˜¶æ®µ)
                input[31:0]B,                   //ALU Bç«¯å£è¾“å…¥æ•°æ® (EXEé˜¶æ®µ)
                input[31:0]ALU_out,             //ALUè¿ç®—ç»“æœ (EXEé˜¶æ®µ)
                input[31:0]WDATA,               //å¯„å­˜å™¨å†™å…¥æ•°æ? (WBé˜¶æ®µ)
                input [2:0]ALUC,                //ALUæ“ä½œåŠŸèƒ½ç¼–ç  (EXEé˜¶æ®µ)
                input [1:0]DatatoReg,           //å¯„å­˜å™¨å†™é€šè·¯æ§åˆ¶ (WBé˜¶æ®µ)
                input [1:0]PCSource,            //ä¸‹ä¸€æ¡PCé€‰æ‹©ä¿¡å· (MEMé˜¶æ®µ)
                input [1:0]ImmSel,              //ç«‹å³æ•°ç”Ÿæˆé?šè·¯é€‰æ‹©ä¿¡å· (IDé˜¶æ®µ)
                input PCEN,                     //PCä½¿èƒ½ä¿¡å·
                input Branch,                   //è·³è½¬ä¿¡å· (MEMé˜¶æ®µ)
                input ALUSrc_A,                 //å¯„å­˜å™¨Aé€šé“æ§åˆ¶ (EXEé˜¶æ®µ)
                input ALUSrc_B,                 //å¯„å­˜å™¨Bé€šé“æ§åˆ¶ (EXEé˜¶æ®µ)
                input WR,                       //å­˜å‚¨å™¨å†™ä¿¡å· (MEMé˜¶æ®µ)
                input MIO,                      //å­˜å‚¨å™¨è¯»å†™ä¿¡å? (MEMé˜¶æ®µ)
                input RegWrite,                 //å¯„å­˜å™¨å†™ä¿¡å· (WBé˜¶æ®µ)
                input data_hazard,              //æ•°æ®å†²çªæ§åˆ¶ä¿¡å·
                input control_hazard,           //æ§åˆ¶å†²çªæ§åˆ¶ä¿¡å·
                input[4:0]Debug_addr,           //é‡‡æ ·æ—¶åºåœ°å€
                output reg [31:0] Test_signal   //é‡‡æ ·è¾“å‡ºæ•°æ®
                );

    always @* begin
        case (Debug_addr[4:0])
            0: Test_signal = PC_IF;
            1: Test_signal = inst_IF;
            2: Test_signal = RS1DATA;
            3: Test_signal = RS2DATA;

            4: Test_signal = PC_ID;      
            5: Test_signal = inst_ID;
            6: Test_signal = inst_ID[19:15];    // rs1 address
            7: Test_signal = inst_ID[24:20];    // rs2 address

            8: Test_signal = PC_EXE;      
            9: Test_signal = inst_EXE;    
            10: Test_signal = 32'hAA55AA55;
            11: Test_signal = PCJump;

            12: Test_signal = PC_MEM; 
            13: Test_signal = inst_MEM;   
            14: Test_signal = {15'h0, Branch, 7'h0, PCEN, 6'h0, PCSource};  
            15: Test_signal = {15'h0, data_hazard, 15'h0, control_hazard}; 

            16: Test_signal = PC_WB;      
            17: Test_signal = inst_WB;        
            18: Test_signal = {14'h0, ImmSel, 7'h0, ALUSrc_A, 7'h0, ALUSrc_B};
            19: Test_signal = PC_next_IF;
                           
            20: Test_signal = A;
            21: Test_signal = ALU_out;
            22: Test_signal = Addr;
            23: Test_signal = ALUC; 

            24: Test_signal = B;
            25: Test_signal = WDATA;
            26: Test_signal = Datai;
            27: Test_signal = {15'h0, WR, 15'h0, MIO};

            28: Test_signal = Imm32;
            29: Test_signal = inst_WB[11:7]; // rd address
            30: Test_signal = Datao;
            31: Test_signal = {15'h0, RegWrite, 14'h0, DatatoReg};
            
            default: Test_signal = 32'hAA55_AA55;
        endcase
    end
                          
endmodule