Info: Starting: Create testbench Platform Designer system
Info: /home/erick/Sync/UFBA/ENGG52-Lab_1/Projetos/Quartus/AcumuladorNIOS/SistemaEmbarcadoAcumulador/testbench/SistemaEmbarcadoAcumulador.ipx
Info: qsys-generate /home/erick/Sync/UFBA/ENGG52-Lab_1/Projetos/Quartus/AcumuladorNIOS/SistemaEmbarcadoAcumulador.qsys --testbench=STANDARD --output-directory=/home/erick/Sync/UFBA/ENGG52-Lab_1/Projetos/Quartus/AcumuladorNIOS --family="Cyclone IV E" --part=EP4CE115F29C7
Progress: Loading AcumuladorNIOS/SistemaEmbarcadoAcumulador.qsys
Progress: Reading input file
Progress: Adding Acumulador [Acumulador 1.0]
Progress: Parameterizing module Acumulador
Progress: Adding Clock [clock_source 18.1]
Progress: Parameterizing module Clock
Progress: Adding MedidorDeClock [MedidorDeClock 1.0]
Progress: Parameterizing module MedidorDeClock
Progress: Adding MemoriaDeDados [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module MemoriaDeDados
Progress: Adding MemoriaDePrograma [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module MemoriaDePrograma
Progress: Adding Processador [altera_nios2_gen2 18.1]
Progress: Parameterizing module Processador
Progress: Adding jtag_UART [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module jtag_UART
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: SistemaEmbarcadoAcumulador.jtag_UART: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: qsys-generate succeeded.
Info: Loading IP catalog for testbench.
Progress: 
Progress: 
Progress: 
Progress: (2) searching /home/erick/intelFPGA_lite/18.1/quartus/sopc_builder/bin/root_components.ipx (ipx file)
Info: Reading index /home/erick/intelFPGA_lite/18.1/quartus/sopc_builder/bin/root_components.ipx
Info: /home/erick/intelFPGA_lite/18.1/quartus/sopc_builder/bin/root_components.ipx: Loading now from components.ipx
Info: Reading index /home/erick/intelFPGA_lite/18.1/quartus/sopc_builder/bin/ip_component_categories.ipx
Info: /home/erick/intelFPGA_lite/18.1/quartus/sopc_builder/bin/ip_component_categories.ipx described 0 plugins, 0 paths, in 0.01 seconds
Info: /home/erick/intelFPGA_lite/18.1/quartus/sopc_builder/bin/ip_component_categories.ipx matched 1 files in 0.01 seconds
Info: /home/erick/Sync/UFBA/ENGG52-Lab_1/Projetos/Quartus/AcumuladorNIOS/SistemaEmbarcadoAcumulador/testbench/ip/**/* matched 0 files in 0.00 seconds
Info: Reading index /home/erick/Sync/UFBA/ENGG52-Lab_1/Projetos/Quartus/AcumuladorNIOS/SistemaEmbarcadoAcumulador/testbench/SistemaEmbarcadoAcumulador.ipx
Progress: Loading AcumuladorNIOS/MedidorDeClock_hw.tcl
Progress: Loading AcumuladorNIOS/SistemaEmbarcadoAcumulador.qsys
Progress: Loading AcumuladorNIOS/Acumulador_hw.tcl
Info: /home/erick/Sync/UFBA/ENGG52-Lab_1/Projetos/Quartus/AcumuladorNIOS/* matched 23 files in 0.11 seconds
Info: /home/erick/Sync/UFBA/ENGG52-Lab_1/Projetos/Quartus/AcumuladorNIOS/ip/**/* matched 0 files in 0.00 seconds
Info: /home/erick/Sync/UFBA/ENGG52-Lab_1/Projetos/Quartus/AcumuladorNIOS/*/* matched 26 files in 0.00 seconds
Info: /home/erick/Sync/UFBA/ENGG52-Lab_1/Projetos/Quartus/AcumuladorNIOS/SistemaEmbarcadoAcumulador/testbench/SistemaEmbarcadoAcumulador.ipx described 0 plugins, 3 paths, in 0.12 seconds
Info: /home/erick/Sync/UFBA/ENGG52-Lab_1/Projetos/Quartus/AcumuladorNIOS/SistemaEmbarcadoAcumulador/testbench/* matched 4 files in 0.12 seconds
Info: /home/erick/Sync/UFBA/ENGG52-Lab_1/Projetos/Quartus/AcumuladorNIOS/SistemaEmbarcadoAcumulador/testbench/*/* matched 0 files in 0.00 seconds
Info: /home/erick/.altera.quartus/ip/18.1/**/* matched 0 files in 0.00 seconds
Info: /home/erick/intelFPGA_lite/18.1/quartus/sopc_builder/bin/$$QUARTUS_IP_PROJECTDIR/* matched 0 files in 0.00 seconds
Info: /home/erick/intelFPGA_lite/18.1/quartus/sopc_builder/bin/$$QUARTUS_IP_USERDIR/* matched 0 files in 0.00 seconds
Info: /home/erick/intelFPGA_lite/18.1/quartus/sopc_builder/bin/$$QUARTUS_IP_GLOBALDIR/* matched 0 files in 0.00 seconds
Info: Reading index /home/erick/intelFPGA_lite/18.1/ip/altera/altera_components.ipx
Info: /home/erick/intelFPGA_lite/18.1/ip/altera/altera_components.ipx described 2035 plugins, 0 paths, in 0.39 seconds
Info: /home/erick/intelFPGA_lite/18.1/ip/**/* matched 139 files in 0.40 seconds
Info: /home/erick/intelFPGA_lite/ip/**/* matched 0 files in 0.00 seconds
Info: Reading index /home/erick/intelFPGA_lite/18.1/quartus/sopc_builder/builtin.ipx
Info: /home/erick/intelFPGA_lite/18.1/quartus/sopc_builder/builtin.ipx described 83 plugins, 0 paths, in 0.01 seconds
Info: /home/erick/intelFPGA_lite/18.1/quartus/sopc_builder/**/* matched 9 files in 0.01 seconds
Info: Reading index /home/erick/intelFPGA_lite/18.1/quartus/common/librarian/factories/index.ipx
Info: /home/erick/intelFPGA_lite/18.1/quartus/common/librarian/factories/index.ipx described 151 plugins, 0 paths, in 0.02 seconds
Info: /home/erick/intelFPGA_lite/18.1/quartus/common/librarian/factories/**/* matched 4 files in 0.02 seconds
Info: /home/erick/intelFPGA_lite/18.1/quartus/sopc_builder/bin/$IP_IPX_PATH matched 1 files in 0.00 seconds
Info: /home/erick/intelFPGA_lite/18.1/quartus/sopc_builder/bin/root_components.ipx described 0 plugins, 13 paths, in 0.58 seconds
Info: /home/erick/intelFPGA_lite/18.1/quartus/sopc_builder/bin/root_components.ipx matched 1 files in 0.58 seconds
Progress: 
Progress: 
Progress: 
Info: Running script /home/erick/intelFPGA_lite/18.1/quartus/sopc_builder/bin/tbgen.tcl
Info: send_message Info TB_Gen: QSYS Testbench Generator Rev: $Revision: #1 $
Info: TB_Gen: QSYS Testbench Generator Rev: $Revision: #1 $
Info: get_module_property NAME
Info: send_message Info TB_Gen: System design is: SistemaEmbarcadoAcumulador
Info: TB_Gen: System design is: SistemaEmbarcadoAcumulador
Info: get_interfaces 
Info: get_connections 
Info: get_interface_property acumulador_conduit EXPORT_OF
Info: get_instance_property Acumulador CLASS_NAME
Info: get_instance_assignment Acumulador testbench.partner.map.conduit
Info: get_interface_property clk EXPORT_OF
Info: get_instance_property Clock CLASS_NAME
Info: get_instance_assignment Clock testbench.partner.map.clk_in
Info: get_interface_property medidordeclock_conduit EXPORT_OF
Info: get_instance_property MedidorDeClock CLASS_NAME
Info: get_instance_assignment MedidorDeClock testbench.partner.map.conduit
Info: get_interface_property reset EXPORT_OF
Info: get_instance_property Clock CLASS_NAME
Info: get_instance_assignment Clock testbench.partner.map.clk_in_reset
Info: send_message Info TB_Gen: Creating testbench system : SistemaEmbarcadoAcumulador_tb with all standard BFMs
Info: TB_Gen: Creating testbench system : SistemaEmbarcadoAcumulador_tb with all standard BFMs
Info: create_system SistemaEmbarcadoAcumulador_tb
Info: add_instance SistemaEmbarcadoAcumulador_inst SistemaEmbarcadoAcumulador 
Info: set_use_testbench_naming_pattern true SistemaEmbarcadoAcumulador
Info: get_instance_interfaces SistemaEmbarcadoAcumulador_inst
Info: get_instance_interface_property SistemaEmbarcadoAcumulador_inst acumulador_conduit CLASS_NAME
Info: get_instance_interface_property SistemaEmbarcadoAcumulador_inst clk CLASS_NAME
Info: get_instance_interface_property SistemaEmbarcadoAcumulador_inst medidordeclock_conduit CLASS_NAME
Info: get_instance_interface_property SistemaEmbarcadoAcumulador_inst reset CLASS_NAME
Info: get_instance_interface_property SistemaEmbarcadoAcumulador_inst clk CLASS_NAME
Info: send_message Info TB_Gen: clock_sink found: clk
Info: TB_Gen: clock_sink found: clk
Info: get_instance_interface_property SistemaEmbarcadoAcumulador_inst clk CLASS_NAME
Info: add_instance SistemaEmbarcadoAcumulador_inst_clk_bfm altera_avalon_clock_source 
Info: get_instance_property SistemaEmbarcadoAcumulador_inst_clk_bfm CLASS_NAME
Info: get_instance_interface_parameter_value SistemaEmbarcadoAcumulador_inst clk clockRate
Info: set_instance_parameter_value SistemaEmbarcadoAcumulador_inst_clk_bfm CLOCK_RATE 50000000.0
Info: set_instance_parameter_value SistemaEmbarcadoAcumulador_inst_clk_bfm CLOCK_UNIT 1
Info: get_instance_property SistemaEmbarcadoAcumulador_inst_clk_bfm CLASS_NAME
Info: get_instance_interface_property SistemaEmbarcadoAcumulador_inst clk CLASS_NAME
Info: get_instance_interfaces SistemaEmbarcadoAcumulador_inst_clk_bfm
Info: get_instance_interface_property SistemaEmbarcadoAcumulador_inst_clk_bfm clk CLASS_NAME
Info: add_connection SistemaEmbarcadoAcumulador_inst_clk_bfm.clk SistemaEmbarcadoAcumulador_inst.clk
Info: get_instance_interface_property SistemaEmbarcadoAcumulador_inst reset CLASS_NAME
Info: send_message Info TB_Gen: reset_sink found: reset
Info: TB_Gen: reset_sink found: reset
Info: get_instance_interface_property SistemaEmbarcadoAcumulador_inst reset CLASS_NAME
Info: add_instance SistemaEmbarcadoAcumulador_inst_reset_bfm altera_avalon_reset_source 
Info: get_instance_property SistemaEmbarcadoAcumulador_inst_reset_bfm CLASS_NAME
Info: get_instance_interface_ports SistemaEmbarcadoAcumulador_inst reset
Info: get_instance_interface_port_property SistemaEmbarcadoAcumulador_inst reset reset_reset_n ROLE
Info: get_instance_interface_port_property SistemaEmbarcadoAcumulador_inst reset reset_reset_n ROLE
Info: set_instance_parameter_value SistemaEmbarcadoAcumulador_inst_reset_bfm ASSERT_HIGH_RESET 0
Info: set_instance_parameter_value SistemaEmbarcadoAcumulador_inst_reset_bfm INITIAL_RESET_CYCLES 50
Info: get_instance_property SistemaEmbarcadoAcumulador_inst_reset_bfm CLASS_NAME
Info: get_instance_interfaces SistemaEmbarcadoAcumulador_inst_reset_bfm
Info: get_instance_interface_property SistemaEmbarcadoAcumulador_inst_reset_bfm clk CLASS_NAME
Info: get_instance_interface_property SistemaEmbarcadoAcumulador_inst_reset_bfm reset CLASS_NAME
Info: get_instance_property SistemaEmbarcadoAcumulador_inst_reset_bfm CLASS_NAME
Info: get_instance_interface_parameter_value SistemaEmbarcadoAcumulador_inst reset associatedClock
Info: get_instance_interfaces SistemaEmbarcadoAcumulador_inst_clk_bfm
Info: get_instance_interface_property SistemaEmbarcadoAcumulador_inst_clk_bfm clk CLASS_NAME
Info: send_message Warning TB_Gen: SistemaEmbarcadoAcumulador_inst_reset_bfm is not associated to any clock; connecting SistemaEmbarcadoAcumulador_inst_reset_bfm to 'SistemaEmbarcadoAcumulador_inst_clk_bfm.clk'
Warning: TB_Gen: SistemaEmbarcadoAcumulador_inst_reset_bfm is not associated to any clock; connecting SistemaEmbarcadoAcumulador_inst_reset_bfm to 'SistemaEmbarcadoAcumulador_inst_clk_bfm.clk'
Info: add_connection SistemaEmbarcadoAcumulador_inst_clk_bfm.clk SistemaEmbarcadoAcumulador_inst_reset_bfm.clk
Info: get_instance_interface_property SistemaEmbarcadoAcumulador_inst reset CLASS_NAME
Info: get_instance_interfaces SistemaEmbarcadoAcumulador_inst_reset_bfm
Info: get_instance_interface_property SistemaEmbarcadoAcumulador_inst_reset_bfm clk CLASS_NAME
Info: get_instance_interface_property SistemaEmbarcadoAcumulador_inst_reset_bfm reset CLASS_NAME
Info: add_connection SistemaEmbarcadoAcumulador_inst_reset_bfm.reset SistemaEmbarcadoAcumulador_inst.reset
Info: get_instance_interface_property SistemaEmbarcadoAcumulador_inst acumulador_conduit CLASS_NAME
Info: send_message Info TB_Gen: conduit_end found: acumulador_conduit
Info: TB_Gen: conduit_end found: acumulador_conduit
Info: get_instance_interface_property SistemaEmbarcadoAcumulador_inst acumulador_conduit CLASS_NAME
Info: add_instance SistemaEmbarcadoAcumulador_inst_acumulador_conduit_bfm altera_conduit_bfm 
Info: get_instance_property SistemaEmbarcadoAcumulador_inst_acumulador_conduit_bfm CLASS_NAME
Info: get_instance_interface_parameter_value SistemaEmbarcadoAcumulador_inst acumulador_conduit associatedClock
Info: get_instance_interface_parameter_value SistemaEmbarcadoAcumulador_inst acumulador_conduit associatedReset
Info: get_instance_interface_ports SistemaEmbarcadoAcumulador_inst acumulador_conduit
Info: get_instance_interface_port_property SistemaEmbarcadoAcumulador_inst acumulador_conduit acumulador_conduit_readdata ROLE
Info: get_instance_interface_port_property SistemaEmbarcadoAcumulador_inst acumulador_conduit acumulador_conduit_readdata WIDTH
Info: get_instance_interface_port_property SistemaEmbarcadoAcumulador_inst acumulador_conduit acumulador_conduit_readdata DIRECTION
Info: set_instance_parameter_value SistemaEmbarcadoAcumulador_inst_acumulador_conduit_bfm CLOCKED_SIGNAL 1
Info: set_instance_parameter_value SistemaEmbarcadoAcumulador_inst_acumulador_conduit_bfm ENABLE_RESET 1
Info: set_instance_parameter_value SistemaEmbarcadoAcumulador_inst_acumulador_conduit_bfm SIGNAL_ROLES readdata
Info: set_instance_parameter_value SistemaEmbarcadoAcumulador_inst_acumulador_conduit_bfm SIGNAL_WIDTHS 32
Info: set_instance_parameter_value SistemaEmbarcadoAcumulador_inst_acumulador_conduit_bfm SIGNAL_DIRECTIONS input
Info: get_instance_property SistemaEmbarcadoAcumulador_inst_acumulador_conduit_bfm CLASS_NAME
Info: get_instance_interfaces SistemaEmbarcadoAcumulador_inst_acumulador_conduit_bfm
Info: get_instance_interface_property SistemaEmbarcadoAcumulador_inst_acumulador_conduit_bfm clk CLASS_NAME
Info: get_instance_interface_property SistemaEmbarcadoAcumulador_inst_acumulador_conduit_bfm conduit CLASS_NAME
Info: get_instance_interface_property SistemaEmbarcadoAcumulador_inst_acumulador_conduit_bfm reset CLASS_NAME
Info: get_instance_property SistemaEmbarcadoAcumulador_inst_acumulador_conduit_bfm CLASS_NAME
Info: get_instance_interface_parameter_value SistemaEmbarcadoAcumulador_inst acumulador_conduit associatedClock
Info: get_instance_interface_property SistemaEmbarcadoAcumulador_inst clk CLASS_NAME
Info: get_instance_interfaces SistemaEmbarcadoAcumulador_inst_clk_bfm
Info: get_instance_interface_property SistemaEmbarcadoAcumulador_inst_clk_bfm clk CLASS_NAME
Info: add_connection SistemaEmbarcadoAcumulador_inst_clk_bfm.clk SistemaEmbarcadoAcumulador_inst_acumulador_conduit_bfm.clk
Info: get_instance_interfaces SistemaEmbarcadoAcumulador_inst_acumulador_conduit_bfm
Info: get_instance_interface_property SistemaEmbarcadoAcumulador_inst_acumulador_conduit_bfm clk CLASS_NAME
Info: get_instance_interface_property SistemaEmbarcadoAcumulador_inst_acumulador_conduit_bfm conduit CLASS_NAME
Info: get_instance_interface_property SistemaEmbarcadoAcumulador_inst_acumulador_conduit_bfm reset CLASS_NAME
Info: get_instance_property SistemaEmbarcadoAcumulador_inst_acumulador_conduit_bfm CLASS_NAME
Info: get_instance_interface_parameter_value SistemaEmbarcadoAcumulador_inst acumulador_conduit associatedReset
Info: get_instance_interface_property SistemaEmbarcadoAcumulador_inst reset CLASS_NAME
Info: get_instance_interfaces SistemaEmbarcadoAcumulador_inst_reset_bfm
Info: get_instance_interface_property SistemaEmbarcadoAcumulador_inst_reset_bfm clk CLASS_NAME
Info: get_instance_interface_property SistemaEmbarcadoAcumulador_inst_reset_bfm reset CLASS_NAME
Info: add_connection SistemaEmbarcadoAcumulador_inst_reset_bfm.reset SistemaEmbarcadoAcumulador_inst_acumulador_conduit_bfm.reset
Info: get_instance_interface_property SistemaEmbarcadoAcumulador_inst acumulador_conduit CLASS_NAME
Info: get_instance_interfaces SistemaEmbarcadoAcumulador_inst_acumulador_conduit_bfm
Info: get_instance_interface_property SistemaEmbarcadoAcumulador_inst_acumulador_conduit_bfm clk CLASS_NAME
Info: get_instance_interface_property SistemaEmbarcadoAcumulador_inst_acumulador_conduit_bfm conduit CLASS_NAME
Info: get_instance_interface_property SistemaEmbarcadoAcumulador_inst_acumulador_conduit_bfm reset CLASS_NAME
Info: add_connection SistemaEmbarcadoAcumulador_inst_acumulador_conduit_bfm.conduit SistemaEmbarcadoAcumulador_inst.acumulador_conduit
Info: get_instance_interface_property SistemaEmbarcadoAcumulador_inst medidordeclock_conduit CLASS_NAME
Info: send_message Info TB_Gen: conduit_end found: medidordeclock_conduit
Info: TB_Gen: conduit_end found: medidordeclock_conduit
Info: get_instance_interface_property SistemaEmbarcadoAcumulador_inst medidordeclock_conduit CLASS_NAME
Info: add_instance SistemaEmbarcadoAcumulador_inst_medidordeclock_conduit_bfm altera_conduit_bfm 
Info: get_instance_property SistemaEmbarcadoAcumulador_inst_medidordeclock_conduit_bfm CLASS_NAME
Info: get_instance_interface_parameter_value SistemaEmbarcadoAcumulador_inst medidordeclock_conduit associatedClock
Info: get_instance_interface_parameter_value SistemaEmbarcadoAcumulador_inst medidordeclock_conduit associatedReset
Info: get_instance_interface_ports SistemaEmbarcadoAcumulador_inst medidordeclock_conduit
Info: get_instance_interface_port_property SistemaEmbarcadoAcumulador_inst medidordeclock_conduit medidordeclock_conduit_readdata ROLE
Info: get_instance_interface_port_property SistemaEmbarcadoAcumulador_inst medidordeclock_conduit medidordeclock_conduit_readdata WIDTH
Info: get_instance_interface_port_property SistemaEmbarcadoAcumulador_inst medidordeclock_conduit medidordeclock_conduit_readdata DIRECTION
Info: set_instance_parameter_value SistemaEmbarcadoAcumulador_inst_medidordeclock_conduit_bfm CLOCKED_SIGNAL 1
Info: set_instance_parameter_value SistemaEmbarcadoAcumulador_inst_medidordeclock_conduit_bfm ENABLE_RESET 1
Info: set_instance_parameter_value SistemaEmbarcadoAcumulador_inst_medidordeclock_conduit_bfm SIGNAL_ROLES readdata
Info: set_instance_parameter_value SistemaEmbarcadoAcumulador_inst_medidordeclock_conduit_bfm SIGNAL_WIDTHS 32
Info: set_instance_parameter_value SistemaEmbarcadoAcumulador_inst_medidordeclock_conduit_bfm SIGNAL_DIRECTIONS input
Info: get_instance_property SistemaEmbarcadoAcumulador_inst_medidordeclock_conduit_bfm CLASS_NAME
Info: get_instance_interfaces SistemaEmbarcadoAcumulador_inst_medidordeclock_conduit_bfm
Info: get_instance_interface_property SistemaEmbarcadoAcumulador_inst_medidordeclock_conduit_bfm clk CLASS_NAME
Info: get_instance_interface_property SistemaEmbarcadoAcumulador_inst_medidordeclock_conduit_bfm conduit CLASS_NAME
Info: get_instance_interface_property SistemaEmbarcadoAcumulador_inst_medidordeclock_conduit_bfm reset CLASS_NAME
Info: get_instance_property SistemaEmbarcadoAcumulador_inst_medidordeclock_conduit_bfm CLASS_NAME
Info: get_instance_interface_parameter_value SistemaEmbarcadoAcumulador_inst medidordeclock_conduit associatedClock
Info: get_instance_interface_property SistemaEmbarcadoAcumulador_inst clk CLASS_NAME
Info: get_instance_interfaces SistemaEmbarcadoAcumulador_inst_clk_bfm
Info: get_instance_interface_property SistemaEmbarcadoAcumulador_inst_clk_bfm clk CLASS_NAME
Info: add_connection SistemaEmbarcadoAcumulador_inst_clk_bfm.clk SistemaEmbarcadoAcumulador_inst_medidordeclock_conduit_bfm.clk
Info: get_instance_interfaces SistemaEmbarcadoAcumulador_inst_medidordeclock_conduit_bfm
Info: get_instance_interface_property SistemaEmbarcadoAcumulador_inst_medidordeclock_conduit_bfm clk CLASS_NAME
Info: get_instance_interface_property SistemaEmbarcadoAcumulador_inst_medidordeclock_conduit_bfm conduit CLASS_NAME
Info: get_instance_interface_property SistemaEmbarcadoAcumulador_inst_medidordeclock_conduit_bfm reset CLASS_NAME
Info: get_instance_property SistemaEmbarcadoAcumulador_inst_medidordeclock_conduit_bfm CLASS_NAME
Info: get_instance_interface_parameter_value SistemaEmbarcadoAcumulador_inst medidordeclock_conduit associatedReset
Info: get_instance_interface_property SistemaEmbarcadoAcumulador_inst reset CLASS_NAME
Info: get_instance_interfaces SistemaEmbarcadoAcumulador_inst_reset_bfm
Info: get_instance_interface_property SistemaEmbarcadoAcumulador_inst_reset_bfm clk CLASS_NAME
Info: get_instance_interface_property SistemaEmbarcadoAcumulador_inst_reset_bfm reset CLASS_NAME
Info: add_connection SistemaEmbarcadoAcumulador_inst_reset_bfm.reset SistemaEmbarcadoAcumulador_inst_medidordeclock_conduit_bfm.reset
Info: get_instance_interface_property SistemaEmbarcadoAcumulador_inst medidordeclock_conduit CLASS_NAME
Info: get_instance_interfaces SistemaEmbarcadoAcumulador_inst_medidordeclock_conduit_bfm
Info: get_instance_interface_property SistemaEmbarcadoAcumulador_inst_medidordeclock_conduit_bfm clk CLASS_NAME
Info: get_instance_interface_property SistemaEmbarcadoAcumulador_inst_medidordeclock_conduit_bfm conduit CLASS_NAME
Info: get_instance_interface_property SistemaEmbarcadoAcumulador_inst_medidordeclock_conduit_bfm reset CLASS_NAME
Info: add_connection SistemaEmbarcadoAcumulador_inst_medidordeclock_conduit_bfm.conduit SistemaEmbarcadoAcumulador_inst.medidordeclock_conduit
Info: send_message Info TB_Gen: Saving testbench system: SistemaEmbarcadoAcumulador_tb.qsys
Info: TB_Gen: Saving testbench system: SistemaEmbarcadoAcumulador_tb.qsys
Info: save_system SistemaEmbarcadoAcumulador_tb.qsys
Info: send_message Info TB_Gen: TBGEN SUCCESSFUL
Info: TB_Gen: TBGEN SUCCESSFUL
Info: Testbench system: /home/erick/Sync/UFBA/ENGG52-Lab_1/Projetos/Quartus/AcumuladorNIOS/SistemaEmbarcadoAcumulador/testbench/SistemaEmbarcadoAcumulador_tb.qsys
Info: Done
Info: qsys-generate /home/erick/Sync/UFBA/ENGG52-Lab_1/Projetos/Quartus/AcumuladorNIOS/SistemaEmbarcadoAcumulador.qsys --simulation=VERILOG --allow-mixed-language-simulation --testbench=STANDARD --testbench-simulation=VERILOG --allow-mixed-language-testbench-simulation --output-directory=/home/erick/Sync/UFBA/ENGG52-Lab_1/Projetos/Quartus/AcumuladorNIOS/SistemaEmbarcadoAcumulador/testbench/SistemaEmbarcadoAcumulador_tb/simulation --family="Cyclone IV E" --part=EP4CE115F29C7
Progress: Loading testbench/SistemaEmbarcadoAcumulador_tb.qsys
Progress: Reading input file
Progress: Adding SistemaEmbarcadoAcumulador_inst [SistemaEmbarcadoAcumulador 1.0]
Progress: Parameterizing module SistemaEmbarcadoAcumulador_inst
Progress: Adding SistemaEmbarcadoAcumulador_inst_acumulador_conduit_bfm [altera_conduit_bfm 18.1]
Progress: Parameterizing module SistemaEmbarcadoAcumulador_inst_acumulador_conduit_bfm
Progress: Adding SistemaEmbarcadoAcumulador_inst_clk_bfm [altera_avalon_clock_source 18.1]
Progress: Parameterizing module SistemaEmbarcadoAcumulador_inst_clk_bfm
Progress: Adding SistemaEmbarcadoAcumulador_inst_medidordeclock_conduit_bfm [altera_conduit_bfm 18.1]
Progress: Parameterizing module SistemaEmbarcadoAcumulador_inst_medidordeclock_conduit_bfm
Progress: Adding SistemaEmbarcadoAcumulador_inst_reset_bfm [altera_avalon_reset_source 18.1]
Progress: Parameterizing module SistemaEmbarcadoAcumulador_inst_reset_bfm
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: SistemaEmbarcadoAcumulador_tb.SistemaEmbarcadoAcumulador_inst.jtag_UART: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: SistemaEmbarcadoAcumulador_tb.SistemaEmbarcadoAcumulador_inst_clk_bfm: Elaborate: altera_clock_source
Info: SistemaEmbarcadoAcumulador_tb.SistemaEmbarcadoAcumulador_inst_clk_bfm:            $Revision: #1 $
Info: SistemaEmbarcadoAcumulador_tb.SistemaEmbarcadoAcumulador_inst_clk_bfm:            $Date: 2018/07/18 $
Info: SistemaEmbarcadoAcumulador_tb.SistemaEmbarcadoAcumulador_inst_reset_bfm: Elaborate: altera_reset_source
Info: SistemaEmbarcadoAcumulador_tb.SistemaEmbarcadoAcumulador_inst_reset_bfm:            $Revision: #1 $
Info: SistemaEmbarcadoAcumulador_tb.SistemaEmbarcadoAcumulador_inst_reset_bfm:            $Date: 2018/07/18 $
Info: SistemaEmbarcadoAcumulador_tb.SistemaEmbarcadoAcumulador_inst_reset_bfm: Reset is negatively asserted.
Info: SistemaEmbarcadoAcumulador_tb: Generating SistemaEmbarcadoAcumulador_tb "SistemaEmbarcadoAcumulador_tb" for SIM_VERILOG
Info: SistemaEmbarcadoAcumulador_inst: "SistemaEmbarcadoAcumulador_tb" instantiated SistemaEmbarcadoAcumulador "SistemaEmbarcadoAcumulador_inst"
Info: SistemaEmbarcadoAcumulador_inst_acumulador_conduit_bfm: "SistemaEmbarcadoAcumulador_tb" instantiated altera_conduit_bfm "SistemaEmbarcadoAcumulador_inst_acumulador_conduit_bfm"
Info: SistemaEmbarcadoAcumulador_inst_clk_bfm: "SistemaEmbarcadoAcumulador_tb" instantiated altera_avalon_clock_source "SistemaEmbarcadoAcumulador_inst_clk_bfm"
Info: Reusing file /home/erick/Sync/UFBA/ENGG52-Lab_1/Projetos/Quartus/AcumuladorNIOS/SistemaEmbarcadoAcumulador/testbench/SistemaEmbarcadoAcumulador_tb/simulation/submodules/verbosity_pkg.sv
Info: SistemaEmbarcadoAcumulador_inst_reset_bfm: "SistemaEmbarcadoAcumulador_tb" instantiated altera_avalon_reset_source "SistemaEmbarcadoAcumulador_inst_reset_bfm"
Info: Reusing file /home/erick/Sync/UFBA/ENGG52-Lab_1/Projetos/Quartus/AcumuladorNIOS/SistemaEmbarcadoAcumulador/testbench/SistemaEmbarcadoAcumulador_tb/simulation/submodules/verbosity_pkg.sv
Info: Acumulador: "SistemaEmbarcadoAcumulador_inst" instantiated Acumulador "Acumulador"
Info: MedidorDeClock: "SistemaEmbarcadoAcumulador_inst" instantiated MedidorDeClock "MedidorDeClock"
Info: MemoriaDeDados: Starting RTL generation for module 'SistemaEmbarcadoAcumulador_MemoriaDeDados'
Info: MemoriaDeDados:   Generation command is [exec /home/erick/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /home/erick/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /home/erick/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/erick/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/erick/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/erick/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/erick/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /home/erick/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=SistemaEmbarcadoAcumulador_MemoriaDeDados --dir=/tmp/alt9468_3324806198163550369.dir/0009_MemoriaDeDados_gen/ --quartus_dir=/home/erick/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt9468_3324806198163550369.dir/0009_MemoriaDeDados_gen//SistemaEmbarcadoAcumulador_MemoriaDeDados_component_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt9468_3324806198163550369.dir/0009_MemoriaDeDados_gen/  ]
Info: MemoriaDeDados: Done RTL generation for module 'SistemaEmbarcadoAcumulador_MemoriaDeDados'
Info: MemoriaDeDados: "SistemaEmbarcadoAcumulador_inst" instantiated altera_avalon_onchip_memory2 "MemoriaDeDados"
Info: MemoriaDePrograma: Starting RTL generation for module 'SistemaEmbarcadoAcumulador_MemoriaDePrograma'
Info: MemoriaDePrograma:   Generation command is [exec /home/erick/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /home/erick/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /home/erick/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/erick/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/erick/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/erick/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/erick/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /home/erick/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=SistemaEmbarcadoAcumulador_MemoriaDePrograma --dir=/tmp/alt9468_3324806198163550369.dir/0010_MemoriaDePrograma_gen/ --quartus_dir=/home/erick/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt9468_3324806198163550369.dir/0010_MemoriaDePrograma_gen//SistemaEmbarcadoAcumulador_MemoriaDePrograma_component_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt9468_3324806198163550369.dir/0010_MemoriaDePrograma_gen/  ]
Info: MemoriaDePrograma: Done RTL generation for module 'SistemaEmbarcadoAcumulador_MemoriaDePrograma'
Info: MemoriaDePrograma: "SistemaEmbarcadoAcumulador_inst" instantiated altera_avalon_onchip_memory2 "MemoriaDePrograma"
Info: Processador: "SistemaEmbarcadoAcumulador_inst" instantiated altera_nios2_gen2 "Processador"
Info: jtag_UART: Starting RTL generation for module 'SistemaEmbarcadoAcumulador_jtag_UART'
Info: jtag_UART:   Generation command is [exec /home/erick/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /home/erick/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /home/erick/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/erick/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/erick/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/erick/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/erick/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /home/erick/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=SistemaEmbarcadoAcumulador_jtag_UART --dir=/tmp/alt9468_3324806198163550369.dir/0011_jtag_UART_gen/ --quartus_dir=/home/erick/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt9468_3324806198163550369.dir/0011_jtag_UART_gen//SistemaEmbarcadoAcumulador_jtag_UART_component_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt9468_3324806198163550369.dir/0011_jtag_UART_gen/  ]
Info: jtag_UART: Done RTL generation for module 'SistemaEmbarcadoAcumulador_jtag_UART'
Info: jtag_UART: "SistemaEmbarcadoAcumulador_inst" instantiated altera_avalon_jtag_uart "jtag_UART"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "SistemaEmbarcadoAcumulador_inst" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "SistemaEmbarcadoAcumulador_inst" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "SistemaEmbarcadoAcumulador_inst" instantiated altera_reset_controller "rst_controller"
Info: cpu: Starting RTL generation for module 'SistemaEmbarcadoAcumulador_Processador_cpu'
Info: cpu:   Generation command is [exec /home/erick/intelFPGA_lite/18.1/quartus/linux64//eperlcmd -I /home/erick/intelFPGA_lite/18.1/quartus/linux64//perl/lib -I /home/erick/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/erick/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/erick/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/erick/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I /home/erick/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I /home/erick/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I /home/erick/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- /home/erick/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=SistemaEmbarcadoAcumulador_Processador_cpu --dir=/tmp/alt9468_3324806198163550369.dir/0014_cpu_gen/ --quartus_bindir=/home/erick/intelFPGA_lite/18.1/quartus/linux64/ --verilog --config=/tmp/alt9468_3324806198163550369.dir/0014_cpu_gen//SistemaEmbarcadoAcumulador_Processador_cpu_processor_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt9468_3324806198163550369.dir/0014_cpu_gen/  ]
Info: cpu: # 2023.04.21 20:51:39 (*) Starting Nios II generation
Info: cpu: # 2023.04.21 20:51:39 (*)   Checking for plaintext license.
Info: cpu: # 2023.04.21 20:51:41 (*)   Couldn't query license setup in Quartus directory /home/erick/intelFPGA_lite/18.1/quartus/linux64/
Info: cpu: # 2023.04.21 20:51:41 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2023.04.21 20:51:41 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2023.04.21 20:51:41 (*)   Plaintext license not found.
Info: cpu: # 2023.04.21 20:51:41 (*)   No license required to generate encrypted Nios II/e.
Info: cpu: # 2023.04.21 20:51:41 (*)   Elaborating CPU configuration settings
Info: cpu: # 2023.04.21 20:51:41 (*)   Creating all objects for CPU
Info: cpu: # 2023.04.21 20:51:43 (*)   Creating '/tmp/alt9468_3324806198163550369.dir/0014_cpu_gen//SistemaEmbarcadoAcumulador_Processador_cpu_nios2_waves.do'
Info: cpu: # 2023.04.21 20:51:43 (*)   Generating RTL from CPU objects
Info: cpu: # 2023.04.21 20:51:43 (*)   Creating plain-text RTL
Info: cpu: # 2023.04.21 20:51:45 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'SistemaEmbarcadoAcumulador_Processador_cpu'
Info: cpu: "Processador" instantiated altera_nios2_gen2_unit "cpu"
Info: Processador_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "Processador_data_master_translator"
Info: MedidorDeClock_Escrita_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "MedidorDeClock_Escrita_translator"
Info: Processador_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "Processador_data_master_agent"
Info: MedidorDeClock_Escrita_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "MedidorDeClock_Escrita_agent"
Info: MedidorDeClock_Escrita_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "MedidorDeClock_Escrita_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_006: "mm_interconnect_0" instantiated altera_merlin_router "router_006"
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_004: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_004"
Info: Reusing file /home/erick/Sync/UFBA/ENGG52-Lab_1/Projetos/Quartus/AcumuladorNIOS/SistemaEmbarcadoAcumulador/testbench/SistemaEmbarcadoAcumulador_tb/simulation/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file /home/erick/Sync/UFBA/ENGG52-Lab_1/Projetos/Quartus/AcumuladorNIOS/SistemaEmbarcadoAcumulador/testbench/SistemaEmbarcadoAcumulador_tb/simulation/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file /home/erick/Sync/UFBA/ENGG52-Lab_1/Projetos/Quartus/AcumuladorNIOS/SistemaEmbarcadoAcumulador/testbench/SistemaEmbarcadoAcumulador_tb/simulation/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: SistemaEmbarcadoAcumulador_tb: Done "SistemaEmbarcadoAcumulador_tb" with 33 modules, 56 files
Info: qsys-generate succeeded.
Info: sim-script-gen --spd=/home/erick/Sync/UFBA/ENGG52-Lab_1/Projetos/Quartus/AcumuladorNIOS/SistemaEmbarcadoAcumulador_tb.spd --output-directory=/home/erick/Sync/UFBA/ENGG52-Lab_1/Projetos/Quartus/AcumuladorNIOS/SistemaEmbarcadoAcumulador/testbench/ --use-relative-paths=true
Info: Doing: ip-make-simscript --spd=/home/erick/Sync/UFBA/ENGG52-Lab_1/Projetos/Quartus/AcumuladorNIOS/SistemaEmbarcadoAcumulador_tb.spd --output-directory=/home/erick/Sync/UFBA/ENGG52-Lab_1/Projetos/Quartus/AcumuladorNIOS/SistemaEmbarcadoAcumulador/testbench/ --use-relative-paths=true
Info: Generating the following file(s) for MODELSIM simulator in /home/erick/Sync/UFBA/ENGG52-Lab_1/Projetos/Quartus/AcumuladorNIOS/SistemaEmbarcadoAcumulador/testbench/ directory:
Info: 	mentor/msim_setup.tcl
Info: Generating the following file(s) for VCS simulator in /home/erick/Sync/UFBA/ENGG52-Lab_1/Projetos/Quartus/AcumuladorNIOS/SistemaEmbarcadoAcumulador/testbench/ directory:
Info: 	synopsys/vcs/vcs_setup.sh
Info: Generating the following file(s) for VCSMX simulator in /home/erick/Sync/UFBA/ENGG52-Lab_1/Projetos/Quartus/AcumuladorNIOS/SistemaEmbarcadoAcumulador/testbench/ directory:
Info: 	synopsys/vcsmx/synopsys_sim.setup
Info: 	synopsys/vcsmx/vcsmx_setup.sh
Info: Generating the following file(s) for NCSIM simulator in /home/erick/Sync/UFBA/ENGG52-Lab_1/Projetos/Quartus/AcumuladorNIOS/SistemaEmbarcadoAcumulador/testbench/ directory:
Info: 	cadence/cds.lib
Info: 	cadence/hdl.var
Info: 	cadence/ncsim_setup.sh
Info: 	33 .cds.lib files in cadence/cds_libs/ directory
Info: Generating the following file(s) for RIVIERA simulator in /home/erick/Sync/UFBA/ENGG52-Lab_1/Projetos/Quartus/AcumuladorNIOS/SistemaEmbarcadoAcumulador/testbench/ directory:
Info: 	aldec/rivierapro_setup.tcl
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under /home/erick/Sync/UFBA/ENGG52-Lab_1/Projetos/Quartus/AcumuladorNIOS/SistemaEmbarcadoAcumulador/testbench/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: Finished: Create testbench Platform Designer system
