#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0xb88df0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0xb88f80 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0xb7a2d0 .functor NOT 1, L_0xbe5fb0, C4<0>, C4<0>, C4<0>;
L_0xbe5d90 .functor XOR 2, L_0xbe5c30, L_0xbe5cf0, C4<00>, C4<00>;
L_0xbe5ea0 .functor XOR 2, L_0xbe5d90, L_0xbe5e00, C4<00>, C4<00>;
v0xbdd830_0 .net *"_ivl_10", 1 0, L_0xbe5e00;  1 drivers
v0xbdd930_0 .net *"_ivl_12", 1 0, L_0xbe5ea0;  1 drivers
v0xbdda10_0 .net *"_ivl_2", 1 0, L_0xbe0b50;  1 drivers
v0xbddad0_0 .net *"_ivl_4", 1 0, L_0xbe5c30;  1 drivers
v0xbddbb0_0 .net *"_ivl_6", 1 0, L_0xbe5cf0;  1 drivers
v0xbddce0_0 .net *"_ivl_8", 1 0, L_0xbe5d90;  1 drivers
v0xbdddc0_0 .net "a", 0 0, v0xbd8410_0;  1 drivers
v0xbdde60_0 .net "b", 0 0, v0xbd84b0_0;  1 drivers
v0xbddf00_0 .net "c", 0 0, v0xbd8550_0;  1 drivers
v0xbddfa0_0 .var "clk", 0 0;
v0xbde040_0 .net "d", 0 0, v0xbd8690_0;  1 drivers
v0xbde0e0_0 .net "out_pos_dut", 0 0, L_0xbe5ab0;  1 drivers
v0xbde180_0 .net "out_pos_ref", 0 0, L_0xbdf6b0;  1 drivers
v0xbde220_0 .net "out_sop_dut", 0 0, L_0xbe2a30;  1 drivers
v0xbde2c0_0 .net "out_sop_ref", 0 0, L_0xbb2bc0;  1 drivers
v0xbde360_0 .var/2u "stats1", 223 0;
v0xbde400_0 .var/2u "strobe", 0 0;
v0xbde4a0_0 .net "tb_match", 0 0, L_0xbe5fb0;  1 drivers
v0xbde570_0 .net "tb_mismatch", 0 0, L_0xb7a2d0;  1 drivers
v0xbde610_0 .net "wavedrom_enable", 0 0, v0xbd8960_0;  1 drivers
v0xbde6e0_0 .net "wavedrom_title", 511 0, v0xbd8a00_0;  1 drivers
L_0xbe0b50 .concat [ 1 1 0 0], L_0xbdf6b0, L_0xbb2bc0;
L_0xbe5c30 .concat [ 1 1 0 0], L_0xbdf6b0, L_0xbb2bc0;
L_0xbe5cf0 .concat [ 1 1 0 0], L_0xbe5ab0, L_0xbe2a30;
L_0xbe5e00 .concat [ 1 1 0 0], L_0xbdf6b0, L_0xbb2bc0;
L_0xbe5fb0 .cmp/eeq 2, L_0xbe0b50, L_0xbe5ea0;
S_0xb89110 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0xb88f80;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0xb7a6b0 .functor AND 1, v0xbd8550_0, v0xbd8690_0, C4<1>, C4<1>;
L_0xb7aa90 .functor NOT 1, v0xbd8410_0, C4<0>, C4<0>, C4<0>;
L_0xb7ae70 .functor NOT 1, v0xbd84b0_0, C4<0>, C4<0>, C4<0>;
L_0xb7b0f0 .functor AND 1, L_0xb7aa90, L_0xb7ae70, C4<1>, C4<1>;
L_0xb93980 .functor AND 1, L_0xb7b0f0, v0xbd8550_0, C4<1>, C4<1>;
L_0xbb2bc0 .functor OR 1, L_0xb7a6b0, L_0xb93980, C4<0>, C4<0>;
L_0xbdeb30 .functor NOT 1, v0xbd84b0_0, C4<0>, C4<0>, C4<0>;
L_0xbdeba0 .functor OR 1, L_0xbdeb30, v0xbd8690_0, C4<0>, C4<0>;
L_0xbdecb0 .functor AND 1, v0xbd8550_0, L_0xbdeba0, C4<1>, C4<1>;
L_0xbded70 .functor NOT 1, v0xbd8410_0, C4<0>, C4<0>, C4<0>;
L_0xbdee40 .functor OR 1, L_0xbded70, v0xbd84b0_0, C4<0>, C4<0>;
L_0xbdeeb0 .functor AND 1, L_0xbdecb0, L_0xbdee40, C4<1>, C4<1>;
L_0xbdf030 .functor NOT 1, v0xbd84b0_0, C4<0>, C4<0>, C4<0>;
L_0xbdf0a0 .functor OR 1, L_0xbdf030, v0xbd8690_0, C4<0>, C4<0>;
L_0xbdefc0 .functor AND 1, v0xbd8550_0, L_0xbdf0a0, C4<1>, C4<1>;
L_0xbdf230 .functor NOT 1, v0xbd8410_0, C4<0>, C4<0>, C4<0>;
L_0xbdf330 .functor OR 1, L_0xbdf230, v0xbd8690_0, C4<0>, C4<0>;
L_0xbdf3f0 .functor AND 1, L_0xbdefc0, L_0xbdf330, C4<1>, C4<1>;
L_0xbdf5a0 .functor XNOR 1, L_0xbdeeb0, L_0xbdf3f0, C4<0>, C4<0>;
v0xb79c00_0 .net *"_ivl_0", 0 0, L_0xb7a6b0;  1 drivers
v0xb7a000_0 .net *"_ivl_12", 0 0, L_0xbdeb30;  1 drivers
v0xb7a3e0_0 .net *"_ivl_14", 0 0, L_0xbdeba0;  1 drivers
v0xb7a7c0_0 .net *"_ivl_16", 0 0, L_0xbdecb0;  1 drivers
v0xb7aba0_0 .net *"_ivl_18", 0 0, L_0xbded70;  1 drivers
v0xb7af80_0 .net *"_ivl_2", 0 0, L_0xb7aa90;  1 drivers
v0xb7b200_0 .net *"_ivl_20", 0 0, L_0xbdee40;  1 drivers
v0xbd6980_0 .net *"_ivl_24", 0 0, L_0xbdf030;  1 drivers
v0xbd6a60_0 .net *"_ivl_26", 0 0, L_0xbdf0a0;  1 drivers
v0xbd6b40_0 .net *"_ivl_28", 0 0, L_0xbdefc0;  1 drivers
v0xbd6c20_0 .net *"_ivl_30", 0 0, L_0xbdf230;  1 drivers
v0xbd6d00_0 .net *"_ivl_32", 0 0, L_0xbdf330;  1 drivers
v0xbd6de0_0 .net *"_ivl_36", 0 0, L_0xbdf5a0;  1 drivers
L_0x7fa762b85018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0xbd6ea0_0 .net *"_ivl_38", 0 0, L_0x7fa762b85018;  1 drivers
v0xbd6f80_0 .net *"_ivl_4", 0 0, L_0xb7ae70;  1 drivers
v0xbd7060_0 .net *"_ivl_6", 0 0, L_0xb7b0f0;  1 drivers
v0xbd7140_0 .net *"_ivl_8", 0 0, L_0xb93980;  1 drivers
v0xbd7220_0 .net "a", 0 0, v0xbd8410_0;  alias, 1 drivers
v0xbd72e0_0 .net "b", 0 0, v0xbd84b0_0;  alias, 1 drivers
v0xbd73a0_0 .net "c", 0 0, v0xbd8550_0;  alias, 1 drivers
v0xbd7460_0 .net "d", 0 0, v0xbd8690_0;  alias, 1 drivers
v0xbd7520_0 .net "out_pos", 0 0, L_0xbdf6b0;  alias, 1 drivers
v0xbd75e0_0 .net "out_sop", 0 0, L_0xbb2bc0;  alias, 1 drivers
v0xbd76a0_0 .net "pos0", 0 0, L_0xbdeeb0;  1 drivers
v0xbd7760_0 .net "pos1", 0 0, L_0xbdf3f0;  1 drivers
L_0xbdf6b0 .functor MUXZ 1, L_0x7fa762b85018, L_0xbdeeb0, L_0xbdf5a0, C4<>;
S_0xbd78e0 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0xb88f80;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0xbd8410_0 .var "a", 0 0;
v0xbd84b0_0 .var "b", 0 0;
v0xbd8550_0 .var "c", 0 0;
v0xbd85f0_0 .net "clk", 0 0, v0xbddfa0_0;  1 drivers
v0xbd8690_0 .var "d", 0 0;
v0xbd8780_0 .var/2u "fail", 0 0;
v0xbd8820_0 .var/2u "fail1", 0 0;
v0xbd88c0_0 .net "tb_match", 0 0, L_0xbe5fb0;  alias, 1 drivers
v0xbd8960_0 .var "wavedrom_enable", 0 0;
v0xbd8a00_0 .var "wavedrom_title", 511 0;
E_0xb87760/0 .event negedge, v0xbd85f0_0;
E_0xb87760/1 .event posedge, v0xbd85f0_0;
E_0xb87760 .event/or E_0xb87760/0, E_0xb87760/1;
S_0xbd7c10 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0xbd78e0;
 .timescale -12 -12;
v0xbd7e50_0 .var/2s "i", 31 0;
E_0xb87600 .event posedge, v0xbd85f0_0;
S_0xbd7f50 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0xbd78e0;
 .timescale -12 -12;
v0xbd8150_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0xbd8230 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0xbd78e0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0xbd8be0 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0xb88f80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0xbdf860 .functor NOT 1, v0xbd84b0_0, C4<0>, C4<0>, C4<0>;
L_0xbdfa00 .functor AND 1, v0xbd8410_0, L_0xbdf860, C4<1>, C4<1>;
L_0xbdfae0 .functor NOT 1, v0xbd8550_0, C4<0>, C4<0>, C4<0>;
L_0xbdfc60 .functor AND 1, L_0xbdfa00, L_0xbdfae0, C4<1>, C4<1>;
L_0xbdfda0 .functor NOT 1, v0xbd8690_0, C4<0>, C4<0>, C4<0>;
L_0xbdff20 .functor AND 1, L_0xbdfc60, L_0xbdfda0, C4<1>, C4<1>;
L_0xbe0070 .functor NOT 1, v0xbd8410_0, C4<0>, C4<0>, C4<0>;
L_0xbe01f0 .functor AND 1, L_0xbe0070, v0xbd84b0_0, C4<1>, C4<1>;
L_0xbe0300 .functor NOT 1, v0xbd8550_0, C4<0>, C4<0>, C4<0>;
L_0xbe0370 .functor AND 1, L_0xbe01f0, L_0xbe0300, C4<1>, C4<1>;
L_0xbe04e0 .functor NOT 1, v0xbd8690_0, C4<0>, C4<0>, C4<0>;
L_0xbe0550 .functor AND 1, L_0xbe0370, L_0xbe04e0, C4<1>, C4<1>;
L_0xbe0680 .functor OR 1, L_0xbdff20, L_0xbe0550, C4<0>, C4<0>;
L_0xbe0790 .functor NOT 1, v0xbd8410_0, C4<0>, C4<0>, C4<0>;
L_0xbe0610 .functor NOT 1, v0xbd84b0_0, C4<0>, C4<0>, C4<0>;
L_0xbe0880 .functor AND 1, L_0xbe0790, L_0xbe0610, C4<1>, C4<1>;
L_0xbe0a20 .functor AND 1, L_0xbe0880, v0xbd8550_0, C4<1>, C4<1>;
L_0xbe0ae0 .functor NOT 1, v0xbd8690_0, C4<0>, C4<0>, C4<0>;
L_0xbe0bf0 .functor AND 1, L_0xbe0a20, L_0xbe0ae0, C4<1>, C4<1>;
L_0xbe0d00 .functor OR 1, L_0xbe0680, L_0xbe0bf0, C4<0>, C4<0>;
L_0xbe0ec0 .functor NOT 1, v0xbd8410_0, C4<0>, C4<0>, C4<0>;
L_0xbe0f30 .functor NOT 1, v0xbd84b0_0, C4<0>, C4<0>, C4<0>;
L_0xbe1060 .functor AND 1, L_0xbe0ec0, L_0xbe0f30, C4<1>, C4<1>;
L_0xbe1170 .functor NOT 1, v0xbd8550_0, C4<0>, C4<0>, C4<0>;
L_0xbe12b0 .functor AND 1, L_0xbe1060, L_0xbe1170, C4<1>, C4<1>;
L_0xbe13c0 .functor AND 1, L_0xbe12b0, v0xbd8690_0, C4<1>, C4<1>;
L_0xbe1560 .functor OR 1, L_0xbe0d00, L_0xbe13c0, C4<0>, C4<0>;
L_0xbe1670 .functor NOT 1, v0xbd8410_0, C4<0>, C4<0>, C4<0>;
L_0xbe17d0 .functor NOT 1, v0xbd84b0_0, C4<0>, C4<0>, C4<0>;
L_0xbe1840 .functor AND 1, L_0xbe1670, L_0xbe17d0, C4<1>, C4<1>;
L_0xbe1a50 .functor NOT 1, v0xbd8550_0, C4<0>, C4<0>, C4<0>;
L_0xbe1ac0 .functor AND 1, L_0xbe1840, L_0xbe1a50, C4<1>, C4<1>;
L_0xbe1ce0 .functor NOT 1, v0xbd8690_0, C4<0>, C4<0>, C4<0>;
L_0xbe1d50 .functor AND 1, L_0xbe1ac0, L_0xbe1ce0, C4<1>, C4<1>;
L_0xbe1f80 .functor OR 1, L_0xbe1560, L_0xbe1d50, C4<0>, C4<0>;
L_0xbe2090 .functor NOT 1, v0xbd8410_0, C4<0>, C4<0>, C4<0>;
L_0xbe2230 .functor AND 1, L_0xbe2090, v0xbd84b0_0, C4<1>, C4<1>;
L_0xbe22f0 .functor AND 1, L_0xbe2230, v0xbd8550_0, C4<1>, C4<1>;
L_0xbe2100 .functor AND 1, L_0xbe22f0, v0xbd8690_0, C4<1>, C4<1>;
L_0xbe21c0 .functor OR 1, L_0xbe1f80, L_0xbe2100, C4<0>, C4<0>;
L_0xbe26e0 .functor AND 1, v0xbd8410_0, v0xbd84b0_0, C4<1>, C4<1>;
L_0xbe2750 .functor AND 1, L_0xbe26e0, v0xbd8550_0, C4<1>, C4<1>;
L_0xbe2970 .functor AND 1, L_0xbe2750, v0xbd8690_0, C4<1>, C4<1>;
L_0xbe2a30 .functor OR 1, L_0xbe21c0, L_0xbe2970, C4<0>, C4<0>;
L_0xbe2d00 .functor NOT 1, v0xbd8410_0, C4<0>, C4<0>, C4<0>;
L_0xbe2d70 .functor NOT 1, v0xbd84b0_0, C4<0>, C4<0>, C4<0>;
L_0xbe2f60 .functor OR 1, L_0xbe2d00, L_0xbe2d70, C4<0>, C4<0>;
L_0xbe3070 .functor OR 1, L_0xbe2f60, v0xbd8550_0, C4<0>, C4<0>;
L_0xbe32c0 .functor OR 1, L_0xbe3070, v0xbd8690_0, C4<0>, C4<0>;
L_0xbe3380 .functor NOT 1, v0xbd84b0_0, C4<0>, C4<0>, C4<0>;
L_0xbe3590 .functor OR 1, v0xbd8410_0, L_0xbe3380, C4<0>, C4<0>;
L_0xbe3650 .functor NOT 1, v0xbd8550_0, C4<0>, C4<0>, C4<0>;
L_0xbe3a80 .functor OR 1, L_0xbe3590, L_0xbe3650, C4<0>, C4<0>;
L_0xbe3b90 .functor NOT 1, v0xbd8690_0, C4<0>, C4<0>, C4<0>;
L_0xbe3fd0 .functor OR 1, L_0xbe3a80, L_0xbe3b90, C4<0>, C4<0>;
L_0xbe40e0 .functor AND 1, L_0xbe32c0, L_0xbe3fd0, C4<1>, C4<1>;
L_0xbe43c0 .functor NOT 1, v0xbd8410_0, C4<0>, C4<0>, C4<0>;
L_0xbe4640 .functor OR 1, L_0xbe43c0, v0xbd84b0_0, C4<0>, C4<0>;
L_0xbe48e0 .functor NOT 1, v0xbd8550_0, C4<0>, C4<0>, C4<0>;
L_0xbe4950 .functor OR 1, L_0xbe4640, L_0xbe48e0, C4<0>, C4<0>;
L_0xbe4c50 .functor NOT 1, v0xbd8690_0, C4<0>, C4<0>, C4<0>;
L_0xbe4cc0 .functor OR 1, L_0xbe4950, L_0xbe4c50, C4<0>, C4<0>;
L_0xbe4fd0 .functor AND 1, L_0xbe40e0, L_0xbe4cc0, C4<1>, C4<1>;
L_0xbe50e0 .functor OR 1, v0xbd8410_0, v0xbd84b0_0, C4<0>, C4<0>;
L_0xbe5360 .functor NOT 1, v0xbd8550_0, C4<0>, C4<0>, C4<0>;
L_0xbe53d0 .functor OR 1, L_0xbe50e0, L_0xbe5360, C4<0>, C4<0>;
L_0xbe5700 .functor NOT 1, v0xbd8690_0, C4<0>, C4<0>, C4<0>;
L_0xbe5770 .functor OR 1, L_0xbe53d0, L_0xbe5700, C4<0>, C4<0>;
L_0xbe5ab0 .functor AND 1, L_0xbe4fd0, L_0xbe5770, C4<1>, C4<1>;
v0xbd8da0_0 .net *"_ivl_0", 0 0, L_0xbdf860;  1 drivers
v0xbd8e80_0 .net *"_ivl_10", 0 0, L_0xbdff20;  1 drivers
v0xbd8f60_0 .net *"_ivl_100", 0 0, L_0xbe3590;  1 drivers
v0xbd9050_0 .net *"_ivl_102", 0 0, L_0xbe3650;  1 drivers
v0xbd9130_0 .net *"_ivl_104", 0 0, L_0xbe3a80;  1 drivers
v0xbd9260_0 .net *"_ivl_106", 0 0, L_0xbe3b90;  1 drivers
v0xbd9340_0 .net *"_ivl_108", 0 0, L_0xbe3fd0;  1 drivers
v0xbd9420_0 .net *"_ivl_110", 0 0, L_0xbe40e0;  1 drivers
v0xbd9500_0 .net *"_ivl_112", 0 0, L_0xbe43c0;  1 drivers
v0xbd9670_0 .net *"_ivl_114", 0 0, L_0xbe4640;  1 drivers
v0xbd9750_0 .net *"_ivl_116", 0 0, L_0xbe48e0;  1 drivers
v0xbd9830_0 .net *"_ivl_118", 0 0, L_0xbe4950;  1 drivers
v0xbd9910_0 .net *"_ivl_12", 0 0, L_0xbe0070;  1 drivers
v0xbd99f0_0 .net *"_ivl_120", 0 0, L_0xbe4c50;  1 drivers
v0xbd9ad0_0 .net *"_ivl_122", 0 0, L_0xbe4cc0;  1 drivers
v0xbd9bb0_0 .net *"_ivl_124", 0 0, L_0xbe4fd0;  1 drivers
v0xbd9c90_0 .net *"_ivl_126", 0 0, L_0xbe50e0;  1 drivers
v0xbd9e80_0 .net *"_ivl_128", 0 0, L_0xbe5360;  1 drivers
v0xbd9f60_0 .net *"_ivl_130", 0 0, L_0xbe53d0;  1 drivers
v0xbda040_0 .net *"_ivl_132", 0 0, L_0xbe5700;  1 drivers
v0xbda120_0 .net *"_ivl_134", 0 0, L_0xbe5770;  1 drivers
v0xbda200_0 .net *"_ivl_14", 0 0, L_0xbe01f0;  1 drivers
v0xbda2e0_0 .net *"_ivl_16", 0 0, L_0xbe0300;  1 drivers
v0xbda3c0_0 .net *"_ivl_18", 0 0, L_0xbe0370;  1 drivers
v0xbda4a0_0 .net *"_ivl_2", 0 0, L_0xbdfa00;  1 drivers
v0xbda580_0 .net *"_ivl_20", 0 0, L_0xbe04e0;  1 drivers
v0xbda660_0 .net *"_ivl_22", 0 0, L_0xbe0550;  1 drivers
v0xbda740_0 .net *"_ivl_24", 0 0, L_0xbe0680;  1 drivers
v0xbda820_0 .net *"_ivl_26", 0 0, L_0xbe0790;  1 drivers
v0xbda900_0 .net *"_ivl_28", 0 0, L_0xbe0610;  1 drivers
v0xbda9e0_0 .net *"_ivl_30", 0 0, L_0xbe0880;  1 drivers
v0xbdaac0_0 .net *"_ivl_32", 0 0, L_0xbe0a20;  1 drivers
v0xbdaba0_0 .net *"_ivl_34", 0 0, L_0xbe0ae0;  1 drivers
v0xbdae90_0 .net *"_ivl_36", 0 0, L_0xbe0bf0;  1 drivers
v0xbdaf70_0 .net *"_ivl_38", 0 0, L_0xbe0d00;  1 drivers
v0xbdb050_0 .net *"_ivl_4", 0 0, L_0xbdfae0;  1 drivers
v0xbdb130_0 .net *"_ivl_40", 0 0, L_0xbe0ec0;  1 drivers
v0xbdb210_0 .net *"_ivl_42", 0 0, L_0xbe0f30;  1 drivers
v0xbdb2f0_0 .net *"_ivl_44", 0 0, L_0xbe1060;  1 drivers
v0xbdb3d0_0 .net *"_ivl_46", 0 0, L_0xbe1170;  1 drivers
v0xbdb4b0_0 .net *"_ivl_48", 0 0, L_0xbe12b0;  1 drivers
v0xbdb590_0 .net *"_ivl_50", 0 0, L_0xbe13c0;  1 drivers
v0xbdb670_0 .net *"_ivl_52", 0 0, L_0xbe1560;  1 drivers
v0xbdb750_0 .net *"_ivl_54", 0 0, L_0xbe1670;  1 drivers
v0xbdb830_0 .net *"_ivl_56", 0 0, L_0xbe17d0;  1 drivers
v0xbdb910_0 .net *"_ivl_58", 0 0, L_0xbe1840;  1 drivers
v0xbdb9f0_0 .net *"_ivl_6", 0 0, L_0xbdfc60;  1 drivers
v0xbdbad0_0 .net *"_ivl_60", 0 0, L_0xbe1a50;  1 drivers
v0xbdbbb0_0 .net *"_ivl_62", 0 0, L_0xbe1ac0;  1 drivers
v0xbdbc90_0 .net *"_ivl_64", 0 0, L_0xbe1ce0;  1 drivers
v0xbdbd70_0 .net *"_ivl_66", 0 0, L_0xbe1d50;  1 drivers
v0xbdbe50_0 .net *"_ivl_68", 0 0, L_0xbe1f80;  1 drivers
v0xbdbf30_0 .net *"_ivl_70", 0 0, L_0xbe2090;  1 drivers
v0xbdc010_0 .net *"_ivl_72", 0 0, L_0xbe2230;  1 drivers
v0xbdc0f0_0 .net *"_ivl_74", 0 0, L_0xbe22f0;  1 drivers
v0xbdc1d0_0 .net *"_ivl_76", 0 0, L_0xbe2100;  1 drivers
v0xbdc2b0_0 .net *"_ivl_78", 0 0, L_0xbe21c0;  1 drivers
v0xbdc390_0 .net *"_ivl_8", 0 0, L_0xbdfda0;  1 drivers
v0xbdc470_0 .net *"_ivl_80", 0 0, L_0xbe26e0;  1 drivers
v0xbdc550_0 .net *"_ivl_82", 0 0, L_0xbe2750;  1 drivers
v0xbdc630_0 .net *"_ivl_84", 0 0, L_0xbe2970;  1 drivers
v0xbdc710_0 .net *"_ivl_88", 0 0, L_0xbe2d00;  1 drivers
v0xbdc7f0_0 .net *"_ivl_90", 0 0, L_0xbe2d70;  1 drivers
v0xbdc8d0_0 .net *"_ivl_92", 0 0, L_0xbe2f60;  1 drivers
v0xbdc9b0_0 .net *"_ivl_94", 0 0, L_0xbe3070;  1 drivers
v0xbdcea0_0 .net *"_ivl_96", 0 0, L_0xbe32c0;  1 drivers
v0xbdcf80_0 .net *"_ivl_98", 0 0, L_0xbe3380;  1 drivers
v0xbdd060_0 .net "a", 0 0, v0xbd8410_0;  alias, 1 drivers
v0xbdd100_0 .net "b", 0 0, v0xbd84b0_0;  alias, 1 drivers
v0xbdd1f0_0 .net "c", 0 0, v0xbd8550_0;  alias, 1 drivers
v0xbdd2e0_0 .net "d", 0 0, v0xbd8690_0;  alias, 1 drivers
v0xbdd3d0_0 .net "out_pos", 0 0, L_0xbe5ab0;  alias, 1 drivers
v0xbdd490_0 .net "out_sop", 0 0, L_0xbe2a30;  alias, 1 drivers
S_0xbdd610 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0xb88f80;
 .timescale -12 -12;
E_0xb6f9f0 .event anyedge, v0xbde400_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0xbde400_0;
    %nor/r;
    %assign/vec4 v0xbde400_0, 0;
    %wait E_0xb6f9f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0xbd78e0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xbd8780_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xbd8820_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0xbd78e0;
T_4 ;
    %wait E_0xb87760;
    %load/vec4 v0xbd88c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xbd8780_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0xbd78e0;
T_5 ;
    %wait E_0xb87600;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xbd8690_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xbd8550_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xbd84b0_0, 0;
    %assign/vec4 v0xbd8410_0, 0;
    %wait E_0xb87600;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xbd8690_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xbd8550_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xbd84b0_0, 0;
    %assign/vec4 v0xbd8410_0, 0;
    %wait E_0xb87600;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xbd8690_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xbd8550_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xbd84b0_0, 0;
    %assign/vec4 v0xbd8410_0, 0;
    %wait E_0xb87600;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xbd8690_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xbd8550_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xbd84b0_0, 0;
    %assign/vec4 v0xbd8410_0, 0;
    %wait E_0xb87600;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xbd8690_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xbd8550_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xbd84b0_0, 0;
    %assign/vec4 v0xbd8410_0, 0;
    %wait E_0xb87600;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xbd8690_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xbd8550_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xbd84b0_0, 0;
    %assign/vec4 v0xbd8410_0, 0;
    %wait E_0xb87600;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xbd8690_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xbd8550_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xbd84b0_0, 0;
    %assign/vec4 v0xbd8410_0, 0;
    %wait E_0xb87600;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xbd8690_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xbd8550_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xbd84b0_0, 0;
    %assign/vec4 v0xbd8410_0, 0;
    %wait E_0xb87600;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xbd8690_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xbd8550_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xbd84b0_0, 0;
    %assign/vec4 v0xbd8410_0, 0;
    %wait E_0xb87600;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xbd8690_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xbd8550_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xbd84b0_0, 0;
    %assign/vec4 v0xbd8410_0, 0;
    %wait E_0xb87600;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xbd8690_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xbd8550_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xbd84b0_0, 0;
    %assign/vec4 v0xbd8410_0, 0;
    %wait E_0xb87600;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xbd8690_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xbd8550_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xbd84b0_0, 0;
    %assign/vec4 v0xbd8410_0, 0;
    %wait E_0xb87600;
    %load/vec4 v0xbd8780_0;
    %store/vec4 v0xbd8820_0, 0, 1;
    %fork t_1, S_0xbd7c10;
    %jmp t_0;
    .scope S_0xbd7c10;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xbd7e50_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0xbd7e50_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0xb87600;
    %load/vec4 v0xbd7e50_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0xbd8690_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xbd8550_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xbd84b0_0, 0;
    %assign/vec4 v0xbd8410_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xbd7e50_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0xbd7e50_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0xbd78e0;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xb87760;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0xbd8690_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xbd8550_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xbd84b0_0, 0;
    %assign/vec4 v0xbd8410_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0xbd8780_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0xbd8820_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0xb88f80;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xbddfa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xbde400_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0xb88f80;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0xbddfa0_0;
    %inv;
    %store/vec4 v0xbddfa0_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0xb88f80;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0xbd85f0_0, v0xbde570_0, v0xbdddc0_0, v0xbdde60_0, v0xbddf00_0, v0xbde040_0, v0xbde2c0_0, v0xbde220_0, v0xbde180_0, v0xbde0e0_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0xb88f80;
T_9 ;
    %load/vec4 v0xbde360_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0xbde360_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xbde360_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0xbde360_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0xbde360_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0xbde360_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0xbde360_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0xbde360_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0xbde360_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0xbde360_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0xb88f80;
T_10 ;
    %wait E_0xb87760;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xbde360_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xbde360_0, 4, 32;
    %load/vec4 v0xbde4a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0xbde360_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xbde360_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xbde360_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xbde360_0, 4, 32;
T_10.0 ;
    %load/vec4 v0xbde2c0_0;
    %load/vec4 v0xbde2c0_0;
    %load/vec4 v0xbde220_0;
    %xor;
    %load/vec4 v0xbde2c0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0xbde360_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xbde360_0, 4, 32;
T_10.6 ;
    %load/vec4 v0xbde360_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xbde360_0, 4, 32;
T_10.4 ;
    %load/vec4 v0xbde180_0;
    %load/vec4 v0xbde180_0;
    %load/vec4 v0xbde0e0_0;
    %xor;
    %load/vec4 v0xbde180_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0xbde360_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xbde360_0, 4, 32;
T_10.10 ;
    %load/vec4 v0xbde360_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xbde360_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/haiku/can30_depth0/human/ece241_2013_q2/iter0/response11/top_module.sv";
