<?xml version="1.0" encoding="UTF-8"?>
<wave_config>
   <wave_state>
   </wave_state>
   <db_ref_list>
      <db_ref path="tb_behav.wdb" id="1">
         <top_modules>
            <top_module name="glbl" />
            <top_module name="tb" />
         </top_modules>
      </db_ref>
   </db_ref_list>
   <zoom_setting>
      <ZoomStartTime time="2084305fs"></ZoomStartTime>
      <ZoomEndTime time="2196598fs"></ZoomEndTime>
      <Cursor1Time time="2137395fs"></Cursor1Time>
   </zoom_setting>
   <column_width_setting>
      <NameColumnWidth column_width="206"></NameColumnWidth>
      <ValueColumnWidth column_width="177"></ValueColumnWidth>
   </column_width_setting>
   <WVObjectSize size="28" />
   <wvobject fp_name="/tb/dut/u_mycpu_top/u_mycpu_core/u_IF/pc_reg" type="array">
      <obj_property name="ElementShortName">pc_reg[31:0]</obj_property>
      <obj_property name="ObjectShortName">pc_reg[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/u_mycpu_top/u_mycpu_core/u_IF/rst" type="logic">
      <obj_property name="ElementShortName">rst</obj_property>
      <obj_property name="ObjectShortName">rst</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/u_mycpu_top/u_mycpu_core/clk" type="logic">
      <obj_property name="ElementShortName">clk</obj_property>
      <obj_property name="ObjectShortName">clk</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/u_mycpu_top/u_mycpu_core/inst_sram_en" type="logic">
      <obj_property name="ElementShortName">inst_sram_en</obj_property>
      <obj_property name="ObjectShortName">inst_sram_en</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/u_mycpu_top/u_mycpu_core/inst_sram_wen" type="array">
      <obj_property name="ElementShortName">inst_sram_wen[3:0]</obj_property>
      <obj_property name="ObjectShortName">inst_sram_wen[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/u_mycpu_top/u_mycpu_core/inst_sram_addr" type="array">
      <obj_property name="ElementShortName">inst_sram_addr[31:0]</obj_property>
      <obj_property name="ObjectShortName">inst_sram_addr[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/u_mycpu_top/u_mycpu_core/inst_sram_wdata" type="array">
      <obj_property name="ElementShortName">inst_sram_wdata[31:0]</obj_property>
      <obj_property name="ObjectShortName">inst_sram_wdata[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/u_mycpu_top/u_mycpu_core/inst_sram_rdata" type="array">
      <obj_property name="ElementShortName">inst_sram_rdata[31:0]</obj_property>
      <obj_property name="ObjectShortName">inst_sram_rdata[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/u_mycpu_top/u_mycpu_core/data_sram_en" type="logic">
      <obj_property name="ElementShortName">data_sram_en</obj_property>
      <obj_property name="ObjectShortName">data_sram_en</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/u_mycpu_top/u_mycpu_core/data_sram_wen" type="array">
      <obj_property name="ElementShortName">data_sram_wen[3:0]</obj_property>
      <obj_property name="ObjectShortName">data_sram_wen[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/u_mycpu_top/u_mycpu_core/data_sram_addr" type="array">
      <obj_property name="ElementShortName">data_sram_addr[31:0]</obj_property>
      <obj_property name="ObjectShortName">data_sram_addr[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/u_mycpu_top/u_mycpu_core/data_sram_wdata" type="array">
      <obj_property name="ElementShortName">data_sram_wdata[31:0]</obj_property>
      <obj_property name="ObjectShortName">data_sram_wdata[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/u_mycpu_top/u_mycpu_core/data_sram_rdata" type="array">
      <obj_property name="ElementShortName">data_sram_rdata[31:0]</obj_property>
      <obj_property name="ObjectShortName">data_sram_rdata[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/u_mycpu_top/u_mycpu_core/debug_wb_pc" type="array">
      <obj_property name="ElementShortName">debug_wb_pc[31:0]</obj_property>
      <obj_property name="ObjectShortName">debug_wb_pc[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/u_mycpu_top/u_mycpu_core/debug_wb_rf_wen" type="array">
      <obj_property name="ElementShortName">debug_wb_rf_wen[3:0]</obj_property>
      <obj_property name="ObjectShortName">debug_wb_rf_wen[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/u_mycpu_top/u_mycpu_core/debug_wb_rf_wnum" type="array">
      <obj_property name="ElementShortName">debug_wb_rf_wnum[4:0]</obj_property>
      <obj_property name="ObjectShortName">debug_wb_rf_wnum[4:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/u_mycpu_top/u_mycpu_core/debug_wb_rf_wdata" type="array">
      <obj_property name="ElementShortName">debug_wb_rf_wdata[31:0]</obj_property>
      <obj_property name="ObjectShortName">debug_wb_rf_wdata[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/stallreq_icache" type="logic">
      <obj_property name="ElementShortName">stallreq_icache</obj_property>
      <obj_property name="ObjectShortName">stallreq_icache</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/stallreq_iwb" type="logic">
      <obj_property name="ElementShortName">stallreq_iwb</obj_property>
      <obj_property name="ObjectShortName">stallreq_iwb</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/stallreq_data" type="logic">
      <obj_property name="ElementShortName">stallreq_data</obj_property>
      <obj_property name="ObjectShortName">stallreq_data</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/stallreq_dcache" type="logic">
      <obj_property name="ElementShortName">stallreq_dcache</obj_property>
      <obj_property name="ObjectShortName">stallreq_dcache</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/stallreq_dwb" type="logic">
      <obj_property name="ElementShortName">stallreq_dwb</obj_property>
      <obj_property name="ObjectShortName">stallreq_dwb</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/u_sram_ctrl/iwr_end" type="logic">
      <obj_property name="ElementShortName">iwr_end</obj_property>
      <obj_property name="ObjectShortName">iwr_end</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/txd" type="logic">
      <obj_property name="ElementShortName">txd</obj_property>
      <obj_property name="ObjectShortName">txd</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/rxd" type="logic">
      <obj_property name="ElementShortName">rxd</obj_property>
      <obj_property name="ObjectShortName">rxd</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/u_mycpu_top/u_mycpu_core/u_ID/u_regfile/reg_array" type="array">
      <obj_property name="ElementShortName">reg_array[31:0][31:0]</obj_property>
      <obj_property name="ObjectShortName">reg_array[31:0][31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/u_mycpu_top/u_mycpu_core/u_EX/u_bru/br_e" type="logic">
      <obj_property name="ElementShortName">br_e</obj_property>
      <obj_property name="ObjectShortName">br_e</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/dut/u_mycpu_top/u_mycpu_core/u_EX/u_bru/pc" type="array">
      <obj_property name="ElementShortName">pc[31:0]</obj_property>
      <obj_property name="ObjectShortName">pc[31:0]</obj_property>
   </wvobject>
</wave_config>
