# Copyright (C) 2018  Intel Corporation. All rights reserved.
# Your use of Intel Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Intel Program License 
# Subscription Agreement, the Intel Quartus Prime License Agreement,
# the Intel FPGA IP License Agreement, or other applicable license
# agreement, including, without limitation, that your use is for
# the sole purpose of programming logic devices manufactured by
# Intel and sold by Intel or its authorized distributors.  Please
# refer to the applicable agreement for further details.

# Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition
# File: D:\code-file\fpga_prj\seg_clock\SEG_ClockE22.tcl
# Generated on: Thu Apr 27 11:04:18 2023

package require ::quartus::project

set_location_assignment PIN_23 -to clk
set_location_assignment PIN_24 -to rstn
set_location_assignment PIN_75 -to sel[0]
set_location_assignment PIN_76 -to sel[1]
set_location_assignment PIN_77 -to sel[2]
set_location_assignment PIN_80 -to sel[3]
set_location_assignment PIN_112 -to sel[4]
set_location_assignment PIN_11 -to sel[5]
set_location_assignment PIN_98 -to seg[0]
set_location_assignment PIN_99 -to seg[1]
