#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Thu Apr 20 00:57:04 2017
# Process ID: 5648
# Current directory: C:/Users/britt.ahlgrim/Desktop/marquette/years/2016-2017/semester 2/Computer Hardware/gitRepo/Adder
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5660 C:\Users\britt.ahlgrim\Desktop\marquette\years\2016-2017\semester 2\Computer Hardware\gitRepo\Adder\Adder.xpr
# Log file: C:/Users/britt.ahlgrim/Desktop/marquette/years/2016-2017/semester 2/Computer Hardware/gitRepo/Adder/vivado.log
# Journal file: C:/Users/britt.ahlgrim/Desktop/marquette/years/2016-2017/semester 2/Computer Hardware/gitRepo/Adder\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/britt.ahlgrim/Desktop/marquette/years/2016-2017/semester 2/Computer Hardware/gitRepo/Adder/Adder.xpr}
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/britt.ahlgrim/Desktop/marquette/years/2016-2017/semester 2/Computer Hardware/gitRepo/Adder'
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.4/data/ip'.
open_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:08 . Memory (MB): peak = 763.449 ; gain = 95.063
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'TEST_THIRTYTWOBIT_ADDER' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/britt.ahlgrim/Desktop/marquette/years/2016-2017/semester 2/Computer Hardware/gitRepo/Adder/Adder.sim/sim_1/behav'
"xvhdl -m64 --relax -prj TEST_THIRTYTWOBIT_ADDER_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/britt.ahlgrim/Desktop/marquette/years/2016-2017/semester 2/Computer Hardware/gitRepo/Adder/Adder.srcs/sources_1/new/full_adder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity full_adder
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/britt.ahlgrim/Desktop/marquette/years/2016-2017/semester 2/Computer Hardware/gitRepo/Adder/Adder.srcs/sources_1/new/thirtytwobit_adder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity thirtytwobit_adder
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/britt.ahlgrim/Desktop/marquette/years/2016-2017/semester 2/Computer Hardware/gitRepo/Adder/Adder.srcs/sim_1/new/TEST_THIRTYTWOBIT_ADDER - MY_TEST.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TEST_THIRTYTWOBIT_ADDER
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/britt.ahlgrim/Desktop/marquette/years/2016-2017/semester 2/Computer Hardware/gitRepo/Adder/Adder.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 3e122a41cd4a4769936823dfda0e601b --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TEST_THIRTYTWOBIT_ADDER_behav xil_defaultlib.TEST_THIRTYTWOBIT_ADDER -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-664] expression has 32 elements ; expected 16 [C:/Users/britt.ahlgrim/Desktop/marquette/years/2016-2017/semester 2/Computer Hardware/gitRepo/Adder/Adder.srcs/sim_1/new/TEST_THIRTYTWOBIT_ADDER - MY_TEST.vhd:24]
ERROR: [VRFC 10-664] expression has 32 elements ; expected 16 [C:/Users/britt.ahlgrim/Desktop/marquette/years/2016-2017/semester 2/Computer Hardware/gitRepo/Adder/Adder.srcs/sim_1/new/TEST_THIRTYTWOBIT_ADDER - MY_TEST.vhd:25]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit test_thirtytwobit_adder in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/britt.ahlgrim/Desktop/marquette/years/2016-2017/semester 2/Computer Hardware/gitRepo/Adder/Adder.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/britt.ahlgrim/Desktop/marquette/years/2016-2017/semester 2/Computer Hardware/gitRepo/Adder/Adder.sim/sim_1/behav/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 800.422 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'TEST_THIRTYTWOBIT_ADDER' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/britt.ahlgrim/Desktop/marquette/years/2016-2017/semester 2/Computer Hardware/gitRepo/Adder/Adder.sim/sim_1/behav'
"xvhdl -m64 --relax -prj TEST_THIRTYTWOBIT_ADDER_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/britt.ahlgrim/Desktop/marquette/years/2016-2017/semester 2/Computer Hardware/gitRepo/Adder/Adder.srcs/sources_1/new/full_adder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity full_adder
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/britt.ahlgrim/Desktop/marquette/years/2016-2017/semester 2/Computer Hardware/gitRepo/Adder/Adder.srcs/sources_1/new/thirtytwobit_adder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity thirtytwobit_adder
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/britt.ahlgrim/Desktop/marquette/years/2016-2017/semester 2/Computer Hardware/gitRepo/Adder/Adder.srcs/sim_1/new/TEST_THIRTYTWOBIT_ADDER - MY_TEST.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TEST_THIRTYTWOBIT_ADDER
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/britt.ahlgrim/Desktop/marquette/years/2016-2017/semester 2/Computer Hardware/gitRepo/Adder/Adder.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 3e122a41cd4a4769936823dfda0e601b --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TEST_THIRTYTWOBIT_ADDER_behav xil_defaultlib.TEST_THIRTYTWOBIT_ADDER -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-664] expression has 32 elements ; expected 16 [C:/Users/britt.ahlgrim/Desktop/marquette/years/2016-2017/semester 2/Computer Hardware/gitRepo/Adder/Adder.srcs/sim_1/new/TEST_THIRTYTWOBIT_ADDER - MY_TEST.vhd:24]
ERROR: [VRFC 10-664] expression has 32 elements ; expected 16 [C:/Users/britt.ahlgrim/Desktop/marquette/years/2016-2017/semester 2/Computer Hardware/gitRepo/Adder/Adder.srcs/sim_1/new/TEST_THIRTYTWOBIT_ADDER - MY_TEST.vhd:25]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit test_thirtytwobit_adder in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/britt.ahlgrim/Desktop/marquette/years/2016-2017/semester 2/Computer Hardware/gitRepo/Adder/Adder.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/britt.ahlgrim/Desktop/marquette/years/2016-2017/semester 2/Computer Hardware/gitRepo/Adder/Adder.sim/sim_1/behav/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'TEST_THIRTYTWOBIT_ADDER' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/britt.ahlgrim/Desktop/marquette/years/2016-2017/semester 2/Computer Hardware/gitRepo/Adder/Adder.sim/sim_1/behav'
"xvhdl -m64 --relax -prj TEST_THIRTYTWOBIT_ADDER_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/britt.ahlgrim/Desktop/marquette/years/2016-2017/semester 2/Computer Hardware/gitRepo/Adder/Adder.srcs/sources_1/new/full_adder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity full_adder
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/britt.ahlgrim/Desktop/marquette/years/2016-2017/semester 2/Computer Hardware/gitRepo/Adder/Adder.srcs/sources_1/new/thirtytwobit_adder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity thirtytwobit_adder
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/britt.ahlgrim/Desktop/marquette/years/2016-2017/semester 2/Computer Hardware/gitRepo/Adder/Adder.srcs/sim_1/new/TEST_THIRTYTWOBIT_ADDER - MY_TEST.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TEST_THIRTYTWOBIT_ADDER
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/britt.ahlgrim/Desktop/marquette/years/2016-2017/semester 2/Computer Hardware/gitRepo/Adder/Adder.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 3e122a41cd4a4769936823dfda0e601b --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TEST_THIRTYTWOBIT_ADDER_behav xil_defaultlib.TEST_THIRTYTWOBIT_ADDER -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [C:/Users/britt.ahlgrim/Desktop/marquette/years/2016-2017/semester 2/Computer Hardware/gitRepo/Adder/Adder.srcs/sim_1/new/TEST_THIRTYTWOBIT_ADDER - MY_TEST.vhd:50]
ERROR: [VRFC 10-664] expression has 32 elements ; expected 16 [C:/Users/britt.ahlgrim/Desktop/marquette/years/2016-2017/semester 2/Computer Hardware/gitRepo/Adder/Adder.srcs/sim_1/new/TEST_THIRTYTWOBIT_ADDER - MY_TEST.vhd:56]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit test_thirtytwobit_adder in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/britt.ahlgrim/Desktop/marquette/years/2016-2017/semester 2/Computer Hardware/gitRepo/Adder/Adder.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/britt.ahlgrim/Desktop/marquette/years/2016-2017/semester 2/Computer Hardware/gitRepo/Adder/Adder.sim/sim_1/behav/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'TEST_THIRTYTWOBIT_ADDER' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/britt.ahlgrim/Desktop/marquette/years/2016-2017/semester 2/Computer Hardware/gitRepo/Adder/Adder.sim/sim_1/behav'
"xvhdl -m64 --relax -prj TEST_THIRTYTWOBIT_ADDER_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/britt.ahlgrim/Desktop/marquette/years/2016-2017/semester 2/Computer Hardware/gitRepo/Adder/Adder.srcs/sources_1/new/full_adder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity full_adder
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/britt.ahlgrim/Desktop/marquette/years/2016-2017/semester 2/Computer Hardware/gitRepo/Adder/Adder.srcs/sources_1/new/thirtytwobit_adder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity thirtytwobit_adder
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/britt.ahlgrim/Desktop/marquette/years/2016-2017/semester 2/Computer Hardware/gitRepo/Adder/Adder.srcs/sim_1/new/TEST_THIRTYTWOBIT_ADDER - MY_TEST.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TEST_THIRTYTWOBIT_ADDER
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/britt.ahlgrim/Desktop/marquette/years/2016-2017/semester 2/Computer Hardware/gitRepo/Adder/Adder.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 3e122a41cd4a4769936823dfda0e601b --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TEST_THIRTYTWOBIT_ADDER_behav xil_defaultlib.TEST_THIRTYTWOBIT_ADDER -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [C:/Users/britt.ahlgrim/Desktop/marquette/years/2016-2017/semester 2/Computer Hardware/gitRepo/Adder/Adder.srcs/sim_1/new/TEST_THIRTYTWOBIT_ADDER - MY_TEST.vhd:50]
ERROR: [VRFC 10-664] expression has 32 elements ; expected 16 [C:/Users/britt.ahlgrim/Desktop/marquette/years/2016-2017/semester 2/Computer Hardware/gitRepo/Adder/Adder.srcs/sim_1/new/TEST_THIRTYTWOBIT_ADDER - MY_TEST.vhd:47]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit test_thirtytwobit_adder in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/britt.ahlgrim/Desktop/marquette/years/2016-2017/semester 2/Computer Hardware/gitRepo/Adder/Adder.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/britt.ahlgrim/Desktop/marquette/years/2016-2017/semester 2/Computer Hardware/gitRepo/Adder/Adder.sim/sim_1/behav/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'TEST_THIRTYTWOBIT_ADDER' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/britt.ahlgrim/Desktop/marquette/years/2016-2017/semester 2/Computer Hardware/gitRepo/Adder/Adder.sim/sim_1/behav'
"xvhdl -m64 --relax -prj TEST_THIRTYTWOBIT_ADDER_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/britt.ahlgrim/Desktop/marquette/years/2016-2017/semester 2/Computer Hardware/gitRepo/Adder/Adder.srcs/sources_1/new/full_adder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity full_adder
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/britt.ahlgrim/Desktop/marquette/years/2016-2017/semester 2/Computer Hardware/gitRepo/Adder/Adder.srcs/sources_1/new/thirtytwobit_adder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity thirtytwobit_adder
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/britt.ahlgrim/Desktop/marquette/years/2016-2017/semester 2/Computer Hardware/gitRepo/Adder/Adder.srcs/sim_1/new/TEST_THIRTYTWOBIT_ADDER - MY_TEST.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TEST_THIRTYTWOBIT_ADDER
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/britt.ahlgrim/Desktop/marquette/years/2016-2017/semester 2/Computer Hardware/gitRepo/Adder/Adder.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 3e122a41cd4a4769936823dfda0e601b --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TEST_THIRTYTWOBIT_ADDER_behav xil_defaultlib.TEST_THIRTYTWOBIT_ADDER -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture my_dataflow of entity xil_defaultlib.full_adder [full_adder_default]
Compiling architecture my_structure of entity xil_defaultlib.thirtytwobit_adder [thirtytwobit_adder_default]
Compiling architecture my_test of entity xil_defaultlib.test_thirtytwobit_adder
Built simulation snapshot TEST_THIRTYTWOBIT_ADDER_behav

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/britt.ahlgrim/Desktop/marquette/years/2016-2017/semester -notrace
couldn't read file "C:/Users/britt.ahlgrim/Desktop/marquette/years/2016-2017/semester": permission denied
INFO: [Common 17-206] Exiting Webtalk at Thu Apr 20 01:08:03 2017...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 860.336 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/britt.ahlgrim/Desktop/marquette/years/2016-2017/semester 2/Computer Hardware/gitRepo/Adder/Adder.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "TEST_THIRTYTWOBIT_ADDER_behav -key {Behavioral:sim_1:Functional:TEST_THIRTYTWOBIT_ADDER} -tclbatch {TEST_THIRTYTWOBIT_ADDER.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
source TEST_THIRTYTWOBIT_ADDER.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Error: FAiled Case 1- z
Time: 10 ns  Iteration: 0  Process: /TEST_THIRTYTWOBIT_ADDER/line__42  File: C:/Users/britt.ahlgrim/Desktop/marquette/years/2016-2017/semester 2/Computer Hardware/gitRepo/Adder/Adder.srcs/sim_1/new/TEST_THIRTYTWOBIT_ADDER - MY_TEST.vhd
Error: Failed Case 2 - z
Time: 60 ns  Iteration: 0  Process: /TEST_THIRTYTWOBIT_ADDER/line__42  File: C:/Users/britt.ahlgrim/Desktop/marquette/years/2016-2017/semester 2/Computer Hardware/gitRepo/Adder/Adder.srcs/sim_1/new/TEST_THIRTYTWOBIT_ADDER - MY_TEST.vhd
Error: FAiled Case 1- z
Time: 110 ns  Iteration: 0  Process: /TEST_THIRTYTWOBIT_ADDER/line__42  File: C:/Users/britt.ahlgrim/Desktop/marquette/years/2016-2017/semester 2/Computer Hardware/gitRepo/Adder/Adder.srcs/sim_1/new/TEST_THIRTYTWOBIT_ADDER - MY_TEST.vhd
Error: Failed Case 2 - z
Time: 160 ns  Iteration: 0  Process: /TEST_THIRTYTWOBIT_ADDER/line__42  File: C:/Users/britt.ahlgrim/Desktop/marquette/years/2016-2017/semester 2/Computer Hardware/gitRepo/Adder/Adder.srcs/sim_1/new/TEST_THIRTYTWOBIT_ADDER - MY_TEST.vhd
Error: FAiled Case 1- z
Time: 210 ns  Iteration: 0  Process: /TEST_THIRTYTWOBIT_ADDER/line__42  File: C:/Users/britt.ahlgrim/Desktop/marquette/years/2016-2017/semester 2/Computer Hardware/gitRepo/Adder/Adder.srcs/sim_1/new/TEST_THIRTYTWOBIT_ADDER - MY_TEST.vhd
Error: Failed Case 2 - z
Time: 260 ns  Iteration: 0  Process: /TEST_THIRTYTWOBIT_ADDER/line__42  File: C:/Users/britt.ahlgrim/Desktop/marquette/years/2016-2017/semester 2/Computer Hardware/gitRepo/Adder/Adder.srcs/sim_1/new/TEST_THIRTYTWOBIT_ADDER - MY_TEST.vhd
Error: FAiled Case 1- z
Time: 310 ns  Iteration: 0  Process: /TEST_THIRTYTWOBIT_ADDER/line__42  File: C:/Users/britt.ahlgrim/Desktop/marquette/years/2016-2017/semester 2/Computer Hardware/gitRepo/Adder/Adder.srcs/sim_1/new/TEST_THIRTYTWOBIT_ADDER - MY_TEST.vhd
Error: Failed Case 2 - z
Time: 360 ns  Iteration: 0  Process: /TEST_THIRTYTWOBIT_ADDER/line__42  File: C:/Users/britt.ahlgrim/Desktop/marquette/years/2016-2017/semester 2/Computer Hardware/gitRepo/Adder/Adder.srcs/sim_1/new/TEST_THIRTYTWOBIT_ADDER - MY_TEST.vhd
Error: FAiled Case 1- z
Time: 410 ns  Iteration: 0  Process: /TEST_THIRTYTWOBIT_ADDER/line__42  File: C:/Users/britt.ahlgrim/Desktop/marquette/years/2016-2017/semester 2/Computer Hardware/gitRepo/Adder/Adder.srcs/sim_1/new/TEST_THIRTYTWOBIT_ADDER - MY_TEST.vhd
Error: Failed Case 2 - z
Time: 460 ns  Iteration: 0  Process: /TEST_THIRTYTWOBIT_ADDER/line__42  File: C:/Users/britt.ahlgrim/Desktop/marquette/years/2016-2017/semester 2/Computer Hardware/gitRepo/Adder/Adder.srcs/sim_1/new/TEST_THIRTYTWOBIT_ADDER - MY_TEST.vhd
Error: FAiled Case 1- z
Time: 510 ns  Iteration: 0  Process: /TEST_THIRTYTWOBIT_ADDER/line__42  File: C:/Users/britt.ahlgrim/Desktop/marquette/years/2016-2017/semester 2/Computer Hardware/gitRepo/Adder/Adder.srcs/sim_1/new/TEST_THIRTYTWOBIT_ADDER - MY_TEST.vhd
Error: Failed Case 2 - z
Time: 560 ns  Iteration: 0  Process: /TEST_THIRTYTWOBIT_ADDER/line__42  File: C:/Users/britt.ahlgrim/Desktop/marquette/years/2016-2017/semester 2/Computer Hardware/gitRepo/Adder/Adder.srcs/sim_1/new/TEST_THIRTYTWOBIT_ADDER - MY_TEST.vhd
Error: FAiled Case 1- z
Time: 610 ns  Iteration: 0  Process: /TEST_THIRTYTWOBIT_ADDER/line__42  File: C:/Users/britt.ahlgrim/Desktop/marquette/years/2016-2017/semester 2/Computer Hardware/gitRepo/Adder/Adder.srcs/sim_1/new/TEST_THIRTYTWOBIT_ADDER - MY_TEST.vhd
Error: Failed Case 2 - z
Time: 660 ns  Iteration: 0  Process: /TEST_THIRTYTWOBIT_ADDER/line__42  File: C:/Users/britt.ahlgrim/Desktop/marquette/years/2016-2017/semester 2/Computer Hardware/gitRepo/Adder/Adder.srcs/sim_1/new/TEST_THIRTYTWOBIT_ADDER - MY_TEST.vhd
Error: FAiled Case 1- z
Time: 710 ns  Iteration: 0  Process: /TEST_THIRTYTWOBIT_ADDER/line__42  File: C:/Users/britt.ahlgrim/Desktop/marquette/years/2016-2017/semester 2/Computer Hardware/gitRepo/Adder/Adder.srcs/sim_1/new/TEST_THIRTYTWOBIT_ADDER - MY_TEST.vhd
Error: Failed Case 2 - z
Time: 760 ns  Iteration: 0  Process: /TEST_THIRTYTWOBIT_ADDER/line__42  File: C:/Users/britt.ahlgrim/Desktop/marquette/years/2016-2017/semester 2/Computer Hardware/gitRepo/Adder/Adder.srcs/sim_1/new/TEST_THIRTYTWOBIT_ADDER - MY_TEST.vhd
Error: FAiled Case 1- z
Time: 810 ns  Iteration: 0  Process: /TEST_THIRTYTWOBIT_ADDER/line__42  File: C:/Users/britt.ahlgrim/Desktop/marquette/years/2016-2017/semester 2/Computer Hardware/gitRepo/Adder/Adder.srcs/sim_1/new/TEST_THIRTYTWOBIT_ADDER - MY_TEST.vhd
Error: Failed Case 2 - z
Time: 860 ns  Iteration: 0  Process: /TEST_THIRTYTWOBIT_ADDER/line__42  File: C:/Users/britt.ahlgrim/Desktop/marquette/years/2016-2017/semester 2/Computer Hardware/gitRepo/Adder/Adder.srcs/sim_1/new/TEST_THIRTYTWOBIT_ADDER - MY_TEST.vhd
Error: FAiled Case 1- z
Time: 910 ns  Iteration: 0  Process: /TEST_THIRTYTWOBIT_ADDER/line__42  File: C:/Users/britt.ahlgrim/Desktop/marquette/years/2016-2017/semester 2/Computer Hardware/gitRepo/Adder/Adder.srcs/sim_1/new/TEST_THIRTYTWOBIT_ADDER - MY_TEST.vhd
Error: Failed Case 2 - z
Time: 960 ns  Iteration: 0  Process: /TEST_THIRTYTWOBIT_ADDER/line__42  File: C:/Users/britt.ahlgrim/Desktop/marquette/years/2016-2017/semester 2/Computer Hardware/gitRepo/Adder/Adder.srcs/sim_1/new/TEST_THIRTYTWOBIT_ADDER - MY_TEST.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TEST_THIRTYTWOBIT_ADDER_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:13 . Memory (MB): peak = 860.336 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/britt.ahlgrim/Desktop/marquette/years/2016-2017/semester 2/Computer Hardware/gitRepo/Adder/Adder.runs/synth_1

launch_runs synth_1
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/britt.ahlgrim/Desktop/marquette/years/2016-2017/semester 2/Computer Hardware/gitRepo/Adder/Adder.srcs/sources_1/new/thirtytwobit_adder.vhd" into library xil_defaultlib [C:/Users/britt.ahlgrim/Desktop/marquette/years/2016-2017/semester 2/Computer Hardware/gitRepo/Adder/Adder.srcs/sources_1/new/thirtytwobit_adder.vhd:1]
[Thu Apr 20 01:08:15 2017] Launched synth_1...
Run output will be captured here: C:/Users/britt.ahlgrim/Desktop/marquette/years/2016-2017/semester 2/Computer Hardware/gitRepo/Adder/Adder.runs/synth_1/runme.log
launch_runs impl_1
[Thu Apr 20 01:09:55 2017] Launched impl_1...
Run output will be captured here: C:/Users/britt.ahlgrim/Desktop/marquette/years/2016-2017/semester 2/Computer Hardware/gitRepo/Adder/Adder.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 32 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.4
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/britt.ahlgrim/Desktop/marquette/years/2016-2017/semester 2/Computer Hardware/gitRepo/Adder/.Xil/Vivado-7404-brittahlgrim-PC/dcp/thirtytwobit_adder.xdc]
Finished Parsing XDC File [C:/Users/britt.ahlgrim/Desktop/marquette/years/2016-2017/semester 2/Computer Hardware/gitRepo/Adder/.Xil/Vivado-7404-brittahlgrim-PC/dcp/thirtytwobit_adder.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.125 . Memory (MB): peak = 1050.164 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.125 . Memory (MB): peak = 1050.164 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:39 ; elapsed = 00:00:22 . Memory (MB): peak = 1159.332 ; gain = 298.996
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tcpg236-1
INFO: [Netlist 29-17] Analyzing 32 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.4
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/britt.ahlgrim/Downloads/Basys3_Master.xdc]
Finished Parsing XDC File [C:/Users/britt.ahlgrim/Downloads/Basys3_Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:20 ; elapsed = 00:00:10 . Memory (MB): peak = 1675.262 ; gain = 134.305
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -name timing_1
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'TEST_THIRTYTWOBIT_ADDER' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/britt.ahlgrim/Desktop/marquette/years/2016-2017/semester 2/Computer Hardware/gitRepo/Adder/Adder.sim/sim_1/behav'
"xvhdl -m64 --relax -prj TEST_THIRTYTWOBIT_ADDER_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/britt.ahlgrim/Desktop/marquette/years/2016-2017/semester 2/Computer Hardware/gitRepo/Adder/Adder.srcs/sources_1/new/full_adder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity full_adder
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/britt.ahlgrim/Desktop/marquette/years/2016-2017/semester 2/Computer Hardware/gitRepo/Adder/Adder.srcs/sources_1/new/thirtytwobit_adder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity thirtytwobit_adder
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/britt.ahlgrim/Desktop/marquette/years/2016-2017/semester 2/Computer Hardware/gitRepo/Adder/Adder.srcs/sim_1/new/TEST_THIRTYTWOBIT_ADDER - MY_TEST.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TEST_THIRTYTWOBIT_ADDER
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/britt.ahlgrim/Desktop/marquette/years/2016-2017/semester 2/Computer Hardware/gitRepo/Adder/Adder.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 3e122a41cd4a4769936823dfda0e601b --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TEST_THIRTYTWOBIT_ADDER_behav xil_defaultlib.TEST_THIRTYTWOBIT_ADDER -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-664] expression has 32 elements ; expected 16 [C:/Users/britt.ahlgrim/Desktop/marquette/years/2016-2017/semester 2/Computer Hardware/gitRepo/Adder/Adder.srcs/sim_1/new/TEST_THIRTYTWOBIT_ADDER - MY_TEST.vhd:24]
ERROR: [VRFC 10-664] expression has 32 elements ; expected 16 [C:/Users/britt.ahlgrim/Desktop/marquette/years/2016-2017/semester 2/Computer Hardware/gitRepo/Adder/Adder.srcs/sim_1/new/TEST_THIRTYTWOBIT_ADDER - MY_TEST.vhd:25]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit test_thirtytwobit_adder in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/britt.ahlgrim/Desktop/marquette/years/2016-2017/semester 2/Computer Hardware/gitRepo/Adder/Adder.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/britt.ahlgrim/Desktop/marquette/years/2016-2017/semester 2/Computer Hardware/gitRepo/Adder/Adder.sim/sim_1/behav/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'TEST_THIRTYTWOBIT_ADDER' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/britt.ahlgrim/Desktop/marquette/years/2016-2017/semester 2/Computer Hardware/gitRepo/Adder/Adder.sim/sim_1/behav'
"xvhdl -m64 --relax -prj TEST_THIRTYTWOBIT_ADDER_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/britt.ahlgrim/Desktop/marquette/years/2016-2017/semester 2/Computer Hardware/gitRepo/Adder/Adder.srcs/sources_1/new/full_adder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity full_adder
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/britt.ahlgrim/Desktop/marquette/years/2016-2017/semester 2/Computer Hardware/gitRepo/Adder/Adder.srcs/sources_1/new/thirtytwobit_adder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity thirtytwobit_adder
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/britt.ahlgrim/Desktop/marquette/years/2016-2017/semester 2/Computer Hardware/gitRepo/Adder/Adder.srcs/sim_1/new/TEST_THIRTYTWOBIT_ADDER - MY_TEST.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TEST_THIRTYTWOBIT_ADDER
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/britt.ahlgrim/Desktop/marquette/years/2016-2017/semester 2/Computer Hardware/gitRepo/Adder/Adder.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 3e122a41cd4a4769936823dfda0e601b --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TEST_THIRTYTWOBIT_ADDER_behav xil_defaultlib.TEST_THIRTYTWOBIT_ADDER -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [C:/Users/britt.ahlgrim/Desktop/marquette/years/2016-2017/semester 2/Computer Hardware/gitRepo/Adder/Adder.srcs/sim_1/new/TEST_THIRTYTWOBIT_ADDER - MY_TEST.vhd:55]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture my_dataflow of entity xil_defaultlib.full_adder [full_adder_default]
Compiling architecture my_structure of entity xil_defaultlib.thirtytwobit_adder [thirtytwobit_adder_default]
Compiling architecture my_test of entity xil_defaultlib.test_thirtytwobit_adder
Built simulation snapshot TEST_THIRTYTWOBIT_ADDER_behav

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/britt.ahlgrim/Desktop/marquette/years/2016-2017/semester -notrace
couldn't read file "C:/Users/britt.ahlgrim/Desktop/marquette/years/2016-2017/semester": permission denied
INFO: [Common 17-206] Exiting Webtalk at Thu Apr 20 01:19:55 2017...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1814.242 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/britt.ahlgrim/Desktop/marquette/years/2016-2017/semester 2/Computer Hardware/gitRepo/Adder/Adder.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "TEST_THIRTYTWOBIT_ADDER_behav -key {Behavioral:sim_1:Functional:TEST_THIRTYTWOBIT_ADDER} -tclbatch {TEST_THIRTYTWOBIT_ADDER.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
source TEST_THIRTYTWOBIT_ADDER.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Error: Failed Case 1 - z
Time: 10 ns  Iteration: 0  Process: /TEST_THIRTYTWOBIT_ADDER/line__38  File: C:/Users/britt.ahlgrim/Desktop/marquette/years/2016-2017/semester 2/Computer Hardware/gitRepo/Adder/Adder.srcs/sim_1/new/TEST_THIRTYTWOBIT_ADDER - MY_TEST.vhd
Error: Failed Case 2 - z
Time: 60 ns  Iteration: 0  Process: /TEST_THIRTYTWOBIT_ADDER/line__38  File: C:/Users/britt.ahlgrim/Desktop/marquette/years/2016-2017/semester 2/Computer Hardware/gitRepo/Adder/Adder.srcs/sim_1/new/TEST_THIRTYTWOBIT_ADDER - MY_TEST.vhd
Error: Failed Case 1 - z
Time: 110 ns  Iteration: 0  Process: /TEST_THIRTYTWOBIT_ADDER/line__38  File: C:/Users/britt.ahlgrim/Desktop/marquette/years/2016-2017/semester 2/Computer Hardware/gitRepo/Adder/Adder.srcs/sim_1/new/TEST_THIRTYTWOBIT_ADDER - MY_TEST.vhd
Error: Failed Case 2 - z
Time: 160 ns  Iteration: 0  Process: /TEST_THIRTYTWOBIT_ADDER/line__38  File: C:/Users/britt.ahlgrim/Desktop/marquette/years/2016-2017/semester 2/Computer Hardware/gitRepo/Adder/Adder.srcs/sim_1/new/TEST_THIRTYTWOBIT_ADDER - MY_TEST.vhd
Error: Failed Case 1 - z
Time: 210 ns  Iteration: 0  Process: /TEST_THIRTYTWOBIT_ADDER/line__38  File: C:/Users/britt.ahlgrim/Desktop/marquette/years/2016-2017/semester 2/Computer Hardware/gitRepo/Adder/Adder.srcs/sim_1/new/TEST_THIRTYTWOBIT_ADDER - MY_TEST.vhd
Error: Failed Case 2 - z
Time: 260 ns  Iteration: 0  Process: /TEST_THIRTYTWOBIT_ADDER/line__38  File: C:/Users/britt.ahlgrim/Desktop/marquette/years/2016-2017/semester 2/Computer Hardware/gitRepo/Adder/Adder.srcs/sim_1/new/TEST_THIRTYTWOBIT_ADDER - MY_TEST.vhd
Error: Failed Case 1 - z
Time: 310 ns  Iteration: 0  Process: /TEST_THIRTYTWOBIT_ADDER/line__38  File: C:/Users/britt.ahlgrim/Desktop/marquette/years/2016-2017/semester 2/Computer Hardware/gitRepo/Adder/Adder.srcs/sim_1/new/TEST_THIRTYTWOBIT_ADDER - MY_TEST.vhd
Error: Failed Case 2 - z
Time: 360 ns  Iteration: 0  Process: /TEST_THIRTYTWOBIT_ADDER/line__38  File: C:/Users/britt.ahlgrim/Desktop/marquette/years/2016-2017/semester 2/Computer Hardware/gitRepo/Adder/Adder.srcs/sim_1/new/TEST_THIRTYTWOBIT_ADDER - MY_TEST.vhd
Error: Failed Case 1 - z
Time: 410 ns  Iteration: 0  Process: /TEST_THIRTYTWOBIT_ADDER/line__38  File: C:/Users/britt.ahlgrim/Desktop/marquette/years/2016-2017/semester 2/Computer Hardware/gitRepo/Adder/Adder.srcs/sim_1/new/TEST_THIRTYTWOBIT_ADDER - MY_TEST.vhd
Error: Failed Case 2 - z
Time: 460 ns  Iteration: 0  Process: /TEST_THIRTYTWOBIT_ADDER/line__38  File: C:/Users/britt.ahlgrim/Desktop/marquette/years/2016-2017/semester 2/Computer Hardware/gitRepo/Adder/Adder.srcs/sim_1/new/TEST_THIRTYTWOBIT_ADDER - MY_TEST.vhd
Error: Failed Case 1 - z
Time: 510 ns  Iteration: 0  Process: /TEST_THIRTYTWOBIT_ADDER/line__38  File: C:/Users/britt.ahlgrim/Desktop/marquette/years/2016-2017/semester 2/Computer Hardware/gitRepo/Adder/Adder.srcs/sim_1/new/TEST_THIRTYTWOBIT_ADDER - MY_TEST.vhd
Error: Failed Case 2 - z
Time: 560 ns  Iteration: 0  Process: /TEST_THIRTYTWOBIT_ADDER/line__38  File: C:/Users/britt.ahlgrim/Desktop/marquette/years/2016-2017/semester 2/Computer Hardware/gitRepo/Adder/Adder.srcs/sim_1/new/TEST_THIRTYTWOBIT_ADDER - MY_TEST.vhd
Error: Failed Case 1 - z
Time: 610 ns  Iteration: 0  Process: /TEST_THIRTYTWOBIT_ADDER/line__38  File: C:/Users/britt.ahlgrim/Desktop/marquette/years/2016-2017/semester 2/Computer Hardware/gitRepo/Adder/Adder.srcs/sim_1/new/TEST_THIRTYTWOBIT_ADDER - MY_TEST.vhd
Error: Failed Case 2 - z
Time: 660 ns  Iteration: 0  Process: /TEST_THIRTYTWOBIT_ADDER/line__38  File: C:/Users/britt.ahlgrim/Desktop/marquette/years/2016-2017/semester 2/Computer Hardware/gitRepo/Adder/Adder.srcs/sim_1/new/TEST_THIRTYTWOBIT_ADDER - MY_TEST.vhd
Error: Failed Case 1 - z
Time: 710 ns  Iteration: 0  Process: /TEST_THIRTYTWOBIT_ADDER/line__38  File: C:/Users/britt.ahlgrim/Desktop/marquette/years/2016-2017/semester 2/Computer Hardware/gitRepo/Adder/Adder.srcs/sim_1/new/TEST_THIRTYTWOBIT_ADDER - MY_TEST.vhd
Error: Failed Case 2 - z
Time: 760 ns  Iteration: 0  Process: /TEST_THIRTYTWOBIT_ADDER/line__38  File: C:/Users/britt.ahlgrim/Desktop/marquette/years/2016-2017/semester 2/Computer Hardware/gitRepo/Adder/Adder.srcs/sim_1/new/TEST_THIRTYTWOBIT_ADDER - MY_TEST.vhd
Error: Failed Case 1 - z
Time: 810 ns  Iteration: 0  Process: /TEST_THIRTYTWOBIT_ADDER/line__38  File: C:/Users/britt.ahlgrim/Desktop/marquette/years/2016-2017/semester 2/Computer Hardware/gitRepo/Adder/Adder.srcs/sim_1/new/TEST_THIRTYTWOBIT_ADDER - MY_TEST.vhd
Error: Failed Case 2 - z
Time: 860 ns  Iteration: 0  Process: /TEST_THIRTYTWOBIT_ADDER/line__38  File: C:/Users/britt.ahlgrim/Desktop/marquette/years/2016-2017/semester 2/Computer Hardware/gitRepo/Adder/Adder.srcs/sim_1/new/TEST_THIRTYTWOBIT_ADDER - MY_TEST.vhd
Error: Failed Case 1 - z
Time: 910 ns  Iteration: 0  Process: /TEST_THIRTYTWOBIT_ADDER/line__38  File: C:/Users/britt.ahlgrim/Desktop/marquette/years/2016-2017/semester 2/Computer Hardware/gitRepo/Adder/Adder.srcs/sim_1/new/TEST_THIRTYTWOBIT_ADDER - MY_TEST.vhd
Error: Failed Case 2 - z
Time: 960 ns  Iteration: 0  Process: /TEST_THIRTYTWOBIT_ADDER/line__38  File: C:/Users/britt.ahlgrim/Desktop/marquette/years/2016-2017/semester 2/Computer Hardware/gitRepo/Adder/Adder.srcs/sim_1/new/TEST_THIRTYTWOBIT_ADDER - MY_TEST.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TEST_THIRTYTWOBIT_ADDER_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 1814.242 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_project
create_project SingleCycleControlUnit {C:/Users/britt.ahlgrim/Desktop/marquette/years/2016-2017/semester 2/Computer Hardware/gitRepo/SingleCycleControlUnit} -part xc7a35tcpg236-1
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/britt.ahlgrim/Desktop/marquette/years/2016-2017/semester 2/Computer Hardware/gitRepo/SingleCycleControlUnit'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.4/data/ip'.
create_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1834.758 ; gain = 0.000
file mkdir C:/Users/britt.ahlgrim/Desktop/marquette/years/2016-2017/semester 2/Computer Hardware/gitRepo/SingleCycleControlUnit/SingleCycleControlUnit.srcs/sources_1/new
set_property target_language VHDL [current_project]
file mkdir C:/Users/britt.ahlgrim/Desktop/marquette/years/2016-2017/semester 2/Computer Hardware/gitRepo/SingleCycleControlUnit/SingleCycleControlUnit.srcs/sources_1/new
file mkdir C:/Users/britt.ahlgrim/Desktop/marquette/years/2016-2017/semester 2/Computer Hardware/gitRepo/SingleCycleControlUnit/SingleCycleControlUnit.srcs/sources_1/new
file mkdir {C:/Users/britt.ahlgrim/Desktop/marquette/years/2016-2017/semester 2/Computer Hardware/gitRepo/SingleCycleControlUnit/SingleCycleControlUnit.srcs/sources_1/new}
close [ open {C:/Users/britt.ahlgrim/Desktop/marquette/years/2016-2017/semester 2/Computer Hardware/gitRepo/SingleCycleControlUnit/SingleCycleControlUnit.srcs/sources_1/new/v.vhd} w ]
add_files {{C:/Users/britt.ahlgrim/Desktop/marquette/years/2016-2017/semester 2/Computer Hardware/gitRepo/SingleCycleControlUnit/SingleCycleControlUnit.srcs/sources_1/new/v.vhd}}
add_files -fileset constrs_1 -norecurse C:/Users/britt.ahlgrim/Downloads/Basys3_Master.xdc
add_files -norecurse {{C:/Users/britt.ahlgrim/Desktop/marquette/years/2016-2017/semester 2/Computer Hardware/gitRepo/SingleCycleControlUnit/SingleCycleControlUnit.srcs/sources_1/new/Control.vhd}}
file mkdir C:/Users/britt.ahlgrim/Desktop/marquette/years/2016-2017/semester 2/Computer Hardware/gitRepo/SingleCycleControlUnit/SingleCycleControlUnit.srcs/sim_1/new
file mkdir C:/Users/britt.ahlgrim/Desktop/marquette/years/2016-2017/semester 2/Computer Hardware/gitRepo/SingleCycleControlUnit/SingleCycleControlUnit.srcs/sim_1/new
file mkdir C:/Users/britt.ahlgrim/Desktop/marquette/years/2016-2017/semester 2/Computer Hardware/gitRepo/SingleCycleControlUnit/SingleCycleControlUnit.srcs/sim_1/new
file mkdir C:/Users/britt.ahlgrim/Desktop/marquette/years/2016-2017/semester 2/Computer Hardware/gitRepo/SingleCycleControlUnit/SingleCycleControlUnit.srcs/sim_1/new
file mkdir C:/Users/britt.ahlgrim/Desktop/marquette/years/2016-2017/semester 2/Computer Hardware/gitRepo/SingleCycleControlUnit/SingleCycleControlUnit.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
file mkdir C:/Users/britt.ahlgrim/Desktop/marquette/years/2016-2017/semester 2/Computer Hardware/gitRepo/SingleCycleControlUnit/SingleCycleControlUnit.srcs/sim_1/new
file mkdir {C:/Users/britt.ahlgrim/Desktop/marquette/years/2016-2017/semester 2/Computer Hardware/gitRepo/SingleCycleControlUnit/SingleCycleControlUnit.srcs/sim_1/new}
close [ open {C:/Users/britt.ahlgrim/Desktop/marquette/years/2016-2017/semester 2/Computer Hardware/gitRepo/SingleCycleControlUnit/SingleCycleControlUnit.srcs/sim_1/new/v.vhd} w ]
add_files -fileset sim_1 {{C:/Users/britt.ahlgrim/Desktop/marquette/years/2016-2017/semester 2/Computer Hardware/gitRepo/SingleCycleControlUnit/SingleCycleControlUnit.srcs/sim_1/new/v.vhd}}
update_compile_order -fileset sim_1
remove_files  -fileset sim_1 {{C:/Users/britt.ahlgrim/Desktop/marquette/years/2016-2017/semester 2/Computer Hardware/gitRepo/SingleCycleControlUnit/SingleCycleControlUnit.srcs/sim_1/new/v.vhd}}
update_compile_order -fileset sim_1
import_files
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'constrs_1'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'sources_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sources_1'
remove_files  {{C:/Users/britt.ahlgrim/Desktop/marquette/years/2016-2017/semester 2/Computer Hardware/gitRepo/SingleCycleControlUnit/SingleCycleControlUnit.srcs/sources_1/new/v.vhd}}
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse {{C:/Users/britt.ahlgrim/Desktop/marquette/years/2016-2017/semester 2/Computer Hardware/gitRepo/SingleCycleControlUnit/SingleCycleControlUnit.srcs/sim_1/new/Control_tb.vhd}}
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'control_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/britt.ahlgrim/Desktop/marquette/years/2016-2017/semester 2/Computer Hardware/gitRepo/SingleCycleControlUnit/SingleCycleControlUnit.sim/sim_1/behav'
"xvhdl -m64 --relax -prj control_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/britt.ahlgrim/Desktop/marquette/years/2016-2017/semester 2/Computer Hardware/gitRepo/SingleCycleControlUnit/SingleCycleControlUnit.srcs/sources_1/new/Control.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity control
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/britt.ahlgrim/Desktop/marquette/years/2016-2017/semester 2/Computer Hardware/gitRepo/SingleCycleControlUnit/SingleCycleControlUnit.srcs/sim_1/new/Control_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity control_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/britt.ahlgrim/Desktop/marquette/years/2016-2017/semester 2/Computer Hardware/gitRepo/SingleCycleControlUnit/SingleCycleControlUnit.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 6be62bf2c3f04a9f90e78233a8712f6a --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot control_tb_behav xil_defaultlib.control_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.std_logic_textio
Compiling package unisim.vcomponents
Compiling package ieee.numeric_std
Compiling architecture behavior of entity xil_defaultlib.control [control_default]
Compiling architecture behavior of entity xil_defaultlib.control_tb
Built simulation snapshot control_tb_behav

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/britt.ahlgrim/Desktop/marquette/years/2016-2017/semester -notrace
couldn't read file "C:/Users/britt.ahlgrim/Desktop/marquette/years/2016-2017/semester": permission denied
INFO: [Common 17-206] Exiting Webtalk at Thu Apr 20 01:27:29 2017...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1834.758 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/britt.ahlgrim/Desktop/marquette/years/2016-2017/semester 2/Computer Hardware/gitRepo/SingleCycleControlUnit/SingleCycleControlUnit.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "control_tb_behav -key {Behavioral:sim_1:Functional:control_tb} -tclbatch {control_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
source control_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'control_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 1834.758 ; gain = 0.000
