#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Wed Apr 20 18:42:21 2022
# Process ID: 19060
# Current directory: C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent6640 C:\Users\dodg\Desktop\4.sem\DE1\Project\morse_code_decoder\morse_code_decoder.xpr
# Log file: C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/vivado.log
# Journal file: C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.xpr
INFO: [Project 1-313] Project file moved from 'D:/prednasky a cviceni 4/DE1/github/digital-electronics-1/labs/Project/morse_code_decoder' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 1225.758 ; gain = 0.000
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_decoder' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_decoder_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.srcs/sources_1/new/decoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'decoder'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.srcs/sim_1/new/tb_decoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_decoder'
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.sim/sim_1/behav/xsim'
"xelab -wto f7ad4db2a22c462797f9dcab69135334 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_decoder_behav xil_defaultlib.tb_decoder -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto f7ad4db2a22c462797f9dcab69135334 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_decoder_behav xil_defaultlib.tb_decoder -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.decoder [decoder_default]
Compiling architecture testbench of entity xil_defaultlib.tb_decoder
Built simulation snapshot tb_decoder_behav

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.sim/sim_1/behav/xsim/xsim.dir/tb_decoder_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.sim/sim_1/behav/xsim/xsim.dir/tb_decoder_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Apr 20 18:43:08 2022. For additional details about this file, please refer to the WebTalk help file at E:/Xilinx/Vivado/2020.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Apr 20 18:43:08 2022...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 1225.758 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '13' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_decoder_behav -key {Behavioral:sim_1:Functional:tb_decoder} -tclbatch {tb_decoder.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_decoder.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10s
Note: Stimulus process started
Time: 0 ps  Iteration: 0  Process: /tb_decoder/p_stimulus  File: C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.srcs/sim_1/new/tb_decoder.vhd
Note: Stimulus process finished
Time: 514 ns  Iteration: 0  Process: /tb_decoder/p_stimulus  File: C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.srcs/sim_1/new/tb_decoder.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_decoder_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10s
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:23 . Memory (MB): peak = 1225.758 ; gain = 0.000
launch_runs synth_1 -jobs 6
[Wed Apr 20 18:57:06 2022] Launched synth_1...
Run output will be captured here: C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.runs/synth_1/runme.log
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a50ticsg324-1L
Top: top
INFO: [Device 21-403] Loading part xc7a50ticsg324-1L
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1262.086 ; gain = 36.328
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.srcs/sources_1/new/top.vhd:42]
INFO: [Synth 8-638] synthesizing module 'clock_enable' [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.srcs/sources_1/new/clock_enable.vhd:36]
	Parameter g_MAX bound to: 100000000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clock_enable' (1#1) [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.srcs/sources_1/new/clock_enable.vhd:36]
INFO: [Synth 8-638] synthesizing module 'cnt_up_down' [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.srcs/sources_1/new/counter.vhd:37]
	Parameter g_CNT_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'cnt_up_down' (2#1) [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.srcs/sources_1/new/counter.vhd:37]
INFO: [Synth 8-638] synthesizing module 'decoder' [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.srcs/sources_1/new/decoder.vhd:24]
WARNING: [Synth 8-614] signal 's_rst_o' is read in the process but is not in the sensitivity list [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.srcs/sources_1/new/decoder.vhd:30]
WARNING: [Synth 8-614] signal 's_shift_local' is read in the process but is not in the sensitivity list [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.srcs/sources_1/new/decoder.vhd:30]
WARNING: [Synth 8-614] signal 's_cnt_local' is read in the process but is not in the sensitivity list [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.srcs/sources_1/new/decoder.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'decoder' (3#1) [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.srcs/sources_1/new/decoder.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'top' (4#1) [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.srcs/sources_1/new/top.vhd:42]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1338.754 ; gain = 112.996
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1338.754 ; gain = 112.996
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1338.754 ; gain = 112.996
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1338.754 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1414.305 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 1533.312 ; gain = 307.555
11 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1533.312 ; gain = 307.555
close [ open C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.srcs/sources_1/new/edge_detector.vhd w ]
add_files C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.srcs/sources_1/new/edge_detector.vhd
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.srcs/sim_1/new/tb_edge_detector.vhd w ]
add_files -fileset sim_1 C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.srcs/sim_1/new/tb_edge_detector.vhd
update_compile_order -fileset sim_1
set_property top tb_clock_enable [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
set_property top tb_edge_detector [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1623.715 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_edge_detector' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_edge_detector_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.srcs/sources_1/new/edge_detector.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'edge_detector'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.srcs/sim_1/new/tb_edge_detector.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_edge_detector'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.sim/sim_1/behav/xsim'
"xelab -wto f7ad4db2a22c462797f9dcab69135334 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_edge_detector_behav xil_defaultlib.tb_edge_detector -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto f7ad4db2a22c462797f9dcab69135334 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_edge_detector_behav xil_defaultlib.tb_edge_detector -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.edge_detector [edge_detector_default]
Compiling architecture testbench of entity xil_defaultlib.tb_edge_detector
Built simulation snapshot tb_edge_detector_behav

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.sim/sim_1/behav/xsim/xsim.dir/tb_edge_detector_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1623.715 ; gain = 0.000
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-5357] 'elaborate' step aborted
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1623.715 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
INFO: [Common 17-344] 'relaunch_sim' was cancelled
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_edge_detector' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_edge_detector_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.sim/sim_1/behav/xsim'
"xelab -wto f7ad4db2a22c462797f9dcab69135334 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_edge_detector_behav xil_defaultlib.tb_edge_detector -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto f7ad4db2a22c462797f9dcab69135334 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_edge_detector_behav xil_defaultlib.tb_edge_detector -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_edge_detector_behav -key {Behavioral:sim_1:Functional:tb_edge_detector} -tclbatch {tb_edge_detector.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_edge_detector.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10s
Note: Stimulus process started
Time: 0 ps  Iteration: 0  Process: /tb_edge_detector/p_stimulus  File: C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.srcs/sim_1/new/tb_edge_detector.vhd
Note: Stimulus process finished
Time: 70 ns  Iteration: 0  Process: /tb_edge_detector/p_stimulus  File: C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.srcs/sim_1/new/tb_edge_detector.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_edge_detector_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10s
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1626.441 ; gain = 2.727
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1626.594 ; gain = 0.000
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_edge_detector' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_edge_detector_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.srcs/sources_1/new/edge_detector.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'edge_detector'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.srcs/sim_1/new/tb_edge_detector.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_edge_detector'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.sim/sim_1/behav/xsim'
"xelab -wto f7ad4db2a22c462797f9dcab69135334 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_edge_detector_behav xil_defaultlib.tb_edge_detector -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto f7ad4db2a22c462797f9dcab69135334 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_edge_detector_behav xil_defaultlib.tb_edge_detector -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.edge_detector [edge_detector_default]
Compiling architecture testbench of entity xil_defaultlib.tb_edge_detector
Built simulation snapshot tb_edge_detector_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_edge_detector_behav -key {Behavioral:sim_1:Functional:tb_edge_detector} -tclbatch {tb_edge_detector.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_edge_detector.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10s
Note: Stimulus process started
Time: 0 ps  Iteration: 0  Process: /tb_edge_detector/p_stimulus  File: C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.srcs/sim_1/new/tb_edge_detector.vhd
Note: Stimulus process finished
Time: 70 ns  Iteration: 0  Process: /tb_edge_detector/p_stimulus  File: C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.srcs/sim_1/new/tb_edge_detector.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_edge_detector_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10s
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1629.473 ; gain = 2.879
set_property -name {xsim.simulate.runtime} -value {1000ns} -objects [get_filesets sim_1]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\dodg\Desktop\4.sem\DE1\Project\morse_code_decoder\morse_code_decoder.srcs\sim_1\new\tb_decoder.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\dodg\Desktop\4.sem\DE1\Project\morse_code_decoder\morse_code_decoder.srcs\sources_1\new\decoder.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\dodg\Desktop\4.sem\DE1\Project\morse_code_decoder\morse_code_decoder.srcs\sources_1\new\top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\dodg\Desktop\4.sem\DE1\Project\morse_code_decoder\morse_code_decoder.srcs\sources_1\new\edge_detector.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\dodg\Desktop\4.sem\DE1\Project\morse_code_decoder\morse_code_decoder.srcs\sim_1\new\tb_clock_enable.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\dodg\Desktop\4.sem\DE1\Project\morse_code_decoder\morse_code_decoder.srcs\sources_1\new\counter.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\dodg\Desktop\4.sem\DE1\Project\morse_code_decoder\morse_code_decoder.srcs\sim_1\new\tb_edge_detector.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\dodg\Desktop\4.sem\DE1\Project\morse_code_decoder\morse_code_decoder.srcs\sim_1\new\tb_decoder.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\dodg\Desktop\4.sem\DE1\Project\morse_code_decoder\morse_code_decoder.srcs\sources_1\new\decoder.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\dodg\Desktop\4.sem\DE1\Project\morse_code_decoder\morse_code_decoder.srcs\sources_1\new\top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\dodg\Desktop\4.sem\DE1\Project\morse_code_decoder\morse_code_decoder.srcs\sources_1\new\edge_detector.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\dodg\Desktop\4.sem\DE1\Project\morse_code_decoder\morse_code_decoder.srcs\sim_1\new\tb_clock_enable.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\dodg\Desktop\4.sem\DE1\Project\morse_code_decoder\morse_code_decoder.srcs\sources_1\new\counter.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\dodg\Desktop\4.sem\DE1\Project\morse_code_decoder\morse_code_decoder.srcs\sim_1\new\tb_edge_detector.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\dodg\Desktop\4.sem\DE1\Project\morse_code_decoder\morse_code_decoder.srcs\sim_1\new\tb_decoder.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\dodg\Desktop\4.sem\DE1\Project\morse_code_decoder\morse_code_decoder.srcs\sources_1\new\decoder.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\dodg\Desktop\4.sem\DE1\Project\morse_code_decoder\morse_code_decoder.srcs\sources_1\new\top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\dodg\Desktop\4.sem\DE1\Project\morse_code_decoder\morse_code_decoder.srcs\sources_1\new\edge_detector.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\dodg\Desktop\4.sem\DE1\Project\morse_code_decoder\morse_code_decoder.srcs\sim_1\new\tb_clock_enable.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\dodg\Desktop\4.sem\DE1\Project\morse_code_decoder\morse_code_decoder.srcs\sources_1\new\counter.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\dodg\Desktop\4.sem\DE1\Project\morse_code_decoder\morse_code_decoder.srcs\sim_1\new\tb_edge_detector.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\dodg\Desktop\4.sem\DE1\Project\morse_code_decoder\morse_code_decoder.srcs\sim_1\new\tb_decoder.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\dodg\Desktop\4.sem\DE1\Project\morse_code_decoder\morse_code_decoder.srcs\sources_1\new\decoder.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\dodg\Desktop\4.sem\DE1\Project\morse_code_decoder\morse_code_decoder.srcs\sources_1\new\top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\dodg\Desktop\4.sem\DE1\Project\morse_code_decoder\morse_code_decoder.srcs\sources_1\new\edge_detector.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\dodg\Desktop\4.sem\DE1\Project\morse_code_decoder\morse_code_decoder.srcs\sim_1\new\tb_clock_enable.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\dodg\Desktop\4.sem\DE1\Project\morse_code_decoder\morse_code_decoder.srcs\sources_1\new\counter.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\dodg\Desktop\4.sem\DE1\Project\morse_code_decoder\morse_code_decoder.srcs\sim_1\new\tb_edge_detector.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\dodg\Desktop\4.sem\DE1\Project\morse_code_decoder\morse_code_decoder.srcs\sim_1\new\tb_decoder.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\dodg\Desktop\4.sem\DE1\Project\morse_code_decoder\morse_code_decoder.srcs\sources_1\new\decoder.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\dodg\Desktop\4.sem\DE1\Project\morse_code_decoder\morse_code_decoder.srcs\sources_1\new\top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\dodg\Desktop\4.sem\DE1\Project\morse_code_decoder\morse_code_decoder.srcs\sources_1\new\edge_detector.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\dodg\Desktop\4.sem\DE1\Project\morse_code_decoder\morse_code_decoder.srcs\sim_1\new\tb_clock_enable.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\dodg\Desktop\4.sem\DE1\Project\morse_code_decoder\morse_code_decoder.srcs\sources_1\new\counter.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\dodg\Desktop\4.sem\DE1\Project\morse_code_decoder\morse_code_decoder.srcs\sim_1\new\tb_edge_detector.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\dodg\Desktop\4.sem\DE1\Project\morse_code_decoder\morse_code_decoder.srcs\sim_1\new\tb_decoder.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\dodg\Desktop\4.sem\DE1\Project\morse_code_decoder\morse_code_decoder.srcs\sources_1\new\decoder.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\dodg\Desktop\4.sem\DE1\Project\morse_code_decoder\morse_code_decoder.srcs\sources_1\new\top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\dodg\Desktop\4.sem\DE1\Project\morse_code_decoder\morse_code_decoder.srcs\sources_1\new\edge_detector.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\dodg\Desktop\4.sem\DE1\Project\morse_code_decoder\morse_code_decoder.srcs\sim_1\new\tb_clock_enable.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\dodg\Desktop\4.sem\DE1\Project\morse_code_decoder\morse_code_decoder.srcs\sources_1\new\counter.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\dodg\Desktop\4.sem\DE1\Project\morse_code_decoder\morse_code_decoder.srcs\sim_1\new\tb_edge_detector.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_edge_detector' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_edge_detector_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.srcs/sources_1/new/edge_detector.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'edge_detector'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.srcs/sim_1/new/tb_edge_detector.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_edge_detector'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.sim/sim_1/behav/xsim'
"xelab -wto f7ad4db2a22c462797f9dcab69135334 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_edge_detector_behav xil_defaultlib.tb_edge_detector -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto f7ad4db2a22c462797f9dcab69135334 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_edge_detector_behav xil_defaultlib.tb_edge_detector -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.edge_detector [edge_detector_default]
Compiling architecture testbench of entity xil_defaultlib.tb_edge_detector
Built simulation snapshot tb_edge_detector_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
Note: Stimulus process started
Time: 0 ps  Iteration: 0  Process: /tb_edge_detector/p_stimulus  File: C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.srcs/sim_1/new/tb_edge_detector.vhd
Note: Stimulus process finished
Time: 70 ns  Iteration: 0  Process: /tb_edge_detector/p_stimulus  File: C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.srcs/sim_1/new/tb_edge_detector.vhd
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1636.738 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_edge_detector' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_edge_detector_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.srcs/sim_1/new/tb_edge_detector.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_edge_detector'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.sim/sim_1/behav/xsim'
"xelab -wto f7ad4db2a22c462797f9dcab69135334 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_edge_detector_behav xil_defaultlib.tb_edge_detector -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto f7ad4db2a22c462797f9dcab69135334 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_edge_detector_behav xil_defaultlib.tb_edge_detector -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.edge_detector [edge_detector_default]
Compiling architecture testbench of entity xil_defaultlib.tb_edge_detector
Built simulation snapshot tb_edge_detector_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
Note: Stimulus process started
Time: 0 ps  Iteration: 0  Process: /tb_edge_detector/p_stimulus  File: C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.srcs/sim_1/new/tb_edge_detector.vhd
Note: Stimulus process finished
Time: 75 ns  Iteration: 0  Process: /tb_edge_detector/p_stimulus  File: C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.srcs/sim_1/new/tb_edge_detector.vhd
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1638.285 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_edge_detector' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_edge_detector_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.srcs/sim_1/new/tb_edge_detector.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_edge_detector'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.sim/sim_1/behav/xsim'
"xelab -wto f7ad4db2a22c462797f9dcab69135334 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_edge_detector_behav xil_defaultlib.tb_edge_detector -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto f7ad4db2a22c462797f9dcab69135334 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_edge_detector_behav xil_defaultlib.tb_edge_detector -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.edge_detector [edge_detector_default]
Compiling architecture testbench of entity xil_defaultlib.tb_edge_detector
Built simulation snapshot tb_edge_detector_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
Note: Stimulus process started
Time: 0 ps  Iteration: 0  Process: /tb_edge_detector/p_stimulus  File: C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.srcs/sim_1/new/tb_edge_detector.vhd
Note: Stimulus process finished
Time: 73 ns  Iteration: 0  Process: /tb_edge_detector/p_stimulus  File: C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.srcs/sim_1/new/tb_edge_detector.vhd
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2420.465 ; gain = 0.000
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property top tb_decoder [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_decoder' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_decoder_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.srcs/sources_1/new/edge_detector.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'edge_detector'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.srcs/sources_1/new/decoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'decoder'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.srcs/sim_1/new/tb_decoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_decoder'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.sim/sim_1/behav/xsim'
"xelab -wto f7ad4db2a22c462797f9dcab69135334 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_decoder_behav xil_defaultlib.tb_decoder -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto f7ad4db2a22c462797f9dcab69135334 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_decoder_behav xil_defaultlib.tb_decoder -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.edge_detector [edge_detector_default]
Compiling architecture behavioral of entity xil_defaultlib.decoder [decoder_default]
Compiling architecture testbench of entity xil_defaultlib.tb_decoder
Built simulation snapshot tb_decoder_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_decoder_behav -key {Behavioral:sim_1:Functional:tb_decoder} -tclbatch {tb_decoder.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_decoder.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Note: Stimulus process started
Time: 0 ps  Iteration: 0  Process: /tb_decoder/p_stimulus  File: C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.srcs/sim_1/new/tb_decoder.vhd
Note: Stimulus process finished
Time: 514 ns  Iteration: 0  Process: /tb_decoder/p_stimulus  File: C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.srcs/sim_1/new/tb_decoder.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_decoder_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2420.465 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_decoder' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_decoder_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.srcs/sim_1/new/tb_decoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_decoder'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.sim/sim_1/behav/xsim'
"xelab -wto f7ad4db2a22c462797f9dcab69135334 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_decoder_behav xil_defaultlib.tb_decoder -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto f7ad4db2a22c462797f9dcab69135334 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_decoder_behav xil_defaultlib.tb_decoder -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.edge_detector [edge_detector_default]
Compiling architecture behavioral of entity xil_defaultlib.decoder [decoder_default]
Compiling architecture testbench of entity xil_defaultlib.tb_decoder
Built simulation snapshot tb_decoder_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
Note: Stimulus process started
Time: 0 ps  Iteration: 0  Process: /tb_decoder/p_stimulus  File: C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.srcs/sim_1/new/tb_decoder.vhd
Note: Stimulus process finished
Time: 514 ns  Iteration: 0  Process: /tb_decoder/p_stimulus  File: C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.srcs/sim_1/new/tb_decoder.vhd
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 2420.465 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_decoder' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_decoder_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.srcs/sources_1/new/edge_detector.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'edge_detector'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.srcs/sources_1/new/decoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'decoder'
ERROR: [VRFC 10-3353] formal port 'rst' has no actual or default value [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.srcs/sources_1/new/decoder.vhd:31]
ERROR: [VRFC 10-3782] unit 'behavioral' ignored due to previous errors [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.srcs/sources_1/new/decoder.vhd:24]
INFO: [VRFC 10-3070] VHDL file 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.srcs/sources_1/new/decoder.vhd' ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_decoder' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_decoder_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.srcs/sources_1/new/edge_detector.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'edge_detector'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.srcs/sources_1/new/decoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'decoder'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.srcs/sim_1/new/tb_decoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_decoder'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.sim/sim_1/behav/xsim'
"xelab -wto f7ad4db2a22c462797f9dcab69135334 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_decoder_behav xil_defaultlib.tb_decoder -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto f7ad4db2a22c462797f9dcab69135334 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_decoder_behav xil_defaultlib.tb_decoder -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.edge_detector [edge_detector_default]
Compiling architecture behavioral of entity xil_defaultlib.decoder [decoder_default]
Compiling architecture testbench of entity xil_defaultlib.tb_decoder
Built simulation snapshot tb_decoder_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
Note: Stimulus process started
Time: 0 ps  Iteration: 0  Process: /tb_decoder/p_stimulus  File: C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.srcs/sim_1/new/tb_decoder.vhd
Note: Stimulus process finished
Time: 514 ns  Iteration: 0  Process: /tb_decoder/p_stimulus  File: C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.srcs/sim_1/new/tb_decoder.vhd
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2420.465 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.srcs/sources_1/new/top.vhd:42]
INFO: [Synth 8-638] synthesizing module 'clock_enable' [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.srcs/sources_1/new/clock_enable.vhd:36]
	Parameter g_MAX bound to: 100000000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clock_enable' (1#1) [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.srcs/sources_1/new/clock_enable.vhd:36]
INFO: [Synth 8-638] synthesizing module 'cnt_up_down' [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.srcs/sources_1/new/counter.vhd:37]
	Parameter g_CNT_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'cnt_up_down' (2#1) [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.srcs/sources_1/new/counter.vhd:37]
INFO: [Synth 8-638] synthesizing module 'decoder' [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.srcs/sources_1/new/decoder.vhd:24]
INFO: [Synth 8-638] synthesizing module 'edge_detector' [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.srcs/sources_1/new/edge_detector.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'edge_detector' (3#1) [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.srcs/sources_1/new/edge_detector.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'decoder' (4#1) [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.srcs/sources_1/new/decoder.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'top' (5#1) [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.srcs/sources_1/new/top.vhd:42]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2420.465 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2420.465 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2420.465 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2420.465 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 2420.465 ; gain = 0.000
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2420.465 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.srcs/sources_1/new/top.vhd:42]
INFO: [Synth 8-638] synthesizing module 'clock_enable' [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.srcs/sources_1/new/clock_enable.vhd:36]
	Parameter g_MAX bound to: 100000000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clock_enable' (1#1) [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.srcs/sources_1/new/clock_enable.vhd:36]
INFO: [Synth 8-638] synthesizing module 'cnt_up_down' [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.srcs/sources_1/new/counter.vhd:37]
	Parameter g_CNT_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'cnt_up_down' (2#1) [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.srcs/sources_1/new/counter.vhd:37]
INFO: [Synth 8-638] synthesizing module 'decoder' [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.srcs/sources_1/new/decoder.vhd:24]
INFO: [Synth 8-638] synthesizing module 'edge_detector' [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.srcs/sources_1/new/edge_detector.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'edge_detector' (3#1) [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.srcs/sources_1/new/edge_detector.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'decoder' (4#1) [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.srcs/sources_1/new/decoder.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'top' (5#1) [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.srcs/sources_1/new/top.vhd:42]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2420.465 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2420.465 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2420.465 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2420.465 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 2420.465 ; gain = 0.000
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2420.465 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.srcs/sources_1/new/top.vhd:42]
INFO: [Synth 8-638] synthesizing module 'clock_enable' [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.srcs/sources_1/new/clock_enable.vhd:36]
	Parameter g_MAX bound to: 100000000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clock_enable' (1#1) [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.srcs/sources_1/new/clock_enable.vhd:36]
INFO: [Synth 8-638] synthesizing module 'cnt_up_down' [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.srcs/sources_1/new/counter.vhd:37]
	Parameter g_CNT_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'cnt_up_down' (2#1) [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.srcs/sources_1/new/counter.vhd:37]
INFO: [Synth 8-638] synthesizing module 'decoder' [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.srcs/sources_1/new/decoder.vhd:24]
INFO: [Synth 8-638] synthesizing module 'edge_detector' [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.srcs/sources_1/new/edge_detector.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'edge_detector' (3#1) [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.srcs/sources_1/new/edge_detector.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'decoder' (4#1) [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.srcs/sources_1/new/decoder.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'top' (5#1) [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.srcs/sources_1/new/top.vhd:42]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2420.465 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2420.465 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2420.465 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2420.465 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 2420.465 ; gain = 0.000
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2420.465 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.srcs/sources_1/new/top.vhd:42]
INFO: [Synth 8-638] synthesizing module 'clock_enable' [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.srcs/sources_1/new/clock_enable.vhd:36]
	Parameter g_MAX bound to: 100000000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clock_enable' (1#1) [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.srcs/sources_1/new/clock_enable.vhd:36]
INFO: [Synth 8-638] synthesizing module 'cnt_up_down' [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.srcs/sources_1/new/counter.vhd:37]
	Parameter g_CNT_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'cnt_up_down' (2#1) [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.srcs/sources_1/new/counter.vhd:37]
INFO: [Synth 8-638] synthesizing module 'decoder' [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.srcs/sources_1/new/decoder.vhd:24]
INFO: [Synth 8-638] synthesizing module 'edge_detector' [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.srcs/sources_1/new/edge_detector.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'edge_detector' (3#1) [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.srcs/sources_1/new/edge_detector.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'decoder' (4#1) [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.srcs/sources_1/new/decoder.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'top' (5#1) [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.srcs/sources_1/new/top.vhd:42]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2420.465 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2420.465 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2420.465 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2420.465 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 2420.465 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_decoder' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_decoder_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.srcs/sources_1/new/decoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'decoder'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.srcs/sim_1/new/tb_decoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_decoder'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.sim/sim_1/behav/xsim'
"xelab -wto f7ad4db2a22c462797f9dcab69135334 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_decoder_behav xil_defaultlib.tb_decoder -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto f7ad4db2a22c462797f9dcab69135334 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_decoder_behav xil_defaultlib.tb_decoder -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.edge_detector [edge_detector_default]
Compiling architecture behavioral of entity xil_defaultlib.decoder [decoder_default]
Compiling architecture testbench of entity xil_defaultlib.tb_decoder
Built simulation snapshot tb_decoder_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
Note: Stimulus process started
Time: 0 ps  Iteration: 0  Process: /tb_decoder/p_stimulus  File: C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.srcs/sim_1/new/tb_decoder.vhd
Note: Stimulus process finished
Time: 574 ns  Iteration: 0  Process: /tb_decoder/p_stimulus  File: C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.srcs/sim_1/new/tb_decoder.vhd
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 2420.465 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_decoder' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_decoder_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.srcs/sim_1/new/tb_decoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_decoder'
ERROR: [VRFC 10-4982] syntax error near 'for900' [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.srcs/sim_1/new/tb_decoder.vhd:89]
ERROR: [VRFC 10-1471] type error near ns ; current type time; expected type  void [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.srcs/sim_1/new/tb_decoder.vhd:89]
ERROR: [VRFC 10-3782] unit 'testbench' ignored due to previous errors [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.srcs/sim_1/new/tb_decoder.vhd:25]
INFO: [VRFC 10-3070] VHDL file 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.srcs/sim_1/new/tb_decoder.vhd' ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_decoder' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_decoder_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.srcs/sim_1/new/tb_decoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_decoder'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.sim/sim_1/behav/xsim'
"xelab -wto f7ad4db2a22c462797f9dcab69135334 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_decoder_behav xil_defaultlib.tb_decoder -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto f7ad4db2a22c462797f9dcab69135334 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_decoder_behav xil_defaultlib.tb_decoder -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.edge_detector [edge_detector_default]
Compiling architecture behavioral of entity xil_defaultlib.decoder [decoder_default]
Compiling architecture testbench of entity xil_defaultlib.tb_decoder
Built simulation snapshot tb_decoder_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
Note: Stimulus process started
Time: 0 ps  Iteration: 0  Process: /tb_decoder/p_stimulus  File: C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.srcs/sim_1/new/tb_decoder.vhd
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 3098.367 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_decoder' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_decoder_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.srcs/sim_1/new/tb_decoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_decoder'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.sim/sim_1/behav/xsim'
"xelab -wto f7ad4db2a22c462797f9dcab69135334 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_decoder_behav xil_defaultlib.tb_decoder -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto f7ad4db2a22c462797f9dcab69135334 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_decoder_behav xil_defaultlib.tb_decoder -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.edge_detector [edge_detector_default]
Compiling architecture behavioral of entity xil_defaultlib.decoder [decoder_default]
Compiling architecture testbench of entity xil_defaultlib.tb_decoder
Built simulation snapshot tb_decoder_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
Note: Stimulus process started
Time: 0 ps  Iteration: 0  Process: /tb_decoder/p_stimulus  File: C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.srcs/sim_1/new/tb_decoder.vhd
Note: Stimulus process finished
Time: 574 ns  Iteration: 0  Process: /tb_decoder/p_stimulus  File: C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.srcs/sim_1/new/tb_decoder.vhd
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 3107.570 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_decoder' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_decoder_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.srcs/sources_1/new/decoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'decoder'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.srcs/sim_1/new/tb_decoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_decoder'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.sim/sim_1/behav/xsim'
"xelab -wto f7ad4db2a22c462797f9dcab69135334 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_decoder_behav xil_defaultlib.tb_decoder -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto f7ad4db2a22c462797f9dcab69135334 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_decoder_behav xil_defaultlib.tb_decoder -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.edge_detector [edge_detector_default]
Compiling architecture behavioral of entity xil_defaultlib.decoder [decoder_default]
Compiling architecture testbench of entity xil_defaultlib.tb_decoder
Built simulation snapshot tb_decoder_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
Note: Stimulus process started
Time: 0 ps  Iteration: 0  Process: /tb_decoder/p_stimulus  File: C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.srcs/sim_1/new/tb_decoder.vhd
Note: Stimulus process finished
Time: 574 ns  Iteration: 0  Process: /tb_decoder/p_stimulus  File: C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.srcs/sim_1/new/tb_decoder.vhd
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 3107.570 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_decoder' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_decoder_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.srcs/sim_1/new/tb_decoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_decoder'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.sim/sim_1/behav/xsim'
"xelab -wto f7ad4db2a22c462797f9dcab69135334 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_decoder_behav xil_defaultlib.tb_decoder -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto f7ad4db2a22c462797f9dcab69135334 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_decoder_behav xil_defaultlib.tb_decoder -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.edge_detector [edge_detector_default]
Compiling architecture behavioral of entity xil_defaultlib.decoder [decoder_default]
Compiling architecture testbench of entity xil_defaultlib.tb_decoder
Built simulation snapshot tb_decoder_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
Note: Stimulus process started
Time: 0 ps  Iteration: 0  Process: /tb_decoder/p_stimulus  File: C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.srcs/sim_1/new/tb_decoder.vhd
Note: Stimulus process finished
Time: 577 ns  Iteration: 0  Process: /tb_decoder/p_stimulus  File: C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.srcs/sim_1/new/tb_decoder.vhd
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 3107.570 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_decoder' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_decoder_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.srcs/sim_1/new/tb_decoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_decoder'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.sim/sim_1/behav/xsim'
"xelab -wto f7ad4db2a22c462797f9dcab69135334 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_decoder_behav xil_defaultlib.tb_decoder -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto f7ad4db2a22c462797f9dcab69135334 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_decoder_behav xil_defaultlib.tb_decoder -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.edge_detector [edge_detector_default]
Compiling architecture behavioral of entity xil_defaultlib.decoder [decoder_default]
Compiling architecture testbench of entity xil_defaultlib.tb_decoder
Built simulation snapshot tb_decoder_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
Note: Stimulus process started
Time: 0 ps  Iteration: 0  Process: /tb_decoder/p_stimulus  File: C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.srcs/sim_1/new/tb_decoder.vhd
Note: Stimulus process finished
Time: 582 ns  Iteration: 0  Process: /tb_decoder/p_stimulus  File: C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.srcs/sim_1/new/tb_decoder.vhd
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 3107.570 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_decoder' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_decoder_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.srcs/sim_1/new/tb_decoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_decoder'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.sim/sim_1/behav/xsim'
"xelab -wto f7ad4db2a22c462797f9dcab69135334 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_decoder_behav xil_defaultlib.tb_decoder -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto f7ad4db2a22c462797f9dcab69135334 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_decoder_behav xil_defaultlib.tb_decoder -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.edge_detector [edge_detector_default]
Compiling architecture behavioral of entity xil_defaultlib.decoder [decoder_default]
Compiling architecture testbench of entity xil_defaultlib.tb_decoder
Built simulation snapshot tb_decoder_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
Note: Stimulus process started
Time: 0 ps  Iteration: 0  Process: /tb_decoder/p_stimulus  File: C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.srcs/sim_1/new/tb_decoder.vhd
Note: Stimulus process finished
Time: 562 ns  Iteration: 0  Process: /tb_decoder/p_stimulus  File: C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.srcs/sim_1/new/tb_decoder.vhd
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 3107.570 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_decoder' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_decoder_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.srcs/sim_1/new/tb_decoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_decoder'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.sim/sim_1/behav/xsim'
"xelab -wto f7ad4db2a22c462797f9dcab69135334 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_decoder_behav xil_defaultlib.tb_decoder -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto f7ad4db2a22c462797f9dcab69135334 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_decoder_behav xil_defaultlib.tb_decoder -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.edge_detector [edge_detector_default]
Compiling architecture behavioral of entity xil_defaultlib.decoder [decoder_default]
Compiling architecture testbench of entity xil_defaultlib.tb_decoder
Built simulation snapshot tb_decoder_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
Note: Stimulus process started
Time: 0 ps  Iteration: 0  Process: /tb_decoder/p_stimulus  File: C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.srcs/sim_1/new/tb_decoder.vhd
Note: Stimulus process finished
Time: 572 ns  Iteration: 0  Process: /tb_decoder/p_stimulus  File: C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.srcs/sim_1/new/tb_decoder.vhd
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 3107.570 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_decoder' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_decoder_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.srcs/sim_1/new/tb_decoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_decoder'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.sim/sim_1/behav/xsim'
"xelab -wto f7ad4db2a22c462797f9dcab69135334 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_decoder_behav xil_defaultlib.tb_decoder -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto f7ad4db2a22c462797f9dcab69135334 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_decoder_behav xil_defaultlib.tb_decoder -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.edge_detector [edge_detector_default]
Compiling architecture behavioral of entity xil_defaultlib.decoder [decoder_default]
Compiling architecture testbench of entity xil_defaultlib.tb_decoder
Built simulation snapshot tb_decoder_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
Note: Stimulus process started
Time: 0 ps  Iteration: 0  Process: /tb_decoder/p_stimulus  File: C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.srcs/sim_1/new/tb_decoder.vhd
Note: Stimulus process finished
Time: 562 ns  Iteration: 0  Process: /tb_decoder/p_stimulus  File: C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.srcs/sim_1/new/tb_decoder.vhd
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 3107.570 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_decoder' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_decoder_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.srcs/sim_1/new/tb_decoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_decoder'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.sim/sim_1/behav/xsim'
"xelab -wto f7ad4db2a22c462797f9dcab69135334 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_decoder_behav xil_defaultlib.tb_decoder -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto f7ad4db2a22c462797f9dcab69135334 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_decoder_behav xil_defaultlib.tb_decoder -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.edge_detector [edge_detector_default]
Compiling architecture behavioral of entity xil_defaultlib.decoder [decoder_default]
Compiling architecture testbench of entity xil_defaultlib.tb_decoder
Built simulation snapshot tb_decoder_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
Note: Stimulus process started
Time: 0 ps  Iteration: 0  Process: /tb_decoder/p_stimulus  File: C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.srcs/sim_1/new/tb_decoder.vhd
Note: Stimulus process finished
Time: 100 ns  Iteration: 0  Process: /tb_decoder/p_stimulus  File: C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.srcs/sim_1/new/tb_decoder.vhd
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 3140.398 ; gain = 0.000
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3140.398 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.srcs/sources_1/new/top.vhd:42]
INFO: [Synth 8-638] synthesizing module 'clock_enable' [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.srcs/sources_1/new/clock_enable.vhd:36]
	Parameter g_MAX bound to: 100000000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clock_enable' (1#1) [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.srcs/sources_1/new/clock_enable.vhd:36]
INFO: [Synth 8-638] synthesizing module 'cnt_up_down' [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.srcs/sources_1/new/counter.vhd:37]
	Parameter g_CNT_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'cnt_up_down' (2#1) [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.srcs/sources_1/new/counter.vhd:37]
INFO: [Synth 8-638] synthesizing module 'decoder' [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.srcs/sources_1/new/decoder.vhd:24]
INFO: [Synth 8-638] synthesizing module 'edge_detector' [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.srcs/sources_1/new/edge_detector.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'edge_detector' (3#1) [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.srcs/sources_1/new/edge_detector.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'decoder' (4#1) [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.srcs/sources_1/new/decoder.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'top' (5#1) [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.srcs/sources_1/new/top.vhd:42]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3140.398 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3140.398 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3140.398 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3140.398 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 3140.398 ; gain = 0.000
update_compile_order -fileset sources_1
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3140.398 ; gain = 0.000
---------------------------------------------------------------------------------
ERROR: [Synth 8-2715] syntax error near cnt_i [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.srcs/sources_1/new/top.vhd:85]
ERROR: [Synth 8-2029] formal clk has no actual or default value [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.srcs/sources_1/new/top.vhd:79]
INFO: [Synth 8-994] clk is declared here [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.srcs/sources_1/new/decoder.vhd:12]
INFO: [Synth 8-994] rst is declared here [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.srcs/sources_1/new/decoder.vhd:13]
INFO: [Synth 8-994] over_flow_i is declared here [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.srcs/sources_1/new/decoder.vhd:15]
INFO: [Synth 8-994] cnt_i is declared here [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.srcs/sources_1/new/decoder.vhd:16]
INFO: [Synth 8-994] ed_fall_i is declared here [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.srcs/sources_1/new/decoder.vhd:17]
INFO: [Synth 8-2810] unit behavioral ignored due to previous errors [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.srcs/sources_1/new/top.vhd:42]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3140.398 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3140.398 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.srcs/sources_1/new/top.vhd:42]
INFO: [Synth 8-638] synthesizing module 'clock_enable' [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.srcs/sources_1/new/clock_enable.vhd:36]
	Parameter g_MAX bound to: 100000000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clock_enable' (1#1) [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.srcs/sources_1/new/clock_enable.vhd:36]
INFO: [Synth 8-638] synthesizing module 'cnt_up_down' [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.srcs/sources_1/new/counter.vhd:37]
	Parameter g_CNT_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'cnt_up_down' (2#1) [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.srcs/sources_1/new/counter.vhd:37]
INFO: [Synth 8-638] synthesizing module 'decoder' [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.srcs/sources_1/new/decoder.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'decoder' (3#1) [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.srcs/sources_1/new/decoder.vhd:25]
INFO: [Synth 8-638] synthesizing module 'edge_detector' [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.srcs/sources_1/new/edge_detector.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'edge_detector' (4#1) [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.srcs/sources_1/new/edge_detector.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'top' (5#1) [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.srcs/sources_1/new/top.vhd:42]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3140.398 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3140.398 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3140.398 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3140.398 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 3140.398 ; gain = 0.000
close_design
set_property -name {xsim.simulate.runtime} -value {5s} -objects [get_filesets sim_1]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_decoder' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_decoder_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.srcs/sources_1/new/decoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'decoder'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.srcs/sim_1/new/tb_decoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_decoder'
ERROR: [VRFC 10-719] formal port/generic <btnc_i> is not declared in <decoder> [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.srcs/sim_1/new/tb_decoder.vhd:47]
ERROR: [VRFC 10-3353] formal port 'over_flow_i' has no actual or default value [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.srcs/sim_1/new/tb_decoder.vhd:43]
ERROR: [VRFC 10-3782] unit 'testbench' ignored due to previous errors [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.srcs/sim_1/new/tb_decoder.vhd:25]
INFO: [VRFC 10-3070] VHDL file 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.srcs/sim_1/new/tb_decoder.vhd' ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_decoder' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_decoder_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.srcs/sources_1/new/decoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'decoder'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.srcs/sim_1/new/tb_decoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_decoder'
ERROR: [VRFC 10-719] formal port/generic <btnc_i> is not declared in <decoder> [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.srcs/sim_1/new/tb_decoder.vhd:47]
ERROR: [VRFC 10-3353] formal port 'over_flow_i' has no actual or default value [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.srcs/sim_1/new/tb_decoder.vhd:43]
ERROR: [VRFC 10-3782] unit 'testbench' ignored due to previous errors [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.srcs/sim_1/new/tb_decoder.vhd:25]
INFO: [VRFC 10-3070] VHDL file 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.srcs/sim_1/new/tb_decoder.vhd' ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
set_property top tb_top [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_top_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.srcs/sources_1/new/clock_enable.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'clock_enable'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.srcs/sources_1/new/counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'cnt_up_down'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.srcs/sources_1/new/decoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'decoder'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.srcs/sources_1/new/top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.srcs/sim_1/new/tb_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_top'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.sim/sim_1/behav/xsim'
"xelab -wto f7ad4db2a22c462797f9dcab69135334 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto f7ad4db2a22c462797f9dcab69135334 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.clock_enable [\clock_enable(g_max=100000000)\]
Compiling architecture behavioral of entity xil_defaultlib.cnt_up_down [cnt_up_down_default]
Compiling architecture behavioral of entity xil_defaultlib.decoder [decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.edge_detector [edge_detector_default]
Compiling architecture behavioral of entity xil_defaultlib.top [top_default]
Compiling architecture testbench of entity xil_defaultlib.tb_top
Built simulation snapshot tb_top_behav

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.sim/sim_1/behav/xsim/xsim.dir/tb_top_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.sim/sim_1/behav/xsim/xsim.dir/tb_top_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Apr 20 22:42:10 2022. For additional details about this file, please refer to the WebTalk help file at E:/Xilinx/Vivado/2020.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Apr 20 22:42:10 2022...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 3140.398 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_behav -key {Behavioral:sim_1:Functional:tb_top} -tclbatch {tb_top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 5s
Note: Stimulus process started
Time: 0 ps  Iteration: 0  Process: /tb_top/p_stimulus  File: C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.srcs/sim_1/new/tb_top.vhd
Note: Stimulus process finished
Time: 202 ms  Iteration: 0  Process: /tb_top/p_stimulus  File: C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.srcs/sim_1/new/tb_top.vhd
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:01:16 ; elapsed = 00:01:07 . Memory (MB): peak = 3140.398 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
xsim: Time (s): cpu = 00:01:18 ; elapsed = 00:01:09 . Memory (MB): peak = 3140.398 ; gain = 0.000
INFO: [Common 17-344] 'xsim' was cancelled
INFO: [Vivado 12-5357] 'simulate' step aborted
launch_simulation: Time (s): cpu = 00:01:18 ; elapsed = 00:01:17 . Memory (MB): peak = 3140.398 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 3140.398 ; gain = 0.000
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_top_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.srcs/sim_1/new/tb_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_top'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.sim/sim_1/behav/xsim'
"xelab -wto f7ad4db2a22c462797f9dcab69135334 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto f7ad4db2a22c462797f9dcab69135334 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.clock_enable [\clock_enable(g_max=100000000)\]
Compiling architecture behavioral of entity xil_defaultlib.cnt_up_down [cnt_up_down_default]
Compiling architecture behavioral of entity xil_defaultlib.decoder [decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.edge_detector [edge_detector_default]
Compiling architecture behavioral of entity xil_defaultlib.top [top_default]
Compiling architecture testbench of entity xil_defaultlib.tb_top
Built simulation snapshot tb_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_behav -key {Behavioral:sim_1:Functional:tb_top} -tclbatch {tb_top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 5s
Note: Stimulus process started
Time: 0 ps  Iteration: 0  Process: /tb_top/p_stimulus  File: C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.srcs/sim_1/new/tb_top.vhd
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:45 ; elapsed = 00:00:39 . Memory (MB): peak = 3140.398 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
xsim: Time (s): cpu = 00:00:47 ; elapsed = 00:00:42 . Memory (MB): peak = 3140.398 ; gain = 0.000
INFO: [Common 17-344] 'xsim' was cancelled
INFO: [Vivado 12-5357] 'simulate' step aborted
launch_simulation: Time (s): cpu = 00:00:47 ; elapsed = 00:00:45 . Memory (MB): peak = 3140.398 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_top_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.srcs/sources_1/new/top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.srcs/sim_1/new/tb_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_top'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.sim/sim_1/behav/xsim'
"xelab -wto f7ad4db2a22c462797f9dcab69135334 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto f7ad4db2a22c462797f9dcab69135334 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.clock_enable [\clock_enable(g_max=1000000)\]
Compiling architecture behavioral of entity xil_defaultlib.cnt_up_down [cnt_up_down_default]
Compiling architecture behavioral of entity xil_defaultlib.decoder [decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.edge_detector [edge_detector_default]
Compiling architecture behavioral of entity xil_defaultlib.top [top_default]
Compiling architecture testbench of entity xil_defaultlib.tb_top
Built simulation snapshot tb_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
Note: Stimulus process started
Time: 0 ps  Iteration: 0  Process: /tb_top/p_stimulus  File: C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.srcs/sim_1/new/tb_top.vhd
Note: Stimulus process finished
Time: 4200 us  Iteration: 0  Process: /tb_top/p_stimulus  File: C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.srcs/sim_1/new/tb_top.vhd
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 3140.398 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_top_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.srcs/sim_1/new/tb_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_top'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.sim/sim_1/behav/xsim'
"xelab -wto f7ad4db2a22c462797f9dcab69135334 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto f7ad4db2a22c462797f9dcab69135334 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.clock_enable [\clock_enable(g_max=1000000)\]
Compiling architecture behavioral of entity xil_defaultlib.cnt_up_down [cnt_up_down_default]
Compiling architecture behavioral of entity xil_defaultlib.decoder [decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.edge_detector [edge_detector_default]
Compiling architecture behavioral of entity xil_defaultlib.top [top_default]
Compiling architecture testbench of entity xil_defaultlib.tb_top
Built simulation snapshot tb_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
Note: Stimulus process started
Time: 0 ps  Iteration: 0  Process: /tb_top/p_stimulus  File: C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.srcs/sim_1/new/tb_top.vhd
Note: Stimulus process finished
Time: 4200 us  Iteration: 0  Process: /tb_top/p_stimulus  File: C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.srcs/sim_1/new/tb_top.vhd
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 3140.398 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_top_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.srcs/sources_1/new/top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.srcs/sim_1/new/tb_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_top'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.sim/sim_1/behav/xsim'
"xelab -wto f7ad4db2a22c462797f9dcab69135334 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto f7ad4db2a22c462797f9dcab69135334 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.clock_enable [\clock_enable(g_max=100)\]
Compiling architecture behavioral of entity xil_defaultlib.cnt_up_down [cnt_up_down_default]
Compiling architecture behavioral of entity xil_defaultlib.decoder [decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.edge_detector [edge_detector_default]
Compiling architecture behavioral of entity xil_defaultlib.top [top_default]
Compiling architecture testbench of entity xil_defaultlib.tb_top
Built simulation snapshot tb_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
Note: Stimulus process started
Time: 0 ps  Iteration: 0  Process: /tb_top/p_stimulus  File: C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.srcs/sim_1/new/tb_top.vhd
Note: Stimulus process finished
Time: 4200 us  Iteration: 0  Process: /tb_top/p_stimulus  File: C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.srcs/sim_1/new/tb_top.vhd
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 3140.398 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_top_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.srcs/sources_1/new/top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.srcs/sim_1/new/tb_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_top'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.sim/sim_1/behav/xsim'
"xelab -wto f7ad4db2a22c462797f9dcab69135334 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto f7ad4db2a22c462797f9dcab69135334 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.clock_enable [\clock_enable(g_max=200000)\]
Compiling architecture behavioral of entity xil_defaultlib.cnt_up_down [cnt_up_down_default]
Compiling architecture behavioral of entity xil_defaultlib.decoder [decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.edge_detector [edge_detector_default]
Compiling architecture behavioral of entity xil_defaultlib.top [top_default]
Compiling architecture testbench of entity xil_defaultlib.tb_top
Built simulation snapshot tb_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
Note: Stimulus process started
Time: 0 ps  Iteration: 0  Process: /tb_top/p_stimulus  File: C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.srcs/sim_1/new/tb_top.vhd
Note: Stimulus process finished
Time: 4200 us  Iteration: 0  Process: /tb_top/p_stimulus  File: C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.srcs/sim_1/new/tb_top.vhd
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 3140.398 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_top_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.srcs/sources_1/new/top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.srcs/sim_1/new/tb_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_top'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.sim/sim_1/behav/xsim'
"xelab -wto f7ad4db2a22c462797f9dcab69135334 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto f7ad4db2a22c462797f9dcab69135334 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.clock_enable [\clock_enable(g_max=100000)\]
Compiling architecture behavioral of entity xil_defaultlib.cnt_up_down [cnt_up_down_default]
Compiling architecture behavioral of entity xil_defaultlib.decoder [decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.edge_detector [edge_detector_default]
Compiling architecture behavioral of entity xil_defaultlib.top [top_default]
Compiling architecture testbench of entity xil_defaultlib.tb_top
Built simulation snapshot tb_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
Note: Stimulus process started
Time: 0 ps  Iteration: 0  Process: /tb_top/p_stimulus  File: C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.srcs/sim_1/new/tb_top.vhd
Note: Stimulus process finished
Time: 4200 us  Iteration: 0  Process: /tb_top/p_stimulus  File: C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.srcs/sim_1/new/tb_top.vhd
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
INFO: [Common 17-344] 'relaunch_xsim_kernel' was cancelled
INFO: [Common 17-344] 'relaunch_sim' was cancelled
set_property -name {xsim.simulate.runtime} -value {10ms} -objects [get_filesets sim_1]
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_top_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.sim/sim_1/behav/xsim'
"xelab -wto f7ad4db2a22c462797f9dcab69135334 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto f7ad4db2a22c462797f9dcab69135334 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
Note: Stimulus process started
Time: 0 ps  Iteration: 0  Process: /tb_top/p_stimulus  File: C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.srcs/sim_1/new/tb_top.vhd
Note: Stimulus process finished
Time: 4200 us  Iteration: 0  Process: /tb_top/p_stimulus  File: C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.srcs/sim_1/new/tb_top.vhd
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 3140.398 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_top_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.sim/sim_1/behav/xsim'
"xelab -wto f7ad4db2a22c462797f9dcab69135334 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto f7ad4db2a22c462797f9dcab69135334 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
Note: Stimulus process started
Time: 0 ps  Iteration: 0  Process: /tb_top/p_stimulus  File: C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.srcs/sim_1/new/tb_top.vhd
Note: Stimulus process finished
Time: 4200 us  Iteration: 0  Process: /tb_top/p_stimulus  File: C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.srcs/sim_1/new/tb_top.vhd
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 3140.398 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_top_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.srcs/sources_1/new/decoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'decoder'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.srcs/sources_1/new/top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.srcs/sim_1/new/tb_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_top'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.sim/sim_1/behav/xsim'
"xelab -wto f7ad4db2a22c462797f9dcab69135334 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto f7ad4db2a22c462797f9dcab69135334 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.clock_enable [\clock_enable(g_max=100000)\]
Compiling architecture behavioral of entity xil_defaultlib.cnt_up_down [cnt_up_down_default]
Compiling architecture behavioral of entity xil_defaultlib.decoder [decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.edge_detector [edge_detector_default]
Compiling architecture behavioral of entity xil_defaultlib.top [top_default]
Compiling architecture testbench of entity xil_defaultlib.tb_top
Built simulation snapshot tb_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
Note: Stimulus process started
Time: 0 ps  Iteration: 0  Process: /tb_top/p_stimulus  File: C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.srcs/sim_1/new/tb_top.vhd
Note: Stimulus process finished
Time: 4200 us  Iteration: 0  Process: /tb_top/p_stimulus  File: C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.srcs/sim_1/new/tb_top.vhd
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 3140.398 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_top_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.srcs/sources_1/new/top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.srcs/sim_1/new/tb_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_top'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.sim/sim_1/behav/xsim'
"xelab -wto f7ad4db2a22c462797f9dcab69135334 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto f7ad4db2a22c462797f9dcab69135334 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.clock_enable [\clock_enable(g_max=100000)\]
Compiling architecture behavioral of entity xil_defaultlib.cnt_up_down [cnt_up_down_default]
Compiling architecture behavioral of entity xil_defaultlib.decoder [decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.edge_detector [edge_detector_default]
Compiling architecture behavioral of entity xil_defaultlib.top [top_default]
Compiling architecture testbench of entity xil_defaultlib.tb_top
Built simulation snapshot tb_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
Note: Stimulus process started
Time: 0 ps  Iteration: 0  Process: /tb_top/p_stimulus  File: C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.srcs/sim_1/new/tb_top.vhd
Note: Stimulus process finished
Time: 8200 us  Iteration: 0  Process: /tb_top/p_stimulus  File: C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.srcs/sim_1/new/tb_top.vhd
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 3140.398 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_top_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.srcs/sources_1/new/decoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'decoder'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.srcs/sources_1/new/top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.srcs/sim_1/new/tb_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_top'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.sim/sim_1/behav/xsim'
"xelab -wto f7ad4db2a22c462797f9dcab69135334 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto f7ad4db2a22c462797f9dcab69135334 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.clock_enable [\clock_enable(g_max=100000)\]
Compiling architecture behavioral of entity xil_defaultlib.cnt_up_down [cnt_up_down_default]
Compiling architecture behavioral of entity xil_defaultlib.decoder [decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.edge_detector [edge_detector_default]
Compiling architecture behavioral of entity xil_defaultlib.top [top_default]
Compiling architecture testbench of entity xil_defaultlib.tb_top
Built simulation snapshot tb_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
Note: Stimulus process started
Time: 0 ps  Iteration: 0  Process: /tb_top/p_stimulus  File: C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.srcs/sim_1/new/tb_top.vhd
Note: Stimulus process finished
Time: 8200 us  Iteration: 0  Process: /tb_top/p_stimulus  File: C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.srcs/sim_1/new/tb_top.vhd
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 3140.398 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_top_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.srcs/sources_1/new/top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.srcs/sim_1/new/tb_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_top'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.sim/sim_1/behav/xsim'
"xelab -wto f7ad4db2a22c462797f9dcab69135334 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto f7ad4db2a22c462797f9dcab69135334 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.clock_enable [\clock_enable(g_max=100000)\]
Compiling architecture behavioral of entity xil_defaultlib.cnt_up_down [cnt_up_down_default]
Compiling architecture behavioral of entity xil_defaultlib.decoder [decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.edge_detector [edge_detector_default]
Compiling architecture behavioral of entity xil_defaultlib.top [top_default]
Compiling architecture testbench of entity xil_defaultlib.tb_top
Built simulation snapshot tb_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
Note: Stimulus process started
Time: 0 ps  Iteration: 0  Process: /tb_top/p_stimulus  File: C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.srcs/sim_1/new/tb_top.vhd
Note: Stimulus process finished
Time: 8700 us  Iteration: 0  Process: /tb_top/p_stimulus  File: C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.srcs/sim_1/new/tb_top.vhd
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 3140.398 ; gain = 0.000
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a50ticsg324-1L
Top: top
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3140.398 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.srcs/sources_1/new/top.vhd:42]
INFO: [Synth 8-638] synthesizing module 'clock_enable' [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.srcs/sources_1/new/clock_enable.vhd:36]
	Parameter g_MAX bound to: 100000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clock_enable' (1#1) [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.srcs/sources_1/new/clock_enable.vhd:36]
INFO: [Synth 8-638] synthesizing module 'cnt_up_down' [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.srcs/sources_1/new/counter.vhd:37]
	Parameter g_CNT_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'cnt_up_down' (2#1) [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.srcs/sources_1/new/counter.vhd:37]
INFO: [Synth 8-638] synthesizing module 'decoder' [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.srcs/sources_1/new/decoder.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'decoder' (3#1) [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.srcs/sources_1/new/decoder.vhd:25]
INFO: [Synth 8-638] synthesizing module 'edge_detector' [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.srcs/sources_1/new/edge_detector.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'edge_detector' (4#1) [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.srcs/sources_1/new/edge_detector.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'top' (5#1) [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.srcs/sources_1/new/top.vhd:42]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3140.398 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3140.398 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3140.398 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 3140.398 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3140.398 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 3140.398 ; gain = 0.000
12 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 3140.398 ; gain = 0.000
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3140.398 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.srcs/sources_1/new/top.vhd:42]
INFO: [Synth 8-638] synthesizing module 'clock_enable' [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.srcs/sources_1/new/clock_enable.vhd:36]
	Parameter g_MAX bound to: 100000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clock_enable' (1#1) [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.srcs/sources_1/new/clock_enable.vhd:36]
INFO: [Synth 8-638] synthesizing module 'cnt_up_down' [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.srcs/sources_1/new/counter.vhd:37]
	Parameter g_CNT_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'cnt_up_down' (2#1) [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.srcs/sources_1/new/counter.vhd:37]
INFO: [Synth 8-638] synthesizing module 'decoder' [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.srcs/sources_1/new/decoder.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'decoder' (3#1) [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.srcs/sources_1/new/decoder.vhd:25]
INFO: [Synth 8-638] synthesizing module 'edge_detector' [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.srcs/sources_1/new/edge_detector.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'edge_detector' (4#1) [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.srcs/sources_1/new/edge_detector.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'top' (5#1) [C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.srcs/sources_1/new/top.vhd:42]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3140.398 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3140.398 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3140.398 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 3140.398 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 3140.398 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_top_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.srcs/sources_1/new/edge_detector.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'edge_detector'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.srcs/sources_1/new/top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.srcs/sim_1/new/tb_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_top'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.sim/sim_1/behav/xsim'
"xelab -wto f7ad4db2a22c462797f9dcab69135334 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto f7ad4db2a22c462797f9dcab69135334 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.clock_enable [\clock_enable(g_max=100000)\]
Compiling architecture behavioral of entity xil_defaultlib.cnt_up_down [cnt_up_down_default]
Compiling architecture behavioral of entity xil_defaultlib.decoder [decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.edge_detector [edge_detector_default]
Compiling architecture behavioral of entity xil_defaultlib.top [top_default]
Compiling architecture testbench of entity xil_defaultlib.tb_top
Built simulation snapshot tb_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
Note: Stimulus process started
Time: 0 ps  Iteration: 0  Process: /tb_top/p_stimulus  File: C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.srcs/sim_1/new/tb_top.vhd
Note: Stimulus process finished
Time: 8700 us  Iteration: 0  Process: /tb_top/p_stimulus  File: C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.srcs/sim_1/new/tb_top.vhd
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 3140.398 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_top_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.srcs/sim_1/new/tb_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_top'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.sim/sim_1/behav/xsim'
"xelab -wto f7ad4db2a22c462797f9dcab69135334 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto f7ad4db2a22c462797f9dcab69135334 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.clock_enable [\clock_enable(g_max=100000)\]
Compiling architecture behavioral of entity xil_defaultlib.cnt_up_down [cnt_up_down_default]
Compiling architecture behavioral of entity xil_defaultlib.decoder [decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.edge_detector [edge_detector_default]
Compiling architecture behavioral of entity xil_defaultlib.top [top_default]
Compiling architecture testbench of entity xil_defaultlib.tb_top
Built simulation snapshot tb_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
Note: Stimulus process started
Time: 0 ps  Iteration: 0  Process: /tb_top/p_stimulus  File: C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.srcs/sim_1/new/tb_top.vhd
Note: Stimulus process finished
Time: 8700 us  Iteration: 0  Process: /tb_top/p_stimulus  File: C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/morse_code_decoder.srcs/sim_1/new/tb_top.vhd
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 3140.398 ; gain = 0.000
save_wave_config {C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/tb_top_behav.wcfg}
add_files -fileset sim_1 -norecurse C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/tb_top_behav.wcfg
set_property xsim.view C:/Users/dodg/Desktop/4.sem/DE1/Project/morse_code_decoder/tb_top_behav.wcfg [get_filesets sim_1]
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Wed Apr 20 23:29:47 2022...
