<?xml version="1.0" encoding="ISO-8859-1"?>
<source>
	
<!-- MAIN INFO ********************************************************** -->


<!-- Component name -->
<component>CB_SWITCH</component>


<!-- Authors -->
<authors>
       <author login="beck">Patrik Beck</author>
</authors>


<!-- Features -->
<features>
	<item>Generic number of downstream ports</item>
	<item>Envelopes most used number of downstream ports</item>
	<item>max frequency 187 MHz (combo6x) </item>
	<item>minimal occupied slices 72</item>
</features>


<!-- Bugs -->
<bugs>
</bugs>


<!-- Things to do -->
<todo>
</todo>


<!-- Short Block description -->
<description>

	<!-- THE MOST IMPORTANT PART!!! There should be about 8 rows which
	     fully describe the component and its main functions -->
   <p>
   Control bus switch is one of the basic control bus components. It
   has one upstream port, whitch is connected(not necesaarly directly)
   to CB_ROOT. Generic numbres of downstream ports are connected(not
   necessary directly) to CB_ENDPOINT components.
   </p>

   <p>
   All packets from upstream port are distributed to all downstream
   ports. Packets form downstream ports are sent to upstream port.
   If more than one downstream port is receiving packets round-robin
   arbitration policy is applied.
   </p>

    
</description>


<!-- COMPONENT INTERFACE ************************************************ -->
<interface>

	<!-- Generic description -->
	<generic_map>
		
		<generic name="DATA_WIDTH" type="integer" default="16">
			Control bus data witdh
		</generic>
		<generic name="DS_PORTS" type="integer" default="2">
			Number of downstream ports
		</generic>
		
	</generic_map>

	<!-- Port description -->
	<port_map>

		<divider>CB_ROOT without envelope</divider>		
		<port  name="CB_CLK" dir="in" width="1">
			Control bus clock
		</port>
		<port  name="CB_RESET" dir="in" width="1">
			Control bus reset
		</port>

		<port name="PORT0" dir="in/out" width="1">
			Upstream control bus port
		</port>
		<port name="DS_IN" dir="in" width="DS_PORTS*(DATA_WIDTH+3)">
         Vector of downstream ports(only in part). <BR/>
         mapping is (data, n_sop, n_eop, n_src_rdy)
      </port>
		<port name="DS_IN_RD" dir="out" width="DS_PORTS">
         Vector of downstream ports, n_dst_dry signal
      </port>
		<port name="DS_OUT" dir="out" width="DS_PORTS*(DATA_WIDTH+3)">
         Vector of downstream ports(only out part). <BR/>
         mapping is (data, n_sop, n_eop, n_src_rdy)
      </port>
		<port name="DS_OUT_RD" dir="in" width="DS_PORTS">
         Vector of downstream ports, n_dst_dry signal
      </port>

		<divider>CB_ROOT 2 ports envelope</divider>		
		<port  name="CB_CLK" dir="in" width="1">
			Control bus clock
		</port>
		<port  name="CB_RESET" dir="in" width="1">
			Control bus reset
		</port>

		<port name="PORT0" dir="in/out" width="1">
			Upstream control bus port
		</port>
      <port name="PORT1" dir="in/out" width="1">
         First downstream port   
      </port>
	   <port name="PORT2" dir="in/out" width="1">
         Second downstream port   
      </port>
	
		<divider>CB_ROOT 3 ports envelope</divider>		
		<port  name="CB_CLK" dir="in" width="1">
			Control bus clock
		</port>
		<port  name="CB_RESET" dir="in" width="1">
			Control bus reset
		</port>

		<port name="PORT0" dir="in/out" width="1">
			Upstream control bus port
		</port>
      <port name="PORT1" dir="in/out" width="1">
         First downstream port   
      </port>
	   <port name="PORT2" dir="in/out" width="1">
         Second downstream port   
      </port>
	   <port name="PORT3" dir="in/out" width="1">
         Third downstream port   
      </port>
	      			
	</port_map>

</interface>


<!-- HW BODY SECTION **************************************************** -->
<!-- information for HW designers, structure should be as follow          -->
<body>

<h1>TC info</h1>

   <p> 
      Control bus switch was created usig core from internal bus.
	</p>
				

<h1>Frequency and Resources usage</h1>

	<p>

   <!--Resources usage and max. frequency by Precision-->
	
   Frequency and occupied slices.
   
   <table>
      <tr><tf><b>DS ports</b></td><td><b>max freq,</b></td><td><b>occupied
               slices</b></td></tr>
      <tr><td>2</td><td>187</td><td>72</td></tr>
      <tr><td>3</td><td>149</td><td>105</td></tr>
      <tr><td>4</td><td>123</td><td>130</td></tr>
      <tr><td>5</td><td>101</td><td>165</td></tr>
   </table>
 
  </p> 

</body>

</source>
