### Makefile
snippet makefile "Makefile" b
##
## EPITECH PROJECT, 2018
## $1
## File description:
## Makefile
##

NAME		=	$1

CC			=	gcc

OBJ			=	$(SRC:.c=.o)

CFLAGS		+=	-Wall -Wextra -Werror -Wshadow
CPPFLAGA	+=	-Iinclude/

SRC			+=	main.c

all:	$(NAME)

$(NAME):	$(OBJ)
	$(CC) -o $(NAME) $(OBJ)

clean:
	$(RM) $(OBJ)

fclean:	clean
	$(RM) $(NAME)

re:	fclean all

.PHONY:	all clean fclean re
endsnippet
