#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x24b3be0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x24a4a60 .scope module, "tb" "tb" 3 31;
 .timescale -12 -12;
L_0x24b5150 .functor NOT 1, L_0x24ef080, C4<0>, C4<0>, C4<0>;
L_0x24eef00 .functor XOR 25, L_0x24eed30, L_0x24eee60, C4<0000000000000000000000000>, C4<0000000000000000000000000>;
L_0x24ef010 .functor XOR 25, L_0x24eef00, L_0x24eef70, C4<0000000000000000000000000>, C4<0000000000000000000000000>;
v0x24eb010_0 .net *"_ivl_10", 24 0, L_0x24eef70;  1 drivers
v0x24eb110_0 .net *"_ivl_12", 24 0, L_0x24ef010;  1 drivers
v0x24eb1f0_0 .net *"_ivl_2", 24 0, L_0x24eec90;  1 drivers
v0x24eb2b0_0 .net *"_ivl_4", 24 0, L_0x24eed30;  1 drivers
v0x24eb390_0 .net *"_ivl_6", 24 0, L_0x24eee60;  1 drivers
v0x24eb4c0_0 .net *"_ivl_8", 24 0, L_0x24eef00;  1 drivers
v0x24eb5a0_0 .net "a", 0 0, v0x24e9550_0;  1 drivers
v0x24eb640_0 .net "b", 0 0, v0x24e9610_0;  1 drivers
v0x24eb6e0_0 .net "c", 0 0, v0x24e96b0_0;  1 drivers
v0x24eb780_0 .var "clk", 0 0;
v0x24eb820_0 .net "d", 0 0, v0x24e97f0_0;  1 drivers
v0x24eb8c0_0 .net "e", 0 0, v0x24e98e0_0;  1 drivers
v0x24eb960_0 .net "out_dut", 24 0, L_0x24eebe0;  1 drivers
v0x24eba00_0 .net "out_ref", 24 0, L_0x24c7ef0;  1 drivers
v0x24ebaa0_0 .var/2u "stats1", 159 0;
v0x24ebb60_0 .var/2u "strobe", 0 0;
v0x24ebc20_0 .net "tb_match", 0 0, L_0x24ef080;  1 drivers
v0x24ebdf0_0 .net "tb_mismatch", 0 0, L_0x24b5150;  1 drivers
L_0x24eec90 .concat [ 25 0 0 0], L_0x24c7ef0;
L_0x24eed30 .concat [ 25 0 0 0], L_0x24c7ef0;
L_0x24eee60 .concat [ 25 0 0 0], L_0x24eebe0;
L_0x24eef70 .concat [ 25 0 0 0], L_0x24c7ef0;
L_0x24ef080 .cmp/eeq 25, L_0x24eec90, L_0x24ef010;
S_0x24a4770 .scope module, "good1" "reference_module" 3 78, 3 4 0, S_0x24a4a60;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "e";
    .port_info 5 /OUTPUT 25 "out";
L_0x24be220 .functor NOT 25, L_0x24ec930, C4<0000000000000000000000000>, C4<0000000000000000000000000>, C4<0000000000000000000000000>;
L_0x24c7ef0 .functor XOR 25, L_0x24be220, L_0x24eca80, C4<0000000000000000000000000>, C4<0000000000000000000000000>;
v0x24b53c0_0 .net *"_ivl_0", 4 0, L_0x24ebed0;  1 drivers
v0x24b5460_0 .net *"_ivl_10", 24 0, L_0x24ec930;  1 drivers
v0x24e87e0_0 .net *"_ivl_12", 24 0, L_0x24be220;  1 drivers
v0x24e88a0_0 .net *"_ivl_14", 24 0, L_0x24eca80;  1 drivers
v0x24e8980_0 .net *"_ivl_2", 4 0, L_0x24ec080;  1 drivers
v0x24e8ab0_0 .net *"_ivl_4", 4 0, L_0x24ec2a0;  1 drivers
v0x24e8b90_0 .net *"_ivl_6", 4 0, L_0x24ec4c0;  1 drivers
v0x24e8c70_0 .net *"_ivl_8", 4 0, L_0x24ec710;  1 drivers
v0x24e8d50_0 .net "a", 0 0, v0x24e9550_0;  alias, 1 drivers
v0x24e8e10_0 .net "b", 0 0, v0x24e9610_0;  alias, 1 drivers
v0x24e8ed0_0 .net "c", 0 0, v0x24e96b0_0;  alias, 1 drivers
v0x24e8f90_0 .net "d", 0 0, v0x24e97f0_0;  alias, 1 drivers
v0x24e9050_0 .net "e", 0 0, v0x24e98e0_0;  alias, 1 drivers
v0x24e9110_0 .net "out", 24 0, L_0x24c7ef0;  alias, 1 drivers
LS_0x24ebed0_0_0 .concat [ 1 1 1 1], v0x24e9550_0, v0x24e9550_0, v0x24e9550_0, v0x24e9550_0;
LS_0x24ebed0_0_4 .concat [ 1 0 0 0], v0x24e9550_0;
L_0x24ebed0 .concat [ 4 1 0 0], LS_0x24ebed0_0_0, LS_0x24ebed0_0_4;
LS_0x24ec080_0_0 .concat [ 1 1 1 1], v0x24e9610_0, v0x24e9610_0, v0x24e9610_0, v0x24e9610_0;
LS_0x24ec080_0_4 .concat [ 1 0 0 0], v0x24e9610_0;
L_0x24ec080 .concat [ 4 1 0 0], LS_0x24ec080_0_0, LS_0x24ec080_0_4;
LS_0x24ec2a0_0_0 .concat [ 1 1 1 1], v0x24e96b0_0, v0x24e96b0_0, v0x24e96b0_0, v0x24e96b0_0;
LS_0x24ec2a0_0_4 .concat [ 1 0 0 0], v0x24e96b0_0;
L_0x24ec2a0 .concat [ 4 1 0 0], LS_0x24ec2a0_0_0, LS_0x24ec2a0_0_4;
LS_0x24ec4c0_0_0 .concat [ 1 1 1 1], v0x24e97f0_0, v0x24e97f0_0, v0x24e97f0_0, v0x24e97f0_0;
LS_0x24ec4c0_0_4 .concat [ 1 0 0 0], v0x24e97f0_0;
L_0x24ec4c0 .concat [ 4 1 0 0], LS_0x24ec4c0_0_0, LS_0x24ec4c0_0_4;
LS_0x24ec710_0_0 .concat [ 1 1 1 1], v0x24e98e0_0, v0x24e98e0_0, v0x24e98e0_0, v0x24e98e0_0;
LS_0x24ec710_0_4 .concat [ 1 0 0 0], v0x24e98e0_0;
L_0x24ec710 .concat [ 4 1 0 0], LS_0x24ec710_0_0, LS_0x24ec710_0_4;
LS_0x24ec930_0_0 .concat [ 5 5 5 5], L_0x24ec710, L_0x24ec4c0, L_0x24ec2a0, L_0x24ec080;
LS_0x24ec930_0_4 .concat [ 5 0 0 0], L_0x24ebed0;
L_0x24ec930 .concat [ 20 5 0 0], LS_0x24ec930_0_0, LS_0x24ec930_0_4;
LS_0x24eca80_0_0 .concat [ 1 1 1 1], v0x24e98e0_0, v0x24e97f0_0, v0x24e96b0_0, v0x24e9610_0;
LS_0x24eca80_0_4 .concat [ 1 1 1 1], v0x24e9550_0, v0x24e98e0_0, v0x24e97f0_0, v0x24e96b0_0;
LS_0x24eca80_0_8 .concat [ 1 1 1 1], v0x24e9610_0, v0x24e9550_0, v0x24e98e0_0, v0x24e97f0_0;
LS_0x24eca80_0_12 .concat [ 1 1 1 1], v0x24e96b0_0, v0x24e9610_0, v0x24e9550_0, v0x24e98e0_0;
LS_0x24eca80_0_16 .concat [ 1 1 1 1], v0x24e97f0_0, v0x24e96b0_0, v0x24e9610_0, v0x24e9550_0;
LS_0x24eca80_0_20 .concat [ 1 1 1 1], v0x24e98e0_0, v0x24e97f0_0, v0x24e96b0_0, v0x24e9610_0;
LS_0x24eca80_0_24 .concat [ 1 0 0 0], v0x24e9550_0;
LS_0x24eca80_1_0 .concat [ 4 4 4 4], LS_0x24eca80_0_0, LS_0x24eca80_0_4, LS_0x24eca80_0_8, LS_0x24eca80_0_12;
LS_0x24eca80_1_4 .concat [ 4 4 1 0], LS_0x24eca80_0_16, LS_0x24eca80_0_20, LS_0x24eca80_0_24;
L_0x24eca80 .concat [ 16 9 0 0], LS_0x24eca80_1_0, LS_0x24eca80_1_4;
S_0x24e92b0 .scope module, "stim1" "stimulus_gen" 3 70, 3 18 0, S_0x24a4a60;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 1 "e";
v0x24e9550_0 .var "a", 0 0;
v0x24e9610_0 .var "b", 0 0;
v0x24e96b0_0 .var "c", 0 0;
v0x24e9750_0 .net "clk", 0 0, v0x24eb780_0;  1 drivers
v0x24e97f0_0 .var "d", 0 0;
v0x24e98e0_0 .var "e", 0 0;
E_0x24ba690/0 .event negedge, v0x24e9750_0;
E_0x24ba690/1 .event posedge, v0x24e9750_0;
E_0x24ba690 .event/or E_0x24ba690/0, E_0x24ba690/1;
S_0x24e99a0 .scope module, "top_module1" "top_module" 3 86, 4 1 0, S_0x24a4a60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "e";
    .port_info 5 /OUTPUT 25 "out";
L_0x24eccf0 .functor NOT 1, v0x24e9550_0, C4<0>, C4<0>, C4<0>;
L_0x24ece90 .functor NOT 1, v0x24e9610_0, C4<0>, C4<0>, C4<0>;
L_0x24ed070 .functor NOT 1, v0x24e96b0_0, C4<0>, C4<0>, C4<0>;
L_0x24ed250 .functor NOT 1, v0x24e97f0_0, C4<0>, C4<0>, C4<0>;
L_0x24ed460 .functor NOT 1, v0x24e98e0_0, C4<0>, C4<0>, C4<0>;
L_0x24eebe0 .functor XOR 25, L_0x24ed640, L_0x24ee7c0, C4<0000000000000000000000000>, C4<0000000000000000000000000>;
v0x24e9c80_0 .net *"_ivl_0", 0 0, L_0x24eccf0;  1 drivers
v0x24e9d60_0 .net *"_ivl_12", 0 0, L_0x24ed250;  1 drivers
v0x24e9e40_0 .net *"_ivl_16", 0 0, L_0x24ed460;  1 drivers
v0x24e9f30_0 .net *"_ivl_4", 0 0, L_0x24ece90;  1 drivers
v0x24ea010_0 .net *"_ivl_8", 0 0, L_0x24ed070;  1 drivers
v0x24ea140_0 .net "a", 0 0, v0x24e9550_0;  alias, 1 drivers
RS_0x7fe821a54618 .resolv tri, L_0x24ecd60, L_0x24ed8a0;
v0x24ea230_0 .net8 "a_vec", 4 0, RS_0x7fe821a54618;  2 drivers
v0x24ea310_0 .net "b", 0 0, v0x24e9610_0;  alias, 1 drivers
RS_0x7fe821a54648 .resolv tri, L_0x24ecf00, L_0x24edb90;
v0x24ea400_0 .net8 "b_vec", 4 0, RS_0x7fe821a54648;  2 drivers
v0x24ea570_0 .net "c", 0 0, v0x24e96b0_0;  alias, 1 drivers
RS_0x7fe821a54678 .resolv tri, L_0x24ed0e0, L_0x24eded0;
v0x24ea610_0 .net8 "c_vec", 4 0, RS_0x7fe821a54678;  2 drivers
v0x24ea6f0_0 .net "d", 0 0, v0x24e97f0_0;  alias, 1 drivers
RS_0x7fe821a546a8 .resolv tri, L_0x24ed2c0, L_0x24ee180;
v0x24ea7e0_0 .net8 "d_vec", 4 0, RS_0x7fe821a546a8;  2 drivers
v0x24ea8c0_0 .net "e", 0 0, v0x24e98e0_0;  alias, 1 drivers
RS_0x7fe821a546d8 .resolv tri, L_0x24ed4d0, L_0x24ee4d0;
v0x24ea9b0_0 .net8 "e_vec", 4 0, RS_0x7fe821a546d8;  2 drivers
v0x24eaa90_0 .net "out", 24 0, L_0x24eebe0;  alias, 1 drivers
v0x24eab70_0 .net "vec1", 24 0, L_0x24ed640;  1 drivers
v0x24eac50_0 .net "vec2", 24 0, L_0x24ee7c0;  1 drivers
LS_0x24ecd60_0_0 .concat [ 1 1 1 1], L_0x24eccf0, L_0x24eccf0, L_0x24eccf0, L_0x24eccf0;
LS_0x24ecd60_0_4 .concat [ 1 0 0 0], L_0x24eccf0;
L_0x24ecd60 .concat [ 4 1 0 0], LS_0x24ecd60_0_0, LS_0x24ecd60_0_4;
LS_0x24ecf00_0_0 .concat [ 1 1 1 1], L_0x24ece90, L_0x24ece90, L_0x24ece90, L_0x24ece90;
LS_0x24ecf00_0_4 .concat [ 1 0 0 0], L_0x24ece90;
L_0x24ecf00 .concat [ 4 1 0 0], LS_0x24ecf00_0_0, LS_0x24ecf00_0_4;
LS_0x24ed0e0_0_0 .concat [ 1 1 1 1], L_0x24ed070, L_0x24ed070, L_0x24ed070, L_0x24ed070;
LS_0x24ed0e0_0_4 .concat [ 1 0 0 0], L_0x24ed070;
L_0x24ed0e0 .concat [ 4 1 0 0], LS_0x24ed0e0_0_0, LS_0x24ed0e0_0_4;
LS_0x24ed2c0_0_0 .concat [ 1 1 1 1], L_0x24ed250, L_0x24ed250, L_0x24ed250, L_0x24ed250;
LS_0x24ed2c0_0_4 .concat [ 1 0 0 0], L_0x24ed250;
L_0x24ed2c0 .concat [ 4 1 0 0], LS_0x24ed2c0_0_0, LS_0x24ed2c0_0_4;
LS_0x24ed4d0_0_0 .concat [ 1 1 1 1], L_0x24ed460, L_0x24ed460, L_0x24ed460, L_0x24ed460;
LS_0x24ed4d0_0_4 .concat [ 1 0 0 0], L_0x24ed460;
L_0x24ed4d0 .concat [ 4 1 0 0], LS_0x24ed4d0_0_0, LS_0x24ed4d0_0_4;
LS_0x24ed640_0_0 .concat [ 5 5 5 5], RS_0x7fe821a546d8, RS_0x7fe821a546a8, RS_0x7fe821a54678, RS_0x7fe821a54648;
LS_0x24ed640_0_4 .concat [ 5 0 0 0], RS_0x7fe821a54618;
L_0x24ed640 .concat [ 20 5 0 0], LS_0x24ed640_0_0, LS_0x24ed640_0_4;
LS_0x24ed8a0_0_0 .concat [ 1 1 1 1], v0x24e9550_0, v0x24e9550_0, v0x24e9550_0, v0x24e9550_0;
LS_0x24ed8a0_0_4 .concat [ 1 0 0 0], v0x24e9550_0;
L_0x24ed8a0 .concat [ 4 1 0 0], LS_0x24ed8a0_0_0, LS_0x24ed8a0_0_4;
LS_0x24edb90_0_0 .concat [ 1 1 1 1], v0x24e9610_0, v0x24e9610_0, v0x24e9610_0, v0x24e9610_0;
LS_0x24edb90_0_4 .concat [ 1 0 0 0], v0x24e9610_0;
L_0x24edb90 .concat [ 4 1 0 0], LS_0x24edb90_0_0, LS_0x24edb90_0_4;
LS_0x24eded0_0_0 .concat [ 1 1 1 1], v0x24e96b0_0, v0x24e96b0_0, v0x24e96b0_0, v0x24e96b0_0;
LS_0x24eded0_0_4 .concat [ 1 0 0 0], v0x24e96b0_0;
L_0x24eded0 .concat [ 4 1 0 0], LS_0x24eded0_0_0, LS_0x24eded0_0_4;
LS_0x24ee180_0_0 .concat [ 1 1 1 1], v0x24e97f0_0, v0x24e97f0_0, v0x24e97f0_0, v0x24e97f0_0;
LS_0x24ee180_0_4 .concat [ 1 0 0 0], v0x24e97f0_0;
L_0x24ee180 .concat [ 4 1 0 0], LS_0x24ee180_0_0, LS_0x24ee180_0_4;
LS_0x24ee4d0_0_0 .concat [ 1 1 1 1], v0x24e98e0_0, v0x24e98e0_0, v0x24e98e0_0, v0x24e98e0_0;
LS_0x24ee4d0_0_4 .concat [ 1 0 0 0], v0x24e98e0_0;
L_0x24ee4d0 .concat [ 4 1 0 0], LS_0x24ee4d0_0_0, LS_0x24ee4d0_0_4;
LS_0x24ee7c0_0_0 .concat [ 5 5 5 5], RS_0x7fe821a546d8, RS_0x7fe821a546a8, RS_0x7fe821a54678, RS_0x7fe821a54648;
LS_0x24ee7c0_0_4 .concat [ 5 0 0 0], RS_0x7fe821a54618;
L_0x24ee7c0 .concat [ 20 5 0 0], LS_0x24ee7c0_0_0, LS_0x24ee7c0_0_4;
S_0x24eadf0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 96, 3 96 0, S_0x24a4a60;
 .timescale -12 -12;
E_0x24ba210 .event anyedge, v0x24ebb60_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x24ebb60_0;
    %nor/r;
    %assign/vec4 v0x24ebb60_0, 0;
    %wait E_0x24ba210;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x24e92b0;
T_1 ;
    %pushi/vec4 100, 0, 32;
T_1.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.1, 5;
    %jmp/1 T_1.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x24ba690;
    %vpi_func 3 25 "$random" 32 {0 0 0};
    %pad/s 5;
    %split/vec4 1;
    %assign/vec4 v0x24e98e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24e97f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24e96b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24e9610_0, 0;
    %assign/vec4 v0x24e9550_0, 0;
    %jmp T_1.0;
T_1.1 ;
    %pop/vec4 1;
    %vpi_call/w 3 26 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x24a4a60;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x24eb780_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x24ebb60_0, 0, 1;
    %end;
    .thread T_2, $init;
    .scope S_0x24a4a60;
T_3 ;
T_3.0 ;
    %delay 5, 0;
    %load/vec4 v0x24eb780_0;
    %inv;
    %store/vec4 v0x24eb780_0, 0, 1;
    %jmp T_3.0;
T_3.1 ;
    %end;
    .thread T_3;
    .scope S_0x24a4a60;
T_4 ;
    %vpi_call/w 3 62 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 63 "$dumpvars", 32'sb00000000000000000000000000000001, v0x24e9750_0, v0x24ebdf0_0, v0x24eb5a0_0, v0x24eb640_0, v0x24eb6e0_0, v0x24eb820_0, v0x24eb8c0_0, v0x24eba00_0, v0x24eb960_0 {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x24a4a60;
T_5 ;
    %load/vec4 v0x24ebaa0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %load/vec4 v0x24ebaa0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x24ebaa0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 105 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_5.1;
T_5.0 ;
    %vpi_call/w 3 106 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_5.1 ;
    %load/vec4 v0x24ebaa0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x24ebaa0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 108 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 109 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x24ebaa0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x24ebaa0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 110 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_5, $final;
    .scope S_0x24a4a60;
T_6 ;
    %wait E_0x24ba690;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x24ebaa0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x24ebaa0_0, 4, 32;
    %load/vec4 v0x24ebc20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x24ebaa0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.2, 4;
    %vpi_func 3 121 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x24ebaa0_0, 4, 32;
T_6.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x24ebaa0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x24ebaa0_0, 4, 32;
T_6.0 ;
    %load/vec4 v0x24eba00_0;
    %load/vec4 v0x24eba00_0;
    %load/vec4 v0x24eb960_0;
    %xor;
    %load/vec4 v0x24eba00_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_6.4, 6;
    %load/vec4 v0x24ebaa0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.6, 4;
    %vpi_func 3 125 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x24ebaa0_0, 4, 32;
T_6.6 ;
    %load/vec4 v0x24ebaa0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x24ebaa0_0, 4, 32;
T_6.4 ;
    %jmp T_6;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/vector5/vector5_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307/can1_depth1/machine/vector5/iter0/response0/top_module.sv";
