
LAB 2 Intento 11111.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000000  00800100  00800100  00000304  2**0
                  ALLOC, LOAD, DATA
  1 .text         00000080  00000000  00000000  00000074  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .comment      0000002f  00000000  00000000  00000304  2**0
                  CONTENTS, READONLY
  3 .stack.descriptors.hdr 0000000e  00000000  00000000  00000333  2**0
                  CONTENTS, READONLY
  4 .debug_aranges 00000070  00000000  00000000  00000341  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   00000b8e  00000000  00000000  000003b1  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 00000707  00000000  00000000  00000f3f  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   000004bb  00000000  00000000  00001646  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  000000d0  00000000  00000000  00001b04  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    00000208  00000000  00000000  00001bd4  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    00000182  00000000  00000000  00001ddc  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000060  00000000  00000000  00001f5e  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .text         00000004  00000282  00000282  000002f6  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 13 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  00001fc0  2**2
                  CONTENTS, READONLY, DEBUGGING
 14 .text.ADC_init 0000000e  00000274  00000274  000002e8  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 15 .text.ADC_read 00000034  00000132  00000132  000001a6  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 16 .text.confPWM 00000028  000001c6  000001c6  0000023a  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 17 .text.confPWM_2 0000002e  00000198  00000198  0000020c  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 18 .text.confPWM_3 00000020  000001ee  000001ee  00000262  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 19 .text.PWM_1   00000014  00000224  00000224  00000298  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 20 .text.PWM_2   00000014  00000238  00000238  000002ac  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 21 .text.PWM_3   00000014  0000024c  0000024c  000002c0  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 22 .text.PWM_4   00000014  00000260  00000260  000002d4  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 23 .text.SEN     00000032  00000166  00000166  000001da  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 24 .text.main    000000b2  00000080  00000080  000000f4  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 25 .text.__dummy_fini 00000002  0000028a  0000028a  000002fe  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 26 .text.__dummy_funcs_on_exit 00000002  0000028c  0000028c  00000300  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 27 .text.__dummy_simulator_exit 00000002  0000028e  0000028e  00000302  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 28 .text.exit    00000016  0000020e  0000020e  00000282  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 29 .text._Exit   00000004  00000286  00000286  000002fa  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE

Disassembly of section .text:

00000000 <__vectors>:
   0:	0c 94 34 00 	jmp	0x68	; 0x68 <__ctors_end>
   4:	0c 94 41 01 	jmp	0x282	; 0x282 <__bad_interrupt>
   8:	0c 94 41 01 	jmp	0x282	; 0x282 <__bad_interrupt>
   c:	0c 94 41 01 	jmp	0x282	; 0x282 <__bad_interrupt>
  10:	0c 94 41 01 	jmp	0x282	; 0x282 <__bad_interrupt>
  14:	0c 94 41 01 	jmp	0x282	; 0x282 <__bad_interrupt>
  18:	0c 94 41 01 	jmp	0x282	; 0x282 <__bad_interrupt>
  1c:	0c 94 41 01 	jmp	0x282	; 0x282 <__bad_interrupt>
  20:	0c 94 41 01 	jmp	0x282	; 0x282 <__bad_interrupt>
  24:	0c 94 41 01 	jmp	0x282	; 0x282 <__bad_interrupt>
  28:	0c 94 41 01 	jmp	0x282	; 0x282 <__bad_interrupt>
  2c:	0c 94 41 01 	jmp	0x282	; 0x282 <__bad_interrupt>
  30:	0c 94 41 01 	jmp	0x282	; 0x282 <__bad_interrupt>
  34:	0c 94 41 01 	jmp	0x282	; 0x282 <__bad_interrupt>
  38:	0c 94 41 01 	jmp	0x282	; 0x282 <__bad_interrupt>
  3c:	0c 94 41 01 	jmp	0x282	; 0x282 <__bad_interrupt>
  40:	0c 94 41 01 	jmp	0x282	; 0x282 <__bad_interrupt>
  44:	0c 94 41 01 	jmp	0x282	; 0x282 <__bad_interrupt>
  48:	0c 94 41 01 	jmp	0x282	; 0x282 <__bad_interrupt>
  4c:	0c 94 41 01 	jmp	0x282	; 0x282 <__bad_interrupt>
  50:	0c 94 41 01 	jmp	0x282	; 0x282 <__bad_interrupt>
  54:	0c 94 41 01 	jmp	0x282	; 0x282 <__bad_interrupt>
  58:	0c 94 41 01 	jmp	0x282	; 0x282 <__bad_interrupt>
  5c:	0c 94 41 01 	jmp	0x282	; 0x282 <__bad_interrupt>
  60:	0c 94 41 01 	jmp	0x282	; 0x282 <__bad_interrupt>
  64:	0c 94 41 01 	jmp	0x282	; 0x282 <__bad_interrupt>

00000068 <__ctors_end>:
  68:	11 24       	eor	r1, r1
  6a:	1f be       	out	0x3f, r1	; 63
  6c:	cf ef       	ldi	r28, 0xFF	; 255
  6e:	d8 e0       	ldi	r29, 0x08	; 8
  70:	de bf       	out	0x3e, r29	; 62
  72:	cd bf       	out	0x3d, r28	; 61
  74:	0e 94 40 00 	call	0x80	; 0x80 <_etext>
  78:	0c 94 07 01 	jmp	0x20e	; 0x20e <exit>

0000007c <_exit>:
  7c:	f8 94       	cli

0000007e <__stop_program>:
  7e:	ff cf       	rjmp	.-2      	; 0x7e <__stop_program>

Disassembly of section .text:

00000282 <__bad_interrupt>:
 282:	0c 94 00 00 	jmp	0	; 0x0 <__TEXT_REGION_ORIGIN__>

Disassembly of section .text.ADC_init:

00000274 <ADC_init>:
#include <util/delay.h>



void ADC_init() {
	ADMUX = (1<<REFS0);
 274:	80 e4       	ldi	r24, 0x40	; 64
 276:	80 93 7c 00 	sts	0x007C, r24	; 0x80007c <__TEXT_REGION_LENGTH__+0x7f807c>

	ADCSRA = (1<<ADEN)|(1<<ADPS2)|(1<<ADPS1)|(1<<ADPS0);
 27a:	87 e8       	ldi	r24, 0x87	; 135
 27c:	80 93 7a 00 	sts	0x007A, r24	; 0x80007a <__TEXT_REGION_LENGTH__+0x7f807a>
 280:	08 95       	ret

Disassembly of section .text.ADC_read:

00000132 <ADC_read>:
}

uint16_t ADC_read(uint8_t ch) {

	ch &= 0b00000111;
 132:	87 70       	andi	r24, 0x07	; 7
	ADMUX = (ADMUX & 0xF8)|ch;
 134:	ec e7       	ldi	r30, 0x7C	; 124
 136:	f0 e0       	ldi	r31, 0x00	; 0
 138:	90 81       	ld	r25, Z
 13a:	98 7f       	andi	r25, 0xF8	; 248
 13c:	89 2b       	or	r24, r25
 13e:	80 83       	st	Z, r24
	ADCSRA |= (1<<ADSC);
 140:	ea e7       	ldi	r30, 0x7A	; 122
 142:	f0 e0       	ldi	r31, 0x00	; 0
 144:	80 81       	ld	r24, Z
 146:	80 64       	ori	r24, 0x40	; 64
 148:	80 83       	st	Z, r24
	
	while(!(ADCSRA & (1<<ADIF)));
 14a:	80 91 7a 00 	lds	r24, 0x007A	; 0x80007a <__TEXT_REGION_LENGTH__+0x7f807a>
 14e:	84 ff       	sbrs	r24, 4
 150:	fc cf       	rjmp	.-8      	; 0x14a <ADC_read+0x18>
	ADCSRA|=(1<<ADIF);
 152:	ea e7       	ldi	r30, 0x7A	; 122
 154:	f0 e0       	ldi	r31, 0x00	; 0
 156:	80 81       	ld	r24, Z
 158:	80 61       	ori	r24, 0x10	; 16
 15a:	80 83       	st	Z, r24

	return (ADC);
 15c:	80 91 78 00 	lds	r24, 0x0078	; 0x800078 <__TEXT_REGION_LENGTH__+0x7f8078>
 160:	90 91 79 00 	lds	r25, 0x0079	; 0x800079 <__TEXT_REGION_LENGTH__+0x7f8079>
}
 164:	08 95       	ret

Disassembly of section .text.confPWM:

000001c6 <confPWM>:


void confPWM(){
	// PB1 Activado
	DDRD |= (1 << DDD5)|(1 << DDD6);
 1c6:	8a b1       	in	r24, 0x0a	; 10
 1c8:	80 66       	ori	r24, 0x60	; 96
 1ca:	8a b9       	out	0x0a, r24	; 10
	
	// no invertido
	TCCR1A |= (1 << COM1A1)|(1 << COM1B1);
 1cc:	e0 e8       	ldi	r30, 0x80	; 128
 1ce:	f0 e0       	ldi	r31, 0x00	; 0
 1d0:	80 81       	ld	r24, Z
 1d2:	80 6a       	ori	r24, 0xA0	; 160
 1d4:	80 83       	st	Z, r24
	
	// Fast PWM mode usando ICR1 como TOP
	TCCR1A |= (1 << WGM11);
 1d6:	80 81       	ld	r24, Z
 1d8:	82 60       	ori	r24, 0x02	; 2
 1da:	80 83       	st	Z, r24
	TCCR1B |= (1 << WGM12)|(1 << WGM13);
 1dc:	e1 e8       	ldi	r30, 0x81	; 129
 1de:	f0 e0       	ldi	r31, 0x00	; 0
 1e0:	80 81       	ld	r24, Z
 1e2:	88 61       	ori	r24, 0x18	; 24
 1e4:	80 83       	st	Z, r24
	
	// Timer con preescaler de 8
	TCCR1B |= (1 << CS11);
 1e6:	80 81       	ld	r24, Z
 1e8:	82 60       	ori	r24, 0x02	; 2
 1ea:	80 83       	st	Z, r24
 1ec:	08 95       	ret

Disassembly of section .text.confPWM_2:

00000198 <confPWM_2>:

}

void confPWM_2(){
	// PB1 Activado
	DDRD |= (1 << DDD5);
 198:	8a b1       	in	r24, 0x0a	; 10
 19a:	80 62       	ori	r24, 0x20	; 32
 19c:	8a b9       	out	0x0a, r24	; 10
	DDRD &= ~(1 << DDD6);
 19e:	8a b1       	in	r24, 0x0a	; 10
 1a0:	8f 7b       	andi	r24, 0xBF	; 191
 1a2:	8a b9       	out	0x0a, r24	; 10
	// no invertido
	TCCR1A |= (1 << COM1A1)|(1 << COM1B1);
 1a4:	e0 e8       	ldi	r30, 0x80	; 128
 1a6:	f0 e0       	ldi	r31, 0x00	; 0
 1a8:	80 81       	ld	r24, Z
 1aa:	80 6a       	ori	r24, 0xA0	; 160
 1ac:	80 83       	st	Z, r24
	
	// Fast PWM mode usando ICR1 como TOP
	TCCR1A |= (1 << WGM11);
 1ae:	80 81       	ld	r24, Z
 1b0:	82 60       	ori	r24, 0x02	; 2
 1b2:	80 83       	st	Z, r24
	TCCR1B |= (1 << WGM12)|(1 << WGM13);
 1b4:	e1 e8       	ldi	r30, 0x81	; 129
 1b6:	f0 e0       	ldi	r31, 0x00	; 0
 1b8:	80 81       	ld	r24, Z
 1ba:	88 61       	ori	r24, 0x18	; 24
 1bc:	80 83       	st	Z, r24
	
	// Timer con preescaler de 8
	TCCR1B |= (1 << CS11);
 1be:	80 81       	ld	r24, Z
 1c0:	82 60       	ori	r24, 0x02	; 2
 1c2:	80 83       	st	Z, r24
 1c4:	08 95       	ret

Disassembly of section .text.confPWM_3:

000001ee <confPWM_3>:

}

void confPWM_3(){
	// PB1 Activado
	DDRD &= ~(1 << DDD5);
 1ee:	8a b1       	in	r24, 0x0a	; 10
 1f0:	8f 7d       	andi	r24, 0xDF	; 223
 1f2:	8a b9       	out	0x0a, r24	; 10
	DDRD |= (1 << DDD6);
 1f4:	8a b1       	in	r24, 0x0a	; 10
 1f6:	80 64       	ori	r24, 0x40	; 64
 1f8:	8a b9       	out	0x0a, r24	; 10
	// Configurar Timer0 en modo Fast PWM
	TCCR0A |= (1 << WGM00)|(1 << WGM01);
 1fa:	84 b5       	in	r24, 0x24	; 36
 1fc:	83 60       	ori	r24, 0x03	; 3
 1fe:	84 bd       	out	0x24, r24	; 36
	
	// Configurar Timer0 para no invertir la señal PWM
	TCCR0A |= (1 << COM0A1)|(1 << COM0B1);
 200:	84 b5       	in	r24, 0x24	; 36
 202:	80 6a       	ori	r24, 0xA0	; 160
 204:	84 bd       	out	0x24, r24	; 36
	
	// Iniciar Timer0 con preescaler de 8
	TCCR0B |= (1 << CS01);
 206:	85 b5       	in	r24, 0x25	; 37
 208:	82 60       	ori	r24, 0x02	; 2
 20a:	85 bd       	out	0x25, r24	; 37
 20c:	08 95       	ret

Disassembly of section .text.PWM_1:

00000224 <PWM_1>:
void PWM_1(){
	#define PWM_Frecuencia 250
	#define Valor_PWM_1 20
	
	// Top a 500
	ICR1 = F_CPU / (8 * PWM_Frecuencia) - 1;
 224:	8f e3       	ldi	r24, 0x3F	; 63
 226:	9f e1       	ldi	r25, 0x1F	; 31
 228:	90 93 87 00 	sts	0x0087, r25	; 0x800087 <__TEXT_REGION_LENGTH__+0x7f8087>
 22c:	80 93 86 00 	sts	0x0086, r24	; 0x800086 <__TEXT_REGION_LENGTH__+0x7f8086>
	
	OCR0A = Valor_PWM_1;
 230:	84 e1       	ldi	r24, 0x14	; 20
 232:	87 bd       	out	0x27, r24	; 39
	OCR0B = Valor_PWM_1;
 234:	88 bd       	out	0x28, r24	; 40
 236:	08 95       	ret

Disassembly of section .text.PWM_2:

00000238 <PWM_2>:
void PWM_2(){
	#define PWM_Frecuencia 250
	#define Valor_PWM_2 50
	
	// Top a 500
	ICR1 = F_CPU / (8 * PWM_Frecuencia) - 1;
 238:	8f e3       	ldi	r24, 0x3F	; 63
 23a:	9f e1       	ldi	r25, 0x1F	; 31
 23c:	90 93 87 00 	sts	0x0087, r25	; 0x800087 <__TEXT_REGION_LENGTH__+0x7f8087>
 240:	80 93 86 00 	sts	0x0086, r24	; 0x800086 <__TEXT_REGION_LENGTH__+0x7f8086>
	
	OCR0A = Valor_PWM_2;
 244:	82 e3       	ldi	r24, 0x32	; 50
 246:	87 bd       	out	0x27, r24	; 39
	OCR0B = Valor_PWM_2;
 248:	88 bd       	out	0x28, r24	; 40
 24a:	08 95       	ret

Disassembly of section .text.PWM_3:

0000024c <PWM_3>:
void PWM_3(){
	#define PWM_Frecuencia 250
	#define Valor_PWM_3 150
	
	// Top a 500
	ICR1 = F_CPU / (8 * PWM_Frecuencia) - 1;
 24c:	8f e3       	ldi	r24, 0x3F	; 63
 24e:	9f e1       	ldi	r25, 0x1F	; 31
 250:	90 93 87 00 	sts	0x0087, r25	; 0x800087 <__TEXT_REGION_LENGTH__+0x7f8087>
 254:	80 93 86 00 	sts	0x0086, r24	; 0x800086 <__TEXT_REGION_LENGTH__+0x7f8086>
	
	OCR0A = Valor_PWM_3;
 258:	86 e9       	ldi	r24, 0x96	; 150
 25a:	87 bd       	out	0x27, r24	; 39
	OCR0B = Valor_PWM_3;
 25c:	88 bd       	out	0x28, r24	; 40
 25e:	08 95       	ret

Disassembly of section .text.PWM_4:

00000260 <PWM_4>:
void PWM_4(){
	#define PWM_Frecuencia 250
	#define Valor_PWM_4 255
	
	// Top a 500
	ICR1 = F_CPU / (8 * PWM_Frecuencia) - 1;
 260:	8f e3       	ldi	r24, 0x3F	; 63
 262:	9f e1       	ldi	r25, 0x1F	; 31
 264:	90 93 87 00 	sts	0x0087, r25	; 0x800087 <__TEXT_REGION_LENGTH__+0x7f8087>
 268:	80 93 86 00 	sts	0x0086, r24	; 0x800086 <__TEXT_REGION_LENGTH__+0x7f8086>
	
	OCR0A = Valor_PWM_4;
 26c:	8f ef       	ldi	r24, 0xFF	; 255
 26e:	87 bd       	out	0x27, r24	; 39
	OCR0B = Valor_PWM_4;
 270:	88 bd       	out	0x28, r24	; 40
 272:	08 95       	ret

Disassembly of section .text.SEN:

00000166 <SEN>:
}

void SEN(){
 166:	cf 93       	push	r28
 168:	df 93       	push	r29
	int i = 200;
 16a:	c8 ec       	ldi	r28, 0xC8	; 200
 16c:	d0 e0       	ldi	r29, 0x00	; 0
	while(i > 100) {
 16e:	0e c0       	rjmp	.+28     	; 0x18c <SEN+0x26>
		uint16_t adc_result = ADC_read(0); // read adc value at PC0
 170:	80 e0       	ldi	r24, 0x00	; 0
 172:	0e 94 99 00 	call	0x132	; 0x132 <ADC_read>

		if(adc_result < 400) {
 176:	80 39       	cpi	r24, 0x90	; 144
 178:	91 40       	sbci	r25, 0x01	; 1
 17a:	20 f4       	brcc	.+8      	; 0x184 <SEN+0x1e>
			PORTD |= (1 << PD1); // turn on PB0 if light level is high
 17c:	8b b1       	in	r24, 0x0b	; 11
 17e:	82 60       	ori	r24, 0x02	; 2
 180:	8b b9       	out	0x0b, r24	; 11
 182:	03 c0       	rjmp	.+6      	; 0x18a <SEN+0x24>
			} else {
			PORTD &= ~(1 << PD1); // turn off PB0 if light level is low
 184:	8b b1       	in	r24, 0x0b	; 11
 186:	8d 7f       	andi	r24, 0xFD	; 253
 188:	8b b9       	out	0x0b, r24	; 11
		}
		i--;
 18a:	21 97       	sbiw	r28, 0x01	; 1
	OCR0B = Valor_PWM_4;
}

void SEN(){
	int i = 200;
	while(i > 100) {
 18c:	c5 36       	cpi	r28, 0x65	; 101
 18e:	d1 05       	cpc	r29, r1
 190:	7c f7       	brge	.-34     	; 0x170 <SEN+0xa>
		}
		i--;
		_delay_ms(0); // wait a bit before next reading
	}
	
}
 192:	df 91       	pop	r29
 194:	cf 91       	pop	r28
 196:	08 95       	ret

Disassembly of section .text.main:

00000080 <main>:

int main(void) {
	DDRD |= (1 << PD1); // set PB0 for output
  80:	8a b1       	in	r24, 0x0a	; 10
  82:	82 60       	ori	r24, 0x02	; 2
  84:	8a b9       	out	0x0a, r24	; 10
	DDRB |= (1 << PB2)|(1 << PB4); // Set PB2 and PB4 as outputs
  86:	84 b1       	in	r24, 0x04	; 4
  88:	84 61       	ori	r24, 0x14	; 20
  8a:	84 b9       	out	0x04, r24	; 4
	DDRB |= (1 << PB1)|(1 << PB3); // Set PB1 and PB3 as outputs
  8c:	84 b1       	in	r24, 0x04	; 4
  8e:	8a 60       	ori	r24, 0x0A	; 10
  90:	84 b9       	out	0x04, r24	; 4
	//DDRB = 0xFF;
	ADC_init(); // initialize ADC
  92:	0e 94 3a 01 	call	0x274	; 0x274 <ADC_init>
	//confPWM();
	
	while(1) {
		confPWM();
  96:	0e 94 e3 00 	call	0x1c6	; 0x1c6 <confPWM>
		SEN();
  9a:	0e 94 b3 00 	call	0x166	; 0x166 <SEN>
		PORTB |= (1 << PORTB1);
  9e:	85 b1       	in	r24, 0x05	; 5
  a0:	82 60       	ori	r24, 0x02	; 2
  a2:	85 b9       	out	0x05, r24	; 5
		PORTB |= (1 << PORTB3);
  a4:	85 b1       	in	r24, 0x05	; 5
  a6:	88 60       	ori	r24, 0x08	; 8
  a8:	85 b9       	out	0x05, r24	; 5
		PWM_1();
  aa:	0e 94 12 01 	call	0x224	; 0x224 <PWM_1>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
  ae:	2f ef       	ldi	r18, 0xFF	; 255
  b0:	8b e7       	ldi	r24, 0x7B	; 123
  b2:	92 e9       	ldi	r25, 0x92	; 146
  b4:	21 50       	subi	r18, 0x01	; 1
  b6:	80 40       	sbci	r24, 0x00	; 0
  b8:	90 40       	sbci	r25, 0x00	; 0
  ba:	e1 f7       	brne	.-8      	; 0xb4 <main+0x34>
  bc:	00 c0       	rjmp	.+0      	; 0xbe <main+0x3e>
  be:	00 00       	nop
		_delay_ms(3000);
		
		confPWM_2();
  c0:	0e 94 cc 00 	call	0x198	; 0x198 <confPWM_2>
		SEN();
  c4:	0e 94 b3 00 	call	0x166	; 0x166 <SEN>
		PWM_2();
  c8:	0e 94 1c 01 	call	0x238	; 0x238 <PWM_2>
  cc:	2f ef       	ldi	r18, 0xFF	; 255
  ce:	8b e7       	ldi	r24, 0x7B	; 123
  d0:	92 e9       	ldi	r25, 0x92	; 146
  d2:	21 50       	subi	r18, 0x01	; 1
  d4:	80 40       	sbci	r24, 0x00	; 0
  d6:	90 40       	sbci	r25, 0x00	; 0
  d8:	e1 f7       	brne	.-8      	; 0xd2 <main+0x52>
  da:	00 c0       	rjmp	.+0      	; 0xdc <main+0x5c>
  dc:	00 00       	nop
		_delay_ms(3000);
		
		SEN();
  de:	0e 94 b3 00 	call	0x166	; 0x166 <SEN>
		confPWM_3();
  e2:	0e 94 f7 00 	call	0x1ee	; 0x1ee <confPWM_3>
		PWM_3();
  e6:	0e 94 26 01 	call	0x24c	; 0x24c <PWM_3>
  ea:	2f ef       	ldi	r18, 0xFF	; 255
  ec:	8b e7       	ldi	r24, 0x7B	; 123
  ee:	92 e9       	ldi	r25, 0x92	; 146
  f0:	21 50       	subi	r18, 0x01	; 1
  f2:	80 40       	sbci	r24, 0x00	; 0
  f4:	90 40       	sbci	r25, 0x00	; 0
  f6:	e1 f7       	brne	.-8      	; 0xf0 <main+0x70>
  f8:	00 c0       	rjmp	.+0      	; 0xfa <main+0x7a>
  fa:	00 00       	nop
		_delay_ms(3000);
		
		SEN();
  fc:	0e 94 b3 00 	call	0x166	; 0x166 <SEN>
		confPWM();
 100:	0e 94 e3 00 	call	0x1c6	; 0x1c6 <confPWM>

		PORTB &= ~(1 << PORTB1);
 104:	85 b1       	in	r24, 0x05	; 5
 106:	8d 7f       	andi	r24, 0xFD	; 253
 108:	85 b9       	out	0x05, r24	; 5
		PORTB &= ~(1 << PORTB3);
 10a:	85 b1       	in	r24, 0x05	; 5
 10c:	87 7f       	andi	r24, 0xF7	; 247
 10e:	85 b9       	out	0x05, r24	; 5
		PORTB = 0b00001010;
 110:	8a e0       	ldi	r24, 0x0A	; 10
 112:	85 b9       	out	0x05, r24	; 5
		PORTB |= (1 << PORTB4);
 114:	85 b1       	in	r24, 0x05	; 5
 116:	80 61       	ori	r24, 0x10	; 16
 118:	85 b9       	out	0x05, r24	; 5

		PWM_4();
 11a:	0e 94 30 01 	call	0x260	; 0x260 <PWM_4>
 11e:	2f ef       	ldi	r18, 0xFF	; 255
 120:	8b e7       	ldi	r24, 0x7B	; 123
 122:	92 e9       	ldi	r25, 0x92	; 146
 124:	21 50       	subi	r18, 0x01	; 1
 126:	80 40       	sbci	r24, 0x00	; 0
 128:	90 40       	sbci	r25, 0x00	; 0
 12a:	e1 f7       	brne	.-8      	; 0x124 <main+0xa4>
 12c:	00 c0       	rjmp	.+0      	; 0x12e <main+0xae>
 12e:	00 00       	nop
 130:	b2 cf       	rjmp	.-156    	; 0x96 <main+0x16>

Disassembly of section .text.__dummy_fini:

0000028a <_fini>:
 28a:	08 95       	ret

Disassembly of section .text.__dummy_funcs_on_exit:

0000028c <__funcs_on_exit>:
 28c:	08 95       	ret

Disassembly of section .text.__dummy_simulator_exit:

0000028e <__simulator_exit>:
 28e:	08 95       	ret

Disassembly of section .text.exit:

0000020e <exit>:
 20e:	ec 01       	movw	r28, r24
 210:	0e 94 46 01 	call	0x28c	; 0x28c <__funcs_on_exit>
 214:	0e 94 45 01 	call	0x28a	; 0x28a <_fini>
 218:	ce 01       	movw	r24, r28
 21a:	0e 94 47 01 	call	0x28e	; 0x28e <__simulator_exit>
 21e:	ce 01       	movw	r24, r28
 220:	0e 94 43 01 	call	0x286	; 0x286 <_Exit>

Disassembly of section .text._Exit:

00000286 <_Exit>:
 286:	0e 94 3e 00 	call	0x7c	; 0x7c <_exit>
