

================================================================
== Vivado HLS Report for 'calc_crc8'
================================================================
* Date:           Sun May 24 19:17:33 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        proj_extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c
* Solution:       solution1
* Product family: kintex7
* Target device:  xc7k160t-fbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     4.698|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   76|   76|   76|   76|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |   32|   32|         1|          -|          -|    32|    no    |
        |- Loop 2  |    8|    8|         1|          -|          -|     8|    no    |
        |- Loop 3  |   16|   16|         2|          -|          -|     8|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|     845|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|       -|       -|    -|
|Memory           |        1|      -|       4|       2|    0|
|Multiplexer      |        -|      -|       -|     509|    -|
|Register         |        -|      -|     196|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        1|      0|     200|    1356|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |      650|    600|  202800|  101400|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |    ~0   |      0|   ~0   |       1|    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    +----------+------------------+---------+---+----+-----+------+-----+------+-------------+
    |  Memory  |      Module      | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------+------------------+---------+---+----+-----+------+-----+------+-------------+
    |C_U       |calc_crc8_C       |        0|  2|   1|    0|     8|    1|     1|            8|
    |D_U       |calc_crc8_D       |        0|  2|   1|    0|    32|    1|     1|           32|
    |NewCRC_U  |calc_crc8_NewCRC  |        1|  0|   0|    0|     8|    1|     1|            8|
    +----------+------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total     |                  |        1|  4|   2|    0|    48|    3|     3|           48|
    +----------+------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+-------+---+----+------------+------------+
    |i_3_fu_667_p2           |     +    |      0|  0|  13|           4|           1|
    |i_4_fu_1341_p2          |     +    |      0|  0|  13|           4|           1|
    |i_fu_631_p2             |     +    |      0|  0|  15|           6|           1|
    |icmp_ln26_fu_625_p2     |   icmp   |      0|  0|  11|           6|           7|
    |icmp_ln32_fu_661_p2     |   icmp   |      0|  0|  11|           4|           5|
    |icmp_ln64_fu_1335_p2    |   icmp   |      0|  0|  11|           4|           5|
    |or_ln65_fu_1365_p2      |    or    |      0|  0|   8|           8|           8|
    |shl_ln65_fu_1356_p2     |    shl   |      0|  0|  19|           8|           8|
    |xor_ln37_10_fu_743_p2   |    xor   |      0|  0|   6|           1|           1|
    |xor_ln37_11_fu_749_p2   |    xor   |      0|  0|   6|           1|           1|
    |xor_ln37_12_fu_754_p2   |    xor   |      0|  0|   6|           1|           1|
    |xor_ln37_13_fu_760_p2   |    xor   |      0|  0|   6|           1|           1|
    |xor_ln37_14_fu_766_p2   |    xor   |      0|  0|   6|           1|           1|
    |xor_ln37_15_fu_772_p2   |    xor   |      0|  0|   6|           1|           1|
    |xor_ln37_1_fu_701_p2    |    xor   |      0|  0|   6|           1|           1|
    |xor_ln37_2_fu_705_p2    |    xor   |      0|  0|   6|           1|           1|
    |xor_ln37_3_fu_709_p2    |    xor   |      0|  0|   6|           1|           1|
    |xor_ln37_4_fu_715_p2    |    xor   |      0|  0|   6|           1|           1|
    |xor_ln37_5_fu_719_p2    |    xor   |      0|  0|   6|           1|           1|
    |xor_ln37_6_fu_723_p2    |    xor   |      0|  0|   6|           1|           1|
    |xor_ln37_7_fu_729_p2    |    xor   |      0|  0|   6|           1|           1|
    |xor_ln37_8_fu_735_p2    |    xor   |      0|  0|   6|           1|           1|
    |xor_ln37_9_fu_739_p2    |    xor   |      0|  0|   6|           1|           1|
    |xor_ln37_fu_697_p2      |    xor   |      0|  0|   6|           1|           1|
    |xor_ln40_10_fu_958_p2   |    xor   |      0|  0|   6|           1|           1|
    |xor_ln40_11_fu_962_p2   |    xor   |      0|  0|   6|           1|           1|
    |xor_ln40_12_fu_968_p2   |    xor   |      0|  0|   6|           1|           1|
    |xor_ln40_13_fu_973_p2   |    xor   |      0|  0|   6|           1|           1|
    |xor_ln40_14_fu_978_p2   |    xor   |      0|  0|   6|           1|           1|
    |xor_ln40_15_fu_983_p2   |    xor   |      0|  0|   6|           1|           1|
    |xor_ln40_16_fu_989_p2   |    xor   |      0|  0|   6|           1|           1|
    |xor_ln40_17_fu_995_p2   |    xor   |      0|  0|   6|           1|           1|
    |xor_ln40_18_fu_1001_p2  |    xor   |      0|  0|   6|           1|           1|
    |xor_ln40_1_fu_783_p2    |    xor   |      0|  0|   6|           1|           1|
    |xor_ln40_2_fu_788_p2    |    xor   |      0|  0|   6|           1|           1|
    |xor_ln40_3_fu_794_p2    |    xor   |      0|  0|   6|           1|           1|
    |xor_ln40_4_fu_798_p2    |    xor   |      0|  0|   6|           1|           1|
    |xor_ln40_5_fu_803_p2    |    xor   |      0|  0|   6|           1|           1|
    |xor_ln40_6_fu_808_p2    |    xor   |      0|  0|   6|           1|           1|
    |xor_ln40_7_fu_814_p2    |    xor   |      0|  0|   6|           1|           1|
    |xor_ln40_8_fu_954_p2    |    xor   |      0|  0|   6|           1|           1|
    |xor_ln40_9_fu_820_p2    |    xor   |      0|  0|   6|           1|           1|
    |xor_ln40_fu_779_p2      |    xor   |      0|  0|   6|           1|           1|
    |xor_ln44_10_fu_1055_p2  |    xor   |      0|  0|   6|           1|           1|
    |xor_ln44_11_fu_1060_p2  |    xor   |      0|  0|   6|           1|           1|
    |xor_ln44_12_fu_1065_p2  |    xor   |      0|  0|   6|           1|           1|
    |xor_ln44_13_fu_1071_p2  |    xor   |      0|  0|   6|           1|           1|
    |xor_ln44_14_fu_1077_p2  |    xor   |      0|  0|   6|           1|           1|
    |xor_ln44_15_fu_1083_p2  |    xor   |      0|  0|   6|           1|           1|
    |xor_ln44_1_fu_828_p2    |    xor   |      0|  0|   6|           1|           1|
    |xor_ln44_2_fu_832_p2    |    xor   |      0|  0|   6|           1|           1|
    |xor_ln44_3_fu_838_p2    |    xor   |      0|  0|   6|           1|           1|
    |xor_ln44_4_fu_842_p2    |    xor   |      0|  0|   6|           1|           1|
    |xor_ln44_5_fu_847_p2    |    xor   |      0|  0|   6|           1|           1|
    |xor_ln44_6_fu_853_p2    |    xor   |      0|  0|   6|           1|           1|
    |xor_ln44_7_fu_1041_p2   |    xor   |      0|  0|   6|           1|           1|
    |xor_ln44_8_fu_1045_p2   |    xor   |      0|  0|   6|           1|           1|
    |xor_ln44_9_fu_1049_p2   |    xor   |      0|  0|   6|           1|           1|
    |xor_ln44_fu_824_p2      |    xor   |      0|  0|   6|           1|           1|
    |xor_ln47_10_fu_1107_p2  |    xor   |      0|  0|   6|           1|           1|
    |xor_ln47_11_fu_1112_p2  |    xor   |      0|  0|   6|           1|           1|
    |xor_ln47_12_fu_1118_p2  |    xor   |      0|  0|   6|           1|           1|
    |xor_ln47_13_fu_1124_p2  |    xor   |      0|  0|   6|           1|           1|
    |xor_ln47_14_fu_1130_p2  |    xor   |      0|  0|   6|           1|           1|
    |xor_ln47_1_fu_863_p2    |    xor   |      0|  0|   6|           1|           1|
    |xor_ln47_2_fu_867_p2    |    xor   |      0|  0|   6|           1|           1|
    |xor_ln47_3_fu_1007_p2   |    xor   |      0|  0|   6|           1|           1|
    |xor_ln47_4_fu_1011_p2   |    xor   |      0|  0|   6|           1|           1|
    |xor_ln47_5_fu_1017_p2   |    xor   |      0|  0|   6|           1|           1|
    |xor_ln47_6_fu_1089_p2   |    xor   |      0|  0|   6|           1|           1|
    |xor_ln47_7_fu_1093_p2   |    xor   |      0|  0|   6|           1|           1|
    |xor_ln47_8_fu_1097_p2   |    xor   |      0|  0|   6|           1|           1|
    |xor_ln47_9_fu_1103_p2   |    xor   |      0|  0|   6|           1|           1|
    |xor_ln47_fu_859_p2      |    xor   |      0|  0|   6|           1|           1|
    |xor_ln50_10_fu_1198_p2  |    xor   |      0|  0|   6|           1|           1|
    |xor_ln50_11_fu_1202_p2  |    xor   |      0|  0|   6|           1|           1|
    |xor_ln50_12_fu_1207_p2  |    xor   |      0|  0|   6|           1|           1|
    |xor_ln50_13_fu_1213_p2  |    xor   |      0|  0|   6|           1|           1|
    |xor_ln50_14_fu_1219_p2  |    xor   |      0|  0|   6|           1|           1|
    |xor_ln50_15_fu_1224_p2  |    xor   |      0|  0|   6|           1|           1|
    |xor_ln50_1_fu_877_p2    |    xor   |      0|  0|   6|           1|           1|
    |xor_ln50_2_fu_1179_p2   |    xor   |      0|  0|   6|           1|           1|
    |xor_ln50_3_fu_1183_p2   |    xor   |      0|  0|   6|           1|           1|
    |xor_ln50_4_fu_1187_p2   |    xor   |      0|  0|   6|           1|           1|
    |xor_ln50_5_fu_1193_p2   |    xor   |      0|  0|   6|           1|           1|
    |xor_ln50_6_fu_1136_p2   |    xor   |      0|  0|   6|           1|           1|
    |xor_ln50_7_fu_1140_p2   |    xor   |      0|  0|   6|           1|           1|
    |xor_ln50_8_fu_1145_p2   |    xor   |      0|  0|   6|           1|           1|
    |xor_ln50_9_fu_1150_p2   |    xor   |      0|  0|   6|           1|           1|
    |xor_ln50_fu_873_p2      |    xor   |      0|  0|   6|           1|           1|
    |xor_ln53_10_fu_1245_p2  |    xor   |      0|  0|   6|           1|           1|
    |xor_ln53_11_fu_1249_p2  |    xor   |      0|  0|   6|           1|           1|
    |xor_ln53_12_fu_1255_p2  |    xor   |      0|  0|   6|           1|           1|
    |xor_ln53_13_fu_1261_p2  |    xor   |      0|  0|   6|           1|           1|
    |xor_ln53_14_fu_1267_p2  |    xor   |      0|  0|   6|           1|           1|
    |xor_ln53_15_fu_1273_p2  |    xor   |      0|  0|   6|           1|           1|
    |xor_ln53_1_fu_887_p2    |    xor   |      0|  0|   6|           1|           1|
    |xor_ln53_2_fu_893_p2    |    xor   |      0|  0|   6|           1|           1|
    |xor_ln53_3_fu_898_p2    |    xor   |      0|  0|   6|           1|           1|
    |xor_ln53_4_fu_903_p2    |    xor   |      0|  0|   6|           1|           1|
    |xor_ln53_5_fu_908_p2    |    xor   |      0|  0|   6|           1|           1|
    |xor_ln53_6_fu_914_p2    |    xor   |      0|  0|   6|           1|           1|
    |xor_ln53_7_fu_1231_p2   |    xor   |      0|  0|   6|           1|           1|
    |xor_ln53_8_fu_1235_p2   |    xor   |      0|  0|   6|           1|           1|
    |xor_ln53_9_fu_1239_p2   |    xor   |      0|  0|   6|           1|           1|
    |xor_ln53_fu_883_p2      |    xor   |      0|  0|   6|           1|           1|
    |xor_ln56_10_fu_1289_p2  |    xor   |      0|  0|   6|           1|           1|
    |xor_ln56_11_fu_1295_p2  |    xor   |      0|  0|   6|           1|           1|
    |xor_ln56_12_fu_1300_p2  |    xor   |      0|  0|   6|           1|           1|
    |xor_ln56_1_fu_924_p2    |    xor   |      0|  0|   6|           1|           1|
    |xor_ln56_2_fu_929_p2    |    xor   |      0|  0|   6|           1|           1|
    |xor_ln56_3_fu_933_p2    |    xor   |      0|  0|   6|           1|           1|
    |xor_ln56_4_fu_939_p2    |    xor   |      0|  0|   6|           1|           1|
    |xor_ln56_5_fu_1156_p2   |    xor   |      0|  0|   6|           1|           1|
    |xor_ln56_6_fu_1160_p2   |    xor   |      0|  0|   6|           1|           1|
    |xor_ln56_7_fu_1164_p2   |    xor   |      0|  0|   6|           1|           1|
    |xor_ln56_8_fu_1279_p2   |    xor   |      0|  0|   6|           1|           1|
    |xor_ln56_9_fu_1284_p2   |    xor   |      0|  0|   6|           1|           1|
    |xor_ln56_fu_920_p2      |    xor   |      0|  0|   6|           1|           1|
    |xor_ln59_10_fu_1315_p2  |    xor   |      0|  0|   6|           1|           1|
    |xor_ln59_11_fu_1321_p2  |    xor   |      0|  0|   6|           1|           1|
    |xor_ln59_12_fu_1326_p2  |    xor   |      0|  0|   6|           1|           1|
    |xor_ln59_1_fu_949_p2    |    xor   |      0|  0|   6|           1|           1|
    |xor_ln59_2_fu_1022_p2   |    xor   |      0|  0|   6|           1|           1|
    |xor_ln59_3_fu_1026_p2   |    xor   |      0|  0|   6|           1|           1|
    |xor_ln59_4_fu_1030_p2   |    xor   |      0|  0|   6|           1|           1|
    |xor_ln59_5_fu_1036_p2   |    xor   |      0|  0|   6|           1|           1|
    |xor_ln59_6_fu_1170_p2   |    xor   |      0|  0|   6|           1|           1|
    |xor_ln59_7_fu_1174_p2   |    xor   |      0|  0|   6|           1|           1|
    |xor_ln59_8_fu_1305_p2   |    xor   |      0|  0|   6|           1|           1|
    |xor_ln59_9_fu_1310_p2   |    xor   |      0|  0|   6|           1|           1|
    |xor_ln59_fu_945_p2      |    xor   |      0|  0|   6|           1|           1|
    +------------------------+----------+-------+---+----+------------+------------+
    |Total                   |          |      0|  0| 845|         168|         160|
    +------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+-----+-----------+-----+-----------+
    |        Name       | LUT | Input Size| Bits| Total Bits|
    +-------------------+-----+-----------+-----+-----------+
    |C_address0         |   33|          6|    3|         18|
    |C_address1         |   27|          5|    3|         15|
    |D_address0         |   89|         18|    5|         90|
    |D_address1         |   85|         17|    5|         85|
    |NewCRC_address0    |   38|          7|    3|         21|
    |NewCRC_address1    |   21|          4|    3|         12|
    |NewCRC_d0          |   38|          7|    1|          7|
    |NewCRC_d1          |   15|          3|    1|          3|
    |ap_NS_fsm          |  109|         23|    1|         23|
    |crc_res_0_reg_613  |    9|          2|   32|         64|
    |i_0_reg_562        |    9|          2|    6|         12|
    |i_1_reg_582        |    9|          2|    4|          8|
    |i_2_reg_602        |    9|          2|    4|          8|
    |p_01_reg_593       |    9|          2|   32|         64|
    |p_0_reg_573        |    9|          2|   32|         64|
    +-------------------+-----+-----------+-----+-----------+
    |Total              |  509|        102|  135|        494|
    +-------------------+-----+-----------+-----+-----------+

    * Register: 
    +----------------------+----+----+-----+-----------+
    |         Name         | FF | LUT| Bits| Const Bits|
    +----------------------+----+----+-----+-----------+
    |C_load_1_reg_1693     |   1|   0|    1|          0|
    |C_load_2_reg_1700     |   1|   0|    1|          0|
    |C_load_3_reg_1806     |   1|   0|    1|          0|
    |C_load_4_reg_1812     |   1|   0|    1|          0|
    |C_load_5_reg_1864     |   1|   0|    1|          0|
    |C_load_6_reg_1914     |   1|   0|    1|          0|
    |C_load_reg_1652       |   1|   0|    1|          0|
    |D_load_10_reg_1553    |   1|   0|    1|          0|
    |D_load_11_reg_1559    |   1|   0|    1|          0|
    |D_load_12_reg_1576    |   1|   0|    1|          0|
    |D_load_13_reg_1584    |   1|   0|    1|          0|
    |D_load_14_reg_1600    |   1|   0|    1|          0|
    |D_load_15_reg_1606    |   1|   0|    1|          0|
    |D_load_16_reg_1628    |   1|   0|    1|          0|
    |D_load_17_reg_1635    |   1|   0|    1|          0|
    |D_load_18_reg_1670    |   1|   0|    1|          0|
    |D_load_19_reg_1677    |   1|   0|    1|          0|
    |D_load_1_reg_1441     |   1|   0|    1|          0|
    |D_load_20_reg_1710    |   1|   0|    1|          0|
    |D_load_21_reg_1716    |   1|   0|    1|          0|
    |D_load_22_reg_1801    |   1|   0|    1|          0|
    |D_load_23_reg_1820    |   1|   0|    1|          0|
    |D_load_24_reg_1852    |   1|   0|    1|          0|
    |D_load_25_reg_1858    |   1|   0|    1|          0|
    |D_load_26_reg_1880    |   1|   0|    1|          0|
    |D_load_27_reg_1887    |   1|   0|    1|          0|
    |D_load_28_reg_1909    |   1|   0|    1|          0|
    |D_load_29_reg_1920    |   1|   0|    1|          0|
    |D_load_2_reg_1457     |   1|   0|    1|          0|
    |D_load_3_reg_1464     |   1|   0|    1|          0|
    |D_load_4_reg_1480     |   1|   0|    1|          0|
    |D_load_5_reg_1487     |   1|   0|    1|          0|
    |D_load_6_reg_1504     |   1|   0|    1|          0|
    |D_load_7_reg_1511     |   1|   0|    1|          0|
    |D_load_8_reg_1528     |   1|   0|    1|          0|
    |D_load_9_reg_1536     |   1|   0|    1|          0|
    |D_load_reg_1435       |   1|   0|    1|          0|
    |ap_CS_fsm             |  22|   0|   22|          0|
    |crc_res_0_reg_613     |  32|   0|   32|          0|
    |i_0_reg_562           |   6|   0|    6|          0|
    |i_1_reg_582           |   4|   0|    4|          0|
    |i_2_reg_602           |   4|   0|    4|          0|
    |i_4_reg_1975          |   4|   0|    4|          0|
    |p_01_reg_593          |  32|   0|   32|          0|
    |p_0_reg_573           |  32|   0|   32|          0|
    |xor_ln37_reg_1705     |   1|   0|    1|          0|
    |xor_ln40_7_reg_1744   |   1|   0|    1|          0|
    |xor_ln40_9_reg_1749   |   1|   0|    1|          0|
    |xor_ln40_reg_1737     |   1|   0|    1|          0|
    |xor_ln44_6_reg_1766   |   1|   0|    1|          0|
    |xor_ln44_reg_1760     |   1|   0|    1|          0|
    |xor_ln47_2_reg_1771   |   1|   0|    1|          0|
    |xor_ln47_5_reg_1842   |   1|   0|    1|          0|
    |xor_ln50_1_reg_1776   |   1|   0|    1|          0|
    |xor_ln50_9_reg_1937   |   1|   0|    1|          0|
    |xor_ln53_3_reg_1781   |   1|   0|    1|          0|
    |xor_ln53_6_reg_1786   |   1|   0|    1|          0|
    |xor_ln56_12_reg_1957  |   1|   0|    1|          0|
    |xor_ln56_4_reg_1791   |   1|   0|    1|          0|
    |xor_ln56_7_reg_1947   |   1|   0|    1|          0|
    |xor_ln59_12_reg_1962  |   1|   0|    1|          0|
    |xor_ln59_1_reg_1796   |   1|   0|    1|          0|
    |xor_ln59_5_reg_1847   |   1|   0|    1|          0|
    |xor_ln59_7_reg_1952   |   1|   0|    1|          0|
    |zext_ln64_reg_1967    |   4|   0|    8|          4|
    +----------------------+----+----+-----+-----------+
    |Total                 | 196|   0|  200|          4|
    +----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+--------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------+-----+-----+------------+--------------+--------------+
|ap_clk     |  in |    1| ap_ctrl_hs |   calc_crc8  | return value |
|ap_rst     |  in |    1| ap_ctrl_hs |   calc_crc8  | return value |
|ap_start   |  in |    1| ap_ctrl_hs |   calc_crc8  | return value |
|ap_done    | out |    1| ap_ctrl_hs |   calc_crc8  | return value |
|ap_idle    | out |    1| ap_ctrl_hs |   calc_crc8  | return value |
|ap_ready   | out |    1| ap_ctrl_hs |   calc_crc8  | return value |
|ap_return  | out |   32| ap_ctrl_hs |   calc_crc8  | return value |
|data       |  in |   32|   ap_none  |     data     |    scalar    |
|crc        |  in |   32|   ap_none  |      crc     |    scalar    |
+-----------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 22
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 2 3 
3 --> 4 3 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 21 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.42>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %data) nounwind, !map !13"   --->   Operation 23 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %crc) nounwind, !map !19"   --->   Operation 24 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 0) nounwind, !map !23"   --->   Operation 25 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([10 x i8]* @calc_crc8_str) nounwind"   --->   Operation 26 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%crc_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %crc) nounwind"   --->   Operation 27 'read' 'crc_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%data_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %data) nounwind"   --->   Operation 28 'read' 'data_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (1.42ns)   --->   "%D = alloca [32 x i1], align 1" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:19]   --->   Operation 29 'alloca' 'D' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8> <RAM>
ST_1 : Operation 30 [1/1] (1.42ns)   --->   "%NewCRC = alloca [8 x i1], align 1" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:20]   --->   Operation 30 'alloca' 'NewCRC' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8> <RAM>
ST_1 : Operation 31 [1/1] (1.42ns)   --->   "%C = alloca [8 x i1], align 1" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:21]   --->   Operation 31 'alloca' 'C' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8> <RAM>
ST_1 : Operation 32 [1/1] (1.06ns)   --->   "br label %1" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:26]   --->   Operation 32 'br' <Predicate = true> <Delay = 1.06>

State 2 <SV = 1> <Delay = 1.42>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%i_0 = phi i6 [ 0, %0 ], [ %i, %2 ]"   --->   Operation 33 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%p_0 = phi i32 [ %data_read, %0 ], [ %sext_ln28, %2 ]" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:28]   --->   Operation 34 'phi' 'p_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (1.15ns)   --->   "%icmp_ln26 = icmp eq i6 %i_0, -32" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:26]   --->   Operation 35 'icmp' 'icmp_ln26' <Predicate = true> <Delay = 1.15> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32) nounwind"   --->   Operation 36 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (1.35ns)   --->   "%i = add i6 %i_0, 1" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:26]   --->   Operation 37 'add' 'i' <Predicate = true> <Delay = 1.35> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "br i1 %icmp_ln26, label %.preheader.preheader, label %2" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:26]   --->   Operation 38 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln27 = zext i6 %i_0 to i64" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:27]   --->   Operation 39 'zext' 'zext_ln27' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%D_addr = getelementptr [32 x i1]* %D, i64 0, i64 %zext_ln27" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:27]   --->   Operation 40 'getelementptr' 'D_addr' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%trunc_ln26 = trunc i32 %p_0 to i1" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:26]   --->   Operation 41 'trunc' 'trunc_ln26' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (1.42ns)   --->   "store i1 %trunc_ln26, i1* %D_addr, align 1" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:27]   --->   Operation 42 'store' <Predicate = (!icmp_ln26)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8> <RAM>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%trunc_ln1 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %p_0, i32 1, i32 31)" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:28]   --->   Operation 43 'partselect' 'trunc_ln1' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%sext_ln28 = sext i31 %trunc_ln1 to i32" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:28]   --->   Operation 44 'sext' 'sext_ln28' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "br label %1" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:26]   --->   Operation 45 'br' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (1.06ns)   --->   "br label %.preheader" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:32]   --->   Operation 46 'br' <Predicate = (icmp_ln26)> <Delay = 1.06>

State 3 <SV = 2> <Delay = 1.42>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%i_1 = phi i4 [ %i_3, %3 ], [ 0, %.preheader.preheader ]"   --->   Operation 47 'phi' 'i_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%p_01 = phi i32 [ %sext_ln34, %3 ], [ %crc_read, %.preheader.preheader ]" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:34]   --->   Operation 48 'phi' 'p_01' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (1.08ns)   --->   "%icmp_ln32 = icmp eq i4 %i_1, -8" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:32]   --->   Operation 49 'icmp' 'icmp_ln32' <Predicate = true> <Delay = 1.08> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%empty_5 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind"   --->   Operation 50 'speclooptripcount' 'empty_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (1.32ns)   --->   "%i_3 = add i4 %i_1, 1" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:32]   --->   Operation 51 'add' 'i_3' <Predicate = true> <Delay = 1.32> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "br i1 %icmp_ln32, label %4, label %3" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:32]   --->   Operation 52 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln33 = zext i4 %i_1 to i64" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:33]   --->   Operation 53 'zext' 'zext_ln33' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%C_addr_8 = getelementptr [8 x i1]* %C, i64 0, i64 %zext_ln33" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:33]   --->   Operation 54 'getelementptr' 'C_addr_8' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%trunc_ln32 = trunc i32 %p_01 to i1" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:32]   --->   Operation 55 'trunc' 'trunc_ln32' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (1.42ns)   --->   "store i1 %trunc_ln32, i1* %C_addr_8, align 1" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:33]   --->   Operation 56 'store' <Predicate = (!icmp_ln32)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8> <RAM>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%trunc_ln3 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %p_01, i32 1, i32 31)" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:34]   --->   Operation 57 'partselect' 'trunc_ln3' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%sext_ln34 = sext i31 %trunc_ln3 to i32" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:34]   --->   Operation 58 'sext' 'sext_ln34' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "br label %.preheader" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:32]   --->   Operation 59 'br' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%D_addr_1 = getelementptr [32 x i1]* %D, i64 0, i64 31" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:37]   --->   Operation 60 'getelementptr' 'D_addr_1' <Predicate = (icmp_ln32)> <Delay = 0.00>
ST_3 : Operation 61 [2/2] (1.42ns)   --->   "%D_load = load i1* %D_addr_1, align 1" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:37]   --->   Operation 61 'load' 'D_load' <Predicate = (icmp_ln32)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8> <RAM>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%D_addr_2 = getelementptr [32 x i1]* %D, i64 0, i64 30" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:37]   --->   Operation 62 'getelementptr' 'D_addr_2' <Predicate = (icmp_ln32)> <Delay = 0.00>
ST_3 : Operation 63 [2/2] (1.42ns)   --->   "%D_load_1 = load i1* %D_addr_2, align 1" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:37]   --->   Operation 63 'load' 'D_load_1' <Predicate = (icmp_ln32)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8> <RAM>

State 4 <SV = 3> <Delay = 1.42>
ST_4 : Operation 64 [1/2] (1.42ns)   --->   "%D_load = load i1* %D_addr_1, align 1" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:37]   --->   Operation 64 'load' 'D_load' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8> <RAM>
ST_4 : Operation 65 [1/2] (1.42ns)   --->   "%D_load_1 = load i1* %D_addr_2, align 1" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:37]   --->   Operation 65 'load' 'D_load_1' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8> <RAM>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%D_addr_3 = getelementptr [32 x i1]* %D, i64 0, i64 28" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:37]   --->   Operation 66 'getelementptr' 'D_addr_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 67 [2/2] (1.42ns)   --->   "%D_load_2 = load i1* %D_addr_3, align 1" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:37]   --->   Operation 67 'load' 'D_load_2' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8> <RAM>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%D_addr_4 = getelementptr [32 x i1]* %D, i64 0, i64 23" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:37]   --->   Operation 68 'getelementptr' 'D_addr_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 69 [2/2] (1.42ns)   --->   "%D_load_3 = load i1* %D_addr_4, align 1" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:37]   --->   Operation 69 'load' 'D_load_3' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8> <RAM>

State 5 <SV = 4> <Delay = 1.42>
ST_5 : Operation 70 [1/2] (1.42ns)   --->   "%D_load_2 = load i1* %D_addr_3, align 1" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:37]   --->   Operation 70 'load' 'D_load_2' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8> <RAM>
ST_5 : Operation 71 [1/2] (1.42ns)   --->   "%D_load_3 = load i1* %D_addr_4, align 1" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:37]   --->   Operation 71 'load' 'D_load_3' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8> <RAM>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "%D_addr_5 = getelementptr [32 x i1]* %D, i64 0, i64 21" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:37]   --->   Operation 72 'getelementptr' 'D_addr_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 73 [2/2] (1.42ns)   --->   "%D_load_4 = load i1* %D_addr_5, align 1" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:37]   --->   Operation 73 'load' 'D_load_4' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8> <RAM>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "%D_addr_6 = getelementptr [32 x i1]* %D, i64 0, i64 19" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:37]   --->   Operation 74 'getelementptr' 'D_addr_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 75 [2/2] (1.42ns)   --->   "%D_load_5 = load i1* %D_addr_6, align 1" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:37]   --->   Operation 75 'load' 'D_load_5' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8> <RAM>

State 6 <SV = 5> <Delay = 1.42>
ST_6 : Operation 76 [1/2] (1.42ns)   --->   "%D_load_4 = load i1* %D_addr_5, align 1" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:37]   --->   Operation 76 'load' 'D_load_4' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8> <RAM>
ST_6 : Operation 77 [1/2] (1.42ns)   --->   "%D_load_5 = load i1* %D_addr_6, align 1" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:37]   --->   Operation 77 'load' 'D_load_5' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8> <RAM>
ST_6 : Operation 78 [1/1] (0.00ns)   --->   "%D_addr_7 = getelementptr [32 x i1]* %D, i64 0, i64 18" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:37]   --->   Operation 78 'getelementptr' 'D_addr_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 79 [2/2] (1.42ns)   --->   "%D_load_6 = load i1* %D_addr_7, align 1" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:37]   --->   Operation 79 'load' 'D_load_6' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8> <RAM>
ST_6 : Operation 80 [1/1] (0.00ns)   --->   "%D_addr_8 = getelementptr [32 x i1]* %D, i64 0, i64 16" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:37]   --->   Operation 80 'getelementptr' 'D_addr_8' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 81 [2/2] (1.42ns)   --->   "%D_load_7 = load i1* %D_addr_8, align 1" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:37]   --->   Operation 81 'load' 'D_load_7' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8> <RAM>

State 7 <SV = 6> <Delay = 1.42>
ST_7 : Operation 82 [1/2] (1.42ns)   --->   "%D_load_6 = load i1* %D_addr_7, align 1" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:37]   --->   Operation 82 'load' 'D_load_6' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8> <RAM>
ST_7 : Operation 83 [1/2] (1.42ns)   --->   "%D_load_7 = load i1* %D_addr_8, align 1" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:37]   --->   Operation 83 'load' 'D_load_7' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8> <RAM>
ST_7 : Operation 84 [1/1] (0.00ns)   --->   "%D_addr_9 = getelementptr [32 x i1]* %D, i64 0, i64 14" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:37]   --->   Operation 84 'getelementptr' 'D_addr_9' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 85 [2/2] (1.42ns)   --->   "%D_load_8 = load i1* %D_addr_9, align 1" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:37]   --->   Operation 85 'load' 'D_load_8' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8> <RAM>
ST_7 : Operation 86 [1/1] (0.00ns)   --->   "%D_addr_10 = getelementptr [32 x i1]* %D, i64 0, i64 12" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:37]   --->   Operation 86 'getelementptr' 'D_addr_10' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 87 [2/2] (1.42ns)   --->   "%D_load_9 = load i1* %D_addr_10, align 1" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:37]   --->   Operation 87 'load' 'D_load_9' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8> <RAM>

State 8 <SV = 7> <Delay = 1.42>
ST_8 : Operation 88 [1/2] (1.42ns)   --->   "%D_load_8 = load i1* %D_addr_9, align 1" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:37]   --->   Operation 88 'load' 'D_load_8' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8> <RAM>
ST_8 : Operation 89 [1/2] (1.42ns)   --->   "%D_load_9 = load i1* %D_addr_10, align 1" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:37]   --->   Operation 89 'load' 'D_load_9' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8> <RAM>
ST_8 : Operation 90 [1/1] (0.00ns)   --->   "%D_addr_11 = getelementptr [32 x i1]* %D, i64 0, i64 8" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:37]   --->   Operation 90 'getelementptr' 'D_addr_11' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 91 [2/2] (1.42ns)   --->   "%D_load_10 = load i1* %D_addr_11, align 1" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:37]   --->   Operation 91 'load' 'D_load_10' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8> <RAM>
ST_8 : Operation 92 [1/1] (0.00ns)   --->   "%D_addr_12 = getelementptr [32 x i1]* %D, i64 0, i64 7" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:37]   --->   Operation 92 'getelementptr' 'D_addr_12' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 93 [2/2] (1.42ns)   --->   "%D_load_11 = load i1* %D_addr_12, align 1" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:37]   --->   Operation 93 'load' 'D_load_11' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8> <RAM>

State 9 <SV = 8> <Delay = 1.42>
ST_9 : Operation 94 [1/2] (1.42ns)   --->   "%D_load_10 = load i1* %D_addr_11, align 1" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:37]   --->   Operation 94 'load' 'D_load_10' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8> <RAM>
ST_9 : Operation 95 [1/2] (1.42ns)   --->   "%D_load_11 = load i1* %D_addr_12, align 1" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:37]   --->   Operation 95 'load' 'D_load_11' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8> <RAM>
ST_9 : Operation 96 [1/1] (0.00ns)   --->   "%D_addr_13 = getelementptr [32 x i1]* %D, i64 0, i64 6" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:37]   --->   Operation 96 'getelementptr' 'D_addr_13' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 97 [2/2] (1.42ns)   --->   "%D_load_12 = load i1* %D_addr_13, align 1" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:37]   --->   Operation 97 'load' 'D_load_12' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8> <RAM>
ST_9 : Operation 98 [1/1] (0.00ns)   --->   "%D_addr_14 = getelementptr [32 x i1]* %D, i64 0, i64 0" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:37]   --->   Operation 98 'getelementptr' 'D_addr_14' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 99 [2/2] (1.42ns)   --->   "%D_load_13 = load i1* %D_addr_14, align 1" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:37]   --->   Operation 99 'load' 'D_load_13' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8> <RAM>

State 10 <SV = 9> <Delay = 1.42>
ST_10 : Operation 100 [1/2] (1.42ns)   --->   "%D_load_12 = load i1* %D_addr_13, align 1" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:37]   --->   Operation 100 'load' 'D_load_12' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8> <RAM>
ST_10 : Operation 101 [1/2] (1.42ns)   --->   "%D_load_13 = load i1* %D_addr_14, align 1" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:37]   --->   Operation 101 'load' 'D_load_13' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8> <RAM>
ST_10 : Operation 102 [1/1] (0.00ns)   --->   "%D_addr_15 = getelementptr [32 x i1]* %D, i64 0, i64 29" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:40]   --->   Operation 102 'getelementptr' 'D_addr_15' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 103 [2/2] (1.42ns)   --->   "%D_load_14 = load i1* %D_addr_15, align 1" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:40]   --->   Operation 103 'load' 'D_load_14' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8> <RAM>
ST_10 : Operation 104 [1/1] (0.00ns)   --->   "%D_addr_16 = getelementptr [32 x i1]* %D, i64 0, i64 24" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:40]   --->   Operation 104 'getelementptr' 'D_addr_16' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 105 [2/2] (1.42ns)   --->   "%D_load_15 = load i1* %D_addr_16, align 1" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:40]   --->   Operation 105 'load' 'D_load_15' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8> <RAM>

State 11 <SV = 10> <Delay = 1.42>
ST_11 : Operation 106 [1/2] (1.42ns)   --->   "%D_load_14 = load i1* %D_addr_15, align 1" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:40]   --->   Operation 106 'load' 'D_load_14' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8> <RAM>
ST_11 : Operation 107 [1/2] (1.42ns)   --->   "%D_load_15 = load i1* %D_addr_16, align 1" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:40]   --->   Operation 107 'load' 'D_load_15' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8> <RAM>
ST_11 : Operation 108 [1/1] (0.00ns)   --->   "%D_addr_17 = getelementptr [32 x i1]* %D, i64 0, i64 22" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:40]   --->   Operation 108 'getelementptr' 'D_addr_17' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 109 [2/2] (1.42ns)   --->   "%D_load_16 = load i1* %D_addr_17, align 1" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:40]   --->   Operation 109 'load' 'D_load_16' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8> <RAM>
ST_11 : Operation 110 [1/1] (0.00ns)   --->   "%D_addr_18 = getelementptr [32 x i1]* %D, i64 0, i64 20" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:40]   --->   Operation 110 'getelementptr' 'D_addr_18' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 111 [2/2] (1.42ns)   --->   "%D_load_17 = load i1* %D_addr_18, align 1" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:40]   --->   Operation 111 'load' 'D_load_17' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8> <RAM>

State 12 <SV = 11> <Delay = 1.42>
ST_12 : Operation 112 [1/1] (0.00ns)   --->   "%C_addr = getelementptr [8 x i1]* %C, i64 0, i64 4" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:37]   --->   Operation 112 'getelementptr' 'C_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 113 [2/2] (1.42ns)   --->   "%C_load = load i1* %C_addr, align 1" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:37]   --->   Operation 113 'load' 'C_load' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8> <RAM>
ST_12 : Operation 114 [1/2] (1.42ns)   --->   "%D_load_16 = load i1* %D_addr_17, align 1" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:40]   --->   Operation 114 'load' 'D_load_16' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8> <RAM>
ST_12 : Operation 115 [1/2] (1.42ns)   --->   "%D_load_17 = load i1* %D_addr_18, align 1" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:40]   --->   Operation 115 'load' 'D_load_17' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8> <RAM>
ST_12 : Operation 116 [1/1] (0.00ns)   --->   "%D_addr_19 = getelementptr [32 x i1]* %D, i64 0, i64 17" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:40]   --->   Operation 116 'getelementptr' 'D_addr_19' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 117 [2/2] (1.42ns)   --->   "%D_load_18 = load i1* %D_addr_19, align 1" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:40]   --->   Operation 117 'load' 'D_load_18' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8> <RAM>
ST_12 : Operation 118 [1/1] (0.00ns)   --->   "%D_addr_20 = getelementptr [32 x i1]* %D, i64 0, i64 15" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:40]   --->   Operation 118 'getelementptr' 'D_addr_20' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 119 [2/2] (1.42ns)   --->   "%D_load_19 = load i1* %D_addr_20, align 1" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:40]   --->   Operation 119 'load' 'D_load_19' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8> <RAM>

State 13 <SV = 12> <Delay = 1.42>
ST_13 : Operation 120 [1/2] (1.42ns)   --->   "%C_load = load i1* %C_addr, align 1" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:37]   --->   Operation 120 'load' 'C_load' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8> <RAM>
ST_13 : Operation 121 [1/1] (0.00ns)   --->   "%C_addr_1 = getelementptr [8 x i1]* %C, i64 0, i64 6" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:37]   --->   Operation 121 'getelementptr' 'C_addr_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 122 [2/2] (1.42ns)   --->   "%C_load_1 = load i1* %C_addr_1, align 1" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:37]   --->   Operation 122 'load' 'C_load_1' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8> <RAM>
ST_13 : Operation 123 [1/1] (0.00ns)   --->   "%C_addr_2 = getelementptr [8 x i1]* %C, i64 0, i64 7" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:37]   --->   Operation 123 'getelementptr' 'C_addr_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 124 [2/2] (1.42ns)   --->   "%C_load_2 = load i1* %C_addr_2, align 1" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:37]   --->   Operation 124 'load' 'C_load_2' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8> <RAM>
ST_13 : Operation 125 [1/2] (1.42ns)   --->   "%D_load_18 = load i1* %D_addr_19, align 1" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:40]   --->   Operation 125 'load' 'D_load_18' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8> <RAM>
ST_13 : Operation 126 [1/2] (1.42ns)   --->   "%D_load_19 = load i1* %D_addr_20, align 1" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:40]   --->   Operation 126 'load' 'D_load_19' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8> <RAM>
ST_13 : Operation 127 [1/1] (0.00ns)   --->   "%D_addr_21 = getelementptr [32 x i1]* %D, i64 0, i64 13" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:40]   --->   Operation 127 'getelementptr' 'D_addr_21' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 128 [2/2] (1.42ns)   --->   "%D_load_20 = load i1* %D_addr_21, align 1" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:40]   --->   Operation 128 'load' 'D_load_20' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8> <RAM>
ST_13 : Operation 129 [1/1] (0.00ns)   --->   "%D_addr_22 = getelementptr [32 x i1]* %D, i64 0, i64 9" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:40]   --->   Operation 129 'getelementptr' 'D_addr_22' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 130 [2/2] (1.42ns)   --->   "%D_load_21 = load i1* %D_addr_22, align 1" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:40]   --->   Operation 130 'load' 'D_load_21' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8> <RAM>

State 14 <SV = 13> <Delay = 4.69>
ST_14 : Operation 131 [1/2] (1.42ns)   --->   "%C_load_1 = load i1* %C_addr_1, align 1" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:37]   --->   Operation 131 'load' 'C_load_1' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8> <RAM>
ST_14 : Operation 132 [1/2] (1.42ns)   --->   "%C_load_2 = load i1* %C_addr_2, align 1" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:37]   --->   Operation 132 'load' 'C_load_2' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8> <RAM>
ST_14 : Operation 133 [1/1] (0.61ns)   --->   "%xor_ln37 = xor i1 %D_load_1, %D_load" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:37]   --->   Operation 133 'xor' 'xor_ln37' <Predicate = true> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 134 [1/1] (0.61ns)   --->   "%xor_ln37_1 = xor i1 %D_load_2, %D_load_3" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:37]   --->   Operation 134 'xor' 'xor_ln37_1' <Predicate = true> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 135 [1/1] (0.00ns) (grouped into LUT with out node xor_ln37_7)   --->   "%xor_ln37_2 = xor i1 %D_load_4, %D_load_5" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:37]   --->   Operation 135 'xor' 'xor_ln37_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 136 [1/1] (0.00ns) (grouped into LUT with out node xor_ln37_7)   --->   "%xor_ln37_3 = xor i1 %xor_ln37_2, %xor_ln37_1" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:37]   --->   Operation 136 'xor' 'xor_ln37_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 137 [1/1] (0.61ns)   --->   "%xor_ln37_4 = xor i1 %D_load_6, %D_load_7" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:37]   --->   Operation 137 'xor' 'xor_ln37_4' <Predicate = true> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 138 [1/1] (0.61ns)   --->   "%xor_ln37_5 = xor i1 %D_load_8, %D_load_9" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:37]   --->   Operation 138 'xor' 'xor_ln37_5' <Predicate = true> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 139 [1/1] (0.00ns) (grouped into LUT with out node xor_ln37_7)   --->   "%xor_ln37_6 = xor i1 %xor_ln37_5, %xor_ln37_4" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:37]   --->   Operation 139 'xor' 'xor_ln37_6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 140 [1/1] (0.61ns) (out node of the LUT)   --->   "%xor_ln37_7 = xor i1 %xor_ln37_6, %xor_ln37_3" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:37]   --->   Operation 140 'xor' 'xor_ln37_7' <Predicate = true> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 141 [1/1] (0.00ns) (grouped into LUT with out node xor_ln37_14)   --->   "%xor_ln37_8 = xor i1 %D_load_10, %D_load_11" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:37]   --->   Operation 141 'xor' 'xor_ln37_8' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 142 [1/1] (0.61ns)   --->   "%xor_ln37_9 = xor i1 %D_load_12, %D_load_13" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:37]   --->   Operation 142 'xor' 'xor_ln37_9' <Predicate = true> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 143 [1/1] (0.00ns) (grouped into LUT with out node xor_ln37_14)   --->   "%xor_ln37_10 = xor i1 %xor_ln37_9, %xor_ln37_8" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:37]   --->   Operation 143 'xor' 'xor_ln37_10' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 144 [1/1] (0.61ns)   --->   "%xor_ln37_11 = xor i1 %C_load, %C_load_1" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:37]   --->   Operation 144 'xor' 'xor_ln37_11' <Predicate = true> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 145 [1/1] (0.00ns) (grouped into LUT with out node xor_ln37_14)   --->   "%xor_ln37_12 = xor i1 %C_load_2, %xor_ln37" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:37]   --->   Operation 145 'xor' 'xor_ln37_12' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 146 [1/1] (0.00ns) (grouped into LUT with out node xor_ln37_14)   --->   "%xor_ln37_13 = xor i1 %xor_ln37_12, %xor_ln37_11" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:37]   --->   Operation 146 'xor' 'xor_ln37_13' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 147 [1/1] (0.61ns) (out node of the LUT)   --->   "%xor_ln37_14 = xor i1 %xor_ln37_13, %xor_ln37_10" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:37]   --->   Operation 147 'xor' 'xor_ln37_14' <Predicate = true> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 148 [1/1] (0.61ns) (out node of the LUT)   --->   "%xor_ln37_15 = xor i1 %xor_ln37_14, %xor_ln37_7" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:37]   --->   Operation 148 'xor' 'xor_ln37_15' <Predicate = true> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 149 [1/1] (0.00ns)   --->   "%NewCRC_addr = getelementptr [8 x i1]* %NewCRC, i64 0, i64 0" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:37]   --->   Operation 149 'getelementptr' 'NewCRC_addr' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 150 [1/1] (1.42ns)   --->   "store i1 %xor_ln37_15, i1* %NewCRC_addr, align 1" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:37]   --->   Operation 150 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8> <RAM>
ST_14 : Operation 151 [1/2] (1.42ns)   --->   "%D_load_20 = load i1* %D_addr_21, align 1" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:40]   --->   Operation 151 'load' 'D_load_20' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8> <RAM>
ST_14 : Operation 152 [1/2] (1.42ns)   --->   "%D_load_21 = load i1* %D_addr_22, align 1" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:40]   --->   Operation 152 'load' 'D_load_21' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8> <RAM>
ST_14 : Operation 153 [1/1] (0.00ns)   --->   "%D_addr_23 = getelementptr [32 x i1]* %D, i64 0, i64 1" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:40]   --->   Operation 153 'getelementptr' 'D_addr_23' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 154 [2/2] (1.42ns)   --->   "%D_load_22 = load i1* %D_addr_23, align 1" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:40]   --->   Operation 154 'load' 'D_load_22' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8> <RAM>
ST_14 : Operation 155 [1/1] (0.00ns)   --->   "%C_addr_3 = getelementptr [8 x i1]* %C, i64 0, i64 0" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:40]   --->   Operation 155 'getelementptr' 'C_addr_3' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 156 [2/2] (1.42ns)   --->   "%C_load_3 = load i1* %C_addr_3, align 1" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:40]   --->   Operation 156 'load' 'C_load_3' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8> <RAM>
ST_14 : Operation 157 [1/1] (0.00ns)   --->   "%C_addr_4 = getelementptr [8 x i1]* %C, i64 0, i64 5" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:40]   --->   Operation 157 'getelementptr' 'C_addr_4' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 158 [2/2] (1.42ns)   --->   "%C_load_4 = load i1* %C_addr_4, align 1" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:40]   --->   Operation 158 'load' 'C_load_4' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8> <RAM>
ST_14 : Operation 159 [1/1] (0.61ns)   --->   "%xor_ln40 = xor i1 %D_load_14, %D_load_1" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:40]   --->   Operation 159 'xor' 'xor_ln40' <Predicate = true> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 160 [1/1] (0.00ns) (grouped into LUT with out node xor_ln40_7)   --->   "%xor_ln40_1 = xor i1 %xor_ln37_4, %D_load_4" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:40]   --->   Operation 160 'xor' 'xor_ln40_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 161 [1/1] (0.00ns) (grouped into LUT with out node xor_ln40_7)   --->   "%xor_ln40_2 = xor i1 %xor_ln40_1, %xor_ln37_1" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:40]   --->   Operation 161 'xor' 'xor_ln40_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 162 [1/1] (0.00ns) (grouped into LUT with out node xor_ln40_6)   --->   "%xor_ln40_3 = xor i1 %D_load_9, %D_load_12" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:40]   --->   Operation 162 'xor' 'xor_ln40_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 163 [1/1] (0.00ns) (grouped into LUT with out node xor_ln40_6)   --->   "%xor_ln40_4 = xor i1 %xor_ln40_3, %D_load_8" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:40]   --->   Operation 163 'xor' 'xor_ln40_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 164 [1/1] (0.00ns) (grouped into LUT with out node xor_ln40_6)   --->   "%xor_ln40_5 = xor i1 %xor_ln37_11, %D_load_13" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:40]   --->   Operation 164 'xor' 'xor_ln40_5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 165 [1/1] (0.61ns) (out node of the LUT)   --->   "%xor_ln40_6 = xor i1 %xor_ln40_5, %xor_ln40_4" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:40]   --->   Operation 165 'xor' 'xor_ln40_6' <Predicate = true> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 166 [1/1] (0.61ns) (out node of the LUT)   --->   "%xor_ln40_7 = xor i1 %xor_ln40_6, %xor_ln40_2" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:40]   --->   Operation 166 'xor' 'xor_ln40_7' <Predicate = true> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 167 [1/1] (0.61ns)   --->   "%xor_ln40_9 = xor i1 %D_load_18, %D_load_19" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:40]   --->   Operation 167 'xor' 'xor_ln40_9' <Predicate = true> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 168 [1/1] (0.00ns)   --->   "%D_addr_24 = getelementptr [32 x i1]* %D, i64 0, i64 25" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:44]   --->   Operation 168 'getelementptr' 'D_addr_24' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 169 [2/2] (1.42ns)   --->   "%D_load_23 = load i1* %D_addr_24, align 1" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:44]   --->   Operation 169 'load' 'D_load_23' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8> <RAM>
ST_14 : Operation 170 [1/1] (0.61ns)   --->   "%xor_ln44 = xor i1 %D_load_14, %D_load_2" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:44]   --->   Operation 170 'xor' 'xor_ln44' <Predicate = true> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 171 [1/1] (0.61ns)   --->   "%xor_ln44_1 = xor i1 %D_load_10, %D_load_9" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:44]   --->   Operation 171 'xor' 'xor_ln44_1' <Predicate = true> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 172 [1/1] (0.00ns) (grouped into LUT with out node xor_ln44_6)   --->   "%xor_ln44_2 = xor i1 %xor_ln37_9, %xor_ln44_1" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:44]   --->   Operation 172 'xor' 'xor_ln44_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 173 [1/1] (0.00ns) (grouped into LUT with out node xor_ln44_6)   --->   "%xor_ln44_3 = xor i1 %C_load, %D_load_15" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:44]   --->   Operation 173 'xor' 'xor_ln44_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 174 [1/1] (0.00ns) (grouped into LUT with out node xor_ln44_6)   --->   "%xor_ln44_4 = xor i1 %xor_ln40_9, %D_load_16" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:44]   --->   Operation 174 'xor' 'xor_ln44_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 175 [1/1] (0.00ns) (grouped into LUT with out node xor_ln44_6)   --->   "%xor_ln44_5 = xor i1 %xor_ln44_4, %xor_ln44_3" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:44]   --->   Operation 175 'xor' 'xor_ln44_5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 176 [1/1] (0.61ns) (out node of the LUT)   --->   "%xor_ln44_6 = xor i1 %xor_ln44_5, %xor_ln44_2" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:44]   --->   Operation 176 'xor' 'xor_ln44_6' <Predicate = true> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 177 [1/1] (0.00ns) (grouped into LUT with out node xor_ln47_2)   --->   "%xor_ln47 = xor i1 %D_load_6, %D_load_3" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:47]   --->   Operation 177 'xor' 'xor_ln47' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 178 [1/1] (0.00ns) (grouped into LUT with out node xor_ln47_2)   --->   "%xor_ln47_1 = xor i1 %D_load_7, %D_load_8" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:47]   --->   Operation 178 'xor' 'xor_ln47_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 179 [1/1] (0.61ns) (out node of the LUT)   --->   "%xor_ln47_2 = xor i1 %xor_ln47_1, %xor_ln47" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:47]   --->   Operation 179 'xor' 'xor_ln47_2' <Predicate = true> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 180 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_1)   --->   "%xor_ln50 = xor i1 %D_load_5, %D_load_8" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:50]   --->   Operation 180 'xor' 'xor_ln50' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 181 [1/1] (0.61ns) (out node of the LUT)   --->   "%xor_ln50_1 = xor i1 %xor_ln44_1, %xor_ln50" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:50]   --->   Operation 181 'xor' 'xor_ln50_1' <Predicate = true> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 182 [1/1] (0.00ns) (grouped into LUT with out node xor_ln53_1)   --->   "%xor_ln53 = xor i1 %D_load_2, %D_load" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:53]   --->   Operation 182 'xor' 'xor_ln53' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 183 [1/1] (0.61ns) (out node of the LUT)   --->   "%xor_ln53_1 = xor i1 %xor_ln37_4, %xor_ln53" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:53]   --->   Operation 183 'xor' 'xor_ln53_1' <Predicate = true> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 184 [1/1] (0.00ns) (grouped into LUT with out node xor_ln53_6)   --->   "%xor_ln53_2 = xor i1 %C_load, %C_load_2" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:53]   --->   Operation 184 'xor' 'xor_ln53_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 185 [1/1] (0.61ns)   --->   "%xor_ln53_3 = xor i1 %D_load_19, %D_load_20" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:53]   --->   Operation 185 'xor' 'xor_ln53_3' <Predicate = true> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 186 [1/1] (0.00ns) (grouped into LUT with out node xor_ln53_6)   --->   "%xor_ln53_4 = xor i1 %xor_ln53_3, %D_load_17" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:53]   --->   Operation 186 'xor' 'xor_ln53_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 187 [1/1] (0.00ns) (grouped into LUT with out node xor_ln53_6)   --->   "%xor_ln53_5 = xor i1 %xor_ln53_4, %xor_ln53_2" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:53]   --->   Operation 187 'xor' 'xor_ln53_5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 188 [1/1] (0.61ns) (out node of the LUT)   --->   "%xor_ln53_6 = xor i1 %xor_ln53_5, %xor_ln53_1" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:53]   --->   Operation 188 'xor' 'xor_ln53_6' <Predicate = true> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 189 [1/1] (0.00ns) (grouped into LUT with out node xor_ln56_4)   --->   "%xor_ln56 = xor i1 %D_load_4, %D_load_7" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:56]   --->   Operation 189 'xor' 'xor_ln56' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 190 [1/1] (0.00ns) (grouped into LUT with out node xor_ln56_4)   --->   "%xor_ln56_1 = xor i1 %xor_ln56, %D_load_5" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:56]   --->   Operation 190 'xor' 'xor_ln56_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 191 [1/1] (0.00ns) (grouped into LUT with out node xor_ln56_4)   --->   "%xor_ln56_2 = xor i1 %D_load_12, %C_load" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:56]   --->   Operation 191 'xor' 'xor_ln56_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 192 [1/1] (0.00ns) (grouped into LUT with out node xor_ln56_4)   --->   "%xor_ln56_3 = xor i1 %xor_ln56_2, %xor_ln37_5" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:56]   --->   Operation 192 'xor' 'xor_ln56_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 193 [1/1] (0.61ns) (out node of the LUT)   --->   "%xor_ln56_4 = xor i1 %xor_ln56_3, %xor_ln56_1" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:56]   --->   Operation 193 'xor' 'xor_ln56_4' <Predicate = true> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 194 [1/1] (0.00ns) (grouped into LUT with out node xor_ln59_1)   --->   "%xor_ln59 = xor i1 %D_load_6, %D_load_12" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:59]   --->   Operation 194 'xor' 'xor_ln59' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 195 [1/1] (0.61ns) (out node of the LUT)   --->   "%xor_ln59_1 = xor i1 %xor_ln59, %D_load_11" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:59]   --->   Operation 195 'xor' 'xor_ln59_1' <Predicate = true> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 4.69>
ST_15 : Operation 196 [1/2] (1.42ns)   --->   "%D_load_22 = load i1* %D_addr_23, align 1" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:40]   --->   Operation 196 'load' 'D_load_22' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8> <RAM>
ST_15 : Operation 197 [1/2] (1.42ns)   --->   "%C_load_3 = load i1* %C_addr_3, align 1" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:40]   --->   Operation 197 'load' 'C_load_3' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8> <RAM>
ST_15 : Operation 198 [1/2] (1.42ns)   --->   "%C_load_4 = load i1* %C_addr_4, align 1" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:40]   --->   Operation 198 'load' 'C_load_4' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8> <RAM>
ST_15 : Operation 199 [1/1] (0.00ns) (grouped into LUT with out node xor_ln40_18)   --->   "%xor_ln40_8 = xor i1 %D_load_15, %D_load_16" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:40]   --->   Operation 199 'xor' 'xor_ln40_8' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 200 [1/1] (0.00ns) (grouped into LUT with out node xor_ln40_18)   --->   "%xor_ln40_10 = xor i1 %xor_ln40_9, %D_load_17" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:40]   --->   Operation 200 'xor' 'xor_ln40_10' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 201 [1/1] (0.00ns) (grouped into LUT with out node xor_ln40_18)   --->   "%xor_ln40_11 = xor i1 %xor_ln40_10, %xor_ln40_8" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:40]   --->   Operation 201 'xor' 'xor_ln40_11' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 202 [1/1] (0.00ns) (grouped into LUT with out node xor_ln40_13)   --->   "%xor_ln40_12 = xor i1 %D_load_21, %D_load_22" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:40]   --->   Operation 202 'xor' 'xor_ln40_12' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 203 [1/1] (0.61ns) (out node of the LUT)   --->   "%xor_ln40_13 = xor i1 %xor_ln40_12, %D_load_20" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:40]   --->   Operation 203 'xor' 'xor_ln40_13' <Predicate = true> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 204 [1/1] (0.00ns) (grouped into LUT with out node xor_ln40_16)   --->   "%xor_ln40_14 = xor i1 %C_load_4, %xor_ln40" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:40]   --->   Operation 204 'xor' 'xor_ln40_14' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 205 [1/1] (0.00ns) (grouped into LUT with out node xor_ln40_16)   --->   "%xor_ln40_15 = xor i1 %xor_ln40_14, %C_load_3" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:40]   --->   Operation 205 'xor' 'xor_ln40_15' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 206 [1/1] (0.61ns) (out node of the LUT)   --->   "%xor_ln40_16 = xor i1 %xor_ln40_15, %xor_ln40_13" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:40]   --->   Operation 206 'xor' 'xor_ln40_16' <Predicate = true> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 207 [1/1] (0.00ns) (grouped into LUT with out node xor_ln40_18)   --->   "%xor_ln40_17 = xor i1 %xor_ln40_16, %xor_ln40_11" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:40]   --->   Operation 207 'xor' 'xor_ln40_17' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 208 [1/1] (0.61ns) (out node of the LUT)   --->   "%xor_ln40_18 = xor i1 %xor_ln40_17, %xor_ln40_7" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:40]   --->   Operation 208 'xor' 'xor_ln40_18' <Predicate = true> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 209 [1/1] (0.00ns)   --->   "%NewCRC_addr_1 = getelementptr [8 x i1]* %NewCRC, i64 0, i64 1" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:40]   --->   Operation 209 'getelementptr' 'NewCRC_addr_1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 210 [1/1] (1.42ns)   --->   "store i1 %xor_ln40_18, i1* %NewCRC_addr_1, align 1" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:40]   --->   Operation 210 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8> <RAM>
ST_15 : Operation 211 [1/2] (1.42ns)   --->   "%D_load_23 = load i1* %D_addr_24, align 1" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:44]   --->   Operation 211 'load' 'D_load_23' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8> <RAM>
ST_15 : Operation 212 [1/1] (0.00ns)   --->   "%D_addr_25 = getelementptr [32 x i1]* %D, i64 0, i64 10" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:44]   --->   Operation 212 'getelementptr' 'D_addr_25' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 213 [2/2] (1.42ns)   --->   "%D_load_24 = load i1* %D_addr_25, align 1" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:44]   --->   Operation 213 'load' 'D_load_24' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8> <RAM>
ST_15 : Operation 214 [1/1] (0.00ns)   --->   "%D_addr_26 = getelementptr [32 x i1]* %D, i64 0, i64 2" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:44]   --->   Operation 214 'getelementptr' 'D_addr_26' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 215 [2/2] (1.42ns)   --->   "%D_load_25 = load i1* %D_addr_26, align 1" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:44]   --->   Operation 215 'load' 'D_load_25' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8> <RAM>
ST_15 : Operation 216 [1/1] (0.00ns)   --->   "%C_addr_5 = getelementptr [8 x i1]* %C, i64 0, i64 1" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:44]   --->   Operation 216 'getelementptr' 'C_addr_5' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 217 [2/2] (1.42ns)   --->   "%C_load_5 = load i1* %C_addr_5, align 1" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:44]   --->   Operation 217 'load' 'C_load_5' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8> <RAM>
ST_15 : Operation 218 [1/1] (0.00ns) (grouped into LUT with out node xor_ln47_5)   --->   "%xor_ln47_3 = xor i1 %D_load_11, %C_load_1" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:47]   --->   Operation 218 'xor' 'xor_ln47_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 219 [1/1] (0.00ns) (grouped into LUT with out node xor_ln47_5)   --->   "%xor_ln47_4 = xor i1 %xor_ln40_13, %xor_ln47_3" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:47]   --->   Operation 219 'xor' 'xor_ln47_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 220 [1/1] (0.61ns) (out node of the LUT)   --->   "%xor_ln47_5 = xor i1 %xor_ln47_4, %xor_ln47_2" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:47]   --->   Operation 220 'xor' 'xor_ln47_5' <Predicate = true> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 221 [1/1] (0.00ns) (grouped into LUT with out node xor_ln59_5)   --->   "%xor_ln59_2 = xor i1 %C_load_1, %D_load_16" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:59]   --->   Operation 221 'xor' 'xor_ln59_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 222 [1/1] (0.00ns) (grouped into LUT with out node xor_ln59_5)   --->   "%xor_ln59_3 = xor i1 %D_load_17, %D_load_18" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:59]   --->   Operation 222 'xor' 'xor_ln59_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 223 [1/1] (0.00ns) (grouped into LUT with out node xor_ln59_5)   --->   "%xor_ln59_4 = xor i1 %xor_ln59_3, %xor_ln59_2" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:59]   --->   Operation 223 'xor' 'xor_ln59_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 224 [1/1] (0.61ns) (out node of the LUT)   --->   "%xor_ln59_5 = xor i1 %xor_ln59_4, %xor_ln59_1" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:59]   --->   Operation 224 'xor' 'xor_ln59_5' <Predicate = true> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 4.08>
ST_16 : Operation 225 [1/2] (1.42ns)   --->   "%D_load_24 = load i1* %D_addr_25, align 1" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:44]   --->   Operation 225 'load' 'D_load_24' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8> <RAM>
ST_16 : Operation 226 [1/2] (1.42ns)   --->   "%D_load_25 = load i1* %D_addr_26, align 1" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:44]   --->   Operation 226 'load' 'D_load_25' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8> <RAM>
ST_16 : Operation 227 [1/2] (1.42ns)   --->   "%C_load_5 = load i1* %C_addr_5, align 1" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:44]   --->   Operation 227 'load' 'C_load_5' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8> <RAM>
ST_16 : Operation 228 [1/1] (0.00ns) (grouped into LUT with out node xor_ln44_15)   --->   "%xor_ln44_7 = xor i1 %D_load_20, %D_load_22" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:44]   --->   Operation 228 'xor' 'xor_ln44_7' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 229 [1/1] (0.00ns) (grouped into LUT with out node xor_ln44_15)   --->   "%xor_ln44_8 = xor i1 %C_load_3, %C_load_4" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:44]   --->   Operation 229 'xor' 'xor_ln44_8' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 230 [1/1] (0.00ns) (grouped into LUT with out node xor_ln44_15)   --->   "%xor_ln44_9 = xor i1 %xor_ln44_8, %xor_ln44_7" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:44]   --->   Operation 230 'xor' 'xor_ln44_9' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 231 [1/1] (0.00ns) (grouped into LUT with out node xor_ln44_13)   --->   "%xor_ln44_10 = xor i1 %D_load_23, %D_load_24" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:44]   --->   Operation 231 'xor' 'xor_ln44_10' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 232 [1/1] (0.00ns) (grouped into LUT with out node xor_ln44_13)   --->   "%xor_ln44_11 = xor i1 %C_load_5, %xor_ln44" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:44]   --->   Operation 232 'xor' 'xor_ln44_11' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 233 [1/1] (0.00ns) (grouped into LUT with out node xor_ln44_13)   --->   "%xor_ln44_12 = xor i1 %xor_ln44_11, %D_load_25" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:44]   --->   Operation 233 'xor' 'xor_ln44_12' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 234 [1/1] (0.61ns) (out node of the LUT)   --->   "%xor_ln44_13 = xor i1 %xor_ln44_12, %xor_ln44_10" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:44]   --->   Operation 234 'xor' 'xor_ln44_13' <Predicate = true> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 235 [1/1] (0.00ns) (grouped into LUT with out node xor_ln44_15)   --->   "%xor_ln44_14 = xor i1 %xor_ln44_13, %xor_ln44_9" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:44]   --->   Operation 235 'xor' 'xor_ln44_14' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 236 [1/1] (0.61ns) (out node of the LUT)   --->   "%xor_ln44_15 = xor i1 %xor_ln44_14, %xor_ln44_6" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:44]   --->   Operation 236 'xor' 'xor_ln44_15' <Predicate = true> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 237 [1/1] (0.00ns)   --->   "%NewCRC_addr_2 = getelementptr [8 x i1]* %NewCRC, i64 0, i64 2" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:44]   --->   Operation 237 'getelementptr' 'NewCRC_addr_2' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 238 [1/1] (1.42ns)   --->   "store i1 %xor_ln44_15, i1* %NewCRC_addr_2, align 1" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:44]   --->   Operation 238 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8> <RAM>
ST_16 : Operation 239 [1/1] (0.00ns)   --->   "%D_addr_27 = getelementptr [32 x i1]* %D, i64 0, i64 26" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:47]   --->   Operation 239 'getelementptr' 'D_addr_27' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 240 [2/2] (1.42ns)   --->   "%D_load_26 = load i1* %D_addr_27, align 1" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:47]   --->   Operation 240 'load' 'D_load_26' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8> <RAM>
ST_16 : Operation 241 [1/1] (0.00ns)   --->   "%D_addr_28 = getelementptr [32 x i1]* %D, i64 0, i64 11" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:47]   --->   Operation 241 'getelementptr' 'D_addr_28' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 242 [2/2] (1.42ns)   --->   "%D_load_27 = load i1* %D_addr_28, align 1" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:47]   --->   Operation 242 'load' 'D_load_27' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8> <RAM>

State 17 <SV = 16> <Delay = 1.42>
ST_17 : Operation 243 [1/2] (1.42ns)   --->   "%D_load_26 = load i1* %D_addr_27, align 1" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:47]   --->   Operation 243 'load' 'D_load_26' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8> <RAM>
ST_17 : Operation 244 [1/2] (1.42ns)   --->   "%D_load_27 = load i1* %D_addr_28, align 1" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:47]   --->   Operation 244 'load' 'D_load_27' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8> <RAM>
ST_17 : Operation 245 [1/1] (0.00ns)   --->   "%D_addr_29 = getelementptr [32 x i1]* %D, i64 0, i64 3" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:47]   --->   Operation 245 'getelementptr' 'D_addr_29' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 246 [2/2] (1.42ns)   --->   "%D_load_28 = load i1* %D_addr_29, align 1" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:47]   --->   Operation 246 'load' 'D_load_28' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8> <RAM>
ST_17 : Operation 247 [1/1] (0.00ns)   --->   "%C_addr_6 = getelementptr [8 x i1]* %C, i64 0, i64 2" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:47]   --->   Operation 247 'getelementptr' 'C_addr_6' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 248 [2/2] (1.42ns)   --->   "%C_load_6 = load i1* %C_addr_6, align 1" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:47]   --->   Operation 248 'load' 'C_load_6' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8> <RAM>
ST_17 : Operation 249 [1/1] (0.00ns)   --->   "%D_addr_30 = getelementptr [32 x i1]* %D, i64 0, i64 27" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:50]   --->   Operation 249 'getelementptr' 'D_addr_30' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 250 [2/2] (1.42ns)   --->   "%D_load_29 = load i1* %D_addr_30, align 1" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:50]   --->   Operation 250 'load' 'D_load_29' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8> <RAM>

State 18 <SV = 17> <Delay = 4.08>
ST_18 : Operation 251 [1/2] (1.42ns)   --->   "%D_load_28 = load i1* %D_addr_29, align 1" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:47]   --->   Operation 251 'load' 'D_load_28' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8> <RAM>
ST_18 : Operation 252 [1/2] (1.42ns)   --->   "%C_load_6 = load i1* %C_addr_6, align 1" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:47]   --->   Operation 252 'load' 'C_load_6' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8> <RAM>
ST_18 : Operation 253 [1/1] (0.00ns) (grouped into LUT with out node xor_ln47_14)   --->   "%xor_ln47_6 = xor i1 %C_load_4, %D_load_23" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:47]   --->   Operation 253 'xor' 'xor_ln47_6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 254 [1/1] (0.00ns) (grouped into LUT with out node xor_ln47_14)   --->   "%xor_ln47_7 = xor i1 %D_load_25, %C_load_5" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:47]   --->   Operation 254 'xor' 'xor_ln47_7' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 255 [1/1] (0.00ns) (grouped into LUT with out node xor_ln47_14)   --->   "%xor_ln47_8 = xor i1 %xor_ln47_7, %xor_ln47_6" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:47]   --->   Operation 255 'xor' 'xor_ln47_8' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 256 [1/1] (0.00ns) (grouped into LUT with out node xor_ln47_12)   --->   "%xor_ln47_9 = xor i1 %D_load_26, %D_load_27" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:47]   --->   Operation 256 'xor' 'xor_ln47_9' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 257 [1/1] (0.00ns) (grouped into LUT with out node xor_ln47_12)   --->   "%xor_ln47_10 = xor i1 %C_load_6, %xor_ln40" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:47]   --->   Operation 257 'xor' 'xor_ln47_10' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 258 [1/1] (0.00ns) (grouped into LUT with out node xor_ln47_12)   --->   "%xor_ln47_11 = xor i1 %xor_ln47_10, %D_load_28" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:47]   --->   Operation 258 'xor' 'xor_ln47_11' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 259 [1/1] (0.61ns) (out node of the LUT)   --->   "%xor_ln47_12 = xor i1 %xor_ln47_11, %xor_ln47_9" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:47]   --->   Operation 259 'xor' 'xor_ln47_12' <Predicate = true> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 260 [1/1] (0.00ns) (grouped into LUT with out node xor_ln47_14)   --->   "%xor_ln47_13 = xor i1 %xor_ln47_12, %xor_ln47_8" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:47]   --->   Operation 260 'xor' 'xor_ln47_13' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 261 [1/1] (0.61ns) (out node of the LUT)   --->   "%xor_ln47_14 = xor i1 %xor_ln47_13, %xor_ln47_5" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:47]   --->   Operation 261 'xor' 'xor_ln47_14' <Predicate = true> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 262 [1/1] (0.00ns)   --->   "%NewCRC_addr_3 = getelementptr [8 x i1]* %NewCRC, i64 0, i64 3" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:47]   --->   Operation 262 'getelementptr' 'NewCRC_addr_3' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 263 [1/1] (1.42ns)   --->   "store i1 %xor_ln47_14, i1* %NewCRC_addr_3, align 1" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:47]   --->   Operation 263 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8> <RAM>
ST_18 : Operation 264 [1/2] (1.42ns)   --->   "%D_load_29 = load i1* %D_addr_30, align 1" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:50]   --->   Operation 264 'load' 'D_load_29' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8> <RAM>
ST_18 : Operation 265 [1/1] (0.00ns)   --->   "%D_addr_31 = getelementptr [32 x i1]* %D, i64 0, i64 4" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:50]   --->   Operation 265 'getelementptr' 'D_addr_31' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 266 [2/2] (1.42ns)   --->   "%D_load_30 = load i1* %D_addr_31, align 1" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:50]   --->   Operation 266 'load' 'D_load_30' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8> <RAM>
ST_18 : Operation 267 [1/1] (0.00ns)   --->   "%C_addr_7 = getelementptr [8 x i1]* %C, i64 0, i64 3" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:50]   --->   Operation 267 'getelementptr' 'C_addr_7' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 268 [2/2] (1.42ns)   --->   "%C_load_7 = load i1* %C_addr_7, align 1" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:50]   --->   Operation 268 'load' 'C_load_7' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8> <RAM>
ST_18 : Operation 269 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_9)   --->   "%xor_ln50_6 = xor i1 %C_load_3, %D_load_24" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:50]   --->   Operation 269 'xor' 'xor_ln50_6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 270 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_9)   --->   "%xor_ln50_7 = xor i1 %D_load_26, %D_load_28" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:50]   --->   Operation 270 'xor' 'xor_ln50_7' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 271 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_9)   --->   "%xor_ln50_8 = xor i1 %xor_ln50_7, %D_load_25" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:50]   --->   Operation 271 'xor' 'xor_ln50_8' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 272 [1/1] (0.61ns) (out node of the LUT)   --->   "%xor_ln50_9 = xor i1 %xor_ln50_8, %xor_ln50_6" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:50]   --->   Operation 272 'xor' 'xor_ln50_9' <Predicate = true> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 273 [1/1] (0.00ns)   --->   "%D_addr_32 = getelementptr [32 x i1]* %D, i64 0, i64 5" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:53]   --->   Operation 273 'getelementptr' 'D_addr_32' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 274 [2/2] (1.42ns)   --->   "%D_load_31 = load i1* %D_addr_32, align 1" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:53]   --->   Operation 274 'load' 'D_load_31' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8> <RAM>
ST_18 : Operation 275 [1/1] (0.00ns) (grouped into LUT with out node xor_ln56_7)   --->   "%xor_ln56_5 = xor i1 %D_load_18, %C_load_4" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:56]   --->   Operation 275 'xor' 'xor_ln56_5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 276 [1/1] (0.00ns) (grouped into LUT with out node xor_ln56_7)   --->   "%xor_ln56_6 = xor i1 %D_load_24, %D_load_26" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:56]   --->   Operation 276 'xor' 'xor_ln56_6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 277 [1/1] (0.61ns) (out node of the LUT)   --->   "%xor_ln56_7 = xor i1 %xor_ln56_6, %xor_ln56_5" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:56]   --->   Operation 277 'xor' 'xor_ln56_7' <Predicate = true> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 278 [1/1] (0.00ns) (grouped into LUT with out node xor_ln59_7)   --->   "%xor_ln59_6 = xor i1 %C_load_4, %D_load_27" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:59]   --->   Operation 278 'xor' 'xor_ln59_6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 279 [1/1] (0.61ns) (out node of the LUT)   --->   "%xor_ln59_7 = xor i1 %xor_ln59_6, %xor_ln53_3" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:59]   --->   Operation 279 'xor' 'xor_ln59_7' <Predicate = true> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 4.08>
ST_19 : Operation 280 [1/2] (1.42ns)   --->   "%D_load_30 = load i1* %D_addr_31, align 1" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:50]   --->   Operation 280 'load' 'D_load_30' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8> <RAM>
ST_19 : Operation 281 [1/2] (1.42ns)   --->   "%C_load_7 = load i1* %C_addr_7, align 1" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:50]   --->   Operation 281 'load' 'C_load_7' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8> <RAM>
ST_19 : Operation 282 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_15)   --->   "%xor_ln50_2 = xor i1 %C_load_1, %C_load_2" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:50]   --->   Operation 282 'xor' 'xor_ln50_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 283 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_15)   --->   "%xor_ln50_3 = xor i1 %xor_ln40_9, %D_load_15" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:50]   --->   Operation 283 'xor' 'xor_ln50_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 284 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_15)   --->   "%xor_ln50_4 = xor i1 %xor_ln50_3, %xor_ln50_2" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:50]   --->   Operation 284 'xor' 'xor_ln50_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 285 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_15)   --->   "%xor_ln50_5 = xor i1 %xor_ln50_4, %xor_ln50_1" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:50]   --->   Operation 285 'xor' 'xor_ln50_5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 286 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_14)   --->   "%xor_ln50_10 = xor i1 %C_load_6, %D_load_29" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:50]   --->   Operation 286 'xor' 'xor_ln50_10' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 287 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_14)   --->   "%xor_ln50_11 = xor i1 %C_load_7, %xor_ln37" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:50]   --->   Operation 287 'xor' 'xor_ln50_11' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 288 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_14)   --->   "%xor_ln50_12 = xor i1 %xor_ln50_11, %D_load_30" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:50]   --->   Operation 288 'xor' 'xor_ln50_12' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 289 [1/1] (0.00ns) (grouped into LUT with out node xor_ln50_14)   --->   "%xor_ln50_13 = xor i1 %xor_ln50_12, %xor_ln50_10" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:50]   --->   Operation 289 'xor' 'xor_ln50_13' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 290 [1/1] (0.61ns) (out node of the LUT)   --->   "%xor_ln50_14 = xor i1 %xor_ln50_13, %xor_ln50_9" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:50]   --->   Operation 290 'xor' 'xor_ln50_14' <Predicate = true> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 291 [1/1] (0.61ns) (out node of the LUT)   --->   "%xor_ln50_15 = xor i1 %xor_ln50_14, %xor_ln50_5" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:50]   --->   Operation 291 'xor' 'xor_ln50_15' <Predicate = true> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 292 [1/1] (0.00ns)   --->   "%NewCRC_addr_4 = getelementptr [8 x i1]* %NewCRC, i64 0, i64 4" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:50]   --->   Operation 292 'getelementptr' 'NewCRC_addr_4' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 293 [1/1] (1.42ns)   --->   "store i1 %xor_ln50_15, i1* %NewCRC_addr_4, align 1" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:50]   --->   Operation 293 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8> <RAM>
ST_19 : Operation 294 [1/2] (1.42ns)   --->   "%D_load_31 = load i1* %D_addr_32, align 1" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:53]   --->   Operation 294 'load' 'D_load_31' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8> <RAM>
ST_19 : Operation 295 [1/1] (0.00ns) (grouped into LUT with out node xor_ln53_15)   --->   "%xor_ln53_7 = xor i1 %D_load_21, %D_load_23" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:53]   --->   Operation 295 'xor' 'xor_ln53_7' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 296 [1/1] (0.00ns) (grouped into LUT with out node xor_ln53_15)   --->   "%xor_ln53_8 = xor i1 %C_load_5, %D_load_27" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:53]   --->   Operation 296 'xor' 'xor_ln53_8' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 297 [1/1] (0.00ns) (grouped into LUT with out node xor_ln53_15)   --->   "%xor_ln53_9 = xor i1 %xor_ln53_8, %xor_ln53_7" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:53]   --->   Operation 297 'xor' 'xor_ln53_9' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 298 [1/1] (0.00ns) (grouped into LUT with out node xor_ln53_13)   --->   "%xor_ln53_10 = xor i1 %D_load_28, %D_load_29" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:53]   --->   Operation 298 'xor' 'xor_ln53_10' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 299 [1/1] (0.00ns) (grouped into LUT with out node xor_ln53_13)   --->   "%xor_ln53_11 = xor i1 %C_load_7, %D_load_31" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:53]   --->   Operation 299 'xor' 'xor_ln53_11' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 300 [1/1] (0.00ns) (grouped into LUT with out node xor_ln53_13)   --->   "%xor_ln53_12 = xor i1 %xor_ln53_11, %D_load_30" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:53]   --->   Operation 300 'xor' 'xor_ln53_12' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 301 [1/1] (0.61ns) (out node of the LUT)   --->   "%xor_ln53_13 = xor i1 %xor_ln53_12, %xor_ln53_10" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:53]   --->   Operation 301 'xor' 'xor_ln53_13' <Predicate = true> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 302 [1/1] (0.00ns) (grouped into LUT with out node xor_ln53_15)   --->   "%xor_ln53_14 = xor i1 %xor_ln53_13, %xor_ln53_9" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:53]   --->   Operation 302 'xor' 'xor_ln53_14' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 303 [1/1] (0.61ns) (out node of the LUT)   --->   "%xor_ln53_15 = xor i1 %xor_ln53_14, %xor_ln53_6" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:53]   --->   Operation 303 'xor' 'xor_ln53_15' <Predicate = true> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 304 [1/1] (0.00ns)   --->   "%NewCRC_addr_5 = getelementptr [8 x i1]* %NewCRC, i64 0, i64 5" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:53]   --->   Operation 304 'getelementptr' 'NewCRC_addr_5' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 305 [1/1] (1.42ns)   --->   "store i1 %xor_ln53_15, i1* %NewCRC_addr_5, align 1" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:53]   --->   Operation 305 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8> <RAM>
ST_19 : Operation 306 [1/1] (0.00ns) (grouped into LUT with out node xor_ln56_12)   --->   "%xor_ln56_8 = xor i1 %C_load_6, %D_load_30" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:56]   --->   Operation 306 'xor' 'xor_ln56_8' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 307 [1/1] (0.00ns) (grouped into LUT with out node xor_ln56_12)   --->   "%xor_ln56_9 = xor i1 %D_load_31, %xor_ln44" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:56]   --->   Operation 307 'xor' 'xor_ln56_9' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 308 [1/1] (0.00ns) (grouped into LUT with out node xor_ln56_12)   --->   "%xor_ln56_10 = xor i1 %xor_ln56_9, %xor_ln56_8" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:56]   --->   Operation 308 'xor' 'xor_ln56_10' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 309 [1/1] (0.00ns) (grouped into LUT with out node xor_ln56_12)   --->   "%xor_ln56_11 = xor i1 %xor_ln56_10, %xor_ln56_7" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:56]   --->   Operation 309 'xor' 'xor_ln56_11' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 310 [1/1] (0.61ns) (out node of the LUT)   --->   "%xor_ln56_12 = xor i1 %xor_ln56_11, %xor_ln56_4" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:56]   --->   Operation 310 'xor' 'xor_ln56_12' <Predicate = true> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 311 [1/1] (0.00ns) (grouped into LUT with out node xor_ln59_12)   --->   "%xor_ln59_8 = xor i1 %D_load_29, %C_load_7" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:59]   --->   Operation 311 'xor' 'xor_ln59_8' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 312 [1/1] (0.00ns) (grouped into LUT with out node xor_ln59_12)   --->   "%xor_ln59_9 = xor i1 %D_load_31, %xor_ln40" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:59]   --->   Operation 312 'xor' 'xor_ln59_9' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 313 [1/1] (0.00ns) (grouped into LUT with out node xor_ln59_12)   --->   "%xor_ln59_10 = xor i1 %xor_ln59_9, %xor_ln59_8" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:59]   --->   Operation 313 'xor' 'xor_ln59_10' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 314 [1/1] (0.00ns) (grouped into LUT with out node xor_ln59_12)   --->   "%xor_ln59_11 = xor i1 %xor_ln59_10, %xor_ln59_7" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:59]   --->   Operation 314 'xor' 'xor_ln59_11' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 315 [1/1] (0.61ns) (out node of the LUT)   --->   "%xor_ln59_12 = xor i1 %xor_ln59_11, %xor_ln59_5" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:59]   --->   Operation 315 'xor' 'xor_ln59_12' <Predicate = true> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 1.42>
ST_20 : Operation 316 [1/1] (0.00ns)   --->   "%NewCRC_addr_6 = getelementptr [8 x i1]* %NewCRC, i64 0, i64 6" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:56]   --->   Operation 316 'getelementptr' 'NewCRC_addr_6' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 317 [1/1] (1.42ns)   --->   "store i1 %xor_ln56_12, i1* %NewCRC_addr_6, align 1" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:56]   --->   Operation 317 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8> <RAM>
ST_20 : Operation 318 [1/1] (0.00ns)   --->   "%NewCRC_addr_7 = getelementptr [8 x i1]* %NewCRC, i64 0, i64 7" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:59]   --->   Operation 318 'getelementptr' 'NewCRC_addr_7' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 319 [1/1] (1.42ns)   --->   "store i1 %xor_ln59_12, i1* %NewCRC_addr_7, align 1" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:59]   --->   Operation 319 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8> <RAM>
ST_20 : Operation 320 [1/1] (1.06ns)   --->   "br label %5" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:64]   --->   Operation 320 'br' <Predicate = true> <Delay = 1.06>

State 21 <SV = 20> <Delay = 1.42>
ST_21 : Operation 321 [1/1] (0.00ns)   --->   "%i_2 = phi i4 [ 0, %4 ], [ %i_4, %6 ]"   --->   Operation 321 'phi' 'i_2' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 322 [1/1] (0.00ns)   --->   "%crc_res_0 = phi i32 [ 0, %4 ], [ %crc_res, %6 ]"   --->   Operation 322 'phi' 'crc_res_0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 323 [1/1] (0.00ns)   --->   "%zext_ln64 = zext i4 %i_2 to i8" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:64]   --->   Operation 323 'zext' 'zext_ln64' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 324 [1/1] (1.08ns)   --->   "%icmp_ln64 = icmp eq i4 %i_2, -8" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:64]   --->   Operation 324 'icmp' 'icmp_ln64' <Predicate = true> <Delay = 1.08> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 325 [1/1] (0.00ns)   --->   "%empty_6 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind"   --->   Operation 325 'speclooptripcount' 'empty_6' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 326 [1/1] (1.32ns)   --->   "%i_4 = add i4 %i_2, 1" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:64]   --->   Operation 326 'add' 'i_4' <Predicate = true> <Delay = 1.32> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 327 [1/1] (0.00ns)   --->   "br i1 %icmp_ln64, label %7, label %6" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:64]   --->   Operation 327 'br' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 328 [1/1] (0.00ns)   --->   "%zext_ln65 = zext i4 %i_2 to i64" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:65]   --->   Operation 328 'zext' 'zext_ln65' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_21 : Operation 329 [1/1] (0.00ns)   --->   "%NewCRC_addr_8 = getelementptr [8 x i1]* %NewCRC, i64 0, i64 %zext_ln65" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:65]   --->   Operation 329 'getelementptr' 'NewCRC_addr_8' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_21 : Operation 330 [2/2] (1.42ns)   --->   "%NewCRC_load = load i1* %NewCRC_addr_8, align 1" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:65]   --->   Operation 330 'load' 'NewCRC_load' <Predicate = (!icmp_ln64)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8> <RAM>
ST_21 : Operation 331 [1/1] (0.00ns)   --->   "ret i32 %crc_res_0" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:67]   --->   Operation 331 'ret' <Predicate = (icmp_ln64)> <Delay = 0.00>

State 22 <SV = 21> <Delay = 3.09>
ST_22 : Operation 332 [1/2] (1.42ns)   --->   "%NewCRC_load = load i1* %NewCRC_addr_8, align 1" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:65]   --->   Operation 332 'load' 'NewCRC_load' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8> <RAM>
ST_22 : Operation 333 [1/1] (0.00ns) (grouped into LUT with out node or_ln65)   --->   "%zext_ln65_1 = zext i1 %NewCRC_load to i8" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:65]   --->   Operation 333 'zext' 'zext_ln65_1' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 334 [1/1] (0.00ns) (grouped into LUT with out node or_ln65)   --->   "%shl_ln65 = shl i8 %zext_ln65_1, %zext_ln64" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:65]   --->   Operation 334 'shl' 'shl_ln65' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 335 [1/1] (0.00ns) (grouped into LUT with out node or_ln65)   --->   "%trunc_ln65 = trunc i32 %crc_res_0 to i8" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:65]   --->   Operation 335 'trunc' 'trunc_ln65' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 336 [1/1] (1.67ns) (out node of the LUT)   --->   "%or_ln65 = or i8 %trunc_ln65, %shl_ln65" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:65]   --->   Operation 336 'or' 'or_ln65' <Predicate = true> <Delay = 1.67> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 337 [1/1] (0.00ns)   --->   "%tmp = call i24 @_ssdm_op_PartSelect.i24.i32.i32.i32(i32 %crc_res_0, i32 8, i32 31)" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:65]   --->   Operation 337 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 338 [1/1] (0.00ns)   --->   "%crc_res = call i32 @_ssdm_op_BitConcatenate.i32.i24.i8(i24 %tmp, i8 %or_ln65)" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:65]   --->   Operation 338 'bitconcatenate' 'crc_res' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 339 [1/1] (0.00ns)   --->   "br label %5" [extr_.linuxdriversnetethernetbroadcombnx2xbnx2x_reg.h_calc_crc8_with_main.c:64]   --->   Operation 339 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ data]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ crc]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specbitsmap_ln0   (specbitsmap      ) [ 00000000000000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 00000000000000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 00000000000000000000000]
spectopmodule_ln0 (spectopmodule    ) [ 00000000000000000000000]
crc_read          (read             ) [ 00110000000000000000000]
data_read         (read             ) [ 01100000000000000000000]
D                 (alloca           ) [ 00111111111111111110000]
NewCRC            (alloca           ) [ 00111111111111111111111]
C                 (alloca           ) [ 00111111111111111110000]
br_ln26           (br               ) [ 01100000000000000000000]
i_0               (phi              ) [ 00100000000000000000000]
p_0               (phi              ) [ 00100000000000000000000]
icmp_ln26         (icmp             ) [ 00100000000000000000000]
empty             (speclooptripcount) [ 00000000000000000000000]
i                 (add              ) [ 01100000000000000000000]
br_ln26           (br               ) [ 00000000000000000000000]
zext_ln27         (zext             ) [ 00000000000000000000000]
D_addr            (getelementptr    ) [ 00000000000000000000000]
trunc_ln26        (trunc            ) [ 00000000000000000000000]
store_ln27        (store            ) [ 00000000000000000000000]
trunc_ln1         (partselect       ) [ 00000000000000000000000]
sext_ln28         (sext             ) [ 01100000000000000000000]
br_ln26           (br               ) [ 01100000000000000000000]
br_ln32           (br               ) [ 00110000000000000000000]
i_1               (phi              ) [ 00010000000000000000000]
p_01              (phi              ) [ 00010000000000000000000]
icmp_ln32         (icmp             ) [ 00010000000000000000000]
empty_5           (speclooptripcount) [ 00000000000000000000000]
i_3               (add              ) [ 00110000000000000000000]
br_ln32           (br               ) [ 00000000000000000000000]
zext_ln33         (zext             ) [ 00000000000000000000000]
C_addr_8          (getelementptr    ) [ 00000000000000000000000]
trunc_ln32        (trunc            ) [ 00000000000000000000000]
store_ln33        (store            ) [ 00000000000000000000000]
trunc_ln3         (partselect       ) [ 00000000000000000000000]
sext_ln34         (sext             ) [ 00110000000000000000000]
br_ln32           (br               ) [ 00110000000000000000000]
D_addr_1          (getelementptr    ) [ 00001000000000000000000]
D_addr_2          (getelementptr    ) [ 00001000000000000000000]
D_load            (load             ) [ 00000111111111100000000]
D_load_1          (load             ) [ 00000111111111100000000]
D_addr_3          (getelementptr    ) [ 00000100000000000000000]
D_addr_4          (getelementptr    ) [ 00000100000000000000000]
D_load_2          (load             ) [ 00000011111111100000000]
D_load_3          (load             ) [ 00000011111111100000000]
D_addr_5          (getelementptr    ) [ 00000010000000000000000]
D_addr_6          (getelementptr    ) [ 00000010000000000000000]
D_load_4          (load             ) [ 00000001111111100000000]
D_load_5          (load             ) [ 00000001111111100000000]
D_addr_7          (getelementptr    ) [ 00000001000000000000000]
D_addr_8          (getelementptr    ) [ 00000001000000000000000]
D_load_6          (load             ) [ 00000000111111100000000]
D_load_7          (load             ) [ 00000000111111100000000]
D_addr_9          (getelementptr    ) [ 00000000100000000000000]
D_addr_10         (getelementptr    ) [ 00000000100000000000000]
D_load_8          (load             ) [ 00000000011111100000000]
D_load_9          (load             ) [ 00000000011111100000000]
D_addr_11         (getelementptr    ) [ 00000000010000000000000]
D_addr_12         (getelementptr    ) [ 00000000010000000000000]
D_load_10         (load             ) [ 00000000001111100000000]
D_load_11         (load             ) [ 00000000001111110000000]
D_addr_13         (getelementptr    ) [ 00000000001000000000000]
D_addr_14         (getelementptr    ) [ 00000000001000000000000]
D_load_12         (load             ) [ 00000000000111100000000]
D_load_13         (load             ) [ 00000000000111100000000]
D_addr_15         (getelementptr    ) [ 00000000000100000000000]
D_addr_16         (getelementptr    ) [ 00000000000100000000000]
D_load_14         (load             ) [ 00000000000011100000000]
D_load_15         (load             ) [ 00000000000011111111000]
D_addr_17         (getelementptr    ) [ 00000000000010000000000]
D_addr_18         (getelementptr    ) [ 00000000000010000000000]
C_addr            (getelementptr    ) [ 00000000000001000000000]
D_load_16         (load             ) [ 00000000000001110000000]
D_load_17         (load             ) [ 00000000000001110000000]
D_addr_19         (getelementptr    ) [ 00000000000001000000000]
D_addr_20         (getelementptr    ) [ 00000000000001000000000]
C_load            (load             ) [ 00000000000000100000000]
C_addr_1          (getelementptr    ) [ 00000000000000100000000]
C_addr_2          (getelementptr    ) [ 00000000000000100000000]
D_load_18         (load             ) [ 00000000000000111110000]
D_load_19         (load             ) [ 00000000000000100000000]
D_addr_21         (getelementptr    ) [ 00000000000000100000000]
D_addr_22         (getelementptr    ) [ 00000000000000100000000]
C_load_1          (load             ) [ 00000000000000011111000]
C_load_2          (load             ) [ 00000000000000011111000]
xor_ln37          (xor              ) [ 00000000000000011111000]
xor_ln37_1        (xor              ) [ 00000000000000000000000]
xor_ln37_2        (xor              ) [ 00000000000000000000000]
xor_ln37_3        (xor              ) [ 00000000000000000000000]
xor_ln37_4        (xor              ) [ 00000000000000000000000]
xor_ln37_5        (xor              ) [ 00000000000000000000000]
xor_ln37_6        (xor              ) [ 00000000000000000000000]
xor_ln37_7        (xor              ) [ 00000000000000000000000]
xor_ln37_8        (xor              ) [ 00000000000000000000000]
xor_ln37_9        (xor              ) [ 00000000000000000000000]
xor_ln37_10       (xor              ) [ 00000000000000000000000]
xor_ln37_11       (xor              ) [ 00000000000000000000000]
xor_ln37_12       (xor              ) [ 00000000000000000000000]
xor_ln37_13       (xor              ) [ 00000000000000000000000]
xor_ln37_14       (xor              ) [ 00000000000000000000000]
xor_ln37_15       (xor              ) [ 00000000000000000000000]
NewCRC_addr       (getelementptr    ) [ 00000000000000000000000]
store_ln37        (store            ) [ 00000000000000000000000]
D_load_20         (load             ) [ 00000000000000011000000]
D_load_21         (load             ) [ 00000000000000011111000]
D_addr_23         (getelementptr    ) [ 00000000000000010000000]
C_addr_3          (getelementptr    ) [ 00000000000000010000000]
C_addr_4          (getelementptr    ) [ 00000000000000010000000]
xor_ln40          (xor              ) [ 00000000000000011111000]
xor_ln40_1        (xor              ) [ 00000000000000000000000]
xor_ln40_2        (xor              ) [ 00000000000000000000000]
xor_ln40_3        (xor              ) [ 00000000000000000000000]
xor_ln40_4        (xor              ) [ 00000000000000000000000]
xor_ln40_5        (xor              ) [ 00000000000000000000000]
xor_ln40_6        (xor              ) [ 00000000000000000000000]
xor_ln40_7        (xor              ) [ 00000000000000010000000]
xor_ln40_9        (xor              ) [ 00000000000000011111000]
D_addr_24         (getelementptr    ) [ 00000000000000010000000]
xor_ln44          (xor              ) [ 00000000000000011111000]
xor_ln44_1        (xor              ) [ 00000000000000000000000]
xor_ln44_2        (xor              ) [ 00000000000000000000000]
xor_ln44_3        (xor              ) [ 00000000000000000000000]
xor_ln44_4        (xor              ) [ 00000000000000000000000]
xor_ln44_5        (xor              ) [ 00000000000000000000000]
xor_ln44_6        (xor              ) [ 00000000000000011000000]
xor_ln47          (xor              ) [ 00000000000000000000000]
xor_ln47_1        (xor              ) [ 00000000000000000000000]
xor_ln47_2        (xor              ) [ 00000000000000010000000]
xor_ln50          (xor              ) [ 00000000000000000000000]
xor_ln50_1        (xor              ) [ 00000000000000011111000]
xor_ln53          (xor              ) [ 00000000000000000000000]
xor_ln53_1        (xor              ) [ 00000000000000000000000]
xor_ln53_2        (xor              ) [ 00000000000000000000000]
xor_ln53_3        (xor              ) [ 00000000000000011110000]
xor_ln53_4        (xor              ) [ 00000000000000000000000]
xor_ln53_5        (xor              ) [ 00000000000000000000000]
xor_ln53_6        (xor              ) [ 00000000000000011111000]
xor_ln56          (xor              ) [ 00000000000000000000000]
xor_ln56_1        (xor              ) [ 00000000000000000000000]
xor_ln56_2        (xor              ) [ 00000000000000000000000]
xor_ln56_3        (xor              ) [ 00000000000000000000000]
xor_ln56_4        (xor              ) [ 00000000000000011111000]
xor_ln59          (xor              ) [ 00000000000000000000000]
xor_ln59_1        (xor              ) [ 00000000000000010000000]
D_load_22         (load             ) [ 00000000000000001000000]
C_load_3          (load             ) [ 00000000000000001110000]
C_load_4          (load             ) [ 00000000000000001110000]
xor_ln40_8        (xor              ) [ 00000000000000000000000]
xor_ln40_10       (xor              ) [ 00000000000000000000000]
xor_ln40_11       (xor              ) [ 00000000000000000000000]
xor_ln40_12       (xor              ) [ 00000000000000000000000]
xor_ln40_13       (xor              ) [ 00000000000000000000000]
xor_ln40_14       (xor              ) [ 00000000000000000000000]
xor_ln40_15       (xor              ) [ 00000000000000000000000]
xor_ln40_16       (xor              ) [ 00000000000000000000000]
xor_ln40_17       (xor              ) [ 00000000000000000000000]
xor_ln40_18       (xor              ) [ 00000000000000000000000]
NewCRC_addr_1     (getelementptr    ) [ 00000000000000000000000]
store_ln40        (store            ) [ 00000000000000000000000]
D_load_23         (load             ) [ 00000000000000001111000]
D_addr_25         (getelementptr    ) [ 00000000000000001000000]
D_addr_26         (getelementptr    ) [ 00000000000000001000000]
C_addr_5          (getelementptr    ) [ 00000000000000001000000]
xor_ln47_3        (xor              ) [ 00000000000000000000000]
xor_ln47_4        (xor              ) [ 00000000000000000000000]
xor_ln47_5        (xor              ) [ 00000000000000001110000]
xor_ln59_2        (xor              ) [ 00000000000000000000000]
xor_ln59_3        (xor              ) [ 00000000000000000000000]
xor_ln59_4        (xor              ) [ 00000000000000000000000]
xor_ln59_5        (xor              ) [ 00000000000000001111000]
D_load_24         (load             ) [ 00000000000000000110000]
D_load_25         (load             ) [ 00000000000000000110000]
C_load_5          (load             ) [ 00000000000000000111000]
xor_ln44_7        (xor              ) [ 00000000000000000000000]
xor_ln44_8        (xor              ) [ 00000000000000000000000]
xor_ln44_9        (xor              ) [ 00000000000000000000000]
xor_ln44_10       (xor              ) [ 00000000000000000000000]
xor_ln44_11       (xor              ) [ 00000000000000000000000]
xor_ln44_12       (xor              ) [ 00000000000000000000000]
xor_ln44_13       (xor              ) [ 00000000000000000000000]
xor_ln44_14       (xor              ) [ 00000000000000000000000]
xor_ln44_15       (xor              ) [ 00000000000000000000000]
NewCRC_addr_2     (getelementptr    ) [ 00000000000000000000000]
store_ln44        (store            ) [ 00000000000000000000000]
D_addr_27         (getelementptr    ) [ 00000000000000000100000]
D_addr_28         (getelementptr    ) [ 00000000000000000100000]
D_load_26         (load             ) [ 00000000000000000010000]
D_load_27         (load             ) [ 00000000000000000011000]
D_addr_29         (getelementptr    ) [ 00000000000000000010000]
C_addr_6          (getelementptr    ) [ 00000000000000000010000]
D_addr_30         (getelementptr    ) [ 00000000000000000010000]
D_load_28         (load             ) [ 00000000000000000001000]
C_load_6          (load             ) [ 00000000000000000001000]
xor_ln47_6        (xor              ) [ 00000000000000000000000]
xor_ln47_7        (xor              ) [ 00000000000000000000000]
xor_ln47_8        (xor              ) [ 00000000000000000000000]
xor_ln47_9        (xor              ) [ 00000000000000000000000]
xor_ln47_10       (xor              ) [ 00000000000000000000000]
xor_ln47_11       (xor              ) [ 00000000000000000000000]
xor_ln47_12       (xor              ) [ 00000000000000000000000]
xor_ln47_13       (xor              ) [ 00000000000000000000000]
xor_ln47_14       (xor              ) [ 00000000000000000000000]
NewCRC_addr_3     (getelementptr    ) [ 00000000000000000000000]
store_ln47        (store            ) [ 00000000000000000000000]
D_load_29         (load             ) [ 00000000000000000001000]
D_addr_31         (getelementptr    ) [ 00000000000000000001000]
C_addr_7          (getelementptr    ) [ 00000000000000000001000]
xor_ln50_6        (xor              ) [ 00000000000000000000000]
xor_ln50_7        (xor              ) [ 00000000000000000000000]
xor_ln50_8        (xor              ) [ 00000000000000000000000]
xor_ln50_9        (xor              ) [ 00000000000000000001000]
D_addr_32         (getelementptr    ) [ 00000000000000000001000]
xor_ln56_5        (xor              ) [ 00000000000000000000000]
xor_ln56_6        (xor              ) [ 00000000000000000000000]
xor_ln56_7        (xor              ) [ 00000000000000000001000]
xor_ln59_6        (xor              ) [ 00000000000000000000000]
xor_ln59_7        (xor              ) [ 00000000000000000001000]
D_load_30         (load             ) [ 00000000000000000000000]
C_load_7          (load             ) [ 00000000000000000000000]
xor_ln50_2        (xor              ) [ 00000000000000000000000]
xor_ln50_3        (xor              ) [ 00000000000000000000000]
xor_ln50_4        (xor              ) [ 00000000000000000000000]
xor_ln50_5        (xor              ) [ 00000000000000000000000]
xor_ln50_10       (xor              ) [ 00000000000000000000000]
xor_ln50_11       (xor              ) [ 00000000000000000000000]
xor_ln50_12       (xor              ) [ 00000000000000000000000]
xor_ln50_13       (xor              ) [ 00000000000000000000000]
xor_ln50_14       (xor              ) [ 00000000000000000000000]
xor_ln50_15       (xor              ) [ 00000000000000000000000]
NewCRC_addr_4     (getelementptr    ) [ 00000000000000000000000]
store_ln50        (store            ) [ 00000000000000000000000]
D_load_31         (load             ) [ 00000000000000000000000]
xor_ln53_7        (xor              ) [ 00000000000000000000000]
xor_ln53_8        (xor              ) [ 00000000000000000000000]
xor_ln53_9        (xor              ) [ 00000000000000000000000]
xor_ln53_10       (xor              ) [ 00000000000000000000000]
xor_ln53_11       (xor              ) [ 00000000000000000000000]
xor_ln53_12       (xor              ) [ 00000000000000000000000]
xor_ln53_13       (xor              ) [ 00000000000000000000000]
xor_ln53_14       (xor              ) [ 00000000000000000000000]
xor_ln53_15       (xor              ) [ 00000000000000000000000]
NewCRC_addr_5     (getelementptr    ) [ 00000000000000000000000]
store_ln53        (store            ) [ 00000000000000000000000]
xor_ln56_8        (xor              ) [ 00000000000000000000000]
xor_ln56_9        (xor              ) [ 00000000000000000000000]
xor_ln56_10       (xor              ) [ 00000000000000000000000]
xor_ln56_11       (xor              ) [ 00000000000000000000000]
xor_ln56_12       (xor              ) [ 00000000000000000000100]
xor_ln59_8        (xor              ) [ 00000000000000000000000]
xor_ln59_9        (xor              ) [ 00000000000000000000000]
xor_ln59_10       (xor              ) [ 00000000000000000000000]
xor_ln59_11       (xor              ) [ 00000000000000000000000]
xor_ln59_12       (xor              ) [ 00000000000000000000100]
NewCRC_addr_6     (getelementptr    ) [ 00000000000000000000000]
store_ln56        (store            ) [ 00000000000000000000000]
NewCRC_addr_7     (getelementptr    ) [ 00000000000000000000000]
store_ln59        (store            ) [ 00000000000000000000000]
br_ln64           (br               ) [ 00000000000000000000111]
i_2               (phi              ) [ 00000000000000000000010]
crc_res_0         (phi              ) [ 00000000000000000000011]
zext_ln64         (zext             ) [ 00000000000000000000001]
icmp_ln64         (icmp             ) [ 00000000000000000000011]
empty_6           (speclooptripcount) [ 00000000000000000000000]
i_4               (add              ) [ 00000000000000000000111]
br_ln64           (br               ) [ 00000000000000000000000]
zext_ln65         (zext             ) [ 00000000000000000000000]
NewCRC_addr_8     (getelementptr    ) [ 00000000000000000000001]
ret_ln67          (ret              ) [ 00000000000000000000000]
NewCRC_load       (load             ) [ 00000000000000000000000]
zext_ln65_1       (zext             ) [ 00000000000000000000000]
shl_ln65          (shl              ) [ 00000000000000000000000]
trunc_ln65        (trunc            ) [ 00000000000000000000000]
or_ln65           (or               ) [ 00000000000000000000000]
tmp               (partselect       ) [ 00000000000000000000000]
crc_res           (bitconcatenate   ) [ 00000000000000000000111]
br_ln64           (br               ) [ 00000000000000000000111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="data">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="crc">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="crc"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="calc_crc8_str"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i31.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i24.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i24.i8"/></StgValue>
</bind>
</comp>

<comp id="106" class="1004" name="D_alloca_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="D/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="NewCRC_alloca_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="NewCRC/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="C_alloca_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="C/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="crc_read_read_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="32" slack="0"/>
<pin id="120" dir="0" index="1" bw="32" slack="0"/>
<pin id="121" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="crc_read/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="data_read_read_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="32" slack="0"/>
<pin id="126" dir="0" index="1" bw="32" slack="0"/>
<pin id="127" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_read/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="D_addr_gep_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="132" dir="0" index="1" bw="1" slack="0"/>
<pin id="133" dir="0" index="2" bw="6" slack="0"/>
<pin id="134" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="D_addr/2 "/>
</bind>
</comp>

<comp id="136" class="1004" name="grp_access_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="5" slack="0"/>
<pin id="138" dir="0" index="1" bw="1" slack="0"/>
<pin id="139" dir="0" index="2" bw="0" slack="0"/>
<pin id="169" dir="0" index="4" bw="5" slack="2147483647"/>
<pin id="170" dir="0" index="5" bw="1" slack="2147483647"/>
<pin id="171" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="140" dir="1" index="3" bw="1" slack="0"/>
<pin id="172" dir="1" index="7" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln27/2 D_load/3 D_load_1/3 D_load_2/4 D_load_3/4 D_load_4/5 D_load_5/5 D_load_6/6 D_load_7/6 D_load_8/7 D_load_9/7 D_load_10/8 D_load_11/8 D_load_12/9 D_load_13/9 D_load_14/10 D_load_15/10 D_load_16/11 D_load_17/11 D_load_18/12 D_load_19/12 D_load_20/13 D_load_21/13 D_load_22/14 D_load_23/14 D_load_24/15 D_load_25/15 D_load_26/16 D_load_27/16 D_load_28/17 D_load_29/17 D_load_30/18 D_load_31/18 "/>
</bind>
</comp>

<comp id="142" class="1004" name="C_addr_8_gep_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="144" dir="0" index="1" bw="1" slack="0"/>
<pin id="145" dir="0" index="2" bw="4" slack="0"/>
<pin id="146" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C_addr_8/3 "/>
</bind>
</comp>

<comp id="148" class="1004" name="grp_access_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="3" slack="0"/>
<pin id="150" dir="0" index="1" bw="1" slack="0"/>
<pin id="151" dir="0" index="2" bw="0" slack="0"/>
<pin id="341" dir="0" index="4" bw="3" slack="2147483647"/>
<pin id="342" dir="0" index="5" bw="1" slack="2147483647"/>
<pin id="343" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="152" dir="1" index="3" bw="1" slack="0"/>
<pin id="344" dir="1" index="7" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln33/3 C_load/12 C_load_1/13 C_load_2/13 C_load_3/14 C_load_4/14 C_load_5/15 C_load_6/17 C_load_7/18 "/>
</bind>
</comp>

<comp id="154" class="1004" name="D_addr_1_gep_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="156" dir="0" index="1" bw="1" slack="0"/>
<pin id="157" dir="0" index="2" bw="6" slack="0"/>
<pin id="158" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="D_addr_1/3 "/>
</bind>
</comp>

<comp id="162" class="1004" name="D_addr_2_gep_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="164" dir="0" index="1" bw="1" slack="0"/>
<pin id="165" dir="0" index="2" bw="6" slack="0"/>
<pin id="166" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="D_addr_2/3 "/>
</bind>
</comp>

<comp id="174" class="1004" name="D_addr_3_gep_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="176" dir="0" index="1" bw="1" slack="0"/>
<pin id="177" dir="0" index="2" bw="6" slack="0"/>
<pin id="178" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="D_addr_3/4 "/>
</bind>
</comp>

<comp id="182" class="1004" name="D_addr_4_gep_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="184" dir="0" index="1" bw="1" slack="0"/>
<pin id="185" dir="0" index="2" bw="6" slack="0"/>
<pin id="186" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="D_addr_4/4 "/>
</bind>
</comp>

<comp id="190" class="1004" name="D_addr_5_gep_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="192" dir="0" index="1" bw="1" slack="0"/>
<pin id="193" dir="0" index="2" bw="6" slack="0"/>
<pin id="194" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="D_addr_5/5 "/>
</bind>
</comp>

<comp id="198" class="1004" name="D_addr_6_gep_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="200" dir="0" index="1" bw="1" slack="0"/>
<pin id="201" dir="0" index="2" bw="6" slack="0"/>
<pin id="202" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="D_addr_6/5 "/>
</bind>
</comp>

<comp id="206" class="1004" name="D_addr_7_gep_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="208" dir="0" index="1" bw="1" slack="0"/>
<pin id="209" dir="0" index="2" bw="6" slack="0"/>
<pin id="210" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="D_addr_7/6 "/>
</bind>
</comp>

<comp id="214" class="1004" name="D_addr_8_gep_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="216" dir="0" index="1" bw="1" slack="0"/>
<pin id="217" dir="0" index="2" bw="6" slack="0"/>
<pin id="218" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="D_addr_8/6 "/>
</bind>
</comp>

<comp id="222" class="1004" name="D_addr_9_gep_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="224" dir="0" index="1" bw="1" slack="0"/>
<pin id="225" dir="0" index="2" bw="5" slack="0"/>
<pin id="226" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="D_addr_9/7 "/>
</bind>
</comp>

<comp id="230" class="1004" name="D_addr_10_gep_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="232" dir="0" index="1" bw="1" slack="0"/>
<pin id="233" dir="0" index="2" bw="5" slack="0"/>
<pin id="234" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="D_addr_10/7 "/>
</bind>
</comp>

<comp id="238" class="1004" name="D_addr_11_gep_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="240" dir="0" index="1" bw="1" slack="0"/>
<pin id="241" dir="0" index="2" bw="5" slack="0"/>
<pin id="242" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="D_addr_11/8 "/>
</bind>
</comp>

<comp id="246" class="1004" name="D_addr_12_gep_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="248" dir="0" index="1" bw="1" slack="0"/>
<pin id="249" dir="0" index="2" bw="4" slack="0"/>
<pin id="250" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="D_addr_12/8 "/>
</bind>
</comp>

<comp id="254" class="1004" name="D_addr_13_gep_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="256" dir="0" index="1" bw="1" slack="0"/>
<pin id="257" dir="0" index="2" bw="4" slack="0"/>
<pin id="258" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="D_addr_13/9 "/>
</bind>
</comp>

<comp id="262" class="1004" name="D_addr_14_gep_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="264" dir="0" index="1" bw="1" slack="0"/>
<pin id="265" dir="0" index="2" bw="1" slack="0"/>
<pin id="266" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="D_addr_14/9 "/>
</bind>
</comp>

<comp id="270" class="1004" name="D_addr_15_gep_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="272" dir="0" index="1" bw="1" slack="0"/>
<pin id="273" dir="0" index="2" bw="6" slack="0"/>
<pin id="274" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="D_addr_15/10 "/>
</bind>
</comp>

<comp id="278" class="1004" name="D_addr_16_gep_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="280" dir="0" index="1" bw="1" slack="0"/>
<pin id="281" dir="0" index="2" bw="6" slack="0"/>
<pin id="282" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="D_addr_16/10 "/>
</bind>
</comp>

<comp id="286" class="1004" name="D_addr_17_gep_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="288" dir="0" index="1" bw="1" slack="0"/>
<pin id="289" dir="0" index="2" bw="6" slack="0"/>
<pin id="290" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="D_addr_17/11 "/>
</bind>
</comp>

<comp id="294" class="1004" name="D_addr_18_gep_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="296" dir="0" index="1" bw="1" slack="0"/>
<pin id="297" dir="0" index="2" bw="6" slack="0"/>
<pin id="298" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="D_addr_18/11 "/>
</bind>
</comp>

<comp id="302" class="1004" name="C_addr_gep_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="304" dir="0" index="1" bw="1" slack="0"/>
<pin id="305" dir="0" index="2" bw="4" slack="0"/>
<pin id="306" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C_addr/12 "/>
</bind>
</comp>

<comp id="310" class="1004" name="D_addr_19_gep_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="312" dir="0" index="1" bw="1" slack="0"/>
<pin id="313" dir="0" index="2" bw="6" slack="0"/>
<pin id="314" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="D_addr_19/12 "/>
</bind>
</comp>

<comp id="318" class="1004" name="D_addr_20_gep_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="320" dir="0" index="1" bw="1" slack="0"/>
<pin id="321" dir="0" index="2" bw="5" slack="0"/>
<pin id="322" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="D_addr_20/12 "/>
</bind>
</comp>

<comp id="326" class="1004" name="C_addr_1_gep_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="328" dir="0" index="1" bw="1" slack="0"/>
<pin id="329" dir="0" index="2" bw="4" slack="0"/>
<pin id="330" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C_addr_1/13 "/>
</bind>
</comp>

<comp id="334" class="1004" name="C_addr_2_gep_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="336" dir="0" index="1" bw="1" slack="0"/>
<pin id="337" dir="0" index="2" bw="4" slack="0"/>
<pin id="338" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C_addr_2/13 "/>
</bind>
</comp>

<comp id="346" class="1004" name="D_addr_21_gep_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="348" dir="0" index="1" bw="1" slack="0"/>
<pin id="349" dir="0" index="2" bw="5" slack="0"/>
<pin id="350" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="D_addr_21/13 "/>
</bind>
</comp>

<comp id="354" class="1004" name="D_addr_22_gep_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="356" dir="0" index="1" bw="1" slack="0"/>
<pin id="357" dir="0" index="2" bw="5" slack="0"/>
<pin id="358" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="D_addr_22/13 "/>
</bind>
</comp>

<comp id="362" class="1004" name="NewCRC_addr_gep_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="364" dir="0" index="1" bw="1" slack="0"/>
<pin id="365" dir="0" index="2" bw="1" slack="0"/>
<pin id="366" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="NewCRC_addr/14 "/>
</bind>
</comp>

<comp id="369" class="1004" name="grp_access_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="3" slack="0"/>
<pin id="371" dir="0" index="1" bw="1" slack="0"/>
<pin id="372" dir="0" index="2" bw="0" slack="0"/>
<pin id="534" dir="0" index="4" bw="3" slack="0"/>
<pin id="535" dir="0" index="5" bw="1" slack="2147483647"/>
<pin id="536" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="373" dir="1" index="3" bw="1" slack="2147483647"/>
<pin id="537" dir="1" index="7" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln37/14 store_ln40/15 store_ln44/16 store_ln47/18 store_ln50/19 store_ln53/19 store_ln56/20 store_ln59/20 NewCRC_load/21 "/>
</bind>
</comp>

<comp id="375" class="1004" name="D_addr_23_gep_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="377" dir="0" index="1" bw="1" slack="0"/>
<pin id="378" dir="0" index="2" bw="1" slack="0"/>
<pin id="379" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="D_addr_23/14 "/>
</bind>
</comp>

<comp id="383" class="1004" name="C_addr_3_gep_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="385" dir="0" index="1" bw="1" slack="0"/>
<pin id="386" dir="0" index="2" bw="1" slack="0"/>
<pin id="387" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C_addr_3/14 "/>
</bind>
</comp>

<comp id="391" class="1004" name="C_addr_4_gep_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="393" dir="0" index="1" bw="1" slack="0"/>
<pin id="394" dir="0" index="2" bw="4" slack="0"/>
<pin id="395" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C_addr_4/14 "/>
</bind>
</comp>

<comp id="399" class="1004" name="D_addr_24_gep_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="401" dir="0" index="1" bw="1" slack="0"/>
<pin id="402" dir="0" index="2" bw="6" slack="0"/>
<pin id="403" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="D_addr_24/14 "/>
</bind>
</comp>

<comp id="407" class="1004" name="NewCRC_addr_1_gep_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="409" dir="0" index="1" bw="1" slack="0"/>
<pin id="410" dir="0" index="2" bw="1" slack="0"/>
<pin id="411" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="NewCRC_addr_1/15 "/>
</bind>
</comp>

<comp id="415" class="1004" name="D_addr_25_gep_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="417" dir="0" index="1" bw="1" slack="0"/>
<pin id="418" dir="0" index="2" bw="5" slack="0"/>
<pin id="419" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="D_addr_25/15 "/>
</bind>
</comp>

<comp id="423" class="1004" name="D_addr_26_gep_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="425" dir="0" index="1" bw="1" slack="0"/>
<pin id="426" dir="0" index="2" bw="3" slack="0"/>
<pin id="427" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="D_addr_26/15 "/>
</bind>
</comp>

<comp id="431" class="1004" name="C_addr_5_gep_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="433" dir="0" index="1" bw="1" slack="0"/>
<pin id="434" dir="0" index="2" bw="1" slack="0"/>
<pin id="435" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C_addr_5/15 "/>
</bind>
</comp>

<comp id="439" class="1004" name="NewCRC_addr_2_gep_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="441" dir="0" index="1" bw="1" slack="0"/>
<pin id="442" dir="0" index="2" bw="3" slack="0"/>
<pin id="443" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="NewCRC_addr_2/16 "/>
</bind>
</comp>

<comp id="447" class="1004" name="D_addr_27_gep_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="449" dir="0" index="1" bw="1" slack="0"/>
<pin id="450" dir="0" index="2" bw="6" slack="0"/>
<pin id="451" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="D_addr_27/16 "/>
</bind>
</comp>

<comp id="455" class="1004" name="D_addr_28_gep_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="457" dir="0" index="1" bw="1" slack="0"/>
<pin id="458" dir="0" index="2" bw="5" slack="0"/>
<pin id="459" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="D_addr_28/16 "/>
</bind>
</comp>

<comp id="463" class="1004" name="D_addr_29_gep_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="465" dir="0" index="1" bw="1" slack="0"/>
<pin id="466" dir="0" index="2" bw="3" slack="0"/>
<pin id="467" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="D_addr_29/17 "/>
</bind>
</comp>

<comp id="471" class="1004" name="C_addr_6_gep_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="473" dir="0" index="1" bw="1" slack="0"/>
<pin id="474" dir="0" index="2" bw="3" slack="0"/>
<pin id="475" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C_addr_6/17 "/>
</bind>
</comp>

<comp id="479" class="1004" name="D_addr_30_gep_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="481" dir="0" index="1" bw="1" slack="0"/>
<pin id="482" dir="0" index="2" bw="6" slack="0"/>
<pin id="483" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="D_addr_30/17 "/>
</bind>
</comp>

<comp id="487" class="1004" name="NewCRC_addr_3_gep_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="489" dir="0" index="1" bw="1" slack="0"/>
<pin id="490" dir="0" index="2" bw="3" slack="0"/>
<pin id="491" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="NewCRC_addr_3/18 "/>
</bind>
</comp>

<comp id="495" class="1004" name="D_addr_31_gep_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="497" dir="0" index="1" bw="1" slack="0"/>
<pin id="498" dir="0" index="2" bw="4" slack="0"/>
<pin id="499" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="D_addr_31/18 "/>
</bind>
</comp>

<comp id="503" class="1004" name="C_addr_7_gep_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="505" dir="0" index="1" bw="1" slack="0"/>
<pin id="506" dir="0" index="2" bw="3" slack="0"/>
<pin id="507" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C_addr_7/18 "/>
</bind>
</comp>

<comp id="511" class="1004" name="D_addr_32_gep_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="513" dir="0" index="1" bw="1" slack="0"/>
<pin id="514" dir="0" index="2" bw="4" slack="0"/>
<pin id="515" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="D_addr_32/18 "/>
</bind>
</comp>

<comp id="519" class="1004" name="NewCRC_addr_4_gep_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="521" dir="0" index="1" bw="1" slack="0"/>
<pin id="522" dir="0" index="2" bw="4" slack="0"/>
<pin id="523" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="NewCRC_addr_4/19 "/>
</bind>
</comp>

<comp id="527" class="1004" name="NewCRC_addr_5_gep_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="529" dir="0" index="1" bw="1" slack="0"/>
<pin id="530" dir="0" index="2" bw="4" slack="0"/>
<pin id="531" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="NewCRC_addr_5/19 "/>
</bind>
</comp>

<comp id="539" class="1004" name="NewCRC_addr_6_gep_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="541" dir="0" index="1" bw="1" slack="0"/>
<pin id="542" dir="0" index="2" bw="4" slack="0"/>
<pin id="543" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="NewCRC_addr_6/20 "/>
</bind>
</comp>

<comp id="547" class="1004" name="NewCRC_addr_7_gep_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="549" dir="0" index="1" bw="1" slack="0"/>
<pin id="550" dir="0" index="2" bw="4" slack="0"/>
<pin id="551" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="NewCRC_addr_7/20 "/>
</bind>
</comp>

<comp id="555" class="1004" name="NewCRC_addr_8_gep_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="557" dir="0" index="1" bw="1" slack="0"/>
<pin id="558" dir="0" index="2" bw="4" slack="0"/>
<pin id="559" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="NewCRC_addr_8/21 "/>
</bind>
</comp>

<comp id="562" class="1005" name="i_0_reg_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="6" slack="1"/>
<pin id="564" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="566" class="1004" name="i_0_phi_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="1" slack="1"/>
<pin id="568" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="569" dir="0" index="2" bw="6" slack="0"/>
<pin id="570" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="571" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/2 "/>
</bind>
</comp>

<comp id="573" class="1005" name="p_0_reg_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="575" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="p_0 (phireg) "/>
</bind>
</comp>

<comp id="576" class="1004" name="p_0_phi_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="32" slack="1"/>
<pin id="578" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="579" dir="0" index="2" bw="31" slack="0"/>
<pin id="580" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="581" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_0/2 "/>
</bind>
</comp>

<comp id="582" class="1005" name="i_1_reg_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="4" slack="1"/>
<pin id="584" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i_1 (phireg) "/>
</bind>
</comp>

<comp id="586" class="1004" name="i_1_phi_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="4" slack="0"/>
<pin id="588" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="589" dir="0" index="2" bw="1" slack="1"/>
<pin id="590" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="591" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_1/3 "/>
</bind>
</comp>

<comp id="593" class="1005" name="p_01_reg_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="595" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="p_01 (phireg) "/>
</bind>
</comp>

<comp id="596" class="1004" name="p_01_phi_fu_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="31" slack="0"/>
<pin id="598" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="599" dir="0" index="2" bw="32" slack="2"/>
<pin id="600" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="601" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_01/3 "/>
</bind>
</comp>

<comp id="602" class="1005" name="i_2_reg_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="4" slack="1"/>
<pin id="604" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i_2 (phireg) "/>
</bind>
</comp>

<comp id="606" class="1004" name="i_2_phi_fu_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="1" slack="1"/>
<pin id="608" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="609" dir="0" index="2" bw="4" slack="0"/>
<pin id="610" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="611" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_2/21 "/>
</bind>
</comp>

<comp id="613" class="1005" name="crc_res_0_reg_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="32" slack="1"/>
<pin id="615" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="crc_res_0 (phireg) "/>
</bind>
</comp>

<comp id="617" class="1004" name="crc_res_0_phi_fu_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="1" slack="1"/>
<pin id="619" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="620" dir="0" index="2" bw="32" slack="1"/>
<pin id="621" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="622" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="crc_res_0/21 "/>
</bind>
</comp>

<comp id="625" class="1004" name="icmp_ln26_fu_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="6" slack="0"/>
<pin id="627" dir="0" index="1" bw="6" slack="0"/>
<pin id="628" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln26/2 "/>
</bind>
</comp>

<comp id="631" class="1004" name="i_fu_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="6" slack="0"/>
<pin id="633" dir="0" index="1" bw="1" slack="0"/>
<pin id="634" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="637" class="1004" name="zext_ln27_fu_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="6" slack="0"/>
<pin id="639" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln27/2 "/>
</bind>
</comp>

<comp id="642" class="1004" name="trunc_ln26_fu_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="32" slack="0"/>
<pin id="644" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln26/2 "/>
</bind>
</comp>

<comp id="647" class="1004" name="trunc_ln1_fu_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="31" slack="0"/>
<pin id="649" dir="0" index="1" bw="32" slack="0"/>
<pin id="650" dir="0" index="2" bw="1" slack="0"/>
<pin id="651" dir="0" index="3" bw="6" slack="0"/>
<pin id="652" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1/2 "/>
</bind>
</comp>

<comp id="657" class="1004" name="sext_ln28_fu_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="31" slack="0"/>
<pin id="659" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln28/2 "/>
</bind>
</comp>

<comp id="661" class="1004" name="icmp_ln32_fu_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="4" slack="0"/>
<pin id="663" dir="0" index="1" bw="4" slack="0"/>
<pin id="664" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln32/3 "/>
</bind>
</comp>

<comp id="667" class="1004" name="i_3_fu_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="4" slack="0"/>
<pin id="669" dir="0" index="1" bw="1" slack="0"/>
<pin id="670" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_3/3 "/>
</bind>
</comp>

<comp id="673" class="1004" name="zext_ln33_fu_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="4" slack="0"/>
<pin id="675" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln33/3 "/>
</bind>
</comp>

<comp id="678" class="1004" name="trunc_ln32_fu_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="32" slack="0"/>
<pin id="680" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln32/3 "/>
</bind>
</comp>

<comp id="683" class="1004" name="trunc_ln3_fu_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="31" slack="0"/>
<pin id="685" dir="0" index="1" bw="32" slack="0"/>
<pin id="686" dir="0" index="2" bw="1" slack="0"/>
<pin id="687" dir="0" index="3" bw="6" slack="0"/>
<pin id="688" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln3/3 "/>
</bind>
</comp>

<comp id="693" class="1004" name="sext_ln34_fu_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="31" slack="0"/>
<pin id="695" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln34/3 "/>
</bind>
</comp>

<comp id="697" class="1004" name="xor_ln37_fu_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="1" slack="10"/>
<pin id="699" dir="0" index="1" bw="1" slack="10"/>
<pin id="700" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln37/14 "/>
</bind>
</comp>

<comp id="701" class="1004" name="xor_ln37_1_fu_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="1" slack="9"/>
<pin id="703" dir="0" index="1" bw="1" slack="9"/>
<pin id="704" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln37_1/14 "/>
</bind>
</comp>

<comp id="705" class="1004" name="xor_ln37_2_fu_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="1" slack="8"/>
<pin id="707" dir="0" index="1" bw="1" slack="8"/>
<pin id="708" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln37_2/14 "/>
</bind>
</comp>

<comp id="709" class="1004" name="xor_ln37_3_fu_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="1" slack="0"/>
<pin id="711" dir="0" index="1" bw="1" slack="0"/>
<pin id="712" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln37_3/14 "/>
</bind>
</comp>

<comp id="715" class="1004" name="xor_ln37_4_fu_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="1" slack="7"/>
<pin id="717" dir="0" index="1" bw="1" slack="7"/>
<pin id="718" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln37_4/14 "/>
</bind>
</comp>

<comp id="719" class="1004" name="xor_ln37_5_fu_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="1" slack="6"/>
<pin id="721" dir="0" index="1" bw="1" slack="6"/>
<pin id="722" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln37_5/14 "/>
</bind>
</comp>

<comp id="723" class="1004" name="xor_ln37_6_fu_723">
<pin_list>
<pin id="724" dir="0" index="0" bw="1" slack="0"/>
<pin id="725" dir="0" index="1" bw="1" slack="0"/>
<pin id="726" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln37_6/14 "/>
</bind>
</comp>

<comp id="729" class="1004" name="xor_ln37_7_fu_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="1" slack="0"/>
<pin id="731" dir="0" index="1" bw="1" slack="0"/>
<pin id="732" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln37_7/14 "/>
</bind>
</comp>

<comp id="735" class="1004" name="xor_ln37_8_fu_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="1" slack="5"/>
<pin id="737" dir="0" index="1" bw="1" slack="5"/>
<pin id="738" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln37_8/14 "/>
</bind>
</comp>

<comp id="739" class="1004" name="xor_ln37_9_fu_739">
<pin_list>
<pin id="740" dir="0" index="0" bw="1" slack="4"/>
<pin id="741" dir="0" index="1" bw="1" slack="4"/>
<pin id="742" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln37_9/14 "/>
</bind>
</comp>

<comp id="743" class="1004" name="xor_ln37_10_fu_743">
<pin_list>
<pin id="744" dir="0" index="0" bw="1" slack="0"/>
<pin id="745" dir="0" index="1" bw="1" slack="0"/>
<pin id="746" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln37_10/14 "/>
</bind>
</comp>

<comp id="749" class="1004" name="xor_ln37_11_fu_749">
<pin_list>
<pin id="750" dir="0" index="0" bw="1" slack="1"/>
<pin id="751" dir="0" index="1" bw="1" slack="0"/>
<pin id="752" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln37_11/14 "/>
</bind>
</comp>

<comp id="754" class="1004" name="xor_ln37_12_fu_754">
<pin_list>
<pin id="755" dir="0" index="0" bw="1" slack="0"/>
<pin id="756" dir="0" index="1" bw="1" slack="0"/>
<pin id="757" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln37_12/14 "/>
</bind>
</comp>

<comp id="760" class="1004" name="xor_ln37_13_fu_760">
<pin_list>
<pin id="761" dir="0" index="0" bw="1" slack="0"/>
<pin id="762" dir="0" index="1" bw="1" slack="0"/>
<pin id="763" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln37_13/14 "/>
</bind>
</comp>

<comp id="766" class="1004" name="xor_ln37_14_fu_766">
<pin_list>
<pin id="767" dir="0" index="0" bw="1" slack="0"/>
<pin id="768" dir="0" index="1" bw="1" slack="0"/>
<pin id="769" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln37_14/14 "/>
</bind>
</comp>

<comp id="772" class="1004" name="xor_ln37_15_fu_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="1" slack="0"/>
<pin id="774" dir="0" index="1" bw="1" slack="0"/>
<pin id="775" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln37_15/14 "/>
</bind>
</comp>

<comp id="779" class="1004" name="xor_ln40_fu_779">
<pin_list>
<pin id="780" dir="0" index="0" bw="1" slack="3"/>
<pin id="781" dir="0" index="1" bw="1" slack="10"/>
<pin id="782" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln40/14 "/>
</bind>
</comp>

<comp id="783" class="1004" name="xor_ln40_1_fu_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="1" slack="0"/>
<pin id="785" dir="0" index="1" bw="1" slack="8"/>
<pin id="786" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln40_1/14 "/>
</bind>
</comp>

<comp id="788" class="1004" name="xor_ln40_2_fu_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="1" slack="0"/>
<pin id="790" dir="0" index="1" bw="1" slack="0"/>
<pin id="791" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln40_2/14 "/>
</bind>
</comp>

<comp id="794" class="1004" name="xor_ln40_3_fu_794">
<pin_list>
<pin id="795" dir="0" index="0" bw="1" slack="6"/>
<pin id="796" dir="0" index="1" bw="1" slack="4"/>
<pin id="797" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln40_3/14 "/>
</bind>
</comp>

<comp id="798" class="1004" name="xor_ln40_4_fu_798">
<pin_list>
<pin id="799" dir="0" index="0" bw="1" slack="0"/>
<pin id="800" dir="0" index="1" bw="1" slack="6"/>
<pin id="801" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln40_4/14 "/>
</bind>
</comp>

<comp id="803" class="1004" name="xor_ln40_5_fu_803">
<pin_list>
<pin id="804" dir="0" index="0" bw="1" slack="0"/>
<pin id="805" dir="0" index="1" bw="1" slack="4"/>
<pin id="806" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln40_5/14 "/>
</bind>
</comp>

<comp id="808" class="1004" name="xor_ln40_6_fu_808">
<pin_list>
<pin id="809" dir="0" index="0" bw="1" slack="0"/>
<pin id="810" dir="0" index="1" bw="1" slack="0"/>
<pin id="811" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln40_6/14 "/>
</bind>
</comp>

<comp id="814" class="1004" name="xor_ln40_7_fu_814">
<pin_list>
<pin id="815" dir="0" index="0" bw="1" slack="0"/>
<pin id="816" dir="0" index="1" bw="1" slack="0"/>
<pin id="817" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln40_7/14 "/>
</bind>
</comp>

<comp id="820" class="1004" name="xor_ln40_9_fu_820">
<pin_list>
<pin id="821" dir="0" index="0" bw="1" slack="1"/>
<pin id="822" dir="0" index="1" bw="1" slack="1"/>
<pin id="823" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln40_9/14 "/>
</bind>
</comp>

<comp id="824" class="1004" name="xor_ln44_fu_824">
<pin_list>
<pin id="825" dir="0" index="0" bw="1" slack="3"/>
<pin id="826" dir="0" index="1" bw="1" slack="9"/>
<pin id="827" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln44/14 "/>
</bind>
</comp>

<comp id="828" class="1004" name="xor_ln44_1_fu_828">
<pin_list>
<pin id="829" dir="0" index="0" bw="1" slack="5"/>
<pin id="830" dir="0" index="1" bw="1" slack="6"/>
<pin id="831" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln44_1/14 "/>
</bind>
</comp>

<comp id="832" class="1004" name="xor_ln44_2_fu_832">
<pin_list>
<pin id="833" dir="0" index="0" bw="1" slack="0"/>
<pin id="834" dir="0" index="1" bw="1" slack="0"/>
<pin id="835" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln44_2/14 "/>
</bind>
</comp>

<comp id="838" class="1004" name="xor_ln44_3_fu_838">
<pin_list>
<pin id="839" dir="0" index="0" bw="1" slack="1"/>
<pin id="840" dir="0" index="1" bw="1" slack="3"/>
<pin id="841" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln44_3/14 "/>
</bind>
</comp>

<comp id="842" class="1004" name="xor_ln44_4_fu_842">
<pin_list>
<pin id="843" dir="0" index="0" bw="1" slack="0"/>
<pin id="844" dir="0" index="1" bw="1" slack="2"/>
<pin id="845" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln44_4/14 "/>
</bind>
</comp>

<comp id="847" class="1004" name="xor_ln44_5_fu_847">
<pin_list>
<pin id="848" dir="0" index="0" bw="1" slack="0"/>
<pin id="849" dir="0" index="1" bw="1" slack="0"/>
<pin id="850" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln44_5/14 "/>
</bind>
</comp>

<comp id="853" class="1004" name="xor_ln44_6_fu_853">
<pin_list>
<pin id="854" dir="0" index="0" bw="1" slack="0"/>
<pin id="855" dir="0" index="1" bw="1" slack="0"/>
<pin id="856" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln44_6/14 "/>
</bind>
</comp>

<comp id="859" class="1004" name="xor_ln47_fu_859">
<pin_list>
<pin id="860" dir="0" index="0" bw="1" slack="7"/>
<pin id="861" dir="0" index="1" bw="1" slack="9"/>
<pin id="862" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln47/14 "/>
</bind>
</comp>

<comp id="863" class="1004" name="xor_ln47_1_fu_863">
<pin_list>
<pin id="864" dir="0" index="0" bw="1" slack="7"/>
<pin id="865" dir="0" index="1" bw="1" slack="6"/>
<pin id="866" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln47_1/14 "/>
</bind>
</comp>

<comp id="867" class="1004" name="xor_ln47_2_fu_867">
<pin_list>
<pin id="868" dir="0" index="0" bw="1" slack="0"/>
<pin id="869" dir="0" index="1" bw="1" slack="0"/>
<pin id="870" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln47_2/14 "/>
</bind>
</comp>

<comp id="873" class="1004" name="xor_ln50_fu_873">
<pin_list>
<pin id="874" dir="0" index="0" bw="1" slack="8"/>
<pin id="875" dir="0" index="1" bw="1" slack="6"/>
<pin id="876" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln50/14 "/>
</bind>
</comp>

<comp id="877" class="1004" name="xor_ln50_1_fu_877">
<pin_list>
<pin id="878" dir="0" index="0" bw="1" slack="0"/>
<pin id="879" dir="0" index="1" bw="1" slack="0"/>
<pin id="880" dir="1" index="2" bw="1" slack="5"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln50_1/14 "/>
</bind>
</comp>

<comp id="883" class="1004" name="xor_ln53_fu_883">
<pin_list>
<pin id="884" dir="0" index="0" bw="1" slack="9"/>
<pin id="885" dir="0" index="1" bw="1" slack="10"/>
<pin id="886" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln53/14 "/>
</bind>
</comp>

<comp id="887" class="1004" name="xor_ln53_1_fu_887">
<pin_list>
<pin id="888" dir="0" index="0" bw="1" slack="0"/>
<pin id="889" dir="0" index="1" bw="1" slack="0"/>
<pin id="890" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln53_1/14 "/>
</bind>
</comp>

<comp id="893" class="1004" name="xor_ln53_2_fu_893">
<pin_list>
<pin id="894" dir="0" index="0" bw="1" slack="1"/>
<pin id="895" dir="0" index="1" bw="1" slack="0"/>
<pin id="896" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln53_2/14 "/>
</bind>
</comp>

<comp id="898" class="1004" name="xor_ln53_3_fu_898">
<pin_list>
<pin id="899" dir="0" index="0" bw="1" slack="1"/>
<pin id="900" dir="0" index="1" bw="1" slack="0"/>
<pin id="901" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln53_3/14 "/>
</bind>
</comp>

<comp id="903" class="1004" name="xor_ln53_4_fu_903">
<pin_list>
<pin id="904" dir="0" index="0" bw="1" slack="0"/>
<pin id="905" dir="0" index="1" bw="1" slack="2"/>
<pin id="906" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln53_4/14 "/>
</bind>
</comp>

<comp id="908" class="1004" name="xor_ln53_5_fu_908">
<pin_list>
<pin id="909" dir="0" index="0" bw="1" slack="0"/>
<pin id="910" dir="0" index="1" bw="1" slack="0"/>
<pin id="911" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln53_5/14 "/>
</bind>
</comp>

<comp id="914" class="1004" name="xor_ln53_6_fu_914">
<pin_list>
<pin id="915" dir="0" index="0" bw="1" slack="0"/>
<pin id="916" dir="0" index="1" bw="1" slack="0"/>
<pin id="917" dir="1" index="2" bw="1" slack="5"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln53_6/14 "/>
</bind>
</comp>

<comp id="920" class="1004" name="xor_ln56_fu_920">
<pin_list>
<pin id="921" dir="0" index="0" bw="1" slack="8"/>
<pin id="922" dir="0" index="1" bw="1" slack="7"/>
<pin id="923" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln56/14 "/>
</bind>
</comp>

<comp id="924" class="1004" name="xor_ln56_1_fu_924">
<pin_list>
<pin id="925" dir="0" index="0" bw="1" slack="0"/>
<pin id="926" dir="0" index="1" bw="1" slack="8"/>
<pin id="927" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln56_1/14 "/>
</bind>
</comp>

<comp id="929" class="1004" name="xor_ln56_2_fu_929">
<pin_list>
<pin id="930" dir="0" index="0" bw="1" slack="4"/>
<pin id="931" dir="0" index="1" bw="1" slack="1"/>
<pin id="932" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln56_2/14 "/>
</bind>
</comp>

<comp id="933" class="1004" name="xor_ln56_3_fu_933">
<pin_list>
<pin id="934" dir="0" index="0" bw="1" slack="0"/>
<pin id="935" dir="0" index="1" bw="1" slack="0"/>
<pin id="936" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln56_3/14 "/>
</bind>
</comp>

<comp id="939" class="1004" name="xor_ln56_4_fu_939">
<pin_list>
<pin id="940" dir="0" index="0" bw="1" slack="0"/>
<pin id="941" dir="0" index="1" bw="1" slack="0"/>
<pin id="942" dir="1" index="2" bw="1" slack="5"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln56_4/14 "/>
</bind>
</comp>

<comp id="945" class="1004" name="xor_ln59_fu_945">
<pin_list>
<pin id="946" dir="0" index="0" bw="1" slack="7"/>
<pin id="947" dir="0" index="1" bw="1" slack="4"/>
<pin id="948" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln59/14 "/>
</bind>
</comp>

<comp id="949" class="1004" name="xor_ln59_1_fu_949">
<pin_list>
<pin id="950" dir="0" index="0" bw="1" slack="0"/>
<pin id="951" dir="0" index="1" bw="1" slack="5"/>
<pin id="952" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln59_1/14 "/>
</bind>
</comp>

<comp id="954" class="1004" name="xor_ln40_8_fu_954">
<pin_list>
<pin id="955" dir="0" index="0" bw="1" slack="4"/>
<pin id="956" dir="0" index="1" bw="1" slack="3"/>
<pin id="957" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln40_8/15 "/>
</bind>
</comp>

<comp id="958" class="1004" name="xor_ln40_10_fu_958">
<pin_list>
<pin id="959" dir="0" index="0" bw="1" slack="1"/>
<pin id="960" dir="0" index="1" bw="1" slack="3"/>
<pin id="961" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln40_10/15 "/>
</bind>
</comp>

<comp id="962" class="1004" name="xor_ln40_11_fu_962">
<pin_list>
<pin id="963" dir="0" index="0" bw="1" slack="0"/>
<pin id="964" dir="0" index="1" bw="1" slack="0"/>
<pin id="965" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln40_11/15 "/>
</bind>
</comp>

<comp id="968" class="1004" name="xor_ln40_12_fu_968">
<pin_list>
<pin id="969" dir="0" index="0" bw="1" slack="1"/>
<pin id="970" dir="0" index="1" bw="1" slack="0"/>
<pin id="971" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln40_12/15 "/>
</bind>
</comp>

<comp id="973" class="1004" name="xor_ln40_13_fu_973">
<pin_list>
<pin id="974" dir="0" index="0" bw="1" slack="0"/>
<pin id="975" dir="0" index="1" bw="1" slack="1"/>
<pin id="976" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln40_13/15 "/>
</bind>
</comp>

<comp id="978" class="1004" name="xor_ln40_14_fu_978">
<pin_list>
<pin id="979" dir="0" index="0" bw="1" slack="0"/>
<pin id="980" dir="0" index="1" bw="1" slack="1"/>
<pin id="981" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln40_14/15 "/>
</bind>
</comp>

<comp id="983" class="1004" name="xor_ln40_15_fu_983">
<pin_list>
<pin id="984" dir="0" index="0" bw="1" slack="0"/>
<pin id="985" dir="0" index="1" bw="1" slack="0"/>
<pin id="986" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln40_15/15 "/>
</bind>
</comp>

<comp id="989" class="1004" name="xor_ln40_16_fu_989">
<pin_list>
<pin id="990" dir="0" index="0" bw="1" slack="0"/>
<pin id="991" dir="0" index="1" bw="1" slack="0"/>
<pin id="992" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln40_16/15 "/>
</bind>
</comp>

<comp id="995" class="1004" name="xor_ln40_17_fu_995">
<pin_list>
<pin id="996" dir="0" index="0" bw="1" slack="0"/>
<pin id="997" dir="0" index="1" bw="1" slack="0"/>
<pin id="998" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln40_17/15 "/>
</bind>
</comp>

<comp id="1001" class="1004" name="xor_ln40_18_fu_1001">
<pin_list>
<pin id="1002" dir="0" index="0" bw="1" slack="0"/>
<pin id="1003" dir="0" index="1" bw="1" slack="1"/>
<pin id="1004" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln40_18/15 "/>
</bind>
</comp>

<comp id="1007" class="1004" name="xor_ln47_3_fu_1007">
<pin_list>
<pin id="1008" dir="0" index="0" bw="1" slack="6"/>
<pin id="1009" dir="0" index="1" bw="1" slack="1"/>
<pin id="1010" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln47_3/15 "/>
</bind>
</comp>

<comp id="1011" class="1004" name="xor_ln47_4_fu_1011">
<pin_list>
<pin id="1012" dir="0" index="0" bw="1" slack="0"/>
<pin id="1013" dir="0" index="1" bw="1" slack="0"/>
<pin id="1014" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln47_4/15 "/>
</bind>
</comp>

<comp id="1017" class="1004" name="xor_ln47_5_fu_1017">
<pin_list>
<pin id="1018" dir="0" index="0" bw="1" slack="0"/>
<pin id="1019" dir="0" index="1" bw="1" slack="1"/>
<pin id="1020" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln47_5/15 "/>
</bind>
</comp>

<comp id="1022" class="1004" name="xor_ln59_2_fu_1022">
<pin_list>
<pin id="1023" dir="0" index="0" bw="1" slack="1"/>
<pin id="1024" dir="0" index="1" bw="1" slack="3"/>
<pin id="1025" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln59_2/15 "/>
</bind>
</comp>

<comp id="1026" class="1004" name="xor_ln59_3_fu_1026">
<pin_list>
<pin id="1027" dir="0" index="0" bw="1" slack="3"/>
<pin id="1028" dir="0" index="1" bw="1" slack="2"/>
<pin id="1029" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln59_3/15 "/>
</bind>
</comp>

<comp id="1030" class="1004" name="xor_ln59_4_fu_1030">
<pin_list>
<pin id="1031" dir="0" index="0" bw="1" slack="0"/>
<pin id="1032" dir="0" index="1" bw="1" slack="0"/>
<pin id="1033" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln59_4/15 "/>
</bind>
</comp>

<comp id="1036" class="1004" name="xor_ln59_5_fu_1036">
<pin_list>
<pin id="1037" dir="0" index="0" bw="1" slack="0"/>
<pin id="1038" dir="0" index="1" bw="1" slack="1"/>
<pin id="1039" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln59_5/15 "/>
</bind>
</comp>

<comp id="1041" class="1004" name="xor_ln44_7_fu_1041">
<pin_list>
<pin id="1042" dir="0" index="0" bw="1" slack="2"/>
<pin id="1043" dir="0" index="1" bw="1" slack="1"/>
<pin id="1044" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln44_7/16 "/>
</bind>
</comp>

<comp id="1045" class="1004" name="xor_ln44_8_fu_1045">
<pin_list>
<pin id="1046" dir="0" index="0" bw="1" slack="1"/>
<pin id="1047" dir="0" index="1" bw="1" slack="1"/>
<pin id="1048" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln44_8/16 "/>
</bind>
</comp>

<comp id="1049" class="1004" name="xor_ln44_9_fu_1049">
<pin_list>
<pin id="1050" dir="0" index="0" bw="1" slack="0"/>
<pin id="1051" dir="0" index="1" bw="1" slack="0"/>
<pin id="1052" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln44_9/16 "/>
</bind>
</comp>

<comp id="1055" class="1004" name="xor_ln44_10_fu_1055">
<pin_list>
<pin id="1056" dir="0" index="0" bw="1" slack="1"/>
<pin id="1057" dir="0" index="1" bw="1" slack="0"/>
<pin id="1058" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln44_10/16 "/>
</bind>
</comp>

<comp id="1060" class="1004" name="xor_ln44_11_fu_1060">
<pin_list>
<pin id="1061" dir="0" index="0" bw="1" slack="0"/>
<pin id="1062" dir="0" index="1" bw="1" slack="2"/>
<pin id="1063" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln44_11/16 "/>
</bind>
</comp>

<comp id="1065" class="1004" name="xor_ln44_12_fu_1065">
<pin_list>
<pin id="1066" dir="0" index="0" bw="1" slack="0"/>
<pin id="1067" dir="0" index="1" bw="1" slack="0"/>
<pin id="1068" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln44_12/16 "/>
</bind>
</comp>

<comp id="1071" class="1004" name="xor_ln44_13_fu_1071">
<pin_list>
<pin id="1072" dir="0" index="0" bw="1" slack="0"/>
<pin id="1073" dir="0" index="1" bw="1" slack="0"/>
<pin id="1074" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln44_13/16 "/>
</bind>
</comp>

<comp id="1077" class="1004" name="xor_ln44_14_fu_1077">
<pin_list>
<pin id="1078" dir="0" index="0" bw="1" slack="0"/>
<pin id="1079" dir="0" index="1" bw="1" slack="0"/>
<pin id="1080" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln44_14/16 "/>
</bind>
</comp>

<comp id="1083" class="1004" name="xor_ln44_15_fu_1083">
<pin_list>
<pin id="1084" dir="0" index="0" bw="1" slack="0"/>
<pin id="1085" dir="0" index="1" bw="1" slack="2"/>
<pin id="1086" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln44_15/16 "/>
</bind>
</comp>

<comp id="1089" class="1004" name="xor_ln47_6_fu_1089">
<pin_list>
<pin id="1090" dir="0" index="0" bw="1" slack="3"/>
<pin id="1091" dir="0" index="1" bw="1" slack="3"/>
<pin id="1092" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln47_6/18 "/>
</bind>
</comp>

<comp id="1093" class="1004" name="xor_ln47_7_fu_1093">
<pin_list>
<pin id="1094" dir="0" index="0" bw="1" slack="2"/>
<pin id="1095" dir="0" index="1" bw="1" slack="2"/>
<pin id="1096" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln47_7/18 "/>
</bind>
</comp>

<comp id="1097" class="1004" name="xor_ln47_8_fu_1097">
<pin_list>
<pin id="1098" dir="0" index="0" bw="1" slack="0"/>
<pin id="1099" dir="0" index="1" bw="1" slack="0"/>
<pin id="1100" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln47_8/18 "/>
</bind>
</comp>

<comp id="1103" class="1004" name="xor_ln47_9_fu_1103">
<pin_list>
<pin id="1104" dir="0" index="0" bw="1" slack="1"/>
<pin id="1105" dir="0" index="1" bw="1" slack="1"/>
<pin id="1106" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln47_9/18 "/>
</bind>
</comp>

<comp id="1107" class="1004" name="xor_ln47_10_fu_1107">
<pin_list>
<pin id="1108" dir="0" index="0" bw="1" slack="0"/>
<pin id="1109" dir="0" index="1" bw="1" slack="4"/>
<pin id="1110" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln47_10/18 "/>
</bind>
</comp>

<comp id="1112" class="1004" name="xor_ln47_11_fu_1112">
<pin_list>
<pin id="1113" dir="0" index="0" bw="1" slack="0"/>
<pin id="1114" dir="0" index="1" bw="1" slack="0"/>
<pin id="1115" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln47_11/18 "/>
</bind>
</comp>

<comp id="1118" class="1004" name="xor_ln47_12_fu_1118">
<pin_list>
<pin id="1119" dir="0" index="0" bw="1" slack="0"/>
<pin id="1120" dir="0" index="1" bw="1" slack="0"/>
<pin id="1121" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln47_12/18 "/>
</bind>
</comp>

<comp id="1124" class="1004" name="xor_ln47_13_fu_1124">
<pin_list>
<pin id="1125" dir="0" index="0" bw="1" slack="0"/>
<pin id="1126" dir="0" index="1" bw="1" slack="0"/>
<pin id="1127" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln47_13/18 "/>
</bind>
</comp>

<comp id="1130" class="1004" name="xor_ln47_14_fu_1130">
<pin_list>
<pin id="1131" dir="0" index="0" bw="1" slack="0"/>
<pin id="1132" dir="0" index="1" bw="1" slack="3"/>
<pin id="1133" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln47_14/18 "/>
</bind>
</comp>

<comp id="1136" class="1004" name="xor_ln50_6_fu_1136">
<pin_list>
<pin id="1137" dir="0" index="0" bw="1" slack="3"/>
<pin id="1138" dir="0" index="1" bw="1" slack="2"/>
<pin id="1139" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln50_6/18 "/>
</bind>
</comp>

<comp id="1140" class="1004" name="xor_ln50_7_fu_1140">
<pin_list>
<pin id="1141" dir="0" index="0" bw="1" slack="1"/>
<pin id="1142" dir="0" index="1" bw="1" slack="0"/>
<pin id="1143" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln50_7/18 "/>
</bind>
</comp>

<comp id="1145" class="1004" name="xor_ln50_8_fu_1145">
<pin_list>
<pin id="1146" dir="0" index="0" bw="1" slack="0"/>
<pin id="1147" dir="0" index="1" bw="1" slack="2"/>
<pin id="1148" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln50_8/18 "/>
</bind>
</comp>

<comp id="1150" class="1004" name="xor_ln50_9_fu_1150">
<pin_list>
<pin id="1151" dir="0" index="0" bw="1" slack="0"/>
<pin id="1152" dir="0" index="1" bw="1" slack="0"/>
<pin id="1153" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln50_9/18 "/>
</bind>
</comp>

<comp id="1156" class="1004" name="xor_ln56_5_fu_1156">
<pin_list>
<pin id="1157" dir="0" index="0" bw="1" slack="5"/>
<pin id="1158" dir="0" index="1" bw="1" slack="3"/>
<pin id="1159" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln56_5/18 "/>
</bind>
</comp>

<comp id="1160" class="1004" name="xor_ln56_6_fu_1160">
<pin_list>
<pin id="1161" dir="0" index="0" bw="1" slack="2"/>
<pin id="1162" dir="0" index="1" bw="1" slack="1"/>
<pin id="1163" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln56_6/18 "/>
</bind>
</comp>

<comp id="1164" class="1004" name="xor_ln56_7_fu_1164">
<pin_list>
<pin id="1165" dir="0" index="0" bw="1" slack="0"/>
<pin id="1166" dir="0" index="1" bw="1" slack="0"/>
<pin id="1167" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln56_7/18 "/>
</bind>
</comp>

<comp id="1170" class="1004" name="xor_ln59_6_fu_1170">
<pin_list>
<pin id="1171" dir="0" index="0" bw="1" slack="3"/>
<pin id="1172" dir="0" index="1" bw="1" slack="1"/>
<pin id="1173" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln59_6/18 "/>
</bind>
</comp>

<comp id="1174" class="1004" name="xor_ln59_7_fu_1174">
<pin_list>
<pin id="1175" dir="0" index="0" bw="1" slack="0"/>
<pin id="1176" dir="0" index="1" bw="1" slack="4"/>
<pin id="1177" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln59_7/18 "/>
</bind>
</comp>

<comp id="1179" class="1004" name="xor_ln50_2_fu_1179">
<pin_list>
<pin id="1180" dir="0" index="0" bw="1" slack="5"/>
<pin id="1181" dir="0" index="1" bw="1" slack="5"/>
<pin id="1182" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln50_2/19 "/>
</bind>
</comp>

<comp id="1183" class="1004" name="xor_ln50_3_fu_1183">
<pin_list>
<pin id="1184" dir="0" index="0" bw="1" slack="5"/>
<pin id="1185" dir="0" index="1" bw="1" slack="8"/>
<pin id="1186" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln50_3/19 "/>
</bind>
</comp>

<comp id="1187" class="1004" name="xor_ln50_4_fu_1187">
<pin_list>
<pin id="1188" dir="0" index="0" bw="1" slack="0"/>
<pin id="1189" dir="0" index="1" bw="1" slack="0"/>
<pin id="1190" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln50_4/19 "/>
</bind>
</comp>

<comp id="1193" class="1004" name="xor_ln50_5_fu_1193">
<pin_list>
<pin id="1194" dir="0" index="0" bw="1" slack="0"/>
<pin id="1195" dir="0" index="1" bw="1" slack="5"/>
<pin id="1196" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln50_5/19 "/>
</bind>
</comp>

<comp id="1198" class="1004" name="xor_ln50_10_fu_1198">
<pin_list>
<pin id="1199" dir="0" index="0" bw="1" slack="1"/>
<pin id="1200" dir="0" index="1" bw="1" slack="1"/>
<pin id="1201" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln50_10/19 "/>
</bind>
</comp>

<comp id="1202" class="1004" name="xor_ln50_11_fu_1202">
<pin_list>
<pin id="1203" dir="0" index="0" bw="1" slack="0"/>
<pin id="1204" dir="0" index="1" bw="1" slack="5"/>
<pin id="1205" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln50_11/19 "/>
</bind>
</comp>

<comp id="1207" class="1004" name="xor_ln50_12_fu_1207">
<pin_list>
<pin id="1208" dir="0" index="0" bw="1" slack="0"/>
<pin id="1209" dir="0" index="1" bw="1" slack="0"/>
<pin id="1210" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln50_12/19 "/>
</bind>
</comp>

<comp id="1213" class="1004" name="xor_ln50_13_fu_1213">
<pin_list>
<pin id="1214" dir="0" index="0" bw="1" slack="0"/>
<pin id="1215" dir="0" index="1" bw="1" slack="0"/>
<pin id="1216" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln50_13/19 "/>
</bind>
</comp>

<comp id="1219" class="1004" name="xor_ln50_14_fu_1219">
<pin_list>
<pin id="1220" dir="0" index="0" bw="1" slack="0"/>
<pin id="1221" dir="0" index="1" bw="1" slack="1"/>
<pin id="1222" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln50_14/19 "/>
</bind>
</comp>

<comp id="1224" class="1004" name="xor_ln50_15_fu_1224">
<pin_list>
<pin id="1225" dir="0" index="0" bw="1" slack="0"/>
<pin id="1226" dir="0" index="1" bw="1" slack="0"/>
<pin id="1227" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln50_15/19 "/>
</bind>
</comp>

<comp id="1231" class="1004" name="xor_ln53_7_fu_1231">
<pin_list>
<pin id="1232" dir="0" index="0" bw="1" slack="5"/>
<pin id="1233" dir="0" index="1" bw="1" slack="4"/>
<pin id="1234" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln53_7/19 "/>
</bind>
</comp>

<comp id="1235" class="1004" name="xor_ln53_8_fu_1235">
<pin_list>
<pin id="1236" dir="0" index="0" bw="1" slack="3"/>
<pin id="1237" dir="0" index="1" bw="1" slack="2"/>
<pin id="1238" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln53_8/19 "/>
</bind>
</comp>

<comp id="1239" class="1004" name="xor_ln53_9_fu_1239">
<pin_list>
<pin id="1240" dir="0" index="0" bw="1" slack="0"/>
<pin id="1241" dir="0" index="1" bw="1" slack="0"/>
<pin id="1242" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln53_9/19 "/>
</bind>
</comp>

<comp id="1245" class="1004" name="xor_ln53_10_fu_1245">
<pin_list>
<pin id="1246" dir="0" index="0" bw="1" slack="1"/>
<pin id="1247" dir="0" index="1" bw="1" slack="1"/>
<pin id="1248" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln53_10/19 "/>
</bind>
</comp>

<comp id="1249" class="1004" name="xor_ln53_11_fu_1249">
<pin_list>
<pin id="1250" dir="0" index="0" bw="1" slack="0"/>
<pin id="1251" dir="0" index="1" bw="1" slack="0"/>
<pin id="1252" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln53_11/19 "/>
</bind>
</comp>

<comp id="1255" class="1004" name="xor_ln53_12_fu_1255">
<pin_list>
<pin id="1256" dir="0" index="0" bw="1" slack="0"/>
<pin id="1257" dir="0" index="1" bw="1" slack="0"/>
<pin id="1258" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln53_12/19 "/>
</bind>
</comp>

<comp id="1261" class="1004" name="xor_ln53_13_fu_1261">
<pin_list>
<pin id="1262" dir="0" index="0" bw="1" slack="0"/>
<pin id="1263" dir="0" index="1" bw="1" slack="0"/>
<pin id="1264" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln53_13/19 "/>
</bind>
</comp>

<comp id="1267" class="1004" name="xor_ln53_14_fu_1267">
<pin_list>
<pin id="1268" dir="0" index="0" bw="1" slack="0"/>
<pin id="1269" dir="0" index="1" bw="1" slack="0"/>
<pin id="1270" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln53_14/19 "/>
</bind>
</comp>

<comp id="1273" class="1004" name="xor_ln53_15_fu_1273">
<pin_list>
<pin id="1274" dir="0" index="0" bw="1" slack="0"/>
<pin id="1275" dir="0" index="1" bw="1" slack="5"/>
<pin id="1276" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln53_15/19 "/>
</bind>
</comp>

<comp id="1279" class="1004" name="xor_ln56_8_fu_1279">
<pin_list>
<pin id="1280" dir="0" index="0" bw="1" slack="1"/>
<pin id="1281" dir="0" index="1" bw="1" slack="0"/>
<pin id="1282" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln56_8/19 "/>
</bind>
</comp>

<comp id="1284" class="1004" name="xor_ln56_9_fu_1284">
<pin_list>
<pin id="1285" dir="0" index="0" bw="1" slack="0"/>
<pin id="1286" dir="0" index="1" bw="1" slack="5"/>
<pin id="1287" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln56_9/19 "/>
</bind>
</comp>

<comp id="1289" class="1004" name="xor_ln56_10_fu_1289">
<pin_list>
<pin id="1290" dir="0" index="0" bw="1" slack="0"/>
<pin id="1291" dir="0" index="1" bw="1" slack="0"/>
<pin id="1292" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln56_10/19 "/>
</bind>
</comp>

<comp id="1295" class="1004" name="xor_ln56_11_fu_1295">
<pin_list>
<pin id="1296" dir="0" index="0" bw="1" slack="0"/>
<pin id="1297" dir="0" index="1" bw="1" slack="1"/>
<pin id="1298" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln56_11/19 "/>
</bind>
</comp>

<comp id="1300" class="1004" name="xor_ln56_12_fu_1300">
<pin_list>
<pin id="1301" dir="0" index="0" bw="1" slack="0"/>
<pin id="1302" dir="0" index="1" bw="1" slack="5"/>
<pin id="1303" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln56_12/19 "/>
</bind>
</comp>

<comp id="1305" class="1004" name="xor_ln59_8_fu_1305">
<pin_list>
<pin id="1306" dir="0" index="0" bw="1" slack="1"/>
<pin id="1307" dir="0" index="1" bw="1" slack="0"/>
<pin id="1308" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln59_8/19 "/>
</bind>
</comp>

<comp id="1310" class="1004" name="xor_ln59_9_fu_1310">
<pin_list>
<pin id="1311" dir="0" index="0" bw="1" slack="0"/>
<pin id="1312" dir="0" index="1" bw="1" slack="5"/>
<pin id="1313" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln59_9/19 "/>
</bind>
</comp>

<comp id="1315" class="1004" name="xor_ln59_10_fu_1315">
<pin_list>
<pin id="1316" dir="0" index="0" bw="1" slack="0"/>
<pin id="1317" dir="0" index="1" bw="1" slack="0"/>
<pin id="1318" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln59_10/19 "/>
</bind>
</comp>

<comp id="1321" class="1004" name="xor_ln59_11_fu_1321">
<pin_list>
<pin id="1322" dir="0" index="0" bw="1" slack="0"/>
<pin id="1323" dir="0" index="1" bw="1" slack="1"/>
<pin id="1324" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln59_11/19 "/>
</bind>
</comp>

<comp id="1326" class="1004" name="xor_ln59_12_fu_1326">
<pin_list>
<pin id="1327" dir="0" index="0" bw="1" slack="0"/>
<pin id="1328" dir="0" index="1" bw="1" slack="4"/>
<pin id="1329" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln59_12/19 "/>
</bind>
</comp>

<comp id="1331" class="1004" name="zext_ln64_fu_1331">
<pin_list>
<pin id="1332" dir="0" index="0" bw="4" slack="0"/>
<pin id="1333" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln64/21 "/>
</bind>
</comp>

<comp id="1335" class="1004" name="icmp_ln64_fu_1335">
<pin_list>
<pin id="1336" dir="0" index="0" bw="4" slack="0"/>
<pin id="1337" dir="0" index="1" bw="4" slack="0"/>
<pin id="1338" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln64/21 "/>
</bind>
</comp>

<comp id="1341" class="1004" name="i_4_fu_1341">
<pin_list>
<pin id="1342" dir="0" index="0" bw="4" slack="0"/>
<pin id="1343" dir="0" index="1" bw="1" slack="0"/>
<pin id="1344" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_4/21 "/>
</bind>
</comp>

<comp id="1347" class="1004" name="zext_ln65_fu_1347">
<pin_list>
<pin id="1348" dir="0" index="0" bw="4" slack="0"/>
<pin id="1349" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln65/21 "/>
</bind>
</comp>

<comp id="1352" class="1004" name="zext_ln65_1_fu_1352">
<pin_list>
<pin id="1353" dir="0" index="0" bw="1" slack="0"/>
<pin id="1354" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln65_1/22 "/>
</bind>
</comp>

<comp id="1356" class="1004" name="shl_ln65_fu_1356">
<pin_list>
<pin id="1357" dir="0" index="0" bw="1" slack="0"/>
<pin id="1358" dir="0" index="1" bw="4" slack="1"/>
<pin id="1359" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln65/22 "/>
</bind>
</comp>

<comp id="1361" class="1004" name="trunc_ln65_fu_1361">
<pin_list>
<pin id="1362" dir="0" index="0" bw="32" slack="1"/>
<pin id="1363" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln65/22 "/>
</bind>
</comp>

<comp id="1365" class="1004" name="or_ln65_fu_1365">
<pin_list>
<pin id="1366" dir="0" index="0" bw="8" slack="0"/>
<pin id="1367" dir="0" index="1" bw="8" slack="0"/>
<pin id="1368" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln65/22 "/>
</bind>
</comp>

<comp id="1371" class="1004" name="tmp_fu_1371">
<pin_list>
<pin id="1372" dir="0" index="0" bw="24" slack="0"/>
<pin id="1373" dir="0" index="1" bw="32" slack="1"/>
<pin id="1374" dir="0" index="2" bw="5" slack="0"/>
<pin id="1375" dir="0" index="3" bw="6" slack="0"/>
<pin id="1376" dir="1" index="4" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/22 "/>
</bind>
</comp>

<comp id="1381" class="1004" name="crc_res_fu_1381">
<pin_list>
<pin id="1382" dir="0" index="0" bw="32" slack="0"/>
<pin id="1383" dir="0" index="1" bw="24" slack="0"/>
<pin id="1384" dir="0" index="2" bw="8" slack="0"/>
<pin id="1385" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="crc_res/22 "/>
</bind>
</comp>

<comp id="1389" class="1005" name="crc_read_reg_1389">
<pin_list>
<pin id="1390" dir="0" index="0" bw="32" slack="2"/>
<pin id="1391" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="crc_read "/>
</bind>
</comp>

<comp id="1394" class="1005" name="data_read_reg_1394">
<pin_list>
<pin id="1395" dir="0" index="0" bw="32" slack="1"/>
<pin id="1396" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="data_read "/>
</bind>
</comp>

<comp id="1402" class="1005" name="i_reg_1402">
<pin_list>
<pin id="1403" dir="0" index="0" bw="6" slack="0"/>
<pin id="1404" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="1407" class="1005" name="sext_ln28_reg_1407">
<pin_list>
<pin id="1408" dir="0" index="0" bw="32" slack="0"/>
<pin id="1409" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="sext_ln28 "/>
</bind>
</comp>

<comp id="1415" class="1005" name="i_3_reg_1415">
<pin_list>
<pin id="1416" dir="0" index="0" bw="4" slack="0"/>
<pin id="1417" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i_3 "/>
</bind>
</comp>

<comp id="1420" class="1005" name="sext_ln34_reg_1420">
<pin_list>
<pin id="1421" dir="0" index="0" bw="32" slack="0"/>
<pin id="1422" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="sext_ln34 "/>
</bind>
</comp>

<comp id="1425" class="1005" name="D_addr_1_reg_1425">
<pin_list>
<pin id="1426" dir="0" index="0" bw="5" slack="1"/>
<pin id="1427" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="D_addr_1 "/>
</bind>
</comp>

<comp id="1430" class="1005" name="D_addr_2_reg_1430">
<pin_list>
<pin id="1431" dir="0" index="0" bw="5" slack="1"/>
<pin id="1432" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="D_addr_2 "/>
</bind>
</comp>

<comp id="1435" class="1005" name="D_load_reg_1435">
<pin_list>
<pin id="1436" dir="0" index="0" bw="1" slack="10"/>
<pin id="1437" dir="1" index="1" bw="1" slack="10"/>
</pin_list>
<bind>
<opset="D_load "/>
</bind>
</comp>

<comp id="1441" class="1005" name="D_load_1_reg_1441">
<pin_list>
<pin id="1442" dir="0" index="0" bw="1" slack="10"/>
<pin id="1443" dir="1" index="1" bw="1" slack="10"/>
</pin_list>
<bind>
<opset="D_load_1 "/>
</bind>
</comp>

<comp id="1447" class="1005" name="D_addr_3_reg_1447">
<pin_list>
<pin id="1448" dir="0" index="0" bw="5" slack="1"/>
<pin id="1449" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="D_addr_3 "/>
</bind>
</comp>

<comp id="1452" class="1005" name="D_addr_4_reg_1452">
<pin_list>
<pin id="1453" dir="0" index="0" bw="5" slack="1"/>
<pin id="1454" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="D_addr_4 "/>
</bind>
</comp>

<comp id="1457" class="1005" name="D_load_2_reg_1457">
<pin_list>
<pin id="1458" dir="0" index="0" bw="1" slack="9"/>
<pin id="1459" dir="1" index="1" bw="1" slack="9"/>
</pin_list>
<bind>
<opset="D_load_2 "/>
</bind>
</comp>

<comp id="1464" class="1005" name="D_load_3_reg_1464">
<pin_list>
<pin id="1465" dir="0" index="0" bw="1" slack="9"/>
<pin id="1466" dir="1" index="1" bw="1" slack="9"/>
</pin_list>
<bind>
<opset="D_load_3 "/>
</bind>
</comp>

<comp id="1470" class="1005" name="D_addr_5_reg_1470">
<pin_list>
<pin id="1471" dir="0" index="0" bw="5" slack="1"/>
<pin id="1472" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="D_addr_5 "/>
</bind>
</comp>

<comp id="1475" class="1005" name="D_addr_6_reg_1475">
<pin_list>
<pin id="1476" dir="0" index="0" bw="5" slack="1"/>
<pin id="1477" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="D_addr_6 "/>
</bind>
</comp>

<comp id="1480" class="1005" name="D_load_4_reg_1480">
<pin_list>
<pin id="1481" dir="0" index="0" bw="1" slack="8"/>
<pin id="1482" dir="1" index="1" bw="1" slack="8"/>
</pin_list>
<bind>
<opset="D_load_4 "/>
</bind>
</comp>

<comp id="1487" class="1005" name="D_load_5_reg_1487">
<pin_list>
<pin id="1488" dir="0" index="0" bw="1" slack="8"/>
<pin id="1489" dir="1" index="1" bw="1" slack="8"/>
</pin_list>
<bind>
<opset="D_load_5 "/>
</bind>
</comp>

<comp id="1494" class="1005" name="D_addr_7_reg_1494">
<pin_list>
<pin id="1495" dir="0" index="0" bw="5" slack="1"/>
<pin id="1496" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="D_addr_7 "/>
</bind>
</comp>

<comp id="1499" class="1005" name="D_addr_8_reg_1499">
<pin_list>
<pin id="1500" dir="0" index="0" bw="5" slack="1"/>
<pin id="1501" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="D_addr_8 "/>
</bind>
</comp>

<comp id="1504" class="1005" name="D_load_6_reg_1504">
<pin_list>
<pin id="1505" dir="0" index="0" bw="1" slack="7"/>
<pin id="1506" dir="1" index="1" bw="1" slack="7"/>
</pin_list>
<bind>
<opset="D_load_6 "/>
</bind>
</comp>

<comp id="1511" class="1005" name="D_load_7_reg_1511">
<pin_list>
<pin id="1512" dir="0" index="0" bw="1" slack="7"/>
<pin id="1513" dir="1" index="1" bw="1" slack="7"/>
</pin_list>
<bind>
<opset="D_load_7 "/>
</bind>
</comp>

<comp id="1518" class="1005" name="D_addr_9_reg_1518">
<pin_list>
<pin id="1519" dir="0" index="0" bw="5" slack="1"/>
<pin id="1520" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="D_addr_9 "/>
</bind>
</comp>

<comp id="1523" class="1005" name="D_addr_10_reg_1523">
<pin_list>
<pin id="1524" dir="0" index="0" bw="5" slack="1"/>
<pin id="1525" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="D_addr_10 "/>
</bind>
</comp>

<comp id="1528" class="1005" name="D_load_8_reg_1528">
<pin_list>
<pin id="1529" dir="0" index="0" bw="1" slack="6"/>
<pin id="1530" dir="1" index="1" bw="1" slack="6"/>
</pin_list>
<bind>
<opset="D_load_8 "/>
</bind>
</comp>

<comp id="1536" class="1005" name="D_load_9_reg_1536">
<pin_list>
<pin id="1537" dir="0" index="0" bw="1" slack="6"/>
<pin id="1538" dir="1" index="1" bw="1" slack="6"/>
</pin_list>
<bind>
<opset="D_load_9 "/>
</bind>
</comp>

<comp id="1543" class="1005" name="D_addr_11_reg_1543">
<pin_list>
<pin id="1544" dir="0" index="0" bw="5" slack="1"/>
<pin id="1545" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="D_addr_11 "/>
</bind>
</comp>

<comp id="1548" class="1005" name="D_addr_12_reg_1548">
<pin_list>
<pin id="1549" dir="0" index="0" bw="5" slack="1"/>
<pin id="1550" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="D_addr_12 "/>
</bind>
</comp>

<comp id="1553" class="1005" name="D_load_10_reg_1553">
<pin_list>
<pin id="1554" dir="0" index="0" bw="1" slack="5"/>
<pin id="1555" dir="1" index="1" bw="1" slack="5"/>
</pin_list>
<bind>
<opset="D_load_10 "/>
</bind>
</comp>

<comp id="1559" class="1005" name="D_load_11_reg_1559">
<pin_list>
<pin id="1560" dir="0" index="0" bw="1" slack="5"/>
<pin id="1561" dir="1" index="1" bw="1" slack="5"/>
</pin_list>
<bind>
<opset="D_load_11 "/>
</bind>
</comp>

<comp id="1566" class="1005" name="D_addr_13_reg_1566">
<pin_list>
<pin id="1567" dir="0" index="0" bw="5" slack="1"/>
<pin id="1568" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="D_addr_13 "/>
</bind>
</comp>

<comp id="1571" class="1005" name="D_addr_14_reg_1571">
<pin_list>
<pin id="1572" dir="0" index="0" bw="5" slack="1"/>
<pin id="1573" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="D_addr_14 "/>
</bind>
</comp>

<comp id="1576" class="1005" name="D_load_12_reg_1576">
<pin_list>
<pin id="1577" dir="0" index="0" bw="1" slack="4"/>
<pin id="1578" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="D_load_12 "/>
</bind>
</comp>

<comp id="1584" class="1005" name="D_load_13_reg_1584">
<pin_list>
<pin id="1585" dir="0" index="0" bw="1" slack="4"/>
<pin id="1586" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="D_load_13 "/>
</bind>
</comp>

<comp id="1590" class="1005" name="D_addr_15_reg_1590">
<pin_list>
<pin id="1591" dir="0" index="0" bw="5" slack="1"/>
<pin id="1592" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="D_addr_15 "/>
</bind>
</comp>

<comp id="1595" class="1005" name="D_addr_16_reg_1595">
<pin_list>
<pin id="1596" dir="0" index="0" bw="5" slack="1"/>
<pin id="1597" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="D_addr_16 "/>
</bind>
</comp>

<comp id="1600" class="1005" name="D_load_14_reg_1600">
<pin_list>
<pin id="1601" dir="0" index="0" bw="1" slack="3"/>
<pin id="1602" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="D_load_14 "/>
</bind>
</comp>

<comp id="1606" class="1005" name="D_load_15_reg_1606">
<pin_list>
<pin id="1607" dir="0" index="0" bw="1" slack="3"/>
<pin id="1608" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="D_load_15 "/>
</bind>
</comp>

<comp id="1613" class="1005" name="D_addr_17_reg_1613">
<pin_list>
<pin id="1614" dir="0" index="0" bw="5" slack="1"/>
<pin id="1615" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="D_addr_17 "/>
</bind>
</comp>

<comp id="1618" class="1005" name="D_addr_18_reg_1618">
<pin_list>
<pin id="1619" dir="0" index="0" bw="5" slack="1"/>
<pin id="1620" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="D_addr_18 "/>
</bind>
</comp>

<comp id="1623" class="1005" name="C_addr_reg_1623">
<pin_list>
<pin id="1624" dir="0" index="0" bw="3" slack="1"/>
<pin id="1625" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="C_addr "/>
</bind>
</comp>

<comp id="1628" class="1005" name="D_load_16_reg_1628">
<pin_list>
<pin id="1629" dir="0" index="0" bw="1" slack="2"/>
<pin id="1630" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="D_load_16 "/>
</bind>
</comp>

<comp id="1635" class="1005" name="D_load_17_reg_1635">
<pin_list>
<pin id="1636" dir="0" index="0" bw="1" slack="2"/>
<pin id="1637" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="D_load_17 "/>
</bind>
</comp>

<comp id="1642" class="1005" name="D_addr_19_reg_1642">
<pin_list>
<pin id="1643" dir="0" index="0" bw="5" slack="1"/>
<pin id="1644" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="D_addr_19 "/>
</bind>
</comp>

<comp id="1647" class="1005" name="D_addr_20_reg_1647">
<pin_list>
<pin id="1648" dir="0" index="0" bw="5" slack="1"/>
<pin id="1649" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="D_addr_20 "/>
</bind>
</comp>

<comp id="1652" class="1005" name="C_load_reg_1652">
<pin_list>
<pin id="1653" dir="0" index="0" bw="1" slack="1"/>
<pin id="1654" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="C_load "/>
</bind>
</comp>

<comp id="1660" class="1005" name="C_addr_1_reg_1660">
<pin_list>
<pin id="1661" dir="0" index="0" bw="3" slack="1"/>
<pin id="1662" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="C_addr_1 "/>
</bind>
</comp>

<comp id="1665" class="1005" name="C_addr_2_reg_1665">
<pin_list>
<pin id="1666" dir="0" index="0" bw="3" slack="1"/>
<pin id="1667" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="C_addr_2 "/>
</bind>
</comp>

<comp id="1670" class="1005" name="D_load_18_reg_1670">
<pin_list>
<pin id="1671" dir="0" index="0" bw="1" slack="1"/>
<pin id="1672" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="D_load_18 "/>
</bind>
</comp>

<comp id="1677" class="1005" name="D_load_19_reg_1677">
<pin_list>
<pin id="1678" dir="0" index="0" bw="1" slack="1"/>
<pin id="1679" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="D_load_19 "/>
</bind>
</comp>

<comp id="1683" class="1005" name="D_addr_21_reg_1683">
<pin_list>
<pin id="1684" dir="0" index="0" bw="5" slack="1"/>
<pin id="1685" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="D_addr_21 "/>
</bind>
</comp>

<comp id="1688" class="1005" name="D_addr_22_reg_1688">
<pin_list>
<pin id="1689" dir="0" index="0" bw="5" slack="1"/>
<pin id="1690" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="D_addr_22 "/>
</bind>
</comp>

<comp id="1693" class="1005" name="C_load_1_reg_1693">
<pin_list>
<pin id="1694" dir="0" index="0" bw="1" slack="1"/>
<pin id="1695" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="C_load_1 "/>
</bind>
</comp>

<comp id="1700" class="1005" name="C_load_2_reg_1700">
<pin_list>
<pin id="1701" dir="0" index="0" bw="1" slack="5"/>
<pin id="1702" dir="1" index="1" bw="1" slack="5"/>
</pin_list>
<bind>
<opset="C_load_2 "/>
</bind>
</comp>

<comp id="1705" class="1005" name="xor_ln37_reg_1705">
<pin_list>
<pin id="1706" dir="0" index="0" bw="1" slack="5"/>
<pin id="1707" dir="1" index="1" bw="1" slack="5"/>
</pin_list>
<bind>
<opset="xor_ln37 "/>
</bind>
</comp>

<comp id="1710" class="1005" name="D_load_20_reg_1710">
<pin_list>
<pin id="1711" dir="0" index="0" bw="1" slack="1"/>
<pin id="1712" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="D_load_20 "/>
</bind>
</comp>

<comp id="1716" class="1005" name="D_load_21_reg_1716">
<pin_list>
<pin id="1717" dir="0" index="0" bw="1" slack="1"/>
<pin id="1718" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="D_load_21 "/>
</bind>
</comp>

<comp id="1722" class="1005" name="D_addr_23_reg_1722">
<pin_list>
<pin id="1723" dir="0" index="0" bw="5" slack="1"/>
<pin id="1724" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="D_addr_23 "/>
</bind>
</comp>

<comp id="1727" class="1005" name="C_addr_3_reg_1727">
<pin_list>
<pin id="1728" dir="0" index="0" bw="3" slack="1"/>
<pin id="1729" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="C_addr_3 "/>
</bind>
</comp>

<comp id="1732" class="1005" name="C_addr_4_reg_1732">
<pin_list>
<pin id="1733" dir="0" index="0" bw="3" slack="1"/>
<pin id="1734" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="C_addr_4 "/>
</bind>
</comp>

<comp id="1737" class="1005" name="xor_ln40_reg_1737">
<pin_list>
<pin id="1738" dir="0" index="0" bw="1" slack="1"/>
<pin id="1739" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln40 "/>
</bind>
</comp>

<comp id="1744" class="1005" name="xor_ln40_7_reg_1744">
<pin_list>
<pin id="1745" dir="0" index="0" bw="1" slack="1"/>
<pin id="1746" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln40_7 "/>
</bind>
</comp>

<comp id="1749" class="1005" name="xor_ln40_9_reg_1749">
<pin_list>
<pin id="1750" dir="0" index="0" bw="1" slack="1"/>
<pin id="1751" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln40_9 "/>
</bind>
</comp>

<comp id="1755" class="1005" name="D_addr_24_reg_1755">
<pin_list>
<pin id="1756" dir="0" index="0" bw="5" slack="1"/>
<pin id="1757" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="D_addr_24 "/>
</bind>
</comp>

<comp id="1760" class="1005" name="xor_ln44_reg_1760">
<pin_list>
<pin id="1761" dir="0" index="0" bw="1" slack="2"/>
<pin id="1762" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="xor_ln44 "/>
</bind>
</comp>

<comp id="1766" class="1005" name="xor_ln44_6_reg_1766">
<pin_list>
<pin id="1767" dir="0" index="0" bw="1" slack="2"/>
<pin id="1768" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="xor_ln44_6 "/>
</bind>
</comp>

<comp id="1771" class="1005" name="xor_ln47_2_reg_1771">
<pin_list>
<pin id="1772" dir="0" index="0" bw="1" slack="1"/>
<pin id="1773" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln47_2 "/>
</bind>
</comp>

<comp id="1776" class="1005" name="xor_ln50_1_reg_1776">
<pin_list>
<pin id="1777" dir="0" index="0" bw="1" slack="5"/>
<pin id="1778" dir="1" index="1" bw="1" slack="5"/>
</pin_list>
<bind>
<opset="xor_ln50_1 "/>
</bind>
</comp>

<comp id="1781" class="1005" name="xor_ln53_3_reg_1781">
<pin_list>
<pin id="1782" dir="0" index="0" bw="1" slack="4"/>
<pin id="1783" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="xor_ln53_3 "/>
</bind>
</comp>

<comp id="1786" class="1005" name="xor_ln53_6_reg_1786">
<pin_list>
<pin id="1787" dir="0" index="0" bw="1" slack="5"/>
<pin id="1788" dir="1" index="1" bw="1" slack="5"/>
</pin_list>
<bind>
<opset="xor_ln53_6 "/>
</bind>
</comp>

<comp id="1791" class="1005" name="xor_ln56_4_reg_1791">
<pin_list>
<pin id="1792" dir="0" index="0" bw="1" slack="5"/>
<pin id="1793" dir="1" index="1" bw="1" slack="5"/>
</pin_list>
<bind>
<opset="xor_ln56_4 "/>
</bind>
</comp>

<comp id="1796" class="1005" name="xor_ln59_1_reg_1796">
<pin_list>
<pin id="1797" dir="0" index="0" bw="1" slack="1"/>
<pin id="1798" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln59_1 "/>
</bind>
</comp>

<comp id="1801" class="1005" name="D_load_22_reg_1801">
<pin_list>
<pin id="1802" dir="0" index="0" bw="1" slack="1"/>
<pin id="1803" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="D_load_22 "/>
</bind>
</comp>

<comp id="1806" class="1005" name="C_load_3_reg_1806">
<pin_list>
<pin id="1807" dir="0" index="0" bw="1" slack="1"/>
<pin id="1808" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="C_load_3 "/>
</bind>
</comp>

<comp id="1812" class="1005" name="C_load_4_reg_1812">
<pin_list>
<pin id="1813" dir="0" index="0" bw="1" slack="1"/>
<pin id="1814" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="C_load_4 "/>
</bind>
</comp>

<comp id="1820" class="1005" name="D_load_23_reg_1820">
<pin_list>
<pin id="1821" dir="0" index="0" bw="1" slack="1"/>
<pin id="1822" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="D_load_23 "/>
</bind>
</comp>

<comp id="1827" class="1005" name="D_addr_25_reg_1827">
<pin_list>
<pin id="1828" dir="0" index="0" bw="5" slack="1"/>
<pin id="1829" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="D_addr_25 "/>
</bind>
</comp>

<comp id="1832" class="1005" name="D_addr_26_reg_1832">
<pin_list>
<pin id="1833" dir="0" index="0" bw="5" slack="1"/>
<pin id="1834" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="D_addr_26 "/>
</bind>
</comp>

<comp id="1837" class="1005" name="C_addr_5_reg_1837">
<pin_list>
<pin id="1838" dir="0" index="0" bw="3" slack="1"/>
<pin id="1839" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="C_addr_5 "/>
</bind>
</comp>

<comp id="1842" class="1005" name="xor_ln47_5_reg_1842">
<pin_list>
<pin id="1843" dir="0" index="0" bw="1" slack="3"/>
<pin id="1844" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="xor_ln47_5 "/>
</bind>
</comp>

<comp id="1847" class="1005" name="xor_ln59_5_reg_1847">
<pin_list>
<pin id="1848" dir="0" index="0" bw="1" slack="4"/>
<pin id="1849" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="xor_ln59_5 "/>
</bind>
</comp>

<comp id="1852" class="1005" name="D_load_24_reg_1852">
<pin_list>
<pin id="1853" dir="0" index="0" bw="1" slack="2"/>
<pin id="1854" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="D_load_24 "/>
</bind>
</comp>

<comp id="1858" class="1005" name="D_load_25_reg_1858">
<pin_list>
<pin id="1859" dir="0" index="0" bw="1" slack="2"/>
<pin id="1860" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="D_load_25 "/>
</bind>
</comp>

<comp id="1864" class="1005" name="C_load_5_reg_1864">
<pin_list>
<pin id="1865" dir="0" index="0" bw="1" slack="2"/>
<pin id="1866" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="C_load_5 "/>
</bind>
</comp>

<comp id="1870" class="1005" name="D_addr_27_reg_1870">
<pin_list>
<pin id="1871" dir="0" index="0" bw="5" slack="1"/>
<pin id="1872" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="D_addr_27 "/>
</bind>
</comp>

<comp id="1875" class="1005" name="D_addr_28_reg_1875">
<pin_list>
<pin id="1876" dir="0" index="0" bw="5" slack="1"/>
<pin id="1877" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="D_addr_28 "/>
</bind>
</comp>

<comp id="1880" class="1005" name="D_load_26_reg_1880">
<pin_list>
<pin id="1881" dir="0" index="0" bw="1" slack="1"/>
<pin id="1882" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="D_load_26 "/>
</bind>
</comp>

<comp id="1887" class="1005" name="D_load_27_reg_1887">
<pin_list>
<pin id="1888" dir="0" index="0" bw="1" slack="1"/>
<pin id="1889" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="D_load_27 "/>
</bind>
</comp>

<comp id="1894" class="1005" name="D_addr_29_reg_1894">
<pin_list>
<pin id="1895" dir="0" index="0" bw="5" slack="1"/>
<pin id="1896" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="D_addr_29 "/>
</bind>
</comp>

<comp id="1899" class="1005" name="C_addr_6_reg_1899">
<pin_list>
<pin id="1900" dir="0" index="0" bw="3" slack="1"/>
<pin id="1901" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="C_addr_6 "/>
</bind>
</comp>

<comp id="1904" class="1005" name="D_addr_30_reg_1904">
<pin_list>
<pin id="1905" dir="0" index="0" bw="5" slack="1"/>
<pin id="1906" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="D_addr_30 "/>
</bind>
</comp>

<comp id="1909" class="1005" name="D_load_28_reg_1909">
<pin_list>
<pin id="1910" dir="0" index="0" bw="1" slack="1"/>
<pin id="1911" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="D_load_28 "/>
</bind>
</comp>

<comp id="1914" class="1005" name="C_load_6_reg_1914">
<pin_list>
<pin id="1915" dir="0" index="0" bw="1" slack="1"/>
<pin id="1916" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="C_load_6 "/>
</bind>
</comp>

<comp id="1920" class="1005" name="D_load_29_reg_1920">
<pin_list>
<pin id="1921" dir="0" index="0" bw="1" slack="1"/>
<pin id="1922" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="D_load_29 "/>
</bind>
</comp>

<comp id="1927" class="1005" name="D_addr_31_reg_1927">
<pin_list>
<pin id="1928" dir="0" index="0" bw="5" slack="1"/>
<pin id="1929" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="D_addr_31 "/>
</bind>
</comp>

<comp id="1932" class="1005" name="C_addr_7_reg_1932">
<pin_list>
<pin id="1933" dir="0" index="0" bw="3" slack="1"/>
<pin id="1934" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="C_addr_7 "/>
</bind>
</comp>

<comp id="1937" class="1005" name="xor_ln50_9_reg_1937">
<pin_list>
<pin id="1938" dir="0" index="0" bw="1" slack="1"/>
<pin id="1939" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln50_9 "/>
</bind>
</comp>

<comp id="1942" class="1005" name="D_addr_32_reg_1942">
<pin_list>
<pin id="1943" dir="0" index="0" bw="5" slack="1"/>
<pin id="1944" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="D_addr_32 "/>
</bind>
</comp>

<comp id="1947" class="1005" name="xor_ln56_7_reg_1947">
<pin_list>
<pin id="1948" dir="0" index="0" bw="1" slack="1"/>
<pin id="1949" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln56_7 "/>
</bind>
</comp>

<comp id="1952" class="1005" name="xor_ln59_7_reg_1952">
<pin_list>
<pin id="1953" dir="0" index="0" bw="1" slack="1"/>
<pin id="1954" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln59_7 "/>
</bind>
</comp>

<comp id="1957" class="1005" name="xor_ln56_12_reg_1957">
<pin_list>
<pin id="1958" dir="0" index="0" bw="1" slack="1"/>
<pin id="1959" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln56_12 "/>
</bind>
</comp>

<comp id="1962" class="1005" name="xor_ln59_12_reg_1962">
<pin_list>
<pin id="1963" dir="0" index="0" bw="1" slack="1"/>
<pin id="1964" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln59_12 "/>
</bind>
</comp>

<comp id="1967" class="1005" name="zext_ln64_reg_1967">
<pin_list>
<pin id="1968" dir="0" index="0" bw="8" slack="1"/>
<pin id="1969" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln64 "/>
</bind>
</comp>

<comp id="1975" class="1005" name="i_4_reg_1975">
<pin_list>
<pin id="1976" dir="0" index="0" bw="4" slack="0"/>
<pin id="1977" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i_4 "/>
</bind>
</comp>

<comp id="1980" class="1005" name="NewCRC_addr_8_reg_1980">
<pin_list>
<pin id="1981" dir="0" index="0" bw="3" slack="1"/>
<pin id="1982" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="NewCRC_addr_8 "/>
</bind>
</comp>

<comp id="1985" class="1005" name="crc_res_reg_1985">
<pin_list>
<pin id="1986" dir="0" index="0" bw="32" slack="1"/>
<pin id="1987" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="crc_res "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="109"><net_src comp="14" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="113"><net_src comp="14" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="117"><net_src comp="14" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="122"><net_src comp="12" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="2" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="128"><net_src comp="12" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="0" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="135"><net_src comp="26" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="141"><net_src comp="130" pin="3"/><net_sink comp="136" pin=0"/></net>

<net id="147"><net_src comp="26" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="153"><net_src comp="142" pin="3"/><net_sink comp="148" pin=0"/></net>

<net id="159"><net_src comp="26" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="160"><net_src comp="42" pin="0"/><net_sink comp="154" pin=2"/></net>

<net id="161"><net_src comp="154" pin="3"/><net_sink comp="136" pin=0"/></net>

<net id="167"><net_src comp="26" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="168"><net_src comp="44" pin="0"/><net_sink comp="162" pin=2"/></net>

<net id="173"><net_src comp="162" pin="3"/><net_sink comp="136" pin=2"/></net>

<net id="179"><net_src comp="26" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="180"><net_src comp="46" pin="0"/><net_sink comp="174" pin=2"/></net>

<net id="181"><net_src comp="174" pin="3"/><net_sink comp="136" pin=2"/></net>

<net id="187"><net_src comp="26" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="188"><net_src comp="48" pin="0"/><net_sink comp="182" pin=2"/></net>

<net id="189"><net_src comp="182" pin="3"/><net_sink comp="136" pin=0"/></net>

<net id="195"><net_src comp="26" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="196"><net_src comp="50" pin="0"/><net_sink comp="190" pin=2"/></net>

<net id="197"><net_src comp="190" pin="3"/><net_sink comp="136" pin=2"/></net>

<net id="203"><net_src comp="26" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="204"><net_src comp="52" pin="0"/><net_sink comp="198" pin=2"/></net>

<net id="205"><net_src comp="198" pin="3"/><net_sink comp="136" pin=0"/></net>

<net id="211"><net_src comp="26" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="212"><net_src comp="54" pin="0"/><net_sink comp="206" pin=2"/></net>

<net id="213"><net_src comp="206" pin="3"/><net_sink comp="136" pin=2"/></net>

<net id="219"><net_src comp="26" pin="0"/><net_sink comp="214" pin=1"/></net>

<net id="220"><net_src comp="56" pin="0"/><net_sink comp="214" pin=2"/></net>

<net id="221"><net_src comp="214" pin="3"/><net_sink comp="136" pin=0"/></net>

<net id="227"><net_src comp="26" pin="0"/><net_sink comp="222" pin=1"/></net>

<net id="228"><net_src comp="58" pin="0"/><net_sink comp="222" pin=2"/></net>

<net id="229"><net_src comp="222" pin="3"/><net_sink comp="136" pin=2"/></net>

<net id="235"><net_src comp="26" pin="0"/><net_sink comp="230" pin=1"/></net>

<net id="236"><net_src comp="60" pin="0"/><net_sink comp="230" pin=2"/></net>

<net id="237"><net_src comp="230" pin="3"/><net_sink comp="136" pin=0"/></net>

<net id="243"><net_src comp="26" pin="0"/><net_sink comp="238" pin=1"/></net>

<net id="244"><net_src comp="38" pin="0"/><net_sink comp="238" pin=2"/></net>

<net id="245"><net_src comp="238" pin="3"/><net_sink comp="136" pin=2"/></net>

<net id="251"><net_src comp="26" pin="0"/><net_sink comp="246" pin=1"/></net>

<net id="252"><net_src comp="62" pin="0"/><net_sink comp="246" pin=2"/></net>

<net id="253"><net_src comp="246" pin="3"/><net_sink comp="136" pin=0"/></net>

<net id="259"><net_src comp="26" pin="0"/><net_sink comp="254" pin=1"/></net>

<net id="260"><net_src comp="64" pin="0"/><net_sink comp="254" pin=2"/></net>

<net id="261"><net_src comp="254" pin="3"/><net_sink comp="136" pin=2"/></net>

<net id="267"><net_src comp="26" pin="0"/><net_sink comp="262" pin=1"/></net>

<net id="268"><net_src comp="26" pin="0"/><net_sink comp="262" pin=2"/></net>

<net id="269"><net_src comp="262" pin="3"/><net_sink comp="136" pin=0"/></net>

<net id="275"><net_src comp="26" pin="0"/><net_sink comp="270" pin=1"/></net>

<net id="276"><net_src comp="66" pin="0"/><net_sink comp="270" pin=2"/></net>

<net id="277"><net_src comp="270" pin="3"/><net_sink comp="136" pin=2"/></net>

<net id="283"><net_src comp="26" pin="0"/><net_sink comp="278" pin=1"/></net>

<net id="284"><net_src comp="68" pin="0"/><net_sink comp="278" pin=2"/></net>

<net id="285"><net_src comp="278" pin="3"/><net_sink comp="136" pin=0"/></net>

<net id="291"><net_src comp="26" pin="0"/><net_sink comp="286" pin=1"/></net>

<net id="292"><net_src comp="70" pin="0"/><net_sink comp="286" pin=2"/></net>

<net id="293"><net_src comp="286" pin="3"/><net_sink comp="136" pin=2"/></net>

<net id="299"><net_src comp="26" pin="0"/><net_sink comp="294" pin=1"/></net>

<net id="300"><net_src comp="72" pin="0"/><net_sink comp="294" pin=2"/></net>

<net id="301"><net_src comp="294" pin="3"/><net_sink comp="136" pin=0"/></net>

<net id="307"><net_src comp="26" pin="0"/><net_sink comp="302" pin=1"/></net>

<net id="308"><net_src comp="74" pin="0"/><net_sink comp="302" pin=2"/></net>

<net id="309"><net_src comp="302" pin="3"/><net_sink comp="148" pin=0"/></net>

<net id="315"><net_src comp="26" pin="0"/><net_sink comp="310" pin=1"/></net>

<net id="316"><net_src comp="76" pin="0"/><net_sink comp="310" pin=2"/></net>

<net id="317"><net_src comp="310" pin="3"/><net_sink comp="136" pin=2"/></net>

<net id="323"><net_src comp="26" pin="0"/><net_sink comp="318" pin=1"/></net>

<net id="324"><net_src comp="78" pin="0"/><net_sink comp="318" pin=2"/></net>

<net id="325"><net_src comp="318" pin="3"/><net_sink comp="136" pin=0"/></net>

<net id="331"><net_src comp="26" pin="0"/><net_sink comp="326" pin=1"/></net>

<net id="332"><net_src comp="64" pin="0"/><net_sink comp="326" pin=2"/></net>

<net id="333"><net_src comp="326" pin="3"/><net_sink comp="148" pin=0"/></net>

<net id="339"><net_src comp="26" pin="0"/><net_sink comp="334" pin=1"/></net>

<net id="340"><net_src comp="62" pin="0"/><net_sink comp="334" pin=2"/></net>

<net id="345"><net_src comp="334" pin="3"/><net_sink comp="148" pin=2"/></net>

<net id="351"><net_src comp="26" pin="0"/><net_sink comp="346" pin=1"/></net>

<net id="352"><net_src comp="80" pin="0"/><net_sink comp="346" pin=2"/></net>

<net id="353"><net_src comp="346" pin="3"/><net_sink comp="136" pin=2"/></net>

<net id="359"><net_src comp="26" pin="0"/><net_sink comp="354" pin=1"/></net>

<net id="360"><net_src comp="82" pin="0"/><net_sink comp="354" pin=2"/></net>

<net id="361"><net_src comp="354" pin="3"/><net_sink comp="136" pin=0"/></net>

<net id="367"><net_src comp="26" pin="0"/><net_sink comp="362" pin=1"/></net>

<net id="368"><net_src comp="26" pin="0"/><net_sink comp="362" pin=2"/></net>

<net id="374"><net_src comp="362" pin="3"/><net_sink comp="369" pin=0"/></net>

<net id="380"><net_src comp="26" pin="0"/><net_sink comp="375" pin=1"/></net>

<net id="381"><net_src comp="14" pin="0"/><net_sink comp="375" pin=2"/></net>

<net id="382"><net_src comp="375" pin="3"/><net_sink comp="136" pin=2"/></net>

<net id="388"><net_src comp="26" pin="0"/><net_sink comp="383" pin=1"/></net>

<net id="389"><net_src comp="26" pin="0"/><net_sink comp="383" pin=2"/></net>

<net id="390"><net_src comp="383" pin="3"/><net_sink comp="148" pin=2"/></net>

<net id="396"><net_src comp="26" pin="0"/><net_sink comp="391" pin=1"/></net>

<net id="397"><net_src comp="84" pin="0"/><net_sink comp="391" pin=2"/></net>

<net id="398"><net_src comp="391" pin="3"/><net_sink comp="148" pin=0"/></net>

<net id="404"><net_src comp="26" pin="0"/><net_sink comp="399" pin=1"/></net>

<net id="405"><net_src comp="86" pin="0"/><net_sink comp="399" pin=2"/></net>

<net id="406"><net_src comp="399" pin="3"/><net_sink comp="136" pin=0"/></net>

<net id="412"><net_src comp="26" pin="0"/><net_sink comp="407" pin=1"/></net>

<net id="413"><net_src comp="14" pin="0"/><net_sink comp="407" pin=2"/></net>

<net id="414"><net_src comp="407" pin="3"/><net_sink comp="369" pin=0"/></net>

<net id="420"><net_src comp="26" pin="0"/><net_sink comp="415" pin=1"/></net>

<net id="421"><net_src comp="88" pin="0"/><net_sink comp="415" pin=2"/></net>

<net id="422"><net_src comp="415" pin="3"/><net_sink comp="136" pin=2"/></net>

<net id="428"><net_src comp="26" pin="0"/><net_sink comp="423" pin=1"/></net>

<net id="429"><net_src comp="90" pin="0"/><net_sink comp="423" pin=2"/></net>

<net id="430"><net_src comp="423" pin="3"/><net_sink comp="136" pin=0"/></net>

<net id="436"><net_src comp="26" pin="0"/><net_sink comp="431" pin=1"/></net>

<net id="437"><net_src comp="14" pin="0"/><net_sink comp="431" pin=2"/></net>

<net id="438"><net_src comp="431" pin="3"/><net_sink comp="148" pin=2"/></net>

<net id="444"><net_src comp="26" pin="0"/><net_sink comp="439" pin=1"/></net>

<net id="445"><net_src comp="90" pin="0"/><net_sink comp="439" pin=2"/></net>

<net id="446"><net_src comp="439" pin="3"/><net_sink comp="369" pin=0"/></net>

<net id="452"><net_src comp="26" pin="0"/><net_sink comp="447" pin=1"/></net>

<net id="453"><net_src comp="92" pin="0"/><net_sink comp="447" pin=2"/></net>

<net id="454"><net_src comp="447" pin="3"/><net_sink comp="136" pin=2"/></net>

<net id="460"><net_src comp="26" pin="0"/><net_sink comp="455" pin=1"/></net>

<net id="461"><net_src comp="94" pin="0"/><net_sink comp="455" pin=2"/></net>

<net id="462"><net_src comp="455" pin="3"/><net_sink comp="136" pin=0"/></net>

<net id="468"><net_src comp="26" pin="0"/><net_sink comp="463" pin=1"/></net>

<net id="469"><net_src comp="96" pin="0"/><net_sink comp="463" pin=2"/></net>

<net id="470"><net_src comp="463" pin="3"/><net_sink comp="136" pin=2"/></net>

<net id="476"><net_src comp="26" pin="0"/><net_sink comp="471" pin=1"/></net>

<net id="477"><net_src comp="90" pin="0"/><net_sink comp="471" pin=2"/></net>

<net id="478"><net_src comp="471" pin="3"/><net_sink comp="148" pin=2"/></net>

<net id="484"><net_src comp="26" pin="0"/><net_sink comp="479" pin=1"/></net>

<net id="485"><net_src comp="98" pin="0"/><net_sink comp="479" pin=2"/></net>

<net id="486"><net_src comp="479" pin="3"/><net_sink comp="136" pin=0"/></net>

<net id="492"><net_src comp="26" pin="0"/><net_sink comp="487" pin=1"/></net>

<net id="493"><net_src comp="96" pin="0"/><net_sink comp="487" pin=2"/></net>

<net id="494"><net_src comp="487" pin="3"/><net_sink comp="369" pin=0"/></net>

<net id="500"><net_src comp="26" pin="0"/><net_sink comp="495" pin=1"/></net>

<net id="501"><net_src comp="74" pin="0"/><net_sink comp="495" pin=2"/></net>

<net id="502"><net_src comp="495" pin="3"/><net_sink comp="136" pin=2"/></net>

<net id="508"><net_src comp="26" pin="0"/><net_sink comp="503" pin=1"/></net>

<net id="509"><net_src comp="96" pin="0"/><net_sink comp="503" pin=2"/></net>

<net id="510"><net_src comp="503" pin="3"/><net_sink comp="148" pin=0"/></net>

<net id="516"><net_src comp="26" pin="0"/><net_sink comp="511" pin=1"/></net>

<net id="517"><net_src comp="84" pin="0"/><net_sink comp="511" pin=2"/></net>

<net id="518"><net_src comp="511" pin="3"/><net_sink comp="136" pin=0"/></net>

<net id="524"><net_src comp="26" pin="0"/><net_sink comp="519" pin=1"/></net>

<net id="525"><net_src comp="74" pin="0"/><net_sink comp="519" pin=2"/></net>

<net id="526"><net_src comp="519" pin="3"/><net_sink comp="369" pin=0"/></net>

<net id="532"><net_src comp="26" pin="0"/><net_sink comp="527" pin=1"/></net>

<net id="533"><net_src comp="84" pin="0"/><net_sink comp="527" pin=2"/></net>

<net id="538"><net_src comp="527" pin="3"/><net_sink comp="369" pin=2"/></net>

<net id="544"><net_src comp="26" pin="0"/><net_sink comp="539" pin=1"/></net>

<net id="545"><net_src comp="64" pin="0"/><net_sink comp="539" pin=2"/></net>

<net id="546"><net_src comp="539" pin="3"/><net_sink comp="369" pin=2"/></net>

<net id="552"><net_src comp="26" pin="0"/><net_sink comp="547" pin=1"/></net>

<net id="553"><net_src comp="62" pin="0"/><net_sink comp="547" pin=2"/></net>

<net id="554"><net_src comp="547" pin="3"/><net_sink comp="369" pin=0"/></net>

<net id="560"><net_src comp="26" pin="0"/><net_sink comp="555" pin=1"/></net>

<net id="561"><net_src comp="555" pin="3"/><net_sink comp="369" pin=2"/></net>

<net id="565"><net_src comp="16" pin="0"/><net_sink comp="562" pin=0"/></net>

<net id="572"><net_src comp="562" pin="1"/><net_sink comp="566" pin=0"/></net>

<net id="585"><net_src comp="34" pin="0"/><net_sink comp="582" pin=0"/></net>

<net id="592"><net_src comp="582" pin="1"/><net_sink comp="586" pin=2"/></net>

<net id="605"><net_src comp="34" pin="0"/><net_sink comp="602" pin=0"/></net>

<net id="612"><net_src comp="602" pin="1"/><net_sink comp="606" pin=0"/></net>

<net id="616"><net_src comp="6" pin="0"/><net_sink comp="613" pin=0"/></net>

<net id="623"><net_src comp="613" pin="1"/><net_sink comp="617" pin=0"/></net>

<net id="624"><net_src comp="617" pin="4"/><net_sink comp="613" pin=0"/></net>

<net id="629"><net_src comp="566" pin="4"/><net_sink comp="625" pin=0"/></net>

<net id="630"><net_src comp="18" pin="0"/><net_sink comp="625" pin=1"/></net>

<net id="635"><net_src comp="566" pin="4"/><net_sink comp="631" pin=0"/></net>

<net id="636"><net_src comp="24" pin="0"/><net_sink comp="631" pin=1"/></net>

<net id="640"><net_src comp="566" pin="4"/><net_sink comp="637" pin=0"/></net>

<net id="641"><net_src comp="637" pin="1"/><net_sink comp="130" pin=2"/></net>

<net id="645"><net_src comp="576" pin="4"/><net_sink comp="642" pin=0"/></net>

<net id="646"><net_src comp="642" pin="1"/><net_sink comp="136" pin=1"/></net>

<net id="653"><net_src comp="28" pin="0"/><net_sink comp="647" pin=0"/></net>

<net id="654"><net_src comp="576" pin="4"/><net_sink comp="647" pin=1"/></net>

<net id="655"><net_src comp="30" pin="0"/><net_sink comp="647" pin=2"/></net>

<net id="656"><net_src comp="32" pin="0"/><net_sink comp="647" pin=3"/></net>

<net id="660"><net_src comp="647" pin="4"/><net_sink comp="657" pin=0"/></net>

<net id="665"><net_src comp="586" pin="4"/><net_sink comp="661" pin=0"/></net>

<net id="666"><net_src comp="36" pin="0"/><net_sink comp="661" pin=1"/></net>

<net id="671"><net_src comp="586" pin="4"/><net_sink comp="667" pin=0"/></net>

<net id="672"><net_src comp="40" pin="0"/><net_sink comp="667" pin=1"/></net>

<net id="676"><net_src comp="586" pin="4"/><net_sink comp="673" pin=0"/></net>

<net id="677"><net_src comp="673" pin="1"/><net_sink comp="142" pin=2"/></net>

<net id="681"><net_src comp="596" pin="4"/><net_sink comp="678" pin=0"/></net>

<net id="682"><net_src comp="678" pin="1"/><net_sink comp="148" pin=1"/></net>

<net id="689"><net_src comp="28" pin="0"/><net_sink comp="683" pin=0"/></net>

<net id="690"><net_src comp="596" pin="4"/><net_sink comp="683" pin=1"/></net>

<net id="691"><net_src comp="30" pin="0"/><net_sink comp="683" pin=2"/></net>

<net id="692"><net_src comp="32" pin="0"/><net_sink comp="683" pin=3"/></net>

<net id="696"><net_src comp="683" pin="4"/><net_sink comp="693" pin=0"/></net>

<net id="713"><net_src comp="705" pin="2"/><net_sink comp="709" pin=0"/></net>

<net id="714"><net_src comp="701" pin="2"/><net_sink comp="709" pin=1"/></net>

<net id="727"><net_src comp="719" pin="2"/><net_sink comp="723" pin=0"/></net>

<net id="728"><net_src comp="715" pin="2"/><net_sink comp="723" pin=1"/></net>

<net id="733"><net_src comp="723" pin="2"/><net_sink comp="729" pin=0"/></net>

<net id="734"><net_src comp="709" pin="2"/><net_sink comp="729" pin=1"/></net>

<net id="747"><net_src comp="739" pin="2"/><net_sink comp="743" pin=0"/></net>

<net id="748"><net_src comp="735" pin="2"/><net_sink comp="743" pin=1"/></net>

<net id="753"><net_src comp="148" pin="3"/><net_sink comp="749" pin=1"/></net>

<net id="758"><net_src comp="148" pin="7"/><net_sink comp="754" pin=0"/></net>

<net id="759"><net_src comp="697" pin="2"/><net_sink comp="754" pin=1"/></net>

<net id="764"><net_src comp="754" pin="2"/><net_sink comp="760" pin=0"/></net>

<net id="765"><net_src comp="749" pin="2"/><net_sink comp="760" pin=1"/></net>

<net id="770"><net_src comp="760" pin="2"/><net_sink comp="766" pin=0"/></net>

<net id="771"><net_src comp="743" pin="2"/><net_sink comp="766" pin=1"/></net>

<net id="776"><net_src comp="766" pin="2"/><net_sink comp="772" pin=0"/></net>

<net id="777"><net_src comp="729" pin="2"/><net_sink comp="772" pin=1"/></net>

<net id="778"><net_src comp="772" pin="2"/><net_sink comp="369" pin=1"/></net>

<net id="787"><net_src comp="715" pin="2"/><net_sink comp="783" pin=0"/></net>

<net id="792"><net_src comp="783" pin="2"/><net_sink comp="788" pin=0"/></net>

<net id="793"><net_src comp="701" pin="2"/><net_sink comp="788" pin=1"/></net>

<net id="802"><net_src comp="794" pin="2"/><net_sink comp="798" pin=0"/></net>

<net id="807"><net_src comp="749" pin="2"/><net_sink comp="803" pin=0"/></net>

<net id="812"><net_src comp="803" pin="2"/><net_sink comp="808" pin=0"/></net>

<net id="813"><net_src comp="798" pin="2"/><net_sink comp="808" pin=1"/></net>

<net id="818"><net_src comp="808" pin="2"/><net_sink comp="814" pin=0"/></net>

<net id="819"><net_src comp="788" pin="2"/><net_sink comp="814" pin=1"/></net>

<net id="836"><net_src comp="739" pin="2"/><net_sink comp="832" pin=0"/></net>

<net id="837"><net_src comp="828" pin="2"/><net_sink comp="832" pin=1"/></net>

<net id="846"><net_src comp="820" pin="2"/><net_sink comp="842" pin=0"/></net>

<net id="851"><net_src comp="842" pin="2"/><net_sink comp="847" pin=0"/></net>

<net id="852"><net_src comp="838" pin="2"/><net_sink comp="847" pin=1"/></net>

<net id="857"><net_src comp="847" pin="2"/><net_sink comp="853" pin=0"/></net>

<net id="858"><net_src comp="832" pin="2"/><net_sink comp="853" pin=1"/></net>

<net id="871"><net_src comp="863" pin="2"/><net_sink comp="867" pin=0"/></net>

<net id="872"><net_src comp="859" pin="2"/><net_sink comp="867" pin=1"/></net>

<net id="881"><net_src comp="828" pin="2"/><net_sink comp="877" pin=0"/></net>

<net id="882"><net_src comp="873" pin="2"/><net_sink comp="877" pin=1"/></net>

<net id="891"><net_src comp="715" pin="2"/><net_sink comp="887" pin=0"/></net>

<net id="892"><net_src comp="883" pin="2"/><net_sink comp="887" pin=1"/></net>

<net id="897"><net_src comp="148" pin="7"/><net_sink comp="893" pin=1"/></net>

<net id="902"><net_src comp="136" pin="7"/><net_sink comp="898" pin=1"/></net>

<net id="907"><net_src comp="898" pin="2"/><net_sink comp="903" pin=0"/></net>

<net id="912"><net_src comp="903" pin="2"/><net_sink comp="908" pin=0"/></net>

<net id="913"><net_src comp="893" pin="2"/><net_sink comp="908" pin=1"/></net>

<net id="918"><net_src comp="908" pin="2"/><net_sink comp="914" pin=0"/></net>

<net id="919"><net_src comp="887" pin="2"/><net_sink comp="914" pin=1"/></net>

<net id="928"><net_src comp="920" pin="2"/><net_sink comp="924" pin=0"/></net>

<net id="937"><net_src comp="929" pin="2"/><net_sink comp="933" pin=0"/></net>

<net id="938"><net_src comp="719" pin="2"/><net_sink comp="933" pin=1"/></net>

<net id="943"><net_src comp="933" pin="2"/><net_sink comp="939" pin=0"/></net>

<net id="944"><net_src comp="924" pin="2"/><net_sink comp="939" pin=1"/></net>

<net id="953"><net_src comp="945" pin="2"/><net_sink comp="949" pin=0"/></net>

<net id="966"><net_src comp="958" pin="2"/><net_sink comp="962" pin=0"/></net>

<net id="967"><net_src comp="954" pin="2"/><net_sink comp="962" pin=1"/></net>

<net id="972"><net_src comp="136" pin="7"/><net_sink comp="968" pin=1"/></net>

<net id="977"><net_src comp="968" pin="2"/><net_sink comp="973" pin=0"/></net>

<net id="982"><net_src comp="148" pin="3"/><net_sink comp="978" pin=0"/></net>

<net id="987"><net_src comp="978" pin="2"/><net_sink comp="983" pin=0"/></net>

<net id="988"><net_src comp="148" pin="7"/><net_sink comp="983" pin=1"/></net>

<net id="993"><net_src comp="983" pin="2"/><net_sink comp="989" pin=0"/></net>

<net id="994"><net_src comp="973" pin="2"/><net_sink comp="989" pin=1"/></net>

<net id="999"><net_src comp="989" pin="2"/><net_sink comp="995" pin=0"/></net>

<net id="1000"><net_src comp="962" pin="2"/><net_sink comp="995" pin=1"/></net>

<net id="1005"><net_src comp="995" pin="2"/><net_sink comp="1001" pin=0"/></net>

<net id="1006"><net_src comp="1001" pin="2"/><net_sink comp="369" pin=1"/></net>

<net id="1015"><net_src comp="973" pin="2"/><net_sink comp="1011" pin=0"/></net>

<net id="1016"><net_src comp="1007" pin="2"/><net_sink comp="1011" pin=1"/></net>

<net id="1021"><net_src comp="1011" pin="2"/><net_sink comp="1017" pin=0"/></net>

<net id="1034"><net_src comp="1026" pin="2"/><net_sink comp="1030" pin=0"/></net>

<net id="1035"><net_src comp="1022" pin="2"/><net_sink comp="1030" pin=1"/></net>

<net id="1040"><net_src comp="1030" pin="2"/><net_sink comp="1036" pin=0"/></net>

<net id="1053"><net_src comp="1045" pin="2"/><net_sink comp="1049" pin=0"/></net>

<net id="1054"><net_src comp="1041" pin="2"/><net_sink comp="1049" pin=1"/></net>

<net id="1059"><net_src comp="136" pin="7"/><net_sink comp="1055" pin=1"/></net>

<net id="1064"><net_src comp="148" pin="7"/><net_sink comp="1060" pin=0"/></net>

<net id="1069"><net_src comp="1060" pin="2"/><net_sink comp="1065" pin=0"/></net>

<net id="1070"><net_src comp="136" pin="3"/><net_sink comp="1065" pin=1"/></net>

<net id="1075"><net_src comp="1065" pin="2"/><net_sink comp="1071" pin=0"/></net>

<net id="1076"><net_src comp="1055" pin="2"/><net_sink comp="1071" pin=1"/></net>

<net id="1081"><net_src comp="1071" pin="2"/><net_sink comp="1077" pin=0"/></net>

<net id="1082"><net_src comp="1049" pin="2"/><net_sink comp="1077" pin=1"/></net>

<net id="1087"><net_src comp="1077" pin="2"/><net_sink comp="1083" pin=0"/></net>

<net id="1088"><net_src comp="1083" pin="2"/><net_sink comp="369" pin=1"/></net>

<net id="1101"><net_src comp="1093" pin="2"/><net_sink comp="1097" pin=0"/></net>

<net id="1102"><net_src comp="1089" pin="2"/><net_sink comp="1097" pin=1"/></net>

<net id="1111"><net_src comp="148" pin="7"/><net_sink comp="1107" pin=0"/></net>

<net id="1116"><net_src comp="1107" pin="2"/><net_sink comp="1112" pin=0"/></net>

<net id="1117"><net_src comp="136" pin="7"/><net_sink comp="1112" pin=1"/></net>

<net id="1122"><net_src comp="1112" pin="2"/><net_sink comp="1118" pin=0"/></net>

<net id="1123"><net_src comp="1103" pin="2"/><net_sink comp="1118" pin=1"/></net>

<net id="1128"><net_src comp="1118" pin="2"/><net_sink comp="1124" pin=0"/></net>

<net id="1129"><net_src comp="1097" pin="2"/><net_sink comp="1124" pin=1"/></net>

<net id="1134"><net_src comp="1124" pin="2"/><net_sink comp="1130" pin=0"/></net>

<net id="1135"><net_src comp="1130" pin="2"/><net_sink comp="369" pin=1"/></net>

<net id="1144"><net_src comp="136" pin="7"/><net_sink comp="1140" pin=1"/></net>

<net id="1149"><net_src comp="1140" pin="2"/><net_sink comp="1145" pin=0"/></net>

<net id="1154"><net_src comp="1145" pin="2"/><net_sink comp="1150" pin=0"/></net>

<net id="1155"><net_src comp="1136" pin="2"/><net_sink comp="1150" pin=1"/></net>

<net id="1168"><net_src comp="1160" pin="2"/><net_sink comp="1164" pin=0"/></net>

<net id="1169"><net_src comp="1156" pin="2"/><net_sink comp="1164" pin=1"/></net>

<net id="1178"><net_src comp="1170" pin="2"/><net_sink comp="1174" pin=0"/></net>

<net id="1191"><net_src comp="1183" pin="2"/><net_sink comp="1187" pin=0"/></net>

<net id="1192"><net_src comp="1179" pin="2"/><net_sink comp="1187" pin=1"/></net>

<net id="1197"><net_src comp="1187" pin="2"/><net_sink comp="1193" pin=0"/></net>

<net id="1206"><net_src comp="148" pin="3"/><net_sink comp="1202" pin=0"/></net>

<net id="1211"><net_src comp="1202" pin="2"/><net_sink comp="1207" pin=0"/></net>

<net id="1212"><net_src comp="136" pin="7"/><net_sink comp="1207" pin=1"/></net>

<net id="1217"><net_src comp="1207" pin="2"/><net_sink comp="1213" pin=0"/></net>

<net id="1218"><net_src comp="1198" pin="2"/><net_sink comp="1213" pin=1"/></net>

<net id="1223"><net_src comp="1213" pin="2"/><net_sink comp="1219" pin=0"/></net>

<net id="1228"><net_src comp="1219" pin="2"/><net_sink comp="1224" pin=0"/></net>

<net id="1229"><net_src comp="1193" pin="2"/><net_sink comp="1224" pin=1"/></net>

<net id="1230"><net_src comp="1224" pin="2"/><net_sink comp="369" pin=1"/></net>

<net id="1243"><net_src comp="1235" pin="2"/><net_sink comp="1239" pin=0"/></net>

<net id="1244"><net_src comp="1231" pin="2"/><net_sink comp="1239" pin=1"/></net>

<net id="1253"><net_src comp="148" pin="3"/><net_sink comp="1249" pin=0"/></net>

<net id="1254"><net_src comp="136" pin="3"/><net_sink comp="1249" pin=1"/></net>

<net id="1259"><net_src comp="1249" pin="2"/><net_sink comp="1255" pin=0"/></net>

<net id="1260"><net_src comp="136" pin="7"/><net_sink comp="1255" pin=1"/></net>

<net id="1265"><net_src comp="1255" pin="2"/><net_sink comp="1261" pin=0"/></net>

<net id="1266"><net_src comp="1245" pin="2"/><net_sink comp="1261" pin=1"/></net>

<net id="1271"><net_src comp="1261" pin="2"/><net_sink comp="1267" pin=0"/></net>

<net id="1272"><net_src comp="1239" pin="2"/><net_sink comp="1267" pin=1"/></net>

<net id="1277"><net_src comp="1267" pin="2"/><net_sink comp="1273" pin=0"/></net>

<net id="1278"><net_src comp="1273" pin="2"/><net_sink comp="369" pin=4"/></net>

<net id="1283"><net_src comp="136" pin="7"/><net_sink comp="1279" pin=1"/></net>

<net id="1288"><net_src comp="136" pin="3"/><net_sink comp="1284" pin=0"/></net>

<net id="1293"><net_src comp="1284" pin="2"/><net_sink comp="1289" pin=0"/></net>

<net id="1294"><net_src comp="1279" pin="2"/><net_sink comp="1289" pin=1"/></net>

<net id="1299"><net_src comp="1289" pin="2"/><net_sink comp="1295" pin=0"/></net>

<net id="1304"><net_src comp="1295" pin="2"/><net_sink comp="1300" pin=0"/></net>

<net id="1309"><net_src comp="148" pin="3"/><net_sink comp="1305" pin=1"/></net>

<net id="1314"><net_src comp="136" pin="3"/><net_sink comp="1310" pin=0"/></net>

<net id="1319"><net_src comp="1310" pin="2"/><net_sink comp="1315" pin=0"/></net>

<net id="1320"><net_src comp="1305" pin="2"/><net_sink comp="1315" pin=1"/></net>

<net id="1325"><net_src comp="1315" pin="2"/><net_sink comp="1321" pin=0"/></net>

<net id="1330"><net_src comp="1321" pin="2"/><net_sink comp="1326" pin=0"/></net>

<net id="1334"><net_src comp="606" pin="4"/><net_sink comp="1331" pin=0"/></net>

<net id="1339"><net_src comp="606" pin="4"/><net_sink comp="1335" pin=0"/></net>

<net id="1340"><net_src comp="36" pin="0"/><net_sink comp="1335" pin=1"/></net>

<net id="1345"><net_src comp="606" pin="4"/><net_sink comp="1341" pin=0"/></net>

<net id="1346"><net_src comp="40" pin="0"/><net_sink comp="1341" pin=1"/></net>

<net id="1350"><net_src comp="606" pin="4"/><net_sink comp="1347" pin=0"/></net>

<net id="1351"><net_src comp="1347" pin="1"/><net_sink comp="555" pin=2"/></net>

<net id="1355"><net_src comp="369" pin="7"/><net_sink comp="1352" pin=0"/></net>

<net id="1360"><net_src comp="1352" pin="1"/><net_sink comp="1356" pin=0"/></net>

<net id="1364"><net_src comp="613" pin="1"/><net_sink comp="1361" pin=0"/></net>

<net id="1369"><net_src comp="1361" pin="1"/><net_sink comp="1365" pin=0"/></net>

<net id="1370"><net_src comp="1356" pin="2"/><net_sink comp="1365" pin=1"/></net>

<net id="1377"><net_src comp="100" pin="0"/><net_sink comp="1371" pin=0"/></net>

<net id="1378"><net_src comp="613" pin="1"/><net_sink comp="1371" pin=1"/></net>

<net id="1379"><net_src comp="102" pin="0"/><net_sink comp="1371" pin=2"/></net>

<net id="1380"><net_src comp="32" pin="0"/><net_sink comp="1371" pin=3"/></net>

<net id="1386"><net_src comp="104" pin="0"/><net_sink comp="1381" pin=0"/></net>

<net id="1387"><net_src comp="1371" pin="4"/><net_sink comp="1381" pin=1"/></net>

<net id="1388"><net_src comp="1365" pin="2"/><net_sink comp="1381" pin=2"/></net>

<net id="1392"><net_src comp="118" pin="2"/><net_sink comp="1389" pin=0"/></net>

<net id="1393"><net_src comp="1389" pin="1"/><net_sink comp="596" pin=2"/></net>

<net id="1397"><net_src comp="124" pin="2"/><net_sink comp="1394" pin=0"/></net>

<net id="1398"><net_src comp="1394" pin="1"/><net_sink comp="576" pin=0"/></net>

<net id="1405"><net_src comp="631" pin="2"/><net_sink comp="1402" pin=0"/></net>

<net id="1406"><net_src comp="1402" pin="1"/><net_sink comp="566" pin=2"/></net>

<net id="1410"><net_src comp="657" pin="1"/><net_sink comp="1407" pin=0"/></net>

<net id="1411"><net_src comp="1407" pin="1"/><net_sink comp="576" pin=2"/></net>

<net id="1418"><net_src comp="667" pin="2"/><net_sink comp="1415" pin=0"/></net>

<net id="1419"><net_src comp="1415" pin="1"/><net_sink comp="586" pin=0"/></net>

<net id="1423"><net_src comp="693" pin="1"/><net_sink comp="1420" pin=0"/></net>

<net id="1424"><net_src comp="1420" pin="1"/><net_sink comp="596" pin=0"/></net>

<net id="1428"><net_src comp="154" pin="3"/><net_sink comp="1425" pin=0"/></net>

<net id="1429"><net_src comp="1425" pin="1"/><net_sink comp="136" pin=0"/></net>

<net id="1433"><net_src comp="162" pin="3"/><net_sink comp="1430" pin=0"/></net>

<net id="1434"><net_src comp="1430" pin="1"/><net_sink comp="136" pin=2"/></net>

<net id="1438"><net_src comp="136" pin="3"/><net_sink comp="1435" pin=0"/></net>

<net id="1439"><net_src comp="1435" pin="1"/><net_sink comp="697" pin=1"/></net>

<net id="1440"><net_src comp="1435" pin="1"/><net_sink comp="883" pin=1"/></net>

<net id="1444"><net_src comp="136" pin="7"/><net_sink comp="1441" pin=0"/></net>

<net id="1445"><net_src comp="1441" pin="1"/><net_sink comp="697" pin=0"/></net>

<net id="1446"><net_src comp="1441" pin="1"/><net_sink comp="779" pin=1"/></net>

<net id="1450"><net_src comp="174" pin="3"/><net_sink comp="1447" pin=0"/></net>

<net id="1451"><net_src comp="1447" pin="1"/><net_sink comp="136" pin=2"/></net>

<net id="1455"><net_src comp="182" pin="3"/><net_sink comp="1452" pin=0"/></net>

<net id="1456"><net_src comp="1452" pin="1"/><net_sink comp="136" pin=0"/></net>

<net id="1460"><net_src comp="136" pin="7"/><net_sink comp="1457" pin=0"/></net>

<net id="1461"><net_src comp="1457" pin="1"/><net_sink comp="701" pin=0"/></net>

<net id="1462"><net_src comp="1457" pin="1"/><net_sink comp="824" pin=1"/></net>

<net id="1463"><net_src comp="1457" pin="1"/><net_sink comp="883" pin=0"/></net>

<net id="1467"><net_src comp="136" pin="3"/><net_sink comp="1464" pin=0"/></net>

<net id="1468"><net_src comp="1464" pin="1"/><net_sink comp="701" pin=1"/></net>

<net id="1469"><net_src comp="1464" pin="1"/><net_sink comp="859" pin=1"/></net>

<net id="1473"><net_src comp="190" pin="3"/><net_sink comp="1470" pin=0"/></net>

<net id="1474"><net_src comp="1470" pin="1"/><net_sink comp="136" pin=2"/></net>

<net id="1478"><net_src comp="198" pin="3"/><net_sink comp="1475" pin=0"/></net>

<net id="1479"><net_src comp="1475" pin="1"/><net_sink comp="136" pin=0"/></net>

<net id="1483"><net_src comp="136" pin="7"/><net_sink comp="1480" pin=0"/></net>

<net id="1484"><net_src comp="1480" pin="1"/><net_sink comp="705" pin=0"/></net>

<net id="1485"><net_src comp="1480" pin="1"/><net_sink comp="783" pin=1"/></net>

<net id="1486"><net_src comp="1480" pin="1"/><net_sink comp="920" pin=0"/></net>

<net id="1490"><net_src comp="136" pin="3"/><net_sink comp="1487" pin=0"/></net>

<net id="1491"><net_src comp="1487" pin="1"/><net_sink comp="705" pin=1"/></net>

<net id="1492"><net_src comp="1487" pin="1"/><net_sink comp="873" pin=0"/></net>

<net id="1493"><net_src comp="1487" pin="1"/><net_sink comp="924" pin=1"/></net>

<net id="1497"><net_src comp="206" pin="3"/><net_sink comp="1494" pin=0"/></net>

<net id="1498"><net_src comp="1494" pin="1"/><net_sink comp="136" pin=2"/></net>

<net id="1502"><net_src comp="214" pin="3"/><net_sink comp="1499" pin=0"/></net>

<net id="1503"><net_src comp="1499" pin="1"/><net_sink comp="136" pin=0"/></net>

<net id="1507"><net_src comp="136" pin="7"/><net_sink comp="1504" pin=0"/></net>

<net id="1508"><net_src comp="1504" pin="1"/><net_sink comp="715" pin=0"/></net>

<net id="1509"><net_src comp="1504" pin="1"/><net_sink comp="859" pin=0"/></net>

<net id="1510"><net_src comp="1504" pin="1"/><net_sink comp="945" pin=0"/></net>

<net id="1514"><net_src comp="136" pin="3"/><net_sink comp="1511" pin=0"/></net>

<net id="1515"><net_src comp="1511" pin="1"/><net_sink comp="715" pin=1"/></net>

<net id="1516"><net_src comp="1511" pin="1"/><net_sink comp="863" pin=0"/></net>

<net id="1517"><net_src comp="1511" pin="1"/><net_sink comp="920" pin=1"/></net>

<net id="1521"><net_src comp="222" pin="3"/><net_sink comp="1518" pin=0"/></net>

<net id="1522"><net_src comp="1518" pin="1"/><net_sink comp="136" pin=2"/></net>

<net id="1526"><net_src comp="230" pin="3"/><net_sink comp="1523" pin=0"/></net>

<net id="1527"><net_src comp="1523" pin="1"/><net_sink comp="136" pin=0"/></net>

<net id="1531"><net_src comp="136" pin="7"/><net_sink comp="1528" pin=0"/></net>

<net id="1532"><net_src comp="1528" pin="1"/><net_sink comp="719" pin=0"/></net>

<net id="1533"><net_src comp="1528" pin="1"/><net_sink comp="798" pin=1"/></net>

<net id="1534"><net_src comp="1528" pin="1"/><net_sink comp="863" pin=1"/></net>

<net id="1535"><net_src comp="1528" pin="1"/><net_sink comp="873" pin=1"/></net>

<net id="1539"><net_src comp="136" pin="3"/><net_sink comp="1536" pin=0"/></net>

<net id="1540"><net_src comp="1536" pin="1"/><net_sink comp="719" pin=1"/></net>

<net id="1541"><net_src comp="1536" pin="1"/><net_sink comp="794" pin=0"/></net>

<net id="1542"><net_src comp="1536" pin="1"/><net_sink comp="828" pin=1"/></net>

<net id="1546"><net_src comp="238" pin="3"/><net_sink comp="1543" pin=0"/></net>

<net id="1547"><net_src comp="1543" pin="1"/><net_sink comp="136" pin=2"/></net>

<net id="1551"><net_src comp="246" pin="3"/><net_sink comp="1548" pin=0"/></net>

<net id="1552"><net_src comp="1548" pin="1"/><net_sink comp="136" pin=0"/></net>

<net id="1556"><net_src comp="136" pin="7"/><net_sink comp="1553" pin=0"/></net>

<net id="1557"><net_src comp="1553" pin="1"/><net_sink comp="735" pin=0"/></net>

<net id="1558"><net_src comp="1553" pin="1"/><net_sink comp="828" pin=0"/></net>

<net id="1562"><net_src comp="136" pin="3"/><net_sink comp="1559" pin=0"/></net>

<net id="1563"><net_src comp="1559" pin="1"/><net_sink comp="735" pin=1"/></net>

<net id="1564"><net_src comp="1559" pin="1"/><net_sink comp="949" pin=1"/></net>

<net id="1565"><net_src comp="1559" pin="1"/><net_sink comp="1007" pin=0"/></net>

<net id="1569"><net_src comp="254" pin="3"/><net_sink comp="1566" pin=0"/></net>

<net id="1570"><net_src comp="1566" pin="1"/><net_sink comp="136" pin=2"/></net>

<net id="1574"><net_src comp="262" pin="3"/><net_sink comp="1571" pin=0"/></net>

<net id="1575"><net_src comp="1571" pin="1"/><net_sink comp="136" pin=0"/></net>

<net id="1579"><net_src comp="136" pin="7"/><net_sink comp="1576" pin=0"/></net>

<net id="1580"><net_src comp="1576" pin="1"/><net_sink comp="739" pin=0"/></net>

<net id="1581"><net_src comp="1576" pin="1"/><net_sink comp="794" pin=1"/></net>

<net id="1582"><net_src comp="1576" pin="1"/><net_sink comp="929" pin=0"/></net>

<net id="1583"><net_src comp="1576" pin="1"/><net_sink comp="945" pin=1"/></net>

<net id="1587"><net_src comp="136" pin="3"/><net_sink comp="1584" pin=0"/></net>

<net id="1588"><net_src comp="1584" pin="1"/><net_sink comp="739" pin=1"/></net>

<net id="1589"><net_src comp="1584" pin="1"/><net_sink comp="803" pin=1"/></net>

<net id="1593"><net_src comp="270" pin="3"/><net_sink comp="1590" pin=0"/></net>

<net id="1594"><net_src comp="1590" pin="1"/><net_sink comp="136" pin=2"/></net>

<net id="1598"><net_src comp="278" pin="3"/><net_sink comp="1595" pin=0"/></net>

<net id="1599"><net_src comp="1595" pin="1"/><net_sink comp="136" pin=0"/></net>

<net id="1603"><net_src comp="136" pin="7"/><net_sink comp="1600" pin=0"/></net>

<net id="1604"><net_src comp="1600" pin="1"/><net_sink comp="779" pin=0"/></net>

<net id="1605"><net_src comp="1600" pin="1"/><net_sink comp="824" pin=0"/></net>

<net id="1609"><net_src comp="136" pin="3"/><net_sink comp="1606" pin=0"/></net>

<net id="1610"><net_src comp="1606" pin="1"/><net_sink comp="838" pin=1"/></net>

<net id="1611"><net_src comp="1606" pin="1"/><net_sink comp="954" pin=0"/></net>

<net id="1612"><net_src comp="1606" pin="1"/><net_sink comp="1183" pin=1"/></net>

<net id="1616"><net_src comp="286" pin="3"/><net_sink comp="1613" pin=0"/></net>

<net id="1617"><net_src comp="1613" pin="1"/><net_sink comp="136" pin=2"/></net>

<net id="1621"><net_src comp="294" pin="3"/><net_sink comp="1618" pin=0"/></net>

<net id="1622"><net_src comp="1618" pin="1"/><net_sink comp="136" pin=0"/></net>

<net id="1626"><net_src comp="302" pin="3"/><net_sink comp="1623" pin=0"/></net>

<net id="1627"><net_src comp="1623" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="1631"><net_src comp="136" pin="7"/><net_sink comp="1628" pin=0"/></net>

<net id="1632"><net_src comp="1628" pin="1"/><net_sink comp="842" pin=1"/></net>

<net id="1633"><net_src comp="1628" pin="1"/><net_sink comp="954" pin=1"/></net>

<net id="1634"><net_src comp="1628" pin="1"/><net_sink comp="1022" pin=1"/></net>

<net id="1638"><net_src comp="136" pin="3"/><net_sink comp="1635" pin=0"/></net>

<net id="1639"><net_src comp="1635" pin="1"/><net_sink comp="903" pin=1"/></net>

<net id="1640"><net_src comp="1635" pin="1"/><net_sink comp="958" pin=1"/></net>

<net id="1641"><net_src comp="1635" pin="1"/><net_sink comp="1026" pin=0"/></net>

<net id="1645"><net_src comp="310" pin="3"/><net_sink comp="1642" pin=0"/></net>

<net id="1646"><net_src comp="1642" pin="1"/><net_sink comp="136" pin=2"/></net>

<net id="1650"><net_src comp="318" pin="3"/><net_sink comp="1647" pin=0"/></net>

<net id="1651"><net_src comp="1647" pin="1"/><net_sink comp="136" pin=0"/></net>

<net id="1655"><net_src comp="148" pin="3"/><net_sink comp="1652" pin=0"/></net>

<net id="1656"><net_src comp="1652" pin="1"/><net_sink comp="749" pin=0"/></net>

<net id="1657"><net_src comp="1652" pin="1"/><net_sink comp="838" pin=0"/></net>

<net id="1658"><net_src comp="1652" pin="1"/><net_sink comp="893" pin=0"/></net>

<net id="1659"><net_src comp="1652" pin="1"/><net_sink comp="929" pin=1"/></net>

<net id="1663"><net_src comp="326" pin="3"/><net_sink comp="1660" pin=0"/></net>

<net id="1664"><net_src comp="1660" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="1668"><net_src comp="334" pin="3"/><net_sink comp="1665" pin=0"/></net>

<net id="1669"><net_src comp="1665" pin="1"/><net_sink comp="148" pin=2"/></net>

<net id="1673"><net_src comp="136" pin="7"/><net_sink comp="1670" pin=0"/></net>

<net id="1674"><net_src comp="1670" pin="1"/><net_sink comp="820" pin=0"/></net>

<net id="1675"><net_src comp="1670" pin="1"/><net_sink comp="1026" pin=1"/></net>

<net id="1676"><net_src comp="1670" pin="1"/><net_sink comp="1156" pin=0"/></net>

<net id="1680"><net_src comp="136" pin="3"/><net_sink comp="1677" pin=0"/></net>

<net id="1681"><net_src comp="1677" pin="1"/><net_sink comp="820" pin=1"/></net>

<net id="1682"><net_src comp="1677" pin="1"/><net_sink comp="898" pin=0"/></net>

<net id="1686"><net_src comp="346" pin="3"/><net_sink comp="1683" pin=0"/></net>

<net id="1687"><net_src comp="1683" pin="1"/><net_sink comp="136" pin=2"/></net>

<net id="1691"><net_src comp="354" pin="3"/><net_sink comp="1688" pin=0"/></net>

<net id="1692"><net_src comp="1688" pin="1"/><net_sink comp="136" pin=0"/></net>

<net id="1696"><net_src comp="148" pin="3"/><net_sink comp="1693" pin=0"/></net>

<net id="1697"><net_src comp="1693" pin="1"/><net_sink comp="1007" pin=1"/></net>

<net id="1698"><net_src comp="1693" pin="1"/><net_sink comp="1022" pin=0"/></net>

<net id="1699"><net_src comp="1693" pin="1"/><net_sink comp="1179" pin=0"/></net>

<net id="1703"><net_src comp="148" pin="7"/><net_sink comp="1700" pin=0"/></net>

<net id="1704"><net_src comp="1700" pin="1"/><net_sink comp="1179" pin=1"/></net>

<net id="1708"><net_src comp="697" pin="2"/><net_sink comp="1705" pin=0"/></net>

<net id="1709"><net_src comp="1705" pin="1"/><net_sink comp="1202" pin=1"/></net>

<net id="1713"><net_src comp="136" pin="7"/><net_sink comp="1710" pin=0"/></net>

<net id="1714"><net_src comp="1710" pin="1"/><net_sink comp="973" pin=1"/></net>

<net id="1715"><net_src comp="1710" pin="1"/><net_sink comp="1041" pin=0"/></net>

<net id="1719"><net_src comp="136" pin="3"/><net_sink comp="1716" pin=0"/></net>

<net id="1720"><net_src comp="1716" pin="1"/><net_sink comp="968" pin=0"/></net>

<net id="1721"><net_src comp="1716" pin="1"/><net_sink comp="1231" pin=0"/></net>

<net id="1725"><net_src comp="375" pin="3"/><net_sink comp="1722" pin=0"/></net>

<net id="1726"><net_src comp="1722" pin="1"/><net_sink comp="136" pin=2"/></net>

<net id="1730"><net_src comp="383" pin="3"/><net_sink comp="1727" pin=0"/></net>

<net id="1731"><net_src comp="1727" pin="1"/><net_sink comp="148" pin=2"/></net>

<net id="1735"><net_src comp="391" pin="3"/><net_sink comp="1732" pin=0"/></net>

<net id="1736"><net_src comp="1732" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="1740"><net_src comp="779" pin="2"/><net_sink comp="1737" pin=0"/></net>

<net id="1741"><net_src comp="1737" pin="1"/><net_sink comp="978" pin=1"/></net>

<net id="1742"><net_src comp="1737" pin="1"/><net_sink comp="1107" pin=1"/></net>

<net id="1743"><net_src comp="1737" pin="1"/><net_sink comp="1310" pin=1"/></net>

<net id="1747"><net_src comp="814" pin="2"/><net_sink comp="1744" pin=0"/></net>

<net id="1748"><net_src comp="1744" pin="1"/><net_sink comp="1001" pin=1"/></net>

<net id="1752"><net_src comp="820" pin="2"/><net_sink comp="1749" pin=0"/></net>

<net id="1753"><net_src comp="1749" pin="1"/><net_sink comp="958" pin=0"/></net>

<net id="1754"><net_src comp="1749" pin="1"/><net_sink comp="1183" pin=0"/></net>

<net id="1758"><net_src comp="399" pin="3"/><net_sink comp="1755" pin=0"/></net>

<net id="1759"><net_src comp="1755" pin="1"/><net_sink comp="136" pin=0"/></net>

<net id="1763"><net_src comp="824" pin="2"/><net_sink comp="1760" pin=0"/></net>

<net id="1764"><net_src comp="1760" pin="1"/><net_sink comp="1060" pin=1"/></net>

<net id="1765"><net_src comp="1760" pin="1"/><net_sink comp="1284" pin=1"/></net>

<net id="1769"><net_src comp="853" pin="2"/><net_sink comp="1766" pin=0"/></net>

<net id="1770"><net_src comp="1766" pin="1"/><net_sink comp="1083" pin=1"/></net>

<net id="1774"><net_src comp="867" pin="2"/><net_sink comp="1771" pin=0"/></net>

<net id="1775"><net_src comp="1771" pin="1"/><net_sink comp="1017" pin=1"/></net>

<net id="1779"><net_src comp="877" pin="2"/><net_sink comp="1776" pin=0"/></net>

<net id="1780"><net_src comp="1776" pin="1"/><net_sink comp="1193" pin=1"/></net>

<net id="1784"><net_src comp="898" pin="2"/><net_sink comp="1781" pin=0"/></net>

<net id="1785"><net_src comp="1781" pin="1"/><net_sink comp="1174" pin=1"/></net>

<net id="1789"><net_src comp="914" pin="2"/><net_sink comp="1786" pin=0"/></net>

<net id="1790"><net_src comp="1786" pin="1"/><net_sink comp="1273" pin=1"/></net>

<net id="1794"><net_src comp="939" pin="2"/><net_sink comp="1791" pin=0"/></net>

<net id="1795"><net_src comp="1791" pin="1"/><net_sink comp="1300" pin=1"/></net>

<net id="1799"><net_src comp="949" pin="2"/><net_sink comp="1796" pin=0"/></net>

<net id="1800"><net_src comp="1796" pin="1"/><net_sink comp="1036" pin=1"/></net>

<net id="1804"><net_src comp="136" pin="7"/><net_sink comp="1801" pin=0"/></net>

<net id="1805"><net_src comp="1801" pin="1"/><net_sink comp="1041" pin=1"/></net>

<net id="1809"><net_src comp="148" pin="7"/><net_sink comp="1806" pin=0"/></net>

<net id="1810"><net_src comp="1806" pin="1"/><net_sink comp="1045" pin=0"/></net>

<net id="1811"><net_src comp="1806" pin="1"/><net_sink comp="1136" pin=0"/></net>

<net id="1815"><net_src comp="148" pin="3"/><net_sink comp="1812" pin=0"/></net>

<net id="1816"><net_src comp="1812" pin="1"/><net_sink comp="1045" pin=1"/></net>

<net id="1817"><net_src comp="1812" pin="1"/><net_sink comp="1089" pin=0"/></net>

<net id="1818"><net_src comp="1812" pin="1"/><net_sink comp="1156" pin=1"/></net>

<net id="1819"><net_src comp="1812" pin="1"/><net_sink comp="1170" pin=0"/></net>

<net id="1823"><net_src comp="136" pin="3"/><net_sink comp="1820" pin=0"/></net>

<net id="1824"><net_src comp="1820" pin="1"/><net_sink comp="1055" pin=0"/></net>

<net id="1825"><net_src comp="1820" pin="1"/><net_sink comp="1089" pin=1"/></net>

<net id="1826"><net_src comp="1820" pin="1"/><net_sink comp="1231" pin=1"/></net>

<net id="1830"><net_src comp="415" pin="3"/><net_sink comp="1827" pin=0"/></net>

<net id="1831"><net_src comp="1827" pin="1"/><net_sink comp="136" pin=2"/></net>

<net id="1835"><net_src comp="423" pin="3"/><net_sink comp="1832" pin=0"/></net>

<net id="1836"><net_src comp="1832" pin="1"/><net_sink comp="136" pin=0"/></net>

<net id="1840"><net_src comp="431" pin="3"/><net_sink comp="1837" pin=0"/></net>

<net id="1841"><net_src comp="1837" pin="1"/><net_sink comp="148" pin=2"/></net>

<net id="1845"><net_src comp="1017" pin="2"/><net_sink comp="1842" pin=0"/></net>

<net id="1846"><net_src comp="1842" pin="1"/><net_sink comp="1130" pin=1"/></net>

<net id="1850"><net_src comp="1036" pin="2"/><net_sink comp="1847" pin=0"/></net>

<net id="1851"><net_src comp="1847" pin="1"/><net_sink comp="1326" pin=1"/></net>

<net id="1855"><net_src comp="136" pin="7"/><net_sink comp="1852" pin=0"/></net>

<net id="1856"><net_src comp="1852" pin="1"/><net_sink comp="1136" pin=1"/></net>

<net id="1857"><net_src comp="1852" pin="1"/><net_sink comp="1160" pin=0"/></net>

<net id="1861"><net_src comp="136" pin="3"/><net_sink comp="1858" pin=0"/></net>

<net id="1862"><net_src comp="1858" pin="1"/><net_sink comp="1093" pin=0"/></net>

<net id="1863"><net_src comp="1858" pin="1"/><net_sink comp="1145" pin=1"/></net>

<net id="1867"><net_src comp="148" pin="7"/><net_sink comp="1864" pin=0"/></net>

<net id="1868"><net_src comp="1864" pin="1"/><net_sink comp="1093" pin=1"/></net>

<net id="1869"><net_src comp="1864" pin="1"/><net_sink comp="1235" pin=0"/></net>

<net id="1873"><net_src comp="447" pin="3"/><net_sink comp="1870" pin=0"/></net>

<net id="1874"><net_src comp="1870" pin="1"/><net_sink comp="136" pin=2"/></net>

<net id="1878"><net_src comp="455" pin="3"/><net_sink comp="1875" pin=0"/></net>

<net id="1879"><net_src comp="1875" pin="1"/><net_sink comp="136" pin=0"/></net>

<net id="1883"><net_src comp="136" pin="7"/><net_sink comp="1880" pin=0"/></net>

<net id="1884"><net_src comp="1880" pin="1"/><net_sink comp="1103" pin=0"/></net>

<net id="1885"><net_src comp="1880" pin="1"/><net_sink comp="1140" pin=0"/></net>

<net id="1886"><net_src comp="1880" pin="1"/><net_sink comp="1160" pin=1"/></net>

<net id="1890"><net_src comp="136" pin="3"/><net_sink comp="1887" pin=0"/></net>

<net id="1891"><net_src comp="1887" pin="1"/><net_sink comp="1103" pin=1"/></net>

<net id="1892"><net_src comp="1887" pin="1"/><net_sink comp="1170" pin=1"/></net>

<net id="1893"><net_src comp="1887" pin="1"/><net_sink comp="1235" pin=1"/></net>

<net id="1897"><net_src comp="463" pin="3"/><net_sink comp="1894" pin=0"/></net>

<net id="1898"><net_src comp="1894" pin="1"/><net_sink comp="136" pin=2"/></net>

<net id="1902"><net_src comp="471" pin="3"/><net_sink comp="1899" pin=0"/></net>

<net id="1903"><net_src comp="1899" pin="1"/><net_sink comp="148" pin=2"/></net>

<net id="1907"><net_src comp="479" pin="3"/><net_sink comp="1904" pin=0"/></net>

<net id="1908"><net_src comp="1904" pin="1"/><net_sink comp="136" pin=0"/></net>

<net id="1912"><net_src comp="136" pin="7"/><net_sink comp="1909" pin=0"/></net>

<net id="1913"><net_src comp="1909" pin="1"/><net_sink comp="1245" pin=0"/></net>

<net id="1917"><net_src comp="148" pin="7"/><net_sink comp="1914" pin=0"/></net>

<net id="1918"><net_src comp="1914" pin="1"/><net_sink comp="1198" pin=0"/></net>

<net id="1919"><net_src comp="1914" pin="1"/><net_sink comp="1279" pin=0"/></net>

<net id="1923"><net_src comp="136" pin="3"/><net_sink comp="1920" pin=0"/></net>

<net id="1924"><net_src comp="1920" pin="1"/><net_sink comp="1198" pin=1"/></net>

<net id="1925"><net_src comp="1920" pin="1"/><net_sink comp="1245" pin=1"/></net>

<net id="1926"><net_src comp="1920" pin="1"/><net_sink comp="1305" pin=0"/></net>

<net id="1930"><net_src comp="495" pin="3"/><net_sink comp="1927" pin=0"/></net>

<net id="1931"><net_src comp="1927" pin="1"/><net_sink comp="136" pin=2"/></net>

<net id="1935"><net_src comp="503" pin="3"/><net_sink comp="1932" pin=0"/></net>

<net id="1936"><net_src comp="1932" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="1940"><net_src comp="1150" pin="2"/><net_sink comp="1937" pin=0"/></net>

<net id="1941"><net_src comp="1937" pin="1"/><net_sink comp="1219" pin=1"/></net>

<net id="1945"><net_src comp="511" pin="3"/><net_sink comp="1942" pin=0"/></net>

<net id="1946"><net_src comp="1942" pin="1"/><net_sink comp="136" pin=0"/></net>

<net id="1950"><net_src comp="1164" pin="2"/><net_sink comp="1947" pin=0"/></net>

<net id="1951"><net_src comp="1947" pin="1"/><net_sink comp="1295" pin=1"/></net>

<net id="1955"><net_src comp="1174" pin="2"/><net_sink comp="1952" pin=0"/></net>

<net id="1956"><net_src comp="1952" pin="1"/><net_sink comp="1321" pin=1"/></net>

<net id="1960"><net_src comp="1300" pin="2"/><net_sink comp="1957" pin=0"/></net>

<net id="1961"><net_src comp="1957" pin="1"/><net_sink comp="369" pin=4"/></net>

<net id="1965"><net_src comp="1326" pin="2"/><net_sink comp="1962" pin=0"/></net>

<net id="1966"><net_src comp="1962" pin="1"/><net_sink comp="369" pin=1"/></net>

<net id="1970"><net_src comp="1331" pin="1"/><net_sink comp="1967" pin=0"/></net>

<net id="1971"><net_src comp="1967" pin="1"/><net_sink comp="1356" pin=1"/></net>

<net id="1978"><net_src comp="1341" pin="2"/><net_sink comp="1975" pin=0"/></net>

<net id="1979"><net_src comp="1975" pin="1"/><net_sink comp="606" pin=2"/></net>

<net id="1983"><net_src comp="555" pin="3"/><net_sink comp="1980" pin=0"/></net>

<net id="1984"><net_src comp="1980" pin="1"/><net_sink comp="369" pin=2"/></net>

<net id="1988"><net_src comp="1381" pin="3"/><net_sink comp="1985" pin=0"/></net>

<net id="1989"><net_src comp="1985" pin="1"/><net_sink comp="617" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: calc_crc8 : data | {1 }
	Port: calc_crc8 : crc | {1 }
  - Chain level:
	State 1
	State 2
		icmp_ln26 : 1
		i : 1
		br_ln26 : 2
		zext_ln27 : 1
		D_addr : 2
		trunc_ln26 : 1
		store_ln27 : 3
		trunc_ln1 : 1
		sext_ln28 : 2
	State 3
		icmp_ln32 : 1
		i_3 : 1
		br_ln32 : 2
		zext_ln33 : 1
		C_addr_8 : 2
		trunc_ln32 : 1
		store_ln33 : 3
		trunc_ln3 : 1
		sext_ln34 : 2
		D_load : 1
		D_load_1 : 1
	State 4
		D_load_2 : 1
		D_load_3 : 1
	State 5
		D_load_4 : 1
		D_load_5 : 1
	State 6
		D_load_6 : 1
		D_load_7 : 1
	State 7
		D_load_8 : 1
		D_load_9 : 1
	State 8
		D_load_10 : 1
		D_load_11 : 1
	State 9
		D_load_12 : 1
		D_load_13 : 1
	State 10
		D_load_14 : 1
		D_load_15 : 1
	State 11
		D_load_16 : 1
		D_load_17 : 1
	State 12
		C_load : 1
		D_load_18 : 1
		D_load_19 : 1
	State 13
		C_load_1 : 1
		C_load_2 : 1
		D_load_20 : 1
		D_load_21 : 1
	State 14
		xor_ln37_11 : 1
		D_load_22 : 1
		C_load_3 : 1
		C_load_4 : 1
		xor_ln40_5 : 1
		xor_ln40_6 : 1
		xor_ln40_7 : 1
		D_load_23 : 1
		xor_ln53_2 : 1
		xor_ln53_3 : 1
		xor_ln53_4 : 1
		xor_ln53_5 : 1
		xor_ln53_6 : 1
	State 15
		xor_ln40_12 : 1
		xor_ln40_13 : 1
		xor_ln40_14 : 1
		xor_ln40_15 : 1
		xor_ln40_16 : 1
		xor_ln40_17 : 1
		xor_ln40_18 : 1
		store_ln40 : 1
		D_load_24 : 1
		D_load_25 : 1
		C_load_5 : 1
		xor_ln47_4 : 1
		xor_ln47_5 : 1
	State 16
		xor_ln44_10 : 1
		xor_ln44_11 : 1
		xor_ln44_12 : 1
		xor_ln44_13 : 1
		xor_ln44_14 : 1
		xor_ln44_15 : 1
		store_ln44 : 1
		D_load_26 : 1
		D_load_27 : 1
	State 17
		D_load_28 : 1
		C_load_6 : 1
		D_load_29 : 1
	State 18
		xor_ln47_10 : 1
		xor_ln47_11 : 1
		xor_ln47_12 : 1
		xor_ln47_13 : 1
		xor_ln47_14 : 1
		store_ln47 : 1
		D_load_30 : 1
		C_load_7 : 1
		xor_ln50_7 : 1
		xor_ln50_8 : 1
		xor_ln50_9 : 1
		D_load_31 : 1
	State 19
		xor_ln50_11 : 1
		xor_ln50_12 : 1
		xor_ln50_13 : 1
		xor_ln50_14 : 1
		xor_ln50_15 : 1
		store_ln50 : 1
		xor_ln53_11 : 1
		xor_ln53_12 : 1
		xor_ln53_13 : 1
		xor_ln53_14 : 1
		xor_ln53_15 : 1
		store_ln53 : 1
		xor_ln56_8 : 1
		xor_ln56_9 : 1
		xor_ln56_10 : 1
		xor_ln56_11 : 1
		xor_ln56_12 : 1
		xor_ln59_8 : 1
		xor_ln59_9 : 1
		xor_ln59_10 : 1
		xor_ln59_11 : 1
		xor_ln59_12 : 1
	State 20
		store_ln56 : 1
		store_ln59 : 1
	State 21
		zext_ln64 : 1
		icmp_ln64 : 1
		i_4 : 1
		br_ln64 : 2
		zext_ln65 : 1
		NewCRC_addr_8 : 2
		NewCRC_load : 3
		ret_ln67 : 1
	State 22
		zext_ln65_1 : 1
		shl_ln65 : 2
		or_ln65 : 3
		crc_res : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|
| Operation|    Functional Unit    |    FF   |   LUT   |
|----------|-----------------------|---------|---------|
|          |    xor_ln37_fu_697    |    0    |    6    |
|          |   xor_ln37_1_fu_701   |    0    |    6    |
|          |   xor_ln37_2_fu_705   |    0    |    6    |
|          |   xor_ln37_3_fu_709   |    0    |    6    |
|          |   xor_ln37_4_fu_715   |    0    |    6    |
|          |   xor_ln37_5_fu_719   |    0    |    6    |
|          |   xor_ln37_6_fu_723   |    0    |    6    |
|          |   xor_ln37_7_fu_729   |    0    |    6    |
|          |   xor_ln37_8_fu_735   |    0    |    6    |
|          |   xor_ln37_9_fu_739   |    0    |    6    |
|          |   xor_ln37_10_fu_743  |    0    |    6    |
|          |   xor_ln37_11_fu_749  |    0    |    6    |
|          |   xor_ln37_12_fu_754  |    0    |    6    |
|          |   xor_ln37_13_fu_760  |    0    |    6    |
|          |   xor_ln37_14_fu_766  |    0    |    6    |
|          |   xor_ln37_15_fu_772  |    0    |    6    |
|          |    xor_ln40_fu_779    |    0    |    6    |
|          |   xor_ln40_1_fu_783   |    0    |    6    |
|          |   xor_ln40_2_fu_788   |    0    |    6    |
|          |   xor_ln40_3_fu_794   |    0    |    6    |
|          |   xor_ln40_4_fu_798   |    0    |    6    |
|          |   xor_ln40_5_fu_803   |    0    |    6    |
|          |   xor_ln40_6_fu_808   |    0    |    6    |
|          |   xor_ln40_7_fu_814   |    0    |    6    |
|          |   xor_ln40_9_fu_820   |    0    |    6    |
|          |    xor_ln44_fu_824    |    0    |    6    |
|          |   xor_ln44_1_fu_828   |    0    |    6    |
|          |   xor_ln44_2_fu_832   |    0    |    6    |
|          |   xor_ln44_3_fu_838   |    0    |    6    |
|          |   xor_ln44_4_fu_842   |    0    |    6    |
|          |   xor_ln44_5_fu_847   |    0    |    6    |
|          |   xor_ln44_6_fu_853   |    0    |    6    |
|          |    xor_ln47_fu_859    |    0    |    6    |
|          |   xor_ln47_1_fu_863   |    0    |    6    |
|          |   xor_ln47_2_fu_867   |    0    |    6    |
|          |    xor_ln50_fu_873    |    0    |    6    |
|          |   xor_ln50_1_fu_877   |    0    |    6    |
|          |    xor_ln53_fu_883    |    0    |    6    |
|          |   xor_ln53_1_fu_887   |    0    |    6    |
|          |   xor_ln53_2_fu_893   |    0    |    6    |
|          |   xor_ln53_3_fu_898   |    0    |    6    |
|          |   xor_ln53_4_fu_903   |    0    |    6    |
|          |   xor_ln53_5_fu_908   |    0    |    6    |
|          |   xor_ln53_6_fu_914   |    0    |    6    |
|          |    xor_ln56_fu_920    |    0    |    6    |
|          |   xor_ln56_1_fu_924   |    0    |    6    |
|          |   xor_ln56_2_fu_929   |    0    |    6    |
|          |   xor_ln56_3_fu_933   |    0    |    6    |
|          |   xor_ln56_4_fu_939   |    0    |    6    |
|          |    xor_ln59_fu_945    |    0    |    6    |
|          |   xor_ln59_1_fu_949   |    0    |    6    |
|          |   xor_ln40_8_fu_954   |    0    |    6    |
|          |   xor_ln40_10_fu_958  |    0    |    6    |
|          |   xor_ln40_11_fu_962  |    0    |    6    |
|          |   xor_ln40_12_fu_968  |    0    |    6    |
|          |   xor_ln40_13_fu_973  |    0    |    6    |
|          |   xor_ln40_14_fu_978  |    0    |    6    |
|          |   xor_ln40_15_fu_983  |    0    |    6    |
|          |   xor_ln40_16_fu_989  |    0    |    6    |
|          |   xor_ln40_17_fu_995  |    0    |    6    |
|          |  xor_ln40_18_fu_1001  |    0    |    6    |
|    xor   |   xor_ln47_3_fu_1007  |    0    |    6    |
|          |   xor_ln47_4_fu_1011  |    0    |    6    |
|          |   xor_ln47_5_fu_1017  |    0    |    6    |
|          |   xor_ln59_2_fu_1022  |    0    |    6    |
|          |   xor_ln59_3_fu_1026  |    0    |    6    |
|          |   xor_ln59_4_fu_1030  |    0    |    6    |
|          |   xor_ln59_5_fu_1036  |    0    |    6    |
|          |   xor_ln44_7_fu_1041  |    0    |    6    |
|          |   xor_ln44_8_fu_1045  |    0    |    6    |
|          |   xor_ln44_9_fu_1049  |    0    |    6    |
|          |  xor_ln44_10_fu_1055  |    0    |    6    |
|          |  xor_ln44_11_fu_1060  |    0    |    6    |
|          |  xor_ln44_12_fu_1065  |    0    |    6    |
|          |  xor_ln44_13_fu_1071  |    0    |    6    |
|          |  xor_ln44_14_fu_1077  |    0    |    6    |
|          |  xor_ln44_15_fu_1083  |    0    |    6    |
|          |   xor_ln47_6_fu_1089  |    0    |    6    |
|          |   xor_ln47_7_fu_1093  |    0    |    6    |
|          |   xor_ln47_8_fu_1097  |    0    |    6    |
|          |   xor_ln47_9_fu_1103  |    0    |    6    |
|          |  xor_ln47_10_fu_1107  |    0    |    6    |
|          |  xor_ln47_11_fu_1112  |    0    |    6    |
|          |  xor_ln47_12_fu_1118  |    0    |    6    |
|          |  xor_ln47_13_fu_1124  |    0    |    6    |
|          |  xor_ln47_14_fu_1130  |    0    |    6    |
|          |   xor_ln50_6_fu_1136  |    0    |    6    |
|          |   xor_ln50_7_fu_1140  |    0    |    6    |
|          |   xor_ln50_8_fu_1145  |    0    |    6    |
|          |   xor_ln50_9_fu_1150  |    0    |    6    |
|          |   xor_ln56_5_fu_1156  |    0    |    6    |
|          |   xor_ln56_6_fu_1160  |    0    |    6    |
|          |   xor_ln56_7_fu_1164  |    0    |    6    |
|          |   xor_ln59_6_fu_1170  |    0    |    6    |
|          |   xor_ln59_7_fu_1174  |    0    |    6    |
|          |   xor_ln50_2_fu_1179  |    0    |    6    |
|          |   xor_ln50_3_fu_1183  |    0    |    6    |
|          |   xor_ln50_4_fu_1187  |    0    |    6    |
|          |   xor_ln50_5_fu_1193  |    0    |    6    |
|          |  xor_ln50_10_fu_1198  |    0    |    6    |
|          |  xor_ln50_11_fu_1202  |    0    |    6    |
|          |  xor_ln50_12_fu_1207  |    0    |    6    |
|          |  xor_ln50_13_fu_1213  |    0    |    6    |
|          |  xor_ln50_14_fu_1219  |    0    |    6    |
|          |  xor_ln50_15_fu_1224  |    0    |    6    |
|          |   xor_ln53_7_fu_1231  |    0    |    6    |
|          |   xor_ln53_8_fu_1235  |    0    |    6    |
|          |   xor_ln53_9_fu_1239  |    0    |    6    |
|          |  xor_ln53_10_fu_1245  |    0    |    6    |
|          |  xor_ln53_11_fu_1249  |    0    |    6    |
|          |  xor_ln53_12_fu_1255  |    0    |    6    |
|          |  xor_ln53_13_fu_1261  |    0    |    6    |
|          |  xor_ln53_14_fu_1267  |    0    |    6    |
|          |  xor_ln53_15_fu_1273  |    0    |    6    |
|          |   xor_ln56_8_fu_1279  |    0    |    6    |
|          |   xor_ln56_9_fu_1284  |    0    |    6    |
|          |  xor_ln56_10_fu_1289  |    0    |    6    |
|          |  xor_ln56_11_fu_1295  |    0    |    6    |
|          |  xor_ln56_12_fu_1300  |    0    |    6    |
|          |   xor_ln59_8_fu_1305  |    0    |    6    |
|          |   xor_ln59_9_fu_1310  |    0    |    6    |
|          |  xor_ln59_10_fu_1315  |    0    |    6    |
|          |  xor_ln59_11_fu_1321  |    0    |    6    |
|          |  xor_ln59_12_fu_1326  |    0    |    6    |
|----------|-----------------------|---------|---------|
|          |        i_fu_631       |    0    |    15   |
|    add   |       i_3_fu_667      |    0    |    13   |
|          |      i_4_fu_1341      |    0    |    13   |
|----------|-----------------------|---------|---------|
|          |    icmp_ln26_fu_625   |    0    |    11   |
|   icmp   |    icmp_ln32_fu_661   |    0    |    9    |
|          |   icmp_ln64_fu_1335   |    0    |    9    |
|----------|-----------------------|---------|---------|
|    shl   |    shl_ln65_fu_1356   |    0    |    11   |
|----------|-----------------------|---------|---------|
|    or    |    or_ln65_fu_1365    |    0    |    8    |
|----------|-----------------------|---------|---------|
|   read   |  crc_read_read_fu_118 |    0    |    0    |
|          | data_read_read_fu_124 |    0    |    0    |
|----------|-----------------------|---------|---------|
|          |    zext_ln27_fu_637   |    0    |    0    |
|          |    zext_ln33_fu_673   |    0    |    0    |
|   zext   |   zext_ln64_fu_1331   |    0    |    0    |
|          |   zext_ln65_fu_1347   |    0    |    0    |
|          |  zext_ln65_1_fu_1352  |    0    |    0    |
|----------|-----------------------|---------|---------|
|          |   trunc_ln26_fu_642   |    0    |    0    |
|   trunc  |   trunc_ln32_fu_678   |    0    |    0    |
|          |   trunc_ln65_fu_1361  |    0    |    0    |
|----------|-----------------------|---------|---------|
|          |    trunc_ln1_fu_647   |    0    |    0    |
|partselect|    trunc_ln3_fu_683   |    0    |    0    |
|          |      tmp_fu_1371      |    0    |    0    |
|----------|-----------------------|---------|---------|
|   sext   |    sext_ln28_fu_657   |    0    |    0    |
|          |    sext_ln34_fu_693   |    0    |    0    |
|----------|-----------------------|---------|---------|
|bitconcatenate|    crc_res_fu_1381    |    0    |    0    |
|----------|-----------------------|---------|---------|
|   Total  |                       |    0    |   833   |
|----------|-----------------------|---------|---------|

Memories:
+------+--------+--------+--------+--------+
|      |  BRAM  |   FF   |   LUT  |  URAM  |
+------+--------+--------+--------+--------+
|   C  |    0   |    2   |    1   |    0   |
|   D  |    0   |    2   |    1   |    0   |
|NewCRC|    1   |    0   |    0   |    0   |
+------+--------+--------+--------+--------+
| Total|    1   |    4   |    2   |    0   |
+------+--------+--------+--------+--------+

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|   C_addr_1_reg_1660  |    3   |
|   C_addr_2_reg_1665  |    3   |
|   C_addr_3_reg_1727  |    3   |
|   C_addr_4_reg_1732  |    3   |
|   C_addr_5_reg_1837  |    3   |
|   C_addr_6_reg_1899  |    3   |
|   C_addr_7_reg_1932  |    3   |
|    C_addr_reg_1623   |    3   |
|   C_load_1_reg_1693  |    1   |
|   C_load_2_reg_1700  |    1   |
|   C_load_3_reg_1806  |    1   |
|   C_load_4_reg_1812  |    1   |
|   C_load_5_reg_1864  |    1   |
|   C_load_6_reg_1914  |    1   |
|    C_load_reg_1652   |    1   |
|  D_addr_10_reg_1523  |    5   |
|  D_addr_11_reg_1543  |    5   |
|  D_addr_12_reg_1548  |    5   |
|  D_addr_13_reg_1566  |    5   |
|  D_addr_14_reg_1571  |    5   |
|  D_addr_15_reg_1590  |    5   |
|  D_addr_16_reg_1595  |    5   |
|  D_addr_17_reg_1613  |    5   |
|  D_addr_18_reg_1618  |    5   |
|  D_addr_19_reg_1642  |    5   |
|   D_addr_1_reg_1425  |    5   |
|  D_addr_20_reg_1647  |    5   |
|  D_addr_21_reg_1683  |    5   |
|  D_addr_22_reg_1688  |    5   |
|  D_addr_23_reg_1722  |    5   |
|  D_addr_24_reg_1755  |    5   |
|  D_addr_25_reg_1827  |    5   |
|  D_addr_26_reg_1832  |    5   |
|  D_addr_27_reg_1870  |    5   |
|  D_addr_28_reg_1875  |    5   |
|  D_addr_29_reg_1894  |    5   |
|   D_addr_2_reg_1430  |    5   |
|  D_addr_30_reg_1904  |    5   |
|  D_addr_31_reg_1927  |    5   |
|  D_addr_32_reg_1942  |    5   |
|   D_addr_3_reg_1447  |    5   |
|   D_addr_4_reg_1452  |    5   |
|   D_addr_5_reg_1470  |    5   |
|   D_addr_6_reg_1475  |    5   |
|   D_addr_7_reg_1494  |    5   |
|   D_addr_8_reg_1499  |    5   |
|   D_addr_9_reg_1518  |    5   |
|  D_load_10_reg_1553  |    1   |
|  D_load_11_reg_1559  |    1   |
|  D_load_12_reg_1576  |    1   |
|  D_load_13_reg_1584  |    1   |
|  D_load_14_reg_1600  |    1   |
|  D_load_15_reg_1606  |    1   |
|  D_load_16_reg_1628  |    1   |
|  D_load_17_reg_1635  |    1   |
|  D_load_18_reg_1670  |    1   |
|  D_load_19_reg_1677  |    1   |
|   D_load_1_reg_1441  |    1   |
|  D_load_20_reg_1710  |    1   |
|  D_load_21_reg_1716  |    1   |
|  D_load_22_reg_1801  |    1   |
|  D_load_23_reg_1820  |    1   |
|  D_load_24_reg_1852  |    1   |
|  D_load_25_reg_1858  |    1   |
|  D_load_26_reg_1880  |    1   |
|  D_load_27_reg_1887  |    1   |
|  D_load_28_reg_1909  |    1   |
|  D_load_29_reg_1920  |    1   |
|   D_load_2_reg_1457  |    1   |
|   D_load_3_reg_1464  |    1   |
|   D_load_4_reg_1480  |    1   |
|   D_load_5_reg_1487  |    1   |
|   D_load_6_reg_1504  |    1   |
|   D_load_7_reg_1511  |    1   |
|   D_load_8_reg_1528  |    1   |
|   D_load_9_reg_1536  |    1   |
|    D_load_reg_1435   |    1   |
|NewCRC_addr_8_reg_1980|    3   |
|   crc_read_reg_1389  |   32   |
|   crc_res_0_reg_613  |   32   |
|   crc_res_reg_1985   |   32   |
|  data_read_reg_1394  |   32   |
|      i_0_reg_562     |    6   |
|      i_1_reg_582     |    4   |
|      i_2_reg_602     |    4   |
|     i_3_reg_1415     |    4   |
|     i_4_reg_1975     |    4   |
|      i_reg_1402      |    6   |
|     p_01_reg_593     |   32   |
|      p_0_reg_573     |   32   |
|  sext_ln28_reg_1407  |   32   |
|  sext_ln34_reg_1420  |   32   |
|   xor_ln37_reg_1705  |    1   |
|  xor_ln40_7_reg_1744 |    1   |
|  xor_ln40_9_reg_1749 |    1   |
|   xor_ln40_reg_1737  |    1   |
|  xor_ln44_6_reg_1766 |    1   |
|   xor_ln44_reg_1760  |    1   |
|  xor_ln47_2_reg_1771 |    1   |
|  xor_ln47_5_reg_1842 |    1   |
|  xor_ln50_1_reg_1776 |    1   |
|  xor_ln50_9_reg_1937 |    1   |
|  xor_ln53_3_reg_1781 |    1   |
|  xor_ln53_6_reg_1786 |    1   |
| xor_ln56_12_reg_1957 |    1   |
|  xor_ln56_4_reg_1791 |    1   |
|  xor_ln56_7_reg_1947 |    1   |
| xor_ln59_12_reg_1962 |    1   |
|  xor_ln59_1_reg_1796 |    1   |
|  xor_ln59_5_reg_1847 |    1   |
|  xor_ln59_7_reg_1952 |    1   |
|  zext_ln64_reg_1967  |    8   |
+----------------------+--------+
|         Total        |   535  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_136 |  p0  |  33  |   5  |   165  ||   149   |
| grp_access_fu_136 |  p2  |  32  |   0  |    0   ||   145   |
| grp_access_fu_148 |  p0  |   9  |   3  |   27   ||    44   |
| grp_access_fu_148 |  p2  |   8  |   0  |    0   ||    41   |
| grp_access_fu_369 |  p0  |   6  |   3  |   18   ||    33   |
| grp_access_fu_369 |  p1  |   6  |   1  |    6   ||    33   |
| grp_access_fu_369 |  p2  |   4  |   0  |    0   ||    21   |
| grp_access_fu_369 |  p4  |   2  |   3  |    6   ||    9    |
| crc_res_0_reg_613 |  p0  |   2  |  32  |   64   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   286  || 13.2464 ||   484   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    -   |    0   |   833  |    -   |
|   Memory  |    1   |    -   |    4   |    2   |    0   |
|Multiplexer|    -   |   13   |    -   |   484  |    -   |
|  Register |    -   |    -   |   535  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    1   |   13   |   539  |  1319  |    0   |
+-----------+--------+--------+--------+--------+--------+
