#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Thu Apr  1 23:42:59 2021
# Process ID: 8796
# Current directory: C:/Users/khali/ENSC_452_git/ENSC_452/DUAL_CPU
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent18808 C:\Users\khali\ENSC_452_git\ENSC_452\DUAL_CPU\dual_cpu.xpr
# Log file: C:/Users/khali/ENSC_452_git/ENSC_452/DUAL_CPU/vivado.log
# Journal file: C:/Users/khali/ENSC_452_git/ENSC_452/DUAL_CPU\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/khali/ENSC_452_git/ENSC_452/DUAL_CPU/dual_cpu.xpr
WARNING: [filemgmt 56-3] IPUserFilesDir: Could not find the directory 'C:/Users/khali/ENSC_452_git/ENSC_452/DUAL_CPU/dual_cpu.ip_user_files'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/khali/ENSC_452_git/ENSC_452/DUAL_CPU/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:27 ; elapsed = 00:00:13 . Memory (MB): peak = 1103.586 ; gain = 0.000
update_compile_order -fileset sources_1
open_bd_design {C:/Users/khali/ENSC_452_git/ENSC_452/DUAL_CPU/dual_cpu.srcs/sources_1/bd/design_1/design_1.bd}
Reading block design file <C:/Users/khali/ENSC_452_git/ENSC_452/DUAL_CPU/dual_cpu.srcs/sources_1/bd/design_1/design_1.bd>...
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Successfully read diagram <design_1> from block design file <C:/Users/khali/ENSC_452_git/ENSC_452/DUAL_CPU/dual_cpu.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:17 . Memory (MB): peak = 1103.586 ; gain = 0.000
delete_bd_objs [get_bd_intf_nets ps7_0_axi_periph_M00_AXI] [get_bd_intf_nets axi_gpio_0_GPIO] [get_bd_cells axi_gpio_0]
delete_bd_objs [get_bd_intf_nets processing_system7_0_M_AXI_GP0] [get_bd_nets rst_ps7_0_100M_peripheral_aresetn] [get_bd_cells ps7_0_axi_periph]
delete_bd_objs [get_bd_intf_ports btns_5bits]
delete_bd_objs [get_bd_nets processing_system7_0_FCLK_RESET0_N] [get_bd_cells rst_ps7_0_100M]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:myI2STx:1.0 myI2STx_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:myPrescaler:1.0 myPrescaler_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:mySPIRxTx:1.0 mySPIRxTx_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_dma:7.1 axi_dma_0
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_dma_0/S_AXI_LITE} ddr_seg {Auto} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins axi_dma_0/S_AXI_LITE]
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
Slave segment '/axi_dma_0/S_AXI_LITE/Reg' is being assigned into address space '/processing_system7_0/Data' at <0x4040_0000 [ 64K ]>.
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/processing_system7_0/FCLK_CLK0 (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins myPrescaler_0/clk]
endgroup
regenerate_bd_layout
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
startgroup
set_property -dict [list CONFIG.PCW_USE_FABRIC_INTERRUPT {1} CONFIG.PCW_IRQ_F2P_INTR {1}] [get_bd_cells processing_system7_0]
endgroup
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
startgroup
set_property -dict [list CONFIG.PCW_USE_S_AXI_GP0 {1} CONFIG.PCW_USE_S_AXI_HP0 {0} CONFIG.PCW_QSPI_GRP_SINGLE_SS_ENABLE {1}] [get_bd_cells processing_system7_0]
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/axi_dma_0/M_AXI_SG} Slave {/processing_system7_0/S_AXI_GP0} ddr_seg {Auto} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins processing_system7_0/S_AXI_GP0]
Slave segment '/processing_system7_0/S_AXI_GP0/GP0_DDR_LOWOCM' is being assigned into address space '/axi_dma_0/Data_SG' at <0x0000_0000 [ 512M ]>.
Slave segment '/processing_system7_0/S_AXI_GP0/GP0_QSPI_LINEAR' is being assigned into address space '/axi_dma_0/Data_SG' at <0xFC00_0000 [ 16M ]>.
Slave segment '/processing_system7_0/S_AXI_GP0/GP0_IOP' is being assigned into address space '/axi_dma_0/Data_SG' at <0xE000_0000 [ 4M ]>.
INFO: [BD 41-1051] The usage register of slave segment /processing_system7_0/S_AXI_GP0/GP0_IOP does not match the usage memory of address space /axi_dma_0/Data_SG and will be excluded. Use the include_bd_addr_seg command to override this precaution and make the slave segment visible within this address space.
Excluding slave segment /processing_system7_0/S_AXI_GP0/GP0_IOP from address space /axi_dma_0/Data_SG.
Slave segment '/processing_system7_0/S_AXI_GP0/GP0_M_AXI_GP0' is being assigned into address space '/axi_dma_0/Data_SG' at <0x4000_0000 [ 1G ]>.
INFO: [BD 41-1051] The usage register of slave segment /processing_system7_0/S_AXI_GP0/GP0_M_AXI_GP0 does not match the usage memory of address space /axi_dma_0/Data_SG and will be excluded. Use the include_bd_addr_seg command to override this precaution and make the slave segment visible within this address space.
Excluding slave segment /processing_system7_0/S_AXI_GP0/GP0_M_AXI_GP0 from address space /axi_dma_0/Data_SG.
regenerate_bd_layout
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/axi_dma_0/M_AXI_MM2S} Slave {/processing_system7_0/S_AXI_GP0} ddr_seg {Auto} intc_ip {/axi_mem_intercon} master_apm {0}}  [get_bd_intf_pins axi_dma_0/M_AXI_MM2S]
Slave segment '/processing_system7_0/S_AXI_GP0/GP0_DDR_LOWOCM' is being assigned into address space '/axi_dma_0/Data_MM2S' at <0x0000_0000 [ 512M ]>.
Slave segment '/processing_system7_0/S_AXI_GP0/GP0_QSPI_LINEAR' is being assigned into address space '/axi_dma_0/Data_MM2S' at <0xFC00_0000 [ 16M ]>.
Slave segment '/processing_system7_0/S_AXI_GP0/GP0_IOP' is being assigned into address space '/axi_dma_0/Data_MM2S' at <0xE000_0000 [ 4M ]>.
INFO: [BD 41-1051] The usage register of slave segment /processing_system7_0/S_AXI_GP0/GP0_IOP does not match the usage memory of address space /axi_dma_0/Data_MM2S and will be excluded. Use the include_bd_addr_seg command to override this precaution and make the slave segment visible within this address space.
Excluding slave segment /processing_system7_0/S_AXI_GP0/GP0_IOP from address space /axi_dma_0/Data_MM2S.
Slave segment '/processing_system7_0/S_AXI_GP0/GP0_M_AXI_GP0' is being assigned into address space '/axi_dma_0/Data_MM2S' at <0x4000_0000 [ 1G ]>.
INFO: [BD 41-1051] The usage register of slave segment /processing_system7_0/S_AXI_GP0/GP0_M_AXI_GP0 does not match the usage memory of address space /axi_dma_0/Data_MM2S and will be excluded. Use the include_bd_addr_seg command to override this precaution and make the slave segment visible within this address space.
Excluding slave segment /processing_system7_0/S_AXI_GP0/GP0_M_AXI_GP0 from address space /axi_dma_0/Data_MM2S.
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/axi_dma_0/M_AXI_S2MM} Slave {/processing_system7_0/S_AXI_GP0} ddr_seg {Auto} intc_ip {/axi_mem_intercon} master_apm {0}}  [get_bd_intf_pins axi_dma_0/M_AXI_S2MM]
Slave segment '/processing_system7_0/S_AXI_GP0/GP0_DDR_LOWOCM' is being assigned into address space '/axi_dma_0/Data_S2MM' at <0x0000_0000 [ 512M ]>.
Slave segment '/processing_system7_0/S_AXI_GP0/GP0_QSPI_LINEAR' is being assigned into address space '/axi_dma_0/Data_S2MM' at <0xFC00_0000 [ 16M ]>.
Slave segment '/processing_system7_0/S_AXI_GP0/GP0_IOP' is being assigned into address space '/axi_dma_0/Data_S2MM' at <0xE000_0000 [ 4M ]>.
INFO: [BD 41-1051] The usage register of slave segment /processing_system7_0/S_AXI_GP0/GP0_IOP does not match the usage memory of address space /axi_dma_0/Data_S2MM and will be excluded. Use the include_bd_addr_seg command to override this precaution and make the slave segment visible within this address space.
Excluding slave segment /processing_system7_0/S_AXI_GP0/GP0_IOP from address space /axi_dma_0/Data_S2MM.
Slave segment '/processing_system7_0/S_AXI_GP0/GP0_M_AXI_GP0' is being assigned into address space '/axi_dma_0/Data_S2MM' at <0x4000_0000 [ 1G ]>.
INFO: [BD 41-1051] The usage register of slave segment /processing_system7_0/S_AXI_GP0/GP0_M_AXI_GP0 does not match the usage memory of address space /axi_dma_0/Data_S2MM and will be excluded. Use the include_bd_addr_seg command to override this precaution and make the slave segment visible within this address space.
Excluding slave segment /processing_system7_0/S_AXI_GP0/GP0_M_AXI_GP0 from address space /axi_dma_0/Data_S2MM.
endgroup
delete_bd_objs [get_bd_intf_nets axi_dma_0_M_AXI_MM2S]
startgroup
set_property -dict [list CONFIG.NUM_SI {2} CONFIG.NUM_MI {1}] [get_bd_cells axi_mem_intercon]
delete_bd_objs [get_bd_intf_nets axi_dma_0_M_AXI_S2MM]
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:myPrescaler:1.0 myPrescaler_1
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/processing_system7_0/FCLK_CLK0 (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins myPrescaler_1/clk]
startgroup
make_bd_pins_external  [get_bd_cells myPrescaler_0]
make_bd_intf_pins_external  [get_bd_cells myPrescaler_0]
INFO: [BD 5-409] No interface pins to be made external for /myPrescaler_0
endgroup
set_property name heartbeat [get_bd_ports prescale_0]
startgroup
connect_bd_net [get_bd_pins myPrescaler_1/prescale] [get_bd_pins myI2STx_0/mclk]
endgroup
delete_bd_objs [get_bd_nets myPrescaler_1_prescale]
startgroup
make_bd_pins_external  [get_bd_pins myPrescaler_1/prescale]
endgroup
connect_bd_net [get_bd_pins myPrescaler_1/prescale] [get_bd_pins myI2STx_0/mclk]
set_property name mclk [get_bd_ports prescale_0]
regenerate_bd_layout
connect_bd_intf_net [get_bd_intf_pins axi_dma_0/M_AXI_MM2S] -boundary_type upper [get_bd_intf_pins axi_mem_intercon/S01_AXI]
connect_bd_intf_net [get_bd_intf_pins axi_dma_0/M_AXIS_MM2S] [get_bd_intf_pins myI2STx_0/S00_AXIS]
startgroup
set_property -dict [list CONFIG.c_sg_length_width {23} CONFIG.c_sg_include_stscntrl_strm {0} CONFIG.c_include_mm2s {1} CONFIG.c_include_s2mm {0}] [get_bd_cells axi_dma_0]
WARNING: [BD 41-1684] Pin /axi_dma_0/m_axi_s2mm_aclk is now disabled. All connections to this pin have been removed. 
endgroup
startgroup
set_property -dict [list CONFIG.CounterWidth {4} CONFIG.ResetValue {4}] [get_bd_cells myPrescaler_1]
endgroup
startgroup
set_property -dict [list CONFIG.CounterWidth {25} CONFIG.ResetValue {33554431}] [get_bd_cells myPrescaler_0]
endgroup
startgroup
make_bd_pins_external  [get_bd_cells myI2STx_0]
make_bd_intf_pins_external  [get_bd_cells myI2STx_0]
endgroup
delete_bd_objs [get_bd_nets s00_axis_aclk_0_1]
delete_bd_objs [get_bd_nets s00_axis_aresetn_0_1]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/processing_system7_0/FCLK_CLK0 (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins myI2STx_0/s00_axis_aclk]
set_property name sdata [get_bd_ports sdata_0]
set_property name lrclk [get_bd_ports lrclk_0]
set_property name bclk [get_bd_ports bclk_0]
set_property location {4 1138 667} [get_bd_cells mySPIRxTx_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_fifo_mm_s:4.2 axi_fifo_mm_s_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_fifo_mm_s_0/S_AXI} ddr_seg {Auto} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_fifo_mm_s_0/S_AXI]
Slave segment '/axi_fifo_mm_s_0/S_AXI/Mem0' is being assigned into address space '/processing_system7_0/Data' at <0x43C0_0000 [ 64K ]>.
delete_bd_objs [get_bd_ports s00_axis_aclk_0]
delete_bd_objs [get_bd_ports s00_axis_aresetn_0]
set_property location {4 1206 563} [get_bd_cells axi_fifo_mm_s_0]
set_property location {3 1219 641} [get_bd_cells axi_fifo_mm_s_0]
startgroup
set_property -dict [list CONFIG.C_USE_TX_CTRL {0} CONFIG.C_HAS_AXIS_TSTRB {true}] [get_bd_cells axi_fifo_mm_s_0]
endgroup
connect_bd_intf_net [get_bd_intf_pins axi_fifo_mm_s_0/AXI_STR_TXD] [get_bd_intf_pins mySPIRxTx_0/S00_AXIS]
connect_bd_intf_net [get_bd_intf_pins mySPIRxTx_0/M00_AXIS] [get_bd_intf_pins axi_fifo_mm_s_0/AXI_STR_RXD]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/processing_system7_0/FCLK_CLK0 (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins mySPIRxTx_0/axis_aclk]
startgroup
make_bd_pins_external  [get_bd_cells mySPIRxTx_0]
make_bd_intf_pins_external  [get_bd_cells mySPIRxTx_0]
endgroup
set_property name sclk [get_bd_ports sclk_0]
set_property name ss [get_bd_ports ss_0]
set_property name mosi [get_bd_ports mosi_0]
startgroup
set_property -dict [list CONFIG.sspol {1}] [get_bd_cells mySPIRxTx_0]
endgroup
regenerate_bd_layout
regenerate_bd_layout
set_property location {2 534 362} [get_bd_cells ps7_0_axi_periph]
set_property location {2 527 241} [get_bd_cells ps7_0_axi_periph]
set_property location {5 1630 152} [get_bd_cells processing_system7_0]
validate_bd_design
CRITICAL WARNING: [BD 41-1356] Slave segment </processing_system7_0/S_AXI_GP0/GP0_DDR_LOWOCM> is not assigned into address space </axi_dma_0/Data_SG>. Please use Address Editor to either assign or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </processing_system7_0/S_AXI_GP0/GP0_QSPI_LINEAR> is not assigned into address space </axi_dma_0/Data_SG>. Please use Address Editor to either assign or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </processing_system7_0/S_AXI_GP0/GP0_IOP> is not assigned into address space </axi_dma_0/Data_SG>. Please use Address Editor to either assign or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </processing_system7_0/S_AXI_GP0/GP0_M_AXI_GP0> is not assigned into address space </axi_dma_0/Data_SG>. Please use Address Editor to either assign or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </processing_system7_0/S_AXI_GP0/GP0_DDR_LOWOCM> is not assigned into address space </axi_dma_0/Data_MM2S>. Please use Address Editor to either assign or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </processing_system7_0/S_AXI_GP0/GP0_QSPI_LINEAR> is not assigned into address space </axi_dma_0/Data_MM2S>. Please use Address Editor to either assign or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </processing_system7_0/S_AXI_GP0/GP0_IOP> is not assigned into address space </axi_dma_0/Data_MM2S>. Please use Address Editor to either assign or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </processing_system7_0/S_AXI_GP0/GP0_M_AXI_GP0> is not assigned into address space </axi_dma_0/Data_MM2S>. Please use Address Editor to either assign or exclude it.
validate_bd_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1524.504 ; gain = 43.324
assign_bd_address -target_address_space /axi_dma_0/Data_MM2S [get_bd_addr_segs processing_system7_0/S_AXI_GP0/GP0_DDR_LOWOCM] -force
Slave segment '/processing_system7_0/S_AXI_GP0/GP0_DDR_LOWOCM' is being assigned into address space '/axi_dma_0/Data_MM2S' at <0x0000_0000 [ 512M ]>.
assign_bd_address -target_address_space /axi_dma_0/Data_SG [get_bd_addr_segs processing_system7_0/S_AXI_GP0/GP0_DDR_LOWOCM] -force
Slave segment '/processing_system7_0/S_AXI_GP0/GP0_DDR_LOWOCM' is being assigned into address space '/axi_dma_0/Data_SG' at <0x0000_0000 [ 512M ]>.
save_bd_design
Wrote  : <C:\Users\khali\ENSC_452_git\ENSC_452\DUAL_CPU\dual_cpu.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/khali/ENSC_452_git/ENSC_452/DUAL_CPU/dual_cpu.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
validate_bd_design
validate_bd_design: Time (s): cpu = 00:02:14 ; elapsed = 00:02:11 . Memory (MB): peak = 1558.617 ; gain = 8.688
set_property name miso [get_bd_ports miso_0]
startgroup
endgroup
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
file mkdir C:/Users/khali/ENSC_452_git/ENSC_452/DUAL_CPU/dual_cpu.srcs/constrs_1
file mkdir C:/Users/khali/ENSC_452_git/ENSC_452/DUAL_CPU/dual_cpu.srcs/constrs_1/new
close [ open C:/Users/khali/ENSC_452_git/ENSC_452/DUAL_CPU/dual_cpu.srcs/constrs_1/new/myConstraints.xdc w ]
add_files -fileset constrs_1 C:/Users/khali/ENSC_452_git/ENSC_452/DUAL_CPU/dual_cpu.srcs/constrs_1/new/myConstraints.xdc
save_bd_design
Wrote  : <C:\Users\khali\ENSC_452_git\ENSC_452\DUAL_CPU\dual_cpu.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/khali/ENSC_452_git/ENSC_452/DUAL_CPU/dual_cpu.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
reset_run synth_1
launch_runs synth_1 -jobs 4
Wrote  : <C:\Users\khali\ENSC_452_git\ENSC_452\DUAL_CPU\dual_cpu.srcs\sources_1\bd\design_1\design_1.bd> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(1) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(1) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_GP0_WID'(6) to pin: '/axi_mem_intercon/M00_AXI_wid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_GP0_ARID'(6) to pin: '/axi_mem_intercon/M00_AXI_arid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_GP0_AWID'(6) to pin: '/axi_mem_intercon/M00_AXI_awid'(1) - Only lower order bits will be connected.
VHDL Output written to : c:/Users/khali/ENSC_452_git/ENSC_452/DUAL_CPU/dual_cpu.gen/sources_1/bd/design_1/synth/design_1.vhd
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(1) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(1) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_GP0_WID'(6) to pin: '/axi_mem_intercon/M00_AXI_wid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_GP0_ARID'(6) to pin: '/axi_mem_intercon/M00_AXI_arid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_GP0_AWID'(6) to pin: '/axi_mem_intercon/M00_AXI_awid'(1) - Only lower order bits will be connected.
VHDL Output written to : c:/Users/khali/ENSC_452_git/ENSC_452/DUAL_CPU/dual_cpu.gen/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : c:/Users/khali/ENSC_452_git/ENSC_452/DUAL_CPU/dual_cpu.gen/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI_GP0'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI_GP0'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block myI2STx_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block myPrescaler_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mySPIRxTx_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block myPrescaler_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_fifo_mm_s_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/khali/ENSC_452_git/ENSC_452/DUAL_CPU/dual_cpu.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/khali/ENSC_452_git/ENSC_452/DUAL_CPU/dual_cpu.gen/sources_1/bd/design_1/ip/design_1_auto_pc_2/design_1_auto_pc_2_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_mmu .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s01_mmu .
Exporting to file c:/Users/khali/ENSC_452_git/ENSC_452/DUAL_CPU/dual_cpu.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file c:/Users/khali/ENSC_452_git/ENSC_452/DUAL_CPU/dual_cpu.gen/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File c:/Users/khali/ENSC_452_git/ENSC_452/DUAL_CPU/dual_cpu.gen/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_auto_pc_1
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_auto_pc_2
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_axi_dma_0_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_axi_fifo_mm_s_0_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_myI2STx_0_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_myPrescaler_0_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_myPrescaler_1_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_mySPIRxTx_0_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_processing_system7_0_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_rst_ps7_0_100M_1
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_s00_mmu_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_s01_mmu_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_xbar_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_xbar_1
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_1, cache-ID = db7e160575667fbe; cache size = 2.272 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_rst_ps7_0_100M_1, cache-ID = 6021b2eb30514c74; cache size = 2.272 MB.
[Fri Apr  2 00:11:57 2021] Launched design_1_processing_system7_0_0_synth_1, design_1_s01_mmu_0_synth_1, design_1_xbar_1_synth_1, design_1_myPrescaler_1_0_synth_1, design_1_s00_mmu_0_synth_1, design_1_mySPIRxTx_0_0_synth_1, design_1_myPrescaler_0_0_synth_1, design_1_axi_fifo_mm_s_0_0_synth_1, design_1_auto_pc_2_synth_1, design_1_axi_dma_0_0_synth_1, design_1_xbar_0_synth_1, design_1_myI2STx_0_0_synth_1...
Run output will be captured here:
design_1_processing_system7_0_0_synth_1: C:/Users/khali/ENSC_452_git/ENSC_452/DUAL_CPU/dual_cpu.runs/design_1_processing_system7_0_0_synth_1/runme.log
design_1_s01_mmu_0_synth_1: C:/Users/khali/ENSC_452_git/ENSC_452/DUAL_CPU/dual_cpu.runs/design_1_s01_mmu_0_synth_1/runme.log
design_1_xbar_1_synth_1: C:/Users/khali/ENSC_452_git/ENSC_452/DUAL_CPU/dual_cpu.runs/design_1_xbar_1_synth_1/runme.log
design_1_myPrescaler_1_0_synth_1: C:/Users/khali/ENSC_452_git/ENSC_452/DUAL_CPU/dual_cpu.runs/design_1_myPrescaler_1_0_synth_1/runme.log
design_1_s00_mmu_0_synth_1: C:/Users/khali/ENSC_452_git/ENSC_452/DUAL_CPU/dual_cpu.runs/design_1_s00_mmu_0_synth_1/runme.log
design_1_mySPIRxTx_0_0_synth_1: C:/Users/khali/ENSC_452_git/ENSC_452/DUAL_CPU/dual_cpu.runs/design_1_mySPIRxTx_0_0_synth_1/runme.log
design_1_myPrescaler_0_0_synth_1: C:/Users/khali/ENSC_452_git/ENSC_452/DUAL_CPU/dual_cpu.runs/design_1_myPrescaler_0_0_synth_1/runme.log
design_1_axi_fifo_mm_s_0_0_synth_1: C:/Users/khali/ENSC_452_git/ENSC_452/DUAL_CPU/dual_cpu.runs/design_1_axi_fifo_mm_s_0_0_synth_1/runme.log
design_1_auto_pc_2_synth_1: C:/Users/khali/ENSC_452_git/ENSC_452/DUAL_CPU/dual_cpu.runs/design_1_auto_pc_2_synth_1/runme.log
design_1_axi_dma_0_0_synth_1: C:/Users/khali/ENSC_452_git/ENSC_452/DUAL_CPU/dual_cpu.runs/design_1_axi_dma_0_0_synth_1/runme.log
design_1_xbar_0_synth_1: C:/Users/khali/ENSC_452_git/ENSC_452/DUAL_CPU/dual_cpu.runs/design_1_xbar_0_synth_1/runme.log
design_1_myI2STx_0_0_synth_1: C:/Users/khali/ENSC_452_git/ENSC_452/DUAL_CPU/dual_cpu.runs/design_1_myI2STx_0_0_synth_1/runme.log
[Fri Apr  2 00:11:58 2021] Launched synth_1...
Run output will be captured here: C:/Users/khali/ENSC_452_git/ENSC_452/DUAL_CPU/dual_cpu.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:01:25 ; elapsed = 00:01:33 . Memory (MB): peak = 1779.676 ; gain = 202.328
reset_run synth_1
reset_runs: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1779.676 ; gain = 0.000
reset_run design_1_s00_mmu_0_synth_1
reset_run design_1_mySPIRxTx_0_0_synth_1
reset_run design_1_myPrescaler_0_0_synth_1
reset_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 1779.676 ; gain = 0.000
reset_run design_1_axi_fifo_mm_s_0_0_synth_1
reset_run design_1_auto_pc_2_synth_1
reset_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 1779.676 ; gain = 0.000
reset_run design_1_axi_dma_0_0_synth_1
reset_runs: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1779.676 ; gain = 0.000
reset_run design_1_xbar_0_synth_1
reset_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1779.676 ; gain = 0.000
reset_run design_1_myI2STx_0_0_synth_1
reset_run design_1_processing_system7_0_0_synth_1
reset_runs: Time (s): cpu = 00:00:02 ; elapsed = 00:00:24 . Memory (MB): peak = 1779.676 ; gain = 0.000
reset_run design_1_s01_mmu_0_synth_1
reset_run design_1_xbar_1_synth_1
reset_run design_1_myPrescaler_1_0_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/khali/ENSC_452_git/ENSC_452/DUAL_CPU/dual_cpu.runs/design_1_myPrescaler_1_0_synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_auto_pc_2
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_axi_dma_0_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_axi_fifo_mm_s_0_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_myI2STx_0_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_myPrescaler_0_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_myPrescaler_1_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_mySPIRxTx_0_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_processing_system7_0_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_s00_mmu_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_s01_mmu_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_xbar_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_xbar_1
[Fri Apr  2 00:14:56 2021] Launched design_1_processing_system7_0_0_synth_1, design_1_s01_mmu_0_synth_1, design_1_xbar_1_synth_1, design_1_myPrescaler_1_0_synth_1, design_1_s00_mmu_0_synth_1, design_1_mySPIRxTx_0_0_synth_1, design_1_myPrescaler_0_0_synth_1, design_1_axi_fifo_mm_s_0_0_synth_1, design_1_auto_pc_2_synth_1, design_1_axi_dma_0_0_synth_1, design_1_xbar_0_synth_1, design_1_myI2STx_0_0_synth_1, synth_1...
Run output will be captured here:
design_1_processing_system7_0_0_synth_1: C:/Users/khali/ENSC_452_git/ENSC_452/DUAL_CPU/dual_cpu.runs/design_1_processing_system7_0_0_synth_1/runme.log
design_1_s01_mmu_0_synth_1: C:/Users/khali/ENSC_452_git/ENSC_452/DUAL_CPU/dual_cpu.runs/design_1_s01_mmu_0_synth_1/runme.log
design_1_xbar_1_synth_1: C:/Users/khali/ENSC_452_git/ENSC_452/DUAL_CPU/dual_cpu.runs/design_1_xbar_1_synth_1/runme.log
design_1_myPrescaler_1_0_synth_1: C:/Users/khali/ENSC_452_git/ENSC_452/DUAL_CPU/dual_cpu.runs/design_1_myPrescaler_1_0_synth_1/runme.log
design_1_s00_mmu_0_synth_1: C:/Users/khali/ENSC_452_git/ENSC_452/DUAL_CPU/dual_cpu.runs/design_1_s00_mmu_0_synth_1/runme.log
design_1_mySPIRxTx_0_0_synth_1: C:/Users/khali/ENSC_452_git/ENSC_452/DUAL_CPU/dual_cpu.runs/design_1_mySPIRxTx_0_0_synth_1/runme.log
design_1_myPrescaler_0_0_synth_1: C:/Users/khali/ENSC_452_git/ENSC_452/DUAL_CPU/dual_cpu.runs/design_1_myPrescaler_0_0_synth_1/runme.log
design_1_axi_fifo_mm_s_0_0_synth_1: C:/Users/khali/ENSC_452_git/ENSC_452/DUAL_CPU/dual_cpu.runs/design_1_axi_fifo_mm_s_0_0_synth_1/runme.log
design_1_auto_pc_2_synth_1: C:/Users/khali/ENSC_452_git/ENSC_452/DUAL_CPU/dual_cpu.runs/design_1_auto_pc_2_synth_1/runme.log
design_1_axi_dma_0_0_synth_1: C:/Users/khali/ENSC_452_git/ENSC_452/DUAL_CPU/dual_cpu.runs/design_1_axi_dma_0_0_synth_1/runme.log
design_1_xbar_0_synth_1: C:/Users/khali/ENSC_452_git/ENSC_452/DUAL_CPU/dual_cpu.runs/design_1_xbar_0_synth_1/runme.log
design_1_myI2STx_0_0_synth_1: C:/Users/khali/ENSC_452_git/ENSC_452/DUAL_CPU/dual_cpu.runs/design_1_myI2STx_0_0_synth_1/runme.log
synth_1: C:/Users/khali/ENSC_452_git/ENSC_452/DUAL_CPU/dual_cpu.runs/synth_1/runme.log
[Fri Apr  2 00:14:58 2021] Launched impl_1...
Run output will be captured here: C:/Users/khali/ENSC_452_git/ENSC_452/DUAL_CPU/dual_cpu.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1779.676 ; gain = 0.000
open_run impl_1
INFO: [Device 21-403] Loading part xc7z020clg484-1
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.603 . Memory (MB): peak = 1983.172 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 470 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2721.352 ; gain = 0.000
Restored from archive | CPU: 2.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2721.352 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 2721.352 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 138 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 112 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 8 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 1 instance 
  RAM64M => RAM64M (RAMD64E(x4)): 14 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 2 instances
  SRLC32E => SRL16E: 1 instance 

open_run: Time (s): cpu = 00:01:15 ; elapsed = 00:01:00 . Memory (MB): peak = 2855.281 ; gain = 1075.605
open_report: Time (s): cpu = 00:00:20 ; elapsed = 00:00:14 . Memory (MB): peak = 2874.938 ; gain = 18.086
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
write_hw_platform -fixed -include_bit -force -file C:/Users/khali/ENSC_452_git/ENSC_452/DUAL_CPU/design_1_wrapper.xsa
INFO: [Vivado 12-4895] Creating Hardware Platform: C:/Users/khali/ENSC_452_git/ENSC_452/DUAL_CPU/design_1_wrapper.xsa ...
INFO: [Hsi 55-2053] elapsed time for repository (C:/Xilinx/Vivado/2020.2/data\embeddedsw) loading 0 seconds
INFO: [Vivado 12-12467] The Hardware Platform can be used for Hardware
INFO: [Vivado 12-4896] Successfully created Hardware Platform: C:/Users/khali/ENSC_452_git/ENSC_452/DUAL_CPU/design_1_wrapper.xsa
write_hw_platform: Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 3184.645 ; gain = 293.602
INFO: [Vivado 12-8231] Launching Vitis
INFO: [Vivado 12-417] Running vitis
INFO: [Vivado 12-8232] Vitis launch initiated. Please check console for any further messages.
open_bd_design {C:/Users/khali/ENSC_452_git/ENSC_452/DUAL_CPU/dual_cpu.srcs/sources_1/bd/design_1/design_1.bd}
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
connect_bd_net [get_bd_pins axi_dma_0/mm2s_introut] [get_bd_pins processing_system7_0/IRQ_F2P]
undo
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_pins axi_dma_0/mm2s_introut] [get_bd_pins processing_system7_0/IRQ_F2P]'
regenerate_bd_layout
undo
INFO: [Common 17-17] undo 'regenerate_bd_layout'
connect_bd_net [get_bd_pins axi_dma_0/mm2s_introut] [get_bd_pins processing_system7_0/IRQ_F2P]
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
startgroup
set_property -dict [list CONFIG.C_AUX_RESET_HIGH.VALUE_SRC USER] [get_bd_cells rst_ps7_0_100M]
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:smartconnect:1.0 smartconnect_0
endgroup
delete_bd_objs [get_bd_intf_nets axi_dma_0_M_AXI_SG] [get_bd_intf_nets axi_mem_intercon_M00_AXI] [get_bd_intf_nets axi_dma_0_M_AXI_MM2S] [get_bd_cells axi_mem_intercon]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/axi_dma_0/M_AXI_SG} Slave {/processing_system7_0/S_AXI_GP0} ddr_seg {Auto} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins processing_system7_0/S_AXI_GP0]
Slave segment '/processing_system7_0/S_AXI_GP0/GP0_QSPI_LINEAR' is being assigned into address space '/axi_dma_0/Data_SG' at <0xFC00_0000 [ 16M ]>.
Slave segment '/processing_system7_0/S_AXI_GP0/GP0_IOP' is being assigned into address space '/axi_dma_0/Data_SG' at <0xE000_0000 [ 4M ]>.
INFO: [BD 41-1051] The usage register of slave segment /processing_system7_0/S_AXI_GP0/GP0_IOP does not match the usage memory of address space /axi_dma_0/Data_SG and will be excluded. Use the include_bd_addr_seg command to override this precaution and make the slave segment visible within this address space.
Excluding slave segment /processing_system7_0/S_AXI_GP0/GP0_IOP from address space /axi_dma_0/Data_SG.
Slave segment '/processing_system7_0/S_AXI_GP0/GP0_M_AXI_GP0' is being assigned into address space '/axi_dma_0/Data_SG' at <0x4000_0000 [ 1G ]>.
INFO: [BD 41-1051] The usage register of slave segment /processing_system7_0/S_AXI_GP0/GP0_M_AXI_GP0 does not match the usage memory of address space /axi_dma_0/Data_SG and will be excluded. Use the include_bd_addr_seg command to override this precaution and make the slave segment visible within this address space.
Excluding slave segment /processing_system7_0/S_AXI_GP0/GP0_M_AXI_GP0 from address space /axi_dma_0/Data_SG.
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/axi_dma_0/M_AXI_MM2S} Slave {/processing_system7_0/S_AXI_GP0} ddr_seg {Auto} intc_ip {/axi_mem_intercon} master_apm {0}}  [get_bd_intf_pins axi_dma_0/M_AXI_MM2S]
Slave segment '/processing_system7_0/S_AXI_GP0/GP0_QSPI_LINEAR' is being assigned into address space '/axi_dma_0/Data_MM2S' at <0xFC00_0000 [ 16M ]>.
Slave segment '/processing_system7_0/S_AXI_GP0/GP0_IOP' is being assigned into address space '/axi_dma_0/Data_MM2S' at <0xE000_0000 [ 4M ]>.
INFO: [BD 41-1051] The usage register of slave segment /processing_system7_0/S_AXI_GP0/GP0_IOP does not match the usage memory of address space /axi_dma_0/Data_MM2S and will be excluded. Use the include_bd_addr_seg command to override this precaution and make the slave segment visible within this address space.
Excluding slave segment /processing_system7_0/S_AXI_GP0/GP0_IOP from address space /axi_dma_0/Data_MM2S.
Slave segment '/processing_system7_0/S_AXI_GP0/GP0_M_AXI_GP0' is being assigned into address space '/axi_dma_0/Data_MM2S' at <0x4000_0000 [ 1G ]>.
INFO: [BD 41-1051] The usage register of slave segment /processing_system7_0/S_AXI_GP0/GP0_M_AXI_GP0 does not match the usage memory of address space /axi_dma_0/Data_MM2S and will be excluded. Use the include_bd_addr_seg command to override this precaution and make the slave segment visible within this address space.
Excluding slave segment /processing_system7_0/S_AXI_GP0/GP0_M_AXI_GP0 from address space /axi_dma_0/Data_MM2S.
undo
INFO: [Common 17-17] undo 'apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/axi_dma_0/M_AXI_MM2S} Slave {/processing_system7_0/S_AXI_GP0} ddr_seg {Auto} intc_ip {/axi_mem_intercon} master_apm {0}}  [get_bd_intf_pins axi_dma_0/M_AXI_MM2S]'
Including slave segment </processing_system7_0/S_AXI_GP0/GP0_M_AXI_GP0> into address space </axi_dma_0/Data_MM2S>.
Including slave segment </processing_system7_0/S_AXI_GP0/GP0_IOP> into address space </axi_dma_0/Data_MM2S>.
undo
INFO: [Common 17-17] undo 'apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/axi_dma_0/M_AXI_SG} Slave {/processing_system7_0/S_AXI_GP0} ddr_seg {Auto} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins processing_system7_0/S_AXI_GP0]'
Including slave segment </processing_system7_0/S_AXI_GP0/GP0_M_AXI_GP0> into address space </axi_dma_0/Data_SG>.
Including slave segment </processing_system7_0/S_AXI_GP0/GP0_IOP> into address space </axi_dma_0/Data_SG>.
set_property location {5 1304 295} [get_bd_cells smartconnect_0]
connect_bd_intf_net [get_bd_intf_pins axi_dma_0/M_AXI_SG] [get_bd_intf_pins smartconnect_0/S00_AXI]
connect_bd_intf_net [get_bd_intf_pins axi_dma_0/M_AXI_MM2S] [get_bd_intf_pins smartconnect_0/S01_AXI]
connect_bd_intf_net [get_bd_intf_pins smartconnect_0/M00_AXI] [get_bd_intf_pins processing_system7_0/S_AXI_GP0]
connect_bd_net [get_bd_pins smartconnect_0/aclk] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net [get_bd_pins smartconnect_0/aresetn] [get_bd_pins processing_system7_0/FCLK_RESET0_N]
regenerate_bd_layout
delete_bd_objs [get_bd_nets processing_system7_0_FCLK_RESET0_N]
connect_bd_net [get_bd_pins smartconnect_0/aresetn] [get_bd_pins rst_ps7_0_100M/peripheral_aresetn]
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Manual_Source {Auto}}  [get_bd_pins rst_ps7_0_100M/ext_reset_in]
validate_bd_design
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
validate_bd_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 3307.602 ; gain = 17.168
save_bd_design
Wrote  : <C:\Users\khali\ENSC_452_git\ENSC_452\DUAL_CPU\dual_cpu.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/khali/ENSC_452_git/ENSC_452/DUAL_CPU/dual_cpu.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <C:\Users\khali\ENSC_452_git\ENSC_452\DUAL_CPU\dual_cpu.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : c:/Users/khali/ENSC_452_git/ENSC_452/DUAL_CPU/dual_cpu.gen/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : c:/Users/khali/ENSC_452_git/ENSC_452/DUAL_CPU/dual_cpu.gen/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : c:/Users/khali/ENSC_452_git/ENSC_452/DUAL_CPU/dual_cpu.gen/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/khali/ENSC_452_git/ENSC_452/DUAL_CPU/dual_cpu.gen/sources_1/bd/design_1/ip/design_1_auto_pc_3/design_1_auto_pc_3_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file c:/Users/khali/ENSC_452_git/ENSC_452/DUAL_CPU/dual_cpu.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/hw_handoff/design_1_smartconnect_0_0.hwh
Generated Block Design Tcl file c:/Users/khali/ENSC_452_git/ENSC_452/DUAL_CPU/dual_cpu.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/hw_handoff/design_1_smartconnect_0_0_bd.tcl
Generated Hardware Definition File c:/Users/khali/ENSC_452_git/ENSC_452/DUAL_CPU/dual_cpu.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/design_1_smartconnect_0_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block smartconnect_0 .
Exporting to file c:/Users/khali/ENSC_452_git/ENSC_452/DUAL_CPU/dual_cpu.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file c:/Users/khali/ENSC_452_git/ENSC_452/DUAL_CPU/dual_cpu.gen/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File c:/Users/khali/ENSC_452_git/ENSC_452/DUAL_CPU/dual_cpu.gen/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_auto_pc_3
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_smartconnect_0_0
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_3, cache-ID = db7e160575667fbe; cache size = 28.489 MB.
[Fri Apr  2 03:04:45 2021] Launched design_1_smartconnect_0_0_synth_1, synth_1...
Run output will be captured here:
design_1_smartconnect_0_0_synth_1: C:/Users/khali/ENSC_452_git/ENSC_452/DUAL_CPU/dual_cpu.runs/design_1_smartconnect_0_0_synth_1/runme.log
synth_1: C:/Users/khali/ENSC_452_git/ENSC_452/DUAL_CPU/dual_cpu.runs/synth_1/runme.log
[Fri Apr  2 03:04:45 2021] Launched impl_1...
Run output will be captured here: C:/Users/khali/ENSC_452_git/ENSC_452/DUAL_CPU/dual_cpu.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:13 ; elapsed = 00:00:18 . Memory (MB): peak = 3311.609 ; gain = 4.008
write_hw_platform -fixed -include_bit -force -file C:/Users/khali/ENSC_452_git/ENSC_452/DUAL_CPU/design_1_wrapper.xsa
INFO: [Vivado 12-4895] Creating Hardware Platform: C:/Users/khali/ENSC_452_git/ENSC_452/DUAL_CPU/design_1_wrapper.xsa ...
INFO: [Vivado 12-12467] The Hardware Platform can be used for Hardware
INFO: [Vivado 12-4896] Successfully created Hardware Platform: C:/Users/khali/ENSC_452_git/ENSC_452/DUAL_CPU/design_1_wrapper.xsa
write_hw_platform: Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 3361.000 ; gain = 49.391
write_hw_platform -fixed -include_bit -force -file C:/Users/khali/ENSC_452_git/ENSC_452/DUAL_CPU/design_1_wrapper.xsa
INFO: [Vivado 12-4895] Creating Hardware Platform: C:/Users/khali/ENSC_452_git/ENSC_452/DUAL_CPU/design_1_wrapper.xsa ...
INFO: [Vivado 12-12467] The Hardware Platform can be used for Hardware
INFO: [Vivado 12-4896] Successfully created Hardware Platform: C:/Users/khali/ENSC_452_git/ENSC_452/DUAL_CPU/design_1_wrapper.xsa
write_hw_platform: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 3390.660 ; gain = 9.656
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
exit
INFO: [Common 17-206] Exiting Vivado at Fri Apr  2 18:37:18 2021...
