<HTML>
<HEAD><TITLE>Synthesis and Ngdbuild Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Syn"></A><B><U><big>Synthesis and Ngdbuild  Report</big></U></B>
synthesis:  version Diamond (64-bit) 3.14.0.75.2

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights reserved.
Mon Apr 21 23:24:34 2025


Command Line:  synthesis -f frequency_divider_impl1_lattice.synproj -gui 

Synthesis options:
The -a option is ECP5U.
The -s option is 6.
The -t option is CABGA256.
The -d option is LFE5U-45F.
Using package CABGA256.
Using performance grade 6.
                                                          

##########################################################

### Lattice Family : ECP5U

### Device  : LFE5U-45F

### Package : CABGA256

### Speed   : 6

##########################################################

                                                          

INFO - synthesis: User-Selected Strategy Settings
Optimization goal = Timing
Top-level module name = freq_divider.
Target frequency = 200.000000 MHz.
Maximum fanout = 1000.
Timing path count = 3
BRAM utilization = 100.000000 %
DSP usage = true
DSP utilization = 100.000000 %
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = Auto
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
force_gsr = auto
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p E:/ld/ispfpga/sa5p00/data (searchpath added)
-p E:/repositories/RTL_FPGA/VHDL/freq_divider/impl1 (searchpath added)
-p E:/repositories/RTL_FPGA/VHDL/freq_divider (searchpath added)
VHDL library = work
VHDL design file = E:/repositories/RTL_FPGA/VHDL/freq_divider/frequency_divider.vhd
NGD file = frequency_divider_impl1.ngd
-sdc option: SDC file input not used.
-lpf option: Output file option is ON.
Hardtimer checking is enabled (default). The -dt option is not used.
The -r option is OFF. [ Remove LOC Properties is OFF. ]
Technology check ok...

Analyzing Verilog file E:/ld/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v. VERI-1482
Compile design.
Compile Design Begin
INFO - synthesis: The default VHDL library search path is now "E:/repositories/RTL_FPGA/VHDL/freq_divider/impl1". VHDL-1504
Analyzing VHDL file e:/repositories/rtl_fpga/vhdl/freq_divider/frequency_divider.vhd. VHDL-1481
INFO - synthesis: e:/repositories/rtl_fpga/vhdl/freq_divider/frequency_divider.vhd(5): analyzing entity freq_divider. VHDL-1012
INFO - synthesis: e:/repositories/rtl_fpga/vhdl/freq_divider/frequency_divider.vhd(15): analyzing architecture behaviour. VHDL-1010
unit freq_divider is not yet analyzed. VHDL-1485
unit freq_divider is not yet analyzed. VHDL-1485
e:/repositories/rtl_fpga/vhdl/freq_divider/frequency_divider.vhd(5): executing freq_divider(behaviour)

WARNING - synthesis: e:/repositories/rtl_fpga/vhdl/freq_divider/frequency_divider.vhd(41): using initial value 10 for clockfrequency since it is never assigned. VHDL-1303
WARNING - synthesis: e:/repositories/rtl_fpga/vhdl/freq_divider/frequency_divider.vhd(13): replacing existing netlist freq_divider(behaviour). VHDL-1205
Top module name (VHDL): freq_divider
Loading NGL library 'E:/ld/ispfpga/sa5p00/data/sa5plib.ngl'...
Loading NGL library 'E:/ld/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'E:/ld/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'E:/ld/ispfpga/or5g00/data/orc5glib.ngl'...
Loading device for application map from file 'sa5p45.nph' in environment: E:/ld/ispfpga.
Package Status:                     Final          Version 1.50.
Top-level module name = freq_divider.



WARNING - synthesis: e:/repositories/rtl_fpga/vhdl/freq_divider/frequency_divider.vhd(56): Register pulse_out_32 is stuck at Zero. VDB-5013
WARNING - synthesis: I/O Port clk 's net has no driver and is unused.
WARNING - synthesis: I/O Port c[3] 's net has no driver and is unused.
WARNING - synthesis: I/O Port c[2] 's net has no driver and is unused.
WARNING - synthesis: I/O Port c[1] 's net has no driver and is unused.
WARNING - synthesis: I/O Port c[0] 's net has no driver and is unused.
WARNING - synthesis: I/O Port nRst 's net has no driver and is unused.
GSR will not be inferred because no asynchronous signal was found in the netlist.
Applying 200.000000 MHz constraint to all clocks

WARNING - synthesis: No user .sdc file.
Results of NGD DRC are available in freq_divider_drc.log.
Loading NGL library 'E:/ld/ispfpga/sa5p00/data/sa5plib.ngl'...
Loading NGL library 'E:/ld/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'E:/ld/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'E:/ld/ispfpga/or5g00/data/orc5glib.ngl'...
WARNING - synthesis: logical net 'clk' has no load.
WARNING - synthesis: input pad net 'clk' has no legal load.
WARNING - synthesis: logical net 'c[3]' has no load.
WARNING - synthesis: input pad net 'c[3]' has no legal load.
WARNING - synthesis: logical net 'c[2]' has no load.
WARNING - synthesis: input pad net 'c[2]' has no legal load.
WARNING - synthesis: logical net 'c[1]' has no load.
WARNING - synthesis: input pad net 'c[1]' has no legal load.
WARNING - synthesis: logical net 'c[0]' has no load.
WARNING - synthesis: input pad net 'c[0]' has no legal load.
WARNING - synthesis: logical net 'nRst' has no load.
WARNING - synthesis: input pad net 'nRst' has no legal load.
WARNING - synthesis: DRC complete with 12 warnings.
All blocks are expanded and NGD expansion is successful.
Writing NGD file frequency_divider_impl1.ngd.

################### Begin Area Report (freq_divider)######################
Number of register bits => 0 of 44439 (0 % )
GSR => 1
OB => 1
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 0
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : pulse, loads : 0
################### End Clock Report ##################

Peak Memory Usage: 104.168  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 0.891  secs
--------------------------------------------------------------



<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
