============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.15-s080_1
  Generated on:           Aug 11 2024  01:52:13 pm
  Module:                 proj_sorter
  Operating conditions:   ss_typical_max_0p90v_125c 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (5638 ps) Setup Check with Pin smallest_idx_curr_reg[1][signature][31]/clk->d
          Group: in2reg
     Startpoint: (R) in_signature[1]
          Clock: (R) clk
       Endpoint: (R) smallest_idx_curr_reg[1][signature][31]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0           82     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000           82     
                                              
             Setup:-     199                  
       Uncertainty:-      50                  
     Required Time:=    9751                  
      Launch Clock:-      82                  
       Input Delay:-    2000                  
         Data Path:-    2031                  
             Slack:=    5638                  

Exceptions/Constraints:
  input_delay             2000            proj.sdc_line_15_30_1 

#-----------------------------------------------------------------------------------------------------------------
#                 Timing Point                   Flags    Arc    Edge      Cell        Fanout Trans Delay Arrival 
#                                                                                              (ps)  (ps)   (ps)  
#-----------------------------------------------------------------------------------------------------------------
  in_signature[1]                                (u)     -       R     (arrival)           12   159     0    2082 
  lt_39_68_I2/g36/z                              (u)     in_0->z F     unmapped_nor2        1     0    52    2134 
  lt_39_68_I2/g98/z                              (u)     in_0->z R     unmapped_not         1     0    36    2170 
  lt_39_68_I2/g99/z                              (u)     in_1->z F     unmapped_nand2       1     0    52    2222 
  lt_39_68_I2/g100/z                             (u)     in_1->z R     unmapped_nand2       1     0    52    2274 
  lt_39_68_I2/g164/z                             (u)     in_1->z F     unmapped_nand2       1     0    52    2327 
  lt_39_68_I2/g165/z                             (u)     in_1->z R     unmapped_nand2       1     0    52    2379 
  lt_39_68_I2/g245/z                             (u)     in_0->z F     unmapped_nand2       1     0    52    2431 
  lt_39_68_I2/g246/z                             (u)     in_1->z R     unmapped_nand2       1     0    52    2484 
  lt_39_68_I2/g315/z                             (u)     in_1->z F     unmapped_nand2       1     0    52    2536 
  lt_39_68_I2/g316/z                             (u)     in_1->z R     unmapped_nand2       1     0    52    2588 
  lt_39_68_I2/g398/z                             (u)     in_0->z F     unmapped_nand2       1     0    52    2641 
  lt_39_68_I2/g399/z                             (u)     in_1->z R     unmapped_nand2       1     0    52    2693 
  lt_39_68_I2/g34/z                              (u)     in_0->z F     unmapped_not         1     0    36    2729 
  mux_39_23/g1/z                                 (u)     sel0->z F     unmapped_bmux3       2     0   117    2846 
  add_40_35_I2/g2/z                              (u)     in_1->z R     unmapped_nand2       1     0    52    2898 
  add_40_35_I2/g23/z                             (u)     in_0->z F     unmapped_not         2     0    48    2946 
  add_40_35_I2/g17/z                             (u)     in_0->z F     unmapped_xnor2       3     0   127    3073 
  add_40_35_I3/g24/z                             (u)     in_0->z R     unmapped_not         1     0    36    3109 
  add_40_35_I3/g17/z                             (u)     in_1->z F     unmapped_xnor2       3     0   127    3236 
  add_40_35_I4/g24/z                             (u)     in_0->z R     unmapped_not         1     0    36    3272 
  add_40_35_I4/g17/z                             (u)     in_1->z R     unmapped_xnor2       2     0   117    3389 
  sub_54_43/g3/z                                 (u)     in_0->z F     unmapped_not         2     0    48    3437 
  sub_54_43/g7/z                                 (u)     in_1->z R     unmapped_nor2        1     0    52    3490 
  sub_54_43/g11/z                                (u)     in_0->z F     unmapped_not         2     0    48    3538 
  sub_54_43/g17/z                                (u)     in_0->z R     unmapped_nand2       1     0    52    3590 
  sub_54_43/g18/z                                (u)     in_1->z F     unmapped_xnor2       3     0   127    3717 
  g36/z                                          (u)     in_0->z R     unmapped_not         2     0    48    3765 
  g56/z                                          (u)     in_1->z F     unmapped_nand2       1     0    52    3818 
  g57/z                                          (u)     in_0->z R     unmapped_not         1     0    36    3854 
  g5/z                                           (u)     in_0->z R     unmapped_and2       39     0   155    4008 
  mux_smallest_idx_curr[1][signature]_77_41/g1/z (u)     sel0->z R     unmapped_bmux3       1     0   104    4113 
  smallest_idx_curr_reg[1][signature][31]/d      -       -       R     unmapped_d_flop      1     -     0    4113 
#-----------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).

