ARM GAS  /tmp/ccYXoPkL.s 			page 1


   1              		.syntax unified
   2              		.cpu cortex-m4
   3              		.eabi_attribute 27, 1
   4              		.eabi_attribute 28, 1
   5              		.fpu fpv4-sp-d16
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.thumb
  16              		.syntax unified
  17              		.file	"stm32f4xx_hal_cortex.c"
  18              		.text
  19              	.Ltext0:
  20              		.cfi_sections	.debug_frame
  21              		.section	.text.HAL_NVIC_SetPriorityGrouping,"ax",%progbits
  22              		.align	2
  23              		.global	HAL_NVIC_SetPriorityGrouping
  24              		.thumb
  25              		.thumb_func
  27              	HAL_NVIC_SetPriorityGrouping:
  28              	.LFB130:
  29              		.file 1 "Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c"
   1:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** /**
   2:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   ******************************************************************************
   3:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @file    stm32f4xx_hal_cortex.c
   4:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @author  MCD Application Team
   5:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @brief   CORTEX HAL module driver.
   6:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *          This file provides firmware functions to manage the following 
   7:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *          functionalities of the CORTEX:
   8:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *           + Initialization and de-initialization functions
   9:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *           + Peripheral Control functions 
  10:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *
  11:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   @verbatim  
  12:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   ==============================================================================
  13:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****                         ##### How to use this driver #####
  14:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   ==============================================================================
  15:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** 
  16:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****     [..]  
  17:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****     *** How to configure Interrupts using CORTEX HAL driver ***
  18:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****     ===========================================================
  19:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****     [..]     
  20:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****     This section provides functions allowing to configure the NVIC interrupts (IRQ).
  21:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****     The Cortex-M4 exceptions are managed by CMSIS functions.
  22:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****    
  23:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****     (#) Configure the NVIC Priority Grouping using HAL_NVIC_SetPriorityGrouping()
  24:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****         function according to the following table.
  25:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****     (#) Configure the priority of the selected IRQ Channels using HAL_NVIC_SetPriority(). 
  26:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****     (#) Enable the selected IRQ Channels using HAL_NVIC_EnableIRQ().
  27:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****     (#) please refer to programming manual for details in how to configure priority. 
  28:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****       
  29:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****      -@- When the NVIC_PRIORITYGROUP_0 is selected, IRQ preemption is no more possible. 
ARM GAS  /tmp/ccYXoPkL.s 			page 2


  30:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****          The pending IRQ priority will be managed only by the sub priority.
  31:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****    
  32:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****      -@- IRQ priority order (sorted by highest to lowest priority):
  33:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****         (+@) Lowest preemption priority
  34:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****         (+@) Lowest sub priority
  35:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****         (+@) Lowest hardware priority (IRQ number)
  36:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****  
  37:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****     [..]  
  38:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****     *** How to configure Systick using CORTEX HAL driver ***
  39:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****     ========================================================
  40:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****     [..]
  41:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****     Setup SysTick Timer for time base.
  42:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****            
  43:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****    (+) The HAL_SYSTICK_Config() function calls the SysTick_Config() function which
  44:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****        is a CMSIS function that:
  45:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****         (++) Configures the SysTick Reload register with value passed as function parameter.
  46:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****         (++) Configures the SysTick IRQ priority to the lowest value 0x0F.
  47:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****         (++) Resets the SysTick Counter register.
  48:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****         (++) Configures the SysTick Counter clock source to be Core Clock Source (HCLK).
  49:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****         (++) Enables the SysTick Interrupt.
  50:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****         (++) Starts the SysTick Counter.
  51:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****     
  52:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****    (+) You can change the SysTick Clock source to be HCLK_Div8 by calling the macro
  53:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****        __HAL_CORTEX_SYSTICKCLK_CONFIG(SYSTICK_CLKSOURCE_HCLK_DIV8) just after the
  54:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****        HAL_SYSTICK_Config() function call. The __HAL_CORTEX_SYSTICKCLK_CONFIG() macro is defined
  55:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****        inside the stm32f4xx_hal_cortex.h file.
  56:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** 
  57:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****    (+) You can change the SysTick IRQ priority by calling the
  58:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****        HAL_NVIC_SetPriority(SysTick_IRQn,...) function just after the HAL_SYSTICK_Config() function
  59:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****        call. The HAL_NVIC_SetPriority() call the NVIC_SetPriority() function which is a CMSIS funct
  60:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** 
  61:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****    (+) To adjust the SysTick time base, use the following formula:
  62:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****                             
  63:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****        Reload Value = SysTick Counter Clock (Hz) x  Desired Time base (s)
  64:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****        (++) Reload Value is the parameter to be passed for HAL_SYSTICK_Config() function
  65:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****        (++) Reload Value should not exceed 0xFFFFFF
  66:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****    
  67:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   @endverbatim
  68:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   ******************************************************************************
  69:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @attention
  70:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *
  71:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * <h2><center>&copy; Copyright (c) 2017 STMicroelectronics.
  72:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * All rights reserved.</center></h2>
  73:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *
  74:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * This software component is licensed by ST under BSD 3-Clause license,
  75:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * the "License"; You may not use this file except in compliance with the
  76:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * License. You may obtain a copy of the License at:
  77:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *                        opensource.org/licenses/BSD-3-Clause
  78:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *
  79:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   ******************************************************************************
  80:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   */
  81:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** 
  82:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** /* Includes ------------------------------------------------------------------*/
  83:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** #include "stm32f4xx_hal.h"
  84:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** 
  85:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** /** @addtogroup STM32F4xx_HAL_Driver
  86:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @{
ARM GAS  /tmp/ccYXoPkL.s 			page 3


  87:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   */
  88:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** 
  89:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** /** @defgroup CORTEX CORTEX
  90:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @brief CORTEX HAL module driver
  91:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @{
  92:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   */
  93:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** 
  94:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** #ifdef HAL_CORTEX_MODULE_ENABLED
  95:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** 
  96:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** /* Private types -------------------------------------------------------------*/
  97:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** /* Private variables ---------------------------------------------------------*/
  98:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** /* Private constants ---------------------------------------------------------*/
  99:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** /* Private macros ------------------------------------------------------------*/
 100:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** /* Private functions ---------------------------------------------------------*/
 101:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** /* Exported functions --------------------------------------------------------*/
 102:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** 
 103:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** /** @defgroup CORTEX_Exported_Functions CORTEX Exported Functions
 104:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @{
 105:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   */
 106:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** 
 107:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** 
 108:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** /** @defgroup CORTEX_Exported_Functions_Group1 Initialization and de-initialization functions
 109:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****  *  @brief    Initialization and Configuration functions 
 110:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****  *
 111:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** @verbatim    
 112:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   ==============================================================================
 113:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****               ##### Initialization and de-initialization functions #####
 114:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   ==============================================================================
 115:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****     [..]
 116:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****       This section provides the CORTEX HAL driver functions allowing to configure Interrupts
 117:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****       Systick functionalities 
 118:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** 
 119:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** @endverbatim
 120:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @{
 121:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   */
 122:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** 
 123:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** 
 124:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** /**
 125:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @brief  Sets the priority grouping field (preemption priority and subpriority)
 126:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *         using the required unlock sequence.
 127:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @param  PriorityGroup The priority grouping bits length. 
 128:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *         This parameter can be one of the following values:
 129:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *         @arg NVIC_PRIORITYGROUP_0: 0 bits for preemption priority
 130:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *                                    4 bits for subpriority
 131:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *         @arg NVIC_PRIORITYGROUP_1: 1 bits for preemption priority
 132:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *                                    3 bits for subpriority
 133:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *         @arg NVIC_PRIORITYGROUP_2: 2 bits for preemption priority
 134:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *                                    2 bits for subpriority
 135:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *         @arg NVIC_PRIORITYGROUP_3: 3 bits for preemption priority
 136:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *                                    1 bits for subpriority
 137:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *         @arg NVIC_PRIORITYGROUP_4: 4 bits for preemption priority
 138:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *                                    0 bits for subpriority
 139:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
 140:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *         The pending IRQ priority will be managed only by the subpriority. 
 141:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @retval None
 142:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   */
 143:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
ARM GAS  /tmp/ccYXoPkL.s 			page 4


 144:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** {
  30              		.loc 1 144 0
  31              		.cfi_startproc
  32              		@ args = 0, pretend = 0, frame = 0
  33              		@ frame_needed = 0, uses_anonymous_args = 0
  34              		@ link register save eliminated.
  35              	.LVL0:
  36              	.LBB52:
  37              	.LBB53:
  38              		.file 2 "/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h"
   1:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** /**************************************************************************//**
   2:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****  * @file     core_cm4.h
   3:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****  * @brief    CMSIS Cortex-M4 Core Peripheral Access Layer Header File
   4:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****  * @version  V5.0.8
   5:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****  * @date     04. June 2018
   6:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****  ******************************************************************************/
   7:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** /*
   8:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****  *
  10:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****  * SPDX-License-Identifier: Apache-2.0
  11:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****  *
  12:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****  * not use this file except in compliance with the License.
  14:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****  * You may obtain a copy of the License at
  15:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****  *
  16:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****  *
  18:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****  * Unless required by applicable law or agreed to in writing, software
  19:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****  * See the License for the specific language governing permissions and
  22:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****  * limitations under the License.
  23:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****  */
  24:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
  25:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #if   defined ( __ICCARM__ )
  26:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   #pragma system_include         /* treat file as system include file for MISRA check */
  27:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #elif defined (__clang__)
  28:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   #pragma clang system_header   /* treat file as system include file */
  29:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #endif
  30:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
  31:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #ifndef __CORE_CM4_H_GENERIC
  32:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define __CORE_CM4_H_GENERIC
  33:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
  34:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #include <stdint.h>
  35:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
  36:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #ifdef __cplusplus
  37:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****  extern "C" {
  38:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #endif
  39:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
  40:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** /**
  41:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
  42:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   CMSIS violates the following MISRA-C:2004 rules:
  43:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
  44:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****    \li Required Rule 8.5, object/function definition in header file.<br>
  45:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****      Function definitions in header files are used to allow 'inlining'.
  46:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
  47:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****    \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
ARM GAS  /tmp/ccYXoPkL.s 			page 5


  48:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****      Unions are used for effective representation of core registers.
  49:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
  50:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****    \li Advisory Rule 19.7, Function-like macro defined.<br>
  51:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****      Function-like macros are used to allow more efficient code.
  52:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****  */
  53:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
  54:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
  55:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** /*******************************************************************************
  56:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****  *                 CMSIS definitions
  57:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****  ******************************************************************************/
  58:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** /**
  59:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   \ingroup Cortex_M4
  60:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   @{
  61:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****  */
  62:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
  63:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #include "cmsis_version.h"
  64:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
  65:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** /* CMSIS CM4 definitions */
  66:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define __CM4_CMSIS_VERSION_MAIN  (__CM_CMSIS_VERSION_MAIN)              /*!< \deprecated [31:16] C
  67:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define __CM4_CMSIS_VERSION_SUB   (__CM_CMSIS_VERSION_SUB)               /*!< \deprecated [15:0]  C
  68:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define __CM4_CMSIS_VERSION       ((__CM4_CMSIS_VERSION_MAIN << 16U) | \
  69:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****                                     __CM4_CMSIS_VERSION_SUB           )  /*!< \deprecated CMSIS HAL
  70:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
  71:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define __CORTEX_M                (4U)                                   /*!< Cortex-M Core */
  72:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
  73:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** /** __FPU_USED indicates whether an FPU is used or not.
  74:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****     For this, __FPU_PRESENT has to be checked prior to making use of FPU specific registers and fun
  75:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** */
  76:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #if defined ( __CC_ARM )
  77:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   #if defined __TARGET_FPU_VFP
  78:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
  79:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****       #define __FPU_USED       1U
  80:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****     #else
  81:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
  82:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****       #define __FPU_USED       0U
  83:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****     #endif
  84:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   #else
  85:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****     #define __FPU_USED         0U
  86:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   #endif
  87:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
  88:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  89:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   #if defined __ARM_PCS_VFP
  90:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
  91:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****       #define __FPU_USED       1U
  92:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****     #else
  93:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****       #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESEN
  94:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****       #define __FPU_USED       0U
  95:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****     #endif
  96:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   #else
  97:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****     #define __FPU_USED         0U
  98:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   #endif
  99:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 100:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #elif defined ( __GNUC__ )
 101:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   #if defined (__VFP_FP__) && !defined(__SOFTFP__)
 102:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 103:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****       #define __FPU_USED       1U
 104:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****     #else
ARM GAS  /tmp/ccYXoPkL.s 			page 6


 105:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 106:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****       #define __FPU_USED       0U
 107:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****     #endif
 108:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   #else
 109:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****     #define __FPU_USED         0U
 110:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   #endif
 111:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 112:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #elif defined ( __ICCARM__ )
 113:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   #if defined __ARMVFP__
 114:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 115:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****       #define __FPU_USED       1U
 116:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****     #else
 117:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 118:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****       #define __FPU_USED       0U
 119:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****     #endif
 120:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   #else
 121:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****     #define __FPU_USED         0U
 122:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   #endif
 123:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 124:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #elif defined ( __TI_ARM__ )
 125:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   #if defined __TI_VFP_SUPPORT__
 126:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 127:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****       #define __FPU_USED       1U
 128:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****     #else
 129:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 130:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****       #define __FPU_USED       0U
 131:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****     #endif
 132:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   #else
 133:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****     #define __FPU_USED         0U
 134:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   #endif
 135:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 136:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #elif defined ( __TASKING__ )
 137:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   #if defined __FPU_VFP__
 138:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 139:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****       #define __FPU_USED       1U
 140:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****     #else
 141:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 142:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****       #define __FPU_USED       0U
 143:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****     #endif
 144:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   #else
 145:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****     #define __FPU_USED         0U
 146:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   #endif
 147:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 148:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #elif defined ( __CSMC__ )
 149:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   #if ( __CSMC__ & 0x400U)
 150:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 151:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****       #define __FPU_USED       1U
 152:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****     #else
 153:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 154:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****       #define __FPU_USED       0U
 155:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****     #endif
 156:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   #else
 157:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****     #define __FPU_USED         0U
 158:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   #endif
 159:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 160:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #endif
 161:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
ARM GAS  /tmp/ccYXoPkL.s 			page 7


 162:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #include "cmsis_compiler.h"               /* CMSIS compiler specific defines */
 163:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 164:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 165:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #ifdef __cplusplus
 166:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** }
 167:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #endif
 168:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 169:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #endif /* __CORE_CM4_H_GENERIC */
 170:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 171:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #ifndef __CMSIS_GENERIC
 172:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 173:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #ifndef __CORE_CM4_H_DEPENDANT
 174:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define __CORE_CM4_H_DEPENDANT
 175:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 176:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #ifdef __cplusplus
 177:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****  extern "C" {
 178:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #endif
 179:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 180:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** /* check device defines and use defaults */
 181:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #if defined __CHECK_DEVICE_DEFINES
 182:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   #ifndef __CM4_REV
 183:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****     #define __CM4_REV               0x0000U
 184:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****     #warning "__CM4_REV not defined in device header file; using default!"
 185:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   #endif
 186:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 187:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   #ifndef __FPU_PRESENT
 188:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****     #define __FPU_PRESENT             0U
 189:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****     #warning "__FPU_PRESENT not defined in device header file; using default!"
 190:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   #endif
 191:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 192:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   #ifndef __MPU_PRESENT
 193:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****     #define __MPU_PRESENT             0U
 194:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****     #warning "__MPU_PRESENT not defined in device header file; using default!"
 195:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   #endif
 196:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 197:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   #ifndef __NVIC_PRIO_BITS
 198:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****     #define __NVIC_PRIO_BITS          3U
 199:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****     #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
 200:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   #endif
 201:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 202:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   #ifndef __Vendor_SysTickConfig
 203:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****     #define __Vendor_SysTickConfig    0U
 204:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****     #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
 205:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   #endif
 206:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #endif
 207:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 208:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** /* IO definitions (access restrictions to peripheral registers) */
 209:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** /**
 210:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****     \defgroup CMSIS_glob_defs CMSIS Global Defines
 211:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 212:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****     <strong>IO Type Qualifiers</strong> are used
 213:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****     \li to specify the access to peripheral variables.
 214:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****     \li for automatic generation of peripheral register debug information.
 215:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** */
 216:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #ifdef __cplusplus
 217:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   #define   __I     volatile             /*!< Defines 'read only' permissions */
 218:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #else
ARM GAS  /tmp/ccYXoPkL.s 			page 8


 219:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   #define   __I     volatile const       /*!< Defines 'read only' permissions */
 220:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #endif
 221:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define     __O     volatile             /*!< Defines 'write only' permissions */
 222:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define     __IO    volatile             /*!< Defines 'read / write' permissions */
 223:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 224:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** /* following defines should be used for structure members */
 225:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define     __IM     volatile const      /*! Defines 'read only' structure member permissions */
 226:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define     __OM     volatile            /*! Defines 'write only' structure member permissions */
 227:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define     __IOM    volatile            /*! Defines 'read / write' structure member permissions */
 228:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 229:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** /*@} end of group Cortex_M4 */
 230:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 231:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 232:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 233:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** /*******************************************************************************
 234:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****  *                 Register Abstraction
 235:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   Core Register contain:
 236:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   - Core Register
 237:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   - Core NVIC Register
 238:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   - Core SCB Register
 239:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   - Core SysTick Register
 240:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   - Core Debug Register
 241:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   - Core MPU Register
 242:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   - Core FPU Register
 243:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****  ******************************************************************************/
 244:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** /**
 245:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   \defgroup CMSIS_core_register Defines and Type Definitions
 246:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   \brief Type definitions and defines for Cortex-M processor based devices.
 247:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** */
 248:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 249:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** /**
 250:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   \ingroup    CMSIS_core_register
 251:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   \defgroup   CMSIS_CORE  Status and Control Registers
 252:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   \brief      Core Register type definitions.
 253:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   @{
 254:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****  */
 255:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 256:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** /**
 257:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   \brief  Union type to access the Application Program Status Register (APSR).
 258:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****  */
 259:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** typedef union
 260:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** {
 261:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   struct
 262:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   {
 263:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****     uint32_t _reserved0:16;              /*!< bit:  0..15  Reserved */
 264:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 265:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****     uint32_t _reserved1:7;               /*!< bit: 20..26  Reserved */
 266:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 267:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 268:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 269:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 270:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 271:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 272:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 273:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** } APSR_Type;
 274:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 275:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** /* APSR Register Definitions */
ARM GAS  /tmp/ccYXoPkL.s 			page 9


 276:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define APSR_N_Pos                         31U                                            /*!< APSR
 277:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define APSR_N_Msk                         (1UL << APSR_N_Pos)                            /*!< APSR
 278:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 279:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define APSR_Z_Pos                         30U                                            /*!< APSR
 280:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define APSR_Z_Msk                         (1UL << APSR_Z_Pos)                            /*!< APSR
 281:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 282:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define APSR_C_Pos                         29U                                            /*!< APSR
 283:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define APSR_C_Msk                         (1UL << APSR_C_Pos)                            /*!< APSR
 284:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 285:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define APSR_V_Pos                         28U                                            /*!< APSR
 286:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define APSR_V_Msk                         (1UL << APSR_V_Pos)                            /*!< APSR
 287:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 288:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define APSR_Q_Pos                         27U                                            /*!< APSR
 289:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define APSR_Q_Msk                         (1UL << APSR_Q_Pos)                            /*!< APSR
 290:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 291:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define APSR_GE_Pos                        16U                                            /*!< APSR
 292:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define APSR_GE_Msk                        (0xFUL << APSR_GE_Pos)                         /*!< APSR
 293:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 294:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 295:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** /**
 296:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   \brief  Union type to access the Interrupt Program Status Register (IPSR).
 297:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****  */
 298:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** typedef union
 299:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** {
 300:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   struct
 301:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   {
 302:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 303:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****     uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved */
 304:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 305:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 306:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** } IPSR_Type;
 307:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 308:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** /* IPSR Register Definitions */
 309:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define IPSR_ISR_Pos                        0U                                            /*!< IPSR
 310:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define IPSR_ISR_Msk                       (0x1FFUL /*<< IPSR_ISR_Pos*/)                  /*!< IPSR
 311:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 312:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 313:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** /**
 314:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
 315:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****  */
 316:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** typedef union
 317:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** {
 318:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   struct
 319:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   {
 320:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 321:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****     uint32_t _reserved0:1;               /*!< bit:      9  Reserved */
 322:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****     uint32_t ICI_IT_1:6;                 /*!< bit: 10..15  ICI/IT part 1 */
 323:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 324:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****     uint32_t _reserved1:4;               /*!< bit: 20..23  Reserved */
 325:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****     uint32_t T:1;                        /*!< bit:     24  Thumb bit */
 326:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****     uint32_t ICI_IT_2:2;                 /*!< bit: 25..26  ICI/IT part 2 */
 327:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 328:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 329:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 330:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 331:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 332:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
ARM GAS  /tmp/ccYXoPkL.s 			page 10


 333:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 334:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** } xPSR_Type;
 335:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 336:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** /* xPSR Register Definitions */
 337:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define xPSR_N_Pos                         31U                                            /*!< xPSR
 338:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define xPSR_N_Msk                         (1UL << xPSR_N_Pos)                            /*!< xPSR
 339:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 340:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define xPSR_Z_Pos                         30U                                            /*!< xPSR
 341:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define xPSR_Z_Msk                         (1UL << xPSR_Z_Pos)                            /*!< xPSR
 342:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 343:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define xPSR_C_Pos                         29U                                            /*!< xPSR
 344:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define xPSR_C_Msk                         (1UL << xPSR_C_Pos)                            /*!< xPSR
 345:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 346:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define xPSR_V_Pos                         28U                                            /*!< xPSR
 347:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define xPSR_V_Msk                         (1UL << xPSR_V_Pos)                            /*!< xPSR
 348:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 349:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define xPSR_Q_Pos                         27U                                            /*!< xPSR
 350:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define xPSR_Q_Msk                         (1UL << xPSR_Q_Pos)                            /*!< xPSR
 351:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 352:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define xPSR_ICI_IT_2_Pos                  25U                                            /*!< xPSR
 353:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define xPSR_ICI_IT_2_Msk                  (3UL << xPSR_ICI_IT_2_Pos)                     /*!< xPSR
 354:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 355:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define xPSR_T_Pos                         24U                                            /*!< xPSR
 356:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define xPSR_T_Msk                         (1UL << xPSR_T_Pos)                            /*!< xPSR
 357:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 358:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define xPSR_GE_Pos                        16U                                            /*!< xPSR
 359:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define xPSR_GE_Msk                        (0xFUL << xPSR_GE_Pos)                         /*!< xPSR
 360:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 361:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define xPSR_ICI_IT_1_Pos                  10U                                            /*!< xPSR
 362:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define xPSR_ICI_IT_1_Msk                  (0x3FUL << xPSR_ICI_IT_1_Pos)                  /*!< xPSR
 363:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 364:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define xPSR_ISR_Pos                        0U                                            /*!< xPSR
 365:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define xPSR_ISR_Msk                       (0x1FFUL /*<< xPSR_ISR_Pos*/)                  /*!< xPSR
 366:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 367:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 368:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** /**
 369:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   \brief  Union type to access the Control Registers (CONTROL).
 370:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****  */
 371:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** typedef union
 372:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** {
 373:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   struct
 374:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   {
 375:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****     uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
 376:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****     uint32_t SPSEL:1;                    /*!< bit:      1  Stack to be used */
 377:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****     uint32_t FPCA:1;                     /*!< bit:      2  FP extension active flag */
 378:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****     uint32_t _reserved0:29;              /*!< bit:  3..31  Reserved */
 379:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 380:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 381:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** } CONTROL_Type;
 382:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 383:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** /* CONTROL Register Definitions */
 384:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define CONTROL_FPCA_Pos                    2U                                            /*!< CONT
 385:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define CONTROL_FPCA_Msk                   (1UL << CONTROL_FPCA_Pos)                      /*!< CONT
 386:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 387:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define CONTROL_SPSEL_Pos                   1U                                            /*!< CONT
 388:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define CONTROL_SPSEL_Msk                  (1UL << CONTROL_SPSEL_Pos)                     /*!< CONT
 389:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
ARM GAS  /tmp/ccYXoPkL.s 			page 11


 390:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define CONTROL_nPRIV_Pos                   0U                                            /*!< CONT
 391:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define CONTROL_nPRIV_Msk                  (1UL /*<< CONTROL_nPRIV_Pos*/)                 /*!< CONT
 392:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 393:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** /*@} end of group CMSIS_CORE */
 394:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 395:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 396:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** /**
 397:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   \ingroup    CMSIS_core_register
 398:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
 399:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   \brief      Type definitions for the NVIC Registers
 400:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   @{
 401:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****  */
 402:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 403:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** /**
 404:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
 405:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****  */
 406:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** typedef struct
 407:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** {
 408:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t ISER[8U];               /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register */
 409:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****         uint32_t RESERVED0[24U];
 410:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t ICER[8U];               /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register 
 411:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****         uint32_t RSERVED1[24U];
 412:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t ISPR[8U];               /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register *
 413:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****         uint32_t RESERVED2[24U];
 414:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t ICPR[8U];               /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register
 415:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****         uint32_t RESERVED3[24U];
 416:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t IABR[8U];               /*!< Offset: 0x200 (R/W)  Interrupt Active bit Register */
 417:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****         uint32_t RESERVED4[56U];
 418:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   __IOM uint8_t  IP[240U];               /*!< Offset: 0x300 (R/W)  Interrupt Priority Register (8Bi
 419:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****         uint32_t RESERVED5[644U];
 420:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   __OM  uint32_t STIR;                   /*!< Offset: 0xE00 ( /W)  Software Trigger Interrupt Regis
 421:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** }  NVIC_Type;
 422:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 423:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** /* Software Triggered Interrupt Register Definitions */
 424:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define NVIC_STIR_INTID_Pos                 0U                                         /*!< STIR: I
 425:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define NVIC_STIR_INTID_Msk                (0x1FFUL /*<< NVIC_STIR_INTID_Pos*/)        /*!< STIR: I
 426:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 427:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** /*@} end of group CMSIS_NVIC */
 428:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 429:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 430:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** /**
 431:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 432:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   \defgroup CMSIS_SCB     System Control Block (SCB)
 433:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   \brief    Type definitions for the System Control Block Registers
 434:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   @{
 435:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****  */
 436:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 437:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** /**
 438:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   \brief  Structure type to access the System Control Block (SCB).
 439:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****  */
 440:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** typedef struct
 441:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** {
 442:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   __IM  uint32_t CPUID;                  /*!< Offset: 0x000 (R/ )  CPUID Base Register */
 443:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t ICSR;                   /*!< Offset: 0x004 (R/W)  Interrupt Control and State Regi
 444:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t VTOR;                   /*!< Offset: 0x008 (R/W)  Vector Table Offset Register */
 445:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t AIRCR;                  /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset 
 446:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t SCR;                    /*!< Offset: 0x010 (R/W)  System Control Register */
ARM GAS  /tmp/ccYXoPkL.s 			page 12


 447:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t CCR;                    /*!< Offset: 0x014 (R/W)  Configuration Control Register *
 448:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   __IOM uint8_t  SHP[12U];               /*!< Offset: 0x018 (R/W)  System Handlers Priority Registe
 449:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t SHCSR;                  /*!< Offset: 0x024 (R/W)  System Handler Control and State
 450:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t CFSR;                   /*!< Offset: 0x028 (R/W)  Configurable Fault Status Regist
 451:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t HFSR;                   /*!< Offset: 0x02C (R/W)  HardFault Status Register */
 452:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t DFSR;                   /*!< Offset: 0x030 (R/W)  Debug Fault Status Register */
 453:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t MMFAR;                  /*!< Offset: 0x034 (R/W)  MemManage Fault Address Register
 454:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t BFAR;                   /*!< Offset: 0x038 (R/W)  BusFault Address Register */
 455:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t AFSR;                   /*!< Offset: 0x03C (R/W)  Auxiliary Fault Status Register 
 456:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   __IM  uint32_t PFR[2U];                /*!< Offset: 0x040 (R/ )  Processor Feature Register */
 457:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   __IM  uint32_t DFR;                    /*!< Offset: 0x048 (R/ )  Debug Feature Register */
 458:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   __IM  uint32_t ADR;                    /*!< Offset: 0x04C (R/ )  Auxiliary Feature Register */
 459:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   __IM  uint32_t MMFR[4U];               /*!< Offset: 0x050 (R/ )  Memory Model Feature Register */
 460:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   __IM  uint32_t ISAR[5U];               /*!< Offset: 0x060 (R/ )  Instruction Set Attributes Regis
 461:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****         uint32_t RESERVED0[5U];
 462:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t CPACR;                  /*!< Offset: 0x088 (R/W)  Coprocessor Access Control Regis
 463:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** } SCB_Type;
 464:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 465:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** /* SCB CPUID Register Definitions */
 466:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24U                                            /*!< SCB 
 467:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB 
 468:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 469:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define SCB_CPUID_VARIANT_Pos              20U                                            /*!< SCB 
 470:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB 
 471:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 472:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Pos         16U                                            /*!< SCB 
 473:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB 
 474:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 475:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define SCB_CPUID_PARTNO_Pos                4U                                            /*!< SCB 
 476:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB 
 477:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 478:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define SCB_CPUID_REVISION_Pos              0U                                            /*!< SCB 
 479:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define SCB_CPUID_REVISION_Msk             (0xFUL /*<< SCB_CPUID_REVISION_Pos*/)          /*!< SCB 
 480:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 481:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** /* SCB Interrupt Control State Register Definitions */
 482:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Pos            31U                                            /*!< SCB 
 483:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Msk            (1UL << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB 
 484:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 485:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define SCB_ICSR_PENDSVSET_Pos             28U                                            /*!< SCB 
 486:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB 
 487:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 488:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Pos             27U                                            /*!< SCB 
 489:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB 
 490:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 491:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define SCB_ICSR_PENDSTSET_Pos             26U                                            /*!< SCB 
 492:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB 
 493:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 494:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Pos             25U                                            /*!< SCB 
 495:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB 
 496:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 497:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23U                                            /*!< SCB 
 498:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB 
 499:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 500:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define SCB_ICSR_ISRPENDING_Pos            22U                                            /*!< SCB 
 501:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB 
 502:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 503:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define SCB_ICSR_VECTPENDING_Pos           12U                                            /*!< SCB 
ARM GAS  /tmp/ccYXoPkL.s 			page 13


 504:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB 
 505:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 506:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define SCB_ICSR_RETTOBASE_Pos             11U                                            /*!< SCB 
 507:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define SCB_ICSR_RETTOBASE_Msk             (1UL << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB 
 508:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 509:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Pos             0U                                            /*!< SCB 
 510:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/)       /*!< SCB 
 511:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 512:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** /* SCB Vector Table Offset Register Definitions */
 513:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define SCB_VTOR_TBLOFF_Pos                 7U                                            /*!< SCB 
 514:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos)           /*!< SCB 
 515:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 516:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** /* SCB Application Interrupt and Reset Control Register Definitions */
 517:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define SCB_AIRCR_VECTKEY_Pos              16U                                            /*!< SCB 
 518:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB 
 519:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 520:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16U                                            /*!< SCB 
 521:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB 
 522:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 523:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Pos            15U                                            /*!< SCB 
 524:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB 
 525:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 526:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Pos              8U                                            /*!< SCB 
 527:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Msk             (7UL << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB 
 528:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 529:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2U                                            /*!< SCB 
 530:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB 
 531:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 532:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1U                                            /*!< SCB 
 533:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB 
 534:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 535:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define SCB_AIRCR_VECTRESET_Pos             0U                                            /*!< SCB 
 536:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define SCB_AIRCR_VECTRESET_Msk            (1UL /*<< SCB_AIRCR_VECTRESET_Pos*/)           /*!< SCB 
 537:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 538:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** /* SCB System Control Register Definitions */
 539:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define SCB_SCR_SEVONPEND_Pos               4U                                            /*!< SCB 
 540:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB 
 541:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 542:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Pos               2U                                            /*!< SCB 
 543:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB 
 544:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 545:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1U                                            /*!< SCB 
 546:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB 
 547:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 548:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** /* SCB Configuration Control Register Definitions */
 549:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define SCB_CCR_STKALIGN_Pos                9U                                            /*!< SCB 
 550:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define SCB_CCR_STKALIGN_Msk               (1UL << SCB_CCR_STKALIGN_Pos)                  /*!< SCB 
 551:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 552:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Pos               8U                                            /*!< SCB 
 553:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Msk              (1UL << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB 
 554:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 555:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Pos               4U                                            /*!< SCB 
 556:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Msk              (1UL << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB 
 557:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 558:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3U                                            /*!< SCB 
 559:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB 
 560:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
ARM GAS  /tmp/ccYXoPkL.s 			page 14


 561:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define SCB_CCR_USERSETMPEND_Pos            1U                                            /*!< SCB 
 562:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define SCB_CCR_USERSETMPEND_Msk           (1UL << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB 
 563:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 564:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Pos          0U                                            /*!< SCB 
 565:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Msk         (1UL /*<< SCB_CCR_NONBASETHRDENA_Pos*/)        /*!< SCB 
 566:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 567:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** /* SCB System Handler Control and State Register Definitions */
 568:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Pos          18U                                            /*!< SCB 
 569:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Msk          (1UL << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB 
 570:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 571:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Pos          17U                                            /*!< SCB 
 572:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Msk          (1UL << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB 
 573:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 574:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Pos          16U                                            /*!< SCB 
 575:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Msk          (1UL << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB 
 576:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 577:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15U                                            /*!< SCB 
 578:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB 
 579:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 580:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Pos       14U                                            /*!< SCB 
 581:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB 
 582:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 583:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Pos       13U                                            /*!< SCB 
 584:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB 
 585:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 586:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Pos       12U                                            /*!< SCB 
 587:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB 
 588:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 589:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Pos           11U                                            /*!< SCB 
 590:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Msk           (1UL << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB 
 591:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 592:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Pos            10U                                            /*!< SCB 
 593:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Msk            (1UL << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB 
 594:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 595:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define SCB_SHCSR_MONITORACT_Pos            8U                                            /*!< SCB 
 596:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define SCB_SHCSR_MONITORACT_Msk           (1UL << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB 
 597:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 598:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Pos             7U                                            /*!< SCB 
 599:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Msk            (1UL << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB 
 600:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 601:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Pos           3U                                            /*!< SCB 
 602:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Msk          (1UL << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB 
 603:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 604:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Pos           1U                                            /*!< SCB 
 605:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Msk          (1UL << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB 
 606:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 607:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Pos           0U                                            /*!< SCB 
 608:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Msk          (1UL /*<< SCB_SHCSR_MEMFAULTACT_Pos*/)         /*!< SCB 
 609:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 610:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** /* SCB Configurable Fault Status Register Definitions */
 611:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Pos            16U                                            /*!< SCB 
 612:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB 
 613:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 614:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Pos             8U                                            /*!< SCB 
 615:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB 
 616:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 617:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Pos             0U                                            /*!< SCB 
ARM GAS  /tmp/ccYXoPkL.s 			page 15


 618:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL /*<< SCB_CFSR_MEMFAULTSR_Pos*/)        /*!< SCB 
 619:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 620:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** /* MemManage Fault Status Register (part of SCB Configurable Fault Status Register) */
 621:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define SCB_CFSR_MMARVALID_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 7U)               /*!< SCB 
 622:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define SCB_CFSR_MMARVALID_Msk             (1UL << SCB_CFSR_MMARVALID_Pos)                /*!< SCB 
 623:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 624:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define SCB_CFSR_MLSPERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 5U)               /*!< SCB 
 625:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define SCB_CFSR_MLSPERR_Msk               (1UL << SCB_CFSR_MLSPERR_Pos)                  /*!< SCB 
 626:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 627:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define SCB_CFSR_MSTKERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 4U)               /*!< SCB 
 628:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define SCB_CFSR_MSTKERR_Msk               (1UL << SCB_CFSR_MSTKERR_Pos)                  /*!< SCB 
 629:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 630:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define SCB_CFSR_MUNSTKERR_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 3U)               /*!< SCB 
 631:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define SCB_CFSR_MUNSTKERR_Msk             (1UL << SCB_CFSR_MUNSTKERR_Pos)                /*!< SCB 
 632:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 633:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define SCB_CFSR_DACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 1U)               /*!< SCB 
 634:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define SCB_CFSR_DACCVIOL_Msk              (1UL << SCB_CFSR_DACCVIOL_Pos)                 /*!< SCB 
 635:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 636:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define SCB_CFSR_IACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 0U)               /*!< SCB 
 637:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define SCB_CFSR_IACCVIOL_Msk              (1UL /*<< SCB_CFSR_IACCVIOL_Pos*/)             /*!< SCB 
 638:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 639:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** /* BusFault Status Register (part of SCB Configurable Fault Status Register) */
 640:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define SCB_CFSR_BFARVALID_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 7U)                  /*!< SCB 
 641:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define SCB_CFSR_BFARVALID_Msk            (1UL << SCB_CFSR_BFARVALID_Pos)                 /*!< SCB 
 642:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 643:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define SCB_CFSR_LSPERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 5U)                  /*!< SCB 
 644:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define SCB_CFSR_LSPERR_Msk               (1UL << SCB_CFSR_LSPERR_Pos)                    /*!< SCB 
 645:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 646:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define SCB_CFSR_STKERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 4U)                  /*!< SCB 
 647:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define SCB_CFSR_STKERR_Msk               (1UL << SCB_CFSR_STKERR_Pos)                    /*!< SCB 
 648:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 649:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define SCB_CFSR_UNSTKERR_Pos             (SCB_CFSR_BUSFAULTSR_Pos + 3U)                  /*!< SCB 
 650:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define SCB_CFSR_UNSTKERR_Msk             (1UL << SCB_CFSR_UNSTKERR_Pos)                  /*!< SCB 
 651:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 652:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define SCB_CFSR_IMPRECISERR_Pos          (SCB_CFSR_BUSFAULTSR_Pos + 2U)                  /*!< SCB 
 653:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define SCB_CFSR_IMPRECISERR_Msk          (1UL << SCB_CFSR_IMPRECISERR_Pos)               /*!< SCB 
 654:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 655:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define SCB_CFSR_PRECISERR_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 1U)                  /*!< SCB 
 656:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define SCB_CFSR_PRECISERR_Msk            (1UL << SCB_CFSR_PRECISERR_Pos)                 /*!< SCB 
 657:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 658:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define SCB_CFSR_IBUSERR_Pos              (SCB_CFSR_BUSFAULTSR_Pos + 0U)                  /*!< SCB 
 659:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define SCB_CFSR_IBUSERR_Msk              (1UL << SCB_CFSR_IBUSERR_Pos)                   /*!< SCB 
 660:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 661:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** /* UsageFault Status Register (part of SCB Configurable Fault Status Register) */
 662:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define SCB_CFSR_DIVBYZERO_Pos            (SCB_CFSR_USGFAULTSR_Pos + 9U)                  /*!< SCB 
 663:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define SCB_CFSR_DIVBYZERO_Msk            (1UL << SCB_CFSR_DIVBYZERO_Pos)                 /*!< SCB 
 664:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 665:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define SCB_CFSR_UNALIGNED_Pos            (SCB_CFSR_USGFAULTSR_Pos + 8U)                  /*!< SCB 
 666:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define SCB_CFSR_UNALIGNED_Msk            (1UL << SCB_CFSR_UNALIGNED_Pos)                 /*!< SCB 
 667:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 668:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define SCB_CFSR_NOCP_Pos                 (SCB_CFSR_USGFAULTSR_Pos + 3U)                  /*!< SCB 
 669:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define SCB_CFSR_NOCP_Msk                 (1UL << SCB_CFSR_NOCP_Pos)                      /*!< SCB 
 670:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 671:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define SCB_CFSR_INVPC_Pos                (SCB_CFSR_USGFAULTSR_Pos + 2U)                  /*!< SCB 
 672:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define SCB_CFSR_INVPC_Msk                (1UL << SCB_CFSR_INVPC_Pos)                     /*!< SCB 
 673:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 674:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define SCB_CFSR_INVSTATE_Pos             (SCB_CFSR_USGFAULTSR_Pos + 1U)                  /*!< SCB 
ARM GAS  /tmp/ccYXoPkL.s 			page 16


 675:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define SCB_CFSR_INVSTATE_Msk             (1UL << SCB_CFSR_INVSTATE_Pos)                  /*!< SCB 
 676:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 677:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define SCB_CFSR_UNDEFINSTR_Pos           (SCB_CFSR_USGFAULTSR_Pos + 0U)                  /*!< SCB 
 678:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define SCB_CFSR_UNDEFINSTR_Msk           (1UL << SCB_CFSR_UNDEFINSTR_Pos)                /*!< SCB 
 679:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 680:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** /* SCB Hard Fault Status Register Definitions */
 681:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Pos              31U                                            /*!< SCB 
 682:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Msk              (1UL << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB 
 683:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 684:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define SCB_HFSR_FORCED_Pos                30U                                            /*!< SCB 
 685:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define SCB_HFSR_FORCED_Msk                (1UL << SCB_HFSR_FORCED_Pos)                   /*!< SCB 
 686:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 687:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define SCB_HFSR_VECTTBL_Pos                1U                                            /*!< SCB 
 688:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define SCB_HFSR_VECTTBL_Msk               (1UL << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB 
 689:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 690:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** /* SCB Debug Fault Status Register Definitions */
 691:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define SCB_DFSR_EXTERNAL_Pos               4U                                            /*!< SCB 
 692:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define SCB_DFSR_EXTERNAL_Msk              (1UL << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB 
 693:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 694:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define SCB_DFSR_VCATCH_Pos                 3U                                            /*!< SCB 
 695:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define SCB_DFSR_VCATCH_Msk                (1UL << SCB_DFSR_VCATCH_Pos)                   /*!< SCB 
 696:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 697:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define SCB_DFSR_DWTTRAP_Pos                2U                                            /*!< SCB 
 698:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define SCB_DFSR_DWTTRAP_Msk               (1UL << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB 
 699:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 700:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define SCB_DFSR_BKPT_Pos                   1U                                            /*!< SCB 
 701:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define SCB_DFSR_BKPT_Msk                  (1UL << SCB_DFSR_BKPT_Pos)                     /*!< SCB 
 702:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 703:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define SCB_DFSR_HALTED_Pos                 0U                                            /*!< SCB 
 704:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define SCB_DFSR_HALTED_Msk                (1UL /*<< SCB_DFSR_HALTED_Pos*/)               /*!< SCB 
 705:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 706:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** /*@} end of group CMSIS_SCB */
 707:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 708:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 709:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** /**
 710:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 711:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB)
 712:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   \brief    Type definitions for the System Control and ID Register not in the SCB
 713:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   @{
 714:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****  */
 715:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 716:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** /**
 717:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   \brief  Structure type to access the System Control and ID Register not in the SCB.
 718:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****  */
 719:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** typedef struct
 720:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** {
 721:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****         uint32_t RESERVED0[1U];
 722:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   __IM  uint32_t ICTR;                   /*!< Offset: 0x004 (R/ )  Interrupt Controller Type Regist
 723:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t ACTLR;                  /*!< Offset: 0x008 (R/W)  Auxiliary Control Register */
 724:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** } SCnSCB_Type;
 725:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 726:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** /* Interrupt Controller Type Register Definitions */
 727:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Pos         0U                                         /*!< ICTR: I
 728:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Msk        (0xFUL /*<< SCnSCB_ICTR_INTLINESNUM_Pos*/)  /*!< ICTR: I
 729:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 730:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** /* Auxiliary Control Register Definitions */
 731:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Pos            9U                                         /*!< ACTLR: 
ARM GAS  /tmp/ccYXoPkL.s 			page 17


 732:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Msk           (1UL << SCnSCB_ACTLR_DISOOFP_Pos)           /*!< ACTLR: 
 733:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 734:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Pos            8U                                         /*!< ACTLR: 
 735:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Msk           (1UL << SCnSCB_ACTLR_DISFPCA_Pos)           /*!< ACTLR: 
 736:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 737:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Pos            2U                                         /*!< ACTLR: 
 738:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Msk           (1UL << SCnSCB_ACTLR_DISFOLD_Pos)           /*!< ACTLR: 
 739:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 740:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Pos         1U                                         /*!< ACTLR: 
 741:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Msk        (1UL << SCnSCB_ACTLR_DISDEFWBUF_Pos)        /*!< ACTLR: 
 742:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 743:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Pos         0U                                         /*!< ACTLR: 
 744:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Msk        (1UL /*<< SCnSCB_ACTLR_DISMCYCINT_Pos*/)    /*!< ACTLR: 
 745:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 746:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** /*@} end of group CMSIS_SCnotSCB */
 747:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 748:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 749:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** /**
 750:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 751:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
 752:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   \brief    Type definitions for the System Timer Registers.
 753:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   @{
 754:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****  */
 755:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 756:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** /**
 757:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   \brief  Structure type to access the System Timer (SysTick).
 758:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****  */
 759:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** typedef struct
 760:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** {
 761:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SysTick Control and Status Regis
 762:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t LOAD;                   /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register */
 763:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t VAL;                    /*!< Offset: 0x008 (R/W)  SysTick Current Value Register *
 764:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   __IM  uint32_t CALIB;                  /*!< Offset: 0x00C (R/ )  SysTick Calibration Register */
 765:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** } SysTick_Type;
 766:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 767:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** /* SysTick Control / Status Register Definitions */
 768:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16U                                            /*!< SysT
 769:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysT
 770:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 771:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2U                                            /*!< SysT
 772:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysT
 773:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 774:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define SysTick_CTRL_TICKINT_Pos            1U                                            /*!< SysT
 775:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysT
 776:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 777:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define SysTick_CTRL_ENABLE_Pos             0U                                            /*!< SysT
 778:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define SysTick_CTRL_ENABLE_Msk            (1UL /*<< SysTick_CTRL_ENABLE_Pos*/)           /*!< SysT
 779:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 780:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** /* SysTick Reload Register Definitions */
 781:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define SysTick_LOAD_RELOAD_Pos             0U                                            /*!< SysT
 782:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/)    /*!< SysT
 783:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 784:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** /* SysTick Current Register Definitions */
 785:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define SysTick_VAL_CURRENT_Pos             0U                                            /*!< SysT
 786:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/)    /*!< SysT
 787:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 788:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** /* SysTick Calibration Register Definitions */
ARM GAS  /tmp/ccYXoPkL.s 			page 18


 789:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define SysTick_CALIB_NOREF_Pos            31U                                            /*!< SysT
 790:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysT
 791:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 792:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define SysTick_CALIB_SKEW_Pos             30U                                            /*!< SysT
 793:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysT
 794:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 795:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define SysTick_CALIB_TENMS_Pos             0U                                            /*!< SysT
 796:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/)    /*!< SysT
 797:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 798:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** /*@} end of group CMSIS_SysTick */
 799:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 800:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 801:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** /**
 802:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 803:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   \defgroup CMSIS_ITM     Instrumentation Trace Macrocell (ITM)
 804:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   \brief    Type definitions for the Instrumentation Trace Macrocell (ITM)
 805:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   @{
 806:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****  */
 807:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 808:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** /**
 809:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   \brief  Structure type to access the Instrumentation Trace Macrocell Register (ITM).
 810:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****  */
 811:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** typedef struct
 812:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** {
 813:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   __OM  union
 814:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   {
 815:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****     __OM  uint8_t    u8;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 8-bit */
 816:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****     __OM  uint16_t   u16;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 16-bit */
 817:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****     __OM  uint32_t   u32;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 32-bit */
 818:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   }  PORT [32U];                         /*!< Offset: 0x000 ( /W)  ITM Stimulus Port Registers */
 819:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****         uint32_t RESERVED0[864U];
 820:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t TER;                    /*!< Offset: 0xE00 (R/W)  ITM Trace Enable Register */
 821:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****         uint32_t RESERVED1[15U];
 822:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t TPR;                    /*!< Offset: 0xE40 (R/W)  ITM Trace Privilege Register */
 823:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****         uint32_t RESERVED2[15U];
 824:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t TCR;                    /*!< Offset: 0xE80 (R/W)  ITM Trace Control Register */
 825:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****         uint32_t RESERVED3[29U];
 826:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   __OM  uint32_t IWR;                    /*!< Offset: 0xEF8 ( /W)  ITM Integration Write Register *
 827:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   __IM  uint32_t IRR;                    /*!< Offset: 0xEFC (R/ )  ITM Integration Read Register */
 828:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t IMCR;                   /*!< Offset: 0xF00 (R/W)  ITM Integration Mode Control Reg
 829:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****         uint32_t RESERVED4[43U];
 830:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   __OM  uint32_t LAR;                    /*!< Offset: 0xFB0 ( /W)  ITM Lock Access Register */
 831:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   __IM  uint32_t LSR;                    /*!< Offset: 0xFB4 (R/ )  ITM Lock Status Register */
 832:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****         uint32_t RESERVED5[6U];
 833:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   __IM  uint32_t PID4;                   /*!< Offset: 0xFD0 (R/ )  ITM Peripheral Identification Re
 834:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   __IM  uint32_t PID5;                   /*!< Offset: 0xFD4 (R/ )  ITM Peripheral Identification Re
 835:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   __IM  uint32_t PID6;                   /*!< Offset: 0xFD8 (R/ )  ITM Peripheral Identification Re
 836:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   __IM  uint32_t PID7;                   /*!< Offset: 0xFDC (R/ )  ITM Peripheral Identification Re
 837:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   __IM  uint32_t PID0;                   /*!< Offset: 0xFE0 (R/ )  ITM Peripheral Identification Re
 838:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   __IM  uint32_t PID1;                   /*!< Offset: 0xFE4 (R/ )  ITM Peripheral Identification Re
 839:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   __IM  uint32_t PID2;                   /*!< Offset: 0xFE8 (R/ )  ITM Peripheral Identification Re
 840:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   __IM  uint32_t PID3;                   /*!< Offset: 0xFEC (R/ )  ITM Peripheral Identification Re
 841:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   __IM  uint32_t CID0;                   /*!< Offset: 0xFF0 (R/ )  ITM Component  Identification Re
 842:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   __IM  uint32_t CID1;                   /*!< Offset: 0xFF4 (R/ )  ITM Component  Identification Re
 843:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   __IM  uint32_t CID2;                   /*!< Offset: 0xFF8 (R/ )  ITM Component  Identification Re
 844:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   __IM  uint32_t CID3;                   /*!< Offset: 0xFFC (R/ )  ITM Component  Identification Re
 845:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** } ITM_Type;
ARM GAS  /tmp/ccYXoPkL.s 			page 19


 846:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 847:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** /* ITM Trace Privilege Register Definitions */
 848:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define ITM_TPR_PRIVMASK_Pos                0U                                            /*!< ITM 
 849:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define ITM_TPR_PRIVMASK_Msk               (0xFFFFFFFFUL /*<< ITM_TPR_PRIVMASK_Pos*/)     /*!< ITM 
 850:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 851:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** /* ITM Trace Control Register Definitions */
 852:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define ITM_TCR_BUSY_Pos                   23U                                            /*!< ITM 
 853:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define ITM_TCR_BUSY_Msk                   (1UL << ITM_TCR_BUSY_Pos)                      /*!< ITM 
 854:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 855:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define ITM_TCR_TraceBusID_Pos             16U                                            /*!< ITM 
 856:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define ITM_TCR_TraceBusID_Msk             (0x7FUL << ITM_TCR_TraceBusID_Pos)             /*!< ITM 
 857:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 858:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define ITM_TCR_GTSFREQ_Pos                10U                                            /*!< ITM 
 859:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define ITM_TCR_GTSFREQ_Msk                (3UL << ITM_TCR_GTSFREQ_Pos)                   /*!< ITM 
 860:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 861:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define ITM_TCR_TSPrescale_Pos              8U                                            /*!< ITM 
 862:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define ITM_TCR_TSPrescale_Msk             (3UL << ITM_TCR_TSPrescale_Pos)                /*!< ITM 
 863:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 864:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define ITM_TCR_SWOENA_Pos                  4U                                            /*!< ITM 
 865:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define ITM_TCR_SWOENA_Msk                 (1UL << ITM_TCR_SWOENA_Pos)                    /*!< ITM 
 866:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 867:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define ITM_TCR_DWTENA_Pos                  3U                                            /*!< ITM 
 868:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define ITM_TCR_DWTENA_Msk                 (1UL << ITM_TCR_DWTENA_Pos)                    /*!< ITM 
 869:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 870:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define ITM_TCR_SYNCENA_Pos                 2U                                            /*!< ITM 
 871:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define ITM_TCR_SYNCENA_Msk                (1UL << ITM_TCR_SYNCENA_Pos)                   /*!< ITM 
 872:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 873:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define ITM_TCR_TSENA_Pos                   1U                                            /*!< ITM 
 874:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define ITM_TCR_TSENA_Msk                  (1UL << ITM_TCR_TSENA_Pos)                     /*!< ITM 
 875:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 876:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define ITM_TCR_ITMENA_Pos                  0U                                            /*!< ITM 
 877:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define ITM_TCR_ITMENA_Msk                 (1UL /*<< ITM_TCR_ITMENA_Pos*/)                /*!< ITM 
 878:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 879:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** /* ITM Integration Write Register Definitions */
 880:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define ITM_IWR_ATVALIDM_Pos                0U                                            /*!< ITM 
 881:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define ITM_IWR_ATVALIDM_Msk               (1UL /*<< ITM_IWR_ATVALIDM_Pos*/)              /*!< ITM 
 882:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 883:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** /* ITM Integration Read Register Definitions */
 884:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define ITM_IRR_ATREADYM_Pos                0U                                            /*!< ITM 
 885:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define ITM_IRR_ATREADYM_Msk               (1UL /*<< ITM_IRR_ATREADYM_Pos*/)              /*!< ITM 
 886:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 887:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** /* ITM Integration Mode Control Register Definitions */
 888:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define ITM_IMCR_INTEGRATION_Pos            0U                                            /*!< ITM 
 889:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define ITM_IMCR_INTEGRATION_Msk           (1UL /*<< ITM_IMCR_INTEGRATION_Pos*/)          /*!< ITM 
 890:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 891:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** /* ITM Lock Status Register Definitions */
 892:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define ITM_LSR_ByteAcc_Pos                 2U                                            /*!< ITM 
 893:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define ITM_LSR_ByteAcc_Msk                (1UL << ITM_LSR_ByteAcc_Pos)                   /*!< ITM 
 894:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 895:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define ITM_LSR_Access_Pos                  1U                                            /*!< ITM 
 896:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define ITM_LSR_Access_Msk                 (1UL << ITM_LSR_Access_Pos)                    /*!< ITM 
 897:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 898:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define ITM_LSR_Present_Pos                 0U                                            /*!< ITM 
 899:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define ITM_LSR_Present_Msk                (1UL /*<< ITM_LSR_Present_Pos*/)               /*!< ITM 
 900:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 901:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** /*@}*/ /* end of group CMSIS_ITM */
 902:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
ARM GAS  /tmp/ccYXoPkL.s 			page 20


 903:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 904:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** /**
 905:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 906:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   \defgroup CMSIS_DWT     Data Watchpoint and Trace (DWT)
 907:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   \brief    Type definitions for the Data Watchpoint and Trace (DWT)
 908:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   @{
 909:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****  */
 910:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 911:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** /**
 912:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   \brief  Structure type to access the Data Watchpoint and Trace Register (DWT).
 913:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****  */
 914:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** typedef struct
 915:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** {
 916:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  Control Register */
 917:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t CYCCNT;                 /*!< Offset: 0x004 (R/W)  Cycle Count Register */
 918:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t CPICNT;                 /*!< Offset: 0x008 (R/W)  CPI Count Register */
 919:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t EXCCNT;                 /*!< Offset: 0x00C (R/W)  Exception Overhead Count Registe
 920:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t SLEEPCNT;               /*!< Offset: 0x010 (R/W)  Sleep Count Register */
 921:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t LSUCNT;                 /*!< Offset: 0x014 (R/W)  LSU Count Register */
 922:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t FOLDCNT;                /*!< Offset: 0x018 (R/W)  Folded-instruction Count Registe
 923:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   __IM  uint32_t PCSR;                   /*!< Offset: 0x01C (R/ )  Program Counter Sample Register 
 924:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t COMP0;                  /*!< Offset: 0x020 (R/W)  Comparator Register 0 */
 925:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t MASK0;                  /*!< Offset: 0x024 (R/W)  Mask Register 0 */
 926:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t FUNCTION0;              /*!< Offset: 0x028 (R/W)  Function Register 0 */
 927:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****         uint32_t RESERVED0[1U];
 928:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t COMP1;                  /*!< Offset: 0x030 (R/W)  Comparator Register 1 */
 929:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t MASK1;                  /*!< Offset: 0x034 (R/W)  Mask Register 1 */
 930:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t FUNCTION1;              /*!< Offset: 0x038 (R/W)  Function Register 1 */
 931:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****         uint32_t RESERVED1[1U];
 932:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t COMP2;                  /*!< Offset: 0x040 (R/W)  Comparator Register 2 */
 933:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t MASK2;                  /*!< Offset: 0x044 (R/W)  Mask Register 2 */
 934:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t FUNCTION2;              /*!< Offset: 0x048 (R/W)  Function Register 2 */
 935:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****         uint32_t RESERVED2[1U];
 936:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t COMP3;                  /*!< Offset: 0x050 (R/W)  Comparator Register 3 */
 937:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t MASK3;                  /*!< Offset: 0x054 (R/W)  Mask Register 3 */
 938:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t FUNCTION3;              /*!< Offset: 0x058 (R/W)  Function Register 3 */
 939:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** } DWT_Type;
 940:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 941:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** /* DWT Control Register Definitions */
 942:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define DWT_CTRL_NUMCOMP_Pos               28U                                         /*!< DWT CTR
 943:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define DWT_CTRL_NUMCOMP_Msk               (0xFUL << DWT_CTRL_NUMCOMP_Pos)             /*!< DWT CTR
 944:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 945:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Pos              27U                                         /*!< DWT CTR
 946:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Msk              (0x1UL << DWT_CTRL_NOTRCPKT_Pos)            /*!< DWT CTR
 947:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 948:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Pos             26U                                         /*!< DWT CTR
 949:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Msk             (0x1UL << DWT_CTRL_NOEXTTRIG_Pos)           /*!< DWT CTR
 950:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 951:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Pos              25U                                         /*!< DWT CTR
 952:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Msk              (0x1UL << DWT_CTRL_NOCYCCNT_Pos)            /*!< DWT CTR
 953:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 954:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Pos              24U                                         /*!< DWT CTR
 955:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Msk              (0x1UL << DWT_CTRL_NOPRFCNT_Pos)            /*!< DWT CTR
 956:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 957:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Pos             22U                                         /*!< DWT CTR
 958:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Msk             (0x1UL << DWT_CTRL_CYCEVTENA_Pos)           /*!< DWT CTR
 959:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
ARM GAS  /tmp/ccYXoPkL.s 			page 21


 960:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Pos            21U                                         /*!< DWT CTR
 961:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Msk            (0x1UL << DWT_CTRL_FOLDEVTENA_Pos)          /*!< DWT CTR
 962:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 963:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Pos             20U                                         /*!< DWT CTR
 964:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Msk             (0x1UL << DWT_CTRL_LSUEVTENA_Pos)           /*!< DWT CTR
 965:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 966:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Pos           19U                                         /*!< DWT CTR
 967:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Msk           (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos)         /*!< DWT CTR
 968:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 969:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Pos             18U                                         /*!< DWT CTR
 970:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Msk             (0x1UL << DWT_CTRL_EXCEVTENA_Pos)           /*!< DWT CTR
 971:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 972:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Pos             17U                                         /*!< DWT CTR
 973:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Msk             (0x1UL << DWT_CTRL_CPIEVTENA_Pos)           /*!< DWT CTR
 974:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 975:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Pos             16U                                         /*!< DWT CTR
 976:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Msk             (0x1UL << DWT_CTRL_EXCTRCENA_Pos)           /*!< DWT CTR
 977:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 978:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Pos            12U                                         /*!< DWT CTR
 979:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Msk            (0x1UL << DWT_CTRL_PCSAMPLENA_Pos)          /*!< DWT CTR
 980:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 981:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define DWT_CTRL_SYNCTAP_Pos               10U                                         /*!< DWT CTR
 982:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define DWT_CTRL_SYNCTAP_Msk               (0x3UL << DWT_CTRL_SYNCTAP_Pos)             /*!< DWT CTR
 983:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 984:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define DWT_CTRL_CYCTAP_Pos                 9U                                         /*!< DWT CTR
 985:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define DWT_CTRL_CYCTAP_Msk                (0x1UL << DWT_CTRL_CYCTAP_Pos)              /*!< DWT CTR
 986:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 987:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define DWT_CTRL_POSTINIT_Pos               5U                                         /*!< DWT CTR
 988:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define DWT_CTRL_POSTINIT_Msk              (0xFUL << DWT_CTRL_POSTINIT_Pos)            /*!< DWT CTR
 989:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 990:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define DWT_CTRL_POSTPRESET_Pos             1U                                         /*!< DWT CTR
 991:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define DWT_CTRL_POSTPRESET_Msk            (0xFUL << DWT_CTRL_POSTPRESET_Pos)          /*!< DWT CTR
 992:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 993:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Pos              0U                                         /*!< DWT CTR
 994:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Msk             (0x1UL /*<< DWT_CTRL_CYCCNTENA_Pos*/)       /*!< DWT CTR
 995:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 996:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** /* DWT CPI Count Register Definitions */
 997:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define DWT_CPICNT_CPICNT_Pos               0U                                         /*!< DWT CPI
 998:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define DWT_CPICNT_CPICNT_Msk              (0xFFUL /*<< DWT_CPICNT_CPICNT_Pos*/)       /*!< DWT CPI
 999:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1000:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** /* DWT Exception Overhead Count Register Definitions */
1001:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Pos               0U                                         /*!< DWT EXC
1002:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Msk              (0xFFUL /*<< DWT_EXCCNT_EXCCNT_Pos*/)       /*!< DWT EXC
1003:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1004:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** /* DWT Sleep Count Register Definitions */
1005:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Pos           0U                                         /*!< DWT SLE
1006:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Msk          (0xFFUL /*<< DWT_SLEEPCNT_SLEEPCNT_Pos*/)   /*!< DWT SLE
1007:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1008:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** /* DWT LSU Count Register Definitions */
1009:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Pos               0U                                         /*!< DWT LSU
1010:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Msk              (0xFFUL /*<< DWT_LSUCNT_LSUCNT_Pos*/)       /*!< DWT LSU
1011:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1012:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** /* DWT Folded-instruction Count Register Definitions */
1013:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Pos             0U                                         /*!< DWT FOL
1014:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Msk            (0xFFUL /*<< DWT_FOLDCNT_FOLDCNT_Pos*/)     /*!< DWT FOL
1015:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1016:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** /* DWT Comparator Mask Register Definitions */
ARM GAS  /tmp/ccYXoPkL.s 			page 22


1017:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define DWT_MASK_MASK_Pos                   0U                                         /*!< DWT MAS
1018:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define DWT_MASK_MASK_Msk                  (0x1FUL /*<< DWT_MASK_MASK_Pos*/)           /*!< DWT MAS
1019:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1020:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** /* DWT Comparator Function Register Definitions */
1021:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define DWT_FUNCTION_MATCHED_Pos           24U                                         /*!< DWT FUN
1022:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define DWT_FUNCTION_MATCHED_Msk           (0x1UL << DWT_FUNCTION_MATCHED_Pos)         /*!< DWT FUN
1023:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1024:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Pos        16U                                         /*!< DWT FUN
1025:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR1_Pos)      /*!< DWT FUN
1026:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1027:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Pos        12U                                         /*!< DWT FUN
1028:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR0_Pos)      /*!< DWT FUN
1029:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1030:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Pos         10U                                         /*!< DWT FUN
1031:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Msk         (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos)       /*!< DWT FUN
1032:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1033:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Pos            9U                                         /*!< DWT FUN
1034:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Msk           (0x1UL << DWT_FUNCTION_LNK1ENA_Pos)         /*!< DWT FUN
1035:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1036:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Pos         8U                                         /*!< DWT FUN
1037:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Msk        (0x1UL << DWT_FUNCTION_DATAVMATCH_Pos)      /*!< DWT FUN
1038:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1039:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Pos           7U                                         /*!< DWT FUN
1040:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Msk          (0x1UL << DWT_FUNCTION_CYCMATCH_Pos)        /*!< DWT FUN
1041:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1042:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Pos          5U                                         /*!< DWT FUN
1043:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Msk         (0x1UL << DWT_FUNCTION_EMITRANGE_Pos)       /*!< DWT FUN
1044:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1045:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Pos           0U                                         /*!< DWT FUN
1046:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Msk          (0xFUL /*<< DWT_FUNCTION_FUNCTION_Pos*/)    /*!< DWT FUN
1047:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1048:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** /*@}*/ /* end of group CMSIS_DWT */
1049:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1050:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1051:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** /**
1052:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
1053:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   \defgroup CMSIS_TPI     Trace Port Interface (TPI)
1054:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   \brief    Type definitions for the Trace Port Interface (TPI)
1055:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   @{
1056:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****  */
1057:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1058:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** /**
1059:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   \brief  Structure type to access the Trace Port Interface Register (TPI).
1060:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****  */
1061:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** typedef struct
1062:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** {
1063:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   __IM  uint32_t SSPSR;                  /*!< Offset: 0x000 (R/ )  Supported Parallel Port Size Reg
1064:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t CSPSR;                  /*!< Offset: 0x004 (R/W)  Current Parallel Port Size Regis
1065:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****         uint32_t RESERVED0[2U];
1066:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t ACPR;                   /*!< Offset: 0x010 (R/W)  Asynchronous Clock Prescaler Reg
1067:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****         uint32_t RESERVED1[55U];
1068:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t SPPR;                   /*!< Offset: 0x0F0 (R/W)  Selected Pin Protocol Register *
1069:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****         uint32_t RESERVED2[131U];
1070:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   __IM  uint32_t FFSR;                   /*!< Offset: 0x300 (R/ )  Formatter and Flush Status Regis
1071:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t FFCR;                   /*!< Offset: 0x304 (R/W)  Formatter and Flush Control Regi
1072:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   __IM  uint32_t FSCR;                   /*!< Offset: 0x308 (R/ )  Formatter Synchronization Counte
1073:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****         uint32_t RESERVED3[759U];
ARM GAS  /tmp/ccYXoPkL.s 			page 23


1074:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   __IM  uint32_t TRIGGER;                /*!< Offset: 0xEE8 (R/ )  TRIGGER Register */
1075:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   __IM  uint32_t FIFO0;                  /*!< Offset: 0xEEC (R/ )  Integration ETM Data */
1076:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   __IM  uint32_t ITATBCTR2;              /*!< Offset: 0xEF0 (R/ )  ITATBCTR2 */
1077:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****         uint32_t RESERVED4[1U];
1078:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   __IM  uint32_t ITATBCTR0;              /*!< Offset: 0xEF8 (R/ )  ITATBCTR0 */
1079:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   __IM  uint32_t FIFO1;                  /*!< Offset: 0xEFC (R/ )  Integration ITM Data */
1080:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t ITCTRL;                 /*!< Offset: 0xF00 (R/W)  Integration Mode Control */
1081:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****         uint32_t RESERVED5[39U];
1082:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t CLAIMSET;               /*!< Offset: 0xFA0 (R/W)  Claim tag set */
1083:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t CLAIMCLR;               /*!< Offset: 0xFA4 (R/W)  Claim tag clear */
1084:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****         uint32_t RESERVED7[8U];
1085:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   __IM  uint32_t DEVID;                  /*!< Offset: 0xFC8 (R/ )  TPIU_DEVID */
1086:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   __IM  uint32_t DEVTYPE;                /*!< Offset: 0xFCC (R/ )  TPIU_DEVTYPE */
1087:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** } TPI_Type;
1088:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1089:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** /* TPI Asynchronous Clock Prescaler Register Definitions */
1090:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define TPI_ACPR_PRESCALER_Pos              0U                                         /*!< TPI ACP
1091:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define TPI_ACPR_PRESCALER_Msk             (0x1FFFUL /*<< TPI_ACPR_PRESCALER_Pos*/)    /*!< TPI ACP
1092:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1093:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** /* TPI Selected Pin Protocol Register Definitions */
1094:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define TPI_SPPR_TXMODE_Pos                 0U                                         /*!< TPI SPP
1095:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define TPI_SPPR_TXMODE_Msk                (0x3UL /*<< TPI_SPPR_TXMODE_Pos*/)          /*!< TPI SPP
1096:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1097:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** /* TPI Formatter and Flush Status Register Definitions */
1098:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define TPI_FFSR_FtNonStop_Pos              3U                                         /*!< TPI FFS
1099:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define TPI_FFSR_FtNonStop_Msk             (0x1UL << TPI_FFSR_FtNonStop_Pos)           /*!< TPI FFS
1100:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1101:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define TPI_FFSR_TCPresent_Pos              2U                                         /*!< TPI FFS
1102:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define TPI_FFSR_TCPresent_Msk             (0x1UL << TPI_FFSR_TCPresent_Pos)           /*!< TPI FFS
1103:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1104:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define TPI_FFSR_FtStopped_Pos              1U                                         /*!< TPI FFS
1105:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define TPI_FFSR_FtStopped_Msk             (0x1UL << TPI_FFSR_FtStopped_Pos)           /*!< TPI FFS
1106:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1107:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define TPI_FFSR_FlInProg_Pos               0U                                         /*!< TPI FFS
1108:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define TPI_FFSR_FlInProg_Msk              (0x1UL /*<< TPI_FFSR_FlInProg_Pos*/)        /*!< TPI FFS
1109:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1110:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** /* TPI Formatter and Flush Control Register Definitions */
1111:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define TPI_FFCR_TrigIn_Pos                 8U                                         /*!< TPI FFC
1112:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define TPI_FFCR_TrigIn_Msk                (0x1UL << TPI_FFCR_TrigIn_Pos)              /*!< TPI FFC
1113:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1114:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define TPI_FFCR_EnFCont_Pos                1U                                         /*!< TPI FFC
1115:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define TPI_FFCR_EnFCont_Msk               (0x1UL << TPI_FFCR_EnFCont_Pos)             /*!< TPI FFC
1116:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1117:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** /* TPI TRIGGER Register Definitions */
1118:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Pos             0U                                         /*!< TPI TRI
1119:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Msk            (0x1UL /*<< TPI_TRIGGER_TRIGGER_Pos*/)      /*!< TPI TRI
1120:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1121:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** /* TPI Integration ETM Data Register Definitions (FIFO0) */
1122:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1123:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ITM_ATVALID_Pos)        /*!< TPI FIF
1124:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1125:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1126:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Msk        (0x3UL << TPI_FIFO0_ITM_bytecount_Pos)      /*!< TPI FIF
1127:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1128:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1129:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ETM_ATVALID_Pos)        /*!< TPI FIF
1130:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
ARM GAS  /tmp/ccYXoPkL.s 			page 24


1131:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1132:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Msk        (0x3UL << TPI_FIFO0_ETM_bytecount_Pos)      /*!< TPI FIF
1133:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1134:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define TPI_FIFO0_ETM2_Pos                 16U                                         /*!< TPI FIF
1135:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define TPI_FIFO0_ETM2_Msk                 (0xFFUL << TPI_FIFO0_ETM2_Pos)              /*!< TPI FIF
1136:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1137:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define TPI_FIFO0_ETM1_Pos                  8U                                         /*!< TPI FIF
1138:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define TPI_FIFO0_ETM1_Msk                 (0xFFUL << TPI_FIFO0_ETM1_Pos)              /*!< TPI FIF
1139:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1140:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define TPI_FIFO0_ETM0_Pos                  0U                                         /*!< TPI FIF
1141:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define TPI_FIFO0_ETM0_Msk                 (0xFFUL /*<< TPI_FIFO0_ETM0_Pos*/)          /*!< TPI FIF
1142:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1143:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** /* TPI ITATBCTR2 Register Definitions */
1144:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY2_Pos          0U                                         /*!< TPI ITA
1145:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY2_Msk         (0x1UL /*<< TPI_ITATBCTR2_ATREADY2_Pos*/)   /*!< TPI ITA
1146:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1147:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY1_Pos          0U                                         /*!< TPI ITA
1148:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY1_Msk         (0x1UL /*<< TPI_ITATBCTR2_ATREADY1_Pos*/)   /*!< TPI ITA
1149:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1150:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** /* TPI Integration ITM Data Register Definitions (FIFO1) */
1151:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1152:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ITM_ATVALID_Pos)        /*!< TPI FIF
1153:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1154:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1155:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Msk        (0x3UL << TPI_FIFO1_ITM_bytecount_Pos)      /*!< TPI FIF
1156:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1157:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1158:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ETM_ATVALID_Pos)        /*!< TPI FIF
1159:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1160:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1161:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Msk        (0x3UL << TPI_FIFO1_ETM_bytecount_Pos)      /*!< TPI FIF
1162:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1163:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define TPI_FIFO1_ITM2_Pos                 16U                                         /*!< TPI FIF
1164:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define TPI_FIFO1_ITM2_Msk                 (0xFFUL << TPI_FIFO1_ITM2_Pos)              /*!< TPI FIF
1165:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1166:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define TPI_FIFO1_ITM1_Pos                  8U                                         /*!< TPI FIF
1167:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define TPI_FIFO1_ITM1_Msk                 (0xFFUL << TPI_FIFO1_ITM1_Pos)              /*!< TPI FIF
1168:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1169:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define TPI_FIFO1_ITM0_Pos                  0U                                         /*!< TPI FIF
1170:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define TPI_FIFO1_ITM0_Msk                 (0xFFUL /*<< TPI_FIFO1_ITM0_Pos*/)          /*!< TPI FIF
1171:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1172:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** /* TPI ITATBCTR0 Register Definitions */
1173:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY2_Pos          0U                                         /*!< TPI ITA
1174:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY2_Msk         (0x1UL /*<< TPI_ITATBCTR0_ATREADY2_Pos*/)   /*!< TPI ITA
1175:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1176:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY1_Pos          0U                                         /*!< TPI ITA
1177:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY1_Msk         (0x1UL /*<< TPI_ITATBCTR0_ATREADY1_Pos*/)   /*!< TPI ITA
1178:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1179:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** /* TPI Integration Mode Control Register Definitions */
1180:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define TPI_ITCTRL_Mode_Pos                 0U                                         /*!< TPI ITC
1181:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define TPI_ITCTRL_Mode_Msk                (0x3UL /*<< TPI_ITCTRL_Mode_Pos*/)          /*!< TPI ITC
1182:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1183:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** /* TPI DEVID Register Definitions */
1184:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define TPI_DEVID_NRZVALID_Pos             11U                                         /*!< TPI DEV
1185:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define TPI_DEVID_NRZVALID_Msk             (0x1UL << TPI_DEVID_NRZVALID_Pos)           /*!< TPI DEV
1186:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1187:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define TPI_DEVID_MANCVALID_Pos            10U                                         /*!< TPI DEV
ARM GAS  /tmp/ccYXoPkL.s 			page 25


1188:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define TPI_DEVID_MANCVALID_Msk            (0x1UL << TPI_DEVID_MANCVALID_Pos)          /*!< TPI DEV
1189:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1190:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define TPI_DEVID_PTINVALID_Pos             9U                                         /*!< TPI DEV
1191:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define TPI_DEVID_PTINVALID_Msk            (0x1UL << TPI_DEVID_PTINVALID_Pos)          /*!< TPI DEV
1192:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1193:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define TPI_DEVID_MinBufSz_Pos              6U                                         /*!< TPI DEV
1194:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define TPI_DEVID_MinBufSz_Msk             (0x7UL << TPI_DEVID_MinBufSz_Pos)           /*!< TPI DEV
1195:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1196:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define TPI_DEVID_AsynClkIn_Pos             5U                                         /*!< TPI DEV
1197:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define TPI_DEVID_AsynClkIn_Msk            (0x1UL << TPI_DEVID_AsynClkIn_Pos)          /*!< TPI DEV
1198:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1199:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define TPI_DEVID_NrTraceInput_Pos          0U                                         /*!< TPI DEV
1200:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define TPI_DEVID_NrTraceInput_Msk         (0x1FUL /*<< TPI_DEVID_NrTraceInput_Pos*/)  /*!< TPI DEV
1201:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1202:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** /* TPI DEVTYPE Register Definitions */
1203:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define TPI_DEVTYPE_SubType_Pos             4U                                         /*!< TPI DEV
1204:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define TPI_DEVTYPE_SubType_Msk            (0xFUL /*<< TPI_DEVTYPE_SubType_Pos*/)      /*!< TPI DEV
1205:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1206:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define TPI_DEVTYPE_MajorType_Pos           0U                                         /*!< TPI DEV
1207:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define TPI_DEVTYPE_MajorType_Msk          (0xFUL << TPI_DEVTYPE_MajorType_Pos)        /*!< TPI DEV
1208:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1209:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** /*@}*/ /* end of group CMSIS_TPI */
1210:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1211:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1212:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1213:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** /**
1214:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
1215:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   \defgroup CMSIS_MPU     Memory Protection Unit (MPU)
1216:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   \brief    Type definitions for the Memory Protection Unit (MPU)
1217:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   @{
1218:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****  */
1219:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1220:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** /**
1221:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   \brief  Structure type to access the Memory Protection Unit (MPU).
1222:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****  */
1223:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** typedef struct
1224:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** {
1225:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   __IM  uint32_t TYPE;                   /*!< Offset: 0x000 (R/ )  MPU Type Register */
1226:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x004 (R/W)  MPU Control Register */
1227:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t RNR;                    /*!< Offset: 0x008 (R/W)  MPU Region RNRber Register */
1228:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t RBAR;                   /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register
1229:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t RASR;                   /*!< Offset: 0x010 (R/W)  MPU Region Attribute and Size Re
1230:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t RBAR_A1;                /*!< Offset: 0x014 (R/W)  MPU Alias 1 Region Base Address 
1231:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t RASR_A1;                /*!< Offset: 0x018 (R/W)  MPU Alias 1 Region Attribute and
1232:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t RBAR_A2;                /*!< Offset: 0x01C (R/W)  MPU Alias 2 Region Base Address 
1233:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t RASR_A2;                /*!< Offset: 0x020 (R/W)  MPU Alias 2 Region Attribute and
1234:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t RBAR_A3;                /*!< Offset: 0x024 (R/W)  MPU Alias 3 Region Base Address 
1235:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t RASR_A3;                /*!< Offset: 0x028 (R/W)  MPU Alias 3 Region Attribute and
1236:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** } MPU_Type;
1237:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1238:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define MPU_TYPE_RALIASES                  4U
1239:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1240:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** /* MPU Type Register Definitions */
1241:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define MPU_TYPE_IREGION_Pos               16U                                            /*!< MPU 
1242:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU 
1243:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1244:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define MPU_TYPE_DREGION_Pos                8U                                            /*!< MPU 
ARM GAS  /tmp/ccYXoPkL.s 			page 26


1245:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU 
1246:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1247:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define MPU_TYPE_SEPARATE_Pos               0U                                            /*!< MPU 
1248:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define MPU_TYPE_SEPARATE_Msk              (1UL /*<< MPU_TYPE_SEPARATE_Pos*/)             /*!< MPU 
1249:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1250:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** /* MPU Control Register Definitions */
1251:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Pos             2U                                            /*!< MPU 
1252:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU 
1253:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1254:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define MPU_CTRL_HFNMIENA_Pos               1U                                            /*!< MPU 
1255:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU 
1256:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1257:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define MPU_CTRL_ENABLE_Pos                 0U                                            /*!< MPU 
1258:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define MPU_CTRL_ENABLE_Msk                (1UL /*<< MPU_CTRL_ENABLE_Pos*/)               /*!< MPU 
1259:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1260:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** /* MPU Region Number Register Definitions */
1261:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define MPU_RNR_REGION_Pos                  0U                                            /*!< MPU 
1262:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define MPU_RNR_REGION_Msk                 (0xFFUL /*<< MPU_RNR_REGION_Pos*/)             /*!< MPU 
1263:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1264:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** /* MPU Region Base Address Register Definitions */
1265:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define MPU_RBAR_ADDR_Pos                   5U                                            /*!< MPU 
1266:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos)             /*!< MPU 
1267:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1268:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define MPU_RBAR_VALID_Pos                  4U                                            /*!< MPU 
1269:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define MPU_RBAR_VALID_Msk                 (1UL << MPU_RBAR_VALID_Pos)                    /*!< MPU 
1270:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1271:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define MPU_RBAR_REGION_Pos                 0U                                            /*!< MPU 
1272:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define MPU_RBAR_REGION_Msk                (0xFUL /*<< MPU_RBAR_REGION_Pos*/)             /*!< MPU 
1273:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1274:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** /* MPU Region Attribute and Size Register Definitions */
1275:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define MPU_RASR_ATTRS_Pos                 16U                                            /*!< MPU 
1276:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define MPU_RASR_ATTRS_Msk                 (0xFFFFUL << MPU_RASR_ATTRS_Pos)               /*!< MPU 
1277:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1278:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define MPU_RASR_XN_Pos                    28U                                            /*!< MPU 
1279:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define MPU_RASR_XN_Msk                    (1UL << MPU_RASR_XN_Pos)                       /*!< MPU 
1280:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1281:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define MPU_RASR_AP_Pos                    24U                                            /*!< MPU 
1282:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define MPU_RASR_AP_Msk                    (0x7UL << MPU_RASR_AP_Pos)                     /*!< MPU 
1283:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1284:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define MPU_RASR_TEX_Pos                   19U                                            /*!< MPU 
1285:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define MPU_RASR_TEX_Msk                   (0x7UL << MPU_RASR_TEX_Pos)                    /*!< MPU 
1286:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1287:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define MPU_RASR_S_Pos                     18U                                            /*!< MPU 
1288:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define MPU_RASR_S_Msk                     (1UL << MPU_RASR_S_Pos)                        /*!< MPU 
1289:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1290:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define MPU_RASR_C_Pos                     17U                                            /*!< MPU 
1291:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define MPU_RASR_C_Msk                     (1UL << MPU_RASR_C_Pos)                        /*!< MPU 
1292:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1293:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define MPU_RASR_B_Pos                     16U                                            /*!< MPU 
1294:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define MPU_RASR_B_Msk                     (1UL << MPU_RASR_B_Pos)                        /*!< MPU 
1295:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1296:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define MPU_RASR_SRD_Pos                    8U                                            /*!< MPU 
1297:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define MPU_RASR_SRD_Msk                   (0xFFUL << MPU_RASR_SRD_Pos)                   /*!< MPU 
1298:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1299:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define MPU_RASR_SIZE_Pos                   1U                                            /*!< MPU 
1300:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define MPU_RASR_SIZE_Msk                  (0x1FUL << MPU_RASR_SIZE_Pos)                  /*!< MPU 
1301:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
ARM GAS  /tmp/ccYXoPkL.s 			page 27


1302:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define MPU_RASR_ENABLE_Pos                 0U                                            /*!< MPU 
1303:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define MPU_RASR_ENABLE_Msk                (1UL /*<< MPU_RASR_ENABLE_Pos*/)               /*!< MPU 
1304:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1305:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** /*@} end of group CMSIS_MPU */
1306:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #endif /* defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) */
1307:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1308:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1309:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** /**
1310:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
1311:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   \defgroup CMSIS_FPU     Floating Point Unit (FPU)
1312:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   \brief    Type definitions for the Floating Point Unit (FPU)
1313:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   @{
1314:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****  */
1315:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1316:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** /**
1317:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   \brief  Structure type to access the Floating Point Unit (FPU).
1318:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****  */
1319:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** typedef struct
1320:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** {
1321:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****         uint32_t RESERVED0[1U];
1322:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t FPCCR;                  /*!< Offset: 0x004 (R/W)  Floating-Point Context Control R
1323:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t FPCAR;                  /*!< Offset: 0x008 (R/W)  Floating-Point Context Address R
1324:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t FPDSCR;                 /*!< Offset: 0x00C (R/W)  Floating-Point Default Status Co
1325:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   __IM  uint32_t MVFR0;                  /*!< Offset: 0x010 (R/ )  Media and FP Feature Register 0 
1326:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   __IM  uint32_t MVFR1;                  /*!< Offset: 0x014 (R/ )  Media and FP Feature Register 1 
1327:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** } FPU_Type;
1328:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1329:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** /* Floating-Point Context Control Register Definitions */
1330:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define FPU_FPCCR_ASPEN_Pos                31U                                            /*!< FPCC
1331:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define FPU_FPCCR_ASPEN_Msk                (1UL << FPU_FPCCR_ASPEN_Pos)                   /*!< FPCC
1332:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1333:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define FPU_FPCCR_LSPEN_Pos                30U                                            /*!< FPCC
1334:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define FPU_FPCCR_LSPEN_Msk                (1UL << FPU_FPCCR_LSPEN_Pos)                   /*!< FPCC
1335:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1336:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define FPU_FPCCR_MONRDY_Pos                8U                                            /*!< FPCC
1337:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define FPU_FPCCR_MONRDY_Msk               (1UL << FPU_FPCCR_MONRDY_Pos)                  /*!< FPCC
1338:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1339:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define FPU_FPCCR_BFRDY_Pos                 6U                                            /*!< FPCC
1340:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define FPU_FPCCR_BFRDY_Msk                (1UL << FPU_FPCCR_BFRDY_Pos)                   /*!< FPCC
1341:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1342:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define FPU_FPCCR_MMRDY_Pos                 5U                                            /*!< FPCC
1343:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define FPU_FPCCR_MMRDY_Msk                (1UL << FPU_FPCCR_MMRDY_Pos)                   /*!< FPCC
1344:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1345:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define FPU_FPCCR_HFRDY_Pos                 4U                                            /*!< FPCC
1346:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define FPU_FPCCR_HFRDY_Msk                (1UL << FPU_FPCCR_HFRDY_Pos)                   /*!< FPCC
1347:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1348:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define FPU_FPCCR_THREAD_Pos                3U                                            /*!< FPCC
1349:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define FPU_FPCCR_THREAD_Msk               (1UL << FPU_FPCCR_THREAD_Pos)                  /*!< FPCC
1350:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1351:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define FPU_FPCCR_USER_Pos                  1U                                            /*!< FPCC
1352:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define FPU_FPCCR_USER_Msk                 (1UL << FPU_FPCCR_USER_Pos)                    /*!< FPCC
1353:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1354:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define FPU_FPCCR_LSPACT_Pos                0U                                            /*!< FPCC
1355:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define FPU_FPCCR_LSPACT_Msk               (1UL /*<< FPU_FPCCR_LSPACT_Pos*/)              /*!< FPCC
1356:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1357:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** /* Floating-Point Context Address Register Definitions */
1358:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define FPU_FPCAR_ADDRESS_Pos               3U                                            /*!< FPCA
ARM GAS  /tmp/ccYXoPkL.s 			page 28


1359:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define FPU_FPCAR_ADDRESS_Msk              (0x1FFFFFFFUL << FPU_FPCAR_ADDRESS_Pos)        /*!< FPCA
1360:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1361:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** /* Floating-Point Default Status Control Register Definitions */
1362:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define FPU_FPDSCR_AHP_Pos                 26U                                            /*!< FPDS
1363:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define FPU_FPDSCR_AHP_Msk                 (1UL << FPU_FPDSCR_AHP_Pos)                    /*!< FPDS
1364:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1365:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define FPU_FPDSCR_DN_Pos                  25U                                            /*!< FPDS
1366:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define FPU_FPDSCR_DN_Msk                  (1UL << FPU_FPDSCR_DN_Pos)                     /*!< FPDS
1367:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1368:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define FPU_FPDSCR_FZ_Pos                  24U                                            /*!< FPDS
1369:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define FPU_FPDSCR_FZ_Msk                  (1UL << FPU_FPDSCR_FZ_Pos)                     /*!< FPDS
1370:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1371:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define FPU_FPDSCR_RMode_Pos               22U                                            /*!< FPDS
1372:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define FPU_FPDSCR_RMode_Msk               (3UL << FPU_FPDSCR_RMode_Pos)                  /*!< FPDS
1373:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1374:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** /* Media and FP Feature Register 0 Definitions */
1375:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Pos    28U                                            /*!< MVFR
1376:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Msk    (0xFUL << FPU_MVFR0_FP_rounding_modes_Pos)     /*!< MVFR
1377:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1378:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define FPU_MVFR0_Short_vectors_Pos        24U                                            /*!< MVFR
1379:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define FPU_MVFR0_Short_vectors_Msk        (0xFUL << FPU_MVFR0_Short_vectors_Pos)         /*!< MVFR
1380:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1381:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define FPU_MVFR0_Square_root_Pos          20U                                            /*!< MVFR
1382:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define FPU_MVFR0_Square_root_Msk          (0xFUL << FPU_MVFR0_Square_root_Pos)           /*!< MVFR
1383:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1384:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define FPU_MVFR0_Divide_Pos               16U                                            /*!< MVFR
1385:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define FPU_MVFR0_Divide_Msk               (0xFUL << FPU_MVFR0_Divide_Pos)                /*!< MVFR
1386:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1387:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Pos    12U                                            /*!< MVFR
1388:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Msk    (0xFUL << FPU_MVFR0_FP_excep_trapping_Pos)     /*!< MVFR
1389:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1390:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define FPU_MVFR0_Double_precision_Pos      8U                                            /*!< MVFR
1391:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define FPU_MVFR0_Double_precision_Msk     (0xFUL << FPU_MVFR0_Double_precision_Pos)      /*!< MVFR
1392:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1393:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define FPU_MVFR0_Single_precision_Pos      4U                                            /*!< MVFR
1394:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define FPU_MVFR0_Single_precision_Msk     (0xFUL << FPU_MVFR0_Single_precision_Pos)      /*!< MVFR
1395:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1396:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Pos      0U                                            /*!< MVFR
1397:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Msk     (0xFUL /*<< FPU_MVFR0_A_SIMD_registers_Pos*/)  /*!< MVFR
1398:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1399:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** /* Media and FP Feature Register 1 Definitions */
1400:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Pos         28U                                            /*!< MVFR
1401:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Msk         (0xFUL << FPU_MVFR1_FP_fused_MAC_Pos)          /*!< MVFR
1402:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1403:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Pos              24U                                            /*!< MVFR
1404:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Msk              (0xFUL << FPU_MVFR1_FP_HPFP_Pos)               /*!< MVFR
1405:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1406:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Pos            4U                                            /*!< MVFR
1407:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Msk           (0xFUL << FPU_MVFR1_D_NaN_mode_Pos)            /*!< MVFR
1408:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1409:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Pos              0U                                            /*!< MVFR
1410:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Msk             (0xFUL /*<< FPU_MVFR1_FtZ_mode_Pos*/)          /*!< MVFR
1411:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1412:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** /*@} end of group CMSIS_FPU */
1413:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1414:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1415:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** /**
ARM GAS  /tmp/ccYXoPkL.s 			page 29


1416:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
1417:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
1418:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   \brief    Type definitions for the Core Debug Registers
1419:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   @{
1420:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****  */
1421:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1422:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** /**
1423:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   \brief  Structure type to access the Core Debug Register (CoreDebug).
1424:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****  */
1425:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** typedef struct
1426:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** {
1427:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t DHCSR;                  /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status
1428:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   __OM  uint32_t DCRSR;                  /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Reg
1429:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t DCRDR;                  /*!< Offset: 0x008 (R/W)  Debug Core Register Data Registe
1430:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t DEMCR;                  /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Cont
1431:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** } CoreDebug_Type;
1432:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1433:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** /* Debug Halting Control and Status Register Definitions */
1434:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Pos         16U                                            /*!< Core
1435:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< Core
1436:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1437:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Pos     25U                                            /*!< Core
1438:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< Core
1439:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1440:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24U                                            /*!< Core
1441:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< Core
1442:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1443:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Pos       19U                                            /*!< Core
1444:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< Core
1445:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1446:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Pos        18U                                            /*!< Core
1447:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< Core
1448:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1449:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Pos         17U                                            /*!< Core
1450:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Msk         (1UL << CoreDebug_DHCSR_S_HALT_Pos)            /*!< Core
1451:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1452:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Pos       16U                                            /*!< Core
1453:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< Core
1454:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1455:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5U                                            /*!< Core
1456:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /*!< Core
1457:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1458:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Pos      3U                                            /*!< Core
1459:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< Core
1460:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1461:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Pos          2U                                            /*!< Core
1462:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Msk         (1UL << CoreDebug_DHCSR_C_STEP_Pos)            /*!< Core
1463:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1464:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Pos          1U                                            /*!< Core
1465:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Msk         (1UL << CoreDebug_DHCSR_C_HALT_Pos)            /*!< Core
1466:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1467:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Pos       0U                                            /*!< Core
1468:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL /*<< CoreDebug_DHCSR_C_DEBUGEN_Pos*/)     /*!< Core
1469:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1470:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** /* Debug Core Register Selector Register Definitions */
1471:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Pos         16U                                            /*!< Core
1472:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Msk         (1UL << CoreDebug_DCRSR_REGWnR_Pos)            /*!< Core
ARM GAS  /tmp/ccYXoPkL.s 			page 30


1473:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1474:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Pos          0U                                            /*!< Core
1475:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL /*<< CoreDebug_DCRSR_REGSEL_Pos*/)     /*!< Core
1476:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1477:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** /* Debug Exception and Monitor Control Register Definitions */
1478:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Pos         24U                                            /*!< Core
1479:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Msk         (1UL << CoreDebug_DEMCR_TRCENA_Pos)            /*!< Core
1480:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1481:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Pos        19U                                            /*!< Core
1482:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Msk        (1UL << CoreDebug_DEMCR_MON_REQ_Pos)           /*!< Core
1483:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1484:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Pos       18U                                            /*!< Core
1485:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Msk       (1UL << CoreDebug_DEMCR_MON_STEP_Pos)          /*!< Core
1486:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1487:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Pos       17U                                            /*!< Core
1488:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Msk       (1UL << CoreDebug_DEMCR_MON_PEND_Pos)          /*!< Core
1489:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1490:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Pos         16U                                            /*!< Core
1491:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Msk         (1UL << CoreDebug_DEMCR_MON_EN_Pos)            /*!< Core
1492:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1493:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Pos     10U                                            /*!< Core
1494:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< Core
1495:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1496:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Pos       9U                                            /*!< Core
1497:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL << CoreDebug_DEMCR_VC_INTERR_Pos)         /*!< Core
1498:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1499:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Pos       8U                                            /*!< Core
1500:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos)         /*!< Core
1501:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1502:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Pos      7U                                            /*!< Core
1503:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL << CoreDebug_DEMCR_VC_STATERR_Pos)        /*!< Core
1504:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1505:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Pos       6U                                            /*!< Core
1506:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos)         /*!< Core
1507:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1508:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Pos      5U                                            /*!< Core
1509:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /*!< Core
1510:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1511:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Pos        4U                                            /*!< Core
1512:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL << CoreDebug_DEMCR_VC_MMERR_Pos)          /*!< Core
1513:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1514:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Pos    0U                                            /*!< Core
1515:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL /*<< CoreDebug_DEMCR_VC_CORERESET_Pos*/)  /*!< Core
1516:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1517:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** /*@} end of group CMSIS_CoreDebug */
1518:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1519:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1520:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** /**
1521:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   \ingroup    CMSIS_core_register
1522:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   \defgroup   CMSIS_core_bitfield     Core register bit field macros
1523:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   \brief      Macros for use with bit field definitions (xxx_Pos, xxx_Msk).
1524:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   @{
1525:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****  */
1526:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1527:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** /**
1528:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   \brief   Mask and shift a bit field value for use in a register bit range.
1529:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   \param[in] field  Name of the register bit field.
ARM GAS  /tmp/ccYXoPkL.s 			page 31


1530:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   \param[in] value  Value of the bit field. This parameter is interpreted as an uint32_t type.
1531:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   \return           Masked and shifted value.
1532:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** */
1533:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define _VAL2FLD(field, value)    (((uint32_t)(value) << field ## _Pos) & field ## _Msk)
1534:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1535:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** /**
1536:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   \brief     Mask and shift a register value to extract a bit filed value.
1537:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   \param[in] field  Name of the register bit field.
1538:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   \param[in] value  Value of register. This parameter is interpreted as an uint32_t type.
1539:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   \return           Masked and shifted bit field value.
1540:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** */
1541:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define _FLD2VAL(field, value)    (((uint32_t)(value) & field ## _Msk) >> field ## _Pos)
1542:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1543:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** /*@} end of group CMSIS_core_bitfield */
1544:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1545:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1546:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** /**
1547:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   \ingroup    CMSIS_core_register
1548:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   \defgroup   CMSIS_core_base     Core Definitions
1549:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   \brief      Definitions for base addresses, unions, and structures.
1550:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   @{
1551:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****  */
1552:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1553:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** /* Memory mapping of Core Hardware */
1554:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Bas
1555:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define ITM_BASE            (0xE0000000UL)                            /*!< ITM Base Address */
1556:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define DWT_BASE            (0xE0001000UL)                            /*!< DWT Base Address */
1557:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define TPI_BASE            (0xE0040000UL)                            /*!< TPI Base Address */
1558:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_BASE      (0xE000EDF0UL)                            /*!< Core Debug Base Address 
1559:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address */
1560:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address */
1561:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!< System Control Block Bas
1562:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1563:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define SCnSCB              ((SCnSCB_Type    *)     SCS_BASE      )   /*!< System control Register 
1564:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define SCB                 ((SCB_Type       *)     SCB_BASE      )   /*!< SCB configuration struct
1565:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   /*!< SysTick configuration st
1566:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!< NVIC configuration struc
1567:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define ITM                 ((ITM_Type       *)     ITM_BASE      )   /*!< ITM configuration struct
1568:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define DWT                 ((DWT_Type       *)     DWT_BASE      )   /*!< DWT configuration struct
1569:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define TPI                 ((TPI_Type       *)     TPI_BASE      )   /*!< TPI configuration struct
1570:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   /*!< Core Debug configuration
1571:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1572:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1573:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    /*!< Memory Protection Unit *
1574:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   #define MPU               ((MPU_Type       *)     MPU_BASE      )   /*!< Memory Protection Unit *
1575:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #endif
1576:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1577:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define FPU_BASE            (SCS_BASE +  0x0F30UL)                    /*!< Floating Point Unit */
1578:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define FPU                 ((FPU_Type       *)     FPU_BASE      )   /*!< Floating Point Unit */
1579:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1580:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** /*@} */
1581:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1582:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1583:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1584:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** /*******************************************************************************
1585:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****  *                Hardware Abstraction Layer
1586:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   Core Function Interface contains:
ARM GAS  /tmp/ccYXoPkL.s 			page 32


1587:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   - Core NVIC Functions
1588:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   - Core SysTick Functions
1589:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   - Core Debug Functions
1590:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   - Core Register Access Functions
1591:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****  ******************************************************************************/
1592:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** /**
1593:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
1594:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** */
1595:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1596:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1597:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1598:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** /* ##########################   NVIC functions  #################################### */
1599:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** /**
1600:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   \ingroup  CMSIS_Core_FunctionInterface
1601:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   \defgroup CMSIS_Core_NVICFunctions NVIC Functions
1602:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   \brief    Functions that manage interrupts and exceptions via the NVIC.
1603:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   @{
1604:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****  */
1605:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1606:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #ifdef CMSIS_NVIC_VIRTUAL
1607:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   #ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE
1608:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****     #define CMSIS_NVIC_VIRTUAL_HEADER_FILE "cmsis_nvic_virtual.h"
1609:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   #endif
1610:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   #include CMSIS_NVIC_VIRTUAL_HEADER_FILE
1611:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #else
1612:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   #define NVIC_SetPriorityGrouping    __NVIC_SetPriorityGrouping
1613:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   #define NVIC_GetPriorityGrouping    __NVIC_GetPriorityGrouping
1614:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   #define NVIC_EnableIRQ              __NVIC_EnableIRQ
1615:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   #define NVIC_GetEnableIRQ           __NVIC_GetEnableIRQ
1616:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   #define NVIC_DisableIRQ             __NVIC_DisableIRQ
1617:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   #define NVIC_GetPendingIRQ          __NVIC_GetPendingIRQ
1618:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   #define NVIC_SetPendingIRQ          __NVIC_SetPendingIRQ
1619:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   #define NVIC_ClearPendingIRQ        __NVIC_ClearPendingIRQ
1620:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   #define NVIC_GetActive              __NVIC_GetActive
1621:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   #define NVIC_SetPriority            __NVIC_SetPriority
1622:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   #define NVIC_GetPriority            __NVIC_GetPriority
1623:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   #define NVIC_SystemReset            __NVIC_SystemReset
1624:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #endif /* CMSIS_NVIC_VIRTUAL */
1625:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1626:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #ifdef CMSIS_VECTAB_VIRTUAL
1627:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   #ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE
1628:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****    #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE "cmsis_vectab_virtual.h"
1629:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   #endif
1630:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   #include CMSIS_VECTAB_VIRTUAL_HEADER_FILE
1631:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #else
1632:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   #define NVIC_SetVector              __NVIC_SetVector
1633:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   #define NVIC_GetVector              __NVIC_GetVector
1634:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #endif  /* (CMSIS_VECTAB_VIRTUAL) */
1635:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1636:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define NVIC_USER_IRQ_OFFSET          16
1637:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1638:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1639:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** /* The following EXC_RETURN values are saved the LR on exception entry */
1640:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define EXC_RETURN_HANDLER         (0xFFFFFFF1UL)     /* return to Handler mode, uses MSP after ret
1641:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define EXC_RETURN_THREAD_MSP      (0xFFFFFFF9UL)     /* return to Thread mode, uses MSP after retu
1642:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define EXC_RETURN_THREAD_PSP      (0xFFFFFFFDUL)     /* return to Thread mode, uses PSP after retu
1643:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define EXC_RETURN_HANDLER_FPU     (0xFFFFFFE1UL)     /* return to Handler mode, uses MSP after ret
ARM GAS  /tmp/ccYXoPkL.s 			page 33


1644:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define EXC_RETURN_THREAD_MSP_FPU  (0xFFFFFFE9UL)     /* return to Thread mode, uses MSP after retu
1645:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define EXC_RETURN_THREAD_PSP_FPU  (0xFFFFFFEDUL)     /* return to Thread mode, uses PSP after retu
1646:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1647:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1648:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** /**
1649:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   \brief   Set Priority Grouping
1650:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   \details Sets the priority grouping field using the required unlock sequence.
1651:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****            The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
1652:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****            Only values from 0..7 are used.
1653:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****            In case of a conflict between priority grouping and available
1654:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****            priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1655:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   \param [in]      PriorityGroup  Priority grouping field.
1656:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****  */
1657:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** __STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
1658:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** {
1659:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   uint32_t reg_value;
1660:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 a
1661:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1662:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   reg_value  =  SCB->AIRCR;                                                   /* read old register 
  39              		.loc 2 1662 0
  40 0000 074A     		ldr	r2, .L2
  41 0002 D368     		ldr	r3, [r2, #12]
  42              	.LVL1:
1663:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to chan
  43              		.loc 2 1663 0
  44 0004 23F4E063 		bic	r3, r3, #1792
  45              	.LVL2:
  46 0008 1B04     		lsls	r3, r3, #16
  47 000a 1B0C     		lsrs	r3, r3, #16
  48              	.LVL3:
1664:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   reg_value  =  (reg_value                                   |
1665:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****                 ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
1666:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****                 (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key a
  49              		.loc 2 1666 0
  50 000c 0002     		lsls	r0, r0, #8
  51              	.LVL4:
  52 000e 00F4E060 		and	r0, r0, #1792
1665:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****                 (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key a
  53              		.loc 2 1665 0
  54 0012 1843     		orrs	r0, r0, r3
1664:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   reg_value  =  (reg_value                                   |
  55              		.loc 2 1664 0
  56 0014 40F0BF60 		orr	r0, r0, #100139008
  57 0018 40F40030 		orr	r0, r0, #131072
  58              	.LVL5:
1667:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   SCB->AIRCR =  reg_value;
  59              		.loc 2 1667 0
  60 001c D060     		str	r0, [r2, #12]
  61              	.LVL6:
  62 001e 7047     		bx	lr
  63              	.L3:
  64              		.align	2
  65              	.L2:
  66 0020 00ED00E0 		.word	-536810240
  67              	.LBE53:
  68              	.LBE52:
  69              		.cfi_endproc
ARM GAS  /tmp/ccYXoPkL.s 			page 34


  70              	.LFE130:
  72              		.section	.text.HAL_NVIC_SetPriority,"ax",%progbits
  73              		.align	2
  74              		.global	HAL_NVIC_SetPriority
  75              		.thumb
  76              		.thumb_func
  78              	HAL_NVIC_SetPriority:
  79              	.LFB131:
 145:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   /* Check the parameters */
 146:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
 147:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   
 148:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
 149:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   NVIC_SetPriorityGrouping(PriorityGroup);
 150:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** }
 151:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** 
 152:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** /**
 153:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @brief  Sets the priority of an interrupt.
 154:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @param  IRQn External interrupt number.
 155:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *         This parameter can be an enumerator of IRQn_Type enumeration
 156:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSI
 157:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @param  PreemptPriority The preemption priority for the IRQn channel.
 158:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *         This parameter can be a value between 0 and 15
 159:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *         A lower priority value indicates a higher priority 
 160:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @param  SubPriority the subpriority level for the IRQ channel.
 161:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *         This parameter can be a value between 0 and 15
 162:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *         A lower priority value indicates a higher priority.          
 163:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @retval None
 164:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   */
 165:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
 166:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** { 
  80              		.loc 1 166 0
  81              		.cfi_startproc
  82              		@ args = 0, pretend = 0, frame = 0
  83              		@ frame_needed = 0, uses_anonymous_args = 0
  84              		@ link register save eliminated.
  85              	.LVL7:
  86 0000 30B4     		push	{r4, r5}
  87              	.LCFI0:
  88              		.cfi_def_cfa_offset 8
  89              		.cfi_offset 4, -8
  90              		.cfi_offset 5, -4
  91              	.LVL8:
  92              	.LBB54:
  93              	.LBB55:
1668:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** }
1669:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1670:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1671:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** /**
1672:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   \brief   Get Priority Grouping
1673:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   \details Reads the priority grouping field from the NVIC Interrupt Controller.
1674:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
1675:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****  */
1676:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
1677:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** {
1678:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
  94              		.loc 2 1678 0
  95 0002 164B     		ldr	r3, .L10
ARM GAS  /tmp/ccYXoPkL.s 			page 35


  96 0004 DB68     		ldr	r3, [r3, #12]
  97 0006 C3F30223 		ubfx	r3, r3, #8, #3
  98              	.LVL9:
  99              	.LBE55:
 100              	.LBE54:
 101              	.LBB56:
 102              	.LBB57:
1679:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** }
1680:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1681:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1682:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** /**
1683:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   \brief   Enable Interrupt
1684:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   \details Enables a device specific interrupt in the NVIC interrupt controller.
1685:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1686:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   \note    IRQn must not be negative.
1687:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****  */
1688:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** __STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
1689:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** {
1690:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1691:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   {
1692:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****     NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1693:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   }
1694:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** }
1695:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1696:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1697:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** /**
1698:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   \brief   Get Interrupt Enable status
1699:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   \details Returns a device specific interrupt enable status from the NVIC interrupt controller.
1700:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1701:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   \return             0  Interrupt is not enabled.
1702:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   \return             1  Interrupt is enabled.
1703:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   \note    IRQn must not be negative.
1704:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****  */
1705:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(IRQn_Type IRQn)
1706:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** {
1707:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1708:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   {
1709:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****     return((uint32_t)(((NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
1710:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   }
1711:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   else
1712:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   {
1713:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****     return(0U);
1714:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   }
1715:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** }
1716:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1717:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1718:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** /**
1719:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   \brief   Disable Interrupt
1720:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   \details Disables a device specific interrupt in the NVIC interrupt controller.
1721:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1722:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   \note    IRQn must not be negative.
1723:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****  */
1724:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** __STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
1725:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** {
1726:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1727:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   {
1728:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****     NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
ARM GAS  /tmp/ccYXoPkL.s 			page 36


1729:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****     __DSB();
1730:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****     __ISB();
1731:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   }
1732:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** }
1733:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1734:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1735:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** /**
1736:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   \brief   Get Pending Interrupt
1737:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   \details Reads the NVIC pending register and returns the pending bit for the specified device spe
1738:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1739:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   \return             0  Interrupt status is not pending.
1740:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   \return             1  Interrupt status is pending.
1741:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   \note    IRQn must not be negative.
1742:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****  */
1743:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetPendingIRQ(IRQn_Type IRQn)
1744:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** {
1745:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1746:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   {
1747:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****     return((uint32_t)(((NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
1748:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   }
1749:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   else
1750:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   {
1751:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****     return(0U);
1752:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   }
1753:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** }
1754:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1755:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1756:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** /**
1757:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   \brief   Set Pending Interrupt
1758:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   \details Sets the pending bit of a device specific interrupt in the NVIC pending register.
1759:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1760:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   \note    IRQn must not be negative.
1761:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****  */
1762:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** __STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn)
1763:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** {
1764:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1765:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   {
1766:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****     NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1767:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   }
1768:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** }
1769:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1770:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1771:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** /**
1772:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   \brief   Clear Pending Interrupt
1773:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
1774:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1775:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   \note    IRQn must not be negative.
1776:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****  */
1777:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** __STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
1778:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** {
1779:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1780:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   {
1781:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****     NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1782:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   }
1783:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** }
1784:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1785:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
ARM GAS  /tmp/ccYXoPkL.s 			page 37


1786:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** /**
1787:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   \brief   Get Active Interrupt
1788:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   \details Reads the active register in the NVIC and returns the active bit for the device specific
1789:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1790:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   \return             0  Interrupt status is not active.
1791:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   \return             1  Interrupt status is active.
1792:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   \note    IRQn must not be negative.
1793:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****  */
1794:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetActive(IRQn_Type IRQn)
1795:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** {
1796:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1797:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   {
1798:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****     return((uint32_t)(((NVIC->IABR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
1799:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   }
1800:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   else
1801:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   {
1802:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****     return(0U);
1803:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   }
1804:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** }
1805:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1806:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1807:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** /**
1808:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   \brief   Set Interrupt Priority
1809:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   \details Sets the priority of a device specific interrupt or a processor exception.
1810:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****            The interrupt number can be positive to specify a device specific interrupt,
1811:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****            or negative to specify a processor exception.
1812:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   \param [in]      IRQn  Interrupt number.
1813:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   \param [in]  priority  Priority to set.
1814:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   \note    The priority cannot be set for every processor exception.
1815:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****  */
1816:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** __STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
1817:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** {
1818:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1819:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   {
1820:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****     NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (u
1821:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   }
1822:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   else
1823:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   {
1824:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****     SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (u
1825:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   }
1826:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** }
1827:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1828:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1829:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** /**
1830:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   \brief   Get Interrupt Priority
1831:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   \details Reads the priority of a device specific interrupt or a processor exception.
1832:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****            The interrupt number can be positive to specify a device specific interrupt,
1833:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****            or negative to specify a processor exception.
1834:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   \param [in]   IRQn  Interrupt number.
1835:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   \return             Interrupt Priority.
1836:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****                       Value is aligned automatically to the implemented priority bits of the microc
1837:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****  */
1838:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetPriority(IRQn_Type IRQn)
1839:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** {
1840:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1841:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1842:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   {
ARM GAS  /tmp/ccYXoPkL.s 			page 38


1843:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****     return(((uint32_t)NVIC->IP[((uint32_t)IRQn)]               >> (8U - __NVIC_PRIO_BITS)));
1844:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   }
1845:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   else
1846:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   {
1847:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****     return(((uint32_t)SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] >> (8U - __NVIC_PRIO_BITS)));
1848:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   }
1849:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** }
1850:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1851:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1852:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** /**
1853:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   \brief   Encode Priority
1854:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   \details Encodes the priority for an interrupt with the given priority group,
1855:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****            preemptive priority value, and subpriority value.
1856:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****            In case of a conflict between priority grouping and available
1857:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****            priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1858:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   \param [in]     PriorityGroup  Used priority group.
1859:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
1860:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   \param [in]       SubPriority  Subpriority value (starting from 0).
1861:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   \return                        Encoded priority. Value can be used in the function \ref NVIC_SetP
1862:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****  */
1863:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** __STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uin
1864:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** {
1865:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used   
1866:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   uint32_t PreemptPriorityBits;
1867:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   uint32_t SubPriorityBits;
1868:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1869:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NV
 103              		.loc 2 1869 0
 104 000a C3F10704 		rsb	r4, r3, #7
 105 000e 042C     		cmp	r4, #4
 106 0010 28BF     		it	cs
 107 0012 0424     		movcs	r4, #4
 108              	.LVL10:
1870:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint
 109              		.loc 2 1870 0
 110 0014 1D1D     		adds	r5, r3, #4
 111 0016 062D     		cmp	r5, #6
 112 0018 01D9     		bls	.L8
 113 001a DD1E     		subs	r5, r3, #3
 114 001c 00E0     		b	.L5
 115              	.L8:
 116 001e 0025     		movs	r5, #0
 117              	.L5:
 118              	.LVL11:
1871:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1872:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   return (
1873:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****            ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits
 119              		.loc 2 1873 0
 120 0020 0123     		movs	r3, #1
 121              	.LVL12:
 122 0022 03FA04F4 		lsl	r4, r3, r4
 123              	.LVL13:
 124 0026 013C     		subs	r4, r4, #1
 125 0028 2140     		ands	r1, r1, r4
 126              	.LVL14:
 127 002a A940     		lsls	r1, r1, r5
1874:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****            ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
ARM GAS  /tmp/ccYXoPkL.s 			page 39


 128              		.loc 2 1874 0
 129 002c AB40     		lsls	r3, r3, r5
 130 002e 013B     		subs	r3, r3, #1
 131 0030 1A40     		ands	r2, r2, r3
 132              	.LVL15:
1872:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****            ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits
 133              		.loc 2 1872 0
 134 0032 0A43     		orrs	r2, r2, r1
 135              	.LVL16:
 136              	.LBE57:
 137              	.LBE56:
 138              	.LBB58:
 139              	.LBB59:
1818:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   {
 140              		.loc 2 1818 0
 141 0034 0028     		cmp	r0, #0
 142 0036 08DB     		blt	.L6
1820:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   }
 143              		.loc 2 1820 0
 144 0038 1201     		lsls	r2, r2, #4
 145 003a D2B2     		uxtb	r2, r2
 146 003c 00F16040 		add	r0, r0, #-536870912
 147              	.LVL17:
 148 0040 00F56140 		add	r0, r0, #57600
 149 0044 80F80023 		strb	r2, [r0, #768]
 150 0048 05E0     		b	.L4
 151              	.LVL18:
 152              	.L6:
1824:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   }
 153              		.loc 2 1824 0
 154 004a 00F00F00 		and	r0, r0, #15
 155              	.LVL19:
 156 004e 1201     		lsls	r2, r2, #4
 157 0050 D2B2     		uxtb	r2, r2
 158 0052 034B     		ldr	r3, .L10+4
 159 0054 1A54     		strb	r2, [r3, r0]
 160              	.LVL20:
 161              	.L4:
 162              	.LBE59:
 163              	.LBE58:
 167:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   uint32_t prioritygroup = 0x00U;
 168:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   
 169:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   /* Check the parameters */
 170:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
 171:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
 172:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   
 173:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   prioritygroup = NVIC_GetPriorityGrouping();
 174:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   
 175:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 176:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** }
 164              		.loc 1 176 0
 165 0056 30BC     		pop	{r4, r5}
 166              	.LCFI1:
 167              		.cfi_restore 5
 168              		.cfi_restore 4
 169              		.cfi_def_cfa_offset 0
 170 0058 7047     		bx	lr
ARM GAS  /tmp/ccYXoPkL.s 			page 40


 171              	.L11:
 172 005a 00BF     		.align	2
 173              	.L10:
 174 005c 00ED00E0 		.word	-536810240
 175 0060 14ED00E0 		.word	-536810220
 176              		.cfi_endproc
 177              	.LFE131:
 179              		.section	.text.HAL_NVIC_EnableIRQ,"ax",%progbits
 180              		.align	2
 181              		.global	HAL_NVIC_EnableIRQ
 182              		.thumb
 183              		.thumb_func
 185              	HAL_NVIC_EnableIRQ:
 186              	.LFB132:
 177:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** 
 178:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** /**
 179:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @brief  Enables a device specific interrupt in the NVIC interrupt controller.
 180:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @note   To configure interrupts priority correctly, the NVIC_PriorityGroupConfig()
 181:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *         function should be called before. 
 182:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @param  IRQn External interrupt number.
 183:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *         This parameter can be an enumerator of IRQn_Type enumeration
 184:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSI
 185:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @retval None
 186:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   */
 187:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
 188:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** {
 187              		.loc 1 188 0
 188              		.cfi_startproc
 189              		@ args = 0, pretend = 0, frame = 0
 190              		@ frame_needed = 0, uses_anonymous_args = 0
 191              		@ link register save eliminated.
 192              	.LVL21:
 193              	.LBB60:
 194              	.LBB61:
1690:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   {
 195              		.loc 2 1690 0
 196 0000 0028     		cmp	r0, #0
 197              	.LVL22:
 198 0002 08DB     		blt	.L12
1692:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   }
 199              		.loc 2 1692 0
 200 0004 4209     		lsrs	r2, r0, #5
 201 0006 00F01F00 		and	r0, r0, #31
 202 000a 0123     		movs	r3, #1
 203 000c 03FA00F0 		lsl	r0, r3, r0
 204 0010 014B     		ldr	r3, .L14
 205 0012 43F82200 		str	r0, [r3, r2, lsl #2]
 206              	.LVL23:
 207              	.L12:
 208 0016 7047     		bx	lr
 209              	.L15:
 210              		.align	2
 211              	.L14:
 212 0018 00E100E0 		.word	-536813312
 213              	.LBE61:
 214              	.LBE60:
 215              		.cfi_endproc
ARM GAS  /tmp/ccYXoPkL.s 			page 41


 216              	.LFE132:
 218              		.section	.text.HAL_NVIC_DisableIRQ,"ax",%progbits
 219              		.align	2
 220              		.global	HAL_NVIC_DisableIRQ
 221              		.thumb
 222              		.thumb_func
 224              	HAL_NVIC_DisableIRQ:
 225              	.LFB133:
 189:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   /* Check the parameters */
 190:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
 191:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   
 192:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   /* Enable interrupt */
 193:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   NVIC_EnableIRQ(IRQn);
 194:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** }
 195:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** 
 196:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** /**
 197:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @brief  Disables a device specific interrupt in the NVIC interrupt controller.
 198:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @param  IRQn External interrupt number.
 199:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *         This parameter can be an enumerator of IRQn_Type enumeration
 200:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSI
 201:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @retval None
 202:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   */
 203:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
 204:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** {
 226              		.loc 1 204 0
 227              		.cfi_startproc
 228              		@ args = 0, pretend = 0, frame = 0
 229              		@ frame_needed = 0, uses_anonymous_args = 0
 230              		@ link register save eliminated.
 231              	.LVL24:
 232              	.LBB62:
 233              	.LBB63:
1726:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   {
 234              		.loc 2 1726 0
 235 0000 0028     		cmp	r0, #0
 236              	.LVL25:
 237 0002 0DDB     		blt	.L16
1728:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****     __DSB();
 238              		.loc 2 1728 0
 239 0004 4309     		lsrs	r3, r0, #5
 240 0006 00F01F00 		and	r0, r0, #31
 241 000a 0122     		movs	r2, #1
 242 000c 02FA00F0 		lsl	r0, r2, r0
 243 0010 2033     		adds	r3, r3, #32
 244 0012 044A     		ldr	r2, .L18
 245 0014 42F82300 		str	r0, [r2, r3, lsl #2]
 246              	.LBB64:
 247              	.LBB65:
 248              		.file 3 "/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h"
   1:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****  * @version  V5.0.4
   5:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****  * @date     09. April 2018
   6:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** /*
   8:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
ARM GAS  /tmp/ccYXoPkL.s 			page 42


   9:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****  *
  10:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****  *
  12:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****  *
  16:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****  *
  18:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****  * limitations under the License.
  23:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****  */
  24:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
  25:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
  28:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
  34:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  38:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
  39:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  43:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  46:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  49:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #endif                                           
  52:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  55:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __USED
  56:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  58:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  61:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  64:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
ARM GAS  /tmp/ccYXoPkL.s 			page 43


  66:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  67:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  70:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  78:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  86:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  94:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 102:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 110:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 113:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 116:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 117:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 118:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 119:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 120:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 121:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   @{
 122:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****  */
ARM GAS  /tmp/ccYXoPkL.s 			page 44


 123:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 124:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** /**
 125:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 126:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 127:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 128:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****  */
 129:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 130:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** {
 131:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 132:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** }
 133:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 134:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 135:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** /**
 136:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 137:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 138:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 139:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****  */
 140:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 141:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** {
 142:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 143:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** }
 144:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 145:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 146:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** /**
 147:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Control Register
 148:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the content of the Control Register.
 149:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Control Register value
 150:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****  */
 151:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_CONTROL(void)
 152:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** {
 153:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 154:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 155:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, control" : "=r" (result) );
 156:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 157:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** }
 158:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 159:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 160:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 161:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** /**
 162:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Control Register (non-secure)
 163:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the content of the non-secure Control Register when in secure mode.
 164:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \return               non-secure Control Register value
 165:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****  */
 166:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_CONTROL_NS(void)
 167:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** {
 168:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 169:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 170:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, control_ns" : "=r" (result) );
 171:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 172:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** }
 173:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 174:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 175:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 176:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** /**
 177:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Control Register
 178:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \details Writes the given value to the Control Register.
 179:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    control  Control Register value to set
ARM GAS  /tmp/ccYXoPkL.s 			page 45


 180:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****  */
 181:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_CONTROL(uint32_t control)
 182:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** {
 183:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR control, %0" : : "r" (control) : "memory");
 184:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** }
 185:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 186:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 187:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 188:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** /**
 189:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Control Register (non-secure)
 190:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \details Writes the given value to the non-secure Control Register when in secure state.
 191:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    control  Control Register value to set
 192:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****  */
 193:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_CONTROL_NS(uint32_t control)
 194:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** {
 195:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR control_ns, %0" : : "r" (control) : "memory");
 196:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** }
 197:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 198:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 199:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 200:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** /**
 201:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get IPSR Register
 202:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the content of the IPSR Register.
 203:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \return               IPSR Register value
 204:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****  */
 205:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_IPSR(void)
 206:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** {
 207:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 208:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 209:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 210:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 211:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** }
 212:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 213:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 214:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** /**
 215:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get APSR Register
 216:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the content of the APSR Register.
 217:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \return               APSR Register value
 218:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****  */
 219:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_APSR(void)
 220:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** {
 221:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 222:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 223:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, apsr" : "=r" (result) );
 224:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 225:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** }
 226:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 227:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 228:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** /**
 229:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get xPSR Register
 230:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the content of the xPSR Register.
 231:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \return               xPSR Register value
 232:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****  */
 233:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_xPSR(void)
 234:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** {
 235:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 236:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
ARM GAS  /tmp/ccYXoPkL.s 			page 46


 237:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, xpsr" : "=r" (result) );
 238:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 239:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** }
 240:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 241:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 242:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** /**
 243:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer
 244:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the Process Stack Pointer (PSP).
 245:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \return               PSP Register value
 246:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****  */
 247:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PSP(void)
 248:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** {
 249:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 250:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 251:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psp"  : "=r" (result) );
 252:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 253:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** }
 254:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 255:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 256:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 257:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** /**
 258:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer (non-secure)
 259:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Process Stack Pointer (PSP) when in secure s
 260:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \return               PSP Register value
 261:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****  */
 262:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PSP_NS(void)
 263:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** {
 264:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 265:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 266:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psp_ns"  : "=r" (result) );
 267:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 268:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** }
 269:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 270:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 271:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 272:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** /**
 273:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer
 274:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the Process Stack Pointer (PSP).
 275:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    topOfProcStack  Process Stack Pointer value to set
 276:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****  */
 277:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PSP(uint32_t topOfProcStack)
 278:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** {
 279:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
 280:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** }
 281:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 282:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 283:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 284:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** /**
 285:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer (non-secure)
 286:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Process Stack Pointer (PSP) when in secure sta
 287:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    topOfProcStack  Process Stack Pointer value to set
 288:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****  */
 289:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PSP_NS(uint32_t topOfProcStack)
 290:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** {
 291:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psp_ns, %0" : : "r" (topOfProcStack) : );
 292:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** }
 293:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #endif
ARM GAS  /tmp/ccYXoPkL.s 			page 47


 294:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 295:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 296:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** /**
 297:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer
 298:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the Main Stack Pointer (MSP).
 299:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \return               MSP Register value
 300:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****  */
 301:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_MSP(void)
 302:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** {
 303:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 304:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 305:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msp" : "=r" (result) );
 306:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 307:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** }
 308:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 309:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 310:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 311:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** /**
 312:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer (non-secure)
 313:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Main Stack Pointer (MSP) when in secure stat
 314:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \return               MSP Register value
 315:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****  */
 316:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_MSP_NS(void)
 317:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** {
 318:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 319:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 320:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msp_ns" : "=r" (result) );
 321:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 322:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** }
 323:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 324:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 325:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 326:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** /**
 327:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer
 328:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the Main Stack Pointer (MSP).
 329:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    topOfMainStack  Main Stack Pointer value to set
 330:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****  */
 331:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_MSP(uint32_t topOfMainStack)
 332:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** {
 333:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
 334:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** }
 335:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 336:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 337:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 338:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** /**
 339:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer (non-secure)
 340:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Main Stack Pointer (MSP) when in secure state.
 341:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    topOfMainStack  Main Stack Pointer value to set
 342:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****  */
 343:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_MSP_NS(uint32_t topOfMainStack)
 344:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** {
 345:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msp_ns, %0" : : "r" (topOfMainStack) : );
 346:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** }
 347:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 348:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 349:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 350:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
ARM GAS  /tmp/ccYXoPkL.s 			page 48


 351:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** /**
 352:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Stack Pointer (non-secure)
 353:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Stack Pointer (SP) when in secure state.
 354:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \return               SP Register value
 355:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****  */
 356:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_SP_NS(void)
 357:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** {
 358:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 359:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 360:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, sp_ns" : "=r" (result) );
 361:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 362:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** }
 363:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 364:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 365:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** /**
 366:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Stack Pointer (non-secure)
 367:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Stack Pointer (SP) when in secure state.
 368:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    topOfStack  Stack Pointer value to set
 369:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****  */
 370:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_SP_NS(uint32_t topOfStack)
 371:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** {
 372:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR sp_ns, %0" : : "r" (topOfStack) : );
 373:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** }
 374:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 375:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 376:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 377:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** /**
 378:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Priority Mask
 379:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current state of the priority mask bit from the Priority Mask Register.
 380:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Priority Mask value
 381:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****  */
 382:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
 383:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** {
 384:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 385:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 386:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 387:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 388:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** }
 389:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 390:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 391:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 392:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** /**
 393:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Priority Mask (non-secure)
 394:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current state of the non-secure priority mask bit from the Priority Mask Reg
 395:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Priority Mask value
 396:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****  */
 397:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PRIMASK_NS(void)
 398:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** {
 399:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 400:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 401:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, primask_ns" : "=r" (result) :: "memory");
 402:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 403:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** }
 404:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 405:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 406:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 407:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** /**
ARM GAS  /tmp/ccYXoPkL.s 			page 49


 408:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Priority Mask
 409:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the Priority Mask Register.
 410:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    priMask  Priority Mask
 411:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****  */
 412:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
 413:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** {
 414:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 415:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** }
 416:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 417:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 418:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 419:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** /**
 420:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Priority Mask (non-secure)
 421:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Priority Mask Register when in secure state.
 422:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    priMask  Priority Mask
 423:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****  */
 424:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PRIMASK_NS(uint32_t priMask)
 425:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** {
 426:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR primask_ns, %0" : : "r" (priMask) : "memory");
 427:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** }
 428:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 429:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 430:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 431:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 432:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 433:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 434:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** /**
 435:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Enable FIQ
 436:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \details Enables FIQ interrupts by clearing the F-bit in the CPSR.
 437:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 438:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****  */
 439:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_fault_irq(void)
 440:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** {
 441:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie f" : : : "memory");
 442:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** }
 443:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 444:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 445:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** /**
 446:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Disable FIQ
 447:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \details Disables FIQ interrupts by setting the F-bit in the CPSR.
 448:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 449:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****  */
 450:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_fault_irq(void)
 451:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** {
 452:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid f" : : : "memory");
 453:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** }
 454:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 455:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 456:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** /**
 457:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Base Priority
 458:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the Base Priority register.
 459:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Base Priority register value
 460:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****  */
 461:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_BASEPRI(void)
 462:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** {
 463:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 464:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
ARM GAS  /tmp/ccYXoPkL.s 			page 50


 465:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 466:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 467:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** }
 468:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 469:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 470:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 471:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** /**
 472:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Base Priority (non-secure)
 473:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Base Priority register when in secure state.
 474:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Base Priority register value
 475:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****  */
 476:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_BASEPRI_NS(void)
 477:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** {
 478:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 479:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 480:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, basepri_ns" : "=r" (result) );
 481:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 482:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** }
 483:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 484:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 485:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 486:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** /**
 487:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Base Priority
 488:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register.
 489:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 490:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****  */
 491:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_BASEPRI(uint32_t basePri)
 492:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** {
 493:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 494:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** }
 495:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 496:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 497:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 498:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** /**
 499:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Base Priority (non-secure)
 500:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Base Priority register when in secure state.
 501:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 502:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****  */
 503:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_BASEPRI_NS(uint32_t basePri)
 504:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** {
 505:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri_ns, %0" : : "r" (basePri) : "memory");
 506:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** }
 507:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 508:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 509:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 510:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** /**
 511:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Base Priority with condition
 512:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register only if BASEPRI masking is disable
 513:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****            or the new value increases the BASEPRI priority level.
 514:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 515:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****  */
 516:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_BASEPRI_MAX(uint32_t basePri)
 517:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** {
 518:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri_max, %0" : : "r" (basePri) : "memory");
 519:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** }
 520:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 521:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
ARM GAS  /tmp/ccYXoPkL.s 			page 51


 522:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** /**
 523:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Fault Mask
 524:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the Fault Mask register.
 525:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Fault Mask register value
 526:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****  */
 527:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_FAULTMASK(void)
 528:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** {
 529:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 530:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 531:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, faultmask" : "=r" (result) );
 532:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 533:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** }
 534:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 535:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 536:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 537:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** /**
 538:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Fault Mask (non-secure)
 539:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Fault Mask register when in secure state.
 540:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Fault Mask register value
 541:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****  */
 542:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_FAULTMASK_NS(void)
 543:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** {
 544:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 545:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 546:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, faultmask_ns" : "=r" (result) );
 547:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 548:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** }
 549:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 550:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 551:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 552:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** /**
 553:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Fault Mask
 554:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the Fault Mask register.
 555:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    faultMask  Fault Mask value to set
 556:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****  */
 557:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_FAULTMASK(uint32_t faultMask)
 558:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** {
 559:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR faultmask, %0" : : "r" (faultMask) : "memory");
 560:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** }
 561:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 562:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 563:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 564:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** /**
 565:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Fault Mask (non-secure)
 566:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Fault Mask register when in secure state.
 567:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    faultMask  Fault Mask value to set
 568:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****  */
 569:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_FAULTMASK_NS(uint32_t faultMask)
 570:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** {
 571:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR faultmask_ns, %0" : : "r" (faultMask) : "memory");
 572:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** }
 573:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 574:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 575:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 576:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 577:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    ) */
 578:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
ARM GAS  /tmp/ccYXoPkL.s 			page 52


 579:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 580:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 581:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    )
 582:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 583:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** /**
 584:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer Limit
 585:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 586:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always in non-secure
 587:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   mode.
 588:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   
 589:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the Process Stack Pointer Limit (PSPLIM).
 590:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \return               PSPLIM Register value
 591:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****  */
 592:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PSPLIM(void)
 593:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** {
 594:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 595:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 596:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****     // without main extensions, the non-secure PSPLIM is RAZ/WI
 597:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   return 0U;
 598:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #else
 599:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 600:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psplim"  : "=r" (result) );
 601:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   return result;
 602:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 603:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** }
 604:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 605:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3))
 606:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** /**
 607:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer Limit (non-secure)
 608:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 609:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always.
 610:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 611:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Process Stack Pointer Limit (PSPLIM) when in
 612:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \return               PSPLIM Register value
 613:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****  */
 614:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PSPLIM_NS(void)
 615:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** {
 616:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 617:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
 618:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   return 0U;
 619:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #else
 620:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 621:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psplim_ns"  : "=r" (result) );
 622:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   return result;
 623:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 624:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** }
 625:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 626:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 627:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 628:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** /**
 629:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer Limit
 630:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 631:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored in non-secure
 632:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   mode.
 633:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   
 634:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the Process Stack Pointer Limit (PSPLIM).
 635:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ProcStackPtrLimit  Process Stack Pointer Limit value to set
ARM GAS  /tmp/ccYXoPkL.s 			page 53


 636:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****  */
 637:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PSPLIM(uint32_t ProcStackPtrLimit)
 638:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** {
 639:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 640:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 641:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
 642:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   (void)ProcStackPtrLimit;
 643:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #else
 644:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psplim, %0" : : "r" (ProcStackPtrLimit));
 645:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 646:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** }
 647:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 648:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 649:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
 650:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** /**
 651:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer (non-secure)
 652:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 653:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored.
 654:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 655:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Process Stack Pointer Limit (PSPLIM) when in s
 656:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ProcStackPtrLimit  Process Stack Pointer Limit value to set
 657:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****  */
 658:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PSPLIM_NS(uint32_t ProcStackPtrLimit)
 659:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** {
 660:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 661:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
 662:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   (void)ProcStackPtrLimit;
 663:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #else
 664:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psplim_ns, %0\n" : : "r" (ProcStackPtrLimit));
 665:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 666:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** }
 667:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 668:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 669:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 670:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** /**
 671:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer Limit
 672:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 673:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always in non-secure
 674:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   mode.
 675:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 676:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the Main Stack Pointer Limit (MSPLIM).
 677:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \return               MSPLIM Register value
 678:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****  */
 679:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_MSPLIM(void)
 680:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** {
 681:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 682:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 683:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 684:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   return 0U;
 685:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #else
 686:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 687:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msplim" : "=r" (result) );
 688:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   return result;
 689:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 690:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** }
 691:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 692:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
ARM GAS  /tmp/ccYXoPkL.s 			page 54


 693:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
 694:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** /**
 695:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer Limit (non-secure)
 696:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 697:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always.
 698:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 699:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Main Stack Pointer Limit(MSPLIM) when in sec
 700:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \return               MSPLIM Register value
 701:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****  */
 702:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_MSPLIM_NS(void)
 703:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** {
 704:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 705:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 706:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   return 0U;
 707:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #else
 708:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 709:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msplim_ns" : "=r" (result) );
 710:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   return result;
 711:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 712:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** }
 713:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 714:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 715:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 716:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** /**
 717:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer Limit
 718:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 719:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored in non-secure
 720:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   mode.
 721:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 722:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the Main Stack Pointer Limit (MSPLIM).
 723:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    MainStackPtrLimit  Main Stack Pointer Limit value to set
 724:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****  */
 725:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_MSPLIM(uint32_t MainStackPtrLimit)
 726:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** {
 727:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 728:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 729:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 730:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   (void)MainStackPtrLimit;
 731:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #else
 732:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msplim, %0" : : "r" (MainStackPtrLimit));
 733:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 734:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** }
 735:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 736:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 737:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
 738:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** /**
 739:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer Limit (non-secure)
 740:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 741:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored.
 742:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 743:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Main Stack Pointer Limit (MSPLIM) when in secu
 744:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    MainStackPtrLimit  Main Stack Pointer value to set
 745:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****  */
 746:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_MSPLIM_NS(uint32_t MainStackPtrLimit)
 747:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** {
 748:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 749:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
ARM GAS  /tmp/ccYXoPkL.s 			page 55


 750:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   (void)MainStackPtrLimit;
 751:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #else
 752:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msplim_ns, %0" : : "r" (MainStackPtrLimit));
 753:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 754:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** }
 755:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 756:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 757:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 758:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    ) */
 759:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 760:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 761:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** /**
 762:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get FPSCR
 763:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the Floating Point Status/Control register.
 764:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Floating Point Status/Control register value
 765:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****  */
 766:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_FPSCR(void)
 767:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** {
 768:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \
 769:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****      (defined (__FPU_USED   ) && (__FPU_USED    == 1U))     )
 770:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #if __has_builtin(__builtin_arm_get_fpscr) 
 771:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** // Re-enable using built-in when GCC has been fixed
 772:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** // || (__GNUC__ > 7) || (__GNUC__ == 7 && __GNUC_MINOR__ >= 2)
 773:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   /* see https://gcc.gnu.org/ml/gcc-patches/2017-04/msg00443.html */
 774:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   return __builtin_arm_get_fpscr();
 775:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #else
 776:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 777:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 778:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("VMRS %0, fpscr" : "=r" (result) );
 779:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 780:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 781:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #else
 782:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   return(0U);
 783:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 784:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** }
 785:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 786:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 787:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** /**
 788:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set FPSCR
 789:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the Floating Point Status/Control register.
 790:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    fpscr  Floating Point Status/Control value to set
 791:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****  */
 792:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_FPSCR(uint32_t fpscr)
 793:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** {
 794:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \
 795:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****      (defined (__FPU_USED   ) && (__FPU_USED    == 1U))     )
 796:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #if __has_builtin(__builtin_arm_set_fpscr)
 797:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** // Re-enable using built-in when GCC has been fixed
 798:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** // || (__GNUC__ > 7) || (__GNUC__ == 7 && __GNUC_MINOR__ >= 2)
 799:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   /* see https://gcc.gnu.org/ml/gcc-patches/2017-04/msg00443.html */
 800:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   __builtin_arm_set_fpscr(fpscr);
 801:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #else
 802:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("VMSR fpscr, %0" : : "r" (fpscr) : "vfpcc", "memory");
 803:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 804:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #else
 805:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   (void)fpscr;
 806:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #endif
ARM GAS  /tmp/ccYXoPkL.s 			page 56


 807:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** }
 808:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 809:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 810:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** /*@} end of CMSIS_Core_RegAccFunctions */
 811:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 812:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 813:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** /* ##########################  Core Instruction Access  ######################### */
 814:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** /** \defgroup CMSIS_Core_InstructionInterface CMSIS Core Instruction Interface
 815:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   Access to dedicated instructions
 816:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   @{
 817:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** */
 818:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 819:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** /* Define macros for porting to both thumb1 and thumb2.
 820:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****  * For thumb1, use low register (r0-r7), specified by constraint "l"
 821:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****  * Otherwise, use general registers, specified by constraint "r" */
 822:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #if defined (__thumb__) && !defined (__thumb2__)
 823:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=l" (r)
 824:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+l" (r)
 825:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "l" (r)
 826:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #else
 827:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=r" (r)
 828:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+r" (r)
 829:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "r" (r)
 830:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 831:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 832:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** /**
 833:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   No Operation
 834:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \details No Operation does nothing. This instruction can be used for code alignment purposes.
 835:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****  */
 836:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #define __NOP()                             __ASM volatile ("nop")
 837:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 838:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** /**
 839:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Wait For Interrupt
 840:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \details Wait For Interrupt is a hint instruction that suspends execution until one of a number o
 841:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****  */
 842:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #define __WFI()                             __ASM volatile ("wfi")
 843:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 844:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 845:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** /**
 846:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Wait For Event
 847:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \details Wait For Event is a hint instruction that permits the processor to enter
 848:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****            a low-power state until one of a number of events occurs.
 849:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****  */
 850:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #define __WFE()                             __ASM volatile ("wfe")
 851:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 852:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 853:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** /**
 854:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Send Event
 855:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \details Send Event is a hint instruction. It causes an event to be signaled to the CPU.
 856:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****  */
 857:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #define __SEV()                             __ASM volatile ("sev")
 858:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 859:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 860:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** /**
 861:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Instruction Synchronization Barrier
 862:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \details Instruction Synchronization Barrier flushes the pipeline in the processor,
 863:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****            so that all instructions following the ISB are fetched from cache or memory,
ARM GAS  /tmp/ccYXoPkL.s 			page 57


 864:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****            after the instruction has been completed.
 865:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****  */
 866:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __ISB(void)
 867:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** {
 868:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("isb 0xF":::"memory");
 869:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** }
 870:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 871:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 872:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** /**
 873:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Data Synchronization Barrier
 874:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \details Acts as a special kind of Data Memory Barrier.
 875:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****            It completes when all explicit memory accesses before this instruction complete.
 876:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****  */
 877:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __DSB(void)
 878:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** {
 879:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("dsb 0xF":::"memory");
 249              		.loc 3 879 0
 250              		.syntax unified
 251              	@ 879 "/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h" 1
 252 0018 BFF34F8F 		dsb 0xF
 253              	@ 0 "" 2
 254              		.thumb
 255              		.syntax unified
 256              	.LBE65:
 257              	.LBE64:
 258              	.LBB66:
 259              	.LBB67:
 868:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** }
 260              		.loc 3 868 0
 261              		.syntax unified
 262              	@ 868 "/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h" 1
 263 001c BFF36F8F 		isb 0xF
 264              	@ 0 "" 2
 265              	.LVL26:
 266              		.thumb
 267              		.syntax unified
 268              	.L16:
 269 0020 7047     		bx	lr
 270              	.L19:
 271 0022 00BF     		.align	2
 272              	.L18:
 273 0024 00E100E0 		.word	-536813312
 274              	.LBE67:
 275              	.LBE66:
 276              	.LBE63:
 277              	.LBE62:
 278              		.cfi_endproc
 279              	.LFE133:
 281              		.section	.text.HAL_NVIC_SystemReset,"ax",%progbits
 282              		.align	2
 283              		.global	HAL_NVIC_SystemReset
 284              		.thumb
 285              		.thumb_func
 287              	HAL_NVIC_SystemReset:
 288              	.LFB134:
 205:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   /* Check the parameters */
 206:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
ARM GAS  /tmp/ccYXoPkL.s 			page 58


 207:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   
 208:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   /* Disable interrupt */
 209:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   NVIC_DisableIRQ(IRQn);
 210:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** }
 211:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** 
 212:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** /**
 213:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @brief  Initiates a system reset request to reset the MCU.
 214:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @retval None
 215:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   */
 216:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** void HAL_NVIC_SystemReset(void)
 217:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** {
 289              		.loc 1 217 0
 290              		.cfi_startproc
 291              		@ Volatile: function does not return.
 292              		@ args = 0, pretend = 0, frame = 0
 293              		@ frame_needed = 0, uses_anonymous_args = 0
 294              		@ link register save eliminated.
 295              	.LBB74:
 296              	.LBB75:
 297              	.LBB76:
 298              	.LBB77:
 299              		.loc 3 879 0
 300              		.syntax unified
 301              	@ 879 "/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h" 1
 302 0000 BFF34F8F 		dsb 0xF
 303              	@ 0 "" 2
 304              		.thumb
 305              		.syntax unified
 306              	.LBE77:
 307              	.LBE76:
1875:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****          );
1876:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** }
1877:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1878:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1879:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** /**
1880:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   \brief   Decode Priority
1881:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   \details Decodes an interrupt priority value with a given priority group to
1882:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****            preemptive priority value and subpriority value.
1883:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****            In case of a conflict between priority grouping and available
1884:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****            priority bits (__NVIC_PRIO_BITS) the smallest possible priority group is set.
1885:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   \param [in]         Priority   Priority value, which can be retrieved with the function \ref NVIC
1886:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   \param [in]     PriorityGroup  Used priority group.
1887:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   \param [out] pPreemptPriority  Preemptive priority value (starting from 0).
1888:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   \param [out]     pSubPriority  Subpriority value (starting from 0).
1889:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****  */
1890:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** __STATIC_INLINE void NVIC_DecodePriority (uint32_t Priority, uint32_t PriorityGroup, uint32_t* cons
1891:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** {
1892:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used   
1893:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   uint32_t PreemptPriorityBits;
1894:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   uint32_t SubPriorityBits;
1895:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1896:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NV
1897:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint
1898:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1899:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   *pPreemptPriority = (Priority >> SubPriorityBits) & (uint32_t)((1UL << (PreemptPriorityBits)) - 1
1900:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   *pSubPriority     = (Priority                   ) & (uint32_t)((1UL << (SubPriorityBits    )) - 1
1901:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** }
ARM GAS  /tmp/ccYXoPkL.s 			page 59


1902:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1903:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1904:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** /**
1905:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   \brief   Set Interrupt Vector
1906:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   \details Sets an interrupt vector in SRAM based interrupt vector table.
1907:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****            The interrupt number can be positive to specify a device specific interrupt,
1908:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****            or negative to specify a processor exception.
1909:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****            VTOR must been relocated to SRAM before.
1910:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   \param [in]   IRQn      Interrupt number
1911:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   \param [in]   vector    Address of interrupt handler function
1912:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****  */
1913:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** __STATIC_INLINE void __NVIC_SetVector(IRQn_Type IRQn, uint32_t vector)
1914:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** {
1915:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   uint32_t *vectors = (uint32_t *)SCB->VTOR;
1916:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   vectors[(int32_t)IRQn + NVIC_USER_IRQ_OFFSET] = vector;
1917:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** }
1918:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1919:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1920:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** /**
1921:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   \brief   Get Interrupt Vector
1922:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   \details Reads an interrupt vector from interrupt vector table.
1923:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****            The interrupt number can be positive to specify a device specific interrupt,
1924:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****            or negative to specify a processor exception.
1925:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   \param [in]   IRQn      Interrupt number.
1926:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   \return                 Address of interrupt handler function
1927:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****  */
1928:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetVector(IRQn_Type IRQn)
1929:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** {
1930:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   uint32_t *vectors = (uint32_t *)SCB->VTOR;
1931:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   return vectors[(int32_t)IRQn + NVIC_USER_IRQ_OFFSET];
1932:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** }
1933:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1934:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1935:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** /**
1936:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   \brief   System Reset
1937:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   \details Initiates a system reset request to reset the MCU.
1938:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****  */
1939:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** __NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
1940:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** {
1941:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   __DSB();                                                          /* Ensure all outstanding memor
1942:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****                                                                        buffered write are completed
1943:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
1944:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****                            (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 308              		.loc 2 1944 0
 309 0004 0549     		ldr	r1, .L22
 310 0006 CA68     		ldr	r2, [r1, #12]
 311 0008 02F4E062 		and	r2, r2, #1792
1943:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****                            (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 312              		.loc 2 1943 0
 313 000c 044B     		ldr	r3, .L22+4
 314 000e 1343     		orrs	r3, r3, r2
 315 0010 CB60     		str	r3, [r1, #12]
 316              	.LBB78:
 317              	.LBB79:
 318              		.loc 3 879 0
 319              		.syntax unified
 320              	@ 879 "/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h" 1
ARM GAS  /tmp/ccYXoPkL.s 			page 60


 321 0012 BFF34F8F 		dsb 0xF
 322              	@ 0 "" 2
 323              		.thumb
 324              		.syntax unified
 325              	.L21:
 326              	.LBE79:
 327              	.LBE78:
1945:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****                             SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchange
1946:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   __DSB();                                                          /* Ensure completion of memory 
1947:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1948:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   for(;;)                                                           /* wait until reset */
1949:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   {
1950:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****     __NOP();
 328              		.loc 2 1950 0
 329              		.syntax unified
 330              	@ 1950 "/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h" 1
 331 0016 00BF     		nop
 332              	@ 0 "" 2
 333              		.thumb
 334              		.syntax unified
 335 0018 FDE7     		b	.L21
 336              	.L23:
 337 001a 00BF     		.align	2
 338              	.L22:
 339 001c 00ED00E0 		.word	-536810240
 340 0020 0400FA05 		.word	100270084
 341              	.LBE75:
 342              	.LBE74:
 343              		.cfi_endproc
 344              	.LFE134:
 346              		.section	.text.HAL_SYSTICK_Config,"ax",%progbits
 347              		.align	2
 348              		.global	HAL_SYSTICK_Config
 349              		.thumb
 350              		.thumb_func
 352              	HAL_SYSTICK_Config:
 353              	.LFB135:
 218:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   /* System Reset */
 219:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   NVIC_SystemReset();
 220:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** }
 221:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** 
 222:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** /**
 223:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @brief  Initializes the System Timer and its interrupt, and starts the System Tick Timer.
 224:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *         Counter is in free running mode to generate periodic interrupts.
 225:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
 226:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @retval status:  - 0  Function succeeded.
 227:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *                  - 1  Function failed.
 228:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   */
 229:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
 230:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** {
 354              		.loc 1 230 0
 355              		.cfi_startproc
 356              		@ args = 0, pretend = 0, frame = 0
 357              		@ frame_needed = 0, uses_anonymous_args = 0
 358              		@ link register save eliminated.
 359              	.LVL27:
 360              	.LBB80:
ARM GAS  /tmp/ccYXoPkL.s 			page 61


 361              	.LBB81:
1951:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   }
1952:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** }
1953:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1954:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** /*@} end of CMSIS_Core_NVICFunctions */
1955:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1956:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** /* ##########################  MPU functions  #################################### */
1957:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1958:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1959:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1960:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #include "mpu_armv7.h"
1961:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1962:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #endif
1963:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1964:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1965:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** /* ##########################  FPU functions  #################################### */
1966:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** /**
1967:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   \ingroup  CMSIS_Core_FunctionInterface
1968:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   \defgroup CMSIS_Core_FpuFunctions FPU Functions
1969:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   \brief    Function that provides FPU type.
1970:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   @{
1971:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****  */
1972:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1973:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** /**
1974:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   \brief   get FPU type
1975:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   \details returns the FPU type
1976:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   \returns
1977:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****    - \b  0: No FPU
1978:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****    - \b  1: Single precision FPU
1979:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****    - \b  2: Double + Single precision FPU
1980:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****  */
1981:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** __STATIC_INLINE uint32_t SCB_GetFPUType(void)
1982:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** {
1983:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   uint32_t mvfr0;
1984:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1985:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   mvfr0 = FPU->MVFR0;
1986:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   if      ((mvfr0 & (FPU_MVFR0_Single_precision_Msk | FPU_MVFR0_Double_precision_Msk)) == 0x020U)
1987:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   {
1988:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****     return 1U;           /* Single precision FPU */
1989:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   }
1990:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   else
1991:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   {
1992:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****     return 0U;           /* No FPU */
1993:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   }
1994:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** }
1995:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1996:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1997:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** /*@} end of CMSIS_Core_FpuFunctions */
1998:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1999:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
2000:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
2001:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** /* ##################################    SysTick function  ########################################
2002:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** /**
2003:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   \ingroup  CMSIS_Core_FunctionInterface
2004:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   \defgroup CMSIS_Core_SysTickFunctions SysTick Functions
2005:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   \brief    Functions that configure the System.
2006:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   @{
ARM GAS  /tmp/ccYXoPkL.s 			page 62


2007:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****  */
2008:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
2009:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #if defined (__Vendor_SysTickConfig) && (__Vendor_SysTickConfig == 0U)
2010:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
2011:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** /**
2012:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   \brief   System Tick Configuration
2013:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   \details Initializes the System Timer and its interrupt, and starts the System Tick Timer.
2014:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****            Counter is in free running mode to generate periodic interrupts.
2015:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   \param [in]  ticks  Number of ticks between two interrupts.
2016:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   \return          0  Function succeeded.
2017:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   \return          1  Function failed.
2018:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
2019:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****            function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.
2020:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****            must contain a vendor-specific implementation of this function.
2021:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****  */
2022:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** __STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
2023:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** {
2024:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 362              		.loc 2 2024 0
 363 0000 0138     		subs	r0, r0, #1
 364              	.LVL28:
 365 0002 B0F1807F 		cmp	r0, #16777216
 366 0006 0AD2     		bcs	.L26
2025:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   {
2026:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****     return (1UL);                                                   /* Reload value impossible */
2027:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   }
2028:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
2029:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 367              		.loc 2 2029 0
 368 0008 064B     		ldr	r3, .L27
 369 000a 5860     		str	r0, [r3, #4]
 370              	.LVL29:
 371              	.LBB82:
 372              	.LBB83:
1824:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   }
 373              		.loc 2 1824 0
 374 000c F021     		movs	r1, #240
 375 000e 064A     		ldr	r2, .L27+4
 376 0010 82F82310 		strb	r1, [r2, #35]
 377              	.LVL30:
 378              	.LBE83:
 379              	.LBE82:
2030:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Int
2031:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Val
 380              		.loc 2 2031 0
 381 0014 0020     		movs	r0, #0
 382              	.LVL31:
 383 0016 9860     		str	r0, [r3, #8]
2032:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 384              		.loc 2 2032 0
 385 0018 0722     		movs	r2, #7
 386 001a 1A60     		str	r2, [r3]
 387 001c 7047     		bx	lr
 388              	.L26:
2026:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   }
 389              		.loc 2 2026 0
 390 001e 0120     		movs	r0, #1
ARM GAS  /tmp/ccYXoPkL.s 			page 63


 391              	.LVL32:
 392              	.LBE81:
 393              	.LBE80:
 231:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****    return SysTick_Config(TicksNumb);
 232:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** }
 394              		.loc 1 232 0
 395 0020 7047     		bx	lr
 396              	.L28:
 397 0022 00BF     		.align	2
 398              	.L27:
 399 0024 10E000E0 		.word	-536813552
 400 0028 00ED00E0 		.word	-536810240
 401              		.cfi_endproc
 402              	.LFE135:
 404              		.section	.text.HAL_MPU_Disable,"ax",%progbits
 405              		.align	2
 406              		.global	HAL_MPU_Disable
 407              		.thumb
 408              		.thumb_func
 410              	HAL_MPU_Disable:
 411              	.LFB136:
 233:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** /**
 234:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @}
 235:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   */
 236:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** 
 237:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** /** @defgroup CORTEX_Exported_Functions_Group2 Peripheral Control functions
 238:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****  *  @brief   Cortex control functions 
 239:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****  *
 240:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** @verbatim   
 241:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   ==============================================================================
 242:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****                       ##### Peripheral Control functions #####
 243:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   ==============================================================================  
 244:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****     [..]
 245:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****       This subsection provides a set of functions allowing to control the CORTEX
 246:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****       (NVIC, SYSTICK, MPU) functionalities. 
 247:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****  
 248:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****       
 249:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** @endverbatim
 250:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @{
 251:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   */
 252:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** 
 253:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** #if (__MPU_PRESENT == 1U)
 254:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** /**
 255:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @brief  Disables the MPU
 256:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @retval None
 257:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   */
 258:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** void HAL_MPU_Disable(void)
 259:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** {
 412              		.loc 1 259 0
 413              		.cfi_startproc
 414              		@ args = 0, pretend = 0, frame = 0
 415              		@ frame_needed = 0, uses_anonymous_args = 0
 416              		@ link register save eliminated.
 417              	.LBB84:
 418              	.LBB85:
 880:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** }
 881:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
ARM GAS  /tmp/ccYXoPkL.s 			page 64


 882:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 883:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** /**
 884:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Data Memory Barrier
 885:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \details Ensures the apparent order of the explicit memory operations before
 886:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****            and after the instruction, without ensuring their completion.
 887:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****  */
 888:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __DMB(void)
 889:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** {
 890:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("dmb 0xF":::"memory");
 419              		.loc 3 890 0
 420              		.syntax unified
 421              	@ 890 "/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h" 1
 422 0000 BFF35F8F 		dmb 0xF
 423              	@ 0 "" 2
 424              		.thumb
 425              		.syntax unified
 426              	.LBE85:
 427              	.LBE84:
 260:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   /* Make sure outstanding transfers are done */
 261:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   __DMB();
 262:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** 
 263:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   /* Disable fault exceptions */
 264:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 428              		.loc 1 264 0
 429 0004 044A     		ldr	r2, .L30
 430 0006 536A     		ldr	r3, [r2, #36]
 431 0008 23F48033 		bic	r3, r3, #65536
 432 000c 5362     		str	r3, [r2, #36]
 265:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   
 266:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   /* Disable the MPU and clear the control register*/
 267:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   MPU->CTRL = 0U;
 433              		.loc 1 267 0
 434 000e 0022     		movs	r2, #0
 435 0010 024B     		ldr	r3, .L30+4
 436 0012 5A60     		str	r2, [r3, #4]
 437 0014 7047     		bx	lr
 438              	.L31:
 439 0016 00BF     		.align	2
 440              	.L30:
 441 0018 00ED00E0 		.word	-536810240
 442 001c 90ED00E0 		.word	-536810096
 443              		.cfi_endproc
 444              	.LFE136:
 446              		.section	.text.HAL_MPU_Enable,"ax",%progbits
 447              		.align	2
 448              		.global	HAL_MPU_Enable
 449              		.thumb
 450              		.thumb_func
 452              	HAL_MPU_Enable:
 453              	.LFB137:
 268:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** }
 269:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** 
 270:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** /**
 271:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @brief  Enable the MPU.
 272:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @param  MPU_Control Specifies the control mode of the MPU during hard fault, 
 273:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *          NMI, FAULTMASK and privileged access to the default memory 
 274:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *          This parameter can be one of the following values:
ARM GAS  /tmp/ccYXoPkL.s 			page 65


 275:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *            @arg MPU_HFNMI_PRIVDEF_NONE
 276:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *            @arg MPU_HARDFAULT_NMI
 277:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *            @arg MPU_PRIVILEGED_DEFAULT
 278:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *            @arg MPU_HFNMI_PRIVDEF
 279:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @retval None
 280:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   */
 281:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** void HAL_MPU_Enable(uint32_t MPU_Control)
 282:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** {
 454              		.loc 1 282 0
 455              		.cfi_startproc
 456              		@ args = 0, pretend = 0, frame = 0
 457              		@ frame_needed = 0, uses_anonymous_args = 0
 458              		@ link register save eliminated.
 459              	.LVL33:
 283:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   /* Enable the MPU */
 284:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 460              		.loc 1 284 0
 461 0000 40F00100 		orr	r0, r0, #1
 462              	.LVL34:
 463 0004 054B     		ldr	r3, .L33
 464 0006 5860     		str	r0, [r3, #4]
 285:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   
 286:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   /* Enable fault exceptions */
 287:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 465              		.loc 1 287 0
 466 0008 054A     		ldr	r2, .L33+4
 467 000a 536A     		ldr	r3, [r2, #36]
 468 000c 43F48033 		orr	r3, r3, #65536
 469 0010 5362     		str	r3, [r2, #36]
 470              	.LBB86:
 471              	.LBB87:
 879:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** }
 472              		.loc 3 879 0
 473              		.syntax unified
 474              	@ 879 "/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h" 1
 475 0012 BFF34F8F 		dsb 0xF
 476              	@ 0 "" 2
 477              		.thumb
 478              		.syntax unified
 479              	.LBE87:
 480              	.LBE86:
 481              	.LBB88:
 482              	.LBB89:
 868:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** }
 483              		.loc 3 868 0
 484              		.syntax unified
 485              	@ 868 "/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h" 1
 486 0016 BFF36F8F 		isb 0xF
 487              	@ 0 "" 2
 488              		.thumb
 489              		.syntax unified
 490 001a 7047     		bx	lr
 491              	.L34:
 492              		.align	2
 493              	.L33:
 494 001c 90ED00E0 		.word	-536810096
 495 0020 00ED00E0 		.word	-536810240
ARM GAS  /tmp/ccYXoPkL.s 			page 66


 496              	.LBE89:
 497              	.LBE88:
 498              		.cfi_endproc
 499              	.LFE137:
 501              		.section	.text.HAL_MPU_ConfigRegion,"ax",%progbits
 502              		.align	2
 503              		.global	HAL_MPU_ConfigRegion
 504              		.thumb
 505              		.thumb_func
 507              	HAL_MPU_ConfigRegion:
 508              	.LFB138:
 288:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   
 289:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   /* Ensure MPU setting take effects */
 290:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   __DSB();
 291:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   __ISB();
 292:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** }
 293:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** 
 294:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** /**
 295:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @brief  Initializes and configures the Region and the memory to be protected.
 296:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @param  MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains
 297:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *                the initialization and configuration information.
 298:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @retval None
 299:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   */
 300:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** void HAL_MPU_ConfigRegion(MPU_Region_InitTypeDef *MPU_Init)
 301:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** {
 509              		.loc 1 301 0
 510              		.cfi_startproc
 511              		@ args = 0, pretend = 0, frame = 0
 512              		@ frame_needed = 0, uses_anonymous_args = 0
 513              		@ link register save eliminated.
 514              	.LVL35:
 302:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   /* Check the parameters */
 303:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   assert_param(IS_MPU_REGION_NUMBER(MPU_Init->Number));
 304:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   assert_param(IS_MPU_REGION_ENABLE(MPU_Init->Enable));
 305:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** 
 306:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   /* Set the Region number */
 307:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   MPU->RNR = MPU_Init->Number;
 515              		.loc 1 307 0
 516 0000 4278     		ldrb	r2, [r0, #1]	@ zero_extendqisi2
 517 0002 134B     		ldr	r3, .L38
 518 0004 9A60     		str	r2, [r3, #8]
 308:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** 
 309:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   if ((MPU_Init->Enable) != RESET)
 519              		.loc 1 309 0
 520 0006 0378     		ldrb	r3, [r0]	@ zero_extendqisi2
 521 0008 EBB1     		cbz	r3, .L36
 310:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   {
 311:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****     /* Check the parameters */
 312:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****     assert_param(IS_MPU_INSTRUCTION_ACCESS(MPU_Init->DisableExec));
 313:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****     assert_param(IS_MPU_REGION_PERMISSION_ATTRIBUTE(MPU_Init->AccessPermission));
 314:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****     assert_param(IS_MPU_TEX_LEVEL(MPU_Init->TypeExtField));
 315:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****     assert_param(IS_MPU_ACCESS_SHAREABLE(MPU_Init->IsShareable));
 316:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****     assert_param(IS_MPU_ACCESS_CACHEABLE(MPU_Init->IsCacheable));
 317:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****     assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
 318:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****     assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
 319:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****     assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));
 320:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****     
ARM GAS  /tmp/ccYXoPkL.s 			page 67


 321:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****     MPU->RBAR = MPU_Init->BaseAddress;
 522              		.loc 1 321 0
 523 000a 4368     		ldr	r3, [r0, #4]
 524 000c 1049     		ldr	r1, .L38
 525 000e CB60     		str	r3, [r1, #12]
 322:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****     MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 526              		.loc 1 322 0
 527 0010 027B     		ldrb	r2, [r0, #12]	@ zero_extendqisi2
 323:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****                 ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 528              		.loc 1 323 0
 529 0012 C37A     		ldrb	r3, [r0, #11]	@ zero_extendqisi2
 530 0014 1B06     		lsls	r3, r3, #24
 322:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****     MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 531              		.loc 1 322 0
 532 0016 43EA0273 		orr	r3, r3, r2, lsl #28
 324:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****                 ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 533              		.loc 1 324 0
 534 001a 827A     		ldrb	r2, [r0, #10]	@ zero_extendqisi2
 323:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****                 ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 535              		.loc 1 323 0
 536 001c 43EAC243 		orr	r3, r3, r2, lsl #19
 325:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****                 ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 537              		.loc 1 325 0
 538 0020 427B     		ldrb	r2, [r0, #13]	@ zero_extendqisi2
 324:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****                 ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 539              		.loc 1 324 0
 540 0022 43EA8243 		orr	r3, r3, r2, lsl #18
 326:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****                 ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 541              		.loc 1 326 0
 542 0026 827B     		ldrb	r2, [r0, #14]	@ zero_extendqisi2
 325:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****                 ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 543              		.loc 1 325 0
 544 0028 43EA4243 		orr	r3, r3, r2, lsl #17
 327:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****                 ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 545              		.loc 1 327 0
 546 002c C27B     		ldrb	r2, [r0, #15]	@ zero_extendqisi2
 326:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****                 ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 547              		.loc 1 326 0
 548 002e 43EA0243 		orr	r3, r3, r2, lsl #16
 328:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****                 ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 549              		.loc 1 328 0
 550 0032 427A     		ldrb	r2, [r0, #9]	@ zero_extendqisi2
 327:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****                 ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 551              		.loc 1 327 0
 552 0034 43EA0223 		orr	r3, r3, r2, lsl #8
 329:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****                 ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 553              		.loc 1 329 0
 554 0038 027A     		ldrb	r2, [r0, #8]	@ zero_extendqisi2
 328:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****                 ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 555              		.loc 1 328 0
 556 003a 43EA4203 		orr	r3, r3, r2, lsl #1
 330:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****                 ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 557              		.loc 1 330 0
 558 003e 0278     		ldrb	r2, [r0]	@ zero_extendqisi2
 329:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****                 ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 559              		.loc 1 329 0
 560 0040 1343     		orrs	r3, r3, r2
ARM GAS  /tmp/ccYXoPkL.s 			page 68


 322:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****                 ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 561              		.loc 1 322 0
 562 0042 0B61     		str	r3, [r1, #16]
 563 0044 7047     		bx	lr
 564              	.L36:
 331:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   }
 332:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   else
 333:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   {
 334:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****     MPU->RBAR = 0x00U;
 565              		.loc 1 334 0
 566 0046 024B     		ldr	r3, .L38
 567 0048 0022     		movs	r2, #0
 568 004a DA60     		str	r2, [r3, #12]
 335:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****     MPU->RASR = 0x00U;
 569              		.loc 1 335 0
 570 004c 1A61     		str	r2, [r3, #16]
 571 004e 7047     		bx	lr
 572              	.L39:
 573              		.align	2
 574              	.L38:
 575 0050 90ED00E0 		.word	-536810096
 576              		.cfi_endproc
 577              	.LFE138:
 579              		.section	.text.HAL_NVIC_GetPriorityGrouping,"ax",%progbits
 580              		.align	2
 581              		.global	HAL_NVIC_GetPriorityGrouping
 582              		.thumb
 583              		.thumb_func
 585              	HAL_NVIC_GetPriorityGrouping:
 586              	.LFB139:
 336:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   }
 337:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** }
 338:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** #endif /* __MPU_PRESENT */
 339:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** 
 340:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** /**
 341:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @brief  Gets the priority grouping field from the NVIC Interrupt Controller.
 342:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @retval Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field)
 343:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   */
 344:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** uint32_t HAL_NVIC_GetPriorityGrouping(void)
 345:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** {
 587              		.loc 1 345 0
 588              		.cfi_startproc
 589              		@ args = 0, pretend = 0, frame = 0
 590              		@ frame_needed = 0, uses_anonymous_args = 0
 591              		@ link register save eliminated.
 592              	.LBB90:
 593              	.LBB91:
1678:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** }
 594              		.loc 2 1678 0
 595 0000 024B     		ldr	r3, .L41
 596 0002 D868     		ldr	r0, [r3, #12]
 597              	.LBE91:
 598              	.LBE90:
 346:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   /* Get the PRIGROUP[10:8] field value */
 347:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   return NVIC_GetPriorityGrouping();
 348:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** }
 599              		.loc 1 348 0
ARM GAS  /tmp/ccYXoPkL.s 			page 69


 600 0004 C0F30220 		ubfx	r0, r0, #8, #3
 601 0008 7047     		bx	lr
 602              	.L42:
 603 000a 00BF     		.align	2
 604              	.L41:
 605 000c 00ED00E0 		.word	-536810240
 606              		.cfi_endproc
 607              	.LFE139:
 609              		.section	.text.HAL_NVIC_GetPriority,"ax",%progbits
 610              		.align	2
 611              		.global	HAL_NVIC_GetPriority
 612              		.thumb
 613              		.thumb_func
 615              	HAL_NVIC_GetPriority:
 616              	.LFB140:
 349:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** 
 350:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** /**
 351:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @brief  Gets the priority of an interrupt.
 352:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @param  IRQn External interrupt number.
 353:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *         This parameter can be an enumerator of IRQn_Type enumeration
 354:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSI
 355:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @param   PriorityGroup the priority grouping bits length.
 356:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *         This parameter can be one of the following values:
 357:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *           @arg NVIC_PRIORITYGROUP_0: 0 bits for preemption priority
 358:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *                                      4 bits for subpriority
 359:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *           @arg NVIC_PRIORITYGROUP_1: 1 bits for preemption priority
 360:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *                                      3 bits for subpriority
 361:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *           @arg NVIC_PRIORITYGROUP_2: 2 bits for preemption priority
 362:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *                                      2 bits for subpriority
 363:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *           @arg NVIC_PRIORITYGROUP_3: 3 bits for preemption priority
 364:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *                                      1 bits for subpriority
 365:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *           @arg NVIC_PRIORITYGROUP_4: 4 bits for preemption priority
 366:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *                                      0 bits for subpriority
 367:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @param  pPreemptPriority Pointer on the Preemptive priority value (starting from 0).
 368:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @param  pSubPriority Pointer on the Subpriority value (starting from 0).
 369:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @retval None
 370:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   */
 371:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** void HAL_NVIC_GetPriority(IRQn_Type IRQn, uint32_t PriorityGroup, uint32_t *pPreemptPriority, uint3
 372:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** {
 617              		.loc 1 372 0
 618              		.cfi_startproc
 619              		@ args = 0, pretend = 0, frame = 0
 620              		@ frame_needed = 0, uses_anonymous_args = 0
 621              		@ link register save eliminated.
 622              	.LVL36:
 623 0000 70B4     		push	{r4, r5, r6}
 624              	.LCFI2:
 625              		.cfi_def_cfa_offset 12
 626              		.cfi_offset 4, -12
 627              		.cfi_offset 5, -8
 628              		.cfi_offset 6, -4
 629              	.LVL37:
 630              	.LBB92:
 631              	.LBB93:
1841:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   {
 632              		.loc 2 1841 0
 633 0002 0028     		cmp	r0, #0
ARM GAS  /tmp/ccYXoPkL.s 			page 70


 634              	.LVL38:
 635 0004 07DB     		blt	.L44
1843:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   }
 636              		.loc 2 1843 0
 637 0006 00F16040 		add	r0, r0, #-536870912
 638 000a 00F56140 		add	r0, r0, #57600
 639 000e 90F80043 		ldrb	r4, [r0, #768]	@ zero_extendqisi2
 640 0012 2409     		lsrs	r4, r4, #4
 641 0014 04E0     		b	.L45
 642              	.L44:
1847:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   }
 643              		.loc 2 1847 0
 644 0016 00F00F00 		and	r0, r0, #15
 645 001a 0F4C     		ldr	r4, .L49
 646 001c 245C     		ldrb	r4, [r4, r0]	@ zero_extendqisi2
 647 001e 2409     		lsrs	r4, r4, #4
 648              	.L45:
 649              	.LVL39:
 650              	.LBE93:
 651              	.LBE92:
 652              	.LBB94:
 653              	.LBB95:
1892:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   uint32_t PreemptPriorityBits;
 654              		.loc 2 1892 0
 655 0020 01F00701 		and	r1, r1, #7
 656              	.LVL40:
1896:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint
 657              		.loc 2 1896 0
 658 0024 C1F10700 		rsb	r0, r1, #7
 659 0028 0428     		cmp	r0, #4
 660 002a 28BF     		it	cs
 661 002c 0420     		movcs	r0, #4
 662              	.LVL41:
1897:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 663              		.loc 2 1897 0
 664 002e 0D1D     		adds	r5, r1, #4
 665 0030 062D     		cmp	r5, #6
 666 0032 01D9     		bls	.L47
 667 0034 0339     		subs	r1, r1, #3
 668              	.LVL42:
 669 0036 00E0     		b	.L46
 670              	.LVL43:
 671              	.L47:
 672 0038 0021     		movs	r1, #0
 673              	.LVL44:
 674              	.L46:
1899:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   *pSubPriority     = (Priority                   ) & (uint32_t)((1UL << (SubPriorityBits    )) - 1
 675              		.loc 2 1899 0
 676 003a 24FA01F6 		lsr	r6, r4, r1
 677 003e 0125     		movs	r5, #1
 678              	.LVL45:
 679 0040 05FA00F0 		lsl	r0, r5, r0
 680              	.LVL46:
 681 0044 0138     		subs	r0, r0, #1
 682 0046 3040     		ands	r0, r0, r6
 683 0048 1060     		str	r0, [r2]
1900:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** }
ARM GAS  /tmp/ccYXoPkL.s 			page 71


 684              		.loc 2 1900 0
 685 004a 05FA01F1 		lsl	r1, r5, r1
 686              	.LVL47:
 687 004e 0139     		subs	r1, r1, #1
 688 0050 2140     		ands	r1, r1, r4
 689 0052 1960     		str	r1, [r3]
 690              	.LVL48:
 691              	.LBE95:
 692              	.LBE94:
 373:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   /* Check the parameters */
 374:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
 375:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****  /* Get priority for Cortex-M system or device specific interrupts */
 376:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   NVIC_DecodePriority(NVIC_GetPriority(IRQn), PriorityGroup, pPreemptPriority, pSubPriority);
 377:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** }
 693              		.loc 1 377 0
 694 0054 70BC     		pop	{r4, r5, r6}
 695              	.LCFI3:
 696              		.cfi_restore 6
 697              		.cfi_restore 5
 698              		.cfi_restore 4
 699              		.cfi_def_cfa_offset 0
 700 0056 7047     		bx	lr
 701              	.L50:
 702              		.align	2
 703              	.L49:
 704 0058 14ED00E0 		.word	-536810220
 705              		.cfi_endproc
 706              	.LFE140:
 708              		.section	.text.HAL_NVIC_SetPendingIRQ,"ax",%progbits
 709              		.align	2
 710              		.global	HAL_NVIC_SetPendingIRQ
 711              		.thumb
 712              		.thumb_func
 714              	HAL_NVIC_SetPendingIRQ:
 715              	.LFB141:
 378:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** 
 379:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** /**
 380:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @brief  Sets Pending bit of an external interrupt.
 381:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @param  IRQn External interrupt number
 382:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *         This parameter can be an enumerator of IRQn_Type enumeration
 383:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSI
 384:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @retval None
 385:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   */
 386:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** void HAL_NVIC_SetPendingIRQ(IRQn_Type IRQn)
 387:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** {
 716              		.loc 1 387 0
 717              		.cfi_startproc
 718              		@ args = 0, pretend = 0, frame = 0
 719              		@ frame_needed = 0, uses_anonymous_args = 0
 720              		@ link register save eliminated.
 721              	.LVL49:
 722              	.LBB96:
 723              	.LBB97:
1764:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   {
 724              		.loc 2 1764 0
 725 0000 0028     		cmp	r0, #0
 726              	.LVL50:
ARM GAS  /tmp/ccYXoPkL.s 			page 72


 727 0002 09DB     		blt	.L51
1766:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   }
 728              		.loc 2 1766 0
 729 0004 4309     		lsrs	r3, r0, #5
 730 0006 00F01F00 		and	r0, r0, #31
 731 000a 0122     		movs	r2, #1
 732 000c 02FA00F0 		lsl	r0, r2, r0
 733 0010 4033     		adds	r3, r3, #64
 734 0012 024A     		ldr	r2, .L53
 735 0014 42F82300 		str	r0, [r2, r3, lsl #2]
 736              	.LVL51:
 737              	.L51:
 738 0018 7047     		bx	lr
 739              	.L54:
 740 001a 00BF     		.align	2
 741              	.L53:
 742 001c 00E100E0 		.word	-536813312
 743              	.LBE97:
 744              	.LBE96:
 745              		.cfi_endproc
 746              	.LFE141:
 748              		.section	.text.HAL_NVIC_GetPendingIRQ,"ax",%progbits
 749              		.align	2
 750              		.global	HAL_NVIC_GetPendingIRQ
 751              		.thumb
 752              		.thumb_func
 754              	HAL_NVIC_GetPendingIRQ:
 755              	.LFB142:
 388:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   /* Check the parameters */
 389:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
 390:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   
 391:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   /* Set interrupt pending */
 392:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   NVIC_SetPendingIRQ(IRQn);
 393:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** }
 394:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** 
 395:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** /**
 396:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @brief  Gets Pending Interrupt (reads the pending register in the NVIC 
 397:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *         and returns the pending bit for the specified interrupt).
 398:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @param  IRQn External interrupt number.
 399:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *          This parameter can be an enumerator of IRQn_Type enumeration
 400:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSI
 401:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @retval status: - 0  Interrupt status is not pending.
 402:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *                 - 1  Interrupt status is pending.
 403:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   */
 404:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** uint32_t HAL_NVIC_GetPendingIRQ(IRQn_Type IRQn)
 405:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** {
 756              		.loc 1 405 0
 757              		.cfi_startproc
 758              		@ args = 0, pretend = 0, frame = 0
 759              		@ frame_needed = 0, uses_anonymous_args = 0
 760              		@ link register save eliminated.
 761              	.LVL52:
 762              	.LBB98:
 763              	.LBB99:
1745:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   {
 764              		.loc 2 1745 0
 765 0000 0028     		cmp	r0, #0
ARM GAS  /tmp/ccYXoPkL.s 			page 73


 766              	.LVL53:
 767 0002 0BDB     		blt	.L57
1747:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   }
 768              		.loc 2 1747 0
 769 0004 4309     		lsrs	r3, r0, #5
 770 0006 4033     		adds	r3, r3, #64
 771 0008 054A     		ldr	r2, .L58
 772 000a 52F82330 		ldr	r3, [r2, r3, lsl #2]
 773 000e 00F01F00 		and	r0, r0, #31
 774 0012 23FA00F0 		lsr	r0, r3, r0
 775 0016 00F00100 		and	r0, r0, #1
 776 001a 7047     		bx	lr
 777              	.L57:
1751:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   }
 778              		.loc 2 1751 0
 779 001c 0020     		movs	r0, #0
 780              	.LVL54:
 781              	.LBE99:
 782              	.LBE98:
 406:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   /* Check the parameters */
 407:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
 408:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   
 409:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   /* Return 1 if pending else 0 */
 410:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   return NVIC_GetPendingIRQ(IRQn);
 411:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** }
 783              		.loc 1 411 0
 784 001e 7047     		bx	lr
 785              	.L59:
 786              		.align	2
 787              	.L58:
 788 0020 00E100E0 		.word	-536813312
 789              		.cfi_endproc
 790              	.LFE142:
 792              		.section	.text.HAL_NVIC_ClearPendingIRQ,"ax",%progbits
 793              		.align	2
 794              		.global	HAL_NVIC_ClearPendingIRQ
 795              		.thumb
 796              		.thumb_func
 798              	HAL_NVIC_ClearPendingIRQ:
 799              	.LFB143:
 412:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** 
 413:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** /**
 414:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @brief  Clears the pending bit of an external interrupt.
 415:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @param  IRQn External interrupt number.
 416:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *         This parameter can be an enumerator of IRQn_Type enumeration
 417:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSI
 418:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @retval None
 419:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   */
 420:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** void HAL_NVIC_ClearPendingIRQ(IRQn_Type IRQn)
 421:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** {
 800              		.loc 1 421 0
 801              		.cfi_startproc
 802              		@ args = 0, pretend = 0, frame = 0
 803              		@ frame_needed = 0, uses_anonymous_args = 0
 804              		@ link register save eliminated.
 805              	.LVL55:
 806              	.LBB100:
ARM GAS  /tmp/ccYXoPkL.s 			page 74


 807              	.LBB101:
1779:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   {
 808              		.loc 2 1779 0
 809 0000 0028     		cmp	r0, #0
 810              	.LVL56:
 811 0002 09DB     		blt	.L60
1781:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   }
 812              		.loc 2 1781 0
 813 0004 4309     		lsrs	r3, r0, #5
 814 0006 00F01F00 		and	r0, r0, #31
 815 000a 0122     		movs	r2, #1
 816 000c 02FA00F0 		lsl	r0, r2, r0
 817 0010 6033     		adds	r3, r3, #96
 818 0012 024A     		ldr	r2, .L62
 819 0014 42F82300 		str	r0, [r2, r3, lsl #2]
 820              	.LVL57:
 821              	.L60:
 822 0018 7047     		bx	lr
 823              	.L63:
 824 001a 00BF     		.align	2
 825              	.L62:
 826 001c 00E100E0 		.word	-536813312
 827              	.LBE101:
 828              	.LBE100:
 829              		.cfi_endproc
 830              	.LFE143:
 832              		.section	.text.HAL_NVIC_GetActive,"ax",%progbits
 833              		.align	2
 834              		.global	HAL_NVIC_GetActive
 835              		.thumb
 836              		.thumb_func
 838              	HAL_NVIC_GetActive:
 839              	.LFB144:
 422:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   /* Check the parameters */
 423:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
 424:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   
 425:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   /* Clear pending interrupt */
 426:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   NVIC_ClearPendingIRQ(IRQn);
 427:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** }
 428:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** 
 429:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** /**
 430:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @brief Gets active interrupt ( reads the active register in NVIC and returns the active bit).
 431:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @param IRQn External interrupt number
 432:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *         This parameter can be an enumerator of IRQn_Type enumeration
 433:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSI
 434:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @retval status: - 0  Interrupt status is not pending.
 435:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *                 - 1  Interrupt status is pending.
 436:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   */
 437:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** uint32_t HAL_NVIC_GetActive(IRQn_Type IRQn)
 438:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** {
 840              		.loc 1 438 0
 841              		.cfi_startproc
 842              		@ args = 0, pretend = 0, frame = 0
 843              		@ frame_needed = 0, uses_anonymous_args = 0
 844              		@ link register save eliminated.
 845              	.LVL58:
 846              	.LBB102:
ARM GAS  /tmp/ccYXoPkL.s 			page 75


 847              	.LBB103:
1796:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   {
 848              		.loc 2 1796 0
 849 0000 0028     		cmp	r0, #0
 850              	.LVL59:
 851 0002 0BDB     		blt	.L66
1798:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   }
 852              		.loc 2 1798 0
 853 0004 4309     		lsrs	r3, r0, #5
 854 0006 8033     		adds	r3, r3, #128
 855 0008 054A     		ldr	r2, .L67
 856 000a 52F82330 		ldr	r3, [r2, r3, lsl #2]
 857 000e 00F01F00 		and	r0, r0, #31
 858 0012 23FA00F0 		lsr	r0, r3, r0
 859 0016 00F00100 		and	r0, r0, #1
 860 001a 7047     		bx	lr
 861              	.L66:
1802:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   }
 862              		.loc 2 1802 0
 863 001c 0020     		movs	r0, #0
 864              	.LVL60:
 865              	.LBE103:
 866              	.LBE102:
 439:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   /* Check the parameters */
 440:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
 441:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   
 442:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   /* Return 1 if active else 0 */
 443:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   return NVIC_GetActive(IRQn);
 444:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** }
 867              		.loc 1 444 0
 868 001e 7047     		bx	lr
 869              	.L68:
 870              		.align	2
 871              	.L67:
 872 0020 00E100E0 		.word	-536813312
 873              		.cfi_endproc
 874              	.LFE144:
 876              		.section	.text.HAL_SYSTICK_CLKSourceConfig,"ax",%progbits
 877              		.align	2
 878              		.global	HAL_SYSTICK_CLKSourceConfig
 879              		.thumb
 880              		.thumb_func
 882              	HAL_SYSTICK_CLKSourceConfig:
 883              	.LFB145:
 445:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** 
 446:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** /**
 447:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @brief  Configures the SysTick clock source.
 448:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @param  CLKSource specifies the SysTick clock source.
 449:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *          This parameter can be one of the following values:
 450:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock 
 451:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
 452:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @retval None
 453:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   */
 454:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
 455:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** {
 884              		.loc 1 455 0
 885              		.cfi_startproc
ARM GAS  /tmp/ccYXoPkL.s 			page 76


 886              		@ args = 0, pretend = 0, frame = 0
 887              		@ frame_needed = 0, uses_anonymous_args = 0
 888              		@ link register save eliminated.
 889              	.LVL61:
 456:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   /* Check the parameters */
 457:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
 458:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 890              		.loc 1 458 0
 891 0000 0428     		cmp	r0, #4
 892 0002 05D1     		bne	.L70
 459:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   {
 460:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****     SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 893              		.loc 1 460 0
 894 0004 054A     		ldr	r2, .L72
 895 0006 1368     		ldr	r3, [r2]
 896 0008 43F00403 		orr	r3, r3, #4
 897 000c 1360     		str	r3, [r2]
 898 000e 7047     		bx	lr
 899              	.L70:
 461:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   }
 462:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   else
 463:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   {
 464:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****     SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 900              		.loc 1 464 0
 901 0010 024A     		ldr	r2, .L72
 902 0012 1368     		ldr	r3, [r2]
 903 0014 23F00403 		bic	r3, r3, #4
 904 0018 1360     		str	r3, [r2]
 905 001a 7047     		bx	lr
 906              	.L73:
 907              		.align	2
 908              	.L72:
 909 001c 10E000E0 		.word	-536813552
 910              		.cfi_endproc
 911              	.LFE145:
 913              		.section	.text.HAL_SYSTICK_Callback,"ax",%progbits
 914              		.align	2
 915              		.weak	HAL_SYSTICK_Callback
 916              		.thumb
 917              		.thumb_func
 919              	HAL_SYSTICK_Callback:
 920              	.LFB147:
 465:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   }
 466:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** }
 467:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** 
 468:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** /**
 469:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @brief  This function handles SYSTICK interrupt request.
 470:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @retval None
 471:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   */
 472:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** void HAL_SYSTICK_IRQHandler(void)
 473:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** {
 474:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   HAL_SYSTICK_Callback();
 475:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** }
 476:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** 
 477:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** /**
 478:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @brief  SYSTICK callback.
 479:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   * @retval None
ARM GAS  /tmp/ccYXoPkL.s 			page 77


 480:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   */
 481:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** __weak void HAL_SYSTICK_Callback(void)
 482:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** {
 921              		.loc 1 482 0
 922              		.cfi_startproc
 923              		@ args = 0, pretend = 0, frame = 0
 924              		@ frame_needed = 0, uses_anonymous_args = 0
 925              		@ link register save eliminated.
 926 0000 7047     		bx	lr
 927              		.cfi_endproc
 928              	.LFE147:
 930 0002 00BF     		.section	.text.HAL_SYSTICK_IRQHandler,"ax",%progbits
 931              		.align	2
 932              		.global	HAL_SYSTICK_IRQHandler
 933              		.thumb
 934              		.thumb_func
 936              	HAL_SYSTICK_IRQHandler:
 937              	.LFB146:
 473:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   HAL_SYSTICK_Callback();
 938              		.loc 1 473 0
 939              		.cfi_startproc
 940              		@ args = 0, pretend = 0, frame = 0
 941              		@ frame_needed = 0, uses_anonymous_args = 0
 473:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c ****   HAL_SYSTICK_Callback();
 942              		.loc 1 473 0
 943 0000 08B5     		push	{r3, lr}
 944              	.LCFI4:
 945              		.cfi_def_cfa_offset 8
 946              		.cfi_offset 3, -8
 947              		.cfi_offset 14, -4
 474:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c **** }
 948              		.loc 1 474 0
 949 0002 FFF7FEFF 		bl	HAL_SYSTICK_Callback
 950              	.LVL62:
 951 0006 08BD     		pop	{r3, pc}
 952              		.cfi_endproc
 953              	.LFE146:
 955              		.text
 956              	.Letext0:
 957              		.file 4 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f401xc.h"
 958              		.file 5 "/usr/include/newlib/machine/_default_types.h"
 959              		.file 6 "/usr/include/newlib/sys/_stdint.h"
 960              		.file 7 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h"
 961              		.file 8 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_cortex.h"
ARM GAS  /tmp/ccYXoPkL.s 			page 78


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32f4xx_hal_cortex.c
     /tmp/ccYXoPkL.s:22     .text.HAL_NVIC_SetPriorityGrouping:0000000000000000 $t
     /tmp/ccYXoPkL.s:27     .text.HAL_NVIC_SetPriorityGrouping:0000000000000000 HAL_NVIC_SetPriorityGrouping
     /tmp/ccYXoPkL.s:66     .text.HAL_NVIC_SetPriorityGrouping:0000000000000020 $d
     /tmp/ccYXoPkL.s:73     .text.HAL_NVIC_SetPriority:0000000000000000 $t
     /tmp/ccYXoPkL.s:78     .text.HAL_NVIC_SetPriority:0000000000000000 HAL_NVIC_SetPriority
     /tmp/ccYXoPkL.s:174    .text.HAL_NVIC_SetPriority:000000000000005c $d
     /tmp/ccYXoPkL.s:180    .text.HAL_NVIC_EnableIRQ:0000000000000000 $t
     /tmp/ccYXoPkL.s:185    .text.HAL_NVIC_EnableIRQ:0000000000000000 HAL_NVIC_EnableIRQ
     /tmp/ccYXoPkL.s:212    .text.HAL_NVIC_EnableIRQ:0000000000000018 $d
     /tmp/ccYXoPkL.s:219    .text.HAL_NVIC_DisableIRQ:0000000000000000 $t
     /tmp/ccYXoPkL.s:224    .text.HAL_NVIC_DisableIRQ:0000000000000000 HAL_NVIC_DisableIRQ
     /tmp/ccYXoPkL.s:273    .text.HAL_NVIC_DisableIRQ:0000000000000024 $d
     /tmp/ccYXoPkL.s:282    .text.HAL_NVIC_SystemReset:0000000000000000 $t
     /tmp/ccYXoPkL.s:287    .text.HAL_NVIC_SystemReset:0000000000000000 HAL_NVIC_SystemReset
     /tmp/ccYXoPkL.s:339    .text.HAL_NVIC_SystemReset:000000000000001c $d
     /tmp/ccYXoPkL.s:347    .text.HAL_SYSTICK_Config:0000000000000000 $t
     /tmp/ccYXoPkL.s:352    .text.HAL_SYSTICK_Config:0000000000000000 HAL_SYSTICK_Config
     /tmp/ccYXoPkL.s:399    .text.HAL_SYSTICK_Config:0000000000000024 $d
     /tmp/ccYXoPkL.s:405    .text.HAL_MPU_Disable:0000000000000000 $t
     /tmp/ccYXoPkL.s:410    .text.HAL_MPU_Disable:0000000000000000 HAL_MPU_Disable
     /tmp/ccYXoPkL.s:441    .text.HAL_MPU_Disable:0000000000000018 $d
     /tmp/ccYXoPkL.s:447    .text.HAL_MPU_Enable:0000000000000000 $t
     /tmp/ccYXoPkL.s:452    .text.HAL_MPU_Enable:0000000000000000 HAL_MPU_Enable
     /tmp/ccYXoPkL.s:494    .text.HAL_MPU_Enable:000000000000001c $d
     /tmp/ccYXoPkL.s:502    .text.HAL_MPU_ConfigRegion:0000000000000000 $t
     /tmp/ccYXoPkL.s:507    .text.HAL_MPU_ConfigRegion:0000000000000000 HAL_MPU_ConfigRegion
     /tmp/ccYXoPkL.s:575    .text.HAL_MPU_ConfigRegion:0000000000000050 $d
     /tmp/ccYXoPkL.s:580    .text.HAL_NVIC_GetPriorityGrouping:0000000000000000 $t
     /tmp/ccYXoPkL.s:585    .text.HAL_NVIC_GetPriorityGrouping:0000000000000000 HAL_NVIC_GetPriorityGrouping
     /tmp/ccYXoPkL.s:605    .text.HAL_NVIC_GetPriorityGrouping:000000000000000c $d
     /tmp/ccYXoPkL.s:610    .text.HAL_NVIC_GetPriority:0000000000000000 $t
     /tmp/ccYXoPkL.s:615    .text.HAL_NVIC_GetPriority:0000000000000000 HAL_NVIC_GetPriority
     /tmp/ccYXoPkL.s:704    .text.HAL_NVIC_GetPriority:0000000000000058 $d
     /tmp/ccYXoPkL.s:709    .text.HAL_NVIC_SetPendingIRQ:0000000000000000 $t
     /tmp/ccYXoPkL.s:714    .text.HAL_NVIC_SetPendingIRQ:0000000000000000 HAL_NVIC_SetPendingIRQ
     /tmp/ccYXoPkL.s:742    .text.HAL_NVIC_SetPendingIRQ:000000000000001c $d
     /tmp/ccYXoPkL.s:749    .text.HAL_NVIC_GetPendingIRQ:0000000000000000 $t
     /tmp/ccYXoPkL.s:754    .text.HAL_NVIC_GetPendingIRQ:0000000000000000 HAL_NVIC_GetPendingIRQ
     /tmp/ccYXoPkL.s:788    .text.HAL_NVIC_GetPendingIRQ:0000000000000020 $d
     /tmp/ccYXoPkL.s:793    .text.HAL_NVIC_ClearPendingIRQ:0000000000000000 $t
     /tmp/ccYXoPkL.s:798    .text.HAL_NVIC_ClearPendingIRQ:0000000000000000 HAL_NVIC_ClearPendingIRQ
     /tmp/ccYXoPkL.s:826    .text.HAL_NVIC_ClearPendingIRQ:000000000000001c $d
     /tmp/ccYXoPkL.s:833    .text.HAL_NVIC_GetActive:0000000000000000 $t
     /tmp/ccYXoPkL.s:838    .text.HAL_NVIC_GetActive:0000000000000000 HAL_NVIC_GetActive
     /tmp/ccYXoPkL.s:872    .text.HAL_NVIC_GetActive:0000000000000020 $d
     /tmp/ccYXoPkL.s:877    .text.HAL_SYSTICK_CLKSourceConfig:0000000000000000 $t
     /tmp/ccYXoPkL.s:882    .text.HAL_SYSTICK_CLKSourceConfig:0000000000000000 HAL_SYSTICK_CLKSourceConfig
     /tmp/ccYXoPkL.s:909    .text.HAL_SYSTICK_CLKSourceConfig:000000000000001c $d
     /tmp/ccYXoPkL.s:914    .text.HAL_SYSTICK_Callback:0000000000000000 $t
     /tmp/ccYXoPkL.s:919    .text.HAL_SYSTICK_Callback:0000000000000000 HAL_SYSTICK_Callback
     /tmp/ccYXoPkL.s:931    .text.HAL_SYSTICK_IRQHandler:0000000000000000 $t
     /tmp/ccYXoPkL.s:936    .text.HAL_SYSTICK_IRQHandler:0000000000000000 HAL_SYSTICK_IRQHandler
                     .debug_frame:0000000000000010 $d

NO UNDEFINED SYMBOLS
ARM GAS  /tmp/ccYXoPkL.s 			page 79


