#-----------------------------------------------------------
# PlanAhead v14.7 (64-bit)
# Build 321239 by xbuild on Fri Sep 27 19:29:51 MDT 2013
# Start of session at: Wed Feb 24 00:14:21 2016
# Process ID: 1164
# Log file: D:/Users/Sushant/Documents/GitHub/NoiseCancelingHeadphones/Xilinx/DevCalibration/planAhead_run_3/planAhead.log
# Journal file: D:/Users/Sushant/Documents/GitHub/NoiseCancelingHeadphones/Xilinx/DevCalibration/planAhead_run_3/planAhead.jou
#-----------------------------------------------------------
INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Common 17-86] Your PlanAhead license expires in 5 day(s)
INFO: [Device 21-36] Loading parts and site information from C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source D:/Users/Sushant/Documents/GitHub/NoiseCancelingHeadphones/Xilinx/DevCalibration/pa.fromNetlist.tcl
# create_project -name DevCalibration -dir "D:/Users/Sushant/Documents/GitHub/NoiseCancelingHeadphones/Xilinx/DevCalibration/planAhead_run_3" -part xc3s1200efg320-4
# set_property design_mode GateLvl [get_property srcset [current_run -impl]]
# set_property edif_top_file "D:/Users/Sushant/Documents/GitHub/NoiseCancelingHeadphones/Xilinx/DevCalibration/test_adc_hardware.ngc" [ get_property srcset [ current_run ] ]
# add_files -norecurse { {D:/Users/Sushant/Documents/GitHub/NoiseCancelingHeadphones/Xilinx/DevCalibration} }
# set_param project.pinAheadLayout  yes
# set_property target_constrs_file "test_adc_hardware.ucf" [current_fileset -constrset]
Adding file 'D:/Users/Sushant/Documents/GitHub/NoiseCancelingHeadphones/Xilinx/DevCalibration/test_adc_hardware.ucf' to fileset 'constrs_1'
# add_files [list {test_adc_hardware.ucf}] -fileset [get_property constrset [current_run]]
# link_design
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
Design is defaulting to project part: xc3s1200efg320-4
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design test_adc_hardware.ngc ...
WARNING:NetListWriters:298 - No output is written to test_adc_hardware.xncf,
   ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file test_adc_hardware.edif ...
ngc2edif: Total memory usage is 83932 kilobytes

Parsing EDIF File [./planAhead_run_3/DevCalibration.data/cache/test_adc_hardware_ngc_zx.edif]
Finished Parsing EDIF File [./planAhead_run_3/DevCalibration.data/cache/test_adc_hardware_ngc_zx.edif]
INFO: [Designutils 20-910] Reading macro library C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn
Parsing EDIF File [C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn]
Finished Parsing EDIF File [C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn]
Loading clock regions from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/xc3s1200e/ClockRegion.xml
Loading clock buffers from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/xc3s1200e/ClockBuffers.xml
Loading package from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/xc3s1200e/fg320/Package.xml
Loading io standards from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/IOStandards.xml
INFO: [Device 21-19] Loading pkg sso from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/xc3s1200e/fg320/SSORules.xml
Loading list of drcs for the architecture : C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/spartan3e/drc.xml
INFO: [Timing 38-77] Reading timing library C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/spartan3e-4.lib.
INFO: [Timing 38-34] Done reading timing library C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/spartan3e-4.lib.
Parsing UCF File [D:/Users/Sushant/Documents/GitHub/NoiseCancelingHeadphones/Xilinx/DevCalibration/test_adc_hardware.ucf]
Finished Parsing UCF File [D:/Users/Sushant/Documents/GitHub/NoiseCancelingHeadphones/Xilinx/DevCalibration/test_adc_hardware.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: 2cdc98b0
link_design: Time (s): elapsed = 00:00:05 . Memory (MB): peak = 558.734 ; gain = 140.801
startgroup
set_property package_pin B8 [get_ports sys_clk_50]
endgroup
set_property is_loc_fixed false [get_ports [list  sys_clk_50]]
set_property is_loc_fixed true [get_ports [list  sys_clk_50]]
set_property iostandard LVCMOS33 [get_ports [list nInt]]
set_property iostandard LVCMOS33 [get_ports [list nRD]]
set_property iostandard LVCMOS33 [get_ports [list nSH]]
set_property iostandard LVCMOS33 [get_ports [list reset]]
set_property iostandard LVCMOS25 [get_ports [list s0]]
set_property iostandard LVCMOS25 [get_ports [list reset]]
set_property iostandard LVCMOS33 [get_ports [list s0]]
set_property iostandard LVCMOS33 [get_ports [list s1]]
set_property slew FAST [get_ports [list nRD]]
set_property slew FAST [get_ports [list nSH]]
set_property slew FAST [get_ports [list s0]]
set_property slew FAST [get_ports [list s1]]
set_property iostandard LVCMOS25 [get_ports [list {leds[0]} {leds[1]} {leds[2]} {leds[3]} {leds[4]} {leds[5]} {leds[6]} {leds[7]}]]
set_property iostandard LVCMOS33 [get_ports [list {databus[0]} {databus[1]} {databus[2]} {databus[3]} {databus[4]} {databus[5]} {databus[6]} {databus[7]}]]
set_property package_pin "" [get_ports [list  {buttons[0]}]]
startgroup
set_property package_pin L13 [get_ports reset]
endgroup
set_property is_loc_fixed false [get_ports [list  reset]]
set_property is_loc_fixed true [get_ports [list  reset]]
startgroup
set_property package_pin B18 [get_ports {buttons[0]}]
endgroup
startgroup
set_property package_pin D18 [get_ports {buttons[1]}]
endgroup
startgroup
set_property package_pin D18 [get_ports {buttons[1]}]
endgroup
startgroup
set_property package_pin E18 [get_ports {buttons[2]}]
endgroup
startgroup
set_property package_pin H13 [get_ports {buttons[3]}]
endgroup
startgroup
set_property package_pin G15 [get_ports {databus[0]}]
endgroup
startgroup
set_property package_pin J16 [get_ports {databus[1]}]
endgroup
startgroup
set_property package_pin G13 [get_ports {databus[2]}]
endgroup
startgroup
set_property package_pin H16 [get_ports {databus[3]}]
endgroup
set_property package_pin "" [get_ports [list  {databus[5]}]]
startgroup
set_property package_pin H15 [get_ports {databus[4]}]
endgroup
startgroup
set_property package_pin F14 [get_ports {databus[5]}]
endgroup
startgroup
set_property package_pin G16 [get_ports {databus[6]}]
endgroup
startgroup
set_property package_pin J12 [get_ports {databus[7]}]
endgroup
startgroup
set_property package_pin J14 [get_ports {leds[0]}]
endgroup
startgroup
set_property package_pin J15 [get_ports {leds[1]}]
endgroup
startgroup
set_property package_pin K15 [get_ports {leds[2]}]
endgroup
startgroup
set_property package_pin K14 [get_ports {leds[3]}]
endgroup
startgroup
set_property package_pin E16 [get_ports {leds[4]}]
endgroup
startgroup
set_property package_pin P16 [get_ports {leds[5]}]
endgroup
startgroup
set_property package_pin E4 [get_ports {leds[6]}]
endgroup
startgroup
set_property package_pin P4 [get_ports {leds[7]}]
endgroup
startgroup
set_property package_pin M15 [get_ports nInt]
endgroup
startgroup
set_property package_pin T18 [get_ports nRD]
endgroup
startgroup
set_property package_pin U18 [get_ports nSH]
endgroup
startgroup
set_property package_pin R16 [get_ports s0]
endgroup
startgroup
set_property package_pin P17 [get_ports s1]
endgroup
set_property is_loc_fixed false [get_ports [list  s1]]
set_property is_loc_fixed true [get_ports [list  s1]]
save_constraints
exit
ERROR: [PlanAhead 12-106] *** Exception: ui.h.b: Found deleted key in HTclEventBroker. Verify if the classes listed here call cleanup()
HTclEvent: SIGNAL_MODIFY   Classes: ui.views.aR 
HTclEvent: DEBUG_PORT_CONFIG_CHANGE   Classes: ui.views.aR 
HTclEvent: DEBUG_CORE_CONFIG_CHANGE   Classes: ui.views.aR 
HTclEvent: SIGNAL_BUS_MODIFY   Classes: ui.views.aR 
 (See D:/Users/Sushant/Documents/GitHub/NoiseCancelingHeadphones/Xilinx/DevCalibration\planAhead_pid1164.debug)
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Wed Feb 24 00:22:37 2016...
INFO: [Common 17-83] Releasing license: PlanAhead
