* ******************************************************************************

* iCEcube Packer

* Version:            2017.08.27940

* Build Date:         Sep 11 2017 16:52:36

* File Generated:     May 21 2019 00:07:16

* Purpose:            General info of design implementation

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Command Line: C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\packer.exe  C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev  D:/PhotonUser/Lab32/Lab3/Lab3_Implmnt\sbt\netlist\oadb-latticehx1k  --package  TQ144  --outdir  D:/PhotonUser/Lab32/Lab3/Lab3_Implmnt\sbt\outputs\packer  --translator  C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl  --src_sdc_file  D:/PhotonUser/Lab32/Lab3/Lab3_Implmnt\sbt\outputs\placer\latticehx1k_pl.sdc  --dst_sdc_file  D:/PhotonUser/Lab32/Lab3/Lab3_Implmnt\sbt\outputs\packer\latticehx1k_pk.sdc  --devicename  iCE40HX1K  

***** Device Info *****
Chip: iCE40HX1K
Package: TQ144
Size: 12 X 16

***** Design Utilization Info *****
Design: latticehx1k
Used Logic Cell: 644/1280
Used Logic Tile: 106/160
Used IO Cell:    10/112
Used Bram Cell For iCE40: 1/16
Used PLL For iCE40: 0/1
Ram Cascading Used: 0
Lut Cascading Used: 1

***** Clock Info *****
Clock Domain: clk_g
Clock Source: latticehx1k_pll_inst.clk 
Clock Driver: latticehx1k_pll_inst.latticehx1k_pll_inst_RNIQV8B (ICE_GB)
Driver Position: (6, 17, 1)
Fanout to FF: 259
Fanout to Tile: 87


***** Placement Info *****
Logic cell utilization per tile
    . . . . + . . . . 1 . . . . 
   ----------------------------
17|                             
16|   0 0 0 0 0 0 0 0 0 0 0 0   
15|   0 0 0 0 1 1 4 4 0 0 0 0   
14|   0 0 0 0 3 4 8 8 4 0 0 0   
13|   1 5 0 0 0 7 6 8 6 0 0 0   
12|   6 8 0 0 6 6 7 8 7 0 0 0   
11|   5 8 0 1 0 7 7 7 7 0 0 0   
10|   3 5 0 5 6 4 8 8 8 0 0 0   
 9|   8 4 0 6 7 5 4 8 1 0 0 0   
 8|   8 7 0 1 8 6 7 8 6 0 0 0   
 7|   8 8 0 1 7 6 8 7 7 0 0 0   
 6|   1 8 0 4 6 7 8 7 7 0 0 0   
 5|   0 8 0 7 3 7 7 7 8 0 0 0   
 4|   0 5 0 1 1 0 8 8 1 0 0 0   
 3|   0 2 0 5 8 7 8 6 8 0 0 0   
 2|   0 8 0 8 8 8 8 8 3 0 6 8   
 1|   0 8 0 8 8 7 8 8 8 0 8 0   
 0|                             

Maximum number of Logic cells per logic tile: 8
Average number of Logic cells per logic tile: 6.08

***** Input Pin Density Info *****
Number of input nets per logic tile
     .  .  .  .  +  .  .  .  .  1  .  .  .  . 
   ------------------------------------------
17|                                           
16|     0  0  0  0  0  0  0  0  0  0  0  0    
15|     0  0  0  0  1  1  2 10  0  0  0  0    
14|     0  0  0  0  3  3 21 22  5  0  0  0    
13|     4 12  0  0  0  5 15 14 17  0  0  0    
12|    10 15  0  0 14 14 21 21 19  0  0  0    
11|    11 13  0  1  0 20 22 13 18  0  0  0    
10|     4 12  0  9 11  4 21 21 19  0  0  0    
 9|     9  6  0 12 20  9  4 14  3  0  0  0    
 8|    15 17  0  3 21 19 13 15 14  0  0  0    
 7|    12 14  0  4 22 21 19 16 21  0  0  0    
 6|     1 16  0  4 15 22 22 12 17  0  0  0    
 5|     0 11  0 14  3 11 15 20 16  0  0  0    
 4|     0  7  0  1  1  0 11 16  4  0  0  0    
 3|     0  6  0  7 21 19 15 15 14  0  0  0    
 2|     0 15  0 14 13 13 15 12  5  0  9 14    
 1|     0  8  0 16 18 11 11 10 16  0 14  0    
 0|                                           

Maximum number of input nets per logic tile: 22
Average number of input nets per logic tile: 12.46

Number of input pins per logic tile
     .  .  .  .  +  .  .  .  .  1  .  .  .  . 
   ------------------------------------------
17|                                           
16|     0  0  0  0  0  0  0  0  0  0  0  0    
15|     0  0  0  0  1  1  4 11  0  0  0  0    
14|     0  0  0  0  3  4 31 27  7  0  0  0    
13|     4 13  0  0  0  7 20 23 20  0  0  0    
12|    20 27  0  0 22 21 24 30 26  0  0  0    
11|    11 24  0  1  0 27 25 23 24  0  0  0    
10|     8 14  0 18 22  4 27 32 31  0  0  0    
 9|    20  6  0 21 25 13  4 30  3  0  0  0    
 8|    30 27  0  3 29 23 24 26 21  0  0  0    
 7|    26 29  0  4 26 24 26 25 23  0  0  0    
 6|     1 29  0  4 20 27 31 21 21  0  0  0    
 5|     0 27  0 18  3 25 19 23 25  0  0  0    
 4|     0  8  0  1  1  0 31 29  4  0  0  0    
 3|     0  6  0 14 28 26 30 19 30  0  0  0    
 2|     0 22  0 28 23 29 29 32  6  0 16 23    
 1|     0  8  0 28 22 22 24 30 30  0 25  0    
 0|                                           

Maximum number of input pins per logic tile: 32
Average number of input pins per logic tile: 19.27

***** Run Time Info *****
Run Time:  1
