#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1e00c30 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1e00dc0 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x1df32d0 .functor NOT 1, L_0x1e512a0, C4<0>, C4<0>, C4<0>;
L_0x1e510d0 .functor XOR 2, L_0x1e50bc0, L_0x1e51030, C4<00>, C4<00>;
L_0x1e511e0 .functor XOR 2, L_0x1e510d0, L_0x1e51140, C4<00>, C4<00>;
v0x1e4c2d0_0 .net *"_ivl_10", 1 0, L_0x1e51140;  1 drivers
v0x1e4c3d0_0 .net *"_ivl_12", 1 0, L_0x1e511e0;  1 drivers
v0x1e4c4b0_0 .net *"_ivl_2", 1 0, L_0x1e4f690;  1 drivers
v0x1e4c570_0 .net *"_ivl_4", 1 0, L_0x1e50bc0;  1 drivers
v0x1e4c650_0 .net *"_ivl_6", 1 0, L_0x1e51030;  1 drivers
v0x1e4c780_0 .net *"_ivl_8", 1 0, L_0x1e510d0;  1 drivers
v0x1e4c860_0 .net "a", 0 0, v0x1e48de0_0;  1 drivers
v0x1e4c900_0 .net "b", 0 0, v0x1e48e80_0;  1 drivers
v0x1e4c9a0_0 .net "c", 0 0, v0x1e48f20_0;  1 drivers
v0x1e4ca40_0 .var "clk", 0 0;
v0x1e4cae0_0 .net "d", 0 0, v0x1e49060_0;  1 drivers
v0x1e4cb80_0 .net "out_pos_dut", 0 0, L_0x1e50d90;  1 drivers
v0x1e4cc20_0 .net "out_pos_ref", 0 0, L_0x1e4e150;  1 drivers
v0x1e4ccc0_0 .net "out_sop_dut", 0 0, L_0x1e4f1e0;  1 drivers
v0x1e4cd60_0 .net "out_sop_ref", 0 0, L_0x1e23590;  1 drivers
v0x1e4ce00_0 .var/2u "stats1", 223 0;
v0x1e4cea0_0 .var/2u "strobe", 0 0;
v0x1e4cf40_0 .net "tb_match", 0 0, L_0x1e512a0;  1 drivers
v0x1e4d010_0 .net "tb_mismatch", 0 0, L_0x1df32d0;  1 drivers
v0x1e4d0b0_0 .net "wavedrom_enable", 0 0, v0x1e49330_0;  1 drivers
v0x1e4d180_0 .net "wavedrom_title", 511 0, v0x1e493d0_0;  1 drivers
L_0x1e4f690 .concat [ 1 1 0 0], L_0x1e4e150, L_0x1e23590;
L_0x1e50bc0 .concat [ 1 1 0 0], L_0x1e4e150, L_0x1e23590;
L_0x1e51030 .concat [ 1 1 0 0], L_0x1e50d90, L_0x1e4f1e0;
L_0x1e51140 .concat [ 1 1 0 0], L_0x1e4e150, L_0x1e23590;
L_0x1e512a0 .cmp/eeq 2, L_0x1e4f690, L_0x1e511e0;
S_0x1e00f50 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x1e00dc0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x1df36b0 .functor AND 1, v0x1e48f20_0, v0x1e49060_0, C4<1>, C4<1>;
L_0x1df3a90 .functor NOT 1, v0x1e48de0_0, C4<0>, C4<0>, C4<0>;
L_0x1df3e70 .functor NOT 1, v0x1e48e80_0, C4<0>, C4<0>, C4<0>;
L_0x1df40f0 .functor AND 1, L_0x1df3a90, L_0x1df3e70, C4<1>, C4<1>;
L_0x1e0b7c0 .functor AND 1, L_0x1df40f0, v0x1e48f20_0, C4<1>, C4<1>;
L_0x1e23590 .functor OR 1, L_0x1df36b0, L_0x1e0b7c0, C4<0>, C4<0>;
L_0x1e4d5d0 .functor NOT 1, v0x1e48e80_0, C4<0>, C4<0>, C4<0>;
L_0x1e4d640 .functor OR 1, L_0x1e4d5d0, v0x1e49060_0, C4<0>, C4<0>;
L_0x1e4d750 .functor AND 1, v0x1e48f20_0, L_0x1e4d640, C4<1>, C4<1>;
L_0x1e4d810 .functor NOT 1, v0x1e48de0_0, C4<0>, C4<0>, C4<0>;
L_0x1e4d8e0 .functor OR 1, L_0x1e4d810, v0x1e48e80_0, C4<0>, C4<0>;
L_0x1e4d950 .functor AND 1, L_0x1e4d750, L_0x1e4d8e0, C4<1>, C4<1>;
L_0x1e4dad0 .functor NOT 1, v0x1e48e80_0, C4<0>, C4<0>, C4<0>;
L_0x1e4db40 .functor OR 1, L_0x1e4dad0, v0x1e49060_0, C4<0>, C4<0>;
L_0x1e4da60 .functor AND 1, v0x1e48f20_0, L_0x1e4db40, C4<1>, C4<1>;
L_0x1e4dcd0 .functor NOT 1, v0x1e48de0_0, C4<0>, C4<0>, C4<0>;
L_0x1e4ddd0 .functor OR 1, L_0x1e4dcd0, v0x1e49060_0, C4<0>, C4<0>;
L_0x1e4de90 .functor AND 1, L_0x1e4da60, L_0x1e4ddd0, C4<1>, C4<1>;
L_0x1e4e040 .functor XNOR 1, L_0x1e4d950, L_0x1e4de90, C4<0>, C4<0>;
v0x1df2c00_0 .net *"_ivl_0", 0 0, L_0x1df36b0;  1 drivers
v0x1df3000_0 .net *"_ivl_12", 0 0, L_0x1e4d5d0;  1 drivers
v0x1df33e0_0 .net *"_ivl_14", 0 0, L_0x1e4d640;  1 drivers
v0x1df37c0_0 .net *"_ivl_16", 0 0, L_0x1e4d750;  1 drivers
v0x1df3ba0_0 .net *"_ivl_18", 0 0, L_0x1e4d810;  1 drivers
v0x1df3f80_0 .net *"_ivl_2", 0 0, L_0x1df3a90;  1 drivers
v0x1df4200_0 .net *"_ivl_20", 0 0, L_0x1e4d8e0;  1 drivers
v0x1e47350_0 .net *"_ivl_24", 0 0, L_0x1e4dad0;  1 drivers
v0x1e47430_0 .net *"_ivl_26", 0 0, L_0x1e4db40;  1 drivers
v0x1e47510_0 .net *"_ivl_28", 0 0, L_0x1e4da60;  1 drivers
v0x1e475f0_0 .net *"_ivl_30", 0 0, L_0x1e4dcd0;  1 drivers
v0x1e476d0_0 .net *"_ivl_32", 0 0, L_0x1e4ddd0;  1 drivers
v0x1e477b0_0 .net *"_ivl_36", 0 0, L_0x1e4e040;  1 drivers
L_0x7f6631a14018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1e47870_0 .net *"_ivl_38", 0 0, L_0x7f6631a14018;  1 drivers
v0x1e47950_0 .net *"_ivl_4", 0 0, L_0x1df3e70;  1 drivers
v0x1e47a30_0 .net *"_ivl_6", 0 0, L_0x1df40f0;  1 drivers
v0x1e47b10_0 .net *"_ivl_8", 0 0, L_0x1e0b7c0;  1 drivers
v0x1e47bf0_0 .net "a", 0 0, v0x1e48de0_0;  alias, 1 drivers
v0x1e47cb0_0 .net "b", 0 0, v0x1e48e80_0;  alias, 1 drivers
v0x1e47d70_0 .net "c", 0 0, v0x1e48f20_0;  alias, 1 drivers
v0x1e47e30_0 .net "d", 0 0, v0x1e49060_0;  alias, 1 drivers
v0x1e47ef0_0 .net "out_pos", 0 0, L_0x1e4e150;  alias, 1 drivers
v0x1e47fb0_0 .net "out_sop", 0 0, L_0x1e23590;  alias, 1 drivers
v0x1e48070_0 .net "pos0", 0 0, L_0x1e4d950;  1 drivers
v0x1e48130_0 .net "pos1", 0 0, L_0x1e4de90;  1 drivers
L_0x1e4e150 .functor MUXZ 1, L_0x7f6631a14018, L_0x1e4d950, L_0x1e4e040, C4<>;
S_0x1e482b0 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x1e00dc0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x1e48de0_0 .var "a", 0 0;
v0x1e48e80_0 .var "b", 0 0;
v0x1e48f20_0 .var "c", 0 0;
v0x1e48fc0_0 .net "clk", 0 0, v0x1e4ca40_0;  1 drivers
v0x1e49060_0 .var "d", 0 0;
v0x1e49150_0 .var/2u "fail", 0 0;
v0x1e491f0_0 .var/2u "fail1", 0 0;
v0x1e49290_0 .net "tb_match", 0 0, L_0x1e512a0;  alias, 1 drivers
v0x1e49330_0 .var "wavedrom_enable", 0 0;
v0x1e493d0_0 .var "wavedrom_title", 511 0;
E_0x1dff5a0/0 .event negedge, v0x1e48fc0_0;
E_0x1dff5a0/1 .event posedge, v0x1e48fc0_0;
E_0x1dff5a0 .event/or E_0x1dff5a0/0, E_0x1dff5a0/1;
S_0x1e485e0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x1e482b0;
 .timescale -12 -12;
v0x1e48820_0 .var/2s "i", 31 0;
E_0x1dff440 .event posedge, v0x1e48fc0_0;
S_0x1e48920 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x1e482b0;
 .timescale -12 -12;
v0x1e48b20_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1e48c00 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x1e482b0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1e495b0 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x1e00dc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x1e4e300 .functor AND 1, v0x1e48de0_0, v0x1e48e80_0, C4<1>, C4<1>;
L_0x1e4e4a0 .functor NOT 1, v0x1e48f20_0, C4<0>, C4<0>, C4<0>;
L_0x1e4e640 .functor AND 1, L_0x1e4e300, L_0x1e4e4a0, C4<1>, C4<1>;
L_0x1e4e750 .functor NOT 1, v0x1e49060_0, C4<0>, C4<0>, C4<0>;
L_0x1e4e900 .functor AND 1, L_0x1e4e640, L_0x1e4e750, C4<1>, C4<1>;
L_0x1e4ea10 .functor NOT 1, v0x1e48de0_0, C4<0>, C4<0>, C4<0>;
L_0x1e4ebd0 .functor AND 1, L_0x1e4ea10, v0x1e48e80_0, C4<1>, C4<1>;
L_0x1e4ec90 .functor AND 1, L_0x1e4ebd0, v0x1e48f20_0, C4<1>, C4<1>;
L_0x1e4eda0 .functor AND 1, L_0x1e4ec90, v0x1e49060_0, C4<1>, C4<1>;
L_0x1e4ee60 .functor OR 1, L_0x1e4e900, L_0x1e4eda0, C4<0>, C4<0>;
L_0x1e4efd0 .functor AND 1, v0x1e48de0_0, v0x1e48e80_0, C4<1>, C4<1>;
L_0x1e4f040 .functor AND 1, L_0x1e4efd0, v0x1e48f20_0, C4<1>, C4<1>;
L_0x1e4f120 .functor AND 1, L_0x1e4f040, v0x1e49060_0, C4<1>, C4<1>;
L_0x1e4f1e0 .functor OR 1, L_0x1e4ee60, L_0x1e4f120, C4<0>, C4<0>;
L_0x1e4f0b0 .functor NOT 1, v0x1e48de0_0, C4<0>, C4<0>, C4<0>;
L_0x1e4f3c0 .functor NOT 1, v0x1e48e80_0, C4<0>, C4<0>, C4<0>;
L_0x1e4f4c0 .functor OR 1, L_0x1e4f0b0, L_0x1e4f3c0, C4<0>, C4<0>;
L_0x1e4f5d0 .functor OR 1, L_0x1e4f4c0, v0x1e48f20_0, C4<0>, C4<0>;
L_0x1e4f730 .functor OR 1, L_0x1e4f5d0, v0x1e49060_0, C4<0>, C4<0>;
L_0x1e4f7f0 .functor NOT 1, v0x1e48e80_0, C4<0>, C4<0>, C4<0>;
L_0x1e4f910 .functor OR 1, v0x1e48de0_0, L_0x1e4f7f0, C4<0>, C4<0>;
L_0x1e4f9d0 .functor NOT 1, v0x1e48f20_0, C4<0>, C4<0>, C4<0>;
L_0x1e4fb00 .functor OR 1, L_0x1e4f910, L_0x1e4f9d0, C4<0>, C4<0>;
L_0x1e4fc10 .functor NOT 1, v0x1e49060_0, C4<0>, C4<0>, C4<0>;
L_0x1e4fd50 .functor OR 1, L_0x1e4fb00, L_0x1e4fc10, C4<0>, C4<0>;
L_0x1e4fe60 .functor AND 1, L_0x1e4f730, L_0x1e4fd50, C4<1>, C4<1>;
L_0x1e50050 .functor NOT 1, v0x1e48de0_0, C4<0>, C4<0>, C4<0>;
L_0x1e500c0 .functor OR 1, L_0x1e50050, v0x1e48e80_0, C4<0>, C4<0>;
L_0x1e50270 .functor NOT 1, v0x1e48f20_0, C4<0>, C4<0>, C4<0>;
L_0x1e502e0 .functor OR 1, L_0x1e500c0, L_0x1e50270, C4<0>, C4<0>;
L_0x1e504f0 .functor NOT 1, v0x1e49060_0, C4<0>, C4<0>, C4<0>;
L_0x1e50560 .functor OR 1, L_0x1e502e0, L_0x1e504f0, C4<0>, C4<0>;
L_0x1e50780 .functor AND 1, L_0x1e4fe60, L_0x1e50560, C4<1>, C4<1>;
L_0x1e50890 .functor OR 1, v0x1e48de0_0, v0x1e48e80_0, C4<0>, C4<0>;
L_0x1e50a20 .functor NOT 1, v0x1e48f20_0, C4<0>, C4<0>, C4<0>;
L_0x1e50a90 .functor OR 1, L_0x1e50890, L_0x1e50a20, C4<0>, C4<0>;
L_0x1e50cd0 .functor OR 1, L_0x1e50a90, v0x1e49060_0, C4<0>, C4<0>;
L_0x1e50d90 .functor AND 1, L_0x1e50780, L_0x1e50cd0, C4<1>, C4<1>;
v0x1e49770_0 .net *"_ivl_0", 0 0, L_0x1e4e300;  1 drivers
v0x1e49850_0 .net *"_ivl_10", 0 0, L_0x1e4ea10;  1 drivers
v0x1e49930_0 .net *"_ivl_12", 0 0, L_0x1e4ebd0;  1 drivers
v0x1e49a20_0 .net *"_ivl_14", 0 0, L_0x1e4ec90;  1 drivers
v0x1e49b00_0 .net *"_ivl_16", 0 0, L_0x1e4eda0;  1 drivers
v0x1e49c30_0 .net *"_ivl_18", 0 0, L_0x1e4ee60;  1 drivers
v0x1e49d10_0 .net *"_ivl_2", 0 0, L_0x1e4e4a0;  1 drivers
v0x1e49df0_0 .net *"_ivl_20", 0 0, L_0x1e4efd0;  1 drivers
v0x1e49ed0_0 .net *"_ivl_22", 0 0, L_0x1e4f040;  1 drivers
v0x1e4a040_0 .net *"_ivl_24", 0 0, L_0x1e4f120;  1 drivers
v0x1e4a120_0 .net *"_ivl_28", 0 0, L_0x1e4f0b0;  1 drivers
v0x1e4a200_0 .net *"_ivl_30", 0 0, L_0x1e4f3c0;  1 drivers
v0x1e4a2e0_0 .net *"_ivl_32", 0 0, L_0x1e4f4c0;  1 drivers
v0x1e4a3c0_0 .net *"_ivl_34", 0 0, L_0x1e4f5d0;  1 drivers
v0x1e4a4a0_0 .net *"_ivl_36", 0 0, L_0x1e4f730;  1 drivers
v0x1e4a580_0 .net *"_ivl_38", 0 0, L_0x1e4f7f0;  1 drivers
v0x1e4a660_0 .net *"_ivl_4", 0 0, L_0x1e4e640;  1 drivers
v0x1e4a850_0 .net *"_ivl_40", 0 0, L_0x1e4f910;  1 drivers
v0x1e4a930_0 .net *"_ivl_42", 0 0, L_0x1e4f9d0;  1 drivers
v0x1e4aa10_0 .net *"_ivl_44", 0 0, L_0x1e4fb00;  1 drivers
v0x1e4aaf0_0 .net *"_ivl_46", 0 0, L_0x1e4fc10;  1 drivers
v0x1e4abd0_0 .net *"_ivl_48", 0 0, L_0x1e4fd50;  1 drivers
v0x1e4acb0_0 .net *"_ivl_50", 0 0, L_0x1e4fe60;  1 drivers
v0x1e4ad90_0 .net *"_ivl_52", 0 0, L_0x1e50050;  1 drivers
v0x1e4ae70_0 .net *"_ivl_54", 0 0, L_0x1e500c0;  1 drivers
v0x1e4af50_0 .net *"_ivl_56", 0 0, L_0x1e50270;  1 drivers
v0x1e4b030_0 .net *"_ivl_58", 0 0, L_0x1e502e0;  1 drivers
v0x1e4b110_0 .net *"_ivl_6", 0 0, L_0x1e4e750;  1 drivers
v0x1e4b1f0_0 .net *"_ivl_60", 0 0, L_0x1e504f0;  1 drivers
v0x1e4b2d0_0 .net *"_ivl_62", 0 0, L_0x1e50560;  1 drivers
v0x1e4b3b0_0 .net *"_ivl_64", 0 0, L_0x1e50780;  1 drivers
v0x1e4b490_0 .net *"_ivl_66", 0 0, L_0x1e50890;  1 drivers
v0x1e4b570_0 .net *"_ivl_68", 0 0, L_0x1e50a20;  1 drivers
v0x1e4b860_0 .net *"_ivl_70", 0 0, L_0x1e50a90;  1 drivers
v0x1e4b940_0 .net *"_ivl_72", 0 0, L_0x1e50cd0;  1 drivers
v0x1e4ba20_0 .net *"_ivl_8", 0 0, L_0x1e4e900;  1 drivers
v0x1e4bb00_0 .net "a", 0 0, v0x1e48de0_0;  alias, 1 drivers
v0x1e4bba0_0 .net "b", 0 0, v0x1e48e80_0;  alias, 1 drivers
v0x1e4bc90_0 .net "c", 0 0, v0x1e48f20_0;  alias, 1 drivers
v0x1e4bd80_0 .net "d", 0 0, v0x1e49060_0;  alias, 1 drivers
v0x1e4be70_0 .net "out_pos", 0 0, L_0x1e50d90;  alias, 1 drivers
v0x1e4bf30_0 .net "out_sop", 0 0, L_0x1e4f1e0;  alias, 1 drivers
S_0x1e4c0b0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x1e00dc0;
 .timescale -12 -12;
E_0x1de89f0 .event anyedge, v0x1e4cea0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1e4cea0_0;
    %nor/r;
    %assign/vec4 v0x1e4cea0_0, 0;
    %wait E_0x1de89f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1e482b0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1e49150_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1e491f0_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x1e482b0;
T_4 ;
    %wait E_0x1dff5a0;
    %load/vec4 v0x1e49290_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1e49150_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x1e482b0;
T_5 ;
    %wait E_0x1dff440;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1e49060_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e48f20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e48e80_0, 0;
    %assign/vec4 v0x1e48de0_0, 0;
    %wait E_0x1dff440;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1e49060_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e48f20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e48e80_0, 0;
    %assign/vec4 v0x1e48de0_0, 0;
    %wait E_0x1dff440;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1e49060_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e48f20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e48e80_0, 0;
    %assign/vec4 v0x1e48de0_0, 0;
    %wait E_0x1dff440;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1e49060_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e48f20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e48e80_0, 0;
    %assign/vec4 v0x1e48de0_0, 0;
    %wait E_0x1dff440;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1e49060_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e48f20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e48e80_0, 0;
    %assign/vec4 v0x1e48de0_0, 0;
    %wait E_0x1dff440;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1e49060_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e48f20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e48e80_0, 0;
    %assign/vec4 v0x1e48de0_0, 0;
    %wait E_0x1dff440;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1e49060_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e48f20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e48e80_0, 0;
    %assign/vec4 v0x1e48de0_0, 0;
    %wait E_0x1dff440;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1e49060_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e48f20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e48e80_0, 0;
    %assign/vec4 v0x1e48de0_0, 0;
    %wait E_0x1dff440;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1e49060_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e48f20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e48e80_0, 0;
    %assign/vec4 v0x1e48de0_0, 0;
    %wait E_0x1dff440;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1e49060_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e48f20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e48e80_0, 0;
    %assign/vec4 v0x1e48de0_0, 0;
    %wait E_0x1dff440;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1e49060_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e48f20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e48e80_0, 0;
    %assign/vec4 v0x1e48de0_0, 0;
    %wait E_0x1dff440;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1e49060_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e48f20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e48e80_0, 0;
    %assign/vec4 v0x1e48de0_0, 0;
    %wait E_0x1dff440;
    %load/vec4 v0x1e49150_0;
    %store/vec4 v0x1e491f0_0, 0, 1;
    %fork t_1, S_0x1e485e0;
    %jmp t_0;
    .scope S_0x1e485e0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1e48820_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x1e48820_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x1dff440;
    %load/vec4 v0x1e48820_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1e49060_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e48f20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e48e80_0, 0;
    %assign/vec4 v0x1e48de0_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1e48820_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x1e48820_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x1e482b0;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1dff5a0;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1e49060_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e48f20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e48e80_0, 0;
    %assign/vec4 v0x1e48de0_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x1e49150_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x1e491f0_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x1e00dc0;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1e4ca40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1e4cea0_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x1e00dc0;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x1e4ca40_0;
    %inv;
    %store/vec4 v0x1e4ca40_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x1e00dc0;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1e48fc0_0, v0x1e4d010_0, v0x1e4c860_0, v0x1e4c900_0, v0x1e4c9a0_0, v0x1e4cae0_0, v0x1e4cd60_0, v0x1e4ccc0_0, v0x1e4cc20_0, v0x1e4cb80_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x1e00dc0;
T_9 ;
    %load/vec4 v0x1e4ce00_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x1e4ce00_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1e4ce00_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x1e4ce00_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x1e4ce00_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1e4ce00_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x1e4ce00_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1e4ce00_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1e4ce00_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1e4ce00_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x1e00dc0;
T_10 ;
    %wait E_0x1dff5a0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1e4ce00_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1e4ce00_0, 4, 32;
    %load/vec4 v0x1e4cf40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x1e4ce00_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1e4ce00_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1e4ce00_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1e4ce00_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x1e4cd60_0;
    %load/vec4 v0x1e4cd60_0;
    %load/vec4 v0x1e4ccc0_0;
    %xor;
    %load/vec4 v0x1e4cd60_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x1e4ce00_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1e4ce00_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x1e4ce00_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1e4ce00_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x1e4cc20_0;
    %load/vec4 v0x1e4cc20_0;
    %load/vec4 v0x1e4cb80_0;
    %xor;
    %load/vec4 v0x1e4cc20_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x1e4ce00_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1e4ce00_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x1e4ce00_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1e4ce00_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/haiku/can25_depth0/human/ece241_2013_q2/iter0/response19/top_module.sv";
