// Seed: 2150108527
module module_0 (
    output tri0 id_0,
    input  tri  id_1
);
  wire id_3;
  wire id_4;
  id_5(
      1 & id_4
  );
  wire id_6;
endmodule
module module_1 (
    input tri id_0,
    output tri1 id_1,
    output tri0 id_2,
    input wire id_3,
    input wire id_4,
    input tri1 id_5,
    output tri id_6,
    input tri0 id_7,
    output supply1 id_8,
    input wire id_9,
    input wire id_10,
    input wire id_11,
    output wor id_12,
    output supply1 id_13,
    input tri id_14,
    input wand id_15,
    output wire id_16,
    output supply1 id_17,
    input tri id_18,
    input supply1 id_19,
    input tri id_20,
    input uwire id_21
);
  wire id_23, id_24 = id_15 - 1'd0;
  module_0 modCall_1 (
      id_2,
      id_18
  );
endmodule
