Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Tue Jun  2 18:01:21 2020
| Host         : xilinx-vm running 64-bit unknown
| Command      : report_timing_summary -max_paths 10 -file mandelbrot_pinout_timing_summary_routed.rpt -pb mandelbrot_pinout_timing_summary_routed.pb -rpx mandelbrot_pinout_timing_summary_routed.rpx -warn_on_violation
| Design       : mandelbrot_pinout
| Device       : 7a200t-sbg484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.022        0.000                      0                 9031        0.026        0.000                      0                 9031        0.922        0.000                       0                  1189  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                              Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                              ------------         ----------      --------------
FpgaUserCDxB.ClkMandelbrotxI/inst/ClkSys100MhzxCI                                  {0.000 5.000}        10.000          100.000         
  ClkMandelxCO_clk_mandelbrot                                                      {0.000 2.778}        5.556           180.000         
  clkfbout_clk_mandelbrot                                                          {0.000 25.000}       50.000          20.000          
VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkSys100MhzxCI  {0.000 5.000}        10.000          100.000         
  ClkHdmixCO_clk_vga_hdmi_1024x768                                                 {0.000 1.538}        3.077           325.000         
  ClkVgaxCO_clk_vga_hdmi_1024x768                                                  {0.000 7.692}        15.385          65.000          
  clkfbout_clk_vga_hdmi_1024x768                                                   {0.000 5.000}        10.000          100.000         
sys_clk_pin                                                                        {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
FpgaUserCDxB.ClkMandelbrotxI/inst/ClkSys100MhzxCI                                                                                                                                                                                    3.000        0.000                       0                     1  
  ClkMandelxCO_clk_mandelbrot                                                            0.022        0.000                      0                 6004        0.026        0.000                      0                 6004        2.278        0.000                       0                   890  
  clkfbout_clk_mandelbrot                                                                                                                                                                                                           47.845        0.000                       0                     3  
VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkSys100MhzxCI                                                                                                                                                    3.000        0.000                       0                     1  
  ClkHdmixCO_clk_vga_hdmi_1024x768                                                                                                                                                                                                   0.922        0.000                       0                    10  
  ClkVgaxCO_clk_vga_hdmi_1024x768                                                        1.327        0.000                      0                 3027        0.240        0.000                      0                 3027        7.192        0.000                       0                   279  
  clkfbout_clk_vga_hdmi_1024x768                                                                                                                                                                                                     7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                                                                                          7.845        0.000                       0                     2  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  FpgaUserCDxB.ClkMandelbrotxI/inst/ClkSys100MhzxCI
  To Clock:  FpgaUserCDxB.ClkMandelbrotxI/inst/ClkSys100MhzxCI

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         FpgaUserCDxB.ClkMandelbrotxI/inst/ClkSys100MhzxCI
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { FpgaUserCDxB.ClkMandelbrotxI/inst/ClkSys100MhzxCI }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y2  FpgaUserCDxB.ClkMandelbrotxI/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y2  FpgaUserCDxB.ClkMandelbrotxI/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y2  FpgaUserCDxB.ClkMandelbrotxI/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y2  FpgaUserCDxB.ClkMandelbrotxI/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y2  FpgaUserCDxB.ClkMandelbrotxI/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y2  FpgaUserCDxB.ClkMandelbrotxI/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  ClkMandelxCO_clk_mandelbrot
  To Clock:  ClkMandelxCO_clk_mandelbrot

Setup :            0  Failing Endpoints,  Worst Slack        0.022ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.026ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.278ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.022ns  (required time - arrival time)
  Source:                 FpgaUserCDxB.mandelBrot_computer_2/ZRe_step2/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ClkMandelxCO_clk_mandelbrot  {rise@0.000ns fall@2.778ns period=5.556ns})
  Destination:            FpgaUserCDxB.mandelBrot_computer_2/ZIm2_plus_ZRe2/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/A[14]
                            (rising edge-triggered cell DSP48E1 clocked by ClkMandelxCO_clk_mandelbrot  {rise@0.000ns fall@2.778ns period=5.556ns})
  Path Group:             ClkMandelxCO_clk_mandelbrot
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.556ns  (ClkMandelxCO_clk_mandelbrot rise@5.556ns - ClkMandelxCO_clk_mandelbrot rise@0.000ns)
  Data Path Delay:        1.650ns  (logic 0.434ns (26.299%)  route 1.216ns (73.701%))
  Logic Levels:           0  
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.619ns = ( 7.174 - 5.556 ) 
    Source Clock Delay      (SCD):    1.743ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkMandelxCO_clk_mandelbrot rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  FpgaUserCDxB.BUFGClkSysToClkMandelxI/O
                         net (fo=1, routed)           1.761     1.761    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.701    -1.939 r  FpgaUserCDxB.ClkMandelbrotxI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843    -0.096    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkMandelxCO_clk_mandelbrot
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  FpgaUserCDxB.ClkMandelbrotxI/inst/clkout1_buf/O
                         net (fo=888, routed)         1.743     1.743    FpgaUserCDxB.mandelBrot_computer_2/ZRe_step2/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/CLK
    DSP48_X5Y47          DSP48E1                                      r  FpgaUserCDxB.mandelBrot_computer_2/ZRe_step2/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X5Y47          DSP48E1 (Prop_dsp48e1_CLK_P[29])
                                                      0.434     2.177 r  FpgaUserCDxB.mandelBrot_computer_2/ZRe_step2/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/P[29]
                         net (fo=3, routed)           1.216     3.393    FpgaUserCDxB.mandelBrot_computer_2/ZIm2_plus_ZRe2/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/A[14]
    DSP48_X5Y50          DSP48E1                                      r  FpgaUserCDxB.mandelBrot_computer_2/ZIm2_plus_ZRe2/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/A[14]
  -------------------------------------------------------------------    -------------------

                         (clock ClkMandelxCO_clk_mandelbrot rise edge)
                                                      5.556     5.556 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     5.556 r  FpgaUserCDxB.BUFGClkSysToClkMandelxI/O
                         net (fo=1, routed)           1.643     7.199    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.494     3.704 r  FpgaUserCDxB.ClkMandelbrotxI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     5.465    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkMandelxCO_clk_mandelbrot
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     5.556 r  FpgaUserCDxB.ClkMandelbrotxI/inst/clkout1_buf/O
                         net (fo=888, routed)         1.619     7.174    FpgaUserCDxB.mandelBrot_computer_2/ZIm2_plus_ZRe2/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/CLK
    DSP48_X5Y50          DSP48E1                                      r  FpgaUserCDxB.mandelBrot_computer_2/ZIm2_plus_ZRe2/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/CLK
                         clock pessimism              0.080     7.254    
                         clock uncertainty           -0.118     7.137    
    DSP48_X5Y50          DSP48E1 (Setup_dsp48e1_CLK_A[14])
                                                     -3.722     3.415    FpgaUserCDxB.mandelBrot_computer_2/ZIm2_plus_ZRe2/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive
  -------------------------------------------------------------------
                         required time                          3.415    
                         arrival time                          -3.393    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.025ns  (required time - arrival time)
  Source:                 FpgaUserCDxB.mandelBrot_computer_2/ZRe_step2/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ClkMandelxCO_clk_mandelbrot  {rise@0.000ns fall@2.778ns period=5.556ns})
  Destination:            FpgaUserCDxB.mandelBrot_computer_2/ZIm2_plus_ZRe2/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/A[12]
                            (rising edge-triggered cell DSP48E1 clocked by ClkMandelxCO_clk_mandelbrot  {rise@0.000ns fall@2.778ns period=5.556ns})
  Path Group:             ClkMandelxCO_clk_mandelbrot
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.556ns  (ClkMandelxCO_clk_mandelbrot rise@5.556ns - ClkMandelxCO_clk_mandelbrot rise@0.000ns)
  Data Path Delay:        1.647ns  (logic 0.434ns (26.349%)  route 1.213ns (73.651%))
  Logic Levels:           0  
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.619ns = ( 7.174 - 5.556 ) 
    Source Clock Delay      (SCD):    1.743ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkMandelxCO_clk_mandelbrot rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  FpgaUserCDxB.BUFGClkSysToClkMandelxI/O
                         net (fo=1, routed)           1.761     1.761    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.701    -1.939 r  FpgaUserCDxB.ClkMandelbrotxI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843    -0.096    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkMandelxCO_clk_mandelbrot
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  FpgaUserCDxB.ClkMandelbrotxI/inst/clkout1_buf/O
                         net (fo=888, routed)         1.743     1.743    FpgaUserCDxB.mandelBrot_computer_2/ZRe_step2/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/CLK
    DSP48_X5Y47          DSP48E1                                      r  FpgaUserCDxB.mandelBrot_computer_2/ZRe_step2/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X5Y47          DSP48E1 (Prop_dsp48e1_CLK_P[27])
                                                      0.434     2.177 r  FpgaUserCDxB.mandelBrot_computer_2/ZRe_step2/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/P[27]
                         net (fo=3, routed)           1.213     3.390    FpgaUserCDxB.mandelBrot_computer_2/ZIm2_plus_ZRe2/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/A[12]
    DSP48_X5Y50          DSP48E1                                      r  FpgaUserCDxB.mandelBrot_computer_2/ZIm2_plus_ZRe2/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/A[12]
  -------------------------------------------------------------------    -------------------

                         (clock ClkMandelxCO_clk_mandelbrot rise edge)
                                                      5.556     5.556 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     5.556 r  FpgaUserCDxB.BUFGClkSysToClkMandelxI/O
                         net (fo=1, routed)           1.643     7.199    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.494     3.704 r  FpgaUserCDxB.ClkMandelbrotxI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     5.465    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkMandelxCO_clk_mandelbrot
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     5.556 r  FpgaUserCDxB.ClkMandelbrotxI/inst/clkout1_buf/O
                         net (fo=888, routed)         1.619     7.174    FpgaUserCDxB.mandelBrot_computer_2/ZIm2_plus_ZRe2/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/CLK
    DSP48_X5Y50          DSP48E1                                      r  FpgaUserCDxB.mandelBrot_computer_2/ZIm2_plus_ZRe2/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/CLK
                         clock pessimism              0.080     7.254    
                         clock uncertainty           -0.118     7.137    
    DSP48_X5Y50          DSP48E1 (Setup_dsp48e1_CLK_A[12])
                                                     -3.722     3.415    FpgaUserCDxB.mandelBrot_computer_2/ZIm2_plus_ZRe2/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive
  -------------------------------------------------------------------
                         required time                          3.415    
                         arrival time                          -3.390    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.025ns  (required time - arrival time)
  Source:                 FpgaUserCDxB.mandelBrot_computer_2/ZRe_step2/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ClkMandelxCO_clk_mandelbrot  {rise@0.000ns fall@2.778ns period=5.556ns})
  Destination:            FpgaUserCDxB.mandelBrot_computer_2/ZIm2_plus_ZRe2/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/A[16]
                            (rising edge-triggered cell DSP48E1 clocked by ClkMandelxCO_clk_mandelbrot  {rise@0.000ns fall@2.778ns period=5.556ns})
  Path Group:             ClkMandelxCO_clk_mandelbrot
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.556ns  (ClkMandelxCO_clk_mandelbrot rise@5.556ns - ClkMandelxCO_clk_mandelbrot rise@0.000ns)
  Data Path Delay:        1.647ns  (logic 0.434ns (26.350%)  route 1.213ns (73.650%))
  Logic Levels:           0  
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.619ns = ( 7.174 - 5.556 ) 
    Source Clock Delay      (SCD):    1.743ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkMandelxCO_clk_mandelbrot rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  FpgaUserCDxB.BUFGClkSysToClkMandelxI/O
                         net (fo=1, routed)           1.761     1.761    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.701    -1.939 r  FpgaUserCDxB.ClkMandelbrotxI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843    -0.096    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkMandelxCO_clk_mandelbrot
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  FpgaUserCDxB.ClkMandelbrotxI/inst/clkout1_buf/O
                         net (fo=888, routed)         1.743     1.743    FpgaUserCDxB.mandelBrot_computer_2/ZRe_step2/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/CLK
    DSP48_X5Y47          DSP48E1                                      r  FpgaUserCDxB.mandelBrot_computer_2/ZRe_step2/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X5Y47          DSP48E1 (Prop_dsp48e1_CLK_P[31])
                                                      0.434     2.177 r  FpgaUserCDxB.mandelBrot_computer_2/ZRe_step2/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/P[31]
                         net (fo=3, routed)           1.213     3.390    FpgaUserCDxB.mandelBrot_computer_2/ZIm2_plus_ZRe2/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/A[16]
    DSP48_X5Y50          DSP48E1                                      r  FpgaUserCDxB.mandelBrot_computer_2/ZIm2_plus_ZRe2/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/A[16]
  -------------------------------------------------------------------    -------------------

                         (clock ClkMandelxCO_clk_mandelbrot rise edge)
                                                      5.556     5.556 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     5.556 r  FpgaUserCDxB.BUFGClkSysToClkMandelxI/O
                         net (fo=1, routed)           1.643     7.199    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.494     3.704 r  FpgaUserCDxB.ClkMandelbrotxI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     5.465    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkMandelxCO_clk_mandelbrot
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     5.556 r  FpgaUserCDxB.ClkMandelbrotxI/inst/clkout1_buf/O
                         net (fo=888, routed)         1.619     7.174    FpgaUserCDxB.mandelBrot_computer_2/ZIm2_plus_ZRe2/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/CLK
    DSP48_X5Y50          DSP48E1                                      r  FpgaUserCDxB.mandelBrot_computer_2/ZIm2_plus_ZRe2/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/CLK
                         clock pessimism              0.080     7.254    
                         clock uncertainty           -0.118     7.137    
    DSP48_X5Y50          DSP48E1 (Setup_dsp48e1_CLK_A[16])
                                                     -3.722     3.415    FpgaUserCDxB.mandelBrot_computer_2/ZIm2_plus_ZRe2/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive
  -------------------------------------------------------------------
                         required time                          3.415    
                         arrival time                          -3.390    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.052ns  (required time - arrival time)
  Source:                 FpgaUserCDxB.mandelBrot_computer_4/ZIm/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ClkMandelxCO_clk_mandelbrot  {rise@0.000ns fall@2.778ns period=5.556ns})
  Destination:            FpgaUserCDxB.mandelBrot_computer_4/ZIm_times_ZIm/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/A[23]
                            (rising edge-triggered cell DSP48E1 clocked by ClkMandelxCO_clk_mandelbrot  {rise@0.000ns fall@2.778ns period=5.556ns})
  Path Group:             ClkMandelxCO_clk_mandelbrot
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.556ns  (ClkMandelxCO_clk_mandelbrot rise@5.556ns - ClkMandelxCO_clk_mandelbrot rise@0.000ns)
  Data Path Delay:        1.632ns  (logic 0.434ns (26.601%)  route 1.198ns (73.399%))
  Logic Levels:           0  
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.608ns = ( 7.164 - 5.556 ) 
    Source Clock Delay      (SCD):    1.719ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkMandelxCO_clk_mandelbrot rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  FpgaUserCDxB.BUFGClkSysToClkMandelxI/O
                         net (fo=1, routed)           1.761     1.761    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.701    -1.939 r  FpgaUserCDxB.ClkMandelbrotxI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843    -0.096    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkMandelxCO_clk_mandelbrot
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  FpgaUserCDxB.ClkMandelbrotxI/inst/clkout1_buf/O
                         net (fo=888, routed)         1.719     1.719    FpgaUserCDxB.mandelBrot_computer_4/ZIm/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/CLK
    DSP48_X4Y68          DSP48E1                                      r  FpgaUserCDxB.mandelBrot_computer_4/ZIm/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y68          DSP48E1 (Prop_dsp48e1_CLK_P[32])
                                                      0.434     2.153 r  FpgaUserCDxB.mandelBrot_computer_4/ZIm/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/P[32]
                         net (fo=15, routed)          1.198     3.350    FpgaUserCDxB.mandelBrot_computer_4/ZIm_times_ZIm/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/A[17]
    DSP48_X3Y69          DSP48E1                                      r  FpgaUserCDxB.mandelBrot_computer_4/ZIm_times_ZIm/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/A[23]
  -------------------------------------------------------------------    -------------------

                         (clock ClkMandelxCO_clk_mandelbrot rise edge)
                                                      5.556     5.556 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     5.556 r  FpgaUserCDxB.BUFGClkSysToClkMandelxI/O
                         net (fo=1, routed)           1.643     7.199    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.494     3.704 r  FpgaUserCDxB.ClkMandelbrotxI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     5.465    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkMandelxCO_clk_mandelbrot
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     5.556 r  FpgaUserCDxB.ClkMandelbrotxI/inst/clkout1_buf/O
                         net (fo=888, routed)         1.608     7.164    FpgaUserCDxB.mandelBrot_computer_4/ZIm_times_ZIm/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/CLK
    DSP48_X3Y69          DSP48E1                                      r  FpgaUserCDxB.mandelBrot_computer_4/ZIm_times_ZIm/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/CLK
                         clock pessimism              0.078     7.242    
                         clock uncertainty           -0.118     7.124    
    DSP48_X3Y69          DSP48E1 (Setup_dsp48e1_CLK_A[23])
                                                     -3.722     3.402    FpgaUserCDxB.mandelBrot_computer_4/ZIm_times_ZIm/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive
  -------------------------------------------------------------------
                         required time                          3.402    
                         arrival time                          -3.350    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.056ns  (required time - arrival time)
  Source:                 FpgaUserCDxB.mandelBrot_computer_2/ZRe_step2/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ClkMandelxCO_clk_mandelbrot  {rise@0.000ns fall@2.778ns period=5.556ns})
  Destination:            FpgaUserCDxB.mandelBrot_computer_2/ZIm2_plus_ZRe2/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/A[9]
                            (rising edge-triggered cell DSP48E1 clocked by ClkMandelxCO_clk_mandelbrot  {rise@0.000ns fall@2.778ns period=5.556ns})
  Path Group:             ClkMandelxCO_clk_mandelbrot
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.556ns  (ClkMandelxCO_clk_mandelbrot rise@5.556ns - ClkMandelxCO_clk_mandelbrot rise@0.000ns)
  Data Path Delay:        1.616ns  (logic 0.434ns (26.858%)  route 1.182ns (73.142%))
  Logic Levels:           0  
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.619ns = ( 7.174 - 5.556 ) 
    Source Clock Delay      (SCD):    1.743ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkMandelxCO_clk_mandelbrot rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  FpgaUserCDxB.BUFGClkSysToClkMandelxI/O
                         net (fo=1, routed)           1.761     1.761    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.701    -1.939 r  FpgaUserCDxB.ClkMandelbrotxI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843    -0.096    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkMandelxCO_clk_mandelbrot
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  FpgaUserCDxB.ClkMandelbrotxI/inst/clkout1_buf/O
                         net (fo=888, routed)         1.743     1.743    FpgaUserCDxB.mandelBrot_computer_2/ZRe_step2/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/CLK
    DSP48_X5Y47          DSP48E1                                      r  FpgaUserCDxB.mandelBrot_computer_2/ZRe_step2/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X5Y47          DSP48E1 (Prop_dsp48e1_CLK_P[24])
                                                      0.434     2.177 r  FpgaUserCDxB.mandelBrot_computer_2/ZRe_step2/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/P[24]
                         net (fo=3, routed)           1.182     3.359    FpgaUserCDxB.mandelBrot_computer_2/ZIm2_plus_ZRe2/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/A[9]
    DSP48_X5Y50          DSP48E1                                      r  FpgaUserCDxB.mandelBrot_computer_2/ZIm2_plus_ZRe2/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/A[9]
  -------------------------------------------------------------------    -------------------

                         (clock ClkMandelxCO_clk_mandelbrot rise edge)
                                                      5.556     5.556 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     5.556 r  FpgaUserCDxB.BUFGClkSysToClkMandelxI/O
                         net (fo=1, routed)           1.643     7.199    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.494     3.704 r  FpgaUserCDxB.ClkMandelbrotxI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     5.465    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkMandelxCO_clk_mandelbrot
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     5.556 r  FpgaUserCDxB.ClkMandelbrotxI/inst/clkout1_buf/O
                         net (fo=888, routed)         1.619     7.174    FpgaUserCDxB.mandelBrot_computer_2/ZIm2_plus_ZRe2/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/CLK
    DSP48_X5Y50          DSP48E1                                      r  FpgaUserCDxB.mandelBrot_computer_2/ZIm2_plus_ZRe2/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/CLK
                         clock pessimism              0.080     7.254    
                         clock uncertainty           -0.118     7.137    
    DSP48_X5Y50          DSP48E1 (Setup_dsp48e1_CLK_A[9])
                                                     -3.722     3.415    FpgaUserCDxB.mandelBrot_computer_2/ZIm2_plus_ZRe2/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive
  -------------------------------------------------------------------
                         required time                          3.415    
                         arrival time                          -3.359    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.062ns  (required time - arrival time)
  Source:                 FpgaUserCDxB.mandelBrot_computer_1/ZIm/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ClkMandelxCO_clk_mandelbrot  {rise@0.000ns fall@2.778ns period=5.556ns})
  Destination:            FpgaUserCDxB.mandelBrot_computer_1/ZIm_times_ZIm/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/A[25]
                            (rising edge-triggered cell DSP48E1 clocked by ClkMandelxCO_clk_mandelbrot  {rise@0.000ns fall@2.778ns period=5.556ns})
  Path Group:             ClkMandelxCO_clk_mandelbrot
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.556ns  (ClkMandelxCO_clk_mandelbrot rise@5.556ns - ClkMandelxCO_clk_mandelbrot rise@0.000ns)
  Data Path Delay:        1.605ns  (logic 0.434ns (27.033%)  route 1.171ns (72.967%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.730ns = ( 7.285 - 5.556 ) 
    Source Clock Delay      (SCD):    1.859ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkMandelxCO_clk_mandelbrot rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  FpgaUserCDxB.BUFGClkSysToClkMandelxI/O
                         net (fo=1, routed)           1.761     1.761    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.701    -1.939 r  FpgaUserCDxB.ClkMandelbrotxI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843    -0.096    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkMandelxCO_clk_mandelbrot
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  FpgaUserCDxB.ClkMandelbrotxI/inst/clkout1_buf/O
                         net (fo=888, routed)         1.859     1.859    FpgaUserCDxB.mandelBrot_computer_1/ZIm/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/CLK
    DSP48_X0Y44          DSP48E1                                      r  FpgaUserCDxB.mandelBrot_computer_1/ZIm/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y44          DSP48E1 (Prop_dsp48e1_CLK_P[32])
                                                      0.434     2.293 r  FpgaUserCDxB.mandelBrot_computer_1/ZIm/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/P[32]
                         net (fo=15, routed)          1.171     3.464    FpgaUserCDxB.mandelBrot_computer_1/ZIm_times_ZIm/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/A[17]
    DSP48_X1Y47          DSP48E1                                      r  FpgaUserCDxB.mandelBrot_computer_1/ZIm_times_ZIm/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/A[25]
  -------------------------------------------------------------------    -------------------

                         (clock ClkMandelxCO_clk_mandelbrot rise edge)
                                                      5.556     5.556 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     5.556 r  FpgaUserCDxB.BUFGClkSysToClkMandelxI/O
                         net (fo=1, routed)           1.643     7.199    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.494     3.704 r  FpgaUserCDxB.ClkMandelbrotxI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     5.465    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkMandelxCO_clk_mandelbrot
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     5.556 r  FpgaUserCDxB.ClkMandelbrotxI/inst/clkout1_buf/O
                         net (fo=888, routed)         1.730     7.285    FpgaUserCDxB.mandelBrot_computer_1/ZIm_times_ZIm/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/CLK
    DSP48_X1Y47          DSP48E1                                      r  FpgaUserCDxB.mandelBrot_computer_1/ZIm_times_ZIm/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/CLK
                         clock pessimism              0.080     7.365    
                         clock uncertainty           -0.118     7.248    
    DSP48_X1Y47          DSP48E1 (Setup_dsp48e1_CLK_A[25])
                                                     -3.722     3.526    FpgaUserCDxB.mandelBrot_computer_1/ZIm_times_ZIm/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive
  -------------------------------------------------------------------
                         required time                          3.526    
                         arrival time                          -3.464    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.062ns  (required time - arrival time)
  Source:                 FpgaUserCDxB.mandelBrot_computer_1/ZIm/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ClkMandelxCO_clk_mandelbrot  {rise@0.000ns fall@2.778ns period=5.556ns})
  Destination:            FpgaUserCDxB.mandelBrot_computer_1/ZIm_times_ZIm/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/A[26]
                            (rising edge-triggered cell DSP48E1 clocked by ClkMandelxCO_clk_mandelbrot  {rise@0.000ns fall@2.778ns period=5.556ns})
  Path Group:             ClkMandelxCO_clk_mandelbrot
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.556ns  (ClkMandelxCO_clk_mandelbrot rise@5.556ns - ClkMandelxCO_clk_mandelbrot rise@0.000ns)
  Data Path Delay:        1.605ns  (logic 0.434ns (27.033%)  route 1.171ns (72.967%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.730ns = ( 7.285 - 5.556 ) 
    Source Clock Delay      (SCD):    1.859ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkMandelxCO_clk_mandelbrot rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  FpgaUserCDxB.BUFGClkSysToClkMandelxI/O
                         net (fo=1, routed)           1.761     1.761    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.701    -1.939 r  FpgaUserCDxB.ClkMandelbrotxI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843    -0.096    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkMandelxCO_clk_mandelbrot
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  FpgaUserCDxB.ClkMandelbrotxI/inst/clkout1_buf/O
                         net (fo=888, routed)         1.859     1.859    FpgaUserCDxB.mandelBrot_computer_1/ZIm/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/CLK
    DSP48_X0Y44          DSP48E1                                      r  FpgaUserCDxB.mandelBrot_computer_1/ZIm/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y44          DSP48E1 (Prop_dsp48e1_CLK_P[32])
                                                      0.434     2.293 r  FpgaUserCDxB.mandelBrot_computer_1/ZIm/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/P[32]
                         net (fo=15, routed)          1.171     3.464    FpgaUserCDxB.mandelBrot_computer_1/ZIm_times_ZIm/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/A[17]
    DSP48_X1Y47          DSP48E1                                      r  FpgaUserCDxB.mandelBrot_computer_1/ZIm_times_ZIm/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/A[26]
  -------------------------------------------------------------------    -------------------

                         (clock ClkMandelxCO_clk_mandelbrot rise edge)
                                                      5.556     5.556 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     5.556 r  FpgaUserCDxB.BUFGClkSysToClkMandelxI/O
                         net (fo=1, routed)           1.643     7.199    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.494     3.704 r  FpgaUserCDxB.ClkMandelbrotxI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     5.465    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkMandelxCO_clk_mandelbrot
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     5.556 r  FpgaUserCDxB.ClkMandelbrotxI/inst/clkout1_buf/O
                         net (fo=888, routed)         1.730     7.285    FpgaUserCDxB.mandelBrot_computer_1/ZIm_times_ZIm/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/CLK
    DSP48_X1Y47          DSP48E1                                      r  FpgaUserCDxB.mandelBrot_computer_1/ZIm_times_ZIm/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/CLK
                         clock pessimism              0.080     7.365    
                         clock uncertainty           -0.118     7.248    
    DSP48_X1Y47          DSP48E1 (Setup_dsp48e1_CLK_A[26])
                                                     -3.722     3.526    FpgaUserCDxB.mandelBrot_computer_1/ZIm_times_ZIm/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive
  -------------------------------------------------------------------
                         required time                          3.526    
                         arrival time                          -3.464    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.062ns  (required time - arrival time)
  Source:                 FpgaUserCDxB.mandelBrot_computer_1/ZIm/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ClkMandelxCO_clk_mandelbrot  {rise@0.000ns fall@2.778ns period=5.556ns})
  Destination:            FpgaUserCDxB.mandelBrot_computer_1/ZIm_times_ZIm/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/A[27]
                            (rising edge-triggered cell DSP48E1 clocked by ClkMandelxCO_clk_mandelbrot  {rise@0.000ns fall@2.778ns period=5.556ns})
  Path Group:             ClkMandelxCO_clk_mandelbrot
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.556ns  (ClkMandelxCO_clk_mandelbrot rise@5.556ns - ClkMandelxCO_clk_mandelbrot rise@0.000ns)
  Data Path Delay:        1.605ns  (logic 0.434ns (27.033%)  route 1.171ns (72.967%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.730ns = ( 7.285 - 5.556 ) 
    Source Clock Delay      (SCD):    1.859ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkMandelxCO_clk_mandelbrot rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  FpgaUserCDxB.BUFGClkSysToClkMandelxI/O
                         net (fo=1, routed)           1.761     1.761    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.701    -1.939 r  FpgaUserCDxB.ClkMandelbrotxI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843    -0.096    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkMandelxCO_clk_mandelbrot
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  FpgaUserCDxB.ClkMandelbrotxI/inst/clkout1_buf/O
                         net (fo=888, routed)         1.859     1.859    FpgaUserCDxB.mandelBrot_computer_1/ZIm/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/CLK
    DSP48_X0Y44          DSP48E1                                      r  FpgaUserCDxB.mandelBrot_computer_1/ZIm/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y44          DSP48E1 (Prop_dsp48e1_CLK_P[32])
                                                      0.434     2.293 r  FpgaUserCDxB.mandelBrot_computer_1/ZIm/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/P[32]
                         net (fo=15, routed)          1.171     3.464    FpgaUserCDxB.mandelBrot_computer_1/ZIm_times_ZIm/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/A[17]
    DSP48_X1Y47          DSP48E1                                      r  FpgaUserCDxB.mandelBrot_computer_1/ZIm_times_ZIm/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/A[27]
  -------------------------------------------------------------------    -------------------

                         (clock ClkMandelxCO_clk_mandelbrot rise edge)
                                                      5.556     5.556 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     5.556 r  FpgaUserCDxB.BUFGClkSysToClkMandelxI/O
                         net (fo=1, routed)           1.643     7.199    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.494     3.704 r  FpgaUserCDxB.ClkMandelbrotxI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     5.465    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkMandelxCO_clk_mandelbrot
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     5.556 r  FpgaUserCDxB.ClkMandelbrotxI/inst/clkout1_buf/O
                         net (fo=888, routed)         1.730     7.285    FpgaUserCDxB.mandelBrot_computer_1/ZIm_times_ZIm/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/CLK
    DSP48_X1Y47          DSP48E1                                      r  FpgaUserCDxB.mandelBrot_computer_1/ZIm_times_ZIm/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/CLK
                         clock pessimism              0.080     7.365    
                         clock uncertainty           -0.118     7.248    
    DSP48_X1Y47          DSP48E1 (Setup_dsp48e1_CLK_A[27])
                                                     -3.722     3.526    FpgaUserCDxB.mandelBrot_computer_1/ZIm_times_ZIm/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive
  -------------------------------------------------------------------
                         required time                          3.526    
                         arrival time                          -3.464    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.066ns  (required time - arrival time)
  Source:                 FpgaUserCDxB.mandelBrot_computer_3/ZRe_step2/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ClkMandelxCO_clk_mandelbrot  {rise@0.000ns fall@2.778ns period=5.556ns})
  Destination:            FpgaUserCDxB.mandelBrot_computer_3/ZIm2_plus_ZRe2/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/A[14]
                            (rising edge-triggered cell DSP48E1 clocked by ClkMandelxCO_clk_mandelbrot  {rise@0.000ns fall@2.778ns period=5.556ns})
  Path Group:             ClkMandelxCO_clk_mandelbrot
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.556ns  (ClkMandelxCO_clk_mandelbrot rise@5.556ns - ClkMandelxCO_clk_mandelbrot rise@0.000ns)
  Data Path Delay:        1.622ns  (logic 0.434ns (26.765%)  route 1.188ns (73.235%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.729ns = ( 7.285 - 5.556 ) 
    Source Clock Delay      (SCD):    1.850ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkMandelxCO_clk_mandelbrot rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  FpgaUserCDxB.BUFGClkSysToClkMandelxI/O
                         net (fo=1, routed)           1.761     1.761    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.701    -1.939 r  FpgaUserCDxB.ClkMandelbrotxI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843    -0.096    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkMandelxCO_clk_mandelbrot
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  FpgaUserCDxB.ClkMandelbrotxI/inst/clkout1_buf/O
                         net (fo=888, routed)         1.850     1.850    FpgaUserCDxB.mandelBrot_computer_3/ZRe_step2/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/CLK
    DSP48_X0Y61          DSP48E1                                      r  FpgaUserCDxB.mandelBrot_computer_3/ZRe_step2/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y61          DSP48E1 (Prop_dsp48e1_CLK_P[29])
                                                      0.434     2.284 r  FpgaUserCDxB.mandelBrot_computer_3/ZRe_step2/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/P[29]
                         net (fo=3, routed)           1.188     3.471    FpgaUserCDxB.mandelBrot_computer_3/ZIm2_plus_ZRe2/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/A[14]
    DSP48_X0Y64          DSP48E1                                      r  FpgaUserCDxB.mandelBrot_computer_3/ZIm2_plus_ZRe2/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/A[14]
  -------------------------------------------------------------------    -------------------

                         (clock ClkMandelxCO_clk_mandelbrot rise edge)
                                                      5.556     5.556 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     5.556 r  FpgaUserCDxB.BUFGClkSysToClkMandelxI/O
                         net (fo=1, routed)           1.643     7.199    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.494     3.704 r  FpgaUserCDxB.ClkMandelbrotxI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     5.465    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkMandelxCO_clk_mandelbrot
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     5.556 r  FpgaUserCDxB.ClkMandelbrotxI/inst/clkout1_buf/O
                         net (fo=888, routed)         1.729     7.285    FpgaUserCDxB.mandelBrot_computer_3/ZIm2_plus_ZRe2/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/CLK
    DSP48_X0Y64          DSP48E1                                      r  FpgaUserCDxB.mandelBrot_computer_3/ZIm2_plus_ZRe2/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/CLK
                         clock pessimism              0.092     7.377    
                         clock uncertainty           -0.118     7.259    
    DSP48_X0Y64          DSP48E1 (Setup_dsp48e1_CLK_A[14])
                                                     -3.722     3.537    FpgaUserCDxB.mandelBrot_computer_3/ZIm2_plus_ZRe2/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive
  -------------------------------------------------------------------
                         required time                          3.537    
                         arrival time                          -3.471    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.071ns  (required time - arrival time)
  Source:                 FpgaUserCDxB.mandelBrot_computer_2/ZRe_step2/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ClkMandelxCO_clk_mandelbrot  {rise@0.000ns fall@2.778ns period=5.556ns})
  Destination:            FpgaUserCDxB.mandelBrot_computer_2/ZIm2_plus_ZRe2/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/A[10]
                            (rising edge-triggered cell DSP48E1 clocked by ClkMandelxCO_clk_mandelbrot  {rise@0.000ns fall@2.778ns period=5.556ns})
  Path Group:             ClkMandelxCO_clk_mandelbrot
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.556ns  (ClkMandelxCO_clk_mandelbrot rise@5.556ns - ClkMandelxCO_clk_mandelbrot rise@0.000ns)
  Data Path Delay:        1.601ns  (logic 0.434ns (27.104%)  route 1.167ns (72.896%))
  Logic Levels:           0  
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.619ns = ( 7.174 - 5.556 ) 
    Source Clock Delay      (SCD):    1.743ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkMandelxCO_clk_mandelbrot rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  FpgaUserCDxB.BUFGClkSysToClkMandelxI/O
                         net (fo=1, routed)           1.761     1.761    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.701    -1.939 r  FpgaUserCDxB.ClkMandelbrotxI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843    -0.096    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkMandelxCO_clk_mandelbrot
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  FpgaUserCDxB.ClkMandelbrotxI/inst/clkout1_buf/O
                         net (fo=888, routed)         1.743     1.743    FpgaUserCDxB.mandelBrot_computer_2/ZRe_step2/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/CLK
    DSP48_X5Y47          DSP48E1                                      r  FpgaUserCDxB.mandelBrot_computer_2/ZRe_step2/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X5Y47          DSP48E1 (Prop_dsp48e1_CLK_P[25])
                                                      0.434     2.177 r  FpgaUserCDxB.mandelBrot_computer_2/ZRe_step2/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/P[25]
                         net (fo=3, routed)           1.167     3.344    FpgaUserCDxB.mandelBrot_computer_2/ZIm2_plus_ZRe2/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/A[10]
    DSP48_X5Y50          DSP48E1                                      r  FpgaUserCDxB.mandelBrot_computer_2/ZIm2_plus_ZRe2/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/A[10]
  -------------------------------------------------------------------    -------------------

                         (clock ClkMandelxCO_clk_mandelbrot rise edge)
                                                      5.556     5.556 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     5.556 r  FpgaUserCDxB.BUFGClkSysToClkMandelxI/O
                         net (fo=1, routed)           1.643     7.199    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.494     3.704 r  FpgaUserCDxB.ClkMandelbrotxI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     5.465    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkMandelxCO_clk_mandelbrot
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     5.556 r  FpgaUserCDxB.ClkMandelbrotxI/inst/clkout1_buf/O
                         net (fo=888, routed)         1.619     7.174    FpgaUserCDxB.mandelBrot_computer_2/ZIm2_plus_ZRe2/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/CLK
    DSP48_X5Y50          DSP48E1                                      r  FpgaUserCDxB.mandelBrot_computer_2/ZIm2_plus_ZRe2/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/CLK
                         clock pessimism              0.080     7.254    
                         clock uncertainty           -0.118     7.137    
    DSP48_X5Y50          DSP48E1 (Setup_dsp48e1_CLK_A[10])
                                                     -3.722     3.415    FpgaUserCDxB.mandelBrot_computer_2/ZIm2_plus_ZRe2/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive
  -------------------------------------------------------------------
                         required time                          3.415    
                         arrival time                          -3.344    
  -------------------------------------------------------------------
                         slack                                  0.071    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 FpgaUserCDxB.ComplexValueGeneratorxI_3/posy_i_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by ClkMandelxCO_clk_mandelbrot  {rise@0.000ns fall@2.778ns period=5.556ns})
  Destination:            VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI_3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by ClkMandelxCO_clk_mandelbrot  {rise@0.000ns fall@2.778ns period=5.556ns})
  Path Group:             ClkMandelxCO_clk_mandelbrot
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkMandelxCO_clk_mandelbrot rise@0.000ns - ClkMandelxCO_clk_mandelbrot rise@0.000ns)
  Data Path Delay:        0.528ns  (logic 0.141ns (26.721%)  route 0.387ns (73.279%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.939ns
    Source Clock Delay      (SCD):    0.621ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkMandelxCO_clk_mandelbrot rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  FpgaUserCDxB.BUFGClkSysToClkMandelxI/O
                         net (fo=1, routed)           0.610     0.610    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180    -0.571 r  FpgaUserCDxB.ClkMandelbrotxI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -0.026    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkMandelxCO_clk_mandelbrot
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  FpgaUserCDxB.ClkMandelbrotxI/inst/clkout1_buf/O
                         net (fo=888, routed)         0.621     0.621    FpgaUserCDxB.ComplexValueGeneratorxI_3/ClkMandelxCO
    SLICE_X23Y158        FDCE                                         r  FpgaUserCDxB.ComplexValueGeneratorxI_3/posy_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y158        FDCE (Prop_fdce_C_Q)         0.141     0.762 r  FpgaUserCDxB.ComplexValueGeneratorxI_3/posy_i_reg[0]/Q
                         net (fo=45, routed)          0.387     1.148    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI_3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/addra[8]
    RAMB36_X1Y29         RAMB36E1                                     r  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI_3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock ClkMandelxCO_clk_mandelbrot rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  FpgaUserCDxB.BUFGClkSysToClkMandelxI/O
                         net (fo=1, routed)           0.879     0.879    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502    -0.624 r  FpgaUserCDxB.ClkMandelbrotxI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -0.029    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkMandelxCO_clk_mandelbrot
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  FpgaUserCDxB.ClkMandelbrotxI/inst/clkout1_buf/O
                         net (fo=888, routed)         0.939     0.939    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI_3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y29         RAMB36E1                                     r  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI_3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.000     0.939    
    RAMB36_X1Y29         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     1.122    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI_3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         -1.122    
                         arrival time                           1.148    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 FpgaUserCDxB.mandelBrot_computer_3/iterations_o_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by ClkMandelxCO_clk_mandelbrot  {rise@0.000ns fall@2.778ns period=5.556ns})
  Destination:            VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI_3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by ClkMandelxCO_clk_mandelbrot  {rise@0.000ns fall@2.778ns period=5.556ns})
  Path Group:             ClkMandelxCO_clk_mandelbrot
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkMandelxCO_clk_mandelbrot rise@0.000ns - ClkMandelxCO_clk_mandelbrot rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.128ns (34.034%)  route 0.248ns (65.966%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.939ns
    Source Clock Delay      (SCD):    0.624ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkMandelxCO_clk_mandelbrot rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  FpgaUserCDxB.BUFGClkSysToClkMandelxI/O
                         net (fo=1, routed)           0.610     0.610    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180    -0.571 r  FpgaUserCDxB.ClkMandelbrotxI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -0.026    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkMandelxCO_clk_mandelbrot
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  FpgaUserCDxB.ClkMandelbrotxI/inst/clkout1_buf/O
                         net (fo=888, routed)         0.624     0.624    FpgaUserCDxB.mandelBrot_computer_3/ClkMandelxCO
    SLICE_X23Y145        FDCE                                         r  FpgaUserCDxB.mandelBrot_computer_3/iterations_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y145        FDCE (Prop_fdce_C_Q)         0.128     0.752 r  FpgaUserCDxB.mandelBrot_computer_3/iterations_o_reg[3]/Q
                         net (fo=6, routed)           0.248     1.000    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI_3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/dina[0]
    RAMB36_X1Y29         RAMB36E1                                     r  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI_3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock ClkMandelxCO_clk_mandelbrot rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  FpgaUserCDxB.BUFGClkSysToClkMandelxI/O
                         net (fo=1, routed)           0.879     0.879    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502    -0.624 r  FpgaUserCDxB.ClkMandelbrotxI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -0.029    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkMandelxCO_clk_mandelbrot
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  FpgaUserCDxB.ClkMandelbrotxI/inst/clkout1_buf/O
                         net (fo=888, routed)         0.939     0.939    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI_3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y29         RAMB36E1                                     r  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI_3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism             -0.256     0.683    
    RAMB36_X1Y29         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.243     0.926    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI_3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         -0.926    
                         arrival time                           1.000    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 FpgaUserCDxB.mandelBrot_computer_3/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by ClkMandelxCO_clk_mandelbrot  {rise@0.000ns fall@2.778ns period=5.556ns})
  Destination:            FpgaUserCDxB.mandelBrot_computer_3/cnt_iter_s_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by ClkMandelxCO_clk_mandelbrot  {rise@0.000ns fall@2.778ns period=5.556ns})
  Path Group:             ClkMandelxCO_clk_mandelbrot
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkMandelxCO_clk_mandelbrot rise@0.000ns - ClkMandelxCO_clk_mandelbrot rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.190ns (41.121%)  route 0.272ns (58.879%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.897ns
    Source Clock Delay      (SCD):    0.624ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkMandelxCO_clk_mandelbrot rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  FpgaUserCDxB.BUFGClkSysToClkMandelxI/O
                         net (fo=1, routed)           0.610     0.610    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180    -0.571 r  FpgaUserCDxB.ClkMandelbrotxI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -0.026    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkMandelxCO_clk_mandelbrot
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  FpgaUserCDxB.ClkMandelbrotxI/inst/clkout1_buf/O
                         net (fo=888, routed)         0.624     0.624    FpgaUserCDxB.mandelBrot_computer_3/ClkMandelxCO
    SLICE_X17Y151        FDCE                                         r  FpgaUserCDxB.mandelBrot_computer_3/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y151        FDCE (Prop_fdce_C_Q)         0.141     0.765 r  FpgaUserCDxB.mandelBrot_computer_3/FSM_onehot_state_reg[1]/Q
                         net (fo=38, routed)          0.272     1.037    FpgaUserCDxB.mandelBrot_computer_3/FSM_onehot_state_reg_n_0_[1]
    SLICE_X21Y148        LUT2 (Prop_lut2_I0_O)        0.049     1.086 r  FpgaUserCDxB.mandelBrot_computer_3/cnt_iter_s[17]_i_2__1/O
                         net (fo=1, routed)           0.000     1.086    FpgaUserCDxB.mandelBrot_computer_3/cnt_iter_s[17]_i_2__1_n_0
    SLICE_X21Y148        FDCE                                         r  FpgaUserCDxB.mandelBrot_computer_3/cnt_iter_s_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkMandelxCO_clk_mandelbrot rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  FpgaUserCDxB.BUFGClkSysToClkMandelxI/O
                         net (fo=1, routed)           0.879     0.879    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502    -0.624 r  FpgaUserCDxB.ClkMandelbrotxI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -0.029    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkMandelxCO_clk_mandelbrot
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  FpgaUserCDxB.ClkMandelbrotxI/inst/clkout1_buf/O
                         net (fo=888, routed)         0.897     0.897    FpgaUserCDxB.mandelBrot_computer_3/ClkMandelxCO
    SLICE_X21Y148        FDCE                                         r  FpgaUserCDxB.mandelBrot_computer_3/cnt_iter_s_reg[17]/C
                         clock pessimism              0.000     0.897    
    SLICE_X21Y148        FDCE (Hold_fdce_C_D)         0.107     1.004    FpgaUserCDxB.mandelBrot_computer_3/cnt_iter_s_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.004    
                         arrival time                           1.086    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 FpgaUserCDxB.mandelBrot_computer_3/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by ClkMandelxCO_clk_mandelbrot  {rise@0.000ns fall@2.778ns period=5.556ns})
  Destination:            FpgaUserCDxB.mandelBrot_computer_3/cnt_iter_s_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by ClkMandelxCO_clk_mandelbrot  {rise@0.000ns fall@2.778ns period=5.556ns})
  Path Group:             ClkMandelxCO_clk_mandelbrot
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkMandelxCO_clk_mandelbrot rise@0.000ns - ClkMandelxCO_clk_mandelbrot rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.186ns (40.606%)  route 0.272ns (59.394%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.897ns
    Source Clock Delay      (SCD):    0.624ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkMandelxCO_clk_mandelbrot rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  FpgaUserCDxB.BUFGClkSysToClkMandelxI/O
                         net (fo=1, routed)           0.610     0.610    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180    -0.571 r  FpgaUserCDxB.ClkMandelbrotxI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -0.026    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkMandelxCO_clk_mandelbrot
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  FpgaUserCDxB.ClkMandelbrotxI/inst/clkout1_buf/O
                         net (fo=888, routed)         0.624     0.624    FpgaUserCDxB.mandelBrot_computer_3/ClkMandelxCO
    SLICE_X17Y151        FDCE                                         r  FpgaUserCDxB.mandelBrot_computer_3/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y151        FDCE (Prop_fdce_C_Q)         0.141     0.765 r  FpgaUserCDxB.mandelBrot_computer_3/FSM_onehot_state_reg[1]/Q
                         net (fo=38, routed)          0.272     1.037    FpgaUserCDxB.mandelBrot_computer_3/FSM_onehot_state_reg_n_0_[1]
    SLICE_X21Y148        LUT2 (Prop_lut2_I0_O)        0.045     1.082 r  FpgaUserCDxB.mandelBrot_computer_3/cnt_iter_s[14]_i_1__1/O
                         net (fo=1, routed)           0.000     1.082    FpgaUserCDxB.mandelBrot_computer_3/cnt_iter_s[14]_i_1__1_n_0
    SLICE_X21Y148        FDCE                                         r  FpgaUserCDxB.mandelBrot_computer_3/cnt_iter_s_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkMandelxCO_clk_mandelbrot rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  FpgaUserCDxB.BUFGClkSysToClkMandelxI/O
                         net (fo=1, routed)           0.879     0.879    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502    -0.624 r  FpgaUserCDxB.ClkMandelbrotxI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -0.029    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkMandelxCO_clk_mandelbrot
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  FpgaUserCDxB.ClkMandelbrotxI/inst/clkout1_buf/O
                         net (fo=888, routed)         0.897     0.897    FpgaUserCDxB.mandelBrot_computer_3/ClkMandelxCO
    SLICE_X21Y148        FDCE                                         r  FpgaUserCDxB.mandelBrot_computer_3/cnt_iter_s_reg[14]/C
                         clock pessimism              0.000     0.897    
    SLICE_X21Y148        FDCE (Hold_fdce_C_D)         0.092     0.989    FpgaUserCDxB.mandelBrot_computer_3/cnt_iter_s_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.989    
                         arrival time                           1.082    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 FpgaUserCDxB.ComplexValueGeneratorxI_1/posy_i_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by ClkMandelxCO_clk_mandelbrot  {rise@0.000ns fall@2.778ns period=5.556ns})
  Destination:            VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by ClkMandelxCO_clk_mandelbrot  {rise@0.000ns fall@2.778ns period=5.556ns})
  Path Group:             ClkMandelxCO_clk_mandelbrot
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkMandelxCO_clk_mandelbrot rise@0.000ns - ClkMandelxCO_clk_mandelbrot rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.141ns (41.767%)  route 0.197ns (58.233%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.937ns
    Source Clock Delay      (SCD):    0.623ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkMandelxCO_clk_mandelbrot rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  FpgaUserCDxB.BUFGClkSysToClkMandelxI/O
                         net (fo=1, routed)           0.610     0.610    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180    -0.571 r  FpgaUserCDxB.ClkMandelbrotxI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -0.026    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkMandelxCO_clk_mandelbrot
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  FpgaUserCDxB.ClkMandelbrotxI/inst/clkout1_buf/O
                         net (fo=888, routed)         0.623     0.623    FpgaUserCDxB.ComplexValueGeneratorxI_1/ClkMandelxCO
    SLICE_X23Y107        FDCE                                         r  FpgaUserCDxB.ComplexValueGeneratorxI_1/posy_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y107        FDCE (Prop_fdce_C_Q)         0.141     0.764 r  FpgaUserCDxB.ComplexValueGeneratorxI_1/posy_i_reg[2]/Q
                         net (fo=44, routed)          0.197     0.960    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/addra[10]
    RAMB36_X1Y21         RAMB36E1                                     r  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock ClkMandelxCO_clk_mandelbrot rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  FpgaUserCDxB.BUFGClkSysToClkMandelxI/O
                         net (fo=1, routed)           0.879     0.879    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502    -0.624 r  FpgaUserCDxB.ClkMandelbrotxI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -0.029    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkMandelxCO_clk_mandelbrot
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  FpgaUserCDxB.ClkMandelbrotxI/inst/clkout1_buf/O
                         net (fo=888, routed)         0.937     0.937    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y21         RAMB36E1                                     r  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism             -0.256     0.681    
    RAMB36_X1Y21         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     0.864    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         -0.864    
                         arrival time                           0.960    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 FpgaUserCDxB.ComplexValueGeneratorxI_1/posy_i_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by ClkMandelxCO_clk_mandelbrot  {rise@0.000ns fall@2.778ns period=5.556ns})
  Destination:            VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by ClkMandelxCO_clk_mandelbrot  {rise@0.000ns fall@2.778ns period=5.556ns})
  Path Group:             ClkMandelxCO_clk_mandelbrot
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkMandelxCO_clk_mandelbrot rise@0.000ns - ClkMandelxCO_clk_mandelbrot rise@0.000ns)
  Data Path Delay:        0.677ns  (logic 0.141ns (20.822%)  route 0.536ns (79.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.381ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.009ns
    Source Clock Delay      (SCD):    0.623ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkMandelxCO_clk_mandelbrot rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  FpgaUserCDxB.BUFGClkSysToClkMandelxI/O
                         net (fo=1, routed)           0.610     0.610    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180    -0.571 r  FpgaUserCDxB.ClkMandelbrotxI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -0.026    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkMandelxCO_clk_mandelbrot
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  FpgaUserCDxB.ClkMandelbrotxI/inst/clkout1_buf/O
                         net (fo=888, routed)         0.623     0.623    FpgaUserCDxB.ComplexValueGeneratorxI_1/ClkMandelxCO
    SLICE_X23Y107        FDCE                                         r  FpgaUserCDxB.ComplexValueGeneratorxI_1/posy_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y107        FDCE (Prop_fdce_C_Q)         0.141     0.764 r  FpgaUserCDxB.ComplexValueGeneratorxI_1/posy_i_reg[5]/Q
                         net (fo=44, routed)          0.536     1.300    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/addra[13]
    RAMB36_X1Y19         RAMB36E1                                     r  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock ClkMandelxCO_clk_mandelbrot rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  FpgaUserCDxB.BUFGClkSysToClkMandelxI/O
                         net (fo=1, routed)           0.879     0.879    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502    -0.624 r  FpgaUserCDxB.ClkMandelbrotxI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -0.029    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkMandelxCO_clk_mandelbrot
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  FpgaUserCDxB.ClkMandelbrotxI/inst/clkout1_buf/O
                         net (fo=888, routed)         1.009     1.009    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y19         RAMB36E1                                     r  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism             -0.005     1.004    
    RAMB36_X1Y19         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183     1.187    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         -1.187    
                         arrival time                           1.300    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 FpgaUserCDxB.mandelBrot_computer_4/cnt_iter_s_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by ClkMandelxCO_clk_mandelbrot  {rise@0.000ns fall@2.778ns period=5.556ns})
  Destination:            FpgaUserCDxB.mandelBrot_computer_4/iterations_o_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by ClkMandelxCO_clk_mandelbrot  {rise@0.000ns fall@2.778ns period=5.556ns})
  Path Group:             ClkMandelxCO_clk_mandelbrot
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkMandelxCO_clk_mandelbrot rise@0.000ns - ClkMandelxCO_clk_mandelbrot rise@0.000ns)
  Data Path Delay:        0.502ns  (logic 0.186ns (37.058%)  route 0.316ns (62.942%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkMandelxCO_clk_mandelbrot rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  FpgaUserCDxB.BUFGClkSysToClkMandelxI/O
                         net (fo=1, routed)           0.610     0.610    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180    -0.571 r  FpgaUserCDxB.ClkMandelbrotxI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -0.026    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkMandelxCO_clk_mandelbrot
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  FpgaUserCDxB.ClkMandelbrotxI/inst/clkout1_buf/O
                         net (fo=888, routed)         0.562     0.562    FpgaUserCDxB.mandelBrot_computer_4/ClkMandelxCO
    SLICE_X82Y157        FDCE                                         r  FpgaUserCDxB.mandelBrot_computer_4/cnt_iter_s_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y157        FDCE (Prop_fdce_C_Q)         0.141     0.703 r  FpgaUserCDxB.mandelBrot_computer_4/cnt_iter_s_reg[4]/Q
                         net (fo=4, routed)           0.316     1.019    FpgaUserCDxB.mandelBrot_computer_4/cnt_iter_s[4]
    SLICE_X84Y158        LUT2 (Prop_lut2_I0_O)        0.045     1.064 r  FpgaUserCDxB.mandelBrot_computer_4/iterations_o[4]_i_1__2/O
                         net (fo=1, routed)           0.000     1.064    FpgaUserCDxB.mandelBrot_computer_4/p_0_in[4]
    SLICE_X84Y158        FDCE                                         r  FpgaUserCDxB.mandelBrot_computer_4/iterations_o_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkMandelxCO_clk_mandelbrot rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  FpgaUserCDxB.BUFGClkSysToClkMandelxI/O
                         net (fo=1, routed)           0.879     0.879    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502    -0.624 r  FpgaUserCDxB.ClkMandelbrotxI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -0.029    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkMandelxCO_clk_mandelbrot
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  FpgaUserCDxB.ClkMandelbrotxI/inst/clkout1_buf/O
                         net (fo=888, routed)         0.832     0.832    FpgaUserCDxB.mandelBrot_computer_4/ClkMandelxCO
    SLICE_X84Y158        FDCE                                         r  FpgaUserCDxB.mandelBrot_computer_4/iterations_o_reg[4]/C
                         clock pessimism             -0.005     0.828    
    SLICE_X84Y158        FDCE (Hold_fdce_C_D)         0.121     0.949    FpgaUserCDxB.mandelBrot_computer_4/iterations_o_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.949    
                         arrival time                           1.064    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 FpgaUserCDxB.mandelBrot_computer_2/iterations_o_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by ClkMandelxCO_clk_mandelbrot  {rise@0.000ns fall@2.778ns period=5.556ns})
  Destination:            VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by ClkMandelxCO_clk_mandelbrot  {rise@0.000ns fall@2.778ns period=5.556ns})
  Path Group:             ClkMandelxCO_clk_mandelbrot
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkMandelxCO_clk_mandelbrot rise@0.000ns - ClkMandelxCO_clk_mandelbrot rise@0.000ns)
  Data Path Delay:        0.495ns  (logic 0.164ns (33.122%)  route 0.331ns (66.878%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.889ns
    Source Clock Delay      (SCD):    0.576ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkMandelxCO_clk_mandelbrot rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  FpgaUserCDxB.BUFGClkSysToClkMandelxI/O
                         net (fo=1, routed)           0.610     0.610    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180    -0.571 r  FpgaUserCDxB.ClkMandelbrotxI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -0.026    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkMandelxCO_clk_mandelbrot
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  FpgaUserCDxB.ClkMandelbrotxI/inst/clkout1_buf/O
                         net (fo=888, routed)         0.576     0.576    FpgaUserCDxB.mandelBrot_computer_2/ClkMandelxCO
    SLICE_X96Y116        FDCE                                         r  FpgaUserCDxB.mandelBrot_computer_2/iterations_o_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y116        FDCE (Prop_fdce_C_Q)         0.164     0.740 r  FpgaUserCDxB.mandelBrot_computer_2/iterations_o_reg[2]/Q
                         net (fo=6, routed)           0.331     1.071    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/dina[0]
    RAMB36_X6Y23         RAMB36E1                                     r  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock ClkMandelxCO_clk_mandelbrot rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  FpgaUserCDxB.BUFGClkSysToClkMandelxI/O
                         net (fo=1, routed)           0.879     0.879    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502    -0.624 r  FpgaUserCDxB.ClkMandelbrotxI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -0.029    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkMandelxCO_clk_mandelbrot
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  FpgaUserCDxB.ClkMandelbrotxI/inst/clkout1_buf/O
                         net (fo=888, routed)         0.889     0.889    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clka
    RAMB36_X6Y23         RAMB36E1                                     r  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism             -0.234     0.655    
    RAMB36_X6Y23         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.296     0.951    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         -0.951    
                         arrival time                           1.071    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 FpgaUserCDxB.ComplexValueGeneratorxI_3/posy_i_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by ClkMandelxCO_clk_mandelbrot  {rise@0.000ns fall@2.778ns period=5.556ns})
  Destination:            VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI_3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by ClkMandelxCO_clk_mandelbrot  {rise@0.000ns fall@2.778ns period=5.556ns})
  Path Group:             ClkMandelxCO_clk_mandelbrot
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkMandelxCO_clk_mandelbrot rise@0.000ns - ClkMandelxCO_clk_mandelbrot rise@0.000ns)
  Data Path Delay:        0.634ns  (logic 0.141ns (22.251%)  route 0.493ns (77.749%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.938ns
    Source Clock Delay      (SCD):    0.621ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkMandelxCO_clk_mandelbrot rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  FpgaUserCDxB.BUFGClkSysToClkMandelxI/O
                         net (fo=1, routed)           0.610     0.610    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180    -0.571 r  FpgaUserCDxB.ClkMandelbrotxI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -0.026    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkMandelxCO_clk_mandelbrot
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  FpgaUserCDxB.ClkMandelbrotxI/inst/clkout1_buf/O
                         net (fo=888, routed)         0.621     0.621    FpgaUserCDxB.ComplexValueGeneratorxI_3/ClkMandelxCO
    SLICE_X23Y158        FDCE                                         r  FpgaUserCDxB.ComplexValueGeneratorxI_3/posy_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y158        FDCE (Prop_fdce_C_Q)         0.141     0.762 r  FpgaUserCDxB.ComplexValueGeneratorxI_3/posy_i_reg[0]/Q
                         net (fo=45, routed)          0.493     1.254    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI_3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/addra[8]
    RAMB36_X1Y28         RAMB36E1                                     r  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI_3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock ClkMandelxCO_clk_mandelbrot rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  FpgaUserCDxB.BUFGClkSysToClkMandelxI/O
                         net (fo=1, routed)           0.879     0.879    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502    -0.624 r  FpgaUserCDxB.ClkMandelbrotxI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -0.029    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkMandelxCO_clk_mandelbrot
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  FpgaUserCDxB.ClkMandelbrotxI/inst/clkout1_buf/O
                         net (fo=888, routed)         0.938     0.938    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI_3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y28         RAMB36E1                                     r  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI_3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.000     0.938    
    RAMB36_X1Y28         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     1.121    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI_3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         -1.121    
                         arrival time                           1.254    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 FpgaUserCDxB.mandelBrot_computer_2/iterations_o_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by ClkMandelxCO_clk_mandelbrot  {rise@0.000ns fall@2.778ns period=5.556ns})
  Destination:            VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by ClkMandelxCO_clk_mandelbrot  {rise@0.000ns fall@2.778ns period=5.556ns})
  Path Group:             ClkMandelxCO_clk_mandelbrot
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkMandelxCO_clk_mandelbrot rise@0.000ns - ClkMandelxCO_clk_mandelbrot rise@0.000ns)
  Data Path Delay:        0.459ns  (logic 0.128ns (27.898%)  route 0.331ns (72.102%))
  Logic Levels:           0  
  Clock Path Skew:        0.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.893ns
    Source Clock Delay      (SCD):    0.577ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkMandelxCO_clk_mandelbrot rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  FpgaUserCDxB.BUFGClkSysToClkMandelxI/O
                         net (fo=1, routed)           0.610     0.610    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180    -0.571 r  FpgaUserCDxB.ClkMandelbrotxI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -0.026    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkMandelxCO_clk_mandelbrot
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  FpgaUserCDxB.ClkMandelbrotxI/inst/clkout1_buf/O
                         net (fo=888, routed)         0.577     0.577    FpgaUserCDxB.mandelBrot_computer_2/ClkMandelxCO
    SLICE_X99Y115        FDCE                                         r  FpgaUserCDxB.mandelBrot_computer_2/iterations_o_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y115        FDCE (Prop_fdce_C_Q)         0.128     0.705 r  FpgaUserCDxB.mandelBrot_computer_2/iterations_o_reg[5]/Q
                         net (fo=6, routed)           0.331     1.035    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/dina[0]
    RAMB36_X6Y22         RAMB36E1                                     r  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock ClkMandelxCO_clk_mandelbrot rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  FpgaUserCDxB.BUFGClkSysToClkMandelxI/O
                         net (fo=1, routed)           0.879     0.879    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502    -0.624 r  FpgaUserCDxB.ClkMandelbrotxI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -0.029    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkMandelxCO_clk_mandelbrot
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  FpgaUserCDxB.ClkMandelbrotxI/inst/clkout1_buf/O
                         net (fo=888, routed)         0.893     0.893    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/clka
    RAMB36_X6Y22         RAMB36E1                                     r  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism             -0.234     0.659    
    RAMB36_X6Y22         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.243     0.902    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         -0.902    
                         arrival time                           1.035    
  -------------------------------------------------------------------
                         slack                                  0.133    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ClkMandelxCO_clk_mandelbrot
Waveform(ns):       { 0.000 2.778 }
Period(ns):         5.556
Sources:            { FpgaUserCDxB.ClkMandelbrotxI/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         5.556       2.664      RAMB36_X5Y19     VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         5.556       2.664      RAMB36_X2Y27     VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI_3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         5.556       2.664      RAMB36_X8Y29     VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI_4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         5.556       2.664      RAMB36_X5Y16     VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         5.556       2.664      RAMB36_X3Y26     VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI_3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         5.556       2.664      RAMB36_X8Y32     VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI_4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         5.556       2.664      RAMB36_X5Y17     VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         5.556       2.664      RAMB36_X3Y27     VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI_3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         5.556       2.664      RAMB36_X8Y33     VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI_4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         5.556       2.664      RAMB36_X6Y17     VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       5.556       207.804    MMCME2_ADV_X0Y2  FpgaUserCDxB.ClkMandelbrotxI/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         2.778       2.278      SLICE_X78Y169    FpgaUserCDxB.mandelBrot_computer_4/cReal_s_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         2.778       2.278      SLICE_X81Y159    FpgaUserCDxB.mandelBrot_computer_4/cnt_iter_s_reg[6]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         2.778       2.278      SLICE_X81Y159    FpgaUserCDxB.mandelBrot_computer_4/cnt_iter_s_reg[7]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         2.778       2.278      SLICE_X81Y159    FpgaUserCDxB.mandelBrot_computer_4/cnt_iter_s_reg[8]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         2.778       2.278      SLICE_X17Y156    FpgaUserCDxB.mandelBrot_computer_3/cImag_s_reg[10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         2.778       2.278      SLICE_X16Y156    FpgaUserCDxB.mandelBrot_computer_3/cImag_s_reg[11]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         2.778       2.278      SLICE_X16Y156    FpgaUserCDxB.mandelBrot_computer_3/cImag_s_reg[12]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         2.778       2.278      SLICE_X16Y155    FpgaUserCDxB.mandelBrot_computer_3/cImag_s_reg[5]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         2.778       2.278      SLICE_X16Y155    FpgaUserCDxB.mandelBrot_computer_3/cImag_s_reg[6]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         2.778       2.278      SLICE_X16Y155    FpgaUserCDxB.mandelBrot_computer_3/cImag_s_reg[7]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         2.778       2.278      SLICE_X98Y116    FpgaUserCDxB.mandelBrot_computer_2/cReal_s_reg[13]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         2.778       2.278      SLICE_X98Y116    FpgaUserCDxB.mandelBrot_computer_2/cReal_s_reg[14]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         2.778       2.278      SLICE_X98Y116    FpgaUserCDxB.mandelBrot_computer_2/cReal_s_reg[15]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         2.778       2.278      SLICE_X99Y116    FpgaUserCDxB.mandelBrot_computer_2/cnt_iter_s_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         2.778       2.278      SLICE_X99Y116    FpgaUserCDxB.mandelBrot_computer_2/cnt_iter_s_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         2.778       2.278      SLICE_X97Y116    FpgaUserCDxB.mandelBrot_computer_2/cnt_iter_s_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         2.778       2.278      SLICE_X97Y116    FpgaUserCDxB.mandelBrot_computer_2/cnt_iter_s_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         2.778       2.278      SLICE_X99Y116    FpgaUserCDxB.mandelBrot_computer_2/cnt_iter_s_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         2.778       2.278      SLICE_X99Y116    FpgaUserCDxB.mandelBrot_computer_2/cnt_iter_s_reg[5]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         2.778       2.278      SLICE_X99Y116    FpgaUserCDxB.mandelBrot_computer_2/cnt_iter_s_reg[6]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_mandelbrot
  To Clock:  clkfbout_clk_mandelbrot

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_mandelbrot
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { FpgaUserCDxB.ClkMandelbrotxI/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y4    FpgaUserCDxB.ClkMandelbrotxI/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y2  FpgaUserCDxB.ClkMandelbrotxI/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y2  FpgaUserCDxB.ClkMandelbrotxI/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X0Y2  FpgaUserCDxB.ClkMandelbrotxI/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X0Y2  FpgaUserCDxB.ClkMandelbrotxI/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkSys100MhzxCI
  To Clock:  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkSys100MhzxCI

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkSys100MhzxCI
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkSys100MhzxCI }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  ClkHdmixCO_clk_vga_hdmi_1024x768
  To Clock:  ClkHdmixCO_clk_vga_hdmi_1024x768

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.922ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ClkHdmixCO_clk_vga_hdmi_1024x768
Waveform(ns):       { 0.000 1.538 }
Period(ns):         3.077
Sources:            { VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         3.077       0.922      BUFGCTRL_X0Y1    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/clkout2_buf/I
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         3.077       1.410      OLOGIC_X1Y140    VgaHdmiCDxB.HdmixI/VgaToHdmixI/SerializerChannel0xI/MasterOSERDESE2xI/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         3.077       1.410      OLOGIC_X1Y139    VgaHdmiCDxB.HdmixI/VgaToHdmixI/SerializerChannel0xI/SlaveOSERDESE2xI/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         3.077       1.410      OLOGIC_X1Y136    VgaHdmiCDxB.HdmixI/VgaToHdmixI/SerializerChannel1xI/MasterOSERDESE2xI/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         3.077       1.410      OLOGIC_X1Y135    VgaHdmiCDxB.HdmixI/VgaToHdmixI/SerializerChannel1xI/SlaveOSERDESE2xI/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         3.077       1.410      OLOGIC_X1Y134    VgaHdmiCDxB.HdmixI/VgaToHdmixI/SerializerChannel2xI/MasterOSERDESE2xI/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         3.077       1.410      OLOGIC_X1Y133    VgaHdmiCDxB.HdmixI/VgaToHdmixI/SerializerChannel2xI/SlaveOSERDESE2xI/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         3.077       1.410      OLOGIC_X1Y148    VgaHdmiCDxB.HdmixI/VgaToHdmixI/SerializerChannel3xI/MasterOSERDESE2xI/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         3.077       1.410      OLOGIC_X1Y147    VgaHdmiCDxB.HdmixI/VgaToHdmixI/SerializerChannel3xI/SlaveOSERDESE2xI/CLK
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         3.077       1.828      MMCME2_ADV_X1Y0  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/mmcm_adv_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       3.077       210.283    MMCME2_ADV_X1Y0  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  ClkVgaxCO_clk_vga_hdmi_1024x768
  To Clock:  ClkVgaxCO_clk_vga_hdmi_1024x768

Setup :            0  Failing Endpoints,  Worst Slack        1.327ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.240ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.192ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.327ns  (required time - arrival time)
  Source:                 VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/HCountxD_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by ClkVgaxCO_clk_vga_hdmi_1024x768  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by ClkVgaxCO_clk_vga_hdmi_1024x768  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             ClkVgaxCO_clk_vga_hdmi_1024x768
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (ClkVgaxCO_clk_vga_hdmi_1024x768 rise@15.385ns - ClkVgaxCO_clk_vga_hdmi_1024x768 rise@0.000ns)
  Data Path Delay:        13.382ns  (logic 0.741ns (5.537%)  route 12.641ns (94.463%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.859ns = ( 17.244 - 15.385 ) 
    Source Clock Delay      (SCD):    1.690ns
    Clock Pessimism Removal (CPR):    0.003ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkVgaxCO_clk_vga_hdmi_1024x768 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           2.106     2.106    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkVgaxCO_clk_vga_hdmi_1024x768
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/clkout1_buf/O
                         net (fo=277, routed)         1.690     1.690    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/ClkVgaxCO
    SLICE_X137Y140       FDCE                                         r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/HCountxD_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y140       FDCE (Prop_fdce_C_Q)         0.419     2.109 r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/HCountxD_reg[2]/Q
                         net (fo=36, routed)          1.668     3.778    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/HCountCtrl2StripxD[2]
    SLICE_X139Y133       LUT2 (Prop_lut2_I0_O)        0.322     4.100 r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI_1_i_8/O
                         net (fo=168, routed)        10.973    15.073    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/addrb[0]
    RAMB36_X0Y18         RAMB36E1                                     r  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock ClkVgaxCO_clk_vga_hdmi_1024x768 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y5        BUFG                         0.000    15.385 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           1.972    17.356    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    12.720 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    15.294    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkVgaxCO_clk_vga_hdmi_1024x768
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.385 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/clkout1_buf/O
                         net (fo=277, routed)         1.859    17.244    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y18         RAMB36E1                                     r  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.003    17.247    
                         clock uncertainty           -0.079    17.168    
    RAMB36_X0Y18         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[0])
                                                     -0.768    16.400    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         16.400    
                         arrival time                         -15.073    
  -------------------------------------------------------------------
                         slack                                  1.327    

Slack (MET) :             1.367ns  (required time - arrival time)
  Source:                 VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VCountxD_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by ClkVgaxCO_clk_vga_hdmi_1024x768  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by ClkVgaxCO_clk_vga_hdmi_1024x768  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             ClkVgaxCO_clk_vga_hdmi_1024x768
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (ClkVgaxCO_clk_vga_hdmi_1024x768 rise@15.385ns - ClkVgaxCO_clk_vga_hdmi_1024x768 rise@0.000ns)
  Data Path Delay:        13.585ns  (logic 0.518ns (3.813%)  route 13.067ns (96.187%))
  Logic Levels:           0  
  Clock Path Skew:        0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.847ns = ( 17.232 - 15.385 ) 
    Source Clock Delay      (SCD):    1.689ns
    Clock Pessimism Removal (CPR):    0.003ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkVgaxCO_clk_vga_hdmi_1024x768 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           2.106     2.106    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkVgaxCO_clk_vga_hdmi_1024x768
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/clkout1_buf/O
                         net (fo=277, routed)         1.689     1.689    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/ClkVgaxCO
    SLICE_X132Y139       FDCE                                         r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VCountxD_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y139       FDCE (Prop_fdce_C_Q)         0.518     2.207 r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VCountxD_reg[7]/Q
                         net (fo=256, routed)        13.067    15.274    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/addrb[15]
    RAMB36_X1Y16         RAMB36E1                                     r  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock ClkVgaxCO_clk_vga_hdmi_1024x768 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y5        BUFG                         0.000    15.385 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           1.972    17.356    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    12.720 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    15.294    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkVgaxCO_clk_vga_hdmi_1024x768
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.385 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/clkout1_buf/O
                         net (fo=277, routed)         1.847    17.232    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y16         RAMB36E1                                     r  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.003    17.235    
                         clock uncertainty           -0.079    17.156    
    RAMB36_X1Y16         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[15])
                                                     -0.515    16.641    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         16.641    
                         arrival time                         -15.274    
  -------------------------------------------------------------------
                         slack                                  1.367    

Slack (MET) :             1.404ns  (required time - arrival time)
  Source:                 VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VCountxD_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by ClkVgaxCO_clk_vga_hdmi_1024x768  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by ClkVgaxCO_clk_vga_hdmi_1024x768  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             ClkVgaxCO_clk_vga_hdmi_1024x768
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (ClkVgaxCO_clk_vga_hdmi_1024x768 rise@15.385ns - ClkVgaxCO_clk_vga_hdmi_1024x768 rise@0.000ns)
  Data Path Delay:        13.426ns  (logic 0.636ns (4.737%)  route 12.790ns (95.263%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.856ns = ( 17.241 - 15.385 ) 
    Source Clock Delay      (SCD):    1.689ns
    Clock Pessimism Removal (CPR):    0.003ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkVgaxCO_clk_vga_hdmi_1024x768 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           2.106     2.106    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkVgaxCO_clk_vga_hdmi_1024x768
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/clkout1_buf/O
                         net (fo=277, routed)         1.689     1.689    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/ClkVgaxCO
    SLICE_X132Y139       FDCE                                         r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VCountxD_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y139       FDCE (Prop_fdce_C_Q)         0.518     2.207 f  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VCountxD_reg[7]/Q
                         net (fo=256, routed)        12.159    14.367    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/addrb[15]
    SLICE_X23Y89         LUT4 (Prop_lut4_I3_O)        0.118    14.485 r  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_gate_374_LOPT_REMAP/O
                         net (fo=1, routed)           0.631    15.116    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_sig_189
    RAMB36_X1Y18         RAMB36E1                                     r  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock ClkVgaxCO_clk_vga_hdmi_1024x768 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y5        BUFG                         0.000    15.385 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           1.972    17.356    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    12.720 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    15.294    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkVgaxCO_clk_vga_hdmi_1024x768
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.385 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/clkout1_buf/O
                         net (fo=277, routed)         1.856    17.241    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y18         RAMB36E1                                     r  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.003    17.244    
                         clock uncertainty           -0.079    17.165    
    RAMB36_X1Y18         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.645    16.520    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         16.520    
                         arrival time                         -15.116    
  -------------------------------------------------------------------
                         slack                                  1.404    

Slack (MET) :             1.535ns  (required time - arrival time)
  Source:                 VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VCountxD_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by ClkVgaxCO_clk_vga_hdmi_1024x768  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by ClkVgaxCO_clk_vga_hdmi_1024x768  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             ClkVgaxCO_clk_vga_hdmi_1024x768
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (ClkVgaxCO_clk_vga_hdmi_1024x768 rise@15.385ns - ClkVgaxCO_clk_vga_hdmi_1024x768 rise@0.000ns)
  Data Path Delay:        13.488ns  (logic 0.642ns (4.760%)  route 12.846ns (95.240%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.847ns = ( 17.232 - 15.385 ) 
    Source Clock Delay      (SCD):    1.689ns
    Clock Pessimism Removal (CPR):    0.003ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkVgaxCO_clk_vga_hdmi_1024x768 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           2.106     2.106    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkVgaxCO_clk_vga_hdmi_1024x768
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/clkout1_buf/O
                         net (fo=277, routed)         1.689     1.689    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/ClkVgaxCO
    SLICE_X132Y139       FDCE                                         r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VCountxD_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y139       FDCE (Prop_fdce_C_Q)         0.518     2.207 f  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VCountxD_reg[7]/Q
                         net (fo=256, routed)        12.159    14.367    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/addrb[15]
    SLICE_X23Y89         LUT4 (Prop_lut4_I3_O)        0.124    14.491 r  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_gate_344_LOPT_REMAP/O
                         net (fo=1, routed)           0.687    15.178    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_sig_173
    RAMB36_X1Y16         RAMB36E1                                     r  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock ClkVgaxCO_clk_vga_hdmi_1024x768 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y5        BUFG                         0.000    15.385 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           1.972    17.356    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    12.720 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    15.294    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkVgaxCO_clk_vga_hdmi_1024x768
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.385 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/clkout1_buf/O
                         net (fo=277, routed)         1.847    17.232    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y16         RAMB36E1                                     r  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.003    17.235    
                         clock uncertainty           -0.079    17.156    
    RAMB36_X1Y16         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    16.713    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         16.713    
                         arrival time                         -15.178    
  -------------------------------------------------------------------
                         slack                                  1.535    

Slack (MET) :             1.544ns  (required time - arrival time)
  Source:                 VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VCountxD_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by ClkVgaxCO_clk_vga_hdmi_1024x768  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by ClkVgaxCO_clk_vga_hdmi_1024x768  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             ClkVgaxCO_clk_vga_hdmi_1024x768
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (ClkVgaxCO_clk_vga_hdmi_1024x768 rise@15.385ns - ClkVgaxCO_clk_vga_hdmi_1024x768 rise@0.000ns)
  Data Path Delay:        13.327ns  (logic 0.580ns (4.352%)  route 12.747ns (95.648%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.696ns = ( 17.080 - 15.385 ) 
    Source Clock Delay      (SCD):    1.689ns
    Clock Pessimism Removal (CPR):    0.003ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkVgaxCO_clk_vga_hdmi_1024x768 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           2.106     2.106    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkVgaxCO_clk_vga_hdmi_1024x768
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/clkout1_buf/O
                         net (fo=277, routed)         1.689     1.689    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/ClkVgaxCO
    SLICE_X133Y139       FDCE                                         r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VCountxD_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y139       FDCE (Prop_fdce_C_Q)         0.456     2.145 f  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VCountxD_reg[9]/Q
                         net (fo=104, routed)         6.936     9.082    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/addrb[17]
    SLICE_X68Y110        LUT2 (Prop_lut2_I0_O)        0.124     9.206 r  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ram_enb__0/O
                         net (fo=8, routed)           5.811    15.017    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/ENB
    RAMB36_X0Y20         RAMB36E1                                     r  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock ClkVgaxCO_clk_vga_hdmi_1024x768 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y5        BUFG                         0.000    15.385 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           1.972    17.356    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    12.720 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    15.294    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkVgaxCO_clk_vga_hdmi_1024x768
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.385 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/clkout1_buf/O
                         net (fo=277, routed)         1.696    17.080    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y20         RAMB36E1                                     r  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.003    17.083    
                         clock uncertainty           -0.079    17.004    
    RAMB36_X0Y20         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    16.561    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         16.561    
                         arrival time                         -15.017    
  -------------------------------------------------------------------
                         slack                                  1.544    

Slack (MET) :             1.585ns  (required time - arrival time)
  Source:                 VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VCountxD_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by ClkVgaxCO_clk_vga_hdmi_1024x768  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by ClkVgaxCO_clk_vga_hdmi_1024x768  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             ClkVgaxCO_clk_vga_hdmi_1024x768
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (ClkVgaxCO_clk_vga_hdmi_1024x768 rise@15.385ns - ClkVgaxCO_clk_vga_hdmi_1024x768 rise@0.000ns)
  Data Path Delay:        13.283ns  (logic 0.642ns (4.833%)  route 12.641ns (95.167%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.692ns = ( 17.076 - 15.385 ) 
    Source Clock Delay      (SCD):    1.689ns
    Clock Pessimism Removal (CPR):    0.003ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkVgaxCO_clk_vga_hdmi_1024x768 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           2.106     2.106    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkVgaxCO_clk_vga_hdmi_1024x768
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/clkout1_buf/O
                         net (fo=277, routed)         1.689     1.689    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/ClkVgaxCO
    SLICE_X132Y139       FDCE                                         r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VCountxD_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y139       FDCE (Prop_fdce_C_Q)         0.518     2.207 f  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VCountxD_reg[7]/Q
                         net (fo=256, routed)        12.148    14.355    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/addrb[15]
    SLICE_X23Y102        LUT4 (Prop_lut4_I3_O)        0.124    14.479 r  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_gate_378_LOPT_REMAP/O
                         net (fo=1, routed)           0.493    14.973    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_sig_191
    RAMB36_X1Y20         RAMB36E1                                     r  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock ClkVgaxCO_clk_vga_hdmi_1024x768 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y5        BUFG                         0.000    15.385 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           1.972    17.356    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    12.720 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    15.294    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkVgaxCO_clk_vga_hdmi_1024x768
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.385 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/clkout1_buf/O
                         net (fo=277, routed)         1.692    17.076    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y20         RAMB36E1                                     r  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.003    17.079    
                         clock uncertainty           -0.079    17.000    
    RAMB36_X1Y20         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    16.557    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         16.557    
                         arrival time                         -14.973    
  -------------------------------------------------------------------
                         slack                                  1.585    

Slack (MET) :             1.666ns  (required time - arrival time)
  Source:                 VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/HCountxD_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by ClkVgaxCO_clk_vga_hdmi_1024x768  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by ClkVgaxCO_clk_vga_hdmi_1024x768  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             ClkVgaxCO_clk_vga_hdmi_1024x768
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (ClkVgaxCO_clk_vga_hdmi_1024x768 rise@15.385ns - ClkVgaxCO_clk_vga_hdmi_1024x768 rise@0.000ns)
  Data Path Delay:        13.044ns  (logic 0.741ns (5.681%)  route 12.303ns (94.319%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.860ns = ( 17.245 - 15.385 ) 
    Source Clock Delay      (SCD):    1.690ns
    Clock Pessimism Removal (CPR):    0.003ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkVgaxCO_clk_vga_hdmi_1024x768 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           2.106     2.106    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkVgaxCO_clk_vga_hdmi_1024x768
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/clkout1_buf/O
                         net (fo=277, routed)         1.690     1.690    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/ClkVgaxCO
    SLICE_X137Y140       FDCE                                         r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/HCountxD_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y140       FDCE (Prop_fdce_C_Q)         0.419     2.109 r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/HCountxD_reg[2]/Q
                         net (fo=36, routed)          1.668     3.778    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/HCountCtrl2StripxD[2]
    SLICE_X139Y133       LUT2 (Prop_lut2_I0_O)        0.322     4.100 r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI_1_i_8/O
                         net (fo=168, routed)        10.635    14.735    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/addrb[0]
    RAMB36_X0Y19         RAMB36E1                                     r  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock ClkVgaxCO_clk_vga_hdmi_1024x768 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y5        BUFG                         0.000    15.385 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           1.972    17.356    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    12.720 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    15.294    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkVgaxCO_clk_vga_hdmi_1024x768
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.385 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/clkout1_buf/O
                         net (fo=277, routed)         1.860    17.245    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y19         RAMB36E1                                     r  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.003    17.248    
                         clock uncertainty           -0.079    17.169    
    RAMB36_X0Y19         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[0])
                                                     -0.768    16.401    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         16.401    
                         arrival time                         -14.735    
  -------------------------------------------------------------------
                         slack                                  1.666    

Slack (MET) :             1.722ns  (required time - arrival time)
  Source:                 VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ClkVgaxCO_clk_vga_hdmi_1024x768  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC2xI/DcBiasxD_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ClkVgaxCO_clk_vga_hdmi_1024x768  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             ClkVgaxCO_clk_vga_hdmi_1024x768
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (ClkVgaxCO_clk_vga_hdmi_1024x768 rise@15.385ns - ClkVgaxCO_clk_vga_hdmi_1024x768 rise@0.000ns)
  Data Path Delay:        13.326ns  (logic 4.269ns (32.035%)  route 9.057ns (67.965%))
  Logic Levels:           7  (LUT4=1 LUT5=3 LUT6=2 RAMB36E1=1)
  Clock Path Skew:        -0.338ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.628ns = ( 17.013 - 15.385 ) 
    Source Clock Delay      (SCD):    1.970ns
    Clock Pessimism Removal (CPR):    0.003ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkVgaxCO_clk_vga_hdmi_1024x768 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           2.106     2.106    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkVgaxCO_clk_vga_hdmi_1024x768
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/clkout1_buf/O
                         net (fo=277, routed)         1.970     1.970    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y15         RAMB36E1                                     r  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y15         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     4.842 r  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CASCADEOUTB
                         net (fo=1, routed)           0.065     4.907    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/cascadelatb_tmp
    RAMB36_X0Y16         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     5.332 f  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/DOBDO[0]
                         net (fo=1, routed)           1.558     6.890    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_0[0]
    SLICE_X23Y95         LUT5 (Prop_lut5_I2_O)        0.124     7.014 f  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0/O
                         net (fo=2, routed)           4.038    11.052    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/TmdsEncodedDataxDO_reg[7]_0[6]
    SLICE_X141Y133       LUT5 (Prop_lut5_I4_O)        0.124    11.176 r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/TmdsEncodedDataxDO[7]_i_2/O
                         net (fo=9, routed)           0.878    12.053    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/TmdsEncodedDataxDO[7]_i_2_n_0
    SLICE_X142Y132       LUT4 (Prop_lut4_I0_O)        0.124    12.177 r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/DcBiasxD[1]_i_8/O
                         net (fo=2, routed)           0.815    12.992    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/DcBiasxD[1]_i_8_n_0
    SLICE_X142Y133       LUT6 (Prop_lut6_I3_O)        0.124    13.116 r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/DcBiasxD[1]_i_3__0/O
                         net (fo=8, routed)           0.858    13.974    VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC2xI/DcBiasxD_reg[3]_6
    SLICE_X144Y133       LUT5 (Prop_lut5_I4_O)        0.148    14.122 r  VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC2xI/DcBiasxD[3]_i_5__0/O
                         net (fo=1, routed)           0.845    14.968    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/DcBiasxD_reg[3]_12
    SLICE_X144Y133       LUT6 (Prop_lut6_I3_O)        0.328    15.296 r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/DcBiasxD[3]_i_1__1/O
                         net (fo=1, routed)           0.000    15.296    VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC2xI/DcBiasxD_reg[3]_7[3]
    SLICE_X144Y133       FDRE                                         r  VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC2xI/DcBiasxD_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkVgaxCO_clk_vga_hdmi_1024x768 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y5        BUFG                         0.000    15.385 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           1.972    17.356    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    12.720 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    15.294    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkVgaxCO_clk_vga_hdmi_1024x768
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.385 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/clkout1_buf/O
                         net (fo=277, routed)         1.628    17.013    VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC2xI/ClkVgaxCI
    SLICE_X144Y133       FDRE                                         r  VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC2xI/DcBiasxD_reg[3]/C
                         clock pessimism              0.003    17.016    
                         clock uncertainty           -0.079    16.937    
    SLICE_X144Y133       FDRE (Setup_fdre_C_D)        0.081    17.018    VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC2xI/DcBiasxD_reg[3]
  -------------------------------------------------------------------
                         required time                         17.018    
                         arrival time                         -15.296    
  -------------------------------------------------------------------
                         slack                                  1.722    

Slack (MET) :             1.727ns  (required time - arrival time)
  Source:                 VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VCountxD_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by ClkVgaxCO_clk_vga_hdmi_1024x768  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by ClkVgaxCO_clk_vga_hdmi_1024x768  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             ClkVgaxCO_clk_vga_hdmi_1024x768
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (ClkVgaxCO_clk_vga_hdmi_1024x768 rise@15.385ns - ClkVgaxCO_clk_vga_hdmi_1024x768 rise@0.000ns)
  Data Path Delay:        13.309ns  (logic 0.642ns (4.824%)  route 12.667ns (95.176%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.860ns = ( 17.245 - 15.385 ) 
    Source Clock Delay      (SCD):    1.689ns
    Clock Pessimism Removal (CPR):    0.003ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkVgaxCO_clk_vga_hdmi_1024x768 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           2.106     2.106    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkVgaxCO_clk_vga_hdmi_1024x768
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/clkout1_buf/O
                         net (fo=277, routed)         1.689     1.689    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/ClkVgaxCO
    SLICE_X132Y139       FDCE                                         r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VCountxD_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y139       FDCE (Prop_fdce_C_Q)         0.518     2.207 f  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VCountxD_reg[7]/Q
                         net (fo=256, routed)        11.932    14.139    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/addrb[15]
    SLICE_X20Y97         LUT4 (Prop_lut4_I3_O)        0.124    14.263 r  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_gate_365_LOPT_REMAP/O
                         net (fo=1, routed)           0.735    14.998    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_sig_184
    RAMB36_X0Y19         RAMB36E1                                     r  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock ClkVgaxCO_clk_vga_hdmi_1024x768 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y5        BUFG                         0.000    15.385 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           1.972    17.356    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    12.720 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    15.294    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkVgaxCO_clk_vga_hdmi_1024x768
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.385 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/clkout1_buf/O
                         net (fo=277, routed)         1.860    17.245    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y19         RAMB36E1                                     r  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.003    17.248    
                         clock uncertainty           -0.079    17.169    
    RAMB36_X0Y19         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    16.726    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         16.726    
                         arrival time                         -14.998    
  -------------------------------------------------------------------
                         slack                                  1.727    

Slack (MET) :             1.756ns  (required time - arrival time)
  Source:                 VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VCountxD_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by ClkVgaxCO_clk_vga_hdmi_1024x768  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by ClkVgaxCO_clk_vga_hdmi_1024x768  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             ClkVgaxCO_clk_vga_hdmi_1024x768
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (ClkVgaxCO_clk_vga_hdmi_1024x768 rise@15.385ns - ClkVgaxCO_clk_vga_hdmi_1024x768 rise@0.000ns)
  Data Path Delay:        13.193ns  (logic 0.518ns (3.926%)  route 12.675ns (96.074%))
  Logic Levels:           0  
  Clock Path Skew:        0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.845ns = ( 17.230 - 15.385 ) 
    Source Clock Delay      (SCD):    1.689ns
    Clock Pessimism Removal (CPR):    0.003ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkVgaxCO_clk_vga_hdmi_1024x768 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           2.106     2.106    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkVgaxCO_clk_vga_hdmi_1024x768
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/clkout1_buf/O
                         net (fo=277, routed)         1.689     1.689    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/ClkVgaxCO
    SLICE_X132Y139       FDCE                                         r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VCountxD_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y139       FDCE (Prop_fdce_C_Q)         0.518     2.207 r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VCountxD_reg[7]/Q
                         net (fo=256, routed)        12.675    14.883    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/addrb[15]
    RAMB36_X0Y15         RAMB36E1                                     r  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock ClkVgaxCO_clk_vga_hdmi_1024x768 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y5        BUFG                         0.000    15.385 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           1.972    17.356    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    12.720 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    15.294    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkVgaxCO_clk_vga_hdmi_1024x768
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.385 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/clkout1_buf/O
                         net (fo=277, routed)         1.845    17.230    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y15         RAMB36E1                                     r  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.003    17.233    
                         clock uncertainty           -0.079    17.154    
    RAMB36_X0Y15         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[15])
                                                     -0.515    16.639    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         16.639    
                         arrival time                         -14.883    
  -------------------------------------------------------------------
                         slack                                  1.756    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VCountxD_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by ClkVgaxCO_clk_vga_hdmi_1024x768  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI_4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by ClkVgaxCO_clk_vga_hdmi_1024x768  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             ClkVgaxCO_clk_vga_hdmi_1024x768
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkVgaxCO_clk_vga_hdmi_1024x768 rise@0.000ns - ClkVgaxCO_clk_vga_hdmi_1024x768 rise@0.000ns)
  Data Path Delay:        0.760ns  (logic 0.141ns (18.543%)  route 0.619ns (81.457%))
  Logic Levels:           0  
  Clock Path Skew:        0.337ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.931ns
    Source Clock Delay      (SCD):    0.594ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkVgaxCO_clk_vga_hdmi_1024x768 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           0.745     0.745    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkVgaxCO_clk_vga_hdmi_1024x768
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/clkout1_buf/O
                         net (fo=277, routed)         0.594     0.594    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/ClkVgaxCO
    SLICE_X135Y142       FDCE                                         r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VCountxD_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y142       FDCE (Prop_fdce_C_Q)         0.141     0.735 r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VCountxD_reg[0]/Q
                         net (fo=173, routed)         0.619     1.354    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI_4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/addrb[8]
    RAMB36_X7Y30         RAMB36E1                                     r  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI_4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock ClkVgaxCO_clk_vga_hdmi_1024x768 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           1.022     1.022    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkVgaxCO_clk_vga_hdmi_1024x768
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/clkout1_buf/O
                         net (fo=277, routed)         0.931     0.931    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI_4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/clkb
    RAMB36_X7Y30         RAMB36E1                                     r  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI_4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.000     0.931    
    RAMB36_X7Y30         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.183     1.114    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI_4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         -1.114    
                         arrival time                           1.354    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VCountxD_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by ClkVgaxCO_clk_vga_hdmi_1024x768  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI_4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by ClkVgaxCO_clk_vga_hdmi_1024x768  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             ClkVgaxCO_clk_vga_hdmi_1024x768
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkVgaxCO_clk_vga_hdmi_1024x768 rise@0.000ns - ClkVgaxCO_clk_vga_hdmi_1024x768 rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.164ns (31.465%)  route 0.357ns (68.535%))
  Logic Levels:           0  
  Clock Path Skew:        0.100ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.927ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkVgaxCO_clk_vga_hdmi_1024x768 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           0.745     0.745    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkVgaxCO_clk_vga_hdmi_1024x768
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/clkout1_buf/O
                         net (fo=277, routed)         0.593     0.593    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/ClkVgaxCO
    SLICE_X132Y139       FDCE                                         r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VCountxD_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y139       FDCE (Prop_fdce_C_Q)         0.164     0.757 r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VCountxD_reg[7]/Q
                         net (fo=256, routed)         0.357     1.114    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI_4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/addrb[15]
    RAMB36_X7Y27         RAMB36E1                                     r  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI_4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock ClkVgaxCO_clk_vga_hdmi_1024x768 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           1.022     1.022    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkVgaxCO_clk_vga_hdmi_1024x768
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/clkout1_buf/O
                         net (fo=277, routed)         0.927     0.927    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI_4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/clkb
    RAMB36_X7Y27         RAMB36E1                                     r  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI_4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism             -0.234     0.693    
    RAMB36_X7Y27         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[15])
                                                      0.180     0.873    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI_4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         -0.873    
                         arrival time                           1.114    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VCountxD_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by ClkVgaxCO_clk_vga_hdmi_1024x768  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI_4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by ClkVgaxCO_clk_vga_hdmi_1024x768  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             ClkVgaxCO_clk_vga_hdmi_1024x768
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkVgaxCO_clk_vga_hdmi_1024x768 rise@0.000ns - ClkVgaxCO_clk_vga_hdmi_1024x768 rise@0.000ns)
  Data Path Delay:        0.548ns  (logic 0.141ns (25.711%)  route 0.407ns (74.289%))
  Logic Levels:           0  
  Clock Path Skew:        0.103ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.931ns
    Source Clock Delay      (SCD):    0.594ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkVgaxCO_clk_vga_hdmi_1024x768 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           0.745     0.745    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkVgaxCO_clk_vga_hdmi_1024x768
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/clkout1_buf/O
                         net (fo=277, routed)         0.594     0.594    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/ClkVgaxCO
    SLICE_X135Y142       FDCE                                         r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VCountxD_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y142       FDCE (Prop_fdce_C_Q)         0.141     0.735 r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VCountxD_reg[0]/Q
                         net (fo=173, routed)         0.407     1.142    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI_4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/addrb[8]
    RAMB36_X7Y28         RAMB36E1                                     r  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI_4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock ClkVgaxCO_clk_vga_hdmi_1024x768 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           1.022     1.022    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkVgaxCO_clk_vga_hdmi_1024x768
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/clkout1_buf/O
                         net (fo=277, routed)         0.931     0.931    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI_4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clkb
    RAMB36_X7Y28         RAMB36E1                                     r  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI_4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism             -0.234     0.697    
    RAMB36_X7Y28         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.183     0.880    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI_4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         -0.880    
                         arrival time                           1.142    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/HCountxD_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by ClkVgaxCO_clk_vga_hdmi_1024x768  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/HCountxD_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by ClkVgaxCO_clk_vga_hdmi_1024x768  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             ClkVgaxCO_clk_vga_hdmi_1024x768
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkVgaxCO_clk_vga_hdmi_1024x768 rise@0.000ns - ClkVgaxCO_clk_vga_hdmi_1024x768 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.768%)  route 0.180ns (49.232%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkVgaxCO_clk_vga_hdmi_1024x768 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           0.745     0.745    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkVgaxCO_clk_vga_hdmi_1024x768
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/clkout1_buf/O
                         net (fo=277, routed)         0.593     0.593    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/ClkVgaxCO
    SLICE_X137Y138       FDCE                                         r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/HCountxD_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y138       FDCE (Prop_fdce_C_Q)         0.141     0.734 f  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/HCountxD_reg[0]/Q
                         net (fo=5, routed)           0.180     0.914    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/HCountCtrl2StripxD[0]
    SLICE_X137Y138       LUT1 (Prop_lut1_I0_O)        0.045     0.959 r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/HCountxD[0]_i_1/O
                         net (fo=1, routed)           0.000     0.959    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/HCountxD[0]
    SLICE_X137Y138       FDCE                                         r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/HCountxD_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkVgaxCO_clk_vga_hdmi_1024x768 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           1.022     1.022    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkVgaxCO_clk_vga_hdmi_1024x768
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/clkout1_buf/O
                         net (fo=277, routed)         0.864     0.864    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/ClkVgaxCO
    SLICE_X137Y138       FDCE                                         r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/HCountxD_reg[0]/C
                         clock pessimism             -0.271     0.593    
    SLICE_X137Y138       FDCE (Hold_fdce_C_D)         0.091     0.684    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/HCountxD_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.684    
                         arrival time                           0.959    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VCountxD_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by ClkVgaxCO_clk_vga_hdmi_1024x768  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VCountxD_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by ClkVgaxCO_clk_vga_hdmi_1024x768  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             ClkVgaxCO_clk_vga_hdmi_1024x768
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkVgaxCO_clk_vga_hdmi_1024x768 rise@0.000ns - ClkVgaxCO_clk_vga_hdmi_1024x768 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.186ns (49.801%)  route 0.187ns (50.199%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.865ns
    Source Clock Delay      (SCD):    0.594ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkVgaxCO_clk_vga_hdmi_1024x768 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           0.745     0.745    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkVgaxCO_clk_vga_hdmi_1024x768
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/clkout1_buf/O
                         net (fo=277, routed)         0.594     0.594    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/ClkVgaxCO
    SLICE_X135Y142       FDCE                                         r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VCountxD_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y142       FDCE (Prop_fdce_C_Q)         0.141     0.735 f  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VCountxD_reg[0]/Q
                         net (fo=173, routed)         0.132     0.867    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VCountxD_reg[9]_0[0]
    SLICE_X134Y142       LUT1 (Prop_lut1_I0_O)        0.045     0.912 r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VCountxD[0]_i_1/O
                         net (fo=1, routed)           0.055     0.967    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VCountxD[0]_i_1_n_0
    SLICE_X135Y142       FDCE                                         r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VCountxD_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkVgaxCO_clk_vga_hdmi_1024x768 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           1.022     1.022    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkVgaxCO_clk_vga_hdmi_1024x768
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/clkout1_buf/O
                         net (fo=277, routed)         0.865     0.865    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/ClkVgaxCO
    SLICE_X135Y142       FDCE                                         r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VCountxD_reg[0]/C
                         clock pessimism             -0.271     0.594    
    SLICE_X135Y142       FDCE (Hold_fdce_C_D)         0.070     0.664    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VCountxD_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.664    
                         arrival time                           0.967    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VidOnxS_reg/C
                            (rising edge-triggered cell FDCE clocked by ClkVgaxCO_clk_vga_hdmi_1024x768  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VidOnxS_reg/D
                            (rising edge-triggered cell FDCE clocked by ClkVgaxCO_clk_vga_hdmi_1024x768  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             ClkVgaxCO_clk_vga_hdmi_1024x768
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkVgaxCO_clk_vga_hdmi_1024x768 rise@0.000ns - ClkVgaxCO_clk_vga_hdmi_1024x768 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.186ns (47.081%)  route 0.209ns (52.919%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkVgaxCO_clk_vga_hdmi_1024x768 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           0.745     0.745    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkVgaxCO_clk_vga_hdmi_1024x768
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/clkout1_buf/O
                         net (fo=277, routed)         0.593     0.593    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/ClkVgaxCO
    SLICE_X134Y139       FDCE                                         r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VidOnxS_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y139       FDCE (Prop_fdce_C_Q)         0.141     0.734 r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VidOnxS_reg/Q
                         net (fo=62, routed)          0.209     0.943    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VidOnxS_reg_0
    SLICE_X134Y139       LUT6 (Prop_lut6_I5_O)        0.045     0.988 r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VidOnxS_i_1/O
                         net (fo=1, routed)           0.000     0.988    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VidOnxS_i_1_n_0
    SLICE_X134Y139       FDCE                                         r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VidOnxS_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkVgaxCO_clk_vga_hdmi_1024x768 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           1.022     1.022    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkVgaxCO_clk_vga_hdmi_1024x768
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/clkout1_buf/O
                         net (fo=277, routed)         0.864     0.864    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/ClkVgaxCO
    SLICE_X134Y139       FDCE                                         r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VidOnxS_reg/C
                         clock pessimism             -0.271     0.593    
    SLICE_X134Y139       FDCE (Hold_fdce_C_D)         0.091     0.684    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VidOnxS_reg
  -------------------------------------------------------------------
                         required time                         -0.684    
                         arrival time                           0.988    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.328ns  (arrival time - required time)
  Source:                 VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VCountxD_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by ClkVgaxCO_clk_vga_hdmi_1024x768  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI_4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by ClkVgaxCO_clk_vga_hdmi_1024x768  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             ClkVgaxCO_clk_vga_hdmi_1024x768
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkVgaxCO_clk_vga_hdmi_1024x768 rise@0.000ns - ClkVgaxCO_clk_vga_hdmi_1024x768 rise@0.000ns)
  Data Path Delay:        0.850ns  (logic 0.164ns (19.298%)  route 0.686ns (80.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.338ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.931ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkVgaxCO_clk_vga_hdmi_1024x768 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           0.745     0.745    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkVgaxCO_clk_vga_hdmi_1024x768
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/clkout1_buf/O
                         net (fo=277, routed)         0.593     0.593    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/ClkVgaxCO
    SLICE_X132Y139       FDCE                                         r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VCountxD_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y139       FDCE (Prop_fdce_C_Q)         0.164     0.757 r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VCountxD_reg[5]/Q
                         net (fo=173, routed)         0.686     1.442    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI_4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/addrb[13]
    RAMB36_X7Y30         RAMB36E1                                     r  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI_4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock ClkVgaxCO_clk_vga_hdmi_1024x768 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           1.022     1.022    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkVgaxCO_clk_vga_hdmi_1024x768
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/clkout1_buf/O
                         net (fo=277, routed)         0.931     0.931    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI_4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/clkb
    RAMB36_X7Y30         RAMB36E1                                     r  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI_4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.000     0.931    
    RAMB36_X7Y30         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                      0.183     1.114    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI_4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         -1.114    
                         arrival time                           1.442    
  -------------------------------------------------------------------
                         slack                                  0.328    

Slack (MET) :             0.333ns  (arrival time - required time)
  Source:                 VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VgaSyncxS_reg[VSyncxS]__0/C
                            (rising edge-triggered cell FDCE clocked by ClkVgaxCO_clk_vga_hdmi_1024x768  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VgaSyncxS_reg[VSyncxS]__0/D
                            (rising edge-triggered cell FDCE clocked by ClkVgaxCO_clk_vga_hdmi_1024x768  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             ClkVgaxCO_clk_vga_hdmi_1024x768
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkVgaxCO_clk_vga_hdmi_1024x768 rise@0.000ns - ClkVgaxCO_clk_vga_hdmi_1024x768 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.186ns (43.766%)  route 0.239ns (56.234%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.865ns
    Source Clock Delay      (SCD):    0.594ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkVgaxCO_clk_vga_hdmi_1024x768 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           0.745     0.745    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkVgaxCO_clk_vga_hdmi_1024x768
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/clkout1_buf/O
                         net (fo=277, routed)         0.594     0.594    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/ClkVgaxCO
    SLICE_X134Y142       FDCE                                         r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VgaSyncxS_reg[VSyncxS]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y142       FDCE (Prop_fdce_C_Q)         0.141     0.735 r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VgaSyncxS_reg[VSyncxS]__0/Q
                         net (fo=2, routed)           0.239     0.974    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VgaSyncxS_reg[VSyncxS]
    SLICE_X134Y142       LUT6 (Prop_lut6_I5_O)        0.045     1.019 r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VgaSyncxS[VSyncxS]_i_1/O
                         net (fo=1, routed)           0.000     1.019    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VgaSyncxS[VSyncxS]_i_1_n_0
    SLICE_X134Y142       FDCE                                         r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VgaSyncxS_reg[VSyncxS]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkVgaxCO_clk_vga_hdmi_1024x768 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           1.022     1.022    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkVgaxCO_clk_vga_hdmi_1024x768
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/clkout1_buf/O
                         net (fo=277, routed)         0.865     0.865    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/ClkVgaxCO
    SLICE_X134Y142       FDCE                                         r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VgaSyncxS_reg[VSyncxS]__0/C
                         clock pessimism             -0.271     0.594    
    SLICE_X134Y142       FDCE (Hold_fdce_C_D)         0.092     0.686    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VgaSyncxS_reg[VSyncxS]__0
  -------------------------------------------------------------------
                         required time                         -0.686    
                         arrival time                           1.019    
  -------------------------------------------------------------------
                         slack                                  0.333    

Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VgaSyncxS_reg[HSyncxS]/C
                            (rising edge-triggered cell FDCE clocked by ClkVgaxCO_clk_vga_hdmi_1024x768  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VgaSyncxS_reg[HSyncxS]/D
                            (rising edge-triggered cell FDCE clocked by ClkVgaxCO_clk_vga_hdmi_1024x768  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             ClkVgaxCO_clk_vga_hdmi_1024x768
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkVgaxCO_clk_vga_hdmi_1024x768 rise@0.000ns - ClkVgaxCO_clk_vga_hdmi_1024x768 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.186ns (43.410%)  route 0.242ns (56.590%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkVgaxCO_clk_vga_hdmi_1024x768 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           0.745     0.745    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkVgaxCO_clk_vga_hdmi_1024x768
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/clkout1_buf/O
                         net (fo=277, routed)         0.593     0.593    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/ClkVgaxCO
    SLICE_X138Y139       FDCE                                         r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VgaSyncxS_reg[HSyncxS]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y139       FDCE (Prop_fdce_C_Q)         0.141     0.734 r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VgaSyncxS_reg[HSyncxS]/Q
                         net (fo=11, routed)          0.242     0.976    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VgaSyncxS_reg[HSyncxS]_0
    SLICE_X138Y139       LUT6 (Prop_lut6_I5_O)        0.045     1.021 r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VgaSyncxS[HSyncxS]_i_1/O
                         net (fo=1, routed)           0.000     1.021    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VgaSyncxS[HSyncxS]_i_1_n_0
    SLICE_X138Y139       FDCE                                         r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VgaSyncxS_reg[HSyncxS]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkVgaxCO_clk_vga_hdmi_1024x768 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           1.022     1.022    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkVgaxCO_clk_vga_hdmi_1024x768
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/clkout1_buf/O
                         net (fo=277, routed)         0.864     0.864    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/ClkVgaxCO
    SLICE_X138Y139       FDCE                                         r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VgaSyncxS_reg[HSyncxS]/C
                         clock pessimism             -0.271     0.593    
    SLICE_X138Y139       FDCE (Hold_fdce_C_D)         0.092     0.685    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VgaSyncxS_reg[HSyncxS]
  -------------------------------------------------------------------
                         required time                         -0.685    
                         arrival time                           1.021    
  -------------------------------------------------------------------
                         slack                                  0.336    

Slack (MET) :             0.345ns  (arrival time - required time)
  Source:                 VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC2xI/DcBiasxD_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ClkVgaxCO_clk_vga_hdmi_1024x768  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC2xI/TmdsEncodedDataxDO_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ClkVgaxCO_clk_vga_hdmi_1024x768  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             ClkVgaxCO_clk_vga_hdmi_1024x768
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkVgaxCO_clk_vga_hdmi_1024x768 rise@0.000ns - ClkVgaxCO_clk_vga_hdmi_1024x768 rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.209ns (44.834%)  route 0.257ns (55.166%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.885ns
    Source Clock Delay      (SCD):    0.615ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkVgaxCO_clk_vga_hdmi_1024x768 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           0.745     0.745    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkVgaxCO_clk_vga_hdmi_1024x768
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/clkout1_buf/O
                         net (fo=277, routed)         0.615     0.615    VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC2xI/ClkVgaxCI
    SLICE_X144Y133       FDRE                                         r  VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC2xI/DcBiasxD_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y133       FDRE (Prop_fdre_C_Q)         0.164     0.779 r  VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC2xI/DcBiasxD_reg[3]/Q
                         net (fo=7, routed)           0.257     1.036    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/TmdsEncodedDataxDO_reg[1][3]
    SLICE_X144Y133       LUT4 (Prop_lut4_I0_O)        0.045     1.081 r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/TmdsEncodedDataxDO[1]_i_1__1/O
                         net (fo=1, routed)           0.000     1.081    VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC2xI/TmdsEncodedDataxDO_reg[1]_0
    SLICE_X144Y133       FDRE                                         r  VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC2xI/TmdsEncodedDataxDO_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkVgaxCO_clk_vga_hdmi_1024x768 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           1.022     1.022    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkVgaxCO_clk_vga_hdmi_1024x768
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/clkout1_buf/O
                         net (fo=277, routed)         0.885     0.885    VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC2xI/ClkVgaxCI
    SLICE_X144Y133       FDRE                                         r  VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC2xI/TmdsEncodedDataxDO_reg[1]/C
                         clock pessimism             -0.270     0.615    
    SLICE_X144Y133       FDRE (Hold_fdre_C_D)         0.121     0.736    VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC2xI/TmdsEncodedDataxDO_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.736    
                         arrival time                           1.081    
  -------------------------------------------------------------------
                         slack                                  0.345    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ClkVgaxCO_clk_vga_hdmi_1024x768
Waveform(ns):       { 0.000 7.692 }
Period(ns):         15.385
Sources:            { VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         15.385      12.493     RAMB36_X5Y19     VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         15.385      12.493     RAMB36_X2Y27     VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI_3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         15.385      12.493     RAMB36_X8Y29     VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI_4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         15.385      12.493     RAMB36_X5Y16     VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         15.385      12.493     RAMB36_X3Y26     VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI_3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         15.385      12.493     RAMB36_X8Y32     VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI_4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         15.385      12.493     RAMB36_X5Y17     VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         15.385      12.493     RAMB36_X3Y27     VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI_3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         15.385      12.493     RAMB36_X8Y33     VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI_4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         15.385      12.493     RAMB36_X6Y17     VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       15.385      197.975    MMCME2_ADV_X1Y0  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X143Y141   VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC0xI/DcBiasxD_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X143Y141   VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC0xI/DcBiasxD_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X142Y141   VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC0xI/DcBiasxD_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X140Y141   VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC0xI/DcBiasxD_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X142Y140   VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC0xI/TmdsEncodedDataxDO_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X143Y140   VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC0xI/TmdsEncodedDataxDO_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X143Y140   VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC0xI/TmdsEncodedDataxDO_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X143Y140   VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC0xI/TmdsEncodedDataxDO_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X142Y140   VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC0xI/TmdsEncodedDataxDO_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X143Y139   VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC0xI/TmdsEncodedDataxDO_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X143Y141   VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC0xI/DcBiasxD_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X143Y141   VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC0xI/DcBiasxD_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X143Y141   VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC0xI/DcBiasxD_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X143Y141   VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC0xI/DcBiasxD_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X142Y141   VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC0xI/DcBiasxD_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X142Y141   VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC0xI/DcBiasxD_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X140Y141   VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC0xI/DcBiasxD_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X140Y141   VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC0xI/DcBiasxD_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X142Y140   VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC0xI/TmdsEncodedDataxDO_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X142Y140   VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC0xI/TmdsEncodedDataxDO_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_vga_hdmi_1024x768
  To Clock:  clkfbout_clk_vga_hdmi_1024x768

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_vga_hdmi_1024x768
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y6    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ClkSys100MhzxCI }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y3  FpgaUserCDxB.BUFGClkSysToClkMandelxI/I
Min Period  n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y5  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.BUFGClkSysToClkVgaHdmixI/I



