// Seed: 844960841
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  output wire id_1;
  assign id_2 = id_2;
  assign id_2 = id_2;
endmodule
module module_1 #(
    parameter id_5 = 32'd0
) (
    id_1,
    id_2,
    id_3,
    id_4,
    _id_5,
    id_6
);
  output wire id_6;
  input wire _id_5;
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  output logic [7:0] id_1;
  module_0 modCall_1 (
      id_4,
      id_3
  );
  assign id_1[-1==-1] = -1;
  wire id_7, id_8;
  assign id_3 = id_8;
  parameter id_9 = 1 * -1'h0;
  wire [1 : id_5] id_10;
  wire id_11;
  logic id_12 = id_9;
  wire id_13;
  wire id_14, id_15;
endmodule
