(pcb "C:\Users\yanat\Documents\GitHub\niseramfile\Kicad_SD\MZ-1500_SD.dsn"
  (parser
    (string_quote ")
    (space_in_quoted_tokens on)
    (host_cad "KiCad's Pcbnew")
    (host_version "(5.1.9)-1")
  )
  (resolution um 10)
  (unit um)
  (structure
    (layer F.Cu
      (type signal)
      (property
        (index 0)
      )
    )
    (layer B.Cu
      (type signal)
      (property
        (index 1)
      )
    )
    (boundary
      (path pcb 0  160147 -65659  185674 -65659  185674 -159385  70866 -159385
            70866 -65659  94107 -65659  94107 -54940  160147 -54940  160147 -65659)
    )
    (via "Via[0-1]_500:300_um")
    (rule
      (width 200)
      (clearance 200.1)
      (clearance 200.1 (type default_smd))
      (clearance 50 (type smd_smd))
    )
  )
  (placement
    (component Capacitor_THT:C_Rect_L4.0mm_W2.5mm_P2.50mm
      (place C1 78613 -80645 front 270 (PN 0.1uF))
    )
    (component Capacitor_THT:C_Rect_L4.0mm_W2.5mm_P2.50mm::1
      (place C2 103886 -80645 front 270 (PN 0.1uF))
      (place C3 129286 -99695 front 270 (PN 0.1uF))
    )
    (component Connector_PinSocket_2.54mm:PinSocket_1x06_P2.54mm_Vertical
      (place J3 117856 -120015 front 270 (PN "MicroSD Card Adapter"))
    )
    (component "Package_DIP:DIP-14_W7.62mm_LongPads"
      (place U2 107696 -85725 front 90 (PN 74LS30))
    )
    (component "Package_DIP:DIP-40_W15.24mm_LongPads"
      (place U3 77216 -108585 front 90 (PN 8255))
    )
    (component "MZ-1500:AE-microSD-LLCNV"
      (place J2 101346 -129286 front 90 (PN Micro_SD_Card_Kit))
    )
    (component "MZ-1500:Arduino_Pro_Mini"
      (place U4 93726 -147955 front 180 (PN Arduino_Pro_Mini))
    )
    (component "MZ-1500:BUS_50Pin"
      (place J1 172830 -61595 front 0 (PN "MZ-1500 BUS"))
    )
    (component Capacitor_THT:CP_Radial_D5.0mm_P2.50mm
      (place C4 96634.3 -70091.3 front 270 (PN 100uF))
    )
    (component "Connector_Dsub:DSUB-15-HD_Female_Horizontal_P2.29x1.98mm_EdgePinOffset3.03mm_Housed_MountingHolesOffset4.94mm"
      (place J6 158496 -152400 front 0 (PN VGA))
    )
    (component Resistor_THT:R_Axial_DIN0207_L6.3mm_D2.5mm_P7.62mm_Horizontal
      (place R1 158496 -146685 front 0 (PN 330))
      (place R2 156210 -140970 front 0 (PN 330))
    )
    (component Resistor_THT:R_Axial_DIN0207_L6.3mm_D2.5mm_P7.62mm_Horizontal::1
      (place R3 153924 -135255 front 0 (PN 330))
    )
    (component "Package_DIP:DIP-14_W7.62mm_LongPads::1"
      (place U1 82296 -85725 front 90 (PN 74LS04))
    )
    (component "MZ-1500:PinHeader_2x15_P2.54mm_Vertical"
      (place J4 173736 -118745 front 180 (PN "RP2350B Left"))
    )
    (component "MZ-1500:PinHeader_2x15_P2.54mm_Vertical::1"
      (place J5 138176 -118745 front 180 (PN "RP2350B Right"))
    )
  )
  (library
    (image Capacitor_THT:C_Rect_L4.0mm_W2.5mm_P2.50mm
      (outline (path signal 50  3550 1500  -1050 1500))
      (outline (path signal 50  3550 -1500  3550 1500))
      (outline (path signal 50  -1050 -1500  3550 -1500))
      (outline (path signal 50  -1050 1500  -1050 -1500))
      (outline (path signal 120  3370 -665  3370 -1370))
      (outline (path signal 120  3370 1370  3370 665))
      (outline (path signal 120  -870 -665  -870 -1370))
      (outline (path signal 120  -870 1370  -870 665))
      (outline (path signal 120  -870 -1370  3370 -1370))
      (outline (path signal 120  -870 1370  3370 1370))
      (outline (path signal 100  3250 1250  -750 1250))
      (outline (path signal 100  3250 -1250  3250 1250))
      (outline (path signal 100  -750 -1250  3250 -1250))
      (outline (path signal 100  -750 1250  -750 -1250))
      (pin Round[A]Pad_1600_um 2 2500 0)
      (pin Round[A]Pad_1600_um 1 0 0)
    )
    (image Capacitor_THT:C_Rect_L4.0mm_W2.5mm_P2.50mm::1
      (outline (path signal 100  -750 1250  -750 -1250))
      (outline (path signal 100  -750 -1250  3250 -1250))
      (outline (path signal 100  3250 -1250  3250 1250))
      (outline (path signal 100  3250 1250  -750 1250))
      (outline (path signal 120  -870 1370  3370 1370))
      (outline (path signal 120  -870 -1370  3370 -1370))
      (outline (path signal 120  -870 1370  -870 665))
      (outline (path signal 120  -870 -665  -870 -1370))
      (outline (path signal 120  3370 1370  3370 665))
      (outline (path signal 120  3370 -665  3370 -1370))
      (outline (path signal 50  -1050 1500  -1050 -1500))
      (outline (path signal 50  -1050 -1500  3550 -1500))
      (outline (path signal 50  3550 -1500  3550 1500))
      (outline (path signal 50  3550 1500  -1050 1500))
      (pin Round[A]Pad_1600_um 1 0 0)
      (pin Round[A]Pad_1600_um 2 2500 0)
    )
    (image Connector_PinSocket_2.54mm:PinSocket_1x06_P2.54mm_Vertical
      (outline (path signal 100  -1270 1270  635 1270))
      (outline (path signal 100  635 1270  1270 635))
      (outline (path signal 100  1270 635  1270 -13970))
      (outline (path signal 100  1270 -13970  -1270 -13970))
      (outline (path signal 100  -1270 -13970  -1270 1270))
      (outline (path signal 120  -1330 -1270  1330 -1270))
      (outline (path signal 120  -1330 -1270  -1330 -14030))
      (outline (path signal 120  -1330 -14030  1330 -14030))
      (outline (path signal 120  1330 -1270  1330 -14030))
      (outline (path signal 120  1330 1330  1330 0))
      (outline (path signal 120  0 1330  1330 1330))
      (outline (path signal 50  -1800 1800  1750 1800))
      (outline (path signal 50  1750 1800  1750 -14450))
      (outline (path signal 50  1750 -14450  -1800 -14450))
      (outline (path signal 50  -1800 -14450  -1800 1800))
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
      (pin Oval[A]Pad_1700x1700_um 2 0 -2540)
      (pin Oval[A]Pad_1700x1700_um 3 0 -5080)
      (pin Oval[A]Pad_1700x1700_um 4 0 -7620)
      (pin Oval[A]Pad_1700x1700_um 5 0 -10160)
      (pin Oval[A]Pad_1700x1700_um 6 0 -12700)
    )
    (image "Package_DIP:DIP-14_W7.62mm_LongPads"
      (outline (path signal 50  9100 1550  -1450 1550))
      (outline (path signal 50  9100 -16800  9100 1550))
      (outline (path signal 50  -1450 -16800  9100 -16800))
      (outline (path signal 50  -1450 1550  -1450 -16800))
      (outline (path signal 120  6060 1330  4810 1330))
      (outline (path signal 120  6060 -16570  6060 1330))
      (outline (path signal 120  1560 -16570  6060 -16570))
      (outline (path signal 120  1560 1330  1560 -16570))
      (outline (path signal 120  2810 1330  1560 1330))
      (outline (path signal 100  635 270  1635 1270))
      (outline (path signal 100  635 -16510  635 270))
      (outline (path signal 100  6985 -16510  635 -16510))
      (outline (path signal 100  6985 1270  6985 -16510))
      (outline (path signal 100  1635 1270  6985 1270))
      (pin Oval[A]Pad_2400x1600_um 14 7620 0)
      (pin Oval[A]Pad_2400x1600_um 7 0 -15240)
      (pin Oval[A]Pad_2400x1600_um 13 7620 -2540)
      (pin Oval[A]Pad_2400x1600_um 6 0 -12700)
      (pin Oval[A]Pad_2400x1600_um 12 7620 -5080)
      (pin Oval[A]Pad_2400x1600_um 5 0 -10160)
      (pin Oval[A]Pad_2400x1600_um 11 7620 -7620)
      (pin Oval[A]Pad_2400x1600_um 4 0 -7620)
      (pin Oval[A]Pad_2400x1600_um 10 7620 -10160)
      (pin Oval[A]Pad_2400x1600_um 3 0 -5080)
      (pin Oval[A]Pad_2400x1600_um 9 7620 -12700)
      (pin Oval[A]Pad_2400x1600_um 2 0 -2540)
      (pin Oval[A]Pad_2400x1600_um 8 7620 -15240)
      (pin Rect[A]Pad_2400x1600_um 1 0 0)
    )
    (image "Package_DIP:DIP-40_W15.24mm_LongPads"
      (outline (path signal 100  1255 1270  14985 1270))
      (outline (path signal 100  14985 1270  14985 -49530))
      (outline (path signal 100  14985 -49530  255 -49530))
      (outline (path signal 100  255 -49530  255 270))
      (outline (path signal 100  255 270  1255 1270))
      (outline (path signal 120  6620 1330  1560 1330))
      (outline (path signal 120  1560 1330  1560 -49590))
      (outline (path signal 120  1560 -49590  13680 -49590))
      (outline (path signal 120  13680 -49590  13680 1330))
      (outline (path signal 120  13680 1330  8620 1330))
      (outline (path signal 50  -1500 1550  -1500 -49800))
      (outline (path signal 50  -1500 -49800  16700 -49800))
      (outline (path signal 50  16700 -49800  16700 1550))
      (outline (path signal 50  16700 1550  -1500 1550))
      (pin Rect[A]Pad_2400x1600_um 1 0 0)
      (pin Oval[A]Pad_2400x1600_um 21 15240 -48260)
      (pin Oval[A]Pad_2400x1600_um 2 0 -2540)
      (pin Oval[A]Pad_2400x1600_um 22 15240 -45720)
      (pin Oval[A]Pad_2400x1600_um 3 0 -5080)
      (pin Oval[A]Pad_2400x1600_um 23 15240 -43180)
      (pin Oval[A]Pad_2400x1600_um 4 0 -7620)
      (pin Oval[A]Pad_2400x1600_um 24 15240 -40640)
      (pin Oval[A]Pad_2400x1600_um 5 0 -10160)
      (pin Oval[A]Pad_2400x1600_um 25 15240 -38100)
      (pin Oval[A]Pad_2400x1600_um 6 0 -12700)
      (pin Oval[A]Pad_2400x1600_um 26 15240 -35560)
      (pin Oval[A]Pad_2400x1600_um 7 0 -15240)
      (pin Oval[A]Pad_2400x1600_um 27 15240 -33020)
      (pin Oval[A]Pad_2400x1600_um 8 0 -17780)
      (pin Oval[A]Pad_2400x1600_um 28 15240 -30480)
      (pin Oval[A]Pad_2400x1600_um 9 0 -20320)
      (pin Oval[A]Pad_2400x1600_um 29 15240 -27940)
      (pin Oval[A]Pad_2400x1600_um 10 0 -22860)
      (pin Oval[A]Pad_2400x1600_um 30 15240 -25400)
      (pin Oval[A]Pad_2400x1600_um 11 0 -25400)
      (pin Oval[A]Pad_2400x1600_um 31 15240 -22860)
      (pin Oval[A]Pad_2400x1600_um 12 0 -27940)
      (pin Oval[A]Pad_2400x1600_um 32 15240 -20320)
      (pin Oval[A]Pad_2400x1600_um 13 0 -30480)
      (pin Oval[A]Pad_2400x1600_um 33 15240 -17780)
      (pin Oval[A]Pad_2400x1600_um 14 0 -33020)
      (pin Oval[A]Pad_2400x1600_um 34 15240 -15240)
      (pin Oval[A]Pad_2400x1600_um 15 0 -35560)
      (pin Oval[A]Pad_2400x1600_um 35 15240 -12700)
      (pin Oval[A]Pad_2400x1600_um 16 0 -38100)
      (pin Oval[A]Pad_2400x1600_um 36 15240 -10160)
      (pin Oval[A]Pad_2400x1600_um 17 0 -40640)
      (pin Oval[A]Pad_2400x1600_um 37 15240 -7620)
      (pin Oval[A]Pad_2400x1600_um 18 0 -43180)
      (pin Oval[A]Pad_2400x1600_um 38 15240 -5080)
      (pin Oval[A]Pad_2400x1600_um 19 0 -45720)
      (pin Oval[A]Pad_2400x1600_um 39 15240 -2540)
      (pin Oval[A]Pad_2400x1600_um 20 0 -48260)
      (pin Oval[A]Pad_2400x1600_um 40 15240 0)
    )
    (image "MZ-1500:AE-microSD-LLCNV"
      (outline (path signal 100  635 -21590  -1270 -21590))
      (outline (path signal 100  -1270 -21590  -1270 1270))
      (outline (path signal 100  -1270 1270  1270 1270))
      (outline (path signal 100  1270 1270  1270 -20955))
      (outline (path signal 100  1270 -20955  635 -21590))
      (outline (path signal 120  1330 1330  -1330 1330))
      (outline (path signal 120  1330 -19050  1330 1330))
      (outline (path signal 120  -1330 -19050  -1330 1330))
      (outline (path signal 120  1330 -19050  -1330 -19050))
      (outline (path signal 120  1330 -20320  1330 -21650))
      (outline (path signal 120  1330 -21650  0 -21650))
      (outline (path signal 50  -30200 1800  -30200 -22100))
      (outline (path signal 50  -30200 -22100  1800 -22100))
      (outline (path signal 50  1800 -22100  1800 1800))
      (outline (path signal 50  1800 1800  -30200 1800))
      (outline (path signal 120  1700 1700  -30100 1700))
      (outline (path signal 120  -30100 1700  -30100 -22000))
      (outline (path signal 120  -30100 -22000  1700 -22000))
      (outline (path signal 120  1700 -22000  1700 1700))
      (pin Rect[A]Pad_1700x1700_um (rotate 180) 1 0 -20320)
      (pin Oval[A]Pad_1700x1700_um (rotate 180) 2 0 -17780)
      (pin Oval[A]Pad_1700x1700_um (rotate 180) 3 0 -15240)
      (pin Oval[A]Pad_1700x1700_um (rotate 180) 4 0 -12700)
      (pin Oval[A]Pad_1700x1700_um (rotate 180) 5 0 -10160)
      (pin Oval[A]Pad_1700x1700_um (rotate 180) 6 0 -7620)
      (pin Oval[A]Pad_1700x1700_um (rotate 180) 7 0 -5080)
      (pin Oval[A]Pad_1700x1700_um (rotate 180) 8 0 -2540)
      (pin Oval[A]Pad_1700x1700_um (rotate 180) 9 0 0)
      (pin Oval[A]Pad_1700x1700_um @1 -27940 0)
      (pin Oval[A]Pad_1700x1700_um @2 -25400 0)
      (pin Oval[A]Pad_1700x1700_um @3 -27940 -20320)
      (pin Oval[A]Pad_1700x1700_um @4 -25400 -20320)
    )
    (image "MZ-1500:Arduino_Pro_Mini"
      (outline (path signal 120  1270 -1270  1270 1270))
      (outline (path signal 120  1270 1270  -1397 1270))
      (outline (path signal 120  -1397 -1270  -1397 -29337))
      (outline (path signal 120  -1397 3937  -1397 1270))
      (outline (path signal 120  13970 1270  16640 1270))
      (outline (path signal 120  13970 1270  13970 -29337))
      (outline (path signal 120  -1397 -29337  16640 -29337))
      (outline (path signal 120  1270 -1270  -1397 -1270))
      (outline (path signal 120  1270 -1270  1270 -29337))
      (outline (path signal 120  16637 -29337  16637 3937))
      (outline (path signal 120  16637 3937  -1397 3937))
      (outline (path signal 100  16510 -29210  -1270 -29210))
      (outline (path signal 100  -1270 -29210  -1270 2540))
      (outline (path signal 100  -1270 2540  0 3810))
      (outline (path signal 100  0 3810  16510 3810))
      (outline (path signal 100  16510 3810  16510 -29210))
      (outline (path signal 50  -1524 4064  16764 4064))
      (outline (path signal 50  -1524 4064  -1524 -29464))
      (outline (path signal 50  16764 -29464  16764 4064))
      (outline (path signal 50  16764 -29464  -1524 -29464))
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 13 15240 -27940)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 14 15240 -25400)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 15 15240 -22860)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 16 15240 -20320)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 17 15240 -17780)
      (pin Oval[A]Pad_1600x1600_um 8 0 -17780)
      (pin Oval[A]Pad_1600x1600_um 18 15240 -15240)
      (pin Oval[A]Pad_1600x1600_um 9 0 -20320)
      (pin Oval[A]Pad_1600x1600_um 19 15240 -12700)
      (pin Oval[A]Pad_1600x1600_um 10 0 -22860)
      (pin Oval[A]Pad_1600x1600_um 20 15240 -10160)
      (pin Oval[A]Pad_1600x1600_um 11 0 -25400)
      (pin Oval[A]Pad_1600x1600_um 21 15240 -7620)
      (pin Oval[A]Pad_1600x1600_um 12 0 -27940)
      (pin Oval[A]Pad_1600x1600_um 22 15240 -5080)
      (pin Oval[A]Pad_1600x1600_um 23 15240 -2540)
      (pin Oval[A]Pad_1600x1600_um 24 15240 0)
      (pin Oval[A]Pad_1600x1600_um A5 12700 -8890)
      (pin Oval[A]Pad_1600x1600_um A4 12700 -11430)
      (pin Oval[A]Pad_1600x1600_um A7 12700 -19050)
      (pin Oval[A]Pad_1600x1600_um A6 12700 -21590)
    )
    (image "MZ-1500:BUS_50Pin"
      (outline (path signal 50  12700 -4060  -102870 -4060))
      (outline (path signal 50  12700 -4060  12700 6985))
      (outline (path signal 50  -102870 6985  12700 6985))
      (outline (path signal 100  -12700 6350  -12700 -3810))
      (outline (path signal 100  -78740 6350  -12700 6350))
      (outline (path signal 100  -12700 -3810  -78740 -3810))
      (outline (path signal 100  -78740 6350  -78740 -3810))
      (outline (path signal 50  -102870 -4060  -102870 6985))
      (pin Rect[T]Pad_1780x10000_um 2 -76200 1270)
      (pin Rect[T]Pad_1780x10000_um 4 -73660 1270)
      (pin Rect[T]Pad_1780x10000_um 6 -71120 1270)
      (pin Rect[T]Pad_1780x10000_um 8 -68580 1270)
      (pin Rect[T]Pad_1780x10000_um 10 -66040 1270)
      (pin Rect[T]Pad_1780x10000_um 12 -63500 1270)
      (pin Rect[T]Pad_1780x10000_um 14 -60960 1270)
      (pin Rect[T]Pad_1780x10000_um 16 -58420 1270)
      (pin Rect[T]Pad_1780x10000_um 18 -55880 1270)
      (pin Rect[T]Pad_1780x10000_um 20 -53340 1270)
      (pin Rect[T]Pad_1780x10000_um 22 -50800 1270)
      (pin Rect[T]Pad_1780x10000_um 24 -48260 1270)
      (pin Rect[T]Pad_1780x10000_um 26 -45720 1270)
      (pin Rect[T]Pad_1780x10000_um 28 -43180 1270)
      (pin Rect[T]Pad_1780x10000_um 30 -40640 1270)
      (pin Rect[T]Pad_1780x10000_um 32 -38100 1270)
      (pin Rect[T]Pad_1780x10000_um 34 -35560 1270)
      (pin Rect[T]Pad_1780x10000_um 36 -33020 1270)
      (pin Rect[T]Pad_1780x10000_um 38 -30480 1270)
      (pin Rect[T]Pad_1780x10000_um 40 -27940 1270)
      (pin Rect[T]Pad_1780x10000_um 42 -25400 1270)
      (pin Rect[T]Pad_1780x10000_um 44 -22860 1270)
      (pin Rect[B]Pad_1780x10000_um 1 -76200 1270)
      (pin Rect[B]Pad_1780x10000_um 3 -73660 1270)
      (pin Rect[B]Pad_1780x10000_um 5 -71120 1270)
      (pin Rect[B]Pad_1780x10000_um 7 -68580 1270)
      (pin Rect[B]Pad_1780x10000_um 9 -66040 1270)
      (pin Rect[B]Pad_1780x10000_um 11 -63500 1270)
      (pin Rect[B]Pad_1780x10000_um 13 -60960 1270)
      (pin Rect[B]Pad_1780x10000_um 15 -58420 1270)
      (pin Rect[B]Pad_1780x10000_um 17 -55880 1270)
      (pin Rect[B]Pad_1780x10000_um 19 -53340 1270)
      (pin Rect[B]Pad_1780x10000_um 21 -50800 1270)
      (pin Rect[B]Pad_1780x10000_um 23 -48260 1270)
      (pin Rect[B]Pad_1780x10000_um 25 -45720 1270)
      (pin Rect[B]Pad_1780x10000_um 27 -43180 1270)
      (pin Rect[B]Pad_1780x10000_um 29 -40640 1270)
      (pin Rect[B]Pad_1780x10000_um 31 -38100 1270)
      (pin Rect[B]Pad_1780x10000_um 33 -35560 1270)
      (pin Rect[B]Pad_1780x10000_um 35 -33020 1270)
      (pin Rect[B]Pad_1780x10000_um 37 -30480 1270)
      (pin Rect[B]Pad_1780x10000_um 39 -27940 1270)
      (pin Rect[B]Pad_1780x10000_um 41 -25400 1270)
      (pin Rect[B]Pad_1780x10000_um 43 -22860 1270)
      (pin Rect[T]Pad_1780x10000_um 46 -20320 1270)
      (pin Rect[T]Pad_1780x10000_um 48 -17780 1270)
      (pin Rect[T]Pad_1780x10000_um 50 -15240 1270)
      (pin Rect[B]Pad_1780x10000_um 45 -20320 1270)
      (pin Rect[B]Pad_1780x10000_um 47 -17780 1270)
      (pin Rect[B]Pad_1780x10000_um 49 -15240 1270)
    )
    (image Capacitor_THT:CP_Radial_D5.0mm_P2.50mm
      (outline (path signal 120  -1304.78 1725  -1304.78 1225))
      (outline (path signal 120  -1554.78 1475  -1054.78 1475))
      (outline (path signal 120  3851 284  3851 -284))
      (outline (path signal 120  3811 518  3811 -518))
      (outline (path signal 120  3771 677  3771 -677))
      (outline (path signal 120  3731 805  3731 -805))
      (outline (path signal 120  3691 915  3691 -915))
      (outline (path signal 120  3651 1011  3651 -1011))
      (outline (path signal 120  3611 1098  3611 -1098))
      (outline (path signal 120  3571 1178  3571 -1178))
      (outline (path signal 120  3531 -1040  3531 -1251))
      (outline (path signal 120  3531 1251  3531 1040))
      (outline (path signal 120  3491 -1040  3491 -1319))
      (outline (path signal 120  3491 1319  3491 1040))
      (outline (path signal 120  3451 -1040  3451 -1383))
      (outline (path signal 120  3451 1383  3451 1040))
      (outline (path signal 120  3411 -1040  3411 -1443))
      (outline (path signal 120  3411 1443  3411 1040))
      (outline (path signal 120  3371 -1040  3371 -1500))
      (outline (path signal 120  3371 1500  3371 1040))
      (outline (path signal 120  3331 -1040  3331 -1554))
      (outline (path signal 120  3331 1554  3331 1040))
      (outline (path signal 120  3291 -1040  3291 -1605))
      (outline (path signal 120  3291 1605  3291 1040))
      (outline (path signal 120  3251 -1040  3251 -1653))
      (outline (path signal 120  3251 1653  3251 1040))
      (outline (path signal 120  3211 -1040  3211 -1699))
      (outline (path signal 120  3211 1699  3211 1040))
      (outline (path signal 120  3171 -1040  3171 -1743))
      (outline (path signal 120  3171 1743  3171 1040))
      (outline (path signal 120  3131 -1040  3131 -1785))
      (outline (path signal 120  3131 1785  3131 1040))
      (outline (path signal 120  3091 -1040  3091 -1826))
      (outline (path signal 120  3091 1826  3091 1040))
      (outline (path signal 120  3051 -1040  3051 -1864))
      (outline (path signal 120  3051 1864  3051 1040))
      (outline (path signal 120  3011 -1040  3011 -1901))
      (outline (path signal 120  3011 1901  3011 1040))
      (outline (path signal 120  2971 -1040  2971 -1937))
      (outline (path signal 120  2971 1937  2971 1040))
      (outline (path signal 120  2931 -1040  2931 -1971))
      (outline (path signal 120  2931 1971  2931 1040))
      (outline (path signal 120  2891 -1040  2891 -2004))
      (outline (path signal 120  2891 2004  2891 1040))
      (outline (path signal 120  2851 -1040  2851 -2035))
      (outline (path signal 120  2851 2035  2851 1040))
      (outline (path signal 120  2811 -1040  2811 -2065))
      (outline (path signal 120  2811 2065  2811 1040))
      (outline (path signal 120  2771 -1040  2771 -2095))
      (outline (path signal 120  2771 2095  2771 1040))
      (outline (path signal 120  2731 -1040  2731 -2122))
      (outline (path signal 120  2731 2122  2731 1040))
      (outline (path signal 120  2691 -1040  2691 -2149))
      (outline (path signal 120  2691 2149  2691 1040))
      (outline (path signal 120  2651 -1040  2651 -2175))
      (outline (path signal 120  2651 2175  2651 1040))
      (outline (path signal 120  2611 -1040  2611 -2200))
      (outline (path signal 120  2611 2200  2611 1040))
      (outline (path signal 120  2571 -1040  2571 -2224))
      (outline (path signal 120  2571 2224  2571 1040))
      (outline (path signal 120  2531 -1040  2531 -2247))
      (outline (path signal 120  2531 2247  2531 1040))
      (outline (path signal 120  2491 -1040  2491 -2268))
      (outline (path signal 120  2491 2268  2491 1040))
      (outline (path signal 120  2451 -1040  2451 -2290))
      (outline (path signal 120  2451 2290  2451 1040))
      (outline (path signal 120  2411 -1040  2411 -2310))
      (outline (path signal 120  2411 2310  2411 1040))
      (outline (path signal 120  2371 -1040  2371 -2329))
      (outline (path signal 120  2371 2329  2371 1040))
      (outline (path signal 120  2331 -1040  2331 -2348))
      (outline (path signal 120  2331 2348  2331 1040))
      (outline (path signal 120  2291 -1040  2291 -2365))
      (outline (path signal 120  2291 2365  2291 1040))
      (outline (path signal 120  2251 -1040  2251 -2382))
      (outline (path signal 120  2251 2382  2251 1040))
      (outline (path signal 120  2211 -1040  2211 -2398))
      (outline (path signal 120  2211 2398  2211 1040))
      (outline (path signal 120  2171 -1040  2171 -2414))
      (outline (path signal 120  2171 2414  2171 1040))
      (outline (path signal 120  2131 -1040  2131 -2428))
      (outline (path signal 120  2131 2428  2131 1040))
      (outline (path signal 120  2091 -1040  2091 -2442))
      (outline (path signal 120  2091 2442  2091 1040))
      (outline (path signal 120  2051 -1040  2051 -2455))
      (outline (path signal 120  2051 2455  2051 1040))
      (outline (path signal 120  2011 -1040  2011 -2468))
      (outline (path signal 120  2011 2468  2011 1040))
      (outline (path signal 120  1971 -1040  1971 -2480))
      (outline (path signal 120  1971 2480  1971 1040))
      (outline (path signal 120  1930 -1040  1930 -2491))
      (outline (path signal 120  1930 2491  1930 1040))
      (outline (path signal 120  1890 -1040  1890 -2501))
      (outline (path signal 120  1890 2501  1890 1040))
      (outline (path signal 120  1850 -1040  1850 -2511))
      (outline (path signal 120  1850 2511  1850 1040))
      (outline (path signal 120  1810 -1040  1810 -2520))
      (outline (path signal 120  1810 2520  1810 1040))
      (outline (path signal 120  1770 -1040  1770 -2528))
      (outline (path signal 120  1770 2528  1770 1040))
      (outline (path signal 120  1730 -1040  1730 -2536))
      (outline (path signal 120  1730 2536  1730 1040))
      (outline (path signal 120  1690 -1040  1690 -2543))
      (outline (path signal 120  1690 2543  1690 1040))
      (outline (path signal 120  1650 -1040  1650 -2550))
      (outline (path signal 120  1650 2550  1650 1040))
      (outline (path signal 120  1610 -1040  1610 -2556))
      (outline (path signal 120  1610 2556  1610 1040))
      (outline (path signal 120  1570 -1040  1570 -2561))
      (outline (path signal 120  1570 2561  1570 1040))
      (outline (path signal 120  1530 -1040  1530 -2565))
      (outline (path signal 120  1530 2565  1530 1040))
      (outline (path signal 120  1490 -1040  1490 -2569))
      (outline (path signal 120  1490 2569  1490 1040))
      (outline (path signal 120  1450 2573  1450 -2573))
      (outline (path signal 120  1410 2576  1410 -2576))
      (outline (path signal 120  1370 2578  1370 -2578))
      (outline (path signal 120  1330 2579  1330 -2579))
      (outline (path signal 120  1290 2580  1290 -2580))
      (outline (path signal 120  1250 2580  1250 -2580))
      (outline (path signal 100  -633.605 1337.5  -633.605 837.5))
      (outline (path signal 100  -883.605 1087.5  -383.605 1087.5))
      (outline (path signal 50  4000 0  3920.09 -658.118  3685 -1277.99  3308.41 -1823.59
            2812.18 -2263.21  2225.16 -2571.3  1581.48 -2729.95  918.524 -2729.95
            274.837 -2571.3  -312.178 -2263.21  -808.405 -1823.59  -1185 -1277.99
            -1420.09 -658.118  -1500 0  -1420.09 658.118  -1185 1277.99
            -808.405 1823.59  -312.178 2263.21  274.837 2571.3  918.524 2729.95
            1581.48 2729.95  2225.16 2571.3  2812.18 2263.21  3308.41 1823.59
            3685 1277.99  3920.09 658.118  4000 0))
      (outline (path signal 120  3870 0  3787.69 -651.568  3545.92 -1262.19  3159.9 -1793.51
            2653.87 -2212.14  2059.62 -2491.77  1414.51 -2614.83  759.061 -2573.59
            134.458 -2370.65  -420.051 -2018.74  -869.625 -1540  -1186.01 -964.486
            -1349.34 -328.373  -1349.34 328.373  -1186.01 964.486  -869.625 1540
            -420.051 2018.74  134.458 2370.65  759.061 2573.59  1414.51 2614.83
            2059.62 2491.77  2653.87 2212.14  3159.9 1793.51  3545.92 1262.19
            3787.69 651.568  3870 0))
      (outline (path signal 100  3750 0  3671.46 -621.725  3440.77 -1204.38  3072.42 -1711.37
            2589.57 -2110.82  2022.54 -2377.64  1406.98 -2495.07  781.547 -2455.72
            185.552 -2262.07  -343.56 -1926.28  -772.542 -1469.46  -1074.44 -920.311
            -1230.29 -313.333  -1230.29 313.333  -1074.44 920.311  -772.542 1469.46
            -343.56 1926.28  185.552 2262.07  781.547 2455.72  1406.98 2495.07
            2022.54 2377.64  2589.57 2110.82  3072.42 1711.37  3440.77 1204.38
            3671.46 621.725  3750 0))
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
      (pin Round[A]Pad_1600_um 2 2500 0)
    )
    (image "Connector_Dsub:DSUB-15-HD_Female_Horizontal_P2.29x1.98mm_EdgePinOffset3.03mm_Housed_MountingHolesOffset4.94mm"
      (outline (path signal 50  11650 2150  -20250 2150))
      (outline (path signal 50  11650 -13900  11650 2150))
      (outline (path signal 50  -20250 -13900  11650 -13900))
      (outline (path signal 50  -20250 2150  -20250 -13900))
      (outline (path signal 120  0 2131.32  -250 2564.34))
      (outline (path signal 120  250 2564.34  0 2131.32))
      (outline (path signal 120  -250 2564.34  250 2564.34))
      (outline (path signal 120  11170 1670  11170 -6930))
      (outline (path signal 120  -19800 1670  11170 1670))
      (outline (path signal 120  -19800 -6930  -19800 1670))
      (outline (path signal 100  9785 -6990  9785 -2050))
      (outline (path signal 100  6585 -6990  6585 -2050))
      (outline (path signal 100  -15215 -6990  -15215 -2050))
      (outline (path signal 100  -18415 -6990  -18415 -2050))
      (outline (path signal 100  10685 -7390  5685 -7390))
      (outline (path signal 100  10685 -12390  10685 -7390))
      (outline (path signal 100  5685 -12390  10685 -12390))
      (outline (path signal 100  5685 -7390  5685 -12390))
      (outline (path signal 100  -14315 -7390  -19315 -7390))
      (outline (path signal 100  -14315 -12390  -14315 -7390))
      (outline (path signal 100  -19315 -12390  -14315 -12390))
      (outline (path signal 100  -19315 -7390  -19315 -12390))
      (outline (path signal 100  3835 -7390  -12465 -7390))
      (outline (path signal 100  3835 -13390  3835 -7390))
      (outline (path signal 100  -12465 -13390  3835 -13390))
      (outline (path signal 100  -12465 -7390  -12465 -13390))
      (outline (path signal 100  11110 -6990  -19740 -6990))
      (outline (path signal 100  11110 -7390  11110 -6990))
      (outline (path signal 100  -19740 -7390  11110 -7390))
      (outline (path signal 100  -19740 -6990  -19740 -7390))
      (outline (path signal 100  11110 1610  -19740 1610))
      (outline (path signal 100  11110 -6990  11110 1610))
      (outline (path signal 100  -19740 -6990  11110 -6990))
      (outline (path signal 100  -19740 1610  -19740 -6990))
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
      (pin Round[A]Pad_1600_um 2 -2290 0)
      (pin Round[A]Pad_1600_um 3 -4580 0)
      (pin Round[A]Pad_1600_um 4 -6870 0)
      (pin Round[A]Pad_1600_um 5 -9160 0)
      (pin Round[A]Pad_1600_um 6 1145 -1980)
      (pin Round[A]Pad_1600_um 7 -1145 -1980)
      (pin Round[A]Pad_1600_um 8 -3435 -1980)
      (pin Round[A]Pad_1600_um 9 -5725 -1980)
      (pin Round[A]Pad_1600_um 10 -8015 -1980)
      (pin Round[A]Pad_1600_um 11 0 -3960)
      (pin Round[A]Pad_1600_um 12 -2290 -3960)
      (pin Round[A]Pad_1600_um 13 -4580 -3960)
      (pin Round[A]Pad_1600_um 14 -6870 -3960)
      (pin Round[A]Pad_1600_um 15 -9160 -3960)
      (pin Round[A]Pad_4000_um 0 -16815 -2050)
      (pin Round[A]Pad_4000_um 0@1 8185 -2050)
    )
    (image Resistor_THT:R_Axial_DIN0207_L6.3mm_D2.5mm_P7.62mm_Horizontal
      (outline (path signal 50  8670 1500  -1050 1500))
      (outline (path signal 50  8670 -1500  8670 1500))
      (outline (path signal 50  -1050 -1500  8670 -1500))
      (outline (path signal 50  -1050 1500  -1050 -1500))
      (outline (path signal 120  7080 -1370  7080 -1040))
      (outline (path signal 120  540 -1370  7080 -1370))
      (outline (path signal 120  540 -1040  540 -1370))
      (outline (path signal 120  7080 1370  7080 1040))
      (outline (path signal 120  540 1370  7080 1370))
      (outline (path signal 120  540 1040  540 1370))
      (outline (path signal 100  7620 0  6960 0))
      (outline (path signal 100  0 0  660 0))
      (outline (path signal 100  6960 1250  660 1250))
      (outline (path signal 100  6960 -1250  6960 1250))
      (outline (path signal 100  660 -1250  6960 -1250))
      (outline (path signal 100  660 1250  660 -1250))
      (pin Round[A]Pad_1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 2 7620 0)
    )
    (image Resistor_THT:R_Axial_DIN0207_L6.3mm_D2.5mm_P7.62mm_Horizontal::1
      (outline (path signal 100  660 1250  660 -1250))
      (outline (path signal 100  660 -1250  6960 -1250))
      (outline (path signal 100  6960 -1250  6960 1250))
      (outline (path signal 100  6960 1250  660 1250))
      (outline (path signal 100  0 0  660 0))
      (outline (path signal 100  7620 0  6960 0))
      (outline (path signal 120  540 1040  540 1370))
      (outline (path signal 120  540 1370  7080 1370))
      (outline (path signal 120  7080 1370  7080 1040))
      (outline (path signal 120  540 -1040  540 -1370))
      (outline (path signal 120  540 -1370  7080 -1370))
      (outline (path signal 120  7080 -1370  7080 -1040))
      (outline (path signal 50  -1050 1500  -1050 -1500))
      (outline (path signal 50  -1050 -1500  8670 -1500))
      (outline (path signal 50  8670 -1500  8670 1500))
      (outline (path signal 50  8670 1500  -1050 1500))
      (pin Oval[A]Pad_1600x1600_um 2 7620 0)
      (pin Round[A]Pad_1600_um 1 0 0)
    )
    (image "Package_DIP:DIP-14_W7.62mm_LongPads::1"
      (outline (path signal 50  9100 1550  -1450 1550))
      (outline (path signal 50  9100 -16800  9100 1550))
      (outline (path signal 50  -1450 -16800  9100 -16800))
      (outline (path signal 50  -1450 1550  -1450 -16800))
      (outline (path signal 120  6060 1330  4810 1330))
      (outline (path signal 120  6060 -16570  6060 1330))
      (outline (path signal 120  1560 -16570  6060 -16570))
      (outline (path signal 120  1560 1330  1560 -16570))
      (outline (path signal 120  2810 1330  1560 1330))
      (outline (path signal 100  635 270  1635 1270))
      (outline (path signal 100  635 -16510  635 270))
      (outline (path signal 100  6985 -16510  635 -16510))
      (outline (path signal 100  6985 1270  6985 -16510))
      (outline (path signal 100  1635 1270  6985 1270))
      (pin Rect[A]Pad_2400x1600_um 1 0 0)
      (pin Oval[A]Pad_2400x1600_um 8 7620 -15240)
      (pin Oval[A]Pad_2400x1600_um 2 0 -2540)
      (pin Oval[A]Pad_2400x1600_um 9 7620 -12700)
      (pin Oval[A]Pad_2400x1600_um 3 0 -5080)
      (pin Oval[A]Pad_2400x1600_um 10 7620 -10160)
      (pin Oval[A]Pad_2400x1600_um 4 0 -7620)
      (pin Oval[A]Pad_2400x1600_um 11 7620 -7620)
      (pin Oval[A]Pad_2400x1600_um 5 0 -10160)
      (pin Oval[A]Pad_2400x1600_um 12 7620 -5080)
      (pin Oval[A]Pad_2400x1600_um 6 0 -12700)
      (pin Oval[A]Pad_2400x1600_um 13 7620 -2540)
      (pin Oval[A]Pad_2400x1600_um 7 0 -15240)
      (pin Oval[A]Pad_2400x1600_um 14 7620 0)
    )
    (image "MZ-1500:PinHeader_2x15_P2.54mm_Vertical"
      (outline (path signal 50  4350 1800  -1800 1800))
      (outline (path signal 50  4350 -37350  4350 1800))
      (outline (path signal 50  -1800 -37350  4350 -37350))
      (outline (path signal 50  -1800 1800  -1800 -37350))
      (outline (path signal 120  -1330 1330  0 1330))
      (outline (path signal 120  -1330 0  -1330 1330))
      (outline (path signal 120  1270 1330  3870 1330))
      (outline (path signal 120  1270 -1270  1270 1330))
      (outline (path signal 120  -1330 -1270  1270 -1270))
      (outline (path signal 120  3870 1330  3870 -36890))
      (outline (path signal 120  -1330 -1270  -1330 -36890))
      (outline (path signal 120  -1330 -36890  3870 -36890))
      (outline (path signal 100  -1270 0  0 1270))
      (outline (path signal 100  -1270 -36830  -1270 0))
      (outline (path signal 100  3810 -36830  -1270 -36830))
      (outline (path signal 100  3810 1270  3810 -36830))
      (outline (path signal 100  0 1270  3810 1270))
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
      (pin Oval[A]Pad_1700x1700_um 16 2540 0)
      (pin Oval[A]Pad_1700x1700_um 2 0 -2540)
      (pin Oval[A]Pad_1700x1700_um 17 2540 -2540)
      (pin Oval[A]Pad_1700x1700_um 3 0 -5080)
      (pin Oval[A]Pad_1700x1700_um 18 2540 -5080)
      (pin Oval[A]Pad_1700x1700_um 4 0 -7620)
      (pin Oval[A]Pad_1700x1700_um 19 2540 -7620)
      (pin Oval[A]Pad_1700x1700_um 5 0 -10160)
      (pin Oval[A]Pad_1700x1700_um 20 2540 -10160)
      (pin Oval[A]Pad_1700x1700_um 6 0 -12700)
      (pin Oval[A]Pad_1700x1700_um 21 2540 -12700)
      (pin Oval[A]Pad_1700x1700_um 7 0 -15240)
      (pin Oval[A]Pad_1700x1700_um 22 2540 -15240)
      (pin Oval[A]Pad_1700x1700_um 8 0 -17780)
      (pin Oval[A]Pad_1700x1700_um 23 2540 -17780)
      (pin Oval[A]Pad_1700x1700_um 9 0 -20320)
      (pin Oval[A]Pad_1700x1700_um 24 2540 -20320)
      (pin Oval[A]Pad_1700x1700_um 10 0 -22860)
      (pin Oval[A]Pad_1700x1700_um 25 2540 -22860)
      (pin Oval[A]Pad_1700x1700_um 11 0 -25400)
      (pin Oval[A]Pad_1700x1700_um 26 2540 -25400)
      (pin Oval[A]Pad_1700x1700_um 12 0 -27940)
      (pin Oval[A]Pad_1700x1700_um 27 2540 -27940)
      (pin Oval[A]Pad_1700x1700_um 13 0 -30480)
      (pin Oval[A]Pad_1700x1700_um 28 2540 -30480)
      (pin Oval[A]Pad_1700x1700_um 14 0 -33020)
      (pin Oval[A]Pad_1700x1700_um 29 2540 -33020)
      (pin Oval[A]Pad_1700x1700_um 15 0 -35560)
      (pin Oval[A]Pad_1700x1700_um 30 2540 -35560)
    )
    (image "MZ-1500:PinHeader_2x15_P2.54mm_Vertical::1"
      (outline (path signal 100  0 1270  3810 1270))
      (outline (path signal 100  3810 1270  3810 -36830))
      (outline (path signal 100  3810 -36830  -1270 -36830))
      (outline (path signal 100  -1270 -36830  -1270 0))
      (outline (path signal 100  -1270 0  0 1270))
      (outline (path signal 120  -1330 -36890  3870 -36890))
      (outline (path signal 120  -1330 -1270  -1330 -36890))
      (outline (path signal 120  3870 1330  3870 -36890))
      (outline (path signal 120  -1330 -1270  1270 -1270))
      (outline (path signal 120  1270 -1270  1270 1330))
      (outline (path signal 120  1270 1330  3870 1330))
      (outline (path signal 120  -1330 0  -1330 1330))
      (outline (path signal 120  -1330 1330  0 1330))
      (outline (path signal 50  -1800 1800  -1800 -37350))
      (outline (path signal 50  -1800 -37350  4350 -37350))
      (outline (path signal 50  4350 -37350  4350 1800))
      (outline (path signal 50  4350 1800  -1800 1800))
      (pin Oval[A]Pad_1700x1700_um 30 2540 -35560)
      (pin Oval[A]Pad_1700x1700_um 15 0 -35560)
      (pin Oval[A]Pad_1700x1700_um 29 2540 -33020)
      (pin Oval[A]Pad_1700x1700_um 14 0 -33020)
      (pin Oval[A]Pad_1700x1700_um 28 2540 -30480)
      (pin Oval[A]Pad_1700x1700_um 13 0 -30480)
      (pin Oval[A]Pad_1700x1700_um 27 2540 -27940)
      (pin Oval[A]Pad_1700x1700_um 12 0 -27940)
      (pin Oval[A]Pad_1700x1700_um 26 2540 -25400)
      (pin Oval[A]Pad_1700x1700_um 11 0 -25400)
      (pin Oval[A]Pad_1700x1700_um 25 2540 -22860)
      (pin Oval[A]Pad_1700x1700_um 10 0 -22860)
      (pin Oval[A]Pad_1700x1700_um 24 2540 -20320)
      (pin Oval[A]Pad_1700x1700_um 9 0 -20320)
      (pin Oval[A]Pad_1700x1700_um 23 2540 -17780)
      (pin Oval[A]Pad_1700x1700_um 8 0 -17780)
      (pin Oval[A]Pad_1700x1700_um 22 2540 -15240)
      (pin Oval[A]Pad_1700x1700_um 7 0 -15240)
      (pin Oval[A]Pad_1700x1700_um 21 2540 -12700)
      (pin Oval[A]Pad_1700x1700_um 6 0 -12700)
      (pin Oval[A]Pad_1700x1700_um 20 2540 -10160)
      (pin Oval[A]Pad_1700x1700_um 5 0 -10160)
      (pin Oval[A]Pad_1700x1700_um 19 2540 -7620)
      (pin Oval[A]Pad_1700x1700_um 4 0 -7620)
      (pin Oval[A]Pad_1700x1700_um 18 2540 -5080)
      (pin Oval[A]Pad_1700x1700_um 3 0 -5080)
      (pin Oval[A]Pad_1700x1700_um 17 2540 -2540)
      (pin Oval[A]Pad_1700x1700_um 2 0 -2540)
      (pin Oval[A]Pad_1700x1700_um 16 2540 0)
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
    )
    (padstack Round[A]Pad_1600_um
      (shape (circle F.Cu 1600))
      (shape (circle B.Cu 1600))
      (attach off)
    )
    (padstack Round[A]Pad_4000_um
      (shape (circle F.Cu 4000))
      (shape (circle B.Cu 4000))
      (attach off)
    )
    (padstack Oval[A]Pad_2400x1600_um
      (shape (path F.Cu 1600  -400 0  400 0))
      (shape (path B.Cu 1600  -400 0  400 0))
      (attach off)
    )
    (padstack Oval[A]Pad_1600x1600_um
      (shape (path F.Cu 1600  0 0  0 0))
      (shape (path B.Cu 1600  0 0  0 0))
      (attach off)
    )
    (padstack Oval[A]Pad_1700x1700_um
      (shape (path F.Cu 1700  0 0  0 0))
      (shape (path B.Cu 1700  0 0  0 0))
      (attach off)
    )
    (padstack Rect[B]Pad_1780x10000_um
      (shape (rect B.Cu -890 -5000 890 5000))
      (attach off)
    )
    (padstack Rect[A]Pad_2400x1600_um
      (shape (rect F.Cu -1200 -800 1200 800))
      (shape (rect B.Cu -1200 -800 1200 800))
      (attach off)
    )
    (padstack Rect[A]Pad_1600x1600_um
      (shape (rect F.Cu -800 -800 800 800))
      (shape (rect B.Cu -800 -800 800 800))
      (attach off)
    )
    (padstack Rect[A]Pad_1700x1700_um
      (shape (rect F.Cu -850 -850 850 850))
      (shape (rect B.Cu -850 -850 850 850))
      (attach off)
    )
    (padstack Rect[T]Pad_1780x10000_um
      (shape (rect F.Cu -890 -5000 890 5000))
      (attach off)
    )
    (padstack "Via[0-1]_500:300_um"
      (shape (circle F.Cu 500))
      (shape (circle B.Cu 500))
      (attach off)
    )
  )
  (network
    (net +5V
      (pins C1-1 C2-1 C3-1 J3-2 U2-14 U2-12 U3-26 J2-1 U4-21 J1-2 J1-1 C4-1 U1-14
        J4-1)
    )
    (net GND
      (pins C1-2 C2-2 C3-2 J3-1 U2-7 U3-7 J2-4 U4-23 J1-10 J1-44 J1-25 J1-43 C4-2
        J6-6 J6-7 J6-8 J6-10 U1-7 J5-16)
    )
    (net /D0
      (pins U3-34 J1-8 J4-18)
    )
    (net /D1
      (pins U3-33 J1-6 J4-4)
    )
    (net /D2
      (pins U3-32 J1-4 J4-19)
    )
    (net /D3
      (pins U3-31 J1-3 J4-5)
    )
    (net /D4
      (pins U3-30 J1-5 J4-20)
    )
    (net /D5
      (pins U3-29 J1-7 J4-6)
    )
    (net /D6
      (pins U3-28 J1-9 J4-21)
    )
    (net /D7
      (pins U3-27 J1-11 J4-7)
    )
    (net /A0
      (pins U3-9 J1-42 J4-22)
    )
    (net /A1
      (pins U3-8 J1-40 J4-8)
    )
    (net /A2
      (pins J1-38 U1-9 J4-23)
    )
    (net /A3
      (pins J1-36 U1-5 J4-9)
    )
    (net /A4
      (pins J1-34 U1-3 J4-24)
    )
    (net /A5
      (pins U2-3 J1-32 J4-10)
    )
    (net /A6
      (pins J1-30 U1-1 J4-25)
    )
    (net /A7
      (pins U2-1 J1-28 J4-11)
    )
    (net /~RD
      (pins U3-5 J1-19 J5-12)
    )
    (net /~WR
      (pins U3-36 J1-17 J5-28)
    )
    (net "Net-(U1-Pad2)"
      (pins U2-2 U1-2)
    )
    (net "Net-(U1-Pad10)"
      (pins U2-11 U1-10)
    )
    (net "Net-(U1-Pad8)"
      (pins U2-6 U1-8)
    )
    (net "Net-(U1-Pad4)"
      (pins U2-4 U1-4)
    )
    (net "Net-(U1-Pad12)"
      (pins U4-3 U1-12)
    )
    (net "Net-(U1-Pad6)"
      (pins U2-5 U1-6)
    )
    (net /RESET
      (pins U3-35 J1-33 U1-13 J5-15)
    )
    (net /~IORQ
      (pins J1-21 U1-11 J5-13)
    )
    (net /SCK
      (pins J3-5 J2-5 U4-16)
    )
    (net /MISO
      (pins J3-3 J2-6 U4-15)
    )
    (net /MOSI
      (pins J3-4 J2-7 U4-14)
    )
    (net /CS
      (pins J3-6 J2-8 U4-13)
    )
    (net /A15
      (pins J1-12 J4-15)
    )
    (net /A14
      (pins J1-14 J4-29)
    )
    (net /A13
      (pins J1-16 J4-14)
    )
    (net /A12
      (pins J1-18 J4-28)
    )
    (net /A11
      (pins J1-20 J4-13)
    )
    (net /A10
      (pins J1-22 J4-27)
    )
    (net /A9
      (pins J1-24 J4-12)
    )
    (net /A8
      (pins J1-26 J4-26)
    )
    (net /~MREQ
      (pins J1-23 J5-29)
    )
    (net /~EXWAIT
      (pins J1-39 J5-27)
    )
    (net "Net-(J6-Pad1)"
      (pins J6-1 R1-1)
    )
    (net "Net-(J6-Pad2)"
      (pins J6-2 R2-1)
    )
    (net "Net-(J6-Pad3)"
      (pins J6-3 R3-1)
    )
    (net "Net-(J5-Pad11)"
      (pins J6-13 J5-11)
    )
    (net "Net-(J5-Pad26)"
      (pins J6-14 J5-26)
    )
    (net "Net-(J5-Pad25)"
      (pins R1-2 J5-25)
    )
    (net "Net-(J5-Pad10)"
      (pins R3-2 J5-10)
    )
    (net "Net-(J5-Pad9)"
      (pins R2-2 J5-9)
    )
    (net "Net-(U2-Pad8)"
      (pins U2-8 U3-6)
    )
    (net "Net-(U3-Pad1)"
      (pins U3-1 U4-A5)
    )
    (net "Net-(U3-Pad21)"
      (pins U3-21 U4-8)
    )
    (net "Net-(U3-Pad2)"
      (pins U3-2 U4-A4)
    )
    (net "Net-(U3-Pad22)"
      (pins U3-22 U4-9)
    )
    (net "Net-(U3-Pad3)"
      (pins U3-3 U4-20)
    )
    (net "Net-(U3-Pad23)"
      (pins U3-23 U4-10)
    )
    (net "Net-(U3-Pad4)"
      (pins U3-4 U4-19)
    )
    (net "Net-(U3-Pad24)"
      (pins U3-24 U4-11)
    )
    (net "Net-(U3-Pad25)"
      (pins U3-25 U4-12)
    )
    (net "Net-(U3-Pad10)"
      (pins U3-10 U4-17)
    )
    (net "Net-(U3-Pad16)"
      (pins U3-16 U4-18)
    )
    (net "Net-(U3-Pad18)"
      (pins U3-18 U4-5)
    )
    (net "Net-(U3-Pad19)"
      (pins U3-19 U4-6)
    )
    (net "Net-(U3-Pad20)"
      (pins U3-20 U4-7)
    )
    (class kicad_default "" /A0 /A1 /A10 /A11 /A12 /A13 /A14 /A15 /A2 /A3
      /A4 /A5 /A6 /A7 /A8 /A9 /CLK /CS /D0 /D1 /D2 /D3 /D4 /D5 /D6 /D7 /IE0
      /IE1 /MISO /MOSI /RESET /SCK /~EXRESET /~EXWAIT /~HALT /~INT /~IORQ
      /~M1 /~MREQ /~NMI /~RD /~WR "Net-(C15-Pad1)" "Net-(J1-Pad45)" "Net-(J1-Pad46)"
      "Net-(J1-Pad47)" "Net-(J1-Pad48)" "Net-(J1-Pad49)" "Net-(J1-Pad50)"
      "Net-(J2-Pad2)" "Net-(J2-Pad3)" "Net-(J2-Pad9)" "Net-(J4-Pad16)" "Net-(J4-Pad17)"
      "Net-(J4-Pad2)" "Net-(J4-Pad3)" "Net-(J4-Pad30)" "Net-(J5-Pad1)" "Net-(J5-Pad10)"
      "Net-(J5-Pad11)" "Net-(J5-Pad14)" "Net-(J5-Pad17)" "Net-(J5-Pad18)"
      "Net-(J5-Pad19)" "Net-(J5-Pad2)" "Net-(J5-Pad20)" "Net-(J5-Pad21)" "Net-(J5-Pad22)"
      "Net-(J5-Pad23)" "Net-(J5-Pad24)" "Net-(J5-Pad25)" "Net-(J5-Pad26)"
      "Net-(J5-Pad3)" "Net-(J5-Pad30)" "Net-(J5-Pad4)" "Net-(J5-Pad5)" "Net-(J5-Pad6)"
      "Net-(J5-Pad7)" "Net-(J5-Pad8)" "Net-(J5-Pad9)" "Net-(J6-Pad1)" "Net-(J6-Pad11)"
      "Net-(J6-Pad12)" "Net-(J6-Pad15)" "Net-(J6-Pad2)" "Net-(J6-Pad3)" "Net-(J6-Pad4)"
      "Net-(J6-Pad5)" "Net-(J6-Pad9)" "Net-(R1-Pad1)" "Net-(S1-Pad2)" "Net-(U1-Pad10)"
      "Net-(U1-Pad12)" "Net-(U1-Pad2)" "Net-(U1-Pad4)" "Net-(U1-Pad6)" "Net-(U1-Pad8)"
      "Net-(U1-Pad9)" "Net-(U10-Pad12)" "Net-(U10-Pad14)" "Net-(U10-Pad2)"
      "Net-(U10-Pad3)" "Net-(U10-Pad5)" "Net-(U10-Pad6)" "Net-(U10-Pad7)"
      "Net-(U11-Pad12)" "Net-(U11-Pad2)" "Net-(U11-Pad3)" "Net-(U11-Pad6)"
      "Net-(U11-Pad7)" "Net-(U12-Pad2)" "Net-(U12-Pad3)" "Net-(U12-Pad6)"
      "Net-(U13-Pad10)" "Net-(U13-Pad11)" "Net-(U13-Pad12)" "Net-(U13-Pad13)"
      "Net-(U13-Pad15)" "Net-(U13-Pad16)" "Net-(U13-Pad17)" "Net-(U13-Pad18)"
      "Net-(U13-Pad19)" "Net-(U13-Pad7)" "Net-(U13-Pad8)" "Net-(U13-Pad9)"
      "Net-(U14-Pad19)" "Net-(U2-Pad10)" "Net-(U2-Pad12)" "Net-(U2-Pad2)"
      "Net-(U2-Pad4)" "Net-(U2-Pad6)" "Net-(U2-Pad8)" "Net-(U2-Pad9)" "Net-(U3-Pad1)"
      "Net-(U3-Pad10)" "Net-(U3-Pad11)" "Net-(U3-Pad12)" "Net-(U3-Pad13)"
      "Net-(U3-Pad14)" "Net-(U3-Pad15)" "Net-(U3-Pad16)" "Net-(U3-Pad17)"
      "Net-(U3-Pad18)" "Net-(U3-Pad19)" "Net-(U3-Pad2)" "Net-(U3-Pad20)" "Net-(U3-Pad21)"
      "Net-(U3-Pad22)" "Net-(U3-Pad23)" "Net-(U3-Pad24)" "Net-(U3-Pad25)"
      "Net-(U3-Pad3)" "Net-(U3-Pad37)" "Net-(U3-Pad38)" "Net-(U3-Pad39)" "Net-(U3-Pad4)"
      "Net-(U3-Pad40)" "Net-(U4-Pad1)" "Net-(U4-Pad2)" "Net-(U4-Pad22)" "Net-(U4-Pad24)"
      "Net-(U4-Pad4)" "Net-(U4-Pad8)" "Net-(U4-PadA6)" "Net-(U4-PadA7)" "Net-(U6-Pad10)"
      "Net-(U6-Pad8)" "Net-(U7-Pad1)" "Net-(U7-Pad10)" "Net-(U7-Pad16)" "Net-(U7-Pad18)"
      "Net-(U7-Pad19)" "Net-(U7-Pad2)" "Net-(U7-Pad20)" "Net-(U7-Pad21)" "Net-(U7-Pad22)"
      "Net-(U7-Pad23)" "Net-(U7-Pad24)" "Net-(U7-Pad25)" "Net-(U7-Pad3)" "Net-(U7-Pad4)"
      (circuit
        (use_via Via[0-1]_500:300_um)
      )
      (rule
        (width 200)
        (clearance 200.1)
      )
    )
    (class +5V +5V
      (circuit
        (use_via Via[0-1]_500:300_um)
      )
      (rule
        (width 400)
        (clearance 200.1)
      )
    )
    (class GND GND
      (circuit
        (use_via Via[0-1]_500:300_um)
      )
      (rule
        (width 400)
        (clearance 200.1)
      )
    )
  )
  (wiring
    (wire (path F.Cu 400  96630 -70087  96634.3 -70091.3)(net +5V)(type protect))
    (wire (path F.Cu 400  96630 -60325  96630 -70087)(net +5V)(type protect))
    (wire (path F.Cu 400  79756 -80645  82296 -78105)(net +5V)(type protect))
    (wire (path F.Cu 400  78613 -80645  79756 -80645)(net +5V)(type protect))
    (wire (path F.Cu 400  105156 -80645  107696 -78105)(net +5V)(type protect))
    (wire (path F.Cu 400  103886 -80645  105156 -80645)(net +5V)(type protect))
    (wire (path F.Cu 400  119126 -99695  112776 -93345)(net +5V)(type protect))
    (wire (path F.Cu 400  129286 -99695  119126 -99695)(net +5V)(type protect))
  )
)
