
ExampleUSARTPWM.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006b08  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003f8  08006c18  08006c18  00016c18  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007010  08007010  00020208  2**0
                  CONTENTS
  4 .ARM          00000000  08007010  08007010  00020208  2**0
                  CONTENTS
  5 .preinit_array 00000000  08007010  08007010  00020208  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007010  08007010  00017010  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08007014  08007014  00017014  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000208  20000000  08007018  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000028c  20000208  08007220  00020208  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  20000494  08007220  00020494  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020208  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000bb6d  00000000  00000000  00020231  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00001a4d  00000000  00000000  0002bd9e  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000c20  00000000  00000000  0002d7f0  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000b48  00000000  00000000  0002e410  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00018614  00000000  00000000  0002ef58  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   000094a5  00000000  00000000  0004756c  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    0008b7ec  00000000  00000000  00050a11  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000dc1fd  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000403c  00000000  00000000  000dc278  2**2
                  CONTENTS, READONLY, DEBUGGING
 21 .stab         0000009c  00000000  00000000  000e02b4  2**2
                  CONTENTS, READONLY, DEBUGGING
 22 .stabstr      0000014d  00000000  00000000  000e0350  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000208 	.word	0x20000208
 800012c:	00000000 	.word	0x00000000
 8000130:	08006c00 	.word	0x08006c00

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	2000020c 	.word	0x2000020c
 800014c:	08006c00 	.word	0x08006c00

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	; 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800029e:	f1a4 0401 	sub.w	r4, r4, #1
 80002a2:	d1e9      	bne.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <__aeabi_d2uiz>:
 8000a88:	004a      	lsls	r2, r1, #1
 8000a8a:	d211      	bcs.n	8000ab0 <__aeabi_d2uiz+0x28>
 8000a8c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a90:	d211      	bcs.n	8000ab6 <__aeabi_d2uiz+0x2e>
 8000a92:	d50d      	bpl.n	8000ab0 <__aeabi_d2uiz+0x28>
 8000a94:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a98:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a9c:	d40e      	bmi.n	8000abc <__aeabi_d2uiz+0x34>
 8000a9e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aa2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000aa6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000aaa:	fa23 f002 	lsr.w	r0, r3, r2
 8000aae:	4770      	bx	lr
 8000ab0:	f04f 0000 	mov.w	r0, #0
 8000ab4:	4770      	bx	lr
 8000ab6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000aba:	d102      	bne.n	8000ac2 <__aeabi_d2uiz+0x3a>
 8000abc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000ac0:	4770      	bx	lr
 8000ac2:	f04f 0000 	mov.w	r0, #0
 8000ac6:	4770      	bx	lr

08000ac8 <HAL_TIM_PeriodElapsedCallback>:
//			break;
	}

}

void HAL_TIM_PeriodElapsedCallback (TIM_HandleTypeDef *htim){
 8000ac8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000acc:	b087      	sub	sp, #28
 8000ace:	af00      	add	r7, sp, #0
 8000ad0:	6178      	str	r0, [r7, #20]
	if(htim->Instance == TIM1){
 8000ad2:	697b      	ldr	r3, [r7, #20]
 8000ad4:	681b      	ldr	r3, [r3, #0]
 8000ad6:	4a98      	ldr	r2, [pc, #608]	; (8000d38 <HAL_TIM_PeriodElapsedCallback+0x270>)
 8000ad8:	4293      	cmp	r3, r2
 8000ada:	f040 82f2 	bne.w	80010c2 <HAL_TIM_PeriodElapsedCallback+0x5fa>
		//pulsosAct = contOUFlow*(htim3.Instance->ARR) + __HAL_TIM_GET_COUNTER(&htim3);
		pulsosAct = (contOUFlow*65000) + __HAL_TIM_GET_COUNTER(&htim3);
 8000ade:	4b97      	ldr	r3, [pc, #604]	; (8000d3c <HAL_TIM_PeriodElapsedCallback+0x274>)
 8000ae0:	681b      	ldr	r3, [r3, #0]
 8000ae2:	f64f 52e8 	movw	r2, #65000	; 0xfde8
 8000ae6:	fb02 f303 	mul.w	r3, r2, r3
 8000aea:	461a      	mov	r2, r3
 8000aec:	4b94      	ldr	r3, [pc, #592]	; (8000d40 <HAL_TIM_PeriodElapsedCallback+0x278>)
 8000aee:	681b      	ldr	r3, [r3, #0]
 8000af0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000af2:	4413      	add	r3, r2
 8000af4:	461a      	mov	r2, r3
 8000af6:	4b93      	ldr	r3, [pc, #588]	; (8000d44 <HAL_TIM_PeriodElapsedCallback+0x27c>)
 8000af8:	601a      	str	r2, [r3, #0]
		velocidadPulsos = (pulsosAct - pulsosAnt)/deltaT;
 8000afa:	4b92      	ldr	r3, [pc, #584]	; (8000d44 <HAL_TIM_PeriodElapsedCallback+0x27c>)
 8000afc:	681a      	ldr	r2, [r3, #0]
 8000afe:	4b92      	ldr	r3, [pc, #584]	; (8000d48 <HAL_TIM_PeriodElapsedCallback+0x280>)
 8000b00:	681b      	ldr	r3, [r3, #0]
 8000b02:	1ad3      	subs	r3, r2, r3
 8000b04:	4618      	mov	r0, r3
 8000b06:	f7ff fc7d 	bl	8000404 <__aeabi_i2d>
 8000b0a:	4b90      	ldr	r3, [pc, #576]	; (8000d4c <HAL_TIM_PeriodElapsedCallback+0x284>)
 8000b0c:	cb18      	ldmia	r3, {r3, r4}
 8000b0e:	461a      	mov	r2, r3
 8000b10:	4623      	mov	r3, r4
 8000b12:	f7ff fe0b 	bl	800072c <__aeabi_ddiv>
 8000b16:	4603      	mov	r3, r0
 8000b18:	460c      	mov	r4, r1
 8000b1a:	4a8d      	ldr	r2, [pc, #564]	; (8000d50 <HAL_TIM_PeriodElapsedCallback+0x288>)
 8000b1c:	e9c2 3400 	strd	r3, r4, [r2]
		velocidadRPM = velocidadPulsos/(168*44) * 60;
 8000b20:	4b8b      	ldr	r3, [pc, #556]	; (8000d50 <HAL_TIM_PeriodElapsedCallback+0x288>)
 8000b22:	e9d3 0100 	ldrd	r0, r1, [r3]
 8000b26:	a382      	add	r3, pc, #520	; (adr r3, 8000d30 <HAL_TIM_PeriodElapsedCallback+0x268>)
 8000b28:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000b2c:	f7ff fdfe 	bl	800072c <__aeabi_ddiv>
 8000b30:	4603      	mov	r3, r0
 8000b32:	460c      	mov	r4, r1
 8000b34:	4618      	mov	r0, r3
 8000b36:	4621      	mov	r1, r4
 8000b38:	f04f 0200 	mov.w	r2, #0
 8000b3c:	4b85      	ldr	r3, [pc, #532]	; (8000d54 <HAL_TIM_PeriodElapsedCallback+0x28c>)
 8000b3e:	f7ff fccb 	bl	80004d8 <__aeabi_dmul>
 8000b42:	4603      	mov	r3, r0
 8000b44:	460c      	mov	r4, r1
 8000b46:	4a84      	ldr	r2, [pc, #528]	; (8000d58 <HAL_TIM_PeriodElapsedCallback+0x290>)
 8000b48:	e9c2 3400 	strd	r3, r4, [r2]
		pulsosAnt = pulsosAct;
 8000b4c:	4b7d      	ldr	r3, [pc, #500]	; (8000d44 <HAL_TIM_PeriodElapsedCallback+0x27c>)
 8000b4e:	681b      	ldr	r3, [r3, #0]
 8000b50:	4a7d      	ldr	r2, [pc, #500]	; (8000d48 <HAL_TIM_PeriodElapsedCallback+0x280>)
 8000b52:	6013      	str	r3, [r2, #0]

		pulsosAct2 = (contOUFlow2*65000) + __HAL_TIM_GET_COUNTER(&htim4);
 8000b54:	4b81      	ldr	r3, [pc, #516]	; (8000d5c <HAL_TIM_PeriodElapsedCallback+0x294>)
 8000b56:	681b      	ldr	r3, [r3, #0]
 8000b58:	f64f 52e8 	movw	r2, #65000	; 0xfde8
 8000b5c:	fb02 f303 	mul.w	r3, r2, r3
 8000b60:	461a      	mov	r2, r3
 8000b62:	4b7f      	ldr	r3, [pc, #508]	; (8000d60 <HAL_TIM_PeriodElapsedCallback+0x298>)
 8000b64:	681b      	ldr	r3, [r3, #0]
 8000b66:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000b68:	4413      	add	r3, r2
 8000b6a:	461a      	mov	r2, r3
 8000b6c:	4b7d      	ldr	r3, [pc, #500]	; (8000d64 <HAL_TIM_PeriodElapsedCallback+0x29c>)
 8000b6e:	601a      	str	r2, [r3, #0]
		velocidadPulsos2 = (pulsosAct2 - pulsosAnt2)/deltaT;
 8000b70:	4b7c      	ldr	r3, [pc, #496]	; (8000d64 <HAL_TIM_PeriodElapsedCallback+0x29c>)
 8000b72:	681a      	ldr	r2, [r3, #0]
 8000b74:	4b7c      	ldr	r3, [pc, #496]	; (8000d68 <HAL_TIM_PeriodElapsedCallback+0x2a0>)
 8000b76:	681b      	ldr	r3, [r3, #0]
 8000b78:	1ad3      	subs	r3, r2, r3
 8000b7a:	4618      	mov	r0, r3
 8000b7c:	f7ff fc42 	bl	8000404 <__aeabi_i2d>
 8000b80:	4b72      	ldr	r3, [pc, #456]	; (8000d4c <HAL_TIM_PeriodElapsedCallback+0x284>)
 8000b82:	cb18      	ldmia	r3, {r3, r4}
 8000b84:	461a      	mov	r2, r3
 8000b86:	4623      	mov	r3, r4
 8000b88:	f7ff fdd0 	bl	800072c <__aeabi_ddiv>
 8000b8c:	4603      	mov	r3, r0
 8000b8e:	460c      	mov	r4, r1
 8000b90:	4a76      	ldr	r2, [pc, #472]	; (8000d6c <HAL_TIM_PeriodElapsedCallback+0x2a4>)
 8000b92:	e9c2 3400 	strd	r3, r4, [r2]
		velocidadRPM2 = velocidadPulsos2/(168*44) * 60;
 8000b96:	4b75      	ldr	r3, [pc, #468]	; (8000d6c <HAL_TIM_PeriodElapsedCallback+0x2a4>)
 8000b98:	e9d3 0100 	ldrd	r0, r1, [r3]
 8000b9c:	a364      	add	r3, pc, #400	; (adr r3, 8000d30 <HAL_TIM_PeriodElapsedCallback+0x268>)
 8000b9e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000ba2:	f7ff fdc3 	bl	800072c <__aeabi_ddiv>
 8000ba6:	4603      	mov	r3, r0
 8000ba8:	460c      	mov	r4, r1
 8000baa:	4618      	mov	r0, r3
 8000bac:	4621      	mov	r1, r4
 8000bae:	f04f 0200 	mov.w	r2, #0
 8000bb2:	4b68      	ldr	r3, [pc, #416]	; (8000d54 <HAL_TIM_PeriodElapsedCallback+0x28c>)
 8000bb4:	f7ff fc90 	bl	80004d8 <__aeabi_dmul>
 8000bb8:	4603      	mov	r3, r0
 8000bba:	460c      	mov	r4, r1
 8000bbc:	4a6c      	ldr	r2, [pc, #432]	; (8000d70 <HAL_TIM_PeriodElapsedCallback+0x2a8>)
 8000bbe:	e9c2 3400 	strd	r3, r4, [r2]
		pulsosAnt2 = pulsosAct2;
 8000bc2:	4b68      	ldr	r3, [pc, #416]	; (8000d64 <HAL_TIM_PeriodElapsedCallback+0x29c>)
 8000bc4:	681b      	ldr	r3, [r3, #0]
 8000bc6:	4a68      	ldr	r2, [pc, #416]	; (8000d68 <HAL_TIM_PeriodElapsedCallback+0x2a0>)
 8000bc8:	6013      	str	r3, [r2, #0]

		//para el control
		if(control==1){
 8000bca:	4b6a      	ldr	r3, [pc, #424]	; (8000d74 <HAL_TIM_PeriodElapsedCallback+0x2ac>)
 8000bcc:	681b      	ldr	r3, [r3, #0]
 8000bce:	2b01      	cmp	r3, #1
 8000bd0:	f040 82b6 	bne.w	8001140 <HAL_TIM_PeriodElapsedCallback+0x678>
			//calculo PID:
			/*
			 *----------------  control motor 1
			 */
			error_vel_act = velocidad_consigna-velocidadRPM;
 8000bd4:	4b68      	ldr	r3, [pc, #416]	; (8000d78 <HAL_TIM_PeriodElapsedCallback+0x2b0>)
 8000bd6:	e9d3 0100 	ldrd	r0, r1, [r3]
 8000bda:	4b5f      	ldr	r3, [pc, #380]	; (8000d58 <HAL_TIM_PeriodElapsedCallback+0x290>)
 8000bdc:	cb18      	ldmia	r3, {r3, r4}
 8000bde:	461a      	mov	r2, r3
 8000be0:	4623      	mov	r3, r4
 8000be2:	f7ff fac1 	bl	8000168 <__aeabi_dsub>
 8000be6:	4603      	mov	r3, r0
 8000be8:	460c      	mov	r4, r1
 8000bea:	4a64      	ldr	r2, [pc, #400]	; (8000d7c <HAL_TIM_PeriodElapsedCallback+0x2b4>)
 8000bec:	e9c2 3400 	strd	r3, r4, [r2]
//			    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, 1);
//			}else if(error_vel_act>0){
//				HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, 1);
//			   HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, 0);
//			}
			if(stop1==1){
 8000bf0:	4b63      	ldr	r3, [pc, #396]	; (8000d80 <HAL_TIM_PeriodElapsedCallback+0x2b8>)
 8000bf2:	681b      	ldr	r3, [r3, #0]
 8000bf4:	2b01      	cmp	r3, #1
 8000bf6:	d106      	bne.n	8000c06 <HAL_TIM_PeriodElapsedCallback+0x13e>
			  Ui_anterior=0;
 8000bf8:	4a62      	ldr	r2, [pc, #392]	; (8000d84 <HAL_TIM_PeriodElapsedCallback+0x2bc>)
 8000bfa:	f04f 0300 	mov.w	r3, #0
 8000bfe:	f04f 0400 	mov.w	r4, #0
 8000c02:	e9c2 3400 	strd	r3, r4, [r2]
			}
//			error_vel_acterror_vel_act);
			Up=KP1 * error_vel_act;
 8000c06:	4b60      	ldr	r3, [pc, #384]	; (8000d88 <HAL_TIM_PeriodElapsedCallback+0x2c0>)
 8000c08:	681b      	ldr	r3, [r3, #0]
 8000c0a:	4618      	mov	r0, r3
 8000c0c:	f7ff fc0c 	bl	8000428 <__aeabi_f2d>
 8000c10:	4b5a      	ldr	r3, [pc, #360]	; (8000d7c <HAL_TIM_PeriodElapsedCallback+0x2b4>)
 8000c12:	cb18      	ldmia	r3, {r3, r4}
 8000c14:	461a      	mov	r2, r3
 8000c16:	4623      	mov	r3, r4
 8000c18:	f7ff fc5e 	bl	80004d8 <__aeabi_dmul>
 8000c1c:	4603      	mov	r3, r0
 8000c1e:	460c      	mov	r4, r1
 8000c20:	4a5a      	ldr	r2, [pc, #360]	; (8000d8c <HAL_TIM_PeriodElapsedCallback+0x2c4>)
 8000c22:	e9c2 3400 	strd	r3, r4, [r2]
			Ui_actual=Ui_anterior + (KI1 * deltaT * error_vel_ant);
 8000c26:	4b5a      	ldr	r3, [pc, #360]	; (8000d90 <HAL_TIM_PeriodElapsedCallback+0x2c8>)
 8000c28:	681b      	ldr	r3, [r3, #0]
 8000c2a:	4618      	mov	r0, r3
 8000c2c:	f7ff fbfc 	bl	8000428 <__aeabi_f2d>
 8000c30:	4b46      	ldr	r3, [pc, #280]	; (8000d4c <HAL_TIM_PeriodElapsedCallback+0x284>)
 8000c32:	cb18      	ldmia	r3, {r3, r4}
 8000c34:	461a      	mov	r2, r3
 8000c36:	4623      	mov	r3, r4
 8000c38:	f7ff fc4e 	bl	80004d8 <__aeabi_dmul>
 8000c3c:	4603      	mov	r3, r0
 8000c3e:	460c      	mov	r4, r1
 8000c40:	4618      	mov	r0, r3
 8000c42:	4621      	mov	r1, r4
 8000c44:	4b53      	ldr	r3, [pc, #332]	; (8000d94 <HAL_TIM_PeriodElapsedCallback+0x2cc>)
 8000c46:	cb18      	ldmia	r3, {r3, r4}
 8000c48:	461a      	mov	r2, r3
 8000c4a:	4623      	mov	r3, r4
 8000c4c:	f7ff fc44 	bl	80004d8 <__aeabi_dmul>
 8000c50:	4603      	mov	r3, r0
 8000c52:	460c      	mov	r4, r1
 8000c54:	4618      	mov	r0, r3
 8000c56:	4621      	mov	r1, r4
 8000c58:	4b4a      	ldr	r3, [pc, #296]	; (8000d84 <HAL_TIM_PeriodElapsedCallback+0x2bc>)
 8000c5a:	cb18      	ldmia	r3, {r3, r4}
 8000c5c:	461a      	mov	r2, r3
 8000c5e:	4623      	mov	r3, r4
 8000c60:	f7ff fa84 	bl	800016c <__adddf3>
 8000c64:	4603      	mov	r3, r0
 8000c66:	460c      	mov	r4, r1
 8000c68:	4a4b      	ldr	r2, [pc, #300]	; (8000d98 <HAL_TIM_PeriodElapsedCallback+0x2d0>)
 8000c6a:	e9c2 3400 	strd	r3, r4, [r2]
			Ud=(KD1/ deltaT) * (error_vel_act-error_vel_ant);
 8000c6e:	4b4b      	ldr	r3, [pc, #300]	; (8000d9c <HAL_TIM_PeriodElapsedCallback+0x2d4>)
 8000c70:	681b      	ldr	r3, [r3, #0]
 8000c72:	4618      	mov	r0, r3
 8000c74:	f7ff fbd8 	bl	8000428 <__aeabi_f2d>
 8000c78:	4b34      	ldr	r3, [pc, #208]	; (8000d4c <HAL_TIM_PeriodElapsedCallback+0x284>)
 8000c7a:	cb18      	ldmia	r3, {r3, r4}
 8000c7c:	461a      	mov	r2, r3
 8000c7e:	4623      	mov	r3, r4
 8000c80:	f7ff fd54 	bl	800072c <__aeabi_ddiv>
 8000c84:	4603      	mov	r3, r0
 8000c86:	460c      	mov	r4, r1
 8000c88:	461d      	mov	r5, r3
 8000c8a:	4626      	mov	r6, r4
 8000c8c:	4b3b      	ldr	r3, [pc, #236]	; (8000d7c <HAL_TIM_PeriodElapsedCallback+0x2b4>)
 8000c8e:	e9d3 0100 	ldrd	r0, r1, [r3]
 8000c92:	4b40      	ldr	r3, [pc, #256]	; (8000d94 <HAL_TIM_PeriodElapsedCallback+0x2cc>)
 8000c94:	cb18      	ldmia	r3, {r3, r4}
 8000c96:	461a      	mov	r2, r3
 8000c98:	4623      	mov	r3, r4
 8000c9a:	f7ff fa65 	bl	8000168 <__aeabi_dsub>
 8000c9e:	4603      	mov	r3, r0
 8000ca0:	460c      	mov	r4, r1
 8000ca2:	461a      	mov	r2, r3
 8000ca4:	4623      	mov	r3, r4
 8000ca6:	4628      	mov	r0, r5
 8000ca8:	4631      	mov	r1, r6
 8000caa:	f7ff fc15 	bl	80004d8 <__aeabi_dmul>
 8000cae:	4603      	mov	r3, r0
 8000cb0:	460c      	mov	r4, r1
 8000cb2:	4a3b      	ldr	r2, [pc, #236]	; (8000da0 <HAL_TIM_PeriodElapsedCallback+0x2d8>)
 8000cb4:	e9c2 3400 	strd	r3, r4, [r2]
			if(velocidad_consigna>0){
 8000cb8:	4b2f      	ldr	r3, [pc, #188]	; (8000d78 <HAL_TIM_PeriodElapsedCallback+0x2b0>)
 8000cba:	e9d3 0100 	ldrd	r0, r1, [r3]
 8000cbe:	f04f 0200 	mov.w	r2, #0
 8000cc2:	f04f 0300 	mov.w	r3, #0
 8000cc6:	f7ff fe97 	bl	80009f8 <__aeabi_dcmpgt>
 8000cca:	4603      	mov	r3, r0
 8000ccc:	2b00      	cmp	r3, #0
 8000cce:	d06b      	beq.n	8000da8 <HAL_TIM_PeriodElapsedCallback+0x2e0>
				duty_cycle_pid = (uint32_t) fabs(duty_cycle_pid +(Up + Ui_actual + Ud));
 8000cd0:	4b34      	ldr	r3, [pc, #208]	; (8000da4 <HAL_TIM_PeriodElapsedCallback+0x2dc>)
 8000cd2:	681b      	ldr	r3, [r3, #0]
 8000cd4:	4618      	mov	r0, r3
 8000cd6:	f7ff fb85 	bl	80003e4 <__aeabi_ui2d>
 8000cda:	4605      	mov	r5, r0
 8000cdc:	460e      	mov	r6, r1
 8000cde:	4b2b      	ldr	r3, [pc, #172]	; (8000d8c <HAL_TIM_PeriodElapsedCallback+0x2c4>)
 8000ce0:	e9d3 0100 	ldrd	r0, r1, [r3]
 8000ce4:	4b2c      	ldr	r3, [pc, #176]	; (8000d98 <HAL_TIM_PeriodElapsedCallback+0x2d0>)
 8000ce6:	cb18      	ldmia	r3, {r3, r4}
 8000ce8:	461a      	mov	r2, r3
 8000cea:	4623      	mov	r3, r4
 8000cec:	f7ff fa3e 	bl	800016c <__adddf3>
 8000cf0:	4603      	mov	r3, r0
 8000cf2:	460c      	mov	r4, r1
 8000cf4:	4618      	mov	r0, r3
 8000cf6:	4621      	mov	r1, r4
 8000cf8:	4b29      	ldr	r3, [pc, #164]	; (8000da0 <HAL_TIM_PeriodElapsedCallback+0x2d8>)
 8000cfa:	cb18      	ldmia	r3, {r3, r4}
 8000cfc:	461a      	mov	r2, r3
 8000cfe:	4623      	mov	r3, r4
 8000d00:	f7ff fa34 	bl	800016c <__adddf3>
 8000d04:	4603      	mov	r3, r0
 8000d06:	460c      	mov	r4, r1
 8000d08:	461a      	mov	r2, r3
 8000d0a:	4623      	mov	r3, r4
 8000d0c:	4628      	mov	r0, r5
 8000d0e:	4631      	mov	r1, r6
 8000d10:	f7ff fa2c 	bl	800016c <__adddf3>
 8000d14:	4603      	mov	r3, r0
 8000d16:	460c      	mov	r4, r1
 8000d18:	469a      	mov	sl, r3
 8000d1a:	f024 4b00 	bic.w	fp, r4, #2147483648	; 0x80000000
 8000d1e:	4650      	mov	r0, sl
 8000d20:	4659      	mov	r1, fp
 8000d22:	f7ff feb1 	bl	8000a88 <__aeabi_d2uiz>
 8000d26:	4602      	mov	r2, r0
 8000d28:	4b1e      	ldr	r3, [pc, #120]	; (8000da4 <HAL_TIM_PeriodElapsedCallback+0x2dc>)
 8000d2a:	601a      	str	r2, [r3, #0]
 8000d2c:	e07a      	b.n	8000e24 <HAL_TIM_PeriodElapsedCallback+0x35c>
 8000d2e:	bf00      	nop
 8000d30:	00000000 	.word	0x00000000
 8000d34:	40bce000 	.word	0x40bce000
 8000d38:	40012c00 	.word	0x40012c00
 8000d3c:	20000224 	.word	0x20000224
 8000d40:	20000388 	.word	0x20000388
 8000d44:	2000022c 	.word	0x2000022c
 8000d48:	20000228 	.word	0x20000228
 8000d4c:	20000000 	.word	0x20000000
 8000d50:	20000240 	.word	0x20000240
 8000d54:	404e0000 	.word	0x404e0000
 8000d58:	20000248 	.word	0x20000248
 8000d5c:	20000230 	.word	0x20000230
 8000d60:	2000033c 	.word	0x2000033c
 8000d64:	20000238 	.word	0x20000238
 8000d68:	20000234 	.word	0x20000234
 8000d6c:	20000250 	.word	0x20000250
 8000d70:	20000258 	.word	0x20000258
 8000d74:	20000020 	.word	0x20000020
 8000d78:	20000280 	.word	0x20000280
 8000d7c:	20000260 	.word	0x20000260
 8000d80:	20000024 	.word	0x20000024
 8000d84:	20000290 	.word	0x20000290
 8000d88:	20000008 	.word	0x20000008
 8000d8c:	200002a0 	.word	0x200002a0
 8000d90:	2000000c 	.word	0x2000000c
 8000d94:	20000268 	.word	0x20000268
 8000d98:	20000298 	.word	0x20000298
 8000d9c:	20000010 	.word	0x20000010
 8000da0:	200002a8 	.word	0x200002a8
 8000da4:	200002d0 	.word	0x200002d0
			}else if(velocidad_consigna<0){
 8000da8:	4ba0      	ldr	r3, [pc, #640]	; (800102c <HAL_TIM_PeriodElapsedCallback+0x564>)
 8000daa:	e9d3 0100 	ldrd	r0, r1, [r3]
 8000dae:	f04f 0200 	mov.w	r2, #0
 8000db2:	f04f 0300 	mov.w	r3, #0
 8000db6:	f7ff fe01 	bl	80009bc <__aeabi_dcmplt>
 8000dba:	4603      	mov	r3, r0
 8000dbc:	2b00      	cmp	r3, #0
 8000dbe:	d02e      	beq.n	8000e1e <HAL_TIM_PeriodElapsedCallback+0x356>
				duty_cycle_pid = (uint32_t) fabs(duty_cycle_pid -(Up + Ui_actual + Ud));
 8000dc0:	4b9b      	ldr	r3, [pc, #620]	; (8001030 <HAL_TIM_PeriodElapsedCallback+0x568>)
 8000dc2:	681b      	ldr	r3, [r3, #0]
 8000dc4:	4618      	mov	r0, r3
 8000dc6:	f7ff fb0d 	bl	80003e4 <__aeabi_ui2d>
 8000dca:	4605      	mov	r5, r0
 8000dcc:	460e      	mov	r6, r1
 8000dce:	4b99      	ldr	r3, [pc, #612]	; (8001034 <HAL_TIM_PeriodElapsedCallback+0x56c>)
 8000dd0:	e9d3 0100 	ldrd	r0, r1, [r3]
 8000dd4:	4b98      	ldr	r3, [pc, #608]	; (8001038 <HAL_TIM_PeriodElapsedCallback+0x570>)
 8000dd6:	cb18      	ldmia	r3, {r3, r4}
 8000dd8:	461a      	mov	r2, r3
 8000dda:	4623      	mov	r3, r4
 8000ddc:	f7ff f9c6 	bl	800016c <__adddf3>
 8000de0:	4603      	mov	r3, r0
 8000de2:	460c      	mov	r4, r1
 8000de4:	4618      	mov	r0, r3
 8000de6:	4621      	mov	r1, r4
 8000de8:	4b94      	ldr	r3, [pc, #592]	; (800103c <HAL_TIM_PeriodElapsedCallback+0x574>)
 8000dea:	cb18      	ldmia	r3, {r3, r4}
 8000dec:	461a      	mov	r2, r3
 8000dee:	4623      	mov	r3, r4
 8000df0:	f7ff f9bc 	bl	800016c <__adddf3>
 8000df4:	4603      	mov	r3, r0
 8000df6:	460c      	mov	r4, r1
 8000df8:	461a      	mov	r2, r3
 8000dfa:	4623      	mov	r3, r4
 8000dfc:	4628      	mov	r0, r5
 8000dfe:	4631      	mov	r1, r6
 8000e00:	f7ff f9b2 	bl	8000168 <__aeabi_dsub>
 8000e04:	4603      	mov	r3, r0
 8000e06:	460c      	mov	r4, r1
 8000e08:	4698      	mov	r8, r3
 8000e0a:	f024 4900 	bic.w	r9, r4, #2147483648	; 0x80000000
 8000e0e:	4640      	mov	r0, r8
 8000e10:	4649      	mov	r1, r9
 8000e12:	f7ff fe39 	bl	8000a88 <__aeabi_d2uiz>
 8000e16:	4602      	mov	r2, r0
 8000e18:	4b85      	ldr	r3, [pc, #532]	; (8001030 <HAL_TIM_PeriodElapsedCallback+0x568>)
 8000e1a:	601a      	str	r2, [r3, #0]
 8000e1c:	e002      	b.n	8000e24 <HAL_TIM_PeriodElapsedCallback+0x35c>
			}else{
				duty_cycle_pid = 0;
 8000e1e:	4b84      	ldr	r3, [pc, #528]	; (8001030 <HAL_TIM_PeriodElapsedCallback+0x568>)
 8000e20:	2200      	movs	r2, #0
 8000e22:	601a      	str	r2, [r3, #0]
			}
      if(duty_cycle_pid > 14000){
 8000e24:	4b82      	ldr	r3, [pc, #520]	; (8001030 <HAL_TIM_PeriodElapsedCallback+0x568>)
 8000e26:	681b      	ldr	r3, [r3, #0]
 8000e28:	f243 62b0 	movw	r2, #14000	; 0x36b0
 8000e2c:	4293      	cmp	r3, r2
 8000e2e:	d903      	bls.n	8000e38 <HAL_TIM_PeriodElapsedCallback+0x370>
				duty_cycle_pid=14000;
 8000e30:	4b7f      	ldr	r3, [pc, #508]	; (8001030 <HAL_TIM_PeriodElapsedCallback+0x568>)
 8000e32:	f243 62b0 	movw	r2, #14000	; 0x36b0
 8000e36:	601a      	str	r2, [r3, #0]
			}
			__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_1, duty_cycle_pid);
 8000e38:	4b81      	ldr	r3, [pc, #516]	; (8001040 <HAL_TIM_PeriodElapsedCallback+0x578>)
 8000e3a:	681b      	ldr	r3, [r3, #0]
 8000e3c:	4a7c      	ldr	r2, [pc, #496]	; (8001030 <HAL_TIM_PeriodElapsedCallback+0x568>)
 8000e3e:	6812      	ldr	r2, [r2, #0]
 8000e40:	635a      	str	r2, [r3, #52]	; 0x34
			Ui_anterior=Ui_actual;
 8000e42:	4b7d      	ldr	r3, [pc, #500]	; (8001038 <HAL_TIM_PeriodElapsedCallback+0x570>)
 8000e44:	cb18      	ldmia	r3, {r3, r4}
 8000e46:	4a7f      	ldr	r2, [pc, #508]	; (8001044 <HAL_TIM_PeriodElapsedCallback+0x57c>)
 8000e48:	e9c2 3400 	strd	r3, r4, [r2]
			error_vel_ant=error_vel_act;
 8000e4c:	4b7e      	ldr	r3, [pc, #504]	; (8001048 <HAL_TIM_PeriodElapsedCallback+0x580>)
 8000e4e:	cb18      	ldmia	r3, {r3, r4}
 8000e50:	4a7e      	ldr	r2, [pc, #504]	; (800104c <HAL_TIM_PeriodElapsedCallback+0x584>)
 8000e52:	e9c2 3400 	strd	r3, r4, [r2]

			/*
			 * ------------------control motor 2
			 */
			error_vel_act2 = velocidad_consigna2-velocidadRPM2;
 8000e56:	4b7e      	ldr	r3, [pc, #504]	; (8001050 <HAL_TIM_PeriodElapsedCallback+0x588>)
 8000e58:	e9d3 0100 	ldrd	r0, r1, [r3]
 8000e5c:	4b7d      	ldr	r3, [pc, #500]	; (8001054 <HAL_TIM_PeriodElapsedCallback+0x58c>)
 8000e5e:	cb18      	ldmia	r3, {r3, r4}
 8000e60:	461a      	mov	r2, r3
 8000e62:	4623      	mov	r3, r4
 8000e64:	f7ff f980 	bl	8000168 <__aeabi_dsub>
 8000e68:	4603      	mov	r3, r0
 8000e6a:	460c      	mov	r4, r1
 8000e6c:	4a7a      	ldr	r2, [pc, #488]	; (8001058 <HAL_TIM_PeriodElapsedCallback+0x590>)
 8000e6e:	e9c2 3400 	strd	r3, r4, [r2]
//				HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, 1);
//			}else if(error_vel_act2>0){
//				HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, 1);
//			    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, 0);
//     }
			if(stop2==1){
 8000e72:	4b7a      	ldr	r3, [pc, #488]	; (800105c <HAL_TIM_PeriodElapsedCallback+0x594>)
 8000e74:	681b      	ldr	r3, [r3, #0]
 8000e76:	2b01      	cmp	r3, #1
 8000e78:	d106      	bne.n	8000e88 <HAL_TIM_PeriodElapsedCallback+0x3c0>
				Ui_anterior2=0;
 8000e7a:	4a79      	ldr	r2, [pc, #484]	; (8001060 <HAL_TIM_PeriodElapsedCallback+0x598>)
 8000e7c:	f04f 0300 	mov.w	r3, #0
 8000e80:	f04f 0400 	mov.w	r4, #0
 8000e84:	e9c2 3400 	strd	r3, r4, [r2]
			}
			Up2=KP2 * error_vel_act2;
 8000e88:	4b76      	ldr	r3, [pc, #472]	; (8001064 <HAL_TIM_PeriodElapsedCallback+0x59c>)
 8000e8a:	681b      	ldr	r3, [r3, #0]
 8000e8c:	4618      	mov	r0, r3
 8000e8e:	f7ff facb 	bl	8000428 <__aeabi_f2d>
 8000e92:	4b71      	ldr	r3, [pc, #452]	; (8001058 <HAL_TIM_PeriodElapsedCallback+0x590>)
 8000e94:	cb18      	ldmia	r3, {r3, r4}
 8000e96:	461a      	mov	r2, r3
 8000e98:	4623      	mov	r3, r4
 8000e9a:	f7ff fb1d 	bl	80004d8 <__aeabi_dmul>
 8000e9e:	4603      	mov	r3, r0
 8000ea0:	460c      	mov	r4, r1
 8000ea2:	4a71      	ldr	r2, [pc, #452]	; (8001068 <HAL_TIM_PeriodElapsedCallback+0x5a0>)
 8000ea4:	e9c2 3400 	strd	r3, r4, [r2]
			Ui_actual2=Ui_anterior2 + KI2 * deltaT * error_vel_ant2;
 8000ea8:	4b70      	ldr	r3, [pc, #448]	; (800106c <HAL_TIM_PeriodElapsedCallback+0x5a4>)
 8000eaa:	681b      	ldr	r3, [r3, #0]
 8000eac:	4618      	mov	r0, r3
 8000eae:	f7ff fabb 	bl	8000428 <__aeabi_f2d>
 8000eb2:	4b6f      	ldr	r3, [pc, #444]	; (8001070 <HAL_TIM_PeriodElapsedCallback+0x5a8>)
 8000eb4:	cb18      	ldmia	r3, {r3, r4}
 8000eb6:	461a      	mov	r2, r3
 8000eb8:	4623      	mov	r3, r4
 8000eba:	f7ff fb0d 	bl	80004d8 <__aeabi_dmul>
 8000ebe:	4603      	mov	r3, r0
 8000ec0:	460c      	mov	r4, r1
 8000ec2:	4618      	mov	r0, r3
 8000ec4:	4621      	mov	r1, r4
 8000ec6:	4b6b      	ldr	r3, [pc, #428]	; (8001074 <HAL_TIM_PeriodElapsedCallback+0x5ac>)
 8000ec8:	cb18      	ldmia	r3, {r3, r4}
 8000eca:	461a      	mov	r2, r3
 8000ecc:	4623      	mov	r3, r4
 8000ece:	f7ff fb03 	bl	80004d8 <__aeabi_dmul>
 8000ed2:	4603      	mov	r3, r0
 8000ed4:	460c      	mov	r4, r1
 8000ed6:	4618      	mov	r0, r3
 8000ed8:	4621      	mov	r1, r4
 8000eda:	4b61      	ldr	r3, [pc, #388]	; (8001060 <HAL_TIM_PeriodElapsedCallback+0x598>)
 8000edc:	cb18      	ldmia	r3, {r3, r4}
 8000ede:	461a      	mov	r2, r3
 8000ee0:	4623      	mov	r3, r4
 8000ee2:	f7ff f943 	bl	800016c <__adddf3>
 8000ee6:	4603      	mov	r3, r0
 8000ee8:	460c      	mov	r4, r1
 8000eea:	4a63      	ldr	r2, [pc, #396]	; (8001078 <HAL_TIM_PeriodElapsedCallback+0x5b0>)
 8000eec:	e9c2 3400 	strd	r3, r4, [r2]
			Ud2=KD2/ deltaT * (error_vel_act2-error_vel_ant2);
 8000ef0:	4b62      	ldr	r3, [pc, #392]	; (800107c <HAL_TIM_PeriodElapsedCallback+0x5b4>)
 8000ef2:	681b      	ldr	r3, [r3, #0]
 8000ef4:	4618      	mov	r0, r3
 8000ef6:	f7ff fa97 	bl	8000428 <__aeabi_f2d>
 8000efa:	4b5d      	ldr	r3, [pc, #372]	; (8001070 <HAL_TIM_PeriodElapsedCallback+0x5a8>)
 8000efc:	cb18      	ldmia	r3, {r3, r4}
 8000efe:	461a      	mov	r2, r3
 8000f00:	4623      	mov	r3, r4
 8000f02:	f7ff fc13 	bl	800072c <__aeabi_ddiv>
 8000f06:	4603      	mov	r3, r0
 8000f08:	460c      	mov	r4, r1
 8000f0a:	461d      	mov	r5, r3
 8000f0c:	4626      	mov	r6, r4
 8000f0e:	4b52      	ldr	r3, [pc, #328]	; (8001058 <HAL_TIM_PeriodElapsedCallback+0x590>)
 8000f10:	e9d3 0100 	ldrd	r0, r1, [r3]
 8000f14:	4b57      	ldr	r3, [pc, #348]	; (8001074 <HAL_TIM_PeriodElapsedCallback+0x5ac>)
 8000f16:	cb18      	ldmia	r3, {r3, r4}
 8000f18:	461a      	mov	r2, r3
 8000f1a:	4623      	mov	r3, r4
 8000f1c:	f7ff f924 	bl	8000168 <__aeabi_dsub>
 8000f20:	4603      	mov	r3, r0
 8000f22:	460c      	mov	r4, r1
 8000f24:	461a      	mov	r2, r3
 8000f26:	4623      	mov	r3, r4
 8000f28:	4628      	mov	r0, r5
 8000f2a:	4631      	mov	r1, r6
 8000f2c:	f7ff fad4 	bl	80004d8 <__aeabi_dmul>
 8000f30:	4603      	mov	r3, r0
 8000f32:	460c      	mov	r4, r1
 8000f34:	4a52      	ldr	r2, [pc, #328]	; (8001080 <HAL_TIM_PeriodElapsedCallback+0x5b8>)
 8000f36:	e9c2 3400 	strd	r3, r4, [r2]
			if(velocidad_consigna2 > 0){
 8000f3a:	4b45      	ldr	r3, [pc, #276]	; (8001050 <HAL_TIM_PeriodElapsedCallback+0x588>)
 8000f3c:	e9d3 0100 	ldrd	r0, r1, [r3]
 8000f40:	f04f 0200 	mov.w	r2, #0
 8000f44:	f04f 0300 	mov.w	r3, #0
 8000f48:	f7ff fd56 	bl	80009f8 <__aeabi_dcmpgt>
 8000f4c:	4603      	mov	r3, r0
 8000f4e:	2b00      	cmp	r3, #0
 8000f50:	d02f      	beq.n	8000fb2 <HAL_TIM_PeriodElapsedCallback+0x4ea>
				duty_cycle_pid2 = (uint32_t) fabs(duty_cycle_pid2 +(Up2 + Ui_actual2 + Ud2));
 8000f52:	4b4c      	ldr	r3, [pc, #304]	; (8001084 <HAL_TIM_PeriodElapsedCallback+0x5bc>)
 8000f54:	681b      	ldr	r3, [r3, #0]
 8000f56:	4618      	mov	r0, r3
 8000f58:	f7ff fa44 	bl	80003e4 <__aeabi_ui2d>
 8000f5c:	4605      	mov	r5, r0
 8000f5e:	460e      	mov	r6, r1
 8000f60:	4b41      	ldr	r3, [pc, #260]	; (8001068 <HAL_TIM_PeriodElapsedCallback+0x5a0>)
 8000f62:	e9d3 0100 	ldrd	r0, r1, [r3]
 8000f66:	4b44      	ldr	r3, [pc, #272]	; (8001078 <HAL_TIM_PeriodElapsedCallback+0x5b0>)
 8000f68:	cb18      	ldmia	r3, {r3, r4}
 8000f6a:	461a      	mov	r2, r3
 8000f6c:	4623      	mov	r3, r4
 8000f6e:	f7ff f8fd 	bl	800016c <__adddf3>
 8000f72:	4603      	mov	r3, r0
 8000f74:	460c      	mov	r4, r1
 8000f76:	4618      	mov	r0, r3
 8000f78:	4621      	mov	r1, r4
 8000f7a:	4b41      	ldr	r3, [pc, #260]	; (8001080 <HAL_TIM_PeriodElapsedCallback+0x5b8>)
 8000f7c:	cb18      	ldmia	r3, {r3, r4}
 8000f7e:	461a      	mov	r2, r3
 8000f80:	4623      	mov	r3, r4
 8000f82:	f7ff f8f3 	bl	800016c <__adddf3>
 8000f86:	4603      	mov	r3, r0
 8000f88:	460c      	mov	r4, r1
 8000f8a:	461a      	mov	r2, r3
 8000f8c:	4623      	mov	r3, r4
 8000f8e:	4628      	mov	r0, r5
 8000f90:	4631      	mov	r1, r6
 8000f92:	f7ff f8eb 	bl	800016c <__adddf3>
 8000f96:	4603      	mov	r3, r0
 8000f98:	460c      	mov	r4, r1
 8000f9a:	60bb      	str	r3, [r7, #8]
 8000f9c:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 8000fa0:	60fb      	str	r3, [r7, #12]
 8000fa2:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8000fa6:	f7ff fd6f 	bl	8000a88 <__aeabi_d2uiz>
 8000faa:	4602      	mov	r2, r0
 8000fac:	4b35      	ldr	r3, [pc, #212]	; (8001084 <HAL_TIM_PeriodElapsedCallback+0x5bc>)
 8000fae:	601a      	str	r2, [r3, #0]
 8000fb0:	e06d      	b.n	800108e <HAL_TIM_PeriodElapsedCallback+0x5c6>
			}else if(velocidad_consigna2 < 0){
 8000fb2:	4b27      	ldr	r3, [pc, #156]	; (8001050 <HAL_TIM_PeriodElapsedCallback+0x588>)
 8000fb4:	e9d3 0100 	ldrd	r0, r1, [r3]
 8000fb8:	f04f 0200 	mov.w	r2, #0
 8000fbc:	f04f 0300 	mov.w	r3, #0
 8000fc0:	f7ff fcfc 	bl	80009bc <__aeabi_dcmplt>
 8000fc4:	4603      	mov	r3, r0
 8000fc6:	2b00      	cmp	r3, #0
 8000fc8:	d05e      	beq.n	8001088 <HAL_TIM_PeriodElapsedCallback+0x5c0>
				duty_cycle_pid2 = (uint32_t) fabs(duty_cycle_pid2 -(Up2 + Ui_actual2 + Ud2));
 8000fca:	4b2e      	ldr	r3, [pc, #184]	; (8001084 <HAL_TIM_PeriodElapsedCallback+0x5bc>)
 8000fcc:	681b      	ldr	r3, [r3, #0]
 8000fce:	4618      	mov	r0, r3
 8000fd0:	f7ff fa08 	bl	80003e4 <__aeabi_ui2d>
 8000fd4:	4605      	mov	r5, r0
 8000fd6:	460e      	mov	r6, r1
 8000fd8:	4b23      	ldr	r3, [pc, #140]	; (8001068 <HAL_TIM_PeriodElapsedCallback+0x5a0>)
 8000fda:	e9d3 0100 	ldrd	r0, r1, [r3]
 8000fde:	4b26      	ldr	r3, [pc, #152]	; (8001078 <HAL_TIM_PeriodElapsedCallback+0x5b0>)
 8000fe0:	cb18      	ldmia	r3, {r3, r4}
 8000fe2:	461a      	mov	r2, r3
 8000fe4:	4623      	mov	r3, r4
 8000fe6:	f7ff f8c1 	bl	800016c <__adddf3>
 8000fea:	4603      	mov	r3, r0
 8000fec:	460c      	mov	r4, r1
 8000fee:	4618      	mov	r0, r3
 8000ff0:	4621      	mov	r1, r4
 8000ff2:	4b23      	ldr	r3, [pc, #140]	; (8001080 <HAL_TIM_PeriodElapsedCallback+0x5b8>)
 8000ff4:	cb18      	ldmia	r3, {r3, r4}
 8000ff6:	461a      	mov	r2, r3
 8000ff8:	4623      	mov	r3, r4
 8000ffa:	f7ff f8b7 	bl	800016c <__adddf3>
 8000ffe:	4603      	mov	r3, r0
 8001000:	460c      	mov	r4, r1
 8001002:	461a      	mov	r2, r3
 8001004:	4623      	mov	r3, r4
 8001006:	4628      	mov	r0, r5
 8001008:	4631      	mov	r1, r6
 800100a:	f7ff f8ad 	bl	8000168 <__aeabi_dsub>
 800100e:	4603      	mov	r3, r0
 8001010:	460c      	mov	r4, r1
 8001012:	603b      	str	r3, [r7, #0]
 8001014:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 8001018:	607b      	str	r3, [r7, #4]
 800101a:	e9d7 0100 	ldrd	r0, r1, [r7]
 800101e:	f7ff fd33 	bl	8000a88 <__aeabi_d2uiz>
 8001022:	4602      	mov	r2, r0
 8001024:	4b17      	ldr	r3, [pc, #92]	; (8001084 <HAL_TIM_PeriodElapsedCallback+0x5bc>)
 8001026:	601a      	str	r2, [r3, #0]
 8001028:	e031      	b.n	800108e <HAL_TIM_PeriodElapsedCallback+0x5c6>
 800102a:	bf00      	nop
 800102c:	20000280 	.word	0x20000280
 8001030:	200002d0 	.word	0x200002d0
 8001034:	200002a0 	.word	0x200002a0
 8001038:	20000298 	.word	0x20000298
 800103c:	200002a8 	.word	0x200002a8
 8001040:	20000444 	.word	0x20000444
 8001044:	20000290 	.word	0x20000290
 8001048:	20000260 	.word	0x20000260
 800104c:	20000268 	.word	0x20000268
 8001050:	20000288 	.word	0x20000288
 8001054:	20000258 	.word	0x20000258
 8001058:	20000270 	.word	0x20000270
 800105c:	20000028 	.word	0x20000028
 8001060:	200002b0 	.word	0x200002b0
 8001064:	20000014 	.word	0x20000014
 8001068:	200002c0 	.word	0x200002c0
 800106c:	20000018 	.word	0x20000018
 8001070:	20000000 	.word	0x20000000
 8001074:	20000278 	.word	0x20000278
 8001078:	200002b8 	.word	0x200002b8
 800107c:	2000001c 	.word	0x2000001c
 8001080:	200002c8 	.word	0x200002c8
 8001084:	200002d4 	.word	0x200002d4
			}else{
				duty_cycle_pid2 = 0;
 8001088:	4b30      	ldr	r3, [pc, #192]	; (800114c <HAL_TIM_PeriodElapsedCallback+0x684>)
 800108a:	2200      	movs	r2, #0
 800108c:	601a      	str	r2, [r3, #0]
			}
			if(duty_cycle_pid2 > 14000){
 800108e:	4b2f      	ldr	r3, [pc, #188]	; (800114c <HAL_TIM_PeriodElapsedCallback+0x684>)
 8001090:	681b      	ldr	r3, [r3, #0]
 8001092:	f243 62b0 	movw	r2, #14000	; 0x36b0
 8001096:	4293      	cmp	r3, r2
 8001098:	d903      	bls.n	80010a2 <HAL_TIM_PeriodElapsedCallback+0x5da>
				duty_cycle_pid2=14000;
 800109a:	4b2c      	ldr	r3, [pc, #176]	; (800114c <HAL_TIM_PeriodElapsedCallback+0x684>)
 800109c:	f243 62b0 	movw	r2, #14000	; 0x36b0
 80010a0:	601a      	str	r2, [r3, #0]
			}
			__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_3, duty_cycle_pid2);
 80010a2:	4b2b      	ldr	r3, [pc, #172]	; (8001150 <HAL_TIM_PeriodElapsedCallback+0x688>)
 80010a4:	681b      	ldr	r3, [r3, #0]
 80010a6:	4a29      	ldr	r2, [pc, #164]	; (800114c <HAL_TIM_PeriodElapsedCallback+0x684>)
 80010a8:	6812      	ldr	r2, [r2, #0]
 80010aa:	63da      	str	r2, [r3, #60]	; 0x3c
			Ui_anterior2=Ui_actual2;
 80010ac:	4b29      	ldr	r3, [pc, #164]	; (8001154 <HAL_TIM_PeriodElapsedCallback+0x68c>)
 80010ae:	cb18      	ldmia	r3, {r3, r4}
 80010b0:	4a29      	ldr	r2, [pc, #164]	; (8001158 <HAL_TIM_PeriodElapsedCallback+0x690>)
 80010b2:	e9c2 3400 	strd	r3, r4, [r2]
			error_vel_ant2=error_vel_act2;
 80010b6:	4b29      	ldr	r3, [pc, #164]	; (800115c <HAL_TIM_PeriodElapsedCallback+0x694>)
 80010b8:	cb18      	ldmia	r3, {r3, r4}
 80010ba:	4a29      	ldr	r2, [pc, #164]	; (8001160 <HAL_TIM_PeriodElapsedCallback+0x698>)
 80010bc:	e9c2 3400 	strd	r3, r4, [r2]
		}else { //Overflow
			contOUFlow2++;
			printf("overflow motor 2 \r\n");
		}
	}
}
 80010c0:	e03e      	b.n	8001140 <HAL_TIM_PeriodElapsedCallback+0x678>
	}else if(htim->Instance == TIM3){
 80010c2:	697b      	ldr	r3, [r7, #20]
 80010c4:	681b      	ldr	r3, [r3, #0]
 80010c6:	4a27      	ldr	r2, [pc, #156]	; (8001164 <HAL_TIM_PeriodElapsedCallback+0x69c>)
 80010c8:	4293      	cmp	r3, r2
 80010ca:	d11a      	bne.n	8001102 <HAL_TIM_PeriodElapsedCallback+0x63a>
		if(__HAL_TIM_GET_COUNTER(&htim3) > (htim->Init.Period+1)/2){ //Underflow
 80010cc:	4b26      	ldr	r3, [pc, #152]	; (8001168 <HAL_TIM_PeriodElapsedCallback+0x6a0>)
 80010ce:	681b      	ldr	r3, [r3, #0]
 80010d0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80010d2:	697b      	ldr	r3, [r7, #20]
 80010d4:	68db      	ldr	r3, [r3, #12]
 80010d6:	3301      	adds	r3, #1
 80010d8:	085b      	lsrs	r3, r3, #1
 80010da:	429a      	cmp	r2, r3
 80010dc:	d908      	bls.n	80010f0 <HAL_TIM_PeriodElapsedCallback+0x628>
			contOUFlow--;
 80010de:	4b23      	ldr	r3, [pc, #140]	; (800116c <HAL_TIM_PeriodElapsedCallback+0x6a4>)
 80010e0:	681b      	ldr	r3, [r3, #0]
 80010e2:	3b01      	subs	r3, #1
 80010e4:	4a21      	ldr	r2, [pc, #132]	; (800116c <HAL_TIM_PeriodElapsedCallback+0x6a4>)
 80010e6:	6013      	str	r3, [r2, #0]
			printf("underflow motor 1 \r\n");
 80010e8:	4821      	ldr	r0, [pc, #132]	; (8001170 <HAL_TIM_PeriodElapsedCallback+0x6a8>)
 80010ea:	f003 ffe1 	bl	80050b0 <puts>
}
 80010ee:	e027      	b.n	8001140 <HAL_TIM_PeriodElapsedCallback+0x678>
			contOUFlow++;
 80010f0:	4b1e      	ldr	r3, [pc, #120]	; (800116c <HAL_TIM_PeriodElapsedCallback+0x6a4>)
 80010f2:	681b      	ldr	r3, [r3, #0]
 80010f4:	3301      	adds	r3, #1
 80010f6:	4a1d      	ldr	r2, [pc, #116]	; (800116c <HAL_TIM_PeriodElapsedCallback+0x6a4>)
 80010f8:	6013      	str	r3, [r2, #0]
			printf("overflow motor 1 \r\n");
 80010fa:	481e      	ldr	r0, [pc, #120]	; (8001174 <HAL_TIM_PeriodElapsedCallback+0x6ac>)
 80010fc:	f003 ffd8 	bl	80050b0 <puts>
}
 8001100:	e01e      	b.n	8001140 <HAL_TIM_PeriodElapsedCallback+0x678>
	}else if(htim->Instance == TIM4){
 8001102:	697b      	ldr	r3, [r7, #20]
 8001104:	681b      	ldr	r3, [r3, #0]
 8001106:	4a1c      	ldr	r2, [pc, #112]	; (8001178 <HAL_TIM_PeriodElapsedCallback+0x6b0>)
 8001108:	4293      	cmp	r3, r2
 800110a:	d119      	bne.n	8001140 <HAL_TIM_PeriodElapsedCallback+0x678>
		if(__HAL_TIM_GET_COUNTER(&htim4) > (htim->Init.Period+1)/2){ //Underflow
 800110c:	4b1b      	ldr	r3, [pc, #108]	; (800117c <HAL_TIM_PeriodElapsedCallback+0x6b4>)
 800110e:	681b      	ldr	r3, [r3, #0]
 8001110:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001112:	697b      	ldr	r3, [r7, #20]
 8001114:	68db      	ldr	r3, [r3, #12]
 8001116:	3301      	adds	r3, #1
 8001118:	085b      	lsrs	r3, r3, #1
 800111a:	429a      	cmp	r2, r3
 800111c:	d908      	bls.n	8001130 <HAL_TIM_PeriodElapsedCallback+0x668>
			contOUFlow2--;
 800111e:	4b18      	ldr	r3, [pc, #96]	; (8001180 <HAL_TIM_PeriodElapsedCallback+0x6b8>)
 8001120:	681b      	ldr	r3, [r3, #0]
 8001122:	3b01      	subs	r3, #1
 8001124:	4a16      	ldr	r2, [pc, #88]	; (8001180 <HAL_TIM_PeriodElapsedCallback+0x6b8>)
 8001126:	6013      	str	r3, [r2, #0]
			printf("underflow motor 2 \r\n");
 8001128:	4816      	ldr	r0, [pc, #88]	; (8001184 <HAL_TIM_PeriodElapsedCallback+0x6bc>)
 800112a:	f003 ffc1 	bl	80050b0 <puts>
}
 800112e:	e007      	b.n	8001140 <HAL_TIM_PeriodElapsedCallback+0x678>
			contOUFlow2++;
 8001130:	4b13      	ldr	r3, [pc, #76]	; (8001180 <HAL_TIM_PeriodElapsedCallback+0x6b8>)
 8001132:	681b      	ldr	r3, [r3, #0]
 8001134:	3301      	adds	r3, #1
 8001136:	4a12      	ldr	r2, [pc, #72]	; (8001180 <HAL_TIM_PeriodElapsedCallback+0x6b8>)
 8001138:	6013      	str	r3, [r2, #0]
			printf("overflow motor 2 \r\n");
 800113a:	4813      	ldr	r0, [pc, #76]	; (8001188 <HAL_TIM_PeriodElapsedCallback+0x6c0>)
 800113c:	f003 ffb8 	bl	80050b0 <puts>
}
 8001140:	bf00      	nop
 8001142:	371c      	adds	r7, #28
 8001144:	46bd      	mov	sp, r7
 8001146:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800114a:	bf00      	nop
 800114c:	200002d4 	.word	0x200002d4
 8001150:	20000444 	.word	0x20000444
 8001154:	200002b8 	.word	0x200002b8
 8001158:	200002b0 	.word	0x200002b0
 800115c:	20000270 	.word	0x20000270
 8001160:	20000278 	.word	0x20000278
 8001164:	40000400 	.word	0x40000400
 8001168:	20000388 	.word	0x20000388
 800116c:	20000224 	.word	0x20000224
 8001170:	08006d08 	.word	0x08006d08
 8001174:	08006d1c 	.word	0x08006d1c
 8001178:	40000800 	.word	0x40000800
 800117c:	2000033c 	.word	0x2000033c
 8001180:	20000230 	.word	0x20000230
 8001184:	08006d30 	.word	0x08006d30
 8001188:	08006d44 	.word	0x08006d44

0800118c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800118c:	b580      	push	{r7, lr}
 800118e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001190:	f000 fdd6 	bl	8001d40 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001194:	f000 f876 	bl	8001284 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001198:	f000 fab6 	bl	8001708 <MX_GPIO_Init>
  MX_TIM2_Init();
 800119c:	f000 f98c 	bl	80014b8 <MX_TIM2_Init>
  MX_TIM1_Init();
 80011a0:	f000 f8ec 	bl	800137c <MX_TIM1_Init>
  MX_TIM3_Init();
 80011a4:	f000 fa08 	bl	80015b8 <MX_TIM3_Init>
  MX_TIM4_Init();
 80011a8:	f000 fa5a 	bl	8001660 <MX_TIM4_Init>
  MX_SPI2_Init();
 80011ac:	f000 f8b0 	bl	8001310 <MX_SPI2_Init>

	//RetargetInit(&huart2);
	//HAL_UART_Receive_IT(&huart2, &byte, 1);
    //HAL_SPI_Receive_IT(&hspi2, &byte, 1);

	HAL_TIM_Base_Start_IT(&htim1);
 80011b0:	482c      	ldr	r0, [pc, #176]	; (8001264 <main+0xd8>)
 80011b2:	f002 f92f 	bl	8003414 <HAL_TIM_Base_Start_IT>
	HAL_TIM_OC_Start_IT(&htim1, TIM_CHANNEL_1);
 80011b6:	2100      	movs	r1, #0
 80011b8:	482a      	ldr	r0, [pc, #168]	; (8001264 <main+0xd8>)
 80011ba:	f002 f9d5 	bl	8003568 <HAL_TIM_OC_Start_IT>

	/*Se activan canales para generacion PWM- */
	/*canal 1 para motor 1 */
	/*canal  para motor 2*/
	HAL_TIM_Base_Start(&htim2);
 80011be:	482a      	ldr	r0, [pc, #168]	; (8001268 <main+0xdc>)
 80011c0:	f002 f8de 	bl	8003380 <HAL_TIM_Base_Start>
	HAL_TIM_PWM_Start_IT(&htim2, TIM_CHANNEL_1);
 80011c4:	2100      	movs	r1, #0
 80011c6:	4828      	ldr	r0, [pc, #160]	; (8001268 <main+0xdc>)
 80011c8:	f002 fb0e 	bl	80037e8 <HAL_TIM_PWM_Start_IT>
	HAL_TIM_PWM_Start_IT(&htim2, TIM_CHANNEL_3);
 80011cc:	2108      	movs	r1, #8
 80011ce:	4826      	ldr	r0, [pc, #152]	; (8001268 <main+0xdc>)
 80011d0:	f002 fb0a 	bl	80037e8 <HAL_TIM_PWM_Start_IT>

	HAL_TIM_Base_Start_IT(&htim3);
 80011d4:	4825      	ldr	r0, [pc, #148]	; (800126c <main+0xe0>)
 80011d6:	f002 f91d 	bl	8003414 <HAL_TIM_Base_Start_IT>
	HAL_TIM_Encoder_Start_IT(&htim3, TIM_CHANNEL_ALL);
 80011da:	213c      	movs	r1, #60	; 0x3c
 80011dc:	4823      	ldr	r0, [pc, #140]	; (800126c <main+0xe0>)
 80011de:	f002 fc8d 	bl	8003afc <HAL_TIM_Encoder_Start_IT>

	HAL_TIM_Base_Start_IT(&htim4);
 80011e2:	4823      	ldr	r0, [pc, #140]	; (8001270 <main+0xe4>)
 80011e4:	f002 f916 	bl	8003414 <HAL_TIM_Base_Start_IT>
	HAL_TIM_Encoder_Start_IT(&htim4, TIM_CHANNEL_ALL);
 80011e8:	213c      	movs	r1, #60	; 0x3c
 80011ea:	4821      	ldr	r0, [pc, #132]	; (8001270 <main+0xe4>)
 80011ec:	f002 fc86 	bl	8003afc <HAL_TIM_Encoder_Start_IT>

	/*Se activa en sentido positivo del motor  1*/
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, 1);
 80011f0:	2201      	movs	r2, #1
 80011f2:	2110      	movs	r1, #16
 80011f4:	481f      	ldr	r0, [pc, #124]	; (8001274 <main+0xe8>)
 80011f6:	f001 f905 	bl	8002404 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, 0);
 80011fa:	2200      	movs	r2, #0
 80011fc:	2120      	movs	r1, #32
 80011fe:	481d      	ldr	r0, [pc, #116]	; (8001274 <main+0xe8>)
 8001200:	f001 f900 	bl	8002404 <HAL_GPIO_WritePin>

	/*Se activa el sentido positivo del motor 2*/
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, 0);
 8001204:	2200      	movs	r2, #0
 8001206:	f44f 7100 	mov.w	r1, #512	; 0x200
 800120a:	481a      	ldr	r0, [pc, #104]	; (8001274 <main+0xe8>)
 800120c:	f001 f8fa 	bl	8002404 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, 1);
 8001210:	2201      	movs	r2, #1
 8001212:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001216:	4817      	ldr	r0, [pc, #92]	; (8001274 <main+0xe8>)
 8001218:	f001 f8f4 	bl	8002404 <HAL_GPIO_WritePin>
	/*Se fuerza valor del contador del timer 3 y 4 para lecturas de encoders*/
	__HAL_TIM_SET_COUNTER(&htim3,0);
 800121c:	4b13      	ldr	r3, [pc, #76]	; (800126c <main+0xe0>)
 800121e:	681b      	ldr	r3, [r3, #0]
 8001220:	2200      	movs	r2, #0
 8001222:	625a      	str	r2, [r3, #36]	; 0x24
	__HAL_TIM_SET_COUNTER(&htim4,0);
 8001224:	4b12      	ldr	r3, [pc, #72]	; (8001270 <main+0xe4>)
 8001226:	681b      	ldr	r3, [r3, #0]
 8001228:	2200      	movs	r2, #0
 800122a:	625a      	str	r2, [r3, #36]	; 0x24

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	byte=':';
 800122c:	4b12      	ldr	r3, [pc, #72]	; (8001278 <main+0xec>)
 800122e:	223a      	movs	r2, #58	; 0x3a
 8001230:	701a      	strb	r2, [r3, #0]

	while (1) {
		HAL_SPI_Transmit(&hspi2, &byte, 1,1);
 8001232:	2301      	movs	r3, #1
 8001234:	2201      	movs	r2, #1
 8001236:	4910      	ldr	r1, [pc, #64]	; (8001278 <main+0xec>)
 8001238:	4810      	ldr	r0, [pc, #64]	; (800127c <main+0xf0>)
 800123a:	f001 fd69 	bl	8002d10 <HAL_SPI_Transmit>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, 1);
 800123e:	2201      	movs	r2, #1
 8001240:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001244:	480e      	ldr	r0, [pc, #56]	; (8001280 <main+0xf4>)
 8001246:	f001 f8dd 	bl	8002404 <HAL_GPIO_WritePin>
		HAL_Delay(100);
 800124a:	2064      	movs	r0, #100	; 0x64
 800124c:	f000 fdda 	bl	8001e04 <HAL_Delay>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, 0);
 8001250:	2200      	movs	r2, #0
 8001252:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001256:	480a      	ldr	r0, [pc, #40]	; (8001280 <main+0xf4>)
 8001258:	f001 f8d4 	bl	8002404 <HAL_GPIO_WritePin>
		HAL_Delay(100);
 800125c:	2064      	movs	r0, #100	; 0x64
 800125e:	f000 fdd1 	bl	8001e04 <HAL_Delay>
		HAL_SPI_Transmit(&hspi2, &byte, 1,1);
 8001262:	e7e6      	b.n	8001232 <main+0xa6>
 8001264:	200003fc 	.word	0x200003fc
 8001268:	20000444 	.word	0x20000444
 800126c:	20000388 	.word	0x20000388
 8001270:	2000033c 	.word	0x2000033c
 8001274:	40010800 	.word	0x40010800
 8001278:	200003f8 	.word	0x200003f8
 800127c:	200002e4 	.word	0x200002e4
 8001280:	40011000 	.word	0x40011000

08001284 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001284:	b580      	push	{r7, lr}
 8001286:	b090      	sub	sp, #64	; 0x40
 8001288:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800128a:	f107 0318 	add.w	r3, r7, #24
 800128e:	2228      	movs	r2, #40	; 0x28
 8001290:	2100      	movs	r1, #0
 8001292:	4618      	mov	r0, r3
 8001294:	f003 fb6a 	bl	800496c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001298:	1d3b      	adds	r3, r7, #4
 800129a:	2200      	movs	r2, #0
 800129c:	601a      	str	r2, [r3, #0]
 800129e:	605a      	str	r2, [r3, #4]
 80012a0:	609a      	str	r2, [r3, #8]
 80012a2:	60da      	str	r2, [r3, #12]
 80012a4:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80012a6:	2301      	movs	r3, #1
 80012a8:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80012aa:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80012ae:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 80012b0:	2300      	movs	r3, #0
 80012b2:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80012b4:	2301      	movs	r3, #1
 80012b6:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80012b8:	2302      	movs	r3, #2
 80012ba:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80012bc:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80012c0:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80012c2:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 80012c6:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80012c8:	f107 0318 	add.w	r3, r7, #24
 80012cc:	4618      	mov	r0, r3
 80012ce:	f001 f8b1 	bl	8002434 <HAL_RCC_OscConfig>
 80012d2:	4603      	mov	r3, r0
 80012d4:	2b00      	cmp	r3, #0
 80012d6:	d001      	beq.n	80012dc <SystemClock_Config+0x58>
  {
    Error_Handler();
 80012d8:	f000 fa84 	bl	80017e4 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80012dc:	230f      	movs	r3, #15
 80012de:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80012e0:	2302      	movs	r3, #2
 80012e2:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80012e4:	2300      	movs	r3, #0
 80012e6:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80012e8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80012ec:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80012ee:	2300      	movs	r3, #0
 80012f0:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80012f2:	1d3b      	adds	r3, r7, #4
 80012f4:	2102      	movs	r1, #2
 80012f6:	4618      	mov	r0, r3
 80012f8:	f001 fb1c 	bl	8002934 <HAL_RCC_ClockConfig>
 80012fc:	4603      	mov	r3, r0
 80012fe:	2b00      	cmp	r3, #0
 8001300:	d001      	beq.n	8001306 <SystemClock_Config+0x82>
  {
    Error_Handler();
 8001302:	f000 fa6f 	bl	80017e4 <Error_Handler>
  }
}
 8001306:	bf00      	nop
 8001308:	3740      	adds	r7, #64	; 0x40
 800130a:	46bd      	mov	sp, r7
 800130c:	bd80      	pop	{r7, pc}
	...

08001310 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8001310:	b580      	push	{r7, lr}
 8001312:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8001314:	4b17      	ldr	r3, [pc, #92]	; (8001374 <MX_SPI2_Init+0x64>)
 8001316:	4a18      	ldr	r2, [pc, #96]	; (8001378 <MX_SPI2_Init+0x68>)
 8001318:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 800131a:	4b16      	ldr	r3, [pc, #88]	; (8001374 <MX_SPI2_Init+0x64>)
 800131c:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001320:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8001322:	4b14      	ldr	r3, [pc, #80]	; (8001374 <MX_SPI2_Init+0x64>)
 8001324:	2200      	movs	r2, #0
 8001326:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8001328:	4b12      	ldr	r3, [pc, #72]	; (8001374 <MX_SPI2_Init+0x64>)
 800132a:	2200      	movs	r2, #0
 800132c:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 800132e:	4b11      	ldr	r3, [pc, #68]	; (8001374 <MX_SPI2_Init+0x64>)
 8001330:	2200      	movs	r2, #0
 8001332:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001334:	4b0f      	ldr	r3, [pc, #60]	; (8001374 <MX_SPI2_Init+0x64>)
 8001336:	2200      	movs	r2, #0
 8001338:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_HARD_OUTPUT;
 800133a:	4b0e      	ldr	r3, [pc, #56]	; (8001374 <MX_SPI2_Init+0x64>)
 800133c:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 8001340:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8001342:	4b0c      	ldr	r3, [pc, #48]	; (8001374 <MX_SPI2_Init+0x64>)
 8001344:	2210      	movs	r2, #16
 8001346:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001348:	4b0a      	ldr	r3, [pc, #40]	; (8001374 <MX_SPI2_Init+0x64>)
 800134a:	2200      	movs	r2, #0
 800134c:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 800134e:	4b09      	ldr	r3, [pc, #36]	; (8001374 <MX_SPI2_Init+0x64>)
 8001350:	2200      	movs	r2, #0
 8001352:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001354:	4b07      	ldr	r3, [pc, #28]	; (8001374 <MX_SPI2_Init+0x64>)
 8001356:	2200      	movs	r2, #0
 8001358:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 800135a:	4b06      	ldr	r3, [pc, #24]	; (8001374 <MX_SPI2_Init+0x64>)
 800135c:	220a      	movs	r2, #10
 800135e:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8001360:	4804      	ldr	r0, [pc, #16]	; (8001374 <MX_SPI2_Init+0x64>)
 8001362:	f001 fc51 	bl	8002c08 <HAL_SPI_Init>
 8001366:	4603      	mov	r3, r0
 8001368:	2b00      	cmp	r3, #0
 800136a:	d001      	beq.n	8001370 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 800136c:	f000 fa3a 	bl	80017e4 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8001370:	bf00      	nop
 8001372:	bd80      	pop	{r7, pc}
 8001374:	200002e4 	.word	0x200002e4
 8001378:	40003800 	.word	0x40003800

0800137c <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 800137c:	b580      	push	{r7, lr}
 800137e:	b096      	sub	sp, #88	; 0x58
 8001380:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001382:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8001386:	2200      	movs	r2, #0
 8001388:	601a      	str	r2, [r3, #0]
 800138a:	605a      	str	r2, [r3, #4]
 800138c:	609a      	str	r2, [r3, #8]
 800138e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001390:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001394:	2200      	movs	r2, #0
 8001396:	601a      	str	r2, [r3, #0]
 8001398:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800139a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800139e:	2200      	movs	r2, #0
 80013a0:	601a      	str	r2, [r3, #0]
 80013a2:	605a      	str	r2, [r3, #4]
 80013a4:	609a      	str	r2, [r3, #8]
 80013a6:	60da      	str	r2, [r3, #12]
 80013a8:	611a      	str	r2, [r3, #16]
 80013aa:	615a      	str	r2, [r3, #20]
 80013ac:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80013ae:	1d3b      	adds	r3, r7, #4
 80013b0:	2220      	movs	r2, #32
 80013b2:	2100      	movs	r1, #0
 80013b4:	4618      	mov	r0, r3
 80013b6:	f003 fad9 	bl	800496c <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80013ba:	4b3d      	ldr	r3, [pc, #244]	; (80014b0 <MX_TIM1_Init+0x134>)
 80013bc:	4a3d      	ldr	r2, [pc, #244]	; (80014b4 <MX_TIM1_Init+0x138>)
 80013be:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 11;
 80013c0:	4b3b      	ldr	r3, [pc, #236]	; (80014b0 <MX_TIM1_Init+0x134>)
 80013c2:	220b      	movs	r2, #11
 80013c4:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80013c6:	4b3a      	ldr	r3, [pc, #232]	; (80014b0 <MX_TIM1_Init+0x134>)
 80013c8:	2200      	movs	r2, #0
 80013ca:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 59999;
 80013cc:	4b38      	ldr	r3, [pc, #224]	; (80014b0 <MX_TIM1_Init+0x134>)
 80013ce:	f64e 225f 	movw	r2, #59999	; 0xea5f
 80013d2:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80013d4:	4b36      	ldr	r3, [pc, #216]	; (80014b0 <MX_TIM1_Init+0x134>)
 80013d6:	2200      	movs	r2, #0
 80013d8:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80013da:	4b35      	ldr	r3, [pc, #212]	; (80014b0 <MX_TIM1_Init+0x134>)
 80013dc:	2200      	movs	r2, #0
 80013de:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80013e0:	4b33      	ldr	r3, [pc, #204]	; (80014b0 <MX_TIM1_Init+0x134>)
 80013e2:	2200      	movs	r2, #0
 80013e4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80013e6:	4832      	ldr	r0, [pc, #200]	; (80014b0 <MX_TIM1_Init+0x134>)
 80013e8:	f001 ff7a 	bl	80032e0 <HAL_TIM_Base_Init>
 80013ec:	4603      	mov	r3, r0
 80013ee:	2b00      	cmp	r3, #0
 80013f0:	d001      	beq.n	80013f6 <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
 80013f2:	f000 f9f7 	bl	80017e4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80013f6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80013fa:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80013fc:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8001400:	4619      	mov	r1, r3
 8001402:	482b      	ldr	r0, [pc, #172]	; (80014b0 <MX_TIM1_Init+0x134>)
 8001404:	f002 fe46 	bl	8004094 <HAL_TIM_ConfigClockSource>
 8001408:	4603      	mov	r3, r0
 800140a:	2b00      	cmp	r3, #0
 800140c:	d001      	beq.n	8001412 <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 800140e:	f000 f9e9 	bl	80017e4 <Error_Handler>
  }
  if (HAL_TIM_OC_Init(&htim1) != HAL_OK)
 8001412:	4827      	ldr	r0, [pc, #156]	; (80014b0 <MX_TIM1_Init+0x134>)
 8001414:	f002 f850 	bl	80034b8 <HAL_TIM_OC_Init>
 8001418:	4603      	mov	r3, r0
 800141a:	2b00      	cmp	r3, #0
 800141c:	d001      	beq.n	8001422 <MX_TIM1_Init+0xa6>
  {
    Error_Handler();
 800141e:	f000 f9e1 	bl	80017e4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001422:	2300      	movs	r3, #0
 8001424:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001426:	2300      	movs	r3, #0
 8001428:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800142a:	f107 0340 	add.w	r3, r7, #64	; 0x40
 800142e:	4619      	mov	r1, r3
 8001430:	481f      	ldr	r0, [pc, #124]	; (80014b0 <MX_TIM1_Init+0x134>)
 8001432:	f003 f9af 	bl	8004794 <HAL_TIMEx_MasterConfigSynchronization>
 8001436:	4603      	mov	r3, r0
 8001438:	2b00      	cmp	r3, #0
 800143a:	d001      	beq.n	8001440 <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 800143c:	f000 f9d2 	bl	80017e4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TIMING;
 8001440:	2300      	movs	r3, #0
 8001442:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 0;
 8001444:	2300      	movs	r3, #0
 8001446:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001448:	2300      	movs	r3, #0
 800144a:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 800144c:	2300      	movs	r3, #0
 800144e:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001450:	2300      	movs	r3, #0
 8001452:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001454:	2300      	movs	r3, #0
 8001456:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001458:	2300      	movs	r3, #0
 800145a:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_OC_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800145c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001460:	2200      	movs	r2, #0
 8001462:	4619      	mov	r1, r3
 8001464:	4812      	ldr	r0, [pc, #72]	; (80014b0 <MX_TIM1_Init+0x134>)
 8001466:	f002 fcff 	bl	8003e68 <HAL_TIM_OC_ConfigChannel>
 800146a:	4603      	mov	r3, r0
 800146c:	2b00      	cmp	r3, #0
 800146e:	d001      	beq.n	8001474 <MX_TIM1_Init+0xf8>
  {
    Error_Handler();
 8001470:	f000 f9b8 	bl	80017e4 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001474:	2300      	movs	r3, #0
 8001476:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001478:	2300      	movs	r3, #0
 800147a:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 800147c:	2300      	movs	r3, #0
 800147e:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001480:	2300      	movs	r3, #0
 8001482:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001484:	2300      	movs	r3, #0
 8001486:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001488:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800148c:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 800148e:	2300      	movs	r3, #0
 8001490:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001492:	1d3b      	adds	r3, r7, #4
 8001494:	4619      	mov	r1, r3
 8001496:	4806      	ldr	r0, [pc, #24]	; (80014b0 <MX_TIM1_Init+0x134>)
 8001498:	f003 f9da 	bl	8004850 <HAL_TIMEx_ConfigBreakDeadTime>
 800149c:	4603      	mov	r3, r0
 800149e:	2b00      	cmp	r3, #0
 80014a0:	d001      	beq.n	80014a6 <MX_TIM1_Init+0x12a>
  {
    Error_Handler();
 80014a2:	f000 f99f 	bl	80017e4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 80014a6:	bf00      	nop
 80014a8:	3758      	adds	r7, #88	; 0x58
 80014aa:	46bd      	mov	sp, r7
 80014ac:	bd80      	pop	{r7, pc}
 80014ae:	bf00      	nop
 80014b0:	200003fc 	.word	0x200003fc
 80014b4:	40012c00 	.word	0x40012c00

080014b8 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80014b8:	b580      	push	{r7, lr}
 80014ba:	b08e      	sub	sp, #56	; 0x38
 80014bc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80014be:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80014c2:	2200      	movs	r2, #0
 80014c4:	601a      	str	r2, [r3, #0]
 80014c6:	605a      	str	r2, [r3, #4]
 80014c8:	609a      	str	r2, [r3, #8]
 80014ca:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80014cc:	f107 0320 	add.w	r3, r7, #32
 80014d0:	2200      	movs	r2, #0
 80014d2:	601a      	str	r2, [r3, #0]
 80014d4:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80014d6:	1d3b      	adds	r3, r7, #4
 80014d8:	2200      	movs	r2, #0
 80014da:	601a      	str	r2, [r3, #0]
 80014dc:	605a      	str	r2, [r3, #4]
 80014de:	609a      	str	r2, [r3, #8]
 80014e0:	60da      	str	r2, [r3, #12]
 80014e2:	611a      	str	r2, [r3, #16]
 80014e4:	615a      	str	r2, [r3, #20]
 80014e6:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80014e8:	4b32      	ldr	r3, [pc, #200]	; (80015b4 <MX_TIM2_Init+0xfc>)
 80014ea:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80014ee:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 80014f0:	4b30      	ldr	r3, [pc, #192]	; (80015b4 <MX_TIM2_Init+0xfc>)
 80014f2:	2200      	movs	r2, #0
 80014f4:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80014f6:	4b2f      	ldr	r3, [pc, #188]	; (80015b4 <MX_TIM2_Init+0xfc>)
 80014f8:	2200      	movs	r2, #0
 80014fa:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 36000;
 80014fc:	4b2d      	ldr	r3, [pc, #180]	; (80015b4 <MX_TIM2_Init+0xfc>)
 80014fe:	f648 42a0 	movw	r2, #36000	; 0x8ca0
 8001502:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001504:	4b2b      	ldr	r3, [pc, #172]	; (80015b4 <MX_TIM2_Init+0xfc>)
 8001506:	2200      	movs	r2, #0
 8001508:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800150a:	4b2a      	ldr	r3, [pc, #168]	; (80015b4 <MX_TIM2_Init+0xfc>)
 800150c:	2200      	movs	r2, #0
 800150e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001510:	4828      	ldr	r0, [pc, #160]	; (80015b4 <MX_TIM2_Init+0xfc>)
 8001512:	f001 fee5 	bl	80032e0 <HAL_TIM_Base_Init>
 8001516:	4603      	mov	r3, r0
 8001518:	2b00      	cmp	r3, #0
 800151a:	d001      	beq.n	8001520 <MX_TIM2_Init+0x68>
  {
    Error_Handler();
 800151c:	f000 f962 	bl	80017e4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001520:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001524:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001526:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800152a:	4619      	mov	r1, r3
 800152c:	4821      	ldr	r0, [pc, #132]	; (80015b4 <MX_TIM2_Init+0xfc>)
 800152e:	f002 fdb1 	bl	8004094 <HAL_TIM_ConfigClockSource>
 8001532:	4603      	mov	r3, r0
 8001534:	2b00      	cmp	r3, #0
 8001536:	d001      	beq.n	800153c <MX_TIM2_Init+0x84>
  {
    Error_Handler();
 8001538:	f000 f954 	bl	80017e4 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 800153c:	481d      	ldr	r0, [pc, #116]	; (80015b4 <MX_TIM2_Init+0xfc>)
 800153e:	f002 f8fb 	bl	8003738 <HAL_TIM_PWM_Init>
 8001542:	4603      	mov	r3, r0
 8001544:	2b00      	cmp	r3, #0
 8001546:	d001      	beq.n	800154c <MX_TIM2_Init+0x94>
  {
    Error_Handler();
 8001548:	f000 f94c 	bl	80017e4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800154c:	2300      	movs	r3, #0
 800154e:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001550:	2300      	movs	r3, #0
 8001552:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001554:	f107 0320 	add.w	r3, r7, #32
 8001558:	4619      	mov	r1, r3
 800155a:	4816      	ldr	r0, [pc, #88]	; (80015b4 <MX_TIM2_Init+0xfc>)
 800155c:	f003 f91a 	bl	8004794 <HAL_TIMEx_MasterConfigSynchronization>
 8001560:	4603      	mov	r3, r0
 8001562:	2b00      	cmp	r3, #0
 8001564:	d001      	beq.n	800156a <MX_TIM2_Init+0xb2>
  {
    Error_Handler();
 8001566:	f000 f93d 	bl	80017e4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800156a:	2360      	movs	r3, #96	; 0x60
 800156c:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 800156e:	2300      	movs	r3, #0
 8001570:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001572:	2300      	movs	r3, #0
 8001574:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001576:	2300      	movs	r3, #0
 8001578:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800157a:	1d3b      	adds	r3, r7, #4
 800157c:	2200      	movs	r2, #0
 800157e:	4619      	mov	r1, r3
 8001580:	480c      	ldr	r0, [pc, #48]	; (80015b4 <MX_TIM2_Init+0xfc>)
 8001582:	f002 fcc9 	bl	8003f18 <HAL_TIM_PWM_ConfigChannel>
 8001586:	4603      	mov	r3, r0
 8001588:	2b00      	cmp	r3, #0
 800158a:	d001      	beq.n	8001590 <MX_TIM2_Init+0xd8>
  {
    Error_Handler();
 800158c:	f000 f92a 	bl	80017e4 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001590:	1d3b      	adds	r3, r7, #4
 8001592:	2208      	movs	r2, #8
 8001594:	4619      	mov	r1, r3
 8001596:	4807      	ldr	r0, [pc, #28]	; (80015b4 <MX_TIM2_Init+0xfc>)
 8001598:	f002 fcbe 	bl	8003f18 <HAL_TIM_PWM_ConfigChannel>
 800159c:	4603      	mov	r3, r0
 800159e:	2b00      	cmp	r3, #0
 80015a0:	d001      	beq.n	80015a6 <MX_TIM2_Init+0xee>
  {
    Error_Handler();
 80015a2:	f000 f91f 	bl	80017e4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 80015a6:	4803      	ldr	r0, [pc, #12]	; (80015b4 <MX_TIM2_Init+0xfc>)
 80015a8:	f000 fa74 	bl	8001a94 <HAL_TIM_MspPostInit>

}
 80015ac:	bf00      	nop
 80015ae:	3738      	adds	r7, #56	; 0x38
 80015b0:	46bd      	mov	sp, r7
 80015b2:	bd80      	pop	{r7, pc}
 80015b4:	20000444 	.word	0x20000444

080015b8 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80015b8:	b580      	push	{r7, lr}
 80015ba:	b08c      	sub	sp, #48	; 0x30
 80015bc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 80015be:	f107 030c 	add.w	r3, r7, #12
 80015c2:	2224      	movs	r2, #36	; 0x24
 80015c4:	2100      	movs	r1, #0
 80015c6:	4618      	mov	r0, r3
 80015c8:	f003 f9d0 	bl	800496c <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80015cc:	1d3b      	adds	r3, r7, #4
 80015ce:	2200      	movs	r2, #0
 80015d0:	601a      	str	r2, [r3, #0]
 80015d2:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80015d4:	4b20      	ldr	r3, [pc, #128]	; (8001658 <MX_TIM3_Init+0xa0>)
 80015d6:	4a21      	ldr	r2, [pc, #132]	; (800165c <MX_TIM3_Init+0xa4>)
 80015d8:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 80015da:	4b1f      	ldr	r3, [pc, #124]	; (8001658 <MX_TIM3_Init+0xa0>)
 80015dc:	2200      	movs	r2, #0
 80015de:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80015e0:	4b1d      	ldr	r3, [pc, #116]	; (8001658 <MX_TIM3_Init+0xa0>)
 80015e2:	2200      	movs	r2, #0
 80015e4:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 64999;
 80015e6:	4b1c      	ldr	r3, [pc, #112]	; (8001658 <MX_TIM3_Init+0xa0>)
 80015e8:	f64f 52e7 	movw	r2, #64999	; 0xfde7
 80015ec:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80015ee:	4b1a      	ldr	r3, [pc, #104]	; (8001658 <MX_TIM3_Init+0xa0>)
 80015f0:	2200      	movs	r2, #0
 80015f2:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80015f4:	4b18      	ldr	r3, [pc, #96]	; (8001658 <MX_TIM3_Init+0xa0>)
 80015f6:	2200      	movs	r2, #0
 80015f8:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 80015fa:	2303      	movs	r3, #3
 80015fc:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80015fe:	2300      	movs	r3, #0
 8001600:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001602:	2301      	movs	r3, #1
 8001604:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001606:	2300      	movs	r3, #0
 8001608:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 800160a:	2300      	movs	r3, #0
 800160c:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 800160e:	2300      	movs	r3, #0
 8001610:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001612:	2301      	movs	r3, #1
 8001614:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001616:	2300      	movs	r3, #0
 8001618:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 800161a:	2300      	movs	r3, #0
 800161c:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 800161e:	f107 030c 	add.w	r3, r7, #12
 8001622:	4619      	mov	r1, r3
 8001624:	480c      	ldr	r0, [pc, #48]	; (8001658 <MX_TIM3_Init+0xa0>)
 8001626:	f002 f9c7 	bl	80039b8 <HAL_TIM_Encoder_Init>
 800162a:	4603      	mov	r3, r0
 800162c:	2b00      	cmp	r3, #0
 800162e:	d001      	beq.n	8001634 <MX_TIM3_Init+0x7c>
  {
    Error_Handler();
 8001630:	f000 f8d8 	bl	80017e4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001634:	2300      	movs	r3, #0
 8001636:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001638:	2300      	movs	r3, #0
 800163a:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800163c:	1d3b      	adds	r3, r7, #4
 800163e:	4619      	mov	r1, r3
 8001640:	4805      	ldr	r0, [pc, #20]	; (8001658 <MX_TIM3_Init+0xa0>)
 8001642:	f003 f8a7 	bl	8004794 <HAL_TIMEx_MasterConfigSynchronization>
 8001646:	4603      	mov	r3, r0
 8001648:	2b00      	cmp	r3, #0
 800164a:	d001      	beq.n	8001650 <MX_TIM3_Init+0x98>
  {
    Error_Handler();
 800164c:	f000 f8ca 	bl	80017e4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8001650:	bf00      	nop
 8001652:	3730      	adds	r7, #48	; 0x30
 8001654:	46bd      	mov	sp, r7
 8001656:	bd80      	pop	{r7, pc}
 8001658:	20000388 	.word	0x20000388
 800165c:	40000400 	.word	0x40000400

08001660 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8001660:	b580      	push	{r7, lr}
 8001662:	b08c      	sub	sp, #48	; 0x30
 8001664:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8001666:	f107 030c 	add.w	r3, r7, #12
 800166a:	2224      	movs	r2, #36	; 0x24
 800166c:	2100      	movs	r1, #0
 800166e:	4618      	mov	r0, r3
 8001670:	f003 f97c 	bl	800496c <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001674:	1d3b      	adds	r3, r7, #4
 8001676:	2200      	movs	r2, #0
 8001678:	601a      	str	r2, [r3, #0]
 800167a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 800167c:	4b20      	ldr	r3, [pc, #128]	; (8001700 <MX_TIM4_Init+0xa0>)
 800167e:	4a21      	ldr	r2, [pc, #132]	; (8001704 <MX_TIM4_Init+0xa4>)
 8001680:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 8001682:	4b1f      	ldr	r3, [pc, #124]	; (8001700 <MX_TIM4_Init+0xa0>)
 8001684:	2200      	movs	r2, #0
 8001686:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001688:	4b1d      	ldr	r3, [pc, #116]	; (8001700 <MX_TIM4_Init+0xa0>)
 800168a:	2200      	movs	r2, #0
 800168c:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 64999;
 800168e:	4b1c      	ldr	r3, [pc, #112]	; (8001700 <MX_TIM4_Init+0xa0>)
 8001690:	f64f 52e7 	movw	r2, #64999	; 0xfde7
 8001694:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001696:	4b1a      	ldr	r3, [pc, #104]	; (8001700 <MX_TIM4_Init+0xa0>)
 8001698:	2200      	movs	r2, #0
 800169a:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800169c:	4b18      	ldr	r3, [pc, #96]	; (8001700 <MX_TIM4_Init+0xa0>)
 800169e:	2200      	movs	r2, #0
 80016a0:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 80016a2:	2303      	movs	r3, #3
 80016a4:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80016a6:	2300      	movs	r3, #0
 80016a8:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80016aa:	2301      	movs	r3, #1
 80016ac:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80016ae:	2300      	movs	r3, #0
 80016b0:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 80016b2:	2300      	movs	r3, #0
 80016b4:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 80016b6:	2300      	movs	r3, #0
 80016b8:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80016ba:	2301      	movs	r3, #1
 80016bc:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80016be:	2300      	movs	r3, #0
 80016c0:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 80016c2:	2300      	movs	r3, #0
 80016c4:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 80016c6:	f107 030c 	add.w	r3, r7, #12
 80016ca:	4619      	mov	r1, r3
 80016cc:	480c      	ldr	r0, [pc, #48]	; (8001700 <MX_TIM4_Init+0xa0>)
 80016ce:	f002 f973 	bl	80039b8 <HAL_TIM_Encoder_Init>
 80016d2:	4603      	mov	r3, r0
 80016d4:	2b00      	cmp	r3, #0
 80016d6:	d001      	beq.n	80016dc <MX_TIM4_Init+0x7c>
  {
    Error_Handler();
 80016d8:	f000 f884 	bl	80017e4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80016dc:	2300      	movs	r3, #0
 80016de:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80016e0:	2300      	movs	r3, #0
 80016e2:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 80016e4:	1d3b      	adds	r3, r7, #4
 80016e6:	4619      	mov	r1, r3
 80016e8:	4805      	ldr	r0, [pc, #20]	; (8001700 <MX_TIM4_Init+0xa0>)
 80016ea:	f003 f853 	bl	8004794 <HAL_TIMEx_MasterConfigSynchronization>
 80016ee:	4603      	mov	r3, r0
 80016f0:	2b00      	cmp	r3, #0
 80016f2:	d001      	beq.n	80016f8 <MX_TIM4_Init+0x98>
  {
    Error_Handler();
 80016f4:	f000 f876 	bl	80017e4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 80016f8:	bf00      	nop
 80016fa:	3730      	adds	r7, #48	; 0x30
 80016fc:	46bd      	mov	sp, r7
 80016fe:	bd80      	pop	{r7, pc}
 8001700:	2000033c 	.word	0x2000033c
 8001704:	40000800 	.word	0x40000800

08001708 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001708:	b580      	push	{r7, lr}
 800170a:	b088      	sub	sp, #32
 800170c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800170e:	f107 0310 	add.w	r3, r7, #16
 8001712:	2200      	movs	r2, #0
 8001714:	601a      	str	r2, [r3, #0]
 8001716:	605a      	str	r2, [r3, #4]
 8001718:	609a      	str	r2, [r3, #8]
 800171a:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800171c:	4b2e      	ldr	r3, [pc, #184]	; (80017d8 <MX_GPIO_Init+0xd0>)
 800171e:	699b      	ldr	r3, [r3, #24]
 8001720:	4a2d      	ldr	r2, [pc, #180]	; (80017d8 <MX_GPIO_Init+0xd0>)
 8001722:	f043 0310 	orr.w	r3, r3, #16
 8001726:	6193      	str	r3, [r2, #24]
 8001728:	4b2b      	ldr	r3, [pc, #172]	; (80017d8 <MX_GPIO_Init+0xd0>)
 800172a:	699b      	ldr	r3, [r3, #24]
 800172c:	f003 0310 	and.w	r3, r3, #16
 8001730:	60fb      	str	r3, [r7, #12]
 8001732:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001734:	4b28      	ldr	r3, [pc, #160]	; (80017d8 <MX_GPIO_Init+0xd0>)
 8001736:	699b      	ldr	r3, [r3, #24]
 8001738:	4a27      	ldr	r2, [pc, #156]	; (80017d8 <MX_GPIO_Init+0xd0>)
 800173a:	f043 0320 	orr.w	r3, r3, #32
 800173e:	6193      	str	r3, [r2, #24]
 8001740:	4b25      	ldr	r3, [pc, #148]	; (80017d8 <MX_GPIO_Init+0xd0>)
 8001742:	699b      	ldr	r3, [r3, #24]
 8001744:	f003 0320 	and.w	r3, r3, #32
 8001748:	60bb      	str	r3, [r7, #8]
 800174a:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800174c:	4b22      	ldr	r3, [pc, #136]	; (80017d8 <MX_GPIO_Init+0xd0>)
 800174e:	699b      	ldr	r3, [r3, #24]
 8001750:	4a21      	ldr	r2, [pc, #132]	; (80017d8 <MX_GPIO_Init+0xd0>)
 8001752:	f043 0304 	orr.w	r3, r3, #4
 8001756:	6193      	str	r3, [r2, #24]
 8001758:	4b1f      	ldr	r3, [pc, #124]	; (80017d8 <MX_GPIO_Init+0xd0>)
 800175a:	699b      	ldr	r3, [r3, #24]
 800175c:	f003 0304 	and.w	r3, r3, #4
 8001760:	607b      	str	r3, [r7, #4]
 8001762:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001764:	4b1c      	ldr	r3, [pc, #112]	; (80017d8 <MX_GPIO_Init+0xd0>)
 8001766:	699b      	ldr	r3, [r3, #24]
 8001768:	4a1b      	ldr	r2, [pc, #108]	; (80017d8 <MX_GPIO_Init+0xd0>)
 800176a:	f043 0308 	orr.w	r3, r3, #8
 800176e:	6193      	str	r3, [r2, #24]
 8001770:	4b19      	ldr	r3, [pc, #100]	; (80017d8 <MX_GPIO_Init+0xd0>)
 8001772:	699b      	ldr	r3, [r3, #24]
 8001774:	f003 0308 	and.w	r3, r3, #8
 8001778:	603b      	str	r3, [r7, #0]
 800177a:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 800177c:	2200      	movs	r2, #0
 800177e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001782:	4816      	ldr	r0, [pc, #88]	; (80017dc <MX_GPIO_Init+0xd4>)
 8001784:	f000 fe3e 	bl	8002404 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_9|GPIO_PIN_11, GPIO_PIN_RESET);
 8001788:	2200      	movs	r2, #0
 800178a:	f44f 6123 	mov.w	r1, #2608	; 0xa30
 800178e:	4814      	ldr	r0, [pc, #80]	; (80017e0 <MX_GPIO_Init+0xd8>)
 8001790:	f000 fe38 	bl	8002404 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8001794:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001798:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800179a:	2301      	movs	r3, #1
 800179c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800179e:	2300      	movs	r3, #0
 80017a0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80017a2:	2302      	movs	r3, #2
 80017a4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80017a6:	f107 0310 	add.w	r3, r7, #16
 80017aa:	4619      	mov	r1, r3
 80017ac:	480b      	ldr	r0, [pc, #44]	; (80017dc <MX_GPIO_Init+0xd4>)
 80017ae:	f000 fccf 	bl	8002150 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA4 PA5 PA9 PA11 */
  GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_9|GPIO_PIN_11;
 80017b2:	f44f 6323 	mov.w	r3, #2608	; 0xa30
 80017b6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80017b8:	2301      	movs	r3, #1
 80017ba:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017bc:	2300      	movs	r3, #0
 80017be:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80017c0:	2302      	movs	r3, #2
 80017c2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80017c4:	f107 0310 	add.w	r3, r7, #16
 80017c8:	4619      	mov	r1, r3
 80017ca:	4805      	ldr	r0, [pc, #20]	; (80017e0 <MX_GPIO_Init+0xd8>)
 80017cc:	f000 fcc0 	bl	8002150 <HAL_GPIO_Init>

}
 80017d0:	bf00      	nop
 80017d2:	3720      	adds	r7, #32
 80017d4:	46bd      	mov	sp, r7
 80017d6:	bd80      	pop	{r7, pc}
 80017d8:	40021000 	.word	0x40021000
 80017dc:	40011000 	.word	0x40011000
 80017e0:	40010800 	.word	0x40010800

080017e4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80017e4:	b480      	push	{r7}
 80017e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 80017e8:	bf00      	nop
 80017ea:	46bd      	mov	sp, r7
 80017ec:	bc80      	pop	{r7}
 80017ee:	4770      	bx	lr

080017f0 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80017f0:	b480      	push	{r7}
 80017f2:	b085      	sub	sp, #20
 80017f4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80017f6:	4b15      	ldr	r3, [pc, #84]	; (800184c <HAL_MspInit+0x5c>)
 80017f8:	699b      	ldr	r3, [r3, #24]
 80017fa:	4a14      	ldr	r2, [pc, #80]	; (800184c <HAL_MspInit+0x5c>)
 80017fc:	f043 0301 	orr.w	r3, r3, #1
 8001800:	6193      	str	r3, [r2, #24]
 8001802:	4b12      	ldr	r3, [pc, #72]	; (800184c <HAL_MspInit+0x5c>)
 8001804:	699b      	ldr	r3, [r3, #24]
 8001806:	f003 0301 	and.w	r3, r3, #1
 800180a:	60bb      	str	r3, [r7, #8]
 800180c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800180e:	4b0f      	ldr	r3, [pc, #60]	; (800184c <HAL_MspInit+0x5c>)
 8001810:	69db      	ldr	r3, [r3, #28]
 8001812:	4a0e      	ldr	r2, [pc, #56]	; (800184c <HAL_MspInit+0x5c>)
 8001814:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001818:	61d3      	str	r3, [r2, #28]
 800181a:	4b0c      	ldr	r3, [pc, #48]	; (800184c <HAL_MspInit+0x5c>)
 800181c:	69db      	ldr	r3, [r3, #28]
 800181e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001822:	607b      	str	r3, [r7, #4]
 8001824:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8001826:	4b0a      	ldr	r3, [pc, #40]	; (8001850 <HAL_MspInit+0x60>)
 8001828:	685b      	ldr	r3, [r3, #4]
 800182a:	60fb      	str	r3, [r7, #12]
 800182c:	68fb      	ldr	r3, [r7, #12]
 800182e:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8001832:	60fb      	str	r3, [r7, #12]
 8001834:	68fb      	ldr	r3, [r7, #12]
 8001836:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800183a:	60fb      	str	r3, [r7, #12]
 800183c:	4a04      	ldr	r2, [pc, #16]	; (8001850 <HAL_MspInit+0x60>)
 800183e:	68fb      	ldr	r3, [r7, #12]
 8001840:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001842:	bf00      	nop
 8001844:	3714      	adds	r7, #20
 8001846:	46bd      	mov	sp, r7
 8001848:	bc80      	pop	{r7}
 800184a:	4770      	bx	lr
 800184c:	40021000 	.word	0x40021000
 8001850:	40010000 	.word	0x40010000

08001854 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001854:	b580      	push	{r7, lr}
 8001856:	b088      	sub	sp, #32
 8001858:	af00      	add	r7, sp, #0
 800185a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800185c:	f107 0310 	add.w	r3, r7, #16
 8001860:	2200      	movs	r2, #0
 8001862:	601a      	str	r2, [r3, #0]
 8001864:	605a      	str	r2, [r3, #4]
 8001866:	609a      	str	r2, [r3, #8]
 8001868:	60da      	str	r2, [r3, #12]
  if(hspi->Instance==SPI2)
 800186a:	687b      	ldr	r3, [r7, #4]
 800186c:	681b      	ldr	r3, [r3, #0]
 800186e:	4a20      	ldr	r2, [pc, #128]	; (80018f0 <HAL_SPI_MspInit+0x9c>)
 8001870:	4293      	cmp	r3, r2
 8001872:	d139      	bne.n	80018e8 <HAL_SPI_MspInit+0x94>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8001874:	4b1f      	ldr	r3, [pc, #124]	; (80018f4 <HAL_SPI_MspInit+0xa0>)
 8001876:	69db      	ldr	r3, [r3, #28]
 8001878:	4a1e      	ldr	r2, [pc, #120]	; (80018f4 <HAL_SPI_MspInit+0xa0>)
 800187a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800187e:	61d3      	str	r3, [r2, #28]
 8001880:	4b1c      	ldr	r3, [pc, #112]	; (80018f4 <HAL_SPI_MspInit+0xa0>)
 8001882:	69db      	ldr	r3, [r3, #28]
 8001884:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001888:	60fb      	str	r3, [r7, #12]
 800188a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800188c:	4b19      	ldr	r3, [pc, #100]	; (80018f4 <HAL_SPI_MspInit+0xa0>)
 800188e:	699b      	ldr	r3, [r3, #24]
 8001890:	4a18      	ldr	r2, [pc, #96]	; (80018f4 <HAL_SPI_MspInit+0xa0>)
 8001892:	f043 0308 	orr.w	r3, r3, #8
 8001896:	6193      	str	r3, [r2, #24]
 8001898:	4b16      	ldr	r3, [pc, #88]	; (80018f4 <HAL_SPI_MspInit+0xa0>)
 800189a:	699b      	ldr	r3, [r3, #24]
 800189c:	f003 0308 	and.w	r3, r3, #8
 80018a0:	60bb      	str	r3, [r7, #8]
 80018a2:	68bb      	ldr	r3, [r7, #8]
    PB12     ------> SPI2_NSS
    PB13     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_15;
 80018a4:	f44f 4330 	mov.w	r3, #45056	; 0xb000
 80018a8:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80018aa:	2302      	movs	r3, #2
 80018ac:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80018ae:	2303      	movs	r3, #3
 80018b0:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80018b2:	f107 0310 	add.w	r3, r7, #16
 80018b6:	4619      	mov	r1, r3
 80018b8:	480f      	ldr	r0, [pc, #60]	; (80018f8 <HAL_SPI_MspInit+0xa4>)
 80018ba:	f000 fc49 	bl	8002150 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_14;
 80018be:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80018c2:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80018c4:	2300      	movs	r3, #0
 80018c6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018c8:	2300      	movs	r3, #0
 80018ca:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80018cc:	f107 0310 	add.w	r3, r7, #16
 80018d0:	4619      	mov	r1, r3
 80018d2:	4809      	ldr	r0, [pc, #36]	; (80018f8 <HAL_SPI_MspInit+0xa4>)
 80018d4:	f000 fc3c 	bl	8002150 <HAL_GPIO_Init>

    /* SPI2 interrupt Init */
    HAL_NVIC_SetPriority(SPI2_IRQn, 0, 0);
 80018d8:	2200      	movs	r2, #0
 80018da:	2100      	movs	r1, #0
 80018dc:	2024      	movs	r0, #36	; 0x24
 80018de:	f000 fb8a 	bl	8001ff6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI2_IRQn);
 80018e2:	2024      	movs	r0, #36	; 0x24
 80018e4:	f000 fba3 	bl	800202e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 80018e8:	bf00      	nop
 80018ea:	3720      	adds	r7, #32
 80018ec:	46bd      	mov	sp, r7
 80018ee:	bd80      	pop	{r7, pc}
 80018f0:	40003800 	.word	0x40003800
 80018f4:	40021000 	.word	0x40021000
 80018f8:	40010c00 	.word	0x40010c00

080018fc <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80018fc:	b580      	push	{r7, lr}
 80018fe:	b084      	sub	sp, #16
 8001900:	af00      	add	r7, sp, #0
 8001902:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8001904:	687b      	ldr	r3, [r7, #4]
 8001906:	681b      	ldr	r3, [r3, #0]
 8001908:	4a22      	ldr	r2, [pc, #136]	; (8001994 <HAL_TIM_Base_MspInit+0x98>)
 800190a:	4293      	cmp	r3, r2
 800190c:	d12c      	bne.n	8001968 <HAL_TIM_Base_MspInit+0x6c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800190e:	4b22      	ldr	r3, [pc, #136]	; (8001998 <HAL_TIM_Base_MspInit+0x9c>)
 8001910:	699b      	ldr	r3, [r3, #24]
 8001912:	4a21      	ldr	r2, [pc, #132]	; (8001998 <HAL_TIM_Base_MspInit+0x9c>)
 8001914:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001918:	6193      	str	r3, [r2, #24]
 800191a:	4b1f      	ldr	r3, [pc, #124]	; (8001998 <HAL_TIM_Base_MspInit+0x9c>)
 800191c:	699b      	ldr	r3, [r3, #24]
 800191e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001922:	60fb      	str	r3, [r7, #12]
 8001924:	68fb      	ldr	r3, [r7, #12]
    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_BRK_IRQn, 0, 0);
 8001926:	2200      	movs	r2, #0
 8001928:	2100      	movs	r1, #0
 800192a:	2018      	movs	r0, #24
 800192c:	f000 fb63 	bl	8001ff6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_IRQn);
 8001930:	2018      	movs	r0, #24
 8001932:	f000 fb7c 	bl	800202e <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_UP_IRQn, 0, 0);
 8001936:	2200      	movs	r2, #0
 8001938:	2100      	movs	r1, #0
 800193a:	2019      	movs	r0, #25
 800193c:	f000 fb5b 	bl	8001ff6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_IRQn);
 8001940:	2019      	movs	r0, #25
 8001942:	f000 fb74 	bl	800202e <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_TRG_COM_IRQn, 0, 0);
 8001946:	2200      	movs	r2, #0
 8001948:	2100      	movs	r1, #0
 800194a:	201a      	movs	r0, #26
 800194c:	f000 fb53 	bl	8001ff6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_IRQn);
 8001950:	201a      	movs	r0, #26
 8001952:	f000 fb6c 	bl	800202e <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_CC_IRQn, 0, 0);
 8001956:	2200      	movs	r2, #0
 8001958:	2100      	movs	r1, #0
 800195a:	201b      	movs	r0, #27
 800195c:	f000 fb4b 	bl	8001ff6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_CC_IRQn);
 8001960:	201b      	movs	r0, #27
 8001962:	f000 fb64 	bl	800202e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8001966:	e010      	b.n	800198a <HAL_TIM_Base_MspInit+0x8e>
  else if(htim_base->Instance==TIM2)
 8001968:	687b      	ldr	r3, [r7, #4]
 800196a:	681b      	ldr	r3, [r3, #0]
 800196c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001970:	d10b      	bne.n	800198a <HAL_TIM_Base_MspInit+0x8e>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001972:	4b09      	ldr	r3, [pc, #36]	; (8001998 <HAL_TIM_Base_MspInit+0x9c>)
 8001974:	69db      	ldr	r3, [r3, #28]
 8001976:	4a08      	ldr	r2, [pc, #32]	; (8001998 <HAL_TIM_Base_MspInit+0x9c>)
 8001978:	f043 0301 	orr.w	r3, r3, #1
 800197c:	61d3      	str	r3, [r2, #28]
 800197e:	4b06      	ldr	r3, [pc, #24]	; (8001998 <HAL_TIM_Base_MspInit+0x9c>)
 8001980:	69db      	ldr	r3, [r3, #28]
 8001982:	f003 0301 	and.w	r3, r3, #1
 8001986:	60bb      	str	r3, [r7, #8]
 8001988:	68bb      	ldr	r3, [r7, #8]
}
 800198a:	bf00      	nop
 800198c:	3710      	adds	r7, #16
 800198e:	46bd      	mov	sp, r7
 8001990:	bd80      	pop	{r7, pc}
 8001992:	bf00      	nop
 8001994:	40012c00 	.word	0x40012c00
 8001998:	40021000 	.word	0x40021000

0800199c <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 800199c:	b580      	push	{r7, lr}
 800199e:	b08a      	sub	sp, #40	; 0x28
 80019a0:	af00      	add	r7, sp, #0
 80019a2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80019a4:	f107 0318 	add.w	r3, r7, #24
 80019a8:	2200      	movs	r2, #0
 80019aa:	601a      	str	r2, [r3, #0]
 80019ac:	605a      	str	r2, [r3, #4]
 80019ae:	609a      	str	r2, [r3, #8]
 80019b0:	60da      	str	r2, [r3, #12]
  if(htim_encoder->Instance==TIM3)
 80019b2:	687b      	ldr	r3, [r7, #4]
 80019b4:	681b      	ldr	r3, [r3, #0]
 80019b6:	4a32      	ldr	r2, [pc, #200]	; (8001a80 <HAL_TIM_Encoder_MspInit+0xe4>)
 80019b8:	4293      	cmp	r3, r2
 80019ba:	d12c      	bne.n	8001a16 <HAL_TIM_Encoder_MspInit+0x7a>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 80019bc:	4b31      	ldr	r3, [pc, #196]	; (8001a84 <HAL_TIM_Encoder_MspInit+0xe8>)
 80019be:	69db      	ldr	r3, [r3, #28]
 80019c0:	4a30      	ldr	r2, [pc, #192]	; (8001a84 <HAL_TIM_Encoder_MspInit+0xe8>)
 80019c2:	f043 0302 	orr.w	r3, r3, #2
 80019c6:	61d3      	str	r3, [r2, #28]
 80019c8:	4b2e      	ldr	r3, [pc, #184]	; (8001a84 <HAL_TIM_Encoder_MspInit+0xe8>)
 80019ca:	69db      	ldr	r3, [r3, #28]
 80019cc:	f003 0302 	and.w	r3, r3, #2
 80019d0:	617b      	str	r3, [r7, #20]
 80019d2:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80019d4:	4b2b      	ldr	r3, [pc, #172]	; (8001a84 <HAL_TIM_Encoder_MspInit+0xe8>)
 80019d6:	699b      	ldr	r3, [r3, #24]
 80019d8:	4a2a      	ldr	r2, [pc, #168]	; (8001a84 <HAL_TIM_Encoder_MspInit+0xe8>)
 80019da:	f043 0304 	orr.w	r3, r3, #4
 80019de:	6193      	str	r3, [r2, #24]
 80019e0:	4b28      	ldr	r3, [pc, #160]	; (8001a84 <HAL_TIM_Encoder_MspInit+0xe8>)
 80019e2:	699b      	ldr	r3, [r3, #24]
 80019e4:	f003 0304 	and.w	r3, r3, #4
 80019e8:	613b      	str	r3, [r7, #16]
 80019ea:	693b      	ldr	r3, [r7, #16]
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    PA7     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80019ec:	23c0      	movs	r3, #192	; 0xc0
 80019ee:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80019f0:	2300      	movs	r3, #0
 80019f2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019f4:	2300      	movs	r3, #0
 80019f6:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80019f8:	f107 0318 	add.w	r3, r7, #24
 80019fc:	4619      	mov	r1, r3
 80019fe:	4822      	ldr	r0, [pc, #136]	; (8001a88 <HAL_TIM_Encoder_MspInit+0xec>)
 8001a00:	f000 fba6 	bl	8002150 <HAL_GPIO_Init>

    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8001a04:	2200      	movs	r2, #0
 8001a06:	2100      	movs	r1, #0
 8001a08:	201d      	movs	r0, #29
 8001a0a:	f000 faf4 	bl	8001ff6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8001a0e:	201d      	movs	r0, #29
 8001a10:	f000 fb0d 	bl	800202e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 8001a14:	e030      	b.n	8001a78 <HAL_TIM_Encoder_MspInit+0xdc>
  else if(htim_encoder->Instance==TIM4)
 8001a16:	687b      	ldr	r3, [r7, #4]
 8001a18:	681b      	ldr	r3, [r3, #0]
 8001a1a:	4a1c      	ldr	r2, [pc, #112]	; (8001a8c <HAL_TIM_Encoder_MspInit+0xf0>)
 8001a1c:	4293      	cmp	r3, r2
 8001a1e:	d12b      	bne.n	8001a78 <HAL_TIM_Encoder_MspInit+0xdc>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8001a20:	4b18      	ldr	r3, [pc, #96]	; (8001a84 <HAL_TIM_Encoder_MspInit+0xe8>)
 8001a22:	69db      	ldr	r3, [r3, #28]
 8001a24:	4a17      	ldr	r2, [pc, #92]	; (8001a84 <HAL_TIM_Encoder_MspInit+0xe8>)
 8001a26:	f043 0304 	orr.w	r3, r3, #4
 8001a2a:	61d3      	str	r3, [r2, #28]
 8001a2c:	4b15      	ldr	r3, [pc, #84]	; (8001a84 <HAL_TIM_Encoder_MspInit+0xe8>)
 8001a2e:	69db      	ldr	r3, [r3, #28]
 8001a30:	f003 0304 	and.w	r3, r3, #4
 8001a34:	60fb      	str	r3, [r7, #12]
 8001a36:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001a38:	4b12      	ldr	r3, [pc, #72]	; (8001a84 <HAL_TIM_Encoder_MspInit+0xe8>)
 8001a3a:	699b      	ldr	r3, [r3, #24]
 8001a3c:	4a11      	ldr	r2, [pc, #68]	; (8001a84 <HAL_TIM_Encoder_MspInit+0xe8>)
 8001a3e:	f043 0308 	orr.w	r3, r3, #8
 8001a42:	6193      	str	r3, [r2, #24]
 8001a44:	4b0f      	ldr	r3, [pc, #60]	; (8001a84 <HAL_TIM_Encoder_MspInit+0xe8>)
 8001a46:	699b      	ldr	r3, [r3, #24]
 8001a48:	f003 0308 	and.w	r3, r3, #8
 8001a4c:	60bb      	str	r3, [r7, #8]
 8001a4e:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001a50:	23c0      	movs	r3, #192	; 0xc0
 8001a52:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001a54:	2300      	movs	r3, #0
 8001a56:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a58:	2300      	movs	r3, #0
 8001a5a:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001a5c:	f107 0318 	add.w	r3, r7, #24
 8001a60:	4619      	mov	r1, r3
 8001a62:	480b      	ldr	r0, [pc, #44]	; (8001a90 <HAL_TIM_Encoder_MspInit+0xf4>)
 8001a64:	f000 fb74 	bl	8002150 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 8001a68:	2200      	movs	r2, #0
 8001a6a:	2100      	movs	r1, #0
 8001a6c:	201e      	movs	r0, #30
 8001a6e:	f000 fac2 	bl	8001ff6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8001a72:	201e      	movs	r0, #30
 8001a74:	f000 fadb 	bl	800202e <HAL_NVIC_EnableIRQ>
}
 8001a78:	bf00      	nop
 8001a7a:	3728      	adds	r7, #40	; 0x28
 8001a7c:	46bd      	mov	sp, r7
 8001a7e:	bd80      	pop	{r7, pc}
 8001a80:	40000400 	.word	0x40000400
 8001a84:	40021000 	.word	0x40021000
 8001a88:	40010800 	.word	0x40010800
 8001a8c:	40000800 	.word	0x40000800
 8001a90:	40010c00 	.word	0x40010c00

08001a94 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001a94:	b580      	push	{r7, lr}
 8001a96:	b08a      	sub	sp, #40	; 0x28
 8001a98:	af00      	add	r7, sp, #0
 8001a9a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a9c:	f107 0314 	add.w	r3, r7, #20
 8001aa0:	2200      	movs	r2, #0
 8001aa2:	601a      	str	r2, [r3, #0]
 8001aa4:	605a      	str	r2, [r3, #4]
 8001aa6:	609a      	str	r2, [r3, #8]
 8001aa8:	60da      	str	r2, [r3, #12]
  if(htim->Instance==TIM2)
 8001aaa:	687b      	ldr	r3, [r7, #4]
 8001aac:	681b      	ldr	r3, [r3, #0]
 8001aae:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001ab2:	d142      	bne.n	8001b3a <HAL_TIM_MspPostInit+0xa6>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001ab4:	4b23      	ldr	r3, [pc, #140]	; (8001b44 <HAL_TIM_MspPostInit+0xb0>)
 8001ab6:	699b      	ldr	r3, [r3, #24]
 8001ab8:	4a22      	ldr	r2, [pc, #136]	; (8001b44 <HAL_TIM_MspPostInit+0xb0>)
 8001aba:	f043 0304 	orr.w	r3, r3, #4
 8001abe:	6193      	str	r3, [r2, #24]
 8001ac0:	4b20      	ldr	r3, [pc, #128]	; (8001b44 <HAL_TIM_MspPostInit+0xb0>)
 8001ac2:	699b      	ldr	r3, [r3, #24]
 8001ac4:	f003 0304 	and.w	r3, r3, #4
 8001ac8:	613b      	str	r3, [r7, #16]
 8001aca:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001acc:	4b1d      	ldr	r3, [pc, #116]	; (8001b44 <HAL_TIM_MspPostInit+0xb0>)
 8001ace:	699b      	ldr	r3, [r3, #24]
 8001ad0:	4a1c      	ldr	r2, [pc, #112]	; (8001b44 <HAL_TIM_MspPostInit+0xb0>)
 8001ad2:	f043 0308 	orr.w	r3, r3, #8
 8001ad6:	6193      	str	r3, [r2, #24]
 8001ad8:	4b1a      	ldr	r3, [pc, #104]	; (8001b44 <HAL_TIM_MspPostInit+0xb0>)
 8001ada:	699b      	ldr	r3, [r3, #24]
 8001adc:	f003 0308 	and.w	r3, r3, #8
 8001ae0:	60fb      	str	r3, [r7, #12]
 8001ae2:	68fb      	ldr	r3, [r7, #12]
    /**TIM2 GPIO Configuration
    PA0-WKUP     ------> TIM2_CH1
    PB10     ------> TIM2_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001ae4:	2301      	movs	r3, #1
 8001ae6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ae8:	2302      	movs	r3, #2
 8001aea:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001aec:	2302      	movs	r3, #2
 8001aee:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001af0:	f107 0314 	add.w	r3, r7, #20
 8001af4:	4619      	mov	r1, r3
 8001af6:	4814      	ldr	r0, [pc, #80]	; (8001b48 <HAL_TIM_MspPostInit+0xb4>)
 8001af8:	f000 fb2a 	bl	8002150 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001afc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001b00:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b02:	2302      	movs	r3, #2
 8001b04:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b06:	2302      	movs	r3, #2
 8001b08:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001b0a:	f107 0314 	add.w	r3, r7, #20
 8001b0e:	4619      	mov	r1, r3
 8001b10:	480e      	ldr	r0, [pc, #56]	; (8001b4c <HAL_TIM_MspPostInit+0xb8>)
 8001b12:	f000 fb1d 	bl	8002150 <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_TIM2_PARTIAL_2();
 8001b16:	4b0e      	ldr	r3, [pc, #56]	; (8001b50 <HAL_TIM_MspPostInit+0xbc>)
 8001b18:	685b      	ldr	r3, [r3, #4]
 8001b1a:	627b      	str	r3, [r7, #36]	; 0x24
 8001b1c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b1e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001b22:	627b      	str	r3, [r7, #36]	; 0x24
 8001b24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b26:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 8001b2a:	627b      	str	r3, [r7, #36]	; 0x24
 8001b2c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b2e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001b32:	627b      	str	r3, [r7, #36]	; 0x24
 8001b34:	4a06      	ldr	r2, [pc, #24]	; (8001b50 <HAL_TIM_MspPostInit+0xbc>)
 8001b36:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b38:	6053      	str	r3, [r2, #4]
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8001b3a:	bf00      	nop
 8001b3c:	3728      	adds	r7, #40	; 0x28
 8001b3e:	46bd      	mov	sp, r7
 8001b40:	bd80      	pop	{r7, pc}
 8001b42:	bf00      	nop
 8001b44:	40021000 	.word	0x40021000
 8001b48:	40010800 	.word	0x40010800
 8001b4c:	40010c00 	.word	0x40010c00
 8001b50:	40010000 	.word	0x40010000

08001b54 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001b54:	b480      	push	{r7}
 8001b56:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8001b58:	bf00      	nop
 8001b5a:	46bd      	mov	sp, r7
 8001b5c:	bc80      	pop	{r7}
 8001b5e:	4770      	bx	lr

08001b60 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001b60:	b480      	push	{r7}
 8001b62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001b64:	e7fe      	b.n	8001b64 <HardFault_Handler+0x4>

08001b66 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001b66:	b480      	push	{r7}
 8001b68:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001b6a:	e7fe      	b.n	8001b6a <MemManage_Handler+0x4>

08001b6c <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001b6c:	b480      	push	{r7}
 8001b6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001b70:	e7fe      	b.n	8001b70 <BusFault_Handler+0x4>

08001b72 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001b72:	b480      	push	{r7}
 8001b74:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001b76:	e7fe      	b.n	8001b76 <UsageFault_Handler+0x4>

08001b78 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001b78:	b480      	push	{r7}
 8001b7a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001b7c:	bf00      	nop
 8001b7e:	46bd      	mov	sp, r7
 8001b80:	bc80      	pop	{r7}
 8001b82:	4770      	bx	lr

08001b84 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001b84:	b480      	push	{r7}
 8001b86:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001b88:	bf00      	nop
 8001b8a:	46bd      	mov	sp, r7
 8001b8c:	bc80      	pop	{r7}
 8001b8e:	4770      	bx	lr

08001b90 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001b90:	b480      	push	{r7}
 8001b92:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001b94:	bf00      	nop
 8001b96:	46bd      	mov	sp, r7
 8001b98:	bc80      	pop	{r7}
 8001b9a:	4770      	bx	lr

08001b9c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001b9c:	b580      	push	{r7, lr}
 8001b9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001ba0:	f000 f914 	bl	8001dcc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001ba4:	bf00      	nop
 8001ba6:	bd80      	pop	{r7, pc}

08001ba8 <TIM1_BRK_IRQHandler>:

/**
  * @brief This function handles TIM1 break interrupt.
  */
void TIM1_BRK_IRQHandler(void)
{
 8001ba8:	b580      	push	{r7, lr}
 8001baa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_BRK_IRQn 0 */

  /* USER CODE END TIM1_BRK_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8001bac:	4802      	ldr	r0, [pc, #8]	; (8001bb8 <TIM1_BRK_IRQHandler+0x10>)
 8001bae:	f002 f852 	bl	8003c56 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_BRK_IRQn 1 */

  /* USER CODE END TIM1_BRK_IRQn 1 */
}
 8001bb2:	bf00      	nop
 8001bb4:	bd80      	pop	{r7, pc}
 8001bb6:	bf00      	nop
 8001bb8:	200003fc 	.word	0x200003fc

08001bbc <TIM1_UP_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt.
  */
void TIM1_UP_IRQHandler(void)
{
 8001bbc:	b580      	push	{r7, lr}
 8001bbe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_IRQn 0 */

  /* USER CODE END TIM1_UP_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8001bc0:	4802      	ldr	r0, [pc, #8]	; (8001bcc <TIM1_UP_IRQHandler+0x10>)
 8001bc2:	f002 f848 	bl	8003c56 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_IRQn 1 */

  /* USER CODE END TIM1_UP_IRQn 1 */
}
 8001bc6:	bf00      	nop
 8001bc8:	bd80      	pop	{r7, pc}
 8001bca:	bf00      	nop
 8001bcc:	200003fc 	.word	0x200003fc

08001bd0 <TIM1_TRG_COM_IRQHandler>:

/**
  * @brief This function handles TIM1 trigger and commutation interrupts.
  */
void TIM1_TRG_COM_IRQHandler(void)
{
 8001bd0:	b580      	push	{r7, lr}
 8001bd2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_TRG_COM_IRQn 0 */

  /* USER CODE END TIM1_TRG_COM_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8001bd4:	4802      	ldr	r0, [pc, #8]	; (8001be0 <TIM1_TRG_COM_IRQHandler+0x10>)
 8001bd6:	f002 f83e 	bl	8003c56 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_TRG_COM_IRQn 1 */

  /* USER CODE END TIM1_TRG_COM_IRQn 1 */
}
 8001bda:	bf00      	nop
 8001bdc:	bd80      	pop	{r7, pc}
 8001bde:	bf00      	nop
 8001be0:	200003fc 	.word	0x200003fc

08001be4 <TIM1_CC_IRQHandler>:

/**
  * @brief This function handles TIM1 capture compare interrupt.
  */
void TIM1_CC_IRQHandler(void)
{
 8001be4:	b580      	push	{r7, lr}
 8001be6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_CC_IRQn 0 */

  /* USER CODE END TIM1_CC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8001be8:	4802      	ldr	r0, [pc, #8]	; (8001bf4 <TIM1_CC_IRQHandler+0x10>)
 8001bea:	f002 f834 	bl	8003c56 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_CC_IRQn 1 */

  /* USER CODE END TIM1_CC_IRQn 1 */
}
 8001bee:	bf00      	nop
 8001bf0:	bd80      	pop	{r7, pc}
 8001bf2:	bf00      	nop
 8001bf4:	200003fc 	.word	0x200003fc

08001bf8 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8001bf8:	b580      	push	{r7, lr}
 8001bfa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8001bfc:	4802      	ldr	r0, [pc, #8]	; (8001c08 <TIM3_IRQHandler+0x10>)
 8001bfe:	f002 f82a 	bl	8003c56 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8001c02:	bf00      	nop
 8001c04:	bd80      	pop	{r7, pc}
 8001c06:	bf00      	nop
 8001c08:	20000388 	.word	0x20000388

08001c0c <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8001c0c:	b580      	push	{r7, lr}
 8001c0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8001c10:	4802      	ldr	r0, [pc, #8]	; (8001c1c <TIM4_IRQHandler+0x10>)
 8001c12:	f002 f820 	bl	8003c56 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 8001c16:	bf00      	nop
 8001c18:	bd80      	pop	{r7, pc}
 8001c1a:	bf00      	nop
 8001c1c:	2000033c 	.word	0x2000033c

08001c20 <SPI2_IRQHandler>:

/**
  * @brief This function handles SPI2 global interrupt.
  */
void SPI2_IRQHandler(void)
{
 8001c20:	b580      	push	{r7, lr}
 8001c22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI2_IRQn 0 */

  /* USER CODE END SPI2_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi2);
 8001c24:	4802      	ldr	r0, [pc, #8]	; (8001c30 <SPI2_IRQHandler+0x10>)
 8001c26:	f001 f9af 	bl	8002f88 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI2_IRQn 1 */

  /* USER CODE END SPI2_IRQn 1 */
}
 8001c2a:	bf00      	nop
 8001c2c:	bd80      	pop	{r7, pc}
 8001c2e:	bf00      	nop
 8001c30:	200002e4 	.word	0x200002e4

08001c34 <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 8001c34:	b580      	push	{r7, lr}
 8001c36:	b084      	sub	sp, #16
 8001c38:	af00      	add	r7, sp, #0
 8001c3a:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8001c3c:	4b11      	ldr	r3, [pc, #68]	; (8001c84 <_sbrk+0x50>)
 8001c3e:	681b      	ldr	r3, [r3, #0]
 8001c40:	2b00      	cmp	r3, #0
 8001c42:	d102      	bne.n	8001c4a <_sbrk+0x16>
		heap_end = &end;
 8001c44:	4b0f      	ldr	r3, [pc, #60]	; (8001c84 <_sbrk+0x50>)
 8001c46:	4a10      	ldr	r2, [pc, #64]	; (8001c88 <_sbrk+0x54>)
 8001c48:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 8001c4a:	4b0e      	ldr	r3, [pc, #56]	; (8001c84 <_sbrk+0x50>)
 8001c4c:	681b      	ldr	r3, [r3, #0]
 8001c4e:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8001c50:	4b0c      	ldr	r3, [pc, #48]	; (8001c84 <_sbrk+0x50>)
 8001c52:	681a      	ldr	r2, [r3, #0]
 8001c54:	687b      	ldr	r3, [r7, #4]
 8001c56:	4413      	add	r3, r2
 8001c58:	466a      	mov	r2, sp
 8001c5a:	4293      	cmp	r3, r2
 8001c5c:	d907      	bls.n	8001c6e <_sbrk+0x3a>
	{
		errno = ENOMEM;
 8001c5e:	f002 fe5b 	bl	8004918 <__errno>
 8001c62:	4602      	mov	r2, r0
 8001c64:	230c      	movs	r3, #12
 8001c66:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 8001c68:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001c6c:	e006      	b.n	8001c7c <_sbrk+0x48>
	}

	heap_end += incr;
 8001c6e:	4b05      	ldr	r3, [pc, #20]	; (8001c84 <_sbrk+0x50>)
 8001c70:	681a      	ldr	r2, [r3, #0]
 8001c72:	687b      	ldr	r3, [r7, #4]
 8001c74:	4413      	add	r3, r2
 8001c76:	4a03      	ldr	r2, [pc, #12]	; (8001c84 <_sbrk+0x50>)
 8001c78:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 8001c7a:	68fb      	ldr	r3, [r7, #12]
}
 8001c7c:	4618      	mov	r0, r3
 8001c7e:	3710      	adds	r7, #16
 8001c80:	46bd      	mov	sp, r7
 8001c82:	bd80      	pop	{r7, pc}
 8001c84:	200002d8 	.word	0x200002d8
 8001c88:	20000498 	.word	0x20000498

08001c8c <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001c8c:	b480      	push	{r7}
 8001c8e:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 8001c90:	4b15      	ldr	r3, [pc, #84]	; (8001ce8 <SystemInit+0x5c>)
 8001c92:	681b      	ldr	r3, [r3, #0]
 8001c94:	4a14      	ldr	r2, [pc, #80]	; (8001ce8 <SystemInit+0x5c>)
 8001c96:	f043 0301 	orr.w	r3, r3, #1
 8001c9a:	6013      	str	r3, [r2, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= 0xF8FF0000U;
 8001c9c:	4b12      	ldr	r3, [pc, #72]	; (8001ce8 <SystemInit+0x5c>)
 8001c9e:	685a      	ldr	r2, [r3, #4]
 8001ca0:	4911      	ldr	r1, [pc, #68]	; (8001ce8 <SystemInit+0x5c>)
 8001ca2:	4b12      	ldr	r3, [pc, #72]	; (8001cec <SystemInit+0x60>)
 8001ca4:	4013      	ands	r3, r2
 8001ca6:	604b      	str	r3, [r1, #4]
#else
  RCC->CFGR &= 0xF0FF0000U;
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 8001ca8:	4b0f      	ldr	r3, [pc, #60]	; (8001ce8 <SystemInit+0x5c>)
 8001caa:	681b      	ldr	r3, [r3, #0]
 8001cac:	4a0e      	ldr	r2, [pc, #56]	; (8001ce8 <SystemInit+0x5c>)
 8001cae:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8001cb2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001cb6:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8001cb8:	4b0b      	ldr	r3, [pc, #44]	; (8001ce8 <SystemInit+0x5c>)
 8001cba:	681b      	ldr	r3, [r3, #0]
 8001cbc:	4a0a      	ldr	r2, [pc, #40]	; (8001ce8 <SystemInit+0x5c>)
 8001cbe:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001cc2:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 8001cc4:	4b08      	ldr	r3, [pc, #32]	; (8001ce8 <SystemInit+0x5c>)
 8001cc6:	685b      	ldr	r3, [r3, #4]
 8001cc8:	4a07      	ldr	r2, [pc, #28]	; (8001ce8 <SystemInit+0x5c>)
 8001cca:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 8001cce:	6053      	str	r3, [r2, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000U;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000U;
 8001cd0:	4b05      	ldr	r3, [pc, #20]	; (8001ce8 <SystemInit+0x5c>)
 8001cd2:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 8001cd6:	609a      	str	r2, [r3, #8]
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 8001cd8:	4b05      	ldr	r3, [pc, #20]	; (8001cf0 <SystemInit+0x64>)
 8001cda:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001cde:	609a      	str	r2, [r3, #8]
#endif 
}
 8001ce0:	bf00      	nop
 8001ce2:	46bd      	mov	sp, r7
 8001ce4:	bc80      	pop	{r7}
 8001ce6:	4770      	bx	lr
 8001ce8:	40021000 	.word	0x40021000
 8001cec:	f8ff0000 	.word	0xf8ff0000
 8001cf0:	e000ed00 	.word	0xe000ed00

08001cf4 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8001cf4:	2100      	movs	r1, #0
  b LoopCopyDataInit
 8001cf6:	e003      	b.n	8001d00 <LoopCopyDataInit>

08001cf8 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8001cf8:	4b0b      	ldr	r3, [pc, #44]	; (8001d28 <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 8001cfa:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8001cfc:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 8001cfe:	3104      	adds	r1, #4

08001d00 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8001d00:	480a      	ldr	r0, [pc, #40]	; (8001d2c <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 8001d02:	4b0b      	ldr	r3, [pc, #44]	; (8001d30 <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 8001d04:	1842      	adds	r2, r0, r1
  cmp r2, r3
 8001d06:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8001d08:	d3f6      	bcc.n	8001cf8 <CopyDataInit>
  ldr r2, =_sbss
 8001d0a:	4a0a      	ldr	r2, [pc, #40]	; (8001d34 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 8001d0c:	e002      	b.n	8001d14 <LoopFillZerobss>

08001d0e <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 8001d0e:	2300      	movs	r3, #0
  str r3, [r2], #4
 8001d10:	f842 3b04 	str.w	r3, [r2], #4

08001d14 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 8001d14:	4b08      	ldr	r3, [pc, #32]	; (8001d38 <LoopFillZerobss+0x24>)
  cmp r2, r3
 8001d16:	429a      	cmp	r2, r3
  bcc FillZerobss
 8001d18:	d3f9      	bcc.n	8001d0e <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8001d1a:	f7ff ffb7 	bl	8001c8c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001d1e:	f002 fe01 	bl	8004924 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001d22:	f7ff fa33 	bl	800118c <main>
  bx lr
 8001d26:	4770      	bx	lr
  ldr r3, =_sidata
 8001d28:	08007018 	.word	0x08007018
  ldr r0, =_sdata
 8001d2c:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8001d30:	20000208 	.word	0x20000208
  ldr r2, =_sbss
 8001d34:	20000208 	.word	0x20000208
  ldr r3, = _ebss
 8001d38:	20000494 	.word	0x20000494

08001d3c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001d3c:	e7fe      	b.n	8001d3c <ADC1_2_IRQHandler>
	...

08001d40 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001d40:	b580      	push	{r7, lr}
 8001d42:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001d44:	4b08      	ldr	r3, [pc, #32]	; (8001d68 <HAL_Init+0x28>)
 8001d46:	681b      	ldr	r3, [r3, #0]
 8001d48:	4a07      	ldr	r2, [pc, #28]	; (8001d68 <HAL_Init+0x28>)
 8001d4a:	f043 0310 	orr.w	r3, r3, #16
 8001d4e:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001d50:	2003      	movs	r0, #3
 8001d52:	f000 f945 	bl	8001fe0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001d56:	2000      	movs	r0, #0
 8001d58:	f000 f808 	bl	8001d6c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001d5c:	f7ff fd48 	bl	80017f0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001d60:	2300      	movs	r3, #0
}
 8001d62:	4618      	mov	r0, r3
 8001d64:	bd80      	pop	{r7, pc}
 8001d66:	bf00      	nop
 8001d68:	40022000 	.word	0x40022000

08001d6c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001d6c:	b580      	push	{r7, lr}
 8001d6e:	b082      	sub	sp, #8
 8001d70:	af00      	add	r7, sp, #0
 8001d72:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001d74:	4b12      	ldr	r3, [pc, #72]	; (8001dc0 <HAL_InitTick+0x54>)
 8001d76:	681a      	ldr	r2, [r3, #0]
 8001d78:	4b12      	ldr	r3, [pc, #72]	; (8001dc4 <HAL_InitTick+0x58>)
 8001d7a:	781b      	ldrb	r3, [r3, #0]
 8001d7c:	4619      	mov	r1, r3
 8001d7e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001d82:	fbb3 f3f1 	udiv	r3, r3, r1
 8001d86:	fbb2 f3f3 	udiv	r3, r2, r3
 8001d8a:	4618      	mov	r0, r3
 8001d8c:	f000 f95d 	bl	800204a <HAL_SYSTICK_Config>
 8001d90:	4603      	mov	r3, r0
 8001d92:	2b00      	cmp	r3, #0
 8001d94:	d001      	beq.n	8001d9a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001d96:	2301      	movs	r3, #1
 8001d98:	e00e      	b.n	8001db8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001d9a:	687b      	ldr	r3, [r7, #4]
 8001d9c:	2b0f      	cmp	r3, #15
 8001d9e:	d80a      	bhi.n	8001db6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001da0:	2200      	movs	r2, #0
 8001da2:	6879      	ldr	r1, [r7, #4]
 8001da4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001da8:	f000 f925 	bl	8001ff6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001dac:	4a06      	ldr	r2, [pc, #24]	; (8001dc8 <HAL_InitTick+0x5c>)
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001db2:	2300      	movs	r3, #0
 8001db4:	e000      	b.n	8001db8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001db6:	2301      	movs	r3, #1
}
 8001db8:	4618      	mov	r0, r3
 8001dba:	3708      	adds	r7, #8
 8001dbc:	46bd      	mov	sp, r7
 8001dbe:	bd80      	pop	{r7, pc}
 8001dc0:	2000002c 	.word	0x2000002c
 8001dc4:	20000034 	.word	0x20000034
 8001dc8:	20000030 	.word	0x20000030

08001dcc <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001dcc:	b480      	push	{r7}
 8001dce:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001dd0:	4b05      	ldr	r3, [pc, #20]	; (8001de8 <HAL_IncTick+0x1c>)
 8001dd2:	781b      	ldrb	r3, [r3, #0]
 8001dd4:	461a      	mov	r2, r3
 8001dd6:	4b05      	ldr	r3, [pc, #20]	; (8001dec <HAL_IncTick+0x20>)
 8001dd8:	681b      	ldr	r3, [r3, #0]
 8001dda:	4413      	add	r3, r2
 8001ddc:	4a03      	ldr	r2, [pc, #12]	; (8001dec <HAL_IncTick+0x20>)
 8001dde:	6013      	str	r3, [r2, #0]
}
 8001de0:	bf00      	nop
 8001de2:	46bd      	mov	sp, r7
 8001de4:	bc80      	pop	{r7}
 8001de6:	4770      	bx	lr
 8001de8:	20000034 	.word	0x20000034
 8001dec:	2000048c 	.word	0x2000048c

08001df0 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001df0:	b480      	push	{r7}
 8001df2:	af00      	add	r7, sp, #0
  return uwTick;
 8001df4:	4b02      	ldr	r3, [pc, #8]	; (8001e00 <HAL_GetTick+0x10>)
 8001df6:	681b      	ldr	r3, [r3, #0]
}
 8001df8:	4618      	mov	r0, r3
 8001dfa:	46bd      	mov	sp, r7
 8001dfc:	bc80      	pop	{r7}
 8001dfe:	4770      	bx	lr
 8001e00:	2000048c 	.word	0x2000048c

08001e04 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001e04:	b580      	push	{r7, lr}
 8001e06:	b084      	sub	sp, #16
 8001e08:	af00      	add	r7, sp, #0
 8001e0a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001e0c:	f7ff fff0 	bl	8001df0 <HAL_GetTick>
 8001e10:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001e16:	68fb      	ldr	r3, [r7, #12]
 8001e18:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8001e1c:	d005      	beq.n	8001e2a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001e1e:	4b09      	ldr	r3, [pc, #36]	; (8001e44 <HAL_Delay+0x40>)
 8001e20:	781b      	ldrb	r3, [r3, #0]
 8001e22:	461a      	mov	r2, r3
 8001e24:	68fb      	ldr	r3, [r7, #12]
 8001e26:	4413      	add	r3, r2
 8001e28:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001e2a:	bf00      	nop
 8001e2c:	f7ff ffe0 	bl	8001df0 <HAL_GetTick>
 8001e30:	4602      	mov	r2, r0
 8001e32:	68bb      	ldr	r3, [r7, #8]
 8001e34:	1ad3      	subs	r3, r2, r3
 8001e36:	68fa      	ldr	r2, [r7, #12]
 8001e38:	429a      	cmp	r2, r3
 8001e3a:	d8f7      	bhi.n	8001e2c <HAL_Delay+0x28>
  {
  }
}
 8001e3c:	bf00      	nop
 8001e3e:	3710      	adds	r7, #16
 8001e40:	46bd      	mov	sp, r7
 8001e42:	bd80      	pop	{r7, pc}
 8001e44:	20000034 	.word	0x20000034

08001e48 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001e48:	b480      	push	{r7}
 8001e4a:	b085      	sub	sp, #20
 8001e4c:	af00      	add	r7, sp, #0
 8001e4e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	f003 0307 	and.w	r3, r3, #7
 8001e56:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001e58:	4b0c      	ldr	r3, [pc, #48]	; (8001e8c <__NVIC_SetPriorityGrouping+0x44>)
 8001e5a:	68db      	ldr	r3, [r3, #12]
 8001e5c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001e5e:	68ba      	ldr	r2, [r7, #8]
 8001e60:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001e64:	4013      	ands	r3, r2
 8001e66:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001e68:	68fb      	ldr	r3, [r7, #12]
 8001e6a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001e6c:	68bb      	ldr	r3, [r7, #8]
 8001e6e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001e70:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001e74:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001e78:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001e7a:	4a04      	ldr	r2, [pc, #16]	; (8001e8c <__NVIC_SetPriorityGrouping+0x44>)
 8001e7c:	68bb      	ldr	r3, [r7, #8]
 8001e7e:	60d3      	str	r3, [r2, #12]
}
 8001e80:	bf00      	nop
 8001e82:	3714      	adds	r7, #20
 8001e84:	46bd      	mov	sp, r7
 8001e86:	bc80      	pop	{r7}
 8001e88:	4770      	bx	lr
 8001e8a:	bf00      	nop
 8001e8c:	e000ed00 	.word	0xe000ed00

08001e90 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001e90:	b480      	push	{r7}
 8001e92:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001e94:	4b04      	ldr	r3, [pc, #16]	; (8001ea8 <__NVIC_GetPriorityGrouping+0x18>)
 8001e96:	68db      	ldr	r3, [r3, #12]
 8001e98:	0a1b      	lsrs	r3, r3, #8
 8001e9a:	f003 0307 	and.w	r3, r3, #7
}
 8001e9e:	4618      	mov	r0, r3
 8001ea0:	46bd      	mov	sp, r7
 8001ea2:	bc80      	pop	{r7}
 8001ea4:	4770      	bx	lr
 8001ea6:	bf00      	nop
 8001ea8:	e000ed00 	.word	0xe000ed00

08001eac <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001eac:	b480      	push	{r7}
 8001eae:	b083      	sub	sp, #12
 8001eb0:	af00      	add	r7, sp, #0
 8001eb2:	4603      	mov	r3, r0
 8001eb4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001eb6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001eba:	2b00      	cmp	r3, #0
 8001ebc:	db0b      	blt.n	8001ed6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001ebe:	79fb      	ldrb	r3, [r7, #7]
 8001ec0:	f003 021f 	and.w	r2, r3, #31
 8001ec4:	4906      	ldr	r1, [pc, #24]	; (8001ee0 <__NVIC_EnableIRQ+0x34>)
 8001ec6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001eca:	095b      	lsrs	r3, r3, #5
 8001ecc:	2001      	movs	r0, #1
 8001ece:	fa00 f202 	lsl.w	r2, r0, r2
 8001ed2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001ed6:	bf00      	nop
 8001ed8:	370c      	adds	r7, #12
 8001eda:	46bd      	mov	sp, r7
 8001edc:	bc80      	pop	{r7}
 8001ede:	4770      	bx	lr
 8001ee0:	e000e100 	.word	0xe000e100

08001ee4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001ee4:	b480      	push	{r7}
 8001ee6:	b083      	sub	sp, #12
 8001ee8:	af00      	add	r7, sp, #0
 8001eea:	4603      	mov	r3, r0
 8001eec:	6039      	str	r1, [r7, #0]
 8001eee:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001ef0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ef4:	2b00      	cmp	r3, #0
 8001ef6:	db0a      	blt.n	8001f0e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001ef8:	683b      	ldr	r3, [r7, #0]
 8001efa:	b2da      	uxtb	r2, r3
 8001efc:	490c      	ldr	r1, [pc, #48]	; (8001f30 <__NVIC_SetPriority+0x4c>)
 8001efe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f02:	0112      	lsls	r2, r2, #4
 8001f04:	b2d2      	uxtb	r2, r2
 8001f06:	440b      	add	r3, r1
 8001f08:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001f0c:	e00a      	b.n	8001f24 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001f0e:	683b      	ldr	r3, [r7, #0]
 8001f10:	b2da      	uxtb	r2, r3
 8001f12:	4908      	ldr	r1, [pc, #32]	; (8001f34 <__NVIC_SetPriority+0x50>)
 8001f14:	79fb      	ldrb	r3, [r7, #7]
 8001f16:	f003 030f 	and.w	r3, r3, #15
 8001f1a:	3b04      	subs	r3, #4
 8001f1c:	0112      	lsls	r2, r2, #4
 8001f1e:	b2d2      	uxtb	r2, r2
 8001f20:	440b      	add	r3, r1
 8001f22:	761a      	strb	r2, [r3, #24]
}
 8001f24:	bf00      	nop
 8001f26:	370c      	adds	r7, #12
 8001f28:	46bd      	mov	sp, r7
 8001f2a:	bc80      	pop	{r7}
 8001f2c:	4770      	bx	lr
 8001f2e:	bf00      	nop
 8001f30:	e000e100 	.word	0xe000e100
 8001f34:	e000ed00 	.word	0xe000ed00

08001f38 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001f38:	b480      	push	{r7}
 8001f3a:	b089      	sub	sp, #36	; 0x24
 8001f3c:	af00      	add	r7, sp, #0
 8001f3e:	60f8      	str	r0, [r7, #12]
 8001f40:	60b9      	str	r1, [r7, #8]
 8001f42:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001f44:	68fb      	ldr	r3, [r7, #12]
 8001f46:	f003 0307 	and.w	r3, r3, #7
 8001f4a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001f4c:	69fb      	ldr	r3, [r7, #28]
 8001f4e:	f1c3 0307 	rsb	r3, r3, #7
 8001f52:	2b04      	cmp	r3, #4
 8001f54:	bf28      	it	cs
 8001f56:	2304      	movcs	r3, #4
 8001f58:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001f5a:	69fb      	ldr	r3, [r7, #28]
 8001f5c:	3304      	adds	r3, #4
 8001f5e:	2b06      	cmp	r3, #6
 8001f60:	d902      	bls.n	8001f68 <NVIC_EncodePriority+0x30>
 8001f62:	69fb      	ldr	r3, [r7, #28]
 8001f64:	3b03      	subs	r3, #3
 8001f66:	e000      	b.n	8001f6a <NVIC_EncodePriority+0x32>
 8001f68:	2300      	movs	r3, #0
 8001f6a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001f6c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8001f70:	69bb      	ldr	r3, [r7, #24]
 8001f72:	fa02 f303 	lsl.w	r3, r2, r3
 8001f76:	43da      	mvns	r2, r3
 8001f78:	68bb      	ldr	r3, [r7, #8]
 8001f7a:	401a      	ands	r2, r3
 8001f7c:	697b      	ldr	r3, [r7, #20]
 8001f7e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001f80:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8001f84:	697b      	ldr	r3, [r7, #20]
 8001f86:	fa01 f303 	lsl.w	r3, r1, r3
 8001f8a:	43d9      	mvns	r1, r3
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001f90:	4313      	orrs	r3, r2
         );
}
 8001f92:	4618      	mov	r0, r3
 8001f94:	3724      	adds	r7, #36	; 0x24
 8001f96:	46bd      	mov	sp, r7
 8001f98:	bc80      	pop	{r7}
 8001f9a:	4770      	bx	lr

08001f9c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001f9c:	b580      	push	{r7, lr}
 8001f9e:	b082      	sub	sp, #8
 8001fa0:	af00      	add	r7, sp, #0
 8001fa2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	3b01      	subs	r3, #1
 8001fa8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001fac:	d301      	bcc.n	8001fb2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001fae:	2301      	movs	r3, #1
 8001fb0:	e00f      	b.n	8001fd2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001fb2:	4a0a      	ldr	r2, [pc, #40]	; (8001fdc <SysTick_Config+0x40>)
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	3b01      	subs	r3, #1
 8001fb8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001fba:	210f      	movs	r1, #15
 8001fbc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001fc0:	f7ff ff90 	bl	8001ee4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001fc4:	4b05      	ldr	r3, [pc, #20]	; (8001fdc <SysTick_Config+0x40>)
 8001fc6:	2200      	movs	r2, #0
 8001fc8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001fca:	4b04      	ldr	r3, [pc, #16]	; (8001fdc <SysTick_Config+0x40>)
 8001fcc:	2207      	movs	r2, #7
 8001fce:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001fd0:	2300      	movs	r3, #0
}
 8001fd2:	4618      	mov	r0, r3
 8001fd4:	3708      	adds	r7, #8
 8001fd6:	46bd      	mov	sp, r7
 8001fd8:	bd80      	pop	{r7, pc}
 8001fda:	bf00      	nop
 8001fdc:	e000e010 	.word	0xe000e010

08001fe0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001fe0:	b580      	push	{r7, lr}
 8001fe2:	b082      	sub	sp, #8
 8001fe4:	af00      	add	r7, sp, #0
 8001fe6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001fe8:	6878      	ldr	r0, [r7, #4]
 8001fea:	f7ff ff2d 	bl	8001e48 <__NVIC_SetPriorityGrouping>
}
 8001fee:	bf00      	nop
 8001ff0:	3708      	adds	r7, #8
 8001ff2:	46bd      	mov	sp, r7
 8001ff4:	bd80      	pop	{r7, pc}

08001ff6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001ff6:	b580      	push	{r7, lr}
 8001ff8:	b086      	sub	sp, #24
 8001ffa:	af00      	add	r7, sp, #0
 8001ffc:	4603      	mov	r3, r0
 8001ffe:	60b9      	str	r1, [r7, #8]
 8002000:	607a      	str	r2, [r7, #4]
 8002002:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002004:	2300      	movs	r3, #0
 8002006:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002008:	f7ff ff42 	bl	8001e90 <__NVIC_GetPriorityGrouping>
 800200c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800200e:	687a      	ldr	r2, [r7, #4]
 8002010:	68b9      	ldr	r1, [r7, #8]
 8002012:	6978      	ldr	r0, [r7, #20]
 8002014:	f7ff ff90 	bl	8001f38 <NVIC_EncodePriority>
 8002018:	4602      	mov	r2, r0
 800201a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800201e:	4611      	mov	r1, r2
 8002020:	4618      	mov	r0, r3
 8002022:	f7ff ff5f 	bl	8001ee4 <__NVIC_SetPriority>
}
 8002026:	bf00      	nop
 8002028:	3718      	adds	r7, #24
 800202a:	46bd      	mov	sp, r7
 800202c:	bd80      	pop	{r7, pc}

0800202e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800202e:	b580      	push	{r7, lr}
 8002030:	b082      	sub	sp, #8
 8002032:	af00      	add	r7, sp, #0
 8002034:	4603      	mov	r3, r0
 8002036:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002038:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800203c:	4618      	mov	r0, r3
 800203e:	f7ff ff35 	bl	8001eac <__NVIC_EnableIRQ>
}
 8002042:	bf00      	nop
 8002044:	3708      	adds	r7, #8
 8002046:	46bd      	mov	sp, r7
 8002048:	bd80      	pop	{r7, pc}

0800204a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800204a:	b580      	push	{r7, lr}
 800204c:	b082      	sub	sp, #8
 800204e:	af00      	add	r7, sp, #0
 8002050:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002052:	6878      	ldr	r0, [r7, #4]
 8002054:	f7ff ffa2 	bl	8001f9c <SysTick_Config>
 8002058:	4603      	mov	r3, r0
}
 800205a:	4618      	mov	r0, r3
 800205c:	3708      	adds	r7, #8
 800205e:	46bd      	mov	sp, r7
 8002060:	bd80      	pop	{r7, pc}
	...

08002064 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8002064:	b580      	push	{r7, lr}
 8002066:	b084      	sub	sp, #16
 8002068:	af00      	add	r7, sp, #0
 800206a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800206c:	2300      	movs	r3, #0
 800206e:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8002076:	2b02      	cmp	r3, #2
 8002078:	d005      	beq.n	8002086 <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	2204      	movs	r2, #4
 800207e:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8002080:	2301      	movs	r3, #1
 8002082:	73fb      	strb	r3, [r7, #15]
 8002084:	e051      	b.n	800212a <HAL_DMA_Abort_IT+0xc6>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	681b      	ldr	r3, [r3, #0]
 800208a:	681a      	ldr	r2, [r3, #0]
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	681b      	ldr	r3, [r3, #0]
 8002090:	f022 020e 	bic.w	r2, r2, #14
 8002094:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	681b      	ldr	r3, [r3, #0]
 800209a:	681a      	ldr	r2, [r3, #0]
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	681b      	ldr	r3, [r3, #0]
 80020a0:	f022 0201 	bic.w	r2, r2, #1
 80020a4:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	681b      	ldr	r3, [r3, #0]
 80020aa:	4a22      	ldr	r2, [pc, #136]	; (8002134 <HAL_DMA_Abort_IT+0xd0>)
 80020ac:	4293      	cmp	r3, r2
 80020ae:	d029      	beq.n	8002104 <HAL_DMA_Abort_IT+0xa0>
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	681b      	ldr	r3, [r3, #0]
 80020b4:	4a20      	ldr	r2, [pc, #128]	; (8002138 <HAL_DMA_Abort_IT+0xd4>)
 80020b6:	4293      	cmp	r3, r2
 80020b8:	d022      	beq.n	8002100 <HAL_DMA_Abort_IT+0x9c>
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	681b      	ldr	r3, [r3, #0]
 80020be:	4a1f      	ldr	r2, [pc, #124]	; (800213c <HAL_DMA_Abort_IT+0xd8>)
 80020c0:	4293      	cmp	r3, r2
 80020c2:	d01a      	beq.n	80020fa <HAL_DMA_Abort_IT+0x96>
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	681b      	ldr	r3, [r3, #0]
 80020c8:	4a1d      	ldr	r2, [pc, #116]	; (8002140 <HAL_DMA_Abort_IT+0xdc>)
 80020ca:	4293      	cmp	r3, r2
 80020cc:	d012      	beq.n	80020f4 <HAL_DMA_Abort_IT+0x90>
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	681b      	ldr	r3, [r3, #0]
 80020d2:	4a1c      	ldr	r2, [pc, #112]	; (8002144 <HAL_DMA_Abort_IT+0xe0>)
 80020d4:	4293      	cmp	r3, r2
 80020d6:	d00a      	beq.n	80020ee <HAL_DMA_Abort_IT+0x8a>
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	681b      	ldr	r3, [r3, #0]
 80020dc:	4a1a      	ldr	r2, [pc, #104]	; (8002148 <HAL_DMA_Abort_IT+0xe4>)
 80020de:	4293      	cmp	r3, r2
 80020e0:	d102      	bne.n	80020e8 <HAL_DMA_Abort_IT+0x84>
 80020e2:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80020e6:	e00e      	b.n	8002106 <HAL_DMA_Abort_IT+0xa2>
 80020e8:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80020ec:	e00b      	b.n	8002106 <HAL_DMA_Abort_IT+0xa2>
 80020ee:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80020f2:	e008      	b.n	8002106 <HAL_DMA_Abort_IT+0xa2>
 80020f4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80020f8:	e005      	b.n	8002106 <HAL_DMA_Abort_IT+0xa2>
 80020fa:	f44f 7380 	mov.w	r3, #256	; 0x100
 80020fe:	e002      	b.n	8002106 <HAL_DMA_Abort_IT+0xa2>
 8002100:	2310      	movs	r3, #16
 8002102:	e000      	b.n	8002106 <HAL_DMA_Abort_IT+0xa2>
 8002104:	2301      	movs	r3, #1
 8002106:	4a11      	ldr	r2, [pc, #68]	; (800214c <HAL_DMA_Abort_IT+0xe8>)
 8002108:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	2201      	movs	r2, #1
 800210e:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	2200      	movs	r2, #0
 8002116:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800211e:	2b00      	cmp	r3, #0
 8002120:	d003      	beq.n	800212a <HAL_DMA_Abort_IT+0xc6>
    {
      hdma->XferAbortCallback(hdma);
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002126:	6878      	ldr	r0, [r7, #4]
 8002128:	4798      	blx	r3
    } 
  }
  return status;
 800212a:	7bfb      	ldrb	r3, [r7, #15]
}
 800212c:	4618      	mov	r0, r3
 800212e:	3710      	adds	r7, #16
 8002130:	46bd      	mov	sp, r7
 8002132:	bd80      	pop	{r7, pc}
 8002134:	40020008 	.word	0x40020008
 8002138:	4002001c 	.word	0x4002001c
 800213c:	40020030 	.word	0x40020030
 8002140:	40020044 	.word	0x40020044
 8002144:	40020058 	.word	0x40020058
 8002148:	4002006c 	.word	0x4002006c
 800214c:	40020000 	.word	0x40020000

08002150 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002150:	b480      	push	{r7}
 8002152:	b08b      	sub	sp, #44	; 0x2c
 8002154:	af00      	add	r7, sp, #0
 8002156:	6078      	str	r0, [r7, #4]
 8002158:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800215a:	2300      	movs	r3, #0
 800215c:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 800215e:	2300      	movs	r3, #0
 8002160:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002162:	e127      	b.n	80023b4 <HAL_GPIO_Init+0x264>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8002164:	2201      	movs	r2, #1
 8002166:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002168:	fa02 f303 	lsl.w	r3, r2, r3
 800216c:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800216e:	683b      	ldr	r3, [r7, #0]
 8002170:	681b      	ldr	r3, [r3, #0]
 8002172:	69fa      	ldr	r2, [r7, #28]
 8002174:	4013      	ands	r3, r2
 8002176:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8002178:	69ba      	ldr	r2, [r7, #24]
 800217a:	69fb      	ldr	r3, [r7, #28]
 800217c:	429a      	cmp	r2, r3
 800217e:	f040 8116 	bne.w	80023ae <HAL_GPIO_Init+0x25e>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8002182:	683b      	ldr	r3, [r7, #0]
 8002184:	685b      	ldr	r3, [r3, #4]
 8002186:	2b12      	cmp	r3, #18
 8002188:	d034      	beq.n	80021f4 <HAL_GPIO_Init+0xa4>
 800218a:	2b12      	cmp	r3, #18
 800218c:	d80d      	bhi.n	80021aa <HAL_GPIO_Init+0x5a>
 800218e:	2b02      	cmp	r3, #2
 8002190:	d02b      	beq.n	80021ea <HAL_GPIO_Init+0x9a>
 8002192:	2b02      	cmp	r3, #2
 8002194:	d804      	bhi.n	80021a0 <HAL_GPIO_Init+0x50>
 8002196:	2b00      	cmp	r3, #0
 8002198:	d031      	beq.n	80021fe <HAL_GPIO_Init+0xae>
 800219a:	2b01      	cmp	r3, #1
 800219c:	d01c      	beq.n	80021d8 <HAL_GPIO_Init+0x88>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 800219e:	e048      	b.n	8002232 <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 80021a0:	2b03      	cmp	r3, #3
 80021a2:	d043      	beq.n	800222c <HAL_GPIO_Init+0xdc>
 80021a4:	2b11      	cmp	r3, #17
 80021a6:	d01b      	beq.n	80021e0 <HAL_GPIO_Init+0x90>
          break;
 80021a8:	e043      	b.n	8002232 <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 80021aa:	4a89      	ldr	r2, [pc, #548]	; (80023d0 <HAL_GPIO_Init+0x280>)
 80021ac:	4293      	cmp	r3, r2
 80021ae:	d026      	beq.n	80021fe <HAL_GPIO_Init+0xae>
 80021b0:	4a87      	ldr	r2, [pc, #540]	; (80023d0 <HAL_GPIO_Init+0x280>)
 80021b2:	4293      	cmp	r3, r2
 80021b4:	d806      	bhi.n	80021c4 <HAL_GPIO_Init+0x74>
 80021b6:	4a87      	ldr	r2, [pc, #540]	; (80023d4 <HAL_GPIO_Init+0x284>)
 80021b8:	4293      	cmp	r3, r2
 80021ba:	d020      	beq.n	80021fe <HAL_GPIO_Init+0xae>
 80021bc:	4a86      	ldr	r2, [pc, #536]	; (80023d8 <HAL_GPIO_Init+0x288>)
 80021be:	4293      	cmp	r3, r2
 80021c0:	d01d      	beq.n	80021fe <HAL_GPIO_Init+0xae>
          break;
 80021c2:	e036      	b.n	8002232 <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 80021c4:	4a85      	ldr	r2, [pc, #532]	; (80023dc <HAL_GPIO_Init+0x28c>)
 80021c6:	4293      	cmp	r3, r2
 80021c8:	d019      	beq.n	80021fe <HAL_GPIO_Init+0xae>
 80021ca:	4a85      	ldr	r2, [pc, #532]	; (80023e0 <HAL_GPIO_Init+0x290>)
 80021cc:	4293      	cmp	r3, r2
 80021ce:	d016      	beq.n	80021fe <HAL_GPIO_Init+0xae>
 80021d0:	4a84      	ldr	r2, [pc, #528]	; (80023e4 <HAL_GPIO_Init+0x294>)
 80021d2:	4293      	cmp	r3, r2
 80021d4:	d013      	beq.n	80021fe <HAL_GPIO_Init+0xae>
          break;
 80021d6:	e02c      	b.n	8002232 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80021d8:	683b      	ldr	r3, [r7, #0]
 80021da:	68db      	ldr	r3, [r3, #12]
 80021dc:	623b      	str	r3, [r7, #32]
          break;
 80021de:	e028      	b.n	8002232 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80021e0:	683b      	ldr	r3, [r7, #0]
 80021e2:	68db      	ldr	r3, [r3, #12]
 80021e4:	3304      	adds	r3, #4
 80021e6:	623b      	str	r3, [r7, #32]
          break;
 80021e8:	e023      	b.n	8002232 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80021ea:	683b      	ldr	r3, [r7, #0]
 80021ec:	68db      	ldr	r3, [r3, #12]
 80021ee:	3308      	adds	r3, #8
 80021f0:	623b      	str	r3, [r7, #32]
          break;
 80021f2:	e01e      	b.n	8002232 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80021f4:	683b      	ldr	r3, [r7, #0]
 80021f6:	68db      	ldr	r3, [r3, #12]
 80021f8:	330c      	adds	r3, #12
 80021fa:	623b      	str	r3, [r7, #32]
          break;
 80021fc:	e019      	b.n	8002232 <HAL_GPIO_Init+0xe2>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80021fe:	683b      	ldr	r3, [r7, #0]
 8002200:	689b      	ldr	r3, [r3, #8]
 8002202:	2b00      	cmp	r3, #0
 8002204:	d102      	bne.n	800220c <HAL_GPIO_Init+0xbc>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8002206:	2304      	movs	r3, #4
 8002208:	623b      	str	r3, [r7, #32]
          break;
 800220a:	e012      	b.n	8002232 <HAL_GPIO_Init+0xe2>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 800220c:	683b      	ldr	r3, [r7, #0]
 800220e:	689b      	ldr	r3, [r3, #8]
 8002210:	2b01      	cmp	r3, #1
 8002212:	d105      	bne.n	8002220 <HAL_GPIO_Init+0xd0>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002214:	2308      	movs	r3, #8
 8002216:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	69fa      	ldr	r2, [r7, #28]
 800221c:	611a      	str	r2, [r3, #16]
          break;
 800221e:	e008      	b.n	8002232 <HAL_GPIO_Init+0xe2>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002220:	2308      	movs	r3, #8
 8002222:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	69fa      	ldr	r2, [r7, #28]
 8002228:	615a      	str	r2, [r3, #20]
          break;
 800222a:	e002      	b.n	8002232 <HAL_GPIO_Init+0xe2>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 800222c:	2300      	movs	r3, #0
 800222e:	623b      	str	r3, [r7, #32]
          break;
 8002230:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8002232:	69bb      	ldr	r3, [r7, #24]
 8002234:	2bff      	cmp	r3, #255	; 0xff
 8002236:	d801      	bhi.n	800223c <HAL_GPIO_Init+0xec>
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	e001      	b.n	8002240 <HAL_GPIO_Init+0xf0>
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	3304      	adds	r3, #4
 8002240:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8002242:	69bb      	ldr	r3, [r7, #24]
 8002244:	2bff      	cmp	r3, #255	; 0xff
 8002246:	d802      	bhi.n	800224e <HAL_GPIO_Init+0xfe>
 8002248:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800224a:	009b      	lsls	r3, r3, #2
 800224c:	e002      	b.n	8002254 <HAL_GPIO_Init+0x104>
 800224e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002250:	3b08      	subs	r3, #8
 8002252:	009b      	lsls	r3, r3, #2
 8002254:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8002256:	697b      	ldr	r3, [r7, #20]
 8002258:	681a      	ldr	r2, [r3, #0]
 800225a:	210f      	movs	r1, #15
 800225c:	693b      	ldr	r3, [r7, #16]
 800225e:	fa01 f303 	lsl.w	r3, r1, r3
 8002262:	43db      	mvns	r3, r3
 8002264:	401a      	ands	r2, r3
 8002266:	6a39      	ldr	r1, [r7, #32]
 8002268:	693b      	ldr	r3, [r7, #16]
 800226a:	fa01 f303 	lsl.w	r3, r1, r3
 800226e:	431a      	orrs	r2, r3
 8002270:	697b      	ldr	r3, [r7, #20]
 8002272:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002274:	683b      	ldr	r3, [r7, #0]
 8002276:	685b      	ldr	r3, [r3, #4]
 8002278:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800227c:	2b00      	cmp	r3, #0
 800227e:	f000 8096 	beq.w	80023ae <HAL_GPIO_Init+0x25e>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8002282:	4b59      	ldr	r3, [pc, #356]	; (80023e8 <HAL_GPIO_Init+0x298>)
 8002284:	699b      	ldr	r3, [r3, #24]
 8002286:	4a58      	ldr	r2, [pc, #352]	; (80023e8 <HAL_GPIO_Init+0x298>)
 8002288:	f043 0301 	orr.w	r3, r3, #1
 800228c:	6193      	str	r3, [r2, #24]
 800228e:	4b56      	ldr	r3, [pc, #344]	; (80023e8 <HAL_GPIO_Init+0x298>)
 8002290:	699b      	ldr	r3, [r3, #24]
 8002292:	f003 0301 	and.w	r3, r3, #1
 8002296:	60bb      	str	r3, [r7, #8]
 8002298:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 800229a:	4a54      	ldr	r2, [pc, #336]	; (80023ec <HAL_GPIO_Init+0x29c>)
 800229c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800229e:	089b      	lsrs	r3, r3, #2
 80022a0:	3302      	adds	r3, #2
 80022a2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80022a6:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80022a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80022aa:	f003 0303 	and.w	r3, r3, #3
 80022ae:	009b      	lsls	r3, r3, #2
 80022b0:	220f      	movs	r2, #15
 80022b2:	fa02 f303 	lsl.w	r3, r2, r3
 80022b6:	43db      	mvns	r3, r3
 80022b8:	68fa      	ldr	r2, [r7, #12]
 80022ba:	4013      	ands	r3, r2
 80022bc:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	4a4b      	ldr	r2, [pc, #300]	; (80023f0 <HAL_GPIO_Init+0x2a0>)
 80022c2:	4293      	cmp	r3, r2
 80022c4:	d013      	beq.n	80022ee <HAL_GPIO_Init+0x19e>
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	4a4a      	ldr	r2, [pc, #296]	; (80023f4 <HAL_GPIO_Init+0x2a4>)
 80022ca:	4293      	cmp	r3, r2
 80022cc:	d00d      	beq.n	80022ea <HAL_GPIO_Init+0x19a>
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	4a49      	ldr	r2, [pc, #292]	; (80023f8 <HAL_GPIO_Init+0x2a8>)
 80022d2:	4293      	cmp	r3, r2
 80022d4:	d007      	beq.n	80022e6 <HAL_GPIO_Init+0x196>
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	4a48      	ldr	r2, [pc, #288]	; (80023fc <HAL_GPIO_Init+0x2ac>)
 80022da:	4293      	cmp	r3, r2
 80022dc:	d101      	bne.n	80022e2 <HAL_GPIO_Init+0x192>
 80022de:	2303      	movs	r3, #3
 80022e0:	e006      	b.n	80022f0 <HAL_GPIO_Init+0x1a0>
 80022e2:	2304      	movs	r3, #4
 80022e4:	e004      	b.n	80022f0 <HAL_GPIO_Init+0x1a0>
 80022e6:	2302      	movs	r3, #2
 80022e8:	e002      	b.n	80022f0 <HAL_GPIO_Init+0x1a0>
 80022ea:	2301      	movs	r3, #1
 80022ec:	e000      	b.n	80022f0 <HAL_GPIO_Init+0x1a0>
 80022ee:	2300      	movs	r3, #0
 80022f0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80022f2:	f002 0203 	and.w	r2, r2, #3
 80022f6:	0092      	lsls	r2, r2, #2
 80022f8:	4093      	lsls	r3, r2
 80022fa:	68fa      	ldr	r2, [r7, #12]
 80022fc:	4313      	orrs	r3, r2
 80022fe:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8002300:	493a      	ldr	r1, [pc, #232]	; (80023ec <HAL_GPIO_Init+0x29c>)
 8002302:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002304:	089b      	lsrs	r3, r3, #2
 8002306:	3302      	adds	r3, #2
 8002308:	68fa      	ldr	r2, [r7, #12]
 800230a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800230e:	683b      	ldr	r3, [r7, #0]
 8002310:	685b      	ldr	r3, [r3, #4]
 8002312:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002316:	2b00      	cmp	r3, #0
 8002318:	d006      	beq.n	8002328 <HAL_GPIO_Init+0x1d8>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 800231a:	4b39      	ldr	r3, [pc, #228]	; (8002400 <HAL_GPIO_Init+0x2b0>)
 800231c:	681a      	ldr	r2, [r3, #0]
 800231e:	4938      	ldr	r1, [pc, #224]	; (8002400 <HAL_GPIO_Init+0x2b0>)
 8002320:	69bb      	ldr	r3, [r7, #24]
 8002322:	4313      	orrs	r3, r2
 8002324:	600b      	str	r3, [r1, #0]
 8002326:	e006      	b.n	8002336 <HAL_GPIO_Init+0x1e6>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8002328:	4b35      	ldr	r3, [pc, #212]	; (8002400 <HAL_GPIO_Init+0x2b0>)
 800232a:	681a      	ldr	r2, [r3, #0]
 800232c:	69bb      	ldr	r3, [r7, #24]
 800232e:	43db      	mvns	r3, r3
 8002330:	4933      	ldr	r1, [pc, #204]	; (8002400 <HAL_GPIO_Init+0x2b0>)
 8002332:	4013      	ands	r3, r2
 8002334:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002336:	683b      	ldr	r3, [r7, #0]
 8002338:	685b      	ldr	r3, [r3, #4]
 800233a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800233e:	2b00      	cmp	r3, #0
 8002340:	d006      	beq.n	8002350 <HAL_GPIO_Init+0x200>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8002342:	4b2f      	ldr	r3, [pc, #188]	; (8002400 <HAL_GPIO_Init+0x2b0>)
 8002344:	685a      	ldr	r2, [r3, #4]
 8002346:	492e      	ldr	r1, [pc, #184]	; (8002400 <HAL_GPIO_Init+0x2b0>)
 8002348:	69bb      	ldr	r3, [r7, #24]
 800234a:	4313      	orrs	r3, r2
 800234c:	604b      	str	r3, [r1, #4]
 800234e:	e006      	b.n	800235e <HAL_GPIO_Init+0x20e>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8002350:	4b2b      	ldr	r3, [pc, #172]	; (8002400 <HAL_GPIO_Init+0x2b0>)
 8002352:	685a      	ldr	r2, [r3, #4]
 8002354:	69bb      	ldr	r3, [r7, #24]
 8002356:	43db      	mvns	r3, r3
 8002358:	4929      	ldr	r1, [pc, #164]	; (8002400 <HAL_GPIO_Init+0x2b0>)
 800235a:	4013      	ands	r3, r2
 800235c:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800235e:	683b      	ldr	r3, [r7, #0]
 8002360:	685b      	ldr	r3, [r3, #4]
 8002362:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002366:	2b00      	cmp	r3, #0
 8002368:	d006      	beq.n	8002378 <HAL_GPIO_Init+0x228>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 800236a:	4b25      	ldr	r3, [pc, #148]	; (8002400 <HAL_GPIO_Init+0x2b0>)
 800236c:	689a      	ldr	r2, [r3, #8]
 800236e:	4924      	ldr	r1, [pc, #144]	; (8002400 <HAL_GPIO_Init+0x2b0>)
 8002370:	69bb      	ldr	r3, [r7, #24]
 8002372:	4313      	orrs	r3, r2
 8002374:	608b      	str	r3, [r1, #8]
 8002376:	e006      	b.n	8002386 <HAL_GPIO_Init+0x236>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8002378:	4b21      	ldr	r3, [pc, #132]	; (8002400 <HAL_GPIO_Init+0x2b0>)
 800237a:	689a      	ldr	r2, [r3, #8]
 800237c:	69bb      	ldr	r3, [r7, #24]
 800237e:	43db      	mvns	r3, r3
 8002380:	491f      	ldr	r1, [pc, #124]	; (8002400 <HAL_GPIO_Init+0x2b0>)
 8002382:	4013      	ands	r3, r2
 8002384:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002386:	683b      	ldr	r3, [r7, #0]
 8002388:	685b      	ldr	r3, [r3, #4]
 800238a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800238e:	2b00      	cmp	r3, #0
 8002390:	d006      	beq.n	80023a0 <HAL_GPIO_Init+0x250>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8002392:	4b1b      	ldr	r3, [pc, #108]	; (8002400 <HAL_GPIO_Init+0x2b0>)
 8002394:	68da      	ldr	r2, [r3, #12]
 8002396:	491a      	ldr	r1, [pc, #104]	; (8002400 <HAL_GPIO_Init+0x2b0>)
 8002398:	69bb      	ldr	r3, [r7, #24]
 800239a:	4313      	orrs	r3, r2
 800239c:	60cb      	str	r3, [r1, #12]
 800239e:	e006      	b.n	80023ae <HAL_GPIO_Init+0x25e>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80023a0:	4b17      	ldr	r3, [pc, #92]	; (8002400 <HAL_GPIO_Init+0x2b0>)
 80023a2:	68da      	ldr	r2, [r3, #12]
 80023a4:	69bb      	ldr	r3, [r7, #24]
 80023a6:	43db      	mvns	r3, r3
 80023a8:	4915      	ldr	r1, [pc, #84]	; (8002400 <HAL_GPIO_Init+0x2b0>)
 80023aa:	4013      	ands	r3, r2
 80023ac:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 80023ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80023b0:	3301      	adds	r3, #1
 80023b2:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80023b4:	683b      	ldr	r3, [r7, #0]
 80023b6:	681a      	ldr	r2, [r3, #0]
 80023b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80023ba:	fa22 f303 	lsr.w	r3, r2, r3
 80023be:	2b00      	cmp	r3, #0
 80023c0:	f47f aed0 	bne.w	8002164 <HAL_GPIO_Init+0x14>
  }
}
 80023c4:	bf00      	nop
 80023c6:	372c      	adds	r7, #44	; 0x2c
 80023c8:	46bd      	mov	sp, r7
 80023ca:	bc80      	pop	{r7}
 80023cc:	4770      	bx	lr
 80023ce:	bf00      	nop
 80023d0:	10210000 	.word	0x10210000
 80023d4:	10110000 	.word	0x10110000
 80023d8:	10120000 	.word	0x10120000
 80023dc:	10310000 	.word	0x10310000
 80023e0:	10320000 	.word	0x10320000
 80023e4:	10220000 	.word	0x10220000
 80023e8:	40021000 	.word	0x40021000
 80023ec:	40010000 	.word	0x40010000
 80023f0:	40010800 	.word	0x40010800
 80023f4:	40010c00 	.word	0x40010c00
 80023f8:	40011000 	.word	0x40011000
 80023fc:	40011400 	.word	0x40011400
 8002400:	40010400 	.word	0x40010400

08002404 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002404:	b480      	push	{r7}
 8002406:	b083      	sub	sp, #12
 8002408:	af00      	add	r7, sp, #0
 800240a:	6078      	str	r0, [r7, #4]
 800240c:	460b      	mov	r3, r1
 800240e:	807b      	strh	r3, [r7, #2]
 8002410:	4613      	mov	r3, r2
 8002412:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002414:	787b      	ldrb	r3, [r7, #1]
 8002416:	2b00      	cmp	r3, #0
 8002418:	d003      	beq.n	8002422 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800241a:	887a      	ldrh	r2, [r7, #2]
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8002420:	e003      	b.n	800242a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8002422:	887b      	ldrh	r3, [r7, #2]
 8002424:	041a      	lsls	r2, r3, #16
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	611a      	str	r2, [r3, #16]
}
 800242a:	bf00      	nop
 800242c:	370c      	adds	r7, #12
 800242e:	46bd      	mov	sp, r7
 8002430:	bc80      	pop	{r7}
 8002432:	4770      	bx	lr

08002434 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002434:	b580      	push	{r7, lr}
 8002436:	b086      	sub	sp, #24
 8002438:	af00      	add	r7, sp, #0
 800243a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	2b00      	cmp	r3, #0
 8002440:	d101      	bne.n	8002446 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002442:	2301      	movs	r3, #1
 8002444:	e26c      	b.n	8002920 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	681b      	ldr	r3, [r3, #0]
 800244a:	f003 0301 	and.w	r3, r3, #1
 800244e:	2b00      	cmp	r3, #0
 8002450:	f000 8087 	beq.w	8002562 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002454:	4b92      	ldr	r3, [pc, #584]	; (80026a0 <HAL_RCC_OscConfig+0x26c>)
 8002456:	685b      	ldr	r3, [r3, #4]
 8002458:	f003 030c 	and.w	r3, r3, #12
 800245c:	2b04      	cmp	r3, #4
 800245e:	d00c      	beq.n	800247a <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002460:	4b8f      	ldr	r3, [pc, #572]	; (80026a0 <HAL_RCC_OscConfig+0x26c>)
 8002462:	685b      	ldr	r3, [r3, #4]
 8002464:	f003 030c 	and.w	r3, r3, #12
 8002468:	2b08      	cmp	r3, #8
 800246a:	d112      	bne.n	8002492 <HAL_RCC_OscConfig+0x5e>
 800246c:	4b8c      	ldr	r3, [pc, #560]	; (80026a0 <HAL_RCC_OscConfig+0x26c>)
 800246e:	685b      	ldr	r3, [r3, #4]
 8002470:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002474:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002478:	d10b      	bne.n	8002492 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800247a:	4b89      	ldr	r3, [pc, #548]	; (80026a0 <HAL_RCC_OscConfig+0x26c>)
 800247c:	681b      	ldr	r3, [r3, #0]
 800247e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002482:	2b00      	cmp	r3, #0
 8002484:	d06c      	beq.n	8002560 <HAL_RCC_OscConfig+0x12c>
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	685b      	ldr	r3, [r3, #4]
 800248a:	2b00      	cmp	r3, #0
 800248c:	d168      	bne.n	8002560 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800248e:	2301      	movs	r3, #1
 8002490:	e246      	b.n	8002920 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	685b      	ldr	r3, [r3, #4]
 8002496:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800249a:	d106      	bne.n	80024aa <HAL_RCC_OscConfig+0x76>
 800249c:	4b80      	ldr	r3, [pc, #512]	; (80026a0 <HAL_RCC_OscConfig+0x26c>)
 800249e:	681b      	ldr	r3, [r3, #0]
 80024a0:	4a7f      	ldr	r2, [pc, #508]	; (80026a0 <HAL_RCC_OscConfig+0x26c>)
 80024a2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80024a6:	6013      	str	r3, [r2, #0]
 80024a8:	e02e      	b.n	8002508 <HAL_RCC_OscConfig+0xd4>
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	685b      	ldr	r3, [r3, #4]
 80024ae:	2b00      	cmp	r3, #0
 80024b0:	d10c      	bne.n	80024cc <HAL_RCC_OscConfig+0x98>
 80024b2:	4b7b      	ldr	r3, [pc, #492]	; (80026a0 <HAL_RCC_OscConfig+0x26c>)
 80024b4:	681b      	ldr	r3, [r3, #0]
 80024b6:	4a7a      	ldr	r2, [pc, #488]	; (80026a0 <HAL_RCC_OscConfig+0x26c>)
 80024b8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80024bc:	6013      	str	r3, [r2, #0]
 80024be:	4b78      	ldr	r3, [pc, #480]	; (80026a0 <HAL_RCC_OscConfig+0x26c>)
 80024c0:	681b      	ldr	r3, [r3, #0]
 80024c2:	4a77      	ldr	r2, [pc, #476]	; (80026a0 <HAL_RCC_OscConfig+0x26c>)
 80024c4:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80024c8:	6013      	str	r3, [r2, #0]
 80024ca:	e01d      	b.n	8002508 <HAL_RCC_OscConfig+0xd4>
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	685b      	ldr	r3, [r3, #4]
 80024d0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80024d4:	d10c      	bne.n	80024f0 <HAL_RCC_OscConfig+0xbc>
 80024d6:	4b72      	ldr	r3, [pc, #456]	; (80026a0 <HAL_RCC_OscConfig+0x26c>)
 80024d8:	681b      	ldr	r3, [r3, #0]
 80024da:	4a71      	ldr	r2, [pc, #452]	; (80026a0 <HAL_RCC_OscConfig+0x26c>)
 80024dc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80024e0:	6013      	str	r3, [r2, #0]
 80024e2:	4b6f      	ldr	r3, [pc, #444]	; (80026a0 <HAL_RCC_OscConfig+0x26c>)
 80024e4:	681b      	ldr	r3, [r3, #0]
 80024e6:	4a6e      	ldr	r2, [pc, #440]	; (80026a0 <HAL_RCC_OscConfig+0x26c>)
 80024e8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80024ec:	6013      	str	r3, [r2, #0]
 80024ee:	e00b      	b.n	8002508 <HAL_RCC_OscConfig+0xd4>
 80024f0:	4b6b      	ldr	r3, [pc, #428]	; (80026a0 <HAL_RCC_OscConfig+0x26c>)
 80024f2:	681b      	ldr	r3, [r3, #0]
 80024f4:	4a6a      	ldr	r2, [pc, #424]	; (80026a0 <HAL_RCC_OscConfig+0x26c>)
 80024f6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80024fa:	6013      	str	r3, [r2, #0]
 80024fc:	4b68      	ldr	r3, [pc, #416]	; (80026a0 <HAL_RCC_OscConfig+0x26c>)
 80024fe:	681b      	ldr	r3, [r3, #0]
 8002500:	4a67      	ldr	r2, [pc, #412]	; (80026a0 <HAL_RCC_OscConfig+0x26c>)
 8002502:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002506:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	685b      	ldr	r3, [r3, #4]
 800250c:	2b00      	cmp	r3, #0
 800250e:	d013      	beq.n	8002538 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002510:	f7ff fc6e 	bl	8001df0 <HAL_GetTick>
 8002514:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002516:	e008      	b.n	800252a <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002518:	f7ff fc6a 	bl	8001df0 <HAL_GetTick>
 800251c:	4602      	mov	r2, r0
 800251e:	693b      	ldr	r3, [r7, #16]
 8002520:	1ad3      	subs	r3, r2, r3
 8002522:	2b64      	cmp	r3, #100	; 0x64
 8002524:	d901      	bls.n	800252a <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8002526:	2303      	movs	r3, #3
 8002528:	e1fa      	b.n	8002920 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800252a:	4b5d      	ldr	r3, [pc, #372]	; (80026a0 <HAL_RCC_OscConfig+0x26c>)
 800252c:	681b      	ldr	r3, [r3, #0]
 800252e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002532:	2b00      	cmp	r3, #0
 8002534:	d0f0      	beq.n	8002518 <HAL_RCC_OscConfig+0xe4>
 8002536:	e014      	b.n	8002562 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002538:	f7ff fc5a 	bl	8001df0 <HAL_GetTick>
 800253c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800253e:	e008      	b.n	8002552 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002540:	f7ff fc56 	bl	8001df0 <HAL_GetTick>
 8002544:	4602      	mov	r2, r0
 8002546:	693b      	ldr	r3, [r7, #16]
 8002548:	1ad3      	subs	r3, r2, r3
 800254a:	2b64      	cmp	r3, #100	; 0x64
 800254c:	d901      	bls.n	8002552 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800254e:	2303      	movs	r3, #3
 8002550:	e1e6      	b.n	8002920 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002552:	4b53      	ldr	r3, [pc, #332]	; (80026a0 <HAL_RCC_OscConfig+0x26c>)
 8002554:	681b      	ldr	r3, [r3, #0]
 8002556:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800255a:	2b00      	cmp	r3, #0
 800255c:	d1f0      	bne.n	8002540 <HAL_RCC_OscConfig+0x10c>
 800255e:	e000      	b.n	8002562 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002560:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	681b      	ldr	r3, [r3, #0]
 8002566:	f003 0302 	and.w	r3, r3, #2
 800256a:	2b00      	cmp	r3, #0
 800256c:	d063      	beq.n	8002636 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800256e:	4b4c      	ldr	r3, [pc, #304]	; (80026a0 <HAL_RCC_OscConfig+0x26c>)
 8002570:	685b      	ldr	r3, [r3, #4]
 8002572:	f003 030c 	and.w	r3, r3, #12
 8002576:	2b00      	cmp	r3, #0
 8002578:	d00b      	beq.n	8002592 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800257a:	4b49      	ldr	r3, [pc, #292]	; (80026a0 <HAL_RCC_OscConfig+0x26c>)
 800257c:	685b      	ldr	r3, [r3, #4]
 800257e:	f003 030c 	and.w	r3, r3, #12
 8002582:	2b08      	cmp	r3, #8
 8002584:	d11c      	bne.n	80025c0 <HAL_RCC_OscConfig+0x18c>
 8002586:	4b46      	ldr	r3, [pc, #280]	; (80026a0 <HAL_RCC_OscConfig+0x26c>)
 8002588:	685b      	ldr	r3, [r3, #4]
 800258a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800258e:	2b00      	cmp	r3, #0
 8002590:	d116      	bne.n	80025c0 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002592:	4b43      	ldr	r3, [pc, #268]	; (80026a0 <HAL_RCC_OscConfig+0x26c>)
 8002594:	681b      	ldr	r3, [r3, #0]
 8002596:	f003 0302 	and.w	r3, r3, #2
 800259a:	2b00      	cmp	r3, #0
 800259c:	d005      	beq.n	80025aa <HAL_RCC_OscConfig+0x176>
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	691b      	ldr	r3, [r3, #16]
 80025a2:	2b01      	cmp	r3, #1
 80025a4:	d001      	beq.n	80025aa <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80025a6:	2301      	movs	r3, #1
 80025a8:	e1ba      	b.n	8002920 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80025aa:	4b3d      	ldr	r3, [pc, #244]	; (80026a0 <HAL_RCC_OscConfig+0x26c>)
 80025ac:	681b      	ldr	r3, [r3, #0]
 80025ae:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	695b      	ldr	r3, [r3, #20]
 80025b6:	00db      	lsls	r3, r3, #3
 80025b8:	4939      	ldr	r1, [pc, #228]	; (80026a0 <HAL_RCC_OscConfig+0x26c>)
 80025ba:	4313      	orrs	r3, r2
 80025bc:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80025be:	e03a      	b.n	8002636 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	691b      	ldr	r3, [r3, #16]
 80025c4:	2b00      	cmp	r3, #0
 80025c6:	d020      	beq.n	800260a <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80025c8:	4b36      	ldr	r3, [pc, #216]	; (80026a4 <HAL_RCC_OscConfig+0x270>)
 80025ca:	2201      	movs	r2, #1
 80025cc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80025ce:	f7ff fc0f 	bl	8001df0 <HAL_GetTick>
 80025d2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80025d4:	e008      	b.n	80025e8 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80025d6:	f7ff fc0b 	bl	8001df0 <HAL_GetTick>
 80025da:	4602      	mov	r2, r0
 80025dc:	693b      	ldr	r3, [r7, #16]
 80025de:	1ad3      	subs	r3, r2, r3
 80025e0:	2b02      	cmp	r3, #2
 80025e2:	d901      	bls.n	80025e8 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80025e4:	2303      	movs	r3, #3
 80025e6:	e19b      	b.n	8002920 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80025e8:	4b2d      	ldr	r3, [pc, #180]	; (80026a0 <HAL_RCC_OscConfig+0x26c>)
 80025ea:	681b      	ldr	r3, [r3, #0]
 80025ec:	f003 0302 	and.w	r3, r3, #2
 80025f0:	2b00      	cmp	r3, #0
 80025f2:	d0f0      	beq.n	80025d6 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80025f4:	4b2a      	ldr	r3, [pc, #168]	; (80026a0 <HAL_RCC_OscConfig+0x26c>)
 80025f6:	681b      	ldr	r3, [r3, #0]
 80025f8:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	695b      	ldr	r3, [r3, #20]
 8002600:	00db      	lsls	r3, r3, #3
 8002602:	4927      	ldr	r1, [pc, #156]	; (80026a0 <HAL_RCC_OscConfig+0x26c>)
 8002604:	4313      	orrs	r3, r2
 8002606:	600b      	str	r3, [r1, #0]
 8002608:	e015      	b.n	8002636 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800260a:	4b26      	ldr	r3, [pc, #152]	; (80026a4 <HAL_RCC_OscConfig+0x270>)
 800260c:	2200      	movs	r2, #0
 800260e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002610:	f7ff fbee 	bl	8001df0 <HAL_GetTick>
 8002614:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002616:	e008      	b.n	800262a <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002618:	f7ff fbea 	bl	8001df0 <HAL_GetTick>
 800261c:	4602      	mov	r2, r0
 800261e:	693b      	ldr	r3, [r7, #16]
 8002620:	1ad3      	subs	r3, r2, r3
 8002622:	2b02      	cmp	r3, #2
 8002624:	d901      	bls.n	800262a <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8002626:	2303      	movs	r3, #3
 8002628:	e17a      	b.n	8002920 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800262a:	4b1d      	ldr	r3, [pc, #116]	; (80026a0 <HAL_RCC_OscConfig+0x26c>)
 800262c:	681b      	ldr	r3, [r3, #0]
 800262e:	f003 0302 	and.w	r3, r3, #2
 8002632:	2b00      	cmp	r3, #0
 8002634:	d1f0      	bne.n	8002618 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	681b      	ldr	r3, [r3, #0]
 800263a:	f003 0308 	and.w	r3, r3, #8
 800263e:	2b00      	cmp	r3, #0
 8002640:	d03a      	beq.n	80026b8 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	699b      	ldr	r3, [r3, #24]
 8002646:	2b00      	cmp	r3, #0
 8002648:	d019      	beq.n	800267e <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800264a:	4b17      	ldr	r3, [pc, #92]	; (80026a8 <HAL_RCC_OscConfig+0x274>)
 800264c:	2201      	movs	r2, #1
 800264e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002650:	f7ff fbce 	bl	8001df0 <HAL_GetTick>
 8002654:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002656:	e008      	b.n	800266a <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002658:	f7ff fbca 	bl	8001df0 <HAL_GetTick>
 800265c:	4602      	mov	r2, r0
 800265e:	693b      	ldr	r3, [r7, #16]
 8002660:	1ad3      	subs	r3, r2, r3
 8002662:	2b02      	cmp	r3, #2
 8002664:	d901      	bls.n	800266a <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8002666:	2303      	movs	r3, #3
 8002668:	e15a      	b.n	8002920 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800266a:	4b0d      	ldr	r3, [pc, #52]	; (80026a0 <HAL_RCC_OscConfig+0x26c>)
 800266c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800266e:	f003 0302 	and.w	r3, r3, #2
 8002672:	2b00      	cmp	r3, #0
 8002674:	d0f0      	beq.n	8002658 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8002676:	2001      	movs	r0, #1
 8002678:	f000 faa8 	bl	8002bcc <RCC_Delay>
 800267c:	e01c      	b.n	80026b8 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800267e:	4b0a      	ldr	r3, [pc, #40]	; (80026a8 <HAL_RCC_OscConfig+0x274>)
 8002680:	2200      	movs	r2, #0
 8002682:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002684:	f7ff fbb4 	bl	8001df0 <HAL_GetTick>
 8002688:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800268a:	e00f      	b.n	80026ac <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800268c:	f7ff fbb0 	bl	8001df0 <HAL_GetTick>
 8002690:	4602      	mov	r2, r0
 8002692:	693b      	ldr	r3, [r7, #16]
 8002694:	1ad3      	subs	r3, r2, r3
 8002696:	2b02      	cmp	r3, #2
 8002698:	d908      	bls.n	80026ac <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 800269a:	2303      	movs	r3, #3
 800269c:	e140      	b.n	8002920 <HAL_RCC_OscConfig+0x4ec>
 800269e:	bf00      	nop
 80026a0:	40021000 	.word	0x40021000
 80026a4:	42420000 	.word	0x42420000
 80026a8:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80026ac:	4b9e      	ldr	r3, [pc, #632]	; (8002928 <HAL_RCC_OscConfig+0x4f4>)
 80026ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80026b0:	f003 0302 	and.w	r3, r3, #2
 80026b4:	2b00      	cmp	r3, #0
 80026b6:	d1e9      	bne.n	800268c <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	681b      	ldr	r3, [r3, #0]
 80026bc:	f003 0304 	and.w	r3, r3, #4
 80026c0:	2b00      	cmp	r3, #0
 80026c2:	f000 80a6 	beq.w	8002812 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80026c6:	2300      	movs	r3, #0
 80026c8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80026ca:	4b97      	ldr	r3, [pc, #604]	; (8002928 <HAL_RCC_OscConfig+0x4f4>)
 80026cc:	69db      	ldr	r3, [r3, #28]
 80026ce:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80026d2:	2b00      	cmp	r3, #0
 80026d4:	d10d      	bne.n	80026f2 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80026d6:	4b94      	ldr	r3, [pc, #592]	; (8002928 <HAL_RCC_OscConfig+0x4f4>)
 80026d8:	69db      	ldr	r3, [r3, #28]
 80026da:	4a93      	ldr	r2, [pc, #588]	; (8002928 <HAL_RCC_OscConfig+0x4f4>)
 80026dc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80026e0:	61d3      	str	r3, [r2, #28]
 80026e2:	4b91      	ldr	r3, [pc, #580]	; (8002928 <HAL_RCC_OscConfig+0x4f4>)
 80026e4:	69db      	ldr	r3, [r3, #28]
 80026e6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80026ea:	60bb      	str	r3, [r7, #8]
 80026ec:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80026ee:	2301      	movs	r3, #1
 80026f0:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80026f2:	4b8e      	ldr	r3, [pc, #568]	; (800292c <HAL_RCC_OscConfig+0x4f8>)
 80026f4:	681b      	ldr	r3, [r3, #0]
 80026f6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80026fa:	2b00      	cmp	r3, #0
 80026fc:	d118      	bne.n	8002730 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80026fe:	4b8b      	ldr	r3, [pc, #556]	; (800292c <HAL_RCC_OscConfig+0x4f8>)
 8002700:	681b      	ldr	r3, [r3, #0]
 8002702:	4a8a      	ldr	r2, [pc, #552]	; (800292c <HAL_RCC_OscConfig+0x4f8>)
 8002704:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002708:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800270a:	f7ff fb71 	bl	8001df0 <HAL_GetTick>
 800270e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002710:	e008      	b.n	8002724 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002712:	f7ff fb6d 	bl	8001df0 <HAL_GetTick>
 8002716:	4602      	mov	r2, r0
 8002718:	693b      	ldr	r3, [r7, #16]
 800271a:	1ad3      	subs	r3, r2, r3
 800271c:	2b64      	cmp	r3, #100	; 0x64
 800271e:	d901      	bls.n	8002724 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8002720:	2303      	movs	r3, #3
 8002722:	e0fd      	b.n	8002920 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002724:	4b81      	ldr	r3, [pc, #516]	; (800292c <HAL_RCC_OscConfig+0x4f8>)
 8002726:	681b      	ldr	r3, [r3, #0]
 8002728:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800272c:	2b00      	cmp	r3, #0
 800272e:	d0f0      	beq.n	8002712 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	68db      	ldr	r3, [r3, #12]
 8002734:	2b01      	cmp	r3, #1
 8002736:	d106      	bne.n	8002746 <HAL_RCC_OscConfig+0x312>
 8002738:	4b7b      	ldr	r3, [pc, #492]	; (8002928 <HAL_RCC_OscConfig+0x4f4>)
 800273a:	6a1b      	ldr	r3, [r3, #32]
 800273c:	4a7a      	ldr	r2, [pc, #488]	; (8002928 <HAL_RCC_OscConfig+0x4f4>)
 800273e:	f043 0301 	orr.w	r3, r3, #1
 8002742:	6213      	str	r3, [r2, #32]
 8002744:	e02d      	b.n	80027a2 <HAL_RCC_OscConfig+0x36e>
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	68db      	ldr	r3, [r3, #12]
 800274a:	2b00      	cmp	r3, #0
 800274c:	d10c      	bne.n	8002768 <HAL_RCC_OscConfig+0x334>
 800274e:	4b76      	ldr	r3, [pc, #472]	; (8002928 <HAL_RCC_OscConfig+0x4f4>)
 8002750:	6a1b      	ldr	r3, [r3, #32]
 8002752:	4a75      	ldr	r2, [pc, #468]	; (8002928 <HAL_RCC_OscConfig+0x4f4>)
 8002754:	f023 0301 	bic.w	r3, r3, #1
 8002758:	6213      	str	r3, [r2, #32]
 800275a:	4b73      	ldr	r3, [pc, #460]	; (8002928 <HAL_RCC_OscConfig+0x4f4>)
 800275c:	6a1b      	ldr	r3, [r3, #32]
 800275e:	4a72      	ldr	r2, [pc, #456]	; (8002928 <HAL_RCC_OscConfig+0x4f4>)
 8002760:	f023 0304 	bic.w	r3, r3, #4
 8002764:	6213      	str	r3, [r2, #32]
 8002766:	e01c      	b.n	80027a2 <HAL_RCC_OscConfig+0x36e>
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	68db      	ldr	r3, [r3, #12]
 800276c:	2b05      	cmp	r3, #5
 800276e:	d10c      	bne.n	800278a <HAL_RCC_OscConfig+0x356>
 8002770:	4b6d      	ldr	r3, [pc, #436]	; (8002928 <HAL_RCC_OscConfig+0x4f4>)
 8002772:	6a1b      	ldr	r3, [r3, #32]
 8002774:	4a6c      	ldr	r2, [pc, #432]	; (8002928 <HAL_RCC_OscConfig+0x4f4>)
 8002776:	f043 0304 	orr.w	r3, r3, #4
 800277a:	6213      	str	r3, [r2, #32]
 800277c:	4b6a      	ldr	r3, [pc, #424]	; (8002928 <HAL_RCC_OscConfig+0x4f4>)
 800277e:	6a1b      	ldr	r3, [r3, #32]
 8002780:	4a69      	ldr	r2, [pc, #420]	; (8002928 <HAL_RCC_OscConfig+0x4f4>)
 8002782:	f043 0301 	orr.w	r3, r3, #1
 8002786:	6213      	str	r3, [r2, #32]
 8002788:	e00b      	b.n	80027a2 <HAL_RCC_OscConfig+0x36e>
 800278a:	4b67      	ldr	r3, [pc, #412]	; (8002928 <HAL_RCC_OscConfig+0x4f4>)
 800278c:	6a1b      	ldr	r3, [r3, #32]
 800278e:	4a66      	ldr	r2, [pc, #408]	; (8002928 <HAL_RCC_OscConfig+0x4f4>)
 8002790:	f023 0301 	bic.w	r3, r3, #1
 8002794:	6213      	str	r3, [r2, #32]
 8002796:	4b64      	ldr	r3, [pc, #400]	; (8002928 <HAL_RCC_OscConfig+0x4f4>)
 8002798:	6a1b      	ldr	r3, [r3, #32]
 800279a:	4a63      	ldr	r2, [pc, #396]	; (8002928 <HAL_RCC_OscConfig+0x4f4>)
 800279c:	f023 0304 	bic.w	r3, r3, #4
 80027a0:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	68db      	ldr	r3, [r3, #12]
 80027a6:	2b00      	cmp	r3, #0
 80027a8:	d015      	beq.n	80027d6 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80027aa:	f7ff fb21 	bl	8001df0 <HAL_GetTick>
 80027ae:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80027b0:	e00a      	b.n	80027c8 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80027b2:	f7ff fb1d 	bl	8001df0 <HAL_GetTick>
 80027b6:	4602      	mov	r2, r0
 80027b8:	693b      	ldr	r3, [r7, #16]
 80027ba:	1ad3      	subs	r3, r2, r3
 80027bc:	f241 3288 	movw	r2, #5000	; 0x1388
 80027c0:	4293      	cmp	r3, r2
 80027c2:	d901      	bls.n	80027c8 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80027c4:	2303      	movs	r3, #3
 80027c6:	e0ab      	b.n	8002920 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80027c8:	4b57      	ldr	r3, [pc, #348]	; (8002928 <HAL_RCC_OscConfig+0x4f4>)
 80027ca:	6a1b      	ldr	r3, [r3, #32]
 80027cc:	f003 0302 	and.w	r3, r3, #2
 80027d0:	2b00      	cmp	r3, #0
 80027d2:	d0ee      	beq.n	80027b2 <HAL_RCC_OscConfig+0x37e>
 80027d4:	e014      	b.n	8002800 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80027d6:	f7ff fb0b 	bl	8001df0 <HAL_GetTick>
 80027da:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80027dc:	e00a      	b.n	80027f4 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80027de:	f7ff fb07 	bl	8001df0 <HAL_GetTick>
 80027e2:	4602      	mov	r2, r0
 80027e4:	693b      	ldr	r3, [r7, #16]
 80027e6:	1ad3      	subs	r3, r2, r3
 80027e8:	f241 3288 	movw	r2, #5000	; 0x1388
 80027ec:	4293      	cmp	r3, r2
 80027ee:	d901      	bls.n	80027f4 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80027f0:	2303      	movs	r3, #3
 80027f2:	e095      	b.n	8002920 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80027f4:	4b4c      	ldr	r3, [pc, #304]	; (8002928 <HAL_RCC_OscConfig+0x4f4>)
 80027f6:	6a1b      	ldr	r3, [r3, #32]
 80027f8:	f003 0302 	and.w	r3, r3, #2
 80027fc:	2b00      	cmp	r3, #0
 80027fe:	d1ee      	bne.n	80027de <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8002800:	7dfb      	ldrb	r3, [r7, #23]
 8002802:	2b01      	cmp	r3, #1
 8002804:	d105      	bne.n	8002812 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002806:	4b48      	ldr	r3, [pc, #288]	; (8002928 <HAL_RCC_OscConfig+0x4f4>)
 8002808:	69db      	ldr	r3, [r3, #28]
 800280a:	4a47      	ldr	r2, [pc, #284]	; (8002928 <HAL_RCC_OscConfig+0x4f4>)
 800280c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002810:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	69db      	ldr	r3, [r3, #28]
 8002816:	2b00      	cmp	r3, #0
 8002818:	f000 8081 	beq.w	800291e <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800281c:	4b42      	ldr	r3, [pc, #264]	; (8002928 <HAL_RCC_OscConfig+0x4f4>)
 800281e:	685b      	ldr	r3, [r3, #4]
 8002820:	f003 030c 	and.w	r3, r3, #12
 8002824:	2b08      	cmp	r3, #8
 8002826:	d061      	beq.n	80028ec <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	69db      	ldr	r3, [r3, #28]
 800282c:	2b02      	cmp	r3, #2
 800282e:	d146      	bne.n	80028be <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002830:	4b3f      	ldr	r3, [pc, #252]	; (8002930 <HAL_RCC_OscConfig+0x4fc>)
 8002832:	2200      	movs	r2, #0
 8002834:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002836:	f7ff fadb 	bl	8001df0 <HAL_GetTick>
 800283a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800283c:	e008      	b.n	8002850 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800283e:	f7ff fad7 	bl	8001df0 <HAL_GetTick>
 8002842:	4602      	mov	r2, r0
 8002844:	693b      	ldr	r3, [r7, #16]
 8002846:	1ad3      	subs	r3, r2, r3
 8002848:	2b02      	cmp	r3, #2
 800284a:	d901      	bls.n	8002850 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 800284c:	2303      	movs	r3, #3
 800284e:	e067      	b.n	8002920 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002850:	4b35      	ldr	r3, [pc, #212]	; (8002928 <HAL_RCC_OscConfig+0x4f4>)
 8002852:	681b      	ldr	r3, [r3, #0]
 8002854:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002858:	2b00      	cmp	r3, #0
 800285a:	d1f0      	bne.n	800283e <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	6a1b      	ldr	r3, [r3, #32]
 8002860:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002864:	d108      	bne.n	8002878 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8002866:	4b30      	ldr	r3, [pc, #192]	; (8002928 <HAL_RCC_OscConfig+0x4f4>)
 8002868:	685b      	ldr	r3, [r3, #4]
 800286a:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	689b      	ldr	r3, [r3, #8]
 8002872:	492d      	ldr	r1, [pc, #180]	; (8002928 <HAL_RCC_OscConfig+0x4f4>)
 8002874:	4313      	orrs	r3, r2
 8002876:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002878:	4b2b      	ldr	r3, [pc, #172]	; (8002928 <HAL_RCC_OscConfig+0x4f4>)
 800287a:	685b      	ldr	r3, [r3, #4]
 800287c:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	6a19      	ldr	r1, [r3, #32]
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002888:	430b      	orrs	r3, r1
 800288a:	4927      	ldr	r1, [pc, #156]	; (8002928 <HAL_RCC_OscConfig+0x4f4>)
 800288c:	4313      	orrs	r3, r2
 800288e:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002890:	4b27      	ldr	r3, [pc, #156]	; (8002930 <HAL_RCC_OscConfig+0x4fc>)
 8002892:	2201      	movs	r2, #1
 8002894:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002896:	f7ff faab 	bl	8001df0 <HAL_GetTick>
 800289a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800289c:	e008      	b.n	80028b0 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800289e:	f7ff faa7 	bl	8001df0 <HAL_GetTick>
 80028a2:	4602      	mov	r2, r0
 80028a4:	693b      	ldr	r3, [r7, #16]
 80028a6:	1ad3      	subs	r3, r2, r3
 80028a8:	2b02      	cmp	r3, #2
 80028aa:	d901      	bls.n	80028b0 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80028ac:	2303      	movs	r3, #3
 80028ae:	e037      	b.n	8002920 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80028b0:	4b1d      	ldr	r3, [pc, #116]	; (8002928 <HAL_RCC_OscConfig+0x4f4>)
 80028b2:	681b      	ldr	r3, [r3, #0]
 80028b4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80028b8:	2b00      	cmp	r3, #0
 80028ba:	d0f0      	beq.n	800289e <HAL_RCC_OscConfig+0x46a>
 80028bc:	e02f      	b.n	800291e <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80028be:	4b1c      	ldr	r3, [pc, #112]	; (8002930 <HAL_RCC_OscConfig+0x4fc>)
 80028c0:	2200      	movs	r2, #0
 80028c2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80028c4:	f7ff fa94 	bl	8001df0 <HAL_GetTick>
 80028c8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80028ca:	e008      	b.n	80028de <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80028cc:	f7ff fa90 	bl	8001df0 <HAL_GetTick>
 80028d0:	4602      	mov	r2, r0
 80028d2:	693b      	ldr	r3, [r7, #16]
 80028d4:	1ad3      	subs	r3, r2, r3
 80028d6:	2b02      	cmp	r3, #2
 80028d8:	d901      	bls.n	80028de <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80028da:	2303      	movs	r3, #3
 80028dc:	e020      	b.n	8002920 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80028de:	4b12      	ldr	r3, [pc, #72]	; (8002928 <HAL_RCC_OscConfig+0x4f4>)
 80028e0:	681b      	ldr	r3, [r3, #0]
 80028e2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80028e6:	2b00      	cmp	r3, #0
 80028e8:	d1f0      	bne.n	80028cc <HAL_RCC_OscConfig+0x498>
 80028ea:	e018      	b.n	800291e <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	69db      	ldr	r3, [r3, #28]
 80028f0:	2b01      	cmp	r3, #1
 80028f2:	d101      	bne.n	80028f8 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 80028f4:	2301      	movs	r3, #1
 80028f6:	e013      	b.n	8002920 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80028f8:	4b0b      	ldr	r3, [pc, #44]	; (8002928 <HAL_RCC_OscConfig+0x4f4>)
 80028fa:	685b      	ldr	r3, [r3, #4]
 80028fc:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80028fe:	68fb      	ldr	r3, [r7, #12]
 8002900:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	6a1b      	ldr	r3, [r3, #32]
 8002908:	429a      	cmp	r2, r3
 800290a:	d106      	bne.n	800291a <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 800290c:	68fb      	ldr	r3, [r7, #12]
 800290e:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002916:	429a      	cmp	r2, r3
 8002918:	d001      	beq.n	800291e <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 800291a:	2301      	movs	r3, #1
 800291c:	e000      	b.n	8002920 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 800291e:	2300      	movs	r3, #0
}
 8002920:	4618      	mov	r0, r3
 8002922:	3718      	adds	r7, #24
 8002924:	46bd      	mov	sp, r7
 8002926:	bd80      	pop	{r7, pc}
 8002928:	40021000 	.word	0x40021000
 800292c:	40007000 	.word	0x40007000
 8002930:	42420060 	.word	0x42420060

08002934 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002934:	b580      	push	{r7, lr}
 8002936:	b084      	sub	sp, #16
 8002938:	af00      	add	r7, sp, #0
 800293a:	6078      	str	r0, [r7, #4]
 800293c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	2b00      	cmp	r3, #0
 8002942:	d101      	bne.n	8002948 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002944:	2301      	movs	r3, #1
 8002946:	e0d0      	b.n	8002aea <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002948:	4b6a      	ldr	r3, [pc, #424]	; (8002af4 <HAL_RCC_ClockConfig+0x1c0>)
 800294a:	681b      	ldr	r3, [r3, #0]
 800294c:	f003 0307 	and.w	r3, r3, #7
 8002950:	683a      	ldr	r2, [r7, #0]
 8002952:	429a      	cmp	r2, r3
 8002954:	d910      	bls.n	8002978 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002956:	4b67      	ldr	r3, [pc, #412]	; (8002af4 <HAL_RCC_ClockConfig+0x1c0>)
 8002958:	681b      	ldr	r3, [r3, #0]
 800295a:	f023 0207 	bic.w	r2, r3, #7
 800295e:	4965      	ldr	r1, [pc, #404]	; (8002af4 <HAL_RCC_ClockConfig+0x1c0>)
 8002960:	683b      	ldr	r3, [r7, #0]
 8002962:	4313      	orrs	r3, r2
 8002964:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002966:	4b63      	ldr	r3, [pc, #396]	; (8002af4 <HAL_RCC_ClockConfig+0x1c0>)
 8002968:	681b      	ldr	r3, [r3, #0]
 800296a:	f003 0307 	and.w	r3, r3, #7
 800296e:	683a      	ldr	r2, [r7, #0]
 8002970:	429a      	cmp	r2, r3
 8002972:	d001      	beq.n	8002978 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8002974:	2301      	movs	r3, #1
 8002976:	e0b8      	b.n	8002aea <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	681b      	ldr	r3, [r3, #0]
 800297c:	f003 0302 	and.w	r3, r3, #2
 8002980:	2b00      	cmp	r3, #0
 8002982:	d020      	beq.n	80029c6 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	681b      	ldr	r3, [r3, #0]
 8002988:	f003 0304 	and.w	r3, r3, #4
 800298c:	2b00      	cmp	r3, #0
 800298e:	d005      	beq.n	800299c <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002990:	4b59      	ldr	r3, [pc, #356]	; (8002af8 <HAL_RCC_ClockConfig+0x1c4>)
 8002992:	685b      	ldr	r3, [r3, #4]
 8002994:	4a58      	ldr	r2, [pc, #352]	; (8002af8 <HAL_RCC_ClockConfig+0x1c4>)
 8002996:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800299a:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	681b      	ldr	r3, [r3, #0]
 80029a0:	f003 0308 	and.w	r3, r3, #8
 80029a4:	2b00      	cmp	r3, #0
 80029a6:	d005      	beq.n	80029b4 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80029a8:	4b53      	ldr	r3, [pc, #332]	; (8002af8 <HAL_RCC_ClockConfig+0x1c4>)
 80029aa:	685b      	ldr	r3, [r3, #4]
 80029ac:	4a52      	ldr	r2, [pc, #328]	; (8002af8 <HAL_RCC_ClockConfig+0x1c4>)
 80029ae:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 80029b2:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80029b4:	4b50      	ldr	r3, [pc, #320]	; (8002af8 <HAL_RCC_ClockConfig+0x1c4>)
 80029b6:	685b      	ldr	r3, [r3, #4]
 80029b8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	689b      	ldr	r3, [r3, #8]
 80029c0:	494d      	ldr	r1, [pc, #308]	; (8002af8 <HAL_RCC_ClockConfig+0x1c4>)
 80029c2:	4313      	orrs	r3, r2
 80029c4:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	681b      	ldr	r3, [r3, #0]
 80029ca:	f003 0301 	and.w	r3, r3, #1
 80029ce:	2b00      	cmp	r3, #0
 80029d0:	d040      	beq.n	8002a54 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	685b      	ldr	r3, [r3, #4]
 80029d6:	2b01      	cmp	r3, #1
 80029d8:	d107      	bne.n	80029ea <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80029da:	4b47      	ldr	r3, [pc, #284]	; (8002af8 <HAL_RCC_ClockConfig+0x1c4>)
 80029dc:	681b      	ldr	r3, [r3, #0]
 80029de:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80029e2:	2b00      	cmp	r3, #0
 80029e4:	d115      	bne.n	8002a12 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80029e6:	2301      	movs	r3, #1
 80029e8:	e07f      	b.n	8002aea <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	685b      	ldr	r3, [r3, #4]
 80029ee:	2b02      	cmp	r3, #2
 80029f0:	d107      	bne.n	8002a02 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80029f2:	4b41      	ldr	r3, [pc, #260]	; (8002af8 <HAL_RCC_ClockConfig+0x1c4>)
 80029f4:	681b      	ldr	r3, [r3, #0]
 80029f6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80029fa:	2b00      	cmp	r3, #0
 80029fc:	d109      	bne.n	8002a12 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80029fe:	2301      	movs	r3, #1
 8002a00:	e073      	b.n	8002aea <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002a02:	4b3d      	ldr	r3, [pc, #244]	; (8002af8 <HAL_RCC_ClockConfig+0x1c4>)
 8002a04:	681b      	ldr	r3, [r3, #0]
 8002a06:	f003 0302 	and.w	r3, r3, #2
 8002a0a:	2b00      	cmp	r3, #0
 8002a0c:	d101      	bne.n	8002a12 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002a0e:	2301      	movs	r3, #1
 8002a10:	e06b      	b.n	8002aea <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002a12:	4b39      	ldr	r3, [pc, #228]	; (8002af8 <HAL_RCC_ClockConfig+0x1c4>)
 8002a14:	685b      	ldr	r3, [r3, #4]
 8002a16:	f023 0203 	bic.w	r2, r3, #3
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	685b      	ldr	r3, [r3, #4]
 8002a1e:	4936      	ldr	r1, [pc, #216]	; (8002af8 <HAL_RCC_ClockConfig+0x1c4>)
 8002a20:	4313      	orrs	r3, r2
 8002a22:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002a24:	f7ff f9e4 	bl	8001df0 <HAL_GetTick>
 8002a28:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002a2a:	e00a      	b.n	8002a42 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002a2c:	f7ff f9e0 	bl	8001df0 <HAL_GetTick>
 8002a30:	4602      	mov	r2, r0
 8002a32:	68fb      	ldr	r3, [r7, #12]
 8002a34:	1ad3      	subs	r3, r2, r3
 8002a36:	f241 3288 	movw	r2, #5000	; 0x1388
 8002a3a:	4293      	cmp	r3, r2
 8002a3c:	d901      	bls.n	8002a42 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002a3e:	2303      	movs	r3, #3
 8002a40:	e053      	b.n	8002aea <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002a42:	4b2d      	ldr	r3, [pc, #180]	; (8002af8 <HAL_RCC_ClockConfig+0x1c4>)
 8002a44:	685b      	ldr	r3, [r3, #4]
 8002a46:	f003 020c 	and.w	r2, r3, #12
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	685b      	ldr	r3, [r3, #4]
 8002a4e:	009b      	lsls	r3, r3, #2
 8002a50:	429a      	cmp	r2, r3
 8002a52:	d1eb      	bne.n	8002a2c <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002a54:	4b27      	ldr	r3, [pc, #156]	; (8002af4 <HAL_RCC_ClockConfig+0x1c0>)
 8002a56:	681b      	ldr	r3, [r3, #0]
 8002a58:	f003 0307 	and.w	r3, r3, #7
 8002a5c:	683a      	ldr	r2, [r7, #0]
 8002a5e:	429a      	cmp	r2, r3
 8002a60:	d210      	bcs.n	8002a84 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002a62:	4b24      	ldr	r3, [pc, #144]	; (8002af4 <HAL_RCC_ClockConfig+0x1c0>)
 8002a64:	681b      	ldr	r3, [r3, #0]
 8002a66:	f023 0207 	bic.w	r2, r3, #7
 8002a6a:	4922      	ldr	r1, [pc, #136]	; (8002af4 <HAL_RCC_ClockConfig+0x1c0>)
 8002a6c:	683b      	ldr	r3, [r7, #0]
 8002a6e:	4313      	orrs	r3, r2
 8002a70:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002a72:	4b20      	ldr	r3, [pc, #128]	; (8002af4 <HAL_RCC_ClockConfig+0x1c0>)
 8002a74:	681b      	ldr	r3, [r3, #0]
 8002a76:	f003 0307 	and.w	r3, r3, #7
 8002a7a:	683a      	ldr	r2, [r7, #0]
 8002a7c:	429a      	cmp	r2, r3
 8002a7e:	d001      	beq.n	8002a84 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8002a80:	2301      	movs	r3, #1
 8002a82:	e032      	b.n	8002aea <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	681b      	ldr	r3, [r3, #0]
 8002a88:	f003 0304 	and.w	r3, r3, #4
 8002a8c:	2b00      	cmp	r3, #0
 8002a8e:	d008      	beq.n	8002aa2 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002a90:	4b19      	ldr	r3, [pc, #100]	; (8002af8 <HAL_RCC_ClockConfig+0x1c4>)
 8002a92:	685b      	ldr	r3, [r3, #4]
 8002a94:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	68db      	ldr	r3, [r3, #12]
 8002a9c:	4916      	ldr	r1, [pc, #88]	; (8002af8 <HAL_RCC_ClockConfig+0x1c4>)
 8002a9e:	4313      	orrs	r3, r2
 8002aa0:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	681b      	ldr	r3, [r3, #0]
 8002aa6:	f003 0308 	and.w	r3, r3, #8
 8002aaa:	2b00      	cmp	r3, #0
 8002aac:	d009      	beq.n	8002ac2 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002aae:	4b12      	ldr	r3, [pc, #72]	; (8002af8 <HAL_RCC_ClockConfig+0x1c4>)
 8002ab0:	685b      	ldr	r3, [r3, #4]
 8002ab2:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	691b      	ldr	r3, [r3, #16]
 8002aba:	00db      	lsls	r3, r3, #3
 8002abc:	490e      	ldr	r1, [pc, #56]	; (8002af8 <HAL_RCC_ClockConfig+0x1c4>)
 8002abe:	4313      	orrs	r3, r2
 8002ac0:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002ac2:	f000 f821 	bl	8002b08 <HAL_RCC_GetSysClockFreq>
 8002ac6:	4601      	mov	r1, r0
 8002ac8:	4b0b      	ldr	r3, [pc, #44]	; (8002af8 <HAL_RCC_ClockConfig+0x1c4>)
 8002aca:	685b      	ldr	r3, [r3, #4]
 8002acc:	091b      	lsrs	r3, r3, #4
 8002ace:	f003 030f 	and.w	r3, r3, #15
 8002ad2:	4a0a      	ldr	r2, [pc, #40]	; (8002afc <HAL_RCC_ClockConfig+0x1c8>)
 8002ad4:	5cd3      	ldrb	r3, [r2, r3]
 8002ad6:	fa21 f303 	lsr.w	r3, r1, r3
 8002ada:	4a09      	ldr	r2, [pc, #36]	; (8002b00 <HAL_RCC_ClockConfig+0x1cc>)
 8002adc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8002ade:	4b09      	ldr	r3, [pc, #36]	; (8002b04 <HAL_RCC_ClockConfig+0x1d0>)
 8002ae0:	681b      	ldr	r3, [r3, #0]
 8002ae2:	4618      	mov	r0, r3
 8002ae4:	f7ff f942 	bl	8001d6c <HAL_InitTick>

  return HAL_OK;
 8002ae8:	2300      	movs	r3, #0
}
 8002aea:	4618      	mov	r0, r3
 8002aec:	3710      	adds	r7, #16
 8002aee:	46bd      	mov	sp, r7
 8002af0:	bd80      	pop	{r7, pc}
 8002af2:	bf00      	nop
 8002af4:	40022000 	.word	0x40022000
 8002af8:	40021000 	.word	0x40021000
 8002afc:	08006d6c 	.word	0x08006d6c
 8002b00:	2000002c 	.word	0x2000002c
 8002b04:	20000030 	.word	0x20000030

08002b08 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002b08:	b490      	push	{r4, r7}
 8002b0a:	b08a      	sub	sp, #40	; 0x28
 8002b0c:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8002b0e:	4b2a      	ldr	r3, [pc, #168]	; (8002bb8 <HAL_RCC_GetSysClockFreq+0xb0>)
 8002b10:	1d3c      	adds	r4, r7, #4
 8002b12:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002b14:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8002b18:	4b28      	ldr	r3, [pc, #160]	; (8002bbc <HAL_RCC_GetSysClockFreq+0xb4>)
 8002b1a:	881b      	ldrh	r3, [r3, #0]
 8002b1c:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002b1e:	2300      	movs	r3, #0
 8002b20:	61fb      	str	r3, [r7, #28]
 8002b22:	2300      	movs	r3, #0
 8002b24:	61bb      	str	r3, [r7, #24]
 8002b26:	2300      	movs	r3, #0
 8002b28:	627b      	str	r3, [r7, #36]	; 0x24
 8002b2a:	2300      	movs	r3, #0
 8002b2c:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8002b2e:	2300      	movs	r3, #0
 8002b30:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8002b32:	4b23      	ldr	r3, [pc, #140]	; (8002bc0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002b34:	685b      	ldr	r3, [r3, #4]
 8002b36:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002b38:	69fb      	ldr	r3, [r7, #28]
 8002b3a:	f003 030c 	and.w	r3, r3, #12
 8002b3e:	2b04      	cmp	r3, #4
 8002b40:	d002      	beq.n	8002b48 <HAL_RCC_GetSysClockFreq+0x40>
 8002b42:	2b08      	cmp	r3, #8
 8002b44:	d003      	beq.n	8002b4e <HAL_RCC_GetSysClockFreq+0x46>
 8002b46:	e02d      	b.n	8002ba4 <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002b48:	4b1e      	ldr	r3, [pc, #120]	; (8002bc4 <HAL_RCC_GetSysClockFreq+0xbc>)
 8002b4a:	623b      	str	r3, [r7, #32]
      break;
 8002b4c:	e02d      	b.n	8002baa <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8002b4e:	69fb      	ldr	r3, [r7, #28]
 8002b50:	0c9b      	lsrs	r3, r3, #18
 8002b52:	f003 030f 	and.w	r3, r3, #15
 8002b56:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8002b5a:	4413      	add	r3, r2
 8002b5c:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8002b60:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002b62:	69fb      	ldr	r3, [r7, #28]
 8002b64:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002b68:	2b00      	cmp	r3, #0
 8002b6a:	d013      	beq.n	8002b94 <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8002b6c:	4b14      	ldr	r3, [pc, #80]	; (8002bc0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002b6e:	685b      	ldr	r3, [r3, #4]
 8002b70:	0c5b      	lsrs	r3, r3, #17
 8002b72:	f003 0301 	and.w	r3, r3, #1
 8002b76:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8002b7a:	4413      	add	r3, r2
 8002b7c:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8002b80:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8002b82:	697b      	ldr	r3, [r7, #20]
 8002b84:	4a0f      	ldr	r2, [pc, #60]	; (8002bc4 <HAL_RCC_GetSysClockFreq+0xbc>)
 8002b86:	fb02 f203 	mul.w	r2, r2, r3
 8002b8a:	69bb      	ldr	r3, [r7, #24]
 8002b8c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002b90:	627b      	str	r3, [r7, #36]	; 0x24
 8002b92:	e004      	b.n	8002b9e <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002b94:	697b      	ldr	r3, [r7, #20]
 8002b96:	4a0c      	ldr	r2, [pc, #48]	; (8002bc8 <HAL_RCC_GetSysClockFreq+0xc0>)
 8002b98:	fb02 f303 	mul.w	r3, r2, r3
 8002b9c:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8002b9e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ba0:	623b      	str	r3, [r7, #32]
      break;
 8002ba2:	e002      	b.n	8002baa <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002ba4:	4b07      	ldr	r3, [pc, #28]	; (8002bc4 <HAL_RCC_GetSysClockFreq+0xbc>)
 8002ba6:	623b      	str	r3, [r7, #32]
      break;
 8002ba8:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002baa:	6a3b      	ldr	r3, [r7, #32]
}
 8002bac:	4618      	mov	r0, r3
 8002bae:	3728      	adds	r7, #40	; 0x28
 8002bb0:	46bd      	mov	sp, r7
 8002bb2:	bc90      	pop	{r4, r7}
 8002bb4:	4770      	bx	lr
 8002bb6:	bf00      	nop
 8002bb8:	08006d58 	.word	0x08006d58
 8002bbc:	08006d68 	.word	0x08006d68
 8002bc0:	40021000 	.word	0x40021000
 8002bc4:	007a1200 	.word	0x007a1200
 8002bc8:	003d0900 	.word	0x003d0900

08002bcc <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8002bcc:	b480      	push	{r7}
 8002bce:	b085      	sub	sp, #20
 8002bd0:	af00      	add	r7, sp, #0
 8002bd2:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8002bd4:	4b0a      	ldr	r3, [pc, #40]	; (8002c00 <RCC_Delay+0x34>)
 8002bd6:	681b      	ldr	r3, [r3, #0]
 8002bd8:	4a0a      	ldr	r2, [pc, #40]	; (8002c04 <RCC_Delay+0x38>)
 8002bda:	fba2 2303 	umull	r2, r3, r2, r3
 8002bde:	0a5b      	lsrs	r3, r3, #9
 8002be0:	687a      	ldr	r2, [r7, #4]
 8002be2:	fb02 f303 	mul.w	r3, r2, r3
 8002be6:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8002be8:	bf00      	nop
  }
  while (Delay --);
 8002bea:	68fb      	ldr	r3, [r7, #12]
 8002bec:	1e5a      	subs	r2, r3, #1
 8002bee:	60fa      	str	r2, [r7, #12]
 8002bf0:	2b00      	cmp	r3, #0
 8002bf2:	d1f9      	bne.n	8002be8 <RCC_Delay+0x1c>
}
 8002bf4:	bf00      	nop
 8002bf6:	3714      	adds	r7, #20
 8002bf8:	46bd      	mov	sp, r7
 8002bfa:	bc80      	pop	{r7}
 8002bfc:	4770      	bx	lr
 8002bfe:	bf00      	nop
 8002c00:	2000002c 	.word	0x2000002c
 8002c04:	10624dd3 	.word	0x10624dd3

08002c08 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8002c08:	b580      	push	{r7, lr}
 8002c0a:	b082      	sub	sp, #8
 8002c0c:	af00      	add	r7, sp, #0
 8002c0e:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	2b00      	cmp	r3, #0
 8002c14:	d101      	bne.n	8002c1a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8002c16:	2301      	movs	r3, #1
 8002c18:	e076      	b.n	8002d08 <HAL_SPI_Init+0x100>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c1e:	2b00      	cmp	r3, #0
 8002c20:	d108      	bne.n	8002c34 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	685b      	ldr	r3, [r3, #4]
 8002c26:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8002c2a:	d009      	beq.n	8002c40 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	2200      	movs	r2, #0
 8002c30:	61da      	str	r2, [r3, #28]
 8002c32:	e005      	b.n	8002c40 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	2200      	movs	r2, #0
 8002c38:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	2200      	movs	r2, #0
 8002c3e:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	2200      	movs	r2, #0
 8002c44:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8002c4c:	b2db      	uxtb	r3, r3
 8002c4e:	2b00      	cmp	r3, #0
 8002c50:	d106      	bne.n	8002c60 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	2200      	movs	r2, #0
 8002c56:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8002c5a:	6878      	ldr	r0, [r7, #4]
 8002c5c:	f7fe fdfa 	bl	8001854 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	2202      	movs	r2, #2
 8002c64:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	681b      	ldr	r3, [r3, #0]
 8002c6c:	681a      	ldr	r2, [r3, #0]
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	681b      	ldr	r3, [r3, #0]
 8002c72:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002c76:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	685b      	ldr	r3, [r3, #4]
 8002c7c:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	689b      	ldr	r3, [r3, #8]
 8002c84:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8002c88:	431a      	orrs	r2, r3
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	68db      	ldr	r3, [r3, #12]
 8002c8e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002c92:	431a      	orrs	r2, r3
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	691b      	ldr	r3, [r3, #16]
 8002c98:	f003 0302 	and.w	r3, r3, #2
 8002c9c:	431a      	orrs	r2, r3
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	695b      	ldr	r3, [r3, #20]
 8002ca2:	f003 0301 	and.w	r3, r3, #1
 8002ca6:	431a      	orrs	r2, r3
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	699b      	ldr	r3, [r3, #24]
 8002cac:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002cb0:	431a      	orrs	r2, r3
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	69db      	ldr	r3, [r3, #28]
 8002cb6:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8002cba:	431a      	orrs	r2, r3
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	6a1b      	ldr	r3, [r3, #32]
 8002cc0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002cc4:	ea42 0103 	orr.w	r1, r2, r3
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002ccc:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	681b      	ldr	r3, [r3, #0]
 8002cd4:	430a      	orrs	r2, r1
 8002cd6:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	699b      	ldr	r3, [r3, #24]
 8002cdc:	0c1a      	lsrs	r2, r3, #16
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	681b      	ldr	r3, [r3, #0]
 8002ce2:	f002 0204 	and.w	r2, r2, #4
 8002ce6:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	681b      	ldr	r3, [r3, #0]
 8002cec:	69da      	ldr	r2, [r3, #28]
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	681b      	ldr	r3, [r3, #0]
 8002cf2:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002cf6:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	2200      	movs	r2, #0
 8002cfc:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	2201      	movs	r2, #1
 8002d02:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8002d06:	2300      	movs	r3, #0
}
 8002d08:	4618      	mov	r0, r3
 8002d0a:	3708      	adds	r7, #8
 8002d0c:	46bd      	mov	sp, r7
 8002d0e:	bd80      	pop	{r7, pc}

08002d10 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002d10:	b580      	push	{r7, lr}
 8002d12:	b088      	sub	sp, #32
 8002d14:	af00      	add	r7, sp, #0
 8002d16:	60f8      	str	r0, [r7, #12]
 8002d18:	60b9      	str	r1, [r7, #8]
 8002d1a:	603b      	str	r3, [r7, #0]
 8002d1c:	4613      	mov	r3, r2
 8002d1e:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8002d20:	2300      	movs	r3, #0
 8002d22:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8002d24:	68fb      	ldr	r3, [r7, #12]
 8002d26:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8002d2a:	2b01      	cmp	r3, #1
 8002d2c:	d101      	bne.n	8002d32 <HAL_SPI_Transmit+0x22>
 8002d2e:	2302      	movs	r3, #2
 8002d30:	e126      	b.n	8002f80 <HAL_SPI_Transmit+0x270>
 8002d32:	68fb      	ldr	r3, [r7, #12]
 8002d34:	2201      	movs	r2, #1
 8002d36:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8002d3a:	f7ff f859 	bl	8001df0 <HAL_GetTick>
 8002d3e:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8002d40:	88fb      	ldrh	r3, [r7, #6]
 8002d42:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8002d44:	68fb      	ldr	r3, [r7, #12]
 8002d46:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8002d4a:	b2db      	uxtb	r3, r3
 8002d4c:	2b01      	cmp	r3, #1
 8002d4e:	d002      	beq.n	8002d56 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8002d50:	2302      	movs	r3, #2
 8002d52:	77fb      	strb	r3, [r7, #31]
    goto error;
 8002d54:	e10b      	b.n	8002f6e <HAL_SPI_Transmit+0x25e>
  }

  if ((pData == NULL) || (Size == 0U))
 8002d56:	68bb      	ldr	r3, [r7, #8]
 8002d58:	2b00      	cmp	r3, #0
 8002d5a:	d002      	beq.n	8002d62 <HAL_SPI_Transmit+0x52>
 8002d5c:	88fb      	ldrh	r3, [r7, #6]
 8002d5e:	2b00      	cmp	r3, #0
 8002d60:	d102      	bne.n	8002d68 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8002d62:	2301      	movs	r3, #1
 8002d64:	77fb      	strb	r3, [r7, #31]
    goto error;
 8002d66:	e102      	b.n	8002f6e <HAL_SPI_Transmit+0x25e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8002d68:	68fb      	ldr	r3, [r7, #12]
 8002d6a:	2203      	movs	r2, #3
 8002d6c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8002d70:	68fb      	ldr	r3, [r7, #12]
 8002d72:	2200      	movs	r2, #0
 8002d74:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8002d76:	68fb      	ldr	r3, [r7, #12]
 8002d78:	68ba      	ldr	r2, [r7, #8]
 8002d7a:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8002d7c:	68fb      	ldr	r3, [r7, #12]
 8002d7e:	88fa      	ldrh	r2, [r7, #6]
 8002d80:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8002d82:	68fb      	ldr	r3, [r7, #12]
 8002d84:	88fa      	ldrh	r2, [r7, #6]
 8002d86:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8002d88:	68fb      	ldr	r3, [r7, #12]
 8002d8a:	2200      	movs	r2, #0
 8002d8c:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8002d8e:	68fb      	ldr	r3, [r7, #12]
 8002d90:	2200      	movs	r2, #0
 8002d92:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8002d94:	68fb      	ldr	r3, [r7, #12]
 8002d96:	2200      	movs	r2, #0
 8002d98:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8002d9a:	68fb      	ldr	r3, [r7, #12]
 8002d9c:	2200      	movs	r2, #0
 8002d9e:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8002da0:	68fb      	ldr	r3, [r7, #12]
 8002da2:	2200      	movs	r2, #0
 8002da4:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002da6:	68fb      	ldr	r3, [r7, #12]
 8002da8:	689b      	ldr	r3, [r3, #8]
 8002daa:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002dae:	d10f      	bne.n	8002dd0 <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8002db0:	68fb      	ldr	r3, [r7, #12]
 8002db2:	681b      	ldr	r3, [r3, #0]
 8002db4:	681a      	ldr	r2, [r3, #0]
 8002db6:	68fb      	ldr	r3, [r7, #12]
 8002db8:	681b      	ldr	r3, [r3, #0]
 8002dba:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002dbe:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8002dc0:	68fb      	ldr	r3, [r7, #12]
 8002dc2:	681b      	ldr	r3, [r3, #0]
 8002dc4:	681a      	ldr	r2, [r3, #0]
 8002dc6:	68fb      	ldr	r3, [r7, #12]
 8002dc8:	681b      	ldr	r3, [r3, #0]
 8002dca:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002dce:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8002dd0:	68fb      	ldr	r3, [r7, #12]
 8002dd2:	681b      	ldr	r3, [r3, #0]
 8002dd4:	681b      	ldr	r3, [r3, #0]
 8002dd6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002dda:	2b40      	cmp	r3, #64	; 0x40
 8002ddc:	d007      	beq.n	8002dee <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8002dde:	68fb      	ldr	r3, [r7, #12]
 8002de0:	681b      	ldr	r3, [r3, #0]
 8002de2:	681a      	ldr	r2, [r3, #0]
 8002de4:	68fb      	ldr	r3, [r7, #12]
 8002de6:	681b      	ldr	r3, [r3, #0]
 8002de8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002dec:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8002dee:	68fb      	ldr	r3, [r7, #12]
 8002df0:	68db      	ldr	r3, [r3, #12]
 8002df2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002df6:	d14b      	bne.n	8002e90 <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002df8:	68fb      	ldr	r3, [r7, #12]
 8002dfa:	685b      	ldr	r3, [r3, #4]
 8002dfc:	2b00      	cmp	r3, #0
 8002dfe:	d002      	beq.n	8002e06 <HAL_SPI_Transmit+0xf6>
 8002e00:	8afb      	ldrh	r3, [r7, #22]
 8002e02:	2b01      	cmp	r3, #1
 8002e04:	d13e      	bne.n	8002e84 <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8002e06:	68fb      	ldr	r3, [r7, #12]
 8002e08:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e0a:	881a      	ldrh	r2, [r3, #0]
 8002e0c:	68fb      	ldr	r3, [r7, #12]
 8002e0e:	681b      	ldr	r3, [r3, #0]
 8002e10:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8002e12:	68fb      	ldr	r3, [r7, #12]
 8002e14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e16:	1c9a      	adds	r2, r3, #2
 8002e18:	68fb      	ldr	r3, [r7, #12]
 8002e1a:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8002e1c:	68fb      	ldr	r3, [r7, #12]
 8002e1e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002e20:	b29b      	uxth	r3, r3
 8002e22:	3b01      	subs	r3, #1
 8002e24:	b29a      	uxth	r2, r3
 8002e26:	68fb      	ldr	r3, [r7, #12]
 8002e28:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8002e2a:	e02b      	b.n	8002e84 <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8002e2c:	68fb      	ldr	r3, [r7, #12]
 8002e2e:	681b      	ldr	r3, [r3, #0]
 8002e30:	689b      	ldr	r3, [r3, #8]
 8002e32:	f003 0302 	and.w	r3, r3, #2
 8002e36:	2b02      	cmp	r3, #2
 8002e38:	d112      	bne.n	8002e60 <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8002e3a:	68fb      	ldr	r3, [r7, #12]
 8002e3c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e3e:	881a      	ldrh	r2, [r3, #0]
 8002e40:	68fb      	ldr	r3, [r7, #12]
 8002e42:	681b      	ldr	r3, [r3, #0]
 8002e44:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8002e46:	68fb      	ldr	r3, [r7, #12]
 8002e48:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e4a:	1c9a      	adds	r2, r3, #2
 8002e4c:	68fb      	ldr	r3, [r7, #12]
 8002e4e:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8002e50:	68fb      	ldr	r3, [r7, #12]
 8002e52:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002e54:	b29b      	uxth	r3, r3
 8002e56:	3b01      	subs	r3, #1
 8002e58:	b29a      	uxth	r2, r3
 8002e5a:	68fb      	ldr	r3, [r7, #12]
 8002e5c:	86da      	strh	r2, [r3, #54]	; 0x36
 8002e5e:	e011      	b.n	8002e84 <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002e60:	f7fe ffc6 	bl	8001df0 <HAL_GetTick>
 8002e64:	4602      	mov	r2, r0
 8002e66:	69bb      	ldr	r3, [r7, #24]
 8002e68:	1ad3      	subs	r3, r2, r3
 8002e6a:	683a      	ldr	r2, [r7, #0]
 8002e6c:	429a      	cmp	r2, r3
 8002e6e:	d803      	bhi.n	8002e78 <HAL_SPI_Transmit+0x168>
 8002e70:	683b      	ldr	r3, [r7, #0]
 8002e72:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002e76:	d102      	bne.n	8002e7e <HAL_SPI_Transmit+0x16e>
 8002e78:	683b      	ldr	r3, [r7, #0]
 8002e7a:	2b00      	cmp	r3, #0
 8002e7c:	d102      	bne.n	8002e84 <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 8002e7e:	2303      	movs	r3, #3
 8002e80:	77fb      	strb	r3, [r7, #31]
          goto error;
 8002e82:	e074      	b.n	8002f6e <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8002e84:	68fb      	ldr	r3, [r7, #12]
 8002e86:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002e88:	b29b      	uxth	r3, r3
 8002e8a:	2b00      	cmp	r3, #0
 8002e8c:	d1ce      	bne.n	8002e2c <HAL_SPI_Transmit+0x11c>
 8002e8e:	e04c      	b.n	8002f2a <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002e90:	68fb      	ldr	r3, [r7, #12]
 8002e92:	685b      	ldr	r3, [r3, #4]
 8002e94:	2b00      	cmp	r3, #0
 8002e96:	d002      	beq.n	8002e9e <HAL_SPI_Transmit+0x18e>
 8002e98:	8afb      	ldrh	r3, [r7, #22]
 8002e9a:	2b01      	cmp	r3, #1
 8002e9c:	d140      	bne.n	8002f20 <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8002e9e:	68fb      	ldr	r3, [r7, #12]
 8002ea0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002ea2:	68fb      	ldr	r3, [r7, #12]
 8002ea4:	681b      	ldr	r3, [r3, #0]
 8002ea6:	330c      	adds	r3, #12
 8002ea8:	7812      	ldrb	r2, [r2, #0]
 8002eaa:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8002eac:	68fb      	ldr	r3, [r7, #12]
 8002eae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002eb0:	1c5a      	adds	r2, r3, #1
 8002eb2:	68fb      	ldr	r3, [r7, #12]
 8002eb4:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8002eb6:	68fb      	ldr	r3, [r7, #12]
 8002eb8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002eba:	b29b      	uxth	r3, r3
 8002ebc:	3b01      	subs	r3, #1
 8002ebe:	b29a      	uxth	r2, r3
 8002ec0:	68fb      	ldr	r3, [r7, #12]
 8002ec2:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8002ec4:	e02c      	b.n	8002f20 <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8002ec6:	68fb      	ldr	r3, [r7, #12]
 8002ec8:	681b      	ldr	r3, [r3, #0]
 8002eca:	689b      	ldr	r3, [r3, #8]
 8002ecc:	f003 0302 	and.w	r3, r3, #2
 8002ed0:	2b02      	cmp	r3, #2
 8002ed2:	d113      	bne.n	8002efc <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8002ed4:	68fb      	ldr	r3, [r7, #12]
 8002ed6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002ed8:	68fb      	ldr	r3, [r7, #12]
 8002eda:	681b      	ldr	r3, [r3, #0]
 8002edc:	330c      	adds	r3, #12
 8002ede:	7812      	ldrb	r2, [r2, #0]
 8002ee0:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8002ee2:	68fb      	ldr	r3, [r7, #12]
 8002ee4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ee6:	1c5a      	adds	r2, r3, #1
 8002ee8:	68fb      	ldr	r3, [r7, #12]
 8002eea:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8002eec:	68fb      	ldr	r3, [r7, #12]
 8002eee:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002ef0:	b29b      	uxth	r3, r3
 8002ef2:	3b01      	subs	r3, #1
 8002ef4:	b29a      	uxth	r2, r3
 8002ef6:	68fb      	ldr	r3, [r7, #12]
 8002ef8:	86da      	strh	r2, [r3, #54]	; 0x36
 8002efa:	e011      	b.n	8002f20 <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002efc:	f7fe ff78 	bl	8001df0 <HAL_GetTick>
 8002f00:	4602      	mov	r2, r0
 8002f02:	69bb      	ldr	r3, [r7, #24]
 8002f04:	1ad3      	subs	r3, r2, r3
 8002f06:	683a      	ldr	r2, [r7, #0]
 8002f08:	429a      	cmp	r2, r3
 8002f0a:	d803      	bhi.n	8002f14 <HAL_SPI_Transmit+0x204>
 8002f0c:	683b      	ldr	r3, [r7, #0]
 8002f0e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002f12:	d102      	bne.n	8002f1a <HAL_SPI_Transmit+0x20a>
 8002f14:	683b      	ldr	r3, [r7, #0]
 8002f16:	2b00      	cmp	r3, #0
 8002f18:	d102      	bne.n	8002f20 <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 8002f1a:	2303      	movs	r3, #3
 8002f1c:	77fb      	strb	r3, [r7, #31]
          goto error;
 8002f1e:	e026      	b.n	8002f6e <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8002f20:	68fb      	ldr	r3, [r7, #12]
 8002f22:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002f24:	b29b      	uxth	r3, r3
 8002f26:	2b00      	cmp	r3, #0
 8002f28:	d1cd      	bne.n	8002ec6 <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8002f2a:	69ba      	ldr	r2, [r7, #24]
 8002f2c:	6839      	ldr	r1, [r7, #0]
 8002f2e:	68f8      	ldr	r0, [r7, #12]
 8002f30:	f000 f9b8 	bl	80032a4 <SPI_EndRxTxTransaction>
 8002f34:	4603      	mov	r3, r0
 8002f36:	2b00      	cmp	r3, #0
 8002f38:	d002      	beq.n	8002f40 <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8002f3a:	68fb      	ldr	r3, [r7, #12]
 8002f3c:	2220      	movs	r2, #32
 8002f3e:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8002f40:	68fb      	ldr	r3, [r7, #12]
 8002f42:	689b      	ldr	r3, [r3, #8]
 8002f44:	2b00      	cmp	r3, #0
 8002f46:	d10a      	bne.n	8002f5e <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8002f48:	2300      	movs	r3, #0
 8002f4a:	613b      	str	r3, [r7, #16]
 8002f4c:	68fb      	ldr	r3, [r7, #12]
 8002f4e:	681b      	ldr	r3, [r3, #0]
 8002f50:	68db      	ldr	r3, [r3, #12]
 8002f52:	613b      	str	r3, [r7, #16]
 8002f54:	68fb      	ldr	r3, [r7, #12]
 8002f56:	681b      	ldr	r3, [r3, #0]
 8002f58:	689b      	ldr	r3, [r3, #8]
 8002f5a:	613b      	str	r3, [r7, #16]
 8002f5c:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8002f5e:	68fb      	ldr	r3, [r7, #12]
 8002f60:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002f62:	2b00      	cmp	r3, #0
 8002f64:	d002      	beq.n	8002f6c <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 8002f66:	2301      	movs	r3, #1
 8002f68:	77fb      	strb	r3, [r7, #31]
 8002f6a:	e000      	b.n	8002f6e <HAL_SPI_Transmit+0x25e>
  }

error:
 8002f6c:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8002f6e:	68fb      	ldr	r3, [r7, #12]
 8002f70:	2201      	movs	r2, #1
 8002f72:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8002f76:	68fb      	ldr	r3, [r7, #12]
 8002f78:	2200      	movs	r2, #0
 8002f7a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8002f7e:	7ffb      	ldrb	r3, [r7, #31]
}
 8002f80:	4618      	mov	r0, r3
 8002f82:	3720      	adds	r7, #32
 8002f84:	46bd      	mov	sp, r7
 8002f86:	bd80      	pop	{r7, pc}

08002f88 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8002f88:	b580      	push	{r7, lr}
 8002f8a:	b088      	sub	sp, #32
 8002f8c:	af00      	add	r7, sp, #0
 8002f8e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	681b      	ldr	r3, [r3, #0]
 8002f94:	685b      	ldr	r3, [r3, #4]
 8002f96:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	681b      	ldr	r3, [r3, #0]
 8002f9c:	689b      	ldr	r3, [r3, #8]
 8002f9e:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8002fa0:	69bb      	ldr	r3, [r7, #24]
 8002fa2:	099b      	lsrs	r3, r3, #6
 8002fa4:	f003 0301 	and.w	r3, r3, #1
 8002fa8:	2b00      	cmp	r3, #0
 8002faa:	d10f      	bne.n	8002fcc <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8002fac:	69bb      	ldr	r3, [r7, #24]
 8002fae:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8002fb2:	2b00      	cmp	r3, #0
 8002fb4:	d00a      	beq.n	8002fcc <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8002fb6:	69fb      	ldr	r3, [r7, #28]
 8002fb8:	099b      	lsrs	r3, r3, #6
 8002fba:	f003 0301 	and.w	r3, r3, #1
 8002fbe:	2b00      	cmp	r3, #0
 8002fc0:	d004      	beq.n	8002fcc <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002fc6:	6878      	ldr	r0, [r7, #4]
 8002fc8:	4798      	blx	r3
    return;
 8002fca:	e0bf      	b.n	800314c <HAL_SPI_IRQHandler+0x1c4>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 8002fcc:	69bb      	ldr	r3, [r7, #24]
 8002fce:	085b      	lsrs	r3, r3, #1
 8002fd0:	f003 0301 	and.w	r3, r3, #1
 8002fd4:	2b00      	cmp	r3, #0
 8002fd6:	d00a      	beq.n	8002fee <HAL_SPI_IRQHandler+0x66>
 8002fd8:	69fb      	ldr	r3, [r7, #28]
 8002fda:	09db      	lsrs	r3, r3, #7
 8002fdc:	f003 0301 	and.w	r3, r3, #1
 8002fe0:	2b00      	cmp	r3, #0
 8002fe2:	d004      	beq.n	8002fee <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002fe8:	6878      	ldr	r0, [r7, #4]
 8002fea:	4798      	blx	r3
    return;
 8002fec:	e0ae      	b.n	800314c <HAL_SPI_IRQHandler+0x1c4>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET))
 8002fee:	69bb      	ldr	r3, [r7, #24]
 8002ff0:	095b      	lsrs	r3, r3, #5
 8002ff2:	f003 0301 	and.w	r3, r3, #1
 8002ff6:	2b00      	cmp	r3, #0
 8002ff8:	d106      	bne.n	8003008 <HAL_SPI_IRQHandler+0x80>
 8002ffa:	69bb      	ldr	r3, [r7, #24]
 8002ffc:	099b      	lsrs	r3, r3, #6
 8002ffe:	f003 0301 	and.w	r3, r3, #1
 8003002:	2b00      	cmp	r3, #0
 8003004:	f000 80a2 	beq.w	800314c <HAL_SPI_IRQHandler+0x1c4>
      && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 8003008:	69fb      	ldr	r3, [r7, #28]
 800300a:	095b      	lsrs	r3, r3, #5
 800300c:	f003 0301 	and.w	r3, r3, #1
 8003010:	2b00      	cmp	r3, #0
 8003012:	f000 809b 	beq.w	800314c <HAL_SPI_IRQHandler+0x1c4>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8003016:	69bb      	ldr	r3, [r7, #24]
 8003018:	099b      	lsrs	r3, r3, #6
 800301a:	f003 0301 	and.w	r3, r3, #1
 800301e:	2b00      	cmp	r3, #0
 8003020:	d023      	beq.n	800306a <HAL_SPI_IRQHandler+0xe2>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8003028:	b2db      	uxtb	r3, r3
 800302a:	2b03      	cmp	r3, #3
 800302c:	d011      	beq.n	8003052 <HAL_SPI_IRQHandler+0xca>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003032:	f043 0204 	orr.w	r2, r3, #4
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	655a      	str	r2, [r3, #84]	; 0x54
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800303a:	2300      	movs	r3, #0
 800303c:	617b      	str	r3, [r7, #20]
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	681b      	ldr	r3, [r3, #0]
 8003042:	68db      	ldr	r3, [r3, #12]
 8003044:	617b      	str	r3, [r7, #20]
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	681b      	ldr	r3, [r3, #0]
 800304a:	689b      	ldr	r3, [r3, #8]
 800304c:	617b      	str	r3, [r7, #20]
 800304e:	697b      	ldr	r3, [r7, #20]
 8003050:	e00b      	b.n	800306a <HAL_SPI_IRQHandler+0xe2>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003052:	2300      	movs	r3, #0
 8003054:	613b      	str	r3, [r7, #16]
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	681b      	ldr	r3, [r3, #0]
 800305a:	68db      	ldr	r3, [r3, #12]
 800305c:	613b      	str	r3, [r7, #16]
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	681b      	ldr	r3, [r3, #0]
 8003062:	689b      	ldr	r3, [r3, #8]
 8003064:	613b      	str	r3, [r7, #16]
 8003066:	693b      	ldr	r3, [r7, #16]
        return;
 8003068:	e070      	b.n	800314c <HAL_SPI_IRQHandler+0x1c4>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 800306a:	69bb      	ldr	r3, [r7, #24]
 800306c:	095b      	lsrs	r3, r3, #5
 800306e:	f003 0301 	and.w	r3, r3, #1
 8003072:	2b00      	cmp	r3, #0
 8003074:	d014      	beq.n	80030a0 <HAL_SPI_IRQHandler+0x118>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800307a:	f043 0201 	orr.w	r2, r3, #1
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8003082:	2300      	movs	r3, #0
 8003084:	60fb      	str	r3, [r7, #12]
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	681b      	ldr	r3, [r3, #0]
 800308a:	689b      	ldr	r3, [r3, #8]
 800308c:	60fb      	str	r3, [r7, #12]
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	681b      	ldr	r3, [r3, #0]
 8003092:	681a      	ldr	r2, [r3, #0]
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	681b      	ldr	r3, [r3, #0]
 8003098:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800309c:	601a      	str	r2, [r3, #0]
 800309e:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80030a4:	2b00      	cmp	r3, #0
 80030a6:	d050      	beq.n	800314a <HAL_SPI_IRQHandler+0x1c2>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	681b      	ldr	r3, [r3, #0]
 80030ac:	685a      	ldr	r2, [r3, #4]
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	681b      	ldr	r3, [r3, #0]
 80030b2:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80030b6:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	2201      	movs	r2, #1
 80030bc:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 80030c0:	69fb      	ldr	r3, [r7, #28]
 80030c2:	f003 0302 	and.w	r3, r3, #2
 80030c6:	2b00      	cmp	r3, #0
 80030c8:	d104      	bne.n	80030d4 <HAL_SPI_IRQHandler+0x14c>
 80030ca:	69fb      	ldr	r3, [r7, #28]
 80030cc:	f003 0301 	and.w	r3, r3, #1
 80030d0:	2b00      	cmp	r3, #0
 80030d2:	d034      	beq.n	800313e <HAL_SPI_IRQHandler+0x1b6>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	681b      	ldr	r3, [r3, #0]
 80030d8:	685a      	ldr	r2, [r3, #4]
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	681b      	ldr	r3, [r3, #0]
 80030de:	f022 0203 	bic.w	r2, r2, #3
 80030e2:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80030e8:	2b00      	cmp	r3, #0
 80030ea:	d011      	beq.n	8003110 <HAL_SPI_IRQHandler+0x188>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80030f0:	4a18      	ldr	r2, [pc, #96]	; (8003154 <HAL_SPI_IRQHandler+0x1cc>)
 80030f2:	635a      	str	r2, [r3, #52]	; 0x34
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80030f8:	4618      	mov	r0, r3
 80030fa:	f7fe ffb3 	bl	8002064 <HAL_DMA_Abort_IT>
 80030fe:	4603      	mov	r3, r0
 8003100:	2b00      	cmp	r3, #0
 8003102:	d005      	beq.n	8003110 <HAL_SPI_IRQHandler+0x188>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003108:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	655a      	str	r2, [r3, #84]	; 0x54
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003114:	2b00      	cmp	r3, #0
 8003116:	d016      	beq.n	8003146 <HAL_SPI_IRQHandler+0x1be>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800311c:	4a0d      	ldr	r2, [pc, #52]	; (8003154 <HAL_SPI_IRQHandler+0x1cc>)
 800311e:	635a      	str	r2, [r3, #52]	; 0x34
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003124:	4618      	mov	r0, r3
 8003126:	f7fe ff9d 	bl	8002064 <HAL_DMA_Abort_IT>
 800312a:	4603      	mov	r3, r0
 800312c:	2b00      	cmp	r3, #0
 800312e:	d00a      	beq.n	8003146 <HAL_SPI_IRQHandler+0x1be>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003134:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	655a      	str	r2, [r3, #84]	; 0x54
        if (hspi->hdmatx != NULL)
 800313c:	e003      	b.n	8003146 <HAL_SPI_IRQHandler+0x1be>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 800313e:	6878      	ldr	r0, [r7, #4]
 8003140:	f000 f80a 	bl	8003158 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 8003144:	e000      	b.n	8003148 <HAL_SPI_IRQHandler+0x1c0>
        if (hspi->hdmatx != NULL)
 8003146:	bf00      	nop
    return;
 8003148:	bf00      	nop
 800314a:	bf00      	nop
  }
}
 800314c:	3720      	adds	r7, #32
 800314e:	46bd      	mov	sp, r7
 8003150:	bd80      	pop	{r7, pc}
 8003152:	bf00      	nop
 8003154:	0800316b 	.word	0x0800316b

08003158 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8003158:	b480      	push	{r7}
 800315a:	b083      	sub	sp, #12
 800315c:	af00      	add	r7, sp, #0
 800315e:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8003160:	bf00      	nop
 8003162:	370c      	adds	r7, #12
 8003164:	46bd      	mov	sp, r7
 8003166:	bc80      	pop	{r7}
 8003168:	4770      	bx	lr

0800316a <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800316a:	b580      	push	{r7, lr}
 800316c:	b084      	sub	sp, #16
 800316e:	af00      	add	r7, sp, #0
 8003170:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003176:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 8003178:	68fb      	ldr	r3, [r7, #12]
 800317a:	2200      	movs	r2, #0
 800317c:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferCount = 0U;
 800317e:	68fb      	ldr	r3, [r7, #12]
 8003180:	2200      	movs	r2, #0
 8003182:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8003184:	68f8      	ldr	r0, [r7, #12]
 8003186:	f7ff ffe7 	bl	8003158 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800318a:	bf00      	nop
 800318c:	3710      	adds	r7, #16
 800318e:	46bd      	mov	sp, r7
 8003190:	bd80      	pop	{r7, pc}
	...

08003194 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8003194:	b580      	push	{r7, lr}
 8003196:	b088      	sub	sp, #32
 8003198:	af00      	add	r7, sp, #0
 800319a:	60f8      	str	r0, [r7, #12]
 800319c:	60b9      	str	r1, [r7, #8]
 800319e:	603b      	str	r3, [r7, #0]
 80031a0:	4613      	mov	r3, r2
 80031a2:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80031a4:	f7fe fe24 	bl	8001df0 <HAL_GetTick>
 80031a8:	4602      	mov	r2, r0
 80031aa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80031ac:	1a9b      	subs	r3, r3, r2
 80031ae:	683a      	ldr	r2, [r7, #0]
 80031b0:	4413      	add	r3, r2
 80031b2:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80031b4:	f7fe fe1c 	bl	8001df0 <HAL_GetTick>
 80031b8:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80031ba:	4b39      	ldr	r3, [pc, #228]	; (80032a0 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80031bc:	681b      	ldr	r3, [r3, #0]
 80031be:	015b      	lsls	r3, r3, #5
 80031c0:	0d1b      	lsrs	r3, r3, #20
 80031c2:	69fa      	ldr	r2, [r7, #28]
 80031c4:	fb02 f303 	mul.w	r3, r2, r3
 80031c8:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80031ca:	e054      	b.n	8003276 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 80031cc:	683b      	ldr	r3, [r7, #0]
 80031ce:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80031d2:	d050      	beq.n	8003276 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80031d4:	f7fe fe0c 	bl	8001df0 <HAL_GetTick>
 80031d8:	4602      	mov	r2, r0
 80031da:	69bb      	ldr	r3, [r7, #24]
 80031dc:	1ad3      	subs	r3, r2, r3
 80031de:	69fa      	ldr	r2, [r7, #28]
 80031e0:	429a      	cmp	r2, r3
 80031e2:	d902      	bls.n	80031ea <SPI_WaitFlagStateUntilTimeout+0x56>
 80031e4:	69fb      	ldr	r3, [r7, #28]
 80031e6:	2b00      	cmp	r3, #0
 80031e8:	d13d      	bne.n	8003266 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80031ea:	68fb      	ldr	r3, [r7, #12]
 80031ec:	681b      	ldr	r3, [r3, #0]
 80031ee:	685a      	ldr	r2, [r3, #4]
 80031f0:	68fb      	ldr	r3, [r7, #12]
 80031f2:	681b      	ldr	r3, [r3, #0]
 80031f4:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80031f8:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80031fa:	68fb      	ldr	r3, [r7, #12]
 80031fc:	685b      	ldr	r3, [r3, #4]
 80031fe:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003202:	d111      	bne.n	8003228 <SPI_WaitFlagStateUntilTimeout+0x94>
 8003204:	68fb      	ldr	r3, [r7, #12]
 8003206:	689b      	ldr	r3, [r3, #8]
 8003208:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800320c:	d004      	beq.n	8003218 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800320e:	68fb      	ldr	r3, [r7, #12]
 8003210:	689b      	ldr	r3, [r3, #8]
 8003212:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003216:	d107      	bne.n	8003228 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8003218:	68fb      	ldr	r3, [r7, #12]
 800321a:	681b      	ldr	r3, [r3, #0]
 800321c:	681a      	ldr	r2, [r3, #0]
 800321e:	68fb      	ldr	r3, [r7, #12]
 8003220:	681b      	ldr	r3, [r3, #0]
 8003222:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003226:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8003228:	68fb      	ldr	r3, [r7, #12]
 800322a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800322c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003230:	d10f      	bne.n	8003252 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8003232:	68fb      	ldr	r3, [r7, #12]
 8003234:	681b      	ldr	r3, [r3, #0]
 8003236:	681a      	ldr	r2, [r3, #0]
 8003238:	68fb      	ldr	r3, [r7, #12]
 800323a:	681b      	ldr	r3, [r3, #0]
 800323c:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003240:	601a      	str	r2, [r3, #0]
 8003242:	68fb      	ldr	r3, [r7, #12]
 8003244:	681b      	ldr	r3, [r3, #0]
 8003246:	681a      	ldr	r2, [r3, #0]
 8003248:	68fb      	ldr	r3, [r7, #12]
 800324a:	681b      	ldr	r3, [r3, #0]
 800324c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003250:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8003252:	68fb      	ldr	r3, [r7, #12]
 8003254:	2201      	movs	r2, #1
 8003256:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800325a:	68fb      	ldr	r3, [r7, #12]
 800325c:	2200      	movs	r2, #0
 800325e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8003262:	2303      	movs	r3, #3
 8003264:	e017      	b.n	8003296 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 8003266:	697b      	ldr	r3, [r7, #20]
 8003268:	2b00      	cmp	r3, #0
 800326a:	d101      	bne.n	8003270 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 800326c:	2300      	movs	r3, #0
 800326e:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8003270:	697b      	ldr	r3, [r7, #20]
 8003272:	3b01      	subs	r3, #1
 8003274:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003276:	68fb      	ldr	r3, [r7, #12]
 8003278:	681b      	ldr	r3, [r3, #0]
 800327a:	689a      	ldr	r2, [r3, #8]
 800327c:	68bb      	ldr	r3, [r7, #8]
 800327e:	4013      	ands	r3, r2
 8003280:	68ba      	ldr	r2, [r7, #8]
 8003282:	429a      	cmp	r2, r3
 8003284:	bf0c      	ite	eq
 8003286:	2301      	moveq	r3, #1
 8003288:	2300      	movne	r3, #0
 800328a:	b2db      	uxtb	r3, r3
 800328c:	461a      	mov	r2, r3
 800328e:	79fb      	ldrb	r3, [r7, #7]
 8003290:	429a      	cmp	r2, r3
 8003292:	d19b      	bne.n	80031cc <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8003294:	2300      	movs	r3, #0
}
 8003296:	4618      	mov	r0, r3
 8003298:	3720      	adds	r7, #32
 800329a:	46bd      	mov	sp, r7
 800329c:	bd80      	pop	{r7, pc}
 800329e:	bf00      	nop
 80032a0:	2000002c 	.word	0x2000002c

080032a4 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80032a4:	b580      	push	{r7, lr}
 80032a6:	b086      	sub	sp, #24
 80032a8:	af02      	add	r7, sp, #8
 80032aa:	60f8      	str	r0, [r7, #12]
 80032ac:	60b9      	str	r1, [r7, #8]
 80032ae:	607a      	str	r2, [r7, #4]
  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	9300      	str	r3, [sp, #0]
 80032b4:	68bb      	ldr	r3, [r7, #8]
 80032b6:	2200      	movs	r2, #0
 80032b8:	2180      	movs	r1, #128	; 0x80
 80032ba:	68f8      	ldr	r0, [r7, #12]
 80032bc:	f7ff ff6a 	bl	8003194 <SPI_WaitFlagStateUntilTimeout>
 80032c0:	4603      	mov	r3, r0
 80032c2:	2b00      	cmp	r3, #0
 80032c4:	d007      	beq.n	80032d6 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80032c6:	68fb      	ldr	r3, [r7, #12]
 80032c8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80032ca:	f043 0220 	orr.w	r2, r3, #32
 80032ce:	68fb      	ldr	r3, [r7, #12]
 80032d0:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_TIMEOUT;
 80032d2:	2303      	movs	r3, #3
 80032d4:	e000      	b.n	80032d8 <SPI_EndRxTxTransaction+0x34>
  }
  return HAL_OK;
 80032d6:	2300      	movs	r3, #0
}
 80032d8:	4618      	mov	r0, r3
 80032da:	3710      	adds	r7, #16
 80032dc:	46bd      	mov	sp, r7
 80032de:	bd80      	pop	{r7, pc}

080032e0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80032e0:	b580      	push	{r7, lr}
 80032e2:	b082      	sub	sp, #8
 80032e4:	af00      	add	r7, sp, #0
 80032e6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	2b00      	cmp	r3, #0
 80032ec:	d101      	bne.n	80032f2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80032ee:	2301      	movs	r3, #1
 80032f0:	e041      	b.n	8003376 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80032f8:	b2db      	uxtb	r3, r3
 80032fa:	2b00      	cmp	r3, #0
 80032fc:	d106      	bne.n	800330c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	2200      	movs	r2, #0
 8003302:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003306:	6878      	ldr	r0, [r7, #4]
 8003308:	f7fe faf8 	bl	80018fc <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	2202      	movs	r2, #2
 8003310:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	681a      	ldr	r2, [r3, #0]
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	3304      	adds	r3, #4
 800331c:	4619      	mov	r1, r3
 800331e:	4610      	mov	r0, r2
 8003320:	f000 ff94 	bl	800424c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	2201      	movs	r2, #1
 8003328:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	2201      	movs	r2, #1
 8003330:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	2201      	movs	r2, #1
 8003338:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	2201      	movs	r2, #1
 8003340:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	2201      	movs	r2, #1
 8003348:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	2201      	movs	r2, #1
 8003350:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	2201      	movs	r2, #1
 8003358:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	2201      	movs	r2, #1
 8003360:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	2201      	movs	r2, #1
 8003368:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	2201      	movs	r2, #1
 8003370:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003374:	2300      	movs	r3, #0
}
 8003376:	4618      	mov	r0, r3
 8003378:	3708      	adds	r7, #8
 800337a:	46bd      	mov	sp, r7
 800337c:	bd80      	pop	{r7, pc}
	...

08003380 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8003380:	b480      	push	{r7}
 8003382:	b085      	sub	sp, #20
 8003384:	af00      	add	r7, sp, #0
 8003386:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800338e:	b2db      	uxtb	r3, r3
 8003390:	2b01      	cmp	r3, #1
 8003392:	d001      	beq.n	8003398 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8003394:	2301      	movs	r3, #1
 8003396:	e032      	b.n	80033fe <HAL_TIM_Base_Start+0x7e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	2202      	movs	r2, #2
 800339c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	681b      	ldr	r3, [r3, #0]
 80033a4:	4a18      	ldr	r2, [pc, #96]	; (8003408 <HAL_TIM_Base_Start+0x88>)
 80033a6:	4293      	cmp	r3, r2
 80033a8:	d00e      	beq.n	80033c8 <HAL_TIM_Base_Start+0x48>
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	681b      	ldr	r3, [r3, #0]
 80033ae:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80033b2:	d009      	beq.n	80033c8 <HAL_TIM_Base_Start+0x48>
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	681b      	ldr	r3, [r3, #0]
 80033b8:	4a14      	ldr	r2, [pc, #80]	; (800340c <HAL_TIM_Base_Start+0x8c>)
 80033ba:	4293      	cmp	r3, r2
 80033bc:	d004      	beq.n	80033c8 <HAL_TIM_Base_Start+0x48>
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	681b      	ldr	r3, [r3, #0]
 80033c2:	4a13      	ldr	r2, [pc, #76]	; (8003410 <HAL_TIM_Base_Start+0x90>)
 80033c4:	4293      	cmp	r3, r2
 80033c6:	d111      	bne.n	80033ec <HAL_TIM_Base_Start+0x6c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	681b      	ldr	r3, [r3, #0]
 80033cc:	689b      	ldr	r3, [r3, #8]
 80033ce:	f003 0307 	and.w	r3, r3, #7
 80033d2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80033d4:	68fb      	ldr	r3, [r7, #12]
 80033d6:	2b06      	cmp	r3, #6
 80033d8:	d010      	beq.n	80033fc <HAL_TIM_Base_Start+0x7c>
    {
      __HAL_TIM_ENABLE(htim);
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	681b      	ldr	r3, [r3, #0]
 80033de:	681a      	ldr	r2, [r3, #0]
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	681b      	ldr	r3, [r3, #0]
 80033e4:	f042 0201 	orr.w	r2, r2, #1
 80033e8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80033ea:	e007      	b.n	80033fc <HAL_TIM_Base_Start+0x7c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	681b      	ldr	r3, [r3, #0]
 80033f0:	681a      	ldr	r2, [r3, #0]
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	681b      	ldr	r3, [r3, #0]
 80033f6:	f042 0201 	orr.w	r2, r2, #1
 80033fa:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80033fc:	2300      	movs	r3, #0
}
 80033fe:	4618      	mov	r0, r3
 8003400:	3714      	adds	r7, #20
 8003402:	46bd      	mov	sp, r7
 8003404:	bc80      	pop	{r7}
 8003406:	4770      	bx	lr
 8003408:	40012c00 	.word	0x40012c00
 800340c:	40000400 	.word	0x40000400
 8003410:	40000800 	.word	0x40000800

08003414 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003414:	b480      	push	{r7}
 8003416:	b085      	sub	sp, #20
 8003418:	af00      	add	r7, sp, #0
 800341a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003422:	b2db      	uxtb	r3, r3
 8003424:	2b01      	cmp	r3, #1
 8003426:	d001      	beq.n	800342c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8003428:	2301      	movs	r3, #1
 800342a:	e03a      	b.n	80034a2 <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	2202      	movs	r2, #2
 8003430:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	681b      	ldr	r3, [r3, #0]
 8003438:	68da      	ldr	r2, [r3, #12]
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	681b      	ldr	r3, [r3, #0]
 800343e:	f042 0201 	orr.w	r2, r2, #1
 8003442:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	681b      	ldr	r3, [r3, #0]
 8003448:	4a18      	ldr	r2, [pc, #96]	; (80034ac <HAL_TIM_Base_Start_IT+0x98>)
 800344a:	4293      	cmp	r3, r2
 800344c:	d00e      	beq.n	800346c <HAL_TIM_Base_Start_IT+0x58>
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	681b      	ldr	r3, [r3, #0]
 8003452:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003456:	d009      	beq.n	800346c <HAL_TIM_Base_Start_IT+0x58>
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	681b      	ldr	r3, [r3, #0]
 800345c:	4a14      	ldr	r2, [pc, #80]	; (80034b0 <HAL_TIM_Base_Start_IT+0x9c>)
 800345e:	4293      	cmp	r3, r2
 8003460:	d004      	beq.n	800346c <HAL_TIM_Base_Start_IT+0x58>
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	681b      	ldr	r3, [r3, #0]
 8003466:	4a13      	ldr	r2, [pc, #76]	; (80034b4 <HAL_TIM_Base_Start_IT+0xa0>)
 8003468:	4293      	cmp	r3, r2
 800346a:	d111      	bne.n	8003490 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	681b      	ldr	r3, [r3, #0]
 8003470:	689b      	ldr	r3, [r3, #8]
 8003472:	f003 0307 	and.w	r3, r3, #7
 8003476:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003478:	68fb      	ldr	r3, [r7, #12]
 800347a:	2b06      	cmp	r3, #6
 800347c:	d010      	beq.n	80034a0 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	681b      	ldr	r3, [r3, #0]
 8003482:	681a      	ldr	r2, [r3, #0]
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	681b      	ldr	r3, [r3, #0]
 8003488:	f042 0201 	orr.w	r2, r2, #1
 800348c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800348e:	e007      	b.n	80034a0 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	681b      	ldr	r3, [r3, #0]
 8003494:	681a      	ldr	r2, [r3, #0]
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	681b      	ldr	r3, [r3, #0]
 800349a:	f042 0201 	orr.w	r2, r2, #1
 800349e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80034a0:	2300      	movs	r3, #0
}
 80034a2:	4618      	mov	r0, r3
 80034a4:	3714      	adds	r7, #20
 80034a6:	46bd      	mov	sp, r7
 80034a8:	bc80      	pop	{r7}
 80034aa:	4770      	bx	lr
 80034ac:	40012c00 	.word	0x40012c00
 80034b0:	40000400 	.word	0x40000400
 80034b4:	40000800 	.word	0x40000800

080034b8 <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 80034b8:	b580      	push	{r7, lr}
 80034ba:	b082      	sub	sp, #8
 80034bc:	af00      	add	r7, sp, #0
 80034be:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	2b00      	cmp	r3, #0
 80034c4:	d101      	bne.n	80034ca <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 80034c6:	2301      	movs	r3, #1
 80034c8:	e041      	b.n	800354e <HAL_TIM_OC_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80034d0:	b2db      	uxtb	r3, r3
 80034d2:	2b00      	cmp	r3, #0
 80034d4:	d106      	bne.n	80034e4 <HAL_TIM_OC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	2200      	movs	r2, #0
 80034da:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OC_MspInit(htim);
 80034de:	6878      	ldr	r0, [r7, #4]
 80034e0:	f000 f839 	bl	8003556 <HAL_TIM_OC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	2202      	movs	r2, #2
 80034e8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	681a      	ldr	r2, [r3, #0]
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	3304      	adds	r3, #4
 80034f4:	4619      	mov	r1, r3
 80034f6:	4610      	mov	r0, r2
 80034f8:	f000 fea8 	bl	800424c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	2201      	movs	r2, #1
 8003500:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	2201      	movs	r2, #1
 8003508:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	2201      	movs	r2, #1
 8003510:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	2201      	movs	r2, #1
 8003518:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	2201      	movs	r2, #1
 8003520:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	2201      	movs	r2, #1
 8003528:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	2201      	movs	r2, #1
 8003530:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	2201      	movs	r2, #1
 8003538:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	2201      	movs	r2, #1
 8003540:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	2201      	movs	r2, #1
 8003548:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800354c:	2300      	movs	r3, #0
}
 800354e:	4618      	mov	r0, r3
 8003550:	3708      	adds	r7, #8
 8003552:	46bd      	mov	sp, r7
 8003554:	bd80      	pop	{r7, pc}

08003556 <HAL_TIM_OC_MspInit>:
  * @brief  Initializes the TIM Output Compare MSP.
  * @param  htim TIM Output Compare handle
  * @retval None
  */
__weak void HAL_TIM_OC_MspInit(TIM_HandleTypeDef *htim)
{
 8003556:	b480      	push	{r7}
 8003558:	b083      	sub	sp, #12
 800355a:	af00      	add	r7, sp, #0
 800355c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_MspInit could be implemented in the user file
   */
}
 800355e:	bf00      	nop
 8003560:	370c      	adds	r7, #12
 8003562:	46bd      	mov	sp, r7
 8003564:	bc80      	pop	{r7}
 8003566:	4770      	bx	lr

08003568 <HAL_TIM_OC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003568:	b580      	push	{r7, lr}
 800356a:	b084      	sub	sp, #16
 800356c:	af00      	add	r7, sp, #0
 800356e:	6078      	str	r0, [r7, #4]
 8003570:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8003572:	683b      	ldr	r3, [r7, #0]
 8003574:	2b00      	cmp	r3, #0
 8003576:	d109      	bne.n	800358c <HAL_TIM_OC_Start_IT+0x24>
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800357e:	b2db      	uxtb	r3, r3
 8003580:	2b01      	cmp	r3, #1
 8003582:	bf14      	ite	ne
 8003584:	2301      	movne	r3, #1
 8003586:	2300      	moveq	r3, #0
 8003588:	b2db      	uxtb	r3, r3
 800358a:	e022      	b.n	80035d2 <HAL_TIM_OC_Start_IT+0x6a>
 800358c:	683b      	ldr	r3, [r7, #0]
 800358e:	2b04      	cmp	r3, #4
 8003590:	d109      	bne.n	80035a6 <HAL_TIM_OC_Start_IT+0x3e>
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8003598:	b2db      	uxtb	r3, r3
 800359a:	2b01      	cmp	r3, #1
 800359c:	bf14      	ite	ne
 800359e:	2301      	movne	r3, #1
 80035a0:	2300      	moveq	r3, #0
 80035a2:	b2db      	uxtb	r3, r3
 80035a4:	e015      	b.n	80035d2 <HAL_TIM_OC_Start_IT+0x6a>
 80035a6:	683b      	ldr	r3, [r7, #0]
 80035a8:	2b08      	cmp	r3, #8
 80035aa:	d109      	bne.n	80035c0 <HAL_TIM_OC_Start_IT+0x58>
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80035b2:	b2db      	uxtb	r3, r3
 80035b4:	2b01      	cmp	r3, #1
 80035b6:	bf14      	ite	ne
 80035b8:	2301      	movne	r3, #1
 80035ba:	2300      	moveq	r3, #0
 80035bc:	b2db      	uxtb	r3, r3
 80035be:	e008      	b.n	80035d2 <HAL_TIM_OC_Start_IT+0x6a>
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80035c6:	b2db      	uxtb	r3, r3
 80035c8:	2b01      	cmp	r3, #1
 80035ca:	bf14      	ite	ne
 80035cc:	2301      	movne	r3, #1
 80035ce:	2300      	moveq	r3, #0
 80035d0:	b2db      	uxtb	r3, r3
 80035d2:	2b00      	cmp	r3, #0
 80035d4:	d001      	beq.n	80035da <HAL_TIM_OC_Start_IT+0x72>
  {
    return HAL_ERROR;
 80035d6:	2301      	movs	r3, #1
 80035d8:	e0a4      	b.n	8003724 <HAL_TIM_OC_Start_IT+0x1bc>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80035da:	683b      	ldr	r3, [r7, #0]
 80035dc:	2b00      	cmp	r3, #0
 80035de:	d104      	bne.n	80035ea <HAL_TIM_OC_Start_IT+0x82>
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	2202      	movs	r2, #2
 80035e4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80035e8:	e013      	b.n	8003612 <HAL_TIM_OC_Start_IT+0xaa>
 80035ea:	683b      	ldr	r3, [r7, #0]
 80035ec:	2b04      	cmp	r3, #4
 80035ee:	d104      	bne.n	80035fa <HAL_TIM_OC_Start_IT+0x92>
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	2202      	movs	r2, #2
 80035f4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80035f8:	e00b      	b.n	8003612 <HAL_TIM_OC_Start_IT+0xaa>
 80035fa:	683b      	ldr	r3, [r7, #0]
 80035fc:	2b08      	cmp	r3, #8
 80035fe:	d104      	bne.n	800360a <HAL_TIM_OC_Start_IT+0xa2>
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	2202      	movs	r2, #2
 8003604:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003608:	e003      	b.n	8003612 <HAL_TIM_OC_Start_IT+0xaa>
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	2202      	movs	r2, #2
 800360e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  switch (Channel)
 8003612:	683b      	ldr	r3, [r7, #0]
 8003614:	2b0c      	cmp	r3, #12
 8003616:	d841      	bhi.n	800369c <HAL_TIM_OC_Start_IT+0x134>
 8003618:	a201      	add	r2, pc, #4	; (adr r2, 8003620 <HAL_TIM_OC_Start_IT+0xb8>)
 800361a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800361e:	bf00      	nop
 8003620:	08003655 	.word	0x08003655
 8003624:	0800369d 	.word	0x0800369d
 8003628:	0800369d 	.word	0x0800369d
 800362c:	0800369d 	.word	0x0800369d
 8003630:	08003667 	.word	0x08003667
 8003634:	0800369d 	.word	0x0800369d
 8003638:	0800369d 	.word	0x0800369d
 800363c:	0800369d 	.word	0x0800369d
 8003640:	08003679 	.word	0x08003679
 8003644:	0800369d 	.word	0x0800369d
 8003648:	0800369d 	.word	0x0800369d
 800364c:	0800369d 	.word	0x0800369d
 8003650:	0800368b 	.word	0x0800368b
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	681b      	ldr	r3, [r3, #0]
 8003658:	68da      	ldr	r2, [r3, #12]
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	681b      	ldr	r3, [r3, #0]
 800365e:	f042 0202 	orr.w	r2, r2, #2
 8003662:	60da      	str	r2, [r3, #12]
      break;
 8003664:	e01b      	b.n	800369e <HAL_TIM_OC_Start_IT+0x136>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	681b      	ldr	r3, [r3, #0]
 800366a:	68da      	ldr	r2, [r3, #12]
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	681b      	ldr	r3, [r3, #0]
 8003670:	f042 0204 	orr.w	r2, r2, #4
 8003674:	60da      	str	r2, [r3, #12]
      break;
 8003676:	e012      	b.n	800369e <HAL_TIM_OC_Start_IT+0x136>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	681b      	ldr	r3, [r3, #0]
 800367c:	68da      	ldr	r2, [r3, #12]
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	681b      	ldr	r3, [r3, #0]
 8003682:	f042 0208 	orr.w	r2, r2, #8
 8003686:	60da      	str	r2, [r3, #12]
      break;
 8003688:	e009      	b.n	800369e <HAL_TIM_OC_Start_IT+0x136>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	681b      	ldr	r3, [r3, #0]
 800368e:	68da      	ldr	r2, [r3, #12]
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	681b      	ldr	r3, [r3, #0]
 8003694:	f042 0210 	orr.w	r2, r2, #16
 8003698:	60da      	str	r2, [r3, #12]
      break;
 800369a:	e000      	b.n	800369e <HAL_TIM_OC_Start_IT+0x136>
    }

    default:
      break;
 800369c:	bf00      	nop
  }

  /* Enable the Output compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	681b      	ldr	r3, [r3, #0]
 80036a2:	2201      	movs	r2, #1
 80036a4:	6839      	ldr	r1, [r7, #0]
 80036a6:	4618      	mov	r0, r3
 80036a8:	f001 f850 	bl	800474c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	681b      	ldr	r3, [r3, #0]
 80036b0:	4a1e      	ldr	r2, [pc, #120]	; (800372c <HAL_TIM_OC_Start_IT+0x1c4>)
 80036b2:	4293      	cmp	r3, r2
 80036b4:	d107      	bne.n	80036c6 <HAL_TIM_OC_Start_IT+0x15e>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	681b      	ldr	r3, [r3, #0]
 80036ba:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	681b      	ldr	r3, [r3, #0]
 80036c0:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80036c4:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	681b      	ldr	r3, [r3, #0]
 80036ca:	4a18      	ldr	r2, [pc, #96]	; (800372c <HAL_TIM_OC_Start_IT+0x1c4>)
 80036cc:	4293      	cmp	r3, r2
 80036ce:	d00e      	beq.n	80036ee <HAL_TIM_OC_Start_IT+0x186>
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	681b      	ldr	r3, [r3, #0]
 80036d4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80036d8:	d009      	beq.n	80036ee <HAL_TIM_OC_Start_IT+0x186>
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	681b      	ldr	r3, [r3, #0]
 80036de:	4a14      	ldr	r2, [pc, #80]	; (8003730 <HAL_TIM_OC_Start_IT+0x1c8>)
 80036e0:	4293      	cmp	r3, r2
 80036e2:	d004      	beq.n	80036ee <HAL_TIM_OC_Start_IT+0x186>
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	681b      	ldr	r3, [r3, #0]
 80036e8:	4a12      	ldr	r2, [pc, #72]	; (8003734 <HAL_TIM_OC_Start_IT+0x1cc>)
 80036ea:	4293      	cmp	r3, r2
 80036ec:	d111      	bne.n	8003712 <HAL_TIM_OC_Start_IT+0x1aa>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	681b      	ldr	r3, [r3, #0]
 80036f2:	689b      	ldr	r3, [r3, #8]
 80036f4:	f003 0307 	and.w	r3, r3, #7
 80036f8:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80036fa:	68fb      	ldr	r3, [r7, #12]
 80036fc:	2b06      	cmp	r3, #6
 80036fe:	d010      	beq.n	8003722 <HAL_TIM_OC_Start_IT+0x1ba>
    {
      __HAL_TIM_ENABLE(htim);
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	681b      	ldr	r3, [r3, #0]
 8003704:	681a      	ldr	r2, [r3, #0]
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	681b      	ldr	r3, [r3, #0]
 800370a:	f042 0201 	orr.w	r2, r2, #1
 800370e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003710:	e007      	b.n	8003722 <HAL_TIM_OC_Start_IT+0x1ba>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	681b      	ldr	r3, [r3, #0]
 8003716:	681a      	ldr	r2, [r3, #0]
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	681b      	ldr	r3, [r3, #0]
 800371c:	f042 0201 	orr.w	r2, r2, #1
 8003720:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003722:	2300      	movs	r3, #0
}
 8003724:	4618      	mov	r0, r3
 8003726:	3710      	adds	r7, #16
 8003728:	46bd      	mov	sp, r7
 800372a:	bd80      	pop	{r7, pc}
 800372c:	40012c00 	.word	0x40012c00
 8003730:	40000400 	.word	0x40000400
 8003734:	40000800 	.word	0x40000800

08003738 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8003738:	b580      	push	{r7, lr}
 800373a:	b082      	sub	sp, #8
 800373c:	af00      	add	r7, sp, #0
 800373e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	2b00      	cmp	r3, #0
 8003744:	d101      	bne.n	800374a <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8003746:	2301      	movs	r3, #1
 8003748:	e041      	b.n	80037ce <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003750:	b2db      	uxtb	r3, r3
 8003752:	2b00      	cmp	r3, #0
 8003754:	d106      	bne.n	8003764 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	2200      	movs	r2, #0
 800375a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800375e:	6878      	ldr	r0, [r7, #4]
 8003760:	f000 f839 	bl	80037d6 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	2202      	movs	r2, #2
 8003768:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	681a      	ldr	r2, [r3, #0]
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	3304      	adds	r3, #4
 8003774:	4619      	mov	r1, r3
 8003776:	4610      	mov	r0, r2
 8003778:	f000 fd68 	bl	800424c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	2201      	movs	r2, #1
 8003780:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	2201      	movs	r2, #1
 8003788:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	2201      	movs	r2, #1
 8003790:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	2201      	movs	r2, #1
 8003798:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	2201      	movs	r2, #1
 80037a0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	2201      	movs	r2, #1
 80037a8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	2201      	movs	r2, #1
 80037b0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	2201      	movs	r2, #1
 80037b8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	2201      	movs	r2, #1
 80037c0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	2201      	movs	r2, #1
 80037c8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80037cc:	2300      	movs	r3, #0
}
 80037ce:	4618      	mov	r0, r3
 80037d0:	3708      	adds	r7, #8
 80037d2:	46bd      	mov	sp, r7
 80037d4:	bd80      	pop	{r7, pc}

080037d6 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80037d6:	b480      	push	{r7}
 80037d8:	b083      	sub	sp, #12
 80037da:	af00      	add	r7, sp, #0
 80037dc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80037de:	bf00      	nop
 80037e0:	370c      	adds	r7, #12
 80037e2:	46bd      	mov	sp, r7
 80037e4:	bc80      	pop	{r7}
 80037e6:	4770      	bx	lr

080037e8 <HAL_TIM_PWM_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80037e8:	b580      	push	{r7, lr}
 80037ea:	b084      	sub	sp, #16
 80037ec:	af00      	add	r7, sp, #0
 80037ee:	6078      	str	r0, [r7, #4]
 80037f0:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80037f2:	683b      	ldr	r3, [r7, #0]
 80037f4:	2b00      	cmp	r3, #0
 80037f6:	d109      	bne.n	800380c <HAL_TIM_PWM_Start_IT+0x24>
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80037fe:	b2db      	uxtb	r3, r3
 8003800:	2b01      	cmp	r3, #1
 8003802:	bf14      	ite	ne
 8003804:	2301      	movne	r3, #1
 8003806:	2300      	moveq	r3, #0
 8003808:	b2db      	uxtb	r3, r3
 800380a:	e022      	b.n	8003852 <HAL_TIM_PWM_Start_IT+0x6a>
 800380c:	683b      	ldr	r3, [r7, #0]
 800380e:	2b04      	cmp	r3, #4
 8003810:	d109      	bne.n	8003826 <HAL_TIM_PWM_Start_IT+0x3e>
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8003818:	b2db      	uxtb	r3, r3
 800381a:	2b01      	cmp	r3, #1
 800381c:	bf14      	ite	ne
 800381e:	2301      	movne	r3, #1
 8003820:	2300      	moveq	r3, #0
 8003822:	b2db      	uxtb	r3, r3
 8003824:	e015      	b.n	8003852 <HAL_TIM_PWM_Start_IT+0x6a>
 8003826:	683b      	ldr	r3, [r7, #0]
 8003828:	2b08      	cmp	r3, #8
 800382a:	d109      	bne.n	8003840 <HAL_TIM_PWM_Start_IT+0x58>
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003832:	b2db      	uxtb	r3, r3
 8003834:	2b01      	cmp	r3, #1
 8003836:	bf14      	ite	ne
 8003838:	2301      	movne	r3, #1
 800383a:	2300      	moveq	r3, #0
 800383c:	b2db      	uxtb	r3, r3
 800383e:	e008      	b.n	8003852 <HAL_TIM_PWM_Start_IT+0x6a>
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003846:	b2db      	uxtb	r3, r3
 8003848:	2b01      	cmp	r3, #1
 800384a:	bf14      	ite	ne
 800384c:	2301      	movne	r3, #1
 800384e:	2300      	moveq	r3, #0
 8003850:	b2db      	uxtb	r3, r3
 8003852:	2b00      	cmp	r3, #0
 8003854:	d001      	beq.n	800385a <HAL_TIM_PWM_Start_IT+0x72>
  {
    return HAL_ERROR;
 8003856:	2301      	movs	r3, #1
 8003858:	e0a4      	b.n	80039a4 <HAL_TIM_PWM_Start_IT+0x1bc>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800385a:	683b      	ldr	r3, [r7, #0]
 800385c:	2b00      	cmp	r3, #0
 800385e:	d104      	bne.n	800386a <HAL_TIM_PWM_Start_IT+0x82>
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	2202      	movs	r2, #2
 8003864:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003868:	e013      	b.n	8003892 <HAL_TIM_PWM_Start_IT+0xaa>
 800386a:	683b      	ldr	r3, [r7, #0]
 800386c:	2b04      	cmp	r3, #4
 800386e:	d104      	bne.n	800387a <HAL_TIM_PWM_Start_IT+0x92>
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	2202      	movs	r2, #2
 8003874:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003878:	e00b      	b.n	8003892 <HAL_TIM_PWM_Start_IT+0xaa>
 800387a:	683b      	ldr	r3, [r7, #0]
 800387c:	2b08      	cmp	r3, #8
 800387e:	d104      	bne.n	800388a <HAL_TIM_PWM_Start_IT+0xa2>
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	2202      	movs	r2, #2
 8003884:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003888:	e003      	b.n	8003892 <HAL_TIM_PWM_Start_IT+0xaa>
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	2202      	movs	r2, #2
 800388e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  switch (Channel)
 8003892:	683b      	ldr	r3, [r7, #0]
 8003894:	2b0c      	cmp	r3, #12
 8003896:	d841      	bhi.n	800391c <HAL_TIM_PWM_Start_IT+0x134>
 8003898:	a201      	add	r2, pc, #4	; (adr r2, 80038a0 <HAL_TIM_PWM_Start_IT+0xb8>)
 800389a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800389e:	bf00      	nop
 80038a0:	080038d5 	.word	0x080038d5
 80038a4:	0800391d 	.word	0x0800391d
 80038a8:	0800391d 	.word	0x0800391d
 80038ac:	0800391d 	.word	0x0800391d
 80038b0:	080038e7 	.word	0x080038e7
 80038b4:	0800391d 	.word	0x0800391d
 80038b8:	0800391d 	.word	0x0800391d
 80038bc:	0800391d 	.word	0x0800391d
 80038c0:	080038f9 	.word	0x080038f9
 80038c4:	0800391d 	.word	0x0800391d
 80038c8:	0800391d 	.word	0x0800391d
 80038cc:	0800391d 	.word	0x0800391d
 80038d0:	0800390b 	.word	0x0800390b
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	681b      	ldr	r3, [r3, #0]
 80038d8:	68da      	ldr	r2, [r3, #12]
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	681b      	ldr	r3, [r3, #0]
 80038de:	f042 0202 	orr.w	r2, r2, #2
 80038e2:	60da      	str	r2, [r3, #12]
      break;
 80038e4:	e01b      	b.n	800391e <HAL_TIM_PWM_Start_IT+0x136>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	681b      	ldr	r3, [r3, #0]
 80038ea:	68da      	ldr	r2, [r3, #12]
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	681b      	ldr	r3, [r3, #0]
 80038f0:	f042 0204 	orr.w	r2, r2, #4
 80038f4:	60da      	str	r2, [r3, #12]
      break;
 80038f6:	e012      	b.n	800391e <HAL_TIM_PWM_Start_IT+0x136>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	681b      	ldr	r3, [r3, #0]
 80038fc:	68da      	ldr	r2, [r3, #12]
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	681b      	ldr	r3, [r3, #0]
 8003902:	f042 0208 	orr.w	r2, r2, #8
 8003906:	60da      	str	r2, [r3, #12]
      break;
 8003908:	e009      	b.n	800391e <HAL_TIM_PWM_Start_IT+0x136>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	681b      	ldr	r3, [r3, #0]
 800390e:	68da      	ldr	r2, [r3, #12]
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	681b      	ldr	r3, [r3, #0]
 8003914:	f042 0210 	orr.w	r2, r2, #16
 8003918:	60da      	str	r2, [r3, #12]
      break;
 800391a:	e000      	b.n	800391e <HAL_TIM_PWM_Start_IT+0x136>
    }

    default:
      break;
 800391c:	bf00      	nop
  }

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	681b      	ldr	r3, [r3, #0]
 8003922:	2201      	movs	r2, #1
 8003924:	6839      	ldr	r1, [r7, #0]
 8003926:	4618      	mov	r0, r3
 8003928:	f000 ff10 	bl	800474c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	681b      	ldr	r3, [r3, #0]
 8003930:	4a1e      	ldr	r2, [pc, #120]	; (80039ac <HAL_TIM_PWM_Start_IT+0x1c4>)
 8003932:	4293      	cmp	r3, r2
 8003934:	d107      	bne.n	8003946 <HAL_TIM_PWM_Start_IT+0x15e>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	681b      	ldr	r3, [r3, #0]
 800393a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	681b      	ldr	r3, [r3, #0]
 8003940:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003944:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	681b      	ldr	r3, [r3, #0]
 800394a:	4a18      	ldr	r2, [pc, #96]	; (80039ac <HAL_TIM_PWM_Start_IT+0x1c4>)
 800394c:	4293      	cmp	r3, r2
 800394e:	d00e      	beq.n	800396e <HAL_TIM_PWM_Start_IT+0x186>
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	681b      	ldr	r3, [r3, #0]
 8003954:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003958:	d009      	beq.n	800396e <HAL_TIM_PWM_Start_IT+0x186>
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	681b      	ldr	r3, [r3, #0]
 800395e:	4a14      	ldr	r2, [pc, #80]	; (80039b0 <HAL_TIM_PWM_Start_IT+0x1c8>)
 8003960:	4293      	cmp	r3, r2
 8003962:	d004      	beq.n	800396e <HAL_TIM_PWM_Start_IT+0x186>
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	681b      	ldr	r3, [r3, #0]
 8003968:	4a12      	ldr	r2, [pc, #72]	; (80039b4 <HAL_TIM_PWM_Start_IT+0x1cc>)
 800396a:	4293      	cmp	r3, r2
 800396c:	d111      	bne.n	8003992 <HAL_TIM_PWM_Start_IT+0x1aa>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	681b      	ldr	r3, [r3, #0]
 8003972:	689b      	ldr	r3, [r3, #8]
 8003974:	f003 0307 	and.w	r3, r3, #7
 8003978:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800397a:	68fb      	ldr	r3, [r7, #12]
 800397c:	2b06      	cmp	r3, #6
 800397e:	d010      	beq.n	80039a2 <HAL_TIM_PWM_Start_IT+0x1ba>
    {
      __HAL_TIM_ENABLE(htim);
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	681b      	ldr	r3, [r3, #0]
 8003984:	681a      	ldr	r2, [r3, #0]
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	681b      	ldr	r3, [r3, #0]
 800398a:	f042 0201 	orr.w	r2, r2, #1
 800398e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003990:	e007      	b.n	80039a2 <HAL_TIM_PWM_Start_IT+0x1ba>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	681b      	ldr	r3, [r3, #0]
 8003996:	681a      	ldr	r2, [r3, #0]
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	681b      	ldr	r3, [r3, #0]
 800399c:	f042 0201 	orr.w	r2, r2, #1
 80039a0:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80039a2:	2300      	movs	r3, #0
}
 80039a4:	4618      	mov	r0, r3
 80039a6:	3710      	adds	r7, #16
 80039a8:	46bd      	mov	sp, r7
 80039aa:	bd80      	pop	{r7, pc}
 80039ac:	40012c00 	.word	0x40012c00
 80039b0:	40000400 	.word	0x40000400
 80039b4:	40000800 	.word	0x40000800

080039b8 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 80039b8:	b580      	push	{r7, lr}
 80039ba:	b086      	sub	sp, #24
 80039bc:	af00      	add	r7, sp, #0
 80039be:	6078      	str	r0, [r7, #4]
 80039c0:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	2b00      	cmp	r3, #0
 80039c6:	d101      	bne.n	80039cc <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 80039c8:	2301      	movs	r3, #1
 80039ca:	e093      	b.n	8003af4 <HAL_TIM_Encoder_Init+0x13c>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80039d2:	b2db      	uxtb	r3, r3
 80039d4:	2b00      	cmp	r3, #0
 80039d6:	d106      	bne.n	80039e6 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	2200      	movs	r2, #0
 80039dc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 80039e0:	6878      	ldr	r0, [r7, #4]
 80039e2:	f7fd ffdb 	bl	800199c <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	2202      	movs	r2, #2
 80039ea:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	681b      	ldr	r3, [r3, #0]
 80039f2:	689b      	ldr	r3, [r3, #8]
 80039f4:	687a      	ldr	r2, [r7, #4]
 80039f6:	6812      	ldr	r2, [r2, #0]
 80039f8:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80039fc:	f023 0307 	bic.w	r3, r3, #7
 8003a00:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	681a      	ldr	r2, [r3, #0]
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	3304      	adds	r3, #4
 8003a0a:	4619      	mov	r1, r3
 8003a0c:	4610      	mov	r0, r2
 8003a0e:	f000 fc1d 	bl	800424c <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	681b      	ldr	r3, [r3, #0]
 8003a16:	689b      	ldr	r3, [r3, #8]
 8003a18:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	681b      	ldr	r3, [r3, #0]
 8003a1e:	699b      	ldr	r3, [r3, #24]
 8003a20:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	681b      	ldr	r3, [r3, #0]
 8003a26:	6a1b      	ldr	r3, [r3, #32]
 8003a28:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8003a2a:	683b      	ldr	r3, [r7, #0]
 8003a2c:	681b      	ldr	r3, [r3, #0]
 8003a2e:	697a      	ldr	r2, [r7, #20]
 8003a30:	4313      	orrs	r3, r2
 8003a32:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8003a34:	693b      	ldr	r3, [r7, #16]
 8003a36:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003a3a:	f023 0303 	bic.w	r3, r3, #3
 8003a3e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8003a40:	683b      	ldr	r3, [r7, #0]
 8003a42:	689a      	ldr	r2, [r3, #8]
 8003a44:	683b      	ldr	r3, [r7, #0]
 8003a46:	699b      	ldr	r3, [r3, #24]
 8003a48:	021b      	lsls	r3, r3, #8
 8003a4a:	4313      	orrs	r3, r2
 8003a4c:	693a      	ldr	r2, [r7, #16]
 8003a4e:	4313      	orrs	r3, r2
 8003a50:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8003a52:	693b      	ldr	r3, [r7, #16]
 8003a54:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8003a58:	f023 030c 	bic.w	r3, r3, #12
 8003a5c:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8003a5e:	693b      	ldr	r3, [r7, #16]
 8003a60:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8003a64:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003a68:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8003a6a:	683b      	ldr	r3, [r7, #0]
 8003a6c:	68da      	ldr	r2, [r3, #12]
 8003a6e:	683b      	ldr	r3, [r7, #0]
 8003a70:	69db      	ldr	r3, [r3, #28]
 8003a72:	021b      	lsls	r3, r3, #8
 8003a74:	4313      	orrs	r3, r2
 8003a76:	693a      	ldr	r2, [r7, #16]
 8003a78:	4313      	orrs	r3, r2
 8003a7a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8003a7c:	683b      	ldr	r3, [r7, #0]
 8003a7e:	691b      	ldr	r3, [r3, #16]
 8003a80:	011a      	lsls	r2, r3, #4
 8003a82:	683b      	ldr	r3, [r7, #0]
 8003a84:	6a1b      	ldr	r3, [r3, #32]
 8003a86:	031b      	lsls	r3, r3, #12
 8003a88:	4313      	orrs	r3, r2
 8003a8a:	693a      	ldr	r2, [r7, #16]
 8003a8c:	4313      	orrs	r3, r2
 8003a8e:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8003a90:	68fb      	ldr	r3, [r7, #12]
 8003a92:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 8003a96:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8003a98:	683b      	ldr	r3, [r7, #0]
 8003a9a:	685a      	ldr	r2, [r3, #4]
 8003a9c:	683b      	ldr	r3, [r7, #0]
 8003a9e:	695b      	ldr	r3, [r3, #20]
 8003aa0:	011b      	lsls	r3, r3, #4
 8003aa2:	4313      	orrs	r3, r2
 8003aa4:	68fa      	ldr	r2, [r7, #12]
 8003aa6:	4313      	orrs	r3, r2
 8003aa8:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	681b      	ldr	r3, [r3, #0]
 8003aae:	697a      	ldr	r2, [r7, #20]
 8003ab0:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	681b      	ldr	r3, [r3, #0]
 8003ab6:	693a      	ldr	r2, [r7, #16]
 8003ab8:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	681b      	ldr	r3, [r3, #0]
 8003abe:	68fa      	ldr	r2, [r7, #12]
 8003ac0:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	2201      	movs	r2, #1
 8003ac6:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	2201      	movs	r2, #1
 8003ace:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	2201      	movs	r2, #1
 8003ad6:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	2201      	movs	r2, #1
 8003ade:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	2201      	movs	r2, #1
 8003ae6:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	2201      	movs	r2, #1
 8003aee:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003af2:	2300      	movs	r3, #0
}
 8003af4:	4618      	mov	r0, r3
 8003af6:	3718      	adds	r7, #24
 8003af8:	46bd      	mov	sp, r7
 8003afa:	bd80      	pop	{r7, pc}

08003afc <HAL_TIM_Encoder_Start_IT>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003afc:	b580      	push	{r7, lr}
 8003afe:	b084      	sub	sp, #16
 8003b00:	af00      	add	r7, sp, #0
 8003b02:	6078      	str	r0, [r7, #4]
 8003b04:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003b0c:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8003b14:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8003b1c:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8003b24:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 8003b26:	683b      	ldr	r3, [r7, #0]
 8003b28:	2b00      	cmp	r3, #0
 8003b2a:	d110      	bne.n	8003b4e <HAL_TIM_Encoder_Start_IT+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8003b2c:	7bfb      	ldrb	r3, [r7, #15]
 8003b2e:	2b01      	cmp	r3, #1
 8003b30:	d102      	bne.n	8003b38 <HAL_TIM_Encoder_Start_IT+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 8003b32:	7b7b      	ldrb	r3, [r7, #13]
 8003b34:	2b01      	cmp	r3, #1
 8003b36:	d001      	beq.n	8003b3c <HAL_TIM_Encoder_Start_IT+0x40>
    {
      return HAL_ERROR;
 8003b38:	2301      	movs	r3, #1
 8003b3a:	e088      	b.n	8003c4e <HAL_TIM_Encoder_Start_IT+0x152>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	2202      	movs	r2, #2
 8003b40:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	2202      	movs	r2, #2
 8003b48:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003b4c:	e031      	b.n	8003bb2 <HAL_TIM_Encoder_Start_IT+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 8003b4e:	683b      	ldr	r3, [r7, #0]
 8003b50:	2b04      	cmp	r3, #4
 8003b52:	d110      	bne.n	8003b76 <HAL_TIM_Encoder_Start_IT+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8003b54:	7bbb      	ldrb	r3, [r7, #14]
 8003b56:	2b01      	cmp	r3, #1
 8003b58:	d102      	bne.n	8003b60 <HAL_TIM_Encoder_Start_IT+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8003b5a:	7b3b      	ldrb	r3, [r7, #12]
 8003b5c:	2b01      	cmp	r3, #1
 8003b5e:	d001      	beq.n	8003b64 <HAL_TIM_Encoder_Start_IT+0x68>
    {
      return HAL_ERROR;
 8003b60:	2301      	movs	r3, #1
 8003b62:	e074      	b.n	8003c4e <HAL_TIM_Encoder_Start_IT+0x152>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	2202      	movs	r2, #2
 8003b68:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	2202      	movs	r2, #2
 8003b70:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8003b74:	e01d      	b.n	8003bb2 <HAL_TIM_Encoder_Start_IT+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8003b76:	7bfb      	ldrb	r3, [r7, #15]
 8003b78:	2b01      	cmp	r3, #1
 8003b7a:	d108      	bne.n	8003b8e <HAL_TIM_Encoder_Start_IT+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8003b7c:	7bbb      	ldrb	r3, [r7, #14]
 8003b7e:	2b01      	cmp	r3, #1
 8003b80:	d105      	bne.n	8003b8e <HAL_TIM_Encoder_Start_IT+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8003b82:	7b7b      	ldrb	r3, [r7, #13]
 8003b84:	2b01      	cmp	r3, #1
 8003b86:	d102      	bne.n	8003b8e <HAL_TIM_Encoder_Start_IT+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8003b88:	7b3b      	ldrb	r3, [r7, #12]
 8003b8a:	2b01      	cmp	r3, #1
 8003b8c:	d001      	beq.n	8003b92 <HAL_TIM_Encoder_Start_IT+0x96>
    {
      return HAL_ERROR;
 8003b8e:	2301      	movs	r3, #1
 8003b90:	e05d      	b.n	8003c4e <HAL_TIM_Encoder_Start_IT+0x152>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	2202      	movs	r2, #2
 8003b96:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	2202      	movs	r2, #2
 8003b9e:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	2202      	movs	r2, #2
 8003ba6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	2202      	movs	r2, #2
 8003bae:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
    }
  }

  /* Enable the encoder interface channels */
  /* Enable the capture compare Interrupts 1 and/or 2 */
  switch (Channel)
 8003bb2:	683b      	ldr	r3, [r7, #0]
 8003bb4:	2b00      	cmp	r3, #0
 8003bb6:	d002      	beq.n	8003bbe <HAL_TIM_Encoder_Start_IT+0xc2>
 8003bb8:	2b04      	cmp	r3, #4
 8003bba:	d010      	beq.n	8003bde <HAL_TIM_Encoder_Start_IT+0xe2>
 8003bbc:	e01f      	b.n	8003bfe <HAL_TIM_Encoder_Start_IT+0x102>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	681b      	ldr	r3, [r3, #0]
 8003bc2:	2201      	movs	r2, #1
 8003bc4:	2100      	movs	r1, #0
 8003bc6:	4618      	mov	r0, r3
 8003bc8:	f000 fdc0 	bl	800474c <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	681b      	ldr	r3, [r3, #0]
 8003bd0:	68da      	ldr	r2, [r3, #12]
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	681b      	ldr	r3, [r3, #0]
 8003bd6:	f042 0202 	orr.w	r2, r2, #2
 8003bda:	60da      	str	r2, [r3, #12]
      break;
 8003bdc:	e02e      	b.n	8003c3c <HAL_TIM_Encoder_Start_IT+0x140>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	681b      	ldr	r3, [r3, #0]
 8003be2:	2201      	movs	r2, #1
 8003be4:	2104      	movs	r1, #4
 8003be6:	4618      	mov	r0, r3
 8003be8:	f000 fdb0 	bl	800474c <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	681b      	ldr	r3, [r3, #0]
 8003bf0:	68da      	ldr	r2, [r3, #12]
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	681b      	ldr	r3, [r3, #0]
 8003bf6:	f042 0204 	orr.w	r2, r2, #4
 8003bfa:	60da      	str	r2, [r3, #12]
      break;
 8003bfc:	e01e      	b.n	8003c3c <HAL_TIM_Encoder_Start_IT+0x140>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	681b      	ldr	r3, [r3, #0]
 8003c02:	2201      	movs	r2, #1
 8003c04:	2100      	movs	r1, #0
 8003c06:	4618      	mov	r0, r3
 8003c08:	f000 fda0 	bl	800474c <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	681b      	ldr	r3, [r3, #0]
 8003c10:	2201      	movs	r2, #1
 8003c12:	2104      	movs	r1, #4
 8003c14:	4618      	mov	r0, r3
 8003c16:	f000 fd99 	bl	800474c <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	681b      	ldr	r3, [r3, #0]
 8003c1e:	68da      	ldr	r2, [r3, #12]
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	681b      	ldr	r3, [r3, #0]
 8003c24:	f042 0202 	orr.w	r2, r2, #2
 8003c28:	60da      	str	r2, [r3, #12]
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	681b      	ldr	r3, [r3, #0]
 8003c2e:	68da      	ldr	r2, [r3, #12]
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	681b      	ldr	r3, [r3, #0]
 8003c34:	f042 0204 	orr.w	r2, r2, #4
 8003c38:	60da      	str	r2, [r3, #12]
      break;
 8003c3a:	bf00      	nop
    }
  }

  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	681b      	ldr	r3, [r3, #0]
 8003c40:	681a      	ldr	r2, [r3, #0]
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	681b      	ldr	r3, [r3, #0]
 8003c46:	f042 0201 	orr.w	r2, r2, #1
 8003c4a:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8003c4c:	2300      	movs	r3, #0
}
 8003c4e:	4618      	mov	r0, r3
 8003c50:	3710      	adds	r7, #16
 8003c52:	46bd      	mov	sp, r7
 8003c54:	bd80      	pop	{r7, pc}

08003c56 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003c56:	b580      	push	{r7, lr}
 8003c58:	b082      	sub	sp, #8
 8003c5a:	af00      	add	r7, sp, #0
 8003c5c:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	681b      	ldr	r3, [r3, #0]
 8003c62:	691b      	ldr	r3, [r3, #16]
 8003c64:	f003 0302 	and.w	r3, r3, #2
 8003c68:	2b02      	cmp	r3, #2
 8003c6a:	d122      	bne.n	8003cb2 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	681b      	ldr	r3, [r3, #0]
 8003c70:	68db      	ldr	r3, [r3, #12]
 8003c72:	f003 0302 	and.w	r3, r3, #2
 8003c76:	2b02      	cmp	r3, #2
 8003c78:	d11b      	bne.n	8003cb2 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	681b      	ldr	r3, [r3, #0]
 8003c7e:	f06f 0202 	mvn.w	r2, #2
 8003c82:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	2201      	movs	r2, #1
 8003c88:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	681b      	ldr	r3, [r3, #0]
 8003c8e:	699b      	ldr	r3, [r3, #24]
 8003c90:	f003 0303 	and.w	r3, r3, #3
 8003c94:	2b00      	cmp	r3, #0
 8003c96:	d003      	beq.n	8003ca0 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003c98:	6878      	ldr	r0, [r7, #4]
 8003c9a:	f000 fabb 	bl	8004214 <HAL_TIM_IC_CaptureCallback>
 8003c9e:	e005      	b.n	8003cac <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003ca0:	6878      	ldr	r0, [r7, #4]
 8003ca2:	f000 faae 	bl	8004202 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003ca6:	6878      	ldr	r0, [r7, #4]
 8003ca8:	f000 fabd 	bl	8004226 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	2200      	movs	r2, #0
 8003cb0:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	681b      	ldr	r3, [r3, #0]
 8003cb6:	691b      	ldr	r3, [r3, #16]
 8003cb8:	f003 0304 	and.w	r3, r3, #4
 8003cbc:	2b04      	cmp	r3, #4
 8003cbe:	d122      	bne.n	8003d06 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	681b      	ldr	r3, [r3, #0]
 8003cc4:	68db      	ldr	r3, [r3, #12]
 8003cc6:	f003 0304 	and.w	r3, r3, #4
 8003cca:	2b04      	cmp	r3, #4
 8003ccc:	d11b      	bne.n	8003d06 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	681b      	ldr	r3, [r3, #0]
 8003cd2:	f06f 0204 	mvn.w	r2, #4
 8003cd6:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	2202      	movs	r2, #2
 8003cdc:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	681b      	ldr	r3, [r3, #0]
 8003ce2:	699b      	ldr	r3, [r3, #24]
 8003ce4:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003ce8:	2b00      	cmp	r3, #0
 8003cea:	d003      	beq.n	8003cf4 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003cec:	6878      	ldr	r0, [r7, #4]
 8003cee:	f000 fa91 	bl	8004214 <HAL_TIM_IC_CaptureCallback>
 8003cf2:	e005      	b.n	8003d00 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003cf4:	6878      	ldr	r0, [r7, #4]
 8003cf6:	f000 fa84 	bl	8004202 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003cfa:	6878      	ldr	r0, [r7, #4]
 8003cfc:	f000 fa93 	bl	8004226 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	2200      	movs	r2, #0
 8003d04:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	681b      	ldr	r3, [r3, #0]
 8003d0a:	691b      	ldr	r3, [r3, #16]
 8003d0c:	f003 0308 	and.w	r3, r3, #8
 8003d10:	2b08      	cmp	r3, #8
 8003d12:	d122      	bne.n	8003d5a <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	681b      	ldr	r3, [r3, #0]
 8003d18:	68db      	ldr	r3, [r3, #12]
 8003d1a:	f003 0308 	and.w	r3, r3, #8
 8003d1e:	2b08      	cmp	r3, #8
 8003d20:	d11b      	bne.n	8003d5a <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	681b      	ldr	r3, [r3, #0]
 8003d26:	f06f 0208 	mvn.w	r2, #8
 8003d2a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	2204      	movs	r2, #4
 8003d30:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	681b      	ldr	r3, [r3, #0]
 8003d36:	69db      	ldr	r3, [r3, #28]
 8003d38:	f003 0303 	and.w	r3, r3, #3
 8003d3c:	2b00      	cmp	r3, #0
 8003d3e:	d003      	beq.n	8003d48 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003d40:	6878      	ldr	r0, [r7, #4]
 8003d42:	f000 fa67 	bl	8004214 <HAL_TIM_IC_CaptureCallback>
 8003d46:	e005      	b.n	8003d54 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003d48:	6878      	ldr	r0, [r7, #4]
 8003d4a:	f000 fa5a 	bl	8004202 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003d4e:	6878      	ldr	r0, [r7, #4]
 8003d50:	f000 fa69 	bl	8004226 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	2200      	movs	r2, #0
 8003d58:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	681b      	ldr	r3, [r3, #0]
 8003d5e:	691b      	ldr	r3, [r3, #16]
 8003d60:	f003 0310 	and.w	r3, r3, #16
 8003d64:	2b10      	cmp	r3, #16
 8003d66:	d122      	bne.n	8003dae <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	681b      	ldr	r3, [r3, #0]
 8003d6c:	68db      	ldr	r3, [r3, #12]
 8003d6e:	f003 0310 	and.w	r3, r3, #16
 8003d72:	2b10      	cmp	r3, #16
 8003d74:	d11b      	bne.n	8003dae <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	681b      	ldr	r3, [r3, #0]
 8003d7a:	f06f 0210 	mvn.w	r2, #16
 8003d7e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	2208      	movs	r2, #8
 8003d84:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	681b      	ldr	r3, [r3, #0]
 8003d8a:	69db      	ldr	r3, [r3, #28]
 8003d8c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003d90:	2b00      	cmp	r3, #0
 8003d92:	d003      	beq.n	8003d9c <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003d94:	6878      	ldr	r0, [r7, #4]
 8003d96:	f000 fa3d 	bl	8004214 <HAL_TIM_IC_CaptureCallback>
 8003d9a:	e005      	b.n	8003da8 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003d9c:	6878      	ldr	r0, [r7, #4]
 8003d9e:	f000 fa30 	bl	8004202 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003da2:	6878      	ldr	r0, [r7, #4]
 8003da4:	f000 fa3f 	bl	8004226 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	2200      	movs	r2, #0
 8003dac:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	681b      	ldr	r3, [r3, #0]
 8003db2:	691b      	ldr	r3, [r3, #16]
 8003db4:	f003 0301 	and.w	r3, r3, #1
 8003db8:	2b01      	cmp	r3, #1
 8003dba:	d10e      	bne.n	8003dda <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	681b      	ldr	r3, [r3, #0]
 8003dc0:	68db      	ldr	r3, [r3, #12]
 8003dc2:	f003 0301 	and.w	r3, r3, #1
 8003dc6:	2b01      	cmp	r3, #1
 8003dc8:	d107      	bne.n	8003dda <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	681b      	ldr	r3, [r3, #0]
 8003dce:	f06f 0201 	mvn.w	r2, #1
 8003dd2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003dd4:	6878      	ldr	r0, [r7, #4]
 8003dd6:	f7fc fe77 	bl	8000ac8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	681b      	ldr	r3, [r3, #0]
 8003dde:	691b      	ldr	r3, [r3, #16]
 8003de0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003de4:	2b80      	cmp	r3, #128	; 0x80
 8003de6:	d10e      	bne.n	8003e06 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	681b      	ldr	r3, [r3, #0]
 8003dec:	68db      	ldr	r3, [r3, #12]
 8003dee:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003df2:	2b80      	cmp	r3, #128	; 0x80
 8003df4:	d107      	bne.n	8003e06 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	681b      	ldr	r3, [r3, #0]
 8003dfa:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8003dfe:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8003e00:	6878      	ldr	r0, [r7, #4]
 8003e02:	f000 fd7f 	bl	8004904 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	681b      	ldr	r3, [r3, #0]
 8003e0a:	691b      	ldr	r3, [r3, #16]
 8003e0c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003e10:	2b40      	cmp	r3, #64	; 0x40
 8003e12:	d10e      	bne.n	8003e32 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	681b      	ldr	r3, [r3, #0]
 8003e18:	68db      	ldr	r3, [r3, #12]
 8003e1a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003e1e:	2b40      	cmp	r3, #64	; 0x40
 8003e20:	d107      	bne.n	8003e32 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	681b      	ldr	r3, [r3, #0]
 8003e26:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8003e2a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003e2c:	6878      	ldr	r0, [r7, #4]
 8003e2e:	f000 fa03 	bl	8004238 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	681b      	ldr	r3, [r3, #0]
 8003e36:	691b      	ldr	r3, [r3, #16]
 8003e38:	f003 0320 	and.w	r3, r3, #32
 8003e3c:	2b20      	cmp	r3, #32
 8003e3e:	d10e      	bne.n	8003e5e <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	681b      	ldr	r3, [r3, #0]
 8003e44:	68db      	ldr	r3, [r3, #12]
 8003e46:	f003 0320 	and.w	r3, r3, #32
 8003e4a:	2b20      	cmp	r3, #32
 8003e4c:	d107      	bne.n	8003e5e <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	681b      	ldr	r3, [r3, #0]
 8003e52:	f06f 0220 	mvn.w	r2, #32
 8003e56:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8003e58:	6878      	ldr	r0, [r7, #4]
 8003e5a:	f000 fd4a 	bl	80048f2 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003e5e:	bf00      	nop
 8003e60:	3708      	adds	r7, #8
 8003e62:	46bd      	mov	sp, r7
 8003e64:	bd80      	pop	{r7, pc}
	...

08003e68 <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 8003e68:	b580      	push	{r7, lr}
 8003e6a:	b084      	sub	sp, #16
 8003e6c:	af00      	add	r7, sp, #0
 8003e6e:	60f8      	str	r0, [r7, #12]
 8003e70:	60b9      	str	r1, [r7, #8]
 8003e72:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 8003e74:	68fb      	ldr	r3, [r7, #12]
 8003e76:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003e7a:	2b01      	cmp	r3, #1
 8003e7c:	d101      	bne.n	8003e82 <HAL_TIM_OC_ConfigChannel+0x1a>
 8003e7e:	2302      	movs	r3, #2
 8003e80:	e046      	b.n	8003f10 <HAL_TIM_OC_ConfigChannel+0xa8>
 8003e82:	68fb      	ldr	r3, [r7, #12]
 8003e84:	2201      	movs	r2, #1
 8003e86:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	2b0c      	cmp	r3, #12
 8003e8e:	d839      	bhi.n	8003f04 <HAL_TIM_OC_ConfigChannel+0x9c>
 8003e90:	a201      	add	r2, pc, #4	; (adr r2, 8003e98 <HAL_TIM_OC_ConfigChannel+0x30>)
 8003e92:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003e96:	bf00      	nop
 8003e98:	08003ecd 	.word	0x08003ecd
 8003e9c:	08003f05 	.word	0x08003f05
 8003ea0:	08003f05 	.word	0x08003f05
 8003ea4:	08003f05 	.word	0x08003f05
 8003ea8:	08003edb 	.word	0x08003edb
 8003eac:	08003f05 	.word	0x08003f05
 8003eb0:	08003f05 	.word	0x08003f05
 8003eb4:	08003f05 	.word	0x08003f05
 8003eb8:	08003ee9 	.word	0x08003ee9
 8003ebc:	08003f05 	.word	0x08003f05
 8003ec0:	08003f05 	.word	0x08003f05
 8003ec4:	08003f05 	.word	0x08003f05
 8003ec8:	08003ef7 	.word	0x08003ef7
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8003ecc:	68fb      	ldr	r3, [r7, #12]
 8003ece:	681b      	ldr	r3, [r3, #0]
 8003ed0:	68b9      	ldr	r1, [r7, #8]
 8003ed2:	4618      	mov	r0, r3
 8003ed4:	f000 fa1c 	bl	8004310 <TIM_OC1_SetConfig>
      break;
 8003ed8:	e015      	b.n	8003f06 <HAL_TIM_OC_ConfigChannel+0x9e>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8003eda:	68fb      	ldr	r3, [r7, #12]
 8003edc:	681b      	ldr	r3, [r3, #0]
 8003ede:	68b9      	ldr	r1, [r7, #8]
 8003ee0:	4618      	mov	r0, r3
 8003ee2:	f000 fa7b 	bl	80043dc <TIM_OC2_SetConfig>
      break;
 8003ee6:	e00e      	b.n	8003f06 <HAL_TIM_OC_ConfigChannel+0x9e>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8003ee8:	68fb      	ldr	r3, [r7, #12]
 8003eea:	681b      	ldr	r3, [r3, #0]
 8003eec:	68b9      	ldr	r1, [r7, #8]
 8003eee:	4618      	mov	r0, r3
 8003ef0:	f000 fade 	bl	80044b0 <TIM_OC3_SetConfig>
      break;
 8003ef4:	e007      	b.n	8003f06 <HAL_TIM_OC_ConfigChannel+0x9e>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8003ef6:	68fb      	ldr	r3, [r7, #12]
 8003ef8:	681b      	ldr	r3, [r3, #0]
 8003efa:	68b9      	ldr	r1, [r7, #8]
 8003efc:	4618      	mov	r0, r3
 8003efe:	f000 fb41 	bl	8004584 <TIM_OC4_SetConfig>
      break;
 8003f02:	e000      	b.n	8003f06 <HAL_TIM_OC_ConfigChannel+0x9e>
    }

    default:
      break;
 8003f04:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8003f06:	68fb      	ldr	r3, [r7, #12]
 8003f08:	2200      	movs	r2, #0
 8003f0a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003f0e:	2300      	movs	r3, #0
}
 8003f10:	4618      	mov	r0, r3
 8003f12:	3710      	adds	r7, #16
 8003f14:	46bd      	mov	sp, r7
 8003f16:	bd80      	pop	{r7, pc}

08003f18 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8003f18:	b580      	push	{r7, lr}
 8003f1a:	b084      	sub	sp, #16
 8003f1c:	af00      	add	r7, sp, #0
 8003f1e:	60f8      	str	r0, [r7, #12]
 8003f20:	60b9      	str	r1, [r7, #8]
 8003f22:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8003f24:	68fb      	ldr	r3, [r7, #12]
 8003f26:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003f2a:	2b01      	cmp	r3, #1
 8003f2c:	d101      	bne.n	8003f32 <HAL_TIM_PWM_ConfigChannel+0x1a>
 8003f2e:	2302      	movs	r3, #2
 8003f30:	e0ac      	b.n	800408c <HAL_TIM_PWM_ConfigChannel+0x174>
 8003f32:	68fb      	ldr	r3, [r7, #12]
 8003f34:	2201      	movs	r2, #1
 8003f36:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	2b0c      	cmp	r3, #12
 8003f3e:	f200 809f 	bhi.w	8004080 <HAL_TIM_PWM_ConfigChannel+0x168>
 8003f42:	a201      	add	r2, pc, #4	; (adr r2, 8003f48 <HAL_TIM_PWM_ConfigChannel+0x30>)
 8003f44:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003f48:	08003f7d 	.word	0x08003f7d
 8003f4c:	08004081 	.word	0x08004081
 8003f50:	08004081 	.word	0x08004081
 8003f54:	08004081 	.word	0x08004081
 8003f58:	08003fbd 	.word	0x08003fbd
 8003f5c:	08004081 	.word	0x08004081
 8003f60:	08004081 	.word	0x08004081
 8003f64:	08004081 	.word	0x08004081
 8003f68:	08003fff 	.word	0x08003fff
 8003f6c:	08004081 	.word	0x08004081
 8003f70:	08004081 	.word	0x08004081
 8003f74:	08004081 	.word	0x08004081
 8003f78:	0800403f 	.word	0x0800403f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8003f7c:	68fb      	ldr	r3, [r7, #12]
 8003f7e:	681b      	ldr	r3, [r3, #0]
 8003f80:	68b9      	ldr	r1, [r7, #8]
 8003f82:	4618      	mov	r0, r3
 8003f84:	f000 f9c4 	bl	8004310 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8003f88:	68fb      	ldr	r3, [r7, #12]
 8003f8a:	681b      	ldr	r3, [r3, #0]
 8003f8c:	699a      	ldr	r2, [r3, #24]
 8003f8e:	68fb      	ldr	r3, [r7, #12]
 8003f90:	681b      	ldr	r3, [r3, #0]
 8003f92:	f042 0208 	orr.w	r2, r2, #8
 8003f96:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8003f98:	68fb      	ldr	r3, [r7, #12]
 8003f9a:	681b      	ldr	r3, [r3, #0]
 8003f9c:	699a      	ldr	r2, [r3, #24]
 8003f9e:	68fb      	ldr	r3, [r7, #12]
 8003fa0:	681b      	ldr	r3, [r3, #0]
 8003fa2:	f022 0204 	bic.w	r2, r2, #4
 8003fa6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8003fa8:	68fb      	ldr	r3, [r7, #12]
 8003faa:	681b      	ldr	r3, [r3, #0]
 8003fac:	6999      	ldr	r1, [r3, #24]
 8003fae:	68bb      	ldr	r3, [r7, #8]
 8003fb0:	691a      	ldr	r2, [r3, #16]
 8003fb2:	68fb      	ldr	r3, [r7, #12]
 8003fb4:	681b      	ldr	r3, [r3, #0]
 8003fb6:	430a      	orrs	r2, r1
 8003fb8:	619a      	str	r2, [r3, #24]
      break;
 8003fba:	e062      	b.n	8004082 <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8003fbc:	68fb      	ldr	r3, [r7, #12]
 8003fbe:	681b      	ldr	r3, [r3, #0]
 8003fc0:	68b9      	ldr	r1, [r7, #8]
 8003fc2:	4618      	mov	r0, r3
 8003fc4:	f000 fa0a 	bl	80043dc <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8003fc8:	68fb      	ldr	r3, [r7, #12]
 8003fca:	681b      	ldr	r3, [r3, #0]
 8003fcc:	699a      	ldr	r2, [r3, #24]
 8003fce:	68fb      	ldr	r3, [r7, #12]
 8003fd0:	681b      	ldr	r3, [r3, #0]
 8003fd2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003fd6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8003fd8:	68fb      	ldr	r3, [r7, #12]
 8003fda:	681b      	ldr	r3, [r3, #0]
 8003fdc:	699a      	ldr	r2, [r3, #24]
 8003fde:	68fb      	ldr	r3, [r7, #12]
 8003fe0:	681b      	ldr	r3, [r3, #0]
 8003fe2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003fe6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8003fe8:	68fb      	ldr	r3, [r7, #12]
 8003fea:	681b      	ldr	r3, [r3, #0]
 8003fec:	6999      	ldr	r1, [r3, #24]
 8003fee:	68bb      	ldr	r3, [r7, #8]
 8003ff0:	691b      	ldr	r3, [r3, #16]
 8003ff2:	021a      	lsls	r2, r3, #8
 8003ff4:	68fb      	ldr	r3, [r7, #12]
 8003ff6:	681b      	ldr	r3, [r3, #0]
 8003ff8:	430a      	orrs	r2, r1
 8003ffa:	619a      	str	r2, [r3, #24]
      break;
 8003ffc:	e041      	b.n	8004082 <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8003ffe:	68fb      	ldr	r3, [r7, #12]
 8004000:	681b      	ldr	r3, [r3, #0]
 8004002:	68b9      	ldr	r1, [r7, #8]
 8004004:	4618      	mov	r0, r3
 8004006:	f000 fa53 	bl	80044b0 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800400a:	68fb      	ldr	r3, [r7, #12]
 800400c:	681b      	ldr	r3, [r3, #0]
 800400e:	69da      	ldr	r2, [r3, #28]
 8004010:	68fb      	ldr	r3, [r7, #12]
 8004012:	681b      	ldr	r3, [r3, #0]
 8004014:	f042 0208 	orr.w	r2, r2, #8
 8004018:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800401a:	68fb      	ldr	r3, [r7, #12]
 800401c:	681b      	ldr	r3, [r3, #0]
 800401e:	69da      	ldr	r2, [r3, #28]
 8004020:	68fb      	ldr	r3, [r7, #12]
 8004022:	681b      	ldr	r3, [r3, #0]
 8004024:	f022 0204 	bic.w	r2, r2, #4
 8004028:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800402a:	68fb      	ldr	r3, [r7, #12]
 800402c:	681b      	ldr	r3, [r3, #0]
 800402e:	69d9      	ldr	r1, [r3, #28]
 8004030:	68bb      	ldr	r3, [r7, #8]
 8004032:	691a      	ldr	r2, [r3, #16]
 8004034:	68fb      	ldr	r3, [r7, #12]
 8004036:	681b      	ldr	r3, [r3, #0]
 8004038:	430a      	orrs	r2, r1
 800403a:	61da      	str	r2, [r3, #28]
      break;
 800403c:	e021      	b.n	8004082 <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800403e:	68fb      	ldr	r3, [r7, #12]
 8004040:	681b      	ldr	r3, [r3, #0]
 8004042:	68b9      	ldr	r1, [r7, #8]
 8004044:	4618      	mov	r0, r3
 8004046:	f000 fa9d 	bl	8004584 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800404a:	68fb      	ldr	r3, [r7, #12]
 800404c:	681b      	ldr	r3, [r3, #0]
 800404e:	69da      	ldr	r2, [r3, #28]
 8004050:	68fb      	ldr	r3, [r7, #12]
 8004052:	681b      	ldr	r3, [r3, #0]
 8004054:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004058:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800405a:	68fb      	ldr	r3, [r7, #12]
 800405c:	681b      	ldr	r3, [r3, #0]
 800405e:	69da      	ldr	r2, [r3, #28]
 8004060:	68fb      	ldr	r3, [r7, #12]
 8004062:	681b      	ldr	r3, [r3, #0]
 8004064:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004068:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800406a:	68fb      	ldr	r3, [r7, #12]
 800406c:	681b      	ldr	r3, [r3, #0]
 800406e:	69d9      	ldr	r1, [r3, #28]
 8004070:	68bb      	ldr	r3, [r7, #8]
 8004072:	691b      	ldr	r3, [r3, #16]
 8004074:	021a      	lsls	r2, r3, #8
 8004076:	68fb      	ldr	r3, [r7, #12]
 8004078:	681b      	ldr	r3, [r3, #0]
 800407a:	430a      	orrs	r2, r1
 800407c:	61da      	str	r2, [r3, #28]
      break;
 800407e:	e000      	b.n	8004082 <HAL_TIM_PWM_ConfigChannel+0x16a>
    }

    default:
      break;
 8004080:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8004082:	68fb      	ldr	r3, [r7, #12]
 8004084:	2200      	movs	r2, #0
 8004086:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800408a:	2300      	movs	r3, #0
}
 800408c:	4618      	mov	r0, r3
 800408e:	3710      	adds	r7, #16
 8004090:	46bd      	mov	sp, r7
 8004092:	bd80      	pop	{r7, pc}

08004094 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004094:	b580      	push	{r7, lr}
 8004096:	b084      	sub	sp, #16
 8004098:	af00      	add	r7, sp, #0
 800409a:	6078      	str	r0, [r7, #4]
 800409c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80040a4:	2b01      	cmp	r3, #1
 80040a6:	d101      	bne.n	80040ac <HAL_TIM_ConfigClockSource+0x18>
 80040a8:	2302      	movs	r3, #2
 80040aa:	e0a6      	b.n	80041fa <HAL_TIM_ConfigClockSource+0x166>
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	2201      	movs	r2, #1
 80040b0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	2202      	movs	r2, #2
 80040b8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	681b      	ldr	r3, [r3, #0]
 80040c0:	689b      	ldr	r3, [r3, #8]
 80040c2:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80040c4:	68fb      	ldr	r3, [r7, #12]
 80040c6:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80040ca:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80040cc:	68fb      	ldr	r3, [r7, #12]
 80040ce:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80040d2:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	681b      	ldr	r3, [r3, #0]
 80040d8:	68fa      	ldr	r2, [r7, #12]
 80040da:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80040dc:	683b      	ldr	r3, [r7, #0]
 80040de:	681b      	ldr	r3, [r3, #0]
 80040e0:	2b40      	cmp	r3, #64	; 0x40
 80040e2:	d067      	beq.n	80041b4 <HAL_TIM_ConfigClockSource+0x120>
 80040e4:	2b40      	cmp	r3, #64	; 0x40
 80040e6:	d80b      	bhi.n	8004100 <HAL_TIM_ConfigClockSource+0x6c>
 80040e8:	2b10      	cmp	r3, #16
 80040ea:	d073      	beq.n	80041d4 <HAL_TIM_ConfigClockSource+0x140>
 80040ec:	2b10      	cmp	r3, #16
 80040ee:	d802      	bhi.n	80040f6 <HAL_TIM_ConfigClockSource+0x62>
 80040f0:	2b00      	cmp	r3, #0
 80040f2:	d06f      	beq.n	80041d4 <HAL_TIM_ConfigClockSource+0x140>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 80040f4:	e078      	b.n	80041e8 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 80040f6:	2b20      	cmp	r3, #32
 80040f8:	d06c      	beq.n	80041d4 <HAL_TIM_ConfigClockSource+0x140>
 80040fa:	2b30      	cmp	r3, #48	; 0x30
 80040fc:	d06a      	beq.n	80041d4 <HAL_TIM_ConfigClockSource+0x140>
      break;
 80040fe:	e073      	b.n	80041e8 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8004100:	2b70      	cmp	r3, #112	; 0x70
 8004102:	d00d      	beq.n	8004120 <HAL_TIM_ConfigClockSource+0x8c>
 8004104:	2b70      	cmp	r3, #112	; 0x70
 8004106:	d804      	bhi.n	8004112 <HAL_TIM_ConfigClockSource+0x7e>
 8004108:	2b50      	cmp	r3, #80	; 0x50
 800410a:	d033      	beq.n	8004174 <HAL_TIM_ConfigClockSource+0xe0>
 800410c:	2b60      	cmp	r3, #96	; 0x60
 800410e:	d041      	beq.n	8004194 <HAL_TIM_ConfigClockSource+0x100>
      break;
 8004110:	e06a      	b.n	80041e8 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8004112:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004116:	d066      	beq.n	80041e6 <HAL_TIM_ConfigClockSource+0x152>
 8004118:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800411c:	d017      	beq.n	800414e <HAL_TIM_ConfigClockSource+0xba>
      break;
 800411e:	e063      	b.n	80041e8 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	6818      	ldr	r0, [r3, #0]
 8004124:	683b      	ldr	r3, [r7, #0]
 8004126:	6899      	ldr	r1, [r3, #8]
 8004128:	683b      	ldr	r3, [r7, #0]
 800412a:	685a      	ldr	r2, [r3, #4]
 800412c:	683b      	ldr	r3, [r7, #0]
 800412e:	68db      	ldr	r3, [r3, #12]
 8004130:	f000 faed 	bl	800470e <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	681b      	ldr	r3, [r3, #0]
 8004138:	689b      	ldr	r3, [r3, #8]
 800413a:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800413c:	68fb      	ldr	r3, [r7, #12]
 800413e:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8004142:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	681b      	ldr	r3, [r3, #0]
 8004148:	68fa      	ldr	r2, [r7, #12]
 800414a:	609a      	str	r2, [r3, #8]
      break;
 800414c:	e04c      	b.n	80041e8 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	6818      	ldr	r0, [r3, #0]
 8004152:	683b      	ldr	r3, [r7, #0]
 8004154:	6899      	ldr	r1, [r3, #8]
 8004156:	683b      	ldr	r3, [r7, #0]
 8004158:	685a      	ldr	r2, [r3, #4]
 800415a:	683b      	ldr	r3, [r7, #0]
 800415c:	68db      	ldr	r3, [r3, #12]
 800415e:	f000 fad6 	bl	800470e <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	681b      	ldr	r3, [r3, #0]
 8004166:	689a      	ldr	r2, [r3, #8]
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	681b      	ldr	r3, [r3, #0]
 800416c:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004170:	609a      	str	r2, [r3, #8]
      break;
 8004172:	e039      	b.n	80041e8 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	6818      	ldr	r0, [r3, #0]
 8004178:	683b      	ldr	r3, [r7, #0]
 800417a:	6859      	ldr	r1, [r3, #4]
 800417c:	683b      	ldr	r3, [r7, #0]
 800417e:	68db      	ldr	r3, [r3, #12]
 8004180:	461a      	mov	r2, r3
 8004182:	f000 fa4d 	bl	8004620 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	681b      	ldr	r3, [r3, #0]
 800418a:	2150      	movs	r1, #80	; 0x50
 800418c:	4618      	mov	r0, r3
 800418e:	f000 faa4 	bl	80046da <TIM_ITRx_SetConfig>
      break;
 8004192:	e029      	b.n	80041e8 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	6818      	ldr	r0, [r3, #0]
 8004198:	683b      	ldr	r3, [r7, #0]
 800419a:	6859      	ldr	r1, [r3, #4]
 800419c:	683b      	ldr	r3, [r7, #0]
 800419e:	68db      	ldr	r3, [r3, #12]
 80041a0:	461a      	mov	r2, r3
 80041a2:	f000 fa6b 	bl	800467c <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	681b      	ldr	r3, [r3, #0]
 80041aa:	2160      	movs	r1, #96	; 0x60
 80041ac:	4618      	mov	r0, r3
 80041ae:	f000 fa94 	bl	80046da <TIM_ITRx_SetConfig>
      break;
 80041b2:	e019      	b.n	80041e8 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	6818      	ldr	r0, [r3, #0]
 80041b8:	683b      	ldr	r3, [r7, #0]
 80041ba:	6859      	ldr	r1, [r3, #4]
 80041bc:	683b      	ldr	r3, [r7, #0]
 80041be:	68db      	ldr	r3, [r3, #12]
 80041c0:	461a      	mov	r2, r3
 80041c2:	f000 fa2d 	bl	8004620 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	681b      	ldr	r3, [r3, #0]
 80041ca:	2140      	movs	r1, #64	; 0x40
 80041cc:	4618      	mov	r0, r3
 80041ce:	f000 fa84 	bl	80046da <TIM_ITRx_SetConfig>
      break;
 80041d2:	e009      	b.n	80041e8 <HAL_TIM_ConfigClockSource+0x154>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	681a      	ldr	r2, [r3, #0]
 80041d8:	683b      	ldr	r3, [r7, #0]
 80041da:	681b      	ldr	r3, [r3, #0]
 80041dc:	4619      	mov	r1, r3
 80041de:	4610      	mov	r0, r2
 80041e0:	f000 fa7b 	bl	80046da <TIM_ITRx_SetConfig>
        break;
 80041e4:	e000      	b.n	80041e8 <HAL_TIM_ConfigClockSource+0x154>
      break;
 80041e6:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	2201      	movs	r2, #1
 80041ec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	2200      	movs	r2, #0
 80041f4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80041f8:	2300      	movs	r3, #0
}
 80041fa:	4618      	mov	r0, r3
 80041fc:	3710      	adds	r7, #16
 80041fe:	46bd      	mov	sp, r7
 8004200:	bd80      	pop	{r7, pc}

08004202 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004202:	b480      	push	{r7}
 8004204:	b083      	sub	sp, #12
 8004206:	af00      	add	r7, sp, #0
 8004208:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800420a:	bf00      	nop
 800420c:	370c      	adds	r7, #12
 800420e:	46bd      	mov	sp, r7
 8004210:	bc80      	pop	{r7}
 8004212:	4770      	bx	lr

08004214 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004214:	b480      	push	{r7}
 8004216:	b083      	sub	sp, #12
 8004218:	af00      	add	r7, sp, #0
 800421a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800421c:	bf00      	nop
 800421e:	370c      	adds	r7, #12
 8004220:	46bd      	mov	sp, r7
 8004222:	bc80      	pop	{r7}
 8004224:	4770      	bx	lr

08004226 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004226:	b480      	push	{r7}
 8004228:	b083      	sub	sp, #12
 800422a:	af00      	add	r7, sp, #0
 800422c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800422e:	bf00      	nop
 8004230:	370c      	adds	r7, #12
 8004232:	46bd      	mov	sp, r7
 8004234:	bc80      	pop	{r7}
 8004236:	4770      	bx	lr

08004238 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004238:	b480      	push	{r7}
 800423a:	b083      	sub	sp, #12
 800423c:	af00      	add	r7, sp, #0
 800423e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004240:	bf00      	nop
 8004242:	370c      	adds	r7, #12
 8004244:	46bd      	mov	sp, r7
 8004246:	bc80      	pop	{r7}
 8004248:	4770      	bx	lr
	...

0800424c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800424c:	b480      	push	{r7}
 800424e:	b085      	sub	sp, #20
 8004250:	af00      	add	r7, sp, #0
 8004252:	6078      	str	r0, [r7, #4]
 8004254:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	681b      	ldr	r3, [r3, #0]
 800425a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	4a29      	ldr	r2, [pc, #164]	; (8004304 <TIM_Base_SetConfig+0xb8>)
 8004260:	4293      	cmp	r3, r2
 8004262:	d00b      	beq.n	800427c <TIM_Base_SetConfig+0x30>
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800426a:	d007      	beq.n	800427c <TIM_Base_SetConfig+0x30>
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	4a26      	ldr	r2, [pc, #152]	; (8004308 <TIM_Base_SetConfig+0xbc>)
 8004270:	4293      	cmp	r3, r2
 8004272:	d003      	beq.n	800427c <TIM_Base_SetConfig+0x30>
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	4a25      	ldr	r2, [pc, #148]	; (800430c <TIM_Base_SetConfig+0xc0>)
 8004278:	4293      	cmp	r3, r2
 800427a:	d108      	bne.n	800428e <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800427c:	68fb      	ldr	r3, [r7, #12]
 800427e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004282:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004284:	683b      	ldr	r3, [r7, #0]
 8004286:	685b      	ldr	r3, [r3, #4]
 8004288:	68fa      	ldr	r2, [r7, #12]
 800428a:	4313      	orrs	r3, r2
 800428c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	4a1c      	ldr	r2, [pc, #112]	; (8004304 <TIM_Base_SetConfig+0xb8>)
 8004292:	4293      	cmp	r3, r2
 8004294:	d00b      	beq.n	80042ae <TIM_Base_SetConfig+0x62>
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800429c:	d007      	beq.n	80042ae <TIM_Base_SetConfig+0x62>
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	4a19      	ldr	r2, [pc, #100]	; (8004308 <TIM_Base_SetConfig+0xbc>)
 80042a2:	4293      	cmp	r3, r2
 80042a4:	d003      	beq.n	80042ae <TIM_Base_SetConfig+0x62>
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	4a18      	ldr	r2, [pc, #96]	; (800430c <TIM_Base_SetConfig+0xc0>)
 80042aa:	4293      	cmp	r3, r2
 80042ac:	d108      	bne.n	80042c0 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80042ae:	68fb      	ldr	r3, [r7, #12]
 80042b0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80042b4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80042b6:	683b      	ldr	r3, [r7, #0]
 80042b8:	68db      	ldr	r3, [r3, #12]
 80042ba:	68fa      	ldr	r2, [r7, #12]
 80042bc:	4313      	orrs	r3, r2
 80042be:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80042c0:	68fb      	ldr	r3, [r7, #12]
 80042c2:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80042c6:	683b      	ldr	r3, [r7, #0]
 80042c8:	695b      	ldr	r3, [r3, #20]
 80042ca:	4313      	orrs	r3, r2
 80042cc:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	68fa      	ldr	r2, [r7, #12]
 80042d2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80042d4:	683b      	ldr	r3, [r7, #0]
 80042d6:	689a      	ldr	r2, [r3, #8]
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80042dc:	683b      	ldr	r3, [r7, #0]
 80042de:	681a      	ldr	r2, [r3, #0]
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	4a07      	ldr	r2, [pc, #28]	; (8004304 <TIM_Base_SetConfig+0xb8>)
 80042e8:	4293      	cmp	r3, r2
 80042ea:	d103      	bne.n	80042f4 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80042ec:	683b      	ldr	r3, [r7, #0]
 80042ee:	691a      	ldr	r2, [r3, #16]
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	2201      	movs	r2, #1
 80042f8:	615a      	str	r2, [r3, #20]
}
 80042fa:	bf00      	nop
 80042fc:	3714      	adds	r7, #20
 80042fe:	46bd      	mov	sp, r7
 8004300:	bc80      	pop	{r7}
 8004302:	4770      	bx	lr
 8004304:	40012c00 	.word	0x40012c00
 8004308:	40000400 	.word	0x40000400
 800430c:	40000800 	.word	0x40000800

08004310 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004310:	b480      	push	{r7}
 8004312:	b087      	sub	sp, #28
 8004314:	af00      	add	r7, sp, #0
 8004316:	6078      	str	r0, [r7, #4]
 8004318:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	6a1b      	ldr	r3, [r3, #32]
 800431e:	f023 0201 	bic.w	r2, r3, #1
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	6a1b      	ldr	r3, [r3, #32]
 800432a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	685b      	ldr	r3, [r3, #4]
 8004330:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004332:	687b      	ldr	r3, [r7, #4]
 8004334:	699b      	ldr	r3, [r3, #24]
 8004336:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8004338:	68fb      	ldr	r3, [r7, #12]
 800433a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800433e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8004340:	68fb      	ldr	r3, [r7, #12]
 8004342:	f023 0303 	bic.w	r3, r3, #3
 8004346:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004348:	683b      	ldr	r3, [r7, #0]
 800434a:	681b      	ldr	r3, [r3, #0]
 800434c:	68fa      	ldr	r2, [r7, #12]
 800434e:	4313      	orrs	r3, r2
 8004350:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8004352:	697b      	ldr	r3, [r7, #20]
 8004354:	f023 0302 	bic.w	r3, r3, #2
 8004358:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800435a:	683b      	ldr	r3, [r7, #0]
 800435c:	689b      	ldr	r3, [r3, #8]
 800435e:	697a      	ldr	r2, [r7, #20]
 8004360:	4313      	orrs	r3, r2
 8004362:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	4a1c      	ldr	r2, [pc, #112]	; (80043d8 <TIM_OC1_SetConfig+0xc8>)
 8004368:	4293      	cmp	r3, r2
 800436a:	d10c      	bne.n	8004386 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800436c:	697b      	ldr	r3, [r7, #20]
 800436e:	f023 0308 	bic.w	r3, r3, #8
 8004372:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8004374:	683b      	ldr	r3, [r7, #0]
 8004376:	68db      	ldr	r3, [r3, #12]
 8004378:	697a      	ldr	r2, [r7, #20]
 800437a:	4313      	orrs	r3, r2
 800437c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800437e:	697b      	ldr	r3, [r7, #20]
 8004380:	f023 0304 	bic.w	r3, r3, #4
 8004384:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	4a13      	ldr	r2, [pc, #76]	; (80043d8 <TIM_OC1_SetConfig+0xc8>)
 800438a:	4293      	cmp	r3, r2
 800438c:	d111      	bne.n	80043b2 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800438e:	693b      	ldr	r3, [r7, #16]
 8004390:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004394:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8004396:	693b      	ldr	r3, [r7, #16]
 8004398:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800439c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800439e:	683b      	ldr	r3, [r7, #0]
 80043a0:	695b      	ldr	r3, [r3, #20]
 80043a2:	693a      	ldr	r2, [r7, #16]
 80043a4:	4313      	orrs	r3, r2
 80043a6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80043a8:	683b      	ldr	r3, [r7, #0]
 80043aa:	699b      	ldr	r3, [r3, #24]
 80043ac:	693a      	ldr	r2, [r7, #16]
 80043ae:	4313      	orrs	r3, r2
 80043b0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	693a      	ldr	r2, [r7, #16]
 80043b6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	68fa      	ldr	r2, [r7, #12]
 80043bc:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80043be:	683b      	ldr	r3, [r7, #0]
 80043c0:	685a      	ldr	r2, [r3, #4]
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	697a      	ldr	r2, [r7, #20]
 80043ca:	621a      	str	r2, [r3, #32]
}
 80043cc:	bf00      	nop
 80043ce:	371c      	adds	r7, #28
 80043d0:	46bd      	mov	sp, r7
 80043d2:	bc80      	pop	{r7}
 80043d4:	4770      	bx	lr
 80043d6:	bf00      	nop
 80043d8:	40012c00 	.word	0x40012c00

080043dc <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80043dc:	b480      	push	{r7}
 80043de:	b087      	sub	sp, #28
 80043e0:	af00      	add	r7, sp, #0
 80043e2:	6078      	str	r0, [r7, #4]
 80043e4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	6a1b      	ldr	r3, [r3, #32]
 80043ea:	f023 0210 	bic.w	r2, r3, #16
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	6a1b      	ldr	r3, [r3, #32]
 80043f6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	685b      	ldr	r3, [r3, #4]
 80043fc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	699b      	ldr	r3, [r3, #24]
 8004402:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8004404:	68fb      	ldr	r3, [r7, #12]
 8004406:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800440a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800440c:	68fb      	ldr	r3, [r7, #12]
 800440e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004412:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004414:	683b      	ldr	r3, [r7, #0]
 8004416:	681b      	ldr	r3, [r3, #0]
 8004418:	021b      	lsls	r3, r3, #8
 800441a:	68fa      	ldr	r2, [r7, #12]
 800441c:	4313      	orrs	r3, r2
 800441e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8004420:	697b      	ldr	r3, [r7, #20]
 8004422:	f023 0320 	bic.w	r3, r3, #32
 8004426:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004428:	683b      	ldr	r3, [r7, #0]
 800442a:	689b      	ldr	r3, [r3, #8]
 800442c:	011b      	lsls	r3, r3, #4
 800442e:	697a      	ldr	r2, [r7, #20]
 8004430:	4313      	orrs	r3, r2
 8004432:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	4a1d      	ldr	r2, [pc, #116]	; (80044ac <TIM_OC2_SetConfig+0xd0>)
 8004438:	4293      	cmp	r3, r2
 800443a:	d10d      	bne.n	8004458 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800443c:	697b      	ldr	r3, [r7, #20]
 800443e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004442:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004444:	683b      	ldr	r3, [r7, #0]
 8004446:	68db      	ldr	r3, [r3, #12]
 8004448:	011b      	lsls	r3, r3, #4
 800444a:	697a      	ldr	r2, [r7, #20]
 800444c:	4313      	orrs	r3, r2
 800444e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8004450:	697b      	ldr	r3, [r7, #20]
 8004452:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004456:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	4a14      	ldr	r2, [pc, #80]	; (80044ac <TIM_OC2_SetConfig+0xd0>)
 800445c:	4293      	cmp	r3, r2
 800445e:	d113      	bne.n	8004488 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8004460:	693b      	ldr	r3, [r7, #16]
 8004462:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004466:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8004468:	693b      	ldr	r3, [r7, #16]
 800446a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800446e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8004470:	683b      	ldr	r3, [r7, #0]
 8004472:	695b      	ldr	r3, [r3, #20]
 8004474:	009b      	lsls	r3, r3, #2
 8004476:	693a      	ldr	r2, [r7, #16]
 8004478:	4313      	orrs	r3, r2
 800447a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800447c:	683b      	ldr	r3, [r7, #0]
 800447e:	699b      	ldr	r3, [r3, #24]
 8004480:	009b      	lsls	r3, r3, #2
 8004482:	693a      	ldr	r2, [r7, #16]
 8004484:	4313      	orrs	r3, r2
 8004486:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	693a      	ldr	r2, [r7, #16]
 800448c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	68fa      	ldr	r2, [r7, #12]
 8004492:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8004494:	683b      	ldr	r3, [r7, #0]
 8004496:	685a      	ldr	r2, [r3, #4]
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	697a      	ldr	r2, [r7, #20]
 80044a0:	621a      	str	r2, [r3, #32]
}
 80044a2:	bf00      	nop
 80044a4:	371c      	adds	r7, #28
 80044a6:	46bd      	mov	sp, r7
 80044a8:	bc80      	pop	{r7}
 80044aa:	4770      	bx	lr
 80044ac:	40012c00 	.word	0x40012c00

080044b0 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80044b0:	b480      	push	{r7}
 80044b2:	b087      	sub	sp, #28
 80044b4:	af00      	add	r7, sp, #0
 80044b6:	6078      	str	r0, [r7, #4]
 80044b8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	6a1b      	ldr	r3, [r3, #32]
 80044be:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	6a1b      	ldr	r3, [r3, #32]
 80044ca:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	685b      	ldr	r3, [r3, #4]
 80044d0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	69db      	ldr	r3, [r3, #28]
 80044d6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80044d8:	68fb      	ldr	r3, [r7, #12]
 80044da:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80044de:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80044e0:	68fb      	ldr	r3, [r7, #12]
 80044e2:	f023 0303 	bic.w	r3, r3, #3
 80044e6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80044e8:	683b      	ldr	r3, [r7, #0]
 80044ea:	681b      	ldr	r3, [r3, #0]
 80044ec:	68fa      	ldr	r2, [r7, #12]
 80044ee:	4313      	orrs	r3, r2
 80044f0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80044f2:	697b      	ldr	r3, [r7, #20]
 80044f4:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80044f8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80044fa:	683b      	ldr	r3, [r7, #0]
 80044fc:	689b      	ldr	r3, [r3, #8]
 80044fe:	021b      	lsls	r3, r3, #8
 8004500:	697a      	ldr	r2, [r7, #20]
 8004502:	4313      	orrs	r3, r2
 8004504:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	4a1d      	ldr	r2, [pc, #116]	; (8004580 <TIM_OC3_SetConfig+0xd0>)
 800450a:	4293      	cmp	r3, r2
 800450c:	d10d      	bne.n	800452a <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800450e:	697b      	ldr	r3, [r7, #20]
 8004510:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004514:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8004516:	683b      	ldr	r3, [r7, #0]
 8004518:	68db      	ldr	r3, [r3, #12]
 800451a:	021b      	lsls	r3, r3, #8
 800451c:	697a      	ldr	r2, [r7, #20]
 800451e:	4313      	orrs	r3, r2
 8004520:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8004522:	697b      	ldr	r3, [r7, #20]
 8004524:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004528:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	4a14      	ldr	r2, [pc, #80]	; (8004580 <TIM_OC3_SetConfig+0xd0>)
 800452e:	4293      	cmp	r3, r2
 8004530:	d113      	bne.n	800455a <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8004532:	693b      	ldr	r3, [r7, #16]
 8004534:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8004538:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800453a:	693b      	ldr	r3, [r7, #16]
 800453c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004540:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8004542:	683b      	ldr	r3, [r7, #0]
 8004544:	695b      	ldr	r3, [r3, #20]
 8004546:	011b      	lsls	r3, r3, #4
 8004548:	693a      	ldr	r2, [r7, #16]
 800454a:	4313      	orrs	r3, r2
 800454c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800454e:	683b      	ldr	r3, [r7, #0]
 8004550:	699b      	ldr	r3, [r3, #24]
 8004552:	011b      	lsls	r3, r3, #4
 8004554:	693a      	ldr	r2, [r7, #16]
 8004556:	4313      	orrs	r3, r2
 8004558:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	693a      	ldr	r2, [r7, #16]
 800455e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	68fa      	ldr	r2, [r7, #12]
 8004564:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8004566:	683b      	ldr	r3, [r7, #0]
 8004568:	685a      	ldr	r2, [r3, #4]
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	697a      	ldr	r2, [r7, #20]
 8004572:	621a      	str	r2, [r3, #32]
}
 8004574:	bf00      	nop
 8004576:	371c      	adds	r7, #28
 8004578:	46bd      	mov	sp, r7
 800457a:	bc80      	pop	{r7}
 800457c:	4770      	bx	lr
 800457e:	bf00      	nop
 8004580:	40012c00 	.word	0x40012c00

08004584 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004584:	b480      	push	{r7}
 8004586:	b087      	sub	sp, #28
 8004588:	af00      	add	r7, sp, #0
 800458a:	6078      	str	r0, [r7, #4]
 800458c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	6a1b      	ldr	r3, [r3, #32]
 8004592:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	6a1b      	ldr	r3, [r3, #32]
 800459e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	685b      	ldr	r3, [r3, #4]
 80045a4:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	69db      	ldr	r3, [r3, #28]
 80045aa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80045ac:	68fb      	ldr	r3, [r7, #12]
 80045ae:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80045b2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80045b4:	68fb      	ldr	r3, [r7, #12]
 80045b6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80045ba:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80045bc:	683b      	ldr	r3, [r7, #0]
 80045be:	681b      	ldr	r3, [r3, #0]
 80045c0:	021b      	lsls	r3, r3, #8
 80045c2:	68fa      	ldr	r2, [r7, #12]
 80045c4:	4313      	orrs	r3, r2
 80045c6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80045c8:	693b      	ldr	r3, [r7, #16]
 80045ca:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80045ce:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80045d0:	683b      	ldr	r3, [r7, #0]
 80045d2:	689b      	ldr	r3, [r3, #8]
 80045d4:	031b      	lsls	r3, r3, #12
 80045d6:	693a      	ldr	r2, [r7, #16]
 80045d8:	4313      	orrs	r3, r2
 80045da:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	4a0f      	ldr	r2, [pc, #60]	; (800461c <TIM_OC4_SetConfig+0x98>)
 80045e0:	4293      	cmp	r3, r2
 80045e2:	d109      	bne.n	80045f8 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80045e4:	697b      	ldr	r3, [r7, #20]
 80045e6:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80045ea:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80045ec:	683b      	ldr	r3, [r7, #0]
 80045ee:	695b      	ldr	r3, [r3, #20]
 80045f0:	019b      	lsls	r3, r3, #6
 80045f2:	697a      	ldr	r2, [r7, #20]
 80045f4:	4313      	orrs	r3, r2
 80045f6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	697a      	ldr	r2, [r7, #20]
 80045fc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	68fa      	ldr	r2, [r7, #12]
 8004602:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004604:	683b      	ldr	r3, [r7, #0]
 8004606:	685a      	ldr	r2, [r3, #4]
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	693a      	ldr	r2, [r7, #16]
 8004610:	621a      	str	r2, [r3, #32]
}
 8004612:	bf00      	nop
 8004614:	371c      	adds	r7, #28
 8004616:	46bd      	mov	sp, r7
 8004618:	bc80      	pop	{r7}
 800461a:	4770      	bx	lr
 800461c:	40012c00 	.word	0x40012c00

08004620 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004620:	b480      	push	{r7}
 8004622:	b087      	sub	sp, #28
 8004624:	af00      	add	r7, sp, #0
 8004626:	60f8      	str	r0, [r7, #12]
 8004628:	60b9      	str	r1, [r7, #8]
 800462a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800462c:	68fb      	ldr	r3, [r7, #12]
 800462e:	6a1b      	ldr	r3, [r3, #32]
 8004630:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004632:	68fb      	ldr	r3, [r7, #12]
 8004634:	6a1b      	ldr	r3, [r3, #32]
 8004636:	f023 0201 	bic.w	r2, r3, #1
 800463a:	68fb      	ldr	r3, [r7, #12]
 800463c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800463e:	68fb      	ldr	r3, [r7, #12]
 8004640:	699b      	ldr	r3, [r3, #24]
 8004642:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004644:	693b      	ldr	r3, [r7, #16]
 8004646:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800464a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	011b      	lsls	r3, r3, #4
 8004650:	693a      	ldr	r2, [r7, #16]
 8004652:	4313      	orrs	r3, r2
 8004654:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004656:	697b      	ldr	r3, [r7, #20]
 8004658:	f023 030a 	bic.w	r3, r3, #10
 800465c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800465e:	697a      	ldr	r2, [r7, #20]
 8004660:	68bb      	ldr	r3, [r7, #8]
 8004662:	4313      	orrs	r3, r2
 8004664:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004666:	68fb      	ldr	r3, [r7, #12]
 8004668:	693a      	ldr	r2, [r7, #16]
 800466a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800466c:	68fb      	ldr	r3, [r7, #12]
 800466e:	697a      	ldr	r2, [r7, #20]
 8004670:	621a      	str	r2, [r3, #32]
}
 8004672:	bf00      	nop
 8004674:	371c      	adds	r7, #28
 8004676:	46bd      	mov	sp, r7
 8004678:	bc80      	pop	{r7}
 800467a:	4770      	bx	lr

0800467c <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800467c:	b480      	push	{r7}
 800467e:	b087      	sub	sp, #28
 8004680:	af00      	add	r7, sp, #0
 8004682:	60f8      	str	r0, [r7, #12]
 8004684:	60b9      	str	r1, [r7, #8]
 8004686:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004688:	68fb      	ldr	r3, [r7, #12]
 800468a:	6a1b      	ldr	r3, [r3, #32]
 800468c:	f023 0210 	bic.w	r2, r3, #16
 8004690:	68fb      	ldr	r3, [r7, #12]
 8004692:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004694:	68fb      	ldr	r3, [r7, #12]
 8004696:	699b      	ldr	r3, [r3, #24]
 8004698:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800469a:	68fb      	ldr	r3, [r7, #12]
 800469c:	6a1b      	ldr	r3, [r3, #32]
 800469e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80046a0:	697b      	ldr	r3, [r7, #20]
 80046a2:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80046a6:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	031b      	lsls	r3, r3, #12
 80046ac:	697a      	ldr	r2, [r7, #20]
 80046ae:	4313      	orrs	r3, r2
 80046b0:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80046b2:	693b      	ldr	r3, [r7, #16]
 80046b4:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80046b8:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80046ba:	68bb      	ldr	r3, [r7, #8]
 80046bc:	011b      	lsls	r3, r3, #4
 80046be:	693a      	ldr	r2, [r7, #16]
 80046c0:	4313      	orrs	r3, r2
 80046c2:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80046c4:	68fb      	ldr	r3, [r7, #12]
 80046c6:	697a      	ldr	r2, [r7, #20]
 80046c8:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80046ca:	68fb      	ldr	r3, [r7, #12]
 80046cc:	693a      	ldr	r2, [r7, #16]
 80046ce:	621a      	str	r2, [r3, #32]
}
 80046d0:	bf00      	nop
 80046d2:	371c      	adds	r7, #28
 80046d4:	46bd      	mov	sp, r7
 80046d6:	bc80      	pop	{r7}
 80046d8:	4770      	bx	lr

080046da <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80046da:	b480      	push	{r7}
 80046dc:	b085      	sub	sp, #20
 80046de:	af00      	add	r7, sp, #0
 80046e0:	6078      	str	r0, [r7, #4]
 80046e2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	689b      	ldr	r3, [r3, #8]
 80046e8:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80046ea:	68fb      	ldr	r3, [r7, #12]
 80046ec:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80046f0:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80046f2:	683a      	ldr	r2, [r7, #0]
 80046f4:	68fb      	ldr	r3, [r7, #12]
 80046f6:	4313      	orrs	r3, r2
 80046f8:	f043 0307 	orr.w	r3, r3, #7
 80046fc:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	68fa      	ldr	r2, [r7, #12]
 8004702:	609a      	str	r2, [r3, #8]
}
 8004704:	bf00      	nop
 8004706:	3714      	adds	r7, #20
 8004708:	46bd      	mov	sp, r7
 800470a:	bc80      	pop	{r7}
 800470c:	4770      	bx	lr

0800470e <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800470e:	b480      	push	{r7}
 8004710:	b087      	sub	sp, #28
 8004712:	af00      	add	r7, sp, #0
 8004714:	60f8      	str	r0, [r7, #12]
 8004716:	60b9      	str	r1, [r7, #8]
 8004718:	607a      	str	r2, [r7, #4]
 800471a:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800471c:	68fb      	ldr	r3, [r7, #12]
 800471e:	689b      	ldr	r3, [r3, #8]
 8004720:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004722:	697b      	ldr	r3, [r7, #20]
 8004724:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004728:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800472a:	683b      	ldr	r3, [r7, #0]
 800472c:	021a      	lsls	r2, r3, #8
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	431a      	orrs	r2, r3
 8004732:	68bb      	ldr	r3, [r7, #8]
 8004734:	4313      	orrs	r3, r2
 8004736:	697a      	ldr	r2, [r7, #20]
 8004738:	4313      	orrs	r3, r2
 800473a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800473c:	68fb      	ldr	r3, [r7, #12]
 800473e:	697a      	ldr	r2, [r7, #20]
 8004740:	609a      	str	r2, [r3, #8]
}
 8004742:	bf00      	nop
 8004744:	371c      	adds	r7, #28
 8004746:	46bd      	mov	sp, r7
 8004748:	bc80      	pop	{r7}
 800474a:	4770      	bx	lr

0800474c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800474c:	b480      	push	{r7}
 800474e:	b087      	sub	sp, #28
 8004750:	af00      	add	r7, sp, #0
 8004752:	60f8      	str	r0, [r7, #12]
 8004754:	60b9      	str	r1, [r7, #8]
 8004756:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8004758:	68bb      	ldr	r3, [r7, #8]
 800475a:	f003 031f 	and.w	r3, r3, #31
 800475e:	2201      	movs	r2, #1
 8004760:	fa02 f303 	lsl.w	r3, r2, r3
 8004764:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8004766:	68fb      	ldr	r3, [r7, #12]
 8004768:	6a1a      	ldr	r2, [r3, #32]
 800476a:	697b      	ldr	r3, [r7, #20]
 800476c:	43db      	mvns	r3, r3
 800476e:	401a      	ands	r2, r3
 8004770:	68fb      	ldr	r3, [r7, #12]
 8004772:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8004774:	68fb      	ldr	r3, [r7, #12]
 8004776:	6a1a      	ldr	r2, [r3, #32]
 8004778:	68bb      	ldr	r3, [r7, #8]
 800477a:	f003 031f 	and.w	r3, r3, #31
 800477e:	6879      	ldr	r1, [r7, #4]
 8004780:	fa01 f303 	lsl.w	r3, r1, r3
 8004784:	431a      	orrs	r2, r3
 8004786:	68fb      	ldr	r3, [r7, #12]
 8004788:	621a      	str	r2, [r3, #32]
}
 800478a:	bf00      	nop
 800478c:	371c      	adds	r7, #28
 800478e:	46bd      	mov	sp, r7
 8004790:	bc80      	pop	{r7}
 8004792:	4770      	bx	lr

08004794 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004794:	b480      	push	{r7}
 8004796:	b085      	sub	sp, #20
 8004798:	af00      	add	r7, sp, #0
 800479a:	6078      	str	r0, [r7, #4]
 800479c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80047a4:	2b01      	cmp	r3, #1
 80047a6:	d101      	bne.n	80047ac <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80047a8:	2302      	movs	r3, #2
 80047aa:	e046      	b.n	800483a <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	2201      	movs	r2, #1
 80047b0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	2202      	movs	r2, #2
 80047b8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	681b      	ldr	r3, [r3, #0]
 80047c0:	685b      	ldr	r3, [r3, #4]
 80047c2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	681b      	ldr	r3, [r3, #0]
 80047c8:	689b      	ldr	r3, [r3, #8]
 80047ca:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80047cc:	68fb      	ldr	r3, [r7, #12]
 80047ce:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80047d2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80047d4:	683b      	ldr	r3, [r7, #0]
 80047d6:	681b      	ldr	r3, [r3, #0]
 80047d8:	68fa      	ldr	r2, [r7, #12]
 80047da:	4313      	orrs	r3, r2
 80047dc:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	681b      	ldr	r3, [r3, #0]
 80047e2:	68fa      	ldr	r2, [r7, #12]
 80047e4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	681b      	ldr	r3, [r3, #0]
 80047ea:	4a16      	ldr	r2, [pc, #88]	; (8004844 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 80047ec:	4293      	cmp	r3, r2
 80047ee:	d00e      	beq.n	800480e <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	681b      	ldr	r3, [r3, #0]
 80047f4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80047f8:	d009      	beq.n	800480e <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	681b      	ldr	r3, [r3, #0]
 80047fe:	4a12      	ldr	r2, [pc, #72]	; (8004848 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8004800:	4293      	cmp	r3, r2
 8004802:	d004      	beq.n	800480e <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	681b      	ldr	r3, [r3, #0]
 8004808:	4a10      	ldr	r2, [pc, #64]	; (800484c <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 800480a:	4293      	cmp	r3, r2
 800480c:	d10c      	bne.n	8004828 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800480e:	68bb      	ldr	r3, [r7, #8]
 8004810:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004814:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004816:	683b      	ldr	r3, [r7, #0]
 8004818:	685b      	ldr	r3, [r3, #4]
 800481a:	68ba      	ldr	r2, [r7, #8]
 800481c:	4313      	orrs	r3, r2
 800481e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	681b      	ldr	r3, [r3, #0]
 8004824:	68ba      	ldr	r2, [r7, #8]
 8004826:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	2201      	movs	r2, #1
 800482c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	2200      	movs	r2, #0
 8004834:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004838:	2300      	movs	r3, #0
}
 800483a:	4618      	mov	r0, r3
 800483c:	3714      	adds	r7, #20
 800483e:	46bd      	mov	sp, r7
 8004840:	bc80      	pop	{r7}
 8004842:	4770      	bx	lr
 8004844:	40012c00 	.word	0x40012c00
 8004848:	40000400 	.word	0x40000400
 800484c:	40000800 	.word	0x40000800

08004850 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8004850:	b480      	push	{r7}
 8004852:	b085      	sub	sp, #20
 8004854:	af00      	add	r7, sp, #0
 8004856:	6078      	str	r0, [r7, #4]
 8004858:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800485a:	2300      	movs	r3, #0
 800485c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004864:	2b01      	cmp	r3, #1
 8004866:	d101      	bne.n	800486c <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8004868:	2302      	movs	r3, #2
 800486a:	e03d      	b.n	80048e8 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	2201      	movs	r2, #1
 8004870:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8004874:	68fb      	ldr	r3, [r7, #12]
 8004876:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 800487a:	683b      	ldr	r3, [r7, #0]
 800487c:	68db      	ldr	r3, [r3, #12]
 800487e:	4313      	orrs	r3, r2
 8004880:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8004882:	68fb      	ldr	r3, [r7, #12]
 8004884:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004888:	683b      	ldr	r3, [r7, #0]
 800488a:	689b      	ldr	r3, [r3, #8]
 800488c:	4313      	orrs	r3, r2
 800488e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8004890:	68fb      	ldr	r3, [r7, #12]
 8004892:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8004896:	683b      	ldr	r3, [r7, #0]
 8004898:	685b      	ldr	r3, [r3, #4]
 800489a:	4313      	orrs	r3, r2
 800489c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800489e:	68fb      	ldr	r3, [r7, #12]
 80048a0:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 80048a4:	683b      	ldr	r3, [r7, #0]
 80048a6:	681b      	ldr	r3, [r3, #0]
 80048a8:	4313      	orrs	r3, r2
 80048aa:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 80048ac:	68fb      	ldr	r3, [r7, #12]
 80048ae:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80048b2:	683b      	ldr	r3, [r7, #0]
 80048b4:	691b      	ldr	r3, [r3, #16]
 80048b6:	4313      	orrs	r3, r2
 80048b8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80048ba:	68fb      	ldr	r3, [r7, #12]
 80048bc:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 80048c0:	683b      	ldr	r3, [r7, #0]
 80048c2:	695b      	ldr	r3, [r3, #20]
 80048c4:	4313      	orrs	r3, r2
 80048c6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80048c8:	68fb      	ldr	r3, [r7, #12]
 80048ca:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 80048ce:	683b      	ldr	r3, [r7, #0]
 80048d0:	69db      	ldr	r3, [r3, #28]
 80048d2:	4313      	orrs	r3, r2
 80048d4:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	681b      	ldr	r3, [r3, #0]
 80048da:	68fa      	ldr	r2, [r7, #12]
 80048dc:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	2200      	movs	r2, #0
 80048e2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80048e6:	2300      	movs	r3, #0
}
 80048e8:	4618      	mov	r0, r3
 80048ea:	3714      	adds	r7, #20
 80048ec:	46bd      	mov	sp, r7
 80048ee:	bc80      	pop	{r7}
 80048f0:	4770      	bx	lr

080048f2 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80048f2:	b480      	push	{r7}
 80048f4:	b083      	sub	sp, #12
 80048f6:	af00      	add	r7, sp, #0
 80048f8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80048fa:	bf00      	nop
 80048fc:	370c      	adds	r7, #12
 80048fe:	46bd      	mov	sp, r7
 8004900:	bc80      	pop	{r7}
 8004902:	4770      	bx	lr

08004904 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004904:	b480      	push	{r7}
 8004906:	b083      	sub	sp, #12
 8004908:	af00      	add	r7, sp, #0
 800490a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800490c:	bf00      	nop
 800490e:	370c      	adds	r7, #12
 8004910:	46bd      	mov	sp, r7
 8004912:	bc80      	pop	{r7}
 8004914:	4770      	bx	lr
	...

08004918 <__errno>:
 8004918:	4b01      	ldr	r3, [pc, #4]	; (8004920 <__errno+0x8>)
 800491a:	6818      	ldr	r0, [r3, #0]
 800491c:	4770      	bx	lr
 800491e:	bf00      	nop
 8004920:	20000038 	.word	0x20000038

08004924 <__libc_init_array>:
 8004924:	b570      	push	{r4, r5, r6, lr}
 8004926:	2500      	movs	r5, #0
 8004928:	4e0c      	ldr	r6, [pc, #48]	; (800495c <__libc_init_array+0x38>)
 800492a:	4c0d      	ldr	r4, [pc, #52]	; (8004960 <__libc_init_array+0x3c>)
 800492c:	1ba4      	subs	r4, r4, r6
 800492e:	10a4      	asrs	r4, r4, #2
 8004930:	42a5      	cmp	r5, r4
 8004932:	d109      	bne.n	8004948 <__libc_init_array+0x24>
 8004934:	f002 f964 	bl	8006c00 <_init>
 8004938:	2500      	movs	r5, #0
 800493a:	4e0a      	ldr	r6, [pc, #40]	; (8004964 <__libc_init_array+0x40>)
 800493c:	4c0a      	ldr	r4, [pc, #40]	; (8004968 <__libc_init_array+0x44>)
 800493e:	1ba4      	subs	r4, r4, r6
 8004940:	10a4      	asrs	r4, r4, #2
 8004942:	42a5      	cmp	r5, r4
 8004944:	d105      	bne.n	8004952 <__libc_init_array+0x2e>
 8004946:	bd70      	pop	{r4, r5, r6, pc}
 8004948:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800494c:	4798      	blx	r3
 800494e:	3501      	adds	r5, #1
 8004950:	e7ee      	b.n	8004930 <__libc_init_array+0xc>
 8004952:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8004956:	4798      	blx	r3
 8004958:	3501      	adds	r5, #1
 800495a:	e7f2      	b.n	8004942 <__libc_init_array+0x1e>
 800495c:	08007010 	.word	0x08007010
 8004960:	08007010 	.word	0x08007010
 8004964:	08007010 	.word	0x08007010
 8004968:	08007014 	.word	0x08007014

0800496c <memset>:
 800496c:	4603      	mov	r3, r0
 800496e:	4402      	add	r2, r0
 8004970:	4293      	cmp	r3, r2
 8004972:	d100      	bne.n	8004976 <memset+0xa>
 8004974:	4770      	bx	lr
 8004976:	f803 1b01 	strb.w	r1, [r3], #1
 800497a:	e7f9      	b.n	8004970 <memset+0x4>

0800497c <__cvt>:
 800497c:	2b00      	cmp	r3, #0
 800497e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004982:	461e      	mov	r6, r3
 8004984:	bfbb      	ittet	lt
 8004986:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
 800498a:	461e      	movlt	r6, r3
 800498c:	2300      	movge	r3, #0
 800498e:	232d      	movlt	r3, #45	; 0x2d
 8004990:	b088      	sub	sp, #32
 8004992:	9f14      	ldr	r7, [sp, #80]	; 0x50
 8004994:	e9dd 1a12 	ldrd	r1, sl, [sp, #72]	; 0x48
 8004998:	f027 0720 	bic.w	r7, r7, #32
 800499c:	2f46      	cmp	r7, #70	; 0x46
 800499e:	4614      	mov	r4, r2
 80049a0:	9d10      	ldr	r5, [sp, #64]	; 0x40
 80049a2:	700b      	strb	r3, [r1, #0]
 80049a4:	d004      	beq.n	80049b0 <__cvt+0x34>
 80049a6:	2f45      	cmp	r7, #69	; 0x45
 80049a8:	d100      	bne.n	80049ac <__cvt+0x30>
 80049aa:	3501      	adds	r5, #1
 80049ac:	2302      	movs	r3, #2
 80049ae:	e000      	b.n	80049b2 <__cvt+0x36>
 80049b0:	2303      	movs	r3, #3
 80049b2:	aa07      	add	r2, sp, #28
 80049b4:	9204      	str	r2, [sp, #16]
 80049b6:	aa06      	add	r2, sp, #24
 80049b8:	e9cd a202 	strd	sl, r2, [sp, #8]
 80049bc:	e9cd 3500 	strd	r3, r5, [sp]
 80049c0:	4622      	mov	r2, r4
 80049c2:	4633      	mov	r3, r6
 80049c4:	f000 fccc 	bl	8005360 <_dtoa_r>
 80049c8:	2f47      	cmp	r7, #71	; 0x47
 80049ca:	4680      	mov	r8, r0
 80049cc:	d102      	bne.n	80049d4 <__cvt+0x58>
 80049ce:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80049d0:	07db      	lsls	r3, r3, #31
 80049d2:	d526      	bpl.n	8004a22 <__cvt+0xa6>
 80049d4:	2f46      	cmp	r7, #70	; 0x46
 80049d6:	eb08 0905 	add.w	r9, r8, r5
 80049da:	d111      	bne.n	8004a00 <__cvt+0x84>
 80049dc:	f898 3000 	ldrb.w	r3, [r8]
 80049e0:	2b30      	cmp	r3, #48	; 0x30
 80049e2:	d10a      	bne.n	80049fa <__cvt+0x7e>
 80049e4:	2200      	movs	r2, #0
 80049e6:	2300      	movs	r3, #0
 80049e8:	4620      	mov	r0, r4
 80049ea:	4631      	mov	r1, r6
 80049ec:	f7fb ffdc 	bl	80009a8 <__aeabi_dcmpeq>
 80049f0:	b918      	cbnz	r0, 80049fa <__cvt+0x7e>
 80049f2:	f1c5 0501 	rsb	r5, r5, #1
 80049f6:	f8ca 5000 	str.w	r5, [sl]
 80049fa:	f8da 3000 	ldr.w	r3, [sl]
 80049fe:	4499      	add	r9, r3
 8004a00:	2200      	movs	r2, #0
 8004a02:	2300      	movs	r3, #0
 8004a04:	4620      	mov	r0, r4
 8004a06:	4631      	mov	r1, r6
 8004a08:	f7fb ffce 	bl	80009a8 <__aeabi_dcmpeq>
 8004a0c:	b938      	cbnz	r0, 8004a1e <__cvt+0xa2>
 8004a0e:	2230      	movs	r2, #48	; 0x30
 8004a10:	9b07      	ldr	r3, [sp, #28]
 8004a12:	454b      	cmp	r3, r9
 8004a14:	d205      	bcs.n	8004a22 <__cvt+0xa6>
 8004a16:	1c59      	adds	r1, r3, #1
 8004a18:	9107      	str	r1, [sp, #28]
 8004a1a:	701a      	strb	r2, [r3, #0]
 8004a1c:	e7f8      	b.n	8004a10 <__cvt+0x94>
 8004a1e:	f8cd 901c 	str.w	r9, [sp, #28]
 8004a22:	4640      	mov	r0, r8
 8004a24:	9b07      	ldr	r3, [sp, #28]
 8004a26:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8004a28:	eba3 0308 	sub.w	r3, r3, r8
 8004a2c:	6013      	str	r3, [r2, #0]
 8004a2e:	b008      	add	sp, #32
 8004a30:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

08004a34 <__exponent>:
 8004a34:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004a36:	2900      	cmp	r1, #0
 8004a38:	bfb4      	ite	lt
 8004a3a:	232d      	movlt	r3, #45	; 0x2d
 8004a3c:	232b      	movge	r3, #43	; 0x2b
 8004a3e:	4604      	mov	r4, r0
 8004a40:	bfb8      	it	lt
 8004a42:	4249      	neglt	r1, r1
 8004a44:	2909      	cmp	r1, #9
 8004a46:	f804 2b02 	strb.w	r2, [r4], #2
 8004a4a:	7043      	strb	r3, [r0, #1]
 8004a4c:	dd21      	ble.n	8004a92 <__exponent+0x5e>
 8004a4e:	f10d 0307 	add.w	r3, sp, #7
 8004a52:	461f      	mov	r7, r3
 8004a54:	260a      	movs	r6, #10
 8004a56:	fb91 f5f6 	sdiv	r5, r1, r6
 8004a5a:	fb06 1115 	mls	r1, r6, r5, r1
 8004a5e:	2d09      	cmp	r5, #9
 8004a60:	f101 0130 	add.w	r1, r1, #48	; 0x30
 8004a64:	f803 1c01 	strb.w	r1, [r3, #-1]
 8004a68:	f103 32ff 	add.w	r2, r3, #4294967295	; 0xffffffff
 8004a6c:	4629      	mov	r1, r5
 8004a6e:	dc09      	bgt.n	8004a84 <__exponent+0x50>
 8004a70:	3130      	adds	r1, #48	; 0x30
 8004a72:	3b02      	subs	r3, #2
 8004a74:	f802 1c01 	strb.w	r1, [r2, #-1]
 8004a78:	42bb      	cmp	r3, r7
 8004a7a:	4622      	mov	r2, r4
 8004a7c:	d304      	bcc.n	8004a88 <__exponent+0x54>
 8004a7e:	1a10      	subs	r0, r2, r0
 8004a80:	b003      	add	sp, #12
 8004a82:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004a84:	4613      	mov	r3, r2
 8004a86:	e7e6      	b.n	8004a56 <__exponent+0x22>
 8004a88:	f813 2b01 	ldrb.w	r2, [r3], #1
 8004a8c:	f804 2b01 	strb.w	r2, [r4], #1
 8004a90:	e7f2      	b.n	8004a78 <__exponent+0x44>
 8004a92:	2330      	movs	r3, #48	; 0x30
 8004a94:	4419      	add	r1, r3
 8004a96:	7083      	strb	r3, [r0, #2]
 8004a98:	1d02      	adds	r2, r0, #4
 8004a9a:	70c1      	strb	r1, [r0, #3]
 8004a9c:	e7ef      	b.n	8004a7e <__exponent+0x4a>
	...

08004aa0 <_printf_float>:
 8004aa0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004aa4:	b091      	sub	sp, #68	; 0x44
 8004aa6:	460c      	mov	r4, r1
 8004aa8:	9f1a      	ldr	r7, [sp, #104]	; 0x68
 8004aaa:	4693      	mov	fp, r2
 8004aac:	461e      	mov	r6, r3
 8004aae:	4605      	mov	r5, r0
 8004ab0:	f001 fb84 	bl	80061bc <_localeconv_r>
 8004ab4:	6803      	ldr	r3, [r0, #0]
 8004ab6:	4618      	mov	r0, r3
 8004ab8:	9309      	str	r3, [sp, #36]	; 0x24
 8004aba:	f7fb fb49 	bl	8000150 <strlen>
 8004abe:	2300      	movs	r3, #0
 8004ac0:	930e      	str	r3, [sp, #56]	; 0x38
 8004ac2:	683b      	ldr	r3, [r7, #0]
 8004ac4:	900a      	str	r0, [sp, #40]	; 0x28
 8004ac6:	3307      	adds	r3, #7
 8004ac8:	f023 0307 	bic.w	r3, r3, #7
 8004acc:	f103 0208 	add.w	r2, r3, #8
 8004ad0:	f894 8018 	ldrb.w	r8, [r4, #24]
 8004ad4:	f8d4 a000 	ldr.w	sl, [r4]
 8004ad8:	603a      	str	r2, [r7, #0]
 8004ada:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004ade:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8004ae2:	e9d4 7912 	ldrd	r7, r9, [r4, #72]	; 0x48
 8004ae6:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8004aea:	930b      	str	r3, [sp, #44]	; 0x2c
 8004aec:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8004af0:	4ba6      	ldr	r3, [pc, #664]	; (8004d8c <_printf_float+0x2ec>)
 8004af2:	4638      	mov	r0, r7
 8004af4:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8004af6:	f7fb ff89 	bl	8000a0c <__aeabi_dcmpun>
 8004afa:	bb68      	cbnz	r0, 8004b58 <_printf_float+0xb8>
 8004afc:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8004b00:	4ba2      	ldr	r3, [pc, #648]	; (8004d8c <_printf_float+0x2ec>)
 8004b02:	4638      	mov	r0, r7
 8004b04:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8004b06:	f7fb ff63 	bl	80009d0 <__aeabi_dcmple>
 8004b0a:	bb28      	cbnz	r0, 8004b58 <_printf_float+0xb8>
 8004b0c:	2200      	movs	r2, #0
 8004b0e:	2300      	movs	r3, #0
 8004b10:	4638      	mov	r0, r7
 8004b12:	4649      	mov	r1, r9
 8004b14:	f7fb ff52 	bl	80009bc <__aeabi_dcmplt>
 8004b18:	b110      	cbz	r0, 8004b20 <_printf_float+0x80>
 8004b1a:	232d      	movs	r3, #45	; 0x2d
 8004b1c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004b20:	4f9b      	ldr	r7, [pc, #620]	; (8004d90 <_printf_float+0x2f0>)
 8004b22:	4b9c      	ldr	r3, [pc, #624]	; (8004d94 <_printf_float+0x2f4>)
 8004b24:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8004b28:	bf98      	it	ls
 8004b2a:	461f      	movls	r7, r3
 8004b2c:	2303      	movs	r3, #3
 8004b2e:	f04f 0900 	mov.w	r9, #0
 8004b32:	6123      	str	r3, [r4, #16]
 8004b34:	f02a 0304 	bic.w	r3, sl, #4
 8004b38:	6023      	str	r3, [r4, #0]
 8004b3a:	9600      	str	r6, [sp, #0]
 8004b3c:	465b      	mov	r3, fp
 8004b3e:	aa0f      	add	r2, sp, #60	; 0x3c
 8004b40:	4621      	mov	r1, r4
 8004b42:	4628      	mov	r0, r5
 8004b44:	f000 f9e2 	bl	8004f0c <_printf_common>
 8004b48:	3001      	adds	r0, #1
 8004b4a:	f040 8090 	bne.w	8004c6e <_printf_float+0x1ce>
 8004b4e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8004b52:	b011      	add	sp, #68	; 0x44
 8004b54:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004b58:	463a      	mov	r2, r7
 8004b5a:	464b      	mov	r3, r9
 8004b5c:	4638      	mov	r0, r7
 8004b5e:	4649      	mov	r1, r9
 8004b60:	f7fb ff54 	bl	8000a0c <__aeabi_dcmpun>
 8004b64:	b110      	cbz	r0, 8004b6c <_printf_float+0xcc>
 8004b66:	4f8c      	ldr	r7, [pc, #560]	; (8004d98 <_printf_float+0x2f8>)
 8004b68:	4b8c      	ldr	r3, [pc, #560]	; (8004d9c <_printf_float+0x2fc>)
 8004b6a:	e7db      	b.n	8004b24 <_printf_float+0x84>
 8004b6c:	6863      	ldr	r3, [r4, #4]
 8004b6e:	f44a 6280 	orr.w	r2, sl, #1024	; 0x400
 8004b72:	1c59      	adds	r1, r3, #1
 8004b74:	a80d      	add	r0, sp, #52	; 0x34
 8004b76:	a90e      	add	r1, sp, #56	; 0x38
 8004b78:	d140      	bne.n	8004bfc <_printf_float+0x15c>
 8004b7a:	2306      	movs	r3, #6
 8004b7c:	6063      	str	r3, [r4, #4]
 8004b7e:	f04f 0c00 	mov.w	ip, #0
 8004b82:	f10d 0333 	add.w	r3, sp, #51	; 0x33
 8004b86:	e9cd 2301 	strd	r2, r3, [sp, #4]
 8004b8a:	6863      	ldr	r3, [r4, #4]
 8004b8c:	6022      	str	r2, [r4, #0]
 8004b8e:	e9cd 0803 	strd	r0, r8, [sp, #12]
 8004b92:	9300      	str	r3, [sp, #0]
 8004b94:	463a      	mov	r2, r7
 8004b96:	464b      	mov	r3, r9
 8004b98:	e9cd 1c05 	strd	r1, ip, [sp, #20]
 8004b9c:	4628      	mov	r0, r5
 8004b9e:	f7ff feed 	bl	800497c <__cvt>
 8004ba2:	f008 03df 	and.w	r3, r8, #223	; 0xdf
 8004ba6:	2b47      	cmp	r3, #71	; 0x47
 8004ba8:	4607      	mov	r7, r0
 8004baa:	d109      	bne.n	8004bc0 <_printf_float+0x120>
 8004bac:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8004bae:	1cd8      	adds	r0, r3, #3
 8004bb0:	db02      	blt.n	8004bb8 <_printf_float+0x118>
 8004bb2:	6862      	ldr	r2, [r4, #4]
 8004bb4:	4293      	cmp	r3, r2
 8004bb6:	dd47      	ble.n	8004c48 <_printf_float+0x1a8>
 8004bb8:	f1a8 0802 	sub.w	r8, r8, #2
 8004bbc:	fa5f f888 	uxtb.w	r8, r8
 8004bc0:	f1b8 0f65 	cmp.w	r8, #101	; 0x65
 8004bc4:	990d      	ldr	r1, [sp, #52]	; 0x34
 8004bc6:	d824      	bhi.n	8004c12 <_printf_float+0x172>
 8004bc8:	3901      	subs	r1, #1
 8004bca:	4642      	mov	r2, r8
 8004bcc:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8004bd0:	910d      	str	r1, [sp, #52]	; 0x34
 8004bd2:	f7ff ff2f 	bl	8004a34 <__exponent>
 8004bd6:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8004bd8:	4681      	mov	r9, r0
 8004bda:	1813      	adds	r3, r2, r0
 8004bdc:	2a01      	cmp	r2, #1
 8004bde:	6123      	str	r3, [r4, #16]
 8004be0:	dc02      	bgt.n	8004be8 <_printf_float+0x148>
 8004be2:	6822      	ldr	r2, [r4, #0]
 8004be4:	07d1      	lsls	r1, r2, #31
 8004be6:	d501      	bpl.n	8004bec <_printf_float+0x14c>
 8004be8:	3301      	adds	r3, #1
 8004bea:	6123      	str	r3, [r4, #16]
 8004bec:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 8004bf0:	2b00      	cmp	r3, #0
 8004bf2:	d0a2      	beq.n	8004b3a <_printf_float+0x9a>
 8004bf4:	232d      	movs	r3, #45	; 0x2d
 8004bf6:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004bfa:	e79e      	b.n	8004b3a <_printf_float+0x9a>
 8004bfc:	f1b8 0f67 	cmp.w	r8, #103	; 0x67
 8004c00:	f000 816e 	beq.w	8004ee0 <_printf_float+0x440>
 8004c04:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8004c08:	d1b9      	bne.n	8004b7e <_printf_float+0xde>
 8004c0a:	2b00      	cmp	r3, #0
 8004c0c:	d1b7      	bne.n	8004b7e <_printf_float+0xde>
 8004c0e:	2301      	movs	r3, #1
 8004c10:	e7b4      	b.n	8004b7c <_printf_float+0xdc>
 8004c12:	f1b8 0f66 	cmp.w	r8, #102	; 0x66
 8004c16:	d119      	bne.n	8004c4c <_printf_float+0x1ac>
 8004c18:	2900      	cmp	r1, #0
 8004c1a:	6863      	ldr	r3, [r4, #4]
 8004c1c:	dd0c      	ble.n	8004c38 <_printf_float+0x198>
 8004c1e:	6121      	str	r1, [r4, #16]
 8004c20:	b913      	cbnz	r3, 8004c28 <_printf_float+0x188>
 8004c22:	6822      	ldr	r2, [r4, #0]
 8004c24:	07d2      	lsls	r2, r2, #31
 8004c26:	d502      	bpl.n	8004c2e <_printf_float+0x18e>
 8004c28:	3301      	adds	r3, #1
 8004c2a:	440b      	add	r3, r1
 8004c2c:	6123      	str	r3, [r4, #16]
 8004c2e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8004c30:	f04f 0900 	mov.w	r9, #0
 8004c34:	65a3      	str	r3, [r4, #88]	; 0x58
 8004c36:	e7d9      	b.n	8004bec <_printf_float+0x14c>
 8004c38:	b913      	cbnz	r3, 8004c40 <_printf_float+0x1a0>
 8004c3a:	6822      	ldr	r2, [r4, #0]
 8004c3c:	07d0      	lsls	r0, r2, #31
 8004c3e:	d501      	bpl.n	8004c44 <_printf_float+0x1a4>
 8004c40:	3302      	adds	r3, #2
 8004c42:	e7f3      	b.n	8004c2c <_printf_float+0x18c>
 8004c44:	2301      	movs	r3, #1
 8004c46:	e7f1      	b.n	8004c2c <_printf_float+0x18c>
 8004c48:	f04f 0867 	mov.w	r8, #103	; 0x67
 8004c4c:	e9dd 320d 	ldrd	r3, r2, [sp, #52]	; 0x34
 8004c50:	4293      	cmp	r3, r2
 8004c52:	db05      	blt.n	8004c60 <_printf_float+0x1c0>
 8004c54:	6822      	ldr	r2, [r4, #0]
 8004c56:	6123      	str	r3, [r4, #16]
 8004c58:	07d1      	lsls	r1, r2, #31
 8004c5a:	d5e8      	bpl.n	8004c2e <_printf_float+0x18e>
 8004c5c:	3301      	adds	r3, #1
 8004c5e:	e7e5      	b.n	8004c2c <_printf_float+0x18c>
 8004c60:	2b00      	cmp	r3, #0
 8004c62:	bfcc      	ite	gt
 8004c64:	2301      	movgt	r3, #1
 8004c66:	f1c3 0302 	rsble	r3, r3, #2
 8004c6a:	4413      	add	r3, r2
 8004c6c:	e7de      	b.n	8004c2c <_printf_float+0x18c>
 8004c6e:	6823      	ldr	r3, [r4, #0]
 8004c70:	055a      	lsls	r2, r3, #21
 8004c72:	d407      	bmi.n	8004c84 <_printf_float+0x1e4>
 8004c74:	6923      	ldr	r3, [r4, #16]
 8004c76:	463a      	mov	r2, r7
 8004c78:	4659      	mov	r1, fp
 8004c7a:	4628      	mov	r0, r5
 8004c7c:	47b0      	blx	r6
 8004c7e:	3001      	adds	r0, #1
 8004c80:	d129      	bne.n	8004cd6 <_printf_float+0x236>
 8004c82:	e764      	b.n	8004b4e <_printf_float+0xae>
 8004c84:	f1b8 0f65 	cmp.w	r8, #101	; 0x65
 8004c88:	f240 80d7 	bls.w	8004e3a <_printf_float+0x39a>
 8004c8c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8004c90:	2200      	movs	r2, #0
 8004c92:	2300      	movs	r3, #0
 8004c94:	f7fb fe88 	bl	80009a8 <__aeabi_dcmpeq>
 8004c98:	b388      	cbz	r0, 8004cfe <_printf_float+0x25e>
 8004c9a:	2301      	movs	r3, #1
 8004c9c:	4a40      	ldr	r2, [pc, #256]	; (8004da0 <_printf_float+0x300>)
 8004c9e:	4659      	mov	r1, fp
 8004ca0:	4628      	mov	r0, r5
 8004ca2:	47b0      	blx	r6
 8004ca4:	3001      	adds	r0, #1
 8004ca6:	f43f af52 	beq.w	8004b4e <_printf_float+0xae>
 8004caa:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8004cae:	429a      	cmp	r2, r3
 8004cb0:	db02      	blt.n	8004cb8 <_printf_float+0x218>
 8004cb2:	6823      	ldr	r3, [r4, #0]
 8004cb4:	07d8      	lsls	r0, r3, #31
 8004cb6:	d50e      	bpl.n	8004cd6 <_printf_float+0x236>
 8004cb8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004cbc:	4659      	mov	r1, fp
 8004cbe:	4628      	mov	r0, r5
 8004cc0:	47b0      	blx	r6
 8004cc2:	3001      	adds	r0, #1
 8004cc4:	f43f af43 	beq.w	8004b4e <_printf_float+0xae>
 8004cc8:	2700      	movs	r7, #0
 8004cca:	f104 081a 	add.w	r8, r4, #26
 8004cce:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8004cd0:	3b01      	subs	r3, #1
 8004cd2:	42bb      	cmp	r3, r7
 8004cd4:	dc09      	bgt.n	8004cea <_printf_float+0x24a>
 8004cd6:	6823      	ldr	r3, [r4, #0]
 8004cd8:	079f      	lsls	r7, r3, #30
 8004cda:	f100 80fd 	bmi.w	8004ed8 <_printf_float+0x438>
 8004cde:	68e0      	ldr	r0, [r4, #12]
 8004ce0:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8004ce2:	4298      	cmp	r0, r3
 8004ce4:	bfb8      	it	lt
 8004ce6:	4618      	movlt	r0, r3
 8004ce8:	e733      	b.n	8004b52 <_printf_float+0xb2>
 8004cea:	2301      	movs	r3, #1
 8004cec:	4642      	mov	r2, r8
 8004cee:	4659      	mov	r1, fp
 8004cf0:	4628      	mov	r0, r5
 8004cf2:	47b0      	blx	r6
 8004cf4:	3001      	adds	r0, #1
 8004cf6:	f43f af2a 	beq.w	8004b4e <_printf_float+0xae>
 8004cfa:	3701      	adds	r7, #1
 8004cfc:	e7e7      	b.n	8004cce <_printf_float+0x22e>
 8004cfe:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8004d00:	2b00      	cmp	r3, #0
 8004d02:	dc2b      	bgt.n	8004d5c <_printf_float+0x2bc>
 8004d04:	2301      	movs	r3, #1
 8004d06:	4a26      	ldr	r2, [pc, #152]	; (8004da0 <_printf_float+0x300>)
 8004d08:	4659      	mov	r1, fp
 8004d0a:	4628      	mov	r0, r5
 8004d0c:	47b0      	blx	r6
 8004d0e:	3001      	adds	r0, #1
 8004d10:	f43f af1d 	beq.w	8004b4e <_printf_float+0xae>
 8004d14:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8004d16:	b923      	cbnz	r3, 8004d22 <_printf_float+0x282>
 8004d18:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8004d1a:	b913      	cbnz	r3, 8004d22 <_printf_float+0x282>
 8004d1c:	6823      	ldr	r3, [r4, #0]
 8004d1e:	07d9      	lsls	r1, r3, #31
 8004d20:	d5d9      	bpl.n	8004cd6 <_printf_float+0x236>
 8004d22:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004d26:	4659      	mov	r1, fp
 8004d28:	4628      	mov	r0, r5
 8004d2a:	47b0      	blx	r6
 8004d2c:	3001      	adds	r0, #1
 8004d2e:	f43f af0e 	beq.w	8004b4e <_printf_float+0xae>
 8004d32:	f04f 0800 	mov.w	r8, #0
 8004d36:	f104 091a 	add.w	r9, r4, #26
 8004d3a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8004d3c:	425b      	negs	r3, r3
 8004d3e:	4543      	cmp	r3, r8
 8004d40:	dc01      	bgt.n	8004d46 <_printf_float+0x2a6>
 8004d42:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8004d44:	e797      	b.n	8004c76 <_printf_float+0x1d6>
 8004d46:	2301      	movs	r3, #1
 8004d48:	464a      	mov	r2, r9
 8004d4a:	4659      	mov	r1, fp
 8004d4c:	4628      	mov	r0, r5
 8004d4e:	47b0      	blx	r6
 8004d50:	3001      	adds	r0, #1
 8004d52:	f43f aefc 	beq.w	8004b4e <_printf_float+0xae>
 8004d56:	f108 0801 	add.w	r8, r8, #1
 8004d5a:	e7ee      	b.n	8004d3a <_printf_float+0x29a>
 8004d5c:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8004d5e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8004d60:	429a      	cmp	r2, r3
 8004d62:	bfa8      	it	ge
 8004d64:	461a      	movge	r2, r3
 8004d66:	2a00      	cmp	r2, #0
 8004d68:	4690      	mov	r8, r2
 8004d6a:	dd07      	ble.n	8004d7c <_printf_float+0x2dc>
 8004d6c:	4613      	mov	r3, r2
 8004d6e:	4659      	mov	r1, fp
 8004d70:	463a      	mov	r2, r7
 8004d72:	4628      	mov	r0, r5
 8004d74:	47b0      	blx	r6
 8004d76:	3001      	adds	r0, #1
 8004d78:	f43f aee9 	beq.w	8004b4e <_printf_float+0xae>
 8004d7c:	f104 031a 	add.w	r3, r4, #26
 8004d80:	f04f 0a00 	mov.w	sl, #0
 8004d84:	ea28 78e8 	bic.w	r8, r8, r8, asr #31
 8004d88:	930b      	str	r3, [sp, #44]	; 0x2c
 8004d8a:	e015      	b.n	8004db8 <_printf_float+0x318>
 8004d8c:	7fefffff 	.word	0x7fefffff
 8004d90:	08006d84 	.word	0x08006d84
 8004d94:	08006d80 	.word	0x08006d80
 8004d98:	08006d8c 	.word	0x08006d8c
 8004d9c:	08006d88 	.word	0x08006d88
 8004da0:	08006d90 	.word	0x08006d90
 8004da4:	2301      	movs	r3, #1
 8004da6:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8004da8:	4659      	mov	r1, fp
 8004daa:	4628      	mov	r0, r5
 8004dac:	47b0      	blx	r6
 8004dae:	3001      	adds	r0, #1
 8004db0:	f43f aecd 	beq.w	8004b4e <_printf_float+0xae>
 8004db4:	f10a 0a01 	add.w	sl, sl, #1
 8004db8:	f8d4 9058 	ldr.w	r9, [r4, #88]	; 0x58
 8004dbc:	eba9 0308 	sub.w	r3, r9, r8
 8004dc0:	4553      	cmp	r3, sl
 8004dc2:	dcef      	bgt.n	8004da4 <_printf_float+0x304>
 8004dc4:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8004dc8:	429a      	cmp	r2, r3
 8004dca:	444f      	add	r7, r9
 8004dcc:	db14      	blt.n	8004df8 <_printf_float+0x358>
 8004dce:	6823      	ldr	r3, [r4, #0]
 8004dd0:	07da      	lsls	r2, r3, #31
 8004dd2:	d411      	bmi.n	8004df8 <_printf_float+0x358>
 8004dd4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8004dd6:	990d      	ldr	r1, [sp, #52]	; 0x34
 8004dd8:	eba3 0209 	sub.w	r2, r3, r9
 8004ddc:	eba3 0901 	sub.w	r9, r3, r1
 8004de0:	4591      	cmp	r9, r2
 8004de2:	bfa8      	it	ge
 8004de4:	4691      	movge	r9, r2
 8004de6:	f1b9 0f00 	cmp.w	r9, #0
 8004dea:	dc0d      	bgt.n	8004e08 <_printf_float+0x368>
 8004dec:	2700      	movs	r7, #0
 8004dee:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8004df2:	f104 081a 	add.w	r8, r4, #26
 8004df6:	e018      	b.n	8004e2a <_printf_float+0x38a>
 8004df8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004dfc:	4659      	mov	r1, fp
 8004dfe:	4628      	mov	r0, r5
 8004e00:	47b0      	blx	r6
 8004e02:	3001      	adds	r0, #1
 8004e04:	d1e6      	bne.n	8004dd4 <_printf_float+0x334>
 8004e06:	e6a2      	b.n	8004b4e <_printf_float+0xae>
 8004e08:	464b      	mov	r3, r9
 8004e0a:	463a      	mov	r2, r7
 8004e0c:	4659      	mov	r1, fp
 8004e0e:	4628      	mov	r0, r5
 8004e10:	47b0      	blx	r6
 8004e12:	3001      	adds	r0, #1
 8004e14:	d1ea      	bne.n	8004dec <_printf_float+0x34c>
 8004e16:	e69a      	b.n	8004b4e <_printf_float+0xae>
 8004e18:	2301      	movs	r3, #1
 8004e1a:	4642      	mov	r2, r8
 8004e1c:	4659      	mov	r1, fp
 8004e1e:	4628      	mov	r0, r5
 8004e20:	47b0      	blx	r6
 8004e22:	3001      	adds	r0, #1
 8004e24:	f43f ae93 	beq.w	8004b4e <_printf_float+0xae>
 8004e28:	3701      	adds	r7, #1
 8004e2a:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8004e2e:	1a9b      	subs	r3, r3, r2
 8004e30:	eba3 0309 	sub.w	r3, r3, r9
 8004e34:	42bb      	cmp	r3, r7
 8004e36:	dcef      	bgt.n	8004e18 <_printf_float+0x378>
 8004e38:	e74d      	b.n	8004cd6 <_printf_float+0x236>
 8004e3a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8004e3c:	2a01      	cmp	r2, #1
 8004e3e:	dc01      	bgt.n	8004e44 <_printf_float+0x3a4>
 8004e40:	07db      	lsls	r3, r3, #31
 8004e42:	d538      	bpl.n	8004eb6 <_printf_float+0x416>
 8004e44:	2301      	movs	r3, #1
 8004e46:	463a      	mov	r2, r7
 8004e48:	4659      	mov	r1, fp
 8004e4a:	4628      	mov	r0, r5
 8004e4c:	47b0      	blx	r6
 8004e4e:	3001      	adds	r0, #1
 8004e50:	f43f ae7d 	beq.w	8004b4e <_printf_float+0xae>
 8004e54:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004e58:	4659      	mov	r1, fp
 8004e5a:	4628      	mov	r0, r5
 8004e5c:	47b0      	blx	r6
 8004e5e:	3001      	adds	r0, #1
 8004e60:	f107 0701 	add.w	r7, r7, #1
 8004e64:	f43f ae73 	beq.w	8004b4e <_printf_float+0xae>
 8004e68:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8004e6c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8004e6e:	2200      	movs	r2, #0
 8004e70:	f103 38ff 	add.w	r8, r3, #4294967295	; 0xffffffff
 8004e74:	2300      	movs	r3, #0
 8004e76:	f7fb fd97 	bl	80009a8 <__aeabi_dcmpeq>
 8004e7a:	b9c0      	cbnz	r0, 8004eae <_printf_float+0x40e>
 8004e7c:	4643      	mov	r3, r8
 8004e7e:	463a      	mov	r2, r7
 8004e80:	4659      	mov	r1, fp
 8004e82:	4628      	mov	r0, r5
 8004e84:	47b0      	blx	r6
 8004e86:	3001      	adds	r0, #1
 8004e88:	d10d      	bne.n	8004ea6 <_printf_float+0x406>
 8004e8a:	e660      	b.n	8004b4e <_printf_float+0xae>
 8004e8c:	2301      	movs	r3, #1
 8004e8e:	4642      	mov	r2, r8
 8004e90:	4659      	mov	r1, fp
 8004e92:	4628      	mov	r0, r5
 8004e94:	47b0      	blx	r6
 8004e96:	3001      	adds	r0, #1
 8004e98:	f43f ae59 	beq.w	8004b4e <_printf_float+0xae>
 8004e9c:	3701      	adds	r7, #1
 8004e9e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8004ea0:	3b01      	subs	r3, #1
 8004ea2:	42bb      	cmp	r3, r7
 8004ea4:	dcf2      	bgt.n	8004e8c <_printf_float+0x3ec>
 8004ea6:	464b      	mov	r3, r9
 8004ea8:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8004eac:	e6e4      	b.n	8004c78 <_printf_float+0x1d8>
 8004eae:	2700      	movs	r7, #0
 8004eb0:	f104 081a 	add.w	r8, r4, #26
 8004eb4:	e7f3      	b.n	8004e9e <_printf_float+0x3fe>
 8004eb6:	2301      	movs	r3, #1
 8004eb8:	e7e1      	b.n	8004e7e <_printf_float+0x3de>
 8004eba:	2301      	movs	r3, #1
 8004ebc:	4642      	mov	r2, r8
 8004ebe:	4659      	mov	r1, fp
 8004ec0:	4628      	mov	r0, r5
 8004ec2:	47b0      	blx	r6
 8004ec4:	3001      	adds	r0, #1
 8004ec6:	f43f ae42 	beq.w	8004b4e <_printf_float+0xae>
 8004eca:	3701      	adds	r7, #1
 8004ecc:	68e3      	ldr	r3, [r4, #12]
 8004ece:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8004ed0:	1a9b      	subs	r3, r3, r2
 8004ed2:	42bb      	cmp	r3, r7
 8004ed4:	dcf1      	bgt.n	8004eba <_printf_float+0x41a>
 8004ed6:	e702      	b.n	8004cde <_printf_float+0x23e>
 8004ed8:	2700      	movs	r7, #0
 8004eda:	f104 0819 	add.w	r8, r4, #25
 8004ede:	e7f5      	b.n	8004ecc <_printf_float+0x42c>
 8004ee0:	2b00      	cmp	r3, #0
 8004ee2:	f43f ae94 	beq.w	8004c0e <_printf_float+0x16e>
 8004ee6:	f04f 0c00 	mov.w	ip, #0
 8004eea:	e9cd 1c05 	strd	r1, ip, [sp, #20]
 8004eee:	f10d 0133 	add.w	r1, sp, #51	; 0x33
 8004ef2:	6022      	str	r2, [r4, #0]
 8004ef4:	e9cd 0803 	strd	r0, r8, [sp, #12]
 8004ef8:	e9cd 2101 	strd	r2, r1, [sp, #4]
 8004efc:	9300      	str	r3, [sp, #0]
 8004efe:	463a      	mov	r2, r7
 8004f00:	464b      	mov	r3, r9
 8004f02:	4628      	mov	r0, r5
 8004f04:	f7ff fd3a 	bl	800497c <__cvt>
 8004f08:	4607      	mov	r7, r0
 8004f0a:	e64f      	b.n	8004bac <_printf_float+0x10c>

08004f0c <_printf_common>:
 8004f0c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004f10:	4691      	mov	r9, r2
 8004f12:	461f      	mov	r7, r3
 8004f14:	688a      	ldr	r2, [r1, #8]
 8004f16:	690b      	ldr	r3, [r1, #16]
 8004f18:	4606      	mov	r6, r0
 8004f1a:	4293      	cmp	r3, r2
 8004f1c:	bfb8      	it	lt
 8004f1e:	4613      	movlt	r3, r2
 8004f20:	f8c9 3000 	str.w	r3, [r9]
 8004f24:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8004f28:	460c      	mov	r4, r1
 8004f2a:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8004f2e:	b112      	cbz	r2, 8004f36 <_printf_common+0x2a>
 8004f30:	3301      	adds	r3, #1
 8004f32:	f8c9 3000 	str.w	r3, [r9]
 8004f36:	6823      	ldr	r3, [r4, #0]
 8004f38:	0699      	lsls	r1, r3, #26
 8004f3a:	bf42      	ittt	mi
 8004f3c:	f8d9 3000 	ldrmi.w	r3, [r9]
 8004f40:	3302      	addmi	r3, #2
 8004f42:	f8c9 3000 	strmi.w	r3, [r9]
 8004f46:	6825      	ldr	r5, [r4, #0]
 8004f48:	f015 0506 	ands.w	r5, r5, #6
 8004f4c:	d107      	bne.n	8004f5e <_printf_common+0x52>
 8004f4e:	f104 0a19 	add.w	sl, r4, #25
 8004f52:	68e3      	ldr	r3, [r4, #12]
 8004f54:	f8d9 2000 	ldr.w	r2, [r9]
 8004f58:	1a9b      	subs	r3, r3, r2
 8004f5a:	42ab      	cmp	r3, r5
 8004f5c:	dc29      	bgt.n	8004fb2 <_printf_common+0xa6>
 8004f5e:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8004f62:	6822      	ldr	r2, [r4, #0]
 8004f64:	3300      	adds	r3, #0
 8004f66:	bf18      	it	ne
 8004f68:	2301      	movne	r3, #1
 8004f6a:	0692      	lsls	r2, r2, #26
 8004f6c:	d42e      	bmi.n	8004fcc <_printf_common+0xc0>
 8004f6e:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8004f72:	4639      	mov	r1, r7
 8004f74:	4630      	mov	r0, r6
 8004f76:	47c0      	blx	r8
 8004f78:	3001      	adds	r0, #1
 8004f7a:	d021      	beq.n	8004fc0 <_printf_common+0xb4>
 8004f7c:	6823      	ldr	r3, [r4, #0]
 8004f7e:	68e5      	ldr	r5, [r4, #12]
 8004f80:	f003 0306 	and.w	r3, r3, #6
 8004f84:	2b04      	cmp	r3, #4
 8004f86:	bf18      	it	ne
 8004f88:	2500      	movne	r5, #0
 8004f8a:	f8d9 2000 	ldr.w	r2, [r9]
 8004f8e:	f04f 0900 	mov.w	r9, #0
 8004f92:	bf08      	it	eq
 8004f94:	1aad      	subeq	r5, r5, r2
 8004f96:	68a3      	ldr	r3, [r4, #8]
 8004f98:	6922      	ldr	r2, [r4, #16]
 8004f9a:	bf08      	it	eq
 8004f9c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004fa0:	4293      	cmp	r3, r2
 8004fa2:	bfc4      	itt	gt
 8004fa4:	1a9b      	subgt	r3, r3, r2
 8004fa6:	18ed      	addgt	r5, r5, r3
 8004fa8:	341a      	adds	r4, #26
 8004faa:	454d      	cmp	r5, r9
 8004fac:	d11a      	bne.n	8004fe4 <_printf_common+0xd8>
 8004fae:	2000      	movs	r0, #0
 8004fb0:	e008      	b.n	8004fc4 <_printf_common+0xb8>
 8004fb2:	2301      	movs	r3, #1
 8004fb4:	4652      	mov	r2, sl
 8004fb6:	4639      	mov	r1, r7
 8004fb8:	4630      	mov	r0, r6
 8004fba:	47c0      	blx	r8
 8004fbc:	3001      	adds	r0, #1
 8004fbe:	d103      	bne.n	8004fc8 <_printf_common+0xbc>
 8004fc0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8004fc4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004fc8:	3501      	adds	r5, #1
 8004fca:	e7c2      	b.n	8004f52 <_printf_common+0x46>
 8004fcc:	2030      	movs	r0, #48	; 0x30
 8004fce:	18e1      	adds	r1, r4, r3
 8004fd0:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8004fd4:	1c5a      	adds	r2, r3, #1
 8004fd6:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8004fda:	4422      	add	r2, r4
 8004fdc:	3302      	adds	r3, #2
 8004fde:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8004fe2:	e7c4      	b.n	8004f6e <_printf_common+0x62>
 8004fe4:	2301      	movs	r3, #1
 8004fe6:	4622      	mov	r2, r4
 8004fe8:	4639      	mov	r1, r7
 8004fea:	4630      	mov	r0, r6
 8004fec:	47c0      	blx	r8
 8004fee:	3001      	adds	r0, #1
 8004ff0:	d0e6      	beq.n	8004fc0 <_printf_common+0xb4>
 8004ff2:	f109 0901 	add.w	r9, r9, #1
 8004ff6:	e7d8      	b.n	8004faa <_printf_common+0x9e>

08004ff8 <_puts_r>:
 8004ff8:	b570      	push	{r4, r5, r6, lr}
 8004ffa:	460e      	mov	r6, r1
 8004ffc:	4605      	mov	r5, r0
 8004ffe:	b118      	cbz	r0, 8005008 <_puts_r+0x10>
 8005000:	6983      	ldr	r3, [r0, #24]
 8005002:	b90b      	cbnz	r3, 8005008 <_puts_r+0x10>
 8005004:	f001 f850 	bl	80060a8 <__sinit>
 8005008:	69ab      	ldr	r3, [r5, #24]
 800500a:	68ac      	ldr	r4, [r5, #8]
 800500c:	b913      	cbnz	r3, 8005014 <_puts_r+0x1c>
 800500e:	4628      	mov	r0, r5
 8005010:	f001 f84a 	bl	80060a8 <__sinit>
 8005014:	4b23      	ldr	r3, [pc, #140]	; (80050a4 <_puts_r+0xac>)
 8005016:	429c      	cmp	r4, r3
 8005018:	d117      	bne.n	800504a <_puts_r+0x52>
 800501a:	686c      	ldr	r4, [r5, #4]
 800501c:	89a3      	ldrh	r3, [r4, #12]
 800501e:	071b      	lsls	r3, r3, #28
 8005020:	d51d      	bpl.n	800505e <_puts_r+0x66>
 8005022:	6923      	ldr	r3, [r4, #16]
 8005024:	b1db      	cbz	r3, 800505e <_puts_r+0x66>
 8005026:	3e01      	subs	r6, #1
 8005028:	68a3      	ldr	r3, [r4, #8]
 800502a:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800502e:	3b01      	subs	r3, #1
 8005030:	60a3      	str	r3, [r4, #8]
 8005032:	b9e9      	cbnz	r1, 8005070 <_puts_r+0x78>
 8005034:	2b00      	cmp	r3, #0
 8005036:	da2e      	bge.n	8005096 <_puts_r+0x9e>
 8005038:	4622      	mov	r2, r4
 800503a:	210a      	movs	r1, #10
 800503c:	4628      	mov	r0, r5
 800503e:	f000 f83f 	bl	80050c0 <__swbuf_r>
 8005042:	3001      	adds	r0, #1
 8005044:	d011      	beq.n	800506a <_puts_r+0x72>
 8005046:	200a      	movs	r0, #10
 8005048:	e011      	b.n	800506e <_puts_r+0x76>
 800504a:	4b17      	ldr	r3, [pc, #92]	; (80050a8 <_puts_r+0xb0>)
 800504c:	429c      	cmp	r4, r3
 800504e:	d101      	bne.n	8005054 <_puts_r+0x5c>
 8005050:	68ac      	ldr	r4, [r5, #8]
 8005052:	e7e3      	b.n	800501c <_puts_r+0x24>
 8005054:	4b15      	ldr	r3, [pc, #84]	; (80050ac <_puts_r+0xb4>)
 8005056:	429c      	cmp	r4, r3
 8005058:	bf08      	it	eq
 800505a:	68ec      	ldreq	r4, [r5, #12]
 800505c:	e7de      	b.n	800501c <_puts_r+0x24>
 800505e:	4621      	mov	r1, r4
 8005060:	4628      	mov	r0, r5
 8005062:	f000 f87f 	bl	8005164 <__swsetup_r>
 8005066:	2800      	cmp	r0, #0
 8005068:	d0dd      	beq.n	8005026 <_puts_r+0x2e>
 800506a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800506e:	bd70      	pop	{r4, r5, r6, pc}
 8005070:	2b00      	cmp	r3, #0
 8005072:	da04      	bge.n	800507e <_puts_r+0x86>
 8005074:	69a2      	ldr	r2, [r4, #24]
 8005076:	429a      	cmp	r2, r3
 8005078:	dc06      	bgt.n	8005088 <_puts_r+0x90>
 800507a:	290a      	cmp	r1, #10
 800507c:	d004      	beq.n	8005088 <_puts_r+0x90>
 800507e:	6823      	ldr	r3, [r4, #0]
 8005080:	1c5a      	adds	r2, r3, #1
 8005082:	6022      	str	r2, [r4, #0]
 8005084:	7019      	strb	r1, [r3, #0]
 8005086:	e7cf      	b.n	8005028 <_puts_r+0x30>
 8005088:	4622      	mov	r2, r4
 800508a:	4628      	mov	r0, r5
 800508c:	f000 f818 	bl	80050c0 <__swbuf_r>
 8005090:	3001      	adds	r0, #1
 8005092:	d1c9      	bne.n	8005028 <_puts_r+0x30>
 8005094:	e7e9      	b.n	800506a <_puts_r+0x72>
 8005096:	200a      	movs	r0, #10
 8005098:	6823      	ldr	r3, [r4, #0]
 800509a:	1c5a      	adds	r2, r3, #1
 800509c:	6022      	str	r2, [r4, #0]
 800509e:	7018      	strb	r0, [r3, #0]
 80050a0:	e7e5      	b.n	800506e <_puts_r+0x76>
 80050a2:	bf00      	nop
 80050a4:	08006dc0 	.word	0x08006dc0
 80050a8:	08006de0 	.word	0x08006de0
 80050ac:	08006da0 	.word	0x08006da0

080050b0 <puts>:
 80050b0:	4b02      	ldr	r3, [pc, #8]	; (80050bc <puts+0xc>)
 80050b2:	4601      	mov	r1, r0
 80050b4:	6818      	ldr	r0, [r3, #0]
 80050b6:	f7ff bf9f 	b.w	8004ff8 <_puts_r>
 80050ba:	bf00      	nop
 80050bc:	20000038 	.word	0x20000038

080050c0 <__swbuf_r>:
 80050c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80050c2:	460e      	mov	r6, r1
 80050c4:	4614      	mov	r4, r2
 80050c6:	4605      	mov	r5, r0
 80050c8:	b118      	cbz	r0, 80050d2 <__swbuf_r+0x12>
 80050ca:	6983      	ldr	r3, [r0, #24]
 80050cc:	b90b      	cbnz	r3, 80050d2 <__swbuf_r+0x12>
 80050ce:	f000 ffeb 	bl	80060a8 <__sinit>
 80050d2:	4b21      	ldr	r3, [pc, #132]	; (8005158 <__swbuf_r+0x98>)
 80050d4:	429c      	cmp	r4, r3
 80050d6:	d12a      	bne.n	800512e <__swbuf_r+0x6e>
 80050d8:	686c      	ldr	r4, [r5, #4]
 80050da:	69a3      	ldr	r3, [r4, #24]
 80050dc:	60a3      	str	r3, [r4, #8]
 80050de:	89a3      	ldrh	r3, [r4, #12]
 80050e0:	071a      	lsls	r2, r3, #28
 80050e2:	d52e      	bpl.n	8005142 <__swbuf_r+0x82>
 80050e4:	6923      	ldr	r3, [r4, #16]
 80050e6:	b363      	cbz	r3, 8005142 <__swbuf_r+0x82>
 80050e8:	6923      	ldr	r3, [r4, #16]
 80050ea:	6820      	ldr	r0, [r4, #0]
 80050ec:	b2f6      	uxtb	r6, r6
 80050ee:	1ac0      	subs	r0, r0, r3
 80050f0:	6963      	ldr	r3, [r4, #20]
 80050f2:	4637      	mov	r7, r6
 80050f4:	4283      	cmp	r3, r0
 80050f6:	dc04      	bgt.n	8005102 <__swbuf_r+0x42>
 80050f8:	4621      	mov	r1, r4
 80050fa:	4628      	mov	r0, r5
 80050fc:	f000 ff6a 	bl	8005fd4 <_fflush_r>
 8005100:	bb28      	cbnz	r0, 800514e <__swbuf_r+0x8e>
 8005102:	68a3      	ldr	r3, [r4, #8]
 8005104:	3001      	adds	r0, #1
 8005106:	3b01      	subs	r3, #1
 8005108:	60a3      	str	r3, [r4, #8]
 800510a:	6823      	ldr	r3, [r4, #0]
 800510c:	1c5a      	adds	r2, r3, #1
 800510e:	6022      	str	r2, [r4, #0]
 8005110:	701e      	strb	r6, [r3, #0]
 8005112:	6963      	ldr	r3, [r4, #20]
 8005114:	4283      	cmp	r3, r0
 8005116:	d004      	beq.n	8005122 <__swbuf_r+0x62>
 8005118:	89a3      	ldrh	r3, [r4, #12]
 800511a:	07db      	lsls	r3, r3, #31
 800511c:	d519      	bpl.n	8005152 <__swbuf_r+0x92>
 800511e:	2e0a      	cmp	r6, #10
 8005120:	d117      	bne.n	8005152 <__swbuf_r+0x92>
 8005122:	4621      	mov	r1, r4
 8005124:	4628      	mov	r0, r5
 8005126:	f000 ff55 	bl	8005fd4 <_fflush_r>
 800512a:	b190      	cbz	r0, 8005152 <__swbuf_r+0x92>
 800512c:	e00f      	b.n	800514e <__swbuf_r+0x8e>
 800512e:	4b0b      	ldr	r3, [pc, #44]	; (800515c <__swbuf_r+0x9c>)
 8005130:	429c      	cmp	r4, r3
 8005132:	d101      	bne.n	8005138 <__swbuf_r+0x78>
 8005134:	68ac      	ldr	r4, [r5, #8]
 8005136:	e7d0      	b.n	80050da <__swbuf_r+0x1a>
 8005138:	4b09      	ldr	r3, [pc, #36]	; (8005160 <__swbuf_r+0xa0>)
 800513a:	429c      	cmp	r4, r3
 800513c:	bf08      	it	eq
 800513e:	68ec      	ldreq	r4, [r5, #12]
 8005140:	e7cb      	b.n	80050da <__swbuf_r+0x1a>
 8005142:	4621      	mov	r1, r4
 8005144:	4628      	mov	r0, r5
 8005146:	f000 f80d 	bl	8005164 <__swsetup_r>
 800514a:	2800      	cmp	r0, #0
 800514c:	d0cc      	beq.n	80050e8 <__swbuf_r+0x28>
 800514e:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 8005152:	4638      	mov	r0, r7
 8005154:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005156:	bf00      	nop
 8005158:	08006dc0 	.word	0x08006dc0
 800515c:	08006de0 	.word	0x08006de0
 8005160:	08006da0 	.word	0x08006da0

08005164 <__swsetup_r>:
 8005164:	4b32      	ldr	r3, [pc, #200]	; (8005230 <__swsetup_r+0xcc>)
 8005166:	b570      	push	{r4, r5, r6, lr}
 8005168:	681d      	ldr	r5, [r3, #0]
 800516a:	4606      	mov	r6, r0
 800516c:	460c      	mov	r4, r1
 800516e:	b125      	cbz	r5, 800517a <__swsetup_r+0x16>
 8005170:	69ab      	ldr	r3, [r5, #24]
 8005172:	b913      	cbnz	r3, 800517a <__swsetup_r+0x16>
 8005174:	4628      	mov	r0, r5
 8005176:	f000 ff97 	bl	80060a8 <__sinit>
 800517a:	4b2e      	ldr	r3, [pc, #184]	; (8005234 <__swsetup_r+0xd0>)
 800517c:	429c      	cmp	r4, r3
 800517e:	d10f      	bne.n	80051a0 <__swsetup_r+0x3c>
 8005180:	686c      	ldr	r4, [r5, #4]
 8005182:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005186:	b29a      	uxth	r2, r3
 8005188:	0715      	lsls	r5, r2, #28
 800518a:	d42c      	bmi.n	80051e6 <__swsetup_r+0x82>
 800518c:	06d0      	lsls	r0, r2, #27
 800518e:	d411      	bmi.n	80051b4 <__swsetup_r+0x50>
 8005190:	2209      	movs	r2, #9
 8005192:	6032      	str	r2, [r6, #0]
 8005194:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005198:	81a3      	strh	r3, [r4, #12]
 800519a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800519e:	e03e      	b.n	800521e <__swsetup_r+0xba>
 80051a0:	4b25      	ldr	r3, [pc, #148]	; (8005238 <__swsetup_r+0xd4>)
 80051a2:	429c      	cmp	r4, r3
 80051a4:	d101      	bne.n	80051aa <__swsetup_r+0x46>
 80051a6:	68ac      	ldr	r4, [r5, #8]
 80051a8:	e7eb      	b.n	8005182 <__swsetup_r+0x1e>
 80051aa:	4b24      	ldr	r3, [pc, #144]	; (800523c <__swsetup_r+0xd8>)
 80051ac:	429c      	cmp	r4, r3
 80051ae:	bf08      	it	eq
 80051b0:	68ec      	ldreq	r4, [r5, #12]
 80051b2:	e7e6      	b.n	8005182 <__swsetup_r+0x1e>
 80051b4:	0751      	lsls	r1, r2, #29
 80051b6:	d512      	bpl.n	80051de <__swsetup_r+0x7a>
 80051b8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80051ba:	b141      	cbz	r1, 80051ce <__swsetup_r+0x6a>
 80051bc:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80051c0:	4299      	cmp	r1, r3
 80051c2:	d002      	beq.n	80051ca <__swsetup_r+0x66>
 80051c4:	4630      	mov	r0, r6
 80051c6:	f001 fb7b 	bl	80068c0 <_free_r>
 80051ca:	2300      	movs	r3, #0
 80051cc:	6363      	str	r3, [r4, #52]	; 0x34
 80051ce:	89a3      	ldrh	r3, [r4, #12]
 80051d0:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80051d4:	81a3      	strh	r3, [r4, #12]
 80051d6:	2300      	movs	r3, #0
 80051d8:	6063      	str	r3, [r4, #4]
 80051da:	6923      	ldr	r3, [r4, #16]
 80051dc:	6023      	str	r3, [r4, #0]
 80051de:	89a3      	ldrh	r3, [r4, #12]
 80051e0:	f043 0308 	orr.w	r3, r3, #8
 80051e4:	81a3      	strh	r3, [r4, #12]
 80051e6:	6923      	ldr	r3, [r4, #16]
 80051e8:	b94b      	cbnz	r3, 80051fe <__swsetup_r+0x9a>
 80051ea:	89a3      	ldrh	r3, [r4, #12]
 80051ec:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80051f0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80051f4:	d003      	beq.n	80051fe <__swsetup_r+0x9a>
 80051f6:	4621      	mov	r1, r4
 80051f8:	4630      	mov	r0, r6
 80051fa:	f001 f811 	bl	8006220 <__smakebuf_r>
 80051fe:	89a2      	ldrh	r2, [r4, #12]
 8005200:	f012 0301 	ands.w	r3, r2, #1
 8005204:	d00c      	beq.n	8005220 <__swsetup_r+0xbc>
 8005206:	2300      	movs	r3, #0
 8005208:	60a3      	str	r3, [r4, #8]
 800520a:	6963      	ldr	r3, [r4, #20]
 800520c:	425b      	negs	r3, r3
 800520e:	61a3      	str	r3, [r4, #24]
 8005210:	6923      	ldr	r3, [r4, #16]
 8005212:	b953      	cbnz	r3, 800522a <__swsetup_r+0xc6>
 8005214:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005218:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 800521c:	d1ba      	bne.n	8005194 <__swsetup_r+0x30>
 800521e:	bd70      	pop	{r4, r5, r6, pc}
 8005220:	0792      	lsls	r2, r2, #30
 8005222:	bf58      	it	pl
 8005224:	6963      	ldrpl	r3, [r4, #20]
 8005226:	60a3      	str	r3, [r4, #8]
 8005228:	e7f2      	b.n	8005210 <__swsetup_r+0xac>
 800522a:	2000      	movs	r0, #0
 800522c:	e7f7      	b.n	800521e <__swsetup_r+0xba>
 800522e:	bf00      	nop
 8005230:	20000038 	.word	0x20000038
 8005234:	08006dc0 	.word	0x08006dc0
 8005238:	08006de0 	.word	0x08006de0
 800523c:	08006da0 	.word	0x08006da0

08005240 <quorem>:
 8005240:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005244:	6903      	ldr	r3, [r0, #16]
 8005246:	690c      	ldr	r4, [r1, #16]
 8005248:	4680      	mov	r8, r0
 800524a:	42a3      	cmp	r3, r4
 800524c:	f2c0 8084 	blt.w	8005358 <quorem+0x118>
 8005250:	3c01      	subs	r4, #1
 8005252:	f101 0714 	add.w	r7, r1, #20
 8005256:	f100 0614 	add.w	r6, r0, #20
 800525a:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 800525e:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 8005262:	3501      	adds	r5, #1
 8005264:	fbb0 f5f5 	udiv	r5, r0, r5
 8005268:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 800526c:	eb06 030c 	add.w	r3, r6, ip
 8005270:	eb07 090c 	add.w	r9, r7, ip
 8005274:	9301      	str	r3, [sp, #4]
 8005276:	b39d      	cbz	r5, 80052e0 <quorem+0xa0>
 8005278:	f04f 0a00 	mov.w	sl, #0
 800527c:	4638      	mov	r0, r7
 800527e:	46b6      	mov	lr, r6
 8005280:	46d3      	mov	fp, sl
 8005282:	f850 2b04 	ldr.w	r2, [r0], #4
 8005286:	b293      	uxth	r3, r2
 8005288:	fb05 a303 	mla	r3, r5, r3, sl
 800528c:	0c12      	lsrs	r2, r2, #16
 800528e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8005292:	fb05 a202 	mla	r2, r5, r2, sl
 8005296:	b29b      	uxth	r3, r3
 8005298:	ebab 0303 	sub.w	r3, fp, r3
 800529c:	f8de b000 	ldr.w	fp, [lr]
 80052a0:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 80052a4:	fa1f fb8b 	uxth.w	fp, fp
 80052a8:	445b      	add	r3, fp
 80052aa:	fa1f fb82 	uxth.w	fp, r2
 80052ae:	f8de 2000 	ldr.w	r2, [lr]
 80052b2:	4581      	cmp	r9, r0
 80052b4:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 80052b8:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80052bc:	b29b      	uxth	r3, r3
 80052be:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80052c2:	ea4f 4b22 	mov.w	fp, r2, asr #16
 80052c6:	f84e 3b04 	str.w	r3, [lr], #4
 80052ca:	d2da      	bcs.n	8005282 <quorem+0x42>
 80052cc:	f856 300c 	ldr.w	r3, [r6, ip]
 80052d0:	b933      	cbnz	r3, 80052e0 <quorem+0xa0>
 80052d2:	9b01      	ldr	r3, [sp, #4]
 80052d4:	3b04      	subs	r3, #4
 80052d6:	429e      	cmp	r6, r3
 80052d8:	461a      	mov	r2, r3
 80052da:	d331      	bcc.n	8005340 <quorem+0x100>
 80052dc:	f8c8 4010 	str.w	r4, [r8, #16]
 80052e0:	4640      	mov	r0, r8
 80052e2:	f001 fa17 	bl	8006714 <__mcmp>
 80052e6:	2800      	cmp	r0, #0
 80052e8:	db26      	blt.n	8005338 <quorem+0xf8>
 80052ea:	4630      	mov	r0, r6
 80052ec:	f04f 0c00 	mov.w	ip, #0
 80052f0:	3501      	adds	r5, #1
 80052f2:	f857 1b04 	ldr.w	r1, [r7], #4
 80052f6:	f8d0 e000 	ldr.w	lr, [r0]
 80052fa:	b28b      	uxth	r3, r1
 80052fc:	ebac 0303 	sub.w	r3, ip, r3
 8005300:	fa1f f28e 	uxth.w	r2, lr
 8005304:	4413      	add	r3, r2
 8005306:	0c0a      	lsrs	r2, r1, #16
 8005308:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800530c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8005310:	b29b      	uxth	r3, r3
 8005312:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005316:	45b9      	cmp	r9, r7
 8005318:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800531c:	f840 3b04 	str.w	r3, [r0], #4
 8005320:	d2e7      	bcs.n	80052f2 <quorem+0xb2>
 8005322:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 8005326:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 800532a:	b92a      	cbnz	r2, 8005338 <quorem+0xf8>
 800532c:	3b04      	subs	r3, #4
 800532e:	429e      	cmp	r6, r3
 8005330:	461a      	mov	r2, r3
 8005332:	d30b      	bcc.n	800534c <quorem+0x10c>
 8005334:	f8c8 4010 	str.w	r4, [r8, #16]
 8005338:	4628      	mov	r0, r5
 800533a:	b003      	add	sp, #12
 800533c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005340:	6812      	ldr	r2, [r2, #0]
 8005342:	3b04      	subs	r3, #4
 8005344:	2a00      	cmp	r2, #0
 8005346:	d1c9      	bne.n	80052dc <quorem+0x9c>
 8005348:	3c01      	subs	r4, #1
 800534a:	e7c4      	b.n	80052d6 <quorem+0x96>
 800534c:	6812      	ldr	r2, [r2, #0]
 800534e:	3b04      	subs	r3, #4
 8005350:	2a00      	cmp	r2, #0
 8005352:	d1ef      	bne.n	8005334 <quorem+0xf4>
 8005354:	3c01      	subs	r4, #1
 8005356:	e7ea      	b.n	800532e <quorem+0xee>
 8005358:	2000      	movs	r0, #0
 800535a:	e7ee      	b.n	800533a <quorem+0xfa>
 800535c:	0000      	movs	r0, r0
	...

08005360 <_dtoa_r>:
 8005360:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005364:	4616      	mov	r6, r2
 8005366:	461f      	mov	r7, r3
 8005368:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800536a:	b095      	sub	sp, #84	; 0x54
 800536c:	4604      	mov	r4, r0
 800536e:	f8dd 8084 	ldr.w	r8, [sp, #132]	; 0x84
 8005372:	e9cd 6702 	strd	r6, r7, [sp, #8]
 8005376:	b93d      	cbnz	r5, 8005388 <_dtoa_r+0x28>
 8005378:	2010      	movs	r0, #16
 800537a:	f000 ff91 	bl	80062a0 <malloc>
 800537e:	6260      	str	r0, [r4, #36]	; 0x24
 8005380:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8005384:	6005      	str	r5, [r0, #0]
 8005386:	60c5      	str	r5, [r0, #12]
 8005388:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800538a:	6819      	ldr	r1, [r3, #0]
 800538c:	b151      	cbz	r1, 80053a4 <_dtoa_r+0x44>
 800538e:	685a      	ldr	r2, [r3, #4]
 8005390:	2301      	movs	r3, #1
 8005392:	4093      	lsls	r3, r2
 8005394:	604a      	str	r2, [r1, #4]
 8005396:	608b      	str	r3, [r1, #8]
 8005398:	4620      	mov	r0, r4
 800539a:	f000 ffda 	bl	8006352 <_Bfree>
 800539e:	2200      	movs	r2, #0
 80053a0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80053a2:	601a      	str	r2, [r3, #0]
 80053a4:	1e3b      	subs	r3, r7, #0
 80053a6:	bfaf      	iteee	ge
 80053a8:	2300      	movge	r3, #0
 80053aa:	2201      	movlt	r2, #1
 80053ac:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 80053b0:	9303      	strlt	r3, [sp, #12]
 80053b2:	bfac      	ite	ge
 80053b4:	f8c8 3000 	strge.w	r3, [r8]
 80053b8:	f8c8 2000 	strlt.w	r2, [r8]
 80053bc:	4bae      	ldr	r3, [pc, #696]	; (8005678 <_dtoa_r+0x318>)
 80053be:	f8dd 800c 	ldr.w	r8, [sp, #12]
 80053c2:	ea33 0308 	bics.w	r3, r3, r8
 80053c6:	d11b      	bne.n	8005400 <_dtoa_r+0xa0>
 80053c8:	f242 730f 	movw	r3, #9999	; 0x270f
 80053cc:	9a20      	ldr	r2, [sp, #128]	; 0x80
 80053ce:	6013      	str	r3, [r2, #0]
 80053d0:	9b02      	ldr	r3, [sp, #8]
 80053d2:	b923      	cbnz	r3, 80053de <_dtoa_r+0x7e>
 80053d4:	f3c8 0013 	ubfx	r0, r8, #0, #20
 80053d8:	2800      	cmp	r0, #0
 80053da:	f000 8545 	beq.w	8005e68 <_dtoa_r+0xb08>
 80053de:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80053e0:	b953      	cbnz	r3, 80053f8 <_dtoa_r+0x98>
 80053e2:	4ba6      	ldr	r3, [pc, #664]	; (800567c <_dtoa_r+0x31c>)
 80053e4:	e021      	b.n	800542a <_dtoa_r+0xca>
 80053e6:	4ba6      	ldr	r3, [pc, #664]	; (8005680 <_dtoa_r+0x320>)
 80053e8:	9306      	str	r3, [sp, #24]
 80053ea:	3308      	adds	r3, #8
 80053ec:	9a22      	ldr	r2, [sp, #136]	; 0x88
 80053ee:	6013      	str	r3, [r2, #0]
 80053f0:	9806      	ldr	r0, [sp, #24]
 80053f2:	b015      	add	sp, #84	; 0x54
 80053f4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80053f8:	4ba0      	ldr	r3, [pc, #640]	; (800567c <_dtoa_r+0x31c>)
 80053fa:	9306      	str	r3, [sp, #24]
 80053fc:	3303      	adds	r3, #3
 80053fe:	e7f5      	b.n	80053ec <_dtoa_r+0x8c>
 8005400:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8005404:	2200      	movs	r2, #0
 8005406:	2300      	movs	r3, #0
 8005408:	4630      	mov	r0, r6
 800540a:	4639      	mov	r1, r7
 800540c:	f7fb facc 	bl	80009a8 <__aeabi_dcmpeq>
 8005410:	4682      	mov	sl, r0
 8005412:	b160      	cbz	r0, 800542e <_dtoa_r+0xce>
 8005414:	2301      	movs	r3, #1
 8005416:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8005418:	6013      	str	r3, [r2, #0]
 800541a:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800541c:	2b00      	cmp	r3, #0
 800541e:	f000 8520 	beq.w	8005e62 <_dtoa_r+0xb02>
 8005422:	4b98      	ldr	r3, [pc, #608]	; (8005684 <_dtoa_r+0x324>)
 8005424:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8005426:	6013      	str	r3, [r2, #0]
 8005428:	3b01      	subs	r3, #1
 800542a:	9306      	str	r3, [sp, #24]
 800542c:	e7e0      	b.n	80053f0 <_dtoa_r+0x90>
 800542e:	ab12      	add	r3, sp, #72	; 0x48
 8005430:	9301      	str	r3, [sp, #4]
 8005432:	ab13      	add	r3, sp, #76	; 0x4c
 8005434:	9300      	str	r3, [sp, #0]
 8005436:	4632      	mov	r2, r6
 8005438:	463b      	mov	r3, r7
 800543a:	4620      	mov	r0, r4
 800543c:	f001 f9e2 	bl	8006804 <__d2b>
 8005440:	f3c8 550a 	ubfx	r5, r8, #20, #11
 8005444:	4683      	mov	fp, r0
 8005446:	2d00      	cmp	r5, #0
 8005448:	d07d      	beq.n	8005546 <_dtoa_r+0x1e6>
 800544a:	46b0      	mov	r8, r6
 800544c:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8005450:	f043 597f 	orr.w	r9, r3, #1069547520	; 0x3fc00000
 8005454:	f449 1940 	orr.w	r9, r9, #3145728	; 0x300000
 8005458:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800545c:	f8cd a040 	str.w	sl, [sp, #64]	; 0x40
 8005460:	2200      	movs	r2, #0
 8005462:	4b89      	ldr	r3, [pc, #548]	; (8005688 <_dtoa_r+0x328>)
 8005464:	4640      	mov	r0, r8
 8005466:	4649      	mov	r1, r9
 8005468:	f7fa fe7e 	bl	8000168 <__aeabi_dsub>
 800546c:	a37c      	add	r3, pc, #496	; (adr r3, 8005660 <_dtoa_r+0x300>)
 800546e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005472:	f7fb f831 	bl	80004d8 <__aeabi_dmul>
 8005476:	a37c      	add	r3, pc, #496	; (adr r3, 8005668 <_dtoa_r+0x308>)
 8005478:	e9d3 2300 	ldrd	r2, r3, [r3]
 800547c:	f7fa fe76 	bl	800016c <__adddf3>
 8005480:	4606      	mov	r6, r0
 8005482:	4628      	mov	r0, r5
 8005484:	460f      	mov	r7, r1
 8005486:	f7fa ffbd 	bl	8000404 <__aeabi_i2d>
 800548a:	a379      	add	r3, pc, #484	; (adr r3, 8005670 <_dtoa_r+0x310>)
 800548c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005490:	f7fb f822 	bl	80004d8 <__aeabi_dmul>
 8005494:	4602      	mov	r2, r0
 8005496:	460b      	mov	r3, r1
 8005498:	4630      	mov	r0, r6
 800549a:	4639      	mov	r1, r7
 800549c:	f7fa fe66 	bl	800016c <__adddf3>
 80054a0:	4606      	mov	r6, r0
 80054a2:	460f      	mov	r7, r1
 80054a4:	f7fb fac8 	bl	8000a38 <__aeabi_d2iz>
 80054a8:	2200      	movs	r2, #0
 80054aa:	4682      	mov	sl, r0
 80054ac:	2300      	movs	r3, #0
 80054ae:	4630      	mov	r0, r6
 80054b0:	4639      	mov	r1, r7
 80054b2:	f7fb fa83 	bl	80009bc <__aeabi_dcmplt>
 80054b6:	b148      	cbz	r0, 80054cc <_dtoa_r+0x16c>
 80054b8:	4650      	mov	r0, sl
 80054ba:	f7fa ffa3 	bl	8000404 <__aeabi_i2d>
 80054be:	4632      	mov	r2, r6
 80054c0:	463b      	mov	r3, r7
 80054c2:	f7fb fa71 	bl	80009a8 <__aeabi_dcmpeq>
 80054c6:	b908      	cbnz	r0, 80054cc <_dtoa_r+0x16c>
 80054c8:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 80054cc:	f1ba 0f16 	cmp.w	sl, #22
 80054d0:	d85a      	bhi.n	8005588 <_dtoa_r+0x228>
 80054d2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80054d6:	496d      	ldr	r1, [pc, #436]	; (800568c <_dtoa_r+0x32c>)
 80054d8:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 80054dc:	e9d1 0100 	ldrd	r0, r1, [r1]
 80054e0:	f7fb fa8a 	bl	80009f8 <__aeabi_dcmpgt>
 80054e4:	2800      	cmp	r0, #0
 80054e6:	d051      	beq.n	800558c <_dtoa_r+0x22c>
 80054e8:	2300      	movs	r3, #0
 80054ea:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 80054ee:	930d      	str	r3, [sp, #52]	; 0x34
 80054f0:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80054f2:	1b5d      	subs	r5, r3, r5
 80054f4:	1e6b      	subs	r3, r5, #1
 80054f6:	9307      	str	r3, [sp, #28]
 80054f8:	bf43      	ittte	mi
 80054fa:	2300      	movmi	r3, #0
 80054fc:	f1c5 0901 	rsbmi	r9, r5, #1
 8005500:	9307      	strmi	r3, [sp, #28]
 8005502:	f04f 0900 	movpl.w	r9, #0
 8005506:	f1ba 0f00 	cmp.w	sl, #0
 800550a:	db41      	blt.n	8005590 <_dtoa_r+0x230>
 800550c:	9b07      	ldr	r3, [sp, #28]
 800550e:	f8cd a030 	str.w	sl, [sp, #48]	; 0x30
 8005512:	4453      	add	r3, sl
 8005514:	9307      	str	r3, [sp, #28]
 8005516:	2300      	movs	r3, #0
 8005518:	9308      	str	r3, [sp, #32]
 800551a:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 800551c:	2b09      	cmp	r3, #9
 800551e:	f200 808f 	bhi.w	8005640 <_dtoa_r+0x2e0>
 8005522:	2b05      	cmp	r3, #5
 8005524:	bfc4      	itt	gt
 8005526:	3b04      	subgt	r3, #4
 8005528:	931e      	strgt	r3, [sp, #120]	; 0x78
 800552a:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 800552c:	bfc8      	it	gt
 800552e:	2500      	movgt	r5, #0
 8005530:	f1a3 0302 	sub.w	r3, r3, #2
 8005534:	bfd8      	it	le
 8005536:	2501      	movle	r5, #1
 8005538:	2b03      	cmp	r3, #3
 800553a:	f200 808d 	bhi.w	8005658 <_dtoa_r+0x2f8>
 800553e:	e8df f003 	tbb	[pc, r3]
 8005542:	7d7b      	.short	0x7d7b
 8005544:	6f2f      	.short	0x6f2f
 8005546:	e9dd 5312 	ldrd	r5, r3, [sp, #72]	; 0x48
 800554a:	441d      	add	r5, r3
 800554c:	f205 4032 	addw	r0, r5, #1074	; 0x432
 8005550:	2820      	cmp	r0, #32
 8005552:	dd13      	ble.n	800557c <_dtoa_r+0x21c>
 8005554:	f1c0 0040 	rsb	r0, r0, #64	; 0x40
 8005558:	9b02      	ldr	r3, [sp, #8]
 800555a:	fa08 f800 	lsl.w	r8, r8, r0
 800555e:	f205 4012 	addw	r0, r5, #1042	; 0x412
 8005562:	fa23 f000 	lsr.w	r0, r3, r0
 8005566:	ea48 0000 	orr.w	r0, r8, r0
 800556a:	f7fa ff3b 	bl	80003e4 <__aeabi_ui2d>
 800556e:	2301      	movs	r3, #1
 8005570:	4680      	mov	r8, r0
 8005572:	f1a1 79f8 	sub.w	r9, r1, #32505856	; 0x1f00000
 8005576:	3d01      	subs	r5, #1
 8005578:	9310      	str	r3, [sp, #64]	; 0x40
 800557a:	e771      	b.n	8005460 <_dtoa_r+0x100>
 800557c:	9b02      	ldr	r3, [sp, #8]
 800557e:	f1c0 0020 	rsb	r0, r0, #32
 8005582:	fa03 f000 	lsl.w	r0, r3, r0
 8005586:	e7f0      	b.n	800556a <_dtoa_r+0x20a>
 8005588:	2301      	movs	r3, #1
 800558a:	e7b0      	b.n	80054ee <_dtoa_r+0x18e>
 800558c:	900d      	str	r0, [sp, #52]	; 0x34
 800558e:	e7af      	b.n	80054f0 <_dtoa_r+0x190>
 8005590:	f1ca 0300 	rsb	r3, sl, #0
 8005594:	9308      	str	r3, [sp, #32]
 8005596:	2300      	movs	r3, #0
 8005598:	eba9 090a 	sub.w	r9, r9, sl
 800559c:	930c      	str	r3, [sp, #48]	; 0x30
 800559e:	e7bc      	b.n	800551a <_dtoa_r+0x1ba>
 80055a0:	2301      	movs	r3, #1
 80055a2:	9309      	str	r3, [sp, #36]	; 0x24
 80055a4:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 80055a6:	2b00      	cmp	r3, #0
 80055a8:	dd74      	ble.n	8005694 <_dtoa_r+0x334>
 80055aa:	4698      	mov	r8, r3
 80055ac:	9304      	str	r3, [sp, #16]
 80055ae:	2200      	movs	r2, #0
 80055b0:	6a66      	ldr	r6, [r4, #36]	; 0x24
 80055b2:	6072      	str	r2, [r6, #4]
 80055b4:	2204      	movs	r2, #4
 80055b6:	f102 0014 	add.w	r0, r2, #20
 80055ba:	4298      	cmp	r0, r3
 80055bc:	6871      	ldr	r1, [r6, #4]
 80055be:	d96e      	bls.n	800569e <_dtoa_r+0x33e>
 80055c0:	4620      	mov	r0, r4
 80055c2:	f000 fe92 	bl	80062ea <_Balloc>
 80055c6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80055c8:	6030      	str	r0, [r6, #0]
 80055ca:	681b      	ldr	r3, [r3, #0]
 80055cc:	f1b8 0f0e 	cmp.w	r8, #14
 80055d0:	9306      	str	r3, [sp, #24]
 80055d2:	f200 80ed 	bhi.w	80057b0 <_dtoa_r+0x450>
 80055d6:	2d00      	cmp	r5, #0
 80055d8:	f000 80ea 	beq.w	80057b0 <_dtoa_r+0x450>
 80055dc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80055e0:	f1ba 0f00 	cmp.w	sl, #0
 80055e4:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
 80055e8:	dd77      	ble.n	80056da <_dtoa_r+0x37a>
 80055ea:	4a28      	ldr	r2, [pc, #160]	; (800568c <_dtoa_r+0x32c>)
 80055ec:	f00a 030f 	and.w	r3, sl, #15
 80055f0:	ea4f 162a 	mov.w	r6, sl, asr #4
 80055f4:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 80055f8:	06f0      	lsls	r0, r6, #27
 80055fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80055fe:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8005602:	d568      	bpl.n	80056d6 <_dtoa_r+0x376>
 8005604:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 8005608:	4b21      	ldr	r3, [pc, #132]	; (8005690 <_dtoa_r+0x330>)
 800560a:	2503      	movs	r5, #3
 800560c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8005610:	f7fb f88c 	bl	800072c <__aeabi_ddiv>
 8005614:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005618:	f006 060f 	and.w	r6, r6, #15
 800561c:	4f1c      	ldr	r7, [pc, #112]	; (8005690 <_dtoa_r+0x330>)
 800561e:	e04f      	b.n	80056c0 <_dtoa_r+0x360>
 8005620:	2301      	movs	r3, #1
 8005622:	9309      	str	r3, [sp, #36]	; 0x24
 8005624:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8005626:	4453      	add	r3, sl
 8005628:	f103 0801 	add.w	r8, r3, #1
 800562c:	9304      	str	r3, [sp, #16]
 800562e:	4643      	mov	r3, r8
 8005630:	2b01      	cmp	r3, #1
 8005632:	bfb8      	it	lt
 8005634:	2301      	movlt	r3, #1
 8005636:	e7ba      	b.n	80055ae <_dtoa_r+0x24e>
 8005638:	2300      	movs	r3, #0
 800563a:	e7b2      	b.n	80055a2 <_dtoa_r+0x242>
 800563c:	2300      	movs	r3, #0
 800563e:	e7f0      	b.n	8005622 <_dtoa_r+0x2c2>
 8005640:	2501      	movs	r5, #1
 8005642:	2300      	movs	r3, #0
 8005644:	9509      	str	r5, [sp, #36]	; 0x24
 8005646:	931e      	str	r3, [sp, #120]	; 0x78
 8005648:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800564c:	2200      	movs	r2, #0
 800564e:	9304      	str	r3, [sp, #16]
 8005650:	4698      	mov	r8, r3
 8005652:	2312      	movs	r3, #18
 8005654:	921f      	str	r2, [sp, #124]	; 0x7c
 8005656:	e7aa      	b.n	80055ae <_dtoa_r+0x24e>
 8005658:	2301      	movs	r3, #1
 800565a:	9309      	str	r3, [sp, #36]	; 0x24
 800565c:	e7f4      	b.n	8005648 <_dtoa_r+0x2e8>
 800565e:	bf00      	nop
 8005660:	636f4361 	.word	0x636f4361
 8005664:	3fd287a7 	.word	0x3fd287a7
 8005668:	8b60c8b3 	.word	0x8b60c8b3
 800566c:	3fc68a28 	.word	0x3fc68a28
 8005670:	509f79fb 	.word	0x509f79fb
 8005674:	3fd34413 	.word	0x3fd34413
 8005678:	7ff00000 	.word	0x7ff00000
 800567c:	08006d9b 	.word	0x08006d9b
 8005680:	08006d92 	.word	0x08006d92
 8005684:	08006d91 	.word	0x08006d91
 8005688:	3ff80000 	.word	0x3ff80000
 800568c:	08006e38 	.word	0x08006e38
 8005690:	08006e10 	.word	0x08006e10
 8005694:	2301      	movs	r3, #1
 8005696:	9304      	str	r3, [sp, #16]
 8005698:	4698      	mov	r8, r3
 800569a:	461a      	mov	r2, r3
 800569c:	e7da      	b.n	8005654 <_dtoa_r+0x2f4>
 800569e:	3101      	adds	r1, #1
 80056a0:	6071      	str	r1, [r6, #4]
 80056a2:	0052      	lsls	r2, r2, #1
 80056a4:	e787      	b.n	80055b6 <_dtoa_r+0x256>
 80056a6:	07f1      	lsls	r1, r6, #31
 80056a8:	d508      	bpl.n	80056bc <_dtoa_r+0x35c>
 80056aa:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80056ae:	e9d7 2300 	ldrd	r2, r3, [r7]
 80056b2:	f7fa ff11 	bl	80004d8 <__aeabi_dmul>
 80056b6:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 80056ba:	3501      	adds	r5, #1
 80056bc:	1076      	asrs	r6, r6, #1
 80056be:	3708      	adds	r7, #8
 80056c0:	2e00      	cmp	r6, #0
 80056c2:	d1f0      	bne.n	80056a6 <_dtoa_r+0x346>
 80056c4:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 80056c8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80056cc:	f7fb f82e 	bl	800072c <__aeabi_ddiv>
 80056d0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80056d4:	e01b      	b.n	800570e <_dtoa_r+0x3ae>
 80056d6:	2502      	movs	r5, #2
 80056d8:	e7a0      	b.n	800561c <_dtoa_r+0x2bc>
 80056da:	f000 80a4 	beq.w	8005826 <_dtoa_r+0x4c6>
 80056de:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 80056e2:	f1ca 0600 	rsb	r6, sl, #0
 80056e6:	4ba0      	ldr	r3, [pc, #640]	; (8005968 <_dtoa_r+0x608>)
 80056e8:	f006 020f 	and.w	r2, r6, #15
 80056ec:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80056f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80056f4:	f7fa fef0 	bl	80004d8 <__aeabi_dmul>
 80056f8:	2502      	movs	r5, #2
 80056fa:	2300      	movs	r3, #0
 80056fc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005700:	4f9a      	ldr	r7, [pc, #616]	; (800596c <_dtoa_r+0x60c>)
 8005702:	1136      	asrs	r6, r6, #4
 8005704:	2e00      	cmp	r6, #0
 8005706:	f040 8083 	bne.w	8005810 <_dtoa_r+0x4b0>
 800570a:	2b00      	cmp	r3, #0
 800570c:	d1e0      	bne.n	80056d0 <_dtoa_r+0x370>
 800570e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005710:	2b00      	cmp	r3, #0
 8005712:	f000 808a 	beq.w	800582a <_dtoa_r+0x4ca>
 8005716:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800571a:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 800571e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8005722:	2200      	movs	r2, #0
 8005724:	4b92      	ldr	r3, [pc, #584]	; (8005970 <_dtoa_r+0x610>)
 8005726:	f7fb f949 	bl	80009bc <__aeabi_dcmplt>
 800572a:	2800      	cmp	r0, #0
 800572c:	d07d      	beq.n	800582a <_dtoa_r+0x4ca>
 800572e:	f1b8 0f00 	cmp.w	r8, #0
 8005732:	d07a      	beq.n	800582a <_dtoa_r+0x4ca>
 8005734:	9b04      	ldr	r3, [sp, #16]
 8005736:	2b00      	cmp	r3, #0
 8005738:	dd36      	ble.n	80057a8 <_dtoa_r+0x448>
 800573a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800573e:	2200      	movs	r2, #0
 8005740:	4b8c      	ldr	r3, [pc, #560]	; (8005974 <_dtoa_r+0x614>)
 8005742:	f7fa fec9 	bl	80004d8 <__aeabi_dmul>
 8005746:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800574a:	9e04      	ldr	r6, [sp, #16]
 800574c:	f10a 37ff 	add.w	r7, sl, #4294967295	; 0xffffffff
 8005750:	3501      	adds	r5, #1
 8005752:	4628      	mov	r0, r5
 8005754:	f7fa fe56 	bl	8000404 <__aeabi_i2d>
 8005758:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800575c:	f7fa febc 	bl	80004d8 <__aeabi_dmul>
 8005760:	2200      	movs	r2, #0
 8005762:	4b85      	ldr	r3, [pc, #532]	; (8005978 <_dtoa_r+0x618>)
 8005764:	f7fa fd02 	bl	800016c <__adddf3>
 8005768:	f1a1 7550 	sub.w	r5, r1, #54525952	; 0x3400000
 800576c:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8005770:	950b      	str	r5, [sp, #44]	; 0x2c
 8005772:	2e00      	cmp	r6, #0
 8005774:	d15c      	bne.n	8005830 <_dtoa_r+0x4d0>
 8005776:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800577a:	2200      	movs	r2, #0
 800577c:	4b7f      	ldr	r3, [pc, #508]	; (800597c <_dtoa_r+0x61c>)
 800577e:	f7fa fcf3 	bl	8000168 <__aeabi_dsub>
 8005782:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005784:	462b      	mov	r3, r5
 8005786:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800578a:	f7fb f935 	bl	80009f8 <__aeabi_dcmpgt>
 800578e:	2800      	cmp	r0, #0
 8005790:	f040 8281 	bne.w	8005c96 <_dtoa_r+0x936>
 8005794:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005798:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800579a:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
 800579e:	f7fb f90d 	bl	80009bc <__aeabi_dcmplt>
 80057a2:	2800      	cmp	r0, #0
 80057a4:	f040 8275 	bne.w	8005c92 <_dtoa_r+0x932>
 80057a8:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 80057ac:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80057b0:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80057b2:	2b00      	cmp	r3, #0
 80057b4:	f2c0 814b 	blt.w	8005a4e <_dtoa_r+0x6ee>
 80057b8:	f1ba 0f0e 	cmp.w	sl, #14
 80057bc:	f300 8147 	bgt.w	8005a4e <_dtoa_r+0x6ee>
 80057c0:	4b69      	ldr	r3, [pc, #420]	; (8005968 <_dtoa_r+0x608>)
 80057c2:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 80057c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80057ca:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80057ce:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 80057d0:	2b00      	cmp	r3, #0
 80057d2:	f280 80d7 	bge.w	8005984 <_dtoa_r+0x624>
 80057d6:	f1b8 0f00 	cmp.w	r8, #0
 80057da:	f300 80d3 	bgt.w	8005984 <_dtoa_r+0x624>
 80057de:	f040 8257 	bne.w	8005c90 <_dtoa_r+0x930>
 80057e2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80057e6:	2200      	movs	r2, #0
 80057e8:	4b64      	ldr	r3, [pc, #400]	; (800597c <_dtoa_r+0x61c>)
 80057ea:	f7fa fe75 	bl	80004d8 <__aeabi_dmul>
 80057ee:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80057f2:	f7fb f8f7 	bl	80009e4 <__aeabi_dcmpge>
 80057f6:	4646      	mov	r6, r8
 80057f8:	4647      	mov	r7, r8
 80057fa:	2800      	cmp	r0, #0
 80057fc:	f040 822d 	bne.w	8005c5a <_dtoa_r+0x8fa>
 8005800:	9b06      	ldr	r3, [sp, #24]
 8005802:	9a06      	ldr	r2, [sp, #24]
 8005804:	1c5d      	adds	r5, r3, #1
 8005806:	2331      	movs	r3, #49	; 0x31
 8005808:	f10a 0a01 	add.w	sl, sl, #1
 800580c:	7013      	strb	r3, [r2, #0]
 800580e:	e228      	b.n	8005c62 <_dtoa_r+0x902>
 8005810:	07f2      	lsls	r2, r6, #31
 8005812:	d505      	bpl.n	8005820 <_dtoa_r+0x4c0>
 8005814:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005818:	f7fa fe5e 	bl	80004d8 <__aeabi_dmul>
 800581c:	2301      	movs	r3, #1
 800581e:	3501      	adds	r5, #1
 8005820:	1076      	asrs	r6, r6, #1
 8005822:	3708      	adds	r7, #8
 8005824:	e76e      	b.n	8005704 <_dtoa_r+0x3a4>
 8005826:	2502      	movs	r5, #2
 8005828:	e771      	b.n	800570e <_dtoa_r+0x3ae>
 800582a:	4657      	mov	r7, sl
 800582c:	4646      	mov	r6, r8
 800582e:	e790      	b.n	8005752 <_dtoa_r+0x3f2>
 8005830:	4b4d      	ldr	r3, [pc, #308]	; (8005968 <_dtoa_r+0x608>)
 8005832:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8005836:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 800583a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800583c:	2b00      	cmp	r3, #0
 800583e:	d048      	beq.n	80058d2 <_dtoa_r+0x572>
 8005840:	4602      	mov	r2, r0
 8005842:	460b      	mov	r3, r1
 8005844:	2000      	movs	r0, #0
 8005846:	494e      	ldr	r1, [pc, #312]	; (8005980 <_dtoa_r+0x620>)
 8005848:	f7fa ff70 	bl	800072c <__aeabi_ddiv>
 800584c:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8005850:	f7fa fc8a 	bl	8000168 <__aeabi_dsub>
 8005854:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8005858:	9d06      	ldr	r5, [sp, #24]
 800585a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800585e:	f7fb f8eb 	bl	8000a38 <__aeabi_d2iz>
 8005862:	9011      	str	r0, [sp, #68]	; 0x44
 8005864:	f7fa fdce 	bl	8000404 <__aeabi_i2d>
 8005868:	4602      	mov	r2, r0
 800586a:	460b      	mov	r3, r1
 800586c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005870:	f7fa fc7a 	bl	8000168 <__aeabi_dsub>
 8005874:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8005876:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800587a:	3330      	adds	r3, #48	; 0x30
 800587c:	f805 3b01 	strb.w	r3, [r5], #1
 8005880:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8005884:	f7fb f89a 	bl	80009bc <__aeabi_dcmplt>
 8005888:	2800      	cmp	r0, #0
 800588a:	d163      	bne.n	8005954 <_dtoa_r+0x5f4>
 800588c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005890:	2000      	movs	r0, #0
 8005892:	4937      	ldr	r1, [pc, #220]	; (8005970 <_dtoa_r+0x610>)
 8005894:	f7fa fc68 	bl	8000168 <__aeabi_dsub>
 8005898:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800589c:	f7fb f88e 	bl	80009bc <__aeabi_dcmplt>
 80058a0:	2800      	cmp	r0, #0
 80058a2:	f040 80b5 	bne.w	8005a10 <_dtoa_r+0x6b0>
 80058a6:	9b06      	ldr	r3, [sp, #24]
 80058a8:	1aeb      	subs	r3, r5, r3
 80058aa:	429e      	cmp	r6, r3
 80058ac:	f77f af7c 	ble.w	80057a8 <_dtoa_r+0x448>
 80058b0:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80058b4:	2200      	movs	r2, #0
 80058b6:	4b2f      	ldr	r3, [pc, #188]	; (8005974 <_dtoa_r+0x614>)
 80058b8:	f7fa fe0e 	bl	80004d8 <__aeabi_dmul>
 80058bc:	2200      	movs	r2, #0
 80058be:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 80058c2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80058c6:	4b2b      	ldr	r3, [pc, #172]	; (8005974 <_dtoa_r+0x614>)
 80058c8:	f7fa fe06 	bl	80004d8 <__aeabi_dmul>
 80058cc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80058d0:	e7c3      	b.n	800585a <_dtoa_r+0x4fa>
 80058d2:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 80058d6:	f7fa fdff 	bl	80004d8 <__aeabi_dmul>
 80058da:	9b06      	ldr	r3, [sp, #24]
 80058dc:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 80058e0:	199d      	adds	r5, r3, r6
 80058e2:	461e      	mov	r6, r3
 80058e4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80058e8:	f7fb f8a6 	bl	8000a38 <__aeabi_d2iz>
 80058ec:	9011      	str	r0, [sp, #68]	; 0x44
 80058ee:	f7fa fd89 	bl	8000404 <__aeabi_i2d>
 80058f2:	4602      	mov	r2, r0
 80058f4:	460b      	mov	r3, r1
 80058f6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80058fa:	f7fa fc35 	bl	8000168 <__aeabi_dsub>
 80058fe:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8005900:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005904:	3330      	adds	r3, #48	; 0x30
 8005906:	f806 3b01 	strb.w	r3, [r6], #1
 800590a:	42ae      	cmp	r6, r5
 800590c:	f04f 0200 	mov.w	r2, #0
 8005910:	d124      	bne.n	800595c <_dtoa_r+0x5fc>
 8005912:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8005916:	4b1a      	ldr	r3, [pc, #104]	; (8005980 <_dtoa_r+0x620>)
 8005918:	f7fa fc28 	bl	800016c <__adddf3>
 800591c:	4602      	mov	r2, r0
 800591e:	460b      	mov	r3, r1
 8005920:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005924:	f7fb f868 	bl	80009f8 <__aeabi_dcmpgt>
 8005928:	2800      	cmp	r0, #0
 800592a:	d171      	bne.n	8005a10 <_dtoa_r+0x6b0>
 800592c:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8005930:	2000      	movs	r0, #0
 8005932:	4913      	ldr	r1, [pc, #76]	; (8005980 <_dtoa_r+0x620>)
 8005934:	f7fa fc18 	bl	8000168 <__aeabi_dsub>
 8005938:	4602      	mov	r2, r0
 800593a:	460b      	mov	r3, r1
 800593c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005940:	f7fb f83c 	bl	80009bc <__aeabi_dcmplt>
 8005944:	2800      	cmp	r0, #0
 8005946:	f43f af2f 	beq.w	80057a8 <_dtoa_r+0x448>
 800594a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800594e:	1e6a      	subs	r2, r5, #1
 8005950:	2b30      	cmp	r3, #48	; 0x30
 8005952:	d001      	beq.n	8005958 <_dtoa_r+0x5f8>
 8005954:	46ba      	mov	sl, r7
 8005956:	e04a      	b.n	80059ee <_dtoa_r+0x68e>
 8005958:	4615      	mov	r5, r2
 800595a:	e7f6      	b.n	800594a <_dtoa_r+0x5ea>
 800595c:	4b05      	ldr	r3, [pc, #20]	; (8005974 <_dtoa_r+0x614>)
 800595e:	f7fa fdbb 	bl	80004d8 <__aeabi_dmul>
 8005962:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005966:	e7bd      	b.n	80058e4 <_dtoa_r+0x584>
 8005968:	08006e38 	.word	0x08006e38
 800596c:	08006e10 	.word	0x08006e10
 8005970:	3ff00000 	.word	0x3ff00000
 8005974:	40240000 	.word	0x40240000
 8005978:	401c0000 	.word	0x401c0000
 800597c:	40140000 	.word	0x40140000
 8005980:	3fe00000 	.word	0x3fe00000
 8005984:	9d06      	ldr	r5, [sp, #24]
 8005986:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800598a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800598e:	4630      	mov	r0, r6
 8005990:	4639      	mov	r1, r7
 8005992:	f7fa fecb 	bl	800072c <__aeabi_ddiv>
 8005996:	f7fb f84f 	bl	8000a38 <__aeabi_d2iz>
 800599a:	4681      	mov	r9, r0
 800599c:	f7fa fd32 	bl	8000404 <__aeabi_i2d>
 80059a0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80059a4:	f7fa fd98 	bl	80004d8 <__aeabi_dmul>
 80059a8:	4602      	mov	r2, r0
 80059aa:	460b      	mov	r3, r1
 80059ac:	4630      	mov	r0, r6
 80059ae:	4639      	mov	r1, r7
 80059b0:	f7fa fbda 	bl	8000168 <__aeabi_dsub>
 80059b4:	f109 0630 	add.w	r6, r9, #48	; 0x30
 80059b8:	f805 6b01 	strb.w	r6, [r5], #1
 80059bc:	9e06      	ldr	r6, [sp, #24]
 80059be:	4602      	mov	r2, r0
 80059c0:	1bae      	subs	r6, r5, r6
 80059c2:	45b0      	cmp	r8, r6
 80059c4:	460b      	mov	r3, r1
 80059c6:	d135      	bne.n	8005a34 <_dtoa_r+0x6d4>
 80059c8:	f7fa fbd0 	bl	800016c <__adddf3>
 80059cc:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80059d0:	4606      	mov	r6, r0
 80059d2:	460f      	mov	r7, r1
 80059d4:	f7fb f810 	bl	80009f8 <__aeabi_dcmpgt>
 80059d8:	b9c8      	cbnz	r0, 8005a0e <_dtoa_r+0x6ae>
 80059da:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80059de:	4630      	mov	r0, r6
 80059e0:	4639      	mov	r1, r7
 80059e2:	f7fa ffe1 	bl	80009a8 <__aeabi_dcmpeq>
 80059e6:	b110      	cbz	r0, 80059ee <_dtoa_r+0x68e>
 80059e8:	f019 0f01 	tst.w	r9, #1
 80059ec:	d10f      	bne.n	8005a0e <_dtoa_r+0x6ae>
 80059ee:	4659      	mov	r1, fp
 80059f0:	4620      	mov	r0, r4
 80059f2:	f000 fcae 	bl	8006352 <_Bfree>
 80059f6:	2300      	movs	r3, #0
 80059f8:	9a20      	ldr	r2, [sp, #128]	; 0x80
 80059fa:	702b      	strb	r3, [r5, #0]
 80059fc:	f10a 0301 	add.w	r3, sl, #1
 8005a00:	6013      	str	r3, [r2, #0]
 8005a02:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8005a04:	2b00      	cmp	r3, #0
 8005a06:	f43f acf3 	beq.w	80053f0 <_dtoa_r+0x90>
 8005a0a:	601d      	str	r5, [r3, #0]
 8005a0c:	e4f0      	b.n	80053f0 <_dtoa_r+0x90>
 8005a0e:	4657      	mov	r7, sl
 8005a10:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8005a14:	1e6b      	subs	r3, r5, #1
 8005a16:	2a39      	cmp	r2, #57	; 0x39
 8005a18:	d106      	bne.n	8005a28 <_dtoa_r+0x6c8>
 8005a1a:	9a06      	ldr	r2, [sp, #24]
 8005a1c:	429a      	cmp	r2, r3
 8005a1e:	d107      	bne.n	8005a30 <_dtoa_r+0x6d0>
 8005a20:	2330      	movs	r3, #48	; 0x30
 8005a22:	7013      	strb	r3, [r2, #0]
 8005a24:	4613      	mov	r3, r2
 8005a26:	3701      	adds	r7, #1
 8005a28:	781a      	ldrb	r2, [r3, #0]
 8005a2a:	3201      	adds	r2, #1
 8005a2c:	701a      	strb	r2, [r3, #0]
 8005a2e:	e791      	b.n	8005954 <_dtoa_r+0x5f4>
 8005a30:	461d      	mov	r5, r3
 8005a32:	e7ed      	b.n	8005a10 <_dtoa_r+0x6b0>
 8005a34:	2200      	movs	r2, #0
 8005a36:	4b99      	ldr	r3, [pc, #612]	; (8005c9c <_dtoa_r+0x93c>)
 8005a38:	f7fa fd4e 	bl	80004d8 <__aeabi_dmul>
 8005a3c:	2200      	movs	r2, #0
 8005a3e:	2300      	movs	r3, #0
 8005a40:	4606      	mov	r6, r0
 8005a42:	460f      	mov	r7, r1
 8005a44:	f7fa ffb0 	bl	80009a8 <__aeabi_dcmpeq>
 8005a48:	2800      	cmp	r0, #0
 8005a4a:	d09e      	beq.n	800598a <_dtoa_r+0x62a>
 8005a4c:	e7cf      	b.n	80059ee <_dtoa_r+0x68e>
 8005a4e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005a50:	2a00      	cmp	r2, #0
 8005a52:	f000 8088 	beq.w	8005b66 <_dtoa_r+0x806>
 8005a56:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8005a58:	2a01      	cmp	r2, #1
 8005a5a:	dc6d      	bgt.n	8005b38 <_dtoa_r+0x7d8>
 8005a5c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8005a5e:	2a00      	cmp	r2, #0
 8005a60:	d066      	beq.n	8005b30 <_dtoa_r+0x7d0>
 8005a62:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8005a66:	464d      	mov	r5, r9
 8005a68:	9e08      	ldr	r6, [sp, #32]
 8005a6a:	9a07      	ldr	r2, [sp, #28]
 8005a6c:	2101      	movs	r1, #1
 8005a6e:	441a      	add	r2, r3
 8005a70:	4620      	mov	r0, r4
 8005a72:	4499      	add	r9, r3
 8005a74:	9207      	str	r2, [sp, #28]
 8005a76:	f000 fd0c 	bl	8006492 <__i2b>
 8005a7a:	4607      	mov	r7, r0
 8005a7c:	2d00      	cmp	r5, #0
 8005a7e:	dd0b      	ble.n	8005a98 <_dtoa_r+0x738>
 8005a80:	9b07      	ldr	r3, [sp, #28]
 8005a82:	2b00      	cmp	r3, #0
 8005a84:	dd08      	ble.n	8005a98 <_dtoa_r+0x738>
 8005a86:	42ab      	cmp	r3, r5
 8005a88:	bfa8      	it	ge
 8005a8a:	462b      	movge	r3, r5
 8005a8c:	9a07      	ldr	r2, [sp, #28]
 8005a8e:	eba9 0903 	sub.w	r9, r9, r3
 8005a92:	1aed      	subs	r5, r5, r3
 8005a94:	1ad3      	subs	r3, r2, r3
 8005a96:	9307      	str	r3, [sp, #28]
 8005a98:	9b08      	ldr	r3, [sp, #32]
 8005a9a:	b1eb      	cbz	r3, 8005ad8 <_dtoa_r+0x778>
 8005a9c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005a9e:	2b00      	cmp	r3, #0
 8005aa0:	d065      	beq.n	8005b6e <_dtoa_r+0x80e>
 8005aa2:	b18e      	cbz	r6, 8005ac8 <_dtoa_r+0x768>
 8005aa4:	4639      	mov	r1, r7
 8005aa6:	4632      	mov	r2, r6
 8005aa8:	4620      	mov	r0, r4
 8005aaa:	f000 fd91 	bl	80065d0 <__pow5mult>
 8005aae:	465a      	mov	r2, fp
 8005ab0:	4601      	mov	r1, r0
 8005ab2:	4607      	mov	r7, r0
 8005ab4:	4620      	mov	r0, r4
 8005ab6:	f000 fcf5 	bl	80064a4 <__multiply>
 8005aba:	4659      	mov	r1, fp
 8005abc:	900a      	str	r0, [sp, #40]	; 0x28
 8005abe:	4620      	mov	r0, r4
 8005ac0:	f000 fc47 	bl	8006352 <_Bfree>
 8005ac4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005ac6:	469b      	mov	fp, r3
 8005ac8:	9b08      	ldr	r3, [sp, #32]
 8005aca:	1b9a      	subs	r2, r3, r6
 8005acc:	d004      	beq.n	8005ad8 <_dtoa_r+0x778>
 8005ace:	4659      	mov	r1, fp
 8005ad0:	4620      	mov	r0, r4
 8005ad2:	f000 fd7d 	bl	80065d0 <__pow5mult>
 8005ad6:	4683      	mov	fp, r0
 8005ad8:	2101      	movs	r1, #1
 8005ada:	4620      	mov	r0, r4
 8005adc:	f000 fcd9 	bl	8006492 <__i2b>
 8005ae0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005ae2:	4606      	mov	r6, r0
 8005ae4:	2b00      	cmp	r3, #0
 8005ae6:	f000 81c6 	beq.w	8005e76 <_dtoa_r+0xb16>
 8005aea:	461a      	mov	r2, r3
 8005aec:	4601      	mov	r1, r0
 8005aee:	4620      	mov	r0, r4
 8005af0:	f000 fd6e 	bl	80065d0 <__pow5mult>
 8005af4:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8005af6:	4606      	mov	r6, r0
 8005af8:	2b01      	cmp	r3, #1
 8005afa:	dc3e      	bgt.n	8005b7a <_dtoa_r+0x81a>
 8005afc:	9b02      	ldr	r3, [sp, #8]
 8005afe:	2b00      	cmp	r3, #0
 8005b00:	d137      	bne.n	8005b72 <_dtoa_r+0x812>
 8005b02:	9b03      	ldr	r3, [sp, #12]
 8005b04:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005b08:	2b00      	cmp	r3, #0
 8005b0a:	d134      	bne.n	8005b76 <_dtoa_r+0x816>
 8005b0c:	9b03      	ldr	r3, [sp, #12]
 8005b0e:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8005b12:	0d1b      	lsrs	r3, r3, #20
 8005b14:	051b      	lsls	r3, r3, #20
 8005b16:	b12b      	cbz	r3, 8005b24 <_dtoa_r+0x7c4>
 8005b18:	9b07      	ldr	r3, [sp, #28]
 8005b1a:	f109 0901 	add.w	r9, r9, #1
 8005b1e:	3301      	adds	r3, #1
 8005b20:	9307      	str	r3, [sp, #28]
 8005b22:	2301      	movs	r3, #1
 8005b24:	9308      	str	r3, [sp, #32]
 8005b26:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005b28:	2b00      	cmp	r3, #0
 8005b2a:	d128      	bne.n	8005b7e <_dtoa_r+0x81e>
 8005b2c:	2001      	movs	r0, #1
 8005b2e:	e02e      	b.n	8005b8e <_dtoa_r+0x82e>
 8005b30:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8005b32:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8005b36:	e796      	b.n	8005a66 <_dtoa_r+0x706>
 8005b38:	9b08      	ldr	r3, [sp, #32]
 8005b3a:	f108 36ff 	add.w	r6, r8, #4294967295	; 0xffffffff
 8005b3e:	42b3      	cmp	r3, r6
 8005b40:	bfb7      	itett	lt
 8005b42:	9b08      	ldrlt	r3, [sp, #32]
 8005b44:	1b9e      	subge	r6, r3, r6
 8005b46:	1af2      	sublt	r2, r6, r3
 8005b48:	9b0c      	ldrlt	r3, [sp, #48]	; 0x30
 8005b4a:	bfbf      	itttt	lt
 8005b4c:	9608      	strlt	r6, [sp, #32]
 8005b4e:	189b      	addlt	r3, r3, r2
 8005b50:	930c      	strlt	r3, [sp, #48]	; 0x30
 8005b52:	2600      	movlt	r6, #0
 8005b54:	f1b8 0f00 	cmp.w	r8, #0
 8005b58:	bfb9      	ittee	lt
 8005b5a:	eba9 0508 	sublt.w	r5, r9, r8
 8005b5e:	2300      	movlt	r3, #0
 8005b60:	464d      	movge	r5, r9
 8005b62:	4643      	movge	r3, r8
 8005b64:	e781      	b.n	8005a6a <_dtoa_r+0x70a>
 8005b66:	9e08      	ldr	r6, [sp, #32]
 8005b68:	464d      	mov	r5, r9
 8005b6a:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8005b6c:	e786      	b.n	8005a7c <_dtoa_r+0x71c>
 8005b6e:	9a08      	ldr	r2, [sp, #32]
 8005b70:	e7ad      	b.n	8005ace <_dtoa_r+0x76e>
 8005b72:	2300      	movs	r3, #0
 8005b74:	e7d6      	b.n	8005b24 <_dtoa_r+0x7c4>
 8005b76:	9b02      	ldr	r3, [sp, #8]
 8005b78:	e7d4      	b.n	8005b24 <_dtoa_r+0x7c4>
 8005b7a:	2300      	movs	r3, #0
 8005b7c:	9308      	str	r3, [sp, #32]
 8005b7e:	6933      	ldr	r3, [r6, #16]
 8005b80:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8005b84:	6918      	ldr	r0, [r3, #16]
 8005b86:	f000 fc36 	bl	80063f6 <__hi0bits>
 8005b8a:	f1c0 0020 	rsb	r0, r0, #32
 8005b8e:	9b07      	ldr	r3, [sp, #28]
 8005b90:	4418      	add	r0, r3
 8005b92:	f010 001f 	ands.w	r0, r0, #31
 8005b96:	d047      	beq.n	8005c28 <_dtoa_r+0x8c8>
 8005b98:	f1c0 0320 	rsb	r3, r0, #32
 8005b9c:	2b04      	cmp	r3, #4
 8005b9e:	dd3b      	ble.n	8005c18 <_dtoa_r+0x8b8>
 8005ba0:	9b07      	ldr	r3, [sp, #28]
 8005ba2:	f1c0 001c 	rsb	r0, r0, #28
 8005ba6:	4481      	add	r9, r0
 8005ba8:	4405      	add	r5, r0
 8005baa:	4403      	add	r3, r0
 8005bac:	9307      	str	r3, [sp, #28]
 8005bae:	f1b9 0f00 	cmp.w	r9, #0
 8005bb2:	dd05      	ble.n	8005bc0 <_dtoa_r+0x860>
 8005bb4:	4659      	mov	r1, fp
 8005bb6:	464a      	mov	r2, r9
 8005bb8:	4620      	mov	r0, r4
 8005bba:	f000 fd57 	bl	800666c <__lshift>
 8005bbe:	4683      	mov	fp, r0
 8005bc0:	9b07      	ldr	r3, [sp, #28]
 8005bc2:	2b00      	cmp	r3, #0
 8005bc4:	dd05      	ble.n	8005bd2 <_dtoa_r+0x872>
 8005bc6:	4631      	mov	r1, r6
 8005bc8:	461a      	mov	r2, r3
 8005bca:	4620      	mov	r0, r4
 8005bcc:	f000 fd4e 	bl	800666c <__lshift>
 8005bd0:	4606      	mov	r6, r0
 8005bd2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005bd4:	b353      	cbz	r3, 8005c2c <_dtoa_r+0x8cc>
 8005bd6:	4631      	mov	r1, r6
 8005bd8:	4658      	mov	r0, fp
 8005bda:	f000 fd9b 	bl	8006714 <__mcmp>
 8005bde:	2800      	cmp	r0, #0
 8005be0:	da24      	bge.n	8005c2c <_dtoa_r+0x8cc>
 8005be2:	2300      	movs	r3, #0
 8005be4:	4659      	mov	r1, fp
 8005be6:	220a      	movs	r2, #10
 8005be8:	4620      	mov	r0, r4
 8005bea:	f000 fbc9 	bl	8006380 <__multadd>
 8005bee:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005bf0:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 8005bf4:	4683      	mov	fp, r0
 8005bf6:	2b00      	cmp	r3, #0
 8005bf8:	f000 8144 	beq.w	8005e84 <_dtoa_r+0xb24>
 8005bfc:	2300      	movs	r3, #0
 8005bfe:	4639      	mov	r1, r7
 8005c00:	220a      	movs	r2, #10
 8005c02:	4620      	mov	r0, r4
 8005c04:	f000 fbbc 	bl	8006380 <__multadd>
 8005c08:	9b04      	ldr	r3, [sp, #16]
 8005c0a:	4607      	mov	r7, r0
 8005c0c:	2b00      	cmp	r3, #0
 8005c0e:	dc4d      	bgt.n	8005cac <_dtoa_r+0x94c>
 8005c10:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8005c12:	2b02      	cmp	r3, #2
 8005c14:	dd4a      	ble.n	8005cac <_dtoa_r+0x94c>
 8005c16:	e011      	b.n	8005c3c <_dtoa_r+0x8dc>
 8005c18:	d0c9      	beq.n	8005bae <_dtoa_r+0x84e>
 8005c1a:	9a07      	ldr	r2, [sp, #28]
 8005c1c:	331c      	adds	r3, #28
 8005c1e:	441a      	add	r2, r3
 8005c20:	4499      	add	r9, r3
 8005c22:	441d      	add	r5, r3
 8005c24:	4613      	mov	r3, r2
 8005c26:	e7c1      	b.n	8005bac <_dtoa_r+0x84c>
 8005c28:	4603      	mov	r3, r0
 8005c2a:	e7f6      	b.n	8005c1a <_dtoa_r+0x8ba>
 8005c2c:	f1b8 0f00 	cmp.w	r8, #0
 8005c30:	dc36      	bgt.n	8005ca0 <_dtoa_r+0x940>
 8005c32:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8005c34:	2b02      	cmp	r3, #2
 8005c36:	dd33      	ble.n	8005ca0 <_dtoa_r+0x940>
 8005c38:	f8cd 8010 	str.w	r8, [sp, #16]
 8005c3c:	9b04      	ldr	r3, [sp, #16]
 8005c3e:	b963      	cbnz	r3, 8005c5a <_dtoa_r+0x8fa>
 8005c40:	4631      	mov	r1, r6
 8005c42:	2205      	movs	r2, #5
 8005c44:	4620      	mov	r0, r4
 8005c46:	f000 fb9b 	bl	8006380 <__multadd>
 8005c4a:	4601      	mov	r1, r0
 8005c4c:	4606      	mov	r6, r0
 8005c4e:	4658      	mov	r0, fp
 8005c50:	f000 fd60 	bl	8006714 <__mcmp>
 8005c54:	2800      	cmp	r0, #0
 8005c56:	f73f add3 	bgt.w	8005800 <_dtoa_r+0x4a0>
 8005c5a:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8005c5c:	9d06      	ldr	r5, [sp, #24]
 8005c5e:	ea6f 0a03 	mvn.w	sl, r3
 8005c62:	f04f 0900 	mov.w	r9, #0
 8005c66:	4631      	mov	r1, r6
 8005c68:	4620      	mov	r0, r4
 8005c6a:	f000 fb72 	bl	8006352 <_Bfree>
 8005c6e:	2f00      	cmp	r7, #0
 8005c70:	f43f aebd 	beq.w	80059ee <_dtoa_r+0x68e>
 8005c74:	f1b9 0f00 	cmp.w	r9, #0
 8005c78:	d005      	beq.n	8005c86 <_dtoa_r+0x926>
 8005c7a:	45b9      	cmp	r9, r7
 8005c7c:	d003      	beq.n	8005c86 <_dtoa_r+0x926>
 8005c7e:	4649      	mov	r1, r9
 8005c80:	4620      	mov	r0, r4
 8005c82:	f000 fb66 	bl	8006352 <_Bfree>
 8005c86:	4639      	mov	r1, r7
 8005c88:	4620      	mov	r0, r4
 8005c8a:	f000 fb62 	bl	8006352 <_Bfree>
 8005c8e:	e6ae      	b.n	80059ee <_dtoa_r+0x68e>
 8005c90:	2600      	movs	r6, #0
 8005c92:	4637      	mov	r7, r6
 8005c94:	e7e1      	b.n	8005c5a <_dtoa_r+0x8fa>
 8005c96:	46ba      	mov	sl, r7
 8005c98:	4637      	mov	r7, r6
 8005c9a:	e5b1      	b.n	8005800 <_dtoa_r+0x4a0>
 8005c9c:	40240000 	.word	0x40240000
 8005ca0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005ca2:	f8cd 8010 	str.w	r8, [sp, #16]
 8005ca6:	2b00      	cmp	r3, #0
 8005ca8:	f000 80f3 	beq.w	8005e92 <_dtoa_r+0xb32>
 8005cac:	2d00      	cmp	r5, #0
 8005cae:	dd05      	ble.n	8005cbc <_dtoa_r+0x95c>
 8005cb0:	4639      	mov	r1, r7
 8005cb2:	462a      	mov	r2, r5
 8005cb4:	4620      	mov	r0, r4
 8005cb6:	f000 fcd9 	bl	800666c <__lshift>
 8005cba:	4607      	mov	r7, r0
 8005cbc:	9b08      	ldr	r3, [sp, #32]
 8005cbe:	2b00      	cmp	r3, #0
 8005cc0:	d04c      	beq.n	8005d5c <_dtoa_r+0x9fc>
 8005cc2:	6879      	ldr	r1, [r7, #4]
 8005cc4:	4620      	mov	r0, r4
 8005cc6:	f000 fb10 	bl	80062ea <_Balloc>
 8005cca:	4605      	mov	r5, r0
 8005ccc:	693a      	ldr	r2, [r7, #16]
 8005cce:	f107 010c 	add.w	r1, r7, #12
 8005cd2:	3202      	adds	r2, #2
 8005cd4:	0092      	lsls	r2, r2, #2
 8005cd6:	300c      	adds	r0, #12
 8005cd8:	f000 fafc 	bl	80062d4 <memcpy>
 8005cdc:	2201      	movs	r2, #1
 8005cde:	4629      	mov	r1, r5
 8005ce0:	4620      	mov	r0, r4
 8005ce2:	f000 fcc3 	bl	800666c <__lshift>
 8005ce6:	46b9      	mov	r9, r7
 8005ce8:	4607      	mov	r7, r0
 8005cea:	9b06      	ldr	r3, [sp, #24]
 8005cec:	9307      	str	r3, [sp, #28]
 8005cee:	9b02      	ldr	r3, [sp, #8]
 8005cf0:	f003 0301 	and.w	r3, r3, #1
 8005cf4:	9308      	str	r3, [sp, #32]
 8005cf6:	4631      	mov	r1, r6
 8005cf8:	4658      	mov	r0, fp
 8005cfa:	f7ff faa1 	bl	8005240 <quorem>
 8005cfe:	4649      	mov	r1, r9
 8005d00:	4605      	mov	r5, r0
 8005d02:	f100 0830 	add.w	r8, r0, #48	; 0x30
 8005d06:	4658      	mov	r0, fp
 8005d08:	f000 fd04 	bl	8006714 <__mcmp>
 8005d0c:	463a      	mov	r2, r7
 8005d0e:	9002      	str	r0, [sp, #8]
 8005d10:	4631      	mov	r1, r6
 8005d12:	4620      	mov	r0, r4
 8005d14:	f000 fd18 	bl	8006748 <__mdiff>
 8005d18:	68c3      	ldr	r3, [r0, #12]
 8005d1a:	4602      	mov	r2, r0
 8005d1c:	bb03      	cbnz	r3, 8005d60 <_dtoa_r+0xa00>
 8005d1e:	4601      	mov	r1, r0
 8005d20:	9009      	str	r0, [sp, #36]	; 0x24
 8005d22:	4658      	mov	r0, fp
 8005d24:	f000 fcf6 	bl	8006714 <__mcmp>
 8005d28:	4603      	mov	r3, r0
 8005d2a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005d2c:	4611      	mov	r1, r2
 8005d2e:	4620      	mov	r0, r4
 8005d30:	9309      	str	r3, [sp, #36]	; 0x24
 8005d32:	f000 fb0e 	bl	8006352 <_Bfree>
 8005d36:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005d38:	b9a3      	cbnz	r3, 8005d64 <_dtoa_r+0xa04>
 8005d3a:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8005d3c:	b992      	cbnz	r2, 8005d64 <_dtoa_r+0xa04>
 8005d3e:	9a08      	ldr	r2, [sp, #32]
 8005d40:	b982      	cbnz	r2, 8005d64 <_dtoa_r+0xa04>
 8005d42:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8005d46:	d029      	beq.n	8005d9c <_dtoa_r+0xa3c>
 8005d48:	9b02      	ldr	r3, [sp, #8]
 8005d4a:	2b00      	cmp	r3, #0
 8005d4c:	dd01      	ble.n	8005d52 <_dtoa_r+0x9f2>
 8005d4e:	f105 0831 	add.w	r8, r5, #49	; 0x31
 8005d52:	9b07      	ldr	r3, [sp, #28]
 8005d54:	1c5d      	adds	r5, r3, #1
 8005d56:	f883 8000 	strb.w	r8, [r3]
 8005d5a:	e784      	b.n	8005c66 <_dtoa_r+0x906>
 8005d5c:	4638      	mov	r0, r7
 8005d5e:	e7c2      	b.n	8005ce6 <_dtoa_r+0x986>
 8005d60:	2301      	movs	r3, #1
 8005d62:	e7e3      	b.n	8005d2c <_dtoa_r+0x9cc>
 8005d64:	9a02      	ldr	r2, [sp, #8]
 8005d66:	2a00      	cmp	r2, #0
 8005d68:	db04      	blt.n	8005d74 <_dtoa_r+0xa14>
 8005d6a:	d123      	bne.n	8005db4 <_dtoa_r+0xa54>
 8005d6c:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8005d6e:	bb0a      	cbnz	r2, 8005db4 <_dtoa_r+0xa54>
 8005d70:	9a08      	ldr	r2, [sp, #32]
 8005d72:	b9fa      	cbnz	r2, 8005db4 <_dtoa_r+0xa54>
 8005d74:	2b00      	cmp	r3, #0
 8005d76:	ddec      	ble.n	8005d52 <_dtoa_r+0x9f2>
 8005d78:	4659      	mov	r1, fp
 8005d7a:	2201      	movs	r2, #1
 8005d7c:	4620      	mov	r0, r4
 8005d7e:	f000 fc75 	bl	800666c <__lshift>
 8005d82:	4631      	mov	r1, r6
 8005d84:	4683      	mov	fp, r0
 8005d86:	f000 fcc5 	bl	8006714 <__mcmp>
 8005d8a:	2800      	cmp	r0, #0
 8005d8c:	dc03      	bgt.n	8005d96 <_dtoa_r+0xa36>
 8005d8e:	d1e0      	bne.n	8005d52 <_dtoa_r+0x9f2>
 8005d90:	f018 0f01 	tst.w	r8, #1
 8005d94:	d0dd      	beq.n	8005d52 <_dtoa_r+0x9f2>
 8005d96:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8005d9a:	d1d8      	bne.n	8005d4e <_dtoa_r+0x9ee>
 8005d9c:	9b07      	ldr	r3, [sp, #28]
 8005d9e:	9a07      	ldr	r2, [sp, #28]
 8005da0:	1c5d      	adds	r5, r3, #1
 8005da2:	2339      	movs	r3, #57	; 0x39
 8005da4:	7013      	strb	r3, [r2, #0]
 8005da6:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8005daa:	1e6a      	subs	r2, r5, #1
 8005dac:	2b39      	cmp	r3, #57	; 0x39
 8005dae:	d04d      	beq.n	8005e4c <_dtoa_r+0xaec>
 8005db0:	3301      	adds	r3, #1
 8005db2:	e052      	b.n	8005e5a <_dtoa_r+0xafa>
 8005db4:	9a07      	ldr	r2, [sp, #28]
 8005db6:	2b00      	cmp	r3, #0
 8005db8:	f102 0501 	add.w	r5, r2, #1
 8005dbc:	dd06      	ble.n	8005dcc <_dtoa_r+0xa6c>
 8005dbe:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8005dc2:	d0eb      	beq.n	8005d9c <_dtoa_r+0xa3c>
 8005dc4:	f108 0801 	add.w	r8, r8, #1
 8005dc8:	9b07      	ldr	r3, [sp, #28]
 8005dca:	e7c4      	b.n	8005d56 <_dtoa_r+0x9f6>
 8005dcc:	9b06      	ldr	r3, [sp, #24]
 8005dce:	9a04      	ldr	r2, [sp, #16]
 8005dd0:	1aeb      	subs	r3, r5, r3
 8005dd2:	4293      	cmp	r3, r2
 8005dd4:	f805 8c01 	strb.w	r8, [r5, #-1]
 8005dd8:	d021      	beq.n	8005e1e <_dtoa_r+0xabe>
 8005dda:	4659      	mov	r1, fp
 8005ddc:	2300      	movs	r3, #0
 8005dde:	220a      	movs	r2, #10
 8005de0:	4620      	mov	r0, r4
 8005de2:	f000 facd 	bl	8006380 <__multadd>
 8005de6:	45b9      	cmp	r9, r7
 8005de8:	4683      	mov	fp, r0
 8005dea:	f04f 0300 	mov.w	r3, #0
 8005dee:	f04f 020a 	mov.w	r2, #10
 8005df2:	4649      	mov	r1, r9
 8005df4:	4620      	mov	r0, r4
 8005df6:	d105      	bne.n	8005e04 <_dtoa_r+0xaa4>
 8005df8:	f000 fac2 	bl	8006380 <__multadd>
 8005dfc:	4681      	mov	r9, r0
 8005dfe:	4607      	mov	r7, r0
 8005e00:	9507      	str	r5, [sp, #28]
 8005e02:	e778      	b.n	8005cf6 <_dtoa_r+0x996>
 8005e04:	f000 fabc 	bl	8006380 <__multadd>
 8005e08:	4639      	mov	r1, r7
 8005e0a:	4681      	mov	r9, r0
 8005e0c:	2300      	movs	r3, #0
 8005e0e:	220a      	movs	r2, #10
 8005e10:	4620      	mov	r0, r4
 8005e12:	f000 fab5 	bl	8006380 <__multadd>
 8005e16:	4607      	mov	r7, r0
 8005e18:	e7f2      	b.n	8005e00 <_dtoa_r+0xaa0>
 8005e1a:	f04f 0900 	mov.w	r9, #0
 8005e1e:	4659      	mov	r1, fp
 8005e20:	2201      	movs	r2, #1
 8005e22:	4620      	mov	r0, r4
 8005e24:	f000 fc22 	bl	800666c <__lshift>
 8005e28:	4631      	mov	r1, r6
 8005e2a:	4683      	mov	fp, r0
 8005e2c:	f000 fc72 	bl	8006714 <__mcmp>
 8005e30:	2800      	cmp	r0, #0
 8005e32:	dcb8      	bgt.n	8005da6 <_dtoa_r+0xa46>
 8005e34:	d102      	bne.n	8005e3c <_dtoa_r+0xadc>
 8005e36:	f018 0f01 	tst.w	r8, #1
 8005e3a:	d1b4      	bne.n	8005da6 <_dtoa_r+0xa46>
 8005e3c:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8005e40:	1e6a      	subs	r2, r5, #1
 8005e42:	2b30      	cmp	r3, #48	; 0x30
 8005e44:	f47f af0f 	bne.w	8005c66 <_dtoa_r+0x906>
 8005e48:	4615      	mov	r5, r2
 8005e4a:	e7f7      	b.n	8005e3c <_dtoa_r+0xadc>
 8005e4c:	9b06      	ldr	r3, [sp, #24]
 8005e4e:	4293      	cmp	r3, r2
 8005e50:	d105      	bne.n	8005e5e <_dtoa_r+0xafe>
 8005e52:	2331      	movs	r3, #49	; 0x31
 8005e54:	9a06      	ldr	r2, [sp, #24]
 8005e56:	f10a 0a01 	add.w	sl, sl, #1
 8005e5a:	7013      	strb	r3, [r2, #0]
 8005e5c:	e703      	b.n	8005c66 <_dtoa_r+0x906>
 8005e5e:	4615      	mov	r5, r2
 8005e60:	e7a1      	b.n	8005da6 <_dtoa_r+0xa46>
 8005e62:	4b17      	ldr	r3, [pc, #92]	; (8005ec0 <_dtoa_r+0xb60>)
 8005e64:	f7ff bae1 	b.w	800542a <_dtoa_r+0xca>
 8005e68:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8005e6a:	2b00      	cmp	r3, #0
 8005e6c:	f47f aabb 	bne.w	80053e6 <_dtoa_r+0x86>
 8005e70:	4b14      	ldr	r3, [pc, #80]	; (8005ec4 <_dtoa_r+0xb64>)
 8005e72:	f7ff bada 	b.w	800542a <_dtoa_r+0xca>
 8005e76:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8005e78:	2b01      	cmp	r3, #1
 8005e7a:	f77f ae3f 	ble.w	8005afc <_dtoa_r+0x79c>
 8005e7e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005e80:	9308      	str	r3, [sp, #32]
 8005e82:	e653      	b.n	8005b2c <_dtoa_r+0x7cc>
 8005e84:	9b04      	ldr	r3, [sp, #16]
 8005e86:	2b00      	cmp	r3, #0
 8005e88:	dc03      	bgt.n	8005e92 <_dtoa_r+0xb32>
 8005e8a:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8005e8c:	2b02      	cmp	r3, #2
 8005e8e:	f73f aed5 	bgt.w	8005c3c <_dtoa_r+0x8dc>
 8005e92:	9d06      	ldr	r5, [sp, #24]
 8005e94:	4631      	mov	r1, r6
 8005e96:	4658      	mov	r0, fp
 8005e98:	f7ff f9d2 	bl	8005240 <quorem>
 8005e9c:	9b06      	ldr	r3, [sp, #24]
 8005e9e:	f100 0830 	add.w	r8, r0, #48	; 0x30
 8005ea2:	f805 8b01 	strb.w	r8, [r5], #1
 8005ea6:	9a04      	ldr	r2, [sp, #16]
 8005ea8:	1aeb      	subs	r3, r5, r3
 8005eaa:	429a      	cmp	r2, r3
 8005eac:	ddb5      	ble.n	8005e1a <_dtoa_r+0xaba>
 8005eae:	4659      	mov	r1, fp
 8005eb0:	2300      	movs	r3, #0
 8005eb2:	220a      	movs	r2, #10
 8005eb4:	4620      	mov	r0, r4
 8005eb6:	f000 fa63 	bl	8006380 <__multadd>
 8005eba:	4683      	mov	fp, r0
 8005ebc:	e7ea      	b.n	8005e94 <_dtoa_r+0xb34>
 8005ebe:	bf00      	nop
 8005ec0:	08006d90 	.word	0x08006d90
 8005ec4:	08006d92 	.word	0x08006d92

08005ec8 <__sflush_r>:
 8005ec8:	898a      	ldrh	r2, [r1, #12]
 8005eca:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005ece:	4605      	mov	r5, r0
 8005ed0:	0710      	lsls	r0, r2, #28
 8005ed2:	460c      	mov	r4, r1
 8005ed4:	d458      	bmi.n	8005f88 <__sflush_r+0xc0>
 8005ed6:	684b      	ldr	r3, [r1, #4]
 8005ed8:	2b00      	cmp	r3, #0
 8005eda:	dc05      	bgt.n	8005ee8 <__sflush_r+0x20>
 8005edc:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8005ede:	2b00      	cmp	r3, #0
 8005ee0:	dc02      	bgt.n	8005ee8 <__sflush_r+0x20>
 8005ee2:	2000      	movs	r0, #0
 8005ee4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005ee8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8005eea:	2e00      	cmp	r6, #0
 8005eec:	d0f9      	beq.n	8005ee2 <__sflush_r+0x1a>
 8005eee:	2300      	movs	r3, #0
 8005ef0:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8005ef4:	682f      	ldr	r7, [r5, #0]
 8005ef6:	6a21      	ldr	r1, [r4, #32]
 8005ef8:	602b      	str	r3, [r5, #0]
 8005efa:	d032      	beq.n	8005f62 <__sflush_r+0x9a>
 8005efc:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8005efe:	89a3      	ldrh	r3, [r4, #12]
 8005f00:	075a      	lsls	r2, r3, #29
 8005f02:	d505      	bpl.n	8005f10 <__sflush_r+0x48>
 8005f04:	6863      	ldr	r3, [r4, #4]
 8005f06:	1ac0      	subs	r0, r0, r3
 8005f08:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8005f0a:	b10b      	cbz	r3, 8005f10 <__sflush_r+0x48>
 8005f0c:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8005f0e:	1ac0      	subs	r0, r0, r3
 8005f10:	2300      	movs	r3, #0
 8005f12:	4602      	mov	r2, r0
 8005f14:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8005f16:	6a21      	ldr	r1, [r4, #32]
 8005f18:	4628      	mov	r0, r5
 8005f1a:	47b0      	blx	r6
 8005f1c:	1c43      	adds	r3, r0, #1
 8005f1e:	89a3      	ldrh	r3, [r4, #12]
 8005f20:	d106      	bne.n	8005f30 <__sflush_r+0x68>
 8005f22:	6829      	ldr	r1, [r5, #0]
 8005f24:	291d      	cmp	r1, #29
 8005f26:	d848      	bhi.n	8005fba <__sflush_r+0xf2>
 8005f28:	4a29      	ldr	r2, [pc, #164]	; (8005fd0 <__sflush_r+0x108>)
 8005f2a:	40ca      	lsrs	r2, r1
 8005f2c:	07d6      	lsls	r6, r2, #31
 8005f2e:	d544      	bpl.n	8005fba <__sflush_r+0xf2>
 8005f30:	2200      	movs	r2, #0
 8005f32:	6062      	str	r2, [r4, #4]
 8005f34:	6922      	ldr	r2, [r4, #16]
 8005f36:	04d9      	lsls	r1, r3, #19
 8005f38:	6022      	str	r2, [r4, #0]
 8005f3a:	d504      	bpl.n	8005f46 <__sflush_r+0x7e>
 8005f3c:	1c42      	adds	r2, r0, #1
 8005f3e:	d101      	bne.n	8005f44 <__sflush_r+0x7c>
 8005f40:	682b      	ldr	r3, [r5, #0]
 8005f42:	b903      	cbnz	r3, 8005f46 <__sflush_r+0x7e>
 8005f44:	6560      	str	r0, [r4, #84]	; 0x54
 8005f46:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8005f48:	602f      	str	r7, [r5, #0]
 8005f4a:	2900      	cmp	r1, #0
 8005f4c:	d0c9      	beq.n	8005ee2 <__sflush_r+0x1a>
 8005f4e:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8005f52:	4299      	cmp	r1, r3
 8005f54:	d002      	beq.n	8005f5c <__sflush_r+0x94>
 8005f56:	4628      	mov	r0, r5
 8005f58:	f000 fcb2 	bl	80068c0 <_free_r>
 8005f5c:	2000      	movs	r0, #0
 8005f5e:	6360      	str	r0, [r4, #52]	; 0x34
 8005f60:	e7c0      	b.n	8005ee4 <__sflush_r+0x1c>
 8005f62:	2301      	movs	r3, #1
 8005f64:	4628      	mov	r0, r5
 8005f66:	47b0      	blx	r6
 8005f68:	1c41      	adds	r1, r0, #1
 8005f6a:	d1c8      	bne.n	8005efe <__sflush_r+0x36>
 8005f6c:	682b      	ldr	r3, [r5, #0]
 8005f6e:	2b00      	cmp	r3, #0
 8005f70:	d0c5      	beq.n	8005efe <__sflush_r+0x36>
 8005f72:	2b1d      	cmp	r3, #29
 8005f74:	d001      	beq.n	8005f7a <__sflush_r+0xb2>
 8005f76:	2b16      	cmp	r3, #22
 8005f78:	d101      	bne.n	8005f7e <__sflush_r+0xb6>
 8005f7a:	602f      	str	r7, [r5, #0]
 8005f7c:	e7b1      	b.n	8005ee2 <__sflush_r+0x1a>
 8005f7e:	89a3      	ldrh	r3, [r4, #12]
 8005f80:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005f84:	81a3      	strh	r3, [r4, #12]
 8005f86:	e7ad      	b.n	8005ee4 <__sflush_r+0x1c>
 8005f88:	690f      	ldr	r7, [r1, #16]
 8005f8a:	2f00      	cmp	r7, #0
 8005f8c:	d0a9      	beq.n	8005ee2 <__sflush_r+0x1a>
 8005f8e:	0793      	lsls	r3, r2, #30
 8005f90:	bf18      	it	ne
 8005f92:	2300      	movne	r3, #0
 8005f94:	680e      	ldr	r6, [r1, #0]
 8005f96:	bf08      	it	eq
 8005f98:	694b      	ldreq	r3, [r1, #20]
 8005f9a:	eba6 0807 	sub.w	r8, r6, r7
 8005f9e:	600f      	str	r7, [r1, #0]
 8005fa0:	608b      	str	r3, [r1, #8]
 8005fa2:	f1b8 0f00 	cmp.w	r8, #0
 8005fa6:	dd9c      	ble.n	8005ee2 <__sflush_r+0x1a>
 8005fa8:	4643      	mov	r3, r8
 8005faa:	463a      	mov	r2, r7
 8005fac:	6a21      	ldr	r1, [r4, #32]
 8005fae:	4628      	mov	r0, r5
 8005fb0:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8005fb2:	47b0      	blx	r6
 8005fb4:	2800      	cmp	r0, #0
 8005fb6:	dc06      	bgt.n	8005fc6 <__sflush_r+0xfe>
 8005fb8:	89a3      	ldrh	r3, [r4, #12]
 8005fba:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005fbe:	81a3      	strh	r3, [r4, #12]
 8005fc0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005fc4:	e78e      	b.n	8005ee4 <__sflush_r+0x1c>
 8005fc6:	4407      	add	r7, r0
 8005fc8:	eba8 0800 	sub.w	r8, r8, r0
 8005fcc:	e7e9      	b.n	8005fa2 <__sflush_r+0xda>
 8005fce:	bf00      	nop
 8005fd0:	20400001 	.word	0x20400001

08005fd4 <_fflush_r>:
 8005fd4:	b538      	push	{r3, r4, r5, lr}
 8005fd6:	690b      	ldr	r3, [r1, #16]
 8005fd8:	4605      	mov	r5, r0
 8005fda:	460c      	mov	r4, r1
 8005fdc:	b1db      	cbz	r3, 8006016 <_fflush_r+0x42>
 8005fde:	b118      	cbz	r0, 8005fe8 <_fflush_r+0x14>
 8005fe0:	6983      	ldr	r3, [r0, #24]
 8005fe2:	b90b      	cbnz	r3, 8005fe8 <_fflush_r+0x14>
 8005fe4:	f000 f860 	bl	80060a8 <__sinit>
 8005fe8:	4b0c      	ldr	r3, [pc, #48]	; (800601c <_fflush_r+0x48>)
 8005fea:	429c      	cmp	r4, r3
 8005fec:	d109      	bne.n	8006002 <_fflush_r+0x2e>
 8005fee:	686c      	ldr	r4, [r5, #4]
 8005ff0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005ff4:	b17b      	cbz	r3, 8006016 <_fflush_r+0x42>
 8005ff6:	4621      	mov	r1, r4
 8005ff8:	4628      	mov	r0, r5
 8005ffa:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005ffe:	f7ff bf63 	b.w	8005ec8 <__sflush_r>
 8006002:	4b07      	ldr	r3, [pc, #28]	; (8006020 <_fflush_r+0x4c>)
 8006004:	429c      	cmp	r4, r3
 8006006:	d101      	bne.n	800600c <_fflush_r+0x38>
 8006008:	68ac      	ldr	r4, [r5, #8]
 800600a:	e7f1      	b.n	8005ff0 <_fflush_r+0x1c>
 800600c:	4b05      	ldr	r3, [pc, #20]	; (8006024 <_fflush_r+0x50>)
 800600e:	429c      	cmp	r4, r3
 8006010:	bf08      	it	eq
 8006012:	68ec      	ldreq	r4, [r5, #12]
 8006014:	e7ec      	b.n	8005ff0 <_fflush_r+0x1c>
 8006016:	2000      	movs	r0, #0
 8006018:	bd38      	pop	{r3, r4, r5, pc}
 800601a:	bf00      	nop
 800601c:	08006dc0 	.word	0x08006dc0
 8006020:	08006de0 	.word	0x08006de0
 8006024:	08006da0 	.word	0x08006da0

08006028 <std>:
 8006028:	2300      	movs	r3, #0
 800602a:	b510      	push	{r4, lr}
 800602c:	4604      	mov	r4, r0
 800602e:	e9c0 3300 	strd	r3, r3, [r0]
 8006032:	6083      	str	r3, [r0, #8]
 8006034:	8181      	strh	r1, [r0, #12]
 8006036:	6643      	str	r3, [r0, #100]	; 0x64
 8006038:	81c2      	strh	r2, [r0, #14]
 800603a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800603e:	6183      	str	r3, [r0, #24]
 8006040:	4619      	mov	r1, r3
 8006042:	2208      	movs	r2, #8
 8006044:	305c      	adds	r0, #92	; 0x5c
 8006046:	f7fe fc91 	bl	800496c <memset>
 800604a:	4b05      	ldr	r3, [pc, #20]	; (8006060 <std+0x38>)
 800604c:	6224      	str	r4, [r4, #32]
 800604e:	6263      	str	r3, [r4, #36]	; 0x24
 8006050:	4b04      	ldr	r3, [pc, #16]	; (8006064 <std+0x3c>)
 8006052:	62a3      	str	r3, [r4, #40]	; 0x28
 8006054:	4b04      	ldr	r3, [pc, #16]	; (8006068 <std+0x40>)
 8006056:	62e3      	str	r3, [r4, #44]	; 0x2c
 8006058:	4b04      	ldr	r3, [pc, #16]	; (800606c <std+0x44>)
 800605a:	6323      	str	r3, [r4, #48]	; 0x30
 800605c:	bd10      	pop	{r4, pc}
 800605e:	bf00      	nop
 8006060:	08006a2d 	.word	0x08006a2d
 8006064:	08006a4f 	.word	0x08006a4f
 8006068:	08006a87 	.word	0x08006a87
 800606c:	08006aab 	.word	0x08006aab

08006070 <_cleanup_r>:
 8006070:	4901      	ldr	r1, [pc, #4]	; (8006078 <_cleanup_r+0x8>)
 8006072:	f000 b885 	b.w	8006180 <_fwalk_reent>
 8006076:	bf00      	nop
 8006078:	08005fd5 	.word	0x08005fd5

0800607c <__sfmoreglue>:
 800607c:	b570      	push	{r4, r5, r6, lr}
 800607e:	2568      	movs	r5, #104	; 0x68
 8006080:	1e4a      	subs	r2, r1, #1
 8006082:	4355      	muls	r5, r2
 8006084:	460e      	mov	r6, r1
 8006086:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800608a:	f000 fc65 	bl	8006958 <_malloc_r>
 800608e:	4604      	mov	r4, r0
 8006090:	b140      	cbz	r0, 80060a4 <__sfmoreglue+0x28>
 8006092:	2100      	movs	r1, #0
 8006094:	e9c0 1600 	strd	r1, r6, [r0]
 8006098:	300c      	adds	r0, #12
 800609a:	60a0      	str	r0, [r4, #8]
 800609c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 80060a0:	f7fe fc64 	bl	800496c <memset>
 80060a4:	4620      	mov	r0, r4
 80060a6:	bd70      	pop	{r4, r5, r6, pc}

080060a8 <__sinit>:
 80060a8:	6983      	ldr	r3, [r0, #24]
 80060aa:	b510      	push	{r4, lr}
 80060ac:	4604      	mov	r4, r0
 80060ae:	bb33      	cbnz	r3, 80060fe <__sinit+0x56>
 80060b0:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
 80060b4:	6503      	str	r3, [r0, #80]	; 0x50
 80060b6:	4b12      	ldr	r3, [pc, #72]	; (8006100 <__sinit+0x58>)
 80060b8:	4a12      	ldr	r2, [pc, #72]	; (8006104 <__sinit+0x5c>)
 80060ba:	681b      	ldr	r3, [r3, #0]
 80060bc:	6282      	str	r2, [r0, #40]	; 0x28
 80060be:	4298      	cmp	r0, r3
 80060c0:	bf04      	itt	eq
 80060c2:	2301      	moveq	r3, #1
 80060c4:	6183      	streq	r3, [r0, #24]
 80060c6:	f000 f81f 	bl	8006108 <__sfp>
 80060ca:	6060      	str	r0, [r4, #4]
 80060cc:	4620      	mov	r0, r4
 80060ce:	f000 f81b 	bl	8006108 <__sfp>
 80060d2:	60a0      	str	r0, [r4, #8]
 80060d4:	4620      	mov	r0, r4
 80060d6:	f000 f817 	bl	8006108 <__sfp>
 80060da:	2200      	movs	r2, #0
 80060dc:	60e0      	str	r0, [r4, #12]
 80060de:	2104      	movs	r1, #4
 80060e0:	6860      	ldr	r0, [r4, #4]
 80060e2:	f7ff ffa1 	bl	8006028 <std>
 80060e6:	2201      	movs	r2, #1
 80060e8:	2109      	movs	r1, #9
 80060ea:	68a0      	ldr	r0, [r4, #8]
 80060ec:	f7ff ff9c 	bl	8006028 <std>
 80060f0:	2202      	movs	r2, #2
 80060f2:	2112      	movs	r1, #18
 80060f4:	68e0      	ldr	r0, [r4, #12]
 80060f6:	f7ff ff97 	bl	8006028 <std>
 80060fa:	2301      	movs	r3, #1
 80060fc:	61a3      	str	r3, [r4, #24]
 80060fe:	bd10      	pop	{r4, pc}
 8006100:	08006d7c 	.word	0x08006d7c
 8006104:	08006071 	.word	0x08006071

08006108 <__sfp>:
 8006108:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800610a:	4b1b      	ldr	r3, [pc, #108]	; (8006178 <__sfp+0x70>)
 800610c:	4607      	mov	r7, r0
 800610e:	681e      	ldr	r6, [r3, #0]
 8006110:	69b3      	ldr	r3, [r6, #24]
 8006112:	b913      	cbnz	r3, 800611a <__sfp+0x12>
 8006114:	4630      	mov	r0, r6
 8006116:	f7ff ffc7 	bl	80060a8 <__sinit>
 800611a:	3648      	adds	r6, #72	; 0x48
 800611c:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8006120:	3b01      	subs	r3, #1
 8006122:	d503      	bpl.n	800612c <__sfp+0x24>
 8006124:	6833      	ldr	r3, [r6, #0]
 8006126:	b133      	cbz	r3, 8006136 <__sfp+0x2e>
 8006128:	6836      	ldr	r6, [r6, #0]
 800612a:	e7f7      	b.n	800611c <__sfp+0x14>
 800612c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8006130:	b16d      	cbz	r5, 800614e <__sfp+0x46>
 8006132:	3468      	adds	r4, #104	; 0x68
 8006134:	e7f4      	b.n	8006120 <__sfp+0x18>
 8006136:	2104      	movs	r1, #4
 8006138:	4638      	mov	r0, r7
 800613a:	f7ff ff9f 	bl	800607c <__sfmoreglue>
 800613e:	6030      	str	r0, [r6, #0]
 8006140:	2800      	cmp	r0, #0
 8006142:	d1f1      	bne.n	8006128 <__sfp+0x20>
 8006144:	230c      	movs	r3, #12
 8006146:	4604      	mov	r4, r0
 8006148:	603b      	str	r3, [r7, #0]
 800614a:	4620      	mov	r0, r4
 800614c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800614e:	4b0b      	ldr	r3, [pc, #44]	; (800617c <__sfp+0x74>)
 8006150:	6665      	str	r5, [r4, #100]	; 0x64
 8006152:	e9c4 5500 	strd	r5, r5, [r4]
 8006156:	60a5      	str	r5, [r4, #8]
 8006158:	e9c4 3503 	strd	r3, r5, [r4, #12]
 800615c:	e9c4 5505 	strd	r5, r5, [r4, #20]
 8006160:	2208      	movs	r2, #8
 8006162:	4629      	mov	r1, r5
 8006164:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8006168:	f7fe fc00 	bl	800496c <memset>
 800616c:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8006170:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8006174:	e7e9      	b.n	800614a <__sfp+0x42>
 8006176:	bf00      	nop
 8006178:	08006d7c 	.word	0x08006d7c
 800617c:	ffff0001 	.word	0xffff0001

08006180 <_fwalk_reent>:
 8006180:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006184:	4680      	mov	r8, r0
 8006186:	4689      	mov	r9, r1
 8006188:	2600      	movs	r6, #0
 800618a:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800618e:	b914      	cbnz	r4, 8006196 <_fwalk_reent+0x16>
 8006190:	4630      	mov	r0, r6
 8006192:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006196:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 800619a:	3f01      	subs	r7, #1
 800619c:	d501      	bpl.n	80061a2 <_fwalk_reent+0x22>
 800619e:	6824      	ldr	r4, [r4, #0]
 80061a0:	e7f5      	b.n	800618e <_fwalk_reent+0xe>
 80061a2:	89ab      	ldrh	r3, [r5, #12]
 80061a4:	2b01      	cmp	r3, #1
 80061a6:	d907      	bls.n	80061b8 <_fwalk_reent+0x38>
 80061a8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80061ac:	3301      	adds	r3, #1
 80061ae:	d003      	beq.n	80061b8 <_fwalk_reent+0x38>
 80061b0:	4629      	mov	r1, r5
 80061b2:	4640      	mov	r0, r8
 80061b4:	47c8      	blx	r9
 80061b6:	4306      	orrs	r6, r0
 80061b8:	3568      	adds	r5, #104	; 0x68
 80061ba:	e7ee      	b.n	800619a <_fwalk_reent+0x1a>

080061bc <_localeconv_r>:
 80061bc:	4b04      	ldr	r3, [pc, #16]	; (80061d0 <_localeconv_r+0x14>)
 80061be:	681b      	ldr	r3, [r3, #0]
 80061c0:	6a18      	ldr	r0, [r3, #32]
 80061c2:	4b04      	ldr	r3, [pc, #16]	; (80061d4 <_localeconv_r+0x18>)
 80061c4:	2800      	cmp	r0, #0
 80061c6:	bf08      	it	eq
 80061c8:	4618      	moveq	r0, r3
 80061ca:	30f0      	adds	r0, #240	; 0xf0
 80061cc:	4770      	bx	lr
 80061ce:	bf00      	nop
 80061d0:	20000038 	.word	0x20000038
 80061d4:	2000009c 	.word	0x2000009c

080061d8 <__swhatbuf_r>:
 80061d8:	b570      	push	{r4, r5, r6, lr}
 80061da:	460e      	mov	r6, r1
 80061dc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80061e0:	b096      	sub	sp, #88	; 0x58
 80061e2:	2900      	cmp	r1, #0
 80061e4:	4614      	mov	r4, r2
 80061e6:	461d      	mov	r5, r3
 80061e8:	da07      	bge.n	80061fa <__swhatbuf_r+0x22>
 80061ea:	2300      	movs	r3, #0
 80061ec:	602b      	str	r3, [r5, #0]
 80061ee:	89b3      	ldrh	r3, [r6, #12]
 80061f0:	061a      	lsls	r2, r3, #24
 80061f2:	d410      	bmi.n	8006216 <__swhatbuf_r+0x3e>
 80061f4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80061f8:	e00e      	b.n	8006218 <__swhatbuf_r+0x40>
 80061fa:	466a      	mov	r2, sp
 80061fc:	f000 fc88 	bl	8006b10 <_fstat_r>
 8006200:	2800      	cmp	r0, #0
 8006202:	dbf2      	blt.n	80061ea <__swhatbuf_r+0x12>
 8006204:	9a01      	ldr	r2, [sp, #4]
 8006206:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800620a:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800620e:	425a      	negs	r2, r3
 8006210:	415a      	adcs	r2, r3
 8006212:	602a      	str	r2, [r5, #0]
 8006214:	e7ee      	b.n	80061f4 <__swhatbuf_r+0x1c>
 8006216:	2340      	movs	r3, #64	; 0x40
 8006218:	2000      	movs	r0, #0
 800621a:	6023      	str	r3, [r4, #0]
 800621c:	b016      	add	sp, #88	; 0x58
 800621e:	bd70      	pop	{r4, r5, r6, pc}

08006220 <__smakebuf_r>:
 8006220:	898b      	ldrh	r3, [r1, #12]
 8006222:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8006224:	079d      	lsls	r5, r3, #30
 8006226:	4606      	mov	r6, r0
 8006228:	460c      	mov	r4, r1
 800622a:	d507      	bpl.n	800623c <__smakebuf_r+0x1c>
 800622c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8006230:	6023      	str	r3, [r4, #0]
 8006232:	6123      	str	r3, [r4, #16]
 8006234:	2301      	movs	r3, #1
 8006236:	6163      	str	r3, [r4, #20]
 8006238:	b002      	add	sp, #8
 800623a:	bd70      	pop	{r4, r5, r6, pc}
 800623c:	ab01      	add	r3, sp, #4
 800623e:	466a      	mov	r2, sp
 8006240:	f7ff ffca 	bl	80061d8 <__swhatbuf_r>
 8006244:	9900      	ldr	r1, [sp, #0]
 8006246:	4605      	mov	r5, r0
 8006248:	4630      	mov	r0, r6
 800624a:	f000 fb85 	bl	8006958 <_malloc_r>
 800624e:	b948      	cbnz	r0, 8006264 <__smakebuf_r+0x44>
 8006250:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006254:	059a      	lsls	r2, r3, #22
 8006256:	d4ef      	bmi.n	8006238 <__smakebuf_r+0x18>
 8006258:	f023 0303 	bic.w	r3, r3, #3
 800625c:	f043 0302 	orr.w	r3, r3, #2
 8006260:	81a3      	strh	r3, [r4, #12]
 8006262:	e7e3      	b.n	800622c <__smakebuf_r+0xc>
 8006264:	4b0d      	ldr	r3, [pc, #52]	; (800629c <__smakebuf_r+0x7c>)
 8006266:	62b3      	str	r3, [r6, #40]	; 0x28
 8006268:	89a3      	ldrh	r3, [r4, #12]
 800626a:	6020      	str	r0, [r4, #0]
 800626c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006270:	81a3      	strh	r3, [r4, #12]
 8006272:	9b00      	ldr	r3, [sp, #0]
 8006274:	6120      	str	r0, [r4, #16]
 8006276:	6163      	str	r3, [r4, #20]
 8006278:	9b01      	ldr	r3, [sp, #4]
 800627a:	b15b      	cbz	r3, 8006294 <__smakebuf_r+0x74>
 800627c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006280:	4630      	mov	r0, r6
 8006282:	f000 fc57 	bl	8006b34 <_isatty_r>
 8006286:	b128      	cbz	r0, 8006294 <__smakebuf_r+0x74>
 8006288:	89a3      	ldrh	r3, [r4, #12]
 800628a:	f023 0303 	bic.w	r3, r3, #3
 800628e:	f043 0301 	orr.w	r3, r3, #1
 8006292:	81a3      	strh	r3, [r4, #12]
 8006294:	89a3      	ldrh	r3, [r4, #12]
 8006296:	431d      	orrs	r5, r3
 8006298:	81a5      	strh	r5, [r4, #12]
 800629a:	e7cd      	b.n	8006238 <__smakebuf_r+0x18>
 800629c:	08006071 	.word	0x08006071

080062a0 <malloc>:
 80062a0:	4b02      	ldr	r3, [pc, #8]	; (80062ac <malloc+0xc>)
 80062a2:	4601      	mov	r1, r0
 80062a4:	6818      	ldr	r0, [r3, #0]
 80062a6:	f000 bb57 	b.w	8006958 <_malloc_r>
 80062aa:	bf00      	nop
 80062ac:	20000038 	.word	0x20000038

080062b0 <__ascii_mbtowc>:
 80062b0:	b082      	sub	sp, #8
 80062b2:	b901      	cbnz	r1, 80062b6 <__ascii_mbtowc+0x6>
 80062b4:	a901      	add	r1, sp, #4
 80062b6:	b142      	cbz	r2, 80062ca <__ascii_mbtowc+0x1a>
 80062b8:	b14b      	cbz	r3, 80062ce <__ascii_mbtowc+0x1e>
 80062ba:	7813      	ldrb	r3, [r2, #0]
 80062bc:	600b      	str	r3, [r1, #0]
 80062be:	7812      	ldrb	r2, [r2, #0]
 80062c0:	1c10      	adds	r0, r2, #0
 80062c2:	bf18      	it	ne
 80062c4:	2001      	movne	r0, #1
 80062c6:	b002      	add	sp, #8
 80062c8:	4770      	bx	lr
 80062ca:	4610      	mov	r0, r2
 80062cc:	e7fb      	b.n	80062c6 <__ascii_mbtowc+0x16>
 80062ce:	f06f 0001 	mvn.w	r0, #1
 80062d2:	e7f8      	b.n	80062c6 <__ascii_mbtowc+0x16>

080062d4 <memcpy>:
 80062d4:	b510      	push	{r4, lr}
 80062d6:	1e43      	subs	r3, r0, #1
 80062d8:	440a      	add	r2, r1
 80062da:	4291      	cmp	r1, r2
 80062dc:	d100      	bne.n	80062e0 <memcpy+0xc>
 80062de:	bd10      	pop	{r4, pc}
 80062e0:	f811 4b01 	ldrb.w	r4, [r1], #1
 80062e4:	f803 4f01 	strb.w	r4, [r3, #1]!
 80062e8:	e7f7      	b.n	80062da <memcpy+0x6>

080062ea <_Balloc>:
 80062ea:	b570      	push	{r4, r5, r6, lr}
 80062ec:	6a45      	ldr	r5, [r0, #36]	; 0x24
 80062ee:	4604      	mov	r4, r0
 80062f0:	460e      	mov	r6, r1
 80062f2:	b93d      	cbnz	r5, 8006304 <_Balloc+0x1a>
 80062f4:	2010      	movs	r0, #16
 80062f6:	f7ff ffd3 	bl	80062a0 <malloc>
 80062fa:	6260      	str	r0, [r4, #36]	; 0x24
 80062fc:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8006300:	6005      	str	r5, [r0, #0]
 8006302:	60c5      	str	r5, [r0, #12]
 8006304:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8006306:	68eb      	ldr	r3, [r5, #12]
 8006308:	b183      	cbz	r3, 800632c <_Balloc+0x42>
 800630a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800630c:	68db      	ldr	r3, [r3, #12]
 800630e:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 8006312:	b9b8      	cbnz	r0, 8006344 <_Balloc+0x5a>
 8006314:	2101      	movs	r1, #1
 8006316:	fa01 f506 	lsl.w	r5, r1, r6
 800631a:	1d6a      	adds	r2, r5, #5
 800631c:	0092      	lsls	r2, r2, #2
 800631e:	4620      	mov	r0, r4
 8006320:	f000 fabf 	bl	80068a2 <_calloc_r>
 8006324:	b160      	cbz	r0, 8006340 <_Balloc+0x56>
 8006326:	e9c0 6501 	strd	r6, r5, [r0, #4]
 800632a:	e00e      	b.n	800634a <_Balloc+0x60>
 800632c:	2221      	movs	r2, #33	; 0x21
 800632e:	2104      	movs	r1, #4
 8006330:	4620      	mov	r0, r4
 8006332:	f000 fab6 	bl	80068a2 <_calloc_r>
 8006336:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006338:	60e8      	str	r0, [r5, #12]
 800633a:	68db      	ldr	r3, [r3, #12]
 800633c:	2b00      	cmp	r3, #0
 800633e:	d1e4      	bne.n	800630a <_Balloc+0x20>
 8006340:	2000      	movs	r0, #0
 8006342:	bd70      	pop	{r4, r5, r6, pc}
 8006344:	6802      	ldr	r2, [r0, #0]
 8006346:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 800634a:	2300      	movs	r3, #0
 800634c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8006350:	e7f7      	b.n	8006342 <_Balloc+0x58>

08006352 <_Bfree>:
 8006352:	b570      	push	{r4, r5, r6, lr}
 8006354:	6a44      	ldr	r4, [r0, #36]	; 0x24
 8006356:	4606      	mov	r6, r0
 8006358:	460d      	mov	r5, r1
 800635a:	b93c      	cbnz	r4, 800636c <_Bfree+0x1a>
 800635c:	2010      	movs	r0, #16
 800635e:	f7ff ff9f 	bl	80062a0 <malloc>
 8006362:	6270      	str	r0, [r6, #36]	; 0x24
 8006364:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8006368:	6004      	str	r4, [r0, #0]
 800636a:	60c4      	str	r4, [r0, #12]
 800636c:	b13d      	cbz	r5, 800637e <_Bfree+0x2c>
 800636e:	6a73      	ldr	r3, [r6, #36]	; 0x24
 8006370:	686a      	ldr	r2, [r5, #4]
 8006372:	68db      	ldr	r3, [r3, #12]
 8006374:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8006378:	6029      	str	r1, [r5, #0]
 800637a:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 800637e:	bd70      	pop	{r4, r5, r6, pc}

08006380 <__multadd>:
 8006380:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006384:	461f      	mov	r7, r3
 8006386:	4606      	mov	r6, r0
 8006388:	460c      	mov	r4, r1
 800638a:	2300      	movs	r3, #0
 800638c:	690d      	ldr	r5, [r1, #16]
 800638e:	f101 0c14 	add.w	ip, r1, #20
 8006392:	f8dc 0000 	ldr.w	r0, [ip]
 8006396:	3301      	adds	r3, #1
 8006398:	b281      	uxth	r1, r0
 800639a:	fb02 7101 	mla	r1, r2, r1, r7
 800639e:	0c00      	lsrs	r0, r0, #16
 80063a0:	0c0f      	lsrs	r7, r1, #16
 80063a2:	fb02 7000 	mla	r0, r2, r0, r7
 80063a6:	b289      	uxth	r1, r1
 80063a8:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 80063ac:	429d      	cmp	r5, r3
 80063ae:	ea4f 4710 	mov.w	r7, r0, lsr #16
 80063b2:	f84c 1b04 	str.w	r1, [ip], #4
 80063b6:	dcec      	bgt.n	8006392 <__multadd+0x12>
 80063b8:	b1d7      	cbz	r7, 80063f0 <__multadd+0x70>
 80063ba:	68a3      	ldr	r3, [r4, #8]
 80063bc:	42ab      	cmp	r3, r5
 80063be:	dc12      	bgt.n	80063e6 <__multadd+0x66>
 80063c0:	6861      	ldr	r1, [r4, #4]
 80063c2:	4630      	mov	r0, r6
 80063c4:	3101      	adds	r1, #1
 80063c6:	f7ff ff90 	bl	80062ea <_Balloc>
 80063ca:	4680      	mov	r8, r0
 80063cc:	6922      	ldr	r2, [r4, #16]
 80063ce:	f104 010c 	add.w	r1, r4, #12
 80063d2:	3202      	adds	r2, #2
 80063d4:	0092      	lsls	r2, r2, #2
 80063d6:	300c      	adds	r0, #12
 80063d8:	f7ff ff7c 	bl	80062d4 <memcpy>
 80063dc:	4621      	mov	r1, r4
 80063de:	4630      	mov	r0, r6
 80063e0:	f7ff ffb7 	bl	8006352 <_Bfree>
 80063e4:	4644      	mov	r4, r8
 80063e6:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80063ea:	3501      	adds	r5, #1
 80063ec:	615f      	str	r7, [r3, #20]
 80063ee:	6125      	str	r5, [r4, #16]
 80063f0:	4620      	mov	r0, r4
 80063f2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

080063f6 <__hi0bits>:
 80063f6:	0c02      	lsrs	r2, r0, #16
 80063f8:	0412      	lsls	r2, r2, #16
 80063fa:	4603      	mov	r3, r0
 80063fc:	b9b2      	cbnz	r2, 800642c <__hi0bits+0x36>
 80063fe:	0403      	lsls	r3, r0, #16
 8006400:	2010      	movs	r0, #16
 8006402:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 8006406:	bf04      	itt	eq
 8006408:	021b      	lsleq	r3, r3, #8
 800640a:	3008      	addeq	r0, #8
 800640c:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 8006410:	bf04      	itt	eq
 8006412:	011b      	lsleq	r3, r3, #4
 8006414:	3004      	addeq	r0, #4
 8006416:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 800641a:	bf04      	itt	eq
 800641c:	009b      	lsleq	r3, r3, #2
 800641e:	3002      	addeq	r0, #2
 8006420:	2b00      	cmp	r3, #0
 8006422:	db06      	blt.n	8006432 <__hi0bits+0x3c>
 8006424:	005b      	lsls	r3, r3, #1
 8006426:	d503      	bpl.n	8006430 <__hi0bits+0x3a>
 8006428:	3001      	adds	r0, #1
 800642a:	4770      	bx	lr
 800642c:	2000      	movs	r0, #0
 800642e:	e7e8      	b.n	8006402 <__hi0bits+0xc>
 8006430:	2020      	movs	r0, #32
 8006432:	4770      	bx	lr

08006434 <__lo0bits>:
 8006434:	6803      	ldr	r3, [r0, #0]
 8006436:	4601      	mov	r1, r0
 8006438:	f013 0207 	ands.w	r2, r3, #7
 800643c:	d00b      	beq.n	8006456 <__lo0bits+0x22>
 800643e:	07da      	lsls	r2, r3, #31
 8006440:	d423      	bmi.n	800648a <__lo0bits+0x56>
 8006442:	0798      	lsls	r0, r3, #30
 8006444:	bf49      	itett	mi
 8006446:	085b      	lsrmi	r3, r3, #1
 8006448:	089b      	lsrpl	r3, r3, #2
 800644a:	2001      	movmi	r0, #1
 800644c:	600b      	strmi	r3, [r1, #0]
 800644e:	bf5c      	itt	pl
 8006450:	600b      	strpl	r3, [r1, #0]
 8006452:	2002      	movpl	r0, #2
 8006454:	4770      	bx	lr
 8006456:	b298      	uxth	r0, r3
 8006458:	b9a8      	cbnz	r0, 8006486 <__lo0bits+0x52>
 800645a:	2010      	movs	r0, #16
 800645c:	0c1b      	lsrs	r3, r3, #16
 800645e:	f013 0fff 	tst.w	r3, #255	; 0xff
 8006462:	bf04      	itt	eq
 8006464:	0a1b      	lsreq	r3, r3, #8
 8006466:	3008      	addeq	r0, #8
 8006468:	071a      	lsls	r2, r3, #28
 800646a:	bf04      	itt	eq
 800646c:	091b      	lsreq	r3, r3, #4
 800646e:	3004      	addeq	r0, #4
 8006470:	079a      	lsls	r2, r3, #30
 8006472:	bf04      	itt	eq
 8006474:	089b      	lsreq	r3, r3, #2
 8006476:	3002      	addeq	r0, #2
 8006478:	07da      	lsls	r2, r3, #31
 800647a:	d402      	bmi.n	8006482 <__lo0bits+0x4e>
 800647c:	085b      	lsrs	r3, r3, #1
 800647e:	d006      	beq.n	800648e <__lo0bits+0x5a>
 8006480:	3001      	adds	r0, #1
 8006482:	600b      	str	r3, [r1, #0]
 8006484:	4770      	bx	lr
 8006486:	4610      	mov	r0, r2
 8006488:	e7e9      	b.n	800645e <__lo0bits+0x2a>
 800648a:	2000      	movs	r0, #0
 800648c:	4770      	bx	lr
 800648e:	2020      	movs	r0, #32
 8006490:	4770      	bx	lr

08006492 <__i2b>:
 8006492:	b510      	push	{r4, lr}
 8006494:	460c      	mov	r4, r1
 8006496:	2101      	movs	r1, #1
 8006498:	f7ff ff27 	bl	80062ea <_Balloc>
 800649c:	2201      	movs	r2, #1
 800649e:	6144      	str	r4, [r0, #20]
 80064a0:	6102      	str	r2, [r0, #16]
 80064a2:	bd10      	pop	{r4, pc}

080064a4 <__multiply>:
 80064a4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80064a8:	4614      	mov	r4, r2
 80064aa:	690a      	ldr	r2, [r1, #16]
 80064ac:	6923      	ldr	r3, [r4, #16]
 80064ae:	4688      	mov	r8, r1
 80064b0:	429a      	cmp	r2, r3
 80064b2:	bfbe      	ittt	lt
 80064b4:	460b      	movlt	r3, r1
 80064b6:	46a0      	movlt	r8, r4
 80064b8:	461c      	movlt	r4, r3
 80064ba:	f8d8 7010 	ldr.w	r7, [r8, #16]
 80064be:	f8d4 9010 	ldr.w	r9, [r4, #16]
 80064c2:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80064c6:	f8d8 1004 	ldr.w	r1, [r8, #4]
 80064ca:	eb07 0609 	add.w	r6, r7, r9
 80064ce:	42b3      	cmp	r3, r6
 80064d0:	bfb8      	it	lt
 80064d2:	3101      	addlt	r1, #1
 80064d4:	f7ff ff09 	bl	80062ea <_Balloc>
 80064d8:	f100 0514 	add.w	r5, r0, #20
 80064dc:	462b      	mov	r3, r5
 80064de:	2200      	movs	r2, #0
 80064e0:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 80064e4:	4573      	cmp	r3, lr
 80064e6:	d316      	bcc.n	8006516 <__multiply+0x72>
 80064e8:	f104 0214 	add.w	r2, r4, #20
 80064ec:	f108 0114 	add.w	r1, r8, #20
 80064f0:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 80064f4:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 80064f8:	9300      	str	r3, [sp, #0]
 80064fa:	9b00      	ldr	r3, [sp, #0]
 80064fc:	9201      	str	r2, [sp, #4]
 80064fe:	4293      	cmp	r3, r2
 8006500:	d80c      	bhi.n	800651c <__multiply+0x78>
 8006502:	2e00      	cmp	r6, #0
 8006504:	dd03      	ble.n	800650e <__multiply+0x6a>
 8006506:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800650a:	2b00      	cmp	r3, #0
 800650c:	d05d      	beq.n	80065ca <__multiply+0x126>
 800650e:	6106      	str	r6, [r0, #16]
 8006510:	b003      	add	sp, #12
 8006512:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006516:	f843 2b04 	str.w	r2, [r3], #4
 800651a:	e7e3      	b.n	80064e4 <__multiply+0x40>
 800651c:	f8b2 b000 	ldrh.w	fp, [r2]
 8006520:	f1bb 0f00 	cmp.w	fp, #0
 8006524:	d023      	beq.n	800656e <__multiply+0xca>
 8006526:	4689      	mov	r9, r1
 8006528:	46ac      	mov	ip, r5
 800652a:	f04f 0800 	mov.w	r8, #0
 800652e:	f859 4b04 	ldr.w	r4, [r9], #4
 8006532:	f8dc a000 	ldr.w	sl, [ip]
 8006536:	b2a3      	uxth	r3, r4
 8006538:	fa1f fa8a 	uxth.w	sl, sl
 800653c:	fb0b a303 	mla	r3, fp, r3, sl
 8006540:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 8006544:	f8dc 4000 	ldr.w	r4, [ip]
 8006548:	4443      	add	r3, r8
 800654a:	ea4f 4814 	mov.w	r8, r4, lsr #16
 800654e:	fb0b 840a 	mla	r4, fp, sl, r8
 8006552:	46e2      	mov	sl, ip
 8006554:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 8006558:	b29b      	uxth	r3, r3
 800655a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800655e:	454f      	cmp	r7, r9
 8006560:	ea4f 4814 	mov.w	r8, r4, lsr #16
 8006564:	f84a 3b04 	str.w	r3, [sl], #4
 8006568:	d82b      	bhi.n	80065c2 <__multiply+0x11e>
 800656a:	f8cc 8004 	str.w	r8, [ip, #4]
 800656e:	9b01      	ldr	r3, [sp, #4]
 8006570:	3204      	adds	r2, #4
 8006572:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 8006576:	f1ba 0f00 	cmp.w	sl, #0
 800657a:	d020      	beq.n	80065be <__multiply+0x11a>
 800657c:	4689      	mov	r9, r1
 800657e:	46a8      	mov	r8, r5
 8006580:	f04f 0b00 	mov.w	fp, #0
 8006584:	682b      	ldr	r3, [r5, #0]
 8006586:	f8b9 c000 	ldrh.w	ip, [r9]
 800658a:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 800658e:	b29b      	uxth	r3, r3
 8006590:	fb0a 440c 	mla	r4, sl, ip, r4
 8006594:	46c4      	mov	ip, r8
 8006596:	445c      	add	r4, fp
 8006598:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800659c:	f84c 3b04 	str.w	r3, [ip], #4
 80065a0:	f859 3b04 	ldr.w	r3, [r9], #4
 80065a4:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 80065a8:	0c1b      	lsrs	r3, r3, #16
 80065aa:	fb0a b303 	mla	r3, sl, r3, fp
 80065ae:	454f      	cmp	r7, r9
 80065b0:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 80065b4:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 80065b8:	d805      	bhi.n	80065c6 <__multiply+0x122>
 80065ba:	f8c8 3004 	str.w	r3, [r8, #4]
 80065be:	3504      	adds	r5, #4
 80065c0:	e79b      	b.n	80064fa <__multiply+0x56>
 80065c2:	46d4      	mov	ip, sl
 80065c4:	e7b3      	b.n	800652e <__multiply+0x8a>
 80065c6:	46e0      	mov	r8, ip
 80065c8:	e7dd      	b.n	8006586 <__multiply+0xe2>
 80065ca:	3e01      	subs	r6, #1
 80065cc:	e799      	b.n	8006502 <__multiply+0x5e>
	...

080065d0 <__pow5mult>:
 80065d0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80065d4:	4615      	mov	r5, r2
 80065d6:	f012 0203 	ands.w	r2, r2, #3
 80065da:	4606      	mov	r6, r0
 80065dc:	460f      	mov	r7, r1
 80065de:	d007      	beq.n	80065f0 <__pow5mult+0x20>
 80065e0:	4c21      	ldr	r4, [pc, #132]	; (8006668 <__pow5mult+0x98>)
 80065e2:	3a01      	subs	r2, #1
 80065e4:	2300      	movs	r3, #0
 80065e6:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80065ea:	f7ff fec9 	bl	8006380 <__multadd>
 80065ee:	4607      	mov	r7, r0
 80065f0:	10ad      	asrs	r5, r5, #2
 80065f2:	d035      	beq.n	8006660 <__pow5mult+0x90>
 80065f4:	6a74      	ldr	r4, [r6, #36]	; 0x24
 80065f6:	b93c      	cbnz	r4, 8006608 <__pow5mult+0x38>
 80065f8:	2010      	movs	r0, #16
 80065fa:	f7ff fe51 	bl	80062a0 <malloc>
 80065fe:	6270      	str	r0, [r6, #36]	; 0x24
 8006600:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8006604:	6004      	str	r4, [r0, #0]
 8006606:	60c4      	str	r4, [r0, #12]
 8006608:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800660c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8006610:	b94c      	cbnz	r4, 8006626 <__pow5mult+0x56>
 8006612:	f240 2171 	movw	r1, #625	; 0x271
 8006616:	4630      	mov	r0, r6
 8006618:	f7ff ff3b 	bl	8006492 <__i2b>
 800661c:	2300      	movs	r3, #0
 800661e:	4604      	mov	r4, r0
 8006620:	f8c8 0008 	str.w	r0, [r8, #8]
 8006624:	6003      	str	r3, [r0, #0]
 8006626:	f04f 0800 	mov.w	r8, #0
 800662a:	07eb      	lsls	r3, r5, #31
 800662c:	d50a      	bpl.n	8006644 <__pow5mult+0x74>
 800662e:	4639      	mov	r1, r7
 8006630:	4622      	mov	r2, r4
 8006632:	4630      	mov	r0, r6
 8006634:	f7ff ff36 	bl	80064a4 <__multiply>
 8006638:	4681      	mov	r9, r0
 800663a:	4639      	mov	r1, r7
 800663c:	4630      	mov	r0, r6
 800663e:	f7ff fe88 	bl	8006352 <_Bfree>
 8006642:	464f      	mov	r7, r9
 8006644:	106d      	asrs	r5, r5, #1
 8006646:	d00b      	beq.n	8006660 <__pow5mult+0x90>
 8006648:	6820      	ldr	r0, [r4, #0]
 800664a:	b938      	cbnz	r0, 800665c <__pow5mult+0x8c>
 800664c:	4622      	mov	r2, r4
 800664e:	4621      	mov	r1, r4
 8006650:	4630      	mov	r0, r6
 8006652:	f7ff ff27 	bl	80064a4 <__multiply>
 8006656:	6020      	str	r0, [r4, #0]
 8006658:	f8c0 8000 	str.w	r8, [r0]
 800665c:	4604      	mov	r4, r0
 800665e:	e7e4      	b.n	800662a <__pow5mult+0x5a>
 8006660:	4638      	mov	r0, r7
 8006662:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006666:	bf00      	nop
 8006668:	08006f00 	.word	0x08006f00

0800666c <__lshift>:
 800666c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006670:	460c      	mov	r4, r1
 8006672:	4607      	mov	r7, r0
 8006674:	4616      	mov	r6, r2
 8006676:	6923      	ldr	r3, [r4, #16]
 8006678:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800667c:	eb0a 0903 	add.w	r9, sl, r3
 8006680:	6849      	ldr	r1, [r1, #4]
 8006682:	68a3      	ldr	r3, [r4, #8]
 8006684:	f109 0501 	add.w	r5, r9, #1
 8006688:	42ab      	cmp	r3, r5
 800668a:	db32      	blt.n	80066f2 <__lshift+0x86>
 800668c:	4638      	mov	r0, r7
 800668e:	f7ff fe2c 	bl	80062ea <_Balloc>
 8006692:	2300      	movs	r3, #0
 8006694:	4680      	mov	r8, r0
 8006696:	461a      	mov	r2, r3
 8006698:	f100 0114 	add.w	r1, r0, #20
 800669c:	4553      	cmp	r3, sl
 800669e:	db2b      	blt.n	80066f8 <__lshift+0x8c>
 80066a0:	6920      	ldr	r0, [r4, #16]
 80066a2:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80066a6:	f104 0314 	add.w	r3, r4, #20
 80066aa:	f016 021f 	ands.w	r2, r6, #31
 80066ae:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80066b2:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80066b6:	d025      	beq.n	8006704 <__lshift+0x98>
 80066b8:	2000      	movs	r0, #0
 80066ba:	f1c2 0e20 	rsb	lr, r2, #32
 80066be:	468a      	mov	sl, r1
 80066c0:	681e      	ldr	r6, [r3, #0]
 80066c2:	4096      	lsls	r6, r2
 80066c4:	4330      	orrs	r0, r6
 80066c6:	f84a 0b04 	str.w	r0, [sl], #4
 80066ca:	f853 0b04 	ldr.w	r0, [r3], #4
 80066ce:	459c      	cmp	ip, r3
 80066d0:	fa20 f00e 	lsr.w	r0, r0, lr
 80066d4:	d814      	bhi.n	8006700 <__lshift+0x94>
 80066d6:	6048      	str	r0, [r1, #4]
 80066d8:	b108      	cbz	r0, 80066de <__lshift+0x72>
 80066da:	f109 0502 	add.w	r5, r9, #2
 80066de:	3d01      	subs	r5, #1
 80066e0:	4638      	mov	r0, r7
 80066e2:	f8c8 5010 	str.w	r5, [r8, #16]
 80066e6:	4621      	mov	r1, r4
 80066e8:	f7ff fe33 	bl	8006352 <_Bfree>
 80066ec:	4640      	mov	r0, r8
 80066ee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80066f2:	3101      	adds	r1, #1
 80066f4:	005b      	lsls	r3, r3, #1
 80066f6:	e7c7      	b.n	8006688 <__lshift+0x1c>
 80066f8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 80066fc:	3301      	adds	r3, #1
 80066fe:	e7cd      	b.n	800669c <__lshift+0x30>
 8006700:	4651      	mov	r1, sl
 8006702:	e7dc      	b.n	80066be <__lshift+0x52>
 8006704:	3904      	subs	r1, #4
 8006706:	f853 2b04 	ldr.w	r2, [r3], #4
 800670a:	459c      	cmp	ip, r3
 800670c:	f841 2f04 	str.w	r2, [r1, #4]!
 8006710:	d8f9      	bhi.n	8006706 <__lshift+0x9a>
 8006712:	e7e4      	b.n	80066de <__lshift+0x72>

08006714 <__mcmp>:
 8006714:	6903      	ldr	r3, [r0, #16]
 8006716:	690a      	ldr	r2, [r1, #16]
 8006718:	b530      	push	{r4, r5, lr}
 800671a:	1a9b      	subs	r3, r3, r2
 800671c:	d10c      	bne.n	8006738 <__mcmp+0x24>
 800671e:	0092      	lsls	r2, r2, #2
 8006720:	3014      	adds	r0, #20
 8006722:	3114      	adds	r1, #20
 8006724:	1884      	adds	r4, r0, r2
 8006726:	4411      	add	r1, r2
 8006728:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800672c:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8006730:	4295      	cmp	r5, r2
 8006732:	d003      	beq.n	800673c <__mcmp+0x28>
 8006734:	d305      	bcc.n	8006742 <__mcmp+0x2e>
 8006736:	2301      	movs	r3, #1
 8006738:	4618      	mov	r0, r3
 800673a:	bd30      	pop	{r4, r5, pc}
 800673c:	42a0      	cmp	r0, r4
 800673e:	d3f3      	bcc.n	8006728 <__mcmp+0x14>
 8006740:	e7fa      	b.n	8006738 <__mcmp+0x24>
 8006742:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8006746:	e7f7      	b.n	8006738 <__mcmp+0x24>

08006748 <__mdiff>:
 8006748:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800674c:	460d      	mov	r5, r1
 800674e:	4607      	mov	r7, r0
 8006750:	4611      	mov	r1, r2
 8006752:	4628      	mov	r0, r5
 8006754:	4614      	mov	r4, r2
 8006756:	f7ff ffdd 	bl	8006714 <__mcmp>
 800675a:	1e06      	subs	r6, r0, #0
 800675c:	d108      	bne.n	8006770 <__mdiff+0x28>
 800675e:	4631      	mov	r1, r6
 8006760:	4638      	mov	r0, r7
 8006762:	f7ff fdc2 	bl	80062ea <_Balloc>
 8006766:	2301      	movs	r3, #1
 8006768:	e9c0 3604 	strd	r3, r6, [r0, #16]
 800676c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006770:	bfa4      	itt	ge
 8006772:	4623      	movge	r3, r4
 8006774:	462c      	movge	r4, r5
 8006776:	4638      	mov	r0, r7
 8006778:	6861      	ldr	r1, [r4, #4]
 800677a:	bfa6      	itte	ge
 800677c:	461d      	movge	r5, r3
 800677e:	2600      	movge	r6, #0
 8006780:	2601      	movlt	r6, #1
 8006782:	f7ff fdb2 	bl	80062ea <_Balloc>
 8006786:	f04f 0e00 	mov.w	lr, #0
 800678a:	60c6      	str	r6, [r0, #12]
 800678c:	692b      	ldr	r3, [r5, #16]
 800678e:	6926      	ldr	r6, [r4, #16]
 8006790:	f104 0214 	add.w	r2, r4, #20
 8006794:	f105 0914 	add.w	r9, r5, #20
 8006798:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 800679c:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 80067a0:	f100 0114 	add.w	r1, r0, #20
 80067a4:	f852 ab04 	ldr.w	sl, [r2], #4
 80067a8:	f859 5b04 	ldr.w	r5, [r9], #4
 80067ac:	fa1f f38a 	uxth.w	r3, sl
 80067b0:	4473      	add	r3, lr
 80067b2:	b2ac      	uxth	r4, r5
 80067b4:	1b1b      	subs	r3, r3, r4
 80067b6:	0c2c      	lsrs	r4, r5, #16
 80067b8:	ebc4 441a 	rsb	r4, r4, sl, lsr #16
 80067bc:	eb04 4423 	add.w	r4, r4, r3, asr #16
 80067c0:	b29b      	uxth	r3, r3
 80067c2:	ea4f 4e24 	mov.w	lr, r4, asr #16
 80067c6:	45c8      	cmp	r8, r9
 80067c8:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 80067cc:	4694      	mov	ip, r2
 80067ce:	f841 4b04 	str.w	r4, [r1], #4
 80067d2:	d8e7      	bhi.n	80067a4 <__mdiff+0x5c>
 80067d4:	45bc      	cmp	ip, r7
 80067d6:	d304      	bcc.n	80067e2 <__mdiff+0x9a>
 80067d8:	f851 3d04 	ldr.w	r3, [r1, #-4]!
 80067dc:	b183      	cbz	r3, 8006800 <__mdiff+0xb8>
 80067de:	6106      	str	r6, [r0, #16]
 80067e0:	e7c4      	b.n	800676c <__mdiff+0x24>
 80067e2:	f85c 4b04 	ldr.w	r4, [ip], #4
 80067e6:	b2a2      	uxth	r2, r4
 80067e8:	4472      	add	r2, lr
 80067ea:	1413      	asrs	r3, r2, #16
 80067ec:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 80067f0:	b292      	uxth	r2, r2
 80067f2:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 80067f6:	ea4f 4e23 	mov.w	lr, r3, asr #16
 80067fa:	f841 2b04 	str.w	r2, [r1], #4
 80067fe:	e7e9      	b.n	80067d4 <__mdiff+0x8c>
 8006800:	3e01      	subs	r6, #1
 8006802:	e7e9      	b.n	80067d8 <__mdiff+0x90>

08006804 <__d2b>:
 8006804:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 8006808:	461c      	mov	r4, r3
 800680a:	e9dd 6508 	ldrd	r6, r5, [sp, #32]
 800680e:	2101      	movs	r1, #1
 8006810:	4690      	mov	r8, r2
 8006812:	f7ff fd6a 	bl	80062ea <_Balloc>
 8006816:	f3c4 0213 	ubfx	r2, r4, #0, #20
 800681a:	f3c4 540a 	ubfx	r4, r4, #20, #11
 800681e:	4607      	mov	r7, r0
 8006820:	bb34      	cbnz	r4, 8006870 <__d2b+0x6c>
 8006822:	9201      	str	r2, [sp, #4]
 8006824:	f1b8 0200 	subs.w	r2, r8, #0
 8006828:	d027      	beq.n	800687a <__d2b+0x76>
 800682a:	a802      	add	r0, sp, #8
 800682c:	f840 2d08 	str.w	r2, [r0, #-8]!
 8006830:	f7ff fe00 	bl	8006434 <__lo0bits>
 8006834:	9900      	ldr	r1, [sp, #0]
 8006836:	b1f0      	cbz	r0, 8006876 <__d2b+0x72>
 8006838:	9a01      	ldr	r2, [sp, #4]
 800683a:	f1c0 0320 	rsb	r3, r0, #32
 800683e:	fa02 f303 	lsl.w	r3, r2, r3
 8006842:	430b      	orrs	r3, r1
 8006844:	40c2      	lsrs	r2, r0
 8006846:	617b      	str	r3, [r7, #20]
 8006848:	9201      	str	r2, [sp, #4]
 800684a:	9b01      	ldr	r3, [sp, #4]
 800684c:	2b00      	cmp	r3, #0
 800684e:	bf14      	ite	ne
 8006850:	2102      	movne	r1, #2
 8006852:	2101      	moveq	r1, #1
 8006854:	61bb      	str	r3, [r7, #24]
 8006856:	6139      	str	r1, [r7, #16]
 8006858:	b1c4      	cbz	r4, 800688c <__d2b+0x88>
 800685a:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 800685e:	4404      	add	r4, r0
 8006860:	6034      	str	r4, [r6, #0]
 8006862:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8006866:	6028      	str	r0, [r5, #0]
 8006868:	4638      	mov	r0, r7
 800686a:	b002      	add	sp, #8
 800686c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006870:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8006874:	e7d5      	b.n	8006822 <__d2b+0x1e>
 8006876:	6179      	str	r1, [r7, #20]
 8006878:	e7e7      	b.n	800684a <__d2b+0x46>
 800687a:	a801      	add	r0, sp, #4
 800687c:	f7ff fdda 	bl	8006434 <__lo0bits>
 8006880:	2101      	movs	r1, #1
 8006882:	9b01      	ldr	r3, [sp, #4]
 8006884:	6139      	str	r1, [r7, #16]
 8006886:	617b      	str	r3, [r7, #20]
 8006888:	3020      	adds	r0, #32
 800688a:	e7e5      	b.n	8006858 <__d2b+0x54>
 800688c:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8006890:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 8006894:	6030      	str	r0, [r6, #0]
 8006896:	6918      	ldr	r0, [r3, #16]
 8006898:	f7ff fdad 	bl	80063f6 <__hi0bits>
 800689c:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 80068a0:	e7e1      	b.n	8006866 <__d2b+0x62>

080068a2 <_calloc_r>:
 80068a2:	b538      	push	{r3, r4, r5, lr}
 80068a4:	fb02 f401 	mul.w	r4, r2, r1
 80068a8:	4621      	mov	r1, r4
 80068aa:	f000 f855 	bl	8006958 <_malloc_r>
 80068ae:	4605      	mov	r5, r0
 80068b0:	b118      	cbz	r0, 80068ba <_calloc_r+0x18>
 80068b2:	4622      	mov	r2, r4
 80068b4:	2100      	movs	r1, #0
 80068b6:	f7fe f859 	bl	800496c <memset>
 80068ba:	4628      	mov	r0, r5
 80068bc:	bd38      	pop	{r3, r4, r5, pc}
	...

080068c0 <_free_r>:
 80068c0:	b538      	push	{r3, r4, r5, lr}
 80068c2:	4605      	mov	r5, r0
 80068c4:	2900      	cmp	r1, #0
 80068c6:	d043      	beq.n	8006950 <_free_r+0x90>
 80068c8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80068cc:	1f0c      	subs	r4, r1, #4
 80068ce:	2b00      	cmp	r3, #0
 80068d0:	bfb8      	it	lt
 80068d2:	18e4      	addlt	r4, r4, r3
 80068d4:	f000 f950 	bl	8006b78 <__malloc_lock>
 80068d8:	4a1e      	ldr	r2, [pc, #120]	; (8006954 <_free_r+0x94>)
 80068da:	6813      	ldr	r3, [r2, #0]
 80068dc:	4610      	mov	r0, r2
 80068de:	b933      	cbnz	r3, 80068ee <_free_r+0x2e>
 80068e0:	6063      	str	r3, [r4, #4]
 80068e2:	6014      	str	r4, [r2, #0]
 80068e4:	4628      	mov	r0, r5
 80068e6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80068ea:	f000 b946 	b.w	8006b7a <__malloc_unlock>
 80068ee:	42a3      	cmp	r3, r4
 80068f0:	d90b      	bls.n	800690a <_free_r+0x4a>
 80068f2:	6821      	ldr	r1, [r4, #0]
 80068f4:	1862      	adds	r2, r4, r1
 80068f6:	4293      	cmp	r3, r2
 80068f8:	bf01      	itttt	eq
 80068fa:	681a      	ldreq	r2, [r3, #0]
 80068fc:	685b      	ldreq	r3, [r3, #4]
 80068fe:	1852      	addeq	r2, r2, r1
 8006900:	6022      	streq	r2, [r4, #0]
 8006902:	6063      	str	r3, [r4, #4]
 8006904:	6004      	str	r4, [r0, #0]
 8006906:	e7ed      	b.n	80068e4 <_free_r+0x24>
 8006908:	4613      	mov	r3, r2
 800690a:	685a      	ldr	r2, [r3, #4]
 800690c:	b10a      	cbz	r2, 8006912 <_free_r+0x52>
 800690e:	42a2      	cmp	r2, r4
 8006910:	d9fa      	bls.n	8006908 <_free_r+0x48>
 8006912:	6819      	ldr	r1, [r3, #0]
 8006914:	1858      	adds	r0, r3, r1
 8006916:	42a0      	cmp	r0, r4
 8006918:	d10b      	bne.n	8006932 <_free_r+0x72>
 800691a:	6820      	ldr	r0, [r4, #0]
 800691c:	4401      	add	r1, r0
 800691e:	1858      	adds	r0, r3, r1
 8006920:	4282      	cmp	r2, r0
 8006922:	6019      	str	r1, [r3, #0]
 8006924:	d1de      	bne.n	80068e4 <_free_r+0x24>
 8006926:	6810      	ldr	r0, [r2, #0]
 8006928:	6852      	ldr	r2, [r2, #4]
 800692a:	4401      	add	r1, r0
 800692c:	6019      	str	r1, [r3, #0]
 800692e:	605a      	str	r2, [r3, #4]
 8006930:	e7d8      	b.n	80068e4 <_free_r+0x24>
 8006932:	d902      	bls.n	800693a <_free_r+0x7a>
 8006934:	230c      	movs	r3, #12
 8006936:	602b      	str	r3, [r5, #0]
 8006938:	e7d4      	b.n	80068e4 <_free_r+0x24>
 800693a:	6820      	ldr	r0, [r4, #0]
 800693c:	1821      	adds	r1, r4, r0
 800693e:	428a      	cmp	r2, r1
 8006940:	bf01      	itttt	eq
 8006942:	6811      	ldreq	r1, [r2, #0]
 8006944:	6852      	ldreq	r2, [r2, #4]
 8006946:	1809      	addeq	r1, r1, r0
 8006948:	6021      	streq	r1, [r4, #0]
 800694a:	6062      	str	r2, [r4, #4]
 800694c:	605c      	str	r4, [r3, #4]
 800694e:	e7c9      	b.n	80068e4 <_free_r+0x24>
 8006950:	bd38      	pop	{r3, r4, r5, pc}
 8006952:	bf00      	nop
 8006954:	200002dc 	.word	0x200002dc

08006958 <_malloc_r>:
 8006958:	b570      	push	{r4, r5, r6, lr}
 800695a:	1ccd      	adds	r5, r1, #3
 800695c:	f025 0503 	bic.w	r5, r5, #3
 8006960:	3508      	adds	r5, #8
 8006962:	2d0c      	cmp	r5, #12
 8006964:	bf38      	it	cc
 8006966:	250c      	movcc	r5, #12
 8006968:	2d00      	cmp	r5, #0
 800696a:	4606      	mov	r6, r0
 800696c:	db01      	blt.n	8006972 <_malloc_r+0x1a>
 800696e:	42a9      	cmp	r1, r5
 8006970:	d903      	bls.n	800697a <_malloc_r+0x22>
 8006972:	230c      	movs	r3, #12
 8006974:	6033      	str	r3, [r6, #0]
 8006976:	2000      	movs	r0, #0
 8006978:	bd70      	pop	{r4, r5, r6, pc}
 800697a:	f000 f8fd 	bl	8006b78 <__malloc_lock>
 800697e:	4a21      	ldr	r2, [pc, #132]	; (8006a04 <_malloc_r+0xac>)
 8006980:	6814      	ldr	r4, [r2, #0]
 8006982:	4621      	mov	r1, r4
 8006984:	b991      	cbnz	r1, 80069ac <_malloc_r+0x54>
 8006986:	4c20      	ldr	r4, [pc, #128]	; (8006a08 <_malloc_r+0xb0>)
 8006988:	6823      	ldr	r3, [r4, #0]
 800698a:	b91b      	cbnz	r3, 8006994 <_malloc_r+0x3c>
 800698c:	4630      	mov	r0, r6
 800698e:	f000 f83d 	bl	8006a0c <_sbrk_r>
 8006992:	6020      	str	r0, [r4, #0]
 8006994:	4629      	mov	r1, r5
 8006996:	4630      	mov	r0, r6
 8006998:	f000 f838 	bl	8006a0c <_sbrk_r>
 800699c:	1c43      	adds	r3, r0, #1
 800699e:	d124      	bne.n	80069ea <_malloc_r+0x92>
 80069a0:	230c      	movs	r3, #12
 80069a2:	4630      	mov	r0, r6
 80069a4:	6033      	str	r3, [r6, #0]
 80069a6:	f000 f8e8 	bl	8006b7a <__malloc_unlock>
 80069aa:	e7e4      	b.n	8006976 <_malloc_r+0x1e>
 80069ac:	680b      	ldr	r3, [r1, #0]
 80069ae:	1b5b      	subs	r3, r3, r5
 80069b0:	d418      	bmi.n	80069e4 <_malloc_r+0x8c>
 80069b2:	2b0b      	cmp	r3, #11
 80069b4:	d90f      	bls.n	80069d6 <_malloc_r+0x7e>
 80069b6:	600b      	str	r3, [r1, #0]
 80069b8:	18cc      	adds	r4, r1, r3
 80069ba:	50cd      	str	r5, [r1, r3]
 80069bc:	4630      	mov	r0, r6
 80069be:	f000 f8dc 	bl	8006b7a <__malloc_unlock>
 80069c2:	f104 000b 	add.w	r0, r4, #11
 80069c6:	1d23      	adds	r3, r4, #4
 80069c8:	f020 0007 	bic.w	r0, r0, #7
 80069cc:	1ac3      	subs	r3, r0, r3
 80069ce:	d0d3      	beq.n	8006978 <_malloc_r+0x20>
 80069d0:	425a      	negs	r2, r3
 80069d2:	50e2      	str	r2, [r4, r3]
 80069d4:	e7d0      	b.n	8006978 <_malloc_r+0x20>
 80069d6:	684b      	ldr	r3, [r1, #4]
 80069d8:	428c      	cmp	r4, r1
 80069da:	bf16      	itet	ne
 80069dc:	6063      	strne	r3, [r4, #4]
 80069de:	6013      	streq	r3, [r2, #0]
 80069e0:	460c      	movne	r4, r1
 80069e2:	e7eb      	b.n	80069bc <_malloc_r+0x64>
 80069e4:	460c      	mov	r4, r1
 80069e6:	6849      	ldr	r1, [r1, #4]
 80069e8:	e7cc      	b.n	8006984 <_malloc_r+0x2c>
 80069ea:	1cc4      	adds	r4, r0, #3
 80069ec:	f024 0403 	bic.w	r4, r4, #3
 80069f0:	42a0      	cmp	r0, r4
 80069f2:	d005      	beq.n	8006a00 <_malloc_r+0xa8>
 80069f4:	1a21      	subs	r1, r4, r0
 80069f6:	4630      	mov	r0, r6
 80069f8:	f000 f808 	bl	8006a0c <_sbrk_r>
 80069fc:	3001      	adds	r0, #1
 80069fe:	d0cf      	beq.n	80069a0 <_malloc_r+0x48>
 8006a00:	6025      	str	r5, [r4, #0]
 8006a02:	e7db      	b.n	80069bc <_malloc_r+0x64>
 8006a04:	200002dc 	.word	0x200002dc
 8006a08:	200002e0 	.word	0x200002e0

08006a0c <_sbrk_r>:
 8006a0c:	b538      	push	{r3, r4, r5, lr}
 8006a0e:	2300      	movs	r3, #0
 8006a10:	4c05      	ldr	r4, [pc, #20]	; (8006a28 <_sbrk_r+0x1c>)
 8006a12:	4605      	mov	r5, r0
 8006a14:	4608      	mov	r0, r1
 8006a16:	6023      	str	r3, [r4, #0]
 8006a18:	f7fb f90c 	bl	8001c34 <_sbrk>
 8006a1c:	1c43      	adds	r3, r0, #1
 8006a1e:	d102      	bne.n	8006a26 <_sbrk_r+0x1a>
 8006a20:	6823      	ldr	r3, [r4, #0]
 8006a22:	b103      	cbz	r3, 8006a26 <_sbrk_r+0x1a>
 8006a24:	602b      	str	r3, [r5, #0]
 8006a26:	bd38      	pop	{r3, r4, r5, pc}
 8006a28:	20000490 	.word	0x20000490

08006a2c <__sread>:
 8006a2c:	b510      	push	{r4, lr}
 8006a2e:	460c      	mov	r4, r1
 8006a30:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006a34:	f000 f8a2 	bl	8006b7c <_read_r>
 8006a38:	2800      	cmp	r0, #0
 8006a3a:	bfab      	itete	ge
 8006a3c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8006a3e:	89a3      	ldrhlt	r3, [r4, #12]
 8006a40:	181b      	addge	r3, r3, r0
 8006a42:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8006a46:	bfac      	ite	ge
 8006a48:	6563      	strge	r3, [r4, #84]	; 0x54
 8006a4a:	81a3      	strhlt	r3, [r4, #12]
 8006a4c:	bd10      	pop	{r4, pc}

08006a4e <__swrite>:
 8006a4e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006a52:	461f      	mov	r7, r3
 8006a54:	898b      	ldrh	r3, [r1, #12]
 8006a56:	4605      	mov	r5, r0
 8006a58:	05db      	lsls	r3, r3, #23
 8006a5a:	460c      	mov	r4, r1
 8006a5c:	4616      	mov	r6, r2
 8006a5e:	d505      	bpl.n	8006a6c <__swrite+0x1e>
 8006a60:	2302      	movs	r3, #2
 8006a62:	2200      	movs	r2, #0
 8006a64:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006a68:	f000 f874 	bl	8006b54 <_lseek_r>
 8006a6c:	89a3      	ldrh	r3, [r4, #12]
 8006a6e:	4632      	mov	r2, r6
 8006a70:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006a74:	81a3      	strh	r3, [r4, #12]
 8006a76:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006a7a:	463b      	mov	r3, r7
 8006a7c:	4628      	mov	r0, r5
 8006a7e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006a82:	f000 b823 	b.w	8006acc <_write_r>

08006a86 <__sseek>:
 8006a86:	b510      	push	{r4, lr}
 8006a88:	460c      	mov	r4, r1
 8006a8a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006a8e:	f000 f861 	bl	8006b54 <_lseek_r>
 8006a92:	1c43      	adds	r3, r0, #1
 8006a94:	89a3      	ldrh	r3, [r4, #12]
 8006a96:	bf15      	itete	ne
 8006a98:	6560      	strne	r0, [r4, #84]	; 0x54
 8006a9a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8006a9e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8006aa2:	81a3      	strheq	r3, [r4, #12]
 8006aa4:	bf18      	it	ne
 8006aa6:	81a3      	strhne	r3, [r4, #12]
 8006aa8:	bd10      	pop	{r4, pc}

08006aaa <__sclose>:
 8006aaa:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006aae:	f000 b81f 	b.w	8006af0 <_close_r>

08006ab2 <__ascii_wctomb>:
 8006ab2:	b149      	cbz	r1, 8006ac8 <__ascii_wctomb+0x16>
 8006ab4:	2aff      	cmp	r2, #255	; 0xff
 8006ab6:	bf8b      	itete	hi
 8006ab8:	238a      	movhi	r3, #138	; 0x8a
 8006aba:	700a      	strbls	r2, [r1, #0]
 8006abc:	6003      	strhi	r3, [r0, #0]
 8006abe:	2001      	movls	r0, #1
 8006ac0:	bf88      	it	hi
 8006ac2:	f04f 30ff 	movhi.w	r0, #4294967295	; 0xffffffff
 8006ac6:	4770      	bx	lr
 8006ac8:	4608      	mov	r0, r1
 8006aca:	4770      	bx	lr

08006acc <_write_r>:
 8006acc:	b538      	push	{r3, r4, r5, lr}
 8006ace:	4605      	mov	r5, r0
 8006ad0:	4608      	mov	r0, r1
 8006ad2:	4611      	mov	r1, r2
 8006ad4:	2200      	movs	r2, #0
 8006ad6:	4c05      	ldr	r4, [pc, #20]	; (8006aec <_write_r+0x20>)
 8006ad8:	6022      	str	r2, [r4, #0]
 8006ada:	461a      	mov	r2, r3
 8006adc:	f000 f888 	bl	8006bf0 <_write>
 8006ae0:	1c43      	adds	r3, r0, #1
 8006ae2:	d102      	bne.n	8006aea <_write_r+0x1e>
 8006ae4:	6823      	ldr	r3, [r4, #0]
 8006ae6:	b103      	cbz	r3, 8006aea <_write_r+0x1e>
 8006ae8:	602b      	str	r3, [r5, #0]
 8006aea:	bd38      	pop	{r3, r4, r5, pc}
 8006aec:	20000490 	.word	0x20000490

08006af0 <_close_r>:
 8006af0:	b538      	push	{r3, r4, r5, lr}
 8006af2:	2300      	movs	r3, #0
 8006af4:	4c05      	ldr	r4, [pc, #20]	; (8006b0c <_close_r+0x1c>)
 8006af6:	4605      	mov	r5, r0
 8006af8:	4608      	mov	r0, r1
 8006afa:	6023      	str	r3, [r4, #0]
 8006afc:	f000 f850 	bl	8006ba0 <_close>
 8006b00:	1c43      	adds	r3, r0, #1
 8006b02:	d102      	bne.n	8006b0a <_close_r+0x1a>
 8006b04:	6823      	ldr	r3, [r4, #0]
 8006b06:	b103      	cbz	r3, 8006b0a <_close_r+0x1a>
 8006b08:	602b      	str	r3, [r5, #0]
 8006b0a:	bd38      	pop	{r3, r4, r5, pc}
 8006b0c:	20000490 	.word	0x20000490

08006b10 <_fstat_r>:
 8006b10:	b538      	push	{r3, r4, r5, lr}
 8006b12:	2300      	movs	r3, #0
 8006b14:	4c06      	ldr	r4, [pc, #24]	; (8006b30 <_fstat_r+0x20>)
 8006b16:	4605      	mov	r5, r0
 8006b18:	4608      	mov	r0, r1
 8006b1a:	4611      	mov	r1, r2
 8006b1c:	6023      	str	r3, [r4, #0]
 8006b1e:	f000 f847 	bl	8006bb0 <_fstat>
 8006b22:	1c43      	adds	r3, r0, #1
 8006b24:	d102      	bne.n	8006b2c <_fstat_r+0x1c>
 8006b26:	6823      	ldr	r3, [r4, #0]
 8006b28:	b103      	cbz	r3, 8006b2c <_fstat_r+0x1c>
 8006b2a:	602b      	str	r3, [r5, #0]
 8006b2c:	bd38      	pop	{r3, r4, r5, pc}
 8006b2e:	bf00      	nop
 8006b30:	20000490 	.word	0x20000490

08006b34 <_isatty_r>:
 8006b34:	b538      	push	{r3, r4, r5, lr}
 8006b36:	2300      	movs	r3, #0
 8006b38:	4c05      	ldr	r4, [pc, #20]	; (8006b50 <_isatty_r+0x1c>)
 8006b3a:	4605      	mov	r5, r0
 8006b3c:	4608      	mov	r0, r1
 8006b3e:	6023      	str	r3, [r4, #0]
 8006b40:	f000 f83e 	bl	8006bc0 <_isatty>
 8006b44:	1c43      	adds	r3, r0, #1
 8006b46:	d102      	bne.n	8006b4e <_isatty_r+0x1a>
 8006b48:	6823      	ldr	r3, [r4, #0]
 8006b4a:	b103      	cbz	r3, 8006b4e <_isatty_r+0x1a>
 8006b4c:	602b      	str	r3, [r5, #0]
 8006b4e:	bd38      	pop	{r3, r4, r5, pc}
 8006b50:	20000490 	.word	0x20000490

08006b54 <_lseek_r>:
 8006b54:	b538      	push	{r3, r4, r5, lr}
 8006b56:	4605      	mov	r5, r0
 8006b58:	4608      	mov	r0, r1
 8006b5a:	4611      	mov	r1, r2
 8006b5c:	2200      	movs	r2, #0
 8006b5e:	4c05      	ldr	r4, [pc, #20]	; (8006b74 <_lseek_r+0x20>)
 8006b60:	6022      	str	r2, [r4, #0]
 8006b62:	461a      	mov	r2, r3
 8006b64:	f000 f834 	bl	8006bd0 <_lseek>
 8006b68:	1c43      	adds	r3, r0, #1
 8006b6a:	d102      	bne.n	8006b72 <_lseek_r+0x1e>
 8006b6c:	6823      	ldr	r3, [r4, #0]
 8006b6e:	b103      	cbz	r3, 8006b72 <_lseek_r+0x1e>
 8006b70:	602b      	str	r3, [r5, #0]
 8006b72:	bd38      	pop	{r3, r4, r5, pc}
 8006b74:	20000490 	.word	0x20000490

08006b78 <__malloc_lock>:
 8006b78:	4770      	bx	lr

08006b7a <__malloc_unlock>:
 8006b7a:	4770      	bx	lr

08006b7c <_read_r>:
 8006b7c:	b538      	push	{r3, r4, r5, lr}
 8006b7e:	4605      	mov	r5, r0
 8006b80:	4608      	mov	r0, r1
 8006b82:	4611      	mov	r1, r2
 8006b84:	2200      	movs	r2, #0
 8006b86:	4c05      	ldr	r4, [pc, #20]	; (8006b9c <_read_r+0x20>)
 8006b88:	6022      	str	r2, [r4, #0]
 8006b8a:	461a      	mov	r2, r3
 8006b8c:	f000 f828 	bl	8006be0 <_read>
 8006b90:	1c43      	adds	r3, r0, #1
 8006b92:	d102      	bne.n	8006b9a <_read_r+0x1e>
 8006b94:	6823      	ldr	r3, [r4, #0]
 8006b96:	b103      	cbz	r3, 8006b9a <_read_r+0x1e>
 8006b98:	602b      	str	r3, [r5, #0]
 8006b9a:	bd38      	pop	{r3, r4, r5, pc}
 8006b9c:	20000490 	.word	0x20000490

08006ba0 <_close>:
 8006ba0:	2258      	movs	r2, #88	; 0x58
 8006ba2:	4b02      	ldr	r3, [pc, #8]	; (8006bac <_close+0xc>)
 8006ba4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8006ba8:	601a      	str	r2, [r3, #0]
 8006baa:	4770      	bx	lr
 8006bac:	20000490 	.word	0x20000490

08006bb0 <_fstat>:
 8006bb0:	2258      	movs	r2, #88	; 0x58
 8006bb2:	4b02      	ldr	r3, [pc, #8]	; (8006bbc <_fstat+0xc>)
 8006bb4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8006bb8:	601a      	str	r2, [r3, #0]
 8006bba:	4770      	bx	lr
 8006bbc:	20000490 	.word	0x20000490

08006bc0 <_isatty>:
 8006bc0:	2258      	movs	r2, #88	; 0x58
 8006bc2:	4b02      	ldr	r3, [pc, #8]	; (8006bcc <_isatty+0xc>)
 8006bc4:	2000      	movs	r0, #0
 8006bc6:	601a      	str	r2, [r3, #0]
 8006bc8:	4770      	bx	lr
 8006bca:	bf00      	nop
 8006bcc:	20000490 	.word	0x20000490

08006bd0 <_lseek>:
 8006bd0:	2258      	movs	r2, #88	; 0x58
 8006bd2:	4b02      	ldr	r3, [pc, #8]	; (8006bdc <_lseek+0xc>)
 8006bd4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8006bd8:	601a      	str	r2, [r3, #0]
 8006bda:	4770      	bx	lr
 8006bdc:	20000490 	.word	0x20000490

08006be0 <_read>:
 8006be0:	2258      	movs	r2, #88	; 0x58
 8006be2:	4b02      	ldr	r3, [pc, #8]	; (8006bec <_read+0xc>)
 8006be4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8006be8:	601a      	str	r2, [r3, #0]
 8006bea:	4770      	bx	lr
 8006bec:	20000490 	.word	0x20000490

08006bf0 <_write>:
 8006bf0:	2258      	movs	r2, #88	; 0x58
 8006bf2:	4b02      	ldr	r3, [pc, #8]	; (8006bfc <_write+0xc>)
 8006bf4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8006bf8:	601a      	str	r2, [r3, #0]
 8006bfa:	4770      	bx	lr
 8006bfc:	20000490 	.word	0x20000490

08006c00 <_init>:
 8006c00:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006c02:	bf00      	nop
 8006c04:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006c06:	bc08      	pop	{r3}
 8006c08:	469e      	mov	lr, r3
 8006c0a:	4770      	bx	lr

08006c0c <_fini>:
 8006c0c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006c0e:	bf00      	nop
 8006c10:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006c12:	bc08      	pop	{r3}
 8006c14:	469e      	mov	lr, r3
 8006c16:	4770      	bx	lr
