/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire [25:0] _02_;
  wire [2:0] _03_;
  wire celloutsig_0_0z;
  wire [5:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [3:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [31:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [12:0] celloutsig_0_18z;
  wire [9:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_23z;
  wire [5:0] celloutsig_0_25z;
  wire [12:0] celloutsig_0_27z;
  wire [2:0] celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_35z;
  wire celloutsig_0_3z;
  wire [3:0] celloutsig_0_43z;
  wire celloutsig_0_44z;
  wire [5:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [7:0] celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [3:0] celloutsig_1_3z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [3:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_7z = ~(celloutsig_1_6z & celloutsig_1_1z);
  assign celloutsig_0_15z = ~_00_;
  assign celloutsig_1_2z = in_data[136] ^ in_data[153];
  assign celloutsig_1_13z = celloutsig_1_9z ^ celloutsig_1_8z[1];
  assign celloutsig_0_14z = celloutsig_0_6z ^ celloutsig_0_1z[7];
  assign celloutsig_0_17z = celloutsig_0_16z[10] ^ celloutsig_0_0z;
  assign celloutsig_1_12z = in_data[143:136] + in_data[168:161];
  reg [25:0] _11_;
  always_ff @(posedge clkin_data[64], negedge clkin_data[96])
    if (!clkin_data[96]) _11_ <= 26'h0000000;
    else _11_ <= { in_data[182:164], celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z };
  assign { _02_[25:22], _01_, _02_[20:0] } = _11_;
  reg [9:0] _12_;
  always_ff @(negedge clkin_data[64], posedge clkin_data[96])
    if (clkin_data[96]) _12_ <= 10'h000;
    else _12_ <= { celloutsig_1_3z[1:0], celloutsig_1_12z };
  assign out_data[137:128] = _12_;
  reg [2:0] _13_;
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_19z)
    if (!celloutsig_1_19z) _13_ <= 3'h0;
    else _13_ <= { in_data[56:55], celloutsig_0_5z };
  assign { _00_, _03_[1:0] } = _13_;
  assign celloutsig_0_11z = celloutsig_0_1z[9:4] & { celloutsig_0_1z[7:6], celloutsig_0_0z, _00_, _03_[1:0] };
  assign celloutsig_0_4z = { celloutsig_0_1z[4:0], celloutsig_0_0z } / { 1'h1, celloutsig_0_1z[6:5], celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_2z };
  assign celloutsig_0_16z = { in_data[57:38], _00_, _03_[1:0], celloutsig_0_7z, celloutsig_0_11z, celloutsig_0_14z, celloutsig_0_5z } / { 1'h1, celloutsig_0_1z[8:6], celloutsig_0_12z, _00_, _03_[1:0], celloutsig_0_6z, celloutsig_0_14z, celloutsig_0_13z, celloutsig_0_9z, celloutsig_0_2z, _00_, _03_[1:0], celloutsig_0_15z, celloutsig_0_3z, celloutsig_0_7z, celloutsig_0_1z };
  assign celloutsig_0_18z = { in_data[24:13], celloutsig_0_15z } / { 1'h1, celloutsig_0_0z, celloutsig_0_12z, celloutsig_0_8z, celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_9z, celloutsig_0_5z };
  assign celloutsig_0_35z = in_data[52:46] == in_data[23:17];
  assign celloutsig_0_7z = { celloutsig_0_4z[5:2], celloutsig_0_3z } <= { in_data[68:65], celloutsig_0_2z };
  assign celloutsig_1_0z = in_data[168:162] && in_data[151:145];
  assign celloutsig_0_12z = ! { in_data[44:35], celloutsig_0_11z, celloutsig_0_8z, celloutsig_0_9z };
  assign celloutsig_0_29z = celloutsig_0_25z[5:3] % { 1'h1, celloutsig_0_27z[10], celloutsig_0_5z };
  assign celloutsig_0_25z = { celloutsig_0_1z[8:4], celloutsig_0_3z } * { celloutsig_0_13z, celloutsig_0_5z, celloutsig_0_23z };
  assign celloutsig_1_19z = { celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_7z, celloutsig_1_0z, 2'h0, celloutsig_1_8z[1:0], celloutsig_1_2z } != { _02_[11:10], celloutsig_1_1z, celloutsig_1_9z, celloutsig_1_13z, celloutsig_1_3z };
  assign celloutsig_0_8z = { celloutsig_0_4z[4], celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_6z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_0z } != { celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_1z[9:8], celloutsig_0_1z[6:0], celloutsig_0_2z };
  assign celloutsig_0_0z = & in_data[89:63];
  assign celloutsig_1_6z = & { celloutsig_1_3z[2:1], celloutsig_1_1z };
  assign celloutsig_0_6z = & celloutsig_0_4z;
  assign celloutsig_0_44z = | { celloutsig_0_8z, celloutsig_0_35z, celloutsig_0_43z };
  assign celloutsig_0_5z = | { celloutsig_0_1z[7:5], celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_3z };
  assign celloutsig_1_1z = | in_data[124:121];
  assign celloutsig_1_9z = | { celloutsig_1_3z[1:0], celloutsig_1_6z, celloutsig_1_2z, celloutsig_1_2z };
  assign celloutsig_0_9z = | { celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_7z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_7z, celloutsig_0_2z };
  assign celloutsig_0_20z = | { celloutsig_0_16z[5:1], celloutsig_0_3z };
  assign celloutsig_0_2z = | in_data[56:53];
  assign celloutsig_0_3z = | in_data[58:47];
  assign celloutsig_0_13z = celloutsig_0_11z[5:2] << { celloutsig_0_2z, celloutsig_0_8z, celloutsig_0_8z, celloutsig_0_9z };
  assign celloutsig_0_43z = { celloutsig_0_3z, celloutsig_0_29z } - celloutsig_0_18z[10:7];
  assign celloutsig_0_27z = { celloutsig_0_11z[4:2], celloutsig_0_20z, celloutsig_0_17z, celloutsig_0_11z, celloutsig_0_7z, celloutsig_0_20z } - { in_data[12:6], celloutsig_0_4z };
  assign celloutsig_0_1z = in_data[61:52] ~^ in_data[26:17];
  assign celloutsig_1_3z = in_data[138:135] ^ in_data[189:186];
  assign celloutsig_0_23z = ~((celloutsig_0_7z & celloutsig_0_11z[0]) | (celloutsig_0_12z & celloutsig_0_20z));
  assign celloutsig_1_8z[1:0] = { celloutsig_1_6z, celloutsig_1_0z } ^ { celloutsig_1_3z[1], celloutsig_1_1z };
  assign _02_[21] = _01_;
  assign _03_[2] = _00_;
  assign celloutsig_1_8z[3:2] = 2'h0;
  assign { out_data[96], out_data[35:32], out_data[0] } = { celloutsig_1_19z, celloutsig_0_43z, celloutsig_0_44z };
endmodule
