-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
-- Version: 2022.2
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity exdes_v_tpg_0_tpgBackground_Pipeline_VITIS_LOOP_520_2 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    srcYUV_dout : IN STD_LOGIC_VECTOR (47 downto 0);
    srcYUV_num_data_valid : IN STD_LOGIC_VECTOR (4 downto 0);
    srcYUV_fifo_cap : IN STD_LOGIC_VECTOR (4 downto 0);
    srcYUV_empty_n : IN STD_LOGIC;
    srcYUV_read : OUT STD_LOGIC;
    ovrlayYUV_din : OUT STD_LOGIC_VECTOR (47 downto 0);
    ovrlayYUV_num_data_valid : IN STD_LOGIC_VECTOR (4 downto 0);
    ovrlayYUV_fifo_cap : IN STD_LOGIC_VECTOR (4 downto 0);
    ovrlayYUV_full_n : IN STD_LOGIC;
    ovrlayYUV_write : OUT STD_LOGIC;
    outpix_val_V_5 : IN STD_LOGIC_VECTOR (7 downto 0);
    outpix_val_V_4 : IN STD_LOGIC_VECTOR (7 downto 0);
    outpix_val_V_3 : IN STD_LOGIC_VECTOR (7 downto 0);
    outpix_val_V_2 : IN STD_LOGIC_VECTOR (7 downto 0);
    outpix_val_V_1 : IN STD_LOGIC_VECTOR (7 downto 0);
    outpix_val_V : IN STD_LOGIC_VECTOR (7 downto 0);
    loopWidth : IN STD_LOGIC_VECTOR (15 downto 0);
    pix_val_V : IN STD_LOGIC_VECTOR (7 downto 0);
    select_ln1161 : IN STD_LOGIC_VECTOR (7 downto 0);
    cmp8 : IN STD_LOGIC_VECTOR (0 downto 0);
    bckgndId_load : IN STD_LOGIC_VECTOR (7 downto 0);
    cmp6_i279 : IN STD_LOGIC_VECTOR (0 downto 0);
    cmp4_i276 : IN STD_LOGIC_VECTOR (0 downto 0);
    barWidth : IN STD_LOGIC_VECTOR (10 downto 0);
    zext_ln1328 : IN STD_LOGIC_VECTOR (10 downto 0);
    barWidthMinSamples : IN STD_LOGIC_VECTOR (9 downto 0);
    y : IN STD_LOGIC_VECTOR (15 downto 0);
    ret_V_4 : IN STD_LOGIC_VECTOR (10 downto 0);
    outpix_val_V_68 : IN STD_LOGIC_VECTOR (7 downto 0);
    select_ln1458 : IN STD_LOGIC_VECTOR (7 downto 0);
    select_ln1473 : IN STD_LOGIC_VECTOR (7 downto 0);
    sub40_i : IN STD_LOGIC_VECTOR (16 downto 0);
    icmp_ln1404_1 : IN STD_LOGIC_VECTOR (0 downto 0);
    icmp_ln1404 : IN STD_LOGIC_VECTOR (0 downto 0);
    cmp35_i : IN STD_LOGIC_VECTOR (0 downto 0);
    passthruStartX_load : IN STD_LOGIC_VECTOR (15 downto 0);
    passthruEndX_load : IN STD_LOGIC_VECTOR (15 downto 0);
    cmp59_not : IN STD_LOGIC_VECTOR (0 downto 0);
    cmp68_not : IN STD_LOGIC_VECTOR (0 downto 0);
    hBarSel_0_3_loc_1_out_i : IN STD_LOGIC_VECTOR (7 downto 0);
    hBarSel_0_3_loc_1_out_o : OUT STD_LOGIC_VECTOR (7 downto 0);
    hBarSel_0_3_loc_1_out_o_ap_vld : OUT STD_LOGIC;
    hBarSel_1_3_loc_1_out_i : IN STD_LOGIC_VECTOR (7 downto 0);
    hBarSel_1_3_loc_1_out_o : OUT STD_LOGIC_VECTOR (7 downto 0);
    hBarSel_1_3_loc_1_out_o_ap_vld : OUT STD_LOGIC;
    vBarSel_loc_1_out_i : IN STD_LOGIC_VECTOR (7 downto 0);
    vBarSel_loc_1_out_o : OUT STD_LOGIC_VECTOR (7 downto 0);
    vBarSel_loc_1_out_o_ap_vld : OUT STD_LOGIC;
    hBarSel_0_loc_1_out_i : IN STD_LOGIC_VECTOR (7 downto 0);
    hBarSel_0_loc_1_out_o : OUT STD_LOGIC_VECTOR (7 downto 0);
    hBarSel_0_loc_1_out_o_ap_vld : OUT STD_LOGIC;
    hBarSel_1_loc_1_out_i : IN STD_LOGIC_VECTOR (7 downto 0);
    hBarSel_1_loc_1_out_o : OUT STD_LOGIC_VECTOR (7 downto 0);
    hBarSel_1_loc_1_out_o_ap_vld : OUT STD_LOGIC;
    vBarSel_1_loc_1_out_i : IN STD_LOGIC_VECTOR (7 downto 0);
    vBarSel_1_loc_1_out_o : OUT STD_LOGIC_VECTOR (7 downto 0);
    vBarSel_1_loc_1_out_o_ap_vld : OUT STD_LOGIC;
    hBarSel_0_2_loc_1_out_i : IN STD_LOGIC_VECTOR (7 downto 0);
    hBarSel_0_2_loc_1_out_o : OUT STD_LOGIC_VECTOR (7 downto 0);
    hBarSel_0_2_loc_1_out_o_ap_vld : OUT STD_LOGIC;
    hBarSel_1_2_loc_1_out_i : IN STD_LOGIC_VECTOR (7 downto 0);
    hBarSel_1_2_loc_1_out_o : OUT STD_LOGIC_VECTOR (7 downto 0);
    hBarSel_1_2_loc_1_out_o_ap_vld : OUT STD_LOGIC;
    outpix_val_V_11_out : OUT STD_LOGIC_VECTOR (7 downto 0);
    outpix_val_V_11_out_ap_vld : OUT STD_LOGIC;
    outpix_val_V_10_out : OUT STD_LOGIC_VECTOR (7 downto 0);
    outpix_val_V_10_out_ap_vld : OUT STD_LOGIC;
    outpix_val_V_9_out : OUT STD_LOGIC_VECTOR (7 downto 0);
    outpix_val_V_9_out_ap_vld : OUT STD_LOGIC;
    outpix_val_V_8_out : OUT STD_LOGIC_VECTOR (7 downto 0);
    outpix_val_V_8_out_ap_vld : OUT STD_LOGIC;
    outpix_val_V_7_out : OUT STD_LOGIC_VECTOR (7 downto 0);
    outpix_val_V_7_out_ap_vld : OUT STD_LOGIC;
    outpix_val_V_6_out : OUT STD_LOGIC_VECTOR (7 downto 0);
    outpix_val_V_6_out_ap_vld : OUT STD_LOGIC;
    p_0_5_0_0_0253494_out_i : IN STD_LOGIC_VECTOR (7 downto 0);
    p_0_5_0_0_0253494_out_o : OUT STD_LOGIC_VECTOR (7 downto 0);
    p_0_5_0_0_0253494_out_o_ap_vld : OUT STD_LOGIC;
    p_0_4_0_0_0251492_out_i : IN STD_LOGIC_VECTOR (7 downto 0);
    p_0_4_0_0_0251492_out_o : OUT STD_LOGIC_VECTOR (7 downto 0);
    p_0_4_0_0_0251492_out_o_ap_vld : OUT STD_LOGIC;
    p_0_3_0_0_0249490_out_i : IN STD_LOGIC_VECTOR (7 downto 0);
    p_0_3_0_0_0249490_out_o : OUT STD_LOGIC_VECTOR (7 downto 0);
    p_0_3_0_0_0249490_out_o_ap_vld : OUT STD_LOGIC;
    p_0_2_0_0_0247488_out_i : IN STD_LOGIC_VECTOR (7 downto 0);
    p_0_2_0_0_0247488_out_o : OUT STD_LOGIC_VECTOR (7 downto 0);
    p_0_2_0_0_0247488_out_o_ap_vld : OUT STD_LOGIC;
    p_0_1_0_0_0245486_out_i : IN STD_LOGIC_VECTOR (7 downto 0);
    p_0_1_0_0_0245486_out_o : OUT STD_LOGIC_VECTOR (7 downto 0);
    p_0_1_0_0_0245486_out_o_ap_vld : OUT STD_LOGIC;
    p_0_0_0_0_0243484_out_i : IN STD_LOGIC_VECTOR (7 downto 0);
    p_0_0_0_0_0243484_out_o : OUT STD_LOGIC_VECTOR (7 downto 0);
    p_0_0_0_0_0243484_out_o_ap_vld : OUT STD_LOGIC;
    hBarSel_1_1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    hBarSel_1_1_ap_vld : OUT STD_LOGIC;
    hBarSel_0_1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    hBarSel_0_1_ap_vld : OUT STD_LOGIC;
    s : IN STD_LOGIC_VECTOR (31 downto 0);
    hBarSel_1 : OUT STD_LOGIC_VECTOR (2 downto 0);
    hBarSel_1_ap_vld : OUT STD_LOGIC;
    hBarSel_0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    hBarSel_0_ap_vld : OUT STD_LOGIC;
    vBarSel : OUT STD_LOGIC_VECTOR (2 downto 0);
    vBarSel_ap_vld : OUT STD_LOGIC;
    hBarSel_1_2 : OUT STD_LOGIC_VECTOR (2 downto 0);
    hBarSel_1_2_ap_vld : OUT STD_LOGIC;
    hBarSel_0_2 : OUT STD_LOGIC_VECTOR (2 downto 0);
    hBarSel_0_2_ap_vld : OUT STD_LOGIC;
    vBarSel_1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    vBarSel_1_ap_vld : OUT STD_LOGIC );
end;


architecture behav of exdes_v_tpg_0_tpgBackground_Pipeline_VITIS_LOOP_520_2 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv11_0 : STD_LOGIC_VECTOR (10 downto 0) := "00000000000";
    constant ap_const_lv10_0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv8_F : STD_LOGIC_VECTOR (7 downto 0) := "00001111";
    constant ap_const_lv8_B : STD_LOGIC_VECTOR (7 downto 0) := "00001011";
    constant ap_const_lv8_9 : STD_LOGIC_VECTOR (7 downto 0) := "00001001";
    constant ap_const_lv8_C : STD_LOGIC_VECTOR (7 downto 0) := "00001100";
    constant ap_const_lv8_10 : STD_LOGIC_VECTOR (7 downto 0) := "00010000";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv8_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    constant ap_const_lv8_2 : STD_LOGIC_VECTOR (7 downto 0) := "00000010";
    constant ap_const_lv8_3 : STD_LOGIC_VECTOR (7 downto 0) := "00000011";
    constant ap_const_lv8_4 : STD_LOGIC_VECTOR (7 downto 0) := "00000100";
    constant ap_const_lv8_5 : STD_LOGIC_VECTOR (7 downto 0) := "00000101";
    constant ap_const_lv8_6 : STD_LOGIC_VECTOR (7 downto 0) := "00000110";
    constant ap_const_lv8_7 : STD_LOGIC_VECTOR (7 downto 0) := "00000111";
    constant ap_const_lv8_8 : STD_LOGIC_VECTOR (7 downto 0) := "00001000";
    constant ap_const_lv8_A : STD_LOGIC_VECTOR (7 downto 0) := "00001010";
    constant ap_const_lv8_D : STD_LOGIC_VECTOR (7 downto 0) := "00001101";
    constant ap_const_lv8_E : STD_LOGIC_VECTOR (7 downto 0) := "00001110";
    constant ap_const_lv8_11 : STD_LOGIC_VECTOR (7 downto 0) := "00010001";
    constant ap_const_lv8_12 : STD_LOGIC_VECTOR (7 downto 0) := "00010010";
    constant ap_const_lv8_13 : STD_LOGIC_VECTOR (7 downto 0) := "00010011";
    constant ap_const_lv11_1 : STD_LOGIC_VECTOR (10 downto 0) := "00000000001";
    constant ap_const_lv10_1 : STD_LOGIC_VECTOR (9 downto 0) := "0000000001";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv10_0_1 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv10_0_2 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv10_0_3 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv10_0_4 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv10_0_5 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv10_0_6 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv10_0_7 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv3_1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_const_lv10_2 : STD_LOGIC_VECTOR (9 downto 0) := "0000000010";
    constant ap_const_lv16_1 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000001";
    constant ap_const_lv16_2 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000010";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv12_2 : STD_LOGIC_VECTOR (11 downto 0) := "000000000010";
    constant ap_const_lv11_2 : STD_LOGIC_VECTOR (10 downto 0) := "00000000010";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv32_27 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100111";
    constant ap_const_lv32_28 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101000";
    constant ap_const_lv32_2F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101111";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv32_18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011000";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_15 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010101";
    constant ap_const_lv32_1B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_16 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010110";
    constant ap_const_lv8_FF : STD_LOGIC_VECTOR (7 downto 0) := "11111111";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter5 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal icmp_ln520_reg_3662 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln520_reg_3662_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp8_read_reg_3586 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op357_read_state3 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal icmp_ln520_fu_1497_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter0_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal tpgBarSelYuv_y_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal tpgBarSelYuv_y_ce0 : STD_LOGIC;
    signal tpgBarSelYuv_y_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal tpgBarSelYuv_y_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal tpgBarSelYuv_y_ce1 : STD_LOGIC;
    signal tpgBarSelYuv_y_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tpgBarSelYuv_u_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal tpgBarSelYuv_u_ce0 : STD_LOGIC;
    signal tpgBarSelYuv_u_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal tpgBarSelYuv_u_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal tpgBarSelYuv_u_ce1 : STD_LOGIC;
    signal tpgBarSelYuv_u_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tpgBarSelYuv_v_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal tpgBarSelYuv_v_ce0 : STD_LOGIC;
    signal tpgBarSelYuv_v_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal tpgBarSelYuv_v_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal tpgBarSelYuv_v_ce1 : STD_LOGIC;
    signal tpgBarSelYuv_v_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal xBar_V : STD_LOGIC_VECTOR (10 downto 0) := "00000000000";
    signal tpgBarSelRgb_r_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal tpgBarSelRgb_r_ce0 : STD_LOGIC;
    signal tpgBarSelRgb_r_q0 : STD_LOGIC_VECTOR (1 downto 0);
    signal tpgBarSelRgb_r_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal tpgBarSelRgb_r_ce1 : STD_LOGIC;
    signal tpgBarSelRgb_r_q1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tpgBarSelRgb_g_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal tpgBarSelRgb_g_ce0 : STD_LOGIC;
    signal tpgBarSelRgb_g_q0 : STD_LOGIC_VECTOR (1 downto 0);
    signal tpgBarSelRgb_g_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal tpgBarSelRgb_g_ce1 : STD_LOGIC;
    signal tpgBarSelRgb_g_q1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tpgBarSelRgb_b_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal tpgBarSelRgb_b_ce0 : STD_LOGIC;
    signal tpgBarSelRgb_b_q0 : STD_LOGIC_VECTOR (1 downto 0);
    signal tpgBarSelRgb_b_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal tpgBarSelRgb_b_ce1 : STD_LOGIC;
    signal tpgBarSelRgb_b_q1 : STD_LOGIC_VECTOR (1 downto 0);
    signal xBar_V_1 : STD_LOGIC_VECTOR (10 downto 0) := "00000000000";
    signal tpgTartanBarArray_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal tpgTartanBarArray_ce0 : STD_LOGIC;
    signal tpgTartanBarArray_q0 : STD_LOGIC_VECTOR (2 downto 0);
    signal tpgTartanBarArray_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal tpgTartanBarArray_ce1 : STD_LOGIC;
    signal tpgTartanBarArray_q1 : STD_LOGIC_VECTOR (2 downto 0);
    signal xCount_V : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal xCount_V_1 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal yCount_V : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal xCount_V_2 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal xCount_V_3 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal vHatch : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal yCount_V_1 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal tpgCheckerBoardArray_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal tpgCheckerBoardArray_ce0 : STD_LOGIC;
    signal tpgCheckerBoardArray_q0 : STD_LOGIC_VECTOR (1 downto 0);
    signal tpgCheckerBoardArray_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal tpgCheckerBoardArray_ce1 : STD_LOGIC;
    signal tpgCheckerBoardArray_q1 : STD_LOGIC_VECTOR (1 downto 0);
    signal xCount_V_4 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal xCount_V_5 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal yCount_V_2 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal rSerie_V : STD_LOGIC_VECTOR (27 downto 0) := "0101101001011010010110100101";
    signal gSerie_V : STD_LOGIC_VECTOR (27 downto 0) := "1010101001010101101010100101";
    signal bSerie_V : STD_LOGIC_VECTOR (27 downto 0) := "0000000011111111000000001111";
    signal ovrlayYUV_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal srcYUV_blk_n : STD_LOGIC;
    signal outpix_val_V_56_reg_1361 : STD_LOGIC_VECTOR (7 downto 0);
    signal outpix_val_V_55_reg_1372 : STD_LOGIC_VECTOR (7 downto 0);
    signal outpix_val_V_54_reg_1383 : STD_LOGIC_VECTOR (7 downto 0);
    signal outpix_val_V_53_reg_1394 : STD_LOGIC_VECTOR (7 downto 0);
    signal outpix_val_V_52_reg_1405 : STD_LOGIC_VECTOR (7 downto 0);
    signal outpix_val_V_51_reg_1416 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal icmp_ln520_reg_3662_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal bckgndId_load_read_reg_3582 : STD_LOGIC_VECTOR (7 downto 0);
    signal cmp4_i276_read_reg_3564 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_1427_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal cmp35_i_read_reg_3527 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1404_read_read_fu_388_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1404_read_reg_3532 : STD_LOGIC_VECTOR (0 downto 0);
    signal outpix_val_V_68_read_reg_3546 : STD_LOGIC_VECTOR (7 downto 0);
    signal ret_V_4_read_reg_3553 : STD_LOGIC_VECTOR (10 downto 0);
    signal barWidth_read_reg_3558 : STD_LOGIC_VECTOR (10 downto 0);
    signal cmp6_i279_read_reg_3577 : STD_LOGIC_VECTOR (0 downto 0);
    signal bckgndId_load_read_read_fu_466_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal cmp8_read_read_fu_472_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal pix_val_V_read_reg_3608 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln1328_cast_fu_1455_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln1328_cast_reg_3656 : STD_LOGIC_VECTOR (11 downto 0);
    signal icmp_ln520_reg_3662_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_fu_1503_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_reg_3666 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_reg_3666_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1404_fu_1769_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1404_reg_3683 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1428_fu_1785_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1428_reg_3687 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1428_1_fu_1807_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1428_1_reg_3691 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1428_1_reg_3691_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln691_2_fu_2135_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln691_2_reg_3707 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln691_2_reg_3707_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln691_2_reg_3707_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln691_2_reg_3707_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln691_6_fu_2177_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln691_6_reg_3714 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln691_6_reg_3714_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln691_6_reg_3714_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln691_6_reg_3714_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1027_6_fu_2306_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1019_1_fu_2312_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1027_8_fu_2352_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1027_8_reg_3742 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1019_2_fu_2358_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1019_2_reg_3746 : STD_LOGIC_VECTOR (0 downto 0);
    signal vHatch_load_reg_3826 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln1449_fu_2746_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln1449_fu_2752_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal outpix_val_V_26_reg_3967 : STD_LOGIC_VECTOR (7 downto 0);
    signal outpix_val_V_25_reg_3973 : STD_LOGIC_VECTOR (7 downto 0);
    signal outpix_val_V_24_reg_3979 : STD_LOGIC_VECTOR (7 downto 0);
    signal outpix_val_V_23_reg_3985 : STD_LOGIC_VECTOR (7 downto 0);
    signal outpix_val_V_22_reg_3991 : STD_LOGIC_VECTOR (7 downto 0);
    signal outpix_val_V_21_reg_3997 : STD_LOGIC_VECTOR (7 downto 0);
    signal outpix_val_V_27_fu_2906_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal outpix_val_V_18_fu_2924_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal outpix_val_V_19_fu_2942_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal outpix_val_V_20_fu_3104_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal outpix_val_V_29_fu_3144_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal outpix_val_V_28_fu_3154_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal outpix_val_V_64_fu_3173_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal outpix_val_V_65_fu_3180_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal outpix_val_V_63_fu_3187_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tpgBarSelRgb_r_load_5_cast_fu_3194_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal op_assign_22_cast_fu_3198_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tpgBarSelRgb_b_load_5_cast_fu_3202_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln1400_fu_3206_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln1449_1_fu_3219_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln1449_2_fu_3225_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln1449_3_fu_3231_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal outpix_val_V_61_fu_3251_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal outpix_val_V_62_fu_3258_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal outpix_val_V_60_fu_3265_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tpgBarSelRgb_r_load_4_cast_fu_3272_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal op_assign_19_cast_fu_3276_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tpgBarSelRgb_b_load_4_cast_fu_3280_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal outpix_val_V_58_fu_3296_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal outpix_val_V_59_fu_3303_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal outpix_val_V_57_fu_3310_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tpgBarSelRgb_r_load_3_cast_fu_3317_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal op_assign_13_cast_fu_3321_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tpgBarSelRgb_b_load_3_cast_fu_3325_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_condition_exit_pp0_iter4_stage0 : STD_LOGIC;
    signal grp_reg_ap_uint_10_s_fu_1763_ap_return : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_reg_ap_uint_10_s_fu_1763_ap_ce : STD_LOGIC;
    signal ap_predicate_op128_call_state1 : BOOLEAN;
    signal ap_block_state1_pp0_stage0_iter0_ignore_call0 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1_ignore_call0 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2_ignore_call0 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3_ignore_call0 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4_ignore_call0 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5_ignore_call0 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp128 : BOOLEAN;
    signal ap_phi_reg_pp0_iter0_hHatch_3_i_ph_reg_937 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_hHatch_3_i_ph_reg_937 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter2_hHatch_3_i_ph_reg_937 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_ref_tmp32_0_0296_reg_956 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_ref_tmp32_0_0296_reg_956 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter2_ref_tmp32_0_0296_reg_956 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter3_ref_tmp32_0_0296_reg_956 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_ref_tmp32_2_0294_reg_973 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter1_ref_tmp32_2_0294_reg_973 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter2_ref_tmp32_2_0294_reg_973 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter3_ref_tmp32_2_0294_reg_973 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter0_hHatch_reg_989 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_hHatch_reg_989 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter2_hHatch_reg_989 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter3_hHatch_reg_989 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_outpix_val_V_44_phi_fu_1014_p48 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter4_outpix_val_V_44_reg_1011 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter0_outpix_val_V_44_reg_1011 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter1_outpix_val_V_44_reg_1011 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter2_outpix_val_V_44_reg_1011 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter3_outpix_val_V_44_reg_1011 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_mux_outpix_val_V_43_phi_fu_1067_p48 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter4_outpix_val_V_43_reg_1064 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter0_outpix_val_V_43_reg_1064 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter1_outpix_val_V_43_reg_1064 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter2_outpix_val_V_43_reg_1064 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter3_outpix_val_V_43_reg_1064 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_mux_outpix_val_V_42_phi_fu_1121_p48 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter4_outpix_val_V_42_reg_1117 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter0_outpix_val_V_42_reg_1117 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter1_outpix_val_V_42_reg_1117 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter2_outpix_val_V_42_reg_1117 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter3_outpix_val_V_42_reg_1117 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_mux_outpix_val_V_41_phi_fu_1188_p48 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter4_outpix_val_V_41_reg_1185 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter0_outpix_val_V_41_reg_1185 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1185 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter2_outpix_val_V_41_reg_1185 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter3_outpix_val_V_41_reg_1185 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_mux_outpix_val_V_40_phi_fu_1242_p48 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter4_outpix_val_V_40_reg_1239 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter0_outpix_val_V_40_reg_1239 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter1_outpix_val_V_40_reg_1239 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter2_outpix_val_V_40_reg_1239 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter3_outpix_val_V_40_reg_1239 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_mux_outpix_val_V_39_phi_fu_1297_p48 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter4_outpix_val_V_39_reg_1293 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter0_outpix_val_V_39_reg_1293 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter1_outpix_val_V_39_reg_1293 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter2_outpix_val_V_39_reg_1293 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter3_outpix_val_V_39_reg_1293 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_mux_outpix_val_V_56_phi_fu_1364_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal outpix_val_V_50_fu_3374_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter4_outpix_val_V_56_reg_1361 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_mux_outpix_val_V_55_phi_fu_1375_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal outpix_val_V_49_fu_3381_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter4_outpix_val_V_55_reg_1372 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_mux_outpix_val_V_54_phi_fu_1386_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal outpix_val_V_48_fu_3388_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter4_outpix_val_V_54_reg_1383 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_mux_outpix_val_V_53_phi_fu_1397_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal outpix_val_V_47_fu_3353_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter4_outpix_val_V_53_reg_1394 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_mux_outpix_val_V_52_phi_fu_1408_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal outpix_val_V_46_fu_3360_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter4_outpix_val_V_52_reg_1405 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_mux_outpix_val_V_51_phi_fu_1419_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal outpix_val_V_45_fu_3367_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter4_outpix_val_V_51_reg_1416 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln1555_fu_2224_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln1556_fu_2243_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln1374_fu_2424_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln1375_fu_2443_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln1555_1_fu_2718_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln1556_1_fu_2732_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln1374_1_fu_2758_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln1375_1_fu_2768_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln1215_fu_2782_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln1215_1_fu_2796_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln1212_fu_2506_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal empty_64_fu_2452_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1027_fu_2470_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln1212_1_fu_2590_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1027_5_fu_2554_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln1348_fu_1883_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1336_fu_1837_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1341_fu_1857_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln1367_fu_1965_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1027_3_fu_1933_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln1367_1_fu_2047_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1027_7_fu_2015_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln1530_fu_1551_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1518_fu_1515_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1523_fu_1535_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln1548_fu_1635_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1027_4_fu_1603_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln1548_1_fu_1717_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1027_9_fu_1685_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln526_fu_2624_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal sub_ln186_1_fu_2569_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln186_1_fu_2559_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln186_fu_2485_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln186_fu_2475_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln841_3_fu_2025_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln840_6_fu_2063_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln1367_1_fu_2041_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal add_ln1367_fu_1959_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal sub_ln841_fu_1943_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln840_3_fu_1981_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln840_fu_1899_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln1348_fu_1877_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal sub_ln841_5_fu_2364_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln840_7_fu_2382_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal sub_ln841_2_fu_2318_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln840_5_fu_2336_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal and_ln1409_fu_2261_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln840_2_fu_2266_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal sub_ln841_4_fu_1695_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln840_8_fu_1733_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln1548_1_fu_1711_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal add_ln1548_fu_1629_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal sub_ln841_1_fu_1613_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln840_4_fu_1651_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln840_1_fu_1569_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal ret_V_6_fu_2982_p4 : STD_LOGIC_VECTOR (27 downto 0);
    signal ret_V_7_fu_3030_p4 : STD_LOGIC_VECTOR (27 downto 0);
    signal ret_V_8_fu_3078_p4 : STD_LOGIC_VECTOR (27 downto 0);
    signal x_fu_330 : STD_LOGIC_VECTOR (15 downto 0);
    signal x_3_fu_2183_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal ap_sig_allocacmp_x_2 : STD_LOGIC_VECTOR (15 downto 0);
    signal outpix_val_V_6_fu_334 : STD_LOGIC_VECTOR (7 downto 0);
    signal outpix_val_V_7_fu_338 : STD_LOGIC_VECTOR (7 downto 0);
    signal outpix_val_V_8_fu_342 : STD_LOGIC_VECTOR (7 downto 0);
    signal outpix_val_V_9_fu_346 : STD_LOGIC_VECTOR (7 downto 0);
    signal outpix_val_V_10_fu_350 : STD_LOGIC_VECTOR (7 downto 0);
    signal outpix_val_V_11_fu_354 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal or_ln1518_fu_1509_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln1027_1_fu_1525_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal icmp_ln1027_2_fu_1529_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln520_4_fu_1625_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal trunc_ln520_6_fu_1707_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal zext_ln507_fu_1781_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal or_ln1428_fu_1797_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln1428_fu_1803_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal or_ln1336_fu_1831_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln1027_fu_1847_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal icmp_ln1027_1_fu_1851_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln520_1_fu_1873_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal trunc_ln520_3_fu_1955_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal trunc_ln520_5_fu_2037_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln691_1_fu_2111_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln691_fu_2117_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln691_fu_2105_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln691_1_fu_2129_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln691_fu_2123_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln691_3_fu_2141_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln691_3_fu_2153_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln691_1_fu_2159_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln691_2_fu_2147_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln691_5_fu_2171_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln691_4_fu_2165_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln1551_fu_2198_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln1551_1_fu_2214_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal shl_ln1_fu_2202_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal tBarSel_fu_2218_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal trunc_ln1551_2_fu_2233_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal tBarSel_1_fu_2237_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal zext_ln1019_fu_2252_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal icmp_ln1019_fu_2256_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln1370_fu_2398_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal shl_ln_fu_2402_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln1370_1_fu_2414_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal or_ln1370_fu_2418_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln1370_2_fu_2433_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal or_ln1370_1_fu_2437_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal zext_ln1495_fu_2460_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal ret_V_fu_2464_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal trunc_ln520_fu_2496_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal add_ln1212_fu_2500_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal zext_ln1495_1_fu_2544_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal ret_V_5_fu_2548_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal trunc_ln520_2_fu_2580_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal add_ln1212_1_fu_2584_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal sext_ln1555_fu_2714_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal sext_ln1556_fu_2728_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_3_fu_2838_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln1499_fu_2834_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_15_fu_2860_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln1499_1_fu_2856_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_16_fu_2882_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln1499_2_fu_2878_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1498_fu_2846_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_4_fu_2896_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal xor_ln1498_1_fu_2868_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_5_fu_2914_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal xor_ln1498_2_fu_2890_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_6_fu_2932_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_18_fu_2958_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_17_fu_2950_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1498_3_fu_2976_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_7_fu_2966_p4 : STD_LOGIC_VECTOR (25 downto 0);
    signal tmp_20_fu_3006_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_19_fu_2998_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1498_4_fu_3024_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_8_fu_3014_p4 : STD_LOGIC_VECTOR (25 downto 0);
    signal tmp_22_fu_3054_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_21_fu_3046_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1498_5_fu_3072_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_9_fu_3062_p4 : STD_LOGIC_VECTOR (25 downto 0);
    signal tmp_s_fu_3094_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_10_fu_3114_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_12_fu_3134_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_11_fu_3124_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal op_assign_10_cast_fu_3165_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tpgBarSelRgb_r_load_2_cast_fu_3161_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tpgBarSelRgb_b_load_2_cast_fu_3169_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal or_ln1449_1_fu_3214_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal op_assign_7_cast_fu_3243_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tpgBarSelRgb_r_load_1_cast_fu_3239_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tpgBarSelRgb_b_load_1_cast_fu_3247_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal op_assign_3_cast_fu_3288_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tpgBarSelRgb_r_load_cast_fu_3284_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tpgBarSelRgb_b_load_cast_fu_3292_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter2_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter3_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter4_reg : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_condition_799 : BOOLEAN;
    signal ap_condition_782 : BOOLEAN;
    signal ap_condition_807 : BOOLEAN;
    signal ap_condition_2222 : BOOLEAN;
    signal ap_condition_2228 : BOOLEAN;
    signal ap_condition_2232 : BOOLEAN;
    signal ap_condition_2242 : BOOLEAN;
    signal ap_condition_2246 : BOOLEAN;
    signal ap_condition_2245 : BOOLEAN;
    signal ap_condition_2252 : BOOLEAN;
    signal ap_condition_2256 : BOOLEAN;
    signal ap_condition_2261 : BOOLEAN;
    signal ap_condition_2264 : BOOLEAN;
    signal ap_condition_2267 : BOOLEAN;
    signal ap_condition_2270 : BOOLEAN;
    signal ap_condition_2273 : BOOLEAN;
    signal ap_condition_1986 : BOOLEAN;
    signal ap_condition_2284 : BOOLEAN;
    signal ap_condition_2291 : BOOLEAN;
    signal ap_condition_2297 : BOOLEAN;
    signal ap_condition_2300 : BOOLEAN;
    signal ap_condition_2303 : BOOLEAN;
    signal ap_condition_1957 : BOOLEAN;
    signal ap_ce_reg : STD_LOGIC;

    component exdes_v_tpg_0_reg_ap_uint_10_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        d : IN STD_LOGIC_VECTOR (9 downto 0);
        ap_return : OUT STD_LOGIC_VECTOR (9 downto 0);
        ap_ce : IN STD_LOGIC );
    end component;


    component exdes_v_tpg_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelYuv_y_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        address1 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component exdes_v_tpg_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelYuv_u_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        address1 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component exdes_v_tpg_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelYuv_v_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        address1 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component exdes_v_tpg_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelRgb_r_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        address1 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (1 downto 0) );
    end component;


    component exdes_v_tpg_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelRgb_g_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        address1 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (1 downto 0) );
    end component;


    component exdes_v_tpg_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelRgb_b_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        address1 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (1 downto 0) );
    end component;


    component exdes_v_tpg_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgTartanBarArray_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (5 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        address1 : IN STD_LOGIC_VECTOR (5 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (2 downto 0) );
    end component;


    component exdes_v_tpg_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgCheckerBoardArray_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (4 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        address1 : IN STD_LOGIC_VECTOR (4 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (1 downto 0) );
    end component;


    component exdes_v_tpg_0_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    tpgBarSelYuv_y_U : component exdes_v_tpg_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelYuv_y_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => tpgBarSelYuv_y_address0,
        ce0 => tpgBarSelYuv_y_ce0,
        q0 => tpgBarSelYuv_y_q0,
        address1 => tpgBarSelYuv_y_address1,
        ce1 => tpgBarSelYuv_y_ce1,
        q1 => tpgBarSelYuv_y_q1);

    tpgBarSelYuv_u_U : component exdes_v_tpg_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelYuv_u_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => tpgBarSelYuv_u_address0,
        ce0 => tpgBarSelYuv_u_ce0,
        q0 => tpgBarSelYuv_u_q0,
        address1 => tpgBarSelYuv_u_address1,
        ce1 => tpgBarSelYuv_u_ce1,
        q1 => tpgBarSelYuv_u_q1);

    tpgBarSelYuv_v_U : component exdes_v_tpg_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelYuv_v_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => tpgBarSelYuv_v_address0,
        ce0 => tpgBarSelYuv_v_ce0,
        q0 => tpgBarSelYuv_v_q0,
        address1 => tpgBarSelYuv_v_address1,
        ce1 => tpgBarSelYuv_v_ce1,
        q1 => tpgBarSelYuv_v_q1);

    tpgBarSelRgb_r_U : component exdes_v_tpg_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelRgb_r_ROM_AUTO_1R
    generic map (
        DataWidth => 2,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => tpgBarSelRgb_r_address0,
        ce0 => tpgBarSelRgb_r_ce0,
        q0 => tpgBarSelRgb_r_q0,
        address1 => tpgBarSelRgb_r_address1,
        ce1 => tpgBarSelRgb_r_ce1,
        q1 => tpgBarSelRgb_r_q1);

    tpgBarSelRgb_g_U : component exdes_v_tpg_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelRgb_g_ROM_AUTO_1R
    generic map (
        DataWidth => 2,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => tpgBarSelRgb_g_address0,
        ce0 => tpgBarSelRgb_g_ce0,
        q0 => tpgBarSelRgb_g_q0,
        address1 => tpgBarSelRgb_g_address1,
        ce1 => tpgBarSelRgb_g_ce1,
        q1 => tpgBarSelRgb_g_q1);

    tpgBarSelRgb_b_U : component exdes_v_tpg_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelRgb_b_ROM_AUTO_1R
    generic map (
        DataWidth => 2,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => tpgBarSelRgb_b_address0,
        ce0 => tpgBarSelRgb_b_ce0,
        q0 => tpgBarSelRgb_b_q0,
        address1 => tpgBarSelRgb_b_address1,
        ce1 => tpgBarSelRgb_b_ce1,
        q1 => tpgBarSelRgb_b_q1);

    tpgTartanBarArray_U : component exdes_v_tpg_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgTartanBarArray_ROM_AUTO_1R
    generic map (
        DataWidth => 3,
        AddressRange => 64,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => tpgTartanBarArray_address0,
        ce0 => tpgTartanBarArray_ce0,
        q0 => tpgTartanBarArray_q0,
        address1 => tpgTartanBarArray_address1,
        ce1 => tpgTartanBarArray_ce1,
        q1 => tpgTartanBarArray_q1);

    tpgCheckerBoardArray_U : component exdes_v_tpg_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgCheckerBoardArray_ROM_AUTO_1R
    generic map (
        DataWidth => 2,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => tpgCheckerBoardArray_address0,
        ce0 => tpgCheckerBoardArray_ce0,
        q0 => tpgCheckerBoardArray_q0,
        address1 => tpgCheckerBoardArray_address1,
        ce1 => tpgCheckerBoardArray_ce1,
        q1 => tpgCheckerBoardArray_q1);

    grp_reg_ap_uint_10_s_fu_1763 : component exdes_v_tpg_0_reg_ap_uint_10_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        d => barWidthMinSamples,
        ap_return => grp_reg_ap_uint_10_s_fu_1763_ap_return,
        ap_ce => grp_reg_ap_uint_10_s_fu_1763_ap_ce);

    flow_control_loop_pipe_sequential_init_U : component exdes_v_tpg_0_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter4_reg = ap_const_logic_1))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter4_stage0)) then 
                    ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
                end if; 
            end if;
        end if;
    end process;


    ap_phi_reg_pp0_iter1_hHatch_3_i_ph_reg_937_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_782)) then
                if ((ap_const_boolean_1 = ap_condition_799)) then 
                    ap_phi_reg_pp0_iter1_hHatch_3_i_ph_reg_937 <= ap_const_lv1_1;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_hHatch_3_i_ph_reg_937 <= ap_phi_reg_pp0_iter0_hHatch_3_i_ph_reg_937;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_hHatch_reg_989_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_782)) then
                if ((ap_const_boolean_1 = ap_condition_807)) then 
                    ap_phi_reg_pp0_iter1_hHatch_reg_989 <= ap_const_lv1_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_hHatch_reg_989 <= ap_phi_reg_pp0_iter0_hHatch_reg_989;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_outpix_val_V_39_reg_1293_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((icmp_ln520_fu_1497_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (bckgndId_load_read_read_fu_466_p2 = ap_const_lv8_13) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((icmp_ln520_fu_1497_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (bckgndId_load_read_read_fu_466_p2 = ap_const_lv8_12) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((icmp_ln520_fu_1497_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (bckgndId_load_read_read_fu_466_p2 = ap_const_lv8_11) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((icmp_ln520_fu_1497_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (bckgndId_load_read_read_fu_466_p2 = ap_const_lv8_E) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((icmp_ln520_fu_1497_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (bckgndId_load_read_read_fu_466_p2 = ap_const_lv8_D) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((icmp_ln520_fu_1497_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (bckgndId_load_read_read_fu_466_p2 = ap_const_lv8_A) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((icmp_ln520_fu_1497_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (bckgndId_load_read_read_fu_466_p2 = ap_const_lv8_8) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((icmp_ln520_fu_1497_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (bckgndId_load_read_read_fu_466_p2 = ap_const_lv8_7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((icmp_ln520_fu_1497_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (bckgndId_load_read_read_fu_466_p2 = ap_const_lv8_6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((icmp_ln520_fu_1497_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (bckgndId_load_read_read_fu_466_p2 = ap_const_lv8_5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((icmp_ln520_fu_1497_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (bckgndId_load_read_read_fu_466_p2 = ap_const_lv8_4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((icmp_ln520_fu_1497_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (bckgndId_load_read_read_fu_466_p2 = ap_const_lv8_3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((icmp_ln520_fu_1497_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (bckgndId_load_read_read_fu_466_p2 = ap_const_lv8_2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((icmp_ln520_fu_1497_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (bckgndId_load_read_read_fu_466_p2 = ap_const_lv8_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
                ap_phi_reg_pp0_iter1_outpix_val_V_39_reg_1293 <= ap_const_lv8_0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                ap_phi_reg_pp0_iter1_outpix_val_V_39_reg_1293 <= ap_phi_reg_pp0_iter0_outpix_val_V_39_reg_1293;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_outpix_val_V_40_reg_1239_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((icmp_ln520_fu_1497_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (bckgndId_load_read_read_fu_466_p2 = ap_const_lv8_13) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((icmp_ln520_fu_1497_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (bckgndId_load_read_read_fu_466_p2 = ap_const_lv8_12) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((icmp_ln520_fu_1497_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (bckgndId_load_read_read_fu_466_p2 = ap_const_lv8_11) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((icmp_ln520_fu_1497_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (bckgndId_load_read_read_fu_466_p2 = ap_const_lv8_E) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((icmp_ln520_fu_1497_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (bckgndId_load_read_read_fu_466_p2 = ap_const_lv8_D) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((icmp_ln520_fu_1497_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (bckgndId_load_read_read_fu_466_p2 = ap_const_lv8_A) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((icmp_ln520_fu_1497_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (bckgndId_load_read_read_fu_466_p2 = ap_const_lv8_8) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((icmp_ln520_fu_1497_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (bckgndId_load_read_read_fu_466_p2 = ap_const_lv8_7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((icmp_ln520_fu_1497_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (bckgndId_load_read_read_fu_466_p2 = ap_const_lv8_6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((icmp_ln520_fu_1497_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (bckgndId_load_read_read_fu_466_p2 = ap_const_lv8_5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((icmp_ln520_fu_1497_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (bckgndId_load_read_read_fu_466_p2 = ap_const_lv8_4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((icmp_ln520_fu_1497_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (bckgndId_load_read_read_fu_466_p2 = ap_const_lv8_3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((icmp_ln520_fu_1497_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (bckgndId_load_read_read_fu_466_p2 = ap_const_lv8_2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((icmp_ln520_fu_1497_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (bckgndId_load_read_read_fu_466_p2 = ap_const_lv8_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
                ap_phi_reg_pp0_iter1_outpix_val_V_40_reg_1239 <= pix_val_V;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                ap_phi_reg_pp0_iter1_outpix_val_V_40_reg_1239 <= ap_phi_reg_pp0_iter0_outpix_val_V_40_reg_1239;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1185_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((icmp_ln520_fu_1497_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (bckgndId_load_read_read_fu_466_p2 = ap_const_lv8_13) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((icmp_ln520_fu_1497_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (bckgndId_load_read_read_fu_466_p2 = ap_const_lv8_12) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((icmp_ln520_fu_1497_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (bckgndId_load_read_read_fu_466_p2 = ap_const_lv8_11) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((icmp_ln520_fu_1497_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (bckgndId_load_read_read_fu_466_p2 = ap_const_lv8_E) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((icmp_ln520_fu_1497_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (bckgndId_load_read_read_fu_466_p2 = ap_const_lv8_D) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((icmp_ln520_fu_1497_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (bckgndId_load_read_read_fu_466_p2 = ap_const_lv8_A) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((icmp_ln520_fu_1497_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (bckgndId_load_read_read_fu_466_p2 = ap_const_lv8_8) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((icmp_ln520_fu_1497_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (bckgndId_load_read_read_fu_466_p2 = ap_const_lv8_7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((icmp_ln520_fu_1497_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (bckgndId_load_read_read_fu_466_p2 = ap_const_lv8_6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((icmp_ln520_fu_1497_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (bckgndId_load_read_read_fu_466_p2 = ap_const_lv8_5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((icmp_ln520_fu_1497_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (bckgndId_load_read_read_fu_466_p2 = ap_const_lv8_4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((icmp_ln520_fu_1497_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (bckgndId_load_read_read_fu_466_p2 = ap_const_lv8_3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((icmp_ln520_fu_1497_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (bckgndId_load_read_read_fu_466_p2 = ap_const_lv8_2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((icmp_ln520_fu_1497_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (bckgndId_load_read_read_fu_466_p2 = ap_const_lv8_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
                ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1185 <= pix_val_V;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1185 <= ap_phi_reg_pp0_iter0_outpix_val_V_41_reg_1185;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_outpix_val_V_42_reg_1117_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((icmp_ln520_fu_1497_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (bckgndId_load_read_read_fu_466_p2 = ap_const_lv8_13) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((icmp_ln520_fu_1497_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (bckgndId_load_read_read_fu_466_p2 = ap_const_lv8_12) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((icmp_ln520_fu_1497_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (bckgndId_load_read_read_fu_466_p2 = ap_const_lv8_11) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((icmp_ln520_fu_1497_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (bckgndId_load_read_read_fu_466_p2 = ap_const_lv8_E) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((icmp_ln520_fu_1497_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (bckgndId_load_read_read_fu_466_p2 = ap_const_lv8_D) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((icmp_ln520_fu_1497_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (bckgndId_load_read_read_fu_466_p2 = ap_const_lv8_A) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((icmp_ln520_fu_1497_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (bckgndId_load_read_read_fu_466_p2 = ap_const_lv8_8) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((icmp_ln520_fu_1497_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (bckgndId_load_read_read_fu_466_p2 = ap_const_lv8_7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((icmp_ln520_fu_1497_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (bckgndId_load_read_read_fu_466_p2 = ap_const_lv8_6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((icmp_ln520_fu_1497_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (bckgndId_load_read_read_fu_466_p2 = ap_const_lv8_5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((icmp_ln520_fu_1497_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (bckgndId_load_read_read_fu_466_p2 = ap_const_lv8_4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((icmp_ln520_fu_1497_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (bckgndId_load_read_read_fu_466_p2 = ap_const_lv8_3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((icmp_ln520_fu_1497_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (bckgndId_load_read_read_fu_466_p2 = ap_const_lv8_2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((icmp_ln520_fu_1497_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (bckgndId_load_read_read_fu_466_p2 = ap_const_lv8_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
                ap_phi_reg_pp0_iter1_outpix_val_V_42_reg_1117 <= ap_const_lv8_0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                ap_phi_reg_pp0_iter1_outpix_val_V_42_reg_1117 <= ap_phi_reg_pp0_iter0_outpix_val_V_42_reg_1117;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_outpix_val_V_43_reg_1064_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((icmp_ln520_fu_1497_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (bckgndId_load_read_read_fu_466_p2 = ap_const_lv8_13) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((icmp_ln520_fu_1497_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (bckgndId_load_read_read_fu_466_p2 = ap_const_lv8_12) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((icmp_ln520_fu_1497_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (bckgndId_load_read_read_fu_466_p2 = ap_const_lv8_11) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((icmp_ln520_fu_1497_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (bckgndId_load_read_read_fu_466_p2 = ap_const_lv8_E) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((icmp_ln520_fu_1497_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (bckgndId_load_read_read_fu_466_p2 = ap_const_lv8_D) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((icmp_ln520_fu_1497_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (bckgndId_load_read_read_fu_466_p2 = ap_const_lv8_A) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((icmp_ln520_fu_1497_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (bckgndId_load_read_read_fu_466_p2 = ap_const_lv8_8) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((icmp_ln520_fu_1497_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (bckgndId_load_read_read_fu_466_p2 = ap_const_lv8_7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((icmp_ln520_fu_1497_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (bckgndId_load_read_read_fu_466_p2 = ap_const_lv8_6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((icmp_ln520_fu_1497_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (bckgndId_load_read_read_fu_466_p2 = ap_const_lv8_5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((icmp_ln520_fu_1497_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (bckgndId_load_read_read_fu_466_p2 = ap_const_lv8_4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((icmp_ln520_fu_1497_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (bckgndId_load_read_read_fu_466_p2 = ap_const_lv8_3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((icmp_ln520_fu_1497_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (bckgndId_load_read_read_fu_466_p2 = ap_const_lv8_2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((icmp_ln520_fu_1497_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (bckgndId_load_read_read_fu_466_p2 = ap_const_lv8_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
                ap_phi_reg_pp0_iter1_outpix_val_V_43_reg_1064 <= select_ln1161;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                ap_phi_reg_pp0_iter1_outpix_val_V_43_reg_1064 <= ap_phi_reg_pp0_iter0_outpix_val_V_43_reg_1064;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_outpix_val_V_44_reg_1011_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((icmp_ln520_fu_1497_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (bckgndId_load_read_read_fu_466_p2 = ap_const_lv8_13) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((icmp_ln520_fu_1497_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (bckgndId_load_read_read_fu_466_p2 = ap_const_lv8_12) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((icmp_ln520_fu_1497_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (bckgndId_load_read_read_fu_466_p2 = ap_const_lv8_11) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((icmp_ln520_fu_1497_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (bckgndId_load_read_read_fu_466_p2 = ap_const_lv8_E) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((icmp_ln520_fu_1497_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (bckgndId_load_read_read_fu_466_p2 = ap_const_lv8_D) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((icmp_ln520_fu_1497_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (bckgndId_load_read_read_fu_466_p2 = ap_const_lv8_A) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((icmp_ln520_fu_1497_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (bckgndId_load_read_read_fu_466_p2 = ap_const_lv8_8) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((icmp_ln520_fu_1497_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (bckgndId_load_read_read_fu_466_p2 = ap_const_lv8_7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((icmp_ln520_fu_1497_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (bckgndId_load_read_read_fu_466_p2 = ap_const_lv8_6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((icmp_ln520_fu_1497_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (bckgndId_load_read_read_fu_466_p2 = ap_const_lv8_5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((icmp_ln520_fu_1497_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (bckgndId_load_read_read_fu_466_p2 = ap_const_lv8_4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((icmp_ln520_fu_1497_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (bckgndId_load_read_read_fu_466_p2 = ap_const_lv8_3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((icmp_ln520_fu_1497_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (bckgndId_load_read_read_fu_466_p2 = ap_const_lv8_2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((icmp_ln520_fu_1497_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (bckgndId_load_read_read_fu_466_p2 = ap_const_lv8_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
                ap_phi_reg_pp0_iter1_outpix_val_V_44_reg_1011 <= pix_val_V;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                ap_phi_reg_pp0_iter1_outpix_val_V_44_reg_1011 <= ap_phi_reg_pp0_iter0_outpix_val_V_44_reg_1011;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_ref_tmp32_0_0296_reg_956_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_782)) then
                if ((ap_const_boolean_1 = ap_condition_807)) then 
                    ap_phi_reg_pp0_iter1_ref_tmp32_0_0296_reg_956 <= ap_const_lv1_1;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_ref_tmp32_0_0296_reg_956 <= ap_phi_reg_pp0_iter0_ref_tmp32_0_0296_reg_956;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_ref_tmp32_2_0294_reg_973_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_782)) then
                if ((ap_const_boolean_1 = ap_condition_807)) then 
                    ap_phi_reg_pp0_iter1_ref_tmp32_2_0294_reg_973 <= outpix_val_V_68;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_ref_tmp32_2_0294_reg_973 <= ap_phi_reg_pp0_iter0_ref_tmp32_2_0294_reg_973;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_hHatch_3_i_ph_reg_937_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln1019_1_fu_2312_p2 = ap_const_lv1_1) and (icmp_ln1027_6_fu_2306_p2 = ap_const_lv1_0) and (icmp_ln520_reg_3662 = ap_const_lv1_1) and (icmp_ln1428_reg_3687 = ap_const_lv1_0) and (empty_reg_3666 = ap_const_lv1_0) and (bckgndId_load_read_reg_3582 = ap_const_lv8_C) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                ap_phi_reg_pp0_iter2_hHatch_3_i_ph_reg_937 <= ap_const_lv1_1;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln1027_6_fu_2306_p2 = ap_const_lv1_1) and (icmp_ln520_reg_3662 = ap_const_lv1_1) and (icmp_ln1428_reg_3687 = ap_const_lv1_0) and (empty_reg_3666 = ap_const_lv1_0) and (bckgndId_load_read_reg_3582 = ap_const_lv8_C) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln1019_1_fu_2312_p2 = ap_const_lv1_0) and (icmp_ln1027_6_fu_2306_p2 = ap_const_lv1_0) and (icmp_ln520_reg_3662 = ap_const_lv1_1) and (icmp_ln1428_reg_3687 = ap_const_lv1_0) and (empty_reg_3666 = ap_const_lv1_0) and (bckgndId_load_read_reg_3582 = ap_const_lv8_C) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
                ap_phi_reg_pp0_iter2_hHatch_3_i_ph_reg_937 <= ap_const_lv1_0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                ap_phi_reg_pp0_iter2_hHatch_3_i_ph_reg_937 <= ap_phi_reg_pp0_iter1_hHatch_3_i_ph_reg_937;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter3_hHatch_reg_989_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln1019_2_reg_3746 = ap_const_lv1_0) and (icmp_ln1027_8_reg_3742 = ap_const_lv1_0) and (icmp_ln520_reg_3662_pp0_iter1_reg = ap_const_lv1_1) and (icmp_ln1428_1_reg_3691_pp0_iter1_reg = ap_const_lv1_0) and (empty_reg_3666_pp0_iter1_reg = ap_const_lv1_0) and (bckgndId_load_read_reg_3582 = ap_const_lv8_C) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln1027_8_reg_3742 = ap_const_lv1_1) and (icmp_ln520_reg_3662_pp0_iter1_reg = ap_const_lv1_1) and (icmp_ln1428_1_reg_3691_pp0_iter1_reg = ap_const_lv1_0) and (empty_reg_3666_pp0_iter1_reg = ap_const_lv1_0) and (bckgndId_load_read_reg_3582 = ap_const_lv8_C) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)))) then 
                ap_phi_reg_pp0_iter3_hHatch_reg_989 <= ap_const_lv1_0;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln1019_2_reg_3746 = ap_const_lv1_1) and (icmp_ln1027_8_reg_3742 = ap_const_lv1_0) and (icmp_ln520_reg_3662_pp0_iter1_reg = ap_const_lv1_1) and (icmp_ln1428_1_reg_3691_pp0_iter1_reg = ap_const_lv1_0) and (empty_reg_3666_pp0_iter1_reg = ap_const_lv1_0) and (bckgndId_load_read_reg_3582 = ap_const_lv8_C) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln520_reg_3662_pp0_iter1_reg = ap_const_lv1_1) and (icmp_ln1428_1_reg_3691_pp0_iter1_reg = ap_const_lv1_1) and (empty_reg_3666_pp0_iter1_reg = ap_const_lv1_0) and (bckgndId_load_read_reg_3582 = ap_const_lv8_C) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)))) then 
                ap_phi_reg_pp0_iter3_hHatch_reg_989 <= ap_const_lv1_1;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter3_hHatch_reg_989 <= ap_phi_reg_pp0_iter2_hHatch_reg_989;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter3_ref_tmp32_0_0296_reg_956_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln1019_2_reg_3746 = ap_const_lv1_0) and (icmp_ln1027_8_reg_3742 = ap_const_lv1_0) and (icmp_ln520_reg_3662_pp0_iter1_reg = ap_const_lv1_1) and (icmp_ln1428_1_reg_3691_pp0_iter1_reg = ap_const_lv1_0) and (empty_reg_3666_pp0_iter1_reg = ap_const_lv1_0) and (bckgndId_load_read_reg_3582 = ap_const_lv8_C) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln1019_2_reg_3746 = ap_const_lv1_1) and (icmp_ln1027_8_reg_3742 = ap_const_lv1_0) and (icmp_ln520_reg_3662_pp0_iter1_reg = ap_const_lv1_1) and (icmp_ln1428_1_reg_3691_pp0_iter1_reg = ap_const_lv1_0) and (empty_reg_3666_pp0_iter1_reg = ap_const_lv1_0) and (bckgndId_load_read_reg_3582 = ap_const_lv8_C) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln1027_8_reg_3742 = ap_const_lv1_1) and (icmp_ln520_reg_3662_pp0_iter1_reg = ap_const_lv1_1) and (icmp_ln1428_1_reg_3691_pp0_iter1_reg = ap_const_lv1_0) and (empty_reg_3666_pp0_iter1_reg = ap_const_lv1_0) and (bckgndId_load_read_reg_3582 = ap_const_lv8_C) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln520_reg_3662_pp0_iter1_reg = ap_const_lv1_1) and (icmp_ln1428_1_reg_3691_pp0_iter1_reg = ap_const_lv1_1) and (empty_reg_3666_pp0_iter1_reg = ap_const_lv1_0) and (bckgndId_load_read_reg_3582 = ap_const_lv8_C) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)))) then 
                ap_phi_reg_pp0_iter3_ref_tmp32_0_0296_reg_956 <= or_ln1449_fu_2746_p2;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter3_ref_tmp32_0_0296_reg_956 <= ap_phi_reg_pp0_iter2_ref_tmp32_0_0296_reg_956;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter3_ref_tmp32_2_0294_reg_973_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln1019_2_reg_3746 = ap_const_lv1_0) and (icmp_ln1027_8_reg_3742 = ap_const_lv1_0) and (icmp_ln520_reg_3662_pp0_iter1_reg = ap_const_lv1_1) and (icmp_ln1428_1_reg_3691_pp0_iter1_reg = ap_const_lv1_0) and (empty_reg_3666_pp0_iter1_reg = ap_const_lv1_0) and (bckgndId_load_read_reg_3582 = ap_const_lv8_C) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln1019_2_reg_3746 = ap_const_lv1_1) and (icmp_ln1027_8_reg_3742 = ap_const_lv1_0) and (icmp_ln520_reg_3662_pp0_iter1_reg = ap_const_lv1_1) and (icmp_ln1428_1_reg_3691_pp0_iter1_reg = ap_const_lv1_0) and (empty_reg_3666_pp0_iter1_reg = ap_const_lv1_0) and (bckgndId_load_read_reg_3582 = ap_const_lv8_C) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln1027_8_reg_3742 = ap_const_lv1_1) and (icmp_ln520_reg_3662_pp0_iter1_reg = ap_const_lv1_1) and (icmp_ln1428_1_reg_3691_pp0_iter1_reg = ap_const_lv1_0) and (empty_reg_3666_pp0_iter1_reg = ap_const_lv1_0) and (bckgndId_load_read_reg_3582 = ap_const_lv8_C) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln520_reg_3662_pp0_iter1_reg = ap_const_lv1_1) and (icmp_ln1428_1_reg_3691_pp0_iter1_reg = ap_const_lv1_1) and (empty_reg_3666_pp0_iter1_reg = ap_const_lv1_0) and (bckgndId_load_read_reg_3582 = ap_const_lv8_C) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)))) then 
                ap_phi_reg_pp0_iter3_ref_tmp32_2_0294_reg_973 <= select_ln1449_fu_2752_p3;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter3_ref_tmp32_2_0294_reg_973 <= ap_phi_reg_pp0_iter2_ref_tmp32_2_0294_reg_973;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter4_outpix_val_V_39_reg_1293_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (bckgndId_load_read_reg_3582 = ap_const_lv8_C) and (icmp_ln520_reg_3662_pp0_iter2_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter4_outpix_val_V_39_reg_1293 <= select_ln1400_fu_3206_p3;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cmp4_i276_read_reg_3564 = ap_const_lv1_1) and (bckgndId_load_read_reg_3582 = ap_const_lv8_F) and (icmp_ln520_reg_3662_pp0_iter2_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cmp4_i276_read_reg_3564 = ap_const_lv1_0) and (bckgndId_load_read_reg_3582 = ap_const_lv8_F) and (icmp_ln520_reg_3662_pp0_iter2_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)))) then 
                ap_phi_reg_pp0_iter4_outpix_val_V_39_reg_1293 <= outpix_val_V_65_fu_3180_p3;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cmp4_i276_read_reg_3564 = ap_const_lv1_1) and (bckgndId_load_read_reg_3582 = ap_const_lv8_B) and (icmp_ln520_reg_3662_pp0_iter2_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cmp4_i276_read_reg_3564 = ap_const_lv1_0) and (bckgndId_load_read_reg_3582 = ap_const_lv8_B) and (icmp_ln520_reg_3662_pp0_iter2_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)))) then 
                ap_phi_reg_pp0_iter4_outpix_val_V_39_reg_1293 <= outpix_val_V_62_fu_3258_p3;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cmp4_i276_read_reg_3564 = ap_const_lv1_1) and (bckgndId_load_read_reg_3582 = ap_const_lv8_9) and (icmp_ln520_reg_3662_pp0_iter2_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cmp4_i276_read_reg_3564 = ap_const_lv1_0) and (bckgndId_load_read_reg_3582 = ap_const_lv8_9) and (icmp_ln520_reg_3662_pp0_iter2_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)))) then 
                ap_phi_reg_pp0_iter4_outpix_val_V_39_reg_1293 <= outpix_val_V_59_fu_3303_p3;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (bckgndId_load_read_reg_3582 = ap_const_lv8_0) and (icmp_ln520_reg_3662_pp0_iter2_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter4_outpix_val_V_39_reg_1293 <= p_0_0_0_0_0243484_out_i;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (bckgndId_load_read_reg_3582 = ap_const_lv8_10) and (icmp_ln520_reg_3662_pp0_iter2_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter4_outpix_val_V_39_reg_1293 <= outpix_val_V_27_fu_2906_p3;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter4_outpix_val_V_39_reg_1293 <= ap_phi_reg_pp0_iter3_outpix_val_V_39_reg_1293;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter4_outpix_val_V_40_reg_1239_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (bckgndId_load_read_reg_3582 = ap_const_lv8_C) and (icmp_ln520_reg_3662_pp0_iter2_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter4_outpix_val_V_40_reg_1239 <= ap_phi_reg_pp0_iter3_ref_tmp32_2_0294_reg_973;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cmp4_i276_read_reg_3564 = ap_const_lv1_1) and (bckgndId_load_read_reg_3582 = ap_const_lv8_F) and (icmp_ln520_reg_3662_pp0_iter2_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cmp4_i276_read_reg_3564 = ap_const_lv1_0) and (bckgndId_load_read_reg_3582 = ap_const_lv8_F) and (icmp_ln520_reg_3662_pp0_iter2_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)))) then 
                ap_phi_reg_pp0_iter4_outpix_val_V_40_reg_1239 <= outpix_val_V_64_fu_3173_p3;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cmp4_i276_read_reg_3564 = ap_const_lv1_1) and (bckgndId_load_read_reg_3582 = ap_const_lv8_B) and (icmp_ln520_reg_3662_pp0_iter2_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cmp4_i276_read_reg_3564 = ap_const_lv1_0) and (bckgndId_load_read_reg_3582 = ap_const_lv8_B) and (icmp_ln520_reg_3662_pp0_iter2_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)))) then 
                ap_phi_reg_pp0_iter4_outpix_val_V_40_reg_1239 <= outpix_val_V_61_fu_3251_p3;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cmp4_i276_read_reg_3564 = ap_const_lv1_1) and (bckgndId_load_read_reg_3582 = ap_const_lv8_9) and (icmp_ln520_reg_3662_pp0_iter2_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cmp4_i276_read_reg_3564 = ap_const_lv1_0) and (bckgndId_load_read_reg_3582 = ap_const_lv8_9) and (icmp_ln520_reg_3662_pp0_iter2_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)))) then 
                ap_phi_reg_pp0_iter4_outpix_val_V_40_reg_1239 <= outpix_val_V_58_fu_3296_p3;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (bckgndId_load_read_reg_3582 = ap_const_lv8_0) and (icmp_ln520_reg_3662_pp0_iter2_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter4_outpix_val_V_40_reg_1239 <= p_0_1_0_0_0245486_out_i;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (bckgndId_load_read_reg_3582 = ap_const_lv8_10) and (icmp_ln520_reg_3662_pp0_iter2_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter4_outpix_val_V_40_reg_1239 <= outpix_val_V_18_fu_2924_p3;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter4_outpix_val_V_40_reg_1239 <= ap_phi_reg_pp0_iter3_outpix_val_V_40_reg_1239;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter4_outpix_val_V_41_reg_1185_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (bckgndId_load_read_reg_3582 = ap_const_lv8_C) and (icmp_ln520_reg_3662_pp0_iter2_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter4_outpix_val_V_41_reg_1185 <= ap_phi_reg_pp0_iter3_ref_tmp32_2_0294_reg_973;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cmp4_i276_read_reg_3564 = ap_const_lv1_1) and (bckgndId_load_read_reg_3582 = ap_const_lv8_F) and (icmp_ln520_reg_3662_pp0_iter2_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cmp4_i276_read_reg_3564 = ap_const_lv1_0) and (bckgndId_load_read_reg_3582 = ap_const_lv8_F) and (icmp_ln520_reg_3662_pp0_iter2_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)))) then 
                ap_phi_reg_pp0_iter4_outpix_val_V_41_reg_1185 <= outpix_val_V_63_fu_3187_p3;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cmp4_i276_read_reg_3564 = ap_const_lv1_1) and (bckgndId_load_read_reg_3582 = ap_const_lv8_B) and (icmp_ln520_reg_3662_pp0_iter2_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cmp4_i276_read_reg_3564 = ap_const_lv1_0) and (bckgndId_load_read_reg_3582 = ap_const_lv8_B) and (icmp_ln520_reg_3662_pp0_iter2_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)))) then 
                ap_phi_reg_pp0_iter4_outpix_val_V_41_reg_1185 <= outpix_val_V_60_fu_3265_p3;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cmp4_i276_read_reg_3564 = ap_const_lv1_1) and (bckgndId_load_read_reg_3582 = ap_const_lv8_9) and (icmp_ln520_reg_3662_pp0_iter2_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cmp4_i276_read_reg_3564 = ap_const_lv1_0) and (bckgndId_load_read_reg_3582 = ap_const_lv8_9) and (icmp_ln520_reg_3662_pp0_iter2_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)))) then 
                ap_phi_reg_pp0_iter4_outpix_val_V_41_reg_1185 <= outpix_val_V_57_fu_3310_p3;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (bckgndId_load_read_reg_3582 = ap_const_lv8_0) and (icmp_ln520_reg_3662_pp0_iter2_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter4_outpix_val_V_41_reg_1185 <= p_0_2_0_0_0247488_out_i;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (bckgndId_load_read_reg_3582 = ap_const_lv8_10) and (icmp_ln520_reg_3662_pp0_iter2_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter4_outpix_val_V_41_reg_1185 <= outpix_val_V_19_fu_2942_p3;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter4_outpix_val_V_41_reg_1185 <= ap_phi_reg_pp0_iter3_outpix_val_V_41_reg_1185;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter4_outpix_val_V_42_reg_1117_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (bckgndId_load_read_reg_3582 = ap_const_lv8_C) and (icmp_ln520_reg_3662_pp0_iter2_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter4_outpix_val_V_42_reg_1117 <= select_ln1449_3_fu_3231_p3;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cmp4_i276_read_reg_3564 = ap_const_lv1_1) and (bckgndId_load_read_reg_3582 = ap_const_lv8_F) and (icmp_ln520_reg_3662_pp0_iter2_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter4_outpix_val_V_42_reg_1117 <= tpgBarSelRgb_r_load_5_cast_fu_3194_p1;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cmp4_i276_read_reg_3564 = ap_const_lv1_1) and (bckgndId_load_read_reg_3582 = ap_const_lv8_B) and (icmp_ln520_reg_3662_pp0_iter2_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter4_outpix_val_V_42_reg_1117 <= tpgBarSelRgb_r_load_4_cast_fu_3272_p1;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cmp4_i276_read_reg_3564 = ap_const_lv1_0) and (bckgndId_load_read_reg_3582 = ap_const_lv8_9) and (icmp_ln520_reg_3662_pp0_iter2_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cmp4_i276_read_reg_3564 = ap_const_lv1_0) and (bckgndId_load_read_reg_3582 = ap_const_lv8_B) and (icmp_ln520_reg_3662_pp0_iter2_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cmp4_i276_read_reg_3564 = ap_const_lv1_0) and (bckgndId_load_read_reg_3582 = ap_const_lv8_F) and (icmp_ln520_reg_3662_pp0_iter2_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)))) then 
                ap_phi_reg_pp0_iter4_outpix_val_V_42_reg_1117 <= tpgBarSelYuv_y_q0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cmp4_i276_read_reg_3564 = ap_const_lv1_1) and (bckgndId_load_read_reg_3582 = ap_const_lv8_9) and (icmp_ln520_reg_3662_pp0_iter2_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter4_outpix_val_V_42_reg_1117 <= tpgBarSelRgb_r_load_3_cast_fu_3317_p1;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (bckgndId_load_read_reg_3582 = ap_const_lv8_0) and (icmp_ln520_reg_3662_pp0_iter2_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter4_outpix_val_V_42_reg_1117 <= p_0_3_0_0_0249490_out_i;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (bckgndId_load_read_reg_3582 = ap_const_lv8_10) and (icmp_ln520_reg_3662_pp0_iter2_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter4_outpix_val_V_42_reg_1117 <= outpix_val_V_20_fu_3104_p4;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter4_outpix_val_V_42_reg_1117 <= ap_phi_reg_pp0_iter3_outpix_val_V_42_reg_1117;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter4_outpix_val_V_43_reg_1064_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (bckgndId_load_read_reg_3582 = ap_const_lv8_C) and (icmp_ln520_reg_3662_pp0_iter2_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter4_outpix_val_V_43_reg_1064 <= select_ln1449_2_fu_3225_p3;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cmp4_i276_read_reg_3564 = ap_const_lv1_1) and (bckgndId_load_read_reg_3582 = ap_const_lv8_F) and (icmp_ln520_reg_3662_pp0_iter2_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter4_outpix_val_V_43_reg_1064 <= op_assign_22_cast_fu_3198_p1;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cmp4_i276_read_reg_3564 = ap_const_lv1_1) and (bckgndId_load_read_reg_3582 = ap_const_lv8_B) and (icmp_ln520_reg_3662_pp0_iter2_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter4_outpix_val_V_43_reg_1064 <= op_assign_19_cast_fu_3276_p1;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cmp4_i276_read_reg_3564 = ap_const_lv1_0) and (bckgndId_load_read_reg_3582 = ap_const_lv8_9) and (icmp_ln520_reg_3662_pp0_iter2_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cmp4_i276_read_reg_3564 = ap_const_lv1_0) and (bckgndId_load_read_reg_3582 = ap_const_lv8_B) and (icmp_ln520_reg_3662_pp0_iter2_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cmp4_i276_read_reg_3564 = ap_const_lv1_0) and (bckgndId_load_read_reg_3582 = ap_const_lv8_F) and (icmp_ln520_reg_3662_pp0_iter2_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)))) then 
                ap_phi_reg_pp0_iter4_outpix_val_V_43_reg_1064 <= grp_fu_1427_p3;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cmp4_i276_read_reg_3564 = ap_const_lv1_1) and (bckgndId_load_read_reg_3582 = ap_const_lv8_9) and (icmp_ln520_reg_3662_pp0_iter2_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter4_outpix_val_V_43_reg_1064 <= op_assign_13_cast_fu_3321_p1;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (bckgndId_load_read_reg_3582 = ap_const_lv8_0) and (icmp_ln520_reg_3662_pp0_iter2_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter4_outpix_val_V_43_reg_1064 <= p_0_4_0_0_0251492_out_i;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (bckgndId_load_read_reg_3582 = ap_const_lv8_10) and (icmp_ln520_reg_3662_pp0_iter2_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter4_outpix_val_V_43_reg_1064 <= outpix_val_V_28_fu_3154_p3;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter4_outpix_val_V_43_reg_1064 <= ap_phi_reg_pp0_iter3_outpix_val_V_43_reg_1064;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter4_outpix_val_V_44_reg_1011_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (bckgndId_load_read_reg_3582 = ap_const_lv8_C) and (icmp_ln520_reg_3662_pp0_iter2_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter4_outpix_val_V_44_reg_1011 <= select_ln1449_1_fu_3219_p3;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cmp4_i276_read_reg_3564 = ap_const_lv1_1) and (bckgndId_load_read_reg_3582 = ap_const_lv8_F) and (icmp_ln520_reg_3662_pp0_iter2_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter4_outpix_val_V_44_reg_1011 <= tpgBarSelRgb_b_load_5_cast_fu_3202_p1;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cmp4_i276_read_reg_3564 = ap_const_lv1_1) and (bckgndId_load_read_reg_3582 = ap_const_lv8_B) and (icmp_ln520_reg_3662_pp0_iter2_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter4_outpix_val_V_44_reg_1011 <= tpgBarSelRgb_b_load_4_cast_fu_3280_p1;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cmp4_i276_read_reg_3564 = ap_const_lv1_0) and (bckgndId_load_read_reg_3582 = ap_const_lv8_9) and (icmp_ln520_reg_3662_pp0_iter2_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cmp4_i276_read_reg_3564 = ap_const_lv1_0) and (bckgndId_load_read_reg_3582 = ap_const_lv8_B) and (icmp_ln520_reg_3662_pp0_iter2_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cmp4_i276_read_reg_3564 = ap_const_lv1_0) and (bckgndId_load_read_reg_3582 = ap_const_lv8_F) and (icmp_ln520_reg_3662_pp0_iter2_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)))) then 
                ap_phi_reg_pp0_iter4_outpix_val_V_44_reg_1011 <= tpgBarSelYuv_v_q0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cmp4_i276_read_reg_3564 = ap_const_lv1_1) and (bckgndId_load_read_reg_3582 = ap_const_lv8_9) and (icmp_ln520_reg_3662_pp0_iter2_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter4_outpix_val_V_44_reg_1011 <= tpgBarSelRgb_b_load_3_cast_fu_3325_p1;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (bckgndId_load_read_reg_3582 = ap_const_lv8_0) and (icmp_ln520_reg_3662_pp0_iter2_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter4_outpix_val_V_44_reg_1011 <= p_0_5_0_0_0253494_out_i;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (bckgndId_load_read_reg_3582 = ap_const_lv8_10) and (icmp_ln520_reg_3662_pp0_iter2_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter4_outpix_val_V_44_reg_1011 <= outpix_val_V_29_fu_3144_p4;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter4_outpix_val_V_44_reg_1011 <= ap_phi_reg_pp0_iter3_outpix_val_V_44_reg_1011;
            end if; 
        end if;
    end process;

    outpix_val_V_10_fu_350_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    outpix_val_V_10_fu_350 <= outpix_val_V_4;
                elsif (((icmp_ln520_reg_3662_pp0_iter3_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
                    outpix_val_V_10_fu_350 <= ap_phi_mux_outpix_val_V_55_phi_fu_1375_p4;
                end if;
            end if; 
        end if;
    end process;

    outpix_val_V_11_fu_354_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    outpix_val_V_11_fu_354 <= outpix_val_V_5;
                elsif (((icmp_ln520_reg_3662_pp0_iter3_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
                    outpix_val_V_11_fu_354 <= ap_phi_mux_outpix_val_V_56_phi_fu_1364_p4;
                end if;
            end if; 
        end if;
    end process;

    outpix_val_V_51_reg_1416_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then
                if (((cmp8_read_reg_3586 = ap_const_lv1_0) and (icmp_ln520_reg_3662_pp0_iter3_reg = ap_const_lv1_1))) then 
                    outpix_val_V_51_reg_1416 <= ap_phi_mux_outpix_val_V_39_phi_fu_1297_p48;
                elsif (((cmp8_read_reg_3586 = ap_const_lv1_1) and (icmp_ln520_reg_3662_pp0_iter3_reg = ap_const_lv1_1))) then 
                    outpix_val_V_51_reg_1416 <= outpix_val_V_45_fu_3367_p3;
                elsif (not((icmp_ln520_reg_3662_pp0_iter3_reg = ap_const_lv1_0))) then 
                    outpix_val_V_51_reg_1416 <= ap_phi_reg_pp0_iter4_outpix_val_V_51_reg_1416;
                end if;
            end if; 
        end if;
    end process;

    outpix_val_V_52_reg_1405_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then
                if (((cmp8_read_reg_3586 = ap_const_lv1_0) and (icmp_ln520_reg_3662_pp0_iter3_reg = ap_const_lv1_1))) then 
                    outpix_val_V_52_reg_1405 <= ap_phi_mux_outpix_val_V_40_phi_fu_1242_p48;
                elsif (((cmp8_read_reg_3586 = ap_const_lv1_1) and (icmp_ln520_reg_3662_pp0_iter3_reg = ap_const_lv1_1))) then 
                    outpix_val_V_52_reg_1405 <= outpix_val_V_46_fu_3360_p3;
                elsif (not((icmp_ln520_reg_3662_pp0_iter3_reg = ap_const_lv1_0))) then 
                    outpix_val_V_52_reg_1405 <= ap_phi_reg_pp0_iter4_outpix_val_V_52_reg_1405;
                end if;
            end if; 
        end if;
    end process;

    outpix_val_V_53_reg_1394_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then
                if (((cmp8_read_reg_3586 = ap_const_lv1_0) and (icmp_ln520_reg_3662_pp0_iter3_reg = ap_const_lv1_1))) then 
                    outpix_val_V_53_reg_1394 <= ap_phi_mux_outpix_val_V_41_phi_fu_1188_p48;
                elsif (((cmp8_read_reg_3586 = ap_const_lv1_1) and (icmp_ln520_reg_3662_pp0_iter3_reg = ap_const_lv1_1))) then 
                    outpix_val_V_53_reg_1394 <= outpix_val_V_47_fu_3353_p3;
                elsif (not((icmp_ln520_reg_3662_pp0_iter3_reg = ap_const_lv1_0))) then 
                    outpix_val_V_53_reg_1394 <= ap_phi_reg_pp0_iter4_outpix_val_V_53_reg_1394;
                end if;
            end if; 
        end if;
    end process;

    outpix_val_V_54_reg_1383_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then
                if (((cmp8_read_reg_3586 = ap_const_lv1_0) and (icmp_ln520_reg_3662_pp0_iter3_reg = ap_const_lv1_1))) then 
                    outpix_val_V_54_reg_1383 <= ap_phi_mux_outpix_val_V_42_phi_fu_1121_p48;
                elsif (((cmp8_read_reg_3586 = ap_const_lv1_1) and (icmp_ln520_reg_3662_pp0_iter3_reg = ap_const_lv1_1))) then 
                    outpix_val_V_54_reg_1383 <= outpix_val_V_48_fu_3388_p3;
                elsif (not((icmp_ln520_reg_3662_pp0_iter3_reg = ap_const_lv1_0))) then 
                    outpix_val_V_54_reg_1383 <= ap_phi_reg_pp0_iter4_outpix_val_V_54_reg_1383;
                end if;
            end if; 
        end if;
    end process;

    outpix_val_V_55_reg_1372_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then
                if (((cmp8_read_reg_3586 = ap_const_lv1_0) and (icmp_ln520_reg_3662_pp0_iter3_reg = ap_const_lv1_1))) then 
                    outpix_val_V_55_reg_1372 <= ap_phi_mux_outpix_val_V_43_phi_fu_1067_p48;
                elsif (((cmp8_read_reg_3586 = ap_const_lv1_1) and (icmp_ln520_reg_3662_pp0_iter3_reg = ap_const_lv1_1))) then 
                    outpix_val_V_55_reg_1372 <= outpix_val_V_49_fu_3381_p3;
                elsif (not((icmp_ln520_reg_3662_pp0_iter3_reg = ap_const_lv1_0))) then 
                    outpix_val_V_55_reg_1372 <= ap_phi_reg_pp0_iter4_outpix_val_V_55_reg_1372;
                end if;
            end if; 
        end if;
    end process;

    outpix_val_V_56_reg_1361_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then
                if (((cmp8_read_reg_3586 = ap_const_lv1_0) and (icmp_ln520_reg_3662_pp0_iter3_reg = ap_const_lv1_1))) then 
                    outpix_val_V_56_reg_1361 <= ap_phi_mux_outpix_val_V_44_phi_fu_1014_p48;
                elsif (((cmp8_read_reg_3586 = ap_const_lv1_1) and (icmp_ln520_reg_3662_pp0_iter3_reg = ap_const_lv1_1))) then 
                    outpix_val_V_56_reg_1361 <= outpix_val_V_50_fu_3374_p3;
                elsif (not((icmp_ln520_reg_3662_pp0_iter3_reg = ap_const_lv1_0))) then 
                    outpix_val_V_56_reg_1361 <= ap_phi_reg_pp0_iter4_outpix_val_V_56_reg_1361;
                end if;
            end if; 
        end if;
    end process;

    outpix_val_V_6_fu_334_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    outpix_val_V_6_fu_334 <= outpix_val_V;
                elsif (((icmp_ln520_reg_3662_pp0_iter3_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
                    outpix_val_V_6_fu_334 <= ap_phi_mux_outpix_val_V_51_phi_fu_1419_p4;
                end if;
            end if; 
        end if;
    end process;

    outpix_val_V_7_fu_338_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    outpix_val_V_7_fu_338 <= outpix_val_V_1;
                elsif (((icmp_ln520_reg_3662_pp0_iter3_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
                    outpix_val_V_7_fu_338 <= ap_phi_mux_outpix_val_V_52_phi_fu_1408_p4;
                end if;
            end if; 
        end if;
    end process;

    outpix_val_V_8_fu_342_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    outpix_val_V_8_fu_342 <= outpix_val_V_2;
                elsif (((icmp_ln520_reg_3662_pp0_iter3_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
                    outpix_val_V_8_fu_342 <= ap_phi_mux_outpix_val_V_53_phi_fu_1397_p4;
                end if;
            end if; 
        end if;
    end process;

    outpix_val_V_9_fu_346_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    outpix_val_V_9_fu_346 <= outpix_val_V_3;
                elsif (((icmp_ln520_reg_3662_pp0_iter3_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
                    outpix_val_V_9_fu_346 <= ap_phi_mux_outpix_val_V_54_phi_fu_1386_p4;
                end if;
            end if; 
        end if;
    end process;

    vHatch_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (((icmp_ln520_reg_3662 = ap_const_lv1_1) and (empty_reg_3666 = ap_const_lv1_1) and (icmp_ln1404_read_reg_3532 = ap_const_lv1_1) and (bckgndId_load_read_reg_3582 = ap_const_lv8_C)) or ((ap_const_lv1_1 = and_ln1404_reg_3683) and (icmp_ln520_reg_3662 = ap_const_lv1_1) and (icmp_ln1404_read_reg_3532 = ap_const_lv1_0) and (bckgndId_load_read_reg_3582 = ap_const_lv8_C)))) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (((ap_const_lv1_1 = and_ln1409_fu_2261_p2) and (icmp_ln520_reg_3662 = ap_const_lv1_1) and (empty_reg_3666 = ap_const_lv1_0) and (icmp_ln1404_read_reg_3532 = ap_const_lv1_1) and (bckgndId_load_read_reg_3582 = ap_const_lv8_C)) or ((ap_const_lv1_0 = and_ln1404_reg_3683) and (ap_const_lv1_1 = and_ln1409_fu_2261_p2) and (icmp_ln520_reg_3662 = ap_const_lv1_1) and (icmp_ln1404_read_reg_3532 = ap_const_lv1_0) and (bckgndId_load_read_reg_3582 = ap_const_lv8_C)))))) then 
                vHatch <= ap_const_lv1_1;
            elsif (((ap_const_lv1_0 = and_ln1404_reg_3683) and (ap_const_lv1_0 = and_ln1409_fu_2261_p2) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln520_reg_3662 = ap_const_lv1_1) and (empty_reg_3666 = ap_const_lv1_1) and (icmp_ln1404_read_reg_3532 = ap_const_lv1_0) and (bckgndId_load_read_reg_3582 = ap_const_lv8_C) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                vHatch <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    xBar_V_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_const_boolean_1 = ap_condition_2267)) then 
                    xBar_V <= ap_const_lv11_1;
                elsif ((ap_const_boolean_1 = ap_condition_2264)) then 
                    xBar_V <= add_ln186_1_fu_2559_p2;
                elsif ((ap_const_boolean_1 = ap_condition_2261)) then 
                    xBar_V <= sub_ln186_1_fu_2569_p2;
                end if;
            end if; 
        end if;
    end process;

    xBar_V_1_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_const_boolean_1 = ap_condition_2267)) then 
                    xBar_V_1 <= ap_const_lv11_0;
                elsif ((ap_const_boolean_1 = ap_condition_2273)) then 
                    xBar_V_1 <= add_ln186_fu_2475_p2;
                elsif ((ap_const_boolean_1 = ap_condition_2270)) then 
                    xBar_V_1 <= sub_ln186_fu_2485_p2;
                end if;
            end if; 
        end if;
    end process;

    xCount_V_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1986)) then
                if ((empty_fu_1503_p2 = ap_const_lv1_1)) then 
                    xCount_V <= ap_const_lv10_1;
                elsif (((empty_fu_1503_p2 = ap_const_lv1_0) and (icmp_ln1027_7_fu_2015_p2 = ap_const_lv1_1))) then 
                    xCount_V <= add_ln840_6_fu_2063_p2;
                elsif (((empty_fu_1503_p2 = ap_const_lv1_0) and (icmp_ln1027_7_fu_2015_p2 = ap_const_lv1_0))) then 
                    xCount_V <= sub_ln841_3_fu_2025_p2;
                end if;
            end if; 
        end if;
    end process;

    xCount_V_1_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1986)) then
                if ((empty_fu_1503_p2 = ap_const_lv1_1)) then 
                    xCount_V_1 <= ap_const_lv10_0;
                elsif (((empty_fu_1503_p2 = ap_const_lv1_0) and (icmp_ln1027_3_fu_1933_p2 = ap_const_lv1_1))) then 
                    xCount_V_1 <= add_ln840_3_fu_1981_p2;
                elsif (((empty_fu_1503_p2 = ap_const_lv1_0) and (icmp_ln1027_3_fu_1933_p2 = ap_const_lv1_0))) then 
                    xCount_V_1 <= sub_ln841_fu_1943_p2;
                end if;
            end if; 
        end if;
    end process;

    xCount_V_2_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((icmp_ln520_fu_1497_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (empty_fu_1503_p2 = ap_const_lv1_1) and (bckgndId_load = ap_const_lv8_C) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((icmp_ln520_fu_1497_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln1428_1_fu_1807_p2 = ap_const_lv1_1) and (empty_fu_1503_p2 = ap_const_lv1_0) and (bckgndId_load = ap_const_lv8_C) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
                xCount_V_2 <= ap_const_lv10_1;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln1027_8_fu_2352_p2 = ap_const_lv1_1) and (icmp_ln520_reg_3662 = ap_const_lv1_1) and (icmp_ln1428_1_reg_3691 = ap_const_lv1_0) and (empty_reg_3666 = ap_const_lv1_0) and (bckgndId_load_read_reg_3582 = ap_const_lv8_C) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                xCount_V_2 <= add_ln840_7_fu_2382_p2;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln1019_2_fu_2358_p2 = ap_const_lv1_1) and (icmp_ln1027_8_fu_2352_p2 = ap_const_lv1_0) and (icmp_ln520_reg_3662 = ap_const_lv1_1) and (icmp_ln1428_1_reg_3691 = ap_const_lv1_0) and (empty_reg_3666 = ap_const_lv1_0) and (bckgndId_load_read_reg_3582 = ap_const_lv8_C) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                xCount_V_2 <= ap_const_lv10_0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln1019_2_fu_2358_p2 = ap_const_lv1_0) and (icmp_ln1027_8_fu_2352_p2 = ap_const_lv1_0) and (icmp_ln520_reg_3662 = ap_const_lv1_1) and (icmp_ln1428_1_reg_3691 = ap_const_lv1_0) and (empty_reg_3666 = ap_const_lv1_0) and (bckgndId_load_read_reg_3582 = ap_const_lv8_C) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                xCount_V_2 <= sub_ln841_5_fu_2364_p2;
            end if; 
        end if;
    end process;

    xCount_V_3_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_const_boolean_1 = ap_condition_2303)) then 
                    xCount_V_3 <= ap_const_lv10_0_5;
                elsif ((ap_const_boolean_1 = ap_condition_2300)) then 
                    xCount_V_3 <= ap_const_lv10_0_4;
                elsif ((ap_const_boolean_1 = ap_condition_2297)) then 
                    xCount_V_3 <= add_ln840_5_fu_2336_p2;
                elsif ((ap_const_boolean_1 = ap_condition_2291)) then 
                    xCount_V_3 <= ap_const_lv10_0_3;
                elsif ((ap_const_boolean_1 = ap_condition_2284)) then 
                    xCount_V_3 <= sub_ln841_2_fu_2318_p2;
                end if;
            end if; 
        end if;
    end process;

    xCount_V_4_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1957)) then
                if ((empty_fu_1503_p2 = ap_const_lv1_1)) then 
                    xCount_V_4 <= ap_const_lv10_1;
                elsif (((empty_fu_1503_p2 = ap_const_lv1_0) and (icmp_ln1027_9_fu_1685_p2 = ap_const_lv1_1))) then 
                    xCount_V_4 <= add_ln840_8_fu_1733_p2;
                elsif (((empty_fu_1503_p2 = ap_const_lv1_0) and (icmp_ln1027_9_fu_1685_p2 = ap_const_lv1_0))) then 
                    xCount_V_4 <= sub_ln841_4_fu_1695_p2;
                end if;
            end if; 
        end if;
    end process;

    xCount_V_5_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1957)) then
                if ((empty_fu_1503_p2 = ap_const_lv1_1)) then 
                    xCount_V_5 <= ap_const_lv10_0;
                elsif (((empty_fu_1503_p2 = ap_const_lv1_0) and (icmp_ln1027_4_fu_1603_p2 = ap_const_lv1_1))) then 
                    xCount_V_5 <= add_ln840_4_fu_1651_p2;
                elsif (((empty_fu_1503_p2 = ap_const_lv1_0) and (icmp_ln1027_4_fu_1603_p2 = ap_const_lv1_0))) then 
                    xCount_V_5 <= sub_ln841_1_fu_1613_p2;
                end if;
            end if; 
        end if;
    end process;

    x_fu_330_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if (((icmp_ln520_fu_1497_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                    x_fu_330 <= x_3_fu_2183_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    x_fu_330 <= ap_const_lv16_0;
                end if;
            end if; 
        end if;
    end process;

    yCount_V_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1986)) then
                if ((icmp_ln1336_fu_1837_p2 = ap_const_lv1_1)) then 
                    yCount_V <= ap_const_lv10_0_2;
                elsif (((ap_const_lv1_1 = and_ln1341_fu_1857_p2) and (icmp_ln1336_fu_1837_p2 = ap_const_lv1_0))) then 
                    yCount_V <= add_ln840_fu_1899_p2;
                elsif ((ap_const_boolean_1 = ap_condition_2252)) then 
                    yCount_V <= ap_const_lv10_0_1;
                end if;
            end if; 
        end if;
    end process;

    yCount_V_1_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (((icmp_ln520_fu_1497_p2 = ap_const_lv1_1) and (empty_fu_1503_p2 = ap_const_lv1_1) and (bckgndId_load = ap_const_lv8_C) and (icmp_ln1404_read_read_fu_388_p2 = ap_const_lv1_1)) or ((icmp_ln520_fu_1497_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln1404_fu_1769_p2) and (bckgndId_load = ap_const_lv8_C) and (icmp_ln1404_read_read_fu_388_p2 = ap_const_lv1_0)))) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (((ap_const_lv1_1 = and_ln1409_fu_2261_p2) and (icmp_ln520_reg_3662 = ap_const_lv1_1) and (empty_reg_3666 = ap_const_lv1_0) and (icmp_ln1404_read_reg_3532 = ap_const_lv1_1) and (bckgndId_load_read_reg_3582 = ap_const_lv8_C)) or ((ap_const_lv1_0 = and_ln1404_reg_3683) and (ap_const_lv1_1 = and_ln1409_fu_2261_p2) and (icmp_ln520_reg_3662 = ap_const_lv1_1) and (icmp_ln1404_read_reg_3532 = ap_const_lv1_0) and (bckgndId_load_read_reg_3582 = ap_const_lv8_C)))))) then 
                yCount_V_1 <= ap_const_lv10_0;
            elsif (((ap_const_lv1_0 = and_ln1404_reg_3683) and (ap_const_lv1_0 = and_ln1409_fu_2261_p2) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln520_reg_3662 = ap_const_lv1_1) and (empty_reg_3666 = ap_const_lv1_1) and (icmp_ln1404_read_reg_3532 = ap_const_lv1_0) and (bckgndId_load_read_reg_3582 = ap_const_lv8_C) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                yCount_V_1 <= add_ln840_2_fu_2266_p2;
            end if; 
        end if;
    end process;

    yCount_V_2_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1957)) then
                if ((icmp_ln1518_fu_1515_p2 = ap_const_lv1_1)) then 
                    yCount_V_2 <= ap_const_lv10_0_7;
                elsif (((ap_const_lv1_1 = and_ln1523_fu_1535_p2) and (icmp_ln1518_fu_1515_p2 = ap_const_lv1_0))) then 
                    yCount_V_2 <= add_ln840_1_fu_1569_p2;
                elsif ((ap_const_boolean_1 = ap_condition_2256)) then 
                    yCount_V_2 <= ap_const_lv10_0_6;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln520_fu_1497_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (bckgndId_load = ap_const_lv8_C) and (icmp_ln1404_read_read_fu_388_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                and_ln1404_reg_3683 <= and_ln1404_fu_1769_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
                ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
                barWidth_read_reg_3558 <= barWidth;
                bckgndId_load_read_reg_3582 <= bckgndId_load;
                cmp35_i_read_reg_3527 <= cmp35_i;
                cmp4_i276_read_reg_3564 <= cmp4_i276;
                cmp6_i279_read_reg_3577 <= cmp6_i279;
                cmp8_read_reg_3586 <= cmp8;
                empty_reg_3666 <= empty_fu_1503_p2;
                empty_reg_3666_pp0_iter1_reg <= empty_reg_3666;
                icmp_ln1428_1_reg_3691_pp0_iter1_reg <= icmp_ln1428_1_reg_3691;
                icmp_ln520_reg_3662 <= icmp_ln520_fu_1497_p2;
                icmp_ln520_reg_3662_pp0_iter1_reg <= icmp_ln520_reg_3662;
                or_ln691_2_reg_3707_pp0_iter1_reg <= or_ln691_2_reg_3707;
                or_ln691_6_reg_3714_pp0_iter1_reg <= or_ln691_6_reg_3714;
                outpix_val_V_68_read_reg_3546 <= outpix_val_V_68;
                pix_val_V_read_reg_3608 <= pix_val_V;
                ret_V_4_read_reg_3553 <= ret_V_4;
                    zext_ln1328_cast_reg_3656(10 downto 0) <= zext_ln1328_cast_fu_1455_p1(10 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
                ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
                icmp_ln520_reg_3662_pp0_iter2_reg <= icmp_ln520_reg_3662_pp0_iter1_reg;
                icmp_ln520_reg_3662_pp0_iter3_reg <= icmp_ln520_reg_3662_pp0_iter2_reg;
                or_ln691_2_reg_3707_pp0_iter2_reg <= or_ln691_2_reg_3707_pp0_iter1_reg;
                or_ln691_2_reg_3707_pp0_iter3_reg <= or_ln691_2_reg_3707_pp0_iter2_reg;
                or_ln691_6_reg_3714_pp0_iter2_reg <= or_ln691_6_reg_3714_pp0_iter1_reg;
                or_ln691_6_reg_3714_pp0_iter3_reg <= or_ln691_6_reg_3714_pp0_iter2_reg;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                ap_phi_reg_pp0_iter2_hHatch_reg_989 <= ap_phi_reg_pp0_iter1_hHatch_reg_989;
                ap_phi_reg_pp0_iter2_outpix_val_V_39_reg_1293 <= ap_phi_reg_pp0_iter1_outpix_val_V_39_reg_1293;
                ap_phi_reg_pp0_iter2_outpix_val_V_40_reg_1239 <= ap_phi_reg_pp0_iter1_outpix_val_V_40_reg_1239;
                ap_phi_reg_pp0_iter2_outpix_val_V_41_reg_1185 <= ap_phi_reg_pp0_iter1_outpix_val_V_41_reg_1185;
                ap_phi_reg_pp0_iter2_outpix_val_V_42_reg_1117 <= ap_phi_reg_pp0_iter1_outpix_val_V_42_reg_1117;
                ap_phi_reg_pp0_iter2_outpix_val_V_43_reg_1064 <= ap_phi_reg_pp0_iter1_outpix_val_V_43_reg_1064;
                ap_phi_reg_pp0_iter2_outpix_val_V_44_reg_1011 <= ap_phi_reg_pp0_iter1_outpix_val_V_44_reg_1011;
                ap_phi_reg_pp0_iter2_ref_tmp32_0_0296_reg_956 <= ap_phi_reg_pp0_iter1_ref_tmp32_0_0296_reg_956;
                ap_phi_reg_pp0_iter2_ref_tmp32_2_0294_reg_973 <= ap_phi_reg_pp0_iter1_ref_tmp32_2_0294_reg_973;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
                ap_phi_reg_pp0_iter3_outpix_val_V_39_reg_1293 <= ap_phi_reg_pp0_iter2_outpix_val_V_39_reg_1293;
                ap_phi_reg_pp0_iter3_outpix_val_V_40_reg_1239 <= ap_phi_reg_pp0_iter2_outpix_val_V_40_reg_1239;
                ap_phi_reg_pp0_iter3_outpix_val_V_41_reg_1185 <= ap_phi_reg_pp0_iter2_outpix_val_V_41_reg_1185;
                ap_phi_reg_pp0_iter3_outpix_val_V_42_reg_1117 <= ap_phi_reg_pp0_iter2_outpix_val_V_42_reg_1117;
                ap_phi_reg_pp0_iter3_outpix_val_V_43_reg_1064 <= ap_phi_reg_pp0_iter2_outpix_val_V_43_reg_1064;
                ap_phi_reg_pp0_iter3_outpix_val_V_44_reg_1011 <= ap_phi_reg_pp0_iter2_outpix_val_V_44_reg_1011;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (bckgndId_load_read_reg_3582 = ap_const_lv8_10) and (icmp_ln520_reg_3662_pp0_iter2_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then
                bSerie_V <= ret_V_8_fu_3078_p4;
                gSerie_V <= ret_V_7_fu_3030_p4;
                rSerie_V <= ret_V_6_fu_2982_p4;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln1027_8_fu_2352_p2 = ap_const_lv1_0) and (icmp_ln520_reg_3662 = ap_const_lv1_1) and (icmp_ln1428_1_reg_3691 = ap_const_lv1_0) and (empty_reg_3666 = ap_const_lv1_0) and (bckgndId_load_read_reg_3582 = ap_const_lv8_C) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                icmp_ln1019_2_reg_3746 <= icmp_ln1019_2_fu_2358_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln520_reg_3662 = ap_const_lv1_1) and (icmp_ln1428_1_reg_3691 = ap_const_lv1_0) and (empty_reg_3666 = ap_const_lv1_0) and (bckgndId_load_read_reg_3582 = ap_const_lv8_C) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                icmp_ln1027_8_reg_3742 <= icmp_ln1027_8_fu_2352_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln520_fu_1497_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (empty_fu_1503_p2 = ap_const_lv1_0) and (bckgndId_load = ap_const_lv8_C) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                icmp_ln1428_1_reg_3691 <= icmp_ln1428_1_fu_1807_p2;
                icmp_ln1428_reg_3687 <= icmp_ln1428_fu_1785_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln520_fu_1497_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cmp8_read_read_fu_472_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                or_ln691_2_reg_3707 <= or_ln691_2_fu_2135_p2;
                or_ln691_6_reg_3714 <= or_ln691_6_fu_2177_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln520_reg_3662_pp0_iter2_reg = ap_const_lv1_1))) then
                outpix_val_V_21_reg_3997 <= p_0_5_0_0_0253494_out_i;
                outpix_val_V_22_reg_3991 <= p_0_4_0_0_0251492_out_i;
                outpix_val_V_23_reg_3985 <= p_0_3_0_0_0249490_out_i;
                outpix_val_V_24_reg_3979 <= p_0_2_0_0_0247488_out_i;
                outpix_val_V_25_reg_3973 <= p_0_1_0_0_0245486_out_i;
                outpix_val_V_26_reg_3967 <= p_0_0_0_0_0243484_out_i;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln520_reg_3662_pp0_iter1_reg = ap_const_lv1_1) and (bckgndId_load_read_reg_3582 = ap_const_lv8_C))) then
                vHatch_load_reg_3826 <= vHatch;
            end if;
        end if;
    end process;
    zext_ln1328_cast_reg_3656(11) <= '0';

    ap_NS_fsm_assign_proc : process (ap_CS_fsm)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    add_ln1212_1_fu_2584_p2 <= std_logic_vector(unsigned(trunc_ln520_2_fu_2580_p1) + unsigned(ap_const_lv3_1));
    add_ln1212_fu_2500_p2 <= std_logic_vector(unsigned(trunc_ln520_fu_2496_p1) + unsigned(ap_const_lv3_1));
    add_ln1348_fu_1877_p2 <= std_logic_vector(unsigned(trunc_ln520_1_fu_1873_p1) + unsigned(ap_const_lv3_1));
    add_ln1367_1_fu_2041_p2 <= std_logic_vector(unsigned(trunc_ln520_5_fu_2037_p1) + unsigned(ap_const_lv3_1));
    add_ln1367_fu_1959_p2 <= std_logic_vector(unsigned(trunc_ln520_3_fu_1955_p1) + unsigned(ap_const_lv3_1));
    add_ln1530_fu_1551_p2 <= std_logic_vector(unsigned(vBarSel_1_loc_1_out_i) + unsigned(ap_const_lv8_1));
    add_ln1548_1_fu_1711_p2 <= std_logic_vector(unsigned(trunc_ln520_6_fu_1707_p1) + unsigned(ap_const_lv3_1));
    add_ln1548_fu_1629_p2 <= std_logic_vector(unsigned(trunc_ln520_4_fu_1625_p1) + unsigned(ap_const_lv3_1));
    add_ln186_1_fu_2559_p2 <= std_logic_vector(unsigned(xBar_V) + unsigned(ap_const_lv11_2));
    add_ln186_fu_2475_p2 <= std_logic_vector(unsigned(xBar_V_1) + unsigned(ap_const_lv11_2));
    add_ln840_1_fu_1569_p2 <= std_logic_vector(unsigned(yCount_V_2) + unsigned(ap_const_lv10_1));
    add_ln840_2_fu_2266_p2 <= std_logic_vector(unsigned(yCount_V_1) + unsigned(ap_const_lv10_1));
    add_ln840_3_fu_1981_p2 <= std_logic_vector(unsigned(xCount_V_1) + unsigned(ap_const_lv10_2));
    add_ln840_4_fu_1651_p2 <= std_logic_vector(unsigned(xCount_V_5) + unsigned(ap_const_lv10_2));
    add_ln840_5_fu_2336_p2 <= std_logic_vector(unsigned(xCount_V_3) + unsigned(ap_const_lv10_2));
    add_ln840_6_fu_2063_p2 <= std_logic_vector(unsigned(xCount_V) + unsigned(ap_const_lv10_2));
    add_ln840_7_fu_2382_p2 <= std_logic_vector(unsigned(xCount_V_2) + unsigned(ap_const_lv10_2));
    add_ln840_8_fu_1733_p2 <= std_logic_vector(unsigned(xCount_V_4) + unsigned(ap_const_lv10_2));
    add_ln840_fu_1899_p2 <= std_logic_vector(unsigned(yCount_V) + unsigned(ap_const_lv10_1));
    and_ln1341_fu_1857_p2 <= (icmp_ln1027_1_fu_1851_p2 and empty_fu_1503_p2);
    and_ln1404_fu_1769_p2 <= (icmp_ln1404_1 and empty_fu_1503_p2);
    and_ln1409_fu_2261_p2 <= (icmp_ln1019_fu_2256_p2 and empty_reg_3666);
    and_ln1523_fu_1535_p2 <= (icmp_ln1027_2_fu_1529_p2 and empty_fu_1503_p2);
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter5, srcYUV_empty_n, ap_predicate_op357_read_state3, ovrlayYUV_full_n)
    begin
                ap_block_pp0_stage0_01001 <= (((ovrlayYUV_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_predicate_op357_read_state3 = ap_const_boolean_1) and (srcYUV_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter5, srcYUV_empty_n, ap_predicate_op357_read_state3, ovrlayYUV_full_n)
    begin
                ap_block_pp0_stage0_11001 <= (((ovrlayYUV_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_predicate_op357_read_state3 = ap_const_boolean_1) and (srcYUV_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp128_assign_proc : process(ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter5, srcYUV_empty_n, ap_predicate_op357_read_state3, ovrlayYUV_full_n)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp128 <= (((ovrlayYUV_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_predicate_op357_read_state3 = ap_const_boolean_1) and (srcYUV_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter5, srcYUV_empty_n, ap_predicate_op357_read_state3, ovrlayYUV_full_n)
    begin
                ap_block_pp0_stage0_subdone <= (((ovrlayYUV_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_predicate_op357_read_state3 = ap_const_boolean_1) and (srcYUV_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)));
    end process;

        ap_block_state1_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state1_pp0_stage0_iter0_ignore_call0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1_ignore_call0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state3_pp0_stage0_iter2_assign_proc : process(srcYUV_empty_n, ap_predicate_op357_read_state3)
    begin
                ap_block_state3_pp0_stage0_iter2 <= ((ap_predicate_op357_read_state3 = ap_const_boolean_1) and (srcYUV_empty_n = ap_const_logic_0));
    end process;


    ap_block_state3_pp0_stage0_iter2_ignore_call0_assign_proc : process(srcYUV_empty_n, ap_predicate_op357_read_state3)
    begin
                ap_block_state3_pp0_stage0_iter2_ignore_call0 <= ((ap_predicate_op357_read_state3 = ap_const_boolean_1) and (srcYUV_empty_n = ap_const_logic_0));
    end process;

        ap_block_state4_pp0_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3_ignore_call0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4_ignore_call0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state6_pp0_stage0_iter5_assign_proc : process(ovrlayYUV_full_n)
    begin
                ap_block_state6_pp0_stage0_iter5 <= (ovrlayYUV_full_n = ap_const_logic_0);
    end process;


    ap_block_state6_pp0_stage0_iter5_ignore_call0_assign_proc : process(ovrlayYUV_full_n)
    begin
                ap_block_state6_pp0_stage0_iter5_ignore_call0 <= (ovrlayYUV_full_n = ap_const_logic_0);
    end process;


    ap_condition_1957_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, icmp_ln520_fu_1497_p2, ap_block_pp0_stage0_11001, bckgndId_load_read_read_fu_466_p2)
    begin
                ap_condition_1957 <= ((icmp_ln520_fu_1497_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (bckgndId_load_read_read_fu_466_p2 = ap_const_lv8_F) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_condition_1986_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, icmp_ln520_fu_1497_p2, ap_block_pp0_stage0_11001, bckgndId_load_read_read_fu_466_p2)
    begin
                ap_condition_1986 <= ((icmp_ln520_fu_1497_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (bckgndId_load_read_read_fu_466_p2 = ap_const_lv8_B) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_condition_2222_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, icmp_ln520_fu_1497_p2, ap_block_pp0_stage0, bckgndId_load_read_read_fu_466_p2)
    begin
                ap_condition_2222 <= ((icmp_ln520_fu_1497_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (bckgndId_load_read_read_fu_466_p2 = ap_const_lv8_B) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_condition_2228_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, icmp_ln520_reg_3662, ap_block_pp0_stage0, bckgndId_load_read_reg_3582)
    begin
                ap_condition_2228 <= ((ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln520_reg_3662 = ap_const_lv1_1) and (bckgndId_load_read_reg_3582 = ap_const_lv8_9) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_condition_2232_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, icmp_ln520_fu_1497_p2, ap_block_pp0_stage0, bckgndId_load_read_read_fu_466_p2)
    begin
                ap_condition_2232 <= ((icmp_ln520_fu_1497_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (bckgndId_load_read_read_fu_466_p2 = ap_const_lv8_F) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_condition_2242_assign_proc : process(ap_enable_reg_pp0_iter2, icmp_ln520_reg_3662_pp0_iter1_reg, ap_block_pp0_stage0, cmp4_i276_read_reg_3564)
    begin
                ap_condition_2242 <= ((ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln520_reg_3662_pp0_iter1_reg = ap_const_lv1_1) and (cmp4_i276_read_reg_3564 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1));
    end process;


    ap_condition_2245_assign_proc : process(ap_enable_reg_pp0_iter2, icmp_ln520_reg_3662_pp0_iter1_reg, ap_block_pp0_stage0, cmp4_i276_read_reg_3564)
    begin
                ap_condition_2245 <= ((ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln520_reg_3662_pp0_iter1_reg = ap_const_lv1_1) and (cmp4_i276_read_reg_3564 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1));
    end process;


    ap_condition_2246_assign_proc : process(ap_enable_reg_pp0_iter2, icmp_ln520_reg_3662_pp0_iter1_reg, ap_block_pp0_stage0, cmp4_i276_read_reg_3564, cmp6_i279_read_reg_3577)
    begin
                ap_condition_2246 <= ((ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln520_reg_3662_pp0_iter1_reg = ap_const_lv1_1) and (cmp6_i279_read_reg_3577 = ap_const_lv1_1) and (cmp4_i276_read_reg_3564 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1));
    end process;


    ap_condition_2252_assign_proc : process(empty_fu_1503_p2, icmp_ln1336_fu_1837_p2, and_ln1341_fu_1857_p2)
    begin
                ap_condition_2252 <= ((ap_const_lv1_0 = and_ln1341_fu_1857_p2) and (empty_fu_1503_p2 = ap_const_lv1_1) and (icmp_ln1336_fu_1837_p2 = ap_const_lv1_0));
    end process;


    ap_condition_2256_assign_proc : process(empty_fu_1503_p2, icmp_ln1518_fu_1515_p2, and_ln1523_fu_1535_p2)
    begin
                ap_condition_2256 <= ((ap_const_lv1_0 = and_ln1523_fu_1535_p2) and (empty_fu_1503_p2 = ap_const_lv1_1) and (icmp_ln1518_fu_1515_p2 = ap_const_lv1_0));
    end process;


    ap_condition_2261_assign_proc : process(ap_enable_reg_pp0_iter1, icmp_ln520_reg_3662, bckgndId_load_read_reg_3582, empty_reg_3666, icmp_ln1027_5_fu_2554_p2)
    begin
                ap_condition_2261 <= ((icmp_ln520_reg_3662 = ap_const_lv1_1) and (empty_reg_3666 = ap_const_lv1_0) and (bckgndId_load_read_reg_3582 = ap_const_lv8_9) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln1027_5_fu_2554_p2 = ap_const_lv1_0));
    end process;


    ap_condition_2264_assign_proc : process(ap_enable_reg_pp0_iter1, icmp_ln520_reg_3662, bckgndId_load_read_reg_3582, empty_reg_3666, icmp_ln1027_5_fu_2554_p2)
    begin
                ap_condition_2264 <= ((icmp_ln520_reg_3662 = ap_const_lv1_1) and (empty_reg_3666 = ap_const_lv1_0) and (bckgndId_load_read_reg_3582 = ap_const_lv8_9) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln1027_5_fu_2554_p2 = ap_const_lv1_1));
    end process;


    ap_condition_2267_assign_proc : process(ap_enable_reg_pp0_iter0, icmp_ln520_fu_1497_p2, bckgndId_load_read_read_fu_466_p2, empty_fu_1503_p2)
    begin
                ap_condition_2267 <= ((icmp_ln520_fu_1497_p2 = ap_const_lv1_1) and (empty_fu_1503_p2 = ap_const_lv1_1) and (bckgndId_load_read_read_fu_466_p2 = ap_const_lv8_9) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1));
    end process;


    ap_condition_2270_assign_proc : process(ap_enable_reg_pp0_iter1, icmp_ln520_reg_3662, bckgndId_load_read_reg_3582, empty_reg_3666, icmp_ln1027_fu_2470_p2)
    begin
                ap_condition_2270 <= ((icmp_ln520_reg_3662 = ap_const_lv1_1) and (empty_reg_3666 = ap_const_lv1_0) and (bckgndId_load_read_reg_3582 = ap_const_lv8_9) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln1027_fu_2470_p2 = ap_const_lv1_0));
    end process;


    ap_condition_2273_assign_proc : process(ap_enable_reg_pp0_iter1, icmp_ln520_reg_3662, bckgndId_load_read_reg_3582, empty_reg_3666, icmp_ln1027_fu_2470_p2)
    begin
                ap_condition_2273 <= ((icmp_ln520_reg_3662 = ap_const_lv1_1) and (empty_reg_3666 = ap_const_lv1_0) and (bckgndId_load_read_reg_3582 = ap_const_lv8_9) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln1027_fu_2470_p2 = ap_const_lv1_1));
    end process;


    ap_condition_2284_assign_proc : process(ap_enable_reg_pp0_iter1, icmp_ln520_reg_3662, bckgndId_load_read_reg_3582, empty_reg_3666, icmp_ln1428_reg_3687, icmp_ln1027_6_fu_2306_p2, icmp_ln1019_1_fu_2312_p2)
    begin
                ap_condition_2284 <= ((icmp_ln1019_1_fu_2312_p2 = ap_const_lv1_0) and (icmp_ln1027_6_fu_2306_p2 = ap_const_lv1_0) and (icmp_ln520_reg_3662 = ap_const_lv1_1) and (icmp_ln1428_reg_3687 = ap_const_lv1_0) and (empty_reg_3666 = ap_const_lv1_0) and (bckgndId_load_read_reg_3582 = ap_const_lv8_C) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1));
    end process;


    ap_condition_2291_assign_proc : process(ap_enable_reg_pp0_iter1, icmp_ln520_reg_3662, bckgndId_load_read_reg_3582, empty_reg_3666, icmp_ln1428_reg_3687, icmp_ln1027_6_fu_2306_p2, icmp_ln1019_1_fu_2312_p2)
    begin
                ap_condition_2291 <= ((icmp_ln1019_1_fu_2312_p2 = ap_const_lv1_1) and (icmp_ln1027_6_fu_2306_p2 = ap_const_lv1_0) and (icmp_ln520_reg_3662 = ap_const_lv1_1) and (icmp_ln1428_reg_3687 = ap_const_lv1_0) and (empty_reg_3666 = ap_const_lv1_0) and (bckgndId_load_read_reg_3582 = ap_const_lv8_C) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1));
    end process;


    ap_condition_2297_assign_proc : process(ap_enable_reg_pp0_iter1, icmp_ln520_reg_3662, bckgndId_load_read_reg_3582, empty_reg_3666, icmp_ln1428_reg_3687, icmp_ln1027_6_fu_2306_p2)
    begin
                ap_condition_2297 <= ((icmp_ln1027_6_fu_2306_p2 = ap_const_lv1_1) and (icmp_ln520_reg_3662 = ap_const_lv1_1) and (icmp_ln1428_reg_3687 = ap_const_lv1_0) and (empty_reg_3666 = ap_const_lv1_0) and (bckgndId_load_read_reg_3582 = ap_const_lv8_C) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1));
    end process;


    ap_condition_2300_assign_proc : process(ap_enable_reg_pp0_iter0, icmp_ln520_fu_1497_p2, bckgndId_load, empty_fu_1503_p2, icmp_ln1428_fu_1785_p2)
    begin
                ap_condition_2300 <= ((icmp_ln520_fu_1497_p2 = ap_const_lv1_1) and (icmp_ln1428_fu_1785_p2 = ap_const_lv1_1) and (empty_fu_1503_p2 = ap_const_lv1_0) and (bckgndId_load = ap_const_lv8_C) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1));
    end process;


    ap_condition_2303_assign_proc : process(ap_enable_reg_pp0_iter0, icmp_ln520_fu_1497_p2, bckgndId_load, empty_fu_1503_p2)
    begin
                ap_condition_2303 <= ((icmp_ln520_fu_1497_p2 = ap_const_lv1_1) and (empty_fu_1503_p2 = ap_const_lv1_1) and (bckgndId_load = ap_const_lv8_C) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1));
    end process;


    ap_condition_782_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
                ap_condition_782 <= ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_condition_799_assign_proc : process(icmp_ln520_fu_1497_p2, bckgndId_load, empty_fu_1503_p2, icmp_ln1428_fu_1785_p2)
    begin
                ap_condition_799 <= ((icmp_ln520_fu_1497_p2 = ap_const_lv1_1) and (icmp_ln1428_fu_1785_p2 = ap_const_lv1_1) and (empty_fu_1503_p2 = ap_const_lv1_0) and (bckgndId_load = ap_const_lv8_C));
    end process;


    ap_condition_807_assign_proc : process(icmp_ln520_fu_1497_p2, bckgndId_load, empty_fu_1503_p2)
    begin
                ap_condition_807 <= ((icmp_ln520_fu_1497_p2 = ap_const_lv1_1) and (empty_fu_1503_p2 = ap_const_lv1_1) and (bckgndId_load = ap_const_lv8_C));
    end process;


    ap_condition_exit_pp0_iter0_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone, icmp_ln520_fu_1497_p2)
    begin
        if (((icmp_ln520_fu_1497_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_condition_exit_pp0_iter4_stage0_assign_proc : process(ap_enable_reg_pp0_iter4, ap_block_pp0_stage0_subdone, icmp_ln520_reg_3662_pp0_iter3_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (icmp_ln520_reg_3662_pp0_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            ap_condition_exit_pp0_iter4_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter4_stage0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_int_assign_proc : process(ap_block_pp0_stage0_subdone, ap_done_reg, ap_loop_exit_ready_pp0_iter4_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter4_reg = ap_const_logic_1))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start_int;

    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_idle_pp0 = ap_const_logic_1) and (ap_start_int = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5)
    begin
        if (((ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage0;

    ap_phi_mux_outpix_val_V_39_phi_fu_1297_p48_assign_proc : process(bckgndId_load_read_reg_3582, icmp_ln520_reg_3662_pp0_iter3_reg, ap_phi_reg_pp0_iter4_outpix_val_V_39_reg_1293, outpix_val_V_6_fu_334)
    begin
        if ((not((bckgndId_load_read_reg_3582 = ap_const_lv8_13)) and not((bckgndId_load_read_reg_3582 = ap_const_lv8_12)) and not((bckgndId_load_read_reg_3582 = ap_const_lv8_11)) and not((bckgndId_load_read_reg_3582 = ap_const_lv8_E)) and not((bckgndId_load_read_reg_3582 = ap_const_lv8_D)) and not((bckgndId_load_read_reg_3582 = ap_const_lv8_A)) and not((bckgndId_load_read_reg_3582 = ap_const_lv8_8)) and not((bckgndId_load_read_reg_3582 = ap_const_lv8_7)) and not((bckgndId_load_read_reg_3582 = ap_const_lv8_6)) and not((bckgndId_load_read_reg_3582 = ap_const_lv8_5)) and not((bckgndId_load_read_reg_3582 = ap_const_lv8_4)) and not((bckgndId_load_read_reg_3582 = ap_const_lv8_3)) and not((bckgndId_load_read_reg_3582 = ap_const_lv8_2)) and not((bckgndId_load_read_reg_3582 = ap_const_lv8_1)) and not((bckgndId_load_read_reg_3582 = ap_const_lv8_0)) and not((bckgndId_load_read_reg_3582 = ap_const_lv8_10)) and not((bckgndId_load_read_reg_3582 = ap_const_lv8_C)) and not((bckgndId_load_read_reg_3582 = ap_const_lv8_9)) and not((bckgndId_load_read_reg_3582 = ap_const_lv8_B)) and not((bckgndId_load_read_reg_3582 = ap_const_lv8_F)) and (icmp_ln520_reg_3662_pp0_iter3_reg = ap_const_lv1_1))) then 
            ap_phi_mux_outpix_val_V_39_phi_fu_1297_p48 <= outpix_val_V_6_fu_334;
        else 
            ap_phi_mux_outpix_val_V_39_phi_fu_1297_p48 <= ap_phi_reg_pp0_iter4_outpix_val_V_39_reg_1293;
        end if; 
    end process;


    ap_phi_mux_outpix_val_V_40_phi_fu_1242_p48_assign_proc : process(bckgndId_load_read_reg_3582, icmp_ln520_reg_3662_pp0_iter3_reg, ap_phi_reg_pp0_iter4_outpix_val_V_40_reg_1239, outpix_val_V_7_fu_338)
    begin
        if ((not((bckgndId_load_read_reg_3582 = ap_const_lv8_13)) and not((bckgndId_load_read_reg_3582 = ap_const_lv8_12)) and not((bckgndId_load_read_reg_3582 = ap_const_lv8_11)) and not((bckgndId_load_read_reg_3582 = ap_const_lv8_E)) and not((bckgndId_load_read_reg_3582 = ap_const_lv8_D)) and not((bckgndId_load_read_reg_3582 = ap_const_lv8_A)) and not((bckgndId_load_read_reg_3582 = ap_const_lv8_8)) and not((bckgndId_load_read_reg_3582 = ap_const_lv8_7)) and not((bckgndId_load_read_reg_3582 = ap_const_lv8_6)) and not((bckgndId_load_read_reg_3582 = ap_const_lv8_5)) and not((bckgndId_load_read_reg_3582 = ap_const_lv8_4)) and not((bckgndId_load_read_reg_3582 = ap_const_lv8_3)) and not((bckgndId_load_read_reg_3582 = ap_const_lv8_2)) and not((bckgndId_load_read_reg_3582 = ap_const_lv8_1)) and not((bckgndId_load_read_reg_3582 = ap_const_lv8_0)) and not((bckgndId_load_read_reg_3582 = ap_const_lv8_10)) and not((bckgndId_load_read_reg_3582 = ap_const_lv8_C)) and not((bckgndId_load_read_reg_3582 = ap_const_lv8_9)) and not((bckgndId_load_read_reg_3582 = ap_const_lv8_B)) and not((bckgndId_load_read_reg_3582 = ap_const_lv8_F)) and (icmp_ln520_reg_3662_pp0_iter3_reg = ap_const_lv1_1))) then 
            ap_phi_mux_outpix_val_V_40_phi_fu_1242_p48 <= outpix_val_V_7_fu_338;
        else 
            ap_phi_mux_outpix_val_V_40_phi_fu_1242_p48 <= ap_phi_reg_pp0_iter4_outpix_val_V_40_reg_1239;
        end if; 
    end process;


    ap_phi_mux_outpix_val_V_41_phi_fu_1188_p48_assign_proc : process(bckgndId_load_read_reg_3582, icmp_ln520_reg_3662_pp0_iter3_reg, ap_phi_reg_pp0_iter4_outpix_val_V_41_reg_1185, outpix_val_V_8_fu_342)
    begin
        if ((not((bckgndId_load_read_reg_3582 = ap_const_lv8_13)) and not((bckgndId_load_read_reg_3582 = ap_const_lv8_12)) and not((bckgndId_load_read_reg_3582 = ap_const_lv8_11)) and not((bckgndId_load_read_reg_3582 = ap_const_lv8_E)) and not((bckgndId_load_read_reg_3582 = ap_const_lv8_D)) and not((bckgndId_load_read_reg_3582 = ap_const_lv8_A)) and not((bckgndId_load_read_reg_3582 = ap_const_lv8_8)) and not((bckgndId_load_read_reg_3582 = ap_const_lv8_7)) and not((bckgndId_load_read_reg_3582 = ap_const_lv8_6)) and not((bckgndId_load_read_reg_3582 = ap_const_lv8_5)) and not((bckgndId_load_read_reg_3582 = ap_const_lv8_4)) and not((bckgndId_load_read_reg_3582 = ap_const_lv8_3)) and not((bckgndId_load_read_reg_3582 = ap_const_lv8_2)) and not((bckgndId_load_read_reg_3582 = ap_const_lv8_1)) and not((bckgndId_load_read_reg_3582 = ap_const_lv8_0)) and not((bckgndId_load_read_reg_3582 = ap_const_lv8_10)) and not((bckgndId_load_read_reg_3582 = ap_const_lv8_C)) and not((bckgndId_load_read_reg_3582 = ap_const_lv8_9)) and not((bckgndId_load_read_reg_3582 = ap_const_lv8_B)) and not((bckgndId_load_read_reg_3582 = ap_const_lv8_F)) and (icmp_ln520_reg_3662_pp0_iter3_reg = ap_const_lv1_1))) then 
            ap_phi_mux_outpix_val_V_41_phi_fu_1188_p48 <= outpix_val_V_8_fu_342;
        else 
            ap_phi_mux_outpix_val_V_41_phi_fu_1188_p48 <= ap_phi_reg_pp0_iter4_outpix_val_V_41_reg_1185;
        end if; 
    end process;


    ap_phi_mux_outpix_val_V_42_phi_fu_1121_p48_assign_proc : process(bckgndId_load_read_reg_3582, icmp_ln520_reg_3662_pp0_iter3_reg, ap_phi_reg_pp0_iter4_outpix_val_V_42_reg_1117, outpix_val_V_9_fu_346)
    begin
        if ((not((bckgndId_load_read_reg_3582 = ap_const_lv8_13)) and not((bckgndId_load_read_reg_3582 = ap_const_lv8_12)) and not((bckgndId_load_read_reg_3582 = ap_const_lv8_11)) and not((bckgndId_load_read_reg_3582 = ap_const_lv8_E)) and not((bckgndId_load_read_reg_3582 = ap_const_lv8_D)) and not((bckgndId_load_read_reg_3582 = ap_const_lv8_A)) and not((bckgndId_load_read_reg_3582 = ap_const_lv8_8)) and not((bckgndId_load_read_reg_3582 = ap_const_lv8_7)) and not((bckgndId_load_read_reg_3582 = ap_const_lv8_6)) and not((bckgndId_load_read_reg_3582 = ap_const_lv8_5)) and not((bckgndId_load_read_reg_3582 = ap_const_lv8_4)) and not((bckgndId_load_read_reg_3582 = ap_const_lv8_3)) and not((bckgndId_load_read_reg_3582 = ap_const_lv8_2)) and not((bckgndId_load_read_reg_3582 = ap_const_lv8_1)) and not((bckgndId_load_read_reg_3582 = ap_const_lv8_0)) and not((bckgndId_load_read_reg_3582 = ap_const_lv8_10)) and not((bckgndId_load_read_reg_3582 = ap_const_lv8_C)) and not((bckgndId_load_read_reg_3582 = ap_const_lv8_9)) and not((bckgndId_load_read_reg_3582 = ap_const_lv8_B)) and not((bckgndId_load_read_reg_3582 = ap_const_lv8_F)) and (icmp_ln520_reg_3662_pp0_iter3_reg = ap_const_lv1_1))) then 
            ap_phi_mux_outpix_val_V_42_phi_fu_1121_p48 <= outpix_val_V_9_fu_346;
        else 
            ap_phi_mux_outpix_val_V_42_phi_fu_1121_p48 <= ap_phi_reg_pp0_iter4_outpix_val_V_42_reg_1117;
        end if; 
    end process;


    ap_phi_mux_outpix_val_V_43_phi_fu_1067_p48_assign_proc : process(bckgndId_load_read_reg_3582, icmp_ln520_reg_3662_pp0_iter3_reg, ap_phi_reg_pp0_iter4_outpix_val_V_43_reg_1064, outpix_val_V_10_fu_350)
    begin
        if ((not((bckgndId_load_read_reg_3582 = ap_const_lv8_13)) and not((bckgndId_load_read_reg_3582 = ap_const_lv8_12)) and not((bckgndId_load_read_reg_3582 = ap_const_lv8_11)) and not((bckgndId_load_read_reg_3582 = ap_const_lv8_E)) and not((bckgndId_load_read_reg_3582 = ap_const_lv8_D)) and not((bckgndId_load_read_reg_3582 = ap_const_lv8_A)) and not((bckgndId_load_read_reg_3582 = ap_const_lv8_8)) and not((bckgndId_load_read_reg_3582 = ap_const_lv8_7)) and not((bckgndId_load_read_reg_3582 = ap_const_lv8_6)) and not((bckgndId_load_read_reg_3582 = ap_const_lv8_5)) and not((bckgndId_load_read_reg_3582 = ap_const_lv8_4)) and not((bckgndId_load_read_reg_3582 = ap_const_lv8_3)) and not((bckgndId_load_read_reg_3582 = ap_const_lv8_2)) and not((bckgndId_load_read_reg_3582 = ap_const_lv8_1)) and not((bckgndId_load_read_reg_3582 = ap_const_lv8_0)) and not((bckgndId_load_read_reg_3582 = ap_const_lv8_10)) and not((bckgndId_load_read_reg_3582 = ap_const_lv8_C)) and not((bckgndId_load_read_reg_3582 = ap_const_lv8_9)) and not((bckgndId_load_read_reg_3582 = ap_const_lv8_B)) and not((bckgndId_load_read_reg_3582 = ap_const_lv8_F)) and (icmp_ln520_reg_3662_pp0_iter3_reg = ap_const_lv1_1))) then 
            ap_phi_mux_outpix_val_V_43_phi_fu_1067_p48 <= outpix_val_V_10_fu_350;
        else 
            ap_phi_mux_outpix_val_V_43_phi_fu_1067_p48 <= ap_phi_reg_pp0_iter4_outpix_val_V_43_reg_1064;
        end if; 
    end process;


    ap_phi_mux_outpix_val_V_44_phi_fu_1014_p48_assign_proc : process(bckgndId_load_read_reg_3582, icmp_ln520_reg_3662_pp0_iter3_reg, ap_phi_reg_pp0_iter4_outpix_val_V_44_reg_1011, outpix_val_V_11_fu_354)
    begin
        if ((not((bckgndId_load_read_reg_3582 = ap_const_lv8_13)) and not((bckgndId_load_read_reg_3582 = ap_const_lv8_12)) and not((bckgndId_load_read_reg_3582 = ap_const_lv8_11)) and not((bckgndId_load_read_reg_3582 = ap_const_lv8_E)) and not((bckgndId_load_read_reg_3582 = ap_const_lv8_D)) and not((bckgndId_load_read_reg_3582 = ap_const_lv8_A)) and not((bckgndId_load_read_reg_3582 = ap_const_lv8_8)) and not((bckgndId_load_read_reg_3582 = ap_const_lv8_7)) and not((bckgndId_load_read_reg_3582 = ap_const_lv8_6)) and not((bckgndId_load_read_reg_3582 = ap_const_lv8_5)) and not((bckgndId_load_read_reg_3582 = ap_const_lv8_4)) and not((bckgndId_load_read_reg_3582 = ap_const_lv8_3)) and not((bckgndId_load_read_reg_3582 = ap_const_lv8_2)) and not((bckgndId_load_read_reg_3582 = ap_const_lv8_1)) and not((bckgndId_load_read_reg_3582 = ap_const_lv8_0)) and not((bckgndId_load_read_reg_3582 = ap_const_lv8_10)) and not((bckgndId_load_read_reg_3582 = ap_const_lv8_C)) and not((bckgndId_load_read_reg_3582 = ap_const_lv8_9)) and not((bckgndId_load_read_reg_3582 = ap_const_lv8_B)) and not((bckgndId_load_read_reg_3582 = ap_const_lv8_F)) and (icmp_ln520_reg_3662_pp0_iter3_reg = ap_const_lv1_1))) then 
            ap_phi_mux_outpix_val_V_44_phi_fu_1014_p48 <= outpix_val_V_11_fu_354;
        else 
            ap_phi_mux_outpix_val_V_44_phi_fu_1014_p48 <= ap_phi_reg_pp0_iter4_outpix_val_V_44_reg_1011;
        end if; 
    end process;


    ap_phi_mux_outpix_val_V_51_phi_fu_1419_p4_assign_proc : process(cmp8_read_reg_3586, icmp_ln520_reg_3662_pp0_iter3_reg, ap_phi_mux_outpix_val_V_39_phi_fu_1297_p48, outpix_val_V_45_fu_3367_p3, ap_phi_reg_pp0_iter4_outpix_val_V_51_reg_1416)
    begin
        if ((icmp_ln520_reg_3662_pp0_iter3_reg = ap_const_lv1_1)) then
            if ((cmp8_read_reg_3586 = ap_const_lv1_0)) then 
                ap_phi_mux_outpix_val_V_51_phi_fu_1419_p4 <= ap_phi_mux_outpix_val_V_39_phi_fu_1297_p48;
            elsif ((cmp8_read_reg_3586 = ap_const_lv1_1)) then 
                ap_phi_mux_outpix_val_V_51_phi_fu_1419_p4 <= outpix_val_V_45_fu_3367_p3;
            else 
                ap_phi_mux_outpix_val_V_51_phi_fu_1419_p4 <= ap_phi_reg_pp0_iter4_outpix_val_V_51_reg_1416;
            end if;
        else 
            ap_phi_mux_outpix_val_V_51_phi_fu_1419_p4 <= ap_phi_reg_pp0_iter4_outpix_val_V_51_reg_1416;
        end if; 
    end process;


    ap_phi_mux_outpix_val_V_52_phi_fu_1408_p4_assign_proc : process(cmp8_read_reg_3586, icmp_ln520_reg_3662_pp0_iter3_reg, ap_phi_mux_outpix_val_V_40_phi_fu_1242_p48, outpix_val_V_46_fu_3360_p3, ap_phi_reg_pp0_iter4_outpix_val_V_52_reg_1405)
    begin
        if ((icmp_ln520_reg_3662_pp0_iter3_reg = ap_const_lv1_1)) then
            if ((cmp8_read_reg_3586 = ap_const_lv1_0)) then 
                ap_phi_mux_outpix_val_V_52_phi_fu_1408_p4 <= ap_phi_mux_outpix_val_V_40_phi_fu_1242_p48;
            elsif ((cmp8_read_reg_3586 = ap_const_lv1_1)) then 
                ap_phi_mux_outpix_val_V_52_phi_fu_1408_p4 <= outpix_val_V_46_fu_3360_p3;
            else 
                ap_phi_mux_outpix_val_V_52_phi_fu_1408_p4 <= ap_phi_reg_pp0_iter4_outpix_val_V_52_reg_1405;
            end if;
        else 
            ap_phi_mux_outpix_val_V_52_phi_fu_1408_p4 <= ap_phi_reg_pp0_iter4_outpix_val_V_52_reg_1405;
        end if; 
    end process;


    ap_phi_mux_outpix_val_V_53_phi_fu_1397_p4_assign_proc : process(cmp8_read_reg_3586, icmp_ln520_reg_3662_pp0_iter3_reg, ap_phi_mux_outpix_val_V_41_phi_fu_1188_p48, outpix_val_V_47_fu_3353_p3, ap_phi_reg_pp0_iter4_outpix_val_V_53_reg_1394)
    begin
        if ((icmp_ln520_reg_3662_pp0_iter3_reg = ap_const_lv1_1)) then
            if ((cmp8_read_reg_3586 = ap_const_lv1_0)) then 
                ap_phi_mux_outpix_val_V_53_phi_fu_1397_p4 <= ap_phi_mux_outpix_val_V_41_phi_fu_1188_p48;
            elsif ((cmp8_read_reg_3586 = ap_const_lv1_1)) then 
                ap_phi_mux_outpix_val_V_53_phi_fu_1397_p4 <= outpix_val_V_47_fu_3353_p3;
            else 
                ap_phi_mux_outpix_val_V_53_phi_fu_1397_p4 <= ap_phi_reg_pp0_iter4_outpix_val_V_53_reg_1394;
            end if;
        else 
            ap_phi_mux_outpix_val_V_53_phi_fu_1397_p4 <= ap_phi_reg_pp0_iter4_outpix_val_V_53_reg_1394;
        end if; 
    end process;


    ap_phi_mux_outpix_val_V_54_phi_fu_1386_p4_assign_proc : process(cmp8_read_reg_3586, icmp_ln520_reg_3662_pp0_iter3_reg, ap_phi_mux_outpix_val_V_42_phi_fu_1121_p48, outpix_val_V_48_fu_3388_p3, ap_phi_reg_pp0_iter4_outpix_val_V_54_reg_1383)
    begin
        if ((icmp_ln520_reg_3662_pp0_iter3_reg = ap_const_lv1_1)) then
            if ((cmp8_read_reg_3586 = ap_const_lv1_0)) then 
                ap_phi_mux_outpix_val_V_54_phi_fu_1386_p4 <= ap_phi_mux_outpix_val_V_42_phi_fu_1121_p48;
            elsif ((cmp8_read_reg_3586 = ap_const_lv1_1)) then 
                ap_phi_mux_outpix_val_V_54_phi_fu_1386_p4 <= outpix_val_V_48_fu_3388_p3;
            else 
                ap_phi_mux_outpix_val_V_54_phi_fu_1386_p4 <= ap_phi_reg_pp0_iter4_outpix_val_V_54_reg_1383;
            end if;
        else 
            ap_phi_mux_outpix_val_V_54_phi_fu_1386_p4 <= ap_phi_reg_pp0_iter4_outpix_val_V_54_reg_1383;
        end if; 
    end process;


    ap_phi_mux_outpix_val_V_55_phi_fu_1375_p4_assign_proc : process(cmp8_read_reg_3586, icmp_ln520_reg_3662_pp0_iter3_reg, ap_phi_mux_outpix_val_V_43_phi_fu_1067_p48, outpix_val_V_49_fu_3381_p3, ap_phi_reg_pp0_iter4_outpix_val_V_55_reg_1372)
    begin
        if ((icmp_ln520_reg_3662_pp0_iter3_reg = ap_const_lv1_1)) then
            if ((cmp8_read_reg_3586 = ap_const_lv1_0)) then 
                ap_phi_mux_outpix_val_V_55_phi_fu_1375_p4 <= ap_phi_mux_outpix_val_V_43_phi_fu_1067_p48;
            elsif ((cmp8_read_reg_3586 = ap_const_lv1_1)) then 
                ap_phi_mux_outpix_val_V_55_phi_fu_1375_p4 <= outpix_val_V_49_fu_3381_p3;
            else 
                ap_phi_mux_outpix_val_V_55_phi_fu_1375_p4 <= ap_phi_reg_pp0_iter4_outpix_val_V_55_reg_1372;
            end if;
        else 
            ap_phi_mux_outpix_val_V_55_phi_fu_1375_p4 <= ap_phi_reg_pp0_iter4_outpix_val_V_55_reg_1372;
        end if; 
    end process;


    ap_phi_mux_outpix_val_V_56_phi_fu_1364_p4_assign_proc : process(cmp8_read_reg_3586, icmp_ln520_reg_3662_pp0_iter3_reg, ap_phi_mux_outpix_val_V_44_phi_fu_1014_p48, outpix_val_V_50_fu_3374_p3, ap_phi_reg_pp0_iter4_outpix_val_V_56_reg_1361)
    begin
        if ((icmp_ln520_reg_3662_pp0_iter3_reg = ap_const_lv1_1)) then
            if ((cmp8_read_reg_3586 = ap_const_lv1_0)) then 
                ap_phi_mux_outpix_val_V_56_phi_fu_1364_p4 <= ap_phi_mux_outpix_val_V_44_phi_fu_1014_p48;
            elsif ((cmp8_read_reg_3586 = ap_const_lv1_1)) then 
                ap_phi_mux_outpix_val_V_56_phi_fu_1364_p4 <= outpix_val_V_50_fu_3374_p3;
            else 
                ap_phi_mux_outpix_val_V_56_phi_fu_1364_p4 <= ap_phi_reg_pp0_iter4_outpix_val_V_56_reg_1361;
            end if;
        else 
            ap_phi_mux_outpix_val_V_56_phi_fu_1364_p4 <= ap_phi_reg_pp0_iter4_outpix_val_V_56_reg_1361;
        end if; 
    end process;

    ap_phi_reg_pp0_iter0_hHatch_3_i_ph_reg_937 <= "X";
    ap_phi_reg_pp0_iter0_hHatch_reg_989 <= "X";
    ap_phi_reg_pp0_iter0_outpix_val_V_39_reg_1293 <= "XXXXXXXX";
    ap_phi_reg_pp0_iter0_outpix_val_V_40_reg_1239 <= "XXXXXXXX";
    ap_phi_reg_pp0_iter0_outpix_val_V_41_reg_1185 <= "XXXXXXXX";
    ap_phi_reg_pp0_iter0_outpix_val_V_42_reg_1117 <= "XXXXXXXX";
    ap_phi_reg_pp0_iter0_outpix_val_V_43_reg_1064 <= "XXXXXXXX";
    ap_phi_reg_pp0_iter0_outpix_val_V_44_reg_1011 <= "XXXXXXXX";
    ap_phi_reg_pp0_iter0_ref_tmp32_0_0296_reg_956 <= "X";
    ap_phi_reg_pp0_iter0_ref_tmp32_2_0294_reg_973 <= "XXXXXXXX";
    ap_phi_reg_pp0_iter4_outpix_val_V_51_reg_1416 <= "XXXXXXXX";
    ap_phi_reg_pp0_iter4_outpix_val_V_52_reg_1405 <= "XXXXXXXX";
    ap_phi_reg_pp0_iter4_outpix_val_V_53_reg_1394 <= "XXXXXXXX";
    ap_phi_reg_pp0_iter4_outpix_val_V_54_reg_1383 <= "XXXXXXXX";
    ap_phi_reg_pp0_iter4_outpix_val_V_55_reg_1372 <= "XXXXXXXX";
    ap_phi_reg_pp0_iter4_outpix_val_V_56_reg_1361 <= "XXXXXXXX";

    ap_predicate_op128_call_state1_assign_proc : process(icmp_ln520_fu_1497_p2, bckgndId_load)
    begin
                ap_predicate_op128_call_state1 <= ((icmp_ln520_fu_1497_p2 = ap_const_lv1_1) and (bckgndId_load = ap_const_lv8_C));
    end process;


    ap_predicate_op357_read_state3_assign_proc : process(icmp_ln520_reg_3662_pp0_iter1_reg, cmp8_read_reg_3586)
    begin
                ap_predicate_op357_read_state3 <= ((cmp8_read_reg_3586 = ap_const_lv1_1) and (icmp_ln520_reg_3662_pp0_iter1_reg = ap_const_lv1_1));
    end process;


    ap_ready_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_x_2_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, x_fu_330, ap_loop_init)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
            ap_sig_allocacmp_x_2 <= ap_const_lv16_0;
        else 
            ap_sig_allocacmp_x_2 <= x_fu_330;
        end if; 
    end process;

    bckgndId_load_read_read_fu_466_p2 <= bckgndId_load;
    cmp8_read_read_fu_472_p2 <= cmp8;
    empty_64_fu_2452_p1 <= s(8 - 1 downto 0);
    empty_fu_1503_p2 <= "1" when (ap_sig_allocacmp_x_2 = ap_const_lv16_0) else "0";
    grp_fu_1427_p3 <= 
        tpgBarSelYuv_u_q0 when (cmp6_i279_read_reg_3577(0) = '1') else 
        tpgBarSelYuv_v_q0;

    grp_reg_ap_uint_10_s_fu_1763_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp128)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp128) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_reg_ap_uint_10_s_fu_1763_ap_ce <= ap_const_logic_1;
        else 
            grp_reg_ap_uint_10_s_fu_1763_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    hBarSel_0_assign_proc : process(empty_fu_1503_p2, icmp_ln1027_3_fu_1933_p2, add_ln1367_fu_1959_p2, ap_condition_2222)
    begin
        if ((ap_const_boolean_1 = ap_condition_2222)) then
            if ((empty_fu_1503_p2 = ap_const_lv1_1)) then 
                hBarSel_0 <= ap_const_lv3_0;
            elsif (((empty_fu_1503_p2 = ap_const_lv1_0) and (icmp_ln1027_3_fu_1933_p2 = ap_const_lv1_0))) then 
                hBarSel_0 <= add_ln1367_fu_1959_p2;
            else 
                hBarSel_0 <= "XXX";
            end if;
        else 
            hBarSel_0 <= "XXX";
        end if; 
    end process;


    hBarSel_0_1_assign_proc : process(empty_reg_3666, zext_ln1212_fu_2506_p1, empty_64_fu_2452_p1, icmp_ln1027_fu_2470_p2, ap_condition_2228)
    begin
        if ((ap_const_boolean_1 = ap_condition_2228)) then
            if ((empty_reg_3666 = ap_const_lv1_1)) then 
                hBarSel_0_1 <= empty_64_fu_2452_p1;
            elsif (((empty_reg_3666 = ap_const_lv1_0) and (icmp_ln1027_fu_2470_p2 = ap_const_lv1_0))) then 
                hBarSel_0_1 <= zext_ln1212_fu_2506_p1;
            else 
                hBarSel_0_1 <= "XXXXXXXX";
            end if;
        else 
            hBarSel_0_1 <= "XXXXXXXX";
        end if; 
    end process;


    hBarSel_0_1_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, icmp_ln520_reg_3662, ap_block_pp0_stage0_11001, bckgndId_load_read_reg_3582, empty_reg_3666, icmp_ln1027_fu_2470_p2)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln520_reg_3662 = ap_const_lv1_1) and (empty_reg_3666 = ap_const_lv1_0) and (bckgndId_load_read_reg_3582 = ap_const_lv8_9) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln1027_fu_2470_p2 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln520_reg_3662 = ap_const_lv1_1) and (empty_reg_3666 = ap_const_lv1_1) and (bckgndId_load_read_reg_3582 = ap_const_lv8_9) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            hBarSel_0_1_ap_vld <= ap_const_logic_1;
        else 
            hBarSel_0_1_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    hBarSel_0_2_assign_proc : process(empty_fu_1503_p2, icmp_ln1027_4_fu_1603_p2, add_ln1548_fu_1629_p2, ap_condition_2232)
    begin
        if ((ap_const_boolean_1 = ap_condition_2232)) then
            if ((empty_fu_1503_p2 = ap_const_lv1_1)) then 
                hBarSel_0_2 <= ap_const_lv3_0;
            elsif (((empty_fu_1503_p2 = ap_const_lv1_0) and (icmp_ln1027_4_fu_1603_p2 = ap_const_lv1_0))) then 
                hBarSel_0_2 <= add_ln1548_fu_1629_p2;
            else 
                hBarSel_0_2 <= "XXX";
            end if;
        else 
            hBarSel_0_2 <= "XXX";
        end if; 
    end process;


    hBarSel_0_2_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, icmp_ln520_fu_1497_p2, ap_block_pp0_stage0_11001, bckgndId_load_read_read_fu_466_p2, empty_fu_1503_p2, icmp_ln1027_4_fu_1603_p2)
    begin
        if ((((icmp_ln520_fu_1497_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (empty_fu_1503_p2 = ap_const_lv1_1) and (bckgndId_load_read_read_fu_466_p2 = ap_const_lv8_F) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((icmp_ln520_fu_1497_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (empty_fu_1503_p2 = ap_const_lv1_0) and (bckgndId_load_read_read_fu_466_p2 = ap_const_lv8_F) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln1027_4_fu_1603_p2 = ap_const_lv1_0)))) then 
            hBarSel_0_2_ap_vld <= ap_const_logic_1;
        else 
            hBarSel_0_2_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    hBarSel_0_2_loc_1_out_o_assign_proc : process(hBarSel_0_2_loc_1_out_i, empty_fu_1503_p2, zext_ln1548_fu_1635_p1, icmp_ln1027_4_fu_1603_p2, ap_condition_2232)
    begin
        if ((ap_const_boolean_1 = ap_condition_2232)) then
            if ((empty_fu_1503_p2 = ap_const_lv1_1)) then 
                hBarSel_0_2_loc_1_out_o <= ap_const_lv8_0;
            elsif (((empty_fu_1503_p2 = ap_const_lv1_0) and (icmp_ln1027_4_fu_1603_p2 = ap_const_lv1_0))) then 
                hBarSel_0_2_loc_1_out_o <= zext_ln1548_fu_1635_p1;
            else 
                hBarSel_0_2_loc_1_out_o <= hBarSel_0_2_loc_1_out_i;
            end if;
        else 
            hBarSel_0_2_loc_1_out_o <= hBarSel_0_2_loc_1_out_i;
        end if; 
    end process;


    hBarSel_0_2_loc_1_out_o_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, icmp_ln520_fu_1497_p2, ap_block_pp0_stage0_11001, bckgndId_load_read_read_fu_466_p2, empty_fu_1503_p2, icmp_ln1027_4_fu_1603_p2)
    begin
        if ((((icmp_ln520_fu_1497_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (empty_fu_1503_p2 = ap_const_lv1_1) and (bckgndId_load_read_read_fu_466_p2 = ap_const_lv8_F) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((icmp_ln520_fu_1497_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (empty_fu_1503_p2 = ap_const_lv1_0) and (bckgndId_load_read_read_fu_466_p2 = ap_const_lv8_F) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln1027_4_fu_1603_p2 = ap_const_lv1_0)))) then 
            hBarSel_0_2_loc_1_out_o_ap_vld <= ap_const_logic_1;
        else 
            hBarSel_0_2_loc_1_out_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    hBarSel_0_3_loc_1_out_o_assign_proc : process(hBarSel_0_3_loc_1_out_i, empty_reg_3666, zext_ln1212_fu_2506_p1, empty_64_fu_2452_p1, icmp_ln1027_fu_2470_p2, ap_condition_2228)
    begin
        if ((ap_const_boolean_1 = ap_condition_2228)) then
            if ((empty_reg_3666 = ap_const_lv1_1)) then 
                hBarSel_0_3_loc_1_out_o <= empty_64_fu_2452_p1;
            elsif (((empty_reg_3666 = ap_const_lv1_0) and (icmp_ln1027_fu_2470_p2 = ap_const_lv1_0))) then 
                hBarSel_0_3_loc_1_out_o <= zext_ln1212_fu_2506_p1;
            else 
                hBarSel_0_3_loc_1_out_o <= hBarSel_0_3_loc_1_out_i;
            end if;
        else 
            hBarSel_0_3_loc_1_out_o <= hBarSel_0_3_loc_1_out_i;
        end if; 
    end process;


    hBarSel_0_3_loc_1_out_o_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, icmp_ln520_reg_3662, ap_block_pp0_stage0_11001, bckgndId_load_read_reg_3582, empty_reg_3666, icmp_ln1027_fu_2470_p2)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln520_reg_3662 = ap_const_lv1_1) and (empty_reg_3666 = ap_const_lv1_0) and (bckgndId_load_read_reg_3582 = ap_const_lv8_9) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln1027_fu_2470_p2 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln520_reg_3662 = ap_const_lv1_1) and (empty_reg_3666 = ap_const_lv1_1) and (bckgndId_load_read_reg_3582 = ap_const_lv8_9) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            hBarSel_0_3_loc_1_out_o_ap_vld <= ap_const_logic_1;
        else 
            hBarSel_0_3_loc_1_out_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    hBarSel_0_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, icmp_ln520_fu_1497_p2, ap_block_pp0_stage0_11001, bckgndId_load_read_read_fu_466_p2, empty_fu_1503_p2, icmp_ln1027_3_fu_1933_p2)
    begin
        if ((((icmp_ln520_fu_1497_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (empty_fu_1503_p2 = ap_const_lv1_1) and (bckgndId_load_read_read_fu_466_p2 = ap_const_lv8_B) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((icmp_ln520_fu_1497_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (empty_fu_1503_p2 = ap_const_lv1_0) and (bckgndId_load_read_read_fu_466_p2 = ap_const_lv8_B) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln1027_3_fu_1933_p2 = ap_const_lv1_0)))) then 
            hBarSel_0_ap_vld <= ap_const_logic_1;
        else 
            hBarSel_0_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    hBarSel_0_loc_1_out_o_assign_proc : process(hBarSel_0_loc_1_out_i, empty_fu_1503_p2, zext_ln1367_fu_1965_p1, icmp_ln1027_3_fu_1933_p2, ap_condition_2222)
    begin
        if ((ap_const_boolean_1 = ap_condition_2222)) then
            if ((empty_fu_1503_p2 = ap_const_lv1_1)) then 
                hBarSel_0_loc_1_out_o <= ap_const_lv8_0;
            elsif (((empty_fu_1503_p2 = ap_const_lv1_0) and (icmp_ln1027_3_fu_1933_p2 = ap_const_lv1_0))) then 
                hBarSel_0_loc_1_out_o <= zext_ln1367_fu_1965_p1;
            else 
                hBarSel_0_loc_1_out_o <= hBarSel_0_loc_1_out_i;
            end if;
        else 
            hBarSel_0_loc_1_out_o <= hBarSel_0_loc_1_out_i;
        end if; 
    end process;


    hBarSel_0_loc_1_out_o_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, icmp_ln520_fu_1497_p2, ap_block_pp0_stage0_11001, bckgndId_load_read_read_fu_466_p2, empty_fu_1503_p2, icmp_ln1027_3_fu_1933_p2)
    begin
        if ((((icmp_ln520_fu_1497_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (empty_fu_1503_p2 = ap_const_lv1_1) and (bckgndId_load_read_read_fu_466_p2 = ap_const_lv8_B) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((icmp_ln520_fu_1497_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (empty_fu_1503_p2 = ap_const_lv1_0) and (bckgndId_load_read_read_fu_466_p2 = ap_const_lv8_B) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln1027_3_fu_1933_p2 = ap_const_lv1_0)))) then 
            hBarSel_0_loc_1_out_o_ap_vld <= ap_const_logic_1;
        else 
            hBarSel_0_loc_1_out_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    hBarSel_1_assign_proc : process(empty_fu_1503_p2, icmp_ln1027_7_fu_2015_p2, add_ln1367_1_fu_2041_p2, ap_condition_2222)
    begin
        if ((ap_const_boolean_1 = ap_condition_2222)) then
            if ((empty_fu_1503_p2 = ap_const_lv1_1)) then 
                hBarSel_1 <= ap_const_lv3_0;
            elsif (((empty_fu_1503_p2 = ap_const_lv1_0) and (icmp_ln1027_7_fu_2015_p2 = ap_const_lv1_0))) then 
                hBarSel_1 <= add_ln1367_1_fu_2041_p2;
            else 
                hBarSel_1 <= "XXX";
            end if;
        else 
            hBarSel_1 <= "XXX";
        end if; 
    end process;


    hBarSel_1_1_assign_proc : process(empty_reg_3666, empty_64_fu_2452_p1, zext_ln1212_1_fu_2590_p1, icmp_ln1027_5_fu_2554_p2, ap_condition_2228)
    begin
        if ((ap_const_boolean_1 = ap_condition_2228)) then
            if ((empty_reg_3666 = ap_const_lv1_1)) then 
                hBarSel_1_1 <= empty_64_fu_2452_p1;
            elsif (((empty_reg_3666 = ap_const_lv1_0) and (icmp_ln1027_5_fu_2554_p2 = ap_const_lv1_0))) then 
                hBarSel_1_1 <= zext_ln1212_1_fu_2590_p1;
            else 
                hBarSel_1_1 <= "XXXXXXXX";
            end if;
        else 
            hBarSel_1_1 <= "XXXXXXXX";
        end if; 
    end process;


    hBarSel_1_1_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, icmp_ln520_reg_3662, ap_block_pp0_stage0_11001, bckgndId_load_read_reg_3582, empty_reg_3666, icmp_ln1027_5_fu_2554_p2)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln520_reg_3662 = ap_const_lv1_1) and (empty_reg_3666 = ap_const_lv1_0) and (bckgndId_load_read_reg_3582 = ap_const_lv8_9) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln1027_5_fu_2554_p2 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln520_reg_3662 = ap_const_lv1_1) and (empty_reg_3666 = ap_const_lv1_1) and (bckgndId_load_read_reg_3582 = ap_const_lv8_9) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            hBarSel_1_1_ap_vld <= ap_const_logic_1;
        else 
            hBarSel_1_1_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    hBarSel_1_2_assign_proc : process(empty_fu_1503_p2, icmp_ln1027_9_fu_1685_p2, add_ln1548_1_fu_1711_p2, ap_condition_2232)
    begin
        if ((ap_const_boolean_1 = ap_condition_2232)) then
            if ((empty_fu_1503_p2 = ap_const_lv1_1)) then 
                hBarSel_1_2 <= ap_const_lv3_0;
            elsif (((empty_fu_1503_p2 = ap_const_lv1_0) and (icmp_ln1027_9_fu_1685_p2 = ap_const_lv1_0))) then 
                hBarSel_1_2 <= add_ln1548_1_fu_1711_p2;
            else 
                hBarSel_1_2 <= "XXX";
            end if;
        else 
            hBarSel_1_2 <= "XXX";
        end if; 
    end process;


    hBarSel_1_2_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, icmp_ln520_fu_1497_p2, ap_block_pp0_stage0_11001, bckgndId_load_read_read_fu_466_p2, empty_fu_1503_p2, icmp_ln1027_9_fu_1685_p2)
    begin
        if ((((icmp_ln520_fu_1497_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (empty_fu_1503_p2 = ap_const_lv1_1) and (bckgndId_load_read_read_fu_466_p2 = ap_const_lv8_F) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((icmp_ln520_fu_1497_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (empty_fu_1503_p2 = ap_const_lv1_0) and (bckgndId_load_read_read_fu_466_p2 = ap_const_lv8_F) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln1027_9_fu_1685_p2 = ap_const_lv1_0)))) then 
            hBarSel_1_2_ap_vld <= ap_const_logic_1;
        else 
            hBarSel_1_2_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    hBarSel_1_2_loc_1_out_o_assign_proc : process(hBarSel_1_2_loc_1_out_i, empty_fu_1503_p2, zext_ln1548_1_fu_1717_p1, icmp_ln1027_9_fu_1685_p2, ap_condition_2232)
    begin
        if ((ap_const_boolean_1 = ap_condition_2232)) then
            if ((empty_fu_1503_p2 = ap_const_lv1_1)) then 
                hBarSel_1_2_loc_1_out_o <= ap_const_lv8_0;
            elsif (((empty_fu_1503_p2 = ap_const_lv1_0) and (icmp_ln1027_9_fu_1685_p2 = ap_const_lv1_0))) then 
                hBarSel_1_2_loc_1_out_o <= zext_ln1548_1_fu_1717_p1;
            else 
                hBarSel_1_2_loc_1_out_o <= hBarSel_1_2_loc_1_out_i;
            end if;
        else 
            hBarSel_1_2_loc_1_out_o <= hBarSel_1_2_loc_1_out_i;
        end if; 
    end process;


    hBarSel_1_2_loc_1_out_o_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, icmp_ln520_fu_1497_p2, ap_block_pp0_stage0_11001, bckgndId_load_read_read_fu_466_p2, empty_fu_1503_p2, icmp_ln1027_9_fu_1685_p2)
    begin
        if ((((icmp_ln520_fu_1497_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (empty_fu_1503_p2 = ap_const_lv1_1) and (bckgndId_load_read_read_fu_466_p2 = ap_const_lv8_F) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((icmp_ln520_fu_1497_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (empty_fu_1503_p2 = ap_const_lv1_0) and (bckgndId_load_read_read_fu_466_p2 = ap_const_lv8_F) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln1027_9_fu_1685_p2 = ap_const_lv1_0)))) then 
            hBarSel_1_2_loc_1_out_o_ap_vld <= ap_const_logic_1;
        else 
            hBarSel_1_2_loc_1_out_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    hBarSel_1_3_loc_1_out_o_assign_proc : process(hBarSel_1_3_loc_1_out_i, empty_reg_3666, empty_64_fu_2452_p1, zext_ln1212_1_fu_2590_p1, icmp_ln1027_5_fu_2554_p2, ap_condition_2228)
    begin
        if ((ap_const_boolean_1 = ap_condition_2228)) then
            if ((empty_reg_3666 = ap_const_lv1_1)) then 
                hBarSel_1_3_loc_1_out_o <= empty_64_fu_2452_p1;
            elsif (((empty_reg_3666 = ap_const_lv1_0) and (icmp_ln1027_5_fu_2554_p2 = ap_const_lv1_0))) then 
                hBarSel_1_3_loc_1_out_o <= zext_ln1212_1_fu_2590_p1;
            else 
                hBarSel_1_3_loc_1_out_o <= hBarSel_1_3_loc_1_out_i;
            end if;
        else 
            hBarSel_1_3_loc_1_out_o <= hBarSel_1_3_loc_1_out_i;
        end if; 
    end process;


    hBarSel_1_3_loc_1_out_o_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, icmp_ln520_reg_3662, ap_block_pp0_stage0_11001, bckgndId_load_read_reg_3582, empty_reg_3666, icmp_ln1027_5_fu_2554_p2)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln520_reg_3662 = ap_const_lv1_1) and (empty_reg_3666 = ap_const_lv1_0) and (bckgndId_load_read_reg_3582 = ap_const_lv8_9) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln1027_5_fu_2554_p2 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln520_reg_3662 = ap_const_lv1_1) and (empty_reg_3666 = ap_const_lv1_1) and (bckgndId_load_read_reg_3582 = ap_const_lv8_9) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            hBarSel_1_3_loc_1_out_o_ap_vld <= ap_const_logic_1;
        else 
            hBarSel_1_3_loc_1_out_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    hBarSel_1_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, icmp_ln520_fu_1497_p2, ap_block_pp0_stage0_11001, bckgndId_load_read_read_fu_466_p2, empty_fu_1503_p2, icmp_ln1027_7_fu_2015_p2)
    begin
        if ((((icmp_ln520_fu_1497_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (empty_fu_1503_p2 = ap_const_lv1_1) and (bckgndId_load_read_read_fu_466_p2 = ap_const_lv8_B) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((icmp_ln520_fu_1497_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (empty_fu_1503_p2 = ap_const_lv1_0) and (bckgndId_load_read_read_fu_466_p2 = ap_const_lv8_B) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln1027_7_fu_2015_p2 = ap_const_lv1_0)))) then 
            hBarSel_1_ap_vld <= ap_const_logic_1;
        else 
            hBarSel_1_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    hBarSel_1_loc_1_out_o_assign_proc : process(hBarSel_1_loc_1_out_i, empty_fu_1503_p2, zext_ln1367_1_fu_2047_p1, icmp_ln1027_7_fu_2015_p2, ap_condition_2222)
    begin
        if ((ap_const_boolean_1 = ap_condition_2222)) then
            if ((empty_fu_1503_p2 = ap_const_lv1_1)) then 
                hBarSel_1_loc_1_out_o <= ap_const_lv8_0;
            elsif (((empty_fu_1503_p2 = ap_const_lv1_0) and (icmp_ln1027_7_fu_2015_p2 = ap_const_lv1_0))) then 
                hBarSel_1_loc_1_out_o <= zext_ln1367_1_fu_2047_p1;
            else 
                hBarSel_1_loc_1_out_o <= hBarSel_1_loc_1_out_i;
            end if;
        else 
            hBarSel_1_loc_1_out_o <= hBarSel_1_loc_1_out_i;
        end if; 
    end process;


    hBarSel_1_loc_1_out_o_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, icmp_ln520_fu_1497_p2, ap_block_pp0_stage0_11001, bckgndId_load_read_read_fu_466_p2, empty_fu_1503_p2, icmp_ln1027_7_fu_2015_p2)
    begin
        if ((((icmp_ln520_fu_1497_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (empty_fu_1503_p2 = ap_const_lv1_1) and (bckgndId_load_read_read_fu_466_p2 = ap_const_lv8_B) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((icmp_ln520_fu_1497_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (empty_fu_1503_p2 = ap_const_lv1_0) and (bckgndId_load_read_read_fu_466_p2 = ap_const_lv8_B) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln1027_7_fu_2015_p2 = ap_const_lv1_0)))) then 
            hBarSel_1_loc_1_out_o_ap_vld <= ap_const_logic_1;
        else 
            hBarSel_1_loc_1_out_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    icmp_ln1019_1_fu_2312_p2 <= "1" when (xCount_V_3 = grp_reg_ap_uint_10_s_fu_1763_ap_return) else "0";
    icmp_ln1019_2_fu_2358_p2 <= "1" when (xCount_V_2 = grp_reg_ap_uint_10_s_fu_1763_ap_return) else "0";
    icmp_ln1019_fu_2256_p2 <= "1" when (ret_V_4_read_reg_3553 = zext_ln1019_fu_2252_p1) else "0";
    icmp_ln1027_1_fu_1851_p2 <= "1" when (signed(ret_V_4) > signed(zext_ln1027_fu_1847_p1)) else "0";
    icmp_ln1027_2_fu_1529_p2 <= "1" when (signed(ret_V_4) > signed(zext_ln1027_1_fu_1525_p1)) else "0";
    icmp_ln1027_3_fu_1933_p2 <= "1" when (unsigned(xCount_V_1) < unsigned(barWidthMinSamples)) else "0";
    icmp_ln1027_4_fu_1603_p2 <= "1" when (unsigned(xCount_V_5) < unsigned(barWidthMinSamples)) else "0";
    icmp_ln1027_5_fu_2554_p2 <= "1" when (unsigned(ret_V_5_fu_2548_p2) < unsigned(zext_ln1328_cast_reg_3656)) else "0";
    icmp_ln1027_6_fu_2306_p2 <= "1" when (unsigned(xCount_V_3) < unsigned(grp_reg_ap_uint_10_s_fu_1763_ap_return)) else "0";
    icmp_ln1027_7_fu_2015_p2 <= "1" when (unsigned(xCount_V) < unsigned(barWidthMinSamples)) else "0";
    icmp_ln1027_8_fu_2352_p2 <= "1" when (unsigned(xCount_V_2) < unsigned(grp_reg_ap_uint_10_s_fu_1763_ap_return)) else "0";
    icmp_ln1027_9_fu_1685_p2 <= "1" when (unsigned(xCount_V_4) < unsigned(barWidthMinSamples)) else "0";
    icmp_ln1027_fu_2470_p2 <= "1" when (unsigned(ret_V_fu_2464_p2) < unsigned(zext_ln1328_cast_reg_3656)) else "0";
    icmp_ln1336_fu_1837_p2 <= "1" when (or_ln1336_fu_1831_p2 = ap_const_lv16_0) else "0";
    icmp_ln1404_read_read_fu_388_p2 <= icmp_ln1404;
    icmp_ln1404_read_reg_3532 <= icmp_ln1404;
    icmp_ln1428_1_fu_1807_p2 <= "1" when (zext_ln1428_fu_1803_p1 = sub40_i) else "0";
    icmp_ln1428_fu_1785_p2 <= "1" when (sub40_i = zext_ln507_fu_1781_p1) else "0";
    icmp_ln1518_fu_1515_p2 <= "1" when (or_ln1518_fu_1509_p2 = ap_const_lv16_0) else "0";
    icmp_ln520_fu_1497_p2 <= "1" when (unsigned(ap_sig_allocacmp_x_2) < unsigned(loopWidth)) else "0";
    icmp_ln691_1_fu_2111_p2 <= "1" when (unsigned(ap_sig_allocacmp_x_2) < unsigned(passthruEndX_load)) else "0";
    icmp_ln691_2_fu_2147_p2 <= "1" when (unsigned(or_ln691_3_fu_2141_p2) < unsigned(passthruStartX_load)) else "0";
    icmp_ln691_3_fu_2153_p2 <= "1" when (unsigned(or_ln691_3_fu_2141_p2) < unsigned(passthruEndX_load)) else "0";
    icmp_ln691_fu_2105_p2 <= "1" when (unsigned(ap_sig_allocacmp_x_2) < unsigned(passthruStartX_load)) else "0";
        op_assign_10_cast_fu_3165_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tpgBarSelRgb_g_q1),8));

        op_assign_13_cast_fu_3321_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tpgBarSelRgb_g_q0),8));

        op_assign_19_cast_fu_3276_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tpgBarSelRgb_g_q0),8));

        op_assign_22_cast_fu_3198_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tpgBarSelRgb_g_q0),8));

        op_assign_3_cast_fu_3288_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tpgBarSelRgb_g_q1),8));

        op_assign_7_cast_fu_3243_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tpgBarSelRgb_g_q1),8));

    or_ln1336_fu_1831_p2 <= (y or ap_sig_allocacmp_x_2);
    or_ln1370_1_fu_2437_p2 <= (trunc_ln1370_2_fu_2433_p1 or shl_ln_fu_2402_p3);
    or_ln1370_fu_2418_p2 <= (trunc_ln1370_1_fu_2414_p1 or shl_ln_fu_2402_p3);
    or_ln1428_fu_1797_p2 <= (ap_sig_allocacmp_x_2 or ap_const_lv16_1);
    or_ln1449_1_fu_3214_p2 <= (vHatch_load_reg_3826 or ap_phi_reg_pp0_iter3_hHatch_reg_989);
    or_ln1449_fu_2746_p2 <= (vHatch or ap_phi_reg_pp0_iter2_hHatch_3_i_ph_reg_937);
    or_ln1518_fu_1509_p2 <= (y or ap_sig_allocacmp_x_2);
    or_ln691_1_fu_2129_p2 <= (icmp_ln691_fu_2105_p2 or cmp68_not);
    or_ln691_2_fu_2135_p2 <= (or_ln691_fu_2123_p2 or or_ln691_1_fu_2129_p2);
    or_ln691_3_fu_2141_p2 <= (ap_sig_allocacmp_x_2 or ap_const_lv16_1);
    or_ln691_4_fu_2165_p2 <= (xor_ln691_1_fu_2159_p2 or cmp59_not);
    or_ln691_5_fu_2171_p2 <= (icmp_ln691_2_fu_2147_p2 or cmp68_not);
    or_ln691_6_fu_2177_p2 <= (or_ln691_5_fu_2171_p2 or or_ln691_4_fu_2165_p2);
    or_ln691_fu_2123_p2 <= (xor_ln691_fu_2117_p2 or cmp59_not);
    outpix_val_V_10_out <= outpix_val_V_10_fu_350;

    outpix_val_V_10_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln520_reg_3662_pp0_iter3_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln520_reg_3662_pp0_iter3_reg = ap_const_lv1_0))) then 
            outpix_val_V_10_out_ap_vld <= ap_const_logic_1;
        else 
            outpix_val_V_10_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    outpix_val_V_11_out <= outpix_val_V_11_fu_354;

    outpix_val_V_11_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln520_reg_3662_pp0_iter3_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln520_reg_3662_pp0_iter3_reg = ap_const_lv1_0))) then 
            outpix_val_V_11_out_ap_vld <= ap_const_logic_1;
        else 
            outpix_val_V_11_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    outpix_val_V_18_fu_2924_p3 <= (xor_ln1498_1_fu_2868_p2 & tmp_5_fu_2914_p4);
    outpix_val_V_19_fu_2942_p3 <= (xor_ln1498_2_fu_2890_p2 & tmp_6_fu_2932_p4);
    outpix_val_V_20_fu_3104_p4 <= ((xor_ln1498_3_fu_2976_p2 & xor_ln1498_fu_2846_p2) & tmp_s_fu_3094_p4);
    outpix_val_V_27_fu_2906_p3 <= (xor_ln1498_fu_2846_p2 & tmp_4_fu_2896_p4);
    outpix_val_V_28_fu_3154_p3 <= 
        tmp_11_fu_3124_p4 when (cmp35_i_read_reg_3527(0) = '1') else 
        outpix_val_V_29_fu_3144_p4;
    outpix_val_V_29_fu_3144_p4 <= ((xor_ln1498_5_fu_3072_p2 & xor_ln1498_2_fu_2890_p2) & tmp_12_fu_3134_p4);
    outpix_val_V_45_fu_3367_p3 <= 
        ap_phi_mux_outpix_val_V_39_phi_fu_1297_p48 when (or_ln691_2_reg_3707_pp0_iter3_reg(0) = '1') else 
        outpix_val_V_26_reg_3967;
    outpix_val_V_46_fu_3360_p3 <= 
        ap_phi_mux_outpix_val_V_40_phi_fu_1242_p48 when (or_ln691_2_reg_3707_pp0_iter3_reg(0) = '1') else 
        outpix_val_V_25_reg_3973;
    outpix_val_V_47_fu_3353_p3 <= 
        ap_phi_mux_outpix_val_V_41_phi_fu_1188_p48 when (or_ln691_2_reg_3707_pp0_iter3_reg(0) = '1') else 
        outpix_val_V_24_reg_3979;
    outpix_val_V_48_fu_3388_p3 <= 
        ap_phi_mux_outpix_val_V_42_phi_fu_1121_p48 when (or_ln691_6_reg_3714_pp0_iter3_reg(0) = '1') else 
        outpix_val_V_23_reg_3985;
    outpix_val_V_49_fu_3381_p3 <= 
        ap_phi_mux_outpix_val_V_43_phi_fu_1067_p48 when (or_ln691_6_reg_3714_pp0_iter3_reg(0) = '1') else 
        outpix_val_V_22_reg_3991;
    outpix_val_V_50_fu_3374_p3 <= 
        ap_phi_mux_outpix_val_V_44_phi_fu_1014_p48 when (or_ln691_6_reg_3714_pp0_iter3_reg(0) = '1') else 
        outpix_val_V_21_reg_3997;
    outpix_val_V_57_fu_3310_p3 <= 
        tpgBarSelRgb_b_load_cast_fu_3292_p1 when (cmp4_i276_read_reg_3564(0) = '1') else 
        tpgBarSelYuv_v_q1;
    outpix_val_V_58_fu_3296_p3 <= 
        op_assign_3_cast_fu_3288_p1 when (cmp4_i276_read_reg_3564(0) = '1') else 
        tpgBarSelYuv_u_q1;
    outpix_val_V_59_fu_3303_p3 <= 
        tpgBarSelRgb_r_load_cast_fu_3284_p1 when (cmp4_i276_read_reg_3564(0) = '1') else 
        tpgBarSelYuv_y_q1;
    outpix_val_V_60_fu_3265_p3 <= 
        tpgBarSelRgb_b_load_1_cast_fu_3247_p1 when (cmp4_i276_read_reg_3564(0) = '1') else 
        tpgBarSelYuv_v_q1;
    outpix_val_V_61_fu_3251_p3 <= 
        op_assign_7_cast_fu_3243_p1 when (cmp4_i276_read_reg_3564(0) = '1') else 
        tpgBarSelYuv_u_q1;
    outpix_val_V_62_fu_3258_p3 <= 
        tpgBarSelRgb_r_load_1_cast_fu_3239_p1 when (cmp4_i276_read_reg_3564(0) = '1') else 
        tpgBarSelYuv_y_q1;
    outpix_val_V_63_fu_3187_p3 <= 
        tpgBarSelRgb_b_load_2_cast_fu_3169_p1 when (cmp4_i276_read_reg_3564(0) = '1') else 
        tpgBarSelYuv_v_q1;
    outpix_val_V_64_fu_3173_p3 <= 
        op_assign_10_cast_fu_3165_p1 when (cmp4_i276_read_reg_3564(0) = '1') else 
        tpgBarSelYuv_u_q1;
    outpix_val_V_65_fu_3180_p3 <= 
        tpgBarSelRgb_r_load_2_cast_fu_3161_p1 when (cmp4_i276_read_reg_3564(0) = '1') else 
        tpgBarSelYuv_y_q1;
    outpix_val_V_6_out <= outpix_val_V_6_fu_334;

    outpix_val_V_6_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln520_reg_3662_pp0_iter3_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln520_reg_3662_pp0_iter3_reg = ap_const_lv1_0))) then 
            outpix_val_V_6_out_ap_vld <= ap_const_logic_1;
        else 
            outpix_val_V_6_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    outpix_val_V_7_out <= outpix_val_V_7_fu_338;

    outpix_val_V_7_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln520_reg_3662_pp0_iter3_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln520_reg_3662_pp0_iter3_reg = ap_const_lv1_0))) then 
            outpix_val_V_7_out_ap_vld <= ap_const_logic_1;
        else 
            outpix_val_V_7_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    outpix_val_V_8_out <= outpix_val_V_8_fu_342;

    outpix_val_V_8_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln520_reg_3662_pp0_iter3_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln520_reg_3662_pp0_iter3_reg = ap_const_lv1_0))) then 
            outpix_val_V_8_out_ap_vld <= ap_const_logic_1;
        else 
            outpix_val_V_8_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    outpix_val_V_9_out <= outpix_val_V_9_fu_346;

    outpix_val_V_9_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln520_reg_3662_pp0_iter3_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln520_reg_3662_pp0_iter3_reg = ap_const_lv1_0))) then 
            outpix_val_V_9_out_ap_vld <= ap_const_logic_1;
        else 
            outpix_val_V_9_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    ovrlayYUV_blk_n_assign_proc : process(ap_enable_reg_pp0_iter5, ovrlayYUV_full_n, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
            ovrlayYUV_blk_n <= ovrlayYUV_full_n;
        else 
            ovrlayYUV_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    ovrlayYUV_din <= (((((outpix_val_V_56_reg_1361 & outpix_val_V_55_reg_1372) & outpix_val_V_54_reg_1383) & outpix_val_V_53_reg_1394) & outpix_val_V_52_reg_1405) & outpix_val_V_51_reg_1416);

    ovrlayYUV_write_assign_proc : process(ap_enable_reg_pp0_iter5, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
            ovrlayYUV_write <= ap_const_logic_1;
        else 
            ovrlayYUV_write <= ap_const_logic_0;
        end if; 
    end process;


    p_0_0_0_0_0243484_out_o_assign_proc : process(ap_enable_reg_pp0_iter2, icmp_ln520_reg_3662_pp0_iter1_reg, cmp8_read_reg_3586, p_0_0_0_0_0243484_out_i, ap_block_pp0_stage0, trunc_ln526_fu_2624_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (cmp8_read_reg_3586 = ap_const_lv1_1) and (icmp_ln520_reg_3662_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            p_0_0_0_0_0243484_out_o <= trunc_ln526_fu_2624_p1;
        else 
            p_0_0_0_0_0243484_out_o <= p_0_0_0_0_0243484_out_i;
        end if; 
    end process;


    p_0_0_0_0_0243484_out_o_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter2, icmp_ln520_reg_3662_pp0_iter1_reg, cmp8_read_reg_3586, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cmp8_read_reg_3586 = ap_const_lv1_1) and (icmp_ln520_reg_3662_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            p_0_0_0_0_0243484_out_o_ap_vld <= ap_const_logic_1;
        else 
            p_0_0_0_0_0243484_out_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    p_0_1_0_0_0245486_out_o_assign_proc : process(ap_enable_reg_pp0_iter2, srcYUV_dout, icmp_ln520_reg_3662_pp0_iter1_reg, cmp8_read_reg_3586, p_0_1_0_0_0245486_out_i, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (cmp8_read_reg_3586 = ap_const_lv1_1) and (icmp_ln520_reg_3662_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            p_0_1_0_0_0245486_out_o <= srcYUV_dout(15 downto 8);
        else 
            p_0_1_0_0_0245486_out_o <= p_0_1_0_0_0245486_out_i;
        end if; 
    end process;


    p_0_1_0_0_0245486_out_o_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter2, icmp_ln520_reg_3662_pp0_iter1_reg, cmp8_read_reg_3586, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cmp8_read_reg_3586 = ap_const_lv1_1) and (icmp_ln520_reg_3662_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            p_0_1_0_0_0245486_out_o_ap_vld <= ap_const_logic_1;
        else 
            p_0_1_0_0_0245486_out_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    p_0_2_0_0_0247488_out_o_assign_proc : process(ap_enable_reg_pp0_iter2, srcYUV_dout, icmp_ln520_reg_3662_pp0_iter1_reg, cmp8_read_reg_3586, p_0_2_0_0_0247488_out_i, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (cmp8_read_reg_3586 = ap_const_lv1_1) and (icmp_ln520_reg_3662_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            p_0_2_0_0_0247488_out_o <= srcYUV_dout(23 downto 16);
        else 
            p_0_2_0_0_0247488_out_o <= p_0_2_0_0_0247488_out_i;
        end if; 
    end process;


    p_0_2_0_0_0247488_out_o_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter2, icmp_ln520_reg_3662_pp0_iter1_reg, cmp8_read_reg_3586, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cmp8_read_reg_3586 = ap_const_lv1_1) and (icmp_ln520_reg_3662_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            p_0_2_0_0_0247488_out_o_ap_vld <= ap_const_logic_1;
        else 
            p_0_2_0_0_0247488_out_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    p_0_3_0_0_0249490_out_o_assign_proc : process(ap_enable_reg_pp0_iter2, srcYUV_dout, icmp_ln520_reg_3662_pp0_iter1_reg, cmp8_read_reg_3586, p_0_3_0_0_0249490_out_i, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (cmp8_read_reg_3586 = ap_const_lv1_1) and (icmp_ln520_reg_3662_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            p_0_3_0_0_0249490_out_o <= srcYUV_dout(31 downto 24);
        else 
            p_0_3_0_0_0249490_out_o <= p_0_3_0_0_0249490_out_i;
        end if; 
    end process;


    p_0_3_0_0_0249490_out_o_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter2, icmp_ln520_reg_3662_pp0_iter1_reg, cmp8_read_reg_3586, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cmp8_read_reg_3586 = ap_const_lv1_1) and (icmp_ln520_reg_3662_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            p_0_3_0_0_0249490_out_o_ap_vld <= ap_const_logic_1;
        else 
            p_0_3_0_0_0249490_out_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    p_0_4_0_0_0251492_out_o_assign_proc : process(ap_enable_reg_pp0_iter2, srcYUV_dout, icmp_ln520_reg_3662_pp0_iter1_reg, cmp8_read_reg_3586, p_0_4_0_0_0251492_out_i, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (cmp8_read_reg_3586 = ap_const_lv1_1) and (icmp_ln520_reg_3662_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            p_0_4_0_0_0251492_out_o <= srcYUV_dout(39 downto 32);
        else 
            p_0_4_0_0_0251492_out_o <= p_0_4_0_0_0251492_out_i;
        end if; 
    end process;


    p_0_4_0_0_0251492_out_o_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter2, icmp_ln520_reg_3662_pp0_iter1_reg, cmp8_read_reg_3586, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cmp8_read_reg_3586 = ap_const_lv1_1) and (icmp_ln520_reg_3662_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            p_0_4_0_0_0251492_out_o_ap_vld <= ap_const_logic_1;
        else 
            p_0_4_0_0_0251492_out_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    p_0_5_0_0_0253494_out_o_assign_proc : process(ap_enable_reg_pp0_iter2, srcYUV_dout, icmp_ln520_reg_3662_pp0_iter1_reg, cmp8_read_reg_3586, p_0_5_0_0_0253494_out_i, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (cmp8_read_reg_3586 = ap_const_lv1_1) and (icmp_ln520_reg_3662_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            p_0_5_0_0_0253494_out_o <= srcYUV_dout(47 downto 40);
        else 
            p_0_5_0_0_0253494_out_o <= p_0_5_0_0_0253494_out_i;
        end if; 
    end process;


    p_0_5_0_0_0253494_out_o_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter2, icmp_ln520_reg_3662_pp0_iter1_reg, cmp8_read_reg_3586, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cmp8_read_reg_3586 = ap_const_lv1_1) and (icmp_ln520_reg_3662_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            p_0_5_0_0_0253494_out_o_ap_vld <= ap_const_logic_1;
        else 
            p_0_5_0_0_0253494_out_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    ret_V_5_fu_2548_p2 <= std_logic_vector(unsigned(zext_ln1495_1_fu_2544_p1) + unsigned(ap_const_lv12_2));
    ret_V_6_fu_2982_p4 <= ((xor_ln1498_3_fu_2976_p2 & xor_ln1498_fu_2846_p2) & tmp_7_fu_2966_p4);
    ret_V_7_fu_3030_p4 <= ((xor_ln1498_4_fu_3024_p2 & xor_ln1498_1_fu_2868_p2) & tmp_8_fu_3014_p4);
    ret_V_8_fu_3078_p4 <= ((xor_ln1498_5_fu_3072_p2 & xor_ln1498_2_fu_2890_p2) & tmp_9_fu_3062_p4);
    ret_V_fu_2464_p2 <= std_logic_vector(unsigned(zext_ln1495_fu_2460_p1) + unsigned(ap_const_lv12_2));
    select_ln1400_fu_3206_p3 <= 
        ap_const_lv8_FF when (ap_phi_reg_pp0_iter3_ref_tmp32_0_0296_reg_956(0) = '1') else 
        ap_const_lv8_0;
    select_ln1449_1_fu_3219_p3 <= 
        outpix_val_V_68_read_reg_3546 when (or_ln1449_1_fu_3214_p2(0) = '1') else 
        pix_val_V_read_reg_3608;
    select_ln1449_2_fu_3225_p3 <= 
        select_ln1458 when (or_ln1449_1_fu_3214_p2(0) = '1') else 
        select_ln1473;
    select_ln1449_3_fu_3231_p3 <= 
        ap_const_lv8_FF when (or_ln1449_1_fu_3214_p2(0) = '1') else 
        ap_const_lv8_0;
    select_ln1449_fu_2752_p3 <= 
        outpix_val_V_68_read_reg_3546 when (or_ln1449_fu_2746_p2(0) = '1') else 
        pix_val_V_read_reg_3608;
        sext_ln1555_fu_2714_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tpgCheckerBoardArray_q1),3));

        sext_ln1556_fu_2728_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tpgCheckerBoardArray_q0),3));

    shl_ln1_fu_2202_p3 <= (trunc_ln1551_fu_2198_p1 & ap_const_lv4_0);
    shl_ln_fu_2402_p3 <= (trunc_ln1370_fu_2398_p1 & ap_const_lv3_0);

    srcYUV_blk_n_assign_proc : process(ap_enable_reg_pp0_iter2, srcYUV_empty_n, ap_predicate_op357_read_state3, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_predicate_op357_read_state3 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            srcYUV_blk_n <= srcYUV_empty_n;
        else 
            srcYUV_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    srcYUV_read_assign_proc : process(ap_enable_reg_pp0_iter2, ap_predicate_op357_read_state3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op357_read_state3 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            srcYUV_read <= ap_const_logic_1;
        else 
            srcYUV_read <= ap_const_logic_0;
        end if; 
    end process;

    sub_ln186_1_fu_2569_p2 <= std_logic_vector(unsigned(add_ln186_1_fu_2559_p2) - unsigned(barWidth_read_reg_3558));
    sub_ln186_fu_2485_p2 <= std_logic_vector(unsigned(add_ln186_fu_2475_p2) - unsigned(barWidth_read_reg_3558));
    sub_ln841_1_fu_1613_p2 <= std_logic_vector(unsigned(xCount_V_5) - unsigned(barWidthMinSamples));
    sub_ln841_2_fu_2318_p2 <= std_logic_vector(unsigned(xCount_V_3) - unsigned(grp_reg_ap_uint_10_s_fu_1763_ap_return));
    sub_ln841_3_fu_2025_p2 <= std_logic_vector(unsigned(xCount_V) - unsigned(barWidthMinSamples));
    sub_ln841_4_fu_1695_p2 <= std_logic_vector(unsigned(xCount_V_4) - unsigned(barWidthMinSamples));
    sub_ln841_5_fu_2364_p2 <= std_logic_vector(unsigned(xCount_V_2) - unsigned(grp_reg_ap_uint_10_s_fu_1763_ap_return));
    sub_ln841_fu_1943_p2 <= std_logic_vector(unsigned(xCount_V_1) - unsigned(barWidthMinSamples));
    tBarSel_1_fu_2237_p2 <= (trunc_ln1551_2_fu_2233_p1 or shl_ln1_fu_2202_p3);
    tBarSel_fu_2218_p2 <= (trunc_ln1551_1_fu_2214_p1 or shl_ln1_fu_2202_p3);
    tmp_10_fu_3114_p4 <= gSerie_V(27 downto 22);
    tmp_11_fu_3124_p4 <= ((xor_ln1498_4_fu_3024_p2 & xor_ln1498_1_fu_2868_p2) & tmp_10_fu_3114_p4);
    tmp_12_fu_3134_p4 <= bSerie_V(27 downto 22);
    tmp_15_fu_2860_p3 <= gSerie_V(3 downto 3);
    tmp_16_fu_2882_p3 <= bSerie_V(3 downto 3);
    tmp_17_fu_2950_p3 <= rSerie_V(4 downto 4);
    tmp_18_fu_2958_p3 <= rSerie_V(1 downto 1);
    tmp_19_fu_2998_p3 <= gSerie_V(4 downto 4);
    tmp_20_fu_3006_p3 <= gSerie_V(1 downto 1);
    tmp_21_fu_3046_p3 <= bSerie_V(4 downto 4);
    tmp_22_fu_3054_p3 <= bSerie_V(1 downto 1);
    tmp_3_fu_2838_p3 <= rSerie_V(3 downto 3);
    tmp_4_fu_2896_p4 <= rSerie_V(27 downto 21);
    tmp_5_fu_2914_p4 <= gSerie_V(27 downto 21);
    tmp_6_fu_2932_p4 <= bSerie_V(27 downto 21);
    tmp_7_fu_2966_p4 <= rSerie_V(27 downto 2);
    tmp_8_fu_3014_p4 <= gSerie_V(27 downto 2);
    tmp_9_fu_3062_p4 <= bSerie_V(27 downto 2);
    tmp_s_fu_3094_p4 <= rSerie_V(27 downto 22);

    tpgBarSelRgb_b_address0_assign_proc : process(bckgndId_load_read_reg_3582, zext_ln1556_1_fu_2732_p1, zext_ln1375_1_fu_2768_p1, zext_ln1215_1_fu_2796_p1, ap_condition_2242)
    begin
        if ((ap_const_boolean_1 = ap_condition_2242)) then
            if ((bckgndId_load_read_reg_3582 = ap_const_lv8_9)) then 
                tpgBarSelRgb_b_address0 <= zext_ln1215_1_fu_2796_p1(3 - 1 downto 0);
            elsif ((bckgndId_load_read_reg_3582 = ap_const_lv8_B)) then 
                tpgBarSelRgb_b_address0 <= zext_ln1375_1_fu_2768_p1(3 - 1 downto 0);
            elsif ((bckgndId_load_read_reg_3582 = ap_const_lv8_F)) then 
                tpgBarSelRgb_b_address0 <= zext_ln1556_1_fu_2732_p1(3 - 1 downto 0);
            else 
                tpgBarSelRgb_b_address0 <= "XXX";
            end if;
        else 
            tpgBarSelRgb_b_address0 <= "XXX";
        end if; 
    end process;


    tpgBarSelRgb_b_address1_assign_proc : process(bckgndId_load_read_reg_3582, zext_ln1555_1_fu_2718_p1, zext_ln1374_1_fu_2758_p1, zext_ln1215_fu_2782_p1, ap_condition_2242)
    begin
        if ((ap_const_boolean_1 = ap_condition_2242)) then
            if ((bckgndId_load_read_reg_3582 = ap_const_lv8_9)) then 
                tpgBarSelRgb_b_address1 <= zext_ln1215_fu_2782_p1(3 - 1 downto 0);
            elsif ((bckgndId_load_read_reg_3582 = ap_const_lv8_B)) then 
                tpgBarSelRgb_b_address1 <= zext_ln1374_1_fu_2758_p1(3 - 1 downto 0);
            elsif ((bckgndId_load_read_reg_3582 = ap_const_lv8_F)) then 
                tpgBarSelRgb_b_address1 <= zext_ln1555_1_fu_2718_p1(3 - 1 downto 0);
            else 
                tpgBarSelRgb_b_address1 <= "XXX";
            end if;
        else 
            tpgBarSelRgb_b_address1 <= "XXX";
        end if; 
    end process;


    tpgBarSelRgb_b_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, icmp_ln520_reg_3662_pp0_iter1_reg, ap_block_pp0_stage0_11001, bckgndId_load_read_reg_3582, cmp4_i276_read_reg_3564)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln520_reg_3662_pp0_iter1_reg = ap_const_lv1_1) and (cmp4_i276_read_reg_3564 = ap_const_lv1_1) and (bckgndId_load_read_reg_3582 = ap_const_lv8_9) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln520_reg_3662_pp0_iter1_reg = ap_const_lv1_1) and (cmp4_i276_read_reg_3564 = ap_const_lv1_1) and (bckgndId_load_read_reg_3582 = ap_const_lv8_B) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln520_reg_3662_pp0_iter1_reg = ap_const_lv1_1) and (cmp4_i276_read_reg_3564 = ap_const_lv1_1) and (bckgndId_load_read_reg_3582 = ap_const_lv8_F) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)))) then 
            tpgBarSelRgb_b_ce0 <= ap_const_logic_1;
        else 
            tpgBarSelRgb_b_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    tpgBarSelRgb_b_ce1_assign_proc : process(ap_enable_reg_pp0_iter2, icmp_ln520_reg_3662_pp0_iter1_reg, ap_block_pp0_stage0_11001, bckgndId_load_read_reg_3582, cmp4_i276_read_reg_3564)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln520_reg_3662_pp0_iter1_reg = ap_const_lv1_1) and (cmp4_i276_read_reg_3564 = ap_const_lv1_1) and (bckgndId_load_read_reg_3582 = ap_const_lv8_9) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln520_reg_3662_pp0_iter1_reg = ap_const_lv1_1) and (cmp4_i276_read_reg_3564 = ap_const_lv1_1) and (bckgndId_load_read_reg_3582 = ap_const_lv8_B) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln520_reg_3662_pp0_iter1_reg = ap_const_lv1_1) and (cmp4_i276_read_reg_3564 = ap_const_lv1_1) and (bckgndId_load_read_reg_3582 = ap_const_lv8_F) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)))) then 
            tpgBarSelRgb_b_ce1 <= ap_const_logic_1;
        else 
            tpgBarSelRgb_b_ce1 <= ap_const_logic_0;
        end if; 
    end process;

        tpgBarSelRgb_b_load_1_cast_fu_3247_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tpgBarSelRgb_b_q1),8));

        tpgBarSelRgb_b_load_2_cast_fu_3169_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tpgBarSelRgb_b_q1),8));

        tpgBarSelRgb_b_load_3_cast_fu_3325_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tpgBarSelRgb_b_q0),8));

        tpgBarSelRgb_b_load_4_cast_fu_3280_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tpgBarSelRgb_b_q0),8));

        tpgBarSelRgb_b_load_5_cast_fu_3202_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tpgBarSelRgb_b_q0),8));

        tpgBarSelRgb_b_load_cast_fu_3292_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tpgBarSelRgb_b_q1),8));


    tpgBarSelRgb_g_address0_assign_proc : process(bckgndId_load_read_reg_3582, zext_ln1556_1_fu_2732_p1, zext_ln1375_1_fu_2768_p1, zext_ln1215_1_fu_2796_p1, ap_condition_2242)
    begin
        if ((ap_const_boolean_1 = ap_condition_2242)) then
            if ((bckgndId_load_read_reg_3582 = ap_const_lv8_9)) then 
                tpgBarSelRgb_g_address0 <= zext_ln1215_1_fu_2796_p1(3 - 1 downto 0);
            elsif ((bckgndId_load_read_reg_3582 = ap_const_lv8_B)) then 
                tpgBarSelRgb_g_address0 <= zext_ln1375_1_fu_2768_p1(3 - 1 downto 0);
            elsif ((bckgndId_load_read_reg_3582 = ap_const_lv8_F)) then 
                tpgBarSelRgb_g_address0 <= zext_ln1556_1_fu_2732_p1(3 - 1 downto 0);
            else 
                tpgBarSelRgb_g_address0 <= "XXX";
            end if;
        else 
            tpgBarSelRgb_g_address0 <= "XXX";
        end if; 
    end process;


    tpgBarSelRgb_g_address1_assign_proc : process(bckgndId_load_read_reg_3582, zext_ln1555_1_fu_2718_p1, zext_ln1374_1_fu_2758_p1, zext_ln1215_fu_2782_p1, ap_condition_2242)
    begin
        if ((ap_const_boolean_1 = ap_condition_2242)) then
            if ((bckgndId_load_read_reg_3582 = ap_const_lv8_9)) then 
                tpgBarSelRgb_g_address1 <= zext_ln1215_fu_2782_p1(3 - 1 downto 0);
            elsif ((bckgndId_load_read_reg_3582 = ap_const_lv8_B)) then 
                tpgBarSelRgb_g_address1 <= zext_ln1374_1_fu_2758_p1(3 - 1 downto 0);
            elsif ((bckgndId_load_read_reg_3582 = ap_const_lv8_F)) then 
                tpgBarSelRgb_g_address1 <= zext_ln1555_1_fu_2718_p1(3 - 1 downto 0);
            else 
                tpgBarSelRgb_g_address1 <= "XXX";
            end if;
        else 
            tpgBarSelRgb_g_address1 <= "XXX";
        end if; 
    end process;


    tpgBarSelRgb_g_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, icmp_ln520_reg_3662_pp0_iter1_reg, ap_block_pp0_stage0_11001, bckgndId_load_read_reg_3582, cmp4_i276_read_reg_3564)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln520_reg_3662_pp0_iter1_reg = ap_const_lv1_1) and (cmp4_i276_read_reg_3564 = ap_const_lv1_1) and (bckgndId_load_read_reg_3582 = ap_const_lv8_9) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln520_reg_3662_pp0_iter1_reg = ap_const_lv1_1) and (cmp4_i276_read_reg_3564 = ap_const_lv1_1) and (bckgndId_load_read_reg_3582 = ap_const_lv8_B) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln520_reg_3662_pp0_iter1_reg = ap_const_lv1_1) and (cmp4_i276_read_reg_3564 = ap_const_lv1_1) and (bckgndId_load_read_reg_3582 = ap_const_lv8_F) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)))) then 
            tpgBarSelRgb_g_ce0 <= ap_const_logic_1;
        else 
            tpgBarSelRgb_g_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    tpgBarSelRgb_g_ce1_assign_proc : process(ap_enable_reg_pp0_iter2, icmp_ln520_reg_3662_pp0_iter1_reg, ap_block_pp0_stage0_11001, bckgndId_load_read_reg_3582, cmp4_i276_read_reg_3564)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln520_reg_3662_pp0_iter1_reg = ap_const_lv1_1) and (cmp4_i276_read_reg_3564 = ap_const_lv1_1) and (bckgndId_load_read_reg_3582 = ap_const_lv8_9) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln520_reg_3662_pp0_iter1_reg = ap_const_lv1_1) and (cmp4_i276_read_reg_3564 = ap_const_lv1_1) and (bckgndId_load_read_reg_3582 = ap_const_lv8_B) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln520_reg_3662_pp0_iter1_reg = ap_const_lv1_1) and (cmp4_i276_read_reg_3564 = ap_const_lv1_1) and (bckgndId_load_read_reg_3582 = ap_const_lv8_F) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)))) then 
            tpgBarSelRgb_g_ce1 <= ap_const_logic_1;
        else 
            tpgBarSelRgb_g_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    tpgBarSelRgb_r_address0_assign_proc : process(bckgndId_load_read_reg_3582, zext_ln1556_1_fu_2732_p1, zext_ln1375_1_fu_2768_p1, zext_ln1215_1_fu_2796_p1, ap_condition_2242)
    begin
        if ((ap_const_boolean_1 = ap_condition_2242)) then
            if ((bckgndId_load_read_reg_3582 = ap_const_lv8_9)) then 
                tpgBarSelRgb_r_address0 <= zext_ln1215_1_fu_2796_p1(3 - 1 downto 0);
            elsif ((bckgndId_load_read_reg_3582 = ap_const_lv8_B)) then 
                tpgBarSelRgb_r_address0 <= zext_ln1375_1_fu_2768_p1(3 - 1 downto 0);
            elsif ((bckgndId_load_read_reg_3582 = ap_const_lv8_F)) then 
                tpgBarSelRgb_r_address0 <= zext_ln1556_1_fu_2732_p1(3 - 1 downto 0);
            else 
                tpgBarSelRgb_r_address0 <= "XXX";
            end if;
        else 
            tpgBarSelRgb_r_address0 <= "XXX";
        end if; 
    end process;


    tpgBarSelRgb_r_address1_assign_proc : process(bckgndId_load_read_reg_3582, zext_ln1555_1_fu_2718_p1, zext_ln1374_1_fu_2758_p1, zext_ln1215_fu_2782_p1, ap_condition_2242)
    begin
        if ((ap_const_boolean_1 = ap_condition_2242)) then
            if ((bckgndId_load_read_reg_3582 = ap_const_lv8_9)) then 
                tpgBarSelRgb_r_address1 <= zext_ln1215_fu_2782_p1(3 - 1 downto 0);
            elsif ((bckgndId_load_read_reg_3582 = ap_const_lv8_B)) then 
                tpgBarSelRgb_r_address1 <= zext_ln1374_1_fu_2758_p1(3 - 1 downto 0);
            elsif ((bckgndId_load_read_reg_3582 = ap_const_lv8_F)) then 
                tpgBarSelRgb_r_address1 <= zext_ln1555_1_fu_2718_p1(3 - 1 downto 0);
            else 
                tpgBarSelRgb_r_address1 <= "XXX";
            end if;
        else 
            tpgBarSelRgb_r_address1 <= "XXX";
        end if; 
    end process;


    tpgBarSelRgb_r_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, icmp_ln520_reg_3662_pp0_iter1_reg, ap_block_pp0_stage0_11001, bckgndId_load_read_reg_3582, cmp4_i276_read_reg_3564)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln520_reg_3662_pp0_iter1_reg = ap_const_lv1_1) and (cmp4_i276_read_reg_3564 = ap_const_lv1_1) and (bckgndId_load_read_reg_3582 = ap_const_lv8_9) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln520_reg_3662_pp0_iter1_reg = ap_const_lv1_1) and (cmp4_i276_read_reg_3564 = ap_const_lv1_1) and (bckgndId_load_read_reg_3582 = ap_const_lv8_B) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln520_reg_3662_pp0_iter1_reg = ap_const_lv1_1) and (cmp4_i276_read_reg_3564 = ap_const_lv1_1) and (bckgndId_load_read_reg_3582 = ap_const_lv8_F) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)))) then 
            tpgBarSelRgb_r_ce0 <= ap_const_logic_1;
        else 
            tpgBarSelRgb_r_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    tpgBarSelRgb_r_ce1_assign_proc : process(ap_enable_reg_pp0_iter2, icmp_ln520_reg_3662_pp0_iter1_reg, ap_block_pp0_stage0_11001, bckgndId_load_read_reg_3582, cmp4_i276_read_reg_3564)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln520_reg_3662_pp0_iter1_reg = ap_const_lv1_1) and (cmp4_i276_read_reg_3564 = ap_const_lv1_1) and (bckgndId_load_read_reg_3582 = ap_const_lv8_9) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln520_reg_3662_pp0_iter1_reg = ap_const_lv1_1) and (cmp4_i276_read_reg_3564 = ap_const_lv1_1) and (bckgndId_load_read_reg_3582 = ap_const_lv8_B) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln520_reg_3662_pp0_iter1_reg = ap_const_lv1_1) and (cmp4_i276_read_reg_3564 = ap_const_lv1_1) and (bckgndId_load_read_reg_3582 = ap_const_lv8_F) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)))) then 
            tpgBarSelRgb_r_ce1 <= ap_const_logic_1;
        else 
            tpgBarSelRgb_r_ce1 <= ap_const_logic_0;
        end if; 
    end process;

        tpgBarSelRgb_r_load_1_cast_fu_3239_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tpgBarSelRgb_r_q1),8));

        tpgBarSelRgb_r_load_2_cast_fu_3161_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tpgBarSelRgb_r_q1),8));

        tpgBarSelRgb_r_load_3_cast_fu_3317_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tpgBarSelRgb_r_q0),8));

        tpgBarSelRgb_r_load_4_cast_fu_3272_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tpgBarSelRgb_r_q0),8));

        tpgBarSelRgb_r_load_5_cast_fu_3194_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tpgBarSelRgb_r_q0),8));

        tpgBarSelRgb_r_load_cast_fu_3284_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tpgBarSelRgb_r_q1),8));


    tpgBarSelYuv_u_address0_assign_proc : process(bckgndId_load_read_reg_3582, zext_ln1556_1_fu_2732_p1, zext_ln1375_1_fu_2768_p1, zext_ln1215_1_fu_2796_p1, ap_condition_2246)
    begin
        if ((ap_const_boolean_1 = ap_condition_2246)) then
            if ((bckgndId_load_read_reg_3582 = ap_const_lv8_9)) then 
                tpgBarSelYuv_u_address0 <= zext_ln1215_1_fu_2796_p1(3 - 1 downto 0);
            elsif ((bckgndId_load_read_reg_3582 = ap_const_lv8_B)) then 
                tpgBarSelYuv_u_address0 <= zext_ln1375_1_fu_2768_p1(3 - 1 downto 0);
            elsif ((bckgndId_load_read_reg_3582 = ap_const_lv8_F)) then 
                tpgBarSelYuv_u_address0 <= zext_ln1556_1_fu_2732_p1(3 - 1 downto 0);
            else 
                tpgBarSelYuv_u_address0 <= "XXX";
            end if;
        else 
            tpgBarSelYuv_u_address0 <= "XXX";
        end if; 
    end process;


    tpgBarSelYuv_u_address1_assign_proc : process(bckgndId_load_read_reg_3582, zext_ln1555_1_fu_2718_p1, zext_ln1374_1_fu_2758_p1, zext_ln1215_fu_2782_p1, ap_condition_2245)
    begin
        if ((ap_const_boolean_1 = ap_condition_2245)) then
            if ((bckgndId_load_read_reg_3582 = ap_const_lv8_9)) then 
                tpgBarSelYuv_u_address1 <= zext_ln1215_fu_2782_p1(3 - 1 downto 0);
            elsif ((bckgndId_load_read_reg_3582 = ap_const_lv8_B)) then 
                tpgBarSelYuv_u_address1 <= zext_ln1374_1_fu_2758_p1(3 - 1 downto 0);
            elsif ((bckgndId_load_read_reg_3582 = ap_const_lv8_F)) then 
                tpgBarSelYuv_u_address1 <= zext_ln1555_1_fu_2718_p1(3 - 1 downto 0);
            else 
                tpgBarSelYuv_u_address1 <= "XXX";
            end if;
        else 
            tpgBarSelYuv_u_address1 <= "XXX";
        end if; 
    end process;


    tpgBarSelYuv_u_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, icmp_ln520_reg_3662_pp0_iter1_reg, ap_block_pp0_stage0_11001, bckgndId_load_read_reg_3582, cmp4_i276_read_reg_3564, cmp6_i279_read_reg_3577)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln520_reg_3662_pp0_iter1_reg = ap_const_lv1_1) and (cmp6_i279_read_reg_3577 = ap_const_lv1_1) and (cmp4_i276_read_reg_3564 = ap_const_lv1_0) and (bckgndId_load_read_reg_3582 = ap_const_lv8_9) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln520_reg_3662_pp0_iter1_reg = ap_const_lv1_1) and (cmp6_i279_read_reg_3577 = ap_const_lv1_1) and (cmp4_i276_read_reg_3564 = ap_const_lv1_0) and (bckgndId_load_read_reg_3582 = ap_const_lv8_B) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln520_reg_3662_pp0_iter1_reg = ap_const_lv1_1) and (cmp6_i279_read_reg_3577 = ap_const_lv1_1) and (cmp4_i276_read_reg_3564 = ap_const_lv1_0) and (bckgndId_load_read_reg_3582 = ap_const_lv8_F) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)))) then 
            tpgBarSelYuv_u_ce0 <= ap_const_logic_1;
        else 
            tpgBarSelYuv_u_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    tpgBarSelYuv_u_ce1_assign_proc : process(ap_enable_reg_pp0_iter2, icmp_ln520_reg_3662_pp0_iter1_reg, ap_block_pp0_stage0_11001, bckgndId_load_read_reg_3582, cmp4_i276_read_reg_3564)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln520_reg_3662_pp0_iter1_reg = ap_const_lv1_1) and (cmp4_i276_read_reg_3564 = ap_const_lv1_0) and (bckgndId_load_read_reg_3582 = ap_const_lv8_9) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln520_reg_3662_pp0_iter1_reg = ap_const_lv1_1) and (cmp4_i276_read_reg_3564 = ap_const_lv1_0) and (bckgndId_load_read_reg_3582 = ap_const_lv8_B) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln520_reg_3662_pp0_iter1_reg = ap_const_lv1_1) and (cmp4_i276_read_reg_3564 = ap_const_lv1_0) and (bckgndId_load_read_reg_3582 = ap_const_lv8_F) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)))) then 
            tpgBarSelYuv_u_ce1 <= ap_const_logic_1;
        else 
            tpgBarSelYuv_u_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    tpgBarSelYuv_v_address0_assign_proc : process(bckgndId_load_read_reg_3582, zext_ln1556_1_fu_2732_p1, zext_ln1375_1_fu_2768_p1, zext_ln1215_1_fu_2796_p1, ap_condition_2245)
    begin
        if ((ap_const_boolean_1 = ap_condition_2245)) then
            if ((bckgndId_load_read_reg_3582 = ap_const_lv8_9)) then 
                tpgBarSelYuv_v_address0 <= zext_ln1215_1_fu_2796_p1(3 - 1 downto 0);
            elsif ((bckgndId_load_read_reg_3582 = ap_const_lv8_B)) then 
                tpgBarSelYuv_v_address0 <= zext_ln1375_1_fu_2768_p1(3 - 1 downto 0);
            elsif ((bckgndId_load_read_reg_3582 = ap_const_lv8_F)) then 
                tpgBarSelYuv_v_address0 <= zext_ln1556_1_fu_2732_p1(3 - 1 downto 0);
            else 
                tpgBarSelYuv_v_address0 <= "XXX";
            end if;
        else 
            tpgBarSelYuv_v_address0 <= "XXX";
        end if; 
    end process;


    tpgBarSelYuv_v_address1_assign_proc : process(bckgndId_load_read_reg_3582, zext_ln1555_1_fu_2718_p1, zext_ln1374_1_fu_2758_p1, zext_ln1215_fu_2782_p1, ap_condition_2245)
    begin
        if ((ap_const_boolean_1 = ap_condition_2245)) then
            if ((bckgndId_load_read_reg_3582 = ap_const_lv8_9)) then 
                tpgBarSelYuv_v_address1 <= zext_ln1215_fu_2782_p1(3 - 1 downto 0);
            elsif ((bckgndId_load_read_reg_3582 = ap_const_lv8_B)) then 
                tpgBarSelYuv_v_address1 <= zext_ln1374_1_fu_2758_p1(3 - 1 downto 0);
            elsif ((bckgndId_load_read_reg_3582 = ap_const_lv8_F)) then 
                tpgBarSelYuv_v_address1 <= zext_ln1555_1_fu_2718_p1(3 - 1 downto 0);
            else 
                tpgBarSelYuv_v_address1 <= "XXX";
            end if;
        else 
            tpgBarSelYuv_v_address1 <= "XXX";
        end if; 
    end process;


    tpgBarSelYuv_v_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, icmp_ln520_reg_3662_pp0_iter1_reg, ap_block_pp0_stage0_11001, bckgndId_load_read_reg_3582, cmp4_i276_read_reg_3564)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln520_reg_3662_pp0_iter1_reg = ap_const_lv1_1) and (cmp4_i276_read_reg_3564 = ap_const_lv1_0) and (bckgndId_load_read_reg_3582 = ap_const_lv8_9) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln520_reg_3662_pp0_iter1_reg = ap_const_lv1_1) and (cmp4_i276_read_reg_3564 = ap_const_lv1_0) and (bckgndId_load_read_reg_3582 = ap_const_lv8_B) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln520_reg_3662_pp0_iter1_reg = ap_const_lv1_1) and (cmp4_i276_read_reg_3564 = ap_const_lv1_0) and (bckgndId_load_read_reg_3582 = ap_const_lv8_F) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)))) then 
            tpgBarSelYuv_v_ce0 <= ap_const_logic_1;
        else 
            tpgBarSelYuv_v_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    tpgBarSelYuv_v_ce1_assign_proc : process(ap_enable_reg_pp0_iter2, icmp_ln520_reg_3662_pp0_iter1_reg, ap_block_pp0_stage0_11001, bckgndId_load_read_reg_3582, cmp4_i276_read_reg_3564)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln520_reg_3662_pp0_iter1_reg = ap_const_lv1_1) and (cmp4_i276_read_reg_3564 = ap_const_lv1_0) and (bckgndId_load_read_reg_3582 = ap_const_lv8_9) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln520_reg_3662_pp0_iter1_reg = ap_const_lv1_1) and (cmp4_i276_read_reg_3564 = ap_const_lv1_0) and (bckgndId_load_read_reg_3582 = ap_const_lv8_B) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln520_reg_3662_pp0_iter1_reg = ap_const_lv1_1) and (cmp4_i276_read_reg_3564 = ap_const_lv1_0) and (bckgndId_load_read_reg_3582 = ap_const_lv8_F) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)))) then 
            tpgBarSelYuv_v_ce1 <= ap_const_logic_1;
        else 
            tpgBarSelYuv_v_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    tpgBarSelYuv_y_address0_assign_proc : process(bckgndId_load_read_reg_3582, zext_ln1556_1_fu_2732_p1, zext_ln1375_1_fu_2768_p1, zext_ln1215_1_fu_2796_p1, ap_condition_2245)
    begin
        if ((ap_const_boolean_1 = ap_condition_2245)) then
            if ((bckgndId_load_read_reg_3582 = ap_const_lv8_9)) then 
                tpgBarSelYuv_y_address0 <= zext_ln1215_1_fu_2796_p1(3 - 1 downto 0);
            elsif ((bckgndId_load_read_reg_3582 = ap_const_lv8_B)) then 
                tpgBarSelYuv_y_address0 <= zext_ln1375_1_fu_2768_p1(3 - 1 downto 0);
            elsif ((bckgndId_load_read_reg_3582 = ap_const_lv8_F)) then 
                tpgBarSelYuv_y_address0 <= zext_ln1556_1_fu_2732_p1(3 - 1 downto 0);
            else 
                tpgBarSelYuv_y_address0 <= "XXX";
            end if;
        else 
            tpgBarSelYuv_y_address0 <= "XXX";
        end if; 
    end process;


    tpgBarSelYuv_y_address1_assign_proc : process(bckgndId_load_read_reg_3582, zext_ln1555_1_fu_2718_p1, zext_ln1374_1_fu_2758_p1, zext_ln1215_fu_2782_p1, ap_condition_2245)
    begin
        if ((ap_const_boolean_1 = ap_condition_2245)) then
            if ((bckgndId_load_read_reg_3582 = ap_const_lv8_9)) then 
                tpgBarSelYuv_y_address1 <= zext_ln1215_fu_2782_p1(3 - 1 downto 0);
            elsif ((bckgndId_load_read_reg_3582 = ap_const_lv8_B)) then 
                tpgBarSelYuv_y_address1 <= zext_ln1374_1_fu_2758_p1(3 - 1 downto 0);
            elsif ((bckgndId_load_read_reg_3582 = ap_const_lv8_F)) then 
                tpgBarSelYuv_y_address1 <= zext_ln1555_1_fu_2718_p1(3 - 1 downto 0);
            else 
                tpgBarSelYuv_y_address1 <= "XXX";
            end if;
        else 
            tpgBarSelYuv_y_address1 <= "XXX";
        end if; 
    end process;


    tpgBarSelYuv_y_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, icmp_ln520_reg_3662_pp0_iter1_reg, ap_block_pp0_stage0_11001, bckgndId_load_read_reg_3582, cmp4_i276_read_reg_3564)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln520_reg_3662_pp0_iter1_reg = ap_const_lv1_1) and (cmp4_i276_read_reg_3564 = ap_const_lv1_0) and (bckgndId_load_read_reg_3582 = ap_const_lv8_9) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln520_reg_3662_pp0_iter1_reg = ap_const_lv1_1) and (cmp4_i276_read_reg_3564 = ap_const_lv1_0) and (bckgndId_load_read_reg_3582 = ap_const_lv8_B) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln520_reg_3662_pp0_iter1_reg = ap_const_lv1_1) and (cmp4_i276_read_reg_3564 = ap_const_lv1_0) and (bckgndId_load_read_reg_3582 = ap_const_lv8_F) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)))) then 
            tpgBarSelYuv_y_ce0 <= ap_const_logic_1;
        else 
            tpgBarSelYuv_y_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    tpgBarSelYuv_y_ce1_assign_proc : process(ap_enable_reg_pp0_iter2, icmp_ln520_reg_3662_pp0_iter1_reg, ap_block_pp0_stage0_11001, bckgndId_load_read_reg_3582, cmp4_i276_read_reg_3564)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln520_reg_3662_pp0_iter1_reg = ap_const_lv1_1) and (cmp4_i276_read_reg_3564 = ap_const_lv1_0) and (bckgndId_load_read_reg_3582 = ap_const_lv8_9) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln520_reg_3662_pp0_iter1_reg = ap_const_lv1_1) and (cmp4_i276_read_reg_3564 = ap_const_lv1_0) and (bckgndId_load_read_reg_3582 = ap_const_lv8_B) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln520_reg_3662_pp0_iter1_reg = ap_const_lv1_1) and (cmp4_i276_read_reg_3564 = ap_const_lv1_0) and (bckgndId_load_read_reg_3582 = ap_const_lv8_F) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)))) then 
            tpgBarSelYuv_y_ce1 <= ap_const_logic_1;
        else 
            tpgBarSelYuv_y_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    tpgCheckerBoardArray_address0 <= zext_ln1556_fu_2243_p1(5 - 1 downto 0);
    tpgCheckerBoardArray_address1 <= zext_ln1555_fu_2224_p1(5 - 1 downto 0);

    tpgCheckerBoardArray_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            tpgCheckerBoardArray_ce0 <= ap_const_logic_1;
        else 
            tpgCheckerBoardArray_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    tpgCheckerBoardArray_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            tpgCheckerBoardArray_ce1 <= ap_const_logic_1;
        else 
            tpgCheckerBoardArray_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    tpgTartanBarArray_address0 <= zext_ln1375_fu_2443_p1(6 - 1 downto 0);
    tpgTartanBarArray_address1 <= zext_ln1374_fu_2424_p1(6 - 1 downto 0);

    tpgTartanBarArray_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            tpgTartanBarArray_ce0 <= ap_const_logic_1;
        else 
            tpgTartanBarArray_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    tpgTartanBarArray_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            tpgTartanBarArray_ce1 <= ap_const_logic_1;
        else 
            tpgTartanBarArray_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    trunc_ln1370_1_fu_2414_p1 <= hBarSel_0_loc_1_out_i(6 - 1 downto 0);
    trunc_ln1370_2_fu_2433_p1 <= hBarSel_1_loc_1_out_i(6 - 1 downto 0);
    trunc_ln1370_fu_2398_p1 <= vBarSel_loc_1_out_i(3 - 1 downto 0);
    trunc_ln1499_1_fu_2856_p1 <= gSerie_V(1 - 1 downto 0);
    trunc_ln1499_2_fu_2878_p1 <= bSerie_V(1 - 1 downto 0);
    trunc_ln1499_fu_2834_p1 <= rSerie_V(1 - 1 downto 0);
    trunc_ln1551_1_fu_2214_p1 <= hBarSel_0_2_loc_1_out_i(5 - 1 downto 0);
    trunc_ln1551_2_fu_2233_p1 <= hBarSel_1_2_loc_1_out_i(5 - 1 downto 0);
    trunc_ln1551_fu_2198_p1 <= vBarSel_1_loc_1_out_i(1 - 1 downto 0);
    trunc_ln520_1_fu_1873_p1 <= vBarSel_loc_1_out_i(3 - 1 downto 0);
    trunc_ln520_2_fu_2580_p1 <= hBarSel_1_3_loc_1_out_i(3 - 1 downto 0);
    trunc_ln520_3_fu_1955_p1 <= hBarSel_0_loc_1_out_i(3 - 1 downto 0);
    trunc_ln520_4_fu_1625_p1 <= hBarSel_0_2_loc_1_out_i(3 - 1 downto 0);
    trunc_ln520_5_fu_2037_p1 <= hBarSel_1_loc_1_out_i(3 - 1 downto 0);
    trunc_ln520_6_fu_1707_p1 <= hBarSel_1_2_loc_1_out_i(3 - 1 downto 0);
    trunc_ln520_fu_2496_p1 <= hBarSel_0_3_loc_1_out_i(3 - 1 downto 0);
    trunc_ln526_fu_2624_p1 <= srcYUV_dout(8 - 1 downto 0);

    vBarSel_assign_proc : process(icmp_ln1336_fu_1837_p2, add_ln1348_fu_1877_p2, ap_condition_2222, ap_condition_2252)
    begin
        if ((ap_const_boolean_1 = ap_condition_2222)) then
            if ((icmp_ln1336_fu_1837_p2 = ap_const_lv1_1)) then 
                vBarSel <= ap_const_lv3_0;
            elsif ((ap_const_boolean_1 = ap_condition_2252)) then 
                vBarSel <= add_ln1348_fu_1877_p2;
            else 
                vBarSel <= "XXX";
            end if;
        else 
            vBarSel <= "XXX";
        end if; 
    end process;


    vBarSel_1_assign_proc : process(add_ln1530_fu_1551_p2, icmp_ln1518_fu_1515_p2, ap_condition_2232, ap_condition_2256)
    begin
        if ((ap_const_boolean_1 = ap_condition_2232)) then
            if ((icmp_ln1518_fu_1515_p2 = ap_const_lv1_1)) then 
                vBarSel_1 <= ap_const_lv8_0;
            elsif ((ap_const_boolean_1 = ap_condition_2256)) then 
                vBarSel_1 <= add_ln1530_fu_1551_p2;
            else 
                vBarSel_1 <= "XXXXXXXX";
            end if;
        else 
            vBarSel_1 <= "XXXXXXXX";
        end if; 
    end process;


    vBarSel_1_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, icmp_ln520_fu_1497_p2, ap_block_pp0_stage0_11001, bckgndId_load_read_read_fu_466_p2, empty_fu_1503_p2, icmp_ln1518_fu_1515_p2, and_ln1523_fu_1535_p2)
    begin
        if ((((icmp_ln520_fu_1497_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (bckgndId_load_read_read_fu_466_p2 = ap_const_lv8_F) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln1518_fu_1515_p2 = ap_const_lv1_1)) or ((ap_const_lv1_0 = and_ln1523_fu_1535_p2) and (icmp_ln520_fu_1497_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (empty_fu_1503_p2 = ap_const_lv1_1) and (bckgndId_load_read_read_fu_466_p2 = ap_const_lv8_F) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln1518_fu_1515_p2 = ap_const_lv1_0)))) then 
            vBarSel_1_ap_vld <= ap_const_logic_1;
        else 
            vBarSel_1_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    vBarSel_1_loc_1_out_o_assign_proc : process(vBarSel_1_loc_1_out_i, add_ln1530_fu_1551_p2, icmp_ln1518_fu_1515_p2, ap_condition_2232, ap_condition_2256)
    begin
        if ((ap_const_boolean_1 = ap_condition_2232)) then
            if ((icmp_ln1518_fu_1515_p2 = ap_const_lv1_1)) then 
                vBarSel_1_loc_1_out_o <= ap_const_lv8_0;
            elsif ((ap_const_boolean_1 = ap_condition_2256)) then 
                vBarSel_1_loc_1_out_o <= add_ln1530_fu_1551_p2;
            else 
                vBarSel_1_loc_1_out_o <= vBarSel_1_loc_1_out_i;
            end if;
        else 
            vBarSel_1_loc_1_out_o <= vBarSel_1_loc_1_out_i;
        end if; 
    end process;


    vBarSel_1_loc_1_out_o_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, icmp_ln520_fu_1497_p2, ap_block_pp0_stage0_11001, bckgndId_load_read_read_fu_466_p2, empty_fu_1503_p2, icmp_ln1518_fu_1515_p2, and_ln1523_fu_1535_p2)
    begin
        if ((((icmp_ln520_fu_1497_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (bckgndId_load_read_read_fu_466_p2 = ap_const_lv8_F) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln1518_fu_1515_p2 = ap_const_lv1_1)) or ((ap_const_lv1_0 = and_ln1523_fu_1535_p2) and (icmp_ln520_fu_1497_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (empty_fu_1503_p2 = ap_const_lv1_1) and (bckgndId_load_read_read_fu_466_p2 = ap_const_lv8_F) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln1518_fu_1515_p2 = ap_const_lv1_0)))) then 
            vBarSel_1_loc_1_out_o_ap_vld <= ap_const_logic_1;
        else 
            vBarSel_1_loc_1_out_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    vBarSel_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, icmp_ln520_fu_1497_p2, ap_block_pp0_stage0_11001, bckgndId_load_read_read_fu_466_p2, empty_fu_1503_p2, icmp_ln1336_fu_1837_p2, and_ln1341_fu_1857_p2)
    begin
        if ((((icmp_ln520_fu_1497_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (bckgndId_load_read_read_fu_466_p2 = ap_const_lv8_B) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln1336_fu_1837_p2 = ap_const_lv1_1)) or ((ap_const_lv1_0 = and_ln1341_fu_1857_p2) and (icmp_ln520_fu_1497_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (empty_fu_1503_p2 = ap_const_lv1_1) and (bckgndId_load_read_read_fu_466_p2 = ap_const_lv8_B) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln1336_fu_1837_p2 = ap_const_lv1_0)))) then 
            vBarSel_ap_vld <= ap_const_logic_1;
        else 
            vBarSel_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    vBarSel_loc_1_out_o_assign_proc : process(vBarSel_loc_1_out_i, zext_ln1348_fu_1883_p1, icmp_ln1336_fu_1837_p2, ap_condition_2222, ap_condition_2252)
    begin
        if ((ap_const_boolean_1 = ap_condition_2222)) then
            if ((icmp_ln1336_fu_1837_p2 = ap_const_lv1_1)) then 
                vBarSel_loc_1_out_o <= ap_const_lv8_0;
            elsif ((ap_const_boolean_1 = ap_condition_2252)) then 
                vBarSel_loc_1_out_o <= zext_ln1348_fu_1883_p1;
            else 
                vBarSel_loc_1_out_o <= vBarSel_loc_1_out_i;
            end if;
        else 
            vBarSel_loc_1_out_o <= vBarSel_loc_1_out_i;
        end if; 
    end process;


    vBarSel_loc_1_out_o_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, icmp_ln520_fu_1497_p2, ap_block_pp0_stage0_11001, bckgndId_load_read_read_fu_466_p2, empty_fu_1503_p2, icmp_ln1336_fu_1837_p2, and_ln1341_fu_1857_p2)
    begin
        if ((((icmp_ln520_fu_1497_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (bckgndId_load_read_read_fu_466_p2 = ap_const_lv8_B) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln1336_fu_1837_p2 = ap_const_lv1_1)) or ((ap_const_lv1_0 = and_ln1341_fu_1857_p2) and (icmp_ln520_fu_1497_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (empty_fu_1503_p2 = ap_const_lv1_1) and (bckgndId_load_read_read_fu_466_p2 = ap_const_lv8_B) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln1336_fu_1837_p2 = ap_const_lv1_0)))) then 
            vBarSel_loc_1_out_o_ap_vld <= ap_const_logic_1;
        else 
            vBarSel_loc_1_out_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    x_3_fu_2183_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_x_2) + unsigned(ap_const_lv16_2));
    xor_ln1498_1_fu_2868_p2 <= (trunc_ln1499_1_fu_2856_p1 xor tmp_15_fu_2860_p3);
    xor_ln1498_2_fu_2890_p2 <= (trunc_ln1499_2_fu_2878_p1 xor tmp_16_fu_2882_p3);
    xor_ln1498_3_fu_2976_p2 <= (tmp_18_fu_2958_p3 xor tmp_17_fu_2950_p3);
    xor_ln1498_4_fu_3024_p2 <= (tmp_20_fu_3006_p3 xor tmp_19_fu_2998_p3);
    xor_ln1498_5_fu_3072_p2 <= (tmp_22_fu_3054_p3 xor tmp_21_fu_3046_p3);
    xor_ln1498_fu_2846_p2 <= (trunc_ln1499_fu_2834_p1 xor tmp_3_fu_2838_p3);
    xor_ln691_1_fu_2159_p2 <= (icmp_ln691_3_fu_2153_p2 xor ap_const_lv1_1);
    xor_ln691_fu_2117_p2 <= (icmp_ln691_1_fu_2111_p2 xor ap_const_lv1_1);
    zext_ln1019_fu_2252_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(yCount_V_1),11));
    zext_ln1027_1_fu_1525_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(yCount_V_2),11));
    zext_ln1027_fu_1847_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(yCount_V),11));
    zext_ln1212_1_fu_2590_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln1212_1_fu_2584_p2),8));
    zext_ln1212_fu_2506_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln1212_fu_2500_p2),8));
    zext_ln1215_1_fu_2796_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(hBarSel_1_3_loc_1_out_i),64));
    zext_ln1215_fu_2782_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(hBarSel_0_3_loc_1_out_i),64));
    zext_ln1328_cast_fu_1455_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(zext_ln1328),12));
    zext_ln1348_fu_1883_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln1348_fu_1877_p2),8));
    zext_ln1367_1_fu_2047_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln1367_1_fu_2041_p2),8));
    zext_ln1367_fu_1965_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln1367_fu_1959_p2),8));
    zext_ln1374_1_fu_2758_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tpgTartanBarArray_q1),64));
    zext_ln1374_fu_2424_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln1370_fu_2418_p2),64));
    zext_ln1375_1_fu_2768_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tpgTartanBarArray_q0),64));
    zext_ln1375_fu_2443_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln1370_1_fu_2437_p2),64));
    zext_ln1428_fu_1803_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln1428_fu_1797_p2),17));
    zext_ln1495_1_fu_2544_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(xBar_V),12));
    zext_ln1495_fu_2460_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(xBar_V_1),12));
    zext_ln1548_1_fu_1717_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln1548_1_fu_1711_p2),8));
    zext_ln1548_fu_1635_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln1548_fu_1629_p2),8));
    zext_ln1555_1_fu_2718_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln1555_fu_2714_p1),64));
    zext_ln1555_fu_2224_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tBarSel_fu_2218_p2),64));
    zext_ln1556_1_fu_2732_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln1556_fu_2728_p1),64));
    zext_ln1556_fu_2243_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tBarSel_1_fu_2237_p2),64));
    zext_ln507_fu_1781_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_sig_allocacmp_x_2),17));
end behav;
