//DESIGN CODE
module fulladder(
    input a,b,cin,
    output s,cout
    );
halfadder h1(.a(a),.b(b),.s(w1),.c(w2));
halfadder h2(.a(w1),.b(cin),.s(s),.c(w3));
or(cout,w2,w3);
endmodule


//TEST BENCH
module fulladder_tb;
reg a;
reg b;
reg cin;
wire s;
wire cout;
fulladder uut(.a(a),.b(b),.cin(cin),.s(s),.cout(cout));
initial begin
a=0;b=0;cin=0;#100;
a=0;b=0;cin=1;#100;
a=0;b=1;cin=1;#100;
a=1;b=0;cin=1;#100;
a=1;b=1;cin=1;#100;
end
endmodule
