# hades.models.Design file
#  
[name] EX/MEM
[components]
hades.models.rtlib.io.IpinVector AluResult 7800 22200 @N 1001 32 00000000000000000000000000000000_B 1.0E-9 0
hades.models.rtlib.io.IpinVector WB 9600 1800 @N 1001 2 UU_B 1.0E-9 0
hades.models.io.Ipin clk -2400 4200 @N 1001 null U
hades.models.rtlib.io.OpinVector WriteData1 27600 28200 @N 1001 32 1.0E-9 0
hades.models.rtlib.io.IpinVector M 9600 8400 @N 1001 3 000_B 1.0E-9 0
hades.models.rtlib.io.OpinVector Add_Out 27600 25800 @N 1001 32 1.0E-9 0
hades.models.rtlib.io.OpinVector WB_Out 18600 6600 @N 1001 2 1.0E-9 0
hades.models.rtlib.register.RegR i9 12000 3000 @N 1001 2 XX_B 1.0E-8
hades.models.io.Opin Branch 16200 18000 @N 1001 5.0E-9
hades.models.rtlib.register.RegR i8 12000 9600 @N 1001 3 XXX_B 1.0E-8
hades.models.rtlib.register.RegR i7 22200 22200 @N 1001 32 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX_B 1.0E-8
hades.models.io.Opin MemRead 16200 16800 @N 1001 5.0E-9
hades.models.rtlib.register.RegR i6 17400 23400 @N 1001 32 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX_B 1.0E-8
hades.models.io.Opin Zero_Out 7200 19200 @N 1001 5.0E-9
hades.models.rtlib.register.RegR i5 7800 25800 @N 1001 5 XXXXX_B 1.0E-8
hades.models.rtlib.register.RegR i4 12600 24600 @N 1001 32 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX_B 1.0E-8
hades.models.register.RegisterR i3 4200 16800 @N 1001 1 8.0E-9
hades.models.rtlib.io.IpinVector RegDST 7800 24600 @N 1001 5 00000_B 1.0E-9 0
hades.models.io.Ipin flush -5400 28200 @N 1001  U
hades.models.rtlib.io.Expander i2 13200 13200 @N 1001 3 1.0E-8
hades.models.io.Ipin Zero 5400 14400 @N 1001  U
hades.models.rtlib.io.IpinVector WriteData 7800 23400 @N 1001 32 00000000000000000000000000000000_B 1.0E-9 0
hades.models.rtlib.io.OpinVector RegDst 27600 29400 @N 1001 5 1.0E-9 0
hades.models.rtlib.io.IpinVector Add 7800 21000 @N 1001 32 00000000000000000000000000000000_B 1.0E-9 0
hades.models.io.Opin MemWrite 16200 15600 @N 1001 5.0E-9
hades.models.rtlib.io.OpinVector AluResult_Out 27600 27000 @N 1001 32 1.0E-9 0
[end components]
[signals]
hades.signals.SignalStdLogicVector n9 5 2 i5 Q RegDst A 3 2 9600 28200 9600 28200 2 9600 28200 9600 29400 2 9600 29400 27600 29400 0 
hades.signals.SignalStdLogicVector n8 3 2 M Y i8 D 3 2 13800 9600 13800 9600 2 13800 9600 13800 8400 2 13800 8400 9600 8400 0 
hades.signals.SignalStdLogicVector n7 3 2 i8 Q i2 A 2 2 13800 12000 13800 12000 2 13800 13200 13800 12000 0 
hades.signals.SignalStdLogic1164 n6 2 i2 Y2 Branch A 2 2 13800 14400 13800 18000 2 13800 18000 16200 18000 0 
hades.signals.SignalStdLogic1164 n5 2 i2 Y1 MemRead A 2 2 16200 16800 14400 16800 2 14400 16800 14400 14400 0 
hades.signals.SignalStdLogic1164 n4 2 i2 Y0 MemWrite A 2 2 16200 15600 15000 15600 2 15000 15600 15000 14400 0 
hades.signals.SignalStdLogicVector n18 5 2 RegDST Y i5 D 3 2 9600 25800 9600 25800 2 9600 25800 9600 24600 2 9600 24600 7800 24600 0 
hades.signals.SignalStdLogicVector n3 2 2 i9 Q WB_Out A 3 2 13800 5400 13800 5400 2 18600 6600 13800 6600 2 13800 6600 13800 5400 0 
hades.signals.SignalStdLogicVector n17 32 2 WriteData Y i4 D 3 2 14400 24600 14400 24600 2 7800 23400 14400 23400 2 14400 23400 14400 24600 0 
hades.signals.SignalStdLogicVector n2 2 2 WB Y i9 D 3 2 13800 3000 13800 3000 2 13800 3000 13800 1800 2 13800 1800 9600 1800 0 
hades.signals.SignalStdLogic1164 n16 2 i3 Q0 Zero_Out A 3 2 6000 18000 6000 18000 2 7200 19200 6000 19200 2 6000 19200 6000 18000 0 
hades.signals.SignalStdLogic1164 n1 8 flush Y i9 NR i8 NR i3 NR i5 NR i4 NR i6 NR i7 NR 22 2 -5400 28200 -2400 28200 2 -2400 28200 -1800 28200 2 12000 4800 -600 4800 2 -600 4800 -600 5400 2 12000 11400 -600 11400 2 4200 17700 -600 17700 2 7800 27600 7200 27600 2 7200 27600 7200 30000 2 12600 26400 12000 26400 2 12000 26400 12000 30000 2 17400 25200 16800 25200 2 16800 25200 16800 30000 2 -1800 28200 -600 5400 2 21600 30000 21600 24000 2 21600 24000 22200 24000 2 21600 30000 16800 30000 2 16800 30000 12000 30000 2 -600 30000 7200 30000 2 12000 30000 7200 30000 2 -600 30000 -600 17700 2 -600 5400 -600 11400 2 -600 17700 -600 11400 6 -600 5400 7200 30000 16800 30000 -600 17700 12000 30000 -600 11400 
hades.signals.SignalStdLogic1164 n15 2 Zero Y i3 D0 3 2 6000 16800 6000 16800 2 5400 14400 6000 14400 2 6000 14400 6000 16800 0 
hades.signals.SignalStdLogic1164 n0 8 clk Y i9 CLK i8 CLK i3 C i7 CLK i6 CLK i4 CLK i5 CLK 20 2 12000 4200 12000 4200 2 17400 24600 16800 24600 2 16800 24600 16800 20400 2 22200 23400 21600 23400 2 21600 23400 21600 20400 2 12600 25800 12000 25800 2 12000 25800 12000 20400 2 12000 20400 0 20400 2 7800 27000 0 27000 2 4800 16800 4800 16200 2 4800 16200 0 16200 2 0 16200 0 10800 2 12000 10800 0 10800 2 0 10800 0 4200 2 -2400 4200 0 4200 2 12000 4200 0 4200 2 0 27000 0 20400 2 0 16200 0 20400 2 21600 20400 16800 20400 2 12000 20400 16800 20400 6 0 10800 12000 20400 16800 20400 0 16200 0 4200 0 20400 
hades.signals.SignalStdLogicVector n14 32 2 Add Y i7 D 3 2 24000 22200 24000 22200 2 7800 21000 24000 21000 2 24000 21000 24000 22200 0 
hades.signals.SignalStdLogicVector n13 32 2 AluResult Y i6 D 3 2 19200 23400 19200 23400 2 19200 23400 19200 22200 2 19200 22200 7800 22200 0 
hades.signals.SignalStdLogicVector n12 32 2 i7 Q Add_Out A 3 2 24000 24600 24000 24600 2 27600 25800 24000 25800 2 24000 25800 24000 24600 0 
hades.signals.SignalStdLogicVector n11 32 2 i6 Q AluResult_Out A 3 2 19200 25800 19200 25800 2 19200 25800 19200 27000 2 19200 27000 27600 27000 0 
hades.signals.SignalStdLogicVector n10 32 2 i4 Q WriteData1 A 3 2 14400 27000 14400 27000 2 27600 28200 14400 28200 2 14400 28200 14400 27000 0 
[end signals]
[end]
