#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001998755dd50 .scope module, "tb_baud_gen" "tb_baud_gen" 2 3;
 .timescale -9 -12;
v00000199875f08d0_0 .net "baud_tick", 0 0, v0000019987595f10_0;  1 drivers
v00000199875f0970_0 .var "clk", 0 0;
v00000199875f0a10_0 .var "rst", 0 0;
S_000001998755dee0 .scope module, "uut" "baud_gen" 2 12, 3 1 0, S_000001998755dd50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 1 "baud_tick";
P_000001998755e070 .param/l "BAUD_RATE" 0 3 3, +C4<00000000000000011100001000000000>;
P_000001998755e0a8 .param/l "CLK_FREQ" 0 3 2, +C4<00000001011111010111100001000000>;
P_000001998755e0e0 .param/l "CTR_WIDTH" 1 3 11, +C4<00000000000000000000000000001000>;
P_000001998755e118 .param/l "DIVISOR" 1 3 10, +C4<00000000000000000000000011011001>;
v0000019987595f10_0 .var "baud_tick", 0 0;
v000001998755e160_0 .net "clk", 0 0, v00000199875f0970_0;  1 drivers
v00000199875730a0_0 .var "counter", 7 0;
v00000199875f0830_0 .net "rst", 0 0, v00000199875f0a10_0;  1 drivers
E_0000019987558260 .event posedge, v00000199875f0830_0, v000001998755e160_0;
    .scope S_000001998755dee0;
T_0 ;
    %wait E_0000019987558260;
    %load/vec4 v00000199875f0830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000199875730a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000019987595f10_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v00000199875730a0_0;
    %pad/u 32;
    %cmpi/e 216, 0, 32;
    %jmp/0xz  T_0.2, 4;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000199875730a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000019987595f10_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v00000199875730a0_0;
    %addi 1, 0, 8;
    %assign/vec4 v00000199875730a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000019987595f10_0, 0;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001998755dd50;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000199875f0970_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000199875f0a10_0, 0, 1;
    %end;
    .thread T_1;
    .scope S_000001998755dd50;
T_2 ;
    %delay 20000, 0;
    %load/vec4 v00000199875f0970_0;
    %inv;
    %store/vec4 v00000199875f0970_0, 0, 1;
    %jmp T_2;
    .thread T_2;
    .scope S_000001998755dd50;
T_3 ;
    %vpi_call 2 21 "$dumpfile", "sim/waves.vcd" {0 0 0};
    %vpi_call 2 22 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001998755dd50 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000199875f0a10_0, 0, 1;
    %delay 200000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000199875f0a10_0, 0, 1;
    %delay 2000000000, 0;
    %vpi_call 2 26 "$finish" {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "tb/tb_baud_gen.v";
    "src/baud_gen.v";
