ARM GAS  /tmp/ccbzuhL6.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"stm32f3xx_hal_msp.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.HAL_MspInit,"ax",%progbits
  18              		.align	1
  19              		.global	HAL_MspInit
  20              		.arch armv7e-m
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  24              		.fpu fpv4-sp-d16
  26              	HAL_MspInit:
  27              	.LFB130:
  28              		.file 1 "Core/Src/stm32f3xx_hal_msp.c"
   1:Core/Src/stm32f3xx_hal_msp.c **** /* USER CODE BEGIN Header */
   2:Core/Src/stm32f3xx_hal_msp.c **** /**
   3:Core/Src/stm32f3xx_hal_msp.c ****   ******************************************************************************
   4:Core/Src/stm32f3xx_hal_msp.c ****   * @file         stm32f3xx_hal_msp.c
   5:Core/Src/stm32f3xx_hal_msp.c ****   * @brief        This file provides code for the MSP Initialization
   6:Core/Src/stm32f3xx_hal_msp.c ****   *               and de-Initialization codes.
   7:Core/Src/stm32f3xx_hal_msp.c ****   ******************************************************************************
   8:Core/Src/stm32f3xx_hal_msp.c ****   * @attention
   9:Core/Src/stm32f3xx_hal_msp.c ****   *
  10:Core/Src/stm32f3xx_hal_msp.c ****   * Copyright (c) 2023 STMicroelectronics.
  11:Core/Src/stm32f3xx_hal_msp.c ****   * All rights reserved.
  12:Core/Src/stm32f3xx_hal_msp.c ****   *
  13:Core/Src/stm32f3xx_hal_msp.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/stm32f3xx_hal_msp.c ****   * in the root directory of this software component.
  15:Core/Src/stm32f3xx_hal_msp.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/stm32f3xx_hal_msp.c ****   *
  17:Core/Src/stm32f3xx_hal_msp.c ****   ******************************************************************************
  18:Core/Src/stm32f3xx_hal_msp.c ****   */
  19:Core/Src/stm32f3xx_hal_msp.c **** /* USER CODE END Header */
  20:Core/Src/stm32f3xx_hal_msp.c **** 
  21:Core/Src/stm32f3xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  22:Core/Src/stm32f3xx_hal_msp.c **** #include "main.h"
  23:Core/Src/stm32f3xx_hal_msp.c **** /* USER CODE BEGIN Includes */
  24:Core/Src/stm32f3xx_hal_msp.c **** 
  25:Core/Src/stm32f3xx_hal_msp.c **** /* USER CODE END Includes */
  26:Core/Src/stm32f3xx_hal_msp.c **** extern DMA_HandleTypeDef hdma_spi1_tx;
  27:Core/Src/stm32f3xx_hal_msp.c **** 
  28:Core/Src/stm32f3xx_hal_msp.c **** /* Private typedef -----------------------------------------------------------*/
  29:Core/Src/stm32f3xx_hal_msp.c **** /* USER CODE BEGIN TD */
  30:Core/Src/stm32f3xx_hal_msp.c **** 
ARM GAS  /tmp/ccbzuhL6.s 			page 2


  31:Core/Src/stm32f3xx_hal_msp.c **** /* USER CODE END TD */
  32:Core/Src/stm32f3xx_hal_msp.c **** 
  33:Core/Src/stm32f3xx_hal_msp.c **** /* Private define ------------------------------------------------------------*/
  34:Core/Src/stm32f3xx_hal_msp.c **** /* USER CODE BEGIN Define */
  35:Core/Src/stm32f3xx_hal_msp.c **** 
  36:Core/Src/stm32f3xx_hal_msp.c **** /* USER CODE END Define */
  37:Core/Src/stm32f3xx_hal_msp.c **** 
  38:Core/Src/stm32f3xx_hal_msp.c **** /* Private macro -------------------------------------------------------------*/
  39:Core/Src/stm32f3xx_hal_msp.c **** /* USER CODE BEGIN Macro */
  40:Core/Src/stm32f3xx_hal_msp.c **** 
  41:Core/Src/stm32f3xx_hal_msp.c **** /* USER CODE END Macro */
  42:Core/Src/stm32f3xx_hal_msp.c **** 
  43:Core/Src/stm32f3xx_hal_msp.c **** /* Private variables ---------------------------------------------------------*/
  44:Core/Src/stm32f3xx_hal_msp.c **** /* USER CODE BEGIN PV */
  45:Core/Src/stm32f3xx_hal_msp.c **** 
  46:Core/Src/stm32f3xx_hal_msp.c **** /* USER CODE END PV */
  47:Core/Src/stm32f3xx_hal_msp.c **** 
  48:Core/Src/stm32f3xx_hal_msp.c **** /* Private function prototypes -----------------------------------------------*/
  49:Core/Src/stm32f3xx_hal_msp.c **** /* USER CODE BEGIN PFP */
  50:Core/Src/stm32f3xx_hal_msp.c **** 
  51:Core/Src/stm32f3xx_hal_msp.c **** /* USER CODE END PFP */
  52:Core/Src/stm32f3xx_hal_msp.c **** 
  53:Core/Src/stm32f3xx_hal_msp.c **** /* External functions --------------------------------------------------------*/
  54:Core/Src/stm32f3xx_hal_msp.c **** /* USER CODE BEGIN ExternalFunctions */
  55:Core/Src/stm32f3xx_hal_msp.c **** 
  56:Core/Src/stm32f3xx_hal_msp.c **** /* USER CODE END ExternalFunctions */
  57:Core/Src/stm32f3xx_hal_msp.c **** 
  58:Core/Src/stm32f3xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  59:Core/Src/stm32f3xx_hal_msp.c **** 
  60:Core/Src/stm32f3xx_hal_msp.c **** /* USER CODE END 0 */
  61:Core/Src/stm32f3xx_hal_msp.c **** /**
  62:Core/Src/stm32f3xx_hal_msp.c ****   * Initializes the Global MSP.
  63:Core/Src/stm32f3xx_hal_msp.c ****   */
  64:Core/Src/stm32f3xx_hal_msp.c **** void HAL_MspInit(void)
  65:Core/Src/stm32f3xx_hal_msp.c **** {
  29              		.loc 1 65 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 8
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33              		@ link register save eliminated.
  34 0000 82B0     		sub	sp, sp, #8
  35              	.LCFI0:
  36              		.cfi_def_cfa_offset 8
  66:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  67:Core/Src/stm32f3xx_hal_msp.c **** 
  68:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  69:Core/Src/stm32f3xx_hal_msp.c **** 
  70:Core/Src/stm32f3xx_hal_msp.c ****   __HAL_RCC_SYSCFG_CLK_ENABLE();
  37              		.loc 1 70 3 view .LVU1
  38              	.LBB2:
  39              		.loc 1 70 3 view .LVU2
  40              		.loc 1 70 3 view .LVU3
  41 0002 0A4B     		ldr	r3, .L3
  42 0004 9A69     		ldr	r2, [r3, #24]
  43 0006 42F00102 		orr	r2, r2, #1
  44 000a 9A61     		str	r2, [r3, #24]
  45              		.loc 1 70 3 view .LVU4
ARM GAS  /tmp/ccbzuhL6.s 			page 3


  46 000c 9A69     		ldr	r2, [r3, #24]
  47 000e 02F00102 		and	r2, r2, #1
  48 0012 0092     		str	r2, [sp]
  49              		.loc 1 70 3 view .LVU5
  50 0014 009A     		ldr	r2, [sp]
  51              	.LBE2:
  71:Core/Src/stm32f3xx_hal_msp.c ****   __HAL_RCC_PWR_CLK_ENABLE();
  52              		.loc 1 71 3 view .LVU6
  53              	.LBB3:
  54              		.loc 1 71 3 view .LVU7
  55              		.loc 1 71 3 view .LVU8
  56 0016 DA69     		ldr	r2, [r3, #28]
  57 0018 42F08052 		orr	r2, r2, #268435456
  58 001c DA61     		str	r2, [r3, #28]
  59              		.loc 1 71 3 view .LVU9
  60 001e DB69     		ldr	r3, [r3, #28]
  61 0020 03F08053 		and	r3, r3, #268435456
  62 0024 0193     		str	r3, [sp, #4]
  63              		.loc 1 71 3 view .LVU10
  64 0026 019B     		ldr	r3, [sp, #4]
  65              	.LBE3:
  72:Core/Src/stm32f3xx_hal_msp.c **** 
  73:Core/Src/stm32f3xx_hal_msp.c ****   /* System interrupt init*/
  74:Core/Src/stm32f3xx_hal_msp.c **** 
  75:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
  76:Core/Src/stm32f3xx_hal_msp.c **** 
  77:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
  78:Core/Src/stm32f3xx_hal_msp.c **** }
  66              		.loc 1 78 1 is_stmt 0 view .LVU11
  67 0028 02B0     		add	sp, sp, #8
  68              	.LCFI1:
  69              		.cfi_def_cfa_offset 0
  70              		@ sp needed
  71 002a 7047     		bx	lr
  72              	.L4:
  73              		.align	2
  74              	.L3:
  75 002c 00100240 		.word	1073876992
  76              		.cfi_endproc
  77              	.LFE130:
  79              		.section	.text.HAL_SPI_MspInit,"ax",%progbits
  80              		.align	1
  81              		.global	HAL_SPI_MspInit
  82              		.syntax unified
  83              		.thumb
  84              		.thumb_func
  85              		.fpu fpv4-sp-d16
  87              	HAL_SPI_MspInit:
  88              	.LVL0:
  89              	.LFB131:
  79:Core/Src/stm32f3xx_hal_msp.c **** 
  80:Core/Src/stm32f3xx_hal_msp.c **** /**
  81:Core/Src/stm32f3xx_hal_msp.c **** * @brief SPI MSP Initialization
  82:Core/Src/stm32f3xx_hal_msp.c **** * This function configures the hardware resources used in this example
  83:Core/Src/stm32f3xx_hal_msp.c **** * @param hspi: SPI handle pointer
  84:Core/Src/stm32f3xx_hal_msp.c **** * @retval None
  85:Core/Src/stm32f3xx_hal_msp.c **** */
ARM GAS  /tmp/ccbzuhL6.s 			page 4


  86:Core/Src/stm32f3xx_hal_msp.c **** void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
  87:Core/Src/stm32f3xx_hal_msp.c **** {
  90              		.loc 1 87 1 is_stmt 1 view -0
  91              		.cfi_startproc
  92              		@ args = 0, pretend = 0, frame = 32
  93              		@ frame_needed = 0, uses_anonymous_args = 0
  94              		.loc 1 87 1 is_stmt 0 view .LVU13
  95 0000 2DE9F041 		push	{r4, r5, r6, r7, r8, lr}
  96              	.LCFI2:
  97              		.cfi_def_cfa_offset 24
  98              		.cfi_offset 4, -24
  99              		.cfi_offset 5, -20
 100              		.cfi_offset 6, -16
 101              		.cfi_offset 7, -12
 102              		.cfi_offset 8, -8
 103              		.cfi_offset 14, -4
 104 0004 88B0     		sub	sp, sp, #32
 105              	.LCFI3:
 106              		.cfi_def_cfa_offset 56
  88:Core/Src/stm32f3xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 107              		.loc 1 88 3 is_stmt 1 view .LVU14
 108              		.loc 1 88 20 is_stmt 0 view .LVU15
 109 0006 0023     		movs	r3, #0
 110 0008 0393     		str	r3, [sp, #12]
 111 000a 0493     		str	r3, [sp, #16]
 112 000c 0593     		str	r3, [sp, #20]
 113 000e 0693     		str	r3, [sp, #24]
 114 0010 0793     		str	r3, [sp, #28]
  89:Core/Src/stm32f3xx_hal_msp.c ****   if(hspi->Instance==SPI1)
 115              		.loc 1 89 3 is_stmt 1 view .LVU16
 116              		.loc 1 89 10 is_stmt 0 view .LVU17
 117 0012 0268     		ldr	r2, [r0]
 118              		.loc 1 89 5 view .LVU18
 119 0014 294B     		ldr	r3, .L11
 120 0016 9A42     		cmp	r2, r3
 121 0018 02D0     		beq	.L9
 122              	.LVL1:
 123              	.L5:
  90:Core/Src/stm32f3xx_hal_msp.c ****   {
  91:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN SPI1_MspInit 0 */
  92:Core/Src/stm32f3xx_hal_msp.c **** 
  93:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE END SPI1_MspInit 0 */
  94:Core/Src/stm32f3xx_hal_msp.c ****     /* Peripheral clock enable */
  95:Core/Src/stm32f3xx_hal_msp.c ****     __HAL_RCC_SPI1_CLK_ENABLE();
  96:Core/Src/stm32f3xx_hal_msp.c **** 
  97:Core/Src/stm32f3xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
  98:Core/Src/stm32f3xx_hal_msp.c ****     /**SPI1 GPIO Configuration
  99:Core/Src/stm32f3xx_hal_msp.c ****     PA5     ------> SPI1_SCK
 100:Core/Src/stm32f3xx_hal_msp.c ****     PA7     ------> SPI1_MOSI
 101:Core/Src/stm32f3xx_hal_msp.c ****     */
 102:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_5;
 103:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 104:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 105:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 106:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 107:Core/Src/stm32f3xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 108:Core/Src/stm32f3xx_hal_msp.c **** 
ARM GAS  /tmp/ccbzuhL6.s 			page 5


 109:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_7;
 110:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 111:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 112:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 113:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 114:Core/Src/stm32f3xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 115:Core/Src/stm32f3xx_hal_msp.c **** 
 116:Core/Src/stm32f3xx_hal_msp.c ****     /* SPI1 DMA Init */
 117:Core/Src/stm32f3xx_hal_msp.c ****     /* SPI1_TX Init */
 118:Core/Src/stm32f3xx_hal_msp.c ****     hdma_spi1_tx.Instance = DMA1_Channel3;
 119:Core/Src/stm32f3xx_hal_msp.c ****     hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 120:Core/Src/stm32f3xx_hal_msp.c ****     hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 121:Core/Src/stm32f3xx_hal_msp.c ****     hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 122:Core/Src/stm32f3xx_hal_msp.c ****     hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 123:Core/Src/stm32f3xx_hal_msp.c ****     hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 124:Core/Src/stm32f3xx_hal_msp.c ****     hdma_spi1_tx.Init.Mode = DMA_NORMAL;
 125:Core/Src/stm32f3xx_hal_msp.c ****     hdma_spi1_tx.Init.Priority = DMA_PRIORITY_LOW;
 126:Core/Src/stm32f3xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 127:Core/Src/stm32f3xx_hal_msp.c ****     {
 128:Core/Src/stm32f3xx_hal_msp.c ****       Error_Handler();
 129:Core/Src/stm32f3xx_hal_msp.c ****     }
 130:Core/Src/stm32f3xx_hal_msp.c **** 
 131:Core/Src/stm32f3xx_hal_msp.c ****     __HAL_LINKDMA(hspi,hdmatx,hdma_spi1_tx);
 132:Core/Src/stm32f3xx_hal_msp.c **** 
 133:Core/Src/stm32f3xx_hal_msp.c ****     /* SPI1 interrupt Init */
 134:Core/Src/stm32f3xx_hal_msp.c ****     HAL_NVIC_SetPriority(SPI1_IRQn, 0, 0);
 135:Core/Src/stm32f3xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(SPI1_IRQn);
 136:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN SPI1_MspInit 1 */
 137:Core/Src/stm32f3xx_hal_msp.c **** 
 138:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE END SPI1_MspInit 1 */
 139:Core/Src/stm32f3xx_hal_msp.c ****   }
 140:Core/Src/stm32f3xx_hal_msp.c **** 
 141:Core/Src/stm32f3xx_hal_msp.c **** }
 124              		.loc 1 141 1 view .LVU19
 125 001a 08B0     		add	sp, sp, #32
 126              	.LCFI4:
 127              		.cfi_remember_state
 128              		.cfi_def_cfa_offset 24
 129              		@ sp needed
 130 001c BDE8F081 		pop	{r4, r5, r6, r7, r8, pc}
 131              	.LVL2:
 132              	.L9:
 133              	.LCFI5:
 134              		.cfi_restore_state
 135              		.loc 1 141 1 view .LVU20
 136 0020 0446     		mov	r4, r0
  95:Core/Src/stm32f3xx_hal_msp.c **** 
 137              		.loc 1 95 5 is_stmt 1 view .LVU21
 138              	.LBB4:
  95:Core/Src/stm32f3xx_hal_msp.c **** 
 139              		.loc 1 95 5 view .LVU22
  95:Core/Src/stm32f3xx_hal_msp.c **** 
 140              		.loc 1 95 5 view .LVU23
 141 0022 03F56043 		add	r3, r3, #57344
 142 0026 9A69     		ldr	r2, [r3, #24]
 143 0028 42F48052 		orr	r2, r2, #4096
 144 002c 9A61     		str	r2, [r3, #24]
ARM GAS  /tmp/ccbzuhL6.s 			page 6


  95:Core/Src/stm32f3xx_hal_msp.c **** 
 145              		.loc 1 95 5 view .LVU24
 146 002e 9A69     		ldr	r2, [r3, #24]
 147 0030 02F48052 		and	r2, r2, #4096
 148 0034 0192     		str	r2, [sp, #4]
  95:Core/Src/stm32f3xx_hal_msp.c **** 
 149              		.loc 1 95 5 view .LVU25
 150 0036 019A     		ldr	r2, [sp, #4]
 151              	.LBE4:
  97:Core/Src/stm32f3xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 152              		.loc 1 97 5 view .LVU26
 153              	.LBB5:
  97:Core/Src/stm32f3xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 154              		.loc 1 97 5 view .LVU27
  97:Core/Src/stm32f3xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 155              		.loc 1 97 5 view .LVU28
 156 0038 5A69     		ldr	r2, [r3, #20]
 157 003a 42F40032 		orr	r2, r2, #131072
 158 003e 5A61     		str	r2, [r3, #20]
  97:Core/Src/stm32f3xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 159              		.loc 1 97 5 view .LVU29
 160 0040 5B69     		ldr	r3, [r3, #20]
 161 0042 03F40033 		and	r3, r3, #131072
 162 0046 0293     		str	r3, [sp, #8]
  97:Core/Src/stm32f3xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 163              		.loc 1 97 5 view .LVU30
 164 0048 029B     		ldr	r3, [sp, #8]
 165              	.LBE5:
 102:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 166              		.loc 1 102 5 view .LVU31
 102:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 167              		.loc 1 102 25 is_stmt 0 view .LVU32
 168 004a 2023     		movs	r3, #32
 169 004c 0393     		str	r3, [sp, #12]
 103:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 170              		.loc 1 103 5 is_stmt 1 view .LVU33
 103:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 171              		.loc 1 103 26 is_stmt 0 view .LVU34
 172 004e 0225     		movs	r5, #2
 173 0050 0495     		str	r5, [sp, #16]
 104:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 174              		.loc 1 104 5 is_stmt 1 view .LVU35
 105:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 175              		.loc 1 105 5 view .LVU36
 105:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 176              		.loc 1 105 27 is_stmt 0 view .LVU37
 177 0052 4FF00308 		mov	r8, #3
 178 0056 CDF81880 		str	r8, [sp, #24]
 106:Core/Src/stm32f3xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 179              		.loc 1 106 5 is_stmt 1 view .LVU38
 106:Core/Src/stm32f3xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 180              		.loc 1 106 31 is_stmt 0 view .LVU39
 181 005a 0527     		movs	r7, #5
 182 005c 0797     		str	r7, [sp, #28]
 107:Core/Src/stm32f3xx_hal_msp.c **** 
 183              		.loc 1 107 5 is_stmt 1 view .LVU40
 184 005e 03A9     		add	r1, sp, #12
ARM GAS  /tmp/ccbzuhL6.s 			page 7


 185 0060 4FF09040 		mov	r0, #1207959552
 186              	.LVL3:
 107:Core/Src/stm32f3xx_hal_msp.c **** 
 187              		.loc 1 107 5 is_stmt 0 view .LVU41
 188 0064 FFF7FEFF 		bl	HAL_GPIO_Init
 189              	.LVL4:
 109:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 190              		.loc 1 109 5 is_stmt 1 view .LVU42
 109:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 191              		.loc 1 109 25 is_stmt 0 view .LVU43
 192 0068 8026     		movs	r6, #128
 193 006a 0396     		str	r6, [sp, #12]
 110:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 194              		.loc 1 110 5 is_stmt 1 view .LVU44
 110:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 195              		.loc 1 110 26 is_stmt 0 view .LVU45
 196 006c 0495     		str	r5, [sp, #16]
 111:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 197              		.loc 1 111 5 is_stmt 1 view .LVU46
 111:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 198              		.loc 1 111 26 is_stmt 0 view .LVU47
 199 006e 0595     		str	r5, [sp, #20]
 112:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 200              		.loc 1 112 5 is_stmt 1 view .LVU48
 112:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 201              		.loc 1 112 27 is_stmt 0 view .LVU49
 202 0070 CDF81880 		str	r8, [sp, #24]
 113:Core/Src/stm32f3xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 203              		.loc 1 113 5 is_stmt 1 view .LVU50
 113:Core/Src/stm32f3xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 204              		.loc 1 113 31 is_stmt 0 view .LVU51
 205 0074 0797     		str	r7, [sp, #28]
 114:Core/Src/stm32f3xx_hal_msp.c **** 
 206              		.loc 1 114 5 is_stmt 1 view .LVU52
 207 0076 03A9     		add	r1, sp, #12
 208 0078 4FF09040 		mov	r0, #1207959552
 209 007c FFF7FEFF 		bl	HAL_GPIO_Init
 210              	.LVL5:
 118:Core/Src/stm32f3xx_hal_msp.c ****     hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 211              		.loc 1 118 5 view .LVU53
 118:Core/Src/stm32f3xx_hal_msp.c ****     hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 212              		.loc 1 118 27 is_stmt 0 view .LVU54
 213 0080 0F48     		ldr	r0, .L11+4
 214 0082 104B     		ldr	r3, .L11+8
 215 0084 0360     		str	r3, [r0]
 119:Core/Src/stm32f3xx_hal_msp.c ****     hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 216              		.loc 1 119 5 is_stmt 1 view .LVU55
 119:Core/Src/stm32f3xx_hal_msp.c ****     hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 217              		.loc 1 119 33 is_stmt 0 view .LVU56
 218 0086 1023     		movs	r3, #16
 219 0088 4360     		str	r3, [r0, #4]
 120:Core/Src/stm32f3xx_hal_msp.c ****     hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 220              		.loc 1 120 5 is_stmt 1 view .LVU57
 120:Core/Src/stm32f3xx_hal_msp.c ****     hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 221              		.loc 1 120 33 is_stmt 0 view .LVU58
 222 008a 0023     		movs	r3, #0
 223 008c 8360     		str	r3, [r0, #8]
ARM GAS  /tmp/ccbzuhL6.s 			page 8


 121:Core/Src/stm32f3xx_hal_msp.c ****     hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 224              		.loc 1 121 5 is_stmt 1 view .LVU59
 121:Core/Src/stm32f3xx_hal_msp.c ****     hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 225              		.loc 1 121 30 is_stmt 0 view .LVU60
 226 008e C660     		str	r6, [r0, #12]
 122:Core/Src/stm32f3xx_hal_msp.c ****     hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 227              		.loc 1 122 5 is_stmt 1 view .LVU61
 122:Core/Src/stm32f3xx_hal_msp.c ****     hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 228              		.loc 1 122 43 is_stmt 0 view .LVU62
 229 0090 0361     		str	r3, [r0, #16]
 123:Core/Src/stm32f3xx_hal_msp.c ****     hdma_spi1_tx.Init.Mode = DMA_NORMAL;
 230              		.loc 1 123 5 is_stmt 1 view .LVU63
 123:Core/Src/stm32f3xx_hal_msp.c ****     hdma_spi1_tx.Init.Mode = DMA_NORMAL;
 231              		.loc 1 123 40 is_stmt 0 view .LVU64
 232 0092 4361     		str	r3, [r0, #20]
 124:Core/Src/stm32f3xx_hal_msp.c ****     hdma_spi1_tx.Init.Priority = DMA_PRIORITY_LOW;
 233              		.loc 1 124 5 is_stmt 1 view .LVU65
 124:Core/Src/stm32f3xx_hal_msp.c ****     hdma_spi1_tx.Init.Priority = DMA_PRIORITY_LOW;
 234              		.loc 1 124 28 is_stmt 0 view .LVU66
 235 0094 8361     		str	r3, [r0, #24]
 125:Core/Src/stm32f3xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 236              		.loc 1 125 5 is_stmt 1 view .LVU67
 125:Core/Src/stm32f3xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 237              		.loc 1 125 32 is_stmt 0 view .LVU68
 238 0096 C361     		str	r3, [r0, #28]
 126:Core/Src/stm32f3xx_hal_msp.c ****     {
 239              		.loc 1 126 5 is_stmt 1 view .LVU69
 126:Core/Src/stm32f3xx_hal_msp.c ****     {
 240              		.loc 1 126 9 is_stmt 0 view .LVU70
 241 0098 FFF7FEFF 		bl	HAL_DMA_Init
 242              	.LVL6:
 126:Core/Src/stm32f3xx_hal_msp.c ****     {
 243              		.loc 1 126 8 view .LVU71
 244 009c 58B9     		cbnz	r0, .L10
 245              	.L7:
 131:Core/Src/stm32f3xx_hal_msp.c **** 
 246              		.loc 1 131 5 is_stmt 1 view .LVU72
 131:Core/Src/stm32f3xx_hal_msp.c **** 
 247              		.loc 1 131 5 view .LVU73
 248 009e 084B     		ldr	r3, .L11+4
 249 00a0 6365     		str	r3, [r4, #84]
 131:Core/Src/stm32f3xx_hal_msp.c **** 
 250              		.loc 1 131 5 view .LVU74
 251 00a2 5C62     		str	r4, [r3, #36]
 134:Core/Src/stm32f3xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(SPI1_IRQn);
 252              		.loc 1 134 5 view .LVU75
 253 00a4 0022     		movs	r2, #0
 254 00a6 1146     		mov	r1, r2
 255 00a8 2320     		movs	r0, #35
 256 00aa FFF7FEFF 		bl	HAL_NVIC_SetPriority
 257              	.LVL7:
 135:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN SPI1_MspInit 1 */
 258              		.loc 1 135 5 view .LVU76
 259 00ae 2320     		movs	r0, #35
 260 00b0 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 261              	.LVL8:
 262              		.loc 1 141 1 is_stmt 0 view .LVU77
ARM GAS  /tmp/ccbzuhL6.s 			page 9


 263 00b4 B1E7     		b	.L5
 264              	.L10:
 128:Core/Src/stm32f3xx_hal_msp.c ****     }
 265              		.loc 1 128 7 is_stmt 1 view .LVU78
 266 00b6 FFF7FEFF 		bl	Error_Handler
 267              	.LVL9:
 268 00ba F0E7     		b	.L7
 269              	.L12:
 270              		.align	2
 271              	.L11:
 272 00bc 00300140 		.word	1073819648
 273 00c0 00000000 		.word	hdma_spi1_tx
 274 00c4 30000240 		.word	1073872944
 275              		.cfi_endproc
 276              	.LFE131:
 278              		.section	.text.HAL_SPI_MspDeInit,"ax",%progbits
 279              		.align	1
 280              		.global	HAL_SPI_MspDeInit
 281              		.syntax unified
 282              		.thumb
 283              		.thumb_func
 284              		.fpu fpv4-sp-d16
 286              	HAL_SPI_MspDeInit:
 287              	.LVL10:
 288              	.LFB132:
 142:Core/Src/stm32f3xx_hal_msp.c **** 
 143:Core/Src/stm32f3xx_hal_msp.c **** /**
 144:Core/Src/stm32f3xx_hal_msp.c **** * @brief SPI MSP De-Initialization
 145:Core/Src/stm32f3xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 146:Core/Src/stm32f3xx_hal_msp.c **** * @param hspi: SPI handle pointer
 147:Core/Src/stm32f3xx_hal_msp.c **** * @retval None
 148:Core/Src/stm32f3xx_hal_msp.c **** */
 149:Core/Src/stm32f3xx_hal_msp.c **** void HAL_SPI_MspDeInit(SPI_HandleTypeDef* hspi)
 150:Core/Src/stm32f3xx_hal_msp.c **** {
 289              		.loc 1 150 1 view -0
 290              		.cfi_startproc
 291              		@ args = 0, pretend = 0, frame = 0
 292              		@ frame_needed = 0, uses_anonymous_args = 0
 151:Core/Src/stm32f3xx_hal_msp.c ****   if(hspi->Instance==SPI1)
 293              		.loc 1 151 3 view .LVU80
 294              		.loc 1 151 10 is_stmt 0 view .LVU81
 295 0000 0268     		ldr	r2, [r0]
 296              		.loc 1 151 5 view .LVU82
 297 0002 0B4B     		ldr	r3, .L20
 298 0004 9A42     		cmp	r2, r3
 299 0006 00D0     		beq	.L19
 300 0008 7047     		bx	lr
 301              	.L19:
 150:Core/Src/stm32f3xx_hal_msp.c ****   if(hspi->Instance==SPI1)
 302              		.loc 1 150 1 view .LVU83
 303 000a 10B5     		push	{r4, lr}
 304              	.LCFI6:
 305              		.cfi_def_cfa_offset 8
 306              		.cfi_offset 4, -8
 307              		.cfi_offset 14, -4
 308 000c 0446     		mov	r4, r0
 152:Core/Src/stm32f3xx_hal_msp.c ****   {
ARM GAS  /tmp/ccbzuhL6.s 			page 10


 153:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN SPI1_MspDeInit 0 */
 154:Core/Src/stm32f3xx_hal_msp.c **** 
 155:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE END SPI1_MspDeInit 0 */
 156:Core/Src/stm32f3xx_hal_msp.c ****     /* Peripheral clock disable */
 157:Core/Src/stm32f3xx_hal_msp.c ****     __HAL_RCC_SPI1_CLK_DISABLE();
 309              		.loc 1 157 5 is_stmt 1 view .LVU84
 310 000e 094A     		ldr	r2, .L20+4
 311 0010 9369     		ldr	r3, [r2, #24]
 312 0012 23F48053 		bic	r3, r3, #4096
 313 0016 9361     		str	r3, [r2, #24]
 158:Core/Src/stm32f3xx_hal_msp.c **** 
 159:Core/Src/stm32f3xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 160:Core/Src/stm32f3xx_hal_msp.c ****     PA5     ------> SPI1_SCK
 161:Core/Src/stm32f3xx_hal_msp.c ****     PA7     ------> SPI1_MOSI
 162:Core/Src/stm32f3xx_hal_msp.c ****     */
 163:Core/Src/stm32f3xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_5|GPIO_PIN_7);
 314              		.loc 1 163 5 view .LVU85
 315 0018 A021     		movs	r1, #160
 316 001a 4FF09040 		mov	r0, #1207959552
 317              	.LVL11:
 318              		.loc 1 163 5 is_stmt 0 view .LVU86
 319 001e FFF7FEFF 		bl	HAL_GPIO_DeInit
 320              	.LVL12:
 164:Core/Src/stm32f3xx_hal_msp.c **** 
 165:Core/Src/stm32f3xx_hal_msp.c ****     /* SPI1 DMA DeInit */
 166:Core/Src/stm32f3xx_hal_msp.c ****     HAL_DMA_DeInit(hspi->hdmatx);
 321              		.loc 1 166 5 is_stmt 1 view .LVU87
 322 0022 606D     		ldr	r0, [r4, #84]
 323 0024 FFF7FEFF 		bl	HAL_DMA_DeInit
 324              	.LVL13:
 167:Core/Src/stm32f3xx_hal_msp.c **** 
 168:Core/Src/stm32f3xx_hal_msp.c ****     /* SPI1 interrupt DeInit */
 169:Core/Src/stm32f3xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(SPI1_IRQn);
 325              		.loc 1 169 5 view .LVU88
 326 0028 2320     		movs	r0, #35
 327 002a FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 328              	.LVL14:
 170:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN SPI1_MspDeInit 1 */
 171:Core/Src/stm32f3xx_hal_msp.c **** 
 172:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE END SPI1_MspDeInit 1 */
 173:Core/Src/stm32f3xx_hal_msp.c ****   }
 174:Core/Src/stm32f3xx_hal_msp.c **** 
 175:Core/Src/stm32f3xx_hal_msp.c **** }
 329              		.loc 1 175 1 is_stmt 0 view .LVU89
 330 002e 10BD     		pop	{r4, pc}
 331              	.LVL15:
 332              	.L21:
 333              		.loc 1 175 1 view .LVU90
 334              		.align	2
 335              	.L20:
 336 0030 00300140 		.word	1073819648
 337 0034 00100240 		.word	1073876992
 338              		.cfi_endproc
 339              	.LFE132:
 341              		.section	.text.HAL_TIM_Base_MspInit,"ax",%progbits
 342              		.align	1
 343              		.global	HAL_TIM_Base_MspInit
ARM GAS  /tmp/ccbzuhL6.s 			page 11


 344              		.syntax unified
 345              		.thumb
 346              		.thumb_func
 347              		.fpu fpv4-sp-d16
 349              	HAL_TIM_Base_MspInit:
 350              	.LVL16:
 351              	.LFB133:
 176:Core/Src/stm32f3xx_hal_msp.c **** 
 177:Core/Src/stm32f3xx_hal_msp.c **** /**
 178:Core/Src/stm32f3xx_hal_msp.c **** * @brief TIM_Base MSP Initialization
 179:Core/Src/stm32f3xx_hal_msp.c **** * This function configures the hardware resources used in this example
 180:Core/Src/stm32f3xx_hal_msp.c **** * @param htim_base: TIM_Base handle pointer
 181:Core/Src/stm32f3xx_hal_msp.c **** * @retval None
 182:Core/Src/stm32f3xx_hal_msp.c **** */
 183:Core/Src/stm32f3xx_hal_msp.c **** void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
 184:Core/Src/stm32f3xx_hal_msp.c **** {
 352              		.loc 1 184 1 is_stmt 1 view -0
 353              		.cfi_startproc
 354              		@ args = 0, pretend = 0, frame = 8
 355              		@ frame_needed = 0, uses_anonymous_args = 0
 356              		.loc 1 184 1 is_stmt 0 view .LVU92
 357 0000 00B5     		push	{lr}
 358              	.LCFI7:
 359              		.cfi_def_cfa_offset 4
 360              		.cfi_offset 14, -4
 361 0002 83B0     		sub	sp, sp, #12
 362              	.LCFI8:
 363              		.cfi_def_cfa_offset 16
 185:Core/Src/stm32f3xx_hal_msp.c ****   if(htim_base->Instance==TIM1)
 364              		.loc 1 185 3 is_stmt 1 view .LVU93
 365              		.loc 1 185 15 is_stmt 0 view .LVU94
 366 0004 0368     		ldr	r3, [r0]
 367              		.loc 1 185 5 view .LVU95
 368 0006 134A     		ldr	r2, .L28
 369 0008 9342     		cmp	r3, r2
 370 000a 05D0     		beq	.L26
 186:Core/Src/stm32f3xx_hal_msp.c ****   {
 187:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspInit 0 */
 188:Core/Src/stm32f3xx_hal_msp.c **** 
 189:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE END TIM1_MspInit 0 */
 190:Core/Src/stm32f3xx_hal_msp.c ****     /* Peripheral clock enable */
 191:Core/Src/stm32f3xx_hal_msp.c ****     __HAL_RCC_TIM1_CLK_ENABLE();
 192:Core/Src/stm32f3xx_hal_msp.c ****     /* TIM1 interrupt Init */
 193:Core/Src/stm32f3xx_hal_msp.c ****     HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, 0, 0);
 194:Core/Src/stm32f3xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 195:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 196:Core/Src/stm32f3xx_hal_msp.c **** 
 197:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE END TIM1_MspInit 1 */
 198:Core/Src/stm32f3xx_hal_msp.c ****   }
 199:Core/Src/stm32f3xx_hal_msp.c ****   else if(htim_base->Instance==TIM3)
 371              		.loc 1 199 8 is_stmt 1 view .LVU96
 372              		.loc 1 199 10 is_stmt 0 view .LVU97
 373 000c 124A     		ldr	r2, .L28+4
 374 000e 9342     		cmp	r3, r2
 375 0010 15D0     		beq	.L27
 376              	.LVL17:
 377              	.L22:
ARM GAS  /tmp/ccbzuhL6.s 			page 12


 200:Core/Src/stm32f3xx_hal_msp.c ****   {
 201:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspInit 0 */
 202:Core/Src/stm32f3xx_hal_msp.c **** 
 203:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE END TIM3_MspInit 0 */
 204:Core/Src/stm32f3xx_hal_msp.c ****     /* Peripheral clock enable */
 205:Core/Src/stm32f3xx_hal_msp.c ****     __HAL_RCC_TIM3_CLK_ENABLE();
 206:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 207:Core/Src/stm32f3xx_hal_msp.c **** 
 208:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE END TIM3_MspInit 1 */
 209:Core/Src/stm32f3xx_hal_msp.c ****   }
 210:Core/Src/stm32f3xx_hal_msp.c **** 
 211:Core/Src/stm32f3xx_hal_msp.c **** }
 378              		.loc 1 211 1 view .LVU98
 379 0012 03B0     		add	sp, sp, #12
 380              	.LCFI9:
 381              		.cfi_remember_state
 382              		.cfi_def_cfa_offset 4
 383              		@ sp needed
 384 0014 5DF804FB 		ldr	pc, [sp], #4
 385              	.LVL18:
 386              	.L26:
 387              	.LCFI10:
 388              		.cfi_restore_state
 191:Core/Src/stm32f3xx_hal_msp.c ****     /* TIM1 interrupt Init */
 389              		.loc 1 191 5 is_stmt 1 view .LVU99
 390              	.LBB6:
 191:Core/Src/stm32f3xx_hal_msp.c ****     /* TIM1 interrupt Init */
 391              		.loc 1 191 5 view .LVU100
 191:Core/Src/stm32f3xx_hal_msp.c ****     /* TIM1 interrupt Init */
 392              		.loc 1 191 5 view .LVU101
 393 0018 104B     		ldr	r3, .L28+8
 394 001a 9A69     		ldr	r2, [r3, #24]
 395 001c 42F40062 		orr	r2, r2, #2048
 396 0020 9A61     		str	r2, [r3, #24]
 191:Core/Src/stm32f3xx_hal_msp.c ****     /* TIM1 interrupt Init */
 397              		.loc 1 191 5 view .LVU102
 398 0022 9B69     		ldr	r3, [r3, #24]
 399 0024 03F40063 		and	r3, r3, #2048
 400 0028 0093     		str	r3, [sp]
 191:Core/Src/stm32f3xx_hal_msp.c ****     /* TIM1 interrupt Init */
 401              		.loc 1 191 5 view .LVU103
 402 002a 009B     		ldr	r3, [sp]
 403              	.LBE6:
 193:Core/Src/stm32f3xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 404              		.loc 1 193 5 view .LVU104
 405 002c 0022     		movs	r2, #0
 406 002e 1146     		mov	r1, r2
 407 0030 1920     		movs	r0, #25
 408              	.LVL19:
 193:Core/Src/stm32f3xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 409              		.loc 1 193 5 is_stmt 0 view .LVU105
 410 0032 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 411              	.LVL20:
 194:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 412              		.loc 1 194 5 is_stmt 1 view .LVU106
 413 0036 1920     		movs	r0, #25
 414 0038 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
ARM GAS  /tmp/ccbzuhL6.s 			page 13


 415              	.LVL21:
 416 003c E9E7     		b	.L22
 417              	.LVL22:
 418              	.L27:
 205:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 419              		.loc 1 205 5 view .LVU107
 420              	.LBB7:
 205:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 421              		.loc 1 205 5 view .LVU108
 205:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 422              		.loc 1 205 5 view .LVU109
 423 003e 074B     		ldr	r3, .L28+8
 424 0040 DA69     		ldr	r2, [r3, #28]
 425 0042 42F00202 		orr	r2, r2, #2
 426 0046 DA61     		str	r2, [r3, #28]
 205:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 427              		.loc 1 205 5 view .LVU110
 428 0048 DB69     		ldr	r3, [r3, #28]
 429 004a 03F00203 		and	r3, r3, #2
 430 004e 0193     		str	r3, [sp, #4]
 205:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 431              		.loc 1 205 5 view .LVU111
 432 0050 019B     		ldr	r3, [sp, #4]
 433              	.LBE7:
 434              		.loc 1 211 1 is_stmt 0 view .LVU112
 435 0052 DEE7     		b	.L22
 436              	.L29:
 437              		.align	2
 438              	.L28:
 439 0054 002C0140 		.word	1073818624
 440 0058 00040040 		.word	1073742848
 441 005c 00100240 		.word	1073876992
 442              		.cfi_endproc
 443              	.LFE133:
 445              		.section	.text.HAL_TIM_Base_MspDeInit,"ax",%progbits
 446              		.align	1
 447              		.global	HAL_TIM_Base_MspDeInit
 448              		.syntax unified
 449              		.thumb
 450              		.thumb_func
 451              		.fpu fpv4-sp-d16
 453              	HAL_TIM_Base_MspDeInit:
 454              	.LVL23:
 455              	.LFB134:
 212:Core/Src/stm32f3xx_hal_msp.c **** 
 213:Core/Src/stm32f3xx_hal_msp.c **** /**
 214:Core/Src/stm32f3xx_hal_msp.c **** * @brief TIM_Base MSP De-Initialization
 215:Core/Src/stm32f3xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 216:Core/Src/stm32f3xx_hal_msp.c **** * @param htim_base: TIM_Base handle pointer
 217:Core/Src/stm32f3xx_hal_msp.c **** * @retval None
 218:Core/Src/stm32f3xx_hal_msp.c **** */
 219:Core/Src/stm32f3xx_hal_msp.c **** void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* htim_base)
 220:Core/Src/stm32f3xx_hal_msp.c **** {
 456              		.loc 1 220 1 is_stmt 1 view -0
 457              		.cfi_startproc
 458              		@ args = 0, pretend = 0, frame = 0
 459              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  /tmp/ccbzuhL6.s 			page 14


 460              		.loc 1 220 1 is_stmt 0 view .LVU114
 461 0000 08B5     		push	{r3, lr}
 462              	.LCFI11:
 463              		.cfi_def_cfa_offset 8
 464              		.cfi_offset 3, -8
 465              		.cfi_offset 14, -4
 221:Core/Src/stm32f3xx_hal_msp.c ****   if(htim_base->Instance==TIM1)
 466              		.loc 1 221 3 is_stmt 1 view .LVU115
 467              		.loc 1 221 15 is_stmt 0 view .LVU116
 468 0002 0368     		ldr	r3, [r0]
 469              		.loc 1 221 5 view .LVU117
 470 0004 0B4A     		ldr	r2, .L36
 471 0006 9342     		cmp	r3, r2
 472 0008 03D0     		beq	.L34
 222:Core/Src/stm32f3xx_hal_msp.c ****   {
 223:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspDeInit 0 */
 224:Core/Src/stm32f3xx_hal_msp.c **** 
 225:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE END TIM1_MspDeInit 0 */
 226:Core/Src/stm32f3xx_hal_msp.c ****     /* Peripheral clock disable */
 227:Core/Src/stm32f3xx_hal_msp.c ****     __HAL_RCC_TIM1_CLK_DISABLE();
 228:Core/Src/stm32f3xx_hal_msp.c **** 
 229:Core/Src/stm32f3xx_hal_msp.c ****     /* TIM1 interrupt DeInit */
 230:Core/Src/stm32f3xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(TIM1_UP_TIM16_IRQn);
 231:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspDeInit 1 */
 232:Core/Src/stm32f3xx_hal_msp.c **** 
 233:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE END TIM1_MspDeInit 1 */
 234:Core/Src/stm32f3xx_hal_msp.c ****   }
 235:Core/Src/stm32f3xx_hal_msp.c ****   else if(htim_base->Instance==TIM3)
 473              		.loc 1 235 8 is_stmt 1 view .LVU118
 474              		.loc 1 235 10 is_stmt 0 view .LVU119
 475 000a 0B4A     		ldr	r2, .L36+4
 476 000c 9342     		cmp	r3, r2
 477 000e 0AD0     		beq	.L35
 478              	.LVL24:
 479              	.L30:
 236:Core/Src/stm32f3xx_hal_msp.c ****   {
 237:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspDeInit 0 */
 238:Core/Src/stm32f3xx_hal_msp.c **** 
 239:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE END TIM3_MspDeInit 0 */
 240:Core/Src/stm32f3xx_hal_msp.c ****     /* Peripheral clock disable */
 241:Core/Src/stm32f3xx_hal_msp.c ****     __HAL_RCC_TIM3_CLK_DISABLE();
 242:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspDeInit 1 */
 243:Core/Src/stm32f3xx_hal_msp.c **** 
 244:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE END TIM3_MspDeInit 1 */
 245:Core/Src/stm32f3xx_hal_msp.c ****   }
 246:Core/Src/stm32f3xx_hal_msp.c **** 
 247:Core/Src/stm32f3xx_hal_msp.c **** }
 480              		.loc 1 247 1 view .LVU120
 481 0010 08BD     		pop	{r3, pc}
 482              	.LVL25:
 483              	.L34:
 227:Core/Src/stm32f3xx_hal_msp.c **** 
 484              		.loc 1 227 5 is_stmt 1 view .LVU121
 485 0012 02F56442 		add	r2, r2, #58368
 486 0016 9369     		ldr	r3, [r2, #24]
 487 0018 23F40063 		bic	r3, r3, #2048
 488 001c 9361     		str	r3, [r2, #24]
ARM GAS  /tmp/ccbzuhL6.s 			page 15


 230:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspDeInit 1 */
 489              		.loc 1 230 5 view .LVU122
 490 001e 1920     		movs	r0, #25
 491              	.LVL26:
 230:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspDeInit 1 */
 492              		.loc 1 230 5 is_stmt 0 view .LVU123
 493 0020 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 494              	.LVL27:
 495 0024 F4E7     		b	.L30
 496              	.LVL28:
 497              	.L35:
 241:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspDeInit 1 */
 498              		.loc 1 241 5 is_stmt 1 view .LVU124
 499 0026 02F50332 		add	r2, r2, #134144
 500 002a D369     		ldr	r3, [r2, #28]
 501 002c 23F00203 		bic	r3, r3, #2
 502 0030 D361     		str	r3, [r2, #28]
 503              		.loc 1 247 1 is_stmt 0 view .LVU125
 504 0032 EDE7     		b	.L30
 505              	.L37:
 506              		.align	2
 507              	.L36:
 508 0034 002C0140 		.word	1073818624
 509 0038 00040040 		.word	1073742848
 510              		.cfi_endproc
 511              	.LFE134:
 513              		.text
 514              	.Letext0:
 515              		.file 2 "/usr/lib/gcc/arm-none-eabi/8.3.1/include/stdint.h"
 516              		.file 3 "Drivers/CMSIS/Include/core_cm4.h"
 517              		.file 4 "Drivers/CMSIS/Device/ST/STM32F3xx/Include/system_stm32f3xx.h"
 518              		.file 5 "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f303xe.h"
 519              		.file 6 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_def.h"
 520              		.file 7 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_gpio.h"
 521              		.file 8 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_dma.h"
 522              		.file 9 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_spi.h"
 523              		.file 10 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_tim.h"
 524              		.file 11 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal.h"
 525              		.file 12 "/usr/lib/gcc/arm-none-eabi/8.3.1/include/stddef.h"
 526              		.file 13 "/usr/include/newlib/sys/_types.h"
 527              		.file 14 "/usr/include/newlib/sys/reent.h"
 528              		.file 15 "/usr/include/newlib/sys/lock.h"
 529              		.file 16 "/usr/include/newlib/stdlib.h"
 530              		.file 17 "Core/Inc/game_symbols.h"
 531              		.file 18 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_cortex.h"
 532              		.file 19 "Core/Inc/main.h"
ARM GAS  /tmp/ccbzuhL6.s 			page 16


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32f3xx_hal_msp.c
     /tmp/ccbzuhL6.s:18     .text.HAL_MspInit:0000000000000000 $t
     /tmp/ccbzuhL6.s:26     .text.HAL_MspInit:0000000000000000 HAL_MspInit
     /tmp/ccbzuhL6.s:75     .text.HAL_MspInit:000000000000002c $d
     /tmp/ccbzuhL6.s:80     .text.HAL_SPI_MspInit:0000000000000000 $t
     /tmp/ccbzuhL6.s:87     .text.HAL_SPI_MspInit:0000000000000000 HAL_SPI_MspInit
     /tmp/ccbzuhL6.s:272    .text.HAL_SPI_MspInit:00000000000000bc $d
     /tmp/ccbzuhL6.s:279    .text.HAL_SPI_MspDeInit:0000000000000000 $t
     /tmp/ccbzuhL6.s:286    .text.HAL_SPI_MspDeInit:0000000000000000 HAL_SPI_MspDeInit
     /tmp/ccbzuhL6.s:336    .text.HAL_SPI_MspDeInit:0000000000000030 $d
     /tmp/ccbzuhL6.s:342    .text.HAL_TIM_Base_MspInit:0000000000000000 $t
     /tmp/ccbzuhL6.s:349    .text.HAL_TIM_Base_MspInit:0000000000000000 HAL_TIM_Base_MspInit
     /tmp/ccbzuhL6.s:439    .text.HAL_TIM_Base_MspInit:0000000000000054 $d
     /tmp/ccbzuhL6.s:446    .text.HAL_TIM_Base_MspDeInit:0000000000000000 $t
     /tmp/ccbzuhL6.s:453    .text.HAL_TIM_Base_MspDeInit:0000000000000000 HAL_TIM_Base_MspDeInit
     /tmp/ccbzuhL6.s:508    .text.HAL_TIM_Base_MspDeInit:0000000000000034 $d

UNDEFINED SYMBOLS
HAL_GPIO_Init
HAL_DMA_Init
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
Error_Handler
hdma_spi1_tx
HAL_GPIO_DeInit
HAL_DMA_DeInit
HAL_NVIC_DisableIRQ
