{
    "tff": {
        "SB_CARRY": 0,
        "SB_DFF": 1,
        "SB_LUT4": 1,
        "logic levels": 1,
        "path delay": 1.61,
        "Max Clock Freq": 621.93,
        "LCs": 1,
        "PLBs": 1,
        "wires": "12",
        "wire bits": "12",
        "public wires": "12",
        "public wire bits": "12",
        "memories": "0",
        "memory bits": "0",
        "processes": "0",
        "cells": "2"
    },
    "MantleTFF": {
        "SB_CARRY": 0,
        "SB_DFF": 1,
        "SB_LUT4": 1,
        "logic levels": 1,
        "path delay": 1.6299999999999997,
        "Max Clock Freq": 613.9,
        "LCs": 1,
        "PLBs": 1,
        "wires": "5",
        "wire bits": "5",
        "public wires": "5",
        "public wire bits": "5",
        "memories": "0",
        "memory bits": "0",
        "processes": "0",
        "cells": "2"
    },
    "counter": {
        "SB_CARRY": 1,
        "SB_DFF": 3,
        "SB_LUT4": 3,
        "logic levels": 3,
        "path delay": 3.17,
        "Max Clock Freq": 315.27,
        "LCs": 5,
        "PLBs": 4,
        "wires": "9",
        "wire bits": "25",
        "public wires": "8",
        "public wire bits": "22",
        "memories": "0",
        "memory bits": "0",
        "processes": "0",
        "cells": "7"
    },
    "vcounter": {
        "SB_CARRY": 1,
        "SB_DFF": 3,
        "SB_LUT4": 3,
        "logic levels": 3,
        "path delay": 3.17,
        "Max Clock Freq": 315.27,
        "LCs": 5,
        "PLBs": 4,
        "wires": "4",
        "wire bits": "10",
        "public wires": "2",
        "public wire bits": "4",
        "memories": "0",
        "memory bits": "0",
        "processes": "0",
        "cells": "7"
    },
    "SIPISO": {
        "SB_CARRY": 0,
        "SB_DFF": 9,
        "SB_LUT4": 10,
        "logic levels": 1,
        "path delay": 2.32,
        "Max Clock Freq": 431.73,
        "LCs": 10,
        "PLBs": 6,
        "wires": "22",
        "wire bits": "121",
        "public wires": "22",
        "public wire bits": "121",
        "memories": "0",
        "memory bits": "0",
        "processes": "0",
        "cells": "19"
    },
    "PISO10": {
        "SB_CARRY": 0,
        "SB_DFF": 9,
        "SB_LUT4": 10,
        "logic levels": 1,
        "path delay": 2.32,
        "Max Clock Freq": 431.73,
        "LCs": 10,
        "PLBs": 6,
        "wires": "68",
        "wire bits": "111",
        "public wires": "68",
        "public wire bits": "111",
        "memories": "0",
        "memory bits": "0",
        "processes": "0",
        "cells": "19"
    },
    "SIDetect111": {
        "SB_CARRY": 0,
        "SB_DFF": 2,
        "SB_LUT4": 4,
        "logic levels": 1,
        "path delay": 1.6299999999999997,
        "Max Clock Freq": 613.9,
        "LCs": 4,
        "PLBs": 2,
        "wires": "13",
        "wire bits": "18",
        "public wires": "11",
        "public wire bits": "15",
        "memories": "0",
        "memory bits": "0",
        "processes": "0",
        "cells": "6"
    },
    "detect111": {
        "SB_CARRY": 0,
        "SB_DFF": 2,
        "SB_LUT4": 4,
        "logic levels": 1,
        "path delay": 1.6299999999999997,
        "Max Clock Freq": 613.9,
        "LCs": 4,
        "PLBs": 2,
        "wires": "7",
        "wire bits": "8",
        "public wires": "4",
        "public wire bits": "5",
        "memories": "0",
        "memory bits": "0",
        "processes": "0",
        "cells": "6"
    },
    "Serializer4": {
        "SB_CARRY": 0,
        "SB_DFF": 50,
        "SB_LUT4": 35,
        "logic levels": 1,
        "path delay": 3.53,
        "Max Clock Freq": 283.32,
        "LCs": 83,
        "PLBs": 47,
        "wires": "46",
        "wire bits": "382",
        "public wires": "29",
        "public wire bits": "365",
        "memories": "0",
        "memory bits": "0",
        "processes": "0",
        "cells": "85"
    },
    "serializer": {
        "SB_CARRY": 0,
        "SB_DFF": 50,
        "SB_LUT4": 36,
        "logic levels": 2,
        "path delay": 3.5200000000000005,
        "Max Clock Freq": 283.88,
        "LCs": 84,
        "PLBs": 46,
        "wires": "30",
        "wire bits": "151",
        "public wires": "10",
        "public wire bits": "131",
        "memories": "0",
        "memory bits": "0",
        "processes": "0",
        "cells": "86"
    },
    "SilicaFifo": {
        "SB_CARRY": 2,
        "SB_DFF": 22,
        "SB_LUT4": 25,
        "logic levels": 4,
        "path delay": 8.28,
        "Max Clock Freq": 120.7,
        "LCs": 45,
        "PLBs": 13,
        "wires": "59",
        "wire bits": "127",
        "public wires": "46",
        "public wire bits": "110",
        "memories": "0",
        "memory bits": "0",
        "processes": "0",
        "cells": "49"
    },
    "fifo": {
        "SB_CARRY": 2,
        "SB_DFF": 22,
        "SB_LUT4": 25,
        "logic levels": 4,
        "path delay": 6.29,
        "Max Clock Freq": 159.09,
        "LCs": 45,
        "PLBs": 13,
        "wires": "30",
        "wire bits": "60",
        "public wires": "15",
        "public wire bits": "37",
        "memories": "0",
        "memory bits": "0",
        "processes": "0",
        "cells": "49"
    },
    "uart_transmitter": {
        "SB_CARRY": 1,
        "SB_DFF": 13,
        "SB_LUT4": 16,
        "logic levels": 3,
        "path delay": 4.9,
        "Max Clock Freq": 203.91,
        "LCs": 28,
        "PLBs": 8,
        "wires": "21",
        "wire bits": "52",
        "public wires": "11",
        "public wire bits": "38",
        "memories": "0",
        "memory bits": "0",
        "processes": "0",
        "cells": "30"
    },
    "uart_tx": {
        "SB_CARRY": 1,
        "SB_DFF": 13,
        "SB_LUT4": 17,
        "logic levels": 3,
        "path delay": 4.34,
        "Max Clock Freq": 230.25,
        "LCs": 27,
        "PLBs": 9,
        "wires": "23",
        "wire bits": "52",
        "public wires": "11",
        "public wire bits": "38",
        "memories": "0",
        "memory bits": "0",
        "processes": "0",
        "cells": "31"
    },
    "Linebuffer": {
        "SB_CARRY": 15,
        "SB_DFF": 523,
        "SB_LUT4": 496,
        "logic levels": 3,
        "path delay": 9.11,
        "Max Clock Freq": 109.73999999999998,
        "LCs": 1019,
        "PLBs": 360,
        "wires": "637",
        "wire bits": "1383",
        "public wires": "158",
        "public wire bits": "886",
        "memories": "0",
        "memory bits": "0",
        "processes": "0",
        "cells": "1034"
    },
    "lbmem": {
        "SB_CARRY": 12,
        "SB_DFF": 522,
        "SB_LUT4": 502,
        "logic levels": 4,
        "path delay": 11.43,
        "Max Clock Freq": 87.51,
        "LCs": 1021,
        "PLBs": 363,
        "wires": "557",
        "wire bits": "1052",
        "public wires": "73",
        "public wire bits": "547",
        "memories": "0",
        "memory bits": "0",
        "processes": "0",
        "cells": "1036"
    },
    "SilicaTAP": {
        "SB_CARRY": 0,
        "SB_DFF": 32,
        "SB_LUT4": 22,
        "logic levels": 3,
        "path delay": 8.14,
        "Max Clock Freq": 122.89000000000001,
        "LCs": 38,
        "PLBs": 7,
        "wires": "82",
        "wire bits": "188",
        "public wires": "61",
        "public wire bits": "167",
        "memories": "0",
        "memory bits": "0",
        "processes": "0",
        "cells": "54"
    },
    "tap": {
        "SB_CARRY": 0,
        "SB_DFF": 20,
        "SB_LUT4": 32,
        "logic levels": 3,
        "path delay": 4.69,
        "Max Clock Freq": 213.36999999999998,
        "LCs": 48,
        "PLBs": 13,
        "wires": "41",
        "wire bits": "60",
        "public wires": "15",
        "public wire bits": "34",
        "memories": "0",
        "memory bits": "0",
        "processes": "0",
        "cells": "52"
    },
    "SilicaJTAG": {
        "SB_CARRY": 0,
        "SB_DFF": 4,
        "SB_LUT4": 7,
        "logic levels": 2,
        "path delay": 2.65,
        "Max Clock Freq": 377.94,
        "LCs": 7,
        "PLBs": 1,
        "wires": "9",
        "wire bits": "18",
        "public wires": "6",
        "public wire bits": "15",
        "memories": "0",
        "memory bits": "0",
        "processes": "0",
        "cells": "11"
    },
    "verilog_jtag": {
        "SB_CARRY": 0,
        "SB_DFF": 4,
        "SB_LUT4": 7,
        "logic levels": 2,
        "path delay": 2.65,
        "Max Clock Freq": 377.94,
        "LCs": 7,
        "PLBs": 1,
        "wires": "9",
        "wire bits": "18",
        "public wires": "6",
        "public wire bits": "15",
        "memories": "0",
        "memory bits": "0",
        "processes": "0",
        "cells": "11"
    },
    "chisel_JtagStateMachine": {
        "SB_CARRY": 0,
        "SB_DFF": 4,
        "SB_LUT4": 9,
        "logic levels": 2,
        "path delay": 2.67,
        "Max Clock Freq": 374.96,
        "LCs": 9,
        "PLBs": 2,
        "wires": "100",
        "wire bits": "176",
        "public wires": "95",
        "public wire bits": "171",
        "memories": "0",
        "memory bits": "0",
        "processes": "0",
        "cells": "13"
    }
}