module ram #(parameter N=6, M=32)(
	input logic cllk,
	input logic we,
	input logic [N-1:0] adr,
	input logic [M-1:0] din,
	output logic [M-1:0] dout);
	//este es un arreglo
	logic [M-1:0] mem [2**N-1:0];
	always @(posedge clk)
		if(we) mem[adr] <=din;
	assign dout = meme[adr];
endmodule
