#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Mon Jun 17 12:16:20 2024
# Process ID: 612314
# Current directory: /home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_caravel_fpga/vvd_caravel_fpga.runs/design_1_ps_axil_0_0_synth_1
# Command line: vivado -log design_1_ps_axil_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_ps_axil_0_0.tcl
# Log file: /home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_caravel_fpga/vvd_caravel_fpga.runs/design_1_ps_axil_0_0_synth_1/design_1_ps_axil_0_0.vds
# Journal file: /home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_caravel_fpga/vvd_caravel_fpga.runs/design_1_ps_axil_0_0_synth_1/vivado.jou
# Running On: ubuntu2004, OS: Linux, CPU Frequency: 3393.628 MHz, CPU Physical cores: 4, Host memory: 12538 MB
#-----------------------------------------------------------
source design_1_ps_axil_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2865.453 ; gain = 0.023 ; free physical = 4818 ; free virtual = 8350
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vitis_prj/hls_caravel_ps'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vitis_prj/hls_output_pin'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.1/data/ip'.
Command: synth_design -top design_1_ps_axil_0_0 -part xc7z020clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 612330
WARNING: [Synth 8-9501] generate block is allowed only inside loop and conditional generate in SystemVerilog mode [/tools/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:4023]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 2865.453 ; gain = 0.000 ; free physical = 2955 ; free virtual = 6055
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_ps_axil_0_0' [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/ip/design_1_ps_axil_0_0/synth/design_1_ps_axil_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'ps_axil' [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/fpga/rtl/PL/ps_axil.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/fpga/rtl/PL/ps_axil.v:398]
INFO: [Synth 8-155] case statement is not full and has no default [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/fpga/rtl/PL/ps_axil.v:486]
INFO: [Synth 8-6157] synthesizing module 'AXIS_SWz' [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/fpga/rtl/PL/sw_fpga.v:23]
INFO: [Synth 8-6155] done synthesizing module 'AXIS_SWz' (0#1) [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/fpga/rtl/PL/sw_fpga.v:23]
WARNING: [Synth 8-7071] port 'up_hpri_req' of module 'AXIS_SWz' is unconnected for instance 'PL_AS' [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/fpga/rtl/PL/ps_axil.v:582]
WARNING: [Synth 8-7071] port 'la_as_tdata' of module 'AXIS_SWz' is unconnected for instance 'PL_AS' [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/fpga/rtl/PL/ps_axil.v:582]
WARNING: [Synth 8-7071] port 'la_as_tstrb' of module 'AXIS_SWz' is unconnected for instance 'PL_AS' [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/fpga/rtl/PL/ps_axil.v:582]
WARNING: [Synth 8-7071] port 'la_as_tkeep' of module 'AXIS_SWz' is unconnected for instance 'PL_AS' [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/fpga/rtl/PL/ps_axil.v:582]
WARNING: [Synth 8-7071] port 'la_as_tlast' of module 'AXIS_SWz' is unconnected for instance 'PL_AS' [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/fpga/rtl/PL/ps_axil.v:582]
WARNING: [Synth 8-7071] port 'la_as_tvalid' of module 'AXIS_SWz' is unconnected for instance 'PL_AS' [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/fpga/rtl/PL/ps_axil.v:582]
WARNING: [Synth 8-7071] port 'la_as_tuser' of module 'AXIS_SWz' is unconnected for instance 'PL_AS' [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/fpga/rtl/PL/ps_axil.v:582]
WARNING: [Synth 8-7071] port 'la_hpri_req' of module 'AXIS_SWz' is unconnected for instance 'PL_AS' [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/fpga/rtl/PL/ps_axil.v:582]
WARNING: [Synth 8-7071] port 'as_la_tready' of module 'AXIS_SWz' is unconnected for instance 'PL_AS' [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/fpga/rtl/PL/ps_axil.v:582]
WARNING: [Synth 8-7023] instance 'PL_AS' of module 'AXIS_SWz' has 81 connections declared, but only 72 given [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/fpga/rtl/PL/ps_axil.v:582]
INFO: [Synth 8-6157] synthesizing module 'AXIL_AXIS' [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/user/axilite_axis/rtl/axil_axis.sv:7]
INFO: [Synth 8-6157] synthesizing module 'axilite_master' [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/user/axilite_axis/rtl/axilite_master.sv:9]
INFO: [Synth 8-6155] done synthesizing module 'axilite_master' (0#1) [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/user/axilite_axis/rtl/axilite_master.sv:9]
INFO: [Synth 8-6157] synthesizing module 'axilite_slave' [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/user/axilite_axis/rtl/axilite_slave.sv:9]
INFO: [Synth 8-155] case statement is not full and has no default [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/user/axilite_axis/rtl/axilite_slave.sv:104]
INFO: [Synth 8-155] case statement is not full and has no default [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/user/axilite_axis/rtl/axilite_slave.sv:167]
INFO: [Synth 8-155] case statement is not full and has no default [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/user/axilite_axis/rtl/axilite_slave.sv:185]
INFO: [Synth 8-155] case statement is not full and has no default [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/user/axilite_axis/rtl/axilite_slave.sv:237]
INFO: [Synth 8-6155] done synthesizing module 'axilite_slave' (0#1) [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/user/axilite_axis/rtl/axilite_slave.sv:9]
INFO: [Synth 8-6157] synthesizing module 'axis_master' [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/user/axilite_axis/rtl/axis_master.sv:9]
INFO: [Synth 8-155] case statement is not full and has no default [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/user/axilite_axis/rtl/axis_master.sv:78]
INFO: [Synth 8-155] case statement is not full and has no default [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/user/axilite_axis/rtl/axis_master.sv:97]
INFO: [Synth 8-6155] done synthesizing module 'axis_master' (0#1) [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/user/axilite_axis/rtl/axis_master.sv:9]
INFO: [Synth 8-6157] synthesizing module 'axis_slave' [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/user/axilite_axis/rtl/axis_slave.sv:9]
INFO: [Synth 8-155] case statement is not full and has no default [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/user/axilite_axis/rtl/axis_slave.sv:78]
INFO: [Synth 8-155] case statement is not full and has no default [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/user/axilite_axis/rtl/axis_slave.sv:94]
INFO: [Synth 8-6155] done synthesizing module 'axis_slave' (0#1) [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/user/axilite_axis/rtl/axis_slave.sv:9]
INFO: [Synth 8-6157] synthesizing module 'axi_ctrl_logic' [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/user/axilite_axis/rtl/axi_ctrl_logic.sv:11]
INFO: [Synth 8-155] case statement is not full and has no default [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/user/axilite_axis/rtl/axi_ctrl_logic.sv:216]
INFO: [Synth 8-155] case statement is not full and has no default [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/user/axilite_axis/rtl/axi_ctrl_logic.sv:276]
INFO: [Synth 8-155] case statement is not full and has no default [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/user/axilite_axis/rtl/axi_ctrl_logic.sv:412]
INFO: [Synth 8-155] case statement is not full and has no default [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/user/axilite_axis/rtl/axi_ctrl_logic.sv:708]
INFO: [Synth 8-155] case statement is not full and has no default [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/user/axilite_axis/rtl/axi_ctrl_logic.sv:718]
INFO: [Synth 8-6155] done synthesizing module 'axi_ctrl_logic' (0#1) [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/user/axilite_axis/rtl/axi_ctrl_logic.sv:11]
INFO: [Synth 8-6155] done synthesizing module 'AXIL_AXIS' (0#1) [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/user/axilite_axis/rtl/axil_axis.sv:7]
WARNING: [Synth 8-7071] port 'm_awvalid' of module 'AXIL_AXIS' is unconnected for instance 'PL_AA' [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/fpga/rtl/PL/ps_axil.v:679]
WARNING: [Synth 8-7071] port 'm_awaddr' of module 'AXIL_AXIS' is unconnected for instance 'PL_AA' [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/fpga/rtl/PL/ps_axil.v:679]
WARNING: [Synth 8-7071] port 'm_wvalid' of module 'AXIL_AXIS' is unconnected for instance 'PL_AA' [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/fpga/rtl/PL/ps_axil.v:679]
WARNING: [Synth 8-7071] port 'm_wdata' of module 'AXIL_AXIS' is unconnected for instance 'PL_AA' [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/fpga/rtl/PL/ps_axil.v:679]
WARNING: [Synth 8-7071] port 'm_wstrb' of module 'AXIL_AXIS' is unconnected for instance 'PL_AA' [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/fpga/rtl/PL/ps_axil.v:679]
WARNING: [Synth 8-7071] port 'm_arvalid' of module 'AXIL_AXIS' is unconnected for instance 'PL_AA' [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/fpga/rtl/PL/ps_axil.v:679]
WARNING: [Synth 8-7071] port 'm_araddr' of module 'AXIL_AXIS' is unconnected for instance 'PL_AA' [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/fpga/rtl/PL/ps_axil.v:679]
WARNING: [Synth 8-7071] port 'm_rready' of module 'AXIL_AXIS' is unconnected for instance 'PL_AA' [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/fpga/rtl/PL/ps_axil.v:679]
WARNING: [Synth 8-7071] port 'm_rdata' of module 'AXIL_AXIS' is unconnected for instance 'PL_AA' [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/fpga/rtl/PL/ps_axil.v:679]
WARNING: [Synth 8-7071] port 'm_rvalid' of module 'AXIL_AXIS' is unconnected for instance 'PL_AA' [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/fpga/rtl/PL/ps_axil.v:679]
WARNING: [Synth 8-7071] port 'm_awready' of module 'AXIL_AXIS' is unconnected for instance 'PL_AA' [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/fpga/rtl/PL/ps_axil.v:679]
WARNING: [Synth 8-7071] port 'm_wready' of module 'AXIL_AXIS' is unconnected for instance 'PL_AA' [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/fpga/rtl/PL/ps_axil.v:679]
WARNING: [Synth 8-7071] port 'm_arready' of module 'AXIL_AXIS' is unconnected for instance 'PL_AA' [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/fpga/rtl/PL/ps_axil.v:679]
WARNING: [Synth 8-7023] instance 'PL_AA' of module 'AXIL_AXIS' has 46 connections declared, but only 33 given [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/fpga/rtl/PL/ps_axil.v:679]
INFO: [Synth 8-6157] synthesizing module 'IO_SERDES' [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/user/io_serdes/rtl/io_serdes.v:34]
INFO: [Synth 8-6157] synthesizing module 'fsic_io_serdes_rx' [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/user/io_serdes/rtl/fsic_io_serdes_rx.v:24]
INFO: [Synth 8-6155] done synthesizing module 'fsic_io_serdes_rx' (0#1) [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/user/io_serdes/rtl/fsic_io_serdes_rx.v:24]
INFO: [Synth 8-6157] synthesizing module 'fsic_coreclk_phase_cnt' [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/user/io_serdes/rtl/fsic_coreclk_phase_cnt.v:23]
INFO: [Synth 8-6155] done synthesizing module 'fsic_coreclk_phase_cnt' (0#1) [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/user/io_serdes/rtl/fsic_coreclk_phase_cnt.v:23]
INFO: [Synth 8-6155] done synthesizing module 'IO_SERDES' (0#1) [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/user/io_serdes/rtl/io_serdes.v:34]
INFO: [Synth 8-6157] synthesizing module 'ladmatr' [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/fpga/rtl/PL/LA_DMA/ladmatr.v:10]
INFO: [Synth 8-6157] synthesizing module 'ladmatr_control_s_axi' [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/fpga/rtl/PL/LA_DMA/ladmatr_control_s_axi.v:7]
INFO: [Synth 8-155] case statement is not full and has no default [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/fpga/rtl/PL/LA_DMA/ladmatr_control_s_axi.v:237]
INFO: [Synth 8-6155] done synthesizing module 'ladmatr_control_s_axi' (0#1) [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/fpga/rtl/PL/LA_DMA/ladmatr_control_s_axi.v:7]
INFO: [Synth 8-6157] synthesizing module 'ladmatr_gmem0_m_axi' [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/fpga/rtl/PL/LA_DMA/ladmatr_gmem0_m_axi.v:11]
INFO: [Synth 8-6157] synthesizing module 'ladmatr_gmem0_m_axi_store' [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/fpga/rtl/PL/LA_DMA/ladmatr_gmem0_m_axi.v:780]
INFO: [Synth 8-6157] synthesizing module 'ladmatr_gmem0_m_axi_fifo' [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/fpga/rtl/PL/LA_DMA/ladmatr_gmem0_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'ladmatr_gmem0_m_axi_srl' [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/fpga/rtl/PL/LA_DMA/ladmatr_gmem0_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'ladmatr_gmem0_m_axi_srl' (0#1) [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/fpga/rtl/PL/LA_DMA/ladmatr_gmem0_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'ladmatr_gmem0_m_axi_fifo' (0#1) [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/fpga/rtl/PL/LA_DMA/ladmatr_gmem0_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'ladmatr_gmem0_m_axi_fifo__parameterized0' [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/fpga/rtl/PL/LA_DMA/ladmatr_gmem0_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'ladmatr_gmem0_m_axi_mem' [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/fpga/rtl/PL/LA_DMA/ladmatr_gmem0_m_axi.v:2918]
INFO: [Synth 8-6155] done synthesizing module 'ladmatr_gmem0_m_axi_mem' (0#1) [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/fpga/rtl/PL/LA_DMA/ladmatr_gmem0_m_axi.v:2918]
INFO: [Synth 8-6155] done synthesizing module 'ladmatr_gmem0_m_axi_fifo__parameterized0' (0#1) [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/fpga/rtl/PL/LA_DMA/ladmatr_gmem0_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'ladmatr_gmem0_m_axi_fifo__parameterized1' [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/fpga/rtl/PL/LA_DMA/ladmatr_gmem0_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'ladmatr_gmem0_m_axi_srl__parameterized0' [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/fpga/rtl/PL/LA_DMA/ladmatr_gmem0_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'ladmatr_gmem0_m_axi_srl__parameterized0' (0#1) [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/fpga/rtl/PL/LA_DMA/ladmatr_gmem0_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'ladmatr_gmem0_m_axi_fifo__parameterized1' (0#1) [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/fpga/rtl/PL/LA_DMA/ladmatr_gmem0_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'ladmatr_gmem0_m_axi_fifo__parameterized2' [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/fpga/rtl/PL/LA_DMA/ladmatr_gmem0_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'ladmatr_gmem0_m_axi_srl__parameterized1' [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/fpga/rtl/PL/LA_DMA/ladmatr_gmem0_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'ladmatr_gmem0_m_axi_srl__parameterized1' (0#1) [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/fpga/rtl/PL/LA_DMA/ladmatr_gmem0_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'ladmatr_gmem0_m_axi_fifo__parameterized2' (0#1) [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/fpga/rtl/PL/LA_DMA/ladmatr_gmem0_m_axi.v:2686]
INFO: [Synth 8-6155] done synthesizing module 'ladmatr_gmem0_m_axi_store' (0#1) [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/fpga/rtl/PL/LA_DMA/ladmatr_gmem0_m_axi.v:780]
INFO: [Synth 8-6157] synthesizing module 'ladmatr_gmem0_m_axi_load' [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/fpga/rtl/PL/LA_DMA/ladmatr_gmem0_m_axi.v:324]
INFO: [Synth 8-6157] synthesizing module 'ladmatr_gmem0_m_axi_fifo__parameterized3' [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/fpga/rtl/PL/LA_DMA/ladmatr_gmem0_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'ladmatr_gmem0_m_axi_mem__parameterized0' [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/fpga/rtl/PL/LA_DMA/ladmatr_gmem0_m_axi.v:2918]
INFO: [Synth 8-6155] done synthesizing module 'ladmatr_gmem0_m_axi_mem__parameterized0' (0#1) [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/fpga/rtl/PL/LA_DMA/ladmatr_gmem0_m_axi.v:2918]
INFO: [Synth 8-6155] done synthesizing module 'ladmatr_gmem0_m_axi_fifo__parameterized3' (0#1) [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/fpga/rtl/PL/LA_DMA/ladmatr_gmem0_m_axi.v:2686]
INFO: [Synth 8-6155] done synthesizing module 'ladmatr_gmem0_m_axi_load' (0#1) [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/fpga/rtl/PL/LA_DMA/ladmatr_gmem0_m_axi.v:324]
INFO: [Synth 8-6157] synthesizing module 'ladmatr_gmem0_m_axi_write' [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/fpga/rtl/PL/LA_DMA/ladmatr_gmem0_m_axi.v:1852]
INFO: [Synth 8-6157] synthesizing module 'ladmatr_gmem0_m_axi_reg_slice' [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/fpga/rtl/PL/LA_DMA/ladmatr_gmem0_m_axi.v:2584]
INFO: [Synth 8-6155] done synthesizing module 'ladmatr_gmem0_m_axi_reg_slice' (0#1) [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/fpga/rtl/PL/LA_DMA/ladmatr_gmem0_m_axi.v:2584]
INFO: [Synth 8-6157] synthesizing module 'ladmatr_gmem0_m_axi_fifo__parameterized4' [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/fpga/rtl/PL/LA_DMA/ladmatr_gmem0_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'ladmatr_gmem0_m_axi_srl__parameterized2' [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/fpga/rtl/PL/LA_DMA/ladmatr_gmem0_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'ladmatr_gmem0_m_axi_srl__parameterized2' (0#1) [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/fpga/rtl/PL/LA_DMA/ladmatr_gmem0_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'ladmatr_gmem0_m_axi_fifo__parameterized4' (0#1) [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/fpga/rtl/PL/LA_DMA/ladmatr_gmem0_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'ladmatr_gmem0_m_axi_throttle' [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/fpga/rtl/PL/LA_DMA/ladmatr_gmem0_m_axi.v:2360]
INFO: [Synth 8-6157] synthesizing module 'ladmatr_gmem0_m_axi_reg_slice__parameterized0' [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/fpga/rtl/PL/LA_DMA/ladmatr_gmem0_m_axi.v:2584]
INFO: [Synth 8-6155] done synthesizing module 'ladmatr_gmem0_m_axi_reg_slice__parameterized0' (0#1) [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/fpga/rtl/PL/LA_DMA/ladmatr_gmem0_m_axi.v:2584]
INFO: [Synth 8-6157] synthesizing module 'ladmatr_gmem0_m_axi_fifo__parameterized5' [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/fpga/rtl/PL/LA_DMA/ladmatr_gmem0_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'ladmatr_gmem0_m_axi_srl__parameterized3' [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/fpga/rtl/PL/LA_DMA/ladmatr_gmem0_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'ladmatr_gmem0_m_axi_srl__parameterized3' (0#1) [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/fpga/rtl/PL/LA_DMA/ladmatr_gmem0_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'ladmatr_gmem0_m_axi_fifo__parameterized5' (0#1) [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/fpga/rtl/PL/LA_DMA/ladmatr_gmem0_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'ladmatr_gmem0_m_axi_fifo__parameterized6' [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/fpga/rtl/PL/LA_DMA/ladmatr_gmem0_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'ladmatr_gmem0_m_axi_srl__parameterized4' [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/fpga/rtl/PL/LA_DMA/ladmatr_gmem0_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'ladmatr_gmem0_m_axi_srl__parameterized4' (0#1) [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/fpga/rtl/PL/LA_DMA/ladmatr_gmem0_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'ladmatr_gmem0_m_axi_fifo__parameterized6' (0#1) [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/fpga/rtl/PL/LA_DMA/ladmatr_gmem0_m_axi.v:2686]
INFO: [Synth 8-6155] done synthesizing module 'ladmatr_gmem0_m_axi_throttle' (0#1) [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/fpga/rtl/PL/LA_DMA/ladmatr_gmem0_m_axi.v:2360]
INFO: [Synth 8-6157] synthesizing module 'ladmatr_gmem0_m_axi_reg_slice__parameterized1' [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/fpga/rtl/PL/LA_DMA/ladmatr_gmem0_m_axi.v:2584]
INFO: [Synth 8-6155] done synthesizing module 'ladmatr_gmem0_m_axi_reg_slice__parameterized1' (0#1) [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/fpga/rtl/PL/LA_DMA/ladmatr_gmem0_m_axi.v:2584]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/fpga/rtl/PL/LA_DMA/ladmatr_gmem0_m_axi.v:2352]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/fpga/rtl/PL/LA_DMA/ladmatr_gmem0_m_axi.v:2355]
INFO: [Synth 8-6155] done synthesizing module 'ladmatr_gmem0_m_axi_write' (0#1) [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/fpga/rtl/PL/LA_DMA/ladmatr_gmem0_m_axi.v:1852]
INFO: [Synth 8-6157] synthesizing module 'ladmatr_gmem0_m_axi_read' [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/fpga/rtl/PL/LA_DMA/ladmatr_gmem0_m_axi.v:1468]
INFO: [Synth 8-6157] synthesizing module 'ladmatr_gmem0_m_axi_reg_slice__parameterized2' [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/fpga/rtl/PL/LA_DMA/ladmatr_gmem0_m_axi.v:2584]
INFO: [Synth 8-6155] done synthesizing module 'ladmatr_gmem0_m_axi_reg_slice__parameterized2' (0#1) [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/fpga/rtl/PL/LA_DMA/ladmatr_gmem0_m_axi.v:2584]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/fpga/rtl/PL/LA_DMA/ladmatr_gmem0_m_axi.v:1844]
INFO: [Synth 8-6155] done synthesizing module 'ladmatr_gmem0_m_axi_read' (0#1) [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/fpga/rtl/PL/LA_DMA/ladmatr_gmem0_m_axi.v:1468]
INFO: [Synth 8-6155] done synthesizing module 'ladmatr_gmem0_m_axi' (0#1) [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/fpga/rtl/PL/LA_DMA/ladmatr_gmem0_m_axi.v:11]
INFO: [Synth 8-6157] synthesizing module 'ladmatr_entry_proc' [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/fpga/rtl/PL/LA_DMA/ladmatr_entry_proc.v:10]
INFO: [Synth 8-6155] done synthesizing module 'ladmatr_entry_proc' (0#1) [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/fpga/rtl/PL/LA_DMA/ladmatr_entry_proc.v:10]
INFO: [Synth 8-6157] synthesizing module 'ladmatr_getinstream' [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/fpga/rtl/PL/LA_DMA/ladmatr_getinstream.v:10]
INFO: [Synth 8-6157] synthesizing module 'ladmatr_getinstream_Pipeline_VITIS_LOOP_44_1' [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/fpga/rtl/PL/LA_DMA/ladmatr_getinstream_Pipeline_VITIS_LOOP_44_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'ladmatr_flow_control_loop_pipe_sequential_init' [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/fpga/rtl/PL/LA_DMA/ladmatr_flow_control_loop_pipe_sequential_init.v:9]
INFO: [Synth 8-6155] done synthesizing module 'ladmatr_flow_control_loop_pipe_sequential_init' (0#1) [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/fpga/rtl/PL/LA_DMA/ladmatr_flow_control_loop_pipe_sequential_init.v:9]
INFO: [Synth 8-6155] done synthesizing module 'ladmatr_getinstream_Pipeline_VITIS_LOOP_44_1' (0#1) [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/fpga/rtl/PL/LA_DMA/ladmatr_getinstream_Pipeline_VITIS_LOOP_44_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'ladmatr_regslice_both' [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/fpga/rtl/PL/LA_DMA/ladmatr_regslice_both.v:9]
INFO: [Synth 8-6155] done synthesizing module 'ladmatr_regslice_both' (0#1) [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/fpga/rtl/PL/LA_DMA/ladmatr_regslice_both.v:9]
INFO: [Synth 8-6157] synthesizing module 'ladmatr_regslice_both__parameterized0' [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/fpga/rtl/PL/LA_DMA/ladmatr_regslice_both.v:9]
INFO: [Synth 8-6155] done synthesizing module 'ladmatr_regslice_both__parameterized0' (0#1) [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/fpga/rtl/PL/LA_DMA/ladmatr_regslice_both.v:9]
INFO: [Synth 8-6157] synthesizing module 'ladmatr_regslice_both__parameterized1' [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/fpga/rtl/PL/LA_DMA/ladmatr_regslice_both.v:9]
INFO: [Synth 8-6155] done synthesizing module 'ladmatr_regslice_both__parameterized1' (0#1) [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/fpga/rtl/PL/LA_DMA/ladmatr_regslice_both.v:9]
INFO: [Synth 8-6157] synthesizing module 'ladmatr_regslice_both__parameterized2' [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/fpga/rtl/PL/LA_DMA/ladmatr_regslice_both.v:9]
INFO: [Synth 8-6155] done synthesizing module 'ladmatr_regslice_both__parameterized2' (0#1) [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/fpga/rtl/PL/LA_DMA/ladmatr_regslice_both.v:9]
INFO: [Synth 8-6155] done synthesizing module 'ladmatr_getinstream' (0#1) [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/fpga/rtl/PL/LA_DMA/ladmatr_getinstream.v:10]
INFO: [Synth 8-6157] synthesizing module 'ladmatr_streamtoparallelwithburst' [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/fpga/rtl/PL/LA_DMA/ladmatr_streamtoparallelwithburst.v:10]
INFO: [Synth 8-6157] synthesizing module 'ladmatr_streamtoparallelwithburst_Pipeline_VITIS_LOOP_15_2' [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/fpga/rtl/PL/LA_DMA/ladmatr_streamtoparallelwithburst_Pipeline_VITIS_LOOP_15_2.v:10]
INFO: [Synth 8-6155] done synthesizing module 'ladmatr_streamtoparallelwithburst_Pipeline_VITIS_LOOP_15_2' (0#1) [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/fpga/rtl/PL/LA_DMA/ladmatr_streamtoparallelwithburst_Pipeline_VITIS_LOOP_15_2.v:10]
INFO: [Synth 8-6155] done synthesizing module 'ladmatr_streamtoparallelwithburst' (0#1) [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/fpga/rtl/PL/LA_DMA/ladmatr_streamtoparallelwithburst.v:10]
INFO: [Synth 8-6157] synthesizing module 'ladmatr_fifo_w64_d3_S' [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/fpga/rtl/PL/LA_DMA/ladmatr_fifo_w64_d3_S.v:43]
INFO: [Synth 8-6157] synthesizing module 'ladmatr_fifo_w64_d3_S_shiftReg' [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/fpga/rtl/PL/LA_DMA/ladmatr_fifo_w64_d3_S.v:9]
INFO: [Synth 8-6155] done synthesizing module 'ladmatr_fifo_w64_d3_S_shiftReg' (0#1) [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/fpga/rtl/PL/LA_DMA/ladmatr_fifo_w64_d3_S.v:9]
INFO: [Synth 8-6155] done synthesizing module 'ladmatr_fifo_w64_d3_S' (0#1) [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/fpga/rtl/PL/LA_DMA/ladmatr_fifo_w64_d3_S.v:43]
INFO: [Synth 8-6157] synthesizing module 'ladmatr_fifo_w33_d128_A' [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/fpga/rtl/PL/LA_DMA/ladmatr_fifo_w33_d128_A.v:52]
INFO: [Synth 8-6157] synthesizing module 'ladmatr_fifo_w33_d128_A_ram' [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/fpga/rtl/PL/LA_DMA/ladmatr_fifo_w33_d128_A.v:9]
INFO: [Synth 8-6155] done synthesizing module 'ladmatr_fifo_w33_d128_A_ram' (0#1) [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/fpga/rtl/PL/LA_DMA/ladmatr_fifo_w33_d128_A.v:9]
INFO: [Synth 8-6155] done synthesizing module 'ladmatr_fifo_w33_d128_A' (0#1) [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/fpga/rtl/PL/LA_DMA/ladmatr_fifo_w33_d128_A.v:52]
INFO: [Synth 8-6157] synthesizing module 'ladmatr_fifo_w32_d8_S' [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/fpga/rtl/PL/LA_DMA/ladmatr_fifo_w32_d8_S.v:43]
INFO: [Synth 8-6157] synthesizing module 'ladmatr_fifo_w32_d8_S_shiftReg' [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/fpga/rtl/PL/LA_DMA/ladmatr_fifo_w32_d8_S.v:9]
INFO: [Synth 8-6155] done synthesizing module 'ladmatr_fifo_w32_d8_S_shiftReg' (0#1) [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/fpga/rtl/PL/LA_DMA/ladmatr_fifo_w32_d8_S.v:9]
INFO: [Synth 8-6155] done synthesizing module 'ladmatr_fifo_w32_d8_S' (0#1) [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/fpga/rtl/PL/LA_DMA/ladmatr_fifo_w32_d8_S.v:43]
INFO: [Synth 8-6157] synthesizing module 'ladmatr_fifo_w1_d2_S' [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/fpga/rtl/PL/LA_DMA/ladmatr_fifo_w1_d2_S.v:43]
INFO: [Synth 8-6157] synthesizing module 'ladmatr_fifo_w1_d2_S_shiftReg' [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/fpga/rtl/PL/LA_DMA/ladmatr_fifo_w1_d2_S.v:9]
INFO: [Synth 8-6155] done synthesizing module 'ladmatr_fifo_w1_d2_S_shiftReg' (0#1) [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/fpga/rtl/PL/LA_DMA/ladmatr_fifo_w1_d2_S.v:9]
INFO: [Synth 8-6155] done synthesizing module 'ladmatr_fifo_w1_d2_S' (0#1) [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/fpga/rtl/PL/LA_DMA/ladmatr_fifo_w1_d2_S.v:43]
INFO: [Synth 8-6157] synthesizing module 'ladmatr_fifo_w32_d2_S' [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/fpga/rtl/PL/LA_DMA/ladmatr_fifo_w32_d2_S.v:43]
INFO: [Synth 8-6157] synthesizing module 'ladmatr_fifo_w32_d2_S_shiftReg' [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/fpga/rtl/PL/LA_DMA/ladmatr_fifo_w32_d2_S.v:9]
INFO: [Synth 8-6155] done synthesizing module 'ladmatr_fifo_w32_d2_S_shiftReg' (0#1) [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/fpga/rtl/PL/LA_DMA/ladmatr_fifo_w32_d2_S.v:9]
INFO: [Synth 8-6155] done synthesizing module 'ladmatr_fifo_w32_d2_S' (0#1) [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/fpga/rtl/PL/LA_DMA/ladmatr_fifo_w32_d2_S.v:43]
INFO: [Synth 8-6157] synthesizing module 'ladmatr_start_for_streamtoparallelwithburst_U0' [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/fpga/rtl/PL/LA_DMA/ladmatr_start_for_streamtoparallelwithburst_U0.v:43]
INFO: [Synth 8-6157] synthesizing module 'ladmatr_start_for_streamtoparallelwithburst_U0_shiftReg' [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/fpga/rtl/PL/LA_DMA/ladmatr_start_for_streamtoparallelwithburst_U0.v:9]
INFO: [Synth 8-6155] done synthesizing module 'ladmatr_start_for_streamtoparallelwithburst_U0_shiftReg' (0#1) [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/fpga/rtl/PL/LA_DMA/ladmatr_start_for_streamtoparallelwithburst_U0.v:9]
INFO: [Synth 8-6155] done synthesizing module 'ladmatr_start_for_streamtoparallelwithburst_U0' (0#1) [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/fpga/rtl/PL/LA_DMA/ladmatr_start_for_streamtoparallelwithburst_U0.v:43]
INFO: [Synth 8-6155] done synthesizing module 'ladmatr' (0#1) [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/fpga/rtl/PL/LA_DMA/ladmatr.v:10]
WARNING: [Synth 8-7071] port 'm_axi_gmem0_WID' of module 'ladmatr' is unconnected for instance 'LA_DMA' [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/fpga/rtl/PL/ps_axil.v:776]
WARNING: [Synth 8-7023] instance 'LA_DMA' of module 'ladmatr' has 72 connections declared, but only 71 given [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/fpga/rtl/PL/ps_axil.v:776]
INFO: [Synth 8-6155] done synthesizing module 'ps_axil' (0#1) [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/fpga/rtl/PL/ps_axil.v:23]
INFO: [Synth 8-6155] done synthesizing module 'design_1_ps_axil_0_0' (0#1) [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/ip/design_1_ps_axil_0_0/synth/design_1_ps_axil_0_0.v:53]
WARNING: [Synth 8-7137] Register mem_reg in module AXIS_SWz has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code 
WARNING: [Synth 8-4767] Trying to implement RAM 'mem_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: RAM is sensitive to asynchronous reset signal. this RTL style is not supported. 
RAM "mem_reg" dissolved into registers
WARNING: [Synth 8-6014] Unused sequential element next_ls_reg was removed.  [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/user/axilite_axis/rtl/axi_ctrl_logic.sv:575]
WARNING: [Synth 8-6014] Unused sequential element axi_reg_debug_reg was removed.  [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/user/axilite_axis/rtl/axi_ctrl_logic.sv:594]
WARNING: [Synth 8-87] always_comb on 'wait_rd_data_back_reg' did not result in combinational logic [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/user/axilite_axis/rtl/axi_ctrl_logic.sv:133]
WARNING: [Synth 8-6014] Unused sequential element int_ap_done_reg was removed.  [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/fpga/rtl/PL/LA_DMA/ladmatr_control_s_axi.v:319]
WARNING: [Synth 8-7129] Port buf_r_dout[32] in module ladmatr_streamtoparallelwithburst_Pipeline_VITIS_LOOP_15_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port buf_r_num_data_valid[7] in module ladmatr_streamtoparallelwithburst_Pipeline_VITIS_LOOP_15_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port buf_r_num_data_valid[6] in module ladmatr_streamtoparallelwithburst_Pipeline_VITIS_LOOP_15_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port buf_r_num_data_valid[5] in module ladmatr_streamtoparallelwithburst_Pipeline_VITIS_LOOP_15_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port buf_r_num_data_valid[4] in module ladmatr_streamtoparallelwithburst_Pipeline_VITIS_LOOP_15_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port buf_r_num_data_valid[3] in module ladmatr_streamtoparallelwithburst_Pipeline_VITIS_LOOP_15_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port buf_r_num_data_valid[2] in module ladmatr_streamtoparallelwithburst_Pipeline_VITIS_LOOP_15_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port buf_r_num_data_valid[1] in module ladmatr_streamtoparallelwithburst_Pipeline_VITIS_LOOP_15_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port buf_r_num_data_valid[0] in module ladmatr_streamtoparallelwithburst_Pipeline_VITIS_LOOP_15_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port buf_r_fifo_cap[7] in module ladmatr_streamtoparallelwithburst_Pipeline_VITIS_LOOP_15_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port buf_r_fifo_cap[6] in module ladmatr_streamtoparallelwithburst_Pipeline_VITIS_LOOP_15_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port buf_r_fifo_cap[5] in module ladmatr_streamtoparallelwithburst_Pipeline_VITIS_LOOP_15_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port buf_r_fifo_cap[4] in module ladmatr_streamtoparallelwithburst_Pipeline_VITIS_LOOP_15_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port buf_r_fifo_cap[3] in module ladmatr_streamtoparallelwithburst_Pipeline_VITIS_LOOP_15_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port buf_r_fifo_cap[2] in module ladmatr_streamtoparallelwithburst_Pipeline_VITIS_LOOP_15_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port buf_r_fifo_cap[1] in module ladmatr_streamtoparallelwithburst_Pipeline_VITIS_LOOP_15_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port buf_r_fifo_cap[0] in module ladmatr_streamtoparallelwithburst_Pipeline_VITIS_LOOP_15_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem0_AWREADY in module ladmatr_streamtoparallelwithburst_Pipeline_VITIS_LOOP_15_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem0_ARREADY in module ladmatr_streamtoparallelwithburst_Pipeline_VITIS_LOOP_15_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem0_RVALID in module ladmatr_streamtoparallelwithburst_Pipeline_VITIS_LOOP_15_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem0_RDATA[31] in module ladmatr_streamtoparallelwithburst_Pipeline_VITIS_LOOP_15_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem0_RDATA[30] in module ladmatr_streamtoparallelwithburst_Pipeline_VITIS_LOOP_15_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem0_RDATA[29] in module ladmatr_streamtoparallelwithburst_Pipeline_VITIS_LOOP_15_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem0_RDATA[28] in module ladmatr_streamtoparallelwithburst_Pipeline_VITIS_LOOP_15_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem0_RDATA[27] in module ladmatr_streamtoparallelwithburst_Pipeline_VITIS_LOOP_15_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem0_RDATA[26] in module ladmatr_streamtoparallelwithburst_Pipeline_VITIS_LOOP_15_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem0_RDATA[25] in module ladmatr_streamtoparallelwithburst_Pipeline_VITIS_LOOP_15_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem0_RDATA[24] in module ladmatr_streamtoparallelwithburst_Pipeline_VITIS_LOOP_15_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem0_RDATA[23] in module ladmatr_streamtoparallelwithburst_Pipeline_VITIS_LOOP_15_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem0_RDATA[22] in module ladmatr_streamtoparallelwithburst_Pipeline_VITIS_LOOP_15_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem0_RDATA[21] in module ladmatr_streamtoparallelwithburst_Pipeline_VITIS_LOOP_15_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem0_RDATA[20] in module ladmatr_streamtoparallelwithburst_Pipeline_VITIS_LOOP_15_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem0_RDATA[19] in module ladmatr_streamtoparallelwithburst_Pipeline_VITIS_LOOP_15_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem0_RDATA[18] in module ladmatr_streamtoparallelwithburst_Pipeline_VITIS_LOOP_15_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem0_RDATA[17] in module ladmatr_streamtoparallelwithburst_Pipeline_VITIS_LOOP_15_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem0_RDATA[16] in module ladmatr_streamtoparallelwithburst_Pipeline_VITIS_LOOP_15_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem0_RDATA[15] in module ladmatr_streamtoparallelwithburst_Pipeline_VITIS_LOOP_15_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem0_RDATA[14] in module ladmatr_streamtoparallelwithburst_Pipeline_VITIS_LOOP_15_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem0_RDATA[13] in module ladmatr_streamtoparallelwithburst_Pipeline_VITIS_LOOP_15_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem0_RDATA[12] in module ladmatr_streamtoparallelwithburst_Pipeline_VITIS_LOOP_15_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem0_RDATA[11] in module ladmatr_streamtoparallelwithburst_Pipeline_VITIS_LOOP_15_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem0_RDATA[10] in module ladmatr_streamtoparallelwithburst_Pipeline_VITIS_LOOP_15_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem0_RDATA[9] in module ladmatr_streamtoparallelwithburst_Pipeline_VITIS_LOOP_15_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem0_RDATA[8] in module ladmatr_streamtoparallelwithburst_Pipeline_VITIS_LOOP_15_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem0_RDATA[7] in module ladmatr_streamtoparallelwithburst_Pipeline_VITIS_LOOP_15_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem0_RDATA[6] in module ladmatr_streamtoparallelwithburst_Pipeline_VITIS_LOOP_15_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem0_RDATA[5] in module ladmatr_streamtoparallelwithburst_Pipeline_VITIS_LOOP_15_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem0_RDATA[4] in module ladmatr_streamtoparallelwithburst_Pipeline_VITIS_LOOP_15_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem0_RDATA[3] in module ladmatr_streamtoparallelwithburst_Pipeline_VITIS_LOOP_15_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem0_RDATA[2] in module ladmatr_streamtoparallelwithburst_Pipeline_VITIS_LOOP_15_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem0_RDATA[1] in module ladmatr_streamtoparallelwithburst_Pipeline_VITIS_LOOP_15_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem0_RDATA[0] in module ladmatr_streamtoparallelwithburst_Pipeline_VITIS_LOOP_15_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem0_RLAST in module ladmatr_streamtoparallelwithburst_Pipeline_VITIS_LOOP_15_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem0_RID[0] in module ladmatr_streamtoparallelwithburst_Pipeline_VITIS_LOOP_15_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem0_RFIFONUM[8] in module ladmatr_streamtoparallelwithburst_Pipeline_VITIS_LOOP_15_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem0_RFIFONUM[7] in module ladmatr_streamtoparallelwithburst_Pipeline_VITIS_LOOP_15_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem0_RFIFONUM[6] in module ladmatr_streamtoparallelwithburst_Pipeline_VITIS_LOOP_15_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem0_RFIFONUM[5] in module ladmatr_streamtoparallelwithburst_Pipeline_VITIS_LOOP_15_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem0_RFIFONUM[4] in module ladmatr_streamtoparallelwithburst_Pipeline_VITIS_LOOP_15_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem0_RFIFONUM[3] in module ladmatr_streamtoparallelwithburst_Pipeline_VITIS_LOOP_15_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem0_RFIFONUM[2] in module ladmatr_streamtoparallelwithburst_Pipeline_VITIS_LOOP_15_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem0_RFIFONUM[1] in module ladmatr_streamtoparallelwithburst_Pipeline_VITIS_LOOP_15_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem0_RFIFONUM[0] in module ladmatr_streamtoparallelwithburst_Pipeline_VITIS_LOOP_15_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem0_RUSER[0] in module ladmatr_streamtoparallelwithburst_Pipeline_VITIS_LOOP_15_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem0_RRESP[1] in module ladmatr_streamtoparallelwithburst_Pipeline_VITIS_LOOP_15_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem0_RRESP[0] in module ladmatr_streamtoparallelwithburst_Pipeline_VITIS_LOOP_15_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem0_BVALID in module ladmatr_streamtoparallelwithburst_Pipeline_VITIS_LOOP_15_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem0_BRESP[1] in module ladmatr_streamtoparallelwithburst_Pipeline_VITIS_LOOP_15_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem0_BRESP[0] in module ladmatr_streamtoparallelwithburst_Pipeline_VITIS_LOOP_15_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem0_BID[0] in module ladmatr_streamtoparallelwithburst_Pipeline_VITIS_LOOP_15_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem0_BUSER[0] in module ladmatr_streamtoparallelwithburst_Pipeline_VITIS_LOOP_15_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln15[61] in module ladmatr_streamtoparallelwithburst_Pipeline_VITIS_LOOP_15_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln15[60] in module ladmatr_streamtoparallelwithburst_Pipeline_VITIS_LOOP_15_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln15[59] in module ladmatr_streamtoparallelwithburst_Pipeline_VITIS_LOOP_15_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln15[58] in module ladmatr_streamtoparallelwithburst_Pipeline_VITIS_LOOP_15_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln15[57] in module ladmatr_streamtoparallelwithburst_Pipeline_VITIS_LOOP_15_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln15[56] in module ladmatr_streamtoparallelwithburst_Pipeline_VITIS_LOOP_15_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln15[55] in module ladmatr_streamtoparallelwithburst_Pipeline_VITIS_LOOP_15_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln15[54] in module ladmatr_streamtoparallelwithburst_Pipeline_VITIS_LOOP_15_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln15[53] in module ladmatr_streamtoparallelwithburst_Pipeline_VITIS_LOOP_15_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln15[52] in module ladmatr_streamtoparallelwithburst_Pipeline_VITIS_LOOP_15_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln15[51] in module ladmatr_streamtoparallelwithburst_Pipeline_VITIS_LOOP_15_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln15[50] in module ladmatr_streamtoparallelwithburst_Pipeline_VITIS_LOOP_15_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln15[49] in module ladmatr_streamtoparallelwithburst_Pipeline_VITIS_LOOP_15_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln15[48] in module ladmatr_streamtoparallelwithburst_Pipeline_VITIS_LOOP_15_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln15[47] in module ladmatr_streamtoparallelwithburst_Pipeline_VITIS_LOOP_15_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln15[46] in module ladmatr_streamtoparallelwithburst_Pipeline_VITIS_LOOP_15_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln15[45] in module ladmatr_streamtoparallelwithburst_Pipeline_VITIS_LOOP_15_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln15[44] in module ladmatr_streamtoparallelwithburst_Pipeline_VITIS_LOOP_15_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln15[43] in module ladmatr_streamtoparallelwithburst_Pipeline_VITIS_LOOP_15_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln15[42] in module ladmatr_streamtoparallelwithburst_Pipeline_VITIS_LOOP_15_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln15[41] in module ladmatr_streamtoparallelwithburst_Pipeline_VITIS_LOOP_15_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln15[40] in module ladmatr_streamtoparallelwithburst_Pipeline_VITIS_LOOP_15_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln15[39] in module ladmatr_streamtoparallelwithburst_Pipeline_VITIS_LOOP_15_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln15[38] in module ladmatr_streamtoparallelwithburst_Pipeline_VITIS_LOOP_15_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln15[37] in module ladmatr_streamtoparallelwithburst_Pipeline_VITIS_LOOP_15_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln15[36] in module ladmatr_streamtoparallelwithburst_Pipeline_VITIS_LOOP_15_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln15[35] in module ladmatr_streamtoparallelwithburst_Pipeline_VITIS_LOOP_15_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln15[34] in module ladmatr_streamtoparallelwithburst_Pipeline_VITIS_LOOP_15_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln15[33] in module ladmatr_streamtoparallelwithburst_Pipeline_VITIS_LOOP_15_2 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 2865.453 ; gain = 0.000 ; free physical = 2866 ; free virtual = 5972
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 2865.453 ; gain = 0.000 ; free physical = 2853 ; free virtual = 5958
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 2865.453 ; gain = 0.000 ; free physical = 2853 ; free virtual = 5958
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.33 ; elapsed = 00:00:00.34 . Memory (MB): peak = 2865.453 ; gain = 0.000 ; free physical = 2759 ; free virtual = 5869
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2903.406 ; gain = 0.000 ; free physical = 2690 ; free virtual = 5801
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.58 ; elapsed = 00:00:00.4 . Memory (MB): peak = 2906.375 ; gain = 2.969 ; free physical = 2822 ; free virtual = 5933
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 2906.375 ; gain = 40.922 ; free physical = 2892 ; free virtual = 6014
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 2906.375 ; gain = 40.922 ; free physical = 2892 ; free virtual = 6014
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 2906.375 ; gain = 40.922 ; free physical = 2892 ; free virtual = 6014
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'axi_wr_state_reg' in module 'axilite_master'
INFO: [Synth 8-802] inferred FSM for state register 'axi_rd_state_reg' in module 'axilite_master'
INFO: [Synth 8-802] inferred FSM for state register 'axi_wr_state_reg' in module 'axilite_slave'
INFO: [Synth 8-802] inferred FSM for state register 'axi_rd_state_reg' in module 'axilite_slave'
INFO: [Synth 8-802] inferred FSM for state register 'axis_state_reg' in module 'axis_master'
INFO: [Synth 8-802] inferred FSM for state register 'axis_state_reg' in module 'axis_slave'
INFO: [Synth 8-802] inferred FSM for state register 'axi_state_reg' in module 'axi_ctrl_logic'
INFO: [Synth 8-802] inferred FSM for state register 'ss_secnd_state_reg' in module 'axi_ctrl_logic'
INFO: [Synth 8-802] inferred FSM for state register 'sm_state_reg' in module 'axi_ctrl_logic'
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'ladmatr_control_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'ladmatr_control_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'ladmatr_gmem0_m_axi_reg_slice'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'ladmatr_gmem0_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'ladmatr_gmem0_m_axi_reg_slice__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'ladmatr_gmem0_m_axi_reg_slice__parameterized2'
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-802] inferred FSM for state register 'ps_axi_fsm_reg_reg' in module 'ps_axil'
INFO: [Synth 8-802] inferred FSM for state register 'axi_fsm_reg_reg' in module 'ps_axil'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            WR_WAIT_ADDR |                              001 |                              000
           WR_WRITE_ADDR |                              010 |                              001
           WR_WRITE_DATA |                              100 |                              010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'axi_wr_state_reg' using encoding 'one-hot' in module 'axilite_master'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            RD_WAIT_ADDR |                               00 |                              000
            RD_READ_ADDR |                               01 |                              001
            RD_DRIVE_RDY |                               10 |                              010
            RD_READ_DATA |                               11 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'axi_rd_state_reg' using encoding 'sequential' in module 'axilite_master'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            RD_WAIT_ADDR |                              001 |                              000
            RD_READ_ADDR |                              010 |                              001
            RD_READ_DATA |                              100 |                              010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'axi_rd_state_reg' using encoding 'one-hot' in module 'axilite_slave'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            WR_WAIT_ADDR |                               00 |                              000
           WR_WRITE_ADDR |                               01 |                              001
           WR_WRITE_DATA |                               10 |                              010
        WR_WRITE_WAIT_BK |                               11 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'axi_wr_state_reg' using encoding 'sequential' in module 'axilite_slave'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
       AXIS_WAIT_BACKEND |                              001 |                              000
          AXIS_SEND_DATA |                              010 |                              001
        AXIS_SEND_BK_RDY |                              100 |                              010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'axis_state_reg' using encoding 'one-hot' in module 'axis_master'
WARNING: [Synth 8-327] inferring latch for variable 'bk_ready_reg' [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/user/axilite_axis/rtl/axis_master.sv:99]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
      AXIS_WAIT_FRONTEND |                              001 |                              000
       AXIS_WAIT_BACKEND |                              010 |                              001
        AXIS_SEND_TREADY |                              100 |                              010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'axis_state_reg' using encoding 'one-hot' in module 'axis_slave'
WARNING: [Synth 8-327] inferring latch for variable 'axis_tready_reg' [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/user/axilite_axis/rtl/axis_slave.sv:96]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
           AXI_WAIT_DATA |                              000 |                              000
          AXI_FETCH_DATA |                              001 |                              001
         AXI_DECIDE_DEST |                              010 |                              010
           AXI_MOVE_DATA |                              011 |                              011
            AXI_TRIG_INT |                              100 |                              101
          AXI_SEND_BKEND |                              101 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'axi_state_reg' using encoding 'sequential' in module 'axi_ctrl_logic'
WARNING: [Synth 8-327] inferring latch for variable 'aa_index_reg' [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/user/axilite_axis/rtl/axi_ctrl_logic.sv:364]
WARNING: [Synth 8-327] inferring latch for variable 'do_nothing_reg' [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/user/axilite_axis/rtl/axi_ctrl_logic.sv:368]
WARNING: [Synth 8-327] inferring latch for variable 'trig_sm_rd_reg' [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/user/axilite_axis/rtl/axi_ctrl_logic.sv:400]
WARNING: [Synth 8-327] inferring latch for variable 'trig_lm_wr_reg' [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/user/axilite_axis/rtl/axi_ctrl_logic.sv:432]
WARNING: [Synth 8-327] inferring latch for variable 'trig_lm_rd_reg' [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/user/axilite_axis/rtl/axi_ctrl_logic.sv:443]
WARNING: [Synth 8-327] inferring latch for variable 'trig_sm_wr_reg' [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/user/axilite_axis/rtl/axi_ctrl_logic.sv:356]
WARNING: [Synth 8-327] inferring latch for variable 'rd_mb_reg' [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/user/axilite_axis/rtl/axi_ctrl_logic.sv:304]
WARNING: [Synth 8-327] inferring latch for variable 'wr_aa_reg' [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/user/axilite_axis/rtl/axi_ctrl_logic.sv:304]
WARNING: [Synth 8-327] inferring latch for variable 'rd_aa_reg' [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/user/axilite_axis/rtl/axi_ctrl_logic.sv:304]
WARNING: [Synth 8-327] inferring latch for variable 'rd_unsupp_reg' [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/user/axilite_axis/rtl/axi_ctrl_logic.sv:304]
WARNING: [Synth 8-327] inferring latch for variable 'rd_ss_complete_reg' [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/user/axilite_axis/rtl/axi_ctrl_logic.sv:304]
WARNING: [Synth 8-327] inferring latch for variable 'wr_mb_reg' [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/user/axilite_axis/rtl/axi_ctrl_logic.sv:304]
WARNING: [Synth 8-327] inferring latch for variable 'wait_rd_data_back_reg' [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/user/axilite_axis/rtl/axi_ctrl_logic.sv:133]
WARNING: [Synth 8-327] inferring latch for variable 'trig_int_reg' [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/user/axilite_axis/rtl/axi_ctrl_logic.sv:426]
WARNING: [Synth 8-327] inferring latch for variable 'addr_ss_reg' [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/user/axilite_axis/rtl/axi_ctrl_logic.sv:419]
WARNING: [Synth 8-327] inferring latch for variable 'data_ss_reg' [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/user/axilite_axis/rtl/axi_ctrl_logic.sv:420]
WARNING: [Synth 8-327] inferring latch for variable 'wstrb_ss_reg' [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/user/axilite_axis/rtl/axi_ctrl_logic.sv:418]
WARNING: [Synth 8-327] inferring latch for variable 'mb_index_reg' [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/user/axilite_axis/rtl/axi_ctrl_logic.sv:358]
WARNING: [Synth 8-327] inferring latch for variable 'bk_sm_valid_reg' [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/user/axilite_axis/rtl/axi_ctrl_logic.sv:278]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
       SM_WAIT_SEND_DATA |                              001 |                              000
         SM_SEND_BK_DATA |                              010 |                              001
       SM_SEND_DATA_DONE |                              100 |                              010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sm_state_reg' using encoding 'one-hot' in module 'axi_ctrl_logic'
WARNING: [Synth 8-327] inferring latch for variable 'set_bk_ss_ready_reg' [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/user/axilite_axis/rtl/axi_ctrl_logic.sv:219]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
       SS_WAIT_GET_SECND |                               00 |                              000
           SS_SEND_BKRDY |                               01 |                              001
           SS_WAIT_BKVLD |                               10 |                              010
           SS_SECND_DATA |                               11 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'ss_secnd_state_reg' using encoding 'sequential' in module 'axi_ctrl_logic'
WARNING: [Synth 8-327] inferring latch for variable 'secnd_data_ss_valid_reg' [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/user/axilite_axis/rtl/axi_ctrl_logic.sv:218]
WARNING: [Synth 8-327] inferring latch for variable 'secnd_data_ss_reg' [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/user/axilite_axis/rtl/axi_ctrl_logic.sv:226]
WARNING: [Synth 8-327] inferring latch for variable 'get_secnd_data_ss_reg' [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/user/axilite_axis/rtl/axi_ctrl_logic.sv:414]
WARNING: [Synth 8-327] inferring latch for variable 'secnd_data_done_reg' [/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_srcs/caravel_soc/rtl/user/axilite_axis/rtl/axi_ctrl_logic.sv:415]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'ladmatr_control_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'ladmatr_control_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'ladmatr_gmem0_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'ladmatr_gmem0_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'ladmatr_gmem0_m_axi_reg_slice__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'ladmatr_gmem0_m_axi_reg_slice__parameterized2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            axi_fsm_idle |                              000 |                              000
      axi_fsm_write_data |                              001 |                              011
  axi_fsm_write_complete |                              010 |                              100
       axi_fsm_read_data |                              011 |                              001
   axi_fsm_read_complete |                              100 |                              010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'axi_fsm_reg_reg' using encoding 'sequential' in module 'ps_axil'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            axi_fsm_idle |                              000 |                              000
      axi_fsm_write_data |                              001 |                              011
  axi_fsm_write_complete |                              010 |                              100
  axi_fsm_write_response |                              011 |                              101
       axi_fsm_read_data |                              100 |                              001
   axi_fsm_read_complete |                              101 |                              010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'ps_axi_fsm_reg_reg' using encoding 'sequential' in module 'ps_axil'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 2906.375 ; gain = 40.922 ; free physical = 2783 ; free virtual = 5914
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   64 Bit       Adders := 5     
	   2 Input   52 Bit       Adders := 2     
	   2 Input   32 Bit       Adders := 5     
	   2 Input   31 Bit       Adders := 1     
	   2 Input   30 Bit       Adders := 1     
	   2 Input   12 Bit       Adders := 2     
	   2 Input   10 Bit       Adders := 1     
	   2 Input    9 Bit       Adders := 4     
	   2 Input    8 Bit       Adders := 4     
	   3 Input    8 Bit       Adders := 1     
	   2 Input    7 Bit       Adders := 8     
	   2 Input    6 Bit       Adders := 4     
	   2 Input    5 Bit       Adders := 20    
	   3 Input    5 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 13    
	   2 Input    3 Bit       Adders := 28    
	   2 Input    2 Bit       Adders := 21    
+---XORs : 
	   2 Input      1 Bit         XORs := 16    
+---Registers : 
	               96 Bit    Registers := 6     
	               72 Bit    Registers := 3     
	               64 Bit    Registers := 11    
	               62 Bit    Registers := 1     
	               52 Bit    Registers := 2     
	               50 Bit    Registers := 16    
	               37 Bit    Registers := 1     
	               36 Bit    Registers := 1     
	               34 Bit    Registers := 1     
	               33 Bit    Registers := 3     
	               32 Bit    Registers := 55    
	               31 Bit    Registers := 2     
	               24 Bit    Registers := 1     
	               21 Bit    Registers := 1     
	               15 Bit    Registers := 4     
	               10 Bit    Registers := 4     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 8     
	                7 Bit    Registers := 7     
	                6 Bit    Registers := 4     
	                5 Bit    Registers := 25    
	                4 Bit    Registers := 63    
	                3 Bit    Registers := 42    
	                2 Bit    Registers := 41    
	                1 Bit    Registers := 245   
+---RAMs : 
	               8K Bit	(255 X 34 bit)          RAMs := 1     
	               4K Bit	(127 X 33 bit)          RAMs := 1     
	               2K Bit	(63 X 36 bit)          RAMs := 1     
+---Muxes : 
	   2 Input   96 Bit        Muxes := 2     
	   2 Input   72 Bit        Muxes := 1     
	   2 Input   64 Bit        Muxes := 9     
	   2 Input   52 Bit        Muxes := 2     
	   2 Input   33 Bit        Muxes := 1     
	   4 Input   32 Bit        Muxes := 3     
	   2 Input   32 Bit        Muxes := 71    
	   3 Input   32 Bit        Muxes := 13    
	  12 Input   32 Bit        Muxes := 1     
	   5 Input   32 Bit        Muxes := 1     
	   6 Input   32 Bit        Muxes := 3     
	   2 Input   30 Bit        Muxes := 2     
	   2 Input   21 Bit        Muxes := 1     
	  22 Input   21 Bit        Muxes := 1     
	   2 Input   20 Bit        Muxes := 2     
	   2 Input   15 Bit        Muxes := 2     
	   5 Input   15 Bit        Muxes := 2     
	   4 Input   12 Bit        Muxes := 2     
	   2 Input   10 Bit        Muxes := 5     
	   2 Input    9 Bit        Muxes := 2     
	   2 Input    8 Bit        Muxes := 77    
	   4 Input    8 Bit        Muxes := 2     
	   2 Input    7 Bit        Muxes := 8     
	   2 Input    6 Bit        Muxes := 5     
	   4 Input    5 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 21    
	   4 Input    4 Bit        Muxes := 3     
	   2 Input    4 Bit        Muxes := 22    
	   3 Input    4 Bit        Muxes := 1     
	   5 Input    4 Bit        Muxes := 1     
	   6 Input    4 Bit        Muxes := 1     
	   4 Input    3 Bit        Muxes := 5     
	   2 Input    3 Bit        Muxes := 149   
	   5 Input    3 Bit        Muxes := 7     
	   8 Input    3 Bit        Muxes := 2     
	   3 Input    3 Bit        Muxes := 9     
	   6 Input    3 Bit        Muxes := 11    
	   2 Input    2 Bit        Muxes := 94    
	   4 Input    2 Bit        Muxes := 15    
	   3 Input    2 Bit        Muxes := 15    
	   4 Input    1 Bit        Muxes := 42    
	   2 Input    1 Bit        Muxes := 308   
	   3 Input    1 Bit        Muxes := 22    
	   5 Input    1 Bit        Muxes := 17    
	   6 Input    1 Bit        Muxes := 17    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_wstate_reg[0]) is unused and will be removed from module ladmatr_control_s_axi.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_rstate_reg[0]) is unused and will be removed from module ladmatr_control_s_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/FSM_sequential_state_reg[1]) is unused and will be removed from module ladmatr_gmem0_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/FSM_sequential_state_reg[0]) is unused and will be removed from module ladmatr_gmem0_m_axi.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:52 ; elapsed = 00:00:56 . Memory (MB): peak = 2906.375 ; gain = 40.922 ; free physical = 3644 ; free virtual = 6781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping Report (see note below)
+----------------------------+------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                 | RTL Object                               | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+----------------------------+------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|\inst/LA_DMA /gmem0_m_axi_U | store_unit/buff_wdata/U_fifo_mem/mem_reg | 63 x 36(READ_FIRST)    | W |   | 63 x 36(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|\inst/LA_DMA /buf_U         | U_ladmatr_fifo_w33_d128_A_ram/mem_reg    | 127 x 33(READ_FIRST)   | W |   | 127 x 33(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
+----------------------------+------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:00 ; elapsed = 00:01:04 . Memory (MB): peak = 2906.375 ; gain = 40.922 ; free physical = 4526 ; free virtual = 7659
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:01 ; elapsed = 00:01:05 . Memory (MB): peak = 2906.375 ; gain = 40.922 ; free physical = 4376 ; free virtual = 7510
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+----------------------------+------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                 | RTL Object                               | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+----------------------------+------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|\inst/LA_DMA /gmem0_m_axi_U | store_unit/buff_wdata/U_fifo_mem/mem_reg | 63 x 36(READ_FIRST)    | W |   | 63 x 36(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|\inst/LA_DMA /buf_U         | U_ladmatr_fifo_w33_d128_A_ram/mem_reg    | 127 x 33(READ_FIRST)   | W |   | 127 x 33(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
+----------------------------+------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:06 ; elapsed = 00:01:10 . Memory (MB): peak = 2906.375 ; gain = 40.922 ; free physical = 3624 ; free virtual = 6757
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-3295] tying undriven pin inst/PL_AS:up_hpri_req to constant 0
INFO: [Synth 8-3295] tying undriven pin inst/PL_AS:la_as_tdata[31] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst/PL_AS:la_as_tdata[30] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst/PL_AS:la_as_tdata[29] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst/PL_AS:la_as_tdata[28] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst/PL_AS:la_as_tdata[27] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst/PL_AS:la_as_tdata[26] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst/PL_AS:la_as_tdata[25] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst/PL_AS:la_as_tdata[24] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst/PL_AS:la_as_tdata[23] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst/PL_AS:la_as_tdata[22] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst/PL_AS:la_as_tdata[21] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst/PL_AS:la_as_tdata[20] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst/PL_AS:la_as_tdata[19] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst/PL_AS:la_as_tdata[18] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst/PL_AS:la_as_tdata[17] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst/PL_AS:la_as_tdata[16] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst/PL_AS:la_as_tdata[15] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst/PL_AS:la_as_tdata[14] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst/PL_AS:la_as_tdata[13] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst/PL_AS:la_as_tdata[12] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst/PL_AS:la_as_tdata[11] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst/PL_AS:la_as_tdata[10] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst/PL_AS:la_as_tdata[9] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst/PL_AS:la_as_tdata[8] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst/PL_AS:la_as_tdata[7] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst/PL_AS:la_as_tdata[6] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst/PL_AS:la_as_tdata[5] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst/PL_AS:la_as_tdata[4] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst/PL_AS:la_as_tdata[3] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst/PL_AS:la_as_tdata[2] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst/PL_AS:la_as_tdata[1] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst/PL_AS:la_as_tdata[0] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst/PL_AS:la_as_tstrb[3] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst/PL_AS:la_as_tstrb[2] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst/PL_AS:la_as_tstrb[1] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst/PL_AS:la_as_tstrb[0] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst/PL_AS:la_as_tkeep[3] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst/PL_AS:la_as_tkeep[2] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst/PL_AS:la_as_tkeep[1] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst/PL_AS:la_as_tkeep[0] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst/PL_AS:la_as_tlast to constant 0
INFO: [Synth 8-3295] tying undriven pin inst/PL_AS:la_as_tvalid to constant 0
INFO: [Synth 8-3295] tying undriven pin inst/PL_AS:la_as_tuser[1] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst/PL_AS:la_as_tuser[0] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst/PL_AS:la_hpri_req to constant 0
INFO: [Synth 8-3295] tying undriven pin inst/PL_AA:m_rdata[31] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst/PL_AA:m_rdata[30] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst/PL_AA:m_rdata[29] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst/PL_AA:m_rdata[28] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst/PL_AA:m_rdata[27] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst/PL_AA:m_rdata[26] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst/PL_AA:m_rdata[25] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst/PL_AA:m_rdata[24] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst/PL_AA:m_rdata[23] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst/PL_AA:m_rdata[22] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst/PL_AA:m_rdata[21] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst/PL_AA:m_rdata[20] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst/PL_AA:m_rdata[19] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst/PL_AA:m_rdata[18] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst/PL_AA:m_rdata[17] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst/PL_AA:m_rdata[16] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst/PL_AA:m_rdata[15] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst/PL_AA:m_rdata[14] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst/PL_AA:m_rdata[13] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst/PL_AA:m_rdata[12] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst/PL_AA:m_rdata[11] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst/PL_AA:m_rdata[10] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst/PL_AA:m_rdata[9] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst/PL_AA:m_rdata[8] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst/PL_AA:m_rdata[7] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst/PL_AA:m_rdata[6] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst/PL_AA:m_rdata[5] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst/PL_AA:m_rdata[4] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst/PL_AA:m_rdata[3] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst/PL_AA:m_rdata[2] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst/PL_AA:m_rdata[1] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst/PL_AA:m_rdata[0] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst/PL_AA:m_rvalid to constant 0
INFO: [Synth 8-3295] tying undriven pin inst/PL_AA:m_awready to constant 0
INFO: [Synth 8-3295] tying undriven pin inst/PL_AA:m_wready to constant 0
INFO: [Synth 8-3295] tying undriven pin inst/PL_AA:m_arready to constant 0
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'insti_0' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'insti_1' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'insti_2' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'insti_3' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'insti_4' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'insti_5' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'insti_6' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'insti_7' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'insti_8' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'insti_9' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'insti_10' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'insti_11' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'insti_12' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'insti_13' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'insti_14' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'insti_15' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'insti_16' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'insti_17' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'insti_18' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'insti_19' to logic
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:13 ; elapsed = 00:01:17 . Memory (MB): peak = 2906.375 ; gain = 40.922 ; free physical = 3535 ; free virtual = 6669
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:13 ; elapsed = 00:01:17 . Memory (MB): peak = 2906.375 ; gain = 40.922 ; free physical = 3532 ; free virtual = 6666
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:14 ; elapsed = 00:01:18 . Memory (MB): peak = 2906.375 ; gain = 40.922 ; free physical = 3485 ; free virtual = 6619
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:14 ; elapsed = 00:01:18 . Memory (MB): peak = 2906.375 ; gain = 40.922 ; free physical = 3480 ; free virtual = 6614
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:14 ; elapsed = 00:01:19 . Memory (MB): peak = 2906.375 ; gain = 40.922 ; free physical = 3472 ; free virtual = 6607
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:14 ; elapsed = 00:01:19 . Memory (MB): peak = 2906.375 ; gain = 40.922 ; free physical = 3472 ; free virtual = 6606
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Dynamic Shift Register Report:
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name       | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | mem_reg[13]    | 96     | 96         | 96     | 0       | 0      | 0      | 0      | 
|dsrl__1     | mem_reg[14]    | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__2     | mem_reg[13]    | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__3     | mem_reg[14]    | 8      | 8          | 8      | 0       | 0      | 0      | 0      | 
|dsrl__4     | mem_reg[14]    | 72     | 72         | 72     | 0       | 0      | 0      | 0      | 
|dsrl__5     | mem_reg[62]    | 37     | 37         | 0      | 74      | 37     | 0      | 0      | 
|dsrl__6     | SRL_SIG_reg[2] | 64     | 64         | 64     | 0       | 0      | 0      | 0      | 
|dsrl__7     | SRL_SIG_reg[7] | 32     | 32         | 32     | 0       | 0      | 0      | 0      | 
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |   164|
|2     |LUT1     |    80|
|3     |LUT2     |   678|
|4     |LUT3     |   946|
|5     |LUT4     |   456|
|6     |LUT5     |   420|
|7     |LUT6     |   961|
|8     |MUXF7    |   139|
|9     |MUXF8    |    45|
|10    |RAMB18E1 |     2|
|12    |SRL16E   |   265|
|13    |SRLC32E  |    74|
|14    |FDCE     |  1572|
|15    |FDPE     |    36|
|16    |FDRE     |  2857|
|17    |FDSE     |    19|
|18    |LD       |    38|
|19    |LDC      |    98|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:14 ; elapsed = 00:01:19 . Memory (MB): peak = 2906.375 ; gain = 40.922 ; free physical = 3472 ; free virtual = 6606
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 20 critical warnings and 366 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:08 ; elapsed = 00:01:12 . Memory (MB): peak = 2906.375 ; gain = 0.000 ; free physical = 3519 ; free virtual = 6654
Synthesis Optimization Complete : Time (s): cpu = 00:01:14 ; elapsed = 00:01:19 . Memory (MB): peak = 2906.383 ; gain = 40.922 ; free physical = 3519 ; free virtual = 6654
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2906.383 ; gain = 0.000 ; free physical = 3522 ; free virtual = 6656
INFO: [Netlist 29-17] Analyzing 486 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2906.383 ; gain = 0.000 ; free physical = 3431 ; free virtual = 6565
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 136 instances were transformed.
  LD => LDCE: 38 instances
  LDC => LDCE: 98 instances

Synth Design complete, checksum: 9a399350
INFO: [Common 17-83] Releasing license: Synthesis
278 Infos, 167 Warnings, 20 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:26 ; elapsed = 00:01:28 . Memory (MB): peak = 2906.383 ; gain = 40.930 ; free physical = 3588 ; free virtual = 6722
INFO: [Common 17-1381] The checkpoint '/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_caravel_fpga/vvd_caravel_fpga.runs/design_1_ps_axil_0_0_synth_1/design_1_ps_axil_0_0.dcp' has been generated.
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Coretcl 2-1174] Renamed 71 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vvd_caravel_fpga/vvd_caravel_fpga.runs/design_1_ps_axil_0_0_synth_1/design_1_ps_axil_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_ps_axil_0_0_utilization_synth.rpt -pb design_1_ps_axil_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Jun 17 12:18:06 2024...
