ftableid clock_id

//Level 2 clock gating setting
//MCUIF
memw32 0x1ff8003c    0xffffffff
 
//SGE [14:8]
//memw32 0x1ff83b00    0x0
clrbit32 0x1ff83b00 (0x7f<<8)

//HW_SE0
//set 0x1ff81b00    bit[9]=0x1
setbit32 0x1ff81b08 (0x1<<9)

//HW_SE1
//set 0x1ff81c00    bit[9]=0x1
setbit32 0x1ff81c08 (0x1<<9)

//HW_SE2
//set 0x1ff83d00    bit[9]=0x1
setbit32 0x1ff83d08 (0x1<<9)

//NFC bit[0] iclk level 1 clock gating enable A2ECO all enable
memw32 0x1ff81070    0xffffffff
memw32 0x1ff81074    0xffffffff

//DMAE 0 enable clockgating
//set 0x1ff81da0    bit[30:24] 0x0
clrbit32 0x1ff81da0 (0x7f<<24)

//DRAMC bit[23] enable dramc power management
//set 0x1ff80C10    bit[23] 0x1
setbit32 0x1ff80C10 (0x1<<23)

//DRAMC bit[31] DIMM clock gating enable
//set 0x1ff80C70    bit[31] 0x1
//disable due to DCLK out of SelfRefresh only have 3nCLK 20170526 default is not gating
//clrbit32 0x1ff80C70 (0x1<<31)
//setbit32 0x1ff80C70 (0x1<<31)

//A2ECO the 1st request may be dropped when exiting L1 clock gating
setbit32 0x1ff80C90 (0x1<<0)
//PMU SATA ASR function 1:enable
//set 0x1ff81f10    bit[9] 0x1
setbit32 0x1ff81f10 (0x1<<9)

//RPMUCLK_GATE/RDBG_CLKEN set 0x1ff81f00    bit[5:4] 0x3
setbit32 0x1ff81f00 (0x3<<4)

//A2ECO DRAMC dynamic DET control support signal has
//setbit32 0x1ff81f00 (0x1<<24)

//OTFB bit[15] L2 clock enable for OTFB SRAM18(XOR redundant SRAM)
//set 0x1ff80020    bit[14:0] 0xffff
setbit32 0x1ff80020 (0x7fff<<0)

//OTFB
//set 0x1ff80020    bit[31:16] 0xffff
setbit32 0x1ff80020 (0xffff<<16)

//SNFC clock gating enable 1:enable
setbit32 0x1ff800e0 (0x1<<24)

//Histogram engine clock gating enable
setbit32 0x1ff8c50c (0x1<<2)

//Level 1 clock gating setting  anyother ones?
memw32 0x1ff80014 0xff7bffff
//bit[11] NFC hardware L1; bit[12] MCU hardware L1 ;bit[10] DRAM hardware L1
//memw32 0x1ff80004 0x10260
memw32 0x1ff80004 0x10a60
//NFC PATCH
//clrbit32 0x1ff8102C (0x3<<20)