Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Mon Mar 21 08:26:28 2022
| Host         : DESKTOP-H1KDTUU running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (25)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (56)
5. checking no_input_delay (3)
6. checking no_output_delay (15)
7. checking multiple_clock (12542)
8. checking generated_clocks (0)
9. checking loops (27)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (25)
-------------------------
 There are 25 register/latch pins with no clock driven by root clock pin: i_spi_clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (56)
-------------------------------------------------
 There are 56 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (15)
--------------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (12542)
----------------------------------
 There are 12542 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (27)
----------------------
 There are 27 combinational loops in the design. (HIGH)


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.594       -1.594                      1                26365        0.052        0.000                      0                26349        3.000        0.000                       0                 12550  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                      Waveform(ns)         Period(ns)      Frequency(MHz)
-----                      ------------         ----------      --------------
i_clk_100mhz               {0.000 5.000}        10.000          100.000         
  clkfbout_clk_wiz_0       {0.000 10.000}       20.000          50.000          
  o_clk_25mhz_clk_wiz_0    {0.000 19.802}       39.604          25.250          
  o_clk_5mhz_clk_wiz_0     {0.000 92.574}       185.149         5.401           
sys_clk_pin                {0.000 5.000}        10.000          100.000         
  clkfbout_clk_wiz_0_1     {0.000 10.000}       20.000          50.000          
  o_clk_25mhz_clk_wiz_0_1  {0.000 19.802}       39.604          25.250          
  o_clk_5mhz_clk_wiz_0_1   {0.000 92.574}       185.149         5.401           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
i_clk_100mhz                                                                                                                                                                 3.000        0.000                       0                     1  
  clkfbout_clk_wiz_0                                                                                                                                                        17.845        0.000                       0                     3  
  o_clk_25mhz_clk_wiz_0         17.220        0.000                      0                18595        0.194        0.000                      0                18595       18.822        0.000                       0                  9352  
  o_clk_5mhz_clk_wiz_0          40.583        0.000                      0                 7388        0.054        0.000                      0                 7388       28.211        0.000                       0                  3194  
sys_clk_pin                                                                                                                                                                  3.000        0.000                       0                     1  
  clkfbout_clk_wiz_0_1                                                                                                                                                      17.845        0.000                       0                     3  
  o_clk_25mhz_clk_wiz_0_1       17.226        0.000                      0                18595        0.194        0.000                      0                18595       18.822        0.000                       0                  9352  
  o_clk_5mhz_clk_wiz_0_1        40.592        0.000                      0                 7388        0.062        0.000                      0                 7388       28.211        0.000                       0                  3194  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock               To Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------               --------                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
o_clk_5mhz_clk_wiz_0     o_clk_25mhz_clk_wiz_0        183.860        0.000                      0                    8                                                                        
o_clk_25mhz_clk_wiz_0_1  o_clk_25mhz_clk_wiz_0         17.220        0.000                      0                18595        0.057        0.000                      0                18595  
o_clk_5mhz_clk_wiz_0_1   o_clk_25mhz_clk_wiz_0        183.860        0.000                      0                    8                                                                        
o_clk_25mhz_clk_wiz_0    o_clk_5mhz_clk_wiz_0          -1.594       -1.594                      1                    9        0.064        0.000                      0                    1  
o_clk_25mhz_clk_wiz_0_1  o_clk_5mhz_clk_wiz_0          -1.594       -1.594                      1                    9        0.064        0.000                      0                    1  
o_clk_5mhz_clk_wiz_0_1   o_clk_5mhz_clk_wiz_0          40.583        0.000                      0                 7388        0.052        0.000                      0                 7388  
o_clk_25mhz_clk_wiz_0    o_clk_25mhz_clk_wiz_0_1       17.220        0.000                      0                18595        0.057        0.000                      0                18595  
o_clk_5mhz_clk_wiz_0     o_clk_25mhz_clk_wiz_0_1      183.860        0.000                      0                    8                                                                        
o_clk_5mhz_clk_wiz_0_1   o_clk_25mhz_clk_wiz_0_1      183.860        0.000                      0                    8                                                                        
o_clk_25mhz_clk_wiz_0    o_clk_5mhz_clk_wiz_0_1        -1.585       -1.585                      1                    9        0.073        0.000                      0                    1  
o_clk_5mhz_clk_wiz_0     o_clk_5mhz_clk_wiz_0_1        40.583        0.000                      0                 7388        0.052        0.000                      0                 7388  
o_clk_25mhz_clk_wiz_0_1  o_clk_5mhz_clk_wiz_0_1        -1.585       -1.585                      1                    9        0.073        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group               From Clock               To Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------               ----------               --------                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**        o_clk_25mhz_clk_wiz_0    o_clk_25mhz_clk_wiz_0         34.908        0.000                      0                   71        0.691        0.000                      0                   71  
**async_default**        o_clk_25mhz_clk_wiz_0_1  o_clk_25mhz_clk_wiz_0         34.908        0.000                      0                   71        0.554        0.000                      0                   71  
**async_default**        o_clk_25mhz_clk_wiz_0    o_clk_25mhz_clk_wiz_0_1       34.908        0.000                      0                   71        0.554        0.000                      0                   71  
**async_default**        o_clk_25mhz_clk_wiz_0_1  o_clk_25mhz_clk_wiz_0_1       34.913        0.000                      0                   71        0.691        0.000                      0                   71  
**async_default**        o_clk_5mhz_clk_wiz_0     o_clk_5mhz_clk_wiz_0          86.037        0.000                      0                  294        1.131        0.000                      0                  294  
**async_default**        o_clk_5mhz_clk_wiz_0_1   o_clk_5mhz_clk_wiz_0          86.037        0.000                      0                  294        0.948        0.000                      0                  294  
**async_default**        o_clk_5mhz_clk_wiz_0     o_clk_5mhz_clk_wiz_0_1        86.037        0.000                      0                  294        0.948        0.000                      0                  294  
**async_default**        o_clk_5mhz_clk_wiz_0_1   o_clk_5mhz_clk_wiz_0_1        86.046        0.000                      0                  294        1.131        0.000                      0                  294  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  i_clk_100mhz
  To Clock:  i_clk_100mhz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         i_clk_100mhz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { i_clk_100mhz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { pll/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         20.000      17.845     BUFGCTRL_X0Y18   pll/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  o_clk_25mhz_clk_wiz_0
  To Clock:  o_clk_25mhz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       17.220ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.194ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       18.822ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.220ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer0_reg[98][6]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        22.160ns  (logic 2.454ns (11.074%)  route 19.706ns (88.926%))
  Logic Levels:           0  
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.349ns = ( 38.254 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.850ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9350, routed)        1.690    -0.850    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X0Y38         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y38         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.454     1.604 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[8]
                         net (fo=765, routed)        19.706    21.310    debuggerTop/video_output/D[2]
    SLICE_X49Y195        FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[98][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9350, routed)        1.671    38.254    debuggerTop/video_output/o_clk_25mhz
    SLICE_X49Y195        FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[98][6]/C
                         clock pessimism              0.480    38.735    
                         clock uncertainty           -0.138    38.597    
    SLICE_X49Y195        FDCE (Setup_fdce_C_D)       -0.067    38.530    debuggerTop/video_output/r_linebuffer0_reg[98][6]
  -------------------------------------------------------------------
                         required time                         38.530    
                         arrival time                         -21.310    
  -------------------------------------------------------------------
                         slack                                 17.220    

Slack (MET) :             17.256ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer0_reg[96][6]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        22.111ns  (logic 2.454ns (11.099%)  route 19.657ns (88.901%))
  Logic Levels:           0  
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.349ns = ( 38.254 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.850ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9350, routed)        1.690    -0.850    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X0Y38         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y38         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.454     1.604 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[8]
                         net (fo=765, routed)        19.657    21.261    debuggerTop/video_output/D[2]
    SLICE_X48Y194        FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[96][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9350, routed)        1.671    38.254    debuggerTop/video_output/o_clk_25mhz
    SLICE_X48Y194        FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[96][6]/C
                         clock pessimism              0.480    38.735    
                         clock uncertainty           -0.138    38.597    
    SLICE_X48Y194        FDCE (Setup_fdce_C_D)       -0.081    38.516    debuggerTop/video_output/r_linebuffer0_reg[96][6]
  -------------------------------------------------------------------
                         required time                         38.516    
                         arrival time                         -21.261    
  -------------------------------------------------------------------
                         slack                                 17.256    

Slack (MET) :             17.303ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer0_reg[97][6]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        22.114ns  (logic 2.454ns (11.097%)  route 19.660ns (88.903%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.351ns = ( 38.252 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.850ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9350, routed)        1.690    -0.850    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X0Y38         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y38         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.454     1.604 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[8]
                         net (fo=765, routed)        19.660    21.264    debuggerTop/video_output/D[2]
    SLICE_X50Y194        FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[97][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9350, routed)        1.669    38.252    debuggerTop/video_output/o_clk_25mhz
    SLICE_X50Y194        FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[97][6]/C
                         clock pessimism              0.480    38.733    
                         clock uncertainty           -0.138    38.595    
    SLICE_X50Y194        FDCE (Setup_fdce_C_D)       -0.028    38.567    debuggerTop/video_output/r_linebuffer0_reg[97][6]
  -------------------------------------------------------------------
                         required time                         38.567    
                         arrival time                         -21.264    
  -------------------------------------------------------------------
                         slack                                 17.303    

Slack (MET) :             17.404ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer0_reg[104][6]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        21.977ns  (logic 2.454ns (11.166%)  route 19.523ns (88.834%))
  Logic Levels:           0  
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.349ns = ( 38.254 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.850ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9350, routed)        1.690    -0.850    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X0Y38         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y38         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.454     1.604 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[8]
                         net (fo=765, routed)        19.523    21.127    debuggerTop/video_output/D[2]
    SLICE_X48Y195        FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[104][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9350, routed)        1.671    38.254    debuggerTop/video_output/o_clk_25mhz
    SLICE_X48Y195        FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[104][6]/C
                         clock pessimism              0.480    38.735    
                         clock uncertainty           -0.138    38.597    
    SLICE_X48Y195        FDCE (Setup_fdce_C_D)       -0.067    38.530    debuggerTop/video_output/r_linebuffer0_reg[104][6]
  -------------------------------------------------------------------
                         required time                         38.530    
                         arrival time                         -21.127    
  -------------------------------------------------------------------
                         slack                                 17.404    

Slack (MET) :             17.408ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer0_reg[107][6]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        22.009ns  (logic 2.454ns (11.150%)  route 19.555ns (88.850%))
  Logic Levels:           0  
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.349ns = ( 38.254 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.850ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9350, routed)        1.690    -0.850    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X0Y38         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y38         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.454     1.604 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[8]
                         net (fo=765, routed)        19.555    21.158    debuggerTop/video_output/D[2]
    SLICE_X46Y195        FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[107][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9350, routed)        1.671    38.254    debuggerTop/video_output/o_clk_25mhz
    SLICE_X46Y195        FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[107][6]/C
                         clock pessimism              0.480    38.735    
                         clock uncertainty           -0.138    38.597    
    SLICE_X46Y195        FDCE (Setup_fdce_C_D)       -0.031    38.566    debuggerTop/video_output/r_linebuffer0_reg[107][6]
  -------------------------------------------------------------------
                         required time                         38.566    
                         arrival time                         -21.158    
  -------------------------------------------------------------------
                         slack                                 17.408    

Slack (MET) :             17.486ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer0_reg[101][6]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        21.931ns  (logic 2.454ns (11.190%)  route 19.477ns (88.810%))
  Logic Levels:           0  
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.349ns = ( 38.254 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.850ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9350, routed)        1.690    -0.850    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X0Y38         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y38         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.454     1.604 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[8]
                         net (fo=765, routed)        19.477    21.081    debuggerTop/video_output/D[2]
    SLICE_X46Y196        FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[101][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9350, routed)        1.671    38.254    debuggerTop/video_output/o_clk_25mhz
    SLICE_X46Y196        FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[101][6]/C
                         clock pessimism              0.480    38.735    
                         clock uncertainty           -0.138    38.597    
    SLICE_X46Y196        FDCE (Setup_fdce_C_D)       -0.031    38.566    debuggerTop/video_output/r_linebuffer0_reg[101][6]
  -------------------------------------------------------------------
                         required time                         38.566    
                         arrival time                         -21.081    
  -------------------------------------------------------------------
                         slack                                 17.486    

Slack (MET) :             17.547ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer0_reg[106][6]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        21.819ns  (logic 2.454ns (11.247%)  route 19.365ns (88.753%))
  Logic Levels:           0  
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.349ns = ( 38.254 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.850ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9350, routed)        1.690    -0.850    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X0Y38         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y38         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.454     1.604 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[8]
                         net (fo=765, routed)        19.365    20.969    debuggerTop/video_output/D[2]
    SLICE_X47Y195        FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[106][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9350, routed)        1.671    38.254    debuggerTop/video_output/o_clk_25mhz
    SLICE_X47Y195        FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[106][6]/C
                         clock pessimism              0.480    38.735    
                         clock uncertainty           -0.138    38.597    
    SLICE_X47Y195        FDCE (Setup_fdce_C_D)       -0.081    38.516    debuggerTop/video_output/r_linebuffer0_reg[106][6]
  -------------------------------------------------------------------
                         required time                         38.516    
                         arrival time                         -20.969    
  -------------------------------------------------------------------
                         slack                                 17.547    

Slack (MET) :             17.860ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer0_reg[111][6]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        21.529ns  (logic 2.454ns (11.398%)  route 19.075ns (88.602%))
  Logic Levels:           0  
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.349ns = ( 38.254 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.850ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9350, routed)        1.690    -0.850    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X0Y38         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y38         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.454     1.604 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[8]
                         net (fo=765, routed)        19.075    20.679    debuggerTop/video_output/D[2]
    SLICE_X47Y194        FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[111][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9350, routed)        1.671    38.254    debuggerTop/video_output/o_clk_25mhz
    SLICE_X47Y194        FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[111][6]/C
                         clock pessimism              0.480    38.735    
                         clock uncertainty           -0.138    38.597    
    SLICE_X47Y194        FDCE (Setup_fdce_C_D)       -0.058    38.539    debuggerTop/video_output/r_linebuffer0_reg[111][6]
  -------------------------------------------------------------------
                         required time                         38.539    
                         arrival time                         -20.679    
  -------------------------------------------------------------------
                         slack                                 17.860    

Slack (MET) :             17.863ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer0_reg[99][6]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        21.528ns  (logic 2.454ns (11.399%)  route 19.074ns (88.601%))
  Logic Levels:           0  
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.347ns = ( 38.256 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.850ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9350, routed)        1.690    -0.850    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X0Y38         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y38         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.454     1.604 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[8]
                         net (fo=765, routed)        19.074    20.678    debuggerTop/video_output/D[2]
    SLICE_X45Y194        FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[99][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9350, routed)        1.673    38.256    debuggerTop/video_output/o_clk_25mhz
    SLICE_X45Y194        FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[99][6]/C
                         clock pessimism              0.480    38.737    
                         clock uncertainty           -0.138    38.599    
    SLICE_X45Y194        FDCE (Setup_fdce_C_D)       -0.058    38.541    debuggerTop/video_output/r_linebuffer0_reg[99][6]
  -------------------------------------------------------------------
                         required time                         38.541    
                         arrival time                         -20.678    
  -------------------------------------------------------------------
                         slack                                 17.863    

Slack (MET) :             17.869ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer0_reg[100][6]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        21.515ns  (logic 2.454ns (11.406%)  route 19.061ns (88.594%))
  Logic Levels:           0  
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.350ns = ( 38.253 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.850ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9350, routed)        1.690    -0.850    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X0Y38         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y38         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.454     1.604 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[8]
                         net (fo=765, routed)        19.061    20.665    debuggerTop/video_output/D[2]
    SLICE_X48Y192        FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[100][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9350, routed)        1.670    38.253    debuggerTop/video_output/o_clk_25mhz
    SLICE_X48Y192        FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[100][6]/C
                         clock pessimism              0.480    38.734    
                         clock uncertainty           -0.138    38.596    
    SLICE_X48Y192        FDCE (Setup_fdce_C_D)       -0.062    38.534    debuggerTop/video_output/r_linebuffer0_reg[100][6]
  -------------------------------------------------------------------
                         required time                         38.534    
                         arrival time                         -20.665    
  -------------------------------------------------------------------
                         slack                                 17.869    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.164ns (54.395%)  route 0.137ns (45.605%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9350, routed)        0.572    -0.592    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X30Y98         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y98         FDRE (Prop_fdre_C_Q)         0.164    -0.428 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[6]/Q
                         net (fo=4, routed)           0.137    -0.291    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Q[2]
    SLICE_X29Y98         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9350, routed)        0.843    -0.830    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X29Y98         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/C
                         clock pessimism              0.275    -0.555    
    SLICE_X29Y98         FDRE (Hold_fdre_C_D)         0.070    -0.485    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]
  -------------------------------------------------------------------
                         required time                          0.485    
                         arrival time                          -0.291    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.141ns (48.065%)  route 0.152ns (51.935%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9350, routed)        0.572    -0.592    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X31Y98         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y98         FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/Q
                         net (fo=6, routed)           0.152    -0.299    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_pntr_plus1[3]
    SLICE_X30Y98         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9350, routed)        0.843    -0.830    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X30Y98         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism              0.251    -0.579    
    SLICE_X30Y98         FDRE (Hold_fdre_C_D)         0.064    -0.515    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.515    
                         arrival time                          -0.299    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9350, routed)        0.565    -0.599    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/dest_clk
    SLICE_X32Y104        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y104        FDRE (Prop_fdre_C_Q)         0.128    -0.471 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[1]/Q
                         net (fo=1, routed)           0.119    -0.352    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff[1]
    SLICE_X32Y104        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9350, routed)        0.836    -0.837    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/dest_clk
    SLICE_X32Y104        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[2]/C
                         clock pessimism              0.238    -0.599    
    SLICE_X32Y104        FDRE (Hold_fdre_C_D)         0.017    -0.582    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[2]
  -------------------------------------------------------------------
                         required time                          0.582    
                         arrival time                          -0.352    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 debuggerTop/vga_generator/r_x_reg[1]_rep/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.246ns (70.135%)  route 0.105ns (29.865%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9350, routed)        0.563    -0.601    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X30Y138        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y138        FDCE (Prop_fdce_C_Q)         0.148    -0.453 r  debuggerTop/vga_generator/r_x_reg[1]_rep/Q
                         net (fo=121, routed)         0.105    -0.348    debuggerTop/vga_generator/r_x_reg[1]_rep_0
    SLICE_X30Y138        LUT3 (Prop_lut3_I1_O)        0.098    -0.250 r  debuggerTop/vga_generator/r_x[2]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.250    debuggerTop/vga_generator/r_x[2]
    SLICE_X30Y138        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9350, routed)        0.834    -0.839    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X30Y138        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[2]/C
                         clock pessimism              0.238    -0.601    
    SLICE_X30Y138        FDCE (Hold_fdce_C_D)         0.120    -0.481    debuggerTop/vga_generator/r_x_reg[2]
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                          -0.250    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.504ns  (logic 0.164ns (32.548%)  route 0.340ns (67.452%))
  Logic Levels:           0  
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9350, routed)        0.565    -0.599    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X30Y104        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y104        FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          0.340    -0.095    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/SS[0]
    SLICE_X31Y98         FDSE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9350, routed)        0.843    -0.830    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X31Y98         FDSE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism              0.509    -0.321    
    SLICE_X31Y98         FDSE (Hold_fdse_C_S)        -0.018    -0.339    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.339    
                         arrival time                          -0.095    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.504ns  (logic 0.164ns (32.548%)  route 0.340ns (67.452%))
  Logic Levels:           0  
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9350, routed)        0.565    -0.599    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X30Y104        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y104        FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          0.340    -0.095    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/SS[0]
    SLICE_X31Y98         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9350, routed)        0.843    -0.830    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X31Y98         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism              0.509    -0.321    
    SLICE_X31Y98         FDRE (Hold_fdre_C_R)        -0.018    -0.339    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.339    
                         arrival time                          -0.095    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.504ns  (logic 0.164ns (32.548%)  route 0.340ns (67.452%))
  Logic Levels:           0  
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9350, routed)        0.565    -0.599    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X30Y104        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y104        FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          0.340    -0.095    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/SS[0]
    SLICE_X31Y98         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9350, routed)        0.843    -0.830    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X31Y98         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                         clock pessimism              0.509    -0.321    
    SLICE_X31Y98         FDRE (Hold_fdre_C_R)        -0.018    -0.339    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.339    
                         arrival time                          -0.095    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.504ns  (logic 0.164ns (32.548%)  route 0.340ns (67.452%))
  Logic Levels:           0  
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9350, routed)        0.565    -0.599    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X30Y104        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y104        FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          0.340    -0.095    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/SS[0]
    SLICE_X31Y98         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9350, routed)        0.843    -0.830    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X31Y98         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
                         clock pessimism              0.509    -0.321    
    SLICE_X31Y98         FDRE (Hold_fdre_C_R)        -0.018    -0.339    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.339    
                         arrival time                          -0.095    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.504ns  (logic 0.164ns (32.548%)  route 0.340ns (67.452%))
  Logic Levels:           0  
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9350, routed)        0.565    -0.599    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X30Y104        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y104        FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          0.340    -0.095    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/SS[0]
    SLICE_X31Y98         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9350, routed)        0.843    -0.830    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X31Y98         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/C
                         clock pessimism              0.509    -0.321    
    SLICE_X31Y98         FDRE (Hold_fdre_C_R)        -0.018    -0.339    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.339    
                         arrival time                          -0.095    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.504ns  (logic 0.164ns (32.548%)  route 0.340ns (67.452%))
  Logic Levels:           0  
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9350, routed)        0.565    -0.599    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X30Y104        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y104        FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          0.340    -0.095    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/SS[0]
    SLICE_X31Y98         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9350, routed)        0.843    -0.830    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X31Y98         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/C
                         clock pessimism              0.509    -0.321    
    SLICE_X31Y98         FDRE (Hold_fdre_C_R)        -0.018    -0.339    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.339    
                         arrival time                          -0.095    
  -------------------------------------------------------------------
                         slack                                  0.244    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         o_clk_25mhz_clk_wiz_0
Waveform(ns):       { 0.000 19.802 }
Period(ns):         39.604
Sources:            { pll/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         39.604      37.028     RAMB18_X0Y38     debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         39.604      37.449     BUFGCTRL_X0Y16   pll/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         39.604      38.355     MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDCE/C              n/a            1.000         39.604      38.604     SLICE_X18Y168    debuggerTop/video_output/r_linebuffer0_reg[189][14]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.604      38.604     SLICE_X10Y166    debuggerTop/video_output/r_linebuffer0_reg[189][15]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.604      38.604     SLICE_X10Y166    debuggerTop/video_output/r_linebuffer0_reg[189][20]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.604      38.604     SLICE_X18Y166    debuggerTop/video_output/r_linebuffer0_reg[189][21]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.604      38.604     SLICE_X14Y163    debuggerTop/video_output/r_linebuffer0_reg[189][22]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.604      38.604     SLICE_X10Y166    debuggerTop/video_output/r_linebuffer0_reg[189][23]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.604      38.604     SLICE_X10Y166    debuggerTop/video_output/r_linebuffer0_reg[189][4]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       39.604      173.756    MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         19.802      18.822     SLICE_X30Y103    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         19.802      18.822     SLICE_X30Y103    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X50Y128    debuggerTop/video_output/r_linebuffer2_reg[129][15]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X51Y122    debuggerTop/video_output/r_linebuffer2_reg[131][21]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X56Y122    debuggerTop/video_output/r_linebuffer2_reg[131][5]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X56Y122    debuggerTop/video_output/r_linebuffer2_reg[131][7]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X53Y120    debuggerTop/video_output/r_linebuffer2_reg[132][13]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X53Y120    debuggerTop/video_output/r_linebuffer2_reg[132][14]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X57Y121    debuggerTop/video_output/r_linebuffer2_reg[132][7]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X57Y122    debuggerTop/video_output/r_linebuffer2_reg[134][5]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         19.802      18.822     SLICE_X30Y103    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         19.802      18.822     SLICE_X30Y103    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X18Y168    debuggerTop/video_output/r_linebuffer0_reg[189][14]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X10Y166    debuggerTop/video_output/r_linebuffer0_reg[189][15]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X10Y166    debuggerTop/video_output/r_linebuffer0_reg[189][20]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X18Y166    debuggerTop/video_output/r_linebuffer0_reg[189][21]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X10Y166    debuggerTop/video_output/r_linebuffer0_reg[189][23]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X10Y166    debuggerTop/video_output/r_linebuffer0_reg[189][4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X10Y166    debuggerTop/video_output/r_linebuffer0_reg[189][5]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X10Y166    debuggerTop/video_output/r_linebuffer0_reg[189][6]/C



---------------------------------------------------------------------------------------------------
From Clock:  o_clk_5mhz_clk_wiz_0
  To Clock:  o_clk_5mhz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       40.583ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.054ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       28.211ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             40.583ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 rise@185.149ns - o_clk_5mhz_clk_wiz_0 fall@92.574ns)
  Data Path Delay:        50.993ns  (logic 9.132ns (17.908%)  route 41.861ns (82.092%))
  Logic Levels:           52  (LUT2=6 LUT3=3 LUT4=9 LUT5=14 LUT6=20)
  Clock Path Skew:        -0.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.464ns = ( 183.685 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.728ns = ( 91.847 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        1.812    91.847    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X30Y11         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y11         FDCE (Prop_fdce_C_Q)         0.524    92.371 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[1]/Q
                         net (fo=168, routed)         3.183    95.554    debuggerTop/nes/cpu2A03/cpu6502/decoder/Q[1]
    SLICE_X13Y7          LUT3 (Prop_lut3_I0_O)        0.124    95.678 r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_bus_db_n_i_17/O
                         net (fo=8, routed)           1.935    97.613    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_22
    SLICE_X26Y4          LUT6 (Prop_lut6_I3_O)        0.124    97.737 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_27__0/O
                         net (fo=1, routed)           0.965    98.702    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_27__0_n_2
    SLICE_X30Y3          LUT6 (Prop_lut6_I1_O)        0.124    98.826 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_13/O
                         net (fo=1, routed)           0.312    99.138    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_13_n_2
    SLICE_X30Y2          LUT6 (Prop_lut6_I3_O)        0.124    99.262 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_4/O
                         net (fo=10, routed)          0.840   100.101    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_4_n_2
    SLICE_X30Y9          LUT2 (Prop_lut2_I1_O)        0.150   100.251 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_8/O
                         net (fo=10, routed)          0.672   100.924    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_8_n_2
    SLICE_X33Y11         LUT6 (Prop_lut6_I4_O)        0.328   101.252 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_2/O
                         net (fo=9, routed)           0.985   102.237    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_0
    SLICE_X34Y13         LUT5 (Prop_lut5_I1_O)        0.150   102.387 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_2__0/O
                         net (fo=22, routed)          0.905   103.292    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[15]
    SLICE_X32Y17         LUT2 (Prop_lut2_I1_O)        0.328   103.620 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5/O
                         net (fo=28, routed)          0.661   104.282    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5_n_2
    SLICE_X31Y18         LUT6 (Prop_lut6_I2_O)        0.124   104.406 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17/O
                         net (fo=1, routed)           0.154   104.559    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17_n_2
    SLICE_X31Y18         LUT2 (Prop_lut2_I0_O)        0.124   104.683 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_7/O
                         net (fo=9, routed)           0.898   105.582    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_nes_ram_rw
    SLICE_X33Y21         LUT6 (Prop_lut6_I3_O)        0.124   105.706 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           0.598   106.304    debuggerTop/nes/cpu2A03/cpu6502/dl/D[6]
    SLICE_X33Y15         LUT4 (Prop_lut4_I3_O)        0.124   106.428 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[6]_i_2__0/O
                         net (fo=4, routed)           0.663   107.092    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[6]_0
    SLICE_X33Y10         LUT6 (Prop_lut6_I4_O)        0.124   107.216 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4/O
                         net (fo=1, routed)           0.433   107.649    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4_n_2
    SLICE_X33Y10         LUT5 (Prop_lut5_I0_O)        0.150   107.799 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_2/O
                         net (fo=9, routed)           0.778   108.577    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]_1
    SLICE_X35Y13         LUT5 (Prop_lut5_I0_O)        0.348   108.925 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[14]_i_2/O
                         net (fo=4, routed)           0.963   109.888    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[14]
    SLICE_X32Y17         LUT2 (Prop_lut2_I0_O)        0.332   110.220 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_5/O
                         net (fo=5, routed)           0.484   110.704    debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir_reg[0]_1
    SLICE_X30Y15         LUT6 (Prop_lut6_I3_O)        0.124   110.828 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir[0]_i_1/O
                         net (fo=4, routed)           0.450   111.278    debuggerTop/nes/cpu2A03/cpu6502/dl/D[0]
    SLICE_X32Y15         LUT4 (Prop_lut4_I3_O)        0.124   111.402 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_4__0/O
                         net (fo=6, routed)           0.890   112.292    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]_0
    SLICE_X30Y12         LUT2 (Prop_lut2_I1_O)        0.124   112.416 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0/O
                         net (fo=1, routed)           0.556   112.972    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0_n_2
    SLICE_X29Y9          LUT6 (Prop_lut6_I0_O)        0.124   113.096 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_1__0/O
                         net (fo=5, routed)           0.752   113.849    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[0]
    SLICE_X31Y13         LUT4 (Prop_lut4_I2_O)        0.118   113.967 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[0]_i_2/O
                         net (fo=9, routed)           0.685   114.651    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[0]
    SLICE_X26Y17         LUT5 (Prop_lut5_I3_O)        0.326   114.977 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_3/O
                         net (fo=108, routed)         1.097   116.074    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_1
    SLICE_X33Y27         LUT5 (Prop_lut5_I1_O)        0.124   116.198 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2/O
                         net (fo=1, routed)           0.524   116.723    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[5]
    SLICE_X33Y22         LUT6 (Prop_lut6_I2_O)        0.124   116.847 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_1/O
                         net (fo=4, routed)           0.785   117.632    debuggerTop/nes/cpu2A03/cpu6502/dl/D[5]
    SLICE_X33Y15         LUT4 (Prop_lut4_I3_O)        0.124   117.756 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[5]_i_2__0/O
                         net (fo=4, routed)           0.640   118.396    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[5]
    SLICE_X34Y10         LUT6 (Prop_lut6_I4_O)        0.124   118.520 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.301   118.821    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X35Y9          LUT5 (Prop_lut5_I0_O)        0.124   118.945 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.737   119.681    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_3[1]
    SLICE_X35Y13         LUT5 (Prop_lut5_I1_O)        0.118   119.799 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[10]_i_3/O
                         net (fo=29, routed)          1.111   120.910    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][1]
    SLICE_X29Y17         LUT4 (Prop_lut4_I1_O)        0.326   121.236 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_9/O
                         net (fo=1, routed)           0.154   121.390    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_9_n_2
    SLICE_X29Y17         LUT6 (Prop_lut6_I5_O)        0.124   121.514 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_4/O
                         net (fo=73, routed)          1.017   122.531    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[2]_0
    SLICE_X29Y28         LUT5 (Prop_lut5_I3_O)        0.124   122.655 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_2/O
                         net (fo=1, routed)           0.658   123.314    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[4]
    SLICE_X31Y21         LUT6 (Prop_lut6_I2_O)        0.124   123.438 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_1/O
                         net (fo=4, routed)           0.670   124.107    debuggerTop/nes/cpu2A03/cpu6502/dl/D[4]
    SLICE_X33Y15         LUT4 (Prop_lut4_I3_O)        0.124   124.231 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[4]_i_2__0/O
                         net (fo=4, routed)           0.695   124.926    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[4]
    SLICE_X34Y9          LUT6 (Prop_lut6_I5_O)        0.124   125.050 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2/O
                         net (fo=1, routed)           0.306   125.356    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2_n_2
    SLICE_X34Y8          LUT5 (Prop_lut5_I0_O)        0.124   125.480 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_1__0/O
                         net (fo=9, routed)           0.649   126.129    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_3[0]
    SLICE_X32Y13         LUT5 (Prop_lut5_I1_O)        0.118   126.247 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[12]_i_2/O
                         net (fo=4, routed)           0.707   126.954    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][0]
    SLICE_X30Y19         LUT6 (Prop_lut6_I4_O)        0.326   127.280 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_4/O
                         net (fo=29, routed)          0.519   127.799    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[12]
    SLICE_X32Y21         LUT6 (Prop_lut6_I0_O)        0.124   127.923 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[1]_i_1/O
                         net (fo=4, routed)           0.604   128.527    debuggerTop/nes/cpu2A03/cpu6502/dl/D[1]
    SLICE_X33Y15         LUT4 (Prop_lut4_I3_O)        0.124   128.651 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4__0/O
                         net (fo=5, routed)           0.831   129.482    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[1]
    SLICE_X30Y12         LUT2 (Prop_lut2_I1_O)        0.148   129.630 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0/O
                         net (fo=1, routed)           0.436   130.066    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0_n_2
    SLICE_X30Y11         LUT6 (Prop_lut6_I0_O)        0.328   130.394 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_1__0/O
                         net (fo=6, routed)           0.758   131.151    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[1]
    SLICE_X29Y13         LUT4 (Prop_lut4_I2_O)        0.118   131.269 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[1]_i_2/O
                         net (fo=9, routed)           0.763   132.032    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[1]
    SLICE_X27Y17         LUT5 (Prop_lut5_I3_O)        0.326   132.358 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_5/O
                         net (fo=80, routed)          1.248   133.606    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X30Y27         LUT6 (Prop_lut6_I5_O)        0.124   133.730 r  debuggerTop/nes/ppu/r_ir[2]_i_5/O
                         net (fo=1, routed)           0.492   134.222    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[2]_0
    SLICE_X30Y27         LUT5 (Prop_lut5_I0_O)        0.124   134.346 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2/O
                         net (fo=1, routed)           0.640   134.986    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[2]
    SLICE_X32Y21         LUT6 (Prop_lut6_I2_O)        0.124   135.110 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_1/O
                         net (fo=4, routed)           0.720   135.830    debuggerTop/nes/cpu2A03/cpu6502/dl/D[2]
    SLICE_X32Y15         LUT4 (Prop_lut4_I3_O)        0.124   135.954 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[2]_i_5__0/O
                         net (fo=5, routed)           0.822   136.776    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[2]_0
    SLICE_X33Y13         LUT3 (Prop_lut3_I2_O)        0.152   136.928 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3/O
                         net (fo=1, routed)           0.433   137.362    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_0
    SLICE_X33Y13         LUT5 (Prop_lut5_I2_O)        0.326   137.688 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_1/O
                         net (fo=3, routed)           0.453   138.140    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]_0[2]
    SLICE_X32Y13         LUT3 (Prop_lut3_I2_O)        0.124   138.264 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_nes_write_address[10]_i_2/O
                         net (fo=4, routed)           0.892   139.156    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address_reg[10][0]
    SLICE_X33Y19         LUT6 (Prop_lut6_I4_O)        0.124   139.280 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_34__0/O
                         net (fo=1, routed)           0.641   139.921    debuggerTop/values/r_nes_read_data_reg[7]
    SLICE_X38Y22         LUT5 (Prop_lut5_I0_O)        0.124   140.045 r  debuggerTop/values/blockRam_i_8__0/O
                         net (fo=16, routed)          2.795   142.840    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addra[10]
    RAMB36_X0Y13         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        1.557   183.685    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y13         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.487   184.172    
                         clock uncertainty           -0.183   183.989    
    RAMB36_X0Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566   183.423    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        183.423    
                         arrival time                        -142.840    
  -------------------------------------------------------------------
                         slack                                 40.583    

Slack (MET) :             40.661ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 rise@185.149ns - o_clk_5mhz_clk_wiz_0 fall@92.574ns)
  Data Path Delay:        50.903ns  (logic 9.132ns (17.940%)  route 41.771ns (82.060%))
  Logic Levels:           52  (LUT2=6 LUT3=3 LUT4=9 LUT5=14 LUT6=20)
  Clock Path Skew:        -0.262ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 183.672 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.728ns = ( 91.847 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        1.812    91.847    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X30Y11         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y11         FDCE (Prop_fdce_C_Q)         0.524    92.371 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[1]/Q
                         net (fo=168, routed)         3.183    95.554    debuggerTop/nes/cpu2A03/cpu6502/decoder/Q[1]
    SLICE_X13Y7          LUT3 (Prop_lut3_I0_O)        0.124    95.678 r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_bus_db_n_i_17/O
                         net (fo=8, routed)           1.935    97.613    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_22
    SLICE_X26Y4          LUT6 (Prop_lut6_I3_O)        0.124    97.737 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_27__0/O
                         net (fo=1, routed)           0.965    98.702    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_27__0_n_2
    SLICE_X30Y3          LUT6 (Prop_lut6_I1_O)        0.124    98.826 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_13/O
                         net (fo=1, routed)           0.312    99.138    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_13_n_2
    SLICE_X30Y2          LUT6 (Prop_lut6_I3_O)        0.124    99.262 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_4/O
                         net (fo=10, routed)          0.840   100.101    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_4_n_2
    SLICE_X30Y9          LUT2 (Prop_lut2_I1_O)        0.150   100.251 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_8/O
                         net (fo=10, routed)          0.672   100.924    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_8_n_2
    SLICE_X33Y11         LUT6 (Prop_lut6_I4_O)        0.328   101.252 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_2/O
                         net (fo=9, routed)           0.985   102.237    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_0
    SLICE_X34Y13         LUT5 (Prop_lut5_I1_O)        0.150   102.387 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_2__0/O
                         net (fo=22, routed)          0.905   103.292    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[15]
    SLICE_X32Y17         LUT2 (Prop_lut2_I1_O)        0.328   103.620 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5/O
                         net (fo=28, routed)          0.661   104.282    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5_n_2
    SLICE_X31Y18         LUT6 (Prop_lut6_I2_O)        0.124   104.406 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17/O
                         net (fo=1, routed)           0.154   104.559    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17_n_2
    SLICE_X31Y18         LUT2 (Prop_lut2_I0_O)        0.124   104.683 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_7/O
                         net (fo=9, routed)           0.898   105.582    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_nes_ram_rw
    SLICE_X33Y21         LUT6 (Prop_lut6_I3_O)        0.124   105.706 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           0.598   106.304    debuggerTop/nes/cpu2A03/cpu6502/dl/D[6]
    SLICE_X33Y15         LUT4 (Prop_lut4_I3_O)        0.124   106.428 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[6]_i_2__0/O
                         net (fo=4, routed)           0.663   107.092    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[6]_0
    SLICE_X33Y10         LUT6 (Prop_lut6_I4_O)        0.124   107.216 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4/O
                         net (fo=1, routed)           0.433   107.649    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4_n_2
    SLICE_X33Y10         LUT5 (Prop_lut5_I0_O)        0.150   107.799 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_2/O
                         net (fo=9, routed)           0.778   108.577    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]_1
    SLICE_X35Y13         LUT5 (Prop_lut5_I0_O)        0.348   108.925 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[14]_i_2/O
                         net (fo=4, routed)           0.963   109.888    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[14]
    SLICE_X32Y17         LUT2 (Prop_lut2_I0_O)        0.332   110.220 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_5/O
                         net (fo=5, routed)           0.484   110.704    debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir_reg[0]_1
    SLICE_X30Y15         LUT6 (Prop_lut6_I3_O)        0.124   110.828 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir[0]_i_1/O
                         net (fo=4, routed)           0.450   111.278    debuggerTop/nes/cpu2A03/cpu6502/dl/D[0]
    SLICE_X32Y15         LUT4 (Prop_lut4_I3_O)        0.124   111.402 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_4__0/O
                         net (fo=6, routed)           0.890   112.292    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]_0
    SLICE_X30Y12         LUT2 (Prop_lut2_I1_O)        0.124   112.416 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0/O
                         net (fo=1, routed)           0.556   112.972    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0_n_2
    SLICE_X29Y9          LUT6 (Prop_lut6_I0_O)        0.124   113.096 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_1__0/O
                         net (fo=5, routed)           0.752   113.849    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[0]
    SLICE_X31Y13         LUT4 (Prop_lut4_I2_O)        0.118   113.967 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[0]_i_2/O
                         net (fo=9, routed)           0.685   114.651    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[0]
    SLICE_X26Y17         LUT5 (Prop_lut5_I3_O)        0.326   114.977 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_3/O
                         net (fo=108, routed)         1.097   116.074    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_1
    SLICE_X33Y27         LUT5 (Prop_lut5_I1_O)        0.124   116.198 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2/O
                         net (fo=1, routed)           0.524   116.723    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[5]
    SLICE_X33Y22         LUT6 (Prop_lut6_I2_O)        0.124   116.847 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_1/O
                         net (fo=4, routed)           0.785   117.632    debuggerTop/nes/cpu2A03/cpu6502/dl/D[5]
    SLICE_X33Y15         LUT4 (Prop_lut4_I3_O)        0.124   117.756 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[5]_i_2__0/O
                         net (fo=4, routed)           0.640   118.396    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[5]
    SLICE_X34Y10         LUT6 (Prop_lut6_I4_O)        0.124   118.520 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.301   118.821    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X35Y9          LUT5 (Prop_lut5_I0_O)        0.124   118.945 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.737   119.681    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_3[1]
    SLICE_X35Y13         LUT5 (Prop_lut5_I1_O)        0.118   119.799 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[10]_i_3/O
                         net (fo=29, routed)          1.111   120.910    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][1]
    SLICE_X29Y17         LUT4 (Prop_lut4_I1_O)        0.326   121.236 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_9/O
                         net (fo=1, routed)           0.154   121.390    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_9_n_2
    SLICE_X29Y17         LUT6 (Prop_lut6_I5_O)        0.124   121.514 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_4/O
                         net (fo=73, routed)          1.017   122.531    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[2]_0
    SLICE_X29Y28         LUT5 (Prop_lut5_I3_O)        0.124   122.655 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_2/O
                         net (fo=1, routed)           0.658   123.314    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[4]
    SLICE_X31Y21         LUT6 (Prop_lut6_I2_O)        0.124   123.438 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_1/O
                         net (fo=4, routed)           0.670   124.107    debuggerTop/nes/cpu2A03/cpu6502/dl/D[4]
    SLICE_X33Y15         LUT4 (Prop_lut4_I3_O)        0.124   124.231 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[4]_i_2__0/O
                         net (fo=4, routed)           0.695   124.926    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[4]
    SLICE_X34Y9          LUT6 (Prop_lut6_I5_O)        0.124   125.050 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2/O
                         net (fo=1, routed)           0.306   125.356    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2_n_2
    SLICE_X34Y8          LUT5 (Prop_lut5_I0_O)        0.124   125.480 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_1__0/O
                         net (fo=9, routed)           0.649   126.129    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_3[0]
    SLICE_X32Y13         LUT5 (Prop_lut5_I1_O)        0.118   126.247 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[12]_i_2/O
                         net (fo=4, routed)           0.707   126.954    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][0]
    SLICE_X30Y19         LUT6 (Prop_lut6_I4_O)        0.326   127.280 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_4/O
                         net (fo=29, routed)          0.519   127.799    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[12]
    SLICE_X32Y21         LUT6 (Prop_lut6_I0_O)        0.124   127.923 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[1]_i_1/O
                         net (fo=4, routed)           0.604   128.527    debuggerTop/nes/cpu2A03/cpu6502/dl/D[1]
    SLICE_X33Y15         LUT4 (Prop_lut4_I3_O)        0.124   128.651 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4__0/O
                         net (fo=5, routed)           0.831   129.482    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[1]
    SLICE_X30Y12         LUT2 (Prop_lut2_I1_O)        0.148   129.630 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0/O
                         net (fo=1, routed)           0.436   130.066    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0_n_2
    SLICE_X30Y11         LUT6 (Prop_lut6_I0_O)        0.328   130.394 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_1__0/O
                         net (fo=6, routed)           0.758   131.151    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[1]
    SLICE_X29Y13         LUT4 (Prop_lut4_I2_O)        0.118   131.269 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[1]_i_2/O
                         net (fo=9, routed)           0.763   132.032    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[1]
    SLICE_X27Y17         LUT5 (Prop_lut5_I3_O)        0.326   132.358 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_5/O
                         net (fo=80, routed)          1.248   133.606    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X30Y27         LUT6 (Prop_lut6_I5_O)        0.124   133.730 r  debuggerTop/nes/ppu/r_ir[2]_i_5/O
                         net (fo=1, routed)           0.492   134.222    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[2]_0
    SLICE_X30Y27         LUT5 (Prop_lut5_I0_O)        0.124   134.346 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2/O
                         net (fo=1, routed)           0.640   134.986    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[2]
    SLICE_X32Y21         LUT6 (Prop_lut6_I2_O)        0.124   135.110 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_1/O
                         net (fo=4, routed)           0.720   135.830    debuggerTop/nes/cpu2A03/cpu6502/dl/D[2]
    SLICE_X32Y15         LUT4 (Prop_lut4_I3_O)        0.124   135.954 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[2]_i_5__0/O
                         net (fo=5, routed)           0.822   136.776    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[2]_0
    SLICE_X33Y13         LUT3 (Prop_lut3_I2_O)        0.152   136.928 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3/O
                         net (fo=1, routed)           0.433   137.362    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_0
    SLICE_X33Y13         LUT5 (Prop_lut5_I2_O)        0.326   137.688 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_1/O
                         net (fo=3, routed)           0.453   138.140    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]_0[2]
    SLICE_X32Y13         LUT3 (Prop_lut3_I2_O)        0.124   138.264 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_nes_write_address[10]_i_2/O
                         net (fo=4, routed)           0.892   139.156    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address_reg[10][0]
    SLICE_X33Y19         LUT6 (Prop_lut6_I4_O)        0.124   139.280 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_34__0/O
                         net (fo=1, routed)           0.641   139.921    debuggerTop/values/r_nes_read_data_reg[7]
    SLICE_X38Y22         LUT5 (Prop_lut5_I0_O)        0.124   140.045 r  debuggerTop/values/blockRam_i_8__0/O
                         net (fo=16, routed)          2.704   142.749    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addra[10]
    RAMB36_X1Y13         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        1.544   183.672    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y13         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.487   184.159    
                         clock uncertainty           -0.183   183.976    
    RAMB36_X1Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566   183.410    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        183.410    
                         arrival time                        -142.749    
  -------------------------------------------------------------------
                         slack                                 40.661    

Slack (MET) :             40.799ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 rise@185.149ns - o_clk_5mhz_clk_wiz_0 fall@92.574ns)
  Data Path Delay:        50.765ns  (logic 8.974ns (17.677%)  route 41.791ns (82.322%))
  Logic Levels:           51  (LUT2=6 LUT3=1 LUT4=10 LUT5=14 LUT6=20)
  Clock Path Skew:        -0.262ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 183.672 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.728ns = ( 91.847 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        1.812    91.847    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X30Y11         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y11         FDCE (Prop_fdce_C_Q)         0.524    92.371 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[1]/Q
                         net (fo=168, routed)         3.183    95.554    debuggerTop/nes/cpu2A03/cpu6502/decoder/Q[1]
    SLICE_X13Y7          LUT3 (Prop_lut3_I0_O)        0.124    95.678 r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_bus_db_n_i_17/O
                         net (fo=8, routed)           1.935    97.613    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_22
    SLICE_X26Y4          LUT6 (Prop_lut6_I3_O)        0.124    97.737 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_27__0/O
                         net (fo=1, routed)           0.965    98.702    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_27__0_n_2
    SLICE_X30Y3          LUT6 (Prop_lut6_I1_O)        0.124    98.826 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_13/O
                         net (fo=1, routed)           0.312    99.138    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_13_n_2
    SLICE_X30Y2          LUT6 (Prop_lut6_I3_O)        0.124    99.262 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_4/O
                         net (fo=10, routed)          0.840   100.101    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_4_n_2
    SLICE_X30Y9          LUT2 (Prop_lut2_I1_O)        0.150   100.251 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_8/O
                         net (fo=10, routed)          0.672   100.924    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_8_n_2
    SLICE_X33Y11         LUT6 (Prop_lut6_I4_O)        0.328   101.252 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_2/O
                         net (fo=9, routed)           0.985   102.237    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_0
    SLICE_X34Y13         LUT5 (Prop_lut5_I1_O)        0.150   102.387 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_2__0/O
                         net (fo=22, routed)          0.905   103.292    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[15]
    SLICE_X32Y17         LUT2 (Prop_lut2_I1_O)        0.328   103.620 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5/O
                         net (fo=28, routed)          0.661   104.282    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5_n_2
    SLICE_X31Y18         LUT6 (Prop_lut6_I2_O)        0.124   104.406 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17/O
                         net (fo=1, routed)           0.154   104.559    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17_n_2
    SLICE_X31Y18         LUT2 (Prop_lut2_I0_O)        0.124   104.683 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_7/O
                         net (fo=9, routed)           0.898   105.582    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_nes_ram_rw
    SLICE_X33Y21         LUT6 (Prop_lut6_I3_O)        0.124   105.706 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           0.598   106.304    debuggerTop/nes/cpu2A03/cpu6502/dl/D[6]
    SLICE_X33Y15         LUT4 (Prop_lut4_I3_O)        0.124   106.428 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[6]_i_2__0/O
                         net (fo=4, routed)           0.663   107.092    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[6]_0
    SLICE_X33Y10         LUT6 (Prop_lut6_I4_O)        0.124   107.216 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4/O
                         net (fo=1, routed)           0.433   107.649    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4_n_2
    SLICE_X33Y10         LUT5 (Prop_lut5_I0_O)        0.150   107.799 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_2/O
                         net (fo=9, routed)           0.778   108.577    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]_1
    SLICE_X35Y13         LUT5 (Prop_lut5_I0_O)        0.348   108.925 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[14]_i_2/O
                         net (fo=4, routed)           0.963   109.888    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[14]
    SLICE_X32Y17         LUT2 (Prop_lut2_I0_O)        0.332   110.220 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_5/O
                         net (fo=5, routed)           0.484   110.704    debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir_reg[0]_1
    SLICE_X30Y15         LUT6 (Prop_lut6_I3_O)        0.124   110.828 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir[0]_i_1/O
                         net (fo=4, routed)           0.450   111.278    debuggerTop/nes/cpu2A03/cpu6502/dl/D[0]
    SLICE_X32Y15         LUT4 (Prop_lut4_I3_O)        0.124   111.402 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_4__0/O
                         net (fo=6, routed)           0.890   112.292    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]_0
    SLICE_X30Y12         LUT2 (Prop_lut2_I1_O)        0.124   112.416 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0/O
                         net (fo=1, routed)           0.556   112.972    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0_n_2
    SLICE_X29Y9          LUT6 (Prop_lut6_I0_O)        0.124   113.096 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_1__0/O
                         net (fo=5, routed)           0.752   113.849    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[0]
    SLICE_X31Y13         LUT4 (Prop_lut4_I2_O)        0.118   113.967 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[0]_i_2/O
                         net (fo=9, routed)           0.685   114.651    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[0]
    SLICE_X26Y17         LUT5 (Prop_lut5_I3_O)        0.326   114.977 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_3/O
                         net (fo=108, routed)         1.097   116.074    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_1
    SLICE_X33Y27         LUT5 (Prop_lut5_I1_O)        0.124   116.198 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2/O
                         net (fo=1, routed)           0.524   116.723    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[5]
    SLICE_X33Y22         LUT6 (Prop_lut6_I2_O)        0.124   116.847 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_1/O
                         net (fo=4, routed)           0.785   117.632    debuggerTop/nes/cpu2A03/cpu6502/dl/D[5]
    SLICE_X33Y15         LUT4 (Prop_lut4_I3_O)        0.124   117.756 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[5]_i_2__0/O
                         net (fo=4, routed)           0.640   118.396    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[5]
    SLICE_X34Y10         LUT6 (Prop_lut6_I4_O)        0.124   118.520 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.301   118.821    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X35Y9          LUT5 (Prop_lut5_I0_O)        0.124   118.945 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.737   119.681    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_3[1]
    SLICE_X35Y13         LUT5 (Prop_lut5_I1_O)        0.118   119.799 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[10]_i_3/O
                         net (fo=29, routed)          1.111   120.910    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][1]
    SLICE_X29Y17         LUT4 (Prop_lut4_I1_O)        0.326   121.236 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_9/O
                         net (fo=1, routed)           0.154   121.390    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_9_n_2
    SLICE_X29Y17         LUT6 (Prop_lut6_I5_O)        0.124   121.514 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_4/O
                         net (fo=73, routed)          1.017   122.531    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[2]_0
    SLICE_X29Y28         LUT5 (Prop_lut5_I3_O)        0.124   122.655 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_2/O
                         net (fo=1, routed)           0.658   123.314    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[4]
    SLICE_X31Y21         LUT6 (Prop_lut6_I2_O)        0.124   123.438 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_1/O
                         net (fo=4, routed)           0.670   124.107    debuggerTop/nes/cpu2A03/cpu6502/dl/D[4]
    SLICE_X33Y15         LUT4 (Prop_lut4_I3_O)        0.124   124.231 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[4]_i_2__0/O
                         net (fo=4, routed)           0.695   124.926    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[4]
    SLICE_X34Y9          LUT6 (Prop_lut6_I5_O)        0.124   125.050 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2/O
                         net (fo=1, routed)           0.306   125.356    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2_n_2
    SLICE_X34Y8          LUT5 (Prop_lut5_I0_O)        0.124   125.480 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_1__0/O
                         net (fo=9, routed)           0.649   126.129    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_3[0]
    SLICE_X32Y13         LUT5 (Prop_lut5_I1_O)        0.118   126.247 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[12]_i_2/O
                         net (fo=4, routed)           0.707   126.954    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][0]
    SLICE_X30Y19         LUT6 (Prop_lut6_I4_O)        0.326   127.280 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_4/O
                         net (fo=29, routed)          0.519   127.799    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[12]
    SLICE_X32Y21         LUT6 (Prop_lut6_I0_O)        0.124   127.923 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[1]_i_1/O
                         net (fo=4, routed)           0.604   128.527    debuggerTop/nes/cpu2A03/cpu6502/dl/D[1]
    SLICE_X33Y15         LUT4 (Prop_lut4_I3_O)        0.124   128.651 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4__0/O
                         net (fo=5, routed)           0.831   129.482    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[1]
    SLICE_X30Y12         LUT2 (Prop_lut2_I1_O)        0.148   129.630 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0/O
                         net (fo=1, routed)           0.436   130.066    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0_n_2
    SLICE_X30Y11         LUT6 (Prop_lut6_I0_O)        0.328   130.394 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_1__0/O
                         net (fo=6, routed)           0.758   131.151    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[1]
    SLICE_X29Y13         LUT4 (Prop_lut4_I2_O)        0.118   131.269 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[1]_i_2/O
                         net (fo=9, routed)           0.763   132.032    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[1]
    SLICE_X27Y17         LUT5 (Prop_lut5_I3_O)        0.326   132.358 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_5/O
                         net (fo=80, routed)          1.328   133.686    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X30Y25         LUT6 (Prop_lut6_I5_O)        0.124   133.810 r  debuggerTop/nes/ppu/r_ir[3]_i_5/O
                         net (fo=1, routed)           0.619   134.429    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[3]
    SLICE_X31Y25         LUT5 (Prop_lut5_I0_O)        0.124   134.553 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[3]_i_2/O
                         net (fo=1, routed)           0.464   135.016    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[3]
    SLICE_X31Y21         LUT6 (Prop_lut6_I2_O)        0.124   135.140 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[3]_i_1/O
                         net (fo=6, routed)           1.009   136.150    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[12]_2[2]
    SLICE_X35Y10         LUT4 (Prop_lut4_I0_O)        0.124   136.274 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[3]_i_2__0/O
                         net (fo=4, routed)           0.577   136.850    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[3]
    SLICE_X35Y11         LUT5 (Prop_lut5_I1_O)        0.124   136.974 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_1__0/O
                         net (fo=8, routed)           0.766   137.740    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address_reg[3]
    SLICE_X28Y14         LUT4 (Prop_lut4_I3_O)        0.118   137.858 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[3]_i_2/O
                         net (fo=6, routed)           0.534   138.392    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[3]
    SLICE_X30Y17         LUT6 (Prop_lut6_I4_O)        0.326   138.718 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_41/O
                         net (fo=1, routed)           0.758   139.476    debuggerTop/values/r_nes_read_data_reg[7]_7
    SLICE_X38Y22         LUT5 (Prop_lut5_I0_O)        0.124   139.600 r  debuggerTop/values/blockRam_i_15__0/O
                         net (fo=16, routed)          3.012   142.612    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addra[3]
    RAMB36_X1Y13         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        1.544   183.672    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y13         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.487   184.159    
                         clock uncertainty           -0.183   183.976    
    RAMB36_X1Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566   183.410    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        183.410    
                         arrival time                        -142.612    
  -------------------------------------------------------------------
                         slack                                 40.799    

Slack (MET) :             40.823ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 rise@185.149ns - o_clk_5mhz_clk_wiz_0 fall@92.574ns)
  Data Path Delay:        50.763ns  (logic 9.132ns (17.989%)  route 41.631ns (82.011%))
  Logic Levels:           52  (LUT2=6 LUT3=3 LUT4=9 LUT5=13 LUT6=21)
  Clock Path Skew:        -0.240ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.455ns = ( 183.694 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.728ns = ( 91.847 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        1.812    91.847    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X30Y11         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y11         FDCE (Prop_fdce_C_Q)         0.524    92.371 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[1]/Q
                         net (fo=168, routed)         3.183    95.554    debuggerTop/nes/cpu2A03/cpu6502/decoder/Q[1]
    SLICE_X13Y7          LUT3 (Prop_lut3_I0_O)        0.124    95.678 r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_bus_db_n_i_17/O
                         net (fo=8, routed)           1.935    97.613    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_22
    SLICE_X26Y4          LUT6 (Prop_lut6_I3_O)        0.124    97.737 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_27__0/O
                         net (fo=1, routed)           0.965    98.702    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_27__0_n_2
    SLICE_X30Y3          LUT6 (Prop_lut6_I1_O)        0.124    98.826 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_13/O
                         net (fo=1, routed)           0.312    99.138    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_13_n_2
    SLICE_X30Y2          LUT6 (Prop_lut6_I3_O)        0.124    99.262 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_4/O
                         net (fo=10, routed)          0.840   100.101    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_4_n_2
    SLICE_X30Y9          LUT2 (Prop_lut2_I1_O)        0.150   100.251 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_8/O
                         net (fo=10, routed)          0.672   100.924    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_8_n_2
    SLICE_X33Y11         LUT6 (Prop_lut6_I4_O)        0.328   101.252 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_2/O
                         net (fo=9, routed)           0.985   102.237    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_0
    SLICE_X34Y13         LUT5 (Prop_lut5_I1_O)        0.150   102.387 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_2__0/O
                         net (fo=22, routed)          0.905   103.292    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[15]
    SLICE_X32Y17         LUT2 (Prop_lut2_I1_O)        0.328   103.620 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5/O
                         net (fo=28, routed)          0.661   104.282    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5_n_2
    SLICE_X31Y18         LUT6 (Prop_lut6_I2_O)        0.124   104.406 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17/O
                         net (fo=1, routed)           0.154   104.559    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17_n_2
    SLICE_X31Y18         LUT2 (Prop_lut2_I0_O)        0.124   104.683 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_7/O
                         net (fo=9, routed)           0.898   105.582    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_nes_ram_rw
    SLICE_X33Y21         LUT6 (Prop_lut6_I3_O)        0.124   105.706 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           0.598   106.304    debuggerTop/nes/cpu2A03/cpu6502/dl/D[6]
    SLICE_X33Y15         LUT4 (Prop_lut4_I3_O)        0.124   106.428 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[6]_i_2__0/O
                         net (fo=4, routed)           0.663   107.092    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[6]_0
    SLICE_X33Y10         LUT6 (Prop_lut6_I4_O)        0.124   107.216 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4/O
                         net (fo=1, routed)           0.433   107.649    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4_n_2
    SLICE_X33Y10         LUT5 (Prop_lut5_I0_O)        0.150   107.799 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_2/O
                         net (fo=9, routed)           0.778   108.577    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]_1
    SLICE_X35Y13         LUT5 (Prop_lut5_I0_O)        0.348   108.925 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[14]_i_2/O
                         net (fo=4, routed)           0.963   109.888    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[14]
    SLICE_X32Y17         LUT2 (Prop_lut2_I0_O)        0.332   110.220 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_5/O
                         net (fo=5, routed)           0.484   110.704    debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir_reg[0]_1
    SLICE_X30Y15         LUT6 (Prop_lut6_I3_O)        0.124   110.828 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir[0]_i_1/O
                         net (fo=4, routed)           0.450   111.278    debuggerTop/nes/cpu2A03/cpu6502/dl/D[0]
    SLICE_X32Y15         LUT4 (Prop_lut4_I3_O)        0.124   111.402 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_4__0/O
                         net (fo=6, routed)           0.890   112.292    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]_0
    SLICE_X30Y12         LUT2 (Prop_lut2_I1_O)        0.124   112.416 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0/O
                         net (fo=1, routed)           0.556   112.972    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0_n_2
    SLICE_X29Y9          LUT6 (Prop_lut6_I0_O)        0.124   113.096 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_1__0/O
                         net (fo=5, routed)           0.752   113.849    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[0]
    SLICE_X31Y13         LUT4 (Prop_lut4_I2_O)        0.118   113.967 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[0]_i_2/O
                         net (fo=9, routed)           0.685   114.651    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[0]
    SLICE_X26Y17         LUT5 (Prop_lut5_I3_O)        0.326   114.977 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_3/O
                         net (fo=108, routed)         1.097   116.074    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_1
    SLICE_X33Y27         LUT5 (Prop_lut5_I1_O)        0.124   116.198 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2/O
                         net (fo=1, routed)           0.524   116.723    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[5]
    SLICE_X33Y22         LUT6 (Prop_lut6_I2_O)        0.124   116.847 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_1/O
                         net (fo=4, routed)           0.785   117.632    debuggerTop/nes/cpu2A03/cpu6502/dl/D[5]
    SLICE_X33Y15         LUT4 (Prop_lut4_I3_O)        0.124   117.756 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[5]_i_2__0/O
                         net (fo=4, routed)           0.640   118.396    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[5]
    SLICE_X34Y10         LUT6 (Prop_lut6_I4_O)        0.124   118.520 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.301   118.821    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X35Y9          LUT5 (Prop_lut5_I0_O)        0.124   118.945 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.737   119.681    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_3[1]
    SLICE_X35Y13         LUT5 (Prop_lut5_I1_O)        0.118   119.799 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[10]_i_3/O
                         net (fo=29, routed)          1.111   120.910    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][1]
    SLICE_X29Y17         LUT4 (Prop_lut4_I1_O)        0.326   121.236 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_9/O
                         net (fo=1, routed)           0.154   121.390    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_9_n_2
    SLICE_X29Y17         LUT6 (Prop_lut6_I5_O)        0.124   121.514 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_4/O
                         net (fo=73, routed)          1.017   122.531    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[2]_0
    SLICE_X29Y28         LUT5 (Prop_lut5_I3_O)        0.124   122.655 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_2/O
                         net (fo=1, routed)           0.658   123.314    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[4]
    SLICE_X31Y21         LUT6 (Prop_lut6_I2_O)        0.124   123.438 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_1/O
                         net (fo=4, routed)           0.670   124.107    debuggerTop/nes/cpu2A03/cpu6502/dl/D[4]
    SLICE_X33Y15         LUT4 (Prop_lut4_I3_O)        0.124   124.231 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[4]_i_2__0/O
                         net (fo=4, routed)           0.695   124.926    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[4]
    SLICE_X34Y9          LUT6 (Prop_lut6_I5_O)        0.124   125.050 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2/O
                         net (fo=1, routed)           0.306   125.356    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2_n_2
    SLICE_X34Y8          LUT5 (Prop_lut5_I0_O)        0.124   125.480 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_1__0/O
                         net (fo=9, routed)           0.649   126.129    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_3[0]
    SLICE_X32Y13         LUT5 (Prop_lut5_I1_O)        0.118   126.247 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[12]_i_2/O
                         net (fo=4, routed)           0.707   126.954    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][0]
    SLICE_X30Y19         LUT6 (Prop_lut6_I4_O)        0.326   127.280 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_4/O
                         net (fo=29, routed)          0.519   127.799    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[12]
    SLICE_X32Y21         LUT6 (Prop_lut6_I0_O)        0.124   127.923 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[1]_i_1/O
                         net (fo=4, routed)           0.604   128.527    debuggerTop/nes/cpu2A03/cpu6502/dl/D[1]
    SLICE_X33Y15         LUT4 (Prop_lut4_I3_O)        0.124   128.651 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4__0/O
                         net (fo=5, routed)           0.831   129.482    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[1]
    SLICE_X30Y12         LUT2 (Prop_lut2_I1_O)        0.148   129.630 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0/O
                         net (fo=1, routed)           0.436   130.066    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0_n_2
    SLICE_X30Y11         LUT6 (Prop_lut6_I0_O)        0.328   130.394 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_1__0/O
                         net (fo=6, routed)           0.758   131.151    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[1]
    SLICE_X29Y13         LUT4 (Prop_lut4_I2_O)        0.118   131.269 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[1]_i_2/O
                         net (fo=9, routed)           0.763   132.032    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[1]
    SLICE_X27Y17         LUT5 (Prop_lut5_I3_O)        0.326   132.358 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_5/O
                         net (fo=80, routed)          1.248   133.606    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X30Y27         LUT6 (Prop_lut6_I5_O)        0.124   133.730 r  debuggerTop/nes/ppu/r_ir[2]_i_5/O
                         net (fo=1, routed)           0.492   134.222    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[2]_0
    SLICE_X30Y27         LUT5 (Prop_lut5_I0_O)        0.124   134.346 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2/O
                         net (fo=1, routed)           0.640   134.986    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[2]
    SLICE_X32Y21         LUT6 (Prop_lut6_I2_O)        0.124   135.110 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_1/O
                         net (fo=4, routed)           0.720   135.830    debuggerTop/nes/cpu2A03/cpu6502/dl/D[2]
    SLICE_X32Y15         LUT4 (Prop_lut4_I3_O)        0.124   135.954 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[2]_i_5__0/O
                         net (fo=5, routed)           0.822   136.776    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[2]_0
    SLICE_X33Y13         LUT3 (Prop_lut3_I2_O)        0.152   136.928 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3/O
                         net (fo=1, routed)           0.433   137.362    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_0
    SLICE_X33Y13         LUT5 (Prop_lut5_I2_O)        0.326   137.688 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_1/O
                         net (fo=3, routed)           0.453   138.140    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]_0[2]
    SLICE_X32Y13         LUT3 (Prop_lut3_I2_O)        0.124   138.264 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_nes_write_address[10]_i_2/O
                         net (fo=4, routed)           0.879   139.144    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address_reg[10][0]
    SLICE_X33Y18         LUT6 (Prop_lut6_I0_O)        0.124   139.268 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[10]_i_1/O
                         net (fo=2, routed)           0.444   139.711    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[10][10]
    SLICE_X33Y18         LUT6 (Prop_lut6_I1_O)        0.124   139.835 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_8/O
                         net (fo=16, routed)          2.775   142.610    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addra[10]
    RAMB36_X0Y11         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        1.566   183.694    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y11         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.487   184.181    
                         clock uncertainty           -0.183   183.998    
    RAMB36_X0Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566   183.432    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        183.432    
                         arrival time                        -142.610    
  -------------------------------------------------------------------
                         slack                                 40.823    

Slack (MET) :             40.909ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 rise@185.149ns - o_clk_5mhz_clk_wiz_0 fall@92.574ns)
  Data Path Delay:        50.655ns  (logic 8.902ns (17.574%)  route 41.753ns (82.426%))
  Logic Levels:           52  (LUT2=7 LUT3=1 LUT4=10 LUT5=13 LUT6=21)
  Clock Path Skew:        -0.262ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 183.672 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.728ns = ( 91.847 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        1.812    91.847    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X30Y11         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y11         FDCE (Prop_fdce_C_Q)         0.524    92.371 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[1]/Q
                         net (fo=168, routed)         3.183    95.554    debuggerTop/nes/cpu2A03/cpu6502/decoder/Q[1]
    SLICE_X13Y7          LUT3 (Prop_lut3_I0_O)        0.124    95.678 r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_bus_db_n_i_17/O
                         net (fo=8, routed)           1.935    97.613    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_22
    SLICE_X26Y4          LUT6 (Prop_lut6_I3_O)        0.124    97.737 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_27__0/O
                         net (fo=1, routed)           0.965    98.702    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_27__0_n_2
    SLICE_X30Y3          LUT6 (Prop_lut6_I1_O)        0.124    98.826 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_13/O
                         net (fo=1, routed)           0.312    99.138    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_13_n_2
    SLICE_X30Y2          LUT6 (Prop_lut6_I3_O)        0.124    99.262 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_4/O
                         net (fo=10, routed)          0.840   100.101    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_4_n_2
    SLICE_X30Y9          LUT2 (Prop_lut2_I1_O)        0.150   100.251 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_8/O
                         net (fo=10, routed)          0.672   100.924    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_8_n_2
    SLICE_X33Y11         LUT6 (Prop_lut6_I4_O)        0.328   101.252 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_2/O
                         net (fo=9, routed)           0.985   102.237    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_0
    SLICE_X34Y13         LUT5 (Prop_lut5_I1_O)        0.150   102.387 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_2__0/O
                         net (fo=22, routed)          0.905   103.292    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[15]
    SLICE_X32Y17         LUT2 (Prop_lut2_I1_O)        0.328   103.620 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5/O
                         net (fo=28, routed)          0.661   104.282    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5_n_2
    SLICE_X31Y18         LUT6 (Prop_lut6_I2_O)        0.124   104.406 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17/O
                         net (fo=1, routed)           0.154   104.559    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17_n_2
    SLICE_X31Y18         LUT2 (Prop_lut2_I0_O)        0.124   104.683 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_7/O
                         net (fo=9, routed)           0.898   105.582    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_nes_ram_rw
    SLICE_X33Y21         LUT6 (Prop_lut6_I3_O)        0.124   105.706 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           0.598   106.304    debuggerTop/nes/cpu2A03/cpu6502/dl/D[6]
    SLICE_X33Y15         LUT4 (Prop_lut4_I3_O)        0.124   106.428 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[6]_i_2__0/O
                         net (fo=4, routed)           0.663   107.092    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[6]_0
    SLICE_X33Y10         LUT6 (Prop_lut6_I4_O)        0.124   107.216 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4/O
                         net (fo=1, routed)           0.433   107.649    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4_n_2
    SLICE_X33Y10         LUT5 (Prop_lut5_I0_O)        0.150   107.799 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_2/O
                         net (fo=9, routed)           0.778   108.577    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]_1
    SLICE_X35Y13         LUT5 (Prop_lut5_I0_O)        0.348   108.925 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[14]_i_2/O
                         net (fo=4, routed)           0.963   109.888    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[14]
    SLICE_X32Y17         LUT2 (Prop_lut2_I0_O)        0.332   110.220 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_5/O
                         net (fo=5, routed)           0.484   110.704    debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir_reg[0]_1
    SLICE_X30Y15         LUT6 (Prop_lut6_I3_O)        0.124   110.828 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir[0]_i_1/O
                         net (fo=4, routed)           0.450   111.278    debuggerTop/nes/cpu2A03/cpu6502/dl/D[0]
    SLICE_X32Y15         LUT4 (Prop_lut4_I3_O)        0.124   111.402 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_4__0/O
                         net (fo=6, routed)           0.890   112.292    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]_0
    SLICE_X30Y12         LUT2 (Prop_lut2_I1_O)        0.124   112.416 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0/O
                         net (fo=1, routed)           0.556   112.972    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0_n_2
    SLICE_X29Y9          LUT6 (Prop_lut6_I0_O)        0.124   113.096 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_1__0/O
                         net (fo=5, routed)           0.752   113.849    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[0]
    SLICE_X31Y13         LUT4 (Prop_lut4_I2_O)        0.118   113.967 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[0]_i_2/O
                         net (fo=9, routed)           0.685   114.651    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[0]
    SLICE_X26Y17         LUT5 (Prop_lut5_I3_O)        0.326   114.977 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_3/O
                         net (fo=108, routed)         1.097   116.074    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_1
    SLICE_X33Y27         LUT5 (Prop_lut5_I1_O)        0.124   116.198 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2/O
                         net (fo=1, routed)           0.524   116.723    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[5]
    SLICE_X33Y22         LUT6 (Prop_lut6_I2_O)        0.124   116.847 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_1/O
                         net (fo=4, routed)           0.785   117.632    debuggerTop/nes/cpu2A03/cpu6502/dl/D[5]
    SLICE_X33Y15         LUT4 (Prop_lut4_I3_O)        0.124   117.756 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[5]_i_2__0/O
                         net (fo=4, routed)           0.640   118.396    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[5]
    SLICE_X34Y10         LUT6 (Prop_lut6_I4_O)        0.124   118.520 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.301   118.821    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X35Y9          LUT5 (Prop_lut5_I0_O)        0.124   118.945 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.737   119.681    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_3[1]
    SLICE_X35Y13         LUT5 (Prop_lut5_I1_O)        0.118   119.799 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[10]_i_3/O
                         net (fo=29, routed)          1.111   120.910    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][1]
    SLICE_X29Y17         LUT4 (Prop_lut4_I1_O)        0.326   121.236 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_9/O
                         net (fo=1, routed)           0.154   121.390    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_9_n_2
    SLICE_X29Y17         LUT6 (Prop_lut6_I5_O)        0.124   121.514 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_4/O
                         net (fo=73, routed)          1.017   122.531    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[2]_0
    SLICE_X29Y28         LUT5 (Prop_lut5_I3_O)        0.124   122.655 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_2/O
                         net (fo=1, routed)           0.658   123.314    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[4]
    SLICE_X31Y21         LUT6 (Prop_lut6_I2_O)        0.124   123.438 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_1/O
                         net (fo=4, routed)           0.670   124.107    debuggerTop/nes/cpu2A03/cpu6502/dl/D[4]
    SLICE_X33Y15         LUT4 (Prop_lut4_I3_O)        0.124   124.231 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[4]_i_2__0/O
                         net (fo=4, routed)           0.695   124.926    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[4]
    SLICE_X34Y9          LUT6 (Prop_lut6_I5_O)        0.124   125.050 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2/O
                         net (fo=1, routed)           0.306   125.356    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2_n_2
    SLICE_X34Y8          LUT5 (Prop_lut5_I0_O)        0.124   125.480 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_1__0/O
                         net (fo=9, routed)           0.649   126.129    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_3[0]
    SLICE_X32Y13         LUT5 (Prop_lut5_I1_O)        0.118   126.247 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[12]_i_2/O
                         net (fo=4, routed)           0.707   126.954    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][0]
    SLICE_X30Y19         LUT6 (Prop_lut6_I4_O)        0.326   127.280 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_4/O
                         net (fo=29, routed)          0.519   127.799    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[12]
    SLICE_X32Y21         LUT6 (Prop_lut6_I0_O)        0.124   127.923 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[1]_i_1/O
                         net (fo=4, routed)           0.604   128.527    debuggerTop/nes/cpu2A03/cpu6502/dl/D[1]
    SLICE_X33Y15         LUT4 (Prop_lut4_I3_O)        0.124   128.651 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4__0/O
                         net (fo=5, routed)           0.831   129.482    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[1]
    SLICE_X30Y12         LUT2 (Prop_lut2_I1_O)        0.148   129.630 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0/O
                         net (fo=1, routed)           0.436   130.066    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0_n_2
    SLICE_X30Y11         LUT6 (Prop_lut6_I0_O)        0.328   130.394 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_1__0/O
                         net (fo=6, routed)           0.758   131.151    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[1]
    SLICE_X29Y13         LUT4 (Prop_lut4_I2_O)        0.118   131.269 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[1]_i_2/O
                         net (fo=9, routed)           0.763   132.032    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[1]
    SLICE_X27Y17         LUT5 (Prop_lut5_I3_O)        0.326   132.358 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_5/O
                         net (fo=80, routed)          1.248   133.606    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X30Y27         LUT6 (Prop_lut6_I5_O)        0.124   133.730 r  debuggerTop/nes/ppu/r_ir[2]_i_5/O
                         net (fo=1, routed)           0.492   134.222    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[2]_0
    SLICE_X30Y27         LUT5 (Prop_lut5_I0_O)        0.124   134.346 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2/O
                         net (fo=1, routed)           0.640   134.986    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[2]
    SLICE_X32Y21         LUT6 (Prop_lut6_I2_O)        0.124   135.110 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_1/O
                         net (fo=4, routed)           0.720   135.830    debuggerTop/nes/cpu2A03/cpu6502/dl/D[2]
    SLICE_X32Y15         LUT4 (Prop_lut4_I3_O)        0.124   135.954 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[2]_i_5__0/O
                         net (fo=5, routed)           0.481   136.435    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[2]_0
    SLICE_X32Y11         LUT2 (Prop_lut2_I1_O)        0.124   136.559 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0/O
                         net (fo=1, routed)           0.490   137.049    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0_n_2
    SLICE_X32Y11         LUT6 (Prop_lut6_I0_O)        0.124   137.173 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_1__0/O
                         net (fo=7, routed)           0.614   137.787    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[2]_0
    SLICE_X30Y14         LUT4 (Prop_lut4_I2_O)        0.124   137.911 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[2]_i_2/O
                         net (fo=8, routed)           0.640   138.551    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[2]
    SLICE_X30Y17         LUT6 (Prop_lut6_I4_O)        0.124   138.675 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_42/O
                         net (fo=1, routed)           0.554   139.230    debuggerTop/values/r_nes_read_data_reg[7]_13
    SLICE_X33Y17         LUT5 (Prop_lut5_I0_O)        0.124   139.354 r  debuggerTop/values/blockRam_i_16/O
                         net (fo=16, routed)          3.148   142.502    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addra[2]
    RAMB36_X1Y13         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        1.544   183.672    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y13         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.487   184.159    
                         clock uncertainty           -0.183   183.976    
    RAMB36_X1Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[2])
                                                     -0.566   183.410    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        183.410    
                         arrival time                        -142.502    
  -------------------------------------------------------------------
                         slack                                 40.909    

Slack (MET) :             40.912ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 rise@185.149ns - o_clk_5mhz_clk_wiz_0 fall@92.574ns)
  Data Path Delay:        50.674ns  (logic 8.974ns (17.709%)  route 41.700ns (82.291%))
  Logic Levels:           51  (LUT2=6 LUT3=1 LUT4=10 LUT5=13 LUT6=21)
  Clock Path Skew:        -0.240ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.455ns = ( 183.694 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.728ns = ( 91.847 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        1.812    91.847    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X30Y11         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y11         FDCE (Prop_fdce_C_Q)         0.524    92.371 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[1]/Q
                         net (fo=168, routed)         3.183    95.554    debuggerTop/nes/cpu2A03/cpu6502/decoder/Q[1]
    SLICE_X13Y7          LUT3 (Prop_lut3_I0_O)        0.124    95.678 r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_bus_db_n_i_17/O
                         net (fo=8, routed)           1.935    97.613    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_22
    SLICE_X26Y4          LUT6 (Prop_lut6_I3_O)        0.124    97.737 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_27__0/O
                         net (fo=1, routed)           0.965    98.702    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_27__0_n_2
    SLICE_X30Y3          LUT6 (Prop_lut6_I1_O)        0.124    98.826 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_13/O
                         net (fo=1, routed)           0.312    99.138    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_13_n_2
    SLICE_X30Y2          LUT6 (Prop_lut6_I3_O)        0.124    99.262 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_4/O
                         net (fo=10, routed)          0.840   100.101    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_4_n_2
    SLICE_X30Y9          LUT2 (Prop_lut2_I1_O)        0.150   100.251 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_8/O
                         net (fo=10, routed)          0.672   100.924    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_8_n_2
    SLICE_X33Y11         LUT6 (Prop_lut6_I4_O)        0.328   101.252 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_2/O
                         net (fo=9, routed)           0.985   102.237    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_0
    SLICE_X34Y13         LUT5 (Prop_lut5_I1_O)        0.150   102.387 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_2__0/O
                         net (fo=22, routed)          0.905   103.292    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[15]
    SLICE_X32Y17         LUT2 (Prop_lut2_I1_O)        0.328   103.620 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5/O
                         net (fo=28, routed)          0.661   104.282    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5_n_2
    SLICE_X31Y18         LUT6 (Prop_lut6_I2_O)        0.124   104.406 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17/O
                         net (fo=1, routed)           0.154   104.559    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17_n_2
    SLICE_X31Y18         LUT2 (Prop_lut2_I0_O)        0.124   104.683 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_7/O
                         net (fo=9, routed)           0.898   105.582    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_nes_ram_rw
    SLICE_X33Y21         LUT6 (Prop_lut6_I3_O)        0.124   105.706 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           0.598   106.304    debuggerTop/nes/cpu2A03/cpu6502/dl/D[6]
    SLICE_X33Y15         LUT4 (Prop_lut4_I3_O)        0.124   106.428 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[6]_i_2__0/O
                         net (fo=4, routed)           0.663   107.092    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[6]_0
    SLICE_X33Y10         LUT6 (Prop_lut6_I4_O)        0.124   107.216 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4/O
                         net (fo=1, routed)           0.433   107.649    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4_n_2
    SLICE_X33Y10         LUT5 (Prop_lut5_I0_O)        0.150   107.799 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_2/O
                         net (fo=9, routed)           0.778   108.577    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]_1
    SLICE_X35Y13         LUT5 (Prop_lut5_I0_O)        0.348   108.925 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[14]_i_2/O
                         net (fo=4, routed)           0.963   109.888    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[14]
    SLICE_X32Y17         LUT2 (Prop_lut2_I0_O)        0.332   110.220 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_5/O
                         net (fo=5, routed)           0.484   110.704    debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir_reg[0]_1
    SLICE_X30Y15         LUT6 (Prop_lut6_I3_O)        0.124   110.828 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir[0]_i_1/O
                         net (fo=4, routed)           0.450   111.278    debuggerTop/nes/cpu2A03/cpu6502/dl/D[0]
    SLICE_X32Y15         LUT4 (Prop_lut4_I3_O)        0.124   111.402 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_4__0/O
                         net (fo=6, routed)           0.890   112.292    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]_0
    SLICE_X30Y12         LUT2 (Prop_lut2_I1_O)        0.124   112.416 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0/O
                         net (fo=1, routed)           0.556   112.972    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0_n_2
    SLICE_X29Y9          LUT6 (Prop_lut6_I0_O)        0.124   113.096 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_1__0/O
                         net (fo=5, routed)           0.752   113.849    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[0]
    SLICE_X31Y13         LUT4 (Prop_lut4_I2_O)        0.118   113.967 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[0]_i_2/O
                         net (fo=9, routed)           0.685   114.651    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[0]
    SLICE_X26Y17         LUT5 (Prop_lut5_I3_O)        0.326   114.977 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_3/O
                         net (fo=108, routed)         1.097   116.074    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_1
    SLICE_X33Y27         LUT5 (Prop_lut5_I1_O)        0.124   116.198 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2/O
                         net (fo=1, routed)           0.524   116.723    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[5]
    SLICE_X33Y22         LUT6 (Prop_lut6_I2_O)        0.124   116.847 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_1/O
                         net (fo=4, routed)           0.785   117.632    debuggerTop/nes/cpu2A03/cpu6502/dl/D[5]
    SLICE_X33Y15         LUT4 (Prop_lut4_I3_O)        0.124   117.756 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[5]_i_2__0/O
                         net (fo=4, routed)           0.640   118.396    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[5]
    SLICE_X34Y10         LUT6 (Prop_lut6_I4_O)        0.124   118.520 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.301   118.821    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X35Y9          LUT5 (Prop_lut5_I0_O)        0.124   118.945 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.737   119.681    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_3[1]
    SLICE_X35Y13         LUT5 (Prop_lut5_I1_O)        0.118   119.799 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[10]_i_3/O
                         net (fo=29, routed)          1.111   120.910    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][1]
    SLICE_X29Y17         LUT4 (Prop_lut4_I1_O)        0.326   121.236 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_9/O
                         net (fo=1, routed)           0.154   121.390    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_9_n_2
    SLICE_X29Y17         LUT6 (Prop_lut6_I5_O)        0.124   121.514 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_4/O
                         net (fo=73, routed)          1.017   122.531    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[2]_0
    SLICE_X29Y28         LUT5 (Prop_lut5_I3_O)        0.124   122.655 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_2/O
                         net (fo=1, routed)           0.658   123.314    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[4]
    SLICE_X31Y21         LUT6 (Prop_lut6_I2_O)        0.124   123.438 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_1/O
                         net (fo=4, routed)           0.670   124.107    debuggerTop/nes/cpu2A03/cpu6502/dl/D[4]
    SLICE_X33Y15         LUT4 (Prop_lut4_I3_O)        0.124   124.231 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[4]_i_2__0/O
                         net (fo=4, routed)           0.695   124.926    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[4]
    SLICE_X34Y9          LUT6 (Prop_lut6_I5_O)        0.124   125.050 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2/O
                         net (fo=1, routed)           0.306   125.356    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2_n_2
    SLICE_X34Y8          LUT5 (Prop_lut5_I0_O)        0.124   125.480 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_1__0/O
                         net (fo=9, routed)           0.649   126.129    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_3[0]
    SLICE_X32Y13         LUT5 (Prop_lut5_I1_O)        0.118   126.247 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[12]_i_2/O
                         net (fo=4, routed)           0.707   126.954    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][0]
    SLICE_X30Y19         LUT6 (Prop_lut6_I4_O)        0.326   127.280 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_4/O
                         net (fo=29, routed)          0.519   127.799    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[12]
    SLICE_X32Y21         LUT6 (Prop_lut6_I0_O)        0.124   127.923 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[1]_i_1/O
                         net (fo=4, routed)           0.604   128.527    debuggerTop/nes/cpu2A03/cpu6502/dl/D[1]
    SLICE_X33Y15         LUT4 (Prop_lut4_I3_O)        0.124   128.651 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4__0/O
                         net (fo=5, routed)           0.831   129.482    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[1]
    SLICE_X30Y12         LUT2 (Prop_lut2_I1_O)        0.148   129.630 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0/O
                         net (fo=1, routed)           0.436   130.066    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0_n_2
    SLICE_X30Y11         LUT6 (Prop_lut6_I0_O)        0.328   130.394 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_1__0/O
                         net (fo=6, routed)           0.758   131.151    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[1]
    SLICE_X29Y13         LUT4 (Prop_lut4_I2_O)        0.118   131.269 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[1]_i_2/O
                         net (fo=9, routed)           0.763   132.032    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[1]
    SLICE_X27Y17         LUT5 (Prop_lut5_I3_O)        0.326   132.358 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_5/O
                         net (fo=80, routed)          1.328   133.686    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X30Y25         LUT6 (Prop_lut6_I5_O)        0.124   133.810 r  debuggerTop/nes/ppu/r_ir[3]_i_5/O
                         net (fo=1, routed)           0.619   134.429    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[3]
    SLICE_X31Y25         LUT5 (Prop_lut5_I0_O)        0.124   134.553 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[3]_i_2/O
                         net (fo=1, routed)           0.464   135.016    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[3]
    SLICE_X31Y21         LUT6 (Prop_lut6_I2_O)        0.124   135.140 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[3]_i_1/O
                         net (fo=6, routed)           1.009   136.150    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[12]_2[2]
    SLICE_X35Y10         LUT4 (Prop_lut4_I0_O)        0.124   136.274 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[3]_i_2__0/O
                         net (fo=4, routed)           0.577   136.850    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[3]
    SLICE_X35Y11         LUT5 (Prop_lut5_I1_O)        0.124   136.974 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_1__0/O
                         net (fo=8, routed)           0.766   137.740    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address_reg[3]
    SLICE_X28Y14         LUT4 (Prop_lut4_I3_O)        0.118   137.858 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[3]_i_2/O
                         net (fo=6, routed)           0.838   138.696    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[3]
    SLICE_X30Y17         LUT6 (Prop_lut6_I0_O)        0.326   139.022 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[3]_i_1/O
                         net (fo=2, routed)           0.442   139.464    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[10][3]
    SLICE_X34Y17         LUT6 (Prop_lut6_I1_O)        0.124   139.588 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_15/O
                         net (fo=16, routed)          2.932   142.520    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addra[3]
    RAMB36_X0Y11         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        1.566   183.694    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y11         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.487   184.181    
                         clock uncertainty           -0.183   183.998    
    RAMB36_X0Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566   183.432    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        183.432    
                         arrival time                        -142.520    
  -------------------------------------------------------------------
                         slack                                 40.912    

Slack (MET) :             40.926ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 rise@185.149ns - o_clk_5mhz_clk_wiz_0 fall@92.574ns)
  Data Path Delay:        50.655ns  (logic 9.132ns (18.028%)  route 41.523ns (81.972%))
  Logic Levels:           52  (LUT2=6 LUT3=3 LUT4=9 LUT5=14 LUT6=20)
  Clock Path Skew:        -0.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.459ns = ( 183.690 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.728ns = ( 91.847 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        1.812    91.847    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X30Y11         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y11         FDCE (Prop_fdce_C_Q)         0.524    92.371 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[1]/Q
                         net (fo=168, routed)         3.183    95.554    debuggerTop/nes/cpu2A03/cpu6502/decoder/Q[1]
    SLICE_X13Y7          LUT3 (Prop_lut3_I0_O)        0.124    95.678 r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_bus_db_n_i_17/O
                         net (fo=8, routed)           1.935    97.613    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_22
    SLICE_X26Y4          LUT6 (Prop_lut6_I3_O)        0.124    97.737 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_27__0/O
                         net (fo=1, routed)           0.965    98.702    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_27__0_n_2
    SLICE_X30Y3          LUT6 (Prop_lut6_I1_O)        0.124    98.826 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_13/O
                         net (fo=1, routed)           0.312    99.138    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_13_n_2
    SLICE_X30Y2          LUT6 (Prop_lut6_I3_O)        0.124    99.262 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_4/O
                         net (fo=10, routed)          0.840   100.101    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_4_n_2
    SLICE_X30Y9          LUT2 (Prop_lut2_I1_O)        0.150   100.251 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_8/O
                         net (fo=10, routed)          0.672   100.924    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_8_n_2
    SLICE_X33Y11         LUT6 (Prop_lut6_I4_O)        0.328   101.252 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_2/O
                         net (fo=9, routed)           0.985   102.237    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_0
    SLICE_X34Y13         LUT5 (Prop_lut5_I1_O)        0.150   102.387 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_2__0/O
                         net (fo=22, routed)          0.905   103.292    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[15]
    SLICE_X32Y17         LUT2 (Prop_lut2_I1_O)        0.328   103.620 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5/O
                         net (fo=28, routed)          0.661   104.282    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5_n_2
    SLICE_X31Y18         LUT6 (Prop_lut6_I2_O)        0.124   104.406 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17/O
                         net (fo=1, routed)           0.154   104.559    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17_n_2
    SLICE_X31Y18         LUT2 (Prop_lut2_I0_O)        0.124   104.683 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_7/O
                         net (fo=9, routed)           0.898   105.582    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_nes_ram_rw
    SLICE_X33Y21         LUT6 (Prop_lut6_I3_O)        0.124   105.706 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           0.598   106.304    debuggerTop/nes/cpu2A03/cpu6502/dl/D[6]
    SLICE_X33Y15         LUT4 (Prop_lut4_I3_O)        0.124   106.428 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[6]_i_2__0/O
                         net (fo=4, routed)           0.663   107.092    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[6]_0
    SLICE_X33Y10         LUT6 (Prop_lut6_I4_O)        0.124   107.216 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4/O
                         net (fo=1, routed)           0.433   107.649    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4_n_2
    SLICE_X33Y10         LUT5 (Prop_lut5_I0_O)        0.150   107.799 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_2/O
                         net (fo=9, routed)           0.778   108.577    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]_1
    SLICE_X35Y13         LUT5 (Prop_lut5_I0_O)        0.348   108.925 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[14]_i_2/O
                         net (fo=4, routed)           0.963   109.888    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[14]
    SLICE_X32Y17         LUT2 (Prop_lut2_I0_O)        0.332   110.220 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_5/O
                         net (fo=5, routed)           0.484   110.704    debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir_reg[0]_1
    SLICE_X30Y15         LUT6 (Prop_lut6_I3_O)        0.124   110.828 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir[0]_i_1/O
                         net (fo=4, routed)           0.450   111.278    debuggerTop/nes/cpu2A03/cpu6502/dl/D[0]
    SLICE_X32Y15         LUT4 (Prop_lut4_I3_O)        0.124   111.402 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_4__0/O
                         net (fo=6, routed)           0.890   112.292    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]_0
    SLICE_X30Y12         LUT2 (Prop_lut2_I1_O)        0.124   112.416 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0/O
                         net (fo=1, routed)           0.556   112.972    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0_n_2
    SLICE_X29Y9          LUT6 (Prop_lut6_I0_O)        0.124   113.096 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_1__0/O
                         net (fo=5, routed)           0.752   113.849    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[0]
    SLICE_X31Y13         LUT4 (Prop_lut4_I2_O)        0.118   113.967 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[0]_i_2/O
                         net (fo=9, routed)           0.685   114.651    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[0]
    SLICE_X26Y17         LUT5 (Prop_lut5_I3_O)        0.326   114.977 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_3/O
                         net (fo=108, routed)         1.097   116.074    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_1
    SLICE_X33Y27         LUT5 (Prop_lut5_I1_O)        0.124   116.198 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2/O
                         net (fo=1, routed)           0.524   116.723    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[5]
    SLICE_X33Y22         LUT6 (Prop_lut6_I2_O)        0.124   116.847 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_1/O
                         net (fo=4, routed)           0.785   117.632    debuggerTop/nes/cpu2A03/cpu6502/dl/D[5]
    SLICE_X33Y15         LUT4 (Prop_lut4_I3_O)        0.124   117.756 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[5]_i_2__0/O
                         net (fo=4, routed)           0.640   118.396    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[5]
    SLICE_X34Y10         LUT6 (Prop_lut6_I4_O)        0.124   118.520 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.301   118.821    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X35Y9          LUT5 (Prop_lut5_I0_O)        0.124   118.945 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.737   119.681    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_3[1]
    SLICE_X35Y13         LUT5 (Prop_lut5_I1_O)        0.118   119.799 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[10]_i_3/O
                         net (fo=29, routed)          1.111   120.910    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][1]
    SLICE_X29Y17         LUT4 (Prop_lut4_I1_O)        0.326   121.236 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_9/O
                         net (fo=1, routed)           0.154   121.390    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_9_n_2
    SLICE_X29Y17         LUT6 (Prop_lut6_I5_O)        0.124   121.514 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_4/O
                         net (fo=73, routed)          1.017   122.531    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[2]_0
    SLICE_X29Y28         LUT5 (Prop_lut5_I3_O)        0.124   122.655 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_2/O
                         net (fo=1, routed)           0.658   123.314    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[4]
    SLICE_X31Y21         LUT6 (Prop_lut6_I2_O)        0.124   123.438 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_1/O
                         net (fo=4, routed)           0.670   124.107    debuggerTop/nes/cpu2A03/cpu6502/dl/D[4]
    SLICE_X33Y15         LUT4 (Prop_lut4_I3_O)        0.124   124.231 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[4]_i_2__0/O
                         net (fo=4, routed)           0.695   124.926    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[4]
    SLICE_X34Y9          LUT6 (Prop_lut6_I5_O)        0.124   125.050 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2/O
                         net (fo=1, routed)           0.306   125.356    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2_n_2
    SLICE_X34Y8          LUT5 (Prop_lut5_I0_O)        0.124   125.480 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_1__0/O
                         net (fo=9, routed)           0.649   126.129    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_3[0]
    SLICE_X32Y13         LUT5 (Prop_lut5_I1_O)        0.118   126.247 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[12]_i_2/O
                         net (fo=4, routed)           0.707   126.954    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][0]
    SLICE_X30Y19         LUT6 (Prop_lut6_I4_O)        0.326   127.280 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_4/O
                         net (fo=29, routed)          0.519   127.799    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[12]
    SLICE_X32Y21         LUT6 (Prop_lut6_I0_O)        0.124   127.923 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[1]_i_1/O
                         net (fo=4, routed)           0.604   128.527    debuggerTop/nes/cpu2A03/cpu6502/dl/D[1]
    SLICE_X33Y15         LUT4 (Prop_lut4_I3_O)        0.124   128.651 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4__0/O
                         net (fo=5, routed)           0.831   129.482    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[1]
    SLICE_X30Y12         LUT2 (Prop_lut2_I1_O)        0.148   129.630 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0/O
                         net (fo=1, routed)           0.436   130.066    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0_n_2
    SLICE_X30Y11         LUT6 (Prop_lut6_I0_O)        0.328   130.394 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_1__0/O
                         net (fo=6, routed)           0.758   131.151    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[1]
    SLICE_X29Y13         LUT4 (Prop_lut4_I2_O)        0.118   131.269 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[1]_i_2/O
                         net (fo=9, routed)           0.763   132.032    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[1]
    SLICE_X27Y17         LUT5 (Prop_lut5_I3_O)        0.326   132.358 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_5/O
                         net (fo=80, routed)          1.248   133.606    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X30Y27         LUT6 (Prop_lut6_I5_O)        0.124   133.730 r  debuggerTop/nes/ppu/r_ir[2]_i_5/O
                         net (fo=1, routed)           0.492   134.222    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[2]_0
    SLICE_X30Y27         LUT5 (Prop_lut5_I0_O)        0.124   134.346 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2/O
                         net (fo=1, routed)           0.640   134.986    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[2]
    SLICE_X32Y21         LUT6 (Prop_lut6_I2_O)        0.124   135.110 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_1/O
                         net (fo=4, routed)           0.720   135.830    debuggerTop/nes/cpu2A03/cpu6502/dl/D[2]
    SLICE_X32Y15         LUT4 (Prop_lut4_I3_O)        0.124   135.954 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[2]_i_5__0/O
                         net (fo=5, routed)           0.822   136.776    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[2]_0
    SLICE_X33Y13         LUT3 (Prop_lut3_I2_O)        0.152   136.928 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3/O
                         net (fo=1, routed)           0.433   137.362    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_0
    SLICE_X33Y13         LUT5 (Prop_lut5_I2_O)        0.326   137.688 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_1/O
                         net (fo=3, routed)           0.453   138.140    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]_0[2]
    SLICE_X32Y13         LUT3 (Prop_lut3_I2_O)        0.124   138.264 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_nes_write_address[10]_i_2/O
                         net (fo=4, routed)           0.892   139.156    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address_reg[10][0]
    SLICE_X33Y19         LUT6 (Prop_lut6_I4_O)        0.124   139.280 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_34__0/O
                         net (fo=1, routed)           0.641   139.921    debuggerTop/values/r_nes_read_data_reg[7]
    SLICE_X38Y22         LUT5 (Prop_lut5_I0_O)        0.124   140.045 r  debuggerTop/values/blockRam_i_8__0/O
                         net (fo=16, routed)          2.457   142.502    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addra[10]
    RAMB36_X0Y12         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        1.562   183.690    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y12         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487   184.177    
                         clock uncertainty           -0.183   183.994    
    RAMB36_X0Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566   183.428    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        183.428    
                         arrival time                        -142.502    
  -------------------------------------------------------------------
                         slack                                 40.926    

Slack (MET) :             40.949ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 rise@185.149ns - o_clk_5mhz_clk_wiz_0 fall@92.574ns)
  Data Path Delay:        50.628ns  (logic 8.778ns (17.338%)  route 41.850ns (82.662%))
  Logic Levels:           51  (LUT2=6 LUT3=3 LUT4=9 LUT5=12 LUT6=21)
  Clock Path Skew:        -0.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.464ns = ( 183.685 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.728ns = ( 91.847 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        1.812    91.847    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X30Y11         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y11         FDCE (Prop_fdce_C_Q)         0.524    92.371 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[1]/Q
                         net (fo=168, routed)         3.183    95.554    debuggerTop/nes/cpu2A03/cpu6502/decoder/Q[1]
    SLICE_X13Y7          LUT3 (Prop_lut3_I0_O)        0.124    95.678 r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_bus_db_n_i_17/O
                         net (fo=8, routed)           1.935    97.613    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_22
    SLICE_X26Y4          LUT6 (Prop_lut6_I3_O)        0.124    97.737 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_27__0/O
                         net (fo=1, routed)           0.965    98.702    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_27__0_n_2
    SLICE_X30Y3          LUT6 (Prop_lut6_I1_O)        0.124    98.826 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_13/O
                         net (fo=1, routed)           0.312    99.138    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_13_n_2
    SLICE_X30Y2          LUT6 (Prop_lut6_I3_O)        0.124    99.262 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_4/O
                         net (fo=10, routed)          0.840   100.101    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_4_n_2
    SLICE_X30Y9          LUT2 (Prop_lut2_I1_O)        0.150   100.251 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_8/O
                         net (fo=10, routed)          0.672   100.924    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_8_n_2
    SLICE_X33Y11         LUT6 (Prop_lut6_I4_O)        0.328   101.252 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_2/O
                         net (fo=9, routed)           0.985   102.237    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_0
    SLICE_X34Y13         LUT5 (Prop_lut5_I1_O)        0.150   102.387 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_2__0/O
                         net (fo=22, routed)          0.905   103.292    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[15]
    SLICE_X32Y17         LUT2 (Prop_lut2_I1_O)        0.328   103.620 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5/O
                         net (fo=28, routed)          0.661   104.282    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5_n_2
    SLICE_X31Y18         LUT6 (Prop_lut6_I2_O)        0.124   104.406 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17/O
                         net (fo=1, routed)           0.154   104.559    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17_n_2
    SLICE_X31Y18         LUT2 (Prop_lut2_I0_O)        0.124   104.683 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_7/O
                         net (fo=9, routed)           0.898   105.582    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_nes_ram_rw
    SLICE_X33Y21         LUT6 (Prop_lut6_I3_O)        0.124   105.706 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           0.598   106.304    debuggerTop/nes/cpu2A03/cpu6502/dl/D[6]
    SLICE_X33Y15         LUT4 (Prop_lut4_I3_O)        0.124   106.428 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[6]_i_2__0/O
                         net (fo=4, routed)           0.663   107.092    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[6]_0
    SLICE_X33Y10         LUT6 (Prop_lut6_I4_O)        0.124   107.216 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4/O
                         net (fo=1, routed)           0.433   107.649    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4_n_2
    SLICE_X33Y10         LUT5 (Prop_lut5_I0_O)        0.150   107.799 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_2/O
                         net (fo=9, routed)           0.778   108.577    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]_1
    SLICE_X35Y13         LUT5 (Prop_lut5_I0_O)        0.348   108.925 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[14]_i_2/O
                         net (fo=4, routed)           0.963   109.888    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[14]
    SLICE_X32Y17         LUT2 (Prop_lut2_I0_O)        0.332   110.220 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_5/O
                         net (fo=5, routed)           0.484   110.704    debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir_reg[0]_1
    SLICE_X30Y15         LUT6 (Prop_lut6_I3_O)        0.124   110.828 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir[0]_i_1/O
                         net (fo=4, routed)           0.450   111.278    debuggerTop/nes/cpu2A03/cpu6502/dl/D[0]
    SLICE_X32Y15         LUT4 (Prop_lut4_I3_O)        0.124   111.402 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_4__0/O
                         net (fo=6, routed)           0.890   112.292    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]_0
    SLICE_X30Y12         LUT2 (Prop_lut2_I1_O)        0.124   112.416 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0/O
                         net (fo=1, routed)           0.556   112.972    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0_n_2
    SLICE_X29Y9          LUT6 (Prop_lut6_I0_O)        0.124   113.096 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_1__0/O
                         net (fo=5, routed)           0.752   113.849    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[0]
    SLICE_X31Y13         LUT4 (Prop_lut4_I2_O)        0.118   113.967 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[0]_i_2/O
                         net (fo=9, routed)           0.685   114.651    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[0]
    SLICE_X26Y17         LUT5 (Prop_lut5_I3_O)        0.326   114.977 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_3/O
                         net (fo=108, routed)         1.097   116.074    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_1
    SLICE_X33Y27         LUT5 (Prop_lut5_I1_O)        0.124   116.198 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2/O
                         net (fo=1, routed)           0.524   116.723    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[5]
    SLICE_X33Y22         LUT6 (Prop_lut6_I2_O)        0.124   116.847 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_1/O
                         net (fo=4, routed)           0.785   117.632    debuggerTop/nes/cpu2A03/cpu6502/dl/D[5]
    SLICE_X33Y15         LUT4 (Prop_lut4_I3_O)        0.124   117.756 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[5]_i_2__0/O
                         net (fo=4, routed)           0.640   118.396    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[5]
    SLICE_X34Y10         LUT6 (Prop_lut6_I4_O)        0.124   118.520 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.301   118.821    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X35Y9          LUT5 (Prop_lut5_I0_O)        0.124   118.945 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.737   119.681    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_3[1]
    SLICE_X35Y13         LUT5 (Prop_lut5_I1_O)        0.118   119.799 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[10]_i_3/O
                         net (fo=29, routed)          1.111   120.910    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][1]
    SLICE_X29Y17         LUT4 (Prop_lut4_I1_O)        0.326   121.236 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_9/O
                         net (fo=1, routed)           0.154   121.390    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_9_n_2
    SLICE_X29Y17         LUT6 (Prop_lut6_I5_O)        0.124   121.514 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_4/O
                         net (fo=73, routed)          1.017   122.531    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[2]_0
    SLICE_X29Y28         LUT5 (Prop_lut5_I3_O)        0.124   122.655 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_2/O
                         net (fo=1, routed)           0.658   123.314    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[4]
    SLICE_X31Y21         LUT6 (Prop_lut6_I2_O)        0.124   123.438 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_1/O
                         net (fo=4, routed)           0.670   124.107    debuggerTop/nes/cpu2A03/cpu6502/dl/D[4]
    SLICE_X33Y15         LUT4 (Prop_lut4_I3_O)        0.124   124.231 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[4]_i_2__0/O
                         net (fo=4, routed)           0.695   124.926    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[4]
    SLICE_X34Y9          LUT6 (Prop_lut6_I5_O)        0.124   125.050 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2/O
                         net (fo=1, routed)           0.306   125.356    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2_n_2
    SLICE_X34Y8          LUT5 (Prop_lut5_I0_O)        0.124   125.480 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_1__0/O
                         net (fo=9, routed)           0.649   126.129    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_3[0]
    SLICE_X32Y13         LUT5 (Prop_lut5_I1_O)        0.118   126.247 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[12]_i_2/O
                         net (fo=4, routed)           0.707   126.954    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][0]
    SLICE_X30Y19         LUT6 (Prop_lut6_I4_O)        0.326   127.280 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_4/O
                         net (fo=29, routed)          0.519   127.799    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[12]
    SLICE_X32Y21         LUT6 (Prop_lut6_I0_O)        0.124   127.923 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[1]_i_1/O
                         net (fo=4, routed)           0.604   128.527    debuggerTop/nes/cpu2A03/cpu6502/dl/D[1]
    SLICE_X33Y15         LUT4 (Prop_lut4_I3_O)        0.124   128.651 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4__0/O
                         net (fo=5, routed)           0.831   129.482    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[1]
    SLICE_X30Y12         LUT2 (Prop_lut2_I1_O)        0.148   129.630 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0/O
                         net (fo=1, routed)           0.436   130.066    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0_n_2
    SLICE_X30Y11         LUT6 (Prop_lut6_I0_O)        0.328   130.394 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_1__0/O
                         net (fo=6, routed)           0.758   131.151    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[1]
    SLICE_X29Y13         LUT4 (Prop_lut4_I2_O)        0.118   131.269 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[1]_i_2/O
                         net (fo=9, routed)           0.763   132.032    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[1]
    SLICE_X27Y17         LUT5 (Prop_lut5_I3_O)        0.326   132.358 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_5/O
                         net (fo=80, routed)          1.328   133.686    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X30Y25         LUT6 (Prop_lut6_I5_O)        0.124   133.810 r  debuggerTop/nes/ppu/r_ir[3]_i_5/O
                         net (fo=1, routed)           0.619   134.429    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[3]
    SLICE_X31Y25         LUT5 (Prop_lut5_I0_O)        0.124   134.553 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[3]_i_2/O
                         net (fo=1, routed)           0.464   135.016    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[3]
    SLICE_X31Y21         LUT6 (Prop_lut6_I2_O)        0.124   135.140 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[3]_i_1/O
                         net (fo=6, routed)           1.009   136.150    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[12]_2[2]
    SLICE_X35Y10         LUT4 (Prop_lut4_I0_O)        0.124   136.274 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[3]_i_2__0/O
                         net (fo=4, routed)           0.910   137.183    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[3]
    SLICE_X34Y10         LUT6 (Prop_lut6_I0_O)        0.124   137.307 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_2/O
                         net (fo=6, routed)           0.455   137.762    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[3]
    SLICE_X36Y10         LUT3 (Prop_lut3_I1_O)        0.124   137.886 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[3]_i_1/O
                         net (fo=4, routed)           0.620   138.506    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[3]_8
    SLICE_X31Y13         LUT3 (Prop_lut3_I2_O)        0.124   138.630 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_31/O
                         net (fo=2, routed)           0.720   139.350    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[11]
    SLICE_X32Y18         LUT6 (Prop_lut6_I1_O)        0.124   139.474 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_7/O
                         net (fo=16, routed)          3.000   142.474    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addra[11]
    RAMB36_X0Y13         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        1.557   183.685    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y13         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.487   184.172    
                         clock uncertainty           -0.183   183.989    
    RAMB36_X0Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566   183.423    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        183.423    
                         arrival time                        -142.474    
  -------------------------------------------------------------------
                         slack                                 40.949    

Slack (MET) :             40.956ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 rise@185.149ns - o_clk_5mhz_clk_wiz_0 fall@92.574ns)
  Data Path Delay:        50.608ns  (logic 8.778ns (17.345%)  route 41.830ns (82.655%))
  Logic Levels:           51  (LUT2=6 LUT3=3 LUT4=9 LUT5=12 LUT6=21)
  Clock Path Skew:        -0.262ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 183.672 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.728ns = ( 91.847 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        1.812    91.847    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X30Y11         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y11         FDCE (Prop_fdce_C_Q)         0.524    92.371 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[1]/Q
                         net (fo=168, routed)         3.183    95.554    debuggerTop/nes/cpu2A03/cpu6502/decoder/Q[1]
    SLICE_X13Y7          LUT3 (Prop_lut3_I0_O)        0.124    95.678 r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_bus_db_n_i_17/O
                         net (fo=8, routed)           1.935    97.613    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_22
    SLICE_X26Y4          LUT6 (Prop_lut6_I3_O)        0.124    97.737 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_27__0/O
                         net (fo=1, routed)           0.965    98.702    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_27__0_n_2
    SLICE_X30Y3          LUT6 (Prop_lut6_I1_O)        0.124    98.826 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_13/O
                         net (fo=1, routed)           0.312    99.138    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_13_n_2
    SLICE_X30Y2          LUT6 (Prop_lut6_I3_O)        0.124    99.262 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_4/O
                         net (fo=10, routed)          0.840   100.101    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_4_n_2
    SLICE_X30Y9          LUT2 (Prop_lut2_I1_O)        0.150   100.251 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_8/O
                         net (fo=10, routed)          0.672   100.924    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_8_n_2
    SLICE_X33Y11         LUT6 (Prop_lut6_I4_O)        0.328   101.252 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_2/O
                         net (fo=9, routed)           0.985   102.237    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_0
    SLICE_X34Y13         LUT5 (Prop_lut5_I1_O)        0.150   102.387 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_2__0/O
                         net (fo=22, routed)          0.905   103.292    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[15]
    SLICE_X32Y17         LUT2 (Prop_lut2_I1_O)        0.328   103.620 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5/O
                         net (fo=28, routed)          0.661   104.282    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5_n_2
    SLICE_X31Y18         LUT6 (Prop_lut6_I2_O)        0.124   104.406 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17/O
                         net (fo=1, routed)           0.154   104.559    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17_n_2
    SLICE_X31Y18         LUT2 (Prop_lut2_I0_O)        0.124   104.683 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_7/O
                         net (fo=9, routed)           0.898   105.582    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_nes_ram_rw
    SLICE_X33Y21         LUT6 (Prop_lut6_I3_O)        0.124   105.706 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           0.598   106.304    debuggerTop/nes/cpu2A03/cpu6502/dl/D[6]
    SLICE_X33Y15         LUT4 (Prop_lut4_I3_O)        0.124   106.428 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[6]_i_2__0/O
                         net (fo=4, routed)           0.663   107.092    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[6]_0
    SLICE_X33Y10         LUT6 (Prop_lut6_I4_O)        0.124   107.216 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4/O
                         net (fo=1, routed)           0.433   107.649    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4_n_2
    SLICE_X33Y10         LUT5 (Prop_lut5_I0_O)        0.150   107.799 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_2/O
                         net (fo=9, routed)           0.778   108.577    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]_1
    SLICE_X35Y13         LUT5 (Prop_lut5_I0_O)        0.348   108.925 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[14]_i_2/O
                         net (fo=4, routed)           0.963   109.888    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[14]
    SLICE_X32Y17         LUT2 (Prop_lut2_I0_O)        0.332   110.220 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_5/O
                         net (fo=5, routed)           0.484   110.704    debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir_reg[0]_1
    SLICE_X30Y15         LUT6 (Prop_lut6_I3_O)        0.124   110.828 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir[0]_i_1/O
                         net (fo=4, routed)           0.450   111.278    debuggerTop/nes/cpu2A03/cpu6502/dl/D[0]
    SLICE_X32Y15         LUT4 (Prop_lut4_I3_O)        0.124   111.402 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_4__0/O
                         net (fo=6, routed)           0.890   112.292    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]_0
    SLICE_X30Y12         LUT2 (Prop_lut2_I1_O)        0.124   112.416 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0/O
                         net (fo=1, routed)           0.556   112.972    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0_n_2
    SLICE_X29Y9          LUT6 (Prop_lut6_I0_O)        0.124   113.096 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_1__0/O
                         net (fo=5, routed)           0.752   113.849    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[0]
    SLICE_X31Y13         LUT4 (Prop_lut4_I2_O)        0.118   113.967 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[0]_i_2/O
                         net (fo=9, routed)           0.685   114.651    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[0]
    SLICE_X26Y17         LUT5 (Prop_lut5_I3_O)        0.326   114.977 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_3/O
                         net (fo=108, routed)         1.097   116.074    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_1
    SLICE_X33Y27         LUT5 (Prop_lut5_I1_O)        0.124   116.198 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2/O
                         net (fo=1, routed)           0.524   116.723    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[5]
    SLICE_X33Y22         LUT6 (Prop_lut6_I2_O)        0.124   116.847 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_1/O
                         net (fo=4, routed)           0.785   117.632    debuggerTop/nes/cpu2A03/cpu6502/dl/D[5]
    SLICE_X33Y15         LUT4 (Prop_lut4_I3_O)        0.124   117.756 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[5]_i_2__0/O
                         net (fo=4, routed)           0.640   118.396    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[5]
    SLICE_X34Y10         LUT6 (Prop_lut6_I4_O)        0.124   118.520 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.301   118.821    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X35Y9          LUT5 (Prop_lut5_I0_O)        0.124   118.945 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.737   119.681    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_3[1]
    SLICE_X35Y13         LUT5 (Prop_lut5_I1_O)        0.118   119.799 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[10]_i_3/O
                         net (fo=29, routed)          1.111   120.910    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][1]
    SLICE_X29Y17         LUT4 (Prop_lut4_I1_O)        0.326   121.236 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_9/O
                         net (fo=1, routed)           0.154   121.390    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_9_n_2
    SLICE_X29Y17         LUT6 (Prop_lut6_I5_O)        0.124   121.514 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_4/O
                         net (fo=73, routed)          1.017   122.531    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[2]_0
    SLICE_X29Y28         LUT5 (Prop_lut5_I3_O)        0.124   122.655 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_2/O
                         net (fo=1, routed)           0.658   123.314    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[4]
    SLICE_X31Y21         LUT6 (Prop_lut6_I2_O)        0.124   123.438 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_1/O
                         net (fo=4, routed)           0.670   124.107    debuggerTop/nes/cpu2A03/cpu6502/dl/D[4]
    SLICE_X33Y15         LUT4 (Prop_lut4_I3_O)        0.124   124.231 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[4]_i_2__0/O
                         net (fo=4, routed)           0.695   124.926    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[4]
    SLICE_X34Y9          LUT6 (Prop_lut6_I5_O)        0.124   125.050 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2/O
                         net (fo=1, routed)           0.306   125.356    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2_n_2
    SLICE_X34Y8          LUT5 (Prop_lut5_I0_O)        0.124   125.480 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_1__0/O
                         net (fo=9, routed)           0.649   126.129    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_3[0]
    SLICE_X32Y13         LUT5 (Prop_lut5_I1_O)        0.118   126.247 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[12]_i_2/O
                         net (fo=4, routed)           0.707   126.954    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][0]
    SLICE_X30Y19         LUT6 (Prop_lut6_I4_O)        0.326   127.280 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_4/O
                         net (fo=29, routed)          0.519   127.799    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[12]
    SLICE_X32Y21         LUT6 (Prop_lut6_I0_O)        0.124   127.923 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[1]_i_1/O
                         net (fo=4, routed)           0.604   128.527    debuggerTop/nes/cpu2A03/cpu6502/dl/D[1]
    SLICE_X33Y15         LUT4 (Prop_lut4_I3_O)        0.124   128.651 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4__0/O
                         net (fo=5, routed)           0.831   129.482    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[1]
    SLICE_X30Y12         LUT2 (Prop_lut2_I1_O)        0.148   129.630 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0/O
                         net (fo=1, routed)           0.436   130.066    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0_n_2
    SLICE_X30Y11         LUT6 (Prop_lut6_I0_O)        0.328   130.394 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_1__0/O
                         net (fo=6, routed)           0.758   131.151    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[1]
    SLICE_X29Y13         LUT4 (Prop_lut4_I2_O)        0.118   131.269 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[1]_i_2/O
                         net (fo=9, routed)           0.763   132.032    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[1]
    SLICE_X27Y17         LUT5 (Prop_lut5_I3_O)        0.326   132.358 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_5/O
                         net (fo=80, routed)          1.328   133.686    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X30Y25         LUT6 (Prop_lut6_I5_O)        0.124   133.810 r  debuggerTop/nes/ppu/r_ir[3]_i_5/O
                         net (fo=1, routed)           0.619   134.429    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[3]
    SLICE_X31Y25         LUT5 (Prop_lut5_I0_O)        0.124   134.553 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[3]_i_2/O
                         net (fo=1, routed)           0.464   135.016    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[3]
    SLICE_X31Y21         LUT6 (Prop_lut6_I2_O)        0.124   135.140 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[3]_i_1/O
                         net (fo=6, routed)           1.009   136.150    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[12]_2[2]
    SLICE_X35Y10         LUT4 (Prop_lut4_I0_O)        0.124   136.274 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[3]_i_2__0/O
                         net (fo=4, routed)           0.910   137.183    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[3]
    SLICE_X34Y10         LUT6 (Prop_lut6_I0_O)        0.124   137.307 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_2/O
                         net (fo=6, routed)           0.455   137.762    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[3]
    SLICE_X36Y10         LUT3 (Prop_lut3_I1_O)        0.124   137.886 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[3]_i_1/O
                         net (fo=4, routed)           0.620   138.506    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[3]_8
    SLICE_X31Y13         LUT3 (Prop_lut3_I2_O)        0.124   138.630 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_31/O
                         net (fo=2, routed)           0.720   139.350    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[11]
    SLICE_X32Y18         LUT6 (Prop_lut6_I1_O)        0.124   139.474 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_7/O
                         net (fo=16, routed)          2.980   142.454    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addra[11]
    RAMB36_X1Y13         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        1.544   183.672    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y13         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.487   184.159    
                         clock uncertainty           -0.183   183.976    
    RAMB36_X1Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566   183.410    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        183.410    
                         arrival time                        -142.454    
  -------------------------------------------------------------------
                         slack                                 40.956    

Slack (MET) :             40.979ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 rise@185.149ns - o_clk_5mhz_clk_wiz_0 fall@92.574ns)
  Data Path Delay:        50.598ns  (logic 8.974ns (17.736%)  route 41.623ns (82.264%))
  Logic Levels:           51  (LUT2=6 LUT3=1 LUT4=10 LUT5=14 LUT6=20)
  Clock Path Skew:        -0.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.464ns = ( 183.685 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.728ns = ( 91.847 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        1.812    91.847    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X30Y11         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y11         FDCE (Prop_fdce_C_Q)         0.524    92.371 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[1]/Q
                         net (fo=168, routed)         3.183    95.554    debuggerTop/nes/cpu2A03/cpu6502/decoder/Q[1]
    SLICE_X13Y7          LUT3 (Prop_lut3_I0_O)        0.124    95.678 r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_bus_db_n_i_17/O
                         net (fo=8, routed)           1.935    97.613    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_22
    SLICE_X26Y4          LUT6 (Prop_lut6_I3_O)        0.124    97.737 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_27__0/O
                         net (fo=1, routed)           0.965    98.702    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_27__0_n_2
    SLICE_X30Y3          LUT6 (Prop_lut6_I1_O)        0.124    98.826 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_13/O
                         net (fo=1, routed)           0.312    99.138    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_13_n_2
    SLICE_X30Y2          LUT6 (Prop_lut6_I3_O)        0.124    99.262 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_4/O
                         net (fo=10, routed)          0.840   100.101    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_4_n_2
    SLICE_X30Y9          LUT2 (Prop_lut2_I1_O)        0.150   100.251 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_8/O
                         net (fo=10, routed)          0.672   100.924    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_8_n_2
    SLICE_X33Y11         LUT6 (Prop_lut6_I4_O)        0.328   101.252 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_2/O
                         net (fo=9, routed)           0.985   102.237    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_0
    SLICE_X34Y13         LUT5 (Prop_lut5_I1_O)        0.150   102.387 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_2__0/O
                         net (fo=22, routed)          0.905   103.292    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[15]
    SLICE_X32Y17         LUT2 (Prop_lut2_I1_O)        0.328   103.620 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5/O
                         net (fo=28, routed)          0.661   104.282    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5_n_2
    SLICE_X31Y18         LUT6 (Prop_lut6_I2_O)        0.124   104.406 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17/O
                         net (fo=1, routed)           0.154   104.559    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17_n_2
    SLICE_X31Y18         LUT2 (Prop_lut2_I0_O)        0.124   104.683 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_7/O
                         net (fo=9, routed)           0.898   105.582    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_nes_ram_rw
    SLICE_X33Y21         LUT6 (Prop_lut6_I3_O)        0.124   105.706 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           0.598   106.304    debuggerTop/nes/cpu2A03/cpu6502/dl/D[6]
    SLICE_X33Y15         LUT4 (Prop_lut4_I3_O)        0.124   106.428 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[6]_i_2__0/O
                         net (fo=4, routed)           0.663   107.092    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[6]_0
    SLICE_X33Y10         LUT6 (Prop_lut6_I4_O)        0.124   107.216 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4/O
                         net (fo=1, routed)           0.433   107.649    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4_n_2
    SLICE_X33Y10         LUT5 (Prop_lut5_I0_O)        0.150   107.799 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_2/O
                         net (fo=9, routed)           0.778   108.577    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]_1
    SLICE_X35Y13         LUT5 (Prop_lut5_I0_O)        0.348   108.925 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[14]_i_2/O
                         net (fo=4, routed)           0.963   109.888    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[14]
    SLICE_X32Y17         LUT2 (Prop_lut2_I0_O)        0.332   110.220 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_5/O
                         net (fo=5, routed)           0.484   110.704    debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir_reg[0]_1
    SLICE_X30Y15         LUT6 (Prop_lut6_I3_O)        0.124   110.828 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir[0]_i_1/O
                         net (fo=4, routed)           0.450   111.278    debuggerTop/nes/cpu2A03/cpu6502/dl/D[0]
    SLICE_X32Y15         LUT4 (Prop_lut4_I3_O)        0.124   111.402 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_4__0/O
                         net (fo=6, routed)           0.890   112.292    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]_0
    SLICE_X30Y12         LUT2 (Prop_lut2_I1_O)        0.124   112.416 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0/O
                         net (fo=1, routed)           0.556   112.972    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0_n_2
    SLICE_X29Y9          LUT6 (Prop_lut6_I0_O)        0.124   113.096 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_1__0/O
                         net (fo=5, routed)           0.752   113.849    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[0]
    SLICE_X31Y13         LUT4 (Prop_lut4_I2_O)        0.118   113.967 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[0]_i_2/O
                         net (fo=9, routed)           0.685   114.651    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[0]
    SLICE_X26Y17         LUT5 (Prop_lut5_I3_O)        0.326   114.977 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_3/O
                         net (fo=108, routed)         1.097   116.074    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_1
    SLICE_X33Y27         LUT5 (Prop_lut5_I1_O)        0.124   116.198 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2/O
                         net (fo=1, routed)           0.524   116.723    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[5]
    SLICE_X33Y22         LUT6 (Prop_lut6_I2_O)        0.124   116.847 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_1/O
                         net (fo=4, routed)           0.785   117.632    debuggerTop/nes/cpu2A03/cpu6502/dl/D[5]
    SLICE_X33Y15         LUT4 (Prop_lut4_I3_O)        0.124   117.756 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[5]_i_2__0/O
                         net (fo=4, routed)           0.640   118.396    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[5]
    SLICE_X34Y10         LUT6 (Prop_lut6_I4_O)        0.124   118.520 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.301   118.821    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X35Y9          LUT5 (Prop_lut5_I0_O)        0.124   118.945 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.737   119.681    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_3[1]
    SLICE_X35Y13         LUT5 (Prop_lut5_I1_O)        0.118   119.799 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[10]_i_3/O
                         net (fo=29, routed)          1.111   120.910    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][1]
    SLICE_X29Y17         LUT4 (Prop_lut4_I1_O)        0.326   121.236 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_9/O
                         net (fo=1, routed)           0.154   121.390    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_9_n_2
    SLICE_X29Y17         LUT6 (Prop_lut6_I5_O)        0.124   121.514 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_4/O
                         net (fo=73, routed)          1.017   122.531    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[2]_0
    SLICE_X29Y28         LUT5 (Prop_lut5_I3_O)        0.124   122.655 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_2/O
                         net (fo=1, routed)           0.658   123.314    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[4]
    SLICE_X31Y21         LUT6 (Prop_lut6_I2_O)        0.124   123.438 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_1/O
                         net (fo=4, routed)           0.670   124.107    debuggerTop/nes/cpu2A03/cpu6502/dl/D[4]
    SLICE_X33Y15         LUT4 (Prop_lut4_I3_O)        0.124   124.231 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[4]_i_2__0/O
                         net (fo=4, routed)           0.695   124.926    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[4]
    SLICE_X34Y9          LUT6 (Prop_lut6_I5_O)        0.124   125.050 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2/O
                         net (fo=1, routed)           0.306   125.356    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2_n_2
    SLICE_X34Y8          LUT5 (Prop_lut5_I0_O)        0.124   125.480 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_1__0/O
                         net (fo=9, routed)           0.649   126.129    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_3[0]
    SLICE_X32Y13         LUT5 (Prop_lut5_I1_O)        0.118   126.247 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[12]_i_2/O
                         net (fo=4, routed)           0.707   126.954    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][0]
    SLICE_X30Y19         LUT6 (Prop_lut6_I4_O)        0.326   127.280 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_4/O
                         net (fo=29, routed)          0.519   127.799    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[12]
    SLICE_X32Y21         LUT6 (Prop_lut6_I0_O)        0.124   127.923 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[1]_i_1/O
                         net (fo=4, routed)           0.604   128.527    debuggerTop/nes/cpu2A03/cpu6502/dl/D[1]
    SLICE_X33Y15         LUT4 (Prop_lut4_I3_O)        0.124   128.651 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4__0/O
                         net (fo=5, routed)           0.831   129.482    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[1]
    SLICE_X30Y12         LUT2 (Prop_lut2_I1_O)        0.148   129.630 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0/O
                         net (fo=1, routed)           0.436   130.066    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0_n_2
    SLICE_X30Y11         LUT6 (Prop_lut6_I0_O)        0.328   130.394 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_1__0/O
                         net (fo=6, routed)           0.758   131.151    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[1]
    SLICE_X29Y13         LUT4 (Prop_lut4_I2_O)        0.118   131.269 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[1]_i_2/O
                         net (fo=9, routed)           0.763   132.032    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[1]
    SLICE_X27Y17         LUT5 (Prop_lut5_I3_O)        0.326   132.358 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_5/O
                         net (fo=80, routed)          1.328   133.686    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X30Y25         LUT6 (Prop_lut6_I5_O)        0.124   133.810 r  debuggerTop/nes/ppu/r_ir[3]_i_5/O
                         net (fo=1, routed)           0.619   134.429    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[3]
    SLICE_X31Y25         LUT5 (Prop_lut5_I0_O)        0.124   134.553 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[3]_i_2/O
                         net (fo=1, routed)           0.464   135.016    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[3]
    SLICE_X31Y21         LUT6 (Prop_lut6_I2_O)        0.124   135.140 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[3]_i_1/O
                         net (fo=6, routed)           1.009   136.150    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[12]_2[2]
    SLICE_X35Y10         LUT4 (Prop_lut4_I0_O)        0.124   136.274 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[3]_i_2__0/O
                         net (fo=4, routed)           0.577   136.850    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[3]
    SLICE_X35Y11         LUT5 (Prop_lut5_I1_O)        0.124   136.974 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_1__0/O
                         net (fo=8, routed)           0.766   137.740    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address_reg[3]
    SLICE_X28Y14         LUT4 (Prop_lut4_I3_O)        0.118   137.858 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[3]_i_2/O
                         net (fo=6, routed)           0.534   138.392    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[3]
    SLICE_X30Y17         LUT6 (Prop_lut6_I4_O)        0.326   138.718 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_41/O
                         net (fo=1, routed)           0.758   139.476    debuggerTop/values/r_nes_read_data_reg[7]_7
    SLICE_X38Y22         LUT5 (Prop_lut5_I0_O)        0.124   139.600 r  debuggerTop/values/blockRam_i_15__0/O
                         net (fo=16, routed)          2.844   142.444    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addra[3]
    RAMB36_X0Y13         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        1.557   183.685    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y13         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.487   184.172    
                         clock uncertainty           -0.183   183.989    
    RAMB36_X0Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566   183.423    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        183.423    
                         arrival time                        -142.444    
  -------------------------------------------------------------------
                         slack                                 40.979    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'o_clk_5mhz_clk_wiz_0'  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/s/r_data_reg[3]/D
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 fall@92.574ns - o_clk_5mhz_clk_wiz_0 fall@92.574ns)
  Data Path Delay:        1.842ns  (logic 0.116ns (6.299%)  route 1.726ns (93.701%))
  Logic Levels:           3  (BUFG=1 LUT4=1 LUT6=1)
  Clock Path Skew:        1.481ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns = ( 91.810 - 92.574 ) 
    Source Clock Delay      (SCD):    -1.689ns = ( 90.885 - 92.574 ) 
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    92.824 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    93.264    pll/inst/i_clk_100mhz_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    90.885 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    91.384    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    91.410 f  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        0.859    92.269    debuggerTop/nes/cpu2A03/cpu6502/tcu/o_clk_5mhz
    SLICE_X35Y10         LUT4 (Prop_lut4_I1_O)        0.045    92.314 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[3]_i_2__0/O
                         net (fo=4, routed)           0.368    92.682    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[3]
    SLICE_X34Y10         LUT6 (Prop_lut6_I0_O)        0.045    92.727 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_2/O
                         net (fo=6, routed)           0.000    92.727    debuggerTop/nes/cpu2A03/cpu6502/s/D[3]
    SLICE_X34Y10         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/s/r_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    93.012 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    93.492    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    90.329 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    90.872    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    90.901 f  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        0.909    91.810    debuggerTop/nes/cpu2A03/cpu6502/s/o_clk_5mhz
    SLICE_X34Y10         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/s/r_data_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.557    92.367    
                         clock uncertainty            0.183    92.550    
    SLICE_X34Y10         FDCE (Hold_fdce_C_D)         0.124    92.674    debuggerTop/nes/cpu2A03/cpu6502/s/r_data_reg[3]
  -------------------------------------------------------------------
                         required time                        -92.674    
                         arrival time                          92.727    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'o_clk_5mhz_clk_wiz_0'  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/FSM_sequential_r_state_reg[1]/D
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 fall@92.574ns - o_clk_5mhz_clk_wiz_0 fall@92.574ns)
  Data Path Delay:        1.815ns  (logic 0.161ns (8.868%)  route 1.654ns (91.132%))
  Logic Levels:           4  (BUFG=1 LUT5=1 LUT6=2)
  Clock Path Skew:        1.479ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns = ( 91.808 - 92.574 ) 
    Source Clock Delay      (SCD):    -1.689ns = ( 90.885 - 92.574 ) 
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    92.824 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    93.264    pll/inst/i_clk_100mhz_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    90.885 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    91.384    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    91.410 f  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        0.880    92.290    debuggerTop/nes/cpu2A03/cpu6502/tcu/o_clk_5mhz
    SLICE_X28Y14         LUT5 (Prop_lut5_I0_O)        0.045    92.335 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state[1]_i_6/O
                         net (fo=2, routed)           0.164    92.500    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state[1]_i_6_n_2
    SLICE_X28Y15         LUT6 (Prop_lut6_I2_O)        0.045    92.545 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state[1]_i_3/O
                         net (fo=1, routed)           0.111    92.656    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state[1]_i_3_n_2
    SLICE_X29Y15         LUT6 (Prop_lut6_I3_O)        0.045    92.701 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state[1]_i_1/O
                         net (fo=1, routed)           0.000    92.701    debuggerTop/nes/cpu2A03/cpu6502_n_265
    SLICE_X29Y15         FDCE                                         r  debuggerTop/nes/cpu2A03/FSM_sequential_r_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    93.012 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    93.492    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    90.329 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    90.872    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    90.901 f  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        0.907    91.808    debuggerTop/nes/cpu2A03/o_clk_5mhz
    SLICE_X29Y15         FDCE                                         r  debuggerTop/nes/cpu2A03/FSM_sequential_r_state_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.557    92.365    
                         clock uncertainty            0.183    92.548    
    SLICE_X29Y15         FDCE (Hold_fdce_C_D)         0.098    92.646    debuggerTop/nes/cpu2A03/FSM_sequential_r_state_reg[1]
  -------------------------------------------------------------------
                         required time                        -92.646    
                         arrival time                          92.701    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'o_clk_5mhz_clk_wiz_0'  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/p/r_c_reg/D
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 fall@92.574ns - o_clk_5mhz_clk_wiz_0 fall@92.574ns)
  Data Path Delay:        1.838ns  (logic 0.116ns (6.310%)  route 1.722ns (93.690%))
  Logic Levels:           3  (BUFG=1 LUT6=2)
  Clock Path Skew:        1.486ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns = ( 91.815 - 92.574 ) 
    Source Clock Delay      (SCD):    -1.689ns = ( 90.885 - 92.574 ) 
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    92.824 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    93.264    pll/inst/i_clk_100mhz_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    90.885 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    91.384    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    91.410 f  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        0.750    92.161    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X19Y4          LUT6 (Prop_lut6_I4_O)        0.045    92.206 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_c_i_5/O
                         net (fo=2, routed)           0.473    92.679    debuggerTop/nes/cpu2A03/cpu6502/ir/r_c_i_5_n_2
    SLICE_X24Y9          LUT6 (Prop_lut6_I4_O)        0.045    92.724 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_c_i_1/O
                         net (fo=1, routed)           0.000    92.724    debuggerTop/nes/cpu2A03/cpu6502/p/r_c_reg_1
    SLICE_X24Y9          FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/p/r_c_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    93.012 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    93.492    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    90.329 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    90.872    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    90.901 f  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        0.914    91.815    debuggerTop/nes/cpu2A03/cpu6502/p/o_clk_5mhz
    SLICE_X24Y9          FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/p/r_c_reg/C  (IS_INVERTED)
                         clock pessimism              0.557    92.372    
                         clock uncertainty            0.183    92.555    
    SLICE_X24Y9          FDCE (Hold_fdce_C_D)         0.098    92.653    debuggerTop/nes/cpu2A03/cpu6502/p/r_c_reg
  -------------------------------------------------------------------
                         required time                        -92.653    
                         arrival time                          92.724    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'o_clk_5mhz_clk_wiz_0'  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/p/r_n_reg/D
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 fall@92.574ns - o_clk_5mhz_clk_wiz_0 fall@92.574ns)
  Data Path Delay:        1.846ns  (logic 0.116ns (6.283%)  route 1.730ns (93.717%))
  Logic Levels:           3  (BUFG=1 LUT6=2)
  Clock Path Skew:        1.486ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns = ( 91.815 - 92.574 ) 
    Source Clock Delay      (SCD):    -1.689ns = ( 90.885 - 92.574 ) 
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    92.824 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    93.264    pll/inst/i_clk_100mhz_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    90.885 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    91.384    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    91.410 f  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        0.813    92.223    debuggerTop/nes/cpu2A03/cpu6502/tcu/o_clk_5mhz
    SLICE_X27Y6          LUT6 (Prop_lut6_I2_O)        0.045    92.268 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_n_i_2/O
                         net (fo=2, routed)           0.418    92.687    debuggerTop/nes/cpu2A03/cpu6502/ir/r_n_reg_0
    SLICE_X26Y8          LUT6 (Prop_lut6_I3_O)        0.045    92.732 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_n_i_1/O
                         net (fo=1, routed)           0.000    92.732    debuggerTop/nes/cpu2A03/cpu6502/p/r_n_reg_1
    SLICE_X26Y8          FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/p/r_n_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    93.012 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    93.492    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    90.329 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    90.872    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    90.901 f  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        0.914    91.815    debuggerTop/nes/cpu2A03/cpu6502/p/o_clk_5mhz
    SLICE_X26Y8          FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/p/r_n_reg/C  (IS_INVERTED)
                         clock pessimism              0.557    92.372    
                         clock uncertainty            0.183    92.555    
    SLICE_X26Y8          FDCE (Hold_fdce_C_D)         0.098    92.653    debuggerTop/nes/cpu2A03/cpu6502/p/r_n_reg
  -------------------------------------------------------------------
                         required time                        -92.653    
                         arrival time                          92.732    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'o_clk_5mhz_clk_wiz_0'  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/profiler/r_sample_data_write_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 fall@92.574ns - o_clk_5mhz_clk_wiz_0 fall@92.574ns)
  Data Path Delay:        1.843ns  (logic 0.116ns (6.296%)  route 1.727ns (93.704%))
  Logic Levels:           3  (BUFG=1 LUT4=2)
  Clock Path Skew:        1.478ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns = ( 91.807 - 92.574 ) 
    Source Clock Delay      (SCD):    -1.689ns = ( 90.885 - 92.574 ) 
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    92.824 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    93.264    pll/inst/i_clk_100mhz_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    90.885 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    91.384    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    91.410 f  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        0.813    92.223    debuggerTop/nes/cpu2A03/cpu6502/tcu/o_clk_5mhz
    SLICE_X30Y14         LUT4 (Prop_lut4_I0_O)        0.045    92.268 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[2]_i_2/O
                         net (fo=8, routed)           0.415    92.683    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[2]
    SLICE_X29Y16         LUT4 (Prop_lut4_I3_O)        0.045    92.728 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[2]_i_1/O
                         net (fo=1, routed)           0.000    92.728    debuggerTop/profiler/r_sample_data_write_reg[31]_0[2]
    SLICE_X29Y16         FDRE                                         r  debuggerTop/profiler/r_sample_data_write_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    93.012 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    93.492    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    90.329 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    90.872    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    90.901 f  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        0.906    91.807    debuggerTop/profiler/o_clk_5mhz
    SLICE_X29Y16         FDRE                                         r  debuggerTop/profiler/r_sample_data_write_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.557    92.364    
                         clock uncertainty            0.183    92.547    
    SLICE_X29Y16         FDRE (Hold_fdre_C_D)         0.099    92.646    debuggerTop/profiler/r_sample_data_write_reg[2]
  -------------------------------------------------------------------
                         required time                        -92.646    
                         arrival time                          92.728    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'o_clk_5mhz_clk_wiz_0'  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/x/r_data_reg[2]/CE
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 fall@92.574ns - o_clk_5mhz_clk_wiz_0 fall@92.574ns)
  Data Path Delay:        1.729ns  (logic 0.116ns (6.710%)  route 1.613ns (93.290%))
  Logic Levels:           3  (BUFG=1 LUT6=2)
  Clock Path Skew:        1.483ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns = ( 91.812 - 92.574 ) 
    Source Clock Delay      (SCD):    -1.689ns = ( 90.885 - 92.574 ) 
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    92.824 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    93.264    pll/inst/i_clk_100mhz_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    90.885 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    91.384    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    91.410 f  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        0.813    92.223    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X31Y6          LUT6 (Prop_lut6_I2_O)        0.045    92.268 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_3__0/O
                         net (fo=1, routed)           0.137    92.405    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[7]_11
    SLICE_X31Y6          LUT6 (Prop_lut6_I0_O)        0.045    92.450 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[7]_i_1__1/O
                         net (fo=8, routed)           0.164    92.614    debuggerTop/nes/cpu2A03/cpu6502/x/E[0]
    SLICE_X32Y8          FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/x/r_data_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    93.012 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    93.492    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    90.329 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    90.872    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    90.901 f  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        0.911    91.812    debuggerTop/nes/cpu2A03/cpu6502/x/o_clk_5mhz
    SLICE_X32Y8          FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/x/r_data_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.557    92.369    
                         clock uncertainty            0.183    92.552    
    SLICE_X32Y8          FDCE (Hold_fdce_C_CE)       -0.032    92.520    debuggerTop/nes/cpu2A03/cpu6502/x/r_data_reg[2]
  -------------------------------------------------------------------
                         required time                        -92.520    
                         arrival time                          92.614    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'o_clk_5mhz_clk_wiz_0'  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/profiler/r_sample_data_write_reg[4]/D
                            (falling edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 fall@92.574ns - o_clk_5mhz_clk_wiz_0 fall@92.574ns)
  Data Path Delay:        1.906ns  (logic 0.116ns (6.085%)  route 1.790ns (93.916%))
  Logic Levels:           3  (BUFG=1 LUT4=2)
  Clock Path Skew:        1.475ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.770ns = ( 91.804 - 92.574 ) 
    Source Clock Delay      (SCD):    -1.689ns = ( 90.885 - 92.574 ) 
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    92.824 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    93.264    pll/inst/i_clk_100mhz_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    90.885 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    91.384    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    91.410 f  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        0.813    92.223    debuggerTop/nes/cpu2A03/cpu6502/tcu/o_clk_5mhz
    SLICE_X30Y14         LUT4 (Prop_lut4_I0_O)        0.045    92.268 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[4]_i_2/O
                         net (fo=5, routed)           0.479    92.747    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[4]
    SLICE_X30Y18         LUT4 (Prop_lut4_I0_O)        0.045    92.792 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[4]_i_1/O
                         net (fo=1, routed)           0.000    92.792    debuggerTop/profiler/r_sample_data_write_reg[31]_0[4]
    SLICE_X30Y18         FDRE                                         r  debuggerTop/profiler/r_sample_data_write_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    93.012 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    93.492    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    90.329 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    90.872    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    90.901 f  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        0.903    91.804    debuggerTop/profiler/o_clk_5mhz
    SLICE_X30Y18         FDRE                                         r  debuggerTop/profiler/r_sample_data_write_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.557    92.361    
                         clock uncertainty            0.183    92.544    
    SLICE_X30Y18         FDRE (Hold_fdre_C_D)         0.124    92.668    debuggerTop/profiler/r_sample_data_write_reg[4]
  -------------------------------------------------------------------
                         required time                        -92.668    
                         arrival time                          92.792    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'o_clk_5mhz_clk_wiz_0'  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.883ns  (logic 0.116ns (6.161%)  route 1.767ns (93.839%))
  Logic Levels:           3  (BUFG=1 LUT6=2)
  Clock Path Skew:        1.483ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -1.689ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        0.870    -0.294    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X24Y10         LUT6 (Prop_lut6_I0_O)        0.045    -0.249 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_add[6]_i_3/O
                         net (fo=8, routed)           0.398     0.149    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add[6]_i_3_n_2
    SLICE_X28Y10         LUT6 (Prop_lut6_I5_O)        0.045     0.194 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_add[2]_i_1/O
                         net (fo=1, routed)           0.000     0.194    debuggerTop/nes/cpu2A03/cpu6502/alu/D[2]
    SLICE_X28Y10         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        0.911    -0.762    debuggerTop/nes/cpu2A03/cpu6502/alu/o_clk_5mhz
    SLICE_X28Y10         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[2]/C
                         clock pessimism              0.557    -0.206    
                         clock uncertainty            0.183    -0.023    
    SLICE_X28Y10         FDCE (Hold_fdce_C_D)         0.091     0.068    debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.068    
                         arrival time                           0.194    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'o_clk_5mhz_clk_wiz_0'  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/p/r_z_reg/D
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 fall@92.574ns - o_clk_5mhz_clk_wiz_0 fall@92.574ns)
  Data Path Delay:        1.912ns  (logic 0.226ns (11.823%)  route 1.686ns (88.177%))
  Logic Levels:           4  (BUFG=1 LUT5=1 LUT6=2)
  Clock Path Skew:        1.484ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns = ( 91.813 - 92.574 ) 
    Source Clock Delay      (SCD):    -1.689ns = ( 90.885 - 92.574 ) 
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    92.824 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    93.264    pll/inst/i_clk_100mhz_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    90.885 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    91.384    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    91.410 f  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        0.698    92.109    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X26Y7          LUT6 (Prop_lut6_I2_O)        0.045    92.154 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_z_i_5/O
                         net (fo=1, routed)           0.283    92.437    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_z_reg_0
    SLICE_X26Y9          LUT5 (Prop_lut5_I1_O)        0.043    92.480 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_z_i_3/O
                         net (fo=2, routed)           0.205    92.685    debuggerTop/nes/cpu2A03/cpu6502/ir/r_z_reg_0
    SLICE_X29Y9          LUT6 (Prop_lut6_I3_O)        0.112    92.797 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_z_i_1/O
                         net (fo=1, routed)           0.000    92.797    debuggerTop/nes/cpu2A03/cpu6502/p/r_z_reg_1
    SLICE_X29Y9          FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/p/r_z_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    93.012 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    93.492    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    90.329 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    90.872    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    90.901 f  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        0.912    91.813    debuggerTop/nes/cpu2A03/cpu6502/p/o_clk_5mhz
    SLICE_X29Y9          FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/p/r_z_reg/C  (IS_INVERTED)
                         clock pessimism              0.557    92.370    
                         clock uncertainty            0.183    92.553    
    SLICE_X29Y9          FDCE (Hold_fdce_C_D)         0.099    92.652    debuggerTop/nes/cpu2A03/cpu6502/p/r_z_reg
  -------------------------------------------------------------------
                         required time                        -92.652    
                         arrival time                          92.797    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'o_clk_5mhz_clk_wiz_0'  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/s/r_data_reg[7]/D
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 fall@92.574ns - o_clk_5mhz_clk_wiz_0 fall@92.574ns)
  Data Path Delay:        1.878ns  (logic 0.181ns (9.638%)  route 1.697ns (90.361%))
  Logic Levels:           3  (BUFG=1 LUT4=1 LUT6=1)
  Clock Path Skew:        1.481ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns = ( 91.810 - 92.574 ) 
    Source Clock Delay      (SCD):    -1.689ns = ( 90.885 - 92.574 ) 
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    92.824 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    93.264    pll/inst/i_clk_100mhz_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    90.885 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    91.384    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    91.410 f  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        0.858    92.268    debuggerTop/nes/cpu2A03/cpu6502/tcu/o_clk_5mhz
    SLICE_X33Y11         LUT4 (Prop_lut4_I1_O)        0.043    92.311 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_10/O
                         net (fo=5, routed)           0.117    92.429    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7]_7
    SLICE_X33Y11         LUT6 (Prop_lut6_I2_O)        0.112    92.541 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_2/O
                         net (fo=9, routed)           0.223    92.763    debuggerTop/nes/cpu2A03/cpu6502/s/r_data_reg[7]_0
    SLICE_X34Y11         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/s/r_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    93.012 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    93.492    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    90.329 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    90.872    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    90.901 f  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        0.909    91.810    debuggerTop/nes/cpu2A03/cpu6502/s/o_clk_5mhz
    SLICE_X34Y11         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/s/r_data_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.557    92.367    
                         clock uncertainty            0.183    92.550    
    SLICE_X34Y11         FDCE (Hold_fdce_C_D)         0.067    92.617    debuggerTop/nes/cpu2A03/cpu6502/s/r_data_reg[7]
  -------------------------------------------------------------------
                         required time                        -92.617    
                         arrival time                          92.763    
  -------------------------------------------------------------------
                         slack                                  0.147    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         o_clk_5mhz_clk_wiz_0
Waveform(ns):       { 0.000 92.574 }
Period(ns):         185.149
Sources:            { pll/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         185.149     182.257    RAMB36_X1Y17     debuggerTop/memory_nametable/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         185.149     182.257    RAMB36_X0Y21     debuggerTop/memory_nametable/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         185.149     182.257    RAMB36_X2Y11     debuggerTop/memory_patterntable/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         185.149     182.257    RAMB36_X2Y13     debuggerTop/memory_patterntable/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         185.149     182.257    RAMB36_X2Y5      debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         185.149     182.257    RAMB36_X2Y1      debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         185.149     182.257    RAMB36_X1Y1      debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         185.149     182.257    RAMB36_X1Y5      debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         185.149     182.257    RAMB36_X3Y14     debuggerTop/memory_nametable/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         185.149     182.257    RAMB36_X2Y8      debuggerTop/memory_patterntable/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       185.149     28.211     MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         92.574      91.594     SLICE_X34Y102    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         92.574      91.594     SLICE_X34Y102    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         92.574      91.594     SLICE_X34Y102    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         92.574      91.594     SLICE_X34Y102    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         92.574      92.074     SLICE_X29Y39     debuggerTop/nes/ppu/r_oam_reg[106][3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         92.574      92.074     SLICE_X24Y39     debuggerTop/nes/ppu/r_oam_reg[106][4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         92.574      92.074     SLICE_X30Y37     debuggerTop/nes/ppu/r_oam_reg[106][5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         92.574      92.074     SLICE_X29Y39     debuggerTop/nes/ppu/r_oam_reg[106][6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         92.574      92.074     SLICE_X24Y39     debuggerTop/nes/ppu/r_oam_reg[106][7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         92.574      92.074     SLICE_X25Y36     debuggerTop/nes/ppu/r_oam_reg[107][0]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         92.574      91.594     SLICE_X34Y102    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         92.574      91.594     SLICE_X34Y102    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         92.574      91.594     SLICE_X34Y102    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         92.574      91.594     SLICE_X34Y102    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    FDRE/C              n/a            0.500         92.574      92.074     SLICE_X29Y39     debuggerTop/nes/ppu/r_oam_reg[106][3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         92.574      92.074     SLICE_X30Y37     debuggerTop/nes/ppu/r_oam_reg[106][5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         92.574      92.074     SLICE_X29Y39     debuggerTop/nes/ppu/r_oam_reg[106][6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         92.574      92.074     SLICE_X32Y37     debuggerTop/nes/ppu/r_oam_reg[107][3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         92.574      92.074     SLICE_X28Y38     debuggerTop/nes/ppu/r_oam_reg[107][6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         92.574      92.074     SLICE_X23Y37     debuggerTop/nes/ppu/r_oam_reg[108][1]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { i_clk_100mhz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { pll/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         20.000      17.845     BUFGCTRL_X0Y18   pll/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  o_clk_25mhz_clk_wiz_0_1
  To Clock:  o_clk_25mhz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       17.226ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.194ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       18.822ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.226ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer0_reg[98][6]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        22.160ns  (logic 2.454ns (11.074%)  route 19.706ns (88.926%))
  Logic Levels:           0  
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.349ns = ( 38.254 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.850ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9350, routed)        1.690    -0.850    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X0Y38         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y38         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.454     1.604 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[8]
                         net (fo=765, routed)        19.706    21.310    debuggerTop/video_output/D[2]
    SLICE_X49Y195        FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[98][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9350, routed)        1.671    38.254    debuggerTop/video_output/o_clk_25mhz
    SLICE_X49Y195        FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[98][6]/C
                         clock pessimism              0.480    38.735    
                         clock uncertainty           -0.132    38.603    
    SLICE_X49Y195        FDCE (Setup_fdce_C_D)       -0.067    38.536    debuggerTop/video_output/r_linebuffer0_reg[98][6]
  -------------------------------------------------------------------
                         required time                         38.536    
                         arrival time                         -21.310    
  -------------------------------------------------------------------
                         slack                                 17.226    

Slack (MET) :             17.261ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer0_reg[96][6]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        22.111ns  (logic 2.454ns (11.099%)  route 19.657ns (88.901%))
  Logic Levels:           0  
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.349ns = ( 38.254 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.850ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9350, routed)        1.690    -0.850    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X0Y38         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y38         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.454     1.604 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[8]
                         net (fo=765, routed)        19.657    21.261    debuggerTop/video_output/D[2]
    SLICE_X48Y194        FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[96][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9350, routed)        1.671    38.254    debuggerTop/video_output/o_clk_25mhz
    SLICE_X48Y194        FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[96][6]/C
                         clock pessimism              0.480    38.735    
                         clock uncertainty           -0.132    38.603    
    SLICE_X48Y194        FDCE (Setup_fdce_C_D)       -0.081    38.522    debuggerTop/video_output/r_linebuffer0_reg[96][6]
  -------------------------------------------------------------------
                         required time                         38.522    
                         arrival time                         -21.261    
  -------------------------------------------------------------------
                         slack                                 17.261    

Slack (MET) :             17.309ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer0_reg[97][6]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        22.114ns  (logic 2.454ns (11.097%)  route 19.660ns (88.903%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.351ns = ( 38.252 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.850ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9350, routed)        1.690    -0.850    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X0Y38         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y38         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.454     1.604 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[8]
                         net (fo=765, routed)        19.660    21.264    debuggerTop/video_output/D[2]
    SLICE_X50Y194        FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[97][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9350, routed)        1.669    38.252    debuggerTop/video_output/o_clk_25mhz
    SLICE_X50Y194        FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[97][6]/C
                         clock pessimism              0.480    38.733    
                         clock uncertainty           -0.132    38.601    
    SLICE_X50Y194        FDCE (Setup_fdce_C_D)       -0.028    38.573    debuggerTop/video_output/r_linebuffer0_reg[97][6]
  -------------------------------------------------------------------
                         required time                         38.573    
                         arrival time                         -21.264    
  -------------------------------------------------------------------
                         slack                                 17.309    

Slack (MET) :             17.409ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer0_reg[104][6]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        21.977ns  (logic 2.454ns (11.166%)  route 19.523ns (88.834%))
  Logic Levels:           0  
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.349ns = ( 38.254 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.850ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9350, routed)        1.690    -0.850    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X0Y38         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y38         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.454     1.604 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[8]
                         net (fo=765, routed)        19.523    21.127    debuggerTop/video_output/D[2]
    SLICE_X48Y195        FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[104][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9350, routed)        1.671    38.254    debuggerTop/video_output/o_clk_25mhz
    SLICE_X48Y195        FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[104][6]/C
                         clock pessimism              0.480    38.735    
                         clock uncertainty           -0.132    38.603    
    SLICE_X48Y195        FDCE (Setup_fdce_C_D)       -0.067    38.536    debuggerTop/video_output/r_linebuffer0_reg[104][6]
  -------------------------------------------------------------------
                         required time                         38.536    
                         arrival time                         -21.127    
  -------------------------------------------------------------------
                         slack                                 17.409    

Slack (MET) :             17.413ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer0_reg[107][6]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        22.009ns  (logic 2.454ns (11.150%)  route 19.555ns (88.850%))
  Logic Levels:           0  
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.349ns = ( 38.254 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.850ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9350, routed)        1.690    -0.850    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X0Y38         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y38         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.454     1.604 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[8]
                         net (fo=765, routed)        19.555    21.158    debuggerTop/video_output/D[2]
    SLICE_X46Y195        FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[107][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9350, routed)        1.671    38.254    debuggerTop/video_output/o_clk_25mhz
    SLICE_X46Y195        FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[107][6]/C
                         clock pessimism              0.480    38.735    
                         clock uncertainty           -0.132    38.603    
    SLICE_X46Y195        FDCE (Setup_fdce_C_D)       -0.031    38.572    debuggerTop/video_output/r_linebuffer0_reg[107][6]
  -------------------------------------------------------------------
                         required time                         38.572    
                         arrival time                         -21.158    
  -------------------------------------------------------------------
                         slack                                 17.413    

Slack (MET) :             17.491ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer0_reg[101][6]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        21.931ns  (logic 2.454ns (11.190%)  route 19.477ns (88.810%))
  Logic Levels:           0  
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.349ns = ( 38.254 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.850ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9350, routed)        1.690    -0.850    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X0Y38         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y38         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.454     1.604 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[8]
                         net (fo=765, routed)        19.477    21.081    debuggerTop/video_output/D[2]
    SLICE_X46Y196        FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[101][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9350, routed)        1.671    38.254    debuggerTop/video_output/o_clk_25mhz
    SLICE_X46Y196        FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[101][6]/C
                         clock pessimism              0.480    38.735    
                         clock uncertainty           -0.132    38.603    
    SLICE_X46Y196        FDCE (Setup_fdce_C_D)       -0.031    38.572    debuggerTop/video_output/r_linebuffer0_reg[101][6]
  -------------------------------------------------------------------
                         required time                         38.572    
                         arrival time                         -21.081    
  -------------------------------------------------------------------
                         slack                                 17.491    

Slack (MET) :             17.553ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer0_reg[106][6]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        21.819ns  (logic 2.454ns (11.247%)  route 19.365ns (88.753%))
  Logic Levels:           0  
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.349ns = ( 38.254 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.850ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9350, routed)        1.690    -0.850    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X0Y38         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y38         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.454     1.604 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[8]
                         net (fo=765, routed)        19.365    20.969    debuggerTop/video_output/D[2]
    SLICE_X47Y195        FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[106][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9350, routed)        1.671    38.254    debuggerTop/video_output/o_clk_25mhz
    SLICE_X47Y195        FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[106][6]/C
                         clock pessimism              0.480    38.735    
                         clock uncertainty           -0.132    38.603    
    SLICE_X47Y195        FDCE (Setup_fdce_C_D)       -0.081    38.522    debuggerTop/video_output/r_linebuffer0_reg[106][6]
  -------------------------------------------------------------------
                         required time                         38.522    
                         arrival time                         -20.969    
  -------------------------------------------------------------------
                         slack                                 17.553    

Slack (MET) :             17.866ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer0_reg[111][6]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        21.529ns  (logic 2.454ns (11.398%)  route 19.075ns (88.602%))
  Logic Levels:           0  
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.349ns = ( 38.254 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.850ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9350, routed)        1.690    -0.850    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X0Y38         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y38         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.454     1.604 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[8]
                         net (fo=765, routed)        19.075    20.679    debuggerTop/video_output/D[2]
    SLICE_X47Y194        FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[111][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9350, routed)        1.671    38.254    debuggerTop/video_output/o_clk_25mhz
    SLICE_X47Y194        FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[111][6]/C
                         clock pessimism              0.480    38.735    
                         clock uncertainty           -0.132    38.603    
    SLICE_X47Y194        FDCE (Setup_fdce_C_D)       -0.058    38.545    debuggerTop/video_output/r_linebuffer0_reg[111][6]
  -------------------------------------------------------------------
                         required time                         38.545    
                         arrival time                         -20.679    
  -------------------------------------------------------------------
                         slack                                 17.866    

Slack (MET) :             17.869ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer0_reg[99][6]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        21.528ns  (logic 2.454ns (11.399%)  route 19.074ns (88.601%))
  Logic Levels:           0  
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.347ns = ( 38.256 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.850ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9350, routed)        1.690    -0.850    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X0Y38         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y38         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.454     1.604 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[8]
                         net (fo=765, routed)        19.074    20.678    debuggerTop/video_output/D[2]
    SLICE_X45Y194        FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[99][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9350, routed)        1.673    38.256    debuggerTop/video_output/o_clk_25mhz
    SLICE_X45Y194        FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[99][6]/C
                         clock pessimism              0.480    38.737    
                         clock uncertainty           -0.132    38.605    
    SLICE_X45Y194        FDCE (Setup_fdce_C_D)       -0.058    38.547    debuggerTop/video_output/r_linebuffer0_reg[99][6]
  -------------------------------------------------------------------
                         required time                         38.547    
                         arrival time                         -20.678    
  -------------------------------------------------------------------
                         slack                                 17.869    

Slack (MET) :             17.874ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer0_reg[100][6]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        21.515ns  (logic 2.454ns (11.406%)  route 19.061ns (88.594%))
  Logic Levels:           0  
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.350ns = ( 38.253 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.850ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9350, routed)        1.690    -0.850    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X0Y38         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y38         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.454     1.604 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[8]
                         net (fo=765, routed)        19.061    20.665    debuggerTop/video_output/D[2]
    SLICE_X48Y192        FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[100][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9350, routed)        1.670    38.253    debuggerTop/video_output/o_clk_25mhz
    SLICE_X48Y192        FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[100][6]/C
                         clock pessimism              0.480    38.734    
                         clock uncertainty           -0.132    38.602    
    SLICE_X48Y192        FDCE (Setup_fdce_C_D)       -0.062    38.540    debuggerTop/video_output/r_linebuffer0_reg[100][6]
  -------------------------------------------------------------------
                         required time                         38.540    
                         arrival time                         -20.665    
  -------------------------------------------------------------------
                         slack                                 17.874    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.164ns (54.395%)  route 0.137ns (45.605%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9350, routed)        0.572    -0.592    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X30Y98         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y98         FDRE (Prop_fdre_C_Q)         0.164    -0.428 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[6]/Q
                         net (fo=4, routed)           0.137    -0.291    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Q[2]
    SLICE_X29Y98         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9350, routed)        0.843    -0.830    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X29Y98         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/C
                         clock pessimism              0.275    -0.555    
    SLICE_X29Y98         FDRE (Hold_fdre_C_D)         0.070    -0.485    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]
  -------------------------------------------------------------------
                         required time                          0.485    
                         arrival time                          -0.291    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.141ns (48.065%)  route 0.152ns (51.935%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9350, routed)        0.572    -0.592    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X31Y98         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y98         FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/Q
                         net (fo=6, routed)           0.152    -0.299    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_pntr_plus1[3]
    SLICE_X30Y98         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9350, routed)        0.843    -0.830    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X30Y98         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism              0.251    -0.579    
    SLICE_X30Y98         FDRE (Hold_fdre_C_D)         0.064    -0.515    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.515    
                         arrival time                          -0.299    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9350, routed)        0.565    -0.599    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/dest_clk
    SLICE_X32Y104        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y104        FDRE (Prop_fdre_C_Q)         0.128    -0.471 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[1]/Q
                         net (fo=1, routed)           0.119    -0.352    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff[1]
    SLICE_X32Y104        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9350, routed)        0.836    -0.837    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/dest_clk
    SLICE_X32Y104        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[2]/C
                         clock pessimism              0.238    -0.599    
    SLICE_X32Y104        FDRE (Hold_fdre_C_D)         0.017    -0.582    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[2]
  -------------------------------------------------------------------
                         required time                          0.582    
                         arrival time                          -0.352    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 debuggerTop/vga_generator/r_x_reg[1]_rep/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.246ns (70.135%)  route 0.105ns (29.865%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9350, routed)        0.563    -0.601    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X30Y138        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y138        FDCE (Prop_fdce_C_Q)         0.148    -0.453 r  debuggerTop/vga_generator/r_x_reg[1]_rep/Q
                         net (fo=121, routed)         0.105    -0.348    debuggerTop/vga_generator/r_x_reg[1]_rep_0
    SLICE_X30Y138        LUT3 (Prop_lut3_I1_O)        0.098    -0.250 r  debuggerTop/vga_generator/r_x[2]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.250    debuggerTop/vga_generator/r_x[2]
    SLICE_X30Y138        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9350, routed)        0.834    -0.839    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X30Y138        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[2]/C
                         clock pessimism              0.238    -0.601    
    SLICE_X30Y138        FDCE (Hold_fdce_C_D)         0.120    -0.481    debuggerTop/vga_generator/r_x_reg[2]
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                          -0.250    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.504ns  (logic 0.164ns (32.548%)  route 0.340ns (67.452%))
  Logic Levels:           0  
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9350, routed)        0.565    -0.599    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X30Y104        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y104        FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          0.340    -0.095    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/SS[0]
    SLICE_X31Y98         FDSE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9350, routed)        0.843    -0.830    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X31Y98         FDSE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism              0.509    -0.321    
    SLICE_X31Y98         FDSE (Hold_fdse_C_S)        -0.018    -0.339    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.339    
                         arrival time                          -0.095    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.504ns  (logic 0.164ns (32.548%)  route 0.340ns (67.452%))
  Logic Levels:           0  
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9350, routed)        0.565    -0.599    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X30Y104        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y104        FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          0.340    -0.095    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/SS[0]
    SLICE_X31Y98         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9350, routed)        0.843    -0.830    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X31Y98         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism              0.509    -0.321    
    SLICE_X31Y98         FDRE (Hold_fdre_C_R)        -0.018    -0.339    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.339    
                         arrival time                          -0.095    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.504ns  (logic 0.164ns (32.548%)  route 0.340ns (67.452%))
  Logic Levels:           0  
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9350, routed)        0.565    -0.599    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X30Y104        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y104        FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          0.340    -0.095    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/SS[0]
    SLICE_X31Y98         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9350, routed)        0.843    -0.830    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X31Y98         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                         clock pessimism              0.509    -0.321    
    SLICE_X31Y98         FDRE (Hold_fdre_C_R)        -0.018    -0.339    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.339    
                         arrival time                          -0.095    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.504ns  (logic 0.164ns (32.548%)  route 0.340ns (67.452%))
  Logic Levels:           0  
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9350, routed)        0.565    -0.599    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X30Y104        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y104        FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          0.340    -0.095    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/SS[0]
    SLICE_X31Y98         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9350, routed)        0.843    -0.830    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X31Y98         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
                         clock pessimism              0.509    -0.321    
    SLICE_X31Y98         FDRE (Hold_fdre_C_R)        -0.018    -0.339    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.339    
                         arrival time                          -0.095    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.504ns  (logic 0.164ns (32.548%)  route 0.340ns (67.452%))
  Logic Levels:           0  
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9350, routed)        0.565    -0.599    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X30Y104        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y104        FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          0.340    -0.095    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/SS[0]
    SLICE_X31Y98         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9350, routed)        0.843    -0.830    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X31Y98         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/C
                         clock pessimism              0.509    -0.321    
    SLICE_X31Y98         FDRE (Hold_fdre_C_R)        -0.018    -0.339    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.339    
                         arrival time                          -0.095    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.504ns  (logic 0.164ns (32.548%)  route 0.340ns (67.452%))
  Logic Levels:           0  
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9350, routed)        0.565    -0.599    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X30Y104        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y104        FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          0.340    -0.095    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/SS[0]
    SLICE_X31Y98         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9350, routed)        0.843    -0.830    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X31Y98         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/C
                         clock pessimism              0.509    -0.321    
    SLICE_X31Y98         FDRE (Hold_fdre_C_R)        -0.018    -0.339    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.339    
                         arrival time                          -0.095    
  -------------------------------------------------------------------
                         slack                                  0.244    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         o_clk_25mhz_clk_wiz_0_1
Waveform(ns):       { 0.000 19.802 }
Period(ns):         39.604
Sources:            { pll/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         39.604      37.028     RAMB18_X0Y38     debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         39.604      37.449     BUFGCTRL_X0Y16   pll/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         39.604      38.355     MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDCE/C              n/a            1.000         39.604      38.604     SLICE_X18Y168    debuggerTop/video_output/r_linebuffer0_reg[189][14]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.604      38.604     SLICE_X10Y166    debuggerTop/video_output/r_linebuffer0_reg[189][15]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.604      38.604     SLICE_X10Y166    debuggerTop/video_output/r_linebuffer0_reg[189][20]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.604      38.604     SLICE_X18Y166    debuggerTop/video_output/r_linebuffer0_reg[189][21]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.604      38.604     SLICE_X14Y163    debuggerTop/video_output/r_linebuffer0_reg[189][22]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.604      38.604     SLICE_X10Y166    debuggerTop/video_output/r_linebuffer0_reg[189][23]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.604      38.604     SLICE_X10Y166    debuggerTop/video_output/r_linebuffer0_reg[189][4]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       39.604      173.756    MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         19.802      18.822     SLICE_X30Y103    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         19.802      18.822     SLICE_X30Y103    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X50Y128    debuggerTop/video_output/r_linebuffer2_reg[129][15]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X51Y122    debuggerTop/video_output/r_linebuffer2_reg[131][21]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X56Y122    debuggerTop/video_output/r_linebuffer2_reg[131][5]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X56Y122    debuggerTop/video_output/r_linebuffer2_reg[131][7]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X53Y120    debuggerTop/video_output/r_linebuffer2_reg[132][13]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X53Y120    debuggerTop/video_output/r_linebuffer2_reg[132][14]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X57Y121    debuggerTop/video_output/r_linebuffer2_reg[132][7]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X57Y122    debuggerTop/video_output/r_linebuffer2_reg[134][5]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         19.802      18.822     SLICE_X30Y103    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         19.802      18.822     SLICE_X30Y103    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X18Y168    debuggerTop/video_output/r_linebuffer0_reg[189][14]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X10Y166    debuggerTop/video_output/r_linebuffer0_reg[189][15]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X10Y166    debuggerTop/video_output/r_linebuffer0_reg[189][20]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X18Y166    debuggerTop/video_output/r_linebuffer0_reg[189][21]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X10Y166    debuggerTop/video_output/r_linebuffer0_reg[189][23]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X10Y166    debuggerTop/video_output/r_linebuffer0_reg[189][4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X10Y166    debuggerTop/video_output/r_linebuffer0_reg[189][5]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X10Y166    debuggerTop/video_output/r_linebuffer0_reg[189][6]/C



---------------------------------------------------------------------------------------------------
From Clock:  o_clk_5mhz_clk_wiz_0_1
  To Clock:  o_clk_5mhz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       40.592ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.062ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       28.211ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             40.592ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 rise@185.149ns - o_clk_5mhz_clk_wiz_0_1 fall@92.574ns)
  Data Path Delay:        50.993ns  (logic 9.132ns (17.908%)  route 41.861ns (82.092%))
  Logic Levels:           52  (LUT2=6 LUT3=3 LUT4=9 LUT5=14 LUT6=20)
  Clock Path Skew:        -0.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.464ns = ( 183.685 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.728ns = ( 91.847 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        1.812    91.847    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X30Y11         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y11         FDCE (Prop_fdce_C_Q)         0.524    92.371 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[1]/Q
                         net (fo=168, routed)         3.183    95.554    debuggerTop/nes/cpu2A03/cpu6502/decoder/Q[1]
    SLICE_X13Y7          LUT3 (Prop_lut3_I0_O)        0.124    95.678 r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_bus_db_n_i_17/O
                         net (fo=8, routed)           1.935    97.613    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_22
    SLICE_X26Y4          LUT6 (Prop_lut6_I3_O)        0.124    97.737 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_27__0/O
                         net (fo=1, routed)           0.965    98.702    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_27__0_n_2
    SLICE_X30Y3          LUT6 (Prop_lut6_I1_O)        0.124    98.826 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_13/O
                         net (fo=1, routed)           0.312    99.138    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_13_n_2
    SLICE_X30Y2          LUT6 (Prop_lut6_I3_O)        0.124    99.262 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_4/O
                         net (fo=10, routed)          0.840   100.101    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_4_n_2
    SLICE_X30Y9          LUT2 (Prop_lut2_I1_O)        0.150   100.251 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_8/O
                         net (fo=10, routed)          0.672   100.924    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_8_n_2
    SLICE_X33Y11         LUT6 (Prop_lut6_I4_O)        0.328   101.252 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_2/O
                         net (fo=9, routed)           0.985   102.237    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_0
    SLICE_X34Y13         LUT5 (Prop_lut5_I1_O)        0.150   102.387 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_2__0/O
                         net (fo=22, routed)          0.905   103.292    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[15]
    SLICE_X32Y17         LUT2 (Prop_lut2_I1_O)        0.328   103.620 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5/O
                         net (fo=28, routed)          0.661   104.282    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5_n_2
    SLICE_X31Y18         LUT6 (Prop_lut6_I2_O)        0.124   104.406 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17/O
                         net (fo=1, routed)           0.154   104.559    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17_n_2
    SLICE_X31Y18         LUT2 (Prop_lut2_I0_O)        0.124   104.683 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_7/O
                         net (fo=9, routed)           0.898   105.582    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_nes_ram_rw
    SLICE_X33Y21         LUT6 (Prop_lut6_I3_O)        0.124   105.706 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           0.598   106.304    debuggerTop/nes/cpu2A03/cpu6502/dl/D[6]
    SLICE_X33Y15         LUT4 (Prop_lut4_I3_O)        0.124   106.428 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[6]_i_2__0/O
                         net (fo=4, routed)           0.663   107.092    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[6]_0
    SLICE_X33Y10         LUT6 (Prop_lut6_I4_O)        0.124   107.216 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4/O
                         net (fo=1, routed)           0.433   107.649    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4_n_2
    SLICE_X33Y10         LUT5 (Prop_lut5_I0_O)        0.150   107.799 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_2/O
                         net (fo=9, routed)           0.778   108.577    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]_1
    SLICE_X35Y13         LUT5 (Prop_lut5_I0_O)        0.348   108.925 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[14]_i_2/O
                         net (fo=4, routed)           0.963   109.888    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[14]
    SLICE_X32Y17         LUT2 (Prop_lut2_I0_O)        0.332   110.220 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_5/O
                         net (fo=5, routed)           0.484   110.704    debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir_reg[0]_1
    SLICE_X30Y15         LUT6 (Prop_lut6_I3_O)        0.124   110.828 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir[0]_i_1/O
                         net (fo=4, routed)           0.450   111.278    debuggerTop/nes/cpu2A03/cpu6502/dl/D[0]
    SLICE_X32Y15         LUT4 (Prop_lut4_I3_O)        0.124   111.402 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_4__0/O
                         net (fo=6, routed)           0.890   112.292    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]_0
    SLICE_X30Y12         LUT2 (Prop_lut2_I1_O)        0.124   112.416 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0/O
                         net (fo=1, routed)           0.556   112.972    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0_n_2
    SLICE_X29Y9          LUT6 (Prop_lut6_I0_O)        0.124   113.096 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_1__0/O
                         net (fo=5, routed)           0.752   113.849    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[0]
    SLICE_X31Y13         LUT4 (Prop_lut4_I2_O)        0.118   113.967 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[0]_i_2/O
                         net (fo=9, routed)           0.685   114.651    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[0]
    SLICE_X26Y17         LUT5 (Prop_lut5_I3_O)        0.326   114.977 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_3/O
                         net (fo=108, routed)         1.097   116.074    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_1
    SLICE_X33Y27         LUT5 (Prop_lut5_I1_O)        0.124   116.198 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2/O
                         net (fo=1, routed)           0.524   116.723    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[5]
    SLICE_X33Y22         LUT6 (Prop_lut6_I2_O)        0.124   116.847 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_1/O
                         net (fo=4, routed)           0.785   117.632    debuggerTop/nes/cpu2A03/cpu6502/dl/D[5]
    SLICE_X33Y15         LUT4 (Prop_lut4_I3_O)        0.124   117.756 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[5]_i_2__0/O
                         net (fo=4, routed)           0.640   118.396    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[5]
    SLICE_X34Y10         LUT6 (Prop_lut6_I4_O)        0.124   118.520 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.301   118.821    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X35Y9          LUT5 (Prop_lut5_I0_O)        0.124   118.945 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.737   119.681    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_3[1]
    SLICE_X35Y13         LUT5 (Prop_lut5_I1_O)        0.118   119.799 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[10]_i_3/O
                         net (fo=29, routed)          1.111   120.910    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][1]
    SLICE_X29Y17         LUT4 (Prop_lut4_I1_O)        0.326   121.236 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_9/O
                         net (fo=1, routed)           0.154   121.390    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_9_n_2
    SLICE_X29Y17         LUT6 (Prop_lut6_I5_O)        0.124   121.514 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_4/O
                         net (fo=73, routed)          1.017   122.531    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[2]_0
    SLICE_X29Y28         LUT5 (Prop_lut5_I3_O)        0.124   122.655 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_2/O
                         net (fo=1, routed)           0.658   123.314    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[4]
    SLICE_X31Y21         LUT6 (Prop_lut6_I2_O)        0.124   123.438 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_1/O
                         net (fo=4, routed)           0.670   124.107    debuggerTop/nes/cpu2A03/cpu6502/dl/D[4]
    SLICE_X33Y15         LUT4 (Prop_lut4_I3_O)        0.124   124.231 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[4]_i_2__0/O
                         net (fo=4, routed)           0.695   124.926    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[4]
    SLICE_X34Y9          LUT6 (Prop_lut6_I5_O)        0.124   125.050 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2/O
                         net (fo=1, routed)           0.306   125.356    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2_n_2
    SLICE_X34Y8          LUT5 (Prop_lut5_I0_O)        0.124   125.480 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_1__0/O
                         net (fo=9, routed)           0.649   126.129    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_3[0]
    SLICE_X32Y13         LUT5 (Prop_lut5_I1_O)        0.118   126.247 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[12]_i_2/O
                         net (fo=4, routed)           0.707   126.954    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][0]
    SLICE_X30Y19         LUT6 (Prop_lut6_I4_O)        0.326   127.280 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_4/O
                         net (fo=29, routed)          0.519   127.799    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[12]
    SLICE_X32Y21         LUT6 (Prop_lut6_I0_O)        0.124   127.923 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[1]_i_1/O
                         net (fo=4, routed)           0.604   128.527    debuggerTop/nes/cpu2A03/cpu6502/dl/D[1]
    SLICE_X33Y15         LUT4 (Prop_lut4_I3_O)        0.124   128.651 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4__0/O
                         net (fo=5, routed)           0.831   129.482    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[1]
    SLICE_X30Y12         LUT2 (Prop_lut2_I1_O)        0.148   129.630 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0/O
                         net (fo=1, routed)           0.436   130.066    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0_n_2
    SLICE_X30Y11         LUT6 (Prop_lut6_I0_O)        0.328   130.394 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_1__0/O
                         net (fo=6, routed)           0.758   131.151    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[1]
    SLICE_X29Y13         LUT4 (Prop_lut4_I2_O)        0.118   131.269 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[1]_i_2/O
                         net (fo=9, routed)           0.763   132.032    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[1]
    SLICE_X27Y17         LUT5 (Prop_lut5_I3_O)        0.326   132.358 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_5/O
                         net (fo=80, routed)          1.248   133.606    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X30Y27         LUT6 (Prop_lut6_I5_O)        0.124   133.730 r  debuggerTop/nes/ppu/r_ir[2]_i_5/O
                         net (fo=1, routed)           0.492   134.222    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[2]_0
    SLICE_X30Y27         LUT5 (Prop_lut5_I0_O)        0.124   134.346 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2/O
                         net (fo=1, routed)           0.640   134.986    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[2]
    SLICE_X32Y21         LUT6 (Prop_lut6_I2_O)        0.124   135.110 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_1/O
                         net (fo=4, routed)           0.720   135.830    debuggerTop/nes/cpu2A03/cpu6502/dl/D[2]
    SLICE_X32Y15         LUT4 (Prop_lut4_I3_O)        0.124   135.954 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[2]_i_5__0/O
                         net (fo=5, routed)           0.822   136.776    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[2]_0
    SLICE_X33Y13         LUT3 (Prop_lut3_I2_O)        0.152   136.928 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3/O
                         net (fo=1, routed)           0.433   137.362    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_0
    SLICE_X33Y13         LUT5 (Prop_lut5_I2_O)        0.326   137.688 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_1/O
                         net (fo=3, routed)           0.453   138.140    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]_0[2]
    SLICE_X32Y13         LUT3 (Prop_lut3_I2_O)        0.124   138.264 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_nes_write_address[10]_i_2/O
                         net (fo=4, routed)           0.892   139.156    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address_reg[10][0]
    SLICE_X33Y19         LUT6 (Prop_lut6_I4_O)        0.124   139.280 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_34__0/O
                         net (fo=1, routed)           0.641   139.921    debuggerTop/values/r_nes_read_data_reg[7]
    SLICE_X38Y22         LUT5 (Prop_lut5_I0_O)        0.124   140.045 r  debuggerTop/values/blockRam_i_8__0/O
                         net (fo=16, routed)          2.795   142.840    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addra[10]
    RAMB36_X0Y13         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        1.557   183.685    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y13         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.487   184.172    
                         clock uncertainty           -0.174   183.998    
    RAMB36_X0Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566   183.432    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        183.432    
                         arrival time                        -142.840    
  -------------------------------------------------------------------
                         slack                                 40.592    

Slack (MET) :             40.670ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 rise@185.149ns - o_clk_5mhz_clk_wiz_0_1 fall@92.574ns)
  Data Path Delay:        50.903ns  (logic 9.132ns (17.940%)  route 41.771ns (82.060%))
  Logic Levels:           52  (LUT2=6 LUT3=3 LUT4=9 LUT5=14 LUT6=20)
  Clock Path Skew:        -0.262ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 183.672 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.728ns = ( 91.847 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        1.812    91.847    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X30Y11         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y11         FDCE (Prop_fdce_C_Q)         0.524    92.371 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[1]/Q
                         net (fo=168, routed)         3.183    95.554    debuggerTop/nes/cpu2A03/cpu6502/decoder/Q[1]
    SLICE_X13Y7          LUT3 (Prop_lut3_I0_O)        0.124    95.678 r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_bus_db_n_i_17/O
                         net (fo=8, routed)           1.935    97.613    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_22
    SLICE_X26Y4          LUT6 (Prop_lut6_I3_O)        0.124    97.737 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_27__0/O
                         net (fo=1, routed)           0.965    98.702    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_27__0_n_2
    SLICE_X30Y3          LUT6 (Prop_lut6_I1_O)        0.124    98.826 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_13/O
                         net (fo=1, routed)           0.312    99.138    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_13_n_2
    SLICE_X30Y2          LUT6 (Prop_lut6_I3_O)        0.124    99.262 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_4/O
                         net (fo=10, routed)          0.840   100.101    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_4_n_2
    SLICE_X30Y9          LUT2 (Prop_lut2_I1_O)        0.150   100.251 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_8/O
                         net (fo=10, routed)          0.672   100.924    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_8_n_2
    SLICE_X33Y11         LUT6 (Prop_lut6_I4_O)        0.328   101.252 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_2/O
                         net (fo=9, routed)           0.985   102.237    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_0
    SLICE_X34Y13         LUT5 (Prop_lut5_I1_O)        0.150   102.387 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_2__0/O
                         net (fo=22, routed)          0.905   103.292    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[15]
    SLICE_X32Y17         LUT2 (Prop_lut2_I1_O)        0.328   103.620 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5/O
                         net (fo=28, routed)          0.661   104.282    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5_n_2
    SLICE_X31Y18         LUT6 (Prop_lut6_I2_O)        0.124   104.406 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17/O
                         net (fo=1, routed)           0.154   104.559    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17_n_2
    SLICE_X31Y18         LUT2 (Prop_lut2_I0_O)        0.124   104.683 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_7/O
                         net (fo=9, routed)           0.898   105.582    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_nes_ram_rw
    SLICE_X33Y21         LUT6 (Prop_lut6_I3_O)        0.124   105.706 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           0.598   106.304    debuggerTop/nes/cpu2A03/cpu6502/dl/D[6]
    SLICE_X33Y15         LUT4 (Prop_lut4_I3_O)        0.124   106.428 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[6]_i_2__0/O
                         net (fo=4, routed)           0.663   107.092    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[6]_0
    SLICE_X33Y10         LUT6 (Prop_lut6_I4_O)        0.124   107.216 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4/O
                         net (fo=1, routed)           0.433   107.649    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4_n_2
    SLICE_X33Y10         LUT5 (Prop_lut5_I0_O)        0.150   107.799 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_2/O
                         net (fo=9, routed)           0.778   108.577    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]_1
    SLICE_X35Y13         LUT5 (Prop_lut5_I0_O)        0.348   108.925 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[14]_i_2/O
                         net (fo=4, routed)           0.963   109.888    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[14]
    SLICE_X32Y17         LUT2 (Prop_lut2_I0_O)        0.332   110.220 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_5/O
                         net (fo=5, routed)           0.484   110.704    debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir_reg[0]_1
    SLICE_X30Y15         LUT6 (Prop_lut6_I3_O)        0.124   110.828 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir[0]_i_1/O
                         net (fo=4, routed)           0.450   111.278    debuggerTop/nes/cpu2A03/cpu6502/dl/D[0]
    SLICE_X32Y15         LUT4 (Prop_lut4_I3_O)        0.124   111.402 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_4__0/O
                         net (fo=6, routed)           0.890   112.292    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]_0
    SLICE_X30Y12         LUT2 (Prop_lut2_I1_O)        0.124   112.416 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0/O
                         net (fo=1, routed)           0.556   112.972    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0_n_2
    SLICE_X29Y9          LUT6 (Prop_lut6_I0_O)        0.124   113.096 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_1__0/O
                         net (fo=5, routed)           0.752   113.849    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[0]
    SLICE_X31Y13         LUT4 (Prop_lut4_I2_O)        0.118   113.967 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[0]_i_2/O
                         net (fo=9, routed)           0.685   114.651    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[0]
    SLICE_X26Y17         LUT5 (Prop_lut5_I3_O)        0.326   114.977 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_3/O
                         net (fo=108, routed)         1.097   116.074    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_1
    SLICE_X33Y27         LUT5 (Prop_lut5_I1_O)        0.124   116.198 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2/O
                         net (fo=1, routed)           0.524   116.723    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[5]
    SLICE_X33Y22         LUT6 (Prop_lut6_I2_O)        0.124   116.847 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_1/O
                         net (fo=4, routed)           0.785   117.632    debuggerTop/nes/cpu2A03/cpu6502/dl/D[5]
    SLICE_X33Y15         LUT4 (Prop_lut4_I3_O)        0.124   117.756 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[5]_i_2__0/O
                         net (fo=4, routed)           0.640   118.396    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[5]
    SLICE_X34Y10         LUT6 (Prop_lut6_I4_O)        0.124   118.520 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.301   118.821    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X35Y9          LUT5 (Prop_lut5_I0_O)        0.124   118.945 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.737   119.681    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_3[1]
    SLICE_X35Y13         LUT5 (Prop_lut5_I1_O)        0.118   119.799 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[10]_i_3/O
                         net (fo=29, routed)          1.111   120.910    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][1]
    SLICE_X29Y17         LUT4 (Prop_lut4_I1_O)        0.326   121.236 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_9/O
                         net (fo=1, routed)           0.154   121.390    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_9_n_2
    SLICE_X29Y17         LUT6 (Prop_lut6_I5_O)        0.124   121.514 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_4/O
                         net (fo=73, routed)          1.017   122.531    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[2]_0
    SLICE_X29Y28         LUT5 (Prop_lut5_I3_O)        0.124   122.655 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_2/O
                         net (fo=1, routed)           0.658   123.314    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[4]
    SLICE_X31Y21         LUT6 (Prop_lut6_I2_O)        0.124   123.438 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_1/O
                         net (fo=4, routed)           0.670   124.107    debuggerTop/nes/cpu2A03/cpu6502/dl/D[4]
    SLICE_X33Y15         LUT4 (Prop_lut4_I3_O)        0.124   124.231 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[4]_i_2__0/O
                         net (fo=4, routed)           0.695   124.926    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[4]
    SLICE_X34Y9          LUT6 (Prop_lut6_I5_O)        0.124   125.050 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2/O
                         net (fo=1, routed)           0.306   125.356    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2_n_2
    SLICE_X34Y8          LUT5 (Prop_lut5_I0_O)        0.124   125.480 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_1__0/O
                         net (fo=9, routed)           0.649   126.129    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_3[0]
    SLICE_X32Y13         LUT5 (Prop_lut5_I1_O)        0.118   126.247 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[12]_i_2/O
                         net (fo=4, routed)           0.707   126.954    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][0]
    SLICE_X30Y19         LUT6 (Prop_lut6_I4_O)        0.326   127.280 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_4/O
                         net (fo=29, routed)          0.519   127.799    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[12]
    SLICE_X32Y21         LUT6 (Prop_lut6_I0_O)        0.124   127.923 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[1]_i_1/O
                         net (fo=4, routed)           0.604   128.527    debuggerTop/nes/cpu2A03/cpu6502/dl/D[1]
    SLICE_X33Y15         LUT4 (Prop_lut4_I3_O)        0.124   128.651 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4__0/O
                         net (fo=5, routed)           0.831   129.482    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[1]
    SLICE_X30Y12         LUT2 (Prop_lut2_I1_O)        0.148   129.630 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0/O
                         net (fo=1, routed)           0.436   130.066    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0_n_2
    SLICE_X30Y11         LUT6 (Prop_lut6_I0_O)        0.328   130.394 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_1__0/O
                         net (fo=6, routed)           0.758   131.151    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[1]
    SLICE_X29Y13         LUT4 (Prop_lut4_I2_O)        0.118   131.269 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[1]_i_2/O
                         net (fo=9, routed)           0.763   132.032    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[1]
    SLICE_X27Y17         LUT5 (Prop_lut5_I3_O)        0.326   132.358 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_5/O
                         net (fo=80, routed)          1.248   133.606    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X30Y27         LUT6 (Prop_lut6_I5_O)        0.124   133.730 r  debuggerTop/nes/ppu/r_ir[2]_i_5/O
                         net (fo=1, routed)           0.492   134.222    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[2]_0
    SLICE_X30Y27         LUT5 (Prop_lut5_I0_O)        0.124   134.346 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2/O
                         net (fo=1, routed)           0.640   134.986    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[2]
    SLICE_X32Y21         LUT6 (Prop_lut6_I2_O)        0.124   135.110 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_1/O
                         net (fo=4, routed)           0.720   135.830    debuggerTop/nes/cpu2A03/cpu6502/dl/D[2]
    SLICE_X32Y15         LUT4 (Prop_lut4_I3_O)        0.124   135.954 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[2]_i_5__0/O
                         net (fo=5, routed)           0.822   136.776    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[2]_0
    SLICE_X33Y13         LUT3 (Prop_lut3_I2_O)        0.152   136.928 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3/O
                         net (fo=1, routed)           0.433   137.362    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_0
    SLICE_X33Y13         LUT5 (Prop_lut5_I2_O)        0.326   137.688 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_1/O
                         net (fo=3, routed)           0.453   138.140    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]_0[2]
    SLICE_X32Y13         LUT3 (Prop_lut3_I2_O)        0.124   138.264 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_nes_write_address[10]_i_2/O
                         net (fo=4, routed)           0.892   139.156    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address_reg[10][0]
    SLICE_X33Y19         LUT6 (Prop_lut6_I4_O)        0.124   139.280 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_34__0/O
                         net (fo=1, routed)           0.641   139.921    debuggerTop/values/r_nes_read_data_reg[7]
    SLICE_X38Y22         LUT5 (Prop_lut5_I0_O)        0.124   140.045 r  debuggerTop/values/blockRam_i_8__0/O
                         net (fo=16, routed)          2.704   142.749    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addra[10]
    RAMB36_X1Y13         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        1.544   183.672    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y13         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.487   184.159    
                         clock uncertainty           -0.174   183.985    
    RAMB36_X1Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566   183.419    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        183.419    
                         arrival time                        -142.749    
  -------------------------------------------------------------------
                         slack                                 40.670    

Slack (MET) :             40.808ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 rise@185.149ns - o_clk_5mhz_clk_wiz_0_1 fall@92.574ns)
  Data Path Delay:        50.765ns  (logic 8.974ns (17.677%)  route 41.791ns (82.322%))
  Logic Levels:           51  (LUT2=6 LUT3=1 LUT4=10 LUT5=14 LUT6=20)
  Clock Path Skew:        -0.262ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 183.672 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.728ns = ( 91.847 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        1.812    91.847    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X30Y11         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y11         FDCE (Prop_fdce_C_Q)         0.524    92.371 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[1]/Q
                         net (fo=168, routed)         3.183    95.554    debuggerTop/nes/cpu2A03/cpu6502/decoder/Q[1]
    SLICE_X13Y7          LUT3 (Prop_lut3_I0_O)        0.124    95.678 r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_bus_db_n_i_17/O
                         net (fo=8, routed)           1.935    97.613    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_22
    SLICE_X26Y4          LUT6 (Prop_lut6_I3_O)        0.124    97.737 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_27__0/O
                         net (fo=1, routed)           0.965    98.702    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_27__0_n_2
    SLICE_X30Y3          LUT6 (Prop_lut6_I1_O)        0.124    98.826 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_13/O
                         net (fo=1, routed)           0.312    99.138    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_13_n_2
    SLICE_X30Y2          LUT6 (Prop_lut6_I3_O)        0.124    99.262 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_4/O
                         net (fo=10, routed)          0.840   100.101    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_4_n_2
    SLICE_X30Y9          LUT2 (Prop_lut2_I1_O)        0.150   100.251 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_8/O
                         net (fo=10, routed)          0.672   100.924    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_8_n_2
    SLICE_X33Y11         LUT6 (Prop_lut6_I4_O)        0.328   101.252 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_2/O
                         net (fo=9, routed)           0.985   102.237    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_0
    SLICE_X34Y13         LUT5 (Prop_lut5_I1_O)        0.150   102.387 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_2__0/O
                         net (fo=22, routed)          0.905   103.292    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[15]
    SLICE_X32Y17         LUT2 (Prop_lut2_I1_O)        0.328   103.620 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5/O
                         net (fo=28, routed)          0.661   104.282    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5_n_2
    SLICE_X31Y18         LUT6 (Prop_lut6_I2_O)        0.124   104.406 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17/O
                         net (fo=1, routed)           0.154   104.559    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17_n_2
    SLICE_X31Y18         LUT2 (Prop_lut2_I0_O)        0.124   104.683 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_7/O
                         net (fo=9, routed)           0.898   105.582    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_nes_ram_rw
    SLICE_X33Y21         LUT6 (Prop_lut6_I3_O)        0.124   105.706 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           0.598   106.304    debuggerTop/nes/cpu2A03/cpu6502/dl/D[6]
    SLICE_X33Y15         LUT4 (Prop_lut4_I3_O)        0.124   106.428 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[6]_i_2__0/O
                         net (fo=4, routed)           0.663   107.092    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[6]_0
    SLICE_X33Y10         LUT6 (Prop_lut6_I4_O)        0.124   107.216 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4/O
                         net (fo=1, routed)           0.433   107.649    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4_n_2
    SLICE_X33Y10         LUT5 (Prop_lut5_I0_O)        0.150   107.799 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_2/O
                         net (fo=9, routed)           0.778   108.577    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]_1
    SLICE_X35Y13         LUT5 (Prop_lut5_I0_O)        0.348   108.925 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[14]_i_2/O
                         net (fo=4, routed)           0.963   109.888    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[14]
    SLICE_X32Y17         LUT2 (Prop_lut2_I0_O)        0.332   110.220 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_5/O
                         net (fo=5, routed)           0.484   110.704    debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir_reg[0]_1
    SLICE_X30Y15         LUT6 (Prop_lut6_I3_O)        0.124   110.828 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir[0]_i_1/O
                         net (fo=4, routed)           0.450   111.278    debuggerTop/nes/cpu2A03/cpu6502/dl/D[0]
    SLICE_X32Y15         LUT4 (Prop_lut4_I3_O)        0.124   111.402 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_4__0/O
                         net (fo=6, routed)           0.890   112.292    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]_0
    SLICE_X30Y12         LUT2 (Prop_lut2_I1_O)        0.124   112.416 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0/O
                         net (fo=1, routed)           0.556   112.972    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0_n_2
    SLICE_X29Y9          LUT6 (Prop_lut6_I0_O)        0.124   113.096 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_1__0/O
                         net (fo=5, routed)           0.752   113.849    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[0]
    SLICE_X31Y13         LUT4 (Prop_lut4_I2_O)        0.118   113.967 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[0]_i_2/O
                         net (fo=9, routed)           0.685   114.651    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[0]
    SLICE_X26Y17         LUT5 (Prop_lut5_I3_O)        0.326   114.977 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_3/O
                         net (fo=108, routed)         1.097   116.074    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_1
    SLICE_X33Y27         LUT5 (Prop_lut5_I1_O)        0.124   116.198 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2/O
                         net (fo=1, routed)           0.524   116.723    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[5]
    SLICE_X33Y22         LUT6 (Prop_lut6_I2_O)        0.124   116.847 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_1/O
                         net (fo=4, routed)           0.785   117.632    debuggerTop/nes/cpu2A03/cpu6502/dl/D[5]
    SLICE_X33Y15         LUT4 (Prop_lut4_I3_O)        0.124   117.756 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[5]_i_2__0/O
                         net (fo=4, routed)           0.640   118.396    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[5]
    SLICE_X34Y10         LUT6 (Prop_lut6_I4_O)        0.124   118.520 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.301   118.821    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X35Y9          LUT5 (Prop_lut5_I0_O)        0.124   118.945 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.737   119.681    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_3[1]
    SLICE_X35Y13         LUT5 (Prop_lut5_I1_O)        0.118   119.799 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[10]_i_3/O
                         net (fo=29, routed)          1.111   120.910    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][1]
    SLICE_X29Y17         LUT4 (Prop_lut4_I1_O)        0.326   121.236 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_9/O
                         net (fo=1, routed)           0.154   121.390    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_9_n_2
    SLICE_X29Y17         LUT6 (Prop_lut6_I5_O)        0.124   121.514 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_4/O
                         net (fo=73, routed)          1.017   122.531    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[2]_0
    SLICE_X29Y28         LUT5 (Prop_lut5_I3_O)        0.124   122.655 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_2/O
                         net (fo=1, routed)           0.658   123.314    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[4]
    SLICE_X31Y21         LUT6 (Prop_lut6_I2_O)        0.124   123.438 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_1/O
                         net (fo=4, routed)           0.670   124.107    debuggerTop/nes/cpu2A03/cpu6502/dl/D[4]
    SLICE_X33Y15         LUT4 (Prop_lut4_I3_O)        0.124   124.231 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[4]_i_2__0/O
                         net (fo=4, routed)           0.695   124.926    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[4]
    SLICE_X34Y9          LUT6 (Prop_lut6_I5_O)        0.124   125.050 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2/O
                         net (fo=1, routed)           0.306   125.356    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2_n_2
    SLICE_X34Y8          LUT5 (Prop_lut5_I0_O)        0.124   125.480 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_1__0/O
                         net (fo=9, routed)           0.649   126.129    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_3[0]
    SLICE_X32Y13         LUT5 (Prop_lut5_I1_O)        0.118   126.247 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[12]_i_2/O
                         net (fo=4, routed)           0.707   126.954    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][0]
    SLICE_X30Y19         LUT6 (Prop_lut6_I4_O)        0.326   127.280 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_4/O
                         net (fo=29, routed)          0.519   127.799    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[12]
    SLICE_X32Y21         LUT6 (Prop_lut6_I0_O)        0.124   127.923 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[1]_i_1/O
                         net (fo=4, routed)           0.604   128.527    debuggerTop/nes/cpu2A03/cpu6502/dl/D[1]
    SLICE_X33Y15         LUT4 (Prop_lut4_I3_O)        0.124   128.651 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4__0/O
                         net (fo=5, routed)           0.831   129.482    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[1]
    SLICE_X30Y12         LUT2 (Prop_lut2_I1_O)        0.148   129.630 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0/O
                         net (fo=1, routed)           0.436   130.066    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0_n_2
    SLICE_X30Y11         LUT6 (Prop_lut6_I0_O)        0.328   130.394 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_1__0/O
                         net (fo=6, routed)           0.758   131.151    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[1]
    SLICE_X29Y13         LUT4 (Prop_lut4_I2_O)        0.118   131.269 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[1]_i_2/O
                         net (fo=9, routed)           0.763   132.032    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[1]
    SLICE_X27Y17         LUT5 (Prop_lut5_I3_O)        0.326   132.358 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_5/O
                         net (fo=80, routed)          1.328   133.686    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X30Y25         LUT6 (Prop_lut6_I5_O)        0.124   133.810 r  debuggerTop/nes/ppu/r_ir[3]_i_5/O
                         net (fo=1, routed)           0.619   134.429    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[3]
    SLICE_X31Y25         LUT5 (Prop_lut5_I0_O)        0.124   134.553 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[3]_i_2/O
                         net (fo=1, routed)           0.464   135.016    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[3]
    SLICE_X31Y21         LUT6 (Prop_lut6_I2_O)        0.124   135.140 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[3]_i_1/O
                         net (fo=6, routed)           1.009   136.150    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[12]_2[2]
    SLICE_X35Y10         LUT4 (Prop_lut4_I0_O)        0.124   136.274 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[3]_i_2__0/O
                         net (fo=4, routed)           0.577   136.850    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[3]
    SLICE_X35Y11         LUT5 (Prop_lut5_I1_O)        0.124   136.974 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_1__0/O
                         net (fo=8, routed)           0.766   137.740    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address_reg[3]
    SLICE_X28Y14         LUT4 (Prop_lut4_I3_O)        0.118   137.858 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[3]_i_2/O
                         net (fo=6, routed)           0.534   138.392    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[3]
    SLICE_X30Y17         LUT6 (Prop_lut6_I4_O)        0.326   138.718 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_41/O
                         net (fo=1, routed)           0.758   139.476    debuggerTop/values/r_nes_read_data_reg[7]_7
    SLICE_X38Y22         LUT5 (Prop_lut5_I0_O)        0.124   139.600 r  debuggerTop/values/blockRam_i_15__0/O
                         net (fo=16, routed)          3.012   142.612    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addra[3]
    RAMB36_X1Y13         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        1.544   183.672    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y13         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.487   184.159    
                         clock uncertainty           -0.174   183.985    
    RAMB36_X1Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566   183.419    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        183.419    
                         arrival time                        -142.612    
  -------------------------------------------------------------------
                         slack                                 40.808    

Slack (MET) :             40.831ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 rise@185.149ns - o_clk_5mhz_clk_wiz_0_1 fall@92.574ns)
  Data Path Delay:        50.763ns  (logic 9.132ns (17.989%)  route 41.631ns (82.011%))
  Logic Levels:           52  (LUT2=6 LUT3=3 LUT4=9 LUT5=13 LUT6=21)
  Clock Path Skew:        -0.240ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.455ns = ( 183.694 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.728ns = ( 91.847 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        1.812    91.847    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X30Y11         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y11         FDCE (Prop_fdce_C_Q)         0.524    92.371 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[1]/Q
                         net (fo=168, routed)         3.183    95.554    debuggerTop/nes/cpu2A03/cpu6502/decoder/Q[1]
    SLICE_X13Y7          LUT3 (Prop_lut3_I0_O)        0.124    95.678 r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_bus_db_n_i_17/O
                         net (fo=8, routed)           1.935    97.613    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_22
    SLICE_X26Y4          LUT6 (Prop_lut6_I3_O)        0.124    97.737 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_27__0/O
                         net (fo=1, routed)           0.965    98.702    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_27__0_n_2
    SLICE_X30Y3          LUT6 (Prop_lut6_I1_O)        0.124    98.826 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_13/O
                         net (fo=1, routed)           0.312    99.138    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_13_n_2
    SLICE_X30Y2          LUT6 (Prop_lut6_I3_O)        0.124    99.262 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_4/O
                         net (fo=10, routed)          0.840   100.101    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_4_n_2
    SLICE_X30Y9          LUT2 (Prop_lut2_I1_O)        0.150   100.251 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_8/O
                         net (fo=10, routed)          0.672   100.924    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_8_n_2
    SLICE_X33Y11         LUT6 (Prop_lut6_I4_O)        0.328   101.252 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_2/O
                         net (fo=9, routed)           0.985   102.237    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_0
    SLICE_X34Y13         LUT5 (Prop_lut5_I1_O)        0.150   102.387 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_2__0/O
                         net (fo=22, routed)          0.905   103.292    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[15]
    SLICE_X32Y17         LUT2 (Prop_lut2_I1_O)        0.328   103.620 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5/O
                         net (fo=28, routed)          0.661   104.282    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5_n_2
    SLICE_X31Y18         LUT6 (Prop_lut6_I2_O)        0.124   104.406 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17/O
                         net (fo=1, routed)           0.154   104.559    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17_n_2
    SLICE_X31Y18         LUT2 (Prop_lut2_I0_O)        0.124   104.683 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_7/O
                         net (fo=9, routed)           0.898   105.582    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_nes_ram_rw
    SLICE_X33Y21         LUT6 (Prop_lut6_I3_O)        0.124   105.706 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           0.598   106.304    debuggerTop/nes/cpu2A03/cpu6502/dl/D[6]
    SLICE_X33Y15         LUT4 (Prop_lut4_I3_O)        0.124   106.428 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[6]_i_2__0/O
                         net (fo=4, routed)           0.663   107.092    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[6]_0
    SLICE_X33Y10         LUT6 (Prop_lut6_I4_O)        0.124   107.216 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4/O
                         net (fo=1, routed)           0.433   107.649    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4_n_2
    SLICE_X33Y10         LUT5 (Prop_lut5_I0_O)        0.150   107.799 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_2/O
                         net (fo=9, routed)           0.778   108.577    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]_1
    SLICE_X35Y13         LUT5 (Prop_lut5_I0_O)        0.348   108.925 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[14]_i_2/O
                         net (fo=4, routed)           0.963   109.888    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[14]
    SLICE_X32Y17         LUT2 (Prop_lut2_I0_O)        0.332   110.220 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_5/O
                         net (fo=5, routed)           0.484   110.704    debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir_reg[0]_1
    SLICE_X30Y15         LUT6 (Prop_lut6_I3_O)        0.124   110.828 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir[0]_i_1/O
                         net (fo=4, routed)           0.450   111.278    debuggerTop/nes/cpu2A03/cpu6502/dl/D[0]
    SLICE_X32Y15         LUT4 (Prop_lut4_I3_O)        0.124   111.402 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_4__0/O
                         net (fo=6, routed)           0.890   112.292    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]_0
    SLICE_X30Y12         LUT2 (Prop_lut2_I1_O)        0.124   112.416 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0/O
                         net (fo=1, routed)           0.556   112.972    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0_n_2
    SLICE_X29Y9          LUT6 (Prop_lut6_I0_O)        0.124   113.096 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_1__0/O
                         net (fo=5, routed)           0.752   113.849    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[0]
    SLICE_X31Y13         LUT4 (Prop_lut4_I2_O)        0.118   113.967 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[0]_i_2/O
                         net (fo=9, routed)           0.685   114.651    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[0]
    SLICE_X26Y17         LUT5 (Prop_lut5_I3_O)        0.326   114.977 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_3/O
                         net (fo=108, routed)         1.097   116.074    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_1
    SLICE_X33Y27         LUT5 (Prop_lut5_I1_O)        0.124   116.198 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2/O
                         net (fo=1, routed)           0.524   116.723    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[5]
    SLICE_X33Y22         LUT6 (Prop_lut6_I2_O)        0.124   116.847 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_1/O
                         net (fo=4, routed)           0.785   117.632    debuggerTop/nes/cpu2A03/cpu6502/dl/D[5]
    SLICE_X33Y15         LUT4 (Prop_lut4_I3_O)        0.124   117.756 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[5]_i_2__0/O
                         net (fo=4, routed)           0.640   118.396    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[5]
    SLICE_X34Y10         LUT6 (Prop_lut6_I4_O)        0.124   118.520 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.301   118.821    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X35Y9          LUT5 (Prop_lut5_I0_O)        0.124   118.945 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.737   119.681    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_3[1]
    SLICE_X35Y13         LUT5 (Prop_lut5_I1_O)        0.118   119.799 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[10]_i_3/O
                         net (fo=29, routed)          1.111   120.910    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][1]
    SLICE_X29Y17         LUT4 (Prop_lut4_I1_O)        0.326   121.236 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_9/O
                         net (fo=1, routed)           0.154   121.390    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_9_n_2
    SLICE_X29Y17         LUT6 (Prop_lut6_I5_O)        0.124   121.514 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_4/O
                         net (fo=73, routed)          1.017   122.531    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[2]_0
    SLICE_X29Y28         LUT5 (Prop_lut5_I3_O)        0.124   122.655 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_2/O
                         net (fo=1, routed)           0.658   123.314    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[4]
    SLICE_X31Y21         LUT6 (Prop_lut6_I2_O)        0.124   123.438 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_1/O
                         net (fo=4, routed)           0.670   124.107    debuggerTop/nes/cpu2A03/cpu6502/dl/D[4]
    SLICE_X33Y15         LUT4 (Prop_lut4_I3_O)        0.124   124.231 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[4]_i_2__0/O
                         net (fo=4, routed)           0.695   124.926    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[4]
    SLICE_X34Y9          LUT6 (Prop_lut6_I5_O)        0.124   125.050 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2/O
                         net (fo=1, routed)           0.306   125.356    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2_n_2
    SLICE_X34Y8          LUT5 (Prop_lut5_I0_O)        0.124   125.480 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_1__0/O
                         net (fo=9, routed)           0.649   126.129    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_3[0]
    SLICE_X32Y13         LUT5 (Prop_lut5_I1_O)        0.118   126.247 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[12]_i_2/O
                         net (fo=4, routed)           0.707   126.954    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][0]
    SLICE_X30Y19         LUT6 (Prop_lut6_I4_O)        0.326   127.280 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_4/O
                         net (fo=29, routed)          0.519   127.799    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[12]
    SLICE_X32Y21         LUT6 (Prop_lut6_I0_O)        0.124   127.923 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[1]_i_1/O
                         net (fo=4, routed)           0.604   128.527    debuggerTop/nes/cpu2A03/cpu6502/dl/D[1]
    SLICE_X33Y15         LUT4 (Prop_lut4_I3_O)        0.124   128.651 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4__0/O
                         net (fo=5, routed)           0.831   129.482    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[1]
    SLICE_X30Y12         LUT2 (Prop_lut2_I1_O)        0.148   129.630 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0/O
                         net (fo=1, routed)           0.436   130.066    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0_n_2
    SLICE_X30Y11         LUT6 (Prop_lut6_I0_O)        0.328   130.394 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_1__0/O
                         net (fo=6, routed)           0.758   131.151    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[1]
    SLICE_X29Y13         LUT4 (Prop_lut4_I2_O)        0.118   131.269 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[1]_i_2/O
                         net (fo=9, routed)           0.763   132.032    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[1]
    SLICE_X27Y17         LUT5 (Prop_lut5_I3_O)        0.326   132.358 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_5/O
                         net (fo=80, routed)          1.248   133.606    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X30Y27         LUT6 (Prop_lut6_I5_O)        0.124   133.730 r  debuggerTop/nes/ppu/r_ir[2]_i_5/O
                         net (fo=1, routed)           0.492   134.222    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[2]_0
    SLICE_X30Y27         LUT5 (Prop_lut5_I0_O)        0.124   134.346 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2/O
                         net (fo=1, routed)           0.640   134.986    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[2]
    SLICE_X32Y21         LUT6 (Prop_lut6_I2_O)        0.124   135.110 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_1/O
                         net (fo=4, routed)           0.720   135.830    debuggerTop/nes/cpu2A03/cpu6502/dl/D[2]
    SLICE_X32Y15         LUT4 (Prop_lut4_I3_O)        0.124   135.954 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[2]_i_5__0/O
                         net (fo=5, routed)           0.822   136.776    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[2]_0
    SLICE_X33Y13         LUT3 (Prop_lut3_I2_O)        0.152   136.928 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3/O
                         net (fo=1, routed)           0.433   137.362    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_0
    SLICE_X33Y13         LUT5 (Prop_lut5_I2_O)        0.326   137.688 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_1/O
                         net (fo=3, routed)           0.453   138.140    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]_0[2]
    SLICE_X32Y13         LUT3 (Prop_lut3_I2_O)        0.124   138.264 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_nes_write_address[10]_i_2/O
                         net (fo=4, routed)           0.879   139.144    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address_reg[10][0]
    SLICE_X33Y18         LUT6 (Prop_lut6_I0_O)        0.124   139.268 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[10]_i_1/O
                         net (fo=2, routed)           0.444   139.711    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[10][10]
    SLICE_X33Y18         LUT6 (Prop_lut6_I1_O)        0.124   139.835 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_8/O
                         net (fo=16, routed)          2.775   142.610    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addra[10]
    RAMB36_X0Y11         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        1.566   183.694    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y11         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.487   184.181    
                         clock uncertainty           -0.174   184.007    
    RAMB36_X0Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566   183.441    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        183.441    
                         arrival time                        -142.610    
  -------------------------------------------------------------------
                         slack                                 40.831    

Slack (MET) :             40.918ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 rise@185.149ns - o_clk_5mhz_clk_wiz_0_1 fall@92.574ns)
  Data Path Delay:        50.655ns  (logic 8.902ns (17.574%)  route 41.753ns (82.426%))
  Logic Levels:           52  (LUT2=7 LUT3=1 LUT4=10 LUT5=13 LUT6=21)
  Clock Path Skew:        -0.262ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 183.672 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.728ns = ( 91.847 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        1.812    91.847    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X30Y11         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y11         FDCE (Prop_fdce_C_Q)         0.524    92.371 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[1]/Q
                         net (fo=168, routed)         3.183    95.554    debuggerTop/nes/cpu2A03/cpu6502/decoder/Q[1]
    SLICE_X13Y7          LUT3 (Prop_lut3_I0_O)        0.124    95.678 r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_bus_db_n_i_17/O
                         net (fo=8, routed)           1.935    97.613    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_22
    SLICE_X26Y4          LUT6 (Prop_lut6_I3_O)        0.124    97.737 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_27__0/O
                         net (fo=1, routed)           0.965    98.702    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_27__0_n_2
    SLICE_X30Y3          LUT6 (Prop_lut6_I1_O)        0.124    98.826 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_13/O
                         net (fo=1, routed)           0.312    99.138    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_13_n_2
    SLICE_X30Y2          LUT6 (Prop_lut6_I3_O)        0.124    99.262 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_4/O
                         net (fo=10, routed)          0.840   100.101    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_4_n_2
    SLICE_X30Y9          LUT2 (Prop_lut2_I1_O)        0.150   100.251 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_8/O
                         net (fo=10, routed)          0.672   100.924    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_8_n_2
    SLICE_X33Y11         LUT6 (Prop_lut6_I4_O)        0.328   101.252 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_2/O
                         net (fo=9, routed)           0.985   102.237    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_0
    SLICE_X34Y13         LUT5 (Prop_lut5_I1_O)        0.150   102.387 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_2__0/O
                         net (fo=22, routed)          0.905   103.292    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[15]
    SLICE_X32Y17         LUT2 (Prop_lut2_I1_O)        0.328   103.620 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5/O
                         net (fo=28, routed)          0.661   104.282    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5_n_2
    SLICE_X31Y18         LUT6 (Prop_lut6_I2_O)        0.124   104.406 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17/O
                         net (fo=1, routed)           0.154   104.559    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17_n_2
    SLICE_X31Y18         LUT2 (Prop_lut2_I0_O)        0.124   104.683 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_7/O
                         net (fo=9, routed)           0.898   105.582    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_nes_ram_rw
    SLICE_X33Y21         LUT6 (Prop_lut6_I3_O)        0.124   105.706 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           0.598   106.304    debuggerTop/nes/cpu2A03/cpu6502/dl/D[6]
    SLICE_X33Y15         LUT4 (Prop_lut4_I3_O)        0.124   106.428 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[6]_i_2__0/O
                         net (fo=4, routed)           0.663   107.092    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[6]_0
    SLICE_X33Y10         LUT6 (Prop_lut6_I4_O)        0.124   107.216 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4/O
                         net (fo=1, routed)           0.433   107.649    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4_n_2
    SLICE_X33Y10         LUT5 (Prop_lut5_I0_O)        0.150   107.799 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_2/O
                         net (fo=9, routed)           0.778   108.577    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]_1
    SLICE_X35Y13         LUT5 (Prop_lut5_I0_O)        0.348   108.925 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[14]_i_2/O
                         net (fo=4, routed)           0.963   109.888    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[14]
    SLICE_X32Y17         LUT2 (Prop_lut2_I0_O)        0.332   110.220 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_5/O
                         net (fo=5, routed)           0.484   110.704    debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir_reg[0]_1
    SLICE_X30Y15         LUT6 (Prop_lut6_I3_O)        0.124   110.828 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir[0]_i_1/O
                         net (fo=4, routed)           0.450   111.278    debuggerTop/nes/cpu2A03/cpu6502/dl/D[0]
    SLICE_X32Y15         LUT4 (Prop_lut4_I3_O)        0.124   111.402 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_4__0/O
                         net (fo=6, routed)           0.890   112.292    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]_0
    SLICE_X30Y12         LUT2 (Prop_lut2_I1_O)        0.124   112.416 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0/O
                         net (fo=1, routed)           0.556   112.972    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0_n_2
    SLICE_X29Y9          LUT6 (Prop_lut6_I0_O)        0.124   113.096 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_1__0/O
                         net (fo=5, routed)           0.752   113.849    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[0]
    SLICE_X31Y13         LUT4 (Prop_lut4_I2_O)        0.118   113.967 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[0]_i_2/O
                         net (fo=9, routed)           0.685   114.651    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[0]
    SLICE_X26Y17         LUT5 (Prop_lut5_I3_O)        0.326   114.977 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_3/O
                         net (fo=108, routed)         1.097   116.074    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_1
    SLICE_X33Y27         LUT5 (Prop_lut5_I1_O)        0.124   116.198 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2/O
                         net (fo=1, routed)           0.524   116.723    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[5]
    SLICE_X33Y22         LUT6 (Prop_lut6_I2_O)        0.124   116.847 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_1/O
                         net (fo=4, routed)           0.785   117.632    debuggerTop/nes/cpu2A03/cpu6502/dl/D[5]
    SLICE_X33Y15         LUT4 (Prop_lut4_I3_O)        0.124   117.756 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[5]_i_2__0/O
                         net (fo=4, routed)           0.640   118.396    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[5]
    SLICE_X34Y10         LUT6 (Prop_lut6_I4_O)        0.124   118.520 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.301   118.821    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X35Y9          LUT5 (Prop_lut5_I0_O)        0.124   118.945 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.737   119.681    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_3[1]
    SLICE_X35Y13         LUT5 (Prop_lut5_I1_O)        0.118   119.799 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[10]_i_3/O
                         net (fo=29, routed)          1.111   120.910    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][1]
    SLICE_X29Y17         LUT4 (Prop_lut4_I1_O)        0.326   121.236 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_9/O
                         net (fo=1, routed)           0.154   121.390    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_9_n_2
    SLICE_X29Y17         LUT6 (Prop_lut6_I5_O)        0.124   121.514 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_4/O
                         net (fo=73, routed)          1.017   122.531    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[2]_0
    SLICE_X29Y28         LUT5 (Prop_lut5_I3_O)        0.124   122.655 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_2/O
                         net (fo=1, routed)           0.658   123.314    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[4]
    SLICE_X31Y21         LUT6 (Prop_lut6_I2_O)        0.124   123.438 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_1/O
                         net (fo=4, routed)           0.670   124.107    debuggerTop/nes/cpu2A03/cpu6502/dl/D[4]
    SLICE_X33Y15         LUT4 (Prop_lut4_I3_O)        0.124   124.231 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[4]_i_2__0/O
                         net (fo=4, routed)           0.695   124.926    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[4]
    SLICE_X34Y9          LUT6 (Prop_lut6_I5_O)        0.124   125.050 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2/O
                         net (fo=1, routed)           0.306   125.356    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2_n_2
    SLICE_X34Y8          LUT5 (Prop_lut5_I0_O)        0.124   125.480 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_1__0/O
                         net (fo=9, routed)           0.649   126.129    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_3[0]
    SLICE_X32Y13         LUT5 (Prop_lut5_I1_O)        0.118   126.247 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[12]_i_2/O
                         net (fo=4, routed)           0.707   126.954    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][0]
    SLICE_X30Y19         LUT6 (Prop_lut6_I4_O)        0.326   127.280 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_4/O
                         net (fo=29, routed)          0.519   127.799    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[12]
    SLICE_X32Y21         LUT6 (Prop_lut6_I0_O)        0.124   127.923 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[1]_i_1/O
                         net (fo=4, routed)           0.604   128.527    debuggerTop/nes/cpu2A03/cpu6502/dl/D[1]
    SLICE_X33Y15         LUT4 (Prop_lut4_I3_O)        0.124   128.651 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4__0/O
                         net (fo=5, routed)           0.831   129.482    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[1]
    SLICE_X30Y12         LUT2 (Prop_lut2_I1_O)        0.148   129.630 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0/O
                         net (fo=1, routed)           0.436   130.066    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0_n_2
    SLICE_X30Y11         LUT6 (Prop_lut6_I0_O)        0.328   130.394 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_1__0/O
                         net (fo=6, routed)           0.758   131.151    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[1]
    SLICE_X29Y13         LUT4 (Prop_lut4_I2_O)        0.118   131.269 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[1]_i_2/O
                         net (fo=9, routed)           0.763   132.032    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[1]
    SLICE_X27Y17         LUT5 (Prop_lut5_I3_O)        0.326   132.358 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_5/O
                         net (fo=80, routed)          1.248   133.606    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X30Y27         LUT6 (Prop_lut6_I5_O)        0.124   133.730 r  debuggerTop/nes/ppu/r_ir[2]_i_5/O
                         net (fo=1, routed)           0.492   134.222    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[2]_0
    SLICE_X30Y27         LUT5 (Prop_lut5_I0_O)        0.124   134.346 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2/O
                         net (fo=1, routed)           0.640   134.986    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[2]
    SLICE_X32Y21         LUT6 (Prop_lut6_I2_O)        0.124   135.110 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_1/O
                         net (fo=4, routed)           0.720   135.830    debuggerTop/nes/cpu2A03/cpu6502/dl/D[2]
    SLICE_X32Y15         LUT4 (Prop_lut4_I3_O)        0.124   135.954 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[2]_i_5__0/O
                         net (fo=5, routed)           0.481   136.435    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[2]_0
    SLICE_X32Y11         LUT2 (Prop_lut2_I1_O)        0.124   136.559 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0/O
                         net (fo=1, routed)           0.490   137.049    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0_n_2
    SLICE_X32Y11         LUT6 (Prop_lut6_I0_O)        0.124   137.173 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_1__0/O
                         net (fo=7, routed)           0.614   137.787    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[2]_0
    SLICE_X30Y14         LUT4 (Prop_lut4_I2_O)        0.124   137.911 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[2]_i_2/O
                         net (fo=8, routed)           0.640   138.551    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[2]
    SLICE_X30Y17         LUT6 (Prop_lut6_I4_O)        0.124   138.675 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_42/O
                         net (fo=1, routed)           0.554   139.230    debuggerTop/values/r_nes_read_data_reg[7]_13
    SLICE_X33Y17         LUT5 (Prop_lut5_I0_O)        0.124   139.354 r  debuggerTop/values/blockRam_i_16/O
                         net (fo=16, routed)          3.148   142.502    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addra[2]
    RAMB36_X1Y13         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        1.544   183.672    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y13         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.487   184.159    
                         clock uncertainty           -0.174   183.985    
    RAMB36_X1Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[2])
                                                     -0.566   183.419    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        183.419    
                         arrival time                        -142.502    
  -------------------------------------------------------------------
                         slack                                 40.918    

Slack (MET) :             40.921ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 rise@185.149ns - o_clk_5mhz_clk_wiz_0_1 fall@92.574ns)
  Data Path Delay:        50.674ns  (logic 8.974ns (17.709%)  route 41.700ns (82.291%))
  Logic Levels:           51  (LUT2=6 LUT3=1 LUT4=10 LUT5=13 LUT6=21)
  Clock Path Skew:        -0.240ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.455ns = ( 183.694 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.728ns = ( 91.847 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        1.812    91.847    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X30Y11         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y11         FDCE (Prop_fdce_C_Q)         0.524    92.371 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[1]/Q
                         net (fo=168, routed)         3.183    95.554    debuggerTop/nes/cpu2A03/cpu6502/decoder/Q[1]
    SLICE_X13Y7          LUT3 (Prop_lut3_I0_O)        0.124    95.678 r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_bus_db_n_i_17/O
                         net (fo=8, routed)           1.935    97.613    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_22
    SLICE_X26Y4          LUT6 (Prop_lut6_I3_O)        0.124    97.737 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_27__0/O
                         net (fo=1, routed)           0.965    98.702    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_27__0_n_2
    SLICE_X30Y3          LUT6 (Prop_lut6_I1_O)        0.124    98.826 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_13/O
                         net (fo=1, routed)           0.312    99.138    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_13_n_2
    SLICE_X30Y2          LUT6 (Prop_lut6_I3_O)        0.124    99.262 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_4/O
                         net (fo=10, routed)          0.840   100.101    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_4_n_2
    SLICE_X30Y9          LUT2 (Prop_lut2_I1_O)        0.150   100.251 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_8/O
                         net (fo=10, routed)          0.672   100.924    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_8_n_2
    SLICE_X33Y11         LUT6 (Prop_lut6_I4_O)        0.328   101.252 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_2/O
                         net (fo=9, routed)           0.985   102.237    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_0
    SLICE_X34Y13         LUT5 (Prop_lut5_I1_O)        0.150   102.387 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_2__0/O
                         net (fo=22, routed)          0.905   103.292    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[15]
    SLICE_X32Y17         LUT2 (Prop_lut2_I1_O)        0.328   103.620 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5/O
                         net (fo=28, routed)          0.661   104.282    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5_n_2
    SLICE_X31Y18         LUT6 (Prop_lut6_I2_O)        0.124   104.406 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17/O
                         net (fo=1, routed)           0.154   104.559    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17_n_2
    SLICE_X31Y18         LUT2 (Prop_lut2_I0_O)        0.124   104.683 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_7/O
                         net (fo=9, routed)           0.898   105.582    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_nes_ram_rw
    SLICE_X33Y21         LUT6 (Prop_lut6_I3_O)        0.124   105.706 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           0.598   106.304    debuggerTop/nes/cpu2A03/cpu6502/dl/D[6]
    SLICE_X33Y15         LUT4 (Prop_lut4_I3_O)        0.124   106.428 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[6]_i_2__0/O
                         net (fo=4, routed)           0.663   107.092    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[6]_0
    SLICE_X33Y10         LUT6 (Prop_lut6_I4_O)        0.124   107.216 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4/O
                         net (fo=1, routed)           0.433   107.649    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4_n_2
    SLICE_X33Y10         LUT5 (Prop_lut5_I0_O)        0.150   107.799 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_2/O
                         net (fo=9, routed)           0.778   108.577    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]_1
    SLICE_X35Y13         LUT5 (Prop_lut5_I0_O)        0.348   108.925 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[14]_i_2/O
                         net (fo=4, routed)           0.963   109.888    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[14]
    SLICE_X32Y17         LUT2 (Prop_lut2_I0_O)        0.332   110.220 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_5/O
                         net (fo=5, routed)           0.484   110.704    debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir_reg[0]_1
    SLICE_X30Y15         LUT6 (Prop_lut6_I3_O)        0.124   110.828 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir[0]_i_1/O
                         net (fo=4, routed)           0.450   111.278    debuggerTop/nes/cpu2A03/cpu6502/dl/D[0]
    SLICE_X32Y15         LUT4 (Prop_lut4_I3_O)        0.124   111.402 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_4__0/O
                         net (fo=6, routed)           0.890   112.292    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]_0
    SLICE_X30Y12         LUT2 (Prop_lut2_I1_O)        0.124   112.416 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0/O
                         net (fo=1, routed)           0.556   112.972    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0_n_2
    SLICE_X29Y9          LUT6 (Prop_lut6_I0_O)        0.124   113.096 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_1__0/O
                         net (fo=5, routed)           0.752   113.849    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[0]
    SLICE_X31Y13         LUT4 (Prop_lut4_I2_O)        0.118   113.967 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[0]_i_2/O
                         net (fo=9, routed)           0.685   114.651    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[0]
    SLICE_X26Y17         LUT5 (Prop_lut5_I3_O)        0.326   114.977 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_3/O
                         net (fo=108, routed)         1.097   116.074    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_1
    SLICE_X33Y27         LUT5 (Prop_lut5_I1_O)        0.124   116.198 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2/O
                         net (fo=1, routed)           0.524   116.723    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[5]
    SLICE_X33Y22         LUT6 (Prop_lut6_I2_O)        0.124   116.847 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_1/O
                         net (fo=4, routed)           0.785   117.632    debuggerTop/nes/cpu2A03/cpu6502/dl/D[5]
    SLICE_X33Y15         LUT4 (Prop_lut4_I3_O)        0.124   117.756 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[5]_i_2__0/O
                         net (fo=4, routed)           0.640   118.396    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[5]
    SLICE_X34Y10         LUT6 (Prop_lut6_I4_O)        0.124   118.520 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.301   118.821    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X35Y9          LUT5 (Prop_lut5_I0_O)        0.124   118.945 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.737   119.681    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_3[1]
    SLICE_X35Y13         LUT5 (Prop_lut5_I1_O)        0.118   119.799 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[10]_i_3/O
                         net (fo=29, routed)          1.111   120.910    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][1]
    SLICE_X29Y17         LUT4 (Prop_lut4_I1_O)        0.326   121.236 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_9/O
                         net (fo=1, routed)           0.154   121.390    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_9_n_2
    SLICE_X29Y17         LUT6 (Prop_lut6_I5_O)        0.124   121.514 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_4/O
                         net (fo=73, routed)          1.017   122.531    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[2]_0
    SLICE_X29Y28         LUT5 (Prop_lut5_I3_O)        0.124   122.655 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_2/O
                         net (fo=1, routed)           0.658   123.314    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[4]
    SLICE_X31Y21         LUT6 (Prop_lut6_I2_O)        0.124   123.438 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_1/O
                         net (fo=4, routed)           0.670   124.107    debuggerTop/nes/cpu2A03/cpu6502/dl/D[4]
    SLICE_X33Y15         LUT4 (Prop_lut4_I3_O)        0.124   124.231 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[4]_i_2__0/O
                         net (fo=4, routed)           0.695   124.926    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[4]
    SLICE_X34Y9          LUT6 (Prop_lut6_I5_O)        0.124   125.050 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2/O
                         net (fo=1, routed)           0.306   125.356    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2_n_2
    SLICE_X34Y8          LUT5 (Prop_lut5_I0_O)        0.124   125.480 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_1__0/O
                         net (fo=9, routed)           0.649   126.129    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_3[0]
    SLICE_X32Y13         LUT5 (Prop_lut5_I1_O)        0.118   126.247 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[12]_i_2/O
                         net (fo=4, routed)           0.707   126.954    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][0]
    SLICE_X30Y19         LUT6 (Prop_lut6_I4_O)        0.326   127.280 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_4/O
                         net (fo=29, routed)          0.519   127.799    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[12]
    SLICE_X32Y21         LUT6 (Prop_lut6_I0_O)        0.124   127.923 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[1]_i_1/O
                         net (fo=4, routed)           0.604   128.527    debuggerTop/nes/cpu2A03/cpu6502/dl/D[1]
    SLICE_X33Y15         LUT4 (Prop_lut4_I3_O)        0.124   128.651 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4__0/O
                         net (fo=5, routed)           0.831   129.482    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[1]
    SLICE_X30Y12         LUT2 (Prop_lut2_I1_O)        0.148   129.630 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0/O
                         net (fo=1, routed)           0.436   130.066    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0_n_2
    SLICE_X30Y11         LUT6 (Prop_lut6_I0_O)        0.328   130.394 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_1__0/O
                         net (fo=6, routed)           0.758   131.151    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[1]
    SLICE_X29Y13         LUT4 (Prop_lut4_I2_O)        0.118   131.269 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[1]_i_2/O
                         net (fo=9, routed)           0.763   132.032    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[1]
    SLICE_X27Y17         LUT5 (Prop_lut5_I3_O)        0.326   132.358 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_5/O
                         net (fo=80, routed)          1.328   133.686    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X30Y25         LUT6 (Prop_lut6_I5_O)        0.124   133.810 r  debuggerTop/nes/ppu/r_ir[3]_i_5/O
                         net (fo=1, routed)           0.619   134.429    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[3]
    SLICE_X31Y25         LUT5 (Prop_lut5_I0_O)        0.124   134.553 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[3]_i_2/O
                         net (fo=1, routed)           0.464   135.016    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[3]
    SLICE_X31Y21         LUT6 (Prop_lut6_I2_O)        0.124   135.140 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[3]_i_1/O
                         net (fo=6, routed)           1.009   136.150    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[12]_2[2]
    SLICE_X35Y10         LUT4 (Prop_lut4_I0_O)        0.124   136.274 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[3]_i_2__0/O
                         net (fo=4, routed)           0.577   136.850    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[3]
    SLICE_X35Y11         LUT5 (Prop_lut5_I1_O)        0.124   136.974 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_1__0/O
                         net (fo=8, routed)           0.766   137.740    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address_reg[3]
    SLICE_X28Y14         LUT4 (Prop_lut4_I3_O)        0.118   137.858 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[3]_i_2/O
                         net (fo=6, routed)           0.838   138.696    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[3]
    SLICE_X30Y17         LUT6 (Prop_lut6_I0_O)        0.326   139.022 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[3]_i_1/O
                         net (fo=2, routed)           0.442   139.464    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[10][3]
    SLICE_X34Y17         LUT6 (Prop_lut6_I1_O)        0.124   139.588 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_15/O
                         net (fo=16, routed)          2.932   142.520    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addra[3]
    RAMB36_X0Y11         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        1.566   183.694    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y11         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.487   184.181    
                         clock uncertainty           -0.174   184.007    
    RAMB36_X0Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566   183.441    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        183.441    
                         arrival time                        -142.520    
  -------------------------------------------------------------------
                         slack                                 40.921    

Slack (MET) :             40.935ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 rise@185.149ns - o_clk_5mhz_clk_wiz_0_1 fall@92.574ns)
  Data Path Delay:        50.655ns  (logic 9.132ns (18.028%)  route 41.523ns (81.972%))
  Logic Levels:           52  (LUT2=6 LUT3=3 LUT4=9 LUT5=14 LUT6=20)
  Clock Path Skew:        -0.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.459ns = ( 183.690 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.728ns = ( 91.847 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        1.812    91.847    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X30Y11         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y11         FDCE (Prop_fdce_C_Q)         0.524    92.371 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[1]/Q
                         net (fo=168, routed)         3.183    95.554    debuggerTop/nes/cpu2A03/cpu6502/decoder/Q[1]
    SLICE_X13Y7          LUT3 (Prop_lut3_I0_O)        0.124    95.678 r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_bus_db_n_i_17/O
                         net (fo=8, routed)           1.935    97.613    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_22
    SLICE_X26Y4          LUT6 (Prop_lut6_I3_O)        0.124    97.737 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_27__0/O
                         net (fo=1, routed)           0.965    98.702    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_27__0_n_2
    SLICE_X30Y3          LUT6 (Prop_lut6_I1_O)        0.124    98.826 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_13/O
                         net (fo=1, routed)           0.312    99.138    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_13_n_2
    SLICE_X30Y2          LUT6 (Prop_lut6_I3_O)        0.124    99.262 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_4/O
                         net (fo=10, routed)          0.840   100.101    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_4_n_2
    SLICE_X30Y9          LUT2 (Prop_lut2_I1_O)        0.150   100.251 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_8/O
                         net (fo=10, routed)          0.672   100.924    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_8_n_2
    SLICE_X33Y11         LUT6 (Prop_lut6_I4_O)        0.328   101.252 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_2/O
                         net (fo=9, routed)           0.985   102.237    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_0
    SLICE_X34Y13         LUT5 (Prop_lut5_I1_O)        0.150   102.387 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_2__0/O
                         net (fo=22, routed)          0.905   103.292    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[15]
    SLICE_X32Y17         LUT2 (Prop_lut2_I1_O)        0.328   103.620 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5/O
                         net (fo=28, routed)          0.661   104.282    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5_n_2
    SLICE_X31Y18         LUT6 (Prop_lut6_I2_O)        0.124   104.406 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17/O
                         net (fo=1, routed)           0.154   104.559    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17_n_2
    SLICE_X31Y18         LUT2 (Prop_lut2_I0_O)        0.124   104.683 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_7/O
                         net (fo=9, routed)           0.898   105.582    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_nes_ram_rw
    SLICE_X33Y21         LUT6 (Prop_lut6_I3_O)        0.124   105.706 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           0.598   106.304    debuggerTop/nes/cpu2A03/cpu6502/dl/D[6]
    SLICE_X33Y15         LUT4 (Prop_lut4_I3_O)        0.124   106.428 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[6]_i_2__0/O
                         net (fo=4, routed)           0.663   107.092    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[6]_0
    SLICE_X33Y10         LUT6 (Prop_lut6_I4_O)        0.124   107.216 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4/O
                         net (fo=1, routed)           0.433   107.649    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4_n_2
    SLICE_X33Y10         LUT5 (Prop_lut5_I0_O)        0.150   107.799 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_2/O
                         net (fo=9, routed)           0.778   108.577    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]_1
    SLICE_X35Y13         LUT5 (Prop_lut5_I0_O)        0.348   108.925 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[14]_i_2/O
                         net (fo=4, routed)           0.963   109.888    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[14]
    SLICE_X32Y17         LUT2 (Prop_lut2_I0_O)        0.332   110.220 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_5/O
                         net (fo=5, routed)           0.484   110.704    debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir_reg[0]_1
    SLICE_X30Y15         LUT6 (Prop_lut6_I3_O)        0.124   110.828 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir[0]_i_1/O
                         net (fo=4, routed)           0.450   111.278    debuggerTop/nes/cpu2A03/cpu6502/dl/D[0]
    SLICE_X32Y15         LUT4 (Prop_lut4_I3_O)        0.124   111.402 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_4__0/O
                         net (fo=6, routed)           0.890   112.292    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]_0
    SLICE_X30Y12         LUT2 (Prop_lut2_I1_O)        0.124   112.416 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0/O
                         net (fo=1, routed)           0.556   112.972    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0_n_2
    SLICE_X29Y9          LUT6 (Prop_lut6_I0_O)        0.124   113.096 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_1__0/O
                         net (fo=5, routed)           0.752   113.849    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[0]
    SLICE_X31Y13         LUT4 (Prop_lut4_I2_O)        0.118   113.967 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[0]_i_2/O
                         net (fo=9, routed)           0.685   114.651    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[0]
    SLICE_X26Y17         LUT5 (Prop_lut5_I3_O)        0.326   114.977 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_3/O
                         net (fo=108, routed)         1.097   116.074    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_1
    SLICE_X33Y27         LUT5 (Prop_lut5_I1_O)        0.124   116.198 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2/O
                         net (fo=1, routed)           0.524   116.723    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[5]
    SLICE_X33Y22         LUT6 (Prop_lut6_I2_O)        0.124   116.847 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_1/O
                         net (fo=4, routed)           0.785   117.632    debuggerTop/nes/cpu2A03/cpu6502/dl/D[5]
    SLICE_X33Y15         LUT4 (Prop_lut4_I3_O)        0.124   117.756 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[5]_i_2__0/O
                         net (fo=4, routed)           0.640   118.396    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[5]
    SLICE_X34Y10         LUT6 (Prop_lut6_I4_O)        0.124   118.520 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.301   118.821    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X35Y9          LUT5 (Prop_lut5_I0_O)        0.124   118.945 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.737   119.681    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_3[1]
    SLICE_X35Y13         LUT5 (Prop_lut5_I1_O)        0.118   119.799 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[10]_i_3/O
                         net (fo=29, routed)          1.111   120.910    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][1]
    SLICE_X29Y17         LUT4 (Prop_lut4_I1_O)        0.326   121.236 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_9/O
                         net (fo=1, routed)           0.154   121.390    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_9_n_2
    SLICE_X29Y17         LUT6 (Prop_lut6_I5_O)        0.124   121.514 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_4/O
                         net (fo=73, routed)          1.017   122.531    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[2]_0
    SLICE_X29Y28         LUT5 (Prop_lut5_I3_O)        0.124   122.655 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_2/O
                         net (fo=1, routed)           0.658   123.314    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[4]
    SLICE_X31Y21         LUT6 (Prop_lut6_I2_O)        0.124   123.438 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_1/O
                         net (fo=4, routed)           0.670   124.107    debuggerTop/nes/cpu2A03/cpu6502/dl/D[4]
    SLICE_X33Y15         LUT4 (Prop_lut4_I3_O)        0.124   124.231 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[4]_i_2__0/O
                         net (fo=4, routed)           0.695   124.926    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[4]
    SLICE_X34Y9          LUT6 (Prop_lut6_I5_O)        0.124   125.050 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2/O
                         net (fo=1, routed)           0.306   125.356    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2_n_2
    SLICE_X34Y8          LUT5 (Prop_lut5_I0_O)        0.124   125.480 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_1__0/O
                         net (fo=9, routed)           0.649   126.129    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_3[0]
    SLICE_X32Y13         LUT5 (Prop_lut5_I1_O)        0.118   126.247 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[12]_i_2/O
                         net (fo=4, routed)           0.707   126.954    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][0]
    SLICE_X30Y19         LUT6 (Prop_lut6_I4_O)        0.326   127.280 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_4/O
                         net (fo=29, routed)          0.519   127.799    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[12]
    SLICE_X32Y21         LUT6 (Prop_lut6_I0_O)        0.124   127.923 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[1]_i_1/O
                         net (fo=4, routed)           0.604   128.527    debuggerTop/nes/cpu2A03/cpu6502/dl/D[1]
    SLICE_X33Y15         LUT4 (Prop_lut4_I3_O)        0.124   128.651 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4__0/O
                         net (fo=5, routed)           0.831   129.482    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[1]
    SLICE_X30Y12         LUT2 (Prop_lut2_I1_O)        0.148   129.630 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0/O
                         net (fo=1, routed)           0.436   130.066    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0_n_2
    SLICE_X30Y11         LUT6 (Prop_lut6_I0_O)        0.328   130.394 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_1__0/O
                         net (fo=6, routed)           0.758   131.151    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[1]
    SLICE_X29Y13         LUT4 (Prop_lut4_I2_O)        0.118   131.269 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[1]_i_2/O
                         net (fo=9, routed)           0.763   132.032    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[1]
    SLICE_X27Y17         LUT5 (Prop_lut5_I3_O)        0.326   132.358 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_5/O
                         net (fo=80, routed)          1.248   133.606    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X30Y27         LUT6 (Prop_lut6_I5_O)        0.124   133.730 r  debuggerTop/nes/ppu/r_ir[2]_i_5/O
                         net (fo=1, routed)           0.492   134.222    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[2]_0
    SLICE_X30Y27         LUT5 (Prop_lut5_I0_O)        0.124   134.346 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2/O
                         net (fo=1, routed)           0.640   134.986    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[2]
    SLICE_X32Y21         LUT6 (Prop_lut6_I2_O)        0.124   135.110 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_1/O
                         net (fo=4, routed)           0.720   135.830    debuggerTop/nes/cpu2A03/cpu6502/dl/D[2]
    SLICE_X32Y15         LUT4 (Prop_lut4_I3_O)        0.124   135.954 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[2]_i_5__0/O
                         net (fo=5, routed)           0.822   136.776    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[2]_0
    SLICE_X33Y13         LUT3 (Prop_lut3_I2_O)        0.152   136.928 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3/O
                         net (fo=1, routed)           0.433   137.362    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_0
    SLICE_X33Y13         LUT5 (Prop_lut5_I2_O)        0.326   137.688 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_1/O
                         net (fo=3, routed)           0.453   138.140    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]_0[2]
    SLICE_X32Y13         LUT3 (Prop_lut3_I2_O)        0.124   138.264 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_nes_write_address[10]_i_2/O
                         net (fo=4, routed)           0.892   139.156    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address_reg[10][0]
    SLICE_X33Y19         LUT6 (Prop_lut6_I4_O)        0.124   139.280 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_34__0/O
                         net (fo=1, routed)           0.641   139.921    debuggerTop/values/r_nes_read_data_reg[7]
    SLICE_X38Y22         LUT5 (Prop_lut5_I0_O)        0.124   140.045 r  debuggerTop/values/blockRam_i_8__0/O
                         net (fo=16, routed)          2.457   142.502    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addra[10]
    RAMB36_X0Y12         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        1.562   183.690    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y12         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487   184.177    
                         clock uncertainty           -0.174   184.003    
    RAMB36_X0Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566   183.437    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        183.437    
                         arrival time                        -142.502    
  -------------------------------------------------------------------
                         slack                                 40.935    

Slack (MET) :             40.958ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 rise@185.149ns - o_clk_5mhz_clk_wiz_0_1 fall@92.574ns)
  Data Path Delay:        50.628ns  (logic 8.778ns (17.338%)  route 41.850ns (82.662%))
  Logic Levels:           51  (LUT2=6 LUT3=3 LUT4=9 LUT5=12 LUT6=21)
  Clock Path Skew:        -0.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.464ns = ( 183.685 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.728ns = ( 91.847 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        1.812    91.847    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X30Y11         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y11         FDCE (Prop_fdce_C_Q)         0.524    92.371 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[1]/Q
                         net (fo=168, routed)         3.183    95.554    debuggerTop/nes/cpu2A03/cpu6502/decoder/Q[1]
    SLICE_X13Y7          LUT3 (Prop_lut3_I0_O)        0.124    95.678 r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_bus_db_n_i_17/O
                         net (fo=8, routed)           1.935    97.613    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_22
    SLICE_X26Y4          LUT6 (Prop_lut6_I3_O)        0.124    97.737 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_27__0/O
                         net (fo=1, routed)           0.965    98.702    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_27__0_n_2
    SLICE_X30Y3          LUT6 (Prop_lut6_I1_O)        0.124    98.826 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_13/O
                         net (fo=1, routed)           0.312    99.138    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_13_n_2
    SLICE_X30Y2          LUT6 (Prop_lut6_I3_O)        0.124    99.262 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_4/O
                         net (fo=10, routed)          0.840   100.101    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_4_n_2
    SLICE_X30Y9          LUT2 (Prop_lut2_I1_O)        0.150   100.251 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_8/O
                         net (fo=10, routed)          0.672   100.924    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_8_n_2
    SLICE_X33Y11         LUT6 (Prop_lut6_I4_O)        0.328   101.252 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_2/O
                         net (fo=9, routed)           0.985   102.237    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_0
    SLICE_X34Y13         LUT5 (Prop_lut5_I1_O)        0.150   102.387 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_2__0/O
                         net (fo=22, routed)          0.905   103.292    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[15]
    SLICE_X32Y17         LUT2 (Prop_lut2_I1_O)        0.328   103.620 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5/O
                         net (fo=28, routed)          0.661   104.282    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5_n_2
    SLICE_X31Y18         LUT6 (Prop_lut6_I2_O)        0.124   104.406 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17/O
                         net (fo=1, routed)           0.154   104.559    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17_n_2
    SLICE_X31Y18         LUT2 (Prop_lut2_I0_O)        0.124   104.683 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_7/O
                         net (fo=9, routed)           0.898   105.582    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_nes_ram_rw
    SLICE_X33Y21         LUT6 (Prop_lut6_I3_O)        0.124   105.706 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           0.598   106.304    debuggerTop/nes/cpu2A03/cpu6502/dl/D[6]
    SLICE_X33Y15         LUT4 (Prop_lut4_I3_O)        0.124   106.428 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[6]_i_2__0/O
                         net (fo=4, routed)           0.663   107.092    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[6]_0
    SLICE_X33Y10         LUT6 (Prop_lut6_I4_O)        0.124   107.216 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4/O
                         net (fo=1, routed)           0.433   107.649    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4_n_2
    SLICE_X33Y10         LUT5 (Prop_lut5_I0_O)        0.150   107.799 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_2/O
                         net (fo=9, routed)           0.778   108.577    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]_1
    SLICE_X35Y13         LUT5 (Prop_lut5_I0_O)        0.348   108.925 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[14]_i_2/O
                         net (fo=4, routed)           0.963   109.888    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[14]
    SLICE_X32Y17         LUT2 (Prop_lut2_I0_O)        0.332   110.220 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_5/O
                         net (fo=5, routed)           0.484   110.704    debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir_reg[0]_1
    SLICE_X30Y15         LUT6 (Prop_lut6_I3_O)        0.124   110.828 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir[0]_i_1/O
                         net (fo=4, routed)           0.450   111.278    debuggerTop/nes/cpu2A03/cpu6502/dl/D[0]
    SLICE_X32Y15         LUT4 (Prop_lut4_I3_O)        0.124   111.402 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_4__0/O
                         net (fo=6, routed)           0.890   112.292    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]_0
    SLICE_X30Y12         LUT2 (Prop_lut2_I1_O)        0.124   112.416 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0/O
                         net (fo=1, routed)           0.556   112.972    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0_n_2
    SLICE_X29Y9          LUT6 (Prop_lut6_I0_O)        0.124   113.096 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_1__0/O
                         net (fo=5, routed)           0.752   113.849    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[0]
    SLICE_X31Y13         LUT4 (Prop_lut4_I2_O)        0.118   113.967 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[0]_i_2/O
                         net (fo=9, routed)           0.685   114.651    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[0]
    SLICE_X26Y17         LUT5 (Prop_lut5_I3_O)        0.326   114.977 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_3/O
                         net (fo=108, routed)         1.097   116.074    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_1
    SLICE_X33Y27         LUT5 (Prop_lut5_I1_O)        0.124   116.198 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2/O
                         net (fo=1, routed)           0.524   116.723    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[5]
    SLICE_X33Y22         LUT6 (Prop_lut6_I2_O)        0.124   116.847 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_1/O
                         net (fo=4, routed)           0.785   117.632    debuggerTop/nes/cpu2A03/cpu6502/dl/D[5]
    SLICE_X33Y15         LUT4 (Prop_lut4_I3_O)        0.124   117.756 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[5]_i_2__0/O
                         net (fo=4, routed)           0.640   118.396    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[5]
    SLICE_X34Y10         LUT6 (Prop_lut6_I4_O)        0.124   118.520 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.301   118.821    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X35Y9          LUT5 (Prop_lut5_I0_O)        0.124   118.945 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.737   119.681    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_3[1]
    SLICE_X35Y13         LUT5 (Prop_lut5_I1_O)        0.118   119.799 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[10]_i_3/O
                         net (fo=29, routed)          1.111   120.910    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][1]
    SLICE_X29Y17         LUT4 (Prop_lut4_I1_O)        0.326   121.236 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_9/O
                         net (fo=1, routed)           0.154   121.390    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_9_n_2
    SLICE_X29Y17         LUT6 (Prop_lut6_I5_O)        0.124   121.514 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_4/O
                         net (fo=73, routed)          1.017   122.531    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[2]_0
    SLICE_X29Y28         LUT5 (Prop_lut5_I3_O)        0.124   122.655 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_2/O
                         net (fo=1, routed)           0.658   123.314    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[4]
    SLICE_X31Y21         LUT6 (Prop_lut6_I2_O)        0.124   123.438 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_1/O
                         net (fo=4, routed)           0.670   124.107    debuggerTop/nes/cpu2A03/cpu6502/dl/D[4]
    SLICE_X33Y15         LUT4 (Prop_lut4_I3_O)        0.124   124.231 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[4]_i_2__0/O
                         net (fo=4, routed)           0.695   124.926    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[4]
    SLICE_X34Y9          LUT6 (Prop_lut6_I5_O)        0.124   125.050 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2/O
                         net (fo=1, routed)           0.306   125.356    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2_n_2
    SLICE_X34Y8          LUT5 (Prop_lut5_I0_O)        0.124   125.480 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_1__0/O
                         net (fo=9, routed)           0.649   126.129    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_3[0]
    SLICE_X32Y13         LUT5 (Prop_lut5_I1_O)        0.118   126.247 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[12]_i_2/O
                         net (fo=4, routed)           0.707   126.954    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][0]
    SLICE_X30Y19         LUT6 (Prop_lut6_I4_O)        0.326   127.280 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_4/O
                         net (fo=29, routed)          0.519   127.799    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[12]
    SLICE_X32Y21         LUT6 (Prop_lut6_I0_O)        0.124   127.923 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[1]_i_1/O
                         net (fo=4, routed)           0.604   128.527    debuggerTop/nes/cpu2A03/cpu6502/dl/D[1]
    SLICE_X33Y15         LUT4 (Prop_lut4_I3_O)        0.124   128.651 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4__0/O
                         net (fo=5, routed)           0.831   129.482    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[1]
    SLICE_X30Y12         LUT2 (Prop_lut2_I1_O)        0.148   129.630 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0/O
                         net (fo=1, routed)           0.436   130.066    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0_n_2
    SLICE_X30Y11         LUT6 (Prop_lut6_I0_O)        0.328   130.394 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_1__0/O
                         net (fo=6, routed)           0.758   131.151    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[1]
    SLICE_X29Y13         LUT4 (Prop_lut4_I2_O)        0.118   131.269 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[1]_i_2/O
                         net (fo=9, routed)           0.763   132.032    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[1]
    SLICE_X27Y17         LUT5 (Prop_lut5_I3_O)        0.326   132.358 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_5/O
                         net (fo=80, routed)          1.328   133.686    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X30Y25         LUT6 (Prop_lut6_I5_O)        0.124   133.810 r  debuggerTop/nes/ppu/r_ir[3]_i_5/O
                         net (fo=1, routed)           0.619   134.429    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[3]
    SLICE_X31Y25         LUT5 (Prop_lut5_I0_O)        0.124   134.553 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[3]_i_2/O
                         net (fo=1, routed)           0.464   135.016    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[3]
    SLICE_X31Y21         LUT6 (Prop_lut6_I2_O)        0.124   135.140 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[3]_i_1/O
                         net (fo=6, routed)           1.009   136.150    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[12]_2[2]
    SLICE_X35Y10         LUT4 (Prop_lut4_I0_O)        0.124   136.274 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[3]_i_2__0/O
                         net (fo=4, routed)           0.910   137.183    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[3]
    SLICE_X34Y10         LUT6 (Prop_lut6_I0_O)        0.124   137.307 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_2/O
                         net (fo=6, routed)           0.455   137.762    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[3]
    SLICE_X36Y10         LUT3 (Prop_lut3_I1_O)        0.124   137.886 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[3]_i_1/O
                         net (fo=4, routed)           0.620   138.506    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[3]_8
    SLICE_X31Y13         LUT3 (Prop_lut3_I2_O)        0.124   138.630 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_31/O
                         net (fo=2, routed)           0.720   139.350    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[11]
    SLICE_X32Y18         LUT6 (Prop_lut6_I1_O)        0.124   139.474 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_7/O
                         net (fo=16, routed)          3.000   142.474    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addra[11]
    RAMB36_X0Y13         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        1.557   183.685    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y13         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.487   184.172    
                         clock uncertainty           -0.174   183.998    
    RAMB36_X0Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566   183.432    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        183.432    
                         arrival time                        -142.474    
  -------------------------------------------------------------------
                         slack                                 40.958    

Slack (MET) :             40.965ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 rise@185.149ns - o_clk_5mhz_clk_wiz_0_1 fall@92.574ns)
  Data Path Delay:        50.608ns  (logic 8.778ns (17.345%)  route 41.830ns (82.655%))
  Logic Levels:           51  (LUT2=6 LUT3=3 LUT4=9 LUT5=12 LUT6=21)
  Clock Path Skew:        -0.262ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 183.672 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.728ns = ( 91.847 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        1.812    91.847    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X30Y11         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y11         FDCE (Prop_fdce_C_Q)         0.524    92.371 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[1]/Q
                         net (fo=168, routed)         3.183    95.554    debuggerTop/nes/cpu2A03/cpu6502/decoder/Q[1]
    SLICE_X13Y7          LUT3 (Prop_lut3_I0_O)        0.124    95.678 r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_bus_db_n_i_17/O
                         net (fo=8, routed)           1.935    97.613    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_22
    SLICE_X26Y4          LUT6 (Prop_lut6_I3_O)        0.124    97.737 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_27__0/O
                         net (fo=1, routed)           0.965    98.702    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_27__0_n_2
    SLICE_X30Y3          LUT6 (Prop_lut6_I1_O)        0.124    98.826 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_13/O
                         net (fo=1, routed)           0.312    99.138    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_13_n_2
    SLICE_X30Y2          LUT6 (Prop_lut6_I3_O)        0.124    99.262 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_4/O
                         net (fo=10, routed)          0.840   100.101    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_4_n_2
    SLICE_X30Y9          LUT2 (Prop_lut2_I1_O)        0.150   100.251 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_8/O
                         net (fo=10, routed)          0.672   100.924    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_8_n_2
    SLICE_X33Y11         LUT6 (Prop_lut6_I4_O)        0.328   101.252 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_2/O
                         net (fo=9, routed)           0.985   102.237    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_0
    SLICE_X34Y13         LUT5 (Prop_lut5_I1_O)        0.150   102.387 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_2__0/O
                         net (fo=22, routed)          0.905   103.292    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[15]
    SLICE_X32Y17         LUT2 (Prop_lut2_I1_O)        0.328   103.620 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5/O
                         net (fo=28, routed)          0.661   104.282    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5_n_2
    SLICE_X31Y18         LUT6 (Prop_lut6_I2_O)        0.124   104.406 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17/O
                         net (fo=1, routed)           0.154   104.559    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17_n_2
    SLICE_X31Y18         LUT2 (Prop_lut2_I0_O)        0.124   104.683 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_7/O
                         net (fo=9, routed)           0.898   105.582    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_nes_ram_rw
    SLICE_X33Y21         LUT6 (Prop_lut6_I3_O)        0.124   105.706 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           0.598   106.304    debuggerTop/nes/cpu2A03/cpu6502/dl/D[6]
    SLICE_X33Y15         LUT4 (Prop_lut4_I3_O)        0.124   106.428 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[6]_i_2__0/O
                         net (fo=4, routed)           0.663   107.092    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[6]_0
    SLICE_X33Y10         LUT6 (Prop_lut6_I4_O)        0.124   107.216 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4/O
                         net (fo=1, routed)           0.433   107.649    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4_n_2
    SLICE_X33Y10         LUT5 (Prop_lut5_I0_O)        0.150   107.799 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_2/O
                         net (fo=9, routed)           0.778   108.577    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]_1
    SLICE_X35Y13         LUT5 (Prop_lut5_I0_O)        0.348   108.925 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[14]_i_2/O
                         net (fo=4, routed)           0.963   109.888    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[14]
    SLICE_X32Y17         LUT2 (Prop_lut2_I0_O)        0.332   110.220 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_5/O
                         net (fo=5, routed)           0.484   110.704    debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir_reg[0]_1
    SLICE_X30Y15         LUT6 (Prop_lut6_I3_O)        0.124   110.828 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir[0]_i_1/O
                         net (fo=4, routed)           0.450   111.278    debuggerTop/nes/cpu2A03/cpu6502/dl/D[0]
    SLICE_X32Y15         LUT4 (Prop_lut4_I3_O)        0.124   111.402 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_4__0/O
                         net (fo=6, routed)           0.890   112.292    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]_0
    SLICE_X30Y12         LUT2 (Prop_lut2_I1_O)        0.124   112.416 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0/O
                         net (fo=1, routed)           0.556   112.972    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0_n_2
    SLICE_X29Y9          LUT6 (Prop_lut6_I0_O)        0.124   113.096 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_1__0/O
                         net (fo=5, routed)           0.752   113.849    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[0]
    SLICE_X31Y13         LUT4 (Prop_lut4_I2_O)        0.118   113.967 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[0]_i_2/O
                         net (fo=9, routed)           0.685   114.651    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[0]
    SLICE_X26Y17         LUT5 (Prop_lut5_I3_O)        0.326   114.977 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_3/O
                         net (fo=108, routed)         1.097   116.074    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_1
    SLICE_X33Y27         LUT5 (Prop_lut5_I1_O)        0.124   116.198 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2/O
                         net (fo=1, routed)           0.524   116.723    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[5]
    SLICE_X33Y22         LUT6 (Prop_lut6_I2_O)        0.124   116.847 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_1/O
                         net (fo=4, routed)           0.785   117.632    debuggerTop/nes/cpu2A03/cpu6502/dl/D[5]
    SLICE_X33Y15         LUT4 (Prop_lut4_I3_O)        0.124   117.756 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[5]_i_2__0/O
                         net (fo=4, routed)           0.640   118.396    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[5]
    SLICE_X34Y10         LUT6 (Prop_lut6_I4_O)        0.124   118.520 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.301   118.821    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X35Y9          LUT5 (Prop_lut5_I0_O)        0.124   118.945 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.737   119.681    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_3[1]
    SLICE_X35Y13         LUT5 (Prop_lut5_I1_O)        0.118   119.799 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[10]_i_3/O
                         net (fo=29, routed)          1.111   120.910    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][1]
    SLICE_X29Y17         LUT4 (Prop_lut4_I1_O)        0.326   121.236 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_9/O
                         net (fo=1, routed)           0.154   121.390    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_9_n_2
    SLICE_X29Y17         LUT6 (Prop_lut6_I5_O)        0.124   121.514 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_4/O
                         net (fo=73, routed)          1.017   122.531    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[2]_0
    SLICE_X29Y28         LUT5 (Prop_lut5_I3_O)        0.124   122.655 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_2/O
                         net (fo=1, routed)           0.658   123.314    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[4]
    SLICE_X31Y21         LUT6 (Prop_lut6_I2_O)        0.124   123.438 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_1/O
                         net (fo=4, routed)           0.670   124.107    debuggerTop/nes/cpu2A03/cpu6502/dl/D[4]
    SLICE_X33Y15         LUT4 (Prop_lut4_I3_O)        0.124   124.231 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[4]_i_2__0/O
                         net (fo=4, routed)           0.695   124.926    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[4]
    SLICE_X34Y9          LUT6 (Prop_lut6_I5_O)        0.124   125.050 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2/O
                         net (fo=1, routed)           0.306   125.356    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2_n_2
    SLICE_X34Y8          LUT5 (Prop_lut5_I0_O)        0.124   125.480 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_1__0/O
                         net (fo=9, routed)           0.649   126.129    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_3[0]
    SLICE_X32Y13         LUT5 (Prop_lut5_I1_O)        0.118   126.247 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[12]_i_2/O
                         net (fo=4, routed)           0.707   126.954    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][0]
    SLICE_X30Y19         LUT6 (Prop_lut6_I4_O)        0.326   127.280 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_4/O
                         net (fo=29, routed)          0.519   127.799    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[12]
    SLICE_X32Y21         LUT6 (Prop_lut6_I0_O)        0.124   127.923 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[1]_i_1/O
                         net (fo=4, routed)           0.604   128.527    debuggerTop/nes/cpu2A03/cpu6502/dl/D[1]
    SLICE_X33Y15         LUT4 (Prop_lut4_I3_O)        0.124   128.651 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4__0/O
                         net (fo=5, routed)           0.831   129.482    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[1]
    SLICE_X30Y12         LUT2 (Prop_lut2_I1_O)        0.148   129.630 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0/O
                         net (fo=1, routed)           0.436   130.066    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0_n_2
    SLICE_X30Y11         LUT6 (Prop_lut6_I0_O)        0.328   130.394 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_1__0/O
                         net (fo=6, routed)           0.758   131.151    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[1]
    SLICE_X29Y13         LUT4 (Prop_lut4_I2_O)        0.118   131.269 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[1]_i_2/O
                         net (fo=9, routed)           0.763   132.032    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[1]
    SLICE_X27Y17         LUT5 (Prop_lut5_I3_O)        0.326   132.358 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_5/O
                         net (fo=80, routed)          1.328   133.686    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X30Y25         LUT6 (Prop_lut6_I5_O)        0.124   133.810 r  debuggerTop/nes/ppu/r_ir[3]_i_5/O
                         net (fo=1, routed)           0.619   134.429    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[3]
    SLICE_X31Y25         LUT5 (Prop_lut5_I0_O)        0.124   134.553 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[3]_i_2/O
                         net (fo=1, routed)           0.464   135.016    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[3]
    SLICE_X31Y21         LUT6 (Prop_lut6_I2_O)        0.124   135.140 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[3]_i_1/O
                         net (fo=6, routed)           1.009   136.150    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[12]_2[2]
    SLICE_X35Y10         LUT4 (Prop_lut4_I0_O)        0.124   136.274 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[3]_i_2__0/O
                         net (fo=4, routed)           0.910   137.183    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[3]
    SLICE_X34Y10         LUT6 (Prop_lut6_I0_O)        0.124   137.307 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_2/O
                         net (fo=6, routed)           0.455   137.762    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[3]
    SLICE_X36Y10         LUT3 (Prop_lut3_I1_O)        0.124   137.886 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[3]_i_1/O
                         net (fo=4, routed)           0.620   138.506    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[3]_8
    SLICE_X31Y13         LUT3 (Prop_lut3_I2_O)        0.124   138.630 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_31/O
                         net (fo=2, routed)           0.720   139.350    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[11]
    SLICE_X32Y18         LUT6 (Prop_lut6_I1_O)        0.124   139.474 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_7/O
                         net (fo=16, routed)          2.980   142.454    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addra[11]
    RAMB36_X1Y13         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        1.544   183.672    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y13         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.487   184.159    
                         clock uncertainty           -0.174   183.985    
    RAMB36_X1Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566   183.419    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        183.419    
                         arrival time                        -142.454    
  -------------------------------------------------------------------
                         slack                                 40.965    

Slack (MET) :             40.988ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 rise@185.149ns - o_clk_5mhz_clk_wiz_0_1 fall@92.574ns)
  Data Path Delay:        50.598ns  (logic 8.974ns (17.736%)  route 41.623ns (82.264%))
  Logic Levels:           51  (LUT2=6 LUT3=1 LUT4=10 LUT5=14 LUT6=20)
  Clock Path Skew:        -0.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.464ns = ( 183.685 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.728ns = ( 91.847 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        1.812    91.847    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X30Y11         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y11         FDCE (Prop_fdce_C_Q)         0.524    92.371 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[1]/Q
                         net (fo=168, routed)         3.183    95.554    debuggerTop/nes/cpu2A03/cpu6502/decoder/Q[1]
    SLICE_X13Y7          LUT3 (Prop_lut3_I0_O)        0.124    95.678 r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_bus_db_n_i_17/O
                         net (fo=8, routed)           1.935    97.613    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_22
    SLICE_X26Y4          LUT6 (Prop_lut6_I3_O)        0.124    97.737 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_27__0/O
                         net (fo=1, routed)           0.965    98.702    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_27__0_n_2
    SLICE_X30Y3          LUT6 (Prop_lut6_I1_O)        0.124    98.826 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_13/O
                         net (fo=1, routed)           0.312    99.138    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_13_n_2
    SLICE_X30Y2          LUT6 (Prop_lut6_I3_O)        0.124    99.262 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_4/O
                         net (fo=10, routed)          0.840   100.101    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_4_n_2
    SLICE_X30Y9          LUT2 (Prop_lut2_I1_O)        0.150   100.251 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_8/O
                         net (fo=10, routed)          0.672   100.924    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_8_n_2
    SLICE_X33Y11         LUT6 (Prop_lut6_I4_O)        0.328   101.252 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_2/O
                         net (fo=9, routed)           0.985   102.237    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_0
    SLICE_X34Y13         LUT5 (Prop_lut5_I1_O)        0.150   102.387 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_2__0/O
                         net (fo=22, routed)          0.905   103.292    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[15]
    SLICE_X32Y17         LUT2 (Prop_lut2_I1_O)        0.328   103.620 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5/O
                         net (fo=28, routed)          0.661   104.282    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5_n_2
    SLICE_X31Y18         LUT6 (Prop_lut6_I2_O)        0.124   104.406 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17/O
                         net (fo=1, routed)           0.154   104.559    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17_n_2
    SLICE_X31Y18         LUT2 (Prop_lut2_I0_O)        0.124   104.683 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_7/O
                         net (fo=9, routed)           0.898   105.582    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_nes_ram_rw
    SLICE_X33Y21         LUT6 (Prop_lut6_I3_O)        0.124   105.706 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           0.598   106.304    debuggerTop/nes/cpu2A03/cpu6502/dl/D[6]
    SLICE_X33Y15         LUT4 (Prop_lut4_I3_O)        0.124   106.428 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[6]_i_2__0/O
                         net (fo=4, routed)           0.663   107.092    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[6]_0
    SLICE_X33Y10         LUT6 (Prop_lut6_I4_O)        0.124   107.216 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4/O
                         net (fo=1, routed)           0.433   107.649    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4_n_2
    SLICE_X33Y10         LUT5 (Prop_lut5_I0_O)        0.150   107.799 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_2/O
                         net (fo=9, routed)           0.778   108.577    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]_1
    SLICE_X35Y13         LUT5 (Prop_lut5_I0_O)        0.348   108.925 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[14]_i_2/O
                         net (fo=4, routed)           0.963   109.888    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[14]
    SLICE_X32Y17         LUT2 (Prop_lut2_I0_O)        0.332   110.220 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_5/O
                         net (fo=5, routed)           0.484   110.704    debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir_reg[0]_1
    SLICE_X30Y15         LUT6 (Prop_lut6_I3_O)        0.124   110.828 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir[0]_i_1/O
                         net (fo=4, routed)           0.450   111.278    debuggerTop/nes/cpu2A03/cpu6502/dl/D[0]
    SLICE_X32Y15         LUT4 (Prop_lut4_I3_O)        0.124   111.402 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_4__0/O
                         net (fo=6, routed)           0.890   112.292    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]_0
    SLICE_X30Y12         LUT2 (Prop_lut2_I1_O)        0.124   112.416 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0/O
                         net (fo=1, routed)           0.556   112.972    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0_n_2
    SLICE_X29Y9          LUT6 (Prop_lut6_I0_O)        0.124   113.096 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_1__0/O
                         net (fo=5, routed)           0.752   113.849    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[0]
    SLICE_X31Y13         LUT4 (Prop_lut4_I2_O)        0.118   113.967 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[0]_i_2/O
                         net (fo=9, routed)           0.685   114.651    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[0]
    SLICE_X26Y17         LUT5 (Prop_lut5_I3_O)        0.326   114.977 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_3/O
                         net (fo=108, routed)         1.097   116.074    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_1
    SLICE_X33Y27         LUT5 (Prop_lut5_I1_O)        0.124   116.198 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2/O
                         net (fo=1, routed)           0.524   116.723    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[5]
    SLICE_X33Y22         LUT6 (Prop_lut6_I2_O)        0.124   116.847 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_1/O
                         net (fo=4, routed)           0.785   117.632    debuggerTop/nes/cpu2A03/cpu6502/dl/D[5]
    SLICE_X33Y15         LUT4 (Prop_lut4_I3_O)        0.124   117.756 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[5]_i_2__0/O
                         net (fo=4, routed)           0.640   118.396    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[5]
    SLICE_X34Y10         LUT6 (Prop_lut6_I4_O)        0.124   118.520 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.301   118.821    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X35Y9          LUT5 (Prop_lut5_I0_O)        0.124   118.945 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.737   119.681    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_3[1]
    SLICE_X35Y13         LUT5 (Prop_lut5_I1_O)        0.118   119.799 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[10]_i_3/O
                         net (fo=29, routed)          1.111   120.910    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][1]
    SLICE_X29Y17         LUT4 (Prop_lut4_I1_O)        0.326   121.236 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_9/O
                         net (fo=1, routed)           0.154   121.390    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_9_n_2
    SLICE_X29Y17         LUT6 (Prop_lut6_I5_O)        0.124   121.514 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_4/O
                         net (fo=73, routed)          1.017   122.531    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[2]_0
    SLICE_X29Y28         LUT5 (Prop_lut5_I3_O)        0.124   122.655 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_2/O
                         net (fo=1, routed)           0.658   123.314    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[4]
    SLICE_X31Y21         LUT6 (Prop_lut6_I2_O)        0.124   123.438 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_1/O
                         net (fo=4, routed)           0.670   124.107    debuggerTop/nes/cpu2A03/cpu6502/dl/D[4]
    SLICE_X33Y15         LUT4 (Prop_lut4_I3_O)        0.124   124.231 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[4]_i_2__0/O
                         net (fo=4, routed)           0.695   124.926    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[4]
    SLICE_X34Y9          LUT6 (Prop_lut6_I5_O)        0.124   125.050 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2/O
                         net (fo=1, routed)           0.306   125.356    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2_n_2
    SLICE_X34Y8          LUT5 (Prop_lut5_I0_O)        0.124   125.480 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_1__0/O
                         net (fo=9, routed)           0.649   126.129    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_3[0]
    SLICE_X32Y13         LUT5 (Prop_lut5_I1_O)        0.118   126.247 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[12]_i_2/O
                         net (fo=4, routed)           0.707   126.954    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][0]
    SLICE_X30Y19         LUT6 (Prop_lut6_I4_O)        0.326   127.280 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_4/O
                         net (fo=29, routed)          0.519   127.799    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[12]
    SLICE_X32Y21         LUT6 (Prop_lut6_I0_O)        0.124   127.923 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[1]_i_1/O
                         net (fo=4, routed)           0.604   128.527    debuggerTop/nes/cpu2A03/cpu6502/dl/D[1]
    SLICE_X33Y15         LUT4 (Prop_lut4_I3_O)        0.124   128.651 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4__0/O
                         net (fo=5, routed)           0.831   129.482    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[1]
    SLICE_X30Y12         LUT2 (Prop_lut2_I1_O)        0.148   129.630 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0/O
                         net (fo=1, routed)           0.436   130.066    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0_n_2
    SLICE_X30Y11         LUT6 (Prop_lut6_I0_O)        0.328   130.394 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_1__0/O
                         net (fo=6, routed)           0.758   131.151    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[1]
    SLICE_X29Y13         LUT4 (Prop_lut4_I2_O)        0.118   131.269 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[1]_i_2/O
                         net (fo=9, routed)           0.763   132.032    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[1]
    SLICE_X27Y17         LUT5 (Prop_lut5_I3_O)        0.326   132.358 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_5/O
                         net (fo=80, routed)          1.328   133.686    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X30Y25         LUT6 (Prop_lut6_I5_O)        0.124   133.810 r  debuggerTop/nes/ppu/r_ir[3]_i_5/O
                         net (fo=1, routed)           0.619   134.429    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[3]
    SLICE_X31Y25         LUT5 (Prop_lut5_I0_O)        0.124   134.553 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[3]_i_2/O
                         net (fo=1, routed)           0.464   135.016    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[3]
    SLICE_X31Y21         LUT6 (Prop_lut6_I2_O)        0.124   135.140 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[3]_i_1/O
                         net (fo=6, routed)           1.009   136.150    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[12]_2[2]
    SLICE_X35Y10         LUT4 (Prop_lut4_I0_O)        0.124   136.274 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[3]_i_2__0/O
                         net (fo=4, routed)           0.577   136.850    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[3]
    SLICE_X35Y11         LUT5 (Prop_lut5_I1_O)        0.124   136.974 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_1__0/O
                         net (fo=8, routed)           0.766   137.740    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address_reg[3]
    SLICE_X28Y14         LUT4 (Prop_lut4_I3_O)        0.118   137.858 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[3]_i_2/O
                         net (fo=6, routed)           0.534   138.392    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[3]
    SLICE_X30Y17         LUT6 (Prop_lut6_I4_O)        0.326   138.718 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_41/O
                         net (fo=1, routed)           0.758   139.476    debuggerTop/values/r_nes_read_data_reg[7]_7
    SLICE_X38Y22         LUT5 (Prop_lut5_I0_O)        0.124   139.600 r  debuggerTop/values/blockRam_i_15__0/O
                         net (fo=16, routed)          2.844   142.444    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addra[3]
    RAMB36_X0Y13         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        1.557   183.685    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y13         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.487   184.172    
                         clock uncertainty           -0.174   183.998    
    RAMB36_X0Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566   183.432    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        183.432    
                         arrival time                        -142.444    
  -------------------------------------------------------------------
                         slack                                 40.988    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'o_clk_5mhz_clk_wiz_0_1'  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/s/r_data_reg[3]/D
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 fall@92.574ns - o_clk_5mhz_clk_wiz_0_1 fall@92.574ns)
  Data Path Delay:        1.842ns  (logic 0.116ns (6.299%)  route 1.726ns (93.701%))
  Logic Levels:           3  (BUFG=1 LUT4=1 LUT6=1)
  Clock Path Skew:        1.481ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns = ( 91.810 - 92.574 ) 
    Source Clock Delay      (SCD):    -1.689ns = ( 90.885 - 92.574 ) 
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    92.824 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    93.264    pll/inst/i_clk_100mhz_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    90.885 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    91.384    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    91.410 f  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        0.859    92.269    debuggerTop/nes/cpu2A03/cpu6502/tcu/o_clk_5mhz
    SLICE_X35Y10         LUT4 (Prop_lut4_I1_O)        0.045    92.314 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[3]_i_2__0/O
                         net (fo=4, routed)           0.368    92.682    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[3]
    SLICE_X34Y10         LUT6 (Prop_lut6_I0_O)        0.045    92.727 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_2/O
                         net (fo=6, routed)           0.000    92.727    debuggerTop/nes/cpu2A03/cpu6502/s/D[3]
    SLICE_X34Y10         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/s/r_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    93.012 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    93.492    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    90.329 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    90.872    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    90.901 f  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        0.909    91.810    debuggerTop/nes/cpu2A03/cpu6502/s/o_clk_5mhz
    SLICE_X34Y10         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/s/r_data_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.557    92.367    
                         clock uncertainty            0.174    92.541    
    SLICE_X34Y10         FDCE (Hold_fdce_C_D)         0.124    92.665    debuggerTop/nes/cpu2A03/cpu6502/s/r_data_reg[3]
  -------------------------------------------------------------------
                         required time                        -92.665    
                         arrival time                          92.727    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'o_clk_5mhz_clk_wiz_0_1'  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/FSM_sequential_r_state_reg[1]/D
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 fall@92.574ns - o_clk_5mhz_clk_wiz_0_1 fall@92.574ns)
  Data Path Delay:        1.815ns  (logic 0.161ns (8.868%)  route 1.654ns (91.132%))
  Logic Levels:           4  (BUFG=1 LUT5=1 LUT6=2)
  Clock Path Skew:        1.479ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns = ( 91.808 - 92.574 ) 
    Source Clock Delay      (SCD):    -1.689ns = ( 90.885 - 92.574 ) 
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    92.824 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    93.264    pll/inst/i_clk_100mhz_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    90.885 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    91.384    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    91.410 f  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        0.880    92.290    debuggerTop/nes/cpu2A03/cpu6502/tcu/o_clk_5mhz
    SLICE_X28Y14         LUT5 (Prop_lut5_I0_O)        0.045    92.335 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state[1]_i_6/O
                         net (fo=2, routed)           0.164    92.500    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state[1]_i_6_n_2
    SLICE_X28Y15         LUT6 (Prop_lut6_I2_O)        0.045    92.545 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state[1]_i_3/O
                         net (fo=1, routed)           0.111    92.656    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state[1]_i_3_n_2
    SLICE_X29Y15         LUT6 (Prop_lut6_I3_O)        0.045    92.701 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state[1]_i_1/O
                         net (fo=1, routed)           0.000    92.701    debuggerTop/nes/cpu2A03/cpu6502_n_265
    SLICE_X29Y15         FDCE                                         r  debuggerTop/nes/cpu2A03/FSM_sequential_r_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    93.012 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    93.492    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    90.329 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    90.872    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    90.901 f  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        0.907    91.808    debuggerTop/nes/cpu2A03/o_clk_5mhz
    SLICE_X29Y15         FDCE                                         r  debuggerTop/nes/cpu2A03/FSM_sequential_r_state_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.557    92.365    
                         clock uncertainty            0.174    92.539    
    SLICE_X29Y15         FDCE (Hold_fdce_C_D)         0.098    92.637    debuggerTop/nes/cpu2A03/FSM_sequential_r_state_reg[1]
  -------------------------------------------------------------------
                         required time                        -92.637    
                         arrival time                          92.701    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'o_clk_5mhz_clk_wiz_0_1'  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/p/r_c_reg/D
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 fall@92.574ns - o_clk_5mhz_clk_wiz_0_1 fall@92.574ns)
  Data Path Delay:        1.838ns  (logic 0.116ns (6.310%)  route 1.722ns (93.690%))
  Logic Levels:           3  (BUFG=1 LUT6=2)
  Clock Path Skew:        1.486ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns = ( 91.815 - 92.574 ) 
    Source Clock Delay      (SCD):    -1.689ns = ( 90.885 - 92.574 ) 
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    92.824 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    93.264    pll/inst/i_clk_100mhz_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    90.885 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    91.384    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    91.410 f  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        0.750    92.161    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X19Y4          LUT6 (Prop_lut6_I4_O)        0.045    92.206 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_c_i_5/O
                         net (fo=2, routed)           0.473    92.679    debuggerTop/nes/cpu2A03/cpu6502/ir/r_c_i_5_n_2
    SLICE_X24Y9          LUT6 (Prop_lut6_I4_O)        0.045    92.724 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_c_i_1/O
                         net (fo=1, routed)           0.000    92.724    debuggerTop/nes/cpu2A03/cpu6502/p/r_c_reg_1
    SLICE_X24Y9          FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/p/r_c_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    93.012 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    93.492    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    90.329 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    90.872    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    90.901 f  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        0.914    91.815    debuggerTop/nes/cpu2A03/cpu6502/p/o_clk_5mhz
    SLICE_X24Y9          FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/p/r_c_reg/C  (IS_INVERTED)
                         clock pessimism              0.557    92.372    
                         clock uncertainty            0.174    92.546    
    SLICE_X24Y9          FDCE (Hold_fdce_C_D)         0.098    92.644    debuggerTop/nes/cpu2A03/cpu6502/p/r_c_reg
  -------------------------------------------------------------------
                         required time                        -92.644    
                         arrival time                          92.724    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'o_clk_5mhz_clk_wiz_0_1'  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/p/r_n_reg/D
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 fall@92.574ns - o_clk_5mhz_clk_wiz_0_1 fall@92.574ns)
  Data Path Delay:        1.846ns  (logic 0.116ns (6.283%)  route 1.730ns (93.717%))
  Logic Levels:           3  (BUFG=1 LUT6=2)
  Clock Path Skew:        1.486ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns = ( 91.815 - 92.574 ) 
    Source Clock Delay      (SCD):    -1.689ns = ( 90.885 - 92.574 ) 
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    92.824 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    93.264    pll/inst/i_clk_100mhz_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    90.885 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    91.384    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    91.410 f  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        0.813    92.223    debuggerTop/nes/cpu2A03/cpu6502/tcu/o_clk_5mhz
    SLICE_X27Y6          LUT6 (Prop_lut6_I2_O)        0.045    92.268 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_n_i_2/O
                         net (fo=2, routed)           0.418    92.687    debuggerTop/nes/cpu2A03/cpu6502/ir/r_n_reg_0
    SLICE_X26Y8          LUT6 (Prop_lut6_I3_O)        0.045    92.732 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_n_i_1/O
                         net (fo=1, routed)           0.000    92.732    debuggerTop/nes/cpu2A03/cpu6502/p/r_n_reg_1
    SLICE_X26Y8          FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/p/r_n_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    93.012 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    93.492    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    90.329 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    90.872    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    90.901 f  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        0.914    91.815    debuggerTop/nes/cpu2A03/cpu6502/p/o_clk_5mhz
    SLICE_X26Y8          FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/p/r_n_reg/C  (IS_INVERTED)
                         clock pessimism              0.557    92.372    
                         clock uncertainty            0.174    92.546    
    SLICE_X26Y8          FDCE (Hold_fdce_C_D)         0.098    92.644    debuggerTop/nes/cpu2A03/cpu6502/p/r_n_reg
  -------------------------------------------------------------------
                         required time                        -92.644    
                         arrival time                          92.732    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'o_clk_5mhz_clk_wiz_0_1'  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/profiler/r_sample_data_write_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 fall@92.574ns - o_clk_5mhz_clk_wiz_0_1 fall@92.574ns)
  Data Path Delay:        1.843ns  (logic 0.116ns (6.296%)  route 1.727ns (93.704%))
  Logic Levels:           3  (BUFG=1 LUT4=2)
  Clock Path Skew:        1.478ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns = ( 91.807 - 92.574 ) 
    Source Clock Delay      (SCD):    -1.689ns = ( 90.885 - 92.574 ) 
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    92.824 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    93.264    pll/inst/i_clk_100mhz_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    90.885 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    91.384    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    91.410 f  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        0.813    92.223    debuggerTop/nes/cpu2A03/cpu6502/tcu/o_clk_5mhz
    SLICE_X30Y14         LUT4 (Prop_lut4_I0_O)        0.045    92.268 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[2]_i_2/O
                         net (fo=8, routed)           0.415    92.683    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[2]
    SLICE_X29Y16         LUT4 (Prop_lut4_I3_O)        0.045    92.728 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[2]_i_1/O
                         net (fo=1, routed)           0.000    92.728    debuggerTop/profiler/r_sample_data_write_reg[31]_0[2]
    SLICE_X29Y16         FDRE                                         r  debuggerTop/profiler/r_sample_data_write_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    93.012 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    93.492    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    90.329 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    90.872    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    90.901 f  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        0.906    91.807    debuggerTop/profiler/o_clk_5mhz
    SLICE_X29Y16         FDRE                                         r  debuggerTop/profiler/r_sample_data_write_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.557    92.364    
                         clock uncertainty            0.174    92.538    
    SLICE_X29Y16         FDRE (Hold_fdre_C_D)         0.099    92.637    debuggerTop/profiler/r_sample_data_write_reg[2]
  -------------------------------------------------------------------
                         required time                        -92.637    
                         arrival time                          92.728    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'o_clk_5mhz_clk_wiz_0_1'  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/x/r_data_reg[2]/CE
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 fall@92.574ns - o_clk_5mhz_clk_wiz_0_1 fall@92.574ns)
  Data Path Delay:        1.729ns  (logic 0.116ns (6.710%)  route 1.613ns (93.290%))
  Logic Levels:           3  (BUFG=1 LUT6=2)
  Clock Path Skew:        1.483ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns = ( 91.812 - 92.574 ) 
    Source Clock Delay      (SCD):    -1.689ns = ( 90.885 - 92.574 ) 
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    92.824 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    93.264    pll/inst/i_clk_100mhz_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    90.885 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    91.384    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    91.410 f  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        0.813    92.223    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X31Y6          LUT6 (Prop_lut6_I2_O)        0.045    92.268 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_3__0/O
                         net (fo=1, routed)           0.137    92.405    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[7]_11
    SLICE_X31Y6          LUT6 (Prop_lut6_I0_O)        0.045    92.450 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[7]_i_1__1/O
                         net (fo=8, routed)           0.164    92.614    debuggerTop/nes/cpu2A03/cpu6502/x/E[0]
    SLICE_X32Y8          FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/x/r_data_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    93.012 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    93.492    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    90.329 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    90.872    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    90.901 f  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        0.911    91.812    debuggerTop/nes/cpu2A03/cpu6502/x/o_clk_5mhz
    SLICE_X32Y8          FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/x/r_data_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.557    92.369    
                         clock uncertainty            0.174    92.543    
    SLICE_X32Y8          FDCE (Hold_fdce_C_CE)       -0.032    92.511    debuggerTop/nes/cpu2A03/cpu6502/x/r_data_reg[2]
  -------------------------------------------------------------------
                         required time                        -92.511    
                         arrival time                          92.614    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'o_clk_5mhz_clk_wiz_0_1'  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/profiler/r_sample_data_write_reg[4]/D
                            (falling edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 fall@92.574ns - o_clk_5mhz_clk_wiz_0_1 fall@92.574ns)
  Data Path Delay:        1.906ns  (logic 0.116ns (6.085%)  route 1.790ns (93.916%))
  Logic Levels:           3  (BUFG=1 LUT4=2)
  Clock Path Skew:        1.475ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.770ns = ( 91.804 - 92.574 ) 
    Source Clock Delay      (SCD):    -1.689ns = ( 90.885 - 92.574 ) 
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    92.824 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    93.264    pll/inst/i_clk_100mhz_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    90.885 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    91.384    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    91.410 f  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        0.813    92.223    debuggerTop/nes/cpu2A03/cpu6502/tcu/o_clk_5mhz
    SLICE_X30Y14         LUT4 (Prop_lut4_I0_O)        0.045    92.268 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[4]_i_2/O
                         net (fo=5, routed)           0.479    92.747    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[4]
    SLICE_X30Y18         LUT4 (Prop_lut4_I0_O)        0.045    92.792 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[4]_i_1/O
                         net (fo=1, routed)           0.000    92.792    debuggerTop/profiler/r_sample_data_write_reg[31]_0[4]
    SLICE_X30Y18         FDRE                                         r  debuggerTop/profiler/r_sample_data_write_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    93.012 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    93.492    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    90.329 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    90.872    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    90.901 f  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        0.903    91.804    debuggerTop/profiler/o_clk_5mhz
    SLICE_X30Y18         FDRE                                         r  debuggerTop/profiler/r_sample_data_write_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.557    92.361    
                         clock uncertainty            0.174    92.535    
    SLICE_X30Y18         FDRE (Hold_fdre_C_D)         0.124    92.659    debuggerTop/profiler/r_sample_data_write_reg[4]
  -------------------------------------------------------------------
                         required time                        -92.659    
                         arrival time                          92.792    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'o_clk_5mhz_clk_wiz_0_1'  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.883ns  (logic 0.116ns (6.161%)  route 1.767ns (93.839%))
  Logic Levels:           3  (BUFG=1 LUT6=2)
  Clock Path Skew:        1.483ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -1.689ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        0.870    -0.294    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X24Y10         LUT6 (Prop_lut6_I0_O)        0.045    -0.249 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_add[6]_i_3/O
                         net (fo=8, routed)           0.398     0.149    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add[6]_i_3_n_2
    SLICE_X28Y10         LUT6 (Prop_lut6_I5_O)        0.045     0.194 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_add[2]_i_1/O
                         net (fo=1, routed)           0.000     0.194    debuggerTop/nes/cpu2A03/cpu6502/alu/D[2]
    SLICE_X28Y10         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        0.911    -0.762    debuggerTop/nes/cpu2A03/cpu6502/alu/o_clk_5mhz
    SLICE_X28Y10         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[2]/C
                         clock pessimism              0.557    -0.206    
                         clock uncertainty            0.174    -0.032    
    SLICE_X28Y10         FDCE (Hold_fdce_C_D)         0.091     0.059    debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.059    
                         arrival time                           0.194    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'o_clk_5mhz_clk_wiz_0_1'  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/p/r_z_reg/D
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 fall@92.574ns - o_clk_5mhz_clk_wiz_0_1 fall@92.574ns)
  Data Path Delay:        1.912ns  (logic 0.226ns (11.823%)  route 1.686ns (88.177%))
  Logic Levels:           4  (BUFG=1 LUT5=1 LUT6=2)
  Clock Path Skew:        1.484ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns = ( 91.813 - 92.574 ) 
    Source Clock Delay      (SCD):    -1.689ns = ( 90.885 - 92.574 ) 
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    92.824 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    93.264    pll/inst/i_clk_100mhz_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    90.885 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    91.384    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    91.410 f  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        0.698    92.109    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X26Y7          LUT6 (Prop_lut6_I2_O)        0.045    92.154 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_z_i_5/O
                         net (fo=1, routed)           0.283    92.437    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_z_reg_0
    SLICE_X26Y9          LUT5 (Prop_lut5_I1_O)        0.043    92.480 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_z_i_3/O
                         net (fo=2, routed)           0.205    92.685    debuggerTop/nes/cpu2A03/cpu6502/ir/r_z_reg_0
    SLICE_X29Y9          LUT6 (Prop_lut6_I3_O)        0.112    92.797 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_z_i_1/O
                         net (fo=1, routed)           0.000    92.797    debuggerTop/nes/cpu2A03/cpu6502/p/r_z_reg_1
    SLICE_X29Y9          FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/p/r_z_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    93.012 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    93.492    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    90.329 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    90.872    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    90.901 f  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        0.912    91.813    debuggerTop/nes/cpu2A03/cpu6502/p/o_clk_5mhz
    SLICE_X29Y9          FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/p/r_z_reg/C  (IS_INVERTED)
                         clock pessimism              0.557    92.370    
                         clock uncertainty            0.174    92.544    
    SLICE_X29Y9          FDCE (Hold_fdce_C_D)         0.099    92.643    debuggerTop/nes/cpu2A03/cpu6502/p/r_z_reg
  -------------------------------------------------------------------
                         required time                        -92.643    
                         arrival time                          92.797    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'o_clk_5mhz_clk_wiz_0_1'  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/s/r_data_reg[7]/D
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 fall@92.574ns - o_clk_5mhz_clk_wiz_0_1 fall@92.574ns)
  Data Path Delay:        1.878ns  (logic 0.181ns (9.638%)  route 1.697ns (90.361%))
  Logic Levels:           3  (BUFG=1 LUT4=1 LUT6=1)
  Clock Path Skew:        1.481ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns = ( 91.810 - 92.574 ) 
    Source Clock Delay      (SCD):    -1.689ns = ( 90.885 - 92.574 ) 
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    92.824 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    93.264    pll/inst/i_clk_100mhz_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    90.885 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    91.384    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    91.410 f  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        0.858    92.268    debuggerTop/nes/cpu2A03/cpu6502/tcu/o_clk_5mhz
    SLICE_X33Y11         LUT4 (Prop_lut4_I1_O)        0.043    92.311 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_10/O
                         net (fo=5, routed)           0.117    92.429    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7]_7
    SLICE_X33Y11         LUT6 (Prop_lut6_I2_O)        0.112    92.541 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_2/O
                         net (fo=9, routed)           0.223    92.763    debuggerTop/nes/cpu2A03/cpu6502/s/r_data_reg[7]_0
    SLICE_X34Y11         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/s/r_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    93.012 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    93.492    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    90.329 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    90.872    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    90.901 f  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        0.909    91.810    debuggerTop/nes/cpu2A03/cpu6502/s/o_clk_5mhz
    SLICE_X34Y11         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/s/r_data_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.557    92.367    
                         clock uncertainty            0.174    92.541    
    SLICE_X34Y11         FDCE (Hold_fdce_C_D)         0.067    92.608    debuggerTop/nes/cpu2A03/cpu6502/s/r_data_reg[7]
  -------------------------------------------------------------------
                         required time                        -92.608    
                         arrival time                          92.763    
  -------------------------------------------------------------------
                         slack                                  0.156    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         o_clk_5mhz_clk_wiz_0_1
Waveform(ns):       { 0.000 92.574 }
Period(ns):         185.149
Sources:            { pll/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         185.149     182.257    RAMB36_X1Y17     debuggerTop/memory_nametable/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         185.149     182.257    RAMB36_X0Y21     debuggerTop/memory_nametable/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         185.149     182.257    RAMB36_X2Y11     debuggerTop/memory_patterntable/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         185.149     182.257    RAMB36_X2Y13     debuggerTop/memory_patterntable/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         185.149     182.257    RAMB36_X2Y5      debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         185.149     182.257    RAMB36_X2Y1      debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         185.149     182.257    RAMB36_X1Y1      debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         185.149     182.257    RAMB36_X1Y5      debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         185.149     182.257    RAMB36_X3Y14     debuggerTop/memory_nametable/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         185.149     182.257    RAMB36_X2Y8      debuggerTop/memory_patterntable/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       185.149     28.211     MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         92.574      91.594     SLICE_X34Y102    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         92.574      91.594     SLICE_X34Y102    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         92.574      91.594     SLICE_X34Y102    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         92.574      91.594     SLICE_X34Y102    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         92.574      92.074     SLICE_X29Y39     debuggerTop/nes/ppu/r_oam_reg[106][3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         92.574      92.074     SLICE_X24Y39     debuggerTop/nes/ppu/r_oam_reg[106][4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         92.574      92.074     SLICE_X30Y37     debuggerTop/nes/ppu/r_oam_reg[106][5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         92.574      92.074     SLICE_X29Y39     debuggerTop/nes/ppu/r_oam_reg[106][6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         92.574      92.074     SLICE_X24Y39     debuggerTop/nes/ppu/r_oam_reg[106][7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         92.574      92.074     SLICE_X25Y36     debuggerTop/nes/ppu/r_oam_reg[107][0]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         92.574      91.594     SLICE_X34Y102    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         92.574      91.594     SLICE_X34Y102    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         92.574      91.594     SLICE_X34Y102    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         92.574      91.594     SLICE_X34Y102    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    FDRE/C              n/a            0.500         92.574      92.074     SLICE_X29Y39     debuggerTop/nes/ppu/r_oam_reg[106][3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         92.574      92.074     SLICE_X30Y37     debuggerTop/nes/ppu/r_oam_reg[106][5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         92.574      92.074     SLICE_X29Y39     debuggerTop/nes/ppu/r_oam_reg[106][6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         92.574      92.074     SLICE_X32Y37     debuggerTop/nes/ppu/r_oam_reg[107][3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         92.574      92.074     SLICE_X28Y38     debuggerTop/nes/ppu/r_oam_reg[107][6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         92.574      92.074     SLICE_X23Y37     debuggerTop/nes/ppu/r_oam_reg[108][1]/C



---------------------------------------------------------------------------------------------------
From Clock:  o_clk_5mhz_clk_wiz_0
  To Clock:  o_clk_25mhz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack      183.860ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             183.860ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            185.149ns  (MaxDelay Path 185.149ns)
  Data Path Delay:        1.021ns  (logic 0.419ns (41.020%)  route 0.602ns (58.980%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 185.149ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y96                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X28Y96         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.602     1.021    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X28Y97         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  185.149   185.149    
    SLICE_X28Y97         FDRE (Setup_fdre_C_D)       -0.268   184.881    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                        184.881    
                         arrival time                          -1.021    
  -------------------------------------------------------------------
                         slack                                183.860    

Slack (MET) :             183.880ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            185.149ns  (MaxDelay Path 185.149ns)
  Data Path Delay:        1.003ns  (logic 0.419ns (41.795%)  route 0.584ns (58.205%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 185.149ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y95                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X28Y95         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.584     1.003    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[5]
    SLICE_X29Y95         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  185.149   185.149    
    SLICE_X29Y95         FDRE (Setup_fdre_C_D)       -0.267   184.882    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                        184.882    
                         arrival time                          -1.003    
  -------------------------------------------------------------------
                         slack                                183.880    

Slack (MET) :             183.956ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            185.149ns  (MaxDelay Path 185.149ns)
  Data Path Delay:        0.923ns  (logic 0.478ns (51.812%)  route 0.445ns (48.188%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 185.149ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y95                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X30Y95         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.445     0.923    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[7]
    SLICE_X29Y95         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  185.149   185.149    
    SLICE_X29Y95         FDRE (Setup_fdre_C_D)       -0.270   184.879    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                        184.879    
                         arrival time                          -0.923    
  -------------------------------------------------------------------
                         slack                                183.956    

Slack (MET) :             183.989ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            185.149ns  (MaxDelay Path 185.149ns)
  Data Path Delay:        0.892ns  (logic 0.419ns (46.995%)  route 0.473ns (53.005%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 185.149ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y95                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X28Y95         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.473     0.892    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X28Y94         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  185.149   185.149    
    SLICE_X28Y94         FDRE (Setup_fdre_C_D)       -0.268   184.881    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                        184.881    
                         arrival time                          -0.892    
  -------------------------------------------------------------------
                         slack                                183.989    

Slack (MET) :             183.994ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            185.149ns  (MaxDelay Path 185.149ns)
  Data Path Delay:        1.060ns  (logic 0.456ns (43.015%)  route 0.604ns (56.985%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 185.149ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y96                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X28Y96         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.604     1.060    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X28Y97         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  185.149   185.149    
    SLICE_X28Y97         FDRE (Setup_fdre_C_D)       -0.095   185.054    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                        185.054    
                         arrival time                          -1.060    
  -------------------------------------------------------------------
                         slack                                183.994    

Slack (MET) :             184.102ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            185.149ns  (MaxDelay Path 185.149ns)
  Data Path Delay:        0.954ns  (logic 0.518ns (54.280%)  route 0.436ns (45.720%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 185.149ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y95                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X30Y95         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.436     0.954    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[6]
    SLICE_X29Y95         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  185.149   185.149    
    SLICE_X29Y95         FDRE (Setup_fdre_C_D)       -0.093   185.056    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                        185.056    
                         arrival time                          -0.954    
  -------------------------------------------------------------------
                         slack                                184.102    

Slack (MET) :             184.103ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            185.149ns  (MaxDelay Path 185.149ns)
  Data Path Delay:        0.951ns  (logic 0.456ns (47.927%)  route 0.495ns (52.073%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 185.149ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y95                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X28Y95         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.495     0.951    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X28Y94         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  185.149   185.149    
    SLICE_X28Y94         FDRE (Setup_fdre_C_D)       -0.095   185.054    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                        185.054    
                         arrival time                          -0.951    
  -------------------------------------------------------------------
                         slack                                184.103    

Slack (MET) :             184.154ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            185.149ns  (MaxDelay Path 185.149ns)
  Data Path Delay:        0.902ns  (logic 0.456ns (50.534%)  route 0.446ns (49.466%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 185.149ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y95                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X28Y95         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.446     0.902    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[4]
    SLICE_X28Y94         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  185.149   185.149    
    SLICE_X28Y94         FDRE (Setup_fdre_C_D)       -0.093   185.056    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                        185.056    
                         arrival time                          -0.902    
  -------------------------------------------------------------------
                         slack                                184.154    





---------------------------------------------------------------------------------------------------
From Clock:  o_clk_25mhz_clk_wiz_0_1
  To Clock:  o_clk_25mhz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       17.220ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.057ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.220ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer0_reg[98][6]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        22.160ns  (logic 2.454ns (11.074%)  route 19.706ns (88.926%))
  Logic Levels:           0  
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.349ns = ( 38.254 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.850ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9350, routed)        1.690    -0.850    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X0Y38         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y38         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.454     1.604 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[8]
                         net (fo=765, routed)        19.706    21.310    debuggerTop/video_output/D[2]
    SLICE_X49Y195        FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[98][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9350, routed)        1.671    38.254    debuggerTop/video_output/o_clk_25mhz
    SLICE_X49Y195        FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[98][6]/C
                         clock pessimism              0.480    38.735    
                         clock uncertainty           -0.138    38.597    
    SLICE_X49Y195        FDCE (Setup_fdce_C_D)       -0.067    38.530    debuggerTop/video_output/r_linebuffer0_reg[98][6]
  -------------------------------------------------------------------
                         required time                         38.530    
                         arrival time                         -21.310    
  -------------------------------------------------------------------
                         slack                                 17.220    

Slack (MET) :             17.256ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer0_reg[96][6]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        22.111ns  (logic 2.454ns (11.099%)  route 19.657ns (88.901%))
  Logic Levels:           0  
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.349ns = ( 38.254 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.850ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9350, routed)        1.690    -0.850    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X0Y38         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y38         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.454     1.604 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[8]
                         net (fo=765, routed)        19.657    21.261    debuggerTop/video_output/D[2]
    SLICE_X48Y194        FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[96][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9350, routed)        1.671    38.254    debuggerTop/video_output/o_clk_25mhz
    SLICE_X48Y194        FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[96][6]/C
                         clock pessimism              0.480    38.735    
                         clock uncertainty           -0.138    38.597    
    SLICE_X48Y194        FDCE (Setup_fdce_C_D)       -0.081    38.516    debuggerTop/video_output/r_linebuffer0_reg[96][6]
  -------------------------------------------------------------------
                         required time                         38.516    
                         arrival time                         -21.261    
  -------------------------------------------------------------------
                         slack                                 17.256    

Slack (MET) :             17.303ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer0_reg[97][6]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        22.114ns  (logic 2.454ns (11.097%)  route 19.660ns (88.903%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.351ns = ( 38.252 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.850ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9350, routed)        1.690    -0.850    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X0Y38         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y38         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.454     1.604 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[8]
                         net (fo=765, routed)        19.660    21.264    debuggerTop/video_output/D[2]
    SLICE_X50Y194        FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[97][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9350, routed)        1.669    38.252    debuggerTop/video_output/o_clk_25mhz
    SLICE_X50Y194        FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[97][6]/C
                         clock pessimism              0.480    38.733    
                         clock uncertainty           -0.138    38.595    
    SLICE_X50Y194        FDCE (Setup_fdce_C_D)       -0.028    38.567    debuggerTop/video_output/r_linebuffer0_reg[97][6]
  -------------------------------------------------------------------
                         required time                         38.567    
                         arrival time                         -21.264    
  -------------------------------------------------------------------
                         slack                                 17.303    

Slack (MET) :             17.404ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer0_reg[104][6]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        21.977ns  (logic 2.454ns (11.166%)  route 19.523ns (88.834%))
  Logic Levels:           0  
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.349ns = ( 38.254 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.850ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9350, routed)        1.690    -0.850    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X0Y38         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y38         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.454     1.604 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[8]
                         net (fo=765, routed)        19.523    21.127    debuggerTop/video_output/D[2]
    SLICE_X48Y195        FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[104][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9350, routed)        1.671    38.254    debuggerTop/video_output/o_clk_25mhz
    SLICE_X48Y195        FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[104][6]/C
                         clock pessimism              0.480    38.735    
                         clock uncertainty           -0.138    38.597    
    SLICE_X48Y195        FDCE (Setup_fdce_C_D)       -0.067    38.530    debuggerTop/video_output/r_linebuffer0_reg[104][6]
  -------------------------------------------------------------------
                         required time                         38.530    
                         arrival time                         -21.127    
  -------------------------------------------------------------------
                         slack                                 17.404    

Slack (MET) :             17.408ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer0_reg[107][6]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        22.009ns  (logic 2.454ns (11.150%)  route 19.555ns (88.850%))
  Logic Levels:           0  
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.349ns = ( 38.254 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.850ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9350, routed)        1.690    -0.850    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X0Y38         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y38         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.454     1.604 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[8]
                         net (fo=765, routed)        19.555    21.158    debuggerTop/video_output/D[2]
    SLICE_X46Y195        FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[107][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9350, routed)        1.671    38.254    debuggerTop/video_output/o_clk_25mhz
    SLICE_X46Y195        FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[107][6]/C
                         clock pessimism              0.480    38.735    
                         clock uncertainty           -0.138    38.597    
    SLICE_X46Y195        FDCE (Setup_fdce_C_D)       -0.031    38.566    debuggerTop/video_output/r_linebuffer0_reg[107][6]
  -------------------------------------------------------------------
                         required time                         38.566    
                         arrival time                         -21.158    
  -------------------------------------------------------------------
                         slack                                 17.408    

Slack (MET) :             17.486ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer0_reg[101][6]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        21.931ns  (logic 2.454ns (11.190%)  route 19.477ns (88.810%))
  Logic Levels:           0  
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.349ns = ( 38.254 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.850ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9350, routed)        1.690    -0.850    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X0Y38         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y38         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.454     1.604 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[8]
                         net (fo=765, routed)        19.477    21.081    debuggerTop/video_output/D[2]
    SLICE_X46Y196        FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[101][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9350, routed)        1.671    38.254    debuggerTop/video_output/o_clk_25mhz
    SLICE_X46Y196        FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[101][6]/C
                         clock pessimism              0.480    38.735    
                         clock uncertainty           -0.138    38.597    
    SLICE_X46Y196        FDCE (Setup_fdce_C_D)       -0.031    38.566    debuggerTop/video_output/r_linebuffer0_reg[101][6]
  -------------------------------------------------------------------
                         required time                         38.566    
                         arrival time                         -21.081    
  -------------------------------------------------------------------
                         slack                                 17.486    

Slack (MET) :             17.547ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer0_reg[106][6]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        21.819ns  (logic 2.454ns (11.247%)  route 19.365ns (88.753%))
  Logic Levels:           0  
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.349ns = ( 38.254 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.850ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9350, routed)        1.690    -0.850    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X0Y38         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y38         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.454     1.604 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[8]
                         net (fo=765, routed)        19.365    20.969    debuggerTop/video_output/D[2]
    SLICE_X47Y195        FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[106][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9350, routed)        1.671    38.254    debuggerTop/video_output/o_clk_25mhz
    SLICE_X47Y195        FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[106][6]/C
                         clock pessimism              0.480    38.735    
                         clock uncertainty           -0.138    38.597    
    SLICE_X47Y195        FDCE (Setup_fdce_C_D)       -0.081    38.516    debuggerTop/video_output/r_linebuffer0_reg[106][6]
  -------------------------------------------------------------------
                         required time                         38.516    
                         arrival time                         -20.969    
  -------------------------------------------------------------------
                         slack                                 17.547    

Slack (MET) :             17.860ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer0_reg[111][6]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        21.529ns  (logic 2.454ns (11.398%)  route 19.075ns (88.602%))
  Logic Levels:           0  
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.349ns = ( 38.254 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.850ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9350, routed)        1.690    -0.850    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X0Y38         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y38         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.454     1.604 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[8]
                         net (fo=765, routed)        19.075    20.679    debuggerTop/video_output/D[2]
    SLICE_X47Y194        FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[111][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9350, routed)        1.671    38.254    debuggerTop/video_output/o_clk_25mhz
    SLICE_X47Y194        FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[111][6]/C
                         clock pessimism              0.480    38.735    
                         clock uncertainty           -0.138    38.597    
    SLICE_X47Y194        FDCE (Setup_fdce_C_D)       -0.058    38.539    debuggerTop/video_output/r_linebuffer0_reg[111][6]
  -------------------------------------------------------------------
                         required time                         38.539    
                         arrival time                         -20.679    
  -------------------------------------------------------------------
                         slack                                 17.860    

Slack (MET) :             17.863ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer0_reg[99][6]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        21.528ns  (logic 2.454ns (11.399%)  route 19.074ns (88.601%))
  Logic Levels:           0  
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.347ns = ( 38.256 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.850ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9350, routed)        1.690    -0.850    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X0Y38         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y38         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.454     1.604 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[8]
                         net (fo=765, routed)        19.074    20.678    debuggerTop/video_output/D[2]
    SLICE_X45Y194        FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[99][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9350, routed)        1.673    38.256    debuggerTop/video_output/o_clk_25mhz
    SLICE_X45Y194        FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[99][6]/C
                         clock pessimism              0.480    38.737    
                         clock uncertainty           -0.138    38.599    
    SLICE_X45Y194        FDCE (Setup_fdce_C_D)       -0.058    38.541    debuggerTop/video_output/r_linebuffer0_reg[99][6]
  -------------------------------------------------------------------
                         required time                         38.541    
                         arrival time                         -20.678    
  -------------------------------------------------------------------
                         slack                                 17.863    

Slack (MET) :             17.869ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer0_reg[100][6]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        21.515ns  (logic 2.454ns (11.406%)  route 19.061ns (88.594%))
  Logic Levels:           0  
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.350ns = ( 38.253 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.850ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9350, routed)        1.690    -0.850    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X0Y38         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y38         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.454     1.604 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[8]
                         net (fo=765, routed)        19.061    20.665    debuggerTop/video_output/D[2]
    SLICE_X48Y192        FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[100][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9350, routed)        1.670    38.253    debuggerTop/video_output/o_clk_25mhz
    SLICE_X48Y192        FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[100][6]/C
                         clock pessimism              0.480    38.734    
                         clock uncertainty           -0.138    38.596    
    SLICE_X48Y192        FDCE (Setup_fdce_C_D)       -0.062    38.534    debuggerTop/video_output/r_linebuffer0_reg[100][6]
  -------------------------------------------------------------------
                         required time                         38.534    
                         arrival time                         -20.665    
  -------------------------------------------------------------------
                         slack                                 17.869    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.164ns (54.395%)  route 0.137ns (45.605%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9350, routed)        0.572    -0.592    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X30Y98         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y98         FDRE (Prop_fdre_C_Q)         0.164    -0.428 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[6]/Q
                         net (fo=4, routed)           0.137    -0.291    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Q[2]
    SLICE_X29Y98         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9350, routed)        0.843    -0.830    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X29Y98         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/C
                         clock pessimism              0.275    -0.555    
                         clock uncertainty            0.138    -0.418    
    SLICE_X29Y98         FDRE (Hold_fdre_C_D)         0.070    -0.348    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]
  -------------------------------------------------------------------
                         required time                          0.348    
                         arrival time                          -0.291    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.141ns (48.065%)  route 0.152ns (51.935%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9350, routed)        0.572    -0.592    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X31Y98         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y98         FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/Q
                         net (fo=6, routed)           0.152    -0.299    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_pntr_plus1[3]
    SLICE_X30Y98         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9350, routed)        0.843    -0.830    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X30Y98         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism              0.251    -0.579    
                         clock uncertainty            0.138    -0.442    
    SLICE_X30Y98         FDRE (Hold_fdre_C_D)         0.064    -0.378    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.378    
                         arrival time                          -0.299    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9350, routed)        0.565    -0.599    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/dest_clk
    SLICE_X32Y104        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y104        FDRE (Prop_fdre_C_Q)         0.128    -0.471 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[1]/Q
                         net (fo=1, routed)           0.119    -0.352    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff[1]
    SLICE_X32Y104        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9350, routed)        0.836    -0.837    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/dest_clk
    SLICE_X32Y104        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[2]/C
                         clock pessimism              0.238    -0.599    
                         clock uncertainty            0.138    -0.461    
    SLICE_X32Y104        FDRE (Hold_fdre_C_D)         0.017    -0.444    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[2]
  -------------------------------------------------------------------
                         required time                          0.444    
                         arrival time                          -0.352    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 debuggerTop/vga_generator/r_x_reg[1]_rep/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.246ns (70.135%)  route 0.105ns (29.865%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9350, routed)        0.563    -0.601    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X30Y138        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y138        FDCE (Prop_fdce_C_Q)         0.148    -0.453 r  debuggerTop/vga_generator/r_x_reg[1]_rep/Q
                         net (fo=121, routed)         0.105    -0.348    debuggerTop/vga_generator/r_x_reg[1]_rep_0
    SLICE_X30Y138        LUT3 (Prop_lut3_I1_O)        0.098    -0.250 r  debuggerTop/vga_generator/r_x[2]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.250    debuggerTop/vga_generator/r_x[2]
    SLICE_X30Y138        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9350, routed)        0.834    -0.839    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X30Y138        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[2]/C
                         clock pessimism              0.238    -0.601    
                         clock uncertainty            0.138    -0.463    
    SLICE_X30Y138        FDCE (Hold_fdce_C_D)         0.120    -0.343    debuggerTop/vga_generator/r_x_reg[2]
  -------------------------------------------------------------------
                         required time                          0.343    
                         arrival time                          -0.250    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.504ns  (logic 0.164ns (32.548%)  route 0.340ns (67.452%))
  Logic Levels:           0  
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9350, routed)        0.565    -0.599    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X30Y104        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y104        FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          0.340    -0.095    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/SS[0]
    SLICE_X31Y98         FDSE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9350, routed)        0.843    -0.830    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X31Y98         FDSE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism              0.509    -0.321    
                         clock uncertainty            0.138    -0.184    
    SLICE_X31Y98         FDSE (Hold_fdse_C_S)        -0.018    -0.202    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.202    
                         arrival time                          -0.095    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.504ns  (logic 0.164ns (32.548%)  route 0.340ns (67.452%))
  Logic Levels:           0  
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9350, routed)        0.565    -0.599    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X30Y104        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y104        FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          0.340    -0.095    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/SS[0]
    SLICE_X31Y98         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9350, routed)        0.843    -0.830    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X31Y98         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism              0.509    -0.321    
                         clock uncertainty            0.138    -0.184    
    SLICE_X31Y98         FDRE (Hold_fdre_C_R)        -0.018    -0.202    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.202    
                         arrival time                          -0.095    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.504ns  (logic 0.164ns (32.548%)  route 0.340ns (67.452%))
  Logic Levels:           0  
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9350, routed)        0.565    -0.599    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X30Y104        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y104        FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          0.340    -0.095    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/SS[0]
    SLICE_X31Y98         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9350, routed)        0.843    -0.830    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X31Y98         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                         clock pessimism              0.509    -0.321    
                         clock uncertainty            0.138    -0.184    
    SLICE_X31Y98         FDRE (Hold_fdre_C_R)        -0.018    -0.202    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.202    
                         arrival time                          -0.095    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.504ns  (logic 0.164ns (32.548%)  route 0.340ns (67.452%))
  Logic Levels:           0  
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9350, routed)        0.565    -0.599    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X30Y104        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y104        FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          0.340    -0.095    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/SS[0]
    SLICE_X31Y98         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9350, routed)        0.843    -0.830    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X31Y98         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
                         clock pessimism              0.509    -0.321    
                         clock uncertainty            0.138    -0.184    
    SLICE_X31Y98         FDRE (Hold_fdre_C_R)        -0.018    -0.202    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.202    
                         arrival time                          -0.095    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.504ns  (logic 0.164ns (32.548%)  route 0.340ns (67.452%))
  Logic Levels:           0  
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9350, routed)        0.565    -0.599    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X30Y104        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y104        FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          0.340    -0.095    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/SS[0]
    SLICE_X31Y98         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9350, routed)        0.843    -0.830    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X31Y98         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/C
                         clock pessimism              0.509    -0.321    
                         clock uncertainty            0.138    -0.184    
    SLICE_X31Y98         FDRE (Hold_fdre_C_R)        -0.018    -0.202    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.202    
                         arrival time                          -0.095    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.504ns  (logic 0.164ns (32.548%)  route 0.340ns (67.452%))
  Logic Levels:           0  
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9350, routed)        0.565    -0.599    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X30Y104        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y104        FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          0.340    -0.095    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/SS[0]
    SLICE_X31Y98         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9350, routed)        0.843    -0.830    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X31Y98         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/C
                         clock pessimism              0.509    -0.321    
                         clock uncertainty            0.138    -0.184    
    SLICE_X31Y98         FDRE (Hold_fdre_C_R)        -0.018    -0.202    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.202    
                         arrival time                          -0.095    
  -------------------------------------------------------------------
                         slack                                  0.106    





---------------------------------------------------------------------------------------------------
From Clock:  o_clk_5mhz_clk_wiz_0_1
  To Clock:  o_clk_25mhz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack      183.860ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             183.860ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            185.149ns  (MaxDelay Path 185.149ns)
  Data Path Delay:        1.021ns  (logic 0.419ns (41.020%)  route 0.602ns (58.980%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 185.149ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y96                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X28Y96         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.602     1.021    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X28Y97         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  185.149   185.149    
    SLICE_X28Y97         FDRE (Setup_fdre_C_D)       -0.268   184.881    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                        184.881    
                         arrival time                          -1.021    
  -------------------------------------------------------------------
                         slack                                183.860    

Slack (MET) :             183.880ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            185.149ns  (MaxDelay Path 185.149ns)
  Data Path Delay:        1.003ns  (logic 0.419ns (41.795%)  route 0.584ns (58.205%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 185.149ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y95                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X28Y95         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.584     1.003    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[5]
    SLICE_X29Y95         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  185.149   185.149    
    SLICE_X29Y95         FDRE (Setup_fdre_C_D)       -0.267   184.882    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                        184.882    
                         arrival time                          -1.003    
  -------------------------------------------------------------------
                         slack                                183.880    

Slack (MET) :             183.956ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            185.149ns  (MaxDelay Path 185.149ns)
  Data Path Delay:        0.923ns  (logic 0.478ns (51.812%)  route 0.445ns (48.188%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 185.149ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y95                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X30Y95         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.445     0.923    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[7]
    SLICE_X29Y95         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  185.149   185.149    
    SLICE_X29Y95         FDRE (Setup_fdre_C_D)       -0.270   184.879    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                        184.879    
                         arrival time                          -0.923    
  -------------------------------------------------------------------
                         slack                                183.956    

Slack (MET) :             183.989ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            185.149ns  (MaxDelay Path 185.149ns)
  Data Path Delay:        0.892ns  (logic 0.419ns (46.995%)  route 0.473ns (53.005%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 185.149ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y95                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X28Y95         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.473     0.892    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X28Y94         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  185.149   185.149    
    SLICE_X28Y94         FDRE (Setup_fdre_C_D)       -0.268   184.881    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                        184.881    
                         arrival time                          -0.892    
  -------------------------------------------------------------------
                         slack                                183.989    

Slack (MET) :             183.994ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            185.149ns  (MaxDelay Path 185.149ns)
  Data Path Delay:        1.060ns  (logic 0.456ns (43.015%)  route 0.604ns (56.985%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 185.149ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y96                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X28Y96         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.604     1.060    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X28Y97         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  185.149   185.149    
    SLICE_X28Y97         FDRE (Setup_fdre_C_D)       -0.095   185.054    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                        185.054    
                         arrival time                          -1.060    
  -------------------------------------------------------------------
                         slack                                183.994    

Slack (MET) :             184.102ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            185.149ns  (MaxDelay Path 185.149ns)
  Data Path Delay:        0.954ns  (logic 0.518ns (54.280%)  route 0.436ns (45.720%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 185.149ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y95                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X30Y95         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.436     0.954    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[6]
    SLICE_X29Y95         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  185.149   185.149    
    SLICE_X29Y95         FDRE (Setup_fdre_C_D)       -0.093   185.056    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                        185.056    
                         arrival time                          -0.954    
  -------------------------------------------------------------------
                         slack                                184.102    

Slack (MET) :             184.103ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            185.149ns  (MaxDelay Path 185.149ns)
  Data Path Delay:        0.951ns  (logic 0.456ns (47.927%)  route 0.495ns (52.073%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 185.149ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y95                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X28Y95         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.495     0.951    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X28Y94         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  185.149   185.149    
    SLICE_X28Y94         FDRE (Setup_fdre_C_D)       -0.095   185.054    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                        185.054    
                         arrival time                          -0.951    
  -------------------------------------------------------------------
                         slack                                184.103    

Slack (MET) :             184.154ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            185.149ns  (MaxDelay Path 185.149ns)
  Data Path Delay:        0.902ns  (logic 0.456ns (50.534%)  route 0.446ns (49.466%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 185.149ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y95                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X28Y95         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.446     0.902    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[4]
    SLICE_X28Y94         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  185.149   185.149    
    SLICE_X28Y94         FDRE (Setup_fdre_C_D)       -0.093   185.056    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                        185.056    
                         arrival time                          -0.902    
  -------------------------------------------------------------------
                         slack                                184.154    





---------------------------------------------------------------------------------------------------
From Clock:  o_clk_25mhz_clk_wiz_0
  To Clock:  o_clk_5mhz_clk_wiz_0

Setup :            1  Failing Endpoint ,  Worst Slack       -1.594ns,  Total Violation       -1.594ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.064ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.594ns  (required time - arrival time)
  Source:                 debuggerTop/video_output_sync/r_data_0_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output_sync/r_data_1_reg/D
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.990ns  (o_clk_5mhz_clk_wiz_0 rise@555.445ns - o_clk_25mhz_clk_wiz_0 rise@554.456ns)
  Data Path Delay:        2.050ns  (logic 0.456ns (22.246%)  route 1.594ns (77.754%))
  Logic Levels:           0  
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.341ns = ( 554.104 - 555.445 ) 
    Source Clock Delay      (SCD):    -0.731ns = ( 553.725 - 554.456 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                    554.456   554.456 r  
    E3                                                0.000   554.456 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   554.456    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482   555.937 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   557.170    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070   550.100 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719   551.819    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   551.915 r  pll/inst/clkout2_buf/O
                         net (fo=9350, routed)        1.809   553.725    debuggerTop/video_output_sync/o_clk_25mhz
    SLICE_X31Y156        FDCE                                         r  debuggerTop/video_output_sync/r_data_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y156        FDCE (Prop_fdce_C_Q)         0.456   554.181 r  debuggerTop/video_output_sync/r_data_0_reg/Q
                         net (fo=1, routed)           1.594   555.775    debuggerTop/video_output_sync/r_data_0
    SLICE_X30Y156        FDCE                                         r  debuggerTop/video_output_sync/r_data_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    555.445   555.445 r  
    E3                                                0.000   555.445 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   555.445    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   556.857 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   558.019    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   550.695 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   552.334    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   552.425 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        1.679   554.104    debuggerTop/video_output_sync/o_clk_5mhz
    SLICE_X30Y156        FDCE                                         r  debuggerTop/video_output_sync/r_data_1_reg/C
                         clock pessimism              0.395   554.499    
                         clock uncertainty           -0.303   554.196    
    SLICE_X30Y156        FDCE (Setup_fdce_C_D)       -0.016   554.180    debuggerTop/video_output_sync/r_data_1_reg
  -------------------------------------------------------------------
                         required time                        554.180    
                         arrival time                        -555.775    
  -------------------------------------------------------------------
                         slack                                 -1.594    

Slack (MET) :             38.273ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        1.066ns  (logic 0.478ns (44.825%)  route 0.588ns (55.175%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y96                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X30Y96         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.588     1.066    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[5]
    SLICE_X31Y96         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X31Y96         FDRE (Setup_fdre_C_D)       -0.265    39.339    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                         39.339    
                         arrival time                          -1.066    
  -------------------------------------------------------------------
                         slack                                 38.273    

Slack (MET) :             38.275ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        1.062ns  (logic 0.478ns (45.020%)  route 0.584ns (54.980%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y96                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X30Y96         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.584     1.062    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[7]
    SLICE_X31Y96         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X31Y96         FDRE (Setup_fdre_C_D)       -0.267    39.337    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                         39.337    
                         arrival time                          -1.062    
  -------------------------------------------------------------------
                         slack                                 38.275    

Slack (MET) :             38.402ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        1.155ns  (logic 0.518ns (44.834%)  route 0.637ns (55.166%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y96                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X30Y96         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.637     1.155    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[6]
    SLICE_X30Y95         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X30Y95         FDRE (Setup_fdre_C_D)       -0.047    39.557    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                         39.557    
                         arrival time                          -1.155    
  -------------------------------------------------------------------
                         slack                                 38.402    

Slack (MET) :             38.403ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        1.106ns  (logic 0.518ns (46.828%)  route 0.588ns (53.172%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y96                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X30Y96         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.588     1.106    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X31Y96         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X31Y96         FDRE (Setup_fdre_C_D)       -0.095    39.509    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         39.509    
                         arrival time                          -1.106    
  -------------------------------------------------------------------
                         slack                                 38.403    

Slack (MET) :             38.422ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        0.958ns  (logic 0.478ns (49.888%)  route 0.480ns (50.112%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y96                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X30Y96         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.480     0.958    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X30Y97         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X30Y97         FDRE (Setup_fdre_C_D)       -0.224    39.380    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         39.380    
                         arrival time                          -0.958    
  -------------------------------------------------------------------
                         slack                                 38.422    

Slack (MET) :             38.435ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        0.955ns  (logic 0.478ns (50.067%)  route 0.477ns (49.933%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y96                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X30Y96         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.477     0.955    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X34Y96         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X34Y96         FDRE (Setup_fdre_C_D)       -0.214    39.390    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         39.390    
                         arrival time                          -0.955    
  -------------------------------------------------------------------
                         slack                                 38.435    

Slack (MET) :             38.436ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        1.121ns  (logic 0.518ns (46.206%)  route 0.603ns (53.794%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y96                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X30Y96         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.603     1.121    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X34Y96         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X34Y96         FDRE (Setup_fdre_C_D)       -0.047    39.557    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                         39.557    
                         arrival time                          -1.121    
  -------------------------------------------------------------------
                         slack                                 38.436    

Slack (MET) :             38.472ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        1.089ns  (logic 0.518ns (47.570%)  route 0.571ns (52.430%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y96                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X30Y96         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.571     1.089    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[4]
    SLICE_X30Y97         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X30Y97         FDRE (Setup_fdre_C_D)       -0.043    39.561    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                         39.561    
                         arrival time                          -1.089    
  -------------------------------------------------------------------
                         slack                                 38.472    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 debuggerTop/video_output_sync/r_data_0_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output_sync/r_data_1_reg/D
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.749ns  (logic 0.141ns (18.830%)  route 0.608ns (81.170%))
  Logic Levels:           0  
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.751ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9350, routed)        0.648    -0.516    debuggerTop/video_output_sync/o_clk_25mhz
    SLICE_X31Y156        FDCE                                         r  debuggerTop/video_output_sync/r_data_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y156        FDCE (Prop_fdce_C_Q)         0.141    -0.375 r  debuggerTop/video_output_sync/r_data_0_reg/Q
                         net (fo=1, routed)           0.608     0.233    debuggerTop/video_output_sync/r_data_0
    SLICE_X30Y156        FDCE                                         r  debuggerTop/video_output_sync/r_data_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        0.922    -0.751    debuggerTop/video_output_sync/o_clk_5mhz
    SLICE_X30Y156        FDCE                                         r  debuggerTop/video_output_sync/r_data_1_reg/C
                         clock pessimism              0.557    -0.194    
                         clock uncertainty            0.303     0.109    
    SLICE_X30Y156        FDCE (Hold_fdce_C_D)         0.060     0.169    debuggerTop/video_output_sync/r_data_1_reg
  -------------------------------------------------------------------
                         required time                         -0.169    
                         arrival time                           0.233    
  -------------------------------------------------------------------
                         slack                                  0.064    





---------------------------------------------------------------------------------------------------
From Clock:  o_clk_25mhz_clk_wiz_0_1
  To Clock:  o_clk_5mhz_clk_wiz_0

Setup :            1  Failing Endpoint ,  Worst Slack       -1.594ns,  Total Violation       -1.594ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.064ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.594ns  (required time - arrival time)
  Source:                 debuggerTop/video_output_sync/r_data_0_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output_sync/r_data_1_reg/D
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.990ns  (o_clk_5mhz_clk_wiz_0 rise@555.445ns - o_clk_25mhz_clk_wiz_0_1 rise@554.456ns)
  Data Path Delay:        2.050ns  (logic 0.456ns (22.246%)  route 1.594ns (77.754%))
  Logic Levels:           0  
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.341ns = ( 554.104 - 555.445 ) 
    Source Clock Delay      (SCD):    -0.731ns = ( 553.725 - 554.456 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                    554.456   554.456 r  
    E3                                                0.000   554.456 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   554.456    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482   555.937 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   557.170    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070   550.100 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719   551.819    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   551.915 r  pll/inst/clkout2_buf/O
                         net (fo=9350, routed)        1.809   553.725    debuggerTop/video_output_sync/o_clk_25mhz
    SLICE_X31Y156        FDCE                                         r  debuggerTop/video_output_sync/r_data_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y156        FDCE (Prop_fdce_C_Q)         0.456   554.181 r  debuggerTop/video_output_sync/r_data_0_reg/Q
                         net (fo=1, routed)           1.594   555.775    debuggerTop/video_output_sync/r_data_0
    SLICE_X30Y156        FDCE                                         r  debuggerTop/video_output_sync/r_data_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    555.445   555.445 r  
    E3                                                0.000   555.445 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   555.445    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   556.857 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   558.019    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   550.695 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   552.334    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   552.425 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        1.679   554.104    debuggerTop/video_output_sync/o_clk_5mhz
    SLICE_X30Y156        FDCE                                         r  debuggerTop/video_output_sync/r_data_1_reg/C
                         clock pessimism              0.395   554.499    
                         clock uncertainty           -0.303   554.196    
    SLICE_X30Y156        FDCE (Setup_fdce_C_D)       -0.016   554.180    debuggerTop/video_output_sync/r_data_1_reg
  -------------------------------------------------------------------
                         required time                        554.180    
                         arrival time                        -555.775    
  -------------------------------------------------------------------
                         slack                                 -1.594    

Slack (MET) :             38.273ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        1.066ns  (logic 0.478ns (44.825%)  route 0.588ns (55.175%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y96                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X30Y96         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.588     1.066    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[5]
    SLICE_X31Y96         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X31Y96         FDRE (Setup_fdre_C_D)       -0.265    39.339    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                         39.339    
                         arrival time                          -1.066    
  -------------------------------------------------------------------
                         slack                                 38.273    

Slack (MET) :             38.275ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        1.062ns  (logic 0.478ns (45.020%)  route 0.584ns (54.980%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y96                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X30Y96         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.584     1.062    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[7]
    SLICE_X31Y96         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X31Y96         FDRE (Setup_fdre_C_D)       -0.267    39.337    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                         39.337    
                         arrival time                          -1.062    
  -------------------------------------------------------------------
                         slack                                 38.275    

Slack (MET) :             38.402ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        1.155ns  (logic 0.518ns (44.834%)  route 0.637ns (55.166%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y96                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X30Y96         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.637     1.155    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[6]
    SLICE_X30Y95         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X30Y95         FDRE (Setup_fdre_C_D)       -0.047    39.557    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                         39.557    
                         arrival time                          -1.155    
  -------------------------------------------------------------------
                         slack                                 38.402    

Slack (MET) :             38.403ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        1.106ns  (logic 0.518ns (46.828%)  route 0.588ns (53.172%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y96                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X30Y96         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.588     1.106    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X31Y96         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X31Y96         FDRE (Setup_fdre_C_D)       -0.095    39.509    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         39.509    
                         arrival time                          -1.106    
  -------------------------------------------------------------------
                         slack                                 38.403    

Slack (MET) :             38.422ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        0.958ns  (logic 0.478ns (49.888%)  route 0.480ns (50.112%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y96                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X30Y96         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.480     0.958    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X30Y97         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X30Y97         FDRE (Setup_fdre_C_D)       -0.224    39.380    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         39.380    
                         arrival time                          -0.958    
  -------------------------------------------------------------------
                         slack                                 38.422    

Slack (MET) :             38.435ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        0.955ns  (logic 0.478ns (50.067%)  route 0.477ns (49.933%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y96                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X30Y96         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.477     0.955    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X34Y96         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X34Y96         FDRE (Setup_fdre_C_D)       -0.214    39.390    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         39.390    
                         arrival time                          -0.955    
  -------------------------------------------------------------------
                         slack                                 38.435    

Slack (MET) :             38.436ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        1.121ns  (logic 0.518ns (46.206%)  route 0.603ns (53.794%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y96                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X30Y96         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.603     1.121    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X34Y96         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X34Y96         FDRE (Setup_fdre_C_D)       -0.047    39.557    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                         39.557    
                         arrival time                          -1.121    
  -------------------------------------------------------------------
                         slack                                 38.436    

Slack (MET) :             38.472ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        1.089ns  (logic 0.518ns (47.570%)  route 0.571ns (52.430%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y96                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X30Y96         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.571     1.089    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[4]
    SLICE_X30Y97         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X30Y97         FDRE (Setup_fdre_C_D)       -0.043    39.561    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                         39.561    
                         arrival time                          -1.089    
  -------------------------------------------------------------------
                         slack                                 38.472    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 debuggerTop/video_output_sync/r_data_0_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output_sync/r_data_1_reg/D
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.749ns  (logic 0.141ns (18.830%)  route 0.608ns (81.170%))
  Logic Levels:           0  
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.751ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9350, routed)        0.648    -0.516    debuggerTop/video_output_sync/o_clk_25mhz
    SLICE_X31Y156        FDCE                                         r  debuggerTop/video_output_sync/r_data_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y156        FDCE (Prop_fdce_C_Q)         0.141    -0.375 r  debuggerTop/video_output_sync/r_data_0_reg/Q
                         net (fo=1, routed)           0.608     0.233    debuggerTop/video_output_sync/r_data_0
    SLICE_X30Y156        FDCE                                         r  debuggerTop/video_output_sync/r_data_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        0.922    -0.751    debuggerTop/video_output_sync/o_clk_5mhz
    SLICE_X30Y156        FDCE                                         r  debuggerTop/video_output_sync/r_data_1_reg/C
                         clock pessimism              0.557    -0.194    
                         clock uncertainty            0.303     0.109    
    SLICE_X30Y156        FDCE (Hold_fdce_C_D)         0.060     0.169    debuggerTop/video_output_sync/r_data_1_reg
  -------------------------------------------------------------------
                         required time                         -0.169    
                         arrival time                           0.233    
  -------------------------------------------------------------------
                         slack                                  0.064    





---------------------------------------------------------------------------------------------------
From Clock:  o_clk_5mhz_clk_wiz_0_1
  To Clock:  o_clk_5mhz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       40.583ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.052ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             40.583ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 rise@185.149ns - o_clk_5mhz_clk_wiz_0_1 fall@92.574ns)
  Data Path Delay:        50.993ns  (logic 9.132ns (17.908%)  route 41.861ns (82.092%))
  Logic Levels:           52  (LUT2=6 LUT3=3 LUT4=9 LUT5=14 LUT6=20)
  Clock Path Skew:        -0.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.464ns = ( 183.685 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.728ns = ( 91.847 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        1.812    91.847    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X30Y11         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y11         FDCE (Prop_fdce_C_Q)         0.524    92.371 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[1]/Q
                         net (fo=168, routed)         3.183    95.554    debuggerTop/nes/cpu2A03/cpu6502/decoder/Q[1]
    SLICE_X13Y7          LUT3 (Prop_lut3_I0_O)        0.124    95.678 r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_bus_db_n_i_17/O
                         net (fo=8, routed)           1.935    97.613    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_22
    SLICE_X26Y4          LUT6 (Prop_lut6_I3_O)        0.124    97.737 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_27__0/O
                         net (fo=1, routed)           0.965    98.702    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_27__0_n_2
    SLICE_X30Y3          LUT6 (Prop_lut6_I1_O)        0.124    98.826 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_13/O
                         net (fo=1, routed)           0.312    99.138    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_13_n_2
    SLICE_X30Y2          LUT6 (Prop_lut6_I3_O)        0.124    99.262 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_4/O
                         net (fo=10, routed)          0.840   100.101    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_4_n_2
    SLICE_X30Y9          LUT2 (Prop_lut2_I1_O)        0.150   100.251 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_8/O
                         net (fo=10, routed)          0.672   100.924    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_8_n_2
    SLICE_X33Y11         LUT6 (Prop_lut6_I4_O)        0.328   101.252 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_2/O
                         net (fo=9, routed)           0.985   102.237    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_0
    SLICE_X34Y13         LUT5 (Prop_lut5_I1_O)        0.150   102.387 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_2__0/O
                         net (fo=22, routed)          0.905   103.292    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[15]
    SLICE_X32Y17         LUT2 (Prop_lut2_I1_O)        0.328   103.620 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5/O
                         net (fo=28, routed)          0.661   104.282    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5_n_2
    SLICE_X31Y18         LUT6 (Prop_lut6_I2_O)        0.124   104.406 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17/O
                         net (fo=1, routed)           0.154   104.559    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17_n_2
    SLICE_X31Y18         LUT2 (Prop_lut2_I0_O)        0.124   104.683 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_7/O
                         net (fo=9, routed)           0.898   105.582    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_nes_ram_rw
    SLICE_X33Y21         LUT6 (Prop_lut6_I3_O)        0.124   105.706 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           0.598   106.304    debuggerTop/nes/cpu2A03/cpu6502/dl/D[6]
    SLICE_X33Y15         LUT4 (Prop_lut4_I3_O)        0.124   106.428 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[6]_i_2__0/O
                         net (fo=4, routed)           0.663   107.092    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[6]_0
    SLICE_X33Y10         LUT6 (Prop_lut6_I4_O)        0.124   107.216 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4/O
                         net (fo=1, routed)           0.433   107.649    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4_n_2
    SLICE_X33Y10         LUT5 (Prop_lut5_I0_O)        0.150   107.799 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_2/O
                         net (fo=9, routed)           0.778   108.577    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]_1
    SLICE_X35Y13         LUT5 (Prop_lut5_I0_O)        0.348   108.925 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[14]_i_2/O
                         net (fo=4, routed)           0.963   109.888    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[14]
    SLICE_X32Y17         LUT2 (Prop_lut2_I0_O)        0.332   110.220 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_5/O
                         net (fo=5, routed)           0.484   110.704    debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir_reg[0]_1
    SLICE_X30Y15         LUT6 (Prop_lut6_I3_O)        0.124   110.828 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir[0]_i_1/O
                         net (fo=4, routed)           0.450   111.278    debuggerTop/nes/cpu2A03/cpu6502/dl/D[0]
    SLICE_X32Y15         LUT4 (Prop_lut4_I3_O)        0.124   111.402 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_4__0/O
                         net (fo=6, routed)           0.890   112.292    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]_0
    SLICE_X30Y12         LUT2 (Prop_lut2_I1_O)        0.124   112.416 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0/O
                         net (fo=1, routed)           0.556   112.972    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0_n_2
    SLICE_X29Y9          LUT6 (Prop_lut6_I0_O)        0.124   113.096 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_1__0/O
                         net (fo=5, routed)           0.752   113.849    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[0]
    SLICE_X31Y13         LUT4 (Prop_lut4_I2_O)        0.118   113.967 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[0]_i_2/O
                         net (fo=9, routed)           0.685   114.651    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[0]
    SLICE_X26Y17         LUT5 (Prop_lut5_I3_O)        0.326   114.977 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_3/O
                         net (fo=108, routed)         1.097   116.074    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_1
    SLICE_X33Y27         LUT5 (Prop_lut5_I1_O)        0.124   116.198 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2/O
                         net (fo=1, routed)           0.524   116.723    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[5]
    SLICE_X33Y22         LUT6 (Prop_lut6_I2_O)        0.124   116.847 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_1/O
                         net (fo=4, routed)           0.785   117.632    debuggerTop/nes/cpu2A03/cpu6502/dl/D[5]
    SLICE_X33Y15         LUT4 (Prop_lut4_I3_O)        0.124   117.756 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[5]_i_2__0/O
                         net (fo=4, routed)           0.640   118.396    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[5]
    SLICE_X34Y10         LUT6 (Prop_lut6_I4_O)        0.124   118.520 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.301   118.821    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X35Y9          LUT5 (Prop_lut5_I0_O)        0.124   118.945 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.737   119.681    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_3[1]
    SLICE_X35Y13         LUT5 (Prop_lut5_I1_O)        0.118   119.799 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[10]_i_3/O
                         net (fo=29, routed)          1.111   120.910    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][1]
    SLICE_X29Y17         LUT4 (Prop_lut4_I1_O)        0.326   121.236 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_9/O
                         net (fo=1, routed)           0.154   121.390    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_9_n_2
    SLICE_X29Y17         LUT6 (Prop_lut6_I5_O)        0.124   121.514 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_4/O
                         net (fo=73, routed)          1.017   122.531    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[2]_0
    SLICE_X29Y28         LUT5 (Prop_lut5_I3_O)        0.124   122.655 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_2/O
                         net (fo=1, routed)           0.658   123.314    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[4]
    SLICE_X31Y21         LUT6 (Prop_lut6_I2_O)        0.124   123.438 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_1/O
                         net (fo=4, routed)           0.670   124.107    debuggerTop/nes/cpu2A03/cpu6502/dl/D[4]
    SLICE_X33Y15         LUT4 (Prop_lut4_I3_O)        0.124   124.231 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[4]_i_2__0/O
                         net (fo=4, routed)           0.695   124.926    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[4]
    SLICE_X34Y9          LUT6 (Prop_lut6_I5_O)        0.124   125.050 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2/O
                         net (fo=1, routed)           0.306   125.356    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2_n_2
    SLICE_X34Y8          LUT5 (Prop_lut5_I0_O)        0.124   125.480 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_1__0/O
                         net (fo=9, routed)           0.649   126.129    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_3[0]
    SLICE_X32Y13         LUT5 (Prop_lut5_I1_O)        0.118   126.247 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[12]_i_2/O
                         net (fo=4, routed)           0.707   126.954    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][0]
    SLICE_X30Y19         LUT6 (Prop_lut6_I4_O)        0.326   127.280 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_4/O
                         net (fo=29, routed)          0.519   127.799    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[12]
    SLICE_X32Y21         LUT6 (Prop_lut6_I0_O)        0.124   127.923 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[1]_i_1/O
                         net (fo=4, routed)           0.604   128.527    debuggerTop/nes/cpu2A03/cpu6502/dl/D[1]
    SLICE_X33Y15         LUT4 (Prop_lut4_I3_O)        0.124   128.651 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4__0/O
                         net (fo=5, routed)           0.831   129.482    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[1]
    SLICE_X30Y12         LUT2 (Prop_lut2_I1_O)        0.148   129.630 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0/O
                         net (fo=1, routed)           0.436   130.066    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0_n_2
    SLICE_X30Y11         LUT6 (Prop_lut6_I0_O)        0.328   130.394 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_1__0/O
                         net (fo=6, routed)           0.758   131.151    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[1]
    SLICE_X29Y13         LUT4 (Prop_lut4_I2_O)        0.118   131.269 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[1]_i_2/O
                         net (fo=9, routed)           0.763   132.032    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[1]
    SLICE_X27Y17         LUT5 (Prop_lut5_I3_O)        0.326   132.358 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_5/O
                         net (fo=80, routed)          1.248   133.606    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X30Y27         LUT6 (Prop_lut6_I5_O)        0.124   133.730 r  debuggerTop/nes/ppu/r_ir[2]_i_5/O
                         net (fo=1, routed)           0.492   134.222    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[2]_0
    SLICE_X30Y27         LUT5 (Prop_lut5_I0_O)        0.124   134.346 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2/O
                         net (fo=1, routed)           0.640   134.986    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[2]
    SLICE_X32Y21         LUT6 (Prop_lut6_I2_O)        0.124   135.110 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_1/O
                         net (fo=4, routed)           0.720   135.830    debuggerTop/nes/cpu2A03/cpu6502/dl/D[2]
    SLICE_X32Y15         LUT4 (Prop_lut4_I3_O)        0.124   135.954 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[2]_i_5__0/O
                         net (fo=5, routed)           0.822   136.776    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[2]_0
    SLICE_X33Y13         LUT3 (Prop_lut3_I2_O)        0.152   136.928 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3/O
                         net (fo=1, routed)           0.433   137.362    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_0
    SLICE_X33Y13         LUT5 (Prop_lut5_I2_O)        0.326   137.688 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_1/O
                         net (fo=3, routed)           0.453   138.140    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]_0[2]
    SLICE_X32Y13         LUT3 (Prop_lut3_I2_O)        0.124   138.264 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_nes_write_address[10]_i_2/O
                         net (fo=4, routed)           0.892   139.156    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address_reg[10][0]
    SLICE_X33Y19         LUT6 (Prop_lut6_I4_O)        0.124   139.280 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_34__0/O
                         net (fo=1, routed)           0.641   139.921    debuggerTop/values/r_nes_read_data_reg[7]
    SLICE_X38Y22         LUT5 (Prop_lut5_I0_O)        0.124   140.045 r  debuggerTop/values/blockRam_i_8__0/O
                         net (fo=16, routed)          2.795   142.840    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addra[10]
    RAMB36_X0Y13         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        1.557   183.685    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y13         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.487   184.172    
                         clock uncertainty           -0.183   183.989    
    RAMB36_X0Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566   183.423    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        183.423    
                         arrival time                        -142.840    
  -------------------------------------------------------------------
                         slack                                 40.583    

Slack (MET) :             40.661ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 rise@185.149ns - o_clk_5mhz_clk_wiz_0_1 fall@92.574ns)
  Data Path Delay:        50.903ns  (logic 9.132ns (17.940%)  route 41.771ns (82.060%))
  Logic Levels:           52  (LUT2=6 LUT3=3 LUT4=9 LUT5=14 LUT6=20)
  Clock Path Skew:        -0.262ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 183.672 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.728ns = ( 91.847 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        1.812    91.847    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X30Y11         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y11         FDCE (Prop_fdce_C_Q)         0.524    92.371 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[1]/Q
                         net (fo=168, routed)         3.183    95.554    debuggerTop/nes/cpu2A03/cpu6502/decoder/Q[1]
    SLICE_X13Y7          LUT3 (Prop_lut3_I0_O)        0.124    95.678 r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_bus_db_n_i_17/O
                         net (fo=8, routed)           1.935    97.613    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_22
    SLICE_X26Y4          LUT6 (Prop_lut6_I3_O)        0.124    97.737 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_27__0/O
                         net (fo=1, routed)           0.965    98.702    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_27__0_n_2
    SLICE_X30Y3          LUT6 (Prop_lut6_I1_O)        0.124    98.826 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_13/O
                         net (fo=1, routed)           0.312    99.138    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_13_n_2
    SLICE_X30Y2          LUT6 (Prop_lut6_I3_O)        0.124    99.262 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_4/O
                         net (fo=10, routed)          0.840   100.101    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_4_n_2
    SLICE_X30Y9          LUT2 (Prop_lut2_I1_O)        0.150   100.251 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_8/O
                         net (fo=10, routed)          0.672   100.924    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_8_n_2
    SLICE_X33Y11         LUT6 (Prop_lut6_I4_O)        0.328   101.252 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_2/O
                         net (fo=9, routed)           0.985   102.237    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_0
    SLICE_X34Y13         LUT5 (Prop_lut5_I1_O)        0.150   102.387 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_2__0/O
                         net (fo=22, routed)          0.905   103.292    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[15]
    SLICE_X32Y17         LUT2 (Prop_lut2_I1_O)        0.328   103.620 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5/O
                         net (fo=28, routed)          0.661   104.282    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5_n_2
    SLICE_X31Y18         LUT6 (Prop_lut6_I2_O)        0.124   104.406 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17/O
                         net (fo=1, routed)           0.154   104.559    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17_n_2
    SLICE_X31Y18         LUT2 (Prop_lut2_I0_O)        0.124   104.683 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_7/O
                         net (fo=9, routed)           0.898   105.582    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_nes_ram_rw
    SLICE_X33Y21         LUT6 (Prop_lut6_I3_O)        0.124   105.706 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           0.598   106.304    debuggerTop/nes/cpu2A03/cpu6502/dl/D[6]
    SLICE_X33Y15         LUT4 (Prop_lut4_I3_O)        0.124   106.428 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[6]_i_2__0/O
                         net (fo=4, routed)           0.663   107.092    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[6]_0
    SLICE_X33Y10         LUT6 (Prop_lut6_I4_O)        0.124   107.216 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4/O
                         net (fo=1, routed)           0.433   107.649    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4_n_2
    SLICE_X33Y10         LUT5 (Prop_lut5_I0_O)        0.150   107.799 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_2/O
                         net (fo=9, routed)           0.778   108.577    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]_1
    SLICE_X35Y13         LUT5 (Prop_lut5_I0_O)        0.348   108.925 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[14]_i_2/O
                         net (fo=4, routed)           0.963   109.888    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[14]
    SLICE_X32Y17         LUT2 (Prop_lut2_I0_O)        0.332   110.220 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_5/O
                         net (fo=5, routed)           0.484   110.704    debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir_reg[0]_1
    SLICE_X30Y15         LUT6 (Prop_lut6_I3_O)        0.124   110.828 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir[0]_i_1/O
                         net (fo=4, routed)           0.450   111.278    debuggerTop/nes/cpu2A03/cpu6502/dl/D[0]
    SLICE_X32Y15         LUT4 (Prop_lut4_I3_O)        0.124   111.402 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_4__0/O
                         net (fo=6, routed)           0.890   112.292    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]_0
    SLICE_X30Y12         LUT2 (Prop_lut2_I1_O)        0.124   112.416 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0/O
                         net (fo=1, routed)           0.556   112.972    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0_n_2
    SLICE_X29Y9          LUT6 (Prop_lut6_I0_O)        0.124   113.096 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_1__0/O
                         net (fo=5, routed)           0.752   113.849    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[0]
    SLICE_X31Y13         LUT4 (Prop_lut4_I2_O)        0.118   113.967 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[0]_i_2/O
                         net (fo=9, routed)           0.685   114.651    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[0]
    SLICE_X26Y17         LUT5 (Prop_lut5_I3_O)        0.326   114.977 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_3/O
                         net (fo=108, routed)         1.097   116.074    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_1
    SLICE_X33Y27         LUT5 (Prop_lut5_I1_O)        0.124   116.198 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2/O
                         net (fo=1, routed)           0.524   116.723    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[5]
    SLICE_X33Y22         LUT6 (Prop_lut6_I2_O)        0.124   116.847 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_1/O
                         net (fo=4, routed)           0.785   117.632    debuggerTop/nes/cpu2A03/cpu6502/dl/D[5]
    SLICE_X33Y15         LUT4 (Prop_lut4_I3_O)        0.124   117.756 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[5]_i_2__0/O
                         net (fo=4, routed)           0.640   118.396    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[5]
    SLICE_X34Y10         LUT6 (Prop_lut6_I4_O)        0.124   118.520 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.301   118.821    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X35Y9          LUT5 (Prop_lut5_I0_O)        0.124   118.945 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.737   119.681    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_3[1]
    SLICE_X35Y13         LUT5 (Prop_lut5_I1_O)        0.118   119.799 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[10]_i_3/O
                         net (fo=29, routed)          1.111   120.910    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][1]
    SLICE_X29Y17         LUT4 (Prop_lut4_I1_O)        0.326   121.236 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_9/O
                         net (fo=1, routed)           0.154   121.390    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_9_n_2
    SLICE_X29Y17         LUT6 (Prop_lut6_I5_O)        0.124   121.514 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_4/O
                         net (fo=73, routed)          1.017   122.531    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[2]_0
    SLICE_X29Y28         LUT5 (Prop_lut5_I3_O)        0.124   122.655 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_2/O
                         net (fo=1, routed)           0.658   123.314    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[4]
    SLICE_X31Y21         LUT6 (Prop_lut6_I2_O)        0.124   123.438 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_1/O
                         net (fo=4, routed)           0.670   124.107    debuggerTop/nes/cpu2A03/cpu6502/dl/D[4]
    SLICE_X33Y15         LUT4 (Prop_lut4_I3_O)        0.124   124.231 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[4]_i_2__0/O
                         net (fo=4, routed)           0.695   124.926    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[4]
    SLICE_X34Y9          LUT6 (Prop_lut6_I5_O)        0.124   125.050 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2/O
                         net (fo=1, routed)           0.306   125.356    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2_n_2
    SLICE_X34Y8          LUT5 (Prop_lut5_I0_O)        0.124   125.480 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_1__0/O
                         net (fo=9, routed)           0.649   126.129    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_3[0]
    SLICE_X32Y13         LUT5 (Prop_lut5_I1_O)        0.118   126.247 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[12]_i_2/O
                         net (fo=4, routed)           0.707   126.954    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][0]
    SLICE_X30Y19         LUT6 (Prop_lut6_I4_O)        0.326   127.280 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_4/O
                         net (fo=29, routed)          0.519   127.799    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[12]
    SLICE_X32Y21         LUT6 (Prop_lut6_I0_O)        0.124   127.923 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[1]_i_1/O
                         net (fo=4, routed)           0.604   128.527    debuggerTop/nes/cpu2A03/cpu6502/dl/D[1]
    SLICE_X33Y15         LUT4 (Prop_lut4_I3_O)        0.124   128.651 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4__0/O
                         net (fo=5, routed)           0.831   129.482    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[1]
    SLICE_X30Y12         LUT2 (Prop_lut2_I1_O)        0.148   129.630 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0/O
                         net (fo=1, routed)           0.436   130.066    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0_n_2
    SLICE_X30Y11         LUT6 (Prop_lut6_I0_O)        0.328   130.394 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_1__0/O
                         net (fo=6, routed)           0.758   131.151    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[1]
    SLICE_X29Y13         LUT4 (Prop_lut4_I2_O)        0.118   131.269 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[1]_i_2/O
                         net (fo=9, routed)           0.763   132.032    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[1]
    SLICE_X27Y17         LUT5 (Prop_lut5_I3_O)        0.326   132.358 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_5/O
                         net (fo=80, routed)          1.248   133.606    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X30Y27         LUT6 (Prop_lut6_I5_O)        0.124   133.730 r  debuggerTop/nes/ppu/r_ir[2]_i_5/O
                         net (fo=1, routed)           0.492   134.222    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[2]_0
    SLICE_X30Y27         LUT5 (Prop_lut5_I0_O)        0.124   134.346 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2/O
                         net (fo=1, routed)           0.640   134.986    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[2]
    SLICE_X32Y21         LUT6 (Prop_lut6_I2_O)        0.124   135.110 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_1/O
                         net (fo=4, routed)           0.720   135.830    debuggerTop/nes/cpu2A03/cpu6502/dl/D[2]
    SLICE_X32Y15         LUT4 (Prop_lut4_I3_O)        0.124   135.954 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[2]_i_5__0/O
                         net (fo=5, routed)           0.822   136.776    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[2]_0
    SLICE_X33Y13         LUT3 (Prop_lut3_I2_O)        0.152   136.928 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3/O
                         net (fo=1, routed)           0.433   137.362    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_0
    SLICE_X33Y13         LUT5 (Prop_lut5_I2_O)        0.326   137.688 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_1/O
                         net (fo=3, routed)           0.453   138.140    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]_0[2]
    SLICE_X32Y13         LUT3 (Prop_lut3_I2_O)        0.124   138.264 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_nes_write_address[10]_i_2/O
                         net (fo=4, routed)           0.892   139.156    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address_reg[10][0]
    SLICE_X33Y19         LUT6 (Prop_lut6_I4_O)        0.124   139.280 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_34__0/O
                         net (fo=1, routed)           0.641   139.921    debuggerTop/values/r_nes_read_data_reg[7]
    SLICE_X38Y22         LUT5 (Prop_lut5_I0_O)        0.124   140.045 r  debuggerTop/values/blockRam_i_8__0/O
                         net (fo=16, routed)          2.704   142.749    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addra[10]
    RAMB36_X1Y13         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        1.544   183.672    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y13         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.487   184.159    
                         clock uncertainty           -0.183   183.976    
    RAMB36_X1Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566   183.410    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        183.410    
                         arrival time                        -142.749    
  -------------------------------------------------------------------
                         slack                                 40.661    

Slack (MET) :             40.799ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 rise@185.149ns - o_clk_5mhz_clk_wiz_0_1 fall@92.574ns)
  Data Path Delay:        50.765ns  (logic 8.974ns (17.677%)  route 41.791ns (82.322%))
  Logic Levels:           51  (LUT2=6 LUT3=1 LUT4=10 LUT5=14 LUT6=20)
  Clock Path Skew:        -0.262ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 183.672 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.728ns = ( 91.847 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        1.812    91.847    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X30Y11         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y11         FDCE (Prop_fdce_C_Q)         0.524    92.371 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[1]/Q
                         net (fo=168, routed)         3.183    95.554    debuggerTop/nes/cpu2A03/cpu6502/decoder/Q[1]
    SLICE_X13Y7          LUT3 (Prop_lut3_I0_O)        0.124    95.678 r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_bus_db_n_i_17/O
                         net (fo=8, routed)           1.935    97.613    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_22
    SLICE_X26Y4          LUT6 (Prop_lut6_I3_O)        0.124    97.737 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_27__0/O
                         net (fo=1, routed)           0.965    98.702    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_27__0_n_2
    SLICE_X30Y3          LUT6 (Prop_lut6_I1_O)        0.124    98.826 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_13/O
                         net (fo=1, routed)           0.312    99.138    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_13_n_2
    SLICE_X30Y2          LUT6 (Prop_lut6_I3_O)        0.124    99.262 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_4/O
                         net (fo=10, routed)          0.840   100.101    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_4_n_2
    SLICE_X30Y9          LUT2 (Prop_lut2_I1_O)        0.150   100.251 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_8/O
                         net (fo=10, routed)          0.672   100.924    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_8_n_2
    SLICE_X33Y11         LUT6 (Prop_lut6_I4_O)        0.328   101.252 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_2/O
                         net (fo=9, routed)           0.985   102.237    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_0
    SLICE_X34Y13         LUT5 (Prop_lut5_I1_O)        0.150   102.387 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_2__0/O
                         net (fo=22, routed)          0.905   103.292    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[15]
    SLICE_X32Y17         LUT2 (Prop_lut2_I1_O)        0.328   103.620 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5/O
                         net (fo=28, routed)          0.661   104.282    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5_n_2
    SLICE_X31Y18         LUT6 (Prop_lut6_I2_O)        0.124   104.406 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17/O
                         net (fo=1, routed)           0.154   104.559    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17_n_2
    SLICE_X31Y18         LUT2 (Prop_lut2_I0_O)        0.124   104.683 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_7/O
                         net (fo=9, routed)           0.898   105.582    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_nes_ram_rw
    SLICE_X33Y21         LUT6 (Prop_lut6_I3_O)        0.124   105.706 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           0.598   106.304    debuggerTop/nes/cpu2A03/cpu6502/dl/D[6]
    SLICE_X33Y15         LUT4 (Prop_lut4_I3_O)        0.124   106.428 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[6]_i_2__0/O
                         net (fo=4, routed)           0.663   107.092    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[6]_0
    SLICE_X33Y10         LUT6 (Prop_lut6_I4_O)        0.124   107.216 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4/O
                         net (fo=1, routed)           0.433   107.649    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4_n_2
    SLICE_X33Y10         LUT5 (Prop_lut5_I0_O)        0.150   107.799 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_2/O
                         net (fo=9, routed)           0.778   108.577    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]_1
    SLICE_X35Y13         LUT5 (Prop_lut5_I0_O)        0.348   108.925 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[14]_i_2/O
                         net (fo=4, routed)           0.963   109.888    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[14]
    SLICE_X32Y17         LUT2 (Prop_lut2_I0_O)        0.332   110.220 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_5/O
                         net (fo=5, routed)           0.484   110.704    debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir_reg[0]_1
    SLICE_X30Y15         LUT6 (Prop_lut6_I3_O)        0.124   110.828 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir[0]_i_1/O
                         net (fo=4, routed)           0.450   111.278    debuggerTop/nes/cpu2A03/cpu6502/dl/D[0]
    SLICE_X32Y15         LUT4 (Prop_lut4_I3_O)        0.124   111.402 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_4__0/O
                         net (fo=6, routed)           0.890   112.292    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]_0
    SLICE_X30Y12         LUT2 (Prop_lut2_I1_O)        0.124   112.416 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0/O
                         net (fo=1, routed)           0.556   112.972    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0_n_2
    SLICE_X29Y9          LUT6 (Prop_lut6_I0_O)        0.124   113.096 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_1__0/O
                         net (fo=5, routed)           0.752   113.849    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[0]
    SLICE_X31Y13         LUT4 (Prop_lut4_I2_O)        0.118   113.967 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[0]_i_2/O
                         net (fo=9, routed)           0.685   114.651    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[0]
    SLICE_X26Y17         LUT5 (Prop_lut5_I3_O)        0.326   114.977 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_3/O
                         net (fo=108, routed)         1.097   116.074    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_1
    SLICE_X33Y27         LUT5 (Prop_lut5_I1_O)        0.124   116.198 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2/O
                         net (fo=1, routed)           0.524   116.723    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[5]
    SLICE_X33Y22         LUT6 (Prop_lut6_I2_O)        0.124   116.847 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_1/O
                         net (fo=4, routed)           0.785   117.632    debuggerTop/nes/cpu2A03/cpu6502/dl/D[5]
    SLICE_X33Y15         LUT4 (Prop_lut4_I3_O)        0.124   117.756 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[5]_i_2__0/O
                         net (fo=4, routed)           0.640   118.396    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[5]
    SLICE_X34Y10         LUT6 (Prop_lut6_I4_O)        0.124   118.520 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.301   118.821    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X35Y9          LUT5 (Prop_lut5_I0_O)        0.124   118.945 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.737   119.681    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_3[1]
    SLICE_X35Y13         LUT5 (Prop_lut5_I1_O)        0.118   119.799 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[10]_i_3/O
                         net (fo=29, routed)          1.111   120.910    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][1]
    SLICE_X29Y17         LUT4 (Prop_lut4_I1_O)        0.326   121.236 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_9/O
                         net (fo=1, routed)           0.154   121.390    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_9_n_2
    SLICE_X29Y17         LUT6 (Prop_lut6_I5_O)        0.124   121.514 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_4/O
                         net (fo=73, routed)          1.017   122.531    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[2]_0
    SLICE_X29Y28         LUT5 (Prop_lut5_I3_O)        0.124   122.655 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_2/O
                         net (fo=1, routed)           0.658   123.314    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[4]
    SLICE_X31Y21         LUT6 (Prop_lut6_I2_O)        0.124   123.438 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_1/O
                         net (fo=4, routed)           0.670   124.107    debuggerTop/nes/cpu2A03/cpu6502/dl/D[4]
    SLICE_X33Y15         LUT4 (Prop_lut4_I3_O)        0.124   124.231 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[4]_i_2__0/O
                         net (fo=4, routed)           0.695   124.926    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[4]
    SLICE_X34Y9          LUT6 (Prop_lut6_I5_O)        0.124   125.050 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2/O
                         net (fo=1, routed)           0.306   125.356    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2_n_2
    SLICE_X34Y8          LUT5 (Prop_lut5_I0_O)        0.124   125.480 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_1__0/O
                         net (fo=9, routed)           0.649   126.129    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_3[0]
    SLICE_X32Y13         LUT5 (Prop_lut5_I1_O)        0.118   126.247 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[12]_i_2/O
                         net (fo=4, routed)           0.707   126.954    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][0]
    SLICE_X30Y19         LUT6 (Prop_lut6_I4_O)        0.326   127.280 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_4/O
                         net (fo=29, routed)          0.519   127.799    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[12]
    SLICE_X32Y21         LUT6 (Prop_lut6_I0_O)        0.124   127.923 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[1]_i_1/O
                         net (fo=4, routed)           0.604   128.527    debuggerTop/nes/cpu2A03/cpu6502/dl/D[1]
    SLICE_X33Y15         LUT4 (Prop_lut4_I3_O)        0.124   128.651 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4__0/O
                         net (fo=5, routed)           0.831   129.482    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[1]
    SLICE_X30Y12         LUT2 (Prop_lut2_I1_O)        0.148   129.630 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0/O
                         net (fo=1, routed)           0.436   130.066    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0_n_2
    SLICE_X30Y11         LUT6 (Prop_lut6_I0_O)        0.328   130.394 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_1__0/O
                         net (fo=6, routed)           0.758   131.151    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[1]
    SLICE_X29Y13         LUT4 (Prop_lut4_I2_O)        0.118   131.269 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[1]_i_2/O
                         net (fo=9, routed)           0.763   132.032    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[1]
    SLICE_X27Y17         LUT5 (Prop_lut5_I3_O)        0.326   132.358 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_5/O
                         net (fo=80, routed)          1.328   133.686    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X30Y25         LUT6 (Prop_lut6_I5_O)        0.124   133.810 r  debuggerTop/nes/ppu/r_ir[3]_i_5/O
                         net (fo=1, routed)           0.619   134.429    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[3]
    SLICE_X31Y25         LUT5 (Prop_lut5_I0_O)        0.124   134.553 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[3]_i_2/O
                         net (fo=1, routed)           0.464   135.016    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[3]
    SLICE_X31Y21         LUT6 (Prop_lut6_I2_O)        0.124   135.140 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[3]_i_1/O
                         net (fo=6, routed)           1.009   136.150    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[12]_2[2]
    SLICE_X35Y10         LUT4 (Prop_lut4_I0_O)        0.124   136.274 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[3]_i_2__0/O
                         net (fo=4, routed)           0.577   136.850    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[3]
    SLICE_X35Y11         LUT5 (Prop_lut5_I1_O)        0.124   136.974 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_1__0/O
                         net (fo=8, routed)           0.766   137.740    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address_reg[3]
    SLICE_X28Y14         LUT4 (Prop_lut4_I3_O)        0.118   137.858 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[3]_i_2/O
                         net (fo=6, routed)           0.534   138.392    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[3]
    SLICE_X30Y17         LUT6 (Prop_lut6_I4_O)        0.326   138.718 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_41/O
                         net (fo=1, routed)           0.758   139.476    debuggerTop/values/r_nes_read_data_reg[7]_7
    SLICE_X38Y22         LUT5 (Prop_lut5_I0_O)        0.124   139.600 r  debuggerTop/values/blockRam_i_15__0/O
                         net (fo=16, routed)          3.012   142.612    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addra[3]
    RAMB36_X1Y13         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        1.544   183.672    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y13         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.487   184.159    
                         clock uncertainty           -0.183   183.976    
    RAMB36_X1Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566   183.410    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        183.410    
                         arrival time                        -142.612    
  -------------------------------------------------------------------
                         slack                                 40.799    

Slack (MET) :             40.823ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 rise@185.149ns - o_clk_5mhz_clk_wiz_0_1 fall@92.574ns)
  Data Path Delay:        50.763ns  (logic 9.132ns (17.989%)  route 41.631ns (82.011%))
  Logic Levels:           52  (LUT2=6 LUT3=3 LUT4=9 LUT5=13 LUT6=21)
  Clock Path Skew:        -0.240ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.455ns = ( 183.694 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.728ns = ( 91.847 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        1.812    91.847    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X30Y11         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y11         FDCE (Prop_fdce_C_Q)         0.524    92.371 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[1]/Q
                         net (fo=168, routed)         3.183    95.554    debuggerTop/nes/cpu2A03/cpu6502/decoder/Q[1]
    SLICE_X13Y7          LUT3 (Prop_lut3_I0_O)        0.124    95.678 r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_bus_db_n_i_17/O
                         net (fo=8, routed)           1.935    97.613    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_22
    SLICE_X26Y4          LUT6 (Prop_lut6_I3_O)        0.124    97.737 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_27__0/O
                         net (fo=1, routed)           0.965    98.702    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_27__0_n_2
    SLICE_X30Y3          LUT6 (Prop_lut6_I1_O)        0.124    98.826 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_13/O
                         net (fo=1, routed)           0.312    99.138    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_13_n_2
    SLICE_X30Y2          LUT6 (Prop_lut6_I3_O)        0.124    99.262 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_4/O
                         net (fo=10, routed)          0.840   100.101    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_4_n_2
    SLICE_X30Y9          LUT2 (Prop_lut2_I1_O)        0.150   100.251 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_8/O
                         net (fo=10, routed)          0.672   100.924    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_8_n_2
    SLICE_X33Y11         LUT6 (Prop_lut6_I4_O)        0.328   101.252 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_2/O
                         net (fo=9, routed)           0.985   102.237    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_0
    SLICE_X34Y13         LUT5 (Prop_lut5_I1_O)        0.150   102.387 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_2__0/O
                         net (fo=22, routed)          0.905   103.292    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[15]
    SLICE_X32Y17         LUT2 (Prop_lut2_I1_O)        0.328   103.620 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5/O
                         net (fo=28, routed)          0.661   104.282    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5_n_2
    SLICE_X31Y18         LUT6 (Prop_lut6_I2_O)        0.124   104.406 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17/O
                         net (fo=1, routed)           0.154   104.559    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17_n_2
    SLICE_X31Y18         LUT2 (Prop_lut2_I0_O)        0.124   104.683 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_7/O
                         net (fo=9, routed)           0.898   105.582    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_nes_ram_rw
    SLICE_X33Y21         LUT6 (Prop_lut6_I3_O)        0.124   105.706 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           0.598   106.304    debuggerTop/nes/cpu2A03/cpu6502/dl/D[6]
    SLICE_X33Y15         LUT4 (Prop_lut4_I3_O)        0.124   106.428 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[6]_i_2__0/O
                         net (fo=4, routed)           0.663   107.092    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[6]_0
    SLICE_X33Y10         LUT6 (Prop_lut6_I4_O)        0.124   107.216 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4/O
                         net (fo=1, routed)           0.433   107.649    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4_n_2
    SLICE_X33Y10         LUT5 (Prop_lut5_I0_O)        0.150   107.799 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_2/O
                         net (fo=9, routed)           0.778   108.577    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]_1
    SLICE_X35Y13         LUT5 (Prop_lut5_I0_O)        0.348   108.925 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[14]_i_2/O
                         net (fo=4, routed)           0.963   109.888    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[14]
    SLICE_X32Y17         LUT2 (Prop_lut2_I0_O)        0.332   110.220 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_5/O
                         net (fo=5, routed)           0.484   110.704    debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir_reg[0]_1
    SLICE_X30Y15         LUT6 (Prop_lut6_I3_O)        0.124   110.828 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir[0]_i_1/O
                         net (fo=4, routed)           0.450   111.278    debuggerTop/nes/cpu2A03/cpu6502/dl/D[0]
    SLICE_X32Y15         LUT4 (Prop_lut4_I3_O)        0.124   111.402 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_4__0/O
                         net (fo=6, routed)           0.890   112.292    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]_0
    SLICE_X30Y12         LUT2 (Prop_lut2_I1_O)        0.124   112.416 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0/O
                         net (fo=1, routed)           0.556   112.972    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0_n_2
    SLICE_X29Y9          LUT6 (Prop_lut6_I0_O)        0.124   113.096 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_1__0/O
                         net (fo=5, routed)           0.752   113.849    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[0]
    SLICE_X31Y13         LUT4 (Prop_lut4_I2_O)        0.118   113.967 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[0]_i_2/O
                         net (fo=9, routed)           0.685   114.651    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[0]
    SLICE_X26Y17         LUT5 (Prop_lut5_I3_O)        0.326   114.977 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_3/O
                         net (fo=108, routed)         1.097   116.074    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_1
    SLICE_X33Y27         LUT5 (Prop_lut5_I1_O)        0.124   116.198 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2/O
                         net (fo=1, routed)           0.524   116.723    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[5]
    SLICE_X33Y22         LUT6 (Prop_lut6_I2_O)        0.124   116.847 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_1/O
                         net (fo=4, routed)           0.785   117.632    debuggerTop/nes/cpu2A03/cpu6502/dl/D[5]
    SLICE_X33Y15         LUT4 (Prop_lut4_I3_O)        0.124   117.756 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[5]_i_2__0/O
                         net (fo=4, routed)           0.640   118.396    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[5]
    SLICE_X34Y10         LUT6 (Prop_lut6_I4_O)        0.124   118.520 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.301   118.821    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X35Y9          LUT5 (Prop_lut5_I0_O)        0.124   118.945 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.737   119.681    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_3[1]
    SLICE_X35Y13         LUT5 (Prop_lut5_I1_O)        0.118   119.799 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[10]_i_3/O
                         net (fo=29, routed)          1.111   120.910    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][1]
    SLICE_X29Y17         LUT4 (Prop_lut4_I1_O)        0.326   121.236 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_9/O
                         net (fo=1, routed)           0.154   121.390    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_9_n_2
    SLICE_X29Y17         LUT6 (Prop_lut6_I5_O)        0.124   121.514 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_4/O
                         net (fo=73, routed)          1.017   122.531    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[2]_0
    SLICE_X29Y28         LUT5 (Prop_lut5_I3_O)        0.124   122.655 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_2/O
                         net (fo=1, routed)           0.658   123.314    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[4]
    SLICE_X31Y21         LUT6 (Prop_lut6_I2_O)        0.124   123.438 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_1/O
                         net (fo=4, routed)           0.670   124.107    debuggerTop/nes/cpu2A03/cpu6502/dl/D[4]
    SLICE_X33Y15         LUT4 (Prop_lut4_I3_O)        0.124   124.231 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[4]_i_2__0/O
                         net (fo=4, routed)           0.695   124.926    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[4]
    SLICE_X34Y9          LUT6 (Prop_lut6_I5_O)        0.124   125.050 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2/O
                         net (fo=1, routed)           0.306   125.356    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2_n_2
    SLICE_X34Y8          LUT5 (Prop_lut5_I0_O)        0.124   125.480 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_1__0/O
                         net (fo=9, routed)           0.649   126.129    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_3[0]
    SLICE_X32Y13         LUT5 (Prop_lut5_I1_O)        0.118   126.247 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[12]_i_2/O
                         net (fo=4, routed)           0.707   126.954    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][0]
    SLICE_X30Y19         LUT6 (Prop_lut6_I4_O)        0.326   127.280 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_4/O
                         net (fo=29, routed)          0.519   127.799    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[12]
    SLICE_X32Y21         LUT6 (Prop_lut6_I0_O)        0.124   127.923 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[1]_i_1/O
                         net (fo=4, routed)           0.604   128.527    debuggerTop/nes/cpu2A03/cpu6502/dl/D[1]
    SLICE_X33Y15         LUT4 (Prop_lut4_I3_O)        0.124   128.651 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4__0/O
                         net (fo=5, routed)           0.831   129.482    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[1]
    SLICE_X30Y12         LUT2 (Prop_lut2_I1_O)        0.148   129.630 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0/O
                         net (fo=1, routed)           0.436   130.066    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0_n_2
    SLICE_X30Y11         LUT6 (Prop_lut6_I0_O)        0.328   130.394 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_1__0/O
                         net (fo=6, routed)           0.758   131.151    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[1]
    SLICE_X29Y13         LUT4 (Prop_lut4_I2_O)        0.118   131.269 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[1]_i_2/O
                         net (fo=9, routed)           0.763   132.032    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[1]
    SLICE_X27Y17         LUT5 (Prop_lut5_I3_O)        0.326   132.358 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_5/O
                         net (fo=80, routed)          1.248   133.606    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X30Y27         LUT6 (Prop_lut6_I5_O)        0.124   133.730 r  debuggerTop/nes/ppu/r_ir[2]_i_5/O
                         net (fo=1, routed)           0.492   134.222    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[2]_0
    SLICE_X30Y27         LUT5 (Prop_lut5_I0_O)        0.124   134.346 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2/O
                         net (fo=1, routed)           0.640   134.986    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[2]
    SLICE_X32Y21         LUT6 (Prop_lut6_I2_O)        0.124   135.110 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_1/O
                         net (fo=4, routed)           0.720   135.830    debuggerTop/nes/cpu2A03/cpu6502/dl/D[2]
    SLICE_X32Y15         LUT4 (Prop_lut4_I3_O)        0.124   135.954 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[2]_i_5__0/O
                         net (fo=5, routed)           0.822   136.776    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[2]_0
    SLICE_X33Y13         LUT3 (Prop_lut3_I2_O)        0.152   136.928 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3/O
                         net (fo=1, routed)           0.433   137.362    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_0
    SLICE_X33Y13         LUT5 (Prop_lut5_I2_O)        0.326   137.688 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_1/O
                         net (fo=3, routed)           0.453   138.140    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]_0[2]
    SLICE_X32Y13         LUT3 (Prop_lut3_I2_O)        0.124   138.264 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_nes_write_address[10]_i_2/O
                         net (fo=4, routed)           0.879   139.144    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address_reg[10][0]
    SLICE_X33Y18         LUT6 (Prop_lut6_I0_O)        0.124   139.268 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[10]_i_1/O
                         net (fo=2, routed)           0.444   139.711    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[10][10]
    SLICE_X33Y18         LUT6 (Prop_lut6_I1_O)        0.124   139.835 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_8/O
                         net (fo=16, routed)          2.775   142.610    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addra[10]
    RAMB36_X0Y11         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        1.566   183.694    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y11         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.487   184.181    
                         clock uncertainty           -0.183   183.998    
    RAMB36_X0Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566   183.432    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        183.432    
                         arrival time                        -142.610    
  -------------------------------------------------------------------
                         slack                                 40.823    

Slack (MET) :             40.909ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 rise@185.149ns - o_clk_5mhz_clk_wiz_0_1 fall@92.574ns)
  Data Path Delay:        50.655ns  (logic 8.902ns (17.574%)  route 41.753ns (82.426%))
  Logic Levels:           52  (LUT2=7 LUT3=1 LUT4=10 LUT5=13 LUT6=21)
  Clock Path Skew:        -0.262ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 183.672 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.728ns = ( 91.847 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        1.812    91.847    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X30Y11         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y11         FDCE (Prop_fdce_C_Q)         0.524    92.371 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[1]/Q
                         net (fo=168, routed)         3.183    95.554    debuggerTop/nes/cpu2A03/cpu6502/decoder/Q[1]
    SLICE_X13Y7          LUT3 (Prop_lut3_I0_O)        0.124    95.678 r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_bus_db_n_i_17/O
                         net (fo=8, routed)           1.935    97.613    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_22
    SLICE_X26Y4          LUT6 (Prop_lut6_I3_O)        0.124    97.737 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_27__0/O
                         net (fo=1, routed)           0.965    98.702    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_27__0_n_2
    SLICE_X30Y3          LUT6 (Prop_lut6_I1_O)        0.124    98.826 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_13/O
                         net (fo=1, routed)           0.312    99.138    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_13_n_2
    SLICE_X30Y2          LUT6 (Prop_lut6_I3_O)        0.124    99.262 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_4/O
                         net (fo=10, routed)          0.840   100.101    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_4_n_2
    SLICE_X30Y9          LUT2 (Prop_lut2_I1_O)        0.150   100.251 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_8/O
                         net (fo=10, routed)          0.672   100.924    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_8_n_2
    SLICE_X33Y11         LUT6 (Prop_lut6_I4_O)        0.328   101.252 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_2/O
                         net (fo=9, routed)           0.985   102.237    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_0
    SLICE_X34Y13         LUT5 (Prop_lut5_I1_O)        0.150   102.387 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_2__0/O
                         net (fo=22, routed)          0.905   103.292    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[15]
    SLICE_X32Y17         LUT2 (Prop_lut2_I1_O)        0.328   103.620 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5/O
                         net (fo=28, routed)          0.661   104.282    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5_n_2
    SLICE_X31Y18         LUT6 (Prop_lut6_I2_O)        0.124   104.406 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17/O
                         net (fo=1, routed)           0.154   104.559    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17_n_2
    SLICE_X31Y18         LUT2 (Prop_lut2_I0_O)        0.124   104.683 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_7/O
                         net (fo=9, routed)           0.898   105.582    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_nes_ram_rw
    SLICE_X33Y21         LUT6 (Prop_lut6_I3_O)        0.124   105.706 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           0.598   106.304    debuggerTop/nes/cpu2A03/cpu6502/dl/D[6]
    SLICE_X33Y15         LUT4 (Prop_lut4_I3_O)        0.124   106.428 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[6]_i_2__0/O
                         net (fo=4, routed)           0.663   107.092    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[6]_0
    SLICE_X33Y10         LUT6 (Prop_lut6_I4_O)        0.124   107.216 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4/O
                         net (fo=1, routed)           0.433   107.649    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4_n_2
    SLICE_X33Y10         LUT5 (Prop_lut5_I0_O)        0.150   107.799 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_2/O
                         net (fo=9, routed)           0.778   108.577    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]_1
    SLICE_X35Y13         LUT5 (Prop_lut5_I0_O)        0.348   108.925 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[14]_i_2/O
                         net (fo=4, routed)           0.963   109.888    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[14]
    SLICE_X32Y17         LUT2 (Prop_lut2_I0_O)        0.332   110.220 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_5/O
                         net (fo=5, routed)           0.484   110.704    debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir_reg[0]_1
    SLICE_X30Y15         LUT6 (Prop_lut6_I3_O)        0.124   110.828 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir[0]_i_1/O
                         net (fo=4, routed)           0.450   111.278    debuggerTop/nes/cpu2A03/cpu6502/dl/D[0]
    SLICE_X32Y15         LUT4 (Prop_lut4_I3_O)        0.124   111.402 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_4__0/O
                         net (fo=6, routed)           0.890   112.292    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]_0
    SLICE_X30Y12         LUT2 (Prop_lut2_I1_O)        0.124   112.416 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0/O
                         net (fo=1, routed)           0.556   112.972    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0_n_2
    SLICE_X29Y9          LUT6 (Prop_lut6_I0_O)        0.124   113.096 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_1__0/O
                         net (fo=5, routed)           0.752   113.849    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[0]
    SLICE_X31Y13         LUT4 (Prop_lut4_I2_O)        0.118   113.967 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[0]_i_2/O
                         net (fo=9, routed)           0.685   114.651    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[0]
    SLICE_X26Y17         LUT5 (Prop_lut5_I3_O)        0.326   114.977 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_3/O
                         net (fo=108, routed)         1.097   116.074    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_1
    SLICE_X33Y27         LUT5 (Prop_lut5_I1_O)        0.124   116.198 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2/O
                         net (fo=1, routed)           0.524   116.723    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[5]
    SLICE_X33Y22         LUT6 (Prop_lut6_I2_O)        0.124   116.847 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_1/O
                         net (fo=4, routed)           0.785   117.632    debuggerTop/nes/cpu2A03/cpu6502/dl/D[5]
    SLICE_X33Y15         LUT4 (Prop_lut4_I3_O)        0.124   117.756 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[5]_i_2__0/O
                         net (fo=4, routed)           0.640   118.396    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[5]
    SLICE_X34Y10         LUT6 (Prop_lut6_I4_O)        0.124   118.520 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.301   118.821    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X35Y9          LUT5 (Prop_lut5_I0_O)        0.124   118.945 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.737   119.681    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_3[1]
    SLICE_X35Y13         LUT5 (Prop_lut5_I1_O)        0.118   119.799 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[10]_i_3/O
                         net (fo=29, routed)          1.111   120.910    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][1]
    SLICE_X29Y17         LUT4 (Prop_lut4_I1_O)        0.326   121.236 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_9/O
                         net (fo=1, routed)           0.154   121.390    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_9_n_2
    SLICE_X29Y17         LUT6 (Prop_lut6_I5_O)        0.124   121.514 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_4/O
                         net (fo=73, routed)          1.017   122.531    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[2]_0
    SLICE_X29Y28         LUT5 (Prop_lut5_I3_O)        0.124   122.655 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_2/O
                         net (fo=1, routed)           0.658   123.314    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[4]
    SLICE_X31Y21         LUT6 (Prop_lut6_I2_O)        0.124   123.438 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_1/O
                         net (fo=4, routed)           0.670   124.107    debuggerTop/nes/cpu2A03/cpu6502/dl/D[4]
    SLICE_X33Y15         LUT4 (Prop_lut4_I3_O)        0.124   124.231 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[4]_i_2__0/O
                         net (fo=4, routed)           0.695   124.926    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[4]
    SLICE_X34Y9          LUT6 (Prop_lut6_I5_O)        0.124   125.050 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2/O
                         net (fo=1, routed)           0.306   125.356    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2_n_2
    SLICE_X34Y8          LUT5 (Prop_lut5_I0_O)        0.124   125.480 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_1__0/O
                         net (fo=9, routed)           0.649   126.129    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_3[0]
    SLICE_X32Y13         LUT5 (Prop_lut5_I1_O)        0.118   126.247 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[12]_i_2/O
                         net (fo=4, routed)           0.707   126.954    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][0]
    SLICE_X30Y19         LUT6 (Prop_lut6_I4_O)        0.326   127.280 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_4/O
                         net (fo=29, routed)          0.519   127.799    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[12]
    SLICE_X32Y21         LUT6 (Prop_lut6_I0_O)        0.124   127.923 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[1]_i_1/O
                         net (fo=4, routed)           0.604   128.527    debuggerTop/nes/cpu2A03/cpu6502/dl/D[1]
    SLICE_X33Y15         LUT4 (Prop_lut4_I3_O)        0.124   128.651 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4__0/O
                         net (fo=5, routed)           0.831   129.482    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[1]
    SLICE_X30Y12         LUT2 (Prop_lut2_I1_O)        0.148   129.630 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0/O
                         net (fo=1, routed)           0.436   130.066    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0_n_2
    SLICE_X30Y11         LUT6 (Prop_lut6_I0_O)        0.328   130.394 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_1__0/O
                         net (fo=6, routed)           0.758   131.151    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[1]
    SLICE_X29Y13         LUT4 (Prop_lut4_I2_O)        0.118   131.269 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[1]_i_2/O
                         net (fo=9, routed)           0.763   132.032    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[1]
    SLICE_X27Y17         LUT5 (Prop_lut5_I3_O)        0.326   132.358 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_5/O
                         net (fo=80, routed)          1.248   133.606    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X30Y27         LUT6 (Prop_lut6_I5_O)        0.124   133.730 r  debuggerTop/nes/ppu/r_ir[2]_i_5/O
                         net (fo=1, routed)           0.492   134.222    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[2]_0
    SLICE_X30Y27         LUT5 (Prop_lut5_I0_O)        0.124   134.346 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2/O
                         net (fo=1, routed)           0.640   134.986    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[2]
    SLICE_X32Y21         LUT6 (Prop_lut6_I2_O)        0.124   135.110 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_1/O
                         net (fo=4, routed)           0.720   135.830    debuggerTop/nes/cpu2A03/cpu6502/dl/D[2]
    SLICE_X32Y15         LUT4 (Prop_lut4_I3_O)        0.124   135.954 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[2]_i_5__0/O
                         net (fo=5, routed)           0.481   136.435    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[2]_0
    SLICE_X32Y11         LUT2 (Prop_lut2_I1_O)        0.124   136.559 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0/O
                         net (fo=1, routed)           0.490   137.049    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0_n_2
    SLICE_X32Y11         LUT6 (Prop_lut6_I0_O)        0.124   137.173 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_1__0/O
                         net (fo=7, routed)           0.614   137.787    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[2]_0
    SLICE_X30Y14         LUT4 (Prop_lut4_I2_O)        0.124   137.911 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[2]_i_2/O
                         net (fo=8, routed)           0.640   138.551    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[2]
    SLICE_X30Y17         LUT6 (Prop_lut6_I4_O)        0.124   138.675 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_42/O
                         net (fo=1, routed)           0.554   139.230    debuggerTop/values/r_nes_read_data_reg[7]_13
    SLICE_X33Y17         LUT5 (Prop_lut5_I0_O)        0.124   139.354 r  debuggerTop/values/blockRam_i_16/O
                         net (fo=16, routed)          3.148   142.502    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addra[2]
    RAMB36_X1Y13         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        1.544   183.672    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y13         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.487   184.159    
                         clock uncertainty           -0.183   183.976    
    RAMB36_X1Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[2])
                                                     -0.566   183.410    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        183.410    
                         arrival time                        -142.502    
  -------------------------------------------------------------------
                         slack                                 40.909    

Slack (MET) :             40.912ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 rise@185.149ns - o_clk_5mhz_clk_wiz_0_1 fall@92.574ns)
  Data Path Delay:        50.674ns  (logic 8.974ns (17.709%)  route 41.700ns (82.291%))
  Logic Levels:           51  (LUT2=6 LUT3=1 LUT4=10 LUT5=13 LUT6=21)
  Clock Path Skew:        -0.240ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.455ns = ( 183.694 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.728ns = ( 91.847 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        1.812    91.847    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X30Y11         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y11         FDCE (Prop_fdce_C_Q)         0.524    92.371 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[1]/Q
                         net (fo=168, routed)         3.183    95.554    debuggerTop/nes/cpu2A03/cpu6502/decoder/Q[1]
    SLICE_X13Y7          LUT3 (Prop_lut3_I0_O)        0.124    95.678 r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_bus_db_n_i_17/O
                         net (fo=8, routed)           1.935    97.613    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_22
    SLICE_X26Y4          LUT6 (Prop_lut6_I3_O)        0.124    97.737 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_27__0/O
                         net (fo=1, routed)           0.965    98.702    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_27__0_n_2
    SLICE_X30Y3          LUT6 (Prop_lut6_I1_O)        0.124    98.826 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_13/O
                         net (fo=1, routed)           0.312    99.138    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_13_n_2
    SLICE_X30Y2          LUT6 (Prop_lut6_I3_O)        0.124    99.262 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_4/O
                         net (fo=10, routed)          0.840   100.101    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_4_n_2
    SLICE_X30Y9          LUT2 (Prop_lut2_I1_O)        0.150   100.251 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_8/O
                         net (fo=10, routed)          0.672   100.924    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_8_n_2
    SLICE_X33Y11         LUT6 (Prop_lut6_I4_O)        0.328   101.252 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_2/O
                         net (fo=9, routed)           0.985   102.237    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_0
    SLICE_X34Y13         LUT5 (Prop_lut5_I1_O)        0.150   102.387 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_2__0/O
                         net (fo=22, routed)          0.905   103.292    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[15]
    SLICE_X32Y17         LUT2 (Prop_lut2_I1_O)        0.328   103.620 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5/O
                         net (fo=28, routed)          0.661   104.282    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5_n_2
    SLICE_X31Y18         LUT6 (Prop_lut6_I2_O)        0.124   104.406 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17/O
                         net (fo=1, routed)           0.154   104.559    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17_n_2
    SLICE_X31Y18         LUT2 (Prop_lut2_I0_O)        0.124   104.683 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_7/O
                         net (fo=9, routed)           0.898   105.582    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_nes_ram_rw
    SLICE_X33Y21         LUT6 (Prop_lut6_I3_O)        0.124   105.706 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           0.598   106.304    debuggerTop/nes/cpu2A03/cpu6502/dl/D[6]
    SLICE_X33Y15         LUT4 (Prop_lut4_I3_O)        0.124   106.428 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[6]_i_2__0/O
                         net (fo=4, routed)           0.663   107.092    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[6]_0
    SLICE_X33Y10         LUT6 (Prop_lut6_I4_O)        0.124   107.216 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4/O
                         net (fo=1, routed)           0.433   107.649    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4_n_2
    SLICE_X33Y10         LUT5 (Prop_lut5_I0_O)        0.150   107.799 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_2/O
                         net (fo=9, routed)           0.778   108.577    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]_1
    SLICE_X35Y13         LUT5 (Prop_lut5_I0_O)        0.348   108.925 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[14]_i_2/O
                         net (fo=4, routed)           0.963   109.888    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[14]
    SLICE_X32Y17         LUT2 (Prop_lut2_I0_O)        0.332   110.220 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_5/O
                         net (fo=5, routed)           0.484   110.704    debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir_reg[0]_1
    SLICE_X30Y15         LUT6 (Prop_lut6_I3_O)        0.124   110.828 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir[0]_i_1/O
                         net (fo=4, routed)           0.450   111.278    debuggerTop/nes/cpu2A03/cpu6502/dl/D[0]
    SLICE_X32Y15         LUT4 (Prop_lut4_I3_O)        0.124   111.402 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_4__0/O
                         net (fo=6, routed)           0.890   112.292    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]_0
    SLICE_X30Y12         LUT2 (Prop_lut2_I1_O)        0.124   112.416 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0/O
                         net (fo=1, routed)           0.556   112.972    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0_n_2
    SLICE_X29Y9          LUT6 (Prop_lut6_I0_O)        0.124   113.096 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_1__0/O
                         net (fo=5, routed)           0.752   113.849    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[0]
    SLICE_X31Y13         LUT4 (Prop_lut4_I2_O)        0.118   113.967 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[0]_i_2/O
                         net (fo=9, routed)           0.685   114.651    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[0]
    SLICE_X26Y17         LUT5 (Prop_lut5_I3_O)        0.326   114.977 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_3/O
                         net (fo=108, routed)         1.097   116.074    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_1
    SLICE_X33Y27         LUT5 (Prop_lut5_I1_O)        0.124   116.198 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2/O
                         net (fo=1, routed)           0.524   116.723    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[5]
    SLICE_X33Y22         LUT6 (Prop_lut6_I2_O)        0.124   116.847 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_1/O
                         net (fo=4, routed)           0.785   117.632    debuggerTop/nes/cpu2A03/cpu6502/dl/D[5]
    SLICE_X33Y15         LUT4 (Prop_lut4_I3_O)        0.124   117.756 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[5]_i_2__0/O
                         net (fo=4, routed)           0.640   118.396    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[5]
    SLICE_X34Y10         LUT6 (Prop_lut6_I4_O)        0.124   118.520 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.301   118.821    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X35Y9          LUT5 (Prop_lut5_I0_O)        0.124   118.945 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.737   119.681    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_3[1]
    SLICE_X35Y13         LUT5 (Prop_lut5_I1_O)        0.118   119.799 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[10]_i_3/O
                         net (fo=29, routed)          1.111   120.910    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][1]
    SLICE_X29Y17         LUT4 (Prop_lut4_I1_O)        0.326   121.236 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_9/O
                         net (fo=1, routed)           0.154   121.390    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_9_n_2
    SLICE_X29Y17         LUT6 (Prop_lut6_I5_O)        0.124   121.514 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_4/O
                         net (fo=73, routed)          1.017   122.531    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[2]_0
    SLICE_X29Y28         LUT5 (Prop_lut5_I3_O)        0.124   122.655 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_2/O
                         net (fo=1, routed)           0.658   123.314    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[4]
    SLICE_X31Y21         LUT6 (Prop_lut6_I2_O)        0.124   123.438 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_1/O
                         net (fo=4, routed)           0.670   124.107    debuggerTop/nes/cpu2A03/cpu6502/dl/D[4]
    SLICE_X33Y15         LUT4 (Prop_lut4_I3_O)        0.124   124.231 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[4]_i_2__0/O
                         net (fo=4, routed)           0.695   124.926    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[4]
    SLICE_X34Y9          LUT6 (Prop_lut6_I5_O)        0.124   125.050 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2/O
                         net (fo=1, routed)           0.306   125.356    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2_n_2
    SLICE_X34Y8          LUT5 (Prop_lut5_I0_O)        0.124   125.480 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_1__0/O
                         net (fo=9, routed)           0.649   126.129    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_3[0]
    SLICE_X32Y13         LUT5 (Prop_lut5_I1_O)        0.118   126.247 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[12]_i_2/O
                         net (fo=4, routed)           0.707   126.954    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][0]
    SLICE_X30Y19         LUT6 (Prop_lut6_I4_O)        0.326   127.280 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_4/O
                         net (fo=29, routed)          0.519   127.799    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[12]
    SLICE_X32Y21         LUT6 (Prop_lut6_I0_O)        0.124   127.923 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[1]_i_1/O
                         net (fo=4, routed)           0.604   128.527    debuggerTop/nes/cpu2A03/cpu6502/dl/D[1]
    SLICE_X33Y15         LUT4 (Prop_lut4_I3_O)        0.124   128.651 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4__0/O
                         net (fo=5, routed)           0.831   129.482    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[1]
    SLICE_X30Y12         LUT2 (Prop_lut2_I1_O)        0.148   129.630 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0/O
                         net (fo=1, routed)           0.436   130.066    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0_n_2
    SLICE_X30Y11         LUT6 (Prop_lut6_I0_O)        0.328   130.394 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_1__0/O
                         net (fo=6, routed)           0.758   131.151    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[1]
    SLICE_X29Y13         LUT4 (Prop_lut4_I2_O)        0.118   131.269 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[1]_i_2/O
                         net (fo=9, routed)           0.763   132.032    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[1]
    SLICE_X27Y17         LUT5 (Prop_lut5_I3_O)        0.326   132.358 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_5/O
                         net (fo=80, routed)          1.328   133.686    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X30Y25         LUT6 (Prop_lut6_I5_O)        0.124   133.810 r  debuggerTop/nes/ppu/r_ir[3]_i_5/O
                         net (fo=1, routed)           0.619   134.429    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[3]
    SLICE_X31Y25         LUT5 (Prop_lut5_I0_O)        0.124   134.553 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[3]_i_2/O
                         net (fo=1, routed)           0.464   135.016    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[3]
    SLICE_X31Y21         LUT6 (Prop_lut6_I2_O)        0.124   135.140 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[3]_i_1/O
                         net (fo=6, routed)           1.009   136.150    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[12]_2[2]
    SLICE_X35Y10         LUT4 (Prop_lut4_I0_O)        0.124   136.274 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[3]_i_2__0/O
                         net (fo=4, routed)           0.577   136.850    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[3]
    SLICE_X35Y11         LUT5 (Prop_lut5_I1_O)        0.124   136.974 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_1__0/O
                         net (fo=8, routed)           0.766   137.740    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address_reg[3]
    SLICE_X28Y14         LUT4 (Prop_lut4_I3_O)        0.118   137.858 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[3]_i_2/O
                         net (fo=6, routed)           0.838   138.696    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[3]
    SLICE_X30Y17         LUT6 (Prop_lut6_I0_O)        0.326   139.022 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[3]_i_1/O
                         net (fo=2, routed)           0.442   139.464    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[10][3]
    SLICE_X34Y17         LUT6 (Prop_lut6_I1_O)        0.124   139.588 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_15/O
                         net (fo=16, routed)          2.932   142.520    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addra[3]
    RAMB36_X0Y11         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        1.566   183.694    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y11         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.487   184.181    
                         clock uncertainty           -0.183   183.998    
    RAMB36_X0Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566   183.432    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        183.432    
                         arrival time                        -142.520    
  -------------------------------------------------------------------
                         slack                                 40.912    

Slack (MET) :             40.926ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 rise@185.149ns - o_clk_5mhz_clk_wiz_0_1 fall@92.574ns)
  Data Path Delay:        50.655ns  (logic 9.132ns (18.028%)  route 41.523ns (81.972%))
  Logic Levels:           52  (LUT2=6 LUT3=3 LUT4=9 LUT5=14 LUT6=20)
  Clock Path Skew:        -0.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.459ns = ( 183.690 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.728ns = ( 91.847 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        1.812    91.847    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X30Y11         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y11         FDCE (Prop_fdce_C_Q)         0.524    92.371 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[1]/Q
                         net (fo=168, routed)         3.183    95.554    debuggerTop/nes/cpu2A03/cpu6502/decoder/Q[1]
    SLICE_X13Y7          LUT3 (Prop_lut3_I0_O)        0.124    95.678 r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_bus_db_n_i_17/O
                         net (fo=8, routed)           1.935    97.613    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_22
    SLICE_X26Y4          LUT6 (Prop_lut6_I3_O)        0.124    97.737 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_27__0/O
                         net (fo=1, routed)           0.965    98.702    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_27__0_n_2
    SLICE_X30Y3          LUT6 (Prop_lut6_I1_O)        0.124    98.826 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_13/O
                         net (fo=1, routed)           0.312    99.138    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_13_n_2
    SLICE_X30Y2          LUT6 (Prop_lut6_I3_O)        0.124    99.262 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_4/O
                         net (fo=10, routed)          0.840   100.101    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_4_n_2
    SLICE_X30Y9          LUT2 (Prop_lut2_I1_O)        0.150   100.251 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_8/O
                         net (fo=10, routed)          0.672   100.924    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_8_n_2
    SLICE_X33Y11         LUT6 (Prop_lut6_I4_O)        0.328   101.252 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_2/O
                         net (fo=9, routed)           0.985   102.237    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_0
    SLICE_X34Y13         LUT5 (Prop_lut5_I1_O)        0.150   102.387 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_2__0/O
                         net (fo=22, routed)          0.905   103.292    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[15]
    SLICE_X32Y17         LUT2 (Prop_lut2_I1_O)        0.328   103.620 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5/O
                         net (fo=28, routed)          0.661   104.282    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5_n_2
    SLICE_X31Y18         LUT6 (Prop_lut6_I2_O)        0.124   104.406 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17/O
                         net (fo=1, routed)           0.154   104.559    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17_n_2
    SLICE_X31Y18         LUT2 (Prop_lut2_I0_O)        0.124   104.683 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_7/O
                         net (fo=9, routed)           0.898   105.582    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_nes_ram_rw
    SLICE_X33Y21         LUT6 (Prop_lut6_I3_O)        0.124   105.706 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           0.598   106.304    debuggerTop/nes/cpu2A03/cpu6502/dl/D[6]
    SLICE_X33Y15         LUT4 (Prop_lut4_I3_O)        0.124   106.428 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[6]_i_2__0/O
                         net (fo=4, routed)           0.663   107.092    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[6]_0
    SLICE_X33Y10         LUT6 (Prop_lut6_I4_O)        0.124   107.216 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4/O
                         net (fo=1, routed)           0.433   107.649    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4_n_2
    SLICE_X33Y10         LUT5 (Prop_lut5_I0_O)        0.150   107.799 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_2/O
                         net (fo=9, routed)           0.778   108.577    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]_1
    SLICE_X35Y13         LUT5 (Prop_lut5_I0_O)        0.348   108.925 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[14]_i_2/O
                         net (fo=4, routed)           0.963   109.888    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[14]
    SLICE_X32Y17         LUT2 (Prop_lut2_I0_O)        0.332   110.220 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_5/O
                         net (fo=5, routed)           0.484   110.704    debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir_reg[0]_1
    SLICE_X30Y15         LUT6 (Prop_lut6_I3_O)        0.124   110.828 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir[0]_i_1/O
                         net (fo=4, routed)           0.450   111.278    debuggerTop/nes/cpu2A03/cpu6502/dl/D[0]
    SLICE_X32Y15         LUT4 (Prop_lut4_I3_O)        0.124   111.402 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_4__0/O
                         net (fo=6, routed)           0.890   112.292    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]_0
    SLICE_X30Y12         LUT2 (Prop_lut2_I1_O)        0.124   112.416 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0/O
                         net (fo=1, routed)           0.556   112.972    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0_n_2
    SLICE_X29Y9          LUT6 (Prop_lut6_I0_O)        0.124   113.096 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_1__0/O
                         net (fo=5, routed)           0.752   113.849    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[0]
    SLICE_X31Y13         LUT4 (Prop_lut4_I2_O)        0.118   113.967 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[0]_i_2/O
                         net (fo=9, routed)           0.685   114.651    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[0]
    SLICE_X26Y17         LUT5 (Prop_lut5_I3_O)        0.326   114.977 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_3/O
                         net (fo=108, routed)         1.097   116.074    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_1
    SLICE_X33Y27         LUT5 (Prop_lut5_I1_O)        0.124   116.198 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2/O
                         net (fo=1, routed)           0.524   116.723    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[5]
    SLICE_X33Y22         LUT6 (Prop_lut6_I2_O)        0.124   116.847 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_1/O
                         net (fo=4, routed)           0.785   117.632    debuggerTop/nes/cpu2A03/cpu6502/dl/D[5]
    SLICE_X33Y15         LUT4 (Prop_lut4_I3_O)        0.124   117.756 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[5]_i_2__0/O
                         net (fo=4, routed)           0.640   118.396    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[5]
    SLICE_X34Y10         LUT6 (Prop_lut6_I4_O)        0.124   118.520 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.301   118.821    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X35Y9          LUT5 (Prop_lut5_I0_O)        0.124   118.945 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.737   119.681    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_3[1]
    SLICE_X35Y13         LUT5 (Prop_lut5_I1_O)        0.118   119.799 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[10]_i_3/O
                         net (fo=29, routed)          1.111   120.910    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][1]
    SLICE_X29Y17         LUT4 (Prop_lut4_I1_O)        0.326   121.236 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_9/O
                         net (fo=1, routed)           0.154   121.390    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_9_n_2
    SLICE_X29Y17         LUT6 (Prop_lut6_I5_O)        0.124   121.514 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_4/O
                         net (fo=73, routed)          1.017   122.531    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[2]_0
    SLICE_X29Y28         LUT5 (Prop_lut5_I3_O)        0.124   122.655 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_2/O
                         net (fo=1, routed)           0.658   123.314    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[4]
    SLICE_X31Y21         LUT6 (Prop_lut6_I2_O)        0.124   123.438 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_1/O
                         net (fo=4, routed)           0.670   124.107    debuggerTop/nes/cpu2A03/cpu6502/dl/D[4]
    SLICE_X33Y15         LUT4 (Prop_lut4_I3_O)        0.124   124.231 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[4]_i_2__0/O
                         net (fo=4, routed)           0.695   124.926    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[4]
    SLICE_X34Y9          LUT6 (Prop_lut6_I5_O)        0.124   125.050 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2/O
                         net (fo=1, routed)           0.306   125.356    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2_n_2
    SLICE_X34Y8          LUT5 (Prop_lut5_I0_O)        0.124   125.480 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_1__0/O
                         net (fo=9, routed)           0.649   126.129    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_3[0]
    SLICE_X32Y13         LUT5 (Prop_lut5_I1_O)        0.118   126.247 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[12]_i_2/O
                         net (fo=4, routed)           0.707   126.954    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][0]
    SLICE_X30Y19         LUT6 (Prop_lut6_I4_O)        0.326   127.280 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_4/O
                         net (fo=29, routed)          0.519   127.799    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[12]
    SLICE_X32Y21         LUT6 (Prop_lut6_I0_O)        0.124   127.923 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[1]_i_1/O
                         net (fo=4, routed)           0.604   128.527    debuggerTop/nes/cpu2A03/cpu6502/dl/D[1]
    SLICE_X33Y15         LUT4 (Prop_lut4_I3_O)        0.124   128.651 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4__0/O
                         net (fo=5, routed)           0.831   129.482    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[1]
    SLICE_X30Y12         LUT2 (Prop_lut2_I1_O)        0.148   129.630 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0/O
                         net (fo=1, routed)           0.436   130.066    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0_n_2
    SLICE_X30Y11         LUT6 (Prop_lut6_I0_O)        0.328   130.394 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_1__0/O
                         net (fo=6, routed)           0.758   131.151    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[1]
    SLICE_X29Y13         LUT4 (Prop_lut4_I2_O)        0.118   131.269 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[1]_i_2/O
                         net (fo=9, routed)           0.763   132.032    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[1]
    SLICE_X27Y17         LUT5 (Prop_lut5_I3_O)        0.326   132.358 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_5/O
                         net (fo=80, routed)          1.248   133.606    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X30Y27         LUT6 (Prop_lut6_I5_O)        0.124   133.730 r  debuggerTop/nes/ppu/r_ir[2]_i_5/O
                         net (fo=1, routed)           0.492   134.222    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[2]_0
    SLICE_X30Y27         LUT5 (Prop_lut5_I0_O)        0.124   134.346 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2/O
                         net (fo=1, routed)           0.640   134.986    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[2]
    SLICE_X32Y21         LUT6 (Prop_lut6_I2_O)        0.124   135.110 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_1/O
                         net (fo=4, routed)           0.720   135.830    debuggerTop/nes/cpu2A03/cpu6502/dl/D[2]
    SLICE_X32Y15         LUT4 (Prop_lut4_I3_O)        0.124   135.954 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[2]_i_5__0/O
                         net (fo=5, routed)           0.822   136.776    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[2]_0
    SLICE_X33Y13         LUT3 (Prop_lut3_I2_O)        0.152   136.928 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3/O
                         net (fo=1, routed)           0.433   137.362    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_0
    SLICE_X33Y13         LUT5 (Prop_lut5_I2_O)        0.326   137.688 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_1/O
                         net (fo=3, routed)           0.453   138.140    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]_0[2]
    SLICE_X32Y13         LUT3 (Prop_lut3_I2_O)        0.124   138.264 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_nes_write_address[10]_i_2/O
                         net (fo=4, routed)           0.892   139.156    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address_reg[10][0]
    SLICE_X33Y19         LUT6 (Prop_lut6_I4_O)        0.124   139.280 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_34__0/O
                         net (fo=1, routed)           0.641   139.921    debuggerTop/values/r_nes_read_data_reg[7]
    SLICE_X38Y22         LUT5 (Prop_lut5_I0_O)        0.124   140.045 r  debuggerTop/values/blockRam_i_8__0/O
                         net (fo=16, routed)          2.457   142.502    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addra[10]
    RAMB36_X0Y12         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        1.562   183.690    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y12         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487   184.177    
                         clock uncertainty           -0.183   183.994    
    RAMB36_X0Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566   183.428    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        183.428    
                         arrival time                        -142.502    
  -------------------------------------------------------------------
                         slack                                 40.926    

Slack (MET) :             40.949ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 rise@185.149ns - o_clk_5mhz_clk_wiz_0_1 fall@92.574ns)
  Data Path Delay:        50.628ns  (logic 8.778ns (17.338%)  route 41.850ns (82.662%))
  Logic Levels:           51  (LUT2=6 LUT3=3 LUT4=9 LUT5=12 LUT6=21)
  Clock Path Skew:        -0.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.464ns = ( 183.685 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.728ns = ( 91.847 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        1.812    91.847    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X30Y11         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y11         FDCE (Prop_fdce_C_Q)         0.524    92.371 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[1]/Q
                         net (fo=168, routed)         3.183    95.554    debuggerTop/nes/cpu2A03/cpu6502/decoder/Q[1]
    SLICE_X13Y7          LUT3 (Prop_lut3_I0_O)        0.124    95.678 r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_bus_db_n_i_17/O
                         net (fo=8, routed)           1.935    97.613    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_22
    SLICE_X26Y4          LUT6 (Prop_lut6_I3_O)        0.124    97.737 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_27__0/O
                         net (fo=1, routed)           0.965    98.702    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_27__0_n_2
    SLICE_X30Y3          LUT6 (Prop_lut6_I1_O)        0.124    98.826 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_13/O
                         net (fo=1, routed)           0.312    99.138    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_13_n_2
    SLICE_X30Y2          LUT6 (Prop_lut6_I3_O)        0.124    99.262 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_4/O
                         net (fo=10, routed)          0.840   100.101    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_4_n_2
    SLICE_X30Y9          LUT2 (Prop_lut2_I1_O)        0.150   100.251 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_8/O
                         net (fo=10, routed)          0.672   100.924    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_8_n_2
    SLICE_X33Y11         LUT6 (Prop_lut6_I4_O)        0.328   101.252 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_2/O
                         net (fo=9, routed)           0.985   102.237    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_0
    SLICE_X34Y13         LUT5 (Prop_lut5_I1_O)        0.150   102.387 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_2__0/O
                         net (fo=22, routed)          0.905   103.292    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[15]
    SLICE_X32Y17         LUT2 (Prop_lut2_I1_O)        0.328   103.620 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5/O
                         net (fo=28, routed)          0.661   104.282    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5_n_2
    SLICE_X31Y18         LUT6 (Prop_lut6_I2_O)        0.124   104.406 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17/O
                         net (fo=1, routed)           0.154   104.559    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17_n_2
    SLICE_X31Y18         LUT2 (Prop_lut2_I0_O)        0.124   104.683 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_7/O
                         net (fo=9, routed)           0.898   105.582    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_nes_ram_rw
    SLICE_X33Y21         LUT6 (Prop_lut6_I3_O)        0.124   105.706 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           0.598   106.304    debuggerTop/nes/cpu2A03/cpu6502/dl/D[6]
    SLICE_X33Y15         LUT4 (Prop_lut4_I3_O)        0.124   106.428 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[6]_i_2__0/O
                         net (fo=4, routed)           0.663   107.092    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[6]_0
    SLICE_X33Y10         LUT6 (Prop_lut6_I4_O)        0.124   107.216 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4/O
                         net (fo=1, routed)           0.433   107.649    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4_n_2
    SLICE_X33Y10         LUT5 (Prop_lut5_I0_O)        0.150   107.799 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_2/O
                         net (fo=9, routed)           0.778   108.577    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]_1
    SLICE_X35Y13         LUT5 (Prop_lut5_I0_O)        0.348   108.925 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[14]_i_2/O
                         net (fo=4, routed)           0.963   109.888    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[14]
    SLICE_X32Y17         LUT2 (Prop_lut2_I0_O)        0.332   110.220 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_5/O
                         net (fo=5, routed)           0.484   110.704    debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir_reg[0]_1
    SLICE_X30Y15         LUT6 (Prop_lut6_I3_O)        0.124   110.828 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir[0]_i_1/O
                         net (fo=4, routed)           0.450   111.278    debuggerTop/nes/cpu2A03/cpu6502/dl/D[0]
    SLICE_X32Y15         LUT4 (Prop_lut4_I3_O)        0.124   111.402 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_4__0/O
                         net (fo=6, routed)           0.890   112.292    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]_0
    SLICE_X30Y12         LUT2 (Prop_lut2_I1_O)        0.124   112.416 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0/O
                         net (fo=1, routed)           0.556   112.972    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0_n_2
    SLICE_X29Y9          LUT6 (Prop_lut6_I0_O)        0.124   113.096 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_1__0/O
                         net (fo=5, routed)           0.752   113.849    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[0]
    SLICE_X31Y13         LUT4 (Prop_lut4_I2_O)        0.118   113.967 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[0]_i_2/O
                         net (fo=9, routed)           0.685   114.651    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[0]
    SLICE_X26Y17         LUT5 (Prop_lut5_I3_O)        0.326   114.977 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_3/O
                         net (fo=108, routed)         1.097   116.074    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_1
    SLICE_X33Y27         LUT5 (Prop_lut5_I1_O)        0.124   116.198 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2/O
                         net (fo=1, routed)           0.524   116.723    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[5]
    SLICE_X33Y22         LUT6 (Prop_lut6_I2_O)        0.124   116.847 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_1/O
                         net (fo=4, routed)           0.785   117.632    debuggerTop/nes/cpu2A03/cpu6502/dl/D[5]
    SLICE_X33Y15         LUT4 (Prop_lut4_I3_O)        0.124   117.756 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[5]_i_2__0/O
                         net (fo=4, routed)           0.640   118.396    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[5]
    SLICE_X34Y10         LUT6 (Prop_lut6_I4_O)        0.124   118.520 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.301   118.821    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X35Y9          LUT5 (Prop_lut5_I0_O)        0.124   118.945 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.737   119.681    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_3[1]
    SLICE_X35Y13         LUT5 (Prop_lut5_I1_O)        0.118   119.799 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[10]_i_3/O
                         net (fo=29, routed)          1.111   120.910    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][1]
    SLICE_X29Y17         LUT4 (Prop_lut4_I1_O)        0.326   121.236 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_9/O
                         net (fo=1, routed)           0.154   121.390    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_9_n_2
    SLICE_X29Y17         LUT6 (Prop_lut6_I5_O)        0.124   121.514 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_4/O
                         net (fo=73, routed)          1.017   122.531    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[2]_0
    SLICE_X29Y28         LUT5 (Prop_lut5_I3_O)        0.124   122.655 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_2/O
                         net (fo=1, routed)           0.658   123.314    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[4]
    SLICE_X31Y21         LUT6 (Prop_lut6_I2_O)        0.124   123.438 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_1/O
                         net (fo=4, routed)           0.670   124.107    debuggerTop/nes/cpu2A03/cpu6502/dl/D[4]
    SLICE_X33Y15         LUT4 (Prop_lut4_I3_O)        0.124   124.231 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[4]_i_2__0/O
                         net (fo=4, routed)           0.695   124.926    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[4]
    SLICE_X34Y9          LUT6 (Prop_lut6_I5_O)        0.124   125.050 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2/O
                         net (fo=1, routed)           0.306   125.356    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2_n_2
    SLICE_X34Y8          LUT5 (Prop_lut5_I0_O)        0.124   125.480 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_1__0/O
                         net (fo=9, routed)           0.649   126.129    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_3[0]
    SLICE_X32Y13         LUT5 (Prop_lut5_I1_O)        0.118   126.247 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[12]_i_2/O
                         net (fo=4, routed)           0.707   126.954    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][0]
    SLICE_X30Y19         LUT6 (Prop_lut6_I4_O)        0.326   127.280 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_4/O
                         net (fo=29, routed)          0.519   127.799    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[12]
    SLICE_X32Y21         LUT6 (Prop_lut6_I0_O)        0.124   127.923 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[1]_i_1/O
                         net (fo=4, routed)           0.604   128.527    debuggerTop/nes/cpu2A03/cpu6502/dl/D[1]
    SLICE_X33Y15         LUT4 (Prop_lut4_I3_O)        0.124   128.651 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4__0/O
                         net (fo=5, routed)           0.831   129.482    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[1]
    SLICE_X30Y12         LUT2 (Prop_lut2_I1_O)        0.148   129.630 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0/O
                         net (fo=1, routed)           0.436   130.066    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0_n_2
    SLICE_X30Y11         LUT6 (Prop_lut6_I0_O)        0.328   130.394 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_1__0/O
                         net (fo=6, routed)           0.758   131.151    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[1]
    SLICE_X29Y13         LUT4 (Prop_lut4_I2_O)        0.118   131.269 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[1]_i_2/O
                         net (fo=9, routed)           0.763   132.032    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[1]
    SLICE_X27Y17         LUT5 (Prop_lut5_I3_O)        0.326   132.358 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_5/O
                         net (fo=80, routed)          1.328   133.686    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X30Y25         LUT6 (Prop_lut6_I5_O)        0.124   133.810 r  debuggerTop/nes/ppu/r_ir[3]_i_5/O
                         net (fo=1, routed)           0.619   134.429    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[3]
    SLICE_X31Y25         LUT5 (Prop_lut5_I0_O)        0.124   134.553 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[3]_i_2/O
                         net (fo=1, routed)           0.464   135.016    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[3]
    SLICE_X31Y21         LUT6 (Prop_lut6_I2_O)        0.124   135.140 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[3]_i_1/O
                         net (fo=6, routed)           1.009   136.150    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[12]_2[2]
    SLICE_X35Y10         LUT4 (Prop_lut4_I0_O)        0.124   136.274 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[3]_i_2__0/O
                         net (fo=4, routed)           0.910   137.183    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[3]
    SLICE_X34Y10         LUT6 (Prop_lut6_I0_O)        0.124   137.307 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_2/O
                         net (fo=6, routed)           0.455   137.762    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[3]
    SLICE_X36Y10         LUT3 (Prop_lut3_I1_O)        0.124   137.886 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[3]_i_1/O
                         net (fo=4, routed)           0.620   138.506    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[3]_8
    SLICE_X31Y13         LUT3 (Prop_lut3_I2_O)        0.124   138.630 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_31/O
                         net (fo=2, routed)           0.720   139.350    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[11]
    SLICE_X32Y18         LUT6 (Prop_lut6_I1_O)        0.124   139.474 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_7/O
                         net (fo=16, routed)          3.000   142.474    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addra[11]
    RAMB36_X0Y13         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        1.557   183.685    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y13         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.487   184.172    
                         clock uncertainty           -0.183   183.989    
    RAMB36_X0Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566   183.423    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        183.423    
                         arrival time                        -142.474    
  -------------------------------------------------------------------
                         slack                                 40.949    

Slack (MET) :             40.956ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 rise@185.149ns - o_clk_5mhz_clk_wiz_0_1 fall@92.574ns)
  Data Path Delay:        50.608ns  (logic 8.778ns (17.345%)  route 41.830ns (82.655%))
  Logic Levels:           51  (LUT2=6 LUT3=3 LUT4=9 LUT5=12 LUT6=21)
  Clock Path Skew:        -0.262ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 183.672 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.728ns = ( 91.847 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        1.812    91.847    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X30Y11         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y11         FDCE (Prop_fdce_C_Q)         0.524    92.371 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[1]/Q
                         net (fo=168, routed)         3.183    95.554    debuggerTop/nes/cpu2A03/cpu6502/decoder/Q[1]
    SLICE_X13Y7          LUT3 (Prop_lut3_I0_O)        0.124    95.678 r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_bus_db_n_i_17/O
                         net (fo=8, routed)           1.935    97.613    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_22
    SLICE_X26Y4          LUT6 (Prop_lut6_I3_O)        0.124    97.737 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_27__0/O
                         net (fo=1, routed)           0.965    98.702    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_27__0_n_2
    SLICE_X30Y3          LUT6 (Prop_lut6_I1_O)        0.124    98.826 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_13/O
                         net (fo=1, routed)           0.312    99.138    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_13_n_2
    SLICE_X30Y2          LUT6 (Prop_lut6_I3_O)        0.124    99.262 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_4/O
                         net (fo=10, routed)          0.840   100.101    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_4_n_2
    SLICE_X30Y9          LUT2 (Prop_lut2_I1_O)        0.150   100.251 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_8/O
                         net (fo=10, routed)          0.672   100.924    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_8_n_2
    SLICE_X33Y11         LUT6 (Prop_lut6_I4_O)        0.328   101.252 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_2/O
                         net (fo=9, routed)           0.985   102.237    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_0
    SLICE_X34Y13         LUT5 (Prop_lut5_I1_O)        0.150   102.387 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_2__0/O
                         net (fo=22, routed)          0.905   103.292    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[15]
    SLICE_X32Y17         LUT2 (Prop_lut2_I1_O)        0.328   103.620 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5/O
                         net (fo=28, routed)          0.661   104.282    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5_n_2
    SLICE_X31Y18         LUT6 (Prop_lut6_I2_O)        0.124   104.406 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17/O
                         net (fo=1, routed)           0.154   104.559    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17_n_2
    SLICE_X31Y18         LUT2 (Prop_lut2_I0_O)        0.124   104.683 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_7/O
                         net (fo=9, routed)           0.898   105.582    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_nes_ram_rw
    SLICE_X33Y21         LUT6 (Prop_lut6_I3_O)        0.124   105.706 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           0.598   106.304    debuggerTop/nes/cpu2A03/cpu6502/dl/D[6]
    SLICE_X33Y15         LUT4 (Prop_lut4_I3_O)        0.124   106.428 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[6]_i_2__0/O
                         net (fo=4, routed)           0.663   107.092    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[6]_0
    SLICE_X33Y10         LUT6 (Prop_lut6_I4_O)        0.124   107.216 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4/O
                         net (fo=1, routed)           0.433   107.649    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4_n_2
    SLICE_X33Y10         LUT5 (Prop_lut5_I0_O)        0.150   107.799 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_2/O
                         net (fo=9, routed)           0.778   108.577    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]_1
    SLICE_X35Y13         LUT5 (Prop_lut5_I0_O)        0.348   108.925 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[14]_i_2/O
                         net (fo=4, routed)           0.963   109.888    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[14]
    SLICE_X32Y17         LUT2 (Prop_lut2_I0_O)        0.332   110.220 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_5/O
                         net (fo=5, routed)           0.484   110.704    debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir_reg[0]_1
    SLICE_X30Y15         LUT6 (Prop_lut6_I3_O)        0.124   110.828 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir[0]_i_1/O
                         net (fo=4, routed)           0.450   111.278    debuggerTop/nes/cpu2A03/cpu6502/dl/D[0]
    SLICE_X32Y15         LUT4 (Prop_lut4_I3_O)        0.124   111.402 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_4__0/O
                         net (fo=6, routed)           0.890   112.292    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]_0
    SLICE_X30Y12         LUT2 (Prop_lut2_I1_O)        0.124   112.416 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0/O
                         net (fo=1, routed)           0.556   112.972    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0_n_2
    SLICE_X29Y9          LUT6 (Prop_lut6_I0_O)        0.124   113.096 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_1__0/O
                         net (fo=5, routed)           0.752   113.849    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[0]
    SLICE_X31Y13         LUT4 (Prop_lut4_I2_O)        0.118   113.967 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[0]_i_2/O
                         net (fo=9, routed)           0.685   114.651    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[0]
    SLICE_X26Y17         LUT5 (Prop_lut5_I3_O)        0.326   114.977 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_3/O
                         net (fo=108, routed)         1.097   116.074    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_1
    SLICE_X33Y27         LUT5 (Prop_lut5_I1_O)        0.124   116.198 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2/O
                         net (fo=1, routed)           0.524   116.723    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[5]
    SLICE_X33Y22         LUT6 (Prop_lut6_I2_O)        0.124   116.847 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_1/O
                         net (fo=4, routed)           0.785   117.632    debuggerTop/nes/cpu2A03/cpu6502/dl/D[5]
    SLICE_X33Y15         LUT4 (Prop_lut4_I3_O)        0.124   117.756 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[5]_i_2__0/O
                         net (fo=4, routed)           0.640   118.396    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[5]
    SLICE_X34Y10         LUT6 (Prop_lut6_I4_O)        0.124   118.520 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.301   118.821    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X35Y9          LUT5 (Prop_lut5_I0_O)        0.124   118.945 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.737   119.681    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_3[1]
    SLICE_X35Y13         LUT5 (Prop_lut5_I1_O)        0.118   119.799 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[10]_i_3/O
                         net (fo=29, routed)          1.111   120.910    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][1]
    SLICE_X29Y17         LUT4 (Prop_lut4_I1_O)        0.326   121.236 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_9/O
                         net (fo=1, routed)           0.154   121.390    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_9_n_2
    SLICE_X29Y17         LUT6 (Prop_lut6_I5_O)        0.124   121.514 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_4/O
                         net (fo=73, routed)          1.017   122.531    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[2]_0
    SLICE_X29Y28         LUT5 (Prop_lut5_I3_O)        0.124   122.655 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_2/O
                         net (fo=1, routed)           0.658   123.314    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[4]
    SLICE_X31Y21         LUT6 (Prop_lut6_I2_O)        0.124   123.438 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_1/O
                         net (fo=4, routed)           0.670   124.107    debuggerTop/nes/cpu2A03/cpu6502/dl/D[4]
    SLICE_X33Y15         LUT4 (Prop_lut4_I3_O)        0.124   124.231 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[4]_i_2__0/O
                         net (fo=4, routed)           0.695   124.926    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[4]
    SLICE_X34Y9          LUT6 (Prop_lut6_I5_O)        0.124   125.050 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2/O
                         net (fo=1, routed)           0.306   125.356    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2_n_2
    SLICE_X34Y8          LUT5 (Prop_lut5_I0_O)        0.124   125.480 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_1__0/O
                         net (fo=9, routed)           0.649   126.129    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_3[0]
    SLICE_X32Y13         LUT5 (Prop_lut5_I1_O)        0.118   126.247 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[12]_i_2/O
                         net (fo=4, routed)           0.707   126.954    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][0]
    SLICE_X30Y19         LUT6 (Prop_lut6_I4_O)        0.326   127.280 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_4/O
                         net (fo=29, routed)          0.519   127.799    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[12]
    SLICE_X32Y21         LUT6 (Prop_lut6_I0_O)        0.124   127.923 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[1]_i_1/O
                         net (fo=4, routed)           0.604   128.527    debuggerTop/nes/cpu2A03/cpu6502/dl/D[1]
    SLICE_X33Y15         LUT4 (Prop_lut4_I3_O)        0.124   128.651 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4__0/O
                         net (fo=5, routed)           0.831   129.482    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[1]
    SLICE_X30Y12         LUT2 (Prop_lut2_I1_O)        0.148   129.630 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0/O
                         net (fo=1, routed)           0.436   130.066    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0_n_2
    SLICE_X30Y11         LUT6 (Prop_lut6_I0_O)        0.328   130.394 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_1__0/O
                         net (fo=6, routed)           0.758   131.151    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[1]
    SLICE_X29Y13         LUT4 (Prop_lut4_I2_O)        0.118   131.269 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[1]_i_2/O
                         net (fo=9, routed)           0.763   132.032    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[1]
    SLICE_X27Y17         LUT5 (Prop_lut5_I3_O)        0.326   132.358 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_5/O
                         net (fo=80, routed)          1.328   133.686    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X30Y25         LUT6 (Prop_lut6_I5_O)        0.124   133.810 r  debuggerTop/nes/ppu/r_ir[3]_i_5/O
                         net (fo=1, routed)           0.619   134.429    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[3]
    SLICE_X31Y25         LUT5 (Prop_lut5_I0_O)        0.124   134.553 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[3]_i_2/O
                         net (fo=1, routed)           0.464   135.016    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[3]
    SLICE_X31Y21         LUT6 (Prop_lut6_I2_O)        0.124   135.140 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[3]_i_1/O
                         net (fo=6, routed)           1.009   136.150    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[12]_2[2]
    SLICE_X35Y10         LUT4 (Prop_lut4_I0_O)        0.124   136.274 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[3]_i_2__0/O
                         net (fo=4, routed)           0.910   137.183    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[3]
    SLICE_X34Y10         LUT6 (Prop_lut6_I0_O)        0.124   137.307 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_2/O
                         net (fo=6, routed)           0.455   137.762    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[3]
    SLICE_X36Y10         LUT3 (Prop_lut3_I1_O)        0.124   137.886 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[3]_i_1/O
                         net (fo=4, routed)           0.620   138.506    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[3]_8
    SLICE_X31Y13         LUT3 (Prop_lut3_I2_O)        0.124   138.630 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_31/O
                         net (fo=2, routed)           0.720   139.350    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[11]
    SLICE_X32Y18         LUT6 (Prop_lut6_I1_O)        0.124   139.474 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_7/O
                         net (fo=16, routed)          2.980   142.454    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addra[11]
    RAMB36_X1Y13         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        1.544   183.672    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y13         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.487   184.159    
                         clock uncertainty           -0.183   183.976    
    RAMB36_X1Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566   183.410    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        183.410    
                         arrival time                        -142.454    
  -------------------------------------------------------------------
                         slack                                 40.956    

Slack (MET) :             40.979ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 rise@185.149ns - o_clk_5mhz_clk_wiz_0_1 fall@92.574ns)
  Data Path Delay:        50.598ns  (logic 8.974ns (17.736%)  route 41.623ns (82.264%))
  Logic Levels:           51  (LUT2=6 LUT3=1 LUT4=10 LUT5=14 LUT6=20)
  Clock Path Skew:        -0.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.464ns = ( 183.685 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.728ns = ( 91.847 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        1.812    91.847    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X30Y11         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y11         FDCE (Prop_fdce_C_Q)         0.524    92.371 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[1]/Q
                         net (fo=168, routed)         3.183    95.554    debuggerTop/nes/cpu2A03/cpu6502/decoder/Q[1]
    SLICE_X13Y7          LUT3 (Prop_lut3_I0_O)        0.124    95.678 r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_bus_db_n_i_17/O
                         net (fo=8, routed)           1.935    97.613    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_22
    SLICE_X26Y4          LUT6 (Prop_lut6_I3_O)        0.124    97.737 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_27__0/O
                         net (fo=1, routed)           0.965    98.702    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_27__0_n_2
    SLICE_X30Y3          LUT6 (Prop_lut6_I1_O)        0.124    98.826 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_13/O
                         net (fo=1, routed)           0.312    99.138    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_13_n_2
    SLICE_X30Y2          LUT6 (Prop_lut6_I3_O)        0.124    99.262 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_4/O
                         net (fo=10, routed)          0.840   100.101    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_4_n_2
    SLICE_X30Y9          LUT2 (Prop_lut2_I1_O)        0.150   100.251 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_8/O
                         net (fo=10, routed)          0.672   100.924    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_8_n_2
    SLICE_X33Y11         LUT6 (Prop_lut6_I4_O)        0.328   101.252 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_2/O
                         net (fo=9, routed)           0.985   102.237    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_0
    SLICE_X34Y13         LUT5 (Prop_lut5_I1_O)        0.150   102.387 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_2__0/O
                         net (fo=22, routed)          0.905   103.292    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[15]
    SLICE_X32Y17         LUT2 (Prop_lut2_I1_O)        0.328   103.620 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5/O
                         net (fo=28, routed)          0.661   104.282    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5_n_2
    SLICE_X31Y18         LUT6 (Prop_lut6_I2_O)        0.124   104.406 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17/O
                         net (fo=1, routed)           0.154   104.559    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17_n_2
    SLICE_X31Y18         LUT2 (Prop_lut2_I0_O)        0.124   104.683 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_7/O
                         net (fo=9, routed)           0.898   105.582    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_nes_ram_rw
    SLICE_X33Y21         LUT6 (Prop_lut6_I3_O)        0.124   105.706 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           0.598   106.304    debuggerTop/nes/cpu2A03/cpu6502/dl/D[6]
    SLICE_X33Y15         LUT4 (Prop_lut4_I3_O)        0.124   106.428 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[6]_i_2__0/O
                         net (fo=4, routed)           0.663   107.092    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[6]_0
    SLICE_X33Y10         LUT6 (Prop_lut6_I4_O)        0.124   107.216 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4/O
                         net (fo=1, routed)           0.433   107.649    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4_n_2
    SLICE_X33Y10         LUT5 (Prop_lut5_I0_O)        0.150   107.799 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_2/O
                         net (fo=9, routed)           0.778   108.577    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]_1
    SLICE_X35Y13         LUT5 (Prop_lut5_I0_O)        0.348   108.925 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[14]_i_2/O
                         net (fo=4, routed)           0.963   109.888    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[14]
    SLICE_X32Y17         LUT2 (Prop_lut2_I0_O)        0.332   110.220 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_5/O
                         net (fo=5, routed)           0.484   110.704    debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir_reg[0]_1
    SLICE_X30Y15         LUT6 (Prop_lut6_I3_O)        0.124   110.828 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir[0]_i_1/O
                         net (fo=4, routed)           0.450   111.278    debuggerTop/nes/cpu2A03/cpu6502/dl/D[0]
    SLICE_X32Y15         LUT4 (Prop_lut4_I3_O)        0.124   111.402 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_4__0/O
                         net (fo=6, routed)           0.890   112.292    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]_0
    SLICE_X30Y12         LUT2 (Prop_lut2_I1_O)        0.124   112.416 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0/O
                         net (fo=1, routed)           0.556   112.972    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0_n_2
    SLICE_X29Y9          LUT6 (Prop_lut6_I0_O)        0.124   113.096 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_1__0/O
                         net (fo=5, routed)           0.752   113.849    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[0]
    SLICE_X31Y13         LUT4 (Prop_lut4_I2_O)        0.118   113.967 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[0]_i_2/O
                         net (fo=9, routed)           0.685   114.651    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[0]
    SLICE_X26Y17         LUT5 (Prop_lut5_I3_O)        0.326   114.977 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_3/O
                         net (fo=108, routed)         1.097   116.074    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_1
    SLICE_X33Y27         LUT5 (Prop_lut5_I1_O)        0.124   116.198 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2/O
                         net (fo=1, routed)           0.524   116.723    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[5]
    SLICE_X33Y22         LUT6 (Prop_lut6_I2_O)        0.124   116.847 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_1/O
                         net (fo=4, routed)           0.785   117.632    debuggerTop/nes/cpu2A03/cpu6502/dl/D[5]
    SLICE_X33Y15         LUT4 (Prop_lut4_I3_O)        0.124   117.756 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[5]_i_2__0/O
                         net (fo=4, routed)           0.640   118.396    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[5]
    SLICE_X34Y10         LUT6 (Prop_lut6_I4_O)        0.124   118.520 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.301   118.821    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X35Y9          LUT5 (Prop_lut5_I0_O)        0.124   118.945 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.737   119.681    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_3[1]
    SLICE_X35Y13         LUT5 (Prop_lut5_I1_O)        0.118   119.799 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[10]_i_3/O
                         net (fo=29, routed)          1.111   120.910    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][1]
    SLICE_X29Y17         LUT4 (Prop_lut4_I1_O)        0.326   121.236 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_9/O
                         net (fo=1, routed)           0.154   121.390    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_9_n_2
    SLICE_X29Y17         LUT6 (Prop_lut6_I5_O)        0.124   121.514 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_4/O
                         net (fo=73, routed)          1.017   122.531    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[2]_0
    SLICE_X29Y28         LUT5 (Prop_lut5_I3_O)        0.124   122.655 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_2/O
                         net (fo=1, routed)           0.658   123.314    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[4]
    SLICE_X31Y21         LUT6 (Prop_lut6_I2_O)        0.124   123.438 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_1/O
                         net (fo=4, routed)           0.670   124.107    debuggerTop/nes/cpu2A03/cpu6502/dl/D[4]
    SLICE_X33Y15         LUT4 (Prop_lut4_I3_O)        0.124   124.231 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[4]_i_2__0/O
                         net (fo=4, routed)           0.695   124.926    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[4]
    SLICE_X34Y9          LUT6 (Prop_lut6_I5_O)        0.124   125.050 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2/O
                         net (fo=1, routed)           0.306   125.356    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2_n_2
    SLICE_X34Y8          LUT5 (Prop_lut5_I0_O)        0.124   125.480 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_1__0/O
                         net (fo=9, routed)           0.649   126.129    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_3[0]
    SLICE_X32Y13         LUT5 (Prop_lut5_I1_O)        0.118   126.247 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[12]_i_2/O
                         net (fo=4, routed)           0.707   126.954    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][0]
    SLICE_X30Y19         LUT6 (Prop_lut6_I4_O)        0.326   127.280 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_4/O
                         net (fo=29, routed)          0.519   127.799    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[12]
    SLICE_X32Y21         LUT6 (Prop_lut6_I0_O)        0.124   127.923 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[1]_i_1/O
                         net (fo=4, routed)           0.604   128.527    debuggerTop/nes/cpu2A03/cpu6502/dl/D[1]
    SLICE_X33Y15         LUT4 (Prop_lut4_I3_O)        0.124   128.651 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4__0/O
                         net (fo=5, routed)           0.831   129.482    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[1]
    SLICE_X30Y12         LUT2 (Prop_lut2_I1_O)        0.148   129.630 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0/O
                         net (fo=1, routed)           0.436   130.066    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0_n_2
    SLICE_X30Y11         LUT6 (Prop_lut6_I0_O)        0.328   130.394 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_1__0/O
                         net (fo=6, routed)           0.758   131.151    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[1]
    SLICE_X29Y13         LUT4 (Prop_lut4_I2_O)        0.118   131.269 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[1]_i_2/O
                         net (fo=9, routed)           0.763   132.032    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[1]
    SLICE_X27Y17         LUT5 (Prop_lut5_I3_O)        0.326   132.358 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_5/O
                         net (fo=80, routed)          1.328   133.686    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X30Y25         LUT6 (Prop_lut6_I5_O)        0.124   133.810 r  debuggerTop/nes/ppu/r_ir[3]_i_5/O
                         net (fo=1, routed)           0.619   134.429    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[3]
    SLICE_X31Y25         LUT5 (Prop_lut5_I0_O)        0.124   134.553 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[3]_i_2/O
                         net (fo=1, routed)           0.464   135.016    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[3]
    SLICE_X31Y21         LUT6 (Prop_lut6_I2_O)        0.124   135.140 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[3]_i_1/O
                         net (fo=6, routed)           1.009   136.150    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[12]_2[2]
    SLICE_X35Y10         LUT4 (Prop_lut4_I0_O)        0.124   136.274 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[3]_i_2__0/O
                         net (fo=4, routed)           0.577   136.850    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[3]
    SLICE_X35Y11         LUT5 (Prop_lut5_I1_O)        0.124   136.974 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_1__0/O
                         net (fo=8, routed)           0.766   137.740    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address_reg[3]
    SLICE_X28Y14         LUT4 (Prop_lut4_I3_O)        0.118   137.858 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[3]_i_2/O
                         net (fo=6, routed)           0.534   138.392    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[3]
    SLICE_X30Y17         LUT6 (Prop_lut6_I4_O)        0.326   138.718 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_41/O
                         net (fo=1, routed)           0.758   139.476    debuggerTop/values/r_nes_read_data_reg[7]_7
    SLICE_X38Y22         LUT5 (Prop_lut5_I0_O)        0.124   139.600 r  debuggerTop/values/blockRam_i_15__0/O
                         net (fo=16, routed)          2.844   142.444    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addra[3]
    RAMB36_X0Y13         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        1.557   183.685    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y13         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.487   184.172    
                         clock uncertainty           -0.183   183.989    
    RAMB36_X0Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566   183.423    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        183.423    
                         arrival time                        -142.444    
  -------------------------------------------------------------------
                         slack                                 40.979    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 debuggerTop/debugger/r_value_data_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/values/r_profiler_sample_index_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.120%)  route 0.179ns (55.880%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        0.630    -0.534    debuggerTop/debugger/o_clk_5mhz
    SLICE_X20Y22         FDCE                                         r  debuggerTop/debugger/r_value_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y22         FDCE (Prop_fdce_C_Q)         0.141    -0.393 r  debuggerTop/debugger/r_value_data_reg[5]/Q
                         net (fo=4, routed)           0.179    -0.214    debuggerTop/values/r_profiler_sample_data_index_reg[15]_0[4]
    SLICE_X21Y20         FDRE                                         r  debuggerTop/values/r_profiler_sample_index_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        0.905    -0.768    debuggerTop/values/o_clk_5mhz
    SLICE_X21Y20         FDRE                                         r  debuggerTop/values/r_profiler_sample_index_reg[5]/C
                         clock pessimism              0.250    -0.519    
                         clock uncertainty            0.183    -0.336    
    SLICE_X21Y20         FDRE (Hold_fdre_C_D)         0.070    -0.266    debuggerTop/values/r_profiler_sample_index_reg[5]
  -------------------------------------------------------------------
                         required time                          0.266    
                         arrival time                          -0.214    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 debuggerTop/nes/ppu/r_video_address_reg[6]/C
                            (falling edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/mcu_patterntable/r_nes_write_address_reg[6]/D
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 fall@92.574ns - o_clk_5mhz_clk_wiz_0_1 fall@92.574ns)
  Data Path Delay:        0.305ns  (logic 0.167ns (54.762%)  route 0.138ns (45.238%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns = ( 91.798 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.540ns = ( 92.035 - 92.574 ) 
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    92.824 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    93.264    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    90.885 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    91.384    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    91.410 f  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        0.624    92.035    debuggerTop/nes/ppu/o_clk_5mhz
    SLICE_X42Y27         FDRE                                         r  debuggerTop/nes/ppu/r_video_address_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y27         FDRE (Prop_fdre_C_Q)         0.167    92.202 r  debuggerTop/nes/ppu/r_video_address_reg[6]/Q
                         net (fo=4, routed)           0.138    92.340    debuggerTop/mcu_patterntable/o_address_nametable[6]
    SLICE_X42Y28         FDCE                                         r  debuggerTop/mcu_patterntable/r_nes_write_address_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    93.012 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    93.492    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    90.329 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    90.872    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    90.901 f  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        0.897    91.798    debuggerTop/mcu_patterntable/o_clk_5mhz
    SLICE_X42Y28         FDCE                                         r  debuggerTop/mcu_patterntable/r_nes_write_address_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.251    92.049    
                         clock uncertainty            0.183    92.231    
    SLICE_X42Y28         FDCE (Hold_fdce_C_D)         0.056    92.287    debuggerTop/mcu_patterntable/r_nes_write_address_reg[6]
  -------------------------------------------------------------------
                         required time                        -92.287    
                         arrival time                          92.340    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.128ns (50.975%)  route 0.123ns (49.025%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        0.571    -0.593    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X33Y96         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y96         FDRE (Prop_fdre_C_Q)         0.128    -0.465 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[7]/Q
                         net (fo=3, routed)           0.123    -0.342    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_in_bin[7]
    SLICE_X30Y95         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        0.842    -0.831    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X30Y95         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                         clock pessimism              0.254    -0.577    
                         clock uncertainty            0.183    -0.394    
    SLICE_X30Y95         FDRE (Hold_fdre_C_D)         0.000    -0.394    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]
  -------------------------------------------------------------------
                         required time                          0.394    
                         arrival time                          -0.342    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'o_clk_5mhz_clk_wiz_0_1'  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/s/r_data_reg[3]/D
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 fall@92.574ns - o_clk_5mhz_clk_wiz_0_1 fall@92.574ns)
  Data Path Delay:        1.842ns  (logic 0.116ns (6.299%)  route 1.726ns (93.701%))
  Logic Levels:           3  (BUFG=1 LUT4=1 LUT6=1)
  Clock Path Skew:        1.481ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns = ( 91.810 - 92.574 ) 
    Source Clock Delay      (SCD):    -1.689ns = ( 90.885 - 92.574 ) 
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    92.824 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    93.264    pll/inst/i_clk_100mhz_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    90.885 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    91.384    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    91.410 f  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        0.859    92.269    debuggerTop/nes/cpu2A03/cpu6502/tcu/o_clk_5mhz
    SLICE_X35Y10         LUT4 (Prop_lut4_I1_O)        0.045    92.314 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[3]_i_2__0/O
                         net (fo=4, routed)           0.368    92.682    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[3]
    SLICE_X34Y10         LUT6 (Prop_lut6_I0_O)        0.045    92.727 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_2/O
                         net (fo=6, routed)           0.000    92.727    debuggerTop/nes/cpu2A03/cpu6502/s/D[3]
    SLICE_X34Y10         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/s/r_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    93.012 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    93.492    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    90.329 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    90.872    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    90.901 f  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        0.909    91.810    debuggerTop/nes/cpu2A03/cpu6502/s/o_clk_5mhz
    SLICE_X34Y10         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/s/r_data_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.557    92.367    
                         clock uncertainty            0.183    92.550    
    SLICE_X34Y10         FDCE (Hold_fdce_C_D)         0.124    92.674    debuggerTop/nes/cpu2A03/cpu6502/s/r_data_reg[3]
  -------------------------------------------------------------------
                         required time                        -92.674    
                         arrival time                          92.727    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'o_clk_5mhz_clk_wiz_0_1'  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/FSM_sequential_r_state_reg[1]/D
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 fall@92.574ns - o_clk_5mhz_clk_wiz_0_1 fall@92.574ns)
  Data Path Delay:        1.815ns  (logic 0.161ns (8.868%)  route 1.654ns (91.132%))
  Logic Levels:           4  (BUFG=1 LUT5=1 LUT6=2)
  Clock Path Skew:        1.479ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns = ( 91.808 - 92.574 ) 
    Source Clock Delay      (SCD):    -1.689ns = ( 90.885 - 92.574 ) 
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    92.824 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    93.264    pll/inst/i_clk_100mhz_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    90.885 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    91.384    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    91.410 f  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        0.880    92.290    debuggerTop/nes/cpu2A03/cpu6502/tcu/o_clk_5mhz
    SLICE_X28Y14         LUT5 (Prop_lut5_I0_O)        0.045    92.335 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state[1]_i_6/O
                         net (fo=2, routed)           0.164    92.500    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state[1]_i_6_n_2
    SLICE_X28Y15         LUT6 (Prop_lut6_I2_O)        0.045    92.545 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state[1]_i_3/O
                         net (fo=1, routed)           0.111    92.656    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state[1]_i_3_n_2
    SLICE_X29Y15         LUT6 (Prop_lut6_I3_O)        0.045    92.701 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state[1]_i_1/O
                         net (fo=1, routed)           0.000    92.701    debuggerTop/nes/cpu2A03/cpu6502_n_265
    SLICE_X29Y15         FDCE                                         r  debuggerTop/nes/cpu2A03/FSM_sequential_r_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    93.012 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    93.492    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    90.329 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    90.872    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    90.901 f  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        0.907    91.808    debuggerTop/nes/cpu2A03/o_clk_5mhz
    SLICE_X29Y15         FDCE                                         r  debuggerTop/nes/cpu2A03/FSM_sequential_r_state_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.557    92.365    
                         clock uncertainty            0.183    92.548    
    SLICE_X29Y15         FDCE (Hold_fdce_C_D)         0.098    92.646    debuggerTop/nes/cpu2A03/FSM_sequential_r_state_reg[1]
  -------------------------------------------------------------------
                         required time                        -92.646    
                         arrival time                          92.701    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 debuggerTop/nes/ppu/backgroundShiftAttributeTableLow/r_data_reg[5]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/backgroundShiftAttributeTableLow/r_data_reg[4]/D
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 fall@92.574ns - o_clk_5mhz_clk_wiz_0_1 fall@92.574ns)
  Data Path Delay:        0.326ns  (logic 0.146ns (44.839%)  route 0.180ns (55.161%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.781ns = ( 91.793 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.545ns = ( 92.030 - 92.574 ) 
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    92.824 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    93.264    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    90.885 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    91.384    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    91.410 f  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        0.619    92.030    debuggerTop/nes/ppu/backgroundShiftAttributeTableLow/o_clk_5mhz
    SLICE_X48Y24         FDCE                                         r  debuggerTop/nes/ppu/backgroundShiftAttributeTableLow/r_data_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y24         FDCE (Prop_fdce_C_Q)         0.146    92.176 r  debuggerTop/nes/ppu/backgroundShiftAttributeTableLow/r_data_reg[5]/Q
                         net (fo=2, routed)           0.180    92.355    debuggerTop/nes/ppu/backgroundShiftAttributeTableLow/r_data_reg_n_2_[5]
    SLICE_X48Y23         FDCE                                         r  debuggerTop/nes/ppu/backgroundShiftAttributeTableLow/r_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    93.012 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    93.492    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    90.329 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    90.872    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    90.901 f  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        0.892    91.793    debuggerTop/nes/ppu/backgroundShiftAttributeTableLow/o_clk_5mhz
    SLICE_X48Y23         FDCE                                         r  debuggerTop/nes/ppu/backgroundShiftAttributeTableLow/r_data_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.251    92.044    
                         clock uncertainty            0.183    92.226    
    SLICE_X48Y23         FDCE (Hold_fdce_C_D)         0.073    92.299    debuggerTop/nes/ppu/backgroundShiftAttributeTableLow/r_data_reg[4]
  -------------------------------------------------------------------
                         required time                        -92.299    
                         arrival time                          92.355    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 debuggerTop/debugger/r_value_data_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/values/r_profiler_sample_index_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.141ns (43.209%)  route 0.185ns (56.791%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.769ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        0.630    -0.534    debuggerTop/debugger/o_clk_5mhz
    SLICE_X20Y22         FDCE                                         r  debuggerTop/debugger/r_value_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y22         FDCE (Prop_fdce_C_Q)         0.141    -0.393 r  debuggerTop/debugger/r_value_data_reg[7]/Q
                         net (fo=4, routed)           0.185    -0.207    debuggerTop/values/r_profiler_sample_data_index_reg[15]_0[6]
    SLICE_X21Y21         FDRE                                         r  debuggerTop/values/r_profiler_sample_index_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        0.904    -0.769    debuggerTop/values/o_clk_5mhz
    SLICE_X21Y21         FDRE                                         r  debuggerTop/values/r_profiler_sample_index_reg[7]/C
                         clock pessimism              0.250    -0.520    
                         clock uncertainty            0.183    -0.337    
    SLICE_X21Y21         FDRE (Hold_fdre_C_D)         0.071    -0.266    debuggerTop/values/r_profiler_sample_index_reg[7]
  -------------------------------------------------------------------
                         required time                          0.266    
                         arrival time                          -0.207    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 debuggerTop/mcu_ram/r_nes_read_data_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/profiler/r_sample_data_write_reg[17]/D
                            (falling edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 fall@92.574ns - o_clk_5mhz_clk_wiz_0_1 fall@92.574ns)
  Data Path Delay:        0.353ns  (logic 0.191ns (54.139%)  route 0.162ns (45.861%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns = ( 91.800 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.536ns = ( 92.039 - 92.574 ) 
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    92.824 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    93.264    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    90.885 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    91.384    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    91.410 f  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        0.628    92.039    debuggerTop/mcu_ram/o_clk_5mhz
    SLICE_X32Y21         FDCE                                         r  debuggerTop/mcu_ram/r_nes_read_data_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y21         FDCE (Prop_fdce_C_Q)         0.146    92.185 r  debuggerTop/mcu_ram/r_nes_read_data_reg[1]/Q
                         net (fo=2, routed)           0.162    92.346    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[23][1]
    SLICE_X32Y22         LUT5 (Prop_lut5_I2_O)        0.045    92.391 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[17]_i_1/O
                         net (fo=1, routed)           0.000    92.391    debuggerTop/profiler/r_sample_data_write_reg[31]_0[17]
    SLICE_X32Y22         FDRE                                         r  debuggerTop/profiler/r_sample_data_write_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    93.012 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    93.492    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    90.329 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    90.872    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    90.901 f  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        0.899    91.800    debuggerTop/profiler/o_clk_5mhz
    SLICE_X32Y22         FDRE                                         r  debuggerTop/profiler/r_sample_data_write_reg[17]/C  (IS_INVERTED)
                         clock pessimism              0.252    92.052    
                         clock uncertainty            0.183    92.234    
    SLICE_X32Y22         FDRE (Hold_fdre_C_D)         0.098    92.332    debuggerTop/profiler/r_sample_data_write_reg[17]
  -------------------------------------------------------------------
                         required time                        -92.332    
                         arrival time                          92.391    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 debuggerTop/nes/ppu/r_video_address_reg[7]/C
                            (falling edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/mcu_patterntable/r_nes_write_address_reg[7]/D
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 fall@92.574ns - o_clk_5mhz_clk_wiz_0_1 fall@92.574ns)
  Data Path Delay:        0.326ns  (logic 0.146ns (44.749%)  route 0.180ns (55.250%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns = ( 91.798 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.542ns = ( 92.033 - 92.574 ) 
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    92.824 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    93.264    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    90.885 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    91.384    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    91.410 f  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        0.622    92.033    debuggerTop/nes/ppu/o_clk_5mhz
    SLICE_X43Y26         FDRE                                         r  debuggerTop/nes/ppu/r_video_address_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y26         FDRE (Prop_fdre_C_Q)         0.146    92.179 r  debuggerTop/nes/ppu/r_video_address_reg[7]/Q
                         net (fo=4, routed)           0.180    92.359    debuggerTop/mcu_patterntable/o_address_nametable[7]
    SLICE_X42Y28         FDCE                                         r  debuggerTop/mcu_patterntable/r_nes_write_address_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    93.012 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    93.492    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    90.329 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    90.872    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    90.901 f  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        0.897    91.798    debuggerTop/mcu_patterntable/o_clk_5mhz
    SLICE_X42Y28         FDCE                                         r  debuggerTop/mcu_patterntable/r_nes_write_address_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.251    92.049    
                         clock uncertainty            0.183    92.231    
    SLICE_X42Y28         FDCE (Hold_fdce_C_D)         0.067    92.298    debuggerTop/mcu_patterntable/r_nes_write_address_reg[7]
  -------------------------------------------------------------------
                         required time                        -92.298    
                         arrival time                          92.359    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 debuggerTop/debugger/r_value_data_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/values/r_profiler_sample_index_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.141ns (42.241%)  route 0.193ns (57.759%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.769ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        0.631    -0.533    debuggerTop/debugger/o_clk_5mhz
    SLICE_X20Y20         FDCE                                         r  debuggerTop/debugger/r_value_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y20         FDCE (Prop_fdce_C_Q)         0.141    -0.392 r  debuggerTop/debugger/r_value_data_reg[6]/Q
                         net (fo=4, routed)           0.193    -0.199    debuggerTop/values/r_profiler_sample_data_index_reg[15]_0[5]
    SLICE_X21Y21         FDRE                                         r  debuggerTop/values/r_profiler_sample_index_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        0.904    -0.769    debuggerTop/values/o_clk_5mhz
    SLICE_X21Y21         FDRE                                         r  debuggerTop/values/r_profiler_sample_index_reg[6]/C
                         clock pessimism              0.250    -0.520    
                         clock uncertainty            0.183    -0.337    
    SLICE_X21Y21         FDRE (Hold_fdre_C_D)         0.075    -0.262    debuggerTop/values/r_profiler_sample_index_reg[6]
  -------------------------------------------------------------------
                         required time                          0.262    
                         arrival time                          -0.199    
  -------------------------------------------------------------------
                         slack                                  0.063    





---------------------------------------------------------------------------------------------------
From Clock:  o_clk_25mhz_clk_wiz_0
  To Clock:  o_clk_25mhz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       17.220ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.057ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.220ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer0_reg[98][6]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        22.160ns  (logic 2.454ns (11.074%)  route 19.706ns (88.926%))
  Logic Levels:           0  
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.349ns = ( 38.254 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.850ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9350, routed)        1.690    -0.850    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X0Y38         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y38         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.454     1.604 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[8]
                         net (fo=765, routed)        19.706    21.310    debuggerTop/video_output/D[2]
    SLICE_X49Y195        FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[98][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9350, routed)        1.671    38.254    debuggerTop/video_output/o_clk_25mhz
    SLICE_X49Y195        FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[98][6]/C
                         clock pessimism              0.480    38.735    
                         clock uncertainty           -0.138    38.597    
    SLICE_X49Y195        FDCE (Setup_fdce_C_D)       -0.067    38.530    debuggerTop/video_output/r_linebuffer0_reg[98][6]
  -------------------------------------------------------------------
                         required time                         38.530    
                         arrival time                         -21.310    
  -------------------------------------------------------------------
                         slack                                 17.220    

Slack (MET) :             17.256ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer0_reg[96][6]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        22.111ns  (logic 2.454ns (11.099%)  route 19.657ns (88.901%))
  Logic Levels:           0  
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.349ns = ( 38.254 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.850ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9350, routed)        1.690    -0.850    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X0Y38         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y38         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.454     1.604 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[8]
                         net (fo=765, routed)        19.657    21.261    debuggerTop/video_output/D[2]
    SLICE_X48Y194        FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[96][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9350, routed)        1.671    38.254    debuggerTop/video_output/o_clk_25mhz
    SLICE_X48Y194        FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[96][6]/C
                         clock pessimism              0.480    38.735    
                         clock uncertainty           -0.138    38.597    
    SLICE_X48Y194        FDCE (Setup_fdce_C_D)       -0.081    38.516    debuggerTop/video_output/r_linebuffer0_reg[96][6]
  -------------------------------------------------------------------
                         required time                         38.516    
                         arrival time                         -21.261    
  -------------------------------------------------------------------
                         slack                                 17.256    

Slack (MET) :             17.303ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer0_reg[97][6]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        22.114ns  (logic 2.454ns (11.097%)  route 19.660ns (88.903%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.351ns = ( 38.252 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.850ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9350, routed)        1.690    -0.850    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X0Y38         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y38         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.454     1.604 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[8]
                         net (fo=765, routed)        19.660    21.264    debuggerTop/video_output/D[2]
    SLICE_X50Y194        FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[97][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9350, routed)        1.669    38.252    debuggerTop/video_output/o_clk_25mhz
    SLICE_X50Y194        FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[97][6]/C
                         clock pessimism              0.480    38.733    
                         clock uncertainty           -0.138    38.595    
    SLICE_X50Y194        FDCE (Setup_fdce_C_D)       -0.028    38.567    debuggerTop/video_output/r_linebuffer0_reg[97][6]
  -------------------------------------------------------------------
                         required time                         38.567    
                         arrival time                         -21.264    
  -------------------------------------------------------------------
                         slack                                 17.303    

Slack (MET) :             17.404ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer0_reg[104][6]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        21.977ns  (logic 2.454ns (11.166%)  route 19.523ns (88.834%))
  Logic Levels:           0  
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.349ns = ( 38.254 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.850ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9350, routed)        1.690    -0.850    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X0Y38         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y38         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.454     1.604 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[8]
                         net (fo=765, routed)        19.523    21.127    debuggerTop/video_output/D[2]
    SLICE_X48Y195        FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[104][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9350, routed)        1.671    38.254    debuggerTop/video_output/o_clk_25mhz
    SLICE_X48Y195        FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[104][6]/C
                         clock pessimism              0.480    38.735    
                         clock uncertainty           -0.138    38.597    
    SLICE_X48Y195        FDCE (Setup_fdce_C_D)       -0.067    38.530    debuggerTop/video_output/r_linebuffer0_reg[104][6]
  -------------------------------------------------------------------
                         required time                         38.530    
                         arrival time                         -21.127    
  -------------------------------------------------------------------
                         slack                                 17.404    

Slack (MET) :             17.408ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer0_reg[107][6]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        22.009ns  (logic 2.454ns (11.150%)  route 19.555ns (88.850%))
  Logic Levels:           0  
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.349ns = ( 38.254 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.850ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9350, routed)        1.690    -0.850    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X0Y38         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y38         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.454     1.604 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[8]
                         net (fo=765, routed)        19.555    21.158    debuggerTop/video_output/D[2]
    SLICE_X46Y195        FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[107][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9350, routed)        1.671    38.254    debuggerTop/video_output/o_clk_25mhz
    SLICE_X46Y195        FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[107][6]/C
                         clock pessimism              0.480    38.735    
                         clock uncertainty           -0.138    38.597    
    SLICE_X46Y195        FDCE (Setup_fdce_C_D)       -0.031    38.566    debuggerTop/video_output/r_linebuffer0_reg[107][6]
  -------------------------------------------------------------------
                         required time                         38.566    
                         arrival time                         -21.158    
  -------------------------------------------------------------------
                         slack                                 17.408    

Slack (MET) :             17.486ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer0_reg[101][6]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        21.931ns  (logic 2.454ns (11.190%)  route 19.477ns (88.810%))
  Logic Levels:           0  
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.349ns = ( 38.254 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.850ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9350, routed)        1.690    -0.850    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X0Y38         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y38         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.454     1.604 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[8]
                         net (fo=765, routed)        19.477    21.081    debuggerTop/video_output/D[2]
    SLICE_X46Y196        FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[101][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9350, routed)        1.671    38.254    debuggerTop/video_output/o_clk_25mhz
    SLICE_X46Y196        FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[101][6]/C
                         clock pessimism              0.480    38.735    
                         clock uncertainty           -0.138    38.597    
    SLICE_X46Y196        FDCE (Setup_fdce_C_D)       -0.031    38.566    debuggerTop/video_output/r_linebuffer0_reg[101][6]
  -------------------------------------------------------------------
                         required time                         38.566    
                         arrival time                         -21.081    
  -------------------------------------------------------------------
                         slack                                 17.486    

Slack (MET) :             17.547ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer0_reg[106][6]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        21.819ns  (logic 2.454ns (11.247%)  route 19.365ns (88.753%))
  Logic Levels:           0  
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.349ns = ( 38.254 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.850ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9350, routed)        1.690    -0.850    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X0Y38         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y38         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.454     1.604 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[8]
                         net (fo=765, routed)        19.365    20.969    debuggerTop/video_output/D[2]
    SLICE_X47Y195        FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[106][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9350, routed)        1.671    38.254    debuggerTop/video_output/o_clk_25mhz
    SLICE_X47Y195        FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[106][6]/C
                         clock pessimism              0.480    38.735    
                         clock uncertainty           -0.138    38.597    
    SLICE_X47Y195        FDCE (Setup_fdce_C_D)       -0.081    38.516    debuggerTop/video_output/r_linebuffer0_reg[106][6]
  -------------------------------------------------------------------
                         required time                         38.516    
                         arrival time                         -20.969    
  -------------------------------------------------------------------
                         slack                                 17.547    

Slack (MET) :             17.860ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer0_reg[111][6]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        21.529ns  (logic 2.454ns (11.398%)  route 19.075ns (88.602%))
  Logic Levels:           0  
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.349ns = ( 38.254 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.850ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9350, routed)        1.690    -0.850    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X0Y38         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y38         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.454     1.604 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[8]
                         net (fo=765, routed)        19.075    20.679    debuggerTop/video_output/D[2]
    SLICE_X47Y194        FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[111][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9350, routed)        1.671    38.254    debuggerTop/video_output/o_clk_25mhz
    SLICE_X47Y194        FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[111][6]/C
                         clock pessimism              0.480    38.735    
                         clock uncertainty           -0.138    38.597    
    SLICE_X47Y194        FDCE (Setup_fdce_C_D)       -0.058    38.539    debuggerTop/video_output/r_linebuffer0_reg[111][6]
  -------------------------------------------------------------------
                         required time                         38.539    
                         arrival time                         -20.679    
  -------------------------------------------------------------------
                         slack                                 17.860    

Slack (MET) :             17.863ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer0_reg[99][6]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        21.528ns  (logic 2.454ns (11.399%)  route 19.074ns (88.601%))
  Logic Levels:           0  
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.347ns = ( 38.256 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.850ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9350, routed)        1.690    -0.850    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X0Y38         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y38         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.454     1.604 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[8]
                         net (fo=765, routed)        19.074    20.678    debuggerTop/video_output/D[2]
    SLICE_X45Y194        FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[99][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9350, routed)        1.673    38.256    debuggerTop/video_output/o_clk_25mhz
    SLICE_X45Y194        FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[99][6]/C
                         clock pessimism              0.480    38.737    
                         clock uncertainty           -0.138    38.599    
    SLICE_X45Y194        FDCE (Setup_fdce_C_D)       -0.058    38.541    debuggerTop/video_output/r_linebuffer0_reg[99][6]
  -------------------------------------------------------------------
                         required time                         38.541    
                         arrival time                         -20.678    
  -------------------------------------------------------------------
                         slack                                 17.863    

Slack (MET) :             17.869ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer0_reg[100][6]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        21.515ns  (logic 2.454ns (11.406%)  route 19.061ns (88.594%))
  Logic Levels:           0  
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.350ns = ( 38.253 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.850ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9350, routed)        1.690    -0.850    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X0Y38         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y38         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.454     1.604 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[8]
                         net (fo=765, routed)        19.061    20.665    debuggerTop/video_output/D[2]
    SLICE_X48Y192        FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[100][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9350, routed)        1.670    38.253    debuggerTop/video_output/o_clk_25mhz
    SLICE_X48Y192        FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[100][6]/C
                         clock pessimism              0.480    38.734    
                         clock uncertainty           -0.138    38.596    
    SLICE_X48Y192        FDCE (Setup_fdce_C_D)       -0.062    38.534    debuggerTop/video_output/r_linebuffer0_reg[100][6]
  -------------------------------------------------------------------
                         required time                         38.534    
                         arrival time                         -20.665    
  -------------------------------------------------------------------
                         slack                                 17.869    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.164ns (54.395%)  route 0.137ns (45.605%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9350, routed)        0.572    -0.592    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X30Y98         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y98         FDRE (Prop_fdre_C_Q)         0.164    -0.428 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[6]/Q
                         net (fo=4, routed)           0.137    -0.291    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Q[2]
    SLICE_X29Y98         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9350, routed)        0.843    -0.830    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X29Y98         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/C
                         clock pessimism              0.275    -0.555    
                         clock uncertainty            0.138    -0.418    
    SLICE_X29Y98         FDRE (Hold_fdre_C_D)         0.070    -0.348    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]
  -------------------------------------------------------------------
                         required time                          0.348    
                         arrival time                          -0.291    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.141ns (48.065%)  route 0.152ns (51.935%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9350, routed)        0.572    -0.592    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X31Y98         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y98         FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/Q
                         net (fo=6, routed)           0.152    -0.299    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_pntr_plus1[3]
    SLICE_X30Y98         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9350, routed)        0.843    -0.830    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X30Y98         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism              0.251    -0.579    
                         clock uncertainty            0.138    -0.442    
    SLICE_X30Y98         FDRE (Hold_fdre_C_D)         0.064    -0.378    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.378    
                         arrival time                          -0.299    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9350, routed)        0.565    -0.599    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/dest_clk
    SLICE_X32Y104        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y104        FDRE (Prop_fdre_C_Q)         0.128    -0.471 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[1]/Q
                         net (fo=1, routed)           0.119    -0.352    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff[1]
    SLICE_X32Y104        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9350, routed)        0.836    -0.837    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/dest_clk
    SLICE_X32Y104        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[2]/C
                         clock pessimism              0.238    -0.599    
                         clock uncertainty            0.138    -0.461    
    SLICE_X32Y104        FDRE (Hold_fdre_C_D)         0.017    -0.444    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[2]
  -------------------------------------------------------------------
                         required time                          0.444    
                         arrival time                          -0.352    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 debuggerTop/vga_generator/r_x_reg[1]_rep/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.246ns (70.135%)  route 0.105ns (29.865%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9350, routed)        0.563    -0.601    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X30Y138        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y138        FDCE (Prop_fdce_C_Q)         0.148    -0.453 r  debuggerTop/vga_generator/r_x_reg[1]_rep/Q
                         net (fo=121, routed)         0.105    -0.348    debuggerTop/vga_generator/r_x_reg[1]_rep_0
    SLICE_X30Y138        LUT3 (Prop_lut3_I1_O)        0.098    -0.250 r  debuggerTop/vga_generator/r_x[2]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.250    debuggerTop/vga_generator/r_x[2]
    SLICE_X30Y138        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9350, routed)        0.834    -0.839    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X30Y138        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[2]/C
                         clock pessimism              0.238    -0.601    
                         clock uncertainty            0.138    -0.463    
    SLICE_X30Y138        FDCE (Hold_fdce_C_D)         0.120    -0.343    debuggerTop/vga_generator/r_x_reg[2]
  -------------------------------------------------------------------
                         required time                          0.343    
                         arrival time                          -0.250    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.504ns  (logic 0.164ns (32.548%)  route 0.340ns (67.452%))
  Logic Levels:           0  
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9350, routed)        0.565    -0.599    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X30Y104        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y104        FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          0.340    -0.095    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/SS[0]
    SLICE_X31Y98         FDSE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9350, routed)        0.843    -0.830    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X31Y98         FDSE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism              0.509    -0.321    
                         clock uncertainty            0.138    -0.184    
    SLICE_X31Y98         FDSE (Hold_fdse_C_S)        -0.018    -0.202    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.202    
                         arrival time                          -0.095    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.504ns  (logic 0.164ns (32.548%)  route 0.340ns (67.452%))
  Logic Levels:           0  
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9350, routed)        0.565    -0.599    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X30Y104        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y104        FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          0.340    -0.095    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/SS[0]
    SLICE_X31Y98         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9350, routed)        0.843    -0.830    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X31Y98         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism              0.509    -0.321    
                         clock uncertainty            0.138    -0.184    
    SLICE_X31Y98         FDRE (Hold_fdre_C_R)        -0.018    -0.202    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.202    
                         arrival time                          -0.095    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.504ns  (logic 0.164ns (32.548%)  route 0.340ns (67.452%))
  Logic Levels:           0  
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9350, routed)        0.565    -0.599    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X30Y104        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y104        FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          0.340    -0.095    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/SS[0]
    SLICE_X31Y98         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9350, routed)        0.843    -0.830    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X31Y98         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                         clock pessimism              0.509    -0.321    
                         clock uncertainty            0.138    -0.184    
    SLICE_X31Y98         FDRE (Hold_fdre_C_R)        -0.018    -0.202    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.202    
                         arrival time                          -0.095    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.504ns  (logic 0.164ns (32.548%)  route 0.340ns (67.452%))
  Logic Levels:           0  
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9350, routed)        0.565    -0.599    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X30Y104        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y104        FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          0.340    -0.095    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/SS[0]
    SLICE_X31Y98         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9350, routed)        0.843    -0.830    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X31Y98         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
                         clock pessimism              0.509    -0.321    
                         clock uncertainty            0.138    -0.184    
    SLICE_X31Y98         FDRE (Hold_fdre_C_R)        -0.018    -0.202    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.202    
                         arrival time                          -0.095    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.504ns  (logic 0.164ns (32.548%)  route 0.340ns (67.452%))
  Logic Levels:           0  
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9350, routed)        0.565    -0.599    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X30Y104        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y104        FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          0.340    -0.095    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/SS[0]
    SLICE_X31Y98         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9350, routed)        0.843    -0.830    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X31Y98         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/C
                         clock pessimism              0.509    -0.321    
                         clock uncertainty            0.138    -0.184    
    SLICE_X31Y98         FDRE (Hold_fdre_C_R)        -0.018    -0.202    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.202    
                         arrival time                          -0.095    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.504ns  (logic 0.164ns (32.548%)  route 0.340ns (67.452%))
  Logic Levels:           0  
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9350, routed)        0.565    -0.599    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X30Y104        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y104        FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          0.340    -0.095    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/SS[0]
    SLICE_X31Y98         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9350, routed)        0.843    -0.830    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X31Y98         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/C
                         clock pessimism              0.509    -0.321    
                         clock uncertainty            0.138    -0.184    
    SLICE_X31Y98         FDRE (Hold_fdre_C_R)        -0.018    -0.202    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.202    
                         arrival time                          -0.095    
  -------------------------------------------------------------------
                         slack                                  0.106    





---------------------------------------------------------------------------------------------------
From Clock:  o_clk_5mhz_clk_wiz_0
  To Clock:  o_clk_25mhz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack      183.860ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             183.860ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            185.149ns  (MaxDelay Path 185.149ns)
  Data Path Delay:        1.021ns  (logic 0.419ns (41.020%)  route 0.602ns (58.980%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 185.149ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y96                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X28Y96         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.602     1.021    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X28Y97         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  185.149   185.149    
    SLICE_X28Y97         FDRE (Setup_fdre_C_D)       -0.268   184.881    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                        184.881    
                         arrival time                          -1.021    
  -------------------------------------------------------------------
                         slack                                183.860    

Slack (MET) :             183.880ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            185.149ns  (MaxDelay Path 185.149ns)
  Data Path Delay:        1.003ns  (logic 0.419ns (41.795%)  route 0.584ns (58.205%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 185.149ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y95                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X28Y95         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.584     1.003    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[5]
    SLICE_X29Y95         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  185.149   185.149    
    SLICE_X29Y95         FDRE (Setup_fdre_C_D)       -0.267   184.882    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                        184.882    
                         arrival time                          -1.003    
  -------------------------------------------------------------------
                         slack                                183.880    

Slack (MET) :             183.956ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            185.149ns  (MaxDelay Path 185.149ns)
  Data Path Delay:        0.923ns  (logic 0.478ns (51.812%)  route 0.445ns (48.188%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 185.149ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y95                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X30Y95         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.445     0.923    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[7]
    SLICE_X29Y95         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  185.149   185.149    
    SLICE_X29Y95         FDRE (Setup_fdre_C_D)       -0.270   184.879    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                        184.879    
                         arrival time                          -0.923    
  -------------------------------------------------------------------
                         slack                                183.956    

Slack (MET) :             183.989ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            185.149ns  (MaxDelay Path 185.149ns)
  Data Path Delay:        0.892ns  (logic 0.419ns (46.995%)  route 0.473ns (53.005%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 185.149ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y95                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X28Y95         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.473     0.892    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X28Y94         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  185.149   185.149    
    SLICE_X28Y94         FDRE (Setup_fdre_C_D)       -0.268   184.881    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                        184.881    
                         arrival time                          -0.892    
  -------------------------------------------------------------------
                         slack                                183.989    

Slack (MET) :             183.994ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            185.149ns  (MaxDelay Path 185.149ns)
  Data Path Delay:        1.060ns  (logic 0.456ns (43.015%)  route 0.604ns (56.985%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 185.149ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y96                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X28Y96         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.604     1.060    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X28Y97         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  185.149   185.149    
    SLICE_X28Y97         FDRE (Setup_fdre_C_D)       -0.095   185.054    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                        185.054    
                         arrival time                          -1.060    
  -------------------------------------------------------------------
                         slack                                183.994    

Slack (MET) :             184.102ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            185.149ns  (MaxDelay Path 185.149ns)
  Data Path Delay:        0.954ns  (logic 0.518ns (54.280%)  route 0.436ns (45.720%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 185.149ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y95                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X30Y95         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.436     0.954    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[6]
    SLICE_X29Y95         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  185.149   185.149    
    SLICE_X29Y95         FDRE (Setup_fdre_C_D)       -0.093   185.056    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                        185.056    
                         arrival time                          -0.954    
  -------------------------------------------------------------------
                         slack                                184.102    

Slack (MET) :             184.103ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            185.149ns  (MaxDelay Path 185.149ns)
  Data Path Delay:        0.951ns  (logic 0.456ns (47.927%)  route 0.495ns (52.073%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 185.149ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y95                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X28Y95         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.495     0.951    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X28Y94         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  185.149   185.149    
    SLICE_X28Y94         FDRE (Setup_fdre_C_D)       -0.095   185.054    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                        185.054    
                         arrival time                          -0.951    
  -------------------------------------------------------------------
                         slack                                184.103    

Slack (MET) :             184.154ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            185.149ns  (MaxDelay Path 185.149ns)
  Data Path Delay:        0.902ns  (logic 0.456ns (50.534%)  route 0.446ns (49.466%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 185.149ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y95                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X28Y95         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.446     0.902    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[4]
    SLICE_X28Y94         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  185.149   185.149    
    SLICE_X28Y94         FDRE (Setup_fdre_C_D)       -0.093   185.056    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                        185.056    
                         arrival time                          -0.902    
  -------------------------------------------------------------------
                         slack                                184.154    





---------------------------------------------------------------------------------------------------
From Clock:  o_clk_5mhz_clk_wiz_0_1
  To Clock:  o_clk_25mhz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack      183.860ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             183.860ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            185.149ns  (MaxDelay Path 185.149ns)
  Data Path Delay:        1.021ns  (logic 0.419ns (41.020%)  route 0.602ns (58.980%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 185.149ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y96                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X28Y96         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.602     1.021    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X28Y97         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  185.149   185.149    
    SLICE_X28Y97         FDRE (Setup_fdre_C_D)       -0.268   184.881    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                        184.881    
                         arrival time                          -1.021    
  -------------------------------------------------------------------
                         slack                                183.860    

Slack (MET) :             183.880ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            185.149ns  (MaxDelay Path 185.149ns)
  Data Path Delay:        1.003ns  (logic 0.419ns (41.795%)  route 0.584ns (58.205%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 185.149ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y95                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X28Y95         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.584     1.003    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[5]
    SLICE_X29Y95         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  185.149   185.149    
    SLICE_X29Y95         FDRE (Setup_fdre_C_D)       -0.267   184.882    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                        184.882    
                         arrival time                          -1.003    
  -------------------------------------------------------------------
                         slack                                183.880    

Slack (MET) :             183.956ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            185.149ns  (MaxDelay Path 185.149ns)
  Data Path Delay:        0.923ns  (logic 0.478ns (51.812%)  route 0.445ns (48.188%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 185.149ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y95                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X30Y95         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.445     0.923    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[7]
    SLICE_X29Y95         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  185.149   185.149    
    SLICE_X29Y95         FDRE (Setup_fdre_C_D)       -0.270   184.879    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                        184.879    
                         arrival time                          -0.923    
  -------------------------------------------------------------------
                         slack                                183.956    

Slack (MET) :             183.989ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            185.149ns  (MaxDelay Path 185.149ns)
  Data Path Delay:        0.892ns  (logic 0.419ns (46.995%)  route 0.473ns (53.005%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 185.149ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y95                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X28Y95         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.473     0.892    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X28Y94         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  185.149   185.149    
    SLICE_X28Y94         FDRE (Setup_fdre_C_D)       -0.268   184.881    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                        184.881    
                         arrival time                          -0.892    
  -------------------------------------------------------------------
                         slack                                183.989    

Slack (MET) :             183.994ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            185.149ns  (MaxDelay Path 185.149ns)
  Data Path Delay:        1.060ns  (logic 0.456ns (43.015%)  route 0.604ns (56.985%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 185.149ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y96                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X28Y96         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.604     1.060    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X28Y97         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  185.149   185.149    
    SLICE_X28Y97         FDRE (Setup_fdre_C_D)       -0.095   185.054    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                        185.054    
                         arrival time                          -1.060    
  -------------------------------------------------------------------
                         slack                                183.994    

Slack (MET) :             184.102ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            185.149ns  (MaxDelay Path 185.149ns)
  Data Path Delay:        0.954ns  (logic 0.518ns (54.280%)  route 0.436ns (45.720%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 185.149ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y95                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X30Y95         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.436     0.954    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[6]
    SLICE_X29Y95         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  185.149   185.149    
    SLICE_X29Y95         FDRE (Setup_fdre_C_D)       -0.093   185.056    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                        185.056    
                         arrival time                          -0.954    
  -------------------------------------------------------------------
                         slack                                184.102    

Slack (MET) :             184.103ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            185.149ns  (MaxDelay Path 185.149ns)
  Data Path Delay:        0.951ns  (logic 0.456ns (47.927%)  route 0.495ns (52.073%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 185.149ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y95                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X28Y95         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.495     0.951    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X28Y94         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  185.149   185.149    
    SLICE_X28Y94         FDRE (Setup_fdre_C_D)       -0.095   185.054    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                        185.054    
                         arrival time                          -0.951    
  -------------------------------------------------------------------
                         slack                                184.103    

Slack (MET) :             184.154ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            185.149ns  (MaxDelay Path 185.149ns)
  Data Path Delay:        0.902ns  (logic 0.456ns (50.534%)  route 0.446ns (49.466%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 185.149ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y95                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X28Y95         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.446     0.902    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[4]
    SLICE_X28Y94         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  185.149   185.149    
    SLICE_X28Y94         FDRE (Setup_fdre_C_D)       -0.093   185.056    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                        185.056    
                         arrival time                          -0.902    
  -------------------------------------------------------------------
                         slack                                184.154    





---------------------------------------------------------------------------------------------------
From Clock:  o_clk_25mhz_clk_wiz_0
  To Clock:  o_clk_5mhz_clk_wiz_0_1

Setup :            1  Failing Endpoint ,  Worst Slack       -1.585ns,  Total Violation       -1.585ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.073ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.585ns  (required time - arrival time)
  Source:                 debuggerTop/video_output_sync/r_data_0_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output_sync/r_data_1_reg/D
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.990ns  (o_clk_5mhz_clk_wiz_0_1 rise@555.445ns - o_clk_25mhz_clk_wiz_0 rise@554.456ns)
  Data Path Delay:        2.050ns  (logic 0.456ns (22.246%)  route 1.594ns (77.754%))
  Logic Levels:           0  
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.341ns = ( 554.104 - 555.445 ) 
    Source Clock Delay      (SCD):    -0.731ns = ( 553.725 - 554.456 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.294ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                    554.456   554.456 r  
    E3                                                0.000   554.456 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   554.456    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482   555.937 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   557.170    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070   550.100 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719   551.819    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   551.915 r  pll/inst/clkout2_buf/O
                         net (fo=9350, routed)        1.809   553.725    debuggerTop/video_output_sync/o_clk_25mhz
    SLICE_X31Y156        FDCE                                         r  debuggerTop/video_output_sync/r_data_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y156        FDCE (Prop_fdce_C_Q)         0.456   554.181 r  debuggerTop/video_output_sync/r_data_0_reg/Q
                         net (fo=1, routed)           1.594   555.775    debuggerTop/video_output_sync/r_data_0
    SLICE_X30Y156        FDCE                                         r  debuggerTop/video_output_sync/r_data_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    555.445   555.445 r  
    E3                                                0.000   555.445 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   555.445    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   556.857 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   558.019    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   550.695 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   552.334    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   552.425 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        1.679   554.104    debuggerTop/video_output_sync/o_clk_5mhz
    SLICE_X30Y156        FDCE                                         r  debuggerTop/video_output_sync/r_data_1_reg/C
                         clock pessimism              0.395   554.499    
                         clock uncertainty           -0.294   554.205    
    SLICE_X30Y156        FDCE (Setup_fdce_C_D)       -0.016   554.189    debuggerTop/video_output_sync/r_data_1_reg
  -------------------------------------------------------------------
                         required time                        554.189    
                         arrival time                        -555.775    
  -------------------------------------------------------------------
                         slack                                 -1.585    

Slack (MET) :             38.273ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        1.066ns  (logic 0.478ns (44.825%)  route 0.588ns (55.175%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y96                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X30Y96         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.588     1.066    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[5]
    SLICE_X31Y96         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X31Y96         FDRE (Setup_fdre_C_D)       -0.265    39.339    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                         39.339    
                         arrival time                          -1.066    
  -------------------------------------------------------------------
                         slack                                 38.273    

Slack (MET) :             38.275ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        1.062ns  (logic 0.478ns (45.020%)  route 0.584ns (54.980%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y96                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X30Y96         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.584     1.062    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[7]
    SLICE_X31Y96         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X31Y96         FDRE (Setup_fdre_C_D)       -0.267    39.337    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                         39.337    
                         arrival time                          -1.062    
  -------------------------------------------------------------------
                         slack                                 38.275    

Slack (MET) :             38.402ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        1.155ns  (logic 0.518ns (44.834%)  route 0.637ns (55.166%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y96                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X30Y96         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.637     1.155    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[6]
    SLICE_X30Y95         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X30Y95         FDRE (Setup_fdre_C_D)       -0.047    39.557    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                         39.557    
                         arrival time                          -1.155    
  -------------------------------------------------------------------
                         slack                                 38.402    

Slack (MET) :             38.403ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        1.106ns  (logic 0.518ns (46.828%)  route 0.588ns (53.172%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y96                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X30Y96         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.588     1.106    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X31Y96         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X31Y96         FDRE (Setup_fdre_C_D)       -0.095    39.509    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         39.509    
                         arrival time                          -1.106    
  -------------------------------------------------------------------
                         slack                                 38.403    

Slack (MET) :             38.422ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        0.958ns  (logic 0.478ns (49.888%)  route 0.480ns (50.112%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y96                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X30Y96         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.480     0.958    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X30Y97         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X30Y97         FDRE (Setup_fdre_C_D)       -0.224    39.380    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         39.380    
                         arrival time                          -0.958    
  -------------------------------------------------------------------
                         slack                                 38.422    

Slack (MET) :             38.435ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        0.955ns  (logic 0.478ns (50.067%)  route 0.477ns (49.933%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y96                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X30Y96         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.477     0.955    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X34Y96         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X34Y96         FDRE (Setup_fdre_C_D)       -0.214    39.390    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         39.390    
                         arrival time                          -0.955    
  -------------------------------------------------------------------
                         slack                                 38.435    

Slack (MET) :             38.436ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        1.121ns  (logic 0.518ns (46.206%)  route 0.603ns (53.794%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y96                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X30Y96         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.603     1.121    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X34Y96         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X34Y96         FDRE (Setup_fdre_C_D)       -0.047    39.557    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                         39.557    
                         arrival time                          -1.121    
  -------------------------------------------------------------------
                         slack                                 38.436    

Slack (MET) :             38.472ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        1.089ns  (logic 0.518ns (47.570%)  route 0.571ns (52.430%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y96                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X30Y96         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.571     1.089    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[4]
    SLICE_X30Y97         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X30Y97         FDRE (Setup_fdre_C_D)       -0.043    39.561    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                         39.561    
                         arrival time                          -1.089    
  -------------------------------------------------------------------
                         slack                                 38.472    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 debuggerTop/video_output_sync/r_data_0_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output_sync/r_data_1_reg/D
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.749ns  (logic 0.141ns (18.830%)  route 0.608ns (81.170%))
  Logic Levels:           0  
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.751ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.294ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9350, routed)        0.648    -0.516    debuggerTop/video_output_sync/o_clk_25mhz
    SLICE_X31Y156        FDCE                                         r  debuggerTop/video_output_sync/r_data_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y156        FDCE (Prop_fdce_C_Q)         0.141    -0.375 r  debuggerTop/video_output_sync/r_data_0_reg/Q
                         net (fo=1, routed)           0.608     0.233    debuggerTop/video_output_sync/r_data_0
    SLICE_X30Y156        FDCE                                         r  debuggerTop/video_output_sync/r_data_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        0.922    -0.751    debuggerTop/video_output_sync/o_clk_5mhz
    SLICE_X30Y156        FDCE                                         r  debuggerTop/video_output_sync/r_data_1_reg/C
                         clock pessimism              0.557    -0.194    
                         clock uncertainty            0.294     0.100    
    SLICE_X30Y156        FDCE (Hold_fdce_C_D)         0.060     0.160    debuggerTop/video_output_sync/r_data_1_reg
  -------------------------------------------------------------------
                         required time                         -0.160    
                         arrival time                           0.233    
  -------------------------------------------------------------------
                         slack                                  0.073    





---------------------------------------------------------------------------------------------------
From Clock:  o_clk_5mhz_clk_wiz_0
  To Clock:  o_clk_5mhz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       40.583ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.052ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             40.583ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 rise@185.149ns - o_clk_5mhz_clk_wiz_0 fall@92.574ns)
  Data Path Delay:        50.993ns  (logic 9.132ns (17.908%)  route 41.861ns (82.092%))
  Logic Levels:           52  (LUT2=6 LUT3=3 LUT4=9 LUT5=14 LUT6=20)
  Clock Path Skew:        -0.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.464ns = ( 183.685 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.728ns = ( 91.847 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        1.812    91.847    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X30Y11         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y11         FDCE (Prop_fdce_C_Q)         0.524    92.371 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[1]/Q
                         net (fo=168, routed)         3.183    95.554    debuggerTop/nes/cpu2A03/cpu6502/decoder/Q[1]
    SLICE_X13Y7          LUT3 (Prop_lut3_I0_O)        0.124    95.678 r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_bus_db_n_i_17/O
                         net (fo=8, routed)           1.935    97.613    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_22
    SLICE_X26Y4          LUT6 (Prop_lut6_I3_O)        0.124    97.737 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_27__0/O
                         net (fo=1, routed)           0.965    98.702    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_27__0_n_2
    SLICE_X30Y3          LUT6 (Prop_lut6_I1_O)        0.124    98.826 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_13/O
                         net (fo=1, routed)           0.312    99.138    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_13_n_2
    SLICE_X30Y2          LUT6 (Prop_lut6_I3_O)        0.124    99.262 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_4/O
                         net (fo=10, routed)          0.840   100.101    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_4_n_2
    SLICE_X30Y9          LUT2 (Prop_lut2_I1_O)        0.150   100.251 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_8/O
                         net (fo=10, routed)          0.672   100.924    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_8_n_2
    SLICE_X33Y11         LUT6 (Prop_lut6_I4_O)        0.328   101.252 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_2/O
                         net (fo=9, routed)           0.985   102.237    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_0
    SLICE_X34Y13         LUT5 (Prop_lut5_I1_O)        0.150   102.387 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_2__0/O
                         net (fo=22, routed)          0.905   103.292    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[15]
    SLICE_X32Y17         LUT2 (Prop_lut2_I1_O)        0.328   103.620 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5/O
                         net (fo=28, routed)          0.661   104.282    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5_n_2
    SLICE_X31Y18         LUT6 (Prop_lut6_I2_O)        0.124   104.406 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17/O
                         net (fo=1, routed)           0.154   104.559    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17_n_2
    SLICE_X31Y18         LUT2 (Prop_lut2_I0_O)        0.124   104.683 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_7/O
                         net (fo=9, routed)           0.898   105.582    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_nes_ram_rw
    SLICE_X33Y21         LUT6 (Prop_lut6_I3_O)        0.124   105.706 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           0.598   106.304    debuggerTop/nes/cpu2A03/cpu6502/dl/D[6]
    SLICE_X33Y15         LUT4 (Prop_lut4_I3_O)        0.124   106.428 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[6]_i_2__0/O
                         net (fo=4, routed)           0.663   107.092    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[6]_0
    SLICE_X33Y10         LUT6 (Prop_lut6_I4_O)        0.124   107.216 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4/O
                         net (fo=1, routed)           0.433   107.649    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4_n_2
    SLICE_X33Y10         LUT5 (Prop_lut5_I0_O)        0.150   107.799 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_2/O
                         net (fo=9, routed)           0.778   108.577    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]_1
    SLICE_X35Y13         LUT5 (Prop_lut5_I0_O)        0.348   108.925 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[14]_i_2/O
                         net (fo=4, routed)           0.963   109.888    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[14]
    SLICE_X32Y17         LUT2 (Prop_lut2_I0_O)        0.332   110.220 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_5/O
                         net (fo=5, routed)           0.484   110.704    debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir_reg[0]_1
    SLICE_X30Y15         LUT6 (Prop_lut6_I3_O)        0.124   110.828 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir[0]_i_1/O
                         net (fo=4, routed)           0.450   111.278    debuggerTop/nes/cpu2A03/cpu6502/dl/D[0]
    SLICE_X32Y15         LUT4 (Prop_lut4_I3_O)        0.124   111.402 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_4__0/O
                         net (fo=6, routed)           0.890   112.292    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]_0
    SLICE_X30Y12         LUT2 (Prop_lut2_I1_O)        0.124   112.416 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0/O
                         net (fo=1, routed)           0.556   112.972    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0_n_2
    SLICE_X29Y9          LUT6 (Prop_lut6_I0_O)        0.124   113.096 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_1__0/O
                         net (fo=5, routed)           0.752   113.849    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[0]
    SLICE_X31Y13         LUT4 (Prop_lut4_I2_O)        0.118   113.967 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[0]_i_2/O
                         net (fo=9, routed)           0.685   114.651    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[0]
    SLICE_X26Y17         LUT5 (Prop_lut5_I3_O)        0.326   114.977 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_3/O
                         net (fo=108, routed)         1.097   116.074    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_1
    SLICE_X33Y27         LUT5 (Prop_lut5_I1_O)        0.124   116.198 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2/O
                         net (fo=1, routed)           0.524   116.723    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[5]
    SLICE_X33Y22         LUT6 (Prop_lut6_I2_O)        0.124   116.847 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_1/O
                         net (fo=4, routed)           0.785   117.632    debuggerTop/nes/cpu2A03/cpu6502/dl/D[5]
    SLICE_X33Y15         LUT4 (Prop_lut4_I3_O)        0.124   117.756 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[5]_i_2__0/O
                         net (fo=4, routed)           0.640   118.396    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[5]
    SLICE_X34Y10         LUT6 (Prop_lut6_I4_O)        0.124   118.520 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.301   118.821    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X35Y9          LUT5 (Prop_lut5_I0_O)        0.124   118.945 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.737   119.681    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_3[1]
    SLICE_X35Y13         LUT5 (Prop_lut5_I1_O)        0.118   119.799 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[10]_i_3/O
                         net (fo=29, routed)          1.111   120.910    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][1]
    SLICE_X29Y17         LUT4 (Prop_lut4_I1_O)        0.326   121.236 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_9/O
                         net (fo=1, routed)           0.154   121.390    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_9_n_2
    SLICE_X29Y17         LUT6 (Prop_lut6_I5_O)        0.124   121.514 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_4/O
                         net (fo=73, routed)          1.017   122.531    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[2]_0
    SLICE_X29Y28         LUT5 (Prop_lut5_I3_O)        0.124   122.655 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_2/O
                         net (fo=1, routed)           0.658   123.314    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[4]
    SLICE_X31Y21         LUT6 (Prop_lut6_I2_O)        0.124   123.438 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_1/O
                         net (fo=4, routed)           0.670   124.107    debuggerTop/nes/cpu2A03/cpu6502/dl/D[4]
    SLICE_X33Y15         LUT4 (Prop_lut4_I3_O)        0.124   124.231 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[4]_i_2__0/O
                         net (fo=4, routed)           0.695   124.926    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[4]
    SLICE_X34Y9          LUT6 (Prop_lut6_I5_O)        0.124   125.050 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2/O
                         net (fo=1, routed)           0.306   125.356    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2_n_2
    SLICE_X34Y8          LUT5 (Prop_lut5_I0_O)        0.124   125.480 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_1__0/O
                         net (fo=9, routed)           0.649   126.129    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_3[0]
    SLICE_X32Y13         LUT5 (Prop_lut5_I1_O)        0.118   126.247 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[12]_i_2/O
                         net (fo=4, routed)           0.707   126.954    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][0]
    SLICE_X30Y19         LUT6 (Prop_lut6_I4_O)        0.326   127.280 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_4/O
                         net (fo=29, routed)          0.519   127.799    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[12]
    SLICE_X32Y21         LUT6 (Prop_lut6_I0_O)        0.124   127.923 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[1]_i_1/O
                         net (fo=4, routed)           0.604   128.527    debuggerTop/nes/cpu2A03/cpu6502/dl/D[1]
    SLICE_X33Y15         LUT4 (Prop_lut4_I3_O)        0.124   128.651 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4__0/O
                         net (fo=5, routed)           0.831   129.482    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[1]
    SLICE_X30Y12         LUT2 (Prop_lut2_I1_O)        0.148   129.630 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0/O
                         net (fo=1, routed)           0.436   130.066    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0_n_2
    SLICE_X30Y11         LUT6 (Prop_lut6_I0_O)        0.328   130.394 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_1__0/O
                         net (fo=6, routed)           0.758   131.151    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[1]
    SLICE_X29Y13         LUT4 (Prop_lut4_I2_O)        0.118   131.269 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[1]_i_2/O
                         net (fo=9, routed)           0.763   132.032    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[1]
    SLICE_X27Y17         LUT5 (Prop_lut5_I3_O)        0.326   132.358 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_5/O
                         net (fo=80, routed)          1.248   133.606    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X30Y27         LUT6 (Prop_lut6_I5_O)        0.124   133.730 r  debuggerTop/nes/ppu/r_ir[2]_i_5/O
                         net (fo=1, routed)           0.492   134.222    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[2]_0
    SLICE_X30Y27         LUT5 (Prop_lut5_I0_O)        0.124   134.346 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2/O
                         net (fo=1, routed)           0.640   134.986    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[2]
    SLICE_X32Y21         LUT6 (Prop_lut6_I2_O)        0.124   135.110 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_1/O
                         net (fo=4, routed)           0.720   135.830    debuggerTop/nes/cpu2A03/cpu6502/dl/D[2]
    SLICE_X32Y15         LUT4 (Prop_lut4_I3_O)        0.124   135.954 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[2]_i_5__0/O
                         net (fo=5, routed)           0.822   136.776    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[2]_0
    SLICE_X33Y13         LUT3 (Prop_lut3_I2_O)        0.152   136.928 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3/O
                         net (fo=1, routed)           0.433   137.362    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_0
    SLICE_X33Y13         LUT5 (Prop_lut5_I2_O)        0.326   137.688 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_1/O
                         net (fo=3, routed)           0.453   138.140    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]_0[2]
    SLICE_X32Y13         LUT3 (Prop_lut3_I2_O)        0.124   138.264 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_nes_write_address[10]_i_2/O
                         net (fo=4, routed)           0.892   139.156    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address_reg[10][0]
    SLICE_X33Y19         LUT6 (Prop_lut6_I4_O)        0.124   139.280 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_34__0/O
                         net (fo=1, routed)           0.641   139.921    debuggerTop/values/r_nes_read_data_reg[7]
    SLICE_X38Y22         LUT5 (Prop_lut5_I0_O)        0.124   140.045 r  debuggerTop/values/blockRam_i_8__0/O
                         net (fo=16, routed)          2.795   142.840    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addra[10]
    RAMB36_X0Y13         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        1.557   183.685    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y13         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.487   184.172    
                         clock uncertainty           -0.183   183.989    
    RAMB36_X0Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566   183.423    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        183.423    
                         arrival time                        -142.840    
  -------------------------------------------------------------------
                         slack                                 40.583    

Slack (MET) :             40.661ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 rise@185.149ns - o_clk_5mhz_clk_wiz_0 fall@92.574ns)
  Data Path Delay:        50.903ns  (logic 9.132ns (17.940%)  route 41.771ns (82.060%))
  Logic Levels:           52  (LUT2=6 LUT3=3 LUT4=9 LUT5=14 LUT6=20)
  Clock Path Skew:        -0.262ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 183.672 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.728ns = ( 91.847 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        1.812    91.847    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X30Y11         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y11         FDCE (Prop_fdce_C_Q)         0.524    92.371 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[1]/Q
                         net (fo=168, routed)         3.183    95.554    debuggerTop/nes/cpu2A03/cpu6502/decoder/Q[1]
    SLICE_X13Y7          LUT3 (Prop_lut3_I0_O)        0.124    95.678 r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_bus_db_n_i_17/O
                         net (fo=8, routed)           1.935    97.613    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_22
    SLICE_X26Y4          LUT6 (Prop_lut6_I3_O)        0.124    97.737 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_27__0/O
                         net (fo=1, routed)           0.965    98.702    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_27__0_n_2
    SLICE_X30Y3          LUT6 (Prop_lut6_I1_O)        0.124    98.826 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_13/O
                         net (fo=1, routed)           0.312    99.138    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_13_n_2
    SLICE_X30Y2          LUT6 (Prop_lut6_I3_O)        0.124    99.262 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_4/O
                         net (fo=10, routed)          0.840   100.101    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_4_n_2
    SLICE_X30Y9          LUT2 (Prop_lut2_I1_O)        0.150   100.251 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_8/O
                         net (fo=10, routed)          0.672   100.924    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_8_n_2
    SLICE_X33Y11         LUT6 (Prop_lut6_I4_O)        0.328   101.252 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_2/O
                         net (fo=9, routed)           0.985   102.237    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_0
    SLICE_X34Y13         LUT5 (Prop_lut5_I1_O)        0.150   102.387 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_2__0/O
                         net (fo=22, routed)          0.905   103.292    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[15]
    SLICE_X32Y17         LUT2 (Prop_lut2_I1_O)        0.328   103.620 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5/O
                         net (fo=28, routed)          0.661   104.282    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5_n_2
    SLICE_X31Y18         LUT6 (Prop_lut6_I2_O)        0.124   104.406 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17/O
                         net (fo=1, routed)           0.154   104.559    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17_n_2
    SLICE_X31Y18         LUT2 (Prop_lut2_I0_O)        0.124   104.683 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_7/O
                         net (fo=9, routed)           0.898   105.582    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_nes_ram_rw
    SLICE_X33Y21         LUT6 (Prop_lut6_I3_O)        0.124   105.706 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           0.598   106.304    debuggerTop/nes/cpu2A03/cpu6502/dl/D[6]
    SLICE_X33Y15         LUT4 (Prop_lut4_I3_O)        0.124   106.428 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[6]_i_2__0/O
                         net (fo=4, routed)           0.663   107.092    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[6]_0
    SLICE_X33Y10         LUT6 (Prop_lut6_I4_O)        0.124   107.216 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4/O
                         net (fo=1, routed)           0.433   107.649    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4_n_2
    SLICE_X33Y10         LUT5 (Prop_lut5_I0_O)        0.150   107.799 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_2/O
                         net (fo=9, routed)           0.778   108.577    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]_1
    SLICE_X35Y13         LUT5 (Prop_lut5_I0_O)        0.348   108.925 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[14]_i_2/O
                         net (fo=4, routed)           0.963   109.888    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[14]
    SLICE_X32Y17         LUT2 (Prop_lut2_I0_O)        0.332   110.220 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_5/O
                         net (fo=5, routed)           0.484   110.704    debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir_reg[0]_1
    SLICE_X30Y15         LUT6 (Prop_lut6_I3_O)        0.124   110.828 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir[0]_i_1/O
                         net (fo=4, routed)           0.450   111.278    debuggerTop/nes/cpu2A03/cpu6502/dl/D[0]
    SLICE_X32Y15         LUT4 (Prop_lut4_I3_O)        0.124   111.402 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_4__0/O
                         net (fo=6, routed)           0.890   112.292    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]_0
    SLICE_X30Y12         LUT2 (Prop_lut2_I1_O)        0.124   112.416 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0/O
                         net (fo=1, routed)           0.556   112.972    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0_n_2
    SLICE_X29Y9          LUT6 (Prop_lut6_I0_O)        0.124   113.096 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_1__0/O
                         net (fo=5, routed)           0.752   113.849    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[0]
    SLICE_X31Y13         LUT4 (Prop_lut4_I2_O)        0.118   113.967 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[0]_i_2/O
                         net (fo=9, routed)           0.685   114.651    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[0]
    SLICE_X26Y17         LUT5 (Prop_lut5_I3_O)        0.326   114.977 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_3/O
                         net (fo=108, routed)         1.097   116.074    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_1
    SLICE_X33Y27         LUT5 (Prop_lut5_I1_O)        0.124   116.198 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2/O
                         net (fo=1, routed)           0.524   116.723    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[5]
    SLICE_X33Y22         LUT6 (Prop_lut6_I2_O)        0.124   116.847 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_1/O
                         net (fo=4, routed)           0.785   117.632    debuggerTop/nes/cpu2A03/cpu6502/dl/D[5]
    SLICE_X33Y15         LUT4 (Prop_lut4_I3_O)        0.124   117.756 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[5]_i_2__0/O
                         net (fo=4, routed)           0.640   118.396    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[5]
    SLICE_X34Y10         LUT6 (Prop_lut6_I4_O)        0.124   118.520 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.301   118.821    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X35Y9          LUT5 (Prop_lut5_I0_O)        0.124   118.945 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.737   119.681    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_3[1]
    SLICE_X35Y13         LUT5 (Prop_lut5_I1_O)        0.118   119.799 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[10]_i_3/O
                         net (fo=29, routed)          1.111   120.910    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][1]
    SLICE_X29Y17         LUT4 (Prop_lut4_I1_O)        0.326   121.236 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_9/O
                         net (fo=1, routed)           0.154   121.390    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_9_n_2
    SLICE_X29Y17         LUT6 (Prop_lut6_I5_O)        0.124   121.514 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_4/O
                         net (fo=73, routed)          1.017   122.531    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[2]_0
    SLICE_X29Y28         LUT5 (Prop_lut5_I3_O)        0.124   122.655 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_2/O
                         net (fo=1, routed)           0.658   123.314    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[4]
    SLICE_X31Y21         LUT6 (Prop_lut6_I2_O)        0.124   123.438 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_1/O
                         net (fo=4, routed)           0.670   124.107    debuggerTop/nes/cpu2A03/cpu6502/dl/D[4]
    SLICE_X33Y15         LUT4 (Prop_lut4_I3_O)        0.124   124.231 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[4]_i_2__0/O
                         net (fo=4, routed)           0.695   124.926    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[4]
    SLICE_X34Y9          LUT6 (Prop_lut6_I5_O)        0.124   125.050 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2/O
                         net (fo=1, routed)           0.306   125.356    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2_n_2
    SLICE_X34Y8          LUT5 (Prop_lut5_I0_O)        0.124   125.480 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_1__0/O
                         net (fo=9, routed)           0.649   126.129    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_3[0]
    SLICE_X32Y13         LUT5 (Prop_lut5_I1_O)        0.118   126.247 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[12]_i_2/O
                         net (fo=4, routed)           0.707   126.954    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][0]
    SLICE_X30Y19         LUT6 (Prop_lut6_I4_O)        0.326   127.280 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_4/O
                         net (fo=29, routed)          0.519   127.799    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[12]
    SLICE_X32Y21         LUT6 (Prop_lut6_I0_O)        0.124   127.923 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[1]_i_1/O
                         net (fo=4, routed)           0.604   128.527    debuggerTop/nes/cpu2A03/cpu6502/dl/D[1]
    SLICE_X33Y15         LUT4 (Prop_lut4_I3_O)        0.124   128.651 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4__0/O
                         net (fo=5, routed)           0.831   129.482    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[1]
    SLICE_X30Y12         LUT2 (Prop_lut2_I1_O)        0.148   129.630 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0/O
                         net (fo=1, routed)           0.436   130.066    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0_n_2
    SLICE_X30Y11         LUT6 (Prop_lut6_I0_O)        0.328   130.394 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_1__0/O
                         net (fo=6, routed)           0.758   131.151    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[1]
    SLICE_X29Y13         LUT4 (Prop_lut4_I2_O)        0.118   131.269 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[1]_i_2/O
                         net (fo=9, routed)           0.763   132.032    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[1]
    SLICE_X27Y17         LUT5 (Prop_lut5_I3_O)        0.326   132.358 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_5/O
                         net (fo=80, routed)          1.248   133.606    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X30Y27         LUT6 (Prop_lut6_I5_O)        0.124   133.730 r  debuggerTop/nes/ppu/r_ir[2]_i_5/O
                         net (fo=1, routed)           0.492   134.222    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[2]_0
    SLICE_X30Y27         LUT5 (Prop_lut5_I0_O)        0.124   134.346 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2/O
                         net (fo=1, routed)           0.640   134.986    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[2]
    SLICE_X32Y21         LUT6 (Prop_lut6_I2_O)        0.124   135.110 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_1/O
                         net (fo=4, routed)           0.720   135.830    debuggerTop/nes/cpu2A03/cpu6502/dl/D[2]
    SLICE_X32Y15         LUT4 (Prop_lut4_I3_O)        0.124   135.954 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[2]_i_5__0/O
                         net (fo=5, routed)           0.822   136.776    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[2]_0
    SLICE_X33Y13         LUT3 (Prop_lut3_I2_O)        0.152   136.928 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3/O
                         net (fo=1, routed)           0.433   137.362    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_0
    SLICE_X33Y13         LUT5 (Prop_lut5_I2_O)        0.326   137.688 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_1/O
                         net (fo=3, routed)           0.453   138.140    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]_0[2]
    SLICE_X32Y13         LUT3 (Prop_lut3_I2_O)        0.124   138.264 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_nes_write_address[10]_i_2/O
                         net (fo=4, routed)           0.892   139.156    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address_reg[10][0]
    SLICE_X33Y19         LUT6 (Prop_lut6_I4_O)        0.124   139.280 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_34__0/O
                         net (fo=1, routed)           0.641   139.921    debuggerTop/values/r_nes_read_data_reg[7]
    SLICE_X38Y22         LUT5 (Prop_lut5_I0_O)        0.124   140.045 r  debuggerTop/values/blockRam_i_8__0/O
                         net (fo=16, routed)          2.704   142.749    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addra[10]
    RAMB36_X1Y13         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        1.544   183.672    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y13         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.487   184.159    
                         clock uncertainty           -0.183   183.976    
    RAMB36_X1Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566   183.410    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        183.410    
                         arrival time                        -142.749    
  -------------------------------------------------------------------
                         slack                                 40.661    

Slack (MET) :             40.799ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 rise@185.149ns - o_clk_5mhz_clk_wiz_0 fall@92.574ns)
  Data Path Delay:        50.765ns  (logic 8.974ns (17.677%)  route 41.791ns (82.322%))
  Logic Levels:           51  (LUT2=6 LUT3=1 LUT4=10 LUT5=14 LUT6=20)
  Clock Path Skew:        -0.262ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 183.672 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.728ns = ( 91.847 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        1.812    91.847    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X30Y11         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y11         FDCE (Prop_fdce_C_Q)         0.524    92.371 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[1]/Q
                         net (fo=168, routed)         3.183    95.554    debuggerTop/nes/cpu2A03/cpu6502/decoder/Q[1]
    SLICE_X13Y7          LUT3 (Prop_lut3_I0_O)        0.124    95.678 r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_bus_db_n_i_17/O
                         net (fo=8, routed)           1.935    97.613    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_22
    SLICE_X26Y4          LUT6 (Prop_lut6_I3_O)        0.124    97.737 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_27__0/O
                         net (fo=1, routed)           0.965    98.702    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_27__0_n_2
    SLICE_X30Y3          LUT6 (Prop_lut6_I1_O)        0.124    98.826 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_13/O
                         net (fo=1, routed)           0.312    99.138    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_13_n_2
    SLICE_X30Y2          LUT6 (Prop_lut6_I3_O)        0.124    99.262 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_4/O
                         net (fo=10, routed)          0.840   100.101    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_4_n_2
    SLICE_X30Y9          LUT2 (Prop_lut2_I1_O)        0.150   100.251 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_8/O
                         net (fo=10, routed)          0.672   100.924    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_8_n_2
    SLICE_X33Y11         LUT6 (Prop_lut6_I4_O)        0.328   101.252 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_2/O
                         net (fo=9, routed)           0.985   102.237    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_0
    SLICE_X34Y13         LUT5 (Prop_lut5_I1_O)        0.150   102.387 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_2__0/O
                         net (fo=22, routed)          0.905   103.292    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[15]
    SLICE_X32Y17         LUT2 (Prop_lut2_I1_O)        0.328   103.620 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5/O
                         net (fo=28, routed)          0.661   104.282    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5_n_2
    SLICE_X31Y18         LUT6 (Prop_lut6_I2_O)        0.124   104.406 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17/O
                         net (fo=1, routed)           0.154   104.559    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17_n_2
    SLICE_X31Y18         LUT2 (Prop_lut2_I0_O)        0.124   104.683 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_7/O
                         net (fo=9, routed)           0.898   105.582    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_nes_ram_rw
    SLICE_X33Y21         LUT6 (Prop_lut6_I3_O)        0.124   105.706 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           0.598   106.304    debuggerTop/nes/cpu2A03/cpu6502/dl/D[6]
    SLICE_X33Y15         LUT4 (Prop_lut4_I3_O)        0.124   106.428 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[6]_i_2__0/O
                         net (fo=4, routed)           0.663   107.092    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[6]_0
    SLICE_X33Y10         LUT6 (Prop_lut6_I4_O)        0.124   107.216 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4/O
                         net (fo=1, routed)           0.433   107.649    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4_n_2
    SLICE_X33Y10         LUT5 (Prop_lut5_I0_O)        0.150   107.799 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_2/O
                         net (fo=9, routed)           0.778   108.577    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]_1
    SLICE_X35Y13         LUT5 (Prop_lut5_I0_O)        0.348   108.925 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[14]_i_2/O
                         net (fo=4, routed)           0.963   109.888    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[14]
    SLICE_X32Y17         LUT2 (Prop_lut2_I0_O)        0.332   110.220 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_5/O
                         net (fo=5, routed)           0.484   110.704    debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir_reg[0]_1
    SLICE_X30Y15         LUT6 (Prop_lut6_I3_O)        0.124   110.828 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir[0]_i_1/O
                         net (fo=4, routed)           0.450   111.278    debuggerTop/nes/cpu2A03/cpu6502/dl/D[0]
    SLICE_X32Y15         LUT4 (Prop_lut4_I3_O)        0.124   111.402 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_4__0/O
                         net (fo=6, routed)           0.890   112.292    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]_0
    SLICE_X30Y12         LUT2 (Prop_lut2_I1_O)        0.124   112.416 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0/O
                         net (fo=1, routed)           0.556   112.972    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0_n_2
    SLICE_X29Y9          LUT6 (Prop_lut6_I0_O)        0.124   113.096 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_1__0/O
                         net (fo=5, routed)           0.752   113.849    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[0]
    SLICE_X31Y13         LUT4 (Prop_lut4_I2_O)        0.118   113.967 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[0]_i_2/O
                         net (fo=9, routed)           0.685   114.651    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[0]
    SLICE_X26Y17         LUT5 (Prop_lut5_I3_O)        0.326   114.977 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_3/O
                         net (fo=108, routed)         1.097   116.074    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_1
    SLICE_X33Y27         LUT5 (Prop_lut5_I1_O)        0.124   116.198 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2/O
                         net (fo=1, routed)           0.524   116.723    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[5]
    SLICE_X33Y22         LUT6 (Prop_lut6_I2_O)        0.124   116.847 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_1/O
                         net (fo=4, routed)           0.785   117.632    debuggerTop/nes/cpu2A03/cpu6502/dl/D[5]
    SLICE_X33Y15         LUT4 (Prop_lut4_I3_O)        0.124   117.756 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[5]_i_2__0/O
                         net (fo=4, routed)           0.640   118.396    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[5]
    SLICE_X34Y10         LUT6 (Prop_lut6_I4_O)        0.124   118.520 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.301   118.821    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X35Y9          LUT5 (Prop_lut5_I0_O)        0.124   118.945 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.737   119.681    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_3[1]
    SLICE_X35Y13         LUT5 (Prop_lut5_I1_O)        0.118   119.799 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[10]_i_3/O
                         net (fo=29, routed)          1.111   120.910    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][1]
    SLICE_X29Y17         LUT4 (Prop_lut4_I1_O)        0.326   121.236 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_9/O
                         net (fo=1, routed)           0.154   121.390    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_9_n_2
    SLICE_X29Y17         LUT6 (Prop_lut6_I5_O)        0.124   121.514 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_4/O
                         net (fo=73, routed)          1.017   122.531    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[2]_0
    SLICE_X29Y28         LUT5 (Prop_lut5_I3_O)        0.124   122.655 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_2/O
                         net (fo=1, routed)           0.658   123.314    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[4]
    SLICE_X31Y21         LUT6 (Prop_lut6_I2_O)        0.124   123.438 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_1/O
                         net (fo=4, routed)           0.670   124.107    debuggerTop/nes/cpu2A03/cpu6502/dl/D[4]
    SLICE_X33Y15         LUT4 (Prop_lut4_I3_O)        0.124   124.231 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[4]_i_2__0/O
                         net (fo=4, routed)           0.695   124.926    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[4]
    SLICE_X34Y9          LUT6 (Prop_lut6_I5_O)        0.124   125.050 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2/O
                         net (fo=1, routed)           0.306   125.356    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2_n_2
    SLICE_X34Y8          LUT5 (Prop_lut5_I0_O)        0.124   125.480 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_1__0/O
                         net (fo=9, routed)           0.649   126.129    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_3[0]
    SLICE_X32Y13         LUT5 (Prop_lut5_I1_O)        0.118   126.247 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[12]_i_2/O
                         net (fo=4, routed)           0.707   126.954    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][0]
    SLICE_X30Y19         LUT6 (Prop_lut6_I4_O)        0.326   127.280 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_4/O
                         net (fo=29, routed)          0.519   127.799    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[12]
    SLICE_X32Y21         LUT6 (Prop_lut6_I0_O)        0.124   127.923 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[1]_i_1/O
                         net (fo=4, routed)           0.604   128.527    debuggerTop/nes/cpu2A03/cpu6502/dl/D[1]
    SLICE_X33Y15         LUT4 (Prop_lut4_I3_O)        0.124   128.651 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4__0/O
                         net (fo=5, routed)           0.831   129.482    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[1]
    SLICE_X30Y12         LUT2 (Prop_lut2_I1_O)        0.148   129.630 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0/O
                         net (fo=1, routed)           0.436   130.066    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0_n_2
    SLICE_X30Y11         LUT6 (Prop_lut6_I0_O)        0.328   130.394 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_1__0/O
                         net (fo=6, routed)           0.758   131.151    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[1]
    SLICE_X29Y13         LUT4 (Prop_lut4_I2_O)        0.118   131.269 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[1]_i_2/O
                         net (fo=9, routed)           0.763   132.032    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[1]
    SLICE_X27Y17         LUT5 (Prop_lut5_I3_O)        0.326   132.358 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_5/O
                         net (fo=80, routed)          1.328   133.686    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X30Y25         LUT6 (Prop_lut6_I5_O)        0.124   133.810 r  debuggerTop/nes/ppu/r_ir[3]_i_5/O
                         net (fo=1, routed)           0.619   134.429    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[3]
    SLICE_X31Y25         LUT5 (Prop_lut5_I0_O)        0.124   134.553 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[3]_i_2/O
                         net (fo=1, routed)           0.464   135.016    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[3]
    SLICE_X31Y21         LUT6 (Prop_lut6_I2_O)        0.124   135.140 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[3]_i_1/O
                         net (fo=6, routed)           1.009   136.150    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[12]_2[2]
    SLICE_X35Y10         LUT4 (Prop_lut4_I0_O)        0.124   136.274 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[3]_i_2__0/O
                         net (fo=4, routed)           0.577   136.850    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[3]
    SLICE_X35Y11         LUT5 (Prop_lut5_I1_O)        0.124   136.974 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_1__0/O
                         net (fo=8, routed)           0.766   137.740    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address_reg[3]
    SLICE_X28Y14         LUT4 (Prop_lut4_I3_O)        0.118   137.858 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[3]_i_2/O
                         net (fo=6, routed)           0.534   138.392    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[3]
    SLICE_X30Y17         LUT6 (Prop_lut6_I4_O)        0.326   138.718 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_41/O
                         net (fo=1, routed)           0.758   139.476    debuggerTop/values/r_nes_read_data_reg[7]_7
    SLICE_X38Y22         LUT5 (Prop_lut5_I0_O)        0.124   139.600 r  debuggerTop/values/blockRam_i_15__0/O
                         net (fo=16, routed)          3.012   142.612    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addra[3]
    RAMB36_X1Y13         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        1.544   183.672    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y13         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.487   184.159    
                         clock uncertainty           -0.183   183.976    
    RAMB36_X1Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566   183.410    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        183.410    
                         arrival time                        -142.612    
  -------------------------------------------------------------------
                         slack                                 40.799    

Slack (MET) :             40.823ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 rise@185.149ns - o_clk_5mhz_clk_wiz_0 fall@92.574ns)
  Data Path Delay:        50.763ns  (logic 9.132ns (17.989%)  route 41.631ns (82.011%))
  Logic Levels:           52  (LUT2=6 LUT3=3 LUT4=9 LUT5=13 LUT6=21)
  Clock Path Skew:        -0.240ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.455ns = ( 183.694 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.728ns = ( 91.847 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        1.812    91.847    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X30Y11         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y11         FDCE (Prop_fdce_C_Q)         0.524    92.371 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[1]/Q
                         net (fo=168, routed)         3.183    95.554    debuggerTop/nes/cpu2A03/cpu6502/decoder/Q[1]
    SLICE_X13Y7          LUT3 (Prop_lut3_I0_O)        0.124    95.678 r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_bus_db_n_i_17/O
                         net (fo=8, routed)           1.935    97.613    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_22
    SLICE_X26Y4          LUT6 (Prop_lut6_I3_O)        0.124    97.737 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_27__0/O
                         net (fo=1, routed)           0.965    98.702    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_27__0_n_2
    SLICE_X30Y3          LUT6 (Prop_lut6_I1_O)        0.124    98.826 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_13/O
                         net (fo=1, routed)           0.312    99.138    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_13_n_2
    SLICE_X30Y2          LUT6 (Prop_lut6_I3_O)        0.124    99.262 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_4/O
                         net (fo=10, routed)          0.840   100.101    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_4_n_2
    SLICE_X30Y9          LUT2 (Prop_lut2_I1_O)        0.150   100.251 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_8/O
                         net (fo=10, routed)          0.672   100.924    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_8_n_2
    SLICE_X33Y11         LUT6 (Prop_lut6_I4_O)        0.328   101.252 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_2/O
                         net (fo=9, routed)           0.985   102.237    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_0
    SLICE_X34Y13         LUT5 (Prop_lut5_I1_O)        0.150   102.387 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_2__0/O
                         net (fo=22, routed)          0.905   103.292    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[15]
    SLICE_X32Y17         LUT2 (Prop_lut2_I1_O)        0.328   103.620 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5/O
                         net (fo=28, routed)          0.661   104.282    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5_n_2
    SLICE_X31Y18         LUT6 (Prop_lut6_I2_O)        0.124   104.406 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17/O
                         net (fo=1, routed)           0.154   104.559    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17_n_2
    SLICE_X31Y18         LUT2 (Prop_lut2_I0_O)        0.124   104.683 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_7/O
                         net (fo=9, routed)           0.898   105.582    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_nes_ram_rw
    SLICE_X33Y21         LUT6 (Prop_lut6_I3_O)        0.124   105.706 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           0.598   106.304    debuggerTop/nes/cpu2A03/cpu6502/dl/D[6]
    SLICE_X33Y15         LUT4 (Prop_lut4_I3_O)        0.124   106.428 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[6]_i_2__0/O
                         net (fo=4, routed)           0.663   107.092    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[6]_0
    SLICE_X33Y10         LUT6 (Prop_lut6_I4_O)        0.124   107.216 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4/O
                         net (fo=1, routed)           0.433   107.649    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4_n_2
    SLICE_X33Y10         LUT5 (Prop_lut5_I0_O)        0.150   107.799 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_2/O
                         net (fo=9, routed)           0.778   108.577    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]_1
    SLICE_X35Y13         LUT5 (Prop_lut5_I0_O)        0.348   108.925 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[14]_i_2/O
                         net (fo=4, routed)           0.963   109.888    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[14]
    SLICE_X32Y17         LUT2 (Prop_lut2_I0_O)        0.332   110.220 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_5/O
                         net (fo=5, routed)           0.484   110.704    debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir_reg[0]_1
    SLICE_X30Y15         LUT6 (Prop_lut6_I3_O)        0.124   110.828 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir[0]_i_1/O
                         net (fo=4, routed)           0.450   111.278    debuggerTop/nes/cpu2A03/cpu6502/dl/D[0]
    SLICE_X32Y15         LUT4 (Prop_lut4_I3_O)        0.124   111.402 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_4__0/O
                         net (fo=6, routed)           0.890   112.292    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]_0
    SLICE_X30Y12         LUT2 (Prop_lut2_I1_O)        0.124   112.416 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0/O
                         net (fo=1, routed)           0.556   112.972    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0_n_2
    SLICE_X29Y9          LUT6 (Prop_lut6_I0_O)        0.124   113.096 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_1__0/O
                         net (fo=5, routed)           0.752   113.849    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[0]
    SLICE_X31Y13         LUT4 (Prop_lut4_I2_O)        0.118   113.967 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[0]_i_2/O
                         net (fo=9, routed)           0.685   114.651    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[0]
    SLICE_X26Y17         LUT5 (Prop_lut5_I3_O)        0.326   114.977 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_3/O
                         net (fo=108, routed)         1.097   116.074    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_1
    SLICE_X33Y27         LUT5 (Prop_lut5_I1_O)        0.124   116.198 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2/O
                         net (fo=1, routed)           0.524   116.723    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[5]
    SLICE_X33Y22         LUT6 (Prop_lut6_I2_O)        0.124   116.847 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_1/O
                         net (fo=4, routed)           0.785   117.632    debuggerTop/nes/cpu2A03/cpu6502/dl/D[5]
    SLICE_X33Y15         LUT4 (Prop_lut4_I3_O)        0.124   117.756 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[5]_i_2__0/O
                         net (fo=4, routed)           0.640   118.396    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[5]
    SLICE_X34Y10         LUT6 (Prop_lut6_I4_O)        0.124   118.520 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.301   118.821    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X35Y9          LUT5 (Prop_lut5_I0_O)        0.124   118.945 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.737   119.681    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_3[1]
    SLICE_X35Y13         LUT5 (Prop_lut5_I1_O)        0.118   119.799 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[10]_i_3/O
                         net (fo=29, routed)          1.111   120.910    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][1]
    SLICE_X29Y17         LUT4 (Prop_lut4_I1_O)        0.326   121.236 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_9/O
                         net (fo=1, routed)           0.154   121.390    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_9_n_2
    SLICE_X29Y17         LUT6 (Prop_lut6_I5_O)        0.124   121.514 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_4/O
                         net (fo=73, routed)          1.017   122.531    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[2]_0
    SLICE_X29Y28         LUT5 (Prop_lut5_I3_O)        0.124   122.655 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_2/O
                         net (fo=1, routed)           0.658   123.314    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[4]
    SLICE_X31Y21         LUT6 (Prop_lut6_I2_O)        0.124   123.438 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_1/O
                         net (fo=4, routed)           0.670   124.107    debuggerTop/nes/cpu2A03/cpu6502/dl/D[4]
    SLICE_X33Y15         LUT4 (Prop_lut4_I3_O)        0.124   124.231 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[4]_i_2__0/O
                         net (fo=4, routed)           0.695   124.926    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[4]
    SLICE_X34Y9          LUT6 (Prop_lut6_I5_O)        0.124   125.050 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2/O
                         net (fo=1, routed)           0.306   125.356    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2_n_2
    SLICE_X34Y8          LUT5 (Prop_lut5_I0_O)        0.124   125.480 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_1__0/O
                         net (fo=9, routed)           0.649   126.129    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_3[0]
    SLICE_X32Y13         LUT5 (Prop_lut5_I1_O)        0.118   126.247 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[12]_i_2/O
                         net (fo=4, routed)           0.707   126.954    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][0]
    SLICE_X30Y19         LUT6 (Prop_lut6_I4_O)        0.326   127.280 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_4/O
                         net (fo=29, routed)          0.519   127.799    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[12]
    SLICE_X32Y21         LUT6 (Prop_lut6_I0_O)        0.124   127.923 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[1]_i_1/O
                         net (fo=4, routed)           0.604   128.527    debuggerTop/nes/cpu2A03/cpu6502/dl/D[1]
    SLICE_X33Y15         LUT4 (Prop_lut4_I3_O)        0.124   128.651 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4__0/O
                         net (fo=5, routed)           0.831   129.482    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[1]
    SLICE_X30Y12         LUT2 (Prop_lut2_I1_O)        0.148   129.630 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0/O
                         net (fo=1, routed)           0.436   130.066    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0_n_2
    SLICE_X30Y11         LUT6 (Prop_lut6_I0_O)        0.328   130.394 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_1__0/O
                         net (fo=6, routed)           0.758   131.151    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[1]
    SLICE_X29Y13         LUT4 (Prop_lut4_I2_O)        0.118   131.269 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[1]_i_2/O
                         net (fo=9, routed)           0.763   132.032    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[1]
    SLICE_X27Y17         LUT5 (Prop_lut5_I3_O)        0.326   132.358 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_5/O
                         net (fo=80, routed)          1.248   133.606    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X30Y27         LUT6 (Prop_lut6_I5_O)        0.124   133.730 r  debuggerTop/nes/ppu/r_ir[2]_i_5/O
                         net (fo=1, routed)           0.492   134.222    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[2]_0
    SLICE_X30Y27         LUT5 (Prop_lut5_I0_O)        0.124   134.346 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2/O
                         net (fo=1, routed)           0.640   134.986    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[2]
    SLICE_X32Y21         LUT6 (Prop_lut6_I2_O)        0.124   135.110 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_1/O
                         net (fo=4, routed)           0.720   135.830    debuggerTop/nes/cpu2A03/cpu6502/dl/D[2]
    SLICE_X32Y15         LUT4 (Prop_lut4_I3_O)        0.124   135.954 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[2]_i_5__0/O
                         net (fo=5, routed)           0.822   136.776    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[2]_0
    SLICE_X33Y13         LUT3 (Prop_lut3_I2_O)        0.152   136.928 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3/O
                         net (fo=1, routed)           0.433   137.362    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_0
    SLICE_X33Y13         LUT5 (Prop_lut5_I2_O)        0.326   137.688 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_1/O
                         net (fo=3, routed)           0.453   138.140    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]_0[2]
    SLICE_X32Y13         LUT3 (Prop_lut3_I2_O)        0.124   138.264 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_nes_write_address[10]_i_2/O
                         net (fo=4, routed)           0.879   139.144    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address_reg[10][0]
    SLICE_X33Y18         LUT6 (Prop_lut6_I0_O)        0.124   139.268 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[10]_i_1/O
                         net (fo=2, routed)           0.444   139.711    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[10][10]
    SLICE_X33Y18         LUT6 (Prop_lut6_I1_O)        0.124   139.835 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_8/O
                         net (fo=16, routed)          2.775   142.610    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addra[10]
    RAMB36_X0Y11         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        1.566   183.694    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y11         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.487   184.181    
                         clock uncertainty           -0.183   183.998    
    RAMB36_X0Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566   183.432    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        183.432    
                         arrival time                        -142.610    
  -------------------------------------------------------------------
                         slack                                 40.823    

Slack (MET) :             40.909ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 rise@185.149ns - o_clk_5mhz_clk_wiz_0 fall@92.574ns)
  Data Path Delay:        50.655ns  (logic 8.902ns (17.574%)  route 41.753ns (82.426%))
  Logic Levels:           52  (LUT2=7 LUT3=1 LUT4=10 LUT5=13 LUT6=21)
  Clock Path Skew:        -0.262ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 183.672 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.728ns = ( 91.847 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        1.812    91.847    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X30Y11         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y11         FDCE (Prop_fdce_C_Q)         0.524    92.371 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[1]/Q
                         net (fo=168, routed)         3.183    95.554    debuggerTop/nes/cpu2A03/cpu6502/decoder/Q[1]
    SLICE_X13Y7          LUT3 (Prop_lut3_I0_O)        0.124    95.678 r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_bus_db_n_i_17/O
                         net (fo=8, routed)           1.935    97.613    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_22
    SLICE_X26Y4          LUT6 (Prop_lut6_I3_O)        0.124    97.737 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_27__0/O
                         net (fo=1, routed)           0.965    98.702    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_27__0_n_2
    SLICE_X30Y3          LUT6 (Prop_lut6_I1_O)        0.124    98.826 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_13/O
                         net (fo=1, routed)           0.312    99.138    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_13_n_2
    SLICE_X30Y2          LUT6 (Prop_lut6_I3_O)        0.124    99.262 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_4/O
                         net (fo=10, routed)          0.840   100.101    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_4_n_2
    SLICE_X30Y9          LUT2 (Prop_lut2_I1_O)        0.150   100.251 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_8/O
                         net (fo=10, routed)          0.672   100.924    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_8_n_2
    SLICE_X33Y11         LUT6 (Prop_lut6_I4_O)        0.328   101.252 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_2/O
                         net (fo=9, routed)           0.985   102.237    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_0
    SLICE_X34Y13         LUT5 (Prop_lut5_I1_O)        0.150   102.387 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_2__0/O
                         net (fo=22, routed)          0.905   103.292    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[15]
    SLICE_X32Y17         LUT2 (Prop_lut2_I1_O)        0.328   103.620 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5/O
                         net (fo=28, routed)          0.661   104.282    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5_n_2
    SLICE_X31Y18         LUT6 (Prop_lut6_I2_O)        0.124   104.406 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17/O
                         net (fo=1, routed)           0.154   104.559    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17_n_2
    SLICE_X31Y18         LUT2 (Prop_lut2_I0_O)        0.124   104.683 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_7/O
                         net (fo=9, routed)           0.898   105.582    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_nes_ram_rw
    SLICE_X33Y21         LUT6 (Prop_lut6_I3_O)        0.124   105.706 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           0.598   106.304    debuggerTop/nes/cpu2A03/cpu6502/dl/D[6]
    SLICE_X33Y15         LUT4 (Prop_lut4_I3_O)        0.124   106.428 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[6]_i_2__0/O
                         net (fo=4, routed)           0.663   107.092    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[6]_0
    SLICE_X33Y10         LUT6 (Prop_lut6_I4_O)        0.124   107.216 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4/O
                         net (fo=1, routed)           0.433   107.649    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4_n_2
    SLICE_X33Y10         LUT5 (Prop_lut5_I0_O)        0.150   107.799 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_2/O
                         net (fo=9, routed)           0.778   108.577    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]_1
    SLICE_X35Y13         LUT5 (Prop_lut5_I0_O)        0.348   108.925 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[14]_i_2/O
                         net (fo=4, routed)           0.963   109.888    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[14]
    SLICE_X32Y17         LUT2 (Prop_lut2_I0_O)        0.332   110.220 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_5/O
                         net (fo=5, routed)           0.484   110.704    debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir_reg[0]_1
    SLICE_X30Y15         LUT6 (Prop_lut6_I3_O)        0.124   110.828 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir[0]_i_1/O
                         net (fo=4, routed)           0.450   111.278    debuggerTop/nes/cpu2A03/cpu6502/dl/D[0]
    SLICE_X32Y15         LUT4 (Prop_lut4_I3_O)        0.124   111.402 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_4__0/O
                         net (fo=6, routed)           0.890   112.292    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]_0
    SLICE_X30Y12         LUT2 (Prop_lut2_I1_O)        0.124   112.416 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0/O
                         net (fo=1, routed)           0.556   112.972    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0_n_2
    SLICE_X29Y9          LUT6 (Prop_lut6_I0_O)        0.124   113.096 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_1__0/O
                         net (fo=5, routed)           0.752   113.849    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[0]
    SLICE_X31Y13         LUT4 (Prop_lut4_I2_O)        0.118   113.967 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[0]_i_2/O
                         net (fo=9, routed)           0.685   114.651    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[0]
    SLICE_X26Y17         LUT5 (Prop_lut5_I3_O)        0.326   114.977 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_3/O
                         net (fo=108, routed)         1.097   116.074    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_1
    SLICE_X33Y27         LUT5 (Prop_lut5_I1_O)        0.124   116.198 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2/O
                         net (fo=1, routed)           0.524   116.723    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[5]
    SLICE_X33Y22         LUT6 (Prop_lut6_I2_O)        0.124   116.847 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_1/O
                         net (fo=4, routed)           0.785   117.632    debuggerTop/nes/cpu2A03/cpu6502/dl/D[5]
    SLICE_X33Y15         LUT4 (Prop_lut4_I3_O)        0.124   117.756 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[5]_i_2__0/O
                         net (fo=4, routed)           0.640   118.396    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[5]
    SLICE_X34Y10         LUT6 (Prop_lut6_I4_O)        0.124   118.520 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.301   118.821    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X35Y9          LUT5 (Prop_lut5_I0_O)        0.124   118.945 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.737   119.681    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_3[1]
    SLICE_X35Y13         LUT5 (Prop_lut5_I1_O)        0.118   119.799 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[10]_i_3/O
                         net (fo=29, routed)          1.111   120.910    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][1]
    SLICE_X29Y17         LUT4 (Prop_lut4_I1_O)        0.326   121.236 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_9/O
                         net (fo=1, routed)           0.154   121.390    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_9_n_2
    SLICE_X29Y17         LUT6 (Prop_lut6_I5_O)        0.124   121.514 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_4/O
                         net (fo=73, routed)          1.017   122.531    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[2]_0
    SLICE_X29Y28         LUT5 (Prop_lut5_I3_O)        0.124   122.655 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_2/O
                         net (fo=1, routed)           0.658   123.314    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[4]
    SLICE_X31Y21         LUT6 (Prop_lut6_I2_O)        0.124   123.438 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_1/O
                         net (fo=4, routed)           0.670   124.107    debuggerTop/nes/cpu2A03/cpu6502/dl/D[4]
    SLICE_X33Y15         LUT4 (Prop_lut4_I3_O)        0.124   124.231 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[4]_i_2__0/O
                         net (fo=4, routed)           0.695   124.926    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[4]
    SLICE_X34Y9          LUT6 (Prop_lut6_I5_O)        0.124   125.050 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2/O
                         net (fo=1, routed)           0.306   125.356    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2_n_2
    SLICE_X34Y8          LUT5 (Prop_lut5_I0_O)        0.124   125.480 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_1__0/O
                         net (fo=9, routed)           0.649   126.129    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_3[0]
    SLICE_X32Y13         LUT5 (Prop_lut5_I1_O)        0.118   126.247 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[12]_i_2/O
                         net (fo=4, routed)           0.707   126.954    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][0]
    SLICE_X30Y19         LUT6 (Prop_lut6_I4_O)        0.326   127.280 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_4/O
                         net (fo=29, routed)          0.519   127.799    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[12]
    SLICE_X32Y21         LUT6 (Prop_lut6_I0_O)        0.124   127.923 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[1]_i_1/O
                         net (fo=4, routed)           0.604   128.527    debuggerTop/nes/cpu2A03/cpu6502/dl/D[1]
    SLICE_X33Y15         LUT4 (Prop_lut4_I3_O)        0.124   128.651 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4__0/O
                         net (fo=5, routed)           0.831   129.482    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[1]
    SLICE_X30Y12         LUT2 (Prop_lut2_I1_O)        0.148   129.630 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0/O
                         net (fo=1, routed)           0.436   130.066    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0_n_2
    SLICE_X30Y11         LUT6 (Prop_lut6_I0_O)        0.328   130.394 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_1__0/O
                         net (fo=6, routed)           0.758   131.151    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[1]
    SLICE_X29Y13         LUT4 (Prop_lut4_I2_O)        0.118   131.269 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[1]_i_2/O
                         net (fo=9, routed)           0.763   132.032    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[1]
    SLICE_X27Y17         LUT5 (Prop_lut5_I3_O)        0.326   132.358 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_5/O
                         net (fo=80, routed)          1.248   133.606    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X30Y27         LUT6 (Prop_lut6_I5_O)        0.124   133.730 r  debuggerTop/nes/ppu/r_ir[2]_i_5/O
                         net (fo=1, routed)           0.492   134.222    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[2]_0
    SLICE_X30Y27         LUT5 (Prop_lut5_I0_O)        0.124   134.346 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2/O
                         net (fo=1, routed)           0.640   134.986    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[2]
    SLICE_X32Y21         LUT6 (Prop_lut6_I2_O)        0.124   135.110 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_1/O
                         net (fo=4, routed)           0.720   135.830    debuggerTop/nes/cpu2A03/cpu6502/dl/D[2]
    SLICE_X32Y15         LUT4 (Prop_lut4_I3_O)        0.124   135.954 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[2]_i_5__0/O
                         net (fo=5, routed)           0.481   136.435    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[2]_0
    SLICE_X32Y11         LUT2 (Prop_lut2_I1_O)        0.124   136.559 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0/O
                         net (fo=1, routed)           0.490   137.049    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0_n_2
    SLICE_X32Y11         LUT6 (Prop_lut6_I0_O)        0.124   137.173 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_1__0/O
                         net (fo=7, routed)           0.614   137.787    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[2]_0
    SLICE_X30Y14         LUT4 (Prop_lut4_I2_O)        0.124   137.911 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[2]_i_2/O
                         net (fo=8, routed)           0.640   138.551    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[2]
    SLICE_X30Y17         LUT6 (Prop_lut6_I4_O)        0.124   138.675 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_42/O
                         net (fo=1, routed)           0.554   139.230    debuggerTop/values/r_nes_read_data_reg[7]_13
    SLICE_X33Y17         LUT5 (Prop_lut5_I0_O)        0.124   139.354 r  debuggerTop/values/blockRam_i_16/O
                         net (fo=16, routed)          3.148   142.502    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addra[2]
    RAMB36_X1Y13         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        1.544   183.672    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y13         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.487   184.159    
                         clock uncertainty           -0.183   183.976    
    RAMB36_X1Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[2])
                                                     -0.566   183.410    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        183.410    
                         arrival time                        -142.502    
  -------------------------------------------------------------------
                         slack                                 40.909    

Slack (MET) :             40.912ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 rise@185.149ns - o_clk_5mhz_clk_wiz_0 fall@92.574ns)
  Data Path Delay:        50.674ns  (logic 8.974ns (17.709%)  route 41.700ns (82.291%))
  Logic Levels:           51  (LUT2=6 LUT3=1 LUT4=10 LUT5=13 LUT6=21)
  Clock Path Skew:        -0.240ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.455ns = ( 183.694 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.728ns = ( 91.847 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        1.812    91.847    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X30Y11         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y11         FDCE (Prop_fdce_C_Q)         0.524    92.371 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[1]/Q
                         net (fo=168, routed)         3.183    95.554    debuggerTop/nes/cpu2A03/cpu6502/decoder/Q[1]
    SLICE_X13Y7          LUT3 (Prop_lut3_I0_O)        0.124    95.678 r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_bus_db_n_i_17/O
                         net (fo=8, routed)           1.935    97.613    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_22
    SLICE_X26Y4          LUT6 (Prop_lut6_I3_O)        0.124    97.737 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_27__0/O
                         net (fo=1, routed)           0.965    98.702    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_27__0_n_2
    SLICE_X30Y3          LUT6 (Prop_lut6_I1_O)        0.124    98.826 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_13/O
                         net (fo=1, routed)           0.312    99.138    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_13_n_2
    SLICE_X30Y2          LUT6 (Prop_lut6_I3_O)        0.124    99.262 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_4/O
                         net (fo=10, routed)          0.840   100.101    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_4_n_2
    SLICE_X30Y9          LUT2 (Prop_lut2_I1_O)        0.150   100.251 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_8/O
                         net (fo=10, routed)          0.672   100.924    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_8_n_2
    SLICE_X33Y11         LUT6 (Prop_lut6_I4_O)        0.328   101.252 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_2/O
                         net (fo=9, routed)           0.985   102.237    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_0
    SLICE_X34Y13         LUT5 (Prop_lut5_I1_O)        0.150   102.387 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_2__0/O
                         net (fo=22, routed)          0.905   103.292    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[15]
    SLICE_X32Y17         LUT2 (Prop_lut2_I1_O)        0.328   103.620 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5/O
                         net (fo=28, routed)          0.661   104.282    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5_n_2
    SLICE_X31Y18         LUT6 (Prop_lut6_I2_O)        0.124   104.406 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17/O
                         net (fo=1, routed)           0.154   104.559    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17_n_2
    SLICE_X31Y18         LUT2 (Prop_lut2_I0_O)        0.124   104.683 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_7/O
                         net (fo=9, routed)           0.898   105.582    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_nes_ram_rw
    SLICE_X33Y21         LUT6 (Prop_lut6_I3_O)        0.124   105.706 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           0.598   106.304    debuggerTop/nes/cpu2A03/cpu6502/dl/D[6]
    SLICE_X33Y15         LUT4 (Prop_lut4_I3_O)        0.124   106.428 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[6]_i_2__0/O
                         net (fo=4, routed)           0.663   107.092    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[6]_0
    SLICE_X33Y10         LUT6 (Prop_lut6_I4_O)        0.124   107.216 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4/O
                         net (fo=1, routed)           0.433   107.649    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4_n_2
    SLICE_X33Y10         LUT5 (Prop_lut5_I0_O)        0.150   107.799 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_2/O
                         net (fo=9, routed)           0.778   108.577    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]_1
    SLICE_X35Y13         LUT5 (Prop_lut5_I0_O)        0.348   108.925 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[14]_i_2/O
                         net (fo=4, routed)           0.963   109.888    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[14]
    SLICE_X32Y17         LUT2 (Prop_lut2_I0_O)        0.332   110.220 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_5/O
                         net (fo=5, routed)           0.484   110.704    debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir_reg[0]_1
    SLICE_X30Y15         LUT6 (Prop_lut6_I3_O)        0.124   110.828 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir[0]_i_1/O
                         net (fo=4, routed)           0.450   111.278    debuggerTop/nes/cpu2A03/cpu6502/dl/D[0]
    SLICE_X32Y15         LUT4 (Prop_lut4_I3_O)        0.124   111.402 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_4__0/O
                         net (fo=6, routed)           0.890   112.292    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]_0
    SLICE_X30Y12         LUT2 (Prop_lut2_I1_O)        0.124   112.416 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0/O
                         net (fo=1, routed)           0.556   112.972    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0_n_2
    SLICE_X29Y9          LUT6 (Prop_lut6_I0_O)        0.124   113.096 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_1__0/O
                         net (fo=5, routed)           0.752   113.849    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[0]
    SLICE_X31Y13         LUT4 (Prop_lut4_I2_O)        0.118   113.967 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[0]_i_2/O
                         net (fo=9, routed)           0.685   114.651    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[0]
    SLICE_X26Y17         LUT5 (Prop_lut5_I3_O)        0.326   114.977 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_3/O
                         net (fo=108, routed)         1.097   116.074    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_1
    SLICE_X33Y27         LUT5 (Prop_lut5_I1_O)        0.124   116.198 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2/O
                         net (fo=1, routed)           0.524   116.723    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[5]
    SLICE_X33Y22         LUT6 (Prop_lut6_I2_O)        0.124   116.847 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_1/O
                         net (fo=4, routed)           0.785   117.632    debuggerTop/nes/cpu2A03/cpu6502/dl/D[5]
    SLICE_X33Y15         LUT4 (Prop_lut4_I3_O)        0.124   117.756 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[5]_i_2__0/O
                         net (fo=4, routed)           0.640   118.396    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[5]
    SLICE_X34Y10         LUT6 (Prop_lut6_I4_O)        0.124   118.520 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.301   118.821    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X35Y9          LUT5 (Prop_lut5_I0_O)        0.124   118.945 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.737   119.681    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_3[1]
    SLICE_X35Y13         LUT5 (Prop_lut5_I1_O)        0.118   119.799 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[10]_i_3/O
                         net (fo=29, routed)          1.111   120.910    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][1]
    SLICE_X29Y17         LUT4 (Prop_lut4_I1_O)        0.326   121.236 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_9/O
                         net (fo=1, routed)           0.154   121.390    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_9_n_2
    SLICE_X29Y17         LUT6 (Prop_lut6_I5_O)        0.124   121.514 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_4/O
                         net (fo=73, routed)          1.017   122.531    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[2]_0
    SLICE_X29Y28         LUT5 (Prop_lut5_I3_O)        0.124   122.655 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_2/O
                         net (fo=1, routed)           0.658   123.314    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[4]
    SLICE_X31Y21         LUT6 (Prop_lut6_I2_O)        0.124   123.438 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_1/O
                         net (fo=4, routed)           0.670   124.107    debuggerTop/nes/cpu2A03/cpu6502/dl/D[4]
    SLICE_X33Y15         LUT4 (Prop_lut4_I3_O)        0.124   124.231 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[4]_i_2__0/O
                         net (fo=4, routed)           0.695   124.926    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[4]
    SLICE_X34Y9          LUT6 (Prop_lut6_I5_O)        0.124   125.050 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2/O
                         net (fo=1, routed)           0.306   125.356    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2_n_2
    SLICE_X34Y8          LUT5 (Prop_lut5_I0_O)        0.124   125.480 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_1__0/O
                         net (fo=9, routed)           0.649   126.129    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_3[0]
    SLICE_X32Y13         LUT5 (Prop_lut5_I1_O)        0.118   126.247 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[12]_i_2/O
                         net (fo=4, routed)           0.707   126.954    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][0]
    SLICE_X30Y19         LUT6 (Prop_lut6_I4_O)        0.326   127.280 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_4/O
                         net (fo=29, routed)          0.519   127.799    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[12]
    SLICE_X32Y21         LUT6 (Prop_lut6_I0_O)        0.124   127.923 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[1]_i_1/O
                         net (fo=4, routed)           0.604   128.527    debuggerTop/nes/cpu2A03/cpu6502/dl/D[1]
    SLICE_X33Y15         LUT4 (Prop_lut4_I3_O)        0.124   128.651 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4__0/O
                         net (fo=5, routed)           0.831   129.482    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[1]
    SLICE_X30Y12         LUT2 (Prop_lut2_I1_O)        0.148   129.630 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0/O
                         net (fo=1, routed)           0.436   130.066    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0_n_2
    SLICE_X30Y11         LUT6 (Prop_lut6_I0_O)        0.328   130.394 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_1__0/O
                         net (fo=6, routed)           0.758   131.151    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[1]
    SLICE_X29Y13         LUT4 (Prop_lut4_I2_O)        0.118   131.269 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[1]_i_2/O
                         net (fo=9, routed)           0.763   132.032    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[1]
    SLICE_X27Y17         LUT5 (Prop_lut5_I3_O)        0.326   132.358 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_5/O
                         net (fo=80, routed)          1.328   133.686    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X30Y25         LUT6 (Prop_lut6_I5_O)        0.124   133.810 r  debuggerTop/nes/ppu/r_ir[3]_i_5/O
                         net (fo=1, routed)           0.619   134.429    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[3]
    SLICE_X31Y25         LUT5 (Prop_lut5_I0_O)        0.124   134.553 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[3]_i_2/O
                         net (fo=1, routed)           0.464   135.016    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[3]
    SLICE_X31Y21         LUT6 (Prop_lut6_I2_O)        0.124   135.140 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[3]_i_1/O
                         net (fo=6, routed)           1.009   136.150    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[12]_2[2]
    SLICE_X35Y10         LUT4 (Prop_lut4_I0_O)        0.124   136.274 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[3]_i_2__0/O
                         net (fo=4, routed)           0.577   136.850    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[3]
    SLICE_X35Y11         LUT5 (Prop_lut5_I1_O)        0.124   136.974 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_1__0/O
                         net (fo=8, routed)           0.766   137.740    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address_reg[3]
    SLICE_X28Y14         LUT4 (Prop_lut4_I3_O)        0.118   137.858 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[3]_i_2/O
                         net (fo=6, routed)           0.838   138.696    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[3]
    SLICE_X30Y17         LUT6 (Prop_lut6_I0_O)        0.326   139.022 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[3]_i_1/O
                         net (fo=2, routed)           0.442   139.464    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[10][3]
    SLICE_X34Y17         LUT6 (Prop_lut6_I1_O)        0.124   139.588 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_15/O
                         net (fo=16, routed)          2.932   142.520    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addra[3]
    RAMB36_X0Y11         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        1.566   183.694    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y11         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.487   184.181    
                         clock uncertainty           -0.183   183.998    
    RAMB36_X0Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566   183.432    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        183.432    
                         arrival time                        -142.520    
  -------------------------------------------------------------------
                         slack                                 40.912    

Slack (MET) :             40.926ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 rise@185.149ns - o_clk_5mhz_clk_wiz_0 fall@92.574ns)
  Data Path Delay:        50.655ns  (logic 9.132ns (18.028%)  route 41.523ns (81.972%))
  Logic Levels:           52  (LUT2=6 LUT3=3 LUT4=9 LUT5=14 LUT6=20)
  Clock Path Skew:        -0.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.459ns = ( 183.690 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.728ns = ( 91.847 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        1.812    91.847    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X30Y11         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y11         FDCE (Prop_fdce_C_Q)         0.524    92.371 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[1]/Q
                         net (fo=168, routed)         3.183    95.554    debuggerTop/nes/cpu2A03/cpu6502/decoder/Q[1]
    SLICE_X13Y7          LUT3 (Prop_lut3_I0_O)        0.124    95.678 r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_bus_db_n_i_17/O
                         net (fo=8, routed)           1.935    97.613    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_22
    SLICE_X26Y4          LUT6 (Prop_lut6_I3_O)        0.124    97.737 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_27__0/O
                         net (fo=1, routed)           0.965    98.702    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_27__0_n_2
    SLICE_X30Y3          LUT6 (Prop_lut6_I1_O)        0.124    98.826 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_13/O
                         net (fo=1, routed)           0.312    99.138    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_13_n_2
    SLICE_X30Y2          LUT6 (Prop_lut6_I3_O)        0.124    99.262 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_4/O
                         net (fo=10, routed)          0.840   100.101    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_4_n_2
    SLICE_X30Y9          LUT2 (Prop_lut2_I1_O)        0.150   100.251 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_8/O
                         net (fo=10, routed)          0.672   100.924    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_8_n_2
    SLICE_X33Y11         LUT6 (Prop_lut6_I4_O)        0.328   101.252 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_2/O
                         net (fo=9, routed)           0.985   102.237    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_0
    SLICE_X34Y13         LUT5 (Prop_lut5_I1_O)        0.150   102.387 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_2__0/O
                         net (fo=22, routed)          0.905   103.292    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[15]
    SLICE_X32Y17         LUT2 (Prop_lut2_I1_O)        0.328   103.620 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5/O
                         net (fo=28, routed)          0.661   104.282    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5_n_2
    SLICE_X31Y18         LUT6 (Prop_lut6_I2_O)        0.124   104.406 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17/O
                         net (fo=1, routed)           0.154   104.559    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17_n_2
    SLICE_X31Y18         LUT2 (Prop_lut2_I0_O)        0.124   104.683 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_7/O
                         net (fo=9, routed)           0.898   105.582    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_nes_ram_rw
    SLICE_X33Y21         LUT6 (Prop_lut6_I3_O)        0.124   105.706 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           0.598   106.304    debuggerTop/nes/cpu2A03/cpu6502/dl/D[6]
    SLICE_X33Y15         LUT4 (Prop_lut4_I3_O)        0.124   106.428 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[6]_i_2__0/O
                         net (fo=4, routed)           0.663   107.092    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[6]_0
    SLICE_X33Y10         LUT6 (Prop_lut6_I4_O)        0.124   107.216 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4/O
                         net (fo=1, routed)           0.433   107.649    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4_n_2
    SLICE_X33Y10         LUT5 (Prop_lut5_I0_O)        0.150   107.799 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_2/O
                         net (fo=9, routed)           0.778   108.577    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]_1
    SLICE_X35Y13         LUT5 (Prop_lut5_I0_O)        0.348   108.925 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[14]_i_2/O
                         net (fo=4, routed)           0.963   109.888    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[14]
    SLICE_X32Y17         LUT2 (Prop_lut2_I0_O)        0.332   110.220 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_5/O
                         net (fo=5, routed)           0.484   110.704    debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir_reg[0]_1
    SLICE_X30Y15         LUT6 (Prop_lut6_I3_O)        0.124   110.828 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir[0]_i_1/O
                         net (fo=4, routed)           0.450   111.278    debuggerTop/nes/cpu2A03/cpu6502/dl/D[0]
    SLICE_X32Y15         LUT4 (Prop_lut4_I3_O)        0.124   111.402 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_4__0/O
                         net (fo=6, routed)           0.890   112.292    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]_0
    SLICE_X30Y12         LUT2 (Prop_lut2_I1_O)        0.124   112.416 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0/O
                         net (fo=1, routed)           0.556   112.972    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0_n_2
    SLICE_X29Y9          LUT6 (Prop_lut6_I0_O)        0.124   113.096 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_1__0/O
                         net (fo=5, routed)           0.752   113.849    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[0]
    SLICE_X31Y13         LUT4 (Prop_lut4_I2_O)        0.118   113.967 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[0]_i_2/O
                         net (fo=9, routed)           0.685   114.651    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[0]
    SLICE_X26Y17         LUT5 (Prop_lut5_I3_O)        0.326   114.977 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_3/O
                         net (fo=108, routed)         1.097   116.074    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_1
    SLICE_X33Y27         LUT5 (Prop_lut5_I1_O)        0.124   116.198 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2/O
                         net (fo=1, routed)           0.524   116.723    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[5]
    SLICE_X33Y22         LUT6 (Prop_lut6_I2_O)        0.124   116.847 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_1/O
                         net (fo=4, routed)           0.785   117.632    debuggerTop/nes/cpu2A03/cpu6502/dl/D[5]
    SLICE_X33Y15         LUT4 (Prop_lut4_I3_O)        0.124   117.756 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[5]_i_2__0/O
                         net (fo=4, routed)           0.640   118.396    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[5]
    SLICE_X34Y10         LUT6 (Prop_lut6_I4_O)        0.124   118.520 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.301   118.821    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X35Y9          LUT5 (Prop_lut5_I0_O)        0.124   118.945 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.737   119.681    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_3[1]
    SLICE_X35Y13         LUT5 (Prop_lut5_I1_O)        0.118   119.799 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[10]_i_3/O
                         net (fo=29, routed)          1.111   120.910    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][1]
    SLICE_X29Y17         LUT4 (Prop_lut4_I1_O)        0.326   121.236 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_9/O
                         net (fo=1, routed)           0.154   121.390    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_9_n_2
    SLICE_X29Y17         LUT6 (Prop_lut6_I5_O)        0.124   121.514 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_4/O
                         net (fo=73, routed)          1.017   122.531    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[2]_0
    SLICE_X29Y28         LUT5 (Prop_lut5_I3_O)        0.124   122.655 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_2/O
                         net (fo=1, routed)           0.658   123.314    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[4]
    SLICE_X31Y21         LUT6 (Prop_lut6_I2_O)        0.124   123.438 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_1/O
                         net (fo=4, routed)           0.670   124.107    debuggerTop/nes/cpu2A03/cpu6502/dl/D[4]
    SLICE_X33Y15         LUT4 (Prop_lut4_I3_O)        0.124   124.231 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[4]_i_2__0/O
                         net (fo=4, routed)           0.695   124.926    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[4]
    SLICE_X34Y9          LUT6 (Prop_lut6_I5_O)        0.124   125.050 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2/O
                         net (fo=1, routed)           0.306   125.356    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2_n_2
    SLICE_X34Y8          LUT5 (Prop_lut5_I0_O)        0.124   125.480 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_1__0/O
                         net (fo=9, routed)           0.649   126.129    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_3[0]
    SLICE_X32Y13         LUT5 (Prop_lut5_I1_O)        0.118   126.247 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[12]_i_2/O
                         net (fo=4, routed)           0.707   126.954    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][0]
    SLICE_X30Y19         LUT6 (Prop_lut6_I4_O)        0.326   127.280 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_4/O
                         net (fo=29, routed)          0.519   127.799    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[12]
    SLICE_X32Y21         LUT6 (Prop_lut6_I0_O)        0.124   127.923 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[1]_i_1/O
                         net (fo=4, routed)           0.604   128.527    debuggerTop/nes/cpu2A03/cpu6502/dl/D[1]
    SLICE_X33Y15         LUT4 (Prop_lut4_I3_O)        0.124   128.651 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4__0/O
                         net (fo=5, routed)           0.831   129.482    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[1]
    SLICE_X30Y12         LUT2 (Prop_lut2_I1_O)        0.148   129.630 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0/O
                         net (fo=1, routed)           0.436   130.066    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0_n_2
    SLICE_X30Y11         LUT6 (Prop_lut6_I0_O)        0.328   130.394 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_1__0/O
                         net (fo=6, routed)           0.758   131.151    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[1]
    SLICE_X29Y13         LUT4 (Prop_lut4_I2_O)        0.118   131.269 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[1]_i_2/O
                         net (fo=9, routed)           0.763   132.032    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[1]
    SLICE_X27Y17         LUT5 (Prop_lut5_I3_O)        0.326   132.358 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_5/O
                         net (fo=80, routed)          1.248   133.606    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X30Y27         LUT6 (Prop_lut6_I5_O)        0.124   133.730 r  debuggerTop/nes/ppu/r_ir[2]_i_5/O
                         net (fo=1, routed)           0.492   134.222    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[2]_0
    SLICE_X30Y27         LUT5 (Prop_lut5_I0_O)        0.124   134.346 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2/O
                         net (fo=1, routed)           0.640   134.986    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[2]
    SLICE_X32Y21         LUT6 (Prop_lut6_I2_O)        0.124   135.110 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_1/O
                         net (fo=4, routed)           0.720   135.830    debuggerTop/nes/cpu2A03/cpu6502/dl/D[2]
    SLICE_X32Y15         LUT4 (Prop_lut4_I3_O)        0.124   135.954 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[2]_i_5__0/O
                         net (fo=5, routed)           0.822   136.776    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[2]_0
    SLICE_X33Y13         LUT3 (Prop_lut3_I2_O)        0.152   136.928 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3/O
                         net (fo=1, routed)           0.433   137.362    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_0
    SLICE_X33Y13         LUT5 (Prop_lut5_I2_O)        0.326   137.688 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_1/O
                         net (fo=3, routed)           0.453   138.140    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]_0[2]
    SLICE_X32Y13         LUT3 (Prop_lut3_I2_O)        0.124   138.264 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_nes_write_address[10]_i_2/O
                         net (fo=4, routed)           0.892   139.156    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address_reg[10][0]
    SLICE_X33Y19         LUT6 (Prop_lut6_I4_O)        0.124   139.280 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_34__0/O
                         net (fo=1, routed)           0.641   139.921    debuggerTop/values/r_nes_read_data_reg[7]
    SLICE_X38Y22         LUT5 (Prop_lut5_I0_O)        0.124   140.045 r  debuggerTop/values/blockRam_i_8__0/O
                         net (fo=16, routed)          2.457   142.502    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addra[10]
    RAMB36_X0Y12         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        1.562   183.690    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y12         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487   184.177    
                         clock uncertainty           -0.183   183.994    
    RAMB36_X0Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566   183.428    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        183.428    
                         arrival time                        -142.502    
  -------------------------------------------------------------------
                         slack                                 40.926    

Slack (MET) :             40.949ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 rise@185.149ns - o_clk_5mhz_clk_wiz_0 fall@92.574ns)
  Data Path Delay:        50.628ns  (logic 8.778ns (17.338%)  route 41.850ns (82.662%))
  Logic Levels:           51  (LUT2=6 LUT3=3 LUT4=9 LUT5=12 LUT6=21)
  Clock Path Skew:        -0.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.464ns = ( 183.685 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.728ns = ( 91.847 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        1.812    91.847    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X30Y11         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y11         FDCE (Prop_fdce_C_Q)         0.524    92.371 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[1]/Q
                         net (fo=168, routed)         3.183    95.554    debuggerTop/nes/cpu2A03/cpu6502/decoder/Q[1]
    SLICE_X13Y7          LUT3 (Prop_lut3_I0_O)        0.124    95.678 r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_bus_db_n_i_17/O
                         net (fo=8, routed)           1.935    97.613    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_22
    SLICE_X26Y4          LUT6 (Prop_lut6_I3_O)        0.124    97.737 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_27__0/O
                         net (fo=1, routed)           0.965    98.702    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_27__0_n_2
    SLICE_X30Y3          LUT6 (Prop_lut6_I1_O)        0.124    98.826 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_13/O
                         net (fo=1, routed)           0.312    99.138    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_13_n_2
    SLICE_X30Y2          LUT6 (Prop_lut6_I3_O)        0.124    99.262 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_4/O
                         net (fo=10, routed)          0.840   100.101    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_4_n_2
    SLICE_X30Y9          LUT2 (Prop_lut2_I1_O)        0.150   100.251 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_8/O
                         net (fo=10, routed)          0.672   100.924    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_8_n_2
    SLICE_X33Y11         LUT6 (Prop_lut6_I4_O)        0.328   101.252 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_2/O
                         net (fo=9, routed)           0.985   102.237    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_0
    SLICE_X34Y13         LUT5 (Prop_lut5_I1_O)        0.150   102.387 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_2__0/O
                         net (fo=22, routed)          0.905   103.292    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[15]
    SLICE_X32Y17         LUT2 (Prop_lut2_I1_O)        0.328   103.620 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5/O
                         net (fo=28, routed)          0.661   104.282    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5_n_2
    SLICE_X31Y18         LUT6 (Prop_lut6_I2_O)        0.124   104.406 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17/O
                         net (fo=1, routed)           0.154   104.559    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17_n_2
    SLICE_X31Y18         LUT2 (Prop_lut2_I0_O)        0.124   104.683 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_7/O
                         net (fo=9, routed)           0.898   105.582    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_nes_ram_rw
    SLICE_X33Y21         LUT6 (Prop_lut6_I3_O)        0.124   105.706 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           0.598   106.304    debuggerTop/nes/cpu2A03/cpu6502/dl/D[6]
    SLICE_X33Y15         LUT4 (Prop_lut4_I3_O)        0.124   106.428 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[6]_i_2__0/O
                         net (fo=4, routed)           0.663   107.092    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[6]_0
    SLICE_X33Y10         LUT6 (Prop_lut6_I4_O)        0.124   107.216 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4/O
                         net (fo=1, routed)           0.433   107.649    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4_n_2
    SLICE_X33Y10         LUT5 (Prop_lut5_I0_O)        0.150   107.799 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_2/O
                         net (fo=9, routed)           0.778   108.577    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]_1
    SLICE_X35Y13         LUT5 (Prop_lut5_I0_O)        0.348   108.925 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[14]_i_2/O
                         net (fo=4, routed)           0.963   109.888    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[14]
    SLICE_X32Y17         LUT2 (Prop_lut2_I0_O)        0.332   110.220 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_5/O
                         net (fo=5, routed)           0.484   110.704    debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir_reg[0]_1
    SLICE_X30Y15         LUT6 (Prop_lut6_I3_O)        0.124   110.828 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir[0]_i_1/O
                         net (fo=4, routed)           0.450   111.278    debuggerTop/nes/cpu2A03/cpu6502/dl/D[0]
    SLICE_X32Y15         LUT4 (Prop_lut4_I3_O)        0.124   111.402 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_4__0/O
                         net (fo=6, routed)           0.890   112.292    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]_0
    SLICE_X30Y12         LUT2 (Prop_lut2_I1_O)        0.124   112.416 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0/O
                         net (fo=1, routed)           0.556   112.972    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0_n_2
    SLICE_X29Y9          LUT6 (Prop_lut6_I0_O)        0.124   113.096 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_1__0/O
                         net (fo=5, routed)           0.752   113.849    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[0]
    SLICE_X31Y13         LUT4 (Prop_lut4_I2_O)        0.118   113.967 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[0]_i_2/O
                         net (fo=9, routed)           0.685   114.651    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[0]
    SLICE_X26Y17         LUT5 (Prop_lut5_I3_O)        0.326   114.977 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_3/O
                         net (fo=108, routed)         1.097   116.074    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_1
    SLICE_X33Y27         LUT5 (Prop_lut5_I1_O)        0.124   116.198 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2/O
                         net (fo=1, routed)           0.524   116.723    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[5]
    SLICE_X33Y22         LUT6 (Prop_lut6_I2_O)        0.124   116.847 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_1/O
                         net (fo=4, routed)           0.785   117.632    debuggerTop/nes/cpu2A03/cpu6502/dl/D[5]
    SLICE_X33Y15         LUT4 (Prop_lut4_I3_O)        0.124   117.756 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[5]_i_2__0/O
                         net (fo=4, routed)           0.640   118.396    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[5]
    SLICE_X34Y10         LUT6 (Prop_lut6_I4_O)        0.124   118.520 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.301   118.821    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X35Y9          LUT5 (Prop_lut5_I0_O)        0.124   118.945 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.737   119.681    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_3[1]
    SLICE_X35Y13         LUT5 (Prop_lut5_I1_O)        0.118   119.799 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[10]_i_3/O
                         net (fo=29, routed)          1.111   120.910    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][1]
    SLICE_X29Y17         LUT4 (Prop_lut4_I1_O)        0.326   121.236 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_9/O
                         net (fo=1, routed)           0.154   121.390    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_9_n_2
    SLICE_X29Y17         LUT6 (Prop_lut6_I5_O)        0.124   121.514 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_4/O
                         net (fo=73, routed)          1.017   122.531    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[2]_0
    SLICE_X29Y28         LUT5 (Prop_lut5_I3_O)        0.124   122.655 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_2/O
                         net (fo=1, routed)           0.658   123.314    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[4]
    SLICE_X31Y21         LUT6 (Prop_lut6_I2_O)        0.124   123.438 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_1/O
                         net (fo=4, routed)           0.670   124.107    debuggerTop/nes/cpu2A03/cpu6502/dl/D[4]
    SLICE_X33Y15         LUT4 (Prop_lut4_I3_O)        0.124   124.231 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[4]_i_2__0/O
                         net (fo=4, routed)           0.695   124.926    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[4]
    SLICE_X34Y9          LUT6 (Prop_lut6_I5_O)        0.124   125.050 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2/O
                         net (fo=1, routed)           0.306   125.356    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2_n_2
    SLICE_X34Y8          LUT5 (Prop_lut5_I0_O)        0.124   125.480 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_1__0/O
                         net (fo=9, routed)           0.649   126.129    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_3[0]
    SLICE_X32Y13         LUT5 (Prop_lut5_I1_O)        0.118   126.247 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[12]_i_2/O
                         net (fo=4, routed)           0.707   126.954    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][0]
    SLICE_X30Y19         LUT6 (Prop_lut6_I4_O)        0.326   127.280 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_4/O
                         net (fo=29, routed)          0.519   127.799    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[12]
    SLICE_X32Y21         LUT6 (Prop_lut6_I0_O)        0.124   127.923 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[1]_i_1/O
                         net (fo=4, routed)           0.604   128.527    debuggerTop/nes/cpu2A03/cpu6502/dl/D[1]
    SLICE_X33Y15         LUT4 (Prop_lut4_I3_O)        0.124   128.651 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4__0/O
                         net (fo=5, routed)           0.831   129.482    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[1]
    SLICE_X30Y12         LUT2 (Prop_lut2_I1_O)        0.148   129.630 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0/O
                         net (fo=1, routed)           0.436   130.066    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0_n_2
    SLICE_X30Y11         LUT6 (Prop_lut6_I0_O)        0.328   130.394 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_1__0/O
                         net (fo=6, routed)           0.758   131.151    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[1]
    SLICE_X29Y13         LUT4 (Prop_lut4_I2_O)        0.118   131.269 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[1]_i_2/O
                         net (fo=9, routed)           0.763   132.032    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[1]
    SLICE_X27Y17         LUT5 (Prop_lut5_I3_O)        0.326   132.358 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_5/O
                         net (fo=80, routed)          1.328   133.686    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X30Y25         LUT6 (Prop_lut6_I5_O)        0.124   133.810 r  debuggerTop/nes/ppu/r_ir[3]_i_5/O
                         net (fo=1, routed)           0.619   134.429    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[3]
    SLICE_X31Y25         LUT5 (Prop_lut5_I0_O)        0.124   134.553 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[3]_i_2/O
                         net (fo=1, routed)           0.464   135.016    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[3]
    SLICE_X31Y21         LUT6 (Prop_lut6_I2_O)        0.124   135.140 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[3]_i_1/O
                         net (fo=6, routed)           1.009   136.150    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[12]_2[2]
    SLICE_X35Y10         LUT4 (Prop_lut4_I0_O)        0.124   136.274 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[3]_i_2__0/O
                         net (fo=4, routed)           0.910   137.183    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[3]
    SLICE_X34Y10         LUT6 (Prop_lut6_I0_O)        0.124   137.307 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_2/O
                         net (fo=6, routed)           0.455   137.762    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[3]
    SLICE_X36Y10         LUT3 (Prop_lut3_I1_O)        0.124   137.886 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[3]_i_1/O
                         net (fo=4, routed)           0.620   138.506    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[3]_8
    SLICE_X31Y13         LUT3 (Prop_lut3_I2_O)        0.124   138.630 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_31/O
                         net (fo=2, routed)           0.720   139.350    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[11]
    SLICE_X32Y18         LUT6 (Prop_lut6_I1_O)        0.124   139.474 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_7/O
                         net (fo=16, routed)          3.000   142.474    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addra[11]
    RAMB36_X0Y13         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        1.557   183.685    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y13         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.487   184.172    
                         clock uncertainty           -0.183   183.989    
    RAMB36_X0Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566   183.423    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        183.423    
                         arrival time                        -142.474    
  -------------------------------------------------------------------
                         slack                                 40.949    

Slack (MET) :             40.956ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 rise@185.149ns - o_clk_5mhz_clk_wiz_0 fall@92.574ns)
  Data Path Delay:        50.608ns  (logic 8.778ns (17.345%)  route 41.830ns (82.655%))
  Logic Levels:           51  (LUT2=6 LUT3=3 LUT4=9 LUT5=12 LUT6=21)
  Clock Path Skew:        -0.262ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 183.672 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.728ns = ( 91.847 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        1.812    91.847    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X30Y11         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y11         FDCE (Prop_fdce_C_Q)         0.524    92.371 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[1]/Q
                         net (fo=168, routed)         3.183    95.554    debuggerTop/nes/cpu2A03/cpu6502/decoder/Q[1]
    SLICE_X13Y7          LUT3 (Prop_lut3_I0_O)        0.124    95.678 r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_bus_db_n_i_17/O
                         net (fo=8, routed)           1.935    97.613    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_22
    SLICE_X26Y4          LUT6 (Prop_lut6_I3_O)        0.124    97.737 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_27__0/O
                         net (fo=1, routed)           0.965    98.702    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_27__0_n_2
    SLICE_X30Y3          LUT6 (Prop_lut6_I1_O)        0.124    98.826 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_13/O
                         net (fo=1, routed)           0.312    99.138    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_13_n_2
    SLICE_X30Y2          LUT6 (Prop_lut6_I3_O)        0.124    99.262 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_4/O
                         net (fo=10, routed)          0.840   100.101    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_4_n_2
    SLICE_X30Y9          LUT2 (Prop_lut2_I1_O)        0.150   100.251 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_8/O
                         net (fo=10, routed)          0.672   100.924    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_8_n_2
    SLICE_X33Y11         LUT6 (Prop_lut6_I4_O)        0.328   101.252 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_2/O
                         net (fo=9, routed)           0.985   102.237    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_0
    SLICE_X34Y13         LUT5 (Prop_lut5_I1_O)        0.150   102.387 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_2__0/O
                         net (fo=22, routed)          0.905   103.292    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[15]
    SLICE_X32Y17         LUT2 (Prop_lut2_I1_O)        0.328   103.620 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5/O
                         net (fo=28, routed)          0.661   104.282    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5_n_2
    SLICE_X31Y18         LUT6 (Prop_lut6_I2_O)        0.124   104.406 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17/O
                         net (fo=1, routed)           0.154   104.559    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17_n_2
    SLICE_X31Y18         LUT2 (Prop_lut2_I0_O)        0.124   104.683 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_7/O
                         net (fo=9, routed)           0.898   105.582    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_nes_ram_rw
    SLICE_X33Y21         LUT6 (Prop_lut6_I3_O)        0.124   105.706 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           0.598   106.304    debuggerTop/nes/cpu2A03/cpu6502/dl/D[6]
    SLICE_X33Y15         LUT4 (Prop_lut4_I3_O)        0.124   106.428 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[6]_i_2__0/O
                         net (fo=4, routed)           0.663   107.092    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[6]_0
    SLICE_X33Y10         LUT6 (Prop_lut6_I4_O)        0.124   107.216 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4/O
                         net (fo=1, routed)           0.433   107.649    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4_n_2
    SLICE_X33Y10         LUT5 (Prop_lut5_I0_O)        0.150   107.799 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_2/O
                         net (fo=9, routed)           0.778   108.577    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]_1
    SLICE_X35Y13         LUT5 (Prop_lut5_I0_O)        0.348   108.925 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[14]_i_2/O
                         net (fo=4, routed)           0.963   109.888    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[14]
    SLICE_X32Y17         LUT2 (Prop_lut2_I0_O)        0.332   110.220 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_5/O
                         net (fo=5, routed)           0.484   110.704    debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir_reg[0]_1
    SLICE_X30Y15         LUT6 (Prop_lut6_I3_O)        0.124   110.828 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir[0]_i_1/O
                         net (fo=4, routed)           0.450   111.278    debuggerTop/nes/cpu2A03/cpu6502/dl/D[0]
    SLICE_X32Y15         LUT4 (Prop_lut4_I3_O)        0.124   111.402 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_4__0/O
                         net (fo=6, routed)           0.890   112.292    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]_0
    SLICE_X30Y12         LUT2 (Prop_lut2_I1_O)        0.124   112.416 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0/O
                         net (fo=1, routed)           0.556   112.972    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0_n_2
    SLICE_X29Y9          LUT6 (Prop_lut6_I0_O)        0.124   113.096 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_1__0/O
                         net (fo=5, routed)           0.752   113.849    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[0]
    SLICE_X31Y13         LUT4 (Prop_lut4_I2_O)        0.118   113.967 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[0]_i_2/O
                         net (fo=9, routed)           0.685   114.651    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[0]
    SLICE_X26Y17         LUT5 (Prop_lut5_I3_O)        0.326   114.977 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_3/O
                         net (fo=108, routed)         1.097   116.074    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_1
    SLICE_X33Y27         LUT5 (Prop_lut5_I1_O)        0.124   116.198 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2/O
                         net (fo=1, routed)           0.524   116.723    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[5]
    SLICE_X33Y22         LUT6 (Prop_lut6_I2_O)        0.124   116.847 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_1/O
                         net (fo=4, routed)           0.785   117.632    debuggerTop/nes/cpu2A03/cpu6502/dl/D[5]
    SLICE_X33Y15         LUT4 (Prop_lut4_I3_O)        0.124   117.756 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[5]_i_2__0/O
                         net (fo=4, routed)           0.640   118.396    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[5]
    SLICE_X34Y10         LUT6 (Prop_lut6_I4_O)        0.124   118.520 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.301   118.821    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X35Y9          LUT5 (Prop_lut5_I0_O)        0.124   118.945 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.737   119.681    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_3[1]
    SLICE_X35Y13         LUT5 (Prop_lut5_I1_O)        0.118   119.799 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[10]_i_3/O
                         net (fo=29, routed)          1.111   120.910    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][1]
    SLICE_X29Y17         LUT4 (Prop_lut4_I1_O)        0.326   121.236 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_9/O
                         net (fo=1, routed)           0.154   121.390    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_9_n_2
    SLICE_X29Y17         LUT6 (Prop_lut6_I5_O)        0.124   121.514 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_4/O
                         net (fo=73, routed)          1.017   122.531    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[2]_0
    SLICE_X29Y28         LUT5 (Prop_lut5_I3_O)        0.124   122.655 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_2/O
                         net (fo=1, routed)           0.658   123.314    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[4]
    SLICE_X31Y21         LUT6 (Prop_lut6_I2_O)        0.124   123.438 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_1/O
                         net (fo=4, routed)           0.670   124.107    debuggerTop/nes/cpu2A03/cpu6502/dl/D[4]
    SLICE_X33Y15         LUT4 (Prop_lut4_I3_O)        0.124   124.231 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[4]_i_2__0/O
                         net (fo=4, routed)           0.695   124.926    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[4]
    SLICE_X34Y9          LUT6 (Prop_lut6_I5_O)        0.124   125.050 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2/O
                         net (fo=1, routed)           0.306   125.356    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2_n_2
    SLICE_X34Y8          LUT5 (Prop_lut5_I0_O)        0.124   125.480 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_1__0/O
                         net (fo=9, routed)           0.649   126.129    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_3[0]
    SLICE_X32Y13         LUT5 (Prop_lut5_I1_O)        0.118   126.247 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[12]_i_2/O
                         net (fo=4, routed)           0.707   126.954    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][0]
    SLICE_X30Y19         LUT6 (Prop_lut6_I4_O)        0.326   127.280 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_4/O
                         net (fo=29, routed)          0.519   127.799    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[12]
    SLICE_X32Y21         LUT6 (Prop_lut6_I0_O)        0.124   127.923 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[1]_i_1/O
                         net (fo=4, routed)           0.604   128.527    debuggerTop/nes/cpu2A03/cpu6502/dl/D[1]
    SLICE_X33Y15         LUT4 (Prop_lut4_I3_O)        0.124   128.651 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4__0/O
                         net (fo=5, routed)           0.831   129.482    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[1]
    SLICE_X30Y12         LUT2 (Prop_lut2_I1_O)        0.148   129.630 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0/O
                         net (fo=1, routed)           0.436   130.066    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0_n_2
    SLICE_X30Y11         LUT6 (Prop_lut6_I0_O)        0.328   130.394 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_1__0/O
                         net (fo=6, routed)           0.758   131.151    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[1]
    SLICE_X29Y13         LUT4 (Prop_lut4_I2_O)        0.118   131.269 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[1]_i_2/O
                         net (fo=9, routed)           0.763   132.032    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[1]
    SLICE_X27Y17         LUT5 (Prop_lut5_I3_O)        0.326   132.358 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_5/O
                         net (fo=80, routed)          1.328   133.686    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X30Y25         LUT6 (Prop_lut6_I5_O)        0.124   133.810 r  debuggerTop/nes/ppu/r_ir[3]_i_5/O
                         net (fo=1, routed)           0.619   134.429    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[3]
    SLICE_X31Y25         LUT5 (Prop_lut5_I0_O)        0.124   134.553 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[3]_i_2/O
                         net (fo=1, routed)           0.464   135.016    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[3]
    SLICE_X31Y21         LUT6 (Prop_lut6_I2_O)        0.124   135.140 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[3]_i_1/O
                         net (fo=6, routed)           1.009   136.150    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[12]_2[2]
    SLICE_X35Y10         LUT4 (Prop_lut4_I0_O)        0.124   136.274 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[3]_i_2__0/O
                         net (fo=4, routed)           0.910   137.183    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[3]
    SLICE_X34Y10         LUT6 (Prop_lut6_I0_O)        0.124   137.307 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_2/O
                         net (fo=6, routed)           0.455   137.762    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[3]
    SLICE_X36Y10         LUT3 (Prop_lut3_I1_O)        0.124   137.886 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[3]_i_1/O
                         net (fo=4, routed)           0.620   138.506    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[3]_8
    SLICE_X31Y13         LUT3 (Prop_lut3_I2_O)        0.124   138.630 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_31/O
                         net (fo=2, routed)           0.720   139.350    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[11]
    SLICE_X32Y18         LUT6 (Prop_lut6_I1_O)        0.124   139.474 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_7/O
                         net (fo=16, routed)          2.980   142.454    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addra[11]
    RAMB36_X1Y13         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        1.544   183.672    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y13         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.487   184.159    
                         clock uncertainty           -0.183   183.976    
    RAMB36_X1Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566   183.410    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        183.410    
                         arrival time                        -142.454    
  -------------------------------------------------------------------
                         slack                                 40.956    

Slack (MET) :             40.979ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 rise@185.149ns - o_clk_5mhz_clk_wiz_0 fall@92.574ns)
  Data Path Delay:        50.598ns  (logic 8.974ns (17.736%)  route 41.623ns (82.264%))
  Logic Levels:           51  (LUT2=6 LUT3=1 LUT4=10 LUT5=14 LUT6=20)
  Clock Path Skew:        -0.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.464ns = ( 183.685 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.728ns = ( 91.847 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        1.812    91.847    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X30Y11         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y11         FDCE (Prop_fdce_C_Q)         0.524    92.371 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[1]/Q
                         net (fo=168, routed)         3.183    95.554    debuggerTop/nes/cpu2A03/cpu6502/decoder/Q[1]
    SLICE_X13Y7          LUT3 (Prop_lut3_I0_O)        0.124    95.678 r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_bus_db_n_i_17/O
                         net (fo=8, routed)           1.935    97.613    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_22
    SLICE_X26Y4          LUT6 (Prop_lut6_I3_O)        0.124    97.737 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_27__0/O
                         net (fo=1, routed)           0.965    98.702    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_27__0_n_2
    SLICE_X30Y3          LUT6 (Prop_lut6_I1_O)        0.124    98.826 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_13/O
                         net (fo=1, routed)           0.312    99.138    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_13_n_2
    SLICE_X30Y2          LUT6 (Prop_lut6_I3_O)        0.124    99.262 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_4/O
                         net (fo=10, routed)          0.840   100.101    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_4_n_2
    SLICE_X30Y9          LUT2 (Prop_lut2_I1_O)        0.150   100.251 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_8/O
                         net (fo=10, routed)          0.672   100.924    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_8_n_2
    SLICE_X33Y11         LUT6 (Prop_lut6_I4_O)        0.328   101.252 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_2/O
                         net (fo=9, routed)           0.985   102.237    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_0
    SLICE_X34Y13         LUT5 (Prop_lut5_I1_O)        0.150   102.387 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_2__0/O
                         net (fo=22, routed)          0.905   103.292    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[15]
    SLICE_X32Y17         LUT2 (Prop_lut2_I1_O)        0.328   103.620 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5/O
                         net (fo=28, routed)          0.661   104.282    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5_n_2
    SLICE_X31Y18         LUT6 (Prop_lut6_I2_O)        0.124   104.406 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17/O
                         net (fo=1, routed)           0.154   104.559    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_17_n_2
    SLICE_X31Y18         LUT2 (Prop_lut2_I0_O)        0.124   104.683 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_7/O
                         net (fo=9, routed)           0.898   105.582    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_nes_ram_rw
    SLICE_X33Y21         LUT6 (Prop_lut6_I3_O)        0.124   105.706 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           0.598   106.304    debuggerTop/nes/cpu2A03/cpu6502/dl/D[6]
    SLICE_X33Y15         LUT4 (Prop_lut4_I3_O)        0.124   106.428 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[6]_i_2__0/O
                         net (fo=4, routed)           0.663   107.092    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[6]_0
    SLICE_X33Y10         LUT6 (Prop_lut6_I4_O)        0.124   107.216 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4/O
                         net (fo=1, routed)           0.433   107.649    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4_n_2
    SLICE_X33Y10         LUT5 (Prop_lut5_I0_O)        0.150   107.799 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_2/O
                         net (fo=9, routed)           0.778   108.577    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]_1
    SLICE_X35Y13         LUT5 (Prop_lut5_I0_O)        0.348   108.925 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[14]_i_2/O
                         net (fo=4, routed)           0.963   109.888    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[14]
    SLICE_X32Y17         LUT2 (Prop_lut2_I0_O)        0.332   110.220 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_5/O
                         net (fo=5, routed)           0.484   110.704    debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir_reg[0]_1
    SLICE_X30Y15         LUT6 (Prop_lut6_I3_O)        0.124   110.828 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir[0]_i_1/O
                         net (fo=4, routed)           0.450   111.278    debuggerTop/nes/cpu2A03/cpu6502/dl/D[0]
    SLICE_X32Y15         LUT4 (Prop_lut4_I3_O)        0.124   111.402 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_4__0/O
                         net (fo=6, routed)           0.890   112.292    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]_0
    SLICE_X30Y12         LUT2 (Prop_lut2_I1_O)        0.124   112.416 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0/O
                         net (fo=1, routed)           0.556   112.972    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0_n_2
    SLICE_X29Y9          LUT6 (Prop_lut6_I0_O)        0.124   113.096 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_1__0/O
                         net (fo=5, routed)           0.752   113.849    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[0]
    SLICE_X31Y13         LUT4 (Prop_lut4_I2_O)        0.118   113.967 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[0]_i_2/O
                         net (fo=9, routed)           0.685   114.651    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[0]
    SLICE_X26Y17         LUT5 (Prop_lut5_I3_O)        0.326   114.977 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_3/O
                         net (fo=108, routed)         1.097   116.074    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_1
    SLICE_X33Y27         LUT5 (Prop_lut5_I1_O)        0.124   116.198 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2/O
                         net (fo=1, routed)           0.524   116.723    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[5]
    SLICE_X33Y22         LUT6 (Prop_lut6_I2_O)        0.124   116.847 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_1/O
                         net (fo=4, routed)           0.785   117.632    debuggerTop/nes/cpu2A03/cpu6502/dl/D[5]
    SLICE_X33Y15         LUT4 (Prop_lut4_I3_O)        0.124   117.756 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[5]_i_2__0/O
                         net (fo=4, routed)           0.640   118.396    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[5]
    SLICE_X34Y10         LUT6 (Prop_lut6_I4_O)        0.124   118.520 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.301   118.821    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X35Y9          LUT5 (Prop_lut5_I0_O)        0.124   118.945 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.737   119.681    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_3[1]
    SLICE_X35Y13         LUT5 (Prop_lut5_I1_O)        0.118   119.799 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[10]_i_3/O
                         net (fo=29, routed)          1.111   120.910    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][1]
    SLICE_X29Y17         LUT4 (Prop_lut4_I1_O)        0.326   121.236 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_9/O
                         net (fo=1, routed)           0.154   121.390    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_9_n_2
    SLICE_X29Y17         LUT6 (Prop_lut6_I5_O)        0.124   121.514 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_4/O
                         net (fo=73, routed)          1.017   122.531    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[2]_0
    SLICE_X29Y28         LUT5 (Prop_lut5_I3_O)        0.124   122.655 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_2/O
                         net (fo=1, routed)           0.658   123.314    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[4]
    SLICE_X31Y21         LUT6 (Prop_lut6_I2_O)        0.124   123.438 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_1/O
                         net (fo=4, routed)           0.670   124.107    debuggerTop/nes/cpu2A03/cpu6502/dl/D[4]
    SLICE_X33Y15         LUT4 (Prop_lut4_I3_O)        0.124   124.231 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[4]_i_2__0/O
                         net (fo=4, routed)           0.695   124.926    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[4]
    SLICE_X34Y9          LUT6 (Prop_lut6_I5_O)        0.124   125.050 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2/O
                         net (fo=1, routed)           0.306   125.356    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_2_n_2
    SLICE_X34Y8          LUT5 (Prop_lut5_I0_O)        0.124   125.480 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_1__0/O
                         net (fo=9, routed)           0.649   126.129    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5]_3[0]
    SLICE_X32Y13         LUT5 (Prop_lut5_I1_O)        0.118   126.247 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[12]_i_2/O
                         net (fo=4, routed)           0.707   126.954    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[5][0]
    SLICE_X30Y19         LUT6 (Prop_lut6_I4_O)        0.326   127.280 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_4/O
                         net (fo=29, routed)          0.519   127.799    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[12]
    SLICE_X32Y21         LUT6 (Prop_lut6_I0_O)        0.124   127.923 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[1]_i_1/O
                         net (fo=4, routed)           0.604   128.527    debuggerTop/nes/cpu2A03/cpu6502/dl/D[1]
    SLICE_X33Y15         LUT4 (Prop_lut4_I3_O)        0.124   128.651 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4__0/O
                         net (fo=5, routed)           0.831   129.482    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[1]
    SLICE_X30Y12         LUT2 (Prop_lut2_I1_O)        0.148   129.630 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0/O
                         net (fo=1, routed)           0.436   130.066    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0_n_2
    SLICE_X30Y11         LUT6 (Prop_lut6_I0_O)        0.328   130.394 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_1__0/O
                         net (fo=6, routed)           0.758   131.151    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[1]
    SLICE_X29Y13         LUT4 (Prop_lut4_I2_O)        0.118   131.269 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[1]_i_2/O
                         net (fo=9, routed)           0.763   132.032    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[1]
    SLICE_X27Y17         LUT5 (Prop_lut5_I3_O)        0.326   132.358 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_5/O
                         net (fo=80, routed)          1.328   133.686    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X30Y25         LUT6 (Prop_lut6_I5_O)        0.124   133.810 r  debuggerTop/nes/ppu/r_ir[3]_i_5/O
                         net (fo=1, routed)           0.619   134.429    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[3]
    SLICE_X31Y25         LUT5 (Prop_lut5_I0_O)        0.124   134.553 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[3]_i_2/O
                         net (fo=1, routed)           0.464   135.016    debuggerTop/nes/cpu2A03/cpu6502/tcu/ppu/r_data[3]
    SLICE_X31Y21         LUT6 (Prop_lut6_I2_O)        0.124   135.140 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[3]_i_1/O
                         net (fo=6, routed)           1.009   136.150    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[12]_2[2]
    SLICE_X35Y10         LUT4 (Prop_lut4_I0_O)        0.124   136.274 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[3]_i_2__0/O
                         net (fo=4, routed)           0.577   136.850    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[3]
    SLICE_X35Y11         LUT5 (Prop_lut5_I1_O)        0.124   136.974 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_1__0/O
                         net (fo=8, routed)           0.766   137.740    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address_reg[3]
    SLICE_X28Y14         LUT4 (Prop_lut4_I3_O)        0.118   137.858 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[3]_i_2/O
                         net (fo=6, routed)           0.534   138.392    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[3]
    SLICE_X30Y17         LUT6 (Prop_lut6_I4_O)        0.326   138.718 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_41/O
                         net (fo=1, routed)           0.758   139.476    debuggerTop/values/r_nes_read_data_reg[7]_7
    SLICE_X38Y22         LUT5 (Prop_lut5_I0_O)        0.124   139.600 r  debuggerTop/values/blockRam_i_15__0/O
                         net (fo=16, routed)          2.844   142.444    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addra[3]
    RAMB36_X0Y13         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        1.557   183.685    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y13         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.487   184.172    
                         clock uncertainty           -0.183   183.989    
    RAMB36_X0Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566   183.423    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        183.423    
                         arrival time                        -142.444    
  -------------------------------------------------------------------
                         slack                                 40.979    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 debuggerTop/debugger/r_value_data_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/values/r_profiler_sample_index_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.120%)  route 0.179ns (55.880%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        0.630    -0.534    debuggerTop/debugger/o_clk_5mhz
    SLICE_X20Y22         FDCE                                         r  debuggerTop/debugger/r_value_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y22         FDCE (Prop_fdce_C_Q)         0.141    -0.393 r  debuggerTop/debugger/r_value_data_reg[5]/Q
                         net (fo=4, routed)           0.179    -0.214    debuggerTop/values/r_profiler_sample_data_index_reg[15]_0[4]
    SLICE_X21Y20         FDRE                                         r  debuggerTop/values/r_profiler_sample_index_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        0.905    -0.768    debuggerTop/values/o_clk_5mhz
    SLICE_X21Y20         FDRE                                         r  debuggerTop/values/r_profiler_sample_index_reg[5]/C
                         clock pessimism              0.250    -0.519    
                         clock uncertainty            0.183    -0.336    
    SLICE_X21Y20         FDRE (Hold_fdre_C_D)         0.070    -0.266    debuggerTop/values/r_profiler_sample_index_reg[5]
  -------------------------------------------------------------------
                         required time                          0.266    
                         arrival time                          -0.214    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 debuggerTop/nes/ppu/r_video_address_reg[6]/C
                            (falling edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/mcu_patterntable/r_nes_write_address_reg[6]/D
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 fall@92.574ns - o_clk_5mhz_clk_wiz_0 fall@92.574ns)
  Data Path Delay:        0.305ns  (logic 0.167ns (54.762%)  route 0.138ns (45.238%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns = ( 91.798 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.540ns = ( 92.035 - 92.574 ) 
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    92.824 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    93.264    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    90.885 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    91.384    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    91.410 f  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        0.624    92.035    debuggerTop/nes/ppu/o_clk_5mhz
    SLICE_X42Y27         FDRE                                         r  debuggerTop/nes/ppu/r_video_address_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y27         FDRE (Prop_fdre_C_Q)         0.167    92.202 r  debuggerTop/nes/ppu/r_video_address_reg[6]/Q
                         net (fo=4, routed)           0.138    92.340    debuggerTop/mcu_patterntable/o_address_nametable[6]
    SLICE_X42Y28         FDCE                                         r  debuggerTop/mcu_patterntable/r_nes_write_address_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    93.012 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    93.492    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    90.329 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    90.872    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    90.901 f  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        0.897    91.798    debuggerTop/mcu_patterntable/o_clk_5mhz
    SLICE_X42Y28         FDCE                                         r  debuggerTop/mcu_patterntable/r_nes_write_address_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.251    92.049    
                         clock uncertainty            0.183    92.231    
    SLICE_X42Y28         FDCE (Hold_fdce_C_D)         0.056    92.287    debuggerTop/mcu_patterntable/r_nes_write_address_reg[6]
  -------------------------------------------------------------------
                         required time                        -92.287    
                         arrival time                          92.340    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.128ns (50.975%)  route 0.123ns (49.025%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        0.571    -0.593    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X33Y96         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y96         FDRE (Prop_fdre_C_Q)         0.128    -0.465 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[7]/Q
                         net (fo=3, routed)           0.123    -0.342    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_in_bin[7]
    SLICE_X30Y95         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        0.842    -0.831    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X30Y95         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                         clock pessimism              0.254    -0.577    
                         clock uncertainty            0.183    -0.394    
    SLICE_X30Y95         FDRE (Hold_fdre_C_D)         0.000    -0.394    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]
  -------------------------------------------------------------------
                         required time                          0.394    
                         arrival time                          -0.342    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'o_clk_5mhz_clk_wiz_0'  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/s/r_data_reg[3]/D
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 fall@92.574ns - o_clk_5mhz_clk_wiz_0 fall@92.574ns)
  Data Path Delay:        1.842ns  (logic 0.116ns (6.299%)  route 1.726ns (93.701%))
  Logic Levels:           3  (BUFG=1 LUT4=1 LUT6=1)
  Clock Path Skew:        1.481ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns = ( 91.810 - 92.574 ) 
    Source Clock Delay      (SCD):    -1.689ns = ( 90.885 - 92.574 ) 
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    92.824 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    93.264    pll/inst/i_clk_100mhz_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    90.885 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    91.384    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    91.410 f  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        0.859    92.269    debuggerTop/nes/cpu2A03/cpu6502/tcu/o_clk_5mhz
    SLICE_X35Y10         LUT4 (Prop_lut4_I1_O)        0.045    92.314 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[3]_i_2__0/O
                         net (fo=4, routed)           0.368    92.682    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[3]
    SLICE_X34Y10         LUT6 (Prop_lut6_I0_O)        0.045    92.727 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_2/O
                         net (fo=6, routed)           0.000    92.727    debuggerTop/nes/cpu2A03/cpu6502/s/D[3]
    SLICE_X34Y10         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/s/r_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    93.012 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    93.492    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    90.329 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    90.872    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    90.901 f  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        0.909    91.810    debuggerTop/nes/cpu2A03/cpu6502/s/o_clk_5mhz
    SLICE_X34Y10         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/s/r_data_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.557    92.367    
                         clock uncertainty            0.183    92.550    
    SLICE_X34Y10         FDCE (Hold_fdce_C_D)         0.124    92.674    debuggerTop/nes/cpu2A03/cpu6502/s/r_data_reg[3]
  -------------------------------------------------------------------
                         required time                        -92.674    
                         arrival time                          92.727    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'o_clk_5mhz_clk_wiz_0'  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/FSM_sequential_r_state_reg[1]/D
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 fall@92.574ns - o_clk_5mhz_clk_wiz_0 fall@92.574ns)
  Data Path Delay:        1.815ns  (logic 0.161ns (8.868%)  route 1.654ns (91.132%))
  Logic Levels:           4  (BUFG=1 LUT5=1 LUT6=2)
  Clock Path Skew:        1.479ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns = ( 91.808 - 92.574 ) 
    Source Clock Delay      (SCD):    -1.689ns = ( 90.885 - 92.574 ) 
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    92.824 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    93.264    pll/inst/i_clk_100mhz_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    90.885 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    91.384    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    91.410 f  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        0.880    92.290    debuggerTop/nes/cpu2A03/cpu6502/tcu/o_clk_5mhz
    SLICE_X28Y14         LUT5 (Prop_lut5_I0_O)        0.045    92.335 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state[1]_i_6/O
                         net (fo=2, routed)           0.164    92.500    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state[1]_i_6_n_2
    SLICE_X28Y15         LUT6 (Prop_lut6_I2_O)        0.045    92.545 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state[1]_i_3/O
                         net (fo=1, routed)           0.111    92.656    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state[1]_i_3_n_2
    SLICE_X29Y15         LUT6 (Prop_lut6_I3_O)        0.045    92.701 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state[1]_i_1/O
                         net (fo=1, routed)           0.000    92.701    debuggerTop/nes/cpu2A03/cpu6502_n_265
    SLICE_X29Y15         FDCE                                         r  debuggerTop/nes/cpu2A03/FSM_sequential_r_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    93.012 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    93.492    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    90.329 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    90.872    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    90.901 f  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        0.907    91.808    debuggerTop/nes/cpu2A03/o_clk_5mhz
    SLICE_X29Y15         FDCE                                         r  debuggerTop/nes/cpu2A03/FSM_sequential_r_state_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.557    92.365    
                         clock uncertainty            0.183    92.548    
    SLICE_X29Y15         FDCE (Hold_fdce_C_D)         0.098    92.646    debuggerTop/nes/cpu2A03/FSM_sequential_r_state_reg[1]
  -------------------------------------------------------------------
                         required time                        -92.646    
                         arrival time                          92.701    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 debuggerTop/nes/ppu/backgroundShiftAttributeTableLow/r_data_reg[5]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/backgroundShiftAttributeTableLow/r_data_reg[4]/D
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 fall@92.574ns - o_clk_5mhz_clk_wiz_0 fall@92.574ns)
  Data Path Delay:        0.326ns  (logic 0.146ns (44.839%)  route 0.180ns (55.161%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.781ns = ( 91.793 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.545ns = ( 92.030 - 92.574 ) 
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    92.824 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    93.264    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    90.885 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    91.384    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    91.410 f  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        0.619    92.030    debuggerTop/nes/ppu/backgroundShiftAttributeTableLow/o_clk_5mhz
    SLICE_X48Y24         FDCE                                         r  debuggerTop/nes/ppu/backgroundShiftAttributeTableLow/r_data_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y24         FDCE (Prop_fdce_C_Q)         0.146    92.176 r  debuggerTop/nes/ppu/backgroundShiftAttributeTableLow/r_data_reg[5]/Q
                         net (fo=2, routed)           0.180    92.355    debuggerTop/nes/ppu/backgroundShiftAttributeTableLow/r_data_reg_n_2_[5]
    SLICE_X48Y23         FDCE                                         r  debuggerTop/nes/ppu/backgroundShiftAttributeTableLow/r_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    93.012 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    93.492    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    90.329 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    90.872    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    90.901 f  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        0.892    91.793    debuggerTop/nes/ppu/backgroundShiftAttributeTableLow/o_clk_5mhz
    SLICE_X48Y23         FDCE                                         r  debuggerTop/nes/ppu/backgroundShiftAttributeTableLow/r_data_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.251    92.044    
                         clock uncertainty            0.183    92.226    
    SLICE_X48Y23         FDCE (Hold_fdce_C_D)         0.073    92.299    debuggerTop/nes/ppu/backgroundShiftAttributeTableLow/r_data_reg[4]
  -------------------------------------------------------------------
                         required time                        -92.299    
                         arrival time                          92.355    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 debuggerTop/debugger/r_value_data_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/values/r_profiler_sample_index_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.141ns (43.209%)  route 0.185ns (56.791%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.769ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        0.630    -0.534    debuggerTop/debugger/o_clk_5mhz
    SLICE_X20Y22         FDCE                                         r  debuggerTop/debugger/r_value_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y22         FDCE (Prop_fdce_C_Q)         0.141    -0.393 r  debuggerTop/debugger/r_value_data_reg[7]/Q
                         net (fo=4, routed)           0.185    -0.207    debuggerTop/values/r_profiler_sample_data_index_reg[15]_0[6]
    SLICE_X21Y21         FDRE                                         r  debuggerTop/values/r_profiler_sample_index_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        0.904    -0.769    debuggerTop/values/o_clk_5mhz
    SLICE_X21Y21         FDRE                                         r  debuggerTop/values/r_profiler_sample_index_reg[7]/C
                         clock pessimism              0.250    -0.520    
                         clock uncertainty            0.183    -0.337    
    SLICE_X21Y21         FDRE (Hold_fdre_C_D)         0.071    -0.266    debuggerTop/values/r_profiler_sample_index_reg[7]
  -------------------------------------------------------------------
                         required time                          0.266    
                         arrival time                          -0.207    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 debuggerTop/mcu_ram/r_nes_read_data_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/profiler/r_sample_data_write_reg[17]/D
                            (falling edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 fall@92.574ns - o_clk_5mhz_clk_wiz_0 fall@92.574ns)
  Data Path Delay:        0.353ns  (logic 0.191ns (54.139%)  route 0.162ns (45.861%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns = ( 91.800 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.536ns = ( 92.039 - 92.574 ) 
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    92.824 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    93.264    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    90.885 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    91.384    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    91.410 f  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        0.628    92.039    debuggerTop/mcu_ram/o_clk_5mhz
    SLICE_X32Y21         FDCE                                         r  debuggerTop/mcu_ram/r_nes_read_data_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y21         FDCE (Prop_fdce_C_Q)         0.146    92.185 r  debuggerTop/mcu_ram/r_nes_read_data_reg[1]/Q
                         net (fo=2, routed)           0.162    92.346    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[23][1]
    SLICE_X32Y22         LUT5 (Prop_lut5_I2_O)        0.045    92.391 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[17]_i_1/O
                         net (fo=1, routed)           0.000    92.391    debuggerTop/profiler/r_sample_data_write_reg[31]_0[17]
    SLICE_X32Y22         FDRE                                         r  debuggerTop/profiler/r_sample_data_write_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    93.012 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    93.492    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    90.329 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    90.872    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    90.901 f  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        0.899    91.800    debuggerTop/profiler/o_clk_5mhz
    SLICE_X32Y22         FDRE                                         r  debuggerTop/profiler/r_sample_data_write_reg[17]/C  (IS_INVERTED)
                         clock pessimism              0.252    92.052    
                         clock uncertainty            0.183    92.234    
    SLICE_X32Y22         FDRE (Hold_fdre_C_D)         0.098    92.332    debuggerTop/profiler/r_sample_data_write_reg[17]
  -------------------------------------------------------------------
                         required time                        -92.332    
                         arrival time                          92.391    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 debuggerTop/nes/ppu/r_video_address_reg[7]/C
                            (falling edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/mcu_patterntable/r_nes_write_address_reg[7]/D
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 fall@92.574ns - o_clk_5mhz_clk_wiz_0 fall@92.574ns)
  Data Path Delay:        0.326ns  (logic 0.146ns (44.749%)  route 0.180ns (55.250%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns = ( 91.798 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.542ns = ( 92.033 - 92.574 ) 
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    92.824 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    93.264    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    90.885 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    91.384    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    91.410 f  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        0.622    92.033    debuggerTop/nes/ppu/o_clk_5mhz
    SLICE_X43Y26         FDRE                                         r  debuggerTop/nes/ppu/r_video_address_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y26         FDRE (Prop_fdre_C_Q)         0.146    92.179 r  debuggerTop/nes/ppu/r_video_address_reg[7]/Q
                         net (fo=4, routed)           0.180    92.359    debuggerTop/mcu_patterntable/o_address_nametable[7]
    SLICE_X42Y28         FDCE                                         r  debuggerTop/mcu_patterntable/r_nes_write_address_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    93.012 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    93.492    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    90.329 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    90.872    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    90.901 f  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        0.897    91.798    debuggerTop/mcu_patterntable/o_clk_5mhz
    SLICE_X42Y28         FDCE                                         r  debuggerTop/mcu_patterntable/r_nes_write_address_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.251    92.049    
                         clock uncertainty            0.183    92.231    
    SLICE_X42Y28         FDCE (Hold_fdce_C_D)         0.067    92.298    debuggerTop/mcu_patterntable/r_nes_write_address_reg[7]
  -------------------------------------------------------------------
                         required time                        -92.298    
                         arrival time                          92.359    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 debuggerTop/debugger/r_value_data_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/values/r_profiler_sample_index_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.141ns (42.241%)  route 0.193ns (57.759%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.769ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        0.631    -0.533    debuggerTop/debugger/o_clk_5mhz
    SLICE_X20Y20         FDCE                                         r  debuggerTop/debugger/r_value_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y20         FDCE (Prop_fdce_C_Q)         0.141    -0.392 r  debuggerTop/debugger/r_value_data_reg[6]/Q
                         net (fo=4, routed)           0.193    -0.199    debuggerTop/values/r_profiler_sample_data_index_reg[15]_0[5]
    SLICE_X21Y21         FDRE                                         r  debuggerTop/values/r_profiler_sample_index_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        0.904    -0.769    debuggerTop/values/o_clk_5mhz
    SLICE_X21Y21         FDRE                                         r  debuggerTop/values/r_profiler_sample_index_reg[6]/C
                         clock pessimism              0.250    -0.520    
                         clock uncertainty            0.183    -0.337    
    SLICE_X21Y21         FDRE (Hold_fdre_C_D)         0.075    -0.262    debuggerTop/values/r_profiler_sample_index_reg[6]
  -------------------------------------------------------------------
                         required time                          0.262    
                         arrival time                          -0.199    
  -------------------------------------------------------------------
                         slack                                  0.063    





---------------------------------------------------------------------------------------------------
From Clock:  o_clk_25mhz_clk_wiz_0_1
  To Clock:  o_clk_5mhz_clk_wiz_0_1

Setup :            1  Failing Endpoint ,  Worst Slack       -1.585ns,  Total Violation       -1.585ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.073ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.585ns  (required time - arrival time)
  Source:                 debuggerTop/video_output_sync/r_data_0_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output_sync/r_data_1_reg/D
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.990ns  (o_clk_5mhz_clk_wiz_0_1 rise@555.445ns - o_clk_25mhz_clk_wiz_0_1 rise@554.456ns)
  Data Path Delay:        2.050ns  (logic 0.456ns (22.246%)  route 1.594ns (77.754%))
  Logic Levels:           0  
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.341ns = ( 554.104 - 555.445 ) 
    Source Clock Delay      (SCD):    -0.731ns = ( 553.725 - 554.456 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.294ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                    554.456   554.456 r  
    E3                                                0.000   554.456 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   554.456    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482   555.937 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   557.170    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070   550.100 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719   551.819    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   551.915 r  pll/inst/clkout2_buf/O
                         net (fo=9350, routed)        1.809   553.725    debuggerTop/video_output_sync/o_clk_25mhz
    SLICE_X31Y156        FDCE                                         r  debuggerTop/video_output_sync/r_data_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y156        FDCE (Prop_fdce_C_Q)         0.456   554.181 r  debuggerTop/video_output_sync/r_data_0_reg/Q
                         net (fo=1, routed)           1.594   555.775    debuggerTop/video_output_sync/r_data_0
    SLICE_X30Y156        FDCE                                         r  debuggerTop/video_output_sync/r_data_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    555.445   555.445 r  
    E3                                                0.000   555.445 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   555.445    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   556.857 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   558.019    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   550.695 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   552.334    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   552.425 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        1.679   554.104    debuggerTop/video_output_sync/o_clk_5mhz
    SLICE_X30Y156        FDCE                                         r  debuggerTop/video_output_sync/r_data_1_reg/C
                         clock pessimism              0.395   554.499    
                         clock uncertainty           -0.294   554.205    
    SLICE_X30Y156        FDCE (Setup_fdce_C_D)       -0.016   554.189    debuggerTop/video_output_sync/r_data_1_reg
  -------------------------------------------------------------------
                         required time                        554.189    
                         arrival time                        -555.775    
  -------------------------------------------------------------------
                         slack                                 -1.585    

Slack (MET) :             38.273ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        1.066ns  (logic 0.478ns (44.825%)  route 0.588ns (55.175%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y96                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X30Y96         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.588     1.066    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[5]
    SLICE_X31Y96         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X31Y96         FDRE (Setup_fdre_C_D)       -0.265    39.339    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                         39.339    
                         arrival time                          -1.066    
  -------------------------------------------------------------------
                         slack                                 38.273    

Slack (MET) :             38.275ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        1.062ns  (logic 0.478ns (45.020%)  route 0.584ns (54.980%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y96                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X30Y96         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.584     1.062    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[7]
    SLICE_X31Y96         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X31Y96         FDRE (Setup_fdre_C_D)       -0.267    39.337    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                         39.337    
                         arrival time                          -1.062    
  -------------------------------------------------------------------
                         slack                                 38.275    

Slack (MET) :             38.402ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        1.155ns  (logic 0.518ns (44.834%)  route 0.637ns (55.166%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y96                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X30Y96         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.637     1.155    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[6]
    SLICE_X30Y95         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X30Y95         FDRE (Setup_fdre_C_D)       -0.047    39.557    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                         39.557    
                         arrival time                          -1.155    
  -------------------------------------------------------------------
                         slack                                 38.402    

Slack (MET) :             38.403ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        1.106ns  (logic 0.518ns (46.828%)  route 0.588ns (53.172%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y96                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X30Y96         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.588     1.106    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X31Y96         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X31Y96         FDRE (Setup_fdre_C_D)       -0.095    39.509    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         39.509    
                         arrival time                          -1.106    
  -------------------------------------------------------------------
                         slack                                 38.403    

Slack (MET) :             38.422ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        0.958ns  (logic 0.478ns (49.888%)  route 0.480ns (50.112%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y96                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X30Y96         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.480     0.958    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X30Y97         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X30Y97         FDRE (Setup_fdre_C_D)       -0.224    39.380    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         39.380    
                         arrival time                          -0.958    
  -------------------------------------------------------------------
                         slack                                 38.422    

Slack (MET) :             38.435ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        0.955ns  (logic 0.478ns (50.067%)  route 0.477ns (49.933%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y96                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X30Y96         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.477     0.955    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X34Y96         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X34Y96         FDRE (Setup_fdre_C_D)       -0.214    39.390    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         39.390    
                         arrival time                          -0.955    
  -------------------------------------------------------------------
                         slack                                 38.435    

Slack (MET) :             38.436ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        1.121ns  (logic 0.518ns (46.206%)  route 0.603ns (53.794%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y96                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X30Y96         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.603     1.121    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X34Y96         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X34Y96         FDRE (Setup_fdre_C_D)       -0.047    39.557    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                         39.557    
                         arrival time                          -1.121    
  -------------------------------------------------------------------
                         slack                                 38.436    

Slack (MET) :             38.472ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        1.089ns  (logic 0.518ns (47.570%)  route 0.571ns (52.430%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y96                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X30Y96         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.571     1.089    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[4]
    SLICE_X30Y97         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X30Y97         FDRE (Setup_fdre_C_D)       -0.043    39.561    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                         39.561    
                         arrival time                          -1.089    
  -------------------------------------------------------------------
                         slack                                 38.472    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 debuggerTop/video_output_sync/r_data_0_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output_sync/r_data_1_reg/D
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.749ns  (logic 0.141ns (18.830%)  route 0.608ns (81.170%))
  Logic Levels:           0  
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.751ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.294ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9350, routed)        0.648    -0.516    debuggerTop/video_output_sync/o_clk_25mhz
    SLICE_X31Y156        FDCE                                         r  debuggerTop/video_output_sync/r_data_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y156        FDCE (Prop_fdce_C_Q)         0.141    -0.375 r  debuggerTop/video_output_sync/r_data_0_reg/Q
                         net (fo=1, routed)           0.608     0.233    debuggerTop/video_output_sync/r_data_0
    SLICE_X30Y156        FDCE                                         r  debuggerTop/video_output_sync/r_data_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        0.922    -0.751    debuggerTop/video_output_sync/o_clk_5mhz
    SLICE_X30Y156        FDCE                                         r  debuggerTop/video_output_sync/r_data_1_reg/C
                         clock pessimism              0.557    -0.194    
                         clock uncertainty            0.294     0.100    
    SLICE_X30Y156        FDCE (Hold_fdce_C_D)         0.060     0.160    debuggerTop/video_output_sync/r_data_1_reg
  -------------------------------------------------------------------
                         required time                         -0.160    
                         arrival time                           0.233    
  -------------------------------------------------------------------
                         slack                                  0.073    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  o_clk_25mhz_clk_wiz_0
  To Clock:  o_clk_25mhz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       34.908ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.691ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.908ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[1]_rep__10/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.921ns  (logic 0.580ns (14.792%)  route 3.341ns (85.208%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.319ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.538ns = ( 38.066 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.731ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9350, routed)        1.809    -0.731    debuggerTop/video_output/o_clk_25mhz
    SLICE_X32Y156        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y156        FDCE (Prop_fdce_C_Q)         0.456    -0.275 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=5, routed)           0.682     0.407    debuggerTop/video_output/w_vga_reset_n
    SLICE_X33Y156        LUT1 (Prop_lut1_I0_O)        0.124     0.531 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=71, routed)          2.659     3.190    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X54Y136        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[1]_rep__10/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9350, routed)        1.483    38.066    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X54Y136        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]_rep__10/C
                         clock pessimism              0.488    38.555    
                         clock uncertainty           -0.138    38.417    
    SLICE_X54Y136        FDCE (Recov_fdce_C_CLR)     -0.319    38.098    debuggerTop/vga_generator/r_x_reg[1]_rep__10
  -------------------------------------------------------------------
                         required time                         38.098    
                         arrival time                          -3.190    
  -------------------------------------------------------------------
                         slack                                 34.908    

Slack (MET) :             34.908ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[1]_rep__8/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.921ns  (logic 0.580ns (14.792%)  route 3.341ns (85.208%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.319ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.538ns = ( 38.066 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.731ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9350, routed)        1.809    -0.731    debuggerTop/video_output/o_clk_25mhz
    SLICE_X32Y156        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y156        FDCE (Prop_fdce_C_Q)         0.456    -0.275 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=5, routed)           0.682     0.407    debuggerTop/video_output/w_vga_reset_n
    SLICE_X33Y156        LUT1 (Prop_lut1_I0_O)        0.124     0.531 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=71, routed)          2.659     3.190    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X54Y136        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[1]_rep__8/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9350, routed)        1.483    38.066    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X54Y136        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]_rep__8/C
                         clock pessimism              0.488    38.555    
                         clock uncertainty           -0.138    38.417    
    SLICE_X54Y136        FDCE (Recov_fdce_C_CLR)     -0.319    38.098    debuggerTop/vga_generator/r_x_reg[1]_rep__8
  -------------------------------------------------------------------
                         required time                         38.098    
                         arrival time                          -3.190    
  -------------------------------------------------------------------
                         slack                                 34.908    

Slack (MET) :             35.243ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[1]/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.767ns  (logic 0.580ns (15.398%)  route 3.187ns (84.602%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.351ns = ( 38.252 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.731ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9350, routed)        1.809    -0.731    debuggerTop/video_output/o_clk_25mhz
    SLICE_X32Y156        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y156        FDCE (Prop_fdce_C_Q)         0.456    -0.275 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=5, routed)           0.682     0.407    debuggerTop/video_output/w_vga_reset_n
    SLICE_X33Y156        LUT1 (Prop_lut1_I0_O)        0.124     0.531 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=71, routed)          2.505     3.036    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X28Y169        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9350, routed)        1.669    38.252    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X28Y169        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]/C
                         clock pessimism              0.569    38.821    
                         clock uncertainty           -0.138    38.683    
    SLICE_X28Y169        FDCE (Recov_fdce_C_CLR)     -0.405    38.278    debuggerTop/vga_generator/r_x_reg[1]
  -------------------------------------------------------------------
                         required time                         38.278    
                         arrival time                          -3.036    
  -------------------------------------------------------------------
                         slack                                 35.243    

Slack (MET) :             35.243ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[3]/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.767ns  (logic 0.580ns (15.398%)  route 3.187ns (84.602%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.351ns = ( 38.252 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.731ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9350, routed)        1.809    -0.731    debuggerTop/video_output/o_clk_25mhz
    SLICE_X32Y156        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y156        FDCE (Prop_fdce_C_Q)         0.456    -0.275 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=5, routed)           0.682     0.407    debuggerTop/video_output/w_vga_reset_n
    SLICE_X33Y156        LUT1 (Prop_lut1_I0_O)        0.124     0.531 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=71, routed)          2.505     3.036    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X28Y169        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9350, routed)        1.669    38.252    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X28Y169        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[3]/C
                         clock pessimism              0.569    38.821    
                         clock uncertainty           -0.138    38.683    
    SLICE_X28Y169        FDCE (Recov_fdce_C_CLR)     -0.405    38.278    debuggerTop/vga_generator/r_x_reg[3]
  -------------------------------------------------------------------
                         required time                         38.278    
                         arrival time                          -3.036    
  -------------------------------------------------------------------
                         slack                                 35.243    

Slack (MET) :             35.243ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[3]_rep__1/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.767ns  (logic 0.580ns (15.398%)  route 3.187ns (84.602%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.351ns = ( 38.252 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.731ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9350, routed)        1.809    -0.731    debuggerTop/video_output/o_clk_25mhz
    SLICE_X32Y156        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y156        FDCE (Prop_fdce_C_Q)         0.456    -0.275 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=5, routed)           0.682     0.407    debuggerTop/video_output/w_vga_reset_n
    SLICE_X33Y156        LUT1 (Prop_lut1_I0_O)        0.124     0.531 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=71, routed)          2.505     3.036    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X28Y169        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[3]_rep__1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9350, routed)        1.669    38.252    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X28Y169        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[3]_rep__1/C
                         clock pessimism              0.569    38.821    
                         clock uncertainty           -0.138    38.683    
    SLICE_X28Y169        FDCE (Recov_fdce_C_CLR)     -0.405    38.278    debuggerTop/vga_generator/r_x_reg[3]_rep__1
  -------------------------------------------------------------------
                         required time                         38.278    
                         arrival time                          -3.036    
  -------------------------------------------------------------------
                         slack                                 35.243    

Slack (MET) :             35.243ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[4]_rep__0/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.767ns  (logic 0.580ns (15.398%)  route 3.187ns (84.602%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.351ns = ( 38.252 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.731ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9350, routed)        1.809    -0.731    debuggerTop/video_output/o_clk_25mhz
    SLICE_X32Y156        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y156        FDCE (Prop_fdce_C_Q)         0.456    -0.275 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=5, routed)           0.682     0.407    debuggerTop/video_output/w_vga_reset_n
    SLICE_X33Y156        LUT1 (Prop_lut1_I0_O)        0.124     0.531 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=71, routed)          2.505     3.036    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X28Y169        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[4]_rep__0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9350, routed)        1.669    38.252    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X28Y169        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[4]_rep__0/C
                         clock pessimism              0.569    38.821    
                         clock uncertainty           -0.138    38.683    
    SLICE_X28Y169        FDCE (Recov_fdce_C_CLR)     -0.405    38.278    debuggerTop/vga_generator/r_x_reg[4]_rep__0
  -------------------------------------------------------------------
                         required time                         38.278    
                         arrival time                          -3.036    
  -------------------------------------------------------------------
                         slack                                 35.243    

Slack (MET) :             35.243ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[4]_rep__1/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.767ns  (logic 0.580ns (15.398%)  route 3.187ns (84.602%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.351ns = ( 38.252 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.731ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9350, routed)        1.809    -0.731    debuggerTop/video_output/o_clk_25mhz
    SLICE_X32Y156        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y156        FDCE (Prop_fdce_C_Q)         0.456    -0.275 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=5, routed)           0.682     0.407    debuggerTop/video_output/w_vga_reset_n
    SLICE_X33Y156        LUT1 (Prop_lut1_I0_O)        0.124     0.531 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=71, routed)          2.505     3.036    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X28Y169        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[4]_rep__1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9350, routed)        1.669    38.252    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X28Y169        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[4]_rep__1/C
                         clock pessimism              0.569    38.821    
                         clock uncertainty           -0.138    38.683    
    SLICE_X28Y169        FDCE (Recov_fdce_C_CLR)     -0.405    38.278    debuggerTop/vga_generator/r_x_reg[4]_rep__1
  -------------------------------------------------------------------
                         required time                         38.278    
                         arrival time                          -3.036    
  -------------------------------------------------------------------
                         slack                                 35.243    

Slack (MET) :             35.312ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[1]_rep__7/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.528ns  (logic 0.580ns (16.439%)  route 2.948ns (83.561%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.307ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.526ns = ( 38.078 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.731ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9350, routed)        1.809    -0.731    debuggerTop/video_output/o_clk_25mhz
    SLICE_X32Y156        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y156        FDCE (Prop_fdce_C_Q)         0.456    -0.275 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=5, routed)           0.682     0.407    debuggerTop/video_output/w_vga_reset_n
    SLICE_X33Y156        LUT1 (Prop_lut1_I0_O)        0.124     0.531 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=71, routed)          2.266     2.797    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X42Y137        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[1]_rep__7/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9350, routed)        1.495    38.078    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X42Y137        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]_rep__7/C
                         clock pessimism              0.488    38.567    
                         clock uncertainty           -0.138    38.429    
    SLICE_X42Y137        FDCE (Recov_fdce_C_CLR)     -0.319    38.110    debuggerTop/vga_generator/r_x_reg[1]_rep__7
  -------------------------------------------------------------------
                         required time                         38.110    
                         arrival time                          -2.797    
  -------------------------------------------------------------------
                         slack                                 35.312    

Slack (MET) :             35.312ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[1]_rep__9/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.528ns  (logic 0.580ns (16.439%)  route 2.948ns (83.561%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.307ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.526ns = ( 38.078 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.731ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9350, routed)        1.809    -0.731    debuggerTop/video_output/o_clk_25mhz
    SLICE_X32Y156        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y156        FDCE (Prop_fdce_C_Q)         0.456    -0.275 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=5, routed)           0.682     0.407    debuggerTop/video_output/w_vga_reset_n
    SLICE_X33Y156        LUT1 (Prop_lut1_I0_O)        0.124     0.531 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=71, routed)          2.266     2.797    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X42Y137        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[1]_rep__9/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9350, routed)        1.495    38.078    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X42Y137        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]_rep__9/C
                         clock pessimism              0.488    38.567    
                         clock uncertainty           -0.138    38.429    
    SLICE_X42Y137        FDCE (Recov_fdce_C_CLR)     -0.319    38.110    debuggerTop/vga_generator/r_x_reg[1]_rep__9
  -------------------------------------------------------------------
                         required time                         38.110    
                         arrival time                          -2.797    
  -------------------------------------------------------------------
                         slack                                 35.312    

Slack (MET) :             35.312ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[2]_rep__6/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.528ns  (logic 0.580ns (16.439%)  route 2.948ns (83.561%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.307ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.526ns = ( 38.078 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.731ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9350, routed)        1.809    -0.731    debuggerTop/video_output/o_clk_25mhz
    SLICE_X32Y156        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y156        FDCE (Prop_fdce_C_Q)         0.456    -0.275 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=5, routed)           0.682     0.407    debuggerTop/video_output/w_vga_reset_n
    SLICE_X33Y156        LUT1 (Prop_lut1_I0_O)        0.124     0.531 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=71, routed)          2.266     2.797    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X42Y137        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[2]_rep__6/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9350, routed)        1.495    38.078    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X42Y137        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[2]_rep__6/C
                         clock pessimism              0.488    38.567    
                         clock uncertainty           -0.138    38.429    
    SLICE_X42Y137        FDCE (Recov_fdce_C_CLR)     -0.319    38.110    debuggerTop/vga_generator/r_x_reg[2]_rep__6
  -------------------------------------------------------------------
                         required time                         38.110    
                         arrival time                          -2.797    
  -------------------------------------------------------------------
                         slack                                 35.312    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.691ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_y_reg[10]/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.640ns  (logic 0.186ns (29.049%)  route 0.454ns (70.951%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.751ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9350, routed)        0.648    -0.516    debuggerTop/video_output/o_clk_25mhz
    SLICE_X32Y156        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y156        FDCE (Prop_fdce_C_Q)         0.141    -0.375 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=5, routed)           0.238    -0.137    debuggerTop/video_output/w_vga_reset_n
    SLICE_X33Y156        LUT1 (Prop_lut1_I0_O)        0.045    -0.092 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=71, routed)          0.216     0.125    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X30Y155        FDCE                                         f  debuggerTop/vga_generator/r_y_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9350, routed)        0.922    -0.751    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X30Y155        FDCE                                         r  debuggerTop/vga_generator/r_y_reg[10]/C
                         clock pessimism              0.251    -0.500    
    SLICE_X30Y155        FDCE (Remov_fdce_C_CLR)     -0.067    -0.567    debuggerTop/vga_generator/r_y_reg[10]
  -------------------------------------------------------------------
                         required time                          0.567    
                         arrival time                           0.125    
  -------------------------------------------------------------------
                         slack                                  0.691    

Slack (MET) :             0.691ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_y_reg[7]/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.640ns  (logic 0.186ns (29.049%)  route 0.454ns (70.951%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.751ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9350, routed)        0.648    -0.516    debuggerTop/video_output/o_clk_25mhz
    SLICE_X32Y156        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y156        FDCE (Prop_fdce_C_Q)         0.141    -0.375 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=5, routed)           0.238    -0.137    debuggerTop/video_output/w_vga_reset_n
    SLICE_X33Y156        LUT1 (Prop_lut1_I0_O)        0.045    -0.092 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=71, routed)          0.216     0.125    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X30Y155        FDCE                                         f  debuggerTop/vga_generator/r_y_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9350, routed)        0.922    -0.751    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X30Y155        FDCE                                         r  debuggerTop/vga_generator/r_y_reg[7]/C
                         clock pessimism              0.251    -0.500    
    SLICE_X30Y155        FDCE (Remov_fdce_C_CLR)     -0.067    -0.567    debuggerTop/vga_generator/r_y_reg[7]
  -------------------------------------------------------------------
                         required time                          0.567    
                         arrival time                           0.125    
  -------------------------------------------------------------------
                         slack                                  0.691    

Slack (MET) :             0.691ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_y_reg[8]/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.640ns  (logic 0.186ns (29.049%)  route 0.454ns (70.951%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.751ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9350, routed)        0.648    -0.516    debuggerTop/video_output/o_clk_25mhz
    SLICE_X32Y156        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y156        FDCE (Prop_fdce_C_Q)         0.141    -0.375 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=5, routed)           0.238    -0.137    debuggerTop/video_output/w_vga_reset_n
    SLICE_X33Y156        LUT1 (Prop_lut1_I0_O)        0.045    -0.092 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=71, routed)          0.216     0.125    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X30Y155        FDCE                                         f  debuggerTop/vga_generator/r_y_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9350, routed)        0.922    -0.751    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X30Y155        FDCE                                         r  debuggerTop/vga_generator/r_y_reg[8]/C
                         clock pessimism              0.251    -0.500    
    SLICE_X30Y155        FDCE (Remov_fdce_C_CLR)     -0.067    -0.567    debuggerTop/vga_generator/r_y_reg[8]
  -------------------------------------------------------------------
                         required time                          0.567    
                         arrival time                           0.125    
  -------------------------------------------------------------------
                         slack                                  0.691    

Slack (MET) :             0.716ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_y_reg[0]/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.640ns  (logic 0.186ns (29.049%)  route 0.454ns (70.951%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.751ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9350, routed)        0.648    -0.516    debuggerTop/video_output/o_clk_25mhz
    SLICE_X32Y156        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y156        FDCE (Prop_fdce_C_Q)         0.141    -0.375 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=5, routed)           0.238    -0.137    debuggerTop/video_output/w_vga_reset_n
    SLICE_X33Y156        LUT1 (Prop_lut1_I0_O)        0.045    -0.092 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=71, routed)          0.216     0.125    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X31Y155        FDCE                                         f  debuggerTop/vga_generator/r_y_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9350, routed)        0.922    -0.751    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X31Y155        FDCE                                         r  debuggerTop/vga_generator/r_y_reg[0]/C
                         clock pessimism              0.251    -0.500    
    SLICE_X31Y155        FDCE (Remov_fdce_C_CLR)     -0.092    -0.592    debuggerTop/vga_generator/r_y_reg[0]
  -------------------------------------------------------------------
                         required time                          0.592    
                         arrival time                           0.125    
  -------------------------------------------------------------------
                         slack                                  0.716    

Slack (MET) :             0.716ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_y_reg[2]/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.640ns  (logic 0.186ns (29.049%)  route 0.454ns (70.951%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.751ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9350, routed)        0.648    -0.516    debuggerTop/video_output/o_clk_25mhz
    SLICE_X32Y156        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y156        FDCE (Prop_fdce_C_Q)         0.141    -0.375 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=5, routed)           0.238    -0.137    debuggerTop/video_output/w_vga_reset_n
    SLICE_X33Y156        LUT1 (Prop_lut1_I0_O)        0.045    -0.092 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=71, routed)          0.216     0.125    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X31Y155        FDCE                                         f  debuggerTop/vga_generator/r_y_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9350, routed)        0.922    -0.751    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X31Y155        FDCE                                         r  debuggerTop/vga_generator/r_y_reg[2]/C
                         clock pessimism              0.251    -0.500    
    SLICE_X31Y155        FDCE (Remov_fdce_C_CLR)     -0.092    -0.592    debuggerTop/vga_generator/r_y_reg[2]
  -------------------------------------------------------------------
                         required time                          0.592    
                         arrival time                           0.125    
  -------------------------------------------------------------------
                         slack                                  0.716    

Slack (MET) :             0.716ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_y_reg[3]/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.640ns  (logic 0.186ns (29.049%)  route 0.454ns (70.951%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.751ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9350, routed)        0.648    -0.516    debuggerTop/video_output/o_clk_25mhz
    SLICE_X32Y156        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y156        FDCE (Prop_fdce_C_Q)         0.141    -0.375 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=5, routed)           0.238    -0.137    debuggerTop/video_output/w_vga_reset_n
    SLICE_X33Y156        LUT1 (Prop_lut1_I0_O)        0.045    -0.092 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=71, routed)          0.216     0.125    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X31Y155        FDCE                                         f  debuggerTop/vga_generator/r_y_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9350, routed)        0.922    -0.751    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X31Y155        FDCE                                         r  debuggerTop/vga_generator/r_y_reg[3]/C
                         clock pessimism              0.251    -0.500    
    SLICE_X31Y155        FDCE (Remov_fdce_C_CLR)     -0.092    -0.592    debuggerTop/vga_generator/r_y_reg[3]
  -------------------------------------------------------------------
                         required time                          0.592    
                         arrival time                           0.125    
  -------------------------------------------------------------------
                         slack                                  0.716    

Slack (MET) :             0.716ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_y_reg[9]/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.640ns  (logic 0.186ns (29.049%)  route 0.454ns (70.951%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.751ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9350, routed)        0.648    -0.516    debuggerTop/video_output/o_clk_25mhz
    SLICE_X32Y156        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y156        FDCE (Prop_fdce_C_Q)         0.141    -0.375 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=5, routed)           0.238    -0.137    debuggerTop/video_output/w_vga_reset_n
    SLICE_X33Y156        LUT1 (Prop_lut1_I0_O)        0.045    -0.092 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=71, routed)          0.216     0.125    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X31Y155        FDCE                                         f  debuggerTop/vga_generator/r_y_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9350, routed)        0.922    -0.751    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X31Y155        FDCE                                         r  debuggerTop/vga_generator/r_y_reg[9]/C
                         clock pessimism              0.251    -0.500    
    SLICE_X31Y155        FDCE (Remov_fdce_C_CLR)     -0.092    -0.592    debuggerTop/vga_generator/r_y_reg[9]
  -------------------------------------------------------------------
                         required time                          0.592    
                         arrival time                           0.125    
  -------------------------------------------------------------------
                         slack                                  0.716    

Slack (MET) :             0.722ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[5]/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.690ns  (logic 0.186ns (26.960%)  route 0.504ns (73.040%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.752ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9350, routed)        0.648    -0.516    debuggerTop/video_output/o_clk_25mhz
    SLICE_X32Y156        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y156        FDCE (Prop_fdce_C_Q)         0.141    -0.375 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=5, routed)           0.238    -0.137    debuggerTop/video_output/w_vga_reset_n
    SLICE_X33Y156        LUT1 (Prop_lut1_I0_O)        0.045    -0.092 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=71, routed)          0.266     0.174    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X34Y155        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9350, routed)        0.921    -0.752    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X34Y155        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[5]/C
                         clock pessimism              0.271    -0.481    
    SLICE_X34Y155        FDCE (Remov_fdce_C_CLR)     -0.067    -0.548    debuggerTop/vga_generator/r_x_reg[5]
  -------------------------------------------------------------------
                         required time                          0.548    
                         arrival time                           0.174    
  -------------------------------------------------------------------
                         slack                                  0.722    

Slack (MET) :             0.722ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[6]/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.690ns  (logic 0.186ns (26.960%)  route 0.504ns (73.040%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.752ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9350, routed)        0.648    -0.516    debuggerTop/video_output/o_clk_25mhz
    SLICE_X32Y156        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y156        FDCE (Prop_fdce_C_Q)         0.141    -0.375 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=5, routed)           0.238    -0.137    debuggerTop/video_output/w_vga_reset_n
    SLICE_X33Y156        LUT1 (Prop_lut1_I0_O)        0.045    -0.092 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=71, routed)          0.266     0.174    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X34Y155        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9350, routed)        0.921    -0.752    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X34Y155        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[6]/C
                         clock pessimism              0.271    -0.481    
    SLICE_X34Y155        FDCE (Remov_fdce_C_CLR)     -0.067    -0.548    debuggerTop/vga_generator/r_x_reg[6]
  -------------------------------------------------------------------
                         required time                          0.548    
                         arrival time                           0.174    
  -------------------------------------------------------------------
                         slack                                  0.722    

Slack (MET) :             0.722ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[8]/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.690ns  (logic 0.186ns (26.960%)  route 0.504ns (73.040%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.752ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9350, routed)        0.648    -0.516    debuggerTop/video_output/o_clk_25mhz
    SLICE_X32Y156        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y156        FDCE (Prop_fdce_C_Q)         0.141    -0.375 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=5, routed)           0.238    -0.137    debuggerTop/video_output/w_vga_reset_n
    SLICE_X33Y156        LUT1 (Prop_lut1_I0_O)        0.045    -0.092 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=71, routed)          0.266     0.174    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X34Y155        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9350, routed)        0.921    -0.752    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X34Y155        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[8]/C
                         clock pessimism              0.271    -0.481    
    SLICE_X34Y155        FDCE (Remov_fdce_C_CLR)     -0.067    -0.548    debuggerTop/vga_generator/r_x_reg[8]
  -------------------------------------------------------------------
                         required time                          0.548    
                         arrival time                           0.174    
  -------------------------------------------------------------------
                         slack                                  0.722    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  o_clk_25mhz_clk_wiz_0_1
  To Clock:  o_clk_25mhz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       34.908ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.554ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.908ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[1]_rep__10/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.921ns  (logic 0.580ns (14.792%)  route 3.341ns (85.208%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.319ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.538ns = ( 38.066 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.731ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9350, routed)        1.809    -0.731    debuggerTop/video_output/o_clk_25mhz
    SLICE_X32Y156        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y156        FDCE (Prop_fdce_C_Q)         0.456    -0.275 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=5, routed)           0.682     0.407    debuggerTop/video_output/w_vga_reset_n
    SLICE_X33Y156        LUT1 (Prop_lut1_I0_O)        0.124     0.531 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=71, routed)          2.659     3.190    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X54Y136        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[1]_rep__10/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9350, routed)        1.483    38.066    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X54Y136        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]_rep__10/C
                         clock pessimism              0.488    38.555    
                         clock uncertainty           -0.138    38.417    
    SLICE_X54Y136        FDCE (Recov_fdce_C_CLR)     -0.319    38.098    debuggerTop/vga_generator/r_x_reg[1]_rep__10
  -------------------------------------------------------------------
                         required time                         38.098    
                         arrival time                          -3.190    
  -------------------------------------------------------------------
                         slack                                 34.908    

Slack (MET) :             34.908ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[1]_rep__8/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.921ns  (logic 0.580ns (14.792%)  route 3.341ns (85.208%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.319ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.538ns = ( 38.066 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.731ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9350, routed)        1.809    -0.731    debuggerTop/video_output/o_clk_25mhz
    SLICE_X32Y156        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y156        FDCE (Prop_fdce_C_Q)         0.456    -0.275 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=5, routed)           0.682     0.407    debuggerTop/video_output/w_vga_reset_n
    SLICE_X33Y156        LUT1 (Prop_lut1_I0_O)        0.124     0.531 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=71, routed)          2.659     3.190    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X54Y136        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[1]_rep__8/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9350, routed)        1.483    38.066    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X54Y136        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]_rep__8/C
                         clock pessimism              0.488    38.555    
                         clock uncertainty           -0.138    38.417    
    SLICE_X54Y136        FDCE (Recov_fdce_C_CLR)     -0.319    38.098    debuggerTop/vga_generator/r_x_reg[1]_rep__8
  -------------------------------------------------------------------
                         required time                         38.098    
                         arrival time                          -3.190    
  -------------------------------------------------------------------
                         slack                                 34.908    

Slack (MET) :             35.243ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[1]/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.767ns  (logic 0.580ns (15.398%)  route 3.187ns (84.602%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.351ns = ( 38.252 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.731ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9350, routed)        1.809    -0.731    debuggerTop/video_output/o_clk_25mhz
    SLICE_X32Y156        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y156        FDCE (Prop_fdce_C_Q)         0.456    -0.275 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=5, routed)           0.682     0.407    debuggerTop/video_output/w_vga_reset_n
    SLICE_X33Y156        LUT1 (Prop_lut1_I0_O)        0.124     0.531 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=71, routed)          2.505     3.036    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X28Y169        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9350, routed)        1.669    38.252    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X28Y169        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]/C
                         clock pessimism              0.569    38.821    
                         clock uncertainty           -0.138    38.683    
    SLICE_X28Y169        FDCE (Recov_fdce_C_CLR)     -0.405    38.278    debuggerTop/vga_generator/r_x_reg[1]
  -------------------------------------------------------------------
                         required time                         38.278    
                         arrival time                          -3.036    
  -------------------------------------------------------------------
                         slack                                 35.243    

Slack (MET) :             35.243ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[3]/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.767ns  (logic 0.580ns (15.398%)  route 3.187ns (84.602%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.351ns = ( 38.252 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.731ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9350, routed)        1.809    -0.731    debuggerTop/video_output/o_clk_25mhz
    SLICE_X32Y156        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y156        FDCE (Prop_fdce_C_Q)         0.456    -0.275 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=5, routed)           0.682     0.407    debuggerTop/video_output/w_vga_reset_n
    SLICE_X33Y156        LUT1 (Prop_lut1_I0_O)        0.124     0.531 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=71, routed)          2.505     3.036    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X28Y169        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9350, routed)        1.669    38.252    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X28Y169        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[3]/C
                         clock pessimism              0.569    38.821    
                         clock uncertainty           -0.138    38.683    
    SLICE_X28Y169        FDCE (Recov_fdce_C_CLR)     -0.405    38.278    debuggerTop/vga_generator/r_x_reg[3]
  -------------------------------------------------------------------
                         required time                         38.278    
                         arrival time                          -3.036    
  -------------------------------------------------------------------
                         slack                                 35.243    

Slack (MET) :             35.243ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[3]_rep__1/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.767ns  (logic 0.580ns (15.398%)  route 3.187ns (84.602%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.351ns = ( 38.252 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.731ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9350, routed)        1.809    -0.731    debuggerTop/video_output/o_clk_25mhz
    SLICE_X32Y156        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y156        FDCE (Prop_fdce_C_Q)         0.456    -0.275 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=5, routed)           0.682     0.407    debuggerTop/video_output/w_vga_reset_n
    SLICE_X33Y156        LUT1 (Prop_lut1_I0_O)        0.124     0.531 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=71, routed)          2.505     3.036    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X28Y169        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[3]_rep__1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9350, routed)        1.669    38.252    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X28Y169        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[3]_rep__1/C
                         clock pessimism              0.569    38.821    
                         clock uncertainty           -0.138    38.683    
    SLICE_X28Y169        FDCE (Recov_fdce_C_CLR)     -0.405    38.278    debuggerTop/vga_generator/r_x_reg[3]_rep__1
  -------------------------------------------------------------------
                         required time                         38.278    
                         arrival time                          -3.036    
  -------------------------------------------------------------------
                         slack                                 35.243    

Slack (MET) :             35.243ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[4]_rep__0/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.767ns  (logic 0.580ns (15.398%)  route 3.187ns (84.602%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.351ns = ( 38.252 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.731ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9350, routed)        1.809    -0.731    debuggerTop/video_output/o_clk_25mhz
    SLICE_X32Y156        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y156        FDCE (Prop_fdce_C_Q)         0.456    -0.275 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=5, routed)           0.682     0.407    debuggerTop/video_output/w_vga_reset_n
    SLICE_X33Y156        LUT1 (Prop_lut1_I0_O)        0.124     0.531 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=71, routed)          2.505     3.036    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X28Y169        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[4]_rep__0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9350, routed)        1.669    38.252    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X28Y169        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[4]_rep__0/C
                         clock pessimism              0.569    38.821    
                         clock uncertainty           -0.138    38.683    
    SLICE_X28Y169        FDCE (Recov_fdce_C_CLR)     -0.405    38.278    debuggerTop/vga_generator/r_x_reg[4]_rep__0
  -------------------------------------------------------------------
                         required time                         38.278    
                         arrival time                          -3.036    
  -------------------------------------------------------------------
                         slack                                 35.243    

Slack (MET) :             35.243ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[4]_rep__1/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.767ns  (logic 0.580ns (15.398%)  route 3.187ns (84.602%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.351ns = ( 38.252 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.731ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9350, routed)        1.809    -0.731    debuggerTop/video_output/o_clk_25mhz
    SLICE_X32Y156        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y156        FDCE (Prop_fdce_C_Q)         0.456    -0.275 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=5, routed)           0.682     0.407    debuggerTop/video_output/w_vga_reset_n
    SLICE_X33Y156        LUT1 (Prop_lut1_I0_O)        0.124     0.531 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=71, routed)          2.505     3.036    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X28Y169        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[4]_rep__1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9350, routed)        1.669    38.252    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X28Y169        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[4]_rep__1/C
                         clock pessimism              0.569    38.821    
                         clock uncertainty           -0.138    38.683    
    SLICE_X28Y169        FDCE (Recov_fdce_C_CLR)     -0.405    38.278    debuggerTop/vga_generator/r_x_reg[4]_rep__1
  -------------------------------------------------------------------
                         required time                         38.278    
                         arrival time                          -3.036    
  -------------------------------------------------------------------
                         slack                                 35.243    

Slack (MET) :             35.312ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[1]_rep__7/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.528ns  (logic 0.580ns (16.439%)  route 2.948ns (83.561%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.307ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.526ns = ( 38.078 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.731ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9350, routed)        1.809    -0.731    debuggerTop/video_output/o_clk_25mhz
    SLICE_X32Y156        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y156        FDCE (Prop_fdce_C_Q)         0.456    -0.275 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=5, routed)           0.682     0.407    debuggerTop/video_output/w_vga_reset_n
    SLICE_X33Y156        LUT1 (Prop_lut1_I0_O)        0.124     0.531 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=71, routed)          2.266     2.797    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X42Y137        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[1]_rep__7/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9350, routed)        1.495    38.078    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X42Y137        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]_rep__7/C
                         clock pessimism              0.488    38.567    
                         clock uncertainty           -0.138    38.429    
    SLICE_X42Y137        FDCE (Recov_fdce_C_CLR)     -0.319    38.110    debuggerTop/vga_generator/r_x_reg[1]_rep__7
  -------------------------------------------------------------------
                         required time                         38.110    
                         arrival time                          -2.797    
  -------------------------------------------------------------------
                         slack                                 35.312    

Slack (MET) :             35.312ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[1]_rep__9/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.528ns  (logic 0.580ns (16.439%)  route 2.948ns (83.561%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.307ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.526ns = ( 38.078 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.731ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9350, routed)        1.809    -0.731    debuggerTop/video_output/o_clk_25mhz
    SLICE_X32Y156        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y156        FDCE (Prop_fdce_C_Q)         0.456    -0.275 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=5, routed)           0.682     0.407    debuggerTop/video_output/w_vga_reset_n
    SLICE_X33Y156        LUT1 (Prop_lut1_I0_O)        0.124     0.531 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=71, routed)          2.266     2.797    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X42Y137        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[1]_rep__9/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9350, routed)        1.495    38.078    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X42Y137        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]_rep__9/C
                         clock pessimism              0.488    38.567    
                         clock uncertainty           -0.138    38.429    
    SLICE_X42Y137        FDCE (Recov_fdce_C_CLR)     -0.319    38.110    debuggerTop/vga_generator/r_x_reg[1]_rep__9
  -------------------------------------------------------------------
                         required time                         38.110    
                         arrival time                          -2.797    
  -------------------------------------------------------------------
                         slack                                 35.312    

Slack (MET) :             35.312ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[2]_rep__6/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.528ns  (logic 0.580ns (16.439%)  route 2.948ns (83.561%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.307ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.526ns = ( 38.078 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.731ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9350, routed)        1.809    -0.731    debuggerTop/video_output/o_clk_25mhz
    SLICE_X32Y156        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y156        FDCE (Prop_fdce_C_Q)         0.456    -0.275 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=5, routed)           0.682     0.407    debuggerTop/video_output/w_vga_reset_n
    SLICE_X33Y156        LUT1 (Prop_lut1_I0_O)        0.124     0.531 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=71, routed)          2.266     2.797    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X42Y137        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[2]_rep__6/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9350, routed)        1.495    38.078    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X42Y137        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[2]_rep__6/C
                         clock pessimism              0.488    38.567    
                         clock uncertainty           -0.138    38.429    
    SLICE_X42Y137        FDCE (Recov_fdce_C_CLR)     -0.319    38.110    debuggerTop/vga_generator/r_x_reg[2]_rep__6
  -------------------------------------------------------------------
                         required time                         38.110    
                         arrival time                          -2.797    
  -------------------------------------------------------------------
                         slack                                 35.312    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.554ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_y_reg[10]/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.640ns  (logic 0.186ns (29.049%)  route 0.454ns (70.951%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.751ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9350, routed)        0.648    -0.516    debuggerTop/video_output/o_clk_25mhz
    SLICE_X32Y156        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y156        FDCE (Prop_fdce_C_Q)         0.141    -0.375 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=5, routed)           0.238    -0.137    debuggerTop/video_output/w_vga_reset_n
    SLICE_X33Y156        LUT1 (Prop_lut1_I0_O)        0.045    -0.092 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=71, routed)          0.216     0.125    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X30Y155        FDCE                                         f  debuggerTop/vga_generator/r_y_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9350, routed)        0.922    -0.751    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X30Y155        FDCE                                         r  debuggerTop/vga_generator/r_y_reg[10]/C
                         clock pessimism              0.251    -0.500    
                         clock uncertainty            0.138    -0.362    
    SLICE_X30Y155        FDCE (Remov_fdce_C_CLR)     -0.067    -0.429    debuggerTop/vga_generator/r_y_reg[10]
  -------------------------------------------------------------------
                         required time                          0.429    
                         arrival time                           0.125    
  -------------------------------------------------------------------
                         slack                                  0.554    

Slack (MET) :             0.554ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_y_reg[7]/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.640ns  (logic 0.186ns (29.049%)  route 0.454ns (70.951%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.751ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9350, routed)        0.648    -0.516    debuggerTop/video_output/o_clk_25mhz
    SLICE_X32Y156        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y156        FDCE (Prop_fdce_C_Q)         0.141    -0.375 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=5, routed)           0.238    -0.137    debuggerTop/video_output/w_vga_reset_n
    SLICE_X33Y156        LUT1 (Prop_lut1_I0_O)        0.045    -0.092 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=71, routed)          0.216     0.125    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X30Y155        FDCE                                         f  debuggerTop/vga_generator/r_y_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9350, routed)        0.922    -0.751    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X30Y155        FDCE                                         r  debuggerTop/vga_generator/r_y_reg[7]/C
                         clock pessimism              0.251    -0.500    
                         clock uncertainty            0.138    -0.362    
    SLICE_X30Y155        FDCE (Remov_fdce_C_CLR)     -0.067    -0.429    debuggerTop/vga_generator/r_y_reg[7]
  -------------------------------------------------------------------
                         required time                          0.429    
                         arrival time                           0.125    
  -------------------------------------------------------------------
                         slack                                  0.554    

Slack (MET) :             0.554ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_y_reg[8]/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.640ns  (logic 0.186ns (29.049%)  route 0.454ns (70.951%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.751ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9350, routed)        0.648    -0.516    debuggerTop/video_output/o_clk_25mhz
    SLICE_X32Y156        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y156        FDCE (Prop_fdce_C_Q)         0.141    -0.375 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=5, routed)           0.238    -0.137    debuggerTop/video_output/w_vga_reset_n
    SLICE_X33Y156        LUT1 (Prop_lut1_I0_O)        0.045    -0.092 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=71, routed)          0.216     0.125    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X30Y155        FDCE                                         f  debuggerTop/vga_generator/r_y_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9350, routed)        0.922    -0.751    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X30Y155        FDCE                                         r  debuggerTop/vga_generator/r_y_reg[8]/C
                         clock pessimism              0.251    -0.500    
                         clock uncertainty            0.138    -0.362    
    SLICE_X30Y155        FDCE (Remov_fdce_C_CLR)     -0.067    -0.429    debuggerTop/vga_generator/r_y_reg[8]
  -------------------------------------------------------------------
                         required time                          0.429    
                         arrival time                           0.125    
  -------------------------------------------------------------------
                         slack                                  0.554    

Slack (MET) :             0.579ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_y_reg[0]/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.640ns  (logic 0.186ns (29.049%)  route 0.454ns (70.951%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.751ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9350, routed)        0.648    -0.516    debuggerTop/video_output/o_clk_25mhz
    SLICE_X32Y156        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y156        FDCE (Prop_fdce_C_Q)         0.141    -0.375 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=5, routed)           0.238    -0.137    debuggerTop/video_output/w_vga_reset_n
    SLICE_X33Y156        LUT1 (Prop_lut1_I0_O)        0.045    -0.092 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=71, routed)          0.216     0.125    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X31Y155        FDCE                                         f  debuggerTop/vga_generator/r_y_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9350, routed)        0.922    -0.751    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X31Y155        FDCE                                         r  debuggerTop/vga_generator/r_y_reg[0]/C
                         clock pessimism              0.251    -0.500    
                         clock uncertainty            0.138    -0.362    
    SLICE_X31Y155        FDCE (Remov_fdce_C_CLR)     -0.092    -0.454    debuggerTop/vga_generator/r_y_reg[0]
  -------------------------------------------------------------------
                         required time                          0.454    
                         arrival time                           0.125    
  -------------------------------------------------------------------
                         slack                                  0.579    

Slack (MET) :             0.579ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_y_reg[2]/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.640ns  (logic 0.186ns (29.049%)  route 0.454ns (70.951%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.751ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9350, routed)        0.648    -0.516    debuggerTop/video_output/o_clk_25mhz
    SLICE_X32Y156        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y156        FDCE (Prop_fdce_C_Q)         0.141    -0.375 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=5, routed)           0.238    -0.137    debuggerTop/video_output/w_vga_reset_n
    SLICE_X33Y156        LUT1 (Prop_lut1_I0_O)        0.045    -0.092 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=71, routed)          0.216     0.125    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X31Y155        FDCE                                         f  debuggerTop/vga_generator/r_y_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9350, routed)        0.922    -0.751    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X31Y155        FDCE                                         r  debuggerTop/vga_generator/r_y_reg[2]/C
                         clock pessimism              0.251    -0.500    
                         clock uncertainty            0.138    -0.362    
    SLICE_X31Y155        FDCE (Remov_fdce_C_CLR)     -0.092    -0.454    debuggerTop/vga_generator/r_y_reg[2]
  -------------------------------------------------------------------
                         required time                          0.454    
                         arrival time                           0.125    
  -------------------------------------------------------------------
                         slack                                  0.579    

Slack (MET) :             0.579ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_y_reg[3]/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.640ns  (logic 0.186ns (29.049%)  route 0.454ns (70.951%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.751ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9350, routed)        0.648    -0.516    debuggerTop/video_output/o_clk_25mhz
    SLICE_X32Y156        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y156        FDCE (Prop_fdce_C_Q)         0.141    -0.375 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=5, routed)           0.238    -0.137    debuggerTop/video_output/w_vga_reset_n
    SLICE_X33Y156        LUT1 (Prop_lut1_I0_O)        0.045    -0.092 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=71, routed)          0.216     0.125    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X31Y155        FDCE                                         f  debuggerTop/vga_generator/r_y_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9350, routed)        0.922    -0.751    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X31Y155        FDCE                                         r  debuggerTop/vga_generator/r_y_reg[3]/C
                         clock pessimism              0.251    -0.500    
                         clock uncertainty            0.138    -0.362    
    SLICE_X31Y155        FDCE (Remov_fdce_C_CLR)     -0.092    -0.454    debuggerTop/vga_generator/r_y_reg[3]
  -------------------------------------------------------------------
                         required time                          0.454    
                         arrival time                           0.125    
  -------------------------------------------------------------------
                         slack                                  0.579    

Slack (MET) :             0.579ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_y_reg[9]/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.640ns  (logic 0.186ns (29.049%)  route 0.454ns (70.951%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.751ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9350, routed)        0.648    -0.516    debuggerTop/video_output/o_clk_25mhz
    SLICE_X32Y156        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y156        FDCE (Prop_fdce_C_Q)         0.141    -0.375 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=5, routed)           0.238    -0.137    debuggerTop/video_output/w_vga_reset_n
    SLICE_X33Y156        LUT1 (Prop_lut1_I0_O)        0.045    -0.092 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=71, routed)          0.216     0.125    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X31Y155        FDCE                                         f  debuggerTop/vga_generator/r_y_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9350, routed)        0.922    -0.751    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X31Y155        FDCE                                         r  debuggerTop/vga_generator/r_y_reg[9]/C
                         clock pessimism              0.251    -0.500    
                         clock uncertainty            0.138    -0.362    
    SLICE_X31Y155        FDCE (Remov_fdce_C_CLR)     -0.092    -0.454    debuggerTop/vga_generator/r_y_reg[9]
  -------------------------------------------------------------------
                         required time                          0.454    
                         arrival time                           0.125    
  -------------------------------------------------------------------
                         slack                                  0.579    

Slack (MET) :             0.584ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[5]/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.690ns  (logic 0.186ns (26.960%)  route 0.504ns (73.040%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.752ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9350, routed)        0.648    -0.516    debuggerTop/video_output/o_clk_25mhz
    SLICE_X32Y156        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y156        FDCE (Prop_fdce_C_Q)         0.141    -0.375 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=5, routed)           0.238    -0.137    debuggerTop/video_output/w_vga_reset_n
    SLICE_X33Y156        LUT1 (Prop_lut1_I0_O)        0.045    -0.092 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=71, routed)          0.266     0.174    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X34Y155        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9350, routed)        0.921    -0.752    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X34Y155        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[5]/C
                         clock pessimism              0.271    -0.481    
                         clock uncertainty            0.138    -0.343    
    SLICE_X34Y155        FDCE (Remov_fdce_C_CLR)     -0.067    -0.410    debuggerTop/vga_generator/r_x_reg[5]
  -------------------------------------------------------------------
                         required time                          0.410    
                         arrival time                           0.174    
  -------------------------------------------------------------------
                         slack                                  0.584    

Slack (MET) :             0.584ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[6]/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.690ns  (logic 0.186ns (26.960%)  route 0.504ns (73.040%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.752ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9350, routed)        0.648    -0.516    debuggerTop/video_output/o_clk_25mhz
    SLICE_X32Y156        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y156        FDCE (Prop_fdce_C_Q)         0.141    -0.375 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=5, routed)           0.238    -0.137    debuggerTop/video_output/w_vga_reset_n
    SLICE_X33Y156        LUT1 (Prop_lut1_I0_O)        0.045    -0.092 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=71, routed)          0.266     0.174    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X34Y155        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9350, routed)        0.921    -0.752    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X34Y155        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[6]/C
                         clock pessimism              0.271    -0.481    
                         clock uncertainty            0.138    -0.343    
    SLICE_X34Y155        FDCE (Remov_fdce_C_CLR)     -0.067    -0.410    debuggerTop/vga_generator/r_x_reg[6]
  -------------------------------------------------------------------
                         required time                          0.410    
                         arrival time                           0.174    
  -------------------------------------------------------------------
                         slack                                  0.584    

Slack (MET) :             0.584ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[8]/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.690ns  (logic 0.186ns (26.960%)  route 0.504ns (73.040%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.752ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9350, routed)        0.648    -0.516    debuggerTop/video_output/o_clk_25mhz
    SLICE_X32Y156        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y156        FDCE (Prop_fdce_C_Q)         0.141    -0.375 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=5, routed)           0.238    -0.137    debuggerTop/video_output/w_vga_reset_n
    SLICE_X33Y156        LUT1 (Prop_lut1_I0_O)        0.045    -0.092 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=71, routed)          0.266     0.174    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X34Y155        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9350, routed)        0.921    -0.752    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X34Y155        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[8]/C
                         clock pessimism              0.271    -0.481    
                         clock uncertainty            0.138    -0.343    
    SLICE_X34Y155        FDCE (Remov_fdce_C_CLR)     -0.067    -0.410    debuggerTop/vga_generator/r_x_reg[8]
  -------------------------------------------------------------------
                         required time                          0.410    
                         arrival time                           0.174    
  -------------------------------------------------------------------
                         slack                                  0.584    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  o_clk_25mhz_clk_wiz_0
  To Clock:  o_clk_25mhz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       34.908ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.554ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.908ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[1]_rep__10/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.921ns  (logic 0.580ns (14.792%)  route 3.341ns (85.208%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.319ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.538ns = ( 38.066 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.731ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9350, routed)        1.809    -0.731    debuggerTop/video_output/o_clk_25mhz
    SLICE_X32Y156        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y156        FDCE (Prop_fdce_C_Q)         0.456    -0.275 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=5, routed)           0.682     0.407    debuggerTop/video_output/w_vga_reset_n
    SLICE_X33Y156        LUT1 (Prop_lut1_I0_O)        0.124     0.531 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=71, routed)          2.659     3.190    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X54Y136        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[1]_rep__10/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9350, routed)        1.483    38.066    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X54Y136        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]_rep__10/C
                         clock pessimism              0.488    38.555    
                         clock uncertainty           -0.138    38.417    
    SLICE_X54Y136        FDCE (Recov_fdce_C_CLR)     -0.319    38.098    debuggerTop/vga_generator/r_x_reg[1]_rep__10
  -------------------------------------------------------------------
                         required time                         38.098    
                         arrival time                          -3.190    
  -------------------------------------------------------------------
                         slack                                 34.908    

Slack (MET) :             34.908ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[1]_rep__8/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.921ns  (logic 0.580ns (14.792%)  route 3.341ns (85.208%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.319ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.538ns = ( 38.066 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.731ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9350, routed)        1.809    -0.731    debuggerTop/video_output/o_clk_25mhz
    SLICE_X32Y156        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y156        FDCE (Prop_fdce_C_Q)         0.456    -0.275 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=5, routed)           0.682     0.407    debuggerTop/video_output/w_vga_reset_n
    SLICE_X33Y156        LUT1 (Prop_lut1_I0_O)        0.124     0.531 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=71, routed)          2.659     3.190    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X54Y136        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[1]_rep__8/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9350, routed)        1.483    38.066    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X54Y136        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]_rep__8/C
                         clock pessimism              0.488    38.555    
                         clock uncertainty           -0.138    38.417    
    SLICE_X54Y136        FDCE (Recov_fdce_C_CLR)     -0.319    38.098    debuggerTop/vga_generator/r_x_reg[1]_rep__8
  -------------------------------------------------------------------
                         required time                         38.098    
                         arrival time                          -3.190    
  -------------------------------------------------------------------
                         slack                                 34.908    

Slack (MET) :             35.243ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[1]/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.767ns  (logic 0.580ns (15.398%)  route 3.187ns (84.602%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.351ns = ( 38.252 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.731ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9350, routed)        1.809    -0.731    debuggerTop/video_output/o_clk_25mhz
    SLICE_X32Y156        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y156        FDCE (Prop_fdce_C_Q)         0.456    -0.275 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=5, routed)           0.682     0.407    debuggerTop/video_output/w_vga_reset_n
    SLICE_X33Y156        LUT1 (Prop_lut1_I0_O)        0.124     0.531 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=71, routed)          2.505     3.036    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X28Y169        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9350, routed)        1.669    38.252    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X28Y169        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]/C
                         clock pessimism              0.569    38.821    
                         clock uncertainty           -0.138    38.683    
    SLICE_X28Y169        FDCE (Recov_fdce_C_CLR)     -0.405    38.278    debuggerTop/vga_generator/r_x_reg[1]
  -------------------------------------------------------------------
                         required time                         38.278    
                         arrival time                          -3.036    
  -------------------------------------------------------------------
                         slack                                 35.243    

Slack (MET) :             35.243ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[3]/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.767ns  (logic 0.580ns (15.398%)  route 3.187ns (84.602%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.351ns = ( 38.252 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.731ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9350, routed)        1.809    -0.731    debuggerTop/video_output/o_clk_25mhz
    SLICE_X32Y156        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y156        FDCE (Prop_fdce_C_Q)         0.456    -0.275 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=5, routed)           0.682     0.407    debuggerTop/video_output/w_vga_reset_n
    SLICE_X33Y156        LUT1 (Prop_lut1_I0_O)        0.124     0.531 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=71, routed)          2.505     3.036    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X28Y169        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9350, routed)        1.669    38.252    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X28Y169        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[3]/C
                         clock pessimism              0.569    38.821    
                         clock uncertainty           -0.138    38.683    
    SLICE_X28Y169        FDCE (Recov_fdce_C_CLR)     -0.405    38.278    debuggerTop/vga_generator/r_x_reg[3]
  -------------------------------------------------------------------
                         required time                         38.278    
                         arrival time                          -3.036    
  -------------------------------------------------------------------
                         slack                                 35.243    

Slack (MET) :             35.243ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[3]_rep__1/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.767ns  (logic 0.580ns (15.398%)  route 3.187ns (84.602%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.351ns = ( 38.252 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.731ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9350, routed)        1.809    -0.731    debuggerTop/video_output/o_clk_25mhz
    SLICE_X32Y156        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y156        FDCE (Prop_fdce_C_Q)         0.456    -0.275 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=5, routed)           0.682     0.407    debuggerTop/video_output/w_vga_reset_n
    SLICE_X33Y156        LUT1 (Prop_lut1_I0_O)        0.124     0.531 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=71, routed)          2.505     3.036    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X28Y169        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[3]_rep__1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9350, routed)        1.669    38.252    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X28Y169        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[3]_rep__1/C
                         clock pessimism              0.569    38.821    
                         clock uncertainty           -0.138    38.683    
    SLICE_X28Y169        FDCE (Recov_fdce_C_CLR)     -0.405    38.278    debuggerTop/vga_generator/r_x_reg[3]_rep__1
  -------------------------------------------------------------------
                         required time                         38.278    
                         arrival time                          -3.036    
  -------------------------------------------------------------------
                         slack                                 35.243    

Slack (MET) :             35.243ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[4]_rep__0/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.767ns  (logic 0.580ns (15.398%)  route 3.187ns (84.602%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.351ns = ( 38.252 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.731ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9350, routed)        1.809    -0.731    debuggerTop/video_output/o_clk_25mhz
    SLICE_X32Y156        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y156        FDCE (Prop_fdce_C_Q)         0.456    -0.275 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=5, routed)           0.682     0.407    debuggerTop/video_output/w_vga_reset_n
    SLICE_X33Y156        LUT1 (Prop_lut1_I0_O)        0.124     0.531 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=71, routed)          2.505     3.036    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X28Y169        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[4]_rep__0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9350, routed)        1.669    38.252    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X28Y169        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[4]_rep__0/C
                         clock pessimism              0.569    38.821    
                         clock uncertainty           -0.138    38.683    
    SLICE_X28Y169        FDCE (Recov_fdce_C_CLR)     -0.405    38.278    debuggerTop/vga_generator/r_x_reg[4]_rep__0
  -------------------------------------------------------------------
                         required time                         38.278    
                         arrival time                          -3.036    
  -------------------------------------------------------------------
                         slack                                 35.243    

Slack (MET) :             35.243ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[4]_rep__1/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.767ns  (logic 0.580ns (15.398%)  route 3.187ns (84.602%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.351ns = ( 38.252 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.731ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9350, routed)        1.809    -0.731    debuggerTop/video_output/o_clk_25mhz
    SLICE_X32Y156        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y156        FDCE (Prop_fdce_C_Q)         0.456    -0.275 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=5, routed)           0.682     0.407    debuggerTop/video_output/w_vga_reset_n
    SLICE_X33Y156        LUT1 (Prop_lut1_I0_O)        0.124     0.531 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=71, routed)          2.505     3.036    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X28Y169        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[4]_rep__1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9350, routed)        1.669    38.252    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X28Y169        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[4]_rep__1/C
                         clock pessimism              0.569    38.821    
                         clock uncertainty           -0.138    38.683    
    SLICE_X28Y169        FDCE (Recov_fdce_C_CLR)     -0.405    38.278    debuggerTop/vga_generator/r_x_reg[4]_rep__1
  -------------------------------------------------------------------
                         required time                         38.278    
                         arrival time                          -3.036    
  -------------------------------------------------------------------
                         slack                                 35.243    

Slack (MET) :             35.312ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[1]_rep__7/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.528ns  (logic 0.580ns (16.439%)  route 2.948ns (83.561%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.307ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.526ns = ( 38.078 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.731ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9350, routed)        1.809    -0.731    debuggerTop/video_output/o_clk_25mhz
    SLICE_X32Y156        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y156        FDCE (Prop_fdce_C_Q)         0.456    -0.275 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=5, routed)           0.682     0.407    debuggerTop/video_output/w_vga_reset_n
    SLICE_X33Y156        LUT1 (Prop_lut1_I0_O)        0.124     0.531 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=71, routed)          2.266     2.797    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X42Y137        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[1]_rep__7/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9350, routed)        1.495    38.078    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X42Y137        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]_rep__7/C
                         clock pessimism              0.488    38.567    
                         clock uncertainty           -0.138    38.429    
    SLICE_X42Y137        FDCE (Recov_fdce_C_CLR)     -0.319    38.110    debuggerTop/vga_generator/r_x_reg[1]_rep__7
  -------------------------------------------------------------------
                         required time                         38.110    
                         arrival time                          -2.797    
  -------------------------------------------------------------------
                         slack                                 35.312    

Slack (MET) :             35.312ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[1]_rep__9/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.528ns  (logic 0.580ns (16.439%)  route 2.948ns (83.561%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.307ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.526ns = ( 38.078 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.731ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9350, routed)        1.809    -0.731    debuggerTop/video_output/o_clk_25mhz
    SLICE_X32Y156        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y156        FDCE (Prop_fdce_C_Q)         0.456    -0.275 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=5, routed)           0.682     0.407    debuggerTop/video_output/w_vga_reset_n
    SLICE_X33Y156        LUT1 (Prop_lut1_I0_O)        0.124     0.531 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=71, routed)          2.266     2.797    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X42Y137        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[1]_rep__9/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9350, routed)        1.495    38.078    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X42Y137        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]_rep__9/C
                         clock pessimism              0.488    38.567    
                         clock uncertainty           -0.138    38.429    
    SLICE_X42Y137        FDCE (Recov_fdce_C_CLR)     -0.319    38.110    debuggerTop/vga_generator/r_x_reg[1]_rep__9
  -------------------------------------------------------------------
                         required time                         38.110    
                         arrival time                          -2.797    
  -------------------------------------------------------------------
                         slack                                 35.312    

Slack (MET) :             35.312ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[2]_rep__6/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.528ns  (logic 0.580ns (16.439%)  route 2.948ns (83.561%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.307ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.526ns = ( 38.078 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.731ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9350, routed)        1.809    -0.731    debuggerTop/video_output/o_clk_25mhz
    SLICE_X32Y156        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y156        FDCE (Prop_fdce_C_Q)         0.456    -0.275 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=5, routed)           0.682     0.407    debuggerTop/video_output/w_vga_reset_n
    SLICE_X33Y156        LUT1 (Prop_lut1_I0_O)        0.124     0.531 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=71, routed)          2.266     2.797    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X42Y137        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[2]_rep__6/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9350, routed)        1.495    38.078    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X42Y137        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[2]_rep__6/C
                         clock pessimism              0.488    38.567    
                         clock uncertainty           -0.138    38.429    
    SLICE_X42Y137        FDCE (Recov_fdce_C_CLR)     -0.319    38.110    debuggerTop/vga_generator/r_x_reg[2]_rep__6
  -------------------------------------------------------------------
                         required time                         38.110    
                         arrival time                          -2.797    
  -------------------------------------------------------------------
                         slack                                 35.312    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.554ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_y_reg[10]/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.640ns  (logic 0.186ns (29.049%)  route 0.454ns (70.951%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.751ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9350, routed)        0.648    -0.516    debuggerTop/video_output/o_clk_25mhz
    SLICE_X32Y156        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y156        FDCE (Prop_fdce_C_Q)         0.141    -0.375 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=5, routed)           0.238    -0.137    debuggerTop/video_output/w_vga_reset_n
    SLICE_X33Y156        LUT1 (Prop_lut1_I0_O)        0.045    -0.092 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=71, routed)          0.216     0.125    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X30Y155        FDCE                                         f  debuggerTop/vga_generator/r_y_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9350, routed)        0.922    -0.751    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X30Y155        FDCE                                         r  debuggerTop/vga_generator/r_y_reg[10]/C
                         clock pessimism              0.251    -0.500    
                         clock uncertainty            0.138    -0.362    
    SLICE_X30Y155        FDCE (Remov_fdce_C_CLR)     -0.067    -0.429    debuggerTop/vga_generator/r_y_reg[10]
  -------------------------------------------------------------------
                         required time                          0.429    
                         arrival time                           0.125    
  -------------------------------------------------------------------
                         slack                                  0.554    

Slack (MET) :             0.554ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_y_reg[7]/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.640ns  (logic 0.186ns (29.049%)  route 0.454ns (70.951%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.751ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9350, routed)        0.648    -0.516    debuggerTop/video_output/o_clk_25mhz
    SLICE_X32Y156        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y156        FDCE (Prop_fdce_C_Q)         0.141    -0.375 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=5, routed)           0.238    -0.137    debuggerTop/video_output/w_vga_reset_n
    SLICE_X33Y156        LUT1 (Prop_lut1_I0_O)        0.045    -0.092 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=71, routed)          0.216     0.125    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X30Y155        FDCE                                         f  debuggerTop/vga_generator/r_y_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9350, routed)        0.922    -0.751    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X30Y155        FDCE                                         r  debuggerTop/vga_generator/r_y_reg[7]/C
                         clock pessimism              0.251    -0.500    
                         clock uncertainty            0.138    -0.362    
    SLICE_X30Y155        FDCE (Remov_fdce_C_CLR)     -0.067    -0.429    debuggerTop/vga_generator/r_y_reg[7]
  -------------------------------------------------------------------
                         required time                          0.429    
                         arrival time                           0.125    
  -------------------------------------------------------------------
                         slack                                  0.554    

Slack (MET) :             0.554ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_y_reg[8]/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.640ns  (logic 0.186ns (29.049%)  route 0.454ns (70.951%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.751ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9350, routed)        0.648    -0.516    debuggerTop/video_output/o_clk_25mhz
    SLICE_X32Y156        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y156        FDCE (Prop_fdce_C_Q)         0.141    -0.375 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=5, routed)           0.238    -0.137    debuggerTop/video_output/w_vga_reset_n
    SLICE_X33Y156        LUT1 (Prop_lut1_I0_O)        0.045    -0.092 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=71, routed)          0.216     0.125    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X30Y155        FDCE                                         f  debuggerTop/vga_generator/r_y_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9350, routed)        0.922    -0.751    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X30Y155        FDCE                                         r  debuggerTop/vga_generator/r_y_reg[8]/C
                         clock pessimism              0.251    -0.500    
                         clock uncertainty            0.138    -0.362    
    SLICE_X30Y155        FDCE (Remov_fdce_C_CLR)     -0.067    -0.429    debuggerTop/vga_generator/r_y_reg[8]
  -------------------------------------------------------------------
                         required time                          0.429    
                         arrival time                           0.125    
  -------------------------------------------------------------------
                         slack                                  0.554    

Slack (MET) :             0.579ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_y_reg[0]/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.640ns  (logic 0.186ns (29.049%)  route 0.454ns (70.951%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.751ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9350, routed)        0.648    -0.516    debuggerTop/video_output/o_clk_25mhz
    SLICE_X32Y156        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y156        FDCE (Prop_fdce_C_Q)         0.141    -0.375 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=5, routed)           0.238    -0.137    debuggerTop/video_output/w_vga_reset_n
    SLICE_X33Y156        LUT1 (Prop_lut1_I0_O)        0.045    -0.092 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=71, routed)          0.216     0.125    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X31Y155        FDCE                                         f  debuggerTop/vga_generator/r_y_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9350, routed)        0.922    -0.751    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X31Y155        FDCE                                         r  debuggerTop/vga_generator/r_y_reg[0]/C
                         clock pessimism              0.251    -0.500    
                         clock uncertainty            0.138    -0.362    
    SLICE_X31Y155        FDCE (Remov_fdce_C_CLR)     -0.092    -0.454    debuggerTop/vga_generator/r_y_reg[0]
  -------------------------------------------------------------------
                         required time                          0.454    
                         arrival time                           0.125    
  -------------------------------------------------------------------
                         slack                                  0.579    

Slack (MET) :             0.579ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_y_reg[2]/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.640ns  (logic 0.186ns (29.049%)  route 0.454ns (70.951%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.751ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9350, routed)        0.648    -0.516    debuggerTop/video_output/o_clk_25mhz
    SLICE_X32Y156        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y156        FDCE (Prop_fdce_C_Q)         0.141    -0.375 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=5, routed)           0.238    -0.137    debuggerTop/video_output/w_vga_reset_n
    SLICE_X33Y156        LUT1 (Prop_lut1_I0_O)        0.045    -0.092 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=71, routed)          0.216     0.125    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X31Y155        FDCE                                         f  debuggerTop/vga_generator/r_y_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9350, routed)        0.922    -0.751    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X31Y155        FDCE                                         r  debuggerTop/vga_generator/r_y_reg[2]/C
                         clock pessimism              0.251    -0.500    
                         clock uncertainty            0.138    -0.362    
    SLICE_X31Y155        FDCE (Remov_fdce_C_CLR)     -0.092    -0.454    debuggerTop/vga_generator/r_y_reg[2]
  -------------------------------------------------------------------
                         required time                          0.454    
                         arrival time                           0.125    
  -------------------------------------------------------------------
                         slack                                  0.579    

Slack (MET) :             0.579ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_y_reg[3]/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.640ns  (logic 0.186ns (29.049%)  route 0.454ns (70.951%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.751ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9350, routed)        0.648    -0.516    debuggerTop/video_output/o_clk_25mhz
    SLICE_X32Y156        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y156        FDCE (Prop_fdce_C_Q)         0.141    -0.375 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=5, routed)           0.238    -0.137    debuggerTop/video_output/w_vga_reset_n
    SLICE_X33Y156        LUT1 (Prop_lut1_I0_O)        0.045    -0.092 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=71, routed)          0.216     0.125    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X31Y155        FDCE                                         f  debuggerTop/vga_generator/r_y_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9350, routed)        0.922    -0.751    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X31Y155        FDCE                                         r  debuggerTop/vga_generator/r_y_reg[3]/C
                         clock pessimism              0.251    -0.500    
                         clock uncertainty            0.138    -0.362    
    SLICE_X31Y155        FDCE (Remov_fdce_C_CLR)     -0.092    -0.454    debuggerTop/vga_generator/r_y_reg[3]
  -------------------------------------------------------------------
                         required time                          0.454    
                         arrival time                           0.125    
  -------------------------------------------------------------------
                         slack                                  0.579    

Slack (MET) :             0.579ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_y_reg[9]/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.640ns  (logic 0.186ns (29.049%)  route 0.454ns (70.951%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.751ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9350, routed)        0.648    -0.516    debuggerTop/video_output/o_clk_25mhz
    SLICE_X32Y156        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y156        FDCE (Prop_fdce_C_Q)         0.141    -0.375 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=5, routed)           0.238    -0.137    debuggerTop/video_output/w_vga_reset_n
    SLICE_X33Y156        LUT1 (Prop_lut1_I0_O)        0.045    -0.092 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=71, routed)          0.216     0.125    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X31Y155        FDCE                                         f  debuggerTop/vga_generator/r_y_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9350, routed)        0.922    -0.751    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X31Y155        FDCE                                         r  debuggerTop/vga_generator/r_y_reg[9]/C
                         clock pessimism              0.251    -0.500    
                         clock uncertainty            0.138    -0.362    
    SLICE_X31Y155        FDCE (Remov_fdce_C_CLR)     -0.092    -0.454    debuggerTop/vga_generator/r_y_reg[9]
  -------------------------------------------------------------------
                         required time                          0.454    
                         arrival time                           0.125    
  -------------------------------------------------------------------
                         slack                                  0.579    

Slack (MET) :             0.584ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[5]/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.690ns  (logic 0.186ns (26.960%)  route 0.504ns (73.040%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.752ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9350, routed)        0.648    -0.516    debuggerTop/video_output/o_clk_25mhz
    SLICE_X32Y156        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y156        FDCE (Prop_fdce_C_Q)         0.141    -0.375 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=5, routed)           0.238    -0.137    debuggerTop/video_output/w_vga_reset_n
    SLICE_X33Y156        LUT1 (Prop_lut1_I0_O)        0.045    -0.092 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=71, routed)          0.266     0.174    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X34Y155        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9350, routed)        0.921    -0.752    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X34Y155        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[5]/C
                         clock pessimism              0.271    -0.481    
                         clock uncertainty            0.138    -0.343    
    SLICE_X34Y155        FDCE (Remov_fdce_C_CLR)     -0.067    -0.410    debuggerTop/vga_generator/r_x_reg[5]
  -------------------------------------------------------------------
                         required time                          0.410    
                         arrival time                           0.174    
  -------------------------------------------------------------------
                         slack                                  0.584    

Slack (MET) :             0.584ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[6]/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.690ns  (logic 0.186ns (26.960%)  route 0.504ns (73.040%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.752ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9350, routed)        0.648    -0.516    debuggerTop/video_output/o_clk_25mhz
    SLICE_X32Y156        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y156        FDCE (Prop_fdce_C_Q)         0.141    -0.375 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=5, routed)           0.238    -0.137    debuggerTop/video_output/w_vga_reset_n
    SLICE_X33Y156        LUT1 (Prop_lut1_I0_O)        0.045    -0.092 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=71, routed)          0.266     0.174    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X34Y155        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9350, routed)        0.921    -0.752    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X34Y155        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[6]/C
                         clock pessimism              0.271    -0.481    
                         clock uncertainty            0.138    -0.343    
    SLICE_X34Y155        FDCE (Remov_fdce_C_CLR)     -0.067    -0.410    debuggerTop/vga_generator/r_x_reg[6]
  -------------------------------------------------------------------
                         required time                          0.410    
                         arrival time                           0.174    
  -------------------------------------------------------------------
                         slack                                  0.584    

Slack (MET) :             0.584ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[8]/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.690ns  (logic 0.186ns (26.960%)  route 0.504ns (73.040%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.752ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9350, routed)        0.648    -0.516    debuggerTop/video_output/o_clk_25mhz
    SLICE_X32Y156        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y156        FDCE (Prop_fdce_C_Q)         0.141    -0.375 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=5, routed)           0.238    -0.137    debuggerTop/video_output/w_vga_reset_n
    SLICE_X33Y156        LUT1 (Prop_lut1_I0_O)        0.045    -0.092 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=71, routed)          0.266     0.174    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X34Y155        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9350, routed)        0.921    -0.752    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X34Y155        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[8]/C
                         clock pessimism              0.271    -0.481    
                         clock uncertainty            0.138    -0.343    
    SLICE_X34Y155        FDCE (Remov_fdce_C_CLR)     -0.067    -0.410    debuggerTop/vga_generator/r_x_reg[8]
  -------------------------------------------------------------------
                         required time                          0.410    
                         arrival time                           0.174    
  -------------------------------------------------------------------
                         slack                                  0.584    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  o_clk_25mhz_clk_wiz_0_1
  To Clock:  o_clk_25mhz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       34.913ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.691ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.913ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[1]_rep__10/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.921ns  (logic 0.580ns (14.792%)  route 3.341ns (85.208%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.319ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.538ns = ( 38.066 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.731ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9350, routed)        1.809    -0.731    debuggerTop/video_output/o_clk_25mhz
    SLICE_X32Y156        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y156        FDCE (Prop_fdce_C_Q)         0.456    -0.275 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=5, routed)           0.682     0.407    debuggerTop/video_output/w_vga_reset_n
    SLICE_X33Y156        LUT1 (Prop_lut1_I0_O)        0.124     0.531 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=71, routed)          2.659     3.190    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X54Y136        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[1]_rep__10/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9350, routed)        1.483    38.066    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X54Y136        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]_rep__10/C
                         clock pessimism              0.488    38.555    
                         clock uncertainty           -0.132    38.422    
    SLICE_X54Y136        FDCE (Recov_fdce_C_CLR)     -0.319    38.103    debuggerTop/vga_generator/r_x_reg[1]_rep__10
  -------------------------------------------------------------------
                         required time                         38.103    
                         arrival time                          -3.190    
  -------------------------------------------------------------------
                         slack                                 34.913    

Slack (MET) :             34.913ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[1]_rep__8/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.921ns  (logic 0.580ns (14.792%)  route 3.341ns (85.208%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.319ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.538ns = ( 38.066 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.731ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9350, routed)        1.809    -0.731    debuggerTop/video_output/o_clk_25mhz
    SLICE_X32Y156        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y156        FDCE (Prop_fdce_C_Q)         0.456    -0.275 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=5, routed)           0.682     0.407    debuggerTop/video_output/w_vga_reset_n
    SLICE_X33Y156        LUT1 (Prop_lut1_I0_O)        0.124     0.531 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=71, routed)          2.659     3.190    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X54Y136        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[1]_rep__8/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9350, routed)        1.483    38.066    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X54Y136        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]_rep__8/C
                         clock pessimism              0.488    38.555    
                         clock uncertainty           -0.132    38.422    
    SLICE_X54Y136        FDCE (Recov_fdce_C_CLR)     -0.319    38.103    debuggerTop/vga_generator/r_x_reg[1]_rep__8
  -------------------------------------------------------------------
                         required time                         38.103    
                         arrival time                          -3.190    
  -------------------------------------------------------------------
                         slack                                 34.913    

Slack (MET) :             35.248ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[1]/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.767ns  (logic 0.580ns (15.398%)  route 3.187ns (84.602%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.351ns = ( 38.252 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.731ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9350, routed)        1.809    -0.731    debuggerTop/video_output/o_clk_25mhz
    SLICE_X32Y156        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y156        FDCE (Prop_fdce_C_Q)         0.456    -0.275 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=5, routed)           0.682     0.407    debuggerTop/video_output/w_vga_reset_n
    SLICE_X33Y156        LUT1 (Prop_lut1_I0_O)        0.124     0.531 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=71, routed)          2.505     3.036    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X28Y169        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9350, routed)        1.669    38.252    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X28Y169        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]/C
                         clock pessimism              0.569    38.821    
                         clock uncertainty           -0.132    38.689    
    SLICE_X28Y169        FDCE (Recov_fdce_C_CLR)     -0.405    38.284    debuggerTop/vga_generator/r_x_reg[1]
  -------------------------------------------------------------------
                         required time                         38.284    
                         arrival time                          -3.036    
  -------------------------------------------------------------------
                         slack                                 35.248    

Slack (MET) :             35.248ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[3]/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.767ns  (logic 0.580ns (15.398%)  route 3.187ns (84.602%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.351ns = ( 38.252 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.731ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9350, routed)        1.809    -0.731    debuggerTop/video_output/o_clk_25mhz
    SLICE_X32Y156        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y156        FDCE (Prop_fdce_C_Q)         0.456    -0.275 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=5, routed)           0.682     0.407    debuggerTop/video_output/w_vga_reset_n
    SLICE_X33Y156        LUT1 (Prop_lut1_I0_O)        0.124     0.531 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=71, routed)          2.505     3.036    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X28Y169        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9350, routed)        1.669    38.252    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X28Y169        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[3]/C
                         clock pessimism              0.569    38.821    
                         clock uncertainty           -0.132    38.689    
    SLICE_X28Y169        FDCE (Recov_fdce_C_CLR)     -0.405    38.284    debuggerTop/vga_generator/r_x_reg[3]
  -------------------------------------------------------------------
                         required time                         38.284    
                         arrival time                          -3.036    
  -------------------------------------------------------------------
                         slack                                 35.248    

Slack (MET) :             35.248ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[3]_rep__1/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.767ns  (logic 0.580ns (15.398%)  route 3.187ns (84.602%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.351ns = ( 38.252 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.731ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9350, routed)        1.809    -0.731    debuggerTop/video_output/o_clk_25mhz
    SLICE_X32Y156        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y156        FDCE (Prop_fdce_C_Q)         0.456    -0.275 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=5, routed)           0.682     0.407    debuggerTop/video_output/w_vga_reset_n
    SLICE_X33Y156        LUT1 (Prop_lut1_I0_O)        0.124     0.531 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=71, routed)          2.505     3.036    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X28Y169        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[3]_rep__1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9350, routed)        1.669    38.252    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X28Y169        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[3]_rep__1/C
                         clock pessimism              0.569    38.821    
                         clock uncertainty           -0.132    38.689    
    SLICE_X28Y169        FDCE (Recov_fdce_C_CLR)     -0.405    38.284    debuggerTop/vga_generator/r_x_reg[3]_rep__1
  -------------------------------------------------------------------
                         required time                         38.284    
                         arrival time                          -3.036    
  -------------------------------------------------------------------
                         slack                                 35.248    

Slack (MET) :             35.248ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[4]_rep__0/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.767ns  (logic 0.580ns (15.398%)  route 3.187ns (84.602%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.351ns = ( 38.252 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.731ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9350, routed)        1.809    -0.731    debuggerTop/video_output/o_clk_25mhz
    SLICE_X32Y156        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y156        FDCE (Prop_fdce_C_Q)         0.456    -0.275 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=5, routed)           0.682     0.407    debuggerTop/video_output/w_vga_reset_n
    SLICE_X33Y156        LUT1 (Prop_lut1_I0_O)        0.124     0.531 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=71, routed)          2.505     3.036    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X28Y169        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[4]_rep__0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9350, routed)        1.669    38.252    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X28Y169        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[4]_rep__0/C
                         clock pessimism              0.569    38.821    
                         clock uncertainty           -0.132    38.689    
    SLICE_X28Y169        FDCE (Recov_fdce_C_CLR)     -0.405    38.284    debuggerTop/vga_generator/r_x_reg[4]_rep__0
  -------------------------------------------------------------------
                         required time                         38.284    
                         arrival time                          -3.036    
  -------------------------------------------------------------------
                         slack                                 35.248    

Slack (MET) :             35.248ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[4]_rep__1/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.767ns  (logic 0.580ns (15.398%)  route 3.187ns (84.602%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.351ns = ( 38.252 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.731ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9350, routed)        1.809    -0.731    debuggerTop/video_output/o_clk_25mhz
    SLICE_X32Y156        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y156        FDCE (Prop_fdce_C_Q)         0.456    -0.275 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=5, routed)           0.682     0.407    debuggerTop/video_output/w_vga_reset_n
    SLICE_X33Y156        LUT1 (Prop_lut1_I0_O)        0.124     0.531 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=71, routed)          2.505     3.036    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X28Y169        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[4]_rep__1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9350, routed)        1.669    38.252    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X28Y169        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[4]_rep__1/C
                         clock pessimism              0.569    38.821    
                         clock uncertainty           -0.132    38.689    
    SLICE_X28Y169        FDCE (Recov_fdce_C_CLR)     -0.405    38.284    debuggerTop/vga_generator/r_x_reg[4]_rep__1
  -------------------------------------------------------------------
                         required time                         38.284    
                         arrival time                          -3.036    
  -------------------------------------------------------------------
                         slack                                 35.248    

Slack (MET) :             35.318ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[1]_rep__7/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.528ns  (logic 0.580ns (16.439%)  route 2.948ns (83.561%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.307ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.526ns = ( 38.078 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.731ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9350, routed)        1.809    -0.731    debuggerTop/video_output/o_clk_25mhz
    SLICE_X32Y156        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y156        FDCE (Prop_fdce_C_Q)         0.456    -0.275 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=5, routed)           0.682     0.407    debuggerTop/video_output/w_vga_reset_n
    SLICE_X33Y156        LUT1 (Prop_lut1_I0_O)        0.124     0.531 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=71, routed)          2.266     2.797    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X42Y137        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[1]_rep__7/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9350, routed)        1.495    38.078    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X42Y137        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]_rep__7/C
                         clock pessimism              0.488    38.567    
                         clock uncertainty           -0.132    38.434    
    SLICE_X42Y137        FDCE (Recov_fdce_C_CLR)     -0.319    38.115    debuggerTop/vga_generator/r_x_reg[1]_rep__7
  -------------------------------------------------------------------
                         required time                         38.115    
                         arrival time                          -2.797    
  -------------------------------------------------------------------
                         slack                                 35.318    

Slack (MET) :             35.318ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[1]_rep__9/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.528ns  (logic 0.580ns (16.439%)  route 2.948ns (83.561%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.307ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.526ns = ( 38.078 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.731ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9350, routed)        1.809    -0.731    debuggerTop/video_output/o_clk_25mhz
    SLICE_X32Y156        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y156        FDCE (Prop_fdce_C_Q)         0.456    -0.275 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=5, routed)           0.682     0.407    debuggerTop/video_output/w_vga_reset_n
    SLICE_X33Y156        LUT1 (Prop_lut1_I0_O)        0.124     0.531 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=71, routed)          2.266     2.797    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X42Y137        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[1]_rep__9/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9350, routed)        1.495    38.078    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X42Y137        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]_rep__9/C
                         clock pessimism              0.488    38.567    
                         clock uncertainty           -0.132    38.434    
    SLICE_X42Y137        FDCE (Recov_fdce_C_CLR)     -0.319    38.115    debuggerTop/vga_generator/r_x_reg[1]_rep__9
  -------------------------------------------------------------------
                         required time                         38.115    
                         arrival time                          -2.797    
  -------------------------------------------------------------------
                         slack                                 35.318    

Slack (MET) :             35.318ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[2]_rep__6/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.528ns  (logic 0.580ns (16.439%)  route 2.948ns (83.561%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.307ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.526ns = ( 38.078 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.731ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9350, routed)        1.809    -0.731    debuggerTop/video_output/o_clk_25mhz
    SLICE_X32Y156        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y156        FDCE (Prop_fdce_C_Q)         0.456    -0.275 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=5, routed)           0.682     0.407    debuggerTop/video_output/w_vga_reset_n
    SLICE_X33Y156        LUT1 (Prop_lut1_I0_O)        0.124     0.531 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=71, routed)          2.266     2.797    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X42Y137        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[2]_rep__6/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9350, routed)        1.495    38.078    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X42Y137        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[2]_rep__6/C
                         clock pessimism              0.488    38.567    
                         clock uncertainty           -0.132    38.434    
    SLICE_X42Y137        FDCE (Recov_fdce_C_CLR)     -0.319    38.115    debuggerTop/vga_generator/r_x_reg[2]_rep__6
  -------------------------------------------------------------------
                         required time                         38.115    
                         arrival time                          -2.797    
  -------------------------------------------------------------------
                         slack                                 35.318    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.691ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_y_reg[10]/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.640ns  (logic 0.186ns (29.049%)  route 0.454ns (70.951%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.751ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9350, routed)        0.648    -0.516    debuggerTop/video_output/o_clk_25mhz
    SLICE_X32Y156        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y156        FDCE (Prop_fdce_C_Q)         0.141    -0.375 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=5, routed)           0.238    -0.137    debuggerTop/video_output/w_vga_reset_n
    SLICE_X33Y156        LUT1 (Prop_lut1_I0_O)        0.045    -0.092 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=71, routed)          0.216     0.125    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X30Y155        FDCE                                         f  debuggerTop/vga_generator/r_y_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9350, routed)        0.922    -0.751    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X30Y155        FDCE                                         r  debuggerTop/vga_generator/r_y_reg[10]/C
                         clock pessimism              0.251    -0.500    
    SLICE_X30Y155        FDCE (Remov_fdce_C_CLR)     -0.067    -0.567    debuggerTop/vga_generator/r_y_reg[10]
  -------------------------------------------------------------------
                         required time                          0.567    
                         arrival time                           0.125    
  -------------------------------------------------------------------
                         slack                                  0.691    

Slack (MET) :             0.691ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_y_reg[7]/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.640ns  (logic 0.186ns (29.049%)  route 0.454ns (70.951%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.751ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9350, routed)        0.648    -0.516    debuggerTop/video_output/o_clk_25mhz
    SLICE_X32Y156        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y156        FDCE (Prop_fdce_C_Q)         0.141    -0.375 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=5, routed)           0.238    -0.137    debuggerTop/video_output/w_vga_reset_n
    SLICE_X33Y156        LUT1 (Prop_lut1_I0_O)        0.045    -0.092 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=71, routed)          0.216     0.125    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X30Y155        FDCE                                         f  debuggerTop/vga_generator/r_y_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9350, routed)        0.922    -0.751    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X30Y155        FDCE                                         r  debuggerTop/vga_generator/r_y_reg[7]/C
                         clock pessimism              0.251    -0.500    
    SLICE_X30Y155        FDCE (Remov_fdce_C_CLR)     -0.067    -0.567    debuggerTop/vga_generator/r_y_reg[7]
  -------------------------------------------------------------------
                         required time                          0.567    
                         arrival time                           0.125    
  -------------------------------------------------------------------
                         slack                                  0.691    

Slack (MET) :             0.691ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_y_reg[8]/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.640ns  (logic 0.186ns (29.049%)  route 0.454ns (70.951%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.751ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9350, routed)        0.648    -0.516    debuggerTop/video_output/o_clk_25mhz
    SLICE_X32Y156        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y156        FDCE (Prop_fdce_C_Q)         0.141    -0.375 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=5, routed)           0.238    -0.137    debuggerTop/video_output/w_vga_reset_n
    SLICE_X33Y156        LUT1 (Prop_lut1_I0_O)        0.045    -0.092 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=71, routed)          0.216     0.125    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X30Y155        FDCE                                         f  debuggerTop/vga_generator/r_y_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9350, routed)        0.922    -0.751    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X30Y155        FDCE                                         r  debuggerTop/vga_generator/r_y_reg[8]/C
                         clock pessimism              0.251    -0.500    
    SLICE_X30Y155        FDCE (Remov_fdce_C_CLR)     -0.067    -0.567    debuggerTop/vga_generator/r_y_reg[8]
  -------------------------------------------------------------------
                         required time                          0.567    
                         arrival time                           0.125    
  -------------------------------------------------------------------
                         slack                                  0.691    

Slack (MET) :             0.716ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_y_reg[0]/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.640ns  (logic 0.186ns (29.049%)  route 0.454ns (70.951%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.751ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9350, routed)        0.648    -0.516    debuggerTop/video_output/o_clk_25mhz
    SLICE_X32Y156        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y156        FDCE (Prop_fdce_C_Q)         0.141    -0.375 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=5, routed)           0.238    -0.137    debuggerTop/video_output/w_vga_reset_n
    SLICE_X33Y156        LUT1 (Prop_lut1_I0_O)        0.045    -0.092 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=71, routed)          0.216     0.125    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X31Y155        FDCE                                         f  debuggerTop/vga_generator/r_y_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9350, routed)        0.922    -0.751    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X31Y155        FDCE                                         r  debuggerTop/vga_generator/r_y_reg[0]/C
                         clock pessimism              0.251    -0.500    
    SLICE_X31Y155        FDCE (Remov_fdce_C_CLR)     -0.092    -0.592    debuggerTop/vga_generator/r_y_reg[0]
  -------------------------------------------------------------------
                         required time                          0.592    
                         arrival time                           0.125    
  -------------------------------------------------------------------
                         slack                                  0.716    

Slack (MET) :             0.716ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_y_reg[2]/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.640ns  (logic 0.186ns (29.049%)  route 0.454ns (70.951%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.751ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9350, routed)        0.648    -0.516    debuggerTop/video_output/o_clk_25mhz
    SLICE_X32Y156        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y156        FDCE (Prop_fdce_C_Q)         0.141    -0.375 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=5, routed)           0.238    -0.137    debuggerTop/video_output/w_vga_reset_n
    SLICE_X33Y156        LUT1 (Prop_lut1_I0_O)        0.045    -0.092 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=71, routed)          0.216     0.125    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X31Y155        FDCE                                         f  debuggerTop/vga_generator/r_y_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9350, routed)        0.922    -0.751    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X31Y155        FDCE                                         r  debuggerTop/vga_generator/r_y_reg[2]/C
                         clock pessimism              0.251    -0.500    
    SLICE_X31Y155        FDCE (Remov_fdce_C_CLR)     -0.092    -0.592    debuggerTop/vga_generator/r_y_reg[2]
  -------------------------------------------------------------------
                         required time                          0.592    
                         arrival time                           0.125    
  -------------------------------------------------------------------
                         slack                                  0.716    

Slack (MET) :             0.716ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_y_reg[3]/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.640ns  (logic 0.186ns (29.049%)  route 0.454ns (70.951%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.751ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9350, routed)        0.648    -0.516    debuggerTop/video_output/o_clk_25mhz
    SLICE_X32Y156        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y156        FDCE (Prop_fdce_C_Q)         0.141    -0.375 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=5, routed)           0.238    -0.137    debuggerTop/video_output/w_vga_reset_n
    SLICE_X33Y156        LUT1 (Prop_lut1_I0_O)        0.045    -0.092 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=71, routed)          0.216     0.125    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X31Y155        FDCE                                         f  debuggerTop/vga_generator/r_y_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9350, routed)        0.922    -0.751    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X31Y155        FDCE                                         r  debuggerTop/vga_generator/r_y_reg[3]/C
                         clock pessimism              0.251    -0.500    
    SLICE_X31Y155        FDCE (Remov_fdce_C_CLR)     -0.092    -0.592    debuggerTop/vga_generator/r_y_reg[3]
  -------------------------------------------------------------------
                         required time                          0.592    
                         arrival time                           0.125    
  -------------------------------------------------------------------
                         slack                                  0.716    

Slack (MET) :             0.716ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_y_reg[9]/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.640ns  (logic 0.186ns (29.049%)  route 0.454ns (70.951%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.751ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9350, routed)        0.648    -0.516    debuggerTop/video_output/o_clk_25mhz
    SLICE_X32Y156        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y156        FDCE (Prop_fdce_C_Q)         0.141    -0.375 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=5, routed)           0.238    -0.137    debuggerTop/video_output/w_vga_reset_n
    SLICE_X33Y156        LUT1 (Prop_lut1_I0_O)        0.045    -0.092 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=71, routed)          0.216     0.125    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X31Y155        FDCE                                         f  debuggerTop/vga_generator/r_y_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9350, routed)        0.922    -0.751    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X31Y155        FDCE                                         r  debuggerTop/vga_generator/r_y_reg[9]/C
                         clock pessimism              0.251    -0.500    
    SLICE_X31Y155        FDCE (Remov_fdce_C_CLR)     -0.092    -0.592    debuggerTop/vga_generator/r_y_reg[9]
  -------------------------------------------------------------------
                         required time                          0.592    
                         arrival time                           0.125    
  -------------------------------------------------------------------
                         slack                                  0.716    

Slack (MET) :             0.722ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[5]/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.690ns  (logic 0.186ns (26.960%)  route 0.504ns (73.040%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.752ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9350, routed)        0.648    -0.516    debuggerTop/video_output/o_clk_25mhz
    SLICE_X32Y156        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y156        FDCE (Prop_fdce_C_Q)         0.141    -0.375 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=5, routed)           0.238    -0.137    debuggerTop/video_output/w_vga_reset_n
    SLICE_X33Y156        LUT1 (Prop_lut1_I0_O)        0.045    -0.092 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=71, routed)          0.266     0.174    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X34Y155        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9350, routed)        0.921    -0.752    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X34Y155        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[5]/C
                         clock pessimism              0.271    -0.481    
    SLICE_X34Y155        FDCE (Remov_fdce_C_CLR)     -0.067    -0.548    debuggerTop/vga_generator/r_x_reg[5]
  -------------------------------------------------------------------
                         required time                          0.548    
                         arrival time                           0.174    
  -------------------------------------------------------------------
                         slack                                  0.722    

Slack (MET) :             0.722ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[6]/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.690ns  (logic 0.186ns (26.960%)  route 0.504ns (73.040%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.752ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9350, routed)        0.648    -0.516    debuggerTop/video_output/o_clk_25mhz
    SLICE_X32Y156        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y156        FDCE (Prop_fdce_C_Q)         0.141    -0.375 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=5, routed)           0.238    -0.137    debuggerTop/video_output/w_vga_reset_n
    SLICE_X33Y156        LUT1 (Prop_lut1_I0_O)        0.045    -0.092 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=71, routed)          0.266     0.174    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X34Y155        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9350, routed)        0.921    -0.752    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X34Y155        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[6]/C
                         clock pessimism              0.271    -0.481    
    SLICE_X34Y155        FDCE (Remov_fdce_C_CLR)     -0.067    -0.548    debuggerTop/vga_generator/r_x_reg[6]
  -------------------------------------------------------------------
                         required time                          0.548    
                         arrival time                           0.174    
  -------------------------------------------------------------------
                         slack                                  0.722    

Slack (MET) :             0.722ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[8]/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.690ns  (logic 0.186ns (26.960%)  route 0.504ns (73.040%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.752ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9350, routed)        0.648    -0.516    debuggerTop/video_output/o_clk_25mhz
    SLICE_X32Y156        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y156        FDCE (Prop_fdce_C_Q)         0.141    -0.375 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=5, routed)           0.238    -0.137    debuggerTop/video_output/w_vga_reset_n
    SLICE_X33Y156        LUT1 (Prop_lut1_I0_O)        0.045    -0.092 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=71, routed)          0.266     0.174    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X34Y155        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9350, routed)        0.921    -0.752    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X34Y155        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[8]/C
                         clock pessimism              0.271    -0.481    
    SLICE_X34Y155        FDCE (Remov_fdce_C_CLR)     -0.067    -0.548    debuggerTop/vga_generator/r_x_reg[8]
  -------------------------------------------------------------------
                         required time                          0.548    
                         arrival time                           0.174    
  -------------------------------------------------------------------
                         slack                                  0.722    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  o_clk_5mhz_clk_wiz_0
  To Clock:  o_clk_5mhz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       86.037ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.131ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             86.037ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/r_video_buffer_reg[5]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 fall@92.574ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.708ns  (logic 0.668ns (11.702%)  route 5.040ns (88.298%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.350ns = ( 91.225 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.740ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        1.800    -0.740    debuggerTop/values/o_clk_5mhz
    SLICE_X34Y20         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y20         FDCE (Prop_fdce_C_Q)         0.518    -0.222 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=12, routed)          1.357     1.135    debuggerTop/values/w_nes_reset_n
    SLICE_X23Y22         LUT2 (Prop_lut2_I0_O)        0.150     1.285 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=294, routed)         3.684     4.968    debuggerTop/nes/ppu/r_data_reg[14]
    SLICE_X39Y28         FDCE                                         f  debuggerTop/nes/ppu/r_video_buffer_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        1.671    91.225    debuggerTop/nes/ppu/o_clk_5mhz
    SLICE_X39Y28         FDCE                                         r  debuggerTop/nes/ppu/r_video_buffer_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.568    91.793    
                         clock uncertainty           -0.183    91.610    
    SLICE_X39Y28         FDCE (Recov_fdce_C_CLR)     -0.604    91.006    debuggerTop/nes/ppu/r_video_buffer_reg[5]
  -------------------------------------------------------------------
                         required time                         91.006    
                         arrival time                          -4.968    
  -------------------------------------------------------------------
                         slack                                 86.037    

Slack (MET) :             86.037ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/r_video_buffer_reg[7]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 fall@92.574ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.708ns  (logic 0.668ns (11.702%)  route 5.040ns (88.298%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.350ns = ( 91.225 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.740ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        1.800    -0.740    debuggerTop/values/o_clk_5mhz
    SLICE_X34Y20         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y20         FDCE (Prop_fdce_C_Q)         0.518    -0.222 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=12, routed)          1.357     1.135    debuggerTop/values/w_nes_reset_n
    SLICE_X23Y22         LUT2 (Prop_lut2_I0_O)        0.150     1.285 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=294, routed)         3.684     4.968    debuggerTop/nes/ppu/r_data_reg[14]
    SLICE_X39Y28         FDCE                                         f  debuggerTop/nes/ppu/r_video_buffer_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        1.671    91.225    debuggerTop/nes/ppu/o_clk_5mhz
    SLICE_X39Y28         FDCE                                         r  debuggerTop/nes/ppu/r_video_buffer_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.568    91.793    
                         clock uncertainty           -0.183    91.610    
    SLICE_X39Y28         FDCE (Recov_fdce_C_CLR)     -0.604    91.006    debuggerTop/nes/ppu/r_video_buffer_reg[7]
  -------------------------------------------------------------------
                         required time                         91.006    
                         arrival time                          -4.968    
  -------------------------------------------------------------------
                         slack                                 86.037    

Slack (MET) :             86.132ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/backgroundShiftPatternTableHigh/r_data_reg[1]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 fall@92.574ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.605ns  (logic 0.668ns (11.917%)  route 4.937ns (88.083%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.358ns = ( 91.217 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.740ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        1.800    -0.740    debuggerTop/values/o_clk_5mhz
    SLICE_X34Y20         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y20         FDCE (Prop_fdce_C_Q)         0.518    -0.222 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=12, routed)          1.357     1.135    debuggerTop/values/w_nes_reset_n
    SLICE_X23Y22         LUT2 (Prop_lut2_I0_O)        0.150     1.285 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=294, routed)         3.581     4.866    debuggerTop/nes/ppu/backgroundShiftPatternTableHigh/r_data_reg[0]_1
    SLICE_X48Y26         FDCE                                         f  debuggerTop/nes/ppu/backgroundShiftPatternTableHigh/r_data_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        1.663    91.217    debuggerTop/nes/ppu/backgroundShiftPatternTableHigh/o_clk_5mhz
    SLICE_X48Y26         FDCE                                         r  debuggerTop/nes/ppu/backgroundShiftPatternTableHigh/r_data_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.568    91.785    
                         clock uncertainty           -0.183    91.602    
    SLICE_X48Y26         FDCE (Recov_fdce_C_CLR)     -0.604    90.998    debuggerTop/nes/ppu/backgroundShiftPatternTableHigh/r_data_reg[1]
  -------------------------------------------------------------------
                         required time                         90.998    
                         arrival time                          -4.866    
  -------------------------------------------------------------------
                         slack                                 86.132    

Slack (MET) :             86.132ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/backgroundShiftPatternTableHigh/r_data_reg[2]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 fall@92.574ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.605ns  (logic 0.668ns (11.917%)  route 4.937ns (88.083%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.358ns = ( 91.217 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.740ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        1.800    -0.740    debuggerTop/values/o_clk_5mhz
    SLICE_X34Y20         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y20         FDCE (Prop_fdce_C_Q)         0.518    -0.222 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=12, routed)          1.357     1.135    debuggerTop/values/w_nes_reset_n
    SLICE_X23Y22         LUT2 (Prop_lut2_I0_O)        0.150     1.285 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=294, routed)         3.581     4.866    debuggerTop/nes/ppu/backgroundShiftPatternTableHigh/r_data_reg[0]_1
    SLICE_X48Y26         FDCE                                         f  debuggerTop/nes/ppu/backgroundShiftPatternTableHigh/r_data_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        1.663    91.217    debuggerTop/nes/ppu/backgroundShiftPatternTableHigh/o_clk_5mhz
    SLICE_X48Y26         FDCE                                         r  debuggerTop/nes/ppu/backgroundShiftPatternTableHigh/r_data_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.568    91.785    
                         clock uncertainty           -0.183    91.602    
    SLICE_X48Y26         FDCE (Recov_fdce_C_CLR)     -0.604    90.998    debuggerTop/nes/ppu/backgroundShiftPatternTableHigh/r_data_reg[2]
  -------------------------------------------------------------------
                         required time                         90.998    
                         arrival time                          -4.866    
  -------------------------------------------------------------------
                         slack                                 86.132    

Slack (MET) :             86.132ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/backgroundShiftPatternTableLow/r_data_reg[0]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 fall@92.574ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.605ns  (logic 0.668ns (11.917%)  route 4.937ns (88.083%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.358ns = ( 91.217 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.740ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        1.800    -0.740    debuggerTop/values/o_clk_5mhz
    SLICE_X34Y20         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y20         FDCE (Prop_fdce_C_Q)         0.518    -0.222 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=12, routed)          1.357     1.135    debuggerTop/values/w_nes_reset_n
    SLICE_X23Y22         LUT2 (Prop_lut2_I0_O)        0.150     1.285 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=294, routed)         3.581     4.866    debuggerTop/nes/ppu/backgroundShiftPatternTableLow/r_data_reg[14]_0
    SLICE_X48Y26         FDCE                                         f  debuggerTop/nes/ppu/backgroundShiftPatternTableLow/r_data_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        1.663    91.217    debuggerTop/nes/ppu/backgroundShiftPatternTableLow/o_clk_5mhz
    SLICE_X48Y26         FDCE                                         r  debuggerTop/nes/ppu/backgroundShiftPatternTableLow/r_data_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.568    91.785    
                         clock uncertainty           -0.183    91.602    
    SLICE_X48Y26         FDCE (Recov_fdce_C_CLR)     -0.604    90.998    debuggerTop/nes/ppu/backgroundShiftPatternTableLow/r_data_reg[0]
  -------------------------------------------------------------------
                         required time                         90.998    
                         arrival time                          -4.866    
  -------------------------------------------------------------------
                         slack                                 86.132    

Slack (MET) :             86.132ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/backgroundShiftPatternTableLow/r_data_reg[1]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 fall@92.574ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.605ns  (logic 0.668ns (11.917%)  route 4.937ns (88.083%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.358ns = ( 91.217 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.740ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        1.800    -0.740    debuggerTop/values/o_clk_5mhz
    SLICE_X34Y20         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y20         FDCE (Prop_fdce_C_Q)         0.518    -0.222 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=12, routed)          1.357     1.135    debuggerTop/values/w_nes_reset_n
    SLICE_X23Y22         LUT2 (Prop_lut2_I0_O)        0.150     1.285 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=294, routed)         3.581     4.866    debuggerTop/nes/ppu/backgroundShiftPatternTableLow/r_data_reg[14]_0
    SLICE_X48Y26         FDCE                                         f  debuggerTop/nes/ppu/backgroundShiftPatternTableLow/r_data_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        1.663    91.217    debuggerTop/nes/ppu/backgroundShiftPatternTableLow/o_clk_5mhz
    SLICE_X48Y26         FDCE                                         r  debuggerTop/nes/ppu/backgroundShiftPatternTableLow/r_data_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.568    91.785    
                         clock uncertainty           -0.183    91.602    
    SLICE_X48Y26         FDCE (Recov_fdce_C_CLR)     -0.604    90.998    debuggerTop/nes/ppu/backgroundShiftPatternTableLow/r_data_reg[1]
  -------------------------------------------------------------------
                         required time                         90.998    
                         arrival time                          -4.866    
  -------------------------------------------------------------------
                         slack                                 86.132    

Slack (MET) :             86.136ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/backgroundShiftPatternTableHigh/r_data_reg[3]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 fall@92.574ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.601ns  (logic 0.668ns (11.926%)  route 4.933ns (88.074%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.358ns = ( 91.217 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.740ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        1.800    -0.740    debuggerTop/values/o_clk_5mhz
    SLICE_X34Y20         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y20         FDCE (Prop_fdce_C_Q)         0.518    -0.222 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=12, routed)          1.357     1.135    debuggerTop/values/w_nes_reset_n
    SLICE_X23Y22         LUT2 (Prop_lut2_I0_O)        0.150     1.285 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=294, routed)         3.577     4.861    debuggerTop/nes/ppu/backgroundShiftPatternTableHigh/r_data_reg[0]_1
    SLICE_X49Y26         FDCE                                         f  debuggerTop/nes/ppu/backgroundShiftPatternTableHigh/r_data_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        1.663    91.217    debuggerTop/nes/ppu/backgroundShiftPatternTableHigh/o_clk_5mhz
    SLICE_X49Y26         FDCE                                         r  debuggerTop/nes/ppu/backgroundShiftPatternTableHigh/r_data_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.568    91.785    
                         clock uncertainty           -0.183    91.602    
    SLICE_X49Y26         FDCE (Recov_fdce_C_CLR)     -0.604    90.998    debuggerTop/nes/ppu/backgroundShiftPatternTableHigh/r_data_reg[3]
  -------------------------------------------------------------------
                         required time                         90.998    
                         arrival time                          -4.861    
  -------------------------------------------------------------------
                         slack                                 86.136    

Slack (MET) :             86.136ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/backgroundShiftPatternTableHigh/r_data_reg[5]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 fall@92.574ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.601ns  (logic 0.668ns (11.926%)  route 4.933ns (88.074%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.358ns = ( 91.217 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.740ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        1.800    -0.740    debuggerTop/values/o_clk_5mhz
    SLICE_X34Y20         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y20         FDCE (Prop_fdce_C_Q)         0.518    -0.222 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=12, routed)          1.357     1.135    debuggerTop/values/w_nes_reset_n
    SLICE_X23Y22         LUT2 (Prop_lut2_I0_O)        0.150     1.285 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=294, routed)         3.577     4.861    debuggerTop/nes/ppu/backgroundShiftPatternTableHigh/r_data_reg[0]_1
    SLICE_X49Y26         FDCE                                         f  debuggerTop/nes/ppu/backgroundShiftPatternTableHigh/r_data_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        1.663    91.217    debuggerTop/nes/ppu/backgroundShiftPatternTableHigh/o_clk_5mhz
    SLICE_X49Y26         FDCE                                         r  debuggerTop/nes/ppu/backgroundShiftPatternTableHigh/r_data_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.568    91.785    
                         clock uncertainty           -0.183    91.602    
    SLICE_X49Y26         FDCE (Recov_fdce_C_CLR)     -0.604    90.998    debuggerTop/nes/ppu/backgroundShiftPatternTableHigh/r_data_reg[5]
  -------------------------------------------------------------------
                         required time                         90.998    
                         arrival time                          -4.861    
  -------------------------------------------------------------------
                         slack                                 86.136    

Slack (MET) :             86.136ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/backgroundShiftPatternTableLow/r_data_reg[2]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 fall@92.574ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.601ns  (logic 0.668ns (11.926%)  route 4.933ns (88.074%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.358ns = ( 91.217 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.740ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        1.800    -0.740    debuggerTop/values/o_clk_5mhz
    SLICE_X34Y20         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y20         FDCE (Prop_fdce_C_Q)         0.518    -0.222 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=12, routed)          1.357     1.135    debuggerTop/values/w_nes_reset_n
    SLICE_X23Y22         LUT2 (Prop_lut2_I0_O)        0.150     1.285 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=294, routed)         3.577     4.861    debuggerTop/nes/ppu/backgroundShiftPatternTableLow/r_data_reg[14]_0
    SLICE_X49Y26         FDCE                                         f  debuggerTop/nes/ppu/backgroundShiftPatternTableLow/r_data_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        1.663    91.217    debuggerTop/nes/ppu/backgroundShiftPatternTableLow/o_clk_5mhz
    SLICE_X49Y26         FDCE                                         r  debuggerTop/nes/ppu/backgroundShiftPatternTableLow/r_data_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.568    91.785    
                         clock uncertainty           -0.183    91.602    
    SLICE_X49Y26         FDCE (Recov_fdce_C_CLR)     -0.604    90.998    debuggerTop/nes/ppu/backgroundShiftPatternTableLow/r_data_reg[2]
  -------------------------------------------------------------------
                         required time                         90.998    
                         arrival time                          -4.861    
  -------------------------------------------------------------------
                         slack                                 86.136    

Slack (MET) :             86.136ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/backgroundShiftPatternTableLow/r_data_reg[3]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 fall@92.574ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.601ns  (logic 0.668ns (11.926%)  route 4.933ns (88.074%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.358ns = ( 91.217 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.740ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        1.800    -0.740    debuggerTop/values/o_clk_5mhz
    SLICE_X34Y20         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y20         FDCE (Prop_fdce_C_Q)         0.518    -0.222 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=12, routed)          1.357     1.135    debuggerTop/values/w_nes_reset_n
    SLICE_X23Y22         LUT2 (Prop_lut2_I0_O)        0.150     1.285 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=294, routed)         3.577     4.861    debuggerTop/nes/ppu/backgroundShiftPatternTableLow/r_data_reg[14]_0
    SLICE_X49Y26         FDCE                                         f  debuggerTop/nes/ppu/backgroundShiftPatternTableLow/r_data_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        1.663    91.217    debuggerTop/nes/ppu/backgroundShiftPatternTableLow/o_clk_5mhz
    SLICE_X49Y26         FDCE                                         r  debuggerTop/nes/ppu/backgroundShiftPatternTableLow/r_data_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.568    91.785    
                         clock uncertainty           -0.183    91.602    
    SLICE_X49Y26         FDCE (Recov_fdce_C_CLR)     -0.604    90.998    debuggerTop/nes/ppu/backgroundShiftPatternTableLow/r_data_reg[3]
  -------------------------------------------------------------------
                         required time                         90.998    
                         arrival time                          -4.861    
  -------------------------------------------------------------------
                         slack                                 86.136    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.131ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[6]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.022ns  (logic 0.206ns (20.150%)  route 0.816ns (79.850%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        0.628    -0.536    debuggerTop/values/o_clk_5mhz
    SLICE_X34Y20         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y20         FDCE (Prop_fdce_C_Q)         0.164    -0.372 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=12, routed)          0.519     0.147    debuggerTop/values/w_nes_reset_n
    SLICE_X23Y22         LUT2 (Prop_lut2_I0_O)        0.042     0.189 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=294, routed)         0.298     0.487    debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[0]_0
    SLICE_X27Y12         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        0.911    -0.762    debuggerTop/nes/cpu2A03/cpu6502/alu/o_clk_5mhz
    SLICE_X27Y12         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[6]/C
                         clock pessimism              0.272    -0.491    
    SLICE_X27Y12         FDCE (Remov_fdce_C_CLR)     -0.154    -0.645    debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[6]
  -------------------------------------------------------------------
                         required time                          0.645    
                         arrival time                           0.487    
  -------------------------------------------------------------------
                         slack                                  1.131    

Slack (MET) :             1.136ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/alu/r_acr_out_reg/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.027ns  (logic 0.206ns (20.064%)  route 0.821ns (79.936%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        0.628    -0.536    debuggerTop/values/o_clk_5mhz
    SLICE_X34Y20         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y20         FDCE (Prop_fdce_C_Q)         0.164    -0.372 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=12, routed)          0.519     0.147    debuggerTop/values/w_nes_reset_n
    SLICE_X23Y22         LUT2 (Prop_lut2_I0_O)        0.042     0.189 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=294, routed)         0.302     0.491    debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[0]_0
    SLICE_X26Y12         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/alu/r_acr_out_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        0.911    -0.762    debuggerTop/nes/cpu2A03/cpu6502/alu/o_clk_5mhz
    SLICE_X26Y12         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/alu/r_acr_out_reg/C
                         clock pessimism              0.272    -0.491    
    SLICE_X26Y12         FDCE (Remov_fdce_C_CLR)     -0.154    -0.645    debuggerTop/nes/cpu2A03/cpu6502/alu/r_acr_out_reg
  -------------------------------------------------------------------
                         required time                          0.645    
                         arrival time                           0.491    
  -------------------------------------------------------------------
                         slack                                  1.136    

Slack (MET) :             1.136ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[7]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.027ns  (logic 0.206ns (20.064%)  route 0.821ns (79.936%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        0.628    -0.536    debuggerTop/values/o_clk_5mhz
    SLICE_X34Y20         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y20         FDCE (Prop_fdce_C_Q)         0.164    -0.372 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=12, routed)          0.519     0.147    debuggerTop/values/w_nes_reset_n
    SLICE_X23Y22         LUT2 (Prop_lut2_I0_O)        0.042     0.189 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=294, routed)         0.302     0.491    debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[0]_0
    SLICE_X26Y12         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        0.911    -0.762    debuggerTop/nes/cpu2A03/cpu6502/alu/o_clk_5mhz
    SLICE_X26Y12         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[7]/C
                         clock pessimism              0.272    -0.491    
    SLICE_X26Y12         FDCE (Remov_fdce_C_CLR)     -0.154    -0.645    debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[7]
  -------------------------------------------------------------------
                         required time                          0.645    
                         arrival time                           0.491    
  -------------------------------------------------------------------
                         slack                                  1.136    

Slack (MET) :             1.136ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/alu/r_avr_out_reg/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.027ns  (logic 0.206ns (20.064%)  route 0.821ns (79.936%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        0.628    -0.536    debuggerTop/values/o_clk_5mhz
    SLICE_X34Y20         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y20         FDCE (Prop_fdce_C_Q)         0.164    -0.372 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=12, routed)          0.519     0.147    debuggerTop/values/w_nes_reset_n
    SLICE_X23Y22         LUT2 (Prop_lut2_I0_O)        0.042     0.189 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=294, routed)         0.302     0.491    debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[0]_0
    SLICE_X26Y12         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/alu/r_avr_out_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        0.911    -0.762    debuggerTop/nes/cpu2A03/cpu6502/alu/o_clk_5mhz
    SLICE_X26Y12         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/alu/r_avr_out_reg/C
                         clock pessimism              0.272    -0.491    
    SLICE_X26Y12         FDCE (Remov_fdce_C_CLR)     -0.154    -0.645    debuggerTop/nes/cpu2A03/cpu6502/alu/r_avr_out_reg
  -------------------------------------------------------------------
                         required time                          0.645    
                         arrival time                           0.491    
  -------------------------------------------------------------------
                         slack                                  1.136    

Slack (MET) :             1.256ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/dor/r_tristate_enable_reg/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.139ns  (logic 0.206ns (18.082%)  route 0.933ns (81.918%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.770ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        0.628    -0.536    debuggerTop/values/o_clk_5mhz
    SLICE_X34Y20         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y20         FDCE (Prop_fdce_C_Q)         0.164    -0.372 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=12, routed)          0.519     0.147    debuggerTop/values/w_nes_reset_n
    SLICE_X23Y22         LUT2 (Prop_lut2_I0_O)        0.042     0.189 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=294, routed)         0.415     0.604    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[0]_0
    SLICE_X31Y18         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_tristate_enable_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        0.903    -0.770    debuggerTop/nes/cpu2A03/cpu6502/dor/o_clk_5mhz
    SLICE_X31Y18         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_tristate_enable_reg/C
                         clock pessimism              0.272    -0.499    
    SLICE_X31Y18         FDCE (Remov_fdce_C_CLR)     -0.154    -0.653    debuggerTop/nes/cpu2A03/cpu6502/dor/r_tristate_enable_reg
  -------------------------------------------------------------------
                         required time                          0.653    
                         arrival time                           0.604    
  -------------------------------------------------------------------
                         slack                                  1.256    

Slack (MET) :             1.318ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[0]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.211ns  (logic 0.206ns (17.005%)  route 1.005ns (82.995%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        0.628    -0.536    debuggerTop/values/o_clk_5mhz
    SLICE_X34Y20         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y20         FDCE (Prop_fdce_C_Q)         0.164    -0.372 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=12, routed)          0.519     0.147    debuggerTop/values/w_nes_reset_n
    SLICE_X23Y22         LUT2 (Prop_lut2_I0_O)        0.042     0.189 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=294, routed)         0.487     0.676    debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[0]_0
    SLICE_X27Y10         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        0.913    -0.760    debuggerTop/nes/cpu2A03/cpu6502/alu/o_clk_5mhz
    SLICE_X27Y10         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[0]/C
                         clock pessimism              0.272    -0.489    
    SLICE_X27Y10         FDCE (Remov_fdce_C_CLR)     -0.154    -0.643    debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[0]
  -------------------------------------------------------------------
                         required time                          0.643    
                         arrival time                           0.676    
  -------------------------------------------------------------------
                         slack                                  1.318    

Slack (MET) :             1.343ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[0]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.230ns  (logic 0.206ns (16.754%)  route 1.024ns (83.246%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        0.628    -0.536    debuggerTop/values/o_clk_5mhz
    SLICE_X34Y20         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y20         FDCE (Prop_fdce_C_Q)         0.164    -0.372 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=12, routed)          0.519     0.147    debuggerTop/values/w_nes_reset_n
    SLICE_X23Y22         LUT2 (Prop_lut2_I0_O)        0.042     0.189 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=294, routed)         0.505     0.694    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[0]_0
    SLICE_X28Y15         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        0.907    -0.766    debuggerTop/nes/cpu2A03/cpu6502/dor/o_clk_5mhz
    SLICE_X28Y15         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[0]/C
                         clock pessimism              0.272    -0.495    
    SLICE_X28Y15         FDCE (Remov_fdce_C_CLR)     -0.154    -0.649    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[0]
  -------------------------------------------------------------------
                         required time                          0.649    
                         arrival time                           0.694    
  -------------------------------------------------------------------
                         slack                                  1.343    

Slack (MET) :             1.408ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[3]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.296ns  (logic 0.206ns (15.898%)  route 1.090ns (84.102%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        0.628    -0.536    debuggerTop/values/o_clk_5mhz
    SLICE_X34Y20         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y20         FDCE (Prop_fdce_C_Q)         0.164    -0.372 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=12, routed)          0.519     0.147    debuggerTop/values/w_nes_reset_n
    SLICE_X23Y22         LUT2 (Prop_lut2_I0_O)        0.042     0.189 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=294, routed)         0.571     0.760    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[7]_1
    SLICE_X28Y14         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        0.908    -0.765    debuggerTop/nes/cpu2A03/cpu6502/abl/o_clk_5mhz
    SLICE_X28Y14         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[3]/C
                         clock pessimism              0.272    -0.494    
    SLICE_X28Y14         FDCE (Remov_fdce_C_CLR)     -0.154    -0.648    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[3]
  -------------------------------------------------------------------
                         required time                          0.648    
                         arrival time                           0.760    
  -------------------------------------------------------------------
                         slack                                  1.408    

Slack (MET) :             1.408ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[7]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.296ns  (logic 0.206ns (15.898%)  route 1.090ns (84.102%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        0.628    -0.536    debuggerTop/values/o_clk_5mhz
    SLICE_X34Y20         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y20         FDCE (Prop_fdce_C_Q)         0.164    -0.372 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=12, routed)          0.519     0.147    debuggerTop/values/w_nes_reset_n
    SLICE_X23Y22         LUT2 (Prop_lut2_I0_O)        0.042     0.189 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=294, routed)         0.571     0.760    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[7]_1
    SLICE_X28Y14         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        0.908    -0.765    debuggerTop/nes/cpu2A03/cpu6502/abl/o_clk_5mhz
    SLICE_X28Y14         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[7]/C
                         clock pessimism              0.272    -0.494    
    SLICE_X28Y14         FDCE (Remov_fdce_C_CLR)     -0.154    -0.648    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[7]
  -------------------------------------------------------------------
                         required time                          0.648    
                         arrival time                           0.760    
  -------------------------------------------------------------------
                         slack                                  1.408    

Slack (MET) :             1.494ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[1]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.382ns  (logic 0.206ns (14.902%)  route 1.176ns (85.098%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        0.628    -0.536    debuggerTop/values/o_clk_5mhz
    SLICE_X34Y20         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y20         FDCE (Prop_fdce_C_Q)         0.164    -0.372 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=12, routed)          0.519     0.147    debuggerTop/values/w_nes_reset_n
    SLICE_X23Y22         LUT2 (Prop_lut2_I0_O)        0.042     0.189 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=294, routed)         0.658     0.847    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[7]_1
    SLICE_X29Y13         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        0.908    -0.765    debuggerTop/nes/cpu2A03/cpu6502/abl/o_clk_5mhz
    SLICE_X29Y13         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[1]/C
                         clock pessimism              0.272    -0.494    
    SLICE_X29Y13         FDCE (Remov_fdce_C_CLR)     -0.154    -0.648    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[1]
  -------------------------------------------------------------------
                         required time                          0.648    
                         arrival time                           0.847    
  -------------------------------------------------------------------
                         slack                                  1.494    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  o_clk_5mhz_clk_wiz_0_1
  To Clock:  o_clk_5mhz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       86.037ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.948ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             86.037ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/r_video_buffer_reg[5]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 fall@92.574ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.708ns  (logic 0.668ns (11.702%)  route 5.040ns (88.298%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.350ns = ( 91.225 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.740ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        1.800    -0.740    debuggerTop/values/o_clk_5mhz
    SLICE_X34Y20         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y20         FDCE (Prop_fdce_C_Q)         0.518    -0.222 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=12, routed)          1.357     1.135    debuggerTop/values/w_nes_reset_n
    SLICE_X23Y22         LUT2 (Prop_lut2_I0_O)        0.150     1.285 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=294, routed)         3.684     4.968    debuggerTop/nes/ppu/r_data_reg[14]
    SLICE_X39Y28         FDCE                                         f  debuggerTop/nes/ppu/r_video_buffer_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        1.671    91.225    debuggerTop/nes/ppu/o_clk_5mhz
    SLICE_X39Y28         FDCE                                         r  debuggerTop/nes/ppu/r_video_buffer_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.568    91.793    
                         clock uncertainty           -0.183    91.610    
    SLICE_X39Y28         FDCE (Recov_fdce_C_CLR)     -0.604    91.006    debuggerTop/nes/ppu/r_video_buffer_reg[5]
  -------------------------------------------------------------------
                         required time                         91.006    
                         arrival time                          -4.968    
  -------------------------------------------------------------------
                         slack                                 86.037    

Slack (MET) :             86.037ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/r_video_buffer_reg[7]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 fall@92.574ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.708ns  (logic 0.668ns (11.702%)  route 5.040ns (88.298%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.350ns = ( 91.225 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.740ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        1.800    -0.740    debuggerTop/values/o_clk_5mhz
    SLICE_X34Y20         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y20         FDCE (Prop_fdce_C_Q)         0.518    -0.222 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=12, routed)          1.357     1.135    debuggerTop/values/w_nes_reset_n
    SLICE_X23Y22         LUT2 (Prop_lut2_I0_O)        0.150     1.285 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=294, routed)         3.684     4.968    debuggerTop/nes/ppu/r_data_reg[14]
    SLICE_X39Y28         FDCE                                         f  debuggerTop/nes/ppu/r_video_buffer_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        1.671    91.225    debuggerTop/nes/ppu/o_clk_5mhz
    SLICE_X39Y28         FDCE                                         r  debuggerTop/nes/ppu/r_video_buffer_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.568    91.793    
                         clock uncertainty           -0.183    91.610    
    SLICE_X39Y28         FDCE (Recov_fdce_C_CLR)     -0.604    91.006    debuggerTop/nes/ppu/r_video_buffer_reg[7]
  -------------------------------------------------------------------
                         required time                         91.006    
                         arrival time                          -4.968    
  -------------------------------------------------------------------
                         slack                                 86.037    

Slack (MET) :             86.132ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/backgroundShiftPatternTableHigh/r_data_reg[1]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 fall@92.574ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.605ns  (logic 0.668ns (11.917%)  route 4.937ns (88.083%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.358ns = ( 91.217 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.740ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        1.800    -0.740    debuggerTop/values/o_clk_5mhz
    SLICE_X34Y20         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y20         FDCE (Prop_fdce_C_Q)         0.518    -0.222 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=12, routed)          1.357     1.135    debuggerTop/values/w_nes_reset_n
    SLICE_X23Y22         LUT2 (Prop_lut2_I0_O)        0.150     1.285 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=294, routed)         3.581     4.866    debuggerTop/nes/ppu/backgroundShiftPatternTableHigh/r_data_reg[0]_1
    SLICE_X48Y26         FDCE                                         f  debuggerTop/nes/ppu/backgroundShiftPatternTableHigh/r_data_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        1.663    91.217    debuggerTop/nes/ppu/backgroundShiftPatternTableHigh/o_clk_5mhz
    SLICE_X48Y26         FDCE                                         r  debuggerTop/nes/ppu/backgroundShiftPatternTableHigh/r_data_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.568    91.785    
                         clock uncertainty           -0.183    91.602    
    SLICE_X48Y26         FDCE (Recov_fdce_C_CLR)     -0.604    90.998    debuggerTop/nes/ppu/backgroundShiftPatternTableHigh/r_data_reg[1]
  -------------------------------------------------------------------
                         required time                         90.998    
                         arrival time                          -4.866    
  -------------------------------------------------------------------
                         slack                                 86.132    

Slack (MET) :             86.132ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/backgroundShiftPatternTableHigh/r_data_reg[2]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 fall@92.574ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.605ns  (logic 0.668ns (11.917%)  route 4.937ns (88.083%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.358ns = ( 91.217 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.740ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        1.800    -0.740    debuggerTop/values/o_clk_5mhz
    SLICE_X34Y20         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y20         FDCE (Prop_fdce_C_Q)         0.518    -0.222 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=12, routed)          1.357     1.135    debuggerTop/values/w_nes_reset_n
    SLICE_X23Y22         LUT2 (Prop_lut2_I0_O)        0.150     1.285 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=294, routed)         3.581     4.866    debuggerTop/nes/ppu/backgroundShiftPatternTableHigh/r_data_reg[0]_1
    SLICE_X48Y26         FDCE                                         f  debuggerTop/nes/ppu/backgroundShiftPatternTableHigh/r_data_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        1.663    91.217    debuggerTop/nes/ppu/backgroundShiftPatternTableHigh/o_clk_5mhz
    SLICE_X48Y26         FDCE                                         r  debuggerTop/nes/ppu/backgroundShiftPatternTableHigh/r_data_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.568    91.785    
                         clock uncertainty           -0.183    91.602    
    SLICE_X48Y26         FDCE (Recov_fdce_C_CLR)     -0.604    90.998    debuggerTop/nes/ppu/backgroundShiftPatternTableHigh/r_data_reg[2]
  -------------------------------------------------------------------
                         required time                         90.998    
                         arrival time                          -4.866    
  -------------------------------------------------------------------
                         slack                                 86.132    

Slack (MET) :             86.132ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/backgroundShiftPatternTableLow/r_data_reg[0]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 fall@92.574ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.605ns  (logic 0.668ns (11.917%)  route 4.937ns (88.083%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.358ns = ( 91.217 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.740ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        1.800    -0.740    debuggerTop/values/o_clk_5mhz
    SLICE_X34Y20         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y20         FDCE (Prop_fdce_C_Q)         0.518    -0.222 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=12, routed)          1.357     1.135    debuggerTop/values/w_nes_reset_n
    SLICE_X23Y22         LUT2 (Prop_lut2_I0_O)        0.150     1.285 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=294, routed)         3.581     4.866    debuggerTop/nes/ppu/backgroundShiftPatternTableLow/r_data_reg[14]_0
    SLICE_X48Y26         FDCE                                         f  debuggerTop/nes/ppu/backgroundShiftPatternTableLow/r_data_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        1.663    91.217    debuggerTop/nes/ppu/backgroundShiftPatternTableLow/o_clk_5mhz
    SLICE_X48Y26         FDCE                                         r  debuggerTop/nes/ppu/backgroundShiftPatternTableLow/r_data_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.568    91.785    
                         clock uncertainty           -0.183    91.602    
    SLICE_X48Y26         FDCE (Recov_fdce_C_CLR)     -0.604    90.998    debuggerTop/nes/ppu/backgroundShiftPatternTableLow/r_data_reg[0]
  -------------------------------------------------------------------
                         required time                         90.998    
                         arrival time                          -4.866    
  -------------------------------------------------------------------
                         slack                                 86.132    

Slack (MET) :             86.132ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/backgroundShiftPatternTableLow/r_data_reg[1]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 fall@92.574ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.605ns  (logic 0.668ns (11.917%)  route 4.937ns (88.083%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.358ns = ( 91.217 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.740ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        1.800    -0.740    debuggerTop/values/o_clk_5mhz
    SLICE_X34Y20         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y20         FDCE (Prop_fdce_C_Q)         0.518    -0.222 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=12, routed)          1.357     1.135    debuggerTop/values/w_nes_reset_n
    SLICE_X23Y22         LUT2 (Prop_lut2_I0_O)        0.150     1.285 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=294, routed)         3.581     4.866    debuggerTop/nes/ppu/backgroundShiftPatternTableLow/r_data_reg[14]_0
    SLICE_X48Y26         FDCE                                         f  debuggerTop/nes/ppu/backgroundShiftPatternTableLow/r_data_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        1.663    91.217    debuggerTop/nes/ppu/backgroundShiftPatternTableLow/o_clk_5mhz
    SLICE_X48Y26         FDCE                                         r  debuggerTop/nes/ppu/backgroundShiftPatternTableLow/r_data_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.568    91.785    
                         clock uncertainty           -0.183    91.602    
    SLICE_X48Y26         FDCE (Recov_fdce_C_CLR)     -0.604    90.998    debuggerTop/nes/ppu/backgroundShiftPatternTableLow/r_data_reg[1]
  -------------------------------------------------------------------
                         required time                         90.998    
                         arrival time                          -4.866    
  -------------------------------------------------------------------
                         slack                                 86.132    

Slack (MET) :             86.136ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/backgroundShiftPatternTableHigh/r_data_reg[3]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 fall@92.574ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.601ns  (logic 0.668ns (11.926%)  route 4.933ns (88.074%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.358ns = ( 91.217 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.740ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        1.800    -0.740    debuggerTop/values/o_clk_5mhz
    SLICE_X34Y20         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y20         FDCE (Prop_fdce_C_Q)         0.518    -0.222 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=12, routed)          1.357     1.135    debuggerTop/values/w_nes_reset_n
    SLICE_X23Y22         LUT2 (Prop_lut2_I0_O)        0.150     1.285 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=294, routed)         3.577     4.861    debuggerTop/nes/ppu/backgroundShiftPatternTableHigh/r_data_reg[0]_1
    SLICE_X49Y26         FDCE                                         f  debuggerTop/nes/ppu/backgroundShiftPatternTableHigh/r_data_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        1.663    91.217    debuggerTop/nes/ppu/backgroundShiftPatternTableHigh/o_clk_5mhz
    SLICE_X49Y26         FDCE                                         r  debuggerTop/nes/ppu/backgroundShiftPatternTableHigh/r_data_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.568    91.785    
                         clock uncertainty           -0.183    91.602    
    SLICE_X49Y26         FDCE (Recov_fdce_C_CLR)     -0.604    90.998    debuggerTop/nes/ppu/backgroundShiftPatternTableHigh/r_data_reg[3]
  -------------------------------------------------------------------
                         required time                         90.998    
                         arrival time                          -4.861    
  -------------------------------------------------------------------
                         slack                                 86.136    

Slack (MET) :             86.136ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/backgroundShiftPatternTableHigh/r_data_reg[5]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 fall@92.574ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.601ns  (logic 0.668ns (11.926%)  route 4.933ns (88.074%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.358ns = ( 91.217 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.740ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        1.800    -0.740    debuggerTop/values/o_clk_5mhz
    SLICE_X34Y20         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y20         FDCE (Prop_fdce_C_Q)         0.518    -0.222 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=12, routed)          1.357     1.135    debuggerTop/values/w_nes_reset_n
    SLICE_X23Y22         LUT2 (Prop_lut2_I0_O)        0.150     1.285 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=294, routed)         3.577     4.861    debuggerTop/nes/ppu/backgroundShiftPatternTableHigh/r_data_reg[0]_1
    SLICE_X49Y26         FDCE                                         f  debuggerTop/nes/ppu/backgroundShiftPatternTableHigh/r_data_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        1.663    91.217    debuggerTop/nes/ppu/backgroundShiftPatternTableHigh/o_clk_5mhz
    SLICE_X49Y26         FDCE                                         r  debuggerTop/nes/ppu/backgroundShiftPatternTableHigh/r_data_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.568    91.785    
                         clock uncertainty           -0.183    91.602    
    SLICE_X49Y26         FDCE (Recov_fdce_C_CLR)     -0.604    90.998    debuggerTop/nes/ppu/backgroundShiftPatternTableHigh/r_data_reg[5]
  -------------------------------------------------------------------
                         required time                         90.998    
                         arrival time                          -4.861    
  -------------------------------------------------------------------
                         slack                                 86.136    

Slack (MET) :             86.136ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/backgroundShiftPatternTableLow/r_data_reg[2]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 fall@92.574ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.601ns  (logic 0.668ns (11.926%)  route 4.933ns (88.074%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.358ns = ( 91.217 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.740ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        1.800    -0.740    debuggerTop/values/o_clk_5mhz
    SLICE_X34Y20         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y20         FDCE (Prop_fdce_C_Q)         0.518    -0.222 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=12, routed)          1.357     1.135    debuggerTop/values/w_nes_reset_n
    SLICE_X23Y22         LUT2 (Prop_lut2_I0_O)        0.150     1.285 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=294, routed)         3.577     4.861    debuggerTop/nes/ppu/backgroundShiftPatternTableLow/r_data_reg[14]_0
    SLICE_X49Y26         FDCE                                         f  debuggerTop/nes/ppu/backgroundShiftPatternTableLow/r_data_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        1.663    91.217    debuggerTop/nes/ppu/backgroundShiftPatternTableLow/o_clk_5mhz
    SLICE_X49Y26         FDCE                                         r  debuggerTop/nes/ppu/backgroundShiftPatternTableLow/r_data_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.568    91.785    
                         clock uncertainty           -0.183    91.602    
    SLICE_X49Y26         FDCE (Recov_fdce_C_CLR)     -0.604    90.998    debuggerTop/nes/ppu/backgroundShiftPatternTableLow/r_data_reg[2]
  -------------------------------------------------------------------
                         required time                         90.998    
                         arrival time                          -4.861    
  -------------------------------------------------------------------
                         slack                                 86.136    

Slack (MET) :             86.136ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/backgroundShiftPatternTableLow/r_data_reg[3]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 fall@92.574ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.601ns  (logic 0.668ns (11.926%)  route 4.933ns (88.074%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.358ns = ( 91.217 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.740ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        1.800    -0.740    debuggerTop/values/o_clk_5mhz
    SLICE_X34Y20         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y20         FDCE (Prop_fdce_C_Q)         0.518    -0.222 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=12, routed)          1.357     1.135    debuggerTop/values/w_nes_reset_n
    SLICE_X23Y22         LUT2 (Prop_lut2_I0_O)        0.150     1.285 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=294, routed)         3.577     4.861    debuggerTop/nes/ppu/backgroundShiftPatternTableLow/r_data_reg[14]_0
    SLICE_X49Y26         FDCE                                         f  debuggerTop/nes/ppu/backgroundShiftPatternTableLow/r_data_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        1.663    91.217    debuggerTop/nes/ppu/backgroundShiftPatternTableLow/o_clk_5mhz
    SLICE_X49Y26         FDCE                                         r  debuggerTop/nes/ppu/backgroundShiftPatternTableLow/r_data_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.568    91.785    
                         clock uncertainty           -0.183    91.602    
    SLICE_X49Y26         FDCE (Recov_fdce_C_CLR)     -0.604    90.998    debuggerTop/nes/ppu/backgroundShiftPatternTableLow/r_data_reg[3]
  -------------------------------------------------------------------
                         required time                         90.998    
                         arrival time                          -4.861    
  -------------------------------------------------------------------
                         slack                                 86.136    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.948ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[6]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.022ns  (logic 0.206ns (20.150%)  route 0.816ns (79.850%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        0.628    -0.536    debuggerTop/values/o_clk_5mhz
    SLICE_X34Y20         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y20         FDCE (Prop_fdce_C_Q)         0.164    -0.372 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=12, routed)          0.519     0.147    debuggerTop/values/w_nes_reset_n
    SLICE_X23Y22         LUT2 (Prop_lut2_I0_O)        0.042     0.189 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=294, routed)         0.298     0.487    debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[0]_0
    SLICE_X27Y12         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        0.911    -0.762    debuggerTop/nes/cpu2A03/cpu6502/alu/o_clk_5mhz
    SLICE_X27Y12         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[6]/C
                         clock pessimism              0.272    -0.491    
                         clock uncertainty            0.183    -0.308    
    SLICE_X27Y12         FDCE (Remov_fdce_C_CLR)     -0.154    -0.462    debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[6]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                           0.487    
  -------------------------------------------------------------------
                         slack                                  0.948    

Slack (MET) :             0.953ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/alu/r_acr_out_reg/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.027ns  (logic 0.206ns (20.064%)  route 0.821ns (79.936%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        0.628    -0.536    debuggerTop/values/o_clk_5mhz
    SLICE_X34Y20         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y20         FDCE (Prop_fdce_C_Q)         0.164    -0.372 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=12, routed)          0.519     0.147    debuggerTop/values/w_nes_reset_n
    SLICE_X23Y22         LUT2 (Prop_lut2_I0_O)        0.042     0.189 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=294, routed)         0.302     0.491    debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[0]_0
    SLICE_X26Y12         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/alu/r_acr_out_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        0.911    -0.762    debuggerTop/nes/cpu2A03/cpu6502/alu/o_clk_5mhz
    SLICE_X26Y12         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/alu/r_acr_out_reg/C
                         clock pessimism              0.272    -0.491    
                         clock uncertainty            0.183    -0.308    
    SLICE_X26Y12         FDCE (Remov_fdce_C_CLR)     -0.154    -0.462    debuggerTop/nes/cpu2A03/cpu6502/alu/r_acr_out_reg
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                           0.491    
  -------------------------------------------------------------------
                         slack                                  0.953    

Slack (MET) :             0.953ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[7]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.027ns  (logic 0.206ns (20.064%)  route 0.821ns (79.936%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        0.628    -0.536    debuggerTop/values/o_clk_5mhz
    SLICE_X34Y20         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y20         FDCE (Prop_fdce_C_Q)         0.164    -0.372 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=12, routed)          0.519     0.147    debuggerTop/values/w_nes_reset_n
    SLICE_X23Y22         LUT2 (Prop_lut2_I0_O)        0.042     0.189 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=294, routed)         0.302     0.491    debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[0]_0
    SLICE_X26Y12         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        0.911    -0.762    debuggerTop/nes/cpu2A03/cpu6502/alu/o_clk_5mhz
    SLICE_X26Y12         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[7]/C
                         clock pessimism              0.272    -0.491    
                         clock uncertainty            0.183    -0.308    
    SLICE_X26Y12         FDCE (Remov_fdce_C_CLR)     -0.154    -0.462    debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[7]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                           0.491    
  -------------------------------------------------------------------
                         slack                                  0.953    

Slack (MET) :             0.953ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/alu/r_avr_out_reg/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.027ns  (logic 0.206ns (20.064%)  route 0.821ns (79.936%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        0.628    -0.536    debuggerTop/values/o_clk_5mhz
    SLICE_X34Y20         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y20         FDCE (Prop_fdce_C_Q)         0.164    -0.372 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=12, routed)          0.519     0.147    debuggerTop/values/w_nes_reset_n
    SLICE_X23Y22         LUT2 (Prop_lut2_I0_O)        0.042     0.189 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=294, routed)         0.302     0.491    debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[0]_0
    SLICE_X26Y12         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/alu/r_avr_out_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        0.911    -0.762    debuggerTop/nes/cpu2A03/cpu6502/alu/o_clk_5mhz
    SLICE_X26Y12         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/alu/r_avr_out_reg/C
                         clock pessimism              0.272    -0.491    
                         clock uncertainty            0.183    -0.308    
    SLICE_X26Y12         FDCE (Remov_fdce_C_CLR)     -0.154    -0.462    debuggerTop/nes/cpu2A03/cpu6502/alu/r_avr_out_reg
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                           0.491    
  -------------------------------------------------------------------
                         slack                                  0.953    

Slack (MET) :             1.073ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/dor/r_tristate_enable_reg/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.139ns  (logic 0.206ns (18.082%)  route 0.933ns (81.918%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.770ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        0.628    -0.536    debuggerTop/values/o_clk_5mhz
    SLICE_X34Y20         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y20         FDCE (Prop_fdce_C_Q)         0.164    -0.372 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=12, routed)          0.519     0.147    debuggerTop/values/w_nes_reset_n
    SLICE_X23Y22         LUT2 (Prop_lut2_I0_O)        0.042     0.189 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=294, routed)         0.415     0.604    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[0]_0
    SLICE_X31Y18         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_tristate_enable_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        0.903    -0.770    debuggerTop/nes/cpu2A03/cpu6502/dor/o_clk_5mhz
    SLICE_X31Y18         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_tristate_enable_reg/C
                         clock pessimism              0.272    -0.499    
                         clock uncertainty            0.183    -0.316    
    SLICE_X31Y18         FDCE (Remov_fdce_C_CLR)     -0.154    -0.470    debuggerTop/nes/cpu2A03/cpu6502/dor/r_tristate_enable_reg
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                           0.604    
  -------------------------------------------------------------------
                         slack                                  1.073    

Slack (MET) :             1.136ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[0]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.211ns  (logic 0.206ns (17.005%)  route 1.005ns (82.995%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        0.628    -0.536    debuggerTop/values/o_clk_5mhz
    SLICE_X34Y20         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y20         FDCE (Prop_fdce_C_Q)         0.164    -0.372 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=12, routed)          0.519     0.147    debuggerTop/values/w_nes_reset_n
    SLICE_X23Y22         LUT2 (Prop_lut2_I0_O)        0.042     0.189 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=294, routed)         0.487     0.676    debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[0]_0
    SLICE_X27Y10         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        0.913    -0.760    debuggerTop/nes/cpu2A03/cpu6502/alu/o_clk_5mhz
    SLICE_X27Y10         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[0]/C
                         clock pessimism              0.272    -0.489    
                         clock uncertainty            0.183    -0.306    
    SLICE_X27Y10         FDCE (Remov_fdce_C_CLR)     -0.154    -0.460    debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[0]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                           0.676    
  -------------------------------------------------------------------
                         slack                                  1.136    

Slack (MET) :             1.160ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[0]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.230ns  (logic 0.206ns (16.754%)  route 1.024ns (83.246%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        0.628    -0.536    debuggerTop/values/o_clk_5mhz
    SLICE_X34Y20         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y20         FDCE (Prop_fdce_C_Q)         0.164    -0.372 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=12, routed)          0.519     0.147    debuggerTop/values/w_nes_reset_n
    SLICE_X23Y22         LUT2 (Prop_lut2_I0_O)        0.042     0.189 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=294, routed)         0.505     0.694    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[0]_0
    SLICE_X28Y15         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        0.907    -0.766    debuggerTop/nes/cpu2A03/cpu6502/dor/o_clk_5mhz
    SLICE_X28Y15         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[0]/C
                         clock pessimism              0.272    -0.495    
                         clock uncertainty            0.183    -0.312    
    SLICE_X28Y15         FDCE (Remov_fdce_C_CLR)     -0.154    -0.466    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[0]
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                           0.694    
  -------------------------------------------------------------------
                         slack                                  1.160    

Slack (MET) :             1.225ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[3]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.296ns  (logic 0.206ns (15.898%)  route 1.090ns (84.102%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        0.628    -0.536    debuggerTop/values/o_clk_5mhz
    SLICE_X34Y20         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y20         FDCE (Prop_fdce_C_Q)         0.164    -0.372 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=12, routed)          0.519     0.147    debuggerTop/values/w_nes_reset_n
    SLICE_X23Y22         LUT2 (Prop_lut2_I0_O)        0.042     0.189 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=294, routed)         0.571     0.760    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[7]_1
    SLICE_X28Y14         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        0.908    -0.765    debuggerTop/nes/cpu2A03/cpu6502/abl/o_clk_5mhz
    SLICE_X28Y14         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[3]/C
                         clock pessimism              0.272    -0.494    
                         clock uncertainty            0.183    -0.311    
    SLICE_X28Y14         FDCE (Remov_fdce_C_CLR)     -0.154    -0.465    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[3]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                           0.760    
  -------------------------------------------------------------------
                         slack                                  1.225    

Slack (MET) :             1.225ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[7]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.296ns  (logic 0.206ns (15.898%)  route 1.090ns (84.102%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        0.628    -0.536    debuggerTop/values/o_clk_5mhz
    SLICE_X34Y20         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y20         FDCE (Prop_fdce_C_Q)         0.164    -0.372 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=12, routed)          0.519     0.147    debuggerTop/values/w_nes_reset_n
    SLICE_X23Y22         LUT2 (Prop_lut2_I0_O)        0.042     0.189 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=294, routed)         0.571     0.760    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[7]_1
    SLICE_X28Y14         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        0.908    -0.765    debuggerTop/nes/cpu2A03/cpu6502/abl/o_clk_5mhz
    SLICE_X28Y14         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[7]/C
                         clock pessimism              0.272    -0.494    
                         clock uncertainty            0.183    -0.311    
    SLICE_X28Y14         FDCE (Remov_fdce_C_CLR)     -0.154    -0.465    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[7]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                           0.760    
  -------------------------------------------------------------------
                         slack                                  1.225    

Slack (MET) :             1.312ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[1]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.382ns  (logic 0.206ns (14.902%)  route 1.176ns (85.098%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        0.628    -0.536    debuggerTop/values/o_clk_5mhz
    SLICE_X34Y20         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y20         FDCE (Prop_fdce_C_Q)         0.164    -0.372 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=12, routed)          0.519     0.147    debuggerTop/values/w_nes_reset_n
    SLICE_X23Y22         LUT2 (Prop_lut2_I0_O)        0.042     0.189 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=294, routed)         0.658     0.847    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[7]_1
    SLICE_X29Y13         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        0.908    -0.765    debuggerTop/nes/cpu2A03/cpu6502/abl/o_clk_5mhz
    SLICE_X29Y13         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[1]/C
                         clock pessimism              0.272    -0.494    
                         clock uncertainty            0.183    -0.311    
    SLICE_X29Y13         FDCE (Remov_fdce_C_CLR)     -0.154    -0.465    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[1]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                           0.847    
  -------------------------------------------------------------------
                         slack                                  1.312    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  o_clk_5mhz_clk_wiz_0
  To Clock:  o_clk_5mhz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       86.037ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.948ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             86.037ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/r_video_buffer_reg[5]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 fall@92.574ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.708ns  (logic 0.668ns (11.702%)  route 5.040ns (88.298%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.350ns = ( 91.225 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.740ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        1.800    -0.740    debuggerTop/values/o_clk_5mhz
    SLICE_X34Y20         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y20         FDCE (Prop_fdce_C_Q)         0.518    -0.222 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=12, routed)          1.357     1.135    debuggerTop/values/w_nes_reset_n
    SLICE_X23Y22         LUT2 (Prop_lut2_I0_O)        0.150     1.285 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=294, routed)         3.684     4.968    debuggerTop/nes/ppu/r_data_reg[14]
    SLICE_X39Y28         FDCE                                         f  debuggerTop/nes/ppu/r_video_buffer_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        1.671    91.225    debuggerTop/nes/ppu/o_clk_5mhz
    SLICE_X39Y28         FDCE                                         r  debuggerTop/nes/ppu/r_video_buffer_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.568    91.793    
                         clock uncertainty           -0.183    91.610    
    SLICE_X39Y28         FDCE (Recov_fdce_C_CLR)     -0.604    91.006    debuggerTop/nes/ppu/r_video_buffer_reg[5]
  -------------------------------------------------------------------
                         required time                         91.006    
                         arrival time                          -4.968    
  -------------------------------------------------------------------
                         slack                                 86.037    

Slack (MET) :             86.037ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/r_video_buffer_reg[7]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 fall@92.574ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.708ns  (logic 0.668ns (11.702%)  route 5.040ns (88.298%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.350ns = ( 91.225 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.740ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        1.800    -0.740    debuggerTop/values/o_clk_5mhz
    SLICE_X34Y20         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y20         FDCE (Prop_fdce_C_Q)         0.518    -0.222 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=12, routed)          1.357     1.135    debuggerTop/values/w_nes_reset_n
    SLICE_X23Y22         LUT2 (Prop_lut2_I0_O)        0.150     1.285 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=294, routed)         3.684     4.968    debuggerTop/nes/ppu/r_data_reg[14]
    SLICE_X39Y28         FDCE                                         f  debuggerTop/nes/ppu/r_video_buffer_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        1.671    91.225    debuggerTop/nes/ppu/o_clk_5mhz
    SLICE_X39Y28         FDCE                                         r  debuggerTop/nes/ppu/r_video_buffer_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.568    91.793    
                         clock uncertainty           -0.183    91.610    
    SLICE_X39Y28         FDCE (Recov_fdce_C_CLR)     -0.604    91.006    debuggerTop/nes/ppu/r_video_buffer_reg[7]
  -------------------------------------------------------------------
                         required time                         91.006    
                         arrival time                          -4.968    
  -------------------------------------------------------------------
                         slack                                 86.037    

Slack (MET) :             86.132ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/backgroundShiftPatternTableHigh/r_data_reg[1]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 fall@92.574ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.605ns  (logic 0.668ns (11.917%)  route 4.937ns (88.083%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.358ns = ( 91.217 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.740ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        1.800    -0.740    debuggerTop/values/o_clk_5mhz
    SLICE_X34Y20         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y20         FDCE (Prop_fdce_C_Q)         0.518    -0.222 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=12, routed)          1.357     1.135    debuggerTop/values/w_nes_reset_n
    SLICE_X23Y22         LUT2 (Prop_lut2_I0_O)        0.150     1.285 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=294, routed)         3.581     4.866    debuggerTop/nes/ppu/backgroundShiftPatternTableHigh/r_data_reg[0]_1
    SLICE_X48Y26         FDCE                                         f  debuggerTop/nes/ppu/backgroundShiftPatternTableHigh/r_data_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        1.663    91.217    debuggerTop/nes/ppu/backgroundShiftPatternTableHigh/o_clk_5mhz
    SLICE_X48Y26         FDCE                                         r  debuggerTop/nes/ppu/backgroundShiftPatternTableHigh/r_data_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.568    91.785    
                         clock uncertainty           -0.183    91.602    
    SLICE_X48Y26         FDCE (Recov_fdce_C_CLR)     -0.604    90.998    debuggerTop/nes/ppu/backgroundShiftPatternTableHigh/r_data_reg[1]
  -------------------------------------------------------------------
                         required time                         90.998    
                         arrival time                          -4.866    
  -------------------------------------------------------------------
                         slack                                 86.132    

Slack (MET) :             86.132ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/backgroundShiftPatternTableHigh/r_data_reg[2]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 fall@92.574ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.605ns  (logic 0.668ns (11.917%)  route 4.937ns (88.083%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.358ns = ( 91.217 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.740ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        1.800    -0.740    debuggerTop/values/o_clk_5mhz
    SLICE_X34Y20         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y20         FDCE (Prop_fdce_C_Q)         0.518    -0.222 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=12, routed)          1.357     1.135    debuggerTop/values/w_nes_reset_n
    SLICE_X23Y22         LUT2 (Prop_lut2_I0_O)        0.150     1.285 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=294, routed)         3.581     4.866    debuggerTop/nes/ppu/backgroundShiftPatternTableHigh/r_data_reg[0]_1
    SLICE_X48Y26         FDCE                                         f  debuggerTop/nes/ppu/backgroundShiftPatternTableHigh/r_data_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        1.663    91.217    debuggerTop/nes/ppu/backgroundShiftPatternTableHigh/o_clk_5mhz
    SLICE_X48Y26         FDCE                                         r  debuggerTop/nes/ppu/backgroundShiftPatternTableHigh/r_data_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.568    91.785    
                         clock uncertainty           -0.183    91.602    
    SLICE_X48Y26         FDCE (Recov_fdce_C_CLR)     -0.604    90.998    debuggerTop/nes/ppu/backgroundShiftPatternTableHigh/r_data_reg[2]
  -------------------------------------------------------------------
                         required time                         90.998    
                         arrival time                          -4.866    
  -------------------------------------------------------------------
                         slack                                 86.132    

Slack (MET) :             86.132ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/backgroundShiftPatternTableLow/r_data_reg[0]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 fall@92.574ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.605ns  (logic 0.668ns (11.917%)  route 4.937ns (88.083%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.358ns = ( 91.217 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.740ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        1.800    -0.740    debuggerTop/values/o_clk_5mhz
    SLICE_X34Y20         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y20         FDCE (Prop_fdce_C_Q)         0.518    -0.222 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=12, routed)          1.357     1.135    debuggerTop/values/w_nes_reset_n
    SLICE_X23Y22         LUT2 (Prop_lut2_I0_O)        0.150     1.285 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=294, routed)         3.581     4.866    debuggerTop/nes/ppu/backgroundShiftPatternTableLow/r_data_reg[14]_0
    SLICE_X48Y26         FDCE                                         f  debuggerTop/nes/ppu/backgroundShiftPatternTableLow/r_data_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        1.663    91.217    debuggerTop/nes/ppu/backgroundShiftPatternTableLow/o_clk_5mhz
    SLICE_X48Y26         FDCE                                         r  debuggerTop/nes/ppu/backgroundShiftPatternTableLow/r_data_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.568    91.785    
                         clock uncertainty           -0.183    91.602    
    SLICE_X48Y26         FDCE (Recov_fdce_C_CLR)     -0.604    90.998    debuggerTop/nes/ppu/backgroundShiftPatternTableLow/r_data_reg[0]
  -------------------------------------------------------------------
                         required time                         90.998    
                         arrival time                          -4.866    
  -------------------------------------------------------------------
                         slack                                 86.132    

Slack (MET) :             86.132ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/backgroundShiftPatternTableLow/r_data_reg[1]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 fall@92.574ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.605ns  (logic 0.668ns (11.917%)  route 4.937ns (88.083%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.358ns = ( 91.217 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.740ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        1.800    -0.740    debuggerTop/values/o_clk_5mhz
    SLICE_X34Y20         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y20         FDCE (Prop_fdce_C_Q)         0.518    -0.222 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=12, routed)          1.357     1.135    debuggerTop/values/w_nes_reset_n
    SLICE_X23Y22         LUT2 (Prop_lut2_I0_O)        0.150     1.285 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=294, routed)         3.581     4.866    debuggerTop/nes/ppu/backgroundShiftPatternTableLow/r_data_reg[14]_0
    SLICE_X48Y26         FDCE                                         f  debuggerTop/nes/ppu/backgroundShiftPatternTableLow/r_data_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        1.663    91.217    debuggerTop/nes/ppu/backgroundShiftPatternTableLow/o_clk_5mhz
    SLICE_X48Y26         FDCE                                         r  debuggerTop/nes/ppu/backgroundShiftPatternTableLow/r_data_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.568    91.785    
                         clock uncertainty           -0.183    91.602    
    SLICE_X48Y26         FDCE (Recov_fdce_C_CLR)     -0.604    90.998    debuggerTop/nes/ppu/backgroundShiftPatternTableLow/r_data_reg[1]
  -------------------------------------------------------------------
                         required time                         90.998    
                         arrival time                          -4.866    
  -------------------------------------------------------------------
                         slack                                 86.132    

Slack (MET) :             86.136ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/backgroundShiftPatternTableHigh/r_data_reg[3]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 fall@92.574ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.601ns  (logic 0.668ns (11.926%)  route 4.933ns (88.074%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.358ns = ( 91.217 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.740ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        1.800    -0.740    debuggerTop/values/o_clk_5mhz
    SLICE_X34Y20         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y20         FDCE (Prop_fdce_C_Q)         0.518    -0.222 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=12, routed)          1.357     1.135    debuggerTop/values/w_nes_reset_n
    SLICE_X23Y22         LUT2 (Prop_lut2_I0_O)        0.150     1.285 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=294, routed)         3.577     4.861    debuggerTop/nes/ppu/backgroundShiftPatternTableHigh/r_data_reg[0]_1
    SLICE_X49Y26         FDCE                                         f  debuggerTop/nes/ppu/backgroundShiftPatternTableHigh/r_data_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        1.663    91.217    debuggerTop/nes/ppu/backgroundShiftPatternTableHigh/o_clk_5mhz
    SLICE_X49Y26         FDCE                                         r  debuggerTop/nes/ppu/backgroundShiftPatternTableHigh/r_data_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.568    91.785    
                         clock uncertainty           -0.183    91.602    
    SLICE_X49Y26         FDCE (Recov_fdce_C_CLR)     -0.604    90.998    debuggerTop/nes/ppu/backgroundShiftPatternTableHigh/r_data_reg[3]
  -------------------------------------------------------------------
                         required time                         90.998    
                         arrival time                          -4.861    
  -------------------------------------------------------------------
                         slack                                 86.136    

Slack (MET) :             86.136ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/backgroundShiftPatternTableHigh/r_data_reg[5]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 fall@92.574ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.601ns  (logic 0.668ns (11.926%)  route 4.933ns (88.074%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.358ns = ( 91.217 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.740ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        1.800    -0.740    debuggerTop/values/o_clk_5mhz
    SLICE_X34Y20         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y20         FDCE (Prop_fdce_C_Q)         0.518    -0.222 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=12, routed)          1.357     1.135    debuggerTop/values/w_nes_reset_n
    SLICE_X23Y22         LUT2 (Prop_lut2_I0_O)        0.150     1.285 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=294, routed)         3.577     4.861    debuggerTop/nes/ppu/backgroundShiftPatternTableHigh/r_data_reg[0]_1
    SLICE_X49Y26         FDCE                                         f  debuggerTop/nes/ppu/backgroundShiftPatternTableHigh/r_data_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        1.663    91.217    debuggerTop/nes/ppu/backgroundShiftPatternTableHigh/o_clk_5mhz
    SLICE_X49Y26         FDCE                                         r  debuggerTop/nes/ppu/backgroundShiftPatternTableHigh/r_data_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.568    91.785    
                         clock uncertainty           -0.183    91.602    
    SLICE_X49Y26         FDCE (Recov_fdce_C_CLR)     -0.604    90.998    debuggerTop/nes/ppu/backgroundShiftPatternTableHigh/r_data_reg[5]
  -------------------------------------------------------------------
                         required time                         90.998    
                         arrival time                          -4.861    
  -------------------------------------------------------------------
                         slack                                 86.136    

Slack (MET) :             86.136ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/backgroundShiftPatternTableLow/r_data_reg[2]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 fall@92.574ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.601ns  (logic 0.668ns (11.926%)  route 4.933ns (88.074%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.358ns = ( 91.217 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.740ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        1.800    -0.740    debuggerTop/values/o_clk_5mhz
    SLICE_X34Y20         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y20         FDCE (Prop_fdce_C_Q)         0.518    -0.222 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=12, routed)          1.357     1.135    debuggerTop/values/w_nes_reset_n
    SLICE_X23Y22         LUT2 (Prop_lut2_I0_O)        0.150     1.285 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=294, routed)         3.577     4.861    debuggerTop/nes/ppu/backgroundShiftPatternTableLow/r_data_reg[14]_0
    SLICE_X49Y26         FDCE                                         f  debuggerTop/nes/ppu/backgroundShiftPatternTableLow/r_data_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        1.663    91.217    debuggerTop/nes/ppu/backgroundShiftPatternTableLow/o_clk_5mhz
    SLICE_X49Y26         FDCE                                         r  debuggerTop/nes/ppu/backgroundShiftPatternTableLow/r_data_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.568    91.785    
                         clock uncertainty           -0.183    91.602    
    SLICE_X49Y26         FDCE (Recov_fdce_C_CLR)     -0.604    90.998    debuggerTop/nes/ppu/backgroundShiftPatternTableLow/r_data_reg[2]
  -------------------------------------------------------------------
                         required time                         90.998    
                         arrival time                          -4.861    
  -------------------------------------------------------------------
                         slack                                 86.136    

Slack (MET) :             86.136ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/backgroundShiftPatternTableLow/r_data_reg[3]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 fall@92.574ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.601ns  (logic 0.668ns (11.926%)  route 4.933ns (88.074%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.358ns = ( 91.217 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.740ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        1.800    -0.740    debuggerTop/values/o_clk_5mhz
    SLICE_X34Y20         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y20         FDCE (Prop_fdce_C_Q)         0.518    -0.222 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=12, routed)          1.357     1.135    debuggerTop/values/w_nes_reset_n
    SLICE_X23Y22         LUT2 (Prop_lut2_I0_O)        0.150     1.285 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=294, routed)         3.577     4.861    debuggerTop/nes/ppu/backgroundShiftPatternTableLow/r_data_reg[14]_0
    SLICE_X49Y26         FDCE                                         f  debuggerTop/nes/ppu/backgroundShiftPatternTableLow/r_data_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        1.663    91.217    debuggerTop/nes/ppu/backgroundShiftPatternTableLow/o_clk_5mhz
    SLICE_X49Y26         FDCE                                         r  debuggerTop/nes/ppu/backgroundShiftPatternTableLow/r_data_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.568    91.785    
                         clock uncertainty           -0.183    91.602    
    SLICE_X49Y26         FDCE (Recov_fdce_C_CLR)     -0.604    90.998    debuggerTop/nes/ppu/backgroundShiftPatternTableLow/r_data_reg[3]
  -------------------------------------------------------------------
                         required time                         90.998    
                         arrival time                          -4.861    
  -------------------------------------------------------------------
                         slack                                 86.136    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.948ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[6]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.022ns  (logic 0.206ns (20.150%)  route 0.816ns (79.850%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        0.628    -0.536    debuggerTop/values/o_clk_5mhz
    SLICE_X34Y20         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y20         FDCE (Prop_fdce_C_Q)         0.164    -0.372 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=12, routed)          0.519     0.147    debuggerTop/values/w_nes_reset_n
    SLICE_X23Y22         LUT2 (Prop_lut2_I0_O)        0.042     0.189 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=294, routed)         0.298     0.487    debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[0]_0
    SLICE_X27Y12         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        0.911    -0.762    debuggerTop/nes/cpu2A03/cpu6502/alu/o_clk_5mhz
    SLICE_X27Y12         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[6]/C
                         clock pessimism              0.272    -0.491    
                         clock uncertainty            0.183    -0.308    
    SLICE_X27Y12         FDCE (Remov_fdce_C_CLR)     -0.154    -0.462    debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[6]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                           0.487    
  -------------------------------------------------------------------
                         slack                                  0.948    

Slack (MET) :             0.953ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/alu/r_acr_out_reg/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.027ns  (logic 0.206ns (20.064%)  route 0.821ns (79.936%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        0.628    -0.536    debuggerTop/values/o_clk_5mhz
    SLICE_X34Y20         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y20         FDCE (Prop_fdce_C_Q)         0.164    -0.372 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=12, routed)          0.519     0.147    debuggerTop/values/w_nes_reset_n
    SLICE_X23Y22         LUT2 (Prop_lut2_I0_O)        0.042     0.189 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=294, routed)         0.302     0.491    debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[0]_0
    SLICE_X26Y12         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/alu/r_acr_out_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        0.911    -0.762    debuggerTop/nes/cpu2A03/cpu6502/alu/o_clk_5mhz
    SLICE_X26Y12         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/alu/r_acr_out_reg/C
                         clock pessimism              0.272    -0.491    
                         clock uncertainty            0.183    -0.308    
    SLICE_X26Y12         FDCE (Remov_fdce_C_CLR)     -0.154    -0.462    debuggerTop/nes/cpu2A03/cpu6502/alu/r_acr_out_reg
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                           0.491    
  -------------------------------------------------------------------
                         slack                                  0.953    

Slack (MET) :             0.953ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[7]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.027ns  (logic 0.206ns (20.064%)  route 0.821ns (79.936%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        0.628    -0.536    debuggerTop/values/o_clk_5mhz
    SLICE_X34Y20         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y20         FDCE (Prop_fdce_C_Q)         0.164    -0.372 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=12, routed)          0.519     0.147    debuggerTop/values/w_nes_reset_n
    SLICE_X23Y22         LUT2 (Prop_lut2_I0_O)        0.042     0.189 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=294, routed)         0.302     0.491    debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[0]_0
    SLICE_X26Y12         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        0.911    -0.762    debuggerTop/nes/cpu2A03/cpu6502/alu/o_clk_5mhz
    SLICE_X26Y12         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[7]/C
                         clock pessimism              0.272    -0.491    
                         clock uncertainty            0.183    -0.308    
    SLICE_X26Y12         FDCE (Remov_fdce_C_CLR)     -0.154    -0.462    debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[7]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                           0.491    
  -------------------------------------------------------------------
                         slack                                  0.953    

Slack (MET) :             0.953ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/alu/r_avr_out_reg/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.027ns  (logic 0.206ns (20.064%)  route 0.821ns (79.936%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        0.628    -0.536    debuggerTop/values/o_clk_5mhz
    SLICE_X34Y20         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y20         FDCE (Prop_fdce_C_Q)         0.164    -0.372 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=12, routed)          0.519     0.147    debuggerTop/values/w_nes_reset_n
    SLICE_X23Y22         LUT2 (Prop_lut2_I0_O)        0.042     0.189 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=294, routed)         0.302     0.491    debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[0]_0
    SLICE_X26Y12         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/alu/r_avr_out_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        0.911    -0.762    debuggerTop/nes/cpu2A03/cpu6502/alu/o_clk_5mhz
    SLICE_X26Y12         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/alu/r_avr_out_reg/C
                         clock pessimism              0.272    -0.491    
                         clock uncertainty            0.183    -0.308    
    SLICE_X26Y12         FDCE (Remov_fdce_C_CLR)     -0.154    -0.462    debuggerTop/nes/cpu2A03/cpu6502/alu/r_avr_out_reg
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                           0.491    
  -------------------------------------------------------------------
                         slack                                  0.953    

Slack (MET) :             1.073ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/dor/r_tristate_enable_reg/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.139ns  (logic 0.206ns (18.082%)  route 0.933ns (81.918%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.770ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        0.628    -0.536    debuggerTop/values/o_clk_5mhz
    SLICE_X34Y20         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y20         FDCE (Prop_fdce_C_Q)         0.164    -0.372 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=12, routed)          0.519     0.147    debuggerTop/values/w_nes_reset_n
    SLICE_X23Y22         LUT2 (Prop_lut2_I0_O)        0.042     0.189 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=294, routed)         0.415     0.604    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[0]_0
    SLICE_X31Y18         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_tristate_enable_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        0.903    -0.770    debuggerTop/nes/cpu2A03/cpu6502/dor/o_clk_5mhz
    SLICE_X31Y18         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_tristate_enable_reg/C
                         clock pessimism              0.272    -0.499    
                         clock uncertainty            0.183    -0.316    
    SLICE_X31Y18         FDCE (Remov_fdce_C_CLR)     -0.154    -0.470    debuggerTop/nes/cpu2A03/cpu6502/dor/r_tristate_enable_reg
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                           0.604    
  -------------------------------------------------------------------
                         slack                                  1.073    

Slack (MET) :             1.136ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[0]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.211ns  (logic 0.206ns (17.005%)  route 1.005ns (82.995%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        0.628    -0.536    debuggerTop/values/o_clk_5mhz
    SLICE_X34Y20         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y20         FDCE (Prop_fdce_C_Q)         0.164    -0.372 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=12, routed)          0.519     0.147    debuggerTop/values/w_nes_reset_n
    SLICE_X23Y22         LUT2 (Prop_lut2_I0_O)        0.042     0.189 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=294, routed)         0.487     0.676    debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[0]_0
    SLICE_X27Y10         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        0.913    -0.760    debuggerTop/nes/cpu2A03/cpu6502/alu/o_clk_5mhz
    SLICE_X27Y10         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[0]/C
                         clock pessimism              0.272    -0.489    
                         clock uncertainty            0.183    -0.306    
    SLICE_X27Y10         FDCE (Remov_fdce_C_CLR)     -0.154    -0.460    debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[0]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                           0.676    
  -------------------------------------------------------------------
                         slack                                  1.136    

Slack (MET) :             1.160ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[0]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.230ns  (logic 0.206ns (16.754%)  route 1.024ns (83.246%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        0.628    -0.536    debuggerTop/values/o_clk_5mhz
    SLICE_X34Y20         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y20         FDCE (Prop_fdce_C_Q)         0.164    -0.372 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=12, routed)          0.519     0.147    debuggerTop/values/w_nes_reset_n
    SLICE_X23Y22         LUT2 (Prop_lut2_I0_O)        0.042     0.189 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=294, routed)         0.505     0.694    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[0]_0
    SLICE_X28Y15         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        0.907    -0.766    debuggerTop/nes/cpu2A03/cpu6502/dor/o_clk_5mhz
    SLICE_X28Y15         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[0]/C
                         clock pessimism              0.272    -0.495    
                         clock uncertainty            0.183    -0.312    
    SLICE_X28Y15         FDCE (Remov_fdce_C_CLR)     -0.154    -0.466    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[0]
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                           0.694    
  -------------------------------------------------------------------
                         slack                                  1.160    

Slack (MET) :             1.225ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[3]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.296ns  (logic 0.206ns (15.898%)  route 1.090ns (84.102%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        0.628    -0.536    debuggerTop/values/o_clk_5mhz
    SLICE_X34Y20         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y20         FDCE (Prop_fdce_C_Q)         0.164    -0.372 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=12, routed)          0.519     0.147    debuggerTop/values/w_nes_reset_n
    SLICE_X23Y22         LUT2 (Prop_lut2_I0_O)        0.042     0.189 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=294, routed)         0.571     0.760    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[7]_1
    SLICE_X28Y14         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        0.908    -0.765    debuggerTop/nes/cpu2A03/cpu6502/abl/o_clk_5mhz
    SLICE_X28Y14         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[3]/C
                         clock pessimism              0.272    -0.494    
                         clock uncertainty            0.183    -0.311    
    SLICE_X28Y14         FDCE (Remov_fdce_C_CLR)     -0.154    -0.465    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[3]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                           0.760    
  -------------------------------------------------------------------
                         slack                                  1.225    

Slack (MET) :             1.225ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[7]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.296ns  (logic 0.206ns (15.898%)  route 1.090ns (84.102%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        0.628    -0.536    debuggerTop/values/o_clk_5mhz
    SLICE_X34Y20         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y20         FDCE (Prop_fdce_C_Q)         0.164    -0.372 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=12, routed)          0.519     0.147    debuggerTop/values/w_nes_reset_n
    SLICE_X23Y22         LUT2 (Prop_lut2_I0_O)        0.042     0.189 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=294, routed)         0.571     0.760    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[7]_1
    SLICE_X28Y14         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        0.908    -0.765    debuggerTop/nes/cpu2A03/cpu6502/abl/o_clk_5mhz
    SLICE_X28Y14         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[7]/C
                         clock pessimism              0.272    -0.494    
                         clock uncertainty            0.183    -0.311    
    SLICE_X28Y14         FDCE (Remov_fdce_C_CLR)     -0.154    -0.465    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[7]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                           0.760    
  -------------------------------------------------------------------
                         slack                                  1.225    

Slack (MET) :             1.312ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[1]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.382ns  (logic 0.206ns (14.902%)  route 1.176ns (85.098%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        0.628    -0.536    debuggerTop/values/o_clk_5mhz
    SLICE_X34Y20         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y20         FDCE (Prop_fdce_C_Q)         0.164    -0.372 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=12, routed)          0.519     0.147    debuggerTop/values/w_nes_reset_n
    SLICE_X23Y22         LUT2 (Prop_lut2_I0_O)        0.042     0.189 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=294, routed)         0.658     0.847    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[7]_1
    SLICE_X29Y13         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        0.908    -0.765    debuggerTop/nes/cpu2A03/cpu6502/abl/o_clk_5mhz
    SLICE_X29Y13         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[1]/C
                         clock pessimism              0.272    -0.494    
                         clock uncertainty            0.183    -0.311    
    SLICE_X29Y13         FDCE (Remov_fdce_C_CLR)     -0.154    -0.465    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[1]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                           0.847    
  -------------------------------------------------------------------
                         slack                                  1.312    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  o_clk_5mhz_clk_wiz_0_1
  To Clock:  o_clk_5mhz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       86.046ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.131ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             86.046ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/r_video_buffer_reg[5]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 fall@92.574ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.708ns  (logic 0.668ns (11.702%)  route 5.040ns (88.298%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.350ns = ( 91.225 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.740ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        1.800    -0.740    debuggerTop/values/o_clk_5mhz
    SLICE_X34Y20         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y20         FDCE (Prop_fdce_C_Q)         0.518    -0.222 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=12, routed)          1.357     1.135    debuggerTop/values/w_nes_reset_n
    SLICE_X23Y22         LUT2 (Prop_lut2_I0_O)        0.150     1.285 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=294, routed)         3.684     4.968    debuggerTop/nes/ppu/r_data_reg[14]
    SLICE_X39Y28         FDCE                                         f  debuggerTop/nes/ppu/r_video_buffer_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        1.671    91.225    debuggerTop/nes/ppu/o_clk_5mhz
    SLICE_X39Y28         FDCE                                         r  debuggerTop/nes/ppu/r_video_buffer_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.568    91.793    
                         clock uncertainty           -0.174    91.619    
    SLICE_X39Y28         FDCE (Recov_fdce_C_CLR)     -0.604    91.015    debuggerTop/nes/ppu/r_video_buffer_reg[5]
  -------------------------------------------------------------------
                         required time                         91.015    
                         arrival time                          -4.968    
  -------------------------------------------------------------------
                         slack                                 86.046    

Slack (MET) :             86.046ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/r_video_buffer_reg[7]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 fall@92.574ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.708ns  (logic 0.668ns (11.702%)  route 5.040ns (88.298%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.350ns = ( 91.225 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.740ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        1.800    -0.740    debuggerTop/values/o_clk_5mhz
    SLICE_X34Y20         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y20         FDCE (Prop_fdce_C_Q)         0.518    -0.222 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=12, routed)          1.357     1.135    debuggerTop/values/w_nes_reset_n
    SLICE_X23Y22         LUT2 (Prop_lut2_I0_O)        0.150     1.285 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=294, routed)         3.684     4.968    debuggerTop/nes/ppu/r_data_reg[14]
    SLICE_X39Y28         FDCE                                         f  debuggerTop/nes/ppu/r_video_buffer_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        1.671    91.225    debuggerTop/nes/ppu/o_clk_5mhz
    SLICE_X39Y28         FDCE                                         r  debuggerTop/nes/ppu/r_video_buffer_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.568    91.793    
                         clock uncertainty           -0.174    91.619    
    SLICE_X39Y28         FDCE (Recov_fdce_C_CLR)     -0.604    91.015    debuggerTop/nes/ppu/r_video_buffer_reg[7]
  -------------------------------------------------------------------
                         required time                         91.015    
                         arrival time                          -4.968    
  -------------------------------------------------------------------
                         slack                                 86.046    

Slack (MET) :             86.141ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/backgroundShiftPatternTableHigh/r_data_reg[1]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 fall@92.574ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.605ns  (logic 0.668ns (11.917%)  route 4.937ns (88.083%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.358ns = ( 91.217 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.740ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        1.800    -0.740    debuggerTop/values/o_clk_5mhz
    SLICE_X34Y20         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y20         FDCE (Prop_fdce_C_Q)         0.518    -0.222 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=12, routed)          1.357     1.135    debuggerTop/values/w_nes_reset_n
    SLICE_X23Y22         LUT2 (Prop_lut2_I0_O)        0.150     1.285 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=294, routed)         3.581     4.866    debuggerTop/nes/ppu/backgroundShiftPatternTableHigh/r_data_reg[0]_1
    SLICE_X48Y26         FDCE                                         f  debuggerTop/nes/ppu/backgroundShiftPatternTableHigh/r_data_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        1.663    91.217    debuggerTop/nes/ppu/backgroundShiftPatternTableHigh/o_clk_5mhz
    SLICE_X48Y26         FDCE                                         r  debuggerTop/nes/ppu/backgroundShiftPatternTableHigh/r_data_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.568    91.785    
                         clock uncertainty           -0.174    91.611    
    SLICE_X48Y26         FDCE (Recov_fdce_C_CLR)     -0.604    91.007    debuggerTop/nes/ppu/backgroundShiftPatternTableHigh/r_data_reg[1]
  -------------------------------------------------------------------
                         required time                         91.007    
                         arrival time                          -4.866    
  -------------------------------------------------------------------
                         slack                                 86.141    

Slack (MET) :             86.141ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/backgroundShiftPatternTableHigh/r_data_reg[2]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 fall@92.574ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.605ns  (logic 0.668ns (11.917%)  route 4.937ns (88.083%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.358ns = ( 91.217 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.740ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        1.800    -0.740    debuggerTop/values/o_clk_5mhz
    SLICE_X34Y20         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y20         FDCE (Prop_fdce_C_Q)         0.518    -0.222 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=12, routed)          1.357     1.135    debuggerTop/values/w_nes_reset_n
    SLICE_X23Y22         LUT2 (Prop_lut2_I0_O)        0.150     1.285 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=294, routed)         3.581     4.866    debuggerTop/nes/ppu/backgroundShiftPatternTableHigh/r_data_reg[0]_1
    SLICE_X48Y26         FDCE                                         f  debuggerTop/nes/ppu/backgroundShiftPatternTableHigh/r_data_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        1.663    91.217    debuggerTop/nes/ppu/backgroundShiftPatternTableHigh/o_clk_5mhz
    SLICE_X48Y26         FDCE                                         r  debuggerTop/nes/ppu/backgroundShiftPatternTableHigh/r_data_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.568    91.785    
                         clock uncertainty           -0.174    91.611    
    SLICE_X48Y26         FDCE (Recov_fdce_C_CLR)     -0.604    91.007    debuggerTop/nes/ppu/backgroundShiftPatternTableHigh/r_data_reg[2]
  -------------------------------------------------------------------
                         required time                         91.007    
                         arrival time                          -4.866    
  -------------------------------------------------------------------
                         slack                                 86.141    

Slack (MET) :             86.141ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/backgroundShiftPatternTableLow/r_data_reg[0]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 fall@92.574ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.605ns  (logic 0.668ns (11.917%)  route 4.937ns (88.083%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.358ns = ( 91.217 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.740ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        1.800    -0.740    debuggerTop/values/o_clk_5mhz
    SLICE_X34Y20         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y20         FDCE (Prop_fdce_C_Q)         0.518    -0.222 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=12, routed)          1.357     1.135    debuggerTop/values/w_nes_reset_n
    SLICE_X23Y22         LUT2 (Prop_lut2_I0_O)        0.150     1.285 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=294, routed)         3.581     4.866    debuggerTop/nes/ppu/backgroundShiftPatternTableLow/r_data_reg[14]_0
    SLICE_X48Y26         FDCE                                         f  debuggerTop/nes/ppu/backgroundShiftPatternTableLow/r_data_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        1.663    91.217    debuggerTop/nes/ppu/backgroundShiftPatternTableLow/o_clk_5mhz
    SLICE_X48Y26         FDCE                                         r  debuggerTop/nes/ppu/backgroundShiftPatternTableLow/r_data_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.568    91.785    
                         clock uncertainty           -0.174    91.611    
    SLICE_X48Y26         FDCE (Recov_fdce_C_CLR)     -0.604    91.007    debuggerTop/nes/ppu/backgroundShiftPatternTableLow/r_data_reg[0]
  -------------------------------------------------------------------
                         required time                         91.007    
                         arrival time                          -4.866    
  -------------------------------------------------------------------
                         slack                                 86.141    

Slack (MET) :             86.141ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/backgroundShiftPatternTableLow/r_data_reg[1]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 fall@92.574ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.605ns  (logic 0.668ns (11.917%)  route 4.937ns (88.083%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.358ns = ( 91.217 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.740ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        1.800    -0.740    debuggerTop/values/o_clk_5mhz
    SLICE_X34Y20         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y20         FDCE (Prop_fdce_C_Q)         0.518    -0.222 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=12, routed)          1.357     1.135    debuggerTop/values/w_nes_reset_n
    SLICE_X23Y22         LUT2 (Prop_lut2_I0_O)        0.150     1.285 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=294, routed)         3.581     4.866    debuggerTop/nes/ppu/backgroundShiftPatternTableLow/r_data_reg[14]_0
    SLICE_X48Y26         FDCE                                         f  debuggerTop/nes/ppu/backgroundShiftPatternTableLow/r_data_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        1.663    91.217    debuggerTop/nes/ppu/backgroundShiftPatternTableLow/o_clk_5mhz
    SLICE_X48Y26         FDCE                                         r  debuggerTop/nes/ppu/backgroundShiftPatternTableLow/r_data_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.568    91.785    
                         clock uncertainty           -0.174    91.611    
    SLICE_X48Y26         FDCE (Recov_fdce_C_CLR)     -0.604    91.007    debuggerTop/nes/ppu/backgroundShiftPatternTableLow/r_data_reg[1]
  -------------------------------------------------------------------
                         required time                         91.007    
                         arrival time                          -4.866    
  -------------------------------------------------------------------
                         slack                                 86.141    

Slack (MET) :             86.145ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/backgroundShiftPatternTableHigh/r_data_reg[3]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 fall@92.574ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.601ns  (logic 0.668ns (11.926%)  route 4.933ns (88.074%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.358ns = ( 91.217 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.740ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        1.800    -0.740    debuggerTop/values/o_clk_5mhz
    SLICE_X34Y20         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y20         FDCE (Prop_fdce_C_Q)         0.518    -0.222 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=12, routed)          1.357     1.135    debuggerTop/values/w_nes_reset_n
    SLICE_X23Y22         LUT2 (Prop_lut2_I0_O)        0.150     1.285 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=294, routed)         3.577     4.861    debuggerTop/nes/ppu/backgroundShiftPatternTableHigh/r_data_reg[0]_1
    SLICE_X49Y26         FDCE                                         f  debuggerTop/nes/ppu/backgroundShiftPatternTableHigh/r_data_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        1.663    91.217    debuggerTop/nes/ppu/backgroundShiftPatternTableHigh/o_clk_5mhz
    SLICE_X49Y26         FDCE                                         r  debuggerTop/nes/ppu/backgroundShiftPatternTableHigh/r_data_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.568    91.785    
                         clock uncertainty           -0.174    91.611    
    SLICE_X49Y26         FDCE (Recov_fdce_C_CLR)     -0.604    91.007    debuggerTop/nes/ppu/backgroundShiftPatternTableHigh/r_data_reg[3]
  -------------------------------------------------------------------
                         required time                         91.007    
                         arrival time                          -4.861    
  -------------------------------------------------------------------
                         slack                                 86.145    

Slack (MET) :             86.145ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/backgroundShiftPatternTableHigh/r_data_reg[5]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 fall@92.574ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.601ns  (logic 0.668ns (11.926%)  route 4.933ns (88.074%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.358ns = ( 91.217 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.740ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        1.800    -0.740    debuggerTop/values/o_clk_5mhz
    SLICE_X34Y20         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y20         FDCE (Prop_fdce_C_Q)         0.518    -0.222 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=12, routed)          1.357     1.135    debuggerTop/values/w_nes_reset_n
    SLICE_X23Y22         LUT2 (Prop_lut2_I0_O)        0.150     1.285 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=294, routed)         3.577     4.861    debuggerTop/nes/ppu/backgroundShiftPatternTableHigh/r_data_reg[0]_1
    SLICE_X49Y26         FDCE                                         f  debuggerTop/nes/ppu/backgroundShiftPatternTableHigh/r_data_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        1.663    91.217    debuggerTop/nes/ppu/backgroundShiftPatternTableHigh/o_clk_5mhz
    SLICE_X49Y26         FDCE                                         r  debuggerTop/nes/ppu/backgroundShiftPatternTableHigh/r_data_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.568    91.785    
                         clock uncertainty           -0.174    91.611    
    SLICE_X49Y26         FDCE (Recov_fdce_C_CLR)     -0.604    91.007    debuggerTop/nes/ppu/backgroundShiftPatternTableHigh/r_data_reg[5]
  -------------------------------------------------------------------
                         required time                         91.007    
                         arrival time                          -4.861    
  -------------------------------------------------------------------
                         slack                                 86.145    

Slack (MET) :             86.145ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/backgroundShiftPatternTableLow/r_data_reg[2]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 fall@92.574ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.601ns  (logic 0.668ns (11.926%)  route 4.933ns (88.074%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.358ns = ( 91.217 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.740ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        1.800    -0.740    debuggerTop/values/o_clk_5mhz
    SLICE_X34Y20         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y20         FDCE (Prop_fdce_C_Q)         0.518    -0.222 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=12, routed)          1.357     1.135    debuggerTop/values/w_nes_reset_n
    SLICE_X23Y22         LUT2 (Prop_lut2_I0_O)        0.150     1.285 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=294, routed)         3.577     4.861    debuggerTop/nes/ppu/backgroundShiftPatternTableLow/r_data_reg[14]_0
    SLICE_X49Y26         FDCE                                         f  debuggerTop/nes/ppu/backgroundShiftPatternTableLow/r_data_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        1.663    91.217    debuggerTop/nes/ppu/backgroundShiftPatternTableLow/o_clk_5mhz
    SLICE_X49Y26         FDCE                                         r  debuggerTop/nes/ppu/backgroundShiftPatternTableLow/r_data_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.568    91.785    
                         clock uncertainty           -0.174    91.611    
    SLICE_X49Y26         FDCE (Recov_fdce_C_CLR)     -0.604    91.007    debuggerTop/nes/ppu/backgroundShiftPatternTableLow/r_data_reg[2]
  -------------------------------------------------------------------
                         required time                         91.007    
                         arrival time                          -4.861    
  -------------------------------------------------------------------
                         slack                                 86.145    

Slack (MET) :             86.145ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/backgroundShiftPatternTableLow/r_data_reg[3]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 fall@92.574ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.601ns  (logic 0.668ns (11.926%)  route 4.933ns (88.074%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.358ns = ( 91.217 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.740ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        1.800    -0.740    debuggerTop/values/o_clk_5mhz
    SLICE_X34Y20         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y20         FDCE (Prop_fdce_C_Q)         0.518    -0.222 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=12, routed)          1.357     1.135    debuggerTop/values/w_nes_reset_n
    SLICE_X23Y22         LUT2 (Prop_lut2_I0_O)        0.150     1.285 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=294, routed)         3.577     4.861    debuggerTop/nes/ppu/backgroundShiftPatternTableLow/r_data_reg[14]_0
    SLICE_X49Y26         FDCE                                         f  debuggerTop/nes/ppu/backgroundShiftPatternTableLow/r_data_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        1.663    91.217    debuggerTop/nes/ppu/backgroundShiftPatternTableLow/o_clk_5mhz
    SLICE_X49Y26         FDCE                                         r  debuggerTop/nes/ppu/backgroundShiftPatternTableLow/r_data_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.568    91.785    
                         clock uncertainty           -0.174    91.611    
    SLICE_X49Y26         FDCE (Recov_fdce_C_CLR)     -0.604    91.007    debuggerTop/nes/ppu/backgroundShiftPatternTableLow/r_data_reg[3]
  -------------------------------------------------------------------
                         required time                         91.007    
                         arrival time                          -4.861    
  -------------------------------------------------------------------
                         slack                                 86.145    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.131ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[6]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.022ns  (logic 0.206ns (20.150%)  route 0.816ns (79.850%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        0.628    -0.536    debuggerTop/values/o_clk_5mhz
    SLICE_X34Y20         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y20         FDCE (Prop_fdce_C_Q)         0.164    -0.372 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=12, routed)          0.519     0.147    debuggerTop/values/w_nes_reset_n
    SLICE_X23Y22         LUT2 (Prop_lut2_I0_O)        0.042     0.189 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=294, routed)         0.298     0.487    debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[0]_0
    SLICE_X27Y12         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        0.911    -0.762    debuggerTop/nes/cpu2A03/cpu6502/alu/o_clk_5mhz
    SLICE_X27Y12         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[6]/C
                         clock pessimism              0.272    -0.491    
    SLICE_X27Y12         FDCE (Remov_fdce_C_CLR)     -0.154    -0.645    debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[6]
  -------------------------------------------------------------------
                         required time                          0.645    
                         arrival time                           0.487    
  -------------------------------------------------------------------
                         slack                                  1.131    

Slack (MET) :             1.136ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/alu/r_acr_out_reg/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.027ns  (logic 0.206ns (20.064%)  route 0.821ns (79.936%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        0.628    -0.536    debuggerTop/values/o_clk_5mhz
    SLICE_X34Y20         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y20         FDCE (Prop_fdce_C_Q)         0.164    -0.372 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=12, routed)          0.519     0.147    debuggerTop/values/w_nes_reset_n
    SLICE_X23Y22         LUT2 (Prop_lut2_I0_O)        0.042     0.189 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=294, routed)         0.302     0.491    debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[0]_0
    SLICE_X26Y12         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/alu/r_acr_out_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        0.911    -0.762    debuggerTop/nes/cpu2A03/cpu6502/alu/o_clk_5mhz
    SLICE_X26Y12         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/alu/r_acr_out_reg/C
                         clock pessimism              0.272    -0.491    
    SLICE_X26Y12         FDCE (Remov_fdce_C_CLR)     -0.154    -0.645    debuggerTop/nes/cpu2A03/cpu6502/alu/r_acr_out_reg
  -------------------------------------------------------------------
                         required time                          0.645    
                         arrival time                           0.491    
  -------------------------------------------------------------------
                         slack                                  1.136    

Slack (MET) :             1.136ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[7]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.027ns  (logic 0.206ns (20.064%)  route 0.821ns (79.936%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        0.628    -0.536    debuggerTop/values/o_clk_5mhz
    SLICE_X34Y20         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y20         FDCE (Prop_fdce_C_Q)         0.164    -0.372 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=12, routed)          0.519     0.147    debuggerTop/values/w_nes_reset_n
    SLICE_X23Y22         LUT2 (Prop_lut2_I0_O)        0.042     0.189 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=294, routed)         0.302     0.491    debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[0]_0
    SLICE_X26Y12         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        0.911    -0.762    debuggerTop/nes/cpu2A03/cpu6502/alu/o_clk_5mhz
    SLICE_X26Y12         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[7]/C
                         clock pessimism              0.272    -0.491    
    SLICE_X26Y12         FDCE (Remov_fdce_C_CLR)     -0.154    -0.645    debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[7]
  -------------------------------------------------------------------
                         required time                          0.645    
                         arrival time                           0.491    
  -------------------------------------------------------------------
                         slack                                  1.136    

Slack (MET) :             1.136ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/alu/r_avr_out_reg/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.027ns  (logic 0.206ns (20.064%)  route 0.821ns (79.936%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        0.628    -0.536    debuggerTop/values/o_clk_5mhz
    SLICE_X34Y20         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y20         FDCE (Prop_fdce_C_Q)         0.164    -0.372 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=12, routed)          0.519     0.147    debuggerTop/values/w_nes_reset_n
    SLICE_X23Y22         LUT2 (Prop_lut2_I0_O)        0.042     0.189 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=294, routed)         0.302     0.491    debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[0]_0
    SLICE_X26Y12         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/alu/r_avr_out_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        0.911    -0.762    debuggerTop/nes/cpu2A03/cpu6502/alu/o_clk_5mhz
    SLICE_X26Y12         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/alu/r_avr_out_reg/C
                         clock pessimism              0.272    -0.491    
    SLICE_X26Y12         FDCE (Remov_fdce_C_CLR)     -0.154    -0.645    debuggerTop/nes/cpu2A03/cpu6502/alu/r_avr_out_reg
  -------------------------------------------------------------------
                         required time                          0.645    
                         arrival time                           0.491    
  -------------------------------------------------------------------
                         slack                                  1.136    

Slack (MET) :             1.256ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/dor/r_tristate_enable_reg/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.139ns  (logic 0.206ns (18.082%)  route 0.933ns (81.918%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.770ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        0.628    -0.536    debuggerTop/values/o_clk_5mhz
    SLICE_X34Y20         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y20         FDCE (Prop_fdce_C_Q)         0.164    -0.372 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=12, routed)          0.519     0.147    debuggerTop/values/w_nes_reset_n
    SLICE_X23Y22         LUT2 (Prop_lut2_I0_O)        0.042     0.189 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=294, routed)         0.415     0.604    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[0]_0
    SLICE_X31Y18         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_tristate_enable_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        0.903    -0.770    debuggerTop/nes/cpu2A03/cpu6502/dor/o_clk_5mhz
    SLICE_X31Y18         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_tristate_enable_reg/C
                         clock pessimism              0.272    -0.499    
    SLICE_X31Y18         FDCE (Remov_fdce_C_CLR)     -0.154    -0.653    debuggerTop/nes/cpu2A03/cpu6502/dor/r_tristate_enable_reg
  -------------------------------------------------------------------
                         required time                          0.653    
                         arrival time                           0.604    
  -------------------------------------------------------------------
                         slack                                  1.256    

Slack (MET) :             1.318ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[0]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.211ns  (logic 0.206ns (17.005%)  route 1.005ns (82.995%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        0.628    -0.536    debuggerTop/values/o_clk_5mhz
    SLICE_X34Y20         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y20         FDCE (Prop_fdce_C_Q)         0.164    -0.372 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=12, routed)          0.519     0.147    debuggerTop/values/w_nes_reset_n
    SLICE_X23Y22         LUT2 (Prop_lut2_I0_O)        0.042     0.189 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=294, routed)         0.487     0.676    debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[0]_0
    SLICE_X27Y10         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        0.913    -0.760    debuggerTop/nes/cpu2A03/cpu6502/alu/o_clk_5mhz
    SLICE_X27Y10         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[0]/C
                         clock pessimism              0.272    -0.489    
    SLICE_X27Y10         FDCE (Remov_fdce_C_CLR)     -0.154    -0.643    debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[0]
  -------------------------------------------------------------------
                         required time                          0.643    
                         arrival time                           0.676    
  -------------------------------------------------------------------
                         slack                                  1.318    

Slack (MET) :             1.343ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[0]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.230ns  (logic 0.206ns (16.754%)  route 1.024ns (83.246%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        0.628    -0.536    debuggerTop/values/o_clk_5mhz
    SLICE_X34Y20         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y20         FDCE (Prop_fdce_C_Q)         0.164    -0.372 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=12, routed)          0.519     0.147    debuggerTop/values/w_nes_reset_n
    SLICE_X23Y22         LUT2 (Prop_lut2_I0_O)        0.042     0.189 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=294, routed)         0.505     0.694    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[0]_0
    SLICE_X28Y15         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        0.907    -0.766    debuggerTop/nes/cpu2A03/cpu6502/dor/o_clk_5mhz
    SLICE_X28Y15         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[0]/C
                         clock pessimism              0.272    -0.495    
    SLICE_X28Y15         FDCE (Remov_fdce_C_CLR)     -0.154    -0.649    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[0]
  -------------------------------------------------------------------
                         required time                          0.649    
                         arrival time                           0.694    
  -------------------------------------------------------------------
                         slack                                  1.343    

Slack (MET) :             1.408ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[3]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.296ns  (logic 0.206ns (15.898%)  route 1.090ns (84.102%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        0.628    -0.536    debuggerTop/values/o_clk_5mhz
    SLICE_X34Y20         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y20         FDCE (Prop_fdce_C_Q)         0.164    -0.372 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=12, routed)          0.519     0.147    debuggerTop/values/w_nes_reset_n
    SLICE_X23Y22         LUT2 (Prop_lut2_I0_O)        0.042     0.189 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=294, routed)         0.571     0.760    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[7]_1
    SLICE_X28Y14         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        0.908    -0.765    debuggerTop/nes/cpu2A03/cpu6502/abl/o_clk_5mhz
    SLICE_X28Y14         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[3]/C
                         clock pessimism              0.272    -0.494    
    SLICE_X28Y14         FDCE (Remov_fdce_C_CLR)     -0.154    -0.648    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[3]
  -------------------------------------------------------------------
                         required time                          0.648    
                         arrival time                           0.760    
  -------------------------------------------------------------------
                         slack                                  1.408    

Slack (MET) :             1.408ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[7]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.296ns  (logic 0.206ns (15.898%)  route 1.090ns (84.102%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        0.628    -0.536    debuggerTop/values/o_clk_5mhz
    SLICE_X34Y20         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y20         FDCE (Prop_fdce_C_Q)         0.164    -0.372 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=12, routed)          0.519     0.147    debuggerTop/values/w_nes_reset_n
    SLICE_X23Y22         LUT2 (Prop_lut2_I0_O)        0.042     0.189 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=294, routed)         0.571     0.760    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[7]_1
    SLICE_X28Y14         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        0.908    -0.765    debuggerTop/nes/cpu2A03/cpu6502/abl/o_clk_5mhz
    SLICE_X28Y14         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[7]/C
                         clock pessimism              0.272    -0.494    
    SLICE_X28Y14         FDCE (Remov_fdce_C_CLR)     -0.154    -0.648    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[7]
  -------------------------------------------------------------------
                         required time                          0.648    
                         arrival time                           0.760    
  -------------------------------------------------------------------
                         slack                                  1.408    

Slack (MET) :             1.494ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[1]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.382ns  (logic 0.206ns (14.902%)  route 1.176ns (85.098%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        0.628    -0.536    debuggerTop/values/o_clk_5mhz
    SLICE_X34Y20         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y20         FDCE (Prop_fdce_C_Q)         0.164    -0.372 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=12, routed)          0.519     0.147    debuggerTop/values/w_nes_reset_n
    SLICE_X23Y22         LUT2 (Prop_lut2_I0_O)        0.042     0.189 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=294, routed)         0.658     0.847    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[7]_1
    SLICE_X29Y13         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3346, routed)        0.908    -0.765    debuggerTop/nes/cpu2A03/cpu6502/abl/o_clk_5mhz
    SLICE_X29Y13         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[1]/C
                         clock pessimism              0.272    -0.494    
    SLICE_X29Y13         FDCE (Remov_fdce_C_CLR)     -0.154    -0.648    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[1]
  -------------------------------------------------------------------
                         required time                          0.648    
                         arrival time                           0.847    
  -------------------------------------------------------------------
                         slack                                  1.494    





