{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1685755612968 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition " "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1685755612969 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun  2 22:26:52 2023 " "Processing started: Fri Jun  2 22:26:52 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1685755612969 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685755612969 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off cpu -c cpu " "Command: quartus_map --read_settings_files=on --write_settings_files=off cpu -c cpu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685755612969 ""}
{ "Info" "IACF_REVISION_DEFAULT_FILE_CREATED" "cpu 16.1.0 Lite Edition /home/sasaki/Documentos/Verilog/RV64F_Processor/synthesis/cpu_assignment_defaults.qdf Prime " "Revision \"cpu\" was previously opened in Quartus Prime software version 16.1.0 Lite Edition. Created Quartus Prime Default Settings File /home/sasaki/Documentos/Verilog/RV64F_Processor/synthesis/cpu_assignment_defaults.qdf, which contains the default assignment setting information from Quartus Prime software version 16.1.0 Lite Edition." {  } {  } 0 125068 "Revision \"%1!s!\" was previously opened in Quartus %4!s! software version %2!s!. Created Quartus Prime Default Settings File %3!s!, which contains the default assignment setting information from Quartus %4!s! software version %2!s!." 0 0 "Analysis & Synthesis" 0 -1 1685755613090 ""}
{ "Info" "IACF_WHERE_TO_VIEW_DEFAULT_CHANGES" "/home/sasaki/intelFPGA_lite/22.1std/quartus/linux64/assignment_defaults.qdf " "Default assignment values were changed in the current version of the Quartus Prime software -- changes to default assignments values are contained in file /home/sasaki/intelFPGA_lite/22.1std/quartus/linux64/assignment_defaults.qdf" {  } {  } 0 125069 "Default assignment values were changed in the current version of the Quartus Prime software -- changes to default assignments values are contained in file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685755613127 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1685755613360 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1685755613360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sasaki/Documentos/Verilog/RV64F_Processor/hdl/DataFlow/ALU/Shifters/right_shifter.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/sasaki/Documentos/Verilog/RV64F_Processor/hdl/DataFlow/ALU/Shifters/right_shifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 right_shifter " "Found entity 1: right_shifter" {  } { { "../hdl/DataFlow/ALU/Shifters/right_shifter.v" "" { Text "/home/sasaki/Documentos/Verilog/RV64F_Processor/hdl/DataFlow/ALU/Shifters/right_shifter.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685755629736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685755629736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sasaki/Documentos/Verilog/RV64F_Processor/hdl/DataFlow/ALU/Shifters/left_lshifter.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/sasaki/Documentos/Verilog/RV64F_Processor/hdl/DataFlow/ALU/Shifters/left_lshifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 left_lshifter " "Found entity 1: left_lshifter" {  } { { "../hdl/DataFlow/ALU/Shifters/left_lshifter.v" "" { Text "/home/sasaki/Documentos/Verilog/RV64F_Processor/hdl/DataFlow/ALU/Shifters/left_lshifter.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685755629738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685755629738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sasaki/Documentos/Verilog/RV64F_Processor/hdl/DataFlow/ALU/Logic_Operations/and64b.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/sasaki/Documentos/Verilog/RV64F_Processor/hdl/DataFlow/ALU/Logic_Operations/and64b.v" { { "Info" "ISGN_ENTITY_NAME" "1 and64b " "Found entity 1: and64b" {  } { { "../hdl/DataFlow/ALU/Logic_Operations/and64b.v" "" { Text "/home/sasaki/Documentos/Verilog/RV64F_Processor/hdl/DataFlow/ALU/Logic_Operations/and64b.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685755629739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685755629739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sasaki/Documentos/Verilog/RV64F_Processor/hdl/DataFlow/ALU/Logic_Operations/or64b.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/sasaki/Documentos/Verilog/RV64F_Processor/hdl/DataFlow/ALU/Logic_Operations/or64b.v" { { "Info" "ISGN_ENTITY_NAME" "1 or64b " "Found entity 1: or64b" {  } { { "../hdl/DataFlow/ALU/Logic_Operations/or64b.v" "" { Text "/home/sasaki/Documentos/Verilog/RV64F_Processor/hdl/DataFlow/ALU/Logic_Operations/or64b.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685755629740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685755629740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sasaki/Documentos/Verilog/RV64F_Processor/hdl/DataFlow/ALU/Logic_Operations/xor64b.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/sasaki/Documentos/Verilog/RV64F_Processor/hdl/DataFlow/ALU/Logic_Operations/xor64b.v" { { "Info" "ISGN_ENTITY_NAME" "1 xor64b " "Found entity 1: xor64b" {  } { { "../hdl/DataFlow/ALU/Logic_Operations/xor64b.v" "" { Text "/home/sasaki/Documentos/Verilog/RV64F_Processor/hdl/DataFlow/ALU/Logic_Operations/xor64b.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685755629742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685755629742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sasaki/Documentos/Verilog/RV64F_Processor/hdl/DataFlow/ALU/Comparators/comparator_lt_unsigned.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/sasaki/Documentos/Verilog/RV64F_Processor/hdl/DataFlow/ALU/Comparators/comparator_lt_unsigned.v" { { "Info" "ISGN_ENTITY_NAME" "1 comparator_lt_unsigned " "Found entity 1: comparator_lt_unsigned" {  } { { "../hdl/DataFlow/ALU/Comparators/comparator_lt_unsigned.v" "" { Text "/home/sasaki/Documentos/Verilog/RV64F_Processor/hdl/DataFlow/ALU/Comparators/comparator_lt_unsigned.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685755629743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685755629743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sasaki/Documentos/Verilog/RV64F_Processor/hdl/DataFlow/ALU/Comparators/comparator_lt_signed.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/sasaki/Documentos/Verilog/RV64F_Processor/hdl/DataFlow/ALU/Comparators/comparator_lt_signed.v" { { "Info" "ISGN_ENTITY_NAME" "1 comparator_lt_signed " "Found entity 1: comparator_lt_signed" {  } { { "../hdl/DataFlow/ALU/Comparators/comparator_lt_signed.v" "" { Text "/home/sasaki/Documentos/Verilog/RV64F_Processor/hdl/DataFlow/ALU/Comparators/comparator_lt_signed.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685755629744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685755629744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sasaki/Documentos/Verilog/RV64F_Processor/hdl/DataFlow/ALU/Comparators/comparator_eq.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/sasaki/Documentos/Verilog/RV64F_Processor/hdl/DataFlow/ALU/Comparators/comparator_eq.v" { { "Info" "ISGN_ENTITY_NAME" "1 comparator_eq " "Found entity 1: comparator_eq" {  } { { "../hdl/DataFlow/ALU/Comparators/comparator_eq.v" "" { Text "/home/sasaki/Documentos/Verilog/RV64F_Processor/hdl/DataFlow/ALU/Comparators/comparator_eq.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685755629745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685755629745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sasaki/Documentos/Verilog/RV64F_Processor/hdl/DataFlow/ALU/Comparators/comparator.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/sasaki/Documentos/Verilog/RV64F_Processor/hdl/DataFlow/ALU/Comparators/comparator.v" { { "Info" "ISGN_ENTITY_NAME" "1 comparator " "Found entity 1: comparator" {  } { { "../hdl/DataFlow/ALU/Comparators/comparator.v" "" { Text "/home/sasaki/Documentos/Verilog/RV64F_Processor/hdl/DataFlow/ALU/Comparators/comparator.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685755629746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685755629746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sasaki/Documentos/Verilog/RV64F_Processor/hdl/DataFlow/ALU/Adder64b/partial_full_adder1b.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/sasaki/Documentos/Verilog/RV64F_Processor/hdl/DataFlow/ALU/Adder64b/partial_full_adder1b.v" { { "Info" "ISGN_ENTITY_NAME" "1 partial_full_adder1b " "Found entity 1: partial_full_adder1b" {  } { { "../hdl/DataFlow/ALU/Adder64b/partial_full_adder1b.v" "" { Text "/home/sasaki/Documentos/Verilog/RV64F_Processor/hdl/DataFlow/ALU/Adder64b/partial_full_adder1b.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685755629748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685755629748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sasaki/Documentos/Verilog/RV64F_Processor/hdl/DataFlow/ALU/Adder64b/cla_adder8b.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/sasaki/Documentos/Verilog/RV64F_Processor/hdl/DataFlow/ALU/Adder64b/cla_adder8b.v" { { "Info" "ISGN_ENTITY_NAME" "1 cla_adder8b " "Found entity 1: cla_adder8b" {  } { { "../hdl/DataFlow/ALU/Adder64b/cla_adder8b.v" "" { Text "/home/sasaki/Documentos/Verilog/RV64F_Processor/hdl/DataFlow/ALU/Adder64b/cla_adder8b.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685755629749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685755629749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sasaki/Documentos/Verilog/RV64F_Processor/hdl/DataFlow/ALU/Adder64b/cla_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/sasaki/Documentos/Verilog/RV64F_Processor/hdl/DataFlow/ALU/Adder64b/cla_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 cla_adder " "Found entity 1: cla_adder" {  } { { "../hdl/DataFlow/ALU/Adder64b/cla_adder.v" "" { Text "/home/sasaki/Documentos/Verilog/RV64F_Processor/hdl/DataFlow/ALU/Adder64b/cla_adder.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685755629751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685755629751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sasaki/Documentos/Verilog/RV64F_Processor/hdl/DataFlow/ALU/Adder64b/adder64b.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/sasaki/Documentos/Verilog/RV64F_Processor/hdl/DataFlow/ALU/Adder64b/adder64b.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder64b " "Found entity 1: adder64b" {  } { { "../hdl/DataFlow/ALU/Adder64b/adder64b.v" "" { Text "/home/sasaki/Documentos/Verilog/RV64F_Processor/hdl/DataFlow/ALU/Adder64b/adder64b.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685755629752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685755629752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sasaki/Documentos/Verilog/RV64F_Processor/hdl/DataFlow/ALU/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/sasaki/Documentos/Verilog/RV64F_Processor/hdl/DataFlow/ALU/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "../hdl/DataFlow/ALU/alu.v" "" { Text "/home/sasaki/Documentos/Verilog/RV64F_Processor/hdl/DataFlow/ALU/alu.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685755629753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685755629753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sasaki/Documentos/Verilog/RV64F_Processor/hdl/DataFlow/register.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/sasaki/Documentos/Verilog/RV64F_Processor/hdl/DataFlow/register.v" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "../hdl/DataFlow/register.v" "" { Text "/home/sasaki/Documentos/Verilog/RV64F_Processor/hdl/DataFlow/register.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685755629754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685755629754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sasaki/Documentos/Verilog/RV64F_Processor/hdl/DataFlow/regfile.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/sasaki/Documentos/Verilog/RV64F_Processor/hdl/DataFlow/regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "../hdl/DataFlow/regfile.v" "" { Text "/home/sasaki/Documentos/Verilog/RV64F_Processor/hdl/DataFlow/regfile.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685755629756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685755629756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sasaki/Documentos/Verilog/RV64F_Processor/hdl/DataFlow/reg_async_reset.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/sasaki/Documentos/Verilog/RV64F_Processor/hdl/DataFlow/reg_async_reset.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_async_reset " "Found entity 1: reg_async_reset" {  } { { "../hdl/DataFlow/reg_async_reset.v" "" { Text "/home/sasaki/Documentos/Verilog/RV64F_Processor/hdl/DataFlow/reg_async_reset.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685755629757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685755629757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sasaki/Documentos/Verilog/RV64F_Processor/hdl/DataFlow/mux_4to1.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/sasaki/Documentos/Verilog/RV64F_Processor/hdl/DataFlow/mux_4to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_4to1 " "Found entity 1: mux_4to1" {  } { { "../hdl/DataFlow/mux_4to1.v" "" { Text "/home/sasaki/Documentos/Verilog/RV64F_Processor/hdl/DataFlow/mux_4to1.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685755629758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685755629758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sasaki/Documentos/Verilog/RV64F_Processor/hdl/DataFlow/mux_2to1.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/sasaki/Documentos/Verilog/RV64F_Processor/hdl/DataFlow/mux_2to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2to1 " "Found entity 1: mux_2to1" {  } { { "../hdl/DataFlow/mux_2to1.v" "" { Text "/home/sasaki/Documentos/Verilog/RV64F_Processor/hdl/DataFlow/mux_2to1.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685755629759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685755629759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sasaki/Documentos/Verilog/RV64F_Processor/hdl/DataFlow/mem_extension.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/sasaki/Documentos/Verilog/RV64F_Processor/hdl/DataFlow/mem_extension.v" { { "Info" "ISGN_ENTITY_NAME" "1 mem_extension " "Found entity 1: mem_extension" {  } { { "../hdl/DataFlow/mem_extension.v" "" { Text "/home/sasaki/Documentos/Verilog/RV64F_Processor/hdl/DataFlow/mem_extension.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685755629760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685755629760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sasaki/Documentos/Verilog/RV64F_Processor/hdl/DataFlow/insn_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/sasaki/Documentos/Verilog/RV64F_Processor/hdl/DataFlow/insn_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 insn_memory " "Found entity 1: insn_memory" {  } { { "../hdl/DataFlow/insn_memory.v" "" { Text "/home/sasaki/Documentos/Verilog/RV64F_Processor/hdl/DataFlow/insn_memory.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685755629762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685755629762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sasaki/Documentos/Verilog/RV64F_Processor/hdl/DataFlow/imm_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/sasaki/Documentos/Verilog/RV64F_Processor/hdl/DataFlow/imm_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 imm_gen " "Found entity 1: imm_gen" {  } { { "../hdl/DataFlow/imm_gen.v" "" { Text "/home/sasaki/Documentos/Verilog/RV64F_Processor/hdl/DataFlow/imm_gen.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685755629763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685755629763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sasaki/Documentos/Verilog/RV64F_Processor/hdl/DataFlow/decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/sasaki/Documentos/Verilog/RV64F_Processor/hdl/DataFlow/decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "../hdl/DataFlow/decoder.v" "" { Text "/home/sasaki/Documentos/Verilog/RV64F_Processor/hdl/DataFlow/decoder.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685755629764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685755629764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sasaki/Documentos/Verilog/RV64F_Processor/hdl/DataFlow/dataflow.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/sasaki/Documentos/Verilog/RV64F_Processor/hdl/DataFlow/dataflow.v" { { "Info" "ISGN_ENTITY_NAME" "1 dataflow " "Found entity 1: dataflow" {  } { { "../hdl/DataFlow/dataflow.v" "" { Text "/home/sasaki/Documentos/Verilog/RV64F_Processor/hdl/DataFlow/dataflow.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685755629766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685755629766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sasaki/Documentos/Verilog/RV64F_Processor/hdl/DataFlow/data_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/sasaki/Documentos/Verilog/RV64F_Processor/hdl/DataFlow/data_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_memory " "Found entity 1: data_memory" {  } { { "../hdl/DataFlow/data_memory.v" "" { Text "/home/sasaki/Documentos/Verilog/RV64F_Processor/hdl/DataFlow/data_memory.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685755629767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685755629767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sasaki/Documentos/Verilog/RV64F_Processor/hdl/Control_Unit/FSM/fsm_load_store.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/sasaki/Documentos/Verilog/RV64F_Processor/hdl/Control_Unit/FSM/fsm_load_store.v" { { "Info" "ISGN_ENTITY_NAME" "1 fsm_load_store " "Found entity 1: fsm_load_store" {  } { { "../hdl/Control_Unit/FSM/fsm_load_store.v" "" { Text "/home/sasaki/Documentos/Verilog/RV64F_Processor/hdl/Control_Unit/FSM/fsm_load_store.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685755629769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685755629769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sasaki/Documentos/Verilog/RV64F_Processor/hdl/Control_Unit/FSM/fsm_branch_jump.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/sasaki/Documentos/Verilog/RV64F_Processor/hdl/Control_Unit/FSM/fsm_branch_jump.v" { { "Info" "ISGN_ENTITY_NAME" "1 fsm_branch_jump " "Found entity 1: fsm_branch_jump" {  } { { "../hdl/Control_Unit/FSM/fsm_branch_jump.v" "" { Text "/home/sasaki/Documentos/Verilog/RV64F_Processor/hdl/Control_Unit/FSM/fsm_branch_jump.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685755629770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685755629770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sasaki/Documentos/Verilog/RV64F_Processor/hdl/Control_Unit/FSM/fsm_alu.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/sasaki/Documentos/Verilog/RV64F_Processor/hdl/Control_Unit/FSM/fsm_alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 fsm_alu " "Found entity 1: fsm_alu" {  } { { "../hdl/Control_Unit/FSM/fsm_alu.v" "" { Text "/home/sasaki/Documentos/Verilog/RV64F_Processor/hdl/Control_Unit/FSM/fsm_alu.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685755629772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685755629772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sasaki/Documentos/Verilog/RV64F_Processor/hdl/Control_Unit/opdecoder.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/sasaki/Documentos/Verilog/RV64F_Processor/hdl/Control_Unit/opdecoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 opdecoder " "Found entity 1: opdecoder" {  } { { "../hdl/Control_Unit/opdecoder.v" "" { Text "/home/sasaki/Documentos/Verilog/RV64F_Processor/hdl/Control_Unit/opdecoder.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685755629773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685755629773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sasaki/Documentos/Verilog/RV64F_Processor/hdl/Control_Unit/control_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/sasaki/Documentos/Verilog/RV64F_Processor/hdl/Control_Unit/control_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "../hdl/Control_Unit/control_unit.v" "" { Text "/home/sasaki/Documentos/Verilog/RV64F_Processor/hdl/Control_Unit/control_unit.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685755629775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685755629775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sasaki/Documentos/Verilog/RV64F_Processor/hdl/Control_Unit/clock_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/sasaki/Documentos/Verilog/RV64F_Processor/hdl/Control_Unit/clock_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_gen " "Found entity 1: clock_gen" {  } { { "../hdl/Control_Unit/clock_gen.v" "" { Text "/home/sasaki/Documentos/Verilog/RV64F_Processor/hdl/Control_Unit/clock_gen.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685755629776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685755629776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sasaki/Documentos/Verilog/RV64F_Processor/hdl/cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/sasaki/Documentos/Verilog/RV64F_Processor/hdl/cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Found entity 1: cpu" {  } { { "../hdl/cpu.v" "" { Text "/home/sasaki/Documentos/Verilog/RV64F_Processor/hdl/cpu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685755629778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685755629778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE10_LITE_Golden_Top.v 1 1 " "Found 1 design units, including 1 entities, in source file DE10_LITE_Golden_Top.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_LITE_Golden_Top " "Found entity 1: DE10_LITE_Golden_Top" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "/home/sasaki/Documentos/Verilog/RV64F_Processor/synthesis/DE10_LITE_Golden_Top.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685755629779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685755629779 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "alu " "Elaborating entity \"alu\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1685755629870 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder64b adder64b:a0 " "Elaborating entity \"adder64b\" for hierarchy \"adder64b:a0\"" {  } { { "../hdl/DataFlow/ALU/alu.v" "a0" { Text "/home/sasaki/Documentos/Verilog/RV64F_Processor/hdl/DataFlow/ALU/alu.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685755629914 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cla_adder8b adder64b:a0\|cla_adder8b:u7_0 " "Elaborating entity \"cla_adder8b\" for hierarchy \"adder64b:a0\|cla_adder8b:u7_0\"" {  } { { "../hdl/DataFlow/ALU/Adder64b/adder64b.v" "u7_0" { Text "/home/sasaki/Documentos/Verilog/RV64F_Processor/hdl/DataFlow/ALU/Adder64b/adder64b.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685755629924 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "partial_full_adder1b adder64b:a0\|cla_adder8b:u7_0\|partial_full_adder1b:u0 " "Elaborating entity \"partial_full_adder1b\" for hierarchy \"adder64b:a0\|cla_adder8b:u7_0\|partial_full_adder1b:u0\"" {  } { { "../hdl/DataFlow/ALU/Adder64b/cla_adder8b.v" "u0" { Text "/home/sasaki/Documentos/Verilog/RV64F_Processor/hdl/DataFlow/ALU/Adder64b/cla_adder8b.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685755629929 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and64b and64b:band0 " "Elaborating entity \"and64b\" for hierarchy \"and64b:band0\"" {  } { { "../hdl/DataFlow/ALU/alu.v" "band0" { Text "/home/sasaki/Documentos/Verilog/RV64F_Processor/hdl/DataFlow/ALU/alu.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685755629974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or64b or64b:bor0 " "Elaborating entity \"or64b\" for hierarchy \"or64b:bor0\"" {  } { { "../hdl/DataFlow/ALU/alu.v" "bor0" { Text "/home/sasaki/Documentos/Verilog/RV64F_Processor/hdl/DataFlow/ALU/alu.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685755629980 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xor64b xor64b:bxor0 " "Elaborating entity \"xor64b\" for hierarchy \"xor64b:bxor0\"" {  } { { "../hdl/DataFlow/ALU/alu.v" "bxor0" { Text "/home/sasaki/Documentos/Verilog/RV64F_Processor/hdl/DataFlow/ALU/alu.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685755629988 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "left_lshifter left_lshifter:lefts0 " "Elaborating entity \"left_lshifter\" for hierarchy \"left_lshifter:lefts0\"" {  } { { "../hdl/DataFlow/ALU/alu.v" "lefts0" { Text "/home/sasaki/Documentos/Verilog/RV64F_Processor/hdl/DataFlow/ALU/alu.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685755629994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "right_shifter right_shifter:rights0 " "Elaborating entity \"right_shifter\" for hierarchy \"right_shifter:rights0\"" {  } { { "../hdl/DataFlow/ALU/alu.v" "rights0" { Text "/home/sasaki/Documentos/Verilog/RV64F_Processor/hdl/DataFlow/ALU/alu.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685755630001 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparator comparator:c0 " "Elaborating entity \"comparator\" for hierarchy \"comparator:c0\"" {  } { { "../hdl/DataFlow/ALU/alu.v" "c0" { Text "/home/sasaki/Documentos/Verilog/RV64F_Processor/hdl/DataFlow/ALU/alu.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685755630009 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparator_eq comparator:c0\|comparator_eq:E0 " "Elaborating entity \"comparator_eq\" for hierarchy \"comparator:c0\|comparator_eq:E0\"" {  } { { "../hdl/DataFlow/ALU/Comparators/comparator.v" "E0" { Text "/home/sasaki/Documentos/Verilog/RV64F_Processor/hdl/DataFlow/ALU/Comparators/comparator.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685755630014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparator_lt_unsigned comparator:c0\|comparator_lt_unsigned:CU0 " "Elaborating entity \"comparator_lt_unsigned\" for hierarchy \"comparator:c0\|comparator_lt_unsigned:CU0\"" {  } { { "../hdl/DataFlow/ALU/Comparators/comparator.v" "CU0" { Text "/home/sasaki/Documentos/Verilog/RV64F_Processor/hdl/DataFlow/ALU/Comparators/comparator.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685755630018 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparator_lt_signed comparator:c0\|comparator_lt_signed:CS0 " "Elaborating entity \"comparator_lt_signed\" for hierarchy \"comparator:c0\|comparator_lt_signed:CS0\"" {  } { { "../hdl/DataFlow/ALU/Comparators/comparator.v" "CS0" { Text "/home/sasaki/Documentos/Verilog/RV64F_Processor/hdl/DataFlow/ALU/Comparators/comparator.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685755630021 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1685755633057 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1685755636587 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685755636587 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1508 " "Implemented 1508 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "132 " "Implemented 132 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1685755636827 ""} { "Info" "ICUT_CUT_TM_OPINS" "67 " "Implemented 67 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1685755636827 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1309 " "Implemented 1309 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1685755636827 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1685755636827 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "377 " "Peak virtual memory: 377 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1685755636843 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun  2 22:27:16 2023 " "Processing ended: Fri Jun  2 22:27:16 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1685755636843 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:24 " "Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1685755636843 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:48 " "Total CPU time (on all processors): 00:00:48" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1685755636843 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1685755636843 ""}
