use prjcombine_interconnect::{bels, db::BelSlotId};

bels![
    SLICE0,
    SLICE1,
    BRAM_F,
    BRAM_H0,
    BRAM_H1,
    DSP,
    ILOGIC0,
    ILOGIC1,
    OLOGIC0,
    OLOGIC1,
    IODELAY0,
    IODELAY1,
    IOB0,
    IOB1,
    IOICLK0,
    IOICLK1,
    IOI,
    DCM0,
    DCM1,
    PLL,
    CMT,
    DCM_BUFPLL_BUF_S,
    DCM_BUFPLL_BUF_S_MID,
    DCM_BUFPLL_BUF_N,
    DCM_BUFPLL_BUF_N_MID,
    PLL_BUFPLL,
    MCB,
    PCIE,
    GTP,
    BUFDS0,
    BUFDS1,
    PCILOGICSE,
    OCT_CAL0,
    OCT_CAL1,
    OCT_CAL2,
    OCT_CAL3,
    OCT_CAL4,
    OCT_CAL5,
    PMV,
    DNA_PORT,
    ICAP,
    SPI_ACCESS,
    SUSPEND_SYNC,
    POST_CRC_INTERNAL,
    STARTUP,
    SLAVE_SPI,
    BSCAN0,
    BSCAN1,
    BSCAN2,
    BSCAN3,
    HCLK,
    BUFH_W0,
    BUFH_W1,
    BUFH_W2,
    BUFH_W3,
    BUFH_W4,
    BUFH_W5,
    BUFH_W6,
    BUFH_W7,
    BUFH_W8,
    BUFH_W9,
    BUFH_W10,
    BUFH_W11,
    BUFH_W12,
    BUFH_W13,
    BUFH_W14,
    BUFH_W15,
    BUFH_E0,
    BUFH_E1,
    BUFH_E2,
    BUFH_E3,
    BUFH_E4,
    BUFH_E5,
    BUFH_E6,
    BUFH_E7,
    BUFH_E8,
    BUFH_E9,
    BUFH_E10,
    BUFH_E11,
    BUFH_E12,
    BUFH_E13,
    BUFH_E14,
    BUFH_E15,
    HCLK_ROW,
    BUFGMUX0,
    BUFGMUX1,
    BUFGMUX2,
    BUFGMUX3,
    BUFGMUX4,
    BUFGMUX5,
    BUFGMUX6,
    BUFGMUX7,
    BUFGMUX8,
    BUFGMUX9,
    BUFGMUX10,
    BUFGMUX11,
    BUFGMUX12,
    BUFGMUX13,
    BUFGMUX14,
    BUFGMUX15,
    CLKC,
    CLKC_BUFPLL,
    BUFIO2_0,
    BUFIO2_1,
    BUFIO2_2,
    BUFIO2_3,
    BUFIO2_4,
    BUFIO2_5,
    BUFIO2_6,
    BUFIO2_7,
    BUFIO2FB_0,
    BUFIO2FB_1,
    BUFIO2FB_2,
    BUFIO2FB_3,
    BUFIO2FB_4,
    BUFIO2FB_5,
    BUFIO2FB_6,
    BUFIO2FB_7,
    BUFPLL0,
    BUFPLL1,
    BUFPLL_MCB,
    BUFPLL_OUT,
    BUFPLL_INS_LR,
    BUFPLL_INS_BT,
    // RE-only detritus?
    BTIOI_CLK,
    LRIOI_CLK,
    LRIOI_CLK_TERM,
    PCI_CE_TRUNK_BUF,
    PCI_CE_V_BUF,
    PCI_CE_H_BUF,
    PCI_CE_SPLIT,
    HCLK_V_MIDBUF,
    CKPIN_V_MIDBUF,
    CKPIN_H_MIDBUF,
    HCLK_H_MIDBUF,
    BUFIO2_INS,
    BUFIO2_CKPIN,
    BUFPLL_BUF,
    CLKPIN_BUF,
    GTP_H_BUF,
    MCB_TIE_CLK,
    MCB_TIE_DQS0,
    MCB_TIE_DQS1,
    TIEOFF_IOI,
    TIEOFF_REG,
    TIEOFF_PLL,
    TIEOFF_CLK,
    TIEOFF_DQS0,
    TIEOFF_DQS1,
    IPAD_RXP0,
    IPAD_RXN0,
    IPAD_RXP1,
    IPAD_RXN1,
    IPAD_CLKP0,
    IPAD_CLKN0,
    IPAD_CLKP1,
    IPAD_CLKN1,
    OPAD_TXP0,
    OPAD_TXN0,
    OPAD_TXP1,
    OPAD_TXN1,
    GTP_BUF,
];

pub const SLICE: [BelSlotId; 2] = [SLICE0, SLICE1];
pub const ILOGIC: [BelSlotId; 2] = [ILOGIC0, ILOGIC1];
pub const OLOGIC: [BelSlotId; 2] = [OLOGIC0, OLOGIC1];
pub const IODELAY: [BelSlotId; 2] = [IODELAY0, IODELAY1];
pub const IOICLK: [BelSlotId; 2] = [IOICLK0, IOICLK1];
pub const IOB: [BelSlotId; 2] = [IOB0, IOB1];
pub const DCM: [BelSlotId; 2] = [DCM0, DCM1];
pub const BUFIO2: [BelSlotId; 8] = [
    BUFIO2_0, BUFIO2_1, BUFIO2_2, BUFIO2_3, BUFIO2_4, BUFIO2_5, BUFIO2_6, BUFIO2_7,
];
pub const BUFIO2FB: [BelSlotId; 8] = [
    BUFIO2FB_0, BUFIO2FB_1, BUFIO2FB_2, BUFIO2FB_3, BUFIO2FB_4, BUFIO2FB_5, BUFIO2FB_6, BUFIO2FB_7,
];
pub const BUFPLL: [BelSlotId; 2] = [BUFPLL0, BUFPLL1];
pub const BUFDS: [BelSlotId; 2] = [BUFDS0, BUFDS1];
pub const BUFH_W: [BelSlotId; 16] = [
    BUFH_W0, BUFH_W1, BUFH_W2, BUFH_W3, BUFH_W4, BUFH_W5, BUFH_W6, BUFH_W7, BUFH_W8, BUFH_W9,
    BUFH_W10, BUFH_W11, BUFH_W12, BUFH_W13, BUFH_W14, BUFH_W15,
];
pub const BUFH_E: [BelSlotId; 16] = [
    BUFH_E0, BUFH_E1, BUFH_E2, BUFH_E3, BUFH_E4, BUFH_E5, BUFH_E6, BUFH_E7, BUFH_E8, BUFH_E9,
    BUFH_E10, BUFH_E11, BUFH_E12, BUFH_E13, BUFH_E14, BUFH_E15,
];
pub const BUFGMUX: [BelSlotId; 16] = [
    BUFGMUX0, BUFGMUX1, BUFGMUX2, BUFGMUX3, BUFGMUX4, BUFGMUX5, BUFGMUX6, BUFGMUX7, BUFGMUX8,
    BUFGMUX9, BUFGMUX10, BUFGMUX11, BUFGMUX12, BUFGMUX13, BUFGMUX14, BUFGMUX15,
];
pub const BSCAN: [BelSlotId; 4] = [BSCAN0, BSCAN1, BSCAN2, BSCAN3];
