git clone --depth 1 --no-tags https://github.com/davidetiddia/ISA_lab3_base_core.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/344532034
git clone --depth 1 --no-tags https://github.com/Zachattack98/CS168-Verilog-Simulation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/345387331
git clone --depth 1 --no-tags https://github.com/zhitai-yu/riscv.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/349749441
git clone --depth 1 --no-tags https://github.com/xscomeon/8-Bit-RISC-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/350367617
git clone --depth 1 --no-tags https://github.com/unal-edigital2-labs/lab01-alu-grupo14.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/349065205
git clone --depth 1 --no-tags https://github.com/alien18331/VSD.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/349083385
git clone --depth 1 --no-tags https://github.com/isu92neth/Building-a-Simple-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/349411713
git clone --depth 1 --no-tags https://github.com/sbaby171/digital-design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/349836362
git clone --depth 1 --no-tags https://github.com/andrsonin/FPGA_lib.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/349836454
git clone --depth 1 --no-tags https://github.com/SengerM/PSITestSetupFPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/349827947
git clone --depth 1 --no-tags https://github.com/jreindel/VerilogScripts.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/352703764
git clone --depth 1 --no-tags https://github.com/Smile834/full-five-stage-pipeline.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/350628040
git clone --depth 1 --no-tags https://github.com/NotEnterprising/CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/350180899
git clone --depth 1 --no-tags https://github.com/siajessica/CA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/350193866
git clone --depth 1 --no-tags https://github.com/pandey-99/verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/351143548
git clone --depth 1 --no-tags https://github.com/grawknuggle/SIMPS-10M04.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/350917457
git clone --depth 1 --no-tags https://github.com/Kyle-Kirsten/mips.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/343631855
git clone --depth 1 --no-tags https://github.com/choisium/CSED311.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/341800219
git clone --depth 1 --no-tags https://github.com/Luke-Jacobs/SOC-Labs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/348846080
git clone --depth 1 --no-tags https://github.com/EngincanVaran/CS303-Logic-and-Digital-System-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/345971126
git clone --depth 1 --no-tags https://github.com/OllyKao/Verilog_Practice.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/349133562
git clone --depth 1 --no-tags https://github.com/suqianwang/Microprocessor-System-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/349267804
git clone --depth 1 --no-tags https://github.com/derekbarbosa/EC413.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/342699625
git clone --depth 1 --no-tags https://github.com/JesusMaba95/Martin_Barroso_T4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/342974492
git clone --depth 1 --no-tags https://github.com/dclab02/lab2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/344790199
git clone --depth 1 --no-tags https://github.com/wojtekowski/reverse-polish-notation-calculator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/343915012
git clone --depth 1 --no-tags https://github.com/ivancheprasov/cicruitDesignLab1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/344414134
git clone --depth 1 --no-tags https://github.com/unal-edigital2-labs/lab01-alu-grupo12.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/349066279
git clone --depth 1 --no-tags https://github.com/SokolovVadim/TCD.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/349092914
git clone --depth 1 --no-tags https://github.com/nezly2/ALU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/350825809
git clone --depth 1 --no-tags https://github.com/adwranovsky/timer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/347717062
git clone --depth 1 --no-tags https://github.com/allama-prabhu/verilog_practice_codes.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/348418404
git clone --depth 1 --no-tags https://github.com/fuxkingmen/Vhdl.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/349659045
git clone --depth 1 --no-tags https://github.com/crlarsen/sigmul_10-1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/349802667
git clone --depth 1 --no-tags https://github.com/Moein-Karami/Digital-Logic-Design-Laboratory.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/351223751
git clone --depth 1 --no-tags https://github.com/zaferaltay/CSE-331-503-Computer-Organization.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/349467750
git clone --depth 1 --no-tags https://github.com/VictorDuart/processador-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/350393868
git clone --depth 1 --no-tags https://github.com/cel8473/CMPE260-Spring-2019.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/344313130
git clone --depth 1 --no-tags https://github.com/unal-edigital1-lab/lab00-jcaipap.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/346418290
git clone --depth 1 --no-tags https://github.com/zzhang681/arduino_fpga_mar06.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/345296427
git clone --depth 1 --no-tags https://github.com/YazanHussnain/Implementation-of-Reduced-RISCV-Instruction-Set.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/345293290
git clone --depth 1 --no-tags https://github.com/Liuian/1092_COMPUTER_ORGANIZATION.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/345037884
git clone --depth 1 --no-tags https://github.com/GokselOnal/Computer-Architecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/344927210
git clone --depth 1 --no-tags https://github.com/salvoronis/FFBD_lab2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/348880864
git clone --depth 1 --no-tags https://github.com/twliCS/CAD.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/352088720
git clone --depth 1 --no-tags https://github.com/JesusMaba95/Martin_Barroso_P1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/352137486
git clone --depth 1 --no-tags https://github.com/JFraire1/341VerilogLabs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/351867962
git clone --depth 1 --no-tags https://github.com/ze-ayush/CompArch.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/346975708
git clone --depth 1 --no-tags https://github.com/aqweszxcd/LHJcpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/344131836
git clone --depth 1 --no-tags https://github.com/ResedentSleeper/S-tech.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/345465383
git clone --depth 1 --no-tags https://github.com/rondayvoo/EE2026_Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/345689443
git clone --depth 1 --no-tags https://github.com/mfkiwl/RV_Undergraduate.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/341813271
git clone --depth 1 --no-tags https://github.com/chris861014/HDL-8bit_adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/343291190
git clone --depth 1 --no-tags https://github.com/Saeed-Akbar0020/DSD.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/342236881
git clone --depth 1 --no-tags https://github.com/shrikant-stu/simple-verilog-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/342497642
git clone --depth 1 --no-tags https://github.com/HighCheems/ReponayKphaiChuyende.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/343693948
git clone --depth 1 --no-tags https://github.com/timothypmurphy/Computer-Architecutre.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/343178900
git clone --depth 1 --no-tags https://github.com/NguyenKimQuoc/KTMT-UIT.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/342501536
git clone --depth 1 --no-tags https://github.com/Gokula-kannan/VLSI-projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/341587045
git clone --depth 1 --no-tags https://github.com/raja-aadhithan/HDLBits.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/348204576
git clone --depth 1 --no-tags https://github.com/HaiHardware/Exercise.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/349376489
git clone --depth 1 --no-tags https://github.com/tompainadath/Single_Cycle_Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/343235355
git clone --depth 1 --no-tags https://github.com/matthiaskonrath/md4-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/343713536
git clone --depth 1 --no-tags https://github.com/shixu312349410/vscode_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/343766788
git clone --depth 1 --no-tags https://github.com/iftimeadrian31/Simulare-AM2940.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/344960489
git clone --depth 1 --no-tags https://github.com/highpreef/HDL_Microprocessor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/344998604
git clone --depth 1 --no-tags https://github.com/Kratlis/FunctionalCircuitry_lab1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/344412969
git clone --depth 1 --no-tags https://github.com/Raitis3000/seven_segmen_fpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/347122424
git clone --depth 1 --no-tags https://github.com/mikexue7/mult_div.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/345786751
git clone --depth 1 --no-tags https://github.com/Filippo39/Benchmarks.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/345744778
git clone --depth 1 --no-tags https://github.com/grant890613/Mips-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/345733404
git clone --depth 1 --no-tags https://github.com/FrancoGP1/Digital-Clock-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/346462754
git clone --depth 1 --no-tags https://github.com/alpaslanhamzaoglu/cs303-term-project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/345907025
git clone --depth 1 --no-tags https://github.com/Joyonclear/digital_clock.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/346332236
git clone --depth 1 --no-tags https://github.com/chuongsecvay/CE434.L21-Group-12.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/351812250
git clone --depth 1 --no-tags https://github.com/ajaynair123/floating-point-addsub.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/352323883
git clone --depth 1 --no-tags https://github.com/ajaynair123/restoring-division.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/352322452
git clone --depth 1 --no-tags https://github.com/jiotich/verilogSamples.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/350112955
git clone --depth 1 --no-tags https://github.com/NoelCav/PipelinedMips.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/351244049
git clone --depth 1 --no-tags https://github.com/noasulli/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/352786900
git clone --depth 1 --no-tags https://github.com/luistrejohi/hdl.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/350548508
git clone --depth 1 --no-tags https://github.com/mirceapioan/RISC-V-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/346074395
git clone --depth 1 --no-tags https://github.com/adwranovsky/pmod_ad1_example.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/347717605
git clone --depth 1 --no-tags https://github.com/Syormon/BreadboardComputer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/347778408
git clone --depth 1 --no-tags https://github.com/LINGyue-dot/Snake_FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/342889792
git clone --depth 1 --no-tags https://github.com/malikturkoglu/Design-Single-Cycle-MIMPS-with-Logisim.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/346833472
git clone --depth 1 --no-tags https://github.com/unal-edigital1-lab/lab00-nicolasv30.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/346416755
git clone --depth 1 --no-tags https://github.com/erivera5/adler32.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/346586579
git clone --depth 1 --no-tags https://github.com/kartikeyrai-me/Booth-Multiplier-with-BIST-Feature.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/347259784
git clone --depth 1 --no-tags https://github.com/OgunG/FBU-CPU-RTL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/350715886
git clone --depth 1 --no-tags https://github.com/unal-edigital1-lab/lab00-SebastianAriasGonzalez.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/346391227
git clone --depth 1 --no-tags https://github.com/anmelus/RSA-Encryption-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/346508997
git clone --depth 1 --no-tags https://github.com/luan12689/IC_Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/350942079
git clone --depth 1 --no-tags https://github.com/ferris-lucas/embedded-devices.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/350180290
git clone --depth 1 --no-tags https://github.com/amisaraaah/ASICDesign.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/350778121
git clone --depth 1 --no-tags https://github.com/Sandyyadav3003/MyFirstProject.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/350779078
git clone --depth 1 --no-tags https://github.com/liaukovv/multi_cycle.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/352364575
git clone --depth 1 --no-tags https://github.com/ForestLiu1998/ULSoC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/352494442
git clone --depth 1 --no-tags https://github.com/AmnesiacGarden/SingleCPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/352500538
git clone --depth 1 --no-tags https://github.com/sober235/FPGA-based-MPI-system.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/341894534
