#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0xa1f3a0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0xa30e50 .scope module, "tb" "tb" 3 101;
 .timescale -12 -12;
L_0xa1d280 .functor NOT 1, L_0xa78b10, C4<0>, C4<0>, C4<0>;
L_0xa1d780 .functor XOR 1, L_0xa787c0, L_0xa78880, C4<0>, C4<0>;
L_0xa1df00 .functor XOR 1, L_0xa1d780, L_0xa789a0, C4<0>, C4<0>;
v0xa675e0_0 .net *"_ivl_10", 0 0, L_0xa789a0;  1 drivers
v0xa676e0_0 .net *"_ivl_12", 0 0, L_0xa1df00;  1 drivers
v0xa677c0_0 .net *"_ivl_2", 0 0, L_0xa78720;  1 drivers
v0xa67880_0 .net *"_ivl_4", 0 0, L_0xa787c0;  1 drivers
v0xa67960_0 .net *"_ivl_6", 0 0, L_0xa78880;  1 drivers
v0xa67a90_0 .net *"_ivl_8", 0 0, L_0xa1d780;  1 drivers
v0xa67b70_0 .var "clk", 0 0;
v0xa67c10_0 .net "in", 0 0, v0xa663a0_0;  1 drivers
v0xa67cb0_0 .net "out_dut", 0 0, v0xa67070_0;  1 drivers
v0xa67de0_0 .net "out_ref", 0 0, L_0xa78540;  1 drivers
v0xa67e80_0 .net "reset", 0 0, v0xa66470_0;  1 drivers
v0xa67f20_0 .var/2u "stats1", 159 0;
v0xa67fc0_0 .var/2u "strobe", 0 0;
v0xa68080_0 .net "tb_match", 0 0, L_0xa78b10;  1 drivers
v0xa68120_0 .net "tb_mismatch", 0 0, L_0xa1d280;  1 drivers
v0xa681c0_0 .net "wavedrom_enable", 0 0, v0xa66610_0;  1 drivers
v0xa68290_0 .net "wavedrom_title", 511 0, v0xa66700_0;  1 drivers
L_0xa78720 .concat [ 1 0 0 0], L_0xa78540;
L_0xa787c0 .concat [ 1 0 0 0], L_0xa78540;
L_0xa78880 .concat [ 1 0 0 0], v0xa67070_0;
L_0xa789a0 .concat [ 1 0 0 0], L_0xa78540;
L_0xa78b10 .cmp/eeq 1, L_0xa78720, L_0xa1df00;
S_0xa39510 .scope module, "good1" "reference_module" 3 142, 3 4 0, S_0xa30e50;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "in";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 1 "out";
P_0xa42890 .param/l "A" 0 3 10, +C4<00000000000000000000000000000000>;
P_0xa428d0 .param/l "B" 0 3 10, +C4<00000000000000000000000000000001>;
v0xa21df0_0 .net *"_ivl_0", 31 0, L_0xa68390;  1 drivers
L_0x7f479f872018 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xa21fe0_0 .net *"_ivl_3", 30 0, L_0x7f479f872018;  1 drivers
L_0x7f479f872060 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0xa1d2f0_0 .net/2u *"_ivl_4", 31 0, L_0x7f479f872060;  1 drivers
v0xa1d590_0 .net "clk", 0 0, v0xa67b70_0;  1 drivers
v0xa1d850_0 .net "in", 0 0, v0xa663a0_0;  alias, 1 drivers
v0xa1e050_0 .var "next", 0 0;
v0xa1e510_0 .net "out", 0 0, L_0xa78540;  alias, 1 drivers
v0xa653a0_0 .net "reset", 0 0, v0xa66470_0;  alias, 1 drivers
v0xa65460_0 .var "state", 0 0;
E_0xa2ea70 .event posedge, v0xa1d590_0;
E_0xa2e810 .event anyedge, v0xa65460_0, v0xa1d850_0;
L_0xa68390 .concat [ 1 31 0 0], v0xa65460_0, L_0x7f479f872018;
L_0xa78540 .cmp/eq 32, L_0xa68390, L_0x7f479f872060;
S_0xa65630 .scope module, "stim1" "stimulus_gen" 3 137, 3 32 0, S_0xa30e50;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "in";
    .port_info 2 /OUTPUT 1 "reset";
    .port_info 3 /OUTPUT 512 "wavedrom_title";
    .port_info 4 /OUTPUT 1 "wavedrom_enable";
    .port_info 5 /INPUT 1 "tb_match";
v0xa662d0_0 .net "clk", 0 0, v0xa67b70_0;  alias, 1 drivers
v0xa663a0_0 .var "in", 0 0;
v0xa66470_0 .var "reset", 0 0;
v0xa66570_0 .net "tb_match", 0 0, L_0xa78b10;  alias, 1 drivers
v0xa66610_0 .var "wavedrom_enable", 0 0;
v0xa66700_0 .var "wavedrom_title", 511 0;
E_0xa159f0/0 .event negedge, v0xa1d590_0;
E_0xa159f0/1 .event posedge, v0xa1d590_0;
E_0xa159f0 .event/or E_0xa159f0/0, E_0xa159f0/1;
S_0xa658d0 .scope task, "reset_test" "reset_test" 3 40, 3 40 0, S_0xa65630;
 .timescale -12 -12;
v0xa65b10_0 .var/2u "arfail", 0 0;
v0xa65bf0_0 .var "async", 0 0;
v0xa65cb0_0 .var/2u "datafail", 0 0;
v0xa65d50_0 .var/2u "srfail", 0 0;
E_0xa479c0 .event negedge, v0xa1d590_0;
TD_tb.stim1.reset_test ;
    %wait E_0xa2ea70;
    %wait E_0xa2ea70;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xa66470_0, 0;
    %pushi/vec4 3, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xa2ea70;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %wait E_0xa479c0;
    %load/vec4 v0xa66570_0;
    %nor/r;
    %cast2;
    %store/vec4 v0xa65cb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xa66470_0, 0;
    %wait E_0xa2ea70;
    %load/vec4 v0xa66570_0;
    %nor/r;
    %cast2;
    %store/vec4 v0xa65b10_0, 0, 1;
    %wait E_0xa2ea70;
    %load/vec4 v0xa66570_0;
    %nor/r;
    %cast2;
    %store/vec4 v0xa65d50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xa66470_0, 0;
    %load/vec4 v0xa65d50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %vpi_call/w 3 54 "$display", "Hint: Your reset doesn't seem to be working." {0 0 0};
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0xa65b10_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.6, 9;
    %load/vec4 v0xa65bf0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/1 T_0.7, 9;
    %load/vec4 v0xa65cb0_0;
    %nor/r;
    %or;
T_0.7;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0xa65bf0_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.8, 8;
    %pushi/vec4 1634957678, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_0.9, 8;
T_0.8 ; End of true expr.
    %pushi/vec4 7567726, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/0 T_0.9, 8;
 ; End of false expr.
    %blend;
T_0.9;
    %vpi_call/w 3 56 "$display", "Hint: Your reset should be %0s, but doesn't appear to be.", S<0,vec4,u96> {1 0 0};
T_0.4 ;
T_0.3 ;
    %end;
S_0xa65e10 .scope task, "wavedrom_start" "wavedrom_start" 3 67, 3 67 0, S_0xa65630;
 .timescale -12 -12;
v0xa66010_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0xa660f0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 70, 3 70 0, S_0xa65630;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0xa66860 .scope module, "top_module1" "top_module" 3 148, 4 1 0, S_0xa30e50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "in";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 1 "out";
v0xa66be0_0 .net "clk", 0 0, v0xa67b70_0;  alias, 1 drivers
v0xa66cf0_0 .net "in", 0 0, v0xa663a0_0;  alias, 1 drivers
v0xa66e00_0 .var "next_out", 0 0;
v0xa66ea0_0 .var "next_state", 1 0;
v0xa66f60_0 .net "out", 0 0, v0xa67070_0;  alias, 1 drivers
v0xa67070_0 .var "out_reg", 0 0;
v0xa67130_0 .net "reset", 0 0, v0xa66470_0;  alias, 1 drivers
v0xa67220_0 .var "state_reg", 1 0;
E_0xa2ef90 .event anyedge, v0xa67220_0;
E_0xa66b20 .event anyedge, v0xa1d850_0, v0xa67220_0;
E_0xa66b80 .event posedge, v0xa653a0_0, v0xa1d590_0;
S_0xa67380 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 156, 3 156 0, S_0xa30e50;
 .timescale -12 -12;
E_0xa67560 .event anyedge, v0xa67fc0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_3.10 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.11, 5;
    %jmp/1 T_3.11, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0xa67fc0_0;
    %nor/r;
    %assign/vec4 v0xa67fc0_0, 0;
    %wait E_0xa67560;
    %jmp T_3.10;
T_3.11 ;
    %pop/vec4 1;
    %end;
    .scope S_0xa65630;
T_4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xa66470_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xa663a0_0, 0;
    %wait E_0xa2ea70;
    %wait E_0xa2ea70;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xa66470_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xa663a0_0, 0;
    %wait E_0xa2ea70;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xa663a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xa65bf0_0, 0, 1;
    %fork TD_tb.stim1.reset_test, S_0xa658d0;
    %join;
    %wait E_0xa2ea70;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xa663a0_0, 0;
    %wait E_0xa2ea70;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xa663a0_0, 0;
    %wait E_0xa2ea70;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xa663a0_0, 0;
    %wait E_0xa2ea70;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xa663a0_0, 0;
    %wait E_0xa2ea70;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xa663a0_0, 0;
    %wait E_0xa479c0;
    %fork TD_tb.stim1.wavedrom_stop, S_0xa660f0;
    %join;
    %pushi/vec4 200, 0, 32;
T_4.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.1, 5;
    %jmp/1 T_4.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xa159f0;
    %vpi_func 3 92 "$random" 32 {0 0 0};
    %pad/s 1;
    %assign/vec4 v0xa663a0_0, 0;
    %vpi_func 3 93 "$random" 32 {0 0 0};
    %pushi/vec4 7, 0, 32;
    %and;
    %nor/r;
    %assign/vec4 v0xa66470_0, 0;
    %jmp T_4.0;
T_4.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 96 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_0xa39510;
T_5 ;
Ewait_0 .event/or E_0xa2e810, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0xa65460_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %jmp T_5.2;
T_5.0 ;
    %load/vec4 v0xa1d850_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.3, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_5.4, 8;
T_5.3 ; End of true expr.
    %pushi/vec4 1, 0, 32;
    %jmp/0 T_5.4, 8;
 ; End of false expr.
    %blend;
T_5.4;
    %pad/s 1;
    %store/vec4 v0xa1e050_0, 0, 1;
    %jmp T_5.2;
T_5.1 ;
    %load/vec4 v0xa1d850_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.5, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_5.6, 8;
T_5.5 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_5.6, 8;
 ; End of false expr.
    %blend;
T_5.6;
    %pad/s 1;
    %store/vec4 v0xa1e050_0, 0, 1;
    %jmp T_5.2;
T_5.2 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0xa39510;
T_6 ;
    %wait E_0xa2ea70;
    %load/vec4 v0xa653a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xa65460_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0xa1e050_0;
    %assign/vec4 v0xa65460_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0xa66860;
T_7 ;
    %wait E_0xa66b80;
    %load/vec4 v0xa67130_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0xa67220_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0xa66ea0_0;
    %assign/vec4 v0xa67220_0, 0;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0xa66860;
T_8 ;
    %wait E_0xa2ea70;
    %load/vec4 v0xa66e00_0;
    %assign/vec4 v0xa67070_0, 0;
    %jmp T_8;
    .thread T_8;
    .scope S_0xa66860;
T_9 ;
    %wait E_0xa66b20;
    %load/vec4 v0xa67220_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0xa66ea0_0, 0, 2;
    %jmp T_9.3;
T_9.0 ;
    %load/vec4 v0xa66cf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0xa66ea0_0, 0, 2;
    %jmp T_9.5;
T_9.4 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0xa66ea0_0, 0, 2;
T_9.5 ;
    %jmp T_9.3;
T_9.1 ;
    %load/vec4 v0xa66cf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.6, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0xa66ea0_0, 0, 2;
    %jmp T_9.7;
T_9.6 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0xa66ea0_0, 0, 2;
T_9.7 ;
    %jmp T_9.3;
T_9.3 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0xa66860;
T_10 ;
    %wait E_0xa2ef90;
    %load/vec4 v0xa67220_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xa66e00_0, 0, 1;
    %jmp T_10.3;
T_10.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xa66e00_0, 0, 1;
    %jmp T_10.3;
T_10.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xa66e00_0, 0, 1;
    %jmp T_10.3;
T_10.3 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0xa30e50;
T_11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xa67b70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xa67fc0_0, 0, 1;
    %end;
    .thread T_11, $init;
    .scope S_0xa30e50;
T_12 ;
T_12.0 ;
    %delay 5, 0;
    %load/vec4 v0xa67b70_0;
    %inv;
    %store/vec4 v0xa67b70_0, 0, 1;
    %jmp T_12.0;
T_12.1 ;
    %end;
    .thread T_12;
    .scope S_0xa30e50;
T_13 ;
    %vpi_call/w 3 129 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 130 "$dumpvars", 32'sb00000000000000000000000000000001, v0xa662d0_0, v0xa68120_0, v0xa67b70_0, v0xa67c10_0, v0xa67e80_0, v0xa67de0_0, v0xa67cb0_0 {0 0 0};
    %end;
    .thread T_13;
    .scope S_0xa30e50;
T_14 ;
    %load/vec4 v0xa67f20_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_14.0, 4;
    %load/vec4 v0xa67f20_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0xa67f20_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 165 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_14.1;
T_14.0 ;
    %vpi_call/w 3 166 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_14.1 ;
    %load/vec4 v0xa67f20_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xa67f20_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 168 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 169 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0xa67f20_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xa67f20_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 170 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_14, $final;
    .scope S_0xa30e50;
T_15 ;
    %wait E_0xa159f0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xa67f20_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xa67f20_0, 4, 32;
    %load/vec4 v0xa68080_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %load/vec4 v0xa67f20_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_15.2, 4;
    %vpi_func 3 181 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xa67f20_0, 4, 32;
T_15.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xa67f20_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xa67f20_0, 4, 32;
T_15.0 ;
    %load/vec4 v0xa67de0_0;
    %load/vec4 v0xa67de0_0;
    %load/vec4 v0xa67cb0_0;
    %xor;
    %load/vec4 v0xa67de0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_15.4, 6;
    %load/vec4 v0xa67f20_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_15.6, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xa67f20_0, 4, 32;
T_15.6 ;
    %load/vec4 v0xa67f20_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xa67f20_0, 4, 32;
T_15.4 ;
    %jmp T_15;
    .thread T_15;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/fsm1s/fsm1s_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3.5_turbo_16k/can5_depth1/human/fsm1s/iter0/response1/top_module.sv";
