

================================================================
== Vitis HLS Report for 'krnl_vadd_Pipeline_vadd1'
================================================================
* Date:           Mon Jan 24 15:56:36 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        krnl_vadd
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcvu9p-flgb2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.920 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      260|      260|  1.040 us|  1.040 us|  260|  260|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- vadd1   |      258|      258|         4|          1|          1|   256|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|     2137|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       63|    -|
|Register             |        -|     -|     1672|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|     1672|     2200|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln52_fu_392_p2                |         +|   0|  0|  71|          64|           5|
    |add_ln55_10_fu_768_p2             |         +|   0|  0|  39|          32|          32|
    |add_ln55_11_fu_772_p2             |         +|   0|  0|  39|          32|          32|
    |add_ln55_12_fu_776_p2             |         +|   0|  0|  39|          32|          32|
    |add_ln55_13_fu_780_p2             |         +|   0|  0|  39|          32|          32|
    |add_ln55_14_fu_784_p2             |         +|   0|  0|  39|          32|          32|
    |add_ln55_15_fu_788_p2             |         +|   0|  0|  39|          32|          32|
    |add_ln55_1_fu_732_p2              |         +|   0|  0|  39|          32|          32|
    |add_ln55_2_fu_736_p2              |         +|   0|  0|  39|          32|          32|
    |add_ln55_3_fu_740_p2              |         +|   0|  0|  39|          32|          32|
    |add_ln55_4_fu_744_p2              |         +|   0|  0|  39|          32|          32|
    |add_ln55_5_fu_748_p2              |         +|   0|  0|  39|          32|          32|
    |add_ln55_6_fu_752_p2              |         +|   0|  0|  39|          32|          32|
    |add_ln55_7_fu_756_p2              |         +|   0|  0|  39|          32|          32|
    |add_ln55_8_fu_760_p2              |         +|   0|  0|  39|          32|          32|
    |add_ln55_9_fu_764_p2              |         +|   0|  0|  39|          32|          32|
    |add_ln55_fu_728_p2                |         +|   0|  0|  39|          32|          32|
    |ap_block_pp0_stage0_01001         |       and|   0|  0|   2|           1|           1|
    |ap_condition_1057                 |       and|   0|  0|   2|           1|           1|
    |ap_ext_blocking_cur_n             |       and|   0|  0|   2|           1|           1|
    |ap_ext_blocking_n                 |       and|   0|  0|   2|           1|           2|
    |ap_int_blocking_n                 |       and|   0|  0|   2|           2|           2|
    |ap_str_blocking_n                 |       and|   0|  0|   2|           2|           2|
    |icmp_ln52_10_fu_332_p2            |      icmp|   0|  0|  29|          64|          64|
    |icmp_ln52_11_fu_343_p2            |      icmp|   0|  0|  29|          64|          64|
    |icmp_ln52_12_fu_354_p2            |      icmp|   0|  0|  29|          64|          64|
    |icmp_ln52_13_fu_365_p2            |      icmp|   0|  0|  29|          64|          64|
    |icmp_ln52_14_fu_376_p2            |      icmp|   0|  0|  29|          64|          64|
    |icmp_ln52_15_fu_387_p2            |      icmp|   0|  0|  29|          64|          64|
    |icmp_ln52_1_fu_233_p2             |      icmp|   0|  0|  29|          64|          64|
    |icmp_ln52_2_fu_244_p2             |      icmp|   0|  0|  29|          64|          64|
    |icmp_ln52_3_fu_255_p2             |      icmp|   0|  0|  29|          64|          64|
    |icmp_ln52_4_fu_266_p2             |      icmp|   0|  0|  29|          64|          64|
    |icmp_ln52_5_fu_277_p2             |      icmp|   0|  0|  29|          64|          64|
    |icmp_ln52_6_fu_288_p2             |      icmp|   0|  0|  29|          64|          64|
    |icmp_ln52_7_fu_299_p2             |      icmp|   0|  0|  29|          64|          64|
    |icmp_ln52_8_fu_310_p2             |      icmp|   0|  0|  29|          64|          64|
    |icmp_ln52_9_fu_321_p2             |      icmp|   0|  0|  29|          64|          64|
    |icmp_ln52_fu_222_p2               |      icmp|   0|  0|  29|          64|          64|
    |ap_block_pp0_stage0_11001         |        or|   0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter2  |        or|   0|  0|   2|           1|           1|
    |or_ln52_10_fu_337_p2              |        or|   0|  0|  64|          64|           4|
    |or_ln52_11_fu_348_p2              |        or|   0|  0|  64|          64|           4|
    |or_ln52_12_fu_359_p2              |        or|   0|  0|  64|          64|           4|
    |or_ln52_13_fu_370_p2              |        or|   0|  0|  64|          64|           4|
    |or_ln52_14_fu_381_p2              |        or|   0|  0|  64|          64|           4|
    |or_ln52_1_fu_238_p2               |        or|   0|  0|  64|          64|           2|
    |or_ln52_2_fu_249_p2               |        or|   0|  0|  64|          64|           2|
    |or_ln52_3_fu_260_p2               |        or|   0|  0|  64|          64|           3|
    |or_ln52_4_fu_271_p2               |        or|   0|  0|  64|          64|           3|
    |or_ln52_5_fu_282_p2               |        or|   0|  0|  64|          64|           3|
    |or_ln52_6_fu_293_p2               |        or|   0|  0|  64|          64|           3|
    |or_ln52_7_fu_304_p2               |        or|   0|  0|  64|          64|           4|
    |or_ln52_8_fu_315_p2               |        or|   0|  0|  64|          64|           4|
    |or_ln52_9_fu_326_p2               |        or|   0|  0|  64|          64|           4|
    |or_ln52_fu_227_p2                 |        or|   0|  0|  64|          64|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|2137|        2571|        1603|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter4  |   9|          2|    1|          2|
    |gmem0_blk_n_R            |   9|          2|    1|          2|
    |gmem0_blk_n_W            |   9|          2|    1|          2|
    |gmem1_blk_n_R            |   9|          2|    1|          2|
    |i_0_fu_152               |   9|          2|   64|        128|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  63|         14|   70|        140|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------+----+----+-----+-----------+
    |                Name                | FF | LUT| Bits| Const Bits|
    +------------------------------------+----+----+-----+-----------+
    |add_ln55_10_reg_1134                |  32|   0|   32|          0|
    |add_ln55_11_reg_1139                |  32|   0|   32|          0|
    |add_ln55_12_reg_1144                |  32|   0|   32|          0|
    |add_ln55_13_reg_1149                |  32|   0|   32|          0|
    |add_ln55_14_reg_1154                |  32|   0|   32|          0|
    |add_ln55_15_reg_1159                |  32|   0|   32|          0|
    |add_ln55_1_reg_1089                 |  32|   0|   32|          0|
    |add_ln55_2_reg_1094                 |  32|   0|   32|          0|
    |add_ln55_3_reg_1099                 |  32|   0|   32|          0|
    |add_ln55_4_reg_1104                 |  32|   0|   32|          0|
    |add_ln55_5_reg_1109                 |  32|   0|   32|          0|
    |add_ln55_6_reg_1114                 |  32|   0|   32|          0|
    |add_ln55_7_reg_1119                 |  32|   0|   32|          0|
    |add_ln55_8_reg_1124                 |  32|   0|   32|          0|
    |add_ln55_9_reg_1129                 |  32|   0|   32|          0|
    |add_ln55_reg_1084                   |  32|   0|   32|          0|
    |ap_CS_fsm                           |   1|   0|    1|          0|
    |ap_done_reg                         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4             |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg    |   1|   0|    1|          0|
    |i_0_fu_152                          |  64|   0|   64|          0|
    |icmp_ln52_10_reg_895                |   1|   0|    1|          0|
    |icmp_ln52_10_reg_895_pp0_iter2_reg  |   1|   0|    1|          0|
    |icmp_ln52_11_reg_899                |   1|   0|    1|          0|
    |icmp_ln52_11_reg_899_pp0_iter2_reg  |   1|   0|    1|          0|
    |icmp_ln52_12_reg_903                |   1|   0|    1|          0|
    |icmp_ln52_12_reg_903_pp0_iter2_reg  |   1|   0|    1|          0|
    |icmp_ln52_13_reg_907                |   1|   0|    1|          0|
    |icmp_ln52_13_reg_907_pp0_iter2_reg  |   1|   0|    1|          0|
    |icmp_ln52_14_reg_911                |   1|   0|    1|          0|
    |icmp_ln52_14_reg_911_pp0_iter2_reg  |   1|   0|    1|          0|
    |icmp_ln52_15_reg_915                |   1|   0|    1|          0|
    |icmp_ln52_15_reg_915_pp0_iter2_reg  |   1|   0|    1|          0|
    |icmp_ln52_1_reg_859                 |   1|   0|    1|          0|
    |icmp_ln52_1_reg_859_pp0_iter2_reg   |   1|   0|    1|          0|
    |icmp_ln52_2_reg_863                 |   1|   0|    1|          0|
    |icmp_ln52_2_reg_863_pp0_iter2_reg   |   1|   0|    1|          0|
    |icmp_ln52_3_reg_867                 |   1|   0|    1|          0|
    |icmp_ln52_3_reg_867_pp0_iter2_reg   |   1|   0|    1|          0|
    |icmp_ln52_4_reg_871                 |   1|   0|    1|          0|
    |icmp_ln52_4_reg_871_pp0_iter2_reg   |   1|   0|    1|          0|
    |icmp_ln52_5_reg_875                 |   1|   0|    1|          0|
    |icmp_ln52_5_reg_875_pp0_iter2_reg   |   1|   0|    1|          0|
    |icmp_ln52_6_reg_879                 |   1|   0|    1|          0|
    |icmp_ln52_6_reg_879_pp0_iter2_reg   |   1|   0|    1|          0|
    |icmp_ln52_7_reg_883                 |   1|   0|    1|          0|
    |icmp_ln52_7_reg_883_pp0_iter2_reg   |   1|   0|    1|          0|
    |icmp_ln52_8_reg_887                 |   1|   0|    1|          0|
    |icmp_ln52_8_reg_887_pp0_iter2_reg   |   1|   0|    1|          0|
    |icmp_ln52_9_reg_891                 |   1|   0|    1|          0|
    |icmp_ln52_9_reg_891_pp0_iter2_reg   |   1|   0|    1|          0|
    |icmp_ln52_reg_855                   |   1|   0|    1|          0|
    |icmp_ln52_reg_855_pp0_iter2_reg     |   1|   0|    1|          0|
    |lshr_ln55_10_reg_1029               |  32|   0|   32|          0|
    |lshr_ln55_11_reg_1039               |  32|   0|   32|          0|
    |lshr_ln55_12_reg_944                |  32|   0|   32|          0|
    |lshr_ln55_13_reg_1059               |  32|   0|   32|          0|
    |lshr_ln55_14_reg_1069               |  32|   0|   32|          0|
    |lshr_ln55_15_reg_954                |  32|   0|   32|          0|
    |lshr_ln55_16_reg_964                |  32|   0|   32|          0|
    |lshr_ln55_17_reg_974                |  32|   0|   32|          0|
    |lshr_ln55_18_reg_984                |  32|   0|   32|          0|
    |lshr_ln55_19_reg_994                |  32|   0|   32|          0|
    |lshr_ln55_1_reg_934                 |  32|   0|   32|          0|
    |lshr_ln55_20_reg_1004               |  32|   0|   32|          0|
    |lshr_ln55_21_reg_1014               |  32|   0|   32|          0|
    |lshr_ln55_22_reg_1024               |  32|   0|   32|          0|
    |lshr_ln55_23_reg_1034               |  32|   0|   32|          0|
    |lshr_ln55_24_reg_1044               |  32|   0|   32|          0|
    |lshr_ln55_25_reg_1049               |  32|   0|   32|          0|
    |lshr_ln55_26_reg_1054               |  32|   0|   32|          0|
    |lshr_ln55_27_reg_1064               |  32|   0|   32|          0|
    |lshr_ln55_28_reg_1074               |  32|   0|   32|          0|
    |lshr_ln55_2_reg_949                 |  32|   0|   32|          0|
    |lshr_ln55_3_reg_959                 |  32|   0|   32|          0|
    |lshr_ln55_4_reg_969                 |  32|   0|   32|          0|
    |lshr_ln55_5_reg_979                 |  32|   0|   32|          0|
    |lshr_ln55_6_reg_989                 |  32|   0|   32|          0|
    |lshr_ln55_7_reg_999                 |  32|   0|   32|          0|
    |lshr_ln55_8_reg_1009                |  32|   0|   32|          0|
    |lshr_ln55_9_reg_1019                |  32|   0|   32|          0|
    |lshr_ln55_s_reg_939                 |  32|   0|   32|          0|
    |lshr_ln_reg_924                     |  32|   0|   32|          0|
    |trunc_ln55_1_reg_929                |  32|   0|   32|          0|
    |trunc_ln55_reg_919                  |  32|   0|   32|          0|
    |zext_ln52_cast_reg_820              |  32|   0|   64|         32|
    +------------------------------------+----+----+-----+-----------+
    |Total                               |1672|   0| 1704|         32|
    +------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+--------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |       Source Object      |    C Type    |
+----------------------+-----+-----+------------+--------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  krnl_vadd_Pipeline_vadd1|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  krnl_vadd_Pipeline_vadd1|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  krnl_vadd_Pipeline_vadd1|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  krnl_vadd_Pipeline_vadd1|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  krnl_vadd_Pipeline_vadd1|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  krnl_vadd_Pipeline_vadd1|  return value|
|ap_ext_blocking_n     |  out|    1|  ap_ctrl_hs|  krnl_vadd_Pipeline_vadd1|  return value|
|ap_str_blocking_n     |  out|    1|  ap_ctrl_hs|  krnl_vadd_Pipeline_vadd1|  return value|
|ap_int_blocking_n     |  out|    1|  ap_ctrl_hs|  krnl_vadd_Pipeline_vadd1|  return value|
|m_axi_gmem0_AWVALID   |  out|    1|       m_axi|                     gmem0|       pointer|
|m_axi_gmem0_AWREADY   |   in|    1|       m_axi|                     gmem0|       pointer|
|m_axi_gmem0_AWADDR    |  out|   64|       m_axi|                     gmem0|       pointer|
|m_axi_gmem0_AWID      |  out|    1|       m_axi|                     gmem0|       pointer|
|m_axi_gmem0_AWLEN     |  out|   32|       m_axi|                     gmem0|       pointer|
|m_axi_gmem0_AWSIZE    |  out|    3|       m_axi|                     gmem0|       pointer|
|m_axi_gmem0_AWBURST   |  out|    2|       m_axi|                     gmem0|       pointer|
|m_axi_gmem0_AWLOCK    |  out|    2|       m_axi|                     gmem0|       pointer|
|m_axi_gmem0_AWCACHE   |  out|    4|       m_axi|                     gmem0|       pointer|
|m_axi_gmem0_AWPROT    |  out|    3|       m_axi|                     gmem0|       pointer|
|m_axi_gmem0_AWQOS     |  out|    4|       m_axi|                     gmem0|       pointer|
|m_axi_gmem0_AWREGION  |  out|    4|       m_axi|                     gmem0|       pointer|
|m_axi_gmem0_AWUSER    |  out|    1|       m_axi|                     gmem0|       pointer|
|m_axi_gmem0_WVALID    |  out|    1|       m_axi|                     gmem0|       pointer|
|m_axi_gmem0_WREADY    |   in|    1|       m_axi|                     gmem0|       pointer|
|m_axi_gmem0_WDATA     |  out|  512|       m_axi|                     gmem0|       pointer|
|m_axi_gmem0_WSTRB     |  out|   64|       m_axi|                     gmem0|       pointer|
|m_axi_gmem0_WLAST     |  out|    1|       m_axi|                     gmem0|       pointer|
|m_axi_gmem0_WID       |  out|    1|       m_axi|                     gmem0|       pointer|
|m_axi_gmem0_WUSER     |  out|    1|       m_axi|                     gmem0|       pointer|
|m_axi_gmem0_ARVALID   |  out|    1|       m_axi|                     gmem0|       pointer|
|m_axi_gmem0_ARREADY   |   in|    1|       m_axi|                     gmem0|       pointer|
|m_axi_gmem0_ARADDR    |  out|   64|       m_axi|                     gmem0|       pointer|
|m_axi_gmem0_ARID      |  out|    1|       m_axi|                     gmem0|       pointer|
|m_axi_gmem0_ARLEN     |  out|   32|       m_axi|                     gmem0|       pointer|
|m_axi_gmem0_ARSIZE    |  out|    3|       m_axi|                     gmem0|       pointer|
|m_axi_gmem0_ARBURST   |  out|    2|       m_axi|                     gmem0|       pointer|
|m_axi_gmem0_ARLOCK    |  out|    2|       m_axi|                     gmem0|       pointer|
|m_axi_gmem0_ARCACHE   |  out|    4|       m_axi|                     gmem0|       pointer|
|m_axi_gmem0_ARPROT    |  out|    3|       m_axi|                     gmem0|       pointer|
|m_axi_gmem0_ARQOS     |  out|    4|       m_axi|                     gmem0|       pointer|
|m_axi_gmem0_ARREGION  |  out|    4|       m_axi|                     gmem0|       pointer|
|m_axi_gmem0_ARUSER    |  out|    1|       m_axi|                     gmem0|       pointer|
|m_axi_gmem0_RVALID    |   in|    1|       m_axi|                     gmem0|       pointer|
|m_axi_gmem0_RREADY    |  out|    1|       m_axi|                     gmem0|       pointer|
|m_axi_gmem0_RDATA     |   in|  512|       m_axi|                     gmem0|       pointer|
|m_axi_gmem0_RLAST     |   in|    1|       m_axi|                     gmem0|       pointer|
|m_axi_gmem0_RID       |   in|    1|       m_axi|                     gmem0|       pointer|
|m_axi_gmem0_RUSER     |   in|    1|       m_axi|                     gmem0|       pointer|
|m_axi_gmem0_RRESP     |   in|    2|       m_axi|                     gmem0|       pointer|
|m_axi_gmem0_BVALID    |   in|    1|       m_axi|                     gmem0|       pointer|
|m_axi_gmem0_BREADY    |  out|    1|       m_axi|                     gmem0|       pointer|
|m_axi_gmem0_BRESP     |   in|    2|       m_axi|                     gmem0|       pointer|
|m_axi_gmem0_BID       |   in|    1|       m_axi|                     gmem0|       pointer|
|m_axi_gmem0_BUSER     |   in|    1|       m_axi|                     gmem0|       pointer|
|m_axi_gmem1_AWVALID   |  out|    1|       m_axi|                     gmem1|       pointer|
|m_axi_gmem1_AWREADY   |   in|    1|       m_axi|                     gmem1|       pointer|
|m_axi_gmem1_AWADDR    |  out|   64|       m_axi|                     gmem1|       pointer|
|m_axi_gmem1_AWID      |  out|    1|       m_axi|                     gmem1|       pointer|
|m_axi_gmem1_AWLEN     |  out|   32|       m_axi|                     gmem1|       pointer|
|m_axi_gmem1_AWSIZE    |  out|    3|       m_axi|                     gmem1|       pointer|
|m_axi_gmem1_AWBURST   |  out|    2|       m_axi|                     gmem1|       pointer|
|m_axi_gmem1_AWLOCK    |  out|    2|       m_axi|                     gmem1|       pointer|
|m_axi_gmem1_AWCACHE   |  out|    4|       m_axi|                     gmem1|       pointer|
|m_axi_gmem1_AWPROT    |  out|    3|       m_axi|                     gmem1|       pointer|
|m_axi_gmem1_AWQOS     |  out|    4|       m_axi|                     gmem1|       pointer|
|m_axi_gmem1_AWREGION  |  out|    4|       m_axi|                     gmem1|       pointer|
|m_axi_gmem1_AWUSER    |  out|    1|       m_axi|                     gmem1|       pointer|
|m_axi_gmem1_WVALID    |  out|    1|       m_axi|                     gmem1|       pointer|
|m_axi_gmem1_WREADY    |   in|    1|       m_axi|                     gmem1|       pointer|
|m_axi_gmem1_WDATA     |  out|  512|       m_axi|                     gmem1|       pointer|
|m_axi_gmem1_WSTRB     |  out|   64|       m_axi|                     gmem1|       pointer|
|m_axi_gmem1_WLAST     |  out|    1|       m_axi|                     gmem1|       pointer|
|m_axi_gmem1_WID       |  out|    1|       m_axi|                     gmem1|       pointer|
|m_axi_gmem1_WUSER     |  out|    1|       m_axi|                     gmem1|       pointer|
|m_axi_gmem1_ARVALID   |  out|    1|       m_axi|                     gmem1|       pointer|
|m_axi_gmem1_ARREADY   |   in|    1|       m_axi|                     gmem1|       pointer|
|m_axi_gmem1_ARADDR    |  out|   64|       m_axi|                     gmem1|       pointer|
|m_axi_gmem1_ARID      |  out|    1|       m_axi|                     gmem1|       pointer|
|m_axi_gmem1_ARLEN     |  out|   32|       m_axi|                     gmem1|       pointer|
|m_axi_gmem1_ARSIZE    |  out|    3|       m_axi|                     gmem1|       pointer|
|m_axi_gmem1_ARBURST   |  out|    2|       m_axi|                     gmem1|       pointer|
|m_axi_gmem1_ARLOCK    |  out|    2|       m_axi|                     gmem1|       pointer|
|m_axi_gmem1_ARCACHE   |  out|    4|       m_axi|                     gmem1|       pointer|
|m_axi_gmem1_ARPROT    |  out|    3|       m_axi|                     gmem1|       pointer|
|m_axi_gmem1_ARQOS     |  out|    4|       m_axi|                     gmem1|       pointer|
|m_axi_gmem1_ARREGION  |  out|    4|       m_axi|                     gmem1|       pointer|
|m_axi_gmem1_ARUSER    |  out|    1|       m_axi|                     gmem1|       pointer|
|m_axi_gmem1_RVALID    |   in|    1|       m_axi|                     gmem1|       pointer|
|m_axi_gmem1_RREADY    |  out|    1|       m_axi|                     gmem1|       pointer|
|m_axi_gmem1_RDATA     |   in|  512|       m_axi|                     gmem1|       pointer|
|m_axi_gmem1_RLAST     |   in|    1|       m_axi|                     gmem1|       pointer|
|m_axi_gmem1_RID       |   in|    1|       m_axi|                     gmem1|       pointer|
|m_axi_gmem1_RUSER     |   in|    1|       m_axi|                     gmem1|       pointer|
|m_axi_gmem1_RRESP     |   in|    2|       m_axi|                     gmem1|       pointer|
|m_axi_gmem1_BVALID    |   in|    1|       m_axi|                     gmem1|       pointer|
|m_axi_gmem1_BREADY    |  out|    1|       m_axi|                     gmem1|       pointer|
|m_axi_gmem1_BRESP     |   in|    2|       m_axi|                     gmem1|       pointer|
|m_axi_gmem1_BID       |   in|    1|       m_axi|                     gmem1|       pointer|
|m_axi_gmem1_BUSER     |   in|    1|       m_axi|                     gmem1|       pointer|
|sext_ln52_1           |   in|   58|     ap_none|               sext_ln52_1|        scalar|
|sext_ln52             |   in|   58|     ap_none|                 sext_ln52|        scalar|
|sext_ln52_2           |   in|   58|     ap_none|               sext_ln52_2|        scalar|
|zext_ln52             |   in|   32|     ap_none|                 zext_ln52|        scalar|
+----------------------+-----+-----+------------+--------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%i_0 = alloca i32 1"   --->   Operation 7 'alloca' 'i_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%zext_ln52_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %zext_ln52"   --->   Operation 8 'read' 'zext_ln52_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%sext_ln52_2_read = read i58 @_ssdm_op_Read.ap_auto.i58, i58 %sext_ln52_2"   --->   Operation 9 'read' 'sext_ln52_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%sext_ln52_read = read i58 @_ssdm_op_Read.ap_auto.i58, i58 %sext_ln52"   --->   Operation 10 'read' 'sext_ln52_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%sext_ln52_1_read = read i58 @_ssdm_op_Read.ap_auto.i58, i58 %sext_ln52_1"   --->   Operation 11 'read' 'sext_ln52_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%zext_ln52_cast = zext i32 %zext_ln52_read"   --->   Operation 12 'zext' 'zext_ln52_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%sext_ln52_2_cast = sext i58 %sext_ln52_2_read"   --->   Operation 13 'sext' 'sext_ln52_2_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%sext_ln52_cast = sext i58 %sext_ln52_read"   --->   Operation 14 'sext' 'sext_ln52_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%sext_ln52_1_cast = sext i58 %sext_ln52_1_read"   --->   Operation 15 'sext' 'sext_ln52_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %gmem1, void @empty_1, i32 0, i32 0, void @empty_2, i32 64, i32 0, void @empty_8, void @empty_4, void @empty_2, i32 16, i32 16, i32 16, i32 16, void @empty_2, void @empty_2"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %gmem0, void @empty_1, i32 0, i32 0, void @empty_2, i32 64, i32 0, void @empty_3, void @empty_4, void @empty_2, i32 16, i32 16, i32 16, i32 16, void @empty_2, void @empty_2"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.38ns)   --->   "%store_ln0 = store i64 0, i64 %i_0"   --->   Operation 18 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 19 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.74>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%i_0_load = load i64 %i_0" [/home/centos/workspace/wide_vadd_kernels/src/krnl_vadd.cpp:52]   --->   Operation 20 'load' 'i_0_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (1.06ns)   --->   "%icmp_ln52 = icmp_eq  i64 %i_0_load, i64 %zext_ln52_cast" [/home/centos/workspace/wide_vadd_kernels/src/krnl_vadd.cpp:52]   --->   Operation 21 'icmp' 'icmp_ln52' <Predicate = true> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln52 = br i1 %icmp_ln52, void %.split.0, void %.._crit_edge.loopexit_crit_edge.exitStub" [/home/centos/workspace/wide_vadd_kernels/src/krnl_vadd.cpp:52]   --->   Operation 22 'br' 'br_ln52' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln52_1)   --->   "%or_ln52 = or i64 %i_0_load, i64 1" [/home/centos/workspace/wide_vadd_kernels/src/krnl_vadd.cpp:52]   --->   Operation 23 'or' 'or_ln52' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (1.06ns) (out node of the LUT)   --->   "%icmp_ln52_1 = icmp_eq  i64 %or_ln52, i64 %zext_ln52_cast" [/home/centos/workspace/wide_vadd_kernels/src/krnl_vadd.cpp:52]   --->   Operation 24 'icmp' 'icmp_ln52_1' <Predicate = (!icmp_ln52)> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln52 = br i1 %icmp_ln52_1, void %.split.1, void %.._crit_edge.loopexit_crit_edge.exitStub" [/home/centos/workspace/wide_vadd_kernels/src/krnl_vadd.cpp:52]   --->   Operation 25 'br' 'br_ln52' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln52_2)   --->   "%or_ln52_1 = or i64 %i_0_load, i64 2" [/home/centos/workspace/wide_vadd_kernels/src/krnl_vadd.cpp:52]   --->   Operation 26 'or' 'or_ln52_1' <Predicate = (!icmp_ln52 & !icmp_ln52_1)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (1.06ns) (out node of the LUT)   --->   "%icmp_ln52_2 = icmp_eq  i64 %or_ln52_1, i64 %zext_ln52_cast" [/home/centos/workspace/wide_vadd_kernels/src/krnl_vadd.cpp:52]   --->   Operation 27 'icmp' 'icmp_ln52_2' <Predicate = (!icmp_ln52 & !icmp_ln52_1)> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln52 = br i1 %icmp_ln52_2, void %.split.2, void %.._crit_edge.loopexit_crit_edge.exitStub" [/home/centos/workspace/wide_vadd_kernels/src/krnl_vadd.cpp:52]   --->   Operation 28 'br' 'br_ln52' <Predicate = (!icmp_ln52 & !icmp_ln52_1)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln52_3)   --->   "%or_ln52_2 = or i64 %i_0_load, i64 3" [/home/centos/workspace/wide_vadd_kernels/src/krnl_vadd.cpp:52]   --->   Operation 29 'or' 'or_ln52_2' <Predicate = (!icmp_ln52 & !icmp_ln52_1 & !icmp_ln52_2)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (1.06ns) (out node of the LUT)   --->   "%icmp_ln52_3 = icmp_eq  i64 %or_ln52_2, i64 %zext_ln52_cast" [/home/centos/workspace/wide_vadd_kernels/src/krnl_vadd.cpp:52]   --->   Operation 30 'icmp' 'icmp_ln52_3' <Predicate = (!icmp_ln52 & !icmp_ln52_1 & !icmp_ln52_2)> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln52 = br i1 %icmp_ln52_3, void %.split.3, void %.._crit_edge.loopexit_crit_edge.exitStub" [/home/centos/workspace/wide_vadd_kernels/src/krnl_vadd.cpp:52]   --->   Operation 31 'br' 'br_ln52' <Predicate = (!icmp_ln52 & !icmp_ln52_1 & !icmp_ln52_2)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln52_4)   --->   "%or_ln52_3 = or i64 %i_0_load, i64 4" [/home/centos/workspace/wide_vadd_kernels/src/krnl_vadd.cpp:52]   --->   Operation 32 'or' 'or_ln52_3' <Predicate = (!icmp_ln52 & !icmp_ln52_1 & !icmp_ln52_2 & !icmp_ln52_3)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (1.06ns) (out node of the LUT)   --->   "%icmp_ln52_4 = icmp_eq  i64 %or_ln52_3, i64 %zext_ln52_cast" [/home/centos/workspace/wide_vadd_kernels/src/krnl_vadd.cpp:52]   --->   Operation 33 'icmp' 'icmp_ln52_4' <Predicate = (!icmp_ln52 & !icmp_ln52_1 & !icmp_ln52_2 & !icmp_ln52_3)> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln52 = br i1 %icmp_ln52_4, void %.split.4, void %.._crit_edge.loopexit_crit_edge.exitStub" [/home/centos/workspace/wide_vadd_kernels/src/krnl_vadd.cpp:52]   --->   Operation 34 'br' 'br_ln52' <Predicate = (!icmp_ln52 & !icmp_ln52_1 & !icmp_ln52_2 & !icmp_ln52_3)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln52_5)   --->   "%or_ln52_4 = or i64 %i_0_load, i64 5" [/home/centos/workspace/wide_vadd_kernels/src/krnl_vadd.cpp:52]   --->   Operation 35 'or' 'or_ln52_4' <Predicate = (!icmp_ln52 & !icmp_ln52_1 & !icmp_ln52_2 & !icmp_ln52_3 & !icmp_ln52_4)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (1.06ns) (out node of the LUT)   --->   "%icmp_ln52_5 = icmp_eq  i64 %or_ln52_4, i64 %zext_ln52_cast" [/home/centos/workspace/wide_vadd_kernels/src/krnl_vadd.cpp:52]   --->   Operation 36 'icmp' 'icmp_ln52_5' <Predicate = (!icmp_ln52 & !icmp_ln52_1 & !icmp_ln52_2 & !icmp_ln52_3 & !icmp_ln52_4)> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln52 = br i1 %icmp_ln52_5, void %.split.5, void %.._crit_edge.loopexit_crit_edge.exitStub" [/home/centos/workspace/wide_vadd_kernels/src/krnl_vadd.cpp:52]   --->   Operation 37 'br' 'br_ln52' <Predicate = (!icmp_ln52 & !icmp_ln52_1 & !icmp_ln52_2 & !icmp_ln52_3 & !icmp_ln52_4)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln52_6)   --->   "%or_ln52_5 = or i64 %i_0_load, i64 6" [/home/centos/workspace/wide_vadd_kernels/src/krnl_vadd.cpp:52]   --->   Operation 38 'or' 'or_ln52_5' <Predicate = (!icmp_ln52 & !icmp_ln52_1 & !icmp_ln52_2 & !icmp_ln52_3 & !icmp_ln52_4 & !icmp_ln52_5)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (1.06ns) (out node of the LUT)   --->   "%icmp_ln52_6 = icmp_eq  i64 %or_ln52_5, i64 %zext_ln52_cast" [/home/centos/workspace/wide_vadd_kernels/src/krnl_vadd.cpp:52]   --->   Operation 39 'icmp' 'icmp_ln52_6' <Predicate = (!icmp_ln52 & !icmp_ln52_1 & !icmp_ln52_2 & !icmp_ln52_3 & !icmp_ln52_4 & !icmp_ln52_5)> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln52 = br i1 %icmp_ln52_6, void %.split.6, void %.._crit_edge.loopexit_crit_edge.exitStub" [/home/centos/workspace/wide_vadd_kernels/src/krnl_vadd.cpp:52]   --->   Operation 40 'br' 'br_ln52' <Predicate = (!icmp_ln52 & !icmp_ln52_1 & !icmp_ln52_2 & !icmp_ln52_3 & !icmp_ln52_4 & !icmp_ln52_5)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln52_7)   --->   "%or_ln52_6 = or i64 %i_0_load, i64 7" [/home/centos/workspace/wide_vadd_kernels/src/krnl_vadd.cpp:52]   --->   Operation 41 'or' 'or_ln52_6' <Predicate = (!icmp_ln52 & !icmp_ln52_1 & !icmp_ln52_2 & !icmp_ln52_3 & !icmp_ln52_4 & !icmp_ln52_5 & !icmp_ln52_6)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (1.06ns) (out node of the LUT)   --->   "%icmp_ln52_7 = icmp_eq  i64 %or_ln52_6, i64 %zext_ln52_cast" [/home/centos/workspace/wide_vadd_kernels/src/krnl_vadd.cpp:52]   --->   Operation 42 'icmp' 'icmp_ln52_7' <Predicate = (!icmp_ln52 & !icmp_ln52_1 & !icmp_ln52_2 & !icmp_ln52_3 & !icmp_ln52_4 & !icmp_ln52_5 & !icmp_ln52_6)> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln52 = br i1 %icmp_ln52_7, void %.split.7, void %.._crit_edge.loopexit_crit_edge.exitStub" [/home/centos/workspace/wide_vadd_kernels/src/krnl_vadd.cpp:52]   --->   Operation 43 'br' 'br_ln52' <Predicate = (!icmp_ln52 & !icmp_ln52_1 & !icmp_ln52_2 & !icmp_ln52_3 & !icmp_ln52_4 & !icmp_ln52_5 & !icmp_ln52_6)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln52_8)   --->   "%or_ln52_7 = or i64 %i_0_load, i64 8" [/home/centos/workspace/wide_vadd_kernels/src/krnl_vadd.cpp:52]   --->   Operation 44 'or' 'or_ln52_7' <Predicate = (!icmp_ln52 & !icmp_ln52_1 & !icmp_ln52_2 & !icmp_ln52_3 & !icmp_ln52_4 & !icmp_ln52_5 & !icmp_ln52_6 & !icmp_ln52_7)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (1.06ns) (out node of the LUT)   --->   "%icmp_ln52_8 = icmp_eq  i64 %or_ln52_7, i64 %zext_ln52_cast" [/home/centos/workspace/wide_vadd_kernels/src/krnl_vadd.cpp:52]   --->   Operation 45 'icmp' 'icmp_ln52_8' <Predicate = (!icmp_ln52 & !icmp_ln52_1 & !icmp_ln52_2 & !icmp_ln52_3 & !icmp_ln52_4 & !icmp_ln52_5 & !icmp_ln52_6 & !icmp_ln52_7)> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln52 = br i1 %icmp_ln52_8, void %.split.8, void %.._crit_edge.loopexit_crit_edge.exitStub" [/home/centos/workspace/wide_vadd_kernels/src/krnl_vadd.cpp:52]   --->   Operation 46 'br' 'br_ln52' <Predicate = (!icmp_ln52 & !icmp_ln52_1 & !icmp_ln52_2 & !icmp_ln52_3 & !icmp_ln52_4 & !icmp_ln52_5 & !icmp_ln52_6 & !icmp_ln52_7)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln52_9)   --->   "%or_ln52_8 = or i64 %i_0_load, i64 9" [/home/centos/workspace/wide_vadd_kernels/src/krnl_vadd.cpp:52]   --->   Operation 47 'or' 'or_ln52_8' <Predicate = (!icmp_ln52 & !icmp_ln52_1 & !icmp_ln52_2 & !icmp_ln52_3 & !icmp_ln52_4 & !icmp_ln52_5 & !icmp_ln52_6 & !icmp_ln52_7 & !icmp_ln52_8)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (1.06ns) (out node of the LUT)   --->   "%icmp_ln52_9 = icmp_eq  i64 %or_ln52_8, i64 %zext_ln52_cast" [/home/centos/workspace/wide_vadd_kernels/src/krnl_vadd.cpp:52]   --->   Operation 48 'icmp' 'icmp_ln52_9' <Predicate = (!icmp_ln52 & !icmp_ln52_1 & !icmp_ln52_2 & !icmp_ln52_3 & !icmp_ln52_4 & !icmp_ln52_5 & !icmp_ln52_6 & !icmp_ln52_7 & !icmp_ln52_8)> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln52 = br i1 %icmp_ln52_9, void %.split.9, void %.._crit_edge.loopexit_crit_edge.exitStub" [/home/centos/workspace/wide_vadd_kernels/src/krnl_vadd.cpp:52]   --->   Operation 49 'br' 'br_ln52' <Predicate = (!icmp_ln52 & !icmp_ln52_1 & !icmp_ln52_2 & !icmp_ln52_3 & !icmp_ln52_4 & !icmp_ln52_5 & !icmp_ln52_6 & !icmp_ln52_7 & !icmp_ln52_8)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln52_10)   --->   "%or_ln52_9 = or i64 %i_0_load, i64 10" [/home/centos/workspace/wide_vadd_kernels/src/krnl_vadd.cpp:52]   --->   Operation 50 'or' 'or_ln52_9' <Predicate = (!icmp_ln52 & !icmp_ln52_1 & !icmp_ln52_2 & !icmp_ln52_3 & !icmp_ln52_4 & !icmp_ln52_5 & !icmp_ln52_6 & !icmp_ln52_7 & !icmp_ln52_8 & !icmp_ln52_9)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (1.06ns) (out node of the LUT)   --->   "%icmp_ln52_10 = icmp_eq  i64 %or_ln52_9, i64 %zext_ln52_cast" [/home/centos/workspace/wide_vadd_kernels/src/krnl_vadd.cpp:52]   --->   Operation 51 'icmp' 'icmp_ln52_10' <Predicate = (!icmp_ln52 & !icmp_ln52_1 & !icmp_ln52_2 & !icmp_ln52_3 & !icmp_ln52_4 & !icmp_ln52_5 & !icmp_ln52_6 & !icmp_ln52_7 & !icmp_ln52_8 & !icmp_ln52_9)> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln52 = br i1 %icmp_ln52_10, void %.split.10, void %.._crit_edge.loopexit_crit_edge.exitStub" [/home/centos/workspace/wide_vadd_kernels/src/krnl_vadd.cpp:52]   --->   Operation 52 'br' 'br_ln52' <Predicate = (!icmp_ln52 & !icmp_ln52_1 & !icmp_ln52_2 & !icmp_ln52_3 & !icmp_ln52_4 & !icmp_ln52_5 & !icmp_ln52_6 & !icmp_ln52_7 & !icmp_ln52_8 & !icmp_ln52_9)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln52_11)   --->   "%or_ln52_10 = or i64 %i_0_load, i64 11" [/home/centos/workspace/wide_vadd_kernels/src/krnl_vadd.cpp:52]   --->   Operation 53 'or' 'or_ln52_10' <Predicate = (!icmp_ln52 & !icmp_ln52_1 & !icmp_ln52_2 & !icmp_ln52_3 & !icmp_ln52_4 & !icmp_ln52_5 & !icmp_ln52_6 & !icmp_ln52_7 & !icmp_ln52_8 & !icmp_ln52_9 & !icmp_ln52_10)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (1.06ns) (out node of the LUT)   --->   "%icmp_ln52_11 = icmp_eq  i64 %or_ln52_10, i64 %zext_ln52_cast" [/home/centos/workspace/wide_vadd_kernels/src/krnl_vadd.cpp:52]   --->   Operation 54 'icmp' 'icmp_ln52_11' <Predicate = (!icmp_ln52 & !icmp_ln52_1 & !icmp_ln52_2 & !icmp_ln52_3 & !icmp_ln52_4 & !icmp_ln52_5 & !icmp_ln52_6 & !icmp_ln52_7 & !icmp_ln52_8 & !icmp_ln52_9 & !icmp_ln52_10)> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln52 = br i1 %icmp_ln52_11, void %.split.11, void %.._crit_edge.loopexit_crit_edge.exitStub" [/home/centos/workspace/wide_vadd_kernels/src/krnl_vadd.cpp:52]   --->   Operation 55 'br' 'br_ln52' <Predicate = (!icmp_ln52 & !icmp_ln52_1 & !icmp_ln52_2 & !icmp_ln52_3 & !icmp_ln52_4 & !icmp_ln52_5 & !icmp_ln52_6 & !icmp_ln52_7 & !icmp_ln52_8 & !icmp_ln52_9 & !icmp_ln52_10)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln52_12)   --->   "%or_ln52_11 = or i64 %i_0_load, i64 12" [/home/centos/workspace/wide_vadd_kernels/src/krnl_vadd.cpp:52]   --->   Operation 56 'or' 'or_ln52_11' <Predicate = (!icmp_ln52 & !icmp_ln52_1 & !icmp_ln52_2 & !icmp_ln52_3 & !icmp_ln52_4 & !icmp_ln52_5 & !icmp_ln52_6 & !icmp_ln52_7 & !icmp_ln52_8 & !icmp_ln52_9 & !icmp_ln52_10 & !icmp_ln52_11)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (1.06ns) (out node of the LUT)   --->   "%icmp_ln52_12 = icmp_eq  i64 %or_ln52_11, i64 %zext_ln52_cast" [/home/centos/workspace/wide_vadd_kernels/src/krnl_vadd.cpp:52]   --->   Operation 57 'icmp' 'icmp_ln52_12' <Predicate = (!icmp_ln52 & !icmp_ln52_1 & !icmp_ln52_2 & !icmp_ln52_3 & !icmp_ln52_4 & !icmp_ln52_5 & !icmp_ln52_6 & !icmp_ln52_7 & !icmp_ln52_8 & !icmp_ln52_9 & !icmp_ln52_10 & !icmp_ln52_11)> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln52 = br i1 %icmp_ln52_12, void %.split.12, void %.._crit_edge.loopexit_crit_edge.exitStub" [/home/centos/workspace/wide_vadd_kernels/src/krnl_vadd.cpp:52]   --->   Operation 58 'br' 'br_ln52' <Predicate = (!icmp_ln52 & !icmp_ln52_1 & !icmp_ln52_2 & !icmp_ln52_3 & !icmp_ln52_4 & !icmp_ln52_5 & !icmp_ln52_6 & !icmp_ln52_7 & !icmp_ln52_8 & !icmp_ln52_9 & !icmp_ln52_10 & !icmp_ln52_11)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln52_13)   --->   "%or_ln52_12 = or i64 %i_0_load, i64 13" [/home/centos/workspace/wide_vadd_kernels/src/krnl_vadd.cpp:52]   --->   Operation 59 'or' 'or_ln52_12' <Predicate = (!icmp_ln52 & !icmp_ln52_1 & !icmp_ln52_2 & !icmp_ln52_3 & !icmp_ln52_4 & !icmp_ln52_5 & !icmp_ln52_6 & !icmp_ln52_7 & !icmp_ln52_8 & !icmp_ln52_9 & !icmp_ln52_10 & !icmp_ln52_11 & !icmp_ln52_12)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (1.06ns) (out node of the LUT)   --->   "%icmp_ln52_13 = icmp_eq  i64 %or_ln52_12, i64 %zext_ln52_cast" [/home/centos/workspace/wide_vadd_kernels/src/krnl_vadd.cpp:52]   --->   Operation 60 'icmp' 'icmp_ln52_13' <Predicate = (!icmp_ln52 & !icmp_ln52_1 & !icmp_ln52_2 & !icmp_ln52_3 & !icmp_ln52_4 & !icmp_ln52_5 & !icmp_ln52_6 & !icmp_ln52_7 & !icmp_ln52_8 & !icmp_ln52_9 & !icmp_ln52_10 & !icmp_ln52_11 & !icmp_ln52_12)> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln52 = br i1 %icmp_ln52_13, void %.split.13, void %.._crit_edge.loopexit_crit_edge.exitStub" [/home/centos/workspace/wide_vadd_kernels/src/krnl_vadd.cpp:52]   --->   Operation 61 'br' 'br_ln52' <Predicate = (!icmp_ln52 & !icmp_ln52_1 & !icmp_ln52_2 & !icmp_ln52_3 & !icmp_ln52_4 & !icmp_ln52_5 & !icmp_ln52_6 & !icmp_ln52_7 & !icmp_ln52_8 & !icmp_ln52_9 & !icmp_ln52_10 & !icmp_ln52_11 & !icmp_ln52_12)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln52_14)   --->   "%or_ln52_13 = or i64 %i_0_load, i64 14" [/home/centos/workspace/wide_vadd_kernels/src/krnl_vadd.cpp:52]   --->   Operation 62 'or' 'or_ln52_13' <Predicate = (!icmp_ln52 & !icmp_ln52_1 & !icmp_ln52_2 & !icmp_ln52_3 & !icmp_ln52_4 & !icmp_ln52_5 & !icmp_ln52_6 & !icmp_ln52_7 & !icmp_ln52_8 & !icmp_ln52_9 & !icmp_ln52_10 & !icmp_ln52_11 & !icmp_ln52_12 & !icmp_ln52_13)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (1.06ns) (out node of the LUT)   --->   "%icmp_ln52_14 = icmp_eq  i64 %or_ln52_13, i64 %zext_ln52_cast" [/home/centos/workspace/wide_vadd_kernels/src/krnl_vadd.cpp:52]   --->   Operation 63 'icmp' 'icmp_ln52_14' <Predicate = (!icmp_ln52 & !icmp_ln52_1 & !icmp_ln52_2 & !icmp_ln52_3 & !icmp_ln52_4 & !icmp_ln52_5 & !icmp_ln52_6 & !icmp_ln52_7 & !icmp_ln52_8 & !icmp_ln52_9 & !icmp_ln52_10 & !icmp_ln52_11 & !icmp_ln52_12 & !icmp_ln52_13)> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%br_ln52 = br i1 %icmp_ln52_14, void %.split.14, void %.._crit_edge.loopexit_crit_edge.exitStub" [/home/centos/workspace/wide_vadd_kernels/src/krnl_vadd.cpp:52]   --->   Operation 64 'br' 'br_ln52' <Predicate = (!icmp_ln52 & !icmp_ln52_1 & !icmp_ln52_2 & !icmp_ln52_3 & !icmp_ln52_4 & !icmp_ln52_5 & !icmp_ln52_6 & !icmp_ln52_7 & !icmp_ln52_8 & !icmp_ln52_9 & !icmp_ln52_10 & !icmp_ln52_11 & !icmp_ln52_12 & !icmp_ln52_13)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln52_15)   --->   "%or_ln52_14 = or i64 %i_0_load, i64 15" [/home/centos/workspace/wide_vadd_kernels/src/krnl_vadd.cpp:52]   --->   Operation 65 'or' 'or_ln52_14' <Predicate = (!icmp_ln52 & !icmp_ln52_1 & !icmp_ln52_2 & !icmp_ln52_3 & !icmp_ln52_4 & !icmp_ln52_5 & !icmp_ln52_6 & !icmp_ln52_7 & !icmp_ln52_8 & !icmp_ln52_9 & !icmp_ln52_10 & !icmp_ln52_11 & !icmp_ln52_12 & !icmp_ln52_13 & !icmp_ln52_14)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (1.06ns) (out node of the LUT)   --->   "%icmp_ln52_15 = icmp_eq  i64 %or_ln52_14, i64 %zext_ln52_cast" [/home/centos/workspace/wide_vadd_kernels/src/krnl_vadd.cpp:52]   --->   Operation 66 'icmp' 'icmp_ln52_15' <Predicate = (!icmp_ln52 & !icmp_ln52_1 & !icmp_ln52_2 & !icmp_ln52_3 & !icmp_ln52_4 & !icmp_ln52_5 & !icmp_ln52_6 & !icmp_ln52_7 & !icmp_ln52_8 & !icmp_ln52_9 & !icmp_ln52_10 & !icmp_ln52_11 & !icmp_ln52_12 & !icmp_ln52_13 & !icmp_ln52_14)> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%br_ln52 = br i1 %icmp_ln52_15, void %.split.15, void %.._crit_edge.loopexit_crit_edge.exitStub" [/home/centos/workspace/wide_vadd_kernels/src/krnl_vadd.cpp:52]   --->   Operation 67 'br' 'br_ln52' <Predicate = (!icmp_ln52 & !icmp_ln52_1 & !icmp_ln52_2 & !icmp_ln52_3 & !icmp_ln52_4 & !icmp_ln52_5 & !icmp_ln52_6 & !icmp_ln52_7 & !icmp_ln52_8 & !icmp_ln52_9 & !icmp_ln52_10 & !icmp_ln52_11 & !icmp_ln52_12 & !icmp_ln52_13 & !icmp_ln52_14)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (1.14ns)   --->   "%add_ln52 = add i64 %i_0_load, i64 16" [/home/centos/workspace/wide_vadd_kernels/src/krnl_vadd.cpp:52]   --->   Operation 68 'add' 'add_ln52' <Predicate = (!icmp_ln52 & !icmp_ln52_1 & !icmp_ln52_2 & !icmp_ln52_3 & !icmp_ln52_4 & !icmp_ln52_5 & !icmp_ln52_6 & !icmp_ln52_7 & !icmp_ln52_8 & !icmp_ln52_9 & !icmp_ln52_10 & !icmp_ln52_11 & !icmp_ln52_12 & !icmp_ln52_13 & !icmp_ln52_14 & !icmp_ln52_15)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (0.38ns)   --->   "%store_ln52 = store i64 %add_ln52, i64 %i_0" [/home/centos/workspace/wide_vadd_kernels/src/krnl_vadd.cpp:52]   --->   Operation 69 'store' 'store_ln52' <Predicate = (!icmp_ln52 & !icmp_ln52_1 & !icmp_ln52_2 & !icmp_ln52_3 & !icmp_ln52_4 & !icmp_ln52_5 & !icmp_ln52_6 & !icmp_ln52_7 & !icmp_ln52_8 & !icmp_ln52_9 & !icmp_ln52_10 & !icmp_ln52_11 & !icmp_ln52_12 & !icmp_ln52_13 & !icmp_ln52_14 & !icmp_ln52_15)> <Delay = 0.38>

State 3 <SV = 2> <Delay = 2.92>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%gmem1_addr = getelementptr i512 %gmem1, i64 %sext_ln52_1_cast" [/home/centos/workspace/wide_vadd_kernels/src/krnl_vadd.cpp:52]   --->   Operation 70 'getelementptr' 'gmem1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%gmem0_addr = getelementptr i512 %gmem0, i64 %sext_ln52_cast" [/home/centos/workspace/wide_vadd_kernels/src/krnl_vadd.cpp:52]   --->   Operation 71 'getelementptr' 'gmem0_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (2.92ns)   --->   "%gmem0_addr_read = read i512 @_ssdm_op_Read.m_axi.p1i512, i64 %gmem0_addr" [/home/centos/workspace/wide_vadd_kernels/src/krnl_vadd.cpp:55]   --->   Operation 72 'read' 'gmem0_addr_read' <Predicate = (!icmp_ln52)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 73 [1/1] (2.92ns)   --->   "%gmem1_addr_read = read i512 @_ssdm_op_Read.m_axi.p1i512, i64 %gmem1_addr" [/home/centos/workspace/wide_vadd_kernels/src/krnl_vadd.cpp:55]   --->   Operation 73 'read' 'gmem1_addr_read' <Predicate = (!icmp_ln52)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%trunc_ln55 = trunc i512 %gmem0_addr_read" [/home/centos/workspace/wide_vadd_kernels/src/krnl_vadd.cpp:55]   --->   Operation 74 'trunc' 'trunc_ln55' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %gmem0_addr_read, i32 32, i32 63" [/home/centos/workspace/wide_vadd_kernels/src/krnl_vadd.cpp:55]   --->   Operation 75 'partselect' 'lshr_ln' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%trunc_ln55_1 = trunc i512 %gmem1_addr_read" [/home/centos/workspace/wide_vadd_kernels/src/krnl_vadd.cpp:55]   --->   Operation 76 'trunc' 'trunc_ln55_1' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%lshr_ln55_1 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %gmem1_addr_read, i32 32, i32 63" [/home/centos/workspace/wide_vadd_kernels/src/krnl_vadd.cpp:55]   --->   Operation 77 'partselect' 'lshr_ln55_1' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%lshr_ln55_s = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %gmem0_addr_read, i32 64, i32 95" [/home/centos/workspace/wide_vadd_kernels/src/krnl_vadd.cpp:55]   --->   Operation 78 'partselect' 'lshr_ln55_s' <Predicate = (!icmp_ln52 & !icmp_ln52_1)> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%lshr_ln55_12 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %gmem1_addr_read, i32 64, i32 95" [/home/centos/workspace/wide_vadd_kernels/src/krnl_vadd.cpp:55]   --->   Operation 79 'partselect' 'lshr_ln55_12' <Predicate = (!icmp_ln52 & !icmp_ln52_1)> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%lshr_ln55_2 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %gmem0_addr_read, i32 96, i32 127" [/home/centos/workspace/wide_vadd_kernels/src/krnl_vadd.cpp:55]   --->   Operation 80 'partselect' 'lshr_ln55_2' <Predicate = (!icmp_ln52 & !icmp_ln52_1 & !icmp_ln52_2)> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%lshr_ln55_15 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %gmem1_addr_read, i32 96, i32 127" [/home/centos/workspace/wide_vadd_kernels/src/krnl_vadd.cpp:55]   --->   Operation 81 'partselect' 'lshr_ln55_15' <Predicate = (!icmp_ln52 & !icmp_ln52_1 & !icmp_ln52_2)> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%lshr_ln55_3 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %gmem0_addr_read, i32 128, i32 159" [/home/centos/workspace/wide_vadd_kernels/src/krnl_vadd.cpp:55]   --->   Operation 82 'partselect' 'lshr_ln55_3' <Predicate = (!icmp_ln52 & !icmp_ln52_1 & !icmp_ln52_2 & !icmp_ln52_3)> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%lshr_ln55_16 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %gmem1_addr_read, i32 128, i32 159" [/home/centos/workspace/wide_vadd_kernels/src/krnl_vadd.cpp:55]   --->   Operation 83 'partselect' 'lshr_ln55_16' <Predicate = (!icmp_ln52 & !icmp_ln52_1 & !icmp_ln52_2 & !icmp_ln52_3)> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%lshr_ln55_4 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %gmem0_addr_read, i32 160, i32 191" [/home/centos/workspace/wide_vadd_kernels/src/krnl_vadd.cpp:55]   --->   Operation 84 'partselect' 'lshr_ln55_4' <Predicate = (!icmp_ln52 & !icmp_ln52_1 & !icmp_ln52_2 & !icmp_ln52_3 & !icmp_ln52_4)> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%lshr_ln55_17 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %gmem1_addr_read, i32 160, i32 191" [/home/centos/workspace/wide_vadd_kernels/src/krnl_vadd.cpp:55]   --->   Operation 85 'partselect' 'lshr_ln55_17' <Predicate = (!icmp_ln52 & !icmp_ln52_1 & !icmp_ln52_2 & !icmp_ln52_3 & !icmp_ln52_4)> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%lshr_ln55_5 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %gmem0_addr_read, i32 192, i32 223" [/home/centos/workspace/wide_vadd_kernels/src/krnl_vadd.cpp:55]   --->   Operation 86 'partselect' 'lshr_ln55_5' <Predicate = (!icmp_ln52 & !icmp_ln52_1 & !icmp_ln52_2 & !icmp_ln52_3 & !icmp_ln52_4 & !icmp_ln52_5)> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%lshr_ln55_18 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %gmem1_addr_read, i32 192, i32 223" [/home/centos/workspace/wide_vadd_kernels/src/krnl_vadd.cpp:55]   --->   Operation 87 'partselect' 'lshr_ln55_18' <Predicate = (!icmp_ln52 & !icmp_ln52_1 & !icmp_ln52_2 & !icmp_ln52_3 & !icmp_ln52_4 & !icmp_ln52_5)> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%lshr_ln55_6 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %gmem0_addr_read, i32 224, i32 255" [/home/centos/workspace/wide_vadd_kernels/src/krnl_vadd.cpp:55]   --->   Operation 88 'partselect' 'lshr_ln55_6' <Predicate = (!icmp_ln52 & !icmp_ln52_1 & !icmp_ln52_2 & !icmp_ln52_3 & !icmp_ln52_4 & !icmp_ln52_5 & !icmp_ln52_6)> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%lshr_ln55_19 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %gmem1_addr_read, i32 224, i32 255" [/home/centos/workspace/wide_vadd_kernels/src/krnl_vadd.cpp:55]   --->   Operation 89 'partselect' 'lshr_ln55_19' <Predicate = (!icmp_ln52 & !icmp_ln52_1 & !icmp_ln52_2 & !icmp_ln52_3 & !icmp_ln52_4 & !icmp_ln52_5 & !icmp_ln52_6)> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%lshr_ln55_7 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %gmem0_addr_read, i32 256, i32 287" [/home/centos/workspace/wide_vadd_kernels/src/krnl_vadd.cpp:55]   --->   Operation 90 'partselect' 'lshr_ln55_7' <Predicate = (!icmp_ln52 & !icmp_ln52_1 & !icmp_ln52_2 & !icmp_ln52_3 & !icmp_ln52_4 & !icmp_ln52_5 & !icmp_ln52_6 & !icmp_ln52_7)> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%lshr_ln55_20 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %gmem1_addr_read, i32 256, i32 287" [/home/centos/workspace/wide_vadd_kernels/src/krnl_vadd.cpp:55]   --->   Operation 91 'partselect' 'lshr_ln55_20' <Predicate = (!icmp_ln52 & !icmp_ln52_1 & !icmp_ln52_2 & !icmp_ln52_3 & !icmp_ln52_4 & !icmp_ln52_5 & !icmp_ln52_6 & !icmp_ln52_7)> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%lshr_ln55_8 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %gmem0_addr_read, i32 288, i32 319" [/home/centos/workspace/wide_vadd_kernels/src/krnl_vadd.cpp:55]   --->   Operation 92 'partselect' 'lshr_ln55_8' <Predicate = (!icmp_ln52 & !icmp_ln52_1 & !icmp_ln52_2 & !icmp_ln52_3 & !icmp_ln52_4 & !icmp_ln52_5 & !icmp_ln52_6 & !icmp_ln52_7 & !icmp_ln52_8)> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%lshr_ln55_21 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %gmem1_addr_read, i32 288, i32 319" [/home/centos/workspace/wide_vadd_kernels/src/krnl_vadd.cpp:55]   --->   Operation 93 'partselect' 'lshr_ln55_21' <Predicate = (!icmp_ln52 & !icmp_ln52_1 & !icmp_ln52_2 & !icmp_ln52_3 & !icmp_ln52_4 & !icmp_ln52_5 & !icmp_ln52_6 & !icmp_ln52_7 & !icmp_ln52_8)> <Delay = 0.00>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%lshr_ln55_9 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %gmem0_addr_read, i32 320, i32 351" [/home/centos/workspace/wide_vadd_kernels/src/krnl_vadd.cpp:55]   --->   Operation 94 'partselect' 'lshr_ln55_9' <Predicate = (!icmp_ln52 & !icmp_ln52_1 & !icmp_ln52_2 & !icmp_ln52_3 & !icmp_ln52_4 & !icmp_ln52_5 & !icmp_ln52_6 & !icmp_ln52_7 & !icmp_ln52_8 & !icmp_ln52_9)> <Delay = 0.00>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "%lshr_ln55_22 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %gmem1_addr_read, i32 320, i32 351" [/home/centos/workspace/wide_vadd_kernels/src/krnl_vadd.cpp:55]   --->   Operation 95 'partselect' 'lshr_ln55_22' <Predicate = (!icmp_ln52 & !icmp_ln52_1 & !icmp_ln52_2 & !icmp_ln52_3 & !icmp_ln52_4 & !icmp_ln52_5 & !icmp_ln52_6 & !icmp_ln52_7 & !icmp_ln52_8 & !icmp_ln52_9)> <Delay = 0.00>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%lshr_ln55_10 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %gmem0_addr_read, i32 352, i32 383" [/home/centos/workspace/wide_vadd_kernels/src/krnl_vadd.cpp:55]   --->   Operation 96 'partselect' 'lshr_ln55_10' <Predicate = (!icmp_ln52 & !icmp_ln52_1 & !icmp_ln52_2 & !icmp_ln52_3 & !icmp_ln52_4 & !icmp_ln52_5 & !icmp_ln52_6 & !icmp_ln52_7 & !icmp_ln52_8 & !icmp_ln52_9 & !icmp_ln52_10)> <Delay = 0.00>
ST_3 : Operation 97 [1/1] (0.00ns)   --->   "%lshr_ln55_23 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %gmem1_addr_read, i32 352, i32 383" [/home/centos/workspace/wide_vadd_kernels/src/krnl_vadd.cpp:55]   --->   Operation 97 'partselect' 'lshr_ln55_23' <Predicate = (!icmp_ln52 & !icmp_ln52_1 & !icmp_ln52_2 & !icmp_ln52_3 & !icmp_ln52_4 & !icmp_ln52_5 & !icmp_ln52_6 & !icmp_ln52_7 & !icmp_ln52_8 & !icmp_ln52_9 & !icmp_ln52_10)> <Delay = 0.00>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "%lshr_ln55_11 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %gmem0_addr_read, i32 384, i32 415" [/home/centos/workspace/wide_vadd_kernels/src/krnl_vadd.cpp:55]   --->   Operation 98 'partselect' 'lshr_ln55_11' <Predicate = (!icmp_ln52 & !icmp_ln52_1 & !icmp_ln52_2 & !icmp_ln52_3 & !icmp_ln52_4 & !icmp_ln52_5 & !icmp_ln52_6 & !icmp_ln52_7 & !icmp_ln52_8 & !icmp_ln52_9 & !icmp_ln52_10 & !icmp_ln52_11)> <Delay = 0.00>
ST_3 : Operation 99 [1/1] (0.00ns)   --->   "%lshr_ln55_24 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %gmem1_addr_read, i32 384, i32 415" [/home/centos/workspace/wide_vadd_kernels/src/krnl_vadd.cpp:55]   --->   Operation 99 'partselect' 'lshr_ln55_24' <Predicate = (!icmp_ln52 & !icmp_ln52_1 & !icmp_ln52_2 & !icmp_ln52_3 & !icmp_ln52_4 & !icmp_ln52_5 & !icmp_ln52_6 & !icmp_ln52_7 & !icmp_ln52_8 & !icmp_ln52_9 & !icmp_ln52_10 & !icmp_ln52_11)> <Delay = 0.00>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "%lshr_ln55_25 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %gmem0_addr_read, i32 416, i32 447" [/home/centos/workspace/wide_vadd_kernels/src/krnl_vadd.cpp:55]   --->   Operation 100 'partselect' 'lshr_ln55_25' <Predicate = (!icmp_ln52 & !icmp_ln52_1 & !icmp_ln52_2 & !icmp_ln52_3 & !icmp_ln52_4 & !icmp_ln52_5 & !icmp_ln52_6 & !icmp_ln52_7 & !icmp_ln52_8 & !icmp_ln52_9 & !icmp_ln52_10 & !icmp_ln52_11 & !icmp_ln52_12)> <Delay = 0.00>
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "%lshr_ln55_26 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %gmem1_addr_read, i32 416, i32 447" [/home/centos/workspace/wide_vadd_kernels/src/krnl_vadd.cpp:55]   --->   Operation 101 'partselect' 'lshr_ln55_26' <Predicate = (!icmp_ln52 & !icmp_ln52_1 & !icmp_ln52_2 & !icmp_ln52_3 & !icmp_ln52_4 & !icmp_ln52_5 & !icmp_ln52_6 & !icmp_ln52_7 & !icmp_ln52_8 & !icmp_ln52_9 & !icmp_ln52_10 & !icmp_ln52_11 & !icmp_ln52_12)> <Delay = 0.00>
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "%lshr_ln55_13 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %gmem0_addr_read, i32 448, i32 479" [/home/centos/workspace/wide_vadd_kernels/src/krnl_vadd.cpp:55]   --->   Operation 102 'partselect' 'lshr_ln55_13' <Predicate = (!icmp_ln52 & !icmp_ln52_1 & !icmp_ln52_2 & !icmp_ln52_3 & !icmp_ln52_4 & !icmp_ln52_5 & !icmp_ln52_6 & !icmp_ln52_7 & !icmp_ln52_8 & !icmp_ln52_9 & !icmp_ln52_10 & !icmp_ln52_11 & !icmp_ln52_12 & !icmp_ln52_13)> <Delay = 0.00>
ST_3 : Operation 103 [1/1] (0.00ns)   --->   "%lshr_ln55_27 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %gmem1_addr_read, i32 448, i32 479" [/home/centos/workspace/wide_vadd_kernels/src/krnl_vadd.cpp:55]   --->   Operation 103 'partselect' 'lshr_ln55_27' <Predicate = (!icmp_ln52 & !icmp_ln52_1 & !icmp_ln52_2 & !icmp_ln52_3 & !icmp_ln52_4 & !icmp_ln52_5 & !icmp_ln52_6 & !icmp_ln52_7 & !icmp_ln52_8 & !icmp_ln52_9 & !icmp_ln52_10 & !icmp_ln52_11 & !icmp_ln52_12 & !icmp_ln52_13)> <Delay = 0.00>
ST_3 : Operation 104 [1/1] (0.00ns)   --->   "%lshr_ln55_14 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %gmem0_addr_read, i32 480, i32 511" [/home/centos/workspace/wide_vadd_kernels/src/krnl_vadd.cpp:55]   --->   Operation 104 'partselect' 'lshr_ln55_14' <Predicate = (!icmp_ln52 & !icmp_ln52_1 & !icmp_ln52_2 & !icmp_ln52_3 & !icmp_ln52_4 & !icmp_ln52_5 & !icmp_ln52_6 & !icmp_ln52_7 & !icmp_ln52_8 & !icmp_ln52_9 & !icmp_ln52_10 & !icmp_ln52_11 & !icmp_ln52_12 & !icmp_ln52_13 & !icmp_ln52_14)> <Delay = 0.00>
ST_3 : Operation 105 [1/1] (0.00ns)   --->   "%lshr_ln55_28 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %gmem1_addr_read, i32 480, i32 511" [/home/centos/workspace/wide_vadd_kernels/src/krnl_vadd.cpp:55]   --->   Operation 105 'partselect' 'lshr_ln55_28' <Predicate = (!icmp_ln52 & !icmp_ln52_1 & !icmp_ln52_2 & !icmp_ln52_3 & !icmp_ln52_4 & !icmp_ln52_5 & !icmp_ln52_6 & !icmp_ln52_7 & !icmp_ln52_8 & !icmp_ln52_9 & !icmp_ln52_10 & !icmp_ln52_11 & !icmp_ln52_12 & !icmp_ln52_13 & !icmp_ln52_14)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 0.88>
ST_4 : Operation 106 [1/1] (0.00ns)   --->   "%gmem0_addr_1 = getelementptr i512 %gmem0, i64 %sext_ln52_2_cast" [/home/centos/workspace/wide_vadd_kernels/src/krnl_vadd.cpp:52]   --->   Operation 106 'getelementptr' 'gmem0_addr_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 107 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 256, i64 256, i64 256"   --->   Operation 107 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 108 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 108 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 109 [1/1] (0.00ns)   --->   "%specloopname_ln52 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [/home/centos/workspace/wide_vadd_kernels/src/krnl_vadd.cpp:52]   --->   Operation 109 'specloopname' 'specloopname_ln52' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_4 : Operation 110 [1/1] (0.88ns)   --->   "%add_ln55 = add i32 %trunc_ln55_1, i32 %trunc_ln55" [/home/centos/workspace/wide_vadd_kernels/src/krnl_vadd.cpp:55]   --->   Operation 110 'add' 'add_ln55' <Predicate = (!icmp_ln52)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 111 [1/1] (0.88ns)   --->   "%add_ln55_1 = add i32 %lshr_ln55_1, i32 %lshr_ln" [/home/centos/workspace/wide_vadd_kernels/src/krnl_vadd.cpp:55]   --->   Operation 111 'add' 'add_ln55_1' <Predicate = (!icmp_ln52 & !icmp_ln52_1)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 112 [1/1] (0.88ns)   --->   "%add_ln55_2 = add i32 %lshr_ln55_12, i32 %lshr_ln55_s" [/home/centos/workspace/wide_vadd_kernels/src/krnl_vadd.cpp:55]   --->   Operation 112 'add' 'add_ln55_2' <Predicate = (!icmp_ln52 & !icmp_ln52_1 & !icmp_ln52_2)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 113 [1/1] (0.88ns)   --->   "%add_ln55_3 = add i32 %lshr_ln55_15, i32 %lshr_ln55_2" [/home/centos/workspace/wide_vadd_kernels/src/krnl_vadd.cpp:55]   --->   Operation 113 'add' 'add_ln55_3' <Predicate = (!icmp_ln52 & !icmp_ln52_1 & !icmp_ln52_2 & !icmp_ln52_3)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 114 [1/1] (0.88ns)   --->   "%add_ln55_4 = add i32 %lshr_ln55_16, i32 %lshr_ln55_3" [/home/centos/workspace/wide_vadd_kernels/src/krnl_vadd.cpp:55]   --->   Operation 114 'add' 'add_ln55_4' <Predicate = (!icmp_ln52 & !icmp_ln52_1 & !icmp_ln52_2 & !icmp_ln52_3 & !icmp_ln52_4)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 115 [1/1] (0.88ns)   --->   "%add_ln55_5 = add i32 %lshr_ln55_17, i32 %lshr_ln55_4" [/home/centos/workspace/wide_vadd_kernels/src/krnl_vadd.cpp:55]   --->   Operation 115 'add' 'add_ln55_5' <Predicate = (!icmp_ln52 & !icmp_ln52_1 & !icmp_ln52_2 & !icmp_ln52_3 & !icmp_ln52_4 & !icmp_ln52_5)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 116 [1/1] (0.88ns)   --->   "%add_ln55_6 = add i32 %lshr_ln55_18, i32 %lshr_ln55_5" [/home/centos/workspace/wide_vadd_kernels/src/krnl_vadd.cpp:55]   --->   Operation 116 'add' 'add_ln55_6' <Predicate = (!icmp_ln52 & !icmp_ln52_1 & !icmp_ln52_2 & !icmp_ln52_3 & !icmp_ln52_4 & !icmp_ln52_5 & !icmp_ln52_6)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 117 [1/1] (0.88ns)   --->   "%add_ln55_7 = add i32 %lshr_ln55_19, i32 %lshr_ln55_6" [/home/centos/workspace/wide_vadd_kernels/src/krnl_vadd.cpp:55]   --->   Operation 117 'add' 'add_ln55_7' <Predicate = (!icmp_ln52 & !icmp_ln52_1 & !icmp_ln52_2 & !icmp_ln52_3 & !icmp_ln52_4 & !icmp_ln52_5 & !icmp_ln52_6 & !icmp_ln52_7)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 118 [1/1] (0.88ns)   --->   "%add_ln55_8 = add i32 %lshr_ln55_20, i32 %lshr_ln55_7" [/home/centos/workspace/wide_vadd_kernels/src/krnl_vadd.cpp:55]   --->   Operation 118 'add' 'add_ln55_8' <Predicate = (!icmp_ln52 & !icmp_ln52_1 & !icmp_ln52_2 & !icmp_ln52_3 & !icmp_ln52_4 & !icmp_ln52_5 & !icmp_ln52_6 & !icmp_ln52_7 & !icmp_ln52_8)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 119 [1/1] (0.88ns)   --->   "%add_ln55_9 = add i32 %lshr_ln55_21, i32 %lshr_ln55_8" [/home/centos/workspace/wide_vadd_kernels/src/krnl_vadd.cpp:55]   --->   Operation 119 'add' 'add_ln55_9' <Predicate = (!icmp_ln52 & !icmp_ln52_1 & !icmp_ln52_2 & !icmp_ln52_3 & !icmp_ln52_4 & !icmp_ln52_5 & !icmp_ln52_6 & !icmp_ln52_7 & !icmp_ln52_8 & !icmp_ln52_9)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 120 [1/1] (0.88ns)   --->   "%add_ln55_10 = add i32 %lshr_ln55_22, i32 %lshr_ln55_9" [/home/centos/workspace/wide_vadd_kernels/src/krnl_vadd.cpp:55]   --->   Operation 120 'add' 'add_ln55_10' <Predicate = (!icmp_ln52 & !icmp_ln52_1 & !icmp_ln52_2 & !icmp_ln52_3 & !icmp_ln52_4 & !icmp_ln52_5 & !icmp_ln52_6 & !icmp_ln52_7 & !icmp_ln52_8 & !icmp_ln52_9 & !icmp_ln52_10)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 121 [1/1] (0.88ns)   --->   "%add_ln55_11 = add i32 %lshr_ln55_23, i32 %lshr_ln55_10" [/home/centos/workspace/wide_vadd_kernels/src/krnl_vadd.cpp:55]   --->   Operation 121 'add' 'add_ln55_11' <Predicate = (!icmp_ln52 & !icmp_ln52_1 & !icmp_ln52_2 & !icmp_ln52_3 & !icmp_ln52_4 & !icmp_ln52_5 & !icmp_ln52_6 & !icmp_ln52_7 & !icmp_ln52_8 & !icmp_ln52_9 & !icmp_ln52_10 & !icmp_ln52_11)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 122 [1/1] (0.88ns)   --->   "%add_ln55_12 = add i32 %lshr_ln55_24, i32 %lshr_ln55_11" [/home/centos/workspace/wide_vadd_kernels/src/krnl_vadd.cpp:55]   --->   Operation 122 'add' 'add_ln55_12' <Predicate = (!icmp_ln52 & !icmp_ln52_1 & !icmp_ln52_2 & !icmp_ln52_3 & !icmp_ln52_4 & !icmp_ln52_5 & !icmp_ln52_6 & !icmp_ln52_7 & !icmp_ln52_8 & !icmp_ln52_9 & !icmp_ln52_10 & !icmp_ln52_11 & !icmp_ln52_12)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 123 [1/1] (0.88ns)   --->   "%add_ln55_13 = add i32 %lshr_ln55_26, i32 %lshr_ln55_25" [/home/centos/workspace/wide_vadd_kernels/src/krnl_vadd.cpp:55]   --->   Operation 123 'add' 'add_ln55_13' <Predicate = (!icmp_ln52 & !icmp_ln52_1 & !icmp_ln52_2 & !icmp_ln52_3 & !icmp_ln52_4 & !icmp_ln52_5 & !icmp_ln52_6 & !icmp_ln52_7 & !icmp_ln52_8 & !icmp_ln52_9 & !icmp_ln52_10 & !icmp_ln52_11 & !icmp_ln52_12 & !icmp_ln52_13)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 124 [1/1] (0.88ns)   --->   "%add_ln55_14 = add i32 %lshr_ln55_27, i32 %lshr_ln55_13" [/home/centos/workspace/wide_vadd_kernels/src/krnl_vadd.cpp:55]   --->   Operation 124 'add' 'add_ln55_14' <Predicate = (!icmp_ln52 & !icmp_ln52_1 & !icmp_ln52_2 & !icmp_ln52_3 & !icmp_ln52_4 & !icmp_ln52_5 & !icmp_ln52_6 & !icmp_ln52_7 & !icmp_ln52_8 & !icmp_ln52_9 & !icmp_ln52_10 & !icmp_ln52_11 & !icmp_ln52_12 & !icmp_ln52_13 & !icmp_ln52_14)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 125 [1/1] (0.88ns)   --->   "%add_ln55_15 = add i32 %lshr_ln55_28, i32 %lshr_ln55_14" [/home/centos/workspace/wide_vadd_kernels/src/krnl_vadd.cpp:55]   --->   Operation 125 'add' 'add_ln55_15' <Predicate = (!icmp_ln52 & !icmp_ln52_1 & !icmp_ln52_2 & !icmp_ln52_3 & !icmp_ln52_4 & !icmp_ln52_5 & !icmp_ln52_6 & !icmp_ln52_7 & !icmp_ln52_8 & !icmp_ln52_9 & !icmp_ln52_10 & !icmp_ln52_11 & !icmp_ln52_12 & !icmp_ln52_13 & !icmp_ln52_14 & !icmp_ln52_15)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 129 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 129 'ret' 'ret_ln0' <Predicate = (icmp_ln52_15) | (icmp_ln52_14) | (icmp_ln52_13) | (icmp_ln52_12) | (icmp_ln52_11) | (icmp_ln52_10) | (icmp_ln52_9) | (icmp_ln52_8) | (icmp_ln52_7) | (icmp_ln52_6) | (icmp_ln52_5) | (icmp_ln52_4) | (icmp_ln52_3) | (icmp_ln52_2) | (icmp_ln52_1) | (icmp_ln52)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 2.92>
ST_5 : Operation 126 [1/1] (0.00ns)   --->   "%or_ln55_s = bitconcatenate i512 @_ssdm_op_BitConcatenate.i512.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32, i32 %add_ln55_15, i32 %add_ln55_14, i32 %add_ln55_13, i32 %add_ln55_12, i32 %add_ln55_11, i32 %add_ln55_10, i32 %add_ln55_9, i32 %add_ln55_8, i32 %add_ln55_7, i32 %add_ln55_6, i32 %add_ln55_5, i32 %add_ln55_4, i32 %add_ln55_3, i32 %add_ln55_2, i32 %add_ln55_1, i32 %add_ln55" [/home/centos/workspace/wide_vadd_kernels/src/krnl_vadd.cpp:55]   --->   Operation 126 'bitconcatenate' 'or_ln55_s' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 127 [1/1] (2.92ns)   --->   "%write_ln55 = write void @_ssdm_op_Write.m_axi.p1i512, i64 %gmem0_addr_1, i512 %or_ln55_s, i64 18446744073709551615" [/home/centos/workspace/wide_vadd_kernels/src/krnl_vadd.cpp:55]   --->   Operation 127 'write' 'write_ln55' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 128 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 128 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ sext_ln52_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ gmem0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ sext_ln52]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sext_ln52_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ zext_ln52]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i_0                   (alloca           ) [ 011000]
zext_ln52_read        (read             ) [ 000000]
sext_ln52_2_read      (read             ) [ 000000]
sext_ln52_read        (read             ) [ 000000]
sext_ln52_1_read      (read             ) [ 000000]
zext_ln52_cast        (zext             ) [ 011000]
sext_ln52_2_cast      (sext             ) [ 011110]
sext_ln52_cast        (sext             ) [ 011100]
sext_ln52_1_cast      (sext             ) [ 011100]
specinterface_ln0     (specinterface    ) [ 000000]
specinterface_ln0     (specinterface    ) [ 000000]
store_ln0             (store            ) [ 000000]
br_ln0                (br               ) [ 000000]
i_0_load              (load             ) [ 000000]
icmp_ln52             (icmp             ) [ 011110]
br_ln52               (br               ) [ 000000]
or_ln52               (or               ) [ 000000]
icmp_ln52_1           (icmp             ) [ 011110]
br_ln52               (br               ) [ 000000]
or_ln52_1             (or               ) [ 000000]
icmp_ln52_2           (icmp             ) [ 011110]
br_ln52               (br               ) [ 000000]
or_ln52_2             (or               ) [ 000000]
icmp_ln52_3           (icmp             ) [ 011110]
br_ln52               (br               ) [ 000000]
or_ln52_3             (or               ) [ 000000]
icmp_ln52_4           (icmp             ) [ 011110]
br_ln52               (br               ) [ 000000]
or_ln52_4             (or               ) [ 000000]
icmp_ln52_5           (icmp             ) [ 011110]
br_ln52               (br               ) [ 000000]
or_ln52_5             (or               ) [ 000000]
icmp_ln52_6           (icmp             ) [ 011110]
br_ln52               (br               ) [ 000000]
or_ln52_6             (or               ) [ 000000]
icmp_ln52_7           (icmp             ) [ 011110]
br_ln52               (br               ) [ 000000]
or_ln52_7             (or               ) [ 000000]
icmp_ln52_8           (icmp             ) [ 011110]
br_ln52               (br               ) [ 000000]
or_ln52_8             (or               ) [ 000000]
icmp_ln52_9           (icmp             ) [ 011110]
br_ln52               (br               ) [ 000000]
or_ln52_9             (or               ) [ 000000]
icmp_ln52_10          (icmp             ) [ 011110]
br_ln52               (br               ) [ 000000]
or_ln52_10            (or               ) [ 000000]
icmp_ln52_11          (icmp             ) [ 011110]
br_ln52               (br               ) [ 000000]
or_ln52_11            (or               ) [ 000000]
icmp_ln52_12          (icmp             ) [ 011110]
br_ln52               (br               ) [ 000000]
or_ln52_12            (or               ) [ 000000]
icmp_ln52_13          (icmp             ) [ 011110]
br_ln52               (br               ) [ 000000]
or_ln52_13            (or               ) [ 000000]
icmp_ln52_14          (icmp             ) [ 011110]
br_ln52               (br               ) [ 000000]
or_ln52_14            (or               ) [ 000000]
icmp_ln52_15          (icmp             ) [ 011110]
br_ln52               (br               ) [ 000000]
add_ln52              (add              ) [ 000000]
store_ln52            (store            ) [ 000000]
gmem1_addr            (getelementptr    ) [ 000000]
gmem0_addr            (getelementptr    ) [ 000000]
gmem0_addr_read       (read             ) [ 000000]
gmem1_addr_read       (read             ) [ 000000]
trunc_ln55            (trunc            ) [ 010010]
lshr_ln               (partselect       ) [ 010010]
trunc_ln55_1          (trunc            ) [ 010010]
lshr_ln55_1           (partselect       ) [ 010010]
lshr_ln55_s           (partselect       ) [ 010010]
lshr_ln55_12          (partselect       ) [ 010010]
lshr_ln55_2           (partselect       ) [ 010010]
lshr_ln55_15          (partselect       ) [ 010010]
lshr_ln55_3           (partselect       ) [ 010010]
lshr_ln55_16          (partselect       ) [ 010010]
lshr_ln55_4           (partselect       ) [ 010010]
lshr_ln55_17          (partselect       ) [ 010010]
lshr_ln55_5           (partselect       ) [ 010010]
lshr_ln55_18          (partselect       ) [ 010010]
lshr_ln55_6           (partselect       ) [ 010010]
lshr_ln55_19          (partselect       ) [ 010010]
lshr_ln55_7           (partselect       ) [ 010010]
lshr_ln55_20          (partselect       ) [ 010010]
lshr_ln55_8           (partselect       ) [ 010010]
lshr_ln55_21          (partselect       ) [ 010010]
lshr_ln55_9           (partselect       ) [ 010010]
lshr_ln55_22          (partselect       ) [ 010010]
lshr_ln55_10          (partselect       ) [ 010010]
lshr_ln55_23          (partselect       ) [ 010010]
lshr_ln55_11          (partselect       ) [ 010010]
lshr_ln55_24          (partselect       ) [ 010010]
lshr_ln55_25          (partselect       ) [ 010010]
lshr_ln55_26          (partselect       ) [ 010010]
lshr_ln55_13          (partselect       ) [ 010010]
lshr_ln55_27          (partselect       ) [ 010010]
lshr_ln55_14          (partselect       ) [ 010010]
lshr_ln55_28          (partselect       ) [ 010010]
gmem0_addr_1          (getelementptr    ) [ 010001]
speclooptripcount_ln0 (speclooptripcount) [ 000000]
specpipeline_ln0      (specpipeline     ) [ 000000]
specloopname_ln52     (specloopname     ) [ 000000]
add_ln55              (add              ) [ 010001]
add_ln55_1            (add              ) [ 010001]
add_ln55_2            (add              ) [ 010001]
add_ln55_3            (add              ) [ 010001]
add_ln55_4            (add              ) [ 010001]
add_ln55_5            (add              ) [ 010001]
add_ln55_6            (add              ) [ 010001]
add_ln55_7            (add              ) [ 010001]
add_ln55_8            (add              ) [ 010001]
add_ln55_9            (add              ) [ 010001]
add_ln55_10           (add              ) [ 010001]
add_ln55_11           (add              ) [ 010001]
add_ln55_12           (add              ) [ 010001]
add_ln55_13           (add              ) [ 010001]
add_ln55_14           (add              ) [ 010001]
add_ln55_15           (add              ) [ 010001]
or_ln55_s             (bitconcatenate   ) [ 000000]
write_ln55            (write            ) [ 000000]
br_ln0                (br               ) [ 000000]
ret_ln0               (ret              ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem1"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sext_ln52_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln52_1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="gmem0">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem0"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="sext_ln52">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln52"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="sext_ln52_2">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln52_2"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="zext_ln52">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln52"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i58"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.p1i512"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i512.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i512.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.p1i512"/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1004" name="i_0_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="1" slack="0"/>
<pin id="154" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_0/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="zext_ln52_read_read_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="32" slack="0"/>
<pin id="158" dir="0" index="1" bw="32" slack="0"/>
<pin id="159" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln52_read/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="sext_ln52_2_read_read_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="58" slack="0"/>
<pin id="164" dir="0" index="1" bw="58" slack="0"/>
<pin id="165" dir="1" index="2" bw="58" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln52_2_read/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="sext_ln52_read_read_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="58" slack="0"/>
<pin id="170" dir="0" index="1" bw="58" slack="0"/>
<pin id="171" dir="1" index="2" bw="58" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln52_read/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="sext_ln52_1_read_read_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="58" slack="0"/>
<pin id="176" dir="0" index="1" bw="58" slack="0"/>
<pin id="177" dir="1" index="2" bw="58" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln52_1_read/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="gmem0_addr_read_read_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="512" slack="0"/>
<pin id="182" dir="0" index="1" bw="512" slack="0"/>
<pin id="183" dir="1" index="2" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem0_addr_read/3 "/>
</bind>
</comp>

<comp id="185" class="1004" name="gmem1_addr_read_read_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="512" slack="0"/>
<pin id="187" dir="0" index="1" bw="512" slack="0"/>
<pin id="188" dir="1" index="2" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem1_addr_read/3 "/>
</bind>
</comp>

<comp id="190" class="1004" name="write_ln55_write_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="0" slack="0"/>
<pin id="192" dir="0" index="1" bw="512" slack="1"/>
<pin id="193" dir="0" index="2" bw="512" slack="0"/>
<pin id="194" dir="0" index="3" bw="1" slack="0"/>
<pin id="195" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln55/5 "/>
</bind>
</comp>

<comp id="198" class="1004" name="zext_ln52_cast_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="32" slack="0"/>
<pin id="200" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln52_cast/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="sext_ln52_2_cast_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="58" slack="0"/>
<pin id="204" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln52_2_cast/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="sext_ln52_cast_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="58" slack="0"/>
<pin id="208" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln52_cast/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="sext_ln52_1_cast_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="58" slack="0"/>
<pin id="212" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln52_1_cast/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="store_ln0_store_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="1" slack="0"/>
<pin id="216" dir="0" index="1" bw="64" slack="0"/>
<pin id="217" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="219" class="1004" name="i_0_load_load_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="64" slack="1"/>
<pin id="221" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_0_load/2 "/>
</bind>
</comp>

<comp id="222" class="1004" name="icmp_ln52_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="64" slack="0"/>
<pin id="224" dir="0" index="1" bw="64" slack="1"/>
<pin id="225" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln52/2 "/>
</bind>
</comp>

<comp id="227" class="1004" name="or_ln52_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="64" slack="0"/>
<pin id="229" dir="0" index="1" bw="64" slack="0"/>
<pin id="230" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln52/2 "/>
</bind>
</comp>

<comp id="233" class="1004" name="icmp_ln52_1_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="64" slack="0"/>
<pin id="235" dir="0" index="1" bw="64" slack="1"/>
<pin id="236" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln52_1/2 "/>
</bind>
</comp>

<comp id="238" class="1004" name="or_ln52_1_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="64" slack="0"/>
<pin id="240" dir="0" index="1" bw="64" slack="0"/>
<pin id="241" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln52_1/2 "/>
</bind>
</comp>

<comp id="244" class="1004" name="icmp_ln52_2_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="64" slack="0"/>
<pin id="246" dir="0" index="1" bw="64" slack="1"/>
<pin id="247" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln52_2/2 "/>
</bind>
</comp>

<comp id="249" class="1004" name="or_ln52_2_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="64" slack="0"/>
<pin id="251" dir="0" index="1" bw="64" slack="0"/>
<pin id="252" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln52_2/2 "/>
</bind>
</comp>

<comp id="255" class="1004" name="icmp_ln52_3_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="64" slack="0"/>
<pin id="257" dir="0" index="1" bw="64" slack="1"/>
<pin id="258" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln52_3/2 "/>
</bind>
</comp>

<comp id="260" class="1004" name="or_ln52_3_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="64" slack="0"/>
<pin id="262" dir="0" index="1" bw="64" slack="0"/>
<pin id="263" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln52_3/2 "/>
</bind>
</comp>

<comp id="266" class="1004" name="icmp_ln52_4_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="64" slack="0"/>
<pin id="268" dir="0" index="1" bw="64" slack="1"/>
<pin id="269" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln52_4/2 "/>
</bind>
</comp>

<comp id="271" class="1004" name="or_ln52_4_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="64" slack="0"/>
<pin id="273" dir="0" index="1" bw="64" slack="0"/>
<pin id="274" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln52_4/2 "/>
</bind>
</comp>

<comp id="277" class="1004" name="icmp_ln52_5_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="64" slack="0"/>
<pin id="279" dir="0" index="1" bw="64" slack="1"/>
<pin id="280" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln52_5/2 "/>
</bind>
</comp>

<comp id="282" class="1004" name="or_ln52_5_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="64" slack="0"/>
<pin id="284" dir="0" index="1" bw="64" slack="0"/>
<pin id="285" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln52_5/2 "/>
</bind>
</comp>

<comp id="288" class="1004" name="icmp_ln52_6_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="64" slack="0"/>
<pin id="290" dir="0" index="1" bw="64" slack="1"/>
<pin id="291" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln52_6/2 "/>
</bind>
</comp>

<comp id="293" class="1004" name="or_ln52_6_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="64" slack="0"/>
<pin id="295" dir="0" index="1" bw="64" slack="0"/>
<pin id="296" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln52_6/2 "/>
</bind>
</comp>

<comp id="299" class="1004" name="icmp_ln52_7_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="64" slack="0"/>
<pin id="301" dir="0" index="1" bw="64" slack="1"/>
<pin id="302" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln52_7/2 "/>
</bind>
</comp>

<comp id="304" class="1004" name="or_ln52_7_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="64" slack="0"/>
<pin id="306" dir="0" index="1" bw="64" slack="0"/>
<pin id="307" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln52_7/2 "/>
</bind>
</comp>

<comp id="310" class="1004" name="icmp_ln52_8_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="64" slack="0"/>
<pin id="312" dir="0" index="1" bw="64" slack="1"/>
<pin id="313" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln52_8/2 "/>
</bind>
</comp>

<comp id="315" class="1004" name="or_ln52_8_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="64" slack="0"/>
<pin id="317" dir="0" index="1" bw="64" slack="0"/>
<pin id="318" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln52_8/2 "/>
</bind>
</comp>

<comp id="321" class="1004" name="icmp_ln52_9_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="64" slack="0"/>
<pin id="323" dir="0" index="1" bw="64" slack="1"/>
<pin id="324" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln52_9/2 "/>
</bind>
</comp>

<comp id="326" class="1004" name="or_ln52_9_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="64" slack="0"/>
<pin id="328" dir="0" index="1" bw="64" slack="0"/>
<pin id="329" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln52_9/2 "/>
</bind>
</comp>

<comp id="332" class="1004" name="icmp_ln52_10_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="64" slack="0"/>
<pin id="334" dir="0" index="1" bw="64" slack="1"/>
<pin id="335" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln52_10/2 "/>
</bind>
</comp>

<comp id="337" class="1004" name="or_ln52_10_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="64" slack="0"/>
<pin id="339" dir="0" index="1" bw="64" slack="0"/>
<pin id="340" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln52_10/2 "/>
</bind>
</comp>

<comp id="343" class="1004" name="icmp_ln52_11_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="64" slack="0"/>
<pin id="345" dir="0" index="1" bw="64" slack="1"/>
<pin id="346" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln52_11/2 "/>
</bind>
</comp>

<comp id="348" class="1004" name="or_ln52_11_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="64" slack="0"/>
<pin id="350" dir="0" index="1" bw="64" slack="0"/>
<pin id="351" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln52_11/2 "/>
</bind>
</comp>

<comp id="354" class="1004" name="icmp_ln52_12_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="64" slack="0"/>
<pin id="356" dir="0" index="1" bw="64" slack="1"/>
<pin id="357" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln52_12/2 "/>
</bind>
</comp>

<comp id="359" class="1004" name="or_ln52_12_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="64" slack="0"/>
<pin id="361" dir="0" index="1" bw="64" slack="0"/>
<pin id="362" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln52_12/2 "/>
</bind>
</comp>

<comp id="365" class="1004" name="icmp_ln52_13_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="64" slack="0"/>
<pin id="367" dir="0" index="1" bw="64" slack="1"/>
<pin id="368" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln52_13/2 "/>
</bind>
</comp>

<comp id="370" class="1004" name="or_ln52_13_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="64" slack="0"/>
<pin id="372" dir="0" index="1" bw="64" slack="0"/>
<pin id="373" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln52_13/2 "/>
</bind>
</comp>

<comp id="376" class="1004" name="icmp_ln52_14_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="64" slack="0"/>
<pin id="378" dir="0" index="1" bw="64" slack="1"/>
<pin id="379" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln52_14/2 "/>
</bind>
</comp>

<comp id="381" class="1004" name="or_ln52_14_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="64" slack="0"/>
<pin id="383" dir="0" index="1" bw="64" slack="0"/>
<pin id="384" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln52_14/2 "/>
</bind>
</comp>

<comp id="387" class="1004" name="icmp_ln52_15_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="64" slack="0"/>
<pin id="389" dir="0" index="1" bw="64" slack="1"/>
<pin id="390" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln52_15/2 "/>
</bind>
</comp>

<comp id="392" class="1004" name="add_ln52_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="64" slack="0"/>
<pin id="394" dir="0" index="1" bw="6" slack="0"/>
<pin id="395" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln52/2 "/>
</bind>
</comp>

<comp id="398" class="1004" name="store_ln52_store_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="64" slack="0"/>
<pin id="400" dir="0" index="1" bw="64" slack="1"/>
<pin id="401" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln52/2 "/>
</bind>
</comp>

<comp id="403" class="1004" name="gmem1_addr_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="64" slack="0"/>
<pin id="405" dir="0" index="1" bw="64" slack="2"/>
<pin id="406" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem1_addr/3 "/>
</bind>
</comp>

<comp id="409" class="1004" name="gmem0_addr_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="64" slack="0"/>
<pin id="411" dir="0" index="1" bw="64" slack="2"/>
<pin id="412" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem0_addr/3 "/>
</bind>
</comp>

<comp id="415" class="1004" name="trunc_ln55_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="512" slack="0"/>
<pin id="417" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln55/3 "/>
</bind>
</comp>

<comp id="419" class="1004" name="lshr_ln_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="32" slack="0"/>
<pin id="421" dir="0" index="1" bw="512" slack="0"/>
<pin id="422" dir="0" index="2" bw="7" slack="0"/>
<pin id="423" dir="0" index="3" bw="7" slack="0"/>
<pin id="424" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln/3 "/>
</bind>
</comp>

<comp id="429" class="1004" name="trunc_ln55_1_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="512" slack="0"/>
<pin id="431" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln55_1/3 "/>
</bind>
</comp>

<comp id="433" class="1004" name="lshr_ln55_1_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="32" slack="0"/>
<pin id="435" dir="0" index="1" bw="512" slack="0"/>
<pin id="436" dir="0" index="2" bw="7" slack="0"/>
<pin id="437" dir="0" index="3" bw="7" slack="0"/>
<pin id="438" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln55_1/3 "/>
</bind>
</comp>

<comp id="443" class="1004" name="lshr_ln55_s_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="32" slack="0"/>
<pin id="445" dir="0" index="1" bw="512" slack="0"/>
<pin id="446" dir="0" index="2" bw="8" slack="0"/>
<pin id="447" dir="0" index="3" bw="8" slack="0"/>
<pin id="448" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln55_s/3 "/>
</bind>
</comp>

<comp id="453" class="1004" name="lshr_ln55_12_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="32" slack="0"/>
<pin id="455" dir="0" index="1" bw="512" slack="0"/>
<pin id="456" dir="0" index="2" bw="8" slack="0"/>
<pin id="457" dir="0" index="3" bw="8" slack="0"/>
<pin id="458" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln55_12/3 "/>
</bind>
</comp>

<comp id="463" class="1004" name="lshr_ln55_2_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="32" slack="0"/>
<pin id="465" dir="0" index="1" bw="512" slack="0"/>
<pin id="466" dir="0" index="2" bw="8" slack="0"/>
<pin id="467" dir="0" index="3" bw="8" slack="0"/>
<pin id="468" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln55_2/3 "/>
</bind>
</comp>

<comp id="473" class="1004" name="lshr_ln55_15_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="32" slack="0"/>
<pin id="475" dir="0" index="1" bw="512" slack="0"/>
<pin id="476" dir="0" index="2" bw="8" slack="0"/>
<pin id="477" dir="0" index="3" bw="8" slack="0"/>
<pin id="478" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln55_15/3 "/>
</bind>
</comp>

<comp id="483" class="1004" name="lshr_ln55_3_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="32" slack="0"/>
<pin id="485" dir="0" index="1" bw="512" slack="0"/>
<pin id="486" dir="0" index="2" bw="9" slack="0"/>
<pin id="487" dir="0" index="3" bw="9" slack="0"/>
<pin id="488" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln55_3/3 "/>
</bind>
</comp>

<comp id="493" class="1004" name="lshr_ln55_16_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="32" slack="0"/>
<pin id="495" dir="0" index="1" bw="512" slack="0"/>
<pin id="496" dir="0" index="2" bw="9" slack="0"/>
<pin id="497" dir="0" index="3" bw="9" slack="0"/>
<pin id="498" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln55_16/3 "/>
</bind>
</comp>

<comp id="503" class="1004" name="lshr_ln55_4_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="32" slack="0"/>
<pin id="505" dir="0" index="1" bw="512" slack="0"/>
<pin id="506" dir="0" index="2" bw="9" slack="0"/>
<pin id="507" dir="0" index="3" bw="9" slack="0"/>
<pin id="508" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln55_4/3 "/>
</bind>
</comp>

<comp id="513" class="1004" name="lshr_ln55_17_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="32" slack="0"/>
<pin id="515" dir="0" index="1" bw="512" slack="0"/>
<pin id="516" dir="0" index="2" bw="9" slack="0"/>
<pin id="517" dir="0" index="3" bw="9" slack="0"/>
<pin id="518" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln55_17/3 "/>
</bind>
</comp>

<comp id="523" class="1004" name="lshr_ln55_5_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="32" slack="0"/>
<pin id="525" dir="0" index="1" bw="512" slack="0"/>
<pin id="526" dir="0" index="2" bw="9" slack="0"/>
<pin id="527" dir="0" index="3" bw="9" slack="0"/>
<pin id="528" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln55_5/3 "/>
</bind>
</comp>

<comp id="533" class="1004" name="lshr_ln55_18_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="32" slack="0"/>
<pin id="535" dir="0" index="1" bw="512" slack="0"/>
<pin id="536" dir="0" index="2" bw="9" slack="0"/>
<pin id="537" dir="0" index="3" bw="9" slack="0"/>
<pin id="538" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln55_18/3 "/>
</bind>
</comp>

<comp id="543" class="1004" name="lshr_ln55_6_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="32" slack="0"/>
<pin id="545" dir="0" index="1" bw="512" slack="0"/>
<pin id="546" dir="0" index="2" bw="9" slack="0"/>
<pin id="547" dir="0" index="3" bw="9" slack="0"/>
<pin id="548" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln55_6/3 "/>
</bind>
</comp>

<comp id="553" class="1004" name="lshr_ln55_19_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="32" slack="0"/>
<pin id="555" dir="0" index="1" bw="512" slack="0"/>
<pin id="556" dir="0" index="2" bw="9" slack="0"/>
<pin id="557" dir="0" index="3" bw="9" slack="0"/>
<pin id="558" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln55_19/3 "/>
</bind>
</comp>

<comp id="563" class="1004" name="lshr_ln55_7_fu_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="32" slack="0"/>
<pin id="565" dir="0" index="1" bw="512" slack="0"/>
<pin id="566" dir="0" index="2" bw="10" slack="0"/>
<pin id="567" dir="0" index="3" bw="10" slack="0"/>
<pin id="568" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln55_7/3 "/>
</bind>
</comp>

<comp id="573" class="1004" name="lshr_ln55_20_fu_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="32" slack="0"/>
<pin id="575" dir="0" index="1" bw="512" slack="0"/>
<pin id="576" dir="0" index="2" bw="10" slack="0"/>
<pin id="577" dir="0" index="3" bw="10" slack="0"/>
<pin id="578" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln55_20/3 "/>
</bind>
</comp>

<comp id="583" class="1004" name="lshr_ln55_8_fu_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="32" slack="0"/>
<pin id="585" dir="0" index="1" bw="512" slack="0"/>
<pin id="586" dir="0" index="2" bw="10" slack="0"/>
<pin id="587" dir="0" index="3" bw="10" slack="0"/>
<pin id="588" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln55_8/3 "/>
</bind>
</comp>

<comp id="593" class="1004" name="lshr_ln55_21_fu_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="32" slack="0"/>
<pin id="595" dir="0" index="1" bw="512" slack="0"/>
<pin id="596" dir="0" index="2" bw="10" slack="0"/>
<pin id="597" dir="0" index="3" bw="10" slack="0"/>
<pin id="598" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln55_21/3 "/>
</bind>
</comp>

<comp id="603" class="1004" name="lshr_ln55_9_fu_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="32" slack="0"/>
<pin id="605" dir="0" index="1" bw="512" slack="0"/>
<pin id="606" dir="0" index="2" bw="10" slack="0"/>
<pin id="607" dir="0" index="3" bw="10" slack="0"/>
<pin id="608" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln55_9/3 "/>
</bind>
</comp>

<comp id="613" class="1004" name="lshr_ln55_22_fu_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="32" slack="0"/>
<pin id="615" dir="0" index="1" bw="512" slack="0"/>
<pin id="616" dir="0" index="2" bw="10" slack="0"/>
<pin id="617" dir="0" index="3" bw="10" slack="0"/>
<pin id="618" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln55_22/3 "/>
</bind>
</comp>

<comp id="623" class="1004" name="lshr_ln55_10_fu_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="32" slack="0"/>
<pin id="625" dir="0" index="1" bw="512" slack="0"/>
<pin id="626" dir="0" index="2" bw="10" slack="0"/>
<pin id="627" dir="0" index="3" bw="10" slack="0"/>
<pin id="628" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln55_10/3 "/>
</bind>
</comp>

<comp id="633" class="1004" name="lshr_ln55_23_fu_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="32" slack="0"/>
<pin id="635" dir="0" index="1" bw="512" slack="0"/>
<pin id="636" dir="0" index="2" bw="10" slack="0"/>
<pin id="637" dir="0" index="3" bw="10" slack="0"/>
<pin id="638" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln55_23/3 "/>
</bind>
</comp>

<comp id="643" class="1004" name="lshr_ln55_11_fu_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="32" slack="0"/>
<pin id="645" dir="0" index="1" bw="512" slack="0"/>
<pin id="646" dir="0" index="2" bw="10" slack="0"/>
<pin id="647" dir="0" index="3" bw="10" slack="0"/>
<pin id="648" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln55_11/3 "/>
</bind>
</comp>

<comp id="653" class="1004" name="lshr_ln55_24_fu_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="32" slack="0"/>
<pin id="655" dir="0" index="1" bw="512" slack="0"/>
<pin id="656" dir="0" index="2" bw="10" slack="0"/>
<pin id="657" dir="0" index="3" bw="10" slack="0"/>
<pin id="658" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln55_24/3 "/>
</bind>
</comp>

<comp id="663" class="1004" name="lshr_ln55_25_fu_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="32" slack="0"/>
<pin id="665" dir="0" index="1" bw="512" slack="0"/>
<pin id="666" dir="0" index="2" bw="10" slack="0"/>
<pin id="667" dir="0" index="3" bw="10" slack="0"/>
<pin id="668" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln55_25/3 "/>
</bind>
</comp>

<comp id="673" class="1004" name="lshr_ln55_26_fu_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="32" slack="0"/>
<pin id="675" dir="0" index="1" bw="512" slack="0"/>
<pin id="676" dir="0" index="2" bw="10" slack="0"/>
<pin id="677" dir="0" index="3" bw="10" slack="0"/>
<pin id="678" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln55_26/3 "/>
</bind>
</comp>

<comp id="683" class="1004" name="lshr_ln55_13_fu_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="32" slack="0"/>
<pin id="685" dir="0" index="1" bw="512" slack="0"/>
<pin id="686" dir="0" index="2" bw="10" slack="0"/>
<pin id="687" dir="0" index="3" bw="10" slack="0"/>
<pin id="688" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln55_13/3 "/>
</bind>
</comp>

<comp id="693" class="1004" name="lshr_ln55_27_fu_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="32" slack="0"/>
<pin id="695" dir="0" index="1" bw="512" slack="0"/>
<pin id="696" dir="0" index="2" bw="10" slack="0"/>
<pin id="697" dir="0" index="3" bw="10" slack="0"/>
<pin id="698" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln55_27/3 "/>
</bind>
</comp>

<comp id="703" class="1004" name="lshr_ln55_14_fu_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="32" slack="0"/>
<pin id="705" dir="0" index="1" bw="512" slack="0"/>
<pin id="706" dir="0" index="2" bw="10" slack="0"/>
<pin id="707" dir="0" index="3" bw="10" slack="0"/>
<pin id="708" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln55_14/3 "/>
</bind>
</comp>

<comp id="713" class="1004" name="lshr_ln55_28_fu_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="32" slack="0"/>
<pin id="715" dir="0" index="1" bw="512" slack="0"/>
<pin id="716" dir="0" index="2" bw="10" slack="0"/>
<pin id="717" dir="0" index="3" bw="10" slack="0"/>
<pin id="718" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln55_28/3 "/>
</bind>
</comp>

<comp id="723" class="1004" name="gmem0_addr_1_fu_723">
<pin_list>
<pin id="724" dir="0" index="0" bw="64" slack="0"/>
<pin id="725" dir="0" index="1" bw="64" slack="3"/>
<pin id="726" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem0_addr_1/4 "/>
</bind>
</comp>

<comp id="728" class="1004" name="add_ln55_fu_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="32" slack="1"/>
<pin id="730" dir="0" index="1" bw="32" slack="1"/>
<pin id="731" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln55/4 "/>
</bind>
</comp>

<comp id="732" class="1004" name="add_ln55_1_fu_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="32" slack="1"/>
<pin id="734" dir="0" index="1" bw="32" slack="1"/>
<pin id="735" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln55_1/4 "/>
</bind>
</comp>

<comp id="736" class="1004" name="add_ln55_2_fu_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="32" slack="1"/>
<pin id="738" dir="0" index="1" bw="32" slack="1"/>
<pin id="739" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln55_2/4 "/>
</bind>
</comp>

<comp id="740" class="1004" name="add_ln55_3_fu_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="32" slack="1"/>
<pin id="742" dir="0" index="1" bw="32" slack="1"/>
<pin id="743" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln55_3/4 "/>
</bind>
</comp>

<comp id="744" class="1004" name="add_ln55_4_fu_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="32" slack="1"/>
<pin id="746" dir="0" index="1" bw="32" slack="1"/>
<pin id="747" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln55_4/4 "/>
</bind>
</comp>

<comp id="748" class="1004" name="add_ln55_5_fu_748">
<pin_list>
<pin id="749" dir="0" index="0" bw="32" slack="1"/>
<pin id="750" dir="0" index="1" bw="32" slack="1"/>
<pin id="751" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln55_5/4 "/>
</bind>
</comp>

<comp id="752" class="1004" name="add_ln55_6_fu_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="32" slack="1"/>
<pin id="754" dir="0" index="1" bw="32" slack="1"/>
<pin id="755" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln55_6/4 "/>
</bind>
</comp>

<comp id="756" class="1004" name="add_ln55_7_fu_756">
<pin_list>
<pin id="757" dir="0" index="0" bw="32" slack="1"/>
<pin id="758" dir="0" index="1" bw="32" slack="1"/>
<pin id="759" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln55_7/4 "/>
</bind>
</comp>

<comp id="760" class="1004" name="add_ln55_8_fu_760">
<pin_list>
<pin id="761" dir="0" index="0" bw="32" slack="1"/>
<pin id="762" dir="0" index="1" bw="32" slack="1"/>
<pin id="763" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln55_8/4 "/>
</bind>
</comp>

<comp id="764" class="1004" name="add_ln55_9_fu_764">
<pin_list>
<pin id="765" dir="0" index="0" bw="32" slack="1"/>
<pin id="766" dir="0" index="1" bw="32" slack="1"/>
<pin id="767" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln55_9/4 "/>
</bind>
</comp>

<comp id="768" class="1004" name="add_ln55_10_fu_768">
<pin_list>
<pin id="769" dir="0" index="0" bw="32" slack="1"/>
<pin id="770" dir="0" index="1" bw="32" slack="1"/>
<pin id="771" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln55_10/4 "/>
</bind>
</comp>

<comp id="772" class="1004" name="add_ln55_11_fu_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="32" slack="1"/>
<pin id="774" dir="0" index="1" bw="32" slack="1"/>
<pin id="775" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln55_11/4 "/>
</bind>
</comp>

<comp id="776" class="1004" name="add_ln55_12_fu_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="32" slack="1"/>
<pin id="778" dir="0" index="1" bw="32" slack="1"/>
<pin id="779" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln55_12/4 "/>
</bind>
</comp>

<comp id="780" class="1004" name="add_ln55_13_fu_780">
<pin_list>
<pin id="781" dir="0" index="0" bw="32" slack="1"/>
<pin id="782" dir="0" index="1" bw="32" slack="1"/>
<pin id="783" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln55_13/4 "/>
</bind>
</comp>

<comp id="784" class="1004" name="add_ln55_14_fu_784">
<pin_list>
<pin id="785" dir="0" index="0" bw="32" slack="1"/>
<pin id="786" dir="0" index="1" bw="32" slack="1"/>
<pin id="787" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln55_14/4 "/>
</bind>
</comp>

<comp id="788" class="1004" name="add_ln55_15_fu_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="32" slack="1"/>
<pin id="790" dir="0" index="1" bw="32" slack="1"/>
<pin id="791" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln55_15/4 "/>
</bind>
</comp>

<comp id="792" class="1004" name="or_ln55_s_fu_792">
<pin_list>
<pin id="793" dir="0" index="0" bw="512" slack="0"/>
<pin id="794" dir="0" index="1" bw="32" slack="1"/>
<pin id="795" dir="0" index="2" bw="32" slack="1"/>
<pin id="796" dir="0" index="3" bw="32" slack="1"/>
<pin id="797" dir="0" index="4" bw="32" slack="1"/>
<pin id="798" dir="0" index="5" bw="32" slack="1"/>
<pin id="799" dir="0" index="6" bw="32" slack="1"/>
<pin id="800" dir="0" index="7" bw="32" slack="1"/>
<pin id="801" dir="0" index="8" bw="32" slack="1"/>
<pin id="802" dir="0" index="9" bw="32" slack="1"/>
<pin id="803" dir="0" index="10" bw="32" slack="1"/>
<pin id="804" dir="0" index="11" bw="32" slack="1"/>
<pin id="805" dir="0" index="12" bw="32" slack="1"/>
<pin id="806" dir="0" index="13" bw="32" slack="1"/>
<pin id="807" dir="0" index="14" bw="32" slack="1"/>
<pin id="808" dir="0" index="15" bw="32" slack="1"/>
<pin id="809" dir="0" index="16" bw="32" slack="1"/>
<pin id="810" dir="1" index="17" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln55_s/5 "/>
</bind>
</comp>

<comp id="813" class="1005" name="i_0_reg_813">
<pin_list>
<pin id="814" dir="0" index="0" bw="64" slack="0"/>
<pin id="815" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="i_0 "/>
</bind>
</comp>

<comp id="820" class="1005" name="zext_ln52_cast_reg_820">
<pin_list>
<pin id="821" dir="0" index="0" bw="64" slack="1"/>
<pin id="822" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln52_cast "/>
</bind>
</comp>

<comp id="840" class="1005" name="sext_ln52_2_cast_reg_840">
<pin_list>
<pin id="841" dir="0" index="0" bw="64" slack="3"/>
<pin id="842" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="sext_ln52_2_cast "/>
</bind>
</comp>

<comp id="845" class="1005" name="sext_ln52_cast_reg_845">
<pin_list>
<pin id="846" dir="0" index="0" bw="64" slack="2"/>
<pin id="847" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="sext_ln52_cast "/>
</bind>
</comp>

<comp id="850" class="1005" name="sext_ln52_1_cast_reg_850">
<pin_list>
<pin id="851" dir="0" index="0" bw="64" slack="2"/>
<pin id="852" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="sext_ln52_1_cast "/>
</bind>
</comp>

<comp id="855" class="1005" name="icmp_ln52_reg_855">
<pin_list>
<pin id="856" dir="0" index="0" bw="1" slack="1"/>
<pin id="857" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln52 "/>
</bind>
</comp>

<comp id="859" class="1005" name="icmp_ln52_1_reg_859">
<pin_list>
<pin id="860" dir="0" index="0" bw="1" slack="1"/>
<pin id="861" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln52_1 "/>
</bind>
</comp>

<comp id="863" class="1005" name="icmp_ln52_2_reg_863">
<pin_list>
<pin id="864" dir="0" index="0" bw="1" slack="1"/>
<pin id="865" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln52_2 "/>
</bind>
</comp>

<comp id="867" class="1005" name="icmp_ln52_3_reg_867">
<pin_list>
<pin id="868" dir="0" index="0" bw="1" slack="1"/>
<pin id="869" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln52_3 "/>
</bind>
</comp>

<comp id="871" class="1005" name="icmp_ln52_4_reg_871">
<pin_list>
<pin id="872" dir="0" index="0" bw="1" slack="1"/>
<pin id="873" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln52_4 "/>
</bind>
</comp>

<comp id="875" class="1005" name="icmp_ln52_5_reg_875">
<pin_list>
<pin id="876" dir="0" index="0" bw="1" slack="1"/>
<pin id="877" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln52_5 "/>
</bind>
</comp>

<comp id="879" class="1005" name="icmp_ln52_6_reg_879">
<pin_list>
<pin id="880" dir="0" index="0" bw="1" slack="1"/>
<pin id="881" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln52_6 "/>
</bind>
</comp>

<comp id="883" class="1005" name="icmp_ln52_7_reg_883">
<pin_list>
<pin id="884" dir="0" index="0" bw="1" slack="1"/>
<pin id="885" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln52_7 "/>
</bind>
</comp>

<comp id="887" class="1005" name="icmp_ln52_8_reg_887">
<pin_list>
<pin id="888" dir="0" index="0" bw="1" slack="1"/>
<pin id="889" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln52_8 "/>
</bind>
</comp>

<comp id="891" class="1005" name="icmp_ln52_9_reg_891">
<pin_list>
<pin id="892" dir="0" index="0" bw="1" slack="1"/>
<pin id="893" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln52_9 "/>
</bind>
</comp>

<comp id="895" class="1005" name="icmp_ln52_10_reg_895">
<pin_list>
<pin id="896" dir="0" index="0" bw="1" slack="1"/>
<pin id="897" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln52_10 "/>
</bind>
</comp>

<comp id="899" class="1005" name="icmp_ln52_11_reg_899">
<pin_list>
<pin id="900" dir="0" index="0" bw="1" slack="1"/>
<pin id="901" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln52_11 "/>
</bind>
</comp>

<comp id="903" class="1005" name="icmp_ln52_12_reg_903">
<pin_list>
<pin id="904" dir="0" index="0" bw="1" slack="1"/>
<pin id="905" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln52_12 "/>
</bind>
</comp>

<comp id="907" class="1005" name="icmp_ln52_13_reg_907">
<pin_list>
<pin id="908" dir="0" index="0" bw="1" slack="1"/>
<pin id="909" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln52_13 "/>
</bind>
</comp>

<comp id="911" class="1005" name="icmp_ln52_14_reg_911">
<pin_list>
<pin id="912" dir="0" index="0" bw="1" slack="1"/>
<pin id="913" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln52_14 "/>
</bind>
</comp>

<comp id="915" class="1005" name="icmp_ln52_15_reg_915">
<pin_list>
<pin id="916" dir="0" index="0" bw="1" slack="2"/>
<pin id="917" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln52_15 "/>
</bind>
</comp>

<comp id="919" class="1005" name="trunc_ln55_reg_919">
<pin_list>
<pin id="920" dir="0" index="0" bw="32" slack="1"/>
<pin id="921" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln55 "/>
</bind>
</comp>

<comp id="924" class="1005" name="lshr_ln_reg_924">
<pin_list>
<pin id="925" dir="0" index="0" bw="32" slack="1"/>
<pin id="926" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="lshr_ln "/>
</bind>
</comp>

<comp id="929" class="1005" name="trunc_ln55_1_reg_929">
<pin_list>
<pin id="930" dir="0" index="0" bw="32" slack="1"/>
<pin id="931" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln55_1 "/>
</bind>
</comp>

<comp id="934" class="1005" name="lshr_ln55_1_reg_934">
<pin_list>
<pin id="935" dir="0" index="0" bw="32" slack="1"/>
<pin id="936" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="lshr_ln55_1 "/>
</bind>
</comp>

<comp id="939" class="1005" name="lshr_ln55_s_reg_939">
<pin_list>
<pin id="940" dir="0" index="0" bw="32" slack="1"/>
<pin id="941" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="lshr_ln55_s "/>
</bind>
</comp>

<comp id="944" class="1005" name="lshr_ln55_12_reg_944">
<pin_list>
<pin id="945" dir="0" index="0" bw="32" slack="1"/>
<pin id="946" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="lshr_ln55_12 "/>
</bind>
</comp>

<comp id="949" class="1005" name="lshr_ln55_2_reg_949">
<pin_list>
<pin id="950" dir="0" index="0" bw="32" slack="1"/>
<pin id="951" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="lshr_ln55_2 "/>
</bind>
</comp>

<comp id="954" class="1005" name="lshr_ln55_15_reg_954">
<pin_list>
<pin id="955" dir="0" index="0" bw="32" slack="1"/>
<pin id="956" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="lshr_ln55_15 "/>
</bind>
</comp>

<comp id="959" class="1005" name="lshr_ln55_3_reg_959">
<pin_list>
<pin id="960" dir="0" index="0" bw="32" slack="1"/>
<pin id="961" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="lshr_ln55_3 "/>
</bind>
</comp>

<comp id="964" class="1005" name="lshr_ln55_16_reg_964">
<pin_list>
<pin id="965" dir="0" index="0" bw="32" slack="1"/>
<pin id="966" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="lshr_ln55_16 "/>
</bind>
</comp>

<comp id="969" class="1005" name="lshr_ln55_4_reg_969">
<pin_list>
<pin id="970" dir="0" index="0" bw="32" slack="1"/>
<pin id="971" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="lshr_ln55_4 "/>
</bind>
</comp>

<comp id="974" class="1005" name="lshr_ln55_17_reg_974">
<pin_list>
<pin id="975" dir="0" index="0" bw="32" slack="1"/>
<pin id="976" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="lshr_ln55_17 "/>
</bind>
</comp>

<comp id="979" class="1005" name="lshr_ln55_5_reg_979">
<pin_list>
<pin id="980" dir="0" index="0" bw="32" slack="1"/>
<pin id="981" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="lshr_ln55_5 "/>
</bind>
</comp>

<comp id="984" class="1005" name="lshr_ln55_18_reg_984">
<pin_list>
<pin id="985" dir="0" index="0" bw="32" slack="1"/>
<pin id="986" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="lshr_ln55_18 "/>
</bind>
</comp>

<comp id="989" class="1005" name="lshr_ln55_6_reg_989">
<pin_list>
<pin id="990" dir="0" index="0" bw="32" slack="1"/>
<pin id="991" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="lshr_ln55_6 "/>
</bind>
</comp>

<comp id="994" class="1005" name="lshr_ln55_19_reg_994">
<pin_list>
<pin id="995" dir="0" index="0" bw="32" slack="1"/>
<pin id="996" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="lshr_ln55_19 "/>
</bind>
</comp>

<comp id="999" class="1005" name="lshr_ln55_7_reg_999">
<pin_list>
<pin id="1000" dir="0" index="0" bw="32" slack="1"/>
<pin id="1001" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="lshr_ln55_7 "/>
</bind>
</comp>

<comp id="1004" class="1005" name="lshr_ln55_20_reg_1004">
<pin_list>
<pin id="1005" dir="0" index="0" bw="32" slack="1"/>
<pin id="1006" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="lshr_ln55_20 "/>
</bind>
</comp>

<comp id="1009" class="1005" name="lshr_ln55_8_reg_1009">
<pin_list>
<pin id="1010" dir="0" index="0" bw="32" slack="1"/>
<pin id="1011" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="lshr_ln55_8 "/>
</bind>
</comp>

<comp id="1014" class="1005" name="lshr_ln55_21_reg_1014">
<pin_list>
<pin id="1015" dir="0" index="0" bw="32" slack="1"/>
<pin id="1016" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="lshr_ln55_21 "/>
</bind>
</comp>

<comp id="1019" class="1005" name="lshr_ln55_9_reg_1019">
<pin_list>
<pin id="1020" dir="0" index="0" bw="32" slack="1"/>
<pin id="1021" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="lshr_ln55_9 "/>
</bind>
</comp>

<comp id="1024" class="1005" name="lshr_ln55_22_reg_1024">
<pin_list>
<pin id="1025" dir="0" index="0" bw="32" slack="1"/>
<pin id="1026" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="lshr_ln55_22 "/>
</bind>
</comp>

<comp id="1029" class="1005" name="lshr_ln55_10_reg_1029">
<pin_list>
<pin id="1030" dir="0" index="0" bw="32" slack="1"/>
<pin id="1031" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="lshr_ln55_10 "/>
</bind>
</comp>

<comp id="1034" class="1005" name="lshr_ln55_23_reg_1034">
<pin_list>
<pin id="1035" dir="0" index="0" bw="32" slack="1"/>
<pin id="1036" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="lshr_ln55_23 "/>
</bind>
</comp>

<comp id="1039" class="1005" name="lshr_ln55_11_reg_1039">
<pin_list>
<pin id="1040" dir="0" index="0" bw="32" slack="1"/>
<pin id="1041" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="lshr_ln55_11 "/>
</bind>
</comp>

<comp id="1044" class="1005" name="lshr_ln55_24_reg_1044">
<pin_list>
<pin id="1045" dir="0" index="0" bw="32" slack="1"/>
<pin id="1046" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="lshr_ln55_24 "/>
</bind>
</comp>

<comp id="1049" class="1005" name="lshr_ln55_25_reg_1049">
<pin_list>
<pin id="1050" dir="0" index="0" bw="32" slack="1"/>
<pin id="1051" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="lshr_ln55_25 "/>
</bind>
</comp>

<comp id="1054" class="1005" name="lshr_ln55_26_reg_1054">
<pin_list>
<pin id="1055" dir="0" index="0" bw="32" slack="1"/>
<pin id="1056" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="lshr_ln55_26 "/>
</bind>
</comp>

<comp id="1059" class="1005" name="lshr_ln55_13_reg_1059">
<pin_list>
<pin id="1060" dir="0" index="0" bw="32" slack="1"/>
<pin id="1061" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="lshr_ln55_13 "/>
</bind>
</comp>

<comp id="1064" class="1005" name="lshr_ln55_27_reg_1064">
<pin_list>
<pin id="1065" dir="0" index="0" bw="32" slack="1"/>
<pin id="1066" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="lshr_ln55_27 "/>
</bind>
</comp>

<comp id="1069" class="1005" name="lshr_ln55_14_reg_1069">
<pin_list>
<pin id="1070" dir="0" index="0" bw="32" slack="1"/>
<pin id="1071" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="lshr_ln55_14 "/>
</bind>
</comp>

<comp id="1074" class="1005" name="lshr_ln55_28_reg_1074">
<pin_list>
<pin id="1075" dir="0" index="0" bw="32" slack="1"/>
<pin id="1076" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="lshr_ln55_28 "/>
</bind>
</comp>

<comp id="1079" class="1005" name="gmem0_addr_1_reg_1079">
<pin_list>
<pin id="1080" dir="0" index="0" bw="512" slack="1"/>
<pin id="1081" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opset="gmem0_addr_1 "/>
</bind>
</comp>

<comp id="1084" class="1005" name="add_ln55_reg_1084">
<pin_list>
<pin id="1085" dir="0" index="0" bw="32" slack="1"/>
<pin id="1086" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln55 "/>
</bind>
</comp>

<comp id="1089" class="1005" name="add_ln55_1_reg_1089">
<pin_list>
<pin id="1090" dir="0" index="0" bw="32" slack="1"/>
<pin id="1091" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln55_1 "/>
</bind>
</comp>

<comp id="1094" class="1005" name="add_ln55_2_reg_1094">
<pin_list>
<pin id="1095" dir="0" index="0" bw="32" slack="1"/>
<pin id="1096" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln55_2 "/>
</bind>
</comp>

<comp id="1099" class="1005" name="add_ln55_3_reg_1099">
<pin_list>
<pin id="1100" dir="0" index="0" bw="32" slack="1"/>
<pin id="1101" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln55_3 "/>
</bind>
</comp>

<comp id="1104" class="1005" name="add_ln55_4_reg_1104">
<pin_list>
<pin id="1105" dir="0" index="0" bw="32" slack="1"/>
<pin id="1106" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln55_4 "/>
</bind>
</comp>

<comp id="1109" class="1005" name="add_ln55_5_reg_1109">
<pin_list>
<pin id="1110" dir="0" index="0" bw="32" slack="1"/>
<pin id="1111" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln55_5 "/>
</bind>
</comp>

<comp id="1114" class="1005" name="add_ln55_6_reg_1114">
<pin_list>
<pin id="1115" dir="0" index="0" bw="32" slack="1"/>
<pin id="1116" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln55_6 "/>
</bind>
</comp>

<comp id="1119" class="1005" name="add_ln55_7_reg_1119">
<pin_list>
<pin id="1120" dir="0" index="0" bw="32" slack="1"/>
<pin id="1121" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln55_7 "/>
</bind>
</comp>

<comp id="1124" class="1005" name="add_ln55_8_reg_1124">
<pin_list>
<pin id="1125" dir="0" index="0" bw="32" slack="1"/>
<pin id="1126" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln55_8 "/>
</bind>
</comp>

<comp id="1129" class="1005" name="add_ln55_9_reg_1129">
<pin_list>
<pin id="1130" dir="0" index="0" bw="32" slack="1"/>
<pin id="1131" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln55_9 "/>
</bind>
</comp>

<comp id="1134" class="1005" name="add_ln55_10_reg_1134">
<pin_list>
<pin id="1135" dir="0" index="0" bw="32" slack="1"/>
<pin id="1136" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln55_10 "/>
</bind>
</comp>

<comp id="1139" class="1005" name="add_ln55_11_reg_1139">
<pin_list>
<pin id="1140" dir="0" index="0" bw="32" slack="1"/>
<pin id="1141" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln55_11 "/>
</bind>
</comp>

<comp id="1144" class="1005" name="add_ln55_12_reg_1144">
<pin_list>
<pin id="1145" dir="0" index="0" bw="32" slack="1"/>
<pin id="1146" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln55_12 "/>
</bind>
</comp>

<comp id="1149" class="1005" name="add_ln55_13_reg_1149">
<pin_list>
<pin id="1150" dir="0" index="0" bw="32" slack="1"/>
<pin id="1151" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln55_13 "/>
</bind>
</comp>

<comp id="1154" class="1005" name="add_ln55_14_reg_1154">
<pin_list>
<pin id="1155" dir="0" index="0" bw="32" slack="1"/>
<pin id="1156" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln55_14 "/>
</bind>
</comp>

<comp id="1159" class="1005" name="add_ln55_15_reg_1159">
<pin_list>
<pin id="1160" dir="0" index="0" bw="32" slack="1"/>
<pin id="1161" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln55_15 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="155"><net_src comp="12" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="160"><net_src comp="14" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="161"><net_src comp="10" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="166"><net_src comp="16" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="167"><net_src comp="8" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="172"><net_src comp="16" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="173"><net_src comp="6" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="178"><net_src comp="16" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="179"><net_src comp="2" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="184"><net_src comp="70" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="189"><net_src comp="70" pin="0"/><net_sink comp="185" pin=0"/></net>

<net id="196"><net_src comp="148" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="197"><net_src comp="150" pin="0"/><net_sink comp="190" pin=3"/></net>

<net id="201"><net_src comp="156" pin="2"/><net_sink comp="198" pin=0"/></net>

<net id="205"><net_src comp="162" pin="2"/><net_sink comp="202" pin=0"/></net>

<net id="209"><net_src comp="168" pin="2"/><net_sink comp="206" pin=0"/></net>

<net id="213"><net_src comp="174" pin="2"/><net_sink comp="210" pin=0"/></net>

<net id="218"><net_src comp="36" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="226"><net_src comp="219" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="231"><net_src comp="219" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="232"><net_src comp="38" pin="0"/><net_sink comp="227" pin=1"/></net>

<net id="237"><net_src comp="227" pin="2"/><net_sink comp="233" pin=0"/></net>

<net id="242"><net_src comp="219" pin="1"/><net_sink comp="238" pin=0"/></net>

<net id="243"><net_src comp="40" pin="0"/><net_sink comp="238" pin=1"/></net>

<net id="248"><net_src comp="238" pin="2"/><net_sink comp="244" pin=0"/></net>

<net id="253"><net_src comp="219" pin="1"/><net_sink comp="249" pin=0"/></net>

<net id="254"><net_src comp="42" pin="0"/><net_sink comp="249" pin=1"/></net>

<net id="259"><net_src comp="249" pin="2"/><net_sink comp="255" pin=0"/></net>

<net id="264"><net_src comp="219" pin="1"/><net_sink comp="260" pin=0"/></net>

<net id="265"><net_src comp="44" pin="0"/><net_sink comp="260" pin=1"/></net>

<net id="270"><net_src comp="260" pin="2"/><net_sink comp="266" pin=0"/></net>

<net id="275"><net_src comp="219" pin="1"/><net_sink comp="271" pin=0"/></net>

<net id="276"><net_src comp="46" pin="0"/><net_sink comp="271" pin=1"/></net>

<net id="281"><net_src comp="271" pin="2"/><net_sink comp="277" pin=0"/></net>

<net id="286"><net_src comp="219" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="287"><net_src comp="48" pin="0"/><net_sink comp="282" pin=1"/></net>

<net id="292"><net_src comp="282" pin="2"/><net_sink comp="288" pin=0"/></net>

<net id="297"><net_src comp="219" pin="1"/><net_sink comp="293" pin=0"/></net>

<net id="298"><net_src comp="50" pin="0"/><net_sink comp="293" pin=1"/></net>

<net id="303"><net_src comp="293" pin="2"/><net_sink comp="299" pin=0"/></net>

<net id="308"><net_src comp="219" pin="1"/><net_sink comp="304" pin=0"/></net>

<net id="309"><net_src comp="52" pin="0"/><net_sink comp="304" pin=1"/></net>

<net id="314"><net_src comp="304" pin="2"/><net_sink comp="310" pin=0"/></net>

<net id="319"><net_src comp="219" pin="1"/><net_sink comp="315" pin=0"/></net>

<net id="320"><net_src comp="54" pin="0"/><net_sink comp="315" pin=1"/></net>

<net id="325"><net_src comp="315" pin="2"/><net_sink comp="321" pin=0"/></net>

<net id="330"><net_src comp="219" pin="1"/><net_sink comp="326" pin=0"/></net>

<net id="331"><net_src comp="56" pin="0"/><net_sink comp="326" pin=1"/></net>

<net id="336"><net_src comp="326" pin="2"/><net_sink comp="332" pin=0"/></net>

<net id="341"><net_src comp="219" pin="1"/><net_sink comp="337" pin=0"/></net>

<net id="342"><net_src comp="58" pin="0"/><net_sink comp="337" pin=1"/></net>

<net id="347"><net_src comp="337" pin="2"/><net_sink comp="343" pin=0"/></net>

<net id="352"><net_src comp="219" pin="1"/><net_sink comp="348" pin=0"/></net>

<net id="353"><net_src comp="60" pin="0"/><net_sink comp="348" pin=1"/></net>

<net id="358"><net_src comp="348" pin="2"/><net_sink comp="354" pin=0"/></net>

<net id="363"><net_src comp="219" pin="1"/><net_sink comp="359" pin=0"/></net>

<net id="364"><net_src comp="62" pin="0"/><net_sink comp="359" pin=1"/></net>

<net id="369"><net_src comp="359" pin="2"/><net_sink comp="365" pin=0"/></net>

<net id="374"><net_src comp="219" pin="1"/><net_sink comp="370" pin=0"/></net>

<net id="375"><net_src comp="64" pin="0"/><net_sink comp="370" pin=1"/></net>

<net id="380"><net_src comp="370" pin="2"/><net_sink comp="376" pin=0"/></net>

<net id="385"><net_src comp="219" pin="1"/><net_sink comp="381" pin=0"/></net>

<net id="386"><net_src comp="66" pin="0"/><net_sink comp="381" pin=1"/></net>

<net id="391"><net_src comp="381" pin="2"/><net_sink comp="387" pin=0"/></net>

<net id="396"><net_src comp="219" pin="1"/><net_sink comp="392" pin=0"/></net>

<net id="397"><net_src comp="68" pin="0"/><net_sink comp="392" pin=1"/></net>

<net id="402"><net_src comp="392" pin="2"/><net_sink comp="398" pin=0"/></net>

<net id="407"><net_src comp="0" pin="0"/><net_sink comp="403" pin=0"/></net>

<net id="408"><net_src comp="403" pin="2"/><net_sink comp="185" pin=1"/></net>

<net id="413"><net_src comp="4" pin="0"/><net_sink comp="409" pin=0"/></net>

<net id="414"><net_src comp="409" pin="2"/><net_sink comp="180" pin=1"/></net>

<net id="418"><net_src comp="180" pin="2"/><net_sink comp="415" pin=0"/></net>

<net id="425"><net_src comp="72" pin="0"/><net_sink comp="419" pin=0"/></net>

<net id="426"><net_src comp="180" pin="2"/><net_sink comp="419" pin=1"/></net>

<net id="427"><net_src comp="74" pin="0"/><net_sink comp="419" pin=2"/></net>

<net id="428"><net_src comp="76" pin="0"/><net_sink comp="419" pin=3"/></net>

<net id="432"><net_src comp="185" pin="2"/><net_sink comp="429" pin=0"/></net>

<net id="439"><net_src comp="72" pin="0"/><net_sink comp="433" pin=0"/></net>

<net id="440"><net_src comp="185" pin="2"/><net_sink comp="433" pin=1"/></net>

<net id="441"><net_src comp="74" pin="0"/><net_sink comp="433" pin=2"/></net>

<net id="442"><net_src comp="76" pin="0"/><net_sink comp="433" pin=3"/></net>

<net id="449"><net_src comp="72" pin="0"/><net_sink comp="443" pin=0"/></net>

<net id="450"><net_src comp="180" pin="2"/><net_sink comp="443" pin=1"/></net>

<net id="451"><net_src comp="26" pin="0"/><net_sink comp="443" pin=2"/></net>

<net id="452"><net_src comp="78" pin="0"/><net_sink comp="443" pin=3"/></net>

<net id="459"><net_src comp="72" pin="0"/><net_sink comp="453" pin=0"/></net>

<net id="460"><net_src comp="185" pin="2"/><net_sink comp="453" pin=1"/></net>

<net id="461"><net_src comp="26" pin="0"/><net_sink comp="453" pin=2"/></net>

<net id="462"><net_src comp="78" pin="0"/><net_sink comp="453" pin=3"/></net>

<net id="469"><net_src comp="72" pin="0"/><net_sink comp="463" pin=0"/></net>

<net id="470"><net_src comp="180" pin="2"/><net_sink comp="463" pin=1"/></net>

<net id="471"><net_src comp="80" pin="0"/><net_sink comp="463" pin=2"/></net>

<net id="472"><net_src comp="82" pin="0"/><net_sink comp="463" pin=3"/></net>

<net id="479"><net_src comp="72" pin="0"/><net_sink comp="473" pin=0"/></net>

<net id="480"><net_src comp="185" pin="2"/><net_sink comp="473" pin=1"/></net>

<net id="481"><net_src comp="80" pin="0"/><net_sink comp="473" pin=2"/></net>

<net id="482"><net_src comp="82" pin="0"/><net_sink comp="473" pin=3"/></net>

<net id="489"><net_src comp="72" pin="0"/><net_sink comp="483" pin=0"/></net>

<net id="490"><net_src comp="180" pin="2"/><net_sink comp="483" pin=1"/></net>

<net id="491"><net_src comp="84" pin="0"/><net_sink comp="483" pin=2"/></net>

<net id="492"><net_src comp="86" pin="0"/><net_sink comp="483" pin=3"/></net>

<net id="499"><net_src comp="72" pin="0"/><net_sink comp="493" pin=0"/></net>

<net id="500"><net_src comp="185" pin="2"/><net_sink comp="493" pin=1"/></net>

<net id="501"><net_src comp="84" pin="0"/><net_sink comp="493" pin=2"/></net>

<net id="502"><net_src comp="86" pin="0"/><net_sink comp="493" pin=3"/></net>

<net id="509"><net_src comp="72" pin="0"/><net_sink comp="503" pin=0"/></net>

<net id="510"><net_src comp="180" pin="2"/><net_sink comp="503" pin=1"/></net>

<net id="511"><net_src comp="88" pin="0"/><net_sink comp="503" pin=2"/></net>

<net id="512"><net_src comp="90" pin="0"/><net_sink comp="503" pin=3"/></net>

<net id="519"><net_src comp="72" pin="0"/><net_sink comp="513" pin=0"/></net>

<net id="520"><net_src comp="185" pin="2"/><net_sink comp="513" pin=1"/></net>

<net id="521"><net_src comp="88" pin="0"/><net_sink comp="513" pin=2"/></net>

<net id="522"><net_src comp="90" pin="0"/><net_sink comp="513" pin=3"/></net>

<net id="529"><net_src comp="72" pin="0"/><net_sink comp="523" pin=0"/></net>

<net id="530"><net_src comp="180" pin="2"/><net_sink comp="523" pin=1"/></net>

<net id="531"><net_src comp="92" pin="0"/><net_sink comp="523" pin=2"/></net>

<net id="532"><net_src comp="94" pin="0"/><net_sink comp="523" pin=3"/></net>

<net id="539"><net_src comp="72" pin="0"/><net_sink comp="533" pin=0"/></net>

<net id="540"><net_src comp="185" pin="2"/><net_sink comp="533" pin=1"/></net>

<net id="541"><net_src comp="92" pin="0"/><net_sink comp="533" pin=2"/></net>

<net id="542"><net_src comp="94" pin="0"/><net_sink comp="533" pin=3"/></net>

<net id="549"><net_src comp="72" pin="0"/><net_sink comp="543" pin=0"/></net>

<net id="550"><net_src comp="180" pin="2"/><net_sink comp="543" pin=1"/></net>

<net id="551"><net_src comp="96" pin="0"/><net_sink comp="543" pin=2"/></net>

<net id="552"><net_src comp="98" pin="0"/><net_sink comp="543" pin=3"/></net>

<net id="559"><net_src comp="72" pin="0"/><net_sink comp="553" pin=0"/></net>

<net id="560"><net_src comp="185" pin="2"/><net_sink comp="553" pin=1"/></net>

<net id="561"><net_src comp="96" pin="0"/><net_sink comp="553" pin=2"/></net>

<net id="562"><net_src comp="98" pin="0"/><net_sink comp="553" pin=3"/></net>

<net id="569"><net_src comp="72" pin="0"/><net_sink comp="563" pin=0"/></net>

<net id="570"><net_src comp="180" pin="2"/><net_sink comp="563" pin=1"/></net>

<net id="571"><net_src comp="100" pin="0"/><net_sink comp="563" pin=2"/></net>

<net id="572"><net_src comp="102" pin="0"/><net_sink comp="563" pin=3"/></net>

<net id="579"><net_src comp="72" pin="0"/><net_sink comp="573" pin=0"/></net>

<net id="580"><net_src comp="185" pin="2"/><net_sink comp="573" pin=1"/></net>

<net id="581"><net_src comp="100" pin="0"/><net_sink comp="573" pin=2"/></net>

<net id="582"><net_src comp="102" pin="0"/><net_sink comp="573" pin=3"/></net>

<net id="589"><net_src comp="72" pin="0"/><net_sink comp="583" pin=0"/></net>

<net id="590"><net_src comp="180" pin="2"/><net_sink comp="583" pin=1"/></net>

<net id="591"><net_src comp="104" pin="0"/><net_sink comp="583" pin=2"/></net>

<net id="592"><net_src comp="106" pin="0"/><net_sink comp="583" pin=3"/></net>

<net id="599"><net_src comp="72" pin="0"/><net_sink comp="593" pin=0"/></net>

<net id="600"><net_src comp="185" pin="2"/><net_sink comp="593" pin=1"/></net>

<net id="601"><net_src comp="104" pin="0"/><net_sink comp="593" pin=2"/></net>

<net id="602"><net_src comp="106" pin="0"/><net_sink comp="593" pin=3"/></net>

<net id="609"><net_src comp="72" pin="0"/><net_sink comp="603" pin=0"/></net>

<net id="610"><net_src comp="180" pin="2"/><net_sink comp="603" pin=1"/></net>

<net id="611"><net_src comp="108" pin="0"/><net_sink comp="603" pin=2"/></net>

<net id="612"><net_src comp="110" pin="0"/><net_sink comp="603" pin=3"/></net>

<net id="619"><net_src comp="72" pin="0"/><net_sink comp="613" pin=0"/></net>

<net id="620"><net_src comp="185" pin="2"/><net_sink comp="613" pin=1"/></net>

<net id="621"><net_src comp="108" pin="0"/><net_sink comp="613" pin=2"/></net>

<net id="622"><net_src comp="110" pin="0"/><net_sink comp="613" pin=3"/></net>

<net id="629"><net_src comp="72" pin="0"/><net_sink comp="623" pin=0"/></net>

<net id="630"><net_src comp="180" pin="2"/><net_sink comp="623" pin=1"/></net>

<net id="631"><net_src comp="112" pin="0"/><net_sink comp="623" pin=2"/></net>

<net id="632"><net_src comp="114" pin="0"/><net_sink comp="623" pin=3"/></net>

<net id="639"><net_src comp="72" pin="0"/><net_sink comp="633" pin=0"/></net>

<net id="640"><net_src comp="185" pin="2"/><net_sink comp="633" pin=1"/></net>

<net id="641"><net_src comp="112" pin="0"/><net_sink comp="633" pin=2"/></net>

<net id="642"><net_src comp="114" pin="0"/><net_sink comp="633" pin=3"/></net>

<net id="649"><net_src comp="72" pin="0"/><net_sink comp="643" pin=0"/></net>

<net id="650"><net_src comp="180" pin="2"/><net_sink comp="643" pin=1"/></net>

<net id="651"><net_src comp="116" pin="0"/><net_sink comp="643" pin=2"/></net>

<net id="652"><net_src comp="118" pin="0"/><net_sink comp="643" pin=3"/></net>

<net id="659"><net_src comp="72" pin="0"/><net_sink comp="653" pin=0"/></net>

<net id="660"><net_src comp="185" pin="2"/><net_sink comp="653" pin=1"/></net>

<net id="661"><net_src comp="116" pin="0"/><net_sink comp="653" pin=2"/></net>

<net id="662"><net_src comp="118" pin="0"/><net_sink comp="653" pin=3"/></net>

<net id="669"><net_src comp="72" pin="0"/><net_sink comp="663" pin=0"/></net>

<net id="670"><net_src comp="180" pin="2"/><net_sink comp="663" pin=1"/></net>

<net id="671"><net_src comp="120" pin="0"/><net_sink comp="663" pin=2"/></net>

<net id="672"><net_src comp="122" pin="0"/><net_sink comp="663" pin=3"/></net>

<net id="679"><net_src comp="72" pin="0"/><net_sink comp="673" pin=0"/></net>

<net id="680"><net_src comp="185" pin="2"/><net_sink comp="673" pin=1"/></net>

<net id="681"><net_src comp="120" pin="0"/><net_sink comp="673" pin=2"/></net>

<net id="682"><net_src comp="122" pin="0"/><net_sink comp="673" pin=3"/></net>

<net id="689"><net_src comp="72" pin="0"/><net_sink comp="683" pin=0"/></net>

<net id="690"><net_src comp="180" pin="2"/><net_sink comp="683" pin=1"/></net>

<net id="691"><net_src comp="124" pin="0"/><net_sink comp="683" pin=2"/></net>

<net id="692"><net_src comp="126" pin="0"/><net_sink comp="683" pin=3"/></net>

<net id="699"><net_src comp="72" pin="0"/><net_sink comp="693" pin=0"/></net>

<net id="700"><net_src comp="185" pin="2"/><net_sink comp="693" pin=1"/></net>

<net id="701"><net_src comp="124" pin="0"/><net_sink comp="693" pin=2"/></net>

<net id="702"><net_src comp="126" pin="0"/><net_sink comp="693" pin=3"/></net>

<net id="709"><net_src comp="72" pin="0"/><net_sink comp="703" pin=0"/></net>

<net id="710"><net_src comp="180" pin="2"/><net_sink comp="703" pin=1"/></net>

<net id="711"><net_src comp="128" pin="0"/><net_sink comp="703" pin=2"/></net>

<net id="712"><net_src comp="130" pin="0"/><net_sink comp="703" pin=3"/></net>

<net id="719"><net_src comp="72" pin="0"/><net_sink comp="713" pin=0"/></net>

<net id="720"><net_src comp="185" pin="2"/><net_sink comp="713" pin=1"/></net>

<net id="721"><net_src comp="128" pin="0"/><net_sink comp="713" pin=2"/></net>

<net id="722"><net_src comp="130" pin="0"/><net_sink comp="713" pin=3"/></net>

<net id="727"><net_src comp="4" pin="0"/><net_sink comp="723" pin=0"/></net>

<net id="811"><net_src comp="146" pin="0"/><net_sink comp="792" pin=0"/></net>

<net id="812"><net_src comp="792" pin="17"/><net_sink comp="190" pin=2"/></net>

<net id="816"><net_src comp="152" pin="1"/><net_sink comp="813" pin=0"/></net>

<net id="817"><net_src comp="813" pin="1"/><net_sink comp="214" pin=1"/></net>

<net id="818"><net_src comp="813" pin="1"/><net_sink comp="219" pin=0"/></net>

<net id="819"><net_src comp="813" pin="1"/><net_sink comp="398" pin=1"/></net>

<net id="823"><net_src comp="198" pin="1"/><net_sink comp="820" pin=0"/></net>

<net id="824"><net_src comp="820" pin="1"/><net_sink comp="222" pin=1"/></net>

<net id="825"><net_src comp="820" pin="1"/><net_sink comp="233" pin=1"/></net>

<net id="826"><net_src comp="820" pin="1"/><net_sink comp="244" pin=1"/></net>

<net id="827"><net_src comp="820" pin="1"/><net_sink comp="255" pin=1"/></net>

<net id="828"><net_src comp="820" pin="1"/><net_sink comp="266" pin=1"/></net>

<net id="829"><net_src comp="820" pin="1"/><net_sink comp="277" pin=1"/></net>

<net id="830"><net_src comp="820" pin="1"/><net_sink comp="288" pin=1"/></net>

<net id="831"><net_src comp="820" pin="1"/><net_sink comp="299" pin=1"/></net>

<net id="832"><net_src comp="820" pin="1"/><net_sink comp="310" pin=1"/></net>

<net id="833"><net_src comp="820" pin="1"/><net_sink comp="321" pin=1"/></net>

<net id="834"><net_src comp="820" pin="1"/><net_sink comp="332" pin=1"/></net>

<net id="835"><net_src comp="820" pin="1"/><net_sink comp="343" pin=1"/></net>

<net id="836"><net_src comp="820" pin="1"/><net_sink comp="354" pin=1"/></net>

<net id="837"><net_src comp="820" pin="1"/><net_sink comp="365" pin=1"/></net>

<net id="838"><net_src comp="820" pin="1"/><net_sink comp="376" pin=1"/></net>

<net id="839"><net_src comp="820" pin="1"/><net_sink comp="387" pin=1"/></net>

<net id="843"><net_src comp="202" pin="1"/><net_sink comp="840" pin=0"/></net>

<net id="844"><net_src comp="840" pin="1"/><net_sink comp="723" pin=1"/></net>

<net id="848"><net_src comp="206" pin="1"/><net_sink comp="845" pin=0"/></net>

<net id="849"><net_src comp="845" pin="1"/><net_sink comp="409" pin=1"/></net>

<net id="853"><net_src comp="210" pin="1"/><net_sink comp="850" pin=0"/></net>

<net id="854"><net_src comp="850" pin="1"/><net_sink comp="403" pin=1"/></net>

<net id="858"><net_src comp="222" pin="2"/><net_sink comp="855" pin=0"/></net>

<net id="862"><net_src comp="233" pin="2"/><net_sink comp="859" pin=0"/></net>

<net id="866"><net_src comp="244" pin="2"/><net_sink comp="863" pin=0"/></net>

<net id="870"><net_src comp="255" pin="2"/><net_sink comp="867" pin=0"/></net>

<net id="874"><net_src comp="266" pin="2"/><net_sink comp="871" pin=0"/></net>

<net id="878"><net_src comp="277" pin="2"/><net_sink comp="875" pin=0"/></net>

<net id="882"><net_src comp="288" pin="2"/><net_sink comp="879" pin=0"/></net>

<net id="886"><net_src comp="299" pin="2"/><net_sink comp="883" pin=0"/></net>

<net id="890"><net_src comp="310" pin="2"/><net_sink comp="887" pin=0"/></net>

<net id="894"><net_src comp="321" pin="2"/><net_sink comp="891" pin=0"/></net>

<net id="898"><net_src comp="332" pin="2"/><net_sink comp="895" pin=0"/></net>

<net id="902"><net_src comp="343" pin="2"/><net_sink comp="899" pin=0"/></net>

<net id="906"><net_src comp="354" pin="2"/><net_sink comp="903" pin=0"/></net>

<net id="910"><net_src comp="365" pin="2"/><net_sink comp="907" pin=0"/></net>

<net id="914"><net_src comp="376" pin="2"/><net_sink comp="911" pin=0"/></net>

<net id="918"><net_src comp="387" pin="2"/><net_sink comp="915" pin=0"/></net>

<net id="922"><net_src comp="415" pin="1"/><net_sink comp="919" pin=0"/></net>

<net id="923"><net_src comp="919" pin="1"/><net_sink comp="728" pin=1"/></net>

<net id="927"><net_src comp="419" pin="4"/><net_sink comp="924" pin=0"/></net>

<net id="928"><net_src comp="924" pin="1"/><net_sink comp="732" pin=1"/></net>

<net id="932"><net_src comp="429" pin="1"/><net_sink comp="929" pin=0"/></net>

<net id="933"><net_src comp="929" pin="1"/><net_sink comp="728" pin=0"/></net>

<net id="937"><net_src comp="433" pin="4"/><net_sink comp="934" pin=0"/></net>

<net id="938"><net_src comp="934" pin="1"/><net_sink comp="732" pin=0"/></net>

<net id="942"><net_src comp="443" pin="4"/><net_sink comp="939" pin=0"/></net>

<net id="943"><net_src comp="939" pin="1"/><net_sink comp="736" pin=1"/></net>

<net id="947"><net_src comp="453" pin="4"/><net_sink comp="944" pin=0"/></net>

<net id="948"><net_src comp="944" pin="1"/><net_sink comp="736" pin=0"/></net>

<net id="952"><net_src comp="463" pin="4"/><net_sink comp="949" pin=0"/></net>

<net id="953"><net_src comp="949" pin="1"/><net_sink comp="740" pin=1"/></net>

<net id="957"><net_src comp="473" pin="4"/><net_sink comp="954" pin=0"/></net>

<net id="958"><net_src comp="954" pin="1"/><net_sink comp="740" pin=0"/></net>

<net id="962"><net_src comp="483" pin="4"/><net_sink comp="959" pin=0"/></net>

<net id="963"><net_src comp="959" pin="1"/><net_sink comp="744" pin=1"/></net>

<net id="967"><net_src comp="493" pin="4"/><net_sink comp="964" pin=0"/></net>

<net id="968"><net_src comp="964" pin="1"/><net_sink comp="744" pin=0"/></net>

<net id="972"><net_src comp="503" pin="4"/><net_sink comp="969" pin=0"/></net>

<net id="973"><net_src comp="969" pin="1"/><net_sink comp="748" pin=1"/></net>

<net id="977"><net_src comp="513" pin="4"/><net_sink comp="974" pin=0"/></net>

<net id="978"><net_src comp="974" pin="1"/><net_sink comp="748" pin=0"/></net>

<net id="982"><net_src comp="523" pin="4"/><net_sink comp="979" pin=0"/></net>

<net id="983"><net_src comp="979" pin="1"/><net_sink comp="752" pin=1"/></net>

<net id="987"><net_src comp="533" pin="4"/><net_sink comp="984" pin=0"/></net>

<net id="988"><net_src comp="984" pin="1"/><net_sink comp="752" pin=0"/></net>

<net id="992"><net_src comp="543" pin="4"/><net_sink comp="989" pin=0"/></net>

<net id="993"><net_src comp="989" pin="1"/><net_sink comp="756" pin=1"/></net>

<net id="997"><net_src comp="553" pin="4"/><net_sink comp="994" pin=0"/></net>

<net id="998"><net_src comp="994" pin="1"/><net_sink comp="756" pin=0"/></net>

<net id="1002"><net_src comp="563" pin="4"/><net_sink comp="999" pin=0"/></net>

<net id="1003"><net_src comp="999" pin="1"/><net_sink comp="760" pin=1"/></net>

<net id="1007"><net_src comp="573" pin="4"/><net_sink comp="1004" pin=0"/></net>

<net id="1008"><net_src comp="1004" pin="1"/><net_sink comp="760" pin=0"/></net>

<net id="1012"><net_src comp="583" pin="4"/><net_sink comp="1009" pin=0"/></net>

<net id="1013"><net_src comp="1009" pin="1"/><net_sink comp="764" pin=1"/></net>

<net id="1017"><net_src comp="593" pin="4"/><net_sink comp="1014" pin=0"/></net>

<net id="1018"><net_src comp="1014" pin="1"/><net_sink comp="764" pin=0"/></net>

<net id="1022"><net_src comp="603" pin="4"/><net_sink comp="1019" pin=0"/></net>

<net id="1023"><net_src comp="1019" pin="1"/><net_sink comp="768" pin=1"/></net>

<net id="1027"><net_src comp="613" pin="4"/><net_sink comp="1024" pin=0"/></net>

<net id="1028"><net_src comp="1024" pin="1"/><net_sink comp="768" pin=0"/></net>

<net id="1032"><net_src comp="623" pin="4"/><net_sink comp="1029" pin=0"/></net>

<net id="1033"><net_src comp="1029" pin="1"/><net_sink comp="772" pin=1"/></net>

<net id="1037"><net_src comp="633" pin="4"/><net_sink comp="1034" pin=0"/></net>

<net id="1038"><net_src comp="1034" pin="1"/><net_sink comp="772" pin=0"/></net>

<net id="1042"><net_src comp="643" pin="4"/><net_sink comp="1039" pin=0"/></net>

<net id="1043"><net_src comp="1039" pin="1"/><net_sink comp="776" pin=1"/></net>

<net id="1047"><net_src comp="653" pin="4"/><net_sink comp="1044" pin=0"/></net>

<net id="1048"><net_src comp="1044" pin="1"/><net_sink comp="776" pin=0"/></net>

<net id="1052"><net_src comp="663" pin="4"/><net_sink comp="1049" pin=0"/></net>

<net id="1053"><net_src comp="1049" pin="1"/><net_sink comp="780" pin=1"/></net>

<net id="1057"><net_src comp="673" pin="4"/><net_sink comp="1054" pin=0"/></net>

<net id="1058"><net_src comp="1054" pin="1"/><net_sink comp="780" pin=0"/></net>

<net id="1062"><net_src comp="683" pin="4"/><net_sink comp="1059" pin=0"/></net>

<net id="1063"><net_src comp="1059" pin="1"/><net_sink comp="784" pin=1"/></net>

<net id="1067"><net_src comp="693" pin="4"/><net_sink comp="1064" pin=0"/></net>

<net id="1068"><net_src comp="1064" pin="1"/><net_sink comp="784" pin=0"/></net>

<net id="1072"><net_src comp="703" pin="4"/><net_sink comp="1069" pin=0"/></net>

<net id="1073"><net_src comp="1069" pin="1"/><net_sink comp="788" pin=1"/></net>

<net id="1077"><net_src comp="713" pin="4"/><net_sink comp="1074" pin=0"/></net>

<net id="1078"><net_src comp="1074" pin="1"/><net_sink comp="788" pin=0"/></net>

<net id="1082"><net_src comp="723" pin="2"/><net_sink comp="1079" pin=0"/></net>

<net id="1083"><net_src comp="1079" pin="1"/><net_sink comp="190" pin=1"/></net>

<net id="1087"><net_src comp="728" pin="2"/><net_sink comp="1084" pin=0"/></net>

<net id="1088"><net_src comp="1084" pin="1"/><net_sink comp="792" pin=16"/></net>

<net id="1092"><net_src comp="732" pin="2"/><net_sink comp="1089" pin=0"/></net>

<net id="1093"><net_src comp="1089" pin="1"/><net_sink comp="792" pin=15"/></net>

<net id="1097"><net_src comp="736" pin="2"/><net_sink comp="1094" pin=0"/></net>

<net id="1098"><net_src comp="1094" pin="1"/><net_sink comp="792" pin=14"/></net>

<net id="1102"><net_src comp="740" pin="2"/><net_sink comp="1099" pin=0"/></net>

<net id="1103"><net_src comp="1099" pin="1"/><net_sink comp="792" pin=13"/></net>

<net id="1107"><net_src comp="744" pin="2"/><net_sink comp="1104" pin=0"/></net>

<net id="1108"><net_src comp="1104" pin="1"/><net_sink comp="792" pin=12"/></net>

<net id="1112"><net_src comp="748" pin="2"/><net_sink comp="1109" pin=0"/></net>

<net id="1113"><net_src comp="1109" pin="1"/><net_sink comp="792" pin=11"/></net>

<net id="1117"><net_src comp="752" pin="2"/><net_sink comp="1114" pin=0"/></net>

<net id="1118"><net_src comp="1114" pin="1"/><net_sink comp="792" pin=10"/></net>

<net id="1122"><net_src comp="756" pin="2"/><net_sink comp="1119" pin=0"/></net>

<net id="1123"><net_src comp="1119" pin="1"/><net_sink comp="792" pin=9"/></net>

<net id="1127"><net_src comp="760" pin="2"/><net_sink comp="1124" pin=0"/></net>

<net id="1128"><net_src comp="1124" pin="1"/><net_sink comp="792" pin=8"/></net>

<net id="1132"><net_src comp="764" pin="2"/><net_sink comp="1129" pin=0"/></net>

<net id="1133"><net_src comp="1129" pin="1"/><net_sink comp="792" pin=7"/></net>

<net id="1137"><net_src comp="768" pin="2"/><net_sink comp="1134" pin=0"/></net>

<net id="1138"><net_src comp="1134" pin="1"/><net_sink comp="792" pin=6"/></net>

<net id="1142"><net_src comp="772" pin="2"/><net_sink comp="1139" pin=0"/></net>

<net id="1143"><net_src comp="1139" pin="1"/><net_sink comp="792" pin=5"/></net>

<net id="1147"><net_src comp="776" pin="2"/><net_sink comp="1144" pin=0"/></net>

<net id="1148"><net_src comp="1144" pin="1"/><net_sink comp="792" pin=4"/></net>

<net id="1152"><net_src comp="780" pin="2"/><net_sink comp="1149" pin=0"/></net>

<net id="1153"><net_src comp="1149" pin="1"/><net_sink comp="792" pin=3"/></net>

<net id="1157"><net_src comp="784" pin="2"/><net_sink comp="1154" pin=0"/></net>

<net id="1158"><net_src comp="1154" pin="1"/><net_sink comp="792" pin=2"/></net>

<net id="1162"><net_src comp="788" pin="2"/><net_sink comp="1159" pin=0"/></net>

<net id="1163"><net_src comp="1159" pin="1"/><net_sink comp="792" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem1 | {}
	Port: gmem0 | {5 }
 - Input state : 
	Port: krnl_vadd_Pipeline_vadd1 : gmem1 | {3 }
	Port: krnl_vadd_Pipeline_vadd1 : sext_ln52_1 | {1 }
	Port: krnl_vadd_Pipeline_vadd1 : gmem0 | {3 }
	Port: krnl_vadd_Pipeline_vadd1 : sext_ln52 | {1 }
	Port: krnl_vadd_Pipeline_vadd1 : sext_ln52_2 | {1 }
	Port: krnl_vadd_Pipeline_vadd1 : zext_ln52 | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
	State 2
		icmp_ln52 : 1
		br_ln52 : 2
		or_ln52 : 1
		icmp_ln52_1 : 1
		br_ln52 : 2
		or_ln52_1 : 1
		icmp_ln52_2 : 1
		br_ln52 : 2
		or_ln52_2 : 1
		icmp_ln52_3 : 1
		br_ln52 : 2
		or_ln52_3 : 1
		icmp_ln52_4 : 1
		br_ln52 : 2
		or_ln52_4 : 1
		icmp_ln52_5 : 1
		br_ln52 : 2
		or_ln52_5 : 1
		icmp_ln52_6 : 1
		br_ln52 : 2
		or_ln52_6 : 1
		icmp_ln52_7 : 1
		br_ln52 : 2
		or_ln52_7 : 1
		icmp_ln52_8 : 1
		br_ln52 : 2
		or_ln52_8 : 1
		icmp_ln52_9 : 1
		br_ln52 : 2
		or_ln52_9 : 1
		icmp_ln52_10 : 1
		br_ln52 : 2
		or_ln52_10 : 1
		icmp_ln52_11 : 1
		br_ln52 : 2
		or_ln52_11 : 1
		icmp_ln52_12 : 1
		br_ln52 : 2
		or_ln52_12 : 1
		icmp_ln52_13 : 1
		br_ln52 : 2
		or_ln52_13 : 1
		icmp_ln52_14 : 1
		br_ln52 : 2
		or_ln52_14 : 1
		icmp_ln52_15 : 1
		br_ln52 : 2
		add_ln52 : 1
		store_ln52 : 2
	State 3
		gmem0_addr_read : 1
		gmem1_addr_read : 1
		trunc_ln55 : 1
		lshr_ln : 1
		trunc_ln55_1 : 1
		lshr_ln55_1 : 1
		lshr_ln55_s : 1
		lshr_ln55_12 : 1
		lshr_ln55_2 : 1
		lshr_ln55_15 : 1
		lshr_ln55_3 : 1
		lshr_ln55_16 : 1
		lshr_ln55_4 : 1
		lshr_ln55_17 : 1
		lshr_ln55_5 : 1
		lshr_ln55_18 : 1
		lshr_ln55_6 : 1
		lshr_ln55_19 : 1
		lshr_ln55_7 : 1
		lshr_ln55_20 : 1
		lshr_ln55_8 : 1
		lshr_ln55_21 : 1
		lshr_ln55_9 : 1
		lshr_ln55_22 : 1
		lshr_ln55_10 : 1
		lshr_ln55_23 : 1
		lshr_ln55_11 : 1
		lshr_ln55_24 : 1
		lshr_ln55_25 : 1
		lshr_ln55_26 : 1
		lshr_ln55_13 : 1
		lshr_ln55_27 : 1
		lshr_ln55_14 : 1
		lshr_ln55_28 : 1
	State 4
	State 5
		write_ln55 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|
| Operation|        Functional Unit       |    FF   |   LUT   |
|----------|------------------------------|---------|---------|
|          |        add_ln52_fu_392       |    0    |    71   |
|          |        add_ln55_fu_728       |    0    |    39   |
|          |       add_ln55_1_fu_732      |    0    |    39   |
|          |       add_ln55_2_fu_736      |    0    |    39   |
|          |       add_ln55_3_fu_740      |    0    |    39   |
|          |       add_ln55_4_fu_744      |    0    |    39   |
|          |       add_ln55_5_fu_748      |    0    |    39   |
|          |       add_ln55_6_fu_752      |    0    |    39   |
|    add   |       add_ln55_7_fu_756      |    0    |    39   |
|          |       add_ln55_8_fu_760      |    0    |    39   |
|          |       add_ln55_9_fu_764      |    0    |    39   |
|          |      add_ln55_10_fu_768      |    0    |    39   |
|          |      add_ln55_11_fu_772      |    0    |    39   |
|          |      add_ln55_12_fu_776      |    0    |    39   |
|          |      add_ln55_13_fu_780      |    0    |    39   |
|          |      add_ln55_14_fu_784      |    0    |    39   |
|          |      add_ln55_15_fu_788      |    0    |    39   |
|----------|------------------------------|---------|---------|
|          |       icmp_ln52_fu_222       |    0    |    29   |
|          |      icmp_ln52_1_fu_233      |    0    |    29   |
|          |      icmp_ln52_2_fu_244      |    0    |    29   |
|          |      icmp_ln52_3_fu_255      |    0    |    29   |
|          |      icmp_ln52_4_fu_266      |    0    |    29   |
|          |      icmp_ln52_5_fu_277      |    0    |    29   |
|          |      icmp_ln52_6_fu_288      |    0    |    29   |
|   icmp   |      icmp_ln52_7_fu_299      |    0    |    29   |
|          |      icmp_ln52_8_fu_310      |    0    |    29   |
|          |      icmp_ln52_9_fu_321      |    0    |    29   |
|          |      icmp_ln52_10_fu_332     |    0    |    29   |
|          |      icmp_ln52_11_fu_343     |    0    |    29   |
|          |      icmp_ln52_12_fu_354     |    0    |    29   |
|          |      icmp_ln52_13_fu_365     |    0    |    29   |
|          |      icmp_ln52_14_fu_376     |    0    |    29   |
|          |      icmp_ln52_15_fu_387     |    0    |    29   |
|----------|------------------------------|---------|---------|
|          |  zext_ln52_read_read_fu_156  |    0    |    0    |
|          | sext_ln52_2_read_read_fu_162 |    0    |    0    |
|   read   |  sext_ln52_read_read_fu_168  |    0    |    0    |
|          | sext_ln52_1_read_read_fu_174 |    0    |    0    |
|          |  gmem0_addr_read_read_fu_180 |    0    |    0    |
|          |  gmem1_addr_read_read_fu_185 |    0    |    0    |
|----------|------------------------------|---------|---------|
|   write  |    write_ln55_write_fu_190   |    0    |    0    |
|----------|------------------------------|---------|---------|
|   zext   |     zext_ln52_cast_fu_198    |    0    |    0    |
|----------|------------------------------|---------|---------|
|          |    sext_ln52_2_cast_fu_202   |    0    |    0    |
|   sext   |     sext_ln52_cast_fu_206    |    0    |    0    |
|          |    sext_ln52_1_cast_fu_210   |    0    |    0    |
|----------|------------------------------|---------|---------|
|          |        or_ln52_fu_227        |    0    |    0    |
|          |       or_ln52_1_fu_238       |    0    |    0    |
|          |       or_ln52_2_fu_249       |    0    |    0    |
|          |       or_ln52_3_fu_260       |    0    |    0    |
|          |       or_ln52_4_fu_271       |    0    |    0    |
|          |       or_ln52_5_fu_282       |    0    |    0    |
|          |       or_ln52_6_fu_293       |    0    |    0    |
|    or    |       or_ln52_7_fu_304       |    0    |    0    |
|          |       or_ln52_8_fu_315       |    0    |    0    |
|          |       or_ln52_9_fu_326       |    0    |    0    |
|          |       or_ln52_10_fu_337      |    0    |    0    |
|          |       or_ln52_11_fu_348      |    0    |    0    |
|          |       or_ln52_12_fu_359      |    0    |    0    |
|          |       or_ln52_13_fu_370      |    0    |    0    |
|          |       or_ln52_14_fu_381      |    0    |    0    |
|----------|------------------------------|---------|---------|
|   trunc  |       trunc_ln55_fu_415      |    0    |    0    |
|          |      trunc_ln55_1_fu_429     |    0    |    0    |
|----------|------------------------------|---------|---------|
|          |        lshr_ln_fu_419        |    0    |    0    |
|          |      lshr_ln55_1_fu_433      |    0    |    0    |
|          |      lshr_ln55_s_fu_443      |    0    |    0    |
|          |      lshr_ln55_12_fu_453     |    0    |    0    |
|          |      lshr_ln55_2_fu_463      |    0    |    0    |
|          |      lshr_ln55_15_fu_473     |    0    |    0    |
|          |      lshr_ln55_3_fu_483      |    0    |    0    |
|          |      lshr_ln55_16_fu_493     |    0    |    0    |
|          |      lshr_ln55_4_fu_503      |    0    |    0    |
|          |      lshr_ln55_17_fu_513     |    0    |    0    |
|          |      lshr_ln55_5_fu_523      |    0    |    0    |
|          |      lshr_ln55_18_fu_533     |    0    |    0    |
|          |      lshr_ln55_6_fu_543      |    0    |    0    |
|          |      lshr_ln55_19_fu_553     |    0    |    0    |
|partselect|      lshr_ln55_7_fu_563      |    0    |    0    |
|          |      lshr_ln55_20_fu_573     |    0    |    0    |
|          |      lshr_ln55_8_fu_583      |    0    |    0    |
|          |      lshr_ln55_21_fu_593     |    0    |    0    |
|          |      lshr_ln55_9_fu_603      |    0    |    0    |
|          |      lshr_ln55_22_fu_613     |    0    |    0    |
|          |      lshr_ln55_10_fu_623     |    0    |    0    |
|          |      lshr_ln55_23_fu_633     |    0    |    0    |
|          |      lshr_ln55_11_fu_643     |    0    |    0    |
|          |      lshr_ln55_24_fu_653     |    0    |    0    |
|          |      lshr_ln55_25_fu_663     |    0    |    0    |
|          |      lshr_ln55_26_fu_673     |    0    |    0    |
|          |      lshr_ln55_13_fu_683     |    0    |    0    |
|          |      lshr_ln55_27_fu_693     |    0    |    0    |
|          |      lshr_ln55_14_fu_703     |    0    |    0    |
|          |      lshr_ln55_28_fu_713     |    0    |    0    |
|----------|------------------------------|---------|---------|
|bitconcatenate|       or_ln55_s_fu_792       |    0    |    0    |
|----------|------------------------------|---------|---------|
|   Total  |                              |    0    |   1159  |
|----------|------------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|  add_ln55_10_reg_1134  |   32   |
|  add_ln55_11_reg_1139  |   32   |
|  add_ln55_12_reg_1144  |   32   |
|  add_ln55_13_reg_1149  |   32   |
|  add_ln55_14_reg_1154  |   32   |
|  add_ln55_15_reg_1159  |   32   |
|   add_ln55_1_reg_1089  |   32   |
|   add_ln55_2_reg_1094  |   32   |
|   add_ln55_3_reg_1099  |   32   |
|   add_ln55_4_reg_1104  |   32   |
|   add_ln55_5_reg_1109  |   32   |
|   add_ln55_6_reg_1114  |   32   |
|   add_ln55_7_reg_1119  |   32   |
|   add_ln55_8_reg_1124  |   32   |
|   add_ln55_9_reg_1129  |   32   |
|    add_ln55_reg_1084   |   32   |
|  gmem0_addr_1_reg_1079 |   512  |
|       i_0_reg_813      |   64   |
|  icmp_ln52_10_reg_895  |    1   |
|  icmp_ln52_11_reg_899  |    1   |
|  icmp_ln52_12_reg_903  |    1   |
|  icmp_ln52_13_reg_907  |    1   |
|  icmp_ln52_14_reg_911  |    1   |
|  icmp_ln52_15_reg_915  |    1   |
|   icmp_ln52_1_reg_859  |    1   |
|   icmp_ln52_2_reg_863  |    1   |
|   icmp_ln52_3_reg_867  |    1   |
|   icmp_ln52_4_reg_871  |    1   |
|   icmp_ln52_5_reg_875  |    1   |
|   icmp_ln52_6_reg_879  |    1   |
|   icmp_ln52_7_reg_883  |    1   |
|   icmp_ln52_8_reg_887  |    1   |
|   icmp_ln52_9_reg_891  |    1   |
|    icmp_ln52_reg_855   |    1   |
|  lshr_ln55_10_reg_1029 |   32   |
|  lshr_ln55_11_reg_1039 |   32   |
|  lshr_ln55_12_reg_944  |   32   |
|  lshr_ln55_13_reg_1059 |   32   |
|  lshr_ln55_14_reg_1069 |   32   |
|  lshr_ln55_15_reg_954  |   32   |
|  lshr_ln55_16_reg_964  |   32   |
|  lshr_ln55_17_reg_974  |   32   |
|  lshr_ln55_18_reg_984  |   32   |
|  lshr_ln55_19_reg_994  |   32   |
|   lshr_ln55_1_reg_934  |   32   |
|  lshr_ln55_20_reg_1004 |   32   |
|  lshr_ln55_21_reg_1014 |   32   |
|  lshr_ln55_22_reg_1024 |   32   |
|  lshr_ln55_23_reg_1034 |   32   |
|  lshr_ln55_24_reg_1044 |   32   |
|  lshr_ln55_25_reg_1049 |   32   |
|  lshr_ln55_26_reg_1054 |   32   |
|  lshr_ln55_27_reg_1064 |   32   |
|  lshr_ln55_28_reg_1074 |   32   |
|   lshr_ln55_2_reg_949  |   32   |
|   lshr_ln55_3_reg_959  |   32   |
|   lshr_ln55_4_reg_969  |   32   |
|   lshr_ln55_5_reg_979  |   32   |
|   lshr_ln55_6_reg_989  |   32   |
|   lshr_ln55_7_reg_999  |   32   |
|  lshr_ln55_8_reg_1009  |   32   |
|  lshr_ln55_9_reg_1019  |   32   |
|   lshr_ln55_s_reg_939  |   32   |
|     lshr_ln_reg_924    |   32   |
|sext_ln52_1_cast_reg_850|   64   |
|sext_ln52_2_cast_reg_840|   64   |
| sext_ln52_cast_reg_845 |   64   |
|  trunc_ln55_1_reg_929  |   32   |
|   trunc_ln55_reg_919   |   32   |
| zext_ln52_cast_reg_820 |   64   |
+------------------------+--------+
|          Total         |  2384  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |  1159  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |  2384  |    -   |
+-----------+--------+--------+
|   Total   |  2384  |  1159  |
+-----------+--------+--------+
