// Seed: 494776325
module module_0 (
    input  tri0  id_0,
    output uwire id_1,
    output wor   id_2,
    output tri   id_3
);
  wire [1 : 1] id_5;
  assign module_2.id_3 = 0;
endmodule
module module_1 (
    output wor id_0,
    input wor id_1,
    input wire id_2,
    output supply1 id_3,
    input wor id_4,
    output uwire id_5,
    input wor id_6,
    output uwire id_7
);
  wire id_9;
  wire [-1 : -1] id_10;
  module_0 modCall_1 (
      id_6,
      id_5,
      id_7,
      id_5
  );
  assign modCall_1.id_3 = 0;
  wire id_11;
  and primCall (id_5, id_2, id_10);
endmodule
module module_2 (
    input wor id_0,
    input supply1 id_1,
    output supply1 id_2,
    output tri id_3,
    output tri id_4,
    output supply0 id_5,
    output wor id_6,
    input wor id_7
);
  assign id_5 = id_7;
  assign id_2 = id_0;
  parameter id_9 = 1;
  assign id_2 = id_0;
  module_0 modCall_1 (
      id_0,
      id_3,
      id_4,
      id_3
  );
  wire id_10, id_11;
  wand id_12, id_13, \id_14 ;
  assign id_13 = -1'd0;
  assign id_5  = id_9;
endmodule
