{
  "Top": "ConvolutionInputGenerator_1",
  "RtlTop": "ConvolutionInputGenerator_1_ConvolutionInputGenerator_1",
  "RtlPrefix": "ConvolutionInputGenerator_1_",
  "SourceLanguage": "cpp",
  "ResetStyle": "control",
  "GenerateBdFiles": "1",
  "HostMachineBits": "64",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z020",
    "Package": "-clg400",
    "Speed": "-1"
  },
  "HlsSolution": {"Config": [
      "config_compile -disable_unroll_code_size_check=1",
      "config_compile -ignore_long_run_time=1",
      "config_interface -m_axi_addr64=1",
      "config_rtl -module_auto_prefix=1"
    ]},
  "Args": {
    "in0": {
      "index": "0",
      "type": {"dataType": "ap_uint"}
    },
    "out": {
      "index": "1",
      "type": {"dataType": "ap_uint"}
    }
  },
  "Return": {
    
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "IsCombLogic": "0",
    "II": "x",
    "Latency": "1157",
    "Uncertainty": "1.25"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "ConvolutionInputGenerator_1_ConvolutionInputGenerator_1",
    "Version": "1.0",
    "DisplayName": "Convolutioninputgenerator_1_convolutioninputgenerator_1",
    "Revision": "",
    "Description": "An IP generated by Vivado HLS",
    "Taxonomy": "\/VIVADO_HLS_IP",
    "AutoFamilySupport": ""
  },
  "Files": {
    "CSource": ["\/home\/grgov\/Diplomski_rad\/finn_modified_docker_output_dir\/code_gen_ipgen_ConvolutionInputGenerator_1_cy3414s4\/top_ConvolutionInputGenerator_1.cpp"],
    "Vhdl": [
      "impl\/vhdl\/ConvolutionInputGenerator_1_ConvolutionInputGbkb.vhd",
      "impl\/vhdl\/ConvolutionInputGenerator_1_ConvolutionInputGene_1.vhd",
      "impl\/vhdl\/ConvolutionInputGenerator_1_ConvolutionInputGfYi.vhd",
      "impl\/vhdl\/regslice_core.vhd",
      "impl\/vhdl\/ConvolutionInputGenerator_1_ConvolutionInputGenerator_1.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/ConvolutionInputGenerator_1_ConvolutionInputGbkb.v",
      "impl\/verilog\/ConvolutionInputGenerator_1_ConvolutionInputGene_1.v",
      "impl\/verilog\/ConvolutionInputGenerator_1_ConvolutionInputGfYi.v",
      "impl\/verilog\/regslice_core.v",
      "impl\/verilog\/ConvolutionInputGenerator_1_ConvolutionInputGenerator_1.v"
    ],
    "Misc": ["impl\/misc\/logo.png"],
    "DesignXml": "\/workspace\/Diplomski_rad\/finn_modified_docker_output_dir\/code_gen_ipgen_ConvolutionInputGenerator_1_cy3414s4\/project_ConvolutionInputGenerator_1\/sol1\/.autopilot\/db\/ConvolutionInputGenerator_1.design.xml",
    "DebugDir": "\/workspace\/Diplomski_rad\/finn_modified_docker_output_dir\/code_gen_ipgen_ConvolutionInputGenerator_1_cy3414s4\/project_ConvolutionInputGenerator_1\/sol1\/.debug",
    "ProtoInst": ["\/workspace\/Diplomski_rad\/finn_modified_docker_output_dir\/code_gen_ipgen_ConvolutionInputGenerator_1_cy3414s4\/project_ConvolutionInputGenerator_1\/sol1\/.debug\/ConvolutionInputGenerator_1.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "IP": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "ctype": {"CLK": {"Type": "bool"}},
      "bundle_name": "ap_clk",
      "bundle_role": "default",
      "buses": "in0_V_V out_V_V",
      "reset": "ap_rst_n"
    },
    "ap_rst_n": {
      "type": "reset",
      "polarity": "ACTIVE_LOW",
      "ctype": {"RST": {"Type": "bool"}},
      "bundle_name": "ap_rst_n",
      "bundle_role": "default"
    },
    "in0_V_V": {
      "type": "axi4stream",
      "mode": "slave",
      "port_prefix": "in0_V_V",
      "has_tready": "1",
      "ctype": {
        "TDATA": {
          "Type": "integer unsigned",
          "Width": "16"
        },
        "TVALID": {"Type": "bool"},
        "TREADY": {"Type": "bool"}
      },
      "port_width": {"TDATA": "16"}
    },
    "out_V_V": {
      "type": "axi4stream",
      "mode": "master",
      "port_prefix": "out_V_V",
      "has_tready": "1",
      "ctype": {
        "TDATA": {
          "Type": "integer unsigned",
          "Width": "16"
        },
        "TVALID": {"Type": "bool"},
        "TREADY": {"Type": "bool"}
      },
      "port_width": {"TDATA": "16"}
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "in0_V_V_TDATA": {
      "dir": "in",
      "width": "16"
    },
    "in0_V_V_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "in0_V_V_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "out_V_V_TDATA": {
      "dir": "out",
      "width": "16"
    },
    "out_V_V_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "out_V_V_TREADY": {
      "dir": "in",
      "width": "1"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "ConvolutionInputGenerator_1",
      "Instances": [{
          "ModuleName": "ConvolutionInputGene_1",
          "InstanceName": "grp_ConvolutionInputGene_1_fu_26"
        }]
    },
    "Info": {
      "ConvolutionInputGene_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "ConvolutionInputGenerator_1": {
        "FunctionProtocol": "ap_ctrl_none",
        "isTaskLevelControl": "1",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "ConvolutionInputGene_1": {
        "Latency": {
          "LatencyBest": "1154",
          "LatencyAvg": "1154",
          "LatencyWorst": "1154",
          "PipelineII": "1154",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "7.833"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "1152",
            "Latency": "1152",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "468",
          "LUT": "1523",
          "BRAM_18K": "0",
          "DSP48E": "0",
          "URAM": "0"
        }
      },
      "ConvolutionInputGenerator_1": {
        "Latency": {
          "LatencyBest": "1157",
          "LatencyAvg": "1157",
          "LatencyWorst": "1157",
          "PipelineII": "1158",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "7.833"
        },
        "Area": {
          "FF": "473",
          "LUT": "1561",
          "BRAM_18K": "0",
          "DSP48E": "0",
          "URAM": "0"
        }
      }
    }
  },
  "Sdx": {
    "Target": "none",
    "ProfileOption": "0",
    "ProfileType": "none",
    "XO": "",
    "KernelName": "ConvolutionInputGenerator_1",
    "EnableXoSwEmu": "1"
  },
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2021-01-30 13:18:43 +0000",
    "ToolName": "vivado_hls",
    "ToolVersion": "2020.1.1"
  }
}
