; NOTE: Assertions have been autogenerated by utils/intel_update_vplan_checks.py
; RUN: opt -S -passes=vplan-vec -vplan-force-vf=2 -vplan-print-after-create-masked-vplan  < %s -disable-output | FileCheck %s

; Check if the masked variant is generated when the induction variable of the inner loop is live-out.

target datalayout = "e-m:e-i64:64-f80:128-n8:16:32:64-S128"
target triple = "x86_64-unknown-linux-gnu"

define void @main(i32 %inner.tc, i32 %outer.tc) {
; CHECK-LABEL:  VPlan after emitting masked variant:
; CHECK-NEXT:  VPlan IR for: main:outer.header.#{{[0-9]+}}.cloned.masked
; CHECK-NEXT:    [[BB0:BB[0-9]+]]: # preds:
; CHECK-NEXT:     [DA: Uni] br [[BB1:BB[0-9]+]]
; CHECK-EMPTY:
; CHECK-NEXT:    [[BB1]]: # preds: [[BB0]]
; CHECK-NEXT:     [DA: Div] i32 [[VP0:%.*]] = reduction-init i32 0 i32 live-in0
; CHECK-NEXT:     [DA: Div] i32 [[VP1:%.*]] = induction-init{add} i32 0 i32 1
; CHECK-NEXT:     [DA: Uni] i32 [[VP2:%.*]] = induction-init-step{add} i32 1
; CHECK-NEXT:     [DA: Uni] i32 [[VP_NORM_UB:%.*]] = sub i32 [[OUTER_TC0:%.*]] i32 live-in1
; CHECK-NEXT:     [DA: Uni] br [[BB2:BB[0-9]+]]
; CHECK-EMPTY:
; CHECK-NEXT:    [[BB2]]: # preds: [[BB1]], new_latch
; CHECK-NEXT:     [DA: Div] i32 [[VP_OUTER_IV:%.*]] = phi  [ i32 [[VP1]], [[BB1]] ],  [ i32 [[VP_OUTER_IV_NEXT:%.*]], new_latch ]
; CHECK-NEXT:     [DA: Div] i32 [[VP_ADD_PHI:%.*]] = phi  [ i32 [[VP0]], [[BB1]] ],  [ i32 [[VP3:%.*]], new_latch ]
; CHECK-NEXT:     [DA: Div] i32 [[VP_NEW_IND:%.*]] = add i32 [[VP_OUTER_IV]] i32 live-in1
; CHECK-NEXT:     [DA: Div] i1 [[VP4:%.*]] = icmp ult i32 [[VP_OUTER_IV]] i32 [[VP_NORM_UB]]
; CHECK-NEXT:     [DA: Div] br i1 [[VP4]], [[BB3:BB[0-9]+]], new_latch
; CHECK-EMPTY:
; CHECK-NEXT:      [[BB3]]: # preds: [[BB2]]
; CHECK-NEXT:       [DA: Div] i32 [[VP_ADD:%.*]] = add i32 [[VP_ADD_PHI]] i32 2
; CHECK-NEXT:       [DA: Uni] br [[BB4:BB[0-9]+]]
; CHECK-EMPTY:
; CHECK-NEXT:      [[BB4]]: # preds: [[BB5:BB[0-9]+]], [[BB3]]
; CHECK-NEXT:       [DA: Uni] i32 [[VP_INNER_IV:%.*]] = phi  [ i32 0, [[BB3]] ],  [ i32 [[VP_INNER_IV_NEXT:%.*]], [[BB5]] ]
; CHECK-NEXT:       [DA: Uni] br [[BB5]]
; CHECK-EMPTY:
; CHECK-NEXT:      [[BB5]]: # preds: [[BB4]]
; CHECK-NEXT:       [DA: Uni] i32 [[VP_INNER_IV_NEXT]] = add i32 [[VP_INNER_IV]] i32 1
; CHECK-NEXT:       [DA: Uni] i1 [[VP_INNER_BOTTOM_TEST:%.*]] = icmp eq i32 [[VP_INNER_IV_NEXT]] i32 [[INNER_TC0:%.*]]
; CHECK-NEXT:       [DA: Uni] br i1 [[VP_INNER_BOTTOM_TEST]], [[BB6:BB[0-9]+]], [[BB4]]
; CHECK-EMPTY:
; CHECK-NEXT:      [[BB6]]: # preds: [[BB5]]
; CHECK-NEXT:       [DA: Uni] br new_latch
; CHECK-EMPTY:
; CHECK-NEXT:    new_latch: # preds: [[BB6]], [[BB2]]
; CHECK-NEXT:     [DA: Div] i32 [[VP3]] = phi  [ i32 [[VP_ADD]], [[BB6]] ],  [ i32 [[VP_ADD_PHI]], [[BB2]] ]
; CHECK-NEXT:     [DA: Div] i32 [[VP_OUTER_IV_NEXT]] = add i32 [[VP_OUTER_IV]] i32 [[VP2]]
; CHECK-NEXT:     [DA: Div] i1 [[VP5:%.*]] = icmp ult i32 [[VP_OUTER_IV_NEXT]] i32 [[VP_NORM_UB]]
; CHECK-NEXT:     [DA: Uni] i1 [[VP6:%.*]] = all-zero-check i1 [[VP5]]
; CHECK-NEXT:     [DA: Uni] br i1 [[VP6]], [[BB7:BB[0-9]+]], [[BB2]]
; CHECK-EMPTY:
; CHECK-NEXT:    [[BB7]]: # preds: new_latch
; CHECK-NEXT:     [DA: Uni] i32 [[VP7:%.*]] = reduction-final{u_add} i32 [[VP3]]
; CHECK-NEXT:     [DA: Uni] i32 [[VP8:%.*]] = induction-final{add} i32 0 i32 1
; CHECK-NEXT:     [DA: Uni] br [[BB8:BB[0-9]+]]
; CHECK-EMPTY:
; CHECK-NEXT:    [[BB8]]: # preds: [[BB7]]
; CHECK-NEXT:     [DA: Uni] br <External Block>
; CHECK-EMPTY:
; CHECK-NEXT:  External Uses:
; CHECK-NEXT:  Id: 0     [[LCSSA_ADD_PHI_10:%.*]] = phi i32 [ [[ADD0:%.*]], [[OUTER_LATCH0:%.*]] ] i32 [[VP7]] -> i32 [[ADD0]]
; CHECK-EMPTY:
; CHECK-NEXT:  Id: 1   no underlying for i32 [[VP8]]
;
entry:
  br label %preheader

preheader:
  %0 = call token @llvm.directive.region.entry() [ "DIR.OMP.SIMD"() ]
  br label %outer.header

outer.header:
  %outer.iv = phi i32 [ 0, %preheader ], [ %outer.iv.next, %outer.latch ]
  %add.phi = phi i32 [ 0, %preheader ], [ %add, %outer.latch ]
  %add = add nsw i32 %add.phi, 2
  br label %inner.header

inner.header:
  %inner.iv = phi i32 [ 0, %outer.header ], [ %inner.iv.next, %inner.latch ]
  br label %inner.latch

inner.latch:
  %inner.iv.next = add nsw i32 %inner.iv, 1
  %inner.bottom.test = icmp eq i32 %inner.iv.next, %inner.tc
  br i1 %inner.bottom.test, label %outer.latch, label %inner.header

outer.latch:
  %outer.iv.next = add nsw i32 %outer.iv, 1
  %outer.bottom.test = icmp eq i32 %outer.iv.next, %outer.tc
  br i1 %outer.bottom.test, label %loopexit, label %outer.header

loopexit:
  %lcssa.add.phi.1 = phi i32 [ %add, %outer.latch ]
  %add.final = add nsw i32 %lcssa.add.phi.1, 1
  br label %bb1

bb1:
  call void @llvm.directive.region.exit(token %0) [ "DIR.OMP.END.SIMD"() ]
  br label %exit

exit:
  ret void
}

declare token @llvm.directive.region.entry() nounwind
declare void @llvm.directive.region.exit(token) nounwind
