#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Tue Jun  8 14:41:00 2021
# Process ID: 13068
# Current directory: C:/Users/rasmu/Documents/ExperimentalPhysics/FPGA_track_lab/project_1/project_1.runs/synth_1
# Command line: vivado.exe -log Tetris.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Tetris.tcl
# Log file: C:/Users/rasmu/Documents/ExperimentalPhysics/FPGA_track_lab/project_1/project_1.runs/synth_1/Tetris.vds
# Journal file: C:/Users/rasmu/Documents/ExperimentalPhysics/FPGA_track_lab/project_1/project_1.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source Tetris.tcl -notrace
Command: synth_design -top Tetris -part xc7a35ticpg236-1L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: [Device 21-403] Loading part xc7a35ticpg236-1L
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 4432
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1007.672 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Tetris' [C:/Users/rasmu/Documents/ExperimentalPhysics/FPGA_track_lab/Main_project/Tetris.vhd:31]
WARNING: [Synth 8-614] signal 'H_counter_value' is read in the process but is not in the sensitivity list [C:/Users/rasmu/Documents/ExperimentalPhysics/FPGA_track_lab/Main_project/Tetris.vhd:89]
WARNING: [Synth 8-614] signal 'V_counter_value' is read in the process but is not in the sensitivity list [C:/Users/rasmu/Documents/ExperimentalPhysics/FPGA_track_lab/Main_project/Tetris.vhd:89]
WARNING: [Synth 8-614] signal 't_map' is read in the process but is not in the sensitivity list [C:/Users/rasmu/Documents/ExperimentalPhysics/FPGA_track_lab/Main_project/Tetris.vhd:89]
WARNING: [Synth 8-614] signal 'Piece_x' is read in the process but is not in the sensitivity list [C:/Users/rasmu/Documents/ExperimentalPhysics/FPGA_track_lab/Main_project/Tetris.vhd:89]
WARNING: [Synth 8-614] signal 'Piece_y' is read in the process but is not in the sensitivity list [C:/Users/rasmu/Documents/ExperimentalPhysics/FPGA_track_lab/Main_project/Tetris.vhd:89]
WARNING: [Synth 8-614] signal 'Piece_id' is read in the process but is not in the sensitivity list [C:/Users/rasmu/Documents/ExperimentalPhysics/FPGA_track_lab/Main_project/Tetris.vhd:89]
WARNING: [Synth 8-614] signal 'Piece_rot' is read in the process but is not in the sensitivity list [C:/Users/rasmu/Documents/ExperimentalPhysics/FPGA_track_lab/Main_project/Tetris.vhd:89]
INFO: [Synth 8-256] done synthesizing module 'Tetris' (1#1) [C:/Users/rasmu/Documents/ExperimentalPhysics/FPGA_track_lab/Main_project/Tetris.vhd:31]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1007.672 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1007.672 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1007.672 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.093 . Memory (MB): peak = 1007.672 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/rasmu/Documents/ExperimentalPhysics/FPGA_track_lab/Main_project/Tetris.xdc]
Finished Parsing XDC File [C:/Users/rasmu/Documents/ExperimentalPhysics/FPGA_track_lab/Main_project/Tetris.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/rasmu/Documents/ExperimentalPhysics/FPGA_track_lab/Main_project/Tetris.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Tetris_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Tetris_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1043.613 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 1043.613 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1043.613 ; gain = 35.941
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35ticpg236-1L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1043.613 ; gain = 35.941
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1043.613 ; gain = 35.941
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1043.613 ; gain = 35.941
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 18    
	   3 Input   32 Bit       Adders := 2     
	   2 Input   31 Bit       Adders := 2     
	   2 Input   22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 8     
	               11 Bit    Registers := 20    
	                1 Bit    Registers := 10    
+---Multipliers : 
	               4x32  Multipliers := 2     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 30    
	   2 Input   31 Bit        Muxes := 2     
	   2 Input   22 Bit        Muxes := 2     
	   2 Input   11 Bit        Muxes := 2947  
	   7 Input    9 Bit        Muxes := 11    
	  10 Input    9 Bit        Muxes := 1     
	   4 Input    9 Bit        Muxes := 2     
	   2 Input    5 Bit        Muxes := 4     
	   3 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 566   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:03:43 ; elapsed = 00:03:44 . Memory (MB): peak = 1219.016 ; gain = 211.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:03:49 ; elapsed = 00:03:50 . Memory (MB): peak = 1219.016 ; gain = 211.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:05:46 ; elapsed = 00:05:47 . Memory (MB): peak = 1635.000 ; gain = 627.328
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:05:51 ; elapsed = 00:05:52 . Memory (MB): peak = 1635.000 ; gain = 627.328
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:05:55 ; elapsed = 00:05:56 . Memory (MB): peak = 1635.000 ; gain = 627.328
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:05:55 ; elapsed = 00:05:56 . Memory (MB): peak = 1635.000 ; gain = 627.328
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:05:55 ; elapsed = 00:05:57 . Memory (MB): peak = 1635.000 ; gain = 627.328
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:05:55 ; elapsed = 00:05:57 . Memory (MB): peak = 1635.000 ; gain = 627.328
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:05:55 ; elapsed = 00:05:57 . Memory (MB): peak = 1635.000 ; gain = 627.328
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:05:55 ; elapsed = 00:05:57 . Memory (MB): peak = 1635.000 ; gain = 627.328
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |   649|
|3     |LUT1   |   174|
|4     |LUT2   |  3013|
|5     |LUT3   |   552|
|6     |LUT4   |   429|
|7     |LUT5   |  1297|
|8     |LUT6   |  2252|
|9     |MUXF7  |    54|
|10    |MUXF8  |     6|
|11    |FDRE   |   519|
|12    |IBUF   |     6|
|13    |OBUF   |    14|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:05:55 ; elapsed = 00:05:57 . Memory (MB): peak = 1635.000 ; gain = 627.328
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:05:44 ; elapsed = 00:05:54 . Memory (MB): peak = 1635.000 ; gain = 591.387
Synthesis Optimization Complete : Time (s): cpu = 00:05:56 ; elapsed = 00:05:57 . Memory (MB): peak = 1635.000 ; gain = 627.328
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.091 . Memory (MB): peak = 1635.000 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 709 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'Tetris' is not ideal for floorplanning, since the cellview 'Tetris' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1635.000 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
17 Infos, 8 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:06:03 ; elapsed = 00:06:05 . Memory (MB): peak = 1635.000 ; gain = 627.328
INFO: [Common 17-1381] The checkpoint 'C:/Users/rasmu/Documents/ExperimentalPhysics/FPGA_track_lab/project_1/project_1.runs/synth_1/Tetris.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Tetris_utilization_synth.rpt -pb Tetris_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Jun  8 14:47:09 2021...
