GowinSynthesis start
Running parser ...
Analyzing Verilog file 'C:\Users\Panagiotis\Documents\GitHub\RiscY\riscy25k\src\bus.v'
Analyzing included file 'C:\Users\Panagiotis\Documents\GitHub\RiscY\riscy25k\src\config.vh'("C:\Users\Panagiotis\Documents\GitHub\RiscY\riscy25k\src\bus.v":1)
Back to file 'C:\Users\Panagiotis\Documents\GitHub\RiscY\riscy25k\src\bus.v'("C:\Users\Panagiotis\Documents\GitHub\RiscY\riscy25k\src\bus.v":1)
WARN  (EX3012) : Empty statement in sequential block("C:\Users\Panagiotis\Documents\GitHub\RiscY\riscy25k\src\bus.v":48)
Analyzing Verilog file 'C:\Users\Panagiotis\Documents\GitHub\RiscY\riscy25k\src\buttonModule.v'
WARN  (EX3792) : Literal value 'hFFFFFF truncated to fit in 22 bits("C:\Users\Panagiotis\Documents\GitHub\RiscY\riscy25k\src\buttonModule.v":52)
Analyzing Verilog file 'C:\Users\Panagiotis\Documents\GitHub\RiscY\riscy25k\src\config.vh'
Analyzing Verilog file 'C:\Users\Panagiotis\Documents\GitHub\RiscY\riscy25k\src\constants.vh'
Analyzing Verilog file 'C:\Users\Panagiotis\Documents\GitHub\RiscY\riscy25k\src\cpu\ALUCPU.v'
Analyzing included file 'C:\Users\Panagiotis\Documents\GitHub\RiscY\riscy25k\src\constants.vh'("C:\Users\Panagiotis\Documents\GitHub\RiscY\riscy25k\src\cpu\ALUCPU.v":1)
Back to file 'C:\Users\Panagiotis\Documents\GitHub\RiscY\riscy25k\src\cpu\ALUCPU.v'("C:\Users\Panagiotis\Documents\GitHub\RiscY\riscy25k\src\cpu\ALUCPU.v":1)
Analyzing included file 'C:\Users\Panagiotis\Documents\GitHub\RiscY\riscy25k\src\config.vh'("C:\Users\Panagiotis\Documents\GitHub\RiscY\riscy25k\src\cpu\ALUCPU.v":2)
Back to file 'C:\Users\Panagiotis\Documents\GitHub\RiscY\riscy25k\src\cpu\ALUCPU.v'("C:\Users\Panagiotis\Documents\GitHub\RiscY\riscy25k\src\cpu\ALUCPU.v":2)
Analyzing Verilog file 'C:\Users\Panagiotis\Documents\GitHub\RiscY\riscy25k\src\cpu\RegFile.v'
Analyzing included file 'C:\Users\Panagiotis\Documents\GitHub\RiscY\riscy25k\src\constants.vh'("C:\Users\Panagiotis\Documents\GitHub\RiscY\riscy25k\src\cpu\RegFile.v":1)
Back to file 'C:\Users\Panagiotis\Documents\GitHub\RiscY\riscy25k\src\cpu\RegFile.v'("C:\Users\Panagiotis\Documents\GitHub\RiscY\riscy25k\src\cpu\RegFile.v":1)
Analyzing included file 'C:\Users\Panagiotis\Documents\GitHub\RiscY\riscy25k\src\config.vh'("C:\Users\Panagiotis\Documents\GitHub\RiscY\riscy25k\src\cpu\RegFile.v":2)
Back to file 'C:\Users\Panagiotis\Documents\GitHub\RiscY\riscy25k\src\cpu\RegFile.v'("C:\Users\Panagiotis\Documents\GitHub\RiscY\riscy25k\src\cpu\RegFile.v":2)
Analyzing Verilog file 'C:\Users\Panagiotis\Documents\GitHub\RiscY\riscy25k\src\cpu\SignExtendSelector.v'
Analyzing included file 'C:\Users\Panagiotis\Documents\GitHub\RiscY\riscy25k\src\constants.vh'("C:\Users\Panagiotis\Documents\GitHub\RiscY\riscy25k\src\cpu\SignExtendSelector.v":1)
Back to file 'C:\Users\Panagiotis\Documents\GitHub\RiscY\riscy25k\src\cpu\SignExtendSelector.v'("C:\Users\Panagiotis\Documents\GitHub\RiscY\riscy25k\src\cpu\SignExtendSelector.v":1)
Analyzing included file 'C:\Users\Panagiotis\Documents\GitHub\RiscY\riscy25k\src\config.vh'("C:\Users\Panagiotis\Documents\GitHub\RiscY\riscy25k\src\cpu\SignExtendSelector.v":2)
Back to file 'C:\Users\Panagiotis\Documents\GitHub\RiscY\riscy25k\src\cpu\SignExtendSelector.v'("C:\Users\Panagiotis\Documents\GitHub\RiscY\riscy25k\src\cpu\SignExtendSelector.v":2)
Analyzing Verilog file 'C:\Users\Panagiotis\Documents\GitHub\RiscY\riscy25k\src\cpu\control_alu.v'
Analyzing included file 'C:\Users\Panagiotis\Documents\GitHub\RiscY\riscy25k\src\constants.vh'("C:\Users\Panagiotis\Documents\GitHub\RiscY\riscy25k\src\cpu\control_alu.v":1)
Back to file 'C:\Users\Panagiotis\Documents\GitHub\RiscY\riscy25k\src\cpu\control_alu.v'("C:\Users\Panagiotis\Documents\GitHub\RiscY\riscy25k\src\cpu\control_alu.v":1)
Analyzing included file 'C:\Users\Panagiotis\Documents\GitHub\RiscY\riscy25k\src\config.vh'("C:\Users\Panagiotis\Documents\GitHub\RiscY\riscy25k\src\cpu\control_alu.v":2)
Back to file 'C:\Users\Panagiotis\Documents\GitHub\RiscY\riscy25k\src\cpu\control_alu.v'("C:\Users\Panagiotis\Documents\GitHub\RiscY\riscy25k\src\cpu\control_alu.v":2)
Analyzing Verilog file 'C:\Users\Panagiotis\Documents\GitHub\RiscY\riscy25k\src\cpu\control_branch.v'
Analyzing included file 'C:\Users\Panagiotis\Documents\GitHub\RiscY\riscy25k\src\constants.vh'("C:\Users\Panagiotis\Documents\GitHub\RiscY\riscy25k\src\cpu\control_branch.v":1)
Back to file 'C:\Users\Panagiotis\Documents\GitHub\RiscY\riscy25k\src\cpu\control_branch.v'("C:\Users\Panagiotis\Documents\GitHub\RiscY\riscy25k\src\cpu\control_branch.v":1)
Analyzing included file 'C:\Users\Panagiotis\Documents\GitHub\RiscY\riscy25k\src\config.vh'("C:\Users\Panagiotis\Documents\GitHub\RiscY\riscy25k\src\cpu\control_branch.v":2)
Back to file 'C:\Users\Panagiotis\Documents\GitHub\RiscY\riscy25k\src\cpu\control_branch.v'("C:\Users\Panagiotis\Documents\GitHub\RiscY\riscy25k\src\cpu\control_branch.v":2)
Analyzing Verilog file 'C:\Users\Panagiotis\Documents\GitHub\RiscY\riscy25k\src\cpu\control_bypass_ex.v'
Analyzing included file 'C:\Users\Panagiotis\Documents\GitHub\RiscY\riscy25k\src\constants.vh'("C:\Users\Panagiotis\Documents\GitHub\RiscY\riscy25k\src\cpu\control_bypass_ex.v":1)
Back to file 'C:\Users\Panagiotis\Documents\GitHub\RiscY\riscy25k\src\cpu\control_bypass_ex.v'("C:\Users\Panagiotis\Documents\GitHub\RiscY\riscy25k\src\cpu\control_bypass_ex.v":1)
Analyzing included file 'C:\Users\Panagiotis\Documents\GitHub\RiscY\riscy25k\src\config.vh'("C:\Users\Panagiotis\Documents\GitHub\RiscY\riscy25k\src\cpu\control_bypass_ex.v":2)
Back to file 'C:\Users\Panagiotis\Documents\GitHub\RiscY\riscy25k\src\cpu\control_bypass_ex.v'("C:\Users\Panagiotis\Documents\GitHub\RiscY\riscy25k\src\cpu\control_bypass_ex.v":2)
Analyzing Verilog file 'C:\Users\Panagiotis\Documents\GitHub\RiscY\riscy25k\src\cpu\control_main.v'
Analyzing included file 'C:\Users\Panagiotis\Documents\GitHub\RiscY\riscy25k\src\constants.vh'("C:\Users\Panagiotis\Documents\GitHub\RiscY\riscy25k\src\cpu\control_main.v":1)
Back to file 'C:\Users\Panagiotis\Documents\GitHub\RiscY\riscy25k\src\cpu\control_main.v'("C:\Users\Panagiotis\Documents\GitHub\RiscY\riscy25k\src\cpu\control_main.v":1)
Analyzing included file 'C:\Users\Panagiotis\Documents\GitHub\RiscY\riscy25k\src\config.vh'("C:\Users\Panagiotis\Documents\GitHub\RiscY\riscy25k\src\cpu\control_main.v":2)
Back to file 'C:\Users\Panagiotis\Documents\GitHub\RiscY\riscy25k\src\cpu\control_main.v'("C:\Users\Panagiotis\Documents\GitHub\RiscY\riscy25k\src\cpu\control_main.v":2)
Analyzing Verilog file 'C:\Users\Panagiotis\Documents\GitHub\RiscY\riscy25k\src\cpu\control_stall_id.v'
Analyzing included file 'C:\Users\Panagiotis\Documents\GitHub\RiscY\riscy25k\src\constants.vh'("C:\Users\Panagiotis\Documents\GitHub\RiscY\riscy25k\src\cpu\control_stall_id.v":1)
Back to file 'C:\Users\Panagiotis\Documents\GitHub\RiscY\riscy25k\src\cpu\control_stall_id.v'("C:\Users\Panagiotis\Documents\GitHub\RiscY\riscy25k\src\cpu\control_stall_id.v":1)
Analyzing included file 'C:\Users\Panagiotis\Documents\GitHub\RiscY\riscy25k\src\config.vh'("C:\Users\Panagiotis\Documents\GitHub\RiscY\riscy25k\src\cpu\control_stall_id.v":2)
Back to file 'C:\Users\Panagiotis\Documents\GitHub\RiscY\riscy25k\src\cpu\control_stall_id.v'("C:\Users\Panagiotis\Documents\GitHub\RiscY\riscy25k\src\cpu\control_stall_id.v":2)
Analyzing Verilog file 'C:\Users\Panagiotis\Documents\GitHub\RiscY\riscy25k\src\cpu\cpu.v'
Analyzing included file 'C:\Users\Panagiotis\Documents\GitHub\RiscY\riscy25k\src\constants.vh'("C:\Users\Panagiotis\Documents\GitHub\RiscY\riscy25k\src\cpu\cpu.v":1)
Back to file 'C:\Users\Panagiotis\Documents\GitHub\RiscY\riscy25k\src\cpu\cpu.v'("C:\Users\Panagiotis\Documents\GitHub\RiscY\riscy25k\src\cpu\cpu.v":1)
Analyzing included file 'C:\Users\Panagiotis\Documents\GitHub\RiscY\riscy25k\src\config.vh'("C:\Users\Panagiotis\Documents\GitHub\RiscY\riscy25k\src\cpu\cpu.v":2)
Back to file 'C:\Users\Panagiotis\Documents\GitHub\RiscY\riscy25k\src\cpu\cpu.v'("C:\Users\Panagiotis\Documents\GitHub\RiscY\riscy25k\src\cpu\cpu.v":2)
Undeclared symbol 'instr', assumed default net type 'wire'("C:\Users\Panagiotis\Documents\GitHub\RiscY\riscy25k\src\cpu\cpu.v":23)
Undeclared symbol 'DMemOut', assumed default net type 'wire'("C:\Users\Panagiotis\Documents\GitHub\RiscY\riscy25k\src\cpu\cpu.v":28)
WARN  (EX3638) : 'instr' is already implicitly declared on line 23("C:\Users\Panagiotis\Documents\GitHub\RiscY\riscy25k\src\cpu\cpu.v":45)
WARN  (EX3638) : 'DMemOut' is already implicitly declared on line 28("C:\Users\Panagiotis\Documents\GitHub\RiscY\riscy25k\src\cpu\cpu.v":73)
Analyzing Verilog file 'C:\Users\Panagiotis\Documents\GitHub\RiscY\riscy25k\src\cpu\mem_read_selector.v'
Analyzing included file 'C:\Users\Panagiotis\Documents\GitHub\RiscY\riscy25k\src\constants.vh'("C:\Users\Panagiotis\Documents\GitHub\RiscY\riscy25k\src\cpu\mem_read_selector.v":1)
Back to file 'C:\Users\Panagiotis\Documents\GitHub\RiscY\riscy25k\src\cpu\mem_read_selector.v'("C:\Users\Panagiotis\Documents\GitHub\RiscY\riscy25k\src\cpu\mem_read_selector.v":1)
Analyzing included file 'C:\Users\Panagiotis\Documents\GitHub\RiscY\riscy25k\src\config.vh'("C:\Users\Panagiotis\Documents\GitHub\RiscY\riscy25k\src\cpu\mem_read_selector.v":2)
Back to file 'C:\Users\Panagiotis\Documents\GitHub\RiscY\riscy25k\src\cpu\mem_read_selector.v'("C:\Users\Panagiotis\Documents\GitHub\RiscY\riscy25k\src\cpu\mem_read_selector.v":2)
Analyzing Verilog file 'C:\Users\Panagiotis\Documents\GitHub\RiscY\riscy25k\src\cpu\mem_write_selector.v'
Analyzing included file 'C:\Users\Panagiotis\Documents\GitHub\RiscY\riscy25k\src\constants.vh'("C:\Users\Panagiotis\Documents\GitHub\RiscY\riscy25k\src\cpu\mem_write_selector.v":1)
Back to file 'C:\Users\Panagiotis\Documents\GitHub\RiscY\riscy25k\src\cpu\mem_write_selector.v'("C:\Users\Panagiotis\Documents\GitHub\RiscY\riscy25k\src\cpu\mem_write_selector.v":1)
Analyzing included file 'C:\Users\Panagiotis\Documents\GitHub\RiscY\riscy25k\src\config.vh'("C:\Users\Panagiotis\Documents\GitHub\RiscY\riscy25k\src\cpu\mem_write_selector.v":2)
Back to file 'C:\Users\Panagiotis\Documents\GitHub\RiscY\riscy25k\src\cpu\mem_write_selector.v'("C:\Users\Panagiotis\Documents\GitHub\RiscY\riscy25k\src\cpu\mem_write_selector.v":2)
Analyzing Verilog file 'C:\Users\Panagiotis\Documents\GitHub\RiscY\riscy25k\src\cpu\signExtend.v'
Analyzing included file 'C:\Users\Panagiotis\Documents\GitHub\RiscY\riscy25k\src\constants.vh'("C:\Users\Panagiotis\Documents\GitHub\RiscY\riscy25k\src\cpu\signExtend.v":1)
Back to file 'C:\Users\Panagiotis\Documents\GitHub\RiscY\riscy25k\src\cpu\signExtend.v'("C:\Users\Panagiotis\Documents\GitHub\RiscY\riscy25k\src\cpu\signExtend.v":1)
Analyzing included file 'C:\Users\Panagiotis\Documents\GitHub\RiscY\riscy25k\src\config.vh'("C:\Users\Panagiotis\Documents\GitHub\RiscY\riscy25k\src\cpu\signExtend.v":2)
Back to file 'C:\Users\Panagiotis\Documents\GitHub\RiscY\riscy25k\src\cpu\signExtend.v'("C:\Users\Panagiotis\Documents\GitHub\RiscY\riscy25k\src\cpu\signExtend.v":2)
Analyzing Verilog file 'C:\Users\Panagiotis\Documents\GitHub\RiscY\riscy25k\src\i2c.v'
Analyzing Verilog file 'C:\Users\Panagiotis\Documents\GitHub\RiscY\riscy25k\src\i2capi.v'
Analyzing Verilog file 'C:\Users\Panagiotis\Documents\GitHub\RiscY\riscy25k\src\memory.v'
Analyzing included file 'C:\Users\Panagiotis\Documents\GitHub\RiscY\riscy25k\src\config.vh'("C:\Users\Panagiotis\Documents\GitHub\RiscY\riscy25k\src\memory.v":1)
Back to file 'C:\Users\Panagiotis\Documents\GitHub\RiscY\riscy25k\src\memory.v'("C:\Users\Panagiotis\Documents\GitHub\RiscY\riscy25k\src\memory.v":1)
Analyzing Verilog file 'C:\Users\Panagiotis\Documents\GitHub\RiscY\riscy25k\src\screen.v'
Analyzing Verilog file 'C:\Users\Panagiotis\Documents\GitHub\RiscY\riscy25k\src\seven_segment.v'
Analyzing Verilog file 'C:\Users\Panagiotis\Documents\GitHub\RiscY\riscy25k\src\soc.v'
Analyzing included file 'C:\Users\Panagiotis\Documents\GitHub\RiscY\riscy25k\src\config.vh'("C:\Users\Panagiotis\Documents\GitHub\RiscY\riscy25k\src\soc.v":1)
Back to file 'C:\Users\Panagiotis\Documents\GitHub\RiscY\riscy25k\src\soc.v'("C:\Users\Panagiotis\Documents\GitHub\RiscY\riscy25k\src\soc.v":1)
Undeclared symbol 'memReady', assumed default net type 'wire'("C:\Users\Panagiotis\Documents\GitHub\RiscY\riscy25k\src\soc.v":55)
Undeclared symbol 'btn_out', assumed default net type 'wire'("C:\Users\Panagiotis\Documents\GitHub\RiscY\riscy25k\src\soc.v":68)
Undeclared symbol 'btn_ren', assumed default net type 'wire'("C:\Users\Panagiotis\Documents\GitHub\RiscY\riscy25k\src\soc.v":74)
WARN  (EX3638) : 'memReady' is already implicitly declared on line 55("C:\Users\Panagiotis\Documents\GitHub\RiscY\riscy25k\src\soc.v":77)
WARN  (EX3638) : 'btn_ren' is already implicitly declared on line 74("C:\Users\Panagiotis\Documents\GitHub\RiscY\riscy25k\src\soc.v":90)
WARN  (EX3638) : 'btn_out' is already implicitly declared on line 68("C:\Users\Panagiotis\Documents\GitHub\RiscY\riscy25k\src\soc.v":91)
WARN  (EX3792) : Literal value 'hFFFFFF truncated to fit in 22 bits("C:\Users\Panagiotis\Documents\GitHub\RiscY\riscy25k\src\soc.v":175)
Analyzing Verilog file 'C:\Users\Panagiotis\Documents\GitHub\RiscY\riscy25k\src\soctb.v'
Analyzing Verilog file 'C:\Users\Panagiotis\Documents\GitHub\RiscY\riscy25k\src\textEngine.v'
Undeclared symbol 'charOutput', assumed default net type 'wire'("C:\Users\Panagiotis\Documents\GitHub\RiscY\riscy25k\src\textEngine.v":55)
WARN  (EX3638) : 'charOutput' is already implicitly declared on line 55("C:\Users\Panagiotis\Documents\GitHub\RiscY\riscy25k\src\textEngine.v":61)
Compiling module 'top'("C:\Users\Panagiotis\Documents\GitHub\RiscY\riscy25k\src\soc.v":3)
Extracting RAM for identifier 'fontMem'("C:\Users\Panagiotis\Documents\GitHub\RiscY\riscy25k\src\soc.v":22)
WARN  (EX3780) : Using initial value of 'selectedChar' since it is never assigned("C:\Users\Panagiotis\Documents\GitHub\RiscY\riscy25k\src\soc.v":23)
WARN  (EX3780) : Using initial value of 'clk_btn' since it is never assigned("C:\Users\Panagiotis\Documents\GitHub\RiscY\riscy25k\src\soc.v":31)
Compiling module 'cpu'("C:\Users\Panagiotis\Documents\GitHub\RiscY\riscy25k\src\cpu\cpu.v":9)
Compiling module 'signExtend'("C:\Users\Panagiotis\Documents\GitHub\RiscY\riscy25k\src\cpu\signExtend.v":4)
Compiling module 'RegFile'("C:\Users\Panagiotis\Documents\GitHub\RiscY\riscy25k\src\cpu\RegFile.v":7)
Compiling module 'SignExtendSelector'("C:\Users\Panagiotis\Documents\GitHub\RiscY\riscy25k\src\cpu\SignExtendSelector.v":4)
Compiling module 'control_alu'("C:\Users\Panagiotis\Documents\GitHub\RiscY\riscy25k\src\cpu\control_alu.v":5)
Compiling module 'control_main'("C:\Users\Panagiotis\Documents\GitHub\RiscY\riscy25k\src\cpu\control_main.v":5)
Compiling module 'control_stall_id'("C:\Users\Panagiotis\Documents\GitHub\RiscY\riscy25k\src\cpu\control_stall_id.v":6)
Compiling module 'ALUCPU'("C:\Users\Panagiotis\Documents\GitHub\RiscY\riscy25k\src\cpu\ALUCPU.v":4)
Compiling module 'control_bypass_ex'("C:\Users\Panagiotis\Documents\GitHub\RiscY\riscy25k\src\cpu\control_bypass_ex.v":5)
Compiling module 'mem_write_selector'("C:\Users\Panagiotis\Documents\GitHub\RiscY\riscy25k\src\cpu\mem_write_selector.v":4)
Compiling module 'control_branch'("C:\Users\Panagiotis\Documents\GitHub\RiscY\riscy25k\src\cpu\control_branch.v":4)
Compiling module 'mem_read_selector'("C:\Users\Panagiotis\Documents\GitHub\RiscY\riscy25k\src\cpu\mem_read_selector.v":4)
Compiling module 'bus'("C:\Users\Panagiotis\Documents\GitHub\RiscY\riscy25k\src\bus.v":3)
Compiling module 'memory'("C:\Users\Panagiotis\Documents\GitHub\RiscY\riscy25k\src\memory.v":3)
Extracting RAM for identifier 'instr_mem'("C:\Users\Panagiotis\Documents\GitHub\RiscY\riscy25k\src\memory.v":16)
Extracting RAM for identifier 'data_mem'("C:\Users\Panagiotis\Documents\GitHub\RiscY\riscy25k\src\memory.v":17)
WARN  (EX3791) : Expression size 6 truncated to fit in target size 5("C:\Users\Panagiotis\Documents\GitHub\RiscY\riscy25k\src\memory.v":88)
Compiling module 'buttonModule'("C:\Users\Panagiotis\Documents\GitHub\RiscY\riscy25k\src\buttonModule.v":1)
WARN  (EX3791) : Expression size 23 truncated to fit in target size 22("C:\Users\Panagiotis\Documents\GitHub\RiscY\riscy25k\src\buttonModule.v":46)
Compiling module 'textEngine'("C:\Users\Panagiotis\Documents\GitHub\RiscY\riscy25k\src\textEngine.v":1)
Extracting RAM for identifier 'fontBuffer'("C:\Users\Panagiotis\Documents\GitHub\RiscY\riscy25k\src\textEngine.v":57)
WARN  (EX3791) : Expression size 25 truncated to fit in target size 24("C:\Users\Panagiotis\Documents\GitHub\RiscY\riscy25k\src\textEngine.v":126)
Compiling module 'screen'("C:\Users\Panagiotis\Documents\GitHub\RiscY\riscy25k\src\screen.v":2)
WARN  (EX3791) : Expression size 11 truncated to fit in target size 10("C:\Users\Panagiotis\Documents\GitHub\RiscY\riscy25k\src\screen.v":23)
Compiling module 'i2c'("C:\Users\Panagiotis\Documents\GitHub\RiscY\riscy25k\src\i2c.v":2)
WARN  (EX3791) : Expression size 8 truncated to fit in target size 7("C:\Users\Panagiotis\Documents\GitHub\RiscY\riscy25k\src\i2c.v":42)
WARN  (EX3791) : Expression size 8 truncated to fit in target size 7("C:\Users\Panagiotis\Documents\GitHub\RiscY\riscy25k\src\i2c.v":56)
WARN  (EX3791) : Expression size 8 truncated to fit in target size 7("C:\Users\Panagiotis\Documents\GitHub\RiscY\riscy25k\src\i2c.v":70)
WARN  (EX3791) : Expression size 4 truncated to fit in target size 3("C:\Users\Panagiotis\Documents\GitHub\RiscY\riscy25k\src\i2c.v":78)
WARN  (EX3791) : Expression size 8 truncated to fit in target size 7("C:\Users\Panagiotis\Documents\GitHub\RiscY\riscy25k\src\i2c.v":89)
WARN  (EX3791) : Expression size 8 truncated to fit in target size 7("C:\Users\Panagiotis\Documents\GitHub\RiscY\riscy25k\src\i2c.v":100)
WARN  (EX3791) : Expression size 4 truncated to fit in target size 3("C:\Users\Panagiotis\Documents\GitHub\RiscY\riscy25k\src\i2c.v":107)
WARN  (EX3791) : Expression size 8 truncated to fit in target size 7("C:\Users\Panagiotis\Documents\GitHub\RiscY\riscy25k\src\i2c.v":117)
Compiling module 'i2c_api'("C:\Users\Panagiotis\Documents\GitHub\RiscY\riscy25k\src\i2capi.v":1)
WARN  (EX3791) : Expression size 12 truncated to fit in target size 11("C:\Users\Panagiotis\Documents\GitHub\RiscY\riscy25k\src\screen.v":229)
WARN  (EX3791) : Expression size 26 truncated to fit in target size 25("C:\Users\Panagiotis\Documents\GitHub\RiscY\riscy25k\src\screen.v":248)
WARN  (EX3791) : Expression size 25 truncated to fit in target size 24("C:\Users\Panagiotis\Documents\GitHub\RiscY\riscy25k\src\soc.v":137)
WARN  (EX3791) : Expression size 24 truncated to fit in target size 23("C:\Users\Panagiotis\Documents\GitHub\RiscY\riscy25k\src\soc.v":169)
NOTE  (EX0101) : Current top module is "top"
[5%] Running netlist conversion ...
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
WARN  (AG0100) : Find logical loop signal : "PC_OLD[31]"("C:\Users\Panagiotis\Documents\GitHub\RiscY\riscy25k\src\cpu\cpu.v":112)
WARN  (AG0100) : Find logical loop signal : "PC_OLD[31]"("C:\Users\Panagiotis\Documents\GitHub\RiscY\riscy25k\src\cpu\cpu.v":112)
WARN  (AG0100) : Find logical loop signal : "PC_OLD[31]"("C:\Users\Panagiotis\Documents\GitHub\RiscY\riscy25k\src\cpu\cpu.v":112)
WARN  (AG0101) : The netlist is not one directed acyclic graph
WARN  (AG0100) : Find logical loop signal : "PC_OLD[30]"("C:\Users\Panagiotis\Documents\GitHub\RiscY\riscy25k\src\cpu\cpu.v":112)
WARN  (AG0100) : Find logical loop signal : "PC_OLD[30]"("C:\Users\Panagiotis\Documents\GitHub\RiscY\riscy25k\src\cpu\cpu.v":112)
WARN  (AG0100) : Find logical loop signal : "PC_OLD[30]"("C:\Users\Panagiotis\Documents\GitHub\RiscY\riscy25k\src\cpu\cpu.v":112)
WARN  (AG0101) : The netlist is not one directed acyclic graph
WARN  (AG0100) : Find logical loop signal : "PC_OLD[29]"("C:\Users\Panagiotis\Documents\GitHub\RiscY\riscy25k\src\cpu\cpu.v":112)
WARN  (AG0100) : Find logical loop signal : "PC_OLD[29]"("C:\Users\Panagiotis\Documents\GitHub\RiscY\riscy25k\src\cpu\cpu.v":112)
WARN  (AG0100) : Find logical loop signal : "PC_OLD[29]"("C:\Users\Panagiotis\Documents\GitHub\RiscY\riscy25k\src\cpu\cpu.v":112)
WARN  (AG0101) : The netlist is not one directed acyclic graph
WARN  (AG0100) : Find logical loop signal : "PC_OLD[28]"("C:\Users\Panagiotis\Documents\GitHub\RiscY\riscy25k\src\cpu\cpu.v":112)
WARN  (AG0100) : Find logical loop signal : "PC_OLD[28]"("C:\Users\Panagiotis\Documents\GitHub\RiscY\riscy25k\src\cpu\cpu.v":112)
WARN  (AG0100) : Find logical loop signal : "PC_OLD[28]"("C:\Users\Panagiotis\Documents\GitHub\RiscY\riscy25k\src\cpu\cpu.v":112)
WARN  (AG0101) : The netlist is not one directed acyclic graph
WARN  (AG0100) : Find logical loop signal : "PC_OLD[27]"("C:\Users\Panagiotis\Documents\GitHub\RiscY\riscy25k\src\cpu\cpu.v":112)
WARN  (AG0100) : Find logical loop signal : "PC_OLD[27]"("C:\Users\Panagiotis\Documents\GitHub\RiscY\riscy25k\src\cpu\cpu.v":112)
WARN  (AG0100) : Find logical loop signal : "PC_OLD[27]"("C:\Users\Panagiotis\Documents\GitHub\RiscY\riscy25k\src\cpu\cpu.v":112)
WARN  (AG0101) : The netlist is not one directed acyclic graph
WARN  (AG0100) : Find logical loop signal : "PC_OLD[26]"("C:\Users\Panagiotis\Documents\GitHub\RiscY\riscy25k\src\cpu\cpu.v":112)
WARN  (AG0100) : Find logical loop signal : "PC_OLD[26]"("C:\Users\Panagiotis\Documents\GitHub\RiscY\riscy25k\src\cpu\cpu.v":112)
WARN  (AG0100) : Find logical loop signal : "PC_OLD[26]"("C:\Users\Panagiotis\Documents\GitHub\RiscY\riscy25k\src\cpu\cpu.v":112)
WARN  (AG0101) : The netlist is not one directed acyclic graph
WARN  (AG0100) : Find logical loop signal : "PC_OLD[25]"("C:\Users\Panagiotis\Documents\GitHub\RiscY\riscy25k\src\cpu\cpu.v":112)
WARN  (AG0100) : Find logical loop signal : "PC_OLD[25]"("C:\Users\Panagiotis\Documents\GitHub\RiscY\riscy25k\src\cpu\cpu.v":112)
WARN  (AG0100) : Find logical loop signal : "PC_OLD[25]"("C:\Users\Panagiotis\Documents\GitHub\RiscY\riscy25k\src\cpu\cpu.v":112)
WARN  (AG0101) : The netlist is not one directed acyclic graph
WARN  (AG0100) : Find logical loop signal : "PC_OLD[24]"("C:\Users\Panagiotis\Documents\GitHub\RiscY\riscy25k\src\cpu\cpu.v":112)
WARN  (AG0100) : Find logical loop signal : "PC_OLD[24]"("C:\Users\Panagiotis\Documents\GitHub\RiscY\riscy25k\src\cpu\cpu.v":112)
WARN  (AG0100) : Find logical loop signal : "PC_OLD[24]"("C:\Users\Panagiotis\Documents\GitHub\RiscY\riscy25k\src\cpu\cpu.v":112)
WARN  (AG0101) : The netlist is not one directed acyclic graph
WARN  (AG0100) : Find logical loop signal : "PC_OLD[23]"("C:\Users\Panagiotis\Documents\GitHub\RiscY\riscy25k\src\cpu\cpu.v":112)
WARN  (AG0100) : Find logical loop signal : "PC_OLD[23]"("C:\Users\Panagiotis\Documents\GitHub\RiscY\riscy25k\src\cpu\cpu.v":112)
WARN  (AG0100) : Find logical loop signal : "PC_OLD[23]"("C:\Users\Panagiotis\Documents\GitHub\RiscY\riscy25k\src\cpu\cpu.v":112)
WARN  (AG0101) : The netlist is not one directed acyclic graph
WARN  (AG0100) : Find logical loop signal : "PC_OLD[22]"("C:\Users\Panagiotis\Documents\GitHub\RiscY\riscy25k\src\cpu\cpu.v":112)
WARN  (AG0100) : Find logical loop signal : "PC_OLD[22]"("C:\Users\Panagiotis\Documents\GitHub\RiscY\riscy25k\src\cpu\cpu.v":112)
WARN  (AG0100) : Find logical loop signal : "PC_OLD[22]"("C:\Users\Panagiotis\Documents\GitHub\RiscY\riscy25k\src\cpu\cpu.v":112)
WARN  (AG0101) : The netlist is not one directed acyclic graph
WARN  (AG0100) : Find logical loop signal : "PC_OLD[21]"("C:\Users\Panagiotis\Documents\GitHub\RiscY\riscy25k\src\cpu\cpu.v":112)
WARN  (AG0100) : Find logical loop signal : "PC_OLD[21]"("C:\Users\Panagiotis\Documents\GitHub\RiscY\riscy25k\src\cpu\cpu.v":112)
WARN  (AG0100) : Find logical loop signal : "PC_OLD[21]"("C:\Users\Panagiotis\Documents\GitHub\RiscY\riscy25k\src\cpu\cpu.v":112)
WARN  (AG0101) : The netlist is not one directed acyclic graph
WARN  (AG0100) : Find logical loop signal : "PC_OLD[20]"("C:\Users\Panagiotis\Documents\GitHub\RiscY\riscy25k\src\cpu\cpu.v":112)
WARN  (AG0100) : Find logical loop signal : "PC_OLD[20]"("C:\Users\Panagiotis\Documents\GitHub\RiscY\riscy25k\src\cpu\cpu.v":112)
WARN  (AG0100) : Find logical loop signal : "PC_OLD[20]"("C:\Users\Panagiotis\Documents\GitHub\RiscY\riscy25k\src\cpu\cpu.v":112)
WARN  (AG0101) : The netlist is not one directed acyclic graph
WARN  (AG0100) : Find logical loop signal : "PC_OLD[19]"("C:\Users\Panagiotis\Documents\GitHub\RiscY\riscy25k\src\cpu\cpu.v":112)
WARN  (AG0100) : Find logical loop signal : "PC_OLD[19]"("C:\Users\Panagiotis\Documents\GitHub\RiscY\riscy25k\src\cpu\cpu.v":112)
WARN  (AG0100) : Find logical loop signal : "PC_OLD[19]"("C:\Users\Panagiotis\Documents\GitHub\RiscY\riscy25k\src\cpu\cpu.v":112)
WARN  (AG0101) : The netlist is not one directed acyclic graph
WARN  (AG0100) : Find logical loop signal : "PC_OLD[18]"("C:\Users\Panagiotis\Documents\GitHub\RiscY\riscy25k\src\cpu\cpu.v":112)
WARN  (AG0100) : Find logical loop signal : "PC_OLD[18]"("C:\Users\Panagiotis\Documents\GitHub\RiscY\riscy25k\src\cpu\cpu.v":112)
WARN  (AG0100) : Find logical loop signal : "PC_OLD[18]"("C:\Users\Panagiotis\Documents\GitHub\RiscY\riscy25k\src\cpu\cpu.v":112)
WARN  (AG0101) : The netlist is not one directed acyclic graph
WARN  (AG0100) : Find logical loop signal : "PC_OLD[17]"("C:\Users\Panagiotis\Documents\GitHub\RiscY\riscy25k\src\cpu\cpu.v":112)
WARN  (AG0100) : Find logical loop signal : "PC_OLD[17]"("C:\Users\Panagiotis\Documents\GitHub\RiscY\riscy25k\src\cpu\cpu.v":112)
WARN  (AG0100) : Find logical loop signal : "PC_OLD[17]"("C:\Users\Panagiotis\Documents\GitHub\RiscY\riscy25k\src\cpu\cpu.v":112)
WARN  (AG0101) : The netlist is not one directed acyclic graph
WARN  (AG0100) : Find logical loop signal : "PC_OLD[16]"("C:\Users\Panagiotis\Documents\GitHub\RiscY\riscy25k\src\cpu\cpu.v":112)
WARN  (AG0100) : Find logical loop signal : "PC_OLD[16]"("C:\Users\Panagiotis\Documents\GitHub\RiscY\riscy25k\src\cpu\cpu.v":112)
WARN  (AG0100) : Find logical loop signal : "PC_OLD[16]"("C:\Users\Panagiotis\Documents\GitHub\RiscY\riscy25k\src\cpu\cpu.v":112)
WARN  (AG0101) : The netlist is not one directed acyclic graph
WARN  (AG0100) : Find logical loop signal : "PC_OLD[15]"("C:\Users\Panagiotis\Documents\GitHub\RiscY\riscy25k\src\cpu\cpu.v":112)
WARN  (AG0100) : Find logical loop signal : "PC_OLD[15]"("C:\Users\Panagiotis\Documents\GitHub\RiscY\riscy25k\src\cpu\cpu.v":112)
WARN  (AG0100) : Find logical loop signal : "PC_OLD[15]"("C:\Users\Panagiotis\Documents\GitHub\RiscY\riscy25k\src\cpu\cpu.v":112)
WARN  (AG0101) : The netlist is not one directed acyclic graph
WARN  (AG0100) : Find logical loop signal : "PC_OLD[14]"("C:\Users\Panagiotis\Documents\GitHub\RiscY\riscy25k\src\cpu\cpu.v":112)
WARN  (AG0100) : Find logical loop signal : "PC_OLD[14]"("C:\Users\Panagiotis\Documents\GitHub\RiscY\riscy25k\src\cpu\cpu.v":112)
WARN  (AG0100) : Find logical loop signal : "PC_OLD[14]"("C:\Users\Panagiotis\Documents\GitHub\RiscY\riscy25k\src\cpu\cpu.v":112)
WARN  (AG0101) : The netlist is not one directed acyclic graph
WARN  (AG0100) : Find logical loop signal : "PC_OLD[13]"("C:\Users\Panagiotis\Documents\GitHub\RiscY\riscy25k\src\cpu\cpu.v":112)
WARN  (AG0100) : Find logical loop signal : "PC_OLD[13]"("C:\Users\Panagiotis\Documents\GitHub\RiscY\riscy25k\src\cpu\cpu.v":112)
WARN  (AG0100) : Find logical loop signal : "PC_OLD[13]"("C:\Users\Panagiotis\Documents\GitHub\RiscY\riscy25k\src\cpu\cpu.v":112)
WARN  (AG0101) : The netlist is not one directed acyclic graph
WARN  (AG0100) : Find logical loop signal : "PC_OLD[12]"("C:\Users\Panagiotis\Documents\GitHub\RiscY\riscy25k\src\cpu\cpu.v":112)
WARN  (AG0100) : Find logical loop signal : "PC_OLD[12]"("C:\Users\Panagiotis\Documents\GitHub\RiscY\riscy25k\src\cpu\cpu.v":112)
WARN  (AG0100) : Find logical loop signal : "PC_OLD[12]"("C:\Users\Panagiotis\Documents\GitHub\RiscY\riscy25k\src\cpu\cpu.v":112)
WARN  (AG0101) : The netlist is not one directed acyclic graph
WARN  (AG0100) : Find logical loop signal : "PC_OLD[11]"("C:\Users\Panagiotis\Documents\GitHub\RiscY\riscy25k\src\cpu\cpu.v":112)
WARN  (AG0100) : Find logical loop signal : "PC_OLD[11]"("C:\Users\Panagiotis\Documents\GitHub\RiscY\riscy25k\src\cpu\cpu.v":112)
WARN  (AG0100) : Find logical loop signal : "PC_OLD[11]"("C:\Users\Panagiotis\Documents\GitHub\RiscY\riscy25k\src\cpu\cpu.v":112)
WARN  (AG0101) : The netlist is not one directed acyclic graph
WARN  (AG0100) : Find logical loop signal : "PC_OLD[10]"("C:\Users\Panagiotis\Documents\GitHub\RiscY\riscy25k\src\cpu\cpu.v":112)
WARN  (AG0100) : Find logical loop signal : "PC_OLD[10]"("C:\Users\Panagiotis\Documents\GitHub\RiscY\riscy25k\src\cpu\cpu.v":112)
WARN  (AG0100) : Find logical loop signal : "PC_OLD[10]"("C:\Users\Panagiotis\Documents\GitHub\RiscY\riscy25k\src\cpu\cpu.v":112)
WARN  (AG0101) : The netlist is not one directed acyclic graph
WARN  (AG0100) : Find logical loop signal : "PC_OLD[9]"("C:\Users\Panagiotis\Documents\GitHub\RiscY\riscy25k\src\cpu\cpu.v":112)
WARN  (AG0100) : Find logical loop signal : "PC_OLD[9]"("C:\Users\Panagiotis\Documents\GitHub\RiscY\riscy25k\src\cpu\cpu.v":112)
WARN  (AG0100) : Find logical loop signal : "PC_OLD[9]"("C:\Users\Panagiotis\Documents\GitHub\RiscY\riscy25k\src\cpu\cpu.v":112)
WARN  (AG0101) : The netlist is not one directed acyclic graph
WARN  (AG0100) : Find logical loop signal : "PC_OLD[8]"("C:\Users\Panagiotis\Documents\GitHub\RiscY\riscy25k\src\cpu\cpu.v":112)
WARN  (AG0100) : Find logical loop signal : "PC_OLD[8]"("C:\Users\Panagiotis\Documents\GitHub\RiscY\riscy25k\src\cpu\cpu.v":112)
WARN  (AG0100) : Find logical loop signal : "PC_OLD[8]"("C:\Users\Panagiotis\Documents\GitHub\RiscY\riscy25k\src\cpu\cpu.v":112)
WARN  (AG0101) : The netlist is not one directed acyclic graph
WARN  (AG0100) : Find logical loop signal : "PC_OLD[7]"("C:\Users\Panagiotis\Documents\GitHub\RiscY\riscy25k\src\cpu\cpu.v":112)
WARN  (AG0100) : Find logical loop signal : "PC_OLD[7]"("C:\Users\Panagiotis\Documents\GitHub\RiscY\riscy25k\src\cpu\cpu.v":112)
WARN  (AG0100) : Find logical loop signal : "PC_OLD[7]"("C:\Users\Panagiotis\Documents\GitHub\RiscY\riscy25k\src\cpu\cpu.v":112)
WARN  (AG0101) : The netlist is not one directed acyclic graph
WARN  (AG0100) : Find logical loop signal : "PC_OLD[6]"("C:\Users\Panagiotis\Documents\GitHub\RiscY\riscy25k\src\cpu\cpu.v":112)
WARN  (AG0100) : Find logical loop signal : "PC_OLD[6]"("C:\Users\Panagiotis\Documents\GitHub\RiscY\riscy25k\src\cpu\cpu.v":112)
WARN  (AG0100) : Find logical loop signal : "PC_OLD[6]"("C:\Users\Panagiotis\Documents\GitHub\RiscY\riscy25k\src\cpu\cpu.v":112)
WARN  (AG0101) : The netlist is not one directed acyclic graph
WARN  (AG0100) : Find logical loop signal : "PC_OLD[5]"("C:\Users\Panagiotis\Documents\GitHub\RiscY\riscy25k\src\cpu\cpu.v":112)
WARN  (AG0100) : Find logical loop signal : "PC_OLD[5]"("C:\Users\Panagiotis\Documents\GitHub\RiscY\riscy25k\src\cpu\cpu.v":112)
WARN  (AG0100) : Find logical loop signal : "PC_OLD[5]"("C:\Users\Panagiotis\Documents\GitHub\RiscY\riscy25k\src\cpu\cpu.v":112)
WARN  (AG0101) : The netlist is not one directed acyclic graph
WARN  (AG0100) : Find logical loop signal : "PC_OLD[4]"("C:\Users\Panagiotis\Documents\GitHub\RiscY\riscy25k\src\cpu\cpu.v":112)
WARN  (AG0100) : Find logical loop signal : "PC_OLD[4]"("C:\Users\Panagiotis\Documents\GitHub\RiscY\riscy25k\src\cpu\cpu.v":112)
WARN  (AG0100) : Find logical loop signal : "PC_OLD[4]"("C:\Users\Panagiotis\Documents\GitHub\RiscY\riscy25k\src\cpu\cpu.v":112)
WARN  (AG0101) : The netlist is not one directed acyclic graph
WARN  (AG0100) : Find logical loop signal : "PC_OLD[3]"("C:\Users\Panagiotis\Documents\GitHub\RiscY\riscy25k\src\cpu\cpu.v":112)
WARN  (AG0100) : Find logical loop signal : "PC_OLD[3]"("C:\Users\Panagiotis\Documents\GitHub\RiscY\riscy25k\src\cpu\cpu.v":112)
WARN  (AG0100) : Find logical loop signal : "PC_OLD[3]"("C:\Users\Panagiotis\Documents\GitHub\RiscY\riscy25k\src\cpu\cpu.v":112)
WARN  (AG0101) : The netlist is not one directed acyclic graph
WARN  (AG0100) : Find logical loop signal : "PC_OLD[2]"("C:\Users\Panagiotis\Documents\GitHub\RiscY\riscy25k\src\cpu\cpu.v":112)
WARN  (AG0100) : Find logical loop signal : "PC_OLD[2]"("C:\Users\Panagiotis\Documents\GitHub\RiscY\riscy25k\src\cpu\cpu.v":112)
WARN  (AG0100) : Find logical loop signal : "PC_OLD[2]"("C:\Users\Panagiotis\Documents\GitHub\RiscY\riscy25k\src\cpu\cpu.v":112)
WARN  (AG0101) : The netlist is not one directed acyclic graph
WARN  (AG0100) : Find logical loop signal : "PC_OLD[1]"("C:\Users\Panagiotis\Documents\GitHub\RiscY\riscy25k\src\cpu\cpu.v":112)
WARN  (AG0100) : Find logical loop signal : "PC_OLD[1]"("C:\Users\Panagiotis\Documents\GitHub\RiscY\riscy25k\src\cpu\cpu.v":112)
WARN  (AG0100) : Find logical loop signal : "PC_OLD[1]"("C:\Users\Panagiotis\Documents\GitHub\RiscY\riscy25k\src\cpu\cpu.v":112)
WARN  (AG0101) : The netlist is not one directed acyclic graph
WARN  (AG0100) : Find logical loop signal : "PC_OLD[0]"("C:\Users\Panagiotis\Documents\GitHub\RiscY\riscy25k\src\cpu\cpu.v":112)
WARN  (AG0100) : Find logical loop signal : "PC_OLD[0]"("C:\Users\Panagiotis\Documents\GitHub\RiscY\riscy25k\src\cpu\cpu.v":112)
WARN  (AG0100) : Find logical loop signal : "PC_OLD[0]"("C:\Users\Panagiotis\Documents\GitHub\RiscY\riscy25k\src\cpu\cpu.v":112)
WARN  (AG0101) : The netlist is not one directed acyclic graph
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
WARN  (NL0002) : The module "control_alu" instantiated to "control_alu" is swept in optimizing("C:\Users\Panagiotis\Documents\GitHub\RiscY\riscy25k\src\cpu\cpu.v":224)
WARN  (NL0002) : The module "control_branch" instantiated to "control_branch" is swept in optimizing("C:\Users\Panagiotis\Documents\GitHub\RiscY\riscy25k\src\cpu\cpu.v":481)
WARN  (NL0002) : The module "control_main" instantiated to "control_main" is swept in optimizing("C:\Users\Panagiotis\Documents\GitHub\RiscY\riscy25k\src\cpu\cpu.v":315)
WARN  (NL0002) : The module "mem_read_selector" instantiated to "mem_read_selector" is swept in optimizing("C:\Users\Panagiotis\Documents\GitHub\RiscY\riscy25k\src\cpu\cpu.v":491)
WARN  (NL0002) : The module "signExtend" instantiated to "signExtendUnit" is swept in optimizing("C:\Users\Panagiotis\Documents\GitHub\RiscY\riscy25k\src\cpu\cpu.v":193)
[95%] Generate netlist file "C:\Users\Panagiotis\Documents\GitHub\RiscY\riscy25k\impl\gwsynthesis\riscy25k.vg" completed
[100%] Generate report file "C:\Users\Panagiotis\Documents\GitHub\RiscY\riscy25k\impl\gwsynthesis\riscy25k_syn.rpt.html" completed
GowinSynthesis finish
