// Seed: 2169848411
module module_0;
  tri id_2, id_3;
  assign id_2 = id_1;
  assign id_1 = -1;
endmodule
module module_1 (
    output uwire id_0,
    input  wor   id_1
);
  assign id_0 = -1;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  uwire id_3 = -1;
endmodule
module module_2 (
    input wand id_0,
    input tri1 id_1,
    id_4,
    input tri1 id_2
);
  wor  id_5;
  wire id_6;
  always id_5 = -1;
  module_0 modCall_1 ();
  assign modCall_1.id_3 = 0;
  assign id_4 = 1'b0;
  parameter id_7 = -1 >= -1;
  assign id_5 = 1;
  tri0 id_8, id_9 = id_1;
  assign id_7 = 1;
  wire id_10 id_11;
endmodule
