Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Mon Feb 12 18:26:10 2018
| Host         : Pranav running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file voting_machine_fpga_timing_summary_routed.rpt -rpx voting_machine_fpga_timing_summary_routed.rpx -warn_on_violation
| Design       : voting_machine_fpga
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 3 register/latch pins with no clock driven by root clock pin: CLK/clk_5KHz_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 3 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.059        0.000                      0                   33        0.249        0.000                      0                   33        4.500        0.000                       0                    34  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.059        0.000                      0                   33        0.249        0.000                      0                   33        4.500        0.000                       0                    34  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.059ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.249ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.059ns  (required time - arrival time)
  Source:                 CLK/count2_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK/count2_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.946ns  (logic 2.247ns (45.431%)  route 2.699ns (54.569%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.720     5.323    CLK/CLK
    SLICE_X3Y85          FDRE                                         r  CLK/count2_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDRE (Prop_fdre_C_Q)         0.456     5.779 r  CLK/count2_reg[11]/Q
                         net (fo=2, routed)           0.841     6.620    CLK/count2[11]
    SLICE_X2Y84          LUT4 (Prop_lut4_I2_O)        0.124     6.744 r  CLK/count20_carry_i_7/O
                         net (fo=1, routed)           0.806     7.549    CLK/count20_carry_i_7_n_0
    SLICE_X2Y87          LUT5 (Prop_lut5_I4_O)        0.124     7.673 r  CLK/count20_carry_i_3/O
                         net (fo=6, routed)           1.052     8.726    CLK/count20_carry_i_3_n_0
    SLICE_X3Y83          LUT5 (Prop_lut5_I2_O)        0.124     8.850 r  CLK/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     8.850    CLK/count2_0[4]
    SLICE_X3Y83          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.251 r  CLK/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     9.251    CLK/count20_carry_n_0
    SLICE_X3Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.365 r  CLK/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.365    CLK/count20_carry__0_n_0
    SLICE_X3Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.479 r  CLK/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.479    CLK/count20_carry__1_n_0
    SLICE_X3Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.593 r  CLK/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.593    CLK/count20_carry__2_n_0
    SLICE_X3Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.707 r  CLK/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.707    CLK/count20_carry__3_n_0
    SLICE_X3Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.821 r  CLK/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.821    CLK/count20_carry__4_n_0
    SLICE_X3Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.935 r  CLK/count20_carry__5/CO[3]
                         net (fo=1, routed)           0.000     9.935    CLK/count20_carry__5_n_0
    SLICE_X3Y90          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.269 r  CLK/count20_carry__6/O[1]
                         net (fo=1, routed)           0.000    10.269    CLK/p_0_in[30]
    SLICE_X3Y90          FDRE                                         r  CLK/count2_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.603    15.026    CLK/CLK
    SLICE_X3Y90          FDRE                                         r  CLK/count2_reg[30]/C
                         clock pessimism              0.275    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X3Y90          FDRE (Setup_fdre_C_D)        0.062    15.327    CLK/count2_reg[30]
  -------------------------------------------------------------------
                         required time                         15.327    
                         arrival time                         -10.269    
  -------------------------------------------------------------------
                         slack                                  5.059    

Slack (MET) :             5.154ns  (required time - arrival time)
  Source:                 CLK/count2_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK/count2_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.851ns  (logic 2.152ns (44.362%)  route 2.699ns (55.638%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.720     5.323    CLK/CLK
    SLICE_X3Y85          FDRE                                         r  CLK/count2_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDRE (Prop_fdre_C_Q)         0.456     5.779 r  CLK/count2_reg[11]/Q
                         net (fo=2, routed)           0.841     6.620    CLK/count2[11]
    SLICE_X2Y84          LUT4 (Prop_lut4_I2_O)        0.124     6.744 r  CLK/count20_carry_i_7/O
                         net (fo=1, routed)           0.806     7.549    CLK/count20_carry_i_7_n_0
    SLICE_X2Y87          LUT5 (Prop_lut5_I4_O)        0.124     7.673 r  CLK/count20_carry_i_3/O
                         net (fo=6, routed)           1.052     8.726    CLK/count20_carry_i_3_n_0
    SLICE_X3Y83          LUT5 (Prop_lut5_I2_O)        0.124     8.850 r  CLK/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     8.850    CLK/count2_0[4]
    SLICE_X3Y83          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.251 r  CLK/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     9.251    CLK/count20_carry_n_0
    SLICE_X3Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.365 r  CLK/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.365    CLK/count20_carry__0_n_0
    SLICE_X3Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.479 r  CLK/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.479    CLK/count20_carry__1_n_0
    SLICE_X3Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.593 r  CLK/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.593    CLK/count20_carry__2_n_0
    SLICE_X3Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.707 r  CLK/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.707    CLK/count20_carry__3_n_0
    SLICE_X3Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.821 r  CLK/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.821    CLK/count20_carry__4_n_0
    SLICE_X3Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.935 r  CLK/count20_carry__5/CO[3]
                         net (fo=1, routed)           0.000     9.935    CLK/count20_carry__5_n_0
    SLICE_X3Y90          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.174 r  CLK/count20_carry__6/O[2]
                         net (fo=1, routed)           0.000    10.174    CLK/p_0_in[31]
    SLICE_X3Y90          FDRE                                         r  CLK/count2_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.603    15.026    CLK/CLK
    SLICE_X3Y90          FDRE                                         r  CLK/count2_reg[31]/C
                         clock pessimism              0.275    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X3Y90          FDRE (Setup_fdre_C_D)        0.062    15.327    CLK/count2_reg[31]
  -------------------------------------------------------------------
                         required time                         15.327    
                         arrival time                         -10.174    
  -------------------------------------------------------------------
                         slack                                  5.154    

Slack (MET) :             5.170ns  (required time - arrival time)
  Source:                 CLK/count2_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK/count2_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.835ns  (logic 2.136ns (44.178%)  route 2.699ns (55.822%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.720     5.323    CLK/CLK
    SLICE_X3Y85          FDRE                                         r  CLK/count2_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDRE (Prop_fdre_C_Q)         0.456     5.779 r  CLK/count2_reg[11]/Q
                         net (fo=2, routed)           0.841     6.620    CLK/count2[11]
    SLICE_X2Y84          LUT4 (Prop_lut4_I2_O)        0.124     6.744 r  CLK/count20_carry_i_7/O
                         net (fo=1, routed)           0.806     7.549    CLK/count20_carry_i_7_n_0
    SLICE_X2Y87          LUT5 (Prop_lut5_I4_O)        0.124     7.673 r  CLK/count20_carry_i_3/O
                         net (fo=6, routed)           1.052     8.726    CLK/count20_carry_i_3_n_0
    SLICE_X3Y83          LUT5 (Prop_lut5_I2_O)        0.124     8.850 r  CLK/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     8.850    CLK/count2_0[4]
    SLICE_X3Y83          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.251 r  CLK/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     9.251    CLK/count20_carry_n_0
    SLICE_X3Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.365 r  CLK/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.365    CLK/count20_carry__0_n_0
    SLICE_X3Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.479 r  CLK/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.479    CLK/count20_carry__1_n_0
    SLICE_X3Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.593 r  CLK/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.593    CLK/count20_carry__2_n_0
    SLICE_X3Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.707 r  CLK/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.707    CLK/count20_carry__3_n_0
    SLICE_X3Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.821 r  CLK/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.821    CLK/count20_carry__4_n_0
    SLICE_X3Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.935 r  CLK/count20_carry__5/CO[3]
                         net (fo=1, routed)           0.000     9.935    CLK/count20_carry__5_n_0
    SLICE_X3Y90          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.158 r  CLK/count20_carry__6/O[0]
                         net (fo=1, routed)           0.000    10.158    CLK/p_0_in[29]
    SLICE_X3Y90          FDRE                                         r  CLK/count2_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.603    15.026    CLK/CLK
    SLICE_X3Y90          FDRE                                         r  CLK/count2_reg[29]/C
                         clock pessimism              0.275    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X3Y90          FDRE (Setup_fdre_C_D)        0.062    15.327    CLK/count2_reg[29]
  -------------------------------------------------------------------
                         required time                         15.327    
                         arrival time                         -10.158    
  -------------------------------------------------------------------
                         slack                                  5.170    

Slack (MET) :             5.173ns  (required time - arrival time)
  Source:                 CLK/count2_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK/count2_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.832ns  (logic 2.133ns (44.143%)  route 2.699ns (55.857%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.720     5.323    CLK/CLK
    SLICE_X3Y85          FDRE                                         r  CLK/count2_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDRE (Prop_fdre_C_Q)         0.456     5.779 r  CLK/count2_reg[11]/Q
                         net (fo=2, routed)           0.841     6.620    CLK/count2[11]
    SLICE_X2Y84          LUT4 (Prop_lut4_I2_O)        0.124     6.744 r  CLK/count20_carry_i_7/O
                         net (fo=1, routed)           0.806     7.549    CLK/count20_carry_i_7_n_0
    SLICE_X2Y87          LUT5 (Prop_lut5_I4_O)        0.124     7.673 r  CLK/count20_carry_i_3/O
                         net (fo=6, routed)           1.052     8.726    CLK/count20_carry_i_3_n_0
    SLICE_X3Y83          LUT5 (Prop_lut5_I2_O)        0.124     8.850 r  CLK/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     8.850    CLK/count2_0[4]
    SLICE_X3Y83          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.251 r  CLK/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     9.251    CLK/count20_carry_n_0
    SLICE_X3Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.365 r  CLK/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.365    CLK/count20_carry__0_n_0
    SLICE_X3Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.479 r  CLK/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.479    CLK/count20_carry__1_n_0
    SLICE_X3Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.593 r  CLK/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.593    CLK/count20_carry__2_n_0
    SLICE_X3Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.707 r  CLK/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.707    CLK/count20_carry__3_n_0
    SLICE_X3Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.821 r  CLK/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.821    CLK/count20_carry__4_n_0
    SLICE_X3Y89          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.155 r  CLK/count20_carry__5/O[1]
                         net (fo=1, routed)           0.000    10.155    CLK/p_0_in[26]
    SLICE_X3Y89          FDRE                                         r  CLK/count2_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.603    15.026    CLK/CLK
    SLICE_X3Y89          FDRE                                         r  CLK/count2_reg[26]/C
                         clock pessimism              0.275    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X3Y89          FDRE (Setup_fdre_C_D)        0.062    15.327    CLK/count2_reg[26]
  -------------------------------------------------------------------
                         required time                         15.327    
                         arrival time                         -10.155    
  -------------------------------------------------------------------
                         slack                                  5.173    

Slack (MET) :             5.194ns  (required time - arrival time)
  Source:                 CLK/count2_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK/count2_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.811ns  (logic 2.112ns (43.900%)  route 2.699ns (56.100%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.720     5.323    CLK/CLK
    SLICE_X3Y85          FDRE                                         r  CLK/count2_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDRE (Prop_fdre_C_Q)         0.456     5.779 r  CLK/count2_reg[11]/Q
                         net (fo=2, routed)           0.841     6.620    CLK/count2[11]
    SLICE_X2Y84          LUT4 (Prop_lut4_I2_O)        0.124     6.744 r  CLK/count20_carry_i_7/O
                         net (fo=1, routed)           0.806     7.549    CLK/count20_carry_i_7_n_0
    SLICE_X2Y87          LUT5 (Prop_lut5_I4_O)        0.124     7.673 r  CLK/count20_carry_i_3/O
                         net (fo=6, routed)           1.052     8.726    CLK/count20_carry_i_3_n_0
    SLICE_X3Y83          LUT5 (Prop_lut5_I2_O)        0.124     8.850 r  CLK/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     8.850    CLK/count2_0[4]
    SLICE_X3Y83          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.251 r  CLK/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     9.251    CLK/count20_carry_n_0
    SLICE_X3Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.365 r  CLK/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.365    CLK/count20_carry__0_n_0
    SLICE_X3Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.479 r  CLK/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.479    CLK/count20_carry__1_n_0
    SLICE_X3Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.593 r  CLK/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.593    CLK/count20_carry__2_n_0
    SLICE_X3Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.707 r  CLK/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.707    CLK/count20_carry__3_n_0
    SLICE_X3Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.821 r  CLK/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.821    CLK/count20_carry__4_n_0
    SLICE_X3Y89          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.134 r  CLK/count20_carry__5/O[3]
                         net (fo=1, routed)           0.000    10.134    CLK/p_0_in[28]
    SLICE_X3Y89          FDRE                                         r  CLK/count2_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.603    15.026    CLK/CLK
    SLICE_X3Y89          FDRE                                         r  CLK/count2_reg[28]/C
                         clock pessimism              0.275    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X3Y89          FDRE (Setup_fdre_C_D)        0.062    15.327    CLK/count2_reg[28]
  -------------------------------------------------------------------
                         required time                         15.327    
                         arrival time                         -10.134    
  -------------------------------------------------------------------
                         slack                                  5.194    

Slack (MET) :             5.268ns  (required time - arrival time)
  Source:                 CLK/count2_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK/count2_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.737ns  (logic 2.038ns (43.023%)  route 2.699ns (56.977%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.720     5.323    CLK/CLK
    SLICE_X3Y85          FDRE                                         r  CLK/count2_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDRE (Prop_fdre_C_Q)         0.456     5.779 r  CLK/count2_reg[11]/Q
                         net (fo=2, routed)           0.841     6.620    CLK/count2[11]
    SLICE_X2Y84          LUT4 (Prop_lut4_I2_O)        0.124     6.744 r  CLK/count20_carry_i_7/O
                         net (fo=1, routed)           0.806     7.549    CLK/count20_carry_i_7_n_0
    SLICE_X2Y87          LUT5 (Prop_lut5_I4_O)        0.124     7.673 r  CLK/count20_carry_i_3/O
                         net (fo=6, routed)           1.052     8.726    CLK/count20_carry_i_3_n_0
    SLICE_X3Y83          LUT5 (Prop_lut5_I2_O)        0.124     8.850 r  CLK/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     8.850    CLK/count2_0[4]
    SLICE_X3Y83          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.251 r  CLK/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     9.251    CLK/count20_carry_n_0
    SLICE_X3Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.365 r  CLK/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.365    CLK/count20_carry__0_n_0
    SLICE_X3Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.479 r  CLK/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.479    CLK/count20_carry__1_n_0
    SLICE_X3Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.593 r  CLK/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.593    CLK/count20_carry__2_n_0
    SLICE_X3Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.707 r  CLK/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.707    CLK/count20_carry__3_n_0
    SLICE_X3Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.821 r  CLK/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.821    CLK/count20_carry__4_n_0
    SLICE_X3Y89          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.060 r  CLK/count20_carry__5/O[2]
                         net (fo=1, routed)           0.000    10.060    CLK/p_0_in[27]
    SLICE_X3Y89          FDRE                                         r  CLK/count2_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.603    15.026    CLK/CLK
    SLICE_X3Y89          FDRE                                         r  CLK/count2_reg[27]/C
                         clock pessimism              0.275    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X3Y89          FDRE (Setup_fdre_C_D)        0.062    15.327    CLK/count2_reg[27]
  -------------------------------------------------------------------
                         required time                         15.327    
                         arrival time                         -10.060    
  -------------------------------------------------------------------
                         slack                                  5.268    

Slack (MET) :             5.284ns  (required time - arrival time)
  Source:                 CLK/count2_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK/count2_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.721ns  (logic 2.022ns (42.830%)  route 2.699ns (57.170%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.720     5.323    CLK/CLK
    SLICE_X3Y85          FDRE                                         r  CLK/count2_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDRE (Prop_fdre_C_Q)         0.456     5.779 r  CLK/count2_reg[11]/Q
                         net (fo=2, routed)           0.841     6.620    CLK/count2[11]
    SLICE_X2Y84          LUT4 (Prop_lut4_I2_O)        0.124     6.744 r  CLK/count20_carry_i_7/O
                         net (fo=1, routed)           0.806     7.549    CLK/count20_carry_i_7_n_0
    SLICE_X2Y87          LUT5 (Prop_lut5_I4_O)        0.124     7.673 r  CLK/count20_carry_i_3/O
                         net (fo=6, routed)           1.052     8.726    CLK/count20_carry_i_3_n_0
    SLICE_X3Y83          LUT5 (Prop_lut5_I2_O)        0.124     8.850 r  CLK/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     8.850    CLK/count2_0[4]
    SLICE_X3Y83          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.251 r  CLK/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     9.251    CLK/count20_carry_n_0
    SLICE_X3Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.365 r  CLK/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.365    CLK/count20_carry__0_n_0
    SLICE_X3Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.479 r  CLK/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.479    CLK/count20_carry__1_n_0
    SLICE_X3Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.593 r  CLK/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.593    CLK/count20_carry__2_n_0
    SLICE_X3Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.707 r  CLK/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.707    CLK/count20_carry__3_n_0
    SLICE_X3Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.821 r  CLK/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.821    CLK/count20_carry__4_n_0
    SLICE_X3Y89          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.044 r  CLK/count20_carry__5/O[0]
                         net (fo=1, routed)           0.000    10.044    CLK/p_0_in[25]
    SLICE_X3Y89          FDRE                                         r  CLK/count2_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.603    15.026    CLK/CLK
    SLICE_X3Y89          FDRE                                         r  CLK/count2_reg[25]/C
                         clock pessimism              0.275    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X3Y89          FDRE (Setup_fdre_C_D)        0.062    15.327    CLK/count2_reg[25]
  -------------------------------------------------------------------
                         required time                         15.327    
                         arrival time                         -10.044    
  -------------------------------------------------------------------
                         slack                                  5.284    

Slack (MET) :             5.286ns  (required time - arrival time)
  Source:                 CLK/count2_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK/count2_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.718ns  (logic 2.019ns (42.794%)  route 2.699ns (57.206%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.720     5.323    CLK/CLK
    SLICE_X3Y85          FDRE                                         r  CLK/count2_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDRE (Prop_fdre_C_Q)         0.456     5.779 r  CLK/count2_reg[11]/Q
                         net (fo=2, routed)           0.841     6.620    CLK/count2[11]
    SLICE_X2Y84          LUT4 (Prop_lut4_I2_O)        0.124     6.744 r  CLK/count20_carry_i_7/O
                         net (fo=1, routed)           0.806     7.549    CLK/count20_carry_i_7_n_0
    SLICE_X2Y87          LUT5 (Prop_lut5_I4_O)        0.124     7.673 r  CLK/count20_carry_i_3/O
                         net (fo=6, routed)           1.052     8.726    CLK/count20_carry_i_3_n_0
    SLICE_X3Y83          LUT5 (Prop_lut5_I2_O)        0.124     8.850 r  CLK/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     8.850    CLK/count2_0[4]
    SLICE_X3Y83          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.251 r  CLK/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     9.251    CLK/count20_carry_n_0
    SLICE_X3Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.365 r  CLK/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.365    CLK/count20_carry__0_n_0
    SLICE_X3Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.479 r  CLK/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.479    CLK/count20_carry__1_n_0
    SLICE_X3Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.593 r  CLK/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.593    CLK/count20_carry__2_n_0
    SLICE_X3Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.707 r  CLK/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.707    CLK/count20_carry__3_n_0
    SLICE_X3Y88          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.041 r  CLK/count20_carry__4/O[1]
                         net (fo=1, routed)           0.000    10.041    CLK/p_0_in[22]
    SLICE_X3Y88          FDRE                                         r  CLK/count2_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.602    15.025    CLK/CLK
    SLICE_X3Y88          FDRE                                         r  CLK/count2_reg[22]/C
                         clock pessimism              0.275    15.300    
                         clock uncertainty           -0.035    15.264    
    SLICE_X3Y88          FDRE (Setup_fdre_C_D)        0.062    15.326    CLK/count2_reg[22]
  -------------------------------------------------------------------
                         required time                         15.326    
                         arrival time                         -10.041    
  -------------------------------------------------------------------
                         slack                                  5.286    

Slack (MET) :             5.307ns  (required time - arrival time)
  Source:                 CLK/count2_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK/count2_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.697ns  (logic 1.998ns (42.538%)  route 2.699ns (57.462%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.720     5.323    CLK/CLK
    SLICE_X3Y85          FDRE                                         r  CLK/count2_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDRE (Prop_fdre_C_Q)         0.456     5.779 r  CLK/count2_reg[11]/Q
                         net (fo=2, routed)           0.841     6.620    CLK/count2[11]
    SLICE_X2Y84          LUT4 (Prop_lut4_I2_O)        0.124     6.744 r  CLK/count20_carry_i_7/O
                         net (fo=1, routed)           0.806     7.549    CLK/count20_carry_i_7_n_0
    SLICE_X2Y87          LUT5 (Prop_lut5_I4_O)        0.124     7.673 r  CLK/count20_carry_i_3/O
                         net (fo=6, routed)           1.052     8.726    CLK/count20_carry_i_3_n_0
    SLICE_X3Y83          LUT5 (Prop_lut5_I2_O)        0.124     8.850 r  CLK/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     8.850    CLK/count2_0[4]
    SLICE_X3Y83          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.251 r  CLK/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     9.251    CLK/count20_carry_n_0
    SLICE_X3Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.365 r  CLK/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.365    CLK/count20_carry__0_n_0
    SLICE_X3Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.479 r  CLK/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.479    CLK/count20_carry__1_n_0
    SLICE_X3Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.593 r  CLK/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.593    CLK/count20_carry__2_n_0
    SLICE_X3Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.707 r  CLK/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.707    CLK/count20_carry__3_n_0
    SLICE_X3Y88          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.020 r  CLK/count20_carry__4/O[3]
                         net (fo=1, routed)           0.000    10.020    CLK/p_0_in[24]
    SLICE_X3Y88          FDRE                                         r  CLK/count2_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.602    15.025    CLK/CLK
    SLICE_X3Y88          FDRE                                         r  CLK/count2_reg[24]/C
                         clock pessimism              0.275    15.300    
                         clock uncertainty           -0.035    15.264    
    SLICE_X3Y88          FDRE (Setup_fdre_C_D)        0.062    15.326    CLK/count2_reg[24]
  -------------------------------------------------------------------
                         required time                         15.326    
                         arrival time                         -10.020    
  -------------------------------------------------------------------
                         slack                                  5.307    

Slack (MET) :             5.381ns  (required time - arrival time)
  Source:                 CLK/count2_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK/count2_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.623ns  (logic 1.924ns (41.618%)  route 2.699ns (58.382%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.720     5.323    CLK/CLK
    SLICE_X3Y85          FDRE                                         r  CLK/count2_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDRE (Prop_fdre_C_Q)         0.456     5.779 r  CLK/count2_reg[11]/Q
                         net (fo=2, routed)           0.841     6.620    CLK/count2[11]
    SLICE_X2Y84          LUT4 (Prop_lut4_I2_O)        0.124     6.744 r  CLK/count20_carry_i_7/O
                         net (fo=1, routed)           0.806     7.549    CLK/count20_carry_i_7_n_0
    SLICE_X2Y87          LUT5 (Prop_lut5_I4_O)        0.124     7.673 r  CLK/count20_carry_i_3/O
                         net (fo=6, routed)           1.052     8.726    CLK/count20_carry_i_3_n_0
    SLICE_X3Y83          LUT5 (Prop_lut5_I2_O)        0.124     8.850 r  CLK/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     8.850    CLK/count2_0[4]
    SLICE_X3Y83          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.251 r  CLK/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     9.251    CLK/count20_carry_n_0
    SLICE_X3Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.365 r  CLK/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.365    CLK/count20_carry__0_n_0
    SLICE_X3Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.479 r  CLK/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.479    CLK/count20_carry__1_n_0
    SLICE_X3Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.593 r  CLK/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.593    CLK/count20_carry__2_n_0
    SLICE_X3Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.707 r  CLK/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.707    CLK/count20_carry__3_n_0
    SLICE_X3Y88          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.946 r  CLK/count20_carry__4/O[2]
                         net (fo=1, routed)           0.000     9.946    CLK/p_0_in[23]
    SLICE_X3Y88          FDRE                                         r  CLK/count2_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.602    15.025    CLK/CLK
    SLICE_X3Y88          FDRE                                         r  CLK/count2_reg[23]/C
                         clock pessimism              0.275    15.300    
                         clock uncertainty           -0.035    15.264    
    SLICE_X3Y88          FDRE (Setup_fdre_C_D)        0.062    15.326    CLK/count2_reg[23]
  -------------------------------------------------------------------
                         required time                         15.326    
                         arrival time                          -9.946    
  -------------------------------------------------------------------
                         slack                                  5.381    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 CLK/count2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK/count2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.207ns (54.155%)  route 0.175ns (45.845%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.600     1.519    CLK/CLK
    SLICE_X2Y84          FDRE                                         r  CLK/count2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y84          FDRE (Prop_fdre_C_Q)         0.164     1.683 f  CLK/count2_reg[0]/Q
                         net (fo=3, routed)           0.175     1.859    CLK/count2[0]
    SLICE_X2Y84          LUT1 (Prop_lut1_I0_O)        0.043     1.902 r  CLK/count2[0]_i_1/O
                         net (fo=1, routed)           0.000     1.902    CLK/p_0_in[0]
    SLICE_X2Y84          FDRE                                         r  CLK/count2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.871     2.036    CLK/CLK
    SLICE_X2Y84          FDRE                                         r  CLK/count2_reg[0]/C
                         clock pessimism             -0.516     1.519    
    SLICE_X2Y84          FDRE (Hold_fdre_C_D)         0.133     1.652    CLK/count2_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.652    
                         arrival time                           1.902    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 CLK/count2_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK/count2_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.601     1.520    CLK/CLK
    SLICE_X3Y87          FDRE                                         r  CLK/count2_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y87          FDRE (Prop_fdre_C_Q)         0.141     1.661 r  CLK/count2_reg[20]/Q
                         net (fo=2, routed)           0.117     1.779    CLK/count2[20]
    SLICE_X3Y87          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.887 r  CLK/count20_carry__3/O[3]
                         net (fo=1, routed)           0.000     1.887    CLK/p_0_in[20]
    SLICE_X3Y87          FDRE                                         r  CLK/count2_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.873     2.038    CLK/CLK
    SLICE_X3Y87          FDRE                                         r  CLK/count2_reg[20]/C
                         clock pessimism             -0.517     1.520    
    SLICE_X3Y87          FDRE (Hold_fdre_C_D)         0.105     1.625    CLK/count2_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 CLK/count2_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK/count2_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.829%)  route 0.118ns (32.171%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.602     1.521    CLK/CLK
    SLICE_X3Y88          FDRE                                         r  CLK/count2_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  CLK/count2_reg[24]/Q
                         net (fo=2, routed)           0.118     1.780    CLK/count2[24]
    SLICE_X3Y88          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.888 r  CLK/count20_carry__4/O[3]
                         net (fo=1, routed)           0.000     1.888    CLK/p_0_in[24]
    SLICE_X3Y88          FDRE                                         r  CLK/count2_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.875     2.040    CLK/CLK
    SLICE_X3Y88          FDRE                                         r  CLK/count2_reg[24]/C
                         clock pessimism             -0.518     1.521    
    SLICE_X3Y88          FDRE (Hold_fdre_C_D)         0.105     1.626    CLK/count2_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 CLK/clk_5KHz_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK/clk_5KHz_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.600     1.519    CLK/CLK
    SLICE_X2Y85          FDRE                                         r  CLK/clk_5KHz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y85          FDRE (Prop_fdre_C_Q)         0.164     1.683 r  CLK/clk_5KHz_reg/Q
                         net (fo=4, routed)           0.175     1.859    CLK/clk
    SLICE_X2Y85          LUT5 (Prop_lut5_I4_O)        0.045     1.904 r  CLK/clk_5KHz_i_1/O
                         net (fo=1, routed)           0.000     1.904    CLK/clk_5KHz_i_1_n_0
    SLICE_X2Y85          FDRE                                         r  CLK/clk_5KHz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.872     2.037    CLK/CLK
    SLICE_X2Y85          FDRE                                         r  CLK/clk_5KHz_reg/C
                         clock pessimism             -0.517     1.519    
    SLICE_X2Y85          FDRE (Hold_fdre_C_D)         0.120     1.639    CLK/clk_5KHz_reg
  -------------------------------------------------------------------
                         required time                         -1.639    
                         arrival time                           1.904    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 CLK/count2_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK/count2_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.600     1.519    CLK/CLK
    SLICE_X3Y85          FDRE                                         r  CLK/count2_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  CLK/count2_reg[12]/Q
                         net (fo=2, routed)           0.120     1.781    CLK/count2[12]
    SLICE_X3Y85          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.889 r  CLK/count20_carry__1/O[3]
                         net (fo=1, routed)           0.000     1.889    CLK/p_0_in[12]
    SLICE_X3Y85          FDRE                                         r  CLK/count2_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.872     2.037    CLK/CLK
    SLICE_X3Y85          FDRE                                         r  CLK/count2_reg[12]/C
                         clock pessimism             -0.517     1.519    
    SLICE_X3Y85          FDRE (Hold_fdre_C_D)         0.105     1.624    CLK/count2_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 CLK/count2_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK/count2_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.600     1.519    CLK/CLK
    SLICE_X3Y86          FDRE                                         r  CLK/count2_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y86          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  CLK/count2_reg[16]/Q
                         net (fo=2, routed)           0.120     1.781    CLK/count2[16]
    SLICE_X3Y86          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.889 r  CLK/count20_carry__2/O[3]
                         net (fo=1, routed)           0.000     1.889    CLK/p_0_in[16]
    SLICE_X3Y86          FDRE                                         r  CLK/count2_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.872     2.037    CLK/CLK
    SLICE_X3Y86          FDRE                                         r  CLK/count2_reg[16]/C
                         clock pessimism             -0.517     1.519    
    SLICE_X3Y86          FDRE (Hold_fdre_C_D)         0.105     1.624    CLK/count2_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 CLK/count2_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK/count2_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.256ns (68.984%)  route 0.115ns (31.016%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.603     1.522    CLK/CLK
    SLICE_X3Y90          FDRE                                         r  CLK/count2_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y90          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  CLK/count2_reg[29]/Q
                         net (fo=2, routed)           0.115     1.778    CLK/count2[29]
    SLICE_X3Y90          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.893 r  CLK/count20_carry__6/O[0]
                         net (fo=1, routed)           0.000     1.893    CLK/p_0_in[29]
    SLICE_X3Y90          FDRE                                         r  CLK/count2_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.876     2.041    CLK/CLK
    SLICE_X3Y90          FDRE                                         r  CLK/count2_reg[29]/C
                         clock pessimism             -0.518     1.522    
    SLICE_X3Y90          FDRE (Hold_fdre_C_D)         0.105     1.627    CLK/count2_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 CLK/count2_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK/count2_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.249ns (67.019%)  route 0.123ns (32.981%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.602     1.521    CLK/CLK
    SLICE_X3Y89          FDRE                                         r  CLK/count2_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y89          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  CLK/count2_reg[28]/Q
                         net (fo=2, routed)           0.123     1.785    CLK/count2[28]
    SLICE_X3Y89          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.893 r  CLK/count20_carry__5/O[3]
                         net (fo=1, routed)           0.000     1.893    CLK/p_0_in[28]
    SLICE_X3Y89          FDRE                                         r  CLK/count2_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.875     2.040    CLK/CLK
    SLICE_X3Y89          FDRE                                         r  CLK/count2_reg[28]/C
                         clock pessimism             -0.518     1.521    
    SLICE_X3Y89          FDRE (Hold_fdre_C_D)         0.105     1.626    CLK/count2_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 CLK/count2_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK/count2_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.601     1.520    CLK/CLK
    SLICE_X3Y87          FDRE                                         r  CLK/count2_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y87          FDRE (Prop_fdre_C_Q)         0.141     1.661 r  CLK/count2_reg[17]/Q
                         net (fo=2, routed)           0.116     1.778    CLK/count2[17]
    SLICE_X3Y87          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.893 r  CLK/count20_carry__3/O[0]
                         net (fo=1, routed)           0.000     1.893    CLK/p_0_in[17]
    SLICE_X3Y87          FDRE                                         r  CLK/count2_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.873     2.038    CLK/CLK
    SLICE_X3Y87          FDRE                                         r  CLK/count2_reg[17]/C
                         clock pessimism             -0.517     1.520    
    SLICE_X3Y87          FDRE (Hold_fdre_C_D)         0.105     1.625    CLK/count2_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 CLK/count2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK/count2_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.600     1.519    CLK/CLK
    SLICE_X3Y84          FDRE                                         r  CLK/count2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y84          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  CLK/count2_reg[5]/Q
                         net (fo=2, routed)           0.116     1.777    CLK/count2[5]
    SLICE_X3Y84          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.892 r  CLK/count20_carry__0/O[0]
                         net (fo=1, routed)           0.000     1.892    CLK/p_0_in[5]
    SLICE_X3Y84          FDRE                                         r  CLK/count2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.871     2.036    CLK/CLK
    SLICE_X3Y84          FDRE                                         r  CLK/count2_reg[5]/C
                         clock pessimism             -0.516     1.519    
    SLICE_X3Y84          FDRE (Hold_fdre_C_D)         0.105     1.624    CLK/count2_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.267    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100MHz }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk100MHz_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y85     CLK/clk_5KHz_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y84     CLK/count2_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y85     CLK/count2_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y85     CLK/count2_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y85     CLK/count2_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y86     CLK/count2_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y86     CLK/count2_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y86     CLK/count2_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y86     CLK/count2_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y89     CLK/count2_reg[25]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y89     CLK/count2_reg[26]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y89     CLK/count2_reg[27]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y89     CLK/count2_reg[28]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y90     CLK/count2_reg[29]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y90     CLK/count2_reg[30]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y90     CLK/count2_reg[31]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y84     CLK/count2_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y84     CLK/count2_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y84     CLK/count2_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y84     CLK/count2_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y83     CLK/count2_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y83     CLK/count2_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y83     CLK/count2_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y83     CLK/count2_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y84     CLK/count2_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y84     CLK/count2_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y84     CLK/count2_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y84     CLK/count2_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y85     CLK/clk_5KHz_reg/C



