cocci_test_suite() {
	const struct drm_plane_helper_funcs cocci_id/* drivers/gpu/drm/i915/display/intel_atomic_plane.c 405 */;
	int cocci_id/* drivers/gpu/drm/i915/display/intel_atomic_plane.c 391 */;
	struct intel_plane *cocci_id/* drivers/gpu/drm/i915/display/intel_atomic_plane.c 390 */;
	struct intel_plane_state *cocci_id/* drivers/gpu/drm/i915/display/intel_atomic_plane.c 389 */;
	u32 cocci_id/* drivers/gpu/drm/i915/display/intel_atomic_plane.c 388 */;
	struct intel_crtc_state *cocci_id/* drivers/gpu/drm/i915/display/intel_atomic_plane.c 386 */;
	struct intel_atomic_state *cocci_id/* drivers/gpu/drm/i915/display/intel_atomic_plane.c 383 */;
	void cocci_id/* drivers/gpu/drm/i915/display/intel_atomic_plane.c 383 */;
	const struct intel_crtc_state *cocci_id/* drivers/gpu/drm/i915/display/intel_atomic_plane.c 327 */;
	enum plane_id cocci_id/* drivers/gpu/drm/i915/display/intel_atomic_plane.c 279 */;
	unsigned int *cocci_id/* drivers/gpu/drm/i915/display/intel_atomic_plane.c 267 */;
	struct skl_ddb_entry cocci_id/* drivers/gpu/drm/i915/display/intel_atomic_plane.c 265 */[I915_MAX_PLANES];
	const struct intel_plane_state *cocci_id/* drivers/gpu/drm/i915/display/intel_atomic_plane.c 225 */;
	struct intel_crtc *cocci_id/* drivers/gpu/drm/i915/display/intel_atomic_plane.c 224 */;
	const struct drm_framebuffer *cocci_id/* drivers/gpu/drm/i915/display/intel_atomic_plane.c 185 */;
	struct drm_i915_private *cocci_id/* drivers/gpu/drm/i915/display/intel_atomic_plane.c 144 */;
	bool cocci_id/* drivers/gpu/drm/i915/display/intel_atomic_plane.c 141 */;
	unsigned int cocci_id/* drivers/gpu/drm/i915/display/intel_atomic_plane.c 118 */;
	struct drm_plane_state *cocci_id/* drivers/gpu/drm/i915/display/intel_atomic_plane.c 111 */;
	struct drm_plane *cocci_id/* drivers/gpu/drm/i915/display/intel_atomic_plane.c 110 */;
}
