Timing criticalities have been normalized to be non-negative by relaxing the required times to the maximum arrival time.

Largest timing criticality in design: 1.97783
Smallest timing criticality in design: 0
Total timing criticality in design: 68.3587

Range		0.0e+00 to 4.0e-01	4.0e-01 to 7.9e-01	7.9e-01 to 1.2e+00	1.2e+00 to 1.6e+00	1.6e+00 to 2.0e+00	
Timing criticalities in range		6			0			0			30			15			



Net #	Driver_tnode	 to_node	Timing criticality

    0	  472		    0		1.512095
			  544		1.388513
    1	  198		    1		1.880520
			  470		1.623764
    2	  471		    2		1.464321
			  535		1.388513
    3	  289		    3		1.712477
			  191		1.564340
			  559		1.336268
    4	   89		    4		1.821096
			  190		1.873341
			  286		1.977832
    5	  288		    5		1.607986
			  189		1.616586
			  562		1.284022
    6	  386		    6		1.351231
			  467		1.255340
			  541		1.388513
    7	  529		    7		1.210273
			   82		1.262518
			  192		1.262518
			  284		1.262518
			  383		1.314764
			  469		1.210273
    8	    8		  380		1.828274
			  468		1.880520
    9	    9		  532		1.336268
   10	  568		   10		0.000000
			   90		0.000000
			  199		0.000000
			  290		0.000000
			  389		0.000000
			  473		0.000000
   11	  388		   81		1.467028
   12	  526		   83		1.314764
			  194		1.880520
			  285		1.623764
			  379		1.510674
   13	  387		   84		1.977832
			  565		1.336268
   14	  385		   85		1.564340
   15	   86		  381		1.512095
			  556		1.336268
   16	   87		  382		1.564340
			  547		1.388513
   17	   88		  384		1.459849
			  538		1.388513
   18	  287		  193		1.977832
   19	  195		  466		1.873341
   20	  196		  553		1.231777
   21	  197		  550		1.336268