/***************************************************************************
 *     Copyright (c) 1999-2009, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * $brcm_Workfile: $
 * $brcm_Revision: $
 * $brcm_Date: $
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Wed Nov 18 01:19:31 2009
 *                 MD5 Checksum         8e4822e2d8c445f841e653dc06da5e41
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: $
 * 
 ***************************************************************************/

#ifndef BCHP_AUD_DSP_ESR_SO40_H__
#define BCHP_AUD_DSP_ESR_SO40_H__

/***************************************************************************
 *AUD_DSP_ESR_SO40 - Audio DSP Interrupts Status Register (Context4 Soft Interrupts to Host) 0
 ***************************************************************************/
#define BCHP_AUD_DSP_ESR_SO40_INT_STATUS         0x00602b00 /* DSP Core Interrupt Status Register */
#define BCHP_AUD_DSP_ESR_SO40_INT_SET            0x00602b04 /* DSP Core Interrupt Set Register */
#define BCHP_AUD_DSP_ESR_SO40_INT_CLEAR          0x00602b08 /* DSP Core Interrupt Clear Register */
#define BCHP_AUD_DSP_ESR_SO40_MASK_STATUS        0x00602b0c /* DSP Core Interrupt Mask Status Register */
#define BCHP_AUD_DSP_ESR_SO40_MASK_SET           0x00602b10 /* DSP Core Interrupt Mask Set Register */
#define BCHP_AUD_DSP_ESR_SO40_MASK_CLEAR         0x00602b14 /* DSP Core Interrupt Mask Clear Register */

#endif /* #ifndef BCHP_AUD_DSP_ESR_SO40_H__ */

/* End of File */
