DESIGN design_1
PART xc7a50tfgg484-1

CELL mem/ram_reg
  TILE BRAM_L_X6Y15
  CELLTYPE RAMB18E1
  LOC RAMB18_X0Y6
  MEM.PORTA.DATA_BIT_LAYOUT p0_d1
  RTL_RAM_NAME ram
  RAM_EXTENSION_A NONE
  RAM_MODE TDP
  READ_WIDTH_A 2
  READ_WIDTH_B 2
  WRITE_WIDTH_A 2
  WRITE_WIDTH_B 2
  RAM_OFFSET NONE
  BRAM_ADDR_BEGIN 0
  BRAM_ADDR_END 8191
  BRAM_SLICE_BEGIN 0
  BRAM_SLICE_END 0
  RAM_ADDR_BEGIN NONE
  RAM_ADDR_END NONE
  RAM_SLICE_BEGIN NONE
  RAM_SLICE_END NONE
ENDCELL
