<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.3.1"/>
<title>LPCOpen Platform for LPC18XX/43XX microcontrollers: Data Structures</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="driver.png"/></td>
  <td style="padding-left: 0.5em;">
   <div id="projectname">LPCOpen Platform for LPC18XX/43XX microcontrollers
   &#160;<span id="projectnumber">18XX43XX</span>
   </div>
   <div id="projectbrief">LPCOpen Platform for the NXP LPC18XX/43XX family of Microcontrollers</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.3.1 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li class="current"><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li class="current"><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="classes.html"><span>Data&#160;Structure&#160;Index</span></a></li>
      <li><a href="functions.html"><span>Data&#160;Fields</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">Data Structures</div>  </div>
</div><!--header-->
<div class="contents">
<div class="textblock">Here are the data structures with brief descriptions:</div><div class="directory">
<table class="directory">
<tr id="row_0_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="struct_a_d_c___c_l_o_c_k___s_e_t_u_p___t.html" target="_self">ADC_CLOCK_SETUP_T</a></td><td class="desc"></td></tr>
<tr id="row_1_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="struct_a_e_s___a_p_i___t.html" target="_self">AES_API_T</a></td><td class="desc">LPC18XX_43XX AES API structure</td></tr>
<tr id="row_2_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="struct_c_c_a_n___i_f___t.html" target="_self">CCAN_IF_T</a></td><td class="desc">CCAN message interface register block structure</td></tr>
<tr id="row_3_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="struct_c_c_a_n___m_s_g___o_b_j___t.html" target="_self">CCAN_MSG_OBJ_T</a></td><td class="desc">CAN message object structure</td></tr>
<tr id="row_4_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="struct_c_c_u___c_f_g_s_t_a_t___t.html" target="_self">CCU_CFGSTAT_T</a></td><td class="desc">CCU clock config/status register pair</td></tr>
<tr id="row_5_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="struct_c_g_u___p_l_l___r_e_g___t.html" target="_self">CGU_PLL_REG_T</a></td><td class="desc"></td></tr>
<tr id="row_6_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="struct_c_g_u___u_s_b_a_u_d_i_o___p_l_l___s_e_t_u_p___t.html" target="_self">CGU_USBAUDIO_PLL_SETUP_T</a></td><td class="desc"></td></tr>
<tr id="row_7_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="struct_chip___s_s_p___d_a_t_a___s_e_t_u_p___t.html" target="_self">Chip_SSP_DATA_SETUP_T</a></td><td class="desc"></td></tr>
<tr id="row_8_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="struct_c_l_k___b_a_s_e___s_t_a_t_e_s.html" target="_self">CLK_BASE_STATES</a></td><td class="desc"></td></tr>
<tr id="row_9_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="struct_c_l_k___p_e_r_i_p_h___t_o___b_a_s_e___t.html" target="_self">CLK_PERIPH_TO_BASE_T</a></td><td class="desc"></td></tr>
<tr id="row_10_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="struct_codec___cfg__t.html" target="_self">Codec_Cfg_t</a></td><td class="desc"></td></tr>
<tr id="row_11_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="struct_c_r_s_d_c_e_g___t.html" target="_self">CRSDCEG_T</a></td><td class="desc"></td></tr>
<tr id="row_12_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="struct_d_m_a___channel_handle__t.html" target="_self">DMA_ChannelHandle_t</a></td><td class="desc">DMA channel handle structure</td></tr>
<tr id="row_13_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="struct_d_m_a___transfer_descriptor__t.html" target="_self">DMA_TransferDescriptor_t</a></td><td class="desc">Transfer Descriptor structure typedef</td></tr>
<tr id="row_14_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="struct_e_n_e_t___e_n_h_r_x_d_e_s_c___t.html" target="_self">ENET_ENHRXDESC_T</a></td><td class="desc">Structure of a enhanced receive descriptor (with timestamp)</td></tr>
<tr id="row_15_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="struct_e_n_e_t___e_n_h_t_x_d_e_s_c___t.html" target="_self">ENET_ENHTXDESC_T</a></td><td class="desc">Structure of a enhanced transmit descriptor (with timestamp)</td></tr>
<tr id="row_16_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="struct_e_n_e_t___r_x_d_e_s_c___t.html" target="_self">ENET_RXDESC_T</a></td><td class="desc">Structure of a receive descriptor (without timestamp)</td></tr>
<tr id="row_17_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="struct_e_n_e_t___t_x_d_e_s_c___t.html" target="_self">ENET_TXDESC_T</a></td><td class="desc">Structure of a transmit descriptor (without timestamp)</td></tr>
<tr id="row_18_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="struct_g_p_d_m_a___c_h___c_f_g___t.html" target="_self">GPDMA_CH_CFG_T</a></td><td class="desc">GPDMA structure using for DMA configuration</td></tr>
<tr id="row_19_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="struct_g_p_d_m_a___c_h___t.html" target="_self">GPDMA_CH_T</a></td><td class="desc">GPDMA Channel register block structure</td></tr>
<tr id="row_20_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="struct_h_s_a_d_c_i_n_t_c_t_r_l___t.html" target="_self">HSADCINTCTRL_T</a></td><td class="desc">High speed ADC interrupt control structure</td></tr>
<tr id="row_21_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="structi2c__interface.html" target="_self">i2c_interface</a></td><td class="desc"></td></tr>
<tr id="row_22_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="structi2c__slave__interface.html" target="_self">i2c_slave_interface</a></td><td class="desc"></td></tr>
<tr id="row_23_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="struct_i2_c___x_f_e_r___t.html" target="_self">I2C_XFER_T</a></td><td class="desc">Master transfer data structure definitions</td></tr>
<tr id="row_24_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="struct_i2_c_m___x_f_e_r___t.html" target="_self">I2CM_XFER_T</a></td><td class="desc">Master transfer data structure definitions</td></tr>
<tr id="row_25_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="struct_i2_s___a_u_d_i_o___f_o_r_m_a_t___t.html" target="_self">I2S_AUDIO_FORMAT_T</a></td><td class="desc">I2S Audio Format Structure</td></tr>
<tr id="row_26_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="struct_i_p___e_m_c___d_y_n___c_o_n_f_i_g___t.html" target="_self">IP_EMC_DYN_CONFIG_T</a></td><td class="desc">EMC Dynamic Configure Struct</td></tr>
<tr id="row_27_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="struct_i_p___e_m_c___d_y_n___d_e_v_i_c_e___c_o_n_f_i_g___t.html" target="_self">IP_EMC_DYN_DEVICE_CONFIG_T</a></td><td class="desc">EMC Dynamic Device Configuration structure used for IP drivers</td></tr>
<tr id="row_28_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="struct_i_p___e_m_c___s_t_a_t_i_c___c_o_n_f_i_g___t.html" target="_self">IP_EMC_STATIC_CONFIG_T</a></td><td class="desc">EMC Static Configure Structure</td></tr>
<tr id="row_29_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="struct_k9_f1_g___i_d___t.html" target="_self">K9F1G_ID_T</a></td><td class="desc"></td></tr>
<tr id="row_30_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="struct_l_c_d___c_o_n_f_i_g___t.html" target="_self">LCD_CONFIG_T</a></td><td class="desc">A structure for LCD Configuration</td></tr>
<tr id="row_31_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="struct_l_c_d___p_a_l_e_t_t_e___e_n_t_r_y___t.html" target="_self">LCD_PALETTE_ENTRY_T</a></td><td class="desc">LCD Palette entry format</td></tr>
<tr id="row_32_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="struct_l_p_c___a_d_c___t.html" target="_self">LPC_ADC_T</a></td><td class="desc">10 or 12-bit ADC register block structure</td></tr>
<tr id="row_33_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="struct_l_p_c___a_t_i_m_e_r___t.html" target="_self">LPC_ATIMER_T</a></td><td class="desc">Alarm Timer register block structure</td></tr>
<tr id="row_34_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="struct_l_p_c___c_c_a_n___t.html" target="_self">LPC_CCAN_T</a></td><td class="desc">CCAN Controller Area Network register block structure</td></tr>
<tr id="row_35_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="struct_l_p_c___c_c_u1___t.html" target="_self">LPC_CCU1_T</a></td><td class="desc">CCU1 register block structure</td></tr>
<tr id="row_36_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="struct_l_p_c___c_c_u2___t.html" target="_self">LPC_CCU2_T</a></td><td class="desc">CCU2 register block structure</td></tr>
<tr id="row_37_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="struct_l_p_c___c_g_u___t.html" target="_self">LPC_CGU_T</a></td><td class="desc">LPC18XX/43XX CGU register block structure</td></tr>
<tr id="row_38_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="struct_l_p_c___c_r_e_g___t.html" target="_self">LPC_CREG_T</a></td><td class="desc">CREG Register Block</td></tr>
<tr id="row_39_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="struct_l_p_c___d_a_c___t.html" target="_self">LPC_DAC_T</a></td><td class="desc">DAC register block structure</td></tr>
<tr id="row_40_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="struct_l_p_c___e_e_p_r_o_m___t.html" target="_self">LPC_EEPROM_T</a></td><td class="desc">EEPROM register block structure</td></tr>
<tr id="row_41_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="struct_l_p_c___e_m_c___t.html" target="_self">LPC_EMC_T</a></td><td class="desc">External Memory Controller (EMC) register block structure</td></tr>
<tr id="row_42_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="struct_l_p_c___e_n_e_t___t.html" target="_self">LPC_ENET_T</a></td><td class="desc">10/100 MII &amp; RMII Ethernet with timestamping register block structure</td></tr>
<tr id="row_43_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="struct_l_p_c___e_v_r_t___t.html" target="_self">LPC_EVRT_T</a></td><td class="desc">Event Router register structure</td></tr>
<tr id="row_44_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="struct_l_p_c___f_m_c___t.html" target="_self">LPC_FMC_T</a></td><td class="desc">FLASH Memory Controller Unit register block structure</td></tr>
<tr id="row_45_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="struct_l_p_c___g_i_m_a___t.html" target="_self">LPC_GIMA_T</a></td><td class="desc">Global Input Multiplexer Array (GIMA) register block structure</td></tr>
<tr id="row_46_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="struct_l_p_c___g_p_d_m_a___t.html" target="_self">LPC_GPDMA_T</a></td><td class="desc">GPDMA register block</td></tr>
<tr id="row_47_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="struct_l_p_c___g_p_i_o___t.html" target="_self">LPC_GPIO_T</a></td><td class="desc">GPIO port register block structure</td></tr>
<tr id="row_48_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="struct_l_p_c___g_p_i_o_g_r_o_u_p_i_n_t___t.html" target="_self">LPC_GPIOGROUPINT_T</a></td><td class="desc">GPIO grouped interrupt register block structure</td></tr>
<tr id="row_49_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="struct_l_p_c___h_s_a_d_c___t.html" target="_self">LPC_HSADC_T</a></td><td class="desc">HSADC register block structure</td></tr>
<tr id="row_50_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="struct_l_p_c___i2_c___t.html" target="_self">LPC_I2C_T</a></td><td class="desc">I2C register block structure</td></tr>
<tr id="row_51_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="struct_l_p_c___i2_s___t.html" target="_self">LPC_I2S_T</a></td><td class="desc">I2S register block structure</td></tr>
<tr id="row_52_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="struct_l_p_c___l_c_d___t.html" target="_self">LPC_LCD_T</a></td><td class="desc">LCD Controller register block structure</td></tr>
<tr id="row_53_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="struct_l_p_c___m_c_p_w_m___t.html" target="_self">LPC_MCPWM_T</a></td><td class="desc">Motor Control PWM register block structure</td></tr>
<tr id="row_54_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="structlpc__nandflash__size__t.html" target="_self">lpc_nandflash_size_t</a></td><td class="desc">NAND Flash Size structure</td></tr>
<tr id="row_55_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="struct_l_p_c___o_t_p___t.html" target="_self">LPC_OTP_T</a></td><td class="desc">OTP Register block</td></tr>
<tr id="row_56_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="struct_l_p_c___p_i_n___i_n_t___t.html" target="_self">LPC_PIN_INT_T</a></td><td class="desc">LPC18xx/43xx Pin Interrupt and Pattern Match register block structure</td></tr>
<tr id="row_57_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="struct_l_p_c___p_m_c___t.html" target="_self">LPC_PMC_T</a></td><td class="desc">Power Management Controller register block structure</td></tr>
<tr id="row_58_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="struct_l_p_c___q_e_i___t.html" target="_self">LPC_QEI_T</a></td><td class="desc">Quadrature Encoder Interface register block structure</td></tr>
<tr id="row_59_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="struct_l_p_c___r_e_g_f_i_l_e___t.html" target="_self">LPC_REGFILE_T</a></td><td class="desc">Register File register block structure</td></tr>
<tr id="row_60_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="struct_l_p_c___r_g_u___t.html" target="_self">LPC_RGU_T</a></td><td class="desc">RGU register structure</td></tr>
<tr id="row_61_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="struct_l_p_c___r_i_t_i_m_e_r___t.html" target="_self">LPC_RITIMER_T</a></td><td class="desc">Repetitive Interrupt Timer register block structure</td></tr>
<tr id="row_62_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="struct_l_p_c___r_o_m___a_p_i___t.html" target="_self">LPC_ROM_API_T</a></td><td class="desc">LPC18XX High level ROM API structure</td></tr>
<tr id="row_63_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="struct_l_p_c___r_t_c___t.html" target="_self">LPC_RTC_T</a></td><td class="desc">Real Time Clock register block structure</td></tr>
<tr id="row_64_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="struct_l_p_c___s_c_t___t.html" target="_self">LPC_SCT_T</a></td><td class="desc">State Configurable Timer register block structure</td></tr>
<tr id="row_65_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="struct_l_p_c___s_c_u___t.html" target="_self">LPC_SCU_T</a></td><td class="desc">System Control Unit register block</td></tr>
<tr id="row_66_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="struct_l_p_c___s_d_m_m_c___t.html" target="_self">LPC_SDMMC_T</a></td><td class="desc">SD/MMC &amp; SDIO register block structure</td></tr>
<tr id="row_67_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="struct_l_p_c___s_s_p___t.html" target="_self">LPC_SSP_T</a></td><td class="desc">SSP register block structure</td></tr>
<tr id="row_68_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="struct_l_p_c___t_i_m_e_r___t.html" target="_self">LPC_TIMER_T</a></td><td class="desc">32-bit Standard timer register block structure</td></tr>
<tr id="row_69_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="struct_l_p_c___u_s_a_r_t___t.html" target="_self">LPC_USART_T</a></td><td class="desc">USART register block structure</td></tr>
<tr id="row_70_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="struct_l_p_c___u_s_b_h_s___t.html" target="_self">LPC_USBHS_T</a></td><td class="desc">USB High-Speed register block structure</td></tr>
<tr id="row_71_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="struct_l_p_c___w_w_d_t___t.html" target="_self">LPC_WWDT_T</a></td><td class="desc">Windowed Watchdog register block structure</td></tr>
<tr id="row_72_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="structmci__card__struct.html" target="_self">mci_card_struct</a></td><td class="desc"></td></tr>
<tr id="row_73_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="struct_m_e_m___t_e_s_t___s_e_t_u_p___t.html" target="_self">MEM_TEST_SETUP_T</a></td><td class="desc">Memory test address/size and result structure</td></tr>
<tr id="row_74_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="struct_o_t_p___a_p_i___t.html" target="_self">OTP_API_T</a></td><td class="desc">LPC18XX_43XX OTP API structure</td></tr>
<tr id="row_75_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="struct_p_i_n_m_u_x___g_r_p___t.html" target="_self">PINMUX_GRP_T</a></td><td class="desc">Array of pin definitions passed to <a class="el" href="group___s_c_u__18_x_x__43_x_x.html#ga118ccc4ab5b115c5e8c7ce457eb85536" title="Set all I/O Control pin muxing.">Chip_SCU_SetPinMuxing()</a> must be in this format</td></tr>
<tr id="row_76_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="structp_s_d_m_m_c___d_m_a___t.html" target="_self">pSDMMC_DMA_T</a></td><td class="desc">SDIO chained DMA descriptor</td></tr>
<tr id="row_77_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="struct_r_i_n_g_b_u_f_f___t.html" target="_self">RINGBUFF_T</a></td><td class="desc">Ring buffer structure</td></tr>
<tr id="row_78_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="struct_r_t_c___e_v___t_i_m_e_s_t_a_m_p___t.html" target="_self">RTC_EV_TIMESTAMP_T</a></td><td class="desc">Event Monitor/Recorder Timestamp structure</td></tr>
<tr id="row_79_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="struct_r_t_c___t_i_m_e___t.html" target="_self">RTC_TIME_T</a></td><td class="desc"></td></tr>
<tr id="row_80_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="structsdif__device.html" target="_self">sdif_device</a></td><td class="desc">SDIO device type</td></tr>
<tr id="row_81_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="struct_s_d_m_m_c___c_a_r_d___t.html" target="_self">SDMMC_CARD_T</a></td><td class="desc">SD/MMC Card specific setup data structure</td></tr>
<tr id="row_82_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="struct_s_p_i___address__t.html" target="_self">SPI_Address_t</a></td><td class="desc"></td></tr>
<tr id="row_83_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="struct_s_p_i_f_i___d_e_v___d_a_t_a___t.html" target="_self">SPIFI_DEV_DATA_T</a></td><td class="desc">Register device data node</td></tr>
<tr id="row_84_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="struct_s_p_i_f_i___d_e_v___f_a_m_i_l_y___t.html" target="_self">SPIFI_DEV_FAMILY_T</a></td><td class="desc">LPCSPIFILIB family data</td></tr>
<tr id="row_85_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="struct_s_p_i_f_i___d_e_v___p_d_a_t_a___t.html" target="_self">SPIFI_DEV_PDATA_T</a></td><td class="desc">Register device data</td></tr>
<tr id="row_86_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="struct_s_p_i_f_i___d_e_v___t.html" target="_self">SPIFI_DEV_T</a></td><td class="desc">Device specific function pointers</td></tr>
<tr id="row_87_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="struct_s_p_i_f_i___d_e_v_d_e_s_c___t.html" target="_self">SPIFI_DEVDESC_T</a></td><td class="desc">LPCSPIFILIB device descriptor, used to describe devices to non-device specific functions</td></tr>
<tr id="row_88_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="struct_s_p_i_f_i___h_a_n_d_l_e___t.html" target="_self">SPIFI_HANDLE_T</a></td><td class="desc">LPCSPIFILIB device handle, used with all device and info functions</td></tr>
<tr id="row_89_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="struct_s_p_i_f_i___i_n_f_o_d_a_t_a___t.html" target="_self">SPIFI_INFODATA_T</a></td><td class="desc">Common data applicable to all devices</td></tr>
<tr id="row_90_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="struct_s_s_p___config_format.html" target="_self">SSP_ConfigFormat</a></td><td class="desc"></td></tr>
<tr id="row_91_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="struct_t_s_c2046___init___t.html" target="_self">TSC2046_Init_T</a></td><td class="desc"></td></tr>
<tr id="row_92_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="struct_w_m8903___init___seq__t.html" target="_self">WM8903_Init_Seq_t</a></td><td class="desc"></td></tr>
<tr id="row_93_"><td class="entry"><img src="ftv2lastnode.png" alt="\" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="struct_w_m8904___init___seq__t.html" target="_self">WM8904_Init_Seq_t</a></td><td class="desc"></td></tr>
</table>
</div><!-- directory -->
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Thu May 15 2014 09:23:25 for LPCOpen Platform for LPC18XX/43XX microcontrollers by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.3.1
</small></address>
</body>
</html>
