[{"judul":"activity 1 2 4  action answer","link":"http:\/\/ceit.uq.edu.au\/wiki\/images\/8\/88\/W1s2a4_blockdiagram_MUX.JPG","thumb":"https:\/\/tse2.mm.bing.net\/th?id=OIP.rO28vVOn1uqz62jwzven5wHaD_&pid=Api&P=0&w=300&h=300"},{"judul":"emif interface - arm9 based platforms","link":"https:\/\/support.criticallink.com\/redmine\/attachments\/download\/624\/FPGAstuff.png","thumb":"https:\/\/tse4.mm.bing.net\/th?id=OIP.DDzAOPWf5w201RWtk6y7tQHaIf&pid=Api&P=0&w=300&h=300"},{"judul":"dblcd32  tft display controller","link":"https:\/\/www.intel.com\/content\/dam\/altera-www\/global\/en_US\/portal\/dsn\/236\/blockdiagram-us-dsnip-236-1404272605-block.jpg","thumb":"https:\/\/tse4.mm.bing.net\/th?id=OIP.6OESwDmdfmRNivo9rgB8MAHaFf&pid=Api&P=0&w=300&h=300"},{"judul":"fmc d  u0026 two 1200 msps 16","link":"https:\/\/mk0innovativedsai7ff.kinstacdn.com\/wp-content\/uploads\/FMC-250_block-diagram.jpg","thumb":"https:\/\/tse4.mm.bing.net\/th?id=OIP.fBLiYGqtumah7SkMnBC5YQHaHa&pid=Api&P=0&w=300&h=300"},{"judul":"adder","link":"http:\/\/ceit.uq.edu.au\/wiki\/images\/3\/32\/W5s2a2_HalfAdder_block.JPG","thumb":"https:\/\/tse3.mm.bing.net\/th?id=OIP.AMrMD0Zuf3thgrf-Vxh6MgHaEO&pid=Api&P=0&w=300&h=300"},{"judul":"an evaluation of the advantages of moving from a vhdl to a","link":"https:\/\/s3.amazonaws.com\/verificationhorizons.verificationacademy.com\/images\/v12i1\/Advantages-of-Moving-to-a-UVM-Testbench_v12i01_page06_figure01.jpg","thumb":"https:\/\/tse4.mm.bing.net\/th?id=OIP.VMdvz-rheznXwFPI44IT6QHaFk&pid=Api&P=0&w=300&h=300"},{"judul":"active-hdl 2 1 design entry  block diagram editor","link":"https:\/\/i.ytimg.com\/vi\/5dpwBTZfRAM\/maxresdefault.jpg","thumb":"https:\/\/tse1.mm.bing.net\/th?id=OIP.S7cUV7TbJZIrOR-WOE2lYwHaEK&pid=Api&P=0&w=300&h=300"},{"judul":"xilinx vivado design suite - getting started - logic","link":"https:\/\/eewiki.net\/download\/attachments\/51609676\/Project%20Flow%209%20-%20Elaborated%20Design%20Schematic.png?version=1u0026modificationDate=1457046200313u0026api=v2","thumb":"https:\/\/tse4.mm.bing.net\/th?id=OIP.tW7L6XeLk633uS3PKcGsTgHaEY&pid=Api&P=0&w=300&h=300"},{"judul":"video processing on the fpga of a zybo using vhdl","link":"http:\/\/miscircuitos.com\/wp-content\/uploads\/2018\/02\/word-image-1-1024x385.png","thumb":"https:\/\/tse3.mm.bing.net\/th?id=OIP.iIaPYsaQlU6N4KaTZpNPtAHaCy&pid=Api&P=0&w=300&h=300"},{"judul":"what is an lut in fpga","link":"https:\/\/i.stack.imgur.com\/0htLQ.png","thumb":"https:\/\/tse1.mm.bing.net\/th?id=OIP.87bWS0oKK6c86C0-6Sbp9gHaF7&pid=Api&P=0&w=300&h=300"},{"judul":"implementing a finite state machine in vhdl","link":"https:\/\/www.allaboutcircuits.com\/uploads\/articles\/5-Simple_FSM_output_statement.png","thumb":"https:\/\/tse1.mm.bing.net\/th?id=OIP.RIc4zZlwq01R4GBwZ_A2iAHaHR&pid=Api&P=0&w=300&h=300"},{"judul":"computer-aided design of asics concept to silicon","link":"https:\/\/slideplayer.com\/slide\/4849499\/15\/images\/2\/ASIC+Design+Flow+Behavioral+Model+Verify+Function+Front-End+Design.jpg","thumb":"https:\/\/tse3.mm.bing.net\/th?id=OIP.16MS78xIGBURs4qd6Qi7vwHaFj&pid=Api&P=0&w=300&h=300"},{"judul":"vhdl","link":"https:\/\/image.slidesharecdn.com\/lecture11-130220032709-phpapp01\/95\/vhdl-part-2-15-638.jpg?cb=1361961142","thumb":"https:\/\/tse2.mm.bing.net\/th?id=OIP.2l6LKV-DEsJg4VW6be455AHaFj&pid=Api&P=0&w=300&h=300"},{"judul":"microchip pic software architektur","link":"https:\/\/www.mikrocontroller.net\/attachment\/77119\/3CD00AD406E047D6B69B0D775F0373DD.jpg","thumb":"https:\/\/tse3.mm.bing.net\/th?id=OIP.9ZSV-2v_n_k9ECXB-XxxTQHaEk&pid=Api&P=0&w=300&h=300"}]