<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.7 Trace  (nt)</twExecVer><twCopyright>Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 4 -n
3 -fastpaths -xml toplevel.twx toplevel.ncd -o toplevel.twr toplevel.pcf -ucf
ddr2_pinning.ucf -ucf pinning.ucf

</twCmdLine><twDesign>toplevel.ncd</twDesign><twDesignPath>toplevel.ncd</twDesignPath><twPCF>toplevel.pcf</twPCF><twPcfPath>toplevel.pcf</twPcfPath><twDevInfo arch="spartan3a" pkg="fg484"><twDevName>xc3s700a</twDevName><twSpeedGrade>-4</twSpeedGrade><twSpeedVer>PRODUCTION 1.42 2013-10-13</twSpeedVer></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="3">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="4">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twInfo anchorID="5">INFO:Timing:3390 - This architecture does not support a default System Jitter value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock Uncertainty calculation.</twInfo><twInfo anchorID="6">INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 'Phase Error' calculations, these terms will be zero in the Clock Uncertainty calculation.  Please make appropriate modification to SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase Error.</twInfo><twBody><twVerboseRpt><twConst anchorID="7" twConstType="NETDELAY" ><twConstHead uID="1"><twConstName UCFConstName="NET &quot;INST_DDR2_RAM_CORE/top_00/dqs_div_rst&quot; MAXDELAY = 460 ps;" ScopeName="">NET &quot;INST_DDR2_RAM_CORE/top_00/dqs_div_rst&quot; MAXDELAY = 0.46 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.452</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.008</twSlack><twNet>INST_DDR2_RAM_CORE/top_00/dqs_div_rst</twNet><twDel>0.452</twDel><twTimeConst>0.460</twTimeConst><twAbsSlack>0.008</twAbsSlack><twDetNet><twNetDel><twSrc>H4.I</twSrc><twDest>SLICE_X1Y67.G2</twDest><twNetDelInfo twAcc="twRouted">0.452</twNetDelInfo></twNetDel><twNetDel><twSrc>H4.I</twSrc><twDest>SLICE_X0Y66.F3</twDest><twNetDelInfo twAcc="twRouted">0.390</twNetDelInfo></twNetDel><twNetDel><twSrc>H4.I</twSrc><twDest>SLICE_X0Y67.F4</twDest><twNetDelInfo twAcc="twRouted">0.432</twNetDelInfo></twNetDel><twNetDel><twSrc>H4.I</twSrc><twDest>SLICE_X0Y67.G4</twDest><twNetDelInfo twAcc="twRouted">0.429</twNetDelInfo></twNetDel><twNetDel><twSrc>H4.I</twSrc><twDest>SLICE_X1Y66.F3</twDest><twNetDelInfo twAcc="twRouted">0.404</twNetDelInfo></twNetDel><twNetDel><twSrc>H4.I</twSrc><twDest>SLICE_X1Y66.G2</twDest><twNetDelInfo twAcc="twRouted">0.452</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="8" twConstType="NETDELAY" ><twConstHead uID="2"><twConstName UCFConstName="NET &quot;INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/rst_dqs_div&quot;  MAXDELAY = 3007 ps;" ScopeName="">NET &quot;INST_DDR2_RAM_CORE/top_00/data_path0/fifo_0_wr_en&lt;0&gt;&quot; MAXDELAY = 3.007         ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>1.499</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>1.508</twSlack><twNet>INST_DDR2_RAM_CORE/top_00/data_path0/fifo_0_wr_en&lt;0&gt;</twNet><twDel>1.499</twDel><twTimeConst>3.007</twTimeConst><twAbsSlack>1.508</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X3Y53.X</twSrc><twDest>SLICE_X2Y62.SR</twDest><twNetDelInfo twAcc="twRouted">0.509</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X3Y53.X</twSrc><twDest>SLICE_X0Y58.SR</twDest><twNetDelInfo twAcc="twRouted">0.761</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X3Y53.X</twSrc><twDest>SLICE_X0Y50.SR</twDest><twNetDelInfo twAcc="twRouted">0.678</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X3Y53.X</twSrc><twDest>SLICE_X2Y52.SR</twDest><twNetDelInfo twAcc="twRouted">0.400</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X3Y53.X</twSrc><twDest>SLICE_X0Y52.SR</twDest><twNetDelInfo twAcc="twRouted">1.499</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X3Y53.X</twSrc><twDest>SLICE_X2Y50.SR</twDest><twNetDelInfo twAcc="twRouted">0.467</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X3Y53.X</twSrc><twDest>SLICE_X2Y58.SR</twDest><twNetDelInfo twAcc="twRouted">0.499</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X3Y53.X</twSrc><twDest>SLICE_X0Y62.SR</twDest><twNetDelInfo twAcc="twRouted">1.054</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X3Y53.X</twSrc><twDest>SLICE_X1Y50.CE</twDest><twNetDelInfo twAcc="twRouted">0.683</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X3Y53.X</twSrc><twDest>SLICE_X1Y49.CE</twDest><twNetDelInfo twAcc="twRouted">1.229</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="9" twConstType="NETDELAY" ><twConstHead uID="3"><twConstName UCFConstName="NET &quot;INST_DDR2_RAM_CORE/top_00/data_path0/fifo*_wr_addr*&quot;           MAXDELAY = 6390 ps;" ScopeName="">NET &quot;INST_DDR2_RAM_CORE/top_00/data_path0/fifo_0_wr_addr&lt;0&gt;&quot; MAXDELAY = 6.39         ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>2.158</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>4.232</twSlack><twNet>INST_DDR2_RAM_CORE/top_00/data_path0/fifo_0_wr_addr&lt;0&gt;</twNet><twDel>2.158</twDel><twTimeConst>6.390</twTimeConst><twAbsSlack>4.232</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X1Y50.YQ</twSrc><twDest>SLICE_X2Y62.G1</twDest><twNetDelInfo twAcc="twRouted">1.871</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X1Y50.YQ</twSrc><twDest>SLICE_X0Y58.G1</twDest><twNetDelInfo twAcc="twRouted">1.325</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X1Y50.YQ</twSrc><twDest>SLICE_X0Y50.G1</twDest><twNetDelInfo twAcc="twRouted">0.911</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X1Y50.YQ</twSrc><twDest>SLICE_X2Y52.G1</twDest><twNetDelInfo twAcc="twRouted">0.980</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X1Y50.YQ</twSrc><twDest>SLICE_X0Y52.G1</twDest><twNetDelInfo twAcc="twRouted">0.591</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X1Y50.YQ</twSrc><twDest>SLICE_X2Y50.G1</twDest><twNetDelInfo twAcc="twRouted">1.176</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X1Y50.YQ</twSrc><twDest>SLICE_X2Y58.G1</twDest><twNetDelInfo twAcc="twRouted">1.581</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X1Y50.YQ</twSrc><twDest>SLICE_X0Y62.G1</twDest><twNetDelInfo twAcc="twRouted">2.158</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X1Y50.YQ</twSrc><twDest>SLICE_X1Y50.F4</twDest><twNetDelInfo twAcc="twRouted">0.790</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X1Y50.YQ</twSrc><twDest>SLICE_X1Y49.F3</twDest><twNetDelInfo twAcc="twRouted">0.530</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X1Y50.YQ</twSrc><twDest>SLICE_X1Y49.G3</twDest><twNetDelInfo twAcc="twRouted">0.562</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="10" twConstType="NETDELAY" ><twConstHead uID="4"><twConstName UCFConstName="NET &quot;INST_DDR2_RAM_CORE/top_00/data_path0/fifo*_wr_addr*&quot;           MAXDELAY = 6390 ps;" ScopeName="">NET &quot;INST_DDR2_RAM_CORE/top_00/data_path0/fifo_0_wr_addr&lt;1&gt;&quot; MAXDELAY = 6.39         ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>1.976</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>4.414</twSlack><twNet>INST_DDR2_RAM_CORE/top_00/data_path0/fifo_0_wr_addr&lt;1&gt;</twNet><twDel>1.976</twDel><twTimeConst>6.390</twTimeConst><twAbsSlack>4.414</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X1Y50.XQ</twSrc><twDest>SLICE_X2Y62.G2</twDest><twNetDelInfo twAcc="twRouted">1.697</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X1Y50.XQ</twSrc><twDest>SLICE_X0Y58.G2</twDest><twNetDelInfo twAcc="twRouted">1.146</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X1Y50.XQ</twSrc><twDest>SLICE_X0Y50.G2</twDest><twNetDelInfo twAcc="twRouted">0.665</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X1Y50.XQ</twSrc><twDest>SLICE_X2Y52.G2</twDest><twNetDelInfo twAcc="twRouted">1.273</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X1Y50.XQ</twSrc><twDest>SLICE_X0Y52.G2</twDest><twNetDelInfo twAcc="twRouted">1.158</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X1Y50.XQ</twSrc><twDest>SLICE_X2Y50.G2</twDest><twNetDelInfo twAcc="twRouted">0.558</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X1Y50.XQ</twSrc><twDest>SLICE_X2Y58.G2</twDest><twNetDelInfo twAcc="twRouted">1.428</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X1Y50.XQ</twSrc><twDest>SLICE_X0Y62.G2</twDest><twNetDelInfo twAcc="twRouted">1.976</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X1Y50.XQ</twSrc><twDest>SLICE_X1Y50.F3</twDest><twNetDelInfo twAcc="twRouted">0.587</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X1Y50.XQ</twSrc><twDest>SLICE_X1Y50.G3</twDest><twNetDelInfo twAcc="twRouted">0.619</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X1Y50.XQ</twSrc><twDest>SLICE_X1Y49.F1</twDest><twNetDelInfo twAcc="twRouted">0.649</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X1Y50.XQ</twSrc><twDest>SLICE_X1Y49.G1</twDest><twNetDelInfo twAcc="twRouted">0.662</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="11" twConstType="NETDELAY" ><twConstHead uID="5"><twConstName UCFConstName="NET &quot;INST_DDR2_RAM_CORE/top_00/data_path0/fifo*_wr_addr*&quot;           MAXDELAY = 6390 ps;" ScopeName="">NET &quot;INST_DDR2_RAM_CORE/top_00/data_path0/fifo_0_wr_addr&lt;2&gt;&quot; MAXDELAY = 6.39         ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>2.014</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>4.376</twSlack><twNet>INST_DDR2_RAM_CORE/top_00/data_path0/fifo_0_wr_addr&lt;2&gt;</twNet><twDel>2.014</twDel><twTimeConst>6.390</twTimeConst><twAbsSlack>4.376</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X1Y49.YQ</twSrc><twDest>SLICE_X2Y62.G3</twDest><twNetDelInfo twAcc="twRouted">1.742</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X1Y49.YQ</twSrc><twDest>SLICE_X0Y58.G3</twDest><twNetDelInfo twAcc="twRouted">1.171</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X1Y49.YQ</twSrc><twDest>SLICE_X0Y50.G3</twDest><twNetDelInfo twAcc="twRouted">0.555</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X1Y49.YQ</twSrc><twDest>SLICE_X2Y52.G3</twDest><twNetDelInfo twAcc="twRouted">0.831</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X1Y49.YQ</twSrc><twDest>SLICE_X0Y52.G3</twDest><twNetDelInfo twAcc="twRouted">0.831</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X1Y49.YQ</twSrc><twDest>SLICE_X2Y50.G3</twDest><twNetDelInfo twAcc="twRouted">0.834</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X1Y49.YQ</twSrc><twDest>SLICE_X2Y58.G3</twDest><twNetDelInfo twAcc="twRouted">2.011</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X1Y49.YQ</twSrc><twDest>SLICE_X0Y62.G3</twDest><twNetDelInfo twAcc="twRouted">2.014</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X1Y49.YQ</twSrc><twDest>SLICE_X1Y50.F2</twDest><twNetDelInfo twAcc="twRouted">0.634</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X1Y49.YQ</twSrc><twDest>SLICE_X1Y50.G4</twDest><twNetDelInfo twAcc="twRouted">0.509</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X1Y49.YQ</twSrc><twDest>SLICE_X1Y49.F4</twDest><twNetDelInfo twAcc="twRouted">0.607</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X1Y49.YQ</twSrc><twDest>SLICE_X1Y49.G4</twDest><twNetDelInfo twAcc="twRouted">0.609</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="12" twConstType="NETDELAY" ><twConstHead uID="6"><twConstName UCFConstName="NET &quot;INST_DDR2_RAM_CORE/top_00/data_path0/fifo*_wr_addr*&quot;           MAXDELAY = 6390 ps;" ScopeName="">NET &quot;INST_DDR2_RAM_CORE/top_00/data_path0/fifo_0_wr_addr&lt;3&gt;&quot; MAXDELAY = 6.39         ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>1.603</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>4.787</twSlack><twNet>INST_DDR2_RAM_CORE/top_00/data_path0/fifo_0_wr_addr&lt;3&gt;</twNet><twDel>1.603</twDel><twTimeConst>6.390</twTimeConst><twAbsSlack>4.787</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X1Y49.XQ</twSrc><twDest>SLICE_X2Y62.G4</twDest><twNetDelInfo twAcc="twRouted">1.603</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X1Y49.XQ</twSrc><twDest>SLICE_X0Y58.G4</twDest><twNetDelInfo twAcc="twRouted">1.284</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X1Y49.XQ</twSrc><twDest>SLICE_X0Y50.G4</twDest><twNetDelInfo twAcc="twRouted">0.667</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X1Y49.XQ</twSrc><twDest>SLICE_X2Y52.G4</twDest><twNetDelInfo twAcc="twRouted">0.849</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X1Y49.XQ</twSrc><twDest>SLICE_X0Y52.G4</twDest><twNetDelInfo twAcc="twRouted">0.936</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X1Y49.XQ</twSrc><twDest>SLICE_X2Y50.G4</twDest><twNetDelInfo twAcc="twRouted">0.576</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X1Y49.XQ</twSrc><twDest>SLICE_X2Y58.G4</twDest><twNetDelInfo twAcc="twRouted">1.118</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X1Y49.XQ</twSrc><twDest>SLICE_X0Y62.G4</twDest><twNetDelInfo twAcc="twRouted">1.598</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X1Y49.XQ</twSrc><twDest>SLICE_X1Y50.F1</twDest><twNetDelInfo twAcc="twRouted">0.734</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X1Y49.XQ</twSrc><twDest>SLICE_X1Y50.G1</twDest><twNetDelInfo twAcc="twRouted">0.747</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X1Y49.XQ</twSrc><twDest>SLICE_X1Y49.F2</twDest><twNetDelInfo twAcc="twRouted">0.573</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X1Y49.XQ</twSrc><twDest>SLICE_X1Y49.G2</twDest><twNetDelInfo twAcc="twRouted">0.555</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="13" twConstType="NETDELAY" ><twConstHead uID="7"><twConstName UCFConstName="NET &quot;INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/rst_dqs_div&quot;  MAXDELAY = 3007 ps;" ScopeName="">NET &quot;INST_DDR2_RAM_CORE/top_00/data_path0/fifo_1_wr_en&lt;0&gt;&quot; MAXDELAY = 3.007         ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>1.517</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>1.490</twSlack><twNet>INST_DDR2_RAM_CORE/top_00/data_path0/fifo_1_wr_en&lt;0&gt;</twNet><twDel>1.517</twDel><twTimeConst>3.007</twTimeConst><twAbsSlack>1.490</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X1Y52.X</twSrc><twDest>SLICE_X2Y63.SR</twDest><twNetDelInfo twAcc="twRouted">0.852</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X1Y52.X</twSrc><twDest>SLICE_X0Y59.SR</twDest><twNetDelInfo twAcc="twRouted">0.804</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X1Y52.X</twSrc><twDest>SLICE_X0Y51.SR</twDest><twNetDelInfo twAcc="twRouted">0.968</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X1Y52.X</twSrc><twDest>SLICE_X2Y53.SR</twDest><twNetDelInfo twAcc="twRouted">1.517</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X1Y52.X</twSrc><twDest>SLICE_X0Y53.SR</twDest><twNetDelInfo twAcc="twRouted">0.785</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X1Y52.X</twSrc><twDest>SLICE_X2Y51.SR</twDest><twNetDelInfo twAcc="twRouted">1.074</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X1Y52.X</twSrc><twDest>SLICE_X2Y59.SR</twDest><twNetDelInfo twAcc="twRouted">0.842</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X1Y52.X</twSrc><twDest>SLICE_X0Y63.SR</twDest><twNetDelInfo twAcc="twRouted">0.812</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X1Y52.X</twSrc><twDest>SLICE_X3Y50.CE</twDest><twNetDelInfo twAcc="twRouted">0.804</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X1Y52.X</twSrc><twDest>SLICE_X3Y49.CE</twDest><twNetDelInfo twAcc="twRouted">0.781</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="14" twConstType="NETDELAY" ><twConstHead uID="8"><twConstName UCFConstName="NET &quot;INST_DDR2_RAM_CORE/top_00/data_path0/fifo*_wr_addr*&quot;           MAXDELAY = 6390 ps;" ScopeName="">NET &quot;INST_DDR2_RAM_CORE/top_00/data_path0/fifo_1_wr_addr&lt;0&gt;&quot; MAXDELAY = 6.39         ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>1.712</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>4.678</twSlack><twNet>INST_DDR2_RAM_CORE/top_00/data_path0/fifo_1_wr_addr&lt;0&gt;</twNet><twDel>1.712</twDel><twTimeConst>6.390</twTimeConst><twAbsSlack>4.678</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X3Y49.YQ</twSrc><twDest>SLICE_X2Y63.G1</twDest><twNetDelInfo twAcc="twRouted">1.703</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X3Y49.YQ</twSrc><twDest>SLICE_X0Y59.G1</twDest><twNetDelInfo twAcc="twRouted">1.497</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X3Y49.YQ</twSrc><twDest>SLICE_X0Y51.G1</twDest><twNetDelInfo twAcc="twRouted">1.428</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X3Y49.YQ</twSrc><twDest>SLICE_X2Y53.G1</twDest><twNetDelInfo twAcc="twRouted">1.445</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X3Y49.YQ</twSrc><twDest>SLICE_X0Y53.G1</twDest><twNetDelInfo twAcc="twRouted">1.440</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X3Y49.YQ</twSrc><twDest>SLICE_X2Y51.G1</twDest><twNetDelInfo twAcc="twRouted">0.700</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X3Y49.YQ</twSrc><twDest>SLICE_X2Y59.G1</twDest><twNetDelInfo twAcc="twRouted">1.225</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X3Y49.YQ</twSrc><twDest>SLICE_X0Y63.G1</twDest><twNetDelInfo twAcc="twRouted">1.712</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X3Y49.YQ</twSrc><twDest>SLICE_X3Y50.F4</twDest><twNetDelInfo twAcc="twRouted">0.579</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X3Y49.YQ</twSrc><twDest>SLICE_X3Y50.G4</twDest><twNetDelInfo twAcc="twRouted">0.581</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X3Y49.YQ</twSrc><twDest>SLICE_X3Y49.F4</twDest><twNetDelInfo twAcc="twRouted">0.535</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="15" twConstType="NETDELAY" ><twConstHead uID="9"><twConstName UCFConstName="NET &quot;INST_DDR2_RAM_CORE/top_00/data_path0/fifo*_wr_addr*&quot;           MAXDELAY = 6390 ps;" ScopeName="">NET &quot;INST_DDR2_RAM_CORE/top_00/data_path0/fifo_1_wr_addr&lt;1&gt;&quot; MAXDELAY = 6.39         ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>1.902</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>4.488</twSlack><twNet>INST_DDR2_RAM_CORE/top_00/data_path0/fifo_1_wr_addr&lt;1&gt;</twNet><twDel>1.902</twDel><twTimeConst>6.390</twTimeConst><twAbsSlack>4.488</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X3Y49.XQ</twSrc><twDest>SLICE_X2Y63.G2</twDest><twNetDelInfo twAcc="twRouted">1.356</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X3Y49.XQ</twSrc><twDest>SLICE_X0Y59.G2</twDest><twNetDelInfo twAcc="twRouted">1.902</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X3Y49.XQ</twSrc><twDest>SLICE_X0Y51.G2</twDest><twNetDelInfo twAcc="twRouted">0.627</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X3Y49.XQ</twSrc><twDest>SLICE_X2Y53.G2</twDest><twNetDelInfo twAcc="twRouted">0.869</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X3Y49.XQ</twSrc><twDest>SLICE_X0Y53.G2</twDest><twNetDelInfo twAcc="twRouted">0.896</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X3Y49.XQ</twSrc><twDest>SLICE_X2Y51.G2</twDest><twNetDelInfo twAcc="twRouted">0.868</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X3Y49.XQ</twSrc><twDest>SLICE_X2Y59.G2</twDest><twNetDelInfo twAcc="twRouted">1.355</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X3Y49.XQ</twSrc><twDest>SLICE_X0Y63.G2</twDest><twNetDelInfo twAcc="twRouted">1.633</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X3Y49.XQ</twSrc><twDest>SLICE_X3Y50.F1</twDest><twNetDelInfo twAcc="twRouted">0.707</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X3Y49.XQ</twSrc><twDest>SLICE_X3Y50.G1</twDest><twNetDelInfo twAcc="twRouted">0.720</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X3Y49.XQ</twSrc><twDest>SLICE_X3Y49.F2</twDest><twNetDelInfo twAcc="twRouted">1.133</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X3Y49.XQ</twSrc><twDest>SLICE_X3Y49.G2</twDest><twNetDelInfo twAcc="twRouted">1.115</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="16" twConstType="NETDELAY" ><twConstHead uID="10"><twConstName UCFConstName="NET &quot;INST_DDR2_RAM_CORE/top_00/data_path0/fifo*_wr_addr*&quot;           MAXDELAY = 6390 ps;" ScopeName="">NET &quot;INST_DDR2_RAM_CORE/top_00/data_path0/fifo_1_wr_addr&lt;2&gt;&quot; MAXDELAY = 6.39         ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>1.625</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>4.765</twSlack><twNet>INST_DDR2_RAM_CORE/top_00/data_path0/fifo_1_wr_addr&lt;2&gt;</twNet><twDel>1.625</twDel><twTimeConst>6.390</twTimeConst><twAbsSlack>4.765</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X3Y50.YQ</twSrc><twDest>SLICE_X2Y63.G3</twDest><twNetDelInfo twAcc="twRouted">1.625</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X3Y50.YQ</twSrc><twDest>SLICE_X0Y59.G3</twDest><twNetDelInfo twAcc="twRouted">1.063</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X3Y50.YQ</twSrc><twDest>SLICE_X0Y51.G3</twDest><twNetDelInfo twAcc="twRouted">1.237</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X3Y50.YQ</twSrc><twDest>SLICE_X2Y53.G3</twDest><twNetDelInfo twAcc="twRouted">0.960</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X3Y50.YQ</twSrc><twDest>SLICE_X0Y53.G3</twDest><twNetDelInfo twAcc="twRouted">0.968</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X3Y50.YQ</twSrc><twDest>SLICE_X2Y51.G3</twDest><twNetDelInfo twAcc="twRouted">0.961</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X3Y50.YQ</twSrc><twDest>SLICE_X2Y59.G3</twDest><twNetDelInfo twAcc="twRouted">1.335</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X3Y50.YQ</twSrc><twDest>SLICE_X0Y63.G3</twDest><twNetDelInfo twAcc="twRouted">1.353</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X3Y50.YQ</twSrc><twDest>SLICE_X3Y50.F3</twDest><twNetDelInfo twAcc="twRouted">0.556</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X3Y50.YQ</twSrc><twDest>SLICE_X3Y50.G3</twDest><twNetDelInfo twAcc="twRouted">0.588</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X3Y50.YQ</twSrc><twDest>SLICE_X3Y49.F1</twDest><twNetDelInfo twAcc="twRouted">0.690</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X3Y50.YQ</twSrc><twDest>SLICE_X3Y49.G1</twDest><twNetDelInfo twAcc="twRouted">0.703</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="17" twConstType="NETDELAY" ><twConstHead uID="11"><twConstName UCFConstName="NET &quot;INST_DDR2_RAM_CORE/top_00/data_path0/fifo*_wr_addr*&quot;           MAXDELAY = 6390 ps;" ScopeName="">NET &quot;INST_DDR2_RAM_CORE/top_00/data_path0/fifo_1_wr_addr&lt;3&gt;&quot; MAXDELAY = 6.39         ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>1.750</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>4.640</twSlack><twNet>INST_DDR2_RAM_CORE/top_00/data_path0/fifo_1_wr_addr&lt;3&gt;</twNet><twDel>1.750</twDel><twTimeConst>6.390</twTimeConst><twAbsSlack>4.640</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X3Y50.XQ</twSrc><twDest>SLICE_X2Y63.G4</twDest><twNetDelInfo twAcc="twRouted">1.485</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X3Y50.XQ</twSrc><twDest>SLICE_X0Y59.G4</twDest><twNetDelInfo twAcc="twRouted">1.468</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X3Y50.XQ</twSrc><twDest>SLICE_X0Y51.G4</twDest><twNetDelInfo twAcc="twRouted">0.580</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X3Y50.XQ</twSrc><twDest>SLICE_X2Y53.G4</twDest><twNetDelInfo twAcc="twRouted">0.638</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X3Y50.XQ</twSrc><twDest>SLICE_X0Y53.G4</twDest><twNetDelInfo twAcc="twRouted">0.638</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X3Y50.XQ</twSrc><twDest>SLICE_X2Y51.G4</twDest><twNetDelInfo twAcc="twRouted">0.948</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X3Y50.XQ</twSrc><twDest>SLICE_X2Y59.G4</twDest><twNetDelInfo twAcc="twRouted">1.203</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X3Y50.XQ</twSrc><twDest>SLICE_X0Y63.G4</twDest><twNetDelInfo twAcc="twRouted">1.750</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X3Y50.XQ</twSrc><twDest>SLICE_X3Y50.F2</twDest><twNetDelInfo twAcc="twRouted">0.675</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X3Y50.XQ</twSrc><twDest>SLICE_X3Y50.G2</twDest><twNetDelInfo twAcc="twRouted">0.657</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X3Y50.XQ</twSrc><twDest>SLICE_X3Y49.F3</twDest><twNetDelInfo twAcc="twRouted">0.541</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X3Y50.XQ</twSrc><twDest>SLICE_X3Y49.G3</twDest><twNetDelInfo twAcc="twRouted">0.573</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="18" twConstType="NETDELAY" ><twConstHead uID="12"><twConstName UCFConstName="NET &quot;INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/rst_dqs_div&quot;  MAXDELAY = 3007 ps;" ScopeName="">NET &quot;INST_DDR2_RAM_CORE/top_00/data_path0/fifo_0_wr_en&lt;1&gt;&quot; MAXDELAY = 3.007         ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>1.698</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>1.309</twSlack><twNet>INST_DDR2_RAM_CORE/top_00/data_path0/fifo_0_wr_en&lt;1&gt;</twNet><twDel>1.698</twDel><twTimeConst>3.007</twTimeConst><twAbsSlack>1.309</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X3Y72.X</twSrc><twDest>SLICE_X0Y70.SR</twDest><twNetDelInfo twAcc="twRouted">1.698</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X3Y72.X</twSrc><twDest>SLICE_X2Y78.SR</twDest><twNetDelInfo twAcc="twRouted">0.773</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X3Y72.X</twSrc><twDest>SLICE_X2Y68.SR</twDest><twNetDelInfo twAcc="twRouted">0.772</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X3Y72.X</twSrc><twDest>SLICE_X2Y76.SR</twDest><twNetDelInfo twAcc="twRouted">0.768</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X3Y72.X</twSrc><twDest>SLICE_X0Y76.SR</twDest><twNetDelInfo twAcc="twRouted">0.909</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X3Y72.X</twSrc><twDest>SLICE_X2Y70.SR</twDest><twNetDelInfo twAcc="twRouted">0.766</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X3Y72.X</twSrc><twDest>SLICE_X0Y68.SR</twDest><twNetDelInfo twAcc="twRouted">0.911</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X3Y72.X</twSrc><twDest>SLICE_X0Y78.SR</twDest><twNetDelInfo twAcc="twRouted">1.035</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X3Y72.X</twSrc><twDest>SLICE_X1Y70.CE</twDest><twNetDelInfo twAcc="twRouted">0.658</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X3Y72.X</twSrc><twDest>SLICE_X1Y69.CE</twDest><twNetDelInfo twAcc="twRouted">1.192</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="19" twConstType="NETDELAY" ><twConstHead uID="13"><twConstName UCFConstName="NET &quot;INST_DDR2_RAM_CORE/top_00/data_path0/fifo*_wr_addr*&quot;           MAXDELAY = 6390 ps;" ScopeName="">NET &quot;INST_DDR2_RAM_CORE/top_00/data_path0/fifo_0_wr_addr&lt;4&gt;&quot; MAXDELAY = 6.39         ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>1.635</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>4.755</twSlack><twNet>INST_DDR2_RAM_CORE/top_00/data_path0/fifo_0_wr_addr&lt;4&gt;</twNet><twDel>1.635</twDel><twTimeConst>6.390</twTimeConst><twAbsSlack>4.755</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X1Y69.YQ</twSrc><twDest>SLICE_X0Y70.G1</twDest><twNetDelInfo twAcc="twRouted">0.616</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X1Y69.YQ</twSrc><twDest>SLICE_X2Y78.G1</twDest><twNetDelInfo twAcc="twRouted">1.362</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X1Y69.YQ</twSrc><twDest>SLICE_X2Y68.G1</twDest><twNetDelInfo twAcc="twRouted">0.668</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X1Y69.YQ</twSrc><twDest>SLICE_X2Y76.G1</twDest><twNetDelInfo twAcc="twRouted">1.085</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X1Y69.YQ</twSrc><twDest>SLICE_X0Y76.G1</twDest><twNetDelInfo twAcc="twRouted">1.357</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X1Y69.YQ</twSrc><twDest>SLICE_X2Y70.G1</twDest><twNetDelInfo twAcc="twRouted">1.092</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X1Y69.YQ</twSrc><twDest>SLICE_X0Y68.G1</twDest><twNetDelInfo twAcc="twRouted">0.668</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X1Y69.YQ</twSrc><twDest>SLICE_X0Y78.G1</twDest><twNetDelInfo twAcc="twRouted">1.635</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X1Y69.YQ</twSrc><twDest>SLICE_X1Y70.F4</twDest><twNetDelInfo twAcc="twRouted">0.495</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X1Y69.YQ</twSrc><twDest>SLICE_X1Y70.G4</twDest><twNetDelInfo twAcc="twRouted">0.497</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X1Y69.YQ</twSrc><twDest>SLICE_X1Y69.F4</twDest><twNetDelInfo twAcc="twRouted">0.547</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="20" twConstType="NETDELAY" ><twConstHead uID="14"><twConstName UCFConstName="NET &quot;INST_DDR2_RAM_CORE/top_00/data_path0/fifo*_wr_addr*&quot;           MAXDELAY = 6390 ps;" ScopeName="">NET &quot;INST_DDR2_RAM_CORE/top_00/data_path0/fifo_0_wr_addr&lt;5&gt;&quot; MAXDELAY = 6.39         ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>1.569</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>4.821</twSlack><twNet>INST_DDR2_RAM_CORE/top_00/data_path0/fifo_0_wr_addr&lt;5&gt;</twNet><twDel>1.569</twDel><twTimeConst>6.390</twTimeConst><twAbsSlack>4.821</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X1Y69.XQ</twSrc><twDest>SLICE_X0Y70.G2</twDest><twNetDelInfo twAcc="twRouted">0.761</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X1Y69.XQ</twSrc><twDest>SLICE_X2Y78.G2</twDest><twNetDelInfo twAcc="twRouted">1.569</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X1Y69.XQ</twSrc><twDest>SLICE_X2Y68.G2</twDest><twNetDelInfo twAcc="twRouted">0.901</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X1Y69.XQ</twSrc><twDest>SLICE_X2Y76.G2</twDest><twNetDelInfo twAcc="twRouted">1.300</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X1Y69.XQ</twSrc><twDest>SLICE_X0Y76.G2</twDest><twNetDelInfo twAcc="twRouted">1.035</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X1Y69.XQ</twSrc><twDest>SLICE_X2Y70.G2</twDest><twNetDelInfo twAcc="twRouted">1.170</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X1Y69.XQ</twSrc><twDest>SLICE_X0Y68.G2</twDest><twNetDelInfo twAcc="twRouted">0.624</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X1Y69.XQ</twSrc><twDest>SLICE_X0Y78.G2</twDest><twNetDelInfo twAcc="twRouted">1.304</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X1Y69.XQ</twSrc><twDest>SLICE_X1Y70.F3</twDest><twNetDelInfo twAcc="twRouted">0.683</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X1Y69.XQ</twSrc><twDest>SLICE_X1Y70.G3</twDest><twNetDelInfo twAcc="twRouted">0.715</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X1Y69.XQ</twSrc><twDest>SLICE_X1Y69.F3</twDest><twNetDelInfo twAcc="twRouted">0.546</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X1Y69.XQ</twSrc><twDest>SLICE_X1Y69.G3</twDest><twNetDelInfo twAcc="twRouted">0.578</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="21" twConstType="NETDELAY" ><twConstHead uID="15"><twConstName UCFConstName="NET &quot;INST_DDR2_RAM_CORE/top_00/data_path0/fifo*_wr_addr*&quot;           MAXDELAY = 6390 ps;" ScopeName="">NET &quot;INST_DDR2_RAM_CORE/top_00/data_path0/fifo_0_wr_addr&lt;6&gt;&quot; MAXDELAY = 6.39         ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>1.613</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>4.777</twSlack><twNet>INST_DDR2_RAM_CORE/top_00/data_path0/fifo_0_wr_addr&lt;6&gt;</twNet><twDel>1.613</twDel><twTimeConst>6.390</twTimeConst><twAbsSlack>4.777</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X1Y70.YQ</twSrc><twDest>SLICE_X0Y70.G3</twDest><twNetDelInfo twAcc="twRouted">0.582</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X1Y70.YQ</twSrc><twDest>SLICE_X2Y78.G3</twDest><twNetDelInfo twAcc="twRouted">1.067</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X1Y70.YQ</twSrc><twDest>SLICE_X2Y68.G3</twDest><twNetDelInfo twAcc="twRouted">0.663</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X1Y70.YQ</twSrc><twDest>SLICE_X2Y76.G3</twDest><twNetDelInfo twAcc="twRouted">0.795</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X1Y70.YQ</twSrc><twDest>SLICE_X0Y76.G3</twDest><twNetDelInfo twAcc="twRouted">1.613</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X1Y70.YQ</twSrc><twDest>SLICE_X2Y70.G3</twDest><twNetDelInfo twAcc="twRouted">0.535</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X1Y70.YQ</twSrc><twDest>SLICE_X0Y68.G3</twDest><twNetDelInfo twAcc="twRouted">0.663</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X1Y70.YQ</twSrc><twDest>SLICE_X0Y78.G3</twDest><twNetDelInfo twAcc="twRouted">1.344</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X1Y70.YQ</twSrc><twDest>SLICE_X1Y70.F2</twDest><twNetDelInfo twAcc="twRouted">0.661</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X1Y70.YQ</twSrc><twDest>SLICE_X1Y70.G2</twDest><twNetDelInfo twAcc="twRouted">0.643</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X1Y70.YQ</twSrc><twDest>SLICE_X1Y69.F2</twDest><twNetDelInfo twAcc="twRouted">0.742</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X1Y70.YQ</twSrc><twDest>SLICE_X1Y69.G2</twDest><twNetDelInfo twAcc="twRouted">0.724</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="22" twConstType="NETDELAY" ><twConstHead uID="16"><twConstName UCFConstName="NET &quot;INST_DDR2_RAM_CORE/top_00/data_path0/fifo*_wr_addr*&quot;           MAXDELAY = 6390 ps;" ScopeName="">NET &quot;INST_DDR2_RAM_CORE/top_00/data_path0/fifo_0_wr_addr&lt;7&gt;&quot; MAXDELAY = 6.39         ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>1.461</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>4.929</twSlack><twNet>INST_DDR2_RAM_CORE/top_00/data_path0/fifo_0_wr_addr&lt;7&gt;</twNet><twDel>1.461</twDel><twTimeConst>6.390</twTimeConst><twAbsSlack>4.929</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X1Y70.XQ</twSrc><twDest>SLICE_X0Y70.G4</twDest><twNetDelInfo twAcc="twRouted">0.612</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X1Y70.XQ</twSrc><twDest>SLICE_X2Y78.G4</twDest><twNetDelInfo twAcc="twRouted">1.461</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X1Y70.XQ</twSrc><twDest>SLICE_X2Y68.G4</twDest><twNetDelInfo twAcc="twRouted">0.881</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X1Y70.XQ</twSrc><twDest>SLICE_X2Y76.G4</twDest><twNetDelInfo twAcc="twRouted">1.198</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X1Y70.XQ</twSrc><twDest>SLICE_X0Y76.G4</twDest><twNetDelInfo twAcc="twRouted">1.191</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X1Y70.XQ</twSrc><twDest>SLICE_X2Y70.G4</twDest><twNetDelInfo twAcc="twRouted">0.612</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X1Y70.XQ</twSrc><twDest>SLICE_X0Y68.G4</twDest><twNetDelInfo twAcc="twRouted">0.511</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X1Y70.XQ</twSrc><twDest>SLICE_X0Y78.G4</twDest><twNetDelInfo twAcc="twRouted">1.196</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X1Y70.XQ</twSrc><twDest>SLICE_X1Y70.F1</twDest><twNetDelInfo twAcc="twRouted">0.679</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X1Y70.XQ</twSrc><twDest>SLICE_X1Y70.G1</twDest><twNetDelInfo twAcc="twRouted">0.692</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X1Y70.XQ</twSrc><twDest>SLICE_X1Y69.F1</twDest><twNetDelInfo twAcc="twRouted">0.578</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X1Y70.XQ</twSrc><twDest>SLICE_X1Y69.G1</twDest><twNetDelInfo twAcc="twRouted">0.591</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="23" twConstType="NETDELAY" ><twConstHead uID="17"><twConstName UCFConstName="NET &quot;INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/rst_dqs_div&quot;  MAXDELAY = 3007 ps;" ScopeName="">NET &quot;INST_DDR2_RAM_CORE/top_00/data_path0/fifo_1_wr_en&lt;1&gt;&quot; MAXDELAY = 3.007         ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>1.547</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>1.460</twSlack><twNet>INST_DDR2_RAM_CORE/top_00/data_path0/fifo_1_wr_en&lt;1&gt;</twNet><twDel>1.547</twDel><twTimeConst>3.007</twTimeConst><twAbsSlack>1.460</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X3Y71.X</twSrc><twDest>SLICE_X0Y71.SR</twDest><twNetDelInfo twAcc="twRouted">0.327</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X3Y71.X</twSrc><twDest>SLICE_X2Y79.SR</twDest><twNetDelInfo twAcc="twRouted">0.457</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X3Y71.X</twSrc><twDest>SLICE_X2Y69.SR</twDest><twNetDelInfo twAcc="twRouted">0.858</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X3Y71.X</twSrc><twDest>SLICE_X2Y77.SR</twDest><twNetDelInfo twAcc="twRouted">0.454</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X3Y71.X</twSrc><twDest>SLICE_X0Y77.SR</twDest><twNetDelInfo twAcc="twRouted">0.726</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X3Y71.X</twSrc><twDest>SLICE_X2Y71.SR</twDest><twNetDelInfo twAcc="twRouted">0.436</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X3Y71.X</twSrc><twDest>SLICE_X0Y69.SR</twDest><twNetDelInfo twAcc="twRouted">0.854</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X3Y71.X</twSrc><twDest>SLICE_X0Y79.SR</twDest><twNetDelInfo twAcc="twRouted">1.547</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X3Y71.X</twSrc><twDest>SLICE_X3Y70.CE</twDest><twNetDelInfo twAcc="twRouted">1.267</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X3Y71.X</twSrc><twDest>SLICE_X3Y69.CE</twDest><twNetDelInfo twAcc="twRouted">0.702</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="24" twConstType="NETDELAY" ><twConstHead uID="18"><twConstName UCFConstName="NET &quot;INST_DDR2_RAM_CORE/top_00/data_path0/fifo*_wr_addr*&quot;           MAXDELAY = 6390 ps;" ScopeName="">NET &quot;INST_DDR2_RAM_CORE/top_00/data_path0/fifo_1_wr_addr&lt;4&gt;&quot; MAXDELAY = 6.39         ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>1.460</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>4.930</twSlack><twNet>INST_DDR2_RAM_CORE/top_00/data_path0/fifo_1_wr_addr&lt;4&gt;</twNet><twDel>1.460</twDel><twTimeConst>6.390</twTimeConst><twAbsSlack>4.930</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X3Y69.YQ</twSrc><twDest>SLICE_X0Y71.G1</twDest><twNetDelInfo twAcc="twRouted">1.137</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X3Y69.YQ</twSrc><twDest>SLICE_X2Y79.G1</twDest><twNetDelInfo twAcc="twRouted">1.212</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X3Y69.YQ</twSrc><twDest>SLICE_X2Y69.G1</twDest><twNetDelInfo twAcc="twRouted">0.663</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X3Y69.YQ</twSrc><twDest>SLICE_X2Y77.G1</twDest><twNetDelInfo twAcc="twRouted">1.212</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X3Y69.YQ</twSrc><twDest>SLICE_X0Y77.G1</twDest><twNetDelInfo twAcc="twRouted">1.399</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X3Y69.YQ</twSrc><twDest>SLICE_X2Y71.G1</twDest><twNetDelInfo twAcc="twRouted">0.602</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X3Y69.YQ</twSrc><twDest>SLICE_X0Y69.G1</twDest><twNetDelInfo twAcc="twRouted">0.878</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X3Y69.YQ</twSrc><twDest>SLICE_X0Y79.G1</twDest><twNetDelInfo twAcc="twRouted">1.460</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X3Y69.YQ</twSrc><twDest>SLICE_X3Y70.F3</twDest><twNetDelInfo twAcc="twRouted">0.963</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X3Y69.YQ</twSrc><twDest>SLICE_X3Y70.G3</twDest><twNetDelInfo twAcc="twRouted">0.995</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X3Y69.YQ</twSrc><twDest>SLICE_X3Y69.F4</twDest><twNetDelInfo twAcc="twRouted">0.542</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="25" twConstType="NETDELAY" ><twConstHead uID="19"><twConstName UCFConstName="NET &quot;INST_DDR2_RAM_CORE/top_00/data_path0/fifo*_wr_addr*&quot;           MAXDELAY = 6390 ps;" ScopeName="">NET &quot;INST_DDR2_RAM_CORE/top_00/data_path0/fifo_1_wr_addr&lt;5&gt;&quot; MAXDELAY = 6.39         ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>1.536</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>4.854</twSlack><twNet>INST_DDR2_RAM_CORE/top_00/data_path0/fifo_1_wr_addr&lt;5&gt;</twNet><twDel>1.536</twDel><twTimeConst>6.390</twTimeConst><twAbsSlack>4.854</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X3Y69.XQ</twSrc><twDest>SLICE_X0Y71.G2</twDest><twNetDelInfo twAcc="twRouted">0.694</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X3Y69.XQ</twSrc><twDest>SLICE_X2Y79.G2</twDest><twNetDelInfo twAcc="twRouted">1.536</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X3Y69.XQ</twSrc><twDest>SLICE_X2Y69.G2</twDest><twNetDelInfo twAcc="twRouted">0.698</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X3Y69.XQ</twSrc><twDest>SLICE_X2Y77.G2</twDest><twNetDelInfo twAcc="twRouted">1.314</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X3Y69.XQ</twSrc><twDest>SLICE_X0Y77.G2</twDest><twNetDelInfo twAcc="twRouted">1.307</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X3Y69.XQ</twSrc><twDest>SLICE_X2Y71.G2</twDest><twNetDelInfo twAcc="twRouted">0.699</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X3Y69.XQ</twSrc><twDest>SLICE_X0Y69.G2</twDest><twNetDelInfo twAcc="twRouted">0.698</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X3Y69.XQ</twSrc><twDest>SLICE_X0Y79.G2</twDest><twNetDelInfo twAcc="twRouted">1.308</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X3Y69.XQ</twSrc><twDest>SLICE_X3Y70.F2</twDest><twNetDelInfo twAcc="twRouted">0.691</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X3Y69.XQ</twSrc><twDest>SLICE_X3Y70.G2</twDest><twNetDelInfo twAcc="twRouted">0.673</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X3Y69.XQ</twSrc><twDest>SLICE_X3Y69.F1</twDest><twNetDelInfo twAcc="twRouted">0.793</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X3Y69.XQ</twSrc><twDest>SLICE_X3Y69.G1</twDest><twNetDelInfo twAcc="twRouted">0.806</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="26" twConstType="NETDELAY" ><twConstHead uID="20"><twConstName UCFConstName="NET &quot;INST_DDR2_RAM_CORE/top_00/data_path0/fifo*_wr_addr*&quot;           MAXDELAY = 6390 ps;" ScopeName="">NET &quot;INST_DDR2_RAM_CORE/top_00/data_path0/fifo_1_wr_addr&lt;6&gt;&quot; MAXDELAY = 6.39         ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>1.217</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>5.173</twSlack><twNet>INST_DDR2_RAM_CORE/top_00/data_path0/fifo_1_wr_addr&lt;6&gt;</twNet><twDel>1.217</twDel><twTimeConst>6.390</twTimeConst><twAbsSlack>5.173</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X3Y70.YQ</twSrc><twDest>SLICE_X0Y71.G3</twDest><twNetDelInfo twAcc="twRouted">1.097</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X3Y70.YQ</twSrc><twDest>SLICE_X2Y79.G3</twDest><twNetDelInfo twAcc="twRouted">1.217</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X3Y70.YQ</twSrc><twDest>SLICE_X2Y69.G3</twDest><twNetDelInfo twAcc="twRouted">0.551</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X3Y70.YQ</twSrc><twDest>SLICE_X2Y77.G3</twDest><twNetDelInfo twAcc="twRouted">0.949</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X3Y70.YQ</twSrc><twDest>SLICE_X0Y77.G3</twDest><twNetDelInfo twAcc="twRouted">0.672</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X3Y70.YQ</twSrc><twDest>SLICE_X2Y71.G3</twDest><twNetDelInfo twAcc="twRouted">0.800</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X3Y70.YQ</twSrc><twDest>SLICE_X0Y69.G3</twDest><twNetDelInfo twAcc="twRouted">0.828</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X3Y70.YQ</twSrc><twDest>SLICE_X0Y79.G3</twDest><twNetDelInfo twAcc="twRouted">0.941</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X3Y70.YQ</twSrc><twDest>SLICE_X3Y70.F4</twDest><twNetDelInfo twAcc="twRouted">0.511</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X3Y70.YQ</twSrc><twDest>SLICE_X3Y70.G4</twDest><twNetDelInfo twAcc="twRouted">0.513</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X3Y70.YQ</twSrc><twDest>SLICE_X3Y69.F2</twDest><twNetDelInfo twAcc="twRouted">0.630</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X3Y70.YQ</twSrc><twDest>SLICE_X3Y69.G2</twDest><twNetDelInfo twAcc="twRouted">0.612</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="27" twConstType="NETDELAY" ><twConstHead uID="21"><twConstName UCFConstName="NET &quot;INST_DDR2_RAM_CORE/top_00/data_path0/fifo*_wr_addr*&quot;           MAXDELAY = 6390 ps;" ScopeName="">NET &quot;INST_DDR2_RAM_CORE/top_00/data_path0/fifo_1_wr_addr&lt;7&gt;&quot; MAXDELAY = 6.39         ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>1.549</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>4.841</twSlack><twNet>INST_DDR2_RAM_CORE/top_00/data_path0/fifo_1_wr_addr&lt;7&gt;</twNet><twDel>1.549</twDel><twTimeConst>6.390</twTimeConst><twAbsSlack>4.841</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X3Y70.XQ</twSrc><twDest>SLICE_X0Y71.G4</twDest><twNetDelInfo twAcc="twRouted">0.666</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X3Y70.XQ</twSrc><twDest>SLICE_X2Y79.G4</twDest><twNetDelInfo twAcc="twRouted">1.280</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X3Y70.XQ</twSrc><twDest>SLICE_X2Y69.G4</twDest><twNetDelInfo twAcc="twRouted">0.600</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X3Y70.XQ</twSrc><twDest>SLICE_X2Y77.G4</twDest><twNetDelInfo twAcc="twRouted">1.549</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X3Y70.XQ</twSrc><twDest>SLICE_X0Y77.G4</twDest><twNetDelInfo twAcc="twRouted">1.141</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X3Y70.XQ</twSrc><twDest>SLICE_X2Y71.G4</twDest><twNetDelInfo twAcc="twRouted">1.282</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X3Y70.XQ</twSrc><twDest>SLICE_X0Y69.G4</twDest><twNetDelInfo twAcc="twRouted">1.473</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X3Y70.XQ</twSrc><twDest>SLICE_X0Y79.G4</twDest><twNetDelInfo twAcc="twRouted">1.285</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X3Y70.XQ</twSrc><twDest>SLICE_X3Y70.F1</twDest><twNetDelInfo twAcc="twRouted">1.349</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X3Y70.XQ</twSrc><twDest>SLICE_X3Y70.G1</twDest><twNetDelInfo twAcc="twRouted">1.362</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X3Y70.XQ</twSrc><twDest>SLICE_X3Y69.F3</twDest><twNetDelInfo twAcc="twRouted">0.585</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X3Y70.XQ</twSrc><twDest>SLICE_X3Y69.G3</twDest><twNetDelInfo twAcc="twRouted">0.617</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="28" twConstType="NETDELAY" ><twConstHead uID="22"><twConstName UCFConstName="NET &quot;INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_delay*dqs_delay_col*/delay*&quot;  MAXDELAY = 190 ps;" ScopeName="">NET         &quot;INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col0/delay5&quot;         MAXDELAY = 0.19 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.155</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.035</twSlack><twNet>INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col0/delay5</twNet><twDel>0.155</twDel><twTimeConst>0.190</twTimeConst><twAbsSlack>0.035</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X3Y55.Y</twSrc><twDest>SLICE_X2Y55.F1</twDest><twNetDelInfo twAcc="twRouted">0.155</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="29" twConstType="NETDELAY" ><twConstHead uID="23"><twConstName UCFConstName="NET &quot;INST_DDR2_RAM_CORE/top_00/dqs_int_delay_in*&quot; MAXDELAY = 580 ps;" ScopeName="">NET &quot;INST_DDR2_RAM_CORE/top_00/dqs_int_delay_in&lt;0&gt;&quot; MAXDELAY = 0.58 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.557</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.023</twSlack><twNet>INST_DDR2_RAM_CORE/top_00/dqs_int_delay_in&lt;0&gt;</twNet><twDel>0.557</twDel><twTimeConst>0.580</twTimeConst><twAbsSlack>0.023</twAbsSlack><twDetNet><twNetDel><twSrc>K3.I</twSrc><twDest>SLICE_X0Y54.F3</twDest><twNetDelInfo twAcc="twRouted">0.437</twNetDelInfo></twNetDel><twNetDel><twSrc>K3.I</twSrc><twDest>SLICE_X0Y54.G3</twDest><twNetDelInfo twAcc="twRouted">0.436</twNetDelInfo></twNetDel><twNetDel><twSrc>K3.I</twSrc><twDest>SLICE_X0Y55.F3</twDest><twNetDelInfo twAcc="twRouted">0.437</twNetDelInfo></twNetDel><twNetDel><twSrc>K3.I</twSrc><twDest>SLICE_X0Y55.G4</twDest><twNetDelInfo twAcc="twRouted">0.477</twNetDelInfo></twNetDel><twNetDel><twSrc>K3.I</twSrc><twDest>SLICE_X2Y54.F3</twDest><twNetDelInfo twAcc="twRouted">0.450</twNetDelInfo></twNetDel><twNetDel><twSrc>K3.I</twSrc><twDest>SLICE_X2Y54.G4</twDest><twNetDelInfo twAcc="twRouted">0.485</twNetDelInfo></twNetDel><twNetDel><twSrc>K3.I</twSrc><twDest>SLICE_X2Y55.F4</twDest><twNetDelInfo twAcc="twRouted">0.439</twNetDelInfo></twNetDel><twNetDel><twSrc>K3.I</twSrc><twDest>SLICE_X2Y55.G3</twDest><twNetDelInfo twAcc="twRouted">0.451</twNetDelInfo></twNetDel><twNetDel><twSrc>K3.I</twSrc><twDest>SLICE_X3Y54.G2</twDest><twNetDelInfo twAcc="twRouted">0.512</twNetDelInfo></twNetDel><twNetDel><twSrc>K3.I</twSrc><twDest>SLICE_X1Y54.G3</twDest><twNetDelInfo twAcc="twRouted">0.450</twNetDelInfo></twNetDel><twNetDel><twSrc>K3.I</twSrc><twDest>SLICE_X3Y55.G2</twDest><twNetDelInfo twAcc="twRouted">0.512</twNetDelInfo></twNetDel><twNetDel><twSrc>K3.I</twSrc><twDest>SLICE_X1Y55.G1</twDest><twNetDelInfo twAcc="twRouted">0.557</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="30" twConstType="NETDELAY" ><twConstHead uID="24"><twConstName UCFConstName="NET &quot;INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_delay*dqs_delay_col*/delay*&quot;  MAXDELAY = 190 ps;" ScopeName="">NET         &quot;INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col0/delay3&quot;         MAXDELAY = 0.19 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.121</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.069</twSlack><twNet>INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col0/delay3</twNet><twDel>0.121</twDel><twTimeConst>0.190</twTimeConst><twAbsSlack>0.069</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X3Y54.Y</twSrc><twDest>SLICE_X2Y55.G2</twDest><twNetDelInfo twAcc="twRouted">0.121</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="31" twConstType="NETDELAY" ><twConstHead uID="25"><twConstName UCFConstName="NET &quot;INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_delay*dqs_delay_col*/delay*&quot;  MAXDELAY = 190 ps;" ScopeName="">NET         &quot;INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col0/delay4&quot;         MAXDELAY = 0.19 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>1</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.382</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>-0.192</twSlack><twNet>INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col0/delay4</twNet><twDel>0.382</twDel><twNotMet></twNotMet><twTimeConst>0.190</twTimeConst><twAbsSlack>0.192</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X2Y55.Y</twSrc><twDest>SLICE_X3Y55.G3</twDest><twNetDelInfo twAcc="twRouted">0.382</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="32" twConstType="NETDELAY" ><twConstHead uID="26"><twConstName UCFConstName="NET &quot;INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_delay*dqs_delay_col*/delay*&quot;  MAXDELAY = 190 ps;" ScopeName="">NET         &quot;INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col0/delay1&quot;         MAXDELAY = 0.19 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.165</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.025</twSlack><twNet>INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col0/delay1</twNet><twDel>0.165</twDel><twTimeConst>0.190</twTimeConst><twAbsSlack>0.025</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X2Y54.X</twSrc><twDest>SLICE_X2Y54.G1</twDest><twNetDelInfo twAcc="twRouted">0.165</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="33" twConstType="NETDELAY" ><twConstHead uID="27"><twConstName UCFConstName="NET &quot;INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_delay*dqs_delay_col*/delay*&quot;  MAXDELAY = 190 ps;" ScopeName="">NET         &quot;INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col0/delay2&quot;         MAXDELAY = 0.19 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.186</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.004</twSlack><twNet>INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col0/delay2</twNet><twDel>0.186</twDel><twTimeConst>0.190</twTimeConst><twAbsSlack>0.004</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X2Y54.Y</twSrc><twDest>SLICE_X3Y54.G1</twDest><twNetDelInfo twAcc="twRouted">0.186</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="34" twConstType="NETDELAY" ><twConstHead uID="28"><twConstName UCFConstName="NET &quot;INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_delay*dqs_delay_col*/delay*&quot;  MAXDELAY = 190 ps;" ScopeName="">NET         &quot;INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay5&quot;         MAXDELAY = 0.19 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.155</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.035</twSlack><twNet>INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay5</twNet><twDel>0.155</twDel><twTimeConst>0.190</twTimeConst><twAbsSlack>0.035</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X1Y55.Y</twSrc><twDest>SLICE_X0Y55.F1</twDest><twNetDelInfo twAcc="twRouted">0.155</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="35" twConstType="NETDELAY" ><twConstHead uID="29"><twConstName UCFConstName="NET &quot;INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_delay*dqs_delay_col*/delay*&quot;  MAXDELAY = 190 ps;" ScopeName="">NET         &quot;INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay3&quot;         MAXDELAY = 0.19 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.121</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.069</twSlack><twNet>INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay3</twNet><twDel>0.121</twDel><twTimeConst>0.190</twTimeConst><twAbsSlack>0.069</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X1Y54.Y</twSrc><twDest>SLICE_X0Y55.G2</twDest><twNetDelInfo twAcc="twRouted">0.121</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="36" twConstType="NETDELAY" ><twConstHead uID="30"><twConstName UCFConstName="NET &quot;INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_delay*dqs_delay_col*/delay*&quot;  MAXDELAY = 190 ps;" ScopeName="">NET         &quot;INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay4&quot;         MAXDELAY = 0.19 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.105</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.085</twSlack><twNet>INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay4</twNet><twDel>0.105</twDel><twTimeConst>0.190</twTimeConst><twAbsSlack>0.085</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X0Y55.Y</twSrc><twDest>SLICE_X1Y55.G2</twDest><twNetDelInfo twAcc="twRouted">0.105</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="37" twConstType="NETDELAY" ><twConstHead uID="31"><twConstName UCFConstName="NET &quot;INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_delay*dqs_delay_col*/delay*&quot;  MAXDELAY = 190 ps;" ScopeName="">NET         &quot;INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay1&quot;         MAXDELAY = 0.19 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.165</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.025</twSlack><twNet>INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay1</twNet><twDel>0.165</twDel><twTimeConst>0.190</twTimeConst><twAbsSlack>0.025</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X0Y54.X</twSrc><twDest>SLICE_X0Y54.G1</twDest><twNetDelInfo twAcc="twRouted">0.165</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="38" twConstType="NETDELAY" ><twConstHead uID="32"><twConstName UCFConstName="NET &quot;INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_delay*dqs_delay_col*/delay*&quot;  MAXDELAY = 190 ps;" ScopeName="">NET         &quot;INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay2&quot;         MAXDELAY = 0.19 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.186</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.004</twSlack><twNet>INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay2</twNet><twDel>0.186</twDel><twTimeConst>0.190</twTimeConst><twAbsSlack>0.004</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X0Y54.Y</twSrc><twDest>SLICE_X1Y54.G1</twDest><twNetDelInfo twAcc="twRouted">0.186</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="39" twConstType="NETDELAY" ><twConstHead uID="33"><twConstName UCFConstName="NET &quot;INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_delay*dqs_delay_col*/delay*&quot;  MAXDELAY = 190 ps;" ScopeName="">NET         &quot;INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_delay[1].dqs_delay_col0/delay5&quot;         MAXDELAY = 0.19 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.155</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.035</twSlack><twNet>INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_delay[1].dqs_delay_col0/delay5</twNet><twDel>0.155</twDel><twTimeConst>0.190</twTimeConst><twAbsSlack>0.035</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X3Y75.Y</twSrc><twDest>SLICE_X2Y75.F1</twDest><twNetDelInfo twAcc="twRouted">0.155</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="40" twConstType="NETDELAY" ><twConstHead uID="34"><twConstName UCFConstName="NET &quot;INST_DDR2_RAM_CORE/top_00/dqs_int_delay_in*&quot; MAXDELAY = 580 ps;" ScopeName="">NET &quot;INST_DDR2_RAM_CORE/top_00/dqs_int_delay_in&lt;1&gt;&quot; MAXDELAY = 0.58 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.500</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.080</twSlack><twNet>INST_DDR2_RAM_CORE/top_00/dqs_int_delay_in&lt;1&gt;</twNet><twDel>0.500</twDel><twTimeConst>0.580</twTimeConst><twAbsSlack>0.080</twAbsSlack><twDetNet><twNetDel><twSrc>K6.I</twSrc><twDest>SLICE_X3Y75.G2</twDest><twNetDelInfo twAcc="twRouted">0.500</twNetDelInfo></twNetDel><twNetDel><twSrc>K6.I</twSrc><twDest>SLICE_X1Y75.G3</twDest><twNetDelInfo twAcc="twRouted">0.498</twNetDelInfo></twNetDel><twNetDel><twSrc>K6.I</twSrc><twDest>SLICE_X3Y74.G2</twDest><twNetDelInfo twAcc="twRouted">0.500</twNetDelInfo></twNetDel><twNetDel><twSrc>K6.I</twSrc><twDest>SLICE_X1Y74.G3</twDest><twNetDelInfo twAcc="twRouted">0.498</twNetDelInfo></twNetDel><twNetDel><twSrc>K6.I</twSrc><twDest>SLICE_X0Y74.F3</twDest><twNetDelInfo twAcc="twRouted">0.425</twNetDelInfo></twNetDel><twNetDel><twSrc>K6.I</twSrc><twDest>SLICE_X0Y74.G4</twDest><twNetDelInfo twAcc="twRouted">0.477</twNetDelInfo></twNetDel><twNetDel><twSrc>K6.I</twSrc><twDest>SLICE_X0Y75.F4</twDest><twNetDelInfo twAcc="twRouted">0.431</twNetDelInfo></twNetDel><twNetDel><twSrc>K6.I</twSrc><twDest>SLICE_X0Y75.G3</twDest><twNetDelInfo twAcc="twRouted">0.436</twNetDelInfo></twNetDel><twNetDel><twSrc>K6.I</twSrc><twDest>SLICE_X2Y74.F4</twDest><twNetDelInfo twAcc="twRouted">0.439</twNetDelInfo></twNetDel><twNetDel><twSrc>K6.I</twSrc><twDest>SLICE_X2Y74.G3</twDest><twNetDelInfo twAcc="twRouted">0.439</twNetDelInfo></twNetDel><twNetDel><twSrc>K6.I</twSrc><twDest>SLICE_X2Y75.F4</twDest><twNetDelInfo twAcc="twRouted">0.439</twNetDelInfo></twNetDel><twNetDel><twSrc>K6.I</twSrc><twDest>SLICE_X2Y75.G3</twDest><twNetDelInfo twAcc="twRouted">0.439</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="41" twConstType="NETDELAY" ><twConstHead uID="35"><twConstName UCFConstName="NET &quot;INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_delay*dqs_delay_col*/delay*&quot;  MAXDELAY = 190 ps;" ScopeName="">NET         &quot;INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_delay[1].dqs_delay_col0/delay3&quot;         MAXDELAY = 0.19 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.121</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.069</twSlack><twNet>INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_delay[1].dqs_delay_col0/delay3</twNet><twDel>0.121</twDel><twTimeConst>0.190</twTimeConst><twAbsSlack>0.069</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X3Y74.Y</twSrc><twDest>SLICE_X2Y75.G2</twDest><twNetDelInfo twAcc="twRouted">0.121</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="42" twConstType="NETDELAY" ><twConstHead uID="36"><twConstName UCFConstName="NET &quot;INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_delay*dqs_delay_col*/delay*&quot;  MAXDELAY = 190 ps;" ScopeName="">NET         &quot;INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_delay[1].dqs_delay_col0/delay4&quot;         MAXDELAY = 0.19 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>1</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.341</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>-0.151</twSlack><twNet>INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_delay[1].dqs_delay_col0/delay4</twNet><twDel>0.341</twDel><twNotMet></twNotMet><twTimeConst>0.190</twTimeConst><twAbsSlack>0.151</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X2Y75.Y</twSrc><twDest>SLICE_X3Y75.G4</twDest><twNetDelInfo twAcc="twRouted">0.341</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="43" twConstType="NETDELAY" ><twConstHead uID="37"><twConstName UCFConstName="NET &quot;INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_delay*dqs_delay_col*/delay*&quot;  MAXDELAY = 190 ps;" ScopeName="">NET         &quot;INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_delay[1].dqs_delay_col0/delay1&quot;         MAXDELAY = 0.19 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.165</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.025</twSlack><twNet>INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_delay[1].dqs_delay_col0/delay1</twNet><twDel>0.165</twDel><twTimeConst>0.190</twTimeConst><twAbsSlack>0.025</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X2Y74.X</twSrc><twDest>SLICE_X2Y74.G1</twDest><twNetDelInfo twAcc="twRouted">0.165</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="44" twConstType="NETDELAY" ><twConstHead uID="38"><twConstName UCFConstName="NET &quot;INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_delay*dqs_delay_col*/delay*&quot;  MAXDELAY = 190 ps;" ScopeName="">NET         &quot;INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_delay[1].dqs_delay_col0/delay2&quot;         MAXDELAY = 0.19 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.186</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.004</twSlack><twNet>INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_delay[1].dqs_delay_col0/delay2</twNet><twDel>0.186</twDel><twTimeConst>0.190</twTimeConst><twAbsSlack>0.004</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X2Y74.Y</twSrc><twDest>SLICE_X3Y74.G1</twDest><twNetDelInfo twAcc="twRouted">0.186</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="45" twConstType="NETDELAY" ><twConstHead uID="39"><twConstName UCFConstName="NET &quot;INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_delay*dqs_delay_col*/delay*&quot;  MAXDELAY = 190 ps;" ScopeName="">NET         &quot;INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_delay[1].dqs_delay_col1/delay5&quot;         MAXDELAY = 0.19 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.155</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.035</twSlack><twNet>INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_delay[1].dqs_delay_col1/delay5</twNet><twDel>0.155</twDel><twTimeConst>0.190</twTimeConst><twAbsSlack>0.035</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X1Y75.Y</twSrc><twDest>SLICE_X0Y75.F1</twDest><twNetDelInfo twAcc="twRouted">0.155</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="46" twConstType="NETDELAY" ><twConstHead uID="40"><twConstName UCFConstName="NET &quot;INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_delay*dqs_delay_col*/delay*&quot;  MAXDELAY = 190 ps;" ScopeName="">NET         &quot;INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_delay[1].dqs_delay_col1/delay3&quot;         MAXDELAY = 0.19 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.121</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.069</twSlack><twNet>INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_delay[1].dqs_delay_col1/delay3</twNet><twDel>0.121</twDel><twTimeConst>0.190</twTimeConst><twAbsSlack>0.069</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X1Y74.Y</twSrc><twDest>SLICE_X0Y75.G2</twDest><twNetDelInfo twAcc="twRouted">0.121</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="47" twConstType="NETDELAY" ><twConstHead uID="41"><twConstName UCFConstName="NET &quot;INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_delay*dqs_delay_col*/delay*&quot;  MAXDELAY = 190 ps;" ScopeName="">NET         &quot;INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_delay[1].dqs_delay_col1/delay4&quot;         MAXDELAY = 0.19 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.105</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.085</twSlack><twNet>INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_delay[1].dqs_delay_col1/delay4</twNet><twDel>0.105</twDel><twTimeConst>0.190</twTimeConst><twAbsSlack>0.085</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X0Y75.Y</twSrc><twDest>SLICE_X1Y75.G2</twDest><twNetDelInfo twAcc="twRouted">0.105</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="48" twConstType="NETDELAY" ><twConstHead uID="42"><twConstName UCFConstName="NET &quot;INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_delay*dqs_delay_col*/delay*&quot;  MAXDELAY = 190 ps;" ScopeName="">NET         &quot;INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_delay[1].dqs_delay_col1/delay1&quot;         MAXDELAY = 0.19 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.165</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.025</twSlack><twNet>INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_delay[1].dqs_delay_col1/delay1</twNet><twDel>0.165</twDel><twTimeConst>0.190</twTimeConst><twAbsSlack>0.025</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X0Y74.X</twSrc><twDest>SLICE_X0Y74.G1</twDest><twNetDelInfo twAcc="twRouted">0.165</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="49" twConstType="NETDELAY" ><twConstHead uID="43"><twConstName UCFConstName="NET &quot;INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_delay*dqs_delay_col*/delay*&quot;  MAXDELAY = 190 ps;" ScopeName="">NET         &quot;INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_delay[1].dqs_delay_col1/delay2&quot;         MAXDELAY = 0.19 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.186</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.004</twSlack><twNet>INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_delay[1].dqs_delay_col1/delay2</twNet><twDel>0.186</twDel><twTimeConst>0.190</twTimeConst><twAbsSlack>0.004</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X0Y74.Y</twSrc><twDest>SLICE_X1Y74.G1</twDest><twNetDelInfo twAcc="twRouted">0.186</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="50" twConstType="NETDELAY" ><twConstHead uID="44"><twConstName UCFConstName="NET &quot;INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/rst_dqs_div_delayed/delay*&quot;  MAXDELAY = 200 ps;" ScopeName="">NET         &quot;INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/rst_dqs_div_delayed/delay5&quot;         MAXDELAY = 0.2 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.074</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.126</twSlack><twNet>INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/rst_dqs_div_delayed/delay5</twNet><twDel>0.074</twDel><twTimeConst>0.200</twTimeConst><twAbsSlack>0.126</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X1Y66.Y</twSrc><twDest>SLICE_X0Y67.F2</twDest><twNetDelInfo twAcc="twRouted">0.074</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="51" twConstType="NETDELAY" ><twConstHead uID="45"><twConstName UCFConstName="NET &quot;INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/rst_dqs_div&quot;  MAXDELAY = 3007 ps;" ScopeName="">NET &quot;INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/rst_dqs_div&quot;         MAXDELAY = 3.007 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>1.669</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>1.338</twSlack><twNet>INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/rst_dqs_div</twNet><twDel>1.669</twDel><twTimeConst>3.007</twTimeConst><twAbsSlack>1.338</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X0Y67.X</twSrc><twDest>SLICE_X3Y72.F1</twDest><twNetDelInfo twAcc="twRouted">0.815</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X0Y67.X</twSrc><twDest>SLICE_X3Y72.G1</twDest><twNetDelInfo twAcc="twRouted">0.828</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X0Y67.X</twSrc><twDest>SLICE_X3Y53.F3</twDest><twNetDelInfo twAcc="twRouted">1.339</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X0Y67.X</twSrc><twDest>SLICE_X3Y53.G1</twDest><twNetDelInfo twAcc="twRouted">1.192</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X0Y67.X</twSrc><twDest>SLICE_X1Y72.BY</twDest><twNetDelInfo twAcc="twRouted">0.926</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X0Y67.X</twSrc><twDest>SLICE_X1Y53.BY</twDest><twNetDelInfo twAcc="twRouted">1.669</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="52" twConstType="NETDELAY" ><twConstHead uID="46"><twConstName UCFConstName="NET &quot;INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/rst_dqs_div_delayed/delay*&quot;  MAXDELAY = 200 ps;" ScopeName="">NET         &quot;INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/rst_dqs_div_delayed/delay3&quot;         MAXDELAY = 0.2 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.155</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.045</twSlack><twNet>INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/rst_dqs_div_delayed/delay3</twNet><twDel>0.155</twDel><twTimeConst>0.200</twTimeConst><twAbsSlack>0.045</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X1Y67.Y</twSrc><twDest>SLICE_X0Y66.F1</twDest><twNetDelInfo twAcc="twRouted">0.155</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="53" twConstType="NETDELAY" ><twConstHead uID="47"><twConstName UCFConstName="NET &quot;INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/rst_dqs_div_delayed/delay*&quot;  MAXDELAY = 200 ps;" ScopeName="">NET         &quot;INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/rst_dqs_div_delayed/delay4&quot;         MAXDELAY = 0.2 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.046</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.154</twSlack><twNet>INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/rst_dqs_div_delayed/delay4</twNet><twDel>0.046</twDel><twTimeConst>0.200</twTimeConst><twAbsSlack>0.154</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X0Y66.X</twSrc><twDest>SLICE_X1Y66.G4</twDest><twNetDelInfo twAcc="twRouted">0.046</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="54" twConstType="NETDELAY" ><twConstHead uID="48"><twConstName UCFConstName="NET &quot;INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/rst_dqs_div_delayed/delay*&quot;  MAXDELAY = 200 ps;" ScopeName="">NET         &quot;INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/rst_dqs_div_delayed/delay1&quot;         MAXDELAY = 0.2 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.044</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.156</twSlack><twNet>INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/rst_dqs_div_delayed/delay1</twNet><twDel>0.044</twDel><twTimeConst>0.200</twTimeConst><twAbsSlack>0.156</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X1Y66.X</twSrc><twDest>SLICE_X0Y67.G3</twDest><twNetDelInfo twAcc="twRouted">0.044</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="55" twConstType="NETDELAY" ><twConstHead uID="49"><twConstName UCFConstName="NET &quot;INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/rst_dqs_div_delayed/delay*&quot;  MAXDELAY = 200 ps;" ScopeName="">NET         &quot;INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/rst_dqs_div_delayed/delay2&quot;         MAXDELAY = 0.2 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>1</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.341</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>-0.141</twSlack><twNet>INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/rst_dqs_div_delayed/delay2</twNet><twDel>0.341</twDel><twNotMet></twNotMet><twTimeConst>0.200</twTimeConst><twAbsSlack>0.141</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X0Y67.Y</twSrc><twDest>SLICE_X1Y67.G4</twDest><twNetDelInfo twAcc="twRouted">0.341</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="56" twConstType="NETDELAY" ><twConstHead uID="50"><twConstName UCFConstName="NET &quot;INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/tap_dly0/tap[7]&quot;  MAXDELAY = 400ps;" ScopeName="">NET &quot;INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/tap_dly0/tap&lt;7&gt;&quot; MAXDELAY         = 0.4 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.398</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.002</twSlack><twNet>INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/tap_dly0/tap&lt;7&gt;</twNet><twDel>0.398</twDel><twTimeConst>0.400</twTimeConst><twAbsSlack>0.002</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X29Y23.X</twSrc><twDest>SLICE_X28Y20.G2</twDest><twNetDelInfo twAcc="twRouted">0.398</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="57" twConstType="NETDELAY" ><twConstHead uID="51"><twConstName UCFConstName="NET &quot;INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/tap_dly0/tap[7]&quot;  MAXDELAY = 400ps;" ScopeName="">NET &quot;INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/tap_dly0/tap&lt;15&gt;&quot;         MAXDELAY = 0.4 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.398</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.002</twSlack><twNet>INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/tap_dly0/tap&lt;15&gt;</twNet><twDel>0.398</twDel><twTimeConst>0.400</twTimeConst><twAbsSlack>0.002</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X29Y21.X</twSrc><twDest>SLICE_X28Y18.G2</twDest><twNetDelInfo twAcc="twRouted">0.398</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="58" twConstType="NETDELAY" ><twConstHead uID="52"><twConstName UCFConstName="NET &quot;INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/tap_dly0/tap[7]&quot;  MAXDELAY = 400ps;" ScopeName="">NET &quot;INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/tap_dly0/tap&lt;23&gt;&quot;         MAXDELAY = 0.4 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.398</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.002</twSlack><twNet>INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/tap_dly0/tap&lt;23&gt;</twNet><twDel>0.398</twDel><twTimeConst>0.400</twTimeConst><twAbsSlack>0.002</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X29Y19.X</twSrc><twDest>SLICE_X28Y16.G2</twDest><twNetDelInfo twAcc="twRouted">0.398</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="59" twConstType="PERIOD" ><twConstHead uID="53"><twConstName UCFConstName="TIMESPEC &quot;TS_SYS_CLK&quot; = PERIOD &quot;SYS_CLK&quot;  7.5187  ns HIGH 50 %;" ScopeName="">TS_SYS_CLK = PERIOD TIMEGRP &quot;SYS_CLK&quot; 7.5187 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>4.800</twMinPer></twConstHead><twPinLimitRpt anchorID="60"><twPinLimitBanner>Component Switching Limit Checks: TS_SYS_CLK = PERIOD TIMEGRP &quot;SYS_CLK&quot; 7.5187 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="61" type="MINLOWPULSE" name="Tdcmpw_CLKIN_100_150" slack="2.718" period="7.518" constraintValue="3.759" deviceLimit="2.400" physResource="INST_DDR2_RAM_CORE/infrastructure_top0/clk_dcm0/DCM_INST1/DCM_SP/CLKIN" logResource="INST_DDR2_RAM_CORE/infrastructure_top0/clk_dcm0/DCM_INST1/DCM_SP/CLKIN" locationPin="DCM_X1Y0.CLKIN" clockNet="INST_DDR2_RAM_CORE/infrastructure_top0/sys_clk_ibuf"/><twPinLimit anchorID="62" type="MINHIGHPULSE" name="Tdcmpw_CLKIN_100_150" slack="2.718" period="7.518" constraintValue="3.759" deviceLimit="2.400" physResource="INST_DDR2_RAM_CORE/infrastructure_top0/clk_dcm0/DCM_INST1/DCM_SP/CLKIN" logResource="INST_DDR2_RAM_CORE/infrastructure_top0/clk_dcm0/DCM_INST1/DCM_SP/CLKIN" locationPin="DCM_X1Y0.CLKIN" clockNet="INST_DDR2_RAM_CORE/infrastructure_top0/sys_clk_ibuf"/><twPinLimit anchorID="63" type="MINPERIOD" name="Tdcmpc" slack="3.519" period="7.518" constraintValue="7.518" deviceLimit="3.999" freqLimit="250.063" physResource="INST_DDR2_RAM_CORE/infrastructure_top0/clk_dcm0/DCM_INST1/DCM_SP/CLKIN" logResource="INST_DDR2_RAM_CORE/infrastructure_top0/clk_dcm0/DCM_INST1/DCM_SP/CLKIN" locationPin="DCM_X1Y0.CLKIN" clockNet="INST_DDR2_RAM_CORE/infrastructure_top0/sys_clk_ibuf"/></twPinLimitRpt></twConst><twConst anchorID="64" twConstType="PERIOD" ><twConstHead uID="54"><twConstName UCFConstName="TIMESPEC &quot;TS_SYS_CLK&quot; = PERIOD &quot;SYS_CLK&quot;  7.5187  ns HIGH 50 %;" ScopeName="">TS_INST_DDR2_RAM_CORE_infrastructure_top0_clk_dcm0_clk0dcm = PERIOD TIMEGRP         &quot;INST_DDR2_RAM_CORE_infrastructure_top0_clk_dcm0_clk0dcm&quot; TS_SYS_CLK         HIGH 50%;</twConstName><twItemCnt>10926</twItemCnt><twErrCntSetup>229</twErrCntSetup><twErrCntEndPt>229</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2259</twEndPtCnt><twPathErrCnt>887</twPathErrCnt><twMinPer>10.213</twMinPer></twConstHead><twPathRptBanner iPaths="4" iCriticalPaths="1" sType="EndPoint">Paths for end point INST_MMU/ddr2_data_buffer_19 (SLICE_X24Y69.F3), 4 paths
</twPathRptBanner><twPathRpt anchorID="65"><twConstPath anchorID="66" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.303</twSlack><twSrc BELType="FF">INST_MMU/INST_DDR2_Control_VHDL/i_valid</twSrc><twDest BELType="FF">INST_MMU/ddr2_data_buffer_19</twDest><twTotPathDel>5.019</twTotPathDel><twClkSkew dest = "0.235" src = "0.278">0.043</twClkSkew><twDelConst>3.759</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>INST_MMU/INST_DDR2_Control_VHDL/i_valid</twSrc><twDest BELType='FF'>INST_MMU/ddr2_data_buffer_19</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X22Y69.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="3.759">clk_tb</twSrcClk><twPathDel><twSite>SLICE_X22Y69.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.631</twDelInfo><twComp>INST_MMU/INST_DDR2_Control_VHDL/i_valid</twComp><twBEL>INST_MMU/INST_DDR2_Control_VHDL/i_valid</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y74.F4</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">0.849</twDelInfo><twComp>INST_MMU/INST_DDR2_Control_VHDL/i_valid</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y74.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.692</twDelInfo><twComp>INST_MMU/MMU_STATE_FSM_FFd3</twComp><twBEL>INST_MMU/MMU_STATE_FSM_FFd3-In1</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y69.G3</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">1.295</twDelInfo><twComp>INST_MMU/MMU_STATE_FSM_FFd3-In</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y69.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>INST_MMU/ddr2_data_buffer&lt;19&gt;</twComp><twBEL>INST_MMU/ddr2_data_buffer_19_mux000034</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y69.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>INST_MMU/ddr2_data_buffer_19_mux000034/O</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y69.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.802</twDelInfo><twComp>INST_MMU/ddr2_data_buffer&lt;19&gt;</twComp><twBEL>INST_MMU/ddr2_data_buffer_19_mux000042</twBEL><twBEL>INST_MMU/ddr2_data_buffer_19</twBEL></twPathDel><twLogDel>2.832</twLogDel><twRouteDel>2.187</twRouteDel><twTotDel>5.019</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.518">clk_tb</twDestClk><twPctLog>56.4</twPctLog><twPctRoute>43.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="67"><twConstPath anchorID="68" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.395</twSlack><twSrc BELType="FF">INST_MMU/INST_DDR2_Control_VHDL/data_out_19</twSrc><twDest BELType="FF">INST_MMU/ddr2_data_buffer_19</twDest><twTotPathDel>3.266</twTotPathDel><twClkSkew dest = "0.438" src = "0.536">0.098</twClkSkew><twDelConst>3.759</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>INST_MMU/INST_DDR2_Control_VHDL/data_out_19</twSrc><twDest BELType='FF'>INST_MMU/ddr2_data_buffer_19</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X16Y73.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="3.759">clk_tb</twSrcClk><twPathDel><twSite>SLICE_X16Y73.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.631</twDelInfo><twComp>INST_MMU/INST_DDR2_Control_VHDL/data_out&lt;19&gt;</twComp><twBEL>INST_MMU/INST_DDR2_Control_VHDL/data_out_19</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y69.G1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.083</twDelInfo><twComp>INST_MMU/INST_DDR2_Control_VHDL/data_out&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y69.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>INST_MMU/ddr2_data_buffer&lt;19&gt;</twComp><twBEL>INST_MMU/ddr2_data_buffer_19_mux000034</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y69.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>INST_MMU/ddr2_data_buffer_19_mux000034/O</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y69.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.802</twDelInfo><twComp>INST_MMU/ddr2_data_buffer&lt;19&gt;</twComp><twBEL>INST_MMU/ddr2_data_buffer_19_mux000042</twBEL><twBEL>INST_MMU/ddr2_data_buffer_19</twBEL></twPathDel><twLogDel>2.140</twLogDel><twRouteDel>1.126</twRouteDel><twTotDel>3.266</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.518">clk_tb</twDestClk><twPctLog>65.5</twPctLog><twPctRoute>34.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="69"><twConstPath anchorID="70" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.884</twSlack><twSrc BELType="FF">INST_MMU/MMU_STATE_FSM_FFd7</twSrc><twDest BELType="FF">INST_MMU/ddr2_data_buffer_19</twDest><twTotPathDel>6.507</twTotPathDel><twClkSkew dest = "0.577" src = "0.704">0.127</twClkSkew><twDelConst>7.518</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>INST_MMU/MMU_STATE_FSM_FFd7</twSrc><twDest BELType='FF'>INST_MMU/ddr2_data_buffer_19</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X32Y68.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_tb</twSrcClk><twPathDel><twSite>SLICE_X32Y68.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.631</twDelInfo><twComp>INST_MMU/MMU_STATE_FSM_FFd7</twComp><twBEL>INST_MMU/MMU_STATE_FSM_FFd7</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y74.F1</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">2.337</twDelInfo><twComp>INST_MMU/MMU_STATE_FSM_FFd7</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y74.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.692</twDelInfo><twComp>INST_MMU/MMU_STATE_FSM_FFd3</twComp><twBEL>INST_MMU/MMU_STATE_FSM_FFd3-In1</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y69.G3</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">1.295</twDelInfo><twComp>INST_MMU/MMU_STATE_FSM_FFd3-In</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y69.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>INST_MMU/ddr2_data_buffer&lt;19&gt;</twComp><twBEL>INST_MMU/ddr2_data_buffer_19_mux000034</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y69.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>INST_MMU/ddr2_data_buffer_19_mux000034/O</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y69.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.802</twDelInfo><twComp>INST_MMU/ddr2_data_buffer&lt;19&gt;</twComp><twBEL>INST_MMU/ddr2_data_buffer_19_mux000042</twBEL><twBEL>INST_MMU/ddr2_data_buffer_19</twBEL></twPathDel><twLogDel>2.832</twLogDel><twRouteDel>3.675</twRouteDel><twTotDel>6.507</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.518">clk_tb</twDestClk><twPctLog>43.5</twPctLog><twPctRoute>56.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="34" iCriticalPaths="14" sType="EndPoint">Paths for end point INST_MMU/ddr2_data_buffer_19 (SLICE_X24Y69.F4), 34 paths
</twPathRptBanner><twPathRpt anchorID="71"><twConstPath anchorID="72" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.293</twSlack><twSrc BELType="FF">INST_MMU/ram_access_cnt_9</twSrc><twDest BELType="FF">INST_MMU/ddr2_data_buffer_19</twDest><twTotPathDel>8.689</twTotPathDel><twClkSkew dest = "0.577" src = "0.699">0.122</twClkSkew><twDelConst>7.518</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>INST_MMU/ram_access_cnt_9</twSrc><twDest BELType='FF'>INST_MMU/ddr2_data_buffer_19</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X32Y67.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_tb</twSrcClk><twPathDel><twSite>SLICE_X32Y67.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.631</twDelInfo><twComp>INST_MMU/ram_access_cnt&lt;9&gt;</twComp><twBEL>INST_MMU/ram_access_cnt_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y66.G2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.588</twDelInfo><twComp>INST_MMU/ram_access_cnt&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y66.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>INST_MMU/br_data_in_and0000</twComp><twBEL>INST_MMU/MMU_STATE_cmp_eq00001_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y66.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.060</twDelInfo><twComp>INST_MMU/MMU_STATE_cmp_eq00001_SW0/O</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y66.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.692</twDelInfo><twComp>INST_MMU/br_data_in_and0000</twComp><twBEL>INST_MMU/MMU_STATE_cmp_eq00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y70.G1</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.950</twDelInfo><twComp>INST_MMU/br_data_in_and0000</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y70.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>INST_MMU/ddr2_data_buffer_23_mux000011</twComp><twBEL>INST_MMU/ddr2_data_buffer_16_mux000051</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y72.G3</twSite><twDelType>net</twDelType><twFanCnt>42</twFanCnt><twDelInfo twEdge="twRising">1.051</twDelInfo><twComp>INST_MMU/N68</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y72.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>INST_MMU/ddr2_data_buffer_23_mux000033</twComp><twBEL>INST_MMU/ddr2_data_buffer_16_mux000071</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y68.F4</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.796</twDelInfo><twComp>INST_MMU/N73</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y68.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.643</twDelInfo><twComp>INST_MMU/ddr2_data_buffer_19_mux000033</twComp><twBEL>INST_MMU/ddr2_data_buffer_19_mux000033</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y69.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.355</twDelInfo><twComp>INST_MMU/ddr2_data_buffer_19_mux000033</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y69.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.802</twDelInfo><twComp>INST_MMU/ddr2_data_buffer&lt;19&gt;</twComp><twBEL>INST_MMU/ddr2_data_buffer_19_mux000042</twBEL><twBEL>INST_MMU/ddr2_data_buffer_19</twBEL></twPathDel><twLogDel>4.889</twLogDel><twRouteDel>3.800</twRouteDel><twTotDel>8.689</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.518">clk_tb</twDestClk><twPctLog>56.3</twPctLog><twPctRoute>43.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="73"><twConstPath anchorID="74" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.245</twSlack><twSrc BELType="FF">INST_MMU/ram_access_cnt_10</twSrc><twDest BELType="FF">INST_MMU/ddr2_data_buffer_19</twDest><twTotPathDel>8.641</twTotPathDel><twClkSkew dest = "0.577" src = "0.699">0.122</twClkSkew><twDelConst>7.518</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>INST_MMU/ram_access_cnt_10</twSrc><twDest BELType='FF'>INST_MMU/ddr2_data_buffer_19</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X33Y66.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_tb</twSrcClk><twPathDel><twSite>SLICE_X33Y66.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.580</twDelInfo><twComp>INST_MMU/ram_access_cnt&lt;10&gt;</twComp><twBEL>INST_MMU/ram_access_cnt_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y66.G1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.591</twDelInfo><twComp>INST_MMU/ram_access_cnt&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y66.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>INST_MMU/br_data_in_and0000</twComp><twBEL>INST_MMU/MMU_STATE_cmp_eq00001_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y66.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.060</twDelInfo><twComp>INST_MMU/MMU_STATE_cmp_eq00001_SW0/O</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y66.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.692</twDelInfo><twComp>INST_MMU/br_data_in_and0000</twComp><twBEL>INST_MMU/MMU_STATE_cmp_eq00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y70.G1</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.950</twDelInfo><twComp>INST_MMU/br_data_in_and0000</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y70.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>INST_MMU/ddr2_data_buffer_23_mux000011</twComp><twBEL>INST_MMU/ddr2_data_buffer_16_mux000051</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y72.G3</twSite><twDelType>net</twDelType><twFanCnt>42</twFanCnt><twDelInfo twEdge="twRising">1.051</twDelInfo><twComp>INST_MMU/N68</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y72.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>INST_MMU/ddr2_data_buffer_23_mux000033</twComp><twBEL>INST_MMU/ddr2_data_buffer_16_mux000071</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y68.F4</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.796</twDelInfo><twComp>INST_MMU/N73</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y68.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.643</twDelInfo><twComp>INST_MMU/ddr2_data_buffer_19_mux000033</twComp><twBEL>INST_MMU/ddr2_data_buffer_19_mux000033</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y69.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.355</twDelInfo><twComp>INST_MMU/ddr2_data_buffer_19_mux000033</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y69.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.802</twDelInfo><twComp>INST_MMU/ddr2_data_buffer&lt;19&gt;</twComp><twBEL>INST_MMU/ddr2_data_buffer_19_mux000042</twBEL><twBEL>INST_MMU/ddr2_data_buffer_19</twBEL></twPathDel><twLogDel>4.838</twLogDel><twRouteDel>3.803</twRouteDel><twTotDel>8.641</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.518">clk_tb</twDestClk><twPctLog>56.0</twPctLog><twPctRoute>44.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="75"><twConstPath anchorID="76" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.198</twSlack><twSrc BELType="FF">INST_MMU/ram_access_cnt_4</twSrc><twDest BELType="FF">INST_MMU/ddr2_data_buffer_19</twDest><twTotPathDel>8.594</twTotPathDel><twClkSkew dest = "0.577" src = "0.699">0.122</twClkSkew><twDelConst>7.518</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>INST_MMU/ram_access_cnt_4</twSrc><twDest BELType='FF'>INST_MMU/ddr2_data_buffer_19</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X33Y67.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_tb</twSrcClk><twPathDel><twSite>SLICE_X33Y67.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.580</twDelInfo><twComp>INST_MMU/ram_access_cnt&lt;5&gt;</twComp><twBEL>INST_MMU/ram_access_cnt_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y66.G3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>INST_MMU/ram_access_cnt&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y66.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>INST_MMU/br_data_in_and0000</twComp><twBEL>INST_MMU/MMU_STATE_cmp_eq00001_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y66.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.060</twDelInfo><twComp>INST_MMU/MMU_STATE_cmp_eq00001_SW0/O</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y66.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.692</twDelInfo><twComp>INST_MMU/br_data_in_and0000</twComp><twBEL>INST_MMU/MMU_STATE_cmp_eq00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y70.G1</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.950</twDelInfo><twComp>INST_MMU/br_data_in_and0000</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y70.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>INST_MMU/ddr2_data_buffer_23_mux000011</twComp><twBEL>INST_MMU/ddr2_data_buffer_16_mux000051</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y72.G3</twSite><twDelType>net</twDelType><twFanCnt>42</twFanCnt><twDelInfo twEdge="twRising">1.051</twDelInfo><twComp>INST_MMU/N68</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y72.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>INST_MMU/ddr2_data_buffer_23_mux000033</twComp><twBEL>INST_MMU/ddr2_data_buffer_16_mux000071</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y68.F4</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.796</twDelInfo><twComp>INST_MMU/N73</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y68.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.643</twDelInfo><twComp>INST_MMU/ddr2_data_buffer_19_mux000033</twComp><twBEL>INST_MMU/ddr2_data_buffer_19_mux000033</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y69.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.355</twDelInfo><twComp>INST_MMU/ddr2_data_buffer_19_mux000033</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y69.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.802</twDelInfo><twComp>INST_MMU/ddr2_data_buffer&lt;19&gt;</twComp><twBEL>INST_MMU/ddr2_data_buffer_19_mux000042</twBEL><twBEL>INST_MMU/ddr2_data_buffer_19</twBEL></twPathDel><twLogDel>4.838</twLogDel><twRouteDel>3.756</twRouteDel><twTotDel>8.594</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.518">clk_tb</twDestClk><twPctLog>56.3</twPctLog><twPctRoute>43.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="58" iCriticalPaths="14" sType="EndPoint">Paths for end point INST_MMU/br_data_in_5 (SLICE_X39Y61.G3), 58 paths
</twPathRptBanner><twPathRpt anchorID="77"><twConstPath anchorID="78" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.234</twSlack><twSrc BELType="FF">INST_MMU/ram_access_cnt_9</twSrc><twDest BELType="FF">INST_MMU/br_data_in_5</twDest><twTotPathDel>8.701</twTotPathDel><twClkSkew dest = "0.246" src = "0.297">0.051</twClkSkew><twDelConst>7.518</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>INST_MMU/ram_access_cnt_9</twSrc><twDest BELType='FF'>INST_MMU/br_data_in_5</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X32Y67.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_tb</twSrcClk><twPathDel><twSite>SLICE_X32Y67.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.631</twDelInfo><twComp>INST_MMU/ram_access_cnt&lt;9&gt;</twComp><twBEL>INST_MMU/ram_access_cnt_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y66.G2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.588</twDelInfo><twComp>INST_MMU/ram_access_cnt&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y66.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>INST_MMU/br_data_in_and0000</twComp><twBEL>INST_MMU/MMU_STATE_cmp_eq00001_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y66.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.060</twDelInfo><twComp>INST_MMU/MMU_STATE_cmp_eq00001_SW0/O</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y66.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.692</twDelInfo><twComp>INST_MMU/br_data_in_and0000</twComp><twBEL>INST_MMU/MMU_STATE_cmp_eq00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y67.G1</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.574</twDelInfo><twComp>INST_MMU/br_data_in_and0000</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y67.X</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">0.987</twDelInfo><twComp>INST_MMU/MMU_STATE_cmp_eq0001</twComp><twBEL>INST_MMU/MMU_STATE_cmp_eq000111</twBEL><twBEL>INST_MMU/MMU_STATE_cmp_eq00011_f5</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y60.F3</twSite><twDelType>net</twDelType><twFanCnt>48</twFanCnt><twDelInfo twEdge="twRising">1.188</twDelInfo><twComp>INST_MMU/MMU_STATE_cmp_eq0001</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y60.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.643</twDelInfo><twComp>INST_MMU/N9</twComp><twBEL>INST_MMU/br_data_in_mux0000&lt;0&gt;127</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y58.BX</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.650</twDelInfo><twComp>INST_MMU/N9</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y58.X</twSite><twDelType>Tbxx</twDelType><twDelInfo twEdge="twRising">0.860</twDelInfo><twComp>N2441</twComp><twBEL>INST_MMU/br_data_in_mux0000&lt;2&gt;10_SW0_f5</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y61.G3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.394</twDelInfo><twComp>N2441</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y61.CLK</twSite><twDelType>Tgck</twDelType><twDelInfo twEdge="twRising">0.727</twDelInfo><twComp>INST_MMU/br_data_in&lt;5&gt;</twComp><twBEL>INST_MMU/br_data_in_mux0000&lt;2&gt;10</twBEL><twBEL>INST_MMU/br_data_in_5</twBEL></twPathDel><twLogDel>5.247</twLogDel><twRouteDel>3.454</twRouteDel><twTotDel>8.701</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.518">clk_tb</twDestClk><twPctLog>60.3</twPctLog><twPctRoute>39.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="79"><twConstPath anchorID="80" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.186</twSlack><twSrc BELType="FF">INST_MMU/ram_access_cnt_10</twSrc><twDest BELType="FF">INST_MMU/br_data_in_5</twDest><twTotPathDel>8.653</twTotPathDel><twClkSkew dest = "0.246" src = "0.297">0.051</twClkSkew><twDelConst>7.518</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>INST_MMU/ram_access_cnt_10</twSrc><twDest BELType='FF'>INST_MMU/br_data_in_5</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X33Y66.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_tb</twSrcClk><twPathDel><twSite>SLICE_X33Y66.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.580</twDelInfo><twComp>INST_MMU/ram_access_cnt&lt;10&gt;</twComp><twBEL>INST_MMU/ram_access_cnt_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y66.G1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.591</twDelInfo><twComp>INST_MMU/ram_access_cnt&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y66.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>INST_MMU/br_data_in_and0000</twComp><twBEL>INST_MMU/MMU_STATE_cmp_eq00001_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y66.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.060</twDelInfo><twComp>INST_MMU/MMU_STATE_cmp_eq00001_SW0/O</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y66.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.692</twDelInfo><twComp>INST_MMU/br_data_in_and0000</twComp><twBEL>INST_MMU/MMU_STATE_cmp_eq00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y67.G1</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.574</twDelInfo><twComp>INST_MMU/br_data_in_and0000</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y67.X</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">0.987</twDelInfo><twComp>INST_MMU/MMU_STATE_cmp_eq0001</twComp><twBEL>INST_MMU/MMU_STATE_cmp_eq000111</twBEL><twBEL>INST_MMU/MMU_STATE_cmp_eq00011_f5</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y60.F3</twSite><twDelType>net</twDelType><twFanCnt>48</twFanCnt><twDelInfo twEdge="twRising">1.188</twDelInfo><twComp>INST_MMU/MMU_STATE_cmp_eq0001</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y60.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.643</twDelInfo><twComp>INST_MMU/N9</twComp><twBEL>INST_MMU/br_data_in_mux0000&lt;0&gt;127</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y58.BX</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.650</twDelInfo><twComp>INST_MMU/N9</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y58.X</twSite><twDelType>Tbxx</twDelType><twDelInfo twEdge="twRising">0.860</twDelInfo><twComp>N2441</twComp><twBEL>INST_MMU/br_data_in_mux0000&lt;2&gt;10_SW0_f5</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y61.G3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.394</twDelInfo><twComp>N2441</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y61.CLK</twSite><twDelType>Tgck</twDelType><twDelInfo twEdge="twRising">0.727</twDelInfo><twComp>INST_MMU/br_data_in&lt;5&gt;</twComp><twBEL>INST_MMU/br_data_in_mux0000&lt;2&gt;10</twBEL><twBEL>INST_MMU/br_data_in_5</twBEL></twPathDel><twLogDel>5.196</twLogDel><twRouteDel>3.457</twRouteDel><twTotDel>8.653</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.518">clk_tb</twDestClk><twPctLog>60.0</twPctLog><twPctRoute>40.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="81"><twConstPath anchorID="82" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.139</twSlack><twSrc BELType="FF">INST_MMU/ram_access_cnt_4</twSrc><twDest BELType="FF">INST_MMU/br_data_in_5</twDest><twTotPathDel>8.606</twTotPathDel><twClkSkew dest = "0.246" src = "0.297">0.051</twClkSkew><twDelConst>7.518</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>INST_MMU/ram_access_cnt_4</twSrc><twDest BELType='FF'>INST_MMU/br_data_in_5</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X33Y67.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_tb</twSrcClk><twPathDel><twSite>SLICE_X33Y67.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.580</twDelInfo><twComp>INST_MMU/ram_access_cnt&lt;5&gt;</twComp><twBEL>INST_MMU/ram_access_cnt_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y66.G3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>INST_MMU/ram_access_cnt&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y66.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>INST_MMU/br_data_in_and0000</twComp><twBEL>INST_MMU/MMU_STATE_cmp_eq00001_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y66.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.060</twDelInfo><twComp>INST_MMU/MMU_STATE_cmp_eq00001_SW0/O</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y66.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.692</twDelInfo><twComp>INST_MMU/br_data_in_and0000</twComp><twBEL>INST_MMU/MMU_STATE_cmp_eq00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y67.G1</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.574</twDelInfo><twComp>INST_MMU/br_data_in_and0000</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y67.X</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">0.987</twDelInfo><twComp>INST_MMU/MMU_STATE_cmp_eq0001</twComp><twBEL>INST_MMU/MMU_STATE_cmp_eq000111</twBEL><twBEL>INST_MMU/MMU_STATE_cmp_eq00011_f5</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y60.F3</twSite><twDelType>net</twDelType><twFanCnt>48</twFanCnt><twDelInfo twEdge="twRising">1.188</twDelInfo><twComp>INST_MMU/MMU_STATE_cmp_eq0001</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y60.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.643</twDelInfo><twComp>INST_MMU/N9</twComp><twBEL>INST_MMU/br_data_in_mux0000&lt;0&gt;127</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y58.BX</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.650</twDelInfo><twComp>INST_MMU/N9</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y58.X</twSite><twDelType>Tbxx</twDelType><twDelInfo twEdge="twRising">0.860</twDelInfo><twComp>N2441</twComp><twBEL>INST_MMU/br_data_in_mux0000&lt;2&gt;10_SW0_f5</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y61.G3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.394</twDelInfo><twComp>N2441</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y61.CLK</twSite><twDelType>Tgck</twDelType><twDelInfo twEdge="twRising">0.727</twDelInfo><twComp>INST_MMU/br_data_in&lt;5&gt;</twComp><twBEL>INST_MMU/br_data_in_mux0000&lt;2&gt;10</twBEL><twBEL>INST_MMU/br_data_in_5</twBEL></twPathDel><twLogDel>5.196</twLogDel><twRouteDel>3.410</twRouteDel><twTotDel>8.606</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.518">clk_tb</twDestClk><twPctLog>60.4</twPctLog><twPctRoute>39.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_INST_DDR2_RAM_CORE_infrastructure_top0_clk_dcm0_clk0dcm = PERIOD TIMEGRP
        &quot;INST_DDR2_RAM_CORE_infrastructure_top0_clk_dcm0_clk0dcm&quot; TS_SYS_CLK
        HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point INST_DDR2_RAM_CORE/top_00/controller0/Mshreg_row_address_reg_3/SRL16E (SLICE_X6Y14.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="83"><twConstPath anchorID="84" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.697</twSlack><twSrc BELType="FF">INST_MMU/INST_DDR2_Control_VHDL/input_adress_15</twSrc><twDest BELType="FF">INST_DDR2_RAM_CORE/top_00/controller0/Mshreg_row_address_reg_3/SRL16E</twDest><twTotPathDel>0.702</twTotPathDel><twClkSkew dest = "0.033" src = "0.028">-0.005</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>INST_MMU/INST_DDR2_Control_VHDL/input_adress_15</twSrc><twDest BELType='FF'>INST_DDR2_RAM_CORE/top_00/controller0/Mshreg_row_address_reg_3/SRL16E</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X6Y15.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="3.759">clk_tb</twSrcClk><twPathDel><twSite>SLICE_X6Y15.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.505</twDelInfo><twComp>INST_MMU/INST_DDR2_Control_VHDL/input_adress&lt;15&gt;</twComp><twBEL>INST_MMU/INST_DDR2_Control_VHDL/input_adress_15</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y14.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.343</twDelInfo><twComp>INST_MMU/INST_DDR2_Control_VHDL/input_adress&lt;15&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X6Y14.CLK</twSite><twDelType>Tdh</twDelType><twDelInfo twEdge="twFalling">-0.146</twDelInfo><twComp>INST_DDR2_RAM_CORE/top_00/controller0/row_address_reg&lt;3&gt;</twComp><twBEL>INST_DDR2_RAM_CORE/top_00/controller0/Mshreg_row_address_reg_3/SRL16E</twBEL></twPathDel><twLogDel>0.359</twLogDel><twRouteDel>0.343</twRouteDel><twTotDel>0.702</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="3.759">clk_tb</twDestClk><twPctLog>51.1</twPctLog><twPctRoute>48.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point INST_DDR2_RAM_CORE/top_00/iobs0/controller_iobs0/gen_addr[5].iob_addr (U4.O1), 1 path
</twPathRptBanner><twPathRpt anchorID="85"><twConstPath anchorID="86" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.726</twSlack><twSrc BELType="FF">INST_DDR2_RAM_CORE/top_00/controller0/ddr_address1_5</twSrc><twDest BELType="FF">INST_DDR2_RAM_CORE/top_00/iobs0/controller_iobs0/gen_addr[5].iob_addr</twDest><twTotPathDel>0.752</twTotPathDel><twClkSkew dest = "0.311" src = "0.285">-0.026</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="14"><twSrc BELType='FF'>INST_DDR2_RAM_CORE/top_00/controller0/ddr_address1_5</twSrc><twDest BELType='FF'>INST_DDR2_RAM_CORE/top_00/iobs0/controller_iobs0/gen_addr[5].iob_addr</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X1Y12.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="3.759">clk_tb</twSrcClk><twPathDel><twSite>SLICE_X1Y12.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.473</twDelInfo><twComp>INST_DDR2_RAM_CORE/top_00/controller0/ddr_address1&lt;5&gt;</twComp><twBEL>INST_DDR2_RAM_CORE/top_00/controller0/ddr_address1_5</twBEL></twPathDel><twPathDel><twSite>U4.O1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.291</twDelInfo><twComp>INST_DDR2_RAM_CORE/top_00/controller0/ddr_address1&lt;5&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>U4.OTCLK1</twSite><twDelType>Tiocko</twDelType><twDelInfo twEdge="twFalling">-0.012</twDelInfo><twComp>cntrl0_ddr2_a&lt;5&gt;</twComp><twBEL>INST_DDR2_RAM_CORE/top_00/iobs0/controller_iobs0/gen_addr[5].iob_addr</twBEL></twPathDel><twLogDel>0.461</twLogDel><twRouteDel>0.291</twRouteDel><twTotDel>0.752</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="3.759">clk_tb</twDestClk><twPctLog>61.3</twPctLog><twPctRoute>38.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point INST_DDR2_RAM_CORE/top_00/iobs0/datapath_iobs0/gen_dqs[0].s3_dqs_iob_inst/U2/ODDR2/N/FF0 (K2.O1), 1 path
</twPathRptBanner><twPathRpt anchorID="87"><twConstPath anchorID="88" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.789</twSlack><twSrc BELType="FF">INST_DDR2_RAM_CORE/top_00/controller0/dqs_reset2_clk0</twSrc><twDest BELType="FF">INST_DDR2_RAM_CORE/top_00/iobs0/datapath_iobs0/gen_dqs[0].s3_dqs_iob_inst/U2/ODDR2/N/FF0</twDest><twTotPathDel>0.853</twTotPathDel><twClkSkew dest = "0.316" src = "0.252">-0.064</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="14"><twSrc BELType='FF'>INST_DDR2_RAM_CORE/top_00/controller0/dqs_reset2_clk0</twSrc><twDest BELType='FF'>INST_DDR2_RAM_CORE/top_00/iobs0/datapath_iobs0/gen_dqs[0].s3_dqs_iob_inst/U2/ODDR2/N/FF0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X1Y56.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_tb</twSrcClk><twPathDel><twSite>SLICE_X1Y56.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.464</twDelInfo><twComp>INST_DDR2_RAM_CORE/top_00/controller0/dqs_reset2_clk0</twComp><twBEL>INST_DDR2_RAM_CORE/top_00/controller0/dqs_reset2_clk0</twBEL></twPathDel><twPathDel><twSite>K2.O1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twFalling">0.401</twDelInfo><twComp>INST_DDR2_RAM_CORE/top_00/controller0/dqs_reset2_clk0</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>K2.OTCLK1</twSite><twDelType>Tiocko</twDelType><twDelInfo twEdge="twFalling">-0.012</twDelInfo><twComp>cntrl0_ddr2_dqs_n&lt;0&gt;</twComp><twBEL>INST_DDR2_RAM_CORE/top_00/iobs0/datapath_iobs0/gen_dqs[0].s3_dqs_iob_inst/U2/ODDR2/N/FF0</twBEL></twPathDel><twLogDel>0.452</twLogDel><twRouteDel>0.401</twRouteDel><twTotDel>0.853</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk_tb</twDestClk><twPctLog>53.0</twPctLog><twPctRoute>47.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="89"><twPinLimitBanner>Component Switching Limit Checks: TS_INST_DDR2_RAM_CORE_infrastructure_top0_clk_dcm0_clk0dcm = PERIOD TIMEGRP
        &quot;INST_DDR2_RAM_CORE_infrastructure_top0_clk_dcm0_clk0dcm&quot; TS_SYS_CLK
        HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="90" type="MINPERIOD" name="" slack="3.947" period="7.518" constraintValue="7.518" deviceLimit="3.571" freqLimit="280.034" physResource="INST_MMU/INST_BLOCKRAM/Mram_cells/CLKA" logResource="INST_MMU/INST_BLOCKRAM/Mram_cells/CLKA" locationPin="RAMB16_X1Y5.CLKA" clockNet="clk_tb"/><twPinLimit anchorID="91" type="MINLOWPULSE" name="Trpw" slack="4.314" period="7.518" constraintValue="3.759" deviceLimit="1.602" physResource="INST_MMU/INST_DDR2_Control_VHDL/v_read_en/SR" logResource="INST_MMU/INST_DDR2_Control_VHDL/v_read_en/SR" locationPin="SLICE_X20Y59.SR" clockNet="INST_DDR2_RAM_CORE/infrastructure_top0/user_rst"/><twPinLimit anchorID="92" type="MINHIGHPULSE" name="Trpw" slack="4.314" period="7.518" constraintValue="3.759" deviceLimit="1.602" physResource="INST_MMU/INST_DDR2_Control_VHDL/v_read_en/SR" logResource="INST_MMU/INST_DDR2_Control_VHDL/v_read_en/SR" locationPin="SLICE_X20Y59.SR" clockNet="INST_DDR2_RAM_CORE/infrastructure_top0/user_rst"/></twPinLimitRpt></twConst><twConst anchorID="93" twConstType="PERIOD" ><twConstHead uID="55"><twConstName UCFConstName="TIMESPEC &quot;TS_SYS_CLK&quot; = PERIOD &quot;SYS_CLK&quot;  7.5187  ns HIGH 50 %;" ScopeName="">TS_INST_DDR2_RAM_CORE_infrastructure_top0_clk_dcm0_clk90dcm = PERIOD TIMEGRP         &quot;INST_DDR2_RAM_CORE_infrastructure_top0_clk_dcm0_clk90dcm&quot; TS_SYS_CLK         PHASE 1.879675 ns HIGH 50%;</twConstName><twItemCnt>1065</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>553</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>6.930</twMinPer></twConstHead><twPathRptBanner iPaths="10" iCriticalPaths="0" sType="EndPoint">Paths for end point INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_12 (SLICE_X3Y80.F1), 10 paths
</twPathRptBanner><twPathRpt anchorID="94"><twConstPath anchorID="95" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.588</twSlack><twSrc BELType="FF">INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/STATE_WB_FSM_FFd4</twSrc><twDest BELType="FF">INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_12</twDest><twTotPathDel>6.830</twTotPathDel><twClkSkew dest = "0.493" src = "0.593">0.100</twClkSkew><twDelConst>7.518</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/STATE_WB_FSM_FFd4</twSrc><twDest BELType='FF'>INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_12</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X4Y50.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="1.879">clk90_tb</twSrcClk><twPathDel><twSite>SLICE_X4Y50.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.631</twDelInfo><twComp>INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/STATE_WB_FSM_FFd4</twComp><twBEL>INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/STATE_WB_FSM_FFd4</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y51.G3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.639</twDelInfo><twComp>INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/STATE_WB_FSM_FFd4</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y51.X</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">0.924</twDelInfo><twComp>INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_or0000</twComp><twBEL>INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_or00001</twBEL><twBEL>INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_or0000_f5</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y80.G2</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">2.562</twDelInfo><twComp>INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y80.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data&lt;12&gt;</twComp><twBEL>INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_mux0000&lt;19&gt;_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y80.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>N82</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y80.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.722</twDelInfo><twComp>INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data&lt;12&gt;</twComp><twBEL>INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_mux0000&lt;19&gt;</twBEL><twBEL>INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_12</twBEL></twPathDel><twLogDel>2.925</twLogDel><twRouteDel>3.905</twRouteDel><twTotDel>6.830</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="9.397">clk90_tb</twDestClk><twPctLog>42.8</twPctLog><twPctRoute>57.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="96"><twConstPath anchorID="97" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.597</twSlack><twSrc BELType="FF">INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/STATE_WB_FSM_FFd2</twSrc><twDest BELType="FF">INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_12</twDest><twTotPathDel>6.821</twTotPathDel><twClkSkew dest = "0.493" src = "0.593">0.100</twClkSkew><twDelConst>7.518</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/STATE_WB_FSM_FFd2</twSrc><twDest BELType='FF'>INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_12</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X5Y50.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="1.879">clk90_tb</twSrcClk><twPathDel><twSite>SLICE_X5Y50.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.591</twDelInfo><twComp>INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/STATE_WB_FSM_FFd2</twComp><twBEL>INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/STATE_WB_FSM_FFd2</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y51.G2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.670</twDelInfo><twComp>INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/STATE_WB_FSM_FFd2</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y51.X</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">0.924</twDelInfo><twComp>INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_or0000</twComp><twBEL>INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_or00001</twBEL><twBEL>INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_or0000_f5</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y80.G2</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">2.562</twDelInfo><twComp>INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y80.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data&lt;12&gt;</twComp><twBEL>INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_mux0000&lt;19&gt;_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y80.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>N82</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y80.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.722</twDelInfo><twComp>INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data&lt;12&gt;</twComp><twBEL>INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_mux0000&lt;19&gt;</twBEL><twBEL>INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_12</twBEL></twPathDel><twLogDel>2.885</twLogDel><twRouteDel>3.936</twRouteDel><twTotDel>6.821</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="9.397">clk90_tb</twDestClk><twPctLog>42.3</twPctLog><twPctRoute>57.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="98"><twConstPath anchorID="99" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.663</twSlack><twSrc BELType="FF">INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/STATE_WB_FSM_FFd5</twSrc><twDest BELType="FF">INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_12</twDest><twTotPathDel>6.760</twTotPathDel><twClkSkew dest = "0.493" src = "0.588">0.095</twClkSkew><twDelConst>7.518</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/STATE_WB_FSM_FFd5</twSrc><twDest BELType='FF'>INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_12</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X5Y52.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="1.879">clk90_tb</twSrcClk><twPathDel><twSite>SLICE_X5Y52.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.591</twDelInfo><twComp>INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/STATE_WB_FSM_FFd5</twComp><twBEL>INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/STATE_WB_FSM_FFd5</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y51.BX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.777</twDelInfo><twComp>INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/STATE_WB_FSM_FFd5</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y51.X</twSite><twDelType>Tbxx</twDelType><twDelInfo twEdge="twRising">0.756</twDelInfo><twComp>INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_or0000</twComp><twBEL>INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_or0000_f5</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y80.G2</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">2.562</twDelInfo><twComp>INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y80.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data&lt;12&gt;</twComp><twBEL>INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_mux0000&lt;19&gt;_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y80.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>N82</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y80.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.722</twDelInfo><twComp>INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data&lt;12&gt;</twComp><twBEL>INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_mux0000&lt;19&gt;</twBEL><twBEL>INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_12</twBEL></twPathDel><twLogDel>2.717</twLogDel><twRouteDel>4.043</twRouteDel><twTotDel>6.760</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="9.397">clk90_tb</twDestClk><twPctLog>40.2</twPctLog><twPctRoute>59.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="10" iCriticalPaths="0" sType="EndPoint">Paths for end point INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_29 (SLICE_X2Y84.F4), 10 paths
</twPathRptBanner><twPathRpt anchorID="100"><twConstPath anchorID="101" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.163</twSlack><twSrc BELType="FF">INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/STATE_WB_FSM_FFd4</twSrc><twDest BELType="FF">INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_29</twDest><twTotPathDel>6.232</twTotPathDel><twClkSkew dest = "0.470" src = "0.593">0.123</twClkSkew><twDelConst>7.518</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/STATE_WB_FSM_FFd4</twSrc><twDest BELType='FF'>INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_29</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X4Y50.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="1.879">clk90_tb</twSrcClk><twPathDel><twSite>SLICE_X4Y50.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.631</twDelInfo><twComp>INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/STATE_WB_FSM_FFd4</twComp><twBEL>INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/STATE_WB_FSM_FFd4</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y53.G3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.619</twDelInfo><twComp>INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/STATE_WB_FSM_FFd4</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y53.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data&lt;3&gt;</twComp><twBEL>INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_mux0000&lt;0&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y84.G2</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">2.765</twDelInfo><twComp>INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/N0</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y84.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data&lt;29&gt;</twComp><twBEL>INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_mux0000&lt;2&gt;_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y84.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.060</twDelInfo><twComp>N58</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y84.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.802</twDelInfo><twComp>INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data&lt;29&gt;</twComp><twBEL>INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_mux0000&lt;2&gt;</twBEL><twBEL>INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_29</twBEL></twPathDel><twLogDel>2.788</twLogDel><twRouteDel>3.444</twRouteDel><twTotDel>6.232</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="9.397">clk90_tb</twDestClk><twPctLog>44.7</twPctLog><twPctRoute>55.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="102"><twConstPath anchorID="103" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.318</twSlack><twSrc BELType="FF">INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/STATE_WB_FSM_FFd3</twSrc><twDest BELType="FF">INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_29</twDest><twTotPathDel>6.077</twTotPathDel><twClkSkew dest = "0.470" src = "0.593">0.123</twClkSkew><twDelConst>7.518</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/STATE_WB_FSM_FFd3</twSrc><twDest BELType='FF'>INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_29</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X4Y50.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="1.879">clk90_tb</twSrcClk><twPathDel><twSite>SLICE_X4Y50.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.676</twDelInfo><twComp>INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/STATE_WB_FSM_FFd4</twComp><twBEL>INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/STATE_WB_FSM_FFd3</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y53.G2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.419</twDelInfo><twComp>INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/STATE_WB_FSM_FFd3</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y53.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data&lt;3&gt;</twComp><twBEL>INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_mux0000&lt;0&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y84.G2</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">2.765</twDelInfo><twComp>INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/N0</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y84.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data&lt;29&gt;</twComp><twBEL>INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_mux0000&lt;2&gt;_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y84.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.060</twDelInfo><twComp>N58</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y84.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.802</twDelInfo><twComp>INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data&lt;29&gt;</twComp><twBEL>INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_mux0000&lt;2&gt;</twBEL><twBEL>INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_29</twBEL></twPathDel><twLogDel>2.833</twLogDel><twRouteDel>3.244</twRouteDel><twTotDel>6.077</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="9.397">clk90_tb</twDestClk><twPctLog>46.6</twPctLog><twPctRoute>53.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="104"><twConstPath anchorID="105" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.397</twSlack><twSrc BELType="FF">INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/STATE_WB_FSM_FFd2</twSrc><twDest BELType="FF">INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_29</twDest><twTotPathDel>5.998</twTotPathDel><twClkSkew dest = "0.470" src = "0.593">0.123</twClkSkew><twDelConst>7.518</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/STATE_WB_FSM_FFd2</twSrc><twDest BELType='FF'>INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_29</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X5Y50.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="1.879">clk90_tb</twSrcClk><twPathDel><twSite>SLICE_X5Y50.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.591</twDelInfo><twComp>INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/STATE_WB_FSM_FFd2</twComp><twBEL>INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/STATE_WB_FSM_FFd2</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y53.G4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.425</twDelInfo><twComp>INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/STATE_WB_FSM_FFd2</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y53.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data&lt;3&gt;</twComp><twBEL>INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_mux0000&lt;0&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y84.G2</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">2.765</twDelInfo><twComp>INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/N0</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y84.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data&lt;29&gt;</twComp><twBEL>INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_mux0000&lt;2&gt;_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y84.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.060</twDelInfo><twComp>N58</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y84.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.802</twDelInfo><twComp>INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data&lt;29&gt;</twComp><twBEL>INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_mux0000&lt;2&gt;</twBEL><twBEL>INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_29</twBEL></twPathDel><twLogDel>2.748</twLogDel><twRouteDel>3.250</twRouteDel><twTotDel>5.998</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="9.397">clk90_tb</twDestClk><twPctLog>45.8</twPctLog><twPctRoute>54.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="10" iCriticalPaths="0" sType="EndPoint">Paths for end point INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_30 (SLICE_X5Y84.F3), 10 paths
</twPathRptBanner><twPathRpt anchorID="106"><twConstPath anchorID="107" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.164</twSlack><twSrc BELType="FF">INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/STATE_WB_FSM_FFd4</twSrc><twDest BELType="FF">INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_30</twDest><twTotPathDel>6.206</twTotPathDel><twClkSkew dest = "0.445" src = "0.593">0.148</twClkSkew><twDelConst>7.518</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/STATE_WB_FSM_FFd4</twSrc><twDest BELType='FF'>INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_30</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X4Y50.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="1.879">clk90_tb</twSrcClk><twPathDel><twSite>SLICE_X4Y50.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.631</twDelInfo><twComp>INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/STATE_WB_FSM_FFd4</twComp><twBEL>INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/STATE_WB_FSM_FFd4</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y53.G3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.619</twDelInfo><twComp>INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/STATE_WB_FSM_FFd4</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y53.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data&lt;3&gt;</twComp><twBEL>INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_mux0000&lt;0&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y84.G2</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">2.895</twDelInfo><twComp>INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/N0</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y84.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data&lt;30&gt;</twComp><twBEL>INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_mux0000&lt;1&gt;_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y84.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>N80</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y84.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.722</twDelInfo><twComp>INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data&lt;30&gt;</twComp><twBEL>INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_mux0000&lt;1&gt;</twBEL><twBEL>INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_30</twBEL></twPathDel><twLogDel>2.649</twLogDel><twRouteDel>3.557</twRouteDel><twTotDel>6.206</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="9.397">clk90_tb</twDestClk><twPctLog>42.7</twPctLog><twPctRoute>57.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="108"><twConstPath anchorID="109" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.319</twSlack><twSrc BELType="FF">INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/STATE_WB_FSM_FFd3</twSrc><twDest BELType="FF">INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_30</twDest><twTotPathDel>6.051</twTotPathDel><twClkSkew dest = "0.445" src = "0.593">0.148</twClkSkew><twDelConst>7.518</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/STATE_WB_FSM_FFd3</twSrc><twDest BELType='FF'>INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_30</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X4Y50.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="1.879">clk90_tb</twSrcClk><twPathDel><twSite>SLICE_X4Y50.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.676</twDelInfo><twComp>INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/STATE_WB_FSM_FFd4</twComp><twBEL>INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/STATE_WB_FSM_FFd3</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y53.G2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.419</twDelInfo><twComp>INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/STATE_WB_FSM_FFd3</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y53.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data&lt;3&gt;</twComp><twBEL>INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_mux0000&lt;0&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y84.G2</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">2.895</twDelInfo><twComp>INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/N0</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y84.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data&lt;30&gt;</twComp><twBEL>INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_mux0000&lt;1&gt;_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y84.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>N80</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y84.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.722</twDelInfo><twComp>INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data&lt;30&gt;</twComp><twBEL>INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_mux0000&lt;1&gt;</twBEL><twBEL>INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_30</twBEL></twPathDel><twLogDel>2.694</twLogDel><twRouteDel>3.357</twRouteDel><twTotDel>6.051</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="9.397">clk90_tb</twDestClk><twPctLog>44.5</twPctLog><twPctRoute>55.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="110"><twConstPath anchorID="111" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.398</twSlack><twSrc BELType="FF">INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/STATE_WB_FSM_FFd2</twSrc><twDest BELType="FF">INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_30</twDest><twTotPathDel>5.972</twTotPathDel><twClkSkew dest = "0.445" src = "0.593">0.148</twClkSkew><twDelConst>7.518</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/STATE_WB_FSM_FFd2</twSrc><twDest BELType='FF'>INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_30</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X5Y50.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="1.879">clk90_tb</twSrcClk><twPathDel><twSite>SLICE_X5Y50.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.591</twDelInfo><twComp>INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/STATE_WB_FSM_FFd2</twComp><twBEL>INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/STATE_WB_FSM_FFd2</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y53.G4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.425</twDelInfo><twComp>INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/STATE_WB_FSM_FFd2</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y53.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data&lt;3&gt;</twComp><twBEL>INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_mux0000&lt;0&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y84.G2</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">2.895</twDelInfo><twComp>INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/N0</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y84.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data&lt;30&gt;</twComp><twBEL>INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_mux0000&lt;1&gt;_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y84.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>N80</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y84.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.722</twDelInfo><twComp>INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data&lt;30&gt;</twComp><twBEL>INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_mux0000&lt;1&gt;</twBEL><twBEL>INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_30</twBEL></twPathDel><twLogDel>2.609</twLogDel><twRouteDel>3.363</twRouteDel><twTotDel>5.972</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="9.397">clk90_tb</twDestClk><twPctLog>43.7</twPctLog><twPctRoute>56.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_INST_DDR2_RAM_CORE_infrastructure_top0_clk_dcm0_clk90dcm = PERIOD TIMEGRP
        &quot;INST_DDR2_RAM_CORE_infrastructure_top0_clk_dcm0_clk90dcm&quot; TS_SYS_CLK
        PHASE 1.879675 ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/Mshreg_write_data90_2_4/SRL16E (SLICE_X4Y52.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="112"><twConstPath anchorID="113" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.605</twSlack><twSrc BELType="FF">INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_4</twSrc><twDest BELType="FF">INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/Mshreg_write_data90_2_4/SRL16E</twDest><twTotPathDel>0.714</twTotPathDel><twClkSkew dest = "0.349" src = "0.240">-0.109</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_4</twSrc><twDest BELType='FF'>INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/Mshreg_write_data90_2_4/SRL16E</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X7Y52.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="1.879">clk90_tb</twSrcClk><twPathDel><twSite>SLICE_X7Y52.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.464</twDelInfo><twComp>INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data&lt;5&gt;</twComp><twBEL>INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y52.BY</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.376</twDelInfo><twComp>INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X4Y52.CLK</twSite><twDelType>Tdh</twDelType><twDelInfo twEdge="twFalling">-0.126</twDelInfo><twComp>INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data90_2&lt;5&gt;</twComp><twBEL>INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/Mshreg_write_data90_2_4/SRL16E</twBEL></twPathDel><twLogDel>0.338</twLogDel><twRouteDel>0.376</twRouteDel><twTotDel>0.714</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="1.879">clk90_tb</twDestClk><twPctLog>47.3</twPctLog><twPctRoute>52.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/Mshreg_write_data4_27/SRL16E (SLICE_X4Y74.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="114"><twConstPath anchorID="115" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.636</twSlack><twSrc BELType="FF">INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_27</twSrc><twDest BELType="FF">INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/Mshreg_write_data4_27/SRL16E</twDest><twTotPathDel>0.711</twTotPathDel><twClkSkew dest = "0.344" src = "0.269">-0.075</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_27</twSrc><twDest BELType='FF'>INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/Mshreg_write_data4_27/SRL16E</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X7Y75.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="1.879">clk90_tb</twSrcClk><twPathDel><twSite>SLICE_X7Y75.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.473</twDelInfo><twComp>INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data&lt;27&gt;</twComp><twBEL>INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_27</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y74.BX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.384</twDelInfo><twComp>INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data&lt;27&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X4Y74.CLK</twSite><twDelType>Tdh</twDelType><twDelInfo twEdge="twFalling">-0.146</twDelInfo><twComp>INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data4&lt;27&gt;</twComp><twBEL>INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/Mshreg_write_data4_27/SRL16E</twBEL></twPathDel><twLogDel>0.327</twLogDel><twRouteDel>0.384</twRouteDel><twTotDel>0.711</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="1.879">clk90_tb</twDestClk><twPctLog>46.0</twPctLog><twPctRoute>54.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/Mshreg_write_data4_17/SRL16E (SLICE_X6Y59.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="116"><twConstPath anchorID="117" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.674</twSlack><twSrc BELType="FF">INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_17</twSrc><twDest BELType="FF">INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/Mshreg_write_data4_17/SRL16E</twDest><twTotPathDel>0.723</twTotPathDel><twClkSkew dest = "0.266" src = "0.217">-0.049</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_17</twSrc><twDest BELType='FF'>INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/Mshreg_write_data4_17/SRL16E</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X8Y58.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="1.879">clk90_tb</twSrcClk><twPathDel><twSite>SLICE_X8Y58.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.505</twDelInfo><twComp>INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data&lt;17&gt;</twComp><twBEL>INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_17</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y59.BX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.364</twDelInfo><twComp>INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data&lt;17&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X6Y59.CLK</twSite><twDelType>Tdh</twDelType><twDelInfo twEdge="twFalling">-0.146</twDelInfo><twComp>INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data4&lt;17&gt;</twComp><twBEL>INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/Mshreg_write_data4_17/SRL16E</twBEL></twPathDel><twLogDel>0.359</twLogDel><twRouteDel>0.364</twRouteDel><twTotDel>0.723</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="1.879">clk90_tb</twDestClk><twPctLog>49.7</twPctLog><twPctRoute>50.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="118"><twPinLimitBanner>Component Switching Limit Checks: TS_INST_DDR2_RAM_CORE_infrastructure_top0_clk_dcm0_clk90dcm = PERIOD TIMEGRP
        &quot;INST_DDR2_RAM_CORE_infrastructure_top0_clk_dcm0_clk90dcm&quot; TS_SYS_CLK
        PHASE 1.879675 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="119" type="MINLOWPULSE" name="Trpw" slack="4.314" period="7.518" constraintValue="3.759" deviceLimit="1.602" physResource="INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data&lt;20&gt;/SR" logResource="INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_20/SR" locationPin="SLICE_X6Y55.SR" clockNet="INST_DDR2_RAM_CORE/infrastructure_top0/user_rst"/><twPinLimit anchorID="120" type="MINHIGHPULSE" name="Trpw" slack="4.314" period="7.518" constraintValue="3.759" deviceLimit="1.602" physResource="INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data&lt;20&gt;/SR" logResource="INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_20/SR" locationPin="SLICE_X6Y55.SR" clockNet="INST_DDR2_RAM_CORE/infrastructure_top0/user_rst"/><twPinLimit anchorID="121" type="MINLOWPULSE" name="Trpw" slack="4.314" period="7.518" constraintValue="3.759" deviceLimit="1.602" physResource="INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data&lt;18&gt;/SR" logResource="INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_18/SR" locationPin="SLICE_X8Y54.SR" clockNet="INST_DDR2_RAM_CORE/infrastructure_top0/user_rst"/></twPinLimitRpt></twConst><twConstRollupTable uID="53" anchorID="122"><twConstRollup name="TS_SYS_CLK" fullName="TS_SYS_CLK = PERIOD TIMEGRP &quot;SYS_CLK&quot; 7.5187 ns HIGH 50%;" type="origin" depth="0" requirement="7.519" prefType="period" actual="4.800" actualRollup="10.213" errors="0" errorRollup="229" items="0" itemsRollup="11991"/><twConstRollup name="TS_INST_DDR2_RAM_CORE_infrastructure_top0_clk_dcm0_clk0dcm" fullName="TS_INST_DDR2_RAM_CORE_infrastructure_top0_clk_dcm0_clk0dcm = PERIOD TIMEGRP         &quot;INST_DDR2_RAM_CORE_infrastructure_top0_clk_dcm0_clk0dcm&quot; TS_SYS_CLK         HIGH 50%;" type="child" depth="1" requirement="7.519" prefType="period" actual="10.213" actualRollup="N/A" errors="229" errorRollup="0" items="10926" itemsRollup="0"/><twConstRollup name="TS_INST_DDR2_RAM_CORE_infrastructure_top0_clk_dcm0_clk90dcm" fullName="TS_INST_DDR2_RAM_CORE_infrastructure_top0_clk_dcm0_clk90dcm = PERIOD TIMEGRP         &quot;INST_DDR2_RAM_CORE_infrastructure_top0_clk_dcm0_clk90dcm&quot; TS_SYS_CLK         PHASE 1.879675 ns HIGH 50%;" type="child" depth="1" requirement="7.519" prefType="period" actual="6.930" actualRollup="N/A" errors="0" errorRollup="0" items="1065" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="123">4</twUnmetConstCnt><twDataSheet anchorID="124" twNameLen="15"><twClk2SUList anchorID="125" twDestWidth="9"><twDest>CLKB_130M</twDest><twClk2SU><twSrc>CLKB_130M</twSrc><twRiseRise>8.811</twRiseRise><twFallRise>5.062</twFallRise><twRiseFall>3.742</twRiseFall><twFallFall>7.301</twFallFall></twClk2SU><twClk2SU><twSrc>clk_50mhz</twSrc><twRiseRise>8.811</twRiseRise><twFallRise>5.062</twFallRise><twRiseFall>3.742</twRiseFall><twFallFall>7.301</twFallFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="126" twDestWidth="9"><twDest>clk_50mhz</twDest><twClk2SU><twSrc>CLKB_130M</twSrc><twRiseRise>8.811</twRiseRise><twFallRise>5.062</twFallRise><twRiseFall>3.742</twRiseFall><twFallFall>7.301</twFallFall></twClk2SU><twClk2SU><twSrc>clk_50mhz</twSrc><twRiseRise>8.811</twRiseRise><twFallRise>5.062</twFallRise><twRiseFall>3.742</twRiseFall><twFallFall>7.301</twFallFall></twClk2SU></twClk2SUList><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="127"><twErrCnt>232</twErrCnt><twScore>113701</twScore><twSetupScore>113701</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>11991</twPathCnt><twNetCnt>52</twNetCnt><twConnCnt>5953</twConnCnt></twConstCov><twStats anchorID="128"><twMinPer>10.213</twMinPer><twFootnote number="1" /><twMaxFreq>97.914</twMaxFreq><twMaxNetDel>2.158</twMaxNetDel></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Sat Sep 24 17:53:32 2016 </twTimestamp></twFoot><twClientInfo anchorID="129"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 190 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
