<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.6"/>
<title>MdePkg[all]: MdePkg/Include/Register/Intel/Cpuid.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">MdePkg[all]
   &#160;<span id="projectnumber">1.08</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.6 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('_intel_2_cpuid_8h.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&#160;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&#160;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&#160;</span>Macros</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(9)"><span class="SelectionMark">&#160;</span>Pages</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">Cpuid.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_c_p_u_i_d___v_e_r_s_i_o_n___i_n_f_o___e_a_x.html">CPUID_VERSION_INFO_EAX</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_c_p_u_i_d___v_e_r_s_i_o_n___i_n_f_o___e_b_x.html">CPUID_VERSION_INFO_EBX</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_c_p_u_i_d___v_e_r_s_i_o_n___i_n_f_o___e_c_x.html">CPUID_VERSION_INFO_ECX</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_c_p_u_i_d___v_e_r_s_i_o_n___i_n_f_o___e_d_x.html">CPUID_VERSION_INFO_EDX</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_c_p_u_i_d___c_a_c_h_e___i_n_f_o___c_a_c_h_e___t_l_b.html">CPUID_CACHE_INFO_CACHE_TLB</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_c_p_u_i_d___c_a_c_h_e___p_a_r_a_m_s___e_a_x.html">CPUID_CACHE_PARAMS_EAX</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_c_p_u_i_d___c_a_c_h_e___p_a_r_a_m_s___e_b_x.html">CPUID_CACHE_PARAMS_EBX</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_c_p_u_i_d___c_a_c_h_e___p_a_r_a_m_s___e_d_x.html">CPUID_CACHE_PARAMS_EDX</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_c_p_u_i_d___m_o_n_i_t_o_r___m_w_a_i_t___e_a_x.html">CPUID_MONITOR_MWAIT_EAX</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_c_p_u_i_d___m_o_n_i_t_o_r___m_w_a_i_t___e_b_x.html">CPUID_MONITOR_MWAIT_EBX</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_c_p_u_i_d___m_o_n_i_t_o_r___m_w_a_i_t___e_c_x.html">CPUID_MONITOR_MWAIT_ECX</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_c_p_u_i_d___m_o_n_i_t_o_r___m_w_a_i_t___e_d_x.html">CPUID_MONITOR_MWAIT_EDX</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_c_p_u_i_d___t_h_e_r_m_a_l___p_o_w_e_r___m_a_n_a_g_e_m_e_n_t___e_a_x.html">CPUID_THERMAL_POWER_MANAGEMENT_EAX</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_c_p_u_i_d___t_h_e_r_m_a_l___p_o_w_e_r___m_a_n_a_g_e_m_e_n_t___e_b_x.html">CPUID_THERMAL_POWER_MANAGEMENT_EBX</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_c_p_u_i_d___t_h_e_r_m_a_l___p_o_w_e_r___m_a_n_a_g_e_m_e_n_t___e_c_x.html">CPUID_THERMAL_POWER_MANAGEMENT_ECX</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_c_p_u_i_d___s_t_r_u_c_t_u_r_e_d___e_x_t_e_n_d_e_d___f_e_a_t_u_r_e___f_l_a_g_s___e_b_x.html">CPUID_STRUCTURED_EXTENDED_FEATURE_FLAGS_EBX</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_c_p_u_i_d___s_t_r_u_c_t_u_r_e_d___e_x_t_e_n_d_e_d___f_e_a_t_u_r_e___f_l_a_g_s___e_c_x.html">CPUID_STRUCTURED_EXTENDED_FEATURE_FLAGS_ECX</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_c_p_u_i_d___s_t_r_u_c_t_u_r_e_d___e_x_t_e_n_d_e_d___f_e_a_t_u_r_e___f_l_a_g_s___e_d_x.html">CPUID_STRUCTURED_EXTENDED_FEATURE_FLAGS_EDX</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_c_p_u_i_d___a_r_c_h_i_t_e_c_t_u_r_a_l___p_e_r_f_o_r_m_a_n_c_e___m_o_n_i_t_o_r_i_n_g___e_a_x.html">CPUID_ARCHITECTURAL_PERFORMANCE_MONITORING_EAX</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_c_p_u_i_d___a_r_c_h_i_t_e_c_t_u_r_a_l___p_e_r_f_o_r_m_a_n_c_e___m_o_n_i_t_o_r_i_n_g___e_b_x.html">CPUID_ARCHITECTURAL_PERFORMANCE_MONITORING_EBX</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_c_p_u_i_d___a_r_c_h_i_t_e_c_t_u_r_a_l___p_e_r_f_o_r_m_a_n_c_e___m_o_n_i_t_o_r_i_n_g___e_d_x.html">CPUID_ARCHITECTURAL_PERFORMANCE_MONITORING_EDX</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_c_p_u_i_d___e_x_t_e_n_d_e_d___t_o_p_o_l_o_g_y___e_a_x.html">CPUID_EXTENDED_TOPOLOGY_EAX</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_c_p_u_i_d___e_x_t_e_n_d_e_d___t_o_p_o_l_o_g_y___e_b_x.html">CPUID_EXTENDED_TOPOLOGY_EBX</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_c_p_u_i_d___e_x_t_e_n_d_e_d___t_o_p_o_l_o_g_y___e_c_x.html">CPUID_EXTENDED_TOPOLOGY_ECX</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_c_p_u_i_d___e_x_t_e_n_d_e_d___s_t_a_t_e___m_a_i_n___l_e_a_f___e_a_x.html">CPUID_EXTENDED_STATE_MAIN_LEAF_EAX</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_c_p_u_i_d___e_x_t_e_n_d_e_d___s_t_a_t_e___s_u_b___l_e_a_f___e_a_x.html">CPUID_EXTENDED_STATE_SUB_LEAF_EAX</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_c_p_u_i_d___e_x_t_e_n_d_e_d___s_t_a_t_e___s_u_b___l_e_a_f___e_c_x.html">CPUID_EXTENDED_STATE_SUB_LEAF_ECX</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_c_p_u_i_d___e_x_t_e_n_d_e_d___s_t_a_t_e___s_i_z_e___o_f_f_s_e_t___e_c_x.html">CPUID_EXTENDED_STATE_SIZE_OFFSET_ECX</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_c_p_u_i_d___i_n_t_e_l___r_d_t___m_o_n_i_t_o_r_i_n_g___e_n_u_m_e_r_a_t_i_o_n___s_u_b___l_e_a_f___e_d_x.html">CPUID_INTEL_RDT_MONITORING_ENUMERATION_SUB_LEAF_EDX</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_c_p_u_i_d___i_n_t_e_l___r_d_t___m_o_n_i_t_o_r_i_n_g___l3___c_a_c_h_e___s_u_b___l_e_a_f___e_d_x.html">CPUID_INTEL_RDT_MONITORING_L3_CACHE_SUB_LEAF_EDX</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_c_p_u_i_d___i_n_t_e_l___r_d_t___a_l_l_o_c_a_t_i_o_n___e_n_u_m_e_r_a_t_i_o_n___s_u_b___l_e_a_f___e_b_x.html">CPUID_INTEL_RDT_ALLOCATION_ENUMERATION_SUB_LEAF_EBX</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_c_p_u_i_d___i_n_t_e_l___r_d_t___a_l_l_o_c_a_t_i_o_n___l3___c_a_c_h_e___s_u_b___l_e_a_f___e_a_x.html">CPUID_INTEL_RDT_ALLOCATION_L3_CACHE_SUB_LEAF_EAX</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_c_p_u_i_d___i_n_t_e_l___r_d_t___a_l_l_o_c_a_t_i_o_n___l3___c_a_c_h_e___s_u_b___l_e_a_f___e_c_x.html">CPUID_INTEL_RDT_ALLOCATION_L3_CACHE_SUB_LEAF_ECX</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_c_p_u_i_d___i_n_t_e_l___r_d_t___a_l_l_o_c_a_t_i_o_n___l3___c_a_c_h_e___s_u_b___l_e_a_f___e_d_x.html">CPUID_INTEL_RDT_ALLOCATION_L3_CACHE_SUB_LEAF_EDX</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_c_p_u_i_d___i_n_t_e_l___r_d_t___a_l_l_o_c_a_t_i_o_n___l2___c_a_c_h_e___s_u_b___l_e_a_f___e_a_x.html">CPUID_INTEL_RDT_ALLOCATION_L2_CACHE_SUB_LEAF_EAX</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_c_p_u_i_d___i_n_t_e_l___r_d_t___a_l_l_o_c_a_t_i_o_n___l2___c_a_c_h_e___s_u_b___l_e_a_f___e_d_x.html">CPUID_INTEL_RDT_ALLOCATION_L2_CACHE_SUB_LEAF_EDX</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_c_p_u_i_d___i_n_t_e_l___r_d_t___a_l_l_o_c_a_t_i_o_n___m_e_m_o_r_y___b_a_n_d_w_i_d_t_h___s_u_b___l_e_a_f___e_a_x.html">CPUID_INTEL_RDT_ALLOCATION_MEMORY_BANDWIDTH_SUB_LEAF_EAX</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_c_p_u_i_d___i_n_t_e_l___r_d_t___a_l_l_o_c_a_t_i_o_n___m_e_m_o_r_y___b_a_n_d_w_i_d_t_h___s_u_b___l_e_a_f___e_c_x.html">CPUID_INTEL_RDT_ALLOCATION_MEMORY_BANDWIDTH_SUB_LEAF_ECX</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_c_p_u_i_d___i_n_t_e_l___r_d_t___a_l_l_o_c_a_t_i_o_n___m_e_m_o_r_y___b_a_n_d_w_i_d_t_h___s_u_b___l_e_a_f___e_d_x.html">CPUID_INTEL_RDT_ALLOCATION_MEMORY_BANDWIDTH_SUB_LEAF_EDX</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_c_p_u_i_d___i_n_t_e_l___s_g_x___c_a_p_a_b_i_l_i_t_i_e_s__0___s_u_b___l_e_a_f___e_a_x.html">CPUID_INTEL_SGX_CAPABILITIES_0_SUB_LEAF_EAX</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_c_p_u_i_d___i_n_t_e_l___s_g_x___c_a_p_a_b_i_l_i_t_i_e_s__0___s_u_b___l_e_a_f___e_d_x.html">CPUID_INTEL_SGX_CAPABILITIES_0_SUB_LEAF_EDX</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_c_p_u_i_d___i_n_t_e_l___s_g_x___c_a_p_a_b_i_l_i_t_i_e_s___r_e_s_o_u_r_c_e_s___s_u_b___l_e_a_f___e_a_x.html">CPUID_INTEL_SGX_CAPABILITIES_RESOURCES_SUB_LEAF_EAX</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_c_p_u_i_d___i_n_t_e_l___s_g_x___c_a_p_a_b_i_l_i_t_i_e_s___r_e_s_o_u_r_c_e_s___s_u_b___l_e_a_f___e_b_x.html">CPUID_INTEL_SGX_CAPABILITIES_RESOURCES_SUB_LEAF_EBX</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_c_p_u_i_d___i_n_t_e_l___s_g_x___c_a_p_a_b_i_l_i_t_i_e_s___r_e_s_o_u_r_c_e_s___s_u_b___l_e_a_f___e_c_x.html">CPUID_INTEL_SGX_CAPABILITIES_RESOURCES_SUB_LEAF_ECX</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_c_p_u_i_d___i_n_t_e_l___s_g_x___c_a_p_a_b_i_l_i_t_i_e_s___r_e_s_o_u_r_c_e_s___s_u_b___l_e_a_f___e_d_x.html">CPUID_INTEL_SGX_CAPABILITIES_RESOURCES_SUB_LEAF_EDX</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_c_p_u_i_d___i_n_t_e_l___p_r_o_c_e_s_s_o_r___t_r_a_c_e___m_a_i_n___l_e_a_f___e_b_x.html">CPUID_INTEL_PROCESSOR_TRACE_MAIN_LEAF_EBX</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_c_p_u_i_d___i_n_t_e_l___p_r_o_c_e_s_s_o_r___t_r_a_c_e___m_a_i_n___l_e_a_f___e_c_x.html">CPUID_INTEL_PROCESSOR_TRACE_MAIN_LEAF_ECX</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_c_p_u_i_d___i_n_t_e_l___p_r_o_c_e_s_s_o_r___t_r_a_c_e___s_u_b___l_e_a_f___e_a_x.html">CPUID_INTEL_PROCESSOR_TRACE_SUB_LEAF_EAX</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_c_p_u_i_d___i_n_t_e_l___p_r_o_c_e_s_s_o_r___t_r_a_c_e___s_u_b___l_e_a_f___e_b_x.html">CPUID_INTEL_PROCESSOR_TRACE_SUB_LEAF_EBX</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_c_p_u_i_d___p_r_o_c_e_s_s_o_r___f_r_e_q_u_e_n_c_y___e_a_x.html">CPUID_PROCESSOR_FREQUENCY_EAX</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_c_p_u_i_d___p_r_o_c_e_s_s_o_r___f_r_e_q_u_e_n_c_y___e_b_x.html">CPUID_PROCESSOR_FREQUENCY_EBX</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_c_p_u_i_d___p_r_o_c_e_s_s_o_r___f_r_e_q_u_e_n_c_y___e_c_x.html">CPUID_PROCESSOR_FREQUENCY_ECX</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_c_p_u_i_d___s_o_c___v_e_n_d_o_r___m_a_i_n___l_e_a_f___e_b_x.html">CPUID_SOC_VENDOR_MAIN_LEAF_EBX</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_c_p_u_i_d___s_o_c___v_e_n_d_o_r___b_r_a_n_d___s_t_r_i_n_g___d_a_t_a.html">CPUID_SOC_VENDOR_BRAND_STRING_DATA</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_c_p_u_i_d___d_e_t_e_r_m_i_n_i_s_t_i_c___a_d_d_r_e_s_s___t_r_a_n_s_l_a_t_i_o_n___p_a_r_a_m_e_t_e_r_s___e_b_x.html">CPUID_DETERMINISTIC_ADDRESS_TRANSLATION_PARAMETERS_EBX</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_c_p_u_i_d___d_e_t_e_r_m_i_n_i_s_t_i_c___a_d_d_r_e_s_s___t_r_a_n_s_l_a_t_i_o_n___p_a_r_a_m_e_t_e_r_s___e_d_x.html">CPUID_DETERMINISTIC_ADDRESS_TRANSLATION_PARAMETERS_EDX</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_c_p_u_i_d___n_a_t_i_v_e___m_o_d_e_l___i_d___a_n_d___c_o_r_e___t_y_p_e___e_a_x.html">CPUID_NATIVE_MODEL_ID_AND_CORE_TYPE_EAX</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_c_p_u_i_d___e_x_t_e_n_d_e_d___c_p_u___s_i_g___e_c_x.html">CPUID_EXTENDED_CPU_SIG_ECX</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_c_p_u_i_d___e_x_t_e_n_d_e_d___c_p_u___s_i_g___e_d_x.html">CPUID_EXTENDED_CPU_SIG_EDX</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_c_p_u_i_d___b_r_a_n_d___s_t_r_i_n_g___d_a_t_a.html">CPUID_BRAND_STRING_DATA</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_c_p_u_i_d___e_x_t_e_n_d_e_d___c_a_c_h_e___i_n_f_o___e_c_x.html">CPUID_EXTENDED_CACHE_INFO_ECX</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_c_p_u_i_d___e_x_t_e_n_d_e_d___t_i_m_e___s_t_a_m_p___c_o_u_n_t_e_r___e_d_x.html">CPUID_EXTENDED_TIME_STAMP_COUNTER_EDX</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_c_p_u_i_d___v_i_r___p_h_y___a_d_d_r_e_s_s___s_i_z_e___e_a_x.html">CPUID_VIR_PHY_ADDRESS_SIZE_EAX</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:a4358a463737a05a720e2c16cb46c75d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_intel_2_cpuid_8h.html#a4358a463737a05a720e2c16cb46c75d5">CPUID_SIGNATURE</a>&#160;&#160;&#160;0x00</td></tr>
<tr class="separator:a4358a463737a05a720e2c16cb46c75d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a819193f89ceae70a467c8d6c75a1ae8a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_intel_2_cpuid_8h.html#a819193f89ceae70a467c8d6c75a1ae8a">CPUID_VERSION_INFO</a>&#160;&#160;&#160;0x01</td></tr>
<tr class="separator:a819193f89ceae70a467c8d6c75a1ae8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a822b2742633488e0bbd676a6e9281549"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_intel_2_cpuid_8h.html#a822b2742633488e0bbd676a6e9281549">CPUID_CACHE_INFO</a>&#160;&#160;&#160;0x02</td></tr>
<tr class="separator:a822b2742633488e0bbd676a6e9281549"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a56fbc401852c41c4bcbcdd7e793d4ca1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_intel_2_cpuid_8h.html#a56fbc401852c41c4bcbcdd7e793d4ca1">CPUID_SERIAL_NUMBER</a>&#160;&#160;&#160;0x03</td></tr>
<tr class="separator:a56fbc401852c41c4bcbcdd7e793d4ca1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a755dd79fd55a402d89a34bc09455ed64"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_intel_2_cpuid_8h.html#a755dd79fd55a402d89a34bc09455ed64">CPUID_CACHE_PARAMS</a>&#160;&#160;&#160;0x04</td></tr>
<tr class="separator:a755dd79fd55a402d89a34bc09455ed64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9c18d239aea3a58c2c5cc7ab1c00a488"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_intel_2_cpuid_8h.html#a9c18d239aea3a58c2c5cc7ab1c00a488">CPUID_MONITOR_MWAIT</a>&#160;&#160;&#160;0x05</td></tr>
<tr class="separator:a9c18d239aea3a58c2c5cc7ab1c00a488"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab7252b21c59400f2744e663b2933d53f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_intel_2_cpuid_8h.html#ab7252b21c59400f2744e663b2933d53f">CPUID_THERMAL_POWER_MANAGEMENT</a>&#160;&#160;&#160;0x06</td></tr>
<tr class="separator:ab7252b21c59400f2744e663b2933d53f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2480a5e18eb62d9518b204a413c4f339"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_intel_2_cpuid_8h.html#a2480a5e18eb62d9518b204a413c4f339">CPUID_STRUCTURED_EXTENDED_FEATURE_FLAGS</a>&#160;&#160;&#160;0x07</td></tr>
<tr class="separator:a2480a5e18eb62d9518b204a413c4f339"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad81c7bd927bd1e406218eca42289b0dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_intel_2_cpuid_8h.html#ad81c7bd927bd1e406218eca42289b0dd">CPUID_STRUCTURED_EXTENDED_FEATURE_FLAGS_SUB_LEAF_INFO</a>&#160;&#160;&#160;0x00</td></tr>
<tr class="separator:ad81c7bd927bd1e406218eca42289b0dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7df99ad5cc919a87eb16d2ac380ff998"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_intel_2_cpuid_8h.html#a7df99ad5cc919a87eb16d2ac380ff998">CPUID_DIRECT_CACHE_ACCESS_INFO</a>&#160;&#160;&#160;0x09</td></tr>
<tr class="separator:a7df99ad5cc919a87eb16d2ac380ff998"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa1cec41930330571cd24d4c524380015"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_intel_2_cpuid_8h.html#aa1cec41930330571cd24d4c524380015">CPUID_ARCHITECTURAL_PERFORMANCE_MONITORING</a>&#160;&#160;&#160;0x0A</td></tr>
<tr class="separator:aa1cec41930330571cd24d4c524380015"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab34feb01c474075e65d106c99a5ed8df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_intel_2_cpuid_8h.html#ab34feb01c474075e65d106c99a5ed8df">CPUID_EXTENDED_TOPOLOGY</a>&#160;&#160;&#160;0x0B</td></tr>
<tr class="separator:ab34feb01c474075e65d106c99a5ed8df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaea2abef8f472333669566c1d0526389"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_intel_2_cpuid_8h.html#aaea2abef8f472333669566c1d0526389">CPUID_EXTENDED_STATE</a>&#160;&#160;&#160;0x0D</td></tr>
<tr class="separator:aaea2abef8f472333669566c1d0526389"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac12b8b0ebcdd2d2dfc2ae3c2aaf5e5e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_intel_2_cpuid_8h.html#ac12b8b0ebcdd2d2dfc2ae3c2aaf5e5e2">CPUID_EXTENDED_STATE_MAIN_LEAF</a>&#160;&#160;&#160;0x00</td></tr>
<tr class="separator:ac12b8b0ebcdd2d2dfc2ae3c2aaf5e5e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abf2a2e76e4af967b739530036163bbe5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_intel_2_cpuid_8h.html#abf2a2e76e4af967b739530036163bbe5">CPUID_EXTENDED_STATE_SUB_LEAF</a>&#160;&#160;&#160;0x01</td></tr>
<tr class="separator:abf2a2e76e4af967b739530036163bbe5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a36de9ccea785fa790ae396d18b8d2198"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_intel_2_cpuid_8h.html#a36de9ccea785fa790ae396d18b8d2198">CPUID_EXTENDED_STATE_SIZE_OFFSET</a>&#160;&#160;&#160;0x02</td></tr>
<tr class="separator:a36de9ccea785fa790ae396d18b8d2198"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7e403817813c2eafe53270d8cb65cc22"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_intel_2_cpuid_8h.html#a7e403817813c2eafe53270d8cb65cc22">CPUID_INTEL_RDT_MONITORING</a>&#160;&#160;&#160;0x0F</td></tr>
<tr class="separator:a7e403817813c2eafe53270d8cb65cc22"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a210a06826971c6377e31ee8886bb2e0a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_intel_2_cpuid_8h.html#a210a06826971c6377e31ee8886bb2e0a">CPUID_INTEL_RDT_MONITORING_ENUMERATION_SUB_LEAF</a>&#160;&#160;&#160;0x00</td></tr>
<tr class="separator:a210a06826971c6377e31ee8886bb2e0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae5fe9a99e843b937d60feb2a0a951a24"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_intel_2_cpuid_8h.html#ae5fe9a99e843b937d60feb2a0a951a24">CPUID_INTEL_RDT_MONITORING_L3_CACHE_SUB_LEAF</a>&#160;&#160;&#160;0x01</td></tr>
<tr class="separator:ae5fe9a99e843b937d60feb2a0a951a24"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae5447d44f5b2b38479b9240aa8ec6314"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_intel_2_cpuid_8h.html#ae5447d44f5b2b38479b9240aa8ec6314">CPUID_INTEL_RDT_ALLOCATION</a>&#160;&#160;&#160;0x10</td></tr>
<tr class="separator:ae5447d44f5b2b38479b9240aa8ec6314"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a985528b987d7abb4bf7715af71a15172"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_intel_2_cpuid_8h.html#a985528b987d7abb4bf7715af71a15172">CPUID_INTEL_RDT_ALLOCATION_ENUMERATION_SUB_LEAF</a>&#160;&#160;&#160;0x00</td></tr>
<tr class="separator:a985528b987d7abb4bf7715af71a15172"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a232a3c7c0110b3ee1d614e54a858eb39"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_intel_2_cpuid_8h.html#a232a3c7c0110b3ee1d614e54a858eb39">CPUID_INTEL_RDT_ALLOCATION_L3_CACHE_SUB_LEAF</a>&#160;&#160;&#160;0x01</td></tr>
<tr class="separator:a232a3c7c0110b3ee1d614e54a858eb39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae878b42ac247daf71a6bfd77fb02c3d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_intel_2_cpuid_8h.html#ae878b42ac247daf71a6bfd77fb02c3d2">CPUID_INTEL_RDT_ALLOCATION_L2_CACHE_SUB_LEAF</a>&#160;&#160;&#160;0x02</td></tr>
<tr class="separator:ae878b42ac247daf71a6bfd77fb02c3d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1b48311b3fb6b01c958f8144c02baeb3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_intel_2_cpuid_8h.html#a1b48311b3fb6b01c958f8144c02baeb3">CPUID_INTEL_RDT_ALLOCATION_MEMORY_BANDWIDTH_SUB_LEAF</a>&#160;&#160;&#160;0x03</td></tr>
<tr class="separator:a1b48311b3fb6b01c958f8144c02baeb3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab25c99800fa7982530e80158ab2f5992"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_intel_2_cpuid_8h.html#ab25c99800fa7982530e80158ab2f5992">CPUID_INTEL_SGX</a>&#160;&#160;&#160;0x12</td></tr>
<tr class="separator:ab25c99800fa7982530e80158ab2f5992"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acf186678569740d42179beeaa12f99b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_intel_2_cpuid_8h.html#acf186678569740d42179beeaa12f99b3">CPUID_INTEL_SGX_CAPABILITIES_0_SUB_LEAF</a>&#160;&#160;&#160;0x00</td></tr>
<tr class="separator:acf186678569740d42179beeaa12f99b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a21c7feccb1df5f976c518798829748c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_intel_2_cpuid_8h.html#a21c7feccb1df5f976c518798829748c1">CPUID_INTEL_SGX_CAPABILITIES_1_SUB_LEAF</a>&#160;&#160;&#160;0x01</td></tr>
<tr class="separator:a21c7feccb1df5f976c518798829748c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a593b608385a2d1fdd91c3f4b6b871cbc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_intel_2_cpuid_8h.html#a593b608385a2d1fdd91c3f4b6b871cbc">CPUID_INTEL_SGX_CAPABILITIES_RESOURCES_SUB_LEAF</a>&#160;&#160;&#160;0x02</td></tr>
<tr class="separator:a593b608385a2d1fdd91c3f4b6b871cbc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a10e61dd1703ce869a241d9d1830064c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_intel_2_cpuid_8h.html#a10e61dd1703ce869a241d9d1830064c5">CPUID_INTEL_PROCESSOR_TRACE</a>&#160;&#160;&#160;0x14</td></tr>
<tr class="separator:a10e61dd1703ce869a241d9d1830064c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaabc2a90f3472e9677df20e0eea53b9b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_intel_2_cpuid_8h.html#aaabc2a90f3472e9677df20e0eea53b9b">CPUID_INTEL_PROCESSOR_TRACE_MAIN_LEAF</a>&#160;&#160;&#160;0x00</td></tr>
<tr class="separator:aaabc2a90f3472e9677df20e0eea53b9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac25bdd4a18e1ec7a5b38dc62862cef01"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_intel_2_cpuid_8h.html#ac25bdd4a18e1ec7a5b38dc62862cef01">CPUID_INTEL_PROCESSOR_TRACE_SUB_LEAF</a>&#160;&#160;&#160;0x01</td></tr>
<tr class="separator:ac25bdd4a18e1ec7a5b38dc62862cef01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0357ade4252c65dbf70fffb6e23ec633"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_intel_2_cpuid_8h.html#a0357ade4252c65dbf70fffb6e23ec633">CPUID_TIME_STAMP_COUNTER</a>&#160;&#160;&#160;0x15</td></tr>
<tr class="separator:a0357ade4252c65dbf70fffb6e23ec633"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2fe65e235e277dfb621c9f9f7432fcc1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_intel_2_cpuid_8h.html#a2fe65e235e277dfb621c9f9f7432fcc1">CPUID_PROCESSOR_FREQUENCY</a>&#160;&#160;&#160;0x16</td></tr>
<tr class="separator:a2fe65e235e277dfb621c9f9f7432fcc1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afe611c946584a14a4baa2a72e60e11aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_intel_2_cpuid_8h.html#afe611c946584a14a4baa2a72e60e11aa">CPUID_SOC_VENDOR</a>&#160;&#160;&#160;0x17</td></tr>
<tr class="separator:afe611c946584a14a4baa2a72e60e11aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ace158832a007c40881321f89cbbbda10"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_intel_2_cpuid_8h.html#ace158832a007c40881321f89cbbbda10">CPUID_SOC_VENDOR_MAIN_LEAF</a>&#160;&#160;&#160;0x00</td></tr>
<tr class="separator:ace158832a007c40881321f89cbbbda10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6c2123cf9bd06e6d2aab7ee2b8f934e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_intel_2_cpuid_8h.html#a6c2123cf9bd06e6d2aab7ee2b8f934e4">CPUID_SOC_VENDOR_BRAND_STRING1</a>&#160;&#160;&#160;0x01</td></tr>
<tr class="separator:a6c2123cf9bd06e6d2aab7ee2b8f934e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ace659e62c07c2a899dc786b1f73eaaef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_intel_2_cpuid_8h.html#ace659e62c07c2a899dc786b1f73eaaef">CPUID_SOC_VENDOR_BRAND_STRING2</a>&#160;&#160;&#160;0x02</td></tr>
<tr class="separator:ace659e62c07c2a899dc786b1f73eaaef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a44b788384dd2b93c0e35c17900b8f4e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_intel_2_cpuid_8h.html#a44b788384dd2b93c0e35c17900b8f4e7">CPUID_SOC_VENDOR_BRAND_STRING3</a>&#160;&#160;&#160;0x03</td></tr>
<tr class="separator:a44b788384dd2b93c0e35c17900b8f4e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1340e4da3dd1ef49043ce549c01ac34b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_intel_2_cpuid_8h.html#a1340e4da3dd1ef49043ce549c01ac34b">CPUID_DETERMINISTIC_ADDRESS_TRANSLATION_PARAMETERS</a>&#160;&#160;&#160;0x18</td></tr>
<tr class="separator:a1340e4da3dd1ef49043ce549c01ac34b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad0f782415886bd04c2a2326a6764449e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_intel_2_cpuid_8h.html#ad0f782415886bd04c2a2326a6764449e">CPUID_DETERMINISTIC_ADDRESS_TRANSLATION_PARAMETERS_MAIN_LEAF</a>&#160;&#160;&#160;0x00</td></tr>
<tr class="separator:ad0f782415886bd04c2a2326a6764449e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9688ba25b1a35254324f2f60908dfd98"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_intel_2_cpuid_8h.html#a9688ba25b1a35254324f2f60908dfd98">CPUID_HYBRID_INFORMATION</a>&#160;&#160;&#160;0x1A</td></tr>
<tr class="separator:a9688ba25b1a35254324f2f60908dfd98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5ec778e1c8355bbf52a02f8e1487e6ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_intel_2_cpuid_8h.html#a5ec778e1c8355bbf52a02f8e1487e6ae">CPUID_HYBRID_INFORMATION_MAIN_LEAF</a>&#160;&#160;&#160;0x00</td></tr>
<tr class="separator:a5ec778e1c8355bbf52a02f8e1487e6ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acf2ca7bcc7389df0a6b5ad562928d803"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_intel_2_cpuid_8h.html#acf2ca7bcc7389df0a6b5ad562928d803">CPUID_V2_EXTENDED_TOPOLOGY</a>&#160;&#160;&#160;0x1F</td></tr>
<tr class="separator:acf2ca7bcc7389df0a6b5ad562928d803"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a12ce2df5221b68faefb4fa26e284b626"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_intel_2_cpuid_8h.html#a12ce2df5221b68faefb4fa26e284b626">CPUID_EXTENDED_FUNCTION</a>&#160;&#160;&#160;0x80000000</td></tr>
<tr class="separator:a12ce2df5221b68faefb4fa26e284b626"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adf917504d283edc5a4e153462683bb42"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_intel_2_cpuid_8h.html#adf917504d283edc5a4e153462683bb42">CPUID_EXTENDED_CPU_SIG</a>&#160;&#160;&#160;0x80000001</td></tr>
<tr class="separator:adf917504d283edc5a4e153462683bb42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5d930ddb3bb37ff7556f3c69dde0096d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_intel_2_cpuid_8h.html#a5d930ddb3bb37ff7556f3c69dde0096d">CPUID_BRAND_STRING1</a>&#160;&#160;&#160;0x80000002</td></tr>
<tr class="separator:a5d930ddb3bb37ff7556f3c69dde0096d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2d30d75abecca88ef629d185176a5cdc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_intel_2_cpuid_8h.html#a2d30d75abecca88ef629d185176a5cdc">CPUID_BRAND_STRING2</a>&#160;&#160;&#160;0x80000003</td></tr>
<tr class="separator:a2d30d75abecca88ef629d185176a5cdc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acc0903d6092fe94290c9259295e99ba5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_intel_2_cpuid_8h.html#acc0903d6092fe94290c9259295e99ba5">CPUID_BRAND_STRING3</a>&#160;&#160;&#160;0x80000004</td></tr>
<tr class="separator:acc0903d6092fe94290c9259295e99ba5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af795598f72c3c088e107a4997e2c4cce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_intel_2_cpuid_8h.html#af795598f72c3c088e107a4997e2c4cce">CPUID_EXTENDED_CACHE_INFO</a>&#160;&#160;&#160;0x80000006</td></tr>
<tr class="separator:af795598f72c3c088e107a4997e2c4cce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a367774e8ce2a74f821c71df852fa08fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_intel_2_cpuid_8h.html#a367774e8ce2a74f821c71df852fa08fb">CPUID_EXTENDED_TIME_STAMP_COUNTER</a>&#160;&#160;&#160;0x80000007</td></tr>
<tr class="separator:a367774e8ce2a74f821c71df852fa08fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6ff265589b5fbbdd389f9d3a386a28e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_intel_2_cpuid_8h.html#a6ff265589b5fbbdd389f9d3a386a28e4">CPUID_VIR_PHY_ADDRESS_SIZE</a>&#160;&#160;&#160;0x80000008</td></tr>
<tr class="separator:a6ff265589b5fbbdd389f9d3a386a28e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr class="memitem:a4442cb78ac86f69c411c8ecd811e65cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_intel_2_cpuid_8h.html#a4442cb78ac86f69c411c8ecd811e65cf">CPUID_SIGNATURE_GENUINE_INTEL_EBX</a>&#160;&#160;&#160;<a class="el" href="_base_8h.html#ad27a94f4c5ee5fb3cb570593f595d889">SIGNATURE_32</a> ('G', 'e', 'n', 'u')</td></tr>
<tr class="separator:a4442cb78ac86f69c411c8ecd811e65cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa727e3eec1fed8a876b467bdd69592fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_intel_2_cpuid_8h.html#aa727e3eec1fed8a876b467bdd69592fd">CPUID_SIGNATURE_GENUINE_INTEL_EDX</a>&#160;&#160;&#160;<a class="el" href="_base_8h.html#ad27a94f4c5ee5fb3cb570593f595d889">SIGNATURE_32</a> ('i', 'n', 'e', 'I')</td></tr>
<tr class="separator:aa727e3eec1fed8a876b467bdd69592fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adbe13a1761e6665849495d387e5ceb58"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_intel_2_cpuid_8h.html#adbe13a1761e6665849495d387e5ceb58">CPUID_SIGNATURE_GENUINE_INTEL_ECX</a>&#160;&#160;&#160;<a class="el" href="_base_8h.html#ad27a94f4c5ee5fb3cb570593f595d889">SIGNATURE_32</a> ('n', 't', 'e', 'l')</td></tr>
<tr class="separator:adbe13a1761e6665849495d387e5ceb58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr class="memitem:a69e08907a5ba047accbcbb8b02cecd08"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_intel_2_cpuid_8h.html#a69e08907a5ba047accbcbb8b02cecd08">CPUID_VERSION_INFO_EAX_PROCESSOR_TYPE_ORIGINAL_OEM_PROCESSOR</a>&#160;&#160;&#160;0x00</td></tr>
<tr class="separator:a69e08907a5ba047accbcbb8b02cecd08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a571d57e6737aa58b6ec785218abc9679"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_intel_2_cpuid_8h.html#a571d57e6737aa58b6ec785218abc9679">CPUID_VERSION_INFO_EAX_PROCESSOR_TYPE_INTEL_OVERDRIVE_PROCESSOR</a>&#160;&#160;&#160;0x01</td></tr>
<tr class="separator:a571d57e6737aa58b6ec785218abc9679"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad0b5709b5bf190478ac02734c5c0dc78"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_intel_2_cpuid_8h.html#ad0b5709b5bf190478ac02734c5c0dc78">CPUID_VERSION_INFO_EAX_PROCESSOR_TYPE_DUAL_PROCESSOR</a>&#160;&#160;&#160;0x02</td></tr>
<tr class="separator:ad0b5709b5bf190478ac02734c5c0dc78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr class="memitem:a4eb1e13929353321cbf1d5816299882f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_intel_2_cpuid_8h.html#a4eb1e13929353321cbf1d5816299882f">CPUID_CACHE_PARAMS_CACHE_TYPE_NULL</a>&#160;&#160;&#160;0x00</td></tr>
<tr class="separator:a4eb1e13929353321cbf1d5816299882f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad5bbdd67785f609dc310b8a67e9e9618"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_intel_2_cpuid_8h.html#ad5bbdd67785f609dc310b8a67e9e9618">CPUID_CACHE_PARAMS_CACHE_TYPE_DATA</a>&#160;&#160;&#160;0x01</td></tr>
<tr class="separator:ad5bbdd67785f609dc310b8a67e9e9618"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a949a233403ca3630c862224873db7ad4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_intel_2_cpuid_8h.html#a949a233403ca3630c862224873db7ad4">CPUID_CACHE_PARAMS_CACHE_TYPE_INSTRUCTION</a>&#160;&#160;&#160;0x02</td></tr>
<tr class="separator:a949a233403ca3630c862224873db7ad4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a11f00ff13b37eb85acc8910faa8358b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_intel_2_cpuid_8h.html#a11f00ff13b37eb85acc8910faa8358b5">CPUID_CACHE_PARAMS_CACHE_TYPE_UNIFIED</a>&#160;&#160;&#160;0x03</td></tr>
<tr class="separator:a11f00ff13b37eb85acc8910faa8358b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr class="memitem:ae3fa7b40254daf3c05bcf6ff6996a1dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_intel_2_cpuid_8h.html#ae3fa7b40254daf3c05bcf6ff6996a1dc">CPUID_EXTENDED_TOPOLOGY_LEVEL_TYPE_INVALID</a>&#160;&#160;&#160;0x00</td></tr>
<tr class="separator:ae3fa7b40254daf3c05bcf6ff6996a1dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae9ba06fa89a32cf914a86033ba513cd1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_intel_2_cpuid_8h.html#ae9ba06fa89a32cf914a86033ba513cd1">CPUID_EXTENDED_TOPOLOGY_LEVEL_TYPE_SMT</a>&#160;&#160;&#160;0x01</td></tr>
<tr class="separator:ae9ba06fa89a32cf914a86033ba513cd1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aefe4abc62361db9e78c004afd5c30178"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_intel_2_cpuid_8h.html#aefe4abc62361db9e78c004afd5c30178">CPUID_EXTENDED_TOPOLOGY_LEVEL_TYPE_CORE</a>&#160;&#160;&#160;0x02</td></tr>
<tr class="separator:aefe4abc62361db9e78c004afd5c30178"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr class="memitem:af5f0e81679bbab6c527941003a55a1f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_intel_2_cpuid_8h.html#af5f0e81679bbab6c527941003a55a1f6">CPUID_DETERMINISTIC_ADDRESS_TRANSLATION_PARAMETERS_TRANSLATION_CACHE_TYPE_INVALID</a>&#160;&#160;&#160;0x00</td></tr>
<tr class="separator:af5f0e81679bbab6c527941003a55a1f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5d33e4e2f850007701020aa177150ade"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_intel_2_cpuid_8h.html#a5d33e4e2f850007701020aa177150ade">CPUID_DETERMINISTIC_ADDRESS_TRANSLATION_PARAMETERS_TRANSLATION_CACHE_TYPE_DATA_TLB</a>&#160;&#160;&#160;0x01</td></tr>
<tr class="separator:a5d33e4e2f850007701020aa177150ade"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a93ff508305b9b96b5f88859e1f31b400"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_intel_2_cpuid_8h.html#a93ff508305b9b96b5f88859e1f31b400">CPUID_DETERMINISTIC_ADDRESS_TRANSLATION_PARAMETERS_TRANSLATION_CACHE_TYPE_INSTRUCTION_TLB</a>&#160;&#160;&#160;0x02</td></tr>
<tr class="separator:a93ff508305b9b96b5f88859e1f31b400"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a39a63f7c2bb6265aebde50f57250ac74"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_intel_2_cpuid_8h.html#a39a63f7c2bb6265aebde50f57250ac74">CPUID_DETERMINISTIC_ADDRESS_TRANSLATION_PARAMETERS_TRANSLATION_CACHE_TYPE_UNIFIED_TLB</a>&#160;&#160;&#160;0x03</td></tr>
<tr class="separator:a39a63f7c2bb6265aebde50f57250ac74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr class="memitem:a8d64bc23642c1b2642cebbabd0dda46c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_intel_2_cpuid_8h.html#a8d64bc23642c1b2642cebbabd0dda46c">CPUID_CORE_TYPE_INTEL_ATOM</a>&#160;&#160;&#160;0x20</td></tr>
<tr class="separator:a8d64bc23642c1b2642cebbabd0dda46c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af196e00a73b9e2a19aa997b7bb165444"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_intel_2_cpuid_8h.html#af196e00a73b9e2a19aa997b7bb165444">CPUID_CORE_TYPE_INTEL_CORE</a>&#160;&#160;&#160;0x40</td></tr>
<tr class="separator:af196e00a73b9e2a19aa997b7bb165444"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr class="memitem:ad916dda79287fa2f51bc301b01378775"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_intel_2_cpuid_8h.html#ad916dda79287fa2f51bc301b01378775">CPUID_V2_EXTENDED_TOPOLOGY_LEVEL_TYPE_MODULE</a>&#160;&#160;&#160;0x03</td></tr>
<tr class="separator:ad916dda79287fa2f51bc301b01378775"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a23b59e0e395ea22be5ec7d1f094950b4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_intel_2_cpuid_8h.html#a23b59e0e395ea22be5ec7d1f094950b4">CPUID_V2_EXTENDED_TOPOLOGY_LEVEL_TYPE_TILE</a>&#160;&#160;&#160;0x04</td></tr>
<tr class="separator:a23b59e0e395ea22be5ec7d1f094950b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af97e2392970c0d207095d137963bf80e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_intel_2_cpuid_8h.html#af97e2392970c0d207095d137963bf80e">CPUID_V2_EXTENDED_TOPOLOGY_LEVEL_TYPE_DIE</a>&#160;&#160;&#160;0x05</td></tr>
<tr class="separator:af97e2392970c0d207095d137963bf80e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr class="memitem:a771bc39de7b31a7ea13b05b959b9bd2a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_intel_2_cpuid_8h.html#a771bc39de7b31a7ea13b05b959b9bd2a">CPUID_EXTENDED_CACHE_INFO_ECX_L2_ASSOCIATIVITY_DISABLED</a>&#160;&#160;&#160;0x00</td></tr>
<tr class="separator:a771bc39de7b31a7ea13b05b959b9bd2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ada3e87b6d93f9188721b700170e8def6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_intel_2_cpuid_8h.html#ada3e87b6d93f9188721b700170e8def6">CPUID_EXTENDED_CACHE_INFO_ECX_L2_ASSOCIATIVITY_DIRECT_MAPPED</a>&#160;&#160;&#160;0x01</td></tr>
<tr class="separator:ada3e87b6d93f9188721b700170e8def6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7aee2546f5b0975937ab06d23f37cf61"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_intel_2_cpuid_8h.html#a7aee2546f5b0975937ab06d23f37cf61">CPUID_EXTENDED_CACHE_INFO_ECX_L2_ASSOCIATIVITY_2_WAY</a>&#160;&#160;&#160;0x02</td></tr>
<tr class="separator:a7aee2546f5b0975937ab06d23f37cf61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9ff2f5b75b4af1e36e2a70cf70d3acb6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_intel_2_cpuid_8h.html#a9ff2f5b75b4af1e36e2a70cf70d3acb6">CPUID_EXTENDED_CACHE_INFO_ECX_L2_ASSOCIATIVITY_4_WAY</a>&#160;&#160;&#160;0x04</td></tr>
<tr class="separator:a9ff2f5b75b4af1e36e2a70cf70d3acb6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a13724cc2de115e7f7155c221f693185a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_intel_2_cpuid_8h.html#a13724cc2de115e7f7155c221f693185a">CPUID_EXTENDED_CACHE_INFO_ECX_L2_ASSOCIATIVITY_8_WAY</a>&#160;&#160;&#160;0x06</td></tr>
<tr class="separator:a13724cc2de115e7f7155c221f693185a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2a9d28d62bcae3c168adf7f3e3309572"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_intel_2_cpuid_8h.html#a2a9d28d62bcae3c168adf7f3e3309572">CPUID_EXTENDED_CACHE_INFO_ECX_L2_ASSOCIATIVITY_16_WAY</a>&#160;&#160;&#160;0x08</td></tr>
<tr class="separator:a2a9d28d62bcae3c168adf7f3e3309572"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aea66add303942fa5719fa9f500b9063b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_intel_2_cpuid_8h.html#aea66add303942fa5719fa9f500b9063b">CPUID_EXTENDED_CACHE_INFO_ECX_L2_ASSOCIATIVITY_32_WAY</a>&#160;&#160;&#160;0x0A</td></tr>
<tr class="separator:aea66add303942fa5719fa9f500b9063b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a157092d69c02e3ace7054dd5d29d3252"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_intel_2_cpuid_8h.html#a157092d69c02e3ace7054dd5d29d3252">CPUID_EXTENDED_CACHE_INFO_ECX_L2_ASSOCIATIVITY_48_WAY</a>&#160;&#160;&#160;0x0B</td></tr>
<tr class="separator:a157092d69c02e3ace7054dd5d29d3252"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1c3d98c07a78585a73b5c60b3f859f88"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_intel_2_cpuid_8h.html#a1c3d98c07a78585a73b5c60b3f859f88">CPUID_EXTENDED_CACHE_INFO_ECX_L2_ASSOCIATIVITY_64_WAY</a>&#160;&#160;&#160;0x0C</td></tr>
<tr class="separator:a1c3d98c07a78585a73b5c60b3f859f88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a26c39e7832e1f266de0fb3e4e2e07d9d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_intel_2_cpuid_8h.html#a26c39e7832e1f266de0fb3e4e2e07d9d">CPUID_EXTENDED_CACHE_INFO_ECX_L2_ASSOCIATIVITY_96_WAY</a>&#160;&#160;&#160;0x0D</td></tr>
<tr class="separator:a26c39e7832e1f266de0fb3e4e2e07d9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a563c38e723e02325b221fd24c389f70d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_intel_2_cpuid_8h.html#a563c38e723e02325b221fd24c389f70d">CPUID_EXTENDED_CACHE_INFO_ECX_L2_ASSOCIATIVITY_128_WAY</a>&#160;&#160;&#160;0x0E</td></tr>
<tr class="separator:a563c38e723e02325b221fd24c389f70d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3bf83d8612e73805ec5fa58f424d59ba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_intel_2_cpuid_8h.html#a3bf83d8612e73805ec5fa58f424d59ba">CPUID_EXTENDED_CACHE_INFO_ECX_L2_ASSOCIATIVITY_FULL</a>&#160;&#160;&#160;0x0F</td></tr>
<tr class="separator:a3bf83d8612e73805ec5fa58f424d59ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Intel CPUID leaf definitions.</p>
<p>Provides defines for CPUID leaf indexes. Data structures are provided for registers returned by a CPUID leaf that contain one or more bit fields. If a register returned is a single 32-bit value, then a data structure is not provided for that register.</p>
<p>Copyright (c) 2015 - 2021, Intel Corporation. All rights reserved.<br/>
 SPDX-License-Identifier: BSD-2-Clause-Patent</p>
<dl class="section user"><dt>Specification Reference:</dt><dd>Intel(R) 64 and IA-32 Architectures Software Developer's Manual, Volume 2A, November 2018, CPUID instruction. </dd></dl>
</div><h2 class="groupheader">Macro Definition Documentation</h2>
<a class="anchor" id="aa1cec41930330571cd24d4c524380015"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPUID_ARCHITECTURAL_PERFORMANCE_MONITORING&#160;&#160;&#160;0x0A</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CPUID Architectural Performance Monitoring</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">EAX</td><td>CPUID_ARCHITECTURAL_PERFORMANCE_MONITORING (0x0A)</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">EAX</td><td>Architectural Performance Monitoring information described by the type <a class="el" href="union_c_p_u_i_d___a_r_c_h_i_t_e_c_t_u_r_a_l___p_e_r_f_o_r_m_a_n_c_e___m_o_n_i_t_o_r_i_n_g___e_a_x.html">CPUID_ARCHITECTURAL_PERFORMANCE_MONITORING_EAX</a>. </td></tr>
    <tr><td class="paramname">EBX</td><td>Architectural Performance Monitoring information described by the type <a class="el" href="union_c_p_u_i_d___a_r_c_h_i_t_e_c_t_u_r_a_l___p_e_r_f_o_r_m_a_n_c_e___m_o_n_i_t_o_r_i_n_g___e_b_x.html">CPUID_ARCHITECTURAL_PERFORMANCE_MONITORING_EBX</a>. </td></tr>
    <tr><td class="paramname">ECX</td><td>Reserved. </td></tr>
    <tr><td class="paramname">EDX</td><td>Architectural Performance Monitoring information described by the type <a class="el" href="union_c_p_u_i_d___a_r_c_h_i_t_e_c_t_u_r_a_l___p_e_r_f_o_r_m_a_n_c_e___m_o_n_i_t_o_r_i_n_g___e_d_x.html">CPUID_ARCHITECTURAL_PERFORMANCE_MONITORING_EDX</a>.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_c_p_u_i_d___a_r_c_h_i_t_e_c_t_u_r_a_l___p_e_r_f_o_r_m_a_n_c_e___m_o_n_i_t_o_r_i_n_g___e_a_x.html">CPUID_ARCHITECTURAL_PERFORMANCE_MONITORING_EAX</a>  Eax;</div>
<div class="line"><a class="code" href="union_c_p_u_i_d___a_r_c_h_i_t_e_c_t_u_r_a_l___p_e_r_f_o_r_m_a_n_c_e___m_o_n_i_t_o_r_i_n_g___e_b_x.html">CPUID_ARCHITECTURAL_PERFORMANCE_MONITORING_EBX</a>  Ebx;</div>
<div class="line"><a class="code" href="union_c_p_u_i_d___a_r_c_h_i_t_e_c_t_u_r_a_l___p_e_r_f_o_r_m_a_n_c_e___m_o_n_i_t_o_r_i_n_g___e_d_x.html">CPUID_ARCHITECTURAL_PERFORMANCE_MONITORING_EDX</a>  Edx;</div>
<div class="line"></div>
<div class="line"><a class="code" href="_base_lib_8h.html#a9108735273bb74c84a295d48dfa6db0c">AsmCpuid</a> (<a class="code" href="_intel_2_cpuid_8h.html#aa1cec41930330571cd24d4c524380015">CPUID_ARCHITECTURAL_PERFORMANCE_MONITORING</a>, &amp;Eax.<a class="code" href="union_c_p_u_i_d___a_r_c_h_i_t_e_c_t_u_r_a_l___p_e_r_f_o_r_m_a_n_c_e___m_o_n_i_t_o_r_i_n_g___e_a_x.html#a093534ec440cc9a9bbb4a3b0a306938a">Uint32</a>, &amp;Ebx.<a class="code" href="union_c_p_u_i_d___a_r_c_h_i_t_e_c_t_u_r_a_l___p_e_r_f_o_r_m_a_n_c_e___m_o_n_i_t_o_r_i_n_g___e_b_x.html#a505e36d24d19ddbb445df05bd02ccc33">Uint32</a>, <a class="code" href="_base_8h.html#a070d2ce7b6bb7e5c05602aa8c308d0c4">NULL</a>, &amp;Edx.<a class="code" href="union_c_p_u_i_d___a_r_c_h_i_t_e_c_t_u_r_a_l___p_e_r_f_o_r_m_a_n_c_e___m_o_n_i_t_o_r_i_n_g___e_d_x.html#a84dc75c0d3cf541bae0c323c3ec01ee5">Uint32</a>);</div>
</div><!-- fragment --> 
</div>
</div>
<a class="anchor" id="a5d930ddb3bb37ff7556f3c69dde0096d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPUID_BRAND_STRING1&#160;&#160;&#160;0x80000002</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CPUID Processor Brand String</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">EAX</td><td>CPUID_BRAND_STRING1 (0x80000002)</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">EAX</td><td>Processor Brand String in type <a class="el" href="union_c_p_u_i_d___b_r_a_n_d___s_t_r_i_n_g___d_a_t_a.html">CPUID_BRAND_STRING_DATA</a>. </td></tr>
    <tr><td class="paramname">EBX</td><td>Processor Brand String Continued in type <a class="el" href="union_c_p_u_i_d___b_r_a_n_d___s_t_r_i_n_g___d_a_t_a.html">CPUID_BRAND_STRING_DATA</a>. </td></tr>
    <tr><td class="paramname">ECX</td><td>Processor Brand String Continued in type <a class="el" href="union_c_p_u_i_d___b_r_a_n_d___s_t_r_i_n_g___d_a_t_a.html">CPUID_BRAND_STRING_DATA</a>. </td></tr>
    <tr><td class="paramname">EDX</td><td>Processor Brand String Continued in type <a class="el" href="union_c_p_u_i_d___b_r_a_n_d___s_t_r_i_n_g___d_a_t_a.html">CPUID_BRAND_STRING_DATA</a>.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_c_p_u_i_d___b_r_a_n_d___s_t_r_i_n_g___d_a_t_a.html">CPUID_BRAND_STRING_DATA</a>  Eax;</div>
<div class="line"><a class="code" href="union_c_p_u_i_d___b_r_a_n_d___s_t_r_i_n_g___d_a_t_a.html">CPUID_BRAND_STRING_DATA</a>  Ebx;</div>
<div class="line"><a class="code" href="union_c_p_u_i_d___b_r_a_n_d___s_t_r_i_n_g___d_a_t_a.html">CPUID_BRAND_STRING_DATA</a>  Ecx;</div>
<div class="line"><a class="code" href="union_c_p_u_i_d___b_r_a_n_d___s_t_r_i_n_g___d_a_t_a.html">CPUID_BRAND_STRING_DATA</a>  Edx;</div>
<div class="line"></div>
<div class="line"><a class="code" href="_base_lib_8h.html#a9108735273bb74c84a295d48dfa6db0c">AsmCpuid</a> (<a class="code" href="_intel_2_cpuid_8h.html#a5d930ddb3bb37ff7556f3c69dde0096d">CPUID_BRAND_STRING1</a>, &amp;Eax.<a class="code" href="union_c_p_u_i_d___b_r_a_n_d___s_t_r_i_n_g___d_a_t_a.html#a8366c9d23e9d40b8263a8920a7e4636a">Uint32</a>, &amp;Ebx.<a class="code" href="union_c_p_u_i_d___b_r_a_n_d___s_t_r_i_n_g___d_a_t_a.html#a8366c9d23e9d40b8263a8920a7e4636a">Uint32</a>, &amp;Ecx.<a class="code" href="union_c_p_u_i_d___b_r_a_n_d___s_t_r_i_n_g___d_a_t_a.html#a8366c9d23e9d40b8263a8920a7e4636a">Uint32</a>, &amp;Edx.<a class="code" href="union_c_p_u_i_d___b_r_a_n_d___s_t_r_i_n_g___d_a_t_a.html#a8366c9d23e9d40b8263a8920a7e4636a">Uint32</a>);</div>
</div><!-- fragment --> 
</div>
</div>
<a class="anchor" id="a2d30d75abecca88ef629d185176a5cdc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPUID_BRAND_STRING2&#160;&#160;&#160;0x80000003</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CPUID Processor Brand String</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">EAX</td><td>CPUID_BRAND_STRING2 (0x80000003)</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">EAX</td><td>Processor Brand String Continued in type <a class="el" href="union_c_p_u_i_d___b_r_a_n_d___s_t_r_i_n_g___d_a_t_a.html">CPUID_BRAND_STRING_DATA</a>. </td></tr>
    <tr><td class="paramname">EBX</td><td>Processor Brand String Continued in type <a class="el" href="union_c_p_u_i_d___b_r_a_n_d___s_t_r_i_n_g___d_a_t_a.html">CPUID_BRAND_STRING_DATA</a>. </td></tr>
    <tr><td class="paramname">ECX</td><td>Processor Brand String Continued in type <a class="el" href="union_c_p_u_i_d___b_r_a_n_d___s_t_r_i_n_g___d_a_t_a.html">CPUID_BRAND_STRING_DATA</a>. </td></tr>
    <tr><td class="paramname">EDX</td><td>Processor Brand String Continued in type <a class="el" href="union_c_p_u_i_d___b_r_a_n_d___s_t_r_i_n_g___d_a_t_a.html">CPUID_BRAND_STRING_DATA</a>.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_c_p_u_i_d___b_r_a_n_d___s_t_r_i_n_g___d_a_t_a.html">CPUID_BRAND_STRING_DATA</a>  Eax;</div>
<div class="line"><a class="code" href="union_c_p_u_i_d___b_r_a_n_d___s_t_r_i_n_g___d_a_t_a.html">CPUID_BRAND_STRING_DATA</a>  Ebx;</div>
<div class="line"><a class="code" href="union_c_p_u_i_d___b_r_a_n_d___s_t_r_i_n_g___d_a_t_a.html">CPUID_BRAND_STRING_DATA</a>  Ecx;</div>
<div class="line"><a class="code" href="union_c_p_u_i_d___b_r_a_n_d___s_t_r_i_n_g___d_a_t_a.html">CPUID_BRAND_STRING_DATA</a>  Edx;</div>
<div class="line"></div>
<div class="line"><a class="code" href="_base_lib_8h.html#a9108735273bb74c84a295d48dfa6db0c">AsmCpuid</a> (<a class="code" href="_intel_2_cpuid_8h.html#a2d30d75abecca88ef629d185176a5cdc">CPUID_BRAND_STRING2</a>, &amp;Eax.<a class="code" href="union_c_p_u_i_d___b_r_a_n_d___s_t_r_i_n_g___d_a_t_a.html#a8366c9d23e9d40b8263a8920a7e4636a">Uint32</a>, &amp;Ebx.<a class="code" href="union_c_p_u_i_d___b_r_a_n_d___s_t_r_i_n_g___d_a_t_a.html#a8366c9d23e9d40b8263a8920a7e4636a">Uint32</a>, &amp;Ecx.<a class="code" href="union_c_p_u_i_d___b_r_a_n_d___s_t_r_i_n_g___d_a_t_a.html#a8366c9d23e9d40b8263a8920a7e4636a">Uint32</a>, &amp;Edx.<a class="code" href="union_c_p_u_i_d___b_r_a_n_d___s_t_r_i_n_g___d_a_t_a.html#a8366c9d23e9d40b8263a8920a7e4636a">Uint32</a>);</div>
</div><!-- fragment --> 
</div>
</div>
<a class="anchor" id="acc0903d6092fe94290c9259295e99ba5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPUID_BRAND_STRING3&#160;&#160;&#160;0x80000004</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CPUID Processor Brand String</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">EAX</td><td>CPUID_BRAND_STRING3 (0x80000004)</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">EAX</td><td>Processor Brand String Continued in type <a class="el" href="union_c_p_u_i_d___b_r_a_n_d___s_t_r_i_n_g___d_a_t_a.html">CPUID_BRAND_STRING_DATA</a>. </td></tr>
    <tr><td class="paramname">EBX</td><td>Processor Brand String Continued in type <a class="el" href="union_c_p_u_i_d___b_r_a_n_d___s_t_r_i_n_g___d_a_t_a.html">CPUID_BRAND_STRING_DATA</a>. </td></tr>
    <tr><td class="paramname">ECX</td><td>Processor Brand String Continued in type <a class="el" href="union_c_p_u_i_d___b_r_a_n_d___s_t_r_i_n_g___d_a_t_a.html">CPUID_BRAND_STRING_DATA</a>. </td></tr>
    <tr><td class="paramname">EDX</td><td>Processor Brand String Continued in type <a class="el" href="union_c_p_u_i_d___b_r_a_n_d___s_t_r_i_n_g___d_a_t_a.html">CPUID_BRAND_STRING_DATA</a>.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_c_p_u_i_d___b_r_a_n_d___s_t_r_i_n_g___d_a_t_a.html">CPUID_BRAND_STRING_DATA</a>  Eax;</div>
<div class="line"><a class="code" href="union_c_p_u_i_d___b_r_a_n_d___s_t_r_i_n_g___d_a_t_a.html">CPUID_BRAND_STRING_DATA</a>  Ebx;</div>
<div class="line"><a class="code" href="union_c_p_u_i_d___b_r_a_n_d___s_t_r_i_n_g___d_a_t_a.html">CPUID_BRAND_STRING_DATA</a>  Ecx;</div>
<div class="line"><a class="code" href="union_c_p_u_i_d___b_r_a_n_d___s_t_r_i_n_g___d_a_t_a.html">CPUID_BRAND_STRING_DATA</a>  Edx;</div>
<div class="line"></div>
<div class="line"><a class="code" href="_base_lib_8h.html#a9108735273bb74c84a295d48dfa6db0c">AsmCpuid</a> (<a class="code" href="_intel_2_cpuid_8h.html#acc0903d6092fe94290c9259295e99ba5">CPUID_BRAND_STRING3</a>, &amp;Eax.<a class="code" href="union_c_p_u_i_d___b_r_a_n_d___s_t_r_i_n_g___d_a_t_a.html#a8366c9d23e9d40b8263a8920a7e4636a">Uint32</a>, &amp;Ebx.<a class="code" href="union_c_p_u_i_d___b_r_a_n_d___s_t_r_i_n_g___d_a_t_a.html#a8366c9d23e9d40b8263a8920a7e4636a">Uint32</a>, &amp;Ecx.<a class="code" href="union_c_p_u_i_d___b_r_a_n_d___s_t_r_i_n_g___d_a_t_a.html#a8366c9d23e9d40b8263a8920a7e4636a">Uint32</a>, &amp;Edx.<a class="code" href="union_c_p_u_i_d___b_r_a_n_d___s_t_r_i_n_g___d_a_t_a.html#a8366c9d23e9d40b8263a8920a7e4636a">Uint32</a>);</div>
</div><!-- fragment --> 
</div>
</div>
<a class="anchor" id="a822b2742633488e0bbd676a6e9281549"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPUID_CACHE_INFO&#160;&#160;&#160;0x02</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CPUID Cache and TLB Information</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">EAX</td><td>CPUID_CACHE_INFO (0x02)</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">EAX</td><td>Cache and TLB Information described by the type <a class="el" href="union_c_p_u_i_d___c_a_c_h_e___i_n_f_o___c_a_c_h_e___t_l_b.html">CPUID_CACHE_INFO_CACHE_TLB</a>. <a class="el" href="union_c_p_u_i_d___c_a_c_h_e___i_n_f_o___c_a_c_h_e___t_l_b.html#ab43bb6838a64c1fbb4d97978c4ba5184">CPUID_CACHE_INFO_CACHE_TLB.CacheDescriptor</a>[0] always returns 0x01 and must be ignored. Only valid if CPUID_CACHE_INFO_CACHE_TLB.Bits.NotValid is clear. </td></tr>
    <tr><td class="paramname">EBX</td><td>Cache and TLB Information described by the type <a class="el" href="union_c_p_u_i_d___c_a_c_h_e___i_n_f_o___c_a_c_h_e___t_l_b.html">CPUID_CACHE_INFO_CACHE_TLB</a>. Only valid if CPUID_CACHE_INFO_CACHE_TLB.Bits.NotValid is clear. </td></tr>
    <tr><td class="paramname">ECX</td><td>Cache and TLB Information described by the type <a class="el" href="union_c_p_u_i_d___c_a_c_h_e___i_n_f_o___c_a_c_h_e___t_l_b.html">CPUID_CACHE_INFO_CACHE_TLB</a>. Only valid if CPUID_CACHE_INFO_CACHE_TLB.Bits.NotValid is clear. </td></tr>
    <tr><td class="paramname">EDX</td><td>Cache and TLB Information described by the type <a class="el" href="union_c_p_u_i_d___c_a_c_h_e___i_n_f_o___c_a_c_h_e___t_l_b.html">CPUID_CACHE_INFO_CACHE_TLB</a>. Only valid if CPUID_CACHE_INFO_CACHE_TLB.Bits.NotValid is clear.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_c_p_u_i_d___c_a_c_h_e___i_n_f_o___c_a_c_h_e___t_l_b.html">CPUID_CACHE_INFO_CACHE_TLB</a>  Eax;</div>
<div class="line"><a class="code" href="union_c_p_u_i_d___c_a_c_h_e___i_n_f_o___c_a_c_h_e___t_l_b.html">CPUID_CACHE_INFO_CACHE_TLB</a>  Ebx;</div>
<div class="line"><a class="code" href="union_c_p_u_i_d___c_a_c_h_e___i_n_f_o___c_a_c_h_e___t_l_b.html">CPUID_CACHE_INFO_CACHE_TLB</a>  Ecx;</div>
<div class="line"><a class="code" href="union_c_p_u_i_d___c_a_c_h_e___i_n_f_o___c_a_c_h_e___t_l_b.html">CPUID_CACHE_INFO_CACHE_TLB</a>  Edx;</div>
<div class="line"></div>
<div class="line"><a class="code" href="_base_lib_8h.html#a9108735273bb74c84a295d48dfa6db0c">AsmCpuid</a> (<a class="code" href="_intel_2_cpuid_8h.html#a822b2742633488e0bbd676a6e9281549">CPUID_CACHE_INFO</a>, &amp;Eax.<a class="code" href="union_c_p_u_i_d___c_a_c_h_e___i_n_f_o___c_a_c_h_e___t_l_b.html#a8c69474e9a300b50cb252b02496e1a39">Uint32</a>, &amp;Ebx.<a class="code" href="union_c_p_u_i_d___c_a_c_h_e___i_n_f_o___c_a_c_h_e___t_l_b.html#a8c69474e9a300b50cb252b02496e1a39">Uint32</a>, &amp;Ecx.<a class="code" href="union_c_p_u_i_d___c_a_c_h_e___i_n_f_o___c_a_c_h_e___t_l_b.html#a8c69474e9a300b50cb252b02496e1a39">Uint32</a>, &amp;Edx.<a class="code" href="union_c_p_u_i_d___c_a_c_h_e___i_n_f_o___c_a_c_h_e___t_l_b.html#a8c69474e9a300b50cb252b02496e1a39">Uint32</a>);</div>
</div><!-- fragment --><p><b>Cache Descriptor values</b> </p>
<table class="doxtable">
<tr>
<th>Value </th><th>Type </th><th>Description  </th></tr>
<tr>
<td>0x00 </td><td>General </td><td>Null descriptor, this byte contains no information </td></tr>
<tr>
<td>0x01 </td><td>TLB </td><td>Instruction TLB: 4 KByte pages, 4-way set associative, 32 entries </td></tr>
<tr>
<td>0x02 </td><td>TLB </td><td>Instruction TLB: 4 MByte pages, fully associative, 2 entries </td></tr>
<tr>
<td>0x03 </td><td>TLB </td><td>Data TLB: 4 KByte pages, 4-way set associative, 64 entries </td></tr>
<tr>
<td>0x04 </td><td>TLB </td><td>Data TLB: 4 MByte pages, 4-way set associative, 8 entries </td></tr>
<tr>
<td>0x05 </td><td>TLB </td><td>Data TLB1: 4 MByte pages, 4-way set associative, 32 entries </td></tr>
<tr>
<td>0x06 </td><td>Cache </td><td>1st-level instruction cache: 8 KBytes, 4-way set associative, 32 byte line size </td></tr>
<tr>
<td>0x08 </td><td>Cache </td><td>1st-level instruction cache: 16 KBytes, 4-way set associative, 32 byte line size </td></tr>
<tr>
<td>0x09 </td><td>Cache </td><td>1st-level instruction cache: 32KBytes, 4-way set associative, 64 byte line size </td></tr>
<tr>
<td>0x0A </td><td>Cache </td><td>1st-level data cache: 8 KBytes, 2-way set associative, 32 byte line size </td></tr>
<tr>
<td>0x0B </td><td>TLB </td><td>Instruction TLB: 4 MByte pages, 4-way set associative, 4 entries </td></tr>
<tr>
<td>0x0C </td><td>Cache </td><td>1st-level data cache: 16 KBytes, 4-way set associative, 32 byte line size </td></tr>
<tr>
<td>0x0D </td><td>Cache </td><td>1st-level data cache: 16 KBytes, 4-way set associative, 64 byte line size </td></tr>
<tr>
<td>0x0E </td><td>Cache </td><td>1st-level data cache: 24 KBytes, 6-way set associative, 64 byte line size </td></tr>
<tr>
<td>0x1D </td><td>Cache </td><td>2nd-level cache: 128 KBytes, 2-way set associative, 64 byte line size </td></tr>
<tr>
<td>0x21 </td><td>Cache </td><td>2nd-level cache: 256 KBytes, 8-way set associative, 64 byte line size </td></tr>
<tr>
<td>0x22 </td><td>Cache </td><td>3rd-level cache: 512 KBytes, 4-way set associative, 64 byte line size, 2 lines per sector </td></tr>
<tr>
<td>0x23 </td><td>Cache </td><td>3rd-level cache: 1 MBytes, 8-way set associative, 64 byte line size, 2 lines per sector </td></tr>
<tr>
<td>0x24 </td><td>Cache </td><td>2nd-level cache: 1 MBytes, 16-way set associative, 64 byte line size </td></tr>
<tr>
<td>0x25 </td><td>Cache </td><td>3rd-level cache: 2 MBytes, 8-way set associative, 64 byte line size, 2 lines per sector </td></tr>
<tr>
<td>0x29 </td><td>Cache </td><td>3rd-level cache: 4 MBytes, 8-way set associative, 64 byte line size, 2 lines per sector </td></tr>
<tr>
<td>0x2C </td><td>Cache </td><td>1st-level data cache: 32 KBytes, 8-way set associative, 64 byte line size </td></tr>
<tr>
<td>0x30 </td><td>Cache </td><td>1st-level instruction cache: 32 KBytes, 8-way set associative, 64 byte line size </td></tr>
<tr>
<td>0x40 </td><td>Cache </td><td>No 2nd-level cache or, if processor contains a valid 2nd-level cache, no 3rd-level cache </td></tr>
<tr>
<td>0x41 </td><td>Cache </td><td>2nd-level cache: 128 KBytes, 4-way set associative, 32 byte line size </td></tr>
<tr>
<td>0x42 </td><td>Cache </td><td>2nd-level cache: 256 KBytes, 4-way set associative, 32 byte line size </td></tr>
<tr>
<td>0x43 </td><td>Cache </td><td>2nd-level cache: 512 KBytes, 4-way set associative, 32 byte line size </td></tr>
<tr>
<td>0x44 </td><td>Cache </td><td>2nd-level cache: 1 MByte, 4-way set associative, 32 byte line size </td></tr>
<tr>
<td>0x45 </td><td>Cache </td><td>2nd-level cache: 2 MByte, 4-way set associative, 32 byte line size </td></tr>
<tr>
<td>0x46 </td><td>Cache </td><td>3rd-level cache: 4 MByte, 4-way set associative, 64 byte line size </td></tr>
<tr>
<td>0x47 </td><td>Cache </td><td>3rd-level cache: 8 MByte, 8-way set associative, 64 byte line size </td></tr>
<tr>
<td>0x48 </td><td>Cache </td><td>2nd-level cache: 3MByte, 12-way set associative, 64 byte line size </td></tr>
<tr>
<td>0x49 </td><td>Cache </td><td>3rd-level cache: 4MB, 16-way set associative, 64-byte line size (Intel Xeon processor MP, Family 0FH, Model 06H)<br/>
 2nd-level cache: 4 MByte, 16-way set associative, 64 byte line size </td></tr>
<tr>
<td>0x4A </td><td>Cache </td><td>3rd-level cache: 6MByte, 12-way set associative, 64 byte line size </td></tr>
<tr>
<td>0x4B </td><td>Cache </td><td>3rd-level cache: 8MByte, 16-way set associative, 64 byte line size </td></tr>
<tr>
<td>0x4C </td><td>Cache </td><td>3rd-level cache: 12MByte, 12-way set associative, 64 byte line size </td></tr>
<tr>
<td>0x4D </td><td>Cache </td><td>3rd-level cache: 16MByte, 16-way set associative, 64 byte line size </td></tr>
<tr>
<td>0x4E </td><td>Cache </td><td>2nd-level cache: 6MByte, 24-way set associative, 64 byte line size </td></tr>
<tr>
<td>0x4F </td><td>TLB </td><td>Instruction TLB: 4 KByte pages, 32 entries </td></tr>
<tr>
<td>0x50 </td><td>TLB </td><td>Instruction TLB: 4 KByte and 2-MByte or 4-MByte pages, 64 entries </td></tr>
<tr>
<td>0x51 </td><td>TLB </td><td>Instruction TLB: 4 KByte and 2-MByte or 4-MByte pages, 128 entries </td></tr>
<tr>
<td>0x52 </td><td>TLB </td><td>Instruction TLB: 4 KByte and 2-MByte or 4-MByte pages, 256 entries </td></tr>
<tr>
<td>0x55 </td><td>TLB </td><td>Instruction TLB: 2-MByte or 4-MByte pages, fully associative, 7 entries </td></tr>
<tr>
<td>0x56 </td><td>TLB </td><td>Data TLB0: 4 MByte pages, 4-way set associative, 16 entries </td></tr>
<tr>
<td>0x57 </td><td>TLB </td><td>Data TLB0: 4 KByte pages, 4-way associative, 16 entries </td></tr>
<tr>
<td>0x59 </td><td>TLB </td><td>Data TLB0: 4 KByte pages, fully associative, 16 entries </td></tr>
<tr>
<td>0x5A </td><td>TLB </td><td>Data TLB0: 2 MByte or 4 MByte pages, 4-way set associative, 32 entries </td></tr>
<tr>
<td>0x5B </td><td>TLB </td><td>Data TLB: 4 KByte and 4 MByte pages, 64 entries </td></tr>
<tr>
<td>0x5C </td><td>TLB </td><td>Data TLB: 4 KByte and 4 MByte pages,128 entries </td></tr>
<tr>
<td>0x5D </td><td>TLB </td><td>Data TLB: 4 KByte and 4 MByte pages,256 entries </td></tr>
<tr>
<td>0x60 </td><td>Cache </td><td>1st-level data cache: 16 KByte, 8-way set associative, 64 byte line size </td></tr>
<tr>
<td>0x61 </td><td>TLB </td><td>Instruction TLB: 4 KByte pages, fully associative, 48 entries </td></tr>
<tr>
<td>0x63 </td><td>TLB </td><td>Data TLB: 2 MByte or 4 MByte pages, 4-way set associative, 32 entries and a separate array with 1 GByte pages, 4-way set associative, 4 entries </td></tr>
<tr>
<td>0x64 </td><td>TLB </td><td>Data TLB: 4 KByte pages, 4-way set associative, 512 entries </td></tr>
<tr>
<td>0x66 </td><td>Cache </td><td>1st-level data cache: 8 KByte, 4-way set associative, 64 byte line size </td></tr>
<tr>
<td>0x67 </td><td>Cache </td><td>1st-level data cache: 16 KByte, 4-way set associative, 64 byte line size </td></tr>
<tr>
<td>0x68 </td><td>Cache </td><td>1st-level data cache: 32 KByte, 4-way set associative, 64 byte line size </td></tr>
<tr>
<td>0x6A </td><td>Cache </td><td>uTLB: 4 KByte pages, 8-way set associative, 64 entries </td></tr>
<tr>
<td>0x6B </td><td>Cache </td><td>DTLB: 4 KByte pages, 8-way set associative, 256 entries </td></tr>
<tr>
<td>0x6C </td><td>Cache </td><td>DTLB: 2M/4M pages, 8-way set associative, 128 entries </td></tr>
<tr>
<td>0x6D </td><td>Cache </td><td>DTLB: 1 GByte pages, fully associative, 16 entries </td></tr>
<tr>
<td>0x70 </td><td>Cache </td><td>Trace cache: 12 K-uop, 8-way set associative </td></tr>
<tr>
<td>0x71 </td><td>Cache </td><td>Trace cache: 16 K-uop, 8-way set associative </td></tr>
<tr>
<td>0x72 </td><td>Cache </td><td>Trace cache: 32 K-uop, 8-way set associative </td></tr>
<tr>
<td>0x76 </td><td>TLB </td><td>Instruction TLB: 2M/4M pages, fully associative, 8 entries </td></tr>
<tr>
<td>0x78 </td><td>Cache </td><td>2nd-level cache: 1 MByte, 4-way set associative, 64byte line size </td></tr>
<tr>
<td>0x79 </td><td>Cache </td><td>2nd-level cache: 128 KByte, 8-way set associative, 64 byte line size, 2 lines per sector </td></tr>
<tr>
<td>0x7A </td><td>Cache </td><td>2nd-level cache: 256 KByte, 8-way set associative, 64 byte line size, 2 lines per sector </td></tr>
<tr>
<td>0x7B </td><td>Cache </td><td>2nd-level cache: 512 KByte, 8-way set associative, 64 byte line size, 2 lines per sector </td></tr>
<tr>
<td>0x7C </td><td>Cache </td><td>2nd-level cache: 1 MByte, 8-way set associative, 64 byte line size, 2 lines per sector </td></tr>
<tr>
<td>0x7D </td><td>Cache </td><td>2nd-level cache: 2 MByte, 8-way set associative, 64byte line size </td></tr>
<tr>
<td>0x7F </td><td>Cache </td><td>2nd-level cache: 512 KByte, 2-way set associative, 64-byte line size </td></tr>
<tr>
<td>0x80 </td><td>Cache </td><td>2nd-level cache: 512 KByte, 8-way set associative, 64-byte line size </td></tr>
<tr>
<td>0x82 </td><td>Cache </td><td>2nd-level cache: 256 KByte, 8-way set associative, 32 byte line size </td></tr>
<tr>
<td>0x83 </td><td>Cache </td><td>2nd-level cache: 512 KByte, 8-way set associative, 32 byte line size </td></tr>
<tr>
<td>0x84 </td><td>Cache </td><td>2nd-level cache: 1 MByte, 8-way set associative, 32 byte line size </td></tr>
<tr>
<td>0x85 </td><td>Cache </td><td>2nd-level cache: 2 MByte, 8-way set associative, 32 byte line size </td></tr>
<tr>
<td>0x86 </td><td>Cache </td><td>2nd-level cache: 512 KByte, 4-way set associative, 64 byte line size </td></tr>
<tr>
<td>0x87 </td><td>Cache </td><td>2nd-level cache: 1 MByte, 8-way set associative, 64 byte line size </td></tr>
<tr>
<td>0xA0 </td><td>DTLB </td><td>DTLB: 4k pages, fully associative, 32 entries </td></tr>
<tr>
<td>0xB0 </td><td>TLB </td><td>Instruction TLB: 4 KByte pages, 4-way set associative, 128 entries </td></tr>
<tr>
<td>0xB1 </td><td>TLB </td><td>Instruction TLB: 2M pages, 4-way, 8 entries or 4M pages, 4-way, 4 entries </td></tr>
<tr>
<td>0xB2 </td><td>TLB </td><td>Instruction TLB: 4KByte pages, 4-way set associative, 64 entries </td></tr>
<tr>
<td>0xB3 </td><td>TLB </td><td>Data TLB: 4 KByte pages, 4-way set associative, 128 entries </td></tr>
<tr>
<td>0xB4 </td><td>TLB </td><td>Data TLB1: 4 KByte pages, 4-way associative, 256 entries </td></tr>
<tr>
<td>0xB5 </td><td>TLB </td><td>Instruction TLB: 4KByte pages, 8-way set associative, 64 entries </td></tr>
<tr>
<td>0xB6 </td><td>TLB </td><td>Instruction TLB: 4KByte pages, 8-way set associative, 128 entries </td></tr>
<tr>
<td>0xBA </td><td>TLB </td><td>Data TLB1: 4 KByte pages, 4-way associative, 64 entries </td></tr>
<tr>
<td>0xC0 </td><td>TLB </td><td>Data TLB: 4 KByte and 4 MByte pages, 4-way associative, 8 entries </td></tr>
<tr>
<td>0xC1 </td><td>STLB </td><td>Shared 2nd-Level TLB: 4 KByte/2MByte pages, 8-way associative, 1024 entries </td></tr>
<tr>
<td>0xC2 </td><td>DTLB </td><td>DTLB: 4 KByte/2 MByte pages, 4-way associative, 16 entries </td></tr>
<tr>
<td>0xC3 </td><td>STLB </td><td>Shared 2nd-Level TLB: 4 KByte /2 MByte pages, 6-way associative, 1536 entries. Also 1GBbyte pages, 4-way, 16 entries. </td></tr>
<tr>
<td>0xC4 </td><td>DTLB </td><td>DTLB: 2M/4M Byte pages, 4-way associative, 32 entries </td></tr>
<tr>
<td>0xCA </td><td>STLB </td><td>Shared 2nd-Level TLB: 4 KByte pages, 4-way associative, 512 entries </td></tr>
<tr>
<td>0xD0 </td><td>Cache </td><td>3rd-level cache: 512 KByte, 4-way set associative, 64 byte line size </td></tr>
<tr>
<td>0xD1 </td><td>Cache </td><td>3rd-level cache: 1 MByte, 4-way set associative, 64 byte line size </td></tr>
<tr>
<td>0xD2 </td><td>Cache </td><td>3rd-level cache: 2 MByte, 4-way set associative, 64 byte line size </td></tr>
<tr>
<td>0xD6 </td><td>Cache </td><td>3rd-level cache: 1 MByte, 8-way set associative, 64 byte line size </td></tr>
<tr>
<td>0xD7 </td><td>Cache </td><td>3rd-level cache: 2 MByte, 8-way set associative, 64 byte line size </td></tr>
<tr>
<td>0xD8 </td><td>Cache </td><td>3rd-level cache: 4 MByte, 8-way set associative, 64 byte line size </td></tr>
<tr>
<td>0xDC </td><td>Cache </td><td>3rd-level cache: 1.5 MByte, 12-way set associative, 64 byte line size </td></tr>
<tr>
<td>0xDD </td><td>Cache </td><td>3rd-level cache: 3 MByte, 12-way set associative, 64 byte line size </td></tr>
<tr>
<td>0xDE </td><td>Cache </td><td>3rd-level cache: 6 MByte, 12-way set associative, 64 byte line size </td></tr>
<tr>
<td>0xE2 </td><td>Cache </td><td>3rd-level cache: 2 MByte, 16-way set associative, 64 byte line size </td></tr>
<tr>
<td>0xE3 </td><td>Cache </td><td>3rd-level cache: 4 MByte, 16-way set associative, 64 byte line size </td></tr>
<tr>
<td>0xE4 </td><td>Cache </td><td>3rd-level cache: 8 MByte, 16-way set associative, 64 byte line size </td></tr>
<tr>
<td>0xEA </td><td>Cache </td><td>3rd-level cache: 12MByte, 24-way set associative, 64 byte line size </td></tr>
<tr>
<td>0xEB </td><td>Cache </td><td>3rd-level cache: 18MByte, 24-way set associative, 64 byte line size </td></tr>
<tr>
<td>0xEC </td><td>Cache </td><td>3rd-level cache: 24MByte, 24-way set associative, 64 byte line size </td></tr>
<tr>
<td>0xF0 </td><td>Prefetch</td><td>64-Byte prefetching </td></tr>
<tr>
<td>0xF1 </td><td>Prefetch</td><td>128-Byte prefetching </td></tr>
<tr>
<td>0xFE </td><td>General </td><td>CPUID leaf 2 does not report TLB descriptor information; use CPUID leaf 18H to query TLB and other address translation parameters. </td></tr>
<tr>
<td>0xFF </td><td>General </td><td>CPUID leaf 2 does not report cache descriptor information, use CPUID leaf 4 to query cache parameters </td></tr>
</table>

</div>
</div>
<a class="anchor" id="a755dd79fd55a402d89a34bc09455ed64"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPUID_CACHE_PARAMS&#160;&#160;&#160;0x04</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CPUID Cache Parameters</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">EAX</td><td>CPUID_CACHE_PARAMS (0x04) </td></tr>
    <tr><td class="paramname">ECX</td><td>Cache Level. Valid values start at 0. Software can enumerate the deterministic cache parameters for each level of the cache hierarchy starting with an index value of 0, until the parameters report the value associated with the CacheType field in <a class="el" href="union_c_p_u_i_d___c_a_c_h_e___p_a_r_a_m_s___e_a_x.html">CPUID_CACHE_PARAMS_EAX</a> is 0.</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">EAX</td><td>Returns cache type information described by the type <a class="el" href="union_c_p_u_i_d___c_a_c_h_e___p_a_r_a_m_s___e_a_x.html">CPUID_CACHE_PARAMS_EAX</a>. </td></tr>
    <tr><td class="paramname">EBX</td><td>Returns cache line and associativity information described by the type <a class="el" href="union_c_p_u_i_d___c_a_c_h_e___p_a_r_a_m_s___e_b_x.html">CPUID_CACHE_PARAMS_EBX</a>. </td></tr>
    <tr><td class="paramname">ECX</td><td>Returns the number of sets in the cache. </td></tr>
    <tr><td class="paramname">EDX</td><td>Returns cache WINVD/INVD behavior described by the type <a class="el" href="union_c_p_u_i_d___c_a_c_h_e___p_a_r_a_m_s___e_d_x.html">CPUID_CACHE_PARAMS_EDX</a>.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>                  CacheLevel;</div>
<div class="line"><a class="code" href="union_c_p_u_i_d___c_a_c_h_e___p_a_r_a_m_s___e_a_x.html">CPUID_CACHE_PARAMS_EAX</a>  Eax;</div>
<div class="line"><a class="code" href="union_c_p_u_i_d___c_a_c_h_e___p_a_r_a_m_s___e_b_x.html">CPUID_CACHE_PARAMS_EBX</a>  Ebx;</div>
<div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>                  Ecx;</div>
<div class="line"><a class="code" href="union_c_p_u_i_d___c_a_c_h_e___p_a_r_a_m_s___e_d_x.html">CPUID_CACHE_PARAMS_EDX</a>  Edx;</div>
<div class="line"></div>
<div class="line">CacheLevel = 0;</div>
<div class="line"><span class="keywordflow">do</span> {</div>
<div class="line">  <a class="code" href="_base_lib_8h.html#ab3b614089cf4422e384c4435e2d5f4d9">AsmCpuidEx</a> (</div>
<div class="line">    <a class="code" href="_intel_2_cpuid_8h.html#a755dd79fd55a402d89a34bc09455ed64">CPUID_CACHE_PARAMS</a>, CacheLevel,</div>
<div class="line">    &amp;Eax.<a class="code" href="union_c_p_u_i_d___c_a_c_h_e___p_a_r_a_m_s___e_a_x.html#afb7faacb914471e20d3ae1431a5f4f7c">Uint32</a>, &amp;Ebx.<a class="code" href="union_c_p_u_i_d___c_a_c_h_e___p_a_r_a_m_s___e_b_x.html#a9b7fe9cbeb36f8fa57e0d25a66579757">Uint32</a>, &amp;Ecx, &amp;Edx.<a class="code" href="union_c_p_u_i_d___c_a_c_h_e___p_a_r_a_m_s___e_d_x.html#ac54c2c77adcf78e6e21543a0997047ee">Uint32</a></div>
<div class="line">    );</div>
<div class="line">  CacheLevel++;</div>
<div class="line">} <span class="keywordflow">while</span> (Eax.<a class="code" href="union_c_p_u_i_d___c_a_c_h_e___p_a_r_a_m_s___e_a_x.html#ac025d13e6814e7389c452cef19c8aef0">Bits</a>.<a class="code" href="union_c_p_u_i_d___c_a_c_h_e___p_a_r_a_m_s___e_a_x.html#aaf578967aaa9c5b67684e8b31cd94270">CacheType</a> != <a class="code" href="_intel_2_cpuid_8h.html#a4eb1e13929353321cbf1d5816299882f">CPUID_CACHE_PARAMS_CACHE_TYPE_NULL</a>);</div>
</div><!-- fragment --> 
</div>
</div>
<a class="anchor" id="ad5bbdd67785f609dc310b8a67e9e9618"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPUID_CACHE_PARAMS_CACHE_TYPE_DATA&#160;&#160;&#160;0x01</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Define value for bit field <a class="el" href="union_c_p_u_i_d___c_a_c_h_e___p_a_r_a_m_s___e_a_x.html#aaf578967aaa9c5b67684e8b31cd94270">CPUID_CACHE_PARAMS_EAX.CacheType</a> </p>

</div>
</div>
<a class="anchor" id="a949a233403ca3630c862224873db7ad4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPUID_CACHE_PARAMS_CACHE_TYPE_INSTRUCTION&#160;&#160;&#160;0x02</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Define value for bit field <a class="el" href="union_c_p_u_i_d___c_a_c_h_e___p_a_r_a_m_s___e_a_x.html#aaf578967aaa9c5b67684e8b31cd94270">CPUID_CACHE_PARAMS_EAX.CacheType</a> </p>

</div>
</div>
<a class="anchor" id="a4eb1e13929353321cbf1d5816299882f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPUID_CACHE_PARAMS_CACHE_TYPE_NULL&#160;&#160;&#160;0x00</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Define value for bit field <a class="el" href="union_c_p_u_i_d___c_a_c_h_e___p_a_r_a_m_s___e_a_x.html#aaf578967aaa9c5b67684e8b31cd94270">CPUID_CACHE_PARAMS_EAX.CacheType</a> </p>

</div>
</div>
<a class="anchor" id="a11f00ff13b37eb85acc8910faa8358b5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPUID_CACHE_PARAMS_CACHE_TYPE_UNIFIED&#160;&#160;&#160;0x03</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Define value for bit field <a class="el" href="union_c_p_u_i_d___c_a_c_h_e___p_a_r_a_m_s___e_a_x.html#aaf578967aaa9c5b67684e8b31cd94270">CPUID_CACHE_PARAMS_EAX.CacheType</a> </p>

</div>
</div>
<a class="anchor" id="a8d64bc23642c1b2642cebbabd0dda46c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPUID_CORE_TYPE_INTEL_ATOM&#160;&#160;&#160;0x20</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Define value for <a class="el" href="union_c_p_u_i_d___n_a_t_i_v_e___m_o_d_e_l___i_d___a_n_d___c_o_r_e___t_y_p_e___e_a_x.html#a3bdfc9712fdda0657173a2ba1f5db63e">CPUID_NATIVE_MODEL_ID_AND_CORE_TYPE_EAX.CoreType</a> </p>

</div>
</div>
<a class="anchor" id="af196e00a73b9e2a19aa997b7bb165444"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPUID_CORE_TYPE_INTEL_CORE&#160;&#160;&#160;0x40</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Define value for <a class="el" href="union_c_p_u_i_d___n_a_t_i_v_e___m_o_d_e_l___i_d___a_n_d___c_o_r_e___t_y_p_e___e_a_x.html#a3bdfc9712fdda0657173a2ba1f5db63e">CPUID_NATIVE_MODEL_ID_AND_CORE_TYPE_EAX.CoreType</a> </p>

</div>
</div>
<a class="anchor" id="a1340e4da3dd1ef49043ce549c01ac34b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPUID_DETERMINISTIC_ADDRESS_TRANSLATION_PARAMETERS&#160;&#160;&#160;0x18</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CPUID Deterministic Address Translation Parameters</p>
<dl class="section note"><dt>Note</dt><dd>Each sub-leaf enumerates a different address translation structure. If ECX contains an invalid sub-leaf index, EAX/EBX/ECX/EDX return 0. Sub-leaf index n is invalid if n exceeds the value that sub-leaf 0 returns in EAX. A sub-leaf index is also invalid if EDX[4:0] returns 0. Valid sub-leaves do not need to be contiguous or in any particular order. A valid sub-leaf may be in a higher input ECX value than an invalid sub-leaf or than a valid sub-leaf of a higher or lower-level structure. Some unified TLBs will allow a single TLB entry to satisfy data read/write and instruction fetches. Others will require separate entries (e.g., one loaded on data read/write and another loaded on an instruction fetch). Please see the Intel 64 and IA-32 Architectures Optimization Reference Manual for details of a particular product. Add one to the return value to get the result.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">EAX</td><td>CPUID_DETERMINISTIC_ADDRESS_TRANSLATION_PARAMETERS (0x18) </td></tr>
    <tr><td class="paramname">ECX</td><td>CPUID_DETERMINISTIC_ADDRESS_TRANSLATION_PARAMETERS_MAIN_LEAF (0x00) CPUID_DETERMINISTIC_ADDRESS_TRANSLATION_PARAMETERS_SUB_LEAF (0x*) </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="ad0f782415886bd04c2a2326a6764449e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPUID_DETERMINISTIC_ADDRESS_TRANSLATION_PARAMETERS_MAIN_LEAF&#160;&#160;&#160;0x00</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CPUID Deterministic Address Translation Parameters</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">EAX</td><td>CPUID_DETERMINISTIC_ADDRESS_TRANSLATION_PARAMETERS (0x18) </td></tr>
    <tr><td class="paramname">ECX</td><td>CPUID_DETERMINISTIC_ADDRESS_TRANSLATION_PARAMETERS_MAIN_LEAF (0x00)</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">EAX</td><td>Reports the maximum input value of supported sub-leaf in leaf 18H. </td></tr>
    <tr><td class="paramname">EBX</td><td>Returns Deterministic Address Translation Parameters described by the type <a class="el" href="union_c_p_u_i_d___d_e_t_e_r_m_i_n_i_s_t_i_c___a_d_d_r_e_s_s___t_r_a_n_s_l_a_t_i_o_n___p_a_r_a_m_e_t_e_r_s___e_b_x.html">CPUID_DETERMINISTIC_ADDRESS_TRANSLATION_PARAMETERS_EBX</a>. </td></tr>
    <tr><td class="paramname">ECX</td><td>Number of Sets. </td></tr>
    <tr><td class="paramname">EDX</td><td>Returns Deterministic Address Translation Parameters described by the type <a class="el" href="union_c_p_u_i_d___d_e_t_e_r_m_i_n_i_s_t_i_c___a_d_d_r_e_s_s___t_r_a_n_s_l_a_t_i_o_n___p_a_r_a_m_e_t_e_r_s___e_d_x.html">CPUID_DETERMINISTIC_ADDRESS_TRANSLATION_PARAMETERS_EDX</a>.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>                                                  Eax;</div>
<div class="line"><a class="code" href="union_c_p_u_i_d___d_e_t_e_r_m_i_n_i_s_t_i_c___a_d_d_r_e_s_s___t_r_a_n_s_l_a_t_i_o_n___p_a_r_a_m_e_t_e_r_s___e_b_x.html">CPUID_DETERMINISTIC_ADDRESS_TRANSLATION_PARAMETERS_EBX</a>  Ebx;</div>
<div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>                                                  Ecx;</div>
<div class="line"><a class="code" href="union_c_p_u_i_d___d_e_t_e_r_m_i_n_i_s_t_i_c___a_d_d_r_e_s_s___t_r_a_n_s_l_a_t_i_o_n___p_a_r_a_m_e_t_e_r_s___e_d_x.html">CPUID_DETERMINISTIC_ADDRESS_TRANSLATION_PARAMETERS_EDX</a>  Edx;</div>
<div class="line"></div>
<div class="line"><a class="code" href="_base_lib_8h.html#ab3b614089cf4422e384c4435e2d5f4d9">AsmCpuidEx</a> (</div>
<div class="line">  <a class="code" href="_intel_2_cpuid_8h.html#a1340e4da3dd1ef49043ce549c01ac34b">CPUID_DETERMINISTIC_ADDRESS_TRANSLATION_PARAMETERS</a>,</div>
<div class="line">  <a class="code" href="_intel_2_cpuid_8h.html#ad0f782415886bd04c2a2326a6764449e">CPUID_DETERMINISTIC_ADDRESS_TRANSLATION_PARAMETERS_MAIN_LEAF</a>,</div>
<div class="line">  &amp;Eax, &amp;Ebx.<a class="code" href="union_c_p_u_i_d___d_e_t_e_r_m_i_n_i_s_t_i_c___a_d_d_r_e_s_s___t_r_a_n_s_l_a_t_i_o_n___p_a_r_a_m_e_t_e_r_s___e_b_x.html#ab9eef8e98db451a6063549f32882de1d">Uint32</a>, &amp;Ecx, &amp;Edx.<a class="code" href="union_c_p_u_i_d___d_e_t_e_r_m_i_n_i_s_t_i_c___a_d_d_r_e_s_s___t_r_a_n_s_l_a_t_i_o_n___p_a_r_a_m_e_t_e_r_s___e_d_x.html#a6ed92436311637d3020feb6c433c3a2b">Uint32</a></div>
<div class="line">  );</div>
</div><!-- fragment --> 
</div>
</div>
<a class="anchor" id="a5d33e4e2f850007701020aa177150ade"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPUID_DETERMINISTIC_ADDRESS_TRANSLATION_PARAMETERS_TRANSLATION_CACHE_TYPE_DATA_TLB&#160;&#160;&#160;0x01</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Define value for <a class="el" href="union_c_p_u_i_d___d_e_t_e_r_m_i_n_i_s_t_i_c___a_d_d_r_e_s_s___t_r_a_n_s_l_a_t_i_o_n___p_a_r_a_m_e_t_e_r_s___e_d_x.html#a789ef2dc1992e2257c423464278a6b18">CPUID_DETERMINISTIC_ADDRESS_TRANSLATION_PARAMETERS_EDX.TranslationCacheType</a> </p>

</div>
</div>
<a class="anchor" id="a93ff508305b9b96b5f88859e1f31b400"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPUID_DETERMINISTIC_ADDRESS_TRANSLATION_PARAMETERS_TRANSLATION_CACHE_TYPE_INSTRUCTION_TLB&#160;&#160;&#160;0x02</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Define value for <a class="el" href="union_c_p_u_i_d___d_e_t_e_r_m_i_n_i_s_t_i_c___a_d_d_r_e_s_s___t_r_a_n_s_l_a_t_i_o_n___p_a_r_a_m_e_t_e_r_s___e_d_x.html#a789ef2dc1992e2257c423464278a6b18">CPUID_DETERMINISTIC_ADDRESS_TRANSLATION_PARAMETERS_EDX.TranslationCacheType</a> </p>

</div>
</div>
<a class="anchor" id="af5f0e81679bbab6c527941003a55a1f6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPUID_DETERMINISTIC_ADDRESS_TRANSLATION_PARAMETERS_TRANSLATION_CACHE_TYPE_INVALID&#160;&#160;&#160;0x00</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Define value for <a class="el" href="union_c_p_u_i_d___d_e_t_e_r_m_i_n_i_s_t_i_c___a_d_d_r_e_s_s___t_r_a_n_s_l_a_t_i_o_n___p_a_r_a_m_e_t_e_r_s___e_d_x.html#a789ef2dc1992e2257c423464278a6b18">CPUID_DETERMINISTIC_ADDRESS_TRANSLATION_PARAMETERS_EDX.TranslationCacheType</a> </p>

</div>
</div>
<a class="anchor" id="a39a63f7c2bb6265aebde50f57250ac74"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPUID_DETERMINISTIC_ADDRESS_TRANSLATION_PARAMETERS_TRANSLATION_CACHE_TYPE_UNIFIED_TLB&#160;&#160;&#160;0x03</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Define value for <a class="el" href="union_c_p_u_i_d___d_e_t_e_r_m_i_n_i_s_t_i_c___a_d_d_r_e_s_s___t_r_a_n_s_l_a_t_i_o_n___p_a_r_a_m_e_t_e_r_s___e_d_x.html#a789ef2dc1992e2257c423464278a6b18">CPUID_DETERMINISTIC_ADDRESS_TRANSLATION_PARAMETERS_EDX.TranslationCacheType</a> </p>

</div>
</div>
<a class="anchor" id="a7df99ad5cc919a87eb16d2ac380ff998"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPUID_DIRECT_CACHE_ACCESS_INFO&#160;&#160;&#160;0x09</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CPUID Direct Cache Access Information</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">EAX</td><td>CPUID_DIRECT_CACHE_ACCESS_INFO (0x09)</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">EAX</td><td>Value of bits [31:0] of IA32_PLATFORM_DCA_CAP MSR (address 1F8H). </td></tr>
    <tr><td class="paramname">EBX</td><td>Reserved. </td></tr>
    <tr><td class="paramname">ECX</td><td>Reserved. </td></tr>
    <tr><td class="paramname">EDX</td><td>Reserved.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>  Eax;</div>
<div class="line"></div>
<div class="line"><a class="code" href="_base_lib_8h.html#a9108735273bb74c84a295d48dfa6db0c">AsmCpuid</a> (<a class="code" href="_intel_2_cpuid_8h.html#a7df99ad5cc919a87eb16d2ac380ff998">CPUID_DIRECT_CACHE_ACCESS_INFO</a>, &amp;Eax, <a class="code" href="_base_8h.html#a070d2ce7b6bb7e5c05602aa8c308d0c4">NULL</a>, <a class="code" href="_base_8h.html#a070d2ce7b6bb7e5c05602aa8c308d0c4">NULL</a>, <a class="code" href="_base_8h.html#a070d2ce7b6bb7e5c05602aa8c308d0c4">NULL</a>);</div>
</div><!-- fragment --> 
</div>
</div>
<a class="anchor" id="af795598f72c3c088e107a4997e2c4cce"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPUID_EXTENDED_CACHE_INFO&#160;&#160;&#160;0x80000006</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CPUID Extended Cache information</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">EAX</td><td>CPUID_EXTENDED_CACHE_INFO (0x80000006)</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">EAX</td><td>Reserved. </td></tr>
    <tr><td class="paramname">EBX</td><td>Reserved. </td></tr>
    <tr><td class="paramname">ECX</td><td>Extended cache information described by the type <a class="el" href="union_c_p_u_i_d___e_x_t_e_n_d_e_d___c_a_c_h_e___i_n_f_o___e_c_x.html">CPUID_EXTENDED_CACHE_INFO_ECX</a>. </td></tr>
    <tr><td class="paramname">EDX</td><td>Reserved.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_c_p_u_i_d___e_x_t_e_n_d_e_d___c_a_c_h_e___i_n_f_o___e_c_x.html">CPUID_EXTENDED_CACHE_INFO_ECX</a>  Ecx;</div>
<div class="line"></div>
<div class="line"><a class="code" href="_base_lib_8h.html#a9108735273bb74c84a295d48dfa6db0c">AsmCpuid</a> (<a class="code" href="_intel_2_cpuid_8h.html#af795598f72c3c088e107a4997e2c4cce">CPUID_EXTENDED_CACHE_INFO</a>, <a class="code" href="_base_8h.html#a070d2ce7b6bb7e5c05602aa8c308d0c4">NULL</a>, <a class="code" href="_base_8h.html#a070d2ce7b6bb7e5c05602aa8c308d0c4">NULL</a>, &amp;Ecx.<a class="code" href="union_c_p_u_i_d___e_x_t_e_n_d_e_d___c_a_c_h_e___i_n_f_o___e_c_x.html#ae8b3a798951a4b99310ab22cb8202fa0">Uint32</a>, <a class="code" href="_base_8h.html#a070d2ce7b6bb7e5c05602aa8c308d0c4">NULL</a>);</div>
</div><!-- fragment --> 
</div>
</div>
<a class="anchor" id="a563c38e723e02325b221fd24c389f70d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPUID_EXTENDED_CACHE_INFO_ECX_L2_ASSOCIATIVITY_128_WAY&#160;&#160;&#160;0x0E</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Define value for bit field <a class="el" href="union_c_p_u_i_d___e_x_t_e_n_d_e_d___c_a_c_h_e___i_n_f_o___e_c_x.html#a94cc4a5ee14cb999115888745f88c267">CPUID_EXTENDED_CACHE_INFO_ECX.L2Associativity</a> </p>

</div>
</div>
<a class="anchor" id="a2a9d28d62bcae3c168adf7f3e3309572"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPUID_EXTENDED_CACHE_INFO_ECX_L2_ASSOCIATIVITY_16_WAY&#160;&#160;&#160;0x08</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Define value for bit field <a class="el" href="union_c_p_u_i_d___e_x_t_e_n_d_e_d___c_a_c_h_e___i_n_f_o___e_c_x.html#a94cc4a5ee14cb999115888745f88c267">CPUID_EXTENDED_CACHE_INFO_ECX.L2Associativity</a> </p>

</div>
</div>
<a class="anchor" id="a7aee2546f5b0975937ab06d23f37cf61"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPUID_EXTENDED_CACHE_INFO_ECX_L2_ASSOCIATIVITY_2_WAY&#160;&#160;&#160;0x02</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Define value for bit field <a class="el" href="union_c_p_u_i_d___e_x_t_e_n_d_e_d___c_a_c_h_e___i_n_f_o___e_c_x.html#a94cc4a5ee14cb999115888745f88c267">CPUID_EXTENDED_CACHE_INFO_ECX.L2Associativity</a> </p>

</div>
</div>
<a class="anchor" id="aea66add303942fa5719fa9f500b9063b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPUID_EXTENDED_CACHE_INFO_ECX_L2_ASSOCIATIVITY_32_WAY&#160;&#160;&#160;0x0A</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Define value for bit field <a class="el" href="union_c_p_u_i_d___e_x_t_e_n_d_e_d___c_a_c_h_e___i_n_f_o___e_c_x.html#a94cc4a5ee14cb999115888745f88c267">CPUID_EXTENDED_CACHE_INFO_ECX.L2Associativity</a> </p>

</div>
</div>
<a class="anchor" id="a157092d69c02e3ace7054dd5d29d3252"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPUID_EXTENDED_CACHE_INFO_ECX_L2_ASSOCIATIVITY_48_WAY&#160;&#160;&#160;0x0B</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Define value for bit field <a class="el" href="union_c_p_u_i_d___e_x_t_e_n_d_e_d___c_a_c_h_e___i_n_f_o___e_c_x.html#a94cc4a5ee14cb999115888745f88c267">CPUID_EXTENDED_CACHE_INFO_ECX.L2Associativity</a> </p>

</div>
</div>
<a class="anchor" id="a9ff2f5b75b4af1e36e2a70cf70d3acb6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPUID_EXTENDED_CACHE_INFO_ECX_L2_ASSOCIATIVITY_4_WAY&#160;&#160;&#160;0x04</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Define value for bit field <a class="el" href="union_c_p_u_i_d___e_x_t_e_n_d_e_d___c_a_c_h_e___i_n_f_o___e_c_x.html#a94cc4a5ee14cb999115888745f88c267">CPUID_EXTENDED_CACHE_INFO_ECX.L2Associativity</a> </p>

</div>
</div>
<a class="anchor" id="a1c3d98c07a78585a73b5c60b3f859f88"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPUID_EXTENDED_CACHE_INFO_ECX_L2_ASSOCIATIVITY_64_WAY&#160;&#160;&#160;0x0C</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Define value for bit field <a class="el" href="union_c_p_u_i_d___e_x_t_e_n_d_e_d___c_a_c_h_e___i_n_f_o___e_c_x.html#a94cc4a5ee14cb999115888745f88c267">CPUID_EXTENDED_CACHE_INFO_ECX.L2Associativity</a> </p>

</div>
</div>
<a class="anchor" id="a13724cc2de115e7f7155c221f693185a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPUID_EXTENDED_CACHE_INFO_ECX_L2_ASSOCIATIVITY_8_WAY&#160;&#160;&#160;0x06</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Define value for bit field <a class="el" href="union_c_p_u_i_d___e_x_t_e_n_d_e_d___c_a_c_h_e___i_n_f_o___e_c_x.html#a94cc4a5ee14cb999115888745f88c267">CPUID_EXTENDED_CACHE_INFO_ECX.L2Associativity</a> </p>

</div>
</div>
<a class="anchor" id="a26c39e7832e1f266de0fb3e4e2e07d9d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPUID_EXTENDED_CACHE_INFO_ECX_L2_ASSOCIATIVITY_96_WAY&#160;&#160;&#160;0x0D</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Define value for bit field <a class="el" href="union_c_p_u_i_d___e_x_t_e_n_d_e_d___c_a_c_h_e___i_n_f_o___e_c_x.html#a94cc4a5ee14cb999115888745f88c267">CPUID_EXTENDED_CACHE_INFO_ECX.L2Associativity</a> </p>

</div>
</div>
<a class="anchor" id="ada3e87b6d93f9188721b700170e8def6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPUID_EXTENDED_CACHE_INFO_ECX_L2_ASSOCIATIVITY_DIRECT_MAPPED&#160;&#160;&#160;0x01</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Define value for bit field <a class="el" href="union_c_p_u_i_d___e_x_t_e_n_d_e_d___c_a_c_h_e___i_n_f_o___e_c_x.html#a94cc4a5ee14cb999115888745f88c267">CPUID_EXTENDED_CACHE_INFO_ECX.L2Associativity</a> </p>

</div>
</div>
<a class="anchor" id="a771bc39de7b31a7ea13b05b959b9bd2a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPUID_EXTENDED_CACHE_INFO_ECX_L2_ASSOCIATIVITY_DISABLED&#160;&#160;&#160;0x00</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Define value for bit field <a class="el" href="union_c_p_u_i_d___e_x_t_e_n_d_e_d___c_a_c_h_e___i_n_f_o___e_c_x.html#a94cc4a5ee14cb999115888745f88c267">CPUID_EXTENDED_CACHE_INFO_ECX.L2Associativity</a> </p>

</div>
</div>
<a class="anchor" id="a3bf83d8612e73805ec5fa58f424d59ba"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPUID_EXTENDED_CACHE_INFO_ECX_L2_ASSOCIATIVITY_FULL&#160;&#160;&#160;0x0F</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Define value for bit field <a class="el" href="union_c_p_u_i_d___e_x_t_e_n_d_e_d___c_a_c_h_e___i_n_f_o___e_c_x.html#a94cc4a5ee14cb999115888745f88c267">CPUID_EXTENDED_CACHE_INFO_ECX.L2Associativity</a> </p>

</div>
</div>
<a class="anchor" id="adf917504d283edc5a4e153462683bb42"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPUID_EXTENDED_CPU_SIG&#160;&#160;&#160;0x80000001</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CPUID Extended Processor Signature and Feature Bits</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">EAX</td><td>CPUID_EXTENDED_CPU_SIG (0x80000001)</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">EAX</td><td>CPUID_EXTENDED_CPU_SIG. </td></tr>
    <tr><td class="paramname">EBX</td><td>Reserved. </td></tr>
    <tr><td class="paramname">ECX</td><td>Extended Processor Signature and Feature Bits information described by the type <a class="el" href="union_c_p_u_i_d___e_x_t_e_n_d_e_d___c_p_u___s_i_g___e_c_x.html">CPUID_EXTENDED_CPU_SIG_ECX</a>. </td></tr>
    <tr><td class="paramname">EDX</td><td>Extended Processor Signature and Feature Bits information described by the type <a class="el" href="union_c_p_u_i_d___e_x_t_e_n_d_e_d___c_p_u___s_i_g___e_d_x.html">CPUID_EXTENDED_CPU_SIG_EDX</a>.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>                      Eax;</div>
<div class="line"><a class="code" href="union_c_p_u_i_d___e_x_t_e_n_d_e_d___c_p_u___s_i_g___e_c_x.html">CPUID_EXTENDED_CPU_SIG_ECX</a>  Ecx;</div>
<div class="line"><a class="code" href="union_c_p_u_i_d___e_x_t_e_n_d_e_d___c_p_u___s_i_g___e_d_x.html">CPUID_EXTENDED_CPU_SIG_EDX</a>  Edx;</div>
<div class="line"></div>
<div class="line"><a class="code" href="_base_lib_8h.html#a9108735273bb74c84a295d48dfa6db0c">AsmCpuid</a> (<a class="code" href="_intel_2_cpuid_8h.html#adf917504d283edc5a4e153462683bb42">CPUID_EXTENDED_CPU_SIG</a>, &amp;Eax, <a class="code" href="_base_8h.html#a070d2ce7b6bb7e5c05602aa8c308d0c4">NULL</a>, &amp;Ecx.<a class="code" href="union_c_p_u_i_d___e_x_t_e_n_d_e_d___c_p_u___s_i_g___e_c_x.html#a42163321ac575f6ef744b70ecd1cfe4d">Uint32</a>, &amp;Edx.<a class="code" href="union_c_p_u_i_d___e_x_t_e_n_d_e_d___c_p_u___s_i_g___e_d_x.html#ad9e12b4ad874a6f16c767ae51a4bfb49">Uint32</a>);</div>
</div><!-- fragment --> 
</div>
</div>
<a class="anchor" id="a12ce2df5221b68faefb4fa26e284b626"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPUID_EXTENDED_FUNCTION&#160;&#160;&#160;0x80000000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CPUID Extended Function</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">EAX</td><td>CPUID_EXTENDED_FUNCTION (0x80000000)</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">EAX</td><td>Maximum Input Value for Extended Function CPUID Information. </td></tr>
    <tr><td class="paramname">EBX</td><td>Reserved. </td></tr>
    <tr><td class="paramname">ECX</td><td>Reserved. </td></tr>
    <tr><td class="paramname">EDX</td><td>Reserved.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>  Eax;</div>
<div class="line"></div>
<div class="line"><a class="code" href="_base_lib_8h.html#a9108735273bb74c84a295d48dfa6db0c">AsmCpuid</a> (<a class="code" href="_intel_2_cpuid_8h.html#a12ce2df5221b68faefb4fa26e284b626">CPUID_EXTENDED_FUNCTION</a>, &amp;Eax, <a class="code" href="_base_8h.html#a070d2ce7b6bb7e5c05602aa8c308d0c4">NULL</a>, <a class="code" href="_base_8h.html#a070d2ce7b6bb7e5c05602aa8c308d0c4">NULL</a>, <a class="code" href="_base_8h.html#a070d2ce7b6bb7e5c05602aa8c308d0c4">NULL</a>);</div>
</div><!-- fragment --> 
</div>
</div>
<a class="anchor" id="aaea2abef8f472333669566c1d0526389"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPUID_EXTENDED_STATE&#160;&#160;&#160;0x0D</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CPUID Extended State Information</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">EAX</td><td>CPUID_EXTENDED_STATE (0x0D) </td></tr>
    <tr><td class="paramname">ECX</td><td>CPUID_EXTENDED_STATE_MAIN_LEAF (0x00). CPUID_EXTENDED_STATE_SUB_LEAF (0x01). CPUID_EXTENDED_STATE_SIZE_OFFSET (0x02). Sub leafs 2..n based on supported bits in XCR0 or IA32_XSS_MSR. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="ac12b8b0ebcdd2d2dfc2ae3c2aaf5e5e2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPUID_EXTENDED_STATE_MAIN_LEAF&#160;&#160;&#160;0x00</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CPUID Extended State Information Main Leaf</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">EAX</td><td>CPUID_EXTENDED_STATE (0x0D) </td></tr>
    <tr><td class="paramname">ECX</td><td>CPUID_EXTENDED_STATE_MAIN_LEAF (0x00)</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">EAX</td><td>Reports the supported bits of the lower 32 bits of XCR0. XCR0[n] can be set to 1 only if EAX[n] is 1. The format of the extended state main leaf is described by the type <a class="el" href="union_c_p_u_i_d___e_x_t_e_n_d_e_d___s_t_a_t_e___m_a_i_n___l_e_a_f___e_a_x.html">CPUID_EXTENDED_STATE_MAIN_LEAF_EAX</a>. </td></tr>
    <tr><td class="paramname">EBX</td><td>Maximum size (bytes, from the beginning of the XSAVE/XRSTOR save area) required by enabled features in XCR0. May be different than ECX if some features at the end of the XSAVE save area are not enabled. </td></tr>
    <tr><td class="paramname">ECX</td><td>Maximum size (bytes, from the beginning of the XSAVE/XRSTOR save area) of the XSAVE/XRSTOR save area required by all supported features in the processor, i.e., all the valid bit fields in XCR0. </td></tr>
    <tr><td class="paramname">EDX</td><td>Reports the supported bits of the upper 32 bits of XCR0. XCR0[n+32] can be set to 1 only if EDX[n] is 1.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_c_p_u_i_d___e_x_t_e_n_d_e_d___s_t_a_t_e___m_a_i_n___l_e_a_f___e_a_x.html">CPUID_EXTENDED_STATE_MAIN_LEAF_EAX</a>  Eax;</div>
<div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>                              Ebx;</div>
<div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>                              Ecx;</div>
<div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>                              Edx;</div>
<div class="line"></div>
<div class="line"><a class="code" href="_base_lib_8h.html#ab3b614089cf4422e384c4435e2d5f4d9">AsmCpuidEx</a> (</div>
<div class="line">  <a class="code" href="_intel_2_cpuid_8h.html#aaea2abef8f472333669566c1d0526389">CPUID_EXTENDED_STATE</a>, <a class="code" href="_intel_2_cpuid_8h.html#ac12b8b0ebcdd2d2dfc2ae3c2aaf5e5e2">CPUID_EXTENDED_STATE_MAIN_LEAF</a>,</div>
<div class="line">  &amp;Eax.<a class="code" href="union_c_p_u_i_d___e_x_t_e_n_d_e_d___s_t_a_t_e___m_a_i_n___l_e_a_f___e_a_x.html#afa0311bdadfeeab891f26ae88d42e614">Uint32</a>, &amp;Ebx, &amp;Ecx, &amp;Edx</div>
<div class="line">  );</div>
</div><!-- fragment --> 
</div>
</div>
<a class="anchor" id="a36de9ccea785fa790ae396d18b8d2198"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPUID_EXTENDED_STATE_SIZE_OFFSET&#160;&#160;&#160;0x02</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CPUID Extended State Information Size and Offset Sub Leaf</p>
<dl class="section note"><dt>Note</dt><dd>Leaf 0DH output depends on the initial value in ECX. Each sub-leaf index (starting at position 2) is supported if it corresponds to a supported bit in either the XCR0 register or the IA32_XSS MSR. If ECX contains an invalid sub-leaf index, EAX/EBX/ECX/EDX return 0. Sub-leaf n (0 &lt;= n &lt;= 31) is invalid if sub-leaf 0 returns 0 in EAX[n] and sub-leaf 1 returns 0 in ECX[n]. Sub-leaf n (32 &lt;= n &lt;= 63) is invalid if sub-leaf 0 returns 0 in EDX[n-32] and sub-leaf 1 returns 0 in EDX[n-32].</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">EAX</td><td>CPUID_EXTENDED_STATE (0x0D) </td></tr>
    <tr><td class="paramname">ECX</td><td>CPUID_EXTENDED_STATE_SIZE_OFFSET (0x02). Sub leafs 2..n based on supported bits in XCR0 or IA32_XSS_MSR.</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">EAX</td><td>The size in bytes (from the offset specified in EBX) of the save area for an extended state feature associated with a valid sub-leaf index, n. </td></tr>
    <tr><td class="paramname">EBX</td><td>The offset in bytes of this extended state component's save area from the beginning of the XSAVE/XRSTOR area. This field reports 0 if the sub-leaf index, n, does not map to a valid bit in the XCR0 register. </td></tr>
    <tr><td class="paramname">ECX</td><td>The format of the extended state components's save area as described by the type <a class="el" href="union_c_p_u_i_d___e_x_t_e_n_d_e_d___s_t_a_t_e___s_i_z_e___o_f_f_s_e_t___e_c_x.html">CPUID_EXTENDED_STATE_SIZE_OFFSET_ECX</a>. This field reports 0 if the sub-leaf index, n, is invalid. </td></tr>
    <tr><td class="paramname">EDX</td><td>This field reports 0 if the sub-leaf index, n, is invalid; otherwise it is reserved.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>                                Eax;</div>
<div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>                                Ebx;</div>
<div class="line"><a class="code" href="union_c_p_u_i_d___e_x_t_e_n_d_e_d___s_t_a_t_e___s_i_z_e___o_f_f_s_e_t___e_c_x.html">CPUID_EXTENDED_STATE_SIZE_OFFSET_ECX</a>  Ecx;</div>
<div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>                                Edx;</div>
<div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#ac0b1ca9b01db611e0f7f2080a2699135">UINTN</a>                                 SubLeaf;</div>
<div class="line"></div>
<div class="line"><span class="keywordflow">for</span> (SubLeaf = <a class="code" href="_intel_2_cpuid_8h.html#a36de9ccea785fa790ae396d18b8d2198">CPUID_EXTENDED_STATE_SIZE_OFFSET</a>; SubLeaf &lt; 32; SubLeaf++) {</div>
<div class="line">  <a class="code" href="_base_lib_8h.html#ab3b614089cf4422e384c4435e2d5f4d9">AsmCpuidEx</a> (</div>
<div class="line">    <a class="code" href="_intel_2_cpuid_8h.html#aaea2abef8f472333669566c1d0526389">CPUID_EXTENDED_STATE</a>, SubLeaf,</div>
<div class="line">    &amp;Eax, &amp;Ebx, &amp;Ecx.<a class="code" href="union_c_p_u_i_d___e_x_t_e_n_d_e_d___s_t_a_t_e___s_i_z_e___o_f_f_s_e_t___e_c_x.html#ae3f7ea806d893ffbae620a0607db06f4">Uint32</a>, &amp;Edx</div>
<div class="line">    );</div>
<div class="line">}</div>
</div><!-- fragment --> 
</div>
</div>
<a class="anchor" id="abf2a2e76e4af967b739530036163bbe5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPUID_EXTENDED_STATE_SUB_LEAF&#160;&#160;&#160;0x01</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CPUID Extended State Information Sub Leaf</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">EAX</td><td>CPUID_EXTENDED_STATE (0x0D) </td></tr>
    <tr><td class="paramname">ECX</td><td>CPUID_EXTENDED_STATE_SUB_LEAF (0x01)</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">EAX</td><td>The format of the extended state sub-leaf is described by the type <a class="el" href="union_c_p_u_i_d___e_x_t_e_n_d_e_d___s_t_a_t_e___s_u_b___l_e_a_f___e_a_x.html">CPUID_EXTENDED_STATE_SUB_LEAF_EAX</a>. </td></tr>
    <tr><td class="paramname">EBX</td><td>The size in bytes of the XSAVE area containing all states enabled by XCRO | IA32_XSS. </td></tr>
    <tr><td class="paramname">ECX</td><td>The format of the extended state sub-leaf is described by the type <a class="el" href="union_c_p_u_i_d___e_x_t_e_n_d_e_d___s_t_a_t_e___s_u_b___l_e_a_f___e_c_x.html">CPUID_EXTENDED_STATE_SUB_LEAF_ECX</a>. </td></tr>
    <tr><td class="paramname">EDX</td><td>Reports the supported bits of the upper 32 bits of the IA32_XSS MSR. IA32_XSS[n+32] can be set to 1 only if EDX[n] is 1.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_c_p_u_i_d___e_x_t_e_n_d_e_d___s_t_a_t_e___s_u_b___l_e_a_f___e_a_x.html">CPUID_EXTENDED_STATE_SUB_LEAF_EAX</a>  Eax;</div>
<div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>                             Ebx;</div>
<div class="line"><a class="code" href="union_c_p_u_i_d___e_x_t_e_n_d_e_d___s_t_a_t_e___s_u_b___l_e_a_f___e_c_x.html">CPUID_EXTENDED_STATE_SUB_LEAF_ECX</a>  Ecx;</div>
<div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>                             Edx;</div>
<div class="line"></div>
<div class="line"><a class="code" href="_base_lib_8h.html#ab3b614089cf4422e384c4435e2d5f4d9">AsmCpuidEx</a> (</div>
<div class="line">  <a class="code" href="_intel_2_cpuid_8h.html#aaea2abef8f472333669566c1d0526389">CPUID_EXTENDED_STATE</a>, <a class="code" href="_intel_2_cpuid_8h.html#abf2a2e76e4af967b739530036163bbe5">CPUID_EXTENDED_STATE_SUB_LEAF</a>,</div>
<div class="line">  &amp;Eax.<a class="code" href="union_c_p_u_i_d___e_x_t_e_n_d_e_d___s_t_a_t_e___s_u_b___l_e_a_f___e_a_x.html#a74c19e5fc2c237b91b9af799d20ffd28">Uint32</a>, &amp;Ebx, &amp;Ecx.<a class="code" href="union_c_p_u_i_d___e_x_t_e_n_d_e_d___s_t_a_t_e___s_u_b___l_e_a_f___e_c_x.html#a501004cce04ee86c7dd90efc022aa4b9">Uint32</a>, &amp;Edx</div>
<div class="line">  );</div>
</div><!-- fragment --> 
</div>
</div>
<a class="anchor" id="a367774e8ce2a74f821c71df852fa08fb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPUID_EXTENDED_TIME_STAMP_COUNTER&#160;&#160;&#160;0x80000007</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CPUID Extended Time Stamp Counter information</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">EAX</td><td>CPUID_EXTENDED_TIME_STAMP_COUNTER (0x80000007)</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">EAX</td><td>Reserved. </td></tr>
    <tr><td class="paramname">EBX</td><td>Reserved. </td></tr>
    <tr><td class="paramname">ECX</td><td>Reserved. </td></tr>
    <tr><td class="paramname">EDX</td><td>Extended time stamp counter (TSC) information described by the type <a class="el" href="union_c_p_u_i_d___e_x_t_e_n_d_e_d___t_i_m_e___s_t_a_m_p___c_o_u_n_t_e_r___e_d_x.html">CPUID_EXTENDED_TIME_STAMP_COUNTER_EDX</a>.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_c_p_u_i_d___e_x_t_e_n_d_e_d___t_i_m_e___s_t_a_m_p___c_o_u_n_t_e_r___e_d_x.html">CPUID_EXTENDED_TIME_STAMP_COUNTER_EDX</a>  Edx;</div>
<div class="line"></div>
<div class="line"><a class="code" href="_base_lib_8h.html#a9108735273bb74c84a295d48dfa6db0c">AsmCpuid</a> (<a class="code" href="_intel_2_cpuid_8h.html#a367774e8ce2a74f821c71df852fa08fb">CPUID_EXTENDED_TIME_STAMP_COUNTER</a>, <a class="code" href="_base_8h.html#a070d2ce7b6bb7e5c05602aa8c308d0c4">NULL</a>, <a class="code" href="_base_8h.html#a070d2ce7b6bb7e5c05602aa8c308d0c4">NULL</a>, <a class="code" href="_base_8h.html#a070d2ce7b6bb7e5c05602aa8c308d0c4">NULL</a>, &amp;Edx.<a class="code" href="union_c_p_u_i_d___e_x_t_e_n_d_e_d___t_i_m_e___s_t_a_m_p___c_o_u_n_t_e_r___e_d_x.html#a8d50d5ea9c75635a45ecb3aa7092072c">Uint32</a>);</div>
</div><!-- fragment --> 
</div>
</div>
<a class="anchor" id="ab34feb01c474075e65d106c99a5ed8df"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPUID_EXTENDED_TOPOLOGY&#160;&#160;&#160;0x0B</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CPUID Extended Topology Information</p>
<dl class="section note"><dt>Note</dt><dd>CPUID leaf 1FH is a preferred superset to leaf 0BH. Intel recommends first checking for the existence of Leaf 1FH before using leaf 0BH. Most of Leaf 0BH output depends on the initial value in ECX. The EDX output of leaf 0BH is always valid and does not vary with input value in ECX. Output value in ECX[7:0] always equals input value in ECX[7:0]. Sub-leaf index 0 enumerates SMT level. Each subsequent higher sub-leaf index enumerates a higher-level topological entity in hierarchical order. For sub-leaves that return an invalid level-type of 0 in ECX[15:8]; EAX and EBX will return 0. If an input value n in ECX returns the invalid level-type of 0 in ECX[15:8], other input values with ECX &gt; n also return 0 in ECX[15:8].</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">EAX</td><td>CPUID_EXTENDED_TOPOLOGY (0x0B) </td></tr>
    <tr><td class="paramname">ECX</td><td>Level number</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">EAX</td><td>Extended topology information described by the type <a class="el" href="union_c_p_u_i_d___e_x_t_e_n_d_e_d___t_o_p_o_l_o_g_y___e_a_x.html">CPUID_EXTENDED_TOPOLOGY_EAX</a>. </td></tr>
    <tr><td class="paramname">EBX</td><td>Extended topology information described by the type <a class="el" href="union_c_p_u_i_d___e_x_t_e_n_d_e_d___t_o_p_o_l_o_g_y___e_b_x.html">CPUID_EXTENDED_TOPOLOGY_EBX</a>. </td></tr>
    <tr><td class="paramname">ECX</td><td>Extended topology information described by the type <a class="el" href="union_c_p_u_i_d___e_x_t_e_n_d_e_d___t_o_p_o_l_o_g_y___e_c_x.html">CPUID_EXTENDED_TOPOLOGY_ECX</a>. </td></tr>
    <tr><td class="paramname">EDX</td><td>x2APIC ID the current logical processor.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_c_p_u_i_d___e_x_t_e_n_d_e_d___t_o_p_o_l_o_g_y___e_a_x.html">CPUID_EXTENDED_TOPOLOGY_EAX</a>  Eax;</div>
<div class="line"><a class="code" href="union_c_p_u_i_d___e_x_t_e_n_d_e_d___t_o_p_o_l_o_g_y___e_b_x.html">CPUID_EXTENDED_TOPOLOGY_EBX</a>  Ebx;</div>
<div class="line"><a class="code" href="union_c_p_u_i_d___e_x_t_e_n_d_e_d___t_o_p_o_l_o_g_y___e_c_x.html">CPUID_EXTENDED_TOPOLOGY_ECX</a>  Ecx;</div>
<div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>                       Edx;</div>
<div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>                       LevelNumber;</div>
<div class="line"></div>
<div class="line">LevelNumber = 0;</div>
<div class="line"><span class="keywordflow">do</span> {</div>
<div class="line">  <a class="code" href="_base_lib_8h.html#ab3b614089cf4422e384c4435e2d5f4d9">AsmCpuidEx</a> (</div>
<div class="line">    <a class="code" href="_intel_2_cpuid_8h.html#ab34feb01c474075e65d106c99a5ed8df">CPUID_EXTENDED_TOPOLOGY</a>, LevelNumber,</div>
<div class="line">    &amp;Eax.<a class="code" href="union_c_p_u_i_d___e_x_t_e_n_d_e_d___t_o_p_o_l_o_g_y___e_a_x.html#a088f5d62a310ffd9dc7b5d8f731d086b">Uint32</a>, &amp;Ebx.<a class="code" href="union_c_p_u_i_d___e_x_t_e_n_d_e_d___t_o_p_o_l_o_g_y___e_b_x.html#a5b03452e8f60c017469bb1c7cfb8be5d">Uint32</a>, &amp;Ecx.<a class="code" href="union_c_p_u_i_d___e_x_t_e_n_d_e_d___t_o_p_o_l_o_g_y___e_c_x.html#ac3e5a2f06af286901b9486957b1cdd54">Uint32</a>, &amp;Edx</div>
<div class="line">    );</div>
<div class="line">  LevelNumber++;</div>
<div class="line">} <span class="keywordflow">while</span> (Eax.<a class="code" href="union_c_p_u_i_d___e_x_t_e_n_d_e_d___t_o_p_o_l_o_g_y___e_a_x.html#a29b45018d251c2a1f346e6e4cc3cbe80">Bits</a>.<a class="code" href="union_c_p_u_i_d___e_x_t_e_n_d_e_d___t_o_p_o_l_o_g_y___e_a_x.html#ae41b810de74bdd671a53687a533ad0ed">ApicIdShift</a> != 0);</div>
</div><!-- fragment --> 
</div>
</div>
<a class="anchor" id="aefe4abc62361db9e78c004afd5c30178"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPUID_EXTENDED_TOPOLOGY_LEVEL_TYPE_CORE&#160;&#160;&#160;0x02</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Define value for <a class="el" href="union_c_p_u_i_d___e_x_t_e_n_d_e_d___t_o_p_o_l_o_g_y___e_c_x.html#aaee056db90a317ee4a680a573209e3bb">CPUID_EXTENDED_TOPOLOGY_ECX.LevelType</a> </p>

</div>
</div>
<a class="anchor" id="ae3fa7b40254daf3c05bcf6ff6996a1dc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPUID_EXTENDED_TOPOLOGY_LEVEL_TYPE_INVALID&#160;&#160;&#160;0x00</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Define value for <a class="el" href="union_c_p_u_i_d___e_x_t_e_n_d_e_d___t_o_p_o_l_o_g_y___e_c_x.html#aaee056db90a317ee4a680a573209e3bb">CPUID_EXTENDED_TOPOLOGY_ECX.LevelType</a> </p>

</div>
</div>
<a class="anchor" id="ae9ba06fa89a32cf914a86033ba513cd1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPUID_EXTENDED_TOPOLOGY_LEVEL_TYPE_SMT&#160;&#160;&#160;0x01</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Define value for <a class="el" href="union_c_p_u_i_d___e_x_t_e_n_d_e_d___t_o_p_o_l_o_g_y___e_c_x.html#aaee056db90a317ee4a680a573209e3bb">CPUID_EXTENDED_TOPOLOGY_ECX.LevelType</a> </p>

</div>
</div>
<a class="anchor" id="a9688ba25b1a35254324f2f60908dfd98"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPUID_HYBRID_INFORMATION&#160;&#160;&#160;0x1A</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CPUID Hybrid Information Enumeration Leaf</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">EAX</td><td>CPUID_HYBRID_INFORMATION (0x1A) </td></tr>
    <tr><td class="paramname">ECX</td><td>CPUID_HYBRID_INFORMATION_MAIN_LEAF (0x00).</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">EAX</td><td>Enumerates the native model ID and core type described by the type <a class="el" href="union_c_p_u_i_d___n_a_t_i_v_e___m_o_d_e_l___i_d___a_n_d___c_o_r_e___t_y_p_e___e_a_x.html">CPUID_NATIVE_MODEL_ID_AND_CORE_TYPE_EAX</a> </td></tr>
    <tr><td class="paramname">EBX</td><td>Reserved. </td></tr>
    <tr><td class="paramname">ECX</td><td>Reserved. </td></tr>
    <tr><td class="paramname">EDX</td><td>Reserved.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_c_p_u_i_d___n_a_t_i_v_e___m_o_d_e_l___i_d___a_n_d___c_o_r_e___t_y_p_e___e_a_x.html">CPUID_NATIVE_MODEL_ID_AND_CORE_TYPE_EAX</a>          Eax;</div>
<div class="line"></div>
<div class="line"><a class="code" href="_base_lib_8h.html#ab3b614089cf4422e384c4435e2d5f4d9">AsmCpuidEx</a> (</div>
<div class="line">  <a class="code" href="_intel_2_cpuid_8h.html#a9688ba25b1a35254324f2f60908dfd98">CPUID_HYBRID_INFORMATION</a>,</div>
<div class="line">  <a class="code" href="_intel_2_cpuid_8h.html#a5ec778e1c8355bbf52a02f8e1487e6ae">CPUID_HYBRID_INFORMATION_MAIN_LEAF</a>,</div>
<div class="line">  &amp;Eax, <a class="code" href="_base_8h.html#a070d2ce7b6bb7e5c05602aa8c308d0c4">NULL</a>, <a class="code" href="_base_8h.html#a070d2ce7b6bb7e5c05602aa8c308d0c4">NULL</a>, <a class="code" href="_base_8h.html#a070d2ce7b6bb7e5c05602aa8c308d0c4">NULL</a></div>
<div class="line">  );</div>
</div><!-- fragment --> 
</div>
</div>
<a class="anchor" id="a5ec778e1c8355bbf52a02f8e1487e6ae"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPUID_HYBRID_INFORMATION_MAIN_LEAF&#160;&#160;&#160;0x00</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CPUID Hybrid Information Enumeration main leaf </p>

</div>
</div>
<a class="anchor" id="a10e61dd1703ce869a241d9d1830064c5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPUID_INTEL_PROCESSOR_TRACE&#160;&#160;&#160;0x14</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CPUID Intel Processor Trace Information</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">EAX</td><td>CPUID_INTEL_PROCESSOR_TRACE (0x14) </td></tr>
    <tr><td class="paramname">ECX</td><td>CPUID_INTEL_PROCESSOR_TRACE_MAIN_LEAF (0x00). CPUID_INTEL_PROCESSOR_TRACE_SUB_LEAF (0x01). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="aaabc2a90f3472e9677df20e0eea53b9b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPUID_INTEL_PROCESSOR_TRACE_MAIN_LEAF&#160;&#160;&#160;0x00</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CPUID Intel Processor Trace Information Main Leaf</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">EAX</td><td>CPUID_INTEL_PROCEDSSOR_TRACE (0x14) </td></tr>
    <tr><td class="paramname">ECX</td><td>CPUID_INTEL_PROCEDSSOR_TRACE_MAIN_LEAF (0x00)</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">EAX</td><td>Reports the maximum sub-leaf supported in leaf 14H. </td></tr>
    <tr><td class="paramname">EBX</td><td>Returns Intel processor trace information described by the type <a class="el" href="union_c_p_u_i_d___i_n_t_e_l___p_r_o_c_e_s_s_o_r___t_r_a_c_e___m_a_i_n___l_e_a_f___e_b_x.html">CPUID_INTEL_PROCESSOR_TRACE_MAIN_LEAF_EBX</a>. </td></tr>
    <tr><td class="paramname">ECX</td><td>Returns Intel processor trace information described by the type <a class="el" href="union_c_p_u_i_d___i_n_t_e_l___p_r_o_c_e_s_s_o_r___t_r_a_c_e___m_a_i_n___l_e_a_f___e_c_x.html">CPUID_INTEL_PROCESSOR_TRACE_MAIN_LEAF_ECX</a>. </td></tr>
    <tr><td class="paramname">EDX</td><td>Reserved.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>                                     Eax;</div>
<div class="line"><a class="code" href="union_c_p_u_i_d___i_n_t_e_l___p_r_o_c_e_s_s_o_r___t_r_a_c_e___m_a_i_n___l_e_a_f___e_b_x.html">CPUID_INTEL_PROCESSOR_TRACE_MAIN_LEAF_EBX</a>  Ebx;</div>
<div class="line"><a class="code" href="union_c_p_u_i_d___i_n_t_e_l___p_r_o_c_e_s_s_o_r___t_r_a_c_e___m_a_i_n___l_e_a_f___e_c_x.html">CPUID_INTEL_PROCESSOR_TRACE_MAIN_LEAF_ECX</a>  Ecx;</div>
<div class="line"></div>
<div class="line"><a class="code" href="_base_lib_8h.html#ab3b614089cf4422e384c4435e2d5f4d9">AsmCpuidEx</a> (</div>
<div class="line">  <a class="code" href="_intel_2_cpuid_8h.html#a10e61dd1703ce869a241d9d1830064c5">CPUID_INTEL_PROCESSOR_TRACE</a>, <a class="code" href="_intel_2_cpuid_8h.html#aaabc2a90f3472e9677df20e0eea53b9b">CPUID_INTEL_PROCESSOR_TRACE_MAIN_LEAF</a>,</div>
<div class="line">  &amp;Eax, &amp;Ebx.<a class="code" href="union_c_p_u_i_d___i_n_t_e_l___p_r_o_c_e_s_s_o_r___t_r_a_c_e___m_a_i_n___l_e_a_f___e_b_x.html#ab9aa57c807023f43007f06e1daeb516c">Uint32</a>, &amp;Ecx.<a class="code" href="union_c_p_u_i_d___i_n_t_e_l___p_r_o_c_e_s_s_o_r___t_r_a_c_e___m_a_i_n___l_e_a_f___e_c_x.html#acbc71fde28141dbf7cf0b4f9cb229226">Uint32</a>, <a class="code" href="_base_8h.html#a070d2ce7b6bb7e5c05602aa8c308d0c4">NULL</a></div>
<div class="line">  );</div>
</div><!-- fragment --> 
</div>
</div>
<a class="anchor" id="ac25bdd4a18e1ec7a5b38dc62862cef01"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPUID_INTEL_PROCESSOR_TRACE_SUB_LEAF&#160;&#160;&#160;0x01</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CPUID Intel Processor Trace Information Sub-leaf</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">EAX</td><td>CPUID_INTEL_PROCEDSSOR_TRACE (0x14) </td></tr>
    <tr><td class="paramname">ECX</td><td>CPUID_INTEL_PROCESSOR_TRACE_SUB_LEAF (0x01)</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">EAX</td><td>Returns Intel processor trace information described by the type <a class="el" href="union_c_p_u_i_d___i_n_t_e_l___p_r_o_c_e_s_s_o_r___t_r_a_c_e___s_u_b___l_e_a_f___e_a_x.html">CPUID_INTEL_PROCESSOR_TRACE_SUB_LEAF_EAX</a>. </td></tr>
    <tr><td class="paramname">EBX</td><td>Returns Intel processor trace information described by the type <a class="el" href="union_c_p_u_i_d___i_n_t_e_l___p_r_o_c_e_s_s_o_r___t_r_a_c_e___s_u_b___l_e_a_f___e_b_x.html">CPUID_INTEL_PROCESSOR_TRACE_SUB_LEAF_EBX</a>. </td></tr>
    <tr><td class="paramname">ECX</td><td>Reserved. </td></tr>
    <tr><td class="paramname">EDX</td><td>Reserved.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>                                    MaximumSubLeaf;</div>
<div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>                                    SubLeaf;</div>
<div class="line"><a class="code" href="union_c_p_u_i_d___i_n_t_e_l___p_r_o_c_e_s_s_o_r___t_r_a_c_e___s_u_b___l_e_a_f___e_a_x.html">CPUID_INTEL_PROCESSOR_TRACE_SUB_LEAF_EAX</a>  Eax;</div>
<div class="line"><a class="code" href="union_c_p_u_i_d___i_n_t_e_l___p_r_o_c_e_s_s_o_r___t_r_a_c_e___s_u_b___l_e_a_f___e_b_x.html">CPUID_INTEL_PROCESSOR_TRACE_SUB_LEAF_EBX</a>  Ebx;</div>
<div class="line"></div>
<div class="line"><a class="code" href="_base_lib_8h.html#ab3b614089cf4422e384c4435e2d5f4d9">AsmCpuidEx</a> (</div>
<div class="line">  <a class="code" href="_intel_2_cpuid_8h.html#a10e61dd1703ce869a241d9d1830064c5">CPUID_INTEL_PROCESSOR_TRACE</a>, <a class="code" href="_intel_2_cpuid_8h.html#aaabc2a90f3472e9677df20e0eea53b9b">CPUID_INTEL_PROCESSOR_TRACE_MAIN_LEAF</a>,</div>
<div class="line">  &amp;MaximumSubLeaf, <a class="code" href="_base_8h.html#a070d2ce7b6bb7e5c05602aa8c308d0c4">NULL</a>, <a class="code" href="_base_8h.html#a070d2ce7b6bb7e5c05602aa8c308d0c4">NULL</a>, <a class="code" href="_base_8h.html#a070d2ce7b6bb7e5c05602aa8c308d0c4">NULL</a></div>
<div class="line">  );</div>
<div class="line"></div>
<div class="line"><span class="keywordflow">for</span> (SubLeaf = <a class="code" href="_intel_2_cpuid_8h.html#ac25bdd4a18e1ec7a5b38dc62862cef01">CPUID_INTEL_PROCESSOR_TRACE_SUB_LEAF</a>; SubLeaf &lt;= MaximumSubLeaf; SubLeaf++) {</div>
<div class="line">  <a class="code" href="_base_lib_8h.html#ab3b614089cf4422e384c4435e2d5f4d9">AsmCpuidEx</a> (</div>
<div class="line">    <a class="code" href="_intel_2_cpuid_8h.html#a10e61dd1703ce869a241d9d1830064c5">CPUID_INTEL_PROCESSOR_TRACE</a>, SubLeaf,</div>
<div class="line">    &amp;Eax.<a class="code" href="union_c_p_u_i_d___i_n_t_e_l___p_r_o_c_e_s_s_o_r___t_r_a_c_e___s_u_b___l_e_a_f___e_a_x.html#a546996bdc56f759f990fe24b2d67be97">Uint32</a>, &amp;Ebx.<a class="code" href="union_c_p_u_i_d___i_n_t_e_l___p_r_o_c_e_s_s_o_r___t_r_a_c_e___s_u_b___l_e_a_f___e_b_x.html#a2b586f0b24ecafe370067c06fa50dc14">Uint32</a>, <a class="code" href="_base_8h.html#a070d2ce7b6bb7e5c05602aa8c308d0c4">NULL</a>, <a class="code" href="_base_8h.html#a070d2ce7b6bb7e5c05602aa8c308d0c4">NULL</a></div>
<div class="line">    );</div>
<div class="line">}</div>
</div><!-- fragment --> 
</div>
</div>
<a class="anchor" id="ae5447d44f5b2b38479b9240aa8ec6314"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPUID_INTEL_RDT_ALLOCATION&#160;&#160;&#160;0x10</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CPUID Intel Resource Director Technology (Intel RDT) Allocation Information</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">EAX</td><td>CPUID_INTEL_RDT_ALLOCATION (0x10). </td></tr>
    <tr><td class="paramname">ECX</td><td>CPUID_INTEL_RDT_ALLOCATION_ENUMERATION_SUB_LEAF (0x00). CPUID_INTEL_RDT_ALLOCATION_L3_CACHE_SUB_LEAF (0x01). CPUID_INTEL_RDT_ALLOCATION_L2_CACHE_SUB_LEAF (0x02). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="a985528b987d7abb4bf7715af71a15172"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPUID_INTEL_RDT_ALLOCATION_ENUMERATION_SUB_LEAF&#160;&#160;&#160;0x00</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Intel Resource Director Technology (Intel RDT) Allocation Enumeration Sub-leaf</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">EAX</td><td>CPUID_INTEL_RDT_ALLOCATION (0x10) </td></tr>
    <tr><td class="paramname">ECX</td><td>CPUID_INTEL_RDT_ALLOCATION_ENUMERATION_SUB_LEAF (0x00).</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">EAX</td><td>Reserved. </td></tr>
    <tr><td class="paramname">EBX</td><td>L3 and L2 Cache Allocation Technology information described by the type <a class="el" href="union_c_p_u_i_d___i_n_t_e_l___r_d_t___a_l_l_o_c_a_t_i_o_n___e_n_u_m_e_r_a_t_i_o_n___s_u_b___l_e_a_f___e_b_x.html">CPUID_INTEL_RDT_ALLOCATION_ENUMERATION_SUB_LEAF_EBX</a>. </td></tr>
    <tr><td class="paramname">ECX</td><td>Reserved. </td></tr>
    <tr><td class="paramname">EDX</td><td>Reserved.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_c_p_u_i_d___i_n_t_e_l___r_d_t___a_l_l_o_c_a_t_i_o_n___e_n_u_m_e_r_a_t_i_o_n___s_u_b___l_e_a_f___e_b_x.html">CPUID_INTEL_RDT_ALLOCATION_ENUMERATION_SUB_LEAF_EBX</a>  Ebx;</div>
<div class="line"></div>
<div class="line"><a class="code" href="_base_lib_8h.html#ab3b614089cf4422e384c4435e2d5f4d9">AsmCpuidEx</a> (</div>
<div class="line">  <a class="code" href="_intel_2_cpuid_8h.html#ae5447d44f5b2b38479b9240aa8ec6314">CPUID_INTEL_RDT_ALLOCATION</a>, <a class="code" href="_intel_2_cpuid_8h.html#a985528b987d7abb4bf7715af71a15172">CPUID_INTEL_RDT_ALLOCATION_ENUMERATION_SUB_LEAF</a>,</div>
<div class="line">  <a class="code" href="_base_8h.html#a070d2ce7b6bb7e5c05602aa8c308d0c4">NULL</a>, &amp;Ebx.<a class="code" href="union_c_p_u_i_d___i_n_t_e_l___r_d_t___a_l_l_o_c_a_t_i_o_n___e_n_u_m_e_r_a_t_i_o_n___s_u_b___l_e_a_f___e_b_x.html#a0c90eb3efcf94a2ee6971ec75c016a8b">Uint32</a>, <a class="code" href="_base_8h.html#a070d2ce7b6bb7e5c05602aa8c308d0c4">NULL</a>, <a class="code" href="_base_8h.html#a070d2ce7b6bb7e5c05602aa8c308d0c4">NULL</a></div>
<div class="line">  );</div>
</div><!-- fragment --> 
</div>
</div>
<a class="anchor" id="ae878b42ac247daf71a6bfd77fb02c3d2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPUID_INTEL_RDT_ALLOCATION_L2_CACHE_SUB_LEAF&#160;&#160;&#160;0x02</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>L2 Cache Allocation Technology Enumeration Sub-leaf</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">EAX</td><td>CPUID_INTEL_RDT_ALLOCATION (0x10) </td></tr>
    <tr><td class="paramname">ECX</td><td>CPUID_INTEL_RDT_ALLOCATION_L2_CACHE_SUB_LEAF (0x02)</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">EAX</td><td>RESID L2 Cache Allocation Technology information described by the type <a class="el" href="union_c_p_u_i_d___i_n_t_e_l___r_d_t___a_l_l_o_c_a_t_i_o_n___l2___c_a_c_h_e___s_u_b___l_e_a_f___e_a_x.html">CPUID_INTEL_RDT_ALLOCATION_L2_CACHE_SUB_LEAF_EAX</a>. </td></tr>
    <tr><td class="paramname">EBX</td><td>Bit-granular map of isolation/contention of allocation units. </td></tr>
    <tr><td class="paramname">ECX</td><td>Reserved. </td></tr>
    <tr><td class="paramname">EDX</td><td>RESID L2 Cache Allocation Technology information described by the type <a class="el" href="union_c_p_u_i_d___i_n_t_e_l___r_d_t___a_l_l_o_c_a_t_i_o_n___l2___c_a_c_h_e___s_u_b___l_e_a_f___e_d_x.html">CPUID_INTEL_RDT_ALLOCATION_L2_CACHE_SUB_LEAF_EDX</a>.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_c_p_u_i_d___i_n_t_e_l___r_d_t___a_l_l_o_c_a_t_i_o_n___l2___c_a_c_h_e___s_u_b___l_e_a_f___e_a_x.html">CPUID_INTEL_RDT_ALLOCATION_L2_CACHE_SUB_LEAF_EAX</a>  Eax;</div>
<div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>                                            Ebx;</div>
<div class="line"><a class="code" href="union_c_p_u_i_d___i_n_t_e_l___r_d_t___a_l_l_o_c_a_t_i_o_n___l2___c_a_c_h_e___s_u_b___l_e_a_f___e_d_x.html">CPUID_INTEL_RDT_ALLOCATION_L2_CACHE_SUB_LEAF_EDX</a>  Edx;</div>
<div class="line"></div>
<div class="line"><a class="code" href="_base_lib_8h.html#ab3b614089cf4422e384c4435e2d5f4d9">AsmCpuidEx</a> (</div>
<div class="line">  <a class="code" href="_intel_2_cpuid_8h.html#ae5447d44f5b2b38479b9240aa8ec6314">CPUID_INTEL_RDT_ALLOCATION</a>, <a class="code" href="_intel_2_cpuid_8h.html#ae878b42ac247daf71a6bfd77fb02c3d2">CPUID_INTEL_RDT_ALLOCATION_L2_CACHE_SUB_LEAF</a>,</div>
<div class="line">  &amp;Eax.<a class="code" href="union_c_p_u_i_d___i_n_t_e_l___r_d_t___a_l_l_o_c_a_t_i_o_n___l2___c_a_c_h_e___s_u_b___l_e_a_f___e_a_x.html#aa624819fe1c97b27b5aef962093d7368">Uint32</a>, &amp;Ebx, <a class="code" href="_base_8h.html#a070d2ce7b6bb7e5c05602aa8c308d0c4">NULL</a>, &amp;Edx.<a class="code" href="union_c_p_u_i_d___i_n_t_e_l___r_d_t___a_l_l_o_c_a_t_i_o_n___l2___c_a_c_h_e___s_u_b___l_e_a_f___e_d_x.html#a5bbfff75dbc77aed504c5a474637d449">Uint32</a></div>
<div class="line">  );</div>
</div><!-- fragment --> 
</div>
</div>
<a class="anchor" id="a232a3c7c0110b3ee1d614e54a858eb39"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPUID_INTEL_RDT_ALLOCATION_L3_CACHE_SUB_LEAF&#160;&#160;&#160;0x01</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>L3 Cache Allocation Technology Enumeration Sub-leaf</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">EAX</td><td>CPUID_INTEL_RDT_ALLOCATION (0x10) </td></tr>
    <tr><td class="paramname">ECX</td><td>CPUID_INTEL_RDT_ALLOCATION_L3_CACHE_SUB_LEAF (0x01)</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">EAX</td><td>RESID L3 Cache Allocation Technology information described by the type <a class="el" href="union_c_p_u_i_d___i_n_t_e_l___r_d_t___a_l_l_o_c_a_t_i_o_n___l3___c_a_c_h_e___s_u_b___l_e_a_f___e_a_x.html">CPUID_INTEL_RDT_ALLOCATION_L3_CACHE_SUB_LEAF_EAX</a>. </td></tr>
    <tr><td class="paramname">EBX</td><td>Bit-granular map of isolation/contention of allocation units. </td></tr>
    <tr><td class="paramname">ECX</td><td>RESID L3 Cache Allocation Technology information described by the type <a class="el" href="union_c_p_u_i_d___i_n_t_e_l___r_d_t___a_l_l_o_c_a_t_i_o_n___l3___c_a_c_h_e___s_u_b___l_e_a_f___e_c_x.html">CPUID_INTEL_RDT_ALLOCATION_L3_CACHE_SUB_LEAF_ECX</a>. </td></tr>
    <tr><td class="paramname">EDX</td><td>RESID L3 Cache Allocation Technology information described by the type <a class="el" href="union_c_p_u_i_d___i_n_t_e_l___r_d_t___a_l_l_o_c_a_t_i_o_n___l3___c_a_c_h_e___s_u_b___l_e_a_f___e_d_x.html">CPUID_INTEL_RDT_ALLOCATION_L3_CACHE_SUB_LEAF_EDX</a>.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_c_p_u_i_d___i_n_t_e_l___r_d_t___a_l_l_o_c_a_t_i_o_n___l3___c_a_c_h_e___s_u_b___l_e_a_f___e_a_x.html">CPUID_INTEL_RDT_ALLOCATION_L3_CACHE_SUB_LEAF_EAX</a>  Eax;</div>
<div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>                                            Ebx;</div>
<div class="line"><a class="code" href="union_c_p_u_i_d___i_n_t_e_l___r_d_t___a_l_l_o_c_a_t_i_o_n___l3___c_a_c_h_e___s_u_b___l_e_a_f___e_c_x.html">CPUID_INTEL_RDT_ALLOCATION_L3_CACHE_SUB_LEAF_ECX</a>  Ecx;</div>
<div class="line"><a class="code" href="union_c_p_u_i_d___i_n_t_e_l___r_d_t___a_l_l_o_c_a_t_i_o_n___l3___c_a_c_h_e___s_u_b___l_e_a_f___e_d_x.html">CPUID_INTEL_RDT_ALLOCATION_L3_CACHE_SUB_LEAF_EDX</a>  Edx;</div>
<div class="line"></div>
<div class="line"><a class="code" href="_base_lib_8h.html#ab3b614089cf4422e384c4435e2d5f4d9">AsmCpuidEx</a> (</div>
<div class="line">  <a class="code" href="_intel_2_cpuid_8h.html#ae5447d44f5b2b38479b9240aa8ec6314">CPUID_INTEL_RDT_ALLOCATION</a>, <a class="code" href="_intel_2_cpuid_8h.html#a232a3c7c0110b3ee1d614e54a858eb39">CPUID_INTEL_RDT_ALLOCATION_L3_CACHE_SUB_LEAF</a>,</div>
<div class="line">  &amp;Eax.<a class="code" href="union_c_p_u_i_d___i_n_t_e_l___r_d_t___a_l_l_o_c_a_t_i_o_n___l3___c_a_c_h_e___s_u_b___l_e_a_f___e_a_x.html#a74624ba26af335f079cb8a24a998d0a7">Uint32</a>, &amp;Ebx, &amp;Ecx.<a class="code" href="union_c_p_u_i_d___i_n_t_e_l___r_d_t___a_l_l_o_c_a_t_i_o_n___l3___c_a_c_h_e___s_u_b___l_e_a_f___e_c_x.html#a2034da88807c3cc0d3e017321aff4570">Uint32</a>, &amp;Edx.<a class="code" href="union_c_p_u_i_d___i_n_t_e_l___r_d_t___a_l_l_o_c_a_t_i_o_n___l3___c_a_c_h_e___s_u_b___l_e_a_f___e_d_x.html#ac02a14c60cbaa0ec85379e63be24ff54">Uint32</a></div>
<div class="line">  );</div>
</div><!-- fragment --> 
</div>
</div>
<a class="anchor" id="a1b48311b3fb6b01c958f8144c02baeb3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPUID_INTEL_RDT_ALLOCATION_MEMORY_BANDWIDTH_SUB_LEAF&#160;&#160;&#160;0x03</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Memory Bandwidth Allocation Enumeration Sub-leaf</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">EAX</td><td>CPUID_INTEL_RDT_ALLOCATION (0x10) </td></tr>
    <tr><td class="paramname">ECX</td><td>CPUID_INTEL_RDT_ALLOCATION_MEMORY_BANDWIDTH_SUB_LEAF (0x03)</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">EAX</td><td>RESID memory bandwidth Allocation Technology information described by the type <a class="el" href="union_c_p_u_i_d___i_n_t_e_l___r_d_t___a_l_l_o_c_a_t_i_o_n___m_e_m_o_r_y___b_a_n_d_w_i_d_t_h___s_u_b___l_e_a_f___e_a_x.html">CPUID_INTEL_RDT_ALLOCATION_MEMORY_BANDWIDTH_SUB_LEAF_EAX</a>. </td></tr>
    <tr><td class="paramname">EBX</td><td>Reserved. </td></tr>
    <tr><td class="paramname">ECX</td><td>RESID memory bandwidth Allocation Technology information described by the type <a class="el" href="union_c_p_u_i_d___i_n_t_e_l___r_d_t___a_l_l_o_c_a_t_i_o_n___m_e_m_o_r_y___b_a_n_d_w_i_d_t_h___s_u_b___l_e_a_f___e_c_x.html">CPUID_INTEL_RDT_ALLOCATION_MEMORY_BANDWIDTH_SUB_LEAF_ECX</a>. </td></tr>
    <tr><td class="paramname">EDX</td><td>RESID memory bandwidth Allocation Technology information described by the type <a class="el" href="union_c_p_u_i_d___i_n_t_e_l___r_d_t___a_l_l_o_c_a_t_i_o_n___m_e_m_o_r_y___b_a_n_d_w_i_d_t_h___s_u_b___l_e_a_f___e_d_x.html">CPUID_INTEL_RDT_ALLOCATION_MEMORY_BANDWIDTH_SUB_LEAF_EDX</a>.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_c_p_u_i_d___i_n_t_e_l___r_d_t___a_l_l_o_c_a_t_i_o_n___m_e_m_o_r_y___b_a_n_d_w_i_d_t_h___s_u_b___l_e_a_f___e_a_x.html">CPUID_INTEL_RDT_ALLOCATION_MEMORY_BANDWIDTH_SUB_LEAF_EAX</a>  Eax;</div>
<div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>                                                    Ebx;</div>
<div class="line"><a class="code" href="union_c_p_u_i_d___i_n_t_e_l___r_d_t___a_l_l_o_c_a_t_i_o_n___m_e_m_o_r_y___b_a_n_d_w_i_d_t_h___s_u_b___l_e_a_f___e_c_x.html">CPUID_INTEL_RDT_ALLOCATION_MEMORY_BANDWIDTH_SUB_LEAF_ECX</a>  Ecx;</div>
<div class="line"><a class="code" href="union_c_p_u_i_d___i_n_t_e_l___r_d_t___a_l_l_o_c_a_t_i_o_n___m_e_m_o_r_y___b_a_n_d_w_i_d_t_h___s_u_b___l_e_a_f___e_d_x.html">CPUID_INTEL_RDT_ALLOCATION_MEMORY_BANDWIDTH_SUB_LEAF_EDX</a>  Edx;</div>
<div class="line"></div>
<div class="line"></div>
<div class="line"><a class="code" href="_base_lib_8h.html#ab3b614089cf4422e384c4435e2d5f4d9">AsmCpuidEx</a> (</div>
<div class="line">  <a class="code" href="_intel_2_cpuid_8h.html#ae5447d44f5b2b38479b9240aa8ec6314">CPUID_INTEL_RDT_ALLOCATION</a>, <a class="code" href="_intel_2_cpuid_8h.html#a1b48311b3fb6b01c958f8144c02baeb3">CPUID_INTEL_RDT_ALLOCATION_MEMORY_BANDWIDTH_SUB_LEAF</a>,</div>
<div class="line">  &amp;Eax.<a class="code" href="union_c_p_u_i_d___i_n_t_e_l___r_d_t___a_l_l_o_c_a_t_i_o_n___m_e_m_o_r_y___b_a_n_d_w_i_d_t_h___s_u_b___l_e_a_f___e_a_x.html#af83fddeaff9957ee17df33269795ed71">Uint32</a>, &amp;Ebx, <a class="code" href="_base_8h.html#a070d2ce7b6bb7e5c05602aa8c308d0c4">NULL</a>, &amp;Edx.<a class="code" href="union_c_p_u_i_d___i_n_t_e_l___r_d_t___a_l_l_o_c_a_t_i_o_n___m_e_m_o_r_y___b_a_n_d_w_i_d_t_h___s_u_b___l_e_a_f___e_d_x.html#ae731ec9933e9ec030da9af5e8e56403a">Uint32</a></div>
<div class="line">  );</div>
</div><!-- fragment --> 
</div>
</div>
<a class="anchor" id="a7e403817813c2eafe53270d8cb65cc22"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPUID_INTEL_RDT_MONITORING&#160;&#160;&#160;0x0F</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CPUID Intel Resource Director Technology (Intel RDT) Monitoring Information</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">EAX</td><td>CPUID_INTEL_RDT_MONITORING (0x0F) </td></tr>
    <tr><td class="paramname">ECX</td><td>CPUID_INTEL_RDT_MONITORING_ENUMERATION_SUB_LEAF (0x00). CPUID_INTEL_RDT_MONITORING_L3_CACHE_SUB_LEAF (0x01). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="a210a06826971c6377e31ee8886bb2e0a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPUID_INTEL_RDT_MONITORING_ENUMERATION_SUB_LEAF&#160;&#160;&#160;0x00</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CPUID Intel Resource Director Technology (Intel RDT) Monitoring Information Enumeration Sub-leaf</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">EAX</td><td>CPUID_INTEL_RDT_MONITORING (0x0F) </td></tr>
    <tr><td class="paramname">ECX</td><td>CPUID_INTEL_RDT_MONITORING_ENUMERATION_SUB_LEAF (0x00)</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">EAX</td><td>Reserved. </td></tr>
    <tr><td class="paramname">EBX</td><td>Maximum range (zero-based) of RMID within this physical processor of all types. </td></tr>
    <tr><td class="paramname">ECX</td><td>Reserved. </td></tr>
    <tr><td class="paramname">EDX</td><td>L3 Cache Intel RDT Monitoring Information Enumeration described by the type <a class="el" href="union_c_p_u_i_d___i_n_t_e_l___r_d_t___m_o_n_i_t_o_r_i_n_g___e_n_u_m_e_r_a_t_i_o_n___s_u_b___l_e_a_f___e_d_x.html">CPUID_INTEL_RDT_MONITORING_ENUMERATION_SUB_LEAF_EDX</a>.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>                                                  Ebx;</div>
<div class="line"><a class="code" href="union_c_p_u_i_d___i_n_t_e_l___r_d_t___m_o_n_i_t_o_r_i_n_g___e_n_u_m_e_r_a_t_i_o_n___s_u_b___l_e_a_f___e_d_x.html">CPUID_INTEL_RDT_MONITORING_ENUMERATION_SUB_LEAF_EDX</a>     Edx;</div>
<div class="line"></div>
<div class="line"><a class="code" href="_base_lib_8h.html#ab3b614089cf4422e384c4435e2d5f4d9">AsmCpuidEx</a> (</div>
<div class="line">  <a class="code" href="_intel_2_cpuid_8h.html#a7e403817813c2eafe53270d8cb65cc22">CPUID_INTEL_RDT_MONITORING</a>, <a class="code" href="_intel_2_cpuid_8h.html#a210a06826971c6377e31ee8886bb2e0a">CPUID_INTEL_RDT_MONITORING_ENUMERATION_SUB_LEAF</a>,</div>
<div class="line">  <a class="code" href="_base_8h.html#a070d2ce7b6bb7e5c05602aa8c308d0c4">NULL</a>, &amp;Ebx, <a class="code" href="_base_8h.html#a070d2ce7b6bb7e5c05602aa8c308d0c4">NULL</a>, &amp;Edx.<a class="code" href="union_c_p_u_i_d___i_n_t_e_l___r_d_t___m_o_n_i_t_o_r_i_n_g___e_n_u_m_e_r_a_t_i_o_n___s_u_b___l_e_a_f___e_d_x.html#a9363cb66c58fa36704575516fb233bd5">Uint32</a></div>
<div class="line">  );</div>
</div><!-- fragment --> 
</div>
</div>
<a class="anchor" id="ae5fe9a99e843b937d60feb2a0a951a24"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPUID_INTEL_RDT_MONITORING_L3_CACHE_SUB_LEAF&#160;&#160;&#160;0x01</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CPUID L3 Cache Intel RDT Monitoring Capability Enumeration Sub-leaf</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">EAX</td><td>CPUID_INTEL_RDT_MONITORING (0x0F) </td></tr>
    <tr><td class="paramname">ECX</td><td>CPUID_INTEL_RDT_MONITORING_L3_CACHE_SUB_LEAF (0x01)</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">EAX</td><td>Reserved. </td></tr>
    <tr><td class="paramname">EBX</td><td>Conversion factor from reported IA32_QM_CTR value to occupancy metric (bytes). </td></tr>
    <tr><td class="paramname">ECX</td><td>Maximum range (zero-based) of RMID of this resource type. </td></tr>
    <tr><td class="paramname">EDX</td><td>L3 Cache Intel RDT Monitoring Capability information described by the type <a class="el" href="union_c_p_u_i_d___i_n_t_e_l___r_d_t___m_o_n_i_t_o_r_i_n_g___l3___c_a_c_h_e___s_u_b___l_e_a_f___e_d_x.html">CPUID_INTEL_RDT_MONITORING_L3_CACHE_SUB_LEAF_EDX</a>.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>                                            Ebx;</div>
<div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>                                            Ecx;</div>
<div class="line"><a class="code" href="union_c_p_u_i_d___i_n_t_e_l___r_d_t___m_o_n_i_t_o_r_i_n_g___l3___c_a_c_h_e___s_u_b___l_e_a_f___e_d_x.html">CPUID_INTEL_RDT_MONITORING_L3_CACHE_SUB_LEAF_EDX</a>  Edx;</div>
<div class="line"></div>
<div class="line"><a class="code" href="_base_lib_8h.html#ab3b614089cf4422e384c4435e2d5f4d9">AsmCpuidEx</a> (</div>
<div class="line">  <a class="code" href="_intel_2_cpuid_8h.html#a7e403817813c2eafe53270d8cb65cc22">CPUID_INTEL_RDT_MONITORING</a>, <a class="code" href="_intel_2_cpuid_8h.html#ae5fe9a99e843b937d60feb2a0a951a24">CPUID_INTEL_RDT_MONITORING_L3_CACHE_SUB_LEAF</a>,</div>
<div class="line">  <a class="code" href="_base_8h.html#a070d2ce7b6bb7e5c05602aa8c308d0c4">NULL</a>, &amp;Ebx, &amp;Ecx, &amp;Edx.<a class="code" href="union_c_p_u_i_d___i_n_t_e_l___r_d_t___m_o_n_i_t_o_r_i_n_g___l3___c_a_c_h_e___s_u_b___l_e_a_f___e_d_x.html#a4277bf790f68172d7fae4c3bb7dd89b3">Uint32</a></div>
<div class="line">  );</div>
</div><!-- fragment --> 
</div>
</div>
<a class="anchor" id="ab25c99800fa7982530e80158ab2f5992"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPUID_INTEL_SGX&#160;&#160;&#160;0x12</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Intel SGX resource capability and configuration. See Section 37.7.2 "Intel(R) SGX Resource Enumeration Leaves".</p>
<p>If CPUID.(EAX=07H, ECX=0H):EBX.SGX = 1, the processor also supports querying CPUID with EAX=12H on Intel SGX resource capability and configuration.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">EAX</td><td>CPUID_INTEL_SGX (0x12) </td></tr>
    <tr><td class="paramname">ECX</td><td>CPUID_INTEL_SGX_CAPABILITIES_0_SUB_LEAF (0x00). CPUID_INTEL_SGX_CAPABILITIES_1_SUB_LEAF (0x01). CPUID_INTEL_SGX_CAPABILITIES_RESOURCES_SUB_LEAF (0x02). Sub leafs 2..n based on the sub-leaf-type encoding (returned in EAX[3:0]) until the sub-leaf type is invalid. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="acf186678569740d42179beeaa12f99b3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPUID_INTEL_SGX_CAPABILITIES_0_SUB_LEAF&#160;&#160;&#160;0x00</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Sub-Leaf 0 Enumeration of Intel SGX Capabilities. Enumerates Intel SGX capability, including enclave instruction opcode support.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">EAX</td><td>CPUID_INTEL_SGX (0x12) </td></tr>
    <tr><td class="paramname">ECX</td><td>CPUID_INTEL_SGX_CAPABILITIES_0_SUB_LEAF (0x00)</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">EAX</td><td>The format of Sub-Leaf 0 Enumeration of Intel SGX Capabilities is described by the type <a class="el" href="union_c_p_u_i_d___i_n_t_e_l___s_g_x___c_a_p_a_b_i_l_i_t_i_e_s__0___s_u_b___l_e_a_f___e_a_x.html">CPUID_INTEL_SGX_CAPABILITIES_0_SUB_LEAF_EAX</a>. </td></tr>
    <tr><td class="paramname">EBX</td><td>MISCSELECT: Reports the bit vector of supported extended features that can be written to the MISC region of the SSA. </td></tr>
    <tr><td class="paramname">ECX</td><td>Reserved. </td></tr>
    <tr><td class="paramname">EDX</td><td>The format of Sub-Leaf 0 Enumeration of Intel SGX Capabilities is described by the type <a class="el" href="union_c_p_u_i_d___i_n_t_e_l___s_g_x___c_a_p_a_b_i_l_i_t_i_e_s__0___s_u_b___l_e_a_f___e_d_x.html">CPUID_INTEL_SGX_CAPABILITIES_0_SUB_LEAF_EDX</a>.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_c_p_u_i_d___i_n_t_e_l___s_g_x___c_a_p_a_b_i_l_i_t_i_e_s__0___s_u_b___l_e_a_f___e_a_x.html">CPUID_INTEL_SGX_CAPABILITIES_0_SUB_LEAF_EAX</a>  Eax;</div>
<div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>                                       Ebx;</div>
<div class="line"><a class="code" href="union_c_p_u_i_d___i_n_t_e_l___s_g_x___c_a_p_a_b_i_l_i_t_i_e_s__0___s_u_b___l_e_a_f___e_d_x.html">CPUID_INTEL_SGX_CAPABILITIES_0_SUB_LEAF_EDX</a>  Edx;</div>
<div class="line"></div>
<div class="line"><a class="code" href="_base_lib_8h.html#ab3b614089cf4422e384c4435e2d5f4d9">AsmCpuidEx</a> (</div>
<div class="line">  <a class="code" href="_intel_2_cpuid_8h.html#ab25c99800fa7982530e80158ab2f5992">CPUID_INTEL_SGX</a>, <a class="code" href="_intel_2_cpuid_8h.html#acf186678569740d42179beeaa12f99b3">CPUID_INTEL_SGX_CAPABILITIES_0_SUB_LEAF</a>,</div>
<div class="line">  &amp;Eax.<a class="code" href="union_c_p_u_i_d___i_n_t_e_l___s_g_x___c_a_p_a_b_i_l_i_t_i_e_s__0___s_u_b___l_e_a_f___e_a_x.html#a19f88c20892751387dc33be7e9f4dce6">Uint32</a>, &amp;Ebx, <a class="code" href="_base_8h.html#a070d2ce7b6bb7e5c05602aa8c308d0c4">NULL</a>, &amp;Edx.<a class="code" href="union_c_p_u_i_d___i_n_t_e_l___s_g_x___c_a_p_a_b_i_l_i_t_i_e_s__0___s_u_b___l_e_a_f___e_d_x.html#a62659663af4cbd5c9eb82d00d32773b6">Uint32</a></div>
<div class="line">  );</div>
</div><!-- fragment --> 
</div>
</div>
<a class="anchor" id="a21c7feccb1df5f976c518798829748c1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPUID_INTEL_SGX_CAPABILITIES_1_SUB_LEAF&#160;&#160;&#160;0x01</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Sub-Leaf 1 Enumeration of Intel SGX Capabilities. Enumerates Intel SGX capability of processor state configuration and enclave configuration in the SECS structure.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">EAX</td><td>CPUID_INTEL_SGX (0x12) </td></tr>
    <tr><td class="paramname">ECX</td><td>CPUID_INTEL_SGX_CAPABILITIES_1_SUB_LEAF (0x01)</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">EAX</td><td>Report the valid bits of SECS.ATTRIBUTES[31:0] that software can set with ECREATE. SECS.ATTRIBUTES[n] can be set to 1 using ECREATE only if EAX[n] is 1, where n &lt; 32. </td></tr>
    <tr><td class="paramname">EBX</td><td>Report the valid bits of SECS.ATTRIBUTES[63:32] that software can set with ECREATE. SECS.ATTRIBUTES[n+32] can be set to 1 using ECREATE only if EBX[n] is 1, where n &lt; 32. </td></tr>
    <tr><td class="paramname">ECX</td><td>Report the valid bits of SECS.ATTRIBUTES[95:64] that software can set with ECREATE. SECS.ATTRIBUTES[n+64] can be set to 1 using ECREATE only if ECX[n] is 1, where n &lt; 32. </td></tr>
    <tr><td class="paramname">EDX</td><td>Report the valid bits of SECS.ATTRIBUTES[127:96] that software can set with ECREATE. SECS.ATTRIBUTES[n+96] can be set to 1 using ECREATE only if EDX[n] is 1, where n &lt; 32.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>  Eax;</div>
<div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>  Ebx;</div>
<div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>  Ecx;</div>
<div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>  Edx;</div>
<div class="line"></div>
<div class="line"><a class="code" href="_base_lib_8h.html#ab3b614089cf4422e384c4435e2d5f4d9">AsmCpuidEx</a> (</div>
<div class="line">  <a class="code" href="_intel_2_cpuid_8h.html#ab25c99800fa7982530e80158ab2f5992">CPUID_INTEL_SGX</a>, <a class="code" href="_intel_2_cpuid_8h.html#a21c7feccb1df5f976c518798829748c1">CPUID_INTEL_SGX_CAPABILITIES_1_SUB_LEAF</a>,</div>
<div class="line">  &amp;Eax, &amp;Ebx, &amp;Ecx, &amp;Edx</div>
<div class="line">  );</div>
</div><!-- fragment --> 
</div>
</div>
<a class="anchor" id="a593b608385a2d1fdd91c3f4b6b871cbc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPUID_INTEL_SGX_CAPABILITIES_RESOURCES_SUB_LEAF&#160;&#160;&#160;0x02</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Sub-Leaf Index 2 or Higher Enumeration of Intel SGX Resources. Enumerates available EPC resources.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">EAX</td><td>CPUID_INTEL_SGX (0x12) </td></tr>
    <tr><td class="paramname">ECX</td><td>CPUID_INTEL_SGX_CAPABILITIES_RESOURCES_SUB_LEAF (0x02)</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">EAX</td><td>The format of Sub-Leaf Index 2 or Higher Enumeration of Intel SGX Resources is described by the type <a class="el" href="union_c_p_u_i_d___i_n_t_e_l___s_g_x___c_a_p_a_b_i_l_i_t_i_e_s___r_e_s_o_u_r_c_e_s___s_u_b___l_e_a_f___e_a_x.html">CPUID_INTEL_SGX_CAPABILITIES_RESOURCES_SUB_LEAF_EAX</a>. </td></tr>
    <tr><td class="paramname">EBX</td><td>The format of Sub-Leaf Index 2 or Higher Enumeration of Intel SGX Resources is described by the type <a class="el" href="union_c_p_u_i_d___i_n_t_e_l___s_g_x___c_a_p_a_b_i_l_i_t_i_e_s___r_e_s_o_u_r_c_e_s___s_u_b___l_e_a_f___e_b_x.html">CPUID_INTEL_SGX_CAPABILITIES_RESOURCES_SUB_LEAF_EBX</a>. </td></tr>
    <tr><td class="paramname">EDX</td><td>The format of Sub-Leaf Index 2 or Higher Enumeration of Intel SGX Resources is described by the type <a class="el" href="union_c_p_u_i_d___i_n_t_e_l___s_g_x___c_a_p_a_b_i_l_i_t_i_e_s___r_e_s_o_u_r_c_e_s___s_u_b___l_e_a_f___e_c_x.html">CPUID_INTEL_SGX_CAPABILITIES_RESOURCES_SUB_LEAF_ECX</a>. </td></tr>
    <tr><td class="paramname">EDX</td><td>The format of Sub-Leaf Index 2 or Higher Enumeration of Intel SGX Resources is described by the type <a class="el" href="union_c_p_u_i_d___i_n_t_e_l___s_g_x___c_a_p_a_b_i_l_i_t_i_e_s___r_e_s_o_u_r_c_e_s___s_u_b___l_e_a_f___e_d_x.html">CPUID_INTEL_SGX_CAPABILITIES_RESOURCES_SUB_LEAF_EDX</a>.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_c_p_u_i_d___i_n_t_e_l___s_g_x___c_a_p_a_b_i_l_i_t_i_e_s___r_e_s_o_u_r_c_e_s___s_u_b___l_e_a_f___e_a_x.html">CPUID_INTEL_SGX_CAPABILITIES_RESOURCES_SUB_LEAF_EAX</a>  Eax;</div>
<div class="line"><a class="code" href="union_c_p_u_i_d___i_n_t_e_l___s_g_x___c_a_p_a_b_i_l_i_t_i_e_s___r_e_s_o_u_r_c_e_s___s_u_b___l_e_a_f___e_b_x.html">CPUID_INTEL_SGX_CAPABILITIES_RESOURCES_SUB_LEAF_EBX</a>  Ebx;</div>
<div class="line"><a class="code" href="union_c_p_u_i_d___i_n_t_e_l___s_g_x___c_a_p_a_b_i_l_i_t_i_e_s___r_e_s_o_u_r_c_e_s___s_u_b___l_e_a_f___e_c_x.html">CPUID_INTEL_SGX_CAPABILITIES_RESOURCES_SUB_LEAF_ECX</a>  Ecx;</div>
<div class="line"><a class="code" href="union_c_p_u_i_d___i_n_t_e_l___s_g_x___c_a_p_a_b_i_l_i_t_i_e_s___r_e_s_o_u_r_c_e_s___s_u_b___l_e_a_f___e_d_x.html">CPUID_INTEL_SGX_CAPABILITIES_RESOURCES_SUB_LEAF_EDX</a>  Edx;</div>
<div class="line"></div>
<div class="line"><a class="code" href="_base_lib_8h.html#ab3b614089cf4422e384c4435e2d5f4d9">AsmCpuidEx</a> (</div>
<div class="line">  <a class="code" href="_intel_2_cpuid_8h.html#ab25c99800fa7982530e80158ab2f5992">CPUID_INTEL_SGX</a>, <a class="code" href="_intel_2_cpuid_8h.html#a593b608385a2d1fdd91c3f4b6b871cbc">CPUID_INTEL_SGX_CAPABILITIES_RESOURCES_SUB_LEAF</a>,</div>
<div class="line">  &amp;Eax.<a class="code" href="union_c_p_u_i_d___i_n_t_e_l___s_g_x___c_a_p_a_b_i_l_i_t_i_e_s___r_e_s_o_u_r_c_e_s___s_u_b___l_e_a_f___e_a_x.html#ae43f4443daf29498268839f9f6ea9f48">Uint32</a>, &amp;Ebx.<a class="code" href="union_c_p_u_i_d___i_n_t_e_l___s_g_x___c_a_p_a_b_i_l_i_t_i_e_s___r_e_s_o_u_r_c_e_s___s_u_b___l_e_a_f___e_b_x.html#a90b6a0932969e842852d9ab2922a972b">Uint32</a>, &amp;Ecx.<a class="code" href="union_c_p_u_i_d___i_n_t_e_l___s_g_x___c_a_p_a_b_i_l_i_t_i_e_s___r_e_s_o_u_r_c_e_s___s_u_b___l_e_a_f___e_c_x.html#a4e5e7c2f28367e50a654c8e5df58a4d2">Uint32</a>, &amp;Edx.<a class="code" href="union_c_p_u_i_d___i_n_t_e_l___s_g_x___c_a_p_a_b_i_l_i_t_i_e_s___r_e_s_o_u_r_c_e_s___s_u_b___l_e_a_f___e_d_x.html#a601bfad9a0c6a9071772ab7833a3dae0">Uint32</a></div>
<div class="line">  );</div>
</div><!-- fragment --> 
</div>
</div>
<a class="anchor" id="a9c18d239aea3a58c2c5cc7ab1c00a488"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPUID_MONITOR_MWAIT&#160;&#160;&#160;0x05</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CPUID MONITOR/MWAIT Information</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">EAX</td><td>CPUID_MONITOR_MWAIT (0x05)</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">EAX</td><td>Smallest monitor-line size in bytes described by the type <a class="el" href="union_c_p_u_i_d___m_o_n_i_t_o_r___m_w_a_i_t___e_a_x.html">CPUID_MONITOR_MWAIT_EAX</a>. </td></tr>
    <tr><td class="paramname">EBX</td><td>Largest monitor-line size in bytes described by the type <a class="el" href="union_c_p_u_i_d___m_o_n_i_t_o_r___m_w_a_i_t___e_b_x.html">CPUID_MONITOR_MWAIT_EBX</a>. </td></tr>
    <tr><td class="paramname">ECX</td><td>Enumeration of Monitor-Mwait extensions support described by the type <a class="el" href="union_c_p_u_i_d___m_o_n_i_t_o_r___m_w_a_i_t___e_c_x.html">CPUID_MONITOR_MWAIT_ECX</a>. </td></tr>
    <tr><td class="paramname">EDX</td><td>Sub C-states supported described by the type <a class="el" href="union_c_p_u_i_d___m_o_n_i_t_o_r___m_w_a_i_t___e_d_x.html">CPUID_MONITOR_MWAIT_EDX</a>.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_c_p_u_i_d___m_o_n_i_t_o_r___m_w_a_i_t___e_a_x.html">CPUID_MONITOR_MWAIT_EAX</a>  Eax;</div>
<div class="line"><a class="code" href="union_c_p_u_i_d___m_o_n_i_t_o_r___m_w_a_i_t___e_b_x.html">CPUID_MONITOR_MWAIT_EBX</a>  Ebx;</div>
<div class="line"><a class="code" href="union_c_p_u_i_d___m_o_n_i_t_o_r___m_w_a_i_t___e_c_x.html">CPUID_MONITOR_MWAIT_ECX</a>  Ecx;</div>
<div class="line"><a class="code" href="union_c_p_u_i_d___m_o_n_i_t_o_r___m_w_a_i_t___e_d_x.html">CPUID_MONITOR_MWAIT_EDX</a>  Edx;</div>
<div class="line"></div>
<div class="line"><a class="code" href="_base_lib_8h.html#a9108735273bb74c84a295d48dfa6db0c">AsmCpuid</a> (<a class="code" href="_intel_2_cpuid_8h.html#a9c18d239aea3a58c2c5cc7ab1c00a488">CPUID_MONITOR_MWAIT</a>, &amp;Eax.<a class="code" href="union_c_p_u_i_d___m_o_n_i_t_o_r___m_w_a_i_t___e_a_x.html#ab5e0415eb4dc2d552a2470d47aef8018">Uint32</a>, &amp;Ebx.<a class="code" href="union_c_p_u_i_d___m_o_n_i_t_o_r___m_w_a_i_t___e_b_x.html#a86dca76d39f68a860c76bfdd254c77a8">Uint32</a>, &amp;Ecx.<a class="code" href="union_c_p_u_i_d___m_o_n_i_t_o_r___m_w_a_i_t___e_c_x.html#aa9e4c90ac094fb8c51b1de7dacb86069">Uint32</a>, &amp;Edx.<a class="code" href="union_c_p_u_i_d___m_o_n_i_t_o_r___m_w_a_i_t___e_d_x.html#af6de7e897b1177adfce6affdf9271dc3">Uint32</a>);</div>
</div><!-- fragment --> 
</div>
</div>
<a class="anchor" id="a2fe65e235e277dfb621c9f9f7432fcc1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPUID_PROCESSOR_FREQUENCY&#160;&#160;&#160;0x16</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CPUID Processor Frequency Information</p>
<dl class="section note"><dt>Note</dt><dd>Data is returned from this interface in accordance with the processor's specification and does not reflect actual values. Suitable use of this data includes the display of processor information in like manner to the processor brand string and for determining the appropriate range to use when displaying processor information e.g. frequency history graphs. The returned information should not be used for any other purpose as the returned information does not accurately correlate to information / counters returned by other processor interfaces. While a processor may support the Processor Frequency Information leaf, fields that return a value of zero are not supported.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">EAX</td><td>CPUID_TIME_STAMP_COUNTER (0x16)</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">EAX</td><td>Returns processor base frequency information described by the type <a class="el" href="union_c_p_u_i_d___p_r_o_c_e_s_s_o_r___f_r_e_q_u_e_n_c_y___e_a_x.html">CPUID_PROCESSOR_FREQUENCY_EAX</a>. </td></tr>
    <tr><td class="paramname">EBX</td><td>Returns maximum frequency information described by the type <a class="el" href="union_c_p_u_i_d___p_r_o_c_e_s_s_o_r___f_r_e_q_u_e_n_c_y___e_b_x.html">CPUID_PROCESSOR_FREQUENCY_EBX</a>. </td></tr>
    <tr><td class="paramname">ECX</td><td>Returns bus frequency information described by the type <a class="el" href="union_c_p_u_i_d___p_r_o_c_e_s_s_o_r___f_r_e_q_u_e_n_c_y___e_c_x.html">CPUID_PROCESSOR_FREQUENCY_ECX</a>. </td></tr>
    <tr><td class="paramname">EDX</td><td>Reserved.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_c_p_u_i_d___p_r_o_c_e_s_s_o_r___f_r_e_q_u_e_n_c_y___e_a_x.html">CPUID_PROCESSOR_FREQUENCY_EAX</a>  Eax;</div>
<div class="line"><a class="code" href="union_c_p_u_i_d___p_r_o_c_e_s_s_o_r___f_r_e_q_u_e_n_c_y___e_b_x.html">CPUID_PROCESSOR_FREQUENCY_EBX</a>  Ebx;</div>
<div class="line"><a class="code" href="union_c_p_u_i_d___p_r_o_c_e_s_s_o_r___f_r_e_q_u_e_n_c_y___e_c_x.html">CPUID_PROCESSOR_FREQUENCY_ECX</a>  Ecx;</div>
<div class="line"></div>
<div class="line"><a class="code" href="_base_lib_8h.html#a9108735273bb74c84a295d48dfa6db0c">AsmCpuid</a> (<a class="code" href="_intel_2_cpuid_8h.html#a2fe65e235e277dfb621c9f9f7432fcc1">CPUID_PROCESSOR_FREQUENCY</a>, &amp;Eax.<a class="code" href="union_c_p_u_i_d___p_r_o_c_e_s_s_o_r___f_r_e_q_u_e_n_c_y___e_a_x.html#a14ef3bc2139abe8677faf811c3d8786c">Uint32</a>, &amp;Ebx.<a class="code" href="union_c_p_u_i_d___p_r_o_c_e_s_s_o_r___f_r_e_q_u_e_n_c_y___e_b_x.html#a75bd5935adfbddedd697e8fe6e680e36">Uint32</a>, &amp;Ecx.<a class="code" href="union_c_p_u_i_d___p_r_o_c_e_s_s_o_r___f_r_e_q_u_e_n_c_y___e_c_x.html#a4f7610e446d2050eec77258fbdf902a9">Uint32</a>, <a class="code" href="_base_8h.html#a070d2ce7b6bb7e5c05602aa8c308d0c4">NULL</a>);</div>
</div><!-- fragment --> 
</div>
</div>
<a class="anchor" id="a56fbc401852c41c4bcbcdd7e793d4ca1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPUID_SERIAL_NUMBER&#160;&#160;&#160;0x03</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CPUID Processor Serial Number</p>
<p>Processor serial number (PSN) is not supported in the Pentium 4 processor or later. On all models, use the PSN flag (returned using CPUID) to check for PSN support before accessing the feature.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">EAX</td><td>CPUID_SERIAL_NUMBER (0x03)</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">EAX</td><td>Reserved. </td></tr>
    <tr><td class="paramname">EBX</td><td>Reserved. </td></tr>
    <tr><td class="paramname">ECX</td><td>Bits 31:0 of 96 bit processor serial number. (Available in Pentium III processor only; otherwise, the value in this register is reserved.) </td></tr>
    <tr><td class="paramname">EDX</td><td>Bits 63:32 of 96 bit processor serial number. (Available in Pentium III processor only; otherwise, the value in this register is reserved.)</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>  Ecx;</div>
<div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>  Edx;</div>
<div class="line"></div>
<div class="line"><a class="code" href="_base_lib_8h.html#a9108735273bb74c84a295d48dfa6db0c">AsmCpuid</a> (<a class="code" href="_intel_2_cpuid_8h.html#a56fbc401852c41c4bcbcdd7e793d4ca1">CPUID_SERIAL_NUMBER</a>, <a class="code" href="_base_8h.html#a070d2ce7b6bb7e5c05602aa8c308d0c4">NULL</a>, <a class="code" href="_base_8h.html#a070d2ce7b6bb7e5c05602aa8c308d0c4">NULL</a>, &amp;Ecx, &amp;Edx);</div>
</div><!-- fragment --> 
</div>
</div>
<a class="anchor" id="a4358a463737a05a720e2c16cb46c75d5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPUID_SIGNATURE&#160;&#160;&#160;0x00</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CPUID Signature Information</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">EAX</td><td>CPUID_SIGNATURE (0x00)</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">EAX</td><td>Returns the highest value the CPUID instruction recognizes for returning basic processor information. The value is returned is processor specific. </td></tr>
    <tr><td class="paramname">EBX</td><td>First 4 characters of a vendor identification string. </td></tr>
    <tr><td class="paramname">ECX</td><td>Last 4 characters of a vendor identification string. </td></tr>
    <tr><td class="paramname">EDX</td><td>Middle 4 characters of a vendor identification string.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a> Eax;</div>
<div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a> Ebx;</div>
<div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a> Ecx;</div>
<div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a> Edx;</div>
<div class="line"></div>
<div class="line"><a class="code" href="_base_lib_8h.html#a9108735273bb74c84a295d48dfa6db0c">AsmCpuid</a> (<a class="code" href="_intel_2_cpuid_8h.html#a4358a463737a05a720e2c16cb46c75d5">CPUID_SIGNATURE</a>, &amp;Eax, &amp;Ebx, &amp;Ecx, &amp;Edx);</div>
</div><!-- fragment --> 
</div>
</div>
<a class="anchor" id="a4442cb78ac86f69c411c8ecd811e65cf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPUID_SIGNATURE_GENUINE_INTEL_EBX&#160;&#160;&#160;<a class="el" href="_base_8h.html#ad27a94f4c5ee5fb3cb570593f595d889">SIGNATURE_32</a> ('G', 'e', 'n', 'u')</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CPUID signature values returned by Intel processors </p>

</div>
</div>
<a class="anchor" id="adbe13a1761e6665849495d387e5ceb58"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPUID_SIGNATURE_GENUINE_INTEL_ECX&#160;&#160;&#160;<a class="el" href="_base_8h.html#ad27a94f4c5ee5fb3cb570593f595d889">SIGNATURE_32</a> ('n', 't', 'e', 'l')</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CPUID signature values returned by Intel processors </p>

</div>
</div>
<a class="anchor" id="aa727e3eec1fed8a876b467bdd69592fd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPUID_SIGNATURE_GENUINE_INTEL_EDX&#160;&#160;&#160;<a class="el" href="_base_8h.html#ad27a94f4c5ee5fb3cb570593f595d889">SIGNATURE_32</a> ('i', 'n', 'e', 'I')</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CPUID signature values returned by Intel processors </p>

</div>
</div>
<a class="anchor" id="afe611c946584a14a4baa2a72e60e11aa"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPUID_SOC_VENDOR&#160;&#160;&#160;0x17</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CPUID SoC Vendor Information</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">EAX</td><td>CPUID_SOC_VENDOR (0x17) </td></tr>
    <tr><td class="paramname">ECX</td><td>CPUID_SOC_VENDOR_MAIN_LEAF (0x00) CPUID_SOC_VENDOR_BRAND_STRING1 (0x01) CPUID_SOC_VENDOR_BRAND_STRING1 (0x02) CPUID_SOC_VENDOR_BRAND_STRING1 (0x03)</td></tr>
  </table>
  </dd>
</dl>
<dl class="section note"><dt>Note</dt><dd>Leaf 17H output depends on the initial value in ECX. SOC Vendor Brand String is a UTF-8 encoded string padded with trailing bytes of 00H. The complete SOC Vendor Brand String is constructed by concatenating in ascending order of EAX:EBX:ECX:EDX and from the sub-leaf 1 fragment towards sub-leaf 3. </dd></dl>

</div>
</div>
<a class="anchor" id="a6c2123cf9bd06e6d2aab7ee2b8f934e4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPUID_SOC_VENDOR_BRAND_STRING1&#160;&#160;&#160;0x01</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CPUID SoC Vendor Information</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">EAX</td><td>CPUID_SOC_VENDOR (0x17) </td></tr>
    <tr><td class="paramname">ECX</td><td>CPUID_SOC_VENDOR_BRAND_STRING1 (0x01)</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">EAX</td><td>SOC Vendor Brand String. UTF-8 encoded string of type <a class="el" href="union_c_p_u_i_d___s_o_c___v_e_n_d_o_r___b_r_a_n_d___s_t_r_i_n_g___d_a_t_a.html">CPUID_SOC_VENDOR_BRAND_STRING_DATA</a>. </td></tr>
    <tr><td class="paramname">EBX</td><td>SOC Vendor Brand String. UTF-8 encoded string of type <a class="el" href="union_c_p_u_i_d___s_o_c___v_e_n_d_o_r___b_r_a_n_d___s_t_r_i_n_g___d_a_t_a.html">CPUID_SOC_VENDOR_BRAND_STRING_DATA</a>. </td></tr>
    <tr><td class="paramname">ECX</td><td>SOC Vendor Brand String. UTF-8 encoded string of type <a class="el" href="union_c_p_u_i_d___s_o_c___v_e_n_d_o_r___b_r_a_n_d___s_t_r_i_n_g___d_a_t_a.html">CPUID_SOC_VENDOR_BRAND_STRING_DATA</a>. </td></tr>
    <tr><td class="paramname">EDX</td><td>SOC Vendor Brand String. UTF-8 encoded string of type <a class="el" href="union_c_p_u_i_d___s_o_c___v_e_n_d_o_r___b_r_a_n_d___s_t_r_i_n_g___d_a_t_a.html">CPUID_SOC_VENDOR_BRAND_STRING_DATA</a>.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_c_p_u_i_d___s_o_c___v_e_n_d_o_r___b_r_a_n_d___s_t_r_i_n_g___d_a_t_a.html">CPUID_SOC_VENDOR_BRAND_STRING_DATA</a>  Eax;</div>
<div class="line"><a class="code" href="union_c_p_u_i_d___s_o_c___v_e_n_d_o_r___b_r_a_n_d___s_t_r_i_n_g___d_a_t_a.html">CPUID_SOC_VENDOR_BRAND_STRING_DATA</a>  Ebx;</div>
<div class="line"><a class="code" href="union_c_p_u_i_d___s_o_c___v_e_n_d_o_r___b_r_a_n_d___s_t_r_i_n_g___d_a_t_a.html">CPUID_SOC_VENDOR_BRAND_STRING_DATA</a>  Ecx;</div>
<div class="line"><a class="code" href="union_c_p_u_i_d___s_o_c___v_e_n_d_o_r___b_r_a_n_d___s_t_r_i_n_g___d_a_t_a.html">CPUID_SOC_VENDOR_BRAND_STRING_DATA</a>  Edx;</div>
<div class="line"></div>
<div class="line"><a class="code" href="_base_lib_8h.html#ab3b614089cf4422e384c4435e2d5f4d9">AsmCpuidEx</a> (</div>
<div class="line">  <a class="code" href="_intel_2_cpuid_8h.html#afe611c946584a14a4baa2a72e60e11aa">CPUID_SOC_VENDOR</a>, <a class="code" href="_intel_2_cpuid_8h.html#a6c2123cf9bd06e6d2aab7ee2b8f934e4">CPUID_SOC_VENDOR_BRAND_STRING1</a>,</div>
<div class="line">  &amp;Eax.<a class="code" href="union_c_p_u_i_d___s_o_c___v_e_n_d_o_r___b_r_a_n_d___s_t_r_i_n_g___d_a_t_a.html#a587f8c284a9fa67d597269817fd7ee71">Uint32</a>, &amp;Ebx.<a class="code" href="union_c_p_u_i_d___s_o_c___v_e_n_d_o_r___b_r_a_n_d___s_t_r_i_n_g___d_a_t_a.html#a587f8c284a9fa67d597269817fd7ee71">Uint32</a>, &amp;Ecx.<a class="code" href="union_c_p_u_i_d___s_o_c___v_e_n_d_o_r___b_r_a_n_d___s_t_r_i_n_g___d_a_t_a.html#a587f8c284a9fa67d597269817fd7ee71">Uint32</a>, &amp;Edx.<a class="code" href="union_c_p_u_i_d___s_o_c___v_e_n_d_o_r___b_r_a_n_d___s_t_r_i_n_g___d_a_t_a.html#a587f8c284a9fa67d597269817fd7ee71">Uint32</a></div>
<div class="line">  );</div>
</div><!-- fragment --> 
</div>
</div>
<a class="anchor" id="ace659e62c07c2a899dc786b1f73eaaef"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPUID_SOC_VENDOR_BRAND_STRING2&#160;&#160;&#160;0x02</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CPUID SoC Vendor Information</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">EAX</td><td>CPUID_SOC_VENDOR (0x17) </td></tr>
    <tr><td class="paramname">ECX</td><td>CPUID_SOC_VENDOR_BRAND_STRING2 (0x02)</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">EAX</td><td>SOC Vendor Brand String. UTF-8 encoded string of type <a class="el" href="union_c_p_u_i_d___s_o_c___v_e_n_d_o_r___b_r_a_n_d___s_t_r_i_n_g___d_a_t_a.html">CPUID_SOC_VENDOR_BRAND_STRING_DATA</a>. </td></tr>
    <tr><td class="paramname">EBX</td><td>SOC Vendor Brand String. UTF-8 encoded string of type <a class="el" href="union_c_p_u_i_d___s_o_c___v_e_n_d_o_r___b_r_a_n_d___s_t_r_i_n_g___d_a_t_a.html">CPUID_SOC_VENDOR_BRAND_STRING_DATA</a>. </td></tr>
    <tr><td class="paramname">ECX</td><td>SOC Vendor Brand String. UTF-8 encoded string of type <a class="el" href="union_c_p_u_i_d___s_o_c___v_e_n_d_o_r___b_r_a_n_d___s_t_r_i_n_g___d_a_t_a.html">CPUID_SOC_VENDOR_BRAND_STRING_DATA</a>. </td></tr>
    <tr><td class="paramname">EDX</td><td>SOC Vendor Brand String. UTF-8 encoded string of type <a class="el" href="union_c_p_u_i_d___s_o_c___v_e_n_d_o_r___b_r_a_n_d___s_t_r_i_n_g___d_a_t_a.html">CPUID_SOC_VENDOR_BRAND_STRING_DATA</a>.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_c_p_u_i_d___s_o_c___v_e_n_d_o_r___b_r_a_n_d___s_t_r_i_n_g___d_a_t_a.html">CPUID_SOC_VENDOR_BRAND_STRING_DATA</a>  Eax;</div>
<div class="line"><a class="code" href="union_c_p_u_i_d___s_o_c___v_e_n_d_o_r___b_r_a_n_d___s_t_r_i_n_g___d_a_t_a.html">CPUID_SOC_VENDOR_BRAND_STRING_DATA</a>  Ebx;</div>
<div class="line"><a class="code" href="union_c_p_u_i_d___s_o_c___v_e_n_d_o_r___b_r_a_n_d___s_t_r_i_n_g___d_a_t_a.html">CPUID_SOC_VENDOR_BRAND_STRING_DATA</a>  Ecx;</div>
<div class="line"><a class="code" href="union_c_p_u_i_d___s_o_c___v_e_n_d_o_r___b_r_a_n_d___s_t_r_i_n_g___d_a_t_a.html">CPUID_SOC_VENDOR_BRAND_STRING_DATA</a>  Edx;</div>
<div class="line"></div>
<div class="line"><a class="code" href="_base_lib_8h.html#ab3b614089cf4422e384c4435e2d5f4d9">AsmCpuidEx</a> (</div>
<div class="line">  <a class="code" href="_intel_2_cpuid_8h.html#afe611c946584a14a4baa2a72e60e11aa">CPUID_SOC_VENDOR</a>, <a class="code" href="_intel_2_cpuid_8h.html#ace659e62c07c2a899dc786b1f73eaaef">CPUID_SOC_VENDOR_BRAND_STRING2</a>,</div>
<div class="line">  &amp;Eax.<a class="code" href="union_c_p_u_i_d___s_o_c___v_e_n_d_o_r___b_r_a_n_d___s_t_r_i_n_g___d_a_t_a.html#a587f8c284a9fa67d597269817fd7ee71">Uint32</a>, &amp;Ebx.<a class="code" href="union_c_p_u_i_d___s_o_c___v_e_n_d_o_r___b_r_a_n_d___s_t_r_i_n_g___d_a_t_a.html#a587f8c284a9fa67d597269817fd7ee71">Uint32</a>, &amp;Ecx.<a class="code" href="union_c_p_u_i_d___s_o_c___v_e_n_d_o_r___b_r_a_n_d___s_t_r_i_n_g___d_a_t_a.html#a587f8c284a9fa67d597269817fd7ee71">Uint32</a>, &amp;Edx.<a class="code" href="union_c_p_u_i_d___s_o_c___v_e_n_d_o_r___b_r_a_n_d___s_t_r_i_n_g___d_a_t_a.html#a587f8c284a9fa67d597269817fd7ee71">Uint32</a></div>
<div class="line">  );</div>
</div><!-- fragment --> 
</div>
</div>
<a class="anchor" id="a44b788384dd2b93c0e35c17900b8f4e7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPUID_SOC_VENDOR_BRAND_STRING3&#160;&#160;&#160;0x03</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CPUID SoC Vendor Information</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">EAX</td><td>CPUID_SOC_VENDOR (0x17) </td></tr>
    <tr><td class="paramname">ECX</td><td>CPUID_SOC_VENDOR_BRAND_STRING3 (0x03)</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">EAX</td><td>SOC Vendor Brand String. UTF-8 encoded string of type <a class="el" href="union_c_p_u_i_d___s_o_c___v_e_n_d_o_r___b_r_a_n_d___s_t_r_i_n_g___d_a_t_a.html">CPUID_SOC_VENDOR_BRAND_STRING_DATA</a>. </td></tr>
    <tr><td class="paramname">EBX</td><td>SOC Vendor Brand String. UTF-8 encoded string of type <a class="el" href="union_c_p_u_i_d___s_o_c___v_e_n_d_o_r___b_r_a_n_d___s_t_r_i_n_g___d_a_t_a.html">CPUID_SOC_VENDOR_BRAND_STRING_DATA</a>. </td></tr>
    <tr><td class="paramname">ECX</td><td>SOC Vendor Brand String. UTF-8 encoded string of type <a class="el" href="union_c_p_u_i_d___s_o_c___v_e_n_d_o_r___b_r_a_n_d___s_t_r_i_n_g___d_a_t_a.html">CPUID_SOC_VENDOR_BRAND_STRING_DATA</a>. </td></tr>
    <tr><td class="paramname">EDX</td><td>SOC Vendor Brand String. UTF-8 encoded string of type <a class="el" href="union_c_p_u_i_d___s_o_c___v_e_n_d_o_r___b_r_a_n_d___s_t_r_i_n_g___d_a_t_a.html">CPUID_SOC_VENDOR_BRAND_STRING_DATA</a>.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_c_p_u_i_d___s_o_c___v_e_n_d_o_r___b_r_a_n_d___s_t_r_i_n_g___d_a_t_a.html">CPUID_SOC_VENDOR_BRAND_STRING_DATA</a>  Eax;</div>
<div class="line"><a class="code" href="union_c_p_u_i_d___s_o_c___v_e_n_d_o_r___b_r_a_n_d___s_t_r_i_n_g___d_a_t_a.html">CPUID_SOC_VENDOR_BRAND_STRING_DATA</a>  Ebx;</div>
<div class="line"><a class="code" href="union_c_p_u_i_d___s_o_c___v_e_n_d_o_r___b_r_a_n_d___s_t_r_i_n_g___d_a_t_a.html">CPUID_SOC_VENDOR_BRAND_STRING_DATA</a>  Ecx;</div>
<div class="line"><a class="code" href="union_c_p_u_i_d___s_o_c___v_e_n_d_o_r___b_r_a_n_d___s_t_r_i_n_g___d_a_t_a.html">CPUID_SOC_VENDOR_BRAND_STRING_DATA</a>  Edx;</div>
<div class="line"></div>
<div class="line"><a class="code" href="_base_lib_8h.html#ab3b614089cf4422e384c4435e2d5f4d9">AsmCpuidEx</a> (</div>
<div class="line">  <a class="code" href="_intel_2_cpuid_8h.html#afe611c946584a14a4baa2a72e60e11aa">CPUID_SOC_VENDOR</a>, <a class="code" href="_intel_2_cpuid_8h.html#a44b788384dd2b93c0e35c17900b8f4e7">CPUID_SOC_VENDOR_BRAND_STRING3</a>,</div>
<div class="line">  &amp;Eax.<a class="code" href="union_c_p_u_i_d___s_o_c___v_e_n_d_o_r___b_r_a_n_d___s_t_r_i_n_g___d_a_t_a.html#a587f8c284a9fa67d597269817fd7ee71">Uint32</a>, &amp;Ebx.<a class="code" href="union_c_p_u_i_d___s_o_c___v_e_n_d_o_r___b_r_a_n_d___s_t_r_i_n_g___d_a_t_a.html#a587f8c284a9fa67d597269817fd7ee71">Uint32</a>, &amp;Ecx.<a class="code" href="union_c_p_u_i_d___s_o_c___v_e_n_d_o_r___b_r_a_n_d___s_t_r_i_n_g___d_a_t_a.html#a587f8c284a9fa67d597269817fd7ee71">Uint32</a>, &amp;Edx.<a class="code" href="union_c_p_u_i_d___s_o_c___v_e_n_d_o_r___b_r_a_n_d___s_t_r_i_n_g___d_a_t_a.html#a587f8c284a9fa67d597269817fd7ee71">Uint32</a></div>
<div class="line">  );</div>
</div><!-- fragment --> 
</div>
</div>
<a class="anchor" id="ace158832a007c40881321f89cbbbda10"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPUID_SOC_VENDOR_MAIN_LEAF&#160;&#160;&#160;0x00</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CPUID SoC Vendor Information</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">EAX</td><td>CPUID_SOC_VENDOR (0x17) </td></tr>
    <tr><td class="paramname">ECX</td><td>CPUID_SOC_VENDOR_MAIN_LEAF (0x00)</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">EAX</td><td>MaxSOCID_Index. Reports the maximum input value of supported sub-leaf in leaf 17H. </td></tr>
    <tr><td class="paramname">EBX</td><td>Returns SoC Vendor information described by the type <a class="el" href="union_c_p_u_i_d___s_o_c___v_e_n_d_o_r___m_a_i_n___l_e_a_f___e_b_x.html">CPUID_SOC_VENDOR_MAIN_LEAF_EBX</a>. </td></tr>
    <tr><td class="paramname">ECX</td><td>Project ID. A unique number an SOC vendor assigns to its SOC projects. </td></tr>
    <tr><td class="paramname">EDX</td><td>Stepping ID. A unique number within an SOC project that an SOC vendor assigns.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>                          Eax;</div>
<div class="line"><a class="code" href="union_c_p_u_i_d___s_o_c___v_e_n_d_o_r___m_a_i_n___l_e_a_f___e_b_x.html">CPUID_SOC_VENDOR_MAIN_LEAF_EBX</a>  Ebx;</div>
<div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>                          Ecx;</div>
<div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>                          Edx;</div>
<div class="line"></div>
<div class="line"><a class="code" href="_base_lib_8h.html#ab3b614089cf4422e384c4435e2d5f4d9">AsmCpuidEx</a> (</div>
<div class="line">  <a class="code" href="_intel_2_cpuid_8h.html#afe611c946584a14a4baa2a72e60e11aa">CPUID_SOC_VENDOR</a>, <a class="code" href="_intel_2_cpuid_8h.html#ace158832a007c40881321f89cbbbda10">CPUID_SOC_VENDOR_MAIN_LEAF</a>,</div>
<div class="line">  &amp;Eax, &amp;Ebx.<a class="code" href="union_c_p_u_i_d___s_o_c___v_e_n_d_o_r___m_a_i_n___l_e_a_f___e_b_x.html#aa733a61513c79bace01e9325c6c8ffd9">Uint32</a>, &amp;Ecx, &amp;Edx</div>
<div class="line">  );</div>
</div><!-- fragment --> 
</div>
</div>
<a class="anchor" id="a2480a5e18eb62d9518b204a413c4f339"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPUID_STRUCTURED_EXTENDED_FEATURE_FLAGS&#160;&#160;&#160;0x07</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CPUID Structured Extended Feature Flags Enumeration</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">EAX</td><td>CPUID_STRUCTURED_EXTENDED_FEATURE_FLAGS (0x07) </td></tr>
    <tr><td class="paramname">ECX</td><td>CPUID_STRUCTURED_EXTENDED_FEATURE_FLAGS_SUB_LEAF_INFO (0x00).</td></tr>
  </table>
  </dd>
</dl>
<dl class="section note"><dt>Note</dt><dd>If ECX contains an invalid sub-leaf index, EAX/EBX/ECX/EDX return 0. Sub-leaf index n is invalid if n exceeds the value that sub-leaf 0 returns in EAX.</dd></dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">EAX</td><td>The maximum input value for ECX to retrieve sub-leaf information. </td></tr>
    <tr><td class="paramname">EBX</td><td>Structured Extended Feature Flags described by the type <a class="el" href="union_c_p_u_i_d___s_t_r_u_c_t_u_r_e_d___e_x_t_e_n_d_e_d___f_e_a_t_u_r_e___f_l_a_g_s___e_b_x.html">CPUID_STRUCTURED_EXTENDED_FEATURE_FLAGS_EBX</a>. </td></tr>
    <tr><td class="paramname">ECX</td><td>Structured Extended Feature Flags described by the type <a class="el" href="union_c_p_u_i_d___s_t_r_u_c_t_u_r_e_d___e_x_t_e_n_d_e_d___f_e_a_t_u_r_e___f_l_a_g_s___e_c_x.html">CPUID_STRUCTURED_EXTENDED_FEATURE_FLAGS_ECX</a>. </td></tr>
    <tr><td class="paramname">EDX</td><td>Reserved.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>                                       Eax;</div>
<div class="line"><a class="code" href="union_c_p_u_i_d___s_t_r_u_c_t_u_r_e_d___e_x_t_e_n_d_e_d___f_e_a_t_u_r_e___f_l_a_g_s___e_b_x.html">CPUID_STRUCTURED_EXTENDED_FEATURE_FLAGS_EBX</a>  Ebx;</div>
<div class="line"><a class="code" href="union_c_p_u_i_d___s_t_r_u_c_t_u_r_e_d___e_x_t_e_n_d_e_d___f_e_a_t_u_r_e___f_l_a_g_s___e_c_x.html">CPUID_STRUCTURED_EXTENDED_FEATURE_FLAGS_ECX</a>  Ecx;</div>
<div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>                                       SubLeaf;</div>
<div class="line"></div>
<div class="line"><a class="code" href="_base_lib_8h.html#ab3b614089cf4422e384c4435e2d5f4d9">AsmCpuidEx</a> (</div>
<div class="line">  <a class="code" href="_intel_2_cpuid_8h.html#a2480a5e18eb62d9518b204a413c4f339">CPUID_STRUCTURED_EXTENDED_FEATURE_FLAGS</a>,</div>
<div class="line">  <a class="code" href="_intel_2_cpuid_8h.html#ad81c7bd927bd1e406218eca42289b0dd">CPUID_STRUCTURED_EXTENDED_FEATURE_FLAGS_SUB_LEAF_INFO</a>,</div>
<div class="line">  &amp;Eax, <a class="code" href="_base_8h.html#a070d2ce7b6bb7e5c05602aa8c308d0c4">NULL</a>, <a class="code" href="_base_8h.html#a070d2ce7b6bb7e5c05602aa8c308d0c4">NULL</a>, <a class="code" href="_base_8h.html#a070d2ce7b6bb7e5c05602aa8c308d0c4">NULL</a></div>
<div class="line">  );</div>
<div class="line"><span class="keywordflow">for</span> (SubLeaf = 0; SubLeaf &lt;= Eax; SubLeaf++) {</div>
<div class="line">  <a class="code" href="_base_lib_8h.html#ab3b614089cf4422e384c4435e2d5f4d9">AsmCpuidEx</a> (</div>
<div class="line">    <a class="code" href="_intel_2_cpuid_8h.html#a2480a5e18eb62d9518b204a413c4f339">CPUID_STRUCTURED_EXTENDED_FEATURE_FLAGS</a>,</div>
<div class="line">    SubLeaf,</div>
<div class="line">    <a class="code" href="_base_8h.html#a070d2ce7b6bb7e5c05602aa8c308d0c4">NULL</a>, &amp;Ebx.<a class="code" href="union_c_p_u_i_d___s_t_r_u_c_t_u_r_e_d___e_x_t_e_n_d_e_d___f_e_a_t_u_r_e___f_l_a_g_s___e_b_x.html#a4ada800373a96662a34a670e41d110dd">Uint32</a>, &amp;Ecx.<a class="code" href="union_c_p_u_i_d___s_t_r_u_c_t_u_r_e_d___e_x_t_e_n_d_e_d___f_e_a_t_u_r_e___f_l_a_g_s___e_c_x.html#a6faa9f309a9e5b8cf34539fc8db1acb8">Uint32</a>, <a class="code" href="_base_8h.html#a070d2ce7b6bb7e5c05602aa8c308d0c4">NULL</a></div>
<div class="line">    );</div>
<div class="line">}</div>
</div><!-- fragment --> 
</div>
</div>
<a class="anchor" id="ad81c7bd927bd1e406218eca42289b0dd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPUID_STRUCTURED_EXTENDED_FEATURE_FLAGS_SUB_LEAF_INFO&#160;&#160;&#160;0x00</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CPUID Structured Extended Feature Flags Enumeration sub-leaf </p>

</div>
</div>
<a class="anchor" id="ab7252b21c59400f2744e663b2933d53f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPUID_THERMAL_POWER_MANAGEMENT&#160;&#160;&#160;0x06</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CPUID Thermal and Power Management</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">EAX</td><td>CPUID_THERMAL_POWER_MANAGEMENT (0x06)</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">EAX</td><td>Thermal and power management features described by the type <a class="el" href="union_c_p_u_i_d___t_h_e_r_m_a_l___p_o_w_e_r___m_a_n_a_g_e_m_e_n_t___e_a_x.html">CPUID_THERMAL_POWER_MANAGEMENT_EAX</a>. </td></tr>
    <tr><td class="paramname">EBX</td><td>Number of Interrupt Thresholds in Digital Thermal Sensor described by the type <a class="el" href="union_c_p_u_i_d___t_h_e_r_m_a_l___p_o_w_e_r___m_a_n_a_g_e_m_e_n_t___e_b_x.html">CPUID_THERMAL_POWER_MANAGEMENT_EBX</a>. </td></tr>
    <tr><td class="paramname">ECX</td><td>Performance features described by the type <a class="el" href="union_c_p_u_i_d___t_h_e_r_m_a_l___p_o_w_e_r___m_a_n_a_g_e_m_e_n_t___e_c_x.html">CPUID_THERMAL_POWER_MANAGEMENT_ECX</a>. </td></tr>
    <tr><td class="paramname">EDX</td><td>Reserved.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_c_p_u_i_d___t_h_e_r_m_a_l___p_o_w_e_r___m_a_n_a_g_e_m_e_n_t___e_a_x.html">CPUID_THERMAL_POWER_MANAGEMENT_EAX</a>  Eax;</div>
<div class="line"><a class="code" href="union_c_p_u_i_d___t_h_e_r_m_a_l___p_o_w_e_r___m_a_n_a_g_e_m_e_n_t___e_b_x.html">CPUID_THERMAL_POWER_MANAGEMENT_EBX</a>  Ebx;</div>
<div class="line"><a class="code" href="union_c_p_u_i_d___t_h_e_r_m_a_l___p_o_w_e_r___m_a_n_a_g_e_m_e_n_t___e_c_x.html">CPUID_THERMAL_POWER_MANAGEMENT_ECX</a>  Ecx;</div>
<div class="line"></div>
<div class="line"><a class="code" href="_base_lib_8h.html#a9108735273bb74c84a295d48dfa6db0c">AsmCpuid</a> (<a class="code" href="_intel_2_cpuid_8h.html#ab7252b21c59400f2744e663b2933d53f">CPUID_THERMAL_POWER_MANAGEMENT</a>, &amp;Eax.<a class="code" href="union_c_p_u_i_d___t_h_e_r_m_a_l___p_o_w_e_r___m_a_n_a_g_e_m_e_n_t___e_a_x.html#ae5fe90d0a9dd64c7da69bca042e63cea">Uint32</a>, &amp;Ebx.<a class="code" href="union_c_p_u_i_d___t_h_e_r_m_a_l___p_o_w_e_r___m_a_n_a_g_e_m_e_n_t___e_b_x.html#a396ff422a2bc3e5c6b07f94b4cec19aa">Uint32</a>, &amp;Ecx.<a class="code" href="union_c_p_u_i_d___t_h_e_r_m_a_l___p_o_w_e_r___m_a_n_a_g_e_m_e_n_t___e_c_x.html#a0f7537f692de90aca52cc08c0491476d">Uint32</a>, <a class="code" href="_base_8h.html#a070d2ce7b6bb7e5c05602aa8c308d0c4">NULL</a>);</div>
</div><!-- fragment --> 
</div>
</div>
<a class="anchor" id="a0357ade4252c65dbf70fffb6e23ec633"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPUID_TIME_STAMP_COUNTER&#160;&#160;&#160;0x15</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CPUID Time Stamp Counter and Nominal Core Crystal Clock Information</p>
<dl class="section note"><dt>Note</dt><dd>If EBX[31:0] is 0, the TSC/"core crystal clock" ratio is not enumerated. EBX[31:0]/EAX[31:0] indicates the ratio of the TSC frequency and the core crystal clock frequency. If ECX is 0, the nominal core crystal clock frequency is not enumerated. "TSC frequency" = "core crystal clock frequency" * EBX/EAX. The core crystal clock may differ from the reference clock, bus clock, or core clock frequencies.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">EAX</td><td>CPUID_TIME_STAMP_COUNTER (0x15)</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">EAX</td><td>An unsigned integer which is the denominator of the TSC/"core crystal clock" ratio </td></tr>
    <tr><td class="paramname">EBX</td><td>An unsigned integer which is the numerator of the TSC/"core crystal clock" ratio. </td></tr>
    <tr><td class="paramname">ECX</td><td>An unsigned integer which is the nominal frequency of the core crystal clock in Hz. </td></tr>
    <tr><td class="paramname">EDX</td><td>Reserved.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>  Eax;</div>
<div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>  Ebx;</div>
<div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>  Ecx;</div>
<div class="line"></div>
<div class="line"><a class="code" href="_base_lib_8h.html#a9108735273bb74c84a295d48dfa6db0c">AsmCpuid</a> (<a class="code" href="_intel_2_cpuid_8h.html#a0357ade4252c65dbf70fffb6e23ec633">CPUID_TIME_STAMP_COUNTER</a>, &amp;Eax, &amp;Ebx, &amp;Ecx, <a class="code" href="_base_8h.html#a070d2ce7b6bb7e5c05602aa8c308d0c4">NULL</a>);</div>
</div><!-- fragment --> 
</div>
</div>
<a class="anchor" id="acf2ca7bcc7389df0a6b5ad562928d803"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPUID_V2_EXTENDED_TOPOLOGY&#160;&#160;&#160;0x1F</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CPUID V2 Extended Topology Enumeration Leaf</p>
<dl class="section note"><dt>Note</dt><dd>CPUID leaf 1FH is a preferred superset to leaf 0BH. Intel recommends first checking for the existence of Leaf 1FH and using this if available. Most of Leaf 1FH output depends on the initial value in ECX. The EDX output of leaf 1FH is always valid and does not vary with input value in ECX. Output value in ECX[7:0] always equals input value in ECX[7:0]. Sub-leaf index 0 enumerates SMT level. Each subsequent higher sub-leaf index enumerates a higher-level topological entity in hierarchical order. For sub-leaves that return an invalid level-type of 0 in ECX[15:8]; EAX and EBX will return 0. If an input value n in ECX returns the invalid level-type of 0 in ECX[15:8], other input values with ECX &gt; n also return 0 in ECX[15:8].</dd></dl>
<p>Software should use this field (EAX[4:0]) to enumerate processor topology of the system. Software must not use EBX[15:0] to enumerate processor topology of the system. This value in this field (EBX[15:0]) is only intended for display/diagnostic purposes. The actual number of logical processors available to BIOS/OS/Applications may be different from the value of EBX[15:0], depending on software and platform hardware configurations.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">EAX</td><td>CPUID_V2_EXTENDED_TOPOLOGY (0x1F) </td></tr>
    <tr><td class="paramname">ECX</td><td>Level number </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="af97e2392970c0d207095d137963bf80e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPUID_V2_EXTENDED_TOPOLOGY_LEVEL_TYPE_DIE&#160;&#160;&#160;0x05</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Define value for <a class="el" href="union_c_p_u_i_d___e_x_t_e_n_d_e_d___t_o_p_o_l_o_g_y___e_c_x.html#aaee056db90a317ee4a680a573209e3bb">CPUID_EXTENDED_TOPOLOGY_ECX.LevelType</a> The value of the "level type" field is not related to level numbers in any way, higher "level type" values do not mean higher levels. </p>

</div>
</div>
<a class="anchor" id="ad916dda79287fa2f51bc301b01378775"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPUID_V2_EXTENDED_TOPOLOGY_LEVEL_TYPE_MODULE&#160;&#160;&#160;0x03</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Define value for <a class="el" href="union_c_p_u_i_d___e_x_t_e_n_d_e_d___t_o_p_o_l_o_g_y___e_c_x.html#aaee056db90a317ee4a680a573209e3bb">CPUID_EXTENDED_TOPOLOGY_ECX.LevelType</a> The value of the "level type" field is not related to level numbers in any way, higher "level type" values do not mean higher levels. </p>

</div>
</div>
<a class="anchor" id="a23b59e0e395ea22be5ec7d1f094950b4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPUID_V2_EXTENDED_TOPOLOGY_LEVEL_TYPE_TILE&#160;&#160;&#160;0x04</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Define value for <a class="el" href="union_c_p_u_i_d___e_x_t_e_n_d_e_d___t_o_p_o_l_o_g_y___e_c_x.html#aaee056db90a317ee4a680a573209e3bb">CPUID_EXTENDED_TOPOLOGY_ECX.LevelType</a> The value of the "level type" field is not related to level numbers in any way, higher "level type" values do not mean higher levels. </p>

</div>
</div>
<a class="anchor" id="a819193f89ceae70a467c8d6c75a1ae8a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPUID_VERSION_INFO&#160;&#160;&#160;0x01</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CPUID Version Information</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">EAX</td><td>CPUID_VERSION_INFO (0x01)</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">EAX</td><td>Returns Model, Family, Stepping Information described by the type <a class="el" href="union_c_p_u_i_d___v_e_r_s_i_o_n___i_n_f_o___e_a_x.html">CPUID_VERSION_INFO_EAX</a>. </td></tr>
    <tr><td class="paramname">EBX</td><td>Returns Brand, Cache Line Size, and Initial APIC ID described by the type <a class="el" href="union_c_p_u_i_d___v_e_r_s_i_o_n___i_n_f_o___e_b_x.html">CPUID_VERSION_INFO_EBX</a>. </td></tr>
    <tr><td class="paramname">ECX</td><td>CPU Feature Information described by the type <a class="el" href="union_c_p_u_i_d___v_e_r_s_i_o_n___i_n_f_o___e_c_x.html">CPUID_VERSION_INFO_ECX</a>. </td></tr>
    <tr><td class="paramname">EDX</td><td>CPU Feature Information described by the type <a class="el" href="union_c_p_u_i_d___v_e_r_s_i_o_n___i_n_f_o___e_d_x.html">CPUID_VERSION_INFO_EDX</a>.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_c_p_u_i_d___v_e_r_s_i_o_n___i_n_f_o___e_a_x.html">CPUID_VERSION_INFO_EAX</a>  Eax;</div>
<div class="line"><a class="code" href="union_c_p_u_i_d___v_e_r_s_i_o_n___i_n_f_o___e_b_x.html">CPUID_VERSION_INFO_EBX</a>  Ebx;</div>
<div class="line"><a class="code" href="union_c_p_u_i_d___v_e_r_s_i_o_n___i_n_f_o___e_c_x.html">CPUID_VERSION_INFO_ECX</a>  Ecx;</div>
<div class="line"><a class="code" href="union_c_p_u_i_d___v_e_r_s_i_o_n___i_n_f_o___e_d_x.html">CPUID_VERSION_INFO_EDX</a>  Edx;</div>
<div class="line"></div>
<div class="line"><a class="code" href="_base_lib_8h.html#a9108735273bb74c84a295d48dfa6db0c">AsmCpuid</a> (<a class="code" href="_intel_2_cpuid_8h.html#a819193f89ceae70a467c8d6c75a1ae8a">CPUID_VERSION_INFO</a>, &amp;Eax.<a class="code" href="union_c_p_u_i_d___v_e_r_s_i_o_n___i_n_f_o___e_a_x.html#a4905c512df9250b3e911ce13cc9dcb69">Uint32</a>, &amp;Ebx.<a class="code" href="union_c_p_u_i_d___v_e_r_s_i_o_n___i_n_f_o___e_b_x.html#a8fc9e1c0ca7a48d0f8b2f4e35dc972da">Uint32</a>, &amp;Ecx.<a class="code" href="union_c_p_u_i_d___v_e_r_s_i_o_n___i_n_f_o___e_c_x.html#ac7ea1f34695717c6ad91c97b5620e25c">Uint32</a>, &amp;Edx.<a class="code" href="union_c_p_u_i_d___v_e_r_s_i_o_n___i_n_f_o___e_d_x.html#a339c77be209de06932921567ed15addc">Uint32</a>);</div>
</div><!-- fragment --> 
</div>
</div>
<a class="anchor" id="ad0b5709b5bf190478ac02734c5c0dc78"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPUID_VERSION_INFO_EAX_PROCESSOR_TYPE_DUAL_PROCESSOR&#160;&#160;&#160;0x02</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Define value for bit field <a class="el" href="union_c_p_u_i_d___v_e_r_s_i_o_n___i_n_f_o___e_a_x.html#a380d502fe1f2082a4ad1c326bd61bc84" title="[Bits 13:12] Processor Type ">CPUID_VERSION_INFO_EAX.ProcessorType</a> </p>

</div>
</div>
<a class="anchor" id="a571d57e6737aa58b6ec785218abc9679"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPUID_VERSION_INFO_EAX_PROCESSOR_TYPE_INTEL_OVERDRIVE_PROCESSOR&#160;&#160;&#160;0x01</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Define value for bit field <a class="el" href="union_c_p_u_i_d___v_e_r_s_i_o_n___i_n_f_o___e_a_x.html#a380d502fe1f2082a4ad1c326bd61bc84" title="[Bits 13:12] Processor Type ">CPUID_VERSION_INFO_EAX.ProcessorType</a> </p>

</div>
</div>
<a class="anchor" id="a69e08907a5ba047accbcbb8b02cecd08"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPUID_VERSION_INFO_EAX_PROCESSOR_TYPE_ORIGINAL_OEM_PROCESSOR&#160;&#160;&#160;0x00</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Define value for bit field <a class="el" href="union_c_p_u_i_d___v_e_r_s_i_o_n___i_n_f_o___e_a_x.html#a380d502fe1f2082a4ad1c326bd61bc84" title="[Bits 13:12] Processor Type ">CPUID_VERSION_INFO_EAX.ProcessorType</a> </p>

</div>
</div>
<a class="anchor" id="a6ff265589b5fbbdd389f9d3a386a28e4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPUID_VIR_PHY_ADDRESS_SIZE&#160;&#160;&#160;0x80000008</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CPUID Linear Physical Address Size</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">EAX</td><td>CPUID_VIR_PHY_ADDRESS_SIZE (0x80000008)</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">EAX</td><td>Linear/Physical Address Size described by the type <a class="el" href="union_c_p_u_i_d___v_i_r___p_h_y___a_d_d_r_e_s_s___s_i_z_e___e_a_x.html">CPUID_VIR_PHY_ADDRESS_SIZE_EAX</a>. </td></tr>
    <tr><td class="paramname">EBX</td><td>Reserved. </td></tr>
    <tr><td class="paramname">ECX</td><td>Reserved. </td></tr>
    <tr><td class="paramname">EDX</td><td>Reserved.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_c_p_u_i_d___v_i_r___p_h_y___a_d_d_r_e_s_s___s_i_z_e___e_a_x.html">CPUID_VIR_PHY_ADDRESS_SIZE_EAX</a>  Eax;</div>
<div class="line"></div>
<div class="line"><a class="code" href="_base_lib_8h.html#a9108735273bb74c84a295d48dfa6db0c">AsmCpuid</a> (<a class="code" href="_intel_2_cpuid_8h.html#a6ff265589b5fbbdd389f9d3a386a28e4">CPUID_VIR_PHY_ADDRESS_SIZE</a>, &amp;Eax.<a class="code" href="union_c_p_u_i_d___v_i_r___p_h_y___a_d_d_r_e_s_s___s_i_z_e___e_a_x.html#ab3f283ed28c1d357753494ff84294cfb">Uint32</a>, <a class="code" href="_base_8h.html#a070d2ce7b6bb7e5c05602aa8c308d0c4">NULL</a>, <a class="code" href="_base_8h.html#a070d2ce7b6bb7e5c05602aa8c308d0c4">NULL</a>, <a class="code" href="_base_8h.html#a070d2ce7b6bb7e5c05602aa8c308d0c4">NULL</a>);</div>
</div><!-- fragment --> 
</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_c048fdeadf06364e9318d2cbb3390051.html">MdePkg</a></li><li class="navelem"><a class="el" href="dir_525332e2e2b2ed96fb8f8316b580bf1e.html">Include</a></li><li class="navelem"><a class="el" href="dir_4926bea4d687c1b7ad5cb654162a97f8.html">Register</a></li><li class="navelem"><a class="el" href="dir_604a5b88e314d275dbc7aa59af9d0dd7.html">Intel</a></li><li class="navelem"><a class="el" href="_intel_2_cpuid_8h.html">Cpuid.h</a></li>
    <li class="footer">Generated on Sun Dec 5 2021 00:44:10 for MdePkg[all] by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.6 </li>
  </ul>
</div>
</body>
</html>
