

================================================================
== Vivado HLS Report for 'p_extend_stream_284'
================================================================
* Date:           Thu Oct 18 23:41:50 2018

* Version:        2017.1 (Build 1846317 on Thu Jun 22 18:17:09 MDT 2017)
* Project:        stream_deconv_fixed
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      2.32|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  4644|  4644|  4644|  4644|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+------+------+----------+-----------+-----------+------+----------+
        |          |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1  |    32|    32|         2|          1|          1|    32|    yes   |
        |- Loop 2  |  4608|  4608|        33|         32|          1|   144|    yes   |
        +----------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    380|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    398|
|Register         |        -|      -|     645|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|     645|    778|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |      1|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |oc_V_fu_283_p2                     |     +    |      0|  0|  15|           6|           1|
    |rep_amt_V_fu_459_p2                |     +    |      0|  0|  15|           8|           1|
    |ap_block_pp0_stage0_11001          |    and   |      0|  0|   8|           1|           1|
    |ap_block_pp1_stage0_01001          |    and   |      0|  0|   8|           1|           1|
    |ap_block_pp1_stage10_01001         |    and   |      0|  0|   8|           1|           1|
    |ap_block_state10_pp1_stage5_iter0  |    and   |      0|  0|   8|           1|           1|
    |ap_condition_776                   |    and   |      0|  0|   8|           1|           1|
    |ap_condition_782                   |    and   |      0|  0|   8|           1|           1|
    |ap_condition_788                   |    and   |      0|  0|   8|           1|           1|
    |ap_condition_794                   |    and   |      0|  0|   8|           1|           1|
    |ap_condition_800                   |    and   |      0|  0|   8|           1|           1|
    |ap_condition_806                   |    and   |      0|  0|   8|           1|           1|
    |ap_condition_812                   |    and   |      0|  0|   8|           1|           1|
    |ap_condition_818                   |    and   |      0|  0|   8|           1|           1|
    |ap_condition_824                   |    and   |      0|  0|   8|           1|           1|
    |ap_condition_830                   |    and   |      0|  0|   8|           1|           1|
    |ap_condition_836                   |    and   |      0|  0|   8|           1|           1|
    |ap_condition_842                   |    and   |      0|  0|   8|           1|           1|
    |ap_condition_848                   |    and   |      0|  0|   8|           1|           1|
    |ap_condition_854                   |    and   |      0|  0|   8|           1|           1|
    |ap_condition_860                   |    and   |      0|  0|   8|           1|           1|
    |ap_condition_866                   |    and   |      0|  0|   8|           1|           1|
    |ap_condition_872                   |    and   |      0|  0|   8|           1|           1|
    |ap_condition_878                   |    and   |      0|  0|   8|           1|           1|
    |ap_condition_884                   |    and   |      0|  0|   8|           1|           1|
    |ap_condition_890                   |    and   |      0|  0|   8|           1|           1|
    |ap_condition_896                   |    and   |      0|  0|   8|           1|           1|
    |ap_condition_902                   |    and   |      0|  0|   8|           1|           1|
    |ap_condition_908                   |    and   |      0|  0|   8|           1|           1|
    |ap_condition_914                   |    and   |      0|  0|   8|           1|           1|
    |ap_condition_920                   |    and   |      0|  0|   8|           1|           1|
    |ap_condition_926                   |    and   |      0|  0|   8|           1|           1|
    |ap_condition_932                   |    and   |      0|  0|   8|           1|           1|
    |ap_condition_938                   |    and   |      0|  0|   8|           1|           1|
    |ap_condition_944                   |    and   |      0|  0|   8|           1|           1|
    |ap_condition_950                   |    and   |      0|  0|   8|           1|           1|
    |ap_condition_956                   |    and   |      0|  0|   8|           1|           1|
    |ap_condition_962                   |    and   |      0|  0|   8|           1|           1|
    |exitcond8_fu_453_p2                |   icmp   |      0|  0|  11|           8|           8|
    |exitcond_fu_277_p2                 |   icmp   |      0|  0|  11|           6|           7|
    |ap_block_state1                    |    or    |      0|  0|   8|           1|           1|
    |ap_enable_pp0                      |    xor   |      0|  0|   8|           1|           2|
    |ap_enable_pp1                      |    xor   |      0|  0|   8|           1|           2|
    |ap_enable_reg_pp0_iter1            |    xor   |      0|  0|   8|           1|           2|
    |ap_enable_reg_pp1_iter1            |    xor   |      0|  0|   8|           1|           2|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |Total                              |          |      0|  0| 380|          69|          62|
    +-----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+-----+-----------+-----+-----------+
    |           Name          | LUT | Input Size| Bits| Total Bits|
    +-------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                |  165|         37|    1|         37|
    |ap_done                  |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   15|          3|    1|          3|
    |ap_enable_reg_pp1_iter1  |   15|          3|    1|          3|
    |p_8_reg_255              |    9|          2|    6|         12|
    |p_s_phi_fu_270_p4        |    9|          2|    8|         16|
    |p_s_reg_266              |    9|          2|    8|         16|
    |stream_i_V_V1_blk_n      |    9|          2|    1|          2|
    |stream_o_V_V_blk_n       |    9|          2|    1|          2|
    |stream_o_V_V_din         |  149|         33|   18|        594|
    +-------------------------+-----+-----------+-----+-----------+
    |Total                    |  398|         88|   46|        687|
    +-------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |  36|   0|   36|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1  |   1|   0|    1|          0|
    |exitcond8_reg_798        |   1|   0|    1|          0|
    |p_8_reg_255              |   6|   0|    6|          0|
    |p_s_reg_266              |   8|   0|    8|          0|
    |rep_amt_V_reg_802        |   8|   0|    8|          0|
    |tmp_219_reg_794          |   5|   0|    5|          0|
    |tmp_V_10_fu_198          |  18|   0|   18|          0|
    |tmp_V_11_fu_194          |  18|   0|   18|          0|
    |tmp_V_12_fu_190          |  18|   0|   18|          0|
    |tmp_V_13_fu_186          |  18|   0|   18|          0|
    |tmp_V_14_fu_182          |  18|   0|   18|          0|
    |tmp_V_15_fu_178          |  18|   0|   18|          0|
    |tmp_V_16_fu_174          |  18|   0|   18|          0|
    |tmp_V_17_fu_170          |  18|   0|   18|          0|
    |tmp_V_18_fu_166          |  18|   0|   18|          0|
    |tmp_V_19_fu_162          |  18|   0|   18|          0|
    |tmp_V_1_fu_234           |  18|   0|   18|          0|
    |tmp_V_20_fu_158          |  18|   0|   18|          0|
    |tmp_V_21_fu_154          |  18|   0|   18|          0|
    |tmp_V_22_fu_150          |  18|   0|   18|          0|
    |tmp_V_23_fu_146          |  18|   0|   18|          0|
    |tmp_V_24_fu_142          |  18|   0|   18|          0|
    |tmp_V_25_fu_138          |  18|   0|   18|          0|
    |tmp_V_26_fu_134          |  18|   0|   18|          0|
    |tmp_V_27_fu_130          |  18|   0|   18|          0|
    |tmp_V_28_fu_126          |  18|   0|   18|          0|
    |tmp_V_29_fu_122          |  18|   0|   18|          0|
    |tmp_V_2_fu_230           |  18|   0|   18|          0|
    |tmp_V_30_fu_118          |  18|   0|   18|          0|
    |tmp_V_31_fu_114          |  18|   0|   18|          0|
    |tmp_V_33_fu_238          |  18|   0|   18|          0|
    |tmp_V_3_fu_226           |  18|   0|   18|          0|
    |tmp_V_4_fu_222           |  18|   0|   18|          0|
    |tmp_V_5_fu_218           |  18|   0|   18|          0|
    |tmp_V_6_fu_214           |  18|   0|   18|          0|
    |tmp_V_7_fu_210           |  18|   0|   18|          0|
    |tmp_V_8_fu_206           |  18|   0|   18|          0|
    |tmp_V_9_fu_202           |  18|   0|   18|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 645|   0|  645|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+-----------------------+-----+-----+------------+--------------------+--------------+
|ap_clk                 |  in |    1| ap_ctrl_hs | _extend_stream_284 | return value |
|ap_rst                 |  in |    1| ap_ctrl_hs | _extend_stream_284 | return value |
|ap_start               |  in |    1| ap_ctrl_hs | _extend_stream_284 | return value |
|ap_done                | out |    1| ap_ctrl_hs | _extend_stream_284 | return value |
|ap_continue            |  in |    1| ap_ctrl_hs | _extend_stream_284 | return value |
|ap_idle                | out |    1| ap_ctrl_hs | _extend_stream_284 | return value |
|ap_ready               | out |    1| ap_ctrl_hs | _extend_stream_284 | return value |
|stream_i_V_V1_dout     |  in |   18|   ap_fifo  |    stream_i_V_V1   |    pointer   |
|stream_i_V_V1_empty_n  |  in |    1|   ap_fifo  |    stream_i_V_V1   |    pointer   |
|stream_i_V_V1_read     | out |    1|   ap_fifo  |    stream_i_V_V1   |    pointer   |
|stream_o_V_V_din       | out |   18|   ap_fifo  |    stream_o_V_V    |    pointer   |
|stream_o_V_V_full_n    |  in |    1|   ap_fifo  |    stream_o_V_V    |    pointer   |
|stream_o_V_V_write     | out |    1|   ap_fifo  |    stream_o_V_V    |    pointer   |
+-----------------------+-----+-----+------------+--------------------+--------------+

