

================================================================
== Vivado HLS Report for 'axis_to_ddr_writer'
================================================================
* Date:           Mon Jun  3 10:44:03 2019

* Version:        2018.1 (Build 2188600 on Wed Apr 04 19:04:02 MDT 2018)
* Project:        AXIS_TO_DDR_WRITER_AXILITE_prj
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.75|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------------------+------+------+----------+-----------+-----------+------+----------+
        |                                    |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |              Loop Name             |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------------------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1                            |     ?|     ?|      4618|          -|          -|     ?|    no    |
        | + Loop 1.1                         |  4096|  4096|         2|          1|          1|  4096|    yes   |
        | + memcpy.base_ddr_addr.buffer.gep  |   513|   513|         3|          1|          1|   512|    yes   |
        +------------------------------------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      3|       0|     459|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        4|      -|     737|    1016|    -|
|Memory           |        2|      -|       0|       0|    -|
|Multiplexer      |        -|      -|       -|     281|    -|
|Register         |        -|      -|     505|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        6|      3|    1242|    1756|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |     1824|   2520|  548160|  274080|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |    ~0   |   ~0  |   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------------+----------------------------------------+---------+-------+-----+-----+
    |                 Instance                 |                 Module                 | BRAM_18K| DSP48E|  FF | LUT |
    +------------------------------------------+----------------------------------------+---------+-------+-----+-----+
    |axis_to_ddr_writer_AXILiteS_s_axi_U       |axis_to_ddr_writer_AXILiteS_s_axi       |        0|      0|  171|  250|
    |axis_to_ddr_writer_base_ddr_addr_m_axi_U  |axis_to_ddr_writer_base_ddr_addr_m_axi  |        4|      0|  566|  766|
    +------------------------------------------+----------------------------------------+---------+-------+-----+-----+
    |Total                                     |                                        |        4|      0|  737| 1016|
    +------------------------------------------+----------------------------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    +----------+----------------------+---------+---+----+------+-----+------+-------------+
    |  Memory  |        Module        | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +----------+----------------------+---------+---+----+------+-----+------+-------------+
    |buffer_U  |axis_to_ddr_writebkb  |        2|  0|   0|   512|   64|     1|        32768|
    +----------+----------------------+---------+---+----+------+-----+------+-------------+
    |Total     |                      |        2|  0|   0|   512|   64|     1|        32768|
    +----------+----------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |r_V_fu_409_p2                     |     *    |      3|  0|  20|          32|           8|
    |frame_count                       |     +    |      0|  0|  39|          32|           1|
    |i_op_fu_552_p2                    |     +    |      0|  0|  12|           4|           1|
    |idx_1_fu_455_p2                   |     +    |      0|  0|  39|          32|           1|
    |indvar_flatten_next_fu_526_p2     |     +    |      0|  0|  20|          13|           1|
    |indvar_next_fu_618_p2             |     +    |      0|  0|  17|          10|           1|
    |j_s_fu_532_p2                     |     +    |      0|  0|  17|          10|           1|
    |offset_1_fu_629_p2                |     +    |      0|  0|  39|          32|          10|
    |offset_fu_425_p2                  |     +    |      0|  0|  39|          32|          32|
    |op2_assign_fu_469_p2              |     +    |      0|  0|  16|           9|           2|
    |tmp_7_fu_484_p2                   |     +    |      0|  0|  15|           8|           1|
    |ap_block_pp0_stage0_11001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp1_stage0_11001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_state4_pp0_stage0_iter1  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state8_io                |    and   |      0|  0|   2|           1|           1|
    |inputStream_V_0_load_A            |    and   |      0|  0|   2|           1|           1|
    |inputStream_V_0_load_B            |    and   |      0|  0|   2|           1|           1|
    |exitcond_flatten_fu_520_p2        |   icmp   |      0|  0|  13|          13|          14|
    |exitcond_fu_612_p2                |   icmp   |      0|  0|  13|          10|          11|
    |ifzero_fu_592_p2                  |   icmp   |      0|  0|  11|           4|           5|
    |inputStream_V_0_state_cmp_full    |   icmp   |      0|  0|   8|           2|           1|
    |tmp_1_fu_449_p2                   |   icmp   |      0|  0|  20|          32|          32|
    |tmp_4_fu_538_p2                   |   icmp   |      0|  0|  11|           4|           5|
    |tmp_5_fu_478_p2                   |   icmp   |      0|  0|  13|           9|           9|
    |i_1_fu_558_p3                     |  select  |      0|  0|   4|           1|           1|
    |j_mid2_fu_544_p3                  |  select  |      0|  0|  10|           1|          10|
    |p_tmp_7_fu_489_p3                 |  select  |      0|  0|   8|           1|           1|
    |temp_1_fu_576_p3                  |  select  |      0|  0|  55|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp1                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp1_iter1           |    xor   |      0|  0|   2|           2|           1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      3|  0| 459|         304|         161|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                               |  50|         11|    1|         11|
    |ap_enable_reg_pp0_iter1                 |  15|          3|    1|          3|
    |ap_enable_reg_pp1_iter1                 |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter2                 |   9|          2|    1|          2|
    |ap_phi_mux_i_op_assign_1_phi_fu_264_p4  |  15|          3|   29|         87|
    |ap_phi_mux_i_op_assign_phi_fu_254_p4    |  15|          3|   32|         96|
    |ap_phi_mux_i_phi_fu_329_p4              |   9|          2|    4|          8|
    |ap_phi_mux_j_phi_fu_306_p4              |   9|          2|   10|         20|
    |ap_sig_ioackin_base_ddr_addr_AWREADY    |   9|          2|    1|          2|
    |ap_sig_ioackin_base_ddr_addr_WREADY     |   9|          2|    1|          2|
    |base_ddr_addr_blk_n_AW                  |   9|          2|    1|          2|
    |base_ddr_addr_blk_n_B                   |   9|          2|    1|          2|
    |base_ddr_addr_blk_n_W                   |   9|          2|    1|          2|
    |frame_index_V                           |   9|          2|    8|         16|
    |i_reg_325                               |   9|          2|    4|          8|
    |idx_reg_280                             |   9|          2|   32|         64|
    |indvar_flatten_reg_291                  |   9|          2|   13|         26|
    |indvar_reg_336                          |   9|          2|   10|         20|
    |inputStream_V_0_data_out                |   9|          2|    8|         16|
    |inputStream_V_0_state                   |  15|          3|    2|          6|
    |inputStream_V_TDATA_blk_n               |   9|          2|    1|          2|
    |j_reg_302                               |   9|          2|   10|         20|
    |offset1_reg_270                         |   9|          2|   32|         64|
    |temp_reg_313                            |   9|          2|   64|        128|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   | 281|         61|  268|        609|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------+----+----+-----+-----------+
    |                 Name                 | FF | LUT| Bits| Const Bits|
    +--------------------------------------+----+----+-----+-----------+
    |BASE_ADDRESS_r                        |  29|   0|   29|          0|
    |FRAME_BUFFER_DIM_r                    |  32|   0|   32|          0|
    |FRAME_BUFFER_NUMBER_r                 |   8|   0|    8|          0|
    |FRAME_OFFSET                          |  32|   0|   32|          0|
    |ap_CS_fsm                             |  10|   0|   10|          0|
    |ap_enable_reg_pp0_iter0               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1               |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0               |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1               |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter2               |   1|   0|    1|          0|
    |ap_reg_ioackin_base_ddr_addr_AWREADY  |   1|   0|    1|          0|
    |ap_reg_ioackin_base_ddr_addr_WREADY   |   1|   0|    1|          0|
    |buffer_load_reg_712                   |  64|   0|   64|          0|
    |exitcond_flatten_reg_658              |   1|   0|    1|          0|
    |exitcond_reg_698                      |   1|   0|    1|          0|
    |exitcond_reg_698_pp1_iter1_reg        |   1|   0|    1|          0|
    |frame_count_inner                     |  32|   0|   32|          0|
    |frame_index_V_preg                    |   8|   0|    8|          0|
    |i_1_reg_678                           |   4|   0|    4|          0|
    |i_reg_325                             |   4|   0|    4|          0|
    |idx_1_reg_653                         |  32|   0|   32|          0|
    |idx_reg_280                           |  32|   0|   32|          0|
    |indvar_flatten_reg_291                |  13|   0|   13|          0|
    |indvar_reg_336                        |  10|   0|   10|          0|
    |inner_index_V                         |   8|   0|    8|          0|
    |inputStream_V_0_payload_A             |   8|   0|    8|          0|
    |inputStream_V_0_payload_B             |   8|   0|    8|          0|
    |inputStream_V_0_sel_rd                |   1|   0|    1|          0|
    |inputStream_V_0_sel_wr                |   1|   0|    1|          0|
    |inputStream_V_0_state                 |   2|   0|    2|          0|
    |j_mid2_reg_672                        |  10|   0|   10|          0|
    |j_reg_302                             |  10|   0|   10|          0|
    |offset1_reg_270                       |  32|   0|   32|          0|
    |offset_1_reg_717                      |  32|   0|   32|          0|
    |t_V_reg_638                           |   8|   0|    8|          0|
    |temp_reg_313                          |  64|   0|   64|          0|
    |tmp_4_reg_667                         |   1|   0|    1|          0|
    +--------------------------------------+----+----+-----+-----------+
    |Total                                 | 505|   0|  505|          0|
    +--------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------+-----+-----+------------+--------------------+--------------+
|           RTL Ports          | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+------------------------------+-----+-----+------------+--------------------+--------------+
|s_axi_AXILiteS_AWVALID        |  in |    1|    s_axi   |      AXILiteS      |    scalar    |
|s_axi_AXILiteS_AWREADY        | out |    1|    s_axi   |      AXILiteS      |    scalar    |
|s_axi_AXILiteS_AWADDR         |  in |    6|    s_axi   |      AXILiteS      |    scalar    |
|s_axi_AXILiteS_WVALID         |  in |    1|    s_axi   |      AXILiteS      |    scalar    |
|s_axi_AXILiteS_WREADY         | out |    1|    s_axi   |      AXILiteS      |    scalar    |
|s_axi_AXILiteS_WDATA          |  in |   32|    s_axi   |      AXILiteS      |    scalar    |
|s_axi_AXILiteS_WSTRB          |  in |    4|    s_axi   |      AXILiteS      |    scalar    |
|s_axi_AXILiteS_ARVALID        |  in |    1|    s_axi   |      AXILiteS      |    scalar    |
|s_axi_AXILiteS_ARREADY        | out |    1|    s_axi   |      AXILiteS      |    scalar    |
|s_axi_AXILiteS_ARADDR         |  in |    6|    s_axi   |      AXILiteS      |    scalar    |
|s_axi_AXILiteS_RVALID         | out |    1|    s_axi   |      AXILiteS      |    scalar    |
|s_axi_AXILiteS_RREADY         |  in |    1|    s_axi   |      AXILiteS      |    scalar    |
|s_axi_AXILiteS_RDATA          | out |   32|    s_axi   |      AXILiteS      |    scalar    |
|s_axi_AXILiteS_RRESP          | out |    2|    s_axi   |      AXILiteS      |    scalar    |
|s_axi_AXILiteS_BVALID         | out |    1|    s_axi   |      AXILiteS      |    scalar    |
|s_axi_AXILiteS_BREADY         |  in |    1|    s_axi   |      AXILiteS      |    scalar    |
|s_axi_AXILiteS_BRESP          | out |    2|    s_axi   |      AXILiteS      |    scalar    |
|ap_clk                        |  in |    1| ap_ctrl_hs | axis_to_ddr_writer | return value |
|ap_rst_n                      |  in |    1| ap_ctrl_hs | axis_to_ddr_writer | return value |
|interrupt                     | out |    1| ap_ctrl_hs | axis_to_ddr_writer | return value |
|inputStream_V_TDATA           |  in |    8|    axis    |    inputStream_V   |    pointer   |
|inputStream_V_TVALID          |  in |    1|    axis    |    inputStream_V   |    pointer   |
|inputStream_V_TREADY          | out |    1|    axis    |    inputStream_V   |    pointer   |
|m_axi_base_ddr_addr_AWVALID   | out |    1|    m_axi   |    base_ddr_addr   |    pointer   |
|m_axi_base_ddr_addr_AWREADY   |  in |    1|    m_axi   |    base_ddr_addr   |    pointer   |
|m_axi_base_ddr_addr_AWADDR    | out |   32|    m_axi   |    base_ddr_addr   |    pointer   |
|m_axi_base_ddr_addr_AWID      | out |    1|    m_axi   |    base_ddr_addr   |    pointer   |
|m_axi_base_ddr_addr_AWLEN     | out |    8|    m_axi   |    base_ddr_addr   |    pointer   |
|m_axi_base_ddr_addr_AWSIZE    | out |    3|    m_axi   |    base_ddr_addr   |    pointer   |
|m_axi_base_ddr_addr_AWBURST   | out |    2|    m_axi   |    base_ddr_addr   |    pointer   |
|m_axi_base_ddr_addr_AWLOCK    | out |    2|    m_axi   |    base_ddr_addr   |    pointer   |
|m_axi_base_ddr_addr_AWCACHE   | out |    4|    m_axi   |    base_ddr_addr   |    pointer   |
|m_axi_base_ddr_addr_AWPROT    | out |    3|    m_axi   |    base_ddr_addr   |    pointer   |
|m_axi_base_ddr_addr_AWQOS     | out |    4|    m_axi   |    base_ddr_addr   |    pointer   |
|m_axi_base_ddr_addr_AWREGION  | out |    4|    m_axi   |    base_ddr_addr   |    pointer   |
|m_axi_base_ddr_addr_AWUSER    | out |    1|    m_axi   |    base_ddr_addr   |    pointer   |
|m_axi_base_ddr_addr_WVALID    | out |    1|    m_axi   |    base_ddr_addr   |    pointer   |
|m_axi_base_ddr_addr_WREADY    |  in |    1|    m_axi   |    base_ddr_addr   |    pointer   |
|m_axi_base_ddr_addr_WDATA     | out |   64|    m_axi   |    base_ddr_addr   |    pointer   |
|m_axi_base_ddr_addr_WSTRB     | out |    8|    m_axi   |    base_ddr_addr   |    pointer   |
|m_axi_base_ddr_addr_WLAST     | out |    1|    m_axi   |    base_ddr_addr   |    pointer   |
|m_axi_base_ddr_addr_WID       | out |    1|    m_axi   |    base_ddr_addr   |    pointer   |
|m_axi_base_ddr_addr_WUSER     | out |    1|    m_axi   |    base_ddr_addr   |    pointer   |
|m_axi_base_ddr_addr_ARVALID   | out |    1|    m_axi   |    base_ddr_addr   |    pointer   |
|m_axi_base_ddr_addr_ARREADY   |  in |    1|    m_axi   |    base_ddr_addr   |    pointer   |
|m_axi_base_ddr_addr_ARADDR    | out |   32|    m_axi   |    base_ddr_addr   |    pointer   |
|m_axi_base_ddr_addr_ARID      | out |    1|    m_axi   |    base_ddr_addr   |    pointer   |
|m_axi_base_ddr_addr_ARLEN     | out |    8|    m_axi   |    base_ddr_addr   |    pointer   |
|m_axi_base_ddr_addr_ARSIZE    | out |    3|    m_axi   |    base_ddr_addr   |    pointer   |
|m_axi_base_ddr_addr_ARBURST   | out |    2|    m_axi   |    base_ddr_addr   |    pointer   |
|m_axi_base_ddr_addr_ARLOCK    | out |    2|    m_axi   |    base_ddr_addr   |    pointer   |
|m_axi_base_ddr_addr_ARCACHE   | out |    4|    m_axi   |    base_ddr_addr   |    pointer   |
|m_axi_base_ddr_addr_ARPROT    | out |    3|    m_axi   |    base_ddr_addr   |    pointer   |
|m_axi_base_ddr_addr_ARQOS     | out |    4|    m_axi   |    base_ddr_addr   |    pointer   |
|m_axi_base_ddr_addr_ARREGION  | out |    4|    m_axi   |    base_ddr_addr   |    pointer   |
|m_axi_base_ddr_addr_ARUSER    | out |    1|    m_axi   |    base_ddr_addr   |    pointer   |
|m_axi_base_ddr_addr_RVALID    |  in |    1|    m_axi   |    base_ddr_addr   |    pointer   |
|m_axi_base_ddr_addr_RREADY    | out |    1|    m_axi   |    base_ddr_addr   |    pointer   |
|m_axi_base_ddr_addr_RDATA     |  in |   64|    m_axi   |    base_ddr_addr   |    pointer   |
|m_axi_base_ddr_addr_RLAST     |  in |    1|    m_axi   |    base_ddr_addr   |    pointer   |
|m_axi_base_ddr_addr_RID       |  in |    1|    m_axi   |    base_ddr_addr   |    pointer   |
|m_axi_base_ddr_addr_RUSER     |  in |    1|    m_axi   |    base_ddr_addr   |    pointer   |
|m_axi_base_ddr_addr_RRESP     |  in |    2|    m_axi   |    base_ddr_addr   |    pointer   |
|m_axi_base_ddr_addr_BVALID    |  in |    1|    m_axi   |    base_ddr_addr   |    pointer   |
|m_axi_base_ddr_addr_BREADY    | out |    1|    m_axi   |    base_ddr_addr   |    pointer   |
|m_axi_base_ddr_addr_BRESP     |  in |    2|    m_axi   |    base_ddr_addr   |    pointer   |
|m_axi_base_ddr_addr_BID       |  in |    1|    m_axi   |    base_ddr_addr   |    pointer   |
|m_axi_base_ddr_addr_BUSER     |  in |    1|    m_axi   |    base_ddr_addr   |    pointer   |
|frame_index_V                 | out |    8|   ap_none  |    frame_index_V   |    pointer   |
|frame_count                   | out |   32|   ap_none  |     frame_count    |    pointer   |
+------------------------------+-----+-----+------------+--------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2
  * Pipeline-1: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 13
* Pipeline : 2
  Pipeline-0 : II = 1, D = 2, States = { 3 4 }
  Pipeline-1 : II = 1, D = 3, States = { 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (tmp_1)
3 --> 
	5  / (exitcond_flatten)
	4  / (!exitcond_flatten)
4 --> 
	3  / true
5 --> 
	6  / true
6 --> 
	9  / (exitcond)
	7  / (!exitcond)
7 --> 
	8  / true
8 --> 
	6  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	2  / true

* FSM state operations: 

 <State 1> : 6.75ns
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %inputStream_V), !map !67"
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64* %base_ddr_addr), !map !71"
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %frame_index_V), !map !77"
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %frame_count), !map !81"
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %base_address), !map !85"
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %frame_buffer_dim), !map !91"
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %frame_buffer_offset), !map !95"
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8 %frame_buffer_number), !map !99"
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1 %update_intr), !map !103"
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([19 x i8]* @axis_to_ddr_writer_s) nounwind"
ST_1 : Operation 24 [1/1] (1.00ns)   --->   "%update_intr_read = call i1 @_ssdm_op_Read.s_axilite.i1(i1 %update_intr)"   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 25 [1/1] (1.00ns)   --->   "%frame_buffer_number_s = call i8 @_ssdm_op_Read.s_axilite.i8(i8 %frame_buffer_number)"   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 26 [1/1] (1.00ns)   --->   "%frame_buffer_offset_s = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %frame_buffer_offset)"   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 27 [1/1] (1.00ns)   --->   "%frame_buffer_dim_rea = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %frame_buffer_dim)"   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 28 [1/1] (1.00ns)   --->   "%base_address_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %base_address)"   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 29 [1/1] (1.23ns)   --->   "%buffer = alloca [512 x i64], align 16" [axis_to_ddr_writer.cpp:46]   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %base_address, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [axis_to_ddr_writer.cpp:8]
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [axis_to_ddr_writer.cpp:9]
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1 %update_intr, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [axis_to_ddr_writer.cpp:10]
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %frame_buffer_offset, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [axis_to_ddr_writer.cpp:11]
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %frame_buffer_dim, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [axis_to_ddr_writer.cpp:12]
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8 %frame_buffer_number, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [axis_to_ddr_writer.cpp:13]
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %base_ddr_addr, [6 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 32, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [axis_to_ddr_writer.cpp:23]
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %inputStream_V, [5 x i8]* @p_str3, i32 1, i32 1, [5 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [axis_to_ddr_writer.cpp:24]
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %frame_count, [8 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [axis_to_ddr_writer.cpp:25]
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %frame_index_V, [8 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [axis_to_ddr_writer.cpp:26]
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([512 x i64]* %buffer, [1 x i8]* @p_str1, [12 x i8]* @p_str6, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [axis_to_ddr_writer.cpp:47]
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecReset(i8* @inner_index_V, i32 1, [1 x i8]* @p_str1) nounwind" [axis_to_ddr_writer.cpp:52]
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%t_V = load i8* @inner_index_V, align 1" [axis_to_ddr_writer.cpp:58]
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.volatile.i8P(i8* %frame_index_V, i8 %t_V)" [axis_to_ddr_writer.cpp:58]
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecReset(i32* @FRAME_BUFFER_DIM_r, i32 0, [1 x i8]* @p_str1) nounwind" [axis_to_ddr_writer.cpp:61]
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%FRAME_OFFSET_load = load i32* @FRAME_OFFSET, align 4" [axis_to_ddr_writer.cpp:63]
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecReset(i32* @FRAME_OFFSET, i32 0, [1 x i8]* @p_str1) nounwind" [axis_to_ddr_writer.cpp:63]
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecReset(i8* @FRAME_BUFFER_NUMBER_r, i32 0, [1 x i8]* @p_str1) nounwind" [axis_to_ddr_writer.cpp:65]
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%BASE_ADDRESS_load = load i29* @BASE_ADDRESS_r, align 4"
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecReset(i29* @BASE_ADDRESS_r, i32 0, [1 x i8]* @p_str1) nounwind" [axis_to_ddr_writer.cpp:67]
ST_1 : Operation 50 [1/1] (0.65ns)   --->   "br i1 %update_intr_read, label %0, label %._crit_edge98" [axis_to_ddr_writer.cpp:72]
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "store i32 %frame_buffer_dim_rea, i32* @FRAME_BUFFER_DIM_r, align 4" [axis_to_ddr_writer.cpp:75]
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "store i8 %frame_buffer_number_s, i8* @FRAME_BUFFER_NUMBER_r, align 1" [axis_to_ddr_writer.cpp:76]
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "store i32 %frame_buffer_offset_s, i32* @FRAME_OFFSET, align 4" [axis_to_ddr_writer.cpp:77]
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_3_cast4 = call i29 @_ssdm_op_PartSelect.i29.i32.i32.i32(i32 %base_address_read, i32 3, i32 31)"
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "store i29 %tmp_3_cast4, i29* @BASE_ADDRESS_r, align 4" [axis_to_ddr_writer.cpp:78]
ST_1 : Operation 56 [1/1] (0.65ns)   --->   "br label %._crit_edge98" [axis_to_ddr_writer.cpp:79]
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%i_op_assign = phi i32 [ %frame_buffer_offset_s, %0 ], [ %FRAME_OFFSET_load, %codeRepl ]" [axis_to_ddr_writer.cpp:63]
ST_1 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node offset)   --->   "%i_op_assign_1 = phi i29 [ %tmp_3_cast4, %0 ], [ %BASE_ADDRESS_load, %codeRepl ]"
ST_1 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node offset)   --->   "%i_op_assign_1_cast = zext i29 %i_op_assign_1 to i32" [axis_to_ddr_writer.cpp:83]
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%lhs_V_cast = zext i8 %t_V to i35" [axis_to_ddr_writer.cpp:83]
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%rhs_V_cast = zext i32 %i_op_assign to i35" [axis_to_ddr_writer.cpp:83]
ST_1 : Operation 62 [1/1] (3.42ns)   --->   "%r_V = mul i35 %rhs_V_cast, %lhs_V_cast" [axis_to_ddr_writer.cpp:83]   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node offset)   --->   "%tmp_8 = call i32 @_ssdm_op_PartSelect.i32.i35.i32.i32(i35 %r_V, i32 3, i32 34)" [axis_to_ddr_writer.cpp:83]
ST_1 : Operation 64 [1/1] (1.01ns) (out node of the LUT)   --->   "%offset = add i32 %tmp_8, %i_op_assign_1_cast" [axis_to_ddr_writer.cpp:83]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 65 [1/1] (0.65ns)   --->   "br label %1" [axis_to_ddr_writer.cpp:90]

 <State 2> : 2.04ns
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%offset1 = phi i32 [ %offset, %._crit_edge98 ], [ %offset_1, %memcpy.tail ]"
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%idx = phi i32 [ 0, %._crit_edge98 ], [ %idx_1, %memcpy.tail ]"
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%FRAME_BUFFER_DIM_loa = load i32* @FRAME_BUFFER_DIM_r, align 4" [axis_to_ddr_writer.cpp:90]
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_s = call i20 @_ssdm_op_PartSelect.i20.i32.i32.i32(i32 %FRAME_BUFFER_DIM_loa, i32 12, i32 31)" [axis_to_ddr_writer.cpp:90]
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_3 = zext i20 %tmp_s to i32" [axis_to_ddr_writer.cpp:90]
ST_2 : Operation 71 [1/1] (0.99ns)   --->   "%tmp_1 = icmp ult i32 %idx, %tmp_3" [axis_to_ddr_writer.cpp:90]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 72 [1/1] (1.01ns)   --->   "%idx_1 = add nsw i32 %idx, 1" [axis_to_ddr_writer.cpp:90]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "br i1 %tmp_1, label %.preheader.preheader, label %._crit_edge99" [axis_to_ddr_writer.cpp:90]
ST_2 : Operation 74 [1/1] (0.65ns)   --->   "br label %.preheader"
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%FRAME_BUFFER_NUMBER_s = load i8* @FRAME_BUFFER_NUMBER_r, align 1" [axis_to_ddr_writer.cpp:144]
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%tmp_2_cast = zext i8 %FRAME_BUFFER_NUMBER_s to i9" [axis_to_ddr_writer.cpp:144]
ST_2 : Operation 77 [1/1] (0.76ns)   --->   "%op2_assign = add i9 %tmp_2_cast, -1" [axis_to_ddr_writer.cpp:144]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%tmp_4_cast = zext i8 %t_V to i9" [axis_to_ddr_writer.cpp:144]
ST_2 : Operation 79 [1/1] (0.88ns)   --->   "%tmp_5 = icmp eq i9 %tmp_4_cast, %op2_assign" [axis_to_ddr_writer.cpp:144]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 80 [1/1] (0.76ns)   --->   "%tmp_7 = add i8 %t_V, 1" [axis_to_ddr_writer.cpp:146]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 81 [1/1] (0.39ns)   --->   "%p_tmp_7 = select i1 %tmp_5, i8 0, i8 %tmp_7" [axis_to_ddr_writer.cpp:144]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "store i8 %p_tmp_7, i8* @inner_index_V, align 1" [axis_to_ddr_writer.cpp:145]
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%frame_count_inner_lo = load i32* @frame_count_inner, align 4" [axis_to_ddr_writer.cpp:153]
ST_2 : Operation 84 [1/1] (1.01ns)   --->   "%tmp_2 = add nsw i32 %frame_count_inner_lo, 1" [axis_to_ddr_writer.cpp:153]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "store i32 %tmp_2, i32* @frame_count_inner, align 4" [axis_to_ddr_writer.cpp:153]
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.i32P(i32* %frame_count, i32 %tmp_2)" [axis_to_ddr_writer.cpp:154]
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "ret void" [axis_to_ddr_writer.cpp:156]

 <State 3> : 1.29ns
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i13 [ %indvar_flatten_next, %ifFalse ], [ 0, %.preheader.preheader ]"
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%j = phi i10 [ %j_mid2, %ifFalse ], [ 0, %.preheader.preheader ]" [axis_to_ddr_writer.cpp:105]
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%temp = phi i64 [ %temp_2, %ifFalse ], [ 0, %.preheader.preheader ]"
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%i = phi i4 [ %i_1, %ifFalse ], [ 0, %.preheader.preheader ]"
ST_3 : Operation 92 [1/1] (1.00ns)   --->   "%exitcond_flatten = icmp eq i13 %indvar_flatten, -4096"   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 93 [1/1] (0.82ns)   --->   "%indvar_flatten_next = add i13 %indvar_flatten, 1"   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten, label %2, label %.preheader95"
ST_3 : Operation 95 [1/1] (0.78ns)   --->   "%j_s = add i10 %j, 1" [axis_to_ddr_writer.cpp:97]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 96 [1/1] (0.72ns)   --->   "%tmp_4 = icmp eq i4 %i, -8" [axis_to_ddr_writer.cpp:105]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 97 [1/1] (0.40ns)   --->   "%j_mid2 = select i1 %tmp_4, i10 %j_s, i10 %j" [axis_to_ddr_writer.cpp:105]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 98 [2/2] (0.00ns)   --->   "%tmp = call i8 @_ssdm_op_Read.axis.volatile.i8P(i8* %inputStream_V)" [axis_to_ddr_writer.cpp:123]   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 99 [1/1] (0.79ns)   --->   "%i_op = add i4 %i, 1" [axis_to_ddr_writer.cpp:105]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 100 [1/1] (0.39ns)   --->   "%i_1 = select i1 %tmp_4, i4 1, i4 %i_op" [axis_to_ddr_writer.cpp:105]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

 <State 4> : 1.60ns
ST_4 : Operation 101 [1/1] (0.00ns)   --->   "%tmp_6 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str7)" [axis_to_ddr_writer.cpp:106]
ST_4 : Operation 102 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [axis_to_ddr_writer.cpp:122]
ST_4 : Operation 103 [1/2] (0.00ns)   --->   "%tmp = call i8 @_ssdm_op_Read.axis.volatile.i8P(i8* %inputStream_V)" [axis_to_ddr_writer.cpp:123]   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_4 : Operation 104 [1/1] (0.00ns)   --->   "%tmp_11 = call i56 @_ssdm_op_PartSelect.i56.i64.i32.i32(i64 %temp, i32 8, i32 63)" [axis_to_ddr_writer.cpp:128]
ST_4 : Operation 105 [1/1] (0.36ns)   --->   "%temp_1 = select i1 %tmp_4, i56 0, i56 %tmp_11" [axis_to_ddr_writer.cpp:105]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 106 [1/1] (0.00ns)   --->   "%temp_2 = call i64 @_ssdm_op_BitConcatenate.i64.i8.i56(i8 %tmp, i56 %temp_1)" [axis_to_ddr_writer.cpp:129]
ST_4 : Operation 107 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str7, i32 %tmp_6)" [axis_to_ddr_writer.cpp:133]
ST_4 : Operation 108 [1/1] (0.72ns)   --->   "%ifzero = icmp eq i4 %i_1, -8" [axis_to_ddr_writer.cpp:105]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 109 [1/1] (0.00ns)   --->   "br i1 %ifzero, label %ifTrue, label %ifFalse" [axis_to_ddr_writer.cpp:105]
ST_4 : Operation 110 [1/1] (0.00ns)   --->   "%tmp_10 = zext i10 %j_mid2 to i64" [axis_to_ddr_writer.cpp:134]
ST_4 : Operation 111 [1/1] (0.00ns)   --->   "%buffer_addr = getelementptr inbounds [512 x i64]* %buffer, i64 0, i64 %tmp_10" [axis_to_ddr_writer.cpp:134]
ST_4 : Operation 112 [1/1] (1.23ns)   --->   "store i64 %temp_2, i64* %buffer_addr, align 8" [axis_to_ddr_writer.cpp:134]   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_4 : Operation 113 [1/1] (0.00ns)   --->   "br label %ifFalse"
ST_4 : Operation 114 [1/1] (0.00ns)   --->   "br label %.preheader"

 <State 5> : 8.75ns
ST_5 : Operation 115 [1/1] (0.00ns)   --->   "%tmp_9 = sext i32 %offset1 to i64" [axis_to_ddr_writer.cpp:138]
ST_5 : Operation 116 [1/1] (0.00ns)   --->   "%base_ddr_addr_addr = getelementptr inbounds i64* %base_ddr_addr, i64 %tmp_9" [axis_to_ddr_writer.cpp:138]
ST_5 : Operation 117 [1/1] (8.75ns)   --->   "%base_ddr_addr_addr_1 = call i1 @_ssdm_op_WriteReq.m_axi.i64P(i64* %base_ddr_addr_addr, i32 512)" [axis_to_ddr_writer.cpp:138]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 118 [1/1] (0.65ns)   --->   "br label %burst.wr.header"

 <State 6> : 1.24ns
ST_6 : Operation 119 [1/1] (0.00ns)   --->   "%indvar = phi i10 [ 0, %2 ], [ %indvar_next, %burst.wr.body ]"
ST_6 : Operation 120 [1/1] (0.91ns)   --->   "%exitcond = icmp eq i10 %indvar, -512"   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 121 [1/1] (0.00ns)   --->   "%empty_9 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 512, i64 512, i64 512)"
ST_6 : Operation 122 [1/1] (0.78ns)   --->   "%indvar_next = add i10 %indvar, 1"   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 123 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %memcpy.tail, label %burst.wr.body"
ST_6 : Operation 124 [1/1] (0.00ns)   --->   "%indvar1 = zext i10 %indvar to i64"
ST_6 : Operation 125 [1/1] (0.00ns)   --->   "%buffer_addr_1 = getelementptr [512 x i64]* %buffer, i64 0, i64 %indvar1" [axis_to_ddr_writer.cpp:138]
ST_6 : Operation 126 [2/2] (1.23ns)   --->   "%buffer_load = load i64* %buffer_addr_1, align 8" [axis_to_ddr_writer.cpp:138]   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>

 <State 7> : 1.24ns
ST_7 : Operation 127 [1/2] (1.23ns)   --->   "%buffer_load = load i64* %buffer_addr_1, align 8" [axis_to_ddr_writer.cpp:138]   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>

 <State 8> : 8.75ns
ST_8 : Operation 128 [1/1] (0.00ns)   --->   "%burstwrite_rbegin = call i32 (...)* @_ssdm_op_SpecRegionBegin([18 x i8]* @burstwrite_OC_region) nounwind"
ST_8 : Operation 129 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str8)"
ST_8 : Operation 130 [1/1] (0.00ns)   --->   "%empty_10 = call i32 (...)* @_ssdm_op_SpecLoopName([32 x i8]* @memcpy_OC_base_ddr_a) nounwind"
ST_8 : Operation 131 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.i64P(i64* %base_ddr_addr_addr, i64 %buffer_load, i8 -1)" [axis_to_ddr_writer.cpp:138]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 132 [1/1] (0.00ns)   --->   "%burstwrite_rend = call i32 (...)* @_ssdm_op_SpecRegionEnd([18 x i8]* @burstwrite_OC_region, i32 %burstwrite_rbegin) nounwind"
ST_8 : Operation 133 [1/1] (0.00ns)   --->   "br label %burst.wr.header"

 <State 9> : 8.75ns
ST_9 : Operation 134 [5/5] (8.75ns)   --->   "%base_ddr_addr_addr_1_1 = call i1 @_ssdm_op_WriteResp.m_axi.i64P(i64* %base_ddr_addr_addr)" [axis_to_ddr_writer.cpp:138]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 135 [1/1] (1.01ns)   --->   "%offset_1 = add i32 %offset1, 512" [axis_to_ddr_writer.cpp:140]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

 <State 10> : 8.75ns
ST_10 : Operation 136 [4/5] (8.75ns)   --->   "%base_ddr_addr_addr_1_1 = call i1 @_ssdm_op_WriteResp.m_axi.i64P(i64* %base_ddr_addr_addr)" [axis_to_ddr_writer.cpp:138]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 11> : 8.75ns
ST_11 : Operation 137 [3/5] (8.75ns)   --->   "%base_ddr_addr_addr_1_1 = call i1 @_ssdm_op_WriteResp.m_axi.i64P(i64* %base_ddr_addr_addr)" [axis_to_ddr_writer.cpp:138]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 12> : 8.75ns
ST_12 : Operation 138 [2/5] (8.75ns)   --->   "%base_ddr_addr_addr_1_1 = call i1 @_ssdm_op_WriteResp.m_axi.i64P(i64* %base_ddr_addr_addr)" [axis_to_ddr_writer.cpp:138]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 13> : 8.75ns
ST_13 : Operation 139 [1/5] (8.75ns)   --->   "%base_ddr_addr_addr_1_1 = call i1 @_ssdm_op_WriteResp.m_axi.i64P(i64* %base_ddr_addr_addr)" [axis_to_ddr_writer.cpp:138]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 140 [1/1] (0.00ns)   --->   "br label %1" [axis_to_ddr_writer.cpp:90]


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ inputStream_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ base_ddr_addr]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ frame_index_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ frame_count]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ base_address]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ frame_buffer_dim]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ frame_buffer_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ frame_buffer_number]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ update_intr]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ inner_index_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ FRAME_OFFSET]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ BASE_ADDRESS_r]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ FRAME_BUFFER_DIM_r]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ FRAME_BUFFER_NUMBER_r]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ frame_count_inner]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_14            (specbitsmap      ) [ 00000000000000]
StgValue_15            (specbitsmap      ) [ 00000000000000]
StgValue_16            (specbitsmap      ) [ 00000000000000]
StgValue_17            (specbitsmap      ) [ 00000000000000]
StgValue_18            (specbitsmap      ) [ 00000000000000]
StgValue_19            (specbitsmap      ) [ 00000000000000]
StgValue_20            (specbitsmap      ) [ 00000000000000]
StgValue_21            (specbitsmap      ) [ 00000000000000]
StgValue_22            (specbitsmap      ) [ 00000000000000]
StgValue_23            (spectopmodule    ) [ 00000000000000]
update_intr_read       (read             ) [ 01000000000000]
frame_buffer_number_s  (read             ) [ 00000000000000]
frame_buffer_offset_s  (read             ) [ 00000000000000]
frame_buffer_dim_rea   (read             ) [ 00000000000000]
base_address_read      (read             ) [ 00000000000000]
buffer                 (alloca           ) [ 00111111111111]
StgValue_30            (specinterface    ) [ 00000000000000]
StgValue_31            (specinterface    ) [ 00000000000000]
StgValue_32            (specinterface    ) [ 00000000000000]
StgValue_33            (specinterface    ) [ 00000000000000]
StgValue_34            (specinterface    ) [ 00000000000000]
StgValue_35            (specinterface    ) [ 00000000000000]
StgValue_36            (specinterface    ) [ 00000000000000]
StgValue_37            (specinterface    ) [ 00000000000000]
StgValue_38            (specinterface    ) [ 00000000000000]
StgValue_39            (specinterface    ) [ 00000000000000]
StgValue_40            (specmemcore      ) [ 00000000000000]
StgValue_41            (specreset        ) [ 00000000000000]
t_V                    (load             ) [ 00111111111111]
StgValue_43            (write            ) [ 00000000000000]
StgValue_44            (specreset        ) [ 00000000000000]
FRAME_OFFSET_load      (load             ) [ 00000000000000]
StgValue_46            (specreset        ) [ 00000000000000]
StgValue_47            (specreset        ) [ 00000000000000]
BASE_ADDRESS_load      (load             ) [ 00000000000000]
StgValue_49            (specreset        ) [ 00000000000000]
StgValue_50            (br               ) [ 00000000000000]
StgValue_51            (store            ) [ 00000000000000]
StgValue_52            (store            ) [ 00000000000000]
StgValue_53            (store            ) [ 00000000000000]
tmp_3_cast4            (partselect       ) [ 00000000000000]
StgValue_55            (store            ) [ 00000000000000]
StgValue_56            (br               ) [ 00000000000000]
i_op_assign            (phi              ) [ 00000000000000]
i_op_assign_1          (phi              ) [ 00000000000000]
i_op_assign_1_cast     (zext             ) [ 00000000000000]
lhs_V_cast             (zext             ) [ 00000000000000]
rhs_V_cast             (zext             ) [ 00000000000000]
r_V                    (mul              ) [ 00000000000000]
tmp_8                  (partselect       ) [ 00000000000000]
offset                 (add              ) [ 01111111111111]
StgValue_65            (br               ) [ 01111111111111]
offset1                (phi              ) [ 00111111110000]
idx                    (phi              ) [ 00100000000000]
FRAME_BUFFER_DIM_loa   (load             ) [ 00000000000000]
tmp_s                  (partselect       ) [ 00000000000000]
tmp_3                  (zext             ) [ 00000000000000]
tmp_1                  (icmp             ) [ 00111111111111]
idx_1                  (add              ) [ 01111111111111]
StgValue_73            (br               ) [ 00000000000000]
StgValue_74            (br               ) [ 00111111111111]
FRAME_BUFFER_NUMBER_s  (load             ) [ 00000000000000]
tmp_2_cast             (zext             ) [ 00000000000000]
op2_assign             (add              ) [ 00000000000000]
tmp_4_cast             (zext             ) [ 00000000000000]
tmp_5                  (icmp             ) [ 00000000000000]
tmp_7                  (add              ) [ 00000000000000]
p_tmp_7                (select           ) [ 00000000000000]
StgValue_82            (store            ) [ 00000000000000]
frame_count_inner_lo   (load             ) [ 00000000000000]
tmp_2                  (add              ) [ 00000000000000]
StgValue_85            (store            ) [ 00000000000000]
StgValue_86            (write            ) [ 00000000000000]
StgValue_87            (ret              ) [ 00000000000000]
indvar_flatten         (phi              ) [ 00010000000000]
j                      (phi              ) [ 00010000000000]
temp                   (phi              ) [ 00011000000000]
i                      (phi              ) [ 00010000000000]
exitcond_flatten       (icmp             ) [ 00111111111111]
indvar_flatten_next    (add              ) [ 00111111111111]
StgValue_94            (br               ) [ 00000000000000]
j_s                    (add              ) [ 00000000000000]
tmp_4                  (icmp             ) [ 00011000000000]
j_mid2                 (select           ) [ 00111111111111]
i_op                   (add              ) [ 00000000000000]
i_1                    (select           ) [ 00111111111111]
tmp_6                  (specregionbegin  ) [ 00000000000000]
StgValue_102           (specpipeline     ) [ 00000000000000]
tmp                    (read             ) [ 00000000000000]
tmp_11                 (partselect       ) [ 00000000000000]
temp_1                 (select           ) [ 00000000000000]
temp_2                 (bitconcatenate   ) [ 00111111111111]
empty                  (specregionend    ) [ 00000000000000]
ifzero                 (icmp             ) [ 00111111111111]
StgValue_109           (br               ) [ 00000000000000]
tmp_10                 (zext             ) [ 00000000000000]
buffer_addr            (getelementptr    ) [ 00000000000000]
StgValue_112           (store            ) [ 00000000000000]
StgValue_113           (br               ) [ 00000000000000]
StgValue_114           (br               ) [ 00111111111111]
tmp_9                  (sext             ) [ 00000000000000]
base_ddr_addr_addr     (getelementptr    ) [ 00000011111111]
base_ddr_addr_addr_1   (writereq         ) [ 00000000000000]
StgValue_118           (br               ) [ 00111111111111]
indvar                 (phi              ) [ 00000010000000]
exitcond               (icmp             ) [ 00111111111111]
empty_9                (speclooptripcount) [ 00000000000000]
indvar_next            (add              ) [ 00111111111111]
StgValue_123           (br               ) [ 00000000000000]
indvar1                (zext             ) [ 00000000000000]
buffer_addr_1          (getelementptr    ) [ 00000011000000]
buffer_load            (load             ) [ 00000010100000]
burstwrite_rbegin      (specregionbegin  ) [ 00000000000000]
StgValue_129           (specpipeline     ) [ 00000000000000]
empty_10               (specloopname     ) [ 00000000000000]
StgValue_131           (write            ) [ 00000000000000]
burstwrite_rend        (specregionend    ) [ 00000000000000]
StgValue_133           (br               ) [ 00111111111111]
offset_1               (add              ) [ 01100000001111]
base_ddr_addr_addr_1_1 (writeresp        ) [ 00000000000000]
StgValue_140           (br               ) [ 01111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="inputStream_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inputStream_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="base_ddr_addr">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="base_ddr_addr"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="frame_index_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="frame_index_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="frame_count">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="frame_count"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="base_address">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="base_address"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="frame_buffer_dim">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="frame_buffer_dim"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="frame_buffer_offset">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="frame_buffer_offset"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="frame_buffer_number">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="frame_buffer_number"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="update_intr">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="update_intr"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="inner_index_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inner_index_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="FRAME_OFFSET">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FRAME_OFFSET"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="BASE_ADDRESS_r">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="BASE_ADDRESS_r"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="FRAME_BUFFER_DIM_r">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FRAME_BUFFER_DIM_r"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="FRAME_BUFFER_NUMBER_r">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FRAME_BUFFER_NUMBER_r"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="frame_count_inner">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="frame_count_inner"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="axis_to_ddr_writer_s"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i1"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i8"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecReset"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_none.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i29.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i35.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i20.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_none.i32P"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i56.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i8.i56"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.i64P"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="burstwrite_OC_region"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str8"/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="memcpy_OC_base_ddr_a"/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.i64P"/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.i64P"/></StgValue>
</bind>
</comp>

<comp id="160" class="1004" name="buffer_alloca_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="1" slack="0"/>
<pin id="162" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buffer/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="update_intr_read_read_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="0"/>
<pin id="166" dir="0" index="1" bw="1" slack="0"/>
<pin id="167" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="update_intr_read/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="frame_buffer_number_s_read_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="8" slack="0"/>
<pin id="172" dir="0" index="1" bw="8" slack="0"/>
<pin id="173" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="frame_buffer_number_s/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="frame_buffer_offset_s_read_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="32" slack="0"/>
<pin id="178" dir="0" index="1" bw="32" slack="0"/>
<pin id="179" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="frame_buffer_offset_s/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="frame_buffer_dim_rea_read_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="32" slack="0"/>
<pin id="184" dir="0" index="1" bw="32" slack="0"/>
<pin id="185" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="frame_buffer_dim_rea/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="base_address_read_read_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="32" slack="0"/>
<pin id="190" dir="0" index="1" bw="32" slack="0"/>
<pin id="191" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="base_address_read/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="StgValue_43_write_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="0" slack="0"/>
<pin id="196" dir="0" index="1" bw="8" slack="0"/>
<pin id="197" dir="0" index="2" bw="8" slack="0"/>
<pin id="198" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_43/1 "/>
</bind>
</comp>

<comp id="201" class="1004" name="StgValue_86_write_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="0" slack="0"/>
<pin id="203" dir="0" index="1" bw="32" slack="0"/>
<pin id="204" dir="0" index="2" bw="32" slack="0"/>
<pin id="205" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_86/2 "/>
</bind>
</comp>

<comp id="208" class="1004" name="grp_read_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="8" slack="0"/>
<pin id="210" dir="0" index="1" bw="8" slack="0"/>
<pin id="211" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="214" class="1004" name="grp_writeresp_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="1" slack="0"/>
<pin id="216" dir="0" index="1" bw="64" slack="0"/>
<pin id="217" dir="0" index="2" bw="11" slack="0"/>
<pin id="218" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="base_ddr_addr_addr_1/5 base_ddr_addr_addr_1_1/9 "/>
</bind>
</comp>

<comp id="221" class="1004" name="StgValue_131_write_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="0" slack="0"/>
<pin id="223" dir="0" index="1" bw="64" slack="3"/>
<pin id="224" dir="0" index="2" bw="64" slack="1"/>
<pin id="225" dir="0" index="3" bw="1" slack="0"/>
<pin id="226" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_131/8 "/>
</bind>
</comp>

<comp id="230" class="1004" name="buffer_addr_gep_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="232" dir="0" index="1" bw="1" slack="0"/>
<pin id="233" dir="0" index="2" bw="10" slack="0"/>
<pin id="234" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer_addr/4 "/>
</bind>
</comp>

<comp id="236" class="1004" name="grp_access_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="9" slack="0"/>
<pin id="238" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="240" dir="0" index="3" bw="9" slack="0"/>
<pin id="241" dir="0" index="4" bw="64" slack="0"/>
<pin id="239" dir="1" index="2" bw="64" slack="1"/>
<pin id="242" dir="1" index="5" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="StgValue_112/4 buffer_load/6 "/>
</bind>
</comp>

<comp id="244" class="1004" name="buffer_addr_1_gep_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="246" dir="0" index="1" bw="1" slack="0"/>
<pin id="247" dir="0" index="2" bw="10" slack="0"/>
<pin id="248" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer_addr_1/6 "/>
</bind>
</comp>

<comp id="251" class="1005" name="i_op_assign_reg_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="253" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="i_op_assign (phireg) "/>
</bind>
</comp>

<comp id="254" class="1004" name="i_op_assign_phi_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="32" slack="0"/>
<pin id="256" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="257" dir="0" index="2" bw="32" slack="0"/>
<pin id="258" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="259" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_op_assign/1 "/>
</bind>
</comp>

<comp id="261" class="1005" name="i_op_assign_1_reg_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="29" slack="2147483647"/>
<pin id="263" dir="1" index="1" bw="29" slack="2147483647"/>
</pin_list>
<bind>
<opset="i_op_assign_1 (phireg) "/>
</bind>
</comp>

<comp id="264" class="1004" name="i_op_assign_1_phi_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="29" slack="0"/>
<pin id="266" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="267" dir="0" index="2" bw="29" slack="0"/>
<pin id="268" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="269" dir="1" index="4" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_op_assign_1/1 "/>
</bind>
</comp>

<comp id="270" class="1005" name="offset1_reg_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="32" slack="2"/>
<pin id="272" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="offset1 (phireg) "/>
</bind>
</comp>

<comp id="273" class="1004" name="offset1_phi_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="32" slack="1"/>
<pin id="275" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="276" dir="0" index="2" bw="32" slack="1"/>
<pin id="277" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="278" dir="1" index="4" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="offset1/2 "/>
</bind>
</comp>

<comp id="280" class="1005" name="idx_reg_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="32" slack="1"/>
<pin id="282" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="idx (phireg) "/>
</bind>
</comp>

<comp id="284" class="1004" name="idx_phi_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="1" slack="1"/>
<pin id="286" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="287" dir="0" index="2" bw="32" slack="0"/>
<pin id="288" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="289" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="idx/2 "/>
</bind>
</comp>

<comp id="291" class="1005" name="indvar_flatten_reg_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="13" slack="1"/>
<pin id="293" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="295" class="1004" name="indvar_flatten_phi_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="13" slack="0"/>
<pin id="297" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="298" dir="0" index="2" bw="1" slack="1"/>
<pin id="299" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="300" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/3 "/>
</bind>
</comp>

<comp id="302" class="1005" name="j_reg_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="10" slack="1"/>
<pin id="304" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="306" class="1004" name="j_phi_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="10" slack="0"/>
<pin id="308" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="309" dir="0" index="2" bw="1" slack="1"/>
<pin id="310" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="311" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/3 "/>
</bind>
</comp>

<comp id="313" class="1005" name="temp_reg_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="64" slack="1"/>
<pin id="315" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="temp (phireg) "/>
</bind>
</comp>

<comp id="317" class="1004" name="temp_phi_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="64" slack="1"/>
<pin id="319" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="320" dir="0" index="2" bw="1" slack="1"/>
<pin id="321" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="322" dir="1" index="4" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="temp/3 "/>
</bind>
</comp>

<comp id="325" class="1005" name="i_reg_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="4" slack="1"/>
<pin id="327" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="329" class="1004" name="i_phi_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="4" slack="0"/>
<pin id="331" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="332" dir="0" index="2" bw="1" slack="1"/>
<pin id="333" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="334" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/3 "/>
</bind>
</comp>

<comp id="336" class="1005" name="indvar_reg_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="10" slack="1"/>
<pin id="338" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="indvar (phireg) "/>
</bind>
</comp>

<comp id="340" class="1004" name="indvar_phi_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="1" slack="1"/>
<pin id="342" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="343" dir="0" index="2" bw="10" slack="0"/>
<pin id="344" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="345" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar/6 "/>
</bind>
</comp>

<comp id="347" class="1004" name="t_V_load_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="8" slack="0"/>
<pin id="349" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="t_V/1 "/>
</bind>
</comp>

<comp id="352" class="1004" name="FRAME_OFFSET_load_load_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="32" slack="0"/>
<pin id="354" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="FRAME_OFFSET_load/1 "/>
</bind>
</comp>

<comp id="357" class="1004" name="BASE_ADDRESS_load_load_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="29" slack="0"/>
<pin id="359" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="BASE_ADDRESS_load/1 "/>
</bind>
</comp>

<comp id="362" class="1004" name="StgValue_51_store_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="32" slack="0"/>
<pin id="364" dir="0" index="1" bw="32" slack="0"/>
<pin id="365" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_51/1 "/>
</bind>
</comp>

<comp id="368" class="1004" name="StgValue_52_store_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="8" slack="0"/>
<pin id="370" dir="0" index="1" bw="8" slack="0"/>
<pin id="371" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_52/1 "/>
</bind>
</comp>

<comp id="374" class="1004" name="StgValue_53_store_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="32" slack="0"/>
<pin id="376" dir="0" index="1" bw="32" slack="0"/>
<pin id="377" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_53/1 "/>
</bind>
</comp>

<comp id="380" class="1004" name="tmp_3_cast4_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="29" slack="0"/>
<pin id="382" dir="0" index="1" bw="32" slack="0"/>
<pin id="383" dir="0" index="2" bw="3" slack="0"/>
<pin id="384" dir="0" index="3" bw="6" slack="0"/>
<pin id="385" dir="1" index="4" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_3_cast4/1 "/>
</bind>
</comp>

<comp id="391" class="1004" name="StgValue_55_store_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="29" slack="0"/>
<pin id="393" dir="0" index="1" bw="29" slack="0"/>
<pin id="394" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_55/1 "/>
</bind>
</comp>

<comp id="397" class="1004" name="i_op_assign_1_cast_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="29" slack="0"/>
<pin id="399" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_op_assign_1_cast/1 "/>
</bind>
</comp>

<comp id="401" class="1004" name="lhs_V_cast_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="8" slack="0"/>
<pin id="403" dir="1" index="1" bw="35" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="lhs_V_cast/1 "/>
</bind>
</comp>

<comp id="405" class="1004" name="rhs_V_cast_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="32" slack="0"/>
<pin id="407" dir="1" index="1" bw="35" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="rhs_V_cast/1 "/>
</bind>
</comp>

<comp id="409" class="1004" name="r_V_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="32" slack="0"/>
<pin id="411" dir="0" index="1" bw="8" slack="0"/>
<pin id="412" dir="1" index="2" bw="35" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V/1 "/>
</bind>
</comp>

<comp id="415" class="1004" name="tmp_8_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="32" slack="0"/>
<pin id="417" dir="0" index="1" bw="35" slack="0"/>
<pin id="418" dir="0" index="2" bw="3" slack="0"/>
<pin id="419" dir="0" index="3" bw="7" slack="0"/>
<pin id="420" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_8/1 "/>
</bind>
</comp>

<comp id="425" class="1004" name="offset_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="32" slack="0"/>
<pin id="427" dir="0" index="1" bw="29" slack="0"/>
<pin id="428" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="offset/1 "/>
</bind>
</comp>

<comp id="431" class="1004" name="FRAME_BUFFER_DIM_loa_load_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="32" slack="0"/>
<pin id="433" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="FRAME_BUFFER_DIM_loa/2 "/>
</bind>
</comp>

<comp id="435" class="1004" name="tmp_s_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="20" slack="0"/>
<pin id="437" dir="0" index="1" bw="32" slack="0"/>
<pin id="438" dir="0" index="2" bw="5" slack="0"/>
<pin id="439" dir="0" index="3" bw="6" slack="0"/>
<pin id="440" dir="1" index="4" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="445" class="1004" name="tmp_3_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="20" slack="0"/>
<pin id="447" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_3/2 "/>
</bind>
</comp>

<comp id="449" class="1004" name="tmp_1_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="32" slack="0"/>
<pin id="451" dir="0" index="1" bw="32" slack="0"/>
<pin id="452" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="455" class="1004" name="idx_1_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="32" slack="0"/>
<pin id="457" dir="0" index="1" bw="1" slack="0"/>
<pin id="458" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="idx_1/2 "/>
</bind>
</comp>

<comp id="461" class="1004" name="FRAME_BUFFER_NUMBER_s_load_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="8" slack="0"/>
<pin id="463" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="FRAME_BUFFER_NUMBER_s/2 "/>
</bind>
</comp>

<comp id="465" class="1004" name="tmp_2_cast_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="8" slack="0"/>
<pin id="467" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_2_cast/2 "/>
</bind>
</comp>

<comp id="469" class="1004" name="op2_assign_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="8" slack="0"/>
<pin id="471" dir="0" index="1" bw="1" slack="0"/>
<pin id="472" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="op2_assign/2 "/>
</bind>
</comp>

<comp id="475" class="1004" name="tmp_4_cast_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="8" slack="1"/>
<pin id="477" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_4_cast/2 "/>
</bind>
</comp>

<comp id="478" class="1004" name="tmp_5_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="9" slack="0"/>
<pin id="480" dir="0" index="1" bw="9" slack="0"/>
<pin id="481" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_5/2 "/>
</bind>
</comp>

<comp id="484" class="1004" name="tmp_7_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="8" slack="1"/>
<pin id="486" dir="0" index="1" bw="1" slack="0"/>
<pin id="487" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_7/2 "/>
</bind>
</comp>

<comp id="489" class="1004" name="p_tmp_7_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="1" slack="0"/>
<pin id="491" dir="0" index="1" bw="8" slack="0"/>
<pin id="492" dir="0" index="2" bw="8" slack="0"/>
<pin id="493" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_tmp_7/2 "/>
</bind>
</comp>

<comp id="497" class="1004" name="StgValue_82_store_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="8" slack="0"/>
<pin id="499" dir="0" index="1" bw="8" slack="0"/>
<pin id="500" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_82/2 "/>
</bind>
</comp>

<comp id="503" class="1004" name="frame_count_inner_lo_load_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="32" slack="0"/>
<pin id="505" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="frame_count_inner_lo/2 "/>
</bind>
</comp>

<comp id="507" class="1004" name="tmp_2_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="32" slack="0"/>
<pin id="509" dir="0" index="1" bw="1" slack="0"/>
<pin id="510" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_2/2 "/>
</bind>
</comp>

<comp id="514" class="1004" name="StgValue_85_store_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="32" slack="0"/>
<pin id="516" dir="0" index="1" bw="32" slack="0"/>
<pin id="517" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_85/2 "/>
</bind>
</comp>

<comp id="520" class="1004" name="exitcond_flatten_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="13" slack="0"/>
<pin id="522" dir="0" index="1" bw="13" slack="0"/>
<pin id="523" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten/3 "/>
</bind>
</comp>

<comp id="526" class="1004" name="indvar_flatten_next_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="13" slack="0"/>
<pin id="528" dir="0" index="1" bw="1" slack="0"/>
<pin id="529" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_next/3 "/>
</bind>
</comp>

<comp id="532" class="1004" name="j_s_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="10" slack="0"/>
<pin id="534" dir="0" index="1" bw="1" slack="0"/>
<pin id="535" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_s/3 "/>
</bind>
</comp>

<comp id="538" class="1004" name="tmp_4_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="4" slack="0"/>
<pin id="540" dir="0" index="1" bw="4" slack="0"/>
<pin id="541" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_4/3 "/>
</bind>
</comp>

<comp id="544" class="1004" name="j_mid2_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="1" slack="0"/>
<pin id="546" dir="0" index="1" bw="10" slack="0"/>
<pin id="547" dir="0" index="2" bw="10" slack="0"/>
<pin id="548" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="j_mid2/3 "/>
</bind>
</comp>

<comp id="552" class="1004" name="i_op_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="4" slack="0"/>
<pin id="554" dir="0" index="1" bw="1" slack="0"/>
<pin id="555" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_op/3 "/>
</bind>
</comp>

<comp id="558" class="1004" name="i_1_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="1" slack="0"/>
<pin id="560" dir="0" index="1" bw="4" slack="0"/>
<pin id="561" dir="0" index="2" bw="4" slack="0"/>
<pin id="562" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="i_1/3 "/>
</bind>
</comp>

<comp id="566" class="1004" name="tmp_11_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="56" slack="0"/>
<pin id="568" dir="0" index="1" bw="64" slack="1"/>
<pin id="569" dir="0" index="2" bw="5" slack="0"/>
<pin id="570" dir="0" index="3" bw="7" slack="0"/>
<pin id="571" dir="1" index="4" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_11/4 "/>
</bind>
</comp>

<comp id="576" class="1004" name="temp_1_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="1" slack="1"/>
<pin id="578" dir="0" index="1" bw="56" slack="0"/>
<pin id="579" dir="0" index="2" bw="56" slack="0"/>
<pin id="580" dir="1" index="3" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="temp_1/4 "/>
</bind>
</comp>

<comp id="583" class="1004" name="temp_2_fu_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="64" slack="0"/>
<pin id="585" dir="0" index="1" bw="8" slack="0"/>
<pin id="586" dir="0" index="2" bw="56" slack="0"/>
<pin id="587" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="temp_2/4 "/>
</bind>
</comp>

<comp id="592" class="1004" name="ifzero_fu_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="4" slack="1"/>
<pin id="594" dir="0" index="1" bw="4" slack="0"/>
<pin id="595" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="ifzero/4 "/>
</bind>
</comp>

<comp id="597" class="1004" name="tmp_10_fu_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="10" slack="1"/>
<pin id="599" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_10/4 "/>
</bind>
</comp>

<comp id="601" class="1004" name="tmp_9_fu_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="32" slack="2"/>
<pin id="603" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_9/5 "/>
</bind>
</comp>

<comp id="605" class="1004" name="base_ddr_addr_addr_fu_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="32" slack="0"/>
<pin id="607" dir="0" index="1" bw="32" slack="0"/>
<pin id="608" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="base_ddr_addr_addr/5 "/>
</bind>
</comp>

<comp id="612" class="1004" name="exitcond_fu_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="10" slack="0"/>
<pin id="614" dir="0" index="1" bw="10" slack="0"/>
<pin id="615" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/6 "/>
</bind>
</comp>

<comp id="618" class="1004" name="indvar_next_fu_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="10" slack="0"/>
<pin id="620" dir="0" index="1" bw="1" slack="0"/>
<pin id="621" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_next/6 "/>
</bind>
</comp>

<comp id="624" class="1004" name="indvar1_fu_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="10" slack="0"/>
<pin id="626" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="indvar1/6 "/>
</bind>
</comp>

<comp id="629" class="1004" name="offset_1_fu_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="32" slack="4"/>
<pin id="631" dir="0" index="1" bw="11" slack="0"/>
<pin id="632" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="offset_1/9 "/>
</bind>
</comp>

<comp id="638" class="1005" name="t_V_reg_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="8" slack="1"/>
<pin id="640" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="t_V "/>
</bind>
</comp>

<comp id="644" class="1005" name="offset_reg_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="32" slack="1"/>
<pin id="646" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="offset "/>
</bind>
</comp>

<comp id="649" class="1005" name="tmp_1_reg_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="1" slack="1"/>
<pin id="651" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="653" class="1005" name="idx_1_reg_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="32" slack="0"/>
<pin id="655" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="idx_1 "/>
</bind>
</comp>

<comp id="658" class="1005" name="exitcond_flatten_reg_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="1" slack="1"/>
<pin id="660" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_flatten "/>
</bind>
</comp>

<comp id="662" class="1005" name="indvar_flatten_next_reg_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="13" slack="0"/>
<pin id="664" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next "/>
</bind>
</comp>

<comp id="667" class="1005" name="tmp_4_reg_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="1" slack="1"/>
<pin id="669" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="672" class="1005" name="j_mid2_reg_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="10" slack="0"/>
<pin id="674" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="j_mid2 "/>
</bind>
</comp>

<comp id="678" class="1005" name="i_1_reg_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="4" slack="0"/>
<pin id="680" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="684" class="1005" name="temp_2_reg_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="64" slack="1"/>
<pin id="686" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="temp_2 "/>
</bind>
</comp>

<comp id="692" class="1005" name="base_ddr_addr_addr_reg_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="64" slack="2"/>
<pin id="694" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="base_ddr_addr_addr "/>
</bind>
</comp>

<comp id="698" class="1005" name="exitcond_reg_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="1" slack="1"/>
<pin id="700" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond "/>
</bind>
</comp>

<comp id="702" class="1005" name="indvar_next_reg_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="10" slack="0"/>
<pin id="704" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="indvar_next "/>
</bind>
</comp>

<comp id="707" class="1005" name="buffer_addr_1_reg_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="9" slack="1"/>
<pin id="709" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="buffer_addr_1 "/>
</bind>
</comp>

<comp id="712" class="1005" name="buffer_load_reg_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="64" slack="1"/>
<pin id="714" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="buffer_load "/>
</bind>
</comp>

<comp id="717" class="1005" name="offset_1_reg_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="32" slack="1"/>
<pin id="719" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="offset_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="163"><net_src comp="42" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="168"><net_src comp="36" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="16" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="174"><net_src comp="38" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="175"><net_src comp="14" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="180"><net_src comp="40" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="181"><net_src comp="12" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="186"><net_src comp="40" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="187"><net_src comp="10" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="192"><net_src comp="40" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="193"><net_src comp="8" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="199"><net_src comp="74" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="200"><net_src comp="4" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="206"><net_src comp="96" pin="0"/><net_sink comp="201" pin=0"/></net>

<net id="207"><net_src comp="6" pin="0"/><net_sink comp="201" pin=1"/></net>

<net id="212"><net_src comp="114" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="213"><net_src comp="0" pin="0"/><net_sink comp="208" pin=1"/></net>

<net id="219"><net_src comp="136" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="220"><net_src comp="138" pin="0"/><net_sink comp="214" pin=2"/></net>

<net id="227"><net_src comp="154" pin="0"/><net_sink comp="221" pin=0"/></net>

<net id="228"><net_src comp="156" pin="0"/><net_sink comp="221" pin=3"/></net>

<net id="229"><net_src comp="158" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="235"><net_src comp="102" pin="0"/><net_sink comp="230" pin=1"/></net>

<net id="243"><net_src comp="230" pin="3"/><net_sink comp="236" pin=3"/></net>

<net id="249"><net_src comp="102" pin="0"/><net_sink comp="244" pin=1"/></net>

<net id="250"><net_src comp="244" pin="3"/><net_sink comp="236" pin=0"/></net>

<net id="260"><net_src comp="176" pin="2"/><net_sink comp="254" pin=0"/></net>

<net id="279"><net_src comp="273" pin="4"/><net_sink comp="270" pin=0"/></net>

<net id="283"><net_src comp="48" pin="0"/><net_sink comp="280" pin=0"/></net>

<net id="290"><net_src comp="280" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="294"><net_src comp="98" pin="0"/><net_sink comp="291" pin=0"/></net>

<net id="301"><net_src comp="291" pin="1"/><net_sink comp="295" pin=2"/></net>

<net id="305"><net_src comp="100" pin="0"/><net_sink comp="302" pin=0"/></net>

<net id="312"><net_src comp="302" pin="1"/><net_sink comp="306" pin=2"/></net>

<net id="316"><net_src comp="102" pin="0"/><net_sink comp="313" pin=0"/></net>

<net id="323"><net_src comp="313" pin="1"/><net_sink comp="317" pin=2"/></net>

<net id="324"><net_src comp="317" pin="4"/><net_sink comp="313" pin=0"/></net>

<net id="328"><net_src comp="104" pin="0"/><net_sink comp="325" pin=0"/></net>

<net id="335"><net_src comp="325" pin="1"/><net_sink comp="329" pin=2"/></net>

<net id="339"><net_src comp="100" pin="0"/><net_sink comp="336" pin=0"/></net>

<net id="346"><net_src comp="336" pin="1"/><net_sink comp="340" pin=0"/></net>

<net id="350"><net_src comp="18" pin="0"/><net_sink comp="347" pin=0"/></net>

<net id="351"><net_src comp="347" pin="1"/><net_sink comp="194" pin=2"/></net>

<net id="355"><net_src comp="20" pin="0"/><net_sink comp="352" pin=0"/></net>

<net id="356"><net_src comp="352" pin="1"/><net_sink comp="254" pin=2"/></net>

<net id="360"><net_src comp="22" pin="0"/><net_sink comp="357" pin=0"/></net>

<net id="361"><net_src comp="357" pin="1"/><net_sink comp="264" pin=2"/></net>

<net id="366"><net_src comp="182" pin="2"/><net_sink comp="362" pin=0"/></net>

<net id="367"><net_src comp="24" pin="0"/><net_sink comp="362" pin=1"/></net>

<net id="372"><net_src comp="170" pin="2"/><net_sink comp="368" pin=0"/></net>

<net id="373"><net_src comp="26" pin="0"/><net_sink comp="368" pin=1"/></net>

<net id="378"><net_src comp="176" pin="2"/><net_sink comp="374" pin=0"/></net>

<net id="379"><net_src comp="20" pin="0"/><net_sink comp="374" pin=1"/></net>

<net id="386"><net_src comp="76" pin="0"/><net_sink comp="380" pin=0"/></net>

<net id="387"><net_src comp="188" pin="2"/><net_sink comp="380" pin=1"/></net>

<net id="388"><net_src comp="78" pin="0"/><net_sink comp="380" pin=2"/></net>

<net id="389"><net_src comp="80" pin="0"/><net_sink comp="380" pin=3"/></net>

<net id="390"><net_src comp="380" pin="4"/><net_sink comp="264" pin=0"/></net>

<net id="395"><net_src comp="380" pin="4"/><net_sink comp="391" pin=0"/></net>

<net id="396"><net_src comp="22" pin="0"/><net_sink comp="391" pin=1"/></net>

<net id="400"><net_src comp="264" pin="4"/><net_sink comp="397" pin=0"/></net>

<net id="404"><net_src comp="347" pin="1"/><net_sink comp="401" pin=0"/></net>

<net id="408"><net_src comp="254" pin="4"/><net_sink comp="405" pin=0"/></net>

<net id="413"><net_src comp="405" pin="1"/><net_sink comp="409" pin=0"/></net>

<net id="414"><net_src comp="401" pin="1"/><net_sink comp="409" pin=1"/></net>

<net id="421"><net_src comp="82" pin="0"/><net_sink comp="415" pin=0"/></net>

<net id="422"><net_src comp="409" pin="2"/><net_sink comp="415" pin=1"/></net>

<net id="423"><net_src comp="78" pin="0"/><net_sink comp="415" pin=2"/></net>

<net id="424"><net_src comp="84" pin="0"/><net_sink comp="415" pin=3"/></net>

<net id="429"><net_src comp="415" pin="4"/><net_sink comp="425" pin=0"/></net>

<net id="430"><net_src comp="397" pin="1"/><net_sink comp="425" pin=1"/></net>

<net id="434"><net_src comp="24" pin="0"/><net_sink comp="431" pin=0"/></net>

<net id="441"><net_src comp="86" pin="0"/><net_sink comp="435" pin=0"/></net>

<net id="442"><net_src comp="431" pin="1"/><net_sink comp="435" pin=1"/></net>

<net id="443"><net_src comp="88" pin="0"/><net_sink comp="435" pin=2"/></net>

<net id="444"><net_src comp="80" pin="0"/><net_sink comp="435" pin=3"/></net>

<net id="448"><net_src comp="435" pin="4"/><net_sink comp="445" pin=0"/></net>

<net id="453"><net_src comp="284" pin="4"/><net_sink comp="449" pin=0"/></net>

<net id="454"><net_src comp="445" pin="1"/><net_sink comp="449" pin=1"/></net>

<net id="459"><net_src comp="284" pin="4"/><net_sink comp="455" pin=0"/></net>

<net id="460"><net_src comp="60" pin="0"/><net_sink comp="455" pin=1"/></net>

<net id="464"><net_src comp="26" pin="0"/><net_sink comp="461" pin=0"/></net>

<net id="468"><net_src comp="461" pin="1"/><net_sink comp="465" pin=0"/></net>

<net id="473"><net_src comp="465" pin="1"/><net_sink comp="469" pin=0"/></net>

<net id="474"><net_src comp="90" pin="0"/><net_sink comp="469" pin=1"/></net>

<net id="482"><net_src comp="475" pin="1"/><net_sink comp="478" pin=0"/></net>

<net id="483"><net_src comp="469" pin="2"/><net_sink comp="478" pin=1"/></net>

<net id="488"><net_src comp="92" pin="0"/><net_sink comp="484" pin=1"/></net>

<net id="494"><net_src comp="478" pin="2"/><net_sink comp="489" pin=0"/></net>

<net id="495"><net_src comp="94" pin="0"/><net_sink comp="489" pin=1"/></net>

<net id="496"><net_src comp="484" pin="2"/><net_sink comp="489" pin=2"/></net>

<net id="501"><net_src comp="489" pin="3"/><net_sink comp="497" pin=0"/></net>

<net id="502"><net_src comp="18" pin="0"/><net_sink comp="497" pin=1"/></net>

<net id="506"><net_src comp="28" pin="0"/><net_sink comp="503" pin=0"/></net>

<net id="511"><net_src comp="503" pin="1"/><net_sink comp="507" pin=0"/></net>

<net id="512"><net_src comp="60" pin="0"/><net_sink comp="507" pin=1"/></net>

<net id="513"><net_src comp="507" pin="2"/><net_sink comp="201" pin=2"/></net>

<net id="518"><net_src comp="507" pin="2"/><net_sink comp="514" pin=0"/></net>

<net id="519"><net_src comp="28" pin="0"/><net_sink comp="514" pin=1"/></net>

<net id="524"><net_src comp="295" pin="4"/><net_sink comp="520" pin=0"/></net>

<net id="525"><net_src comp="106" pin="0"/><net_sink comp="520" pin=1"/></net>

<net id="530"><net_src comp="295" pin="4"/><net_sink comp="526" pin=0"/></net>

<net id="531"><net_src comp="108" pin="0"/><net_sink comp="526" pin=1"/></net>

<net id="536"><net_src comp="306" pin="4"/><net_sink comp="532" pin=0"/></net>

<net id="537"><net_src comp="110" pin="0"/><net_sink comp="532" pin=1"/></net>

<net id="542"><net_src comp="329" pin="4"/><net_sink comp="538" pin=0"/></net>

<net id="543"><net_src comp="112" pin="0"/><net_sink comp="538" pin=1"/></net>

<net id="549"><net_src comp="538" pin="2"/><net_sink comp="544" pin=0"/></net>

<net id="550"><net_src comp="532" pin="2"/><net_sink comp="544" pin=1"/></net>

<net id="551"><net_src comp="306" pin="4"/><net_sink comp="544" pin=2"/></net>

<net id="556"><net_src comp="329" pin="4"/><net_sink comp="552" pin=0"/></net>

<net id="557"><net_src comp="116" pin="0"/><net_sink comp="552" pin=1"/></net>

<net id="563"><net_src comp="538" pin="2"/><net_sink comp="558" pin=0"/></net>

<net id="564"><net_src comp="116" pin="0"/><net_sink comp="558" pin=1"/></net>

<net id="565"><net_src comp="552" pin="2"/><net_sink comp="558" pin=2"/></net>

<net id="572"><net_src comp="124" pin="0"/><net_sink comp="566" pin=0"/></net>

<net id="573"><net_src comp="313" pin="1"/><net_sink comp="566" pin=1"/></net>

<net id="574"><net_src comp="126" pin="0"/><net_sink comp="566" pin=2"/></net>

<net id="575"><net_src comp="128" pin="0"/><net_sink comp="566" pin=3"/></net>

<net id="581"><net_src comp="130" pin="0"/><net_sink comp="576" pin=1"/></net>

<net id="582"><net_src comp="566" pin="4"/><net_sink comp="576" pin=2"/></net>

<net id="588"><net_src comp="132" pin="0"/><net_sink comp="583" pin=0"/></net>

<net id="589"><net_src comp="208" pin="2"/><net_sink comp="583" pin=1"/></net>

<net id="590"><net_src comp="576" pin="3"/><net_sink comp="583" pin=2"/></net>

<net id="591"><net_src comp="583" pin="3"/><net_sink comp="236" pin=4"/></net>

<net id="596"><net_src comp="112" pin="0"/><net_sink comp="592" pin=1"/></net>

<net id="600"><net_src comp="597" pin="1"/><net_sink comp="230" pin=2"/></net>

<net id="604"><net_src comp="270" pin="1"/><net_sink comp="601" pin=0"/></net>

<net id="609"><net_src comp="2" pin="0"/><net_sink comp="605" pin=0"/></net>

<net id="610"><net_src comp="601" pin="1"/><net_sink comp="605" pin=1"/></net>

<net id="611"><net_src comp="605" pin="2"/><net_sink comp="214" pin=1"/></net>

<net id="616"><net_src comp="340" pin="4"/><net_sink comp="612" pin=0"/></net>

<net id="617"><net_src comp="140" pin="0"/><net_sink comp="612" pin=1"/></net>

<net id="622"><net_src comp="340" pin="4"/><net_sink comp="618" pin=0"/></net>

<net id="623"><net_src comp="110" pin="0"/><net_sink comp="618" pin=1"/></net>

<net id="627"><net_src comp="340" pin="4"/><net_sink comp="624" pin=0"/></net>

<net id="628"><net_src comp="624" pin="1"/><net_sink comp="244" pin=2"/></net>

<net id="633"><net_src comp="270" pin="1"/><net_sink comp="629" pin=0"/></net>

<net id="634"><net_src comp="138" pin="0"/><net_sink comp="629" pin=1"/></net>

<net id="641"><net_src comp="347" pin="1"/><net_sink comp="638" pin=0"/></net>

<net id="642"><net_src comp="638" pin="1"/><net_sink comp="475" pin=0"/></net>

<net id="643"><net_src comp="638" pin="1"/><net_sink comp="484" pin=0"/></net>

<net id="647"><net_src comp="425" pin="2"/><net_sink comp="644" pin=0"/></net>

<net id="648"><net_src comp="644" pin="1"/><net_sink comp="273" pin=0"/></net>

<net id="652"><net_src comp="449" pin="2"/><net_sink comp="649" pin=0"/></net>

<net id="656"><net_src comp="455" pin="2"/><net_sink comp="653" pin=0"/></net>

<net id="657"><net_src comp="653" pin="1"/><net_sink comp="284" pin=2"/></net>

<net id="661"><net_src comp="520" pin="2"/><net_sink comp="658" pin=0"/></net>

<net id="665"><net_src comp="526" pin="2"/><net_sink comp="662" pin=0"/></net>

<net id="666"><net_src comp="662" pin="1"/><net_sink comp="295" pin=0"/></net>

<net id="670"><net_src comp="538" pin="2"/><net_sink comp="667" pin=0"/></net>

<net id="671"><net_src comp="667" pin="1"/><net_sink comp="576" pin=0"/></net>

<net id="675"><net_src comp="544" pin="3"/><net_sink comp="672" pin=0"/></net>

<net id="676"><net_src comp="672" pin="1"/><net_sink comp="306" pin=0"/></net>

<net id="677"><net_src comp="672" pin="1"/><net_sink comp="597" pin=0"/></net>

<net id="681"><net_src comp="558" pin="3"/><net_sink comp="678" pin=0"/></net>

<net id="682"><net_src comp="678" pin="1"/><net_sink comp="329" pin=0"/></net>

<net id="683"><net_src comp="678" pin="1"/><net_sink comp="592" pin=0"/></net>

<net id="687"><net_src comp="583" pin="3"/><net_sink comp="684" pin=0"/></net>

<net id="688"><net_src comp="684" pin="1"/><net_sink comp="317" pin=0"/></net>

<net id="695"><net_src comp="605" pin="2"/><net_sink comp="692" pin=0"/></net>

<net id="696"><net_src comp="692" pin="1"/><net_sink comp="221" pin=1"/></net>

<net id="697"><net_src comp="692" pin="1"/><net_sink comp="214" pin=1"/></net>

<net id="701"><net_src comp="612" pin="2"/><net_sink comp="698" pin=0"/></net>

<net id="705"><net_src comp="618" pin="2"/><net_sink comp="702" pin=0"/></net>

<net id="706"><net_src comp="702" pin="1"/><net_sink comp="340" pin=2"/></net>

<net id="710"><net_src comp="244" pin="3"/><net_sink comp="707" pin=0"/></net>

<net id="711"><net_src comp="707" pin="1"/><net_sink comp="236" pin=0"/></net>

<net id="715"><net_src comp="236" pin="2"/><net_sink comp="712" pin=0"/></net>

<net id="716"><net_src comp="712" pin="1"/><net_sink comp="221" pin=2"/></net>

<net id="720"><net_src comp="629" pin="2"/><net_sink comp="717" pin=0"/></net>

<net id="721"><net_src comp="717" pin="1"/><net_sink comp="273" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: base_ddr_addr | {5 8 9 10 11 12 13 }
	Port: frame_index_V | {1 }
	Port: frame_count | {2 }
	Port: inner_index_V | {2 }
	Port: FRAME_OFFSET | {1 }
	Port: BASE_ADDRESS_r | {1 }
	Port: FRAME_BUFFER_DIM_r | {1 }
	Port: FRAME_BUFFER_NUMBER_r | {1 }
	Port: frame_count_inner | {2 }
 - Input state : 
	Port: axis_to_ddr_writer : inputStream_V | {3 }
	Port: axis_to_ddr_writer : base_address | {1 }
	Port: axis_to_ddr_writer : frame_buffer_dim | {1 }
	Port: axis_to_ddr_writer : frame_buffer_offset | {1 }
	Port: axis_to_ddr_writer : frame_buffer_number | {1 }
	Port: axis_to_ddr_writer : update_intr | {1 }
	Port: axis_to_ddr_writer : inner_index_V | {1 }
	Port: axis_to_ddr_writer : FRAME_OFFSET | {1 }
	Port: axis_to_ddr_writer : BASE_ADDRESS_r | {1 }
	Port: axis_to_ddr_writer : FRAME_BUFFER_DIM_r | {2 }
	Port: axis_to_ddr_writer : FRAME_BUFFER_NUMBER_r | {2 }
	Port: axis_to_ddr_writer : frame_count_inner | {2 }
  - Chain level:
	State 1
		StgValue_40 : 1
		StgValue_43 : 1
		StgValue_55 : 1
		i_op_assign : 1
		i_op_assign_1 : 1
		i_op_assign_1_cast : 2
		lhs_V_cast : 1
		rhs_V_cast : 2
		r_V : 3
		tmp_8 : 4
		offset : 5
	State 2
		tmp_s : 1
		tmp_3 : 2
		tmp_1 : 3
		idx_1 : 1
		StgValue_73 : 4
		tmp_2_cast : 1
		op2_assign : 2
		tmp_5 : 3
		p_tmp_7 : 4
		StgValue_82 : 5
		tmp_2 : 1
		StgValue_85 : 2
		StgValue_86 : 2
	State 3
		exitcond_flatten : 1
		indvar_flatten_next : 1
		StgValue_94 : 2
		j_s : 1
		tmp_4 : 1
		j_mid2 : 2
		i_op : 1
		i_1 : 2
	State 4
		temp_1 : 1
		temp_2 : 2
		empty : 1
		StgValue_109 : 1
		buffer_addr : 1
		StgValue_112 : 3
	State 5
		base_ddr_addr_addr : 1
		base_ddr_addr_addr_1 : 2
	State 6
		exitcond : 1
		indvar_next : 1
		StgValue_123 : 2
		indvar1 : 1
		buffer_addr_1 : 2
		buffer_load : 3
	State 7
	State 8
		burstwrite_rend : 1
	State 9
	State 10
	State 11
	State 12
	State 13


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------|---------|---------|---------|
| Operation|          Functional Unit          |  DSP48E |    FF   |   LUT   |
|----------|-----------------------------------|---------|---------|---------|
|          |           offset_fu_425           |    0    |    0    |    39   |
|          |            idx_1_fu_455           |    0    |    0    |    39   |
|          |         op2_assign_fu_469         |    0    |    0    |    15   |
|          |            tmp_7_fu_484           |    0    |    0    |    15   |
|    add   |            tmp_2_fu_507           |    0    |    0    |    39   |
|          |     indvar_flatten_next_fu_526    |    0    |    0    |    20   |
|          |             j_s_fu_532            |    0    |    0    |    17   |
|          |            i_op_fu_552            |    0    |    0    |    12   |
|          |         indvar_next_fu_618        |    0    |    0    |    17   |
|          |          offset_1_fu_629          |    0    |    0    |    39   |
|----------|-----------------------------------|---------|---------|---------|
|          |            tmp_1_fu_449           |    0    |    0    |    20   |
|          |            tmp_5_fu_478           |    0    |    0    |    13   |
|   icmp   |      exitcond_flatten_fu_520      |    0    |    0    |    13   |
|          |            tmp_4_fu_538           |    0    |    0    |    9    |
|          |           ifzero_fu_592           |    0    |    0    |    9    |
|          |          exitcond_fu_612          |    0    |    0    |    13   |
|----------|-----------------------------------|---------|---------|---------|
|          |           p_tmp_7_fu_489          |    0    |    0    |    8    |
|  select  |           j_mid2_fu_544           |    0    |    0    |    10   |
|          |             i_1_fu_558            |    0    |    0    |    4    |
|          |           temp_1_fu_576           |    0    |    0    |    55   |
|----------|-----------------------------------|---------|---------|---------|
|    mul   |             r_V_fu_409            |    3    |    0    |    20   |
|----------|-----------------------------------|---------|---------|---------|
|          |    update_intr_read_read_fu_164   |    0    |    0    |    0    |
|          | frame_buffer_number_s_read_fu_170 |    0    |    0    |    0    |
|   read   | frame_buffer_offset_s_read_fu_176 |    0    |    0    |    0    |
|          |  frame_buffer_dim_rea_read_fu_182 |    0    |    0    |    0    |
|          |   base_address_read_read_fu_188   |    0    |    0    |    0    |
|          |          grp_read_fu_208          |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|          |      StgValue_43_write_fu_194     |    0    |    0    |    0    |
|   write  |      StgValue_86_write_fu_201     |    0    |    0    |    0    |
|          |     StgValue_131_write_fu_221     |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
| writeresp|        grp_writeresp_fu_214       |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|          |         tmp_3_cast4_fu_380        |    0    |    0    |    0    |
|partselect|            tmp_8_fu_415           |    0    |    0    |    0    |
|          |            tmp_s_fu_435           |    0    |    0    |    0    |
|          |           tmp_11_fu_566           |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|          |     i_op_assign_1_cast_fu_397     |    0    |    0    |    0    |
|          |         lhs_V_cast_fu_401         |    0    |    0    |    0    |
|          |         rhs_V_cast_fu_405         |    0    |    0    |    0    |
|   zext   |            tmp_3_fu_445           |    0    |    0    |    0    |
|          |         tmp_2_cast_fu_465         |    0    |    0    |    0    |
|          |         tmp_4_cast_fu_475         |    0    |    0    |    0    |
|          |           tmp_10_fu_597           |    0    |    0    |    0    |
|          |           indvar1_fu_624          |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|bitconcatenate|           temp_2_fu_583           |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|   sext   |            tmp_9_fu_601           |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|   Total  |                                   |    3    |    0    |   426   |
|----------|-----------------------------------|---------|---------|---------|

Memories:
+------+--------+--------+--------+
|      |  BRAM  |   FF   |   LUT  |
+------+--------+--------+--------+
|buffer|    2   |    0   |    0   |
+------+--------+--------+--------+
| Total|    2   |    0   |    0   |
+------+--------+--------+--------+

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
| base_ddr_addr_addr_reg_692|   64   |
|   buffer_addr_1_reg_707   |    9   |
|    buffer_load_reg_712    |   64   |
|  exitcond_flatten_reg_658 |    1   |
|      exitcond_reg_698     |    1   |
|        i_1_reg_678        |    4   |
|   i_op_assign_1_reg_261   |   29   |
|    i_op_assign_reg_251    |   32   |
|         i_reg_325         |    4   |
|       idx_1_reg_653       |   32   |
|        idx_reg_280        |   32   |
|indvar_flatten_next_reg_662|   13   |
|   indvar_flatten_reg_291  |   13   |
|    indvar_next_reg_702    |   10   |
|       indvar_reg_336      |   10   |
|       j_mid2_reg_672      |   10   |
|         j_reg_302         |   10   |
|      offset1_reg_270      |   32   |
|      offset_1_reg_717     |   32   |
|       offset_reg_644      |   32   |
|        t_V_reg_638        |    8   |
|       temp_2_reg_684      |   64   |
|        temp_reg_313       |   64   |
|       tmp_1_reg_649       |    1   |
|       tmp_4_reg_667       |    1   |
+---------------------------+--------+
|           Total           |   572  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|----------------------|------|------|------|--------||---------||---------|
|         Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------|------|------|------|--------||---------||---------|
| grp_writeresp_fu_214 |  p0  |   2  |   1  |    2   |
| grp_writeresp_fu_214 |  p1  |   2  |  64  |   128  ||    9    |
|   grp_access_fu_236  |  p0  |   2  |   9  |   18   ||    9    |
|     temp_reg_313     |  p0  |   2  |  64  |   128  ||    9    |
|----------------------|------|------|------|--------||---------||---------|
|         Total        |      |      |      |   276  ||  2.624  ||    27   |
|----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    3   |    -   |    0   |   426  |
|   Memory  |    2   |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |    2   |    -   |   27   |
|  Register |    -   |    -   |    -   |   572  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    2   |    3   |    2   |   572  |   453  |
+-----------+--------+--------+--------+--------+--------+
