--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/home/user/.local/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise
-v 3 -s 10 -n 3 -fastpaths -xml test1.twx test1.ncd -o test1.twr test1.pcf -ucf
test1.ucf

Design file:              test1.ncd
Physical constraint file: test1.pcf
Device,package,speed:     xc4vsx35,ff668,-10 (PRODUCTION 1.71 2013-10-13, STEPPING level 1)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "i_clock_IBUF1" PERIOD = 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 552621 paths analyzed, 42968 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.902ns.
--------------------------------------------------------------------------------

Paths for end point tfm_inst/inst_addfp/blk000004f7 (SLICE_X45Y77.SR), 35 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.098ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/CalculateTa_mux (FF)
  Destination:          tfm_inst/inst_addfp/blk000004f7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.755ns (Levels of Logic = 3)
  Clock Path Skew:      -0.147ns (1.703 - 1.850)
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/CalculateTa_mux to tfm_inst/inst_addfp/blk000004f7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y65.YQ      Tcko                  0.340   tfm_inst/CalculateTa_mux
                                                       tfm_inst/CalculateTa_mux
    SLICE_X43Y86.G1      net (fanout=327)      2.733   tfm_inst/CalculateTa_mux
    SLICE_X43Y86.Y       Tilo                  0.194   tfm_inst/inst_CalculatePixOsCPSP/inst_calculateKGain/divfpb_internal<19>
                                                       tfm_inst/fixed2floata<0>22
    SLICE_X35Y87.F3      net (fanout=181)      1.757   tfm_inst/N287
    SLICE_X35Y87.X       Tilo                  0.194   tfm_inst/addfpr<22>
                                                       tfm_inst/addfpce98
    SLICE_X27Y74.F4      net (fanout=478)      1.035   tfm_inst/addfpce
    SLICE_X27Y74.X       Tilo                  0.194   tfm_inst/inst_calculateTa/divfpa<6>
                                                       tfm_inst/inst_addfp/blk00000478
    SLICE_X45Y77.SR      net (fanout=19)       2.271   tfm_inst/inst_addfp/sig000005a1
    SLICE_X45Y77.CLK     Tsrck                 1.037   tfm_inst/addfpr<2>
                                                       tfm_inst/inst_addfp/blk000004f7
    -------------------------------------------------  ---------------------------
    Total                                      9.755ns (1.959ns logic, 7.796ns route)
                                                       (20.1% logic, 79.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.339ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/CalculateVdd_mux (FF)
  Destination:          tfm_inst/inst_addfp/blk000004f7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.514ns (Levels of Logic = 3)
  Clock Path Skew:      -0.147ns (1.703 - 1.850)
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/CalculateVdd_mux to tfm_inst/inst_addfp/blk000004f7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y64.XQ      Tcko                  0.360   tfm_inst/CalculateVdd_mux
                                                       tfm_inst/CalculateVdd_mux
    SLICE_X43Y86.G2      net (fanout=294)      2.472   tfm_inst/CalculateVdd_mux
    SLICE_X43Y86.Y       Tilo                  0.194   tfm_inst/inst_CalculatePixOsCPSP/inst_calculateKGain/divfpb_internal<19>
                                                       tfm_inst/fixed2floata<0>22
    SLICE_X35Y87.F3      net (fanout=181)      1.757   tfm_inst/N287
    SLICE_X35Y87.X       Tilo                  0.194   tfm_inst/addfpr<22>
                                                       tfm_inst/addfpce98
    SLICE_X27Y74.F4      net (fanout=478)      1.035   tfm_inst/addfpce
    SLICE_X27Y74.X       Tilo                  0.194   tfm_inst/inst_calculateTa/divfpa<6>
                                                       tfm_inst/inst_addfp/blk00000478
    SLICE_X45Y77.SR      net (fanout=19)       2.271   tfm_inst/inst_addfp/sig000005a1
    SLICE_X45Y77.CLK     Tsrck                 1.037   tfm_inst/addfpr<2>
                                                       tfm_inst/inst_addfp/blk000004f7
    -------------------------------------------------  ---------------------------
    Total                                      9.514ns (1.979ns logic, 7.535ns route)
                                                       (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.450ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/CalculatePixOsCPSP_mux (FF)
  Destination:          tfm_inst/inst_addfp/blk000004f7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.447ns (Levels of Logic = 5)
  Clock Path Skew:      -0.103ns (1.703 - 1.806)
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/CalculatePixOsCPSP_mux to tfm_inst/inst_addfp/blk000004f7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y81.YQ      Tcko                  0.360   tfm_inst/CalculatePixOsCPSP_mux
                                                       tfm_inst/CalculatePixOsCPSP_mux
    SLICE_X39Y63.G3      net (fanout=315)      1.541   tfm_inst/CalculatePixOsCPSP_mux
    SLICE_X39Y63.Y       Tilo                  0.194   tfm_inst/fixed2floatr<15>
                                                       tfm_inst/fixed2floata<0>11
    SLICE_X35Y72.F1      net (fanout=204)      1.087   tfm_inst/N281
    SLICE_X35Y72.X       Tilo                  0.194   tfm_inst/inst_calculateVdd/inst_ExtractVDDParameters/o_kvdd<3>
                                                       tfm_inst/addfpce8_SW0
    SLICE_X35Y87.G1      net (fanout=1)        0.987   N3175
    SLICE_X35Y87.Y       Tilo                  0.194   tfm_inst/addfpr<22>
                                                       tfm_inst/addfpce8
    SLICE_X35Y87.F4      net (fanout=1)        0.159   tfm_inst/addfpce8/O
    SLICE_X35Y87.X       Tilo                  0.194   tfm_inst/addfpr<22>
                                                       tfm_inst/addfpce98
    SLICE_X27Y74.F4      net (fanout=478)      1.035   tfm_inst/addfpce
    SLICE_X27Y74.X       Tilo                  0.194   tfm_inst/inst_calculateTa/divfpa<6>
                                                       tfm_inst/inst_addfp/blk00000478
    SLICE_X45Y77.SR      net (fanout=19)       2.271   tfm_inst/inst_addfp/sig000005a1
    SLICE_X45Y77.CLK     Tsrck                 1.037   tfm_inst/addfpr<2>
                                                       tfm_inst/inst_addfp/blk000004f7
    -------------------------------------------------  ---------------------------
    Total                                      9.447ns (2.367ns logic, 7.080ns route)
                                                       (25.1% logic, 74.9% route)

--------------------------------------------------------------------------------

Paths for end point tfm_inst/inst_addfp/blk000004e5 (SLICE_X46Y75.SR), 35 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.223ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/CalculateTa_mux (FF)
  Destination:          tfm_inst/inst_addfp/blk000004e5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.655ns (Levels of Logic = 3)
  Clock Path Skew:      -0.122ns (1.728 - 1.850)
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/CalculateTa_mux to tfm_inst/inst_addfp/blk000004e5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y65.YQ      Tcko                  0.340   tfm_inst/CalculateTa_mux
                                                       tfm_inst/CalculateTa_mux
    SLICE_X43Y86.G1      net (fanout=327)      2.733   tfm_inst/CalculateTa_mux
    SLICE_X43Y86.Y       Tilo                  0.194   tfm_inst/inst_CalculatePixOsCPSP/inst_calculateKGain/divfpb_internal<19>
                                                       tfm_inst/fixed2floata<0>22
    SLICE_X35Y87.F3      net (fanout=181)      1.757   tfm_inst/N287
    SLICE_X35Y87.X       Tilo                  0.194   tfm_inst/addfpr<22>
                                                       tfm_inst/addfpce98
    SLICE_X27Y74.F4      net (fanout=478)      1.035   tfm_inst/addfpce
    SLICE_X27Y74.X       Tilo                  0.194   tfm_inst/inst_calculateTa/divfpa<6>
                                                       tfm_inst/inst_addfp/blk00000478
    SLICE_X46Y75.SR      net (fanout=19)       2.051   tfm_inst/inst_addfp/sig000005a1
    SLICE_X46Y75.CLK     Tsrck                 1.157   tfm_inst/addfpr<15>
                                                       tfm_inst/inst_addfp/blk000004e5
    -------------------------------------------------  ---------------------------
    Total                                      9.655ns (2.079ns logic, 7.576ns route)
                                                       (21.5% logic, 78.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.464ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/CalculateVdd_mux (FF)
  Destination:          tfm_inst/inst_addfp/blk000004e5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.414ns (Levels of Logic = 3)
  Clock Path Skew:      -0.122ns (1.728 - 1.850)
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/CalculateVdd_mux to tfm_inst/inst_addfp/blk000004e5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y64.XQ      Tcko                  0.360   tfm_inst/CalculateVdd_mux
                                                       tfm_inst/CalculateVdd_mux
    SLICE_X43Y86.G2      net (fanout=294)      2.472   tfm_inst/CalculateVdd_mux
    SLICE_X43Y86.Y       Tilo                  0.194   tfm_inst/inst_CalculatePixOsCPSP/inst_calculateKGain/divfpb_internal<19>
                                                       tfm_inst/fixed2floata<0>22
    SLICE_X35Y87.F3      net (fanout=181)      1.757   tfm_inst/N287
    SLICE_X35Y87.X       Tilo                  0.194   tfm_inst/addfpr<22>
                                                       tfm_inst/addfpce98
    SLICE_X27Y74.F4      net (fanout=478)      1.035   tfm_inst/addfpce
    SLICE_X27Y74.X       Tilo                  0.194   tfm_inst/inst_calculateTa/divfpa<6>
                                                       tfm_inst/inst_addfp/blk00000478
    SLICE_X46Y75.SR      net (fanout=19)       2.051   tfm_inst/inst_addfp/sig000005a1
    SLICE_X46Y75.CLK     Tsrck                 1.157   tfm_inst/addfpr<15>
                                                       tfm_inst/inst_addfp/blk000004e5
    -------------------------------------------------  ---------------------------
    Total                                      9.414ns (2.099ns logic, 7.315ns route)
                                                       (22.3% logic, 77.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.575ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/CalculatePixOsCPSP_mux (FF)
  Destination:          tfm_inst/inst_addfp/blk000004e5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.347ns (Levels of Logic = 5)
  Clock Path Skew:      -0.078ns (1.728 - 1.806)
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/CalculatePixOsCPSP_mux to tfm_inst/inst_addfp/blk000004e5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y81.YQ      Tcko                  0.360   tfm_inst/CalculatePixOsCPSP_mux
                                                       tfm_inst/CalculatePixOsCPSP_mux
    SLICE_X39Y63.G3      net (fanout=315)      1.541   tfm_inst/CalculatePixOsCPSP_mux
    SLICE_X39Y63.Y       Tilo                  0.194   tfm_inst/fixed2floatr<15>
                                                       tfm_inst/fixed2floata<0>11
    SLICE_X35Y72.F1      net (fanout=204)      1.087   tfm_inst/N281
    SLICE_X35Y72.X       Tilo                  0.194   tfm_inst/inst_calculateVdd/inst_ExtractVDDParameters/o_kvdd<3>
                                                       tfm_inst/addfpce8_SW0
    SLICE_X35Y87.G1      net (fanout=1)        0.987   N3175
    SLICE_X35Y87.Y       Tilo                  0.194   tfm_inst/addfpr<22>
                                                       tfm_inst/addfpce8
    SLICE_X35Y87.F4      net (fanout=1)        0.159   tfm_inst/addfpce8/O
    SLICE_X35Y87.X       Tilo                  0.194   tfm_inst/addfpr<22>
                                                       tfm_inst/addfpce98
    SLICE_X27Y74.F4      net (fanout=478)      1.035   tfm_inst/addfpce
    SLICE_X27Y74.X       Tilo                  0.194   tfm_inst/inst_calculateTa/divfpa<6>
                                                       tfm_inst/inst_addfp/blk00000478
    SLICE_X46Y75.SR      net (fanout=19)       2.051   tfm_inst/inst_addfp/sig000005a1
    SLICE_X46Y75.CLK     Tsrck                 1.157   tfm_inst/addfpr<15>
                                                       tfm_inst/inst_addfp/blk000004e5
    -------------------------------------------------  ---------------------------
    Total                                      9.347ns (2.487ns logic, 6.860ns route)
                                                       (26.6% logic, 73.4% route)

--------------------------------------------------------------------------------

Paths for end point tfm_inst/inst_subfp/blk000002f6 (SLICE_X10Y165.CE), 21 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.238ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/CalculatePixOsCPSP_mux (FF)
  Destination:          tfm_inst/inst_subfp/blk000002f6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.762ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/CalculatePixOsCPSP_mux to tfm_inst/inst_subfp/blk000002f6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y81.YQ      Tcko                  0.360   tfm_inst/CalculatePixOsCPSP_mux
                                                       tfm_inst/CalculatePixOsCPSP_mux
    SLICE_X31Y104.G4     net (fanout=315)      2.518   tfm_inst/CalculatePixOsCPSP_mux
    SLICE_X31Y104.Y      Tilo                  0.194   tfm_inst/inst_CalculateAlphaComp/fptmp2<0>
                                                       tfm_inst/subfpond11
    SLICE_X31Y104.F3     net (fanout=1)        0.222   tfm_inst/subfpond11/O
    SLICE_X31Y104.X      Tilo                  0.194   tfm_inst/inst_CalculateAlphaComp/fptmp2<0>
                                                       tfm_inst/subfpond19
    SLICE_X30Y95.G3      net (fanout=1)        0.640   tfm_inst/subfpce19
    SLICE_X30Y95.Y       Tilo                  0.195   tfm_inst/subfpce
                                                       tfm_inst/subfpond40_SW0
    SLICE_X30Y95.F3      net (fanout=1)        0.213   tfm_inst/subfpond40_SW0/O
    SLICE_X30Y95.X       Tilo                  0.195   tfm_inst/subfpce
                                                       tfm_inst/subfpond40
    SLICE_X10Y165.CE     net (fanout=500)      4.477   tfm_inst/subfpce
    SLICE_X10Y165.CLK    Tceck                 0.554   tfm_inst/inst_subfp/sig0000043f
                                                       tfm_inst/inst_subfp/blk000002f6
    -------------------------------------------------  ---------------------------
    Total                                      9.762ns (1.692ns logic, 8.070ns route)
                                                       (17.3% logic, 82.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.319ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/CalculatePixOsCPSP_mux (FF)
  Destination:          tfm_inst/inst_subfp/blk000002f6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.681ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/CalculatePixOsCPSP_mux to tfm_inst/inst_subfp/blk000002f6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y81.YQ      Tcko                  0.360   tfm_inst/CalculatePixOsCPSP_mux
                                                       tfm_inst/CalculatePixOsCPSP_mux
    SLICE_X29Y109.F2     net (fanout=315)      2.479   tfm_inst/CalculatePixOsCPSP_mux
    SLICE_X29Y109.X      Tilo                  0.194   tfm_inst/inst_CalculateVirCompensated/addfpb_internal<17>
                                                       tfm_inst/subfpond22
    SLICE_X30Y95.G4      net (fanout=1)        1.014   tfm_inst/subfpce22
    SLICE_X30Y95.Y       Tilo                  0.195   tfm_inst/subfpce
                                                       tfm_inst/subfpond40_SW0
    SLICE_X30Y95.F3      net (fanout=1)        0.213   tfm_inst/subfpond40_SW0/O
    SLICE_X30Y95.X       Tilo                  0.195   tfm_inst/subfpce
                                                       tfm_inst/subfpond40
    SLICE_X10Y165.CE     net (fanout=500)      4.477   tfm_inst/subfpce
    SLICE_X10Y165.CLK    Tceck                 0.554   tfm_inst/inst_subfp/sig0000043f
                                                       tfm_inst/inst_subfp/blk000002f6
    -------------------------------------------------  ---------------------------
    Total                                      9.681ns (1.498ns logic, 8.183ns route)
                                                       (15.5% logic, 84.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.451ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/CalculateAlphaComp_mux (FF)
  Destination:          tfm_inst/inst_subfp/blk000002f6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.549ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/CalculateAlphaComp_mux to tfm_inst/inst_subfp/blk000002f6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y113.YQ     Tcko                  0.340   tfm_inst/CalculateAlphaComp_mux
                                                       tfm_inst/CalculateAlphaComp_mux
    SLICE_X27Y104.G3     net (fanout=338)      1.566   tfm_inst/CalculateAlphaComp_mux
    SLICE_X27Y104.Y      Tilo                  0.194   tfm_inst/inst_CalculatePixOsCPSP/subfpb_internal<28>
                                                       tfm_inst/subfpond19_SW0
    SLICE_X31Y104.F1     net (fanout=1)        0.981   N4539
    SLICE_X31Y104.X      Tilo                  0.194   tfm_inst/inst_CalculateAlphaComp/fptmp2<0>
                                                       tfm_inst/subfpond19
    SLICE_X30Y95.G3      net (fanout=1)        0.640   tfm_inst/subfpce19
    SLICE_X30Y95.Y       Tilo                  0.195   tfm_inst/subfpce
                                                       tfm_inst/subfpond40_SW0
    SLICE_X30Y95.F3      net (fanout=1)        0.213   tfm_inst/subfpond40_SW0/O
    SLICE_X30Y95.X       Tilo                  0.195   tfm_inst/subfpce
                                                       tfm_inst/subfpond40
    SLICE_X10Y165.CE     net (fanout=500)      4.477   tfm_inst/subfpce
    SLICE_X10Y165.CLK    Tceck                 0.554   tfm_inst/inst_subfp/sig0000043f
                                                       tfm_inst/inst_subfp/blk000002f6
    -------------------------------------------------  ---------------------------
    Total                                      9.549ns (1.672ns logic, 7.877ns route)
                                                       (17.5% logic, 82.5% route)

--------------------------------------------------------------------------------

Hold Paths: NET "i_clock_IBUF1" PERIOD = 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point dualmem_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP (RAMB16_X6Y20.ADDRA11), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.356ns (requirement - (clock path skew + uncertainty - data path))
  Source:               dualmem_addra_7 (FF)
  Destination:          dualmem_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.316ns (Levels of Logic = 0)
  Clock Path Skew:      -0.040ns (0.874 - 0.914)
  Source Clock:         i_clock_IBUF rising at 10.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: dualmem_addra_7 to dualmem_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y165.YQ     Tcko                  0.313   dualmem_addra<6>
                                                       dualmem_addra_7
    RAMB16_X6Y20.ADDRA11 net (fanout=2)        0.325   dualmem_addra<7>
    RAMB16_X6Y20.CLKA    Trckc_ADDRA (-Th)     0.322   dualmem_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP
                                                       dualmem_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP
    -------------------------------------------------  ---------------------------
    Total                                      0.316ns (-0.009ns logic, 0.325ns route)
                                                       (-2.8% logic, 102.8% route)

--------------------------------------------------------------------------------

Paths for end point dualmem_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP (RAMB16_X6Y20.ADDRA10), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.377ns (requirement - (clock path skew + uncertainty - data path))
  Source:               dualmem_addra_6 (FF)
  Destination:          dualmem_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.337ns (Levels of Logic = 0)
  Clock Path Skew:      -0.040ns (0.874 - 0.914)
  Source Clock:         i_clock_IBUF rising at 10.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: dualmem_addra_6 to dualmem_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y165.XQ     Tcko                  0.313   dualmem_addra<6>
                                                       dualmem_addra_6
    RAMB16_X6Y20.ADDRA10 net (fanout=2)        0.346   dualmem_addra<6>
    RAMB16_X6Y20.CLKA    Trckc_ADDRA (-Th)     0.322   dualmem_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP
                                                       dualmem_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP
    -------------------------------------------------  ---------------------------
    Total                                      0.337ns (-0.009ns logic, 0.346ns route)
                                                       (-2.7% logic, 102.7% route)

--------------------------------------------------------------------------------

Paths for end point dualmem_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP (RAMB16_X6Y20.ADDRA8), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.395ns (requirement - (clock path skew + uncertainty - data path))
  Source:               dualmem_addra_4 (FF)
  Destination:          dualmem_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.355ns (Levels of Logic = 0)
  Clock Path Skew:      -0.040ns (0.874 - 0.914)
  Source Clock:         i_clock_IBUF rising at 10.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: dualmem_addra_4 to dualmem_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y164.XQ     Tcko                  0.331   dualmem_addra<4>
                                                       dualmem_addra_4
    RAMB16_X6Y20.ADDRA8  net (fanout=2)        0.346   dualmem_addra<4>
    RAMB16_X6Y20.CLKA    Trckc_ADDRA (-Th)     0.322   dualmem_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP
                                                       dualmem_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP
    -------------------------------------------------  ---------------------------
    Total                                      0.355ns (0.009ns logic, 0.346ns route)
                                                       (2.5% logic, 97.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "i_clock_IBUF1" PERIOD = 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.500ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKA)
  Physical resource: dualmem_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP/CLKA
  Logical resource: dualmem_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP/CLKA
  Location pin: RAMB16_X6Y20.CLKA
  Clock network: i_clock_IBUF
--------------------------------------------------------------------------------
Slack: 7.500ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKA)
  Physical resource: dualmem_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP/CLKA
  Logical resource: dualmem_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP/CLKA
  Location pin: RAMB16_X6Y19.CLKA
  Clock network: i_clock_IBUF
--------------------------------------------------------------------------------
Slack: 7.500ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKA)
  Physical resource: tfm_inst/inst_CalculateVirCompensated/inst_mem_vir_compensated/RAMB16_S36_inst1/CLKA
  Logical resource: tfm_inst/inst_CalculateVirCompensated/inst_mem_vir_compensated/RAMB16_S36_inst1/CLKA
  Location pin: RAMB16_X5Y12.CLKA
  Clock network: i_clock_IBUF
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock i_clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
i_clock        |    9.902|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 552621 paths, 0 nets, and 74935 connections

Design statistics:
   Minimum period:   9.902ns{1}   (Maximum frequency: 100.990MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Sep 27 22:59:54 2024 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 751 MB



