{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1400603084250 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1400603084251 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 20 18:24:43 2014 " "Processing started: Tue May 20 18:24:43 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1400603084251 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1400603084251 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU " "Command: quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1400603084252 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1400603085151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fax/vlsi literatura/projekat/kes/arbitrary.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fax/vlsi literatura/projekat/kes/arbitrary.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Arbitrary-behavior " "Found design unit 1: Arbitrary-behavior" {  } { { "../KES/Arbitrary.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/KES/Arbitrary.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400603086660 ""} { "Info" "ISGN_ENTITY_NAME" "1 Arbitrary " "Found entity 1: Arbitrary" {  } { { "../KES/Arbitrary.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/KES/Arbitrary.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400603086660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400603086660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fax/vlsi literatura/projekat/kes/instruction.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fax/vlsi literatura/projekat/kes/instruction.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 instruction_cache_mem-behavior " "Found design unit 1: instruction_cache_mem-behavior" {  } { { "../KES/INSTRUCTION.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/KES/INSTRUCTION.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400603086667 ""} { "Info" "ISGN_ENTITY_NAME" "1 instruction_cache_mem " "Found entity 1: instruction_cache_mem" {  } { { "../KES/INSTRUCTION.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/KES/INSTRUCTION.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400603086667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400603086667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fax/vlsi literatura/projekat/if_phase/if_phase.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fax/vlsi literatura/projekat/if_phase/if_phase.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IF_PHASE-structural " "Found design unit 1: IF_PHASE-structural" {  } { { "../IF_PHASE/IF_PHASE.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/IF_PHASE/IF_PHASE.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400603086673 ""} { "Info" "ISGN_ENTITY_NAME" "1 IF_PHASE " "Found entity 1: IF_PHASE" {  } { { "../IF_PHASE/IF_PHASE.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/IF_PHASE/IF_PHASE.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400603086673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400603086673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fax/vlsi literatura/projekat/if_phase/if_pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fax/vlsi literatura/projekat/if_phase/if_pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IF_PC-Behavioral " "Found design unit 1: IF_PC-Behavioral" {  } { { "../IF_PHASE/IF_PC.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/IF_PHASE/IF_PC.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400603086679 ""} { "Info" "ISGN_ENTITY_NAME" "1 IF_PC " "Found entity 1: IF_PC" {  } { { "../IF_PHASE/IF_PC.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/IF_PHASE/IF_PC.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400603086679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400603086679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fax/vlsi literatura/projekat/if_phase/if_id.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fax/vlsi literatura/projekat/if_phase/if_id.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IF_ID-behavioral " "Found design unit 1: IF_ID-behavioral" {  } { { "../IF_PHASE/IF_ID.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/IF_PHASE/IF_ID.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400603086685 ""} { "Info" "ISGN_ENTITY_NAME" "1 IF_ID " "Found entity 1: IF_ID" {  } { { "../IF_PHASE/IF_ID.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/IF_PHASE/IF_ID.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400603086685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400603086685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fax/vlsi literatura/projekat/exe_phase/sub.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fax/vlsi literatura/projekat/exe_phase/sub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SUB-behavioral " "Found design unit 1: SUB-behavioral" {  } { { "../EXE_PHASE/SUB.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/EXE_PHASE/SUB.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400603086691 ""} { "Info" "ISGN_ENTITY_NAME" "1 SUB " "Found entity 1: SUB" {  } { { "../EXE_PHASE/SUB.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/EXE_PHASE/SUB.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400603086691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400603086691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fax/vlsi literatura/projekat/exe_phase/loadstore.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fax/vlsi literatura/projekat/exe_phase/loadstore.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LoadStore-behavioral " "Found design unit 1: LoadStore-behavioral" {  } { { "../EXE_PHASE/LoadStore.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/EXE_PHASE/LoadStore.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400603086697 ""} { "Info" "ISGN_ENTITY_NAME" "1 LoadStore " "Found entity 1: LoadStore" {  } { { "../EXE_PHASE/LoadStore.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/EXE_PHASE/LoadStore.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400603086697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400603086697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fax/vlsi literatura/projekat/exe_phase/immedopextension.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fax/vlsi literatura/projekat/exe_phase/immedopextension.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ImmedOp-arch " "Found design unit 1: ImmedOp-arch" {  } { { "../EXE_PHASE/ImmedOpExtension.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/EXE_PHASE/ImmedOpExtension.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400603086703 ""} { "Info" "ISGN_ENTITY_NAME" "1 ImmedOp " "Found entity 1: ImmedOp" {  } { { "../EXE_PHASE/ImmedOpExtension.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/EXE_PHASE/ImmedOpExtension.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400603086703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400603086703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fax/vlsi literatura/projekat/exe_phase/exe_phase.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fax/vlsi literatura/projekat/exe_phase/exe_phase.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 EXE_PHASE-structural " "Found design unit 1: EXE_PHASE-structural" {  } { { "../EXE_PHASE/EXE_PHASE.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/EXE_PHASE/EXE_PHASE.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400603086709 ""} { "Info" "ISGN_ENTITY_NAME" "1 EXE_PHASE " "Found entity 1: EXE_PHASE" {  } { { "../EXE_PHASE/EXE_PHASE.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/EXE_PHASE/EXE_PHASE.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400603086709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400603086709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fax/vlsi literatura/projekat/exe_phase/csr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fax/vlsi literatura/projekat/exe_phase/csr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CSR-Behavioral " "Found design unit 1: CSR-Behavioral" {  } { { "../EXE_PHASE/CSR.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/EXE_PHASE/CSR.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400603086715 ""} { "Info" "ISGN_ENTITY_NAME" "1 CSR " "Found entity 1: CSR" {  } { { "../EXE_PHASE/CSR.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/EXE_PHASE/CSR.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400603086715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400603086715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fax/vlsi literatura/projekat/exe_phase/bblinstr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fax/vlsi literatura/projekat/exe_phase/bblinstr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BBL-behavioral " "Found design unit 1: BBL-behavioral" {  } { { "../EXE_PHASE/BBLinstr.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/EXE_PHASE/BBLinstr.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400603086721 ""} { "Info" "ISGN_ENTITY_NAME" "1 BBL " "Found entity 1: BBL" {  } { { "../EXE_PHASE/BBLinstr.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/EXE_PHASE/BBLinstr.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400603086721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400603086721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fax/vlsi literatura/projekat/exe_phase/alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fax/vlsi literatura/projekat/exe_phase/alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-behavioral " "Found design unit 1: ALU-behavioral" {  } { { "../EXE_PHASE/ALU.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/EXE_PHASE/ALU.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400603086727 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "../EXE_PHASE/ALU.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/EXE_PHASE/ALU.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400603086727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400603086727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fax/vlsi literatura/projekat/exe_phase/add.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fax/vlsi literatura/projekat/exe_phase/add.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ADD-behavioral " "Found design unit 1: ADD-behavioral" {  } { { "../EXE_PHASE/ADD.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/EXE_PHASE/ADD.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400603086733 ""} { "Info" "ISGN_ENTITY_NAME" "1 ADD " "Found entity 1: ADD" {  } { { "../EXE_PHASE/ADD.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/EXE_PHASE/ADD.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400603086733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400603086733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fax/vlsi literatura/projekat/id_phase/id_regfile.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fax/vlsi literatura/projekat/id_phase/id_regfile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Reg_file-behavioral " "Found design unit 1: Reg_file-behavioral" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400603086739 ""} { "Info" "ISGN_ENTITY_NAME" "1 Reg_file " "Found entity 1: Reg_file" {  } { { "../ID_PHASE/ID_RegFile.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_RegFile.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400603086739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400603086739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fax/vlsi literatura/projekat/id_phase/id_phase.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fax/vlsi literatura/projekat/id_phase/id_phase.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ID_PHASE-structural " "Found design unit 1: ID_PHASE-structural" {  } { { "../ID_PHASE/ID_PHASE.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_PHASE.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400603086746 ""} { "Info" "ISGN_ENTITY_NAME" "1 ID_PHASE " "Found entity 1: ID_PHASE" {  } { { "../ID_PHASE/ID_PHASE.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_PHASE.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400603086746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400603086746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fax/vlsi literatura/projekat/id_phase/id_opdecode.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fax/vlsi literatura/projekat/id_phase/id_opdecode.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ID_OPDecode-behavioral " "Found design unit 1: ID_OPDecode-behavioral" {  } { { "../ID_PHASE/ID_OPDecode.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_OPDecode.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400603086752 ""} { "Info" "ISGN_ENTITY_NAME" "1 ID_OPDecode " "Found entity 1: ID_OPDecode" {  } { { "../ID_PHASE/ID_OPDecode.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_OPDecode.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400603086752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400603086752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fax/vlsi literatura/projekat/id_phase/id_exe.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fax/vlsi literatura/projekat/id_phase/id_exe.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ID_EXE-behavioral " "Found design unit 1: ID_EXE-behavioral" {  } { { "../ID_PHASE/ID_EXE.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_EXE.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400603086758 ""} { "Info" "ISGN_ENTITY_NAME" "1 ID_EXE " "Found entity 1: ID_EXE" {  } { { "../ID_PHASE/ID_EXE.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/ID_PHASE/ID_EXE.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400603086758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400603086758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "package - instr_type.vhd 1 0 " "Found 1 design units, including 0 entities, in source file package - instr_type.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Pack " "Found design unit 1: Pack" {  } { { "Package - instr_type.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/CPU/Package - instr_type.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400603086764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400603086764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Pipeline-pipe " "Found design unit 1: Pipeline-pipe" {  } { { "CPU.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/CPU/CPU.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400603086770 ""} { "Info" "ISGN_ENTITY_NAME" "1 Pipeline " "Found entity 1: Pipeline" {  } { { "CPU.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/CPU/CPU.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400603086770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400603086770 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "EXE_Data_Mem_req CPU.vhd(169) " "VHDL error at CPU.vhd(169): formal port or parameter \"EXE_Data_Mem_req\" must have actual or default value" {  } { { "CPU.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/CPU/CPU.vhd" 169 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Quartus II" 0 -1 1400603086798 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "EXE_Data_Mem_req CPU.vhd(38) " "HDL error at CPU.vhd(38): see declaration for object \"EXE_Data_Mem_req\"" {  } { { "CPU.vhd" "" { Text "D:/fax/VLSI Literatura/Projekat/CPU/CPU.vhd" 38 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1400603086798 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "475 " "Peak virtual memory: 475 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1400603087102 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue May 20 18:24:47 2014 " "Processing ended: Tue May 20 18:24:47 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1400603087102 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1400603087102 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1400603087102 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1400603087102 ""}
