Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.1 (lin64) Build 1215546 Mon Apr 27 19:07:21 MDT 2015
| Date         : Fri Nov 13 13:54:31 2015
| Host         : MuseOfSpace running 64-bit Linux Mint 17 Qiana
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file screen_top_timing_summary_routed.rpt -rpx screen_top_timing_summary_routed.rpx
| Design       : screen_top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 2 generated clocks that are not connected to a clock source. (HIGH)


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.777     -180.088                    244                 1646        0.236        0.000                      0                 1646        3.000        0.000                       0                   273  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         
  clkfbout   {0.000 5.000}      10.000          100.000         
  clkout0    {0.000 5.000}      10.000          100.000         
  clkout1    {0.000 10.000}     20.000          50.000          
  clkout2    {0.000 20.000}     40.000          25.000          
  clkout3    {0.000 40.000}     80.000          12.500          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.330        0.000                      0                   42        0.236        0.000                      0                   42        3.000        0.000                       0                   104  
  clkfbout                                                                                                                                                      7.845        0.000                       0                     3  
  clkout0           8.284        0.000                      0                    3        0.461        0.000                      0                    3        4.500        0.000                       0                     4  
  clkout2          20.741        0.000                      0                  900        0.302        0.000                      0                  900       18.750        0.000                       0                   162  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clkout2       sys_clk_pin        -1.777     -180.088                    244                  700        0.672        0.000                      0                  700  
clkout0       clkout2             5.899        0.000                      0                    1        0.958        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.330ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.236ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.330ns  (required time - arrival time)
  Source:                 vga/myvgatimer/xy/x_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/myvgatimer/xy/y_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.423ns  (logic 0.937ns (27.370%)  route 2.486ns (72.630%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.760ns = ( 14.760 - 10.000 ) 
    Source Clock Delay      (SCD):    5.054ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.696     5.054    vga/myvgatimer/xy/CLK
    SLICE_X73Y138        FDRE                                         r  vga/myvgatimer/xy/x_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y138        FDRE (Prop_fdre_C_Q)         0.456     5.510 r  vga/myvgatimer/xy/x_reg[4]/Q
                         net (fo=43, routed)          1.147     6.658    vga/myvgatimer/xy/Q[0]
    SLICE_X72Y138        LUT5 (Prop_lut5_I4_O)        0.154     6.812 f  vga/myvgatimer/xy/x[9]_i_3/O
                         net (fo=6, routed)           0.668     7.479    vga/myvgatimer/xy/x[9]_i_3_n_0
    SLICE_X72Y139        LUT5 (Prop_lut5_I4_O)        0.327     7.806 r  vga/myvgatimer/xy/y[9]_i_1/O
                         net (fo=10, routed)          0.671     8.478    vga/myvgatimer/xy/y[9]_i_1_n_0
    SLICE_X74Y134        FDRE                                         r  vga/myvgatimer/xy/y_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.575    14.760    vga/myvgatimer/xy/CLK
    SLICE_X74Y134        FDRE                                         r  vga/myvgatimer/xy/y_reg[6]/C
                         clock pessimism              0.252    15.012    
                         clock uncertainty           -0.035    14.977    
    SLICE_X74Y134        FDRE (Setup_fdre_C_CE)      -0.169    14.808    vga/myvgatimer/xy/y_reg[6]
  -------------------------------------------------------------------
                         required time                         14.808    
                         arrival time                          -8.478    
  -------------------------------------------------------------------
                         slack                                  6.330    

Slack (MET) :             6.330ns  (required time - arrival time)
  Source:                 vga/myvgatimer/xy/x_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/myvgatimer/xy/y_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.423ns  (logic 0.937ns (27.370%)  route 2.486ns (72.630%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.760ns = ( 14.760 - 10.000 ) 
    Source Clock Delay      (SCD):    5.054ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.696     5.054    vga/myvgatimer/xy/CLK
    SLICE_X73Y138        FDRE                                         r  vga/myvgatimer/xy/x_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y138        FDRE (Prop_fdre_C_Q)         0.456     5.510 r  vga/myvgatimer/xy/x_reg[4]/Q
                         net (fo=43, routed)          1.147     6.658    vga/myvgatimer/xy/Q[0]
    SLICE_X72Y138        LUT5 (Prop_lut5_I4_O)        0.154     6.812 f  vga/myvgatimer/xy/x[9]_i_3/O
                         net (fo=6, routed)           0.668     7.479    vga/myvgatimer/xy/x[9]_i_3_n_0
    SLICE_X72Y139        LUT5 (Prop_lut5_I4_O)        0.327     7.806 r  vga/myvgatimer/xy/y[9]_i_1/O
                         net (fo=10, routed)          0.671     8.478    vga/myvgatimer/xy/y[9]_i_1_n_0
    SLICE_X74Y134        FDRE                                         r  vga/myvgatimer/xy/y_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.575    14.760    vga/myvgatimer/xy/CLK
    SLICE_X74Y134        FDRE                                         r  vga/myvgatimer/xy/y_reg[7]/C
                         clock pessimism              0.252    15.012    
                         clock uncertainty           -0.035    14.977    
    SLICE_X74Y134        FDRE (Setup_fdre_C_CE)      -0.169    14.808    vga/myvgatimer/xy/y_reg[7]
  -------------------------------------------------------------------
                         required time                         14.808    
                         arrival time                          -8.478    
  -------------------------------------------------------------------
                         slack                                  6.330    

Slack (MET) :             6.330ns  (required time - arrival time)
  Source:                 vga/myvgatimer/xy/x_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/myvgatimer/xy/y_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.423ns  (logic 0.937ns (27.370%)  route 2.486ns (72.630%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.760ns = ( 14.760 - 10.000 ) 
    Source Clock Delay      (SCD):    5.054ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.696     5.054    vga/myvgatimer/xy/CLK
    SLICE_X73Y138        FDRE                                         r  vga/myvgatimer/xy/x_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y138        FDRE (Prop_fdre_C_Q)         0.456     5.510 r  vga/myvgatimer/xy/x_reg[4]/Q
                         net (fo=43, routed)          1.147     6.658    vga/myvgatimer/xy/Q[0]
    SLICE_X72Y138        LUT5 (Prop_lut5_I4_O)        0.154     6.812 f  vga/myvgatimer/xy/x[9]_i_3/O
                         net (fo=6, routed)           0.668     7.479    vga/myvgatimer/xy/x[9]_i_3_n_0
    SLICE_X72Y139        LUT5 (Prop_lut5_I4_O)        0.327     7.806 r  vga/myvgatimer/xy/y[9]_i_1/O
                         net (fo=10, routed)          0.671     8.478    vga/myvgatimer/xy/y[9]_i_1_n_0
    SLICE_X74Y134        FDRE                                         r  vga/myvgatimer/xy/y_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.575    14.760    vga/myvgatimer/xy/CLK
    SLICE_X74Y134        FDRE                                         r  vga/myvgatimer/xy/y_reg[8]/C
                         clock pessimism              0.252    15.012    
                         clock uncertainty           -0.035    14.977    
    SLICE_X74Y134        FDRE (Setup_fdre_C_CE)      -0.169    14.808    vga/myvgatimer/xy/y_reg[8]
  -------------------------------------------------------------------
                         required time                         14.808    
                         arrival time                          -8.478    
  -------------------------------------------------------------------
                         slack                                  6.330    

Slack (MET) :             6.352ns  (required time - arrival time)
  Source:                 vga/myvgatimer/xy/x_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/myvgatimer/xy/y_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.402ns  (logic 0.937ns (27.541%)  route 2.465ns (72.459%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.761ns = ( 14.761 - 10.000 ) 
    Source Clock Delay      (SCD):    5.054ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.696     5.054    vga/myvgatimer/xy/CLK
    SLICE_X73Y138        FDRE                                         r  vga/myvgatimer/xy/x_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y138        FDRE (Prop_fdre_C_Q)         0.456     5.510 r  vga/myvgatimer/xy/x_reg[4]/Q
                         net (fo=43, routed)          1.147     6.658    vga/myvgatimer/xy/Q[0]
    SLICE_X72Y138        LUT5 (Prop_lut5_I4_O)        0.154     6.812 f  vga/myvgatimer/xy/x[9]_i_3/O
                         net (fo=6, routed)           0.668     7.479    vga/myvgatimer/xy/x[9]_i_3_n_0
    SLICE_X72Y139        LUT5 (Prop_lut5_I4_O)        0.327     7.806 r  vga/myvgatimer/xy/y[9]_i_1/O
                         net (fo=10, routed)          0.650     8.456    vga/myvgatimer/xy/y[9]_i_1_n_0
    SLICE_X74Y135        FDRE                                         r  vga/myvgatimer/xy/y_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.576    14.761    vga/myvgatimer/xy/CLK
    SLICE_X74Y135        FDRE                                         r  vga/myvgatimer/xy/y_reg[5]/C
                         clock pessimism              0.252    15.013    
                         clock uncertainty           -0.035    14.978    
    SLICE_X74Y135        FDRE (Setup_fdre_C_CE)      -0.169    14.809    vga/myvgatimer/xy/y_reg[5]
  -------------------------------------------------------------------
                         required time                         14.809    
                         arrival time                          -8.456    
  -------------------------------------------------------------------
                         slack                                  6.352    

Slack (MET) :             6.438ns  (required time - arrival time)
  Source:                 vga/myvgatimer/xy/x_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/myvgatimer/xy/y_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.280ns  (logic 0.937ns (28.564%)  route 2.343ns (71.436%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.761ns = ( 14.761 - 10.000 ) 
    Source Clock Delay      (SCD):    5.054ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.696     5.054    vga/myvgatimer/xy/CLK
    SLICE_X73Y138        FDRE                                         r  vga/myvgatimer/xy/x_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y138        FDRE (Prop_fdre_C_Q)         0.456     5.510 r  vga/myvgatimer/xy/x_reg[4]/Q
                         net (fo=43, routed)          1.147     6.658    vga/myvgatimer/xy/Q[0]
    SLICE_X72Y138        LUT5 (Prop_lut5_I4_O)        0.154     6.812 f  vga/myvgatimer/xy/x[9]_i_3/O
                         net (fo=6, routed)           0.668     7.479    vga/myvgatimer/xy/x[9]_i_3_n_0
    SLICE_X72Y139        LUT5 (Prop_lut5_I4_O)        0.327     7.806 r  vga/myvgatimer/xy/y[9]_i_1/O
                         net (fo=10, routed)          0.528     8.335    vga/myvgatimer/xy/y[9]_i_1_n_0
    SLICE_X75Y136        FDRE                                         r  vga/myvgatimer/xy/y_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.576    14.761    vga/myvgatimer/xy/CLK
    SLICE_X75Y136        FDRE                                         r  vga/myvgatimer/xy/y_reg[4]/C
                         clock pessimism              0.252    15.013    
                         clock uncertainty           -0.035    14.978    
    SLICE_X75Y136        FDRE (Setup_fdre_C_CE)      -0.205    14.773    vga/myvgatimer/xy/y_reg[4]
  -------------------------------------------------------------------
                         required time                         14.773    
                         arrival time                          -8.335    
  -------------------------------------------------------------------
                         slack                                  6.438    

Slack (MET) :             6.474ns  (required time - arrival time)
  Source:                 vga/myvgatimer/xy/x_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/myvgatimer/xy/y_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.280ns  (logic 0.937ns (28.564%)  route 2.343ns (71.436%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.761ns = ( 14.761 - 10.000 ) 
    Source Clock Delay      (SCD):    5.054ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.696     5.054    vga/myvgatimer/xy/CLK
    SLICE_X73Y138        FDRE                                         r  vga/myvgatimer/xy/x_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y138        FDRE (Prop_fdre_C_Q)         0.456     5.510 r  vga/myvgatimer/xy/x_reg[4]/Q
                         net (fo=43, routed)          1.147     6.658    vga/myvgatimer/xy/Q[0]
    SLICE_X72Y138        LUT5 (Prop_lut5_I4_O)        0.154     6.812 f  vga/myvgatimer/xy/x[9]_i_3/O
                         net (fo=6, routed)           0.668     7.479    vga/myvgatimer/xy/x[9]_i_3_n_0
    SLICE_X72Y139        LUT5 (Prop_lut5_I4_O)        0.327     7.806 r  vga/myvgatimer/xy/y[9]_i_1/O
                         net (fo=10, routed)          0.528     8.335    vga/myvgatimer/xy/y[9]_i_1_n_0
    SLICE_X74Y136        FDRE                                         r  vga/myvgatimer/xy/y_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.576    14.761    vga/myvgatimer/xy/CLK
    SLICE_X74Y136        FDRE                                         r  vga/myvgatimer/xy/y_reg[0]/C
                         clock pessimism              0.252    15.013    
                         clock uncertainty           -0.035    14.978    
    SLICE_X74Y136        FDRE (Setup_fdre_C_CE)      -0.169    14.809    vga/myvgatimer/xy/y_reg[0]
  -------------------------------------------------------------------
                         required time                         14.809    
                         arrival time                          -8.335    
  -------------------------------------------------------------------
                         slack                                  6.474    

Slack (MET) :             6.474ns  (required time - arrival time)
  Source:                 vga/myvgatimer/xy/x_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/myvgatimer/xy/y_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.280ns  (logic 0.937ns (28.564%)  route 2.343ns (71.436%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.761ns = ( 14.761 - 10.000 ) 
    Source Clock Delay      (SCD):    5.054ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.696     5.054    vga/myvgatimer/xy/CLK
    SLICE_X73Y138        FDRE                                         r  vga/myvgatimer/xy/x_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y138        FDRE (Prop_fdre_C_Q)         0.456     5.510 r  vga/myvgatimer/xy/x_reg[4]/Q
                         net (fo=43, routed)          1.147     6.658    vga/myvgatimer/xy/Q[0]
    SLICE_X72Y138        LUT5 (Prop_lut5_I4_O)        0.154     6.812 f  vga/myvgatimer/xy/x[9]_i_3/O
                         net (fo=6, routed)           0.668     7.479    vga/myvgatimer/xy/x[9]_i_3_n_0
    SLICE_X72Y139        LUT5 (Prop_lut5_I4_O)        0.327     7.806 r  vga/myvgatimer/xy/y[9]_i_1/O
                         net (fo=10, routed)          0.528     8.335    vga/myvgatimer/xy/y[9]_i_1_n_0
    SLICE_X74Y136        FDRE                                         r  vga/myvgatimer/xy/y_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.576    14.761    vga/myvgatimer/xy/CLK
    SLICE_X74Y136        FDRE                                         r  vga/myvgatimer/xy/y_reg[1]/C
                         clock pessimism              0.252    15.013    
                         clock uncertainty           -0.035    14.978    
    SLICE_X74Y136        FDRE (Setup_fdre_C_CE)      -0.169    14.809    vga/myvgatimer/xy/y_reg[1]
  -------------------------------------------------------------------
                         required time                         14.809    
                         arrival time                          -8.335    
  -------------------------------------------------------------------
                         slack                                  6.474    

Slack (MET) :             6.474ns  (required time - arrival time)
  Source:                 vga/myvgatimer/xy/x_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/myvgatimer/xy/y_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.280ns  (logic 0.937ns (28.564%)  route 2.343ns (71.436%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.761ns = ( 14.761 - 10.000 ) 
    Source Clock Delay      (SCD):    5.054ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.696     5.054    vga/myvgatimer/xy/CLK
    SLICE_X73Y138        FDRE                                         r  vga/myvgatimer/xy/x_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y138        FDRE (Prop_fdre_C_Q)         0.456     5.510 r  vga/myvgatimer/xy/x_reg[4]/Q
                         net (fo=43, routed)          1.147     6.658    vga/myvgatimer/xy/Q[0]
    SLICE_X72Y138        LUT5 (Prop_lut5_I4_O)        0.154     6.812 f  vga/myvgatimer/xy/x[9]_i_3/O
                         net (fo=6, routed)           0.668     7.479    vga/myvgatimer/xy/x[9]_i_3_n_0
    SLICE_X72Y139        LUT5 (Prop_lut5_I4_O)        0.327     7.806 r  vga/myvgatimer/xy/y[9]_i_1/O
                         net (fo=10, routed)          0.528     8.335    vga/myvgatimer/xy/y[9]_i_1_n_0
    SLICE_X74Y136        FDRE                                         r  vga/myvgatimer/xy/y_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.576    14.761    vga/myvgatimer/xy/CLK
    SLICE_X74Y136        FDRE                                         r  vga/myvgatimer/xy/y_reg[2]/C
                         clock pessimism              0.252    15.013    
                         clock uncertainty           -0.035    14.978    
    SLICE_X74Y136        FDRE (Setup_fdre_C_CE)      -0.169    14.809    vga/myvgatimer/xy/y_reg[2]
  -------------------------------------------------------------------
                         required time                         14.809    
                         arrival time                          -8.335    
  -------------------------------------------------------------------
                         slack                                  6.474    

Slack (MET) :             6.474ns  (required time - arrival time)
  Source:                 vga/myvgatimer/xy/x_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/myvgatimer/xy/y_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.280ns  (logic 0.937ns (28.564%)  route 2.343ns (71.436%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.761ns = ( 14.761 - 10.000 ) 
    Source Clock Delay      (SCD):    5.054ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.696     5.054    vga/myvgatimer/xy/CLK
    SLICE_X73Y138        FDRE                                         r  vga/myvgatimer/xy/x_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y138        FDRE (Prop_fdre_C_Q)         0.456     5.510 r  vga/myvgatimer/xy/x_reg[4]/Q
                         net (fo=43, routed)          1.147     6.658    vga/myvgatimer/xy/Q[0]
    SLICE_X72Y138        LUT5 (Prop_lut5_I4_O)        0.154     6.812 f  vga/myvgatimer/xy/x[9]_i_3/O
                         net (fo=6, routed)           0.668     7.479    vga/myvgatimer/xy/x[9]_i_3_n_0
    SLICE_X72Y139        LUT5 (Prop_lut5_I4_O)        0.327     7.806 r  vga/myvgatimer/xy/y[9]_i_1/O
                         net (fo=10, routed)          0.528     8.335    vga/myvgatimer/xy/y[9]_i_1_n_0
    SLICE_X74Y136        FDRE                                         r  vga/myvgatimer/xy/y_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.576    14.761    vga/myvgatimer/xy/CLK
    SLICE_X74Y136        FDRE                                         r  vga/myvgatimer/xy/y_reg[3]/C
                         clock pessimism              0.252    15.013    
                         clock uncertainty           -0.035    14.978    
    SLICE_X74Y136        FDRE (Setup_fdre_C_CE)      -0.169    14.809    vga/myvgatimer/xy/y_reg[3]
  -------------------------------------------------------------------
                         required time                         14.809    
                         arrival time                          -8.335    
  -------------------------------------------------------------------
                         slack                                  6.474    

Slack (MET) :             6.474ns  (required time - arrival time)
  Source:                 vga/myvgatimer/xy/x_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/myvgatimer/xy/y_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.280ns  (logic 0.937ns (28.564%)  route 2.343ns (71.436%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.761ns = ( 14.761 - 10.000 ) 
    Source Clock Delay      (SCD):    5.054ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.696     5.054    vga/myvgatimer/xy/CLK
    SLICE_X73Y138        FDRE                                         r  vga/myvgatimer/xy/x_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y138        FDRE (Prop_fdre_C_Q)         0.456     5.510 r  vga/myvgatimer/xy/x_reg[4]/Q
                         net (fo=43, routed)          1.147     6.658    vga/myvgatimer/xy/Q[0]
    SLICE_X72Y138        LUT5 (Prop_lut5_I4_O)        0.154     6.812 f  vga/myvgatimer/xy/x[9]_i_3/O
                         net (fo=6, routed)           0.668     7.479    vga/myvgatimer/xy/x[9]_i_3_n_0
    SLICE_X72Y139        LUT5 (Prop_lut5_I4_O)        0.327     7.806 r  vga/myvgatimer/xy/y[9]_i_1/O
                         net (fo=10, routed)          0.528     8.335    vga/myvgatimer/xy/y[9]_i_1_n_0
    SLICE_X74Y136        FDRE                                         r  vga/myvgatimer/xy/y_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.576    14.761    vga/myvgatimer/xy/CLK
    SLICE_X74Y136        FDRE                                         r  vga/myvgatimer/xy/y_reg[9]/C
                         clock pessimism              0.252    15.013    
                         clock uncertainty           -0.035    14.978    
    SLICE_X74Y136        FDRE (Setup_fdre_C_CE)      -0.169    14.809    vga/myvgatimer/xy/y_reg[9]
  -------------------------------------------------------------------
                         required time                         14.809    
                         arrival time                          -8.335    
  -------------------------------------------------------------------
                         slack                                  6.474    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 vga/myvgatimer/xy/y_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/myvgatimer/xy/y_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.184%)  route 0.185ns (49.816%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.928ns
    Source Clock Delay      (SCD):    1.420ns
    Clock Pessimism Removal (CPR):    0.492ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.587     1.420    vga/myvgatimer/xy/CLK
    SLICE_X75Y136        FDRE                                         r  vga/myvgatimer/xy/y_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y136        FDRE (Prop_fdre_C_Q)         0.141     1.561 r  vga/myvgatimer/xy/y_reg[4]/Q
                         net (fo=11, routed)          0.185     1.746    vga/myvgatimer/xy/y_over_16[0]
    SLICE_X74Y135        LUT6 (Prop_lut6_I0_O)        0.045     1.791 r  vga/myvgatimer/xy/y[5]_i_1/O
                         net (fo=1, routed)           0.000     1.791    vga/myvgatimer/xy/y[5]_i_1_n_0
    SLICE_X74Y135        FDRE                                         r  vga/myvgatimer/xy/y_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.859     1.928    vga/myvgatimer/xy/CLK
    SLICE_X74Y135        FDRE                                         r  vga/myvgatimer/xy/y_reg[5]/C
                         clock pessimism             -0.492     1.435    
    SLICE_X74Y135        FDRE (Hold_fdre_C_D)         0.120     1.555    vga/myvgatimer/xy/y_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.555    
                         arrival time                           1.791    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 vga/myvgatimer/xy/x_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/myvgatimer/xy/x_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.234%)  route 0.157ns (45.766%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.928ns
    Source Clock Delay      (SCD):    1.420ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.587     1.420    vga/myvgatimer/xy/CLK
    SLICE_X73Y139        FDRE                                         r  vga/myvgatimer/xy/x_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y139        FDRE (Prop_fdre_C_Q)         0.141     1.561 r  vga/myvgatimer/xy/x_reg[9]/Q
                         net (fo=10, routed)          0.157     1.718    vga/myvgatimer/xy/x[9]
    SLICE_X73Y139        LUT6 (Prop_lut6_I1_O)        0.045     1.763 r  vga/myvgatimer/xy/x[9]_i_2/O
                         net (fo=1, routed)           0.000     1.763    vga/myvgatimer/xy/x[9]_i_2_n_0
    SLICE_X73Y139        FDRE                                         r  vga/myvgatimer/xy/x_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.859     1.928    vga/myvgatimer/xy/CLK
    SLICE_X73Y139        FDRE                                         r  vga/myvgatimer/xy/x_reg[9]/C
                         clock pessimism             -0.507     1.420    
    SLICE_X73Y139        FDRE (Hold_fdre_C_D)         0.092     1.512    vga/myvgatimer/xy/x_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.512    
                         arrival time                           1.763    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 vga/myvgatimer/xy/x_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/myvgatimer/xy/x_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.186ns (54.076%)  route 0.158ns (45.924%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.928ns
    Source Clock Delay      (SCD):    1.420ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.587     1.420    vga/myvgatimer/xy/CLK
    SLICE_X73Y139        FDRE                                         r  vga/myvgatimer/xy/x_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y139        FDRE (Prop_fdre_C_Q)         0.141     1.561 f  vga/myvgatimer/xy/x_reg[9]/Q
                         net (fo=10, routed)          0.158     1.719    vga/myvgatimer/xy/x[9]
    SLICE_X73Y139        LUT6 (Prop_lut6_I0_O)        0.045     1.764 r  vga/myvgatimer/xy/x[8]_i_1/O
                         net (fo=1, routed)           0.000     1.764    vga/myvgatimer/xy/x[8]_i_1_n_0
    SLICE_X73Y139        FDRE                                         r  vga/myvgatimer/xy/x_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.859     1.928    vga/myvgatimer/xy/CLK
    SLICE_X73Y139        FDRE                                         r  vga/myvgatimer/xy/x_reg[8]/C
                         clock pessimism             -0.507     1.420    
    SLICE_X73Y139        FDRE (Hold_fdre_C_D)         0.091     1.511    vga/myvgatimer/xy/x_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.511    
                         arrival time                           1.764    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 vga/myvgatimer/xy/x_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/myvgatimer/xy/x_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.190ns (52.651%)  route 0.171ns (47.349%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.928ns
    Source Clock Delay      (SCD):    1.420ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.587     1.420    vga/myvgatimer/xy/CLK
    SLICE_X72Y138        FDRE                                         r  vga/myvgatimer/xy/x_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y138        FDRE (Prop_fdre_C_Q)         0.141     1.561 r  vga/myvgatimer/xy/x_reg[2]/Q
                         net (fo=4, routed)           0.171     1.732    vga/myvgatimer/xy/x[2]
    SLICE_X72Y138        LUT4 (Prop_lut4_I0_O)        0.049     1.781 r  vga/myvgatimer/xy/x[3]_i_1/O
                         net (fo=1, routed)           0.000     1.781    vga/myvgatimer/xy/x[3]_i_1_n_0
    SLICE_X72Y138        FDRE                                         r  vga/myvgatimer/xy/x_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.859     1.928    vga/myvgatimer/xy/CLK
    SLICE_X72Y138        FDRE                                         r  vga/myvgatimer/xy/x_reg[3]/C
                         clock pessimism             -0.507     1.420    
    SLICE_X72Y138        FDRE (Hold_fdre_C_D)         0.107     1.527    vga/myvgatimer/xy/x_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.527    
                         arrival time                           1.781    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 vga/myvgatimer/clk_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/myvgatimer/clk_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.183ns (49.932%)  route 0.183ns (50.068%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.928ns
    Source Clock Delay      (SCD):    1.420ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.587     1.420    vga/myvgatimer/CLK
    SLICE_X72Y139        FDRE                                         r  vga/myvgatimer/clk_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y139        FDRE (Prop_fdre_C_Q)         0.141     1.561 r  vga/myvgatimer/clk_count_reg[0]/Q
                         net (fo=4, routed)           0.183     1.745    vga/myvgatimer/clk_count[0]
    SLICE_X72Y139        LUT2 (Prop_lut2_I0_O)        0.042     1.787 r  vga/myvgatimer/clk_count[1]_i_1/O
                         net (fo=1, routed)           0.000     1.787    vga/myvgatimer/clk_count[1]_i_1_n_0
    SLICE_X72Y139        FDRE                                         r  vga/myvgatimer/clk_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.859     1.928    vga/myvgatimer/CLK
    SLICE_X72Y139        FDRE                                         r  vga/myvgatimer/clk_count_reg[1]/C
                         clock pessimism             -0.507     1.420    
    SLICE_X72Y139        FDRE (Hold_fdre_C_D)         0.107     1.527    vga/myvgatimer/clk_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.527    
                         arrival time                           1.787    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 vga/myvgatimer/xy/y_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/myvgatimer/xy/y_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.212ns (52.288%)  route 0.193ns (47.712%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.927ns
    Source Clock Delay      (SCD):    1.420ns
    Clock Pessimism Removal (CPR):    0.492ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.587     1.420    vga/myvgatimer/xy/CLK
    SLICE_X74Y135        FDRE                                         r  vga/myvgatimer/xy/y_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y135        FDRE (Prop_fdre_C_Q)         0.164     1.584 r  vga/myvgatimer/xy/y_reg[5]/Q
                         net (fo=11, routed)          0.193     1.778    vga/myvgatimer/xy/y_over_16[1]
    SLICE_X74Y134        LUT5 (Prop_lut5_I1_O)        0.048     1.826 r  vga/myvgatimer/xy/y[8]_i_1/O
                         net (fo=1, routed)           0.000     1.826    vga/myvgatimer/xy/y[8]_i_1_n_0
    SLICE_X74Y134        FDRE                                         r  vga/myvgatimer/xy/y_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.858     1.927    vga/myvgatimer/xy/CLK
    SLICE_X74Y134        FDRE                                         r  vga/myvgatimer/xy/y_reg[8]/C
                         clock pessimism             -0.492     1.434    
    SLICE_X74Y134        FDRE (Hold_fdre_C_D)         0.131     1.565    vga/myvgatimer/xy/y_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 vga/myvgatimer/xy/x_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/myvgatimer/xy/x_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.186ns (52.120%)  route 0.171ns (47.880%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.928ns
    Source Clock Delay      (SCD):    1.420ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.587     1.420    vga/myvgatimer/xy/CLK
    SLICE_X72Y138        FDRE                                         r  vga/myvgatimer/xy/x_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y138        FDRE (Prop_fdre_C_Q)         0.141     1.561 r  vga/myvgatimer/xy/x_reg[2]/Q
                         net (fo=4, routed)           0.171     1.732    vga/myvgatimer/xy/x[2]
    SLICE_X72Y138        LUT3 (Prop_lut3_I2_O)        0.045     1.777 r  vga/myvgatimer/xy/x[2]_i_1/O
                         net (fo=1, routed)           0.000     1.777    vga/myvgatimer/xy/x[2]_i_1_n_0
    SLICE_X72Y138        FDRE                                         r  vga/myvgatimer/xy/x_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.859     1.928    vga/myvgatimer/xy/CLK
    SLICE_X72Y138        FDRE                                         r  vga/myvgatimer/xy/x_reg[2]/C
                         clock pessimism             -0.507     1.420    
    SLICE_X72Y138        FDRE (Hold_fdre_C_D)         0.092     1.512    vga/myvgatimer/xy/x_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.512    
                         arrival time                           1.777    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 vga/myvgatimer/xy/y_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/myvgatimer/xy/y_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.209ns (51.932%)  route 0.193ns (48.068%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.927ns
    Source Clock Delay      (SCD):    1.420ns
    Clock Pessimism Removal (CPR):    0.492ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.587     1.420    vga/myvgatimer/xy/CLK
    SLICE_X74Y135        FDRE                                         r  vga/myvgatimer/xy/y_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y135        FDRE (Prop_fdre_C_Q)         0.164     1.584 r  vga/myvgatimer/xy/y_reg[5]/Q
                         net (fo=11, routed)          0.193     1.778    vga/myvgatimer/xy/y_over_16[1]
    SLICE_X74Y134        LUT4 (Prop_lut4_I0_O)        0.045     1.823 r  vga/myvgatimer/xy/y[7]_i_1/O
                         net (fo=1, routed)           0.000     1.823    vga/myvgatimer/xy/y[7]_i_1_n_0
    SLICE_X74Y134        FDRE                                         r  vga/myvgatimer/xy/y_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.858     1.927    vga/myvgatimer/xy/CLK
    SLICE_X74Y134        FDRE                                         r  vga/myvgatimer/xy/y_reg[7]/C
                         clock pessimism             -0.492     1.434    
    SLICE_X74Y134        FDRE (Hold_fdre_C_D)         0.120     1.554    vga/myvgatimer/xy/y_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 vga/myvgatimer/xy/x_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/myvgatimer/xy/x_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.183ns (48.306%)  route 0.196ns (51.694%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.928ns
    Source Clock Delay      (SCD):    1.420ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.587     1.420    vga/myvgatimer/xy/CLK
    SLICE_X72Y138        FDRE                                         r  vga/myvgatimer/xy/x_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y138        FDRE (Prop_fdre_C_Q)         0.141     1.561 r  vga/myvgatimer/xy/x_reg[0]/Q
                         net (fo=6, routed)           0.196     1.757    vga/myvgatimer/xy/x[0]
    SLICE_X72Y138        LUT2 (Prop_lut2_I0_O)        0.042     1.799 r  vga/myvgatimer/xy/x[1]_i_1/O
                         net (fo=1, routed)           0.000     1.799    vga/myvgatimer/xy/x[1]_i_1_n_0
    SLICE_X72Y138        FDRE                                         r  vga/myvgatimer/xy/x_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.859     1.928    vga/myvgatimer/xy/CLK
    SLICE_X72Y138        FDRE                                         r  vga/myvgatimer/xy/x_reg[1]/C
                         clock pessimism             -0.507     1.420    
    SLICE_X72Y138        FDRE (Hold_fdre_C_D)         0.107     1.527    vga/myvgatimer/xy/x_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.527    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 vga/myvgatimer/xy/y_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/myvgatimer/xy/y_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.207ns (51.051%)  route 0.198ns (48.949%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.928ns
    Source Clock Delay      (SCD):    1.420ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.587     1.420    vga/myvgatimer/xy/CLK
    SLICE_X74Y136        FDRE                                         r  vga/myvgatimer/xy/y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y136        FDRE (Prop_fdre_C_Q)         0.164     1.584 r  vga/myvgatimer/xy/y_reg[0]/Q
                         net (fo=8, routed)           0.198     1.783    vga/myvgatimer/xy/y_reg_n_0_[0]
    SLICE_X74Y136        LUT2 (Prop_lut2_I0_O)        0.043     1.826 r  vga/myvgatimer/xy/y[1]_i_1/O
                         net (fo=1, routed)           0.000     1.826    vga/myvgatimer/xy/y[1]_i_1_n_0
    SLICE_X74Y136        FDRE                                         r  vga/myvgatimer/xy/y_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.859     1.928    vga/myvgatimer/xy/CLK
    SLICE_X74Y136        FDRE                                         r  vga/myvgatimer/xy/y_reg[1]/C
                         clock pessimism             -0.507     1.420    
    SLICE_X74Y136        FDRE (Hold_fdre_C_D)         0.131     1.551    vga/myvgatimer/xy/y_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.274    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16   clk_IBUF_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clkdv/mmcm/CLKIN1
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X72Y139    vga/myvgatimer/clk_count_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X72Y139    vga/myvgatimer/clk_count_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X72Y138    vga/myvgatimer/xy/x_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X72Y138    vga/myvgatimer/xy/x_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X72Y138    vga/myvgatimer/xy/x_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X72Y138    vga/myvgatimer/xy/x_reg[3]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X73Y138    vga/myvgatimer/xy/x_reg[4]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X73Y139    vga/myvgatimer/xy/x_reg[5]/C
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clkdv/mmcm/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clkdv/mmcm/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clkdv/mmcm/CLKIN1
Low Pulse Width   Fast    RAMD64E/CLK        n/a            1.250         5.000       3.750      SLICE_X78Y123    screenmem/mem_reg_128_255_1_1/DP.HIGH/CLK
Low Pulse Width   Fast    RAMD64E/CLK        n/a            1.250         5.000       3.750      SLICE_X78Y123    screenmem/mem_reg_128_255_1_1/DP.LOW/CLK
Low Pulse Width   Fast    RAMD64E/CLK        n/a            1.250         5.000       3.750      SLICE_X78Y123    screenmem/mem_reg_128_255_1_1/SP.HIGH/CLK
Low Pulse Width   Fast    RAMD64E/CLK        n/a            1.250         5.000       3.750      SLICE_X78Y123    screenmem/mem_reg_128_255_1_1/SP.LOW/CLK
Low Pulse Width   Fast    RAMD64E/CLK        n/a            1.250         5.000       3.750      SLICE_X78Y126    screenmem/mem_reg_384_511_0_0/DP.HIGH/CLK
Low Pulse Width   Fast    RAMD64E/CLK        n/a            1.250         5.000       3.750      SLICE_X78Y126    screenmem/mem_reg_384_511_0_0/DP.LOW/CLK
Low Pulse Width   Fast    RAMD64E/CLK        n/a            1.250         5.000       3.750      SLICE_X78Y126    screenmem/mem_reg_384_511_0_0/SP.HIGH/CLK
Low Pulse Width   Fast    RAMD64E/CLK        n/a            1.250         5.000       3.750      SLICE_X78Y126    screenmem/mem_reg_384_511_0_0/SP.LOW/CLK
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clkdv/mmcm/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clkdv/mmcm/CLKIN1
High Pulse Width  Slow    RAMD64E/CLK        n/a            1.250         5.000       3.750      SLICE_X78Y119    screenmem/mem_reg_384_511_1_1/DP.HIGH/CLK
High Pulse Width  Slow    RAMD64E/CLK        n/a            1.250         5.000       3.750      SLICE_X78Y119    screenmem/mem_reg_384_511_1_1/DP.LOW/CLK
High Pulse Width  Slow    RAMD64E/CLK        n/a            1.250         5.000       3.750      SLICE_X78Y119    screenmem/mem_reg_384_511_1_1/SP.HIGH/CLK
High Pulse Width  Slow    RAMD64E/CLK        n/a            1.250         5.000       3.750      SLICE_X78Y119    screenmem/mem_reg_384_511_1_1/SP.LOW/CLK
High Pulse Width  Slow    RAMD64E/CLK        n/a            1.250         5.000       3.750      SLICE_X80Y120    screenmem/mem_reg_512_639_0_0/DP.HIGH/CLK
High Pulse Width  Slow    RAMD64E/CLK        n/a            1.250         5.000       3.750      SLICE_X80Y120    screenmem/mem_reg_512_639_0_0/DP.LOW/CLK
High Pulse Width  Slow    RAMD64E/CLK        n/a            1.250         5.000       3.750      SLICE_X80Y120    screenmem/mem_reg_512_639_0_0/SP.HIGH/CLK
High Pulse Width  Slow    RAMD64E/CLK        n/a            1.250         5.000       3.750      SLICE_X80Y120    screenmem/mem_reg_512_639_0_0/SP.LOW/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout
  To Clock:  clkfbout

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clkdv/mmcm/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    clkdv/bufclkfb/I
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clkdv/mmcm/CLKFBIN
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clkdv/mmcm/CLKFBOUT
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clkdv/mmcm/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  clkdv/mmcm/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkout0
  To Clock:  clkout0

Setup :            0  Failing Endpoints,  Worst Slack        8.284ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.461ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.284ns  (required time - arrival time)
  Source:                 clkdv/start_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdv/start_cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.671ns  (logic 0.580ns (34.709%)  route 1.091ns (65.291%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.251ns = ( 13.251 - 10.000 ) 
    Source Clock Delay      (SCD):    3.488ns
    Clock Pessimism Removal (CPR):    0.237ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.809     5.168    clkdv/CLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.246 r  clkdv/mmcm/CLKOUT0
                         net (fo=3, routed)           2.242     3.488    clkdv/clkout0
    SLICE_X40Y46         FDRE                                         r  clkdv/start_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y46         FDRE (Prop_fdre_C_Q)         0.456     3.944 r  clkdv/start_cnt_reg[0]/Q
                         net (fo=3, routed)           1.091     5.035    clkdv/start_cnt_reg_n_0_[0]
    SLICE_X40Y46         LUT4 (Prop_lut4_I0_O)        0.124     5.159 r  clkdv/start_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     5.159    clkdv/start_cnt[1]_i_1_n_0
    SLICE_X40Y46         FDRE                                         r  clkdv/start_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.683    14.868    clkdv/CLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    11.174 r  clkdv/mmcm/CLKOUT0
                         net (fo=3, routed)           2.077    13.251    clkdv/clkout0
    SLICE_X40Y46         FDRE                                         r  clkdv/start_cnt_reg[1]/C
                         clock pessimism              0.237    13.488    
                         clock uncertainty           -0.074    13.414    
    SLICE_X40Y46         FDRE (Setup_fdre_C_D)        0.029    13.443    clkdv/start_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         13.443    
                         arrival time                          -5.159    
  -------------------------------------------------------------------
                         slack                                  8.284    

Slack (MET) :             8.294ns  (required time - arrival time)
  Source:                 clkdv/start_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdv/start_cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.664ns  (logic 0.580ns (34.860%)  route 1.084ns (65.140%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.251ns = ( 13.251 - 10.000 ) 
    Source Clock Delay      (SCD):    3.488ns
    Clock Pessimism Removal (CPR):    0.237ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.809     5.168    clkdv/CLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.246 r  clkdv/mmcm/CLKOUT0
                         net (fo=3, routed)           2.242     3.488    clkdv/clkout0
    SLICE_X40Y46         FDRE                                         r  clkdv/start_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y46         FDRE (Prop_fdre_C_Q)         0.456     3.944 r  clkdv/start_cnt_reg[0]/Q
                         net (fo=3, routed)           1.084     5.028    clkdv/start_cnt_reg_n_0_[0]
    SLICE_X40Y46         LUT3 (Prop_lut3_I2_O)        0.124     5.152 r  clkdv/start_cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     5.152    clkdv/start_cnt[0]_i_1_n_0
    SLICE_X40Y46         FDRE                                         r  clkdv/start_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.683    14.868    clkdv/CLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    11.174 r  clkdv/mmcm/CLKOUT0
                         net (fo=3, routed)           2.077    13.251    clkdv/clkout0
    SLICE_X40Y46         FDRE                                         r  clkdv/start_cnt_reg[0]/C
                         clock pessimism              0.237    13.488    
                         clock uncertainty           -0.074    13.414    
    SLICE_X40Y46         FDRE (Setup_fdre_C_D)        0.031    13.445    clkdv/start_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         13.445    
                         arrival time                          -5.152    
  -------------------------------------------------------------------
                         slack                                  8.294    

Slack (MET) :             8.302ns  (required time - arrival time)
  Source:                 clkdv/start_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdv/start_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.699ns  (logic 0.608ns (35.785%)  route 1.091ns (64.215%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.251ns = ( 13.251 - 10.000 ) 
    Source Clock Delay      (SCD):    3.488ns
    Clock Pessimism Removal (CPR):    0.237ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.809     5.168    clkdv/CLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.246 r  clkdv/mmcm/CLKOUT0
                         net (fo=3, routed)           2.242     3.488    clkdv/clkout0
    SLICE_X40Y46         FDRE                                         r  clkdv/start_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y46         FDRE (Prop_fdre_C_Q)         0.456     3.944 r  clkdv/start_cnt_reg[0]/Q
                         net (fo=3, routed)           1.091     5.035    clkdv/start_cnt_reg_n_0_[0]
    SLICE_X40Y46         LUT4 (Prop_lut4_I0_O)        0.152     5.187 r  clkdv/start_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     5.187    clkdv/start_cnt[2]_i_1_n_0
    SLICE_X40Y46         FDRE                                         r  clkdv/start_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.683    14.868    clkdv/CLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    11.174 r  clkdv/mmcm/CLKOUT0
                         net (fo=3, routed)           2.077    13.251    clkdv/clkout0
    SLICE_X40Y46         FDRE                                         r  clkdv/start_cnt_reg[2]/C
                         clock pessimism              0.237    13.488    
                         clock uncertainty           -0.074    13.414    
    SLICE_X40Y46         FDRE (Setup_fdre_C_D)        0.075    13.489    clkdv/start_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         13.489    
                         arrival time                          -5.187    
  -------------------------------------------------------------------
                         slack                                  8.302    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.461ns  (arrival time - required time)
  Source:                 clkdv/start_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdv/start_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.568ns  (logic 0.224ns (39.443%)  route 0.344ns (60.557%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.306ns
    Source Clock Delay      (SCD):    0.833ns
    Clock Pessimism Removal (CPR):    0.473ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.624     1.458    clkdv/CLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.162 r  clkdv/mmcm/CLKOUT0
                         net (fo=3, routed)           0.671     0.833    clkdv/clkout0
    SLICE_X40Y46         FDRE                                         r  clkdv/start_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y46         FDRE (Prop_fdre_C_Q)         0.128     0.961 r  clkdv/start_cnt_reg[2]/Q
                         net (fo=4, routed)           0.344     1.305    clkdv/p_0_in
    SLICE_X40Y46         LUT4 (Prop_lut4_I3_O)        0.096     1.401 r  clkdv/start_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     1.401    clkdv/start_cnt[2]_i_1_n_0
    SLICE_X40Y46         FDRE                                         r  clkdv/start_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.898     1.967    clkdv/CLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.342 r  clkdv/mmcm/CLKOUT0
                         net (fo=3, routed)           0.964     1.306    clkdv/clkout0
    SLICE_X40Y46         FDRE                                         r  clkdv/start_cnt_reg[2]/C
                         clock pessimism             -0.473     0.833    
    SLICE_X40Y46         FDRE (Hold_fdre_C_D)         0.107     0.940    clkdv/start_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.940    
                         arrival time                           1.401    
  -------------------------------------------------------------------
                         slack                                  0.461    

Slack (MET) :             0.468ns  (arrival time - required time)
  Source:                 clkdv/start_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdv/start_cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.560ns  (logic 0.186ns (33.227%)  route 0.374ns (66.773%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.306ns
    Source Clock Delay      (SCD):    0.833ns
    Clock Pessimism Removal (CPR):    0.473ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.624     1.458    clkdv/CLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.162 r  clkdv/mmcm/CLKOUT0
                         net (fo=3, routed)           0.671     0.833    clkdv/clkout0
    SLICE_X40Y46         FDRE                                         r  clkdv/start_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y46         FDRE (Prop_fdre_C_Q)         0.141     0.974 r  clkdv/start_cnt_reg[0]/Q
                         net (fo=3, routed)           0.374     1.348    clkdv/start_cnt_reg_n_0_[0]
    SLICE_X40Y46         LUT3 (Prop_lut3_I2_O)        0.045     1.393 r  clkdv/start_cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     1.393    clkdv/start_cnt[0]_i_1_n_0
    SLICE_X40Y46         FDRE                                         r  clkdv/start_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.898     1.967    clkdv/CLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.342 r  clkdv/mmcm/CLKOUT0
                         net (fo=3, routed)           0.964     1.306    clkdv/clkout0
    SLICE_X40Y46         FDRE                                         r  clkdv/start_cnt_reg[0]/C
                         clock pessimism             -0.473     0.833    
    SLICE_X40Y46         FDRE (Hold_fdre_C_D)         0.092     0.925    clkdv/start_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.925    
                         arrival time                           1.393    
  -------------------------------------------------------------------
                         slack                                  0.468    

Slack (MET) :             0.479ns  (arrival time - required time)
  Source:                 clkdv/start_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdv/start_cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.570ns  (logic 0.186ns (32.631%)  route 0.384ns (67.369%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.306ns
    Source Clock Delay      (SCD):    0.833ns
    Clock Pessimism Removal (CPR):    0.473ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.624     1.458    clkdv/CLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.162 r  clkdv/mmcm/CLKOUT0
                         net (fo=3, routed)           0.671     0.833    clkdv/clkout0
    SLICE_X40Y46         FDRE                                         r  clkdv/start_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y46         FDRE (Prop_fdre_C_Q)         0.141     0.974 r  clkdv/start_cnt_reg[0]/Q
                         net (fo=3, routed)           0.384     1.358    clkdv/start_cnt_reg_n_0_[0]
    SLICE_X40Y46         LUT4 (Prop_lut4_I0_O)        0.045     1.403 r  clkdv/start_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     1.403    clkdv/start_cnt[1]_i_1_n_0
    SLICE_X40Y46         FDRE                                         r  clkdv/start_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.898     1.967    clkdv/CLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.342 r  clkdv/mmcm/CLKOUT0
                         net (fo=3, routed)           0.964     1.306    clkdv/clkout0
    SLICE_X40Y46         FDRE                                         r  clkdv/start_cnt_reg[1]/C
                         clock pessimism             -0.473     0.833    
    SLICE_X40Y46         FDRE (Hold_fdre_C_D)         0.091     0.924    clkdv/start_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.924    
                         arrival time                           1.403    
  -------------------------------------------------------------------
                         slack                                  0.479    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clkdv/mmcm/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clkdv/mmcm/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X40Y46     clkdv/start_cnt_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X40Y46     clkdv/start_cnt_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X40Y46     clkdv/start_cnt_reg[2]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  clkdv/mmcm/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X40Y46     clkdv/start_cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X40Y46     clkdv/start_cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X40Y46     clkdv/start_cnt_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X40Y46     clkdv/start_cnt_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X40Y46     clkdv/start_cnt_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X40Y46     clkdv/start_cnt_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X40Y46     clkdv/start_cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X40Y46     clkdv/start_cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X40Y46     clkdv/start_cnt_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X40Y46     clkdv/start_cnt_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X40Y46     clkdv/start_cnt_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X40Y46     clkdv/start_cnt_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkout2
  To Clock:  clkout2

Setup :            0  Failing Endpoints,  Worst Slack       20.741ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.302ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       18.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             20.741ns  (required time - arrival time)
  Source:                 mips/dp/pc_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mips/dp/pc_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        19.180ns  (logic 2.718ns (14.171%)  route 16.462ns (85.829%))
  Logic Levels:           12  (LUT3=1 LUT5=3 LUT6=7 RAMD32=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 44.775 - 40.000 ) 
    Source Clock Delay      (SCD):    5.061ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.809     5.168    clkdv/CLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922     1.246 r  clkdv/mmcm/CLKOUT2
                         net (fo=1, routed)           2.018     3.264    clkdv/clkout2
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.360 r  clkdv/buf25/O
                         net (fo=160, routed)         1.701     5.061    mips/dp/clk25
    SLICE_X88Y122        FDRE                                         r  mips/dp/pc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y122        FDRE (Prop_fdre_C_Q)         0.518     5.579 r  mips/dp/pc_reg[6]/Q
                         net (fo=24, routed)          0.951     6.530    mips/dp/myreg/pc[6]
    SLICE_X87Y121        LUT5 (Prop_lut5_I4_O)        0.124     6.654 r  mips/dp/myreg/g0_b20/O
                         net (fo=109, routed)         1.067     7.721    mips/dp/myreg/rf_reg_r2_0_31_18_23/ADDRB0
    SLICE_X84Y122        RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.152     7.873 f  mips/dp/myreg/rf_reg_r2_0_31_18_23/RAMB/O
                         net (fo=2, routed)           0.805     8.678    mips/dp/myreg/ReadData20[20]
    SLICE_X85Y119        LUT6 (Prop_lut6_I4_O)        0.348     9.026 r  mips/dp/myreg/rf_reg_r1_0_31_18_23_i_58/O
                         net (fo=16, routed)          1.759    10.785    mips/dp/myreg/rf_reg_r1_0_31_18_23_i_58_n_0
    SLICE_X82Y120        LUT5 (Prop_lut5_I2_O)        0.152    10.937 r  mips/dp/myreg/rf_reg_r1_0_31_18_23_i_109/O
                         net (fo=4, routed)           2.104    13.040    mips/dp/myreg/rf_reg_r1_0_31_18_23_i_109_n_0
    SLICE_X77Y123        LUT6 (Prop_lut6_I5_O)        0.326    13.366 r  mips/dp/myreg/rf_reg_r1_0_31_18_23_i_95/O
                         net (fo=2, routed)           1.537    14.904    mips/dp/myreg/rf_reg_r1_0_31_18_23_i_95_n_0
    SLICE_X82Y117        LUT3 (Prop_lut3_I0_O)        0.152    15.056 r  mips/dp/myreg/rf_reg_r1_0_31_18_23_i_61/O
                         net (fo=1, routed)           1.700    16.756    mips/dp/myreg/rf_reg_r1_0_31_18_23_i_61_n_0
    SLICE_X83Y135        LUT6 (Prop_lut6_I2_O)        0.326    17.082 f  mips/dp/myreg/rf_reg_r1_0_31_18_23_i_29/O
                         net (fo=1, routed)           1.078    18.160    mips/dp/myreg/rf_reg_r1_0_31_18_23_i_29_n_0
    SLICE_X87Y134        LUT6 (Prop_lut6_I5_O)        0.124    18.284 f  mips/dp/myreg/rf_reg_r1_0_31_18_23_i_11/O
                         net (fo=2, routed)           1.081    19.365    mips/dp/myreg/rf_reg_r1_0_31_18_23_i_11_n_0
    SLICE_X87Y129        LUT6 (Prop_lut6_I4_O)        0.124    19.489 r  mips/dp/myreg/pc[31]_i_9/O
                         net (fo=1, routed)           1.016    20.506    mips/dp/myreg/pc[31]_i_9_n_0
    SLICE_X85Y129        LUT6 (Prop_lut6_I5_O)        0.124    20.630 r  mips/dp/myreg/pc[31]_i_4/O
                         net (fo=5, routed)           0.905    21.534    mips/dp/myreg/pc[31]_i_4_n_0
    SLICE_X85Y135        LUT5 (Prop_lut5_I2_O)        0.124    21.658 r  mips/dp/myreg/pc[27]_i_4/O
                         net (fo=28, routed)          2.459    24.117    mips/dp/myreg/pc[27]_i_4_n_0
    SLICE_X89Y121        LUT6 (Prop_lut6_I2_O)        0.124    24.241 r  mips/dp/myreg/pc[3]_i_1/O
                         net (fo=1, routed)           0.000    24.241    mips/dp/newPC[3]
    SLICE_X89Y121        FDRE                                         r  mips/dp/pc_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    43.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.683    44.868    clkdv/CLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694    41.174 r  clkdv/mmcm/CLKOUT2
                         net (fo=1, routed)           1.923    43.097    clkdv/clkout2
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    43.188 r  clkdv/buf25/O
                         net (fo=160, routed)         1.587    44.775    mips/dp/clk25
    SLICE_X89Y121        FDRE                                         r  mips/dp/pc_reg[3]/C
                         clock pessimism              0.266    45.041    
                         clock uncertainty           -0.091    44.950    
    SLICE_X89Y121        FDRE (Setup_fdre_C_D)        0.032    44.982    mips/dp/pc_reg[3]
  -------------------------------------------------------------------
                         required time                         44.982    
                         arrival time                         -24.241    
  -------------------------------------------------------------------
                         slack                                 20.741    

Slack (MET) :             21.063ns  (required time - arrival time)
  Source:                 mips/dp/pc_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mips/dp/pc_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        18.923ns  (logic 2.718ns (14.363%)  route 16.205ns (85.636%))
  Logic Levels:           12  (LUT3=1 LUT5=3 LUT6=7 RAMD32=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.773ns = ( 44.773 - 40.000 ) 
    Source Clock Delay      (SCD):    5.061ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.809     5.168    clkdv/CLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922     1.246 r  clkdv/mmcm/CLKOUT2
                         net (fo=1, routed)           2.018     3.264    clkdv/clkout2
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.360 r  clkdv/buf25/O
                         net (fo=160, routed)         1.701     5.061    mips/dp/clk25
    SLICE_X88Y122        FDRE                                         r  mips/dp/pc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y122        FDRE (Prop_fdre_C_Q)         0.518     5.579 r  mips/dp/pc_reg[6]/Q
                         net (fo=24, routed)          0.951     6.530    mips/dp/myreg/pc[6]
    SLICE_X87Y121        LUT5 (Prop_lut5_I4_O)        0.124     6.654 r  mips/dp/myreg/g0_b20/O
                         net (fo=109, routed)         1.067     7.721    mips/dp/myreg/rf_reg_r2_0_31_18_23/ADDRB0
    SLICE_X84Y122        RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.152     7.873 f  mips/dp/myreg/rf_reg_r2_0_31_18_23/RAMB/O
                         net (fo=2, routed)           0.805     8.678    mips/dp/myreg/ReadData20[20]
    SLICE_X85Y119        LUT6 (Prop_lut6_I4_O)        0.348     9.026 r  mips/dp/myreg/rf_reg_r1_0_31_18_23_i_58/O
                         net (fo=16, routed)          1.759    10.785    mips/dp/myreg/rf_reg_r1_0_31_18_23_i_58_n_0
    SLICE_X82Y120        LUT5 (Prop_lut5_I2_O)        0.152    10.937 r  mips/dp/myreg/rf_reg_r1_0_31_18_23_i_109/O
                         net (fo=4, routed)           2.104    13.040    mips/dp/myreg/rf_reg_r1_0_31_18_23_i_109_n_0
    SLICE_X77Y123        LUT6 (Prop_lut6_I5_O)        0.326    13.366 r  mips/dp/myreg/rf_reg_r1_0_31_18_23_i_95/O
                         net (fo=2, routed)           1.537    14.904    mips/dp/myreg/rf_reg_r1_0_31_18_23_i_95_n_0
    SLICE_X82Y117        LUT3 (Prop_lut3_I0_O)        0.152    15.056 r  mips/dp/myreg/rf_reg_r1_0_31_18_23_i_61/O
                         net (fo=1, routed)           1.700    16.756    mips/dp/myreg/rf_reg_r1_0_31_18_23_i_61_n_0
    SLICE_X83Y135        LUT6 (Prop_lut6_I2_O)        0.326    17.082 f  mips/dp/myreg/rf_reg_r1_0_31_18_23_i_29/O
                         net (fo=1, routed)           1.078    18.160    mips/dp/myreg/rf_reg_r1_0_31_18_23_i_29_n_0
    SLICE_X87Y134        LUT6 (Prop_lut6_I5_O)        0.124    18.284 f  mips/dp/myreg/rf_reg_r1_0_31_18_23_i_11/O
                         net (fo=2, routed)           1.081    19.365    mips/dp/myreg/rf_reg_r1_0_31_18_23_i_11_n_0
    SLICE_X87Y129        LUT6 (Prop_lut6_I4_O)        0.124    19.489 r  mips/dp/myreg/pc[31]_i_9/O
                         net (fo=1, routed)           1.016    20.506    mips/dp/myreg/pc[31]_i_9_n_0
    SLICE_X85Y129        LUT6 (Prop_lut6_I5_O)        0.124    20.630 r  mips/dp/myreg/pc[31]_i_4/O
                         net (fo=5, routed)           0.905    21.534    mips/dp/myreg/pc[31]_i_4_n_0
    SLICE_X85Y135        LUT5 (Prop_lut5_I2_O)        0.124    21.658 r  mips/dp/myreg/pc[27]_i_4/O
                         net (fo=28, routed)          2.202    23.860    mips/dp/myreg/pc[27]_i_4_n_0
    SLICE_X88Y122        LUT6 (Prop_lut6_I2_O)        0.124    23.984 r  mips/dp/myreg/pc[6]_i_1/O
                         net (fo=1, routed)           0.000    23.984    mips/dp/newPC[6]
    SLICE_X88Y122        FDRE                                         r  mips/dp/pc_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    43.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.683    44.868    clkdv/CLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694    41.174 r  clkdv/mmcm/CLKOUT2
                         net (fo=1, routed)           1.923    43.097    clkdv/clkout2
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    43.188 r  clkdv/buf25/O
                         net (fo=160, routed)         1.585    44.773    mips/dp/clk25
    SLICE_X88Y122        FDRE                                         r  mips/dp/pc_reg[6]/C
                         clock pessimism              0.288    45.061    
                         clock uncertainty           -0.091    44.970    
    SLICE_X88Y122        FDRE (Setup_fdre_C_D)        0.077    45.047    mips/dp/pc_reg[6]
  -------------------------------------------------------------------
                         required time                         45.047    
                         arrival time                         -23.984    
  -------------------------------------------------------------------
                         slack                                 21.063    

Slack (MET) :             21.107ns  (required time - arrival time)
  Source:                 mips/dp/pc_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mips/dp/pc_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        18.783ns  (logic 2.718ns (14.470%)  route 16.065ns (85.530%))
  Logic Levels:           12  (LUT3=1 LUT5=4 LUT6=6 RAMD32=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.763ns = ( 44.763 - 40.000 ) 
    Source Clock Delay      (SCD):    5.061ns
    Clock Pessimism Removal (CPR):    0.250ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.809     5.168    clkdv/CLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922     1.246 r  clkdv/mmcm/CLKOUT2
                         net (fo=1, routed)           2.018     3.264    clkdv/clkout2
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.360 r  clkdv/buf25/O
                         net (fo=160, routed)         1.701     5.061    mips/dp/clk25
    SLICE_X88Y122        FDRE                                         r  mips/dp/pc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y122        FDRE (Prop_fdre_C_Q)         0.518     5.579 r  mips/dp/pc_reg[6]/Q
                         net (fo=24, routed)          0.951     6.530    mips/dp/myreg/pc[6]
    SLICE_X87Y121        LUT5 (Prop_lut5_I4_O)        0.124     6.654 r  mips/dp/myreg/g0_b20/O
                         net (fo=109, routed)         1.067     7.721    mips/dp/myreg/rf_reg_r2_0_31_18_23/ADDRB0
    SLICE_X84Y122        RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.152     7.873 f  mips/dp/myreg/rf_reg_r2_0_31_18_23/RAMB/O
                         net (fo=2, routed)           0.805     8.678    mips/dp/myreg/ReadData20[20]
    SLICE_X85Y119        LUT6 (Prop_lut6_I4_O)        0.348     9.026 r  mips/dp/myreg/rf_reg_r1_0_31_18_23_i_58/O
                         net (fo=16, routed)          1.759    10.785    mips/dp/myreg/rf_reg_r1_0_31_18_23_i_58_n_0
    SLICE_X82Y120        LUT5 (Prop_lut5_I2_O)        0.152    10.937 r  mips/dp/myreg/rf_reg_r1_0_31_18_23_i_109/O
                         net (fo=4, routed)           2.104    13.040    mips/dp/myreg/rf_reg_r1_0_31_18_23_i_109_n_0
    SLICE_X77Y123        LUT6 (Prop_lut6_I5_O)        0.326    13.366 r  mips/dp/myreg/rf_reg_r1_0_31_18_23_i_95/O
                         net (fo=2, routed)           1.537    14.904    mips/dp/myreg/rf_reg_r1_0_31_18_23_i_95_n_0
    SLICE_X82Y117        LUT3 (Prop_lut3_I0_O)        0.152    15.056 r  mips/dp/myreg/rf_reg_r1_0_31_18_23_i_61/O
                         net (fo=1, routed)           1.700    16.756    mips/dp/myreg/rf_reg_r1_0_31_18_23_i_61_n_0
    SLICE_X83Y135        LUT6 (Prop_lut6_I2_O)        0.326    17.082 f  mips/dp/myreg/rf_reg_r1_0_31_18_23_i_29/O
                         net (fo=1, routed)           1.078    18.160    mips/dp/myreg/rf_reg_r1_0_31_18_23_i_29_n_0
    SLICE_X87Y134        LUT6 (Prop_lut6_I5_O)        0.124    18.284 f  mips/dp/myreg/rf_reg_r1_0_31_18_23_i_11/O
                         net (fo=2, routed)           1.081    19.365    mips/dp/myreg/rf_reg_r1_0_31_18_23_i_11_n_0
    SLICE_X87Y129        LUT6 (Prop_lut6_I4_O)        0.124    19.489 r  mips/dp/myreg/pc[31]_i_9/O
                         net (fo=1, routed)           1.016    20.506    mips/dp/myreg/pc[31]_i_9_n_0
    SLICE_X85Y129        LUT6 (Prop_lut6_I5_O)        0.124    20.630 r  mips/dp/myreg/pc[31]_i_4/O
                         net (fo=5, routed)           0.905    21.534    mips/dp/myreg/pc[31]_i_4_n_0
    SLICE_X85Y135        LUT5 (Prop_lut5_I2_O)        0.124    21.658 r  mips/dp/myreg/pc[27]_i_4/O
                         net (fo=28, routed)          2.062    23.721    mips/dp/myreg/pc[27]_i_4_n_0
    SLICE_X81Y126        LUT5 (Prop_lut5_I2_O)        0.124    23.845 r  mips/dp/myreg/pc[0]_i_1/O
                         net (fo=1, routed)           0.000    23.845    mips/dp/newPC[0]
    SLICE_X81Y126        FDRE                                         r  mips/dp/pc_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    43.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.683    44.868    clkdv/CLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694    41.174 r  clkdv/mmcm/CLKOUT2
                         net (fo=1, routed)           1.923    43.097    clkdv/clkout2
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    43.188 r  clkdv/buf25/O
                         net (fo=160, routed)         1.575    44.763    mips/dp/clk25
    SLICE_X81Y126        FDRE                                         r  mips/dp/pc_reg[0]/C
                         clock pessimism              0.250    45.013    
                         clock uncertainty           -0.091    44.922    
    SLICE_X81Y126        FDRE (Setup_fdre_C_D)        0.029    44.951    mips/dp/pc_reg[0]
  -------------------------------------------------------------------
                         required time                         44.951    
                         arrival time                         -23.845    
  -------------------------------------------------------------------
                         slack                                 21.107    

Slack (MET) :             21.108ns  (required time - arrival time)
  Source:                 mips/dp/pc_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mips/dp/pc_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        18.859ns  (logic 2.718ns (14.412%)  route 16.141ns (85.588%))
  Logic Levels:           12  (LUT3=1 LUT5=3 LUT6=7 RAMD32=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 44.775 - 40.000 ) 
    Source Clock Delay      (SCD):    5.061ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.809     5.168    clkdv/CLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922     1.246 r  clkdv/mmcm/CLKOUT2
                         net (fo=1, routed)           2.018     3.264    clkdv/clkout2
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.360 r  clkdv/buf25/O
                         net (fo=160, routed)         1.701     5.061    mips/dp/clk25
    SLICE_X88Y122        FDRE                                         r  mips/dp/pc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y122        FDRE (Prop_fdre_C_Q)         0.518     5.579 r  mips/dp/pc_reg[6]/Q
                         net (fo=24, routed)          0.951     6.530    mips/dp/myreg/pc[6]
    SLICE_X87Y121        LUT5 (Prop_lut5_I4_O)        0.124     6.654 r  mips/dp/myreg/g0_b20/O
                         net (fo=109, routed)         1.067     7.721    mips/dp/myreg/rf_reg_r2_0_31_18_23/ADDRB0
    SLICE_X84Y122        RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.152     7.873 f  mips/dp/myreg/rf_reg_r2_0_31_18_23/RAMB/O
                         net (fo=2, routed)           0.805     8.678    mips/dp/myreg/ReadData20[20]
    SLICE_X85Y119        LUT6 (Prop_lut6_I4_O)        0.348     9.026 r  mips/dp/myreg/rf_reg_r1_0_31_18_23_i_58/O
                         net (fo=16, routed)          1.759    10.785    mips/dp/myreg/rf_reg_r1_0_31_18_23_i_58_n_0
    SLICE_X82Y120        LUT5 (Prop_lut5_I2_O)        0.152    10.937 r  mips/dp/myreg/rf_reg_r1_0_31_18_23_i_109/O
                         net (fo=4, routed)           2.104    13.040    mips/dp/myreg/rf_reg_r1_0_31_18_23_i_109_n_0
    SLICE_X77Y123        LUT6 (Prop_lut6_I5_O)        0.326    13.366 r  mips/dp/myreg/rf_reg_r1_0_31_18_23_i_95/O
                         net (fo=2, routed)           1.537    14.904    mips/dp/myreg/rf_reg_r1_0_31_18_23_i_95_n_0
    SLICE_X82Y117        LUT3 (Prop_lut3_I0_O)        0.152    15.056 r  mips/dp/myreg/rf_reg_r1_0_31_18_23_i_61/O
                         net (fo=1, routed)           1.700    16.756    mips/dp/myreg/rf_reg_r1_0_31_18_23_i_61_n_0
    SLICE_X83Y135        LUT6 (Prop_lut6_I2_O)        0.326    17.082 f  mips/dp/myreg/rf_reg_r1_0_31_18_23_i_29/O
                         net (fo=1, routed)           1.078    18.160    mips/dp/myreg/rf_reg_r1_0_31_18_23_i_29_n_0
    SLICE_X87Y134        LUT6 (Prop_lut6_I5_O)        0.124    18.284 f  mips/dp/myreg/rf_reg_r1_0_31_18_23_i_11/O
                         net (fo=2, routed)           1.081    19.365    mips/dp/myreg/rf_reg_r1_0_31_18_23_i_11_n_0
    SLICE_X87Y129        LUT6 (Prop_lut6_I4_O)        0.124    19.489 r  mips/dp/myreg/pc[31]_i_9/O
                         net (fo=1, routed)           1.016    20.506    mips/dp/myreg/pc[31]_i_9_n_0
    SLICE_X85Y129        LUT6 (Prop_lut6_I5_O)        0.124    20.630 r  mips/dp/myreg/pc[31]_i_4/O
                         net (fo=5, routed)           0.905    21.534    mips/dp/myreg/pc[31]_i_4_n_0
    SLICE_X85Y135        LUT5 (Prop_lut5_I2_O)        0.124    21.658 r  mips/dp/myreg/pc[27]_i_4/O
                         net (fo=28, routed)          2.139    23.797    mips/dp/myreg/pc[27]_i_4_n_0
    SLICE_X88Y121        LUT6 (Prop_lut6_I2_O)        0.124    23.921 r  mips/dp/myreg/pc[4]_i_1/O
                         net (fo=1, routed)           0.000    23.921    mips/dp/newPC[4]
    SLICE_X88Y121        FDRE                                         r  mips/dp/pc_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    43.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.683    44.868    clkdv/CLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694    41.174 r  clkdv/mmcm/CLKOUT2
                         net (fo=1, routed)           1.923    43.097    clkdv/clkout2
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    43.188 r  clkdv/buf25/O
                         net (fo=160, routed)         1.587    44.775    mips/dp/clk25
    SLICE_X88Y121        FDRE                                         r  mips/dp/pc_reg[4]/C
                         clock pessimism              0.266    45.041    
                         clock uncertainty           -0.091    44.950    
    SLICE_X88Y121        FDRE (Setup_fdre_C_D)        0.079    45.029    mips/dp/pc_reg[4]
  -------------------------------------------------------------------
                         required time                         45.029    
                         arrival time                         -23.921    
  -------------------------------------------------------------------
                         slack                                 21.108    

Slack (MET) :             21.235ns  (required time - arrival time)
  Source:                 mips/dp/pc_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mips/dp/pc_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        18.681ns  (logic 2.718ns (14.550%)  route 15.963ns (85.450%))
  Logic Levels:           12  (LUT3=1 LUT5=3 LUT6=7 RAMD32=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.773ns = ( 44.773 - 40.000 ) 
    Source Clock Delay      (SCD):    5.061ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.809     5.168    clkdv/CLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922     1.246 r  clkdv/mmcm/CLKOUT2
                         net (fo=1, routed)           2.018     3.264    clkdv/clkout2
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.360 r  clkdv/buf25/O
                         net (fo=160, routed)         1.701     5.061    mips/dp/clk25
    SLICE_X88Y122        FDRE                                         r  mips/dp/pc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y122        FDRE (Prop_fdre_C_Q)         0.518     5.579 r  mips/dp/pc_reg[6]/Q
                         net (fo=24, routed)          0.951     6.530    mips/dp/myreg/pc[6]
    SLICE_X87Y121        LUT5 (Prop_lut5_I4_O)        0.124     6.654 r  mips/dp/myreg/g0_b20/O
                         net (fo=109, routed)         1.067     7.721    mips/dp/myreg/rf_reg_r2_0_31_18_23/ADDRB0
    SLICE_X84Y122        RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.152     7.873 f  mips/dp/myreg/rf_reg_r2_0_31_18_23/RAMB/O
                         net (fo=2, routed)           0.805     8.678    mips/dp/myreg/ReadData20[20]
    SLICE_X85Y119        LUT6 (Prop_lut6_I4_O)        0.348     9.026 r  mips/dp/myreg/rf_reg_r1_0_31_18_23_i_58/O
                         net (fo=16, routed)          1.759    10.785    mips/dp/myreg/rf_reg_r1_0_31_18_23_i_58_n_0
    SLICE_X82Y120        LUT5 (Prop_lut5_I2_O)        0.152    10.937 r  mips/dp/myreg/rf_reg_r1_0_31_18_23_i_109/O
                         net (fo=4, routed)           2.104    13.040    mips/dp/myreg/rf_reg_r1_0_31_18_23_i_109_n_0
    SLICE_X77Y123        LUT6 (Prop_lut6_I5_O)        0.326    13.366 r  mips/dp/myreg/rf_reg_r1_0_31_18_23_i_95/O
                         net (fo=2, routed)           1.537    14.904    mips/dp/myreg/rf_reg_r1_0_31_18_23_i_95_n_0
    SLICE_X82Y117        LUT3 (Prop_lut3_I0_O)        0.152    15.056 r  mips/dp/myreg/rf_reg_r1_0_31_18_23_i_61/O
                         net (fo=1, routed)           1.700    16.756    mips/dp/myreg/rf_reg_r1_0_31_18_23_i_61_n_0
    SLICE_X83Y135        LUT6 (Prop_lut6_I2_O)        0.326    17.082 f  mips/dp/myreg/rf_reg_r1_0_31_18_23_i_29/O
                         net (fo=1, routed)           1.078    18.160    mips/dp/myreg/rf_reg_r1_0_31_18_23_i_29_n_0
    SLICE_X87Y134        LUT6 (Prop_lut6_I5_O)        0.124    18.284 f  mips/dp/myreg/rf_reg_r1_0_31_18_23_i_11/O
                         net (fo=2, routed)           1.081    19.365    mips/dp/myreg/rf_reg_r1_0_31_18_23_i_11_n_0
    SLICE_X87Y129        LUT6 (Prop_lut6_I4_O)        0.124    19.489 r  mips/dp/myreg/pc[31]_i_9/O
                         net (fo=1, routed)           1.016    20.506    mips/dp/myreg/pc[31]_i_9_n_0
    SLICE_X85Y129        LUT6 (Prop_lut6_I5_O)        0.124    20.630 r  mips/dp/myreg/pc[31]_i_4/O
                         net (fo=5, routed)           0.905    21.534    mips/dp/myreg/pc[31]_i_4_n_0
    SLICE_X85Y135        LUT5 (Prop_lut5_I2_O)        0.124    21.658 r  mips/dp/myreg/pc[27]_i_4/O
                         net (fo=28, routed)          1.960    23.618    mips/dp/myreg/pc[27]_i_4_n_0
    SLICE_X87Y122        LUT6 (Prop_lut6_I2_O)        0.124    23.742 r  mips/dp/myreg/pc[5]_i_1/O
                         net (fo=1, routed)           0.000    23.742    mips/dp/newPC[5]
    SLICE_X87Y122        FDRE                                         r  mips/dp/pc_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    43.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.683    44.868    clkdv/CLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694    41.174 r  clkdv/mmcm/CLKOUT2
                         net (fo=1, routed)           1.923    43.097    clkdv/clkout2
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    43.188 r  clkdv/buf25/O
                         net (fo=160, routed)         1.585    44.773    mips/dp/clk25
    SLICE_X87Y122        FDRE                                         r  mips/dp/pc_reg[5]/C
                         clock pessimism              0.266    45.039    
                         clock uncertainty           -0.091    44.948    
    SLICE_X87Y122        FDRE (Setup_fdre_C_D)        0.029    44.977    mips/dp/pc_reg[5]
  -------------------------------------------------------------------
                         required time                         44.977    
                         arrival time                         -23.742    
  -------------------------------------------------------------------
                         slack                                 21.235    

Slack (MET) :             21.348ns  (required time - arrival time)
  Source:                 mips/dp/pc_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mips/dp/pc_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        18.549ns  (logic 2.718ns (14.653%)  route 15.831ns (85.347%))
  Logic Levels:           12  (LUT3=1 LUT5=3 LUT6=7 RAMD32=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.770ns = ( 44.770 - 40.000 ) 
    Source Clock Delay      (SCD):    5.061ns
    Clock Pessimism Removal (CPR):    0.250ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.809     5.168    clkdv/CLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922     1.246 r  clkdv/mmcm/CLKOUT2
                         net (fo=1, routed)           2.018     3.264    clkdv/clkout2
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.360 r  clkdv/buf25/O
                         net (fo=160, routed)         1.701     5.061    mips/dp/clk25
    SLICE_X88Y122        FDRE                                         r  mips/dp/pc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y122        FDRE (Prop_fdre_C_Q)         0.518     5.579 r  mips/dp/pc_reg[6]/Q
                         net (fo=24, routed)          0.951     6.530    mips/dp/myreg/pc[6]
    SLICE_X87Y121        LUT5 (Prop_lut5_I4_O)        0.124     6.654 r  mips/dp/myreg/g0_b20/O
                         net (fo=109, routed)         1.067     7.721    mips/dp/myreg/rf_reg_r2_0_31_18_23/ADDRB0
    SLICE_X84Y122        RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.152     7.873 f  mips/dp/myreg/rf_reg_r2_0_31_18_23/RAMB/O
                         net (fo=2, routed)           0.805     8.678    mips/dp/myreg/ReadData20[20]
    SLICE_X85Y119        LUT6 (Prop_lut6_I4_O)        0.348     9.026 r  mips/dp/myreg/rf_reg_r1_0_31_18_23_i_58/O
                         net (fo=16, routed)          1.759    10.785    mips/dp/myreg/rf_reg_r1_0_31_18_23_i_58_n_0
    SLICE_X82Y120        LUT5 (Prop_lut5_I2_O)        0.152    10.937 r  mips/dp/myreg/rf_reg_r1_0_31_18_23_i_109/O
                         net (fo=4, routed)           2.104    13.040    mips/dp/myreg/rf_reg_r1_0_31_18_23_i_109_n_0
    SLICE_X77Y123        LUT6 (Prop_lut6_I5_O)        0.326    13.366 r  mips/dp/myreg/rf_reg_r1_0_31_18_23_i_95/O
                         net (fo=2, routed)           1.537    14.904    mips/dp/myreg/rf_reg_r1_0_31_18_23_i_95_n_0
    SLICE_X82Y117        LUT3 (Prop_lut3_I0_O)        0.152    15.056 r  mips/dp/myreg/rf_reg_r1_0_31_18_23_i_61/O
                         net (fo=1, routed)           1.700    16.756    mips/dp/myreg/rf_reg_r1_0_31_18_23_i_61_n_0
    SLICE_X83Y135        LUT6 (Prop_lut6_I2_O)        0.326    17.082 f  mips/dp/myreg/rf_reg_r1_0_31_18_23_i_29/O
                         net (fo=1, routed)           1.078    18.160    mips/dp/myreg/rf_reg_r1_0_31_18_23_i_29_n_0
    SLICE_X87Y134        LUT6 (Prop_lut6_I5_O)        0.124    18.284 f  mips/dp/myreg/rf_reg_r1_0_31_18_23_i_11/O
                         net (fo=2, routed)           1.081    19.365    mips/dp/myreg/rf_reg_r1_0_31_18_23_i_11_n_0
    SLICE_X87Y129        LUT6 (Prop_lut6_I4_O)        0.124    19.489 r  mips/dp/myreg/pc[31]_i_9/O
                         net (fo=1, routed)           1.016    20.506    mips/dp/myreg/pc[31]_i_9_n_0
    SLICE_X85Y129        LUT6 (Prop_lut6_I5_O)        0.124    20.630 r  mips/dp/myreg/pc[31]_i_4/O
                         net (fo=5, routed)           0.905    21.534    mips/dp/myreg/pc[31]_i_4_n_0
    SLICE_X85Y135        LUT5 (Prop_lut5_I2_O)        0.124    21.658 r  mips/dp/myreg/pc[27]_i_4/O
                         net (fo=28, routed)          1.828    23.486    mips/dp/myreg/pc[27]_i_4_n_0
    SLICE_X83Y126        LUT6 (Prop_lut6_I2_O)        0.124    23.610 r  mips/dp/myreg/pc[8]_i_1/O
                         net (fo=1, routed)           0.000    23.610    mips/dp/newPC[8]
    SLICE_X83Y126        FDRE                                         r  mips/dp/pc_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    43.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.683    44.868    clkdv/CLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694    41.174 r  clkdv/mmcm/CLKOUT2
                         net (fo=1, routed)           1.923    43.097    clkdv/clkout2
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    43.188 r  clkdv/buf25/O
                         net (fo=160, routed)         1.582    44.770    mips/dp/clk25
    SLICE_X83Y126        FDRE                                         r  mips/dp/pc_reg[8]/C
                         clock pessimism              0.250    45.020    
                         clock uncertainty           -0.091    44.929    
    SLICE_X83Y126        FDRE (Setup_fdre_C_D)        0.029    44.958    mips/dp/pc_reg[8]
  -------------------------------------------------------------------
                         required time                         44.958    
                         arrival time                         -23.610    
  -------------------------------------------------------------------
                         slack                                 21.348    

Slack (MET) :             21.477ns  (required time - arrival time)
  Source:                 mips/dp/pc_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mips/dp/pc_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        18.426ns  (logic 2.718ns (14.751%)  route 15.708ns (85.249%))
  Logic Levels:           12  (LUT3=1 LUT5=3 LUT6=7 RAMD32=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 44.776 - 40.000 ) 
    Source Clock Delay      (SCD):    5.061ns
    Clock Pessimism Removal (CPR):    0.250ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.809     5.168    clkdv/CLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922     1.246 r  clkdv/mmcm/CLKOUT2
                         net (fo=1, routed)           2.018     3.264    clkdv/clkout2
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.360 r  clkdv/buf25/O
                         net (fo=160, routed)         1.701     5.061    mips/dp/clk25
    SLICE_X88Y122        FDRE                                         r  mips/dp/pc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y122        FDRE (Prop_fdre_C_Q)         0.518     5.579 r  mips/dp/pc_reg[6]/Q
                         net (fo=24, routed)          0.951     6.530    mips/dp/myreg/pc[6]
    SLICE_X87Y121        LUT5 (Prop_lut5_I4_O)        0.124     6.654 r  mips/dp/myreg/g0_b20/O
                         net (fo=109, routed)         1.067     7.721    mips/dp/myreg/rf_reg_r2_0_31_18_23/ADDRB0
    SLICE_X84Y122        RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.152     7.873 f  mips/dp/myreg/rf_reg_r2_0_31_18_23/RAMB/O
                         net (fo=2, routed)           0.805     8.678    mips/dp/myreg/ReadData20[20]
    SLICE_X85Y119        LUT6 (Prop_lut6_I4_O)        0.348     9.026 r  mips/dp/myreg/rf_reg_r1_0_31_18_23_i_58/O
                         net (fo=16, routed)          1.759    10.785    mips/dp/myreg/rf_reg_r1_0_31_18_23_i_58_n_0
    SLICE_X82Y120        LUT5 (Prop_lut5_I2_O)        0.152    10.937 r  mips/dp/myreg/rf_reg_r1_0_31_18_23_i_109/O
                         net (fo=4, routed)           2.104    13.040    mips/dp/myreg/rf_reg_r1_0_31_18_23_i_109_n_0
    SLICE_X77Y123        LUT6 (Prop_lut6_I5_O)        0.326    13.366 r  mips/dp/myreg/rf_reg_r1_0_31_18_23_i_95/O
                         net (fo=2, routed)           1.537    14.904    mips/dp/myreg/rf_reg_r1_0_31_18_23_i_95_n_0
    SLICE_X82Y117        LUT3 (Prop_lut3_I0_O)        0.152    15.056 r  mips/dp/myreg/rf_reg_r1_0_31_18_23_i_61/O
                         net (fo=1, routed)           1.700    16.756    mips/dp/myreg/rf_reg_r1_0_31_18_23_i_61_n_0
    SLICE_X83Y135        LUT6 (Prop_lut6_I2_O)        0.326    17.082 f  mips/dp/myreg/rf_reg_r1_0_31_18_23_i_29/O
                         net (fo=1, routed)           1.078    18.160    mips/dp/myreg/rf_reg_r1_0_31_18_23_i_29_n_0
    SLICE_X87Y134        LUT6 (Prop_lut6_I5_O)        0.124    18.284 f  mips/dp/myreg/rf_reg_r1_0_31_18_23_i_11/O
                         net (fo=2, routed)           1.081    19.365    mips/dp/myreg/rf_reg_r1_0_31_18_23_i_11_n_0
    SLICE_X87Y129        LUT6 (Prop_lut6_I4_O)        0.124    19.489 r  mips/dp/myreg/pc[31]_i_9/O
                         net (fo=1, routed)           1.016    20.506    mips/dp/myreg/pc[31]_i_9_n_0
    SLICE_X85Y129        LUT6 (Prop_lut6_I5_O)        0.124    20.630 r  mips/dp/myreg/pc[31]_i_4/O
                         net (fo=5, routed)           0.905    21.534    mips/dp/myreg/pc[31]_i_4_n_0
    SLICE_X85Y135        LUT5 (Prop_lut5_I2_O)        0.124    21.658 r  mips/dp/myreg/pc[27]_i_4/O
                         net (fo=28, routed)          1.705    23.363    mips/dp/myreg/pc[27]_i_4_n_0
    SLICE_X86Y129        LUT6 (Prop_lut6_I2_O)        0.124    23.487 r  mips/dp/myreg/pc[9]_i_1/O
                         net (fo=1, routed)           0.000    23.487    mips/dp/newPC[9]
    SLICE_X86Y129        FDRE                                         r  mips/dp/pc_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    43.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.683    44.868    clkdv/CLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694    41.174 r  clkdv/mmcm/CLKOUT2
                         net (fo=1, routed)           1.923    43.097    clkdv/clkout2
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    43.188 r  clkdv/buf25/O
                         net (fo=160, routed)         1.588    44.776    mips/dp/clk25
    SLICE_X86Y129        FDRE                                         r  mips/dp/pc_reg[9]/C
                         clock pessimism              0.250    45.026    
                         clock uncertainty           -0.091    44.935    
    SLICE_X86Y129        FDRE (Setup_fdre_C_D)        0.029    44.964    mips/dp/pc_reg[9]
  -------------------------------------------------------------------
                         required time                         44.964    
                         arrival time                         -23.487    
  -------------------------------------------------------------------
                         slack                                 21.477    

Slack (MET) :             21.534ns  (required time - arrival time)
  Source:                 mips/dp/pc_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mips/dp/pc_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        18.364ns  (logic 2.718ns (14.800%)  route 15.646ns (85.200%))
  Logic Levels:           12  (LUT3=1 LUT5=4 LUT6=6 RAMD32=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 44.771 - 40.000 ) 
    Source Clock Delay      (SCD):    5.061ns
    Clock Pessimism Removal (CPR):    0.250ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.809     5.168    clkdv/CLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922     1.246 r  clkdv/mmcm/CLKOUT2
                         net (fo=1, routed)           2.018     3.264    clkdv/clkout2
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.360 r  clkdv/buf25/O
                         net (fo=160, routed)         1.701     5.061    mips/dp/clk25
    SLICE_X88Y122        FDRE                                         r  mips/dp/pc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y122        FDRE (Prop_fdre_C_Q)         0.518     5.579 r  mips/dp/pc_reg[6]/Q
                         net (fo=24, routed)          0.951     6.530    mips/dp/myreg/pc[6]
    SLICE_X87Y121        LUT5 (Prop_lut5_I4_O)        0.124     6.654 r  mips/dp/myreg/g0_b20/O
                         net (fo=109, routed)         1.067     7.721    mips/dp/myreg/rf_reg_r2_0_31_18_23/ADDRB0
    SLICE_X84Y122        RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.152     7.873 f  mips/dp/myreg/rf_reg_r2_0_31_18_23/RAMB/O
                         net (fo=2, routed)           0.805     8.678    mips/dp/myreg/ReadData20[20]
    SLICE_X85Y119        LUT6 (Prop_lut6_I4_O)        0.348     9.026 r  mips/dp/myreg/rf_reg_r1_0_31_18_23_i_58/O
                         net (fo=16, routed)          1.759    10.785    mips/dp/myreg/rf_reg_r1_0_31_18_23_i_58_n_0
    SLICE_X82Y120        LUT5 (Prop_lut5_I2_O)        0.152    10.937 r  mips/dp/myreg/rf_reg_r1_0_31_18_23_i_109/O
                         net (fo=4, routed)           2.104    13.040    mips/dp/myreg/rf_reg_r1_0_31_18_23_i_109_n_0
    SLICE_X77Y123        LUT6 (Prop_lut6_I5_O)        0.326    13.366 r  mips/dp/myreg/rf_reg_r1_0_31_18_23_i_95/O
                         net (fo=2, routed)           1.537    14.904    mips/dp/myreg/rf_reg_r1_0_31_18_23_i_95_n_0
    SLICE_X82Y117        LUT3 (Prop_lut3_I0_O)        0.152    15.056 r  mips/dp/myreg/rf_reg_r1_0_31_18_23_i_61/O
                         net (fo=1, routed)           1.700    16.756    mips/dp/myreg/rf_reg_r1_0_31_18_23_i_61_n_0
    SLICE_X83Y135        LUT6 (Prop_lut6_I2_O)        0.326    17.082 f  mips/dp/myreg/rf_reg_r1_0_31_18_23_i_29/O
                         net (fo=1, routed)           1.078    18.160    mips/dp/myreg/rf_reg_r1_0_31_18_23_i_29_n_0
    SLICE_X87Y134        LUT6 (Prop_lut6_I5_O)        0.124    18.284 f  mips/dp/myreg/rf_reg_r1_0_31_18_23_i_11/O
                         net (fo=2, routed)           1.081    19.365    mips/dp/myreg/rf_reg_r1_0_31_18_23_i_11_n_0
    SLICE_X87Y129        LUT6 (Prop_lut6_I4_O)        0.124    19.489 r  mips/dp/myreg/pc[31]_i_9/O
                         net (fo=1, routed)           1.016    20.506    mips/dp/myreg/pc[31]_i_9_n_0
    SLICE_X85Y129        LUT6 (Prop_lut6_I5_O)        0.124    20.630 r  mips/dp/myreg/pc[31]_i_4/O
                         net (fo=5, routed)           0.905    21.534    mips/dp/myreg/pc[31]_i_4_n_0
    SLICE_X85Y135        LUT5 (Prop_lut5_I2_O)        0.124    21.658 r  mips/dp/myreg/pc[27]_i_4/O
                         net (fo=28, routed)          1.643    23.302    mips/dp/myreg/pc[27]_i_4_n_0
    SLICE_X85Y127        LUT5 (Prop_lut5_I2_O)        0.124    23.426 r  mips/dp/myreg/pc[1]_i_1/O
                         net (fo=1, routed)           0.000    23.426    mips/dp/newPC[1]
    SLICE_X85Y127        FDRE                                         r  mips/dp/pc_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    43.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.683    44.868    clkdv/CLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694    41.174 r  clkdv/mmcm/CLKOUT2
                         net (fo=1, routed)           1.923    43.097    clkdv/clkout2
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    43.188 r  clkdv/buf25/O
                         net (fo=160, routed)         1.583    44.771    mips/dp/clk25
    SLICE_X85Y127        FDRE                                         r  mips/dp/pc_reg[1]/C
                         clock pessimism              0.250    45.021    
                         clock uncertainty           -0.091    44.930    
    SLICE_X85Y127        FDRE (Setup_fdre_C_D)        0.029    44.959    mips/dp/pc_reg[1]
  -------------------------------------------------------------------
                         required time                         44.959    
                         arrival time                         -23.426    
  -------------------------------------------------------------------
                         slack                                 21.534    

Slack (MET) :             21.601ns  (required time - arrival time)
  Source:                 mips/dp/pc_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mips/dp/pc_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        18.351ns  (logic 2.718ns (14.811%)  route 15.633ns (85.189%))
  Logic Levels:           12  (LUT3=1 LUT5=3 LUT6=7 RAMD32=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 44.777 - 40.000 ) 
    Source Clock Delay      (SCD):    5.061ns
    Clock Pessimism Removal (CPR):    0.250ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.809     5.168    clkdv/CLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922     1.246 r  clkdv/mmcm/CLKOUT2
                         net (fo=1, routed)           2.018     3.264    clkdv/clkout2
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.360 r  clkdv/buf25/O
                         net (fo=160, routed)         1.701     5.061    mips/dp/clk25
    SLICE_X88Y122        FDRE                                         r  mips/dp/pc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y122        FDRE (Prop_fdre_C_Q)         0.518     5.579 r  mips/dp/pc_reg[6]/Q
                         net (fo=24, routed)          0.951     6.530    mips/dp/myreg/pc[6]
    SLICE_X87Y121        LUT5 (Prop_lut5_I4_O)        0.124     6.654 r  mips/dp/myreg/g0_b20/O
                         net (fo=109, routed)         1.067     7.721    mips/dp/myreg/rf_reg_r2_0_31_18_23/ADDRB0
    SLICE_X84Y122        RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.152     7.873 f  mips/dp/myreg/rf_reg_r2_0_31_18_23/RAMB/O
                         net (fo=2, routed)           0.805     8.678    mips/dp/myreg/ReadData20[20]
    SLICE_X85Y119        LUT6 (Prop_lut6_I4_O)        0.348     9.026 r  mips/dp/myreg/rf_reg_r1_0_31_18_23_i_58/O
                         net (fo=16, routed)          1.759    10.785    mips/dp/myreg/rf_reg_r1_0_31_18_23_i_58_n_0
    SLICE_X82Y120        LUT5 (Prop_lut5_I2_O)        0.152    10.937 r  mips/dp/myreg/rf_reg_r1_0_31_18_23_i_109/O
                         net (fo=4, routed)           2.104    13.040    mips/dp/myreg/rf_reg_r1_0_31_18_23_i_109_n_0
    SLICE_X77Y123        LUT6 (Prop_lut6_I5_O)        0.326    13.366 r  mips/dp/myreg/rf_reg_r1_0_31_18_23_i_95/O
                         net (fo=2, routed)           1.537    14.904    mips/dp/myreg/rf_reg_r1_0_31_18_23_i_95_n_0
    SLICE_X82Y117        LUT3 (Prop_lut3_I0_O)        0.152    15.056 r  mips/dp/myreg/rf_reg_r1_0_31_18_23_i_61/O
                         net (fo=1, routed)           1.700    16.756    mips/dp/myreg/rf_reg_r1_0_31_18_23_i_61_n_0
    SLICE_X83Y135        LUT6 (Prop_lut6_I2_O)        0.326    17.082 f  mips/dp/myreg/rf_reg_r1_0_31_18_23_i_29/O
                         net (fo=1, routed)           1.078    18.160    mips/dp/myreg/rf_reg_r1_0_31_18_23_i_29_n_0
    SLICE_X87Y134        LUT6 (Prop_lut6_I5_O)        0.124    18.284 f  mips/dp/myreg/rf_reg_r1_0_31_18_23_i_11/O
                         net (fo=2, routed)           1.081    19.365    mips/dp/myreg/rf_reg_r1_0_31_18_23_i_11_n_0
    SLICE_X87Y129        LUT6 (Prop_lut6_I4_O)        0.124    19.489 r  mips/dp/myreg/pc[31]_i_9/O
                         net (fo=1, routed)           1.016    20.506    mips/dp/myreg/pc[31]_i_9_n_0
    SLICE_X85Y129        LUT6 (Prop_lut6_I5_O)        0.124    20.630 r  mips/dp/myreg/pc[31]_i_4/O
                         net (fo=5, routed)           0.905    21.534    mips/dp/myreg/pc[31]_i_4_n_0
    SLICE_X85Y135        LUT5 (Prop_lut5_I2_O)        0.124    21.658 r  mips/dp/myreg/pc[27]_i_4/O
                         net (fo=28, routed)          1.630    23.289    mips/dp/myreg/pc[27]_i_4_n_0
    SLICE_X88Y131        LUT6 (Prop_lut6_I2_O)        0.124    23.413 r  mips/dp/myreg/pc[18]_i_1/O
                         net (fo=1, routed)           0.000    23.413    mips/dp/newPC[18]
    SLICE_X88Y131        FDRE                                         r  mips/dp/pc_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    43.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.683    44.868    clkdv/CLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694    41.174 r  clkdv/mmcm/CLKOUT2
                         net (fo=1, routed)           1.923    43.097    clkdv/clkout2
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    43.188 r  clkdv/buf25/O
                         net (fo=160, routed)         1.589    44.777    mips/dp/clk25
    SLICE_X88Y131        FDRE                                         r  mips/dp/pc_reg[18]/C
                         clock pessimism              0.250    45.027    
                         clock uncertainty           -0.091    44.936    
    SLICE_X88Y131        FDRE (Setup_fdre_C_D)        0.077    45.013    mips/dp/pc_reg[18]
  -------------------------------------------------------------------
                         required time                         45.013    
                         arrival time                         -23.413    
  -------------------------------------------------------------------
                         slack                                 21.601    

Slack (MET) :             21.657ns  (required time - arrival time)
  Source:                 mips/dp/pc_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mips/dp/pc_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        18.295ns  (logic 2.718ns (14.856%)  route 15.577ns (85.144%))
  Logic Levels:           12  (LUT3=1 LUT5=3 LUT6=7 RAMD32=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 44.774 - 40.000 ) 
    Source Clock Delay      (SCD):    5.061ns
    Clock Pessimism Removal (CPR):    0.250ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.809     5.168    clkdv/CLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922     1.246 r  clkdv/mmcm/CLKOUT2
                         net (fo=1, routed)           2.018     3.264    clkdv/clkout2
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.360 r  clkdv/buf25/O
                         net (fo=160, routed)         1.701     5.061    mips/dp/clk25
    SLICE_X88Y122        FDRE                                         r  mips/dp/pc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y122        FDRE (Prop_fdre_C_Q)         0.518     5.579 r  mips/dp/pc_reg[6]/Q
                         net (fo=24, routed)          0.951     6.530    mips/dp/myreg/pc[6]
    SLICE_X87Y121        LUT5 (Prop_lut5_I4_O)        0.124     6.654 r  mips/dp/myreg/g0_b20/O
                         net (fo=109, routed)         1.067     7.721    mips/dp/myreg/rf_reg_r2_0_31_18_23/ADDRB0
    SLICE_X84Y122        RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.152     7.873 f  mips/dp/myreg/rf_reg_r2_0_31_18_23/RAMB/O
                         net (fo=2, routed)           0.805     8.678    mips/dp/myreg/ReadData20[20]
    SLICE_X85Y119        LUT6 (Prop_lut6_I4_O)        0.348     9.026 r  mips/dp/myreg/rf_reg_r1_0_31_18_23_i_58/O
                         net (fo=16, routed)          1.759    10.785    mips/dp/myreg/rf_reg_r1_0_31_18_23_i_58_n_0
    SLICE_X82Y120        LUT5 (Prop_lut5_I2_O)        0.152    10.937 r  mips/dp/myreg/rf_reg_r1_0_31_18_23_i_109/O
                         net (fo=4, routed)           2.104    13.040    mips/dp/myreg/rf_reg_r1_0_31_18_23_i_109_n_0
    SLICE_X77Y123        LUT6 (Prop_lut6_I5_O)        0.326    13.366 r  mips/dp/myreg/rf_reg_r1_0_31_18_23_i_95/O
                         net (fo=2, routed)           1.537    14.904    mips/dp/myreg/rf_reg_r1_0_31_18_23_i_95_n_0
    SLICE_X82Y117        LUT3 (Prop_lut3_I0_O)        0.152    15.056 r  mips/dp/myreg/rf_reg_r1_0_31_18_23_i_61/O
                         net (fo=1, routed)           1.700    16.756    mips/dp/myreg/rf_reg_r1_0_31_18_23_i_61_n_0
    SLICE_X83Y135        LUT6 (Prop_lut6_I2_O)        0.326    17.082 f  mips/dp/myreg/rf_reg_r1_0_31_18_23_i_29/O
                         net (fo=1, routed)           1.078    18.160    mips/dp/myreg/rf_reg_r1_0_31_18_23_i_29_n_0
    SLICE_X87Y134        LUT6 (Prop_lut6_I5_O)        0.124    18.284 f  mips/dp/myreg/rf_reg_r1_0_31_18_23_i_11/O
                         net (fo=2, routed)           1.081    19.365    mips/dp/myreg/rf_reg_r1_0_31_18_23_i_11_n_0
    SLICE_X87Y129        LUT6 (Prop_lut6_I4_O)        0.124    19.489 r  mips/dp/myreg/pc[31]_i_9/O
                         net (fo=1, routed)           1.016    20.506    mips/dp/myreg/pc[31]_i_9_n_0
    SLICE_X85Y129        LUT6 (Prop_lut6_I5_O)        0.124    20.630 r  mips/dp/myreg/pc[31]_i_4/O
                         net (fo=5, routed)           0.905    21.534    mips/dp/myreg/pc[31]_i_4_n_0
    SLICE_X85Y135        LUT5 (Prop_lut5_I2_O)        0.124    21.658 r  mips/dp/myreg/pc[27]_i_4/O
                         net (fo=28, routed)          1.575    23.233    mips/dp/myreg/pc[27]_i_4_n_0
    SLICE_X84Y129        LUT6 (Prop_lut6_I2_O)        0.124    23.357 r  mips/dp/myreg/pc[10]_i_1/O
                         net (fo=1, routed)           0.000    23.357    mips/dp/newPC[10]
    SLICE_X84Y129        FDRE                                         r  mips/dp/pc_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    43.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.683    44.868    clkdv/CLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694    41.174 r  clkdv/mmcm/CLKOUT2
                         net (fo=1, routed)           1.923    43.097    clkdv/clkout2
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    43.188 r  clkdv/buf25/O
                         net (fo=160, routed)         1.586    44.774    mips/dp/clk25
    SLICE_X84Y129        FDRE                                         r  mips/dp/pc_reg[10]/C
                         clock pessimism              0.250    45.024    
                         clock uncertainty           -0.091    44.933    
    SLICE_X84Y129        FDRE (Setup_fdre_C_D)        0.081    45.014    mips/dp/pc_reg[10]
  -------------------------------------------------------------------
                         required time                         45.014    
                         arrival time                         -23.357    
  -------------------------------------------------------------------
                         slack                                 21.657    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 mips/dp/pc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mips/dp/pc_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.186ns (47.345%)  route 0.207ns (52.655%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.926ns
    Source Clock Delay      (SCD):    1.421ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.624     1.458    clkdv/CLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296     0.162 r  clkdv/mmcm/CLKOUT2
                         net (fo=1, routed)           0.648     0.810    clkdv/clkout2
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.836 r  clkdv/buf25/O
                         net (fo=160, routed)         0.586     1.421    mips/dp/clk25
    SLICE_X81Y126        FDRE                                         r  mips/dp/pc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y126        FDRE (Prop_fdre_C_Q)         0.141     1.562 r  mips/dp/pc_reg[0]/Q
                         net (fo=2, routed)           0.207     1.769    mips/dp/myreg/pc[0]
    SLICE_X81Y126        LUT5 (Prop_lut5_I3_O)        0.045     1.814 r  mips/dp/myreg/pc[0]_i_1/O
                         net (fo=1, routed)           0.000     1.814    mips/dp/newPC[0]
    SLICE_X81Y126        FDRE                                         r  mips/dp/pc_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.898     1.967    clkdv/CLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625     0.342 r  clkdv/mmcm/CLKOUT2
                         net (fo=1, routed)           0.700     1.042    clkdv/clkout2
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.071 r  clkdv/buf25/O
                         net (fo=160, routed)         0.855     1.926    mips/dp/clk25
    SLICE_X81Y126        FDRE                                         r  mips/dp/pc_reg[0]/C
                         clock pessimism             -0.504     1.421    
    SLICE_X81Y126        FDRE (Hold_fdre_C_D)         0.091     1.512    mips/dp/pc_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.512    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.494ns  (arrival time - required time)
  Source:                 mips/dp/pc_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mips/dp/pc_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.615ns  (logic 0.381ns (61.928%)  route 0.234ns (38.072%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.934ns
    Source Clock Delay      (SCD):    1.428ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.624     1.458    clkdv/CLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296     0.162 r  clkdv/mmcm/CLKOUT2
                         net (fo=1, routed)           0.648     0.810    clkdv/clkout2
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.836 r  clkdv/buf25/O
                         net (fo=160, routed)         0.593     1.428    mips/dp/clk25
    SLICE_X84Y129        FDRE                                         r  mips/dp/pc_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y129        FDRE (Prop_fdre_C_Q)         0.164     1.592 r  mips/dp/pc_reg[10]/Q
                         net (fo=1, routed)           0.103     1.695    mips/dp/myreg/pc[10]
    SLICE_X82Y129        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     1.805 r  mips/dp/myreg/pc_reg[12]_i_4/O[1]
                         net (fo=4, routed)           0.132     1.937    mips/dp/myreg/pcPlus4[9]
    SLICE_X84Y129        LUT6 (Prop_lut6_I3_O)        0.107     2.044 r  mips/dp/myreg/pc[10]_i_1/O
                         net (fo=1, routed)           0.000     2.044    mips/dp/newPC[10]
    SLICE_X84Y129        FDRE                                         r  mips/dp/pc_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.898     1.967    clkdv/CLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625     0.342 r  clkdv/mmcm/CLKOUT2
                         net (fo=1, routed)           0.700     1.042    clkdv/clkout2
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.071 r  clkdv/buf25/O
                         net (fo=160, routed)         0.863     1.934    mips/dp/clk25
    SLICE_X84Y129        FDRE                                         r  mips/dp/pc_reg[10]/C
                         clock pessimism             -0.505     1.428    
    SLICE_X84Y129        FDRE (Hold_fdre_C_D)         0.121     1.549    mips/dp/pc_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           2.044    
  -------------------------------------------------------------------
                         slack                                  0.494    

Slack (MET) :             0.527ns  (arrival time - required time)
  Source:                 mips/dp/pc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mips/dp/pc_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.633ns  (logic 0.231ns (36.485%)  route 0.402ns (63.515%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.934ns
    Source Clock Delay      (SCD):    1.428ns
    Clock Pessimism Removal (CPR):    0.491ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.624     1.458    clkdv/CLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296     0.162 r  clkdv/mmcm/CLKOUT2
                         net (fo=1, routed)           0.648     0.810    clkdv/clkout2
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.836 r  clkdv/buf25/O
                         net (fo=160, routed)         0.593     1.428    mips/dp/clk25
    SLICE_X89Y122        FDRE                                         r  mips/dp/pc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y122        FDRE (Prop_fdre_C_Q)         0.141     1.569 r  mips/dp/pc_reg[2]/Q
                         net (fo=25, routed)          0.150     1.720    mips/dp/myreg/pc[2]
    SLICE_X88Y122        LUT5 (Prop_lut5_I0_O)        0.045     1.765 r  mips/dp/myreg/g0_b1/O
                         net (fo=38, routed)          0.252     2.017    mips/dp/myreg/pc_reg[31][1]
    SLICE_X89Y121        LUT6 (Prop_lut6_I5_O)        0.045     2.062 r  mips/dp/myreg/pc[3]_i_1/O
                         net (fo=1, routed)           0.000     2.062    mips/dp/newPC[3]
    SLICE_X89Y121        FDRE                                         r  mips/dp/pc_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.898     1.967    clkdv/CLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625     0.342 r  clkdv/mmcm/CLKOUT2
                         net (fo=1, routed)           0.700     1.042    clkdv/clkout2
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.071 r  clkdv/buf25/O
                         net (fo=160, routed)         0.863     1.934    mips/dp/clk25
    SLICE_X89Y121        FDRE                                         r  mips/dp/pc_reg[3]/C
                         clock pessimism             -0.491     1.442    
    SLICE_X89Y121        FDRE (Hold_fdre_C_D)         0.092     1.534    mips/dp/pc_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.534    
                         arrival time                           2.062    
  -------------------------------------------------------------------
                         slack                                  0.527    

Slack (MET) :             0.529ns  (arrival time - required time)
  Source:                 dmem/mem_reg_0_31_30_30/SP/CLK
                            (rising edge-triggered cell RAMS32 clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mips/dp/myreg/rf_reg_r1_0_31_30_31/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.692ns  (logic 0.431ns (62.294%)  route 0.261ns (37.706%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.932ns
    Source Clock Delay      (SCD):    1.424ns
    Clock Pessimism Removal (CPR):    0.491ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.624     1.458    clkdv/CLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296     0.162 r  clkdv/mmcm/CLKOUT2
                         net (fo=1, routed)           0.648     0.810    clkdv/clkout2
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.836 r  clkdv/buf25/O
                         net (fo=160, routed)         0.589     1.424    dmem/mem_reg_0_31_30_30/WCLK
    SLICE_X80Y129        RAMS32                                       r  dmem/mem_reg_0_31_30_30/SP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y129        RAMS32 (Prop_rams32_CLK_O)
                                                      0.386     1.810 r  dmem/mem_reg_0_31_30_30/SP/O
                         net (fo=1, routed)           0.137     1.947    mips/dp/myreg/dout[30]
    SLICE_X81Y130        LUT6 (Prop_lut6_I0_O)        0.045     1.992 r  mips/dp/myreg/rf_reg_r1_0_31_30_31_i_2/O
                         net (fo=2, routed)           0.124     2.116    mips/dp/myreg/rf_reg_r1_0_31_30_31/DIA0
    SLICE_X80Y131        RAMD32                                       r  mips/dp/myreg/rf_reg_r1_0_31_30_31/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.898     1.967    clkdv/CLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625     0.342 r  clkdv/mmcm/CLKOUT2
                         net (fo=1, routed)           0.700     1.042    clkdv/clkout2
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.071 r  clkdv/buf25/O
                         net (fo=160, routed)         0.860     1.932    mips/dp/myreg/rf_reg_r1_0_31_30_31/WCLK
    SLICE_X80Y131        RAMD32                                       r  mips/dp/myreg/rf_reg_r1_0_31_30_31/RAMA/CLK
                         clock pessimism             -0.491     1.440    
    SLICE_X80Y131        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.587    mips/dp/myreg/rf_reg_r1_0_31_30_31/RAMA
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           2.116    
  -------------------------------------------------------------------
                         slack                                  0.529    

Slack (MET) :             0.536ns  (arrival time - required time)
  Source:                 dmem/mem_reg_0_31_26_26/SP/CLK
                            (rising edge-triggered cell RAMS32 clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mips/dp/myreg/rf_reg_r1_0_31_24_29/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.698ns  (logic 0.433ns (62.073%)  route 0.265ns (37.927%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.937ns
    Source Clock Delay      (SCD):    1.429ns
    Clock Pessimism Removal (CPR):    0.491ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.624     1.458    clkdv/CLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296     0.162 r  clkdv/mmcm/CLKOUT2
                         net (fo=1, routed)           0.648     0.810    clkdv/clkout2
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.836 r  clkdv/buf25/O
                         net (fo=160, routed)         0.594     1.429    dmem/mem_reg_0_31_26_26/WCLK
    SLICE_X84Y130        RAMS32                                       r  dmem/mem_reg_0_31_26_26/SP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y130        RAMS32 (Prop_rams32_CLK_O)
                                                      0.388     1.817 r  dmem/mem_reg_0_31_26_26/SP/O
                         net (fo=1, routed)           0.112     1.930    mips/dp/myreg/dout[26]
    SLICE_X85Y132        LUT6 (Prop_lut6_I0_O)        0.045     1.975 r  mips/dp/myreg/rf_reg_r1_0_31_24_29_i_4/O
                         net (fo=2, routed)           0.152     2.127    mips/dp/myreg/rf_reg_r1_0_31_24_29/DIB0
    SLICE_X84Y132        RAMD32                                       r  mips/dp/myreg/rf_reg_r1_0_31_24_29/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.898     1.967    clkdv/CLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625     0.342 r  clkdv/mmcm/CLKOUT2
                         net (fo=1, routed)           0.700     1.042    clkdv/clkout2
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.071 r  clkdv/buf25/O
                         net (fo=160, routed)         0.866     1.937    mips/dp/myreg/rf_reg_r1_0_31_24_29/WCLK
    SLICE_X84Y132        RAMD32                                       r  mips/dp/myreg/rf_reg_r1_0_31_24_29/RAMB/CLK
                         clock pessimism             -0.491     1.445    
    SLICE_X84Y132        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146     1.591    mips/dp/myreg/rf_reg_r1_0_31_24_29/RAMB
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           2.127    
  -------------------------------------------------------------------
                         slack                                  0.536    

Slack (MET) :             0.575ns  (arrival time - required time)
  Source:                 mips/dp/pc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mips/dp/myreg/rf_reg_r2_0_31_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.765ns  (logic 0.186ns (24.316%)  route 0.579ns (75.684%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.934ns
    Source Clock Delay      (SCD):    1.421ns
    Clock Pessimism Removal (CPR):    0.469ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.624     1.458    clkdv/CLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296     0.162 r  clkdv/mmcm/CLKOUT2
                         net (fo=1, routed)           0.648     0.810    clkdv/clkout2
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.836 r  clkdv/buf25/O
                         net (fo=160, routed)         0.586     1.421    mips/dp/clk25
    SLICE_X81Y126        FDRE                                         r  mips/dp/pc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y126        FDRE (Prop_fdre_C_Q)         0.141     1.562 r  mips/dp/pc_reg[0]/Q
                         net (fo=2, routed)           0.207     1.769    mips/dp/myreg/pc[0]
    SLICE_X81Y126        LUT6 (Prop_lut6_I2_O)        0.045     1.814 r  mips/dp/myreg/rf_reg_r1_0_31_0_5_i_3/O
                         net (fo=2, routed)           0.372     2.186    mips/dp/myreg/rf_reg_r2_0_31_0_5/DIA0
    SLICE_X84Y120        RAMD32                                       r  mips/dp/myreg/rf_reg_r2_0_31_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.898     1.967    clkdv/CLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625     0.342 r  clkdv/mmcm/CLKOUT2
                         net (fo=1, routed)           0.700     1.042    clkdv/clkout2
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.071 r  clkdv/buf25/O
                         net (fo=160, routed)         0.863     1.934    mips/dp/myreg/rf_reg_r2_0_31_0_5/WCLK
    SLICE_X84Y120        RAMD32                                       r  mips/dp/myreg/rf_reg_r2_0_31_0_5/RAMA/CLK
                         clock pessimism             -0.469     1.464    
    SLICE_X84Y120        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.611    mips/dp/myreg/rf_reg_r2_0_31_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           2.186    
  -------------------------------------------------------------------
                         slack                                  0.575    

Slack (MET) :             0.614ns  (arrival time - required time)
  Source:                 mips/dp/myreg/rf_reg_r1_0_31_24_29/RAMC_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mips/dp/pc_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.721ns  (logic 0.476ns (66.055%)  route 0.245ns (33.945%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.939ns
    Source Clock Delay      (SCD):    1.431ns
    Clock Pessimism Removal (CPR):    0.491ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.624     1.458    clkdv/CLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296     0.162 r  clkdv/mmcm/CLKOUT2
                         net (fo=1, routed)           0.648     0.810    clkdv/clkout2
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.836 r  clkdv/buf25/O
                         net (fo=160, routed)         0.596     1.431    mips/dp/myreg/rf_reg_r1_0_31_24_29/WCLK
    SLICE_X84Y132        RAMD32                                       r  mips/dp/myreg/rf_reg_r1_0_31_24_29/RAMC_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y132        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.386     1.817 r  mips/dp/myreg/rf_reg_r1_0_31_24_29/RAMC_D1/O
                         net (fo=4, routed)           0.133     1.951    mips/dp/myreg/ReadData10[29]
    SLICE_X84Y134        LUT6 (Prop_lut6_I4_O)        0.045     1.996 r  mips/dp/myreg/pc[29]_i_3/O
                         net (fo=1, routed)           0.111     2.107    mips/dp/myreg/pc[29]_i_3_n_0
    SLICE_X85Y134        LUT5 (Prop_lut5_I4_O)        0.045     2.152 r  mips/dp/myreg/pc[29]_i_1/O
                         net (fo=1, routed)           0.000     2.152    mips/dp/newPC[29]
    SLICE_X85Y134        FDRE                                         r  mips/dp/pc_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.898     1.967    clkdv/CLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625     0.342 r  clkdv/mmcm/CLKOUT2
                         net (fo=1, routed)           0.700     1.042    clkdv/clkout2
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.071 r  clkdv/buf25/O
                         net (fo=160, routed)         0.868     1.939    mips/dp/clk25
    SLICE_X85Y134        FDRE                                         r  mips/dp/pc_reg[29]/C
                         clock pessimism             -0.491     1.447    
    SLICE_X85Y134        FDRE (Hold_fdre_C_D)         0.091     1.538    mips/dp/pc_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           2.152    
  -------------------------------------------------------------------
                         slack                                  0.614    

Slack (MET) :             0.617ns  (arrival time - required time)
  Source:                 dmem/mem_reg_0_31_24_24/SP/CLK
                            (rising edge-triggered cell RAMS32 clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mips/dp/myreg/rf_reg_r1_0_31_24_29/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.780ns  (logic 0.438ns (56.133%)  route 0.342ns (43.867%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.937ns
    Source Clock Delay      (SCD):    1.429ns
    Clock Pessimism Removal (CPR):    0.491ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.624     1.458    clkdv/CLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296     0.162 r  clkdv/mmcm/CLKOUT2
                         net (fo=1, routed)           0.648     0.810    clkdv/clkout2
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.836 r  clkdv/buf25/O
                         net (fo=160, routed)         0.594     1.429    dmem/mem_reg_0_31_24_24/WCLK
    SLICE_X84Y130        RAMS32                                       r  dmem/mem_reg_0_31_24_24/SP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y130        RAMS32 (Prop_rams32_CLK_O)
                                                      0.393     1.822 r  dmem/mem_reg_0_31_24_24/SP/O
                         net (fo=1, routed)           0.158     1.980    mips/dp/myreg/dout[24]
    SLICE_X85Y130        LUT6 (Prop_lut6_I0_O)        0.045     2.025 r  mips/dp/myreg/rf_reg_r1_0_31_24_29_i_2/O
                         net (fo=2, routed)           0.184     2.210    mips/dp/myreg/rf_reg_r1_0_31_24_29/DIA0
    SLICE_X84Y132        RAMD32                                       r  mips/dp/myreg/rf_reg_r1_0_31_24_29/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.898     1.967    clkdv/CLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625     0.342 r  clkdv/mmcm/CLKOUT2
                         net (fo=1, routed)           0.700     1.042    clkdv/clkout2
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.071 r  clkdv/buf25/O
                         net (fo=160, routed)         0.866     1.937    mips/dp/myreg/rf_reg_r1_0_31_24_29/WCLK
    SLICE_X84Y132        RAMD32                                       r  mips/dp/myreg/rf_reg_r1_0_31_24_29/RAMA/CLK
                         clock pessimism             -0.491     1.445    
    SLICE_X84Y132        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.592    mips/dp/myreg/rf_reg_r1_0_31_24_29/RAMA
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           2.210    
  -------------------------------------------------------------------
                         slack                                  0.617    

Slack (MET) :             0.623ns  (arrival time - required time)
  Source:                 mips/dp/pc_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mips/dp/pc_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.744ns  (logic 0.383ns (51.508%)  route 0.361ns (48.492%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.938ns
    Source Clock Delay      (SCD):    1.432ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.624     1.458    clkdv/CLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296     0.162 r  clkdv/mmcm/CLKOUT2
                         net (fo=1, routed)           0.648     0.810    clkdv/clkout2
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.836 r  clkdv/buf25/O
                         net (fo=160, routed)         0.597     1.432    mips/dp/clk25
    SLICE_X84Y133        FDRE                                         r  mips/dp/pc_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y133        FDRE (Prop_fdre_C_Q)         0.164     1.596 r  mips/dp/pc_reg[27]/Q
                         net (fo=1, routed)           0.102     1.699    mips/dp/myreg/pc[27]
    SLICE_X82Y133        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.810 r  mips/dp/myreg/pc_reg[27]_i_5/O[2]
                         net (fo=4, routed)           0.258     2.068    mips/dp/myreg/pcPlus4[26]
    SLICE_X84Y133        LUT6 (Prop_lut6_I3_O)        0.108     2.176 r  mips/dp/myreg/pc[27]_i_1/O
                         net (fo=1, routed)           0.000     2.176    mips/dp/newPC[27]
    SLICE_X84Y133        FDRE                                         r  mips/dp/pc_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.898     1.967    clkdv/CLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625     0.342 r  clkdv/mmcm/CLKOUT2
                         net (fo=1, routed)           0.700     1.042    clkdv/clkout2
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.071 r  clkdv/buf25/O
                         net (fo=160, routed)         0.866     1.938    mips/dp/clk25
    SLICE_X84Y133        FDRE                                         r  mips/dp/pc_reg[27]/C
                         clock pessimism             -0.505     1.432    
    SLICE_X84Y133        FDRE (Hold_fdre_C_D)         0.121     1.553    mips/dp/pc_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           2.176    
  -------------------------------------------------------------------
                         slack                                  0.623    

Slack (MET) :             0.630ns  (arrival time - required time)
  Source:                 mips/dp/pc_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mips/dp/myreg/rf_reg_r1_0_31_18_23/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.789ns  (logic 0.359ns (45.472%)  route 0.430ns (54.528%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.936ns
    Source Clock Delay      (SCD):    1.430ns
    Clock Pessimism Removal (CPR):    0.492ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.624     1.458    clkdv/CLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296     0.162 r  clkdv/mmcm/CLKOUT2
                         net (fo=1, routed)           0.648     0.810    clkdv/clkout2
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.836 r  clkdv/buf25/O
                         net (fo=160, routed)         0.595     1.430    mips/dp/clk25
    SLICE_X85Y131        FDRE                                         r  mips/dp/pc_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y131        FDRE (Prop_fdre_C_Q)         0.141     1.571 r  mips/dp/pc_reg[20]/Q
                         net (fo=1, routed)           0.105     1.676    mips/dp/myreg/pc[20]
    SLICE_X82Y131        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.784 r  mips/dp/myreg/pc_reg[20]_i_4/O[3]
                         net (fo=4, routed)           0.200     1.984    mips/dp/myreg/pcPlus4[19]
    SLICE_X85Y130        LUT6 (Prop_lut6_I2_O)        0.110     2.094 r  mips/dp/myreg/rf_reg_r1_0_31_18_23_i_4/O
                         net (fo=2, routed)           0.126     2.220    mips/dp/myreg/rf_reg_r1_0_31_18_23/DIB0
    SLICE_X84Y131        RAMD32                                       r  mips/dp/myreg/rf_reg_r1_0_31_18_23/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.898     1.967    clkdv/CLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625     0.342 r  clkdv/mmcm/CLKOUT2
                         net (fo=1, routed)           0.700     1.042    clkdv/clkout2
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.071 r  clkdv/buf25/O
                         net (fo=160, routed)         0.865     1.936    mips/dp/myreg/rf_reg_r1_0_31_18_23/WCLK
    SLICE_X84Y131        RAMD32                                       r  mips/dp/myreg/rf_reg_r1_0_31_18_23/RAMB/CLK
                         clock pessimism             -0.492     1.443    
    SLICE_X84Y131        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146     1.589    mips/dp/myreg/rf_reg_r1_0_31_18_23/RAMB
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           2.220    
  -------------------------------------------------------------------
                         slack                                  0.630    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout2
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clkdv/mmcm/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFGCTRL/I0         n/a            2.155         40.000      37.845     BUFGCTRL_X0Y0    clkdv/buf25/I0
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y0  clkdv/mmcm/CLKOUT2
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X81Y126    mips/dp/pc_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X84Y129    mips/dp/pc_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X85Y129    mips/dp/pc_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X84Y129    mips/dp/pc_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X81Y130    mips/dp/pc_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X85Y130    mips/dp/pc_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X86Y130    mips/dp/pc_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X86Y130    mips/dp/pc_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y0  clkdv/mmcm/CLKOUT2
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         20.000      18.750     SLICE_X84Y130    dmem/mem_reg_0_31_24_24/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         20.000      18.750     SLICE_X84Y130    dmem/mem_reg_0_31_25_25/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         20.000      18.750     SLICE_X84Y130    dmem/mem_reg_0_31_26_26/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         20.000      18.750     SLICE_X84Y130    dmem/mem_reg_0_31_27_27/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         20.000      18.750     SLICE_X88Y124    dmem/mem_reg_0_31_31_31/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         20.000      18.750     SLICE_X88Y124    dmem/mem_reg_0_31_3_3/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         20.000      18.750     SLICE_X88Y124    dmem/mem_reg_0_31_4_4/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         20.000      18.750     SLICE_X88Y124    dmem/mem_reg_0_31_5_5/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         20.000      18.750     SLICE_X88Y125    dmem/mem_reg_0_31_6_6/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         20.000      18.750     SLICE_X88Y125    dmem/mem_reg_0_31_7_7/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         20.000      18.750     SLICE_X80Y130    dmem/mem_reg_0_31_20_20/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         20.000      18.750     SLICE_X80Y130    dmem/mem_reg_0_31_21_21/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         20.000      18.750     SLICE_X80Y130    dmem/mem_reg_0_31_22_22/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         20.000      18.750     SLICE_X80Y130    dmem/mem_reg_0_31_23_23/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X80Y131    mips/dp/myreg/rf_reg_r1_0_31_30_31/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X80Y131    mips/dp/myreg/rf_reg_r1_0_31_30_31/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X80Y131    mips/dp/myreg/rf_reg_r1_0_31_30_31/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X80Y131    mips/dp/myreg/rf_reg_r1_0_31_30_31/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X80Y131    mips/dp/myreg/rf_reg_r1_0_31_30_31/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X80Y131    mips/dp/myreg/rf_reg_r1_0_31_30_31/RAMC_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkout2
  To Clock:  sys_clk_pin

Setup :          244  Failing Endpoints,  Worst Slack       -1.777ns,  Total Violation     -180.088ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.672ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.777ns  (required time - arrival time)
  Source:                 mips/dp/pc_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            screenmem/mem_reg_128_255_0_0/DP.HIGH/WE
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        10.921ns  (logic 2.006ns (18.369%)  route 8.915ns (81.631%))
  Logic Levels:           12  (LUT2=1 LUT3=2 LUT4=1 LUT5=2 LUT6=5 RAMD32=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.758ns = ( 14.758 - 10.000 ) 
    Source Clock Delay      (SCD):    5.064ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.809     5.168    clkdv/CLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922     1.246 r  clkdv/mmcm/CLKOUT2
                         net (fo=1, routed)           2.018     3.264    clkdv/clkout2
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.360 r  clkdv/buf25/O
                         net (fo=160, routed)         1.704     5.064    mips/dp/clk25
    SLICE_X88Y121        FDRE                                         r  mips/dp/pc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y121        FDRE (Prop_fdre_C_Q)         0.518     5.582 f  mips/dp/pc_reg[4]/Q
                         net (fo=24, routed)          0.877     6.459    mips/dp/pc[4]
    SLICE_X87Y122        LUT5 (Prop_lut5_I2_O)        0.124     6.583 r  mips/dp/g0_b17/O
                         net (fo=71, routed)          1.242     7.825    mips/dp/myreg/rf_reg_r2_0_31_30_31/ADDRA1
    SLICE_X84Y126        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.124     7.949 f  mips/dp/myreg/rf_reg_r2_0_31_30_31/RAMA_D1/O
                         net (fo=2, routed)           1.117     9.065    mips/dp/myreg/ReadData20[31]
    SLICE_X87Y121        LUT6 (Prop_lut6_I4_O)        0.124     9.189 r  mips/dp/myreg/mem_reg_0_127_0_0_i_35/O
                         net (fo=41, routed)          1.712    10.901    mips/dp/myreg/mem_reg_0_127_0_0_i_35_n_0
    SLICE_X82Y120        LUT5 (Prop_lut5_I2_O)        0.124    11.025 r  mips/dp/myreg/rf_reg_r1_0_31_6_11_i_84/O
                         net (fo=3, routed)           0.563    11.588    mips/dp/myreg/rf_reg_r1_0_31_6_11_i_84_n_0
    SLICE_X83Y123        LUT3 (Prop_lut3_I2_O)        0.124    11.712 r  mips/dp/myreg/rf_reg_r1_0_31_12_17_i_102/O
                         net (fo=1, routed)           0.350    12.062    mips/dp/myreg/rf_reg_r1_0_31_12_17_i_102_n_0
    SLICE_X82Y123        LUT6 (Prop_lut6_I1_O)        0.124    12.186 r  mips/dp/myreg/rf_reg_r1_0_31_12_17_i_78/O
                         net (fo=2, routed)           0.679    12.865    mips/dp/myreg/rf_reg_r1_0_31_12_17_i_78_n_0
    SLICE_X82Y123        LUT6 (Prop_lut6_I0_O)        0.124    12.989 r  mips/dp/myreg/rf_reg_r1_0_31_12_17_i_47/O
                         net (fo=1, routed)           0.158    13.147    mips/dp/myreg/rf_reg_r1_0_31_12_17_i_47_n_0
    SLICE_X82Y123        LUT6 (Prop_lut6_I5_O)        0.124    13.271 r  mips/dp/myreg/rf_reg_r1_0_31_12_17_i_16/O
                         net (fo=1, routed)           0.499    13.770    mips/dp/myreg/rf_reg_r1_0_31_12_17_i_16_n_0
    SLICE_X81Y123        LUT6 (Prop_lut6_I5_O)        0.124    13.894 f  mips/dp/myreg/rf_reg_r1_0_31_12_17_i_7/O
                         net (fo=3, routed)           0.169    14.063    mips/dp/myreg/rf_reg_r1_0_31_12_17_i_7_n_0
    SLICE_X81Y123        LUT3 (Prop_lut3_I2_O)        0.124    14.187 r  mips/dp/myreg/mem_reg_512_639_0_0_i_2/O
                         net (fo=5, routed)           0.471    14.658    mips/dp/myreg/smem_wr
    SLICE_X79Y121        LUT2 (Prop_lut2_I1_O)        0.124    14.782 f  mips/dp/myreg/mem_reg_0_127_0_0_i_6/O
                         net (fo=7, routed)           0.540    15.322    mips/dp/myreg/mem_reg_0_127_0_0_i_6_n_0
    SLICE_X79Y125        LUT4 (Prop_lut4_I3_O)        0.124    15.446 r  mips/dp/myreg/mem_reg_128_255_0_0_i_1/O
                         net (fo=8, routed)           0.540    15.985    screenmem/mem_reg_128_255_0_0/WE
    SLICE_X80Y122        RAMD64E                                      r  screenmem/mem_reg_128_255_0_0/DP.HIGH/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.573    14.758    screenmem/mem_reg_128_255_0_0/WCLK
    SLICE_X80Y122        RAMD64E                                      r  screenmem/mem_reg_128_255_0_0/DP.HIGH/CLK
                         clock pessimism              0.173    14.931    
                         clock uncertainty           -0.190    14.741    
    SLICE_X80Y122        RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533    14.208    screenmem/mem_reg_128_255_0_0/DP.HIGH
  -------------------------------------------------------------------
                         required time                         14.208    
                         arrival time                         -15.985    
  -------------------------------------------------------------------
                         slack                                 -1.777    

Slack (VIOLATED) :        -1.777ns  (required time - arrival time)
  Source:                 mips/dp/pc_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            screenmem/mem_reg_128_255_0_0/DP.LOW/WE
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        10.921ns  (logic 2.006ns (18.369%)  route 8.915ns (81.631%))
  Logic Levels:           12  (LUT2=1 LUT3=2 LUT4=1 LUT5=2 LUT6=5 RAMD32=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.758ns = ( 14.758 - 10.000 ) 
    Source Clock Delay      (SCD):    5.064ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.809     5.168    clkdv/CLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922     1.246 r  clkdv/mmcm/CLKOUT2
                         net (fo=1, routed)           2.018     3.264    clkdv/clkout2
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.360 r  clkdv/buf25/O
                         net (fo=160, routed)         1.704     5.064    mips/dp/clk25
    SLICE_X88Y121        FDRE                                         r  mips/dp/pc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y121        FDRE (Prop_fdre_C_Q)         0.518     5.582 f  mips/dp/pc_reg[4]/Q
                         net (fo=24, routed)          0.877     6.459    mips/dp/pc[4]
    SLICE_X87Y122        LUT5 (Prop_lut5_I2_O)        0.124     6.583 r  mips/dp/g0_b17/O
                         net (fo=71, routed)          1.242     7.825    mips/dp/myreg/rf_reg_r2_0_31_30_31/ADDRA1
    SLICE_X84Y126        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.124     7.949 f  mips/dp/myreg/rf_reg_r2_0_31_30_31/RAMA_D1/O
                         net (fo=2, routed)           1.117     9.065    mips/dp/myreg/ReadData20[31]
    SLICE_X87Y121        LUT6 (Prop_lut6_I4_O)        0.124     9.189 r  mips/dp/myreg/mem_reg_0_127_0_0_i_35/O
                         net (fo=41, routed)          1.712    10.901    mips/dp/myreg/mem_reg_0_127_0_0_i_35_n_0
    SLICE_X82Y120        LUT5 (Prop_lut5_I2_O)        0.124    11.025 r  mips/dp/myreg/rf_reg_r1_0_31_6_11_i_84/O
                         net (fo=3, routed)           0.563    11.588    mips/dp/myreg/rf_reg_r1_0_31_6_11_i_84_n_0
    SLICE_X83Y123        LUT3 (Prop_lut3_I2_O)        0.124    11.712 r  mips/dp/myreg/rf_reg_r1_0_31_12_17_i_102/O
                         net (fo=1, routed)           0.350    12.062    mips/dp/myreg/rf_reg_r1_0_31_12_17_i_102_n_0
    SLICE_X82Y123        LUT6 (Prop_lut6_I1_O)        0.124    12.186 r  mips/dp/myreg/rf_reg_r1_0_31_12_17_i_78/O
                         net (fo=2, routed)           0.679    12.865    mips/dp/myreg/rf_reg_r1_0_31_12_17_i_78_n_0
    SLICE_X82Y123        LUT6 (Prop_lut6_I0_O)        0.124    12.989 r  mips/dp/myreg/rf_reg_r1_0_31_12_17_i_47/O
                         net (fo=1, routed)           0.158    13.147    mips/dp/myreg/rf_reg_r1_0_31_12_17_i_47_n_0
    SLICE_X82Y123        LUT6 (Prop_lut6_I5_O)        0.124    13.271 r  mips/dp/myreg/rf_reg_r1_0_31_12_17_i_16/O
                         net (fo=1, routed)           0.499    13.770    mips/dp/myreg/rf_reg_r1_0_31_12_17_i_16_n_0
    SLICE_X81Y123        LUT6 (Prop_lut6_I5_O)        0.124    13.894 f  mips/dp/myreg/rf_reg_r1_0_31_12_17_i_7/O
                         net (fo=3, routed)           0.169    14.063    mips/dp/myreg/rf_reg_r1_0_31_12_17_i_7_n_0
    SLICE_X81Y123        LUT3 (Prop_lut3_I2_O)        0.124    14.187 r  mips/dp/myreg/mem_reg_512_639_0_0_i_2/O
                         net (fo=5, routed)           0.471    14.658    mips/dp/myreg/smem_wr
    SLICE_X79Y121        LUT2 (Prop_lut2_I1_O)        0.124    14.782 f  mips/dp/myreg/mem_reg_0_127_0_0_i_6/O
                         net (fo=7, routed)           0.540    15.322    mips/dp/myreg/mem_reg_0_127_0_0_i_6_n_0
    SLICE_X79Y125        LUT4 (Prop_lut4_I3_O)        0.124    15.446 r  mips/dp/myreg/mem_reg_128_255_0_0_i_1/O
                         net (fo=8, routed)           0.540    15.985    screenmem/mem_reg_128_255_0_0/WE
    SLICE_X80Y122        RAMD64E                                      r  screenmem/mem_reg_128_255_0_0/DP.LOW/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.573    14.758    screenmem/mem_reg_128_255_0_0/WCLK
    SLICE_X80Y122        RAMD64E                                      r  screenmem/mem_reg_128_255_0_0/DP.LOW/CLK
                         clock pessimism              0.173    14.931    
                         clock uncertainty           -0.190    14.741    
    SLICE_X80Y122        RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533    14.208    screenmem/mem_reg_128_255_0_0/DP.LOW
  -------------------------------------------------------------------
                         required time                         14.208    
                         arrival time                         -15.985    
  -------------------------------------------------------------------
                         slack                                 -1.777    

Slack (VIOLATED) :        -1.777ns  (required time - arrival time)
  Source:                 mips/dp/pc_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            screenmem/mem_reg_128_255_0_0/SP.HIGH/WE
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        10.921ns  (logic 2.006ns (18.369%)  route 8.915ns (81.631%))
  Logic Levels:           12  (LUT2=1 LUT3=2 LUT4=1 LUT5=2 LUT6=5 RAMD32=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.758ns = ( 14.758 - 10.000 ) 
    Source Clock Delay      (SCD):    5.064ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.809     5.168    clkdv/CLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922     1.246 r  clkdv/mmcm/CLKOUT2
                         net (fo=1, routed)           2.018     3.264    clkdv/clkout2
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.360 r  clkdv/buf25/O
                         net (fo=160, routed)         1.704     5.064    mips/dp/clk25
    SLICE_X88Y121        FDRE                                         r  mips/dp/pc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y121        FDRE (Prop_fdre_C_Q)         0.518     5.582 f  mips/dp/pc_reg[4]/Q
                         net (fo=24, routed)          0.877     6.459    mips/dp/pc[4]
    SLICE_X87Y122        LUT5 (Prop_lut5_I2_O)        0.124     6.583 r  mips/dp/g0_b17/O
                         net (fo=71, routed)          1.242     7.825    mips/dp/myreg/rf_reg_r2_0_31_30_31/ADDRA1
    SLICE_X84Y126        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.124     7.949 f  mips/dp/myreg/rf_reg_r2_0_31_30_31/RAMA_D1/O
                         net (fo=2, routed)           1.117     9.065    mips/dp/myreg/ReadData20[31]
    SLICE_X87Y121        LUT6 (Prop_lut6_I4_O)        0.124     9.189 r  mips/dp/myreg/mem_reg_0_127_0_0_i_35/O
                         net (fo=41, routed)          1.712    10.901    mips/dp/myreg/mem_reg_0_127_0_0_i_35_n_0
    SLICE_X82Y120        LUT5 (Prop_lut5_I2_O)        0.124    11.025 r  mips/dp/myreg/rf_reg_r1_0_31_6_11_i_84/O
                         net (fo=3, routed)           0.563    11.588    mips/dp/myreg/rf_reg_r1_0_31_6_11_i_84_n_0
    SLICE_X83Y123        LUT3 (Prop_lut3_I2_O)        0.124    11.712 r  mips/dp/myreg/rf_reg_r1_0_31_12_17_i_102/O
                         net (fo=1, routed)           0.350    12.062    mips/dp/myreg/rf_reg_r1_0_31_12_17_i_102_n_0
    SLICE_X82Y123        LUT6 (Prop_lut6_I1_O)        0.124    12.186 r  mips/dp/myreg/rf_reg_r1_0_31_12_17_i_78/O
                         net (fo=2, routed)           0.679    12.865    mips/dp/myreg/rf_reg_r1_0_31_12_17_i_78_n_0
    SLICE_X82Y123        LUT6 (Prop_lut6_I0_O)        0.124    12.989 r  mips/dp/myreg/rf_reg_r1_0_31_12_17_i_47/O
                         net (fo=1, routed)           0.158    13.147    mips/dp/myreg/rf_reg_r1_0_31_12_17_i_47_n_0
    SLICE_X82Y123        LUT6 (Prop_lut6_I5_O)        0.124    13.271 r  mips/dp/myreg/rf_reg_r1_0_31_12_17_i_16/O
                         net (fo=1, routed)           0.499    13.770    mips/dp/myreg/rf_reg_r1_0_31_12_17_i_16_n_0
    SLICE_X81Y123        LUT6 (Prop_lut6_I5_O)        0.124    13.894 f  mips/dp/myreg/rf_reg_r1_0_31_12_17_i_7/O
                         net (fo=3, routed)           0.169    14.063    mips/dp/myreg/rf_reg_r1_0_31_12_17_i_7_n_0
    SLICE_X81Y123        LUT3 (Prop_lut3_I2_O)        0.124    14.187 r  mips/dp/myreg/mem_reg_512_639_0_0_i_2/O
                         net (fo=5, routed)           0.471    14.658    mips/dp/myreg/smem_wr
    SLICE_X79Y121        LUT2 (Prop_lut2_I1_O)        0.124    14.782 f  mips/dp/myreg/mem_reg_0_127_0_0_i_6/O
                         net (fo=7, routed)           0.540    15.322    mips/dp/myreg/mem_reg_0_127_0_0_i_6_n_0
    SLICE_X79Y125        LUT4 (Prop_lut4_I3_O)        0.124    15.446 r  mips/dp/myreg/mem_reg_128_255_0_0_i_1/O
                         net (fo=8, routed)           0.540    15.985    screenmem/mem_reg_128_255_0_0/WE
    SLICE_X80Y122        RAMD64E                                      r  screenmem/mem_reg_128_255_0_0/SP.HIGH/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.573    14.758    screenmem/mem_reg_128_255_0_0/WCLK
    SLICE_X80Y122        RAMD64E                                      r  screenmem/mem_reg_128_255_0_0/SP.HIGH/CLK
                         clock pessimism              0.173    14.931    
                         clock uncertainty           -0.190    14.741    
    SLICE_X80Y122        RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533    14.208    screenmem/mem_reg_128_255_0_0/SP.HIGH
  -------------------------------------------------------------------
                         required time                         14.208    
                         arrival time                         -15.985    
  -------------------------------------------------------------------
                         slack                                 -1.777    

Slack (VIOLATED) :        -1.777ns  (required time - arrival time)
  Source:                 mips/dp/pc_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            screenmem/mem_reg_128_255_0_0/SP.LOW/WE
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        10.921ns  (logic 2.006ns (18.369%)  route 8.915ns (81.631%))
  Logic Levels:           12  (LUT2=1 LUT3=2 LUT4=1 LUT5=2 LUT6=5 RAMD32=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.758ns = ( 14.758 - 10.000 ) 
    Source Clock Delay      (SCD):    5.064ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.809     5.168    clkdv/CLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922     1.246 r  clkdv/mmcm/CLKOUT2
                         net (fo=1, routed)           2.018     3.264    clkdv/clkout2
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.360 r  clkdv/buf25/O
                         net (fo=160, routed)         1.704     5.064    mips/dp/clk25
    SLICE_X88Y121        FDRE                                         r  mips/dp/pc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y121        FDRE (Prop_fdre_C_Q)         0.518     5.582 f  mips/dp/pc_reg[4]/Q
                         net (fo=24, routed)          0.877     6.459    mips/dp/pc[4]
    SLICE_X87Y122        LUT5 (Prop_lut5_I2_O)        0.124     6.583 r  mips/dp/g0_b17/O
                         net (fo=71, routed)          1.242     7.825    mips/dp/myreg/rf_reg_r2_0_31_30_31/ADDRA1
    SLICE_X84Y126        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.124     7.949 f  mips/dp/myreg/rf_reg_r2_0_31_30_31/RAMA_D1/O
                         net (fo=2, routed)           1.117     9.065    mips/dp/myreg/ReadData20[31]
    SLICE_X87Y121        LUT6 (Prop_lut6_I4_O)        0.124     9.189 r  mips/dp/myreg/mem_reg_0_127_0_0_i_35/O
                         net (fo=41, routed)          1.712    10.901    mips/dp/myreg/mem_reg_0_127_0_0_i_35_n_0
    SLICE_X82Y120        LUT5 (Prop_lut5_I2_O)        0.124    11.025 r  mips/dp/myreg/rf_reg_r1_0_31_6_11_i_84/O
                         net (fo=3, routed)           0.563    11.588    mips/dp/myreg/rf_reg_r1_0_31_6_11_i_84_n_0
    SLICE_X83Y123        LUT3 (Prop_lut3_I2_O)        0.124    11.712 r  mips/dp/myreg/rf_reg_r1_0_31_12_17_i_102/O
                         net (fo=1, routed)           0.350    12.062    mips/dp/myreg/rf_reg_r1_0_31_12_17_i_102_n_0
    SLICE_X82Y123        LUT6 (Prop_lut6_I1_O)        0.124    12.186 r  mips/dp/myreg/rf_reg_r1_0_31_12_17_i_78/O
                         net (fo=2, routed)           0.679    12.865    mips/dp/myreg/rf_reg_r1_0_31_12_17_i_78_n_0
    SLICE_X82Y123        LUT6 (Prop_lut6_I0_O)        0.124    12.989 r  mips/dp/myreg/rf_reg_r1_0_31_12_17_i_47/O
                         net (fo=1, routed)           0.158    13.147    mips/dp/myreg/rf_reg_r1_0_31_12_17_i_47_n_0
    SLICE_X82Y123        LUT6 (Prop_lut6_I5_O)        0.124    13.271 r  mips/dp/myreg/rf_reg_r1_0_31_12_17_i_16/O
                         net (fo=1, routed)           0.499    13.770    mips/dp/myreg/rf_reg_r1_0_31_12_17_i_16_n_0
    SLICE_X81Y123        LUT6 (Prop_lut6_I5_O)        0.124    13.894 f  mips/dp/myreg/rf_reg_r1_0_31_12_17_i_7/O
                         net (fo=3, routed)           0.169    14.063    mips/dp/myreg/rf_reg_r1_0_31_12_17_i_7_n_0
    SLICE_X81Y123        LUT3 (Prop_lut3_I2_O)        0.124    14.187 r  mips/dp/myreg/mem_reg_512_639_0_0_i_2/O
                         net (fo=5, routed)           0.471    14.658    mips/dp/myreg/smem_wr
    SLICE_X79Y121        LUT2 (Prop_lut2_I1_O)        0.124    14.782 f  mips/dp/myreg/mem_reg_0_127_0_0_i_6/O
                         net (fo=7, routed)           0.540    15.322    mips/dp/myreg/mem_reg_0_127_0_0_i_6_n_0
    SLICE_X79Y125        LUT4 (Prop_lut4_I3_O)        0.124    15.446 r  mips/dp/myreg/mem_reg_128_255_0_0_i_1/O
                         net (fo=8, routed)           0.540    15.985    screenmem/mem_reg_128_255_0_0/WE
    SLICE_X80Y122        RAMD64E                                      r  screenmem/mem_reg_128_255_0_0/SP.LOW/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.573    14.758    screenmem/mem_reg_128_255_0_0/WCLK
    SLICE_X80Y122        RAMD64E                                      r  screenmem/mem_reg_128_255_0_0/SP.LOW/CLK
                         clock pessimism              0.173    14.931    
                         clock uncertainty           -0.190    14.741    
    SLICE_X80Y122        RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533    14.208    screenmem/mem_reg_128_255_0_0/SP.LOW
  -------------------------------------------------------------------
                         required time                         14.208    
                         arrival time                         -15.985    
  -------------------------------------------------------------------
                         slack                                 -1.777    

Slack (VIOLATED) :        -1.772ns  (required time - arrival time)
  Source:                 mips/dp/pc_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            screenmem/mem_reg_384_511_0_0/DP.HIGH/WE
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        10.912ns  (logic 2.006ns (18.384%)  route 8.906ns (81.616%))
  Logic Levels:           12  (LUT2=1 LUT3=2 LUT4=1 LUT5=2 LUT6=5 RAMD32=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.754ns = ( 14.754 - 10.000 ) 
    Source Clock Delay      (SCD):    5.064ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.809     5.168    clkdv/CLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922     1.246 r  clkdv/mmcm/CLKOUT2
                         net (fo=1, routed)           2.018     3.264    clkdv/clkout2
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.360 r  clkdv/buf25/O
                         net (fo=160, routed)         1.704     5.064    mips/dp/clk25
    SLICE_X88Y121        FDRE                                         r  mips/dp/pc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y121        FDRE (Prop_fdre_C_Q)         0.518     5.582 f  mips/dp/pc_reg[4]/Q
                         net (fo=24, routed)          0.877     6.459    mips/dp/pc[4]
    SLICE_X87Y122        LUT5 (Prop_lut5_I2_O)        0.124     6.583 r  mips/dp/g0_b17/O
                         net (fo=71, routed)          1.242     7.825    mips/dp/myreg/rf_reg_r2_0_31_30_31/ADDRA1
    SLICE_X84Y126        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.124     7.949 f  mips/dp/myreg/rf_reg_r2_0_31_30_31/RAMA_D1/O
                         net (fo=2, routed)           1.117     9.065    mips/dp/myreg/ReadData20[31]
    SLICE_X87Y121        LUT6 (Prop_lut6_I4_O)        0.124     9.189 r  mips/dp/myreg/mem_reg_0_127_0_0_i_35/O
                         net (fo=41, routed)          1.712    10.901    mips/dp/myreg/mem_reg_0_127_0_0_i_35_n_0
    SLICE_X82Y120        LUT5 (Prop_lut5_I2_O)        0.124    11.025 r  mips/dp/myreg/rf_reg_r1_0_31_6_11_i_84/O
                         net (fo=3, routed)           0.563    11.588    mips/dp/myreg/rf_reg_r1_0_31_6_11_i_84_n_0
    SLICE_X83Y123        LUT3 (Prop_lut3_I2_O)        0.124    11.712 r  mips/dp/myreg/rf_reg_r1_0_31_12_17_i_102/O
                         net (fo=1, routed)           0.350    12.062    mips/dp/myreg/rf_reg_r1_0_31_12_17_i_102_n_0
    SLICE_X82Y123        LUT6 (Prop_lut6_I1_O)        0.124    12.186 r  mips/dp/myreg/rf_reg_r1_0_31_12_17_i_78/O
                         net (fo=2, routed)           0.679    12.865    mips/dp/myreg/rf_reg_r1_0_31_12_17_i_78_n_0
    SLICE_X82Y123        LUT6 (Prop_lut6_I0_O)        0.124    12.989 r  mips/dp/myreg/rf_reg_r1_0_31_12_17_i_47/O
                         net (fo=1, routed)           0.158    13.147    mips/dp/myreg/rf_reg_r1_0_31_12_17_i_47_n_0
    SLICE_X82Y123        LUT6 (Prop_lut6_I5_O)        0.124    13.271 r  mips/dp/myreg/rf_reg_r1_0_31_12_17_i_16/O
                         net (fo=1, routed)           0.499    13.770    mips/dp/myreg/rf_reg_r1_0_31_12_17_i_16_n_0
    SLICE_X81Y123        LUT6 (Prop_lut6_I5_O)        0.124    13.894 f  mips/dp/myreg/rf_reg_r1_0_31_12_17_i_7/O
                         net (fo=3, routed)           0.169    14.063    mips/dp/myreg/rf_reg_r1_0_31_12_17_i_7_n_0
    SLICE_X81Y123        LUT3 (Prop_lut3_I2_O)        0.124    14.187 r  mips/dp/myreg/mem_reg_512_639_0_0_i_2/O
                         net (fo=5, routed)           0.471    14.658    mips/dp/myreg/smem_wr
    SLICE_X79Y121        LUT2 (Prop_lut2_I1_O)        0.124    14.782 f  mips/dp/myreg/mem_reg_0_127_0_0_i_6/O
                         net (fo=7, routed)           0.483    15.265    mips/dp/myreg/mem_reg_0_127_0_0_i_6_n_0
    SLICE_X77Y121        LUT4 (Prop_lut4_I3_O)        0.124    15.389 r  mips/dp/myreg/mem_reg_384_511_0_0_i_1/O
                         net (fo=8, routed)           0.587    15.976    screenmem/mem_reg_384_511_0_0/WE
    SLICE_X78Y126        RAMD64E                                      r  screenmem/mem_reg_384_511_0_0/DP.HIGH/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.569    14.754    screenmem/mem_reg_384_511_0_0/WCLK
    SLICE_X78Y126        RAMD64E                                      r  screenmem/mem_reg_384_511_0_0/DP.HIGH/CLK
                         clock pessimism              0.173    14.927    
                         clock uncertainty           -0.190    14.737    
    SLICE_X78Y126        RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533    14.204    screenmem/mem_reg_384_511_0_0/DP.HIGH
  -------------------------------------------------------------------
                         required time                         14.204    
                         arrival time                         -15.976    
  -------------------------------------------------------------------
                         slack                                 -1.772    

Slack (VIOLATED) :        -1.772ns  (required time - arrival time)
  Source:                 mips/dp/pc_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            screenmem/mem_reg_384_511_0_0/DP.LOW/WE
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        10.912ns  (logic 2.006ns (18.384%)  route 8.906ns (81.616%))
  Logic Levels:           12  (LUT2=1 LUT3=2 LUT4=1 LUT5=2 LUT6=5 RAMD32=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.754ns = ( 14.754 - 10.000 ) 
    Source Clock Delay      (SCD):    5.064ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.809     5.168    clkdv/CLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922     1.246 r  clkdv/mmcm/CLKOUT2
                         net (fo=1, routed)           2.018     3.264    clkdv/clkout2
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.360 r  clkdv/buf25/O
                         net (fo=160, routed)         1.704     5.064    mips/dp/clk25
    SLICE_X88Y121        FDRE                                         r  mips/dp/pc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y121        FDRE (Prop_fdre_C_Q)         0.518     5.582 f  mips/dp/pc_reg[4]/Q
                         net (fo=24, routed)          0.877     6.459    mips/dp/pc[4]
    SLICE_X87Y122        LUT5 (Prop_lut5_I2_O)        0.124     6.583 r  mips/dp/g0_b17/O
                         net (fo=71, routed)          1.242     7.825    mips/dp/myreg/rf_reg_r2_0_31_30_31/ADDRA1
    SLICE_X84Y126        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.124     7.949 f  mips/dp/myreg/rf_reg_r2_0_31_30_31/RAMA_D1/O
                         net (fo=2, routed)           1.117     9.065    mips/dp/myreg/ReadData20[31]
    SLICE_X87Y121        LUT6 (Prop_lut6_I4_O)        0.124     9.189 r  mips/dp/myreg/mem_reg_0_127_0_0_i_35/O
                         net (fo=41, routed)          1.712    10.901    mips/dp/myreg/mem_reg_0_127_0_0_i_35_n_0
    SLICE_X82Y120        LUT5 (Prop_lut5_I2_O)        0.124    11.025 r  mips/dp/myreg/rf_reg_r1_0_31_6_11_i_84/O
                         net (fo=3, routed)           0.563    11.588    mips/dp/myreg/rf_reg_r1_0_31_6_11_i_84_n_0
    SLICE_X83Y123        LUT3 (Prop_lut3_I2_O)        0.124    11.712 r  mips/dp/myreg/rf_reg_r1_0_31_12_17_i_102/O
                         net (fo=1, routed)           0.350    12.062    mips/dp/myreg/rf_reg_r1_0_31_12_17_i_102_n_0
    SLICE_X82Y123        LUT6 (Prop_lut6_I1_O)        0.124    12.186 r  mips/dp/myreg/rf_reg_r1_0_31_12_17_i_78/O
                         net (fo=2, routed)           0.679    12.865    mips/dp/myreg/rf_reg_r1_0_31_12_17_i_78_n_0
    SLICE_X82Y123        LUT6 (Prop_lut6_I0_O)        0.124    12.989 r  mips/dp/myreg/rf_reg_r1_0_31_12_17_i_47/O
                         net (fo=1, routed)           0.158    13.147    mips/dp/myreg/rf_reg_r1_0_31_12_17_i_47_n_0
    SLICE_X82Y123        LUT6 (Prop_lut6_I5_O)        0.124    13.271 r  mips/dp/myreg/rf_reg_r1_0_31_12_17_i_16/O
                         net (fo=1, routed)           0.499    13.770    mips/dp/myreg/rf_reg_r1_0_31_12_17_i_16_n_0
    SLICE_X81Y123        LUT6 (Prop_lut6_I5_O)        0.124    13.894 f  mips/dp/myreg/rf_reg_r1_0_31_12_17_i_7/O
                         net (fo=3, routed)           0.169    14.063    mips/dp/myreg/rf_reg_r1_0_31_12_17_i_7_n_0
    SLICE_X81Y123        LUT3 (Prop_lut3_I2_O)        0.124    14.187 r  mips/dp/myreg/mem_reg_512_639_0_0_i_2/O
                         net (fo=5, routed)           0.471    14.658    mips/dp/myreg/smem_wr
    SLICE_X79Y121        LUT2 (Prop_lut2_I1_O)        0.124    14.782 f  mips/dp/myreg/mem_reg_0_127_0_0_i_6/O
                         net (fo=7, routed)           0.483    15.265    mips/dp/myreg/mem_reg_0_127_0_0_i_6_n_0
    SLICE_X77Y121        LUT4 (Prop_lut4_I3_O)        0.124    15.389 r  mips/dp/myreg/mem_reg_384_511_0_0_i_1/O
                         net (fo=8, routed)           0.587    15.976    screenmem/mem_reg_384_511_0_0/WE
    SLICE_X78Y126        RAMD64E                                      r  screenmem/mem_reg_384_511_0_0/DP.LOW/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.569    14.754    screenmem/mem_reg_384_511_0_0/WCLK
    SLICE_X78Y126        RAMD64E                                      r  screenmem/mem_reg_384_511_0_0/DP.LOW/CLK
                         clock pessimism              0.173    14.927    
                         clock uncertainty           -0.190    14.737    
    SLICE_X78Y126        RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533    14.204    screenmem/mem_reg_384_511_0_0/DP.LOW
  -------------------------------------------------------------------
                         required time                         14.204    
                         arrival time                         -15.976    
  -------------------------------------------------------------------
                         slack                                 -1.772    

Slack (VIOLATED) :        -1.772ns  (required time - arrival time)
  Source:                 mips/dp/pc_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            screenmem/mem_reg_384_511_0_0/SP.HIGH/WE
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        10.912ns  (logic 2.006ns (18.384%)  route 8.906ns (81.616%))
  Logic Levels:           12  (LUT2=1 LUT3=2 LUT4=1 LUT5=2 LUT6=5 RAMD32=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.754ns = ( 14.754 - 10.000 ) 
    Source Clock Delay      (SCD):    5.064ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.809     5.168    clkdv/CLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922     1.246 r  clkdv/mmcm/CLKOUT2
                         net (fo=1, routed)           2.018     3.264    clkdv/clkout2
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.360 r  clkdv/buf25/O
                         net (fo=160, routed)         1.704     5.064    mips/dp/clk25
    SLICE_X88Y121        FDRE                                         r  mips/dp/pc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y121        FDRE (Prop_fdre_C_Q)         0.518     5.582 f  mips/dp/pc_reg[4]/Q
                         net (fo=24, routed)          0.877     6.459    mips/dp/pc[4]
    SLICE_X87Y122        LUT5 (Prop_lut5_I2_O)        0.124     6.583 r  mips/dp/g0_b17/O
                         net (fo=71, routed)          1.242     7.825    mips/dp/myreg/rf_reg_r2_0_31_30_31/ADDRA1
    SLICE_X84Y126        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.124     7.949 f  mips/dp/myreg/rf_reg_r2_0_31_30_31/RAMA_D1/O
                         net (fo=2, routed)           1.117     9.065    mips/dp/myreg/ReadData20[31]
    SLICE_X87Y121        LUT6 (Prop_lut6_I4_O)        0.124     9.189 r  mips/dp/myreg/mem_reg_0_127_0_0_i_35/O
                         net (fo=41, routed)          1.712    10.901    mips/dp/myreg/mem_reg_0_127_0_0_i_35_n_0
    SLICE_X82Y120        LUT5 (Prop_lut5_I2_O)        0.124    11.025 r  mips/dp/myreg/rf_reg_r1_0_31_6_11_i_84/O
                         net (fo=3, routed)           0.563    11.588    mips/dp/myreg/rf_reg_r1_0_31_6_11_i_84_n_0
    SLICE_X83Y123        LUT3 (Prop_lut3_I2_O)        0.124    11.712 r  mips/dp/myreg/rf_reg_r1_0_31_12_17_i_102/O
                         net (fo=1, routed)           0.350    12.062    mips/dp/myreg/rf_reg_r1_0_31_12_17_i_102_n_0
    SLICE_X82Y123        LUT6 (Prop_lut6_I1_O)        0.124    12.186 r  mips/dp/myreg/rf_reg_r1_0_31_12_17_i_78/O
                         net (fo=2, routed)           0.679    12.865    mips/dp/myreg/rf_reg_r1_0_31_12_17_i_78_n_0
    SLICE_X82Y123        LUT6 (Prop_lut6_I0_O)        0.124    12.989 r  mips/dp/myreg/rf_reg_r1_0_31_12_17_i_47/O
                         net (fo=1, routed)           0.158    13.147    mips/dp/myreg/rf_reg_r1_0_31_12_17_i_47_n_0
    SLICE_X82Y123        LUT6 (Prop_lut6_I5_O)        0.124    13.271 r  mips/dp/myreg/rf_reg_r1_0_31_12_17_i_16/O
                         net (fo=1, routed)           0.499    13.770    mips/dp/myreg/rf_reg_r1_0_31_12_17_i_16_n_0
    SLICE_X81Y123        LUT6 (Prop_lut6_I5_O)        0.124    13.894 f  mips/dp/myreg/rf_reg_r1_0_31_12_17_i_7/O
                         net (fo=3, routed)           0.169    14.063    mips/dp/myreg/rf_reg_r1_0_31_12_17_i_7_n_0
    SLICE_X81Y123        LUT3 (Prop_lut3_I2_O)        0.124    14.187 r  mips/dp/myreg/mem_reg_512_639_0_0_i_2/O
                         net (fo=5, routed)           0.471    14.658    mips/dp/myreg/smem_wr
    SLICE_X79Y121        LUT2 (Prop_lut2_I1_O)        0.124    14.782 f  mips/dp/myreg/mem_reg_0_127_0_0_i_6/O
                         net (fo=7, routed)           0.483    15.265    mips/dp/myreg/mem_reg_0_127_0_0_i_6_n_0
    SLICE_X77Y121        LUT4 (Prop_lut4_I3_O)        0.124    15.389 r  mips/dp/myreg/mem_reg_384_511_0_0_i_1/O
                         net (fo=8, routed)           0.587    15.976    screenmem/mem_reg_384_511_0_0/WE
    SLICE_X78Y126        RAMD64E                                      r  screenmem/mem_reg_384_511_0_0/SP.HIGH/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.569    14.754    screenmem/mem_reg_384_511_0_0/WCLK
    SLICE_X78Y126        RAMD64E                                      r  screenmem/mem_reg_384_511_0_0/SP.HIGH/CLK
                         clock pessimism              0.173    14.927    
                         clock uncertainty           -0.190    14.737    
    SLICE_X78Y126        RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533    14.204    screenmem/mem_reg_384_511_0_0/SP.HIGH
  -------------------------------------------------------------------
                         required time                         14.204    
                         arrival time                         -15.976    
  -------------------------------------------------------------------
                         slack                                 -1.772    

Slack (VIOLATED) :        -1.772ns  (required time - arrival time)
  Source:                 mips/dp/pc_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            screenmem/mem_reg_384_511_0_0/SP.LOW/WE
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        10.912ns  (logic 2.006ns (18.384%)  route 8.906ns (81.616%))
  Logic Levels:           12  (LUT2=1 LUT3=2 LUT4=1 LUT5=2 LUT6=5 RAMD32=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.754ns = ( 14.754 - 10.000 ) 
    Source Clock Delay      (SCD):    5.064ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.809     5.168    clkdv/CLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922     1.246 r  clkdv/mmcm/CLKOUT2
                         net (fo=1, routed)           2.018     3.264    clkdv/clkout2
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.360 r  clkdv/buf25/O
                         net (fo=160, routed)         1.704     5.064    mips/dp/clk25
    SLICE_X88Y121        FDRE                                         r  mips/dp/pc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y121        FDRE (Prop_fdre_C_Q)         0.518     5.582 f  mips/dp/pc_reg[4]/Q
                         net (fo=24, routed)          0.877     6.459    mips/dp/pc[4]
    SLICE_X87Y122        LUT5 (Prop_lut5_I2_O)        0.124     6.583 r  mips/dp/g0_b17/O
                         net (fo=71, routed)          1.242     7.825    mips/dp/myreg/rf_reg_r2_0_31_30_31/ADDRA1
    SLICE_X84Y126        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.124     7.949 f  mips/dp/myreg/rf_reg_r2_0_31_30_31/RAMA_D1/O
                         net (fo=2, routed)           1.117     9.065    mips/dp/myreg/ReadData20[31]
    SLICE_X87Y121        LUT6 (Prop_lut6_I4_O)        0.124     9.189 r  mips/dp/myreg/mem_reg_0_127_0_0_i_35/O
                         net (fo=41, routed)          1.712    10.901    mips/dp/myreg/mem_reg_0_127_0_0_i_35_n_0
    SLICE_X82Y120        LUT5 (Prop_lut5_I2_O)        0.124    11.025 r  mips/dp/myreg/rf_reg_r1_0_31_6_11_i_84/O
                         net (fo=3, routed)           0.563    11.588    mips/dp/myreg/rf_reg_r1_0_31_6_11_i_84_n_0
    SLICE_X83Y123        LUT3 (Prop_lut3_I2_O)        0.124    11.712 r  mips/dp/myreg/rf_reg_r1_0_31_12_17_i_102/O
                         net (fo=1, routed)           0.350    12.062    mips/dp/myreg/rf_reg_r1_0_31_12_17_i_102_n_0
    SLICE_X82Y123        LUT6 (Prop_lut6_I1_O)        0.124    12.186 r  mips/dp/myreg/rf_reg_r1_0_31_12_17_i_78/O
                         net (fo=2, routed)           0.679    12.865    mips/dp/myreg/rf_reg_r1_0_31_12_17_i_78_n_0
    SLICE_X82Y123        LUT6 (Prop_lut6_I0_O)        0.124    12.989 r  mips/dp/myreg/rf_reg_r1_0_31_12_17_i_47/O
                         net (fo=1, routed)           0.158    13.147    mips/dp/myreg/rf_reg_r1_0_31_12_17_i_47_n_0
    SLICE_X82Y123        LUT6 (Prop_lut6_I5_O)        0.124    13.271 r  mips/dp/myreg/rf_reg_r1_0_31_12_17_i_16/O
                         net (fo=1, routed)           0.499    13.770    mips/dp/myreg/rf_reg_r1_0_31_12_17_i_16_n_0
    SLICE_X81Y123        LUT6 (Prop_lut6_I5_O)        0.124    13.894 f  mips/dp/myreg/rf_reg_r1_0_31_12_17_i_7/O
                         net (fo=3, routed)           0.169    14.063    mips/dp/myreg/rf_reg_r1_0_31_12_17_i_7_n_0
    SLICE_X81Y123        LUT3 (Prop_lut3_I2_O)        0.124    14.187 r  mips/dp/myreg/mem_reg_512_639_0_0_i_2/O
                         net (fo=5, routed)           0.471    14.658    mips/dp/myreg/smem_wr
    SLICE_X79Y121        LUT2 (Prop_lut2_I1_O)        0.124    14.782 f  mips/dp/myreg/mem_reg_0_127_0_0_i_6/O
                         net (fo=7, routed)           0.483    15.265    mips/dp/myreg/mem_reg_0_127_0_0_i_6_n_0
    SLICE_X77Y121        LUT4 (Prop_lut4_I3_O)        0.124    15.389 r  mips/dp/myreg/mem_reg_384_511_0_0_i_1/O
                         net (fo=8, routed)           0.587    15.976    screenmem/mem_reg_384_511_0_0/WE
    SLICE_X78Y126        RAMD64E                                      r  screenmem/mem_reg_384_511_0_0/SP.LOW/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.569    14.754    screenmem/mem_reg_384_511_0_0/WCLK
    SLICE_X78Y126        RAMD64E                                      r  screenmem/mem_reg_384_511_0_0/SP.LOW/CLK
                         clock pessimism              0.173    14.927    
                         clock uncertainty           -0.190    14.737    
    SLICE_X78Y126        RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533    14.204    screenmem/mem_reg_384_511_0_0/SP.LOW
  -------------------------------------------------------------------
                         required time                         14.204    
                         arrival time                         -15.976    
  -------------------------------------------------------------------
                         slack                                 -1.772    

Slack (VIOLATED) :        -1.768ns  (required time - arrival time)
  Source:                 mips/dp/pc_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            screenmem/mem_reg_0_127_0_0/DP.HIGH/WE
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        10.912ns  (logic 2.006ns (18.384%)  route 8.906ns (81.616%))
  Logic Levels:           12  (LUT2=1 LUT3=2 LUT4=1 LUT5=2 LUT6=5 RAMD32=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.758ns = ( 14.758 - 10.000 ) 
    Source Clock Delay      (SCD):    5.064ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.809     5.168    clkdv/CLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922     1.246 r  clkdv/mmcm/CLKOUT2
                         net (fo=1, routed)           2.018     3.264    clkdv/clkout2
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.360 r  clkdv/buf25/O
                         net (fo=160, routed)         1.704     5.064    mips/dp/clk25
    SLICE_X88Y121        FDRE                                         r  mips/dp/pc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y121        FDRE (Prop_fdre_C_Q)         0.518     5.582 f  mips/dp/pc_reg[4]/Q
                         net (fo=24, routed)          0.877     6.459    mips/dp/pc[4]
    SLICE_X87Y122        LUT5 (Prop_lut5_I2_O)        0.124     6.583 r  mips/dp/g0_b17/O
                         net (fo=71, routed)          1.242     7.825    mips/dp/myreg/rf_reg_r2_0_31_30_31/ADDRA1
    SLICE_X84Y126        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.124     7.949 f  mips/dp/myreg/rf_reg_r2_0_31_30_31/RAMA_D1/O
                         net (fo=2, routed)           1.117     9.065    mips/dp/myreg/ReadData20[31]
    SLICE_X87Y121        LUT6 (Prop_lut6_I4_O)        0.124     9.189 r  mips/dp/myreg/mem_reg_0_127_0_0_i_35/O
                         net (fo=41, routed)          1.712    10.901    mips/dp/myreg/mem_reg_0_127_0_0_i_35_n_0
    SLICE_X82Y120        LUT5 (Prop_lut5_I2_O)        0.124    11.025 r  mips/dp/myreg/rf_reg_r1_0_31_6_11_i_84/O
                         net (fo=3, routed)           0.563    11.588    mips/dp/myreg/rf_reg_r1_0_31_6_11_i_84_n_0
    SLICE_X83Y123        LUT3 (Prop_lut3_I2_O)        0.124    11.712 r  mips/dp/myreg/rf_reg_r1_0_31_12_17_i_102/O
                         net (fo=1, routed)           0.350    12.062    mips/dp/myreg/rf_reg_r1_0_31_12_17_i_102_n_0
    SLICE_X82Y123        LUT6 (Prop_lut6_I1_O)        0.124    12.186 r  mips/dp/myreg/rf_reg_r1_0_31_12_17_i_78/O
                         net (fo=2, routed)           0.679    12.865    mips/dp/myreg/rf_reg_r1_0_31_12_17_i_78_n_0
    SLICE_X82Y123        LUT6 (Prop_lut6_I0_O)        0.124    12.989 r  mips/dp/myreg/rf_reg_r1_0_31_12_17_i_47/O
                         net (fo=1, routed)           0.158    13.147    mips/dp/myreg/rf_reg_r1_0_31_12_17_i_47_n_0
    SLICE_X82Y123        LUT6 (Prop_lut6_I5_O)        0.124    13.271 r  mips/dp/myreg/rf_reg_r1_0_31_12_17_i_16/O
                         net (fo=1, routed)           0.499    13.770    mips/dp/myreg/rf_reg_r1_0_31_12_17_i_16_n_0
    SLICE_X81Y123        LUT6 (Prop_lut6_I5_O)        0.124    13.894 f  mips/dp/myreg/rf_reg_r1_0_31_12_17_i_7/O
                         net (fo=3, routed)           0.169    14.063    mips/dp/myreg/rf_reg_r1_0_31_12_17_i_7_n_0
    SLICE_X81Y123        LUT3 (Prop_lut3_I2_O)        0.124    14.187 r  mips/dp/myreg/mem_reg_512_639_0_0_i_2/O
                         net (fo=5, routed)           0.471    14.658    mips/dp/myreg/smem_wr
    SLICE_X79Y121        LUT2 (Prop_lut2_I1_O)        0.124    14.782 f  mips/dp/myreg/mem_reg_0_127_0_0_i_6/O
                         net (fo=7, routed)           0.580    15.362    mips/dp/myreg/mem_reg_0_127_0_0_i_6_n_0
    SLICE_X79Y126        LUT4 (Prop_lut4_I3_O)        0.124    15.486 r  mips/dp/myreg/mem_reg_0_127_0_0_i_1/O
                         net (fo=8, routed)           0.490    15.976    screenmem/mem_reg_0_127_0_0/WE
    SLICE_X80Y127        RAMD64E                                      r  screenmem/mem_reg_0_127_0_0/DP.HIGH/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.573    14.758    screenmem/mem_reg_0_127_0_0/WCLK
    SLICE_X80Y127        RAMD64E                                      r  screenmem/mem_reg_0_127_0_0/DP.HIGH/CLK
                         clock pessimism              0.173    14.931    
                         clock uncertainty           -0.190    14.741    
    SLICE_X80Y127        RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533    14.208    screenmem/mem_reg_0_127_0_0/DP.HIGH
  -------------------------------------------------------------------
                         required time                         14.208    
                         arrival time                         -15.976    
  -------------------------------------------------------------------
                         slack                                 -1.768    

Slack (VIOLATED) :        -1.768ns  (required time - arrival time)
  Source:                 mips/dp/pc_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            screenmem/mem_reg_0_127_0_0/DP.LOW/WE
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        10.912ns  (logic 2.006ns (18.384%)  route 8.906ns (81.616%))
  Logic Levels:           12  (LUT2=1 LUT3=2 LUT4=1 LUT5=2 LUT6=5 RAMD32=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.758ns = ( 14.758 - 10.000 ) 
    Source Clock Delay      (SCD):    5.064ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.809     5.168    clkdv/CLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922     1.246 r  clkdv/mmcm/CLKOUT2
                         net (fo=1, routed)           2.018     3.264    clkdv/clkout2
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.360 r  clkdv/buf25/O
                         net (fo=160, routed)         1.704     5.064    mips/dp/clk25
    SLICE_X88Y121        FDRE                                         r  mips/dp/pc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y121        FDRE (Prop_fdre_C_Q)         0.518     5.582 f  mips/dp/pc_reg[4]/Q
                         net (fo=24, routed)          0.877     6.459    mips/dp/pc[4]
    SLICE_X87Y122        LUT5 (Prop_lut5_I2_O)        0.124     6.583 r  mips/dp/g0_b17/O
                         net (fo=71, routed)          1.242     7.825    mips/dp/myreg/rf_reg_r2_0_31_30_31/ADDRA1
    SLICE_X84Y126        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.124     7.949 f  mips/dp/myreg/rf_reg_r2_0_31_30_31/RAMA_D1/O
                         net (fo=2, routed)           1.117     9.065    mips/dp/myreg/ReadData20[31]
    SLICE_X87Y121        LUT6 (Prop_lut6_I4_O)        0.124     9.189 r  mips/dp/myreg/mem_reg_0_127_0_0_i_35/O
                         net (fo=41, routed)          1.712    10.901    mips/dp/myreg/mem_reg_0_127_0_0_i_35_n_0
    SLICE_X82Y120        LUT5 (Prop_lut5_I2_O)        0.124    11.025 r  mips/dp/myreg/rf_reg_r1_0_31_6_11_i_84/O
                         net (fo=3, routed)           0.563    11.588    mips/dp/myreg/rf_reg_r1_0_31_6_11_i_84_n_0
    SLICE_X83Y123        LUT3 (Prop_lut3_I2_O)        0.124    11.712 r  mips/dp/myreg/rf_reg_r1_0_31_12_17_i_102/O
                         net (fo=1, routed)           0.350    12.062    mips/dp/myreg/rf_reg_r1_0_31_12_17_i_102_n_0
    SLICE_X82Y123        LUT6 (Prop_lut6_I1_O)        0.124    12.186 r  mips/dp/myreg/rf_reg_r1_0_31_12_17_i_78/O
                         net (fo=2, routed)           0.679    12.865    mips/dp/myreg/rf_reg_r1_0_31_12_17_i_78_n_0
    SLICE_X82Y123        LUT6 (Prop_lut6_I0_O)        0.124    12.989 r  mips/dp/myreg/rf_reg_r1_0_31_12_17_i_47/O
                         net (fo=1, routed)           0.158    13.147    mips/dp/myreg/rf_reg_r1_0_31_12_17_i_47_n_0
    SLICE_X82Y123        LUT6 (Prop_lut6_I5_O)        0.124    13.271 r  mips/dp/myreg/rf_reg_r1_0_31_12_17_i_16/O
                         net (fo=1, routed)           0.499    13.770    mips/dp/myreg/rf_reg_r1_0_31_12_17_i_16_n_0
    SLICE_X81Y123        LUT6 (Prop_lut6_I5_O)        0.124    13.894 f  mips/dp/myreg/rf_reg_r1_0_31_12_17_i_7/O
                         net (fo=3, routed)           0.169    14.063    mips/dp/myreg/rf_reg_r1_0_31_12_17_i_7_n_0
    SLICE_X81Y123        LUT3 (Prop_lut3_I2_O)        0.124    14.187 r  mips/dp/myreg/mem_reg_512_639_0_0_i_2/O
                         net (fo=5, routed)           0.471    14.658    mips/dp/myreg/smem_wr
    SLICE_X79Y121        LUT2 (Prop_lut2_I1_O)        0.124    14.782 f  mips/dp/myreg/mem_reg_0_127_0_0_i_6/O
                         net (fo=7, routed)           0.580    15.362    mips/dp/myreg/mem_reg_0_127_0_0_i_6_n_0
    SLICE_X79Y126        LUT4 (Prop_lut4_I3_O)        0.124    15.486 r  mips/dp/myreg/mem_reg_0_127_0_0_i_1/O
                         net (fo=8, routed)           0.490    15.976    screenmem/mem_reg_0_127_0_0/WE
    SLICE_X80Y127        RAMD64E                                      r  screenmem/mem_reg_0_127_0_0/DP.LOW/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.573    14.758    screenmem/mem_reg_0_127_0_0/WCLK
    SLICE_X80Y127        RAMD64E                                      r  screenmem/mem_reg_0_127_0_0/DP.LOW/CLK
                         clock pessimism              0.173    14.931    
                         clock uncertainty           -0.190    14.741    
    SLICE_X80Y127        RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533    14.208    screenmem/mem_reg_0_127_0_0/DP.LOW
  -------------------------------------------------------------------
                         required time                         14.208    
                         arrival time                         -15.976    
  -------------------------------------------------------------------
                         slack                                 -1.768    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.672ns  (arrival time - required time)
  Source:                 mips/dp/pc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            screenmem/mem_reg_896_1023_0_0/SP.LOW/I
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        1.269ns  (logic 0.231ns (18.201%)  route 1.038ns (81.799%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.928ns
    Source Clock Delay      (SCD):    1.428ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.624     1.458    clkdv/CLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296     0.162 r  clkdv/mmcm/CLKOUT2
                         net (fo=1, routed)           0.648     0.810    clkdv/clkout2
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.836 r  clkdv/buf25/O
                         net (fo=160, routed)         0.593     1.428    mips/dp/clk25
    SLICE_X89Y121        FDRE                                         r  mips/dp/pc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y121        FDRE (Prop_fdre_C_Q)         0.141     1.569 r  mips/dp/pc_reg[3]/Q
                         net (fo=23, routed)          0.275     1.845    mips/dp/pc[3]
    SLICE_X86Y122        LUT5 (Prop_lut5_I1_O)        0.045     1.890 r  mips/dp/g0_b18/O
                         net (fo=71, routed)          0.202     2.092    mips/dp/myreg/pc_reg[2]_4[1]
    SLICE_X89Y121        LUT5 (Prop_lut5_I4_O)        0.045     2.137 r  mips/dp/myreg/mem_reg_0_31_0_0_i_1__0/O
                         net (fo=41, routed)          0.561     2.698    screenmem/mem_reg_896_1023_0_0/D
    SLICE_X80Y118        RAMD64E                                      r  screenmem/mem_reg_896_1023_0_0/SP.LOW/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.859     1.928    screenmem/mem_reg_896_1023_0_0/WCLK
    SLICE_X80Y118        RAMD64E                                      r  screenmem/mem_reg_896_1023_0_0/SP.LOW/CLK
                         clock pessimism             -0.235     1.692    
                         clock uncertainty            0.190     1.882    
    SLICE_X80Y118        RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.144     2.026    screenmem/mem_reg_896_1023_0_0/SP.LOW
  -------------------------------------------------------------------
                         required time                         -2.026    
                         arrival time                           2.698    
  -------------------------------------------------------------------
                         slack                                  0.672    

Slack (MET) :             0.694ns  (arrival time - required time)
  Source:                 mips/dp/pc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            screenmem/mem_reg_0_127_0_0/SP.LOW/I
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        1.287ns  (logic 0.231ns (17.943%)  route 1.056ns (82.057%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.924ns
    Source Clock Delay      (SCD):    1.428ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.624     1.458    clkdv/CLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296     0.162 r  clkdv/mmcm/CLKOUT2
                         net (fo=1, routed)           0.648     0.810    clkdv/clkout2
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.836 r  clkdv/buf25/O
                         net (fo=160, routed)         0.593     1.428    mips/dp/clk25
    SLICE_X89Y121        FDRE                                         r  mips/dp/pc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y121        FDRE (Prop_fdre_C_Q)         0.141     1.569 r  mips/dp/pc_reg[3]/Q
                         net (fo=23, routed)          0.275     1.845    mips/dp/pc[3]
    SLICE_X86Y122        LUT5 (Prop_lut5_I1_O)        0.045     1.890 r  mips/dp/g0_b18/O
                         net (fo=71, routed)          0.202     2.092    mips/dp/myreg/pc_reg[2]_4[1]
    SLICE_X89Y121        LUT5 (Prop_lut5_I4_O)        0.045     2.137 r  mips/dp/myreg/mem_reg_0_31_0_0_i_1__0/O
                         net (fo=41, routed)          0.579     2.716    screenmem/mem_reg_0_127_0_0/D
    SLICE_X80Y127        RAMD64E                                      r  screenmem/mem_reg_0_127_0_0/SP.LOW/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.855     1.924    screenmem/mem_reg_0_127_0_0/WCLK
    SLICE_X80Y127        RAMD64E                                      r  screenmem/mem_reg_0_127_0_0/SP.LOW/CLK
                         clock pessimism             -0.235     1.688    
                         clock uncertainty            0.190     1.878    
    SLICE_X80Y127        RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.144     2.022    screenmem/mem_reg_0_127_0_0/SP.LOW
  -------------------------------------------------------------------
                         required time                         -2.022    
                         arrival time                           2.716    
  -------------------------------------------------------------------
                         slack                                  0.694    

Slack (MET) :             0.711ns  (arrival time - required time)
  Source:                 mips/dp/pc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            screenmem/mem_reg_896_1023_0_0/DP.LOW/I
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        1.269ns  (logic 0.231ns (18.201%)  route 1.038ns (81.799%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.928ns
    Source Clock Delay      (SCD):    1.428ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.624     1.458    clkdv/CLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296     0.162 r  clkdv/mmcm/CLKOUT2
                         net (fo=1, routed)           0.648     0.810    clkdv/clkout2
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.836 r  clkdv/buf25/O
                         net (fo=160, routed)         0.593     1.428    mips/dp/clk25
    SLICE_X89Y121        FDRE                                         r  mips/dp/pc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y121        FDRE (Prop_fdre_C_Q)         0.141     1.569 r  mips/dp/pc_reg[3]/Q
                         net (fo=23, routed)          0.275     1.845    mips/dp/pc[3]
    SLICE_X86Y122        LUT5 (Prop_lut5_I1_O)        0.045     1.890 r  mips/dp/g0_b18/O
                         net (fo=71, routed)          0.202     2.092    mips/dp/myreg/pc_reg[2]_4[1]
    SLICE_X89Y121        LUT5 (Prop_lut5_I4_O)        0.045     2.137 r  mips/dp/myreg/mem_reg_0_31_0_0_i_1__0/O
                         net (fo=41, routed)          0.561     2.698    screenmem/mem_reg_896_1023_0_0/D
    SLICE_X80Y118        RAMD64E                                      r  screenmem/mem_reg_896_1023_0_0/DP.LOW/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.859     1.928    screenmem/mem_reg_896_1023_0_0/WCLK
    SLICE_X80Y118        RAMD64E                                      r  screenmem/mem_reg_896_1023_0_0/DP.LOW/CLK
                         clock pessimism             -0.235     1.692    
                         clock uncertainty            0.190     1.882    
    SLICE_X80Y118        RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.105     1.987    screenmem/mem_reg_896_1023_0_0/DP.LOW
  -------------------------------------------------------------------
                         required time                         -1.987    
                         arrival time                           2.698    
  -------------------------------------------------------------------
                         slack                                  0.711    

Slack (MET) :             0.715ns  (arrival time - required time)
  Source:                 mips/dp/pc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            screenmem/mem_reg_896_1023_0_0/SP.HIGH/I
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        1.269ns  (logic 0.231ns (18.201%)  route 1.038ns (81.799%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.928ns
    Source Clock Delay      (SCD):    1.428ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.624     1.458    clkdv/CLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296     0.162 r  clkdv/mmcm/CLKOUT2
                         net (fo=1, routed)           0.648     0.810    clkdv/clkout2
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.836 r  clkdv/buf25/O
                         net (fo=160, routed)         0.593     1.428    mips/dp/clk25
    SLICE_X89Y121        FDRE                                         r  mips/dp/pc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y121        FDRE (Prop_fdre_C_Q)         0.141     1.569 r  mips/dp/pc_reg[3]/Q
                         net (fo=23, routed)          0.275     1.845    mips/dp/pc[3]
    SLICE_X86Y122        LUT5 (Prop_lut5_I1_O)        0.045     1.890 r  mips/dp/g0_b18/O
                         net (fo=71, routed)          0.202     2.092    mips/dp/myreg/pc_reg[2]_4[1]
    SLICE_X89Y121        LUT5 (Prop_lut5_I4_O)        0.045     2.137 r  mips/dp/myreg/mem_reg_0_31_0_0_i_1__0/O
                         net (fo=41, routed)          0.561     2.698    screenmem/mem_reg_896_1023_0_0/D
    SLICE_X80Y118        RAMD64E                                      r  screenmem/mem_reg_896_1023_0_0/SP.HIGH/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.859     1.928    screenmem/mem_reg_896_1023_0_0/WCLK
    SLICE_X80Y118        RAMD64E                                      r  screenmem/mem_reg_896_1023_0_0/SP.HIGH/CLK
                         clock pessimism             -0.235     1.692    
                         clock uncertainty            0.190     1.882    
    SLICE_X80Y118        RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.101     1.983    screenmem/mem_reg_896_1023_0_0/SP.HIGH
  -------------------------------------------------------------------
                         required time                         -1.983    
                         arrival time                           2.698    
  -------------------------------------------------------------------
                         slack                                  0.715    

Slack (MET) :             0.733ns  (arrival time - required time)
  Source:                 mips/dp/pc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            screenmem/mem_reg_0_127_0_0/DP.LOW/I
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        1.287ns  (logic 0.231ns (17.943%)  route 1.056ns (82.057%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.924ns
    Source Clock Delay      (SCD):    1.428ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.624     1.458    clkdv/CLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296     0.162 r  clkdv/mmcm/CLKOUT2
                         net (fo=1, routed)           0.648     0.810    clkdv/clkout2
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.836 r  clkdv/buf25/O
                         net (fo=160, routed)         0.593     1.428    mips/dp/clk25
    SLICE_X89Y121        FDRE                                         r  mips/dp/pc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y121        FDRE (Prop_fdre_C_Q)         0.141     1.569 r  mips/dp/pc_reg[3]/Q
                         net (fo=23, routed)          0.275     1.845    mips/dp/pc[3]
    SLICE_X86Y122        LUT5 (Prop_lut5_I1_O)        0.045     1.890 r  mips/dp/g0_b18/O
                         net (fo=71, routed)          0.202     2.092    mips/dp/myreg/pc_reg[2]_4[1]
    SLICE_X89Y121        LUT5 (Prop_lut5_I4_O)        0.045     2.137 r  mips/dp/myreg/mem_reg_0_31_0_0_i_1__0/O
                         net (fo=41, routed)          0.579     2.716    screenmem/mem_reg_0_127_0_0/D
    SLICE_X80Y127        RAMD64E                                      r  screenmem/mem_reg_0_127_0_0/DP.LOW/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.855     1.924    screenmem/mem_reg_0_127_0_0/WCLK
    SLICE_X80Y127        RAMD64E                                      r  screenmem/mem_reg_0_127_0_0/DP.LOW/CLK
                         clock pessimism             -0.235     1.688    
                         clock uncertainty            0.190     1.878    
    SLICE_X80Y127        RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.105     1.983    screenmem/mem_reg_0_127_0_0/DP.LOW
  -------------------------------------------------------------------
                         required time                         -1.983    
                         arrival time                           2.716    
  -------------------------------------------------------------------
                         slack                                  0.733    

Slack (MET) :             0.737ns  (arrival time - required time)
  Source:                 mips/dp/pc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            screenmem/mem_reg_0_127_0_0/SP.HIGH/I
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        1.287ns  (logic 0.231ns (17.943%)  route 1.056ns (82.057%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.924ns
    Source Clock Delay      (SCD):    1.428ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.624     1.458    clkdv/CLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296     0.162 r  clkdv/mmcm/CLKOUT2
                         net (fo=1, routed)           0.648     0.810    clkdv/clkout2
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.836 r  clkdv/buf25/O
                         net (fo=160, routed)         0.593     1.428    mips/dp/clk25
    SLICE_X89Y121        FDRE                                         r  mips/dp/pc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y121        FDRE (Prop_fdre_C_Q)         0.141     1.569 r  mips/dp/pc_reg[3]/Q
                         net (fo=23, routed)          0.275     1.845    mips/dp/pc[3]
    SLICE_X86Y122        LUT5 (Prop_lut5_I1_O)        0.045     1.890 r  mips/dp/g0_b18/O
                         net (fo=71, routed)          0.202     2.092    mips/dp/myreg/pc_reg[2]_4[1]
    SLICE_X89Y121        LUT5 (Prop_lut5_I4_O)        0.045     2.137 r  mips/dp/myreg/mem_reg_0_31_0_0_i_1__0/O
                         net (fo=41, routed)          0.579     2.716    screenmem/mem_reg_0_127_0_0/D
    SLICE_X80Y127        RAMD64E                                      r  screenmem/mem_reg_0_127_0_0/SP.HIGH/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.855     1.924    screenmem/mem_reg_0_127_0_0/WCLK
    SLICE_X80Y127        RAMD64E                                      r  screenmem/mem_reg_0_127_0_0/SP.HIGH/CLK
                         clock pessimism             -0.235     1.688    
                         clock uncertainty            0.190     1.878    
    SLICE_X80Y127        RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.101     1.979    screenmem/mem_reg_0_127_0_0/SP.HIGH
  -------------------------------------------------------------------
                         required time                         -1.979    
                         arrival time                           2.716    
  -------------------------------------------------------------------
                         slack                                  0.737    

Slack (MET) :             0.765ns  (arrival time - required time)
  Source:                 mips/dp/pc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            screenmem/mem_reg_896_1023_1_1/SP.LOW/I
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        1.358ns  (logic 0.231ns (17.007%)  route 1.127ns (82.993%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.924ns
    Source Clock Delay      (SCD):    1.428ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.624     1.458    clkdv/CLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296     0.162 r  clkdv/mmcm/CLKOUT2
                         net (fo=1, routed)           0.648     0.810    clkdv/clkout2
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.836 r  clkdv/buf25/O
                         net (fo=160, routed)         0.593     1.428    mips/dp/clk25
    SLICE_X89Y121        FDRE                                         r  mips/dp/pc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y121        FDRE (Prop_fdre_C_Q)         0.141     1.569 r  mips/dp/pc_reg[3]/Q
                         net (fo=23, routed)          0.275     1.845    mips/dp/pc[3]
    SLICE_X86Y122        LUT5 (Prop_lut5_I1_O)        0.045     1.890 r  mips/dp/g0_b18/O
                         net (fo=71, routed)          0.651     2.541    mips/dp/myreg/pc_reg[2]_4[1]
    SLICE_X77Y120        LUT5 (Prop_lut5_I4_O)        0.045     2.586 r  mips/dp/myreg/mem_reg_0_31_1_1_i_1/O
                         net (fo=41, routed)          0.201     2.787    screenmem/mem_reg_896_1023_1_1/D
    SLICE_X78Y120        RAMD64E                                      r  screenmem/mem_reg_896_1023_1_1/SP.LOW/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.855     1.924    screenmem/mem_reg_896_1023_1_1/WCLK
    SLICE_X78Y120        RAMD64E                                      r  screenmem/mem_reg_896_1023_1_1/SP.LOW/CLK
                         clock pessimism             -0.235     1.688    
                         clock uncertainty            0.190     1.878    
    SLICE_X78Y120        RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.144     2.022    screenmem/mem_reg_896_1023_1_1/SP.LOW
  -------------------------------------------------------------------
                         required time                         -2.022    
                         arrival time                           2.787    
  -------------------------------------------------------------------
                         slack                                  0.765    

Slack (MET) :             0.776ns  (arrival time - required time)
  Source:                 mips/dp/pc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            screenmem/mem_reg_0_15_0_0__0/SP/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        1.370ns  (logic 0.231ns (16.867%)  route 1.139ns (83.133%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.924ns
    Source Clock Delay      (SCD):    1.428ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.624     1.458    clkdv/CLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296     0.162 r  clkdv/mmcm/CLKOUT2
                         net (fo=1, routed)           0.648     0.810    clkdv/clkout2
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.836 r  clkdv/buf25/O
                         net (fo=160, routed)         0.593     1.428    mips/dp/clk25
    SLICE_X89Y121        FDRE                                         r  mips/dp/pc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y121        FDRE (Prop_fdre_C_Q)         0.141     1.569 r  mips/dp/pc_reg[3]/Q
                         net (fo=23, routed)          0.275     1.845    mips/dp/pc[3]
    SLICE_X86Y122        LUT5 (Prop_lut5_I1_O)        0.045     1.890 r  mips/dp/g0_b18/O
                         net (fo=71, routed)          0.651     2.541    mips/dp/myreg/pc_reg[2]_4[1]
    SLICE_X77Y120        LUT5 (Prop_lut5_I4_O)        0.045     2.586 r  mips/dp/myreg/mem_reg_0_31_1_1_i_1/O
                         net (fo=41, routed)          0.212     2.798    screenmem/mem_reg_0_15_0_0__0/D
    SLICE_X76Y118        RAMD32                                       r  screenmem/mem_reg_0_15_0_0__0/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.855     1.924    screenmem/mem_reg_0_15_0_0__0/WCLK
    SLICE_X76Y118        RAMD32                                       r  screenmem/mem_reg_0_15_0_0__0/SP/CLK
                         clock pessimism             -0.235     1.688    
                         clock uncertainty            0.190     1.878    
    SLICE_X76Y118        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.144     2.022    screenmem/mem_reg_0_15_0_0__0/SP
  -------------------------------------------------------------------
                         required time                         -2.022    
                         arrival time                           2.798    
  -------------------------------------------------------------------
                         slack                                  0.776    

Slack (MET) :             0.778ns  (arrival time - required time)
  Source:                 mips/dp/pc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            screenmem/mem_reg_768_895_1_1/SP.LOW/I
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        1.374ns  (logic 0.231ns (16.809%)  route 1.143ns (83.191%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.927ns
    Source Clock Delay      (SCD):    1.428ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.624     1.458    clkdv/CLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296     0.162 r  clkdv/mmcm/CLKOUT2
                         net (fo=1, routed)           0.648     0.810    clkdv/clkout2
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.836 r  clkdv/buf25/O
                         net (fo=160, routed)         0.593     1.428    mips/dp/clk25
    SLICE_X89Y121        FDRE                                         r  mips/dp/pc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y121        FDRE (Prop_fdre_C_Q)         0.141     1.569 r  mips/dp/pc_reg[3]/Q
                         net (fo=23, routed)          0.275     1.845    mips/dp/pc[3]
    SLICE_X86Y122        LUT5 (Prop_lut5_I1_O)        0.045     1.890 r  mips/dp/g0_b18/O
                         net (fo=71, routed)          0.651     2.541    mips/dp/myreg/pc_reg[2]_4[1]
    SLICE_X77Y120        LUT5 (Prop_lut5_I4_O)        0.045     2.586 r  mips/dp/myreg/mem_reg_0_31_1_1_i_1/O
                         net (fo=41, routed)          0.217     2.803    screenmem/mem_reg_768_895_1_1/D
    SLICE_X80Y119        RAMD64E                                      r  screenmem/mem_reg_768_895_1_1/SP.LOW/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.858     1.927    screenmem/mem_reg_768_895_1_1/WCLK
    SLICE_X80Y119        RAMD64E                                      r  screenmem/mem_reg_768_895_1_1/SP.LOW/CLK
                         clock pessimism             -0.235     1.691    
                         clock uncertainty            0.190     1.881    
    SLICE_X80Y119        RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.144     2.025    screenmem/mem_reg_768_895_1_1/SP.LOW
  -------------------------------------------------------------------
                         required time                         -2.025    
                         arrival time                           2.803    
  -------------------------------------------------------------------
                         slack                                  0.778    

Slack (MET) :             0.788ns  (arrival time - required time)
  Source:                 mips/dp/pc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            screenmem/mem_reg_768_895_0_0/SP.LOW/I
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        1.383ns  (logic 0.231ns (16.704%)  route 1.152ns (83.296%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.925ns
    Source Clock Delay      (SCD):    1.428ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.624     1.458    clkdv/CLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296     0.162 r  clkdv/mmcm/CLKOUT2
                         net (fo=1, routed)           0.648     0.810    clkdv/clkout2
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.836 r  clkdv/buf25/O
                         net (fo=160, routed)         0.593     1.428    mips/dp/clk25
    SLICE_X89Y121        FDRE                                         r  mips/dp/pc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y121        FDRE (Prop_fdre_C_Q)         0.141     1.569 r  mips/dp/pc_reg[3]/Q
                         net (fo=23, routed)          0.275     1.845    mips/dp/pc[3]
    SLICE_X86Y122        LUT5 (Prop_lut5_I1_O)        0.045     1.890 r  mips/dp/g0_b18/O
                         net (fo=71, routed)          0.202     2.092    mips/dp/myreg/pc_reg[2]_4[1]
    SLICE_X89Y121        LUT5 (Prop_lut5_I4_O)        0.045     2.137 r  mips/dp/myreg/mem_reg_0_31_0_0_i_1__0/O
                         net (fo=41, routed)          0.675     2.811    screenmem/mem_reg_768_895_0_0/D
    SLICE_X80Y121        RAMD64E                                      r  screenmem/mem_reg_768_895_0_0/SP.LOW/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.855     1.925    screenmem/mem_reg_768_895_0_0/WCLK
    SLICE_X80Y121        RAMD64E                                      r  screenmem/mem_reg_768_895_0_0/SP.LOW/CLK
                         clock pessimism             -0.235     1.689    
                         clock uncertainty            0.190     1.879    
    SLICE_X80Y121        RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.144     2.023    screenmem/mem_reg_768_895_0_0/SP.LOW
  -------------------------------------------------------------------
                         required time                         -2.023    
                         arrival time                           2.811    
  -------------------------------------------------------------------
                         slack                                  0.788    





---------------------------------------------------------------------------------------------------
From Clock:  clkout0
  To Clock:  clkout2

Setup :            0  Failing Endpoints,  Worst Slack        5.899ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.958ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.899ns  (required time - arrival time)
  Source:                 clkdv/start_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdv/buf25/CE0
                            (rising edge-triggered cell BUFGCTRL clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        3.412ns  (logic 0.718ns (21.041%)  route 2.694ns (78.959%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.319ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.097ns = ( 43.097 - 40.000 ) 
    Source Clock Delay      (SCD):    3.488ns = ( 33.488 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.072ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    E3                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780    33.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.809    35.168    clkdv/CLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    31.246 r  clkdv/mmcm/CLKOUT0
                         net (fo=3, routed)           2.242    33.488    clkdv/clkout0
    SLICE_X40Y46         FDRE                                         r  clkdv/start_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y46         FDRE (Prop_fdre_C_Q)         0.419    33.907 r  clkdv/start_cnt_reg[2]/Q
                         net (fo=4, routed)           0.457    34.363    clkdv/p_0_in
    SLICE_X40Y46         LUT2 (Prop_lut2_I0_O)        0.299    34.662 f  clkdv/buf100_i_1/O
                         net (fo=2, routed)           2.238    36.900    clkdv/not_clock_enable
    BUFGCTRL_X0Y0        BUFGCTRL                                     r  clkdv/buf25/CE0  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    43.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.683    44.868    clkdv/CLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694    41.174 r  clkdv/mmcm/CLKOUT2
                         net (fo=1, routed)           1.923    43.097    clkdv/clkout2
    BUFGCTRL_X0Y0        BUFGCTRL                                     r  clkdv/buf25/I0
                         clock pessimism              0.072    43.169    
                         clock uncertainty           -0.211    42.958    
    BUFGCTRL_X0Y0        BUFGCTRL (Setup_bufgctrl_I0_CE0)
                                                     -0.159    42.799    clkdv/buf25
  -------------------------------------------------------------------
                         required time                         42.799    
                         arrival time                         -36.900    
  -------------------------------------------------------------------
                         slack                                  5.899    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.958ns  (arrival time - required time)
  Source:                 clkdv/start_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdv/buf25/CE0
                            (rising edge-triggered cell BUFGCTRL clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.357ns  (logic 0.227ns (16.723%)  route 1.130ns (83.277%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.042ns
    Source Clock Delay      (SCD):    0.833ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.624     1.458    clkdv/CLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.162 r  clkdv/mmcm/CLKOUT0
                         net (fo=3, routed)           0.671     0.833    clkdv/clkout0
    SLICE_X40Y46         FDRE                                         r  clkdv/start_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y46         FDRE (Prop_fdre_C_Q)         0.128     0.961 r  clkdv/start_cnt_reg[2]/Q
                         net (fo=4, routed)           0.163     1.123    clkdv/p_0_in
    SLICE_X40Y46         LUT2 (Prop_lut2_I0_O)        0.099     1.222 f  clkdv/buf100_i_1/O
                         net (fo=2, routed)           0.968     2.190    clkdv/not_clock_enable
    BUFGCTRL_X0Y0        BUFGCTRL                                     r  clkdv/buf25/CE0  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.898     1.967    clkdv/CLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625     0.342 r  clkdv/mmcm/CLKOUT2
                         net (fo=1, routed)           0.700     1.042    clkdv/clkout2
    BUFGCTRL_X0Y0        BUFGCTRL                                     r  clkdv/buf25/I0
                         clock pessimism             -0.180     0.862    
                         clock uncertainty            0.211     1.073    
    BUFGCTRL_X0Y0        BUFGCTRL (Hold_bufgctrl_I0_CE0)
                                                      0.159     1.232    clkdv/buf25
  -------------------------------------------------------------------
                         required time                         -1.232    
                         arrival time                           2.190    
  -------------------------------------------------------------------
                         slack                                  0.958    





