cell { name: "MipiDphyRx1_RESET_N" type: "output" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_RST0_N" type: "outbuf" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_STOPSTATE_LAN0" type: "inbuf" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_STOPSTATE_LAN1" type: "inbuf" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_TX_REQUEST_ESC" type: "output" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_TURN_REQUEST" type: "output" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_FORCE_RX_MODE" type: "output" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_TX_TRIGGER_ESC[3]" type: "output" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_TX_TRIGGER_ESC[2]" type: "output" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_TX_TRIGGER_ESC[1]" type: "output" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_TX_TRIGGER_ESC[0]" type: "output" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_RX_CLK_ACTIVE_HS" type: "input" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_RX_ACTIVE_HS_LAN0" type: "inbuf" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_RX_VALID_HS_LAN0" type: "inbuf" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_RX_VALID_HS_LAN1" type: "inbuf" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_RX_SYNC_HS_LAN0" type: "inbuf" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_RX_SKEW_CAL_HS_LAN0" type: "inbuf" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_RX_SKEW_CAL_HS_LAN1" type: "inbuf" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_RX_DATA_HS_LAN0[7]" type: "inbuf" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_RX_DATA_HS_LAN0[6]" type: "inbuf" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_RX_DATA_HS_LAN0[5]" type: "inbuf" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_RX_DATA_HS_LAN0[4]" type: "inbuf" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_RX_DATA_HS_LAN0[3]" type: "inbuf" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_RX_DATA_HS_LAN0[2]" type: "inbuf" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_RX_DATA_HS_LAN0[1]" type: "inbuf" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_RX_DATA_HS_LAN0[0]" type: "inbuf" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_RX_DATA_HS_LAN1[7]" type: "inbuf" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_RX_DATA_HS_LAN1[6]" type: "inbuf" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_RX_DATA_HS_LAN1[5]" type: "inbuf" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_RX_DATA_HS_LAN1[4]" type: "inbuf" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_RX_DATA_HS_LAN1[3]" type: "inbuf" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_RX_DATA_HS_LAN1[2]" type: "inbuf" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_RX_DATA_HS_LAN1[1]" type: "inbuf" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_RX_DATA_HS_LAN1[0]" type: "inbuf" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_ERR_SOT_HS_LAN0" type: "inbuf" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_RX_ERR_SYNC_ESC" type: "input" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_TX_LPDT_ESC" type: "output" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_TX_DATA_ESC[7]" type: "output" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_TX_DATA_ESC[6]" type: "output" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_TX_DATA_ESC[5]" type: "output" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_TX_DATA_ESC[4]" type: "output" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_TX_DATA_ESC[3]" type: "output" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_TX_DATA_ESC[2]" type: "output" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_TX_DATA_ESC[1]" type: "output" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_TX_DATA_ESC[0]" type: "output" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_TX_VALID_ESC" type: "output" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_TX_READY_ESC" type: "output" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_TX_ULPS_ESC" type: "output" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_TX_ULPS_EXIT" type: "output" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_WORD_CLKOUT_HS" type: "input" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_RX_CLK_ESC_LAN0" type: "input" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_TX_CLK_ESC" type: "output" is_synchronizer: 0 }
cell { name: "DDR_CFG_PHY_RSTN" type: "output" is_synchronizer: 0 }
cell { name: "DDR_CFG_RST" type: "output" is_synchronizer: 0 }
cell { name: "DDR_CFG_START" type: "output" is_synchronizer: 0 }
cell { name: "DDR_CFG_SEL" type: "output" is_synchronizer: 0 }
cell { name: "DDR_CTRL_RSTN" type: "output" is_synchronizer: 0 }
cell { name: "DDR_ARST_0" type: "output" is_synchronizer: 0 }
cell { name: "DDR_ARADDR_0[32]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_ARADDR_0[31]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_ARADDR_0[30]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_ARADDR_0[29]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_ARADDR_0[28]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_ARADDR_0[27]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_ARADDR_0[26]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_ARADDR_0[25]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_ARADDR_0[24]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_ARADDR_0[23]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_ARADDR_0[22]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_ARADDR_0[21]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_ARADDR_0[20]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_ARADDR_0[19]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_ARADDR_0[18]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_ARADDR_0[17]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_ARADDR_0[16]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_ARADDR_0[15]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_ARADDR_0[14]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_ARADDR_0[13]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_ARADDR_0[12]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_ARADDR_0[11]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_ARADDR_0[10]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_ARADDR_0[9]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_ARADDR_0[8]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_ARADDR_0[7]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_ARADDR_0[6]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_ARADDR_0[5]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_ARADDR_0[4]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_ARADDR_0[3]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_ARADDR_0[2]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_ARADDR_0[1]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_ARADDR_0[0]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_ARBURST_0[1]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_ARBURST_0[0]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_ARID_0[5]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_ARID_0[4]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_ARID_0[3]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_ARID_0[2]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_ARID_0[1]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_ARID_0[0]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_ARLEN_0[7]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_ARLEN_0[6]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_ARLEN_0[5]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_ARLEN_0[4]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_ARLEN_0[3]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_ARLEN_0[2]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_ARLEN_0[1]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_ARLEN_0[0]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_ARSIZE_0[2]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_ARSIZE_0[1]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_ARSIZE_0[0]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_ARVALID_0" type: "output" is_synchronizer: 0 }
cell { name: "DDR_ARLOCK_0" type: "output" is_synchronizer: 0 }
cell { name: "DDR_ARAPCMD_0" type: "output" is_synchronizer: 0 }
cell { name: "DDR_ARQOS_0" type: "output" is_synchronizer: 0 }
cell { name: "DDR_AWADDR_0[32]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_AWADDR_0[31]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_AWADDR_0[30]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_AWADDR_0[29]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_AWADDR_0[28]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_AWADDR_0[27]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_AWADDR_0[26]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_AWADDR_0[25]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_AWADDR_0[24]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_AWADDR_0[23]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_AWADDR_0[22]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_AWADDR_0[21]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_AWADDR_0[20]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_AWADDR_0[19]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_AWADDR_0[18]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_AWADDR_0[17]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_AWADDR_0[16]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_AWADDR_0[15]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_AWADDR_0[14]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_AWADDR_0[13]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_AWADDR_0[12]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_AWADDR_0[11]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_AWADDR_0[10]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_AWADDR_0[9]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_AWADDR_0[8]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_AWADDR_0[7]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_AWADDR_0[6]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_AWADDR_0[5]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_AWADDR_0[4]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_AWADDR_0[3]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_AWADDR_0[2]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_AWADDR_0[1]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_AWADDR_0[0]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_AWBURST_0[1]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_AWBURST_0[0]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_AWID_0[5]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_AWID_0[4]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_AWID_0[3]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_AWID_0[2]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_AWID_0[1]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_AWID_0[0]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_AWLEN_0[7]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_AWLEN_0[6]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_AWLEN_0[5]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_AWLEN_0[4]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_AWLEN_0[3]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_AWLEN_0[2]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_AWLEN_0[1]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_AWLEN_0[0]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_AWSIZE_0[2]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_AWSIZE_0[1]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_AWSIZE_0[0]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_AWVALID_0" type: "output" is_synchronizer: 0 }
cell { name: "DDR_AWLOCK_0" type: "output" is_synchronizer: 0 }
cell { name: "DDR_AWAPCMD_0" type: "output" is_synchronizer: 0 }
cell { name: "DDR_AWQOS_0" type: "output" is_synchronizer: 0 }
cell { name: "DDR_AWCACHE_0[3]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_AWCACHE_0[2]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_AWCACHE_0[1]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_AWCACHE_0[0]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_AWALLSTRB_0" type: "output" is_synchronizer: 0 }
cell { name: "DDR_AWCOBUF_0" type: "output" is_synchronizer: 0 }
cell { name: "DDR_BREADY_0" type: "output" is_synchronizer: 0 }
cell { name: "DDR_RREADY_0" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[511]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[510]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[509]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[508]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[507]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[506]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[505]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[504]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[503]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[502]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[501]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[500]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[499]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[498]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[497]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[496]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[495]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[494]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[493]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[492]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[491]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[490]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[489]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[488]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[487]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[486]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[485]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[484]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[483]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[482]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[481]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[480]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[479]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[478]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[477]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[476]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[475]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[474]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[473]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[472]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[471]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[470]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[469]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[468]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[467]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[466]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[465]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[464]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[463]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[462]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[461]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[460]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[459]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[458]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[457]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[456]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[455]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[454]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[453]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[452]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[451]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[450]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[449]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[448]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[447]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[446]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[445]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[444]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[443]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[442]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[441]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[440]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[439]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[438]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[437]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[436]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[435]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[434]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[433]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[432]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[431]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[430]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[429]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[428]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[427]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[426]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[425]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[424]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[423]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[422]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[421]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[420]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[419]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[418]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[417]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[416]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[415]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[414]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[413]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[412]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[411]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[410]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[409]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[408]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[407]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[406]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[405]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[404]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[403]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[402]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[401]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[400]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[399]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[398]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[397]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[396]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[395]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[394]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[393]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[392]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[391]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[390]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[389]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[388]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[387]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[386]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[385]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[384]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[383]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[382]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[381]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[380]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[379]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[378]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[377]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[376]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[375]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[374]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[373]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[372]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[371]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[370]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[369]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[368]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[367]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[366]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[365]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[364]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[363]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[362]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[361]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[360]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[359]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[358]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[357]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[356]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[355]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[354]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[353]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[352]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[351]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[350]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[349]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[348]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[347]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[346]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[345]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[344]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[343]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[342]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[341]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[340]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[339]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[338]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[337]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[336]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[335]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[334]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[333]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[332]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[331]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[330]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[329]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[328]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[327]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[326]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[325]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[324]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[323]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[322]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[321]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[320]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[319]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[318]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[317]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[316]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[315]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[314]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[313]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[312]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[311]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[310]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[309]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[308]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[307]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[306]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[305]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[304]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[303]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[302]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[301]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[300]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[299]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[298]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[297]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[296]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[295]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[294]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[293]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[292]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[291]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[290]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[289]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[288]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[287]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[286]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[285]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[284]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[283]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[282]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[281]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[280]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[279]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[278]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[277]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[276]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[275]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[274]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[273]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[272]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[271]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[270]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[269]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[268]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[267]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[266]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[265]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[264]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[263]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[262]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[261]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[260]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[259]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[258]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[257]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[256]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[255]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[254]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[253]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[252]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[251]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[250]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[249]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[248]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[247]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[246]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[245]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[244]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[243]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[242]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[241]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[240]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[239]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[238]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[237]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[236]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[235]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[234]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[233]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[232]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[231]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[230]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[229]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[228]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[227]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[226]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[225]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[224]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[223]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[222]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[221]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[220]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[219]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[218]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[217]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[216]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[215]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[214]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[213]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[212]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[211]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[210]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[209]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[208]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[207]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[206]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[205]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[204]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[203]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[202]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[201]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[200]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[199]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[198]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[197]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[196]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[195]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[194]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[193]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[192]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[191]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[190]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[189]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[188]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[187]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[186]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[185]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[184]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[183]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[182]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[181]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[180]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[179]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[178]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[177]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[176]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[175]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[174]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[173]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[172]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[171]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[170]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[169]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[168]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[167]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[166]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[165]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[164]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[163]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[162]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[161]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[160]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[159]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[158]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[157]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[156]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[155]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[154]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[153]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[152]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[151]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[150]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[149]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[148]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[147]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[146]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[145]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[144]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[143]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[142]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[141]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[140]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[139]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[138]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[137]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[136]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[135]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[134]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[133]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[132]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[131]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[130]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[129]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[128]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[127]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[126]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[125]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[124]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[123]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[122]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[121]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[120]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[119]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[118]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[117]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[116]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[115]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[114]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[113]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[112]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[111]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[110]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[109]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[108]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[107]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[106]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[105]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[104]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[103]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[102]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[101]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[100]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[99]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[98]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[97]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[96]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[95]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[94]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[93]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[92]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[91]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[90]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[89]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[88]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[87]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[86]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[85]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[84]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[83]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[82]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[81]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[80]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[79]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[78]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[77]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[76]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[75]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[74]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[73]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[72]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[71]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[70]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[69]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[68]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[67]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[66]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[65]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[64]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[63]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[62]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[61]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[60]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[59]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[58]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[57]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[56]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[55]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[54]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[53]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[52]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[51]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[50]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[49]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[48]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[47]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[46]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[45]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[44]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[43]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[42]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[41]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[40]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[39]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[38]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[37]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[36]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[35]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[34]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[33]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[32]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[31]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[30]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[29]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[28]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[27]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[26]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[25]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[24]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[23]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[22]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[21]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[20]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[19]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[18]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[17]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[16]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[15]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[14]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[13]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[12]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[11]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[10]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[9]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[8]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[7]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[6]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[5]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[4]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[3]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[2]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[1]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_0[0]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WLAST_0" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_0[63]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_0[62]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_0[61]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_0[60]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_0[59]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_0[58]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_0[57]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_0[56]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_0[55]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_0[54]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_0[53]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_0[52]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_0[51]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_0[50]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_0[49]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_0[48]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_0[47]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_0[46]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_0[45]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_0[44]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_0[43]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_0[42]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_0[41]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_0[40]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_0[39]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_0[38]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_0[37]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_0[36]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_0[35]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_0[34]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_0[33]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_0[32]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_0[31]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_0[30]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_0[29]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_0[28]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_0[27]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_0[26]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_0[25]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_0[24]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_0[23]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_0[22]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_0[21]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_0[20]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_0[19]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_0[18]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_0[17]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_0[16]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_0[15]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_0[14]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_0[13]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_0[12]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_0[11]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_0[10]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_0[9]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_0[8]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_0[7]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_0[6]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_0[5]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_0[4]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_0[3]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_0[2]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_0[1]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_0[0]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WVALID_0" type: "output" is_synchronizer: 0 }
cell { name: "DDR_ARST_1" type: "output" is_synchronizer: 0 }
cell { name: "DDR_ARADDR_1[32]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_ARADDR_1[31]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_ARADDR_1[30]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_ARADDR_1[29]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_ARADDR_1[28]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_ARADDR_1[27]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_ARADDR_1[26]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_ARADDR_1[25]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_ARADDR_1[24]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_ARADDR_1[23]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_ARADDR_1[22]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_ARADDR_1[21]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_ARADDR_1[20]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_ARADDR_1[19]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_ARADDR_1[18]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_ARADDR_1[17]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_ARADDR_1[16]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_ARADDR_1[15]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_ARADDR_1[14]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_ARADDR_1[13]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_ARADDR_1[12]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_ARADDR_1[11]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_ARADDR_1[10]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_ARADDR_1[9]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_ARADDR_1[8]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_ARADDR_1[7]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_ARADDR_1[6]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_ARADDR_1[5]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_ARADDR_1[4]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_ARADDR_1[3]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_ARADDR_1[2]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_ARADDR_1[1]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_ARADDR_1[0]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_ARBURST_1[1]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_ARBURST_1[0]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_ARID_1[5]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_ARID_1[4]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_ARID_1[3]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_ARID_1[2]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_ARID_1[1]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_ARID_1[0]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_ARLEN_1[7]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_ARLEN_1[6]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_ARLEN_1[5]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_ARLEN_1[4]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_ARLEN_1[3]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_ARLEN_1[2]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_ARLEN_1[1]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_ARLEN_1[0]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_ARSIZE_1[2]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_ARSIZE_1[1]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_ARSIZE_1[0]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_ARVALID_1" type: "output" is_synchronizer: 0 }
cell { name: "DDR_ARLOCK_1" type: "output" is_synchronizer: 0 }
cell { name: "DDR_ARAPCMD_1" type: "output" is_synchronizer: 0 }
cell { name: "DDR_ARQOS_1" type: "output" is_synchronizer: 0 }
cell { name: "DDR_AWADDR_1[32]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_AWADDR_1[31]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_AWADDR_1[30]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_AWADDR_1[29]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_AWADDR_1[28]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_AWADDR_1[27]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_AWADDR_1[26]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_AWADDR_1[25]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_AWADDR_1[24]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_AWADDR_1[23]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_AWADDR_1[22]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_AWADDR_1[21]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_AWADDR_1[20]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_AWADDR_1[19]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_AWADDR_1[18]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_AWADDR_1[17]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_AWADDR_1[16]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_AWADDR_1[15]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_AWADDR_1[14]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_AWADDR_1[13]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_AWADDR_1[12]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_AWADDR_1[11]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_AWADDR_1[10]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_AWADDR_1[9]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_AWADDR_1[8]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_AWADDR_1[7]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_AWADDR_1[6]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_AWADDR_1[5]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_AWADDR_1[4]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_AWADDR_1[3]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_AWADDR_1[2]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_AWADDR_1[1]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_AWADDR_1[0]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_AWBURST_1[1]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_AWBURST_1[0]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_AWID_1[5]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_AWID_1[4]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_AWID_1[3]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_AWID_1[2]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_AWID_1[1]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_AWID_1[0]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_AWLEN_1[7]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_AWLEN_1[6]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_AWLEN_1[5]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_AWLEN_1[4]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_AWLEN_1[3]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_AWLEN_1[2]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_AWLEN_1[1]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_AWLEN_1[0]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_AWSIZE_1[2]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_AWSIZE_1[1]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_AWSIZE_1[0]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_AWVALID_1" type: "output" is_synchronizer: 0 }
cell { name: "DDR_AWLOCK_1" type: "output" is_synchronizer: 0 }
cell { name: "DDR_AWAPCMD_1" type: "output" is_synchronizer: 0 }
cell { name: "DDR_AWQOS_1" type: "output" is_synchronizer: 0 }
cell { name: "DDR_AWCACHE_1[3]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_AWCACHE_1[2]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_AWCACHE_1[1]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_AWCACHE_1[0]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_AWALLSTRB_1" type: "output" is_synchronizer: 0 }
cell { name: "DDR_AWCOBUF_1" type: "output" is_synchronizer: 0 }
cell { name: "DDR_BREADY_1" type: "output" is_synchronizer: 0 }
cell { name: "DDR_RREADY_1" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[511]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[510]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[509]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[508]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[507]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[506]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[505]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[504]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[503]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[502]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[501]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[500]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[499]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[498]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[497]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[496]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[495]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[494]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[493]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[492]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[491]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[490]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[489]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[488]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[487]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[486]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[485]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[484]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[483]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[482]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[481]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[480]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[479]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[478]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[477]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[476]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[475]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[474]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[473]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[472]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[471]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[470]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[469]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[468]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[467]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[466]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[465]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[464]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[463]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[462]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[461]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[460]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[459]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[458]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[457]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[456]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[455]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[454]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[453]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[452]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[451]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[450]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[449]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[448]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[447]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[446]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[445]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[444]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[443]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[442]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[441]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[440]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[439]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[438]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[437]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[436]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[435]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[434]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[433]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[432]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[431]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[430]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[429]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[428]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[427]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[426]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[425]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[424]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[423]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[422]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[421]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[420]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[419]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[418]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[417]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[416]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[415]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[414]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[413]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[412]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[411]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[410]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[409]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[408]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[407]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[406]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[405]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[404]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[403]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[402]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[401]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[400]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[399]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[398]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[397]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[396]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[395]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[394]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[393]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[392]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[391]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[390]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[389]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[388]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[387]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[386]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[385]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[384]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[383]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[382]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[381]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[380]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[379]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[378]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[377]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[376]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[375]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[374]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[373]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[372]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[371]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[370]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[369]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[368]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[367]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[366]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[365]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[364]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[363]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[362]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[361]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[360]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[359]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[358]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[357]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[356]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[355]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[354]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[353]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[352]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[351]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[350]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[349]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[348]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[347]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[346]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[345]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[344]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[343]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[342]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[341]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[340]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[339]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[338]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[337]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[336]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[335]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[334]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[333]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[332]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[331]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[330]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[329]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[328]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[327]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[326]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[325]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[324]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[323]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[322]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[321]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[320]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[319]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[318]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[317]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[316]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[315]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[314]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[313]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[312]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[311]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[310]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[309]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[308]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[307]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[306]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[305]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[304]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[303]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[302]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[301]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[300]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[299]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[298]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[297]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[296]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[295]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[294]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[293]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[292]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[291]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[290]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[289]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[288]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[287]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[286]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[285]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[284]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[283]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[282]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[281]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[280]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[279]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[278]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[277]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[276]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[275]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[274]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[273]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[272]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[271]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[270]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[269]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[268]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[267]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[266]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[265]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[264]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[263]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[262]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[261]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[260]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[259]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[258]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[257]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[256]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[255]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[254]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[253]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[252]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[251]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[250]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[249]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[248]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[247]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[246]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[245]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[244]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[243]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[242]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[241]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[240]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[239]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[238]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[237]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[236]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[235]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[234]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[233]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[232]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[231]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[230]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[229]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[228]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[227]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[226]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[225]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[224]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[223]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[222]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[221]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[220]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[219]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[218]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[217]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[216]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[215]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[214]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[213]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[212]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[211]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[210]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[209]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[208]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[207]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[206]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[205]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[204]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[203]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[202]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[201]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[200]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[199]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[198]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[197]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[196]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[195]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[194]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[193]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[192]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[191]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[190]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[189]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[188]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[187]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[186]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[185]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[184]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[183]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[182]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[181]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[180]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[179]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[178]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[177]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[176]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[175]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[174]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[173]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[172]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[171]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[170]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[169]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[168]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[167]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[166]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[165]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[164]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[163]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[162]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[161]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[160]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[159]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[158]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[157]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[156]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[155]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[154]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[153]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[152]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[151]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[150]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[149]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[148]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[147]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[146]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[145]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[144]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[143]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[142]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[141]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[140]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[139]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[138]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[137]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[136]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[135]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[134]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[133]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[132]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[131]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[130]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[129]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[128]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[127]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[126]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[125]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[124]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[123]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[122]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[121]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[120]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[119]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[118]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[117]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[116]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[115]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[114]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[113]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[112]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[111]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[110]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[109]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[108]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[107]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[106]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[105]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[104]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[103]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[102]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[101]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[100]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[99]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[98]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[97]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[96]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[95]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[94]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[93]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[92]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[91]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[90]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[89]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[88]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[87]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[86]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[85]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[84]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[83]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[82]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[81]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[80]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[79]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[78]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[77]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[76]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[75]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[74]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[73]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[72]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[71]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[70]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[69]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[68]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[67]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[66]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[65]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[64]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[63]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[62]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[61]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[60]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[59]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[58]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[57]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[56]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[55]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[54]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[53]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[52]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[51]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[50]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[49]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[48]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[47]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[46]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[45]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[44]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[43]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[42]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[41]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[40]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[39]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[38]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[37]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[36]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[35]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[34]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[33]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[32]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[31]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[30]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[29]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[28]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[27]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[26]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[25]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[24]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[23]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[22]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[21]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[20]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[19]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[18]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[17]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[16]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[15]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[14]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[13]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[12]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[11]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[10]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[9]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[8]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[7]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[6]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[5]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[4]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[3]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[2]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[1]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WDATA_1[0]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WLAST_1" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_1[63]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_1[62]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_1[61]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_1[60]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_1[59]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_1[58]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_1[57]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_1[56]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_1[55]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_1[54]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_1[53]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_1[52]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_1[51]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_1[50]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_1[49]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_1[48]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_1[47]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_1[46]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_1[45]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_1[44]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_1[43]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_1[42]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_1[41]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_1[40]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_1[39]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_1[38]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_1[37]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_1[36]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_1[35]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_1[34]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_1[33]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_1[32]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_1[31]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_1[30]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_1[29]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_1[28]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_1[27]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_1[26]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_1[25]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_1[24]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_1[23]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_1[22]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_1[21]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_1[20]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_1[19]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_1[18]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_1[17]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_1[16]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_1[15]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_1[14]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_1[13]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_1[12]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_1[11]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_1[10]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_1[9]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_1[8]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_1[7]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_1[6]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_1[5]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_1[4]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_1[3]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_1[2]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_1[1]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WSTRB_1[0]" type: "output" is_synchronizer: 0 }
cell { name: "DDR_WVALID_1" type: "output" is_synchronizer: 0 }
cell { name: "oAdv7511Vs" type: "output" is_synchronizer: 0 }
cell { name: "oAdv7511Hs" type: "output" is_synchronizer: 0 }
cell { name: "oAdv7511De" type: "output" is_synchronizer: 0 }
cell { name: "oAdv7511Data[15]" type: "output" is_synchronizer: 0 }
cell { name: "oAdv7511Data[14]" type: "output" is_synchronizer: 0 }
cell { name: "oAdv7511Data[13]" type: "output" is_synchronizer: 0 }
cell { name: "oAdv7511Data[12]" type: "output" is_synchronizer: 0 }
cell { name: "oAdv7511Data[11]" type: "output" is_synchronizer: 0 }
cell { name: "oAdv7511Data[10]" type: "output" is_synchronizer: 0 }
cell { name: "oAdv7511Data[9]" type: "output" is_synchronizer: 0 }
cell { name: "oAdv7511Data[8]" type: "output" is_synchronizer: 0 }
cell { name: "oAdv7511Data[7]" type: "output" is_synchronizer: 0 }
cell { name: "oAdv7511Data[6]" type: "output" is_synchronizer: 0 }
cell { name: "oAdv7511Data[5]" type: "output" is_synchronizer: 0 }
cell { name: "oAdv7511Data[4]" type: "output" is_synchronizer: 0 }
cell { name: "oAdv7511Data[3]" type: "output" is_synchronizer: 0 }
cell { name: "oAdv7511Data[2]" type: "output" is_synchronizer: 0 }
cell { name: "oAdv7511Data[1]" type: "output" is_synchronizer: 0 }
cell { name: "oAdv7511Data[0]" type: "output" is_synchronizer: 0 }
cell { name: "iAdv7511Sda" type: "inbuf" is_synchronizer: 0 }
cell { name: "oAdv7511SdaOe" type: "outbuf" is_synchronizer: 0 }
cell { name: "iAdv7511Scl" type: "inbuf" is_synchronizer: 0 }
cell { name: "oAdv7511SclOe" type: "outbuf" is_synchronizer: 0 }
cell { name: "oLed[5]" type: "output" is_synchronizer: 0 }
cell { name: "oLed[4]" type: "output" is_synchronizer: 0 }
cell { name: "oLed[3]" type: "output" is_synchronizer: 0 }
cell { name: "oLed[2]" type: "output" is_synchronizer: 0 }
cell { name: "oLed[1]" type: "output" is_synchronizer: 0 }
cell { name: "oLed[0]" type: "output" is_synchronizer: 0 }
cell { name: "iPushSw[0]" type: "input" is_synchronizer: 0 }
cell { name: "iSCLK" type: "input" is_synchronizer: 0 }
cell { name: "iBCLK" type: "input" is_synchronizer: 0 }
cell { name: "iFCLK" type: "input" is_synchronizer: 0 }
cell { name: "pll_inst1_LOCKED" type: "input" is_synchronizer: 0 }
cell { name: "pll_inst1_RSTN" type: "output" is_synchronizer: 0 }
cell { name: "iVCLK" type: "input" is_synchronizer: 0 }
cell { name: "pll_inst2_LOCKED" type: "input" is_synchronizer: 0 }
cell { name: "pll_inst2_RSTN" type: "output" is_synchronizer: 0 }
cell { name: "pll_ddr_RSTN" type: "output" is_synchronizer: 0 }
cell { name: "oTestPort[25]" type: "output" is_synchronizer: 0 }
cell { name: "oTestPort[24]" type: "output" is_synchronizer: 0 }
cell { name: "oTestPort[23]" type: "output" is_synchronizer: 0 }
cell { name: "oTestPort[22]" type: "output" is_synchronizer: 0 }
cell { name: "oTestPort[21]" type: "output" is_synchronizer: 0 }
cell { name: "oTestPort[20]" type: "output" is_synchronizer: 0 }
cell { name: "oTestPort[19]" type: "output" is_synchronizer: 0 }
cell { name: "oTestPort[18]" type: "output" is_synchronizer: 0 }
cell { name: "oTestPort[17]" type: "output" is_synchronizer: 0 }
cell { name: "oTestPort[16]" type: "output" is_synchronizer: 0 }
cell { name: "oTestPort[15]" type: "output" is_synchronizer: 0 }
cell { name: "oTestPort[14]" type: "output" is_synchronizer: 0 }
cell { name: "oTestPort[13]" type: "output" is_synchronizer: 0 }
cell { name: "oTestPort[12]" type: "output" is_synchronizer: 0 }
cell { name: "oTestPort[11]" type: "output" is_synchronizer: 0 }
cell { name: "oTestPort[10]" type: "output" is_synchronizer: 0 }
cell { name: "oTestPort[9]" type: "output" is_synchronizer: 0 }
cell { name: "oTestPort[8]" type: "output" is_synchronizer: 0 }
cell { name: "oTestPort[7]" type: "output" is_synchronizer: 0 }
cell { name: "oTestPort[6]" type: "output" is_synchronizer: 0 }
cell { name: "oTestPort[5]" type: "output" is_synchronizer: 0 }
cell { name: "oTestPort[4]" type: "output" is_synchronizer: 0 }
cell { name: "oTestPort[3]" type: "output" is_synchronizer: 0 }
cell { name: "oTestPort[2]" type: "output" is_synchronizer: 0 }
cell { name: "oTestPort[1]" type: "output" is_synchronizer: 0 }
cell { name: "oTestPort[0]" type: "output" is_synchronizer: 0 }
cell { name: "jtag_inst1_TDO" type: "output" is_synchronizer: 0 }
cell { name: "jtag_inst2_CAPTURE" type: "input" is_synchronizer: 0 }
cell { name: "jtag_inst2_RESET" type: "input" is_synchronizer: 0 }
cell { name: "jtag_inst2_SEL" type: "input" is_synchronizer: 0 }
cell { name: "jtag_inst2_SHIFT" type: "input" is_synchronizer: 0 }
cell { name: "jtag_inst2_TCK" type: "input" is_synchronizer: 0 }
cell { name: "jtag_inst2_TDI" type: "input" is_synchronizer: 0 }
cell { name: "jtag_inst2_UPDATE" type: "input" is_synchronizer: 0 }
cell { name: "jtag_inst2_TDO" type: "output" is_synchronizer: 0 }
cell { name: "VCC" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "GND" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19047" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "la0_probe1[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "la0_probe5~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_RESET_N~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "rFRST~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "rBRST~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "rVRST~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "rnVRST~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "la0_probe4[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "la0_probe0[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "la0_probe6~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "la0_probe8~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "la0_probe7~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "la0_probe3~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "la0_probe9~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "la0_probe2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "la0_probe17~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/rHsPixel[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "la0_probe16[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "la0_probe13[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "la0_probe12[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "la0_probe15[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/rHsValid~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "la0_probe11[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/rHsPixel[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/rHsPixel[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/rHsPixel[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/rHsPixel[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/rHsPixel[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/rHsPixel[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/rHsPixel[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/rHsPixel[8]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/rHsPixel[9]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/rHsPixel[10]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/rHsPixel[11]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/rHsPixel[12]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/rHsPixel[13]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/rHsPixel[14]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/rHsPixel[15]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "la0_probe16[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "la0_probe16[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "la0_probe16[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "la0_probe16[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "la0_probe16[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "la0_probe13[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "la0_probe13[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "la0_probe13[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "la0_probe13[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "la0_probe13[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "la0_probe13[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "la0_probe13[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "la0_probe13[8]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "la0_probe13[9]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "la0_probe13[10]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "la0_probe13[11]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "la0_probe13[12]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "la0_probe13[13]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "la0_probe13[14]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "la0_probe13[15]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "la0_probe12[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "la0_probe12[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "la0_probe12[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "la0_probe12[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "la0_probe12[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "la0_probe12[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "la0_probe12[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "la0_probe15[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "la0_probe15[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "la0_probe15[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "la0_probe15[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "la0_probe15[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "la0_probe15[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "la0_probe15[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "la0_probe15[8]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "la0_probe15[9]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "la0_probe15[10]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "la0_probe15[11]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "la0_probe15[12]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/genblk1[0].mVideoFIFO/rRA[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/genblk1[0].mVideoFIFO/rORP[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "la0_probe14[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/genblk1[0].mVideoFIFO/rWA[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/wFtiEmp[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/genblk1[0].mVideoFIFO/rRA[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/genblk1[0].mVideoFIFO/rRA[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/genblk1[0].mVideoFIFO/rRA[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/genblk1[0].mVideoFIFO/rRA[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/genblk1[0].mVideoFIFO/rRA[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/genblk1[0].mVideoFIFO/rRA[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/genblk1[0].mVideoFIFO/rRA[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/genblk1[0].mVideoFIFO/rRA[8]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/genblk1[0].mVideoFIFO/rORP[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/genblk1[0].mVideoFIFO/rORP[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/genblk1[0].mVideoFIFO/rORP[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/genblk1[0].mVideoFIFO/rORP[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/genblk1[0].mVideoFIFO/rORP[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/genblk1[0].mVideoFIFO/rORP[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/genblk1[0].mVideoFIFO/rORP[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/genblk1[0].mVideoFIFO/rORP[8]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/genblk1[0].mVideoFIFO/rWA[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/genblk1[0].mVideoFIFO/rWA[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/genblk1[0].mVideoFIFO/rWA[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/genblk1[0].mVideoFIFO/rWA[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/genblk1[0].mVideoFIFO/rWA[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/genblk1[0].mVideoFIFO/rWA[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/genblk1[0].mVideoFIFO/rWA[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/genblk1[0].mVideoFIFO/rWA[8]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "la0_probe11[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rORP[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rRA[0]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "wCdcFifoFull~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/wCdcFifoRvd[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rWA[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/wCdcFifoEmp[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rORP[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rORP[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rORP[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rORP[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rORP[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rORP[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rORP[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rORP[8]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rORP[9]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rORP[10]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rRA[1]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rRA[2]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rRA[3]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rRA[4]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rRA[5]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rRA[6]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rRA[7]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rRA[8]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rRA[9]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rRA[10]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rWA[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rWA[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rWA[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rWA[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rWA[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rWA[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rWA[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rWA[8]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rWA[9]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rWA[10]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk2[0].mVideoFIFO/rRA[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk2[0].mVideoFIFO/rORP[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/wFtifull[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "wVideoVd~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk2[0].mVideoFIFO/rWA[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/wFtiEmp[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk2[0].mVideoFIFO/rRA[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk2[0].mVideoFIFO/rRA[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk2[0].mVideoFIFO/rRA[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk2[0].mVideoFIFO/rRA[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk2[0].mVideoFIFO/rRA[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk2[0].mVideoFIFO/rRA[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk2[0].mVideoFIFO/rRA[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk2[0].mVideoFIFO/rRA[8]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk2[0].mVideoFIFO/rRA[9]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk2[0].mVideoFIFO/rRA[10]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk2[0].mVideoFIFO/rORP[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk2[0].mVideoFIFO/rORP[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk2[0].mVideoFIFO/rORP[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk2[0].mVideoFIFO/rORP[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk2[0].mVideoFIFO/rORP[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk2[0].mVideoFIFO/rORP[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk2[0].mVideoFIFO/rORP[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk2[0].mVideoFIFO/rORP[8]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk2[0].mVideoFIFO/rORP[9]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk2[0].mVideoFIFO/rORP[10]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk2[0].mVideoFIFO/rWA[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk2[0].mVideoFIFO/rWA[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk2[0].mVideoFIFO/rWA[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk2[0].mVideoFIFO/rWA[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk2[0].mVideoFIFO/rWA[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk2[0].mVideoFIFO/rWA[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk2[0].mVideoFIFO/rWA[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk2[0].mVideoFIFO/rWA[8]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk2[0].mVideoFIFO/rWA[9]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk2[0].mVideoFIFO/rWA[10]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "la0_probe4[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "la0_probe4[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "la0_probe4[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "la0_probe4[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "la0_probe4[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "la0_probe4[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "la0_probe4[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "la0_probe1[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "la0_probe1[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "la0_probe1[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "la0_probe1[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "la0_probe1[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "la0_probe1[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "la0_probe1[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "la0_probe0[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "la0_probe0[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "la0_probe0[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "la0_probe0[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "la0_probe0[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "la0_probe0[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "la0_probe0[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "la0_probe0[8]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "la0_probe0[9]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "la0_probe0[10]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "la0_probe0[11]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "la0_probe0[12]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "la0_probe0[13]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "la0_probe0[14]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "la0_probe0[15]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/rVtgRstCnt[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/rVtgRST[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/rVtgRstSel_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/dff_11/i4_rst_3~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/r_byte_cnt_1P[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/r_m_en_1P~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/r_last_1P~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/r_reg_cnt_1P[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/r_i2c_config_state_1P[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/r_clk_div_2P~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/r_clk_div_3P~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_bit_cnt_1P[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "oAdv7511SdaOe~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "oAdv7511SclOe~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_addr_1P[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/o_dbg_i2c_state[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/w_ack~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_m_en_1P~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_m_en_re_1P~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_2P~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[7]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_bit_cnt_1P[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_bit_cnt_1P[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/o_dbg_i2c_state[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/o_dbg_i2c_state[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/o_dbg_i2c_state[3]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/dff_27/i4_rst_2_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[8]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[9]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[8]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[9]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[10]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[11]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[12]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[13]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[14]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[15]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/r_i2c_config_state_1P[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/rVpos[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/rVde[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/rHpos[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "oAdv7511Hs~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/rVpos[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/rVpos[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/rVpos[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/rVpos[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/rVpos[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/rVpos[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/rVpos[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/rVpos[8]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/rVpos[9]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/rVpos[10]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/rVpos[11]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/dff_27/i4_rst_1_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "oAdv7511Vs~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/rVde[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/rVde[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "oAdv7511De~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/wVgaGenFDe_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/rHpos[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/rHpos[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/rHpos[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/rHpos[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/rHpos[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/rHpos[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/rHpos[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/rHpos[8]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/rHpos[9]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/rHpos[10]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/rHpos[11]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[0].mVideoFIFO/rRA[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "wVideofull~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[0].mVideoFIFO/rWA[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[0].mVideoFIFO/rRA[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[0].mVideoFIFO/rRA[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[0].mVideoFIFO/rRA[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[0].mVideoFIFO/rRA[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[0].mVideoFIFO/rRA[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[0].mVideoFIFO/rRA[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[0].mVideoFIFO/rRA[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[0].mVideoFIFO/rRA[8]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[0].mVideoFIFO/rRA[9]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[0].mVideoFIFO/rRA[10]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[0].mVideoFIFO/rRA[11]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[0].mVideoFIFO/rRA[12]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[0].mVideoFIFO/rWA[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[0].mVideoFIFO/rWA[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[0].mVideoFIFO/rWA[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[0].mVideoFIFO/rWA[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[0].mVideoFIFO/rWA[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[0].mVideoFIFO/rWA[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[0].mVideoFIFO/rWA[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[0].mVideoFIFO/rWA[8]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[0].mVideoFIFO/rWA[9]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[0].mVideoFIFO/rWA[10]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[0].mVideoFIFO/rWA[11]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[0].mVideoFIFO/rWA[12]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[1].mVideoFIFO/rRA[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[1].mVideoFIFO/rWA[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[1].mVideoFIFO/rRA[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[2].mVideoFIFO/rRA[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[2].mVideoFIFO/rWA[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[2].mVideoFIFO/rRA[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[3].mVideoFIFO/rRA[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[3].mVideoFIFO/rWA[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[3].mVideoFIFO/rRA[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[4].mVideoFIFO/rRA[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[4].mVideoFIFO/rWA[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[4].mVideoFIFO/rRA[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[5].mVideoFIFO/rRA[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[5].mVideoFIFO/rWA[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[5].mVideoFIFO/rRA[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[6].mVideoFIFO/rRA[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[6].mVideoFIFO/rWA[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[6].mVideoFIFO/rRA[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[7].mVideoFIFO/rRA[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[7].mVideoFIFO/rWA[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[7].mVideoFIFO/rRA[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[8].mVideoFIFO/rRA[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[8].mVideoFIFO/rWA[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[8].mVideoFIFO/rRA[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[9].mVideoFIFO/rRA[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[9].mVideoFIFO/rWA[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[9].mVideoFIFO/rRA[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[10].mVideoFIFO/rRA[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[10].mVideoFIFO/rWA[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[10].mVideoFIFO/rRA[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[11].mVideoFIFO/rRA[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[11].mVideoFIFO/rWA[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[11].mVideoFIFO/rRA[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[12].mVideoFIFO/rRA[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "AUX_ADD_CI__edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/sub_18/add_2/i2" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[12].mVideoFIFO/rWA[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[12].mVideoFIFO/rRA[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[13].mVideoFIFO/rRA[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "AUX_ADD_CI__edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/sub_43/add_2/i2" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[13].mVideoFIFO/rWA[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[13].mVideoFIFO/rRA[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[14].mVideoFIFO/rRA[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "AUX_ADD_CI__MVideoPostProcess/mVideoTimingGen/add_6/i4" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[14].mVideoFIFO/rWA[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[14].mVideoFIFO/rRA[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[15].mVideoFIFO/rRA[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "AUX_ADD_CI__genblk1.genblk1[0].mPulseGenerator/add_8/i4" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[15].mVideoFIFO/rWA[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[15].mVideoFIFO/rRA[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/rVtgRstCnt[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/rVtgRstCnt[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/rVtgRstCnt[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/rVtgRstCnt[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/rVtgRstCnt[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/rVtgRstCnt[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/rVtgRstCnt[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/rVtgRstCnt[8]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/rVtgRstCnt[9]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/rVtgRstCnt[10]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/rVtgRST[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/rVtgRST[2]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "oLed[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[0].mPulseGenerator/rSft[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[8]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[9]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[10]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[11]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[12]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[0].mPulseGenerator/rSft[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[0].mPulseGenerator/rSft[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/dff_27/i4_rst_0_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[3].mPulseGenerator/rTmpCount[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "oLed[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[3].mPulseGenerator/rSft[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[3].mPulseGenerator/rTmpCount[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[3].mPulseGenerator/rSft[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[3].mPulseGenerator/rSft[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[4].mPulseGenerator/rTmpCount[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "oLed[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[4].mPulseGenerator/rSft[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[4].mPulseGenerator/rTmpCount[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[4].mPulseGenerator/rSft[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[4].mPulseGenerator/rSft[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_run_trig_imdt~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_run_trig~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_trig_pattern[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_stop_trig~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_capture_pattern[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_trig_mask[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_num_trigger[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_window_depth[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_soft_reset_in~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/address_counter[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/opcode[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/bit_count[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/word_count[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_out_shift_reg[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/module_state[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_resetn_p1~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[0].this_probe_p1[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_resetn~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[1].this_probe_p1[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[2].this_probe_p1[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[3].this_probe_p1[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[4].this_probe_p1[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[5].this_probe_p1[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[6].this_probe_p1[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[7].this_probe_p1[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[7].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[8].this_probe_p1[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[9].this_probe_p1[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[10].this_probe_p1[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[10].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[11].this_probe_p1[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[11].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[11].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[11].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[12].this_probe_p1[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[12].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[12].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[12].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[13].this_probe_p1[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[13].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[13].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[13].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[14].this_probe_p1[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[14].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[14].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[15].this_probe_p1[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[15].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[15].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[15].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[16].this_probe_p1[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[16].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[16].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[16].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[17].this_probe_p1[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[17].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/internal_register_select[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_trig_pos[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_trig_pattern[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_capture_pattern[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_trig_mask[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_trig_mask[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_trig_mask[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_trig_mask[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_trig_mask[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_trig_mask[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_trig_mask[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_trig_mask[8]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_trig_mask[9]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_trig_mask[10]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_trig_mask[11]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_trig_mask[12]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_trig_mask[13]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_trig_mask[14]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_trig_mask[15]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_trig_mask[16]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_trig_mask[17]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_trig_mask[18]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_trig_mask[19]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_trig_mask[20]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_trig_mask[21]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_trig_mask[22]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_trig_mask[23]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_trig_mask[24]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_trig_mask[25]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_trig_mask[26]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_trig_mask[27]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_trig_mask[28]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_trig_mask[29]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_trig_mask[30]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_trig_mask[31]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_trig_mask[32]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_trig_mask[33]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_trig_mask[34]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_trig_mask[35]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_trig_mask[36]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_trig_mask[37]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_trig_mask[38]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_trig_mask[39]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_trig_mask[40]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_trig_mask[41]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_trig_mask[42]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_trig_mask[43]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_trig_mask[44]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_trig_mask[45]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_trig_mask[46]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_trig_mask[47]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_trig_mask[48]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_trig_mask[49]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_trig_mask[50]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_trig_mask[51]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_trig_mask[52]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_trig_mask[53]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_trig_mask[54]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_trig_mask[55]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_trig_mask[56]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_trig_mask[57]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_trig_mask[58]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_trig_mask[59]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_trig_mask[60]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_trig_mask[61]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_trig_mask[62]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_trig_mask[63]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_num_trigger[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_num_trigger[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_num_trigger[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_num_trigger[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_num_trigger[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_num_trigger[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_num_trigger[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_num_trigger[8]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_num_trigger[9]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_num_trigger[10]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_num_trigger[11]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_num_trigger[12]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_num_trigger[13]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_num_trigger[14]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_num_trigger[15]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_num_trigger[16]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_window_depth[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_window_depth[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_window_depth[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_window_depth[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/address_counter[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/address_counter[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/address_counter[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/address_counter[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/address_counter[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/address_counter[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/address_counter[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/address_counter[8]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/address_counter[9]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/address_counter[10]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/address_counter[11]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/address_counter[12]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/address_counter[13]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/address_counter[14]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/address_counter[15]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/address_counter[16]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/address_counter[17]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/address_counter[18]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/address_counter[19]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/address_counter[20]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/address_counter[21]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/address_counter[22]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/address_counter[23]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/address_counter[24]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/address_counter[25]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/address_counter[26]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/opcode[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/opcode[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/opcode[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/bit_count[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/bit_count[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/bit_count[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/bit_count[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/bit_count[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/word_count[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/word_count[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/word_count[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/word_count[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/word_count[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/word_count[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/word_count[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/word_count[8]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/word_count[9]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/word_count[10]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/word_count[11]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/word_count[12]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/word_count[13]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/word_count[14]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/word_count[15]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_out_shift_reg[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_out_shift_reg[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_out_shift_reg[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_out_shift_reg[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_out_shift_reg[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_out_shift_reg[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_out_shift_reg[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_out_shift_reg[8]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_out_shift_reg[9]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_out_shift_reg[10]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_out_shift_reg[11]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_out_shift_reg[12]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_out_shift_reg[13]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_out_shift_reg[14]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_out_shift_reg[15]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_out_shift_reg[16]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_out_shift_reg[17]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_out_shift_reg[18]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_out_shift_reg[19]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_out_shift_reg[20]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_out_shift_reg[21]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_out_shift_reg[22]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_out_shift_reg[23]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_out_shift_reg[24]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_out_shift_reg[25]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_out_shift_reg[26]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_out_shift_reg[27]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_out_shift_reg[28]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_out_shift_reg[29]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_out_shift_reg[30]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_out_shift_reg[31]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_out_shift_reg[32]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_out_shift_reg[33]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_out_shift_reg[34]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_out_shift_reg[35]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_out_shift_reg[36]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_out_shift_reg[37]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_out_shift_reg[38]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_out_shift_reg[39]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_out_shift_reg[40]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_out_shift_reg[41]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_out_shift_reg[42]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_out_shift_reg[43]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_out_shift_reg[44]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_out_shift_reg[45]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_out_shift_reg[46]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_out_shift_reg[47]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_out_shift_reg[48]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_out_shift_reg[49]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_out_shift_reg[50]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_out_shift_reg[51]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_out_shift_reg[52]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_out_shift_reg[53]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_out_shift_reg[54]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_out_shift_reg[55]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_out_shift_reg[56]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_out_shift_reg[57]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_out_shift_reg[58]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_out_shift_reg[59]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_out_shift_reg[60]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_out_shift_reg[61]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_out_shift_reg[62]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_out_shift_reg[63]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/module_state[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/module_state[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/module_state[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/crc_data_out[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/crc_data_out[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/crc_data_out[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/crc_data_out[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/crc_data_out[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/crc_data_out[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/crc_data_out[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/crc_data_out[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/crc_data_out[8]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/crc_data_out[9]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/crc_data_out[10]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/crc_data_out[11]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/crc_data_out[12]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/crc_data_out[13]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/crc_data_out[14]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/crc_data_out[15]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/crc_data_out[16]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/crc_data_out[17]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/crc_data_out[18]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/crc_data_out[19]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/crc_data_out[20]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/crc_data_out[21]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/crc_data_out[22]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/crc_data_out[23]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/crc_data_out[24]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/crc_data_out[25]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/crc_data_out[26]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/crc_data_out[27]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/crc_data_out[28]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/crc_data_out[29]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/crc_data_out[30]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/crc_data_out[31]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[0].this_probe_p1[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[0].this_probe_p1[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[0].this_probe_p1[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[0].this_probe_p1[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[0].this_probe_p1[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[0].this_probe_p1[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[0].this_probe_p1[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[0].this_probe_p1[8]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[0].this_probe_p1[9]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[0].this_probe_p1[10]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[0].this_probe_p1[11]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[0].this_probe_p1[12]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[0].this_probe_p1[13]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[0].this_probe_p1[14]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[0].this_probe_p1[15]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[8]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[9]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[10]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[11]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[12]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[13]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[14]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[15]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[8]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[9]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[10]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[11]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[12]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[13]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[14]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[15]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[1].this_probe_p1[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[1].this_probe_p1[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[1].this_probe_p1[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[1].this_probe_p1[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[1].this_probe_p1[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[1].this_probe_p1[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[1].this_probe_p1[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_gt~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_eq~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.probe_cout~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[8]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[9]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[10]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[11]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[12]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[13]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[14]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[15]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[8]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[9]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[10]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[11]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[12]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[13]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[14]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[15]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_gt~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_eq~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.probe_cout~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.enable~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.probe_cout~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[4].this_probe_p1[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[4].this_probe_p1[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[4].this_probe_p1[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[4].this_probe_p1[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[4].this_probe_p1[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[4].this_probe_p1[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[4].this_probe_p1[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.probe_cout~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_gt~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_eq~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.probe_cout~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.probe_cout~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.probe_cout~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[7].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[7].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.probe_cout~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.probe_cout~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.probe_cout~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[10].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[10].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[11].this_probe_p1[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[10].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[10].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[10].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[10].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[10].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[10].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[10].genblk7.genblk3.probe_cout~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[11].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[11].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[11].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[11].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[12].this_probe_p1[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[12].this_probe_p1[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[12].this_probe_p1[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[12].this_probe_p1[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[12].this_probe_p1[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[12].this_probe_p1[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[12].this_probe_p1[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_gt~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_eq~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.probe_cout~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[12].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[12].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[12].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[12].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[12].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[12].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[12].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[12].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[12].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[12].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[12].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[12].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[12].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[12].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[12].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[12].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[13].this_probe_p1[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[13].this_probe_p1[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[13].this_probe_p1[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[13].this_probe_p1[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[13].this_probe_p1[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[13].this_probe_p1[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[13].this_probe_p1[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[13].this_probe_p1[8]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[13].this_probe_p1[9]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[13].this_probe_p1[10]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[13].this_probe_p1[11]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[13].this_probe_p1[12]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[13].this_probe_p1[13]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[13].this_probe_p1[14]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[13].this_probe_p1[15]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[12].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[12].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[12].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_gt~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[12].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_eq~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[12].genblk7.genblk3.probe_cout~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[12].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[12].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[12].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[12].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[12].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[12].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[12].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[12].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[12].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[12].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[12].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[12].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[12].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[12].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[13].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[13].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[13].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[13].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[13].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[13].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[13].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[13].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[13].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[13].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[8]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[13].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[9]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[13].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[10]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[13].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[11]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[13].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[12]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[13].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[13]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[13].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[14]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[13].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[15]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[13].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[13].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[13].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[13].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[13].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[13].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[13].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[13].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[8]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[13].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[9]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[13].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[10]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[13].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[11]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[13].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[12]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[13].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[13]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[13].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[14]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[13].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[15]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_gt~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_eq~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.probe_cout~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[8]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[9]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[10]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[11]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[12]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[13]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[14]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[15]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[8]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[9]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[10]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[11]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[12]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[13]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[14]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[15]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[14].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[14].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[14].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[14].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[14].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[15].this_probe_p1[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[15].this_probe_p1[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[15].this_probe_p1[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[15].this_probe_p1[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[15].this_probe_p1[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[15].this_probe_p1[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[15].this_probe_p1[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[15].this_probe_p1[8]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[15].this_probe_p1[9]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[15].this_probe_p1[10]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[15].this_probe_p1[11]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[15].this_probe_p1[12]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[14].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[14].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[14].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_gt~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[14].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_eq~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[14].genblk7.genblk3.probe_cout~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[14].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[14].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[15].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[15].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[15].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[15].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[15].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[15].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[15].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[15].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[15].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[15].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[8]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[15].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[9]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[15].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[10]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[15].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[11]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[15].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[12]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[15].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[15].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[15].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[15].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[15].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[15].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[15].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[15].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[8]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[15].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[9]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[15].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[10]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[15].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[11]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[15].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[12]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[16].this_probe_p1[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[16].this_probe_p1[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[16].this_probe_p1[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[16].this_probe_p1[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[16].this_probe_p1[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[15].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[15].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[15].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_gt~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[15].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_eq~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[15].genblk7.genblk3.probe_cout~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[15].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[15].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[15].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[15].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[15].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[15].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[15].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[15].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[8]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[15].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[9]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[15].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[10]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[15].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[11]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[15].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[12]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[15].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[15].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[15].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[15].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[15].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[15].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[15].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[15].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[8]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[15].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[9]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[15].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[10]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[15].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[11]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[15].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[12]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[16].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[16].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[16].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[16].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[16].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[16].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[16].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[16].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[16].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[16].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[16].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[16].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[16].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[16].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[16].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_gt~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[16].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_eq~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[16].genblk7.genblk3.probe_cout~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[16].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[16].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[16].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[16].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[16].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[16].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[16].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[16].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[16].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[16].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[17].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[17].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[17].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[17].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[17].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[17].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[17].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[17].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/GEN_PROBE[17].genblk7.genblk3.probe_cout~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/tu_trigger~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/cap_fifo_din_cu[24]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/cap_fifo_din_cu[25]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/cap_fifo_din_cu[34]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/cap_fifo_din_cu[35]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/cap_fifo_din_cu[36]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/cap_fifo_din_cu[37]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/cap_fifo_din_cu[38]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/cap_fifo_din_cu[39]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/cap_fifo_din_cu[87]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/cap_fifo_din_tu[24]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/cap_fifo_din_tu[25]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/cap_fifo_din_tu[34]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/cap_fifo_din_tu[35]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/cap_fifo_din_tu[36]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/cap_fifo_din_tu[37]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/cap_fifo_din_tu[38]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/cap_fifo_din_tu[39]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/cap_fifo_din_tu[87]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/curr_state[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/run_trig_p2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/run_trig_imdt_p1~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/run_trig_imdt_p2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/str_sync~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/str_sync_wbff1~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/str_sync_wbff2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/str_sync_wbff2q~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/rdy_sync~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/rdy_sync_tff1~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/rdy_sync_tff2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/rdy_sync_tff2q~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_from_biu[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/axi_fsm_state[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/curr_state[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/curr_state[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/curr_state[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/run_trig_p1_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/biu_ready~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/addr_reg[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/addr_reg[15]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/addr_reg[16]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/addr_reg[17]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/addr_reg[18]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/addr_reg[19]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/addr_reg[20]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/addr_reg[21]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/addr_reg[22]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/addr_reg[23]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/addr_reg[24]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/addr_reg[25]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/addr_reg[26]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_from_biu[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_from_biu[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_from_biu[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_from_biu[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_from_biu[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_from_biu[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_from_biu[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_from_biu[8]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_from_biu[9]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_from_biu[10]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_from_biu[11]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_from_biu[12]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_from_biu[13]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_from_biu[14]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_from_biu[15]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_from_biu[16]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_from_biu[17]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_from_biu[18]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_from_biu[19]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_from_biu[20]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_from_biu[21]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_from_biu[22]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_from_biu[23]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_from_biu[24]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_from_biu[25]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_from_biu[26]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_from_biu[27]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_from_biu[28]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_from_biu[29]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_from_biu[30]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_from_biu[31]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_from_biu[32]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_from_biu[33]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_from_biu[34]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_from_biu[35]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_from_biu[36]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_from_biu[37]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_from_biu[38]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_from_biu[39]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_from_biu[40]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_from_biu[41]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_from_biu[42]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_from_biu[43]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_from_biu[44]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_from_biu[45]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_from_biu[46]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_from_biu[47]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_from_biu[48]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_from_biu[49]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_from_biu[50]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_from_biu[51]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_from_biu[52]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_from_biu[53]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_from_biu[54]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_from_biu[55]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_from_biu[56]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_from_biu[57]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_from_biu[58]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_from_biu[59]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_from_biu[60]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_from_biu[61]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_from_biu[62]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/data_from_biu[63]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/axi_fsm_state[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_sample_cnt[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/push_p2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/pop_p2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_counter[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[8]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[9]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[10]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[11]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[8]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[9]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[10]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[11]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[8]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[9]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[10]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[11]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_sample_cnt[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_sample_cnt[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_sample_cnt[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_sample_cnt[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_sample_cnt[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_sample_cnt[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_sample_cnt[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_sample_cnt[8]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_sample_cnt[9]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_sample_cnt[10]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_sample_cnt[11]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_sample_cnt[12]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[24]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[25]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[34]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[35]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[36]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[37]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[38]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[39]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[87]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[88]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[8]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[9]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[10]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[11]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[8]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[9]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[10]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[11]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_counter[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_counter[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_counter[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_counter[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_counter[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_counter[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_counter[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_counter[8]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_counter[9]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_counter[10]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_counter[11]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/counter[12]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/internal_register_select[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/internal_register_select[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/internal_register_select[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/internal_register_select[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/internal_register_select[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/internal_register_select[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/internal_register_select[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/internal_register_select[8]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/internal_register_select[9]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/internal_register_select[10]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/internal_register_select[11]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/internal_register_select[12]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_trig_pos[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_trig_pos[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_trig_pos[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_trig_pos[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_trig_pos[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_trig_pos[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_trig_pos[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_trig_pos[8]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_trig_pos[9]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_trig_pos[10]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_trig_pos[11]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_trig_pos[12]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_trig_pos[13]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_trig_pos[14]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_trig_pos[15]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_trig_pos[16]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/debug_hub_inst/module_id_reg[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/edb_user_dr[0]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/debug_hub_inst/module_id_reg[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/debug_hub_inst/module_id_reg[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/debug_hub_inst/module_id_reg[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/edb_user_dr[1]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/edb_user_dr[2]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/edb_user_dr[3]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/edb_user_dr[4]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/edb_user_dr[5]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/edb_user_dr[6]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/edb_user_dr[7]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/edb_user_dr[8]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/edb_user_dr[9]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/edb_user_dr[10]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/edb_user_dr[11]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/edb_user_dr[12]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/edb_user_dr[13]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/edb_user_dr[14]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/edb_user_dr[15]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/edb_user_dr[16]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/edb_user_dr[17]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/edb_user_dr[18]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/edb_user_dr[19]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/edb_user_dr[20]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/edb_user_dr[21]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/edb_user_dr[22]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/edb_user_dr[23]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/edb_user_dr[24]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/edb_user_dr[25]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/edb_user_dr[26]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/edb_user_dr[27]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/edb_user_dr[28]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/edb_user_dr[29]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/edb_user_dr[30]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/edb_user_dr[31]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/edb_user_dr[32]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/edb_user_dr[33]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/edb_user_dr[34]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/edb_user_dr[35]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/edb_user_dr[36]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/edb_user_dr[37]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/edb_user_dr[38]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/edb_user_dr[39]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/edb_user_dr[40]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/edb_user_dr[41]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/edb_user_dr[42]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/edb_user_dr[43]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/edb_user_dr[44]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/edb_user_dr[45]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/edb_user_dr[46]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/edb_user_dr[47]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/edb_user_dr[48]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/edb_user_dr[49]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/edb_user_dr[50]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/edb_user_dr[51]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/edb_user_dr[52]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/edb_user_dr[53]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/edb_user_dr[54]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/edb_user_dr[55]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/edb_user_dr[56]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/edb_user_dr[57]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/edb_user_dr[58]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/edb_user_dr[59]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/edb_user_dr[60]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/edb_user_dr[61]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/edb_user_dr[62]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/edb_user_dr[63]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/edb_user_dr[64]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/edb_user_dr[65]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/edb_user_dr[66]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/edb_user_dr[67]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/edb_user_dr[68]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/edb_user_dr[69]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/edb_user_dr[70]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/edb_user_dr[71]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/edb_user_dr[72]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/edb_user_dr[73]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/edb_user_dr[74]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/edb_user_dr[75]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/edb_user_dr[76]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/edb_user_dr[77]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/edb_user_dr[78]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/edb_user_dr[79]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/edb_user_dr[80]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/edb_user_dr[81]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/genblk1[0].mVideoFIFO/add_10/i2" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk2[0].mVideoFIFO/add_10/i2" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk2[0].mVideoFIFO/add_10/i3" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/add_8/i2" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/add_8/i3" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/add_6/i2" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/add_20/i2" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[0].mVideoFIFO/add_10/i2" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[1].mVideoFIFO/add_10/i2" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[2].mVideoFIFO/add_10/i2" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[3].mVideoFIFO/add_10/i2" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[4].mVideoFIFO/add_10/i2" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[5].mVideoFIFO/add_10/i2" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[6].mVideoFIFO/add_10/i2" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[7].mVideoFIFO/add_10/i2" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[8].mVideoFIFO/add_10/i2" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[9].mVideoFIFO/add_10/i2" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[10].mVideoFIFO/add_10/i2" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[11].mVideoFIFO/add_10/i2" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[12].mVideoFIFO/add_10/i2" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[13].mVideoFIFO/add_10/i2" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[14].mVideoFIFO/add_10/i2" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[15].mVideoFIFO/add_10/i2" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[0].mPulseGenerator/add_8/i3" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[0].mPulseGenerator/add_8/i2" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[0].mPulseGenerator/add_8/i13" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[0].mPulseGenerator/add_8/i12" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[0].mPulseGenerator/add_8/i11" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[0].mPulseGenerator/add_8/i10" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[0].mPulseGenerator/add_8/i9" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[0].mPulseGenerator/add_8/i8" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[0].mPulseGenerator/add_8/i7" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[0].mPulseGenerator/add_8/i6" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[0].mPulseGenerator/add_8/i5" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[0].mPulseGenerator/add_8/i4" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[0].mVideoFIFO/add_10/i13" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[0].mVideoFIFO/add_10/i12" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[0].mVideoFIFO/add_10/i11" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[0].mVideoFIFO/add_10/i10" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[0].mVideoFIFO/add_10/i9" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[0].mVideoFIFO/add_10/i8" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[0].mVideoFIFO/add_10/i7" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[0].mVideoFIFO/add_10/i6" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[0].mVideoFIFO/add_10/i5" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[0].mVideoFIFO/add_10/i4" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[0].mVideoFIFO/add_10/i3" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/add_20/i12" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/add_20/i11" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/add_20/i10" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/add_20/i9" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/add_20/i8" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/add_20/i7" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/add_20/i6" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/add_20/i5" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/add_20/i4" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/add_20/i3" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/add_6/i12" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/add_6/i11" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/add_6/i10" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/add_6/i9" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/add_6/i8" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/add_6/i7" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/add_6/i6" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/add_6/i5" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/add_6/i4" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/add_6/i3" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/add_8/i11" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/add_8/i10" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/add_8/i9" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/add_8/i8" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/add_8/i7" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/add_8/i6" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/add_8/i5" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/add_8/i4" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk2[0].mVideoFIFO/add_10/i11" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk2[0].mVideoFIFO/add_10/i10" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk2[0].mVideoFIFO/add_10/i9" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk2[0].mVideoFIFO/add_10/i8" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk2[0].mVideoFIFO/add_10/i7" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk2[0].mVideoFIFO/add_10/i6" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk2[0].mVideoFIFO/add_10/i5" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk2[0].mVideoFIFO/add_10/i4" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/genblk1[0].mVideoFIFO/add_10/i9" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/genblk1[0].mVideoFIFO/add_10/i8" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/genblk1[0].mVideoFIFO/add_10/i7" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/genblk1[0].mVideoFIFO/add_10/i6" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/genblk1[0].mVideoFIFO/add_10/i5" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/genblk1[0].mVideoFIFO/add_10/i4" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/genblk1[0].mVideoFIFO/add_10/i3" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/add_44/i16" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/add_44/i15" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/add_44/i14" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/add_44/i13" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/add_44/i12" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/add_44/i11" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/add_44/i10" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/add_44/i9" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/add_44/i8" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/add_44/i7" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/add_44/i6" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/add_44/i5" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/add_44/i4" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/add_44/i3" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/add_44/i2" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/genblk1[0].mVideoFIFO/USER_FIFO/fifo" type: "EFX_RAM10" mode: "ram_8192x20_8_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$2" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$12" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$b12" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$c1" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk2[0].mVideoFIFO/USER_FIFO/fifo__D$2" type: "EFX_RAM10" mode: "ram_8192x20_8_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk2[0].mVideoFIFO/USER_FIFO/fifo__D$12" type: "EFX_RAM10" mode: "ram_8192x20_8_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk2[0].mVideoFIFO/USER_FIFO/fifo__D$b12" type: "EFX_RAM10" mode: "ram_8192x20_8_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk2[0].mVideoFIFO/USER_FIFO/fifo__D$c1" type: "EFX_RAM10" mode: "ram_8192x20_8_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/inst_adv7511_reg/ram" type: "EFX_RAM10" mode: "ram_8192x20_8_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/dff_27/i4_2" type: "EFX_SRL8" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/dff_11/i4_2" type: "EFX_SRL8" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[0].mVideoFIFO/USER_FIFO/fifo" type: "EFX_RAM10" mode: "ram_8192x20_8_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[1].mVideoFIFO/USER_FIFO/fifo" type: "EFX_RAM10" mode: "ram_8192x20_8_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[2].mVideoFIFO/USER_FIFO/fifo" type: "EFX_RAM10" mode: "ram_8192x20_8_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[3].mVideoFIFO/USER_FIFO/fifo" type: "EFX_RAM10" mode: "ram_8192x20_8_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[4].mVideoFIFO/USER_FIFO/fifo" type: "EFX_RAM10" mode: "ram_8192x20_8_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[5].mVideoFIFO/USER_FIFO/fifo" type: "EFX_RAM10" mode: "ram_8192x20_8_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[6].mVideoFIFO/USER_FIFO/fifo" type: "EFX_RAM10" mode: "ram_8192x20_8_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[7].mVideoFIFO/USER_FIFO/fifo" type: "EFX_RAM10" mode: "ram_8192x20_8_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[8].mVideoFIFO/USER_FIFO/fifo" type: "EFX_RAM10" mode: "ram_8192x20_8_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[9].mVideoFIFO/USER_FIFO/fifo" type: "EFX_RAM10" mode: "ram_8192x20_8_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[10].mVideoFIFO/USER_FIFO/fifo" type: "EFX_RAM10" mode: "ram_8192x20_8_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[11].mVideoFIFO/USER_FIFO/fifo" type: "EFX_RAM10" mode: "ram_8192x20_8_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[12].mVideoFIFO/USER_FIFO/fifo" type: "EFX_RAM10" mode: "ram_8192x20_8_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[13].mVideoFIFO/USER_FIFO/fifo" type: "EFX_RAM10" mode: "ram_8192x20_8_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[14].mVideoFIFO/USER_FIFO/fifo" type: "EFX_RAM10" mode: "ram_8192x20_8_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[15].mVideoFIFO/USER_FIFO/fifo" type: "EFX_RAM10" mode: "ram_8192x20_8_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5727" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$2" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i20_2" type: "EFX_SRL8" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i30_2" type: "EFX_SRL8" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i34_2" type: "EFX_SRL8" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i50_2" type: "EFX_SRL8" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i60_2" type: "EFX_SRL8" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i70_2" type: "EFX_SRL8" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i80_2" type: "EFX_SRL8" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i87_2" type: "EFX_SRL8" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i9_2" type: "EFX_SRL8" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i1_2" type: "EFX_SRL8" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i11_2" type: "EFX_SRL8" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i12_2" type: "EFX_SRL8" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i13_2" type: "EFX_SRL8" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i14_2" type: "EFX_SRL8" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i15_2" type: "EFX_SRL8" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i16_2" type: "EFX_SRL8" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i17_2" type: "EFX_SRL8" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i18_2" type: "EFX_SRL8" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i19_2" type: "EFX_SRL8" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i2_2" type: "EFX_SRL8" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i21_2" type: "EFX_SRL8" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i22_2" type: "EFX_SRL8" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i23_2" type: "EFX_SRL8" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i24_2" type: "EFX_SRL8" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i27_2" type: "EFX_SRL8" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i28_2" type: "EFX_SRL8" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i29_2" type: "EFX_SRL8" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i3_2" type: "EFX_SRL8" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i31_2" type: "EFX_SRL8" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i32_2" type: "EFX_SRL8" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i33_2" type: "EFX_SRL8" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i4_2" type: "EFX_SRL8" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i41_2" type: "EFX_SRL8" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i42_2" type: "EFX_SRL8" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i43_2" type: "EFX_SRL8" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i44_2" type: "EFX_SRL8" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i45_2" type: "EFX_SRL8" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i46_2" type: "EFX_SRL8" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i47_2" type: "EFX_SRL8" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i48_2" type: "EFX_SRL8" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i49_2" type: "EFX_SRL8" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i5_2" type: "EFX_SRL8" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i51_2" type: "EFX_SRL8" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i52_2" type: "EFX_SRL8" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i53_2" type: "EFX_SRL8" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i54_2" type: "EFX_SRL8" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i55_2" type: "EFX_SRL8" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i56_2" type: "EFX_SRL8" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i57_2" type: "EFX_SRL8" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i58_2" type: "EFX_SRL8" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i59_2" type: "EFX_SRL8" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i6_2" type: "EFX_SRL8" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i61_2" type: "EFX_SRL8" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i62_2" type: "EFX_SRL8" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i63_2" type: "EFX_SRL8" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i64_2" type: "EFX_SRL8" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i65_2" type: "EFX_SRL8" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i66_2" type: "EFX_SRL8" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i67_2" type: "EFX_SRL8" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i68_2" type: "EFX_SRL8" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i69_2" type: "EFX_SRL8" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i7_2" type: "EFX_SRL8" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i71_2" type: "EFX_SRL8" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i72_2" type: "EFX_SRL8" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i73_2" type: "EFX_SRL8" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i74_2" type: "EFX_SRL8" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i75_2" type: "EFX_SRL8" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i76_2" type: "EFX_SRL8" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i77_2" type: "EFX_SRL8" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i78_2" type: "EFX_SRL8" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i79_2" type: "EFX_SRL8" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i8_2" type: "EFX_SRL8" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i81_2" type: "EFX_SRL8" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i82_2" type: "EFX_SRL8" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i83_2" type: "EFX_SRL8" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i84_2" type: "EFX_SRL8" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i85_2" type: "EFX_SRL8" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i86_2" type: "EFX_SRL8" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i10_2" type: "EFX_SRL8" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$12" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b12" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c12" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$d12" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$e12" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$f12" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$g12" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$h12" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$i12" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$j12" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$k12" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$l12" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$m12" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$n12" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$o12" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$p12" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$q12" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$r12" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$s12" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$t12" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$u12" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$v12" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$w12" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$x12" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$y12" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$z12" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$A12" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$B12" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$C12" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$D12" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$E12" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$F12" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$G12" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$H12" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$I12" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$J12" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$K12" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$L12" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$M12" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$N12" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$O12" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$P12" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$Q12" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$R1" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5728" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5729" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5730" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5731" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5732" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5733" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5734" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5735" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5736" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5737" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5738" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5739" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5740" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5741" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5742" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5743" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5744" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5745" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5746" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5747" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5748" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5749" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5750" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5751" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5752" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5753" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5754" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5755" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5756" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5757" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5758" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5759" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5760" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5761" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5762" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5763" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5764" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5765" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5766" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5767" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5768" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5769" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5770" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5771" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5772" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5773" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5774" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5775" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5776" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5777" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5778" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5779" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5780" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5781" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5782" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5783" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5784" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5785" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5786" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5787" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5788" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5789" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5790" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5791" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5792" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5793" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5794" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5795" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5796" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5797" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5798" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5799" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5800" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5801" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5802" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5803" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5804" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5805" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5806" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5807" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5808" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5809" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5810" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5811" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5812" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5813" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5814" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5815" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5816" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5817" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5818" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5819" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5820" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5821" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5822" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5823" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5824" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5825" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5826" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5827" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5828" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5829" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5830" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5831" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5832" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5833" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5834" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5835" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5836" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5837" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5838" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5839" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5840" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5841" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5842" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5843" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5844" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5845" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5846" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5847" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5848" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5849" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5850" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5851" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5852" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5853" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5854" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5855" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5856" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5857" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5858" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5859" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5860" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5861" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5862" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5863" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5864" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5865" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5866" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5867" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5868" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5869" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5870" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5871" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5872" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5873" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5874" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5875" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5876" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5877" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5878" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5879" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5880" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5881" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5882" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5883" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5884" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5885" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5886" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5887" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5888" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5889" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5890" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5891" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5892" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5893" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5894" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5895" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5896" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5897" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5898" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5899" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5900" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5901" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5902" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5903" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5904" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5905" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5906" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5907" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5908" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5909" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5910" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5911" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5912" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5913" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5914" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5915" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5916" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5917" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5918" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5919" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5920" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5921" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5922" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5923" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5924" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5925" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5926" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5927" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5928" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5929" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5930" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5931" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5932" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5933" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5934" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5935" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5936" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5937" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5938" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5939" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5940" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5941" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5952" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5953" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5954" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5955" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5956" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5957" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5958" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5959" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5960" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5961" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5962" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5963" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5964" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5965" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5966" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5967" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5968" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5969" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5970" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5971" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5972" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5973" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5974" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5975" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5976" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5977" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5978" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5979" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5980" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5981" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5982" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5983" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5984" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5985" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5986" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5987" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5988" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5989" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5990" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5991" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5992" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5993" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5994" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5995" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5996" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5997" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5998" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5999" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6000" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6001" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6002" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6003" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6004" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6005" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6006" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6007" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6008" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6009" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6010" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6011" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6012" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6013" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6014" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6015" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6016" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6017" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6018" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6019" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6020" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6021" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6022" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6023" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6024" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6025" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6026" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6027" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6028" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6029" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6030" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6031" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6032" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6033" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6034" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6035" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6036" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6037" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6038" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6039" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6040" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6041" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6042" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6043" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6044" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6045" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6046" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6047" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6048" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6049" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6050" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6051" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6052" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6053" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6054" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6055" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6056" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6057" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6058" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6059" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6060" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6061" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6062" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6063" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6064" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6065" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6066" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6067" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6068" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6069" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6070" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6071" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6072" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6073" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6074" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6075" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6076" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6077" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6078" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6079" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6080" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6081" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6082" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6083" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6084" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6085" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6086" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6087" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6088" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6089" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6090" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6091" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6092" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6093" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6094" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6095" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6096" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6097" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6098" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6099" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6100" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6101" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6102" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6103" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6104" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6105" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6106" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6107" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6108" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6109" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6110" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6111" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6112" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6113" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6114" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6115" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6116" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6117" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6118" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6119" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6120" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6121" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6122" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6123" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6124" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6125" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6126" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6127" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6128" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6129" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6130" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6131" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6132" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6133" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6134" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6135" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6136" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6137" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6138" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6139" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6140" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6141" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6142" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6143" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6144" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6145" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6146" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6147" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6148" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6149" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6150" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6151" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6152" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6153" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6154" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6155" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6156" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6157" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6158" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6159" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6160" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6161" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6162" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6163" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6164" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6165" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6166" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6167" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6168" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6169" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6170" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6171" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6172" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6173" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6174" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6175" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6177" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6178" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6179" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6180" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6181" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6182" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6183" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6184" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6185" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6186" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6187" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6188" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6189" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6190" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6191" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6192" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6193" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6194" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6195" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6196" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6197" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6198" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6199" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6200" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6201" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6202" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6203" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6204" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6205" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6206" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6207" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6208" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6209" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6210" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6211" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6212" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6213" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6214" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6215" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6216" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6217" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6218" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6219" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6220" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6221" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6222" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6223" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6224" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6225" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6226" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6227" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6228" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6229" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6230" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6231" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6232" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6233" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6234" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6235" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6236" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6237" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6238" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6239" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6240" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6241" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6242" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6243" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6244" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6245" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6246" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6247" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6248" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6249" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6250" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6251" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6252" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6253" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6254" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6255" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6256" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6257" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6258" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6259" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6260" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6261" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6262" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6263" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6264" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6265" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6266" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6267" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6268" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6269" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6270" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6271" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6272" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6273" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6274" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6275" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6276" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6277" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6278" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6279" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6280" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6281" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6282" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6283" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6284" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6285" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6286" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6287" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6288" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6289" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6290" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6291" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6292" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6293" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6294" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6295" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6296" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6297" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6298" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6299" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6300" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6301" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6302" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6303" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6304" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6305" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6306" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6307" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6308" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6309" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6310" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6311" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6312" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6313" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6314" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6315" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6316" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6317" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6318" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6319" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6320" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6321" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6322" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6323" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6324" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6325" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6326" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6327" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6328" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6329" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6330" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6331" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6332" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6333" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6334" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6335" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6336" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6337" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6338" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6339" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6340" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6341" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6342" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6343" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6344" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6345" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6346" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6347" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6348" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6349" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6350" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6351" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6352" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6353" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6354" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6355" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6356" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6357" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6358" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6359" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6360" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6361" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6362" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6363" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6364" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6365" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6366" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6367" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6368" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6369" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6370" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6371" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6372" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6373" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6374" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6375" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6376" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6377" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6378" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6379" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6380" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6381" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6382" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6383" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6384" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6385" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6386" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6387" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6388" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6389" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6390" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6391" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6392" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6393" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6394" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6395" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6396" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6397" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6398" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6399" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6400" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6401" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6402" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6403" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6404" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6405" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6406" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6407" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6408" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6409" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6410" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6411" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6412" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6413" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6414" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6415" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6416" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6417" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6418" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6419" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6420" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6421" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6422" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6423" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6424" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6425" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6426" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6427" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6428" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6429" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6430" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6431" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6432" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6433" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6434" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6435" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6436" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6437" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6438" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6439" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6440" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6441" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6442" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6443" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6444" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6445" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6446" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6447" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6448" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6449" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6450" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6451" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6452" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6453" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6454" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6455" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6456" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6457" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6458" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6459" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6460" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6461" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6462" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6463" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6464" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6465" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6466" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6467" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6468" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6469" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6470" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6471" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6472" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6473" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6474" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6475" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6476" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6477" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6478" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6479" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6480" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6481" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6482" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6483" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6484" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6485" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6486" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6487" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6488" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6489" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6490" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6491" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6492" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6493" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6494" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6495" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6496" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6497" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6498" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6499" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6500" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6501" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6502" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6503" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6504" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6505" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6506" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6507" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6508" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6509" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6510" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6511" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6512" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6513" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6514" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6515" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6516" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6517" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6518" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6519" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6520" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6521" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6522" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6523" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6524" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6525" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6526" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6527" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6528" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6529" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6530" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6531" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6532" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6533" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6534" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6535" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6536" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6537" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6538" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6539" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6540" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6541" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6542" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6543" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6544" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6545" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6546" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6547" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6548" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6549" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6550" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6551" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6552" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6553" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6554" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6555" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6556" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6557" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6558" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6559" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6560" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6561" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6562" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6563" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6564" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6565" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6566" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6567" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6568" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6569" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6570" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6571" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6572" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6573" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6574" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6575" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6576" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6577" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6578" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6579" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6580" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6581" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6582" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6583" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6584" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6585" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6586" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6587" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6588" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6589" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6590" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6591" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6592" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6593" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6594" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6595" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6596" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6597" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6598" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6599" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6600" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6601" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6602" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6603" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6604" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6605" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6606" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6607" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6608" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6609" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6610" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6611" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6612" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6613" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6614" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6615" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6616" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6617" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6618" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6619" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6620" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6621" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6622" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6623" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6624" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6625" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6626" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6627" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6628" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6629" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6630" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6631" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6632" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6633" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6634" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6635" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6636" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6637" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6638" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6639" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6640" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6641" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6642" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6643" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6644" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6645" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6646" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6647" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6648" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6649" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6650" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6651" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6652" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6653" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6654" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6655" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6656" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6657" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6658" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6659" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6660" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6661" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6662" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6663" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6664" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6665" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6666" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6667" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6668" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6669" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6670" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6671" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6672" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6673" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6674" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6675" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6676" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6677" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6678" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6679" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6680" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6681" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6682" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6683" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6684" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6685" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6686" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6687" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6688" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6689" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6690" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6691" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6692" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6693" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6694" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6695" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6696" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6697" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6698" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6699" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6700" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6701" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6702" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6703" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6704" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6705" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6706" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6707" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6708" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6709" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6710" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6711" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6712" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6713" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6714" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6715" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6716" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6717" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6718" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6719" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6720" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6721" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6722" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6723" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6724" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6725" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6726" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6727" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6728" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6729" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6730" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6731" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6732" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6733" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6734" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6735" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6736" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6737" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6738" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6739" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6740" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6741" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6742" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6743" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6744" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6745" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6746" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6747" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6748" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6749" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6750" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6751" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6752" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6753" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6754" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6755" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6756" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6757" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6758" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6759" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6760" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6761" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6762" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6763" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6764" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6765" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6766" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6767" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6768" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6769" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6770" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6771" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6772" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6773" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6774" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6775" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6776" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6777" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6778" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6779" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6780" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6781" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6782" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6783" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6784" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6785" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6786" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6787" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6788" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6789" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6790" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6791" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6792" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6793" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6794" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6795" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6796" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6797" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6798" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6799" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6800" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6801" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6802" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6803" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6804" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6805" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6806" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6807" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6808" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6809" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6810" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6811" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6812" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6813" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6814" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6815" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6816" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6817" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6818" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6819" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6820" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6821" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6822" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6823" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6824" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6825" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6826" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6827" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6828" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6829" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6830" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6831" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6833" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__5726" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6834" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6835" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6836" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6837" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6838" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6839" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6840" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6841" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6842" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6843" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6844" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6845" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6846" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6847" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6848" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6849" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6850" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6851" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6852" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6853" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6854" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6855" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6856" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6857" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6858" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6859" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6860" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6861" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6862" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6863" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6864" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6865" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6866" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6867" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6868" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6869" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6870" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6871" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6872" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6873" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6874" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6875" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6876" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6877" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6878" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6879" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6880" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6881" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6882" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6883" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6884" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6885" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6886" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6887" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6888" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6889" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6890" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6891" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6892" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6893" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6894" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6895" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6896" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6897" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6898" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6899" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6900" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6901" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6902" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6903" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6904" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6905" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6906" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6907" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6908" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6909" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6910" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6911" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6912" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6913" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6914" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6915" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6916" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6917" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6918" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6919" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6920" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6921" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6922" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6923" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6924" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6925" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6926" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6927" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6928" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6929" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6930" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6931" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6932" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6933" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6934" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6935" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6936" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6937" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6938" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6939" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6940" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6941" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6942" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6943" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6944" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6945" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6946" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6947" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6948" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6949" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6950" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6951" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6952" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6953" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6954" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6955" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6956" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6957" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6958" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6959" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6960" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6961" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6962" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6963" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6964" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6965" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6966" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6967" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6968" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6969" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6970" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6971" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6972" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6973" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6974" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6975" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6976" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6977" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6978" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6979" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6980" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6981" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6982" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6983" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6984" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6985" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6986" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6987" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6988" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6989" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6990" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6991" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6992" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6993" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6994" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6995" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6996" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6997" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6998" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__6999" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__7000" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__7001" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__7002" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__7003" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__7004" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__7005" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__7006" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__7007" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__7008" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__7009" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__7010" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__7011" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__7019" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__7020" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__7021" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__7022" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__7023" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__7024" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__7025" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__7026" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__7027" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__7028" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__7029" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__7030" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__7031" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__7032" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__7033" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__7034" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__7035" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__7036" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__7037" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__7038" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__7039" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__7040" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__7041" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__7042" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__7043" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__7044" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__7045" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__7046" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__7047" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__7048" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__7049" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__7050" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__7051" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__7052" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__7053" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__7054" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__7055" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__7056" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__7057" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__7058" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__7059" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__7060" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__7061" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__7062" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__7063" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__7064" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__7065" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__7066" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__7067" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__7068" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__7069" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__7070" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__7071" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__7072" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__7073" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__7074" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__7075" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__7076" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__7077" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__7078" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__7079" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__7080" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__7081" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__7082" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__7083" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__7084" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__7085" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__7086" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__7087" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__7088" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__7089" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__7090" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__7091" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__7092" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__7093" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__7094" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__7095" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__7096" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/LUT__7097" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/add_91/i1" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/add_100/i2" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_9/i2" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_10/i2" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_12/i2" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_21/i2" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_46/i2" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/sub_43/add_2/i2" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/sub_18/add_2/i2" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_46/i13" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_46/i12" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_46/i11" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_46/i10" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_46/i9" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_46/i8" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_46/i7" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_46/i6" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_46/i5" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_46/i4" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_46/i3" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_21/i13" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_21/i12" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_21/i11" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_21/i10" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_21/i9" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_21/i8" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_21/i7" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_21/i6" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_21/i5" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_21/i4" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_21/i3" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_12/i12" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_12/i11" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_12/i10" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_12/i9" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_12/i8" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_12/i7" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_12/i6" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_12/i5" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_12/i4" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_12/i3" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_10/i12" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_10/i11" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_10/i10" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_10/i9" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_10/i8" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_10/i7" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_10/i6" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_10/i5" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_10/i4" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_10/i3" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_9/i12" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_9/i11" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_9/i10" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_9/i9" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_9/i8" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_9/i7" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_9/i6" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_9/i5" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_9/i4" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_9/i3" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/add_100/i6" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/add_100/i5" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/add_100/i4" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/add_100/i3" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/add_91/i27" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/add_91/i26" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/add_91/i25" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/add_91/i24" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/add_91/i23" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/add_91/i22" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/add_91/i21" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/add_91/i20" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/add_91/i19" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/add_91/i18" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/add_91/i17" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/add_91/i16" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/add_91/i15" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/add_91/i14" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/add_91/i13" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/add_91/i12" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/add_91/i11" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/add_91/i10" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/add_91/i9" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/add_91/i8" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/add_91/i7" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/add_91/i6" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/add_91/i5" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/add_91/i4" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/add_91/i3" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/add_91/i2" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/add_90/i12" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/add_90/i11" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/add_90/i10" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/add_90/i9" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/add_90/i8" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/add_90/i7" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/add_90/i6" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/add_90/i5" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/add_90/i4" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/add_90/i3" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/la0/add_90/i2" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "edb_top_inst/CLKBUF_JTAG_TCK" type: "EFX_GBUFCE" is_synchronizer: 0 }
cell { name: "LUT__19048" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19049" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19050" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19051" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19052" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19053" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19054" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19055" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19056" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19057" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19058" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19059" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19060" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19061" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19062" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19063" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19064" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19065" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19066" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19067" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19068" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19069" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19070" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19071" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19072" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19073" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19074" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19075" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19076" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19077" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19078" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19079" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19080" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19081" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19082" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19083" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19084" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19085" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19086" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19087" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19088" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19089" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19090" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19091" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19092" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19093" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19094" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19095" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19096" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19097" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19098" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19099" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19100" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19101" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19102" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19103" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19104" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19105" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19106" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19107" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19108" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19109" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19110" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19111" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19112" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19113" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19114" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19115" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19116" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19117" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19118" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19119" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19120" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19121" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19122" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19123" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19124" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19125" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19126" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19127" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19128" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19129" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19130" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19131" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19132" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19133" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19134" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19135" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19136" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19137" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19138" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19139" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19140" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19141" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19142" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19143" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19144" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19145" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19146" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19147" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19148" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19149" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19150" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19151" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19152" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19153" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19154" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19155" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19156" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19157" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19158" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19159" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19160" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19161" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19162" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19163" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19164" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19165" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19166" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19167" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19168" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19169" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19170" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19171" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19172" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19173" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19174" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19175" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19176" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19177" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19178" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19179" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19180" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19181" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19182" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19183" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19184" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19185" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19186" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19187" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19188" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19189" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19190" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19191" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19192" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19193" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19194" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19195" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19196" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19197" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19198" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19199" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19200" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19201" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19202" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19203" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19204" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19205" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19206" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19207" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19208" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19209" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19210" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19211" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19212" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19213" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19214" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19215" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19216" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19217" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19218" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19219" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19220" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19221" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19222" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19223" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19224" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19225" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19226" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19227" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19228" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19229" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19230" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19231" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19232" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19233" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19234" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19235" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19236" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19237" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19238" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19239" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19240" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19241" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19242" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19243" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19244" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19245" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19246" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19247" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19248" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19249" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19250" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19251" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19252" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19253" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19254" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19255" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19256" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19257" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19258" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19259" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19260" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19261" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19262" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19263" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19264" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19265" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19266" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19267" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19268" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19269" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19270" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19271" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19272" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19273" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19274" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19275" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19276" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19277" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19278" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19279" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19280" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19281" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19282" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19283" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19284" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19285" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19286" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19287" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19288" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19289" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19290" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19291" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19292" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19293" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19294" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19295" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19296" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19297" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19298" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19299" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19300" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19301" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19302" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19303" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19304" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19305" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19306" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19307" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19308" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19309" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19310" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19311" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19312" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19313" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19314" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19315" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19316" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19317" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19318" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19319" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19320" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19321" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19322" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19323" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19324" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19325" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19326" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19327" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19328" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19329" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19330" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19331" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19332" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19333" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19334" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19335" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19336" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19337" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19338" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19339" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19340" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19341" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19342" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19343" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19344" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19345" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19346" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19347" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19348" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19349" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19350" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19351" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19352" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19353" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19354" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19355" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19356" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19357" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19358" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19359" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19360" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19361" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19362" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19363" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19364" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19365" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19366" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19367" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19368" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19369" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19370" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19371" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19376" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19377" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19378" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19379" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19380" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19381" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19382" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19383" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19384" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19385" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19386" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19387" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19388" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19389" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19390" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19391" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19392" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19393" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19394" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19395" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19396" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19397" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19398" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19399" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19400" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19414" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19415" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19416" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19417" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19418" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19419" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19420" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19421" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19422" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19423" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19424" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19425" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19426" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19427" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19428" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19429" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19430" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19431" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19432" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19433" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19434" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19435" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19436" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19437" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19438" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19439" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19440" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19441" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19442" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19443" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19444" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19445" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19446" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19447" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19448" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19449" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19450" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19451" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19452" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19453" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19454" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19462" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19463" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19464" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19465" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19466" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19467" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19468" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19469" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19470" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19471" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19472" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19473" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19474" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19475" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19476" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19477" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19478" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19479" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19480" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19481" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19482" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19483" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19484" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19485" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19486" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19487" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19488" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19489" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19490" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19491" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19492" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19493" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19494" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19495" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19496" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19497" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19498" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19499" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19500" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19501" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19502" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19503" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19504" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19505" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19506" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19507" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19508" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19509" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19510" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19511" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19512" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19513" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19514" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19515" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19516" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19517" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19518" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19519" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19520" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19521" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19522" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19523" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19524" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19525" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19526" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19527" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19528" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19529" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19530" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19531" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19532" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19533" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19534" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19535" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19536" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19537" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19538" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19539" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19540" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19541" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19542" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19543" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19544" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19545" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19546" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19547" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19548" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19549" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19550" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19551" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19552" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19553" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19554" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19555" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19556" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19557" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19558" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19559" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19560" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19561" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19562" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19563" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19564" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19565" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19566" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19567" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19568" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19569" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19570" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19571" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19572" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19573" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19574" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19575" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19576" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19577" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19578" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19579" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19580" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19581" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19582" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19583" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19584" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19585" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19586" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19587" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19588" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19589" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19590" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19591" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19592" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19593" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19594" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19595" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19596" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19597" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19598" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19599" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19600" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19601" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19602" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19603" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19604" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19605" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19606" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19607" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19608" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19609" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19610" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19611" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19612" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19613" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__19046" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[3]~FF_frt_3" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[10]~FF_frt_2" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[0]~FF_frt_1" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[4]~FF_frt_0" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "iCfgCLK" type: "input" is_synchronizer: 0 }
cell { name: "iCfgCLK~CLKOUT~1~37" type: "output" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_WORD_CLKOUT_HS~CLKOUT~1~38" type: "outbuf" is_synchronizer: 0 }
cell { name: "iSCLK~CLKOUT~1~338" type: "output" is_synchronizer: 0 }
cell { name: "iSCLK~CLKOUT~1~491" type: "output" is_synchronizer: 0 }
cell { name: "iSCLK~CLKOUT~2~150" type: "output" is_synchronizer: 0 }
cell { name: "iVCLK~CLKOUT~2~605" type: "output" is_synchronizer: 0 }
cell { name: "iVCLK~CLKOUT~333~329" type: "output" is_synchronizer: 0 }
cell { name: "iBCLK~CLKOUT~333~334" type: "outbuf" is_synchronizer: 0 }
cell { name: "iBCLK~CLKOUT~333~335" type: "outbuf" is_synchronizer: 0 }
cell { name: "iBCLK~CLKOUT~333~336" type: "outbuf" is_synchronizer: 0 }
cell { name: "iBCLK~CLKOUT~333~337" type: "outbuf" is_synchronizer: 0 }
cell { name: "pt_input_flop_0" type: "pt_flop_0" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "pt_input_flop_1" type: "pt_flop_0" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "pt_input_flop_2" type: "pt_flop_0" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "pt_input_flop_3" type: "pt_flop_0" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "pt_input_flop_4" type: "pt_flop_0" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "pt_input_flop_5" type: "pt_flop_0" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "pt_input_flop_6" type: "pt_flop_0" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "pt_input_flop_7" type: "pt_flop_0" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "pt_input_flop_8" type: "pt_flop_0" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "pt_input_flop_9" type: "pt_flop_0" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "pt_input_flop_10" type: "pt_flop_0" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "pt_input_flop_11" type: "pt_flop_0" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "pt_input_flop_12" type: "pt_flop_0" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "pt_input_flop_13" type: "pt_flop_0" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "pt_input_flop_14" type: "pt_flop_0" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "pt_input_flop_15" type: "pt_flop_0" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "pt_input_flop_16" type: "pt_flop_0" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "pt_input_flop_17" type: "pt_flop_0" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "pt_input_flop_18" type: "pt_flop_0" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "pt_input_flop_19" type: "pt_flop_0" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "pt_input_flop_20" type: "pt_flop_0" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "pt_input_flop_21" type: "pt_flop_0" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "pt_input_flop_22" type: "pt_flop_0" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "pt_input_flop_23" type: "pt_flop_0" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "pt_input_flop_24" type: "pt_flop_0" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "pt_input_flop_25" type: "pt_flop_0" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "pt_input_flop_26" type: "pt_flop_0" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "pt_output_flop_27" type: "pt_flop_0" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "pt_output_flop_28" type: "pt_flop_0" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "pt_output_flop_29" type: "pt_flop_0" mode: "CLK_RISING" is_synchronizer: 0 }
net {
	name: "vcc"
	type: CONSTANT
	terminal	{ cell: "VCC" port: "out" }
	terminal	{ cell: "DDR_CTRL_RSTN" port: "outpad" }
	terminal	{ cell: "pll_inst1_RSTN" port: "outpad" }
	terminal	{ cell: "pll_inst2_RSTN" port: "outpad" }
	terminal	{ cell: "la0_probe1[0]~FF" port: "CE" }
	terminal	{ cell: "la0_probe5~FF" port: "CE" }
	terminal	{ cell: "MipiDphyRx1_RESET_N~FF" port: "CE" }
	terminal	{ cell: "rFRST~FF" port: "CE" }
	terminal	{ cell: "rBRST~FF" port: "CE" }
	terminal	{ cell: "rVRST~FF" port: "CE" }
	terminal	{ cell: "rnVRST~FF" port: "CE" }
	terminal	{ cell: "la0_probe4[0]~FF" port: "CE" }
	terminal	{ cell: "la0_probe0[0]~FF" port: "CE" }
	terminal	{ cell: "la0_probe6~FF" port: "CE" }
	terminal	{ cell: "la0_probe8~FF" port: "CE" }
	terminal	{ cell: "la0_probe7~FF" port: "CE" }
	terminal	{ cell: "la0_probe3~FF" port: "CE" }
	terminal	{ cell: "la0_probe9~FF" port: "CE" }
	terminal	{ cell: "la0_probe2~FF" port: "CE" }
	terminal	{ cell: "la0_probe17~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rHsPixel[0]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rHsValid~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rHsPixel[1]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rHsPixel[2]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rHsPixel[3]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rHsPixel[4]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rHsPixel[5]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rHsPixel[6]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rHsPixel[7]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rHsPixel[8]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rHsPixel[9]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rHsPixel[10]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rHsPixel[11]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rHsPixel[12]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rHsPixel[13]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rHsPixel[14]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rHsPixel[15]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].mVideoFIFO/rORP[0]~FF" port: "CE" }
	terminal	{ cell: "la0_probe14[0]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/wFtiEmp[0]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].mVideoFIFO/rORP[1]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].mVideoFIFO/rORP[2]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].mVideoFIFO/rORP[3]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].mVideoFIFO/rORP[4]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].mVideoFIFO/rORP[5]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].mVideoFIFO/rORP[6]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].mVideoFIFO/rORP[7]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].mVideoFIFO/rORP[8]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rORP[0]~FF" port: "CE" }
	terminal	{ cell: "wCdcFifoFull~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/wCdcFifoRvd[0]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/wCdcFifoEmp[0]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rORP[1]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rORP[2]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rORP[3]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rORP[4]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rORP[5]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rORP[6]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rORP[7]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rORP[8]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rORP[9]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rORP[10]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/rORP[0]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/wFtifull[0]~FF" port: "CE" }
	terminal	{ cell: "wVideoVd~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/wFtiEmp[0]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/rORP[1]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/rORP[2]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/rORP[3]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/rORP[4]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/rORP[5]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/rORP[6]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/rORP[7]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/rORP[8]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/rORP[9]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/rORP[10]~FF" port: "CE" }
	terminal	{ cell: "la0_probe4[1]~FF" port: "CE" }
	terminal	{ cell: "la0_probe4[2]~FF" port: "CE" }
	terminal	{ cell: "la0_probe4[3]~FF" port: "CE" }
	terminal	{ cell: "la0_probe4[4]~FF" port: "CE" }
	terminal	{ cell: "la0_probe4[5]~FF" port: "CE" }
	terminal	{ cell: "la0_probe4[6]~FF" port: "CE" }
	terminal	{ cell: "la0_probe4[7]~FF" port: "CE" }
	terminal	{ cell: "la0_probe1[1]~FF" port: "CE" }
	terminal	{ cell: "la0_probe1[2]~FF" port: "CE" }
	terminal	{ cell: "la0_probe1[3]~FF" port: "CE" }
	terminal	{ cell: "la0_probe1[4]~FF" port: "CE" }
	terminal	{ cell: "la0_probe1[5]~FF" port: "CE" }
	terminal	{ cell: "la0_probe1[6]~FF" port: "CE" }
	terminal	{ cell: "la0_probe1[7]~FF" port: "CE" }
	terminal	{ cell: "la0_probe0[1]~FF" port: "CE" }
	terminal	{ cell: "la0_probe0[2]~FF" port: "CE" }
	terminal	{ cell: "la0_probe0[3]~FF" port: "CE" }
	terminal	{ cell: "la0_probe0[4]~FF" port: "CE" }
	terminal	{ cell: "la0_probe0[5]~FF" port: "CE" }
	terminal	{ cell: "la0_probe0[6]~FF" port: "CE" }
	terminal	{ cell: "la0_probe0[7]~FF" port: "CE" }
	terminal	{ cell: "la0_probe0[8]~FF" port: "CE" }
	terminal	{ cell: "la0_probe0[9]~FF" port: "CE" }
	terminal	{ cell: "la0_probe0[10]~FF" port: "CE" }
	terminal	{ cell: "la0_probe0[11]~FF" port: "CE" }
	terminal	{ cell: "la0_probe0[12]~FF" port: "CE" }
	terminal	{ cell: "la0_probe0[13]~FF" port: "CE" }
	terminal	{ cell: "la0_probe0[14]~FF" port: "CE" }
	terminal	{ cell: "la0_probe0[15]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/rVtgRST[0]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/dff_11/i4_rst_3~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[0]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/w_ack~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_m_en_1P~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_2P~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[1]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[2]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[3]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[4]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[5]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[6]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[7]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/dff_27/i4_rst_2_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVde[0]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[0]~FF" port: "CE" }
	terminal	{ cell: "oAdv7511Hs~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/dff_27/i4_rst_1_2~FF" port: "CE" }
	terminal	{ cell: "oAdv7511Vs~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVde[1]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVde[3]~FF" port: "CE" }
	terminal	{ cell: "oAdv7511De~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/wVgaGenFDe_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[1]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[2]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[3]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[4]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[5]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[6]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[7]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[8]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[9]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[10]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[11]~FF" port: "CE" }
	terminal	{ cell: "wVideofull~FF" port: "CE" }
	terminal	{ cell: "AUX_ADD_CI__edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/sub_18/add_2/i2" port: "I1" }
	terminal	{ cell: "AUX_ADD_CI__edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/sub_43/add_2/i2" port: "I1" }
	terminal	{ cell: "AUX_ADD_CI__MVideoPostProcess/mVideoTimingGen/add_6/i4" port: "I1" }
	terminal	{ cell: "AUX_ADD_CI__genblk1.genblk1[0].mPulseGenerator/add_8/i4" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/rVtgRST[1]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/rVtgRST[2]_2~FF" port: "CE" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rSft[0]~FF" port: "CE" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rSft[1]~FF" port: "CE" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rSft[2]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/dff_27/i4_rst_0_2~FF" port: "CE" }
	terminal	{ cell: "genblk1.genblk1[3].mPulseGenerator/rSft[0]~FF" port: "CE" }
	terminal	{ cell: "genblk1.genblk1[3].mPulseGenerator/rSft[1]~FF" port: "CE" }
	terminal	{ cell: "genblk1.genblk1[3].mPulseGenerator/rSft[2]~FF" port: "CE" }
	terminal	{ cell: "genblk1.genblk1[4].mPulseGenerator/rSft[0]~FF" port: "CE" }
	terminal	{ cell: "genblk1.genblk1[4].mPulseGenerator/rSft[1]~FF" port: "CE" }
	terminal	{ cell: "genblk1.genblk1[4].mPulseGenerator/rSft[2]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_soft_reset_in~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/module_state[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].this_probe_p1[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_resetn~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].this_probe_p1[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].this_probe_p1[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[3].this_probe_p1[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].this_probe_p1[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].this_probe_p1[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].this_probe_p1[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[7].this_probe_p1[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].this_probe_p1[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].this_probe_p1[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[10].this_probe_p1[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[11].this_probe_p1[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[12].this_probe_p1[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].this_probe_p1[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[14].this_probe_p1[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].this_probe_p1[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[16].this_probe_p1[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[17].this_probe_p1[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/module_state[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/module_state[2]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/module_state[3]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].this_probe_p1[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].this_probe_p1[2]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].this_probe_p1[3]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].this_probe_p1[4]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].this_probe_p1[5]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].this_probe_p1[6]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].this_probe_p1[7]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].this_probe_p1[8]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].this_probe_p1[9]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].this_probe_p1[10]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].this_probe_p1[11]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].this_probe_p1[12]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].this_probe_p1[13]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].this_probe_p1[14]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].this_probe_p1[15]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].this_probe_p1[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].this_probe_p1[2]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].this_probe_p1[3]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].this_probe_p1[4]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].this_probe_p1[5]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].this_probe_p1[6]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].this_probe_p1[7]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_gt~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_eq~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.probe_cout~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[2]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[3]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[4]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[5]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[6]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[7]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[8]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[9]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[10]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[11]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[12]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[13]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[14]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[15]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[2]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[3]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[4]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[5]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[6]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[7]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[8]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[9]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[10]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[11]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[12]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[13]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[14]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[15]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_gt~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_eq~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.probe_cout~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[2]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[3]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[4]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[5]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[6]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[7]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[2]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[3]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[4]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[5]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[6]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[7]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.enable~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.enable~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.probe_cout~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].this_probe_p1[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].this_probe_p1[2]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].this_probe_p1[3]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].this_probe_p1[4]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].this_probe_p1[5]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].this_probe_p1[6]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].this_probe_p1[7]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.probe_cout~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_gt~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_eq~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.probe_cout~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[2]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[3]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[4]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[5]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[6]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[7]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[2]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[3]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[4]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[5]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[6]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[7]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.probe_cout~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.probe_cout~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.probe_cout~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.probe_cout~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.probe_cout~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[11].this_probe_p1[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.genblk3.probe_cout~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[12].this_probe_p1[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[12].this_probe_p1[2]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[12].this_probe_p1[3]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[12].this_probe_p1[4]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[12].this_probe_p1[5]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[12].this_probe_p1[6]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[12].this_probe_p1[7]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_gt~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_eq~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.probe_cout~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].this_probe_p1[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].this_probe_p1[2]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].this_probe_p1[3]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].this_probe_p1[4]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].this_probe_p1[5]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].this_probe_p1[6]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].this_probe_p1[7]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].this_probe_p1[8]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].this_probe_p1[9]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].this_probe_p1[10]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].this_probe_p1[11]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].this_probe_p1[12]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].this_probe_p1[13]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].this_probe_p1[14]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].this_probe_p1[15]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[12].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[12].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[12].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_gt~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[12].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_eq~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[12].genblk7.genblk3.probe_cout~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[12].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[12].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[2]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[12].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[3]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[12].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[4]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[12].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[5]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[12].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[6]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[12].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[7]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[12].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[12].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[2]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[12].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[3]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[12].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[4]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[12].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[5]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[12].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[6]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[12].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[7]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_gt~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_eq~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.probe_cout~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[2]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[3]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[4]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[5]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[6]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[7]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[8]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[9]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[10]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[11]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[12]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[13]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[14]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[15]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[2]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[3]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[4]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[5]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[6]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[7]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[8]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[9]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[10]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[11]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[12]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[13]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[14]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[15]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].this_probe_p1[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].this_probe_p1[2]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].this_probe_p1[3]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].this_probe_p1[4]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].this_probe_p1[5]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].this_probe_p1[6]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].this_probe_p1[7]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].this_probe_p1[8]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].this_probe_p1[9]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].this_probe_p1[10]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].this_probe_p1[11]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].this_probe_p1[12]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[14].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[14].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[14].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_gt~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[14].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_eq~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[14].genblk7.genblk3.probe_cout~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[14].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[14].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[16].this_probe_p1[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[16].this_probe_p1[2]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[16].this_probe_p1[3]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[16].this_probe_p1[4]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[16].this_probe_p1[5]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_gt~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_eq~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.genblk3.probe_cout~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[2]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[3]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[4]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[5]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[6]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[7]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[8]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[9]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[10]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[11]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[12]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[2]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[3]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[4]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[5]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[6]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[7]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[8]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[9]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[10]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[11]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[12]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[16].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[16].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[16].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_gt~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[16].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_eq~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[16].genblk7.genblk3.probe_cout~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[16].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[16].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[2]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[16].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[3]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[16].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[4]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[16].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[5]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[16].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[16].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[2]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[16].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[3]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[16].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[4]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[16].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[5]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[17].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[17].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[17].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[17].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[17].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[17].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[17].genblk7.genblk3.probe_cout~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/tu_trigger~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/cap_fifo_din_cu[24]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/cap_fifo_din_cu[25]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/cap_fifo_din_cu[34]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/cap_fifo_din_cu[35]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/cap_fifo_din_cu[36]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/cap_fifo_din_cu[37]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/cap_fifo_din_cu[38]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/cap_fifo_din_cu[39]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/cap_fifo_din_cu[87]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/cap_fifo_din_tu[24]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/cap_fifo_din_tu[25]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/cap_fifo_din_tu[34]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/cap_fifo_din_tu[35]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/cap_fifo_din_tu[36]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/cap_fifo_din_tu[37]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/cap_fifo_din_tu[38]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/cap_fifo_din_tu[39]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/cap_fifo_din_tu[87]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/curr_state[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/run_trig_p2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/run_trig_imdt_p1~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/run_trig_imdt_p2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/str_sync_wbff1~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/str_sync_wbff2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/str_sync_wbff2q~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/rdy_sync_tff1~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/rdy_sync_tff2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/rdy_sync_tff2q~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/curr_state[3]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/curr_state[2]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/curr_state[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/run_trig_p1_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/push_p2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/pop_p2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[24]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[25]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[34]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[35]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[36]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[37]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[38]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[39]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[87]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[88]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[2]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[3]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[4]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[5]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[6]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[7]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[8]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[9]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[10]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[11]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[2]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[3]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[4]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[5]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[6]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[7]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[8]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[9]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[10]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[11]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].mVideoFIFO/USER_FIFO/fifo" port: "WCLKE" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].mVideoFIFO/USER_FIFO/fifo" port: "WADDREN" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].mVideoFIFO/USER_FIFO/fifo" port: "RADDREN" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].mVideoFIFO/USER_FIFO/fifo" port: "RE" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$2" port: "WCLKE" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$2" port: "WADDREN" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$2" port: "RADDREN" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$2" port: "RE" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$12" port: "WCLKE" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$12" port: "WADDREN" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$12" port: "RADDREN" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$12" port: "RE" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$b12" port: "WCLKE" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$b12" port: "WADDREN" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$b12" port: "RADDREN" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$b12" port: "RE" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$c1" port: "WCLKE" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$c1" port: "WADDREN" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$c1" port: "RADDREN" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$c1" port: "RE" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/USER_FIFO/fifo__D$2" port: "WCLKE" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/USER_FIFO/fifo__D$2" port: "WADDREN" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/USER_FIFO/fifo__D$2" port: "RADDREN" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/USER_FIFO/fifo__D$2" port: "RE" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/USER_FIFO/fifo__D$12" port: "WCLKE" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/USER_FIFO/fifo__D$12" port: "WADDREN" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/USER_FIFO/fifo__D$12" port: "RADDREN" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/USER_FIFO/fifo__D$12" port: "RE" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/USER_FIFO/fifo__D$b12" port: "WCLKE" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/USER_FIFO/fifo__D$b12" port: "WADDREN" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/USER_FIFO/fifo__D$b12" port: "RADDREN" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/USER_FIFO/fifo__D$b12" port: "RE" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/USER_FIFO/fifo__D$c1" port: "WCLKE" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/USER_FIFO/fifo__D$c1" port: "WADDREN" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/USER_FIFO/fifo__D$c1" port: "RADDREN" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/USER_FIFO/fifo__D$c1" port: "RE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_adv7511_reg/ram" port: "RADDREN" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_adv7511_reg/ram" port: "RE" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/dff_27/i4_2" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/dff_27/i4_2" port: "A[2]" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/dff_11/i4_2" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/dff_11/i4_2" port: "A[2]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/USER_FIFO/fifo" port: "WCLKE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/USER_FIFO/fifo" port: "WADDREN" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/USER_FIFO/fifo" port: "RADDREN" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/USER_FIFO/fifo" port: "RE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoFIFO/USER_FIFO/fifo" port: "WCLKE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoFIFO/USER_FIFO/fifo" port: "WADDREN" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoFIFO/USER_FIFO/fifo" port: "RADDREN" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoFIFO/USER_FIFO/fifo" port: "RE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoFIFO/USER_FIFO/fifo" port: "WCLKE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoFIFO/USER_FIFO/fifo" port: "WADDREN" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoFIFO/USER_FIFO/fifo" port: "RADDREN" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoFIFO/USER_FIFO/fifo" port: "RE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoFIFO/USER_FIFO/fifo" port: "WCLKE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoFIFO/USER_FIFO/fifo" port: "WADDREN" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoFIFO/USER_FIFO/fifo" port: "RADDREN" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoFIFO/USER_FIFO/fifo" port: "RE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoFIFO/USER_FIFO/fifo" port: "WCLKE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoFIFO/USER_FIFO/fifo" port: "WADDREN" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoFIFO/USER_FIFO/fifo" port: "RADDREN" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoFIFO/USER_FIFO/fifo" port: "RE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoFIFO/USER_FIFO/fifo" port: "WCLKE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoFIFO/USER_FIFO/fifo" port: "WADDREN" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoFIFO/USER_FIFO/fifo" port: "RADDREN" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoFIFO/USER_FIFO/fifo" port: "RE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoFIFO/USER_FIFO/fifo" port: "WCLKE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoFIFO/USER_FIFO/fifo" port: "WADDREN" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoFIFO/USER_FIFO/fifo" port: "RADDREN" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoFIFO/USER_FIFO/fifo" port: "RE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoFIFO/USER_FIFO/fifo" port: "WCLKE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoFIFO/USER_FIFO/fifo" port: "WADDREN" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoFIFO/USER_FIFO/fifo" port: "RADDREN" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoFIFO/USER_FIFO/fifo" port: "RE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoFIFO/USER_FIFO/fifo" port: "WCLKE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoFIFO/USER_FIFO/fifo" port: "WADDREN" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoFIFO/USER_FIFO/fifo" port: "RADDREN" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoFIFO/USER_FIFO/fifo" port: "RE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoFIFO/USER_FIFO/fifo" port: "WCLKE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoFIFO/USER_FIFO/fifo" port: "WADDREN" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoFIFO/USER_FIFO/fifo" port: "RADDREN" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoFIFO/USER_FIFO/fifo" port: "RE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoFIFO/USER_FIFO/fifo" port: "WCLKE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoFIFO/USER_FIFO/fifo" port: "WADDREN" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoFIFO/USER_FIFO/fifo" port: "RADDREN" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoFIFO/USER_FIFO/fifo" port: "RE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoFIFO/USER_FIFO/fifo" port: "WCLKE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoFIFO/USER_FIFO/fifo" port: "WADDREN" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoFIFO/USER_FIFO/fifo" port: "RADDREN" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoFIFO/USER_FIFO/fifo" port: "RE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoFIFO/USER_FIFO/fifo" port: "WCLKE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoFIFO/USER_FIFO/fifo" port: "WADDREN" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoFIFO/USER_FIFO/fifo" port: "RADDREN" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoFIFO/USER_FIFO/fifo" port: "RE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoFIFO/USER_FIFO/fifo" port: "WCLKE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoFIFO/USER_FIFO/fifo" port: "WADDREN" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoFIFO/USER_FIFO/fifo" port: "RADDREN" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoFIFO/USER_FIFO/fifo" port: "RE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoFIFO/USER_FIFO/fifo" port: "WCLKE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoFIFO/USER_FIFO/fifo" port: "WADDREN" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoFIFO/USER_FIFO/fifo" port: "RADDREN" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoFIFO/USER_FIFO/fifo" port: "RE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoFIFO/USER_FIFO/fifo" port: "WCLKE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoFIFO/USER_FIFO/fifo" port: "WADDREN" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoFIFO/USER_FIFO/fifo" port: "RADDREN" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoFIFO/USER_FIFO/fifo" port: "RE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$2" port: "WCLKE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$2" port: "WADDREN" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$2" port: "RADDREN" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i20_2" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i20_2" port: "A[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i30_2" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i30_2" port: "A[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i34_2" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i34_2" port: "A[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i50_2" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i50_2" port: "A[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i60_2" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i60_2" port: "A[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i70_2" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i70_2" port: "A[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i80_2" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i80_2" port: "A[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i87_2" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i87_2" port: "A[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i9_2" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i9_2" port: "A[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i1_2" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i1_2" port: "A[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i11_2" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i11_2" port: "A[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i12_2" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i12_2" port: "A[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i13_2" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i13_2" port: "A[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i14_2" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i14_2" port: "A[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i15_2" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i15_2" port: "A[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i16_2" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i16_2" port: "A[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i17_2" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i17_2" port: "A[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i18_2" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i18_2" port: "A[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i19_2" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i19_2" port: "A[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i2_2" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i2_2" port: "A[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i21_2" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i21_2" port: "A[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i22_2" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i22_2" port: "A[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i23_2" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i23_2" port: "A[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i24_2" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i24_2" port: "A[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i27_2" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i27_2" port: "A[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i28_2" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i28_2" port: "A[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i29_2" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i29_2" port: "A[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i3_2" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i3_2" port: "A[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i31_2" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i31_2" port: "A[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i32_2" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i32_2" port: "A[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i33_2" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i33_2" port: "A[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i4_2" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i4_2" port: "A[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i41_2" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i41_2" port: "A[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i42_2" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i42_2" port: "A[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i43_2" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i43_2" port: "A[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i44_2" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i44_2" port: "A[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i45_2" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i45_2" port: "A[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i46_2" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i46_2" port: "A[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i47_2" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i47_2" port: "A[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i48_2" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i48_2" port: "A[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i49_2" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i49_2" port: "A[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i5_2" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i5_2" port: "A[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i51_2" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i51_2" port: "A[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i52_2" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i52_2" port: "A[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i53_2" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i53_2" port: "A[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i54_2" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i54_2" port: "A[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i55_2" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i55_2" port: "A[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i56_2" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i56_2" port: "A[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i57_2" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i57_2" port: "A[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i58_2" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i58_2" port: "A[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i59_2" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i59_2" port: "A[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i6_2" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i6_2" port: "A[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i61_2" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i61_2" port: "A[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i62_2" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i62_2" port: "A[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i63_2" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i63_2" port: "A[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i64_2" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i64_2" port: "A[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i65_2" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i65_2" port: "A[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i66_2" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i66_2" port: "A[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i67_2" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i67_2" port: "A[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i68_2" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i68_2" port: "A[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i69_2" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i69_2" port: "A[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i7_2" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i7_2" port: "A[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i71_2" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i71_2" port: "A[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i72_2" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i72_2" port: "A[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i73_2" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i73_2" port: "A[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i74_2" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i74_2" port: "A[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i75_2" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i75_2" port: "A[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i76_2" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i76_2" port: "A[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i77_2" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i77_2" port: "A[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i78_2" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i78_2" port: "A[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i79_2" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i79_2" port: "A[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i8_2" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i8_2" port: "A[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i81_2" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i81_2" port: "A[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i82_2" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i82_2" port: "A[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i83_2" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i83_2" port: "A[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i84_2" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i84_2" port: "A[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i85_2" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i85_2" port: "A[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i86_2" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i86_2" port: "A[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i10_2" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i10_2" port: "A[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$12" port: "WCLKE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$12" port: "WADDREN" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$12" port: "RADDREN" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b12" port: "WCLKE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b12" port: "WADDREN" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b12" port: "RADDREN" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c12" port: "WCLKE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c12" port: "WADDREN" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c12" port: "RADDREN" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$d12" port: "WCLKE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$d12" port: "WADDREN" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$d12" port: "RADDREN" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$e12" port: "WCLKE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$e12" port: "WADDREN" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$e12" port: "RADDREN" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$f12" port: "WCLKE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$f12" port: "WADDREN" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$f12" port: "RADDREN" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$g12" port: "WCLKE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$g12" port: "WADDREN" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$g12" port: "RADDREN" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$h12" port: "WCLKE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$h12" port: "WADDREN" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$h12" port: "RADDREN" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$i12" port: "WCLKE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$i12" port: "WADDREN" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$i12" port: "RADDREN" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$j12" port: "WCLKE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$j12" port: "WADDREN" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$j12" port: "RADDREN" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$k12" port: "WCLKE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$k12" port: "WADDREN" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$k12" port: "RADDREN" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$l12" port: "WCLKE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$l12" port: "WADDREN" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$l12" port: "RADDREN" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$m12" port: "WCLKE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$m12" port: "WADDREN" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$m12" port: "RADDREN" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$n12" port: "WCLKE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$n12" port: "WADDREN" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$n12" port: "RADDREN" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$o12" port: "WCLKE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$o12" port: "WADDREN" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$o12" port: "RADDREN" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$p12" port: "WCLKE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$p12" port: "WADDREN" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$p12" port: "RADDREN" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$q12" port: "WCLKE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$q12" port: "WADDREN" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$q12" port: "RADDREN" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$r12" port: "WCLKE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$r12" port: "WADDREN" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$r12" port: "RADDREN" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$s12" port: "WCLKE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$s12" port: "WADDREN" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$s12" port: "RADDREN" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$t12" port: "WCLKE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$t12" port: "WADDREN" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$t12" port: "RADDREN" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$u12" port: "WCLKE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$u12" port: "WADDREN" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$u12" port: "RADDREN" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$v12" port: "WCLKE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$v12" port: "WADDREN" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$v12" port: "RADDREN" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$w12" port: "WCLKE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$w12" port: "WADDREN" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$w12" port: "RADDREN" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$x12" port: "WCLKE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$x12" port: "WADDREN" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$x12" port: "RADDREN" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$y12" port: "WCLKE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$y12" port: "WADDREN" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$y12" port: "RADDREN" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$z12" port: "WCLKE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$z12" port: "WADDREN" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$z12" port: "RADDREN" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$A12" port: "WCLKE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$A12" port: "WADDREN" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$A12" port: "RADDREN" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$B12" port: "WCLKE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$B12" port: "WADDREN" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$B12" port: "RADDREN" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$C12" port: "WCLKE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$C12" port: "WADDREN" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$C12" port: "RADDREN" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$D12" port: "WCLKE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$D12" port: "WADDREN" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$D12" port: "RADDREN" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$E12" port: "WCLKE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$E12" port: "WADDREN" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$E12" port: "RADDREN" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$F12" port: "WCLKE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$F12" port: "WADDREN" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$F12" port: "RADDREN" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$G12" port: "WCLKE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$G12" port: "WADDREN" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$G12" port: "RADDREN" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$H12" port: "WCLKE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$H12" port: "WADDREN" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$H12" port: "RADDREN" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$I12" port: "WCLKE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$I12" port: "WADDREN" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$I12" port: "RADDREN" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$J12" port: "WCLKE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$J12" port: "WADDREN" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$J12" port: "RADDREN" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$K12" port: "WCLKE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$K12" port: "WADDREN" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$K12" port: "RADDREN" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$L12" port: "WCLKE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$L12" port: "WADDREN" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$L12" port: "RADDREN" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$M12" port: "WCLKE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$M12" port: "WADDREN" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$M12" port: "RADDREN" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$N12" port: "WCLKE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$N12" port: "WADDREN" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$N12" port: "RADDREN" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$O12" port: "WCLKE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$O12" port: "WADDREN" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$O12" port: "RADDREN" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$P12" port: "WCLKE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$P12" port: "WADDREN" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$P12" port: "RADDREN" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$Q12" port: "WCLKE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$Q12" port: "WADDREN" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$Q12" port: "RADDREN" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$R1" port: "WCLKE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$R1" port: "WADDREN" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$R1" port: "RADDREN" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/sub_43/add_2/i2" port: "I1" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/sub_18/add_2/i2" port: "I1" }
	terminal	{ cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "CE" }
 }
net {
	name: "gnd"
	type: CONSTANT
	terminal	{ cell: "GND" port: "out" }
	terminal	{ cell: "MipiDphyRx1_TX_REQUEST_ESC" port: "outpad" }
	terminal	{ cell: "MipiDphyRx1_TURN_REQUEST" port: "outpad" }
	terminal	{ cell: "MipiDphyRx1_FORCE_RX_MODE" port: "outpad" }
	terminal	{ cell: "MipiDphyRx1_TX_TRIGGER_ESC[3]" port: "outpad" }
	terminal	{ cell: "MipiDphyRx1_TX_TRIGGER_ESC[2]" port: "outpad" }
	terminal	{ cell: "MipiDphyRx1_TX_TRIGGER_ESC[1]" port: "outpad" }
	terminal	{ cell: "MipiDphyRx1_TX_TRIGGER_ESC[0]" port: "outpad" }
	terminal	{ cell: "MipiDphyRx1_TX_LPDT_ESC" port: "outpad" }
	terminal	{ cell: "MipiDphyRx1_TX_DATA_ESC[7]" port: "outpad" }
	terminal	{ cell: "MipiDphyRx1_TX_DATA_ESC[6]" port: "outpad" }
	terminal	{ cell: "MipiDphyRx1_TX_DATA_ESC[5]" port: "outpad" }
	terminal	{ cell: "MipiDphyRx1_TX_DATA_ESC[4]" port: "outpad" }
	terminal	{ cell: "MipiDphyRx1_TX_DATA_ESC[3]" port: "outpad" }
	terminal	{ cell: "MipiDphyRx1_TX_DATA_ESC[2]" port: "outpad" }
	terminal	{ cell: "MipiDphyRx1_TX_DATA_ESC[1]" port: "outpad" }
	terminal	{ cell: "MipiDphyRx1_TX_DATA_ESC[0]" port: "outpad" }
	terminal	{ cell: "MipiDphyRx1_TX_VALID_ESC" port: "outpad" }
	terminal	{ cell: "MipiDphyRx1_TX_READY_ESC" port: "outpad" }
	terminal	{ cell: "MipiDphyRx1_TX_ULPS_ESC" port: "outpad" }
	terminal	{ cell: "MipiDphyRx1_TX_ULPS_EXIT" port: "outpad" }
	terminal	{ cell: "MipiDphyRx1_TX_CLK_ESC" port: "outpad" }
	terminal	{ cell: "DDR_CFG_PHY_RSTN" port: "outpad" }
	terminal	{ cell: "DDR_CFG_RST" port: "outpad" }
	terminal	{ cell: "DDR_CFG_START" port: "outpad" }
	terminal	{ cell: "DDR_CFG_SEL" port: "outpad" }
	terminal	{ cell: "DDR_ARST_0" port: "outpad" }
	terminal	{ cell: "DDR_ARADDR_0[32]" port: "outpad" }
	terminal	{ cell: "DDR_ARADDR_0[31]" port: "outpad" }
	terminal	{ cell: "DDR_ARADDR_0[30]" port: "outpad" }
	terminal	{ cell: "DDR_ARADDR_0[29]" port: "outpad" }
	terminal	{ cell: "DDR_ARADDR_0[28]" port: "outpad" }
	terminal	{ cell: "DDR_ARADDR_0[27]" port: "outpad" }
	terminal	{ cell: "DDR_ARADDR_0[26]" port: "outpad" }
	terminal	{ cell: "DDR_ARADDR_0[25]" port: "outpad" }
	terminal	{ cell: "DDR_ARADDR_0[24]" port: "outpad" }
	terminal	{ cell: "DDR_ARADDR_0[23]" port: "outpad" }
	terminal	{ cell: "DDR_ARADDR_0[22]" port: "outpad" }
	terminal	{ cell: "DDR_ARADDR_0[21]" port: "outpad" }
	terminal	{ cell: "DDR_ARADDR_0[20]" port: "outpad" }
	terminal	{ cell: "DDR_ARADDR_0[19]" port: "outpad" }
	terminal	{ cell: "DDR_ARADDR_0[18]" port: "outpad" }
	terminal	{ cell: "DDR_ARADDR_0[17]" port: "outpad" }
	terminal	{ cell: "DDR_ARADDR_0[16]" port: "outpad" }
	terminal	{ cell: "DDR_ARADDR_0[15]" port: "outpad" }
	terminal	{ cell: "DDR_ARADDR_0[14]" port: "outpad" }
	terminal	{ cell: "DDR_ARADDR_0[13]" port: "outpad" }
	terminal	{ cell: "DDR_ARADDR_0[12]" port: "outpad" }
	terminal	{ cell: "DDR_ARADDR_0[11]" port: "outpad" }
	terminal	{ cell: "DDR_ARADDR_0[10]" port: "outpad" }
	terminal	{ cell: "DDR_ARADDR_0[9]" port: "outpad" }
	terminal	{ cell: "DDR_ARADDR_0[8]" port: "outpad" }
	terminal	{ cell: "DDR_ARADDR_0[7]" port: "outpad" }
	terminal	{ cell: "DDR_ARADDR_0[6]" port: "outpad" }
	terminal	{ cell: "DDR_ARADDR_0[5]" port: "outpad" }
	terminal	{ cell: "DDR_ARADDR_0[4]" port: "outpad" }
	terminal	{ cell: "DDR_ARADDR_0[3]" port: "outpad" }
	terminal	{ cell: "DDR_ARADDR_0[2]" port: "outpad" }
	terminal	{ cell: "DDR_ARADDR_0[1]" port: "outpad" }
	terminal	{ cell: "DDR_ARADDR_0[0]" port: "outpad" }
	terminal	{ cell: "DDR_ARBURST_0[1]" port: "outpad" }
	terminal	{ cell: "DDR_ARBURST_0[0]" port: "outpad" }
	terminal	{ cell: "DDR_ARID_0[5]" port: "outpad" }
	terminal	{ cell: "DDR_ARID_0[4]" port: "outpad" }
	terminal	{ cell: "DDR_ARID_0[3]" port: "outpad" }
	terminal	{ cell: "DDR_ARID_0[2]" port: "outpad" }
	terminal	{ cell: "DDR_ARID_0[1]" port: "outpad" }
	terminal	{ cell: "DDR_ARID_0[0]" port: "outpad" }
	terminal	{ cell: "DDR_ARLEN_0[7]" port: "outpad" }
	terminal	{ cell: "DDR_ARLEN_0[6]" port: "outpad" }
	terminal	{ cell: "DDR_ARLEN_0[5]" port: "outpad" }
	terminal	{ cell: "DDR_ARLEN_0[4]" port: "outpad" }
	terminal	{ cell: "DDR_ARLEN_0[3]" port: "outpad" }
	terminal	{ cell: "DDR_ARLEN_0[2]" port: "outpad" }
	terminal	{ cell: "DDR_ARLEN_0[1]" port: "outpad" }
	terminal	{ cell: "DDR_ARLEN_0[0]" port: "outpad" }
	terminal	{ cell: "DDR_ARSIZE_0[2]" port: "outpad" }
	terminal	{ cell: "DDR_ARSIZE_0[1]" port: "outpad" }
	terminal	{ cell: "DDR_ARSIZE_0[0]" port: "outpad" }
	terminal	{ cell: "DDR_ARVALID_0" port: "outpad" }
	terminal	{ cell: "DDR_ARLOCK_0" port: "outpad" }
	terminal	{ cell: "DDR_ARAPCMD_0" port: "outpad" }
	terminal	{ cell: "DDR_ARQOS_0" port: "outpad" }
	terminal	{ cell: "DDR_AWADDR_0[32]" port: "outpad" }
	terminal	{ cell: "DDR_AWADDR_0[31]" port: "outpad" }
	terminal	{ cell: "DDR_AWADDR_0[30]" port: "outpad" }
	terminal	{ cell: "DDR_AWADDR_0[29]" port: "outpad" }
	terminal	{ cell: "DDR_AWADDR_0[28]" port: "outpad" }
	terminal	{ cell: "DDR_AWADDR_0[27]" port: "outpad" }
	terminal	{ cell: "DDR_AWADDR_0[26]" port: "outpad" }
	terminal	{ cell: "DDR_AWADDR_0[25]" port: "outpad" }
	terminal	{ cell: "DDR_AWADDR_0[24]" port: "outpad" }
	terminal	{ cell: "DDR_AWADDR_0[23]" port: "outpad" }
	terminal	{ cell: "DDR_AWADDR_0[22]" port: "outpad" }
	terminal	{ cell: "DDR_AWADDR_0[21]" port: "outpad" }
	terminal	{ cell: "DDR_AWADDR_0[20]" port: "outpad" }
	terminal	{ cell: "DDR_AWADDR_0[19]" port: "outpad" }
	terminal	{ cell: "DDR_AWADDR_0[18]" port: "outpad" }
	terminal	{ cell: "DDR_AWADDR_0[17]" port: "outpad" }
	terminal	{ cell: "DDR_AWADDR_0[16]" port: "outpad" }
	terminal	{ cell: "DDR_AWADDR_0[15]" port: "outpad" }
	terminal	{ cell: "DDR_AWADDR_0[14]" port: "outpad" }
	terminal	{ cell: "DDR_AWADDR_0[13]" port: "outpad" }
	terminal	{ cell: "DDR_AWADDR_0[12]" port: "outpad" }
	terminal	{ cell: "DDR_AWADDR_0[11]" port: "outpad" }
	terminal	{ cell: "DDR_AWADDR_0[10]" port: "outpad" }
	terminal	{ cell: "DDR_AWADDR_0[9]" port: "outpad" }
	terminal	{ cell: "DDR_AWADDR_0[8]" port: "outpad" }
	terminal	{ cell: "DDR_AWADDR_0[7]" port: "outpad" }
	terminal	{ cell: "DDR_AWADDR_0[6]" port: "outpad" }
	terminal	{ cell: "DDR_AWADDR_0[5]" port: "outpad" }
	terminal	{ cell: "DDR_AWADDR_0[4]" port: "outpad" }
	terminal	{ cell: "DDR_AWADDR_0[3]" port: "outpad" }
	terminal	{ cell: "DDR_AWADDR_0[2]" port: "outpad" }
	terminal	{ cell: "DDR_AWADDR_0[1]" port: "outpad" }
	terminal	{ cell: "DDR_AWADDR_0[0]" port: "outpad" }
	terminal	{ cell: "DDR_AWBURST_0[1]" port: "outpad" }
	terminal	{ cell: "DDR_AWBURST_0[0]" port: "outpad" }
	terminal	{ cell: "DDR_AWID_0[5]" port: "outpad" }
	terminal	{ cell: "DDR_AWID_0[4]" port: "outpad" }
	terminal	{ cell: "DDR_AWID_0[3]" port: "outpad" }
	terminal	{ cell: "DDR_AWID_0[2]" port: "outpad" }
	terminal	{ cell: "DDR_AWID_0[1]" port: "outpad" }
	terminal	{ cell: "DDR_AWID_0[0]" port: "outpad" }
	terminal	{ cell: "DDR_AWLEN_0[7]" port: "outpad" }
	terminal	{ cell: "DDR_AWLEN_0[6]" port: "outpad" }
	terminal	{ cell: "DDR_AWLEN_0[5]" port: "outpad" }
	terminal	{ cell: "DDR_AWLEN_0[4]" port: "outpad" }
	terminal	{ cell: "DDR_AWLEN_0[3]" port: "outpad" }
	terminal	{ cell: "DDR_AWLEN_0[2]" port: "outpad" }
	terminal	{ cell: "DDR_AWLEN_0[1]" port: "outpad" }
	terminal	{ cell: "DDR_AWLEN_0[0]" port: "outpad" }
	terminal	{ cell: "DDR_AWSIZE_0[2]" port: "outpad" }
	terminal	{ cell: "DDR_AWSIZE_0[1]" port: "outpad" }
	terminal	{ cell: "DDR_AWSIZE_0[0]" port: "outpad" }
	terminal	{ cell: "DDR_AWVALID_0" port: "outpad" }
	terminal	{ cell: "DDR_AWLOCK_0" port: "outpad" }
	terminal	{ cell: "DDR_AWAPCMD_0" port: "outpad" }
	terminal	{ cell: "DDR_AWQOS_0" port: "outpad" }
	terminal	{ cell: "DDR_AWCACHE_0[3]" port: "outpad" }
	terminal	{ cell: "DDR_AWCACHE_0[2]" port: "outpad" }
	terminal	{ cell: "DDR_AWCACHE_0[1]" port: "outpad" }
	terminal	{ cell: "DDR_AWCACHE_0[0]" port: "outpad" }
	terminal	{ cell: "DDR_AWALLSTRB_0" port: "outpad" }
	terminal	{ cell: "DDR_AWCOBUF_0" port: "outpad" }
	terminal	{ cell: "DDR_BREADY_0" port: "outpad" }
	terminal	{ cell: "DDR_RREADY_0" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[511]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[510]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[509]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[508]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[507]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[506]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[505]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[504]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[503]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[502]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[501]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[500]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[499]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[498]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[497]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[496]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[495]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[494]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[493]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[492]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[491]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[490]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[489]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[488]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[487]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[486]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[485]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[484]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[483]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[482]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[481]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[480]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[479]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[478]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[477]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[476]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[475]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[474]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[473]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[472]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[471]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[470]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[469]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[468]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[467]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[466]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[465]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[464]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[463]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[462]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[461]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[460]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[459]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[458]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[457]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[456]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[455]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[454]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[453]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[452]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[451]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[450]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[449]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[448]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[447]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[446]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[445]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[444]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[443]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[442]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[441]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[440]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[439]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[438]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[437]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[436]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[435]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[434]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[433]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[432]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[431]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[430]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[429]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[428]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[427]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[426]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[425]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[424]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[423]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[422]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[421]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[420]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[419]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[418]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[417]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[416]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[415]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[414]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[413]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[412]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[411]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[410]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[409]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[408]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[407]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[406]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[405]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[404]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[403]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[402]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[401]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[400]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[399]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[398]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[397]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[396]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[395]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[394]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[393]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[392]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[391]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[390]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[389]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[388]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[387]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[386]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[385]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[384]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[383]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[382]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[381]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[380]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[379]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[378]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[377]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[376]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[375]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[374]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[373]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[372]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[371]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[370]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[369]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[368]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[367]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[366]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[365]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[364]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[363]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[362]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[361]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[360]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[359]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[358]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[357]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[356]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[355]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[354]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[353]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[352]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[351]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[350]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[349]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[348]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[347]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[346]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[345]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[344]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[343]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[342]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[341]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[340]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[339]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[338]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[337]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[336]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[335]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[334]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[333]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[332]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[331]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[330]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[329]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[328]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[327]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[326]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[325]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[324]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[323]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[322]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[321]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[320]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[319]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[318]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[317]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[316]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[315]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[314]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[313]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[312]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[311]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[310]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[309]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[308]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[307]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[306]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[305]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[304]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[303]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[302]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[301]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[300]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[299]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[298]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[297]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[296]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[295]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[294]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[293]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[292]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[291]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[290]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[289]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[288]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[287]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[286]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[285]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[284]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[283]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[282]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[281]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[280]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[279]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[278]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[277]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[276]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[275]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[274]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[273]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[272]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[271]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[270]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[269]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[268]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[267]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[266]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[265]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[264]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[263]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[262]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[261]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[260]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[259]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[258]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[257]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[256]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[255]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[254]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[253]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[252]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[251]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[250]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[249]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[248]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[247]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[246]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[245]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[244]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[243]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[242]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[241]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[240]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[239]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[238]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[237]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[236]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[235]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[234]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[233]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[232]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[231]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[230]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[229]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[228]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[227]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[226]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[225]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[224]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[223]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[222]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[221]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[220]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[219]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[218]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[217]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[216]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[215]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[214]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[213]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[212]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[211]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[210]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[209]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[208]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[207]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[206]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[205]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[204]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[203]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[202]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[201]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[200]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[199]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[198]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[197]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[196]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[195]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[194]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[193]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[192]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[191]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[190]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[189]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[188]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[187]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[186]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[185]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[184]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[183]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[182]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[181]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[180]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[179]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[178]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[177]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[176]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[175]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[174]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[173]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[172]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[171]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[170]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[169]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[168]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[167]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[166]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[165]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[164]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[163]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[162]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[161]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[160]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[159]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[158]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[157]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[156]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[155]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[154]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[153]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[152]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[151]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[150]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[149]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[148]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[147]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[146]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[145]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[144]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[143]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[142]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[141]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[140]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[139]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[138]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[137]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[136]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[135]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[134]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[133]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[132]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[131]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[130]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[129]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[128]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[127]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[126]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[125]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[124]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[123]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[122]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[121]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[120]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[119]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[118]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[117]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[116]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[115]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[114]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[113]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[112]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[111]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[110]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[109]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[108]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[107]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[106]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[105]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[104]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[103]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[102]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[101]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[100]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[99]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[98]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[97]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[96]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[95]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[94]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[93]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[92]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[91]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[90]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[89]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[88]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[87]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[86]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[85]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[84]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[83]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[82]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[81]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[80]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[79]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[78]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[77]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[76]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[75]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[74]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[73]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[72]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[71]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[70]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[69]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[68]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[67]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[66]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[65]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[64]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[63]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[62]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[61]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[60]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[59]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[58]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[57]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[56]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[55]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[54]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[53]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[52]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[51]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[50]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[49]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[48]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[47]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[46]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[45]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[44]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[43]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[42]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[41]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[40]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[39]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[38]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[37]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[36]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[35]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[34]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[33]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[32]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[31]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[30]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[29]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[28]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[27]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[26]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[25]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[24]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[23]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[22]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[21]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[20]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[19]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[18]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[17]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[16]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[15]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[14]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[13]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[12]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[11]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[10]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[9]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[8]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[7]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[6]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[5]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[4]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[3]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[2]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[1]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_0[0]" port: "outpad" }
	terminal	{ cell: "DDR_WLAST_0" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_0[63]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_0[62]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_0[61]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_0[60]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_0[59]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_0[58]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_0[57]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_0[56]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_0[55]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_0[54]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_0[53]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_0[52]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_0[51]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_0[50]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_0[49]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_0[48]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_0[47]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_0[46]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_0[45]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_0[44]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_0[43]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_0[42]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_0[41]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_0[40]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_0[39]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_0[38]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_0[37]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_0[36]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_0[35]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_0[34]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_0[33]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_0[32]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_0[31]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_0[30]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_0[29]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_0[28]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_0[27]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_0[26]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_0[25]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_0[24]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_0[23]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_0[22]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_0[21]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_0[20]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_0[19]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_0[18]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_0[17]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_0[16]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_0[15]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_0[14]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_0[13]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_0[12]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_0[11]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_0[10]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_0[9]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_0[8]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_0[7]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_0[6]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_0[5]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_0[4]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_0[3]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_0[2]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_0[1]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_0[0]" port: "outpad" }
	terminal	{ cell: "DDR_WVALID_0" port: "outpad" }
	terminal	{ cell: "DDR_ARST_1" port: "outpad" }
	terminal	{ cell: "DDR_ARADDR_1[32]" port: "outpad" }
	terminal	{ cell: "DDR_ARADDR_1[31]" port: "outpad" }
	terminal	{ cell: "DDR_ARADDR_1[30]" port: "outpad" }
	terminal	{ cell: "DDR_ARADDR_1[29]" port: "outpad" }
	terminal	{ cell: "DDR_ARADDR_1[28]" port: "outpad" }
	terminal	{ cell: "DDR_ARADDR_1[27]" port: "outpad" }
	terminal	{ cell: "DDR_ARADDR_1[26]" port: "outpad" }
	terminal	{ cell: "DDR_ARADDR_1[25]" port: "outpad" }
	terminal	{ cell: "DDR_ARADDR_1[24]" port: "outpad" }
	terminal	{ cell: "DDR_ARADDR_1[23]" port: "outpad" }
	terminal	{ cell: "DDR_ARADDR_1[22]" port: "outpad" }
	terminal	{ cell: "DDR_ARADDR_1[21]" port: "outpad" }
	terminal	{ cell: "DDR_ARADDR_1[20]" port: "outpad" }
	terminal	{ cell: "DDR_ARADDR_1[19]" port: "outpad" }
	terminal	{ cell: "DDR_ARADDR_1[18]" port: "outpad" }
	terminal	{ cell: "DDR_ARADDR_1[17]" port: "outpad" }
	terminal	{ cell: "DDR_ARADDR_1[16]" port: "outpad" }
	terminal	{ cell: "DDR_ARADDR_1[15]" port: "outpad" }
	terminal	{ cell: "DDR_ARADDR_1[14]" port: "outpad" }
	terminal	{ cell: "DDR_ARADDR_1[13]" port: "outpad" }
	terminal	{ cell: "DDR_ARADDR_1[12]" port: "outpad" }
	terminal	{ cell: "DDR_ARADDR_1[11]" port: "outpad" }
	terminal	{ cell: "DDR_ARADDR_1[10]" port: "outpad" }
	terminal	{ cell: "DDR_ARADDR_1[9]" port: "outpad" }
	terminal	{ cell: "DDR_ARADDR_1[8]" port: "outpad" }
	terminal	{ cell: "DDR_ARADDR_1[7]" port: "outpad" }
	terminal	{ cell: "DDR_ARADDR_1[6]" port: "outpad" }
	terminal	{ cell: "DDR_ARADDR_1[5]" port: "outpad" }
	terminal	{ cell: "DDR_ARADDR_1[4]" port: "outpad" }
	terminal	{ cell: "DDR_ARADDR_1[3]" port: "outpad" }
	terminal	{ cell: "DDR_ARADDR_1[2]" port: "outpad" }
	terminal	{ cell: "DDR_ARADDR_1[1]" port: "outpad" }
	terminal	{ cell: "DDR_ARADDR_1[0]" port: "outpad" }
	terminal	{ cell: "DDR_ARBURST_1[1]" port: "outpad" }
	terminal	{ cell: "DDR_ARBURST_1[0]" port: "outpad" }
	terminal	{ cell: "DDR_ARID_1[5]" port: "outpad" }
	terminal	{ cell: "DDR_ARID_1[4]" port: "outpad" }
	terminal	{ cell: "DDR_ARID_1[3]" port: "outpad" }
	terminal	{ cell: "DDR_ARID_1[2]" port: "outpad" }
	terminal	{ cell: "DDR_ARID_1[1]" port: "outpad" }
	terminal	{ cell: "DDR_ARID_1[0]" port: "outpad" }
	terminal	{ cell: "DDR_ARLEN_1[7]" port: "outpad" }
	terminal	{ cell: "DDR_ARLEN_1[6]" port: "outpad" }
	terminal	{ cell: "DDR_ARLEN_1[5]" port: "outpad" }
	terminal	{ cell: "DDR_ARLEN_1[4]" port: "outpad" }
	terminal	{ cell: "DDR_ARLEN_1[3]" port: "outpad" }
	terminal	{ cell: "DDR_ARLEN_1[2]" port: "outpad" }
	terminal	{ cell: "DDR_ARLEN_1[1]" port: "outpad" }
	terminal	{ cell: "DDR_ARLEN_1[0]" port: "outpad" }
	terminal	{ cell: "DDR_ARSIZE_1[2]" port: "outpad" }
	terminal	{ cell: "DDR_ARSIZE_1[1]" port: "outpad" }
	terminal	{ cell: "DDR_ARSIZE_1[0]" port: "outpad" }
	terminal	{ cell: "DDR_ARVALID_1" port: "outpad" }
	terminal	{ cell: "DDR_ARLOCK_1" port: "outpad" }
	terminal	{ cell: "DDR_ARAPCMD_1" port: "outpad" }
	terminal	{ cell: "DDR_ARQOS_1" port: "outpad" }
	terminal	{ cell: "DDR_AWADDR_1[32]" port: "outpad" }
	terminal	{ cell: "DDR_AWADDR_1[31]" port: "outpad" }
	terminal	{ cell: "DDR_AWADDR_1[30]" port: "outpad" }
	terminal	{ cell: "DDR_AWADDR_1[29]" port: "outpad" }
	terminal	{ cell: "DDR_AWADDR_1[28]" port: "outpad" }
	terminal	{ cell: "DDR_AWADDR_1[27]" port: "outpad" }
	terminal	{ cell: "DDR_AWADDR_1[26]" port: "outpad" }
	terminal	{ cell: "DDR_AWADDR_1[25]" port: "outpad" }
	terminal	{ cell: "DDR_AWADDR_1[24]" port: "outpad" }
	terminal	{ cell: "DDR_AWADDR_1[23]" port: "outpad" }
	terminal	{ cell: "DDR_AWADDR_1[22]" port: "outpad" }
	terminal	{ cell: "DDR_AWADDR_1[21]" port: "outpad" }
	terminal	{ cell: "DDR_AWADDR_1[20]" port: "outpad" }
	terminal	{ cell: "DDR_AWADDR_1[19]" port: "outpad" }
	terminal	{ cell: "DDR_AWADDR_1[18]" port: "outpad" }
	terminal	{ cell: "DDR_AWADDR_1[17]" port: "outpad" }
	terminal	{ cell: "DDR_AWADDR_1[16]" port: "outpad" }
	terminal	{ cell: "DDR_AWADDR_1[15]" port: "outpad" }
	terminal	{ cell: "DDR_AWADDR_1[14]" port: "outpad" }
	terminal	{ cell: "DDR_AWADDR_1[13]" port: "outpad" }
	terminal	{ cell: "DDR_AWADDR_1[12]" port: "outpad" }
	terminal	{ cell: "DDR_AWADDR_1[11]" port: "outpad" }
	terminal	{ cell: "DDR_AWADDR_1[10]" port: "outpad" }
	terminal	{ cell: "DDR_AWADDR_1[9]" port: "outpad" }
	terminal	{ cell: "DDR_AWADDR_1[8]" port: "outpad" }
	terminal	{ cell: "DDR_AWADDR_1[7]" port: "outpad" }
	terminal	{ cell: "DDR_AWADDR_1[6]" port: "outpad" }
	terminal	{ cell: "DDR_AWADDR_1[5]" port: "outpad" }
	terminal	{ cell: "DDR_AWADDR_1[4]" port: "outpad" }
	terminal	{ cell: "DDR_AWADDR_1[3]" port: "outpad" }
	terminal	{ cell: "DDR_AWADDR_1[2]" port: "outpad" }
	terminal	{ cell: "DDR_AWADDR_1[1]" port: "outpad" }
	terminal	{ cell: "DDR_AWADDR_1[0]" port: "outpad" }
	terminal	{ cell: "DDR_AWBURST_1[1]" port: "outpad" }
	terminal	{ cell: "DDR_AWBURST_1[0]" port: "outpad" }
	terminal	{ cell: "DDR_AWID_1[5]" port: "outpad" }
	terminal	{ cell: "DDR_AWID_1[4]" port: "outpad" }
	terminal	{ cell: "DDR_AWID_1[3]" port: "outpad" }
	terminal	{ cell: "DDR_AWID_1[2]" port: "outpad" }
	terminal	{ cell: "DDR_AWID_1[1]" port: "outpad" }
	terminal	{ cell: "DDR_AWID_1[0]" port: "outpad" }
	terminal	{ cell: "DDR_AWLEN_1[7]" port: "outpad" }
	terminal	{ cell: "DDR_AWLEN_1[6]" port: "outpad" }
	terminal	{ cell: "DDR_AWLEN_1[5]" port: "outpad" }
	terminal	{ cell: "DDR_AWLEN_1[4]" port: "outpad" }
	terminal	{ cell: "DDR_AWLEN_1[3]" port: "outpad" }
	terminal	{ cell: "DDR_AWLEN_1[2]" port: "outpad" }
	terminal	{ cell: "DDR_AWLEN_1[1]" port: "outpad" }
	terminal	{ cell: "DDR_AWLEN_1[0]" port: "outpad" }
	terminal	{ cell: "DDR_AWSIZE_1[2]" port: "outpad" }
	terminal	{ cell: "DDR_AWSIZE_1[1]" port: "outpad" }
	terminal	{ cell: "DDR_AWSIZE_1[0]" port: "outpad" }
	terminal	{ cell: "DDR_AWVALID_1" port: "outpad" }
	terminal	{ cell: "DDR_AWLOCK_1" port: "outpad" }
	terminal	{ cell: "DDR_AWAPCMD_1" port: "outpad" }
	terminal	{ cell: "DDR_AWQOS_1" port: "outpad" }
	terminal	{ cell: "DDR_AWCACHE_1[3]" port: "outpad" }
	terminal	{ cell: "DDR_AWCACHE_1[2]" port: "outpad" }
	terminal	{ cell: "DDR_AWCACHE_1[1]" port: "outpad" }
	terminal	{ cell: "DDR_AWCACHE_1[0]" port: "outpad" }
	terminal	{ cell: "DDR_AWALLSTRB_1" port: "outpad" }
	terminal	{ cell: "DDR_AWCOBUF_1" port: "outpad" }
	terminal	{ cell: "DDR_BREADY_1" port: "outpad" }
	terminal	{ cell: "DDR_RREADY_1" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[511]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[510]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[509]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[508]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[507]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[506]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[505]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[504]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[503]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[502]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[501]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[500]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[499]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[498]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[497]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[496]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[495]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[494]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[493]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[492]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[491]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[490]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[489]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[488]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[487]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[486]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[485]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[484]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[483]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[482]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[481]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[480]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[479]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[478]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[477]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[476]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[475]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[474]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[473]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[472]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[471]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[470]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[469]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[468]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[467]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[466]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[465]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[464]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[463]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[462]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[461]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[460]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[459]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[458]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[457]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[456]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[455]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[454]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[453]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[452]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[451]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[450]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[449]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[448]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[447]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[446]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[445]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[444]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[443]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[442]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[441]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[440]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[439]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[438]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[437]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[436]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[435]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[434]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[433]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[432]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[431]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[430]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[429]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[428]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[427]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[426]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[425]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[424]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[423]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[422]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[421]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[420]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[419]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[418]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[417]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[416]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[415]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[414]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[413]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[412]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[411]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[410]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[409]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[408]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[407]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[406]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[405]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[404]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[403]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[402]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[401]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[400]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[399]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[398]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[397]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[396]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[395]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[394]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[393]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[392]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[391]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[390]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[389]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[388]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[387]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[386]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[385]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[384]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[383]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[382]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[381]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[380]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[379]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[378]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[377]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[376]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[375]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[374]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[373]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[372]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[371]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[370]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[369]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[368]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[367]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[366]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[365]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[364]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[363]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[362]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[361]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[360]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[359]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[358]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[357]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[356]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[355]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[354]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[353]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[352]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[351]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[350]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[349]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[348]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[347]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[346]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[345]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[344]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[343]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[342]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[341]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[340]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[339]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[338]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[337]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[336]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[335]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[334]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[333]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[332]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[331]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[330]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[329]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[328]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[327]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[326]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[325]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[324]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[323]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[322]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[321]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[320]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[319]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[318]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[317]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[316]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[315]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[314]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[313]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[312]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[311]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[310]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[309]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[308]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[307]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[306]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[305]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[304]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[303]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[302]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[301]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[300]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[299]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[298]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[297]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[296]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[295]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[294]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[293]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[292]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[291]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[290]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[289]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[288]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[287]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[286]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[285]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[284]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[283]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[282]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[281]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[280]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[279]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[278]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[277]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[276]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[275]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[274]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[273]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[272]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[271]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[270]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[269]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[268]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[267]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[266]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[265]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[264]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[263]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[262]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[261]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[260]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[259]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[258]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[257]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[256]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[255]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[254]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[253]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[252]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[251]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[250]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[249]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[248]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[247]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[246]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[245]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[244]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[243]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[242]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[241]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[240]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[239]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[238]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[237]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[236]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[235]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[234]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[233]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[232]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[231]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[230]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[229]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[228]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[227]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[226]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[225]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[224]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[223]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[222]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[221]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[220]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[219]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[218]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[217]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[216]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[215]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[214]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[213]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[212]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[211]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[210]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[209]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[208]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[207]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[206]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[205]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[204]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[203]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[202]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[201]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[200]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[199]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[198]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[197]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[196]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[195]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[194]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[193]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[192]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[191]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[190]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[189]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[188]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[187]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[186]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[185]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[184]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[183]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[182]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[181]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[180]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[179]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[178]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[177]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[176]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[175]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[174]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[173]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[172]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[171]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[170]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[169]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[168]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[167]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[166]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[165]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[164]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[163]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[162]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[161]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[160]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[159]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[158]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[157]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[156]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[155]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[154]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[153]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[152]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[151]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[150]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[149]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[148]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[147]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[146]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[145]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[144]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[143]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[142]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[141]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[140]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[139]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[138]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[137]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[136]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[135]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[134]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[133]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[132]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[131]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[130]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[129]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[128]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[127]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[126]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[125]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[124]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[123]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[122]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[121]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[120]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[119]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[118]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[117]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[116]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[115]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[114]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[113]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[112]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[111]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[110]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[109]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[108]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[107]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[106]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[105]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[104]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[103]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[102]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[101]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[100]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[99]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[98]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[97]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[96]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[95]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[94]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[93]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[92]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[91]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[90]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[89]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[88]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[87]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[86]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[85]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[84]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[83]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[82]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[81]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[80]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[79]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[78]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[77]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[76]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[75]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[74]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[73]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[72]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[71]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[70]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[69]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[68]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[67]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[66]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[65]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[64]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[63]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[62]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[61]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[60]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[59]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[58]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[57]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[56]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[55]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[54]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[53]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[52]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[51]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[50]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[49]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[48]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[47]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[46]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[45]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[44]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[43]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[42]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[41]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[40]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[39]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[38]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[37]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[36]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[35]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[34]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[33]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[32]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[31]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[30]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[29]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[28]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[27]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[26]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[25]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[24]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[23]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[22]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[21]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[20]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[19]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[18]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[17]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[16]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[15]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[14]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[13]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[12]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[11]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[10]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[9]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[8]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[7]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[6]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[5]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[4]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[3]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[2]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[1]" port: "outpad" }
	terminal	{ cell: "DDR_WDATA_1[0]" port: "outpad" }
	terminal	{ cell: "DDR_WLAST_1" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_1[63]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_1[62]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_1[61]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_1[60]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_1[59]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_1[58]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_1[57]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_1[56]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_1[55]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_1[54]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_1[53]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_1[52]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_1[51]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_1[50]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_1[49]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_1[48]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_1[47]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_1[46]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_1[45]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_1[44]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_1[43]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_1[42]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_1[41]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_1[40]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_1[39]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_1[38]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_1[37]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_1[36]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_1[35]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_1[34]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_1[33]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_1[32]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_1[31]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_1[30]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_1[29]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_1[28]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_1[27]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_1[26]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_1[25]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_1[24]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_1[23]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_1[22]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_1[21]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_1[20]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_1[19]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_1[18]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_1[17]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_1[16]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_1[15]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_1[14]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_1[13]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_1[12]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_1[11]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_1[10]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_1[9]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_1[8]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_1[7]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_1[6]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_1[5]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_1[4]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_1[3]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_1[2]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_1[1]" port: "outpad" }
	terminal	{ cell: "DDR_WSTRB_1[0]" port: "outpad" }
	terminal	{ cell: "DDR_WVALID_1" port: "outpad" }
	terminal	{ cell: "oLed[2]" port: "outpad" }
	terminal	{ cell: "oLed[1]" port: "outpad" }
	terminal	{ cell: "pll_ddr_RSTN" port: "outpad" }
	terminal	{ cell: "oTestPort[23]" port: "outpad" }
	terminal	{ cell: "oTestPort[22]" port: "outpad" }
	terminal	{ cell: "oTestPort[21]" port: "outpad" }
	terminal	{ cell: "oTestPort[20]" port: "outpad" }
	terminal	{ cell: "oTestPort[19]" port: "outpad" }
	terminal	{ cell: "oTestPort[18]" port: "outpad" }
	terminal	{ cell: "oTestPort[16]" port: "outpad" }
	terminal	{ cell: "oTestPort[15]" port: "outpad" }
	terminal	{ cell: "oTestPort[14]" port: "outpad" }
	terminal	{ cell: "oTestPort[13]" port: "outpad" }
	terminal	{ cell: "oTestPort[12]" port: "outpad" }
	terminal	{ cell: "oTestPort[11]" port: "outpad" }
	terminal	{ cell: "oTestPort[9]" port: "outpad" }
	terminal	{ cell: "oTestPort[8]" port: "outpad" }
	terminal	{ cell: "oTestPort[6]" port: "outpad" }
	terminal	{ cell: "oTestPort[5]" port: "outpad" }
	terminal	{ cell: "jtag_inst1_TDO" port: "outpad" }
	terminal	{ cell: "MVideoPostProcess/rVtgRstSel_2~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[0]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_2P~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_3P~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[1]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[2]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[3]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[4]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[5]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[6]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[7]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/dff_27/i4_rst_0_2~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].this_probe_p1[0]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].this_probe_p1[0]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].this_probe_p1[0]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[3].this_probe_p1[0]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].this_probe_p1[0]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].this_probe_p1[0]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].this_probe_p1[0]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[7].this_probe_p1[0]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].this_probe_p1[0]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].this_probe_p1[0]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[10].this_probe_p1[0]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[11].this_probe_p1[0]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[12].this_probe_p1[0]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].this_probe_p1[0]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[14].this_probe_p1[0]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].this_probe_p1[0]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[16].this_probe_p1[0]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[17].this_probe_p1[0]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].this_probe_p1[1]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].this_probe_p1[2]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].this_probe_p1[3]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].this_probe_p1[4]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].this_probe_p1[5]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].this_probe_p1[6]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].this_probe_p1[7]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].this_probe_p1[8]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].this_probe_p1[9]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].this_probe_p1[10]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].this_probe_p1[11]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].this_probe_p1[12]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].this_probe_p1[13]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].this_probe_p1[14]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].this_probe_p1[15]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].this_probe_p1[1]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].this_probe_p1[2]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].this_probe_p1[3]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].this_probe_p1[4]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].this_probe_p1[5]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].this_probe_p1[6]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].this_probe_p1[7]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[0]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[0]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_gt~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_eq~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.probe_cout~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[1]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[2]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[3]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[4]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[5]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[6]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[7]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[8]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[9]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[10]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[11]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[12]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[13]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[14]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[15]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[1]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[2]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[3]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[4]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[5]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[6]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[7]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[8]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[9]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[10]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[11]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[12]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[13]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[14]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[15]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[0]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[0]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_gt~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_eq~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.probe_cout~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[1]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[2]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[3]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[4]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[5]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[6]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[7]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[1]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[2]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[3]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[4]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[5]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[6]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[7]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.enable~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.probe_cout~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].this_probe_p1[1]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].this_probe_p1[2]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].this_probe_p1[3]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].this_probe_p1[4]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].this_probe_p1[5]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].this_probe_p1[6]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].this_probe_p1[7]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.probe_cout~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[0]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[0]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_gt~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_eq~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.probe_cout~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[1]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[2]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[3]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[4]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[5]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[6]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[7]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[1]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[2]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[3]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[4]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[5]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[6]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[7]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.probe_cout~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.probe_cout~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.probe_cout~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.probe_cout~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.probe_cout~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[11].this_probe_p1[1]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.genblk3.probe_cout~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[12].this_probe_p1[1]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[12].this_probe_p1[2]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[12].this_probe_p1[3]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[12].this_probe_p1[4]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[12].this_probe_p1[5]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[12].this_probe_p1[6]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[12].this_probe_p1[7]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[0]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[0]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_gt~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_eq~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.probe_cout~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[1]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[1]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].this_probe_p1[1]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].this_probe_p1[2]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].this_probe_p1[3]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].this_probe_p1[4]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].this_probe_p1[5]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].this_probe_p1[6]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].this_probe_p1[7]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].this_probe_p1[8]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].this_probe_p1[9]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].this_probe_p1[10]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].this_probe_p1[11]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].this_probe_p1[12]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].this_probe_p1[13]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].this_probe_p1[14]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].this_probe_p1[15]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[12].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[0]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[12].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[0]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[12].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_gt~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[12].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_eq~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[12].genblk7.genblk3.probe_cout~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[12].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[1]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[12].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[2]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[12].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[3]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[12].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[4]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[12].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[5]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[12].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[6]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[12].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[7]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[12].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[1]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[12].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[2]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[12].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[3]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[12].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[4]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[12].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[5]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[12].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[6]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[12].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[7]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[0]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[0]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_gt~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_eq~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.probe_cout~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[1]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[2]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[3]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[4]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[5]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[6]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[7]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[8]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[9]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[10]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[11]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[12]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[13]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[14]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[15]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[1]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[2]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[3]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[4]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[5]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[6]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[7]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[8]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[9]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[10]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[11]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[12]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[13]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[14]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[15]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].this_probe_p1[1]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].this_probe_p1[2]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].this_probe_p1[3]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].this_probe_p1[4]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].this_probe_p1[5]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].this_probe_p1[6]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].this_probe_p1[7]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].this_probe_p1[8]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].this_probe_p1[9]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].this_probe_p1[10]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].this_probe_p1[11]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].this_probe_p1[12]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[14].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[0]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[14].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[0]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[14].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_gt~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[14].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_eq~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[14].genblk7.genblk3.probe_cout~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[14].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[1]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[14].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[1]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[16].this_probe_p1[1]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[16].this_probe_p1[2]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[16].this_probe_p1[3]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[16].this_probe_p1[4]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[16].this_probe_p1[5]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[0]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[0]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_gt~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_eq~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.genblk3.probe_cout~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[1]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[2]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[3]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[4]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[5]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[6]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[7]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[8]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[9]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[10]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[11]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[12]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[1]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[2]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[3]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[4]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[5]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[6]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[7]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[8]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[9]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[10]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[11]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[12]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[16].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[0]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[16].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[0]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[16].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_gt~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[16].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_eq~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[16].genblk7.genblk3.probe_cout~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[16].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[1]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[16].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[2]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[16].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[3]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[16].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[4]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[16].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[5]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[16].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[1]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[16].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[2]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[16].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[3]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[16].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[4]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[16].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[5]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[17].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[17].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[17].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[17].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[17].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[17].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[17].genblk7.genblk3.probe_cout~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/tu_trigger~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/cap_fifo_din_cu[24]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/cap_fifo_din_cu[25]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/cap_fifo_din_cu[34]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/cap_fifo_din_cu[35]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/cap_fifo_din_cu[36]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/cap_fifo_din_cu[37]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/cap_fifo_din_cu[38]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/cap_fifo_din_cu[39]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/cap_fifo_din_cu[87]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/cap_fifo_din_tu[24]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/cap_fifo_din_tu[25]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/cap_fifo_din_tu[34]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/cap_fifo_din_tu[35]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/cap_fifo_din_tu[36]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/cap_fifo_din_tu[37]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/cap_fifo_din_tu[38]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/cap_fifo_din_tu[39]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/cap_fifo_din_tu[87]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/push_p2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/pop_p2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[24]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[25]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[34]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[35]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[36]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[37]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[38]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[39]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[87]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[88]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[0]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[1]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[2]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[3]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[4]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[5]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[6]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[7]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[8]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[9]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[10]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[11]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[0]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[1]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[2]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[3]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[4]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[5]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[6]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[7]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[8]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[9]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[10]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[11]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/add_10/i3" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/add_8/i3" port: "I1" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/add_8/i3" port: "I1" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/add_8/i13" port: "I1" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/add_8/i12" port: "I1" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/add_8/i11" port: "I1" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/add_8/i10" port: "I1" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/add_8/i9" port: "I1" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/add_8/i8" port: "I1" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/add_8/i7" port: "I1" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/add_8/i6" port: "I1" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/add_8/i5" port: "I1" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/add_8/i4" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/add_10/i13" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/add_10/i12" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/add_10/i11" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/add_10/i10" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/add_10/i9" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/add_10/i8" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/add_10/i7" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/add_10/i6" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/add_10/i5" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/add_10/i4" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/add_10/i3" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_20/i12" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_20/i11" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_20/i10" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_20/i9" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_20/i8" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_20/i7" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_20/i6" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_20/i5" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_20/i4" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_20/i3" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_6/i12" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_6/i11" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_6/i10" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_6/i9" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_6/i8" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_6/i7" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_6/i6" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_6/i5" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_6/i4" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_6/i3" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/add_8/i11" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/add_8/i10" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/add_8/i9" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/add_8/i8" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/add_8/i7" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/add_8/i6" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/add_8/i5" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/add_8/i4" port: "I1" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/add_10/i11" port: "I1" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/add_10/i10" port: "I1" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/add_10/i9" port: "I1" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/add_10/i8" port: "I1" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/add_10/i7" port: "I1" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/add_10/i6" port: "I1" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/add_10/i5" port: "I1" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/add_10/i4" port: "I1" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].mVideoFIFO/add_10/i9" port: "I1" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].mVideoFIFO/add_10/i8" port: "I1" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].mVideoFIFO/add_10/i7" port: "I1" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].mVideoFIFO/add_10/i6" port: "I1" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].mVideoFIFO/add_10/i5" port: "I1" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].mVideoFIFO/add_10/i4" port: "I1" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].mVideoFIFO/add_10/i3" port: "I1" }
	terminal	{ cell: "MCsiRxController/add_44/i16" port: "I1" }
	terminal	{ cell: "MCsiRxController/add_44/i15" port: "I1" }
	terminal	{ cell: "MCsiRxController/add_44/i14" port: "I1" }
	terminal	{ cell: "MCsiRxController/add_44/i13" port: "I1" }
	terminal	{ cell: "MCsiRxController/add_44/i12" port: "I1" }
	terminal	{ cell: "MCsiRxController/add_44/i11" port: "I1" }
	terminal	{ cell: "MCsiRxController/add_44/i10" port: "I1" }
	terminal	{ cell: "MCsiRxController/add_44/i9" port: "I1" }
	terminal	{ cell: "MCsiRxController/add_44/i8" port: "I1" }
	terminal	{ cell: "MCsiRxController/add_44/i7" port: "I1" }
	terminal	{ cell: "MCsiRxController/add_44/i6" port: "I1" }
	terminal	{ cell: "MCsiRxController/add_44/i5" port: "I1" }
	terminal	{ cell: "MCsiRxController/add_44/i4" port: "I1" }
	terminal	{ cell: "MCsiRxController/add_44/i3" port: "I1" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].mVideoFIFO/USER_FIFO/fifo" port: "RST" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$2" port: "RST" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$2" port: "WE[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$12" port: "RST" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$12" port: "WE[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$b12" port: "RST" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$b12" port: "WE[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$c1" port: "RST" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$c1" port: "WE[1]" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/USER_FIFO/fifo__D$2" port: "RST" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/USER_FIFO/fifo__D$2" port: "WE[1]" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/USER_FIFO/fifo__D$12" port: "RST" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/USER_FIFO/fifo__D$12" port: "WE[1]" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/USER_FIFO/fifo__D$b12" port: "RST" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/USER_FIFO/fifo__D$b12" port: "WE[1]" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/USER_FIFO/fifo__D$c1" port: "RST" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/USER_FIFO/fifo__D$c1" port: "WE[1]" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_adv7511_reg/ram" port: "RST" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/dff_27/i4_2" port: "A[0]" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/dff_27/i4_2" port: "A[1]" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/dff_11/i4_2" port: "A[0]" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/dff_11/i4_2" port: "A[1]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/USER_FIFO/fifo" port: "RST" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/USER_FIFO/fifo" port: "WE[1]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoFIFO/USER_FIFO/fifo" port: "RST" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoFIFO/USER_FIFO/fifo" port: "WE[1]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoFIFO/USER_FIFO/fifo" port: "RST" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoFIFO/USER_FIFO/fifo" port: "WE[1]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoFIFO/USER_FIFO/fifo" port: "RST" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoFIFO/USER_FIFO/fifo" port: "WE[1]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoFIFO/USER_FIFO/fifo" port: "RST" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoFIFO/USER_FIFO/fifo" port: "WE[1]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoFIFO/USER_FIFO/fifo" port: "RST" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoFIFO/USER_FIFO/fifo" port: "WE[1]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoFIFO/USER_FIFO/fifo" port: "RST" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoFIFO/USER_FIFO/fifo" port: "WE[1]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoFIFO/USER_FIFO/fifo" port: "RST" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoFIFO/USER_FIFO/fifo" port: "WE[1]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoFIFO/USER_FIFO/fifo" port: "RST" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoFIFO/USER_FIFO/fifo" port: "WE[1]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoFIFO/USER_FIFO/fifo" port: "RST" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoFIFO/USER_FIFO/fifo" port: "WE[1]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoFIFO/USER_FIFO/fifo" port: "RST" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoFIFO/USER_FIFO/fifo" port: "WE[1]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoFIFO/USER_FIFO/fifo" port: "RST" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoFIFO/USER_FIFO/fifo" port: "WE[1]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoFIFO/USER_FIFO/fifo" port: "RST" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoFIFO/USER_FIFO/fifo" port: "WE[1]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoFIFO/USER_FIFO/fifo" port: "RST" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoFIFO/USER_FIFO/fifo" port: "WE[1]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoFIFO/USER_FIFO/fifo" port: "RST" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoFIFO/USER_FIFO/fifo" port: "WE[1]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoFIFO/USER_FIFO/fifo" port: "RST" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoFIFO/USER_FIFO/fifo" port: "WE[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$2" port: "RST" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$2" port: "WADDR[7]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$2" port: "RADDR[7]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$2" port: "WE[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i20_2" port: "A[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i20_2" port: "A[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i30_2" port: "A[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i30_2" port: "A[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i34_2" port: "A[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i34_2" port: "A[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i50_2" port: "A[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i50_2" port: "A[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i60_2" port: "A[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i60_2" port: "A[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i70_2" port: "A[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i70_2" port: "A[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i80_2" port: "A[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i80_2" port: "A[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i87_2" port: "A[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i87_2" port: "A[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i9_2" port: "A[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i9_2" port: "A[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i1_2" port: "A[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i1_2" port: "A[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i11_2" port: "A[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i11_2" port: "A[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i12_2" port: "A[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i12_2" port: "A[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i13_2" port: "A[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i13_2" port: "A[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i14_2" port: "A[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i14_2" port: "A[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i15_2" port: "A[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i15_2" port: "A[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i16_2" port: "A[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i16_2" port: "A[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i17_2" port: "A[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i17_2" port: "A[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i18_2" port: "A[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i18_2" port: "A[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i19_2" port: "A[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i19_2" port: "A[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i2_2" port: "A[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i2_2" port: "A[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i21_2" port: "A[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i21_2" port: "A[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i22_2" port: "A[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i22_2" port: "A[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i23_2" port: "A[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i23_2" port: "A[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i24_2" port: "A[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i24_2" port: "A[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i27_2" port: "A[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i27_2" port: "A[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i28_2" port: "A[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i28_2" port: "A[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i29_2" port: "A[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i29_2" port: "A[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i3_2" port: "A[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i3_2" port: "A[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i31_2" port: "A[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i31_2" port: "A[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i32_2" port: "A[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i32_2" port: "A[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i33_2" port: "A[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i33_2" port: "A[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i4_2" port: "A[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i4_2" port: "A[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i41_2" port: "A[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i41_2" port: "A[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i42_2" port: "A[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i42_2" port: "A[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i43_2" port: "A[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i43_2" port: "A[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i44_2" port: "A[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i44_2" port: "A[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i45_2" port: "A[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i45_2" port: "A[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i46_2" port: "A[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i46_2" port: "A[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i47_2" port: "A[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i47_2" port: "A[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i48_2" port: "A[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i48_2" port: "A[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i49_2" port: "A[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i49_2" port: "A[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i5_2" port: "A[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i5_2" port: "A[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i51_2" port: "A[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i51_2" port: "A[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i52_2" port: "A[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i52_2" port: "A[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i53_2" port: "A[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i53_2" port: "A[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i54_2" port: "A[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i54_2" port: "A[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i55_2" port: "A[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i55_2" port: "A[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i56_2" port: "A[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i56_2" port: "A[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i57_2" port: "A[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i57_2" port: "A[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i58_2" port: "A[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i58_2" port: "A[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i59_2" port: "A[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i59_2" port: "A[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i6_2" port: "A[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i6_2" port: "A[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i61_2" port: "A[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i61_2" port: "A[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i62_2" port: "A[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i62_2" port: "A[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i63_2" port: "A[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i63_2" port: "A[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i64_2" port: "A[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i64_2" port: "A[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i65_2" port: "A[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i65_2" port: "A[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i66_2" port: "A[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i66_2" port: "A[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i67_2" port: "A[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i67_2" port: "A[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i68_2" port: "A[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i68_2" port: "A[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i69_2" port: "A[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i69_2" port: "A[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i7_2" port: "A[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i7_2" port: "A[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i71_2" port: "A[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i71_2" port: "A[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i72_2" port: "A[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i72_2" port: "A[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i73_2" port: "A[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i73_2" port: "A[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i74_2" port: "A[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i74_2" port: "A[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i75_2" port: "A[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i75_2" port: "A[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i76_2" port: "A[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i76_2" port: "A[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i77_2" port: "A[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i77_2" port: "A[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i78_2" port: "A[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i78_2" port: "A[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i79_2" port: "A[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i79_2" port: "A[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i8_2" port: "A[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i8_2" port: "A[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i81_2" port: "A[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i81_2" port: "A[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i82_2" port: "A[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i82_2" port: "A[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i83_2" port: "A[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i83_2" port: "A[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i84_2" port: "A[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i84_2" port: "A[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i85_2" port: "A[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i85_2" port: "A[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i86_2" port: "A[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i86_2" port: "A[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i10_2" port: "A[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i10_2" port: "A[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$12" port: "RST" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$12" port: "WE[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b12" port: "RST" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b12" port: "WE[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c12" port: "RST" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c12" port: "WE[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$d12" port: "RST" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$d12" port: "WE[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$e12" port: "RST" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$e12" port: "WE[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$f12" port: "RST" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$f12" port: "WE[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$g12" port: "RST" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$g12" port: "WE[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$h12" port: "RST" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$h12" port: "WE[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$i12" port: "RST" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$i12" port: "WE[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$j12" port: "RST" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$j12" port: "WE[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$k12" port: "RST" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$k12" port: "WE[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$l12" port: "RST" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$l12" port: "WE[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$m12" port: "RST" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$m12" port: "WE[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$n12" port: "RST" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$n12" port: "WE[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$o12" port: "RST" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$o12" port: "WE[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$p12" port: "RST" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$p12" port: "WE[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$q12" port: "RST" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$q12" port: "WE[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$r12" port: "RST" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$r12" port: "WE[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$s12" port: "RST" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$s12" port: "WE[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$t12" port: "RST" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$t12" port: "WE[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$u12" port: "RST" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$u12" port: "WE[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$v12" port: "RST" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$v12" port: "WE[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$w12" port: "RST" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$w12" port: "WE[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$x12" port: "RST" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$x12" port: "WE[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$y12" port: "RST" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$y12" port: "WE[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$z12" port: "RST" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$z12" port: "WE[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$A12" port: "RST" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$A12" port: "WE[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$B12" port: "RST" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$B12" port: "WE[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$C12" port: "RST" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$C12" port: "WE[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$D12" port: "RST" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$D12" port: "WE[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$E12" port: "RST" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$E12" port: "WE[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$F12" port: "RST" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$F12" port: "WE[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$G12" port: "RST" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$G12" port: "WE[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$H12" port: "RST" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$H12" port: "WE[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$I12" port: "RST" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$I12" port: "WE[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$J12" port: "RST" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$J12" port: "WE[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$K12" port: "RST" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$K12" port: "WE[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$L12" port: "RST" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$L12" port: "WE[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$M12" port: "RST" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$M12" port: "WE[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$N12" port: "RST" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$N12" port: "WE[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$O12" port: "RST" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$O12" port: "WE[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$P12" port: "RST" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$P12" port: "WE[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$Q12" port: "RST" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$Q12" port: "WE[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$R1" port: "RST" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$R1" port: "WE[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_46/i13" port: "I1" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_46/i12" port: "I1" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_46/i11" port: "I1" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_46/i10" port: "I1" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_46/i9" port: "I1" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_46/i8" port: "I1" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_46/i7" port: "I1" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_46/i6" port: "I1" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_46/i5" port: "I1" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_46/i4" port: "I1" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_46/i3" port: "I1" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_21/i13" port: "I1" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_21/i12" port: "I1" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_21/i11" port: "I1" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_21/i10" port: "I1" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_21/i9" port: "I1" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_21/i8" port: "I1" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_21/i7" port: "I1" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_21/i6" port: "I1" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_21/i5" port: "I1" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_21/i4" port: "I1" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_21/i3" port: "I1" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_12/i12" port: "I1" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_12/i11" port: "I1" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_12/i10" port: "I1" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_12/i9" port: "I1" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_12/i8" port: "I1" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_12/i7" port: "I1" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_12/i6" port: "I1" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_12/i5" port: "I1" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_12/i4" port: "I1" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_12/i3" port: "I1" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_10/i12" port: "I1" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_10/i11" port: "I1" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_10/i10" port: "I1" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_10/i9" port: "I1" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_10/i8" port: "I1" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_10/i7" port: "I1" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_10/i6" port: "I1" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_10/i5" port: "I1" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_10/i4" port: "I1" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_10/i3" port: "I1" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_9/i12" port: "I1" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_9/i11" port: "I1" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_9/i10" port: "I1" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_9/i9" port: "I1" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_9/i8" port: "I1" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_9/i7" port: "I1" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_9/i6" port: "I1" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_9/i5" port: "I1" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_9/i4" port: "I1" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_9/i3" port: "I1" }
	terminal	{ cell: "edb_top_inst/la0/add_100/i6" port: "I1" }
	terminal	{ cell: "edb_top_inst/la0/add_100/i5" port: "I1" }
	terminal	{ cell: "edb_top_inst/la0/add_100/i4" port: "I1" }
	terminal	{ cell: "edb_top_inst/la0/add_100/i3" port: "I1" }
	terminal	{ cell: "edb_top_inst/la0/add_91/i27" port: "I1" }
	terminal	{ cell: "edb_top_inst/la0/add_91/i26" port: "I1" }
	terminal	{ cell: "edb_top_inst/la0/add_91/i25" port: "I1" }
	terminal	{ cell: "edb_top_inst/la0/add_91/i24" port: "I1" }
	terminal	{ cell: "edb_top_inst/la0/add_91/i23" port: "I1" }
	terminal	{ cell: "edb_top_inst/la0/add_91/i22" port: "I1" }
	terminal	{ cell: "edb_top_inst/la0/add_91/i21" port: "I1" }
	terminal	{ cell: "edb_top_inst/la0/add_91/i20" port: "I1" }
	terminal	{ cell: "edb_top_inst/la0/add_91/i19" port: "I1" }
	terminal	{ cell: "edb_top_inst/la0/add_91/i18" port: "I1" }
	terminal	{ cell: "edb_top_inst/la0/add_91/i17" port: "I1" }
	terminal	{ cell: "edb_top_inst/la0/add_91/i16" port: "I1" }
	terminal	{ cell: "edb_top_inst/la0/add_91/i15" port: "I1" }
	terminal	{ cell: "edb_top_inst/la0/add_91/i14" port: "I1" }
	terminal	{ cell: "edb_top_inst/la0/add_91/i13" port: "I1" }
	terminal	{ cell: "edb_top_inst/la0/add_91/i12" port: "I1" }
	terminal	{ cell: "edb_top_inst/la0/add_91/i11" port: "I1" }
	terminal	{ cell: "edb_top_inst/la0/add_91/i10" port: "I1" }
	terminal	{ cell: "edb_top_inst/la0/add_91/i9" port: "I1" }
	terminal	{ cell: "edb_top_inst/la0/add_91/i8" port: "I1" }
	terminal	{ cell: "edb_top_inst/la0/add_91/i7" port: "I1" }
	terminal	{ cell: "edb_top_inst/la0/add_91/i6" port: "I1" }
	terminal	{ cell: "edb_top_inst/la0/add_91/i5" port: "I1" }
	terminal	{ cell: "edb_top_inst/la0/add_90/i12" port: "I1" }
	terminal	{ cell: "edb_top_inst/la0/add_90/i11" port: "I1" }
	terminal	{ cell: "edb_top_inst/la0/add_90/i10" port: "I1" }
	terminal	{ cell: "edb_top_inst/la0/add_90/i9" port: "I1" }
	terminal	{ cell: "edb_top_inst/la0/add_90/i8" port: "I1" }
	terminal	{ cell: "edb_top_inst/la0/add_90/i7" port: "I1" }
	terminal	{ cell: "edb_top_inst/la0/add_90/i6" port: "I1" }
	terminal	{ cell: "edb_top_inst/la0/add_90/i5" port: "I1" }
	terminal	{ cell: "edb_top_inst/la0/add_90/i4" port: "I1" }
	terminal	{ cell: "edb_top_inst/la0/add_90/i3" port: "I1" }
 }
net {
	name: "jtag_inst2_TCK"
	terminal	{ cell: "jtag_inst2_TCK" port: "inpad" }
	terminal	{ cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "I" }
 }
net {
	name: "la0_probe1[0]"
	terminal	{ cell: "la0_probe1[0]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].this_probe_p1[0]~FF" port: "D" }
 }
net {
	name: "la0_probe5"
	terminal	{ cell: "la0_probe5~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].this_probe_p1[0]~FF" port: "D" }
 }
net {
	name: "rFRST"
	terminal	{ cell: "rFRST~FF" port: "Q" }
	terminal	{ cell: "oLed[0]~FF" port: "SR" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rSft[0]~FF" port: "SR" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rSft[1]~FF" port: "SR" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rSft[2]~FF" port: "SR" }
	terminal	{ cell: "oLed[3]~FF" port: "SR" }
	terminal	{ cell: "genblk1.genblk1[3].mPulseGenerator/rSft[0]~FF" port: "SR" }
	terminal	{ cell: "genblk1.genblk1[3].mPulseGenerator/rSft[1]~FF" port: "SR" }
	terminal	{ cell: "genblk1.genblk1[3].mPulseGenerator/rSft[2]~FF" port: "SR" }
	terminal	{ cell: "oLed[4]~FF" port: "SR" }
	terminal	{ cell: "genblk1.genblk1[4].mPulseGenerator/rSft[0]~FF" port: "SR" }
	terminal	{ cell: "genblk1.genblk1[4].mPulseGenerator/rSft[1]~FF" port: "SR" }
	terminal	{ cell: "genblk1.genblk1[4].mPulseGenerator/rSft[2]~FF" port: "SR" }
 }
net {
	name: "rBRST"
	terminal	{ cell: "rBRST~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_byte_cnt_1P[0]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_m_en_1P~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_last_1P~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_reg_cnt_1P[0]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[0]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[0]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_i2c_config_state_1P[0]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[0]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_bit_cnt_1P[0]~FF" port: "SR" }
	terminal	{ cell: "oAdv7511SdaOe~FF" port: "SR" }
	terminal	{ cell: "oAdv7511SclOe~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_addr_1P[0]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[0]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[0]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/o_dbg_i2c_state[0]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/w_ack~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_m_en_1P~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_m_en_re_1P~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_2P~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[1]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[2]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[3]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[4]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[5]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[6]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[7]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_bit_cnt_1P[1]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_bit_cnt_1P[2]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[1]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[2]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[3]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[4]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[5]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[6]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[7]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[1]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[2]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[3]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[4]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[5]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[6]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[7]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/o_dbg_i2c_state[1]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/o_dbg_i2c_state[2]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/o_dbg_i2c_state[3]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[2]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[3]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[4]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[5]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[6]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[7]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[8]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[9]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[1]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[2]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[3]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[4]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[5]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[6]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[7]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[8]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[9]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[10]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[11]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[12]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[13]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[14]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[15]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[1]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[2]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[3]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[4]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[5]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[6]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[7]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_i2c_config_state_1P[1]~FF" port: "SR" }
	terminal	{ cell: "LUT__19301" port: "in[3]" }
	terminal	{ cell: "LUT__19314" port: "in[0]" }
	terminal	{ cell: "LUT__19318" port: "in[0]" }
 }
net {
	name: "rVRST"
	terminal	{ cell: "rVRST~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[0]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/rVtgRST[0]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/rVtgRstSel_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[1]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[2]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[3]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[4]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[5]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[6]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[7]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[8]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[9]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[10]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/rVtgRST[1]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/rVtgRST[2]_2~FF" port: "SR" }
 }
net {
	name: "rnVRST"
	terminal	{ cell: "rnVRST~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rORP[0]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rRA[0]_2~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/wCdcFifoRvd[0]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/wCdcFifoEmp[0]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rORP[1]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rORP[2]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rORP[3]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rORP[4]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rORP[5]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rORP[6]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rORP[7]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rORP[8]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rORP[9]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rORP[10]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rRA[1]_2~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rRA[2]_2~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rRA[3]_2~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rRA[4]_2~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rRA[5]_2~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rRA[6]_2~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rRA[7]_2~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rRA[8]_2~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rRA[9]_2~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rRA[10]_2~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/rRA[0]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/rORP[0]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/wFtifull[0]~FF" port: "SR" }
	terminal	{ cell: "wVideoVd~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/rWA[0]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/wFtiEmp[0]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/rRA[1]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/rRA[2]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/rRA[3]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/rRA[4]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/rRA[5]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/rRA[6]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/rRA[7]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/rRA[8]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/rRA[9]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/rRA[10]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/rORP[1]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/rORP[2]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/rORP[3]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/rORP[4]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/rORP[5]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/rORP[6]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/rORP[7]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/rORP[8]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/rORP[9]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/rORP[10]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/rWA[1]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/rWA[2]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/rWA[3]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/rWA[4]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/rWA[5]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/rWA[6]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/rWA[7]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/rWA[8]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/rWA[9]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/rWA[10]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/rRA[0]~FF" port: "SR" }
	terminal	{ cell: "wVideofull~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/rWA[0]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/rRA[1]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/rRA[2]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/rRA[3]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/rRA[4]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/rRA[5]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/rRA[6]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/rRA[7]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/rRA[8]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/rRA[9]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/rRA[10]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/rRA[11]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/rRA[12]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/rWA[1]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/rWA[2]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/rWA[3]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/rWA[4]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/rWA[5]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/rWA[6]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/rWA[7]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/rWA[8]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/rWA[9]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/rWA[10]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/rWA[11]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/rWA[12]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoFIFO/rRA[0]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoFIFO/rWA[0]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoFIFO/rRA[1]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoFIFO/rRA[0]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoFIFO/rWA[0]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoFIFO/rRA[1]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoFIFO/rRA[0]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoFIFO/rWA[0]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoFIFO/rRA[1]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoFIFO/rRA[0]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoFIFO/rWA[0]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoFIFO/rRA[1]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoFIFO/rRA[0]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoFIFO/rWA[0]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoFIFO/rRA[1]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoFIFO/rRA[0]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoFIFO/rWA[0]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoFIFO/rRA[1]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoFIFO/rRA[0]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoFIFO/rWA[0]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoFIFO/rRA[1]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoFIFO/rRA[0]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoFIFO/rWA[0]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoFIFO/rRA[1]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoFIFO/rRA[0]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoFIFO/rWA[0]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoFIFO/rRA[1]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoFIFO/rRA[0]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoFIFO/rWA[0]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoFIFO/rRA[1]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoFIFO/rRA[0]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoFIFO/rWA[0]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoFIFO/rRA[1]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoFIFO/rRA[0]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoFIFO/rWA[0]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoFIFO/rRA[1]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoFIFO/rRA[0]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoFIFO/rWA[0]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoFIFO/rRA[1]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoFIFO/rRA[0]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoFIFO/rWA[0]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoFIFO/rRA[1]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoFIFO/rRA[0]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoFIFO/rWA[0]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoFIFO/rRA[1]~FF" port: "SR" }
 }
net {
	name: "la0_probe4[0]"
	terminal	{ cell: "la0_probe4[0]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].this_probe_p1[0]~FF" port: "D" }
 }
net {
	name: "la0_probe0[0]"
	terminal	{ cell: "la0_probe0[0]~FF" port: "Q" }
	terminal	{ cell: "LUT__19047" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].this_probe_p1[0]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/add_44/i2" port: "I1" }
 }
net {
	name: "la0_probe6"
	terminal	{ cell: "la0_probe6~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].this_probe_p1[0]~FF" port: "D" }
 }
net {
	name: "la0_probe8"
	terminal	{ cell: "la0_probe8~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].this_probe_p1[0]~FF" port: "D" }
 }
net {
	name: "la0_probe7"
	terminal	{ cell: "la0_probe7~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[7].this_probe_p1[0]~FF" port: "D" }
 }
net {
	name: "la0_probe3"
	terminal	{ cell: "la0_probe3~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[3].this_probe_p1[0]~FF" port: "D" }
 }
net {
	name: "la0_probe9"
	terminal	{ cell: "la0_probe9~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].this_probe_p1[0]~FF" port: "D" }
 }
net {
	name: "la0_probe2"
	terminal	{ cell: "la0_probe2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].this_probe_p1[0]~FF" port: "D" }
 }
net {
	name: "n1193"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].mVideoFIFO/add_10/i2" port: "O" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].mVideoFIFO/rRA[1]~FF" port: "D" }
 }
net {
	name: "n1194"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].mVideoFIFO/add_10/i2" port: "CO" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].mVideoFIFO/add_10/i3" port: "CI" }
 }
net {
	name: "la0_probe17"
	terminal	{ cell: "la0_probe17~FF" port: "Q" }
	terminal	{ cell: "la0_probe17~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[17].this_probe_p1[0]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/rHsPixel[0]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rHsPixel[0]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].mVideoFIFO/USER_FIFO/fifo" port: "WDATA[10]" }
 }
net {
	name: "la0_probe16[0]"
	terminal	{ cell: "la0_probe16[0]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[16].this_probe_p1[0]~FF" port: "D" }
 }
net {
	name: "la0_probe13[0]"
	terminal	{ cell: "la0_probe13[0]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].this_probe_p1[0]~FF" port: "D" }
 }
net {
	name: "la0_probe12[0]"
	terminal	{ cell: "la0_probe12[0]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[12].this_probe_p1[0]~FF" port: "D" }
 }
net {
	name: "la0_probe15[0]"
	terminal	{ cell: "la0_probe15[0]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].this_probe_p1[0]~FF" port: "D" }
	terminal	{ cell: "LUT__19052" port: "in[0]" }
	terminal	{ cell: "LUT__19065" port: "in[1]" }
	terminal	{ cell: "LUT__19101" port: "in[0]" }
	terminal	{ cell: "LUT__19102" port: "in[0]" }
	terminal	{ cell: "LUT__19105" port: "in[0]" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/rHsValid"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rHsValid~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].mVideoFIFO/rWA[0]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].mVideoFIFO/rWA[1]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].mVideoFIFO/rWA[2]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].mVideoFIFO/rWA[3]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].mVideoFIFO/rWA[4]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].mVideoFIFO/rWA[5]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].mVideoFIFO/rWA[6]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].mVideoFIFO/rWA[7]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].mVideoFIFO/rWA[8]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].mVideoFIFO/USER_FIFO/fifo" port: "WE[0]" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].mVideoFIFO/USER_FIFO/fifo" port: "WE[1]" }
 }
net {
	name: "la0_probe11[0]"
	terminal	{ cell: "la0_probe11[0]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[11].this_probe_p1[0]~FF" port: "D" }
	terminal	{ cell: "LUT__19048" port: "in[0]" }
	terminal	{ cell: "LUT__19050" port: "in[1]" }
	terminal	{ cell: "LUT__19051" port: "in[0]" }
	terminal	{ cell: "LUT__19084" port: "in[2]" }
	terminal	{ cell: "LUT__19085" port: "in[1]" }
	terminal	{ cell: "LUT__19143" port: "in[2]" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/rHsPixel[1]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rHsPixel[1]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].mVideoFIFO/USER_FIFO/fifo" port: "WDATA[11]" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/rHsPixel[2]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rHsPixel[2]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].mVideoFIFO/USER_FIFO/fifo" port: "WDATA[12]" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/rHsPixel[3]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rHsPixel[3]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].mVideoFIFO/USER_FIFO/fifo" port: "WDATA[13]" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/rHsPixel[4]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rHsPixel[4]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].mVideoFIFO/USER_FIFO/fifo" port: "WDATA[15]" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/rHsPixel[5]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rHsPixel[5]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].mVideoFIFO/USER_FIFO/fifo" port: "WDATA[16]" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/rHsPixel[6]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rHsPixel[6]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].mVideoFIFO/USER_FIFO/fifo" port: "WDATA[17]" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/rHsPixel[7]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rHsPixel[7]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].mVideoFIFO/USER_FIFO/fifo" port: "WDATA[18]" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/rHsPixel[8]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rHsPixel[8]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].mVideoFIFO/USER_FIFO/fifo" port: "WDATA[0]" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/rHsPixel[9]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rHsPixel[9]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].mVideoFIFO/USER_FIFO/fifo" port: "WDATA[1]" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/rHsPixel[10]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rHsPixel[10]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].mVideoFIFO/USER_FIFO/fifo" port: "WDATA[2]" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/rHsPixel[11]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rHsPixel[11]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].mVideoFIFO/USER_FIFO/fifo" port: "WDATA[3]" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/rHsPixel[12]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rHsPixel[12]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].mVideoFIFO/USER_FIFO/fifo" port: "WDATA[5]" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/rHsPixel[13]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rHsPixel[13]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].mVideoFIFO/USER_FIFO/fifo" port: "WDATA[6]" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/rHsPixel[14]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rHsPixel[14]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].mVideoFIFO/USER_FIFO/fifo" port: "WDATA[7]" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/rHsPixel[15]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rHsPixel[15]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].mVideoFIFO/USER_FIFO/fifo" port: "WDATA[8]" }
 }
net {
	name: "la0_probe16[1]"
	terminal	{ cell: "la0_probe16[1]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[16].this_probe_p1[1]~FF" port: "D" }
 }
net {
	name: "la0_probe16[2]"
	terminal	{ cell: "la0_probe16[2]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[16].this_probe_p1[2]~FF" port: "D" }
 }
net {
	name: "la0_probe16[3]"
	terminal	{ cell: "la0_probe16[3]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[16].this_probe_p1[3]~FF" port: "D" }
 }
net {
	name: "la0_probe16[4]"
	terminal	{ cell: "la0_probe16[4]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[16].this_probe_p1[4]~FF" port: "D" }
 }
net {
	name: "la0_probe16[5]"
	terminal	{ cell: "la0_probe16[5]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[16].this_probe_p1[5]~FF" port: "D" }
 }
net {
	name: "la0_probe13[1]"
	terminal	{ cell: "la0_probe13[1]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].this_probe_p1[1]~FF" port: "D" }
	terminal	{ cell: "LUT__19055" port: "in[0]" }
	terminal	{ cell: "LUT__19065" port: "in[3]" }
	terminal	{ cell: "LUT__19078" port: "in[0]" }
 }
net {
	name: "la0_probe13[2]"
	terminal	{ cell: "la0_probe13[2]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].this_probe_p1[2]~FF" port: "D" }
	terminal	{ cell: "LUT__19055" port: "in[1]" }
	terminal	{ cell: "LUT__19064" port: "in[0]" }
	terminal	{ cell: "LUT__19078" port: "in[1]" }
 }
net {
	name: "la0_probe13[3]"
	terminal	{ cell: "la0_probe13[3]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].this_probe_p1[3]~FF" port: "D" }
	terminal	{ cell: "LUT__19055" port: "in[2]" }
	terminal	{ cell: "LUT__19079" port: "in[0]" }
 }
net {
	name: "la0_probe13[4]"
	terminal	{ cell: "la0_probe13[4]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].this_probe_p1[4]~FF" port: "D" }
	terminal	{ cell: "LUT__19055" port: "in[3]" }
	terminal	{ cell: "LUT__19077" port: "in[0]" }
 }
net {
	name: "la0_probe13[5]"
	terminal	{ cell: "la0_probe13[5]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].this_probe_p1[5]~FF" port: "D" }
	terminal	{ cell: "LUT__19054" port: "in[0]" }
	terminal	{ cell: "LUT__19060" port: "in[0]" }
	terminal	{ cell: "LUT__19072" port: "in[0]" }
 }
net {
	name: "la0_probe13[6]"
	terminal	{ cell: "la0_probe13[6]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].this_probe_p1[6]~FF" port: "D" }
	terminal	{ cell: "LUT__19054" port: "in[1]" }
	terminal	{ cell: "LUT__19059" port: "in[0]" }
	terminal	{ cell: "LUT__19072" port: "in[1]" }
 }
net {
	name: "la0_probe13[7]"
	terminal	{ cell: "la0_probe13[7]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].this_probe_p1[7]~FF" port: "D" }
	terminal	{ cell: "LUT__19054" port: "in[2]" }
	terminal	{ cell: "LUT__19073" port: "in[3]" }
 }
net {
	name: "la0_probe13[8]"
	terminal	{ cell: "la0_probe13[8]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].this_probe_p1[8]~FF" port: "D" }
	terminal	{ cell: "LUT__19056" port: "in[0]" }
	terminal	{ cell: "LUT__19061" port: "in[0]" }
	terminal	{ cell: "LUT__19066" port: "in[0]" }
	terminal	{ cell: "LUT__19070" port: "in[0]" }
	terminal	{ cell: "LUT__19074" port: "in[2]" }
 }
net {
	name: "la0_probe13[9]"
	terminal	{ cell: "la0_probe13[9]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].this_probe_p1[9]~FF" port: "D" }
	terminal	{ cell: "LUT__19058" port: "in[3]" }
	terminal	{ cell: "LUT__19061" port: "in[1]" }
	terminal	{ cell: "LUT__19066" port: "in[1]" }
	terminal	{ cell: "LUT__19070" port: "in[1]" }
 }
net {
	name: "la0_probe13[10]"
	terminal	{ cell: "la0_probe13[10]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].this_probe_p1[10]~FF" port: "D" }
	terminal	{ cell: "LUT__19057" port: "in[0]" }
	terminal	{ cell: "LUT__19061" port: "in[2]" }
	terminal	{ cell: "LUT__19066" port: "in[2]" }
	terminal	{ cell: "LUT__19070" port: "in[2]" }
 }
net {
	name: "la0_probe13[11]"
	terminal	{ cell: "la0_probe13[11]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].this_probe_p1[11]~FF" port: "D" }
	terminal	{ cell: "LUT__19061" port: "in[3]" }
	terminal	{ cell: "LUT__19067" port: "in[0]" }
 }
net {
	name: "la0_probe13[12]"
	terminal	{ cell: "la0_probe13[12]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].this_probe_p1[12]~FF" port: "D" }
	terminal	{ cell: "LUT__19062" port: "in[0]" }
	terminal	{ cell: "LUT__19080" port: "in[0]" }
 }
net {
	name: "la0_probe13[13]"
	terminal	{ cell: "la0_probe13[13]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].this_probe_p1[13]~FF" port: "D" }
	terminal	{ cell: "LUT__19075" port: "in[0]" }
	terminal	{ cell: "LUT__19076" port: "in[1]" }
 }
net {
	name: "la0_probe13[14]"
	terminal	{ cell: "la0_probe13[14]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].this_probe_p1[14]~FF" port: "D" }
	terminal	{ cell: "LUT__19075" port: "in[1]" }
	terminal	{ cell: "LUT__19076" port: "in[0]" }
 }
net {
	name: "la0_probe13[15]"
	terminal	{ cell: "la0_probe13[15]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].this_probe_p1[15]~FF" port: "D" }
	terminal	{ cell: "LUT__19065" port: "in[0]" }
 }
net {
	name: "la0_probe12[1]"
	terminal	{ cell: "la0_probe12[1]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[12].this_probe_p1[1]~FF" port: "D" }
 }
net {
	name: "la0_probe12[2]"
	terminal	{ cell: "la0_probe12[2]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[12].this_probe_p1[2]~FF" port: "D" }
 }
net {
	name: "la0_probe12[3]"
	terminal	{ cell: "la0_probe12[3]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[12].this_probe_p1[3]~FF" port: "D" }
 }
net {
	name: "la0_probe12[4]"
	terminal	{ cell: "la0_probe12[4]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[12].this_probe_p1[4]~FF" port: "D" }
 }
net {
	name: "la0_probe12[5]"
	terminal	{ cell: "la0_probe12[5]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[12].this_probe_p1[5]~FF" port: "D" }
 }
net {
	name: "la0_probe12[6]"
	terminal	{ cell: "la0_probe12[6]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[12].this_probe_p1[6]~FF" port: "D" }
 }
net {
	name: "la0_probe12[7]"
	terminal	{ cell: "la0_probe12[7]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[12].this_probe_p1[7]~FF" port: "D" }
 }
net {
	name: "la0_probe15[1]"
	terminal	{ cell: "la0_probe15[1]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].this_probe_p1[1]~FF" port: "D" }
	terminal	{ cell: "LUT__19064" port: "in[1]" }
	terminal	{ cell: "LUT__19101" port: "in[1]" }
	terminal	{ cell: "LUT__19102" port: "in[1]" }
	terminal	{ cell: "LUT__19105" port: "in[1]" }
 }
net {
	name: "la0_probe15[2]"
	terminal	{ cell: "la0_probe15[2]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].this_probe_p1[2]~FF" port: "D" }
	terminal	{ cell: "LUT__19079" port: "in[2]" }
	terminal	{ cell: "LUT__19103" port: "in[0]" }
	terminal	{ cell: "LUT__19104" port: "in[0]" }
	terminal	{ cell: "LUT__19105" port: "in[2]" }
 }
net {
	name: "la0_probe15[3]"
	terminal	{ cell: "la0_probe15[3]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].this_probe_p1[3]~FF" port: "D" }
	terminal	{ cell: "LUT__19077" port: "in[1]" }
	terminal	{ cell: "LUT__19104" port: "in[2]" }
	terminal	{ cell: "LUT__19105" port: "in[3]" }
 }
net {
	name: "la0_probe15[4]"
	terminal	{ cell: "la0_probe15[4]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].this_probe_p1[4]~FF" port: "D" }
	terminal	{ cell: "LUT__19060" port: "in[2]" }
	terminal	{ cell: "LUT__19106" port: "in[0]" }
	terminal	{ cell: "LUT__19107" port: "in[0]" }
	terminal	{ cell: "LUT__19108" port: "in[0]" }
 }
net {
	name: "la0_probe15[5]"
	terminal	{ cell: "la0_probe15[5]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].this_probe_p1[5]~FF" port: "D" }
	terminal	{ cell: "LUT__19059" port: "in[1]" }
	terminal	{ cell: "LUT__19107" port: "in[2]" }
	terminal	{ cell: "LUT__19108" port: "in[1]" }
 }
net {
	name: "la0_probe15[6]"
	terminal	{ cell: "la0_probe15[6]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].this_probe_p1[6]~FF" port: "D" }
	terminal	{ cell: "LUT__19071" port: "in[3]" }
	terminal	{ cell: "LUT__19073" port: "in[2]" }
	terminal	{ cell: "LUT__19110" port: "in[0]" }
	terminal	{ cell: "LUT__19111" port: "in[0]" }
	terminal	{ cell: "LUT__19112" port: "in[0]" }
 }
net {
	name: "la0_probe15[7]"
	terminal	{ cell: "la0_probe15[7]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].this_probe_p1[7]~FF" port: "D" }
	terminal	{ cell: "LUT__19074" port: "in[3]" }
	terminal	{ cell: "LUT__19111" port: "in[2]" }
	terminal	{ cell: "LUT__19112" port: "in[1]" }
 }
net {
	name: "la0_probe15[8]"
	terminal	{ cell: "la0_probe15[8]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].this_probe_p1[8]~FF" port: "D" }
	terminal	{ cell: "LUT__19058" port: "in[2]" }
	terminal	{ cell: "LUT__19113" port: "in[0]" }
	terminal	{ cell: "LUT__19114" port: "in[0]" }
	terminal	{ cell: "LUT__19115" port: "in[0]" }
 }
net {
	name: "la0_probe15[9]"
	terminal	{ cell: "la0_probe15[9]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].this_probe_p1[9]~FF" port: "D" }
	terminal	{ cell: "LUT__19057" port: "in[1]" }
	terminal	{ cell: "LUT__19070" port: "in[3]" }
	terminal	{ cell: "LUT__19114" port: "in[2]" }
	terminal	{ cell: "LUT__19115" port: "in[1]" }
 }
net {
	name: "la0_probe15[10]"
	terminal	{ cell: "la0_probe15[10]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].this_probe_p1[10]~FF" port: "D" }
	terminal	{ cell: "LUT__19067" port: "in[1]" }
	terminal	{ cell: "LUT__19116" port: "in[0]" }
	terminal	{ cell: "LUT__19117" port: "in[0]" }
 }
net {
	name: "la0_probe15[11]"
	terminal	{ cell: "la0_probe15[11]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].this_probe_p1[11]~FF" port: "D" }
	terminal	{ cell: "LUT__19062" port: "in[1]" }
	terminal	{ cell: "LUT__19118" port: "in[0]" }
	terminal	{ cell: "LUT__19119" port: "in[0]" }
 }
net {
	name: "la0_probe15[12]"
	terminal	{ cell: "la0_probe15[12]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].this_probe_p1[12]~FF" port: "D" }
	terminal	{ cell: "LUT__19075" port: "in[2]" }
	terminal	{ cell: "LUT__19076" port: "in[2]" }
	terminal	{ cell: "LUT__19119" port: "in[2]" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/genblk1[0].mVideoFIFO/rRA[0]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].mVideoFIFO/rRA[0]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].mVideoFIFO/rRA[0]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].mVideoFIFO/rORP[0]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].mVideoFIFO/add_10/i2" port: "I1" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[9]" }
	terminal	{ cell: "LUT__19122" port: "in[0]" }
	terminal	{ cell: "LUT__19129" port: "in[0]" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/genblk1[0].mVideoFIFO/rORP[0]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].mVideoFIFO/rORP[0]~FF" port: "Q" }
	terminal	{ cell: "LUT__19129" port: "in[1]" }
 }
net {
	name: "MCsiRxController/wHsPixel[0]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].mVideoFIFO/USER_FIFO/fifo" port: "RDATA[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$2" port: "WDATA[0]" }
 }
net {
	name: "la0_probe14[0]"
	terminal	{ cell: "la0_probe14[0]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rWA[0]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rWA[1]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rWA[2]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rWA[3]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rWA[4]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rWA[5]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rWA[6]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rWA[7]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rWA[8]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rWA[9]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rWA[10]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[14].this_probe_p1[0]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$2" port: "WE[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$12" port: "WE[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$b12" port: "WE[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$c1" port: "WE[0]" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/genblk1[0].mVideoFIFO/rWA[0]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].mVideoFIFO/rWA[0]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].mVideoFIFO/rWA[0]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[9]" }
	terminal	{ cell: "LUT__19122" port: "in[1]" }
	terminal	{ cell: "LUT__19133" port: "in[0]" }
	terminal	{ cell: "LUT__19134" port: "in[0]" }
	terminal	{ cell: "LUT__19135" port: "in[0]" }
	terminal	{ cell: "LUT__19136" port: "in[0]" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/wFtiEmp[0]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/wFtiEmp[0]~FF" port: "Q" }
	terminal	{ cell: "LUT__19126" port: "in[0]" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/genblk1[0].mVideoFIFO/rRA[1]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].mVideoFIFO/rRA[1]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].mVideoFIFO/rORP[1]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].mVideoFIFO/add_10/i2" port: "I0" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[0]" }
	terminal	{ cell: "LUT__19120" port: "in[0]" }
	terminal	{ cell: "LUT__19128" port: "in[0]" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/genblk1[0].mVideoFIFO/rRA[2]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].mVideoFIFO/rRA[2]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].mVideoFIFO/rORP[2]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].mVideoFIFO/add_10/i3" port: "I0" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[1]" }
	terminal	{ cell: "LUT__19123" port: "in[0]" }
	terminal	{ cell: "LUT__19127" port: "in[0]" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/genblk1[0].mVideoFIFO/rRA[3]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].mVideoFIFO/rRA[3]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].mVideoFIFO/rORP[3]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].mVideoFIFO/add_10/i4" port: "I0" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[2]" }
	terminal	{ cell: "LUT__19121" port: "in[0]" }
	terminal	{ cell: "LUT__19130" port: "in[0]" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/genblk1[0].mVideoFIFO/rRA[4]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].mVideoFIFO/rRA[4]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].mVideoFIFO/rORP[4]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].mVideoFIFO/add_10/i5" port: "I0" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[3]" }
	terminal	{ cell: "LUT__19123" port: "in[2]" }
	terminal	{ cell: "LUT__19132" port: "in[0]" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/genblk1[0].mVideoFIFO/rRA[5]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].mVideoFIFO/rRA[5]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].mVideoFIFO/rORP[5]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].mVideoFIFO/add_10/i6" port: "I0" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[4]" }
	terminal	{ cell: "LUT__19122" port: "in[2]" }
	terminal	{ cell: "LUT__19130" port: "in[2]" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/genblk1[0].mVideoFIFO/rRA[6]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].mVideoFIFO/rRA[6]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].mVideoFIFO/rORP[6]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].mVideoFIFO/add_10/i7" port: "I0" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[5]" }
	terminal	{ cell: "LUT__19125" port: "in[0]" }
	terminal	{ cell: "LUT__19129" port: "in[2]" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/genblk1[0].mVideoFIFO/rRA[7]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].mVideoFIFO/rRA[7]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].mVideoFIFO/rORP[7]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].mVideoFIFO/add_10/i8" port: "I0" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[6]" }
	terminal	{ cell: "LUT__19120" port: "in[2]" }
	terminal	{ cell: "LUT__19127" port: "in[2]" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/genblk1[0].mVideoFIFO/rRA[8]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].mVideoFIFO/rRA[8]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].mVideoFIFO/rORP[8]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].mVideoFIFO/add_10/i9" port: "I0" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[7]" }
	terminal	{ cell: "LUT__19121" port: "in[2]" }
	terminal	{ cell: "LUT__19128" port: "in[2]" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/genblk1[0].mVideoFIFO/rORP[1]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].mVideoFIFO/rORP[1]~FF" port: "Q" }
	terminal	{ cell: "LUT__19128" port: "in[1]" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/genblk1[0].mVideoFIFO/rORP[2]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].mVideoFIFO/rORP[2]~FF" port: "Q" }
	terminal	{ cell: "LUT__19127" port: "in[1]" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/genblk1[0].mVideoFIFO/rORP[3]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].mVideoFIFO/rORP[3]~FF" port: "Q" }
	terminal	{ cell: "LUT__19130" port: "in[1]" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/genblk1[0].mVideoFIFO/rORP[4]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].mVideoFIFO/rORP[4]~FF" port: "Q" }
	terminal	{ cell: "LUT__19132" port: "in[1]" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/genblk1[0].mVideoFIFO/rORP[5]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].mVideoFIFO/rORP[5]~FF" port: "Q" }
	terminal	{ cell: "LUT__19130" port: "in[3]" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/genblk1[0].mVideoFIFO/rORP[6]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].mVideoFIFO/rORP[6]~FF" port: "Q" }
	terminal	{ cell: "LUT__19129" port: "in[3]" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/genblk1[0].mVideoFIFO/rORP[7]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].mVideoFIFO/rORP[7]~FF" port: "Q" }
	terminal	{ cell: "LUT__19127" port: "in[3]" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/genblk1[0].mVideoFIFO/rORP[8]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].mVideoFIFO/rORP[8]~FF" port: "Q" }
	terminal	{ cell: "LUT__19128" port: "in[3]" }
 }
net {
	name: "MCsiRxController/wHsPixel[1]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].mVideoFIFO/USER_FIFO/fifo" port: "RDATA[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$2" port: "WDATA[1]" }
 }
net {
	name: "MCsiRxController/wHsPixel[2]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].mVideoFIFO/USER_FIFO/fifo" port: "RDATA[2]" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$2" port: "WDATA[2]" }
 }
net {
	name: "MCsiRxController/wHsPixel[3]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].mVideoFIFO/USER_FIFO/fifo" port: "RDATA[3]" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$2" port: "WDATA[3]" }
 }
net {
	name: "MCsiRxController/wHsPixel[4]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].mVideoFIFO/USER_FIFO/fifo" port: "RDATA[5]" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$12" port: "WDATA[0]" }
 }
net {
	name: "MCsiRxController/wHsPixel[5]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].mVideoFIFO/USER_FIFO/fifo" port: "RDATA[6]" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$12" port: "WDATA[1]" }
 }
net {
	name: "MCsiRxController/wHsPixel[6]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].mVideoFIFO/USER_FIFO/fifo" port: "RDATA[7]" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$12" port: "WDATA[2]" }
 }
net {
	name: "MCsiRxController/wHsPixel[7]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].mVideoFIFO/USER_FIFO/fifo" port: "RDATA[8]" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$12" port: "WDATA[3]" }
 }
net {
	name: "MCsiRxController/wHsPixel[8]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].mVideoFIFO/USER_FIFO/fifo" port: "RDATA[10]" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$b12" port: "WDATA[0]" }
 }
net {
	name: "MCsiRxController/wHsPixel[9]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].mVideoFIFO/USER_FIFO/fifo" port: "RDATA[11]" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$b12" port: "WDATA[1]" }
 }
net {
	name: "MCsiRxController/wHsPixel[10]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].mVideoFIFO/USER_FIFO/fifo" port: "RDATA[12]" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$b12" port: "WDATA[2]" }
 }
net {
	name: "MCsiRxController/wHsPixel[11]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].mVideoFIFO/USER_FIFO/fifo" port: "RDATA[13]" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$b12" port: "WDATA[3]" }
 }
net {
	name: "MCsiRxController/wHsPixel[12]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].mVideoFIFO/USER_FIFO/fifo" port: "RDATA[15]" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$c1" port: "WDATA[0]" }
 }
net {
	name: "MCsiRxController/wHsPixel[13]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].mVideoFIFO/USER_FIFO/fifo" port: "RDATA[16]" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$c1" port: "WDATA[1]" }
 }
net {
	name: "MCsiRxController/wHsPixel[14]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].mVideoFIFO/USER_FIFO/fifo" port: "RDATA[17]" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$c1" port: "WDATA[2]" }
 }
net {
	name: "MCsiRxController/wHsPixel[15]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].mVideoFIFO/USER_FIFO/fifo" port: "RDATA[18]" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$c1" port: "WDATA[3]" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/genblk1[0].mVideoFIFO/rWA[1]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].mVideoFIFO/rWA[1]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[0]" }
	terminal	{ cell: "LUT__19120" port: "in[1]" }
	terminal	{ cell: "LUT__19133" port: "in[1]" }
	terminal	{ cell: "LUT__19134" port: "in[1]" }
	terminal	{ cell: "LUT__19135" port: "in[1]" }
	terminal	{ cell: "LUT__19136" port: "in[1]" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/genblk1[0].mVideoFIFO/rWA[2]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].mVideoFIFO/rWA[2]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[1]" }
	terminal	{ cell: "LUT__19123" port: "in[1]" }
	terminal	{ cell: "LUT__19134" port: "in[2]" }
	terminal	{ cell: "LUT__19135" port: "in[2]" }
	terminal	{ cell: "LUT__19136" port: "in[2]" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/genblk1[0].mVideoFIFO/rWA[3]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].mVideoFIFO/rWA[3]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[2]" }
	terminal	{ cell: "LUT__19121" port: "in[1]" }
	terminal	{ cell: "LUT__19135" port: "in[3]" }
	terminal	{ cell: "LUT__19136" port: "in[3]" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/genblk1[0].mVideoFIFO/rWA[4]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].mVideoFIFO/rWA[4]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[3]" }
	terminal	{ cell: "LUT__19123" port: "in[3]" }
	terminal	{ cell: "LUT__19137" port: "in[0]" }
	terminal	{ cell: "LUT__19138" port: "in[0]" }
	terminal	{ cell: "LUT__19139" port: "in[0]" }
	terminal	{ cell: "LUT__19140" port: "in[0]" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/genblk1[0].mVideoFIFO/rWA[5]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].mVideoFIFO/rWA[5]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[4]" }
	terminal	{ cell: "LUT__19122" port: "in[3]" }
	terminal	{ cell: "LUT__19138" port: "in[2]" }
	terminal	{ cell: "LUT__19139" port: "in[1]" }
	terminal	{ cell: "LUT__19140" port: "in[1]" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/genblk1[0].mVideoFIFO/rWA[6]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].mVideoFIFO/rWA[6]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[5]" }
	terminal	{ cell: "LUT__19125" port: "in[1]" }
	terminal	{ cell: "LUT__19139" port: "in[3]" }
	terminal	{ cell: "LUT__19140" port: "in[2]" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/genblk1[0].mVideoFIFO/rWA[7]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].mVideoFIFO/rWA[7]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[6]" }
	terminal	{ cell: "LUT__19120" port: "in[3]" }
	terminal	{ cell: "LUT__19141" port: "in[0]" }
	terminal	{ cell: "LUT__19142" port: "in[0]" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/genblk1[0].mVideoFIFO/rWA[8]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].mVideoFIFO/rWA[8]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[7]" }
	terminal	{ cell: "LUT__19121" port: "in[3]" }
	terminal	{ cell: "LUT__19142" port: "in[2]" }
 }
net {
	name: "MCsiRxController/wCdcFifoRd[0]"
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$2" port: "RDATA[0]" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/USER_FIFO/fifo__D$2" port: "WDATA[0]" }
 }
net {
	name: "MCsiRxController/wCdcFifoRd[1]"
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$2" port: "RDATA[1]" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/USER_FIFO/fifo__D$2" port: "WDATA[1]" }
 }
net {
	name: "MCsiRxController/wCdcFifoRd[2]"
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$2" port: "RDATA[2]" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/USER_FIFO/fifo__D$2" port: "WDATA[2]" }
 }
net {
	name: "MCsiRxController/wCdcFifoRd[3]"
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$2" port: "RDATA[3]" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/USER_FIFO/fifo__D$2" port: "WDATA[3]" }
 }
net {
	name: "la0_probe11[1]"
	terminal	{ cell: "la0_probe11[1]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[11].this_probe_p1[1]~FF" port: "D" }
	terminal	{ cell: "LUT__19048" port: "in[1]" }
	terminal	{ cell: "LUT__19050" port: "in[0]" }
	terminal	{ cell: "LUT__19051" port: "in[1]" }
	terminal	{ cell: "LUT__19084" port: "in[1]" }
	terminal	{ cell: "LUT__19085" port: "in[2]" }
	terminal	{ cell: "LUT__19143" port: "in[1]" }
 }
net {
	name: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rORP[0]"
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rORP[0]~FF" port: "Q" }
	terminal	{ cell: "LUT__19198" port: "in[0]" }
 }
net {
	name: "wCdcFifoFull"
	terminal	{ cell: "wCdcFifoFull~FF" port: "Q" }
	terminal	{ cell: "genblk1.genblk1[3].mPulseGenerator/rSft[0]~FF" port: "D" }
	terminal	{ cell: "LUT__19126" port: "in[1]" }
 }
net {
	name: "MCsiRxController/wCdcFifoRvd[0]"
	terminal	{ cell: "MCsiRxController/wCdcFifoRvd[0]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/rWA[0]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/rWA[1]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/rWA[2]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/rWA[3]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/rWA[4]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/rWA[5]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/rWA[6]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/rWA[7]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/rWA[8]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/rWA[9]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/rWA[10]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/USER_FIFO/fifo__D$2" port: "WE[0]" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/USER_FIFO/fifo__D$12" port: "WE[0]" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/USER_FIFO/fifo__D$b12" port: "WE[0]" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/USER_FIFO/fifo__D$c1" port: "WE[0]" }
 }
net {
	name: "n1331"
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/add_10/i2" port: "O" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/rRA[1]~FF" port: "D" }
 }
net {
	name: "n1332"
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/add_10/i2" port: "CO" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/add_10/i3" port: "CI" }
 }
net {
	name: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rWA[0]"
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rWA[0]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rWA[0]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$2" port: "WADDR[12]" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$12" port: "WADDR[12]" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$b12" port: "WADDR[12]" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$c1" port: "WADDR[12]" }
	terminal	{ cell: "LUT__19151" port: "in[3]" }
	terminal	{ cell: "LUT__19169" port: "in[2]" }
	terminal	{ cell: "LUT__19210" port: "in[0]" }
	terminal	{ cell: "LUT__19211" port: "in[0]" }
	terminal	{ cell: "LUT__19212" port: "in[0]" }
	terminal	{ cell: "LUT__19213" port: "in[0]" }
 }
net {
	name: "MCsiRxController/wCdcFifoEmp[0]"
	terminal	{ cell: "MCsiRxController/wCdcFifoEmp[0]~FF" port: "Q" }
	terminal	{ cell: "LUT__19173" port: "in[0]" }
 }
net {
	name: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rORP[1]"
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rORP[1]~FF" port: "Q" }
	terminal	{ cell: "LUT__19194" port: "in[0]" }
 }
net {
	name: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rORP[2]"
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rORP[2]~FF" port: "Q" }
	terminal	{ cell: "LUT__19197" port: "in[0]" }
 }
net {
	name: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rORP[3]"
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rORP[3]~FF" port: "Q" }
	terminal	{ cell: "LUT__19198" port: "in[2]" }
 }
net {
	name: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rORP[4]"
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rORP[4]~FF" port: "Q" }
	terminal	{ cell: "LUT__19195" port: "in[0]" }
 }
net {
	name: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rORP[5]"
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rORP[5]~FF" port: "Q" }
	terminal	{ cell: "LUT__19200" port: "in[0]" }
 }
net {
	name: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rORP[6]"
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rORP[6]~FF" port: "Q" }
	terminal	{ cell: "LUT__19196" port: "in[0]" }
 }
net {
	name: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rORP[7]"
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rORP[7]~FF" port: "Q" }
	terminal	{ cell: "LUT__19194" port: "in[2]" }
 }
net {
	name: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rORP[8]"
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rORP[8]~FF" port: "Q" }
	terminal	{ cell: "LUT__19197" port: "in[2]" }
 }
net {
	name: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rORP[9]"
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rORP[9]~FF" port: "Q" }
	terminal	{ cell: "LUT__19195" port: "in[2]" }
 }
net {
	name: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rORP[10]"
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rORP[10]~FF" port: "Q" }
	terminal	{ cell: "LUT__19196" port: "in[2]" }
 }
net {
	name: "MCsiRxController/wCdcFifoRd[4]"
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$12" port: "RDATA[0]" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/USER_FIFO/fifo__D$12" port: "WDATA[0]" }
 }
net {
	name: "MCsiRxController/wCdcFifoRd[5]"
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$12" port: "RDATA[1]" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/USER_FIFO/fifo__D$12" port: "WDATA[1]" }
 }
net {
	name: "MCsiRxController/wCdcFifoRd[6]"
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$12" port: "RDATA[2]" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/USER_FIFO/fifo__D$12" port: "WDATA[2]" }
 }
net {
	name: "MCsiRxController/wCdcFifoRd[7]"
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$12" port: "RDATA[3]" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/USER_FIFO/fifo__D$12" port: "WDATA[3]" }
 }
net {
	name: "MCsiRxController/wCdcFifoRd[8]"
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$b12" port: "RDATA[0]" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/USER_FIFO/fifo__D$b12" port: "WDATA[0]" }
 }
net {
	name: "MCsiRxController/wCdcFifoRd[9]"
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$b12" port: "RDATA[1]" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/USER_FIFO/fifo__D$b12" port: "WDATA[1]" }
 }
net {
	name: "MCsiRxController/wCdcFifoRd[10]"
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$b12" port: "RDATA[2]" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/USER_FIFO/fifo__D$b12" port: "WDATA[2]" }
 }
net {
	name: "MCsiRxController/wCdcFifoRd[11]"
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$b12" port: "RDATA[3]" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/USER_FIFO/fifo__D$b12" port: "WDATA[3]" }
 }
net {
	name: "MCsiRxController/wCdcFifoRd[12]"
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$c1" port: "RDATA[0]" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/USER_FIFO/fifo__D$c1" port: "WDATA[0]" }
 }
net {
	name: "MCsiRxController/wCdcFifoRd[13]"
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$c1" port: "RDATA[1]" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/USER_FIFO/fifo__D$c1" port: "WDATA[1]" }
 }
net {
	name: "MCsiRxController/wCdcFifoRd[14]"
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$c1" port: "RDATA[2]" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/USER_FIFO/fifo__D$c1" port: "WDATA[2]" }
 }
net {
	name: "MCsiRxController/wCdcFifoRd[15]"
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$c1" port: "RDATA[3]" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/USER_FIFO/fifo__D$c1" port: "WDATA[3]" }
 }
net {
	name: "n1367"
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/add_10/i3" port: "O" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/rRA[2]~FF" port: "D" }
 }
net {
	name: "n1368"
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/add_10/i3" port: "CO" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/add_10/i4" port: "CI" }
 }
net {
	name: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rWA[1]"
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rWA[1]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$2" port: "WADDR[8]" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$12" port: "WADDR[8]" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$b12" port: "WADDR[8]" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$c1" port: "WADDR[8]" }
	terminal	{ cell: "LUT__19151" port: "in[2]" }
	terminal	{ cell: "LUT__19166" port: "in[0]" }
	terminal	{ cell: "LUT__19169" port: "in[1]" }
	terminal	{ cell: "LUT__19210" port: "in[1]" }
	terminal	{ cell: "LUT__19211" port: "in[1]" }
	terminal	{ cell: "LUT__19212" port: "in[1]" }
	terminal	{ cell: "LUT__19213" port: "in[1]" }
 }
net {
	name: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rWA[2]"
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rWA[2]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$2" port: "WADDR[9]" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$12" port: "WADDR[9]" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$b12" port: "WADDR[9]" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$c1" port: "WADDR[9]" }
	terminal	{ cell: "LUT__19153" port: "in[0]" }
	terminal	{ cell: "LUT__19167" port: "in[1]" }
	terminal	{ cell: "LUT__19170" port: "in[0]" }
	terminal	{ cell: "LUT__19176" port: "in[3]" }
	terminal	{ cell: "LUT__19211" port: "in[2]" }
	terminal	{ cell: "LUT__19212" port: "in[2]" }
	terminal	{ cell: "LUT__19213" port: "in[2]" }
 }
net {
	name: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rWA[3]"
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rWA[3]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$2" port: "WADDR[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$12" port: "WADDR[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$b12" port: "WADDR[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$c1" port: "WADDR[0]" }
	terminal	{ cell: "LUT__19148" port: "in[0]" }
	terminal	{ cell: "LUT__19167" port: "in[3]" }
	terminal	{ cell: "LUT__19176" port: "in[2]" }
	terminal	{ cell: "LUT__19184" port: "in[0]" }
	terminal	{ cell: "LUT__19187" port: "in[0]" }
	terminal	{ cell: "LUT__19190" port: "in[3]" }
	terminal	{ cell: "LUT__19212" port: "in[3]" }
	terminal	{ cell: "LUT__19213" port: "in[3]" }
 }
net {
	name: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rWA[4]"
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rWA[4]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$2" port: "WADDR[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$12" port: "WADDR[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$b12" port: "WADDR[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$c1" port: "WADDR[1]" }
	terminal	{ cell: "LUT__19146" port: "in[1]" }
	terminal	{ cell: "LUT__19174" port: "in[0]" }
	terminal	{ cell: "LUT__19178" port: "in[0]" }
	terminal	{ cell: "LUT__19180" port: "in[3]" }
	terminal	{ cell: "LUT__19189" port: "in[3]" }
	terminal	{ cell: "LUT__19214" port: "in[0]" }
	terminal	{ cell: "LUT__19215" port: "in[0]" }
 }
net {
	name: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rWA[5]"
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rWA[5]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$2" port: "WADDR[2]" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$12" port: "WADDR[2]" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$b12" port: "WADDR[2]" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$c1" port: "WADDR[2]" }
	terminal	{ cell: "LUT__19144" port: "in[1]" }
	terminal	{ cell: "LUT__19145" port: "in[3]" }
	terminal	{ cell: "LUT__19174" port: "in[1]" }
	terminal	{ cell: "LUT__19178" port: "in[1]" }
	terminal	{ cell: "LUT__19180" port: "in[2]" }
	terminal	{ cell: "LUT__19188" port: "in[3]" }
	terminal	{ cell: "LUT__19215" port: "in[2]" }
 }
net {
	name: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rWA[6]"
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rWA[6]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$2" port: "WADDR[3]" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$12" port: "WADDR[3]" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$b12" port: "WADDR[3]" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$c1" port: "WADDR[3]" }
	terminal	{ cell: "LUT__19144" port: "in[3]" }
	terminal	{ cell: "LUT__19145" port: "in[2]" }
	terminal	{ cell: "LUT__19174" port: "in[2]" }
	terminal	{ cell: "LUT__19179" port: "in[2]" }
	terminal	{ cell: "LUT__19187" port: "in[1]" }
	terminal	{ cell: "LUT__19188" port: "in[2]" }
	terminal	{ cell: "LUT__19216" port: "in[2]" }
	terminal	{ cell: "LUT__19217" port: "in[0]" }
 }
net {
	name: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rWA[7]"
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rWA[7]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$2" port: "WADDR[4]" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$12" port: "WADDR[4]" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$b12" port: "WADDR[4]" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$c1" port: "WADDR[4]" }
	terminal	{ cell: "LUT__19159" port: "in[1]" }
	terminal	{ cell: "LUT__19160" port: "in[3]" }
	terminal	{ cell: "LUT__19174" port: "in[3]" }
	terminal	{ cell: "LUT__19177" port: "in[1]" }
	terminal	{ cell: "LUT__19217" port: "in[3]" }
 }
net {
	name: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rWA[8]"
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rWA[8]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$2" port: "WADDR[5]" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$12" port: "WADDR[5]" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$b12" port: "WADDR[5]" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$c1" port: "WADDR[5]" }
	terminal	{ cell: "LUT__19159" port: "in[3]" }
	terminal	{ cell: "LUT__19160" port: "in[2]" }
	terminal	{ cell: "LUT__19175" port: "in[2]" }
	terminal	{ cell: "LUT__19181" port: "in[0]" }
	terminal	{ cell: "LUT__19185" port: "in[2]" }
	terminal	{ cell: "LUT__19186" port: "in[0]" }
	terminal	{ cell: "LUT__19219" port: "in[0]" }
	terminal	{ cell: "LUT__19220" port: "in[0]" }
	terminal	{ cell: "LUT__19221" port: "in[0]" }
 }
net {
	name: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rWA[9]"
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rWA[9]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$2" port: "WADDR[6]" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$12" port: "WADDR[6]" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$b12" port: "WADDR[6]" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$c1" port: "WADDR[6]" }
	terminal	{ cell: "LUT__19161" port: "in[1]" }
	terminal	{ cell: "LUT__19181" port: "in[1]" }
	terminal	{ cell: "LUT__19186" port: "in[1]" }
	terminal	{ cell: "LUT__19220" port: "in[2]" }
	terminal	{ cell: "LUT__19221" port: "in[1]" }
 }
net {
	name: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rWA[10]"
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rWA[10]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$2" port: "WADDR[7]" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$12" port: "WADDR[7]" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$b12" port: "WADDR[7]" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$c1" port: "WADDR[7]" }
	terminal	{ cell: "LUT__19157" port: "in[1]" }
	terminal	{ cell: "LUT__19221" port: "in[3]" }
 }
net {
	name: "MCsiRxController/genblk2[0].mVideoFIFO/rRA[0]"
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/rRA[0]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/rRA[0]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/rORP[0]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/add_10/i2" port: "I1" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/USER_FIFO/fifo__D$2" port: "RADDR[12]" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/USER_FIFO/fifo__D$12" port: "RADDR[12]" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/USER_FIFO/fifo__D$b12" port: "RADDR[12]" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/USER_FIFO/fifo__D$c1" port: "RADDR[12]" }
	terminal	{ cell: "LUT__19232" port: "in[1]" }
	terminal	{ cell: "LUT__19252" port: "in[3]" }
	terminal	{ cell: "LUT__19259" port: "in[0]" }
 }
net {
	name: "MCsiRxController/genblk2[0].mVideoFIFO/rORP[0]"
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/rORP[0]~FF" port: "Q" }
	terminal	{ cell: "LUT__19259" port: "in[1]" }
 }
net {
	name: "wVideoPixel[0]"
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/USER_FIFO/fifo__D$2" port: "RDATA[0]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/USER_FIFO/fifo" port: "WDATA[0]" }
 }
net {
	name: "MCsiRxController/wFtifull[0]"
	terminal	{ cell: "MCsiRxController/wFtifull[0]~FF" port: "Q" }
	terminal	{ cell: "LUT__19173" port: "in[1]" }
 }
net {
	name: "wVideoVd"
	terminal	{ cell: "wVideoVd~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/rWA[0]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/rWA[1]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/rWA[2]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/rWA[3]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/rWA[4]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/rWA[5]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/rWA[6]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/rWA[7]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/rWA[8]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/rWA[9]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/rWA[10]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/rWA[11]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/rWA[12]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoFIFO/rWA[0]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoFIFO/rWA[0]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoFIFO/rWA[0]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoFIFO/rWA[0]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoFIFO/rWA[0]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoFIFO/rWA[0]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoFIFO/rWA[0]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoFIFO/rWA[0]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoFIFO/rWA[0]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoFIFO/rWA[0]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoFIFO/rWA[0]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoFIFO/rWA[0]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoFIFO/rWA[0]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoFIFO/rWA[0]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoFIFO/rWA[0]~FF" port: "CE" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rSft[0]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/USER_FIFO/fifo" port: "WE[0]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoFIFO/USER_FIFO/fifo" port: "WE[0]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoFIFO/USER_FIFO/fifo" port: "WE[0]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoFIFO/USER_FIFO/fifo" port: "WE[0]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoFIFO/USER_FIFO/fifo" port: "WE[0]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoFIFO/USER_FIFO/fifo" port: "WE[0]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoFIFO/USER_FIFO/fifo" port: "WE[0]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoFIFO/USER_FIFO/fifo" port: "WE[0]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoFIFO/USER_FIFO/fifo" port: "WE[0]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoFIFO/USER_FIFO/fifo" port: "WE[0]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoFIFO/USER_FIFO/fifo" port: "WE[0]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoFIFO/USER_FIFO/fifo" port: "WE[0]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoFIFO/USER_FIFO/fifo" port: "WE[0]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoFIFO/USER_FIFO/fifo" port: "WE[0]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoFIFO/USER_FIFO/fifo" port: "WE[0]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoFIFO/USER_FIFO/fifo" port: "WE[0]" }
	terminal	{ cell: "LUT__19290" port: "in[0]" }
 }
net {
	name: "n1388"
	terminal	{ cell: "MVideoPostProcess/add_8/i2" port: "O" }
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[1]~FF" port: "D" }
 }
net {
	name: "n1389"
	terminal	{ cell: "MVideoPostProcess/add_8/i2" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/add_8/i3" port: "CI" }
 }
net {
	name: "MCsiRxController/genblk2[0].mVideoFIFO/rWA[0]"
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/rWA[0]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/rWA[0]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/USER_FIFO/fifo__D$2" port: "WADDR[12]" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/USER_FIFO/fifo__D$12" port: "WADDR[12]" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/USER_FIFO/fifo__D$b12" port: "WADDR[12]" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/USER_FIFO/fifo__D$c1" port: "WADDR[12]" }
	terminal	{ cell: "LUT__19232" port: "in[0]" }
	terminal	{ cell: "LUT__19252" port: "in[2]" }
	terminal	{ cell: "LUT__19263" port: "in[0]" }
	terminal	{ cell: "LUT__19264" port: "in[0]" }
	terminal	{ cell: "LUT__19265" port: "in[0]" }
	terminal	{ cell: "LUT__19266" port: "in[0]" }
 }
net {
	name: "MCsiRxController/wFtiEmp[0]"
	terminal	{ cell: "MCsiRxController/wFtiEmp[0]~FF" port: "Q" }
	terminal	{ cell: "LUT__19234" port: "in[0]" }
 }
net {
	name: "MCsiRxController/genblk2[0].mVideoFIFO/rRA[1]"
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/rRA[1]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/rORP[1]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/add_10/i2" port: "I0" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/USER_FIFO/fifo__D$2" port: "RADDR[8]" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/USER_FIFO/fifo__D$12" port: "RADDR[8]" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/USER_FIFO/fifo__D$b12" port: "RADDR[8]" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/USER_FIFO/fifo__D$c1" port: "RADDR[8]" }
	terminal	{ cell: "LUT__19230" port: "in[0]" }
	terminal	{ cell: "LUT__19253" port: "in[3]" }
	terminal	{ cell: "LUT__19257" port: "in[0]" }
 }
net {
	name: "MCsiRxController/genblk2[0].mVideoFIFO/rRA[2]"
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/rRA[2]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/rORP[2]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/add_10/i3" port: "I0" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/USER_FIFO/fifo__D$2" port: "RADDR[9]" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/USER_FIFO/fifo__D$12" port: "RADDR[9]" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/USER_FIFO/fifo__D$b12" port: "RADDR[9]" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/USER_FIFO/fifo__D$c1" port: "RADDR[9]" }
	terminal	{ cell: "LUT__19230" port: "in[2]" }
	terminal	{ cell: "LUT__19253" port: "in[0]" }
	terminal	{ cell: "LUT__19256" port: "in[0]" }
 }
net {
	name: "MCsiRxController/genblk2[0].mVideoFIFO/rRA[3]"
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/rRA[3]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/rORP[3]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/add_10/i4" port: "I0" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/USER_FIFO/fifo__D$2" port: "RADDR[0]" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/USER_FIFO/fifo__D$12" port: "RADDR[0]" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/USER_FIFO/fifo__D$b12" port: "RADDR[0]" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/USER_FIFO/fifo__D$c1" port: "RADDR[0]" }
	terminal	{ cell: "LUT__19231" port: "in[0]" }
	terminal	{ cell: "LUT__19250" port: "in[0]" }
	terminal	{ cell: "LUT__19252" port: "in[1]" }
	terminal	{ cell: "LUT__19262" port: "in[0]" }
 }
net {
	name: "MCsiRxController/genblk2[0].mVideoFIFO/rRA[4]"
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/rRA[4]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/rORP[4]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/add_10/i5" port: "I0" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/USER_FIFO/fifo__D$2" port: "RADDR[1]" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/USER_FIFO/fifo__D$12" port: "RADDR[1]" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/USER_FIFO/fifo__D$b12" port: "RADDR[1]" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/USER_FIFO/fifo__D$c1" port: "RADDR[1]" }
	terminal	{ cell: "LUT__19229" port: "in[0]" }
	terminal	{ cell: "LUT__19241" port: "in[0]" }
	terminal	{ cell: "LUT__19250" port: "in[1]" }
	terminal	{ cell: "LUT__19260" port: "in[0]" }
 }
net {
	name: "MCsiRxController/genblk2[0].mVideoFIFO/rRA[5]"
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/rRA[5]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/rORP[5]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/add_10/i6" port: "I0" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/USER_FIFO/fifo__D$2" port: "RADDR[2]" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/USER_FIFO/fifo__D$12" port: "RADDR[2]" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/USER_FIFO/fifo__D$b12" port: "RADDR[2]" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/USER_FIFO/fifo__D$c1" port: "RADDR[2]" }
	terminal	{ cell: "LUT__19223" port: "in[1]" }
	terminal	{ cell: "LUT__19241" port: "in[1]" }
	terminal	{ cell: "LUT__19249" port: "in[0]" }
	terminal	{ cell: "LUT__19259" port: "in[2]" }
 }
net {
	name: "MCsiRxController/genblk2[0].mVideoFIFO/rRA[6]"
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/rRA[6]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/rORP[6]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/add_10/i7" port: "I0" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/USER_FIFO/fifo__D$2" port: "RADDR[3]" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/USER_FIFO/fifo__D$12" port: "RADDR[3]" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/USER_FIFO/fifo__D$b12" port: "RADDR[3]" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/USER_FIFO/fifo__D$c1" port: "RADDR[3]" }
	terminal	{ cell: "LUT__19222" port: "in[0]" }
	terminal	{ cell: "LUT__19239" port: "in[0]" }
	terminal	{ cell: "LUT__19260" port: "in[2]" }
 }
net {
	name: "MCsiRxController/genblk2[0].mVideoFIFO/rRA[7]"
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/rRA[7]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/rORP[7]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/add_10/i8" port: "I0" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/USER_FIFO/fifo__D$2" port: "RADDR[4]" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/USER_FIFO/fifo__D$12" port: "RADDR[4]" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/USER_FIFO/fifo__D$b12" port: "RADDR[4]" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/USER_FIFO/fifo__D$c1" port: "RADDR[4]" }
	terminal	{ cell: "LUT__19225" port: "in[0]" }
	terminal	{ cell: "LUT__19256" port: "in[2]" }
 }
net {
	name: "MCsiRxController/genblk2[0].mVideoFIFO/rRA[8]"
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/rRA[8]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/rORP[8]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/add_10/i9" port: "I0" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/USER_FIFO/fifo__D$2" port: "RADDR[5]" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/USER_FIFO/fifo__D$12" port: "RADDR[5]" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/USER_FIFO/fifo__D$b12" port: "RADDR[5]" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/USER_FIFO/fifo__D$c1" port: "RADDR[5]" }
	terminal	{ cell: "LUT__19224" port: "in[0]" }
	terminal	{ cell: "LUT__19247" port: "in[0]" }
	terminal	{ cell: "LUT__19258" port: "in[0]" }
 }
net {
	name: "MCsiRxController/genblk2[0].mVideoFIFO/rRA[9]"
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/rRA[9]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/rORP[9]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/add_10/i10" port: "I0" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/USER_FIFO/fifo__D$2" port: "RADDR[6]" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/USER_FIFO/fifo__D$12" port: "RADDR[6]" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/USER_FIFO/fifo__D$b12" port: "RADDR[6]" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/USER_FIFO/fifo__D$c1" port: "RADDR[6]" }
	terminal	{ cell: "LUT__19226" port: "in[0]" }
	terminal	{ cell: "LUT__19257" port: "in[2]" }
 }
net {
	name: "MCsiRxController/genblk2[0].mVideoFIFO/rRA[10]"
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/rRA[10]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/rORP[10]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/add_10/i11" port: "I0" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/USER_FIFO/fifo__D$2" port: "RADDR[7]" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/USER_FIFO/fifo__D$12" port: "RADDR[7]" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/USER_FIFO/fifo__D$b12" port: "RADDR[7]" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/USER_FIFO/fifo__D$c1" port: "RADDR[7]" }
	terminal	{ cell: "LUT__19227" port: "in[0]" }
	terminal	{ cell: "LUT__19258" port: "in[2]" }
 }
net {
	name: "MCsiRxController/genblk2[0].mVideoFIFO/rORP[1]"
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/rORP[1]~FF" port: "Q" }
	terminal	{ cell: "LUT__19257" port: "in[1]" }
 }
net {
	name: "MCsiRxController/genblk2[0].mVideoFIFO/rORP[2]"
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/rORP[2]~FF" port: "Q" }
	terminal	{ cell: "LUT__19256" port: "in[1]" }
 }
net {
	name: "MCsiRxController/genblk2[0].mVideoFIFO/rORP[3]"
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/rORP[3]~FF" port: "Q" }
	terminal	{ cell: "LUT__19262" port: "in[1]" }
 }
net {
	name: "MCsiRxController/genblk2[0].mVideoFIFO/rORP[4]"
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/rORP[4]~FF" port: "Q" }
	terminal	{ cell: "LUT__19260" port: "in[1]" }
 }
net {
	name: "MCsiRxController/genblk2[0].mVideoFIFO/rORP[5]"
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/rORP[5]~FF" port: "Q" }
	terminal	{ cell: "LUT__19259" port: "in[3]" }
 }
net {
	name: "MCsiRxController/genblk2[0].mVideoFIFO/rORP[6]"
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/rORP[6]~FF" port: "Q" }
	terminal	{ cell: "LUT__19260" port: "in[3]" }
 }
net {
	name: "MCsiRxController/genblk2[0].mVideoFIFO/rORP[7]"
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/rORP[7]~FF" port: "Q" }
	terminal	{ cell: "LUT__19256" port: "in[3]" }
 }
net {
	name: "MCsiRxController/genblk2[0].mVideoFIFO/rORP[8]"
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/rORP[8]~FF" port: "Q" }
	terminal	{ cell: "LUT__19258" port: "in[1]" }
 }
net {
	name: "MCsiRxController/genblk2[0].mVideoFIFO/rORP[9]"
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/rORP[9]~FF" port: "Q" }
	terminal	{ cell: "LUT__19257" port: "in[3]" }
 }
net {
	name: "MCsiRxController/genblk2[0].mVideoFIFO/rORP[10]"
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/rORP[10]~FF" port: "Q" }
	terminal	{ cell: "LUT__19258" port: "in[3]" }
 }
net {
	name: "wVideoPixel[1]"
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/USER_FIFO/fifo__D$2" port: "RDATA[1]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoFIFO/USER_FIFO/fifo" port: "WDATA[0]" }
 }
net {
	name: "wVideoPixel[2]"
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/USER_FIFO/fifo__D$2" port: "RDATA[2]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoFIFO/USER_FIFO/fifo" port: "WDATA[0]" }
 }
net {
	name: "wVideoPixel[3]"
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/USER_FIFO/fifo__D$2" port: "RDATA[3]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoFIFO/USER_FIFO/fifo" port: "WDATA[0]" }
 }
net {
	name: "wVideoPixel[4]"
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/USER_FIFO/fifo__D$12" port: "RDATA[0]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoFIFO/USER_FIFO/fifo" port: "WDATA[0]" }
 }
net {
	name: "wVideoPixel[5]"
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/USER_FIFO/fifo__D$12" port: "RDATA[1]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoFIFO/USER_FIFO/fifo" port: "WDATA[0]" }
 }
net {
	name: "wVideoPixel[6]"
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/USER_FIFO/fifo__D$12" port: "RDATA[2]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoFIFO/USER_FIFO/fifo" port: "WDATA[0]" }
 }
net {
	name: "wVideoPixel[7]"
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/USER_FIFO/fifo__D$12" port: "RDATA[3]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoFIFO/USER_FIFO/fifo" port: "WDATA[0]" }
 }
net {
	name: "wVideoPixel[8]"
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/USER_FIFO/fifo__D$b12" port: "RDATA[0]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoFIFO/USER_FIFO/fifo" port: "WDATA[0]" }
 }
net {
	name: "wVideoPixel[9]"
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/USER_FIFO/fifo__D$b12" port: "RDATA[1]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoFIFO/USER_FIFO/fifo" port: "WDATA[0]" }
 }
net {
	name: "wVideoPixel[10]"
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/USER_FIFO/fifo__D$b12" port: "RDATA[2]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoFIFO/USER_FIFO/fifo" port: "WDATA[0]" }
 }
net {
	name: "wVideoPixel[11]"
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/USER_FIFO/fifo__D$b12" port: "RDATA[3]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoFIFO/USER_FIFO/fifo" port: "WDATA[0]" }
 }
net {
	name: "wVideoPixel[12]"
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/USER_FIFO/fifo__D$c1" port: "RDATA[0]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoFIFO/USER_FIFO/fifo" port: "WDATA[0]" }
 }
net {
	name: "wVideoPixel[13]"
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/USER_FIFO/fifo__D$c1" port: "RDATA[1]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoFIFO/USER_FIFO/fifo" port: "WDATA[0]" }
 }
net {
	name: "wVideoPixel[14]"
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/USER_FIFO/fifo__D$c1" port: "RDATA[2]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoFIFO/USER_FIFO/fifo" port: "WDATA[0]" }
 }
net {
	name: "wVideoPixel[15]"
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/USER_FIFO/fifo__D$c1" port: "RDATA[3]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoFIFO/USER_FIFO/fifo" port: "WDATA[0]" }
 }
net {
	name: "n1439"
	terminal	{ cell: "MVideoPostProcess/add_8/i3" port: "O" }
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[2]~FF" port: "D" }
 }
net {
	name: "n1440"
	terminal	{ cell: "MVideoPostProcess/add_8/i3" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/add_8/i4" port: "CI" }
 }
net {
	name: "MCsiRxController/genblk2[0].mVideoFIFO/rWA[1]"
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/rWA[1]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/USER_FIFO/fifo__D$2" port: "WADDR[8]" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/USER_FIFO/fifo__D$12" port: "WADDR[8]" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/USER_FIFO/fifo__D$b12" port: "WADDR[8]" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/USER_FIFO/fifo__D$c1" port: "WADDR[8]" }
	terminal	{ cell: "LUT__19230" port: "in[1]" }
	terminal	{ cell: "LUT__19253" port: "in[2]" }
	terminal	{ cell: "LUT__19263" port: "in[1]" }
	terminal	{ cell: "LUT__19264" port: "in[1]" }
	terminal	{ cell: "LUT__19265" port: "in[1]" }
	terminal	{ cell: "LUT__19266" port: "in[1]" }
 }
net {
	name: "MCsiRxController/genblk2[0].mVideoFIFO/rWA[2]"
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/rWA[2]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/USER_FIFO/fifo__D$2" port: "WADDR[9]" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/USER_FIFO/fifo__D$12" port: "WADDR[9]" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/USER_FIFO/fifo__D$b12" port: "WADDR[9]" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/USER_FIFO/fifo__D$c1" port: "WADDR[9]" }
	terminal	{ cell: "LUT__19230" port: "in[3]" }
	terminal	{ cell: "LUT__19253" port: "in[1]" }
	terminal	{ cell: "LUT__19264" port: "in[2]" }
	terminal	{ cell: "LUT__19265" port: "in[2]" }
	terminal	{ cell: "LUT__19266" port: "in[2]" }
 }
net {
	name: "MCsiRxController/genblk2[0].mVideoFIFO/rWA[3]"
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/rWA[3]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/USER_FIFO/fifo__D$2" port: "WADDR[0]" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/USER_FIFO/fifo__D$12" port: "WADDR[0]" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/USER_FIFO/fifo__D$b12" port: "WADDR[0]" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/USER_FIFO/fifo__D$c1" port: "WADDR[0]" }
	terminal	{ cell: "LUT__19231" port: "in[1]" }
	terminal	{ cell: "LUT__19244" port: "in[0]" }
	terminal	{ cell: "LUT__19248" port: "in[0]" }
	terminal	{ cell: "LUT__19250" port: "in[3]" }
	terminal	{ cell: "LUT__19252" port: "in[0]" }
	terminal	{ cell: "LUT__19265" port: "in[3]" }
	terminal	{ cell: "LUT__19266" port: "in[3]" }
 }
net {
	name: "MCsiRxController/genblk2[0].mVideoFIFO/rWA[4]"
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/rWA[4]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/USER_FIFO/fifo__D$2" port: "WADDR[1]" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/USER_FIFO/fifo__D$12" port: "WADDR[1]" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/USER_FIFO/fifo__D$b12" port: "WADDR[1]" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/USER_FIFO/fifo__D$c1" port: "WADDR[1]" }
	terminal	{ cell: "LUT__19229" port: "in[1]" }
	terminal	{ cell: "LUT__19236" port: "in[0]" }
	terminal	{ cell: "LUT__19241" port: "in[3]" }
	terminal	{ cell: "LUT__19244" port: "in[1]" }
	terminal	{ cell: "LUT__19248" port: "in[1]" }
	terminal	{ cell: "LUT__19250" port: "in[2]" }
	terminal	{ cell: "LUT__19267" port: "in[0]" }
	terminal	{ cell: "LUT__19268" port: "in[0]" }
 }
net {
	name: "MCsiRxController/genblk2[0].mVideoFIFO/rWA[5]"
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/rWA[5]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/USER_FIFO/fifo__D$2" port: "WADDR[2]" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/USER_FIFO/fifo__D$12" port: "WADDR[2]" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/USER_FIFO/fifo__D$b12" port: "WADDR[2]" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/USER_FIFO/fifo__D$c1" port: "WADDR[2]" }
	terminal	{ cell: "LUT__19223" port: "in[0]" }
	terminal	{ cell: "LUT__19236" port: "in[1]" }
	terminal	{ cell: "LUT__19241" port: "in[2]" }
	terminal	{ cell: "LUT__19244" port: "in[2]" }
	terminal	{ cell: "LUT__19249" port: "in[2]" }
	terminal	{ cell: "LUT__19268" port: "in[2]" }
 }
net {
	name: "MCsiRxController/genblk2[0].mVideoFIFO/rWA[6]"
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/rWA[6]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/USER_FIFO/fifo__D$2" port: "WADDR[3]" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/USER_FIFO/fifo__D$12" port: "WADDR[3]" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/USER_FIFO/fifo__D$b12" port: "WADDR[3]" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/USER_FIFO/fifo__D$c1" port: "WADDR[3]" }
	terminal	{ cell: "LUT__19222" port: "in[1]" }
	terminal	{ cell: "LUT__19237" port: "in[0]" }
	terminal	{ cell: "LUT__19239" port: "in[2]" }
	terminal	{ cell: "LUT__19244" port: "in[3]" }
	terminal	{ cell: "LUT__19269" port: "in[2]" }
	terminal	{ cell: "LUT__19270" port: "in[0]" }
 }
net {
	name: "MCsiRxController/genblk2[0].mVideoFIFO/rWA[7]"
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/rWA[7]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/USER_FIFO/fifo__D$2" port: "WADDR[4]" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/USER_FIFO/fifo__D$12" port: "WADDR[4]" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/USER_FIFO/fifo__D$b12" port: "WADDR[4]" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/USER_FIFO/fifo__D$c1" port: "WADDR[4]" }
	terminal	{ cell: "LUT__19225" port: "in[1]" }
	terminal	{ cell: "LUT__19235" port: "in[0]" }
	terminal	{ cell: "LUT__19237" port: "in[1]" }
	terminal	{ cell: "LUT__19246" port: "in[0]" }
	terminal	{ cell: "LUT__19271" port: "in[0]" }
	terminal	{ cell: "LUT__19272" port: "in[0]" }
	terminal	{ cell: "LUT__19273" port: "in[0]" }
 }
net {
	name: "MCsiRxController/genblk2[0].mVideoFIFO/rWA[8]"
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/rWA[8]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/USER_FIFO/fifo__D$2" port: "WADDR[5]" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/USER_FIFO/fifo__D$12" port: "WADDR[5]" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/USER_FIFO/fifo__D$b12" port: "WADDR[5]" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/USER_FIFO/fifo__D$c1" port: "WADDR[5]" }
	terminal	{ cell: "LUT__19224" port: "in[1]" }
	terminal	{ cell: "LUT__19235" port: "in[1]" }
	terminal	{ cell: "LUT__19240" port: "in[0]" }
	terminal	{ cell: "LUT__19247" port: "in[2]" }
	terminal	{ cell: "LUT__19272" port: "in[2]" }
	terminal	{ cell: "LUT__19273" port: "in[1]" }
 }
net {
	name: "MCsiRxController/genblk2[0].mVideoFIFO/rWA[9]"
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/rWA[9]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/USER_FIFO/fifo__D$2" port: "WADDR[6]" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/USER_FIFO/fifo__D$12" port: "WADDR[6]" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/USER_FIFO/fifo__D$b12" port: "WADDR[6]" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/USER_FIFO/fifo__D$c1" port: "WADDR[6]" }
	terminal	{ cell: "LUT__19226" port: "in[1]" }
	terminal	{ cell: "LUT__19235" port: "in[2]" }
	terminal	{ cell: "LUT__19273" port: "in[3]" }
 }
net {
	name: "MCsiRxController/genblk2[0].mVideoFIFO/rWA[10]"
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/rWA[10]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/USER_FIFO/fifo__D$2" port: "WADDR[7]" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/USER_FIFO/fifo__D$12" port: "WADDR[7]" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/USER_FIFO/fifo__D$b12" port: "WADDR[7]" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/USER_FIFO/fifo__D$c1" port: "WADDR[7]" }
	terminal	{ cell: "LUT__19227" port: "in[1]" }
	terminal	{ cell: "LUT__19274" port: "in[2]" }
 }
net {
	name: "la0_probe4[1]"
	terminal	{ cell: "la0_probe4[1]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].this_probe_p1[1]~FF" port: "D" }
 }
net {
	name: "la0_probe4[2]"
	terminal	{ cell: "la0_probe4[2]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].this_probe_p1[2]~FF" port: "D" }
 }
net {
	name: "la0_probe4[3]"
	terminal	{ cell: "la0_probe4[3]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].this_probe_p1[3]~FF" port: "D" }
 }
net {
	name: "la0_probe4[4]"
	terminal	{ cell: "la0_probe4[4]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].this_probe_p1[4]~FF" port: "D" }
 }
net {
	name: "la0_probe4[5]"
	terminal	{ cell: "la0_probe4[5]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].this_probe_p1[5]~FF" port: "D" }
 }
net {
	name: "la0_probe4[6]"
	terminal	{ cell: "la0_probe4[6]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].this_probe_p1[6]~FF" port: "D" }
 }
net {
	name: "la0_probe4[7]"
	terminal	{ cell: "la0_probe4[7]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].this_probe_p1[7]~FF" port: "D" }
 }
net {
	name: "la0_probe1[1]"
	terminal	{ cell: "la0_probe1[1]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].this_probe_p1[1]~FF" port: "D" }
 }
net {
	name: "la0_probe1[2]"
	terminal	{ cell: "la0_probe1[2]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].this_probe_p1[2]~FF" port: "D" }
 }
net {
	name: "la0_probe1[3]"
	terminal	{ cell: "la0_probe1[3]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].this_probe_p1[3]~FF" port: "D" }
 }
net {
	name: "la0_probe1[4]"
	terminal	{ cell: "la0_probe1[4]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].this_probe_p1[4]~FF" port: "D" }
 }
net {
	name: "la0_probe1[5]"
	terminal	{ cell: "la0_probe1[5]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].this_probe_p1[5]~FF" port: "D" }
 }
net {
	name: "la0_probe1[6]"
	terminal	{ cell: "la0_probe1[6]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].this_probe_p1[6]~FF" port: "D" }
 }
net {
	name: "la0_probe1[7]"
	terminal	{ cell: "la0_probe1[7]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].this_probe_p1[7]~FF" port: "D" }
 }
net {
	name: "la0_probe0[1]"
	terminal	{ cell: "la0_probe0[1]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].this_probe_p1[1]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/add_44/i2" port: "I0" }
 }
net {
	name: "la0_probe0[2]"
	terminal	{ cell: "la0_probe0[2]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].this_probe_p1[2]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/add_44/i3" port: "I0" }
 }
net {
	name: "la0_probe0[3]"
	terminal	{ cell: "la0_probe0[3]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].this_probe_p1[3]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/add_44/i4" port: "I0" }
 }
net {
	name: "la0_probe0[4]"
	terminal	{ cell: "la0_probe0[4]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].this_probe_p1[4]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/add_44/i5" port: "I0" }
 }
net {
	name: "la0_probe0[5]"
	terminal	{ cell: "la0_probe0[5]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].this_probe_p1[5]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/add_44/i6" port: "I0" }
 }
net {
	name: "la0_probe0[6]"
	terminal	{ cell: "la0_probe0[6]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].this_probe_p1[6]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/add_44/i7" port: "I0" }
 }
net {
	name: "la0_probe0[7]"
	terminal	{ cell: "la0_probe0[7]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].this_probe_p1[7]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/add_44/i8" port: "I0" }
 }
net {
	name: "la0_probe0[8]"
	terminal	{ cell: "la0_probe0[8]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].this_probe_p1[8]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/add_44/i9" port: "I0" }
 }
net {
	name: "la0_probe0[9]"
	terminal	{ cell: "la0_probe0[9]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].this_probe_p1[9]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/add_44/i10" port: "I0" }
 }
net {
	name: "la0_probe0[10]"
	terminal	{ cell: "la0_probe0[10]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].this_probe_p1[10]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/add_44/i11" port: "I0" }
 }
net {
	name: "la0_probe0[11]"
	terminal	{ cell: "la0_probe0[11]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].this_probe_p1[11]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/add_44/i12" port: "I0" }
 }
net {
	name: "la0_probe0[12]"
	terminal	{ cell: "la0_probe0[12]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].this_probe_p1[12]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/add_44/i13" port: "I0" }
 }
net {
	name: "la0_probe0[13]"
	terminal	{ cell: "la0_probe0[13]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].this_probe_p1[13]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/add_44/i14" port: "I0" }
 }
net {
	name: "la0_probe0[14]"
	terminal	{ cell: "la0_probe0[14]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].this_probe_p1[14]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/add_44/i15" port: "I0" }
 }
net {
	name: "la0_probe0[15]"
	terminal	{ cell: "la0_probe0[15]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].this_probe_p1[15]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/add_44/i16" port: "I0" }
 }
net {
	name: "MVideoPostProcess/rVtgRstCnt[0]"
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[0]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[0]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/add_8/i2" port: "I1" }
	terminal	{ cell: "LUT__19291" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/rVtgRST[0]"
	terminal	{ cell: "MVideoPostProcess/rVtgRST[0]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/rVtgRST[1]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/mVideoTimingGen/dff_11/i4_rst_3"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/dff_11/i4_rst_3~FF" port: "Q" }
	terminal	{ cell: "LUT__19539" port: "in[0]" }
	terminal	{ cell: "LUT__19548" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/r_byte_cnt_1P[0]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_byte_cnt_1P[0]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_adv7511_reg/ram" port: "RADDR[8]" }
	terminal	{ cell: "LUT__19295" port: "in[0]" }
	terminal	{ cell: "LUT__19303" port: "in[1]" }
	terminal	{ cell: "LUT__19308" port: "in[1]" }
	terminal	{ cell: "LUT__19482" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/r_m_en_1P"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_m_en_1P~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_m_en_1P~FF" port: "D" }
	terminal	{ cell: "LUT__19320" port: "in[3]" }
	terminal	{ cell: "LUT__19334" port: "in[1]" }
	terminal	{ cell: "LUT__19339" port: "in[0]" }
	terminal	{ cell: "LUT__19349" port: "in[2]" }
	terminal	{ cell: "LUT__19382" port: "in[1]" }
	terminal	{ cell: "LUT__19387" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/r_last_1P"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_last_1P~FF" port: "Q" }
	terminal	{ cell: "LUT__19341" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/r_reg_cnt_1P[0]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_reg_cnt_1P[0]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_adv7511_reg/ram" port: "RADDR[9]" }
	terminal	{ cell: "LUT__19297" port: "in[3]" }
	terminal	{ cell: "LUT__19309" port: "in[0]" }
	terminal	{ cell: "LUT__19482" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[0]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[0]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[0]~FF" port: "D" }
	terminal	{ cell: "LUT__19494" port: "in[0]" }
	terminal	{ cell: "LUT__19495" port: "in[0]" }
	terminal	{ cell: "LUT__19496" port: "in[0]" }
	terminal	{ cell: "LUT__19497" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[0]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[0]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[0]~FF" port: "D" }
	terminal	{ cell: "LUT__19304" port: "in[0]" }
	terminal	{ cell: "LUT__19514" port: "in[0]" }
	terminal	{ cell: "LUT__19515" port: "in[0]" }
	terminal	{ cell: "LUT__19516" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[0]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[0]~FF" port: "Q" }
	terminal	{ cell: "LUT__19313" port: "in[1]" }
	terminal	{ cell: "LUT__19361" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/r_i2c_config_state_1P[0]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_i2c_config_state_1P[0]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_i2c_config_state_1P[1]~FF" port: "D" }
	terminal	{ cell: "LUT__19300" port: "in[0]" }
	terminal	{ cell: "LUT__19301" port: "in[1]" }
	terminal	{ cell: "LUT__19307" port: "in[1]" }
	terminal	{ cell: "LUT__19311" port: "in[0]" }
	terminal	{ cell: "LUT__19313" port: "in[2]" }
	terminal	{ cell: "LUT__19315" port: "in[0]" }
	terminal	{ cell: "LUT__19317" port: "in[1]" }
	terminal	{ cell: "LUT__19521" port: "in[2]" }
	terminal	{ cell: "LUT__19522" port: "in[2]" }
	terminal	{ cell: "LUT__19523" port: "in[2]" }
	terminal	{ cell: "LUT__19524" port: "in[2]" }
	terminal	{ cell: "LUT__19525" port: "in[2]" }
	terminal	{ cell: "LUT__19526" port: "in[2]" }
	terminal	{ cell: "LUT__19527" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/r_clk_div_2P"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_2P~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_3P~FF" port: "D" }
	terminal	{ cell: "LUT__19306" port: "in[0]" }
	terminal	{ cell: "LUT__19312" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/r_clk_div_3P"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_3P~FF" port: "Q" }
	terminal	{ cell: "LUT__19306" port: "in[1]" }
	terminal	{ cell: "LUT__19312" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[0]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[0]~FF" port: "Q" }
	terminal	{ cell: "LUT__19323" port: "in[0]" }
	terminal	{ cell: "LUT__19390" port: "in[0]" }
	terminal	{ cell: "LUT__19391" port: "in[0]" }
	terminal	{ cell: "LUT__19394" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_bit_cnt_1P[0]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_bit_cnt_1P[0]~FF" port: "Q" }
	terminal	{ cell: "LUT__19325" port: "in[0]" }
	terminal	{ cell: "LUT__19331" port: "in[0]" }
	terminal	{ cell: "LUT__19414" port: "in[0]" }
	terminal	{ cell: "LUT__19415" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_addr_1P[0]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_addr_1P[0]~FF" port: "Q" }
	terminal	{ cell: "LUT__19424" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[0]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[0]~FF" port: "Q" }
	terminal	{ cell: "LUT__19363" port: "in[0]" }
	terminal	{ cell: "LUT__19366" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[0]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[0]~FF" port: "Q" }
	terminal	{ cell: "LUT__19363" port: "in[2]" }
	terminal	{ cell: "LUT__19365" port: "in[0]" }
	terminal	{ cell: "LUT__19425" port: "in[1]" }
	terminal	{ cell: "LUT__19427" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/o_dbg_i2c_state[0]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/o_dbg_i2c_state[0]~FF" port: "Q" }
	terminal	{ cell: "LUT__19322" port: "in[0]" }
	terminal	{ cell: "LUT__19326" port: "in[0]" }
	terminal	{ cell: "LUT__19327" port: "in[0]" }
	terminal	{ cell: "LUT__19330" port: "in[0]" }
	terminal	{ cell: "LUT__19333" port: "in[3]" }
	terminal	{ cell: "LUT__19335" port: "in[3]" }
	terminal	{ cell: "LUT__19337" port: "in[1]" }
	terminal	{ cell: "LUT__19342" port: "in[2]" }
	terminal	{ cell: "LUT__19352" port: "in[2]" }
	terminal	{ cell: "LUT__19355" port: "in[2]" }
	terminal	{ cell: "LUT__19359" port: "in[0]" }
	terminal	{ cell: "LUT__19360" port: "in[0]" }
	terminal	{ cell: "LUT__19362" port: "in[3]" }
	terminal	{ cell: "LUT__19364" port: "in[0]" }
	terminal	{ cell: "LUT__19368" port: "in[2]" }
	terminal	{ cell: "LUT__19370" port: "in[1]" }
	terminal	{ cell: "LUT__19376" port: "in[0]" }
	terminal	{ cell: "LUT__19377" port: "in[0]" }
	terminal	{ cell: "LUT__19381" port: "in[3]" }
	terminal	{ cell: "LUT__19386" port: "in[1]" }
	terminal	{ cell: "LUT__19387" port: "in[1]" }
	terminal	{ cell: "LUT__19462" port: "in[1]" }
	terminal	{ cell: "LUT__19467" port: "in[0]" }
	terminal	{ cell: "LUT__19472" port: "in[2]" }
	terminal	{ cell: "LUT__19474" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/w_ack"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/w_ack~FF" port: "Q" }
	terminal	{ cell: "LUT__19300" port: "in[1]" }
	terminal	{ cell: "LUT__19316" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_m_en_1P"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_m_en_1P~FF" port: "Q" }
	terminal	{ cell: "LUT__19387" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_m_en_re_1P"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_m_en_re_1P~FF" port: "Q" }
	terminal	{ cell: "LUT__19338" port: "in[1]" }
	terminal	{ cell: "LUT__19339" port: "in[1]" }
	terminal	{ cell: "LUT__19362" port: "in[0]" }
	terminal	{ cell: "LUT__19387" port: "in[3]" }
	terminal	{ cell: "LUT__19466" port: "in[1]" }
	terminal	{ cell: "LUT__19470" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_2P"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_2P~FF" port: "Q" }
	terminal	{ cell: "LUT__19319" port: "in[1]" }
	terminal	{ cell: "LUT__19354" port: "in[2]" }
	terminal	{ cell: "LUT__19357" port: "in[2]" }
	terminal	{ cell: "LUT__19386" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[1]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[1]~FF" port: "Q" }
	terminal	{ cell: "LUT__19390" port: "in[1]" }
	terminal	{ cell: "LUT__19391" port: "in[1]" }
	terminal	{ cell: "LUT__19394" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[2]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[2]~FF" port: "Q" }
	terminal	{ cell: "LUT__19392" port: "in[0]" }
	terminal	{ cell: "LUT__19393" port: "in[0]" }
	terminal	{ cell: "LUT__19394" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[3]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[3]~FF" port: "Q" }
	terminal	{ cell: "LUT__19393" port: "in[2]" }
	terminal	{ cell: "LUT__19394" port: "in[3]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[4]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[4]~FF" port: "Q" }
	terminal	{ cell: "LUT__19395" port: "in[0]" }
	terminal	{ cell: "LUT__19396" port: "in[0]" }
	terminal	{ cell: "LUT__19397" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[5]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[5]~FF" port: "Q" }
	terminal	{ cell: "LUT__19396" port: "in[2]" }
	terminal	{ cell: "LUT__19397" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[6]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[6]~FF" port: "Q" }
	terminal	{ cell: "LUT__19398" port: "in[2]" }
	terminal	{ cell: "LUT__19399" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_bit_cnt_1P[1]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_bit_cnt_1P[1]~FF" port: "Q" }
	terminal	{ cell: "LUT__19331" port: "in[1]" }
	terminal	{ cell: "LUT__19414" port: "in[1]" }
	terminal	{ cell: "LUT__19415" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_bit_cnt_1P[2]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_bit_cnt_1P[2]~FF" port: "Q" }
	terminal	{ cell: "LUT__19331" port: "in[2]" }
	terminal	{ cell: "LUT__19415" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[1]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[1]~FF" port: "Q" }
	terminal	{ cell: "LUT__19425" port: "in[2]" }
	terminal	{ cell: "LUT__19427" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[2]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[2]~FF" port: "Q" }
	terminal	{ cell: "LUT__19431" port: "in[1]" }
	terminal	{ cell: "LUT__19432" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[3]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[3]~FF" port: "Q" }
	terminal	{ cell: "LUT__19435" port: "in[1]" }
	terminal	{ cell: "LUT__19436" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[4]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[4]~FF" port: "Q" }
	terminal	{ cell: "LUT__19439" port: "in[2]" }
	terminal	{ cell: "LUT__19440" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[5]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[5]~FF" port: "Q" }
	terminal	{ cell: "LUT__19443" port: "in[2]" }
	terminal	{ cell: "LUT__19444" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[6]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[6]~FF" port: "Q" }
	terminal	{ cell: "LUT__19447" port: "in[2]" }
	terminal	{ cell: "LUT__19448" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[7]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[7]~FF" port: "Q" }
	terminal	{ cell: "LUT__19451" port: "in[1]" }
	terminal	{ cell: "LUT__19452" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[1]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[1]~FF" port: "Q" }
	terminal	{ cell: "LUT__19429" port: "in[3]" }
	terminal	{ cell: "LUT__19431" port: "in[0]" }
	terminal	{ cell: "LUT__19432" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[2]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[2]~FF" port: "Q" }
	terminal	{ cell: "LUT__19434" port: "in[3]" }
	terminal	{ cell: "LUT__19435" port: "in[0]" }
	terminal	{ cell: "LUT__19436" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[3]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[3]~FF" port: "Q" }
	terminal	{ cell: "LUT__19438" port: "in[3]" }
	terminal	{ cell: "LUT__19439" port: "in[1]" }
	terminal	{ cell: "LUT__19440" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[4]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[4]~FF" port: "Q" }
	terminal	{ cell: "LUT__19441" port: "in[3]" }
	terminal	{ cell: "LUT__19443" port: "in[1]" }
	terminal	{ cell: "LUT__19444" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[5]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[5]~FF" port: "Q" }
	terminal	{ cell: "LUT__19445" port: "in[3]" }
	terminal	{ cell: "LUT__19447" port: "in[1]" }
	terminal	{ cell: "LUT__19448" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[6]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[6]~FF" port: "Q" }
	terminal	{ cell: "LUT__19449" port: "in[3]" }
	terminal	{ cell: "LUT__19451" port: "in[0]" }
	terminal	{ cell: "LUT__19452" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[7]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[7]~FF" port: "Q" }
	terminal	{ cell: "LUT__19336" port: "in[1]" }
	terminal	{ cell: "LUT__19345" port: "in[0]" }
	terminal	{ cell: "LUT__19454" port: "in[3]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/o_dbg_i2c_state[1]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/o_dbg_i2c_state[1]~FF" port: "Q" }
	terminal	{ cell: "LUT__19321" port: "in[0]" }
	terminal	{ cell: "LUT__19328" port: "in[0]" }
	terminal	{ cell: "LUT__19338" port: "in[2]" }
	terminal	{ cell: "LUT__19342" port: "in[3]" }
	terminal	{ cell: "LUT__19347" port: "in[2]" }
	terminal	{ cell: "LUT__19350" port: "in[0]" }
	terminal	{ cell: "LUT__19353" port: "in[2]" }
	terminal	{ cell: "LUT__19355" port: "in[1]" }
	terminal	{ cell: "LUT__19358" port: "in[2]" }
	terminal	{ cell: "LUT__19363" port: "in[3]" }
	terminal	{ cell: "LUT__19364" port: "in[3]" }
	terminal	{ cell: "LUT__19368" port: "in[3]" }
	terminal	{ cell: "LUT__19369" port: "in[1]" }
	terminal	{ cell: "LUT__19379" port: "in[1]" }
	terminal	{ cell: "LUT__19380" port: "in[3]" }
	terminal	{ cell: "LUT__19382" port: "in[0]" }
	terminal	{ cell: "LUT__19385" port: "in[1]" }
	terminal	{ cell: "LUT__19423" port: "in[2]" }
	terminal	{ cell: "LUT__19426" port: "in[0]" }
	terminal	{ cell: "LUT__19428" port: "in[0]" }
	terminal	{ cell: "LUT__19433" port: "in[1]" }
	terminal	{ cell: "LUT__19437" port: "in[1]" }
	terminal	{ cell: "LUT__19453" port: "in[1]" }
	terminal	{ cell: "LUT__19462" port: "in[3]" }
	terminal	{ cell: "LUT__19464" port: "in[2]" }
	terminal	{ cell: "LUT__19466" port: "in[0]" }
	terminal	{ cell: "LUT__19467" port: "in[1]" }
	terminal	{ cell: "LUT__19470" port: "in[3]" }
	terminal	{ cell: "LUT__19471" port: "in[1]" }
	terminal	{ cell: "LUT__19474" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/o_dbg_i2c_state[2]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/o_dbg_i2c_state[2]~FF" port: "Q" }
	terminal	{ cell: "LUT__19321" port: "in[1]" }
	terminal	{ cell: "LUT__19343" port: "in[1]" }
	terminal	{ cell: "LUT__19346" port: "in[0]" }
	terminal	{ cell: "LUT__19353" port: "in[1]" }
	terminal	{ cell: "LUT__19355" port: "in[0]" }
	terminal	{ cell: "LUT__19358" port: "in[3]" }
	terminal	{ cell: "LUT__19359" port: "in[1]" }
	terminal	{ cell: "LUT__19368" port: "in[1]" }
	terminal	{ cell: "LUT__19369" port: "in[0]" }
	terminal	{ cell: "LUT__19383" port: "in[3]" }
	terminal	{ cell: "LUT__19385" port: "in[2]" }
	terminal	{ cell: "LUT__19426" port: "in[1]" }
	terminal	{ cell: "LUT__19433" port: "in[3]" }
	terminal	{ cell: "LUT__19437" port: "in[3]" }
	terminal	{ cell: "LUT__19453" port: "in[3]" }
	terminal	{ cell: "LUT__19470" port: "in[2]" }
	terminal	{ cell: "LUT__19471" port: "in[3]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/w_opn008_reg[0]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_adv7511_reg/ram" port: "RDATA[0]" }
	terminal	{ cell: "LUT__19313" port: "in[0]" }
 }
net {
	name: "n1560"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_6/i2" port: "O" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[1]~FF" port: "D" }
 }
net {
	name: "n1561"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_6/i2" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_6/i3" port: "CI" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/w_opn008_reg[1]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_adv7511_reg/ram" port: "RDATA[1]" }
	terminal	{ cell: "LUT__19521" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/w_opn008_reg[2]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_adv7511_reg/ram" port: "RDATA[2]" }
	terminal	{ cell: "LUT__19522" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/w_opn008_reg[3]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_adv7511_reg/ram" port: "RDATA[3]" }
	terminal	{ cell: "LUT__19523" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/w_opn008_reg[4]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_adv7511_reg/ram" port: "RDATA[5]" }
	terminal	{ cell: "LUT__19524" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/w_opn008_reg[5]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_adv7511_reg/ram" port: "RDATA[6]" }
	terminal	{ cell: "LUT__19525" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/w_opn008_reg[6]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_adv7511_reg/ram" port: "RDATA[7]" }
	terminal	{ cell: "LUT__19526" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/w_opn008_reg[7]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_adv7511_reg/ram" port: "RDATA[8]" }
	terminal	{ cell: "LUT__19527" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/mVideoTimingGen/dff_27/i4_pre"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/dff_27/i4_2" port: "Q" }
	terminal	{ cell: "LUT__19548" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[2]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[2]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_adv7511_reg/ram" port: "RADDR[0]" }
	terminal	{ cell: "LUT__19298" port: "in[0]" }
	terminal	{ cell: "LUT__19483" port: "in[0]" }
	terminal	{ cell: "LUT__19484" port: "in[0]" }
	terminal	{ cell: "LUT__19485" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[3]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[3]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_adv7511_reg/ram" port: "RADDR[1]" }
	terminal	{ cell: "LUT__19298" port: "in[2]" }
	terminal	{ cell: "LUT__19484" port: "in[2]" }
	terminal	{ cell: "LUT__19485" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[4]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[4]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_adv7511_reg/ram" port: "RADDR[2]" }
	terminal	{ cell: "LUT__19298" port: "in[1]" }
	terminal	{ cell: "LUT__19486" port: "in[2]" }
	terminal	{ cell: "LUT__19487" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[5]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[5]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_adv7511_reg/ram" port: "RADDR[3]" }
	terminal	{ cell: "LUT__19296" port: "in[0]" }
	terminal	{ cell: "LUT__19488" port: "in[0]" }
	terminal	{ cell: "LUT__19489" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[6]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[6]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_adv7511_reg/ram" port: "RADDR[4]" }
	terminal	{ cell: "LUT__19296" port: "in[1]" }
	terminal	{ cell: "LUT__19489" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[7]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[7]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_adv7511_reg/ram" port: "RADDR[5]" }
	terminal	{ cell: "LUT__19297" port: "in[0]" }
	terminal	{ cell: "LUT__19490" port: "in[2]" }
	terminal	{ cell: "LUT__19491" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[8]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[8]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_adv7511_reg/ram" port: "RADDR[6]" }
	terminal	{ cell: "LUT__19297" port: "in[1]" }
	terminal	{ cell: "LUT__19492" port: "in[0]" }
	terminal	{ cell: "LUT__19493" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[9]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[9]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_adv7511_reg/ram" port: "RADDR[7]" }
	terminal	{ cell: "LUT__19297" port: "in[2]" }
	terminal	{ cell: "LUT__19493" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[1]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[1]~FF" port: "Q" }
	terminal	{ cell: "LUT__19494" port: "in[1]" }
	terminal	{ cell: "LUT__19495" port: "in[1]" }
	terminal	{ cell: "LUT__19496" port: "in[1]" }
	terminal	{ cell: "LUT__19497" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[2]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[2]~FF" port: "Q" }
	terminal	{ cell: "LUT__19495" port: "in[2]" }
	terminal	{ cell: "LUT__19496" port: "in[2]" }
	terminal	{ cell: "LUT__19497" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[3]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[3]~FF" port: "Q" }
	terminal	{ cell: "LUT__19496" port: "in[3]" }
	terminal	{ cell: "LUT__19497" port: "in[3]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[4]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[4]~FF" port: "Q" }
	terminal	{ cell: "LUT__19498" port: "in[0]" }
	terminal	{ cell: "LUT__19499" port: "in[0]" }
	terminal	{ cell: "LUT__19500" port: "in[0]" }
	terminal	{ cell: "LUT__19501" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[5]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[5]~FF" port: "Q" }
	terminal	{ cell: "LUT__19499" port: "in[2]" }
	terminal	{ cell: "LUT__19500" port: "in[1]" }
	terminal	{ cell: "LUT__19501" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[6]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[6]~FF" port: "Q" }
	terminal	{ cell: "LUT__19500" port: "in[3]" }
	terminal	{ cell: "LUT__19501" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[7]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[7]~FF" port: "Q" }
	terminal	{ cell: "LUT__19502" port: "in[0]" }
	terminal	{ cell: "LUT__19503" port: "in[0]" }
	terminal	{ cell: "LUT__19504" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[8]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[8]~FF" port: "Q" }
	terminal	{ cell: "LUT__19503" port: "in[2]" }
	terminal	{ cell: "LUT__19504" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[9]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[9]~FF" port: "Q" }
	terminal	{ cell: "LUT__19505" port: "in[2]" }
	terminal	{ cell: "LUT__19506" port: "in[0]" }
	terminal	{ cell: "LUT__19507" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[10]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[10]~FF" port: "Q" }
	terminal	{ cell: "LUT__19506" port: "in[3]" }
	terminal	{ cell: "LUT__19507" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[11]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[11]~FF" port: "Q" }
	terminal	{ cell: "LUT__19508" port: "in[0]" }
	terminal	{ cell: "LUT__19509" port: "in[0]" }
	terminal	{ cell: "LUT__19510" port: "in[0]" }
	terminal	{ cell: "LUT__19511" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[12]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[12]~FF" port: "Q" }
	terminal	{ cell: "LUT__19509" port: "in[2]" }
	terminal	{ cell: "LUT__19510" port: "in[1]" }
	terminal	{ cell: "LUT__19511" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[13]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[13]~FF" port: "Q" }
	terminal	{ cell: "LUT__19510" port: "in[3]" }
	terminal	{ cell: "LUT__19511" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[14]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[14]~FF" port: "Q" }
	terminal	{ cell: "LUT__19512" port: "in[0]" }
	terminal	{ cell: "LUT__19513" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[1]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[1]~FF" port: "Q" }
	terminal	{ cell: "LUT__19304" port: "in[1]" }
	terminal	{ cell: "LUT__19514" port: "in[1]" }
	terminal	{ cell: "LUT__19515" port: "in[1]" }
	terminal	{ cell: "LUT__19516" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[2]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[2]~FF" port: "Q" }
	terminal	{ cell: "LUT__19304" port: "in[2]" }
	terminal	{ cell: "LUT__19515" port: "in[2]" }
	terminal	{ cell: "LUT__19516" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[3]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[3]~FF" port: "Q" }
	terminal	{ cell: "LUT__19304" port: "in[3]" }
	terminal	{ cell: "LUT__19516" port: "in[3]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[4]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[4]~FF" port: "Q" }
	terminal	{ cell: "LUT__19305" port: "in[0]" }
	terminal	{ cell: "LUT__19517" port: "in[0]" }
	terminal	{ cell: "LUT__19518" port: "in[0]" }
	terminal	{ cell: "LUT__19519" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[5]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[5]~FF" port: "Q" }
	terminal	{ cell: "LUT__19305" port: "in[1]" }
	terminal	{ cell: "LUT__19518" port: "in[2]" }
	terminal	{ cell: "LUT__19519" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[6]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[6]~FF" port: "Q" }
	terminal	{ cell: "LUT__19305" port: "in[2]" }
	terminal	{ cell: "LUT__19519" port: "in[3]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[7]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[7]~FF" port: "Q" }
	terminal	{ cell: "LUT__19306" port: "in[2]" }
	terminal	{ cell: "LUT__19520" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[1]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[1]~FF" port: "Q" }
	terminal	{ cell: "LUT__19416" port: "in[1]" }
	terminal	{ cell: "LUT__19521" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[2]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[2]~FF" port: "Q" }
	terminal	{ cell: "LUT__19417" port: "in[1]" }
	terminal	{ cell: "LUT__19522" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[3]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[3]~FF" port: "Q" }
	terminal	{ cell: "LUT__19418" port: "in[1]" }
	terminal	{ cell: "LUT__19523" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[4]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[4]~FF" port: "Q" }
	terminal	{ cell: "LUT__19419" port: "in[1]" }
	terminal	{ cell: "LUT__19524" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[5]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[5]~FF" port: "Q" }
	terminal	{ cell: "LUT__19420" port: "in[1]" }
	terminal	{ cell: "LUT__19525" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[6]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[6]~FF" port: "Q" }
	terminal	{ cell: "LUT__19421" port: "in[1]" }
	terminal	{ cell: "LUT__19526" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[7]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[7]~FF" port: "Q" }
	terminal	{ cell: "LUT__19422" port: "in[1]" }
	terminal	{ cell: "LUT__19527" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/r_i2c_config_state_1P[1]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_i2c_config_state_1P[1]~FF" port: "Q" }
	terminal	{ cell: "LUT__19295" port: "in[1]" }
	terminal	{ cell: "LUT__19300" port: "in[2]" }
	terminal	{ cell: "LUT__19301" port: "in[0]" }
	terminal	{ cell: "LUT__19307" port: "in[2]" }
	terminal	{ cell: "LUT__19309" port: "in[1]" }
	terminal	{ cell: "LUT__19311" port: "in[1]" }
	terminal	{ cell: "LUT__19314" port: "in[1]" }
	terminal	{ cell: "LUT__19315" port: "in[1]" }
	terminal	{ cell: "LUT__19483" port: "in[2]" }
	terminal	{ cell: "LUT__19484" port: "in[3]" }
	terminal	{ cell: "LUT__19486" port: "in[3]" }
	terminal	{ cell: "LUT__19488" port: "in[2]" }
	terminal	{ cell: "LUT__19489" port: "in[3]" }
	terminal	{ cell: "LUT__19490" port: "in[3]" }
	terminal	{ cell: "LUT__19492" port: "in[2]" }
	terminal	{ cell: "LUT__19493" port: "in[3]" }
 }
net {
	name: "n1614"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_20/i2" port: "O" }
	terminal	{ cell: "LUT__19540" port: "in[1]" }
 }
net {
	name: "n1615"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_20/i2" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_20/i3" port: "CI" }
 }
net {
	name: "MVideoPostProcess/mVideoTimingGen/rVpos[0]"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[0]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_20/i2" port: "I1" }
	terminal	{ cell: "LUT__19477" port: "in[0]" }
	terminal	{ cell: "LUT__19529" port: "in[0]" }
 }
net {
	name: "n1617"
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/add_10/i2" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/rRA[1]~FF" port: "D" }
 }
net {
	name: "n1618"
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/add_10/i2" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/add_10/i3" port: "CI" }
 }
net {
	name: "MVideoPostProcess/mVideoTimingGen/rVde[0]"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVde[0]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVde[1]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/mVideoTimingGen/rHpos[0]"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[0]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[0]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_6/i2" port: "I1" }
	terminal	{ cell: "LUT__19532" port: "in[0]" }
 }
net {
	name: "oAdv7511Hs"
	terminal	{ cell: "oAdv7511Hs~FF" port: "Q" }
	terminal	{ cell: "oAdv7511Hs" port: "outpad" }
 }
net {
	name: "MVideoPostProcess/mVideoTimingGen/rVpos[1]"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[1]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_20/i2" port: "I0" }
	terminal	{ cell: "LUT__19477" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/mVideoTimingGen/rVpos[2]"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[2]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_20/i3" port: "I0" }
	terminal	{ cell: "LUT__19481" port: "in[2]" }
	terminal	{ cell: "LUT__19528" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/mVideoTimingGen/rVpos[3]"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[3]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_20/i4" port: "I0" }
	terminal	{ cell: "LUT__19476" port: "in[2]" }
	terminal	{ cell: "LUT__19477" port: "in[2]" }
	terminal	{ cell: "LUT__19534" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/mVideoTimingGen/rVpos[4]"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[4]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_20/i5" port: "I0" }
	terminal	{ cell: "LUT__19476" port: "in[1]" }
	terminal	{ cell: "LUT__19477" port: "in[3]" }
	terminal	{ cell: "LUT__19534" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/mVideoTimingGen/rVpos[5]"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[5]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_20/i6" port: "I0" }
	terminal	{ cell: "LUT__19476" port: "in[0]" }
	terminal	{ cell: "LUT__19478" port: "in[0]" }
	terminal	{ cell: "LUT__19534" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/mVideoTimingGen/rVpos[6]"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[6]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_20/i7" port: "I0" }
	terminal	{ cell: "LUT__19480" port: "in[2]" }
	terminal	{ cell: "LUT__19535" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/mVideoTimingGen/rVpos[7]"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[7]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_20/i8" port: "I0" }
	terminal	{ cell: "LUT__19479" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/mVideoTimingGen/rVpos[8]"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[8]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_20/i9" port: "I0" }
	terminal	{ cell: "LUT__19479" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/mVideoTimingGen/rVpos[9]"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[9]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_20/i10" port: "I0" }
	terminal	{ cell: "LUT__19479" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/mVideoTimingGen/rVpos[10]"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[10]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_20/i11" port: "I0" }
	terminal	{ cell: "LUT__19480" port: "in[1]" }
	terminal	{ cell: "LUT__19535" port: "in[3]" }
 }
net {
	name: "MVideoPostProcess/mVideoTimingGen/rVpos[11]"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[11]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_20/i12" port: "I0" }
	terminal	{ cell: "LUT__19480" port: "in[0]" }
	terminal	{ cell: "LUT__19537" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/mVideoTimingGen/dff_11/i4_pre"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/dff_11/i4_2" port: "Q" }
	terminal	{ cell: "LUT__19539" port: "in[1]" }
 }
net {
	name: "oAdv7511Vs"
	terminal	{ cell: "oAdv7511Vs~FF" port: "Q" }
	terminal	{ cell: "oAdv7511Vs" port: "outpad" }
 }
net {
	name: "MVideoPostProcess/mVideoTimingGen/rVde[1]"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVde[1]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/wVgaGenFDe_2~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/mVideoTimingGen/rVde[3]"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVde[3]~FF" port: "Q" }
	terminal	{ cell: "oAdv7511De~FF" port: "D" }
 }
net {
	name: "oAdv7511De"
	terminal	{ cell: "oAdv7511De~FF" port: "Q" }
	terminal	{ cell: "oAdv7511De" port: "outpad" }
 }
net {
	name: "MVideoPostProcess/mVideoTimingGen/rHpos[1]"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[1]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_6/i2" port: "I0" }
	terminal	{ cell: "LUT__19532" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/mVideoTimingGen/rHpos[2]"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[2]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_6/i3" port: "I0" }
	terminal	{ cell: "LUT__19532" port: "in[2]" }
	terminal	{ cell: "LUT__19546" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/mVideoTimingGen/rHpos[3]"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[3]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_6/i4" port: "I0" }
	terminal	{ cell: "LUT__19531" port: "in[0]" }
	terminal	{ cell: "LUT__19545" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/mVideoTimingGen/rHpos[4]"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[4]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_6/i5" port: "I0" }
	terminal	{ cell: "LUT__19533" port: "in[0]" }
	terminal	{ cell: "LUT__19545" port: "in[0]" }
	terminal	{ cell: "LUT__19546" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/mVideoTimingGen/rHpos[5]"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[5]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_6/i6" port: "I0" }
	terminal	{ cell: "LUT__19531" port: "in[1]" }
	terminal	{ cell: "LUT__19545" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/mVideoTimingGen/rHpos[6]"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[6]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_6/i7" port: "I0" }
	terminal	{ cell: "LUT__19531" port: "in[2]" }
	terminal	{ cell: "LUT__19547" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/mVideoTimingGen/rHpos[7]"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[7]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_6/i8" port: "I0" }
	terminal	{ cell: "LUT__19533" port: "in[1]" }
	terminal	{ cell: "LUT__19536" port: "in[0]" }
	terminal	{ cell: "LUT__19546" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/mVideoTimingGen/rHpos[8]"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[8]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_6/i9" port: "I0" }
	terminal	{ cell: "LUT__19530" port: "in[0]" }
	terminal	{ cell: "LUT__19536" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/mVideoTimingGen/rHpos[9]"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[9]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_6/i10" port: "I0" }
	terminal	{ cell: "LUT__19530" port: "in[1]" }
	terminal	{ cell: "LUT__19536" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/mVideoTimingGen/rHpos[10]"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[10]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_6/i11" port: "I0" }
	terminal	{ cell: "LUT__19530" port: "in[2]" }
	terminal	{ cell: "LUT__19536" port: "in[3]" }
 }
net {
	name: "MVideoPostProcess/mVideoTimingGen/rHpos[11]"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[11]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_6/i12" port: "I0" }
	terminal	{ cell: "LUT__19530" port: "in[3]" }
	terminal	{ cell: "LUT__19537" port: "in[1]" }
	terminal	{ cell: "LUT__19547" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/genblk1[0].mVideoFIFO/rRA[0]"
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/rRA[0]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/rRA[0]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/add_10/i2" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[10]" }
	terminal	{ cell: "LUT__19549" port: "in[0]" }
	terminal	{ cell: "LUT__19577" port: "in[3]" }
 }
net {
	name: "wVideofull"
	terminal	{ cell: "wVideofull~FF" port: "Q" }
	terminal	{ cell: "genblk1.genblk1[4].mPulseGenerator/rSft[0]~FF" port: "D" }
	terminal	{ cell: "LUT__19234" port: "in[1]" }
 }
net {
	name: "oAdv7511Data[8]"
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/USER_FIFO/fifo" port: "RDATA[0]" }
	terminal	{ cell: "oAdv7511Data[8]" port: "outpad" }
 }
net {
	name: "MVideoPostProcess/genblk1[0].mVideoFIFO/rWA[0]"
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/rWA[0]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/rWA[0]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[10]" }
	terminal	{ cell: "LUT__19549" port: "in[1]" }
	terminal	{ cell: "LUT__19577" port: "in[2]" }
	terminal	{ cell: "LUT__19590" port: "in[0]" }
	terminal	{ cell: "LUT__19591" port: "in[0]" }
	terminal	{ cell: "LUT__19592" port: "in[0]" }
	terminal	{ cell: "LUT__19593" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/genblk1[0].mVideoFIFO/rRA[1]"
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/rRA[1]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/add_10/i2" port: "I0" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[11]" }
	terminal	{ cell: "LUT__19550" port: "in[0]" }
	terminal	{ cell: "LUT__19577" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/genblk1[0].mVideoFIFO/rRA[2]"
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/rRA[2]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/add_10/i3" port: "I0" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[12]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[12]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[12]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[12]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[12]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[12]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[12]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[12]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[12]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[12]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[12]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[12]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[12]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[12]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[12]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[12]" }
	terminal	{ cell: "LUT__19550" port: "in[2]" }
	terminal	{ cell: "LUT__19578" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/genblk1[0].mVideoFIFO/rRA[3]"
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/rRA[3]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/add_10/i4" port: "I0" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[8]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[8]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[8]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[8]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[8]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[8]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[8]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[8]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[8]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[8]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[8]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[8]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[8]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[8]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[8]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[8]" }
	terminal	{ cell: "LUT__19560" port: "in[0]" }
	terminal	{ cell: "LUT__19575" port: "in[1]" }
	terminal	{ cell: "LUT__19586" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/genblk1[0].mVideoFIFO/rRA[4]"
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/rRA[4]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/add_10/i5" port: "I0" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[9]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[9]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[9]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[9]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[9]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[9]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[9]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[9]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[9]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[9]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[9]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[9]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[9]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[9]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[9]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[9]" }
	terminal	{ cell: "LUT__19560" port: "in[2]" }
	terminal	{ cell: "LUT__19565" port: "in[0]" }
	terminal	{ cell: "LUT__19586" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/genblk1[0].mVideoFIFO/rRA[5]"
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/rRA[5]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/add_10/i6" port: "I0" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[0]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[0]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[0]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[0]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[0]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[0]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[0]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[0]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[0]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[0]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[0]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[0]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[0]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[0]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[0]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[0]" }
	terminal	{ cell: "LUT__19555" port: "in[0]" }
	terminal	{ cell: "LUT__19585" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/genblk1[0].mVideoFIFO/rRA[6]"
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/rRA[6]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/add_10/i7" port: "I0" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[1]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[1]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[1]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[1]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[1]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[1]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[1]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[1]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[1]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[1]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[1]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[1]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[1]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[1]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[1]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[1]" }
	terminal	{ cell: "LUT__19556" port: "in[0]" }
	terminal	{ cell: "LUT__19568" port: "in[2]" }
	terminal	{ cell: "LUT__19570" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/genblk1[0].mVideoFIFO/rRA[7]"
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/rRA[7]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/add_10/i8" port: "I0" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[2]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[2]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[2]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[2]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[2]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[2]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[2]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[2]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[2]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[2]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[2]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[2]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[2]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[2]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[2]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[2]" }
	terminal	{ cell: "LUT__19552" port: "in[1]" }
	terminal	{ cell: "LUT__19570" port: "in[1]" }
	terminal	{ cell: "LUT__19584" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/genblk1[0].mVideoFIFO/rRA[8]"
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/rRA[8]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/add_10/i9" port: "I0" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[3]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[3]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[3]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[3]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[3]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[3]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[3]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[3]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[3]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[3]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[3]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[3]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[3]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[3]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[3]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[3]" }
	terminal	{ cell: "LUT__19558" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/genblk1[0].mVideoFIFO/rRA[9]"
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/rRA[9]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/add_10/i10" port: "I0" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[4]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[4]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[4]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[4]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[4]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[4]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[4]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[4]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[4]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[4]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[4]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[4]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[4]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[4]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[4]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[4]" }
	terminal	{ cell: "LUT__19554" port: "in[0]" }
	terminal	{ cell: "LUT__19574" port: "in[0]" }
	terminal	{ cell: "LUT__19582" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/genblk1[0].mVideoFIFO/rRA[10]"
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/rRA[10]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/add_10/i11" port: "I0" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[5]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[5]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[5]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[5]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[5]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[5]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[5]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[5]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[5]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[5]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[5]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[5]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[5]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[5]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[5]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[5]" }
	terminal	{ cell: "LUT__19553" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/genblk1[0].mVideoFIFO/rRA[11]"
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/rRA[11]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/add_10/i12" port: "I0" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[6]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[6]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[6]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[6]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[6]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[6]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[6]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[6]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[6]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[6]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[6]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[6]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[6]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[6]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[6]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[6]" }
	terminal	{ cell: "LUT__19559" port: "in[0]" }
	terminal	{ cell: "LUT__19580" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/genblk1[0].mVideoFIFO/rRA[12]"
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/rRA[12]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/add_10/i13" port: "I0" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[7]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[7]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[7]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[7]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[7]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[7]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[7]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[7]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[7]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[7]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[7]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[7]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[7]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[7]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[7]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[7]" }
	terminal	{ cell: "LUT__19551" port: "in[0]" }
 }
net {
	name: "n1668"
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoFIFO/add_10/i2" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoFIFO/rRA[1]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/genblk1[0].mVideoFIFO/rWA[1]"
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/rWA[1]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[11]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[11]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[11]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[11]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[11]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[11]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[11]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[11]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[11]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[11]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[11]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[11]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[11]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[11]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[11]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[11]" }
	terminal	{ cell: "LUT__19550" port: "in[1]" }
	terminal	{ cell: "LUT__19577" port: "in[1]" }
	terminal	{ cell: "LUT__19590" port: "in[1]" }
	terminal	{ cell: "LUT__19591" port: "in[1]" }
	terminal	{ cell: "LUT__19592" port: "in[1]" }
	terminal	{ cell: "LUT__19593" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/genblk1[0].mVideoFIFO/rWA[2]"
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/rWA[2]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[12]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[12]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[12]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[12]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[12]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[12]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[12]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[12]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[12]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[12]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[12]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[12]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[12]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[12]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[12]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[12]" }
	terminal	{ cell: "LUT__19550" port: "in[3]" }
	terminal	{ cell: "LUT__19578" port: "in[1]" }
	terminal	{ cell: "LUT__19591" port: "in[2]" }
	terminal	{ cell: "LUT__19592" port: "in[2]" }
	terminal	{ cell: "LUT__19593" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/genblk1[0].mVideoFIFO/rWA[3]"
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/rWA[3]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[8]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[8]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[8]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[8]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[8]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[8]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[8]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[8]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[8]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[8]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[8]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[8]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[8]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[8]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[8]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[8]" }
	terminal	{ cell: "LUT__19560" port: "in[1]" }
	terminal	{ cell: "LUT__19565" port: "in[2]" }
	terminal	{ cell: "LUT__19566" port: "in[0]" }
	terminal	{ cell: "LUT__19567" port: "in[0]" }
	terminal	{ cell: "LUT__19573" port: "in[0]" }
	terminal	{ cell: "LUT__19575" port: "in[3]" }
	terminal	{ cell: "LUT__19586" port: "in[1]" }
	terminal	{ cell: "LUT__19592" port: "in[3]" }
	terminal	{ cell: "LUT__19593" port: "in[3]" }
 }
net {
	name: "MVideoPostProcess/genblk1[0].mVideoFIFO/rWA[4]"
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/rWA[4]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[9]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[9]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[9]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[9]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[9]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[9]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[9]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[9]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[9]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[9]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[9]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[9]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[9]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[9]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[9]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[9]" }
	terminal	{ cell: "LUT__19560" port: "in[3]" }
	terminal	{ cell: "LUT__19564" port: "in[0]" }
	terminal	{ cell: "LUT__19565" port: "in[3]" }
	terminal	{ cell: "LUT__19567" port: "in[1]" }
	terminal	{ cell: "LUT__19583" port: "in[0]" }
	terminal	{ cell: "LUT__19585" port: "in[2]" }
	terminal	{ cell: "LUT__19586" port: "in[3]" }
	terminal	{ cell: "LUT__19594" port: "in[0]" }
	terminal	{ cell: "LUT__19595" port: "in[0]" }
	terminal	{ cell: "LUT__19596" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/genblk1[0].mVideoFIFO/rWA[5]"
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/rWA[5]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[0]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[0]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[0]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[0]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[0]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[0]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[0]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[0]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[0]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[0]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[0]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[0]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[0]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[0]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[0]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[0]" }
	terminal	{ cell: "LUT__19555" port: "in[1]" }
	terminal	{ cell: "LUT__19564" port: "in[1]" }
	terminal	{ cell: "LUT__19567" port: "in[2]" }
	terminal	{ cell: "LUT__19583" port: "in[1]" }
	terminal	{ cell: "LUT__19585" port: "in[3]" }
	terminal	{ cell: "LUT__19595" port: "in[2]" }
	terminal	{ cell: "LUT__19596" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/genblk1[0].mVideoFIFO/rWA[6]"
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/rWA[6]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[1]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[1]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[1]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[1]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[1]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[1]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[1]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[1]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[1]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[1]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[1]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[1]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[1]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[1]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[1]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[1]" }
	terminal	{ cell: "LUT__19556" port: "in[1]" }
	terminal	{ cell: "LUT__19564" port: "in[2]" }
	terminal	{ cell: "LUT__19568" port: "in[0]" }
	terminal	{ cell: "LUT__19570" port: "in[3]" }
	terminal	{ cell: "LUT__19583" port: "in[2]" }
	terminal	{ cell: "LUT__19596" port: "in[3]" }
 }
net {
	name: "MVideoPostProcess/genblk1[0].mVideoFIFO/rWA[7]"
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/rWA[7]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[2]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[2]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[2]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[2]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[2]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[2]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[2]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[2]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[2]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[2]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[2]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[2]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[2]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[2]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[2]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[2]" }
	terminal	{ cell: "LUT__19552" port: "in[0]" }
	terminal	{ cell: "LUT__19564" port: "in[3]" }
	terminal	{ cell: "LUT__19570" port: "in[2]" }
	terminal	{ cell: "LUT__19584" port: "in[2]" }
	terminal	{ cell: "LUT__19597" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/genblk1[0].mVideoFIFO/rWA[8]"
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/rWA[8]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[3]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[3]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[3]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[3]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[3]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[3]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[3]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[3]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[3]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[3]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[3]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[3]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[3]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[3]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[3]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[3]" }
	terminal	{ cell: "LUT__19558" port: "in[1]" }
	terminal	{ cell: "LUT__19569" port: "in[0]" }
	terminal	{ cell: "LUT__19573" port: "in[1]" }
	terminal	{ cell: "LUT__19581" port: "in[0]" }
	terminal	{ cell: "LUT__19598" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/genblk1[0].mVideoFIFO/rWA[9]"
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/rWA[9]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[4]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[4]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[4]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[4]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[4]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[4]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[4]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[4]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[4]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[4]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[4]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[4]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[4]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[4]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[4]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[4]" }
	terminal	{ cell: "LUT__19554" port: "in[1]" }
	terminal	{ cell: "LUT__19569" port: "in[1]" }
	terminal	{ cell: "LUT__19574" port: "in[2]" }
	terminal	{ cell: "LUT__19582" port: "in[2]" }
	terminal	{ cell: "LUT__19599" port: "in[2]" }
	terminal	{ cell: "LUT__19600" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/genblk1[0].mVideoFIFO/rWA[10]"
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/rWA[10]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[5]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[5]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[5]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[5]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[5]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[5]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[5]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[5]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[5]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[5]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[5]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[5]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[5]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[5]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[5]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[5]" }
	terminal	{ cell: "LUT__19553" port: "in[1]" }
	terminal	{ cell: "LUT__19569" port: "in[2]" }
	terminal	{ cell: "LUT__19600" port: "in[3]" }
 }
net {
	name: "MVideoPostProcess/genblk1[0].mVideoFIFO/rWA[11]"
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/rWA[11]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[6]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[6]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[6]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[6]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[6]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[6]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[6]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[6]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[6]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[6]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[6]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[6]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[6]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[6]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[6]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[6]" }
	terminal	{ cell: "LUT__19559" port: "in[1]" }
	terminal	{ cell: "LUT__19572" port: "in[0]" }
	terminal	{ cell: "LUT__19580" port: "in[2]" }
	terminal	{ cell: "LUT__19601" port: "in[2]" }
	terminal	{ cell: "LUT__19602" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/genblk1[0].mVideoFIFO/rWA[12]"
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/rWA[12]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[7]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[7]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[7]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[7]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[7]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[7]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[7]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[7]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[7]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[7]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[7]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[7]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[7]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[7]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[7]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[7]" }
	terminal	{ cell: "LUT__19551" port: "in[1]" }
	terminal	{ cell: "LUT__19602" port: "in[3]" }
 }
net {
	name: "MVideoPostProcess/genblk1[1].mVideoFIFO/rRA[0]"
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoFIFO/rRA[0]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoFIFO/rRA[0]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoFIFO/add_10/i2" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[10]" }
 }
net {
	name: "oAdv7511Data[9]"
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoFIFO/USER_FIFO/fifo" port: "RDATA[0]" }
	terminal	{ cell: "oAdv7511Data[9]" port: "outpad" }
 }
net {
	name: "MVideoPostProcess/genblk1[1].mVideoFIFO/rWA[0]"
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoFIFO/rWA[0]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoFIFO/rWA[0]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[10]" }
 }
net {
	name: "MVideoPostProcess/genblk1[1].mVideoFIFO/rRA[1]"
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoFIFO/rRA[1]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoFIFO/add_10/i2" port: "I0" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[11]" }
 }
net {
	name: "n1697"
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoFIFO/add_10/i2" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoFIFO/rRA[1]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/genblk1[2].mVideoFIFO/rRA[0]"
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoFIFO/rRA[0]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoFIFO/rRA[0]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoFIFO/add_10/i2" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[10]" }
 }
net {
	name: "oAdv7511Data[10]"
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoFIFO/USER_FIFO/fifo" port: "RDATA[0]" }
	terminal	{ cell: "oAdv7511Data[10]" port: "outpad" }
 }
net {
	name: "MVideoPostProcess/genblk1[2].mVideoFIFO/rWA[0]"
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoFIFO/rWA[0]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoFIFO/rWA[0]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[10]" }
 }
net {
	name: "MVideoPostProcess/genblk1[2].mVideoFIFO/rRA[1]"
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoFIFO/rRA[1]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoFIFO/add_10/i2" port: "I0" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[11]" }
 }
net {
	name: "n1726"
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoFIFO/add_10/i2" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoFIFO/rRA[1]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/genblk1[3].mVideoFIFO/rRA[0]"
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoFIFO/rRA[0]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoFIFO/rRA[0]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoFIFO/add_10/i2" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[10]" }
 }
net {
	name: "oAdv7511Data[11]"
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoFIFO/USER_FIFO/fifo" port: "RDATA[0]" }
	terminal	{ cell: "oAdv7511Data[11]" port: "outpad" }
 }
net {
	name: "MVideoPostProcess/genblk1[3].mVideoFIFO/rWA[0]"
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoFIFO/rWA[0]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoFIFO/rWA[0]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[10]" }
 }
net {
	name: "MVideoPostProcess/genblk1[3].mVideoFIFO/rRA[1]"
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoFIFO/rRA[1]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoFIFO/add_10/i2" port: "I0" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[11]" }
 }
net {
	name: "n1755"
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoFIFO/add_10/i2" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoFIFO/rRA[1]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/genblk1[4].mVideoFIFO/rRA[0]"
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoFIFO/rRA[0]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoFIFO/rRA[0]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoFIFO/add_10/i2" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[10]" }
 }
net {
	name: "oAdv7511Data[12]"
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoFIFO/USER_FIFO/fifo" port: "RDATA[0]" }
	terminal	{ cell: "oAdv7511Data[12]" port: "outpad" }
 }
net {
	name: "MVideoPostProcess/genblk1[4].mVideoFIFO/rWA[0]"
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoFIFO/rWA[0]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoFIFO/rWA[0]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[10]" }
 }
net {
	name: "MVideoPostProcess/genblk1[4].mVideoFIFO/rRA[1]"
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoFIFO/rRA[1]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoFIFO/add_10/i2" port: "I0" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[11]" }
 }
net {
	name: "n1784"
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoFIFO/add_10/i2" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoFIFO/rRA[1]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/genblk1[5].mVideoFIFO/rRA[0]"
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoFIFO/rRA[0]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoFIFO/rRA[0]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoFIFO/add_10/i2" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[10]" }
 }
net {
	name: "oAdv7511Data[13]"
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoFIFO/USER_FIFO/fifo" port: "RDATA[0]" }
	terminal	{ cell: "oAdv7511Data[13]" port: "outpad" }
 }
net {
	name: "MVideoPostProcess/genblk1[5].mVideoFIFO/rWA[0]"
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoFIFO/rWA[0]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoFIFO/rWA[0]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[10]" }
 }
net {
	name: "MVideoPostProcess/genblk1[5].mVideoFIFO/rRA[1]"
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoFIFO/rRA[1]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoFIFO/add_10/i2" port: "I0" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[11]" }
 }
net {
	name: "n1813"
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoFIFO/add_10/i2" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoFIFO/rRA[1]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/genblk1[6].mVideoFIFO/rRA[0]"
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoFIFO/rRA[0]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoFIFO/rRA[0]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoFIFO/add_10/i2" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[10]" }
 }
net {
	name: "oAdv7511Data[14]"
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoFIFO/USER_FIFO/fifo" port: "RDATA[0]" }
	terminal	{ cell: "oAdv7511Data[14]" port: "outpad" }
 }
net {
	name: "MVideoPostProcess/genblk1[6].mVideoFIFO/rWA[0]"
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoFIFO/rWA[0]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoFIFO/rWA[0]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[10]" }
 }
net {
	name: "MVideoPostProcess/genblk1[6].mVideoFIFO/rRA[1]"
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoFIFO/rRA[1]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoFIFO/add_10/i2" port: "I0" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[11]" }
 }
net {
	name: "n1842"
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoFIFO/add_10/i2" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoFIFO/rRA[1]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/genblk1[7].mVideoFIFO/rRA[0]"
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoFIFO/rRA[0]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoFIFO/rRA[0]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoFIFO/add_10/i2" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[10]" }
 }
net {
	name: "oAdv7511Data[15]"
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoFIFO/USER_FIFO/fifo" port: "RDATA[0]" }
	terminal	{ cell: "oAdv7511Data[15]" port: "outpad" }
 }
net {
	name: "MVideoPostProcess/genblk1[7].mVideoFIFO/rWA[0]"
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoFIFO/rWA[0]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoFIFO/rWA[0]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[10]" }
 }
net {
	name: "MVideoPostProcess/genblk1[7].mVideoFIFO/rRA[1]"
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoFIFO/rRA[1]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoFIFO/add_10/i2" port: "I0" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[11]" }
 }
net {
	name: "n1871"
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoFIFO/add_10/i2" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoFIFO/rRA[1]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/genblk1[8].mVideoFIFO/rRA[0]"
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoFIFO/rRA[0]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoFIFO/rRA[0]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoFIFO/add_10/i2" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[10]" }
 }
net {
	name: "oAdv7511Data[0]"
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoFIFO/USER_FIFO/fifo" port: "RDATA[0]" }
	terminal	{ cell: "oAdv7511Data[0]" port: "outpad" }
 }
net {
	name: "MVideoPostProcess/genblk1[8].mVideoFIFO/rWA[0]"
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoFIFO/rWA[0]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoFIFO/rWA[0]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[10]" }
 }
net {
	name: "MVideoPostProcess/genblk1[8].mVideoFIFO/rRA[1]"
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoFIFO/rRA[1]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoFIFO/add_10/i2" port: "I0" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[11]" }
 }
net {
	name: "n1900"
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoFIFO/add_10/i2" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoFIFO/rRA[1]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/genblk1[9].mVideoFIFO/rRA[0]"
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoFIFO/rRA[0]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoFIFO/rRA[0]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoFIFO/add_10/i2" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[10]" }
 }
net {
	name: "oAdv7511Data[1]"
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoFIFO/USER_FIFO/fifo" port: "RDATA[0]" }
	terminal	{ cell: "oAdv7511Data[1]" port: "outpad" }
 }
net {
	name: "MVideoPostProcess/genblk1[9].mVideoFIFO/rWA[0]"
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoFIFO/rWA[0]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoFIFO/rWA[0]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[10]" }
 }
net {
	name: "MVideoPostProcess/genblk1[9].mVideoFIFO/rRA[1]"
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoFIFO/rRA[1]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoFIFO/add_10/i2" port: "I0" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[11]" }
 }
net {
	name: "n1929"
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoFIFO/add_10/i2" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoFIFO/rRA[1]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/genblk1[10].mVideoFIFO/rRA[0]"
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoFIFO/rRA[0]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoFIFO/rRA[0]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoFIFO/add_10/i2" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[10]" }
 }
net {
	name: "oAdv7511Data[2]"
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoFIFO/USER_FIFO/fifo" port: "RDATA[0]" }
	terminal	{ cell: "oAdv7511Data[2]" port: "outpad" }
 }
net {
	name: "MVideoPostProcess/genblk1[10].mVideoFIFO/rWA[0]"
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoFIFO/rWA[0]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoFIFO/rWA[0]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[10]" }
 }
net {
	name: "MVideoPostProcess/genblk1[10].mVideoFIFO/rRA[1]"
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoFIFO/rRA[1]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoFIFO/add_10/i2" port: "I0" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[11]" }
 }
net {
	name: "n1958"
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoFIFO/add_10/i2" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoFIFO/rRA[1]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/genblk1[11].mVideoFIFO/rRA[0]"
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoFIFO/rRA[0]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoFIFO/rRA[0]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoFIFO/add_10/i2" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[10]" }
 }
net {
	name: "oAdv7511Data[3]"
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoFIFO/USER_FIFO/fifo" port: "RDATA[0]" }
	terminal	{ cell: "oAdv7511Data[3]" port: "outpad" }
 }
net {
	name: "MVideoPostProcess/genblk1[11].mVideoFIFO/rWA[0]"
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoFIFO/rWA[0]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoFIFO/rWA[0]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[10]" }
 }
net {
	name: "MVideoPostProcess/genblk1[11].mVideoFIFO/rRA[1]"
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoFIFO/rRA[1]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoFIFO/add_10/i2" port: "I0" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[11]" }
 }
net {
	name: "n1987"
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoFIFO/add_10/i2" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoFIFO/rRA[1]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/genblk1[12].mVideoFIFO/rRA[0]"
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoFIFO/rRA[0]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoFIFO/rRA[0]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoFIFO/add_10/i2" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[10]" }
 }
net {
	name: "oAdv7511Data[4]"
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoFIFO/USER_FIFO/fifo" port: "RDATA[0]" }
	terminal	{ cell: "oAdv7511Data[4]" port: "outpad" }
 }
net {
	name: "MVideoPostProcess/genblk1[12].mVideoFIFO/rWA[0]"
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoFIFO/rWA[0]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoFIFO/rWA[0]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[10]" }
 }
net {
	name: "MVideoPostProcess/genblk1[12].mVideoFIFO/rRA[1]"
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoFIFO/rRA[1]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoFIFO/add_10/i2" port: "I0" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[11]" }
 }
net {
	name: "n2016"
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoFIFO/add_10/i2" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoFIFO/rRA[1]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/genblk1[13].mVideoFIFO/rRA[0]"
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoFIFO/rRA[0]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoFIFO/rRA[0]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoFIFO/add_10/i2" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[10]" }
 }
net {
	name: "oAdv7511Data[5]"
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoFIFO/USER_FIFO/fifo" port: "RDATA[0]" }
	terminal	{ cell: "oAdv7511Data[5]" port: "outpad" }
 }
net {
	name: "MVideoPostProcess/genblk1[13].mVideoFIFO/rWA[0]"
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoFIFO/rWA[0]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoFIFO/rWA[0]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[10]" }
 }
net {
	name: "MVideoPostProcess/genblk1[13].mVideoFIFO/rRA[1]"
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoFIFO/rRA[1]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoFIFO/add_10/i2" port: "I0" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[11]" }
 }
net {
	name: "n2045"
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoFIFO/add_10/i2" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoFIFO/rRA[1]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/genblk1[14].mVideoFIFO/rRA[0]"
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoFIFO/rRA[0]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoFIFO/rRA[0]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoFIFO/add_10/i2" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[10]" }
 }
net {
	name: "oAdv7511Data[6]"
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoFIFO/USER_FIFO/fifo" port: "RDATA[0]" }
	terminal	{ cell: "oAdv7511Data[6]" port: "outpad" }
 }
net {
	name: "MVideoPostProcess/genblk1[14].mVideoFIFO/rWA[0]"
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoFIFO/rWA[0]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoFIFO/rWA[0]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[10]" }
 }
net {
	name: "MVideoPostProcess/genblk1[14].mVideoFIFO/rRA[1]"
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoFIFO/rRA[1]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoFIFO/add_10/i2" port: "I0" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[11]" }
 }
net {
	name: "n2074"
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoFIFO/add_10/i2" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoFIFO/rRA[1]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/genblk1[15].mVideoFIFO/rRA[0]"
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoFIFO/rRA[0]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoFIFO/rRA[0]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoFIFO/add_10/i2" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[10]" }
 }
net {
	name: "oAdv7511Data[7]"
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoFIFO/USER_FIFO/fifo" port: "RDATA[0]" }
	terminal	{ cell: "oAdv7511Data[7]" port: "outpad" }
 }
net {
	name: "n2090"
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/add_8/i3" port: "O" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[2]~FF" port: "D" }
	terminal	{ cell: "LUT__19606" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/genblk1[15].mVideoFIFO/rWA[0]"
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoFIFO/rWA[0]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoFIFO/rWA[0]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[10]" }
 }
net {
	name: "MVideoPostProcess/genblk1[15].mVideoFIFO/rRA[1]"
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoFIFO/rRA[1]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoFIFO/add_10/i2" port: "I0" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[11]" }
 }
net {
	name: "n2104"
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/add_8/i2" port: "O" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[1]~FF" port: "D" }
	terminal	{ cell: "LUT__19606" port: "in[1]" }
 }
net {
	name: "n2105"
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/add_8/i2" port: "CO" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/add_8/i3" port: "CI" }
 }
net {
	name: "MVideoPostProcess/rVtgRstCnt[1]"
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[1]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/add_8/i2" port: "I0" }
	terminal	{ cell: "LUT__19291" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/rVtgRstCnt[2]"
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[2]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/add_8/i3" port: "I0" }
	terminal	{ cell: "LUT__19291" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/rVtgRstCnt[3]"
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[3]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/add_8/i4" port: "I0" }
	terminal	{ cell: "LUT__19292" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/rVtgRstCnt[4]"
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[4]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/add_8/i5" port: "I0" }
	terminal	{ cell: "LUT__19291" port: "in[3]" }
 }
net {
	name: "MVideoPostProcess/rVtgRstCnt[5]"
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[5]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/add_8/i6" port: "I0" }
	terminal	{ cell: "LUT__19292" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/rVtgRstCnt[6]"
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[6]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/add_8/i7" port: "I0" }
	terminal	{ cell: "LUT__19292" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/rVtgRstCnt[7]"
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[7]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/add_8/i8" port: "I0" }
	terminal	{ cell: "LUT__19293" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/rVtgRstCnt[8]"
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[8]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/add_8/i9" port: "I0" }
	terminal	{ cell: "LUT__19293" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/rVtgRstCnt[9]"
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[9]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/add_8/i10" port: "I0" }
	terminal	{ cell: "LUT__19293" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/rVtgRstCnt[10]"
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[10]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/add_8/i11" port: "I0" }
	terminal	{ cell: "LUT__19292" port: "in[3]" }
 }
net {
	name: "MVideoPostProcess/rVtgRST[1]"
	terminal	{ cell: "MVideoPostProcess/rVtgRST[1]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/rVtgRST[2]_2~FF" port: "D" }
 }
net {
	name: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[0]"
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[0]~FF" port: "Q" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[0]~FF" port: "D" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/add_8/i2" port: "I1" }
	terminal	{ cell: "LUT__19606" port: "in[0]" }
 }
net {
	name: "oLed[0]"
	terminal	{ cell: "oLed[0]~FF" port: "Q" }
	terminal	{ cell: "oLed[0]~FF" port: "D" }
	terminal	{ cell: "oLed[0]" port: "outpad" }
 }
net {
	name: "genblk1.genblk1[0].mPulseGenerator/rSft[0]"
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rSft[0]~FF" port: "Q" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rSft[1]~FF" port: "D" }
	terminal	{ cell: "LUT__19603" port: "in[2]" }
 }
net {
	name: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[1]"
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[1]~FF" port: "Q" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/add_8/i2" port: "I0" }
 }
net {
	name: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[2]"
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[2]~FF" port: "Q" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/add_8/i3" port: "I0" }
 }
net {
	name: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[3]"
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[3]~FF" port: "Q" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/add_8/i4" port: "I0" }
 }
net {
	name: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[4]"
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[4]~FF" port: "Q" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/add_8/i5" port: "I0" }
 }
net {
	name: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[5]"
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[5]~FF" port: "Q" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/add_8/i6" port: "I0" }
 }
net {
	name: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[6]"
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[6]~FF" port: "Q" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/add_8/i7" port: "I0" }
 }
net {
	name: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[7]"
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[7]~FF" port: "Q" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/add_8/i8" port: "I0" }
 }
net {
	name: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[8]"
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[8]~FF" port: "Q" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/add_8/i9" port: "I0" }
 }
net {
	name: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[9]"
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[9]~FF" port: "Q" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/add_8/i10" port: "I0" }
 }
net {
	name: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[10]"
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[10]~FF" port: "Q" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/add_8/i11" port: "I0" }
 }
net {
	name: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[11]"
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[11]~FF" port: "Q" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/add_8/i12" port: "I0" }
 }
net {
	name: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[12]"
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[12]~FF" port: "Q" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/add_8/i13" port: "I0" }
 }
net {
	name: "genblk1.genblk1[0].mPulseGenerator/rSft[1]"
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rSft[1]~FF" port: "Q" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rSft[2]~FF" port: "D" }
	terminal	{ cell: "LUT__19603" port: "in[1]" }
 }
net {
	name: "genblk1.genblk1[0].mPulseGenerator/rSft[2]"
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rSft[2]~FF" port: "Q" }
	terminal	{ cell: "LUT__19603" port: "in[0]" }
 }
net {
	name: "genblk1.genblk1[3].mPulseGenerator/rTmpCount[0]"
	terminal	{ cell: "genblk1.genblk1[3].mPulseGenerator/rTmpCount[0]~FF" port: "Q" }
	terminal	{ cell: "genblk1.genblk1[3].mPulseGenerator/rTmpCount[0]~FF" port: "D" }
	terminal	{ cell: "LUT__19610" port: "in[0]" }
 }
net {
	name: "oLed[3]"
	terminal	{ cell: "oLed[3]~FF" port: "Q" }
	terminal	{ cell: "oLed[3]~FF" port: "D" }
	terminal	{ cell: "oLed[3]" port: "outpad" }
 }
net {
	name: "genblk1.genblk1[3].mPulseGenerator/rSft[0]"
	terminal	{ cell: "genblk1.genblk1[3].mPulseGenerator/rSft[0]~FF" port: "Q" }
	terminal	{ cell: "genblk1.genblk1[3].mPulseGenerator/rSft[1]~FF" port: "D" }
	terminal	{ cell: "LUT__19609" port: "in[2]" }
 }
net {
	name: "genblk1.genblk1[3].mPulseGenerator/rTmpCount[1]"
	terminal	{ cell: "genblk1.genblk1[3].mPulseGenerator/rTmpCount[1]~FF" port: "Q" }
	terminal	{ cell: "genblk1.genblk1[3].mPulseGenerator/rTmpCount[1]~FF" port: "SR" }
	terminal	{ cell: "genblk1.genblk1[3].mPulseGenerator/rTmpCount[0]~FF" port: "SR" }
	terminal	{ cell: "oLed[3]~FF" port: "CE" }
	terminal	{ cell: "LUT__19610" port: "in[1]" }
 }
net {
	name: "genblk1.genblk1[3].mPulseGenerator/rSft[1]"
	terminal	{ cell: "genblk1.genblk1[3].mPulseGenerator/rSft[1]~FF" port: "Q" }
	terminal	{ cell: "genblk1.genblk1[3].mPulseGenerator/rSft[2]~FF" port: "D" }
	terminal	{ cell: "LUT__19609" port: "in[1]" }
 }
net {
	name: "genblk1.genblk1[3].mPulseGenerator/rSft[2]"
	terminal	{ cell: "genblk1.genblk1[3].mPulseGenerator/rSft[2]~FF" port: "Q" }
	terminal	{ cell: "LUT__19609" port: "in[0]" }
 }
net {
	name: "genblk1.genblk1[4].mPulseGenerator/rTmpCount[0]"
	terminal	{ cell: "genblk1.genblk1[4].mPulseGenerator/rTmpCount[0]~FF" port: "Q" }
	terminal	{ cell: "genblk1.genblk1[4].mPulseGenerator/rTmpCount[0]~FF" port: "D" }
	terminal	{ cell: "LUT__19612" port: "in[0]" }
	terminal	{ cell: "LUT__19613" port: "in[0]" }
 }
net {
	name: "oLed[4]"
	terminal	{ cell: "oLed[4]~FF" port: "Q" }
	terminal	{ cell: "oLed[4]~FF" port: "D" }
	terminal	{ cell: "oLed[4]" port: "outpad" }
 }
net {
	name: "genblk1.genblk1[4].mPulseGenerator/rSft[0]"
	terminal	{ cell: "genblk1.genblk1[4].mPulseGenerator/rSft[0]~FF" port: "Q" }
	terminal	{ cell: "genblk1.genblk1[4].mPulseGenerator/rSft[1]~FF" port: "D" }
	terminal	{ cell: "LUT__19611" port: "in[2]" }
 }
net {
	name: "genblk1.genblk1[4].mPulseGenerator/rTmpCount[1]"
	terminal	{ cell: "genblk1.genblk1[4].mPulseGenerator/rTmpCount[1]~FF" port: "Q" }
	terminal	{ cell: "LUT__19612" port: "in[1]" }
	terminal	{ cell: "LUT__19613" port: "in[1]" }
 }
net {
	name: "genblk1.genblk1[4].mPulseGenerator/rSft[1]"
	terminal	{ cell: "genblk1.genblk1[4].mPulseGenerator/rSft[1]~FF" port: "Q" }
	terminal	{ cell: "genblk1.genblk1[4].mPulseGenerator/rSft[2]~FF" port: "D" }
	terminal	{ cell: "LUT__19611" port: "in[1]" }
 }
net {
	name: "genblk1.genblk1[4].mPulseGenerator/rSft[2]"
	terminal	{ cell: "genblk1.genblk1[4].mPulseGenerator/rSft[2]~FF" port: "Q" }
	terminal	{ cell: "LUT__19611" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n4073"
	terminal	{ cell: "edb_top_inst/LUT__5727" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5730" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/la_run_trig_imdt"
	terminal	{ cell: "edb_top_inst/la0/la_run_trig_imdt~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/run_trig_imdt_p1~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__6054" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/la_run_trig"
	terminal	{ cell: "edb_top_inst/la0/la_run_trig~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/run_trig_p1_2~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__6050" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/la_trig_pattern[0]"
	terminal	{ cell: "edb_top_inst/la0/la_trig_pattern[0]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6110" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6684" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_stop_trig"
	terminal	{ cell: "edb_top_inst/la0/la_stop_trig~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6056" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6796" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6839" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/la_capture_pattern[0]"
	terminal	{ cell: "edb_top_inst/la0/la_capture_pattern[0]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6116" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/la_trig_mask[0]"
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[0]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5839" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6661" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6678" port: "in[3]" }
 }
net {
	name: "edb_top_inst/la0/la_num_trigger[0]"
	terminal	{ cell: "edb_top_inst/la0/la_num_trigger[0]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6763" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6780" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6785" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_window_depth[0]"
	terminal	{ cell: "edb_top_inst/la0/la_window_depth[0]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6687" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6691" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6693" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6695" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6698" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6714" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6715" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6721" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6727" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6733" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6736" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6792" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6942" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6946" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6947" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6949" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6955" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6960" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6964" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6965" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6970" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6975" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6979" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6985" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6986" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6991" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/la_soft_reset_in"
	terminal	{ cell: "edb_top_inst/la0/la_soft_reset_in~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_resetn~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/LUT__5780" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5793" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5794" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5795" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/address_counter[0]"
	terminal	{ cell: "edb_top_inst/la0/address_counter[0]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5801" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/la0/add_91/i1" port: "I0" }
 }
net {
	name: "edb_top_inst/la0/opcode[0]"
	terminal	{ cell: "edb_top_inst/la0/opcode[0]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5755" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5756" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5758" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5760" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__7011" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/bit_count[0]"
	terminal	{ cell: "edb_top_inst/la0/bit_count[0]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5747" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5759" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5823" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/la0/add_100/i2" port: "I1" }
 }
net {
	name: "edb_top_inst/la0/word_count[0]"
	terminal	{ cell: "edb_top_inst/la0/word_count[0]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5768" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5827" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5957" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5958" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/data_out_shift_reg[0]"
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[0]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5753" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6183" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/module_state[0]"
	terminal	{ cell: "edb_top_inst/la0/module_state[0]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5750" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5751" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5764" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5766" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5776" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5777" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5782" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5813" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5817" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5824" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5825" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5826" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5829" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5830" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5831" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5835" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5837" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6169" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6172" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__7008" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/la_resetn_p1"
	terminal	{ cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_resetn~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[0].this_probe_p1[0]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].this_probe_p1[0]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i1_2" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__6213" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6217" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__6239" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_resetn"
	terminal	{ cell: "edb_top_inst/la0/la_resetn~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/curr_state[0]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/run_trig_p2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/run_trig_imdt_p1~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/run_trig_imdt_p2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/str_sync_wbff1~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/str_sync_wbff2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/str_sync_wbff2q~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/rdy_sync~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[0]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/axi_fsm_state[0]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/curr_state[2]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/curr_state[1]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/run_trig_p1_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[1]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[2]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[3]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[4]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[5]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[6]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[7]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[8]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[9]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[10]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[11]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[12]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[13]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[14]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[15]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[16]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[17]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[18]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[19]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[20]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[21]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[22]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[23]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[24]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[25]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[26]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[27]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[28]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[29]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[30]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[31]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[32]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[33]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[34]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[35]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[36]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[37]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[38]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[39]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[40]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[41]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[42]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[43]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[44]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[45]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[46]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[47]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[48]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[49]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[50]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[51]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[52]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[53]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[54]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[55]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[56]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[57]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[58]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[59]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[60]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[61]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[62]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[63]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/axi_fsm_state[1]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/LUT__6831" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6838" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6922" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6244" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6245" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6257" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[0]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[0]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6212" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6217" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6239" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[0]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[0]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6212" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6213" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[1].this_probe_p1[0]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].this_probe_p1[0]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i17_2" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__6290" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6291" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__6301" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6303" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6310" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[0]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[0]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6289" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6291" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6301" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[0]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[0]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6289" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6290" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[2].this_probe_p1[0]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].this_probe_p1[0]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__6326" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6327" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6328" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6330" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6331" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6332" port: "in[3]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[3].this_probe_p1[0]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[3].this_probe_p1[0]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__6334" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6335" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6336" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6338" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6339" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6340" port: "in[3]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[4].this_probe_p1[0]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].this_probe_p1[0]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i27_2" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__6343" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6344" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__6354" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6356" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6363" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[0]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[0]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6342" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6344" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6354" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[0]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[0]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6342" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6343" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[5].this_probe_p1[0]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].this_probe_p1[0]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__6379" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6380" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6381" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6383" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6384" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6385" port: "in[3]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[6].this_probe_p1[0]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].this_probe_p1[0]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__6387" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6388" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6389" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6391" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6392" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6393" port: "in[3]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[7].this_probe_p1[0]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[7].this_probe_p1[0]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__6395" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6396" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6397" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[7].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6399" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6400" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6401" port: "in[3]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[8].this_probe_p1[0]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].this_probe_p1[0]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__6403" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6404" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6405" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6407" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6408" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6409" port: "in[3]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[9].this_probe_p1[0]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].this_probe_p1[0]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__6411" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6412" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6413" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6415" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6416" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6417" port: "in[3]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[10].this_probe_p1[0]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[10].this_probe_p1[0]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__6419" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6420" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6421" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[10].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6423" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6424" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6425" port: "in[3]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[11].this_probe_p1[0]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[11].this_probe_p1[0]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i41_2" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__6428" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6429" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__6430" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[11].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6432" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6434" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[11].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[0]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[0]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6427" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6429" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6430" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[11].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[0]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[0]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6427" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6428" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[12].this_probe_p1[0]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[12].this_probe_p1[0]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i43_2" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__6439" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6440" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__6450" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[12].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[12].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6452" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6459" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[12].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[0]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[12].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[0]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6438" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6440" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6450" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[12].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[0]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[12].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[0]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6438" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6439" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[13].this_probe_p1[0]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].this_probe_p1[0]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i51_2" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__6476" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6478" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__6499" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[13].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6506" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6507" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6519" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[13].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[0]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[0]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6475" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6478" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6499" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[13].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[0]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[0]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6475" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6476" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[14].this_probe_p1[0]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[14].this_probe_p1[0]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i67_2" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i68_2" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__6553" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6554" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6555" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6562" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[14].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[0]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[14].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[0]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6552" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6554" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6555" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[14].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[0]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[14].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[0]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6552" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6553" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[15].this_probe_p1[0]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].this_probe_p1[0]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i69_2" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__6564" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6565" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__6580" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[15].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6585" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6586" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6596" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[15].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[0]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[0]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6563" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6565" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6580" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[15].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[0]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[0]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6563" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6564" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[16].this_probe_p1[0]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[16].this_probe_p1[0]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i82_2" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__6623" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6624" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__6630" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[16].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[16].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6634" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6640" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[16].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[0]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[16].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[0]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6622" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6624" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6630" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[16].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[0]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[16].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[0]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6622" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6623" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[17].this_probe_p1[0]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[17].this_probe_p1[0]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[17].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[17].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__6652" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6653" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6654" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[17].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[17].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6656" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6657" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6658" port: "in[3]" }
 }
net {
	name: "edb_top_inst/la0/internal_register_select[0]"
	terminal	{ cell: "edb_top_inst/la0/internal_register_select[0]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5839" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5985" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5988" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5991" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6001" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6014" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__6023" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__6032" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6041" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6044" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6059" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__6074" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__6077" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__6083" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__6095" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__6098" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__6113" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__6122" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6125" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6134" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6137" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6146" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6165" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/la_trig_pos[0]"
	terminal	{ cell: "edb_top_inst/la0/la_trig_pos[0]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6059" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6749" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6757" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6794" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6807" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6813" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_trig_pattern[1]"
	terminal	{ cell: "edb_top_inst/la0/la_trig_pattern[1]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6113" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6684" port: "in[3]" }
 }
net {
	name: "edb_top_inst/la0/la_capture_pattern[1]"
	terminal	{ cell: "edb_top_inst/la0/la_capture_pattern[1]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6120" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/la_trig_mask[1]"
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[1]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5985" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6666" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6674" port: "in[3]" }
 }
net {
	name: "edb_top_inst/la0/la_trig_mask[2]"
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[2]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5992" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6662" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6677" port: "in[3]" }
 }
net {
	name: "edb_top_inst/la0/la_trig_mask[3]"
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[3]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5995" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6661" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6679" port: "in[3]" }
 }
net {
	name: "edb_top_inst/la0/la_trig_mask[4]"
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[4]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5998" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6667" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6682" port: "in[3]" }
 }
net {
	name: "edb_top_inst/la0/la_trig_mask[5]"
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[5]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6002" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6660" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6673" port: "in[3]" }
 }
net {
	name: "edb_top_inst/la0/la_trig_mask[6]"
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[6]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6008" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6668" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6675" port: "in[3]" }
 }
net {
	name: "edb_top_inst/la0/la_trig_mask[7]"
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[7]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6011" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6666" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6673" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/la_trig_mask[8]"
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[8]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6014" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6670" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6678" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/la_trig_mask[9]"
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[9]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6017" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6667" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6680" port: "in[3]" }
 }
net {
	name: "edb_top_inst/la0/la_trig_mask[10]"
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[10]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6020" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6662" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6677" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/la_trig_mask[11]"
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[11]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6023" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6663" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6682" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/la_trig_mask[12]"
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[12]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6026" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6665" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6672" port: "in[3]" }
 }
net {
	name: "edb_top_inst/la0/la_trig_mask[13]"
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[13]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6029" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6665" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6674" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/la_trig_mask[14]"
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[14]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6034" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6660" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6680" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/la_trig_mask[15]"
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[15]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6036" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6668" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6672" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/la_trig_mask[16]"
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[16]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6039" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6663" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6675" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/la_trig_mask[17]"
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[17]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6041" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6670" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6679" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/la_trig_mask[18]"
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[18]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6044" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_trig_mask[19]"
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[19]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6047" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_trig_mask[20]"
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[20]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6050" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_trig_mask[21]"
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[21]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6053" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/la_trig_mask[22]"
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[22]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6057" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/la_trig_mask[23]"
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[23]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6059" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/la_trig_mask[24]"
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[24]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6063" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/la_trig_mask[25]"
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[25]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6066" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/la_trig_mask[26]"
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[26]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6068" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/la_trig_mask[27]"
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[27]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6071" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/la_trig_mask[28]"
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[28]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6074" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/la_trig_mask[29]"
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[29]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6077" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/la_trig_mask[30]"
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[30]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6080" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/la_trig_mask[31]"
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[31]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6083" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/la_trig_mask[32]"
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[32]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6086" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/la_trig_mask[33]"
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[33]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6089" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/la_trig_mask[34]"
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[34]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6093" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/la_trig_mask[35]"
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[35]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6095" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/la_trig_mask[36]"
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[36]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6098" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/la_trig_mask[37]"
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[37]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6102" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/la_trig_mask[38]"
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[38]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6104" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/la_trig_mask[39]"
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[39]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6108" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/la_trig_mask[40]"
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[40]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6110" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_trig_mask[41]"
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[41]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6113" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/la_trig_mask[42]"
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[42]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6117" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/la_trig_mask[43]"
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[43]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6119" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/la_trig_mask[44]"
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[44]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6124" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/la_trig_mask[45]"
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[45]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6125" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_trig_mask[46]"
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[46]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6129" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/la_trig_mask[47]"
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[47]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6130" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_trig_mask[48]"
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[48]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6132" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_trig_mask[49]"
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[49]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6136" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/la_trig_mask[50]"
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[50]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6137" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_trig_mask[51]"
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[51]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6141" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/la_trig_mask[52]"
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[52]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6143" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/la_trig_mask[53]"
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[53]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6145" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/la_trig_mask[54]"
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[54]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6146" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_trig_mask[55]"
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[55]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6149" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_trig_mask[56]"
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[56]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6152" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/la_trig_mask[57]"
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[57]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6154" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/la_trig_mask[58]"
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[58]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6155" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_trig_mask[59]"
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[59]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6157" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_trig_mask[60]"
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[60]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6160" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/la_trig_mask[61]"
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[61]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6161" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_trig_mask[62]"
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[62]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6164" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/la_trig_mask[63]"
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[63]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6165" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_num_trigger[1]"
	terminal	{ cell: "edb_top_inst/la0/la_num_trigger[1]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6763" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6780" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6783" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_num_trigger[2]"
	terminal	{ cell: "edb_top_inst/la0/la_num_trigger[2]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6763" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6782" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_num_trigger[3]"
	terminal	{ cell: "edb_top_inst/la0/la_num_trigger[3]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6763" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__6781" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_num_trigger[4]"
	terminal	{ cell: "edb_top_inst/la0/la_num_trigger[4]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6764" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6776" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6779" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_num_trigger[5]"
	terminal	{ cell: "edb_top_inst/la0/la_num_trigger[5]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6764" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6776" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6778" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_num_trigger[6]"
	terminal	{ cell: "edb_top_inst/la0/la_num_trigger[6]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6764" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6774" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6775" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_num_trigger[7]"
	terminal	{ cell: "edb_top_inst/la0/la_num_trigger[7]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6764" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__6774" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6775" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/la_num_trigger[8]"
	terminal	{ cell: "edb_top_inst/la0/la_num_trigger[8]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6765" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6768" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6771" port: "in[3]" }
 }
net {
	name: "edb_top_inst/la0/la_num_trigger[9]"
	terminal	{ cell: "edb_top_inst/la0/la_num_trigger[9]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6765" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6770" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6772" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/la_num_trigger[10]"
	terminal	{ cell: "edb_top_inst/la0/la_num_trigger[10]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6765" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6769" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_num_trigger[11]"
	terminal	{ cell: "edb_top_inst/la0/la_num_trigger[11]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6767" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_num_trigger[12]"
	terminal	{ cell: "edb_top_inst/la0/la_num_trigger[12]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6767" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/la_num_trigger[13]"
	terminal	{ cell: "edb_top_inst/la0/la_num_trigger[13]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6784" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_num_trigger[14]"
	terminal	{ cell: "edb_top_inst/la0/la_num_trigger[14]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6784" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/la_num_trigger[15]"
	terminal	{ cell: "edb_top_inst/la0/la_num_trigger[15]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6784" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/la_num_trigger[16]"
	terminal	{ cell: "edb_top_inst/la0/la_num_trigger[16]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6784" port: "in[3]" }
 }
net {
	name: "edb_top_inst/la0/la_window_depth[1]"
	terminal	{ cell: "edb_top_inst/la0/la_window_depth[1]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6687" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6691" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__6693" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6695" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6698" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6704" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6711" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6714" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6721" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6723" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6727" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6733" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6736" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6740" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6792" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6940" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6947" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__6950" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6956" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6959" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6961" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6964" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6966" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6971" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6974" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6980" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6985" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__6992" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/la_window_depth[2]"
	terminal	{ cell: "edb_top_inst/la0/la_window_depth[2]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6685" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6688" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6692" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__6693" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6695" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6696" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6698" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6702" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6704" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6707" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6711" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6713" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6722" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6723" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6727" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6733" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6738" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6746" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6792" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6957" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6962" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6964" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6967" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6972" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6974" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__6982" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6984" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6987" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__6993" port: "in[3]" }
 }
net {
	name: "edb_top_inst/la0/la_window_depth[3]"
	terminal	{ cell: "edb_top_inst/la0/la_window_depth[3]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6685" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6688" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6690" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6695" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__6696" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6703" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6704" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6713" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6730" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6743" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6750" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6751" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6941" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6945" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6953" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6976" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6981" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6984" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6987" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6993" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/la_window_depth[4]"
	terminal	{ cell: "edb_top_inst/la0/la_window_depth[4]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6686" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6688" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6690" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6697" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6703" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6704" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__6710" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6713" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6716" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6729" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6730" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6739" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6740" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6744" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6746" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6750" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__6751" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6938" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6941" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6945" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6953" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6976" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6988" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__6990" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6994" port: "in[3]" }
 }
net {
	name: "edb_top_inst/la0/address_counter[1]"
	terminal	{ cell: "edb_top_inst/la0/address_counter[1]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5801" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/la0/add_91/i2" port: "I0" }
 }
net {
	name: "edb_top_inst/la0/address_counter[2]"
	terminal	{ cell: "edb_top_inst/la0/address_counter[2]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5801" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/la0/add_91/i3" port: "I0" }
 }
net {
	name: "edb_top_inst/la0/address_counter[3]"
	terminal	{ cell: "edb_top_inst/la0/address_counter[3]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/addr_reg[3]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__5801" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/la0/add_91/i4" port: "I0" }
 }
net {
	name: "edb_top_inst/la0/address_counter[4]"
	terminal	{ cell: "edb_top_inst/la0/address_counter[4]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5802" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/la0/add_91/i5" port: "I0" }
 }
net {
	name: "edb_top_inst/la0/address_counter[5]"
	terminal	{ cell: "edb_top_inst/la0/address_counter[5]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5802" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/la0/add_91/i6" port: "I0" }
 }
net {
	name: "edb_top_inst/la0/address_counter[6]"
	terminal	{ cell: "edb_top_inst/la0/address_counter[6]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5802" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/la0/add_91/i7" port: "I0" }
 }
net {
	name: "edb_top_inst/la0/address_counter[7]"
	terminal	{ cell: "edb_top_inst/la0/address_counter[7]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5802" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/la0/add_91/i8" port: "I0" }
 }
net {
	name: "edb_top_inst/la0/address_counter[8]"
	terminal	{ cell: "edb_top_inst/la0/address_counter[8]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5803" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/la0/add_91/i9" port: "I0" }
 }
net {
	name: "edb_top_inst/la0/address_counter[9]"
	terminal	{ cell: "edb_top_inst/la0/address_counter[9]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5803" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/la0/add_91/i10" port: "I0" }
 }
net {
	name: "edb_top_inst/la0/address_counter[10]"
	terminal	{ cell: "edb_top_inst/la0/address_counter[10]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5803" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/la0/add_91/i11" port: "I0" }
 }
net {
	name: "edb_top_inst/la0/address_counter[11]"
	terminal	{ cell: "edb_top_inst/la0/address_counter[11]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5803" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/la0/add_91/i12" port: "I0" }
 }
net {
	name: "edb_top_inst/la0/address_counter[12]"
	terminal	{ cell: "edb_top_inst/la0/address_counter[12]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5804" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/la0/add_91/i13" port: "I0" }
 }
net {
	name: "edb_top_inst/la0/address_counter[13]"
	terminal	{ cell: "edb_top_inst/la0/address_counter[13]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5804" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/la0/add_91/i14" port: "I0" }
 }
net {
	name: "edb_top_inst/la0/address_counter[14]"
	terminal	{ cell: "edb_top_inst/la0/address_counter[14]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5804" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/la0/add_91/i15" port: "I0" }
 }
net {
	name: "edb_top_inst/la0/address_counter[15]"
	terminal	{ cell: "edb_top_inst/la0/address_counter[15]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/addr_reg[15]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__5918" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/la0/add_91/i16" port: "I0" }
	terminal	{ cell: "edb_top_inst/la0/add_90/i2" port: "I1" }
 }
net {
	name: "edb_top_inst/la0/address_counter[16]"
	terminal	{ cell: "edb_top_inst/la0/address_counter[16]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/addr_reg[16]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/add_91/i17" port: "I0" }
	terminal	{ cell: "edb_top_inst/la0/add_90/i2" port: "I0" }
 }
net {
	name: "edb_top_inst/la0/address_counter[17]"
	terminal	{ cell: "edb_top_inst/la0/address_counter[17]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/addr_reg[17]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/add_91/i18" port: "I0" }
	terminal	{ cell: "edb_top_inst/la0/add_90/i3" port: "I0" }
 }
net {
	name: "edb_top_inst/la0/address_counter[18]"
	terminal	{ cell: "edb_top_inst/la0/address_counter[18]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/addr_reg[18]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/add_91/i19" port: "I0" }
	terminal	{ cell: "edb_top_inst/la0/add_90/i4" port: "I0" }
 }
net {
	name: "edb_top_inst/la0/address_counter[19]"
	terminal	{ cell: "edb_top_inst/la0/address_counter[19]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/addr_reg[19]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/add_91/i20" port: "I0" }
	terminal	{ cell: "edb_top_inst/la0/add_90/i5" port: "I0" }
 }
net {
	name: "edb_top_inst/la0/address_counter[20]"
	terminal	{ cell: "edb_top_inst/la0/address_counter[20]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/addr_reg[20]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/add_91/i21" port: "I0" }
	terminal	{ cell: "edb_top_inst/la0/add_90/i6" port: "I0" }
 }
net {
	name: "edb_top_inst/la0/address_counter[21]"
	terminal	{ cell: "edb_top_inst/la0/address_counter[21]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/addr_reg[21]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/add_91/i22" port: "I0" }
	terminal	{ cell: "edb_top_inst/la0/add_90/i7" port: "I0" }
 }
net {
	name: "edb_top_inst/la0/address_counter[22]"
	terminal	{ cell: "edb_top_inst/la0/address_counter[22]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/addr_reg[22]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/add_91/i23" port: "I0" }
	terminal	{ cell: "edb_top_inst/la0/add_90/i8" port: "I0" }
 }
net {
	name: "edb_top_inst/la0/address_counter[23]"
	terminal	{ cell: "edb_top_inst/la0/address_counter[23]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/addr_reg[23]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/add_91/i24" port: "I0" }
	terminal	{ cell: "edb_top_inst/la0/add_90/i9" port: "I0" }
 }
net {
	name: "edb_top_inst/la0/address_counter[24]"
	terminal	{ cell: "edb_top_inst/la0/address_counter[24]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/addr_reg[24]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/add_91/i25" port: "I0" }
	terminal	{ cell: "edb_top_inst/la0/add_90/i10" port: "I0" }
 }
net {
	name: "edb_top_inst/la0/address_counter[25]"
	terminal	{ cell: "edb_top_inst/la0/address_counter[25]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/addr_reg[25]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/add_91/i26" port: "I0" }
	terminal	{ cell: "edb_top_inst/la0/add_90/i11" port: "I0" }
 }
net {
	name: "edb_top_inst/la0/address_counter[26]"
	terminal	{ cell: "edb_top_inst/la0/address_counter[26]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/addr_reg[26]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/add_91/i27" port: "I0" }
	terminal	{ cell: "edb_top_inst/la0/add_90/i12" port: "I0" }
 }
net {
	name: "edb_top_inst/la0/opcode[1]"
	terminal	{ cell: "edb_top_inst/la0/opcode[1]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5755" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5756" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5758" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5760" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__7011" port: "in[3]" }
 }
net {
	name: "edb_top_inst/la0/opcode[2]"
	terminal	{ cell: "edb_top_inst/la0/opcode[2]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5755" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5756" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5758" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5760" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__7011" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/opcode[3]"
	terminal	{ cell: "edb_top_inst/la0/opcode[3]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5755" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5756" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5758" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5760" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__7011" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/bit_count[1]"
	terminal	{ cell: "edb_top_inst/la0/bit_count[1]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5747" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5759" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/la0/add_100/i2" port: "I0" }
 }
net {
	name: "edb_top_inst/la0/bit_count[2]"
	terminal	{ cell: "edb_top_inst/la0/bit_count[2]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5747" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5759" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/la0/add_100/i3" port: "I0" }
 }
net {
	name: "edb_top_inst/la0/bit_count[3]"
	terminal	{ cell: "edb_top_inst/la0/bit_count[3]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5747" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5762" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/la0/add_100/i4" port: "I0" }
 }
net {
	name: "edb_top_inst/la0/bit_count[4]"
	terminal	{ cell: "edb_top_inst/la0/bit_count[4]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5748" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5757" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/la0/add_100/i5" port: "I0" }
 }
net {
	name: "edb_top_inst/la0/bit_count[5]"
	terminal	{ cell: "edb_top_inst/la0/bit_count[5]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5748" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5757" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/la0/add_100/i6" port: "I0" }
 }
net {
	name: "edb_top_inst/la0/word_count[1]"
	terminal	{ cell: "edb_top_inst/la0/word_count[1]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5768" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5811" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5957" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5958" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/word_count[2]"
	terminal	{ cell: "edb_top_inst/la0/word_count[2]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5768" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5772" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5959" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5960" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/word_count[3]"
	terminal	{ cell: "edb_top_inst/la0/word_count[3]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5768" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5772" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5960" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/word_count[4]"
	terminal	{ cell: "edb_top_inst/la0/word_count[4]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5769" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5962" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5963" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/word_count[5]"
	terminal	{ cell: "edb_top_inst/la0/word_count[5]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5769" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5964" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5965" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/word_count[6]"
	terminal	{ cell: "edb_top_inst/la0/word_count[6]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5769" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5966" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5967" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/word_count[7]"
	terminal	{ cell: "edb_top_inst/la0/word_count[7]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5769" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5968" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/word_count[8]"
	terminal	{ cell: "edb_top_inst/la0/word_count[8]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5770" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5970" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5971" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/word_count[9]"
	terminal	{ cell: "edb_top_inst/la0/word_count[9]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5770" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5972" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5973" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/word_count[10]"
	terminal	{ cell: "edb_top_inst/la0/word_count[10]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5770" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5974" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5975" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/word_count[11]"
	terminal	{ cell: "edb_top_inst/la0/word_count[11]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5770" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5976" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/word_count[12]"
	terminal	{ cell: "edb_top_inst/la0/word_count[12]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5772" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5977" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5978" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/word_count[13]"
	terminal	{ cell: "edb_top_inst/la0/word_count[13]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5772" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5979" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/word_count[14]"
	terminal	{ cell: "edb_top_inst/la0/word_count[14]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5773" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5811" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5981" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5982" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/word_count[15]"
	terminal	{ cell: "edb_top_inst/la0/word_count[15]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5773" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5811" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5982" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/data_out_shift_reg[1]"
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[1]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5849" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/data_out_shift_reg[2]"
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[2]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5986" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/data_out_shift_reg[3]"
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[3]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5994" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/data_out_shift_reg[4]"
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[4]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5997" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/data_out_shift_reg[5]"
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[5]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6000" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/data_out_shift_reg[6]"
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[6]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6007" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/data_out_shift_reg[7]"
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[7]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6010" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/data_out_shift_reg[8]"
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[8]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6013" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/data_out_shift_reg[9]"
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[9]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6015" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/data_out_shift_reg[10]"
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[10]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6019" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/data_out_shift_reg[11]"
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[11]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6022" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/data_out_shift_reg[12]"
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[12]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6024" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/data_out_shift_reg[13]"
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[13]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6028" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/data_out_shift_reg[14]"
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[14]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6031" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/data_out_shift_reg[15]"
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[15]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6035" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/data_out_shift_reg[16]"
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[16]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6038" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/data_out_shift_reg[17]"
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[17]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6040" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/data_out_shift_reg[18]"
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[18]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6042" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/data_out_shift_reg[19]"
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[19]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6045" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/data_out_shift_reg[20]"
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[20]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6049" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/data_out_shift_reg[21]"
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[21]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6052" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/data_out_shift_reg[22]"
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[22]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6055" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/data_out_shift_reg[23]"
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[23]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6058" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/data_out_shift_reg[24]"
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[24]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6060" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/data_out_shift_reg[25]"
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[25]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6064" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/data_out_shift_reg[26]"
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[26]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6067" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/data_out_shift_reg[27]"
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[27]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6070" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/data_out_shift_reg[28]"
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[28]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6073" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/data_out_shift_reg[29]"
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[29]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6075" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/data_out_shift_reg[30]"
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[30]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6078" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/data_out_shift_reg[31]"
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[31]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6082" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/data_out_shift_reg[32]"
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[32]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6084" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/data_out_shift_reg[33]"
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[33]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6088" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/data_out_shift_reg[34]"
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[34]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6091" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/data_out_shift_reg[35]"
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[35]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6094" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/data_out_shift_reg[36]"
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[36]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6096" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/data_out_shift_reg[37]"
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[37]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6099" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/data_out_shift_reg[38]"
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[38]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6103" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/data_out_shift_reg[39]"
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[39]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6106" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/data_out_shift_reg[40]"
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[40]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6109" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/data_out_shift_reg[41]"
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[41]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6112" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/data_out_shift_reg[42]"
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[42]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6114" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/data_out_shift_reg[43]"
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[43]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6118" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/data_out_shift_reg[44]"
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[44]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6121" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/data_out_shift_reg[45]"
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[45]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6123" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/data_out_shift_reg[46]"
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[46]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6126" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/data_out_shift_reg[47]"
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[47]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6128" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/data_out_shift_reg[48]"
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[48]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6131" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/data_out_shift_reg[49]"
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[49]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6133" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/data_out_shift_reg[50]"
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[50]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6135" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/data_out_shift_reg[51]"
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[51]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6138" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/data_out_shift_reg[52]"
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[52]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6140" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/data_out_shift_reg[53]"
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[53]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6142" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/data_out_shift_reg[54]"
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[54]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6144" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/data_out_shift_reg[55]"
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[55]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6147" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/data_out_shift_reg[56]"
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[56]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6150" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/data_out_shift_reg[57]"
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[57]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6151" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/data_out_shift_reg[58]"
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[58]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6153" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/data_out_shift_reg[59]"
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[59]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6156" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/data_out_shift_reg[60]"
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[60]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6158" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/data_out_shift_reg[61]"
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[61]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6159" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/data_out_shift_reg[62]"
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[62]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6162" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/data_out_shift_reg[63]"
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[63]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6163" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/module_state[1]"
	terminal	{ cell: "edb_top_inst/la0/module_state[1]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5749" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5750" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5764" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5766" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5776" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5782" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5813" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5814" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5817" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5825" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5832" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5834" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6167" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6169" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__6183" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__7008" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/module_state[2]"
	terminal	{ cell: "edb_top_inst/la0/module_state[2]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5751" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5754" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5763" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5782" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5808" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5814" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5818" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5819" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5834" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5850" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__6170" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__7008" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/module_state[3]"
	terminal	{ cell: "edb_top_inst/la0/module_state[3]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5749" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5754" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5763" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5782" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5810" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5814" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5817" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5819" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5834" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5851" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6170" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__7008" port: "in[3]" }
 }
net {
	name: "edb_top_inst/la0/crc_data_out[0]"
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[0]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5737" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5752" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6183" port: "in[3]" }
 }
net {
	name: "edb_top_inst/la0/crc_data_out[1]"
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[1]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5737" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6177" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/crc_data_out[2]"
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[2]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5736" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6179" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/crc_data_out[3]"
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[3]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5736" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6180" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/crc_data_out[4]"
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[4]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5739" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6181" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/crc_data_out[5]"
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[5]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5739" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6182" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/crc_data_out[6]"
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[6]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5738" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6185" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/crc_data_out[7]"
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[7]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5743" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6186" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/crc_data_out[8]"
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[8]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5741" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6187" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/crc_data_out[9]"
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[9]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5741" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6188" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/crc_data_out[10]"
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[10]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5742" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6189" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/crc_data_out[11]"
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[11]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5742" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6190" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/crc_data_out[12]"
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[12]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5744" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6191" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/crc_data_out[13]"
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[13]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5744" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6192" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/crc_data_out[14]"
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[14]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5743" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6193" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/crc_data_out[15]"
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[15]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5738" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6194" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/crc_data_out[16]"
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[16]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5728" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6195" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/crc_data_out[17]"
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[17]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6196" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5726" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/crc_data_out[18]"
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[18]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6197" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5726" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/crc_data_out[19]"
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[19]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5727" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6198" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/crc_data_out[20]"
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[20]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5727" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6199" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/crc_data_out[21]"
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[21]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5729" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6200" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/crc_data_out[22]"
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[22]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5729" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6201" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/crc_data_out[23]"
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[23]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5728" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6202" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/crc_data_out[24]"
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[24]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5731" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6203" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/crc_data_out[25]"
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[25]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5732" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6204" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/crc_data_out[26]"
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[26]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5732" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6205" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/crc_data_out[27]"
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[27]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5733" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6206" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/crc_data_out[28]"
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[28]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5733" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6207" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/crc_data_out[29]"
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[29]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5734" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6208" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/crc_data_out[30]"
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[30]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5734" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6209" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/crc_data_out[31]"
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[31]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5731" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6210" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[0].this_probe_p1[1]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].this_probe_p1[1]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i2_2" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__6217" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6242" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6274" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[0].this_probe_p1[2]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].this_probe_p1[2]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i3_2" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__6218" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6235" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6275" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[0].this_probe_p1[3]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].this_probe_p1[3]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i4_2" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__6219" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6235" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6276" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[0].this_probe_p1[4]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].this_probe_p1[4]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i5_2" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__6221" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6240" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6277" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[0].this_probe_p1[5]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].this_probe_p1[5]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i6_2" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__6220" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__6222" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6238" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6278" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[0].this_probe_p1[6]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].this_probe_p1[6]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i7_2" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__6220" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6222" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6234" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6279" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[0].this_probe_p1[7]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].this_probe_p1[7]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i8_2" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__6223" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6225" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__6239" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6280" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[0].this_probe_p1[8]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].this_probe_p1[8]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i9_2" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__6225" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6226" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6242" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6281" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[0].this_probe_p1[9]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].this_probe_p1[9]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i10_2" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__6224" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__6226" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6234" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6282" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[0].this_probe_p1[10]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].this_probe_p1[10]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i11_2" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__6224" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6228" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6241" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6283" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[0].this_probe_p1[11]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].this_probe_p1[11]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i12_2" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__6216" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__6227" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6241" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6284" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[0].this_probe_p1[12]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].this_probe_p1[12]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i13_2" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__6216" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6229" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6236" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6285" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[0].this_probe_p1[13]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].this_probe_p1[13]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i14_2" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__6215" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6231" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__6236" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6286" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[0].this_probe_p1[14]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].this_probe_p1[14]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i15_2" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__6214" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6231" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6287" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[0].this_probe_p1[15]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].this_probe_p1[15]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i16_2" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__6214" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6232" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6288" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6245" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6257" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6258" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6244" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6245" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__6257" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[1]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[1]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6217" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6242" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6259" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[2]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[2]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6218" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6235" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6260" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[3]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[3]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6219" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6235" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__6261" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[4]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[4]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6221" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6240" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6262" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[5]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[5]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6220" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6222" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__6238" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6263" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[6]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[6]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6220" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6222" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6234" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6264" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[7]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[7]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6223" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6225" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6239" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__6265" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[8]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[8]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6225" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6226" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__6242" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__6266" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[9]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[9]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6224" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6226" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6234" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__6267" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[10]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[10]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6224" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6228" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6241" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6268" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[11]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[11]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6216" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6227" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6241" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__6269" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[12]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[12]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6216" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6229" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6236" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6270" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[13]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[13]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6215" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6231" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6236" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__6271" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[14]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[14]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6214" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6231" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6272" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[15]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[15]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6214" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__6232" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6273" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[1]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[1]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6259" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6274" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[2]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[2]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6260" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6275" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[3]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[3]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6261" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6276" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[4]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[4]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6262" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6277" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[5]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[5]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6263" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6278" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[6]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[6]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6264" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6279" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[7]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[7]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6265" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6280" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[8]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[8]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6266" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6281" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[9]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[9]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6267" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6282" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[10]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[10]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6268" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6283" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[11]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[11]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6269" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6284" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[12]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[12]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6270" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6285" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[13]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[13]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6271" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6286" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[14]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[14]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6272" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6287" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[15]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[15]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6273" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6288" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[1].this_probe_p1[1]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].this_probe_p1[1]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i18_2" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__6291" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6301" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6319" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[1].this_probe_p1[2]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].this_probe_p1[2]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i19_2" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__6292" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6300" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6320" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[1].this_probe_p1[3]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].this_probe_p1[3]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i20_2" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__6293" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6300" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6321" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[1].this_probe_p1[4]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].this_probe_p1[4]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i21_2" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__6294" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6299" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6322" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[1].this_probe_p1[5]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].this_probe_p1[5]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i22_2" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__6295" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6298" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6323" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[1].this_probe_p1[6]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].this_probe_p1[6]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i23_2" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__6296" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6298" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6324" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[1].this_probe_p1[7]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].this_probe_p1[7]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i24_2" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__6297" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6299" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6325" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[0]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[0]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6254" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[0]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[0]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6254" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_gt"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_gt~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6244" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6245" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_eq"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_eq~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6244" port: "in[3]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.probe_cout"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.probe_cout~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6661" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__6678" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[1]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[1]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6251" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[2]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[2]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6251" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[3]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[3]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6253" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[4]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[4]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6255" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[5]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[5]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6252" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[6]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[6]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6252" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[7]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[7]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6254" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[8]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[8]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6248" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[9]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[9]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6247" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[10]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[10]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6247" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[11]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[11]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6246" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[12]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[12]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6246" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[13]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[13]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6249" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[14]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[14]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6249" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[15]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[15]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6248" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[1]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[1]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6251" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[2]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[2]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6251" port: "in[3]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[3]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[3]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6253" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[4]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[4]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6255" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[5]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[5]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6252" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[6]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[6]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6252" port: "in[3]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[7]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[7]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6254" port: "in[3]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[8]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[8]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6248" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[9]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[9]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6247" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[10]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[10]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6247" port: "in[3]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[11]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[11]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6246" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[12]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[12]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6246" port: "in[3]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[13]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[13]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6249" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[14]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[14]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6249" port: "in[3]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[15]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[15]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6248" port: "in[3]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6303" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6310" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6311" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[1]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[1]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6291" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6301" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__6312" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[2]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[2]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6292" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6300" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6313" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[3]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[3]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6293" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6300" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__6314" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[4]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[4]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6294" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6299" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6315" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[5]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[5]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6295" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6298" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6316" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[6]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[6]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6296" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6298" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__6317" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[7]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[7]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6297" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6299" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__6318" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[1]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[1]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6312" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6319" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[2]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[2]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6313" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6320" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[3]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[3]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6314" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6321" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[4]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[4]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6315" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6322" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[5]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[5]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6316" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6323" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[6]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[6]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6317" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6324" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[7]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[7]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6318" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6325" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[0]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[0]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6306" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[0]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[0]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6306" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_gt"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_gt~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6303" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__6304" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_eq"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_eq~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6303" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6304" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.probe_cout"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.probe_cout~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6666" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__6674" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[1]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[1]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6306" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[2]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[2]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6308" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[3]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[3]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6308" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[4]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[4]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6307" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[5]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[5]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6305" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[6]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[6]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6305" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[7]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[7]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6307" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[1]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[1]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6306" port: "in[3]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[2]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[2]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6308" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[3]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[3]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6308" port: "in[3]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[4]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[4]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6307" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[5]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[5]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6305" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[6]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[6]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6305" port: "in[3]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[7]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[7]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6307" port: "in[3]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6330" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__6332" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6333" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.enable"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.enable~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6329" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6337" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6382" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6390" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6398" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6406" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6414" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6422" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6655" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6332" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.data_in_p1"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/cap_fifo_din_cu[24]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__6326" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6327" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6328" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6332" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6331" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6330" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6331" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6330" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.probe_cout"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.probe_cout~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6662" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__6677" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6338" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__6340" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6341" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[4].this_probe_p1[1]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].this_probe_p1[1]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i28_2" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__6344" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6354" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6372" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[4].this_probe_p1[2]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].this_probe_p1[2]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i29_2" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__6345" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6353" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6373" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[4].this_probe_p1[3]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].this_probe_p1[3]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i30_2" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__6346" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6353" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6374" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[4].this_probe_p1[4]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].this_probe_p1[4]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i31_2" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__6347" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6352" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6375" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[4].this_probe_p1[5]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].this_probe_p1[5]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i32_2" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__6348" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6351" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6376" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[4].this_probe_p1[6]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].this_probe_p1[6]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i33_2" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__6349" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6351" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6377" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[4].this_probe_p1[7]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].this_probe_p1[7]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i34_2" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__6350" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6352" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6378" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6340" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.data_in_p1"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/cap_fifo_din_cu[25]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__6334" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6335" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6336" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6340" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6339" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6338" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6339" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6338" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.probe_cout"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.probe_cout~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6661" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6679" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6356" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6363" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6364" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[1]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[1]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6344" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6354" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__6365" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[2]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[2]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6345" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6353" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6366" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[3]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[3]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6346" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6353" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__6367" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[4]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[4]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6347" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6352" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6368" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[5]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[5]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6348" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6351" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6369" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[6]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[6]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6349" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6351" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__6370" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[7]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[7]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6350" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6352" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__6371" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[1]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[1]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6365" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6372" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[2]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[2]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6366" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6373" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[3]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[3]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6367" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6374" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[4]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[4]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6368" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6375" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[5]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[5]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6369" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6376" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[6]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[6]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6370" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6377" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[7]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[7]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6371" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6378" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[0]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[0]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6358" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[0]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[0]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6358" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_gt"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_gt~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6356" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__6357" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_eq"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_eq~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6356" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6357" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.probe_cout"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.probe_cout~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6667" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__6682" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[1]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[1]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6358" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[2]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[2]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6360" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[3]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[3]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6360" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[4]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[4]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6361" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[5]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[5]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6361" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[6]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[6]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6359" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[7]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[7]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6359" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[1]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[1]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6358" port: "in[3]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[2]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[2]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6360" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[3]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[3]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6360" port: "in[3]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[4]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[4]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6361" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[5]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[5]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6361" port: "in[3]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[6]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[6]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6359" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[7]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[7]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6359" port: "in[3]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6383" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__6385" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6386" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6385" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.data_in_p1"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/cap_fifo_din_cu[34]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__6379" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6380" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6381" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6385" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6384" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6383" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6384" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6383" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.probe_cout"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.probe_cout~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6660" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__6673" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6391" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__6393" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6394" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6393" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.data_in_p1"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/cap_fifo_din_cu[35]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__6387" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6388" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6389" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6393" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6392" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6391" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6392" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6391" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.probe_cout"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.probe_cout~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6668" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__6675" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[7].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6399" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__6401" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[7].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6402" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6401" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.trigger_cu/genblk1.data_in_p1"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/cap_fifo_din_cu[36]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__6395" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6396" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6397" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6401" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6400" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6399" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6400" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6399" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.probe_cout"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.probe_cout~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6666" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6673" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6407" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__6409" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6410" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6409" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.data_in_p1"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/cap_fifo_din_cu[37]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__6403" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6404" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6405" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6409" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6408" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6407" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6408" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6407" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.probe_cout"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.probe_cout~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6670" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__6678" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6415" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__6417" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6418" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6417" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.data_in_p1"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/cap_fifo_din_cu[38]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__6411" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6412" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6413" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6417" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6416" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6415" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6416" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6415" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.probe_cout"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.probe_cout~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6667" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6680" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[10].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6423" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__6425" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[10].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6426" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[11].this_probe_p1[1]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[11].this_probe_p1[1]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i42_2" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__6429" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6430" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6437" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[10].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6425" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[10].genblk7.genblk3.trigger_cu/genblk1.data_in_p1"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/cap_fifo_din_cu[39]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__6419" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6420" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6421" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6425" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[10].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6424" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[10].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6423" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[10].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6424" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[10].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6423" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[10].genblk7.genblk3.probe_cout"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.genblk3.probe_cout~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6662" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6677" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[11].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6431" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6432" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6434" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[11].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6435" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[11].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[1]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[1]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6429" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6430" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__6436" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[11].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[1]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[1]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6436" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6437" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[12].this_probe_p1[1]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[12].this_probe_p1[1]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i44_2" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__6440" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6450" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6468" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[12].this_probe_p1[2]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[12].this_probe_p1[2]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i45_2" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__6441" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6449" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6469" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[12].this_probe_p1[3]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[12].this_probe_p1[3]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i46_2" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__6442" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6449" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6470" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[12].this_probe_p1[4]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[12].this_probe_p1[4]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i47_2" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__6443" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6448" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6471" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[12].this_probe_p1[5]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[12].this_probe_p1[5]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i48_2" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__6444" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6447" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6472" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[12].this_probe_p1[6]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[12].this_probe_p1[6]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i49_2" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__6445" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6447" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6473" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[12].this_probe_p1[7]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[12].this_probe_p1[7]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i50_2" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__6446" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6448" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6474" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[0]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[0]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6433" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[0]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[0]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6433" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_gt"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_gt~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6431" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_eq"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_eq~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6431" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.probe_cout"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.probe_cout~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6663" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__6682" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[1]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[1]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6433" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[1]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[1]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6433" port: "in[3]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[12].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[12].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6452" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6459" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[12].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[12].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6460" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[12].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[1]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[12].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[1]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6440" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6450" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__6461" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[12].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[2]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[12].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[2]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6441" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6449" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6462" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[12].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[3]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[12].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[3]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6442" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6449" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__6463" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[12].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[4]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[12].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[4]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6443" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6448" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6464" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[12].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[5]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[12].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[5]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6444" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6447" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6465" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[12].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[6]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[12].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[6]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6445" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6447" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__6466" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[12].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[7]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[12].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[7]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6446" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6448" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__6467" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[12].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[1]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[12].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[1]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6461" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6468" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[12].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[2]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[12].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[2]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6462" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6469" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[12].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[3]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[12].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[3]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6463" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6470" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[12].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[4]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[12].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[4]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6464" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6471" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[12].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[5]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[12].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[5]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6465" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6472" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[12].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[6]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[12].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[6]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6466" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6473" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[12].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[7]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[12].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[7]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6467" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6474" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[13].this_probe_p1[1]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].this_probe_p1[1]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i52_2" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__6478" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6479" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6536" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[13].this_probe_p1[2]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].this_probe_p1[2]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i53_2" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__6479" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6480" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__6537" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[13].this_probe_p1[3]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].this_probe_p1[3]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i54_2" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__6480" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6481" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6538" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[13].this_probe_p1[4]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].this_probe_p1[4]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i55_2" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__6481" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6483" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__6539" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[13].this_probe_p1[5]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].this_probe_p1[5]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i56_2" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__6483" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6484" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6540" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[13].this_probe_p1[6]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].this_probe_p1[6]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i57_2" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__6484" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6485" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6541" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[13].this_probe_p1[7]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].this_probe_p1[7]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i58_2" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__6487" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__6488" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6500" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6542" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[13].this_probe_p1[8]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].this_probe_p1[8]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i59_2" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__6487" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6490" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6543" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[13].this_probe_p1[9]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].this_probe_p1[9]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i60_2" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__6489" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__6490" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6544" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[13].this_probe_p1[10]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].this_probe_p1[10]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i61_2" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__6489" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6491" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6545" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[13].this_probe_p1[11]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].this_probe_p1[11]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i62_2" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__6491" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6493" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__6546" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[13].this_probe_p1[12]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].this_probe_p1[12]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i63_2" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__6493" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6495" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6547" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[13].this_probe_p1[13]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].this_probe_p1[13]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i64_2" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__6477" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__6495" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6500" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6548" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[13].this_probe_p1[14]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].this_probe_p1[14]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i65_2" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__6477" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6496" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6549" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[13].this_probe_p1[15]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].this_probe_p1[15]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i66_2" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__6494" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6498" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6550" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[12].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[0]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[12].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[0]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6454" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[12].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[0]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[12].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[0]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6454" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[12].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_gt"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[12].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_gt~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6452" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__6453" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[12].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_eq"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[12].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_eq~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6452" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6453" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[12].genblk7.genblk3.probe_cout"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[12].genblk7.genblk3.probe_cout~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6665" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__6672" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[12].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[1]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[12].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[1]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6454" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[12].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[2]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[12].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[2]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6456" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[12].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[3]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[12].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[3]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6456" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[12].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[4]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[12].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[4]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6457" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[12].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[5]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[12].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[5]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6457" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[12].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[6]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[12].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[6]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6455" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[12].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[7]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[12].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[7]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6455" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[12].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[1]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[12].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[1]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6454" port: "in[3]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[12].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[2]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[12].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[2]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6456" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[12].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[3]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[12].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[3]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6456" port: "in[3]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[12].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[4]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[12].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[4]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6457" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[12].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[5]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[12].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[5]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6457" port: "in[3]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[12].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[6]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[12].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[6]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6455" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[12].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[7]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[12].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[7]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6455" port: "in[3]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[13].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6507" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6519" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6520" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[13].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6506" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6507" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__6519" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[13].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[1]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[1]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6478" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6479" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__6521" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[13].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[2]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[2]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6479" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6480" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6522" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[13].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[3]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[3]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6480" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6481" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__6523" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[13].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[4]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[4]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6481" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6483" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6524" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[13].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[5]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[5]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6483" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6484" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__6525" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[13].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[6]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[6]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6484" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6485" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6526" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[13].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[7]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[7]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6487" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6488" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6500" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__6527" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[13].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[8]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[8]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6487" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6490" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__6528" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[13].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[9]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[9]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6489" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6490" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6529" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[13].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[10]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[10]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6489" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6491" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__6530" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[13].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[11]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[11]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6491" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6493" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6531" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[13].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[12]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[12]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6493" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6495" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__6532" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[13].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[13]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[13]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6477" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6495" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6500" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6533" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[13].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[14]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[14]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6477" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6496" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6534" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[13].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[15]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[15]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6494" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6498" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6535" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[13].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[1]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[1]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6521" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6536" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[13].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[2]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[2]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6522" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6537" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[13].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[3]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[3]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6523" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6538" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[13].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[4]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[4]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6524" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6539" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[13].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[5]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[5]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6525" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6540" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[13].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[6]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[6]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6526" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6541" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[13].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[7]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[7]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6527" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6542" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[13].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[8]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[8]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6528" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6543" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[13].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[9]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[9]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6529" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6544" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[13].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[10]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[10]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6530" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6545" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[13].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[11]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[11]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6531" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6546" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[13].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[12]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[12]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6532" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6547" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[13].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[13]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[13]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6533" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6548" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[13].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[14]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[14]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6534" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6549" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[13].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[15]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[15]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6535" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6550" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[0]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[0]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6516" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[0]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[0]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6516" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_gt"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_gt~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6506" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6507" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_eq"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_eq~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6506" port: "in[3]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.probe_cout"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.probe_cout~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6665" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6674" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[1]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[1]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6514" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[2]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[2]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6514" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[3]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[3]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6513" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[4]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[4]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6513" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[5]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[5]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6515" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[6]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[6]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6517" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[7]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[7]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6516" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[8]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[8]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6511" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[9]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[9]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6510" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[10]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[10]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6510" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[11]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[11]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6508" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[12]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[12]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6508" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[13]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[13]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6509" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[14]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[14]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6509" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[15]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[15]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6511" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[1]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[1]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6514" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[2]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[2]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6514" port: "in[3]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[3]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[3]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6513" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[4]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[4]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6513" port: "in[3]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[5]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[5]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6515" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[6]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[6]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6517" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[7]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[7]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6516" port: "in[3]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[8]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[8]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6511" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[9]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[9]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6510" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[10]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[10]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6510" port: "in[3]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[11]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[11]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6508" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[12]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[12]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6508" port: "in[3]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[13]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[13]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6509" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[14]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[14]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6509" port: "in[3]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[15]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[15]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6511" port: "in[3]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[14].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[14].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6557" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6559" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[14].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[14].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6556" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6557" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6559" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[14].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[14].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6560" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[14].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[1]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[14].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[1]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6554" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6555" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6561" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[14].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[1]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[14].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[1]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6561" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6562" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[15].this_probe_p1[1]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].this_probe_p1[1]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i70_2" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__6565" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6582" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6610" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[15].this_probe_p1[2]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].this_probe_p1[2]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i71_2" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__6566" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6567" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6611" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[15].this_probe_p1[3]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].this_probe_p1[3]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i72_2" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__6566" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6567" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6612" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[15].this_probe_p1[4]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].this_probe_p1[4]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i73_2" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__6569" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6581" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6613" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[15].this_probe_p1[5]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].this_probe_p1[5]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i74_2" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__6570" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6571" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6614" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[15].this_probe_p1[6]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].this_probe_p1[6]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i75_2" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__6570" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6571" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6615" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[15].this_probe_p1[7]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].this_probe_p1[7]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i76_2" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__6574" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6582" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6616" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[15].this_probe_p1[8]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].this_probe_p1[8]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i77_2" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__6573" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6575" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6617" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[15].this_probe_p1[9]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].this_probe_p1[9]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i78_2" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__6573" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6575" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6618" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[15].this_probe_p1[10]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].this_probe_p1[10]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i79_2" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__6576" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6581" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6619" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[15].this_probe_p1[11]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].this_probe_p1[11]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i80_2" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__6577" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6578" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6620" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[15].this_probe_p1[12]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].this_probe_p1[12]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i81_2" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__6577" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6578" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6621" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[14].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[0]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[14].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[0]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6558" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[14].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[0]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[14].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[0]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6558" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[14].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_gt"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[14].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_gt~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6556" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[14].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_eq"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[14].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_eq~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6556" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[14].genblk7.genblk3.probe_cout"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[14].genblk7.genblk3.probe_cout~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6660" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6680" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[14].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[1]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[14].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[1]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6558" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[14].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[1]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[14].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[1]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6558" port: "in[3]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[15].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6586" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6596" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6597" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[15].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6585" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6586" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__6596" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[15].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[1]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[1]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6565" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6582" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6598" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[15].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[2]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[2]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6567" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6599" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[15].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[3]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[3]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6566" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6567" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__6600" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[15].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[4]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[4]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6569" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6581" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6601" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[15].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[5]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[5]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6570" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6571" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__6602" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[15].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[6]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[6]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6570" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__6571" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6603" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[15].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[7]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[7]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6574" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6582" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__6604" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[15].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[8]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[8]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6573" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6575" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__6605" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[15].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[9]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[9]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6573" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__6575" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6606" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[15].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[10]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[10]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6576" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6581" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__6607" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[15].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[11]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[11]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6578" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6608" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[15].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[12]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[12]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6577" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6578" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__6609" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[15].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[1]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[1]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6598" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6610" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[15].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[2]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[2]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6599" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6611" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[15].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[3]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[3]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6600" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6612" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[15].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[4]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[4]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6601" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6613" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[15].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[5]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[5]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6602" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6614" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[15].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[6]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[6]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6603" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6615" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[15].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[7]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[7]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6604" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6616" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[15].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[8]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[8]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6605" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6617" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[15].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[9]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[9]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6606" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6618" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[15].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[10]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[10]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6607" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6619" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[15].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[11]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[11]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6608" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6620" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[15].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[12]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[12]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6609" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6621" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[16].this_probe_p1[1]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[16].this_probe_p1[1]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i83_2" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__6624" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6631" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6647" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[16].this_probe_p1[2]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[16].this_probe_p1[2]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i84_2" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__6625" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6632" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6648" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[16].this_probe_p1[3]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[16].this_probe_p1[3]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i85_2" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__6627" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6632" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6649" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[16].this_probe_p1[4]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[16].this_probe_p1[4]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i86_2" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__6626" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6628" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6630" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6650" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[16].this_probe_p1[5]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[16].this_probe_p1[5]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i87_2" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__6629" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6631" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6651" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[15].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[0]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[0]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6587" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[15].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[0]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[0]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6587" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[15].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_gt"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_gt~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6585" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6586" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[15].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_eq"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_eq~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6585" port: "in[3]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[15].genblk7.genblk3.probe_cout"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.genblk3.probe_cout~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6668" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6672" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[15].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[1]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[1]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6589" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[15].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[2]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[2]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6594" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[15].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[3]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[3]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6593" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[15].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[4]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[4]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6592" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[15].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[5]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[5]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6590" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[15].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[6]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[6]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6588" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[15].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[7]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[7]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6593" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[15].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[8]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[8]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6590" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[15].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[9]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[9]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6592" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[15].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[10]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[10]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6594" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[15].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[11]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[11]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6588" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[15].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[12]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[12]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6589" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[15].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[1]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[1]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6589" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[15].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[2]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[2]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6594" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[15].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[3]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[3]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6593" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[15].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[4]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[4]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6592" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[15].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[5]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[5]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6590" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[15].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[6]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[6]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6588" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[15].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[7]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[7]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6593" port: "in[3]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[15].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[8]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[8]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6590" port: "in[3]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[15].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[9]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[9]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6592" port: "in[3]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[15].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[10]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[10]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6594" port: "in[3]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[15].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[11]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[11]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6588" port: "in[3]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[15].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[12]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[12]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6589" port: "in[3]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[16].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[16].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6634" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6640" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[16].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[16].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6641" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[16].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[1]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[16].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[1]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6624" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6631" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6642" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[16].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[2]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[16].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[2]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6625" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6632" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6643" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[16].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[3]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[16].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[3]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6627" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6632" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__6644" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[16].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[4]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[16].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[4]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6626" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6628" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6630" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__6645" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[16].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[5]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[16].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[5]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6629" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__6631" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__6646" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[16].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[1]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[16].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[1]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6642" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6647" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[16].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[2]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[16].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[2]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6643" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6648" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[16].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[3]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[16].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[3]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6644" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6649" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[16].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[4]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[16].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[4]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6645" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6650" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[16].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[5]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[16].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[5]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6646" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6651" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[16].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[0]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[16].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[0]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6637" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[16].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[0]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[16].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[0]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6637" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[16].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_gt"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[16].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_gt~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6634" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__6635" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[16].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_eq"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[16].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_eq~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6634" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6635" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[16].genblk7.genblk3.probe_cout"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[16].genblk7.genblk3.probe_cout~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6663" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6675" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[16].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[1]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[16].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[1]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6637" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[16].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[2]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[16].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[2]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6636" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[16].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[3]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[16].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[3]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6636" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[16].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[4]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[16].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[4]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6638" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[16].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[5]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[16].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[5]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6638" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[16].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[1]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[16].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[1]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6637" port: "in[3]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[16].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[2]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[16].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[2]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6636" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[16].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[3]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[16].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[3]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6636" port: "in[3]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[16].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[4]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[16].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[4]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6638" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[16].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[5]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[16].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[5]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6638" port: "in[3]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[17].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[17].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6656" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__6658" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[17].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[17].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6659" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[17].genblk7.genblk3.trigger_cu/genblk1.data_in_p1"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[17].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/cap_fifo_din_cu[87]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__6652" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6653" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6654" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6658" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[17].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[17].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6658" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[17].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[17].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6657" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[17].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[17].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6656" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[17].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[17].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6657" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[17].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[17].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6656" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[17].genblk7.genblk3.probe_cout"
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[17].genblk7.genblk3.probe_cout~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6670" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6679" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/tu_trigger"
	terminal	{ cell: "edb_top_inst/la0/tu_trigger~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6791" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/cap_fifo_din_cu[24]"
	terminal	{ cell: "edb_top_inst/la0/cap_fifo_din_cu[24]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/cap_fifo_din_tu[24]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/cap_fifo_din_cu[25]"
	terminal	{ cell: "edb_top_inst/la0/cap_fifo_din_cu[25]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/cap_fifo_din_tu[25]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/cap_fifo_din_cu[34]"
	terminal	{ cell: "edb_top_inst/la0/cap_fifo_din_cu[34]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/cap_fifo_din_tu[34]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/cap_fifo_din_cu[35]"
	terminal	{ cell: "edb_top_inst/la0/cap_fifo_din_cu[35]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/cap_fifo_din_tu[35]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/cap_fifo_din_cu[36]"
	terminal	{ cell: "edb_top_inst/la0/cap_fifo_din_cu[36]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/cap_fifo_din_tu[36]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/cap_fifo_din_cu[37]"
	terminal	{ cell: "edb_top_inst/la0/cap_fifo_din_cu[37]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/cap_fifo_din_tu[37]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/cap_fifo_din_cu[38]"
	terminal	{ cell: "edb_top_inst/la0/cap_fifo_din_cu[38]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/cap_fifo_din_tu[38]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/cap_fifo_din_cu[39]"
	terminal	{ cell: "edb_top_inst/la0/cap_fifo_din_cu[39]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/cap_fifo_din_tu[39]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/cap_fifo_din_cu[87]"
	terminal	{ cell: "edb_top_inst/la0/cap_fifo_din_cu[87]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/cap_fifo_din_tu[87]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/cap_fifo_din_tu[24]"
	terminal	{ cell: "edb_top_inst/la0/cap_fifo_din_tu[24]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[24]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/cap_fifo_din_tu[25]"
	terminal	{ cell: "edb_top_inst/la0/cap_fifo_din_tu[25]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[25]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/cap_fifo_din_tu[34]"
	terminal	{ cell: "edb_top_inst/la0/cap_fifo_din_tu[34]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[34]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/cap_fifo_din_tu[35]"
	terminal	{ cell: "edb_top_inst/la0/cap_fifo_din_tu[35]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[35]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/cap_fifo_din_tu[36]"
	terminal	{ cell: "edb_top_inst/la0/cap_fifo_din_tu[36]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[36]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/cap_fifo_din_tu[37]"
	terminal	{ cell: "edb_top_inst/la0/cap_fifo_din_tu[37]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[37]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/cap_fifo_din_tu[38]"
	terminal	{ cell: "edb_top_inst/la0/cap_fifo_din_tu[38]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[38]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/cap_fifo_din_tu[39]"
	terminal	{ cell: "edb_top_inst/la0/cap_fifo_din_tu[39]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[39]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/cap_fifo_din_tu[87]"
	terminal	{ cell: "edb_top_inst/la0/cap_fifo_din_tu[87]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[87]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/curr_state[0]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/curr_state[0]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5838" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5984" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5989" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6796" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6820" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6823" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6826" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__6837" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__6842" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6846" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6849" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6918" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/run_trig_p2"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/run_trig_p2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6816" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/run_trig_imdt_p1"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/run_trig_imdt_p1~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/run_trig_imdt_p2~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/run_trig_imdt_p2"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/run_trig_imdt_p2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6791" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6816" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/str_sync"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/str_sync~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/str_sync~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/str_sync_wbff1~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/str_sync_wbff1"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/str_sync_wbff1~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/str_sync_wbff2~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/str_sync_wbff2"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/str_sync_wbff2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/str_sync_wbff2q~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__6830" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/str_sync_wbff2q"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/str_sync_wbff2q~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6830" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/rdy_sync"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/rdy_sync~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/rdy_sync~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/rdy_sync_tff1~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/rdy_sync_tff1"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/rdy_sync_tff1~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/rdy_sync_tff2~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/rdy_sync_tff2"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/rdy_sync_tff2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/rdy_sync_tff2q~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__6853" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/rdy_sync_tff2q"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/rdy_sync_tff2q~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6853" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/data_from_biu[0]"
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[0]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5846" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/axi_fsm_state[0]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/axi_fsm_state[0]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6828" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6830" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6831" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6917" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/curr_state[3]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/curr_state[3]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5838" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5984" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5989" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6817" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6818" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6823" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__6825" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6838" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6840" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6845" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6851" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6918" port: "in[3]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/curr_state[2]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/curr_state[2]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5838" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5984" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5990" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6788" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6818" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6820" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6824" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6834" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6845" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6918" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/curr_state[1]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/curr_state[1]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5838" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5984" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5990" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6788" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6817" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6819" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6821" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6824" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6833" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__6844" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__6846" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6918" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/biu_ready"
	terminal	{ cell: "edb_top_inst/la0/biu_ready~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5753" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5813" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5833" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6827" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/addr_reg[3]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/addr_reg[3]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6829" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6854" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6855" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6856" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6857" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6858" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6859" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6860" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6861" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6862" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6863" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6864" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6865" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6866" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6867" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6868" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6869" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6870" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6871" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6872" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6873" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6874" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6875" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6876" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6877" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6878" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6879" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6880" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6881" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6882" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6883" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6884" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6885" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6886" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6887" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6888" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6889" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6890" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6891" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6892" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6893" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6894" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6895" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6896" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6897" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6898" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6899" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6900" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6901" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6902" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6903" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6904" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6905" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6906" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6907" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6908" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6909" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6910" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6911" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6912" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6913" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6914" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6915" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6916" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/addr_reg[15]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/addr_reg[15]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6926" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/addr_reg[16]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/addr_reg[16]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6927" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/addr_reg[17]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/addr_reg[17]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6928" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/addr_reg[18]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/addr_reg[18]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6929" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/addr_reg[19]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/addr_reg[19]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6930" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/addr_reg[20]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/addr_reg[20]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6931" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/addr_reg[21]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/addr_reg[21]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6932" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/addr_reg[22]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/addr_reg[22]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6933" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/addr_reg[23]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/addr_reg[23]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6934" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/addr_reg[24]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/addr_reg[24]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6935" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/addr_reg[25]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/addr_reg[25]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6936" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/addr_reg[26]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/addr_reg[26]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6937" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/data_from_biu[1]"
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[1]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5987" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/data_from_biu[2]"
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[2]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5993" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/data_from_biu[3]"
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[3]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5996" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/data_from_biu[4]"
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[4]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5999" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/data_from_biu[5]"
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[5]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6006" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/data_from_biu[6]"
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[6]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6009" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/data_from_biu[7]"
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[7]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6012" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/data_from_biu[8]"
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[8]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6016" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/data_from_biu[9]"
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[9]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6018" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/data_from_biu[10]"
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[10]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6021" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/data_from_biu[11]"
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[11]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6025" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/data_from_biu[12]"
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[12]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6027" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/data_from_biu[13]"
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[13]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6030" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/data_from_biu[14]"
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[14]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6033" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/data_from_biu[15]"
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[15]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6037" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/data_from_biu[16]"
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[16]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6039" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/data_from_biu[17]"
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[17]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6043" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/data_from_biu[18]"
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[18]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6046" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/data_from_biu[19]"
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[19]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6048" port: "in[3]" }
 }
net {
	name: "edb_top_inst/la0/data_from_biu[20]"
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[20]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6051" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/data_from_biu[21]"
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[21]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6054" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/data_from_biu[22]"
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[22]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6056" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/data_from_biu[23]"
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[23]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6061" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/data_from_biu[24]"
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[24]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6062" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/data_from_biu[25]"
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[25]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6065" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/data_from_biu[26]"
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[26]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6069" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/data_from_biu[27]"
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[27]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6072" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/data_from_biu[28]"
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[28]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6076" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/data_from_biu[29]"
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[29]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6079" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/data_from_biu[30]"
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[30]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6081" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/data_from_biu[31]"
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[31]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6085" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/data_from_biu[32]"
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[32]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6087" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/data_from_biu[33]"
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[33]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6090" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/data_from_biu[34]"
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[34]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6092" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/data_from_biu[35]"
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[35]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6097" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/data_from_biu[36]"
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[36]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6100" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/data_from_biu[37]"
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[37]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6101" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/data_from_biu[38]"
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[38]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6105" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/data_from_biu[39]"
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[39]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6107" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/data_from_biu[40]"
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[40]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6111" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/data_from_biu[41]"
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[41]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6115" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/data_from_biu[42]"
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[42]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6116" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/data_from_biu[43]"
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[43]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6120" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/data_from_biu[44]"
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[44]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6123" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/data_from_biu[45]"
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[45]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6127" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/data_from_biu[46]"
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[46]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6128" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/data_from_biu[47]"
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[47]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6130" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/data_from_biu[48]"
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[48]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6132" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/data_from_biu[49]"
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[49]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6135" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/data_from_biu[50]"
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[50]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6139" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/data_from_biu[51]"
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[51]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6140" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/data_from_biu[52]"
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[52]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6142" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/data_from_biu[53]"
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[53]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6144" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/data_from_biu[54]"
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[54]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6148" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/data_from_biu[55]"
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[55]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6149" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/data_from_biu[56]"
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[56]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6151" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/data_from_biu[57]"
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[57]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6153" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/data_from_biu[58]"
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[58]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6155" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/data_from_biu[59]"
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[59]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6157" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/data_from_biu[60]"
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[60]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6159" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/data_from_biu[61]"
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[61]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6161" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/data_from_biu[62]"
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[62]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6163" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/data_from_biu[63]"
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[63]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6166" port: "in[3]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/axi_fsm_state[1]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/axi_fsm_state[1]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6828" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6830" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__6831" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6917" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[0]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[0]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[0]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__6785" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6938" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6942" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6947" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6954" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6976" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_9/i2" port: "I1" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[0]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[0]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[0]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__6996" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_10/i2" port: "I1" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[0]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[0]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[0]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__6939" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_12/i2" port: "I1" }
 }
net {
	name: "edb_top_inst/la0/la_sample_cnt[0]"
	terminal	{ cell: "edb_top_inst/la0/la_sample_cnt[0]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_sample_cnt[0]~FF" port: "D" }
	terminal	{ cell: "AUX_ADD_CI__edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/sub_43/add_2/i2" port: "I0" }
	terminal	{ cell: "edb_top_inst/LUT__5995" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_46/i2" port: "I1" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/push_p2"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/push_p2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$2" port: "WE[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$12" port: "WE[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b12" port: "WE[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c12" port: "WE[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$d12" port: "WE[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$e12" port: "WE[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$f12" port: "WE[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$g12" port: "WE[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$h12" port: "WE[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$i12" port: "WE[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$j12" port: "WE[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$k12" port: "WE[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$l12" port: "WE[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$m12" port: "WE[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$n12" port: "WE[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$o12" port: "WE[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$p12" port: "WE[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$q12" port: "WE[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$r12" port: "WE[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$s12" port: "WE[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$t12" port: "WE[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$u12" port: "WE[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$v12" port: "WE[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$w12" port: "WE[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$x12" port: "WE[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$y12" port: "WE[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$z12" port: "WE[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$A12" port: "WE[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$B12" port: "WE[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$C12" port: "WE[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$D12" port: "WE[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$E12" port: "WE[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$F12" port: "WE[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$G12" port: "WE[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$H12" port: "WE[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$I12" port: "WE[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$J12" port: "WE[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$K12" port: "WE[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$L12" port: "WE[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$M12" port: "WE[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$N12" port: "WE[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$O12" port: "WE[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$P12" port: "WE[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$Q12" port: "WE[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$R1" port: "WE[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/pop_p2"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/pop_p2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6925" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_counter[0]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[0]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[0]~FF" port: "D" }
	terminal	{ cell: "AUX_ADD_CI__edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/sub_18/add_2/i2" port: "I0" }
	terminal	{ cell: "edb_top_inst/LUT__6709" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6710" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6720" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__6725" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6813" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_21/i2" port: "I1" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[1]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[1]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6783" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6942" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6946" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_9/i2" port: "I0" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[2]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[2]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6782" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6946" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6949" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_9/i3" port: "I0" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[3]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[3]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6781" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6949" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6955" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_9/i4" port: "I0" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[4]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[4]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6779" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6955" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6960" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_9/i5" port: "I0" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[5]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[5]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6778" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6960" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6965" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_9/i6" port: "I0" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[6]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[6]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6774" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__6775" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6965" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6970" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_9/i7" port: "I0" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[7]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[7]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6774" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6775" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__6970" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6975" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6985" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_9/i8" port: "I0" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[8]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[8]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6770" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__6771" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6975" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6979" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6986" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_9/i9" port: "I0" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[9]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[9]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6770" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6772" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6979" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6985" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_9/i10" port: "I0" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[10]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[10]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6769" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6986" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6991" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_9/i11" port: "I0" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[11]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[11]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6767" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6991" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_9/i12" port: "I0" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[1]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[1]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6997" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_10/i2" port: "I0" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[2]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[2]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6998" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_10/i3" port: "I0" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[3]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[3]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6999" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_10/i4" port: "I0" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[4]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[4]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__7000" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_10/i5" port: "I0" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[5]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[5]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__7001" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_10/i6" port: "I0" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[6]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[6]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__7002" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_10/i7" port: "I0" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[7]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[7]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__7003" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_10/i8" port: "I0" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[8]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[8]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__7004" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_10/i9" port: "I0" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[9]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[9]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__7005" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_10/i10" port: "I0" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[10]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[10]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__7006" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_10/i11" port: "I0" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[11]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[11]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__7007" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_10/i12" port: "I0" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[1]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[1]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6944" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_12/i2" port: "I0" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[2]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[2]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6948" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_12/i3" port: "I0" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[3]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[3]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6952" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_12/i4" port: "I0" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[4]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[4]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6958" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_12/i5" port: "I0" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[5]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[5]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6963" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_12/i6" port: "I0" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[6]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[6]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6968" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_12/i7" port: "I0" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[7]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[7]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6973" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_12/i8" port: "I0" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[8]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[8]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6978" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_12/i9" port: "I0" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[9]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[9]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6983" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_12/i10" port: "I0" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[10]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[10]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6989" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_12/i11" port: "I0" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[11]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[11]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6995" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_12/i12" port: "I0" }
 }
net {
	name: "edb_top_inst/la0/la_sample_cnt[1]"
	terminal	{ cell: "edb_top_inst/la0/la_sample_cnt[1]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5998" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_46/i2" port: "I0" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/sub_43/add_2/i2" port: "I0" }
 }
net {
	name: "edb_top_inst/la0/la_sample_cnt[2]"
	terminal	{ cell: "edb_top_inst/la0/la_sample_cnt[2]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6006" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_46/i3" port: "I0" }
 }
net {
	name: "edb_top_inst/la0/la_sample_cnt[3]"
	terminal	{ cell: "edb_top_inst/la0/la_sample_cnt[3]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6008" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_46/i4" port: "I0" }
 }
net {
	name: "edb_top_inst/la0/la_sample_cnt[4]"
	terminal	{ cell: "edb_top_inst/la0/la_sample_cnt[4]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6012" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_46/i5" port: "I0" }
 }
net {
	name: "edb_top_inst/la0/la_sample_cnt[5]"
	terminal	{ cell: "edb_top_inst/la0/la_sample_cnt[5]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6014" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_46/i6" port: "I0" }
 }
net {
	name: "edb_top_inst/la0/la_sample_cnt[6]"
	terminal	{ cell: "edb_top_inst/la0/la_sample_cnt[6]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6018" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_46/i7" port: "I0" }
 }
net {
	name: "edb_top_inst/la0/la_sample_cnt[7]"
	terminal	{ cell: "edb_top_inst/la0/la_sample_cnt[7]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6021" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_46/i8" port: "I0" }
 }
net {
	name: "edb_top_inst/la0/la_sample_cnt[8]"
	terminal	{ cell: "edb_top_inst/la0/la_sample_cnt[8]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6023" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_46/i9" port: "I0" }
 }
net {
	name: "edb_top_inst/la0/la_sample_cnt[9]"
	terminal	{ cell: "edb_top_inst/la0/la_sample_cnt[9]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6027" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_46/i10" port: "I0" }
 }
net {
	name: "edb_top_inst/la0/la_sample_cnt[10]"
	terminal	{ cell: "edb_top_inst/la0/la_sample_cnt[10]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6030" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_46/i11" port: "I0" }
 }
net {
	name: "edb_top_inst/la0/la_sample_cnt[11]"
	terminal	{ cell: "edb_top_inst/la0/la_sample_cnt[11]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6033" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_46/i12" port: "I0" }
 }
net {
	name: "edb_top_inst/la0/la_sample_cnt[12]"
	terminal	{ cell: "edb_top_inst/la0/la_sample_cnt[12]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6036" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_46/i13" port: "I0" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[24]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[24]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$l12" port: "WDATA[1]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[25]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[25]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$m12" port: "WDATA[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[34]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[34]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$q12" port: "WDATA[1]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[35]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[35]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$r12" port: "WDATA[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[36]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[36]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$r12" port: "WDATA[1]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[37]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[37]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$s12" port: "WDATA[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[38]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[38]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$s12" port: "WDATA[1]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[39]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[39]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$t12" port: "WDATA[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[87]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[87]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$R1" port: "WDATA[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[88]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[88]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$R1" port: "WDATA[1]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[0]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[0]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$2" port: "WADDR[10]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$12" port: "WADDR[11]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b12" port: "WADDR[11]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c12" port: "WADDR[11]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$d12" port: "WADDR[11]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$e12" port: "WADDR[11]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$f12" port: "WADDR[11]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$g12" port: "WADDR[11]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$h12" port: "WADDR[11]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$i12" port: "WADDR[11]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$j12" port: "WADDR[11]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$k12" port: "WADDR[11]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$l12" port: "WADDR[11]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$m12" port: "WADDR[11]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$n12" port: "WADDR[11]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$o12" port: "WADDR[11]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$p12" port: "WADDR[11]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$q12" port: "WADDR[11]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$r12" port: "WADDR[11]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$s12" port: "WADDR[11]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$t12" port: "WADDR[11]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$u12" port: "WADDR[11]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$v12" port: "WADDR[11]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$w12" port: "WADDR[11]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$x12" port: "WADDR[11]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$y12" port: "WADDR[11]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$z12" port: "WADDR[11]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$A12" port: "WADDR[11]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$B12" port: "WADDR[11]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$C12" port: "WADDR[11]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$D12" port: "WADDR[11]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$E12" port: "WADDR[11]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$F12" port: "WADDR[11]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$G12" port: "WADDR[11]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$H12" port: "WADDR[11]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$I12" port: "WADDR[11]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$J12" port: "WADDR[11]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$K12" port: "WADDR[11]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$L12" port: "WADDR[11]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$M12" port: "WADDR[11]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$N12" port: "WADDR[11]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$O12" port: "WADDR[11]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$P12" port: "WADDR[11]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$Q12" port: "WADDR[11]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$R1" port: "WADDR[11]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[1]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[1]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$2" port: "WADDR[11]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$12" port: "WADDR[12]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b12" port: "WADDR[12]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c12" port: "WADDR[12]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$d12" port: "WADDR[12]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$e12" port: "WADDR[12]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$f12" port: "WADDR[12]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$g12" port: "WADDR[12]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$h12" port: "WADDR[12]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$i12" port: "WADDR[12]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$j12" port: "WADDR[12]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$k12" port: "WADDR[12]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$l12" port: "WADDR[12]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$m12" port: "WADDR[12]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$n12" port: "WADDR[12]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$o12" port: "WADDR[12]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$p12" port: "WADDR[12]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$q12" port: "WADDR[12]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$r12" port: "WADDR[12]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$s12" port: "WADDR[12]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$t12" port: "WADDR[12]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$u12" port: "WADDR[12]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$v12" port: "WADDR[12]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$w12" port: "WADDR[12]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$x12" port: "WADDR[12]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$y12" port: "WADDR[12]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$z12" port: "WADDR[12]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$A12" port: "WADDR[12]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$B12" port: "WADDR[12]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$C12" port: "WADDR[12]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$D12" port: "WADDR[12]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$E12" port: "WADDR[12]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$F12" port: "WADDR[12]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$G12" port: "WADDR[12]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$H12" port: "WADDR[12]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$I12" port: "WADDR[12]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$J12" port: "WADDR[12]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$K12" port: "WADDR[12]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$L12" port: "WADDR[12]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$M12" port: "WADDR[12]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$N12" port: "WADDR[12]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$O12" port: "WADDR[12]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$P12" port: "WADDR[12]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$Q12" port: "WADDR[12]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$R1" port: "WADDR[12]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[2]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[2]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$2" port: "WADDR[12]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$12" port: "WADDR[8]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b12" port: "WADDR[8]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c12" port: "WADDR[8]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$d12" port: "WADDR[8]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$e12" port: "WADDR[8]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$f12" port: "WADDR[8]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$g12" port: "WADDR[8]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$h12" port: "WADDR[8]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$i12" port: "WADDR[8]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$j12" port: "WADDR[8]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$k12" port: "WADDR[8]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$l12" port: "WADDR[8]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$m12" port: "WADDR[8]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$n12" port: "WADDR[8]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$o12" port: "WADDR[8]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$p12" port: "WADDR[8]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$q12" port: "WADDR[8]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$r12" port: "WADDR[8]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$s12" port: "WADDR[8]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$t12" port: "WADDR[8]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$u12" port: "WADDR[8]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$v12" port: "WADDR[8]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$w12" port: "WADDR[8]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$x12" port: "WADDR[8]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$y12" port: "WADDR[8]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$z12" port: "WADDR[8]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$A12" port: "WADDR[8]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$B12" port: "WADDR[8]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$C12" port: "WADDR[8]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$D12" port: "WADDR[8]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$E12" port: "WADDR[8]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$F12" port: "WADDR[8]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$G12" port: "WADDR[8]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$H12" port: "WADDR[8]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$I12" port: "WADDR[8]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$J12" port: "WADDR[8]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$K12" port: "WADDR[8]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$L12" port: "WADDR[8]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$M12" port: "WADDR[8]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$N12" port: "WADDR[8]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$O12" port: "WADDR[8]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$P12" port: "WADDR[8]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$Q12" port: "WADDR[8]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$R1" port: "WADDR[8]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[3]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[3]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$2" port: "WADDR[8]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$12" port: "WADDR[9]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b12" port: "WADDR[9]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c12" port: "WADDR[9]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$d12" port: "WADDR[9]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$e12" port: "WADDR[9]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$f12" port: "WADDR[9]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$g12" port: "WADDR[9]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$h12" port: "WADDR[9]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$i12" port: "WADDR[9]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$j12" port: "WADDR[9]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$k12" port: "WADDR[9]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$l12" port: "WADDR[9]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$m12" port: "WADDR[9]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$n12" port: "WADDR[9]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$o12" port: "WADDR[9]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$p12" port: "WADDR[9]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$q12" port: "WADDR[9]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$r12" port: "WADDR[9]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$s12" port: "WADDR[9]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$t12" port: "WADDR[9]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$u12" port: "WADDR[9]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$v12" port: "WADDR[9]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$w12" port: "WADDR[9]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$x12" port: "WADDR[9]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$y12" port: "WADDR[9]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$z12" port: "WADDR[9]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$A12" port: "WADDR[9]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$B12" port: "WADDR[9]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$C12" port: "WADDR[9]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$D12" port: "WADDR[9]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$E12" port: "WADDR[9]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$F12" port: "WADDR[9]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$G12" port: "WADDR[9]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$H12" port: "WADDR[9]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$I12" port: "WADDR[9]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$J12" port: "WADDR[9]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$K12" port: "WADDR[9]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$L12" port: "WADDR[9]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$M12" port: "WADDR[9]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$N12" port: "WADDR[9]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$O12" port: "WADDR[9]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$P12" port: "WADDR[9]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$Q12" port: "WADDR[9]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$R1" port: "WADDR[9]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[4]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[4]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$2" port: "WADDR[9]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$12" port: "WADDR[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b12" port: "WADDR[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c12" port: "WADDR[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$d12" port: "WADDR[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$e12" port: "WADDR[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$f12" port: "WADDR[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$g12" port: "WADDR[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$h12" port: "WADDR[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$i12" port: "WADDR[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$j12" port: "WADDR[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$k12" port: "WADDR[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$l12" port: "WADDR[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$m12" port: "WADDR[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$n12" port: "WADDR[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$o12" port: "WADDR[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$p12" port: "WADDR[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$q12" port: "WADDR[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$r12" port: "WADDR[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$s12" port: "WADDR[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$t12" port: "WADDR[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$u12" port: "WADDR[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$v12" port: "WADDR[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$w12" port: "WADDR[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$x12" port: "WADDR[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$y12" port: "WADDR[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$z12" port: "WADDR[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$A12" port: "WADDR[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$B12" port: "WADDR[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$C12" port: "WADDR[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$D12" port: "WADDR[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$E12" port: "WADDR[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$F12" port: "WADDR[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$G12" port: "WADDR[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$H12" port: "WADDR[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$I12" port: "WADDR[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$J12" port: "WADDR[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$K12" port: "WADDR[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$L12" port: "WADDR[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$M12" port: "WADDR[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$N12" port: "WADDR[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$O12" port: "WADDR[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$P12" port: "WADDR[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$Q12" port: "WADDR[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$R1" port: "WADDR[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[5]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[5]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$2" port: "WADDR[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$12" port: "WADDR[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b12" port: "WADDR[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c12" port: "WADDR[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$d12" port: "WADDR[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$e12" port: "WADDR[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$f12" port: "WADDR[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$g12" port: "WADDR[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$h12" port: "WADDR[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$i12" port: "WADDR[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$j12" port: "WADDR[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$k12" port: "WADDR[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$l12" port: "WADDR[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$m12" port: "WADDR[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$n12" port: "WADDR[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$o12" port: "WADDR[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$p12" port: "WADDR[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$q12" port: "WADDR[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$r12" port: "WADDR[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$s12" port: "WADDR[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$t12" port: "WADDR[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$u12" port: "WADDR[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$v12" port: "WADDR[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$w12" port: "WADDR[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$x12" port: "WADDR[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$y12" port: "WADDR[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$z12" port: "WADDR[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$A12" port: "WADDR[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$B12" port: "WADDR[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$C12" port: "WADDR[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$D12" port: "WADDR[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$E12" port: "WADDR[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$F12" port: "WADDR[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$G12" port: "WADDR[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$H12" port: "WADDR[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$I12" port: "WADDR[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$J12" port: "WADDR[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$K12" port: "WADDR[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$L12" port: "WADDR[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$M12" port: "WADDR[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$N12" port: "WADDR[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$O12" port: "WADDR[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$P12" port: "WADDR[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$Q12" port: "WADDR[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$R1" port: "WADDR[1]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[6]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[6]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$2" port: "WADDR[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$12" port: "WADDR[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b12" port: "WADDR[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c12" port: "WADDR[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$d12" port: "WADDR[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$e12" port: "WADDR[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$f12" port: "WADDR[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$g12" port: "WADDR[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$h12" port: "WADDR[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$i12" port: "WADDR[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$j12" port: "WADDR[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$k12" port: "WADDR[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$l12" port: "WADDR[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$m12" port: "WADDR[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$n12" port: "WADDR[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$o12" port: "WADDR[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$p12" port: "WADDR[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$q12" port: "WADDR[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$r12" port: "WADDR[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$s12" port: "WADDR[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$t12" port: "WADDR[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$u12" port: "WADDR[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$v12" port: "WADDR[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$w12" port: "WADDR[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$x12" port: "WADDR[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$y12" port: "WADDR[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$z12" port: "WADDR[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$A12" port: "WADDR[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$B12" port: "WADDR[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$C12" port: "WADDR[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$D12" port: "WADDR[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$E12" port: "WADDR[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$F12" port: "WADDR[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$G12" port: "WADDR[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$H12" port: "WADDR[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$I12" port: "WADDR[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$J12" port: "WADDR[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$K12" port: "WADDR[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$L12" port: "WADDR[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$M12" port: "WADDR[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$N12" port: "WADDR[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$O12" port: "WADDR[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$P12" port: "WADDR[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$Q12" port: "WADDR[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$R1" port: "WADDR[2]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[7]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[7]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$2" port: "WADDR[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$12" port: "WADDR[3]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b12" port: "WADDR[3]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c12" port: "WADDR[3]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$d12" port: "WADDR[3]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$e12" port: "WADDR[3]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$f12" port: "WADDR[3]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$g12" port: "WADDR[3]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$h12" port: "WADDR[3]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$i12" port: "WADDR[3]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$j12" port: "WADDR[3]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$k12" port: "WADDR[3]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$l12" port: "WADDR[3]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$m12" port: "WADDR[3]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$n12" port: "WADDR[3]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$o12" port: "WADDR[3]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$p12" port: "WADDR[3]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$q12" port: "WADDR[3]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$r12" port: "WADDR[3]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$s12" port: "WADDR[3]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$t12" port: "WADDR[3]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$u12" port: "WADDR[3]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$v12" port: "WADDR[3]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$w12" port: "WADDR[3]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$x12" port: "WADDR[3]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$y12" port: "WADDR[3]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$z12" port: "WADDR[3]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$A12" port: "WADDR[3]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$B12" port: "WADDR[3]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$C12" port: "WADDR[3]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$D12" port: "WADDR[3]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$E12" port: "WADDR[3]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$F12" port: "WADDR[3]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$G12" port: "WADDR[3]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$H12" port: "WADDR[3]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$I12" port: "WADDR[3]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$J12" port: "WADDR[3]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$K12" port: "WADDR[3]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$L12" port: "WADDR[3]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$M12" port: "WADDR[3]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$N12" port: "WADDR[3]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$O12" port: "WADDR[3]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$P12" port: "WADDR[3]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$Q12" port: "WADDR[3]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$R1" port: "WADDR[3]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[8]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[8]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$2" port: "WADDR[3]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$12" port: "WADDR[4]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b12" port: "WADDR[4]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c12" port: "WADDR[4]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$d12" port: "WADDR[4]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$e12" port: "WADDR[4]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$f12" port: "WADDR[4]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$g12" port: "WADDR[4]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$h12" port: "WADDR[4]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$i12" port: "WADDR[4]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$j12" port: "WADDR[4]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$k12" port: "WADDR[4]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$l12" port: "WADDR[4]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$m12" port: "WADDR[4]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$n12" port: "WADDR[4]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$o12" port: "WADDR[4]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$p12" port: "WADDR[4]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$q12" port: "WADDR[4]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$r12" port: "WADDR[4]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$s12" port: "WADDR[4]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$t12" port: "WADDR[4]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$u12" port: "WADDR[4]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$v12" port: "WADDR[4]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$w12" port: "WADDR[4]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$x12" port: "WADDR[4]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$y12" port: "WADDR[4]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$z12" port: "WADDR[4]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$A12" port: "WADDR[4]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$B12" port: "WADDR[4]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$C12" port: "WADDR[4]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$D12" port: "WADDR[4]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$E12" port: "WADDR[4]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$F12" port: "WADDR[4]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$G12" port: "WADDR[4]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$H12" port: "WADDR[4]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$I12" port: "WADDR[4]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$J12" port: "WADDR[4]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$K12" port: "WADDR[4]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$L12" port: "WADDR[4]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$M12" port: "WADDR[4]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$N12" port: "WADDR[4]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$O12" port: "WADDR[4]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$P12" port: "WADDR[4]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$Q12" port: "WADDR[4]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$R1" port: "WADDR[4]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[9]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[9]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$2" port: "WADDR[4]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$12" port: "WADDR[5]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b12" port: "WADDR[5]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c12" port: "WADDR[5]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$d12" port: "WADDR[5]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$e12" port: "WADDR[5]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$f12" port: "WADDR[5]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$g12" port: "WADDR[5]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$h12" port: "WADDR[5]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$i12" port: "WADDR[5]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$j12" port: "WADDR[5]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$k12" port: "WADDR[5]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$l12" port: "WADDR[5]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$m12" port: "WADDR[5]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$n12" port: "WADDR[5]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$o12" port: "WADDR[5]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$p12" port: "WADDR[5]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$q12" port: "WADDR[5]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$r12" port: "WADDR[5]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$s12" port: "WADDR[5]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$t12" port: "WADDR[5]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$u12" port: "WADDR[5]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$v12" port: "WADDR[5]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$w12" port: "WADDR[5]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$x12" port: "WADDR[5]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$y12" port: "WADDR[5]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$z12" port: "WADDR[5]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$A12" port: "WADDR[5]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$B12" port: "WADDR[5]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$C12" port: "WADDR[5]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$D12" port: "WADDR[5]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$E12" port: "WADDR[5]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$F12" port: "WADDR[5]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$G12" port: "WADDR[5]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$H12" port: "WADDR[5]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$I12" port: "WADDR[5]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$J12" port: "WADDR[5]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$K12" port: "WADDR[5]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$L12" port: "WADDR[5]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$M12" port: "WADDR[5]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$N12" port: "WADDR[5]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$O12" port: "WADDR[5]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$P12" port: "WADDR[5]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$Q12" port: "WADDR[5]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$R1" port: "WADDR[5]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[10]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[10]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$2" port: "WADDR[5]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$12" port: "WADDR[6]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b12" port: "WADDR[6]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c12" port: "WADDR[6]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$d12" port: "WADDR[6]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$e12" port: "WADDR[6]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$f12" port: "WADDR[6]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$g12" port: "WADDR[6]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$h12" port: "WADDR[6]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$i12" port: "WADDR[6]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$j12" port: "WADDR[6]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$k12" port: "WADDR[6]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$l12" port: "WADDR[6]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$m12" port: "WADDR[6]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$n12" port: "WADDR[6]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$o12" port: "WADDR[6]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$p12" port: "WADDR[6]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$q12" port: "WADDR[6]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$r12" port: "WADDR[6]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$s12" port: "WADDR[6]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$t12" port: "WADDR[6]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$u12" port: "WADDR[6]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$v12" port: "WADDR[6]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$w12" port: "WADDR[6]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$x12" port: "WADDR[6]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$y12" port: "WADDR[6]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$z12" port: "WADDR[6]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$A12" port: "WADDR[6]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$B12" port: "WADDR[6]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$C12" port: "WADDR[6]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$D12" port: "WADDR[6]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$E12" port: "WADDR[6]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$F12" port: "WADDR[6]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$G12" port: "WADDR[6]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$H12" port: "WADDR[6]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$I12" port: "WADDR[6]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$J12" port: "WADDR[6]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$K12" port: "WADDR[6]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$L12" port: "WADDR[6]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$M12" port: "WADDR[6]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$N12" port: "WADDR[6]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$O12" port: "WADDR[6]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$P12" port: "WADDR[6]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$Q12" port: "WADDR[6]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$R1" port: "WADDR[6]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[11]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[11]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$2" port: "WADDR[6]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$12" port: "WADDR[7]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b12" port: "WADDR[7]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c12" port: "WADDR[7]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$d12" port: "WADDR[7]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$e12" port: "WADDR[7]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$f12" port: "WADDR[7]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$g12" port: "WADDR[7]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$h12" port: "WADDR[7]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$i12" port: "WADDR[7]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$j12" port: "WADDR[7]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$k12" port: "WADDR[7]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$l12" port: "WADDR[7]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$m12" port: "WADDR[7]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$n12" port: "WADDR[7]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$o12" port: "WADDR[7]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$p12" port: "WADDR[7]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$q12" port: "WADDR[7]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$r12" port: "WADDR[7]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$s12" port: "WADDR[7]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$t12" port: "WADDR[7]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$u12" port: "WADDR[7]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$v12" port: "WADDR[7]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$w12" port: "WADDR[7]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$x12" port: "WADDR[7]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$y12" port: "WADDR[7]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$z12" port: "WADDR[7]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$A12" port: "WADDR[7]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$B12" port: "WADDR[7]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$C12" port: "WADDR[7]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$D12" port: "WADDR[7]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$E12" port: "WADDR[7]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$F12" port: "WADDR[7]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$G12" port: "WADDR[7]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$H12" port: "WADDR[7]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$I12" port: "WADDR[7]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$J12" port: "WADDR[7]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$K12" port: "WADDR[7]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$L12" port: "WADDR[7]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$M12" port: "WADDR[7]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$N12" port: "WADDR[7]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$O12" port: "WADDR[7]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$P12" port: "WADDR[7]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$Q12" port: "WADDR[7]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$R1" port: "WADDR[7]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[0]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[0]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6926" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[1]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[1]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6927" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[2]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[2]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6928" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[3]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[3]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6929" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[4]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[4]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6930" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[5]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[5]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6931" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[6]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[6]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6932" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[7]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[7]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6933" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[8]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[8]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6934" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[9]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[9]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6935" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[10]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[10]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6936" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[11]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[11]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6937" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_counter[1]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[1]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6715" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6718" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6812" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_21/i2" port: "I0" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/sub_18/add_2/i2" port: "I0" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_counter[2]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[2]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6714" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__6809" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_21/i3" port: "I0" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_counter[3]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[3]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6701" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6702" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__6720" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6724" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__6808" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_21/i4" port: "I0" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_counter[4]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[4]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6692" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6694" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6700" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6728" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__6811" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_21/i5" port: "I0" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_counter[5]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[5]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6699" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__6724" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6728" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6810" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_21/i6" port: "I0" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_counter[6]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[6]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6691" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6694" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6722" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__6801" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__6802" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_21/i7" port: "I0" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_counter[7]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[7]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6701" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6702" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6725" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6799" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6800" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_21/i8" port: "I0" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_counter[8]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[8]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6703" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__6706" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6799" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6800" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_21/i9" port: "I0" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_counter[9]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[9]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6706" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__6719" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6805" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_21/i10" port: "I0" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_counter[10]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[10]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6697" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__6709" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6710" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__6729" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6804" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_21/i11" port: "I0" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_counter[11]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[11]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6689" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6719" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6806" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_21/i12" port: "I0" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/counter[12]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/counter[12]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6689" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6730" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_21/i13" port: "I0" }
 }
net {
	name: "edb_top_inst/la0/internal_register_select[1]"
	terminal	{ cell: "edb_top_inst/la0/internal_register_select[1]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5842" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/internal_register_select[2]"
	terminal	{ cell: "edb_top_inst/la0/internal_register_select[2]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5840" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/internal_register_select[3]"
	terminal	{ cell: "edb_top_inst/la0/internal_register_select[3]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5839" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5985" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5988" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5991" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6014" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6023" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6034" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6041" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6044" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6047" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6057" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6059" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6063" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6066" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6074" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6077" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6083" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6093" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6095" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6098" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6102" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6108" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6113" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6117" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6122" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6125" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6134" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6137" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6146" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6165" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/internal_register_select[4]"
	terminal	{ cell: "edb_top_inst/la0/internal_register_select[4]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5840" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/internal_register_select[5]"
	terminal	{ cell: "edb_top_inst/la0/internal_register_select[5]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5842" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/internal_register_select[6]"
	terminal	{ cell: "edb_top_inst/la0/internal_register_select[6]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5840" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/internal_register_select[7]"
	terminal	{ cell: "edb_top_inst/la0/internal_register_select[7]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5842" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/internal_register_select[8]"
	terminal	{ cell: "edb_top_inst/la0/internal_register_select[8]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5842" port: "in[3]" }
 }
net {
	name: "edb_top_inst/la0/internal_register_select[9]"
	terminal	{ cell: "edb_top_inst/la0/internal_register_select[9]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5840" port: "in[3]" }
 }
net {
	name: "edb_top_inst/la0/internal_register_select[10]"
	terminal	{ cell: "edb_top_inst/la0/internal_register_select[10]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5841" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/internal_register_select[11]"
	terminal	{ cell: "edb_top_inst/la0/internal_register_select[11]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5841" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/internal_register_select[12]"
	terminal	{ cell: "edb_top_inst/la0/internal_register_select[12]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5841" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/la_trig_pos[1]"
	terminal	{ cell: "edb_top_inst/la0/la_trig_pos[1]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6062" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6737" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6757" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6807" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6812" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/la_trig_pos[2]"
	terminal	{ cell: "edb_top_inst/la0/la_trig_pos[2]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6065" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6736" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__6757" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6809" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/la_trig_pos[3]"
	terminal	{ cell: "edb_top_inst/la0/la_trig_pos[3]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6068" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6752" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6757" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__6808" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/la_trig_pos[4]"
	terminal	{ cell: "edb_top_inst/la0/la_trig_pos[4]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6071" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6735" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6758" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6811" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/la_trig_pos[5]"
	terminal	{ cell: "edb_top_inst/la0/la_trig_pos[5]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6074" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6734" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6758" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6810" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/la_trig_pos[6]"
	terminal	{ cell: "edb_top_inst/la0/la_trig_pos[6]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6077" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6738" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__6759" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6801" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6802" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/la_trig_pos[7]"
	terminal	{ cell: "edb_top_inst/la0/la_trig_pos[7]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6081" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6748" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6759" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6794" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6799" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6800" port: "in[3]" }
 }
net {
	name: "edb_top_inst/la0/la_trig_pos[8]"
	terminal	{ cell: "edb_top_inst/la0/la_trig_pos[8]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6083" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6751" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__6759" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6799" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__6800" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/la_trig_pos[9]"
	terminal	{ cell: "edb_top_inst/la0/la_trig_pos[9]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6087" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6752" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6760" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6805" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/la_trig_pos[10]"
	terminal	{ cell: "edb_top_inst/la0/la_trig_pos[10]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6089" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6745" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6760" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6804" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/la_trig_pos[11]"
	terminal	{ cell: "edb_top_inst/la0/la_trig_pos[11]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6092" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6746" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6747" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6793" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__6806" port: "in[3]" }
 }
net {
	name: "edb_top_inst/la0/la_trig_pos[12]"
	terminal	{ cell: "edb_top_inst/la0/la_trig_pos[12]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6095" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6747" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6749" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6793" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6806" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_trig_pos[13]"
	terminal	{ cell: "edb_top_inst/la0/la_trig_pos[13]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6098" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6740" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__6756" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_trig_pos[14]"
	terminal	{ cell: "edb_top_inst/la0/la_trig_pos[14]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6101" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6741" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6756" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/la_trig_pos[15]"
	terminal	{ cell: "edb_top_inst/la0/la_trig_pos[15]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6105" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6750" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6756" port: "in[2]" }
 }
net {
	name: "edb_top_inst/la0/la_trig_pos[16]"
	terminal	{ cell: "edb_top_inst/la0/la_trig_pos[16]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__6107" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6743" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6745" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6756" port: "in[3]" }
 }
net {
	name: "edb_top_inst/debug_hub_inst/module_id_reg[0]"
	terminal	{ cell: "edb_top_inst/debug_hub_inst/module_id_reg[0]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5778" port: "in[3]" }
 }
net {
	name: "edb_top_inst/debug_hub_inst/module_id_reg[1]"
	terminal	{ cell: "edb_top_inst/debug_hub_inst/module_id_reg[1]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5778" port: "in[0]" }
 }
net {
	name: "edb_top_inst/debug_hub_inst/module_id_reg[2]"
	terminal	{ cell: "edb_top_inst/debug_hub_inst/module_id_reg[2]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5778" port: "in[1]" }
 }
net {
	name: "edb_top_inst/debug_hub_inst/module_id_reg[3]"
	terminal	{ cell: "edb_top_inst/debug_hub_inst/module_id_reg[3]~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__5778" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n114"
	terminal	{ cell: "edb_top_inst/la0/add_91/i1" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/add_91/i2" port: "CI" }
 }
net {
	name: "edb_top_inst/n116"
	terminal	{ cell: "edb_top_inst/la0/add_100/i2" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/add_100/i3" port: "CI" }
 }
net {
	name: "edb_top_inst/n120"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_9/i2" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_9/i3" port: "CI" }
 }
net {
	name: "edb_top_inst/n1030"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_10/i2" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_10/i3" port: "CI" }
 }
net {
	name: "edb_top_inst/n1032"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_12/i2" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_12/i3" port: "CI" }
 }
net {
	name: "edb_top_inst/n1033"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_21/i2" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_21/i3" port: "CI" }
 }
net {
	name: "edb_top_inst/n1034"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_46/i2" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_46/i3" port: "CI" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_dout[0]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$2" port: "RDATA[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6829" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i20_pre"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i20_2" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__7038" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i30_pre"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i30_2" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__7046" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i34_pre"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i34_2" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__7050" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i50_pre"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i50_2" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__7060" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i60_pre"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i60_2" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__7070" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i70_pre"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i70_2" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__7080" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i80_pre"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i80_2" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__7090" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i87_pre"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i87_2" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__7097" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i9_pre"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i9_2" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__7027" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i1_pre"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i1_2" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__7019" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i11_pre"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i11_2" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__7029" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i12_pre"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i12_2" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__7030" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i13_pre"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i13_2" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__7031" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i14_pre"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i14_2" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__7032" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i15_pre"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i15_2" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__7033" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i16_pre"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i16_2" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__7034" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i17_pre"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i17_2" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__7035" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i18_pre"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i18_2" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__7036" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i19_pre"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i19_2" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__7037" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i2_pre"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i2_2" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__7020" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i21_pre"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i21_2" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__7039" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i22_pre"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i22_2" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__7040" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i23_pre"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i23_2" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__7041" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i24_pre"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i24_2" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__7042" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i27_pre"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i27_2" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__7043" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i28_pre"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i28_2" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__7044" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i29_pre"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i29_2" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__7045" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i3_pre"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i3_2" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__7021" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i31_pre"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i31_2" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__7047" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i32_pre"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i32_2" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__7048" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i33_pre"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i33_2" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__7049" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i4_pre"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i4_2" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__7022" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i41_pre"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i41_2" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__7051" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i42_pre"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i42_2" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__7052" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i43_pre"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i43_2" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__7053" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i44_pre"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i44_2" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__7054" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i45_pre"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i45_2" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__7055" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i46_pre"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i46_2" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__7056" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i47_pre"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i47_2" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__7057" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i48_pre"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i48_2" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__7058" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i49_pre"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i49_2" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__7059" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i5_pre"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i5_2" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__7023" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i51_pre"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i51_2" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__7061" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i52_pre"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i52_2" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__7062" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i53_pre"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i53_2" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__7063" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i54_pre"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i54_2" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__7064" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i55_pre"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i55_2" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__7065" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i56_pre"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i56_2" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__7066" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i57_pre"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i57_2" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__7067" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i58_pre"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i58_2" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__7068" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i59_pre"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i59_2" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__7069" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i6_pre"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i6_2" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__7024" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i61_pre"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i61_2" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__7071" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i62_pre"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i62_2" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__7072" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i63_pre"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i63_2" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__7073" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i64_pre"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i64_2" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__7074" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i65_pre"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i65_2" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__7075" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i66_pre"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i66_2" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__7076" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i67_pre"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i67_2" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__7077" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i68_pre"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i68_2" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__7078" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i69_pre"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i69_2" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__7079" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i7_pre"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i7_2" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__7025" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i71_pre"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i71_2" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__7081" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i72_pre"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i72_2" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__7082" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i73_pre"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i73_2" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__7083" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i74_pre"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i74_2" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__7084" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i75_pre"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i75_2" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__7085" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i76_pre"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i76_2" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__7086" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i77_pre"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i77_2" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__7087" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i78_pre"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i78_2" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__7088" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i79_pre"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i79_2" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__7089" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i8_pre"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i8_2" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__7026" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i81_pre"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i81_2" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__7091" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i82_pre"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i82_2" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__7092" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i83_pre"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i83_2" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__7093" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i84_pre"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i84_2" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__7094" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i85_pre"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i85_2" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__7095" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i86_pre"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i86_2" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__7096" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i10_pre"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i10_2" port: "Q" }
	terminal	{ cell: "edb_top_inst/LUT__7028" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_dout[1]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$12" port: "RDATA[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6854" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_dout[2]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$12" port: "RDATA[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6855" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_dout[3]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b12" port: "RDATA[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6856" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_dout[4]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b12" port: "RDATA[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6857" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_dout[5]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c12" port: "RDATA[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6858" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_dout[6]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c12" port: "RDATA[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6859" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_dout[7]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$d12" port: "RDATA[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6860" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_dout[8]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$d12" port: "RDATA[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6861" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_dout[9]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$e12" port: "RDATA[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6862" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_dout[10]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$e12" port: "RDATA[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6863" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_dout[11]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$f12" port: "RDATA[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6864" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_dout[12]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$f12" port: "RDATA[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6865" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_dout[13]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$g12" port: "RDATA[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6866" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_dout[14]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$g12" port: "RDATA[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6867" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_dout[15]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$h12" port: "RDATA[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6868" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_dout[16]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$h12" port: "RDATA[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6869" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_dout[17]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$i12" port: "RDATA[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6870" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_dout[18]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$i12" port: "RDATA[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6871" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_dout[19]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$j12" port: "RDATA[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6872" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_dout[20]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$j12" port: "RDATA[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6873" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_dout[21]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$k12" port: "RDATA[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6874" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_dout[22]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$k12" port: "RDATA[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6875" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_dout[23]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$l12" port: "RDATA[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6876" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_dout[24]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$l12" port: "RDATA[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6877" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_dout[25]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$m12" port: "RDATA[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6878" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_dout[26]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$m12" port: "RDATA[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6879" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_dout[27]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$n12" port: "RDATA[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6880" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_dout[28]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$n12" port: "RDATA[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6881" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_dout[29]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$o12" port: "RDATA[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6882" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_dout[30]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$o12" port: "RDATA[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6883" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_dout[31]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$p12" port: "RDATA[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6884" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_dout[32]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$p12" port: "RDATA[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6885" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_dout[33]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$q12" port: "RDATA[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6886" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_dout[34]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$q12" port: "RDATA[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6887" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_dout[35]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$r12" port: "RDATA[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6888" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_dout[36]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$r12" port: "RDATA[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6889" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_dout[37]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$s12" port: "RDATA[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6890" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_dout[38]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$s12" port: "RDATA[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6891" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_dout[39]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$t12" port: "RDATA[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6892" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_dout[40]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$t12" port: "RDATA[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6893" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_dout[41]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$u12" port: "RDATA[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6894" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_dout[42]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$u12" port: "RDATA[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6895" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_dout[43]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$v12" port: "RDATA[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6896" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_dout[44]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$v12" port: "RDATA[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6897" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_dout[45]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$w12" port: "RDATA[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6898" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_dout[46]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$w12" port: "RDATA[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6899" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_dout[47]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$x12" port: "RDATA[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6900" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_dout[48]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$x12" port: "RDATA[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6901" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_dout[49]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$y12" port: "RDATA[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6902" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_dout[50]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$y12" port: "RDATA[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6903" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_dout[51]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$z12" port: "RDATA[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6904" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_dout[52]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$z12" port: "RDATA[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6905" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_dout[53]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$A12" port: "RDATA[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6906" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_dout[54]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$A12" port: "RDATA[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6907" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_dout[55]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$B12" port: "RDATA[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6908" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_dout[56]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$B12" port: "RDATA[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6909" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_dout[57]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$C12" port: "RDATA[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6910" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_dout[58]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$C12" port: "RDATA[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6911" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_dout[59]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$D12" port: "RDATA[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6912" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_dout[60]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$D12" port: "RDATA[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6913" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_dout[61]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$E12" port: "RDATA[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6914" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_dout[62]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$E12" port: "RDATA[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6915" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_dout[63]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$F12" port: "RDATA[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6916" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_dout[64]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$F12" port: "RDATA[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6829" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_dout[65]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$G12" port: "RDATA[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6854" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_dout[66]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$G12" port: "RDATA[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6855" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_dout[67]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$H12" port: "RDATA[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6856" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_dout[68]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$H12" port: "RDATA[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6857" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_dout[69]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$I12" port: "RDATA[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6858" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_dout[70]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$I12" port: "RDATA[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6859" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_dout[71]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$J12" port: "RDATA[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6860" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_dout[72]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$J12" port: "RDATA[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6861" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_dout[73]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$K12" port: "RDATA[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6862" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_dout[74]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$K12" port: "RDATA[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6863" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_dout[75]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$L12" port: "RDATA[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6864" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_dout[76]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$L12" port: "RDATA[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6865" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_dout[77]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$M12" port: "RDATA[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6866" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_dout[78]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$M12" port: "RDATA[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6867" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_dout[79]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$N12" port: "RDATA[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6868" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_dout[80]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$N12" port: "RDATA[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6869" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_dout[81]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$O12" port: "RDATA[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6870" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_dout[82]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$O12" port: "RDATA[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6871" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_dout[83]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$P12" port: "RDATA[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6872" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_dout[84]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$P12" port: "RDATA[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6873" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_dout[85]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$Q12" port: "RDATA[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6874" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_dout[86]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$Q12" port: "RDATA[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6875" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_dout[87]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$R1" port: "RDATA[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6876" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_dout[88]"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$R1" port: "RDATA[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6877" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n4074"
	terminal	{ cell: "edb_top_inst/LUT__5728" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5730" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n4075"
	terminal	{ cell: "edb_top_inst/LUT__5729" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5730" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n4076"
	terminal	{ cell: "edb_top_inst/LUT__5730" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5746" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n4077"
	terminal	{ cell: "edb_top_inst/LUT__5731" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5735" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n4078"
	terminal	{ cell: "edb_top_inst/LUT__5732" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5735" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n4079"
	terminal	{ cell: "edb_top_inst/LUT__5733" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5735" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n4080"
	terminal	{ cell: "edb_top_inst/LUT__5734" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5735" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n4081"
	terminal	{ cell: "edb_top_inst/LUT__5735" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5746" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n4082"
	terminal	{ cell: "edb_top_inst/LUT__5736" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5740" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n4083"
	terminal	{ cell: "edb_top_inst/LUT__5737" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5740" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n4084"
	terminal	{ cell: "edb_top_inst/LUT__5738" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5740" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n4085"
	terminal	{ cell: "edb_top_inst/LUT__5739" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5740" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n4086"
	terminal	{ cell: "edb_top_inst/LUT__5740" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5746" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n4087"
	terminal	{ cell: "edb_top_inst/LUT__5741" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5745" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n4088"
	terminal	{ cell: "edb_top_inst/LUT__5742" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5745" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n4089"
	terminal	{ cell: "edb_top_inst/LUT__5743" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5745" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n4090"
	terminal	{ cell: "edb_top_inst/LUT__5744" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5745" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n4091"
	terminal	{ cell: "edb_top_inst/LUT__5745" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5746" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n4092"
	terminal	{ cell: "edb_top_inst/LUT__5746" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5752" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n4093"
	terminal	{ cell: "edb_top_inst/LUT__5747" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5748" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n4094"
	terminal	{ cell: "edb_top_inst/LUT__5748" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5749" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5776" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n4095"
	terminal	{ cell: "edb_top_inst/LUT__5749" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5751" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n4096"
	terminal	{ cell: "edb_top_inst/LUT__5750" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5751" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5816" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6168" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6171" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6173" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6178" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n4097"
	terminal	{ cell: "edb_top_inst/LUT__5751" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5752" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5753" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n4098"
	terminal	{ cell: "edb_top_inst/LUT__5752" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5779" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n4099"
	terminal	{ cell: "edb_top_inst/LUT__5753" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5779" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n4100"
	terminal	{ cell: "edb_top_inst/LUT__5754" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5767" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5775" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5777" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5821" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5826" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6178" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n4050"
	terminal	{ cell: "edb_top_inst/LUT__5755" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5757" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/la0/add_91/i3" port: "I1" }
 }
net {
	name: "edb_top_inst/n4047"
	terminal	{ cell: "edb_top_inst/LUT__5756" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5757" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/la0/add_91/i4" port: "I1" }
 }
net {
	name: "edb_top_inst/n4101"
	terminal	{ cell: "edb_top_inst/LUT__5757" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5762" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n4102"
	terminal	{ cell: "edb_top_inst/LUT__5758" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5759" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5761" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n4103"
	terminal	{ cell: "edb_top_inst/LUT__5759" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5762" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n1677"
	terminal	{ cell: "edb_top_inst/LUT__5760" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5761" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/la0/add_91/i1" port: "I1" }
 }
net {
	name: "edb_top_inst/n4104"
	terminal	{ cell: "edb_top_inst/LUT__5761" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5762" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n4105"
	terminal	{ cell: "edb_top_inst/LUT__5762" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5765" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5818" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5830" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5831" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5845" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5848" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6003" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6172" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n4106"
	terminal	{ cell: "edb_top_inst/LUT__5763" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5765" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5825" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5836" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5837" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5844" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6173" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n4107"
	terminal	{ cell: "edb_top_inst/LUT__5764" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5765" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n4108"
	terminal	{ cell: "edb_top_inst/LUT__5765" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5775" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5822" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n4109"
	terminal	{ cell: "edb_top_inst/LUT__5766" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5774" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5808" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5818" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5821" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5844" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5851" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6174" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n4110"
	terminal	{ cell: "edb_top_inst/LUT__5767" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5774" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5852" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6171" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6174" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n4111"
	terminal	{ cell: "edb_top_inst/LUT__5768" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5771" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5962" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5963" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5969" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n4112"
	terminal	{ cell: "edb_top_inst/LUT__5769" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5771" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5812" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5969" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n4113"
	terminal	{ cell: "edb_top_inst/LUT__5770" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5771" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5812" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n4114"
	terminal	{ cell: "edb_top_inst/LUT__5771" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5773" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5977" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5978" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5980" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n4115"
	terminal	{ cell: "edb_top_inst/LUT__5772" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5773" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5812" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5980" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n4116"
	terminal	{ cell: "edb_top_inst/LUT__5773" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5774" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5776" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5816" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5829" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5830" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5831" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6168" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6169" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6172" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__6174" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n4117"
	terminal	{ cell: "edb_top_inst/LUT__5774" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5775" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n4118"
	terminal	{ cell: "edb_top_inst/LUT__5776" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5777" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5852" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n4119"
	terminal	{ cell: "edb_top_inst/LUT__5777" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5779" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n4120"
	terminal	{ cell: "edb_top_inst/LUT__5778" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5779" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5784" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5809" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5824" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5828" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5850" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n4121"
	terminal	{ cell: "edb_top_inst/LUT__5781" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5784" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5809" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n4122"
	terminal	{ cell: "edb_top_inst/LUT__5782" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5784" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5806" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5827" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5847" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5904" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5905" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5906" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5907" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5908" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5909" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5910" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5911" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5912" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5913" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5914" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5915" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5916" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5917" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5919" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5921" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5923" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5925" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5927" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5929" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5931" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5933" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5935" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5937" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5939" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5941" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5957" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5959" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5961" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5962" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5964" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5966" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5968" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5970" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5972" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5974" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5976" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5977" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5979" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5981" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5983" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n4123"
	terminal	{ cell: "edb_top_inst/LUT__5783" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5784" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n4124"
	terminal	{ cell: "edb_top_inst/LUT__5785" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5786" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n4125"
	terminal	{ cell: "edb_top_inst/LUT__5786" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5787" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5800" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n4126"
	terminal	{ cell: "edb_top_inst/LUT__5787" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5788" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5796" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5798" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5857" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n4127"
	terminal	{ cell: "edb_top_inst/LUT__5788" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5792" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5855" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5860" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5865" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5868" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5876" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5877" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5882" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5886" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5896" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5900" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n4128"
	terminal	{ cell: "edb_top_inst/LUT__5789" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5791" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5854" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5861" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5862" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5863" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5866" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n4129"
	terminal	{ cell: "edb_top_inst/LUT__5790" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5791" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5869" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5876" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5881" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5895" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n4130"
	terminal	{ cell: "edb_top_inst/LUT__5791" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5792" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5797" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5798" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5800" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n4131"
	terminal	{ cell: "edb_top_inst/LUT__5796" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5797" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5856" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5862" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5871" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5883" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5887" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5890" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5892" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5897" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5901" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n4132"
	terminal	{ cell: "edb_top_inst/LUT__5799" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5800" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n4133"
	terminal	{ cell: "edb_top_inst/LUT__5801" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5805" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n4134"
	terminal	{ cell: "edb_top_inst/LUT__5802" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5805" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n4135"
	terminal	{ cell: "edb_top_inst/LUT__5803" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5805" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n4136"
	terminal	{ cell: "edb_top_inst/LUT__5804" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5805" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n4137"
	terminal	{ cell: "edb_top_inst/LUT__5805" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5806" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5904" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5905" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5906" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5907" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5918" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5920" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5922" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5924" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5926" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5928" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5930" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5932" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5934" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5936" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5938" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5940" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n4138"
	terminal	{ cell: "edb_top_inst/LUT__5807" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5808" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n4139"
	terminal	{ cell: "edb_top_inst/LUT__5808" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5809" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n4140"
	terminal	{ cell: "edb_top_inst/LUT__5809" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5810" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5822" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n4141"
	terminal	{ cell: "edb_top_inst/LUT__5811" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5812" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n4142"
	terminal	{ cell: "edb_top_inst/LUT__5812" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5816" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5817" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n4143"
	terminal	{ cell: "edb_top_inst/LUT__5813" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5815" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n4144"
	terminal	{ cell: "edb_top_inst/LUT__5814" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5815" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6172" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n4145"
	terminal	{ cell: "edb_top_inst/LUT__5815" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5816" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5821" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5845" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5848" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5851" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__6003" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6004" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6174" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n4146"
	terminal	{ cell: "edb_top_inst/LUT__5816" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5819" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n4147"
	terminal	{ cell: "edb_top_inst/LUT__5817" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5818" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n4148"
	terminal	{ cell: "edb_top_inst/LUT__5818" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5819" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n4149"
	terminal	{ cell: "edb_top_inst/LUT__5819" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5820" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6827" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n4150"
	terminal	{ cell: "edb_top_inst/LUT__5821" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5822" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n4151"
	terminal	{ cell: "edb_top_inst/LUT__5822" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5823" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5826" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5837" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5952" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5953" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5954" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5955" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5956" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n4152"
	terminal	{ cell: "edb_top_inst/LUT__5824" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5825" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5831" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n4153"
	terminal	{ cell: "edb_top_inst/LUT__5825" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5826" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6178" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__6184" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n4154"
	terminal	{ cell: "edb_top_inst/LUT__5828" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5829" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5835" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5847" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6168" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n4155"
	terminal	{ cell: "edb_top_inst/LUT__5829" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5832" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n4156"
	terminal	{ cell: "edb_top_inst/LUT__5830" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5832" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n4157"
	terminal	{ cell: "edb_top_inst/LUT__5831" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5832" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n4158"
	terminal	{ cell: "edb_top_inst/LUT__5832" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5836" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n4159"
	terminal	{ cell: "edb_top_inst/LUT__5833" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5835" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6169" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n4160"
	terminal	{ cell: "edb_top_inst/LUT__5834" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5835" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n4161"
	terminal	{ cell: "edb_top_inst/LUT__5835" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5836" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n4162"
	terminal	{ cell: "edb_top_inst/LUT__5836" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5837" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5852" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n4163"
	terminal	{ cell: "edb_top_inst/LUT__5838" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5839" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n4164"
	terminal	{ cell: "edb_top_inst/LUT__5839" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5846" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n4165"
	terminal	{ cell: "edb_top_inst/LUT__5840" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5843" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n4166"
	terminal	{ cell: "edb_top_inst/LUT__5841" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5843" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n4167"
	terminal	{ cell: "edb_top_inst/LUT__5842" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5843" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n4168"
	terminal	{ cell: "edb_top_inst/LUT__5843" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5846" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5986" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5988" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5991" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6001" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6015" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6024" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6032" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6041" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__6044" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__6060" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6075" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6078" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6084" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6096" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6099" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6114" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6122" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6125" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__6134" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6137" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__6146" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__6166" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n4169"
	terminal	{ cell: "edb_top_inst/LUT__5844" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5845" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5848" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6003" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6004" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n4170"
	terminal	{ cell: "edb_top_inst/LUT__5845" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5846" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5987" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5993" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5996" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5999" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6009" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6016" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6025" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6032" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6037" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6039" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__6043" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6046" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6048" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6051" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6061" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6069" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6072" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6076" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6079" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6085" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6090" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6097" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6100" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6111" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6115" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6123" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6127" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6128" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6130" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__6132" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__6135" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6139" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6140" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6142" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6144" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6148" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6149" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__6151" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6153" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6155" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__6157" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__6159" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6161" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__6163" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6166" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n4171"
	terminal	{ cell: "edb_top_inst/LUT__5846" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5849" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n4172"
	terminal	{ cell: "edb_top_inst/LUT__5847" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5848" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5986" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__6001" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6015" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__6024" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__6042" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6045" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6060" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__6075" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__6078" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__6084" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__6096" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__6099" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__6114" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__6122" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__6126" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6134" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__6138" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6147" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6165" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n4173"
	terminal	{ cell: "edb_top_inst/LUT__5848" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5849" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5994" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5997" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6000" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6005" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6007" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6010" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6013" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6019" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6022" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6028" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6031" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6035" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6038" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6040" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6049" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6052" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6055" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6058" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6064" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6067" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6070" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6073" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6082" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6088" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6091" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6094" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6103" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6106" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6109" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6112" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6118" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6121" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6123" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__6128" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__6131" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6133" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6135" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__6140" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__6142" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__6144" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__6150" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6151" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__6153" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__6156" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6158" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6159" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__6162" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6163" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n4174"
	terminal	{ cell: "edb_top_inst/LUT__5850" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5851" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n4175"
	terminal	{ cell: "edb_top_inst/LUT__5853" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5854" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5870" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5871" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5872" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5877" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5885" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5899" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n4176"
	terminal	{ cell: "edb_top_inst/LUT__5854" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5855" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5856" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5858" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n4177"
	terminal	{ cell: "edb_top_inst/LUT__5857" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5858" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5863" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5872" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5884" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5888" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5891" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5893" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5898" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5902" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n4178"
	terminal	{ cell: "edb_top_inst/LUT__5859" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5860" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5862" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5863" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5890" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5891" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n4179"
	terminal	{ cell: "edb_top_inst/LUT__5860" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5861" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5873" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5878" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5889" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5903" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n4180"
	terminal	{ cell: "edb_top_inst/LUT__5864" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5865" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5874" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5892" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5893" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n4181"
	terminal	{ cell: "edb_top_inst/LUT__5865" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5866" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5879" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6551" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n4182"
	terminal	{ cell: "edb_top_inst/LUT__5867" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5868" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5871" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5872" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5873" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n4183"
	terminal	{ cell: "edb_top_inst/LUT__5868" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5869" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5870" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5874" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n4184"
	terminal	{ cell: "edb_top_inst/LUT__5875" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5876" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5877" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5878" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5879" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n4185"
	terminal	{ cell: "edb_top_inst/LUT__5880" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5881" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5885" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5889" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5890" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5891" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5892" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5893" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6551" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n4186"
	terminal	{ cell: "edb_top_inst/LUT__5881" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5882" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5883" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5884" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n4187"
	terminal	{ cell: "edb_top_inst/LUT__5885" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5886" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5887" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5888" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n4188"
	terminal	{ cell: "edb_top_inst/LUT__5894" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5895" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5899" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5903" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n4189"
	terminal	{ cell: "edb_top_inst/LUT__5895" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5896" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5897" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5898" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n4190"
	terminal	{ cell: "edb_top_inst/LUT__5899" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5900" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5901" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5902" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n4191"
	terminal	{ cell: "edb_top_inst/LUT__5918" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5919" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n4192"
	terminal	{ cell: "edb_top_inst/LUT__5920" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5921" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n4193"
	terminal	{ cell: "edb_top_inst/LUT__5922" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5923" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n4194"
	terminal	{ cell: "edb_top_inst/LUT__5924" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5925" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n4195"
	terminal	{ cell: "edb_top_inst/LUT__5926" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5927" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n4196"
	terminal	{ cell: "edb_top_inst/LUT__5928" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5929" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n4197"
	terminal	{ cell: "edb_top_inst/LUT__5930" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5931" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n4198"
	terminal	{ cell: "edb_top_inst/LUT__5932" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5933" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n4199"
	terminal	{ cell: "edb_top_inst/LUT__5934" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5935" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n4200"
	terminal	{ cell: "edb_top_inst/LUT__5936" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5937" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n4201"
	terminal	{ cell: "edb_top_inst/LUT__5938" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5939" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n4202"
	terminal	{ cell: "edb_top_inst/LUT__5940" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5941" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n4208"
	terminal	{ cell: "edb_top_inst/LUT__5958" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5959" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5960" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n4209"
	terminal	{ cell: "edb_top_inst/LUT__5960" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5961" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n4210"
	terminal	{ cell: "edb_top_inst/LUT__5963" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5964" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5965" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n4211"
	terminal	{ cell: "edb_top_inst/LUT__5965" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5966" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5967" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n4212"
	terminal	{ cell: "edb_top_inst/LUT__5967" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5968" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n4213"
	terminal	{ cell: "edb_top_inst/LUT__5969" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5970" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5971" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n4214"
	terminal	{ cell: "edb_top_inst/LUT__5971" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5972" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5973" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n4215"
	terminal	{ cell: "edb_top_inst/LUT__5973" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5974" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5975" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n4216"
	terminal	{ cell: "edb_top_inst/LUT__5975" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5976" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n4217"
	terminal	{ cell: "edb_top_inst/LUT__5978" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5979" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n4218"
	terminal	{ cell: "edb_top_inst/LUT__5980" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5981" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5982" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n4219"
	terminal	{ cell: "edb_top_inst/LUT__5982" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5983" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n4220"
	terminal	{ cell: "edb_top_inst/LUT__5984" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5985" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n4221"
	terminal	{ cell: "edb_top_inst/LUT__5985" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5986" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n4222"
	terminal	{ cell: "edb_top_inst/LUT__5986" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5987" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n4223"
	terminal	{ cell: "edb_top_inst/LUT__5988" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5992" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5995" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5998" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__6002" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6003" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__6008" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__6036" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__6039" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6050" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6068" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__6071" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__6089" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__6110" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6130" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6132" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6149" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6155" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6157" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6161" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n4224"
	terminal	{ cell: "edb_top_inst/LUT__5989" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5990" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6847" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6919" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6922" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n4225"
	terminal	{ cell: "edb_top_inst/LUT__5990" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5992" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6925" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6926" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6927" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6928" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6929" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6930" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6931" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6932" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6933" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6934" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6935" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6936" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6937" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n4226"
	terminal	{ cell: "edb_top_inst/LUT__5991" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5992" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5995" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5998" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6004" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6008" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6036" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6050" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__6068" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6071" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6089" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6110" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n4227"
	terminal	{ cell: "edb_top_inst/LUT__5992" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5993" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n4228"
	terminal	{ cell: "edb_top_inst/LUT__5993" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5994" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n4229"
	terminal	{ cell: "edb_top_inst/LUT__5995" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5996" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n4230"
	terminal	{ cell: "edb_top_inst/LUT__5996" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5997" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n4231"
	terminal	{ cell: "edb_top_inst/LUT__5998" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5999" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n4232"
	terminal	{ cell: "edb_top_inst/LUT__5999" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6000" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n4233"
	terminal	{ cell: "edb_top_inst/LUT__6001" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6002" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6011" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6017" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6020" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6026" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6029" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6053" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6080" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6086" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6104" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6119" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n4234"
	terminal	{ cell: "edb_top_inst/LUT__6002" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6007" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n4235"
	terminal	{ cell: "edb_top_inst/LUT__6003" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6006" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6011" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6012" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6017" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6018" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6020" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6021" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6026" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6027" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6029" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6030" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6033" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__6053" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6054" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6056" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__6062" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__6065" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__6080" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6081" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6086" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6087" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6092" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__6101" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__6104" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6105" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6107" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__6116" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__6119" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6120" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6124" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6129" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6136" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6141" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6143" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6145" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6152" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6154" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6160" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6164" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n4236"
	terminal	{ cell: "edb_top_inst/LUT__6004" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6005" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6033" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6056" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6062" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6065" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6092" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6101" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6107" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6116" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n4237"
	terminal	{ cell: "edb_top_inst/LUT__6005" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6006" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__6012" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__6018" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__6021" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__6027" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__6030" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__6054" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__6081" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__6087" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__6105" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__6120" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n4238"
	terminal	{ cell: "edb_top_inst/LUT__6006" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6007" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n4239"
	terminal	{ cell: "edb_top_inst/LUT__6008" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6009" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n4240"
	terminal	{ cell: "edb_top_inst/LUT__6009" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6010" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n4241"
	terminal	{ cell: "edb_top_inst/LUT__6011" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6013" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n4242"
	terminal	{ cell: "edb_top_inst/LUT__6012" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6013" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n4243"
	terminal	{ cell: "edb_top_inst/LUT__6014" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6015" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n4244"
	terminal	{ cell: "edb_top_inst/LUT__6015" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6016" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n4245"
	terminal	{ cell: "edb_top_inst/LUT__6017" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6019" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n4246"
	terminal	{ cell: "edb_top_inst/LUT__6018" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6019" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n4247"
	terminal	{ cell: "edb_top_inst/LUT__6020" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6022" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n4248"
	terminal	{ cell: "edb_top_inst/LUT__6021" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6022" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n4249"
	terminal	{ cell: "edb_top_inst/LUT__6023" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6024" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n4250"
	terminal	{ cell: "edb_top_inst/LUT__6024" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6025" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n4251"
	terminal	{ cell: "edb_top_inst/LUT__6026" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6028" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n4252"
	terminal	{ cell: "edb_top_inst/LUT__6027" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6028" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n4253"
	terminal	{ cell: "edb_top_inst/LUT__6029" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6031" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n4254"
	terminal	{ cell: "edb_top_inst/LUT__6030" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6031" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n4255"
	terminal	{ cell: "edb_top_inst/LUT__6032" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6034" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6048" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6057" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6063" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6066" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6093" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6102" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6108" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6117" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n4256"
	terminal	{ cell: "edb_top_inst/LUT__6033" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6034" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n4257"
	terminal	{ cell: "edb_top_inst/LUT__6034" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6035" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n4258"
	terminal	{ cell: "edb_top_inst/LUT__6036" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6037" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n4259"
	terminal	{ cell: "edb_top_inst/LUT__6037" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6038" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n4260"
	terminal	{ cell: "edb_top_inst/LUT__6039" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6040" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n4261"
	terminal	{ cell: "edb_top_inst/LUT__6041" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6042" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n4262"
	terminal	{ cell: "edb_top_inst/LUT__6042" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6043" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n4263"
	terminal	{ cell: "edb_top_inst/LUT__6044" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6045" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n4264"
	terminal	{ cell: "edb_top_inst/LUT__6045" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6046" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n4265"
	terminal	{ cell: "edb_top_inst/LUT__6047" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6048" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n4266"
	terminal	{ cell: "edb_top_inst/LUT__6048" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6049" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n4267"
	terminal	{ cell: "edb_top_inst/LUT__6050" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6051" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n4268"
	terminal	{ cell: "edb_top_inst/LUT__6051" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6052" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n4269"
	terminal	{ cell: "edb_top_inst/LUT__6053" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6055" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n4270"
	terminal	{ cell: "edb_top_inst/LUT__6054" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6055" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n4271"
	terminal	{ cell: "edb_top_inst/LUT__6056" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6057" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n4272"
	terminal	{ cell: "edb_top_inst/LUT__6057" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6058" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n4273"
	terminal	{ cell: "edb_top_inst/LUT__6059" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6060" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n4274"
	terminal	{ cell: "edb_top_inst/LUT__6060" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6061" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n4275"
	terminal	{ cell: "edb_top_inst/LUT__6062" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6063" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n4276"
	terminal	{ cell: "edb_top_inst/LUT__6063" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6064" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n4277"
	terminal	{ cell: "edb_top_inst/LUT__6065" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6066" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n4278"
	terminal	{ cell: "edb_top_inst/LUT__6066" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6067" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n4279"
	terminal	{ cell: "edb_top_inst/LUT__6068" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6069" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n4280"
	terminal	{ cell: "edb_top_inst/LUT__6069" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6070" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n4281"
	terminal	{ cell: "edb_top_inst/LUT__6071" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6072" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n4282"
	terminal	{ cell: "edb_top_inst/LUT__6072" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6073" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n4283"
	terminal	{ cell: "edb_top_inst/LUT__6074" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6075" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n4284"
	terminal	{ cell: "edb_top_inst/LUT__6075" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6076" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n4285"
	terminal	{ cell: "edb_top_inst/LUT__6077" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6078" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n4286"
	terminal	{ cell: "edb_top_inst/LUT__6078" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6079" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n4287"
	terminal	{ cell: "edb_top_inst/LUT__6080" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6082" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n4288"
	terminal	{ cell: "edb_top_inst/LUT__6081" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6082" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n4289"
	terminal	{ cell: "edb_top_inst/LUT__6083" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6084" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n4290"
	terminal	{ cell: "edb_top_inst/LUT__6084" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6085" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n4291"
	terminal	{ cell: "edb_top_inst/LUT__6086" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6088" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n4292"
	terminal	{ cell: "edb_top_inst/LUT__6087" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6088" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n4293"
	terminal	{ cell: "edb_top_inst/LUT__6089" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6090" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n4294"
	terminal	{ cell: "edb_top_inst/LUT__6090" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6091" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n4295"
	terminal	{ cell: "edb_top_inst/LUT__6092" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6093" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n4296"
	terminal	{ cell: "edb_top_inst/LUT__6093" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6094" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n4297"
	terminal	{ cell: "edb_top_inst/LUT__6095" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6096" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n4298"
	terminal	{ cell: "edb_top_inst/LUT__6096" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6097" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n4299"
	terminal	{ cell: "edb_top_inst/LUT__6098" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6099" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n4300"
	terminal	{ cell: "edb_top_inst/LUT__6099" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6100" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n4301"
	terminal	{ cell: "edb_top_inst/LUT__6101" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6102" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n4302"
	terminal	{ cell: "edb_top_inst/LUT__6102" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6103" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n4303"
	terminal	{ cell: "edb_top_inst/LUT__6104" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6106" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n4304"
	terminal	{ cell: "edb_top_inst/LUT__6105" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6106" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n4305"
	terminal	{ cell: "edb_top_inst/LUT__6107" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6108" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n4306"
	terminal	{ cell: "edb_top_inst/LUT__6108" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6109" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n4307"
	terminal	{ cell: "edb_top_inst/LUT__6110" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6111" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n4308"
	terminal	{ cell: "edb_top_inst/LUT__6111" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6112" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n4309"
	terminal	{ cell: "edb_top_inst/LUT__6113" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6114" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n4310"
	terminal	{ cell: "edb_top_inst/LUT__6114" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6115" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n4311"
	terminal	{ cell: "edb_top_inst/LUT__6116" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6117" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n4312"
	terminal	{ cell: "edb_top_inst/LUT__6117" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6118" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n4313"
	terminal	{ cell: "edb_top_inst/LUT__6119" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6121" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n4314"
	terminal	{ cell: "edb_top_inst/LUT__6120" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6121" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n4315"
	terminal	{ cell: "edb_top_inst/LUT__6122" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6124" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6129" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6143" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6164" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n4316"
	terminal	{ cell: "edb_top_inst/LUT__6123" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6124" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n4317"
	terminal	{ cell: "edb_top_inst/LUT__6125" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6126" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n4318"
	terminal	{ cell: "edb_top_inst/LUT__6126" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6127" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n4319"
	terminal	{ cell: "edb_top_inst/LUT__6128" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6129" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n4320"
	terminal	{ cell: "edb_top_inst/LUT__6130" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6131" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n4321"
	terminal	{ cell: "edb_top_inst/LUT__6132" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6133" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n4322"
	terminal	{ cell: "edb_top_inst/LUT__6134" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6136" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6141" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6145" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6152" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6154" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6160" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n4323"
	terminal	{ cell: "edb_top_inst/LUT__6135" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6136" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n4324"
	terminal	{ cell: "edb_top_inst/LUT__6137" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6138" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n4325"
	terminal	{ cell: "edb_top_inst/LUT__6138" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6139" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n4326"
	terminal	{ cell: "edb_top_inst/LUT__6140" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6141" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n4327"
	terminal	{ cell: "edb_top_inst/LUT__6142" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6143" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n4328"
	terminal	{ cell: "edb_top_inst/LUT__6144" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6145" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n4329"
	terminal	{ cell: "edb_top_inst/LUT__6146" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6147" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n4330"
	terminal	{ cell: "edb_top_inst/LUT__6147" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6148" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n4331"
	terminal	{ cell: "edb_top_inst/LUT__6149" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6150" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n4332"
	terminal	{ cell: "edb_top_inst/LUT__6151" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6152" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n4333"
	terminal	{ cell: "edb_top_inst/LUT__6153" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6154" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n4334"
	terminal	{ cell: "edb_top_inst/LUT__6155" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6156" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n4335"
	terminal	{ cell: "edb_top_inst/LUT__6157" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6158" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n4336"
	terminal	{ cell: "edb_top_inst/LUT__6159" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6160" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n4337"
	terminal	{ cell: "edb_top_inst/LUT__6161" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6162" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n4338"
	terminal	{ cell: "edb_top_inst/LUT__6163" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6164" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n4339"
	terminal	{ cell: "edb_top_inst/LUT__6165" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6166" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n4340"
	terminal	{ cell: "edb_top_inst/LUT__6167" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6168" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n4341"
	terminal	{ cell: "edb_top_inst/LUT__6168" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6170" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n4342"
	terminal	{ cell: "edb_top_inst/LUT__6169" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6170" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n4343"
	terminal	{ cell: "edb_top_inst/LUT__6170" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6171" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n4344"
	terminal	{ cell: "edb_top_inst/LUT__6172" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6175" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n4345"
	terminal	{ cell: "edb_top_inst/LUT__6173" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6175" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n4346"
	terminal	{ cell: "edb_top_inst/LUT__6174" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6175" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n4348"
	terminal	{ cell: "edb_top_inst/LUT__6183" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6184" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n4349"
	terminal	{ cell: "edb_top_inst/LUT__6184" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6185" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6188" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6189" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6195" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6199" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6200" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6201" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6203" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6204" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6206" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6207" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6209" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6210" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6211" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n4350"
	terminal	{ cell: "edb_top_inst/LUT__6214" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6215" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6237" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n4351"
	terminal	{ cell: "edb_top_inst/LUT__6215" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6229" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6233" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n4352"
	terminal	{ cell: "edb_top_inst/LUT__6216" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6233" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n4353"
	terminal	{ cell: "edb_top_inst/LUT__6217" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6218" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n4354"
	terminal	{ cell: "edb_top_inst/LUT__6218" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6219" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n4355"
	terminal	{ cell: "edb_top_inst/LUT__6219" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6221" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n4356"
	terminal	{ cell: "edb_top_inst/LUT__6220" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6221" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n4357"
	terminal	{ cell: "edb_top_inst/LUT__6221" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6223" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n4358"
	terminal	{ cell: "edb_top_inst/LUT__6222" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6223" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n4359"
	terminal	{ cell: "edb_top_inst/LUT__6223" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6230" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n4360"
	terminal	{ cell: "edb_top_inst/LUT__6224" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6230" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n4361"
	terminal	{ cell: "edb_top_inst/LUT__6225" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6230" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n4362"
	terminal	{ cell: "edb_top_inst/LUT__6226" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6228" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n4363"
	terminal	{ cell: "edb_top_inst/LUT__6227" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6228" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n4364"
	terminal	{ cell: "edb_top_inst/LUT__6228" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6229" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n4365"
	terminal	{ cell: "edb_top_inst/LUT__6229" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6230" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n4366"
	terminal	{ cell: "edb_top_inst/LUT__6230" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6233" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n4367"
	terminal	{ cell: "edb_top_inst/LUT__6231" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6232" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n4368"
	terminal	{ cell: "edb_top_inst/LUT__6232" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6233" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n4369"
	terminal	{ cell: "edb_top_inst/LUT__6234" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6237" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n4370"
	terminal	{ cell: "edb_top_inst/LUT__6235" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6237" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n4371"
	terminal	{ cell: "edb_top_inst/LUT__6236" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6237" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n4372"
	terminal	{ cell: "edb_top_inst/LUT__6237" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6243" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n4373"
	terminal	{ cell: "edb_top_inst/LUT__6238" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6240" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n4374"
	terminal	{ cell: "edb_top_inst/LUT__6239" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6240" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n4375"
	terminal	{ cell: "edb_top_inst/LUT__6240" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6243" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n4376"
	terminal	{ cell: "edb_top_inst/LUT__6241" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6243" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n4377"
	terminal	{ cell: "edb_top_inst/LUT__6242" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6243" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n4378"
	terminal	{ cell: "edb_top_inst/LUT__6244" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6258" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n4379"
	terminal	{ cell: "edb_top_inst/LUT__6245" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6258" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n4380"
	terminal	{ cell: "edb_top_inst/LUT__6246" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6250" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n4381"
	terminal	{ cell: "edb_top_inst/LUT__6247" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6250" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n4382"
	terminal	{ cell: "edb_top_inst/LUT__6248" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6250" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n4383"
	terminal	{ cell: "edb_top_inst/LUT__6249" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6250" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n4384"
	terminal	{ cell: "edb_top_inst/LUT__6250" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6256" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n4385"
	terminal	{ cell: "edb_top_inst/LUT__6251" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6256" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n4386"
	terminal	{ cell: "edb_top_inst/LUT__6252" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6256" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n4387"
	terminal	{ cell: "edb_top_inst/LUT__6253" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6255" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n4388"
	terminal	{ cell: "edb_top_inst/LUT__6254" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6255" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n4389"
	terminal	{ cell: "edb_top_inst/LUT__6255" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6256" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n4390"
	terminal	{ cell: "edb_top_inst/LUT__6256" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6257" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n4391"
	terminal	{ cell: "edb_top_inst/LUT__6257" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6258" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n4392"
	terminal	{ cell: "edb_top_inst/LUT__6291" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6292" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n4393"
	terminal	{ cell: "edb_top_inst/LUT__6292" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6293" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n4394"
	terminal	{ cell: "edb_top_inst/LUT__6293" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6294" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n4395"
	terminal	{ cell: "edb_top_inst/LUT__6294" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6295" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n4396"
	terminal	{ cell: "edb_top_inst/LUT__6295" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6296" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n4397"
	terminal	{ cell: "edb_top_inst/LUT__6296" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6297" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n4398"
	terminal	{ cell: "edb_top_inst/LUT__6298" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6302" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n4399"
	terminal	{ cell: "edb_top_inst/LUT__6299" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6302" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n4400"
	terminal	{ cell: "edb_top_inst/LUT__6300" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6302" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n4401"
	terminal	{ cell: "edb_top_inst/LUT__6301" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6302" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n4402"
	terminal	{ cell: "edb_top_inst/LUT__6303" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6311" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n4403"
	terminal	{ cell: "edb_top_inst/LUT__6304" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6310" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n4404"
	terminal	{ cell: "edb_top_inst/LUT__6305" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6309" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n4405"
	terminal	{ cell: "edb_top_inst/LUT__6306" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6309" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n4406"
	terminal	{ cell: "edb_top_inst/LUT__6307" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6309" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n4407"
	terminal	{ cell: "edb_top_inst/LUT__6308" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6309" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n4408"
	terminal	{ cell: "edb_top_inst/LUT__6309" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6310" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n4409"
	terminal	{ cell: "edb_top_inst/LUT__6310" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6311" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n4410"
	terminal	{ cell: "edb_top_inst/LUT__6330" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6331" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n4411"
	terminal	{ cell: "edb_top_inst/LUT__6331" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6333" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n4412"
	terminal	{ cell: "edb_top_inst/LUT__6332" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6333" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n4413"
	terminal	{ cell: "edb_top_inst/LUT__6338" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6339" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n4414"
	terminal	{ cell: "edb_top_inst/LUT__6339" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6341" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n4415"
	terminal	{ cell: "edb_top_inst/LUT__6340" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6341" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n4416"
	terminal	{ cell: "edb_top_inst/LUT__6344" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6345" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n4417"
	terminal	{ cell: "edb_top_inst/LUT__6345" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6346" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n4418"
	terminal	{ cell: "edb_top_inst/LUT__6346" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6347" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n4419"
	terminal	{ cell: "edb_top_inst/LUT__6347" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6348" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n4420"
	terminal	{ cell: "edb_top_inst/LUT__6348" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6349" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n4421"
	terminal	{ cell: "edb_top_inst/LUT__6349" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6350" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n4422"
	terminal	{ cell: "edb_top_inst/LUT__6351" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6355" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n4423"
	terminal	{ cell: "edb_top_inst/LUT__6352" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6355" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n4424"
	terminal	{ cell: "edb_top_inst/LUT__6353" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6355" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n4425"
	terminal	{ cell: "edb_top_inst/LUT__6354" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6355" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n4426"
	terminal	{ cell: "edb_top_inst/LUT__6356" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6364" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n4427"
	terminal	{ cell: "edb_top_inst/LUT__6357" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6363" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n4428"
	terminal	{ cell: "edb_top_inst/LUT__6358" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6362" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n4429"
	terminal	{ cell: "edb_top_inst/LUT__6359" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6362" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n4430"
	terminal	{ cell: "edb_top_inst/LUT__6360" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6362" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n4431"
	terminal	{ cell: "edb_top_inst/LUT__6361" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6362" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n4432"
	terminal	{ cell: "edb_top_inst/LUT__6362" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6363" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n4433"
	terminal	{ cell: "edb_top_inst/LUT__6363" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6364" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n4434"
	terminal	{ cell: "edb_top_inst/LUT__6383" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6384" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n4435"
	terminal	{ cell: "edb_top_inst/LUT__6384" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6386" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n4436"
	terminal	{ cell: "edb_top_inst/LUT__6385" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6386" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n4437"
	terminal	{ cell: "edb_top_inst/LUT__6391" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6392" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n4438"
	terminal	{ cell: "edb_top_inst/LUT__6392" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6394" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n4439"
	terminal	{ cell: "edb_top_inst/LUT__6393" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6394" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n4440"
	terminal	{ cell: "edb_top_inst/LUT__6399" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6400" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n4441"
	terminal	{ cell: "edb_top_inst/LUT__6400" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6402" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n4442"
	terminal	{ cell: "edb_top_inst/LUT__6401" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6402" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n4443"
	terminal	{ cell: "edb_top_inst/LUT__6407" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6408" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n4444"
	terminal	{ cell: "edb_top_inst/LUT__6408" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6410" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n4445"
	terminal	{ cell: "edb_top_inst/LUT__6409" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6410" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n4446"
	terminal	{ cell: "edb_top_inst/LUT__6415" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6416" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n4447"
	terminal	{ cell: "edb_top_inst/LUT__6416" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6418" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n4448"
	terminal	{ cell: "edb_top_inst/LUT__6417" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6418" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n4449"
	terminal	{ cell: "edb_top_inst/LUT__6423" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6424" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n4450"
	terminal	{ cell: "edb_top_inst/LUT__6424" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6426" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n4451"
	terminal	{ cell: "edb_top_inst/LUT__6425" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6426" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n4452"
	terminal	{ cell: "edb_top_inst/LUT__6431" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6432" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6434" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n4453"
	terminal	{ cell: "edb_top_inst/LUT__6432" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6435" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n4454"
	terminal	{ cell: "edb_top_inst/LUT__6433" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6434" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n4455"
	terminal	{ cell: "edb_top_inst/LUT__6434" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6435" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n4456"
	terminal	{ cell: "edb_top_inst/LUT__6440" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6441" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n4457"
	terminal	{ cell: "edb_top_inst/LUT__6441" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6442" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n4458"
	terminal	{ cell: "edb_top_inst/LUT__6442" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6443" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n4459"
	terminal	{ cell: "edb_top_inst/LUT__6443" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6444" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n4460"
	terminal	{ cell: "edb_top_inst/LUT__6444" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6445" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n4461"
	terminal	{ cell: "edb_top_inst/LUT__6445" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6446" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n4462"
	terminal	{ cell: "edb_top_inst/LUT__6447" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6451" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n4463"
	terminal	{ cell: "edb_top_inst/LUT__6448" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6451" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n4464"
	terminal	{ cell: "edb_top_inst/LUT__6449" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6451" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n4465"
	terminal	{ cell: "edb_top_inst/LUT__6450" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6451" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n4466"
	terminal	{ cell: "edb_top_inst/LUT__6452" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6460" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n4467"
	terminal	{ cell: "edb_top_inst/LUT__6453" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6459" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n4468"
	terminal	{ cell: "edb_top_inst/LUT__6454" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6458" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n4469"
	terminal	{ cell: "edb_top_inst/LUT__6455" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6458" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n4470"
	terminal	{ cell: "edb_top_inst/LUT__6456" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6458" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n4471"
	terminal	{ cell: "edb_top_inst/LUT__6457" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6458" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n4472"
	terminal	{ cell: "edb_top_inst/LUT__6458" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6459" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n4473"
	terminal	{ cell: "edb_top_inst/LUT__6459" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6460" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n4474"
	terminal	{ cell: "edb_top_inst/LUT__6477" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6498" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n4475"
	terminal	{ cell: "edb_top_inst/LUT__6478" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6482" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6501" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n4476"
	terminal	{ cell: "edb_top_inst/LUT__6479" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6482" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6503" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n4477"
	terminal	{ cell: "edb_top_inst/LUT__6480" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6482" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6501" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n4478"
	terminal	{ cell: "edb_top_inst/LUT__6481" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6482" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__6504" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n4479"
	terminal	{ cell: "edb_top_inst/LUT__6482" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6486" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n4480"
	terminal	{ cell: "edb_top_inst/LUT__6483" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6486" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6503" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n4481"
	terminal	{ cell: "edb_top_inst/LUT__6484" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6486" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6504" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n4482"
	terminal	{ cell: "edb_top_inst/LUT__6485" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6486" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__6499" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n4483"
	terminal	{ cell: "edb_top_inst/LUT__6486" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6488" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n4484"
	terminal	{ cell: "edb_top_inst/LUT__6487" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6488" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__6503" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n4485"
	terminal	{ cell: "edb_top_inst/LUT__6488" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6492" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n4486"
	terminal	{ cell: "edb_top_inst/LUT__6489" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6492" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6501" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n4487"
	terminal	{ cell: "edb_top_inst/LUT__6490" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6492" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6503" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n4488"
	terminal	{ cell: "edb_top_inst/LUT__6491" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6492" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__6504" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n4489"
	terminal	{ cell: "edb_top_inst/LUT__6492" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6497" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n4490"
	terminal	{ cell: "edb_top_inst/LUT__6493" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6497" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6502" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n4491"
	terminal	{ cell: "edb_top_inst/LUT__6494" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6496" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n4492"
	terminal	{ cell: "edb_top_inst/LUT__6495" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6496" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n4493"
	terminal	{ cell: "edb_top_inst/LUT__6496" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6497" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6505" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n4494"
	terminal	{ cell: "edb_top_inst/LUT__6497" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6498" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n4495"
	terminal	{ cell: "edb_top_inst/LUT__6499" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6502" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n4496"
	terminal	{ cell: "edb_top_inst/LUT__6500" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6501" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n4497"
	terminal	{ cell: "edb_top_inst/LUT__6501" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6502" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n4498"
	terminal	{ cell: "edb_top_inst/LUT__6502" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6505" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n4499"
	terminal	{ cell: "edb_top_inst/LUT__6503" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6505" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n4500"
	terminal	{ cell: "edb_top_inst/LUT__6504" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6505" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n4501"
	terminal	{ cell: "edb_top_inst/LUT__6506" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6520" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n4502"
	terminal	{ cell: "edb_top_inst/LUT__6507" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6520" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n4503"
	terminal	{ cell: "edb_top_inst/LUT__6508" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6512" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n4504"
	terminal	{ cell: "edb_top_inst/LUT__6509" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6512" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n4505"
	terminal	{ cell: "edb_top_inst/LUT__6510" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6512" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n4506"
	terminal	{ cell: "edb_top_inst/LUT__6511" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6512" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n4507"
	terminal	{ cell: "edb_top_inst/LUT__6512" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6518" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n4508"
	terminal	{ cell: "edb_top_inst/LUT__6513" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6518" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n4509"
	terminal	{ cell: "edb_top_inst/LUT__6514" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6518" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n4510"
	terminal	{ cell: "edb_top_inst/LUT__6515" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6517" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n4511"
	terminal	{ cell: "edb_top_inst/LUT__6516" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6517" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n4512"
	terminal	{ cell: "edb_top_inst/LUT__6517" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6518" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n4513"
	terminal	{ cell: "edb_top_inst/LUT__6518" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6519" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n4514"
	terminal	{ cell: "edb_top_inst/LUT__6519" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6520" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n4515"
	terminal	{ cell: "edb_top_inst/LUT__6556" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6557" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6559" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n4516"
	terminal	{ cell: "edb_top_inst/LUT__6557" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6560" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n4517"
	terminal	{ cell: "edb_top_inst/LUT__6558" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6559" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n4518"
	terminal	{ cell: "edb_top_inst/LUT__6559" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6560" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n4519"
	terminal	{ cell: "edb_top_inst/LUT__6565" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6568" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n4520"
	terminal	{ cell: "edb_top_inst/LUT__6566" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6568" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n4521"
	terminal	{ cell: "edb_top_inst/LUT__6567" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6568" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6584" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n4522"
	terminal	{ cell: "edb_top_inst/LUT__6568" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6569" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n4523"
	terminal	{ cell: "edb_top_inst/LUT__6569" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6572" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n4524"
	terminal	{ cell: "edb_top_inst/LUT__6570" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6572" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6583" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n4525"
	terminal	{ cell: "edb_top_inst/LUT__6571" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6572" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n4526"
	terminal	{ cell: "edb_top_inst/LUT__6572" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6574" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n4527"
	terminal	{ cell: "edb_top_inst/LUT__6573" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6574" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__6584" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n4528"
	terminal	{ cell: "edb_top_inst/LUT__6574" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6576" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n4529"
	terminal	{ cell: "edb_top_inst/LUT__6575" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6576" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n4530"
	terminal	{ cell: "edb_top_inst/LUT__6576" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6579" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n4531"
	terminal	{ cell: "edb_top_inst/LUT__6577" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6579" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n4532"
	terminal	{ cell: "edb_top_inst/LUT__6578" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6579" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6584" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n4533"
	terminal	{ cell: "edb_top_inst/LUT__6580" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6583" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n4534"
	terminal	{ cell: "edb_top_inst/LUT__6581" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6583" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n4535"
	terminal	{ cell: "edb_top_inst/LUT__6582" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6583" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n4536"
	terminal	{ cell: "edb_top_inst/LUT__6583" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6584" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n4537"
	terminal	{ cell: "edb_top_inst/LUT__6585" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6597" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n4538"
	terminal	{ cell: "edb_top_inst/LUT__6586" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6597" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n4539"
	terminal	{ cell: "edb_top_inst/LUT__6587" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6591" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n4540"
	terminal	{ cell: "edb_top_inst/LUT__6588" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6591" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n4541"
	terminal	{ cell: "edb_top_inst/LUT__6589" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6591" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n4542"
	terminal	{ cell: "edb_top_inst/LUT__6590" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6591" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n4543"
	terminal	{ cell: "edb_top_inst/LUT__6591" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6595" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n4544"
	terminal	{ cell: "edb_top_inst/LUT__6592" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6595" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n4545"
	terminal	{ cell: "edb_top_inst/LUT__6593" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6595" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n4546"
	terminal	{ cell: "edb_top_inst/LUT__6594" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6595" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n4547"
	terminal	{ cell: "edb_top_inst/LUT__6595" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6596" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n4548"
	terminal	{ cell: "edb_top_inst/LUT__6596" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6597" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n4549"
	terminal	{ cell: "edb_top_inst/LUT__6624" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6625" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n4550"
	terminal	{ cell: "edb_top_inst/LUT__6625" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6627" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n4551"
	terminal	{ cell: "edb_top_inst/LUT__6626" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6627" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n4552"
	terminal	{ cell: "edb_top_inst/LUT__6627" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6629" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n4553"
	terminal	{ cell: "edb_top_inst/LUT__6628" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6629" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n4554"
	terminal	{ cell: "edb_top_inst/LUT__6630" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6633" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n4555"
	terminal	{ cell: "edb_top_inst/LUT__6631" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6633" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n4556"
	terminal	{ cell: "edb_top_inst/LUT__6632" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6633" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n4557"
	terminal	{ cell: "edb_top_inst/LUT__6634" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6641" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n4558"
	terminal	{ cell: "edb_top_inst/LUT__6635" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6640" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n4559"
	terminal	{ cell: "edb_top_inst/LUT__6636" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6639" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n4560"
	terminal	{ cell: "edb_top_inst/LUT__6637" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6639" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n4561"
	terminal	{ cell: "edb_top_inst/LUT__6638" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6639" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n4562"
	terminal	{ cell: "edb_top_inst/LUT__6639" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6640" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n4563"
	terminal	{ cell: "edb_top_inst/LUT__6640" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6641" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n4564"
	terminal	{ cell: "edb_top_inst/LUT__6656" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6657" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n4565"
	terminal	{ cell: "edb_top_inst/LUT__6657" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6659" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n4566"
	terminal	{ cell: "edb_top_inst/LUT__6658" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6659" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n4567"
	terminal	{ cell: "edb_top_inst/LUT__6660" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6664" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n4568"
	terminal	{ cell: "edb_top_inst/LUT__6661" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6664" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n4569"
	terminal	{ cell: "edb_top_inst/LUT__6662" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6664" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n4570"
	terminal	{ cell: "edb_top_inst/LUT__6663" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6664" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n4571"
	terminal	{ cell: "edb_top_inst/LUT__6664" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6671" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n4572"
	terminal	{ cell: "edb_top_inst/LUT__6665" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6669" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n4573"
	terminal	{ cell: "edb_top_inst/LUT__6666" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6669" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n4574"
	terminal	{ cell: "edb_top_inst/LUT__6667" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6669" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n4575"
	terminal	{ cell: "edb_top_inst/LUT__6668" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6669" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n4576"
	terminal	{ cell: "edb_top_inst/LUT__6669" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6671" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n4577"
	terminal	{ cell: "edb_top_inst/LUT__6670" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6671" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n4578"
	terminal	{ cell: "edb_top_inst/LUT__6671" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6684" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n4579"
	terminal	{ cell: "edb_top_inst/LUT__6672" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6676" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n4580"
	terminal	{ cell: "edb_top_inst/LUT__6673" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6676" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n4581"
	terminal	{ cell: "edb_top_inst/LUT__6674" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6676" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n4582"
	terminal	{ cell: "edb_top_inst/LUT__6675" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6676" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n4583"
	terminal	{ cell: "edb_top_inst/LUT__6676" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6683" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n4584"
	terminal	{ cell: "edb_top_inst/LUT__6677" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6681" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n4585"
	terminal	{ cell: "edb_top_inst/LUT__6678" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6681" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n4586"
	terminal	{ cell: "edb_top_inst/LUT__6679" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6681" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n4587"
	terminal	{ cell: "edb_top_inst/LUT__6680" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6681" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n4588"
	terminal	{ cell: "edb_top_inst/LUT__6681" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6683" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n4589"
	terminal	{ cell: "edb_top_inst/LUT__6682" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6683" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n4590"
	terminal	{ cell: "edb_top_inst/LUT__6683" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6684" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n4591"
	terminal	{ cell: "edb_top_inst/LUT__6685" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6686" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6739" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6740" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6990" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n4592"
	terminal	{ cell: "edb_top_inst/LUT__6686" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6689" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6719" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__6793" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6982" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n4593"
	terminal	{ cell: "edb_top_inst/LUT__6687" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6688" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__6692" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6697" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6701" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__6705" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6708" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6720" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6954" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6995" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__7007" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n4594"
	terminal	{ cell: "edb_top_inst/LUT__6688" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6689" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__6749" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__6939" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6996" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n4595"
	terminal	{ cell: "edb_top_inst/LUT__6689" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6717" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n4596"
	terminal	{ cell: "edb_top_inst/LUT__6690" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6691" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6694" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__6698" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__6701" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6702" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6712" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6722" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6724" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6725" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__6728" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6734" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6735" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6738" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6748" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__6794" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__6957" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__6962" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__6967" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__6972" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__6977" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n4597"
	terminal	{ cell: "edb_top_inst/LUT__6691" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6692" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n4598"
	terminal	{ cell: "edb_top_inst/LUT__6692" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6700" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n4599"
	terminal	{ cell: "edb_top_inst/LUT__6693" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6694" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6703" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6725" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6743" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6751" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6794" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6976" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__6978" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__7004" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n4600"
	terminal	{ cell: "edb_top_inst/LUT__6694" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6700" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n4601"
	terminal	{ cell: "edb_top_inst/LUT__6695" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6699" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6709" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6729" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6744" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n4602"
	terminal	{ cell: "edb_top_inst/LUT__6696" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6697" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6705" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6708" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6940" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6952" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6999" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n4603"
	terminal	{ cell: "edb_top_inst/LUT__6697" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6699" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n4604"
	terminal	{ cell: "edb_top_inst/LUT__6698" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6699" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n4605"
	terminal	{ cell: "edb_top_inst/LUT__6699" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6700" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n4606"
	terminal	{ cell: "edb_top_inst/LUT__6700" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6717" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n4607"
	terminal	{ cell: "edb_top_inst/LUT__6701" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6707" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n4608"
	terminal	{ cell: "edb_top_inst/LUT__6702" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6707" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n4609"
	terminal	{ cell: "edb_top_inst/LUT__6703" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6706" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6731" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n4610"
	terminal	{ cell: "edb_top_inst/LUT__6704" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6705" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6719" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6752" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n4611"
	terminal	{ cell: "edb_top_inst/LUT__6705" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6706" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n4612"
	terminal	{ cell: "edb_top_inst/LUT__6706" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6707" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n4613"
	terminal	{ cell: "edb_top_inst/LUT__6707" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6717" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n4614"
	terminal	{ cell: "edb_top_inst/LUT__6708" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6709" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__6710" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6938" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n4615"
	terminal	{ cell: "edb_top_inst/LUT__6709" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6716" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n4616"
	terminal	{ cell: "edb_top_inst/LUT__6710" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6716" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n4617"
	terminal	{ cell: "edb_top_inst/LUT__6711" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6712" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6750" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6983" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__7005" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n4618"
	terminal	{ cell: "edb_top_inst/LUT__6712" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6715" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6718" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6737" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6943" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6975" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n4619"
	terminal	{ cell: "edb_top_inst/LUT__6713" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6714" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6720" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6736" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6752" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__6948" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6951" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6998" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n4620"
	terminal	{ cell: "edb_top_inst/LUT__6714" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6715" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__6718" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n4621"
	terminal	{ cell: "edb_top_inst/LUT__6715" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6716" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n4622"
	terminal	{ cell: "edb_top_inst/LUT__6716" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6717" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n4623"
	terminal	{ cell: "edb_top_inst/LUT__6717" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6790" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6843" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6850" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n4624"
	terminal	{ cell: "edb_top_inst/LUT__6718" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6732" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n4625"
	terminal	{ cell: "edb_top_inst/LUT__6719" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6732" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n4626"
	terminal	{ cell: "edb_top_inst/LUT__6720" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6726" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n4627"
	terminal	{ cell: "edb_top_inst/LUT__6721" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6722" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6738" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6739" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n4628"
	terminal	{ cell: "edb_top_inst/LUT__6722" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6726" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n4629"
	terminal	{ cell: "edb_top_inst/LUT__6723" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6724" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n4630"
	terminal	{ cell: "edb_top_inst/LUT__6724" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6726" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n4631"
	terminal	{ cell: "edb_top_inst/LUT__6725" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6726" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n4632"
	terminal	{ cell: "edb_top_inst/LUT__6726" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6732" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n4633"
	terminal	{ cell: "edb_top_inst/LUT__6727" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6728" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6730" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6735" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6941" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6945" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__6953" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6969" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n4634"
	terminal	{ cell: "edb_top_inst/LUT__6728" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6731" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n4635"
	terminal	{ cell: "edb_top_inst/LUT__6729" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6731" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n4636"
	terminal	{ cell: "edb_top_inst/LUT__6730" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6731" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n4637"
	terminal	{ cell: "edb_top_inst/LUT__6731" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6732" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n4638"
	terminal	{ cell: "edb_top_inst/LUT__6732" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6755" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6821" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6833" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6844" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6921" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n4639"
	terminal	{ cell: "edb_top_inst/LUT__6733" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6734" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6963" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__7001" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n4640"
	terminal	{ cell: "edb_top_inst/LUT__6734" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6735" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n4641"
	terminal	{ cell: "edb_top_inst/LUT__6735" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6742" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n4642"
	terminal	{ cell: "edb_top_inst/LUT__6736" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6737" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n4643"
	terminal	{ cell: "edb_top_inst/LUT__6737" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6742" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n4644"
	terminal	{ cell: "edb_top_inst/LUT__6738" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6741" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n4645"
	terminal	{ cell: "edb_top_inst/LUT__6739" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6741" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n4646"
	terminal	{ cell: "edb_top_inst/LUT__6740" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6741" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n4647"
	terminal	{ cell: "edb_top_inst/LUT__6741" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6742" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n4648"
	terminal	{ cell: "edb_top_inst/LUT__6742" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6755" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6797" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6835" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n4649"
	terminal	{ cell: "edb_top_inst/LUT__6743" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6745" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n4650"
	terminal	{ cell: "edb_top_inst/LUT__6744" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6745" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n4651"
	terminal	{ cell: "edb_top_inst/LUT__6745" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6754" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6795" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n4652"
	terminal	{ cell: "edb_top_inst/LUT__6746" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6748" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n4653"
	terminal	{ cell: "edb_top_inst/LUT__6747" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6748" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6762" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n4654"
	terminal	{ cell: "edb_top_inst/LUT__6748" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6749" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n4655"
	terminal	{ cell: "edb_top_inst/LUT__6749" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6754" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n4656"
	terminal	{ cell: "edb_top_inst/LUT__6750" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6753" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n4657"
	terminal	{ cell: "edb_top_inst/LUT__6751" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6753" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n4658"
	terminal	{ cell: "edb_top_inst/LUT__6752" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6753" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n4659"
	terminal	{ cell: "edb_top_inst/LUT__6753" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6754" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6795" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n4660"
	terminal	{ cell: "edb_top_inst/LUT__6754" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6755" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n4661"
	terminal	{ cell: "edb_top_inst/LUT__6755" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6790" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6843" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6850" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n4662"
	terminal	{ cell: "edb_top_inst/LUT__6756" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6762" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6813" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n4663"
	terminal	{ cell: "edb_top_inst/LUT__6757" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6761" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6798" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6803" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6811" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n4664"
	terminal	{ cell: "edb_top_inst/LUT__6758" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6761" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6798" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6803" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n4665"
	terminal	{ cell: "edb_top_inst/LUT__6759" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6761" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6803" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n4666"
	terminal	{ cell: "edb_top_inst/LUT__6760" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6761" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n4667"
	terminal	{ cell: "edb_top_inst/LUT__6761" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6762" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6806" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n4668"
	terminal	{ cell: "edb_top_inst/LUT__6762" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6789" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6822" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6841" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6849" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n4669"
	terminal	{ cell: "edb_top_inst/LUT__6763" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6766" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6768" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6771" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6777" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6779" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n4670"
	terminal	{ cell: "edb_top_inst/LUT__6764" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6766" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6768" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6771" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n4671"
	terminal	{ cell: "edb_top_inst/LUT__6765" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6766" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n4672"
	terminal	{ cell: "edb_top_inst/LUT__6766" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6767" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n4673"
	terminal	{ cell: "edb_top_inst/LUT__6767" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6787" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n4674"
	terminal	{ cell: "edb_top_inst/LUT__6768" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6773" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n4675"
	terminal	{ cell: "edb_top_inst/LUT__6769" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6770" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6772" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n4676"
	terminal	{ cell: "edb_top_inst/LUT__6770" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6773" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n4677"
	terminal	{ cell: "edb_top_inst/LUT__6771" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6773" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n4678"
	terminal	{ cell: "edb_top_inst/LUT__6772" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6773" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n4679"
	terminal	{ cell: "edb_top_inst/LUT__6773" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6787" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n4680"
	terminal	{ cell: "edb_top_inst/LUT__6774" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6777" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n4681"
	terminal	{ cell: "edb_top_inst/LUT__6775" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6777" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n4682"
	terminal	{ cell: "edb_top_inst/LUT__6776" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6777" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n4683"
	terminal	{ cell: "edb_top_inst/LUT__6777" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6786" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n4684"
	terminal	{ cell: "edb_top_inst/LUT__6778" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6779" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n4685"
	terminal	{ cell: "edb_top_inst/LUT__6779" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6786" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n4686"
	terminal	{ cell: "edb_top_inst/LUT__6780" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6782" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n4687"
	terminal	{ cell: "edb_top_inst/LUT__6781" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6782" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n4688"
	terminal	{ cell: "edb_top_inst/LUT__6782" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6786" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n4689"
	terminal	{ cell: "edb_top_inst/LUT__6783" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6785" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n4690"
	terminal	{ cell: "edb_top_inst/LUT__6784" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6785" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n4691"
	terminal	{ cell: "edb_top_inst/LUT__6785" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6786" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n4692"
	terminal	{ cell: "edb_top_inst/LUT__6786" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6787" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n4693"
	terminal	{ cell: "edb_top_inst/LUT__6787" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6789" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6833" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6839" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6841" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6844" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6848" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6849" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n4694"
	terminal	{ cell: "edb_top_inst/LUT__6788" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6789" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6836" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6840" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6842" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6919" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n4695"
	terminal	{ cell: "edb_top_inst/LUT__6789" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6790" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n4696"
	terminal	{ cell: "edb_top_inst/LUT__6790" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6826" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6837" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n4697"
	terminal	{ cell: "edb_top_inst/LUT__6791" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6796" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6797" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6821" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6833" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6836" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6839" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__6844" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6848" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6919" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n4698"
	terminal	{ cell: "edb_top_inst/LUT__6792" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6793" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6945" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6989" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__7006" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n4699"
	terminal	{ cell: "edb_top_inst/LUT__6793" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6795" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n4700"
	terminal	{ cell: "edb_top_inst/LUT__6794" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6795" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n4701"
	terminal	{ cell: "edb_top_inst/LUT__6795" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6797" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6835" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n4702"
	terminal	{ cell: "edb_top_inst/LUT__6796" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6797" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__6848" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n4703"
	terminal	{ cell: "edb_top_inst/LUT__6797" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6819" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n4704"
	terminal	{ cell: "edb_top_inst/LUT__6798" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6802" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n4705"
	terminal	{ cell: "edb_top_inst/LUT__6799" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6801" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n4706"
	terminal	{ cell: "edb_top_inst/LUT__6800" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6801" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n4707"
	terminal	{ cell: "edb_top_inst/LUT__6801" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6802" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n4708"
	terminal	{ cell: "edb_top_inst/LUT__6802" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6815" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n4709"
	terminal	{ cell: "edb_top_inst/LUT__6803" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6805" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n4710"
	terminal	{ cell: "edb_top_inst/LUT__6804" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6805" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n4711"
	terminal	{ cell: "edb_top_inst/LUT__6805" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6815" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n4712"
	terminal	{ cell: "edb_top_inst/LUT__6806" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6815" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n4713"
	terminal	{ cell: "edb_top_inst/LUT__6807" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6809" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n4714"
	terminal	{ cell: "edb_top_inst/LUT__6808" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6809" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n4715"
	terminal	{ cell: "edb_top_inst/LUT__6809" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6814" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n4716"
	terminal	{ cell: "edb_top_inst/LUT__6810" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6811" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n4717"
	terminal	{ cell: "edb_top_inst/LUT__6811" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6814" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n4718"
	terminal	{ cell: "edb_top_inst/LUT__6812" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6813" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n4719"
	terminal	{ cell: "edb_top_inst/LUT__6813" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6814" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n4720"
	terminal	{ cell: "edb_top_inst/LUT__6814" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6815" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n4721"
	terminal	{ cell: "edb_top_inst/LUT__6815" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6818" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6823" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n4722"
	terminal	{ cell: "edb_top_inst/LUT__6816" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6817" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6822" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n4723"
	terminal	{ cell: "edb_top_inst/LUT__6817" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6818" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n4724"
	terminal	{ cell: "edb_top_inst/LUT__6818" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6819" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n4725"
	terminal	{ cell: "edb_top_inst/LUT__6819" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6826" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n4726"
	terminal	{ cell: "edb_top_inst/LUT__6820" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6821" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n4727"
	terminal	{ cell: "edb_top_inst/LUT__6821" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6825" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6851" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n4728"
	terminal	{ cell: "edb_top_inst/LUT__6822" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6823" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n4729"
	terminal	{ cell: "edb_top_inst/LUT__6823" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6825" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6851" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n4730"
	terminal	{ cell: "edb_top_inst/LUT__6824" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6825" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__6851" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6922" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n4731"
	terminal	{ cell: "edb_top_inst/LUT__6825" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6826" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n4733"
	terminal	{ cell: "edb_top_inst/LUT__6833" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6834" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n4734"
	terminal	{ cell: "edb_top_inst/LUT__6834" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6837" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n4735"
	terminal	{ cell: "edb_top_inst/LUT__6835" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6836" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6839" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6848" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n4736"
	terminal	{ cell: "edb_top_inst/LUT__6836" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6837" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n4737"
	terminal	{ cell: "edb_top_inst/LUT__6839" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6847" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n4738"
	terminal	{ cell: "edb_top_inst/LUT__6840" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6841" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6850" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n4739"
	terminal	{ cell: "edb_top_inst/LUT__6841" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6843" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n4740"
	terminal	{ cell: "edb_top_inst/LUT__6842" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6843" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n4741"
	terminal	{ cell: "edb_top_inst/LUT__6843" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6847" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n4742"
	terminal	{ cell: "edb_top_inst/LUT__6844" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6846" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n4743"
	terminal	{ cell: "edb_top_inst/LUT__6845" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6846" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n4744"
	terminal	{ cell: "edb_top_inst/LUT__6846" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6847" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n4745"
	terminal	{ cell: "edb_top_inst/LUT__6848" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6852" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n4746"
	terminal	{ cell: "edb_top_inst/LUT__6849" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6850" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n4747"
	terminal	{ cell: "edb_top_inst/LUT__6850" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6852" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n4748"
	terminal	{ cell: "edb_top_inst/LUT__6851" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6852" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n4749"
	terminal	{ cell: "edb_top_inst/LUT__6920" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6921" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6924" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n4750"
	terminal	{ cell: "edb_top_inst/LUT__6938" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6939" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6996" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n4751"
	terminal	{ cell: "edb_top_inst/LUT__6940" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6944" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6997" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n4752"
	terminal	{ cell: "edb_top_inst/LUT__6941" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6944" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6952" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6997" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6999" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n4753"
	terminal	{ cell: "edb_top_inst/LUT__6942" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6943" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6950" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6959" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n4754"
	terminal	{ cell: "edb_top_inst/LUT__6943" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6944" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__6997" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n4755"
	terminal	{ cell: "edb_top_inst/LUT__6945" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6948" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__6998" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n4756"
	terminal	{ cell: "edb_top_inst/LUT__6946" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6947" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6956" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n4757"
	terminal	{ cell: "edb_top_inst/LUT__6947" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6948" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6967" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6988" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6998" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n4758"
	terminal	{ cell: "edb_top_inst/LUT__6949" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6950" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6961" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n4759"
	terminal	{ cell: "edb_top_inst/LUT__6950" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6951" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6972" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6994" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n4760"
	terminal	{ cell: "edb_top_inst/LUT__6951" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6952" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__6999" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n4761"
	terminal	{ cell: "edb_top_inst/LUT__6953" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6958" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6963" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6968" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6969" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6989" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__7000" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__7001" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__7002" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__7006" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n4762"
	terminal	{ cell: "edb_top_inst/LUT__6954" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6957" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n4763"
	terminal	{ cell: "edb_top_inst/LUT__6955" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6956" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6966" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n4764"
	terminal	{ cell: "edb_top_inst/LUT__6956" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6957" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6974" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n4765"
	terminal	{ cell: "edb_top_inst/LUT__6957" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6958" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__7000" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n4766"
	terminal	{ cell: "edb_top_inst/LUT__6959" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6962" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6981" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n4767"
	terminal	{ cell: "edb_top_inst/LUT__6960" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6961" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6971" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n4768"
	terminal	{ cell: "edb_top_inst/LUT__6961" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6962" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6982" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n4769"
	terminal	{ cell: "edb_top_inst/LUT__6962" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6963" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__7001" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n4770"
	terminal	{ cell: "edb_top_inst/LUT__6964" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6968" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__7002" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n4771"
	terminal	{ cell: "edb_top_inst/LUT__6965" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6966" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6974" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n4772"
	terminal	{ cell: "edb_top_inst/LUT__6966" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6967" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6987" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n4773"
	terminal	{ cell: "edb_top_inst/LUT__6967" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6968" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__7002" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n4774"
	terminal	{ cell: "edb_top_inst/LUT__6969" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6973" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6978" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6983" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__7003" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__7004" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__7005" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n4775"
	terminal	{ cell: "edb_top_inst/LUT__6970" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6971" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6980" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n4776"
	terminal	{ cell: "edb_top_inst/LUT__6971" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6972" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6993" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n4777"
	terminal	{ cell: "edb_top_inst/LUT__6972" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6973" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__7003" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n4778"
	terminal	{ cell: "edb_top_inst/LUT__6974" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6977" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n4779"
	terminal	{ cell: "edb_top_inst/LUT__6975" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6977" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n4780"
	terminal	{ cell: "edb_top_inst/LUT__6976" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6977" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n4781"
	terminal	{ cell: "edb_top_inst/LUT__6977" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6978" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__7004" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n4782"
	terminal	{ cell: "edb_top_inst/LUT__6979" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6980" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6992" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n4783"
	terminal	{ cell: "edb_top_inst/LUT__6980" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6981" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n4784"
	terminal	{ cell: "edb_top_inst/LUT__6981" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6982" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n4785"
	terminal	{ cell: "edb_top_inst/LUT__6982" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6983" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__7005" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n4786"
	terminal	{ cell: "edb_top_inst/LUT__6984" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6988" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6994" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n4787"
	terminal	{ cell: "edb_top_inst/LUT__6985" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6986" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n4788"
	terminal	{ cell: "edb_top_inst/LUT__6986" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6987" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n4789"
	terminal	{ cell: "edb_top_inst/LUT__6987" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6988" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n4790"
	terminal	{ cell: "edb_top_inst/LUT__6988" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6989" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__7006" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n4791"
	terminal	{ cell: "edb_top_inst/LUT__6990" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6995" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__7007" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n4792"
	terminal	{ cell: "edb_top_inst/LUT__6991" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6992" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n4793"
	terminal	{ cell: "edb_top_inst/LUT__6992" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6993" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n4794"
	terminal	{ cell: "edb_top_inst/LUT__6993" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6994" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n4795"
	terminal	{ cell: "edb_top_inst/LUT__6994" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__6995" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__7007" port: "in[3]" }
 }
net {
	name: "edb_top_inst/n4796"
	terminal	{ cell: "edb_top_inst/LUT__7008" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__7009" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n4053"
	terminal	{ cell: "edb_top_inst/LUT__7011" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/add_91/i2" port: "I1" }
 }
net {
	name: "n5000"
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/add_8/i13" port: "O" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[12]~FF" port: "D" }
	terminal	{ cell: "LUT__19604" port: "in[1]" }
 }
net {
	name: "n5001"
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/add_8/i12" port: "O" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[11]~FF" port: "D" }
	terminal	{ cell: "LUT__19605" port: "in[1]" }
 }
net {
	name: "n5002"
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/add_8/i12" port: "CO" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/add_8/i13" port: "CI" }
 }
net {
	name: "n5003"
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/add_8/i11" port: "O" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[10]~FF" port: "D" }
	terminal	{ cell: "LUT__19605" port: "in[0]" }
 }
net {
	name: "n5004"
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/add_8/i11" port: "CO" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/add_8/i12" port: "CI" }
 }
net {
	name: "n5005"
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/add_8/i10" port: "O" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[9]~FF" port: "D" }
	terminal	{ cell: "LUT__19605" port: "in[3]" }
 }
net {
	name: "n5006"
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/add_8/i10" port: "CO" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/add_8/i11" port: "CI" }
 }
net {
	name: "n5007"
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/add_8/i9" port: "O" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[8]~FF" port: "D" }
	terminal	{ cell: "LUT__19605" port: "in[2]" }
 }
net {
	name: "n5008"
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/add_8/i9" port: "CO" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/add_8/i10" port: "CI" }
 }
net {
	name: "n5009"
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/add_8/i8" port: "O" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[7]~FF" port: "D" }
	terminal	{ cell: "LUT__19607" port: "in[3]" }
 }
net {
	name: "n5010"
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/add_8/i8" port: "CO" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/add_8/i9" port: "CI" }
 }
net {
	name: "n5011"
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/add_8/i7" port: "O" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[6]~FF" port: "D" }
	terminal	{ cell: "LUT__19607" port: "in[2]" }
 }
net {
	name: "n5012"
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/add_8/i7" port: "CO" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/add_8/i8" port: "CI" }
 }
net {
	name: "n5013"
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/add_8/i6" port: "O" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[5]~FF" port: "D" }
	terminal	{ cell: "LUT__19607" port: "in[1]" }
 }
net {
	name: "n5014"
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/add_8/i6" port: "CO" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/add_8/i7" port: "CI" }
 }
net {
	name: "n5015"
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/add_8/i5" port: "O" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[4]~FF" port: "D" }
	terminal	{ cell: "LUT__19607" port: "in[0]" }
 }
net {
	name: "n5016"
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/add_8/i5" port: "CO" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/add_8/i6" port: "CI" }
 }
net {
	name: "n5017"
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/add_8/i4" port: "O" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[3]~FF" port: "D" }
	terminal	{ cell: "LUT__19604" port: "in[0]" }
 }
net {
	name: "n5018"
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/add_8/i4" port: "CO" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/add_8/i5" port: "CI" }
 }
net {
	name: "n5019"
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/add_10/i13" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/rRA[12]~FF" port: "D" }
 }
net {
	name: "n5020"
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/add_10/i12" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/rRA[11]~FF" port: "D" }
 }
net {
	name: "n5021"
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/add_10/i12" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/add_10/i13" port: "CI" }
 }
net {
	name: "n5022"
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/add_10/i11" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/rRA[10]~FF" port: "D" }
 }
net {
	name: "n5023"
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/add_10/i11" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/add_10/i12" port: "CI" }
 }
net {
	name: "n5024"
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/add_10/i10" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/rRA[9]~FF" port: "D" }
 }
net {
	name: "n5025"
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/add_10/i10" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/add_10/i11" port: "CI" }
 }
net {
	name: "n5026"
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/add_10/i9" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/rRA[8]~FF" port: "D" }
 }
net {
	name: "n5027"
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/add_10/i9" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/add_10/i10" port: "CI" }
 }
net {
	name: "n5028"
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/add_10/i8" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/rRA[7]~FF" port: "D" }
 }
net {
	name: "n5029"
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/add_10/i8" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/add_10/i9" port: "CI" }
 }
net {
	name: "n5030"
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/add_10/i7" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/rRA[6]~FF" port: "D" }
 }
net {
	name: "n5031"
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/add_10/i7" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/add_10/i8" port: "CI" }
 }
net {
	name: "n5032"
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/add_10/i6" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/rRA[5]~FF" port: "D" }
 }
net {
	name: "n5033"
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/add_10/i6" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/add_10/i7" port: "CI" }
 }
net {
	name: "n5034"
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/add_10/i5" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/rRA[4]~FF" port: "D" }
 }
net {
	name: "n5035"
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/add_10/i5" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/add_10/i6" port: "CI" }
 }
net {
	name: "n5036"
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/add_10/i4" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/rRA[3]~FF" port: "D" }
 }
net {
	name: "n5037"
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/add_10/i4" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/add_10/i5" port: "CI" }
 }
net {
	name: "n5038"
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/add_10/i3" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/rRA[2]~FF" port: "D" }
 }
net {
	name: "n5039"
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/add_10/i3" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/add_10/i4" port: "CI" }
 }
net {
	name: "n5040"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_20/i12" port: "O" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[11]~FF" port: "D" }
 }
net {
	name: "n5041"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_20/i11" port: "O" }
	terminal	{ cell: "LUT__19544" port: "in[1]" }
 }
net {
	name: "n5042"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_20/i11" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_20/i12" port: "CI" }
 }
net {
	name: "n5043"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_20/i10" port: "O" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[9]~FF" port: "D" }
 }
net {
	name: "n5044"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_20/i10" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_20/i11" port: "CI" }
 }
net {
	name: "n5045"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_20/i9" port: "O" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[8]~FF" port: "D" }
 }
net {
	name: "n5046"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_20/i9" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_20/i10" port: "CI" }
 }
net {
	name: "n5047"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_20/i8" port: "O" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[7]~FF" port: "D" }
 }
net {
	name: "n5048"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_20/i8" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_20/i9" port: "CI" }
 }
net {
	name: "n5049"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_20/i7" port: "O" }
	terminal	{ cell: "LUT__19543" port: "in[1]" }
 }
net {
	name: "n5050"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_20/i7" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_20/i8" port: "CI" }
 }
net {
	name: "n5051"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_20/i6" port: "O" }
	terminal	{ cell: "LUT__19542" port: "in[1]" }
 }
net {
	name: "n5052"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_20/i6" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_20/i7" port: "CI" }
 }
net {
	name: "n5053"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_20/i5" port: "O" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[4]~FF" port: "D" }
 }
net {
	name: "n5054"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_20/i5" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_20/i6" port: "CI" }
 }
net {
	name: "n5055"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_20/i4" port: "O" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[3]~FF" port: "D" }
 }
net {
	name: "n5056"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_20/i4" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_20/i5" port: "CI" }
 }
net {
	name: "n5057"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_20/i3" port: "O" }
	terminal	{ cell: "LUT__19541" port: "in[1]" }
 }
net {
	name: "n5058"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_20/i3" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_20/i4" port: "CI" }
 }
net {
	name: "n5059"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_6/i12" port: "O" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[11]~FF" port: "D" }
 }
net {
	name: "n5060"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_6/i11" port: "O" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[10]~FF" port: "D" }
 }
net {
	name: "n5061"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_6/i11" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_6/i12" port: "CI" }
 }
net {
	name: "n5062"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_6/i10" port: "O" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[9]~FF" port: "D" }
 }
net {
	name: "n5063"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_6/i10" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_6/i11" port: "CI" }
 }
net {
	name: "n5064"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_6/i9" port: "O" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[8]~FF" port: "D" }
 }
net {
	name: "n5065"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_6/i9" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_6/i10" port: "CI" }
 }
net {
	name: "n5066"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_6/i8" port: "O" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[7]~FF" port: "D" }
 }
net {
	name: "n5067"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_6/i8" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_6/i9" port: "CI" }
 }
net {
	name: "n5068"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_6/i7" port: "O" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[6]~FF" port: "D" }
 }
net {
	name: "n5069"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_6/i7" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_6/i8" port: "CI" }
 }
net {
	name: "n5070"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_6/i6" port: "O" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[5]~FF" port: "D" }
 }
net {
	name: "n5071"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_6/i6" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_6/i7" port: "CI" }
 }
net {
	name: "n5072"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_6/i5" port: "O" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[4]~FF" port: "D" }
 }
net {
	name: "n5073"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_6/i5" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_6/i6" port: "CI" }
 }
net {
	name: "n5074"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_6/i4" port: "O" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[3]~FF" port: "D" }
 }
net {
	name: "n5075"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_6/i4" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_6/i5" port: "CI" }
 }
net {
	name: "n5076"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_6/i3" port: "O" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[2]~FF" port: "D" }
 }
net {
	name: "n5084"
	terminal	{ cell: "MVideoPostProcess/add_8/i11" port: "O" }
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[10]~FF" port: "D" }
 }
net {
	name: "n5085"
	terminal	{ cell: "MVideoPostProcess/add_8/i10" port: "O" }
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[9]~FF" port: "D" }
 }
net {
	name: "n5086"
	terminal	{ cell: "MVideoPostProcess/add_8/i10" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/add_8/i11" port: "CI" }
 }
net {
	name: "n5087"
	terminal	{ cell: "MVideoPostProcess/add_8/i9" port: "O" }
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[8]~FF" port: "D" }
 }
net {
	name: "n5088"
	terminal	{ cell: "MVideoPostProcess/add_8/i9" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/add_8/i10" port: "CI" }
 }
net {
	name: "n5089"
	terminal	{ cell: "MVideoPostProcess/add_8/i8" port: "O" }
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[7]~FF" port: "D" }
 }
net {
	name: "n5090"
	terminal	{ cell: "MVideoPostProcess/add_8/i8" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/add_8/i9" port: "CI" }
 }
net {
	name: "n5091"
	terminal	{ cell: "MVideoPostProcess/add_8/i7" port: "O" }
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[6]~FF" port: "D" }
 }
net {
	name: "n5092"
	terminal	{ cell: "MVideoPostProcess/add_8/i7" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/add_8/i8" port: "CI" }
 }
net {
	name: "n5093"
	terminal	{ cell: "MVideoPostProcess/add_8/i6" port: "O" }
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[5]~FF" port: "D" }
 }
net {
	name: "n5094"
	terminal	{ cell: "MVideoPostProcess/add_8/i6" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/add_8/i7" port: "CI" }
 }
net {
	name: "n5095"
	terminal	{ cell: "MVideoPostProcess/add_8/i5" port: "O" }
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[4]~FF" port: "D" }
 }
net {
	name: "n5096"
	terminal	{ cell: "MVideoPostProcess/add_8/i5" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/add_8/i6" port: "CI" }
 }
net {
	name: "n5097"
	terminal	{ cell: "MVideoPostProcess/add_8/i4" port: "O" }
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[3]~FF" port: "D" }
 }
net {
	name: "n5098"
	terminal	{ cell: "MVideoPostProcess/add_8/i4" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/add_8/i5" port: "CI" }
 }
net {
	name: "n5099"
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/add_10/i11" port: "O" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/rRA[10]~FF" port: "D" }
 }
net {
	name: "n5100"
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/add_10/i10" port: "O" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/rRA[9]~FF" port: "D" }
 }
net {
	name: "n5101"
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/add_10/i10" port: "CO" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/add_10/i11" port: "CI" }
 }
net {
	name: "n5102"
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/add_10/i9" port: "O" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/rRA[8]~FF" port: "D" }
 }
net {
	name: "n5103"
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/add_10/i9" port: "CO" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/add_10/i10" port: "CI" }
 }
net {
	name: "n5104"
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/add_10/i8" port: "O" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/rRA[7]~FF" port: "D" }
 }
net {
	name: "n5105"
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/add_10/i8" port: "CO" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/add_10/i9" port: "CI" }
 }
net {
	name: "n5106"
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/add_10/i7" port: "O" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/rRA[6]~FF" port: "D" }
 }
net {
	name: "n5107"
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/add_10/i7" port: "CO" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/add_10/i8" port: "CI" }
 }
net {
	name: "n5108"
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/add_10/i6" port: "O" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/rRA[5]~FF" port: "D" }
 }
net {
	name: "n5109"
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/add_10/i6" port: "CO" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/add_10/i7" port: "CI" }
 }
net {
	name: "n5110"
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/add_10/i5" port: "O" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/rRA[4]~FF" port: "D" }
 }
net {
	name: "n5111"
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/add_10/i5" port: "CO" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/add_10/i6" port: "CI" }
 }
net {
	name: "n5112"
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/add_10/i4" port: "O" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/rRA[3]~FF" port: "D" }
 }
net {
	name: "n5113"
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/add_10/i4" port: "CO" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/add_10/i5" port: "CI" }
 }
net {
	name: "n5114"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].mVideoFIFO/add_10/i9" port: "O" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].mVideoFIFO/rRA[8]~FF" port: "D" }
 }
net {
	name: "n5115"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].mVideoFIFO/add_10/i8" port: "O" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].mVideoFIFO/rRA[7]~FF" port: "D" }
 }
net {
	name: "n5116"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].mVideoFIFO/add_10/i8" port: "CO" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].mVideoFIFO/add_10/i9" port: "CI" }
 }
net {
	name: "n5117"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].mVideoFIFO/add_10/i7" port: "O" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].mVideoFIFO/rRA[6]~FF" port: "D" }
 }
net {
	name: "n5118"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].mVideoFIFO/add_10/i7" port: "CO" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].mVideoFIFO/add_10/i8" port: "CI" }
 }
net {
	name: "n5119"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].mVideoFIFO/add_10/i6" port: "O" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].mVideoFIFO/rRA[5]~FF" port: "D" }
 }
net {
	name: "n5120"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].mVideoFIFO/add_10/i6" port: "CO" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].mVideoFIFO/add_10/i7" port: "CI" }
 }
net {
	name: "n5121"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].mVideoFIFO/add_10/i5" port: "O" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].mVideoFIFO/rRA[4]~FF" port: "D" }
 }
net {
	name: "n5122"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].mVideoFIFO/add_10/i5" port: "CO" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].mVideoFIFO/add_10/i6" port: "CI" }
 }
net {
	name: "n5123"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].mVideoFIFO/add_10/i4" port: "O" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].mVideoFIFO/rRA[3]~FF" port: "D" }
 }
net {
	name: "n5124"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].mVideoFIFO/add_10/i4" port: "CO" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].mVideoFIFO/add_10/i5" port: "CI" }
 }
net {
	name: "n5125"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].mVideoFIFO/add_10/i3" port: "O" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].mVideoFIFO/rRA[2]~FF" port: "D" }
 }
net {
	name: "n5126"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].mVideoFIFO/add_10/i3" port: "CO" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].mVideoFIFO/add_10/i4" port: "CI" }
 }
net {
	name: "n5127"
	terminal	{ cell: "MCsiRxController/add_44/i16" port: "O" }
	terminal	{ cell: "LUT__19289" port: "in[1]" }
 }
net {
	name: "n5128"
	terminal	{ cell: "MCsiRxController/add_44/i15" port: "O" }
	terminal	{ cell: "LUT__19288" port: "in[1]" }
 }
net {
	name: "n5129"
	terminal	{ cell: "MCsiRxController/add_44/i15" port: "CO" }
	terminal	{ cell: "MCsiRxController/add_44/i16" port: "CI" }
 }
net {
	name: "n5130"
	terminal	{ cell: "MCsiRxController/add_44/i14" port: "O" }
	terminal	{ cell: "LUT__19287" port: "in[1]" }
 }
net {
	name: "n5131"
	terminal	{ cell: "MCsiRxController/add_44/i14" port: "CO" }
	terminal	{ cell: "MCsiRxController/add_44/i15" port: "CI" }
 }
net {
	name: "n5132"
	terminal	{ cell: "MCsiRxController/add_44/i13" port: "O" }
	terminal	{ cell: "LUT__19286" port: "in[1]" }
 }
net {
	name: "n5133"
	terminal	{ cell: "MCsiRxController/add_44/i13" port: "CO" }
	terminal	{ cell: "MCsiRxController/add_44/i14" port: "CI" }
 }
net {
	name: "n5134"
	terminal	{ cell: "MCsiRxController/add_44/i12" port: "O" }
	terminal	{ cell: "LUT__19285" port: "in[1]" }
 }
net {
	name: "n5135"
	terminal	{ cell: "MCsiRxController/add_44/i12" port: "CO" }
	terminal	{ cell: "MCsiRxController/add_44/i13" port: "CI" }
 }
net {
	name: "n5136"
	terminal	{ cell: "MCsiRxController/add_44/i11" port: "O" }
	terminal	{ cell: "LUT__19284" port: "in[1]" }
 }
net {
	name: "n5137"
	terminal	{ cell: "MCsiRxController/add_44/i11" port: "CO" }
	terminal	{ cell: "MCsiRxController/add_44/i12" port: "CI" }
 }
net {
	name: "n5138"
	terminal	{ cell: "MCsiRxController/add_44/i10" port: "O" }
	terminal	{ cell: "LUT__19283" port: "in[1]" }
 }
net {
	name: "n5139"
	terminal	{ cell: "MCsiRxController/add_44/i10" port: "CO" }
	terminal	{ cell: "MCsiRxController/add_44/i11" port: "CI" }
 }
net {
	name: "n5140"
	terminal	{ cell: "MCsiRxController/add_44/i9" port: "O" }
	terminal	{ cell: "LUT__19282" port: "in[1]" }
 }
net {
	name: "n5141"
	terminal	{ cell: "MCsiRxController/add_44/i9" port: "CO" }
	terminal	{ cell: "MCsiRxController/add_44/i10" port: "CI" }
 }
net {
	name: "n5142"
	terminal	{ cell: "MCsiRxController/add_44/i8" port: "O" }
	terminal	{ cell: "LUT__19281" port: "in[1]" }
 }
net {
	name: "n5143"
	terminal	{ cell: "MCsiRxController/add_44/i8" port: "CO" }
	terminal	{ cell: "MCsiRxController/add_44/i9" port: "CI" }
 }
net {
	name: "n5144"
	terminal	{ cell: "MCsiRxController/add_44/i7" port: "O" }
	terminal	{ cell: "LUT__19280" port: "in[1]" }
 }
net {
	name: "n5145"
	terminal	{ cell: "MCsiRxController/add_44/i7" port: "CO" }
	terminal	{ cell: "MCsiRxController/add_44/i8" port: "CI" }
 }
net {
	name: "n5146"
	terminal	{ cell: "MCsiRxController/add_44/i6" port: "O" }
	terminal	{ cell: "LUT__19279" port: "in[1]" }
 }
net {
	name: "n5147"
	terminal	{ cell: "MCsiRxController/add_44/i6" port: "CO" }
	terminal	{ cell: "MCsiRxController/add_44/i7" port: "CI" }
 }
net {
	name: "n5148"
	terminal	{ cell: "MCsiRxController/add_44/i5" port: "O" }
	terminal	{ cell: "LUT__19278" port: "in[1]" }
 }
net {
	name: "n5149"
	terminal	{ cell: "MCsiRxController/add_44/i5" port: "CO" }
	terminal	{ cell: "MCsiRxController/add_44/i6" port: "CI" }
 }
net {
	name: "n5150"
	terminal	{ cell: "MCsiRxController/add_44/i4" port: "O" }
	terminal	{ cell: "LUT__19277" port: "in[1]" }
 }
net {
	name: "n5151"
	terminal	{ cell: "MCsiRxController/add_44/i4" port: "CO" }
	terminal	{ cell: "MCsiRxController/add_44/i5" port: "CI" }
 }
net {
	name: "n5152"
	terminal	{ cell: "MCsiRxController/add_44/i3" port: "O" }
	terminal	{ cell: "LUT__19276" port: "in[1]" }
 }
net {
	name: "n5153"
	terminal	{ cell: "MCsiRxController/add_44/i3" port: "CO" }
	terminal	{ cell: "MCsiRxController/add_44/i4" port: "CI" }
 }
net {
	name: "n5154"
	terminal	{ cell: "MCsiRxController/add_44/i2" port: "O" }
	terminal	{ cell: "LUT__19275" port: "in[1]" }
 }
net {
	name: "n5155"
	terminal	{ cell: "MCsiRxController/add_44/i2" port: "CO" }
	terminal	{ cell: "MCsiRxController/add_44/i3" port: "CI" }
 }
net {
	name: "MipiDphyRx1_RST0_N"
	terminal	{ cell: "MipiDphyRx1_RESET_N~FF" port: "Q" }
	terminal	{ cell: "MipiDphyRx1_RESET_N" port: "outpad" }
	terminal	{ cell: "MipiDphyRx1_RST0_N" port: "out" }
	terminal	{ cell: "la0_probe1[0]~FF" port: "SR" }
	terminal	{ cell: "la0_probe5~FF" port: "SR" }
	terminal	{ cell: "la0_probe4[0]~FF" port: "SR" }
	terminal	{ cell: "la0_probe0[0]~FF" port: "SR" }
	terminal	{ cell: "la0_probe6~FF" port: "SR" }
	terminal	{ cell: "la0_probe8~FF" port: "SR" }
	terminal	{ cell: "la0_probe7~FF" port: "SR" }
	terminal	{ cell: "la0_probe3~FF" port: "SR" }
	terminal	{ cell: "la0_probe9~FF" port: "SR" }
	terminal	{ cell: "la0_probe2~FF" port: "SR" }
	terminal	{ cell: "la0_probe17~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rHsPixel[0]~FF" port: "SR" }
	terminal	{ cell: "la0_probe16[0]~FF" port: "SR" }
	terminal	{ cell: "la0_probe13[0]~FF" port: "SR" }
	terminal	{ cell: "la0_probe12[0]~FF" port: "SR" }
	terminal	{ cell: "la0_probe15[0]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rHsValid~FF" port: "SR" }
	terminal	{ cell: "la0_probe11[0]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rHsPixel[1]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rHsPixel[2]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rHsPixel[3]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rHsPixel[4]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rHsPixel[5]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rHsPixel[6]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rHsPixel[7]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rHsPixel[8]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rHsPixel[9]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rHsPixel[10]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rHsPixel[11]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rHsPixel[12]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rHsPixel[13]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rHsPixel[14]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rHsPixel[15]~FF" port: "SR" }
	terminal	{ cell: "la0_probe16[1]~FF" port: "SR" }
	terminal	{ cell: "la0_probe16[2]~FF" port: "SR" }
	terminal	{ cell: "la0_probe16[3]~FF" port: "SR" }
	terminal	{ cell: "la0_probe16[4]~FF" port: "SR" }
	terminal	{ cell: "la0_probe16[5]~FF" port: "SR" }
	terminal	{ cell: "la0_probe13[1]~FF" port: "SR" }
	terminal	{ cell: "la0_probe13[2]~FF" port: "SR" }
	terminal	{ cell: "la0_probe13[3]~FF" port: "SR" }
	terminal	{ cell: "la0_probe13[4]~FF" port: "SR" }
	terminal	{ cell: "la0_probe13[5]~FF" port: "SR" }
	terminal	{ cell: "la0_probe13[6]~FF" port: "SR" }
	terminal	{ cell: "la0_probe13[7]~FF" port: "SR" }
	terminal	{ cell: "la0_probe13[8]~FF" port: "SR" }
	terminal	{ cell: "la0_probe13[9]~FF" port: "SR" }
	terminal	{ cell: "la0_probe13[10]~FF" port: "SR" }
	terminal	{ cell: "la0_probe13[11]~FF" port: "SR" }
	terminal	{ cell: "la0_probe13[12]~FF" port: "SR" }
	terminal	{ cell: "la0_probe13[13]~FF" port: "SR" }
	terminal	{ cell: "la0_probe13[14]~FF" port: "SR" }
	terminal	{ cell: "la0_probe13[15]~FF" port: "SR" }
	terminal	{ cell: "la0_probe12[1]~FF" port: "SR" }
	terminal	{ cell: "la0_probe12[2]~FF" port: "SR" }
	terminal	{ cell: "la0_probe12[3]~FF" port: "SR" }
	terminal	{ cell: "la0_probe12[4]~FF" port: "SR" }
	terminal	{ cell: "la0_probe12[5]~FF" port: "SR" }
	terminal	{ cell: "la0_probe12[6]~FF" port: "SR" }
	terminal	{ cell: "la0_probe12[7]~FF" port: "SR" }
	terminal	{ cell: "la0_probe15[1]~FF" port: "SR" }
	terminal	{ cell: "la0_probe15[2]~FF" port: "SR" }
	terminal	{ cell: "la0_probe15[3]~FF" port: "SR" }
	terminal	{ cell: "la0_probe15[4]~FF" port: "SR" }
	terminal	{ cell: "la0_probe15[5]~FF" port: "SR" }
	terminal	{ cell: "la0_probe15[6]~FF" port: "SR" }
	terminal	{ cell: "la0_probe15[7]~FF" port: "SR" }
	terminal	{ cell: "la0_probe15[8]~FF" port: "SR" }
	terminal	{ cell: "la0_probe15[9]~FF" port: "SR" }
	terminal	{ cell: "la0_probe15[10]~FF" port: "SR" }
	terminal	{ cell: "la0_probe15[11]~FF" port: "SR" }
	terminal	{ cell: "la0_probe15[12]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].mVideoFIFO/rRA[0]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].mVideoFIFO/rORP[0]~FF" port: "SR" }
	terminal	{ cell: "la0_probe14[0]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].mVideoFIFO/rWA[0]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/wFtiEmp[0]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].mVideoFIFO/rRA[1]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].mVideoFIFO/rRA[2]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].mVideoFIFO/rRA[3]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].mVideoFIFO/rRA[4]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].mVideoFIFO/rRA[5]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].mVideoFIFO/rRA[6]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].mVideoFIFO/rRA[7]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].mVideoFIFO/rRA[8]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].mVideoFIFO/rORP[1]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].mVideoFIFO/rORP[2]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].mVideoFIFO/rORP[3]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].mVideoFIFO/rORP[4]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].mVideoFIFO/rORP[5]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].mVideoFIFO/rORP[6]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].mVideoFIFO/rORP[7]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].mVideoFIFO/rORP[8]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].mVideoFIFO/rWA[1]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].mVideoFIFO/rWA[2]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].mVideoFIFO/rWA[3]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].mVideoFIFO/rWA[4]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].mVideoFIFO/rWA[5]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].mVideoFIFO/rWA[6]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].mVideoFIFO/rWA[7]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].mVideoFIFO/rWA[8]~FF" port: "SR" }
	terminal	{ cell: "la0_probe11[1]~FF" port: "SR" }
	terminal	{ cell: "wCdcFifoFull~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rWA[0]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rWA[1]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rWA[2]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rWA[3]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rWA[4]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rWA[5]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rWA[6]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rWA[7]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rWA[8]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rWA[9]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rWA[10]~FF" port: "SR" }
	terminal	{ cell: "la0_probe4[1]~FF" port: "SR" }
	terminal	{ cell: "la0_probe4[2]~FF" port: "SR" }
	terminal	{ cell: "la0_probe4[3]~FF" port: "SR" }
	terminal	{ cell: "la0_probe4[4]~FF" port: "SR" }
	terminal	{ cell: "la0_probe4[5]~FF" port: "SR" }
	terminal	{ cell: "la0_probe4[6]~FF" port: "SR" }
	terminal	{ cell: "la0_probe4[7]~FF" port: "SR" }
	terminal	{ cell: "la0_probe1[1]~FF" port: "SR" }
	terminal	{ cell: "la0_probe1[2]~FF" port: "SR" }
	terminal	{ cell: "la0_probe1[3]~FF" port: "SR" }
	terminal	{ cell: "la0_probe1[4]~FF" port: "SR" }
	terminal	{ cell: "la0_probe1[5]~FF" port: "SR" }
	terminal	{ cell: "la0_probe1[6]~FF" port: "SR" }
	terminal	{ cell: "la0_probe1[7]~FF" port: "SR" }
	terminal	{ cell: "la0_probe0[1]~FF" port: "SR" }
	terminal	{ cell: "la0_probe0[2]~FF" port: "SR" }
	terminal	{ cell: "la0_probe0[3]~FF" port: "SR" }
	terminal	{ cell: "la0_probe0[4]~FF" port: "SR" }
	terminal	{ cell: "la0_probe0[5]~FF" port: "SR" }
	terminal	{ cell: "la0_probe0[6]~FF" port: "SR" }
	terminal	{ cell: "la0_probe0[7]~FF" port: "SR" }
	terminal	{ cell: "la0_probe0[8]~FF" port: "SR" }
	terminal	{ cell: "la0_probe0[9]~FF" port: "SR" }
	terminal	{ cell: "la0_probe0[10]~FF" port: "SR" }
	terminal	{ cell: "la0_probe0[11]~FF" port: "SR" }
	terminal	{ cell: "la0_probe0[12]~FF" port: "SR" }
	terminal	{ cell: "la0_probe0[13]~FF" port: "SR" }
	terminal	{ cell: "la0_probe0[14]~FF" port: "SR" }
	terminal	{ cell: "la0_probe0[15]~FF" port: "SR" }
 }
net {
	name: "oAdv7511SdaOe"
	terminal	{ cell: "oAdv7511SdaOe~FF" port: "Q" }
	terminal	{ cell: "oAdv7511SdaOe" port: "out" }
	terminal	{ cell: "LUT__19330" port: "in[1]" }
	terminal	{ cell: "LUT__19332" port: "in[1]" }
	terminal	{ cell: "LUT__19335" port: "in[1]" }
	terminal	{ cell: "LUT__19340" port: "in[1]" }
	terminal	{ cell: "LUT__19341" port: "in[1]" }
	terminal	{ cell: "LUT__19462" port: "in[0]" }
 }
net {
	name: "oAdv7511SclOe"
	terminal	{ cell: "oAdv7511SclOe~FF" port: "Q" }
	terminal	{ cell: "oAdv7511SclOe" port: "out" }
	terminal	{ cell: "LUT__19320" port: "in[0]" }
	terminal	{ cell: "LUT__19349" port: "in[0]" }
 }
net {
	name: "oLed[5]"
	terminal	{ cell: "LUT__19046" port: "out" }
	terminal	{ cell: "oLed[5]" port: "outpad" }
	terminal	{ cell: "MipiDphyRx1_RESET_N~FF" port: "D" }
	terminal	{ cell: "rFRST~FF" port: "D" }
	terminal	{ cell: "rBRST~FF" port: "D" }
	terminal	{ cell: "rVRST~FF" port: "D" }
	terminal	{ cell: "rnVRST~FF" port: "D" }
 }
net {
	name: "jtag_inst2_TDO"
	terminal	{ cell: "edb_top_inst/LUT__5779" port: "out" }
	terminal	{ cell: "jtag_inst2_TDO" port: "outpad" }
 }
net {
	name: "MCsiRxController/n313"
	terminal	{ cell: "LUT__19047" port: "out" }
	terminal	{ cell: "la0_probe0[0]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/n112"
	terminal	{ cell: "LUT__19049" port: "out" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rHsPixel[0]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/n871"
	terminal	{ cell: "LUT__19050" port: "out" }
	terminal	{ cell: "la0_probe16[0]~FF" port: "CE" }
	terminal	{ cell: "la0_probe13[0]~FF" port: "CE" }
	terminal	{ cell: "la0_probe16[1]~FF" port: "CE" }
	terminal	{ cell: "la0_probe16[2]~FF" port: "CE" }
	terminal	{ cell: "la0_probe16[3]~FF" port: "CE" }
	terminal	{ cell: "la0_probe16[4]~FF" port: "CE" }
	terminal	{ cell: "la0_probe16[5]~FF" port: "CE" }
	terminal	{ cell: "la0_probe13[1]~FF" port: "CE" }
	terminal	{ cell: "la0_probe13[2]~FF" port: "CE" }
	terminal	{ cell: "la0_probe13[3]~FF" port: "CE" }
	terminal	{ cell: "la0_probe13[4]~FF" port: "CE" }
	terminal	{ cell: "la0_probe13[5]~FF" port: "CE" }
	terminal	{ cell: "la0_probe13[6]~FF" port: "CE" }
	terminal	{ cell: "la0_probe13[7]~FF" port: "CE" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/n869"
	terminal	{ cell: "LUT__19051" port: "out" }
	terminal	{ cell: "la0_probe12[0]~FF" port: "CE" }
	terminal	{ cell: "la0_probe13[8]~FF" port: "CE" }
	terminal	{ cell: "la0_probe13[9]~FF" port: "CE" }
	terminal	{ cell: "la0_probe13[10]~FF" port: "CE" }
	terminal	{ cell: "la0_probe13[11]~FF" port: "CE" }
	terminal	{ cell: "la0_probe13[12]~FF" port: "CE" }
	terminal	{ cell: "la0_probe13[13]~FF" port: "CE" }
	terminal	{ cell: "la0_probe13[14]~FF" port: "CE" }
	terminal	{ cell: "la0_probe13[15]~FF" port: "CE" }
	terminal	{ cell: "la0_probe12[1]~FF" port: "CE" }
	terminal	{ cell: "la0_probe12[2]~FF" port: "CE" }
	terminal	{ cell: "la0_probe12[3]~FF" port: "CE" }
	terminal	{ cell: "la0_probe12[4]~FF" port: "CE" }
	terminal	{ cell: "la0_probe12[5]~FF" port: "CE" }
	terminal	{ cell: "la0_probe12[6]~FF" port: "CE" }
	terminal	{ cell: "la0_probe12[7]~FF" port: "CE" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/n159"
	terminal	{ cell: "LUT__19052" port: "out" }
	terminal	{ cell: "la0_probe15[0]~FF" port: "D" }
 }
net {
	name: "ceg_net30"
	terminal	{ cell: "LUT__19053" port: "out" }
	terminal	{ cell: "la0_probe15[0]~FF" port: "CE" }
	terminal	{ cell: "la0_probe15[1]~FF" port: "CE" }
	terminal	{ cell: "la0_probe15[2]~FF" port: "CE" }
	terminal	{ cell: "la0_probe15[3]~FF" port: "CE" }
	terminal	{ cell: "la0_probe15[4]~FF" port: "CE" }
	terminal	{ cell: "la0_probe15[5]~FF" port: "CE" }
	terminal	{ cell: "la0_probe15[6]~FF" port: "CE" }
	terminal	{ cell: "la0_probe15[7]~FF" port: "CE" }
	terminal	{ cell: "la0_probe15[8]~FF" port: "CE" }
	terminal	{ cell: "la0_probe15[9]~FF" port: "CE" }
	terminal	{ cell: "la0_probe15[10]~FF" port: "CE" }
	terminal	{ cell: "la0_probe15[11]~FF" port: "CE" }
	terminal	{ cell: "la0_probe15[12]~FF" port: "CE" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/n79"
	terminal	{ cell: "LUT__19083" port: "out" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rHsValid~FF" port: "D" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/n78"
	terminal	{ cell: "LUT__19084" port: "out" }
	terminal	{ cell: "la0_probe11[0]~FF" port: "D" }
 }
net {
	name: "ceg_net35"
	terminal	{ cell: "LUT__19085" port: "out" }
	terminal	{ cell: "la0_probe11[0]~FF" port: "CE" }
	terminal	{ cell: "la0_probe11[1]~FF" port: "CE" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/n111"
	terminal	{ cell: "LUT__19086" port: "out" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rHsPixel[1]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/n110"
	terminal	{ cell: "LUT__19087" port: "out" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rHsPixel[2]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/n109"
	terminal	{ cell: "LUT__19088" port: "out" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rHsPixel[3]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/n108"
	terminal	{ cell: "LUT__19089" port: "out" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rHsPixel[4]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/n107"
	terminal	{ cell: "LUT__19090" port: "out" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rHsPixel[5]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/n106"
	terminal	{ cell: "LUT__19091" port: "out" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rHsPixel[6]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/n105"
	terminal	{ cell: "LUT__19092" port: "out" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rHsPixel[7]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/n104"
	terminal	{ cell: "LUT__19093" port: "out" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rHsPixel[8]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/n103"
	terminal	{ cell: "LUT__19094" port: "out" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rHsPixel[9]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/n102"
	terminal	{ cell: "LUT__19095" port: "out" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rHsPixel[10]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/n101"
	terminal	{ cell: "LUT__19096" port: "out" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rHsPixel[11]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/n100"
	terminal	{ cell: "LUT__19097" port: "out" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rHsPixel[12]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/n99"
	terminal	{ cell: "LUT__19098" port: "out" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rHsPixel[13]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/n98"
	terminal	{ cell: "LUT__19099" port: "out" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rHsPixel[14]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/n97"
	terminal	{ cell: "LUT__19100" port: "out" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rHsPixel[15]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/n158"
	terminal	{ cell: "LUT__19101" port: "out" }
	terminal	{ cell: "la0_probe15[1]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/n157"
	terminal	{ cell: "LUT__19103" port: "out" }
	terminal	{ cell: "la0_probe15[2]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/n156"
	terminal	{ cell: "LUT__19104" port: "out" }
	terminal	{ cell: "la0_probe15[3]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/n155"
	terminal	{ cell: "LUT__19106" port: "out" }
	terminal	{ cell: "la0_probe15[4]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/n154"
	terminal	{ cell: "LUT__19107" port: "out" }
	terminal	{ cell: "la0_probe15[5]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/n153"
	terminal	{ cell: "LUT__19110" port: "out" }
	terminal	{ cell: "la0_probe15[6]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/n152"
	terminal	{ cell: "LUT__19111" port: "out" }
	terminal	{ cell: "la0_probe15[7]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/n151"
	terminal	{ cell: "LUT__19113" port: "out" }
	terminal	{ cell: "la0_probe15[8]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/n150"
	terminal	{ cell: "LUT__19114" port: "out" }
	terminal	{ cell: "la0_probe15[9]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/n149"
	terminal	{ cell: "LUT__19116" port: "out" }
	terminal	{ cell: "la0_probe15[10]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/n148"
	terminal	{ cell: "LUT__19118" port: "out" }
	terminal	{ cell: "la0_probe15[11]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/n147"
	terminal	{ cell: "LUT__19119" port: "out" }
	terminal	{ cell: "la0_probe15[12]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/genblk1[0].mVideoFIFO/qRE"
	terminal	{ cell: "LUT__19126" port: "out" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].mVideoFIFO/rRA[0]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].mVideoFIFO/rRA[1]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].mVideoFIFO/rRA[2]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].mVideoFIFO/rRA[3]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].mVideoFIFO/rRA[4]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].mVideoFIFO/rRA[5]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].mVideoFIFO/rRA[6]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].mVideoFIFO/rRA[7]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].mVideoFIFO/rRA[8]~FF" port: "CE" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/genblk1[0].mVideoFIFO/qRVD"
	terminal	{ cell: "LUT__19132" port: "out" }
	terminal	{ cell: "la0_probe14[0]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/genblk1[0].mVideoFIFO/equal_33/n17"
	terminal	{ cell: "LUT__19125" port: "out" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/wFtiEmp[0]~FF" port: "D" }
	terminal	{ cell: "LUT__19126" port: "in[2]" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/genblk1[0].mVideoFIFO/n264"
	terminal	{ cell: "LUT__19133" port: "out" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].mVideoFIFO/rWA[1]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/genblk1[0].mVideoFIFO/n269"
	terminal	{ cell: "LUT__19134" port: "out" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].mVideoFIFO/rWA[2]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/genblk1[0].mVideoFIFO/n274"
	terminal	{ cell: "LUT__19135" port: "out" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].mVideoFIFO/rWA[3]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/genblk1[0].mVideoFIFO/n279"
	terminal	{ cell: "LUT__19137" port: "out" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].mVideoFIFO/rWA[4]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/genblk1[0].mVideoFIFO/n284"
	terminal	{ cell: "LUT__19138" port: "out" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].mVideoFIFO/rWA[5]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/genblk1[0].mVideoFIFO/n289"
	terminal	{ cell: "LUT__19139" port: "out" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].mVideoFIFO/rWA[6]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/genblk1[0].mVideoFIFO/n294"
	terminal	{ cell: "LUT__19141" port: "out" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].mVideoFIFO/rWA[7]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/genblk1[0].mVideoFIFO/n299"
	terminal	{ cell: "LUT__19142" port: "out" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].mVideoFIFO/rWA[8]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/n77"
	terminal	{ cell: "LUT__19143" port: "out" }
	terminal	{ cell: "la0_probe11[1]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rRA[0]"
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rRA[0]_2~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rRA[0]_2~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rORP[0]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$2" port: "RADDR[12]" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$12" port: "RADDR[12]" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$b12" port: "RADDR[12]" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$c1" port: "RADDR[12]" }
	terminal	{ cell: "LUT__19147" port: "in[0]" }
	terminal	{ cell: "LUT__19151" port: "in[0]" }
	terminal	{ cell: "LUT__19152" port: "in[0]" }
	terminal	{ cell: "LUT__19169" port: "in[3]" }
	terminal	{ cell: "LUT__19198" port: "in[1]" }
	terminal	{ cell: "LUT__19201" port: "in[0]" }
 }
net {
	name: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/qRE"
	terminal	{ cell: "LUT__19173" port: "out" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rRA[0]_2~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rRA[1]_2~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rRA[2]_2~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rRA[3]_2~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rRA[4]_2~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rRA[5]_2~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rRA[6]_2~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rRA[7]_2~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rRA[8]_2~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rRA[9]_2~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rRA[10]_2~FF" port: "CE" }
 }
net {
	name: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/qFullAllmost"
	terminal	{ cell: "LUT__19193" port: "out" }
	terminal	{ cell: "wCdcFifoFull~FF" port: "D" }
 }
net {
	name: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/qRVd"
	terminal	{ cell: "LUT__19200" port: "out" }
	terminal	{ cell: "MCsiRxController/wCdcFifoRvd[0]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/qEmp"
	terminal	{ cell: "LUT__19172" port: "out" }
	terminal	{ cell: "MCsiRxController/wCdcFifoEmp[0]~FF" port: "D" }
	terminal	{ cell: "LUT__19173" port: "in[2]" }
 }
net {
	name: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rRA[1]"
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rRA[1]_2~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rORP[1]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$2" port: "RADDR[8]" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$12" port: "RADDR[8]" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$b12" port: "RADDR[8]" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$c1" port: "RADDR[8]" }
	terminal	{ cell: "LUT__19147" port: "in[1]" }
	terminal	{ cell: "LUT__19151" port: "in[1]" }
	terminal	{ cell: "LUT__19152" port: "in[1]" }
	terminal	{ cell: "LUT__19166" port: "in[1]" }
	terminal	{ cell: "LUT__19169" port: "in[0]" }
	terminal	{ cell: "LUT__19194" port: "in[1]" }
	terminal	{ cell: "LUT__19201" port: "in[1]" }
 }
net {
	name: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rRA[2]"
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rRA[2]_2~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rORP[2]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$2" port: "RADDR[9]" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$12" port: "RADDR[9]" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$b12" port: "RADDR[9]" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$c1" port: "RADDR[9]" }
	terminal	{ cell: "LUT__19147" port: "in[2]" }
	terminal	{ cell: "LUT__19152" port: "in[2]" }
	terminal	{ cell: "LUT__19167" port: "in[0]" }
	terminal	{ cell: "LUT__19170" port: "in[1]" }
	terminal	{ cell: "LUT__19176" port: "in[0]" }
	terminal	{ cell: "LUT__19197" port: "in[1]" }
 }
net {
	name: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rRA[3]"
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rRA[3]_2~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rORP[3]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$2" port: "RADDR[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$12" port: "RADDR[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$b12" port: "RADDR[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$c1" port: "RADDR[0]" }
	terminal	{ cell: "LUT__19148" port: "in[2]" }
	terminal	{ cell: "LUT__19149" port: "in[0]" }
	terminal	{ cell: "LUT__19154" port: "in[0]" }
	terminal	{ cell: "LUT__19167" port: "in[2]" }
	terminal	{ cell: "LUT__19176" port: "in[1]" }
	terminal	{ cell: "LUT__19189" port: "in[2]" }
	terminal	{ cell: "LUT__19190" port: "in[1]" }
	terminal	{ cell: "LUT__19198" port: "in[3]" }
	terminal	{ cell: "LUT__19202" port: "in[0]" }
	terminal	{ cell: "LUT__19203" port: "in[0]" }
 }
net {
	name: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rRA[4]"
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rRA[4]_2~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rORP[4]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$2" port: "RADDR[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$12" port: "RADDR[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$b12" port: "RADDR[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$c1" port: "RADDR[1]" }
	terminal	{ cell: "LUT__19146" port: "in[0]" }
	terminal	{ cell: "LUT__19149" port: "in[1]" }
	terminal	{ cell: "LUT__19154" port: "in[1]" }
	terminal	{ cell: "LUT__19180" port: "in[0]" }
	terminal	{ cell: "LUT__19195" port: "in[1]" }
	terminal	{ cell: "LUT__19203" port: "in[2]" }
 }
net {
	name: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rRA[5]"
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rRA[5]_2~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rORP[5]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$2" port: "RADDR[2]" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$12" port: "RADDR[2]" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$b12" port: "RADDR[2]" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$c1" port: "RADDR[2]" }
	terminal	{ cell: "LUT__19144" port: "in[0]" }
	terminal	{ cell: "LUT__19145" port: "in[0]" }
	terminal	{ cell: "LUT__19154" port: "in[2]" }
	terminal	{ cell: "LUT__19180" port: "in[1]" }
	terminal	{ cell: "LUT__19188" port: "in[0]" }
	terminal	{ cell: "LUT__19200" port: "in[1]" }
	terminal	{ cell: "LUT__19204" port: "in[0]" }
 }
net {
	name: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rRA[6]"
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rRA[6]_2~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rORP[6]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$2" port: "RADDR[3]" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$12" port: "RADDR[3]" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$b12" port: "RADDR[3]" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$c1" port: "RADDR[3]" }
	terminal	{ cell: "LUT__19144" port: "in[2]" }
	terminal	{ cell: "LUT__19145" port: "in[1]" }
	terminal	{ cell: "LUT__19155" port: "in[0]" }
	terminal	{ cell: "LUT__19163" port: "in[0]" }
	terminal	{ cell: "LUT__19179" port: "in[0]" }
	terminal	{ cell: "LUT__19188" port: "in[1]" }
	terminal	{ cell: "LUT__19196" port: "in[1]" }
	terminal	{ cell: "LUT__19205" port: "in[2]" }
 }
net {
	name: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rRA[7]"
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rRA[7]_2~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rORP[7]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$2" port: "RADDR[4]" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$12" port: "RADDR[4]" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$b12" port: "RADDR[4]" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$c1" port: "RADDR[4]" }
	terminal	{ cell: "LUT__19155" port: "in[1]" }
	terminal	{ cell: "LUT__19159" port: "in[0]" }
	terminal	{ cell: "LUT__19160" port: "in[0]" }
	terminal	{ cell: "LUT__19177" port: "in[0]" }
	terminal	{ cell: "LUT__19194" port: "in[3]" }
	terminal	{ cell: "LUT__19206" port: "in[0]" }
	terminal	{ cell: "LUT__19207" port: "in[0]" }
 }
net {
	name: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rRA[8]"
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rRA[8]_2~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rORP[8]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$2" port: "RADDR[5]" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$12" port: "RADDR[5]" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$b12" port: "RADDR[5]" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$c1" port: "RADDR[5]" }
	terminal	{ cell: "LUT__19155" port: "in[2]" }
	terminal	{ cell: "LUT__19159" port: "in[2]" }
	terminal	{ cell: "LUT__19160" port: "in[1]" }
	terminal	{ cell: "LUT__19175" port: "in[0]" }
	terminal	{ cell: "LUT__19185" port: "in[0]" }
	terminal	{ cell: "LUT__19197" port: "in[3]" }
	terminal	{ cell: "LUT__19207" port: "in[2]" }
 }
net {
	name: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rRA[9]"
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rRA[9]_2~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rORP[9]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$2" port: "RADDR[6]" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$12" port: "RADDR[6]" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$b12" port: "RADDR[6]" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$c1" port: "RADDR[6]" }
	terminal	{ cell: "LUT__19156" port: "in[0]" }
	terminal	{ cell: "LUT__19161" port: "in[0]" }
	terminal	{ cell: "LUT__19195" port: "in[3]" }
	terminal	{ cell: "LUT__19208" port: "in[3]" }
 }
net {
	name: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rRA[10]"
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rRA[10]_2~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rORP[10]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$2" port: "RADDR[7]" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$12" port: "RADDR[7]" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$b12" port: "RADDR[7]" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$c1" port: "RADDR[7]" }
	terminal	{ cell: "LUT__19157" port: "in[0]" }
	terminal	{ cell: "LUT__19196" port: "in[3]" }
	terminal	{ cell: "LUT__19209" port: "in[0]" }
 }
net {
	name: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/n527"
	terminal	{ cell: "LUT__19201" port: "out" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rRA[1]_2~FF" port: "D" }
 }
net {
	name: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/n532"
	terminal	{ cell: "LUT__19152" port: "out" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rRA[2]_2~FF" port: "D" }
	terminal	{ cell: "LUT__19153" port: "in[1]" }
 }
net {
	name: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/n537"
	terminal	{ cell: "LUT__19202" port: "out" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rRA[3]_2~FF" port: "D" }
 }
net {
	name: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/n542"
	terminal	{ cell: "LUT__19203" port: "out" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rRA[4]_2~FF" port: "D" }
 }
net {
	name: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/n547"
	terminal	{ cell: "LUT__19204" port: "out" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rRA[5]_2~FF" port: "D" }
 }
net {
	name: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/n552"
	terminal	{ cell: "LUT__19205" port: "out" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rRA[6]_2~FF" port: "D" }
 }
net {
	name: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/n557"
	terminal	{ cell: "LUT__19206" port: "out" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rRA[7]_2~FF" port: "D" }
 }
net {
	name: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/n562"
	terminal	{ cell: "LUT__19207" port: "out" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rRA[8]_2~FF" port: "D" }
 }
net {
	name: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/n567"
	terminal	{ cell: "LUT__19208" port: "out" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rRA[9]_2~FF" port: "D" }
 }
net {
	name: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/n572"
	terminal	{ cell: "LUT__19209" port: "out" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rRA[10]_2~FF" port: "D" }
 }
net {
	name: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/n472"
	terminal	{ cell: "LUT__19210" port: "out" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rWA[1]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/n477"
	terminal	{ cell: "LUT__19211" port: "out" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rWA[2]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/n482"
	terminal	{ cell: "LUT__19212" port: "out" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rWA[3]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/n487"
	terminal	{ cell: "LUT__19214" port: "out" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rWA[4]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/n492"
	terminal	{ cell: "LUT__19215" port: "out" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rWA[5]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/n497"
	terminal	{ cell: "LUT__19216" port: "out" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rWA[6]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/n502"
	terminal	{ cell: "LUT__19217" port: "out" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rWA[7]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/n507"
	terminal	{ cell: "LUT__19219" port: "out" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rWA[8]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/n512"
	terminal	{ cell: "LUT__19220" port: "out" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rWA[9]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/n517"
	terminal	{ cell: "LUT__19221" port: "out" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rWA[10]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/genblk2[0].mVideoFIFO/qRE"
	terminal	{ cell: "LUT__19234" port: "out" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/rRA[0]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/rRA[1]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/rRA[2]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/rRA[3]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/rRA[4]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/rRA[5]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/rRA[6]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/rRA[7]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/rRA[8]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/rRA[9]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/rRA[10]~FF" port: "CE" }
 }
net {
	name: "MCsiRxController/genblk2[0].mVideoFIFO/qFullAllmost"
	terminal	{ cell: "LUT__19255" port: "out" }
	terminal	{ cell: "MCsiRxController/wFtifull[0]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/genblk2[0].mVideoFIFO/qRVD"
	terminal	{ cell: "LUT__19262" port: "out" }
	terminal	{ cell: "wVideoVd~FF" port: "D" }
 }
net {
	name: "MCsiRxController/genblk2[0].mVideoFIFO/equal_75/n21"
	terminal	{ cell: "LUT__19233" port: "out" }
	terminal	{ cell: "MCsiRxController/wFtiEmp[0]~FF" port: "D" }
	terminal	{ cell: "LUT__19234" port: "in[2]" }
 }
net {
	name: "MCsiRxController/genblk2[0].mVideoFIFO/n488"
	terminal	{ cell: "LUT__19263" port: "out" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/rWA[1]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/genblk2[0].mVideoFIFO/n493"
	terminal	{ cell: "LUT__19264" port: "out" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/rWA[2]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/genblk2[0].mVideoFIFO/n498"
	terminal	{ cell: "LUT__19265" port: "out" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/rWA[3]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/genblk2[0].mVideoFIFO/n503"
	terminal	{ cell: "LUT__19267" port: "out" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/rWA[4]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/genblk2[0].mVideoFIFO/n508"
	terminal	{ cell: "LUT__19268" port: "out" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/rWA[5]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/genblk2[0].mVideoFIFO/n513"
	terminal	{ cell: "LUT__19269" port: "out" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/rWA[6]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/genblk2[0].mVideoFIFO/n518"
	terminal	{ cell: "LUT__19271" port: "out" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/rWA[7]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/genblk2[0].mVideoFIFO/n523"
	terminal	{ cell: "LUT__19272" port: "out" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/rWA[8]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/genblk2[0].mVideoFIFO/n528"
	terminal	{ cell: "LUT__19273" port: "out" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/rWA[9]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/genblk2[0].mVideoFIFO/n533"
	terminal	{ cell: "LUT__19274" port: "out" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/rWA[10]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/n312"
	terminal	{ cell: "LUT__19275" port: "out" }
	terminal	{ cell: "la0_probe0[1]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/n311"
	terminal	{ cell: "LUT__19276" port: "out" }
	terminal	{ cell: "la0_probe0[2]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/n310"
	terminal	{ cell: "LUT__19277" port: "out" }
	terminal	{ cell: "la0_probe0[3]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/n309"
	terminal	{ cell: "LUT__19278" port: "out" }
	terminal	{ cell: "la0_probe0[4]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/n308"
	terminal	{ cell: "LUT__19279" port: "out" }
	terminal	{ cell: "la0_probe0[5]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/n307"
	terminal	{ cell: "LUT__19280" port: "out" }
	terminal	{ cell: "la0_probe0[6]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/n306"
	terminal	{ cell: "LUT__19281" port: "out" }
	terminal	{ cell: "la0_probe0[7]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/n305"
	terminal	{ cell: "LUT__19282" port: "out" }
	terminal	{ cell: "la0_probe0[8]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/n304"
	terminal	{ cell: "LUT__19283" port: "out" }
	terminal	{ cell: "la0_probe0[9]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/n303"
	terminal	{ cell: "LUT__19284" port: "out" }
	terminal	{ cell: "la0_probe0[10]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/n302"
	terminal	{ cell: "LUT__19285" port: "out" }
	terminal	{ cell: "la0_probe0[11]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/n301"
	terminal	{ cell: "LUT__19286" port: "out" }
	terminal	{ cell: "la0_probe0[12]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/n300"
	terminal	{ cell: "LUT__19287" port: "out" }
	terminal	{ cell: "la0_probe0[13]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/n299"
	terminal	{ cell: "LUT__19288" port: "out" }
	terminal	{ cell: "la0_probe0[14]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/n298"
	terminal	{ cell: "LUT__19289" port: "out" }
	terminal	{ cell: "la0_probe0[15]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/qVtgRstCntCke"
	terminal	{ cell: "LUT__19290" port: "out" }
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[0]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[1]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[2]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[3]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[4]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[5]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[6]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[7]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[8]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[9]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[10]~FF" port: "CE" }
 }
net {
	name: "MVideoPostProcess/rVtgRstSel"
	terminal	{ cell: "MVideoPostProcess/rVtgRstSel_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/rVtgRST[0]~FF" port: "D" }
	terminal	{ cell: "LUT__19290" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/equal_18/n21"
	terminal	{ cell: "LUT__19294" port: "out" }
	terminal	{ cell: "MVideoPostProcess/rVtgRstSel_2~FF" port: "CE" }
 }
net {
	name: "MVideoPostProcess/mVideoTimingGen/dff_27/i4_rst_2"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/dff_27/i4_rst_2_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/dff_11/i4_rst_3~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/rVtgRST[2]"
	terminal	{ cell: "MVideoPostProcess/rVtgRST[2]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/dff_11/i4_rst_3~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/dff_27/i4_rst_2_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[0]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVde[0]~FF" port: "SR" }
	terminal	{ cell: "oAdv7511Hs~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[1]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[2]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[3]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[4]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[5]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[6]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[7]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[8]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[9]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[10]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[11]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/dff_27/i4_rst_1_2~FF" port: "SR" }
	terminal	{ cell: "oAdv7511Vs~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVde[1]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVde[3]~FF" port: "SR" }
	terminal	{ cell: "oAdv7511De~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/wVgaGenFDe_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/dff_27/i4_rst_0_2~FF" port: "SR" }
	terminal	{ cell: "LUT__19538" port: "in[0]" }
 }
net {
	name: "~n3269"
	terminal	{ cell: "LUT__19295" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_byte_cnt_1P[0]~FF" port: "D" }
 }
net {
	name: "ceg_net975"
	terminal	{ cell: "LUT__19302" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_byte_cnt_1P[0]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[2]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[3]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[4]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[5]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[6]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[7]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[8]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[9]~FF" port: "CE" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/n816"
	terminal	{ cell: "LUT__19303" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_m_en_1P~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/n833"
	terminal	{ cell: "LUT__19308" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_last_1P~FF" port: "D" }
	terminal	{ cell: "LUT__19310" port: "in[0]" }
 }
net {
	name: "~ceg_net548"
	terminal	{ cell: "LUT__19307" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_m_en_1P~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_last_1P~FF" port: "CE" }
	terminal	{ cell: "LUT__19317" port: "in[3]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/n268"
	terminal	{ cell: "LUT__19309" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_reg_cnt_1P[0]~FF" port: "D" }
 }
net {
	name: "ceg_net1031"
	terminal	{ cell: "LUT__19310" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_reg_cnt_1P[0]~FF" port: "CE" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/n1107"
	terminal	{ cell: "LUT__19311" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[0]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[1]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[2]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[3]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[4]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[5]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[6]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[7]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[8]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[9]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[10]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[11]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[12]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[13]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[14]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[15]_2~FF" port: "CE" }
	terminal	{ cell: "LUT__19312" port: "in[2]" }
	terminal	{ cell: "LUT__19318" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/n1224"
	terminal	{ cell: "LUT__19312" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[0]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[1]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[2]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[3]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[4]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[5]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[6]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[7]~FF" port: "CE" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/n277"
	terminal	{ cell: "LUT__19313" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[0]~FF" port: "D" }
 }
net {
	name: "ceg_net515"
	terminal	{ cell: "LUT__19314" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[0]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[1]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[2]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[3]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[4]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[5]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[6]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[7]~FF" port: "CE" }
	terminal	{ cell: "LUT__19317" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/n242"
	terminal	{ cell: "LUT__19315" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_i2c_config_state_1P[0]~FF" port: "D" }
 }
net {
	name: "ceg_net1363"
	terminal	{ cell: "LUT__19317" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_i2c_config_state_1P[0]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_i2c_config_state_1P[1]~FF" port: "CE" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[15]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[15]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_2P~FF" port: "D" }
	terminal	{ cell: "LUT__19513" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/n1243"
	terminal	{ cell: "LUT__19318" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_2P~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_3P~FF" port: "CE" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/n846"
	terminal	{ cell: "LUT__19323" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[0]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/n852"
	terminal	{ cell: "LUT__19325" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_bit_cnt_1P[0]~FF" port: "D" }
 }
net {
	name: "ceg_net1123"
	terminal	{ cell: "LUT__19329" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_bit_cnt_1P[0]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_bit_cnt_1P[1]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_bit_cnt_1P[2]~FF" port: "CE" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/n847"
	terminal	{ cell: "LUT__19348" port: "out" }
	terminal	{ cell: "oAdv7511SdaOe~FF" port: "D" }
 }
net {
	name: "ceg_net1371"
	terminal	{ cell: "LUT__19354" port: "out" }
	terminal	{ cell: "oAdv7511SdaOe~FF" port: "CE" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/n848"
	terminal	{ cell: "LUT__19357" port: "out" }
	terminal	{ cell: "oAdv7511SclOe~FF" port: "D" }
 }
net {
	name: "ceg_net602"
	terminal	{ cell: "LUT__19351" port: "out" }
	terminal	{ cell: "oAdv7511SclOe~FF" port: "CE" }
	terminal	{ cell: "LUT__19353" port: "in[0]" }
	terminal	{ cell: "LUT__19385" port: "in[0]" }
	terminal	{ cell: "LUT__19465" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/o_dbg_i2c_state[3]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/o_dbg_i2c_state[3]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_addr_1P[0]~FF" port: "D" }
	terminal	{ cell: "LUT__19322" port: "in[2]" }
	terminal	{ cell: "LUT__19324" port: "in[0]" }
	terminal	{ cell: "LUT__19329" port: "in[2]" }
	terminal	{ cell: "LUT__19330" port: "in[3]" }
	terminal	{ cell: "LUT__19343" port: "in[0]" }
	terminal	{ cell: "LUT__19346" port: "in[1]" }
	terminal	{ cell: "LUT__19352" port: "in[0]" }
	terminal	{ cell: "LUT__19356" port: "in[1]" }
	terminal	{ cell: "LUT__19357" port: "in[0]" }
	terminal	{ cell: "LUT__19359" port: "in[2]" }
	terminal	{ cell: "LUT__19361" port: "in[0]" }
	terminal	{ cell: "LUT__19366" port: "in[3]" }
	terminal	{ cell: "LUT__19371" port: "in[2]" }
	terminal	{ cell: "LUT__19384" port: "in[3]" }
	terminal	{ cell: "LUT__19388" port: "in[0]" }
	terminal	{ cell: "LUT__19416" port: "in[0]" }
	terminal	{ cell: "LUT__19417" port: "in[0]" }
	terminal	{ cell: "LUT__19418" port: "in[0]" }
	terminal	{ cell: "LUT__19419" port: "in[0]" }
	terminal	{ cell: "LUT__19420" port: "in[0]" }
	terminal	{ cell: "LUT__19421" port: "in[0]" }
	terminal	{ cell: "LUT__19422" port: "in[0]" }
	terminal	{ cell: "LUT__19426" port: "in[2]" }
	terminal	{ cell: "LUT__19434" port: "in[0]" }
	terminal	{ cell: "LUT__19438" port: "in[0]" }
	terminal	{ cell: "LUT__19454" port: "in[0]" }
	terminal	{ cell: "LUT__19469" port: "in[3]" }
	terminal	{ cell: "LUT__19473" port: "in[3]" }
 }
net {
	name: "ceg_net1436"
	terminal	{ cell: "LUT__19360" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_addr_1P[0]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[0]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[1]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[2]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[3]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[4]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[5]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[6]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[7]~FF" port: "CE" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/n870"
	terminal	{ cell: "LUT__19361" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[0]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/n879"
	terminal	{ cell: "LUT__19367" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[0]~FF" port: "D" }
 }
net {
	name: "ceg_net1499"
	terminal	{ cell: "LUT__19371" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[0]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[1]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[2]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[3]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[4]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[5]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[6]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[7]~FF" port: "CE" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/n829"
	terminal	{ cell: "LUT__19384" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/o_dbg_i2c_state[0]~FF" port: "D" }
 }
net {
	name: "ceg_net1397"
	terminal	{ cell: "LUT__19385" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/o_dbg_i2c_state[0]~FF" port: "CE" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/n899"
	terminal	{ cell: "LUT__19386" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/w_ack~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/n898"
	terminal	{ cell: "LUT__19388" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_m_en_re_1P~FF" port: "D" }
 }
net {
	name: "ceg_net652"
	terminal	{ cell: "LUT__19389" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_m_en_re_1P~FF" port: "CE" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[7]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[7]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_2P~FF" port: "D" }
	terminal	{ cell: "LUT__19319" port: "in[0]" }
	terminal	{ cell: "LUT__19354" port: "in[1]" }
	terminal	{ cell: "LUT__19356" port: "in[2]" }
	terminal	{ cell: "LUT__19386" port: "in[2]" }
	terminal	{ cell: "LUT__19400" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/n845"
	terminal	{ cell: "LUT__19390" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[1]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/n844"
	terminal	{ cell: "LUT__19392" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[2]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/n843"
	terminal	{ cell: "LUT__19393" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[3]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/n842"
	terminal	{ cell: "LUT__19395" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[4]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/n841"
	terminal	{ cell: "LUT__19396" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[5]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/n840"
	terminal	{ cell: "LUT__19398" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[6]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/n839"
	terminal	{ cell: "LUT__19400" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[7]_2~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/n851"
	terminal	{ cell: "LUT__19414" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_bit_cnt_1P[1]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/n850"
	terminal	{ cell: "LUT__19415" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_bit_cnt_1P[2]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/n869"
	terminal	{ cell: "LUT__19416" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[1]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/n868"
	terminal	{ cell: "LUT__19417" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[2]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/n867"
	terminal	{ cell: "LUT__19418" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[3]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/n866"
	terminal	{ cell: "LUT__19419" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[4]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/n865"
	terminal	{ cell: "LUT__19420" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[5]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/n864"
	terminal	{ cell: "LUT__19421" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[6]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/n863"
	terminal	{ cell: "LUT__19422" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[7]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/n878"
	terminal	{ cell: "LUT__19430" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[1]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/n877"
	terminal	{ cell: "LUT__19434" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[2]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/n876"
	terminal	{ cell: "LUT__19438" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[3]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/n875"
	terminal	{ cell: "LUT__19442" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[4]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/n874"
	terminal	{ cell: "LUT__19446" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[5]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/n873"
	terminal	{ cell: "LUT__19450" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[6]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/n872"
	terminal	{ cell: "LUT__19454" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[7]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/n828"
	terminal	{ cell: "LUT__19464" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/o_dbg_i2c_state[1]~FF" port: "D" }
 }
net {
	name: "ceg_net1507"
	terminal	{ cell: "LUT__19465" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/o_dbg_i2c_state[1]~FF" port: "CE" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/n827"
	terminal	{ cell: "LUT__19468" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/o_dbg_i2c_state[2]~FF" port: "D" }
 }
net {
	name: "ceg_net1516"
	terminal	{ cell: "LUT__19469" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/o_dbg_i2c_state[2]~FF" port: "CE" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/n826"
	terminal	{ cell: "LUT__19473" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/o_dbg_i2c_state[3]_2~FF" port: "D" }
 }
net {
	name: "ceg_net1524"
	terminal	{ cell: "LUT__19475" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/o_dbg_i2c_state[3]_2~FF" port: "CE" }
 }
net {
	name: "MVideoPostProcess/mVideoTimingGen/qVrange"
	terminal	{ cell: "LUT__19481" port: "out" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/dff_27/i4_2" port: "D" }
 }
net {
	name: "MVideoPostProcess/mVideoTimingGen/dff_27/i4_rst_1"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/dff_27/i4_rst_1_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/dff_27/i4_rst_2_2~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/n251"
	terminal	{ cell: "LUT__19483" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[2]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/n250"
	terminal	{ cell: "LUT__19484" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[3]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/n249"
	terminal	{ cell: "LUT__19486" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[4]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/n248"
	terminal	{ cell: "LUT__19488" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[5]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/n247"
	terminal	{ cell: "LUT__19489" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[6]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/n246"
	terminal	{ cell: "LUT__19490" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[7]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/n245"
	terminal	{ cell: "LUT__19492" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[8]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/n244"
	terminal	{ cell: "LUT__19493" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[9]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/n700"
	terminal	{ cell: "LUT__19494" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[1]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/n705"
	terminal	{ cell: "LUT__19495" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[2]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/n710"
	terminal	{ cell: "LUT__19496" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[3]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/n715"
	terminal	{ cell: "LUT__19498" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[4]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/n720"
	terminal	{ cell: "LUT__19499" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[5]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/n725"
	terminal	{ cell: "LUT__19500" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[6]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/n730"
	terminal	{ cell: "LUT__19502" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[7]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/n735"
	terminal	{ cell: "LUT__19503" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[8]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/n740"
	terminal	{ cell: "LUT__19505" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[9]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/n745"
	terminal	{ cell: "LUT__19506" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[10]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/n750"
	terminal	{ cell: "LUT__19508" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[11]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/n755"
	terminal	{ cell: "LUT__19509" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[12]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/n760"
	terminal	{ cell: "LUT__19510" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[13]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/n765"
	terminal	{ cell: "LUT__19512" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[14]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/n770"
	terminal	{ cell: "LUT__19513" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[15]_2~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/n780"
	terminal	{ cell: "LUT__19514" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[1]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/n785"
	terminal	{ cell: "LUT__19515" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[2]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/n790"
	terminal	{ cell: "LUT__19516" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[3]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/n795"
	terminal	{ cell: "LUT__19517" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[4]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/n800"
	terminal	{ cell: "LUT__19518" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[5]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/n805"
	terminal	{ cell: "LUT__19519" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[6]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/n810"
	terminal	{ cell: "LUT__19520" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[7]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/n276"
	terminal	{ cell: "LUT__19521" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[1]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/n275"
	terminal	{ cell: "LUT__19522" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[2]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/n274"
	terminal	{ cell: "LUT__19523" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[3]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/n273"
	terminal	{ cell: "LUT__19524" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[4]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/n272"
	terminal	{ cell: "LUT__19525" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[5]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/n271"
	terminal	{ cell: "LUT__19526" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[6]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/n270"
	terminal	{ cell: "LUT__19527" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[7]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/mVideoTimingGen/n131"
	terminal	{ cell: "LUT__19529" port: "out" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[0]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/mVideoTimingGen/equal_12/n23"
	terminal	{ cell: "LUT__19533" port: "out" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[0]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[1]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[2]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[3]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[4]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[5]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[6]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[7]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[8]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[9]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[10]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[11]~FF" port: "CE" }
	terminal	{ cell: "LUT__19538" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/mVideoTimingGen/qVde"
	terminal	{ cell: "LUT__19537" port: "out" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVde[0]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/mVideoTimingGen/n267"
	terminal	{ cell: "LUT__19538" port: "out" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[0]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[1]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[2]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[3]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[4]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[5]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[6]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[7]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[8]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[9]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[10]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[11]~FF" port: "SR" }
 }
net {
	name: "MVideoPostProcess/mVideoTimingGen/rHSync[3]"
	terminal	{ cell: "LUT__19539" port: "out" }
	terminal	{ cell: "oAdv7511Hs~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/mVideoTimingGen/n130"
	terminal	{ cell: "LUT__19540" port: "out" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[1]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/mVideoTimingGen/n129"
	terminal	{ cell: "LUT__19541" port: "out" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[2]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/mVideoTimingGen/n126"
	terminal	{ cell: "LUT__19542" port: "out" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[5]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/mVideoTimingGen/n125"
	terminal	{ cell: "LUT__19543" port: "out" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[6]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/mVideoTimingGen/n121"
	terminal	{ cell: "LUT__19544" port: "out" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[10]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/mVideoTimingGen/dff_27/i4_rst_0"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/dff_27/i4_rst_0_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/dff_27/i4_rst_1_2~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/mVideoTimingGen/qHrange"
	terminal	{ cell: "LUT__19547" port: "out" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/dff_11/i4_2" port: "D" }
 }
net {
	name: "MVideoPostProcess/mVideoTimingGen/rVSync[3]"
	terminal	{ cell: "LUT__19548" port: "out" }
	terminal	{ cell: "oAdv7511Vs~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/wVgaGenFDe"
	terminal	{ cell: "MVideoPostProcess/wVgaGenFDe_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVde[3]~FF" port: "D" }
	terminal	{ cell: "LUT__19563" port: "in[3]" }
 }
net {
	name: "MVideoPostProcess/genblk1[0].mVideoFIFO/qRE"
	terminal	{ cell: "LUT__19563" port: "out" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/rRA[0]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/rRA[1]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/rRA[2]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/rRA[3]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/rRA[4]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/rRA[5]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/rRA[6]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/rRA[7]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/rRA[8]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/rRA[9]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/rRA[10]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/rRA[11]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/rRA[12]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoFIFO/rRA[0]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoFIFO/rRA[1]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoFIFO/rRA[0]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoFIFO/rRA[1]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoFIFO/rRA[0]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoFIFO/rRA[1]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoFIFO/rRA[0]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoFIFO/rRA[1]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoFIFO/rRA[0]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoFIFO/rRA[1]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoFIFO/rRA[0]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoFIFO/rRA[1]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoFIFO/rRA[0]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoFIFO/rRA[1]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoFIFO/rRA[0]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoFIFO/rRA[1]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoFIFO/rRA[0]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoFIFO/rRA[1]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoFIFO/rRA[0]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoFIFO/rRA[1]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoFIFO/rRA[0]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoFIFO/rRA[1]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoFIFO/rRA[0]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoFIFO/rRA[1]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoFIFO/rRA[0]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoFIFO/rRA[1]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoFIFO/rRA[0]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoFIFO/rRA[1]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoFIFO/rRA[0]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoFIFO/rRA[1]~FF" port: "CE" }
 }
net {
	name: "MVideoPostProcess/genblk1[0].mVideoFIFO/qFullAllmost"
	terminal	{ cell: "LUT__19589" port: "out" }
	terminal	{ cell: "wVideofull~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/genblk1[0].mVideoFIFO/n477"
	terminal	{ cell: "LUT__19590" port: "out" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/rWA[1]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/genblk1[0].mVideoFIFO/n482"
	terminal	{ cell: "LUT__19591" port: "out" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/rWA[2]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/genblk1[0].mVideoFIFO/n487"
	terminal	{ cell: "LUT__19592" port: "out" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/rWA[3]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/genblk1[0].mVideoFIFO/n492"
	terminal	{ cell: "LUT__19594" port: "out" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/rWA[4]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/genblk1[0].mVideoFIFO/n497"
	terminal	{ cell: "LUT__19595" port: "out" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/rWA[5]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/genblk1[0].mVideoFIFO/n502"
	terminal	{ cell: "LUT__19596" port: "out" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/rWA[6]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/genblk1[0].mVideoFIFO/n507"
	terminal	{ cell: "LUT__19597" port: "out" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/rWA[7]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/genblk1[0].mVideoFIFO/n512"
	terminal	{ cell: "LUT__19598" port: "out" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/rWA[8]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/genblk1[0].mVideoFIFO/n517"
	terminal	{ cell: "LUT__19599" port: "out" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/rWA[9]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/genblk1[0].mVideoFIFO/n522"
	terminal	{ cell: "LUT__19600" port: "out" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/rWA[10]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/genblk1[0].mVideoFIFO/n527"
	terminal	{ cell: "LUT__19601" port: "out" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/rWA[11]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/genblk1[0].mVideoFIFO/n532"
	terminal	{ cell: "LUT__19602" port: "out" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/rWA[12]~FF" port: "D" }
 }
net {
	name: "n12764"
	terminal	{ cell: "AUX_ADD_CI__edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/sub_18/add_2/i2" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/sub_18/add_2/i2" port: "CI" }
 }
net {
	name: "n12763"
	terminal	{ cell: "AUX_ADD_CI__edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/sub_43/add_2/i2" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/sub_43/add_2/i2" port: "CI" }
 }
net {
	name: "n12762"
	terminal	{ cell: "AUX_ADD_CI__MVideoPostProcess/mVideoTimingGen/add_6/i4" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_6/i4" port: "CI" }
 }
net {
	name: "n12761"
	terminal	{ cell: "AUX_ADD_CI__genblk1.genblk1[0].mPulseGenerator/add_8/i4" port: "CO" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/add_8/i4" port: "CI" }
 }
net {
	name: "genblk1.genblk1[0].mPulseGenerator/equal_6/n5"
	terminal	{ cell: "LUT__19603" port: "out" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[0]~FF" port: "CE" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[1]~FF" port: "CE" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[2]~FF" port: "CE" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[3]~FF" port: "CE" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[4]~FF" port: "CE" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[5]~FF" port: "CE" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[6]~FF" port: "CE" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[7]~FF" port: "CE" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[8]~FF" port: "CE" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[9]~FF" port: "CE" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[10]~FF" port: "CE" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[11]~FF" port: "CE" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[12]~FF" port: "CE" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[3]~FF_frt_3" port: "CE" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[10]~FF_frt_2" port: "CE" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[0]~FF_frt_1" port: "CE" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[4]~FF_frt_0" port: "CE" }
 }
net {
	name: "genblk1.genblk1[0].mPulseGenerator/equal_12/n25"
	terminal	{ cell: "LUT__19608" port: "out" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[0]~FF" port: "SR" }
	terminal	{ cell: "oLed[0]~FF" port: "CE" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[1]~FF" port: "SR" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[2]~FF" port: "SR" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[3]~FF" port: "SR" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[4]~FF" port: "SR" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[5]~FF" port: "SR" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[6]~FF" port: "SR" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[7]~FF" port: "SR" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[8]~FF" port: "SR" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[9]~FF" port: "SR" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[10]~FF" port: "SR" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[11]~FF" port: "SR" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[12]~FF" port: "SR" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[3]~FF_frt_3" port: "SR" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[10]~FF_frt_2" port: "SR" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[0]~FF_frt_1" port: "SR" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[4]~FF_frt_0" port: "SR" }
 }
net {
	name: "genblk1.genblk1[3].mPulseGenerator/equal_6/n5"
	terminal	{ cell: "LUT__19609" port: "out" }
	terminal	{ cell: "genblk1.genblk1[3].mPulseGenerator/rTmpCount[0]~FF" port: "CE" }
	terminal	{ cell: "genblk1.genblk1[3].mPulseGenerator/rTmpCount[1]~FF" port: "CE" }
 }
net {
	name: "genblk1.genblk1[3].mPulseGenerator/n50"
	terminal	{ cell: "LUT__19610" port: "out" }
	terminal	{ cell: "genblk1.genblk1[3].mPulseGenerator/rTmpCount[1]~FF" port: "D" }
 }
net {
	name: "genblk1.genblk1[4].mPulseGenerator/equal_6/n5"
	terminal	{ cell: "LUT__19611" port: "out" }
	terminal	{ cell: "genblk1.genblk1[4].mPulseGenerator/rTmpCount[0]~FF" port: "CE" }
	terminal	{ cell: "genblk1.genblk1[4].mPulseGenerator/rTmpCount[1]~FF" port: "CE" }
 }
net {
	name: "genblk1.genblk1[4].mPulseGenerator/equal_12/n3"
	terminal	{ cell: "LUT__19612" port: "out" }
	terminal	{ cell: "genblk1.genblk1[4].mPulseGenerator/rTmpCount[0]~FF" port: "SR" }
	terminal	{ cell: "oLed[4]~FF" port: "CE" }
	terminal	{ cell: "genblk1.genblk1[4].mPulseGenerator/rTmpCount[1]~FF" port: "SR" }
 }
net {
	name: "genblk1.genblk1[4].mPulseGenerator/n50"
	terminal	{ cell: "LUT__19613" port: "out" }
	terminal	{ cell: "genblk1.genblk1[4].mPulseGenerator/rTmpCount[1]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/n1381"
	terminal	{ cell: "edb_top_inst/LUT__5780" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_run_trig_imdt~FF" port: "D" }
 }
net {
	name: "edb_top_inst/bscan_TCK_buffered"
	type: GLOBAL_CLOCK
	terminal	{ cell: "edb_top_inst/CLKBUF_JTAG_TCK" port: "O" }
	terminal	{ cell: "edb_top_inst/la0/la_run_trig_imdt~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_run_trig~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_pattern[0]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_stop_trig~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_capture_pattern[0]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[0]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_num_trigger[0]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_window_depth[0]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_soft_reset_in~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[0]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/opcode[0]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/bit_count[0]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/word_count[0]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[0]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/module_state[0]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[0]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[0]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[0]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[0]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[0]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[0]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[0]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[0]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[12].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[12].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[0]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[12].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[0]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[0]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[0]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[14].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[0]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[14].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[0]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[0]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[0]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[16].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[16].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[0]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[16].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[0]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[17].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/internal_register_select[0]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_pos[0]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_pattern[1]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_capture_pattern[1]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[1]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[2]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[3]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[4]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[5]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[6]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[7]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[8]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[9]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[10]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[11]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[12]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[13]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[14]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[15]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[16]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[17]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[18]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[19]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[20]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[21]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[22]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[23]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[24]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[25]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[26]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[27]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[28]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[29]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[30]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[31]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[32]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[33]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[34]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[35]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[36]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[37]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[38]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[39]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[40]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[41]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[42]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[43]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[44]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[45]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[46]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[47]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[48]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[49]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[50]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[51]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[52]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[53]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[54]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[55]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[56]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[57]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[58]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[59]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[60]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[61]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[62]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[63]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_num_trigger[1]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_num_trigger[2]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_num_trigger[3]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_num_trigger[4]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_num_trigger[5]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_num_trigger[6]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_num_trigger[7]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_num_trigger[8]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_num_trigger[9]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_num_trigger[10]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_num_trigger[11]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_num_trigger[12]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_num_trigger[13]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_num_trigger[14]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_num_trigger[15]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_num_trigger[16]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_window_depth[1]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_window_depth[2]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_window_depth[3]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_window_depth[4]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[1]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[2]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[3]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[4]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[5]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[6]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[7]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[8]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[9]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[10]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[11]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[12]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[13]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[14]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[15]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[16]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[17]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[18]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[19]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[20]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[21]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[22]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[23]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[24]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[25]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[26]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/opcode[1]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/opcode[2]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/opcode[3]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/bit_count[1]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/bit_count[2]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/bit_count[3]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/bit_count[4]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/bit_count[5]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/word_count[1]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/word_count[2]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/word_count[3]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/word_count[4]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/word_count[5]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/word_count[6]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/word_count[7]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/word_count[8]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/word_count[9]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/word_count[10]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/word_count[11]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/word_count[12]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/word_count[13]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/word_count[14]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/word_count[15]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[1]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[2]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[3]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[4]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[5]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[6]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[7]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[8]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[9]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[10]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[11]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[12]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[13]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[14]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[15]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[16]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[17]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[18]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[19]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[20]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[21]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[22]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[23]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[24]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[25]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[26]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[27]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[28]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[29]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[30]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[31]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[32]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[33]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[34]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[35]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[36]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[37]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[38]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[39]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[40]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[41]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[42]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[43]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[44]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[45]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[46]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[47]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[48]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[49]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[50]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[51]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[52]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[53]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[54]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[55]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[56]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[57]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[58]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[59]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[60]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[61]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[62]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[63]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/module_state[1]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/module_state[2]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/module_state[3]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[0]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[1]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[2]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[3]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[4]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[5]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[6]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[7]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[8]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[9]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[10]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[11]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[12]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[13]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[14]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[15]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[16]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[17]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[18]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[19]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[20]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[21]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[22]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[23]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[24]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[25]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[26]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[27]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[28]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[29]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[30]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[31]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[1]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[2]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[3]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[4]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[5]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[6]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[7]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[8]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[9]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[10]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[11]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[12]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[13]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[14]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[15]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[1]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[2]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[3]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[4]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[5]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[6]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[7]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[8]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[9]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[10]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[11]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[12]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[13]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[14]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[15]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[1]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[2]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[3]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[4]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[5]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[6]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[7]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[1]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[2]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[3]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[4]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[5]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[6]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[7]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[1]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[2]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[3]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[4]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[5]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[6]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[7]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[1]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[2]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[3]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[4]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[5]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[6]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[7]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[1]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[1]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[12].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[12].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[12].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[1]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[12].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[2]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[12].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[3]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[12].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[4]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[12].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[5]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[12].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[6]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[12].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[7]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[12].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[1]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[12].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[2]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[12].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[3]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[12].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[4]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[12].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[5]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[12].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[6]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[12].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[7]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[1]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[2]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[3]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[4]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[5]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[6]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[7]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[8]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[9]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[10]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[11]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[12]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[13]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[14]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[15]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[1]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[2]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[3]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[4]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[5]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[6]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[7]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[8]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[9]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[10]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[11]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[12]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[13]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[14]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[15]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[14].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[14].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[14].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[14].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[1]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[14].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[1]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[1]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[2]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[3]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[4]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[5]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[6]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[7]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[8]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[9]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[10]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[11]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[12]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[1]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[2]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[3]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[4]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[5]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[6]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[7]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[8]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[9]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[10]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[11]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[12]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[16].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[16].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[16].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[1]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[16].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[2]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[16].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[3]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[16].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[4]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[16].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[5]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[16].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[1]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[16].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[2]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[16].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[3]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[16].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[4]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[16].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[5]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[17].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[17].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/str_sync~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/rdy_sync_tff1~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/rdy_sync_tff2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/rdy_sync_tff2q~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/biu_ready~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/addr_reg[3]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/addr_reg[15]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/addr_reg[16]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/addr_reg[17]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/addr_reg[18]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/addr_reg[19]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/addr_reg[20]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/addr_reg[21]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/addr_reg[22]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/addr_reg[23]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/addr_reg[24]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/addr_reg[25]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/addr_reg[26]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/internal_register_select[1]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/internal_register_select[2]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/internal_register_select[3]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/internal_register_select[4]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/internal_register_select[5]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/internal_register_select[6]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/internal_register_select[7]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/internal_register_select[8]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/internal_register_select[9]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/internal_register_select[10]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/internal_register_select[11]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/internal_register_select[12]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_pos[1]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_pos[2]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_pos[3]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_pos[4]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_pos[5]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_pos[6]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_pos[7]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_pos[8]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_pos[9]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_pos[10]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_pos[11]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_pos[12]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_pos[13]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_pos[14]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_pos[15]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_pos[16]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/module_id_reg[0]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[0]_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/module_id_reg[1]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/module_id_reg[2]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/module_id_reg[3]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[1]_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[2]_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[3]_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[4]_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[5]_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[6]_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[7]_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[8]_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[9]_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[10]_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[11]_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[12]_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[13]_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[14]_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[15]_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[16]_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[17]_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[18]_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[19]_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[20]_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[21]_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[22]_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[23]_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[24]_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[25]_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[26]_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[27]_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[28]_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[29]_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[30]_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[31]_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[32]_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[33]_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[34]_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[35]_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[36]_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[37]_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[38]_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[39]_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[40]_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[41]_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[42]_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[43]_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[44]_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[45]_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[46]_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[47]_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[48]_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[49]_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[50]_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[51]_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[52]_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[53]_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[54]_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[55]_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[56]_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[57]_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[58]_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[59]_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[60]_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[61]_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[62]_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[63]_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[64]_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[65]_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[66]_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[67]_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[68]_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[69]_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[70]_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[71]_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[72]_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[73]_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[74]_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[75]_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[76]_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[77]_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[78]_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[79]_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[80]_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[81]_2~FF" port: "CLK" }
 }
net {
	name: "edb_top_inst/ceg_net2"
	terminal	{ cell: "edb_top_inst/LUT__5793" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_run_trig_imdt~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_run_trig~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_stop_trig~FF" port: "CE" }
 }
net {
	name: "edb_top_inst/la0/n1380"
	terminal	{ cell: "edb_top_inst/LUT__5794" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_run_trig~FF" port: "D" }
 }
net {
	name: "edb_top_inst/edb_user_dr[60]"
	terminal	{ cell: "edb_top_inst/edb_user_dr[60]_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_pattern[0]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[60]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/la_window_depth[1]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[59]_2~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__5742" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5919" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/n1352"
	terminal	{ cell: "edb_top_inst/LUT__5792" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_pattern[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_capture_pattern[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_pos[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_pattern[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_capture_pattern[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_pos[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_pos[2]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_pos[3]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_pos[4]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_pos[5]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_pos[6]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_pos[7]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_pos[8]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_pos[9]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_pos[10]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_pos[11]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_pos[12]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_pos[13]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_pos[14]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_pos[15]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_pos[16]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LUT__5793" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/n1382"
	terminal	{ cell: "edb_top_inst/LUT__5795" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_stop_trig~FF" port: "D" }
 }
net {
	name: "edb_top_inst/edb_user_dr[62]"
	terminal	{ cell: "edb_top_inst/edb_user_dr[62]_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_capture_pattern[0]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[62]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/la_window_depth[3]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[61]_2~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__5744" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5923" port: "in[1]" }
 }
net {
	name: "edb_top_inst/edb_user_dr[0]"
	terminal	{ cell: "edb_top_inst/edb_user_dr[0]_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[0]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[0]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[0]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[0]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[0]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[0]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[0]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[0]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[0]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[12].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[12].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[0]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[12].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[0]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[0]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[0]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[14].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[0]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[14].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[0]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[0]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[0]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[16].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[16].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[0]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[16].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[0]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[17].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[14].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/n1436"
	terminal	{ cell: "edb_top_inst/LUT__5797" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[2]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[3]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[4]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[5]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[6]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[7]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[8]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[9]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[10]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[11]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[12]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[13]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[14]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[15]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[16]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[17]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[18]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[19]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[20]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[21]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[22]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[23]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[24]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[25]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[26]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[27]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[28]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[29]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[30]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[31]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[32]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[33]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[34]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[35]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[36]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[37]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[38]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[39]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[40]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[41]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[42]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[43]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[44]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[45]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[46]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[47]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[48]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[49]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[50]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[51]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[52]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[53]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[54]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[55]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[56]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[57]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[58]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[59]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[60]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[61]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[62]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[63]~FF" port: "CE" }
 }
net {
	name: "edb_top_inst/edb_user_dr[42]"
	terminal	{ cell: "edb_top_inst/edb_user_dr[42]_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_num_trigger[0]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[42]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[41]_2~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__5795" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5979" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/n1953"
	terminal	{ cell: "edb_top_inst/LUT__5798" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_num_trigger[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_window_depth[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_num_trigger[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_num_trigger[2]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_num_trigger[3]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_num_trigger[4]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_num_trigger[5]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_num_trigger[6]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_num_trigger[7]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_num_trigger[8]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_num_trigger[9]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_num_trigger[10]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_num_trigger[11]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_num_trigger[12]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_num_trigger[13]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_num_trigger[14]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_num_trigger[15]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_num_trigger[16]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_window_depth[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_window_depth[2]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_window_depth[3]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_window_depth[4]~FF" port: "CE" }
 }
net {
	name: "edb_top_inst/edb_user_dr[59]"
	terminal	{ cell: "edb_top_inst/edb_user_dr[59]_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_window_depth[0]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[59]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_pos[16]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[58]_2~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__5741" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5917" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/n2005"
	terminal	{ cell: "edb_top_inst/LUT__5800" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_soft_reset_in~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/data_to_addr_counter[0]"
	terminal	{ cell: "edb_top_inst/LUT__5806" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[0]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/addr_ct_en"
	terminal	{ cell: "edb_top_inst/LUT__5820" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[2]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[3]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[4]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[5]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[6]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[7]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[8]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[9]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[10]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[11]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[12]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[13]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[14]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[15]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[16]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[17]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[18]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[19]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[20]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[21]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[22]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[23]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[24]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[25]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[26]~FF" port: "CE" }
 }
net {
	name: "edb_top_inst/edb_user_dr[77]"
	terminal	{ cell: "edb_top_inst/edb_user_dr[77]_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/opcode[0]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/module_id_reg[0]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[76]_2~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__5733" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5783" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5807" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/op_reg_en"
	terminal	{ cell: "edb_top_inst/LUT__5810" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/opcode[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/opcode[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/opcode[2]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/opcode[3]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LUT__5820" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5836" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6177" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6178" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__6179" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6180" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6181" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6182" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6185" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6186" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6187" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6188" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6189" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6190" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6191" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6192" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6193" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6194" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6195" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6196" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6197" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6198" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6199" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6200" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6201" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6202" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6203" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6204" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6205" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6206" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6207" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6208" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6209" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6210" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6211" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/n2229"
	terminal	{ cell: "edb_top_inst/LUT__5823" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/bit_count[0]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/ceg_net26"
	terminal	{ cell: "edb_top_inst/LUT__5826" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/bit_count[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/bit_count[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/bit_count[2]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/bit_count[3]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/bit_count[4]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/bit_count[5]~FF" port: "CE" }
 }
net {
	name: "edb_top_inst/la0/data_to_word_counter[0]"
	terminal	{ cell: "edb_top_inst/LUT__5827" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/word_count[0]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/word_ct_en"
	terminal	{ cell: "edb_top_inst/LUT__5837" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/word_count[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/word_count[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/word_count[2]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/word_count[3]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/word_count[4]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/word_count[5]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/word_count[6]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/word_count[7]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/word_count[8]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/word_count[9]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/word_count[10]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/word_count[11]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/word_count[12]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/word_count[13]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/word_count[14]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/word_count[15]~FF" port: "CE" }
 }
net {
	name: "edb_top_inst/la0/n2506"
	terminal	{ cell: "edb_top_inst/LUT__5849" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[0]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/ceg_net14"
	terminal	{ cell: "edb_top_inst/LUT__5851" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[2]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[3]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[4]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[5]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[6]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[7]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[8]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[9]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[10]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[11]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[12]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[13]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[14]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[15]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[16]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[17]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[18]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[19]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[20]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[21]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[22]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[23]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[24]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[25]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[26]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[27]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[28]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[29]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[30]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[31]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[32]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[33]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[34]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[35]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[36]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[37]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[38]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[39]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[40]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[41]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[42]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[43]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[44]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[45]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[46]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[47]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[48]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[49]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[50]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[51]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[52]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[53]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[54]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[55]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[56]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[57]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[58]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[59]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[60]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[61]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[62]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[63]~FF" port: "CE" }
 }
net {
	name: "edb_top_inst/la0/module_next_state[0]"
	terminal	{ cell: "edb_top_inst/LUT__5852" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/module_state[0]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/n2918"
	terminal	{ cell: "edb_top_inst/LUT__5855" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "CE" }
 }
net {
	name: "edb_top_inst/la0/n2933"
	terminal	{ cell: "edb_top_inst/LUT__5856" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[2]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[3]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[4]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[5]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[6]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[7]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[8]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[9]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[10]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[11]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[12]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[13]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[14]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[15]~FF" port: "CE" }
 }
net {
	name: "edb_top_inst/la0/n3131"
	terminal	{ cell: "edb_top_inst/LUT__5858" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[2]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[3]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[4]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[5]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[6]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[7]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[8]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[9]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[10]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[11]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[12]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[13]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[14]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[15]~FF" port: "CE" }
 }
net {
	name: "edb_top_inst/la0/n3823"
	terminal	{ cell: "edb_top_inst/LUT__5861" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "CE" }
 }
net {
	name: "edb_top_inst/la0/n3838"
	terminal	{ cell: "edb_top_inst/LUT__5862" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[2]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[3]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[4]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[5]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[6]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[7]~FF" port: "CE" }
 }
net {
	name: "edb_top_inst/la0/n4036"
	terminal	{ cell: "edb_top_inst/LUT__5863" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[2]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[3]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[4]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[5]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[6]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[7]~FF" port: "CE" }
 }
net {
	name: "edb_top_inst/la0/n4664"
	terminal	{ cell: "edb_top_inst/LUT__5866" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "CE" }
 }
net {
	name: "edb_top_inst/la0/n5497"
	terminal	{ cell: "edb_top_inst/LUT__5869" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "CE" }
 }
net {
	name: "edb_top_inst/la0/n6386"
	terminal	{ cell: "edb_top_inst/LUT__5870" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "CE" }
 }
net {
	name: "edb_top_inst/la0/n6401"
	terminal	{ cell: "edb_top_inst/LUT__5871" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[2]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[3]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[4]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[5]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[6]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[7]~FF" port: "CE" }
 }
net {
	name: "edb_top_inst/la0/n6599"
	terminal	{ cell: "edb_top_inst/LUT__5872" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[2]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[3]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[4]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[5]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[6]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[7]~FF" port: "CE" }
 }
net {
	name: "edb_top_inst/la0/n7227"
	terminal	{ cell: "edb_top_inst/LUT__5873" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "CE" }
 }
net {
	name: "edb_top_inst/la0/n8060"
	terminal	{ cell: "edb_top_inst/LUT__5874" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "CE" }
 }
net {
	name: "edb_top_inst/la0/n8893"
	terminal	{ cell: "edb_top_inst/LUT__5876" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "CE" }
 }
net {
	name: "edb_top_inst/la0/n9726"
	terminal	{ cell: "edb_top_inst/LUT__5877" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "CE" }
 }
net {
	name: "edb_top_inst/la0/n10559"
	terminal	{ cell: "edb_top_inst/LUT__5878" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "CE" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/equal_29/n29"
	terminal	{ cell: "LUT__19082" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[10].this_probe_p1[0]~FF" port: "D" }
	terminal	{ cell: "LUT__19083" port: "in[0]" }
	terminal	{ cell: "LUT__19084" port: "in[0]" }
	terminal	{ cell: "LUT__19143" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/n11392"
	terminal	{ cell: "edb_top_inst/LUT__5879" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "CE" }
 }
net {
	name: "edb_top_inst/la0/n12239"
	terminal	{ cell: "edb_top_inst/LUT__5882" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "CE" }
 }
net {
	name: "edb_top_inst/la0/n12254"
	terminal	{ cell: "edb_top_inst/LUT__5883" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[1]~FF" port: "CE" }
 }
net {
	name: "edb_top_inst/la0/n12452"
	terminal	{ cell: "edb_top_inst/LUT__5884" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[1]~FF" port: "CE" }
 }
net {
	name: "edb_top_inst/la0/n13130"
	terminal	{ cell: "edb_top_inst/LUT__5886" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[12].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[12].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[12].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "CE" }
 }
net {
	name: "edb_top_inst/la0/n13145"
	terminal	{ cell: "edb_top_inst/LUT__5887" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[12].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[12].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[12].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[2]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[12].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[3]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[12].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[4]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[12].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[5]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[12].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[6]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[12].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[7]~FF" port: "CE" }
 }
net {
	name: "edb_top_inst/la0/n13343"
	terminal	{ cell: "edb_top_inst/LUT__5888" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[12].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[12].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[12].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[2]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[12].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[3]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[12].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[4]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[12].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[5]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[12].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[6]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[12].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[7]~FF" port: "CE" }
 }
net {
	name: "edb_top_inst/la0/n14083"
	terminal	{ cell: "edb_top_inst/LUT__5889" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "CE" }
 }
net {
	name: "edb_top_inst/la0/n14098"
	terminal	{ cell: "edb_top_inst/LUT__5890" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[2]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[3]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[4]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[5]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[6]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[7]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[8]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[9]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[10]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[11]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[12]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[13]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[14]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[15]~FF" port: "CE" }
 }
net {
	name: "edb_top_inst/la0/n14296"
	terminal	{ cell: "edb_top_inst/LUT__5891" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[2]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[3]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[4]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[5]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[6]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[7]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[8]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[9]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[10]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[11]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[12]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[13]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[14]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[15]~FF" port: "CE" }
 }
net {
	name: "edb_top_inst/la0/n14961"
	terminal	{ cell: "edb_top_inst/LUT__5892" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[14].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[14].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[1]~FF" port: "CE" }
 }
net {
	name: "edb_top_inst/la0/n15159"
	terminal	{ cell: "edb_top_inst/LUT__5893" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[14].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[14].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[1]~FF" port: "CE" }
 }
net {
	name: "edb_top_inst/la0/n15872"
	terminal	{ cell: "edb_top_inst/LUT__5896" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "CE" }
 }
net {
	name: "edb_top_inst/la0/n15887"
	terminal	{ cell: "edb_top_inst/LUT__5897" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[2]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[3]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[4]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[5]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[6]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[7]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[8]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[9]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[10]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[11]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[12]~FF" port: "CE" }
 }
net {
	name: "edb_top_inst/la0/n16085"
	terminal	{ cell: "edb_top_inst/LUT__5898" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[2]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[3]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[4]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[5]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[6]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[7]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[8]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[9]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[10]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[11]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[12]~FF" port: "CE" }
 }
net {
	name: "edb_top_inst/la0/n16760"
	terminal	{ cell: "edb_top_inst/LUT__5900" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[16].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[16].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[16].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "CE" }
 }
net {
	name: "edb_top_inst/la0/n16775"
	terminal	{ cell: "edb_top_inst/LUT__5901" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[16].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[16].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[16].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[2]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[16].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[3]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[16].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[4]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[16].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[5]~FF" port: "CE" }
 }
net {
	name: "edb_top_inst/la0/n16973"
	terminal	{ cell: "edb_top_inst/LUT__5902" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[16].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[16].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[16].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[2]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[16].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[3]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[16].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[4]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[16].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[5]~FF" port: "CE" }
 }
net {
	name: "edb_top_inst/la0/n17599"
	terminal	{ cell: "edb_top_inst/LUT__5903" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[17].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[17].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[17].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "CE" }
 }
net {
	name: "edb_top_inst/edb_user_dr[64]"
	terminal	{ cell: "edb_top_inst/edb_user_dr[64]_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/internal_register_select[0]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[63]_2~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__5743" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5788" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5796" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5798" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5799" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5857" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5927" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/regsel_ld_en"
	terminal	{ cell: "edb_top_inst/LUT__5784" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/internal_register_select[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/internal_register_select[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/internal_register_select[2]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/internal_register_select[3]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/internal_register_select[4]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/internal_register_select[5]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/internal_register_select[6]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/internal_register_select[7]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/internal_register_select[8]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/internal_register_select[9]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/internal_register_select[10]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/internal_register_select[11]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/internal_register_select[12]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LUT__5786" port: "in[0]" }
 }
net {
	name: "edb_top_inst/edb_user_dr[43]"
	terminal	{ cell: "edb_top_inst/edb_user_dr[43]_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_pos[0]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[43]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/la_num_trigger[1]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[42]_2~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__5981" port: "in[0]" }
 }
net {
	name: "edb_top_inst/edb_user_dr[61]"
	terminal	{ cell: "edb_top_inst/edb_user_dr[61]_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_pattern[1]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[61]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/la_window_depth[2]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[60]_2~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__5742" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5921" port: "in[1]" }
 }
net {
	name: "edb_top_inst/edb_user_dr[63]"
	terminal	{ cell: "edb_top_inst/edb_user_dr[63]_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_capture_pattern[1]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[63]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/la_window_depth[4]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[62]_2~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__5744" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5799" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5925" port: "in[1]" }
 }
net {
	name: "edb_top_inst/edb_user_dr[1]"
	terminal	{ cell: "edb_top_inst/edb_user_dr[1]_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[1]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[1]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[1]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[1]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[1]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[1]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[1]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[1]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[1]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[12].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[12].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[1]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[12].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[1]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[1]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[1]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[14].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[14].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[1]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[14].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[1]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[1]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[1]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[16].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[16].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[1]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[16].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[1]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[17].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[0]_2~FF" port: "D" }
 }
net {
	name: "edb_top_inst/edb_user_dr[2]"
	terminal	{ cell: "edb_top_inst/edb_user_dr[2]_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[2]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[2]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[2]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[2]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[2]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[2]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[2]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[12].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[12].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[2]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[12].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[2]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[2]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[2]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[14].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[2]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[2]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[16].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[16].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[2]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[16].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[2]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[17].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[1]_2~FF" port: "D" }
 }
net {
	name: "edb_top_inst/edb_user_dr[3]"
	terminal	{ cell: "edb_top_inst/edb_user_dr[3]_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[3]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[3]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[3]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[3]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[3]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[3]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[3]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[12].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[3]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[12].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[3]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[3]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[3]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[3]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[3]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[16].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[3]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[16].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[3]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[2]_2~FF" port: "D" }
 }
net {
	name: "edb_top_inst/edb_user_dr[4]"
	terminal	{ cell: "edb_top_inst/edb_user_dr[4]_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[4]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[4]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[4]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[4]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[4]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[4]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[4]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[12].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[4]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[12].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[4]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[4]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[4]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[4]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[4]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[16].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[4]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[16].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[4]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[3]_2~FF" port: "D" }
 }
net {
	name: "edb_top_inst/edb_user_dr[5]"
	terminal	{ cell: "edb_top_inst/edb_user_dr[5]_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[5]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[5]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[5]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[5]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[5]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[5]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[5]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[12].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[5]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[12].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[5]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[5]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[5]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[5]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[5]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[16].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[5]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[16].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[5]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[4]_2~FF" port: "D" }
 }
net {
	name: "edb_top_inst/edb_user_dr[6]"
	terminal	{ cell: "edb_top_inst/edb_user_dr[6]_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[6]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[6]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[6]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[6]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[6]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[6]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[6]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[12].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[6]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[12].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[6]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[6]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[6]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[6]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[6]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[5]_2~FF" port: "D" }
 }
net {
	name: "edb_top_inst/edb_user_dr[7]"
	terminal	{ cell: "edb_top_inst/edb_user_dr[7]_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[7]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[7]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[7]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[7]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[7]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[7]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[7]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[12].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[7]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[12].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[7]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[7]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[7]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[7]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[7]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[6]_2~FF" port: "D" }
 }
net {
	name: "edb_top_inst/edb_user_dr[8]"
	terminal	{ cell: "edb_top_inst/edb_user_dr[8]_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[8]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[8]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[8]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[8]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[8]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[8]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[8]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[7]_2~FF" port: "D" }
 }
net {
	name: "edb_top_inst/edb_user_dr[9]"
	terminal	{ cell: "edb_top_inst/edb_user_dr[9]_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[9]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[9]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[9]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[9]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[9]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[9]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[9]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[8]_2~FF" port: "D" }
 }
net {
	name: "edb_top_inst/edb_user_dr[10]"
	terminal	{ cell: "edb_top_inst/edb_user_dr[10]_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[10]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[10]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[10]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[10]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[10]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[10]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[10]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[9]_2~FF" port: "D" }
 }
net {
	name: "edb_top_inst/edb_user_dr[11]"
	terminal	{ cell: "edb_top_inst/edb_user_dr[11]_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[11]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[11]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[11]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[11]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[11]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[11]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[11]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[10]_2~FF" port: "D" }
 }
net {
	name: "edb_top_inst/edb_user_dr[12]"
	terminal	{ cell: "edb_top_inst/edb_user_dr[12]_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[12]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[12]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[12]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[12]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[12]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[12]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[12]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[11]_2~FF" port: "D" }
 }
net {
	name: "edb_top_inst/edb_user_dr[13]"
	terminal	{ cell: "edb_top_inst/edb_user_dr[13]_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[13]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[13]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[13]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[13]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[13]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[12]_2~FF" port: "D" }
 }
net {
	name: "edb_top_inst/edb_user_dr[14]"
	terminal	{ cell: "edb_top_inst/edb_user_dr[14]_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[14]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[14]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[14]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[14]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[14]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[13]_2~FF" port: "D" }
 }
net {
	name: "edb_top_inst/edb_user_dr[15]"
	terminal	{ cell: "edb_top_inst/edb_user_dr[15]_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[15]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[15]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[15]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[15]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[15]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[14]_2~FF" port: "D" }
 }
net {
	name: "edb_top_inst/edb_user_dr[16]"
	terminal	{ cell: "edb_top_inst/edb_user_dr[16]_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[16]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[15]_2~FF" port: "D" }
 }
net {
	name: "edb_top_inst/edb_user_dr[17]"
	terminal	{ cell: "edb_top_inst/edb_user_dr[17]_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[17]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[16]_2~FF" port: "D" }
 }
net {
	name: "edb_top_inst/edb_user_dr[18]"
	terminal	{ cell: "edb_top_inst/edb_user_dr[18]_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[18]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[17]_2~FF" port: "D" }
 }
net {
	name: "edb_top_inst/edb_user_dr[19]"
	terminal	{ cell: "edb_top_inst/edb_user_dr[19]_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[19]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[18]_2~FF" port: "D" }
 }
net {
	name: "edb_top_inst/edb_user_dr[20]"
	terminal	{ cell: "edb_top_inst/edb_user_dr[20]_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[20]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[19]_2~FF" port: "D" }
 }
net {
	name: "edb_top_inst/edb_user_dr[21]"
	terminal	{ cell: "edb_top_inst/edb_user_dr[21]_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[21]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[20]_2~FF" port: "D" }
 }
net {
	name: "edb_top_inst/edb_user_dr[22]"
	terminal	{ cell: "edb_top_inst/edb_user_dr[22]_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[22]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[21]_2~FF" port: "D" }
 }
net {
	name: "edb_top_inst/edb_user_dr[23]"
	terminal	{ cell: "edb_top_inst/edb_user_dr[23]_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[23]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[22]_2~FF" port: "D" }
 }
net {
	name: "edb_top_inst/edb_user_dr[24]"
	terminal	{ cell: "edb_top_inst/edb_user_dr[24]_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[24]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[23]_2~FF" port: "D" }
 }
net {
	name: "edb_top_inst/edb_user_dr[25]"
	terminal	{ cell: "edb_top_inst/edb_user_dr[25]_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[25]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[24]_2~FF" port: "D" }
 }
net {
	name: "edb_top_inst/edb_user_dr[26]"
	terminal	{ cell: "edb_top_inst/edb_user_dr[26]_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[26]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[25]_2~FF" port: "D" }
 }
net {
	name: "edb_top_inst/edb_user_dr[27]"
	terminal	{ cell: "edb_top_inst/edb_user_dr[27]_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[27]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[26]_2~FF" port: "D" }
 }
net {
	name: "edb_top_inst/edb_user_dr[28]"
	terminal	{ cell: "edb_top_inst/edb_user_dr[28]_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[28]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[27]_2~FF" port: "D" }
 }
net {
	name: "edb_top_inst/edb_user_dr[29]"
	terminal	{ cell: "edb_top_inst/edb_user_dr[29]_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[29]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[28]_2~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__5827" port: "in[0]" }
 }
net {
	name: "edb_top_inst/edb_user_dr[30]"
	terminal	{ cell: "edb_top_inst/edb_user_dr[30]_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[30]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[29]_2~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__5957" port: "in[0]" }
 }
net {
	name: "edb_top_inst/edb_user_dr[31]"
	terminal	{ cell: "edb_top_inst/edb_user_dr[31]_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[31]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[30]_2~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__5959" port: "in[0]" }
 }
net {
	name: "edb_top_inst/edb_user_dr[32]"
	terminal	{ cell: "edb_top_inst/edb_user_dr[32]_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[32]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[31]_2~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__5961" port: "in[1]" }
 }
net {
	name: "edb_top_inst/edb_user_dr[33]"
	terminal	{ cell: "edb_top_inst/edb_user_dr[33]_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[33]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[32]_2~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__5962" port: "in[0]" }
 }
net {
	name: "edb_top_inst/edb_user_dr[34]"
	terminal	{ cell: "edb_top_inst/edb_user_dr[34]_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[34]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[33]_2~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__5964" port: "in[0]" }
 }
net {
	name: "edb_top_inst/edb_user_dr[35]"
	terminal	{ cell: "edb_top_inst/edb_user_dr[35]_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[35]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[34]_2~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__5966" port: "in[0]" }
 }
net {
	name: "edb_top_inst/edb_user_dr[36]"
	terminal	{ cell: "edb_top_inst/edb_user_dr[36]_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[36]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[35]_2~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__5968" port: "in[0]" }
 }
net {
	name: "edb_top_inst/edb_user_dr[37]"
	terminal	{ cell: "edb_top_inst/edb_user_dr[37]_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[37]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[36]_2~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__5970" port: "in[0]" }
 }
net {
	name: "edb_top_inst/edb_user_dr[38]"
	terminal	{ cell: "edb_top_inst/edb_user_dr[38]_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[38]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[37]_2~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__5972" port: "in[0]" }
 }
net {
	name: "edb_top_inst/edb_user_dr[39]"
	terminal	{ cell: "edb_top_inst/edb_user_dr[39]_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[39]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[38]_2~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__5974" port: "in[0]" }
 }
net {
	name: "edb_top_inst/edb_user_dr[40]"
	terminal	{ cell: "edb_top_inst/edb_user_dr[40]_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[40]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[39]_2~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__5794" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5976" port: "in[0]" }
 }
net {
	name: "edb_top_inst/edb_user_dr[41]"
	terminal	{ cell: "edb_top_inst/edb_user_dr[41]_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[41]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[40]_2~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__5780" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5977" port: "in[0]" }
 }
net {
	name: "edb_top_inst/edb_user_dr[44]"
	terminal	{ cell: "edb_top_inst/edb_user_dr[44]_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[44]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/la_num_trigger[2]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_pos[1]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[43]_2~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__5983" port: "in[1]" }
 }
net {
	name: "edb_top_inst/edb_user_dr[45]"
	terminal	{ cell: "edb_top_inst/edb_user_dr[45]_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[45]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/la_num_trigger[3]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_pos[2]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[44]_2~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__5806" port: "in[2]" }
 }
net {
	name: "edb_top_inst/edb_user_dr[46]"
	terminal	{ cell: "edb_top_inst/edb_user_dr[46]_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[46]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/la_num_trigger[4]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_pos[3]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[45]_2~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__5904" port: "in[2]" }
 }
net {
	name: "edb_top_inst/edb_user_dr[47]"
	terminal	{ cell: "edb_top_inst/edb_user_dr[47]_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[47]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/la_num_trigger[5]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_pos[4]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[46]_2~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__5905" port: "in[2]" }
 }
net {
	name: "edb_top_inst/edb_user_dr[48]"
	terminal	{ cell: "edb_top_inst/edb_user_dr[48]_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[48]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/la_num_trigger[6]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_pos[5]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[47]_2~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__5906" port: "in[2]" }
 }
net {
	name: "edb_top_inst/edb_user_dr[49]"
	terminal	{ cell: "edb_top_inst/edb_user_dr[49]_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[49]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/la_num_trigger[7]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_pos[6]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[48]_2~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__5907" port: "in[2]" }
 }
net {
	name: "edb_top_inst/edb_user_dr[50]"
	terminal	{ cell: "edb_top_inst/edb_user_dr[50]_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[50]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/la_num_trigger[8]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_pos[7]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[49]_2~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__5737" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5908" port: "in[0]" }
 }
net {
	name: "edb_top_inst/edb_user_dr[51]"
	terminal	{ cell: "edb_top_inst/edb_user_dr[51]_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[51]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/la_num_trigger[9]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_pos[8]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[50]_2~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__5737" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5909" port: "in[0]" }
 }
net {
	name: "edb_top_inst/edb_user_dr[52]"
	terminal	{ cell: "edb_top_inst/edb_user_dr[52]_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[52]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/la_num_trigger[10]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_pos[9]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[51]_2~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__5736" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5910" port: "in[0]" }
 }
net {
	name: "edb_top_inst/edb_user_dr[53]"
	terminal	{ cell: "edb_top_inst/edb_user_dr[53]_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[53]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/la_num_trigger[11]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_pos[10]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[52]_2~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__5736" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5911" port: "in[0]" }
 }
net {
	name: "edb_top_inst/edb_user_dr[54]"
	terminal	{ cell: "edb_top_inst/edb_user_dr[54]_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[54]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/la_num_trigger[12]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_pos[11]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[53]_2~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__5739" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5912" port: "in[0]" }
 }
net {
	name: "edb_top_inst/edb_user_dr[55]"
	terminal	{ cell: "edb_top_inst/edb_user_dr[55]_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[55]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/la_num_trigger[13]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_pos[12]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[54]_2~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__5739" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5913" port: "in[0]" }
 }
net {
	name: "edb_top_inst/edb_user_dr[56]"
	terminal	{ cell: "edb_top_inst/edb_user_dr[56]_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[56]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/la_num_trigger[14]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_pos[13]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[55]_2~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__5738" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5914" port: "in[0]" }
 }
net {
	name: "edb_top_inst/edb_user_dr[57]"
	terminal	{ cell: "edb_top_inst/edb_user_dr[57]_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[57]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/la_num_trigger[15]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_pos[14]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[56]_2~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__5743" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5915" port: "in[0]" }
 }
net {
	name: "edb_top_inst/edb_user_dr[58]"
	terminal	{ cell: "edb_top_inst/edb_user_dr[58]_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[58]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/la_num_trigger[16]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_pos[15]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[57]_2~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__5741" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5916" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/data_to_addr_counter[1]"
	terminal	{ cell: "edb_top_inst/LUT__5904" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[1]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/data_to_addr_counter[2]"
	terminal	{ cell: "edb_top_inst/LUT__5905" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[2]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/data_to_addr_counter[3]"
	terminal	{ cell: "edb_top_inst/LUT__5906" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[3]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/data_to_addr_counter[4]"
	terminal	{ cell: "edb_top_inst/LUT__5907" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[4]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/data_to_addr_counter[5]"
	terminal	{ cell: "edb_top_inst/LUT__5908" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[5]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/data_to_addr_counter[6]"
	terminal	{ cell: "edb_top_inst/LUT__5909" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[6]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/data_to_addr_counter[7]"
	terminal	{ cell: "edb_top_inst/LUT__5910" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[7]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/data_to_addr_counter[8]"
	terminal	{ cell: "edb_top_inst/LUT__5911" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[8]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/data_to_addr_counter[9]"
	terminal	{ cell: "edb_top_inst/LUT__5912" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[9]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/data_to_addr_counter[10]"
	terminal	{ cell: "edb_top_inst/LUT__5913" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[10]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/data_to_addr_counter[11]"
	terminal	{ cell: "edb_top_inst/LUT__5914" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[11]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/data_to_addr_counter[12]"
	terminal	{ cell: "edb_top_inst/LUT__5915" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[12]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/data_to_addr_counter[13]"
	terminal	{ cell: "edb_top_inst/LUT__5916" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[13]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/data_to_addr_counter[14]"
	terminal	{ cell: "edb_top_inst/LUT__5917" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[14]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/data_to_addr_counter[15]"
	terminal	{ cell: "edb_top_inst/LUT__5919" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[15]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/data_to_addr_counter[16]"
	terminal	{ cell: "edb_top_inst/LUT__5921" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[16]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/data_to_addr_counter[17]"
	terminal	{ cell: "edb_top_inst/LUT__5923" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[17]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/data_to_addr_counter[18]"
	terminal	{ cell: "edb_top_inst/LUT__5925" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[18]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/data_to_addr_counter[19]"
	terminal	{ cell: "edb_top_inst/LUT__5927" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[19]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/data_to_addr_counter[20]"
	terminal	{ cell: "edb_top_inst/LUT__5929" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[20]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/data_to_addr_counter[21]"
	terminal	{ cell: "edb_top_inst/LUT__5931" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[21]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/data_to_addr_counter[22]"
	terminal	{ cell: "edb_top_inst/LUT__5933" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[22]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/data_to_addr_counter[23]"
	terminal	{ cell: "edb_top_inst/LUT__5935" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[23]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/data_to_addr_counter[24]"
	terminal	{ cell: "edb_top_inst/LUT__5937" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[24]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/data_to_addr_counter[25]"
	terminal	{ cell: "edb_top_inst/LUT__5939" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[25]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/data_to_addr_counter[26]"
	terminal	{ cell: "edb_top_inst/LUT__5941" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[26]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/edb_user_dr[78]"
	terminal	{ cell: "edb_top_inst/edb_user_dr[78]_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/opcode[1]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/module_id_reg[1]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[77]_2~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__5733" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5783" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5807" port: "in[1]" }
 }
net {
	name: "edb_top_inst/edb_user_dr[79]"
	terminal	{ cell: "edb_top_inst/edb_user_dr[79]_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/opcode[2]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/module_id_reg[2]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[78]_2~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__5734" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5785" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5807" port: "in[2]" }
 }
net {
	name: "edb_top_inst/edb_user_dr[80]"
	terminal	{ cell: "edb_top_inst/edb_user_dr[80]_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/opcode[3]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/module_id_reg[3]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[79]_2~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__5734" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5783" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5807" port: "in[3]" }
 }
net {
	name: "edb_top_inst/la0/n2228"
	terminal	{ cell: "edb_top_inst/LUT__5952" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/bit_count[1]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/n2227"
	terminal	{ cell: "edb_top_inst/LUT__5953" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/bit_count[2]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/n2226"
	terminal	{ cell: "edb_top_inst/LUT__5954" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/bit_count[3]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/n2225"
	terminal	{ cell: "edb_top_inst/LUT__5955" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/bit_count[4]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/n2224"
	terminal	{ cell: "edb_top_inst/LUT__5956" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/bit_count[5]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/data_to_word_counter[1]"
	terminal	{ cell: "edb_top_inst/LUT__5957" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/word_count[1]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/data_to_word_counter[2]"
	terminal	{ cell: "edb_top_inst/LUT__5959" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/word_count[2]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/data_to_word_counter[3]"
	terminal	{ cell: "edb_top_inst/LUT__5961" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/word_count[3]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/data_to_word_counter[4]"
	terminal	{ cell: "edb_top_inst/LUT__5962" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/word_count[4]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/data_to_word_counter[5]"
	terminal	{ cell: "edb_top_inst/LUT__5964" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/word_count[5]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/data_to_word_counter[6]"
	terminal	{ cell: "edb_top_inst/LUT__5966" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/word_count[6]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/data_to_word_counter[7]"
	terminal	{ cell: "edb_top_inst/LUT__5968" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/word_count[7]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/data_to_word_counter[8]"
	terminal	{ cell: "edb_top_inst/LUT__5970" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/word_count[8]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/data_to_word_counter[9]"
	terminal	{ cell: "edb_top_inst/LUT__5972" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/word_count[9]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/data_to_word_counter[10]"
	terminal	{ cell: "edb_top_inst/LUT__5974" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/word_count[10]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/data_to_word_counter[11]"
	terminal	{ cell: "edb_top_inst/LUT__5976" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/word_count[11]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/data_to_word_counter[12]"
	terminal	{ cell: "edb_top_inst/LUT__5977" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/word_count[12]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/data_to_word_counter[13]"
	terminal	{ cell: "edb_top_inst/LUT__5979" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/word_count[13]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/data_to_word_counter[14]"
	terminal	{ cell: "edb_top_inst/LUT__5981" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/word_count[14]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/data_to_word_counter[15]"
	terminal	{ cell: "edb_top_inst/LUT__5983" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/word_count[15]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/n2505"
	terminal	{ cell: "edb_top_inst/LUT__5987" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[1]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/n2504"
	terminal	{ cell: "edb_top_inst/LUT__5994" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[2]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/n2503"
	terminal	{ cell: "edb_top_inst/LUT__5997" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[3]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/n2502"
	terminal	{ cell: "edb_top_inst/LUT__6000" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[4]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/n2501"
	terminal	{ cell: "edb_top_inst/LUT__6007" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[5]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/n2500"
	terminal	{ cell: "edb_top_inst/LUT__6010" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[6]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/n2499"
	terminal	{ cell: "edb_top_inst/LUT__6013" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[7]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/n2498"
	terminal	{ cell: "edb_top_inst/LUT__6016" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[8]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/n2497"
	terminal	{ cell: "edb_top_inst/LUT__6019" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[9]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/n2496"
	terminal	{ cell: "edb_top_inst/LUT__6022" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[10]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/n2495"
	terminal	{ cell: "edb_top_inst/LUT__6025" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[11]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/n2494"
	terminal	{ cell: "edb_top_inst/LUT__6028" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[12]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/n2493"
	terminal	{ cell: "edb_top_inst/LUT__6031" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[13]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/n2492"
	terminal	{ cell: "edb_top_inst/LUT__6035" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[14]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/n2491"
	terminal	{ cell: "edb_top_inst/LUT__6038" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[15]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/n2490"
	terminal	{ cell: "edb_top_inst/LUT__6040" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[16]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/n2489"
	terminal	{ cell: "edb_top_inst/LUT__6043" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[17]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/n2488"
	terminal	{ cell: "edb_top_inst/LUT__6046" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[18]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/n2487"
	terminal	{ cell: "edb_top_inst/LUT__6049" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[19]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/n2486"
	terminal	{ cell: "edb_top_inst/LUT__6052" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[20]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/n2485"
	terminal	{ cell: "edb_top_inst/LUT__6055" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[21]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/n2484"
	terminal	{ cell: "edb_top_inst/LUT__6058" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[22]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/n2483"
	terminal	{ cell: "edb_top_inst/LUT__6061" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[23]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/n2482"
	terminal	{ cell: "edb_top_inst/LUT__6064" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[24]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/n2481"
	terminal	{ cell: "edb_top_inst/LUT__6067" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[25]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/n2480"
	terminal	{ cell: "edb_top_inst/LUT__6070" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[26]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/n2479"
	terminal	{ cell: "edb_top_inst/LUT__6073" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[27]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/n2478"
	terminal	{ cell: "edb_top_inst/LUT__6076" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[28]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/n2477"
	terminal	{ cell: "edb_top_inst/LUT__6079" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[29]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/n2476"
	terminal	{ cell: "edb_top_inst/LUT__6082" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[30]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/n2475"
	terminal	{ cell: "edb_top_inst/LUT__6085" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[31]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/n2474"
	terminal	{ cell: "edb_top_inst/LUT__6088" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[32]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/n2473"
	terminal	{ cell: "edb_top_inst/LUT__6091" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[33]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/n2472"
	terminal	{ cell: "edb_top_inst/LUT__6094" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[34]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/n2471"
	terminal	{ cell: "edb_top_inst/LUT__6097" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[35]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/n2470"
	terminal	{ cell: "edb_top_inst/LUT__6100" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[36]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/n2469"
	terminal	{ cell: "edb_top_inst/LUT__6103" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[37]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/n2468"
	terminal	{ cell: "edb_top_inst/LUT__6106" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[38]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/n2467"
	terminal	{ cell: "edb_top_inst/LUT__6109" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[39]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/n2466"
	terminal	{ cell: "edb_top_inst/LUT__6112" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[40]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/n2465"
	terminal	{ cell: "edb_top_inst/LUT__6115" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[41]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/n2464"
	terminal	{ cell: "edb_top_inst/LUT__6118" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[42]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/n2463"
	terminal	{ cell: "edb_top_inst/LUT__6121" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[43]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/n2462"
	terminal	{ cell: "edb_top_inst/LUT__6124" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[44]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/n2461"
	terminal	{ cell: "edb_top_inst/LUT__6127" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[45]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/n2460"
	terminal	{ cell: "edb_top_inst/LUT__6129" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[46]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/n2459"
	terminal	{ cell: "edb_top_inst/LUT__6131" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[47]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/n2458"
	terminal	{ cell: "edb_top_inst/LUT__6133" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[48]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/n2457"
	terminal	{ cell: "edb_top_inst/LUT__6136" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[49]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/n2456"
	terminal	{ cell: "edb_top_inst/LUT__6139" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[50]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/n2455"
	terminal	{ cell: "edb_top_inst/LUT__6141" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[51]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/n2454"
	terminal	{ cell: "edb_top_inst/LUT__6143" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[52]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/n2453"
	terminal	{ cell: "edb_top_inst/LUT__6145" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[53]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/n2452"
	terminal	{ cell: "edb_top_inst/LUT__6148" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[54]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/n2451"
	terminal	{ cell: "edb_top_inst/LUT__6150" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[55]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/n2450"
	terminal	{ cell: "edb_top_inst/LUT__6152" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[56]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/n2449"
	terminal	{ cell: "edb_top_inst/LUT__6154" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[57]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/n2448"
	terminal	{ cell: "edb_top_inst/LUT__6156" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[58]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/n2447"
	terminal	{ cell: "edb_top_inst/LUT__6158" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[59]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/n2446"
	terminal	{ cell: "edb_top_inst/LUT__6160" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[60]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/n2445"
	terminal	{ cell: "edb_top_inst/LUT__6162" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[61]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/n2444"
	terminal	{ cell: "edb_top_inst/LUT__6164" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[62]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/n2443"
	terminal	{ cell: "edb_top_inst/LUT__6166" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[63]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/module_next_state[1]"
	terminal	{ cell: "edb_top_inst/LUT__6171" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/module_state[1]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/module_next_state[2]"
	terminal	{ cell: "edb_top_inst/LUT__6175" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/module_state[2]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/module_next_state[3]"
	terminal	{ cell: "edb_top_inst/LUT__5775" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/module_state[3]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__5777" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/axi_crc_i/n150"
	terminal	{ cell: "edb_top_inst/LUT__6177" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[0]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/ceg_net221"
	terminal	{ cell: "edb_top_inst/LUT__6178" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[2]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[3]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[4]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[5]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[6]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[7]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[8]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[9]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[10]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[11]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[12]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[13]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[14]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[15]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[16]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[17]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[18]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[19]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[20]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[21]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[22]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[23]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[24]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[25]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[26]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[27]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[28]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[29]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[30]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[31]~FF" port: "CE" }
 }
net {
	name: "edb_top_inst/la0/axi_crc_i/n149"
	terminal	{ cell: "edb_top_inst/LUT__6179" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[1]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/axi_crc_i/n148"
	terminal	{ cell: "edb_top_inst/LUT__6180" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[2]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/axi_crc_i/n147"
	terminal	{ cell: "edb_top_inst/LUT__6181" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[3]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/axi_crc_i/n146"
	terminal	{ cell: "edb_top_inst/LUT__6182" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[4]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/axi_crc_i/n145"
	terminal	{ cell: "edb_top_inst/LUT__6185" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[5]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/axi_crc_i/n144"
	terminal	{ cell: "edb_top_inst/LUT__6186" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[6]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/axi_crc_i/n143"
	terminal	{ cell: "edb_top_inst/LUT__6187" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[7]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/axi_crc_i/n142"
	terminal	{ cell: "edb_top_inst/LUT__6188" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[8]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/axi_crc_i/n141"
	terminal	{ cell: "edb_top_inst/LUT__6189" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[9]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/axi_crc_i/n140"
	terminal	{ cell: "edb_top_inst/LUT__6190" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[10]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/axi_crc_i/n139"
	terminal	{ cell: "edb_top_inst/LUT__6191" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[11]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/axi_crc_i/n138"
	terminal	{ cell: "edb_top_inst/LUT__6192" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[12]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/axi_crc_i/n137"
	terminal	{ cell: "edb_top_inst/LUT__6193" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[13]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/axi_crc_i/n136"
	terminal	{ cell: "edb_top_inst/LUT__6194" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[14]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/axi_crc_i/n135"
	terminal	{ cell: "edb_top_inst/LUT__6195" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[15]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/axi_crc_i/n134"
	terminal	{ cell: "edb_top_inst/LUT__6196" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[16]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/axi_crc_i/n133"
	terminal	{ cell: "edb_top_inst/LUT__6197" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[17]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/axi_crc_i/n132"
	terminal	{ cell: "edb_top_inst/LUT__6198" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[18]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/axi_crc_i/n131"
	terminal	{ cell: "edb_top_inst/LUT__6199" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[19]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/axi_crc_i/n130"
	terminal	{ cell: "edb_top_inst/LUT__6200" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[20]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/axi_crc_i/n129"
	terminal	{ cell: "edb_top_inst/LUT__6201" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[21]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/axi_crc_i/n128"
	terminal	{ cell: "edb_top_inst/LUT__6202" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[22]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/axi_crc_i/n127"
	terminal	{ cell: "edb_top_inst/LUT__6203" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[23]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/axi_crc_i/n126"
	terminal	{ cell: "edb_top_inst/LUT__6204" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[24]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/axi_crc_i/n125"
	terminal	{ cell: "edb_top_inst/LUT__6205" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[25]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/axi_crc_i/n124"
	terminal	{ cell: "edb_top_inst/LUT__6206" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[26]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/axi_crc_i/n123"
	terminal	{ cell: "edb_top_inst/LUT__6207" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[27]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/axi_crc_i/n122"
	terminal	{ cell: "edb_top_inst/LUT__6208" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[28]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/axi_crc_i/n121"
	terminal	{ cell: "edb_top_inst/LUT__6209" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[29]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/axi_crc_i/n120"
	terminal	{ cell: "edb_top_inst/LUT__6210" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[30]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/axi_crc_i/n119"
	terminal	{ cell: "edb_top_inst/LUT__6211" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[31]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/n72"
	terminal	{ cell: "edb_top_inst/LUT__6212" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[0]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/n38"
	terminal	{ cell: "edb_top_inst/LUT__6213" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[0]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/n73"
	terminal	{ cell: "edb_top_inst/LUT__6233" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_gt~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/equal_9/n31"
	terminal	{ cell: "edb_top_inst/LUT__6243" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_eq~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/n82"
	terminal	{ cell: "edb_top_inst/LUT__6258" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.probe_cout~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/n71"
	terminal	{ cell: "edb_top_inst/LUT__6259" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[1]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/n70"
	terminal	{ cell: "edb_top_inst/LUT__6260" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[2]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/n69"
	terminal	{ cell: "edb_top_inst/LUT__6261" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[3]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/n68"
	terminal	{ cell: "edb_top_inst/LUT__6262" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[4]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/n67"
	terminal	{ cell: "edb_top_inst/LUT__6263" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[5]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/n66"
	terminal	{ cell: "edb_top_inst/LUT__6264" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[6]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/n65"
	terminal	{ cell: "edb_top_inst/LUT__6265" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[7]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/n64"
	terminal	{ cell: "edb_top_inst/LUT__6266" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[8]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/n63"
	terminal	{ cell: "edb_top_inst/LUT__6267" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[9]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/n62"
	terminal	{ cell: "edb_top_inst/LUT__6268" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[10]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/n61"
	terminal	{ cell: "edb_top_inst/LUT__6269" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[11]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/n60"
	terminal	{ cell: "edb_top_inst/LUT__6270" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[12]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/n59"
	terminal	{ cell: "edb_top_inst/LUT__6271" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[13]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/n58"
	terminal	{ cell: "edb_top_inst/LUT__6272" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[14]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/n57"
	terminal	{ cell: "edb_top_inst/LUT__6273" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[15]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/n37"
	terminal	{ cell: "edb_top_inst/LUT__6274" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[1]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/n36"
	terminal	{ cell: "edb_top_inst/LUT__6275" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[2]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/n35"
	terminal	{ cell: "edb_top_inst/LUT__6276" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[3]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/n34"
	terminal	{ cell: "edb_top_inst/LUT__6277" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[4]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/n33"
	terminal	{ cell: "edb_top_inst/LUT__6278" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[5]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/n32"
	terminal	{ cell: "edb_top_inst/LUT__6279" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[6]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/n31"
	terminal	{ cell: "edb_top_inst/LUT__6280" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[7]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/n30"
	terminal	{ cell: "edb_top_inst/LUT__6281" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[8]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/n29"
	terminal	{ cell: "edb_top_inst/LUT__6282" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[9]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/n28"
	terminal	{ cell: "edb_top_inst/LUT__6283" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[10]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/n27"
	terminal	{ cell: "edb_top_inst/LUT__6284" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[11]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/n26"
	terminal	{ cell: "edb_top_inst/LUT__6285" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[12]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/n25"
	terminal	{ cell: "edb_top_inst/LUT__6286" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[13]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/n24"
	terminal	{ cell: "edb_top_inst/LUT__6287" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[14]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/n23"
	terminal	{ cell: "edb_top_inst/LUT__6288" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[15]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/n40"
	terminal	{ cell: "edb_top_inst/LUT__6289" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[0]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/n22"
	terminal	{ cell: "edb_top_inst/LUT__6290" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[0]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/n41"
	terminal	{ cell: "edb_top_inst/LUT__6297" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_gt~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/equal_9/n15"
	terminal	{ cell: "edb_top_inst/LUT__6302" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_eq~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/n50"
	terminal	{ cell: "edb_top_inst/LUT__6311" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.probe_cout~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/n39"
	terminal	{ cell: "edb_top_inst/LUT__6312" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[1]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/n38"
	terminal	{ cell: "edb_top_inst/LUT__6313" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[2]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/n37"
	terminal	{ cell: "edb_top_inst/LUT__6314" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[3]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/n36"
	terminal	{ cell: "edb_top_inst/LUT__6315" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[4]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/n35"
	terminal	{ cell: "edb_top_inst/LUT__6316" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[5]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/n34"
	terminal	{ cell: "edb_top_inst/LUT__6317" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[6]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/n33"
	terminal	{ cell: "edb_top_inst/LUT__6318" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[7]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/n21"
	terminal	{ cell: "edb_top_inst/LUT__6319" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[1]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/n20"
	terminal	{ cell: "edb_top_inst/LUT__6320" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[2]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/n19"
	terminal	{ cell: "edb_top_inst/LUT__6321" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[3]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/n18"
	terminal	{ cell: "edb_top_inst/LUT__6322" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[4]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/n17"
	terminal	{ cell: "edb_top_inst/LUT__6323" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[5]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/n16"
	terminal	{ cell: "edb_top_inst/LUT__6324" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[6]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/n15"
	terminal	{ cell: "edb_top_inst/LUT__6325" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[7]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.rise"
	terminal	{ cell: "edb_top_inst/LUT__6326" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.fall"
	terminal	{ cell: "edb_top_inst/LUT__6327" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/n18"
	terminal	{ cell: "edb_top_inst/LUT__6328" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__6329" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/n22"
	terminal	{ cell: "edb_top_inst/LUT__6329" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/n23"
	terminal	{ cell: "edb_top_inst/LUT__6333" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.probe_cout~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.rise"
	terminal	{ cell: "edb_top_inst/LUT__6334" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.fall"
	terminal	{ cell: "edb_top_inst/LUT__6335" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/n18"
	terminal	{ cell: "edb_top_inst/LUT__6336" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__6337" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/n22"
	terminal	{ cell: "edb_top_inst/LUT__6337" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/n23"
	terminal	{ cell: "edb_top_inst/LUT__6341" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.probe_cout~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/n40"
	terminal	{ cell: "edb_top_inst/LUT__6342" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[0]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/n22"
	terminal	{ cell: "edb_top_inst/LUT__6343" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[0]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/n41"
	terminal	{ cell: "edb_top_inst/LUT__6350" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_gt~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/equal_9/n15"
	terminal	{ cell: "edb_top_inst/LUT__6355" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_eq~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/n50"
	terminal	{ cell: "edb_top_inst/LUT__6364" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.probe_cout~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/n39"
	terminal	{ cell: "edb_top_inst/LUT__6365" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[1]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/n38"
	terminal	{ cell: "edb_top_inst/LUT__6366" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[2]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/n37"
	terminal	{ cell: "edb_top_inst/LUT__6367" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[3]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/n36"
	terminal	{ cell: "edb_top_inst/LUT__6368" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[4]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/n35"
	terminal	{ cell: "edb_top_inst/LUT__6369" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[5]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/n34"
	terminal	{ cell: "edb_top_inst/LUT__6370" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[6]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/n33"
	terminal	{ cell: "edb_top_inst/LUT__6371" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[7]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/n21"
	terminal	{ cell: "edb_top_inst/LUT__6372" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[1]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/n20"
	terminal	{ cell: "edb_top_inst/LUT__6373" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[2]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/n19"
	terminal	{ cell: "edb_top_inst/LUT__6374" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[3]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/n18"
	terminal	{ cell: "edb_top_inst/LUT__6375" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[4]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/n17"
	terminal	{ cell: "edb_top_inst/LUT__6376" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[5]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/n16"
	terminal	{ cell: "edb_top_inst/LUT__6377" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[6]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/n15"
	terminal	{ cell: "edb_top_inst/LUT__6378" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[7]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.rise"
	terminal	{ cell: "edb_top_inst/LUT__6379" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.fall"
	terminal	{ cell: "edb_top_inst/LUT__6380" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/n18"
	terminal	{ cell: "edb_top_inst/LUT__6381" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__6382" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/n22"
	terminal	{ cell: "edb_top_inst/LUT__6382" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/n23"
	terminal	{ cell: "edb_top_inst/LUT__6386" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.probe_cout~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.rise"
	terminal	{ cell: "edb_top_inst/LUT__6387" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.fall"
	terminal	{ cell: "edb_top_inst/LUT__6388" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/n18"
	terminal	{ cell: "edb_top_inst/LUT__6389" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__6390" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/n22"
	terminal	{ cell: "edb_top_inst/LUT__6390" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/n23"
	terminal	{ cell: "edb_top_inst/LUT__6394" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.probe_cout~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.trigger_cu/genblk1.rise"
	terminal	{ cell: "edb_top_inst/LUT__6395" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.trigger_cu/genblk1.fall"
	terminal	{ cell: "edb_top_inst/LUT__6396" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.trigger_cu/n18"
	terminal	{ cell: "edb_top_inst/LUT__6397" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__6398" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.trigger_cu/n22"
	terminal	{ cell: "edb_top_inst/LUT__6398" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.trigger_cu/n23"
	terminal	{ cell: "edb_top_inst/LUT__6402" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.probe_cout~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.rise"
	terminal	{ cell: "edb_top_inst/LUT__6403" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.fall"
	terminal	{ cell: "edb_top_inst/LUT__6404" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/n18"
	terminal	{ cell: "edb_top_inst/LUT__6405" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__6406" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/n22"
	terminal	{ cell: "edb_top_inst/LUT__6406" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/n23"
	terminal	{ cell: "edb_top_inst/LUT__6410" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.probe_cout~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.rise"
	terminal	{ cell: "edb_top_inst/LUT__6411" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.fall"
	terminal	{ cell: "edb_top_inst/LUT__6412" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/n18"
	terminal	{ cell: "edb_top_inst/LUT__6413" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__6414" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/n22"
	terminal	{ cell: "edb_top_inst/LUT__6414" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/n23"
	terminal	{ cell: "edb_top_inst/LUT__6418" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.probe_cout~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[10].genblk7.genblk3.trigger_cu/genblk1.rise"
	terminal	{ cell: "edb_top_inst/LUT__6419" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[10].genblk7.genblk3.trigger_cu/genblk1.fall"
	terminal	{ cell: "edb_top_inst/LUT__6420" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[10].genblk7.genblk3.trigger_cu/n18"
	terminal	{ cell: "edb_top_inst/LUT__6421" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__6422" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[10].genblk7.genblk3.trigger_cu/n22"
	terminal	{ cell: "edb_top_inst/LUT__6422" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[10].genblk7.genblk3.trigger_cu/n23"
	terminal	{ cell: "edb_top_inst/LUT__6426" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.genblk3.probe_cout~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.trigger_cu/n16"
	terminal	{ cell: "edb_top_inst/LUT__6427" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[0]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.trigger_cu/n10"
	terminal	{ cell: "edb_top_inst/LUT__6428" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[0]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.trigger_cu/n17"
	terminal	{ cell: "edb_top_inst/LUT__6429" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_gt~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.trigger_cu/equal_9/n3"
	terminal	{ cell: "edb_top_inst/LUT__6430" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_eq~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.trigger_cu/n26"
	terminal	{ cell: "edb_top_inst/LUT__6435" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.probe_cout~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.trigger_cu/n15"
	terminal	{ cell: "edb_top_inst/LUT__6436" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[1]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.trigger_cu/n9"
	terminal	{ cell: "edb_top_inst/LUT__6437" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[1]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[12].genblk7.genblk3.trigger_cu/n40"
	terminal	{ cell: "edb_top_inst/LUT__6438" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[12].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[0]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[12].genblk7.genblk3.trigger_cu/n22"
	terminal	{ cell: "edb_top_inst/LUT__6439" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[12].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[0]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[12].genblk7.genblk3.trigger_cu/n41"
	terminal	{ cell: "edb_top_inst/LUT__6446" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[12].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_gt~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[12].genblk7.genblk3.trigger_cu/equal_9/n15"
	terminal	{ cell: "edb_top_inst/LUT__6451" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[12].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_eq~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[12].genblk7.genblk3.trigger_cu/n50"
	terminal	{ cell: "edb_top_inst/LUT__6460" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[12].genblk7.genblk3.probe_cout~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[12].genblk7.genblk3.trigger_cu/n39"
	terminal	{ cell: "edb_top_inst/LUT__6461" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[12].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[1]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[12].genblk7.genblk3.trigger_cu/n38"
	terminal	{ cell: "edb_top_inst/LUT__6462" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[12].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[2]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[12].genblk7.genblk3.trigger_cu/n37"
	terminal	{ cell: "edb_top_inst/LUT__6463" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[12].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[3]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[12].genblk7.genblk3.trigger_cu/n36"
	terminal	{ cell: "edb_top_inst/LUT__6464" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[12].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[4]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[12].genblk7.genblk3.trigger_cu/n35"
	terminal	{ cell: "edb_top_inst/LUT__6465" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[12].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[5]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[12].genblk7.genblk3.trigger_cu/n34"
	terminal	{ cell: "edb_top_inst/LUT__6466" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[12].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[6]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[12].genblk7.genblk3.trigger_cu/n33"
	terminal	{ cell: "edb_top_inst/LUT__6467" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[12].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[7]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[12].genblk7.genblk3.trigger_cu/n21"
	terminal	{ cell: "edb_top_inst/LUT__6468" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[12].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[1]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[12].genblk7.genblk3.trigger_cu/n20"
	terminal	{ cell: "edb_top_inst/LUT__6469" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[12].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[2]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[12].genblk7.genblk3.trigger_cu/n19"
	terminal	{ cell: "edb_top_inst/LUT__6470" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[12].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[3]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[12].genblk7.genblk3.trigger_cu/n18"
	terminal	{ cell: "edb_top_inst/LUT__6471" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[12].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[4]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[12].genblk7.genblk3.trigger_cu/n17"
	terminal	{ cell: "edb_top_inst/LUT__6472" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[12].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[5]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[12].genblk7.genblk3.trigger_cu/n16"
	terminal	{ cell: "edb_top_inst/LUT__6473" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[12].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[6]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[12].genblk7.genblk3.trigger_cu/n15"
	terminal	{ cell: "edb_top_inst/LUT__6474" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[12].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[7]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/n72"
	terminal	{ cell: "edb_top_inst/LUT__6475" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[0]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/n38"
	terminal	{ cell: "edb_top_inst/LUT__6476" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[0]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/n73"
	terminal	{ cell: "edb_top_inst/LUT__6498" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_gt~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/equal_9/n31"
	terminal	{ cell: "edb_top_inst/LUT__6505" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_eq~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/n82"
	terminal	{ cell: "edb_top_inst/LUT__6520" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.probe_cout~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/n71"
	terminal	{ cell: "edb_top_inst/LUT__6521" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[1]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/n70"
	terminal	{ cell: "edb_top_inst/LUT__6522" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[2]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/n69"
	terminal	{ cell: "edb_top_inst/LUT__6523" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[3]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/n68"
	terminal	{ cell: "edb_top_inst/LUT__6524" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[4]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/n67"
	terminal	{ cell: "edb_top_inst/LUT__6525" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[5]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/n66"
	terminal	{ cell: "edb_top_inst/LUT__6526" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[6]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/n65"
	terminal	{ cell: "edb_top_inst/LUT__6527" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[7]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/n64"
	terminal	{ cell: "edb_top_inst/LUT__6528" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[8]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/n63"
	terminal	{ cell: "edb_top_inst/LUT__6529" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[9]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/n62"
	terminal	{ cell: "edb_top_inst/LUT__6530" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[10]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/n61"
	terminal	{ cell: "edb_top_inst/LUT__6531" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[11]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/n60"
	terminal	{ cell: "edb_top_inst/LUT__6532" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[12]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/n59"
	terminal	{ cell: "edb_top_inst/LUT__6533" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[13]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/n58"
	terminal	{ cell: "edb_top_inst/LUT__6534" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[14]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/n57"
	terminal	{ cell: "edb_top_inst/LUT__6535" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[15]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/n37"
	terminal	{ cell: "edb_top_inst/LUT__6536" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[1]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/n36"
	terminal	{ cell: "edb_top_inst/LUT__6537" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[2]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/n35"
	terminal	{ cell: "edb_top_inst/LUT__6538" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[3]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/n34"
	terminal	{ cell: "edb_top_inst/LUT__6539" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[4]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/n33"
	terminal	{ cell: "edb_top_inst/LUT__6540" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[5]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/n32"
	terminal	{ cell: "edb_top_inst/LUT__6541" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[6]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/n31"
	terminal	{ cell: "edb_top_inst/LUT__6542" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[7]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/n30"
	terminal	{ cell: "edb_top_inst/LUT__6543" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[8]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/n29"
	terminal	{ cell: "edb_top_inst/LUT__6544" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[9]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/n28"
	terminal	{ cell: "edb_top_inst/LUT__6545" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[10]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/n27"
	terminal	{ cell: "edb_top_inst/LUT__6546" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[11]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/n26"
	terminal	{ cell: "edb_top_inst/LUT__6547" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[12]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/n25"
	terminal	{ cell: "edb_top_inst/LUT__6548" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[13]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/n24"
	terminal	{ cell: "edb_top_inst/LUT__6549" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[14]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/n23"
	terminal	{ cell: "edb_top_inst/LUT__6550" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[15]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/n14946"
	terminal	{ cell: "edb_top_inst/LUT__6551" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[14].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[14].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[14].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "CE" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[14].genblk7.genblk3.trigger_cu/n16"
	terminal	{ cell: "edb_top_inst/LUT__6552" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[14].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[0]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[14].genblk7.genblk3.trigger_cu/n10"
	terminal	{ cell: "edb_top_inst/LUT__6553" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[14].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[0]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[14].genblk7.genblk3.trigger_cu/n17"
	terminal	{ cell: "edb_top_inst/LUT__6554" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[14].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_gt~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[14].genblk7.genblk3.trigger_cu/equal_9/n3"
	terminal	{ cell: "edb_top_inst/LUT__6555" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[14].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_eq~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[14].genblk7.genblk3.trigger_cu/n26"
	terminal	{ cell: "edb_top_inst/LUT__6560" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[14].genblk7.genblk3.probe_cout~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[14].genblk7.genblk3.trigger_cu/n15"
	terminal	{ cell: "edb_top_inst/LUT__6561" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[14].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[1]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[14].genblk7.genblk3.trigger_cu/n9"
	terminal	{ cell: "edb_top_inst/LUT__6562" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[14].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[1]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[15].genblk7.genblk3.trigger_cu/n60"
	terminal	{ cell: "edb_top_inst/LUT__6563" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[0]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[15].genblk7.genblk3.trigger_cu/n32"
	terminal	{ cell: "edb_top_inst/LUT__6564" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[0]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[15].genblk7.genblk3.trigger_cu/n61"
	terminal	{ cell: "edb_top_inst/LUT__6579" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_gt~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[15].genblk7.genblk3.trigger_cu/equal_9/n25"
	terminal	{ cell: "edb_top_inst/LUT__6584" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_eq~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[15].genblk7.genblk3.trigger_cu/n70"
	terminal	{ cell: "edb_top_inst/LUT__6597" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.genblk3.probe_cout~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[15].genblk7.genblk3.trigger_cu/n59"
	terminal	{ cell: "edb_top_inst/LUT__6598" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[1]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[15].genblk7.genblk3.trigger_cu/n58"
	terminal	{ cell: "edb_top_inst/LUT__6599" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[2]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[15].genblk7.genblk3.trigger_cu/n57"
	terminal	{ cell: "edb_top_inst/LUT__6600" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[3]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[15].genblk7.genblk3.trigger_cu/n56"
	terminal	{ cell: "edb_top_inst/LUT__6601" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[4]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[15].genblk7.genblk3.trigger_cu/n55"
	terminal	{ cell: "edb_top_inst/LUT__6602" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[5]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[15].genblk7.genblk3.trigger_cu/n54"
	terminal	{ cell: "edb_top_inst/LUT__6603" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[6]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[15].genblk7.genblk3.trigger_cu/n53"
	terminal	{ cell: "edb_top_inst/LUT__6604" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[7]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[15].genblk7.genblk3.trigger_cu/n52"
	terminal	{ cell: "edb_top_inst/LUT__6605" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[8]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[15].genblk7.genblk3.trigger_cu/n51"
	terminal	{ cell: "edb_top_inst/LUT__6606" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[9]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[15].genblk7.genblk3.trigger_cu/n50"
	terminal	{ cell: "edb_top_inst/LUT__6607" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[10]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[15].genblk7.genblk3.trigger_cu/n49"
	terminal	{ cell: "edb_top_inst/LUT__6608" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[11]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[15].genblk7.genblk3.trigger_cu/n48"
	terminal	{ cell: "edb_top_inst/LUT__6609" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[12]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[15].genblk7.genblk3.trigger_cu/n31"
	terminal	{ cell: "edb_top_inst/LUT__6610" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[1]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[15].genblk7.genblk3.trigger_cu/n30"
	terminal	{ cell: "edb_top_inst/LUT__6611" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[2]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[15].genblk7.genblk3.trigger_cu/n29"
	terminal	{ cell: "edb_top_inst/LUT__6612" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[3]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[15].genblk7.genblk3.trigger_cu/n28"
	terminal	{ cell: "edb_top_inst/LUT__6613" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[4]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[15].genblk7.genblk3.trigger_cu/n27"
	terminal	{ cell: "edb_top_inst/LUT__6614" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[5]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[15].genblk7.genblk3.trigger_cu/n26"
	terminal	{ cell: "edb_top_inst/LUT__6615" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[6]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[15].genblk7.genblk3.trigger_cu/n25"
	terminal	{ cell: "edb_top_inst/LUT__6616" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[7]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[15].genblk7.genblk3.trigger_cu/n24"
	terminal	{ cell: "edb_top_inst/LUT__6617" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[8]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[15].genblk7.genblk3.trigger_cu/n23"
	terminal	{ cell: "edb_top_inst/LUT__6618" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[9]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[15].genblk7.genblk3.trigger_cu/n22"
	terminal	{ cell: "edb_top_inst/LUT__6619" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[10]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[15].genblk7.genblk3.trigger_cu/n21"
	terminal	{ cell: "edb_top_inst/LUT__6620" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[11]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[15].genblk7.genblk3.trigger_cu/n20"
	terminal	{ cell: "edb_top_inst/LUT__6621" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[12]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[16].genblk7.genblk3.trigger_cu/n32"
	terminal	{ cell: "edb_top_inst/LUT__6622" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[16].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[0]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[16].genblk7.genblk3.trigger_cu/n18"
	terminal	{ cell: "edb_top_inst/LUT__6623" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[16].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[0]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[16].genblk7.genblk3.trigger_cu/n33"
	terminal	{ cell: "edb_top_inst/LUT__6629" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[16].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_gt~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[16].genblk7.genblk3.trigger_cu/equal_9/n11"
	terminal	{ cell: "edb_top_inst/LUT__6633" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[16].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_eq~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[16].genblk7.genblk3.trigger_cu/n42"
	terminal	{ cell: "edb_top_inst/LUT__6641" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[16].genblk7.genblk3.probe_cout~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[16].genblk7.genblk3.trigger_cu/n31"
	terminal	{ cell: "edb_top_inst/LUT__6642" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[16].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[1]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[16].genblk7.genblk3.trigger_cu/n30"
	terminal	{ cell: "edb_top_inst/LUT__6643" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[16].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[2]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[16].genblk7.genblk3.trigger_cu/n29"
	terminal	{ cell: "edb_top_inst/LUT__6644" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[16].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[3]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[16].genblk7.genblk3.trigger_cu/n28"
	terminal	{ cell: "edb_top_inst/LUT__6645" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[16].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[4]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[16].genblk7.genblk3.trigger_cu/n27"
	terminal	{ cell: "edb_top_inst/LUT__6646" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[16].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[5]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[16].genblk7.genblk3.trigger_cu/n17"
	terminal	{ cell: "edb_top_inst/LUT__6647" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[16].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[1]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[16].genblk7.genblk3.trigger_cu/n16"
	terminal	{ cell: "edb_top_inst/LUT__6648" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[16].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[2]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[16].genblk7.genblk3.trigger_cu/n15"
	terminal	{ cell: "edb_top_inst/LUT__6649" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[16].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[3]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[16].genblk7.genblk3.trigger_cu/n14"
	terminal	{ cell: "edb_top_inst/LUT__6650" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[16].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[4]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[16].genblk7.genblk3.trigger_cu/n13"
	terminal	{ cell: "edb_top_inst/LUT__6651" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[16].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[5]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[17].genblk7.genblk3.trigger_cu/genblk1.rise"
	terminal	{ cell: "edb_top_inst/LUT__6652" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[17].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[17].genblk7.genblk3.trigger_cu/genblk1.fall"
	terminal	{ cell: "edb_top_inst/LUT__6653" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[17].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[17].genblk7.genblk3.trigger_cu/n18"
	terminal	{ cell: "edb_top_inst/LUT__6654" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[17].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__6655" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[17].genblk7.genblk3.trigger_cu/n22"
	terminal	{ cell: "edb_top_inst/LUT__6655" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[17].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/GEN_PROBE[17].genblk7.genblk3.trigger_cu/n23"
	terminal	{ cell: "edb_top_inst/LUT__6659" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[17].genblk7.genblk3.probe_cout~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/trigger_tu/n125"
	terminal	{ cell: "edb_top_inst/LUT__6684" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/tu_trigger~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/next_state[0]"
	terminal	{ cell: "edb_top_inst/LUT__6826" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/curr_state[0]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/run_trig_p1"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/run_trig_p1_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/run_trig_p2~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/n428"
	terminal	{ cell: "edb_top_inst/LUT__6827" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/str_sync~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/biu_ready~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/addr_reg[3]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/addr_reg[15]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/addr_reg[16]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/addr_reg[17]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/addr_reg[18]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/addr_reg[19]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/addr_reg[20]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/addr_reg[21]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/addr_reg[22]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/addr_reg[23]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/addr_reg[24]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/addr_reg[25]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/addr_reg[26]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LUT__6853" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/n1603"
	terminal	{ cell: "edb_top_inst/LUT__6828" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/rdy_sync~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[2]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[3]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[4]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[5]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[6]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[7]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[8]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[9]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[10]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[11]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[12]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[13]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[14]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[15]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[16]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[17]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[18]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[19]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[20]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[21]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[22]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[23]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[24]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[25]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[26]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[27]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[28]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[29]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[30]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[31]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[32]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[33]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[34]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[35]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[36]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[37]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[38]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[39]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[40]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[41]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[42]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[43]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[44]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[45]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[46]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[47]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[48]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[49]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[50]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[51]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[52]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[53]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[54]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[55]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[56]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[57]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[58]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[59]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[60]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[61]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[62]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[63]~FF" port: "CE" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/swapped_data_out[0]"
	terminal	{ cell: "edb_top_inst/LUT__6829" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[0]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/next_fsm_state[0]"
	terminal	{ cell: "edb_top_inst/LUT__6830" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/axi_fsm_state[0]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/ceg_net351"
	terminal	{ cell: "edb_top_inst/LUT__6831" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/axi_fsm_state[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/axi_fsm_state[1]~FF" port: "CE" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/n1524"
	terminal	{ cell: "edb_top_inst/LUT__6837" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/curr_state[3]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/n25233"
	terminal	{ cell: "edb_top_inst/LUT__6838" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/curr_state[3]~FF" port: "SR" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/next_state[2]"
	terminal	{ cell: "edb_top_inst/LUT__6847" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/curr_state[2]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/next_state[1]"
	terminal	{ cell: "edb_top_inst/LUT__6852" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/curr_state[1]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/ceg_net348"
	terminal	{ cell: "edb_top_inst/LUT__6853" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/biu_ready~FF" port: "CE" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/swapped_data_out[1]"
	terminal	{ cell: "edb_top_inst/LUT__6854" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[1]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/swapped_data_out[2]"
	terminal	{ cell: "edb_top_inst/LUT__6855" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[2]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/swapped_data_out[3]"
	terminal	{ cell: "edb_top_inst/LUT__6856" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[3]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/swapped_data_out[4]"
	terminal	{ cell: "edb_top_inst/LUT__6857" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[4]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/swapped_data_out[5]"
	terminal	{ cell: "edb_top_inst/LUT__6858" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[5]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/swapped_data_out[6]"
	terminal	{ cell: "edb_top_inst/LUT__6859" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[6]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/swapped_data_out[7]"
	terminal	{ cell: "edb_top_inst/LUT__6860" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[7]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/swapped_data_out[8]"
	terminal	{ cell: "edb_top_inst/LUT__6861" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[8]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/swapped_data_out[9]"
	terminal	{ cell: "edb_top_inst/LUT__6862" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[9]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/swapped_data_out[10]"
	terminal	{ cell: "edb_top_inst/LUT__6863" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[10]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/swapped_data_out[11]"
	terminal	{ cell: "edb_top_inst/LUT__6864" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[11]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/swapped_data_out[12]"
	terminal	{ cell: "edb_top_inst/LUT__6865" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[12]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/swapped_data_out[13]"
	terminal	{ cell: "edb_top_inst/LUT__6866" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[13]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/swapped_data_out[14]"
	terminal	{ cell: "edb_top_inst/LUT__6867" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[14]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/swapped_data_out[15]"
	terminal	{ cell: "edb_top_inst/LUT__6868" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[15]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/swapped_data_out[16]"
	terminal	{ cell: "edb_top_inst/LUT__6869" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[16]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/swapped_data_out[17]"
	terminal	{ cell: "edb_top_inst/LUT__6870" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[17]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/swapped_data_out[18]"
	terminal	{ cell: "edb_top_inst/LUT__6871" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[18]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/swapped_data_out[19]"
	terminal	{ cell: "edb_top_inst/LUT__6872" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[19]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/swapped_data_out[20]"
	terminal	{ cell: "edb_top_inst/LUT__6873" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[20]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/swapped_data_out[21]"
	terminal	{ cell: "edb_top_inst/LUT__6874" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[21]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/swapped_data_out[22]"
	terminal	{ cell: "edb_top_inst/LUT__6875" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[22]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/swapped_data_out[23]"
	terminal	{ cell: "edb_top_inst/LUT__6876" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[23]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/swapped_data_out[24]"
	terminal	{ cell: "edb_top_inst/LUT__6877" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[24]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/swapped_data_out[25]"
	terminal	{ cell: "edb_top_inst/LUT__6878" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[25]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/swapped_data_out[26]"
	terminal	{ cell: "edb_top_inst/LUT__6879" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[26]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/swapped_data_out[27]"
	terminal	{ cell: "edb_top_inst/LUT__6880" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[27]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/swapped_data_out[28]"
	terminal	{ cell: "edb_top_inst/LUT__6881" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[28]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/swapped_data_out[29]"
	terminal	{ cell: "edb_top_inst/LUT__6882" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[29]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/swapped_data_out[30]"
	terminal	{ cell: "edb_top_inst/LUT__6883" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[30]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/swapped_data_out[31]"
	terminal	{ cell: "edb_top_inst/LUT__6884" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[31]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/swapped_data_out[32]"
	terminal	{ cell: "edb_top_inst/LUT__6885" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[32]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/swapped_data_out[33]"
	terminal	{ cell: "edb_top_inst/LUT__6886" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[33]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/swapped_data_out[34]"
	terminal	{ cell: "edb_top_inst/LUT__6887" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[34]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/swapped_data_out[35]"
	terminal	{ cell: "edb_top_inst/LUT__6888" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[35]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/swapped_data_out[36]"
	terminal	{ cell: "edb_top_inst/LUT__6889" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[36]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/swapped_data_out[37]"
	terminal	{ cell: "edb_top_inst/LUT__6890" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[37]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/swapped_data_out[38]"
	terminal	{ cell: "edb_top_inst/LUT__6891" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[38]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/swapped_data_out[39]"
	terminal	{ cell: "edb_top_inst/LUT__6892" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[39]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/swapped_data_out[40]"
	terminal	{ cell: "edb_top_inst/LUT__6893" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[40]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/swapped_data_out[41]"
	terminal	{ cell: "edb_top_inst/LUT__6894" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[41]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/swapped_data_out[42]"
	terminal	{ cell: "edb_top_inst/LUT__6895" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[42]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/swapped_data_out[43]"
	terminal	{ cell: "edb_top_inst/LUT__6896" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[43]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/swapped_data_out[44]"
	terminal	{ cell: "edb_top_inst/LUT__6897" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[44]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/swapped_data_out[45]"
	terminal	{ cell: "edb_top_inst/LUT__6898" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[45]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/swapped_data_out[46]"
	terminal	{ cell: "edb_top_inst/LUT__6899" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[46]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/swapped_data_out[47]"
	terminal	{ cell: "edb_top_inst/LUT__6900" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[47]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/swapped_data_out[48]"
	terminal	{ cell: "edb_top_inst/LUT__6901" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[48]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/swapped_data_out[49]"
	terminal	{ cell: "edb_top_inst/LUT__6902" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[49]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/swapped_data_out[50]"
	terminal	{ cell: "edb_top_inst/LUT__6903" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[50]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/swapped_data_out[51]"
	terminal	{ cell: "edb_top_inst/LUT__6904" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[51]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/swapped_data_out[52]"
	terminal	{ cell: "edb_top_inst/LUT__6905" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[52]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/swapped_data_out[53]"
	terminal	{ cell: "edb_top_inst/LUT__6906" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[53]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/swapped_data_out[54]"
	terminal	{ cell: "edb_top_inst/LUT__6907" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[54]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/swapped_data_out[55]"
	terminal	{ cell: "edb_top_inst/LUT__6908" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[55]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/swapped_data_out[56]"
	terminal	{ cell: "edb_top_inst/LUT__6909" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[56]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/swapped_data_out[57]"
	terminal	{ cell: "edb_top_inst/LUT__6910" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[57]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/swapped_data_out[58]"
	terminal	{ cell: "edb_top_inst/LUT__6911" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[58]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/swapped_data_out[59]"
	terminal	{ cell: "edb_top_inst/LUT__6912" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[59]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/swapped_data_out[60]"
	terminal	{ cell: "edb_top_inst/LUT__6913" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[60]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/swapped_data_out[61]"
	terminal	{ cell: "edb_top_inst/LUT__6914" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[61]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/swapped_data_out[62]"
	terminal	{ cell: "edb_top_inst/LUT__6915" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[62]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/swapped_data_out[63]"
	terminal	{ cell: "edb_top_inst/LUT__6916" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[63]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/next_fsm_state[1]"
	terminal	{ cell: "edb_top_inst/LUT__6917" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/axi_fsm_state[1]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/is_last_data"
	terminal	{ cell: "edb_top_inst/LUT__6921" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[2]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[3]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[4]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[5]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[6]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[7]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[8]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[9]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[10]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[11]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[88]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__6923" port: "in[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_rstn"
	terminal	{ cell: "edb_top_inst/LUT__6922" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[0]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_sample_cnt[0]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[1]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[2]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[3]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[4]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[5]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[6]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[7]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[8]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[9]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[10]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[11]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_sample_cnt[1]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_sample_cnt[2]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_sample_cnt[3]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_sample_cnt[4]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_sample_cnt[5]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_sample_cnt[6]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_sample_cnt[7]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_sample_cnt[8]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_sample_cnt[9]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_sample_cnt[10]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_sample_cnt[11]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_sample_cnt[12]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/LUT__6923" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__6924" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/n2342"
	terminal	{ cell: "edb_top_inst/LUT__6919" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/pop_p2~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[2]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[3]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[4]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[5]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[6]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[7]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[8]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[9]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[10]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[11]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LUT__6920" port: "in[1]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/n1083"
	terminal	{ cell: "edb_top_inst/LUT__6923" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[0]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[0]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[0]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[1]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[2]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[3]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[4]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[5]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[6]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[7]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[8]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[9]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[10]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[11]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[1]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[2]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[3]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[4]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[5]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[6]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[7]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[8]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[9]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[10]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[11]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[1]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[2]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[3]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[4]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[5]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[6]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[7]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[8]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[9]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[10]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[11]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/counter[12]~FF" port: "SR" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_push"
	terminal	{ cell: "edb_top_inst/LUT__6918" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/push_p2~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[2]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[3]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[4]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[5]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[6]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[7]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[8]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[9]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[10]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[11]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/LUT__6920" port: "in[0]" }
 }
net {
	name: "edb_top_inst/ceg_net355"
	terminal	{ cell: "edb_top_inst/LUT__6924" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_sample_cnt[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_sample_cnt[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_sample_cnt[2]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_sample_cnt[3]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_sample_cnt[4]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_sample_cnt[5]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_sample_cnt[6]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_sample_cnt[7]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_sample_cnt[8]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_sample_cnt[9]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_sample_cnt[10]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_sample_cnt[11]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_sample_cnt[12]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[2]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[3]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[4]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[5]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[6]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[7]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[8]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[9]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[10]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[11]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/counter[12]~FF" port: "CE" }
 }
net {
	name: "edb_top_inst/n119"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_9/i2" port: "O" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[1]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/n1472"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_9/i3" port: "O" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[2]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/n1470"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_9/i4" port: "O" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[3]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/n1468"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_9/i5" port: "O" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[4]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/n1466"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_9/i6" port: "O" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[5]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/n1464"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_9/i7" port: "O" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[6]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/n1462"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_9/i8" port: "O" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[7]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/n1460"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_9/i9" port: "O" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[8]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/n1458"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_9/i10" port: "O" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[9]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/n1456"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_9/i11" port: "O" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[10]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/n1455"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_9/i12" port: "O" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[11]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/n1029"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_10/i2" port: "O" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[1]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/n1453"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_10/i3" port: "O" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[2]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/n1451"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_10/i4" port: "O" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[3]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/n1449"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_10/i5" port: "O" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[4]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/n1447"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_10/i6" port: "O" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[5]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/n1445"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_10/i7" port: "O" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[6]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/n1443"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_10/i8" port: "O" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[7]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/n1441"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_10/i9" port: "O" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[8]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/n1439"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_10/i10" port: "O" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[9]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/n1436"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_10/i11" port: "O" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[10]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/n1433"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_10/i12" port: "O" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[11]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/n1031"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_12/i2" port: "O" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[1]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/n1189"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_12/i3" port: "O" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[2]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/n1187"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_12/i4" port: "O" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[3]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/n1185"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_12/i5" port: "O" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[4]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/n1183"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_12/i6" port: "O" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[5]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/n1181"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_12/i7" port: "O" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[6]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/n1179"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_12/i8" port: "O" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[7]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/n1177"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_12/i9" port: "O" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[8]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/n1175"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_12/i10" port: "O" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[9]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/n1173"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_12/i11" port: "O" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[10]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/n1171"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_12/i12" port: "O" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[11]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/n1043"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/sub_43/add_2/i2" port: "O" }
	terminal	{ cell: "edb_top_inst/la0/la_sample_cnt[1]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/n1064"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_46/i3" port: "O" }
	terminal	{ cell: "edb_top_inst/la0/la_sample_cnt[2]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/n1062"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_46/i4" port: "O" }
	terminal	{ cell: "edb_top_inst/la0/la_sample_cnt[3]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/n1060"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_46/i5" port: "O" }
	terminal	{ cell: "edb_top_inst/la0/la_sample_cnt[4]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/n1058"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_46/i6" port: "O" }
	terminal	{ cell: "edb_top_inst/la0/la_sample_cnt[5]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/n1056"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_46/i7" port: "O" }
	terminal	{ cell: "edb_top_inst/la0/la_sample_cnt[6]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/n1054"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_46/i8" port: "O" }
	terminal	{ cell: "edb_top_inst/la0/la_sample_cnt[7]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/n1052"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_46/i9" port: "O" }
	terminal	{ cell: "edb_top_inst/la0/la_sample_cnt[8]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/n1050"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_46/i10" port: "O" }
	terminal	{ cell: "edb_top_inst/la0/la_sample_cnt[9]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/n1048"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_46/i11" port: "O" }
	terminal	{ cell: "edb_top_inst/la0/la_sample_cnt[10]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/n1046"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_46/i12" port: "O" }
	terminal	{ cell: "edb_top_inst/la0/la_sample_cnt[11]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/n1045"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_46/i13" port: "O" }
	terminal	{ cell: "edb_top_inst/la0/la_sample_cnt[12]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/transcode_write_addr/out_phy_addr[0]"
	terminal	{ cell: "edb_top_inst/LUT__6939" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[0]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/transcode_write_addr/out_phy_addr[1]"
	terminal	{ cell: "edb_top_inst/LUT__6944" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[1]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/transcode_write_addr/out_phy_addr[2]"
	terminal	{ cell: "edb_top_inst/LUT__6948" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[2]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/transcode_write_addr/out_phy_addr[3]"
	terminal	{ cell: "edb_top_inst/LUT__6952" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[3]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/transcode_write_addr/out_phy_addr[4]"
	terminal	{ cell: "edb_top_inst/LUT__6958" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[4]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/transcode_write_addr/out_phy_addr[5]"
	terminal	{ cell: "edb_top_inst/LUT__6963" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[5]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/transcode_write_addr/out_phy_addr[6]"
	terminal	{ cell: "edb_top_inst/LUT__6968" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[6]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/transcode_write_addr/out_phy_addr[7]"
	terminal	{ cell: "edb_top_inst/LUT__6973" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[7]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/transcode_write_addr/out_phy_addr[8]"
	terminal	{ cell: "edb_top_inst/LUT__6978" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[8]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/transcode_write_addr/out_phy_addr[9]"
	terminal	{ cell: "edb_top_inst/LUT__6983" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[9]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/transcode_write_addr/out_phy_addr[10]"
	terminal	{ cell: "edb_top_inst/LUT__6989" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[10]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/transcode_write_addr/out_phy_addr[11]"
	terminal	{ cell: "edb_top_inst/LUT__6995" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[11]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/transcode_read_addr/out_phy_addr[0]"
	terminal	{ cell: "edb_top_inst/LUT__6996" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[0]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/transcode_read_addr/out_phy_addr[1]"
	terminal	{ cell: "edb_top_inst/LUT__6997" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[1]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/transcode_read_addr/out_phy_addr[2]"
	terminal	{ cell: "edb_top_inst/LUT__6998" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[2]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/transcode_read_addr/out_phy_addr[3]"
	terminal	{ cell: "edb_top_inst/LUT__6999" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[3]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/transcode_read_addr/out_phy_addr[4]"
	terminal	{ cell: "edb_top_inst/LUT__7000" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[4]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/transcode_read_addr/out_phy_addr[5]"
	terminal	{ cell: "edb_top_inst/LUT__7001" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[5]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/transcode_read_addr/out_phy_addr[6]"
	terminal	{ cell: "edb_top_inst/LUT__7002" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[6]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/transcode_read_addr/out_phy_addr[7]"
	terminal	{ cell: "edb_top_inst/LUT__7003" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[7]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/transcode_read_addr/out_phy_addr[8]"
	terminal	{ cell: "edb_top_inst/LUT__7004" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[8]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/transcode_read_addr/out_phy_addr[9]"
	terminal	{ cell: "edb_top_inst/LUT__7005" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[9]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/transcode_read_addr/out_phy_addr[10]"
	terminal	{ cell: "edb_top_inst/LUT__7006" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[10]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/transcode_read_addr/out_phy_addr[11]"
	terminal	{ cell: "edb_top_inst/LUT__7007" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[11]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/n1044"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/sub_18/add_2/i2" port: "O" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[1]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/n1085"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_21/i3" port: "O" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[2]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/n1083"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_21/i4" port: "O" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[3]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/n1081"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_21/i5" port: "O" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[4]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/n1079"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_21/i6" port: "O" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[5]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/n1077"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_21/i7" port: "O" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[6]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/n1075"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_21/i8" port: "O" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[7]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/n1073"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_21/i9" port: "O" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[8]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/n1071"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_21/i10" port: "O" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[9]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/n1069"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_21/i11" port: "O" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[10]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/n1067"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_21/i12" port: "O" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[11]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/n1066"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_21/i13" port: "O" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/counter[12]~FF" port: "D" }
 }
net {
	name: "edb_top_inst/edb_user_dr[65]"
	terminal	{ cell: "edb_top_inst/edb_user_dr[65]_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/internal_register_select[1]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[64]_2~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__5738" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5788" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5796" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5798" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5799" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5857" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5929" port: "in[1]" }
 }
net {
	name: "edb_top_inst/edb_user_dr[66]"
	terminal	{ cell: "edb_top_inst/edb_user_dr[66]_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/internal_register_select[2]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[65]_2~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__5728" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5787" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5799" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5931" port: "in[1]" }
 }
net {
	name: "edb_top_inst/edb_user_dr[67]"
	terminal	{ cell: "edb_top_inst/edb_user_dr[67]_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/internal_register_select[3]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[66]_2~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__5785" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5933" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5726" port: "in[1]" }
 }
net {
	name: "edb_top_inst/edb_user_dr[68]"
	terminal	{ cell: "edb_top_inst/edb_user_dr[68]_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/internal_register_select[4]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[67]_2~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__5785" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5935" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5726" port: "in[3]" }
 }
net {
	name: "edb_top_inst/edb_user_dr[69]"
	terminal	{ cell: "edb_top_inst/edb_user_dr[69]_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/internal_register_select[5]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[68]_2~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__5727" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5785" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5937" port: "in[1]" }
 }
net {
	name: "edb_top_inst/edb_user_dr[70]"
	terminal	{ cell: "edb_top_inst/edb_user_dr[70]_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/internal_register_select[6]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[69]_2~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__5727" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5790" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5853" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5859" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5864" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5939" port: "in[1]" }
 }
net {
	name: "edb_top_inst/edb_user_dr[71]"
	terminal	{ cell: "edb_top_inst/edb_user_dr[71]_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/internal_register_select[7]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[70]_2~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__5729" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5790" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5853" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5859" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5864" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5941" port: "in[1]" }
 }
net {
	name: "edb_top_inst/edb_user_dr[72]"
	terminal	{ cell: "edb_top_inst/edb_user_dr[72]_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/internal_register_select[8]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[71]_2~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__5729" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5790" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5853" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5859" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5864" port: "in[2]" }
 }
net {
	name: "edb_top_inst/edb_user_dr[73]"
	terminal	{ cell: "edb_top_inst/edb_user_dr[73]_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/internal_register_select[9]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[72]_2~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__5728" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5789" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5867" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5875" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5880" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5894" port: "in[0]" }
 }
net {
	name: "edb_top_inst/edb_user_dr[74]"
	terminal	{ cell: "edb_top_inst/edb_user_dr[74]_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/internal_register_select[10]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[73]_2~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__5731" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5789" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5867" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5875" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5880" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5894" port: "in[1]" }
 }
net {
	name: "edb_top_inst/edb_user_dr[75]"
	terminal	{ cell: "edb_top_inst/edb_user_dr[75]_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/internal_register_select[11]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[74]_2~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__5732" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5789" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5867" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5875" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5880" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5894" port: "in[3]" }
 }
net {
	name: "edb_top_inst/edb_user_dr[76]"
	terminal	{ cell: "edb_top_inst/edb_user_dr[76]_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/la0/internal_register_select[12]~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[75]_2~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__5732" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5789" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5867" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5875" port: "in[2]" }
	terminal	{ cell: "edb_top_inst/LUT__5880" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5894" port: "in[2]" }
 }
net {
	name: "edb_top_inst/debug_hub_inst/n266"
	terminal	{ cell: "edb_top_inst/LUT__7009" port: "out" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/module_id_reg[0]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/module_id_reg[1]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/module_id_reg[2]~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/module_id_reg[3]~FF" port: "CE" }
 }
net {
	name: "edb_top_inst/debug_hub_inst/n95"
	terminal	{ cell: "edb_top_inst/LUT__7010" port: "out" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[0]_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[1]_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[2]_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[3]_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[4]_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[5]_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[6]_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[7]_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[8]_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[9]_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[10]_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[11]_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[12]_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[13]_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[14]_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[15]_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[16]_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[17]_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[18]_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[19]_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[20]_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[21]_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[22]_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[23]_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[24]_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[25]_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[26]_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[27]_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[28]_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[29]_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[30]_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[31]_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[32]_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[33]_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[34]_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[35]_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[36]_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[37]_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[38]_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[39]_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[40]_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[41]_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[42]_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[43]_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[44]_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[45]_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[46]_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[47]_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[48]_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[49]_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[50]_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[51]_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[52]_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[53]_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[54]_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[55]_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[56]_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[57]_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[58]_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[59]_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[60]_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[61]_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[62]_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[63]_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[64]_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[65]_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[66]_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[67]_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[68]_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[69]_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[70]_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[71]_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[72]_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[73]_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[74]_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[75]_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[76]_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[77]_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[78]_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[79]_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[80]_2~FF" port: "CE" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[81]_2~FF" port: "CE" }
 }
net {
	name: "edb_top_inst/edb_user_dr[81]"
	terminal	{ cell: "edb_top_inst/edb_user_dr[81]_2~FF" port: "Q" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[80]_2~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__5731" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5781" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5824" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__7009" port: "in[2]" }
 }
net {
	name: "edb_top_inst/n1047"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_46/i12" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_46/i13" port: "CI" }
 }
net {
	name: "edb_top_inst/n1049"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_46/i11" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_46/i12" port: "CI" }
 }
net {
	name: "edb_top_inst/n1051"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_46/i10" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_46/i11" port: "CI" }
 }
net {
	name: "edb_top_inst/n1053"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_46/i9" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_46/i10" port: "CI" }
 }
net {
	name: "edb_top_inst/n1055"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_46/i8" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_46/i9" port: "CI" }
 }
net {
	name: "edb_top_inst/n1057"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_46/i7" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_46/i8" port: "CI" }
 }
net {
	name: "edb_top_inst/n1059"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_46/i6" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_46/i7" port: "CI" }
 }
net {
	name: "edb_top_inst/n1061"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_46/i5" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_46/i6" port: "CI" }
 }
net {
	name: "edb_top_inst/n1063"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_46/i4" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_46/i5" port: "CI" }
 }
net {
	name: "edb_top_inst/n1065"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_46/i3" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_46/i4" port: "CI" }
 }
net {
	name: "edb_top_inst/n1068"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_21/i12" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_21/i13" port: "CI" }
 }
net {
	name: "edb_top_inst/n1070"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_21/i11" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_21/i12" port: "CI" }
 }
net {
	name: "edb_top_inst/n1072"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_21/i10" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_21/i11" port: "CI" }
 }
net {
	name: "edb_top_inst/n1074"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_21/i9" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_21/i10" port: "CI" }
 }
net {
	name: "edb_top_inst/n1076"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_21/i8" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_21/i9" port: "CI" }
 }
net {
	name: "edb_top_inst/n1078"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_21/i7" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_21/i8" port: "CI" }
 }
net {
	name: "edb_top_inst/n1080"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_21/i6" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_21/i7" port: "CI" }
 }
net {
	name: "edb_top_inst/n1082"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_21/i5" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_21/i6" port: "CI" }
 }
net {
	name: "edb_top_inst/n1084"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_21/i4" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_21/i5" port: "CI" }
 }
net {
	name: "edb_top_inst/n1086"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_21/i3" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_21/i4" port: "CI" }
 }
net {
	name: "edb_top_inst/n1174"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_12/i11" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_12/i12" port: "CI" }
 }
net {
	name: "edb_top_inst/n1176"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_12/i10" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_12/i11" port: "CI" }
 }
net {
	name: "edb_top_inst/n1178"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_12/i9" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_12/i10" port: "CI" }
 }
net {
	name: "edb_top_inst/n1180"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_12/i8" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_12/i9" port: "CI" }
 }
net {
	name: "edb_top_inst/n1182"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_12/i7" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_12/i8" port: "CI" }
 }
net {
	name: "edb_top_inst/n1184"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_12/i6" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_12/i7" port: "CI" }
 }
net {
	name: "edb_top_inst/n1186"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_12/i5" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_12/i6" port: "CI" }
 }
net {
	name: "edb_top_inst/n1188"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_12/i4" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_12/i5" port: "CI" }
 }
net {
	name: "edb_top_inst/n1190"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_12/i3" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_12/i4" port: "CI" }
 }
net {
	name: "edb_top_inst/n1437"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_10/i11" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_10/i12" port: "CI" }
 }
net {
	name: "edb_top_inst/n1440"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_10/i10" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_10/i11" port: "CI" }
 }
net {
	name: "edb_top_inst/n1442"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_10/i9" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_10/i10" port: "CI" }
 }
net {
	name: "edb_top_inst/n1444"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_10/i8" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_10/i9" port: "CI" }
 }
net {
	name: "edb_top_inst/n1446"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_10/i7" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_10/i8" port: "CI" }
 }
net {
	name: "edb_top_inst/n1448"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_10/i6" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_10/i7" port: "CI" }
 }
net {
	name: "edb_top_inst/n1450"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_10/i5" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_10/i6" port: "CI" }
 }
net {
	name: "edb_top_inst/n1452"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_10/i4" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_10/i5" port: "CI" }
 }
net {
	name: "edb_top_inst/n1454"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_10/i3" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_10/i4" port: "CI" }
 }
net {
	name: "edb_top_inst/n1457"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_9/i11" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_9/i12" port: "CI" }
 }
net {
	name: "edb_top_inst/n1459"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_9/i10" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_9/i11" port: "CI" }
 }
net {
	name: "edb_top_inst/n1461"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_9/i9" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_9/i10" port: "CI" }
 }
net {
	name: "edb_top_inst/n1463"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_9/i8" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_9/i9" port: "CI" }
 }
net {
	name: "edb_top_inst/n1465"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_9/i7" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_9/i8" port: "CI" }
 }
net {
	name: "edb_top_inst/n1467"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_9/i6" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_9/i7" port: "CI" }
 }
net {
	name: "edb_top_inst/n1469"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_9/i5" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_9/i6" port: "CI" }
 }
net {
	name: "edb_top_inst/n1471"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_9/i4" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_9/i5" port: "CI" }
 }
net {
	name: "edb_top_inst/n1473"
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_9/i3" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/add_9/i4" port: "CI" }
 }
net {
	name: "edb_top_inst/n1476"
	terminal	{ cell: "edb_top_inst/la0/add_100/i5" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/add_100/i6" port: "CI" }
 }
net {
	name: "edb_top_inst/n1478"
	terminal	{ cell: "edb_top_inst/la0/add_100/i4" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/add_100/i5" port: "CI" }
 }
net {
	name: "edb_top_inst/n1480"
	terminal	{ cell: "edb_top_inst/la0/add_100/i3" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/add_100/i4" port: "CI" }
 }
net {
	name: "edb_top_inst/n1493"
	terminal	{ cell: "edb_top_inst/la0/add_91/i26" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/add_91/i27" port: "CI" }
 }
net {
	name: "edb_top_inst/n1495"
	terminal	{ cell: "edb_top_inst/la0/add_91/i25" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/add_91/i26" port: "CI" }
 }
net {
	name: "edb_top_inst/n1497"
	terminal	{ cell: "edb_top_inst/la0/add_91/i24" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/add_91/i25" port: "CI" }
 }
net {
	name: "edb_top_inst/n1499"
	terminal	{ cell: "edb_top_inst/la0/add_91/i23" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/add_91/i24" port: "CI" }
 }
net {
	name: "edb_top_inst/n1501"
	terminal	{ cell: "edb_top_inst/la0/add_91/i22" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/add_91/i23" port: "CI" }
 }
net {
	name: "edb_top_inst/n1503"
	terminal	{ cell: "edb_top_inst/la0/add_91/i21" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/add_91/i22" port: "CI" }
 }
net {
	name: "edb_top_inst/n1505"
	terminal	{ cell: "edb_top_inst/la0/add_91/i20" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/add_91/i21" port: "CI" }
 }
net {
	name: "edb_top_inst/n1507"
	terminal	{ cell: "edb_top_inst/la0/add_91/i19" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/add_91/i20" port: "CI" }
 }
net {
	name: "edb_top_inst/n1509"
	terminal	{ cell: "edb_top_inst/la0/add_91/i18" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/add_91/i19" port: "CI" }
 }
net {
	name: "edb_top_inst/n1511"
	terminal	{ cell: "edb_top_inst/la0/add_91/i17" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/add_91/i18" port: "CI" }
 }
net {
	name: "edb_top_inst/n1513"
	terminal	{ cell: "edb_top_inst/la0/add_91/i16" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/add_91/i17" port: "CI" }
 }
net {
	name: "edb_top_inst/n1515"
	terminal	{ cell: "edb_top_inst/la0/add_91/i15" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/add_91/i16" port: "CI" }
 }
net {
	name: "edb_top_inst/n1517"
	terminal	{ cell: "edb_top_inst/la0/add_91/i14" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/add_91/i15" port: "CI" }
 }
net {
	name: "edb_top_inst/n1519"
	terminal	{ cell: "edb_top_inst/la0/add_91/i13" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/add_91/i14" port: "CI" }
 }
net {
	name: "edb_top_inst/n1521"
	terminal	{ cell: "edb_top_inst/la0/add_91/i12" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/add_91/i13" port: "CI" }
 }
net {
	name: "edb_top_inst/n1523"
	terminal	{ cell: "edb_top_inst/la0/add_91/i11" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/add_91/i12" port: "CI" }
 }
net {
	name: "edb_top_inst/n1525"
	terminal	{ cell: "edb_top_inst/la0/add_91/i10" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/add_91/i11" port: "CI" }
 }
net {
	name: "edb_top_inst/n1527"
	terminal	{ cell: "edb_top_inst/la0/add_91/i9" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/add_91/i10" port: "CI" }
 }
net {
	name: "edb_top_inst/n1529"
	terminal	{ cell: "edb_top_inst/la0/add_91/i8" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/add_91/i9" port: "CI" }
 }
net {
	name: "edb_top_inst/n1531"
	terminal	{ cell: "edb_top_inst/la0/add_91/i7" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/add_91/i8" port: "CI" }
 }
net {
	name: "edb_top_inst/n1533"
	terminal	{ cell: "edb_top_inst/la0/add_91/i6" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/add_91/i7" port: "CI" }
 }
net {
	name: "edb_top_inst/n1535"
	terminal	{ cell: "edb_top_inst/la0/add_91/i5" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/add_91/i6" port: "CI" }
 }
net {
	name: "edb_top_inst/n1537"
	terminal	{ cell: "edb_top_inst/la0/add_91/i4" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/add_91/i5" port: "CI" }
 }
net {
	name: "edb_top_inst/n1539"
	terminal	{ cell: "edb_top_inst/la0/add_91/i3" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/add_91/i4" port: "CI" }
 }
net {
	name: "edb_top_inst/n1541"
	terminal	{ cell: "edb_top_inst/la0/add_91/i2" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/add_91/i3" port: "CI" }
 }
net {
	name: "edb_top_inst/n1554"
	terminal	{ cell: "edb_top_inst/la0/add_90/i11" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/add_90/i12" port: "CI" }
 }
net {
	name: "edb_top_inst/n1556"
	terminal	{ cell: "edb_top_inst/la0/add_90/i10" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/add_90/i11" port: "CI" }
 }
net {
	name: "edb_top_inst/n1558"
	terminal	{ cell: "edb_top_inst/la0/add_90/i9" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/add_90/i10" port: "CI" }
 }
net {
	name: "edb_top_inst/n1560"
	terminal	{ cell: "edb_top_inst/la0/add_90/i8" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/add_90/i9" port: "CI" }
 }
net {
	name: "edb_top_inst/n1562"
	terminal	{ cell: "edb_top_inst/la0/add_90/i7" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/add_90/i8" port: "CI" }
 }
net {
	name: "edb_top_inst/n1564"
	terminal	{ cell: "edb_top_inst/la0/add_90/i6" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/add_90/i7" port: "CI" }
 }
net {
	name: "edb_top_inst/n1566"
	terminal	{ cell: "edb_top_inst/la0/add_90/i5" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/add_90/i6" port: "CI" }
 }
net {
	name: "edb_top_inst/n1571"
	terminal	{ cell: "edb_top_inst/la0/add_90/i4" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/add_90/i5" port: "CI" }
 }
net {
	name: "edb_top_inst/n1573"
	terminal	{ cell: "edb_top_inst/la0/add_90/i3" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/add_90/i4" port: "CI" }
 }
net {
	name: "edb_top_inst/n1575"
	terminal	{ cell: "edb_top_inst/la0/add_90/i2" port: "CO" }
	terminal	{ cell: "edb_top_inst/la0/add_90/i3" port: "CI" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/n817"
	terminal	{ cell: "edb_top_inst/LUT__6925" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$2" port: "RE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$12" port: "RE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b12" port: "RE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c12" port: "RE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$d12" port: "RE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$e12" port: "RE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$f12" port: "RE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$g12" port: "RE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$h12" port: "RE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$i12" port: "RE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$j12" port: "RE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$k12" port: "RE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$l12" port: "RE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$m12" port: "RE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$n12" port: "RE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$o12" port: "RE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$p12" port: "RE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$q12" port: "RE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$r12" port: "RE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$s12" port: "RE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$t12" port: "RE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$u12" port: "RE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$v12" port: "RE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$w12" port: "RE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$x12" port: "RE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$y12" port: "RE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$z12" port: "RE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$A12" port: "RE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$B12" port: "RE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$C12" port: "RE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$D12" port: "RE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$E12" port: "RE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$F12" port: "RE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$G12" port: "RE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$H12" port: "RE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$I12" port: "RE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$J12" port: "RE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$K12" port: "RE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$L12" port: "RE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$M12" port: "RE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$N12" port: "RE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$O12" port: "RE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$P12" port: "RE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$Q12" port: "RE" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$R1" port: "RE" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/phy_addr[0]"
	terminal	{ cell: "edb_top_inst/LUT__6926" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$2" port: "RADDR[10]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$12" port: "RADDR[11]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b12" port: "RADDR[11]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c12" port: "RADDR[11]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$d12" port: "RADDR[11]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$e12" port: "RADDR[11]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$f12" port: "RADDR[11]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$g12" port: "RADDR[11]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$h12" port: "RADDR[11]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$i12" port: "RADDR[11]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$j12" port: "RADDR[11]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$k12" port: "RADDR[11]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$l12" port: "RADDR[11]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$m12" port: "RADDR[11]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$n12" port: "RADDR[11]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$o12" port: "RADDR[11]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$p12" port: "RADDR[11]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$q12" port: "RADDR[11]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$r12" port: "RADDR[11]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$s12" port: "RADDR[11]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$t12" port: "RADDR[11]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$u12" port: "RADDR[11]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$v12" port: "RADDR[11]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$w12" port: "RADDR[11]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$x12" port: "RADDR[11]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$y12" port: "RADDR[11]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$z12" port: "RADDR[11]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$A12" port: "RADDR[11]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$B12" port: "RADDR[11]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$C12" port: "RADDR[11]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$D12" port: "RADDR[11]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$E12" port: "RADDR[11]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$F12" port: "RADDR[11]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$G12" port: "RADDR[11]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$H12" port: "RADDR[11]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$I12" port: "RADDR[11]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$J12" port: "RADDR[11]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$K12" port: "RADDR[11]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$L12" port: "RADDR[11]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$M12" port: "RADDR[11]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$N12" port: "RADDR[11]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$O12" port: "RADDR[11]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$P12" port: "RADDR[11]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$Q12" port: "RADDR[11]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$R1" port: "RADDR[11]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/phy_addr[1]"
	terminal	{ cell: "edb_top_inst/LUT__6927" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$2" port: "RADDR[11]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$12" port: "RADDR[12]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b12" port: "RADDR[12]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c12" port: "RADDR[12]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$d12" port: "RADDR[12]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$e12" port: "RADDR[12]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$f12" port: "RADDR[12]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$g12" port: "RADDR[12]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$h12" port: "RADDR[12]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$i12" port: "RADDR[12]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$j12" port: "RADDR[12]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$k12" port: "RADDR[12]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$l12" port: "RADDR[12]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$m12" port: "RADDR[12]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$n12" port: "RADDR[12]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$o12" port: "RADDR[12]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$p12" port: "RADDR[12]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$q12" port: "RADDR[12]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$r12" port: "RADDR[12]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$s12" port: "RADDR[12]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$t12" port: "RADDR[12]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$u12" port: "RADDR[12]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$v12" port: "RADDR[12]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$w12" port: "RADDR[12]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$x12" port: "RADDR[12]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$y12" port: "RADDR[12]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$z12" port: "RADDR[12]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$A12" port: "RADDR[12]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$B12" port: "RADDR[12]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$C12" port: "RADDR[12]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$D12" port: "RADDR[12]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$E12" port: "RADDR[12]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$F12" port: "RADDR[12]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$G12" port: "RADDR[12]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$H12" port: "RADDR[12]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$I12" port: "RADDR[12]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$J12" port: "RADDR[12]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$K12" port: "RADDR[12]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$L12" port: "RADDR[12]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$M12" port: "RADDR[12]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$N12" port: "RADDR[12]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$O12" port: "RADDR[12]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$P12" port: "RADDR[12]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$Q12" port: "RADDR[12]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$R1" port: "RADDR[12]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/phy_addr[2]"
	terminal	{ cell: "edb_top_inst/LUT__6928" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$2" port: "RADDR[12]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$12" port: "RADDR[8]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b12" port: "RADDR[8]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c12" port: "RADDR[8]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$d12" port: "RADDR[8]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$e12" port: "RADDR[8]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$f12" port: "RADDR[8]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$g12" port: "RADDR[8]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$h12" port: "RADDR[8]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$i12" port: "RADDR[8]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$j12" port: "RADDR[8]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$k12" port: "RADDR[8]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$l12" port: "RADDR[8]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$m12" port: "RADDR[8]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$n12" port: "RADDR[8]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$o12" port: "RADDR[8]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$p12" port: "RADDR[8]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$q12" port: "RADDR[8]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$r12" port: "RADDR[8]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$s12" port: "RADDR[8]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$t12" port: "RADDR[8]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$u12" port: "RADDR[8]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$v12" port: "RADDR[8]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$w12" port: "RADDR[8]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$x12" port: "RADDR[8]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$y12" port: "RADDR[8]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$z12" port: "RADDR[8]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$A12" port: "RADDR[8]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$B12" port: "RADDR[8]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$C12" port: "RADDR[8]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$D12" port: "RADDR[8]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$E12" port: "RADDR[8]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$F12" port: "RADDR[8]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$G12" port: "RADDR[8]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$H12" port: "RADDR[8]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$I12" port: "RADDR[8]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$J12" port: "RADDR[8]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$K12" port: "RADDR[8]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$L12" port: "RADDR[8]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$M12" port: "RADDR[8]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$N12" port: "RADDR[8]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$O12" port: "RADDR[8]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$P12" port: "RADDR[8]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$Q12" port: "RADDR[8]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$R1" port: "RADDR[8]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/phy_addr[3]"
	terminal	{ cell: "edb_top_inst/LUT__6929" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$2" port: "RADDR[8]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$12" port: "RADDR[9]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b12" port: "RADDR[9]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c12" port: "RADDR[9]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$d12" port: "RADDR[9]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$e12" port: "RADDR[9]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$f12" port: "RADDR[9]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$g12" port: "RADDR[9]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$h12" port: "RADDR[9]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$i12" port: "RADDR[9]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$j12" port: "RADDR[9]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$k12" port: "RADDR[9]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$l12" port: "RADDR[9]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$m12" port: "RADDR[9]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$n12" port: "RADDR[9]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$o12" port: "RADDR[9]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$p12" port: "RADDR[9]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$q12" port: "RADDR[9]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$r12" port: "RADDR[9]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$s12" port: "RADDR[9]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$t12" port: "RADDR[9]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$u12" port: "RADDR[9]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$v12" port: "RADDR[9]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$w12" port: "RADDR[9]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$x12" port: "RADDR[9]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$y12" port: "RADDR[9]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$z12" port: "RADDR[9]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$A12" port: "RADDR[9]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$B12" port: "RADDR[9]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$C12" port: "RADDR[9]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$D12" port: "RADDR[9]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$E12" port: "RADDR[9]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$F12" port: "RADDR[9]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$G12" port: "RADDR[9]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$H12" port: "RADDR[9]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$I12" port: "RADDR[9]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$J12" port: "RADDR[9]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$K12" port: "RADDR[9]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$L12" port: "RADDR[9]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$M12" port: "RADDR[9]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$N12" port: "RADDR[9]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$O12" port: "RADDR[9]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$P12" port: "RADDR[9]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$Q12" port: "RADDR[9]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$R1" port: "RADDR[9]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/phy_addr[4]"
	terminal	{ cell: "edb_top_inst/LUT__6930" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$2" port: "RADDR[9]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$12" port: "RADDR[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b12" port: "RADDR[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c12" port: "RADDR[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$d12" port: "RADDR[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$e12" port: "RADDR[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$f12" port: "RADDR[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$g12" port: "RADDR[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$h12" port: "RADDR[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$i12" port: "RADDR[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$j12" port: "RADDR[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$k12" port: "RADDR[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$l12" port: "RADDR[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$m12" port: "RADDR[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$n12" port: "RADDR[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$o12" port: "RADDR[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$p12" port: "RADDR[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$q12" port: "RADDR[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$r12" port: "RADDR[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$s12" port: "RADDR[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$t12" port: "RADDR[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$u12" port: "RADDR[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$v12" port: "RADDR[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$w12" port: "RADDR[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$x12" port: "RADDR[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$y12" port: "RADDR[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$z12" port: "RADDR[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$A12" port: "RADDR[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$B12" port: "RADDR[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$C12" port: "RADDR[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$D12" port: "RADDR[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$E12" port: "RADDR[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$F12" port: "RADDR[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$G12" port: "RADDR[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$H12" port: "RADDR[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$I12" port: "RADDR[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$J12" port: "RADDR[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$K12" port: "RADDR[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$L12" port: "RADDR[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$M12" port: "RADDR[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$N12" port: "RADDR[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$O12" port: "RADDR[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$P12" port: "RADDR[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$Q12" port: "RADDR[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$R1" port: "RADDR[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/phy_addr[5]"
	terminal	{ cell: "edb_top_inst/LUT__6931" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$2" port: "RADDR[0]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$12" port: "RADDR[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b12" port: "RADDR[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c12" port: "RADDR[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$d12" port: "RADDR[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$e12" port: "RADDR[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$f12" port: "RADDR[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$g12" port: "RADDR[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$h12" port: "RADDR[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$i12" port: "RADDR[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$j12" port: "RADDR[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$k12" port: "RADDR[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$l12" port: "RADDR[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$m12" port: "RADDR[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$n12" port: "RADDR[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$o12" port: "RADDR[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$p12" port: "RADDR[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$q12" port: "RADDR[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$r12" port: "RADDR[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$s12" port: "RADDR[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$t12" port: "RADDR[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$u12" port: "RADDR[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$v12" port: "RADDR[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$w12" port: "RADDR[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$x12" port: "RADDR[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$y12" port: "RADDR[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$z12" port: "RADDR[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$A12" port: "RADDR[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$B12" port: "RADDR[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$C12" port: "RADDR[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$D12" port: "RADDR[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$E12" port: "RADDR[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$F12" port: "RADDR[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$G12" port: "RADDR[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$H12" port: "RADDR[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$I12" port: "RADDR[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$J12" port: "RADDR[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$K12" port: "RADDR[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$L12" port: "RADDR[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$M12" port: "RADDR[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$N12" port: "RADDR[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$O12" port: "RADDR[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$P12" port: "RADDR[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$Q12" port: "RADDR[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$R1" port: "RADDR[1]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/phy_addr[6]"
	terminal	{ cell: "edb_top_inst/LUT__6932" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$2" port: "RADDR[1]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$12" port: "RADDR[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b12" port: "RADDR[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c12" port: "RADDR[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$d12" port: "RADDR[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$e12" port: "RADDR[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$f12" port: "RADDR[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$g12" port: "RADDR[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$h12" port: "RADDR[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$i12" port: "RADDR[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$j12" port: "RADDR[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$k12" port: "RADDR[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$l12" port: "RADDR[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$m12" port: "RADDR[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$n12" port: "RADDR[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$o12" port: "RADDR[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$p12" port: "RADDR[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$q12" port: "RADDR[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$r12" port: "RADDR[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$s12" port: "RADDR[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$t12" port: "RADDR[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$u12" port: "RADDR[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$v12" port: "RADDR[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$w12" port: "RADDR[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$x12" port: "RADDR[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$y12" port: "RADDR[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$z12" port: "RADDR[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$A12" port: "RADDR[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$B12" port: "RADDR[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$C12" port: "RADDR[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$D12" port: "RADDR[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$E12" port: "RADDR[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$F12" port: "RADDR[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$G12" port: "RADDR[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$H12" port: "RADDR[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$I12" port: "RADDR[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$J12" port: "RADDR[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$K12" port: "RADDR[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$L12" port: "RADDR[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$M12" port: "RADDR[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$N12" port: "RADDR[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$O12" port: "RADDR[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$P12" port: "RADDR[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$Q12" port: "RADDR[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$R1" port: "RADDR[2]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/phy_addr[7]"
	terminal	{ cell: "edb_top_inst/LUT__6933" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$2" port: "RADDR[2]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$12" port: "RADDR[3]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b12" port: "RADDR[3]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c12" port: "RADDR[3]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$d12" port: "RADDR[3]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$e12" port: "RADDR[3]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$f12" port: "RADDR[3]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$g12" port: "RADDR[3]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$h12" port: "RADDR[3]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$i12" port: "RADDR[3]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$j12" port: "RADDR[3]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$k12" port: "RADDR[3]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$l12" port: "RADDR[3]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$m12" port: "RADDR[3]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$n12" port: "RADDR[3]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$o12" port: "RADDR[3]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$p12" port: "RADDR[3]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$q12" port: "RADDR[3]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$r12" port: "RADDR[3]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$s12" port: "RADDR[3]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$t12" port: "RADDR[3]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$u12" port: "RADDR[3]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$v12" port: "RADDR[3]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$w12" port: "RADDR[3]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$x12" port: "RADDR[3]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$y12" port: "RADDR[3]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$z12" port: "RADDR[3]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$A12" port: "RADDR[3]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$B12" port: "RADDR[3]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$C12" port: "RADDR[3]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$D12" port: "RADDR[3]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$E12" port: "RADDR[3]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$F12" port: "RADDR[3]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$G12" port: "RADDR[3]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$H12" port: "RADDR[3]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$I12" port: "RADDR[3]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$J12" port: "RADDR[3]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$K12" port: "RADDR[3]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$L12" port: "RADDR[3]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$M12" port: "RADDR[3]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$N12" port: "RADDR[3]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$O12" port: "RADDR[3]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$P12" port: "RADDR[3]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$Q12" port: "RADDR[3]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$R1" port: "RADDR[3]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/phy_addr[8]"
	terminal	{ cell: "edb_top_inst/LUT__6934" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$2" port: "RADDR[3]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$12" port: "RADDR[4]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b12" port: "RADDR[4]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c12" port: "RADDR[4]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$d12" port: "RADDR[4]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$e12" port: "RADDR[4]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$f12" port: "RADDR[4]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$g12" port: "RADDR[4]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$h12" port: "RADDR[4]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$i12" port: "RADDR[4]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$j12" port: "RADDR[4]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$k12" port: "RADDR[4]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$l12" port: "RADDR[4]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$m12" port: "RADDR[4]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$n12" port: "RADDR[4]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$o12" port: "RADDR[4]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$p12" port: "RADDR[4]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$q12" port: "RADDR[4]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$r12" port: "RADDR[4]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$s12" port: "RADDR[4]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$t12" port: "RADDR[4]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$u12" port: "RADDR[4]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$v12" port: "RADDR[4]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$w12" port: "RADDR[4]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$x12" port: "RADDR[4]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$y12" port: "RADDR[4]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$z12" port: "RADDR[4]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$A12" port: "RADDR[4]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$B12" port: "RADDR[4]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$C12" port: "RADDR[4]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$D12" port: "RADDR[4]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$E12" port: "RADDR[4]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$F12" port: "RADDR[4]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$G12" port: "RADDR[4]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$H12" port: "RADDR[4]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$I12" port: "RADDR[4]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$J12" port: "RADDR[4]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$K12" port: "RADDR[4]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$L12" port: "RADDR[4]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$M12" port: "RADDR[4]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$N12" port: "RADDR[4]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$O12" port: "RADDR[4]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$P12" port: "RADDR[4]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$Q12" port: "RADDR[4]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$R1" port: "RADDR[4]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/phy_addr[9]"
	terminal	{ cell: "edb_top_inst/LUT__6935" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$2" port: "RADDR[4]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$12" port: "RADDR[5]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b12" port: "RADDR[5]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c12" port: "RADDR[5]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$d12" port: "RADDR[5]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$e12" port: "RADDR[5]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$f12" port: "RADDR[5]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$g12" port: "RADDR[5]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$h12" port: "RADDR[5]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$i12" port: "RADDR[5]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$j12" port: "RADDR[5]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$k12" port: "RADDR[5]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$l12" port: "RADDR[5]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$m12" port: "RADDR[5]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$n12" port: "RADDR[5]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$o12" port: "RADDR[5]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$p12" port: "RADDR[5]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$q12" port: "RADDR[5]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$r12" port: "RADDR[5]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$s12" port: "RADDR[5]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$t12" port: "RADDR[5]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$u12" port: "RADDR[5]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$v12" port: "RADDR[5]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$w12" port: "RADDR[5]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$x12" port: "RADDR[5]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$y12" port: "RADDR[5]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$z12" port: "RADDR[5]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$A12" port: "RADDR[5]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$B12" port: "RADDR[5]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$C12" port: "RADDR[5]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$D12" port: "RADDR[5]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$E12" port: "RADDR[5]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$F12" port: "RADDR[5]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$G12" port: "RADDR[5]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$H12" port: "RADDR[5]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$I12" port: "RADDR[5]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$J12" port: "RADDR[5]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$K12" port: "RADDR[5]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$L12" port: "RADDR[5]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$M12" port: "RADDR[5]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$N12" port: "RADDR[5]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$O12" port: "RADDR[5]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$P12" port: "RADDR[5]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$Q12" port: "RADDR[5]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$R1" port: "RADDR[5]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/phy_addr[10]"
	terminal	{ cell: "edb_top_inst/LUT__6936" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$2" port: "RADDR[5]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$12" port: "RADDR[6]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b12" port: "RADDR[6]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c12" port: "RADDR[6]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$d12" port: "RADDR[6]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$e12" port: "RADDR[6]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$f12" port: "RADDR[6]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$g12" port: "RADDR[6]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$h12" port: "RADDR[6]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$i12" port: "RADDR[6]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$j12" port: "RADDR[6]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$k12" port: "RADDR[6]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$l12" port: "RADDR[6]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$m12" port: "RADDR[6]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$n12" port: "RADDR[6]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$o12" port: "RADDR[6]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$p12" port: "RADDR[6]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$q12" port: "RADDR[6]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$r12" port: "RADDR[6]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$s12" port: "RADDR[6]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$t12" port: "RADDR[6]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$u12" port: "RADDR[6]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$v12" port: "RADDR[6]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$w12" port: "RADDR[6]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$x12" port: "RADDR[6]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$y12" port: "RADDR[6]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$z12" port: "RADDR[6]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$A12" port: "RADDR[6]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$B12" port: "RADDR[6]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$C12" port: "RADDR[6]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$D12" port: "RADDR[6]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$E12" port: "RADDR[6]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$F12" port: "RADDR[6]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$G12" port: "RADDR[6]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$H12" port: "RADDR[6]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$I12" port: "RADDR[6]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$J12" port: "RADDR[6]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$K12" port: "RADDR[6]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$L12" port: "RADDR[6]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$M12" port: "RADDR[6]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$N12" port: "RADDR[6]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$O12" port: "RADDR[6]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$P12" port: "RADDR[6]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$Q12" port: "RADDR[6]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$R1" port: "RADDR[6]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/phy_addr[11]"
	terminal	{ cell: "edb_top_inst/LUT__6937" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$2" port: "RADDR[6]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$12" port: "RADDR[7]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b12" port: "RADDR[7]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c12" port: "RADDR[7]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$d12" port: "RADDR[7]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$e12" port: "RADDR[7]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$f12" port: "RADDR[7]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$g12" port: "RADDR[7]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$h12" port: "RADDR[7]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$i12" port: "RADDR[7]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$j12" port: "RADDR[7]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$k12" port: "RADDR[7]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$l12" port: "RADDR[7]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$m12" port: "RADDR[7]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$n12" port: "RADDR[7]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$o12" port: "RADDR[7]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$p12" port: "RADDR[7]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$q12" port: "RADDR[7]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$r12" port: "RADDR[7]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$s12" port: "RADDR[7]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$t12" port: "RADDR[7]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$u12" port: "RADDR[7]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$v12" port: "RADDR[7]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$w12" port: "RADDR[7]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$x12" port: "RADDR[7]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$y12" port: "RADDR[7]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$z12" port: "RADDR[7]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$A12" port: "RADDR[7]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$B12" port: "RADDR[7]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$C12" port: "RADDR[7]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$D12" port: "RADDR[7]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$E12" port: "RADDR[7]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$F12" port: "RADDR[7]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$G12" port: "RADDR[7]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$H12" port: "RADDR[7]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$I12" port: "RADDR[7]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$J12" port: "RADDR[7]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$K12" port: "RADDR[7]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$L12" port: "RADDR[7]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$M12" port: "RADDR[7]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$N12" port: "RADDR[7]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$O12" port: "RADDR[7]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$P12" port: "RADDR[7]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$Q12" port: "RADDR[7]" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$R1" port: "RADDR[7]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[0]"
	terminal	{ cell: "edb_top_inst/LUT__7019" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$2" port: "WDATA[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[1]"
	terminal	{ cell: "edb_top_inst/LUT__7020" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$12" port: "WDATA[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[2]"
	terminal	{ cell: "edb_top_inst/LUT__7021" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$12" port: "WDATA[1]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[3]"
	terminal	{ cell: "edb_top_inst/LUT__7022" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b12" port: "WDATA[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[4]"
	terminal	{ cell: "edb_top_inst/LUT__7023" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b12" port: "WDATA[1]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[5]"
	terminal	{ cell: "edb_top_inst/LUT__7024" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c12" port: "WDATA[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[6]"
	terminal	{ cell: "edb_top_inst/LUT__7025" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c12" port: "WDATA[1]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[7]"
	terminal	{ cell: "edb_top_inst/LUT__7026" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$d12" port: "WDATA[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[8]"
	terminal	{ cell: "edb_top_inst/LUT__7027" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$d12" port: "WDATA[1]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[9]"
	terminal	{ cell: "edb_top_inst/LUT__7028" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$e12" port: "WDATA[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[10]"
	terminal	{ cell: "edb_top_inst/LUT__7029" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$e12" port: "WDATA[1]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[11]"
	terminal	{ cell: "edb_top_inst/LUT__7030" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$f12" port: "WDATA[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[12]"
	terminal	{ cell: "edb_top_inst/LUT__7031" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$f12" port: "WDATA[1]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[13]"
	terminal	{ cell: "edb_top_inst/LUT__7032" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$g12" port: "WDATA[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[14]"
	terminal	{ cell: "edb_top_inst/LUT__7033" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$g12" port: "WDATA[1]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[15]"
	terminal	{ cell: "edb_top_inst/LUT__7034" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$h12" port: "WDATA[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[16]"
	terminal	{ cell: "edb_top_inst/LUT__7035" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$h12" port: "WDATA[1]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[17]"
	terminal	{ cell: "edb_top_inst/LUT__7036" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$i12" port: "WDATA[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[18]"
	terminal	{ cell: "edb_top_inst/LUT__7037" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$i12" port: "WDATA[1]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[19]"
	terminal	{ cell: "edb_top_inst/LUT__7038" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$j12" port: "WDATA[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[20]"
	terminal	{ cell: "edb_top_inst/LUT__7039" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$j12" port: "WDATA[1]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[21]"
	terminal	{ cell: "edb_top_inst/LUT__7040" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$k12" port: "WDATA[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[22]"
	terminal	{ cell: "edb_top_inst/LUT__7041" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$k12" port: "WDATA[1]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[23]"
	terminal	{ cell: "edb_top_inst/LUT__7042" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$l12" port: "WDATA[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[26]"
	terminal	{ cell: "edb_top_inst/LUT__7043" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$m12" port: "WDATA[1]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[27]"
	terminal	{ cell: "edb_top_inst/LUT__7044" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$n12" port: "WDATA[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[28]"
	terminal	{ cell: "edb_top_inst/LUT__7045" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$n12" port: "WDATA[1]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[29]"
	terminal	{ cell: "edb_top_inst/LUT__7046" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$o12" port: "WDATA[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[30]"
	terminal	{ cell: "edb_top_inst/LUT__7047" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$o12" port: "WDATA[1]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[31]"
	terminal	{ cell: "edb_top_inst/LUT__7048" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$p12" port: "WDATA[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[32]"
	terminal	{ cell: "edb_top_inst/LUT__7049" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$p12" port: "WDATA[1]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[33]"
	terminal	{ cell: "edb_top_inst/LUT__7050" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$q12" port: "WDATA[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[40]"
	terminal	{ cell: "edb_top_inst/LUT__7051" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$t12" port: "WDATA[1]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[41]"
	terminal	{ cell: "edb_top_inst/LUT__7052" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$u12" port: "WDATA[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[42]"
	terminal	{ cell: "edb_top_inst/LUT__7053" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$u12" port: "WDATA[1]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[43]"
	terminal	{ cell: "edb_top_inst/LUT__7054" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$v12" port: "WDATA[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[44]"
	terminal	{ cell: "edb_top_inst/LUT__7055" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$v12" port: "WDATA[1]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[45]"
	terminal	{ cell: "edb_top_inst/LUT__7056" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$w12" port: "WDATA[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[46]"
	terminal	{ cell: "edb_top_inst/LUT__7057" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$w12" port: "WDATA[1]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[47]"
	terminal	{ cell: "edb_top_inst/LUT__7058" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$x12" port: "WDATA[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[48]"
	terminal	{ cell: "edb_top_inst/LUT__7059" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$x12" port: "WDATA[1]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[49]"
	terminal	{ cell: "edb_top_inst/LUT__7060" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$y12" port: "WDATA[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[50]"
	terminal	{ cell: "edb_top_inst/LUT__7061" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$y12" port: "WDATA[1]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[51]"
	terminal	{ cell: "edb_top_inst/LUT__7062" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$z12" port: "WDATA[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[52]"
	terminal	{ cell: "edb_top_inst/LUT__7063" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$z12" port: "WDATA[1]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[53]"
	terminal	{ cell: "edb_top_inst/LUT__7064" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$A12" port: "WDATA[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[54]"
	terminal	{ cell: "edb_top_inst/LUT__7065" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$A12" port: "WDATA[1]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[55]"
	terminal	{ cell: "edb_top_inst/LUT__7066" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$B12" port: "WDATA[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[56]"
	terminal	{ cell: "edb_top_inst/LUT__7067" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$B12" port: "WDATA[1]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[57]"
	terminal	{ cell: "edb_top_inst/LUT__7068" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$C12" port: "WDATA[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[58]"
	terminal	{ cell: "edb_top_inst/LUT__7069" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$C12" port: "WDATA[1]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[59]"
	terminal	{ cell: "edb_top_inst/LUT__7070" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$D12" port: "WDATA[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[60]"
	terminal	{ cell: "edb_top_inst/LUT__7071" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$D12" port: "WDATA[1]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[61]"
	terminal	{ cell: "edb_top_inst/LUT__7072" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$E12" port: "WDATA[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[62]"
	terminal	{ cell: "edb_top_inst/LUT__7073" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$E12" port: "WDATA[1]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[63]"
	terminal	{ cell: "edb_top_inst/LUT__7074" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$F12" port: "WDATA[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[64]"
	terminal	{ cell: "edb_top_inst/LUT__7075" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$F12" port: "WDATA[1]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[65]"
	terminal	{ cell: "edb_top_inst/LUT__7076" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$G12" port: "WDATA[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[66]"
	terminal	{ cell: "edb_top_inst/LUT__7077" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$G12" port: "WDATA[1]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[67]"
	terminal	{ cell: "edb_top_inst/LUT__7078" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$H12" port: "WDATA[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[68]"
	terminal	{ cell: "edb_top_inst/LUT__7079" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$H12" port: "WDATA[1]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[69]"
	terminal	{ cell: "edb_top_inst/LUT__7080" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$I12" port: "WDATA[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[70]"
	terminal	{ cell: "edb_top_inst/LUT__7081" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$I12" port: "WDATA[1]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[71]"
	terminal	{ cell: "edb_top_inst/LUT__7082" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$J12" port: "WDATA[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[72]"
	terminal	{ cell: "edb_top_inst/LUT__7083" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$J12" port: "WDATA[1]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[73]"
	terminal	{ cell: "edb_top_inst/LUT__7084" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$K12" port: "WDATA[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[74]"
	terminal	{ cell: "edb_top_inst/LUT__7085" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$K12" port: "WDATA[1]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[75]"
	terminal	{ cell: "edb_top_inst/LUT__7086" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$L12" port: "WDATA[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[76]"
	terminal	{ cell: "edb_top_inst/LUT__7087" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$L12" port: "WDATA[1]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[77]"
	terminal	{ cell: "edb_top_inst/LUT__7088" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$M12" port: "WDATA[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[78]"
	terminal	{ cell: "edb_top_inst/LUT__7089" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$M12" port: "WDATA[1]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[79]"
	terminal	{ cell: "edb_top_inst/LUT__7090" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$N12" port: "WDATA[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[80]"
	terminal	{ cell: "edb_top_inst/LUT__7091" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$N12" port: "WDATA[1]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[81]"
	terminal	{ cell: "edb_top_inst/LUT__7092" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$O12" port: "WDATA[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[82]"
	terminal	{ cell: "edb_top_inst/LUT__7093" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$O12" port: "WDATA[1]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[83]"
	terminal	{ cell: "edb_top_inst/LUT__7094" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$P12" port: "WDATA[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[84]"
	terminal	{ cell: "edb_top_inst/LUT__7095" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$P12" port: "WDATA[1]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[85]"
	terminal	{ cell: "edb_top_inst/LUT__7096" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$Q12" port: "WDATA[0]" }
 }
net {
	name: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[86]"
	terminal	{ cell: "edb_top_inst/LUT__7097" port: "out" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$Q12" port: "WDATA[1]" }
 }
net {
	name: "edb_top_inst/n4072"
	terminal	{ cell: "edb_top_inst/LUT__5726" port: "out" }
	terminal	{ cell: "edb_top_inst/LUT__5730" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n113"
	terminal	{ cell: "edb_top_inst/la0/add_91/i1" port: "O" }
	terminal	{ cell: "edb_top_inst/LUT__5806" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n1540"
	terminal	{ cell: "edb_top_inst/la0/add_91/i2" port: "O" }
	terminal	{ cell: "edb_top_inst/LUT__5904" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n1538"
	terminal	{ cell: "edb_top_inst/la0/add_91/i3" port: "O" }
	terminal	{ cell: "edb_top_inst/LUT__5905" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n1536"
	terminal	{ cell: "edb_top_inst/la0/add_91/i4" port: "O" }
	terminal	{ cell: "edb_top_inst/LUT__5906" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n1534"
	terminal	{ cell: "edb_top_inst/la0/add_91/i5" port: "O" }
	terminal	{ cell: "edb_top_inst/LUT__5907" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n1532"
	terminal	{ cell: "edb_top_inst/la0/add_91/i6" port: "O" }
	terminal	{ cell: "edb_top_inst/LUT__5908" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n1530"
	terminal	{ cell: "edb_top_inst/la0/add_91/i7" port: "O" }
	terminal	{ cell: "edb_top_inst/LUT__5909" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n1528"
	terminal	{ cell: "edb_top_inst/la0/add_91/i8" port: "O" }
	terminal	{ cell: "edb_top_inst/LUT__5910" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n1526"
	terminal	{ cell: "edb_top_inst/la0/add_91/i9" port: "O" }
	terminal	{ cell: "edb_top_inst/LUT__5911" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n1524"
	terminal	{ cell: "edb_top_inst/la0/add_91/i10" port: "O" }
	terminal	{ cell: "edb_top_inst/LUT__5912" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n1522"
	terminal	{ cell: "edb_top_inst/la0/add_91/i11" port: "O" }
	terminal	{ cell: "edb_top_inst/LUT__5913" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n1520"
	terminal	{ cell: "edb_top_inst/la0/add_91/i12" port: "O" }
	terminal	{ cell: "edb_top_inst/LUT__5914" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n1518"
	terminal	{ cell: "edb_top_inst/la0/add_91/i13" port: "O" }
	terminal	{ cell: "edb_top_inst/LUT__5915" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n1516"
	terminal	{ cell: "edb_top_inst/la0/add_91/i14" port: "O" }
	terminal	{ cell: "edb_top_inst/LUT__5916" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n1514"
	terminal	{ cell: "edb_top_inst/la0/add_91/i15" port: "O" }
	terminal	{ cell: "edb_top_inst/LUT__5917" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n1512"
	terminal	{ cell: "edb_top_inst/la0/add_91/i16" port: "O" }
	terminal	{ cell: "edb_top_inst/LUT__5918" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n1510"
	terminal	{ cell: "edb_top_inst/la0/add_91/i17" port: "O" }
	terminal	{ cell: "edb_top_inst/LUT__5920" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n1574"
	terminal	{ cell: "edb_top_inst/la0/add_90/i2" port: "O" }
	terminal	{ cell: "edb_top_inst/LUT__5920" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n1508"
	terminal	{ cell: "edb_top_inst/la0/add_91/i18" port: "O" }
	terminal	{ cell: "edb_top_inst/LUT__5922" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n1572"
	terminal	{ cell: "edb_top_inst/la0/add_90/i3" port: "O" }
	terminal	{ cell: "edb_top_inst/LUT__5922" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n1506"
	terminal	{ cell: "edb_top_inst/la0/add_91/i19" port: "O" }
	terminal	{ cell: "edb_top_inst/LUT__5924" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n1570"
	terminal	{ cell: "edb_top_inst/la0/add_90/i4" port: "O" }
	terminal	{ cell: "edb_top_inst/LUT__5924" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n1504"
	terminal	{ cell: "edb_top_inst/la0/add_91/i20" port: "O" }
	terminal	{ cell: "edb_top_inst/LUT__5926" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n1565"
	terminal	{ cell: "edb_top_inst/la0/add_90/i5" port: "O" }
	terminal	{ cell: "edb_top_inst/LUT__5926" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n1502"
	terminal	{ cell: "edb_top_inst/la0/add_91/i21" port: "O" }
	terminal	{ cell: "edb_top_inst/LUT__5928" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n1563"
	terminal	{ cell: "edb_top_inst/la0/add_90/i6" port: "O" }
	terminal	{ cell: "edb_top_inst/LUT__5928" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n1500"
	terminal	{ cell: "edb_top_inst/la0/add_91/i22" port: "O" }
	terminal	{ cell: "edb_top_inst/LUT__5930" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n1561"
	terminal	{ cell: "edb_top_inst/la0/add_90/i7" port: "O" }
	terminal	{ cell: "edb_top_inst/LUT__5930" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n1498"
	terminal	{ cell: "edb_top_inst/la0/add_91/i23" port: "O" }
	terminal	{ cell: "edb_top_inst/LUT__5932" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n1559"
	terminal	{ cell: "edb_top_inst/la0/add_90/i8" port: "O" }
	terminal	{ cell: "edb_top_inst/LUT__5932" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n1496"
	terminal	{ cell: "edb_top_inst/la0/add_91/i24" port: "O" }
	terminal	{ cell: "edb_top_inst/LUT__5934" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n1557"
	terminal	{ cell: "edb_top_inst/la0/add_90/i9" port: "O" }
	terminal	{ cell: "edb_top_inst/LUT__5934" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n1494"
	terminal	{ cell: "edb_top_inst/la0/add_91/i25" port: "O" }
	terminal	{ cell: "edb_top_inst/LUT__5936" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n1555"
	terminal	{ cell: "edb_top_inst/la0/add_90/i10" port: "O" }
	terminal	{ cell: "edb_top_inst/LUT__5936" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n1492"
	terminal	{ cell: "edb_top_inst/la0/add_91/i26" port: "O" }
	terminal	{ cell: "edb_top_inst/LUT__5938" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n1553"
	terminal	{ cell: "edb_top_inst/la0/add_90/i11" port: "O" }
	terminal	{ cell: "edb_top_inst/LUT__5938" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n1490"
	terminal	{ cell: "edb_top_inst/la0/add_91/i27" port: "O" }
	terminal	{ cell: "edb_top_inst/LUT__5940" port: "in[1]" }
 }
net {
	name: "edb_top_inst/n1551"
	terminal	{ cell: "edb_top_inst/la0/add_90/i12" port: "O" }
	terminal	{ cell: "edb_top_inst/LUT__5940" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n115"
	terminal	{ cell: "edb_top_inst/la0/add_100/i2" port: "O" }
	terminal	{ cell: "edb_top_inst/LUT__5952" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n1479"
	terminal	{ cell: "edb_top_inst/la0/add_100/i3" port: "O" }
	terminal	{ cell: "edb_top_inst/LUT__5953" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n1477"
	terminal	{ cell: "edb_top_inst/la0/add_100/i4" port: "O" }
	terminal	{ cell: "edb_top_inst/LUT__5954" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n1475"
	terminal	{ cell: "edb_top_inst/la0/add_100/i5" port: "O" }
	terminal	{ cell: "edb_top_inst/LUT__5955" port: "in[0]" }
 }
net {
	name: "edb_top_inst/n1474"
	terminal	{ cell: "edb_top_inst/la0/add_100/i6" port: "O" }
	terminal	{ cell: "edb_top_inst/LUT__5956" port: "in[0]" }
 }
net {
	name: "n12331"
	terminal	{ cell: "LUT__19606" port: "out" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[0]~FF_frt_1" port: "D" }
 }
net {
	name: "n12391"
	terminal	{ cell: "LUT__19532" port: "out" }
	terminal	{ cell: "AUX_ADD_CI__MVideoPostProcess/mVideoTimingGen/add_6/i4" port: "I0" }
	terminal	{ cell: "LUT__19533" port: "in[3]" }
 }
net {
	name: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[3]~FF_frt_3_q"
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[3]~FF_frt_3" port: "Q" }
	terminal	{ cell: "LUT__19608" port: "in[0]" }
 }
net {
	name: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[10]~FF_frt_2_q"
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[10]~FF_frt_2" port: "Q" }
	terminal	{ cell: "LUT__19608" port: "in[1]" }
 }
net {
	name: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[0]~FF_frt_1_q"
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[0]~FF_frt_1" port: "Q" }
	terminal	{ cell: "AUX_ADD_CI__genblk1.genblk1[0].mPulseGenerator/add_8/i4" port: "I0" }
	terminal	{ cell: "LUT__19608" port: "in[2]" }
 }
net {
	name: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[4]~FF_frt_0_q"
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[4]~FF_frt_0" port: "Q" }
	terminal	{ cell: "LUT__19608" port: "in[3]" }
 }
net {
	name: "n12447"
	terminal	{ cell: "LUT__19048" port: "out" }
	terminal	{ cell: "LUT__19049" port: "in[1]" }
	terminal	{ cell: "LUT__19052" port: "in[1]" }
	terminal	{ cell: "LUT__19053" port: "in[1]" }
	terminal	{ cell: "LUT__19083" port: "in[1]" }
	terminal	{ cell: "LUT__19086" port: "in[1]" }
	terminal	{ cell: "LUT__19087" port: "in[1]" }
	terminal	{ cell: "LUT__19088" port: "in[1]" }
	terminal	{ cell: "LUT__19089" port: "in[1]" }
	terminal	{ cell: "LUT__19090" port: "in[1]" }
	terminal	{ cell: "LUT__19091" port: "in[1]" }
	terminal	{ cell: "LUT__19092" port: "in[1]" }
	terminal	{ cell: "LUT__19093" port: "in[1]" }
	terminal	{ cell: "LUT__19094" port: "in[1]" }
	terminal	{ cell: "LUT__19095" port: "in[1]" }
	terminal	{ cell: "LUT__19096" port: "in[1]" }
	terminal	{ cell: "LUT__19097" port: "in[1]" }
	terminal	{ cell: "LUT__19098" port: "in[1]" }
	terminal	{ cell: "LUT__19099" port: "in[1]" }
	terminal	{ cell: "LUT__19100" port: "in[1]" }
	terminal	{ cell: "LUT__19101" port: "in[2]" }
	terminal	{ cell: "LUT__19103" port: "in[2]" }
	terminal	{ cell: "LUT__19104" port: "in[3]" }
	terminal	{ cell: "LUT__19106" port: "in[2]" }
	terminal	{ cell: "LUT__19107" port: "in[3]" }
	terminal	{ cell: "LUT__19110" port: "in[2]" }
	terminal	{ cell: "LUT__19111" port: "in[3]" }
	terminal	{ cell: "LUT__19113" port: "in[2]" }
	terminal	{ cell: "LUT__19114" port: "in[3]" }
	terminal	{ cell: "LUT__19116" port: "in[2]" }
	terminal	{ cell: "LUT__19118" port: "in[2]" }
	terminal	{ cell: "LUT__19119" port: "in[3]" }
 }
net {
	name: "n12448"
	terminal	{ cell: "LUT__19054" port: "out" }
	terminal	{ cell: "LUT__19056" port: "in[1]" }
	terminal	{ cell: "LUT__19063" port: "in[1]" }
	terminal	{ cell: "LUT__19068" port: "in[1]" }
	terminal	{ cell: "LUT__19071" port: "in[2]" }
	terminal	{ cell: "LUT__19080" port: "in[2]" }
 }
net {
	name: "n12449"
	terminal	{ cell: "LUT__19055" port: "out" }
	terminal	{ cell: "LUT__19056" port: "in[2]" }
	terminal	{ cell: "LUT__19060" port: "in[3]" }
	terminal	{ cell: "LUT__19063" port: "in[0]" }
	terminal	{ cell: "LUT__19068" port: "in[0]" }
	terminal	{ cell: "LUT__19071" port: "in[1]" }
	terminal	{ cell: "LUT__19073" port: "in[0]" }
	terminal	{ cell: "LUT__19080" port: "in[1]" }
 }
net {
	name: "n12450"
	terminal	{ cell: "LUT__19056" port: "out" }
	terminal	{ cell: "LUT__19058" port: "in[1]" }
 }
net {
	name: "n12451"
	terminal	{ cell: "LUT__19057" port: "out" }
	terminal	{ cell: "LUT__19058" port: "in[0]" }
 }
net {
	name: "n12452"
	terminal	{ cell: "LUT__19058" port: "out" }
	terminal	{ cell: "LUT__19082" port: "in[0]" }
 }
net {
	name: "n12453"
	terminal	{ cell: "LUT__19059" port: "out" }
	terminal	{ cell: "LUT__19060" port: "in[1]" }
 }
net {
	name: "n12454"
	terminal	{ cell: "LUT__19060" port: "out" }
	terminal	{ cell: "LUT__19069" port: "in[0]" }
 }
net {
	name: "n12455"
	terminal	{ cell: "LUT__19061" port: "out" }
	terminal	{ cell: "LUT__19063" port: "in[2]" }
	terminal	{ cell: "LUT__19080" port: "in[3]" }
 }
net {
	name: "n12456"
	terminal	{ cell: "LUT__19062" port: "out" }
	terminal	{ cell: "LUT__19063" port: "in[3]" }
 }
net {
	name: "n12457"
	terminal	{ cell: "LUT__19063" port: "out" }
	terminal	{ cell: "LUT__19069" port: "in[1]" }
 }
net {
	name: "n12458"
	terminal	{ cell: "LUT__19064" port: "out" }
	terminal	{ cell: "LUT__19065" port: "in[2]" }
 }
net {
	name: "n12459"
	terminal	{ cell: "LUT__19065" port: "out" }
	terminal	{ cell: "LUT__19069" port: "in[2]" }
 }
net {
	name: "n12460"
	terminal	{ cell: "LUT__19066" port: "out" }
	terminal	{ cell: "LUT__19068" port: "in[2]" }
 }
net {
	name: "n12461"
	terminal	{ cell: "LUT__19067" port: "out" }
	terminal	{ cell: "LUT__19068" port: "in[3]" }
 }
net {
	name: "n12462"
	terminal	{ cell: "LUT__19068" port: "out" }
	terminal	{ cell: "LUT__19069" port: "in[3]" }
 }
net {
	name: "n12463"
	terminal	{ cell: "LUT__19069" port: "out" }
	terminal	{ cell: "LUT__19082" port: "in[1]" }
 }
net {
	name: "n12464"
	terminal	{ cell: "LUT__19070" port: "out" }
	terminal	{ cell: "LUT__19071" port: "in[0]" }
 }
net {
	name: "n12465"
	terminal	{ cell: "LUT__19071" port: "out" }
	terminal	{ cell: "LUT__19074" port: "in[0]" }
 }
net {
	name: "n12466"
	terminal	{ cell: "LUT__19072" port: "out" }
	terminal	{ cell: "LUT__19073" port: "in[1]" }
 }
net {
	name: "n12467"
	terminal	{ cell: "LUT__19073" port: "out" }
	terminal	{ cell: "LUT__19074" port: "in[1]" }
 }
net {
	name: "n12468"
	terminal	{ cell: "LUT__19074" port: "out" }
	terminal	{ cell: "LUT__19082" port: "in[2]" }
 }
net {
	name: "n12469"
	terminal	{ cell: "LUT__19075" port: "out" }
	terminal	{ cell: "LUT__19081" port: "in[1]" }
 }
net {
	name: "n12470"
	terminal	{ cell: "LUT__19076" port: "out" }
	terminal	{ cell: "LUT__19081" port: "in[0]" }
 }
net {
	name: "n12471"
	terminal	{ cell: "LUT__19077" port: "out" }
	terminal	{ cell: "LUT__19079" port: "in[1]" }
 }
net {
	name: "n12472"
	terminal	{ cell: "LUT__19078" port: "out" }
	terminal	{ cell: "LUT__19079" port: "in[3]" }
 }
net {
	name: "n12473"
	terminal	{ cell: "LUT__19079" port: "out" }
	terminal	{ cell: "LUT__19081" port: "in[2]" }
 }
net {
	name: "n12474"
	terminal	{ cell: "LUT__19080" port: "out" }
	terminal	{ cell: "LUT__19081" port: "in[3]" }
 }
net {
	name: "n12475"
	terminal	{ cell: "LUT__19081" port: "out" }
	terminal	{ cell: "LUT__19082" port: "in[3]" }
 }
net {
	name: "n12476"
	terminal	{ cell: "LUT__19102" port: "out" }
	terminal	{ cell: "LUT__19103" port: "in[1]" }
	terminal	{ cell: "LUT__19104" port: "in[1]" }
 }
net {
	name: "n12477"
	terminal	{ cell: "LUT__19105" port: "out" }
	terminal	{ cell: "LUT__19106" port: "in[1]" }
	terminal	{ cell: "LUT__19107" port: "in[1]" }
	terminal	{ cell: "LUT__19109" port: "in[0]" }
	terminal	{ cell: "LUT__19112" port: "in[2]" }
 }
net {
	name: "n12478"
	terminal	{ cell: "LUT__19108" port: "out" }
	terminal	{ cell: "LUT__19109" port: "in[1]" }
	terminal	{ cell: "LUT__19112" port: "in[3]" }
 }
net {
	name: "n12479"
	terminal	{ cell: "LUT__19109" port: "out" }
	terminal	{ cell: "LUT__19110" port: "in[1]" }
	terminal	{ cell: "LUT__19111" port: "in[1]" }
 }
net {
	name: "n12480"
	terminal	{ cell: "LUT__19112" port: "out" }
	terminal	{ cell: "LUT__19113" port: "in[1]" }
	terminal	{ cell: "LUT__19114" port: "in[1]" }
	terminal	{ cell: "LUT__19115" port: "in[2]" }
 }
net {
	name: "n12481"
	terminal	{ cell: "LUT__19115" port: "out" }
	terminal	{ cell: "LUT__19116" port: "in[1]" }
	terminal	{ cell: "LUT__19117" port: "in[1]" }
 }
net {
	name: "n12482"
	terminal	{ cell: "LUT__19117" port: "out" }
	terminal	{ cell: "LUT__19118" port: "in[1]" }
	terminal	{ cell: "LUT__19119" port: "in[1]" }
 }
net {
	name: "n12483"
	terminal	{ cell: "LUT__19120" port: "out" }
	terminal	{ cell: "LUT__19125" port: "in[2]" }
 }
net {
	name: "n12484"
	terminal	{ cell: "LUT__19121" port: "out" }
	terminal	{ cell: "LUT__19124" port: "in[0]" }
 }
net {
	name: "n12485"
	terminal	{ cell: "LUT__19122" port: "out" }
	terminal	{ cell: "LUT__19124" port: "in[1]" }
 }
net {
	name: "n12486"
	terminal	{ cell: "LUT__19123" port: "out" }
	terminal	{ cell: "LUT__19124" port: "in[2]" }
 }
net {
	name: "n12487"
	terminal	{ cell: "LUT__19124" port: "out" }
	terminal	{ cell: "LUT__19125" port: "in[3]" }
 }
net {
	name: "n12488"
	terminal	{ cell: "LUT__19127" port: "out" }
	terminal	{ cell: "LUT__19132" port: "in[2]" }
 }
net {
	name: "n12489"
	terminal	{ cell: "LUT__19128" port: "out" }
	terminal	{ cell: "LUT__19131" port: "in[0]" }
 }
net {
	name: "n12490"
	terminal	{ cell: "LUT__19129" port: "out" }
	terminal	{ cell: "LUT__19131" port: "in[1]" }
 }
net {
	name: "n12491"
	terminal	{ cell: "LUT__19130" port: "out" }
	terminal	{ cell: "LUT__19131" port: "in[2]" }
 }
net {
	name: "n12492"
	terminal	{ cell: "LUT__19131" port: "out" }
	terminal	{ cell: "LUT__19132" port: "in[3]" }
 }
net {
	name: "n12493"
	terminal	{ cell: "LUT__19136" port: "out" }
	terminal	{ cell: "LUT__19137" port: "in[1]" }
	terminal	{ cell: "LUT__19138" port: "in[1]" }
	terminal	{ cell: "LUT__19139" port: "in[2]" }
	terminal	{ cell: "LUT__19140" port: "in[3]" }
 }
net {
	name: "n12494"
	terminal	{ cell: "LUT__19140" port: "out" }
	terminal	{ cell: "LUT__19141" port: "in[1]" }
	terminal	{ cell: "LUT__19142" port: "in[1]" }
 }
net {
	name: "n12495"
	terminal	{ cell: "LUT__19144" port: "out" }
	terminal	{ cell: "LUT__19150" port: "in[1]" }
	terminal	{ cell: "LUT__19168" port: "in[2]" }
	terminal	{ cell: "LUT__19189" port: "in[1]" }
 }
net {
	name: "n12496"
	terminal	{ cell: "LUT__19145" port: "out" }
	terminal	{ cell: "LUT__19150" port: "in[0]" }
 }
net {
	name: "n12497"
	terminal	{ cell: "LUT__19146" port: "out" }
	terminal	{ cell: "LUT__19148" port: "in[1]" }
	terminal	{ cell: "LUT__19165" port: "in[1]" }
	terminal	{ cell: "LUT__19190" port: "in[2]" }
 }
net {
	name: "n12498"
	terminal	{ cell: "LUT__19147" port: "out" }
	terminal	{ cell: "LUT__19148" port: "in[3]" }
	terminal	{ cell: "LUT__19149" port: "in[2]" }
	terminal	{ cell: "LUT__19156" port: "in[1]" }
	terminal	{ cell: "LUT__19162" port: "in[0]" }
	terminal	{ cell: "LUT__19163" port: "in[1]" }
	terminal	{ cell: "LUT__19202" port: "in[1]" }
	terminal	{ cell: "LUT__19203" port: "in[1]" }
	terminal	{ cell: "LUT__19205" port: "in[0]" }
	terminal	{ cell: "LUT__19208" port: "in[0]" }
 }
net {
	name: "n12499"
	terminal	{ cell: "LUT__19148" port: "out" }
	terminal	{ cell: "LUT__19150" port: "in[2]" }
 }
net {
	name: "n12500"
	terminal	{ cell: "LUT__19149" port: "out" }
	terminal	{ cell: "LUT__19150" port: "in[3]" }
	terminal	{ cell: "LUT__19204" port: "in[1]" }
 }
net {
	name: "n12501"
	terminal	{ cell: "LUT__19150" port: "out" }
	terminal	{ cell: "LUT__19172" port: "in[2]" }
 }
net {
	name: "n12502"
	terminal	{ cell: "LUT__19151" port: "out" }
	terminal	{ cell: "LUT__19158" port: "in[0]" }
 }
net {
	name: "n12503"
	terminal	{ cell: "LUT__19153" port: "out" }
	terminal	{ cell: "LUT__19158" port: "in[3]" }
 }
net {
	name: "n12504"
	terminal	{ cell: "LUT__19154" port: "out" }
	terminal	{ cell: "LUT__19156" port: "in[2]" }
	terminal	{ cell: "LUT__19162" port: "in[1]" }
	terminal	{ cell: "LUT__19163" port: "in[2]" }
	terminal	{ cell: "LUT__19205" port: "in[1]" }
	terminal	{ cell: "LUT__19208" port: "in[1]" }
 }
net {
	name: "n12505"
	terminal	{ cell: "LUT__19155" port: "out" }
	terminal	{ cell: "LUT__19156" port: "in[3]" }
	terminal	{ cell: "LUT__19162" port: "in[2]" }
	terminal	{ cell: "LUT__19208" port: "in[2]" }
 }
net {
	name: "n12506"
	terminal	{ cell: "LUT__19156" port: "out" }
	terminal	{ cell: "LUT__19158" port: "in[1]" }
	terminal	{ cell: "LUT__19209" port: "in[1]" }
 }
net {
	name: "n12507"
	terminal	{ cell: "LUT__19157" port: "out" }
	terminal	{ cell: "LUT__19158" port: "in[2]" }
	terminal	{ cell: "LUT__19166" port: "in[2]" }
	terminal	{ cell: "LUT__19181" port: "in[3]" }
	terminal	{ cell: "LUT__19186" port: "in[3]" }
	terminal	{ cell: "LUT__19192" port: "in[1]" }
 }
net {
	name: "n12508"
	terminal	{ cell: "LUT__19158" port: "out" }
	terminal	{ cell: "LUT__19172" port: "in[0]" }
 }
net {
	name: "n12509"
	terminal	{ cell: "LUT__19159" port: "out" }
	terminal	{ cell: "LUT__19164" port: "in[1]" }
	terminal	{ cell: "LUT__19168" port: "in[0]" }
 }
net {
	name: "n12510"
	terminal	{ cell: "LUT__19160" port: "out" }
	terminal	{ cell: "LUT__19164" port: "in[0]" }
 }
net {
	name: "n12511"
	terminal	{ cell: "LUT__19161" port: "out" }
	terminal	{ cell: "LUT__19162" port: "in[3]" }
	terminal	{ cell: "LUT__19165" port: "in[0]" }
	terminal	{ cell: "LUT__19175" port: "in[1]" }
	terminal	{ cell: "LUT__19185" port: "in[1]" }
 }
net {
	name: "n12512"
	terminal	{ cell: "LUT__19162" port: "out" }
	terminal	{ cell: "LUT__19164" port: "in[3]" }
 }
net {
	name: "n12513"
	terminal	{ cell: "LUT__19163" port: "out" }
	terminal	{ cell: "LUT__19164" port: "in[2]" }
	terminal	{ cell: "LUT__19206" port: "in[1]" }
	terminal	{ cell: "LUT__19207" port: "in[1]" }
 }
net {
	name: "n12514"
	terminal	{ cell: "LUT__19164" port: "out" }
	terminal	{ cell: "LUT__19172" port: "in[1]" }
 }
net {
	name: "n12515"
	terminal	{ cell: "LUT__19165" port: "out" }
	terminal	{ cell: "LUT__19171" port: "in[0]" }
	terminal	{ cell: "LUT__19192" port: "in[3]" }
 }
net {
	name: "n12516"
	terminal	{ cell: "LUT__19166" port: "out" }
	terminal	{ cell: "LUT__19171" port: "in[1]" }
 }
net {
	name: "n12517"
	terminal	{ cell: "LUT__19167" port: "out" }
	terminal	{ cell: "LUT__19168" port: "in[1]" }
	terminal	{ cell: "LUT__19183" port: "in[1]" }
 }
net {
	name: "n12518"
	terminal	{ cell: "LUT__19168" port: "out" }
	terminal	{ cell: "LUT__19171" port: "in[2]" }
	terminal	{ cell: "LUT__19192" port: "in[2]" }
 }
net {
	name: "n12519"
	terminal	{ cell: "LUT__19169" port: "out" }
	terminal	{ cell: "LUT__19170" port: "in[2]" }
 }
net {
	name: "n12520"
	terminal	{ cell: "LUT__19170" port: "out" }
	terminal	{ cell: "LUT__19171" port: "in[3]" }
	terminal	{ cell: "LUT__19183" port: "in[0]" }
	terminal	{ cell: "LUT__19192" port: "in[0]" }
 }
net {
	name: "n12521"
	terminal	{ cell: "LUT__19171" port: "out" }
	terminal	{ cell: "LUT__19172" port: "in[3]" }
 }
net {
	name: "n12522"
	terminal	{ cell: "LUT__19174" port: "out" }
	terminal	{ cell: "LUT__19175" port: "in[3]" }
	terminal	{ cell: "LUT__19181" port: "in[2]" }
	terminal	{ cell: "LUT__19184" port: "in[1]" }
	terminal	{ cell: "LUT__19218" port: "in[0]" }
 }
net {
	name: "n12523"
	terminal	{ cell: "LUT__19175" port: "out" }
	terminal	{ cell: "LUT__19193" port: "in[1]" }
 }
net {
	name: "n12524"
	terminal	{ cell: "LUT__19176" port: "out" }
	terminal	{ cell: "LUT__19183" port: "in[2]" }
 }
net {
	name: "n12525"
	terminal	{ cell: "LUT__19177" port: "out" }
	terminal	{ cell: "LUT__19179" port: "in[1]" }
	terminal	{ cell: "LUT__19187" port: "in[3]" }
 }
net {
	name: "n12526"
	terminal	{ cell: "LUT__19178" port: "out" }
	terminal	{ cell: "LUT__19179" port: "in[3]" }
	terminal	{ cell: "LUT__19187" port: "in[2]" }
	terminal	{ cell: "LUT__19216" port: "in[0]" }
	terminal	{ cell: "LUT__19217" port: "in[1]" }
 }
net {
	name: "n12527"
	terminal	{ cell: "LUT__19179" port: "out" }
	terminal	{ cell: "LUT__19182" port: "in[0]" }
 }
net {
	name: "n12528"
	terminal	{ cell: "LUT__19180" port: "out" }
	terminal	{ cell: "LUT__19182" port: "in[1]" }
 }
net {
	name: "n12529"
	terminal	{ cell: "LUT__19181" port: "out" }
	terminal	{ cell: "LUT__19182" port: "in[2]" }
 }
net {
	name: "n12530"
	terminal	{ cell: "LUT__19182" port: "out" }
	terminal	{ cell: "LUT__19183" port: "in[3]" }
 }
net {
	name: "n12531"
	terminal	{ cell: "LUT__19183" port: "out" }
	terminal	{ cell: "LUT__19193" port: "in[0]" }
 }
net {
	name: "n12532"
	terminal	{ cell: "LUT__19184" port: "out" }
	terminal	{ cell: "LUT__19185" port: "in[3]" }
	terminal	{ cell: "LUT__19186" port: "in[2]" }
 }
net {
	name: "n12533"
	terminal	{ cell: "LUT__19185" port: "out" }
	terminal	{ cell: "LUT__19191" port: "in[0]" }
 }
net {
	name: "n12534"
	terminal	{ cell: "LUT__19186" port: "out" }
	terminal	{ cell: "LUT__19191" port: "in[1]" }
 }
net {
	name: "n12535"
	terminal	{ cell: "LUT__19187" port: "out" }
	terminal	{ cell: "LUT__19191" port: "in[2]" }
 }
net {
	name: "n12536"
	terminal	{ cell: "LUT__19188" port: "out" }
	terminal	{ cell: "LUT__19189" port: "in[0]" }
 }
net {
	name: "n12537"
	terminal	{ cell: "LUT__19189" port: "out" }
	terminal	{ cell: "LUT__19190" port: "in[0]" }
 }
net {
	name: "n12538"
	terminal	{ cell: "LUT__19190" port: "out" }
	terminal	{ cell: "LUT__19191" port: "in[3]" }
 }
net {
	name: "n12539"
	terminal	{ cell: "LUT__19191" port: "out" }
	terminal	{ cell: "LUT__19193" port: "in[2]" }
 }
net {
	name: "n12540"
	terminal	{ cell: "LUT__19192" port: "out" }
	terminal	{ cell: "LUT__19193" port: "in[3]" }
 }
net {
	name: "n12541"
	terminal	{ cell: "LUT__19194" port: "out" }
	terminal	{ cell: "LUT__19200" port: "in[2]" }
 }
net {
	name: "n12542"
	terminal	{ cell: "LUT__19195" port: "out" }
	terminal	{ cell: "LUT__19199" port: "in[0]" }
 }
net {
	name: "n12543"
	terminal	{ cell: "LUT__19196" port: "out" }
	terminal	{ cell: "LUT__19199" port: "in[1]" }
 }
net {
	name: "n12544"
	terminal	{ cell: "LUT__19197" port: "out" }
	terminal	{ cell: "LUT__19199" port: "in[2]" }
 }
net {
	name: "n12545"
	terminal	{ cell: "LUT__19198" port: "out" }
	terminal	{ cell: "LUT__19199" port: "in[3]" }
 }
net {
	name: "n12546"
	terminal	{ cell: "LUT__19199" port: "out" }
	terminal	{ cell: "LUT__19200" port: "in[3]" }
 }
net {
	name: "n12547"
	terminal	{ cell: "LUT__19213" port: "out" }
	terminal	{ cell: "LUT__19214" port: "in[1]" }
	terminal	{ cell: "LUT__19215" port: "in[1]" }
	terminal	{ cell: "LUT__19216" port: "in[1]" }
	terminal	{ cell: "LUT__19217" port: "in[2]" }
	terminal	{ cell: "LUT__19218" port: "in[1]" }
 }
net {
	name: "n12548"
	terminal	{ cell: "LUT__19218" port: "out" }
	terminal	{ cell: "LUT__19219" port: "in[1]" }
	terminal	{ cell: "LUT__19220" port: "in[1]" }
	terminal	{ cell: "LUT__19221" port: "in[2]" }
 }
net {
	name: "n12549"
	terminal	{ cell: "LUT__19222" port: "out" }
	terminal	{ cell: "LUT__19223" port: "in[2]" }
	terminal	{ cell: "LUT__19249" port: "in[1]" }
 }
net {
	name: "n12550"
	terminal	{ cell: "LUT__19223" port: "out" }
	terminal	{ cell: "LUT__19229" port: "in[2]" }
 }
net {
	name: "n12551"
	terminal	{ cell: "LUT__19224" port: "out" }
	terminal	{ cell: "LUT__19228" port: "in[0]" }
	terminal	{ cell: "LUT__19238" port: "in[1]" }
 }
net {
	name: "n12552"
	terminal	{ cell: "LUT__19225" port: "out" }
	terminal	{ cell: "LUT__19228" port: "in[1]" }
	terminal	{ cell: "LUT__19239" port: "in[1]" }
	terminal	{ cell: "LUT__19245" port: "in[1]" }
 }
net {
	name: "n12553"
	terminal	{ cell: "LUT__19226" port: "out" }
	terminal	{ cell: "LUT__19228" port: "in[2]" }
	terminal	{ cell: "LUT__19240" port: "in[2]" }
	terminal	{ cell: "LUT__19247" port: "in[1]" }
 }
net {
	name: "n12554"
	terminal	{ cell: "LUT__19227" port: "out" }
	terminal	{ cell: "LUT__19228" port: "in[3]" }
	terminal	{ cell: "LUT__19238" port: "in[2]" }
	terminal	{ cell: "LUT__19245" port: "in[2]" }
 }
net {
	name: "n12555"
	terminal	{ cell: "LUT__19228" port: "out" }
	terminal	{ cell: "LUT__19229" port: "in[3]" }
 }
net {
	name: "n12556"
	terminal	{ cell: "LUT__19229" port: "out" }
	terminal	{ cell: "LUT__19233" port: "in[0]" }
	terminal	{ cell: "LUT__19255" port: "in[1]" }
 }
net {
	name: "n12557"
	terminal	{ cell: "LUT__19230" port: "out" }
	terminal	{ cell: "LUT__19233" port: "in[1]" }
	terminal	{ cell: "LUT__19254" port: "in[2]" }
 }
net {
	name: "n12558"
	terminal	{ cell: "LUT__19231" port: "out" }
	terminal	{ cell: "LUT__19232" port: "in[2]" }
	terminal	{ cell: "LUT__19242" port: "in[1]" }
	terminal	{ cell: "LUT__19254" port: "in[1]" }
 }
net {
	name: "n12559"
	terminal	{ cell: "LUT__19232" port: "out" }
	terminal	{ cell: "LUT__19233" port: "in[2]" }
 }
net {
	name: "n12560"
	terminal	{ cell: "LUT__19235" port: "out" }
	terminal	{ cell: "LUT__19238" port: "in[0]" }
	terminal	{ cell: "LUT__19245" port: "in[0]" }
	terminal	{ cell: "LUT__19274" port: "in[0]" }
 }
net {
	name: "n12561"
	terminal	{ cell: "LUT__19236" port: "out" }
	terminal	{ cell: "LUT__19237" port: "in[2]" }
	terminal	{ cell: "LUT__19239" port: "in[3]" }
	terminal	{ cell: "LUT__19269" port: "in[0]" }
	terminal	{ cell: "LUT__19270" port: "in[1]" }
 }
net {
	name: "n12562"
	terminal	{ cell: "LUT__19237" port: "out" }
	terminal	{ cell: "LUT__19238" port: "in[3]" }
	terminal	{ cell: "LUT__19240" port: "in[1]" }
 }
net {
	name: "n12563"
	terminal	{ cell: "LUT__19238" port: "out" }
	terminal	{ cell: "LUT__19243" port: "in[0]" }
 }
net {
	name: "n12564"
	terminal	{ cell: "LUT__19239" port: "out" }
	terminal	{ cell: "LUT__19243" port: "in[1]" }
 }
net {
	name: "n12565"
	terminal	{ cell: "LUT__19240" port: "out" }
	terminal	{ cell: "LUT__19243" port: "in[2]" }
 }
net {
	name: "n12566"
	terminal	{ cell: "LUT__19241" port: "out" }
	terminal	{ cell: "LUT__19242" port: "in[0]" }
 }
net {
	name: "n12567"
	terminal	{ cell: "LUT__19242" port: "out" }
	terminal	{ cell: "LUT__19243" port: "in[3]" }
 }
net {
	name: "n12568"
	terminal	{ cell: "LUT__19243" port: "out" }
	terminal	{ cell: "LUT__19255" port: "in[0]" }
 }
net {
	name: "n12569"
	terminal	{ cell: "LUT__19244" port: "out" }
	terminal	{ cell: "LUT__19245" port: "in[3]" }
	terminal	{ cell: "LUT__19246" port: "in[1]" }
 }
net {
	name: "n12570"
	terminal	{ cell: "LUT__19245" port: "out" }
	terminal	{ cell: "LUT__19251" port: "in[0]" }
 }
net {
	name: "n12571"
	terminal	{ cell: "LUT__19246" port: "out" }
	terminal	{ cell: "LUT__19247" port: "in[3]" }
 }
net {
	name: "n12572"
	terminal	{ cell: "LUT__19247" port: "out" }
	terminal	{ cell: "LUT__19251" port: "in[1]" }
 }
net {
	name: "n12573"
	terminal	{ cell: "LUT__19248" port: "out" }
	terminal	{ cell: "LUT__19249" port: "in[3]" }
 }
net {
	name: "n12574"
	terminal	{ cell: "LUT__19249" port: "out" }
	terminal	{ cell: "LUT__19251" port: "in[2]" }
 }
net {
	name: "n12575"
	terminal	{ cell: "LUT__19250" port: "out" }
	terminal	{ cell: "LUT__19251" port: "in[3]" }
 }
net {
	name: "n12576"
	terminal	{ cell: "LUT__19251" port: "out" }
	terminal	{ cell: "LUT__19255" port: "in[2]" }
 }
net {
	name: "n12577"
	terminal	{ cell: "LUT__19252" port: "out" }
	terminal	{ cell: "LUT__19254" port: "in[3]" }
 }
net {
	name: "n12578"
	terminal	{ cell: "LUT__19253" port: "out" }
	terminal	{ cell: "LUT__19254" port: "in[0]" }
 }
net {
	name: "n12579"
	terminal	{ cell: "LUT__19254" port: "out" }
	terminal	{ cell: "LUT__19255" port: "in[3]" }
 }
net {
	name: "n12580"
	terminal	{ cell: "LUT__19256" port: "out" }
	terminal	{ cell: "LUT__19262" port: "in[2]" }
 }
net {
	name: "n12581"
	terminal	{ cell: "LUT__19257" port: "out" }
	terminal	{ cell: "LUT__19261" port: "in[0]" }
 }
net {
	name: "n12582"
	terminal	{ cell: "LUT__19258" port: "out" }
	terminal	{ cell: "LUT__19261" port: "in[1]" }
 }
net {
	name: "n12583"
	terminal	{ cell: "LUT__19259" port: "out" }
	terminal	{ cell: "LUT__19261" port: "in[2]" }
 }
net {
	name: "n12584"
	terminal	{ cell: "LUT__19260" port: "out" }
	terminal	{ cell: "LUT__19261" port: "in[3]" }
 }
net {
	name: "n12585"
	terminal	{ cell: "LUT__19261" port: "out" }
	terminal	{ cell: "LUT__19262" port: "in[3]" }
 }
net {
	name: "n12586"
	terminal	{ cell: "LUT__19266" port: "out" }
	terminal	{ cell: "LUT__19267" port: "in[1]" }
	terminal	{ cell: "LUT__19268" port: "in[1]" }
	terminal	{ cell: "LUT__19269" port: "in[1]" }
	terminal	{ cell: "LUT__19270" port: "in[2]" }
 }
net {
	name: "n12587"
	terminal	{ cell: "LUT__19270" port: "out" }
	terminal	{ cell: "LUT__19271" port: "in[1]" }
	terminal	{ cell: "LUT__19272" port: "in[1]" }
	terminal	{ cell: "LUT__19273" port: "in[2]" }
	terminal	{ cell: "LUT__19274" port: "in[1]" }
 }
net {
	name: "n12588"
	terminal	{ cell: "LUT__19291" port: "out" }
	terminal	{ cell: "LUT__19294" port: "in[0]" }
 }
net {
	name: "n12589"
	terminal	{ cell: "LUT__19292" port: "out" }
	terminal	{ cell: "LUT__19294" port: "in[1]" }
 }
net {
	name: "n12590"
	terminal	{ cell: "LUT__19293" port: "out" }
	terminal	{ cell: "LUT__19294" port: "in[2]" }
 }
net {
	name: "n12591"
	terminal	{ cell: "LUT__19296" port: "out" }
	terminal	{ cell: "LUT__19299" port: "in[0]" }
	terminal	{ cell: "LUT__19490" port: "in[0]" }
	terminal	{ cell: "LUT__19491" port: "in[1]" }
 }
net {
	name: "n12592"
	terminal	{ cell: "LUT__19297" port: "out" }
	terminal	{ cell: "LUT__19299" port: "in[1]" }
 }
net {
	name: "n12593"
	terminal	{ cell: "LUT__19298" port: "out" }
	terminal	{ cell: "LUT__19299" port: "in[2]" }
 }
net {
	name: "n12594"
	terminal	{ cell: "LUT__19299" port: "out" }
	terminal	{ cell: "LUT__19302" port: "in[0]" }
	terminal	{ cell: "LUT__19303" port: "in[0]" }
	terminal	{ cell: "LUT__19308" port: "in[0]" }
	terminal	{ cell: "LUT__19316" port: "in[1]" }
 }
net {
	name: "n12595"
	terminal	{ cell: "LUT__19300" port: "out" }
	terminal	{ cell: "LUT__19302" port: "in[1]" }
	terminal	{ cell: "LUT__19303" port: "in[2]" }
	terminal	{ cell: "LUT__19308" port: "in[2]" }
 }
net {
	name: "n12596"
	terminal	{ cell: "LUT__19301" port: "out" }
	terminal	{ cell: "LUT__19302" port: "in[2]" }
	terminal	{ cell: "LUT__19307" port: "in[3]" }
	terminal	{ cell: "LUT__19310" port: "in[1]" }
 }
net {
	name: "n12597"
	terminal	{ cell: "LUT__19304" port: "out" }
	terminal	{ cell: "LUT__19305" port: "in[3]" }
	terminal	{ cell: "LUT__19517" port: "in[1]" }
	terminal	{ cell: "LUT__19518" port: "in[1]" }
	terminal	{ cell: "LUT__19519" port: "in[2]" }
 }
net {
	name: "n12598"
	terminal	{ cell: "LUT__19305" port: "out" }
	terminal	{ cell: "LUT__19306" port: "in[3]" }
	terminal	{ cell: "LUT__19520" port: "in[1]" }
 }
net {
	name: "n12599"
	terminal	{ cell: "LUT__19306" port: "out" }
	terminal	{ cell: "LUT__19307" port: "in[0]" }
 }
net {
	name: "n12600"
	terminal	{ cell: "LUT__19316" port: "out" }
	terminal	{ cell: "LUT__19317" port: "in[0]" }
 }
net {
	name: "n12601"
	terminal	{ cell: "LUT__19319" port: "out" }
	terminal	{ cell: "LUT__19320" port: "in[2]" }
	terminal	{ cell: "LUT__19326" port: "in[1]" }
	terminal	{ cell: "LUT__19327" port: "in[1]" }
	terminal	{ cell: "LUT__19330" port: "in[2]" }
	terminal	{ cell: "LUT__19333" port: "in[2]" }
	terminal	{ cell: "LUT__19335" port: "in[0]" }
	terminal	{ cell: "LUT__19340" port: "in[2]" }
	terminal	{ cell: "LUT__19341" port: "in[2]" }
	terminal	{ cell: "LUT__19349" port: "in[3]" }
	terminal	{ cell: "LUT__19352" port: "in[1]" }
	terminal	{ cell: "LUT__19358" port: "in[0]" }
	terminal	{ cell: "LUT__19362" port: "in[1]" }
	terminal	{ cell: "LUT__19368" port: "in[0]" }
	terminal	{ cell: "LUT__19370" port: "in[2]" }
	terminal	{ cell: "LUT__19376" port: "in[1]" }
	terminal	{ cell: "LUT__19377" port: "in[3]" }
	terminal	{ cell: "LUT__19380" port: "in[0]" }
	terminal	{ cell: "LUT__19381" port: "in[1]" }
	terminal	{ cell: "LUT__19423" port: "in[0]" }
	terminal	{ cell: "LUT__19465" port: "in[0]" }
	terminal	{ cell: "LUT__19471" port: "in[0]" }
	terminal	{ cell: "LUT__19473" port: "in[0]" }
	terminal	{ cell: "LUT__19475" port: "in[1]" }
 }
net {
	name: "n12602"
	terminal	{ cell: "LUT__19320" port: "out" }
	terminal	{ cell: "LUT__19322" port: "in[1]" }
 }
net {
	name: "n12603"
	terminal	{ cell: "LUT__19321" port: "out" }
	terminal	{ cell: "LUT__19322" port: "in[3]" }
	terminal	{ cell: "LUT__19324" port: "in[1]" }
	terminal	{ cell: "LUT__19329" port: "in[3]" }
	terminal	{ cell: "LUT__19348" port: "in[1]" }
	terminal	{ cell: "LUT__19356" port: "in[3]" }
	terminal	{ cell: "LUT__19365" port: "in[1]" }
	terminal	{ cell: "LUT__19384" port: "in[1]" }
	terminal	{ cell: "LUT__19389" port: "in[0]" }
	terminal	{ cell: "LUT__19473" port: "in[1]" }
 }
net {
	name: "n12604"
	terminal	{ cell: "LUT__19322" port: "out" }
	terminal	{ cell: "LUT__19323" port: "in[1]" }
	terminal	{ cell: "LUT__19390" port: "in[2]" }
	terminal	{ cell: "LUT__19392" port: "in[2]" }
	terminal	{ cell: "LUT__19393" port: "in[3]" }
	terminal	{ cell: "LUT__19395" port: "in[2]" }
	terminal	{ cell: "LUT__19396" port: "in[3]" }
	terminal	{ cell: "LUT__19398" port: "in[3]" }
	terminal	{ cell: "LUT__19400" port: "in[2]" }
 }
net {
	name: "n12605"
	terminal	{ cell: "LUT__19324" port: "out" }
	terminal	{ cell: "LUT__19325" port: "in[1]" }
	terminal	{ cell: "LUT__19414" port: "in[2]" }
	terminal	{ cell: "LUT__19415" port: "in[3]" }
 }
net {
	name: "n12606"
	terminal	{ cell: "LUT__19326" port: "out" }
	terminal	{ cell: "LUT__19329" port: "in[0]" }
 }
net {
	name: "n12607"
	terminal	{ cell: "LUT__19327" port: "out" }
	terminal	{ cell: "LUT__19328" port: "in[2]" }
	terminal	{ cell: "LUT__19351" port: "in[0]" }
	terminal	{ cell: "LUT__19464" port: "in[0]" }
	terminal	{ cell: "LUT__19466" port: "in[3]" }
 }
net {
	name: "n12608"
	terminal	{ cell: "LUT__19328" port: "out" }
	terminal	{ cell: "LUT__19329" port: "in[1]" }
	terminal	{ cell: "LUT__19388" port: "in[1]" }
 }
net {
	name: "n12609"
	terminal	{ cell: "LUT__19330" port: "out" }
	terminal	{ cell: "LUT__19348" port: "in[0]" }
 }
net {
	name: "n12610"
	terminal	{ cell: "LUT__19331" port: "out" }
	terminal	{ cell: "LUT__19333" port: "in[1]" }
	terminal	{ cell: "LUT__19341" port: "in[3]" }
	terminal	{ cell: "LUT__19358" port: "in[1]" }
	terminal	{ cell: "LUT__19364" port: "in[2]" }
	terminal	{ cell: "LUT__19377" port: "in[2]" }
	terminal	{ cell: "LUT__19379" port: "in[2]" }
	terminal	{ cell: "LUT__19475" port: "in[0]" }
 }
net {
	name: "n12611"
	terminal	{ cell: "LUT__19332" port: "out" }
	terminal	{ cell: "LUT__19333" port: "in[0]" }
	terminal	{ cell: "LUT__19355" port: "in[3]" }
	terminal	{ cell: "LUT__19364" port: "in[1]" }
	terminal	{ cell: "LUT__19377" port: "in[1]" }
	terminal	{ cell: "LUT__19379" port: "in[0]" }
 }
net {
	name: "n12612"
	terminal	{ cell: "LUT__19333" port: "out" }
	terminal	{ cell: "LUT__19336" port: "in[0]" }
 }
net {
	name: "n12613"
	terminal	{ cell: "LUT__19334" port: "out" }
	terminal	{ cell: "LUT__19335" port: "in[2]" }
	terminal	{ cell: "LUT__19362" port: "in[2]" }
	terminal	{ cell: "LUT__19370" port: "in[0]" }
	terminal	{ cell: "LUT__19466" port: "in[2]" }
	terminal	{ cell: "LUT__19467" port: "in[3]" }
	terminal	{ cell: "LUT__19470" port: "in[1]" }
	terminal	{ cell: "LUT__19471" port: "in[2]" }
 }
net {
	name: "n12614"
	terminal	{ cell: "LUT__19335" port: "out" }
	terminal	{ cell: "LUT__19336" port: "in[2]" }
 }
net {
	name: "n12615"
	terminal	{ cell: "LUT__19336" port: "out" }
	terminal	{ cell: "LUT__19344" port: "in[0]" }
	terminal	{ cell: "LUT__19347" port: "in[1]" }
 }
net {
	name: "n12616"
	terminal	{ cell: "LUT__19337" port: "out" }
	terminal	{ cell: "LUT__19338" port: "in[0]" }
	terminal	{ cell: "LUT__19345" port: "in[1]" }
	terminal	{ cell: "LUT__19356" port: "in[0]" }
	terminal	{ cell: "LUT__19382" port: "in[2]" }
 }
net {
	name: "n12617"
	terminal	{ cell: "LUT__19338" port: "out" }
	terminal	{ cell: "LUT__19344" port: "in[1]" }
 }
net {
	name: "n12618"
	terminal	{ cell: "LUT__19339" port: "out" }
	terminal	{ cell: "LUT__19340" port: "in[0]" }
	terminal	{ cell: "LUT__19380" port: "in[2]" }
 }
net {
	name: "n12619"
	terminal	{ cell: "LUT__19340" port: "out" }
	terminal	{ cell: "LUT__19342" port: "in[1]" }
 }
net {
	name: "n12620"
	terminal	{ cell: "LUT__19341" port: "out" }
	terminal	{ cell: "LUT__19342" port: "in[0]" }
 }
net {
	name: "n12621"
	terminal	{ cell: "LUT__19342" port: "out" }
	terminal	{ cell: "LUT__19344" port: "in[2]" }
 }
net {
	name: "n12622"
	terminal	{ cell: "LUT__19343" port: "out" }
	terminal	{ cell: "LUT__19344" port: "in[3]" }
	terminal	{ cell: "LUT__19367" port: "in[2]" }
	terminal	{ cell: "LUT__19386" port: "in[3]" }
	terminal	{ cell: "LUT__19428" port: "in[1]" }
	terminal	{ cell: "LUT__19464" port: "in[1]" }
	terminal	{ cell: "LUT__19468" port: "in[2]" }
	terminal	{ cell: "LUT__19474" port: "in[2]" }
 }
net {
	name: "n12623"
	terminal	{ cell: "LUT__19344" port: "out" }
	terminal	{ cell: "LUT__19348" port: "in[2]" }
 }
net {
	name: "n12624"
	terminal	{ cell: "LUT__19345" port: "out" }
	terminal	{ cell: "LUT__19347" port: "in[0]" }
 }
net {
	name: "n12625"
	terminal	{ cell: "LUT__19346" port: "out" }
	terminal	{ cell: "LUT__19347" port: "in[3]" }
	terminal	{ cell: "LUT__19350" port: "in[1]" }
	terminal	{ cell: "LUT__19389" port: "in[1]" }
	terminal	{ cell: "LUT__19430" port: "in[2]" }
	terminal	{ cell: "LUT__19442" port: "in[2]" }
	terminal	{ cell: "LUT__19446" port: "in[2]" }
	terminal	{ cell: "LUT__19450" port: "in[2]" }
	terminal	{ cell: "LUT__19463" port: "in[1]" }
	terminal	{ cell: "LUT__19465" port: "in[1]" }
	terminal	{ cell: "LUT__19467" port: "in[2]" }
 }
net {
	name: "n12626"
	terminal	{ cell: "LUT__19347" port: "out" }
	terminal	{ cell: "LUT__19348" port: "in[3]" }
 }
net {
	name: "n12627"
	terminal	{ cell: "LUT__19349" port: "out" }
	terminal	{ cell: "LUT__19351" port: "in[1]" }
	terminal	{ cell: "LUT__19360" port: "in[1]" }
	terminal	{ cell: "LUT__19469" port: "in[0]" }
 }
net {
	name: "n12628"
	terminal	{ cell: "LUT__19350" port: "out" }
	terminal	{ cell: "LUT__19351" port: "in[2]" }
	terminal	{ cell: "LUT__19354" port: "in[3]" }
	terminal	{ cell: "LUT__19360" port: "in[2]" }
 }
net {
	name: "n12629"
	terminal	{ cell: "LUT__19352" port: "out" }
	terminal	{ cell: "LUT__19353" port: "in[3]" }
	terminal	{ cell: "LUT__19385" port: "in[3]" }
 }
net {
	name: "n12630"
	terminal	{ cell: "LUT__19353" port: "out" }
	terminal	{ cell: "LUT__19354" port: "in[0]" }
	terminal	{ cell: "LUT__19475" port: "in[3]" }
 }
net {
	name: "n12631"
	terminal	{ cell: "LUT__19355" port: "out" }
	terminal	{ cell: "LUT__19357" port: "in[1]" }
	terminal	{ cell: "LUT__19468" port: "in[0]" }
 }
net {
	name: "n12632"
	terminal	{ cell: "LUT__19356" port: "out" }
	terminal	{ cell: "LUT__19357" port: "in[3]" }
 }
net {
	name: "n12633"
	terminal	{ cell: "LUT__19358" port: "out" }
	terminal	{ cell: "LUT__19359" port: "in[3]" }
 }
net {
	name: "n12634"
	terminal	{ cell: "LUT__19359" port: "out" }
	terminal	{ cell: "LUT__19360" port: "in[3]" }
 }
net {
	name: "n12635"
	terminal	{ cell: "LUT__19362" port: "out" }
	terminal	{ cell: "LUT__19363" port: "in[1]" }
	terminal	{ cell: "LUT__19427" port: "in[2]" }
	terminal	{ cell: "LUT__19431" port: "in[2]" }
	terminal	{ cell: "LUT__19435" port: "in[2]" }
	terminal	{ cell: "LUT__19440" port: "in[2]" }
	terminal	{ cell: "LUT__19444" port: "in[2]" }
	terminal	{ cell: "LUT__19448" port: "in[2]" }
	terminal	{ cell: "LUT__19451" port: "in[2]" }
 }
net {
	name: "n12636"
	terminal	{ cell: "LUT__19363" port: "out" }
	terminal	{ cell: "LUT__19367" port: "in[1]" }
 }
net {
	name: "n12637"
	terminal	{ cell: "LUT__19364" port: "out" }
	terminal	{ cell: "LUT__19366" port: "in[1]" }
	terminal	{ cell: "LUT__19425" port: "in[3]" }
	terminal	{ cell: "LUT__19432" port: "in[3]" }
	terminal	{ cell: "LUT__19436" port: "in[3]" }
	terminal	{ cell: "LUT__19439" port: "in[3]" }
	terminal	{ cell: "LUT__19443" port: "in[3]" }
	terminal	{ cell: "LUT__19447" port: "in[3]" }
	terminal	{ cell: "LUT__19452" port: "in[3]" }
 }
net {
	name: "n12638"
	terminal	{ cell: "LUT__19365" port: "out" }
	terminal	{ cell: "LUT__19366" port: "in[2]" }
 }
net {
	name: "n12639"
	terminal	{ cell: "LUT__19366" port: "out" }
	terminal	{ cell: "LUT__19367" port: "in[0]" }
 }
net {
	name: "n12640"
	terminal	{ cell: "LUT__19368" port: "out" }
	terminal	{ cell: "LUT__19371" port: "in[1]" }
	terminal	{ cell: "LUT__19469" port: "in[1]" }
 }
net {
	name: "n12641"
	terminal	{ cell: "LUT__19369" port: "out" }
	terminal	{ cell: "LUT__19370" port: "in[3]" }
	terminal	{ cell: "LUT__19378" port: "in[1]" }
 }
net {
	name: "n12642"
	terminal	{ cell: "LUT__19370" port: "out" }
	terminal	{ cell: "LUT__19371" port: "in[0]" }
 }
net {
	name: "n12645"
	terminal	{ cell: "LUT__19376" port: "out" }
	terminal	{ cell: "LUT__19384" port: "in[0]" }
 }
net {
	name: "n12646"
	terminal	{ cell: "LUT__19377" port: "out" }
	terminal	{ cell: "LUT__19378" port: "in[0]" }
 }
net {
	name: "n12647"
	terminal	{ cell: "LUT__19378" port: "out" }
	terminal	{ cell: "LUT__19383" port: "in[1]" }
	terminal	{ cell: "LUT__19469" port: "in[2]" }
 }
net {
	name: "n12648"
	terminal	{ cell: "LUT__19379" port: "out" }
	terminal	{ cell: "LUT__19381" port: "in[0]" }
 }
net {
	name: "n12649"
	terminal	{ cell: "LUT__19380" port: "out" }
	terminal	{ cell: "LUT__19381" port: "in[2]" }
 }
net {
	name: "n12650"
	terminal	{ cell: "LUT__19381" port: "out" }
	terminal	{ cell: "LUT__19383" port: "in[2]" }
 }
net {
	name: "n12651"
	terminal	{ cell: "LUT__19382" port: "out" }
	terminal	{ cell: "LUT__19383" port: "in[0]" }
 }
net {
	name: "n12652"
	terminal	{ cell: "LUT__19383" port: "out" }
	terminal	{ cell: "LUT__19384" port: "in[2]" }
 }
net {
	name: "n12653"
	terminal	{ cell: "LUT__19387" port: "out" }
	terminal	{ cell: "LUT__19388" port: "in[2]" }
 }
net {
	name: "n12654"
	terminal	{ cell: "LUT__19391" port: "out" }
	terminal	{ cell: "LUT__19392" port: "in[1]" }
	terminal	{ cell: "LUT__19393" port: "in[1]" }
 }
net {
	name: "n12655"
	terminal	{ cell: "LUT__19394" port: "out" }
	terminal	{ cell: "LUT__19395" port: "in[1]" }
	terminal	{ cell: "LUT__19396" port: "in[1]" }
	terminal	{ cell: "LUT__19398" port: "in[0]" }
	terminal	{ cell: "LUT__19399" port: "in[1]" }
 }
net {
	name: "n12656"
	terminal	{ cell: "LUT__19397" port: "out" }
	terminal	{ cell: "LUT__19398" port: "in[1]" }
	terminal	{ cell: "LUT__19399" port: "in[2]" }
 }
net {
	name: "n12657"
	terminal	{ cell: "LUT__19399" port: "out" }
	terminal	{ cell: "LUT__19400" port: "in[1]" }
 }
net {
	name: "n12663"
	terminal	{ cell: "LUT__19423" port: "out" }
	terminal	{ cell: "LUT__19424" port: "in[1]" }
	terminal	{ cell: "LUT__19425" port: "in[0]" }
	terminal	{ cell: "LUT__19432" port: "in[0]" }
	terminal	{ cell: "LUT__19436" port: "in[0]" }
	terminal	{ cell: "LUT__19439" port: "in[0]" }
	terminal	{ cell: "LUT__19443" port: "in[0]" }
	terminal	{ cell: "LUT__19447" port: "in[0]" }
	terminal	{ cell: "LUT__19452" port: "in[0]" }
 }
net {
	name: "n12664"
	terminal	{ cell: "LUT__19424" port: "out" }
	terminal	{ cell: "LUT__19430" port: "in[0]" }
	terminal	{ cell: "LUT__19442" port: "in[0]" }
	terminal	{ cell: "LUT__19446" port: "in[0]" }
	terminal	{ cell: "LUT__19450" port: "in[0]" }
 }
net {
	name: "n12665"
	terminal	{ cell: "LUT__19425" port: "out" }
	terminal	{ cell: "LUT__19430" port: "in[1]" }
 }
net {
	name: "n12666"
	terminal	{ cell: "LUT__19426" port: "out" }
	terminal	{ cell: "LUT__19429" port: "in[2]" }
	terminal	{ cell: "LUT__19434" port: "in[2]" }
	terminal	{ cell: "LUT__19438" port: "in[2]" }
	terminal	{ cell: "LUT__19441" port: "in[2]" }
	terminal	{ cell: "LUT__19445" port: "in[2]" }
	terminal	{ cell: "LUT__19449" port: "in[2]" }
	terminal	{ cell: "LUT__19454" port: "in[2]" }
 }
net {
	name: "n12667"
	terminal	{ cell: "LUT__19427" port: "out" }
	terminal	{ cell: "LUT__19429" port: "in[0]" }
 }
net {
	name: "n12668"
	terminal	{ cell: "LUT__19428" port: "out" }
	terminal	{ cell: "LUT__19429" port: "in[1]" }
	terminal	{ cell: "LUT__19441" port: "in[1]" }
	terminal	{ cell: "LUT__19445" port: "in[1]" }
	terminal	{ cell: "LUT__19449" port: "in[1]" }
 }
net {
	name: "n12669"
	terminal	{ cell: "LUT__19429" port: "out" }
	terminal	{ cell: "LUT__19430" port: "in[3]" }
 }
net {
	name: "n12670"
	terminal	{ cell: "LUT__19431" port: "out" }
	terminal	{ cell: "LUT__19433" port: "in[0]" }
 }
net {
	name: "n12671"
	terminal	{ cell: "LUT__19432" port: "out" }
	terminal	{ cell: "LUT__19433" port: "in[2]" }
 }
net {
	name: "n12672"
	terminal	{ cell: "LUT__19433" port: "out" }
	terminal	{ cell: "LUT__19434" port: "in[1]" }
 }
net {
	name: "n12673"
	terminal	{ cell: "LUT__19435" port: "out" }
	terminal	{ cell: "LUT__19437" port: "in[0]" }
 }
net {
	name: "n12674"
	terminal	{ cell: "LUT__19436" port: "out" }
	terminal	{ cell: "LUT__19437" port: "in[2]" }
 }
net {
	name: "n12675"
	terminal	{ cell: "LUT__19437" port: "out" }
	terminal	{ cell: "LUT__19438" port: "in[1]" }
 }
net {
	name: "n12676"
	terminal	{ cell: "LUT__19439" port: "out" }
	terminal	{ cell: "LUT__19442" port: "in[1]" }
 }
net {
	name: "n12677"
	terminal	{ cell: "LUT__19440" port: "out" }
	terminal	{ cell: "LUT__19441" port: "in[0]" }
 }
net {
	name: "n12678"
	terminal	{ cell: "LUT__19441" port: "out" }
	terminal	{ cell: "LUT__19442" port: "in[3]" }
 }
net {
	name: "n12679"
	terminal	{ cell: "LUT__19443" port: "out" }
	terminal	{ cell: "LUT__19446" port: "in[1]" }
 }
net {
	name: "n12680"
	terminal	{ cell: "LUT__19444" port: "out" }
	terminal	{ cell: "LUT__19445" port: "in[0]" }
 }
net {
	name: "n12681"
	terminal	{ cell: "LUT__19445" port: "out" }
	terminal	{ cell: "LUT__19446" port: "in[3]" }
 }
net {
	name: "n12682"
	terminal	{ cell: "LUT__19447" port: "out" }
	terminal	{ cell: "LUT__19450" port: "in[1]" }
 }
net {
	name: "n12683"
	terminal	{ cell: "LUT__19448" port: "out" }
	terminal	{ cell: "LUT__19449" port: "in[0]" }
 }
net {
	name: "n12684"
	terminal	{ cell: "LUT__19449" port: "out" }
	terminal	{ cell: "LUT__19450" port: "in[3]" }
 }
net {
	name: "n12685"
	terminal	{ cell: "LUT__19451" port: "out" }
	terminal	{ cell: "LUT__19453" port: "in[0]" }
 }
net {
	name: "n12686"
	terminal	{ cell: "LUT__19452" port: "out" }
	terminal	{ cell: "LUT__19453" port: "in[2]" }
 }
net {
	name: "n12687"
	terminal	{ cell: "LUT__19453" port: "out" }
	terminal	{ cell: "LUT__19454" port: "in[1]" }
 }
net {
	name: "n12688"
	terminal	{ cell: "LUT__19462" port: "out" }
	terminal	{ cell: "LUT__19463" port: "in[0]" }
 }
net {
	name: "n12689"
	terminal	{ cell: "LUT__19463" port: "out" }
	terminal	{ cell: "LUT__19464" port: "in[3]" }
 }
net {
	name: "n12690"
	terminal	{ cell: "LUT__19466" port: "out" }
	terminal	{ cell: "LUT__19468" port: "in[1]" }
 }
net {
	name: "n12691"
	terminal	{ cell: "LUT__19467" port: "out" }
	terminal	{ cell: "LUT__19468" port: "in[3]" }
 }
net {
	name: "n12692"
	terminal	{ cell: "LUT__19470" port: "out" }
	terminal	{ cell: "LUT__19472" port: "in[0]" }
 }
net {
	name: "n12693"
	terminal	{ cell: "LUT__19471" port: "out" }
	terminal	{ cell: "LUT__19472" port: "in[1]" }
 }
net {
	name: "n12694"
	terminal	{ cell: "LUT__19472" port: "out" }
	terminal	{ cell: "LUT__19473" port: "in[2]" }
 }
net {
	name: "n12695"
	terminal	{ cell: "LUT__19474" port: "out" }
	terminal	{ cell: "LUT__19475" port: "in[2]" }
 }
net {
	name: "n12696"
	terminal	{ cell: "LUT__19476" port: "out" }
	terminal	{ cell: "LUT__19481" port: "in[1]" }
 }
net {
	name: "n12697"
	terminal	{ cell: "LUT__19477" port: "out" }
	terminal	{ cell: "LUT__19478" port: "in[1]" }
 }
net {
	name: "n12698"
	terminal	{ cell: "LUT__19478" port: "out" }
	terminal	{ cell: "LUT__19481" port: "in[0]" }
	terminal	{ cell: "LUT__19528" port: "in[2]" }
 }
net {
	name: "n12699"
	terminal	{ cell: "LUT__19479" port: "out" }
	terminal	{ cell: "LUT__19480" port: "in[3]" }
	terminal	{ cell: "LUT__19535" port: "in[2]" }
 }
net {
	name: "n12700"
	terminal	{ cell: "LUT__19480" port: "out" }
	terminal	{ cell: "LUT__19481" port: "in[3]" }
	terminal	{ cell: "LUT__19528" port: "in[1]" }
 }
net {
	name: "n12701"
	terminal	{ cell: "LUT__19482" port: "out" }
	terminal	{ cell: "LUT__19483" port: "in[1]" }
	terminal	{ cell: "LUT__19484" port: "in[1]" }
	terminal	{ cell: "LUT__19486" port: "in[0]" }
	terminal	{ cell: "LUT__19487" port: "in[1]" }
 }
net {
	name: "n12702"
	terminal	{ cell: "LUT__19485" port: "out" }
	terminal	{ cell: "LUT__19486" port: "in[1]" }
	terminal	{ cell: "LUT__19487" port: "in[2]" }
 }
net {
	name: "n12703"
	terminal	{ cell: "LUT__19487" port: "out" }
	terminal	{ cell: "LUT__19488" port: "in[1]" }
	terminal	{ cell: "LUT__19489" port: "in[1]" }
	terminal	{ cell: "LUT__19490" port: "in[1]" }
	terminal	{ cell: "LUT__19491" port: "in[2]" }
 }
net {
	name: "n12704"
	terminal	{ cell: "LUT__19491" port: "out" }
	terminal	{ cell: "LUT__19492" port: "in[1]" }
	terminal	{ cell: "LUT__19493" port: "in[1]" }
 }
net {
	name: "n12705"
	terminal	{ cell: "LUT__19497" port: "out" }
	terminal	{ cell: "LUT__19498" port: "in[1]" }
	terminal	{ cell: "LUT__19499" port: "in[1]" }
	terminal	{ cell: "LUT__19500" port: "in[2]" }
	terminal	{ cell: "LUT__19501" port: "in[3]" }
 }
net {
	name: "n12706"
	terminal	{ cell: "LUT__19501" port: "out" }
	terminal	{ cell: "LUT__19502" port: "in[1]" }
	terminal	{ cell: "LUT__19503" port: "in[1]" }
	terminal	{ cell: "LUT__19505" port: "in[0]" }
	terminal	{ cell: "LUT__19506" port: "in[1]" }
	terminal	{ cell: "LUT__19507" port: "in[2]" }
 }
net {
	name: "n12707"
	terminal	{ cell: "LUT__19504" port: "out" }
	terminal	{ cell: "LUT__19505" port: "in[1]" }
	terminal	{ cell: "LUT__19506" port: "in[2]" }
	terminal	{ cell: "LUT__19507" port: "in[3]" }
 }
net {
	name: "n12708"
	terminal	{ cell: "LUT__19507" port: "out" }
	terminal	{ cell: "LUT__19508" port: "in[1]" }
	terminal	{ cell: "LUT__19509" port: "in[1]" }
	terminal	{ cell: "LUT__19510" port: "in[2]" }
	terminal	{ cell: "LUT__19511" port: "in[3]" }
 }
net {
	name: "n12709"
	terminal	{ cell: "LUT__19511" port: "out" }
	terminal	{ cell: "LUT__19512" port: "in[1]" }
	terminal	{ cell: "LUT__19513" port: "in[1]" }
 }
net {
	name: "n12710"
	terminal	{ cell: "LUT__19528" port: "out" }
	terminal	{ cell: "LUT__19529" port: "in[1]" }
	terminal	{ cell: "LUT__19540" port: "in[0]" }
	terminal	{ cell: "LUT__19541" port: "in[0]" }
	terminal	{ cell: "LUT__19542" port: "in[0]" }
	terminal	{ cell: "LUT__19543" port: "in[0]" }
	terminal	{ cell: "LUT__19544" port: "in[0]" }
 }
net {
	name: "n12711"
	terminal	{ cell: "LUT__19530" port: "out" }
	terminal	{ cell: "LUT__19531" port: "in[3]" }
 }
net {
	name: "n12712"
	terminal	{ cell: "LUT__19531" port: "out" }
	terminal	{ cell: "LUT__19533" port: "in[2]" }
	terminal	{ cell: "LUT__19546" port: "in[3]" }
 }
net {
	name: "n12713"
	terminal	{ cell: "LUT__19534" port: "out" }
	terminal	{ cell: "LUT__19535" port: "in[1]" }
 }
net {
	name: "n12714"
	terminal	{ cell: "LUT__19535" port: "out" }
	terminal	{ cell: "LUT__19537" port: "in[2]" }
 }
net {
	name: "n12715"
	terminal	{ cell: "LUT__19536" port: "out" }
	terminal	{ cell: "LUT__19537" port: "in[3]" }
	terminal	{ cell: "LUT__19545" port: "in[3]" }
 }
net {
	name: "n12716"
	terminal	{ cell: "LUT__19545" port: "out" }
	terminal	{ cell: "LUT__19547" port: "in[1]" }
 }
net {
	name: "n12717"
	terminal	{ cell: "LUT__19546" port: "out" }
	terminal	{ cell: "LUT__19547" port: "in[3]" }
 }
net {
	name: "n12718"
	terminal	{ cell: "LUT__19549" port: "out" }
	terminal	{ cell: "LUT__19563" port: "in[2]" }
 }
net {
	name: "n12719"
	terminal	{ cell: "LUT__19550" port: "out" }
	terminal	{ cell: "LUT__19563" port: "in[0]" }
 }
net {
	name: "n12720"
	terminal	{ cell: "LUT__19551" port: "out" }
	terminal	{ cell: "LUT__19552" port: "in[2]" }
	terminal	{ cell: "LUT__19572" port: "in[2]" }
	terminal	{ cell: "LUT__19580" port: "in[1]" }
 }
net {
	name: "n12721"
	terminal	{ cell: "LUT__19552" port: "out" }
	terminal	{ cell: "LUT__19562" port: "in[0]" }
	terminal	{ cell: "LUT__19568" port: "in[3]" }
 }
net {
	name: "n12722"
	terminal	{ cell: "LUT__19553" port: "out" }
	terminal	{ cell: "LUT__19557" port: "in[0]" }
	terminal	{ cell: "LUT__19574" port: "in[1]" }
	terminal	{ cell: "LUT__19582" port: "in[1]" }
 }
net {
	name: "n12723"
	terminal	{ cell: "LUT__19554" port: "out" }
	terminal	{ cell: "LUT__19557" port: "in[1]" }
 }
net {
	name: "n12724"
	terminal	{ cell: "LUT__19555" port: "out" }
	terminal	{ cell: "LUT__19557" port: "in[2]" }
	terminal	{ cell: "LUT__19565" port: "in[1]" }
 }
net {
	name: "n12725"
	terminal	{ cell: "LUT__19556" port: "out" }
	terminal	{ cell: "LUT__19557" port: "in[3]" }
	terminal	{ cell: "LUT__19585" port: "in[1]" }
 }
net {
	name: "n12726"
	terminal	{ cell: "LUT__19557" port: "out" }
	terminal	{ cell: "LUT__19562" port: "in[1]" }
 }
net {
	name: "n12727"
	terminal	{ cell: "LUT__19558" port: "out" }
	terminal	{ cell: "LUT__19561" port: "in[0]" }
	terminal	{ cell: "LUT__19566" port: "in[3]" }
	terminal	{ cell: "LUT__19584" port: "in[1]" }
 }
net {
	name: "n12728"
	terminal	{ cell: "LUT__19559" port: "out" }
	terminal	{ cell: "LUT__19561" port: "in[1]" }
	terminal	{ cell: "LUT__19575" port: "in[2]" }
 }
net {
	name: "n12729"
	terminal	{ cell: "LUT__19560" port: "out" }
	terminal	{ cell: "LUT__19561" port: "in[2]" }
 }
net {
	name: "n12730"
	terminal	{ cell: "LUT__19561" port: "out" }
	terminal	{ cell: "LUT__19562" port: "in[2]" }
 }
net {
	name: "n12731"
	terminal	{ cell: "LUT__19562" port: "out" }
	terminal	{ cell: "LUT__19563" port: "in[1]" }
	terminal	{ cell: "LUT__19579" port: "in[1]" }
 }
net {
	name: "n12732"
	terminal	{ cell: "LUT__19564" port: "out" }
	terminal	{ cell: "LUT__19566" port: "in[1]" }
	terminal	{ cell: "LUT__19569" port: "in[3]" }
	terminal	{ cell: "LUT__19573" port: "in[2]" }
	terminal	{ cell: "LUT__19581" port: "in[1]" }
	terminal	{ cell: "LUT__19598" port: "in[0]" }
 }
net {
	name: "n12733"
	terminal	{ cell: "LUT__19565" port: "out" }
	terminal	{ cell: "LUT__19566" port: "in[2]" }
 }
net {
	name: "n12734"
	terminal	{ cell: "LUT__19566" port: "out" }
	terminal	{ cell: "LUT__19589" port: "in[1]" }
 }
net {
	name: "n12735"
	terminal	{ cell: "LUT__19567" port: "out" }
	terminal	{ cell: "LUT__19568" port: "in[1]" }
	terminal	{ cell: "LUT__19571" port: "in[0]" }
 }
net {
	name: "n12736"
	terminal	{ cell: "LUT__19568" port: "out" }
	terminal	{ cell: "LUT__19576" port: "in[1]" }
 }
net {
	name: "n12737"
	terminal	{ cell: "LUT__19569" port: "out" }
	terminal	{ cell: "LUT__19572" port: "in[1]" }
	terminal	{ cell: "LUT__19575" port: "in[0]" }
	terminal	{ cell: "LUT__19580" port: "in[3]" }
	terminal	{ cell: "LUT__19601" port: "in[0]" }
	terminal	{ cell: "LUT__19602" port: "in[1]" }
 }
net {
	name: "n12738"
	terminal	{ cell: "LUT__19570" port: "out" }
	terminal	{ cell: "LUT__19571" port: "in[1]" }
 }
net {
	name: "n12739"
	terminal	{ cell: "LUT__19571" port: "out" }
	terminal	{ cell: "LUT__19572" port: "in[3]" }
 }
net {
	name: "n12740"
	terminal	{ cell: "LUT__19572" port: "out" }
	terminal	{ cell: "LUT__19576" port: "in[0]" }
 }
net {
	name: "n12741"
	terminal	{ cell: "LUT__19573" port: "out" }
	terminal	{ cell: "LUT__19574" port: "in[3]" }
 }
net {
	name: "n12742"
	terminal	{ cell: "LUT__19574" port: "out" }
	terminal	{ cell: "LUT__19576" port: "in[2]" }
 }
net {
	name: "n12743"
	terminal	{ cell: "LUT__19575" port: "out" }
	terminal	{ cell: "LUT__19576" port: "in[3]" }
 }
net {
	name: "n12744"
	terminal	{ cell: "LUT__19576" port: "out" }
	terminal	{ cell: "LUT__19589" port: "in[0]" }
 }
net {
	name: "n12745"
	terminal	{ cell: "LUT__19577" port: "out" }
	terminal	{ cell: "LUT__19578" port: "in[2]" }
 }
net {
	name: "n12746"
	terminal	{ cell: "LUT__19578" port: "out" }
	terminal	{ cell: "LUT__19579" port: "in[0]" }
	terminal	{ cell: "LUT__19587" port: "in[2]" }
 }
net {
	name: "n12747"
	terminal	{ cell: "LUT__19579" port: "out" }
	terminal	{ cell: "LUT__19589" port: "in[2]" }
 }
net {
	name: "n12748"
	terminal	{ cell: "LUT__19580" port: "out" }
	terminal	{ cell: "LUT__19588" port: "in[0]" }
 }
net {
	name: "n12749"
	terminal	{ cell: "LUT__19581" port: "out" }
	terminal	{ cell: "LUT__19582" port: "in[3]" }
	terminal	{ cell: "LUT__19599" port: "in[0]" }
	terminal	{ cell: "LUT__19600" port: "in[1]" }
 }
net {
	name: "n12750"
	terminal	{ cell: "LUT__19582" port: "out" }
	terminal	{ cell: "LUT__19588" port: "in[1]" }
 }
net {
	name: "n12751"
	terminal	{ cell: "LUT__19583" port: "out" }
	terminal	{ cell: "LUT__19584" port: "in[3]" }
	terminal	{ cell: "LUT__19597" port: "in[0]" }
 }
net {
	name: "n12752"
	terminal	{ cell: "LUT__19584" port: "out" }
	terminal	{ cell: "LUT__19587" port: "in[0]" }
 }
net {
	name: "n12753"
	terminal	{ cell: "LUT__19585" port: "out" }
	terminal	{ cell: "LUT__19587" port: "in[1]" }
 }
net {
	name: "n12754"
	terminal	{ cell: "LUT__19586" port: "out" }
	terminal	{ cell: "LUT__19587" port: "in[3]" }
 }
net {
	name: "n12755"
	terminal	{ cell: "LUT__19587" port: "out" }
	terminal	{ cell: "LUT__19588" port: "in[2]" }
 }
net {
	name: "n12756"
	terminal	{ cell: "LUT__19588" port: "out" }
	terminal	{ cell: "LUT__19589" port: "in[3]" }
 }
net {
	name: "n12757"
	terminal	{ cell: "LUT__19593" port: "out" }
	terminal	{ cell: "LUT__19594" port: "in[1]" }
	terminal	{ cell: "LUT__19595" port: "in[1]" }
	terminal	{ cell: "LUT__19596" port: "in[2]" }
	terminal	{ cell: "LUT__19597" port: "in[1]" }
	terminal	{ cell: "LUT__19598" port: "in[1]" }
	terminal	{ cell: "LUT__19599" port: "in[1]" }
	terminal	{ cell: "LUT__19600" port: "in[2]" }
	terminal	{ cell: "LUT__19601" port: "in[1]" }
	terminal	{ cell: "LUT__19602" port: "in[2]" }
 }
net {
	name: "n12758"
	terminal	{ cell: "LUT__19604" port: "out" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[3]~FF_frt_3" port: "D" }
 }
net {
	name: "n12759"
	terminal	{ cell: "LUT__19605" port: "out" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[10]~FF_frt_2" port: "D" }
 }
net {
	name: "n12760"
	terminal	{ cell: "LUT__19607" port: "out" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[4]~FF_frt_0" port: "D" }
 }
net {
	name: "pll_inst2_LOCKED"
	terminal	{ cell: "pll_inst2_LOCKED" port: "inpad" }
	terminal	{ cell: "LUT__19046" port: "in[1]" }
 }
net {
	name: "iVCLK"
	type: GLOBAL_CLOCK
	terminal	{ cell: "iVCLK" port: "inpad" }
	terminal	{ cell: "rVRST~FF" port: "CLK" }
	terminal	{ cell: "rnVRST~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rORP[0]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rRA[0]_2~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/wCdcFifoRvd[0]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/wCdcFifoEmp[0]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rORP[1]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rORP[2]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rORP[3]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rORP[4]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rORP[5]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rORP[6]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rORP[7]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rORP[8]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rORP[9]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rORP[10]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rRA[1]_2~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rRA[2]_2~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rRA[3]_2~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rRA[4]_2~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rRA[5]_2~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rRA[6]_2~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rRA[7]_2~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rRA[8]_2~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rRA[9]_2~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rRA[10]_2~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/rRA[0]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/rORP[0]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/wFtifull[0]~FF" port: "CLK" }
	terminal	{ cell: "wVideoVd~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/rWA[0]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/wFtiEmp[0]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/rRA[1]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/rRA[2]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/rRA[3]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/rRA[4]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/rRA[5]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/rRA[6]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/rRA[7]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/rRA[8]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/rRA[9]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/rRA[10]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/rORP[1]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/rORP[2]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/rORP[3]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/rORP[4]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/rORP[5]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/rORP[6]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/rORP[7]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/rORP[8]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/rORP[9]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/rORP[10]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/rWA[1]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/rWA[2]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/rWA[3]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/rWA[4]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/rWA[5]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/rWA[6]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/rWA[7]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/rWA[8]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/rWA[9]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/rWA[10]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[0]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/rVtgRST[0]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/rVtgRstSel_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/dff_11/i4_rst_3~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/dff_27/i4_rst_2_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[0]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVde[0]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[0]~FF" port: "CLK" }
	terminal	{ cell: "oAdv7511Hs~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[1]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[2]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[3]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[4]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[5]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[6]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[7]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[8]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[9]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[10]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[11]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/dff_27/i4_rst_1_2~FF" port: "CLK" }
	terminal	{ cell: "oAdv7511Vs~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVde[1]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVde[3]~FF" port: "CLK" }
	terminal	{ cell: "oAdv7511De~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/wVgaGenFDe_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[1]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[2]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[3]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[4]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[5]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[6]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[7]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[8]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[9]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[10]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[11]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/rRA[0]~FF" port: "CLK" }
	terminal	{ cell: "wVideofull~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/rWA[0]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/rRA[1]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/rRA[2]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/rRA[3]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/rRA[4]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/rRA[5]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/rRA[6]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/rRA[7]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/rRA[8]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/rRA[9]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/rRA[10]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/rRA[11]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/rRA[12]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/rWA[1]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/rWA[2]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/rWA[3]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/rWA[4]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/rWA[5]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/rWA[6]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/rWA[7]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/rWA[8]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/rWA[9]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/rWA[10]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/rWA[11]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/rWA[12]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoFIFO/rRA[0]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoFIFO/rWA[0]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoFIFO/rRA[1]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoFIFO/rRA[0]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoFIFO/rWA[0]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoFIFO/rRA[1]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoFIFO/rRA[0]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoFIFO/rWA[0]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoFIFO/rRA[1]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoFIFO/rRA[0]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoFIFO/rWA[0]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoFIFO/rRA[1]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoFIFO/rRA[0]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoFIFO/rWA[0]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoFIFO/rRA[1]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoFIFO/rRA[0]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoFIFO/rWA[0]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoFIFO/rRA[1]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoFIFO/rRA[0]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoFIFO/rWA[0]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoFIFO/rRA[1]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoFIFO/rRA[0]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoFIFO/rWA[0]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoFIFO/rRA[1]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoFIFO/rRA[0]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoFIFO/rWA[0]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoFIFO/rRA[1]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoFIFO/rRA[0]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoFIFO/rWA[0]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoFIFO/rRA[1]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoFIFO/rRA[0]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoFIFO/rWA[0]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoFIFO/rRA[1]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoFIFO/rRA[0]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoFIFO/rWA[0]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoFIFO/rRA[1]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoFIFO/rRA[0]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoFIFO/rWA[0]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoFIFO/rRA[1]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoFIFO/rRA[0]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoFIFO/rWA[0]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoFIFO/rRA[1]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoFIFO/rRA[0]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoFIFO/rWA[0]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoFIFO/rRA[1]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[1]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[2]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[3]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[4]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[5]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[6]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[7]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[8]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[9]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[10]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/rVtgRST[1]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/rVtgRST[2]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/dff_27/i4_rst_0_2~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$2" port: "RCLK" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$12" port: "RCLK" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$b12" port: "RCLK" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$c1" port: "RCLK" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/USER_FIFO/fifo__D$2" port: "WCLK" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/USER_FIFO/fifo__D$2" port: "RCLK" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/USER_FIFO/fifo__D$12" port: "WCLK" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/USER_FIFO/fifo__D$12" port: "RCLK" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/USER_FIFO/fifo__D$b12" port: "WCLK" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/USER_FIFO/fifo__D$b12" port: "RCLK" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/USER_FIFO/fifo__D$c1" port: "WCLK" }
	terminal	{ cell: "MCsiRxController/genblk2[0].mVideoFIFO/USER_FIFO/fifo__D$c1" port: "RCLK" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/dff_27/i4_2" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/dff_11/i4_2" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/USER_FIFO/fifo" port: "WCLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoFIFO/USER_FIFO/fifo" port: "RCLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoFIFO/USER_FIFO/fifo" port: "WCLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoFIFO/USER_FIFO/fifo" port: "RCLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoFIFO/USER_FIFO/fifo" port: "WCLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoFIFO/USER_FIFO/fifo" port: "RCLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoFIFO/USER_FIFO/fifo" port: "WCLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoFIFO/USER_FIFO/fifo" port: "RCLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoFIFO/USER_FIFO/fifo" port: "WCLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoFIFO/USER_FIFO/fifo" port: "RCLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoFIFO/USER_FIFO/fifo" port: "WCLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoFIFO/USER_FIFO/fifo" port: "RCLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoFIFO/USER_FIFO/fifo" port: "WCLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoFIFO/USER_FIFO/fifo" port: "RCLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoFIFO/USER_FIFO/fifo" port: "WCLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoFIFO/USER_FIFO/fifo" port: "RCLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoFIFO/USER_FIFO/fifo" port: "WCLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[8].mVideoFIFO/USER_FIFO/fifo" port: "RCLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoFIFO/USER_FIFO/fifo" port: "WCLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[9].mVideoFIFO/USER_FIFO/fifo" port: "RCLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoFIFO/USER_FIFO/fifo" port: "WCLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[10].mVideoFIFO/USER_FIFO/fifo" port: "RCLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoFIFO/USER_FIFO/fifo" port: "WCLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[11].mVideoFIFO/USER_FIFO/fifo" port: "RCLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoFIFO/USER_FIFO/fifo" port: "WCLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[12].mVideoFIFO/USER_FIFO/fifo" port: "RCLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoFIFO/USER_FIFO/fifo" port: "WCLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[13].mVideoFIFO/USER_FIFO/fifo" port: "RCLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoFIFO/USER_FIFO/fifo" port: "WCLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[14].mVideoFIFO/USER_FIFO/fifo" port: "RCLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoFIFO/USER_FIFO/fifo" port: "WCLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[15].mVideoFIFO/USER_FIFO/fifo" port: "RCLK" }
	terminal	{ cell: "iVCLK~CLKOUT~2~605" port: "outpad" }
	terminal	{ cell: "iVCLK~CLKOUT~333~329" port: "outpad" }
 }
net {
	name: "pll_inst1_LOCKED"
	terminal	{ cell: "pll_inst1_LOCKED" port: "inpad" }
	terminal	{ cell: "LUT__19301" port: "in[2]" }
	terminal	{ cell: "LUT__19046" port: "in[0]" }
 }
net {
	name: "iFCLK"
	type: GLOBAL_CLOCK
	terminal	{ cell: "iFCLK" port: "inpad" }
	terminal	{ cell: "rFRST~FF" port: "CLK" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[0]~FF" port: "CLK" }
	terminal	{ cell: "oLed[0]~FF" port: "CLK" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rSft[0]~FF" port: "CLK" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[1]~FF" port: "CLK" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[2]~FF" port: "CLK" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[3]~FF" port: "CLK" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[4]~FF" port: "CLK" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[5]~FF" port: "CLK" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[6]~FF" port: "CLK" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[7]~FF" port: "CLK" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[8]~FF" port: "CLK" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[9]~FF" port: "CLK" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[10]~FF" port: "CLK" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[11]~FF" port: "CLK" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[12]~FF" port: "CLK" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rSft[1]~FF" port: "CLK" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rSft[2]~FF" port: "CLK" }
	terminal	{ cell: "genblk1.genblk1[3].mPulseGenerator/rTmpCount[0]~FF" port: "CLK" }
	terminal	{ cell: "oLed[3]~FF" port: "CLK" }
	terminal	{ cell: "genblk1.genblk1[3].mPulseGenerator/rSft[0]~FF" port: "CLK" }
	terminal	{ cell: "genblk1.genblk1[3].mPulseGenerator/rTmpCount[1]~FF" port: "CLK" }
	terminal	{ cell: "genblk1.genblk1[3].mPulseGenerator/rSft[1]~FF" port: "CLK" }
	terminal	{ cell: "genblk1.genblk1[3].mPulseGenerator/rSft[2]~FF" port: "CLK" }
	terminal	{ cell: "genblk1.genblk1[4].mPulseGenerator/rTmpCount[0]~FF" port: "CLK" }
	terminal	{ cell: "oLed[4]~FF" port: "CLK" }
	terminal	{ cell: "genblk1.genblk1[4].mPulseGenerator/rSft[0]~FF" port: "CLK" }
	terminal	{ cell: "genblk1.genblk1[4].mPulseGenerator/rTmpCount[1]~FF" port: "CLK" }
	terminal	{ cell: "genblk1.genblk1[4].mPulseGenerator/rSft[1]~FF" port: "CLK" }
	terminal	{ cell: "genblk1.genblk1[4].mPulseGenerator/rSft[2]~FF" port: "CLK" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[3]~FF_frt_3" port: "CLK" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[10]~FF_frt_2" port: "CLK" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[0]~FF_frt_1" port: "CLK" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[4]~FF_frt_0" port: "CLK" }
 }
net {
	name: "iBCLK"
	type: GLOBAL_CLOCK
	terminal	{ cell: "iBCLK" port: "inpad" }
	terminal	{ cell: "rBRST~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_byte_cnt_1P[0]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_m_en_1P~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_last_1P~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_reg_cnt_1P[0]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[0]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[0]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[0]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_i2c_config_state_1P[0]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_2P~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_3P~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[0]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_bit_cnt_1P[0]~FF" port: "CLK" }
	terminal	{ cell: "oAdv7511SdaOe~FF" port: "CLK" }
	terminal	{ cell: "oAdv7511SclOe~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_addr_1P[0]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[0]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[0]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/o_dbg_i2c_state[0]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/w_ack~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_m_en_1P~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_m_en_re_1P~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_2P~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[1]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[2]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[3]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[4]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[5]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[6]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[7]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_bit_cnt_1P[1]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_bit_cnt_1P[2]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[1]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[2]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[3]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[4]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[5]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[6]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[7]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[1]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[2]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[3]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[4]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[5]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[6]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[7]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/o_dbg_i2c_state[1]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/o_dbg_i2c_state[2]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/o_dbg_i2c_state[3]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[2]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[3]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[4]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[5]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[6]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[7]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[8]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[9]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[1]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[2]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[3]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[4]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[5]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[6]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[7]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[8]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[9]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[10]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[11]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[12]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[13]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[14]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[15]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[1]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[2]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[3]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[4]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[5]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[6]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[7]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[1]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[2]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[3]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[4]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[5]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[6]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[7]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_i2c_config_state_1P[1]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_adv7511_reg/ram" port: "RCLK" }
	terminal	{ cell: "iBCLK~CLKOUT~333~334" port: "out" }
	terminal	{ cell: "iBCLK~CLKOUT~333~335" port: "out" }
	terminal	{ cell: "iBCLK~CLKOUT~333~336" port: "out" }
	terminal	{ cell: "iBCLK~CLKOUT~333~337" port: "out" }
 }
net {
	name: "iSCLK"
	type: GLOBAL_CLOCK
	terminal	{ cell: "iSCLK" port: "inpad" }
	terminal	{ cell: "MipiDphyRx1_RESET_N~FF" port: "CLK" }
	terminal	{ cell: "iSCLK~CLKOUT~1~338" port: "outpad" }
	terminal	{ cell: "iSCLK~CLKOUT~1~491" port: "outpad" }
	terminal	{ cell: "iSCLK~CLKOUT~2~150" port: "outpad" }
 }
net {
	name: "iPushSw[0]"
	terminal	{ cell: "iPushSw[0]" port: "inpad" }
	terminal	{ cell: "MipiDphyRx1_RESET_N~FF" port: "SR" }
	terminal	{ cell: "rFRST~FF" port: "SR" }
	terminal	{ cell: "rBRST~FF" port: "SR" }
	terminal	{ cell: "rVRST~FF" port: "SR" }
	terminal	{ cell: "rnVRST~FF" port: "SR" }
 }
net {
	name: "iAdv7511Scl"
	terminal	{ cell: "iAdv7511Scl" port: "in" }
	terminal	{ cell: "LUT__19320" port: "in[1]" }
	terminal	{ cell: "LUT__19349" port: "in[1]" }
 }
net {
	name: "iAdv7511Sda"
	terminal	{ cell: "iAdv7511Sda" port: "in" }
	terminal	{ cell: "LUT__19328" port: "in[1]" }
	terminal	{ cell: "LUT__19332" port: "in[0]" }
	terminal	{ cell: "LUT__19334" port: "in[0]" }
	terminal	{ cell: "LUT__19337" port: "in[0]" }
	terminal	{ cell: "LUT__19380" port: "in[1]" }
	terminal	{ cell: "LUT__19423" port: "in[1]" }
	terminal	{ cell: "LUT__19462" port: "in[2]" }
 }
net {
	name: "jtag_inst2_UPDATE"
	terminal	{ cell: "jtag_inst2_UPDATE" port: "inpad" }
	terminal	{ cell: "edb_top_inst/LUT__5749" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5767" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5774" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5781" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__5813" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5824" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__5830" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5833" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6167" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__6173" port: "in[1]" }
	terminal	{ cell: "edb_top_inst/LUT__7009" port: "in[1]" }
 }
net {
	name: "jtag_inst2_TDI"
	terminal	{ cell: "jtag_inst2_TDI" port: "inpad" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[81]_2~FF" port: "D" }
	terminal	{ cell: "edb_top_inst/LUT__6183" port: "in[0]" }
 }
net {
	name: "MipiDphyRx1_STOPSTATE_LAN0"
	terminal	{ cell: "MipiDphyRx1_STOPSTATE_LAN0" port: "in" }
	terminal	{ cell: "la0_probe8~FF" port: "D" }
 }
net {
	name: "oTestPort[2]"
	terminal	{ cell: "MipiDphyRx1_STOPSTATE_LAN1" port: "in" }
	terminal	{ cell: "oTestPort[2]" port: "outpad" }
 }
net {
	name: "jtag_inst2_SHIFT"
	terminal	{ cell: "jtag_inst2_SHIFT" port: "inpad" }
	terminal	{ cell: "edb_top_inst/LUT__5850" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__7010" port: "in[1]" }
 }
net {
	name: "jtag_inst2_SEL"
	terminal	{ cell: "jtag_inst2_SEL" port: "inpad" }
	terminal	{ cell: "edb_top_inst/LUT__7009" port: "in[3]" }
	terminal	{ cell: "edb_top_inst/LUT__7010" port: "in[0]" }
 }
net {
	name: "jtag_inst2_RESET"
	terminal	{ cell: "jtag_inst2_RESET" port: "inpad" }
	terminal	{ cell: "edb_top_inst/la0/la_run_trig_imdt~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_run_trig~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_pattern[0]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_stop_trig~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_capture_pattern[0]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[0]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_num_trigger[0]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_window_depth[0]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_soft_reset_in~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[0]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/opcode[0]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/bit_count[0]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/word_count[0]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[0]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/module_state[0]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[0]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[0]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[0]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[0]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[0]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[0]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[0]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[0]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[12].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[12].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[0]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[12].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[0]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[0]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[0]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[14].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[0]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[14].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[0]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[0]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[0]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[16].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[16].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[0]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[16].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[0]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[17].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/internal_register_select[0]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_pos[0]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_pattern[1]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_capture_pattern[1]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[1]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[2]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[3]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[4]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[5]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[6]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[7]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[8]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[9]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[10]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[11]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[12]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[13]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[14]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[15]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[16]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[17]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[18]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[19]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[20]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[21]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[22]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[23]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[24]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[25]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[26]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[27]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[28]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[29]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[30]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[31]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[32]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[33]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[34]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[35]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[36]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[37]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[38]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[39]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[40]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[41]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[42]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[43]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[44]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[45]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[46]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[47]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[48]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[49]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[50]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[51]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[52]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[53]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[54]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[55]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[56]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[57]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[58]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[59]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[60]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[61]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[62]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_mask[63]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_num_trigger[1]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_num_trigger[2]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_num_trigger[3]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_num_trigger[4]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_num_trigger[5]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_num_trigger[6]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_num_trigger[7]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_num_trigger[8]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_num_trigger[9]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_num_trigger[10]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_num_trigger[11]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_num_trigger[12]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_num_trigger[13]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_num_trigger[14]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_num_trigger[15]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_num_trigger[16]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_window_depth[1]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_window_depth[2]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_window_depth[3]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_window_depth[4]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[1]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[2]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[3]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[4]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[5]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[6]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[7]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[8]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[9]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[10]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[11]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[12]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[13]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[14]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[15]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[16]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[17]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[18]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[19]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[20]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[21]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[22]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[23]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[24]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[25]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/address_counter[26]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/opcode[1]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/opcode[2]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/opcode[3]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/bit_count[1]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/bit_count[2]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/bit_count[3]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/bit_count[4]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/bit_count[5]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/word_count[1]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/word_count[2]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/word_count[3]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/word_count[4]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/word_count[5]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/word_count[6]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/word_count[7]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/word_count[8]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/word_count[9]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/word_count[10]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/word_count[11]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/word_count[12]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/word_count[13]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/word_count[14]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/word_count[15]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[1]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[2]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[3]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[4]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[5]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[6]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[7]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[8]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[9]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[10]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[11]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[12]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[13]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[14]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[15]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[16]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[17]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[18]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[19]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[20]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[21]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[22]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[23]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[24]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[25]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[26]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[27]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[28]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[29]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[30]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[31]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[32]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[33]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[34]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[35]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[36]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[37]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[38]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[39]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[40]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[41]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[42]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[43]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[44]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[45]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[46]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[47]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[48]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[49]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[50]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[51]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[52]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[53]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[54]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[55]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[56]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[57]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[58]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[59]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[60]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[61]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[62]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/data_out_shift_reg[63]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/module_state[1]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/module_state[2]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/module_state[3]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[0]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[1]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[2]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[3]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[4]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[5]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[6]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[7]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[8]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[9]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[10]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[11]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[12]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[13]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[14]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[15]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[16]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[17]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[18]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[19]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[20]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[21]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[22]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[23]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[24]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[25]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[26]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[27]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[28]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[29]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[30]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/crc_data_out[31]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[1]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[2]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[3]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[4]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[5]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[6]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[7]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[8]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[9]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[10]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[11]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[12]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[13]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[14]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[15]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[1]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[2]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[3]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[4]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[5]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[6]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[7]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[8]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[9]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[10]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[11]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[12]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[13]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[14]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[15]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[1]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[2]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[3]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[4]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[5]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[6]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[7]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[1]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[2]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[3]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[4]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[5]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[6]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[7]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[1]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[2]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[3]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[4]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[5]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[6]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[7]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[1]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[2]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[3]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[4]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[5]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[6]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[7]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[1]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[1]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[12].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[12].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[12].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[1]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[12].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[2]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[12].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[3]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[12].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[4]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[12].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[5]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[12].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[6]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[12].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[7]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[12].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[1]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[12].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[2]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[12].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[3]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[12].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[4]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[12].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[5]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[12].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[6]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[12].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[7]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[1]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[2]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[3]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[4]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[5]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[6]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[7]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[8]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[9]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[10]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[11]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[12]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[13]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[14]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[15]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[1]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[2]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[3]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[4]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[5]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[6]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[7]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[8]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[9]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[10]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[11]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[12]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[13]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[14]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[15]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[14].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[0]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[14].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[14].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[14].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[1]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[14].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[1]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[1]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[2]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[3]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[4]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[5]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[6]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[7]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[8]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[9]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[10]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[11]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[12]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[1]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[2]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[3]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[4]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[5]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[6]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[7]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[8]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[9]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[10]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[11]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[12]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[16].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[16].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[16].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[1]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[16].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[2]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[16].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[3]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[16].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[4]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[16].genblk7.GEN_REGS[1].genblk1.internal_reg_pr[5]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[16].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[1]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[16].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[2]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[16].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[3]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[16].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[4]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[16].genblk7.GEN_REGS[2].genblk1.internal_reg_pr[5]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[17].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[1]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[17].genblk7.GEN_REGS[0].genblk1.internal_reg_pr[2]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/str_sync~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/rdy_sync_tff1~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/rdy_sync_tff2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/rdy_sync_tff2q~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/biu_ready~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/addr_reg[3]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/addr_reg[15]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/addr_reg[16]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/addr_reg[17]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/addr_reg[18]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/addr_reg[19]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/addr_reg[20]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/addr_reg[21]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/addr_reg[22]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/addr_reg[23]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/addr_reg[24]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/addr_reg[25]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/addr_reg[26]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/internal_register_select[1]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/internal_register_select[2]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/internal_register_select[3]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/internal_register_select[4]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/internal_register_select[5]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/internal_register_select[6]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/internal_register_select[7]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/internal_register_select[8]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/internal_register_select[9]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/internal_register_select[10]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/internal_register_select[11]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/internal_register_select[12]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_pos[1]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_pos[2]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_pos[3]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_pos[4]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_pos[5]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_pos[6]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_pos[7]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_pos[8]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_pos[9]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_pos[10]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_pos[11]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_pos[12]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_pos[13]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_pos[14]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_pos[15]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/la0/la_trig_pos[16]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/module_id_reg[0]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[0]_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/module_id_reg[1]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/module_id_reg[2]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/debug_hub_inst/module_id_reg[3]~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[1]_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[2]_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[3]_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[4]_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[5]_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[6]_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[7]_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[8]_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[9]_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[10]_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[11]_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[12]_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[13]_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[14]_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[15]_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[16]_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[17]_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[18]_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[19]_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[20]_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[21]_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[22]_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[23]_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[24]_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[25]_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[26]_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[27]_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[28]_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[29]_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[30]_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[31]_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[32]_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[33]_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[34]_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[35]_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[36]_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[37]_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[38]_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[39]_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[40]_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[41]_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[42]_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[43]_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[44]_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[45]_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[46]_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[47]_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[48]_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[49]_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[50]_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[51]_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[52]_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[53]_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[54]_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[55]_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[56]_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[57]_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[58]_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[59]_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[60]_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[61]_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[62]_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[63]_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[64]_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[65]_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[66]_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[67]_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[68]_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[69]_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[70]_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[71]_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[72]_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[73]_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[74]_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[75]_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[76]_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[77]_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[78]_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[79]_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[80]_2~FF" port: "SR" }
	terminal	{ cell: "edb_top_inst/edb_user_dr[81]_2~FF" port: "SR" }
 }
net {
	name: "jtag_inst2_CAPTURE"
	terminal	{ cell: "jtag_inst2_CAPTURE" port: "inpad" }
	terminal	{ cell: "edb_top_inst/LUT__5828" port: "in[0]" }
	terminal	{ cell: "edb_top_inst/LUT__5850" port: "in[1]" }
 }
net {
	name: "oTestPort[3]"
	terminal	{ cell: "MipiDphyRx1_RX_SKEW_CAL_HS_LAN1" port: "in" }
	terminal	{ cell: "oTestPort[3]" port: "outpad" }
 }
net {
	name: "MipiDphyRx1_RX_ERR_SYNC_ESC"
	terminal	{ cell: "MipiDphyRx1_RX_ERR_SYNC_ESC" port: "inpad" }
	terminal	{ cell: "la0_probe2~FF" port: "D" }
 }
net {
	name: "MipiDphyRx1_RX_SKEW_CAL_HS_LAN0"
	terminal	{ cell: "MipiDphyRx1_RX_SKEW_CAL_HS_LAN0" port: "in" }
	terminal	{ cell: "la0_probe3~FF" port: "D" }
 }
net {
	name: "oTestPort[0]"
	terminal	{ cell: "MipiDphyRx1_RX_SYNC_HS_LAN0" port: "in" }
	terminal	{ cell: "oTestPort[0]" port: "outpad" }
	terminal	{ cell: "la0_probe5~FF" port: "D" }
	terminal	{ cell: "LUT__19085" port: "in[0]" }
 }
net {
	name: "oTestPort[25]"
	terminal	{ cell: "MipiDphyRx1_RX_VALID_HS_LAN1" port: "in" }
	terminal	{ cell: "oTestPort[25]" port: "outpad" }
 }
net {
	name: "oTestPort[24]"
	terminal	{ cell: "MipiDphyRx1_RX_VALID_HS_LAN0" port: "in" }
	terminal	{ cell: "oTestPort[24]" port: "outpad" }
	terminal	{ cell: "LUT__19047" port: "in[1]" }
	terminal	{ cell: "la0_probe6~FF" port: "D" }
	terminal	{ cell: "LUT__19053" port: "in[0]" }
	terminal	{ cell: "LUT__19083" port: "in[2]" }
	terminal	{ cell: "LUT__19275" port: "in[0]" }
	terminal	{ cell: "LUT__19276" port: "in[0]" }
	terminal	{ cell: "LUT__19277" port: "in[0]" }
	terminal	{ cell: "LUT__19278" port: "in[0]" }
	terminal	{ cell: "LUT__19279" port: "in[0]" }
	terminal	{ cell: "LUT__19280" port: "in[0]" }
	terminal	{ cell: "LUT__19281" port: "in[0]" }
	terminal	{ cell: "LUT__19282" port: "in[0]" }
	terminal	{ cell: "LUT__19283" port: "in[0]" }
	terminal	{ cell: "LUT__19284" port: "in[0]" }
	terminal	{ cell: "LUT__19285" port: "in[0]" }
	terminal	{ cell: "LUT__19286" port: "in[0]" }
	terminal	{ cell: "LUT__19287" port: "in[0]" }
	terminal	{ cell: "LUT__19288" port: "in[0]" }
	terminal	{ cell: "LUT__19289" port: "in[0]" }
 }
net {
	name: "oTestPort[10]"
	terminal	{ cell: "MipiDphyRx1_RX_ACTIVE_HS_LAN0" port: "in" }
	terminal	{ cell: "oTestPort[10]" port: "outpad" }
	terminal	{ cell: "la0_probe7~FF" port: "D" }
 }
net {
	name: "oTestPort[7]"
	terminal	{ cell: "MipiDphyRx1_RX_CLK_ACTIVE_HS" port: "inpad" }
	terminal	{ cell: "oTestPort[7]" port: "outpad" }
 }
net {
	name: "MipiDphyRx1_ERR_SOT_HS_LAN0"
	terminal	{ cell: "MipiDphyRx1_ERR_SOT_HS_LAN0" port: "in" }
	terminal	{ cell: "la0_probe9~FF" port: "D" }
 }
net {
	name: "MipiDphyRx1_RX_DATA_HS_LAN1[0]"
	terminal	{ cell: "MipiDphyRx1_RX_DATA_HS_LAN1[0]" port: "in" }
	terminal	{ cell: "la0_probe1[0]~FF" port: "D" }
	terminal	{ cell: "la0_probe13[0]~FF" port: "D" }
	terminal	{ cell: "la0_probe12[0]~FF" port: "D" }
	terminal	{ cell: "LUT__19093" port: "in[0]" }
 }
net {
	name: "MipiDphyRx1_RX_DATA_HS_LAN1[1]"
	terminal	{ cell: "MipiDphyRx1_RX_DATA_HS_LAN1[1]" port: "in" }
	terminal	{ cell: "la0_probe13[1]~FF" port: "D" }
	terminal	{ cell: "la0_probe12[1]~FF" port: "D" }
	terminal	{ cell: "la0_probe1[1]~FF" port: "D" }
	terminal	{ cell: "LUT__19094" port: "in[0]" }
 }
net {
	name: "MipiDphyRx1_RX_DATA_HS_LAN1[2]"
	terminal	{ cell: "MipiDphyRx1_RX_DATA_HS_LAN1[2]" port: "in" }
	terminal	{ cell: "la0_probe13[2]~FF" port: "D" }
	terminal	{ cell: "la0_probe12[2]~FF" port: "D" }
	terminal	{ cell: "la0_probe1[2]~FF" port: "D" }
	terminal	{ cell: "LUT__19095" port: "in[0]" }
 }
net {
	name: "oTestPort[1]"
	terminal	{ cell: "MipiDphyRx1_RX_CLK_ESC_LAN0" port: "inpad" }
	terminal	{ cell: "oTestPort[1]" port: "outpad" }
 }
net {
	name: "oTestPort[17]"
	type: GLOBAL_CLOCK
	terminal	{ cell: "MipiDphyRx1_WORD_CLKOUT_HS" port: "inpad" }
	terminal	{ cell: "oTestPort[17]" port: "outpad" }
	terminal	{ cell: "la0_probe1[0]~FF" port: "CLK" }
	terminal	{ cell: "la0_probe5~FF" port: "CLK" }
	terminal	{ cell: "la0_probe4[0]~FF" port: "CLK" }
	terminal	{ cell: "la0_probe0[0]~FF" port: "CLK" }
	terminal	{ cell: "la0_probe6~FF" port: "CLK" }
	terminal	{ cell: "la0_probe8~FF" port: "CLK" }
	terminal	{ cell: "la0_probe7~FF" port: "CLK" }
	terminal	{ cell: "la0_probe3~FF" port: "CLK" }
	terminal	{ cell: "la0_probe9~FF" port: "CLK" }
	terminal	{ cell: "la0_probe2~FF" port: "CLK" }
	terminal	{ cell: "la0_probe17~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rHsPixel[0]~FF" port: "CLK" }
	terminal	{ cell: "la0_probe16[0]~FF" port: "CLK" }
	terminal	{ cell: "la0_probe13[0]~FF" port: "CLK" }
	terminal	{ cell: "la0_probe12[0]~FF" port: "CLK" }
	terminal	{ cell: "la0_probe15[0]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rHsValid~FF" port: "CLK" }
	terminal	{ cell: "la0_probe11[0]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rHsPixel[1]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rHsPixel[2]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rHsPixel[3]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rHsPixel[4]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rHsPixel[5]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rHsPixel[6]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rHsPixel[7]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rHsPixel[8]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rHsPixel[9]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rHsPixel[10]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rHsPixel[11]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rHsPixel[12]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rHsPixel[13]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rHsPixel[14]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rHsPixel[15]~FF" port: "CLK" }
	terminal	{ cell: "la0_probe16[1]~FF" port: "CLK" }
	terminal	{ cell: "la0_probe16[2]~FF" port: "CLK" }
	terminal	{ cell: "la0_probe16[3]~FF" port: "CLK" }
	terminal	{ cell: "la0_probe16[4]~FF" port: "CLK" }
	terminal	{ cell: "la0_probe16[5]~FF" port: "CLK" }
	terminal	{ cell: "la0_probe13[1]~FF" port: "CLK" }
	terminal	{ cell: "la0_probe13[2]~FF" port: "CLK" }
	terminal	{ cell: "la0_probe13[3]~FF" port: "CLK" }
	terminal	{ cell: "la0_probe13[4]~FF" port: "CLK" }
	terminal	{ cell: "la0_probe13[5]~FF" port: "CLK" }
	terminal	{ cell: "la0_probe13[6]~FF" port: "CLK" }
	terminal	{ cell: "la0_probe13[7]~FF" port: "CLK" }
	terminal	{ cell: "la0_probe13[8]~FF" port: "CLK" }
	terminal	{ cell: "la0_probe13[9]~FF" port: "CLK" }
	terminal	{ cell: "la0_probe13[10]~FF" port: "CLK" }
	terminal	{ cell: "la0_probe13[11]~FF" port: "CLK" }
	terminal	{ cell: "la0_probe13[12]~FF" port: "CLK" }
	terminal	{ cell: "la0_probe13[13]~FF" port: "CLK" }
	terminal	{ cell: "la0_probe13[14]~FF" port: "CLK" }
	terminal	{ cell: "la0_probe13[15]~FF" port: "CLK" }
	terminal	{ cell: "la0_probe12[1]~FF" port: "CLK" }
	terminal	{ cell: "la0_probe12[2]~FF" port: "CLK" }
	terminal	{ cell: "la0_probe12[3]~FF" port: "CLK" }
	terminal	{ cell: "la0_probe12[4]~FF" port: "CLK" }
	terminal	{ cell: "la0_probe12[5]~FF" port: "CLK" }
	terminal	{ cell: "la0_probe12[6]~FF" port: "CLK" }
	terminal	{ cell: "la0_probe12[7]~FF" port: "CLK" }
	terminal	{ cell: "la0_probe15[1]~FF" port: "CLK" }
	terminal	{ cell: "la0_probe15[2]~FF" port: "CLK" }
	terminal	{ cell: "la0_probe15[3]~FF" port: "CLK" }
	terminal	{ cell: "la0_probe15[4]~FF" port: "CLK" }
	terminal	{ cell: "la0_probe15[5]~FF" port: "CLK" }
	terminal	{ cell: "la0_probe15[6]~FF" port: "CLK" }
	terminal	{ cell: "la0_probe15[7]~FF" port: "CLK" }
	terminal	{ cell: "la0_probe15[8]~FF" port: "CLK" }
	terminal	{ cell: "la0_probe15[9]~FF" port: "CLK" }
	terminal	{ cell: "la0_probe15[10]~FF" port: "CLK" }
	terminal	{ cell: "la0_probe15[11]~FF" port: "CLK" }
	terminal	{ cell: "la0_probe15[12]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].mVideoFIFO/rRA[0]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].mVideoFIFO/rORP[0]~FF" port: "CLK" }
	terminal	{ cell: "la0_probe14[0]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].mVideoFIFO/rWA[0]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/wFtiEmp[0]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].mVideoFIFO/rRA[1]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].mVideoFIFO/rRA[2]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].mVideoFIFO/rRA[3]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].mVideoFIFO/rRA[4]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].mVideoFIFO/rRA[5]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].mVideoFIFO/rRA[6]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].mVideoFIFO/rRA[7]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].mVideoFIFO/rRA[8]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].mVideoFIFO/rORP[1]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].mVideoFIFO/rORP[2]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].mVideoFIFO/rORP[3]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].mVideoFIFO/rORP[4]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].mVideoFIFO/rORP[5]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].mVideoFIFO/rORP[6]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].mVideoFIFO/rORP[7]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].mVideoFIFO/rORP[8]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].mVideoFIFO/rWA[1]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].mVideoFIFO/rWA[2]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].mVideoFIFO/rWA[3]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].mVideoFIFO/rWA[4]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].mVideoFIFO/rWA[5]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].mVideoFIFO/rWA[6]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].mVideoFIFO/rWA[7]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].mVideoFIFO/rWA[8]~FF" port: "CLK" }
	terminal	{ cell: "la0_probe11[1]~FF" port: "CLK" }
	terminal	{ cell: "wCdcFifoFull~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rWA[0]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rWA[1]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rWA[2]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rWA[3]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rWA[4]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rWA[5]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rWA[6]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rWA[7]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rWA[8]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rWA[9]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/rWA[10]~FF" port: "CLK" }
	terminal	{ cell: "la0_probe4[1]~FF" port: "CLK" }
	terminal	{ cell: "la0_probe4[2]~FF" port: "CLK" }
	terminal	{ cell: "la0_probe4[3]~FF" port: "CLK" }
	terminal	{ cell: "la0_probe4[4]~FF" port: "CLK" }
	terminal	{ cell: "la0_probe4[5]~FF" port: "CLK" }
	terminal	{ cell: "la0_probe4[6]~FF" port: "CLK" }
	terminal	{ cell: "la0_probe4[7]~FF" port: "CLK" }
	terminal	{ cell: "la0_probe1[1]~FF" port: "CLK" }
	terminal	{ cell: "la0_probe1[2]~FF" port: "CLK" }
	terminal	{ cell: "la0_probe1[3]~FF" port: "CLK" }
	terminal	{ cell: "la0_probe1[4]~FF" port: "CLK" }
	terminal	{ cell: "la0_probe1[5]~FF" port: "CLK" }
	terminal	{ cell: "la0_probe1[6]~FF" port: "CLK" }
	terminal	{ cell: "la0_probe1[7]~FF" port: "CLK" }
	terminal	{ cell: "la0_probe0[1]~FF" port: "CLK" }
	terminal	{ cell: "la0_probe0[2]~FF" port: "CLK" }
	terminal	{ cell: "la0_probe0[3]~FF" port: "CLK" }
	terminal	{ cell: "la0_probe0[4]~FF" port: "CLK" }
	terminal	{ cell: "la0_probe0[5]~FF" port: "CLK" }
	terminal	{ cell: "la0_probe0[6]~FF" port: "CLK" }
	terminal	{ cell: "la0_probe0[7]~FF" port: "CLK" }
	terminal	{ cell: "la0_probe0[8]~FF" port: "CLK" }
	terminal	{ cell: "la0_probe0[9]~FF" port: "CLK" }
	terminal	{ cell: "la0_probe0[10]~FF" port: "CLK" }
	terminal	{ cell: "la0_probe0[11]~FF" port: "CLK" }
	terminal	{ cell: "la0_probe0[12]~FF" port: "CLK" }
	terminal	{ cell: "la0_probe0[13]~FF" port: "CLK" }
	terminal	{ cell: "la0_probe0[14]~FF" port: "CLK" }
	terminal	{ cell: "la0_probe0[15]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_resetn_p1~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].this_probe_p1[0]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_resetn~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].this_probe_p1[0]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].this_probe_p1[0]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[3].this_probe_p1[0]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].this_probe_p1[0]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].this_probe_p1[0]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].this_probe_p1[0]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[7].this_probe_p1[0]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].this_probe_p1[0]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].this_probe_p1[0]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[10].this_probe_p1[0]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[11].this_probe_p1[0]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[12].this_probe_p1[0]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].this_probe_p1[0]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[14].this_probe_p1[0]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].this_probe_p1[0]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[16].this_probe_p1[0]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[17].this_probe_p1[0]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].this_probe_p1[1]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].this_probe_p1[2]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].this_probe_p1[3]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].this_probe_p1[4]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].this_probe_p1[5]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].this_probe_p1[6]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].this_probe_p1[7]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].this_probe_p1[8]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].this_probe_p1[9]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].this_probe_p1[10]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].this_probe_p1[11]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].this_probe_p1[12]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].this_probe_p1[13]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].this_probe_p1[14]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].this_probe_p1[15]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].this_probe_p1[1]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].this_probe_p1[2]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].this_probe_p1[3]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].this_probe_p1[4]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].this_probe_p1[5]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].this_probe_p1[6]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].this_probe_p1[7]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[0]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[0]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_gt~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_eq~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.probe_cout~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[1]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[2]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[3]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[4]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[5]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[6]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[7]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[8]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[9]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[10]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[11]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[12]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[13]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[14]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[15]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[1]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[2]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[3]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[4]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[5]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[6]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[7]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[8]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[9]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[10]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[11]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[12]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[13]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[14]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[0].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[15]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[0]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[0]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_gt~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_eq~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.probe_cout~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[1]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[2]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[3]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[4]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[5]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[6]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[7]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[1]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[2]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[3]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[4]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[5]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[6]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[7]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.enable~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[2].genblk7.genblk3.probe_cout~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].this_probe_p1[1]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].this_probe_p1[2]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].this_probe_p1[3]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].this_probe_p1[4]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].this_probe_p1[5]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].this_probe_p1[6]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].this_probe_p1[7]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[3].genblk7.genblk3.probe_cout~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[0]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[0]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_gt~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_eq~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.probe_cout~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[1]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[2]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[3]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[4]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[5]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[6]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[7]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[1]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[2]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[3]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[4]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[5]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[6]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[4].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[7]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.probe_cout~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.probe_cout~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.probe_cout~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.probe_cout~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.probe_cout~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[11].this_probe_p1[1]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[10].genblk7.genblk3.probe_cout~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[12].this_probe_p1[1]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[12].this_probe_p1[2]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[12].this_probe_p1[3]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[12].this_probe_p1[4]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[12].this_probe_p1[5]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[12].this_probe_p1[6]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[12].this_probe_p1[7]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[0]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[0]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_gt~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_eq~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.probe_cout~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[1]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[11].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[1]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].this_probe_p1[1]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].this_probe_p1[2]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].this_probe_p1[3]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].this_probe_p1[4]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].this_probe_p1[5]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].this_probe_p1[6]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].this_probe_p1[7]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].this_probe_p1[8]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].this_probe_p1[9]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].this_probe_p1[10]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].this_probe_p1[11]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].this_probe_p1[12]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].this_probe_p1[13]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].this_probe_p1[14]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].this_probe_p1[15]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[12].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[0]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[12].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[0]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[12].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_gt~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[12].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_eq~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[12].genblk7.genblk3.probe_cout~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[12].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[1]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[12].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[2]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[12].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[3]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[12].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[4]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[12].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[5]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[12].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[6]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[12].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[7]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[12].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[1]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[12].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[2]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[12].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[3]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[12].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[4]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[12].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[5]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[12].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[6]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[12].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[7]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[0]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[0]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_gt~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_eq~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.probe_cout~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[1]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[2]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[3]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[4]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[5]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[6]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[7]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[8]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[9]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[10]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[11]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[12]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[13]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[14]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[15]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[1]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[2]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[3]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[4]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[5]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[6]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[7]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[8]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[9]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[10]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[11]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[12]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[13]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[14]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[13].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[15]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].this_probe_p1[1]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].this_probe_p1[2]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].this_probe_p1[3]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].this_probe_p1[4]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].this_probe_p1[5]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].this_probe_p1[6]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].this_probe_p1[7]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].this_probe_p1[8]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].this_probe_p1[9]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].this_probe_p1[10]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].this_probe_p1[11]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].this_probe_p1[12]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[14].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[0]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[14].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[0]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[14].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_gt~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[14].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_eq~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[14].genblk7.genblk3.probe_cout~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[14].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[1]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[14].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[1]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[16].this_probe_p1[1]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[16].this_probe_p1[2]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[16].this_probe_p1[3]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[16].this_probe_p1[4]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[16].this_probe_p1[5]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[0]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[0]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_gt~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_eq~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.genblk3.probe_cout~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[1]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[2]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[3]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[4]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[5]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[6]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[7]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[8]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[9]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[10]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[11]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[12]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[1]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[2]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[3]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[4]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[5]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[6]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[7]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[8]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[9]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[10]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[11]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[15].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[12]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[16].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[0]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[16].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[0]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[16].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_gt~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[16].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp_eq~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[16].genblk7.genblk3.probe_cout~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[16].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[1]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[16].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[2]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[16].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[3]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[16].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[4]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[16].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp2[5]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[16].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[1]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[16].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[2]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[16].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[3]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[16].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[4]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[16].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1[5]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[17].genblk7.genblk3.trigger_cu/genblk1.data_in_p1~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[17].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp1~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[17].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp3~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[17].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp4~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[17].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp5~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[17].genblk7.genblk3.trigger_cu/genblk1.genblk1.exp6~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/GEN_PROBE[17].genblk7.genblk3.probe_cout~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/tu_trigger~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/cap_fifo_din_cu[24]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/cap_fifo_din_cu[25]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/cap_fifo_din_cu[34]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/cap_fifo_din_cu[35]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/cap_fifo_din_cu[36]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/cap_fifo_din_cu[37]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/cap_fifo_din_cu[38]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/cap_fifo_din_cu[39]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/cap_fifo_din_cu[87]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/cap_fifo_din_tu[24]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/cap_fifo_din_tu[25]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/cap_fifo_din_tu[34]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/cap_fifo_din_tu[35]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/cap_fifo_din_tu[36]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/cap_fifo_din_tu[37]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/cap_fifo_din_tu[38]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/cap_fifo_din_tu[39]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/cap_fifo_din_tu[87]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/curr_state[0]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/run_trig_p2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/run_trig_imdt_p1~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/run_trig_imdt_p2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/str_sync_wbff1~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/str_sync_wbff2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/str_sync_wbff2q~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/rdy_sync~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[0]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/axi_fsm_state[0]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/curr_state[3]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/curr_state[2]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/curr_state[1]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/run_trig_p1_2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[1]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[2]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[3]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[4]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[5]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[6]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[7]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[8]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[9]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[10]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[11]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[12]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[13]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[14]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[15]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[16]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[17]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[18]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[19]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[20]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[21]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[22]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[23]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[24]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[25]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[26]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[27]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[28]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[29]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[30]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[31]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[32]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[33]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[34]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[35]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[36]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[37]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[38]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[39]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[40]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[41]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[42]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[43]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[44]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[45]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[46]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[47]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[48]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[49]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[50]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[51]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[52]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[53]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[54]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[55]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[56]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[57]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[58]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[59]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[60]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[61]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[62]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/data_from_biu[63]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/axi_fsm_state[1]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[0]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[0]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[0]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_sample_cnt[0]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/push_p2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/pop_p2~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[0]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[1]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[2]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[3]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[4]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[5]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[6]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[7]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[8]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[9]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[10]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/la_window_fill_cnt[11]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[1]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[2]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[3]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[4]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[5]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[6]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[7]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[8]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[9]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[10]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[11]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[1]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[2]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[3]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[4]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[5]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[6]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[7]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[8]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[9]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[10]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[11]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_sample_cnt[1]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_sample_cnt[2]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_sample_cnt[3]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_sample_cnt[4]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_sample_cnt[5]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_sample_cnt[6]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_sample_cnt[7]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_sample_cnt[8]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_sample_cnt[9]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_sample_cnt[10]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_sample_cnt[11]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_sample_cnt[12]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[24]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[25]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[34]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[35]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[36]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[37]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[38]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[39]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[87]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/din_p2[88]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[0]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[1]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[2]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[3]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[4]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[5]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[6]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[7]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[8]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[9]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[10]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/wr_pointer[11]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[0]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[1]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[2]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[3]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[4]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[5]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[6]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[7]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[8]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[9]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[10]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/rd_pointer[11]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[1]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[2]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[3]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[4]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[5]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[6]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[7]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[8]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[9]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[10]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_counter[11]~FF" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/counter[12]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].mVideoFIFO/USER_FIFO/fifo" port: "WCLK" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].mVideoFIFO/USER_FIFO/fifo" port: "RCLK" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$2" port: "WCLK" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$12" port: "WCLK" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$b12" port: "WCLK" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mCsiDualClkFIFO/USER_FIFO_DUAL/fifo__D$c1" port: "WCLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$2" port: "WCLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$2" port: "RCLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i20_2" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i30_2" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i34_2" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i50_2" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i60_2" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i70_2" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i80_2" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i87_2" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i9_2" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i1_2" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i11_2" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i12_2" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i13_2" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i14_2" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i15_2" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i16_2" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i17_2" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i18_2" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i19_2" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i2_2" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i21_2" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i22_2" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i23_2" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i24_2" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i27_2" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i28_2" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i29_2" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i3_2" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i31_2" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i32_2" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i33_2" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i4_2" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i41_2" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i42_2" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i43_2" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i44_2" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i45_2" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i46_2" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i47_2" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i48_2" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i49_2" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i5_2" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i51_2" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i52_2" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i53_2" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i54_2" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i55_2" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i56_2" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i57_2" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i58_2" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i59_2" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i6_2" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i61_2" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i62_2" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i63_2" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i64_2" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i65_2" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i66_2" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i67_2" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i68_2" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i69_2" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i7_2" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i71_2" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i72_2" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i73_2" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i74_2" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i75_2" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i76_2" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i77_2" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i78_2" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i79_2" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i8_2" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i81_2" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i82_2" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i83_2" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i84_2" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i85_2" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i86_2" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/dff_57/i10_2" port: "CLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$12" port: "WCLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$12" port: "RCLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b12" port: "WCLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b12" port: "RCLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c12" port: "WCLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c12" port: "RCLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$d12" port: "WCLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$d12" port: "RCLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$e12" port: "WCLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$e12" port: "RCLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$f12" port: "WCLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$f12" port: "RCLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$g12" port: "WCLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$g12" port: "RCLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$h12" port: "WCLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$h12" port: "RCLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$i12" port: "WCLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$i12" port: "RCLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$j12" port: "WCLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$j12" port: "RCLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$k12" port: "WCLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$k12" port: "RCLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$l12" port: "WCLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$l12" port: "RCLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$m12" port: "WCLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$m12" port: "RCLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$n12" port: "WCLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$n12" port: "RCLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$o12" port: "WCLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$o12" port: "RCLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$p12" port: "WCLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$p12" port: "RCLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$q12" port: "WCLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$q12" port: "RCLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$r12" port: "WCLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$r12" port: "RCLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$s12" port: "WCLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$s12" port: "RCLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$t12" port: "WCLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$t12" port: "RCLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$u12" port: "WCLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$u12" port: "RCLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$v12" port: "WCLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$v12" port: "RCLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$w12" port: "WCLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$w12" port: "RCLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$x12" port: "WCLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$x12" port: "RCLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$y12" port: "WCLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$y12" port: "RCLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$z12" port: "WCLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$z12" port: "RCLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$A12" port: "WCLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$A12" port: "RCLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$B12" port: "WCLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$B12" port: "RCLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$C12" port: "WCLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$C12" port: "RCLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$D12" port: "WCLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$D12" port: "RCLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$E12" port: "WCLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$E12" port: "RCLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$F12" port: "WCLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$F12" port: "RCLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$G12" port: "WCLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$G12" port: "RCLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$H12" port: "WCLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$H12" port: "RCLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$I12" port: "WCLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$I12" port: "RCLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$J12" port: "WCLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$J12" port: "RCLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$K12" port: "WCLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$K12" port: "RCLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$L12" port: "WCLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$L12" port: "RCLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$M12" port: "WCLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$M12" port: "RCLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$N12" port: "WCLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$N12" port: "RCLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$O12" port: "WCLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$O12" port: "RCLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$P12" port: "WCLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$P12" port: "RCLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$Q12" port: "WCLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$Q12" port: "RCLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$R1" port: "WCLK" }
	terminal	{ cell: "edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$R1" port: "RCLK" }
	terminal	{ cell: "MipiDphyRx1_WORD_CLKOUT_HS~CLKOUT~1~38" port: "out" }
 }
net {
	name: "MipiDphyRx1_RX_DATA_HS_LAN1[3]"
	terminal	{ cell: "MipiDphyRx1_RX_DATA_HS_LAN1[3]" port: "in" }
	terminal	{ cell: "la0_probe13[3]~FF" port: "D" }
	terminal	{ cell: "la0_probe12[3]~FF" port: "D" }
	terminal	{ cell: "la0_probe1[3]~FF" port: "D" }
	terminal	{ cell: "LUT__19096" port: "in[0]" }
 }
net {
	name: "MipiDphyRx1_RX_DATA_HS_LAN1[4]"
	terminal	{ cell: "MipiDphyRx1_RX_DATA_HS_LAN1[4]" port: "in" }
	terminal	{ cell: "la0_probe13[4]~FF" port: "D" }
	terminal	{ cell: "la0_probe12[4]~FF" port: "D" }
	terminal	{ cell: "la0_probe1[4]~FF" port: "D" }
	terminal	{ cell: "LUT__19097" port: "in[0]" }
 }
net {
	name: "MipiDphyRx1_RX_DATA_HS_LAN1[5]"
	terminal	{ cell: "MipiDphyRx1_RX_DATA_HS_LAN1[5]" port: "in" }
	terminal	{ cell: "la0_probe13[5]~FF" port: "D" }
	terminal	{ cell: "la0_probe12[5]~FF" port: "D" }
	terminal	{ cell: "la0_probe1[5]~FF" port: "D" }
	terminal	{ cell: "LUT__19098" port: "in[0]" }
 }
net {
	name: "MipiDphyRx1_RX_DATA_HS_LAN1[6]"
	terminal	{ cell: "MipiDphyRx1_RX_DATA_HS_LAN1[6]" port: "in" }
	terminal	{ cell: "la0_probe13[6]~FF" port: "D" }
	terminal	{ cell: "la0_probe12[6]~FF" port: "D" }
	terminal	{ cell: "la0_probe1[6]~FF" port: "D" }
	terminal	{ cell: "LUT__19099" port: "in[0]" }
 }
net {
	name: "MipiDphyRx1_RX_DATA_HS_LAN1[7]"
	terminal	{ cell: "MipiDphyRx1_RX_DATA_HS_LAN1[7]" port: "in" }
	terminal	{ cell: "la0_probe13[7]~FF" port: "D" }
	terminal	{ cell: "la0_probe12[7]~FF" port: "D" }
	terminal	{ cell: "la0_probe1[7]~FF" port: "D" }
	terminal	{ cell: "LUT__19100" port: "in[0]" }
 }
net {
	name: "oTestPort[4]"
	terminal	{ cell: "MipiDphyRx1_RX_DATA_HS_LAN0[0]" port: "in" }
	terminal	{ cell: "oTestPort[4]" port: "outpad" }
	terminal	{ cell: "la0_probe4[0]~FF" port: "D" }
	terminal	{ cell: "la0_probe16[0]~FF" port: "D" }
	terminal	{ cell: "la0_probe13[8]~FF" port: "D" }
	terminal	{ cell: "LUT__19049" port: "in[0]" }
 }
net {
	name: "MipiDphyRx1_RX_DATA_HS_LAN0[1]"
	terminal	{ cell: "MipiDphyRx1_RX_DATA_HS_LAN0[1]" port: "in" }
	terminal	{ cell: "la0_probe16[1]~FF" port: "D" }
	terminal	{ cell: "la0_probe13[9]~FF" port: "D" }
	terminal	{ cell: "la0_probe4[1]~FF" port: "D" }
	terminal	{ cell: "LUT__19086" port: "in[0]" }
 }
net {
	name: "MipiDphyRx1_RX_DATA_HS_LAN0[2]"
	terminal	{ cell: "MipiDphyRx1_RX_DATA_HS_LAN0[2]" port: "in" }
	terminal	{ cell: "la0_probe16[2]~FF" port: "D" }
	terminal	{ cell: "la0_probe13[10]~FF" port: "D" }
	terminal	{ cell: "la0_probe4[2]~FF" port: "D" }
	terminal	{ cell: "LUT__19087" port: "in[0]" }
 }
net {
	name: "MipiDphyRx1_RX_DATA_HS_LAN0[3]"
	terminal	{ cell: "MipiDphyRx1_RX_DATA_HS_LAN0[3]" port: "in" }
	terminal	{ cell: "la0_probe16[3]~FF" port: "D" }
	terminal	{ cell: "la0_probe13[11]~FF" port: "D" }
	terminal	{ cell: "la0_probe4[3]~FF" port: "D" }
	terminal	{ cell: "LUT__19088" port: "in[0]" }
 }
net {
	name: "MipiDphyRx1_RX_DATA_HS_LAN0[4]"
	terminal	{ cell: "MipiDphyRx1_RX_DATA_HS_LAN0[4]" port: "in" }
	terminal	{ cell: "la0_probe16[4]~FF" port: "D" }
	terminal	{ cell: "la0_probe13[12]~FF" port: "D" }
	terminal	{ cell: "la0_probe4[4]~FF" port: "D" }
	terminal	{ cell: "LUT__19089" port: "in[0]" }
 }
net {
	name: "MipiDphyRx1_RX_DATA_HS_LAN0[5]"
	terminal	{ cell: "MipiDphyRx1_RX_DATA_HS_LAN0[5]" port: "in" }
	terminal	{ cell: "la0_probe16[5]~FF" port: "D" }
	terminal	{ cell: "la0_probe13[13]~FF" port: "D" }
	terminal	{ cell: "la0_probe4[5]~FF" port: "D" }
	terminal	{ cell: "LUT__19090" port: "in[0]" }
 }
net {
	name: "MipiDphyRx1_RX_DATA_HS_LAN0[6]"
	terminal	{ cell: "MipiDphyRx1_RX_DATA_HS_LAN0[6]" port: "in" }
	terminal	{ cell: "la0_probe13[14]~FF" port: "D" }
	terminal	{ cell: "la0_probe4[6]~FF" port: "D" }
	terminal	{ cell: "LUT__19091" port: "in[0]" }
 }
net {
	name: "MipiDphyRx1_RX_DATA_HS_LAN0[7]"
	terminal	{ cell: "MipiDphyRx1_RX_DATA_HS_LAN0[7]" port: "in" }
	terminal	{ cell: "la0_probe13[15]~FF" port: "D" }
	terminal	{ cell: "la0_probe4[7]~FF" port: "D" }
	terminal	{ cell: "LUT__19092" port: "in[0]" }
 }
net {
	name: "iCfgCLK"
	type: GLOBAL_CLOCK
	terminal	{ cell: "iCfgCLK" port: "inpad" }
	terminal	{ cell: "iCfgCLK~CLKOUT~1~37" port: "outpad" }
 }
net {
	name: "MipiDphyRx1_WORD_CLKOUT_HS~CLKOUT~1~38_net"
	type: PERIPHERY
	terminal	{ cell: "MipiDphyRx1_WORD_CLKOUT_HS~CLKOUT~1~38" port: "OUT" }
	terminal	{ cell: "pt_input_flop_0" port: "CLK" }
	terminal	{ cell: "pt_input_flop_1" port: "CLK" }
	terminal	{ cell: "pt_input_flop_9" port: "CLK" }
	terminal	{ cell: "pt_input_flop_8" port: "CLK" }
	terminal	{ cell: "pt_input_flop_7" port: "CLK" }
	terminal	{ cell: "pt_input_flop_6" port: "CLK" }
	terminal	{ cell: "pt_input_flop_5" port: "CLK" }
	terminal	{ cell: "pt_input_flop_4" port: "CLK" }
	terminal	{ cell: "pt_input_flop_3" port: "CLK" }
	terminal	{ cell: "pt_input_flop_2" port: "CLK" }
	terminal	{ cell: "pt_input_flop_17" port: "CLK" }
	terminal	{ cell: "pt_input_flop_16" port: "CLK" }
	terminal	{ cell: "pt_input_flop_15" port: "CLK" }
	terminal	{ cell: "pt_input_flop_14" port: "CLK" }
	terminal	{ cell: "pt_input_flop_13" port: "CLK" }
	terminal	{ cell: "pt_input_flop_12" port: "CLK" }
	terminal	{ cell: "pt_input_flop_11" port: "CLK" }
	terminal	{ cell: "pt_input_flop_10" port: "CLK" }
	terminal	{ cell: "pt_input_flop_18" port: "CLK" }
	terminal	{ cell: "pt_input_flop_19" port: "CLK" }
	terminal	{ cell: "pt_input_flop_20" port: "CLK" }
	terminal	{ cell: "pt_input_flop_21" port: "CLK" }
	terminal	{ cell: "pt_input_flop_22" port: "CLK" }
	terminal	{ cell: "pt_input_flop_23" port: "CLK" }
	terminal	{ cell: "pt_input_flop_24" port: "CLK" }
	terminal	{ cell: "pt_output_flop_27" port: "CLK" }
 }
net {
	name: "iBCLK~CLKOUT~333~334_net"
	type: PERIPHERY
	terminal	{ cell: "iBCLK~CLKOUT~333~334" port: "OUT" }
	terminal	{ cell: "pt_input_flop_26" port: "CLK" }
 }
net {
	name: "iBCLK~CLKOUT~333~335_net"
	type: PERIPHERY
	terminal	{ cell: "iBCLK~CLKOUT~333~335" port: "OUT" }
	terminal	{ cell: "pt_input_flop_25" port: "CLK" }
 }
net {
	name: "iBCLK~CLKOUT~333~336_net"
	type: PERIPHERY
	terminal	{ cell: "iBCLK~CLKOUT~333~336" port: "OUT" }
	terminal	{ cell: "pt_output_flop_29" port: "CLK" }
 }
net {
	name: "iBCLK~CLKOUT~333~337_net"
	type: PERIPHERY
	terminal	{ cell: "iBCLK~CLKOUT~333~337" port: "OUT" }
	terminal	{ cell: "pt_output_flop_28" port: "CLK" }
 }
net {
	name: "pt_input_flop_0_net"
	type: PERIPHERY
	terminal	{ cell: "pt_input_flop_0" port: "Q" }
	terminal	{ cell: "MipiDphyRx1_ERR_SOT_HS_LAN0" port: "IN" }
 }
net {
	name: "pt_input_flop_1_net"
	type: PERIPHERY
	terminal	{ cell: "pt_input_flop_1" port: "Q" }
	terminal	{ cell: "MipiDphyRx1_RX_ACTIVE_HS_LAN0" port: "IN" }
 }
net {
	name: "pt_input_flop_10_net"
	type: PERIPHERY
	terminal	{ cell: "pt_input_flop_10" port: "Q" }
	terminal	{ cell: "MipiDphyRx1_RX_DATA_HS_LAN1[7]" port: "IN" }
 }
net {
	name: "pt_input_flop_11_net"
	type: PERIPHERY
	terminal	{ cell: "pt_input_flop_11" port: "Q" }
	terminal	{ cell: "MipiDphyRx1_RX_DATA_HS_LAN1[6]" port: "IN" }
 }
net {
	name: "pt_input_flop_12_net"
	type: PERIPHERY
	terminal	{ cell: "pt_input_flop_12" port: "Q" }
	terminal	{ cell: "MipiDphyRx1_RX_DATA_HS_LAN1[5]" port: "IN" }
 }
net {
	name: "pt_input_flop_13_net"
	type: PERIPHERY
	terminal	{ cell: "pt_input_flop_13" port: "Q" }
	terminal	{ cell: "MipiDphyRx1_RX_DATA_HS_LAN1[4]" port: "IN" }
 }
net {
	name: "pt_input_flop_14_net"
	type: PERIPHERY
	terminal	{ cell: "pt_input_flop_14" port: "Q" }
	terminal	{ cell: "MipiDphyRx1_RX_DATA_HS_LAN1[3]" port: "IN" }
 }
net {
	name: "pt_input_flop_15_net"
	type: PERIPHERY
	terminal	{ cell: "pt_input_flop_15" port: "Q" }
	terminal	{ cell: "MipiDphyRx1_RX_DATA_HS_LAN1[2]" port: "IN" }
 }
net {
	name: "pt_input_flop_16_net"
	type: PERIPHERY
	terminal	{ cell: "pt_input_flop_16" port: "Q" }
	terminal	{ cell: "MipiDphyRx1_RX_DATA_HS_LAN1[1]" port: "IN" }
 }
net {
	name: "pt_input_flop_17_net"
	type: PERIPHERY
	terminal	{ cell: "pt_input_flop_17" port: "Q" }
	terminal	{ cell: "MipiDphyRx1_RX_DATA_HS_LAN1[0]" port: "IN" }
 }
net {
	name: "pt_input_flop_18_net"
	type: PERIPHERY
	terminal	{ cell: "pt_input_flop_18" port: "Q" }
	terminal	{ cell: "MipiDphyRx1_RX_SKEW_CAL_HS_LAN0" port: "IN" }
 }
net {
	name: "pt_input_flop_19_net"
	type: PERIPHERY
	terminal	{ cell: "pt_input_flop_19" port: "Q" }
	terminal	{ cell: "MipiDphyRx1_RX_SKEW_CAL_HS_LAN1" port: "IN" }
 }
net {
	name: "pt_input_flop_2_net"
	type: PERIPHERY
	terminal	{ cell: "pt_input_flop_2" port: "Q" }
	terminal	{ cell: "MipiDphyRx1_RX_DATA_HS_LAN0[7]" port: "IN" }
 }
net {
	name: "pt_input_flop_20_net"
	type: PERIPHERY
	terminal	{ cell: "pt_input_flop_20" port: "Q" }
	terminal	{ cell: "MipiDphyRx1_RX_SYNC_HS_LAN0" port: "IN" }
 }
net {
	name: "pt_input_flop_21_net"
	type: PERIPHERY
	terminal	{ cell: "pt_input_flop_21" port: "Q" }
	terminal	{ cell: "MipiDphyRx1_RX_VALID_HS_LAN0" port: "IN" }
 }
net {
	name: "pt_input_flop_22_net"
	type: PERIPHERY
	terminal	{ cell: "pt_input_flop_22" port: "Q" }
	terminal	{ cell: "MipiDphyRx1_RX_VALID_HS_LAN1" port: "IN" }
 }
net {
	name: "pt_input_flop_23_net"
	type: PERIPHERY
	terminal	{ cell: "pt_input_flop_23" port: "Q" }
	terminal	{ cell: "MipiDphyRx1_STOPSTATE_LAN0" port: "IN" }
 }
net {
	name: "pt_input_flop_24_net"
	type: PERIPHERY
	terminal	{ cell: "pt_input_flop_24" port: "Q" }
	terminal	{ cell: "MipiDphyRx1_STOPSTATE_LAN1" port: "IN" }
 }
net {
	name: "pt_input_flop_25_net"
	type: PERIPHERY
	terminal	{ cell: "pt_input_flop_25" port: "Q" }
	terminal	{ cell: "iAdv7511Scl" port: "IN" }
 }
net {
	name: "pt_input_flop_26_net"
	type: PERIPHERY
	terminal	{ cell: "pt_input_flop_26" port: "Q" }
	terminal	{ cell: "iAdv7511Sda" port: "IN" }
 }
net {
	name: "pt_input_flop_3_net"
	type: PERIPHERY
	terminal	{ cell: "pt_input_flop_3" port: "Q" }
	terminal	{ cell: "MipiDphyRx1_RX_DATA_HS_LAN0[6]" port: "IN" }
 }
net {
	name: "pt_input_flop_4_net"
	type: PERIPHERY
	terminal	{ cell: "pt_input_flop_4" port: "Q" }
	terminal	{ cell: "MipiDphyRx1_RX_DATA_HS_LAN0[5]" port: "IN" }
 }
net {
	name: "pt_input_flop_5_net"
	type: PERIPHERY
	terminal	{ cell: "pt_input_flop_5" port: "Q" }
	terminal	{ cell: "MipiDphyRx1_RX_DATA_HS_LAN0[4]" port: "IN" }
 }
net {
	name: "pt_input_flop_6_net"
	type: PERIPHERY
	terminal	{ cell: "pt_input_flop_6" port: "Q" }
	terminal	{ cell: "MipiDphyRx1_RX_DATA_HS_LAN0[3]" port: "IN" }
 }
net {
	name: "pt_input_flop_7_net"
	type: PERIPHERY
	terminal	{ cell: "pt_input_flop_7" port: "Q" }
	terminal	{ cell: "MipiDphyRx1_RX_DATA_HS_LAN0[2]" port: "IN" }
 }
net {
	name: "pt_input_flop_8_net"
	type: PERIPHERY
	terminal	{ cell: "pt_input_flop_8" port: "Q" }
	terminal	{ cell: "MipiDphyRx1_RX_DATA_HS_LAN0[1]" port: "IN" }
 }
net {
	name: "pt_input_flop_9_net"
	type: PERIPHERY
	terminal	{ cell: "pt_input_flop_9" port: "Q" }
	terminal	{ cell: "MipiDphyRx1_RX_DATA_HS_LAN0[0]" port: "IN" }
 }
net {
	name: "MipiDphyRx1_RST0_N_net"
	type: PERIPHERY
	terminal	{ cell: "MipiDphyRx1_RST0_N" port: "OUT" }
	terminal	{ cell: "pt_output_flop_27" port: "D" }
 }
net {
	name: "oAdv7511SclOe_net"
	type: PERIPHERY
	terminal	{ cell: "oAdv7511SclOe" port: "OUT" }
	terminal	{ cell: "pt_output_flop_28" port: "D" }
 }
net {
	name: "oAdv7511SdaOe_net"
	type: PERIPHERY
	terminal	{ cell: "oAdv7511SdaOe" port: "OUT" }
	terminal	{ cell: "pt_output_flop_29" port: "D" }
 }
