C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\bin64\m_proasic.exe  -prodtype  synplify_pro  -encrypt  -pro  -rundir  G:\EDA\W_zh7\synthesis   -part A3P060  -package VQFP100  -grade STD    -maxfan 24 -globalthreshold 50 -opcond COMWC -report_path 4000 -RWCheckOnRam 0 -summaryfile G:\EDA\W_zh7\synthesis\synlog\report\Ztj_fpga_mapper.xml  -top_level_module  Ztj  -licensetype  synplifypro_actel  -flow mapping  -mp  1  -prjfile  G:\EDA\W_zh7\synthesis\scratchproject.prs  -implementation  synthesis  -multisrs  -oedif  G:\EDA\W_zh7\synthesis\Ztj.edn   -freq 100.000   G:\EDA\W_zh7\synthesis\synwork\Ztj_prem.srd  -sap  G:\EDA\W_zh7\synthesis\Ztj.sap  -otap  G:\EDA\W_zh7\synthesis\Ztj.tap  -omap  G:\EDA\W_zh7\synthesis\Ztj.map  -devicelib  C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\proasic\proasic3.v  -sap  G:\EDA\W_zh7\synthesis\Ztj.sap  -ologparam  G:\EDA\W_zh7\synthesis\syntmp\Ztj.plg  -osyn  G:\EDA\W_zh7\synthesis\Ztj.srm  -prjdir  G:\EDA\W_zh7\synthesis\  -prjname  Ztj_syn  -log  G:\EDA\W_zh7\synthesis\synlog\Ztj_fpga_mapper.srr 
relcom:C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\bin64\m_proasic.exe -prodtype synplify_pro -encrypt -pro -rundir ..\..\synthesis -part A3P060 -package VQFP100 -grade STD -maxfan 24 -globalthreshold 50 -opcond COMWC -report_path 4000 -RWCheckOnRam 0 -summaryfile ..\synlog\report\Ztj_fpga_mapper.xml -top_level_module Ztj -licensetype synplifypro_actel -flow mapping -mp 1 -prjfile ..\scratchproject.prs -implementation synthesis -multisrs -oedif ..\Ztj.edn -freq 100.000 ..\synwork\Ztj_prem.srd -sap ..\Ztj.sap -otap ..\Ztj.tap -omap ..\Ztj.map -devicelib C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\proasic\proasic3.v -sap ..\Ztj.sap -ologparam Ztj.plg -osyn ..\Ztj.srm -prjdir ..\ -prjname Ztj_syn -log ..\synlog\Ztj_fpga_mapper.srr
rc:1 success:1 runtime:0
file:..\scratchproject.prs|io:o|time:1608970919|size:1743|exec:0|csum:
file:..\Ztj.edn|io:o|time:1608970940|size:33557|exec:0|csum:
file:..\synwork\Ztj_prem.srd|io:i|time:1608970940|size:7050|exec:0|csum:8E695853AB7132E43142048C88DAD6AA
file:..\Ztj.sap|io:o|time:1608970940|size:532|exec:0|csum:
file:..\Ztj.tap|io:o|time:0|size:0|exec:0|csum:
file:..\Ztj.map|io:o|time:1608970940|size:28|exec:0|csum:
file:C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\proasic\proasic3.v|io:i|time:1508984288|size:49355|exec:0|csum:8134F444E2143EC94271A46B5CC33DA2
file:..\Ztj.sap|io:o|time:1608970940|size:532|exec:0|csum:
file:Ztj.plg|io:o|time:1608970940|size:359|exec:0|csum:
file:..\Ztj.srm|io:o|time:1608970940|size:66087|exec:0|csum:
file:..\synlog\Ztj_fpga_mapper.srr|io:o|time:1608970940|size:16606|exec:0|csum:
file:C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\bin\m_proasic.exe|io:i|time:1509330672|size:11119104|exec:1|csum:6BD6E9876645BB1B346C655471A0D71C
file:C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\bin64\m_proasic.exe|io:i|time:1509332086|size:14301696|exec:1|csum:CA7B630F1194A591FA1E520688EE75E2
