Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2015.4 (lin64) Build 1412921 Wed Nov 18 09:44:32 MST 2015
| Date             : Tue Mar  7 16:33:15 2017
| Host             : AE5UPH16 running 64-bit Ubuntu 16.04.2 LTS
| Command          : 
| Design           : red_pitaya_top
| Device           : xc7z010clg400-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 2.275 |
| Dynamic (W)              | 2.122 |
| Device Static (W)        | 0.152 |
| Total Off-Chip Power (W) | 0.015 |
| Effective TJA (C/W)      | 11.5  |
| Max Ambient (C)          | 58.9  |
| Junction Temperature (C) | 51.1  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+-------------------------+-----------+----------+-----------+-----------------+
| On-Chip                 | Power (W) | Used     | Available | Utilization (%) |
+-------------------------+-----------+----------+-----------+-----------------+
| Clocks                  |     0.036 |       14 |       --- |             --- |
| Slice Logic             |     0.045 |    15247 |       --- |             --- |
|   LUT as Logic          |     0.038 |     5165 |     17600 |           29.35 |
|   CARRY4                |     0.004 |      663 |      4400 |           15.07 |
|   Register              |     0.002 |     7267 |     35200 |           20.64 |
|   LUT as Shift Register |    <0.001 |       11 |      6000 |            0.18 |
|   F7/F8 Muxes           |    <0.001 |       34 |     17600 |            0.19 |
|   Others                |     0.000 |      228 |       --- |             --- |
| Signals                 |     0.048 |    12195 |       --- |             --- |
| Block RAM               |     0.049 |       45 |        60 |           75.00 |
| PLL                     |     0.102 |        1 |         2 |           50.00 |
| DSPs                    |     0.032 |       24 |        80 |           30.00 |
| I/O                     |     0.504 |       95 |       100 |           95.00 |
| XADC                    |     0.002 |        1 |       --- |             --- |
| PS7                     |     1.288 |        1 |       --- |             --- |
| Static Power            |     0.152 |          |           |                 |
| Total                   |     2.260 |          |           |                 |
+-------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.228 |       0.217 |      0.011 |
| Vccaux    |       1.800 |     0.077 |       0.065 |      0.012 |
| Vcco33    |       3.300 |     0.140 |       0.139 |      0.001 |
| Vcco25    |       2.500 |     0.001 |       0.000 |      0.001 |
| Vcco18    |       1.800 |     0.020 |       0.019 |      0.001 |
| Vcco15    |       1.500 |     0.001 |       0.000 |      0.001 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.008 |       0.004 |      0.004 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.711 |       0.674 |      0.037 |
| Vccpaux   |       1.800 |     0.038 |       0.027 |      0.010 |
| Vccpll    |       1.800 |     0.017 |       0.014 |      0.003 |
| Vcco_ddr  |       1.500 |     0.356 |       0.354 |      0.002 |
| Vcco_mio0 |       3.300 |     0.002 |       0.001 |      0.001 |
| Vcco_mio1 |       2.500 |     0.003 |       0.002 |      0.001 |
| Vccadc    |       1.800 |     0.021 |       0.001 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+--------------+-------------------------------------------------------------------------+-----------------+
| Clock        | Domain                                                                  | Constraint (ns) |
+--------------+-------------------------------------------------------------------------+-----------------+
| adc_clk      | adc_clk_p_i                                                             |             8.0 |
| clk_fpga_0   | i_ps/system_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0] |             8.0 |
| dac_2clk_out | i_analog/dac_2clk_out                                                   |             4.0 |
| dac_2ph_out  | i_analog/dac_2ph_out                                                    |             4.0 |
| dac_clk_fb   | i_analog/dac_clk_fb                                                     |             8.0 |
| dac_clk_out  | i_analog/dac_clk_out                                                    |             8.0 |
| par_clk      | i_daisy/i_rx/par_clk                                                    |             8.0 |
| rx_clk       | daisy_p_i[1]                                                            |             4.0 |
| ser_clk_out  | i_analog/ser_clk_out                                                    |             4.0 |
+--------------+-------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+------------------------------+-----------+
| Name                         | Power (W) |
+------------------------------+-----------+
| red_pitaya_top               |     2.107 |
|   exp_iobuf[0].i_iobufn      |    <0.001 |
|   exp_iobuf[0].i_iobufp      |    <0.001 |
|   exp_iobuf[1].i_iobufn      |    <0.001 |
|   exp_iobuf[1].i_iobufp      |    <0.001 |
|   exp_iobuf[2].i_iobufn      |    <0.001 |
|   exp_iobuf[2].i_iobufp      |    <0.001 |
|   exp_iobuf[3].i_iobufn      |    <0.001 |
|   exp_iobuf[3].i_iobufp      |    <0.001 |
|   exp_iobuf[4].i_iobufn      |    <0.001 |
|   exp_iobuf[4].i_iobufp      |    <0.001 |
|   exp_iobuf[5].i_iobufn      |    <0.001 |
|   exp_iobuf[5].i_iobufp      |    <0.001 |
|   exp_iobuf[6].i_iobufn      |    <0.001 |
|   exp_iobuf[6].i_iobufp      |    <0.001 |
|   exp_iobuf[7].i_iobufn      |    <0.001 |
|   exp_iobuf[7].i_iobufp      |    <0.001 |
|   i_ams                      |     0.004 |
|     i_bridge                 |    <0.001 |
|   i_analog                   |     0.115 |
|   i_daisy                    |     0.031 |
|     i_OBUF_clk               |     0.021 |
|     i_OBUF_dat               |     0.004 |
|     i_rx                     |     0.001 |
|     i_test                   |     0.002 |
|     i_tx                     |     0.001 |
|   i_hk                       |     0.001 |
|   i_pid                      |     0.173 |
|     DDSfreqs[0].DDS_machs    |     0.017 |
|       DDS_mem                |     0.004 |
|     DDSfreqs[1].DDS_machs    |     0.016 |
|       DDS_mem                |     0.004 |
|     DDSfreqs[2].DDS_machs    |     0.016 |
|       DDS_mem                |     0.004 |
|     DDSfreqs[3].DDS_machs    |     0.016 |
|       DDS_mem                |     0.004 |
|     DDSfreqs[4].DDS_machs    |     0.016 |
|       DDS_mem                |     0.004 |
|     DDSfreqs[5].DDS_machs    |     0.016 |
|       DDS_mem                |     0.004 |
|     DDSfreqs[6].DDS_machs    |     0.017 |
|       DDS_mem                |     0.004 |
|     DDSfreqs[7].DDS_machs    |     0.016 |
|       DDS_mem                |     0.004 |
|     DDSfreqs[8].DDS_machs    |     0.016 |
|       DDS_mem                |     0.004 |
|     DDSfreqs[9].DDS_machs    |     0.016 |
|       DDS_mem                |     0.004 |
|     i_bridge                 |    <0.001 |
|   i_ps                       |     1.289 |
|     i_gp0_slave              |     0.001 |
|     system_i                 |     1.288 |
|       system_i               |     1.288 |
|         processing_system7_0 |     1.288 |
|           inst               |     1.288 |
|   i_test                     |     0.017 |
+------------------------------+-----------+


