<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p4737" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_4737{left:782px;bottom:68px;letter-spacing:0.09px;word-spacing:-0.09px;}
#t2_4737{left:820px;bottom:68px;letter-spacing:0.12px;}
#t3_4737{left:644px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_4737{left:190px;bottom:979px;letter-spacing:-0.14px;}
#t5_4737{left:526px;bottom:979px;letter-spacing:-0.14px;}
#t6_4737{left:82px;bottom:955px;letter-spacing:-0.16px;}
#t7_4737{left:143px;bottom:955px;letter-spacing:-0.16px;}
#t8_4737{left:190px;bottom:955px;letter-spacing:-0.14px;}
#t9_4737{left:433px;bottom:955px;letter-spacing:-0.14px;}
#ta_4737{left:526px;bottom:955px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tb_4737{left:190px;bottom:930px;letter-spacing:-0.11px;}
#tc_4737{left:526px;bottom:930px;letter-spacing:-0.14px;}
#td_4737{left:190px;bottom:906px;}
#te_4737{left:526px;bottom:906px;letter-spacing:-0.15px;}
#tf_4737{left:190px;bottom:881px;}
#tg_4737{left:526px;bottom:881px;letter-spacing:-0.15px;}
#th_4737{left:190px;bottom:857px;letter-spacing:-0.21px;}
#ti_4737{left:526px;bottom:857px;letter-spacing:-0.14px;}
#tj_4737{left:190px;bottom:833px;letter-spacing:-0.2px;}
#tk_4737{left:526px;bottom:833px;letter-spacing:-0.15px;}
#tl_4737{left:190px;bottom:808px;letter-spacing:-0.14px;}
#tm_4737{left:526px;bottom:808px;letter-spacing:-0.14px;}
#tn_4737{left:190px;bottom:784px;letter-spacing:-0.13px;}
#to_4737{left:526px;bottom:784px;letter-spacing:-0.15px;}
#tp_4737{left:190px;bottom:759px;letter-spacing:-0.2px;}
#tq_4737{left:526px;bottom:759px;letter-spacing:-0.15px;}
#tr_4737{left:190px;bottom:735px;letter-spacing:-0.2px;}
#ts_4737{left:526px;bottom:735px;letter-spacing:-0.14px;}
#tt_4737{left:190px;bottom:710px;letter-spacing:-0.21px;}
#tu_4737{left:526px;bottom:710px;letter-spacing:-0.15px;}
#tv_4737{left:190px;bottom:686px;letter-spacing:-0.14px;}
#tw_4737{left:526px;bottom:686px;letter-spacing:-0.14px;}
#tx_4737{left:83px;bottom:661px;letter-spacing:-0.17px;}
#ty_4737{left:143px;bottom:661px;letter-spacing:-0.17px;}
#tz_4737{left:190px;bottom:661px;letter-spacing:-0.16px;}
#t10_4737{left:433px;bottom:661px;letter-spacing:-0.14px;}
#t11_4737{left:526px;bottom:661px;letter-spacing:-0.12px;}
#t12_4737{left:190px;bottom:637px;}
#t13_4737{left:526px;bottom:637px;letter-spacing:-0.14px;}
#t14_4737{left:190px;bottom:613px;}
#t15_4737{left:526px;bottom:613px;letter-spacing:-0.12px;}
#t16_4737{left:526px;bottom:591px;letter-spacing:-0.11px;word-spacing:-0.69px;}
#t17_4737{left:526px;bottom:574px;letter-spacing:-0.1px;}
#t18_4737{left:190px;bottom:550px;letter-spacing:-0.14px;}
#t19_4737{left:526px;bottom:550px;letter-spacing:-0.14px;}
#t1a_4737{left:82px;bottom:525px;letter-spacing:-0.17px;}
#t1b_4737{left:143px;bottom:525px;letter-spacing:-0.17px;}
#t1c_4737{left:190px;bottom:525px;letter-spacing:-0.16px;}
#t1d_4737{left:433px;bottom:525px;letter-spacing:-0.14px;}
#t1e_4737{left:526px;bottom:525px;letter-spacing:-0.12px;}
#t1f_4737{left:190px;bottom:501px;letter-spacing:-0.14px;}
#t1g_4737{left:526px;bottom:501px;letter-spacing:-0.14px;}
#t1h_4737{left:190px;bottom:477px;letter-spacing:-0.15px;}
#t1i_4737{left:526px;bottom:477px;letter-spacing:-0.12px;}
#t1j_4737{left:526px;bottom:455px;letter-spacing:-0.13px;word-spacing:-0.32px;}
#t1k_4737{left:526px;bottom:438px;letter-spacing:-0.11px;}
#t1l_4737{left:190px;bottom:414px;letter-spacing:-0.15px;}
#t1m_4737{left:526px;bottom:414px;letter-spacing:-0.11px;}
#t1n_4737{left:526px;bottom:393px;letter-spacing:-0.11px;}
#t1o_4737{left:526px;bottom:376px;letter-spacing:-0.11px;word-spacing:-0.52px;}
#t1p_4737{left:526px;bottom:359px;letter-spacing:-0.11px;}
#t1q_4737{left:526px;bottom:342px;letter-spacing:-0.12px;}
#t1r_4737{left:190px;bottom:318px;letter-spacing:-0.14px;}
#t1s_4737{left:526px;bottom:318px;letter-spacing:-0.14px;}
#t1t_4737{left:82px;bottom:293px;letter-spacing:-0.17px;}
#t1u_4737{left:143px;bottom:293px;letter-spacing:-0.18px;}
#t1v_4737{left:190px;bottom:293px;letter-spacing:-0.15px;}
#t1w_4737{left:433px;bottom:293px;letter-spacing:-0.13px;}
#t1x_4737{left:526px;bottom:293px;letter-spacing:-0.12px;}
#t1y_4737{left:526px;bottom:272px;letter-spacing:-0.13px;}
#t1z_4737{left:526px;bottom:250px;letter-spacing:-0.13px;}
#t20_4737{left:190px;bottom:226px;letter-spacing:-0.11px;}
#t21_4737{left:433px;bottom:226px;letter-spacing:-0.14px;}
#t22_4737{left:526px;bottom:226px;letter-spacing:-0.12px;}
#t23_4737{left:526px;bottom:205px;letter-spacing:-0.11px;}
#t24_4737{left:190px;bottom:180px;letter-spacing:-0.14px;}
#t25_4737{left:433px;bottom:180px;letter-spacing:-0.14px;}
#t26_4737{left:526px;bottom:180px;letter-spacing:-0.12px;}
#t27_4737{left:526px;bottom:159px;letter-spacing:-0.11px;}
#t28_4737{left:190px;bottom:134px;letter-spacing:-0.13px;}
#t29_4737{left:433px;bottom:134px;letter-spacing:-0.14px;}
#t2a_4737{left:526px;bottom:134px;letter-spacing:-0.12px;}
#t2b_4737{left:526px;bottom:113px;letter-spacing:-0.12px;}
#t2c_4737{left:107px;bottom:1086px;letter-spacing:0.11px;word-spacing:-0.07px;}
#t2d_4737{left:193px;bottom:1086px;letter-spacing:0.12px;word-spacing:0.01px;}
#t2e_4737{left:372px;bottom:1068px;letter-spacing:0.12px;word-spacing:0.02px;}
#t2f_4737{left:101px;bottom:1045px;letter-spacing:-0.12px;}
#t2g_4737{left:102px;bottom:1028px;letter-spacing:-0.14px;}
#t2h_4737{left:225px;bottom:1028px;letter-spacing:-0.12px;word-spacing:-0.01px;}
#t2i_4737{left:244px;bottom:1011px;letter-spacing:-0.13px;word-spacing:-0.05px;}
#t2j_4737{left:455px;bottom:1028px;letter-spacing:-0.13px;}
#t2k_4737{left:640px;bottom:1028px;letter-spacing:-0.12px;word-spacing:0.05px;}
#t2l_4737{left:88px;bottom:1004px;letter-spacing:-0.17px;}
#t2m_4737{left:144px;bottom:1004px;letter-spacing:-0.16px;}

.s1_4737{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_4737{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_4737{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s4_4737{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_4737{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts4737" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg4737Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg4737" style="-webkit-user-select: none;"><object width="935" height="1210" data="4737/4737.svg" type="image/svg+xml" id="pdf4737" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_4737" class="t s1_4737">Vol. 4 </span><span id="t2_4737" class="t s1_4737">2-215 </span>
<span id="t3_4737" class="t s2_4737">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_4737" class="t s3_4737">63:16 </span><span id="t5_4737" class="t s3_4737">Reserved </span>
<span id="t6_4737" class="t s3_4737">179H </span><span id="t7_4737" class="t s3_4737">377 </span><span id="t8_4737" class="t s3_4737">IA32_MCG_CAP </span><span id="t9_4737" class="t s3_4737">Thread </span><span id="ta_4737" class="t s3_4737">Global Machine Check Capability (R/O) </span>
<span id="tb_4737" class="t s3_4737">7:0 </span><span id="tc_4737" class="t s3_4737">Count </span>
<span id="td_4737" class="t s3_4737">8 </span><span id="te_4737" class="t s3_4737">MCG_CTL_P </span>
<span id="tf_4737" class="t s3_4737">9 </span><span id="tg_4737" class="t s3_4737">MCG_EXT_P </span>
<span id="th_4737" class="t s3_4737">10 </span><span id="ti_4737" class="t s3_4737">MCP_CMCI_P </span>
<span id="tj_4737" class="t s3_4737">11 </span><span id="tk_4737" class="t s3_4737">MCG_TES_P </span>
<span id="tl_4737" class="t s3_4737">15:12 </span><span id="tm_4737" class="t s3_4737">Reserved </span>
<span id="tn_4737" class="t s3_4737">23:16 </span><span id="to_4737" class="t s3_4737">MCG_EXT_CNT </span>
<span id="tp_4737" class="t s3_4737">24 </span><span id="tq_4737" class="t s3_4737">MCG_SER_P </span>
<span id="tr_4737" class="t s3_4737">25 </span><span id="ts_4737" class="t s3_4737">Reserved </span>
<span id="tt_4737" class="t s3_4737">26 </span><span id="tu_4737" class="t s3_4737">MCG_ELOG_P </span>
<span id="tv_4737" class="t s3_4737">63:27 </span><span id="tw_4737" class="t s3_4737">Reserved </span>
<span id="tx_4737" class="t s3_4737">17FH </span><span id="ty_4737" class="t s3_4737">383 </span><span id="tz_4737" class="t s3_4737">MSR_ERROR_CONTROL </span><span id="t10_4737" class="t s3_4737">Package </span><span id="t11_4737" class="t s3_4737">MC Bank Error Configuration (R/W) </span>
<span id="t12_4737" class="t s3_4737">0 </span><span id="t13_4737" class="t s3_4737">Reserved </span>
<span id="t14_4737" class="t s3_4737">1 </span><span id="t15_4737" class="t s3_4737">MemError Log Enable (R/W) </span>
<span id="t16_4737" class="t s3_4737">When set, enables IMC status bank to log additional info </span>
<span id="t17_4737" class="t s3_4737">in bits 36:32. </span>
<span id="t18_4737" class="t s3_4737">63:2 </span><span id="t19_4737" class="t s3_4737">Reserved </span>
<span id="t1a_4737" class="t s3_4737">1A2H </span><span id="t1b_4737" class="t s3_4737">418 </span><span id="t1c_4737" class="t s3_4737">MSR_TEMPERATURE_TARGET </span><span id="t1d_4737" class="t s3_4737">Package </span><span id="t1e_4737" class="t s3_4737">Temperature Target </span>
<span id="t1f_4737" class="t s3_4737">15:0 </span><span id="t1g_4737" class="t s3_4737">Reserved </span>
<span id="t1h_4737" class="t s3_4737">23:16 </span><span id="t1i_4737" class="t s3_4737">Temperature Target (R/O) </span>
<span id="t1j_4737" class="t s3_4737">The minimum temperature at which PROCHOT# will be </span>
<span id="t1k_4737" class="t s3_4737">asserted. The value is degrees C. </span>
<span id="t1l_4737" class="t s3_4737">27:24 </span><span id="t1m_4737" class="t s3_4737">TCC Activation Offset (R/W) </span>
<span id="t1n_4737" class="t s3_4737">Specifies a temperature offset in degrees C from the </span>
<span id="t1o_4737" class="t s3_4737">temperature target (bits 23:16). PROCHOT# will assert </span>
<span id="t1p_4737" class="t s3_4737">at the offset target temperature. Write is permitted </span>
<span id="t1q_4737" class="t s3_4737">only if MSR_PLATFORM_INFO.[30] is set. </span>
<span id="t1r_4737" class="t s3_4737">63:28 </span><span id="t1s_4737" class="t s3_4737">Reserved </span>
<span id="t1t_4737" class="t s3_4737">1AEH </span><span id="t1u_4737" class="t s3_4737">430 </span><span id="t1v_4737" class="t s3_4737">MSR_TURBO_RATIO_LIMIT1 </span><span id="t1w_4737" class="t s3_4737">Package </span><span id="t1x_4737" class="t s3_4737">Maximum Ratio Limit of Turbo Mode </span>
<span id="t1y_4737" class="t s3_4737">R/O if MSR_PLATFORM_INFO.[28] = 0. </span>
<span id="t1z_4737" class="t s3_4737">R/W if MSR_PLATFORM_INFO.[28] = 1. </span>
<span id="t20_4737" class="t s3_4737">7:0 </span><span id="t21_4737" class="t s3_4737">Package </span><span id="t22_4737" class="t s3_4737">Maximum Ratio Limit for 9C </span>
<span id="t23_4737" class="t s3_4737">Maximum turbo ratio limit of 9 core active. </span>
<span id="t24_4737" class="t s3_4737">15:8 </span><span id="t25_4737" class="t s3_4737">Package </span><span id="t26_4737" class="t s3_4737">Maximum Ratio Limit for 10C </span>
<span id="t27_4737" class="t s3_4737">Maximum turbo ratio limit of 10 core active. </span>
<span id="t28_4737" class="t s3_4737">23:16 </span><span id="t29_4737" class="t s3_4737">Package </span><span id="t2a_4737" class="t s3_4737">Maximum Ratio Limit for 11C </span>
<span id="t2b_4737" class="t s3_4737">Maximum turbo ratio limit of 11 core active. </span>
<span id="t2c_4737" class="t s4_4737">Table 2-26. </span><span id="t2d_4737" class="t s4_4737">MSRs Supported by the Intel® Xeon® Processor E5 v2 Product Family Based on Ivy Bridge-E </span>
<span id="t2e_4737" class="t s4_4737">Microarchitecture (Contd.) </span>
<span id="t2f_4737" class="t s5_4737">Register </span>
<span id="t2g_4737" class="t s5_4737">Address </span><span id="t2h_4737" class="t s5_4737">Register Name / Bit Fields </span>
<span id="t2i_4737" class="t s5_4737">(Former MSR Name) </span>
<span id="t2j_4737" class="t s5_4737">Scope </span><span id="t2k_4737" class="t s5_4737">Bit Description </span>
<span id="t2l_4737" class="t s5_4737">Hex </span><span id="t2m_4737" class="t s5_4737">Dec </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
