#:C9     
#Xilinx FPGA Editor Command Log File
#Editor Version:
#:V   NT M2.1 P.20131013
#Current Working Directory:
#:D   C:\Users\Sechw\Documents\MATLAB\4440\netlist
#Date/Time:
#:T   Tue Dec 16 18:12:36 2014
#------------------------------
	#Reading color_space_cw.ncd...
	#Loading device for application Rf_Device from file '6vlx130t.nph' in environment C:\Xilinx\14.7\ISE_DS\ISE\.
	#   "color_space_cw" is an NCD, version 3.2, device xc6vlx130t, package ff1156, speed -1
	#Design creation date: 2014.12.16.06.30.20
	#Building chip graphics...
	#Loading speed info...
	#1
setattr main edit-mode no-logic-changes
	#2
unselect -all
	#3
unselect -all
	#4
unselect -all
	#5
unselect -all
	#6
unselect -all
	#7
select comp 'color_space_x0/rgb_to_hsv/divider0/blk00000003/blk00000007/DSP48E1'
	#comp "color_space_x0/rgb_to_hsv/divider0/blk00000003/blk00000007/DSP48E1",  site "DSP48_X2Y32",  type = DSP48E1  (RPM grid X81Y160)
	#8
unselect -all
	#9
select comp 'color_space_x0/rgb_to_hsv/divider0/blk00000003/blk00000007/DSP48E1'
	#comp "color_space_x0/rgb_to_hsv/divider0/blk00000003/blk00000007/DSP48E1",  site "DSP48_X2Y32",  type = DSP48E1  (RPM grid X81Y160)
	#10
post block
	#11
unselect -all
	#12
select net "color_space_x0/rgb_to_hsv/divider0/blk00000003/sig000000a8"
	#net "color_space_x0/rgb_to_hsv/divider0/blk00000003/sig000000a8"
	#13
unselect -all
	#14
select net "color_space_x0/rgb_to_hsv/divider0/blk00000003/sig000000a5"
	#net "color_space_x0/rgb_to_hsv/divider0/blk00000003/sig000000a5"
	#<BCIN8>.
