vsim -gui work.core_tb
# vsim -gui work.core_tb 
# Start time: 21:43:26 on Apr 06,2024
# Loading sv_std.std
# Loading work.core_tb
# Loading work.core
# Loading work.file_rom
# Loading work.shift_reg_64_bit
# Loading work.conflict_table
# Loading work.lfsr_64_bit
# Loading work.single_port_sync_ram
# Trace back: Error QStructure::sort: invalid command name ""
#   <6:proc:11: ::QStructure::sort .main_pane.structure 0 ascending
#   <5:eval:1: ::QStructure::structsort .main_pane.structure 0 ascending
#   <4:eval:1: ::namespace inscope ::QStructure {structsort .main_pane.structure} 0 ascending
#   >3:proc:26: ::.main_pane.structure.interior.cs.body.struct sort 0 ascending
#   >2:proc:10: ::.main_pane.structure.interior.cs.body.struct _initializeSortColumn
#   <1:eval:1: ::namespace inscope ::vsimwidgets::Hierarchy {::.main_pane.structure.interior.cs.body.struct _initializeSortColumn}
# Compile of core_tb.sv was successful.
vsim -gui work.core_tb
# End time: 21:44:01 on Apr 06,2024, Elapsed time: 0:00:35
# Errors: 14, Warnings: 0
# vsim -gui work.core_tb 
# Start time: 21:44:01 on Apr 06,2024
# Loading sv_std.std
# Loading work.core_tb
# Loading work.core
# Loading work.file_rom
# Loading work.shift_reg_64_bit
# Loading work.conflict_table
# Loading work.lfsr_64_bit
# Loading work.single_port_sync_ram
add wave -position insertpoint sim:/core_tb/dut/*
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: ninim  Hostname: LAPTOP-MKR8B5BP  ProcessID: 32184
#           Attempting to use alternate WLF file "./wlftkqqkvn".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftkqqkvn
add wave -position insertpoint sim:/core_tb/dut/ROM/*
add wave -position insertpoint sim:/core_tb/dut/SHIFT_REG/*
add wave -position insertpoint sim:/core_tb/dut/CT/*
add wave -position insertpoint sim:/core_tb/dut/LFSR/*
add wave -position insertpoint sim:/core_tb/dut/RAM/*
run -all
# ** Note: $stop    : C:/Users/ninim/OneDrive - Georgia Institute of Technology/Documents/Year 4 Semester 1/ECE 4871/rtl/testbench/core_tb.sv(22)
#    Time: 1 ns  Iteration: 0  Instance: /core_tb
# Break in Module core_tb at C:/Users/ninim/OneDrive - Georgia Institute of Technology/Documents/Year 4 Semester 1/ECE 4871/rtl/testbench/core_tb.sv line 22
# Compile of core.sv failed with 7 errors.
# Compile of core.sv was successful.
vsim -gui work.core_tb
# End time: 22:08:12 on Apr 06,2024, Elapsed time: 0:24:11
# Errors: 0, Warnings: 2
# vsim -gui work.core_tb 
# Start time: 22:08:12 on Apr 06,2024
# Loading sv_std.std
# Loading work.core_tb
# Loading work.core
# Loading work.file_rom
# Loading work.shift_reg_64_bit
# Loading work.conflict_table
# Loading work.lfsr_64_bit
# Loading work.single_port_sync_ram
add wave -position insertpoint sim:/core_tb/dut/*
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: ninim  Hostname: LAPTOP-MKR8B5BP  ProcessID: 32184
#           Attempting to use alternate WLF file "./wlft7170i8".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft7170i8
add wave -position insertpoint sim:/core_tb/dut/ROM/*
add wave -position insertpoint sim:/core_tb/dut/SHIFT_REG/*
add wave -position insertpoint sim:/core_tb/dut/CT/*
add wave -position insertpoint sim:/core_tb/dut/LFSR/*
add wave -position insertpoint sim:/core_tb/dut/RAM/*
run -all
# ** Note: $stop    : C:/Users/ninim/OneDrive - Georgia Institute of Technology/Documents/Year 4 Semester 1/ECE 4871/rtl/testbench/core_tb.sv(22)
#    Time: 1 ns  Iteration: 0  Instance: /core_tb
# Break in Module core_tb at C:/Users/ninim/OneDrive - Georgia Institute of Technology/Documents/Year 4 Semester 1/ECE 4871/rtl/testbench/core_tb.sv line 22
# Compile of core.sv failed with 4 errors.
# Compile of core.sv was successful.
vsim -gui work.core_tb
# End time: 22:21:41 on Apr 06,2024, Elapsed time: 0:13:29
# Errors: 0, Warnings: 2
# vsim -gui work.core_tb 
# Start time: 22:21:41 on Apr 06,2024
# Loading sv_std.std
# Loading work.core_tb
# Loading work.core
# Loading work.file_rom
# Loading work.shift_reg_64_bit
# Loading work.conflict_table
# Loading work.lfsr_64_bit
# Loading work.single_port_sync_ram
add wave -position insertpoint sim:/core_tb/dut/*
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: ninim  Hostname: LAPTOP-MKR8B5BP  ProcessID: 32184
#           Attempting to use alternate WLF file "./wlftk3y929".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftk3y929
add wave -position insertpoint sim:/core_tb/dut/ROM/*
add wave -position insertpoint sim:/core_tb/dut/SHIFT_REG/*
add wave -position insertpoint sim:/core_tb/dut/CT/*
add wave -position insertpoint sim:/core_tb/dut/LFSR/*
add wave -position insertpoint sim:/core_tb/dut/RAM/*
run -all
# ** Note: $stop    : C:/Users/ninim/OneDrive - Georgia Institute of Technology/Documents/Year 4 Semester 1/ECE 4871/rtl/testbench/core_tb.sv(22)
#    Time: 1 ns  Iteration: 0  Instance: /core_tb
# Break in Module core_tb at C:/Users/ninim/OneDrive - Georgia Institute of Technology/Documents/Year 4 Semester 1/ECE 4871/rtl/testbench/core_tb.sv line 22
# Compile of core.sv was successful.
vsim -gui work.core_tb
# End time: 22:25:12 on Apr 06,2024, Elapsed time: 0:03:31
# Errors: 0, Warnings: 2
# vsim -gui work.core_tb 
# Start time: 22:25:12 on Apr 06,2024
# Loading sv_std.std
# Loading work.core_tb
# Loading work.core
# Loading work.file_rom
# Loading work.shift_reg_64_bit
# Loading work.conflict_table
# Loading work.lfsr_64_bit
# Loading work.single_port_sync_ram
add wave -position insertpoint sim:/core_tb/dut/*
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: ninim  Hostname: LAPTOP-MKR8B5BP  ProcessID: 32184
#           Attempting to use alternate WLF file "./wlftjb48bz".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftjb48bz
add wave -position insertpoint sim:/core_tb/dut/ROM/*
add wave -position insertpoint sim:/core_tb/dut/SHIFT_REG/*
run -all
# ** Note: $stop    : C:/Users/ninim/OneDrive - Georgia Institute of Technology/Documents/Year 4 Semester 1/ECE 4871/rtl/testbench/core_tb.sv(22)
#    Time: 1 ns  Iteration: 0  Instance: /core_tb
# Break in Module core_tb at C:/Users/ninim/OneDrive - Georgia Institute of Technology/Documents/Year 4 Semester 1/ECE 4871/rtl/testbench/core_tb.sv line 22
# Compile of core.sv was successful.
vsim -gui work.core_tb
# End time: 22:27:50 on Apr 06,2024, Elapsed time: 0:02:38
# Errors: 0, Warnings: 2
# vsim -gui work.core_tb 
# Start time: 22:27:50 on Apr 06,2024
# Loading sv_std.std
# Loading work.core_tb
# Loading work.core
# Loading work.file_rom
# Loading work.shift_reg_64_bit
# Loading work.conflict_table
# Loading work.lfsr_64_bit
# Loading work.single_port_sync_ram
add wave -position insertpoint sim:/core_tb/dut/*
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: ninim  Hostname: LAPTOP-MKR8B5BP  ProcessID: 32184
#           Attempting to use alternate WLF file "./wlft32h7h2".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft32h7h2
add wave -position insertpoint sim:/core_tb/dut/ROM/*
add wave -position insertpoint sim:/core_tb/dut/SHIFT_REG/*
run -all
# ** Note: $stop    : C:/Users/ninim/OneDrive - Georgia Institute of Technology/Documents/Year 4 Semester 1/ECE 4871/rtl/testbench/core_tb.sv(22)
#    Time: 1 ns  Iteration: 0  Instance: /core_tb
# Break in Module core_tb at C:/Users/ninim/OneDrive - Georgia Institute of Technology/Documents/Year 4 Semester 1/ECE 4871/rtl/testbench/core_tb.sv line 22
add wave -position insertpoint sim:/core_tb/dut/CT/*
restart -f
run -all
# ** Note: $stop    : C:/Users/ninim/OneDrive - Georgia Institute of Technology/Documents/Year 4 Semester 1/ECE 4871/rtl/testbench/core_tb.sv(22)
#    Time: 1 ns  Iteration: 0  Instance: /core_tb
# Break in Module core_tb at C:/Users/ninim/OneDrive - Georgia Institute of Technology/Documents/Year 4 Semester 1/ECE 4871/rtl/testbench/core_tb.sv line 22
# Compile of core.sv was successful.
vsim -gui work.core_tb
# End time: 00:45:11 on Apr 07,2024, Elapsed time: 2:17:21
# Errors: 0, Warnings: 2
# vsim -gui work.core_tb 
# Start time: 00:45:11 on Apr 07,2024
# Loading sv_std.std
# Loading work.core_tb
# Loading work.core
# Loading work.file_rom
# Loading work.shift_reg_64_bit
# Loading work.conflict_table
# Loading work.lfsr_64_bit
# Loading work.single_port_sync_ram
# Compile of conflict_table.sv was successful.
vsim -gui work.core_tb
# End time: 00:45:32 on Apr 07,2024, Elapsed time: 0:00:21
# Errors: 0, Warnings: 0
# vsim -gui work.core_tb 
# Start time: 00:45:32 on Apr 07,2024
# Loading sv_std.std
# Loading work.core_tb
# Loading work.core
# Loading work.file_rom
# Loading work.shift_reg_64_bit
# Loading work.conflict_table
# Loading work.lfsr_64_bit
# Loading work.single_port_sync_ram
add wave -position insertpoint sim:/core_tb/dut/*
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: ninim  Hostname: LAPTOP-MKR8B5BP  ProcessID: 32184
#           Attempting to use alternate WLF file "./wlft3ihbqs".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft3ihbqs
add wave -position insertpoint sim:/core_tb/dut/ROM/*
add wave -position insertpoint sim:/core_tb/dut/SHIFT_REG/*
add wave -position insertpoint sim:/core_tb/dut/CT/*
add wave -position insertpoint sim:/core_tb/dut/LFSR/*
add wave -position insertpoint sim:/core_tb/dut/RAM/*
run -all
# ** Note: $stop    : C:/Users/ninim/OneDrive - Georgia Institute of Technology/Documents/Year 4 Semester 1/ECE 4871/rtl/testbench/core_tb.sv(22)
#    Time: 1 ns  Iteration: 0  Instance: /core_tb
# Break in Module core_tb at C:/Users/ninim/OneDrive - Georgia Institute of Technology/Documents/Year 4 Semester 1/ECE 4871/rtl/testbench/core_tb.sv line 22
# Compile of core.sv failed with 2 errors.
# Compile of core.sv was successful.
vsim -gui work.core_tb
# End time: 01:16:58 on Apr 07,2024, Elapsed time: 0:31:26
# Errors: 0, Warnings: 2
# vsim -gui work.core_tb 
# Start time: 01:16:58 on Apr 07,2024
# Loading sv_std.std
# Loading work.core_tb
# Loading work.core
# Loading work.file_rom
# Loading work.shift_reg_64_bit
# Loading work.conflict_table
# Loading work.lfsr_64_bit
# Loading work.single_port_sync_ram
add wave -position insertpoint sim:/core_tb/dut/*
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: ninim  Hostname: LAPTOP-MKR8B5BP  ProcessID: 32184
#           Attempting to use alternate WLF file "./wlftkq7nsc".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftkq7nsc
add wave -position insertpoint sim:/core_tb/dut/ROM/*
add wave -position insertpoint sim:/core_tb/dut/SHIFT_REG/*
add wave -position insertpoint sim:/core_tb/dut/CT/*
add wave -position insertpoint sim:/core_tb/dut/LFSR/*
add wave -position insertpoint sim:/core_tb/dut/RAM/*
run -all
# ** Note: $stop    : C:/Users/ninim/OneDrive - Georgia Institute of Technology/Documents/Year 4 Semester 1/ECE 4871/rtl/testbench/core_tb.sv(22)
#    Time: 1 ns  Iteration: 0  Instance: /core_tb
# Break in Module core_tb at C:/Users/ninim/OneDrive - Georgia Institute of Technology/Documents/Year 4 Semester 1/ECE 4871/rtl/testbench/core_tb.sv line 22
# Compile of core.sv was successful.
vsim -gui work.core_tb
# End time: 01:23:29 on Apr 07,2024, Elapsed time: 0:06:31
# Errors: 0, Warnings: 2
# vsim -gui work.core_tb 
# Start time: 01:23:29 on Apr 07,2024
# Loading sv_std.std
# Loading work.core_tb
# Loading work.core
# Loading work.file_rom
# Loading work.shift_reg_64_bit
# Loading work.conflict_table
# Loading work.lfsr_64_bit
# Loading work.single_port_sync_ram
add wave -position insertpoint sim:/core_tb/dut/*
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: ninim  Hostname: LAPTOP-MKR8B5BP  ProcessID: 32184
#           Attempting to use alternate WLF file "./wlftt97tbt".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftt97tbt
add wave -position insertpoint sim:/core_tb/dut/ROM/*
add wave -position insertpoint sim:/core_tb/dut/SHIFT_REG/*
add wave -position insertpoint sim:/core_tb/dut/CT/*
add wave -position insertpoint sim:/core_tb/dut/LFSR/*
add wave -position insertpoint sim:/core_tb/dut/RAM/*
run -all
# ** Note: $stop    : C:/Users/ninim/OneDrive - Georgia Institute of Technology/Documents/Year 4 Semester 1/ECE 4871/rtl/testbench/core_tb.sv(22)
#    Time: 1 ns  Iteration: 0  Instance: /core_tb
# Break in Module core_tb at C:/Users/ninim/OneDrive - Georgia Institute of Technology/Documents/Year 4 Semester 1/ECE 4871/rtl/testbench/core_tb.sv line 22
# Compile of core.sv was successful.
vsim -gui work.core_tb
# End time: 01:27:12 on Apr 07,2024, Elapsed time: 0:03:43
# Errors: 0, Warnings: 2
# vsim -gui work.core_tb 
# Start time: 01:27:12 on Apr 07,2024
# Loading sv_std.std
# Loading work.core_tb
# Loading work.core
# Loading work.file_rom
# Loading work.shift_reg_64_bit
# Loading work.conflict_table
# Loading work.lfsr_64_bit
# Loading work.single_port_sync_ram
add wave -position insertpoint sim:/core_tb/dut/*
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: ninim  Hostname: LAPTOP-MKR8B5BP  ProcessID: 32184
#           Attempting to use alternate WLF file "./wlftqq3b0e".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftqq3b0e
add wave -position insertpoint sim:/core_tb/dut/ROM/*
add wave -position insertpoint sim:/core_tb/dut/SHIFT_REG/*
add wave -position insertpoint sim:/core_tb/dut/CT/*
add wave -position insertpoint sim:/core_tb/dut/LFSR/*
add wave -position insertpoint sim:/core_tb/dut/RAM/*
run -all
# ** Note: $stop    : C:/Users/ninim/OneDrive - Georgia Institute of Technology/Documents/Year 4 Semester 1/ECE 4871/rtl/testbench/core_tb.sv(22)
#    Time: 1 ns  Iteration: 0  Instance: /core_tb
# Break in Module core_tb at C:/Users/ninim/OneDrive - Georgia Institute of Technology/Documents/Year 4 Semester 1/ECE 4871/rtl/testbench/core_tb.sv line 22
# Compile of core.sv was successful.
vsim -gui work.core_tb
# End time: 01:35:31 on Apr 07,2024, Elapsed time: 0:08:19
# Errors: 0, Warnings: 2
# vsim -gui work.core_tb 
# Start time: 01:35:31 on Apr 07,2024
# Loading sv_std.std
# Loading work.core_tb
# Loading work.core
# Loading work.file_rom
# Loading work.shift_reg_64_bit
# Loading work.conflict_table
# Loading work.lfsr_64_bit
# Loading work.single_port_sync_ram
add wave -position insertpoint sim:/core_tb/dut/*
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: ninim  Hostname: LAPTOP-MKR8B5BP  ProcessID: 32184
#           Attempting to use alternate WLF file "./wlft33qddf".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft33qddf
add wave -position insertpoint sim:/core_tb/dut/ROM/*
add wave -position insertpoint sim:/core_tb/dut/SHIFT_REG/*
add wave -position insertpoint sim:/core_tb/dut/CT/*
add wave -position insertpoint sim:/core_tb/dut/LFSR/*
add wave -position insertpoint sim:/core_tb/dut/RAM/*
run -all
# ** Note: $stop    : C:/Users/ninim/OneDrive - Georgia Institute of Technology/Documents/Year 4 Semester 1/ECE 4871/rtl/testbench/core_tb.sv(22)
#    Time: 1 ns  Iteration: 0  Instance: /core_tb
# Break in Module core_tb at C:/Users/ninim/OneDrive - Georgia Institute of Technology/Documents/Year 4 Semester 1/ECE 4871/rtl/testbench/core_tb.sv line 22
# Compile of core.sv failed with 1 errors.
# Compile of core.sv was successful.
vsim -gui work.core_tb
# End time: 01:41:02 on Apr 07,2024, Elapsed time: 0:05:31
# Errors: 0, Warnings: 2
# vsim -gui work.core_tb 
# Start time: 01:41:02 on Apr 07,2024
# Loading sv_std.std
# Loading work.core_tb
# Loading work.core
# Loading work.file_rom
# Loading work.shift_reg_64_bit
# Loading work.conflict_table
# Loading work.lfsr_64_bit
# Loading work.single_port_sync_ram
add wave -position insertpoint sim:/core_tb/dut/*
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: ninim  Hostname: LAPTOP-MKR8B5BP  ProcessID: 32184
#           Attempting to use alternate WLF file "./wlftj3tf2r".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftj3tf2r
add wave -position insertpoint sim:/core_tb/dut/ROM/*
add wave -position insertpoint sim:/core_tb/dut/SHIFT_REG/*
add wave -position insertpoint sim:/core_tb/dut/CT/*
add wave -position insertpoint sim:/core_tb/dut/LFSR/*
add wave -position insertpoint sim:/core_tb/dut/RAM/*
run -all
# ** Note: $stop    : C:/Users/ninim/OneDrive - Georgia Institute of Technology/Documents/Year 4 Semester 1/ECE 4871/rtl/testbench/core_tb.sv(22)
#    Time: 1 ns  Iteration: 0  Instance: /core_tb
# Break in Module core_tb at C:/Users/ninim/OneDrive - Georgia Institute of Technology/Documents/Year 4 Semester 1/ECE 4871/rtl/testbench/core_tb.sv line 22
# Compile of core.sv was successful.
vsim -gui work.core_tb
# End time: 01:43:40 on Apr 07,2024, Elapsed time: 0:02:38
# Errors: 0, Warnings: 2
# vsim -gui work.core_tb 
# Start time: 01:43:40 on Apr 07,2024
# Loading sv_std.std
# Loading work.core_tb
# Loading work.core
# Loading work.file_rom
# Loading work.shift_reg_64_bit
# Loading work.conflict_table
# Loading work.lfsr_64_bit
# Loading work.single_port_sync_ram
add wave -position insertpoint sim:/core_tb/dut/*
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: ninim  Hostname: LAPTOP-MKR8B5BP  ProcessID: 32184
#           Attempting to use alternate WLF file "./wlft2r4yeq".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft2r4yeq
add wave -position insertpoint sim:/core_tb/dut/ROM/*
add wave -position insertpoint sim:/core_tb/dut/SHIFT_REG/*
add wave -position insertpoint sim:/core_tb/dut/CT/*
add wave -position insertpoint sim:/core_tb/dut/LFSR/*
add wave -position insertpoint sim:/core_tb/dut/RAM/*
run -all
# ** Note: $stop    : C:/Users/ninim/OneDrive - Georgia Institute of Technology/Documents/Year 4 Semester 1/ECE 4871/rtl/testbench/core_tb.sv(22)
#    Time: 1 ns  Iteration: 0  Instance: /core_tb
# Break in Module core_tb at C:/Users/ninim/OneDrive - Georgia Institute of Technology/Documents/Year 4 Semester 1/ECE 4871/rtl/testbench/core_tb.sv line 22
# Compile of core.sv was successful.
vsim -gui work.core_tb
# End time: 11:46:35 on Apr 07,2024, Elapsed time: 10:02:55
# Errors: 0, Warnings: 2
# vsim -gui work.core_tb 
# Start time: 11:46:36 on Apr 07,2024
# Loading sv_std.std
# Loading work.core_tb
# Loading work.core
# Loading work.file_rom
# Loading work.shift_reg_64_bit
# Loading work.conflict_table
# Loading work.lfsr_64_bit
# Loading work.single_port_sync_ram
add wave -position insertpoint sim:/core_tb/dut/*
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: ninim  Hostname: LAPTOP-MKR8B5BP  ProcessID: 32184
#           Attempting to use alternate WLF file "./wlftez3iin".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftez3iin
add wave -position insertpoint sim:/core_tb/dut/ROM/*
add wave -position insertpoint sim:/core_tb/dut/SHIFT_REG/*
add wave -position insertpoint sim:/core_tb/dut/CT/*
add wave -position insertpoint sim:/core_tb/dut/LFSR/*
add wave -position insertpoint sim:/core_tb/dut/RAM/*
run -all
# ** Note: $stop    : C:/Users/ninim/OneDrive - Georgia Institute of Technology/Documents/Year 4 Semester 1/ECE 4871/rtl/testbench/core_tb.sv(22)
#    Time: 1 ns  Iteration: 0  Instance: /core_tb
# Break in Module core_tb at C:/Users/ninim/OneDrive - Georgia Institute of Technology/Documents/Year 4 Semester 1/ECE 4871/rtl/testbench/core_tb.sv line 22
# Compile of core.sv was successful.
vsim -gui work.core_tb
# End time: 11:57:34 on Apr 07,2024, Elapsed time: 0:10:58
# Errors: 0, Warnings: 2
# vsim -gui work.core_tb 
# Start time: 11:57:34 on Apr 07,2024
# Loading sv_std.std
# Loading work.core_tb
# Loading work.core
# Loading work.file_rom
# Loading work.shift_reg_64_bit
# Loading work.conflict_table
# Loading work.lfsr_64_bit
# Loading work.single_port_sync_ram
add wave -position insertpoint sim:/core_tb/dut/*
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: ninim  Hostname: LAPTOP-MKR8B5BP  ProcessID: 32184
#           Attempting to use alternate WLF file "./wlft6zyc62".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft6zyc62
add wave -position insertpoint sim:/core_tb/dut/ROM/*
add wave -position insertpoint sim:/core_tb/dut/SHIFT_REG/*
add wave -position insertpoint sim:/core_tb/dut/CT/*
add wave -position insertpoint sim:/core_tb/dut/LFSR/*
add wave -position insertpoint sim:/core_tb/dut/RAM/*
run -all
# ** Note: $stop    : C:/Users/ninim/OneDrive - Georgia Institute of Technology/Documents/Year 4 Semester 1/ECE 4871/rtl/testbench/core_tb.sv(22)
#    Time: 1 ns  Iteration: 0  Instance: /core_tb
# Break in Module core_tb at C:/Users/ninim/OneDrive - Georgia Institute of Technology/Documents/Year 4 Semester 1/ECE 4871/rtl/testbench/core_tb.sv line 22
# Compile of core.sv failed with 7 errors.
# Compile of core.sv was successful.
vsim -gui work.core_tb
# End time: 12:35:27 on Apr 07,2024, Elapsed time: 0:37:53
# Errors: 0, Warnings: 2
# vsim -gui work.core_tb 
# Start time: 12:35:28 on Apr 07,2024
# Loading sv_std.std
# Loading work.core_tb
# Loading work.core
# Loading work.file_rom
# Loading work.shift_reg_64_bit
# Loading work.conflict_table
# Loading work.lfsr_64_bit
# Loading work.single_port_sync_ram
add wave -position insertpoint sim:/core_tb/dut/*
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: ninim  Hostname: LAPTOP-MKR8B5BP  ProcessID: 32184
#           Attempting to use alternate WLF file "./wlft7ew0ae".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft7ew0ae
add wave -position insertpoint sim:/core_tb/dut/ROM/*
add wave -position insertpoint sim:/core_tb/dut/SHIFT_REG/*
add wave -position insertpoint sim:/core_tb/dut/CT/*
add wave -position insertpoint sim:/core_tb/dut/LFSR/*
add wave -position insertpoint sim:/core_tb/dut/RAM/*
run -all
# ** Note: $stop    : C:/Users/ninim/OneDrive - Georgia Institute of Technology/Documents/Year 4 Semester 1/ECE 4871/rtl/testbench/core_tb.sv(22)
#    Time: 1 ns  Iteration: 0  Instance: /core_tb
# Break in Module core_tb at C:/Users/ninim/OneDrive - Georgia Institute of Technology/Documents/Year 4 Semester 1/ECE 4871/rtl/testbench/core_tb.sv line 22
# Compile of core.sv was successful.
vsim -gui work.core_tb
# End time: 12:37:55 on Apr 07,2024, Elapsed time: 0:02:27
# Errors: 0, Warnings: 2
# vsim -gui work.core_tb 
# Start time: 12:37:55 on Apr 07,2024
# Loading sv_std.std
# Loading work.core_tb
# Loading work.core
# Loading work.file_rom
# Loading work.shift_reg_64_bit
# Loading work.conflict_table
# Loading work.lfsr_64_bit
# Loading work.single_port_sync_ram
add wave -position insertpoint sim:/core_tb/dut/*
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: ninim  Hostname: LAPTOP-MKR8B5BP  ProcessID: 32184
#           Attempting to use alternate WLF file "./wlft3v5v7z".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft3v5v7z
add wave -position insertpoint sim:/core_tb/dut/ROM/*
add wave -position insertpoint sim:/core_tb/dut/SHIFT_REG/*
add wave -position insertpoint sim:/core_tb/dut/CT/*
add wave -position insertpoint sim:/core_tb/dut/LFSR/*
add wave -position insertpoint sim:/core_tb/dut/RAM/*
run -all
# ** Note: $stop    : C:/Users/ninim/OneDrive - Georgia Institute of Technology/Documents/Year 4 Semester 1/ECE 4871/rtl/testbench/core_tb.sv(22)
#    Time: 1 ns  Iteration: 0  Instance: /core_tb
# Break in Module core_tb at C:/Users/ninim/OneDrive - Georgia Institute of Technology/Documents/Year 4 Semester 1/ECE 4871/rtl/testbench/core_tb.sv line 22
# Compile of file_rom.sv was successful.
# Compile of core.sv was successful.
vsim -gui work.core_tb
# End time: 12:49:48 on Apr 07,2024, Elapsed time: 0:11:53
# Errors: 0, Warnings: 2
# vsim -gui work.core_tb 
# Start time: 12:49:48 on Apr 07,2024
# Loading sv_std.std
# Loading work.core_tb
# Loading work.core
# Loading work.file_rom
# Loading work.shift_reg_64_bit
# Loading work.conflict_table
# Loading work.lfsr_64_bit
# Loading work.single_port_sync_ram
add wave -position insertpoint sim:/core_tb/dut/ROM/*
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: ninim  Hostname: LAPTOP-MKR8B5BP  ProcessID: 32184
#           Attempting to use alternate WLF file "./wlftgwfys9".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftgwfys9
add wave -position insertpoint sim:/core_tb/dut/*
add wave -position insertpoint sim:/core_tb/dut/ROM/*
add wave -position insertpoint sim:/core_tb/dut/SHIFT_REG/*
run -all
# ** Note: $stop    : C:/Users/ninim/OneDrive - Georgia Institute of Technology/Documents/Year 4 Semester 1/ECE 4871/rtl/testbench/core_tb.sv(22)
#    Time: 1 ns  Iteration: 0  Instance: /core_tb
# Break in Module core_tb at C:/Users/ninim/OneDrive - Georgia Institute of Technology/Documents/Year 4 Semester 1/ECE 4871/rtl/testbench/core_tb.sv line 22
# Compile of file_rom.sv failed with 2 errors.
# Compile of file_rom.sv was successful.
vsim -gui work.core_tb
# End time: 13:12:17 on Apr 07,2024, Elapsed time: 0:22:29
# Errors: 0, Warnings: 2
# vsim -gui work.core_tb 
# Start time: 13:12:17 on Apr 07,2024
# Loading sv_std.std
# Loading work.core_tb
# Loading work.core
# Loading work.file_rom
# Loading work.shift_reg_64_bit
# Loading work.conflict_table
# Loading work.lfsr_64_bit
# Loading work.single_port_sync_ram
add wave -position insertpoint sim:/core_tb/dut/*
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: ninim  Hostname: LAPTOP-MKR8B5BP  ProcessID: 32184
#           Attempting to use alternate WLF file "./wlftvyac73".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftvyac73
add wave -position insertpoint sim:/core_tb/dut/ROM/*
add wave -position insertpoint sim:/core_tb/dut/SHIFT_REG/*
run -all
# ** Note: $stop    : C:/Users/ninim/OneDrive - Georgia Institute of Technology/Documents/Year 4 Semester 1/ECE 4871/rtl/testbench/core_tb.sv(22)
#    Time: 1 ns  Iteration: 0  Instance: /core_tb
# Break in Module core_tb at C:/Users/ninim/OneDrive - Georgia Institute of Technology/Documents/Year 4 Semester 1/ECE 4871/rtl/testbench/core_tb.sv line 22
# Compile of file_rom.sv failed with 4 errors.
# Compile of file_rom.sv was successful.
vsim -gui work.core_tb
# End time: 13:16:07 on Apr 07,2024, Elapsed time: 0:03:50
# Errors: 0, Warnings: 2
# vsim -gui work.core_tb 
# Start time: 13:16:07 on Apr 07,2024
# Loading sv_std.std
# Loading work.core_tb
# Loading work.core
# Loading work.file_rom
# Loading work.shift_reg_64_bit
# Loading work.conflict_table
# Loading work.lfsr_64_bit
# Loading work.single_port_sync_ram
add wave -position insertpoint sim:/core_tb/dut/*
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: ninim  Hostname: LAPTOP-MKR8B5BP  ProcessID: 32184
#           Attempting to use alternate WLF file "./wlft2i8s0t".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft2i8s0t
add wave -position insertpoint sim:/core_tb/dut/ROM/*
add wave -position insertpoint sim:/core_tb/dut/SHIFT_REG/*
run -all
# ** Note: $stop    : C:/Users/ninim/OneDrive - Georgia Institute of Technology/Documents/Year 4 Semester 1/ECE 4871/rtl/testbench/core_tb.sv(22)
#    Time: 1 ns  Iteration: 0  Instance: /core_tb
# Break in Module core_tb at C:/Users/ninim/OneDrive - Georgia Institute of Technology/Documents/Year 4 Semester 1/ECE 4871/rtl/testbench/core_tb.sv line 22
# Compile of shift_reg_64_bit.sv was successful.
vsim -gui work.core_tb
# End time: 13:18:58 on Apr 07,2024, Elapsed time: 0:02:51
# Errors: 0, Warnings: 2
# vsim -gui work.core_tb 
# Start time: 13:18:58 on Apr 07,2024
# Loading sv_std.std
# Loading work.core_tb
# Loading work.core
# Loading work.file_rom
# Loading work.shift_reg_64_bit
# Loading work.conflict_table
# Loading work.lfsr_64_bit
# Loading work.single_port_sync_ram
add wave -position insertpoint sim:/core_tb/dut/*
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: ninim  Hostname: LAPTOP-MKR8B5BP  ProcessID: 32184
#           Attempting to use alternate WLF file "./wlft7858e0".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft7858e0
add wave -position insertpoint sim:/core_tb/dut/ROM/*
add wave -position insertpoint sim:/core_tb/dut/SHIFT_REG/*
run -all
# ** Note: $stop    : C:/Users/ninim/OneDrive - Georgia Institute of Technology/Documents/Year 4 Semester 1/ECE 4871/rtl/testbench/core_tb.sv(22)
#    Time: 1 ns  Iteration: 0  Instance: /core_tb
# Break in Module core_tb at C:/Users/ninim/OneDrive - Georgia Institute of Technology/Documents/Year 4 Semester 1/ECE 4871/rtl/testbench/core_tb.sv line 22
# Compile of shift_reg_64_bit.sv was successful.
# Compile of shift_reg_64_bit.sv was successful.
vsim -gui work.core_tb
# End time: 13:21:26 on Apr 07,2024, Elapsed time: 0:02:28
# Errors: 0, Warnings: 2
# vsim -gui work.core_tb 
# Start time: 13:21:26 on Apr 07,2024
# Loading sv_std.std
# Loading work.core_tb
# Loading work.core
# Loading work.file_rom
# Loading work.shift_reg_64_bit
# Loading work.conflict_table
# Loading work.lfsr_64_bit
# Loading work.single_port_sync_ram
add wave -position insertpoint sim:/core_tb/dut/*
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: ninim  Hostname: LAPTOP-MKR8B5BP  ProcessID: 32184
#           Attempting to use alternate WLF file "./wlftc0d924".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftc0d924
add wave -position insertpoint sim:/core_tb/dut/ROM/*
add wave -position insertpoint sim:/core_tb/dut/SHIFT_REG/*
run -all
# ** Note: $stop    : C:/Users/ninim/OneDrive - Georgia Institute of Technology/Documents/Year 4 Semester 1/ECE 4871/rtl/testbench/core_tb.sv(22)
#    Time: 1 ns  Iteration: 0  Instance: /core_tb
# Break in Module core_tb at C:/Users/ninim/OneDrive - Georgia Institute of Technology/Documents/Year 4 Semester 1/ECE 4871/rtl/testbench/core_tb.sv line 22
# Compile of file_rom.sv failed with 1 errors.
# Compile of file_rom.sv was successful.
vsim -gui work.core_tb
# End time: 13:24:40 on Apr 07,2024, Elapsed time: 0:03:14
# Errors: 0, Warnings: 2
# vsim -gui work.core_tb 
# Start time: 13:24:40 on Apr 07,2024
# Loading sv_std.std
# Loading work.core_tb
# Loading work.core
# Loading work.file_rom
# Loading work.shift_reg_64_bit
# Loading work.conflict_table
# Loading work.lfsr_64_bit
# Loading work.single_port_sync_ram
add wave -position insertpoint sim:/core_tb/dut/*
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: ninim  Hostname: LAPTOP-MKR8B5BP  ProcessID: 32184
#           Attempting to use alternate WLF file "./wlft9d4y52".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft9d4y52
add wave -position insertpoint sim:/core_tb/dut/ROM/*
add wave -position insertpoint sim:/core_tb/dut/SHIFT_REG/*
run -all
# ** Note: $stop    : C:/Users/ninim/OneDrive - Georgia Institute of Technology/Documents/Year 4 Semester 1/ECE 4871/rtl/testbench/core_tb.sv(22)
#    Time: 1 ns  Iteration: 0  Instance: /core_tb
# Break in Module core_tb at C:/Users/ninim/OneDrive - Georgia Institute of Technology/Documents/Year 4 Semester 1/ECE 4871/rtl/testbench/core_tb.sv line 22
# Compile of core.sv was successful.
vsim -gui work.core_tb
# End time: 13:40:18 on Apr 07,2024, Elapsed time: 0:15:38
# Errors: 0, Warnings: 2
# vsim -gui work.core_tb 
# Start time: 13:40:18 on Apr 07,2024
# Loading sv_std.std
# Loading work.core_tb
# Loading work.core
# Loading work.file_rom
# Loading work.shift_reg_64_bit
# Loading work.conflict_table
# Loading work.lfsr_64_bit
# Loading work.single_port_sync_ram
add wave -position insertpoint sim:/core_tb/dut/*
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: ninim  Hostname: LAPTOP-MKR8B5BP  ProcessID: 32184
#           Attempting to use alternate WLF file "./wlft0t78yi".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft0t78yi
add wave -position insertpoint sim:/core_tb/dut/ROM/*
add wave -position insertpoint sim:/core_tb/dut/SHIFT_REG/*
run -all
# ** Note: $stop    : C:/Users/ninim/OneDrive - Georgia Institute of Technology/Documents/Year 4 Semester 1/ECE 4871/rtl/testbench/core_tb.sv(22)
#    Time: 1 ns  Iteration: 0  Instance: /core_tb
# Break in Module core_tb at C:/Users/ninim/OneDrive - Georgia Institute of Technology/Documents/Year 4 Semester 1/ECE 4871/rtl/testbench/core_tb.sv line 22
# Compile of core.sv was successful.
vsim -gui work.core_tb
# End time: 14:01:12 on Apr 07,2024, Elapsed time: 0:20:54
# Errors: 0, Warnings: 2
# vsim -gui work.core_tb 
# Start time: 14:01:12 on Apr 07,2024
# Loading sv_std.std
# Loading work.core_tb
# Loading work.core
# Loading work.file_rom
# Loading work.shift_reg_64_bit
# Loading work.conflict_table
# Loading work.lfsr_64_bit
# Loading work.single_port_sync_ram
add wave -position insertpoint sim:/core_tb/dut/*
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: ninim  Hostname: LAPTOP-MKR8B5BP  ProcessID: 32184
#           Attempting to use alternate WLF file "./wlftecf645".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftecf645
add wave -position insertpoint sim:/core_tb/dut/ROM/*
add wave -position insertpoint sim:/core_tb/dut/SHIFT_REG/*
run -all
# ** Note: $stop    : C:/Users/ninim/OneDrive - Georgia Institute of Technology/Documents/Year 4 Semester 1/ECE 4871/rtl/testbench/core_tb.sv(22)
#    Time: 1 ns  Iteration: 0  Instance: /core_tb
# Break in Module core_tb at C:/Users/ninim/OneDrive - Georgia Institute of Technology/Documents/Year 4 Semester 1/ECE 4871/rtl/testbench/core_tb.sv line 22
# Compile of core.sv was successful.
vsim -gui work.core_tb
# End time: 14:09:18 on Apr 07,2024, Elapsed time: 0:08:06
# Errors: 0, Warnings: 2
# vsim -gui work.core_tb 
# Start time: 14:09:18 on Apr 07,2024
# Loading sv_std.std
# Loading work.core_tb
# Loading work.core
# Loading work.file_rom
# Loading work.shift_reg_64_bit
# Loading work.conflict_table
# Loading work.lfsr_64_bit
# Loading work.single_port_sync_ram
# Compile of core.sv was successful.
vsim -gui work.core_tb
# End time: 14:10:07 on Apr 07,2024, Elapsed time: 0:00:49
# Errors: 0, Warnings: 0
# vsim -gui work.core_tb 
# Start time: 14:10:07 on Apr 07,2024
# Loading sv_std.std
# Loading work.core_tb
# Loading work.core
# Loading work.file_rom
# Loading work.shift_reg_64_bit
# Loading work.conflict_table
# Loading work.lfsr_64_bit
# Loading work.single_port_sync_ram
add wave -position insertpoint sim:/core_tb/dut/*
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: ninim  Hostname: LAPTOP-MKR8B5BP  ProcessID: 32184
#           Attempting to use alternate WLF file "./wlft9jsnyf".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft9jsnyf
add wave -position insertpoint sim:/core_tb/dut/ROM/*
add wave -position insertpoint sim:/core_tb/dut/SHIFT_REG/*
run -all
# ** Note: $stop    : C:/Users/ninim/OneDrive - Georgia Institute of Technology/Documents/Year 4 Semester 1/ECE 4871/rtl/testbench/core_tb.sv(22)
#    Time: 1 ns  Iteration: 0  Instance: /core_tb
# Break in Module core_tb at C:/Users/ninim/OneDrive - Georgia Institute of Technology/Documents/Year 4 Semester 1/ECE 4871/rtl/testbench/core_tb.sv line 22
# Compile of core.sv failed with 4 errors.
# Compile of core.sv failed with 3 errors.
# Compile of core.sv was successful.
vsim -gui work.core_tb
# End time: 14:35:36 on Apr 07,2024, Elapsed time: 0:25:29
# Errors: 0, Warnings: 2
# vsim -gui work.core_tb 
# Start time: 14:35:36 on Apr 07,2024
# Loading sv_std.std
# Loading work.core_tb
# Loading work.core
# Loading work.file_rom
# Loading work.shift_reg_64_bit
# Loading work.conflict_table
# Loading work.lfsr_64_bit
# Loading work.single_port_sync_ram
add wave -position insertpoint sim:/core_tb/dut/*
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: ninim  Hostname: LAPTOP-MKR8B5BP  ProcessID: 32184
#           Attempting to use alternate WLF file "./wlft684cmx".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft684cmx
add wave -position insertpoint sim:/core_tb/dut/ROM/*
add wave -position insertpoint sim:/core_tb/dut/SHIFT_REG/*
run -all
# ** Note: $stop    : C:/Users/ninim/OneDrive - Georgia Institute of Technology/Documents/Year 4 Semester 1/ECE 4871/rtl/testbench/core_tb.sv(22)
#    Time: 1 ns  Iteration: 0  Instance: /core_tb
# Break in Module core_tb at C:/Users/ninim/OneDrive - Georgia Institute of Technology/Documents/Year 4 Semester 1/ECE 4871/rtl/testbench/core_tb.sv line 22
# WARNING: No extended dataflow license exists
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
add wave -position insertpoint sim:/core_tb/dut/RAM/*
restart -f
run -all
# ** Note: $stop    : C:/Users/ninim/OneDrive - Georgia Institute of Technology/Documents/Year 4 Semester 1/ECE 4871/rtl/testbench/core_tb.sv(22)
#    Time: 1 ns  Iteration: 0  Instance: /core_tb
# Break in Module core_tb at C:/Users/ninim/OneDrive - Georgia Institute of Technology/Documents/Year 4 Semester 1/ECE 4871/rtl/testbench/core_tb.sv line 22
# Compile of single_port_sync_ram.sv was successful.
# Load canceled
vsim -gui work.core_tb
# End time: 15:21:52 on Apr 07,2024, Elapsed time: 0:46:16
# Errors: 24, Warnings: 3
# vsim -gui work.core_tb 
# Start time: 15:21:52 on Apr 07,2024
# Loading sv_std.std
# Loading work.core_tb
# Loading work.core
# Loading work.file_rom
# Loading work.shift_reg_64_bit
# Loading work.conflict_table
# Loading work.lfsr_64_bit
# Loading work.single_port_sync_ram
add wave -position insertpoint sim:/core_tb/dut/*
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: ninim  Hostname: LAPTOP-MKR8B5BP  ProcessID: 32184
#           Attempting to use alternate WLF file "./wlft22djbt".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft22djbt
add wave -position insertpoint sim:/core_tb/dut/ROM/*
add wave -position insertpoint sim:/core_tb/dut/SHIFT_REG/*
add wave -position insertpoint sim:/core_tb/dut/RAM/*
run -all
# ** Note: $stop    : C:/Users/ninim/OneDrive - Georgia Institute of Technology/Documents/Year 4 Semester 1/ECE 4871/rtl/testbench/core_tb.sv(22)
#    Time: 1 ns  Iteration: 0  Instance: /core_tb
# Break in Module core_tb at C:/Users/ninim/OneDrive - Georgia Institute of Technology/Documents/Year 4 Semester 1/ECE 4871/rtl/testbench/core_tb.sv line 22
# Compile of single_port_sync_ram.sv failed with 3 errors.
# Compile of single_port_sync_ram.sv failed with 2 errors.
# Compile of single_port_sync_ram.sv was successful.
vsim -gui work.core_tb
# End time: 15:41:05 on Apr 07,2024, Elapsed time: 0:19:13
# Errors: 0, Warnings: 2
# vsim -gui work.core_tb 
# Start time: 15:41:05 on Apr 07,2024
# Loading sv_std.std
# Loading work.core_tb
# Loading work.core
# Loading work.file_rom
# Loading work.shift_reg_64_bit
# Loading work.conflict_table
# Loading work.lfsr_64_bit
# Loading work.single_port_sync_ram
add wave -position insertpoint sim:/core_tb/dut/*
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: ninim  Hostname: LAPTOP-MKR8B5BP  ProcessID: 32184
#           Attempting to use alternate WLF file "./wlft5dvy8b".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft5dvy8b
add wave -position insertpoint sim:/core_tb/dut/ROM/*
add wave -position insertpoint sim:/core_tb/dut/SHIFT_REG/*
add wave -position insertpoint sim:/core_tb/dut/RAM/*
run -all
# ** Note: $stop    : C:/Users/ninim/OneDrive - Georgia Institute of Technology/Documents/Year 4 Semester 1/ECE 4871/rtl/testbench/core_tb.sv(22)
#    Time: 1 ns  Iteration: 0  Instance: /core_tb
# Break in Module core_tb at C:/Users/ninim/OneDrive - Georgia Institute of Technology/Documents/Year 4 Semester 1/ECE 4871/rtl/testbench/core_tb.sv line 22
# Compile of single_port_sync_ram.sv was successful.
vsim -gui work.core_tb
# End time: 15:43:47 on Apr 07,2024, Elapsed time: 0:02:42
# Errors: 0, Warnings: 2
# vsim -gui work.core_tb 
# Start time: 15:43:47 on Apr 07,2024
# Loading sv_std.std
# Loading work.core_tb
# Loading work.core
# Loading work.file_rom
# Loading work.shift_reg_64_bit
# Loading work.conflict_table
# Loading work.lfsr_64_bit
# Loading work.single_port_sync_ram
add wave -position insertpoint sim:/core_tb/dut/*
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: ninim  Hostname: LAPTOP-MKR8B5BP  ProcessID: 32184
#           Attempting to use alternate WLF file "./wlftgiqwxc".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftgiqwxc
add wave -position insertpoint sim:/core_tb/dut/ROM/*
add wave -position insertpoint sim:/core_tb/dut/SHIFT_REG/*
add wave -position insertpoint sim:/core_tb/dut/RAM/*
run -all
# ** Note: $stop    : C:/Users/ninim/OneDrive - Georgia Institute of Technology/Documents/Year 4 Semester 1/ECE 4871/rtl/testbench/core_tb.sv(22)
#    Time: 1 ns  Iteration: 0  Instance: /core_tb
# Break in Module core_tb at C:/Users/ninim/OneDrive - Georgia Institute of Technology/Documents/Year 4 Semester 1/ECE 4871/rtl/testbench/core_tb.sv line 22
# Load canceled
# Compile of single_port_sync_ram_tb.sv was successful.
vsim -gui work.single_port_sync_ram_tb
# End time: 15:50:44 on Apr 07,2024, Elapsed time: 0:06:57
# Errors: 1, Warnings: 2
# vsim -gui work.single_port_sync_ram_tb 
# Start time: 15:50:44 on Apr 07,2024
# Loading sv_std.std
# Loading work.single_port_sync_ram_tb
# Loading work.single_port_sync_ram
add wave -position insertpoint sim:/single_port_sync_ram_tb/dut/*
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: ninim  Hostname: LAPTOP-MKR8B5BP  ProcessID: 32184
#           Attempting to use alternate WLF file "./wlftwj6ex0".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftwj6ex0
run -all
# ** Note: $stop    : C:/Users/ninim/OneDrive - Georgia Institute of Technology/Documents/Year 4 Semester 1/ECE 4871/rtl/testbench/single_port_sync_ram_tb.sv(70)
#    Time: 70 ps  Iteration: 0  Instance: /single_port_sync_ram_tb
# Break in Module single_port_sync_ram_tb at C:/Users/ninim/OneDrive - Georgia Institute of Technology/Documents/Year 4 Semester 1/ECE 4871/rtl/testbench/single_port_sync_ram_tb.sv line 70
# Compile of single_port_sync_ram_tb.sv was successful.
vsim -gui work.single_port_sync_ram_tb
# End time: 15:52:49 on Apr 07,2024, Elapsed time: 0:02:05
# Errors: 0, Warnings: 2
# vsim -gui work.single_port_sync_ram_tb 
# Start time: 15:52:49 on Apr 07,2024
# Loading sv_std.std
# Loading work.single_port_sync_ram_tb
# Loading work.single_port_sync_ram
add wave -position insertpoint sim:/single_port_sync_ram_tb/dut/*
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: ninim  Hostname: LAPTOP-MKR8B5BP  ProcessID: 32184
#           Attempting to use alternate WLF file "./wlftjmrtn2".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftjmrtn2
run -all
# ** Note: $stop    : C:/Users/ninim/OneDrive - Georgia Institute of Technology/Documents/Year 4 Semester 1/ECE 4871/rtl/testbench/single_port_sync_ram_tb.sv(70)
#    Time: 70 ps  Iteration: 0  Instance: /single_port_sync_ram_tb
# Break in Module single_port_sync_ram_tb at C:/Users/ninim/OneDrive - Georgia Institute of Technology/Documents/Year 4 Semester 1/ECE 4871/rtl/testbench/single_port_sync_ram_tb.sv line 70
# Compile of single_port_sync_ram_tb.sv was successful.
vsim -gui work.single_port_sync_ram_tb
# End time: 15:54:30 on Apr 07,2024, Elapsed time: 0:01:41
# Errors: 0, Warnings: 2
# vsim -gui work.single_port_sync_ram_tb 
# Start time: 15:54:30 on Apr 07,2024
# Loading sv_std.std
# Loading work.single_port_sync_ram_tb
# Loading work.single_port_sync_ram
add wave -position insertpoint sim:/single_port_sync_ram_tb/dut/*
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: ninim  Hostname: LAPTOP-MKR8B5BP  ProcessID: 32184
#           Attempting to use alternate WLF file "./wlftmbq4yg".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftmbq4yg
run -all
# ** Note: $stop    : C:/Users/ninim/OneDrive - Georgia Institute of Technology/Documents/Year 4 Semester 1/ECE 4871/rtl/testbench/single_port_sync_ram_tb.sv(70)
#    Time: 70 ps  Iteration: 0  Instance: /single_port_sync_ram_tb
# Break in Module single_port_sync_ram_tb at C:/Users/ninim/OneDrive - Georgia Institute of Technology/Documents/Year 4 Semester 1/ECE 4871/rtl/testbench/single_port_sync_ram_tb.sv line 70
vsim -gui work.core_tb
# End time: 15:56:38 on Apr 07,2024, Elapsed time: 0:02:08
# Errors: 0, Warnings: 2
# vsim -gui work.core_tb 
# Start time: 15:56:38 on Apr 07,2024
# Loading sv_std.std
# Loading work.core_tb
# Loading work.core
# Loading work.file_rom
# Loading work.shift_reg_64_bit
# Loading work.conflict_table
# Loading work.lfsr_64_bit
# Loading work.single_port_sync_ram
# Load canceled
add wave -position insertpoint sim:/core_tb/dut/*
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: ninim  Hostname: LAPTOP-MKR8B5BP  ProcessID: 32184
#           Attempting to use alternate WLF file "./wlftf48n96".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftf48n96
add wave -position insertpoint sim:/core_tb/dut/ROM/*
add wave -position insertpoint sim:/core_tb/dut/SHIFT_REG/*
add wave -position insertpoint sim:/core_tb/dut/RAM/*
run -all
# ** Note: $stop    : C:/Users/ninim/OneDrive - Georgia Institute of Technology/Documents/Year 4 Semester 1/ECE 4871/rtl/testbench/core_tb.sv(22)
#    Time: 1 ns  Iteration: 0  Instance: /core_tb
# Break in Module core_tb at C:/Users/ninim/OneDrive - Georgia Institute of Technology/Documents/Year 4 Semester 1/ECE 4871/rtl/testbench/core_tb.sv line 22
# Compile of single_port_sync_ram_tb.sv was successful.
vsim -gui work.single_port_sync_ram_tb
# End time: 16:03:56 on Apr 07,2024, Elapsed time: 0:07:18
# Errors: 1, Warnings: 2
# vsim -gui work.single_port_sync_ram_tb 
# Start time: 16:03:56 on Apr 07,2024
# Loading sv_std.std
# Loading work.single_port_sync_ram_tb
# Loading work.single_port_sync_ram
add wave -position insertpoint sim:/single_port_sync_ram_tb/dut/*
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: ninim  Hostname: LAPTOP-MKR8B5BP  ProcessID: 32184
#           Attempting to use alternate WLF file "./wlft50adir".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft50adir
run -all
# ** Note: $stop    : C:/Users/ninim/OneDrive - Georgia Institute of Technology/Documents/Year 4 Semester 1/ECE 4871/rtl/testbench/single_port_sync_ram_tb.sv(76)
#    Time: 80 ps  Iteration: 0  Instance: /single_port_sync_ram_tb
# Break in Module single_port_sync_ram_tb at C:/Users/ninim/OneDrive - Georgia Institute of Technology/Documents/Year 4 Semester 1/ECE 4871/rtl/testbench/single_port_sync_ram_tb.sv line 76
# Compile of single_port_sync_ram_tb.sv was successful.
vsim -gui work.single_port_sync_ram_tb
# End time: 16:05:24 on Apr 07,2024, Elapsed time: 0:01:28
# Errors: 0, Warnings: 2
# vsim -gui work.single_port_sync_ram_tb 
# Start time: 16:05:24 on Apr 07,2024
# Loading sv_std.std
# Loading work.single_port_sync_ram_tb
# Loading work.single_port_sync_ram
add wave -position insertpoint sim:/single_port_sync_ram_tb/dut/*
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: ninim  Hostname: LAPTOP-MKR8B5BP  ProcessID: 32184
#           Attempting to use alternate WLF file "./wlft11wqqm".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft11wqqm
run -all
# ** Note: $stop    : C:/Users/ninim/OneDrive - Georgia Institute of Technology/Documents/Year 4 Semester 1/ECE 4871/rtl/testbench/single_port_sync_ram_tb.sv(77)
#    Time: 90 ps  Iteration: 0  Instance: /single_port_sync_ram_tb
# Break in Module single_port_sync_ram_tb at C:/Users/ninim/OneDrive - Georgia Institute of Technology/Documents/Year 4 Semester 1/ECE 4871/rtl/testbench/single_port_sync_ram_tb.sv line 77
vsim -gui work.core_tb
# End time: 16:06:51 on Apr 07,2024, Elapsed time: 0:01:27
# Errors: 0, Warnings: 2
# vsim -gui work.core_tb 
# Start time: 16:06:51 on Apr 07,2024
# Loading sv_std.std
# Loading work.core_tb
# Loading work.core
# Loading work.file_rom
# Loading work.shift_reg_64_bit
# Loading work.conflict_table
# Loading work.lfsr_64_bit
# Loading work.single_port_sync_ram
add wave -position insertpoint sim:/core_tb/dut/*
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: ninim  Hostname: LAPTOP-MKR8B5BP  ProcessID: 32184
#           Attempting to use alternate WLF file "./wlftvfe44a".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftvfe44a
add wave -position insertpoint sim:/core_tb/dut/ROM/*
add wave -position insertpoint sim:/core_tb/dut/SHIFT_REG/*
add wave -position insertpoint sim:/core_tb/dut/RAM/*
run -all
# ** Note: $stop    : C:/Users/ninim/OneDrive - Georgia Institute of Technology/Documents/Year 4 Semester 1/ECE 4871/rtl/testbench/core_tb.sv(22)
#    Time: 1 ns  Iteration: 0  Instance: /core_tb
# Break in Module core_tb at C:/Users/ninim/OneDrive - Georgia Institute of Technology/Documents/Year 4 Semester 1/ECE 4871/rtl/testbench/core_tb.sv line 22
# Compile of single_port_sync_ram_tb.sv was successful.
vsim -gui work.single_port_sync_ram_tb
# End time: 16:33:13 on Apr 07,2024, Elapsed time: 0:26:22
# Errors: 0, Warnings: 2
# vsim -gui work.single_port_sync_ram_tb 
# Start time: 16:33:13 on Apr 07,2024
# Loading sv_std.std
# Loading work.single_port_sync_ram_tb
# Loading work.single_port_sync_ram
add wave -position insertpoint sim:/single_port_sync_ram_tb/dut/*
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: ninim  Hostname: LAPTOP-MKR8B5BP  ProcessID: 32184
#           Attempting to use alternate WLF file "./wlftkb9i4i".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftkb9i4i
run -all
# ** Note: $stop    : C:/Users/ninim/OneDrive - Georgia Institute of Technology/Documents/Year 4 Semester 1/ECE 4871/rtl/testbench/single_port_sync_ram_tb.sv(77)
#    Time: 85 ps  Iteration: 0  Instance: /single_port_sync_ram_tb
# Break in Module single_port_sync_ram_tb at C:/Users/ninim/OneDrive - Georgia Institute of Technology/Documents/Year 4 Semester 1/ECE 4871/rtl/testbench/single_port_sync_ram_tb.sv line 77
vsim -gui work.core_tb
# End time: 16:35:24 on Apr 07,2024, Elapsed time: 0:02:11
# Errors: 0, Warnings: 2
# vsim -gui work.core_tb 
# Start time: 16:35:24 on Apr 07,2024
# Loading sv_std.std
# Loading work.core_tb
# Loading work.core
# Loading work.file_rom
# Loading work.shift_reg_64_bit
# Loading work.conflict_table
# Loading work.lfsr_64_bit
# Loading work.single_port_sync_ram
add wave -position insertpoint sim:/core_tb/dut/*
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: ninim  Hostname: LAPTOP-MKR8B5BP  ProcessID: 32184
#           Attempting to use alternate WLF file "./wlfts3y29a".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlfts3y29a
add wave -position insertpoint sim:/core_tb/dut/ROM/*
add wave -position insertpoint sim:/core_tb/dut/SHIFT_REG/*
add wave -position insertpoint sim:/core_tb/dut/RAM/*
run -all
# ** Note: $stop    : C:/Users/ninim/OneDrive - Georgia Institute of Technology/Documents/Year 4 Semester 1/ECE 4871/rtl/testbench/core_tb.sv(22)
#    Time: 1 ns  Iteration: 0  Instance: /core_tb
# Break in Module core_tb at C:/Users/ninim/OneDrive - Georgia Institute of Technology/Documents/Year 4 Semester 1/ECE 4871/rtl/testbench/core_tb.sv line 22
vsim -gui work.single_port_sync_ram_tb
# End time: 16:37:24 on Apr 07,2024, Elapsed time: 0:02:00
# Errors: 0, Warnings: 2
# vsim -gui work.single_port_sync_ram_tb 
# Start time: 16:37:24 on Apr 07,2024
# Loading sv_std.std
# Loading work.single_port_sync_ram_tb
# Loading work.single_port_sync_ram
# Compile of single_port_sync_ram_tb.sv was successful.
vsim -gui work.single_port_sync_ram_tb
# End time: 16:37:50 on Apr 07,2024, Elapsed time: 0:00:26
# Errors: 0, Warnings: 0
# vsim -gui work.single_port_sync_ram_tb 
# Start time: 16:37:50 on Apr 07,2024
# Loading sv_std.std
# Loading work.single_port_sync_ram_tb
# Loading work.single_port_sync_ram
add wave -position insertpoint sim:/single_port_sync_ram_tb/dut/*
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: ninim  Hostname: LAPTOP-MKR8B5BP  ProcessID: 32184
#           Attempting to use alternate WLF file "./wlftv4aiki".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftv4aiki
run -all
# ** Note: $stop    : C:/Users/ninim/OneDrive - Georgia Institute of Technology/Documents/Year 4 Semester 1/ECE 4871/rtl/testbench/single_port_sync_ram_tb.sv(78)
#    Time: 105 ps  Iteration: 0  Instance: /single_port_sync_ram_tb
# Break in Module single_port_sync_ram_tb at C:/Users/ninim/OneDrive - Georgia Institute of Technology/Documents/Year 4 Semester 1/ECE 4871/rtl/testbench/single_port_sync_ram_tb.sv line 78
# Compile of single_port_sync_ram.sv was successful.
vsim -gui work.single_port_sync_ram_tb
# End time: 17:12:32 on Apr 07,2024, Elapsed time: 0:34:42
# Errors: 0, Warnings: 2
# vsim -gui work.single_port_sync_ram_tb 
# Start time: 17:12:32 on Apr 07,2024
# Loading sv_std.std
# Loading work.single_port_sync_ram_tb
# Loading work.single_port_sync_ram
add wave -position insertpoint sim:/single_port_sync_ram_tb/dut/*
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: ninim  Hostname: LAPTOP-MKR8B5BP  ProcessID: 32184
#           Attempting to use alternate WLF file "./wlftb6a36w".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftb6a36w
# Can't move the Now cursor.
run -all
# ** Note: $stop    : C:/Users/ninim/OneDrive - Georgia Institute of Technology/Documents/Year 4 Semester 1/ECE 4871/rtl/testbench/single_port_sync_ram_tb.sv(78)
#    Time: 105 ps  Iteration: 0  Instance: /single_port_sync_ram_tb
# Break in Module single_port_sync_ram_tb at C:/Users/ninim/OneDrive - Georgia Institute of Technology/Documents/Year 4 Semester 1/ECE 4871/rtl/testbench/single_port_sync_ram_tb.sv line 78
vsim -gui work.core_tb
# End time: 17:13:21 on Apr 07,2024, Elapsed time: 0:00:49
# Errors: 1, Warnings: 2
# vsim -gui work.core_tb 
# Start time: 17:13:21 on Apr 07,2024
# Loading sv_std.std
# Loading work.core_tb
# Loading work.core
# Loading work.file_rom
# Loading work.shift_reg_64_bit
# Loading work.conflict_table
# Loading work.lfsr_64_bit
# Loading work.single_port_sync_ram
add wave -position insertpoint sim:/core_tb/dut/*
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: ninim  Hostname: LAPTOP-MKR8B5BP  ProcessID: 32184
#           Attempting to use alternate WLF file "./wlfteeaefy".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlfteeaefy
add wave -position insertpoint sim:/core_tb/dut/ROM/*
add wave -position insertpoint sim:/core_tb/dut/SHIFT_REG/*
add wave -position insertpoint sim:/core_tb/dut/CT/*
add wave -position insertpoint sim:/core_tb/dut/LFSR/*
add wave -position insertpoint sim:/core_tb/dut/RAM/*
run -all
# ** Note: $stop    : C:/Users/ninim/OneDrive - Georgia Institute of Technology/Documents/Year 4 Semester 1/ECE 4871/rtl/testbench/core_tb.sv(22)
#    Time: 1 ns  Iteration: 0  Instance: /core_tb
# Break in Module core_tb at C:/Users/ninim/OneDrive - Georgia Institute of Technology/Documents/Year 4 Semester 1/ECE 4871/rtl/testbench/core_tb.sv line 22
# Compile of core.sv failed with 1 errors.
# Compile of core.sv was successful.
# Compile of core.sv was successful.
vsim -gui work.core_tb
# End time: 17:23:17 on Apr 07,2024, Elapsed time: 0:09:56
# Errors: 0, Warnings: 2
# vsim -gui work.core_tb 
# Start time: 17:23:17 on Apr 07,2024
# Loading sv_std.std
# Loading work.core_tb
# Loading work.core
# Loading work.file_rom
# Loading work.shift_reg_64_bit
# Loading work.conflict_table
# Loading work.lfsr_64_bit
# Loading work.single_port_sync_ram
add wave -position insertpoint sim:/core_tb/dut/*
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: ninim  Hostname: LAPTOP-MKR8B5BP  ProcessID: 32184
#           Attempting to use alternate WLF file "./wlftsnnh6b".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftsnnh6b
add wave -position insertpoint sim:/core_tb/dut/ROM/*
add wave -position insertpoint sim:/core_tb/dut/SHIFT_REG/*
add wave -position insertpoint sim:/core_tb/dut/CT/*
add wave -position insertpoint sim:/core_tb/dut/LFSR/*
add wave -position insertpoint sim:/core_tb/dut/RAM/*
run -all
# ** Note: $stop    : C:/Users/ninim/OneDrive - Georgia Institute of Technology/Documents/Year 4 Semester 1/ECE 4871/rtl/testbench/core_tb.sv(22)
#    Time: 1 ns  Iteration: 0  Instance: /core_tb
# Break in Module core_tb at C:/Users/ninim/OneDrive - Georgia Institute of Technology/Documents/Year 4 Semester 1/ECE 4871/rtl/testbench/core_tb.sv line 22
# Compile of core_tb.sv was successful.
vsim -gui work.core_tb
# End time: 17:25:10 on Apr 07,2024, Elapsed time: 0:01:53
# Errors: 0, Warnings: 2
# vsim -gui work.core_tb 
# Start time: 17:25:10 on Apr 07,2024
# Loading sv_std.std
# Loading work.core_tb
# Loading work.core
# Loading work.file_rom
# Loading work.shift_reg_64_bit
# Loading work.conflict_table
# Loading work.lfsr_64_bit
# Loading work.single_port_sync_ram
add wave -position insertpoint sim:/core_tb/dut/*
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: ninim  Hostname: LAPTOP-MKR8B5BP  ProcessID: 32184
#           Attempting to use alternate WLF file "./wlftat64sn".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftat64sn
add wave -position insertpoint sim:/core_tb/dut/ROM/*
add wave -position insertpoint sim:/core_tb/dut/SHIFT_REG/*
add wave -position insertpoint sim:/core_tb/dut/CT/*
add wave -position insertpoint sim:/core_tb/dut/LFSR/*
add wave -position insertpoint sim:/core_tb/dut/RAM/*
run -all
# ** Note: $stop    : C:/Users/ninim/OneDrive - Georgia Institute of Technology/Documents/Year 4 Semester 1/ECE 4871/rtl/testbench/core_tb.sv(22)
#    Time: 2 ns  Iteration: 0  Instance: /core_tb
# Break in Module core_tb at C:/Users/ninim/OneDrive - Georgia Institute of Technology/Documents/Year 4 Semester 1/ECE 4871/rtl/testbench/core_tb.sv line 22
# Compile of core.sv was successful.
vsim -gui work.core_tb
# End time: 17:45:24 on Apr 07,2024, Elapsed time: 0:20:14
# Errors: 0, Warnings: 2
# vsim -gui work.core_tb 
# Start time: 17:45:24 on Apr 07,2024
# Loading sv_std.std
# Loading work.core_tb
# Loading work.core
# Loading work.file_rom
# Loading work.shift_reg_64_bit
# Loading work.conflict_table
# Loading work.lfsr_64_bit
# Loading work.single_port_sync_ram
add wave -position insertpoint sim:/core_tb/dut/*
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: ninim  Hostname: LAPTOP-MKR8B5BP  ProcessID: 32184
#           Attempting to use alternate WLF file "./wlftgckcf4".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftgckcf4
add wave -position insertpoint sim:/core_tb/dut/ROM/*
add wave -position insertpoint sim:/core_tb/dut/SHIFT_REG/*
run -all
# ** Note: $stop    : C:/Users/ninim/OneDrive - Georgia Institute of Technology/Documents/Year 4 Semester 1/ECE 4871/rtl/testbench/core_tb.sv(22)
#    Time: 2 ns  Iteration: 0  Instance: /core_tb
# Break in Module core_tb at C:/Users/ninim/OneDrive - Georgia Institute of Technology/Documents/Year 4 Semester 1/ECE 4871/rtl/testbench/core_tb.sv line 22
add wave -position insertpoint sim:/core_tb/dut/CT/*
restart -f
run -all
# ** Note: $stop    : C:/Users/ninim/OneDrive - Georgia Institute of Technology/Documents/Year 4 Semester 1/ECE 4871/rtl/testbench/core_tb.sv(22)
#    Time: 2 ns  Iteration: 0  Instance: /core_tb
# Break in Module core_tb at C:/Users/ninim/OneDrive - Georgia Institute of Technology/Documents/Year 4 Semester 1/ECE 4871/rtl/testbench/core_tb.sv line 22
# Compile of core.sv failed with 4 errors.
# Compile of core.sv failed with 1 errors.
# Compile of core.sv was successful.
vsim -gui work.core_tb
# End time: 18:11:52 on Apr 07,2024, Elapsed time: 0:26:28
# Errors: 0, Warnings: 2
# vsim -gui work.core_tb 
# Start time: 18:11:52 on Apr 07,2024
# Loading sv_std.std
# Loading work.core_tb
# Loading work.core
# Loading work.file_rom
# Loading work.shift_reg_64_bit
# Loading work.conflict_table
# Loading work.lfsr_64_bit
# Loading work.single_port_sync_ram
add wave -position insertpoint sim:/core_tb/dut/*
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: ninim  Hostname: LAPTOP-MKR8B5BP  ProcessID: 32184
#           Attempting to use alternate WLF file "./wlfttnnjwy".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlfttnnjwy
add wave -position insertpoint sim:/core_tb/dut/ROM/*
add wave -position insertpoint sim:/core_tb/dut/SHIFT_REG/*
add wave -position insertpoint sim:/core_tb/dut/CT/*
add wave -position insertpoint sim:/core_tb/dut/LFSR/*
add wave -position insertpoint sim:/core_tb/dut/RAM/*
run -all
# ** Note: $stop    : C:/Users/ninim/OneDrive - Georgia Institute of Technology/Documents/Year 4 Semester 1/ECE 4871/rtl/testbench/core_tb.sv(22)
#    Time: 2 ns  Iteration: 0  Instance: /core_tb
# Break in Module core_tb at C:/Users/ninim/OneDrive - Georgia Institute of Technology/Documents/Year 4 Semester 1/ECE 4871/rtl/testbench/core_tb.sv line 22
# Compile of core.sv was successful.
vsim -gui work.core_tb
# End time: 18:46:17 on Apr 07,2024, Elapsed time: 0:34:25
# Errors: 0, Warnings: 2
# vsim -gui work.core_tb 
# Start time: 18:46:17 on Apr 07,2024
# Loading sv_std.std
# Loading work.core_tb
# Loading work.core
# Loading work.file_rom
# Loading work.shift_reg_64_bit
# Loading work.conflict_table
# Loading work.lfsr_64_bit
# Loading work.single_port_sync_ram
add wave -position insertpoint sim:/core_tb/dut/*
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: ninim  Hostname: LAPTOP-MKR8B5BP  ProcessID: 32184
#           Attempting to use alternate WLF file "./wlftc16eq0".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftc16eq0
add wave -position insertpoint sim:/core_tb/dut/ROM/*
add wave -position insertpoint sim:/core_tb/dut/SHIFT_REG/*
add wave -position insertpoint sim:/core_tb/dut/CT/*
add wave -position insertpoint sim:/core_tb/dut/LFSR/*
add wave -position insertpoint sim:/core_tb/dut/RAM/*
run -all
# ** Note: $stop    : C:/Users/ninim/OneDrive - Georgia Institute of Technology/Documents/Year 4 Semester 1/ECE 4871/rtl/testbench/core_tb.sv(22)
#    Time: 2 ns  Iteration: 0  Instance: /core_tb
# Break in Module core_tb at C:/Users/ninim/OneDrive - Georgia Institute of Technology/Documents/Year 4 Semester 1/ECE 4871/rtl/testbench/core_tb.sv line 22
# Compile of core.sv was successful.
vsim -gui work.core_tb
# End time: 21:30:56 on Apr 07,2024, Elapsed time: 2:44:39
# Errors: 0, Warnings: 2
# vsim -gui work.core_tb 
# Start time: 21:30:56 on Apr 07,2024
# Loading sv_std.std
# Loading work.core_tb
# Loading work.core
# Loading work.file_rom
# Loading work.shift_reg_64_bit
# Loading work.conflict_table
# Loading work.lfsr_64_bit
# Loading work.single_port_sync_ram
add wave -position insertpoint sim:/core_tb/dut/*
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: ninim  Hostname: LAPTOP-MKR8B5BP  ProcessID: 32184
#           Attempting to use alternate WLF file "./wlfthdh6te".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlfthdh6te
add wave -position insertpoint sim:/core_tb/dut/ROM/*
add wave -position insertpoint sim:/core_tb/dut/SHIFT_REG/*
add wave -position insertpoint sim:/core_tb/dut/CT/*
add wave -position insertpoint sim:/core_tb/dut/LFSR/*
add wave -position insertpoint sim:/core_tb/dut/RAM/*
run -all
# ** Note: $stop    : C:/Users/ninim/OneDrive - Georgia Institute of Technology/Documents/Year 4 Semester 1/ECE 4871/rtl/testbench/core_tb.sv(22)
#    Time: 2 ns  Iteration: 0  Instance: /core_tb
# Break in Module core_tb at C:/Users/ninim/OneDrive - Georgia Institute of Technology/Documents/Year 4 Semester 1/ECE 4871/rtl/testbench/core_tb.sv line 22
# End time: 21:33:16 on Apr 07,2024, Elapsed time: 0:02:20
# Errors: 0, Warnings: 2
