Analysis & Synthesis report for DE2_i2sound
Wed Jun 20 16:36:19 2007
Quartus II Version 7.1 Build 156 04/30/2007 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Analysis & Synthesis Source Files Read
  5. Analysis & Synthesis Resource Usage Summary
  6. Analysis & Synthesis Resource Utilization by Entity
  7. Registers Removed During Synthesis
  8. Removed Registers Triggering Further Register Optimizations
  9. General Register Statistics
 10. Multiplexer Restructuring Statistics (Restructuring Performed)
 11. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2007 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+------------------------------------+------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed Jun 20 16:36:19 2007    ;
; Quartus II Version                 ; 7.1 Build 156 04/30/2007 SJ Full Version ;
; Revision Name                      ; DE2_i2sound                              ;
; Top-level Entity Name              ; DE2_i2sound                              ;
; Family                             ; Cyclone II                               ;
; Total logic elements               ; 90                                       ;
;     Total combinational functions  ; 90                                       ;
;     Dedicated logic registers      ; 68                                       ;
; Total registers                    ; 68                                       ;
; Total pins                         ; 11                                       ;
; Total virtual pins                 ; 0                                        ;
; Total memory bits                  ; 0                                        ;
; Embedded Multiplier 9-bit elements ; 0                                        ;
; Total PLLs                         ; 0                                        ;
+------------------------------------+------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                            ;
+--------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                         ; Setting            ; Default Value      ;
+--------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                         ; EP2C35F672C6       ;                    ;
; Top-level entity name                                                          ; DE2_i2sound        ; DE2_i2sound        ;
; Family name                                                                    ; Cyclone II         ; Stratix            ;
; Restructure Multiplexers                                                       ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                            ; Off                ; Off                ;
; Preserve fewer node names                                                      ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                      ; Off                ; Off                ;
; Verilog Version                                                                ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                   ; VHDL93             ; VHDL93             ;
; State Machine Processing                                                       ; Auto               ; Auto               ;
; Safe State Machine                                                             ; Off                ; Off                ;
; Extract Verilog State Machines                                                 ; On                 ; On                 ;
; Extract VHDL State Machines                                                    ; On                 ; On                 ;
; Ignore Verilog initial constructs                                              ; Off                ; Off                ;
; Add Pass-Through Logic to Inferred RAMs                                        ; On                 ; On                 ;
; DSP Block Balancing                                                            ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                             ; On                 ; On                 ;
; Power-Up Don't Care                                                            ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                   ; Off                ; Off                ;
; Remove Duplicate Registers                                                     ; On                 ; On                 ;
; Ignore CARRY Buffers                                                           ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                         ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                          ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore LCELL Buffers                                                           ; Off                ; Off                ;
; Ignore SOFT Buffers                                                            ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                 ; Off                ; Off                ;
; Optimization Technique -- Cyclone II/Cyclone III                               ; Balanced           ; Balanced           ;
; Carry Chain Length -- Stratix/Stratix GX/Cyclone/MAX II/Cyclone II/Cyclone III ; 70                 ; 70                 ;
; Auto Carry Chains                                                              ; On                 ; On                 ;
; Auto Open-Drain Pins                                                           ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                          ; Off                ; Off                ;
; Perform gate-level register retiming                                           ; Off                ; Off                ;
; Allow register retiming to trade off Tsu/Tco with Fmax                         ; On                 ; On                 ;
; Auto ROM Replacement                                                           ; On                 ; On                 ;
; Auto RAM Replacement                                                           ; On                 ; On                 ;
; Auto Shift Register Replacement                                                ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                  ; On                 ; On                 ;
; Allow Synchronous Control Signals                                              ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                         ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                              ; Off                ; Off                ;
; Auto Resource Sharing                                                          ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                             ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                             ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                  ; Off                ; Off                ;
; Ignore translate_off and synthesis_off directives                              ; Off                ; Off                ;
; Show Parameter Settings Tables in Synthesis Report                             ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                             ; Off                ; Off                ;
; Retiming Meta-Stability Register Sequence Length                               ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                                              ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                           ; On                 ; On                 ;
; Use smart compilation                                                          ; Off                ; Off                ;
+--------------------------------------------------------------------------------+--------------------+--------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                           ;
+----------------------------------+-----------------+------------------------------------+--------------------------------------------------------------------------------------------------------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                                                           ;
+----------------------------------+-----------------+------------------------------------+--------------------------------------------------------------------------------------------------------+
; DE2_i2sound.bdf                  ; yes             ; User Block Diagram/Schematic File  ; D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_i2sound/DE2_i2sound.bdf ;
; CLOCK_500.v                      ; yes             ; User Verilog HDL File              ; D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_i2sound/CLOCK_500.v     ;
; i2c.v                            ; yes             ; User Verilog HDL File              ; D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_i2sound/i2c.v           ;
; keytr.v                          ; yes             ; User Verilog HDL File              ; D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_i2sound/keytr.v         ;
+----------------------------------+-----------------+------------------------------------+--------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                  ;
+---------------------------------------------+--------------------------------+
; Resource                                    ; Usage                          ;
+---------------------------------------------+--------------------------------+
; Estimated Total logic elements              ; 90                             ;
;                                             ;                                ;
; Total combinational functions               ; 90                             ;
; Logic element usage by number of LUT inputs ;                                ;
;     -- 4 input functions                    ; 35                             ;
;     -- 3 input functions                    ; 12                             ;
;     -- <=2 input functions                  ; 43                             ;
;                                             ;                                ;
; Logic elements by mode                      ;                                ;
;     -- normal mode                          ; 58                             ;
;     -- arithmetic mode                      ; 32                             ;
;                                             ;                                ;
; Total registers                             ; 68                             ;
;     -- Dedicated logic registers            ; 68                             ;
;     -- I/O registers                        ; 0                              ;
;                                             ;                                ;
; I/O pins                                    ; 11                             ;
; Maximum fan-out node                        ; CLOCK_500:inst4|COUNTER_500[9] ;
; Maximum fan-out                             ; 34                             ;
; Total fan-out                               ; 444                            ;
; Average fan-out                             ; 2.63                           ;
+---------------------------------------------+--------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                  ;
+----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------+--------------+
; Compilation Hierarchy Node ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name          ; Library Name ;
+----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------+--------------+
; |DE2_i2sound               ; 90 (0)            ; 68 (0)       ; 0           ; 0            ; 0       ; 0         ; 11   ; 0            ; |DE2_i2sound                 ; work         ;
;    |CLOCK_500:inst4|       ; 40 (40)           ; 36 (36)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_i2sound|CLOCK_500:inst4 ; work         ;
;    |i2c:inst|              ; 35 (35)           ; 21 (21)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_i2sound|i2c:inst        ; work         ;
;    |keytr:inst1|           ; 15 (15)           ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_i2sound|keytr:inst1     ; work         ;
+----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                              ;
+----------------------------------------+----------------------------------------+
; Register name                          ; Reason for Removal                     ;
+----------------------------------------+----------------------------------------+
; inst4/DATA_A[8,13..15]                 ; Stuck at GND due to stuck port data_in ;
; inst/SD[22..23]                        ; Stuck at GND due to stuck port data_in ;
; inst/SD[20..21]                        ; Stuck at VCC due to stuck port data_in ;
; inst/SD[19]                            ; Stuck at GND due to stuck port data_in ;
; inst/SD[18]                            ; Stuck at VCC due to stuck port data_in ;
; inst/SD[8,13..17]                      ; Stuck at GND due to stuck port data_in ;
; inst4/vol[7]                           ; Lost fanout                            ;
; Total Number of Removed Registers = 17 ;                                        ;
+----------------------------------------+----------------------------------------+


+---------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                           ;
+------------------+---------------------------+----------------------------------------+
; Register name    ; Reason for Removal        ; Registers Removed due to This Register ;
+------------------+---------------------------+----------------------------------------+
; inst4/DATA_A[15] ; Stuck at GND              ; inst/SD[15]                            ;
;                  ; due to stuck port data_in ;                                        ;
; inst4/DATA_A[14] ; Stuck at GND              ; inst/SD[14]                            ;
;                  ; due to stuck port data_in ;                                        ;
; inst4/DATA_A[13] ; Stuck at GND              ; inst/SD[13]                            ;
;                  ; due to stuck port data_in ;                                        ;
; inst4/DATA_A[8]  ; Stuck at GND              ; inst/SD[8]                             ;
;                  ; due to stuck port data_in ;                                        ;
+------------------+---------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 68    ;
; Number of registers using Synchronous Clear  ; 7     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 16    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 26    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------+
; 8:1                ; 5 bits    ; 25 LEs        ; 20 LEs               ; 5 LEs                  ; Yes        ; |DE2_i2sound|CLOCK_500:inst4|DATA_A[6] ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 7.1 Build 156 04/30/2007 SJ Full Version
    Info: Processing started: Wed Jun 20 16:36:17 2007
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DE2_i2sound -c DE2_i2sound
Info: Found 1 design units, including 1 entities, in source file DE2_i2sound.bdf
    Info: Found entity 1: DE2_i2sound
Info: Found 1 design units, including 1 entities, in source file CLOCK_500.v
    Info: Found entity 1: CLOCK_500
Info: Found 1 design units, including 1 entities, in source file i2c.v
    Info: Found entity 1: i2c
Info: Found 1 design units, including 1 entities, in source file keytr.v
    Info: Found entity 1: keytr
Info: Elaborating entity "DE2_i2sound" for the top level hierarchy
Warning: Pin "AUD_BCLK" not connected
Warning: Pin "AUD_DACLRCK" not connected
Warning: Pin "AUD_ADCLRCK" not connected
Info: Elaborating entity "i2c" for hierarchy "i2c:inst"
Warning (10230): Verilog HDL assignment warning at i2c.v(78): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at i2c.v(77): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at i2c.v(90): truncated value with size 32 to match size of target (6)
Info: Elaborating entity "CLOCK_500" for hierarchy "CLOCK_500:inst4"
Warning (10230): Verilog HDL assignment warning at CLOCK_500.v(72): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at CLOCK_500.v(76): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at CLOCK_500.v(82): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at CLOCK_500.v(104): truncated value with size 32 to match size of target (11)
Info: Elaborating entity "keytr" for hierarchy "keytr:inst1"
Warning (10230): Verilog HDL assignment warning at keytr.v(65): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at keytr.v(71): truncated value with size 32 to match size of target (10)
Warning: Reduced register "CLOCK_500:inst4|DATA_A[15]" with stuck data_in port to stuck value GND
Warning: Reduced register "CLOCK_500:inst4|DATA_A[14]" with stuck data_in port to stuck value GND
Warning: Reduced register "CLOCK_500:inst4|DATA_A[13]" with stuck data_in port to stuck value GND
Warning: Reduced register "CLOCK_500:inst4|DATA_A[8]" with stuck data_in port to stuck value GND
Warning: Reduced register "i2c:inst|SD[23]" with stuck data_in port to stuck value GND
Warning: Reduced register "i2c:inst|SD[22]" with stuck data_in port to stuck value GND
Info: Power-up level of register "i2c:inst|SD[21]" is not specified -- using power-up level of High to minimize register
Warning: Reduced register "i2c:inst|SD[21]" with stuck data_in port to stuck value VCC
Info: Power-up level of register "i2c:inst|SD[20]" is not specified -- using power-up level of High to minimize register
Warning: Reduced register "i2c:inst|SD[20]" with stuck data_in port to stuck value VCC
Warning: Reduced register "i2c:inst|SD[19]" with stuck data_in port to stuck value GND
Info: Power-up level of register "i2c:inst|SD[18]" is not specified -- using power-up level of High to minimize register
Warning: Reduced register "i2c:inst|SD[18]" with stuck data_in port to stuck value VCC
Warning: Reduced register "i2c:inst|SD[17]" with stuck data_in port to stuck value GND
Warning: Reduced register "i2c:inst|SD[16]" with stuck data_in port to stuck value GND
Warning: Reduced register "i2c:inst|SD[15]" with stuck data_in port to stuck value GND
Warning: Reduced register "i2c:inst|SD[14]" with stuck data_in port to stuck value GND
Warning: Reduced register "i2c:inst|SD[13]" with stuck data_in port to stuck value GND
Warning: Reduced register "i2c:inst|SD[8]" with stuck data_in port to stuck value GND
Info: 1 registers lost all their fanouts during netlist optimizations. The first 1 are displayed below.
    Info: Register "inst4/vol[7]" lost all its fanouts during netlist optimizations.
Warning: Design contains 3 input pin(s) that do not drive logic
    Warning: No output dependent on input pin "AUD_BCLK"
    Warning: No output dependent on input pin "AUD_DACLRCK"
    Warning: No output dependent on input pin "AUD_ADCLRCK"
Info: Implemented 113 device resources after synthesis - the final resource count might be different
    Info: Implemented 6 input pins
    Info: Implemented 4 output pins
    Info: Implemented 1 bidirectional pins
    Info: Implemented 102 logic cells
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 32 warnings
    Info: Allocated 143 megabytes of memory during processing
    Info: Processing ended: Wed Jun 20 16:36:20 2007
    Info: Elapsed time: 00:00:03


