<module name="L3INIT_CM2" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="CM_L3INIT_CLKSTCTRL" acronym="CM_L3INIT_CLKSTCTRL" offset="0x0" width="32" description="This register enables the domain power state transition. It controls the hardware supervised domain power state transition between ON-ACTIVE and ON-INACTIVE states. It also holds 1 status bit per clock input of the domain.">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CLKACTIVITY_INIT_60M_P2_FCLK" width="1" begin="29" end="29" resetval="0" description="This field indicates the state of the INIT_60M_P2_FCLK clock in the domain. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="0" token="CLKACTIVITY_INIT_60M_P2_FCLK_0_r" description="Corresponding clock is definitely gated"/>
      <bitenum value="1" id="1" token="CLKACTIVITY_INIT_60M_P2_FCLK_1_r" description="Corresponding clock is running or gating/ungating transition is ongoing"/>
    </bitfield>
    <bitfield id="CLKACTIVITY_INIT_60M_P1_FCLK" width="1" begin="28" end="28" resetval="0" description="This field indicates the state of the INIT_60M_P1_FCLK clock in the domain. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="0" token="CLKACTIVITY_INIT_60M_P1_FCLK_0_r" description="Corresponding clock is definitely gated"/>
      <bitenum value="1" id="1" token="CLKACTIVITY_INIT_60M_P1_FCLK_1_r" description="Corresponding clock is running or gating/ungating transition is ongoing"/>
    </bitfield>
    <bitfield id="CLKACTIVITY_HSIC_P2_FCLK" width="1" begin="27" end="27" resetval="0" description="This field indicates the state of the HSIC_P2_FCLK clock in the domain. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="0" token="CLKACTIVITY_HSIC_P2_FCLK_0_r" description="Corresponding clock is definitely gated"/>
      <bitenum value="1" id="1" token="CLKACTIVITY_HSIC_P2_FCLK_1_r" description="Corresponding clock is running or gating/ungating transition is ongoing"/>
    </bitfield>
    <bitfield id="CLKACTIVITY_HSIC_P1_FCLK" width="1" begin="26" end="26" resetval="0" description="This field indicates the state of the HSIC_P1_FCLK clock in the domain. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="0" token="CLKACTIVITY_HSIC_P1_FCLK_0_r" description="Corresponding clock is definitely gated"/>
      <bitenum value="1" id="1" token="CLKACTIVITY_HSIC_P1_FCLK_1_r" description="Corresponding clock is running or gating/ungating transition is ongoing"/>
    </bitfield>
    <bitfield id="CLKACTIVITY_UTMI_ROOT_FCLK" width="1" begin="25" end="25" resetval="0" description="This field indicates the state of the UTMI_ROOT_FCLK clock in the domain. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="0" token="CLKACTIVITY_UTMI_ROOT_FCLK_0_r" description="Corresponding clock is definitely gated"/>
      <bitenum value="1" id="1" token="CLKACTIVITY_UTMI_ROOT_FCLK_1_r" description="Corresponding clock is running or gating/ungating transition is ongoing"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="24" end="24" resetval="0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLKACTIVITY_TLL_CH1_FCLK" width="1" begin="23" end="23" resetval="0" description="This field indicates the state of the TLL_CH1_FCLK clock in the domain. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="0" token="CLKACTIVITY_TLL_CH1_FCLK_0_r" description="Corresponding clock is definitely gated"/>
      <bitenum value="1" id="1" token="CLKACTIVITY_TLL_CH1_FCLK_1_r" description="Corresponding clock is running or gating/ungating transition is ongoing"/>
    </bitfield>
    <bitfield id="CLKACTIVITY_TLL_CH0_FCLK" width="1" begin="22" end="22" resetval="0" description="This field indicates the state of the TLL_CH0_FCLK clock in the domain. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="0" token="CLKACTIVITY_TLL_CH0_FCLK_0_r" description="Corresponding clock is definitely gated"/>
      <bitenum value="1" id="1" token="CLKACTIVITY_TLL_CH0_FCLK_1_r" description="Corresponding clock is running or gating/ungating transition is ongoing"/>
    </bitfield>
    <bitfield id="CLKACTIVITY_HSIC_P2_480M_FCLK" width="1" begin="21" end="21" resetval="0" description="This field indicates the state of the HSIC_P2_480M_FCLK clock in the domain. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="0" token="CLKACTIVITY_HSIC_P2_480M_FCLK_0_r" description="Corresponding clock is definitely gated"/>
      <bitenum value="1" id="1" token="CLKACTIVITY_HSIC_P2_480M_FCLK_1_r" description="Corresponding clock is running or gating/ungating transition is ongoing"/>
    </bitfield>
    <bitfield id="CLKACTIVITY_HSIC_P1_480M_FCLK" width="1" begin="20" end="20" resetval="0" description="This field indicates the state of the HSIC_P1_480M_FCLK clock in the domain. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="0" token="CLKACTIVITY_HSIC_P1_480M_FCLK_0_r" description="Corresponding clock is definitely gated"/>
      <bitenum value="1" id="1" token="CLKACTIVITY_HSIC_P1_480M_FCLK_1_r" description="Corresponding clock is running or gating/ungating transition is ongoing"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="19" end="19" resetval="0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLKACTIVITY_INIT_HSMMC2_FCLK" width="1" begin="18" end="18" resetval="0" description="This field indicates the state of the INIT_HSMMC2_FCLK clock in the domain. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="0" token="CLKACTIVITY_INIT_HSMMC2_FCLK_0_r" description="Corresponding clock is definitely gated"/>
      <bitenum value="1" id="1" token="CLKACTIVITY_INIT_HSMMC2_FCLK_1_r" description="Corresponding clock is running or gating/ungating transition is ongoing"/>
    </bitfield>
    <bitfield id="CLKACTIVITY_INIT_HSMMC1_FCLK" width="1" begin="17" end="17" resetval="0" description="This field indicates the state of the INIT_HSMMC1_FCLK clock in the domain. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="0" token="CLKACTIVITY_INIT_HSMMC1_FCLK_0_r" description="Corresponding clock is definitely gated"/>
      <bitenum value="1" id="1" token="CLKACTIVITY_INIT_HSMMC1_FCLK_1_r" description="Corresponding clock is running or gating/ungating transition is ongoing"/>
    </bitfield>
    <bitfield id="CLKACTIVITY_INIT_HSI_FCLK" width="1" begin="16" end="16" resetval="0" description="This field indicates the state of the INIT_HSI_FCLK clock in the domain. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="0" token="CLKACTIVITY_INIT_HSI_FCLK_0_r" description="Corresponding clock is definitely gated"/>
      <bitenum value="1" id="1" token="CLKACTIVITY_INIT_HSI_FCLK_1_r" description="Corresponding clock is running or gating/ungating transition is ongoing"/>
    </bitfield>
    <bitfield id="CLKACTIVITY_USB_DPLL_HS_CLK" width="1" begin="15" end="15" resetval="0" description="This field indicates the state of the USB_DPLL_HS_CLK clock in the domain. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="0" token="CLKACTIVITY_USB_DPLL_HS_CLK_0_r" description="Corresponding clock is definitely gated"/>
      <bitenum value="1" id="1" token="CLKACTIVITY_USB_DPLL_HS_CLK_1_r" description="Corresponding clock is running or gating/ungating transition is ongoing"/>
    </bitfield>
    <bitfield id="CLKACTIVITY_USB_DPLL_CLK" width="1" begin="14" end="14" resetval="0" description="This field indicates the state of the USB_DPLL_CLK clock in the domain. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="0" token="CLKACTIVITY_USB_DPLL_CLK_0_r" description="Corresponding clock is definitely gated"/>
      <bitenum value="1" id="1" token="CLKACTIVITY_USB_DPLL_CLK_1_r" description="Corresponding clock is running or gating/ungating transition is ongoing"/>
    </bitfield>
    <bitfield id="CLKACTIVITY_INIT_48MC_FCLK" width="1" begin="13" end="13" resetval="0" description="This field indicates the state of the INIT_48MC_FCLK clock in the domain. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="0" token="CLKACTIVITY_INIT_48MC_FCLK_0_r" description="Corresponding clock is definitely gated"/>
      <bitenum value="1" id="1" token="CLKACTIVITY_INIT_48MC_FCLK_1_r" description="Corresponding clock is running or gating/ungating transition is ongoing"/>
    </bitfield>
    <bitfield id="CLKACTIVITY_INIT_48M_FCLK" width="1" begin="12" end="12" resetval="0" description="This field indicates the state of the INIT_48M_FCLK clock in the domain. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="0" token="CLKACTIVITY_INIT_48M_FCLK_0_r" description="Corresponding clock is definitely gated"/>
      <bitenum value="1" id="1" token="CLKACTIVITY_INIT_48M_FCLK_1_r" description="Corresponding clock is running or gating/ungating transition is ongoing"/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="11" end="10" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLKACTIVITY_INIT_L4_ICLK" width="1" begin="9" end="9" resetval="0" description="This field indicates the state of the L4_INIT_ICLK clock in the domain. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="0" token="CLKACTIVITY_INIT_L4_ICLK_0_r" description="Corresponding clock is definitely gated"/>
      <bitenum value="1" id="1" token="CLKACTIVITY_INIT_L4_ICLK_1_r" description="Corresponding clock is running or gating/ungating transition is ongoing"/>
    </bitfield>
    <bitfield id="CLKACTIVITY_INIT_L3_ICLK" width="1" begin="8" end="8" resetval="0" description="This field indicates the state of the L3_INIT_ICLK clock in the domain. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="0" token="CLKACTIVITY_INIT_L3_ICLK_0_r" description="Corresponding clock is definitely gated"/>
      <bitenum value="1" id="1" token="CLKACTIVITY_INIT_L3_ICLK_1_r" description="Corresponding clock is running or gating/ungating transition is ongoing"/>
    </bitfield>
    <bitfield id="RESERVED" width="6" begin="7" end="2" resetval="0x00" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLKTRCTRL" width="2" begin="1" end="0" resetval="0x0" description="Controls the clock state transition of the L3INIT clock domain." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="CLKTRCTRL_0" description="NO_SLEEP: Sleep transition cannot be initiated. Wakeup transition may however occur."/>
      <bitenum value="1" id="1" token="CLKTRCTRL_1" description="SW_SLEEP: Start a software forced sleep transition on the domain."/>
      <bitenum value="2" id="2" token="CLKTRCTRL_2" description="SW_WKUP: Start a software forced wake-up transition on the domain."/>
      <bitenum value="3" id="3" token="CLKTRCTRL_3" description="HW_AUTO: Automatic transition is enabled. Sleep and wakeup transition are based upon hardware conditions."/>
    </bitfield>
  </register>
  <register id="CM_L3INIT_STATICDEP" acronym="CM_L3INIT_STATICDEP" offset="0x4" width="32" description="This register controls the static domain dependencies from L3INIT domain towards 'target' domains. It is relevant only for domain having system initiator(s).">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="L4WKUP_STATDEP" width="1" begin="15" end="15" resetval="0" description="Static dependency towards L4WKUP clock domain" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="L4WKUP_STATDEP_0" description="Dependency is disabled"/>
      <bitenum value="1" id="1" token="L4WKUP_STATDEP_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="L4SEC_STATDEP" width="1" begin="14" end="14" resetval="0" description="Static dependency towards L4SEC clock domain" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="L4SEC_STATDEP_0" description="Dependency is disabled"/>
      <bitenum value="1" id="1" token="L4SEC_STATDEP_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="L4PER_STATDEP" width="1" begin="13" end="13" resetval="0" description="Static dependency towards L4PER clock domain" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="L4PER_STATDEP_0" description="Dependency is disabled"/>
      <bitenum value="1" id="1" token="L4PER_STATDEP_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="L4CFG_STATDEP" width="1" begin="12" end="12" resetval="0" description="Static dependency towards L4CFG clock domain" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="L4CFG_STATDEP_0" description="Dependency is disabled"/>
      <bitenum value="1" id="1" token="L4CFG_STATDEP_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="5" begin="11" end="7" resetval="0x00" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="L3_2_STATDEP" width="1" begin="6" end="6" resetval="1" description="Static dependency towards L3_2 clock domain" range="" rwaccess="R Rreturns1s">
      <bitenum value="1" id="1" token="L3_2_STATDEP_1_r" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="L3_1_STATDEP" width="1" begin="5" end="5" resetval="1" description="Static dependency towards L3_1 clock domain" range="" rwaccess="R Rreturns1s">
      <bitenum value="1" id="1" token="L3_1_STATDEP_1_r" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="MEMIF_STATDEP" width="1" begin="4" end="4" resetval="0" description="Static dependency towards MEMIF clock domain" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="MEMIF_STATDEP_0" description="Dependency is disabled"/>
      <bitenum value="1" id="1" token="MEMIF_STATDEP_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="ABE_STATDEP" width="1" begin="3" end="3" resetval="0" description="Static dependency towards ABE clock domain" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ABE_STATDEP_0" description="Dependency is disabled"/>
      <bitenum value="1" id="1" token="ABE_STATDEP_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="IVAHD_STATDEP" width="1" begin="2" end="2" resetval="0" description="Static dependency towards IVAHD clock domain" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="IVAHD_STATDEP_0" description="Dependency is disabled"/>
      <bitenum value="1" id="1" token="IVAHD_STATDEP_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="1" end="0" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="CM_L3INIT_DYNAMICDEP" acronym="CM_L3INIT_DYNAMICDEP" offset="0x8" width="32" description="This register controls the dynamic domain depedencies from L3INIT domain towards 'target' domains. It is relevant only for domain having INTRCONN master port(s).">
    <bitfield id="RESERVED" width="25" begin="31" end="7" resetval="0x0000000" description="" range="" rwaccess="R"/>
    <bitfield id="L3_2_DYNDEP" width="1" begin="6" end="6" resetval="0" description="Dynamic dependency towards L3_2 clock domain" range="" rwaccess="R">
      <bitenum value="0" id="0" token="L3_2_DYNDEP_0_r" description="Dependency is disabled"/>
    </bitfield>
    <bitfield id="L3_1_DYNDEP" width="1" begin="5" end="5" resetval="0" description="Dynamic dependency towards L3_1 clock domain" range="" rwaccess="R">
      <bitenum value="0" id="0" token="L3_1_DYNDEP_0_r" description="Dependency is disabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="5" begin="4" end="0" resetval="0x00" description="" range="" rwaccess="R"/>
  </register>
  <register id="CM_L3INIT_HSMMC1_CLKCTRL" acronym="CM_L3INIT_HSMMC1_CLKCTRL" offset="0x28" width="32" description="This register manages the MMC1 clocks.">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="CLKSEL" width="1" begin="24" end="24" resetval="0" description="Selects the source of the functional clock." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="CLKSEL_0" description="64MHz clock derived from DPLL_PER is selected"/>
      <bitenum value="1" id="1" token="CLKSEL_1" description="96MHz clock derived from DPLL_PER is selected"/>
    </bitfield>
    <bitfield id="RESERVED" width="5" begin="23" end="19" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="STBYST" width="1" begin="18" end="18" resetval="1" description="Module standby status. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="0" token="STBYST_0_r" description="Module is functional (not in standby)"/>
      <bitenum value="1" id="1" token="STBYST_1_r" description="Module is in standby"/>
    </bitfield>
    <bitfield id="IDLEST" width="2" begin="17" end="16" resetval="0x3" description="Module idle status. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="0" token="IDLEST_0_r" description="Module is fully functional, including INTRCONN"/>
      <bitenum value="1" id="1" token="IDLEST_1_r" description="Module is performing transition: wakeup, or sleep, or sleep abortion"/>
      <bitenum value="2" id="2" token="IDLEST_2_r" description="Module is in idle mode (only INTRCONN part). It is functional if using separate functional clock"/>
      <bitenum value="3" id="3" token="IDLEST_3_r" description="Module is disabled and cannot be accessed"/>
    </bitfield>
    <bitfield id="RESERVED" width="14" begin="15" end="2" resetval="0x0000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MODULEMODE" width="2" begin="1" end="0" resetval="0x0" description="Control the way mandatory clocks are managed." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="MODULEMODE_0" description="Module is disable by software. Any INTRCONN access to module results in an error, except if resulting from a module wakeup (asynchronous wakeup)."/>
      <bitenum value="1" id="1" token="MODULEMODE_1_r" description="Reserved"/>
      <bitenum value="2" id="2" token="MODULEMODE_2" description="Module is explicitly enabled. Interface clock (if not used for functions) may be gated according to the clock domain state. Functional clocks are guarantied to stay present. As long as in this configuration, power domain sleep transition cannot happen."/>
      <bitenum value="3" id="3" token="MODULEMODE_3_r" description="Reserved"/>
    </bitfield>
  </register>
  <register id="CM_L3INIT_HSMMC2_CLKCTRL" acronym="CM_L3INIT_HSMMC2_CLKCTRL" offset="0x30" width="32" description="This register manages the MMC2 clocks.">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="CLKSEL" width="1" begin="24" end="24" resetval="0" description="Selects the source of the functional clock." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="CLKSEL_0" description="64MHz clock derived from DPLL_PER is selected"/>
      <bitenum value="1" id="1" token="CLKSEL_1" description="96MHz clock derived from DPLL_PER is selected"/>
    </bitfield>
    <bitfield id="RESERVED" width="5" begin="23" end="19" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="STBYST" width="1" begin="18" end="18" resetval="1" description="Module standby status. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="0" token="STBYST_0_r" description="Module is functional (not in standby)"/>
      <bitenum value="1" id="1" token="STBYST_1_r" description="Module is in standby"/>
    </bitfield>
    <bitfield id="IDLEST" width="2" begin="17" end="16" resetval="0x3" description="Module idle status. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="0" token="IDLEST_0_r" description="Module is fully functional, including INTRCONN"/>
      <bitenum value="1" id="1" token="IDLEST_1_r" description="Module is performing transition: wakeup, or sleep, or sleep abortion"/>
      <bitenum value="2" id="2" token="IDLEST_2_r" description="Module is in idle mode (only INTRCONN part). It is functional if using separate functional clock"/>
      <bitenum value="3" id="3" token="IDLEST_3_r" description="Module is disabled and cannot be accessed"/>
    </bitfield>
    <bitfield id="RESERVED" width="14" begin="15" end="2" resetval="0x0000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MODULEMODE" width="2" begin="1" end="0" resetval="0x0" description="Control the way mandatory clocks are managed." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="MODULEMODE_0" description="Module is disable by software. Any INTRCONN access to module results in an error, except if resulting from a module wakeup (asynchronous wakeup)."/>
      <bitenum value="1" id="1" token="MODULEMODE_1_r" description="Reserved"/>
      <bitenum value="2" id="2" token="MODULEMODE_2" description="Module is explicitly enabled. Interface clock (if not used for functions) may be gated according to the clock domain state. Functional clocks are guarantied to stay present. As long as in this configuration, power domain sleep transition cannot happen."/>
      <bitenum value="3" id="3" token="MODULEMODE_3_r" description="Reserved"/>
    </bitfield>
  </register>
  <register id="CM_L3INIT_HSI_CLKCTRL" acronym="CM_L3INIT_HSI_CLKCTRL" offset="0x38" width="32" description="This register manages the HSI clocks.">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="CLKSEL" width="2" begin="25" end="24" resetval="0x0" description="Selects the functional clock source." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="CLKSEL_0" description="HSI_FCLK is divide by 1 of 192-MHz clock, to be used for OPP100"/>
      <bitenum value="1" id="1" token="CLKSEL_1" description="HSI_FCLK is divide by 2 of 192-MHz clock, to be used for OPP50"/>
      <bitenum value="2" id="2" token="CLKSEL_2" description="HSI_FCLK is divide by 4 of 192-MHz clock"/>
      <bitenum value="3" id="3" token="CLKSEL_3" description="Reserved"/>
    </bitfield>
    <bitfield id="RESERVED" width="5" begin="23" end="19" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="STBYST" width="1" begin="18" end="18" resetval="1" description="Module standby status. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="0" token="STBYST_0_r" description="Module is functional (not in standby)"/>
      <bitenum value="1" id="1" token="STBYST_1_r" description="Module is in standby"/>
    </bitfield>
    <bitfield id="IDLEST" width="2" begin="17" end="16" resetval="0x3" description="Module idle status. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="0" token="IDLEST_0_r" description="Module is fully functional, including INTRCONN"/>
      <bitenum value="1" id="1" token="IDLEST_1_r" description="Module is performing transition: wakeup, or sleep, or sleep abortion"/>
      <bitenum value="2" id="2" token="IDLEST_2_r" description="Module is in idle mode (only INTRCONN part). It is functional if using separate functional clock"/>
      <bitenum value="3" id="3" token="IDLEST_3_r" description="Module is disabled and cannot be accessed"/>
    </bitfield>
    <bitfield id="RESERVED" width="14" begin="15" end="2" resetval="0x0000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MODULEMODE" width="2" begin="1" end="0" resetval="0x0" description="Control the way mandatory clocks are managed.Read 0x: Reserved ." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="MODULEMODE_0" description="Module is disable by software. Any INTRCONN access to module results in an error, except if resulting from a module wakeup (asynchronous wakeup)."/>
      <bitenum value="1" id="1" token="MODULEMODE_1" description="Module is managed automatically by hardware according to clock domain"/>
      <bitenum value="3" id="3" token="MODULEMODE_3_r" description="Reserved"/>
    </bitfield>
  </register>
  <register id="CM_L3INIT_HSUSBHOST_CLKCTRL" acronym="CM_L3INIT_HSUSBHOST_CLKCTRL" offset="0x58" width="32" description="This register manages the USB_HOST_HS clocks.">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="CLKSEL_UTMI_P2" width="1" begin="25" end="25" resetval="0" description="Selects the source of the functional clock for UTMI Port2 on USB Host" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="CLKSEL_UTMI_P2_0" description="The functional clock is provided by the internal clock source"/>
      <bitenum value="1" id="1" token="CLKSEL_UTMI_P2_1" description="The functional clock is provided by an external PHY through an I/O pad."/>
    </bitfield>
    <bitfield id="CLKSEL_UTMI_P1" width="1" begin="24" end="24" resetval="0" description="Selects the source of the functional clock for UTMI Por1 on USB Host" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="CLKSEL_UTMI_P1_0" description="The functional clock is provided by the internal clock source"/>
      <bitenum value="1" id="1" token="CLKSEL_UTMI_P1_1" description="The functional clock is provided by an external PHY through an I/O pad."/>
    </bitfield>
    <bitfield id="RESERVED" width="5" begin="23" end="19" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="STBYST" width="1" begin="18" end="18" resetval="1" description="Module standby status. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="0" token="STBYST_0_r" description="Module is functional (not in standby)"/>
      <bitenum value="1" id="1" token="STBYST_1_r" description="Module is in standby"/>
    </bitfield>
    <bitfield id="IDLEST" width="2" begin="17" end="16" resetval="0x3" description="Module idle status. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="0" token="IDLEST_0_r" description="Module is fully functional, including INTRCONN"/>
      <bitenum value="1" id="1" token="IDLEST_1_r" description="Module is performing transition: wakeup, or sleep, or sleep abortion"/>
      <bitenum value="2" id="2" token="IDLEST_2_r" description="Module is in idle mode (only INTRCONN part). It is functional if using separate functional clock"/>
      <bitenum value="3" id="3" token="IDLEST_3_r" description="Module is disabled and cannot be accessed"/>
    </bitfield>
    <bitfield id="OPTFCLKEN_FUNC48MCLK" width="1" begin="15" end="15" resetval="0" description="USB-HOST optional clock control: FUNC48MCLK" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="OPTFCLKEN_FUNC48MCLK_0" description="Optional functional clock is disabled"/>
      <bitenum value="1" id="1" token="OPTFCLKEN_FUNC48MCLK_1" description="Optional functional clock is enabled"/>
    </bitfield>
    <bitfield id="OPTFCLKEN_HSIC480M_P2_CLK" width="1" begin="14" end="14" resetval="0" description="USB-HOST optional clock control: HSIC480M_P2_CLK" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="OPTFCLKEN_HSIC480M_P2_CLK_0" description="Optional functional clock is disabled"/>
      <bitenum value="1" id="1" token="OPTFCLKEN_HSIC480M_P2_CLK_1" description="Optional functional clock is enabled"/>
    </bitfield>
    <bitfield id="OPTFCLKEN_HSIC480M_P1_CLK" width="1" begin="13" end="13" resetval="0" description="USB-HOST optional clock control: HSIC480M_P1_CLK" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="OPTFCLKEN_HSIC480M_P1_CLK_0" description="Optional functional clock is disabled"/>
      <bitenum value="1" id="1" token="OPTFCLKEN_HSIC480M_P1_CLK_1" description="Optional functional clock is enabled"/>
    </bitfield>
    <bitfield id="OPTFCLKEN_HSIC60M_P2_CLK" width="1" begin="12" end="12" resetval="0" description="USB-HOST optional clock control: HSIC60M_P2_CLK" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="OPTFCLKEN_HSIC60M_P2_CLK_0" description="Optional functional clock is disabled"/>
      <bitenum value="1" id="1" token="OPTFCLKEN_HSIC60M_P2_CLK_1" description="Optional functional clock is enabled"/>
    </bitfield>
    <bitfield id="OPTFCLKEN_HSIC60M_P1_CLK" width="1" begin="11" end="11" resetval="0" description="USB-HOST optional clock control: HSIC60M_P1_CLK" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="OPTFCLKEN_HSIC60M_P1_CLK_0" description="Optional functional clock is disabled"/>
      <bitenum value="1" id="1" token="OPTFCLKEN_HSIC60M_P1_CLK_1" description="Optional functional clock is enabled"/>
    </bitfield>
    <bitfield id="OPTFCLKEN_UTMI_P3_CLK" width="1" begin="10" end="10" resetval="0" description="USB-HOST optional clock control: UTMI_P3_CLK" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="OPTFCLKEN_UTMI_P3_CLK_0" description="Optional functional clock is disabled"/>
      <bitenum value="1" id="1" token="OPTFCLKEN_UTMI_P3_CLK_1" description="Optional functional clock is enabled"/>
    </bitfield>
    <bitfield id="OPTFCLKEN_UTMI_P2_CLK" width="1" begin="9" end="9" resetval="0" description="USB-HOST optional clock control: UTMI_P2_CLK when CLKSEL_UTMI_P2 is 0" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="OPTFCLKEN_UTMI_P2_CLK_0" description="Optional functional clock is disabled"/>
      <bitenum value="1" id="1" token="OPTFCLKEN_UTMI_P2_CLK_1" description="Optional functional clock is enabled"/>
    </bitfield>
    <bitfield id="OPTFCLKEN_UTMI_P1_CLK" width="1" begin="8" end="8" resetval="0" description="USB-HOST optional clock control: UTMI_P1_CLK when CLKSEL_UTMI_P1 is 0" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="OPTFCLKEN_UTMI_P1_CLK_0" description="Optional functional clock is disabled"/>
      <bitenum value="1" id="1" token="OPTFCLKEN_UTMI_P1_CLK_1" description="Optional functional clock is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SAR_MODE" width="1" begin="4" end="4" resetval="0" description="SAR mode control for the module. Shall not be modify except if module is disabled." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SAR_MODE_0" description="SAR mode is disabled"/>
      <bitenum value="1" id="1" token="SAR_MODE_1" description="SAR mode is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="3" end="2" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="MODULEMODE" width="2" begin="1" end="0" resetval="0x0" description="Control the way mandatory clocks are managed." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="MODULEMODE_0" description="Module is disable by software. Any INTRCONN access to module results in an error, except if resulting from a module wakeup (asynchronous wakeup)."/>
      <bitenum value="1" id="1" token="MODULEMODE_1_r" description="Reserved"/>
      <bitenum value="2" id="2" token="MODULEMODE_2" description="Module is explicitly enabled. Interface clock (if not used for functions) may be gated according to the clock domain state. Functional clocks are guarantied to stay present. As long as in this configuration, power domain sleep transition cannot happen."/>
      <bitenum value="3" id="3" token="MODULEMODE_3_r" description="Reserved"/>
    </bitfield>
  </register>
  <register id="CM_L3INIT_HSUSBOTG_CLKCTRL" acronym="CM_L3INIT_HSUSBOTG_CLKCTRL" offset="0x60" width="32" description="This register manages the USB_OTG_HS clocks.">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="CLKSEL_60M" width="1" begin="24" end="24" resetval="0" description="Selects the source of the 60MHz functional clock." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="CLKSEL_60M_0" description="The 60MHz clock is sourced from on die UTMI PHY"/>
      <bitenum value="1" id="1" token="CLKSEL_60M_1" description="The 60MHz clock is sourced from the external ULPI PHY"/>
    </bitfield>
    <bitfield id="RESERVED" width="5" begin="23" end="19" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="STBYST" width="1" begin="18" end="18" resetval="1" description="Module standby status. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="0" token="STBYST_0_r" description="Module is functional (not in standby)"/>
      <bitenum value="1" id="1" token="STBYST_1_r" description="Module is in standby"/>
    </bitfield>
    <bitfield id="IDLEST" width="2" begin="17" end="16" resetval="0x3" description="Module idle status. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="0" token="IDLEST_0_r" description="Module is fully functional, including INTRCONN"/>
      <bitenum value="1" id="1" token="IDLEST_1_r" description="Module is performing transition: wakeup, or sleep, or sleep abortion"/>
      <bitenum value="2" id="2" token="IDLEST_2_r" description="Module is in idle mode (only INTRCONN part). It is functional if using separate functional clock"/>
      <bitenum value="3" id="3" token="IDLEST_3_r" description="Module is disabled and cannot be accessed"/>
    </bitfield>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="OPTFCLKEN_XCLK" width="1" begin="8" end="8" resetval="0" description="USB_OTG optional clock control: XCLK (60MHz clock)" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="OPTFCLKEN_XCLK_0" description="Optional functional clock is disabled"/>
      <bitenum value="1" id="1" token="OPTFCLKEN_XCLK_1" description="Optional functional clock is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="6" begin="7" end="2" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="MODULEMODE" width="2" begin="1" end="0" resetval="0x0" description="Control the way mandatory clocks are managed." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="MODULEMODE_0" description="Module is disable by software. Any INTRCONN access to module results in an error, except if resulting from a module wakeup (asynchronous wakeup)."/>
      <bitenum value="1" id="1" token="MODULEMODE_1" description="Module is managed automatically by hardware according to clock domain transition. A clock domain sleep transition put module into idle. A wakeup domain transition put it back into function. If CLKTRCTRL=3, any INTRCONN access to module is always granted. Module clocks may be gated according to the clock domain state."/>
      <bitenum value="2" id="2" token="MODULEMODE_2_r" description="Reserved"/>
      <bitenum value="3" id="3" token="MODULEMODE_3_r" description="Reserved"/>
    </bitfield>
  </register>
  <register id="CM_L3INIT_HSUSBTLL_CLKCTRL" acronym="CM_L3INIT_HSUSBTLL_CLKCTRL" offset="0x68" width="32" description="This register manages the USB_TLL clocks.">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="IDLEST" width="2" begin="17" end="16" resetval="0x3" description="Module idle status. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="0" token="IDLEST_0_r" description="Module is fully functional, including INTRCONN"/>
      <bitenum value="1" id="1" token="IDLEST_1_r" description="Module is performing transition: wakeup, or sleep, or sleep abortion"/>
      <bitenum value="2" id="2" token="IDLEST_2_r" description="Module is in idle mode (only INTRCONN part). It is functional if using separate functional clock"/>
      <bitenum value="3" id="3" token="IDLEST_3_r" description="Module is disabled and cannot be accessed"/>
    </bitfield>
    <bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="OPTFCLKEN_USB_CH1_CLK" width="1" begin="9" end="9" resetval="0" description="USB-HOST optional clock control: USB_CH1_CLK" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="OPTFCLKEN_USB_CH1_CLK_0" description="Optional functional clock is disabled"/>
      <bitenum value="1" id="1" token="OPTFCLKEN_USB_CH1_CLK_1" description="Optional functional clock is enabled"/>
    </bitfield>
    <bitfield id="OPTFCLKEN_USB_CH0_CLK" width="1" begin="8" end="8" resetval="0" description="USB-HOST optional clock control: USB_CH0_CLK" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="OPTFCLKEN_USB_CH0_CLK_0" description="Optional functional clock is disabled"/>
      <bitenum value="1" id="1" token="OPTFCLKEN_USB_CH0_CLK_1" description="Optional functional clock is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SAR_MODE" width="1" begin="4" end="4" resetval="0" description="SAR mode control for the module. Shall not be modify except if module is disabled." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SAR_MODE_0" description="SAR mode is disabled"/>
      <bitenum value="1" id="1" token="SAR_MODE_1" description="SAR mode is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="3" end="2" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="MODULEMODE" width="2" begin="1" end="0" resetval="0x0" description="Control the way mandatory clocks are managed." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="MODULEMODE_0" description="Module is disable by software. Any INTRCONN access to module results in an error, except if resulting from a module wakeup (asynchronous wakeup)."/>
      <bitenum value="1" id="1" token="MODULEMODE_1" description="Module is managed automatically by hardware according to clock domain transition. A clock domain sleep transition put module into idle. A wakeup domain transition put it back into function. If CLKTRCTRL=3, any INTRCONN access to module is always granted. Module clocks may be gated according to the clock domain state."/>
      <bitenum value="2" id="2" token="MODULEMODE_2_r" description="Reserved"/>
      <bitenum value="3" id="3" token="MODULEMODE_3_r" description="Reserved"/>
    </bitfield>
  </register>
  <register id="CM_L3INIT_FSUSB_CLKCTRL" acronym="CM_L3INIT_FSUSB_CLKCTRL" offset="0xD0" width="32" description="This register manages the USB_HOST_FS clocks.">
    <bitfield id="RESERVED" width="13" begin="31" end="19" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="STBYST" width="1" begin="18" end="18" resetval="1" description="Module standby status. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="0" token="STBYST_0_r" description="Module is functional (not in standby)"/>
      <bitenum value="1" id="1" token="STBYST_1_r" description="Module is in standby"/>
    </bitfield>
    <bitfield id="IDLEST" width="2" begin="17" end="16" resetval="0x3" description="Module idle status. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="0" token="IDLEST_0_r" description="Module is fully functional, including INTRCONN"/>
      <bitenum value="1" id="1" token="IDLEST_1_r" description="Module is performing transition: wakeup, or sleep, or sleep abortion"/>
      <bitenum value="2" id="2" token="IDLEST_2_r" description="Module is in idle mode (only INTRCONN part). It is functional if using separate functional clock"/>
      <bitenum value="3" id="3" token="IDLEST_3_r" description="Module is disabled and cannot be accessed"/>
    </bitfield>
    <bitfield id="RESERVED" width="14" begin="15" end="2" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="MODULEMODE" width="2" begin="1" end="0" resetval="0x0" description="Control the way mandatory clocks are managed." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="MODULEMODE_0" description="Module is disable by software. Any INTRCONN access to module results in an error, except if resulting from a module wakeup (asynchronous wakeup)."/>
      <bitenum value="1" id="1" token="MODULEMODE_1_r" description="Reserved"/>
      <bitenum value="2" id="2" token="MODULEMODE_2" description="Module is explicitly enabled. Interface clock (if not used for functions) may be gated according to the clock domain state. Functional clocks are guarantied to stay present. As long as in this configuration, power domain sleep transition cannot happen."/>
      <bitenum value="3" id="3" token="MODULEMODE_3_r" description="Reserved"/>
    </bitfield>
  </register>
  <register id="CM_L3INIT_USBPHY_CLKCTRL" acronym="CM_L3INIT_USBPHY_CLKCTRL" offset="0xE0" width="32" description="This register manages the USBPHY clocks.">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="IDLEST" width="2" begin="17" end="16" resetval="0x3" description="Module idle status. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="0" token="IDLEST_0_r" description="Module is fully functional, including INTRCONN"/>
      <bitenum value="1" id="1" token="IDLEST_1_r" description="Module is performing transition: wakeup, or sleep, or sleep abortion"/>
      <bitenum value="2" id="2" token="IDLEST_2_r" description="Module is in idle mode (only INTRCONN part). It is functional if using separate functional clock"/>
      <bitenum value="3" id="3" token="IDLEST_3_r" description="Module is disabled and cannot be accessed"/>
    </bitfield>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="OPTFCLKEN_PHY_48M" width="1" begin="8" end="8" resetval="0" description="USBPHY optional clock control: PHY_48M" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="OPTFCLKEN_PHY_48M_0" description="Optional functional clock is disabled"/>
      <bitenum value="1" id="1" token="OPTFCLKEN_PHY_48M_1" description="Optional functional clock is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="6" begin="7" end="2" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="MODULEMODE" width="2" begin="1" end="0" resetval="0x0" description="Control the way mandatory clocks are managed." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="MODULEMODE_0" description="Module is disable by software. Any INTRCONN access to module results in an error, except if resulting from a module wakeup (asynchronous wakeup)."/>
      <bitenum value="1" id="1" token="MODULEMODE_1" description="Module is managed automatically by hardware according to clock domain transition. A clock domain sleep transition put module into idle. A wakeup domain transition put it back into function. If CLKTRCTRL=3, any INTRCONN access to module is always granted. Module clocks may be gated according to the clock domain state."/>
      <bitenum value="2" id="2" token="MODULEMODE_2_r" description="Reserved"/>
      <bitenum value="3" id="3" token="MODULEMODE_3_r" description="Reserved"/>
    </bitfield>
  </register>
</module>
