{
  "performance": {
    "max_number_of_threads": "half",
    "minimize_probing_sets": "no"
  },
  "simulation": {
    "groups": [
      "2'b$$",
      "2'b11"
    ],
    "number_of_clock_cycles": 3,
    "always_random_inputs": [
      "port_r[0]"
    ],
    "input_sequence": [
      {
        "signals": [
          {
            "name": "port_a[0]",
            "value": "group_in0[0]"
          },
          {
            "name": "port_b[0]",
            "value": "group_in0[1]"
          },
          {
            "name": "port_a[1]",
            "value": "group_in1[0]"
          },
          {
            "name": "port_b[1]",
            "value": "group_in1[1]"
          }
        ]
      }
    ],
    "number_of_simulations": 16384,
    "number_of_simulations_per_step": 1024,
    "number_of_simulations_per_write": 16384
  },
  "hardware": {
    "clock_signal_name": "clk"
  },
  "side_channel_analysis": {
    "order": 2,
    "relaxed_model": true,
    "clock_cycles": [
      "2"
    ],
    "probe_placement":
    {
      "include": {
        "signals": "port_c\\[[0-1]\\]",
        "paths": "(?!)"
      },
      "exclude": {
        "signals": "(?!)",
        "paths": "(?!)"
      }	
    },
    "extension_routes":
    {
      "include": {
        "signals": "(?!)",
        "paths": "(?!)"
      },
      "exclude": {
        "signals": "(?!)",
        "paths": "(?!)"
      }	   
    }
  }
}