`timescale 1ns / 1ps

////////////////////////////////////////////////////////////////////////////////
// Company: 
// Engineer:
//
// Create Date:   18:56:51 05/01/2018
// Design Name:   GatedRSLatch
// Module Name:   /tmp/tmp.TbiQs2mH3q/RSLatch/GatedRSLatch_test.v
// Project Name:  RSLatch
// Target Device:  
// Tool versions:  
// Description: 
//
// Verilog Test Fixture created by ISE for module: GatedRSLatch
//
// Dependencies:
// 
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
// 
////////////////////////////////////////////////////////////////////////////////

module GatedRSLatch_test;

	// Inputs
	reg R;
	reg E;
	reg S;

	// Outputs
	wire Q;
	wire NQ;

	// Instantiate the Unit Under Test (UUT)
	GatedRSLatch uut (
		.R(R), 
		.E(E), 
		.S(S), 
		.Q(Q), 
		.NQ(NQ)
	);

	initial begin
		// Initialize Inputs
		R = 0;
		E = 0;
		S = 0;

		// Wait 100 ns for global reset to finish
		#100;
        
		// Add stimulus here
		R = 1; S = 0;
		
		#100 R = 0; S = 1;
		
		#100 R = 0; S = 0;
		
		#100 R = 1; S = 1;
		
		#100 E = 1; R = 0; S = 0;
		
		#100 R = 1; S = 0;
		
		#100 R = 0; S = 1;
		
		#100 R = 0; S = 0;
		
		#100 R = 1; S = 1;


	end
      
endmodule


