0.7
2020.2
Apr 18 2022
16:05:34
C:/Users/Yara2005/Computer-Architecture-Project-1/Project_1/Project_1.sim/sim_1/behav/xsim/glbl.v,1649976174,verilog,,,,glbl,,,,,,,,
C:/Users/Yara2005/Computer-Architecture-Project-1/Project_1/Project_1.srcs/sim_1/new/Processor_Simulator.v,1762782391,verilog,,,,Processor_Simulator,,,,,,,,
C:/Users/Yara2005/Computer-Architecture-Project-1/Project_1/Project_1.srcs/sources_1/new/ALU_Control.v,1763316097,verilog,,C:/Users/Yara2005/Computer-Architecture-Project-1/Project_1/Project_1.srcs/sources_1/new/BranchUnit.v,,ALU_Control,,,,,,,,
C:/Users/Yara2005/Computer-Architecture-Project-1/Project_1/Project_1.srcs/sources_1/new/BranchUnit.v,1762783709,verilog,,C:/Users/Yara2005/Computer-Architecture-Project-1/Project_1/Project_1.srcs/sources_1/new/Control_Unit.v,,BranchUnit,,,,,,,,
C:/Users/Yara2005/Computer-Architecture-Project-1/Project_1/Project_1.srcs/sources_1/new/Control_Unit.v,1763318966,verilog,,C:/Users/Yara2005/Computer-Architecture-Project-1/Project_1/Project_1.srcs/sources_1/new/DataMem.v,C:/Users/Yara2005/Computer-Architecture-Project-1/Project_1/Project_1.srcs/sources_1/new/defines.v,Control_Unit,,,,,,,,
C:/Users/Yara2005/Computer-Architecture-Project-1/Project_1/Project_1.srcs/sources_1/new/DataMem.v,1762792725,verilog,,C:/Users/Yara2005/Computer-Architecture-Project-1/Project_1/Project_1.srcs/sources_1/new/FullAdder-1-1.v,,DataMem,,,,,,,,
C:/Users/Yara2005/Computer-Architecture-Project-1/Project_1/Project_1.srcs/sources_1/new/FullAdder-1-1.v,1762429508,verilog,,C:/Users/Yara2005/Computer-Architecture-Project-1/Project_1/Project_1.srcs/sources_1/new/ImmGen.v,,FullAdder,,,,,,,,
C:/Users/Yara2005/Computer-Architecture-Project-1/Project_1/Project_1.srcs/sources_1/new/ImmGen.v,1540519090,verilog,,C:/Users/Yara2005/Computer-Architecture-Project-1/Project_1/Project_1.srcs/sources_1/new/InstMem.v,C:/Users/Yara2005/Computer-Architecture-Project-1/Project_1/Project_1.srcs/sources_1/new/defines.v,rv32_ImmGen,,,,,,,,
C:/Users/Yara2005/Computer-Architecture-Project-1/Project_1/Project_1.srcs/sources_1/new/InstMem.v,1763318136,verilog,,C:/Users/Yara2005/Computer-Architecture-Project-1/Project_1/Project_1.srcs/sources_1/new/Processor.v,,InstMem,,,,,,,,
C:/Users/Yara2005/Computer-Architecture-Project-1/Project_1/Project_1.srcs/sources_1/new/Processor.v,1763316100,verilog,,C:/Users/Yara2005/Computer-Architecture-Project-1/Project_1/Project_1.srcs/sources_1/new/RCA-1.v,C:/Users/Yara2005/Computer-Architecture-Project-1/Project_1/Project_1.srcs/sources_1/new/defines.v,Processor,,,,,,,,
C:/Users/Yara2005/Computer-Architecture-Project-1/Project_1/Project_1.srcs/sources_1/new/RCA-1.v,1762704774,verilog,,C:/Users/Yara2005/Computer-Architecture-Project-1/Project_1/Project_1.srcs/sources_1/new/Register_File.v,,RCA,,,,,,,,
C:/Users/Yara2005/Computer-Architecture-Project-1/Project_1/Project_1.srcs/sources_1/new/Register_File.v,1762429508,verilog,,C:/Users/Yara2005/Computer-Architecture-Project-1/Project_1/Project_1.srcs/sources_1/new/StoreLoadControl.v,,Register_File,,,,,,,,
C:/Users/Yara2005/Computer-Architecture-Project-1/Project_1/Project_1.srcs/sources_1/new/StoreLoadControl.v,1762782380,verilog,,C:/Users/Yara2005/Computer-Architecture-Project-1/Project_1/Project_1.srcs/sources_1/new/flipflop.v,,StoreLoadControl,,,,,,,,
C:/Users/Yara2005/Computer-Architecture-Project-1/Project_1/Project_1.srcs/sources_1/new/defines.v,1602891948,verilog,,,,,,,,,,,,
C:/Users/Yara2005/Computer-Architecture-Project-1/Project_1/Project_1.srcs/sources_1/new/flipflop.v,1762429508,verilog,,C:/Users/Yara2005/Computer-Architecture-Project-1/Project_1/Project_1.srcs/sources_1/new/multiplexer.v,,DFlipFlop,,,,,,,,
C:/Users/Yara2005/Computer-Architecture-Project-1/Project_1/Project_1.srcs/sources_1/new/multiplexer.v,1762429508,verilog,,C:/Users/Yara2005/Computer-Architecture-Project-1/Project_1/Project_1.srcs/sources_1/new/prv32_ALU.v,,multiplexer,,,,,,,,
C:/Users/Yara2005/Computer-Architecture-Project-1/Project_1/Project_1.srcs/sources_1/new/prv32_ALU.v,1541330054,verilog,,C:/Users/Yara2005/Computer-Architecture-Project-1/Project_1/Project_1.srcs/sources_1/new/register.v,,prv32_ALU,,,,,,,,
C:/Users/Yara2005/Computer-Architecture-Project-1/Project_1/Project_1.srcs/sources_1/new/register.v,1762429508,verilog,,C:/Users/Yara2005/Computer-Architecture-Project-1/Project_1/Project_1.srcs/sources_1/new/shifter.v,,register,,,,,,,,
C:/Users/Yara2005/Computer-Architecture-Project-1/Project_1/Project_1.srcs/sources_1/new/shift_left.v,1762429508,verilog,,C:/Users/Yara2005/Computer-Architecture-Project-1/Project_1/Project_1.srcs/sources_1/new/shifter.v,,shift_left,,,,,,,,
C:/Users/Yara2005/Computer-Architecture-Project-1/Project_1/Project_1.srcs/sources_1/new/shifter.v,1763317074,verilog,,C:/Users/Yara2005/Computer-Architecture-Project-1/Project_1/Project_1.srcs/sim_1/new/Processor_Simulator.v,,shifter,,,,,,,,
