

	library ieee;
	use ieee.std_logic_1164.all;
	
	entity MuxSub is 
	port(
		seletor : in std_logic_vector(3 downto 0);
		saida   : out std_logic_vector(7 downto 0)
	);
	end entity;
	
	architecture hardware of MuxSub is 
	
	begin 
	
	
	end hardware;