<?xml version="1.0" encoding="UTF-8" standalone="no" ?><Component xmlns="http://actel.com/sweng/afi"><name>test3</name><vendor/><library/><version/><fileSets><fileSet fileSetId="OTHER_FILESET"><file fileid="0"><name>./test3.sdb</name><userFileType>SDB</userFileType></file><file fileid="1"><name>./test3_manifest.txt</name><userFileType>LOG</userFileType></file></fileSet><fileSet fileSetId="HDL_FILESET"><file fileid="2"><name>./test3.v</name><fileType>verilogSource</fileType></file></fileSet></fileSets><hwModel><views><view><fileSetRef>OTHER_FILESET</fileSetRef><name>OTHER</name></view><view><fileSetRef>HDL_FILESET</fileSetRef><name>HDL</name></view></views></hwModel><category>SmartCoreDesign</category><function>SmartDesign</function><variation>SmartDesign</variation><vendor>Actel</vendor><version>1.0</version><vendorExtension><type>SmartCoreDesign</type></vendorExtension><vendorExtension><state value="GENERATED"/></vendorExtension><vendorExtensions><previousType/><preDesignInGoodState>false</preDesignInGoodState><componentRef library="" name="" vendor="" version=""/><dependentModules><module file="hdl\comb.v" module_class="HdlModule" name="comb" state="GOOD" type="2"/><module file="hdl\test2_RP_HDL\delay_a_clock.v" module_class="HdlModule" name="delay_a_clock" state="GOOD" type="2"/><module file="hdl\test2_RP_HDL\HDL_RP\de_v1\de_v1.v" module_class="HdlModule" name="de_v1" state="GOOD" type="2"/><module file="hdl\test2_RP_HDL\HDL_RP\en64_RP.v" module_class="HdlModule" name="en64_RP2" state="GOOD" type="2"/><module module_class="ComponentModule" name="PF_TPSRAM_C0::work" state="GOOD" type="1"/><module file="hdl\test2_RP_HDL\test5.v" module_class="HdlModule" name="test5" state="GOOD" type="2"/><module file="hdl\test2_RP_HDL\test6.v" module_class="HdlModule" name="test6_for_compare" state="GOOD" type="2"/></dependentModules></vendorExtensions><model><signals><signal><name>W_EN</name><direction>in</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>R_EN</name><direction>in</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>CLK</name><direction>in</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>error_flag</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>R_ADDR</name><direction>in</direction><left>13</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>W_ADDR</name><direction>in</direction><left>13</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>data_80_in_from_SRAM</name><direction>in</direction><left>79</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>data_80_out_from_SRAM</name><direction>in</direction><left>79</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>error_data</name><direction>out</direction><left>63</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>error_address</name><direction>out</direction><left>13</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal></signals></model></Component>