v 20081231 1
C 40000 40000 0 0 0 title-B.sym
C 48600 49000 1 180 0 asic-pmos-1.sym
{
T 47200 48200 5 8 0 0 180 0 1
device=PMOS_TRANSISTOR
T 47800 48200 5 10 1 1 180 0 1
refdes=M?
T 47800 48400 5 8 1 1 180 0 1
model-name=pmos4
T 47800 48700 5 8 1 0 180 0 1
w=10u
T 47800 48900 5 8 1 0 180 0 1
l=1u
}
C 45900 48000 1 0 0 asic-pmos-1.sym
{
T 47300 48800 5 8 0 0 0 0 1
device=PMOS_TRANSISTOR
T 46700 48800 5 10 1 1 0 0 1
refdes=M?
T 46700 48600 5 8 1 1 0 0 1
model-name=pmos4
T 46700 48300 5 8 1 0 0 0 1
w=10u
T 46700 48100 5 8 1 0 0 0 1
l=1u
}
C 49400 48000 1 0 0 asic-pmos-1.sym
{
T 50800 48800 5 8 0 0 0 0 1
device=PMOS_TRANSISTOR
T 50200 48800 5 10 1 1 0 0 1
refdes=M?
T 50200 48600 5 8 1 1 0 0 1
model-name=pmos4
T 50200 48300 5 8 1 0 0 0 1
w=10u
T 50200 48100 5 8 1 0 0 0 1
l=1u
}
C 52100 49000 1 180 0 asic-pmos-1.sym
{
T 50700 48200 5 8 0 0 180 0 1
device=PMOS_TRANSISTOR
T 51300 48200 5 10 1 1 180 0 1
refdes=M?
T 51300 48400 5 8 1 1 180 0 1
model-name=pmos4
T 51300 48700 5 8 1 0 180 0 1
w=10u
T 51300 48900 5 8 1 0 180 0 1
l=1u
}
C 52900 48000 1 0 0 asic-pmos-1.sym
{
T 54300 48800 5 8 0 0 0 0 1
device=PMOS_TRANSISTOR
T 53700 48800 5 10 1 1 0 0 1
refdes=M?
T 53700 48600 5 8 1 1 0 0 1
model-name=pmos4
T 53700 48300 5 8 1 0 0 0 1
w=10u
T 53700 48100 5 8 1 0 0 0 1
l=1u
}
C 45900 46000 1 0 0 asic-nmos-1.sym
{
T 47300 46800 5 8 0 0 0 0 1
device=NMOS_TRANSISTOR
T 46700 46800 5 10 1 1 0 0 1
refdes=M?
T 46700 46600 5 8 1 1 0 0 1
model-name=nmos4
T 46700 46300 5 8 1 0 0 0 1
w=1u
T 46700 46100 5 8 1 0 0 0 1
l=3u
}
C 48600 47000 1 180 0 asic-nmos-1.sym
{
T 47200 46200 5 8 0 0 180 0 1
device=NMOS_TRANSISTOR
T 47800 46200 5 10 1 1 180 0 1
refdes=M?
T 47800 46400 5 8 1 1 180 0 1
model-name=nmos4
T 47800 46700 5 8 1 0 180 0 1
w=1u
T 47800 46900 5 8 1 0 180 0 1
l=3u
}
C 49400 46000 1 0 0 asic-nmos-1.sym
{
T 50800 46800 5 8 0 0 0 0 1
device=NMOS_TRANSISTOR
T 50200 46800 5 10 1 1 0 0 1
refdes=M?
T 50200 46600 5 8 1 1 0 0 1
model-name=nmos4
T 50200 46300 5 8 1 0 0 0 1
w=1u
T 50200 46100 5 8 1 0 0 0 1
l=3u
}
C 52100 47000 1 180 0 asic-nmos-1.sym
{
T 50700 46200 5 8 0 0 180 0 1
device=NMOS_TRANSISTOR
T 51300 46200 5 10 1 1 180 0 1
refdes=M?
T 51300 46400 5 8 1 1 180 0 1
model-name=nmos4
T 51300 46700 5 8 1 0 180 0 1
w=1u
T 51300 46900 5 8 1 0 180 0 1
l=3u
}
C 52900 46000 1 0 0 asic-nmos-1.sym
{
T 54300 46800 5 8 0 0 0 0 1
device=NMOS_TRANSISTOR
T 53700 46800 5 10 1 1 0 0 1
refdes=M?
T 53700 46600 5 8 1 1 0 0 1
model-name=nmos4
T 53700 46300 5 8 1 0 0 0 1
w=1u
T 53700 46100 5 8 1 0 0 0 1
l=3u
}
C 46700 43500 1 0 0 asic-nmos-1.sym
{
T 48100 44300 5 8 0 0 0 0 1
device=NMOS_TRANSISTOR
T 47500 44300 5 10 1 1 0 0 1
refdes=M?
T 47500 44100 5 8 1 1 0 0 1
model-name=nmos4
T 47500 43800 5 8 1 0 0 0 1
w=1u
T 47500 43600 5 8 1 0 0 0 1
l=3u
}
C 50200 43500 1 0 0 asic-nmos-1.sym
{
T 51600 44300 5 8 0 0 0 0 1
device=NMOS_TRANSISTOR
T 51000 44300 5 10 1 1 0 0 1
refdes=M?
T 51000 44100 5 8 1 1 0 0 1
model-name=nmos4
T 51000 43800 5 8 1 0 0 0 1
w=1u
T 51000 43600 5 8 1 0 0 0 1
l=3u
}
C 47200 42600 1 0 0 gnd-1.sym
C 50700 42500 1 0 0 gnd-1.sym
C 53400 44700 1 0 0 gnd-1.sym
C 41300 48000 1 0 0 gnd-1.sym
C 41200 49500 1 0 0 vcc-2.sym
C 47100 49500 1 0 0 vcc-2.sym
C 50600 49500 1 0 0 vcc-2.sym
C 53300 49500 1 0 0 vcc-2.sym
C 41100 48300 1 0 0 vdc-1.sym
{
T 41800 48950 5 10 1 1 0 0 1
refdes=V1
T 41800 49150 5 10 0 0 0 0 1
device=VOLTAGE_SOURCE
T 41800 49350 5 10 0 0 0 0 1
footprint=none
T 41800 48750 5 10 1 1 0 0 1
value=DC 5V
}
C 42200 42300 1 0 0 vdc-1.sym
{
T 42900 42950 5 10 1 1 0 0 1
refdes=V2
T 42900 43150 5 10 0 0 0 0 1
device=VOLTAGE_SOURCE
T 42900 43350 5 10 0 0 0 0 1
footprint=none
T 42900 42750 5 10 1 1 0 0 1
value=DC 2.5V
}
C 42400 41700 1 0 0 gnd-1.sym
N 42500 44000 42500 43500 4
N 42500 44000 46700 44000 4
N 42500 42000 42500 42300 4
N 46500 45900 48000 45900 4
N 48000 45900 48000 46000 4
N 46500 45900 46500 46000 4
N 47300 44500 47300 45900 4
N 47300 42900 47300 43500 4
N 50000 46000 50000 45800 4
N 50000 45800 51500 45800 4
N 51500 45800 51500 46000 4
N 50800 44500 50800 45800 4
N 53500 45000 53500 46000 4
N 50000 49000 51500 49000 4
N 50800 49500 50800 49000 4
N 46500 49000 48000 49000 4
N 47300 49500 47300 49000 4
N 50000 48000 50000 47000 4
N 51500 48000 51500 47000 4
N 48000 48000 48000 47000 4
N 46500 48000 46500 47000 4
N 48000 47600 52200 47600 4
N 46500 47300 49400 47300 4
N 49400 47300 49400 46500 4
N 52200 47600 52200 46500 4
N 52200 46500 52100 46500 4
N 45900 47800 45900 48500 4
N 45900 47800 46500 47800 4
N 48600 48500 48600 47800 4
N 48600 47800 48000 47800 4
N 49400 48500 49400 47800 4
N 49400 47800 50000 47800 4
N 52100 48500 52100 47800 4
N 52100 47800 50000 47800 4
N 51500 47700 52800 47700 4
N 52800 48500 52900 48500 4
N 52800 46500 52800 48500 4
N 52800 46500 52900 46500 4
N 53500 48000 53500 47000 4
N 53500 49000 53500 49500 4
N 46600 48500 47100 48500 4
N 47100 48500 47100 49000 4
N 47900 48500 47500 48500 4
N 47500 48500 47500 49000 4
N 50100 48500 50600 48500 4
N 50600 48500 50600 49000 4
N 51400 48500 51000 48500 4
N 51000 48500 51000 49000 4
N 46600 46500 47900 46500 4
N 47400 44000 48000 44000 4
N 48000 43300 48000 44000 4
N 48000 43300 47300 43300 4
N 46600 44000 46600 44500 4
N 46600 44500 50200 44500 4
N 50200 44500 50200 44000 4
N 50800 43500 50800 42800 4
N 50100 46500 51400 46500 4
N 51200 44000 50900 44000 4
N 51200 43300 51200 46500 4
N 50800 43300 51200 43300 4
N 47700 46500 47700 44000 4
N 53600 48500 53900 48500 4
N 53900 48500 53900 49400 4
N 53900 49400 53500 49400 4
N 53600 46500 53800 46500 4
N 53800 46500 53800 45600 4
N 53800 45600 53500 45600 4
T 52400 40900 9 10 1 0 0 0 1
Comparador
T 50300 40400 9 10 1 0 0 0 1
i-comparador-01.sch
T 50500 40100 9 10 1 0 0 0 1
1
T 52100 40100 9 10 1 0 0 0 1
1
T 55000 40400 9 10 1 0 0 0 1
1
T 54400 40100 9 10 1 0 0 0 1
Facundo J Ferrer
