[INFO ODB-0227] LEF file: asap7/asap7_tech_1x_201209.lef, created 30 layers, 9 vias
[INFO ODB-0227] LEF file: asap7/asap7sc7p5t_28_R_1x_220121a.lef, created 212 library cells
[INFO ODB-0394] Duplicate site asap7sc7p5t in asap7sc7p5t_28_L_1x_220121a already seen in asap7sc7p5t_28_R_1x_220121a
[INFO ODB-0227] LEF file: asap7/asap7sc7p5t_28_L_1x_220121a.lef, created 212 library cells
[INFO ODB-0394] Duplicate site asap7sc7p5t in asap7sc7p5t_28_SL_1x_220121a already seen in asap7sc7p5t_28_R_1x_220121a
[INFO ODB-0227] LEF file: asap7/asap7sc7p5t_28_SL_1x_220121a.lef, created 212 library cells
[WARNING ORD-2011] LEF master TAPCELL_ASAP7_75t_R has no liberty cell.
[WARNING IFP-0028] Core area lower left (10.000, 10.000) snapped to (10.044, 10.260).
[INFO IFP-0001] Added 295 rows of 1480 site asap7sc7p5t.
[INFO IFP-0100] Die BBox:  (  0.000  0.000 ) ( 100.000 100.000 ) um
[INFO IFP-0101] Core BBox: ( 10.044 10.260 ) ( 89.964 89.910 ) um
[INFO IFP-0102] Core area:                         6365.628 um^2
[INFO IFP-0103] Total instances area:                45.271 um^2
[INFO IFP-0104] Effective utilization:                0.007
[INFO IFP-0105] Number of instances:                    470
Found 0 macro blocks.
Using 2 tracks default min distance between IO pins.
[INFO PPL-0001] Number of available slots 4104
[INFO PPL-0002] Number of I/O             54
[INFO PPL-0003] Number of I/O w/sink      54
[INFO PPL-0004] Number of I/O w/o sink    0
[INFO PPL-0005] Slots per section         200
[INFO PPL-0008] Successfully assigned pins to sections.
[INFO PPL-0012] I/O nets HPWL: 2769.98 um.
[INFO GPL-0001] ---- Initialize GPL Main Data Structures
[INFO GPL-0002] DBU: 1000
[INFO GPL-0003] SiteSize: (  0.054  0.270 ) um
[INFO GPL-0004] CoreBBox: ( 10.044 10.260 ) ( 89.964 89.910 ) um
[INFO GPL-0036] Movable instances area:         45.271 um^2
[INFO GPL-0037] Total instances area:           45.271 um^2
[INFO GPL-0035] Pin density area adjust:         6.006 um^2
[INFO GPL-0032] ---- Initialize Region: Top-level
[INFO GPL-0006] Number of instances:               470
[INFO GPL-0007] Movable instances:                 470
[INFO GPL-0008] Fixed instances:                     0
[INFO GPL-0009] Dummy instances:                     0
[INFO GPL-0010] Number of nets:                    416
[INFO GPL-0011] Number of pins:                   1270
[INFO GPL-0012] Die BBox:  (  0.000  0.000 ) ( 100.000 100.000 ) um
[INFO GPL-0013] Core BBox: ( 10.044 10.260 ) ( 89.964 89.910 ) um
[INFO GPL-0016] Core area:                    6365.628 um^2
[INFO GPL-0014] Region name: top-level.
[INFO GPL-0015] Region area:                  6365.628 um^2
[INFO GPL-0017] Fixed instances area:            0.000 um^2
[INFO GPL-0018] Movable instances area:         51.277 um^2
[INFO GPL-0019] Utilization:                     0.806 %
[INFO GPL-0020] Standard cells area:            51.277 um^2
[INFO GPL-0021] Large instances area:            0.000 um^2
[INFO GPL-0005] ---- Execute Conjugate Gradient Initial Placement.
[INFO GPL-0051] Source of initial instance position counters:
	Odb location = 0	Core center = 470	Region center = 0
[InitialPlace]  Iter: 1 conjugate gradient residual: 0.00000010 HPWL: 8414226
[InitialPlace]  Iter: 2 conjugate gradient residual: 0.00000011 HPWL: 959179
[InitialPlace]  Iter: 3 conjugate gradient residual: 0.00000011 HPWL: 959592
[InitialPlace]  Iter: 4 conjugate gradient residual: 0.00000011 HPWL: 959507
[InitialPlace]  Iter: 5 conjugate gradient residual: 0.00000011 HPWL: 959557
[INFO GPL-0033] ---- Initialize Nesterov Region: Top-level
[INFO GPL-0023] Placement target density:       0.7000
[INFO GPL-0024] Movable insts average area:      0.109 um^2
[INFO GPL-0025] Ideal bin area:                  0.156 um^2
[INFO GPL-0026] Ideal bin count:                 40843
[INFO GPL-0027] Total bin area:               6365.628 um^2
[INFO GPL-0028] Bin count (X, Y):         128 ,    128
[INFO GPL-0029] Bin size (W * H):       0.624 *  0.622 um
[INFO GPL-0030] Number of bins:                  16384
[INFO GPL-0007] ---- Execute Nesterov Global Placement.
[INFO GPL-0031] HPWL: Half-Perimeter Wirelength
Iteration | Overflow |     HPWL (um) |  HPWL(%) |   Penalty | Group
---------------------------------------------------------------
        0 |   0.8786 |  7.773660e+02 |   +0.00% |  1.15e-12 |      
       10 |   0.8788 |  7.023340e+02 |   -9.65% |  1.87e-12 |      
       20 |   0.8789 |  7.005740e+02 |   -0.25% |  3.05e-12 |      
       30 |   0.8789 |  7.006590e+02 |   +0.01% |  4.96e-12 |      
       40 |   0.8789 |  7.006650e+02 |   +0.00% |  8.08e-12 |      
       50 |   0.8789 |  7.007110e+02 |   +0.01% |  1.32e-11 |      
       60 |   0.8789 |  7.007570e+02 |   +0.01% |  2.14e-11 |      
       70 |   0.8788 |  7.007760e+02 |   +0.00% |  3.49e-11 |      
       80 |   0.8787 |  7.008900e+02 |   +0.02% |  5.69e-11 |      
       90 |   0.8786 |  7.014080e+02 |   +0.07% |  9.27e-11 |      
      100 |   0.8783 |  7.029020e+02 |   +0.21% |  1.51e-10 |      
      110 |   0.8779 |  7.063550e+02 |   +0.49% |  2.46e-10 |      
      120 |   0.8776 |  7.120340e+02 |   +0.80% |  4.00e-10 |      
      130 |   0.8769 |  7.206250e+02 |   +1.21% |  6.52e-10 |      
      140 |   0.8753 |  7.324920e+02 |   +1.65% |  1.06e-09 |      
      150 |   0.8610 |  7.473710e+02 |   +2.03% |  1.73e-09 |      
      160 |   0.8517 |  7.594100e+02 |   +1.61% |  2.82e-09 |      
      170 |   0.8475 |  7.708610e+02 |   +1.51% |  4.59e-09 |      
      180 |   0.8227 |  7.970700e+02 |   +3.40% |  7.48e-09 |      
      190 |   0.8054 |  8.332510e+02 |   +4.54% |  1.22e-08 |      
      200 |   0.7733 |  8.592530e+02 |   +3.12% |  1.98e-08 |      
      210 |   0.7444 |  8.940110e+02 |   +4.05% |  3.23e-08 |      
      220 |   0.7024 |  9.246220e+02 |   +3.42% |  5.27e-08 |      
      230 |   0.6744 |  9.563080e+02 |   +3.43% |  8.58e-08 |      
      240 |   0.6223 |  9.932810e+02 |   +3.87% |  1.40e-07 |      
      250 |   0.5810 |  1.027598e+03 |   +3.45% |  2.28e-07 |      
      260 |   0.5332 |  1.061325e+03 |   +3.28% |  3.71e-07 |      
      270 |   0.4825 |  1.090776e+03 |   +2.77% |  6.04e-07 |      
      280 |   0.4305 |  1.121680e+03 |   +2.83% |  9.84e-07 |      
      290 |   0.3755 |  1.148056e+03 |   +2.35% |  1.60e-06 |      
      300 |   0.3263 |  1.172190e+03 |   +2.10% |  2.51e-06 |      
      310 |   0.2864 |  1.189014e+03 |   +1.44% |  3.69e-06 |      
      320 |   0.2541 |  1.207908e+03 |   +1.59% |  5.44e-06 |      
      330 |   0.2179 |  1.222394e+03 |   +1.20% |  8.02e-06 |      
      340 |   0.1860 |  1.233510e+03 |   +0.91% |  1.18e-05 |      
      350 |   0.1524 |  1.245347e+03 |   +0.96% |  1.74e-05 |      
      360 |   0.1288 |  1.255829e+03 |   +0.84% |  2.56e-05 |      
      370 |   0.1096 |  1.265460e+03 |   +0.77% |  3.77e-05 |      
      375 |   0.0963 |  1.274601e+03 |          |  4.76e-05 |      
---------------------------------------------------------------
[INFO GPL-1001] Global placement finished at iteration 375
[INFO GPL-1002] Placed Cell Area               51.2769
[INFO GPL-1003] Available Free Area          6365.6280
[INFO GPL-1004] Minimum Feasible Density        0.0100 (cell_area / free_area)
[INFO GPL-1006]   Suggested Target Densities:
[INFO GPL-1007]     - For 90% usage of free space: 0.0090
[INFO GPL-1008]     - For 80% usage of free space: 0.0101
[INFO GPL-1009]     - For 50% usage of free space: 0.0161
[INFO GPL-1014] Final placement area: 51.28 (+0.00%)
Placement Analysis
---------------------------------
total displacement         80.1 u
average displacement        0.2 u
max displacement            0.6 u
original HPWL            1278.1 u
legalized HPWL           1313.8 u
delta HPWL                    3 %

[INFO RSZ-0100] Repair move sequence: UnbufferMove VTSwapSpeed SizeUpMove SwapPinsMove BufferMove CloneMove SplitLoadMove 
[INFO RSZ-0094] Found 46 endpoints with setup violations.
[INFO RSZ-0099] Repairing 46 out of 46 (100.00%) violating endpoints...
   Iter   | Removed | Resized | Inserted | Cloned |  Pin  |   Area   |    WNS   |   TNS      |  Viol  | Worst
          | Buffers |  Gates  | Buffers  |  Gates | Swaps |          |          |            | Endpts | Endpt
--------------------------------------------------------------------------------------------------------------
        0 |       0 |       0 |        0 |      0 |     0 |    +0.0% |  -66.849 |    -1781.1 |     46 | resp_msg[13]
       10 |       0 |       9 |        0 |      0 |     0 |    +0.0% |  -46.919 |    -1069.3 |     46 | resp_msg[15]
       20 |       0 |      13 |        5 |      0 |     2 |    +1.0% |  -31.243 |     -580.2 |     46 | resp_msg[13]
       30 |       0 |      15 |       10 |      0 |     5 |    +2.1% |  -25.690 |     -438.3 |     46 | resp_msg[13]
       40 |       0 |      20 |       14 |      0 |     6 |    +2.9% |  -22.682 |     -324.2 |     46 | resp_msg[13]
       50 |       0 |      27 |       15 |      0 |     8 |    +3.1% |  -20.106 |     -246.0 |     46 | resp_msg[15]
       60 |       0 |      34 |       16 |      0 |    10 |    +3.4% |  -17.245 |     -226.8 |     46 | resp_msg[14]
       70 |       0 |      42 |       17 |      0 |    11 |    +3.7% |  -14.674 |     -169.5 |     46 | resp_msg[13]
       80 |       0 |      45 |       19 |      0 |    16 |    +4.2% |  -13.421 |     -149.8 |     46 | resp_msg[13]
       90 |       0 |      49 |       24 |      0 |    17 |    +5.3% |  -11.286 |     -109.6 |     46 | resp_msg[15]
      100 |       0 |      55 |       26 |      0 |    19 |    +5.8% |   -9.250 |      -96.0 |     46 | resp_msg[13]
      110 |       0 |      61 |       29 |      0 |    20 |    +6.5% |   -7.204 |      -81.2 |     46 | resp_msg[12]
      111 |       0 |      62 |       29 |      0 |    20 |    +6.5% |   -6.969 |      -74.0 |     44 | resp_msg[15]
      118 |       0 |      62 |       30 |      0 |    22 |    +6.7% |   -6.613 |      -72.9 |     43 | dpath.a_reg.out[15]$_DFFE_PP_/D
      120 |       0 |      63 |       30 |      0 |    22 |    +6.7% |   -6.613 |      -71.2 |     43 | dpath.a_reg.out[15]$_DFFE_PP_/D
      121 |       0 |      63 |       30 |      0 |    22 |    +6.7% |   -6.613 |      -71.2 |     42 | dpath.a_reg.out[15]$_DFFE_PP_/D
      122 |       0 |      63 |       30 |      0 |    22 |    +6.7% |   -6.613 |      -71.2 |     41 | dpath.a_reg.out[15]$_DFFE_PP_/D
      124 |       0 |      63 |       30 |      0 |    22 |    +6.7% |   -6.613 |      -71.2 |     40 | dpath.a_reg.out[15]$_DFFE_PP_/D
      130 |       0 |      67 |       31 |      0 |    22 |    +6.9% |   -6.613 |      -56.4 |     40 | dpath.a_reg.out[15]$_DFFE_PP_/D
      133 |       0 |      68 |       31 |      0 |    23 |    +6.9% |   -6.613 |      -55.5 |     39 | dpath.a_reg.out[15]$_DFFE_PP_/D
      136 |       0 |      68 |       33 |      1 |    23 |    +7.9% |   -6.505 |      -34.5 |     37 | resp_msg[13]
      137 |       0 |      68 |       33 |      1 |    23 |    +7.9% |   -6.505 |      -34.5 |     36 | resp_msg[13]
      138 |       0 |      68 |       33 |      1 |    23 |    +7.9% |   -6.505 |      -34.5 |     35 | resp_msg[13]
      139 |       0 |      68 |       33 |      1 |    23 |    +7.9% |   -6.505 |      -34.5 |     34 | resp_msg[13]
      140 |       0 |      68 |       33 |      1 |    23 |    +7.9% |   -6.505 |      -34.5 |     34 | resp_msg[13]
      141 |       0 |      69 |       33 |      1 |    23 |    +7.9% |   -6.505 |      -27.3 |     32 | resp_msg[13]
      142 |       0 |      69 |       33 |      1 |    23 |    +7.9% |   -6.505 |      -27.3 |     31 | resp_msg[13]
      143 |       0 |      69 |       33 |      1 |    23 |    +7.9% |   -6.505 |      -27.3 |     30 | resp_msg[13]
      145 |       0 |      70 |       33 |      1 |    23 |    +7.9% |   -6.505 |      -25.7 |     28 | resp_msg[13]
      146 |       0 |      70 |       33 |      1 |    23 |    +7.9% |   -6.505 |      -25.7 |     27 | resp_msg[13]
      147 |       0 |      70 |       33 |      1 |    23 |    +7.9% |   -6.505 |      -25.7 |     26 | resp_msg[13]
      150 |       0 |      71 |       34 |      1 |    23 |    +8.1% |   -6.175 |      -22.8 |     26 | resp_msg[13]
      151 |       0 |      72 |       34 |      1 |    23 |    +8.1% |   -6.175 |      -19.5 |     24 | resp_msg[13]
      152 |       0 |      72 |       34 |      1 |    23 |    +8.1% |   -6.175 |      -19.5 |     23 | resp_msg[13]
      154 |       0 |      73 |       34 |      1 |    23 |    +8.1% |   -6.175 |      -19.1 |     21 | resp_msg[13]
      155 |       0 |      73 |       34 |      1 |    23 |    +8.1% |   -6.175 |      -19.1 |     20 | resp_msg[13]
      160 |       0 |      76 |       35 |      1 |    23 |    +8.3% |   -6.175 |      -15.7 |     19 | resp_msg[13]
      160 |       0 |      76 |       35 |      1 |    23 |    +8.3% |   -6.175 |      -15.7 |     18 | resp_msg[13]
      161 |       0 |      76 |       35 |      1 |    23 |    +8.3% |   -6.175 |      -15.7 |     17 | resp_msg[13]
      162 |       0 |      76 |       35 |      1 |    23 |    +8.3% |   -6.175 |      -15.7 |     16 | resp_msg[13]
      164 |       0 |      77 |       35 |      1 |    23 |    +8.3% |   -6.175 |      -14.4 |     14 | resp_msg[13]
      165 |       0 |      77 |       35 |      1 |    23 |    +8.3% |   -6.175 |      -14.4 |     13 | resp_msg[13]
      166 |       0 |      77 |       35 |      1 |    23 |    +8.3% |   -6.175 |      -14.4 |     12 | resp_msg[13]
      167 |       0 |      77 |       35 |      1 |    23 |    +8.3% |   -6.175 |      -14.4 |     11 | resp_msg[13]
      168 |       0 |      77 |       35 |      1 |    23 |    +8.3% |   -6.175 |      -14.4 |     10 | resp_msg[13]
      169 |       0 |      77 |       35 |      1 |    23 |    +8.3% |   -6.175 |      -14.4 |      9 | resp_msg[13]
      170 |       0 |      77 |       35 |      1 |    23 |    +8.3% |   -6.175 |      -14.4 |      9 | resp_msg[13]
      170 |       0 |      77 |       35 |      1 |    23 |    +8.3% |   -6.175 |      -14.4 |      8 | resp_msg[13]
      171 |       0 |      77 |       35 |      1 |    23 |    +8.3% |   -6.175 |      -14.4 |      7 | resp_msg[13]
      172 |       0 |      77 |       35 |      1 |    23 |    +8.3% |   -6.175 |      -14.4 |      6 | resp_msg[13]
      173 |       0 |      77 |       35 |      1 |    23 |    +8.3% |   -6.175 |      -14.4 |      5 | resp_msg[13]
      174 |       0 |      77 |       35 |      1 |    23 |    +8.3% |   -6.175 |      -14.4 |      4 | resp_msg[13]
      175 |       0 |      77 |       35 |      1 |    23 |    +8.3% |   -6.175 |      -14.4 |      3 | resp_msg[13]
      176 |       0 |      77 |       35 |      1 |    23 |    +8.3% |   -6.175 |      -14.4 |      2 | resp_msg[13]
      177 |       0 |      77 |       35 |      1 |    23 |    +8.3% |   -6.175 |      -14.4 |      1 | resp_msg[13]
      178 |       0 |      77 |       35 |      1 |    23 |    +8.3% |   -6.175 |      -14.4 |      0 | resp_msg[13]
      179 |       0 |      77 |       35 |      1 |    23 |    +8.3% |   -6.175 |      -14.4 |      0 | resp_msg[13]
      180 |       0 |      77 |       35 |      1 |    23 |    +8.3% |   -6.175 |      -14.4 |      0 | resp_msg[13]
      180 |       0 |      77 |       35 |      1 |    23 |    +8.3% |   -6.175 |      -14.4 |      0 | resp_msg[13]
      181 |       0 |      77 |       35 |      1 |    23 |    +8.3% |   -6.175 |      -14.4 |      0 | resp_msg[13]
      182 |       0 |      77 |       35 |      1 |    23 |    +8.3% |   -6.175 |      -14.4 |      0 | resp_msg[13]
      183 |       0 |      77 |       35 |      1 |    23 |    +8.3% |   -6.175 |      -14.4 |      0 | resp_msg[13]
      184 |       0 |      77 |       35 |      1 |    23 |    +8.3% |   -6.175 |      -14.4 |      0 | resp_msg[13]
      185 |       0 |      77 |       35 |      1 |    23 |    +8.3% |   -6.175 |      -14.4 |      0 | resp_msg[13]
      186 |       0 |      77 |       35 |      1 |    23 |    +8.3% |   -6.175 |      -14.4 |      0 | resp_msg[13]
    final |       0 |      94 |       35 |      1 |    23 |    +8.3% |   -6.676 |       -6.7 |      1 | resp_msg[13]
--------------------------------------------------------------------------------------------------------------
[INFO RSZ-0040] Inserted 35 buffers.
[INFO RSZ-0051] Resized 94 instances: 15 up, 0 up match, 0 down, 79 VT
[INFO RSZ-0043] Swapped pins on 23 instances.
[INFO RSZ-0049] Cloned 1 instances.
[WARNING RSZ-0062] Unable to repair all setup violations.
Startpoint: dpath.a_reg.out[4]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: resp_msg[13] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ dpath.a_reg.out[4]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_SL)
  26.45   26.45 ^ dpath.a_reg.out[4]$_DFFE_PP_/QN (DFFHQNx1_ASAP7_75t_SL)
   6.12   32.57 v _355_/Y (INVx2_ASAP7_75t_SL)
   9.08   41.65 ^ _572_/CON (HAxp5_ASAP7_75t_SL)
  11.90   53.55 v _572_/SN (HAxp5_ASAP7_75t_SL)
  13.29   66.83 v place85/Y (BUFx3_ASAP7_75t_SL)
  12.69   79.52 v _312_/Y (OA21x2_ASAP7_75t_SL)
  22.17  101.70 v _395_/Y (OA211x2_ASAP7_75t_SL)
  16.62  118.31 v _400_/Y (OA21x2_ASAP7_75t_SL)
  16.18  134.49 v _402_/Y (AO21x2_ASAP7_75t_SL)
  17.84  152.33 v _417_/Y (AO32x1_ASAP7_75t_SL)
  19.50  171.83 ^ _418_/Y (XOR2x2_ASAP7_75t_SL)
  10.42  182.26 ^ output41/Y (BUFx3_ASAP7_75t_SL)
   0.42  182.68 ^ resp_msg[13] (out)
         182.68   data arrival time

 220.00  220.00   clock core_clock (rise edge)
   0.00  220.00   clock network delay (ideal)
   0.00  220.00   clock reconvergence pessimism
 -44.00  176.00   output external delay
         176.00   data required time
---------------------------------------------------------
         176.00   data required time
        -182.68   data arrival time
---------------------------------------------------------
          -6.68   slack (VIOLATED)


Startpoint: dpath.a_reg.out[4]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: resp_msg[13] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ dpath.a_reg.out[4]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_SL)
  26.45   26.45 ^ dpath.a_reg.out[4]$_DFFE_PP_/QN (DFFHQNx1_ASAP7_75t_SL)
   6.12   32.57 v _355_/Y (INVx2_ASAP7_75t_SL)
   9.08   41.65 ^ _572_/CON (HAxp5_ASAP7_75t_SL)
  11.90   53.55 v _572_/SN (HAxp5_ASAP7_75t_SL)
  13.29   66.83 v place85/Y (BUFx3_ASAP7_75t_SL)
  12.69   79.52 v _312_/Y (OA21x2_ASAP7_75t_SL)
  22.17  101.70 v _395_/Y (OA211x2_ASAP7_75t_SL)
  16.62  118.31 v _400_/Y (OA21x2_ASAP7_75t_SL)
  16.18  134.49 v _402_/Y (AO21x2_ASAP7_75t_SL)
  17.84  152.33 v _417_/Y (AO32x1_ASAP7_75t_SL)
  19.50  171.83 ^ _418_/Y (XOR2x2_ASAP7_75t_SL)
  10.42  182.26 ^ output41/Y (BUFx3_ASAP7_75t_SL)
   0.42  182.68 ^ resp_msg[13] (out)
         182.68   data arrival time

 220.00  220.00   clock core_clock (rise edge)
   0.00  220.00   clock network delay (ideal)
   0.00  220.00   clock reconvergence pessimism
 -44.00  176.00   output external delay
         176.00   data required time
---------------------------------------------------------
         176.00   data required time
        -182.68   data arrival time
---------------------------------------------------------
          -6.68   slack (VIOLATED)


Startpoint: dpath.a_reg.out[4]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: resp_msg[13] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ dpath.a_reg.out[4]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_SL)
  26.45   26.45 ^ dpath.a_reg.out[4]$_DFFE_PP_/QN (DFFHQNx1_ASAP7_75t_SL)
   6.12   32.57 v _355_/Y (INVx2_ASAP7_75t_SL)
   9.08   41.65 ^ _572_/CON (HAxp5_ASAP7_75t_SL)
  11.90   53.55 v _572_/SN (HAxp5_ASAP7_75t_SL)
  13.29   66.83 v place85/Y (BUFx3_ASAP7_75t_SL)
  12.69   79.52 v _312_/Y (OA21x2_ASAP7_75t_SL)
  22.17  101.70 v _395_/Y (OA211x2_ASAP7_75t_SL)
  16.62  118.31 v _400_/Y (OA21x2_ASAP7_75t_SL)
  16.18  134.49 v _402_/Y (AO21x2_ASAP7_75t_SL)
  17.84  152.33 v _417_/Y (AO32x1_ASAP7_75t_SL)
  19.50  171.83 ^ _418_/Y (XOR2x2_ASAP7_75t_SL)
  10.42  182.26 ^ output41/Y (BUFx3_ASAP7_75t_SL)
   0.42  182.68 ^ resp_msg[13] (out)
         182.68   data arrival time

 220.00  220.00   clock core_clock (rise edge)
   0.00  220.00   clock network delay (ideal)
   0.00  220.00   clock reconvergence pessimism
 -44.00  176.00   output external delay
         176.00   data required time
---------------------------------------------------------
         176.00   data required time
        -182.68   data arrival time
---------------------------------------------------------
          -6.68   slack (VIOLATED)


Startpoint: dpath.a_reg.out[4]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: resp_msg[13] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ dpath.a_reg.out[4]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_SL)
  26.45   26.45 ^ dpath.a_reg.out[4]$_DFFE_PP_/QN (DFFHQNx1_ASAP7_75t_SL)
   6.12   32.57 v _355_/Y (INVx2_ASAP7_75t_SL)
   9.08   41.65 ^ _572_/CON (HAxp5_ASAP7_75t_SL)
  11.90   53.55 v _572_/SN (HAxp5_ASAP7_75t_SL)
  13.29   66.83 v place85/Y (BUFx3_ASAP7_75t_SL)
  12.69   79.52 v _312_/Y (OA21x2_ASAP7_75t_SL)
  22.17  101.70 v _395_/Y (OA211x2_ASAP7_75t_SL)
  16.62  118.31 v _400_/Y (OA21x2_ASAP7_75t_SL)
  16.18  134.49 v _402_/Y (AO21x2_ASAP7_75t_SL)
  17.84  152.33 v _417_/Y (AO32x1_ASAP7_75t_SL)
  19.50  171.83 ^ _418_/Y (XOR2x2_ASAP7_75t_SL)
  10.42  182.26 ^ output41/Y (BUFx3_ASAP7_75t_SL)
   0.42  182.68 ^ resp_msg[13] (out)
         182.68   data arrival time

 220.00  220.00   clock core_clock (rise edge)
   0.00  220.00   clock network delay (ideal)
   0.00  220.00   clock reconvergence pessimism
 -44.00  176.00   output external delay
         176.00   data required time
---------------------------------------------------------
         176.00   data required time
        -182.68   data arrival time
---------------------------------------------------------
          -6.68   slack (VIOLATED)


Startpoint: dpath.a_reg.out[4]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: resp_msg[13] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ dpath.a_reg.out[4]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_SL)
  26.45   26.45 ^ dpath.a_reg.out[4]$_DFFE_PP_/QN (DFFHQNx1_ASAP7_75t_SL)
   6.12   32.57 v _355_/Y (INVx2_ASAP7_75t_SL)
   9.08   41.65 ^ _572_/CON (HAxp5_ASAP7_75t_SL)
  11.90   53.55 v _572_/SN (HAxp5_ASAP7_75t_SL)
  13.29   66.83 v place85/Y (BUFx3_ASAP7_75t_SL)
  12.69   79.52 v _312_/Y (OA21x2_ASAP7_75t_SL)
  21.64  101.16 v _395_/Y (OA211x2_ASAP7_75t_SL)
  16.62  117.78 v _400_/Y (OA21x2_ASAP7_75t_SL)
  16.18  133.95 v _402_/Y (AO21x2_ASAP7_75t_SL)
  17.84  151.80 v _417_/Y (AO32x1_ASAP7_75t_SL)
  19.50  171.30 ^ _418_/Y (XOR2x2_ASAP7_75t_SL)
  10.42  181.72 ^ output41/Y (BUFx3_ASAP7_75t_SL)
   0.42  182.14 ^ resp_msg[13] (out)
         182.14   data arrival time

 220.00  220.00   clock core_clock (rise edge)
   0.00  220.00   clock network delay (ideal)
   0.00  220.00   clock reconvergence pessimism
 -44.00  176.00   output external delay
         176.00   data required time
---------------------------------------------------------
         176.00   data required time
        -182.14   data arrival time
---------------------------------------------------------
          -6.14   slack (VIOLATED)


Startpoint: dpath.a_reg.out[4]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: resp_msg[13] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ dpath.a_reg.out[4]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_SL)
  26.45   26.45 ^ dpath.a_reg.out[4]$_DFFE_PP_/QN (DFFHQNx1_ASAP7_75t_SL)
   6.12   32.57 v _355_/Y (INVx2_ASAP7_75t_SL)
   9.08   41.65 ^ _572_/CON (HAxp5_ASAP7_75t_SL)
  11.90   53.55 v _572_/SN (HAxp5_ASAP7_75t_SL)
  13.29   66.83 v place85/Y (BUFx3_ASAP7_75t_SL)
  12.69   79.52 v _312_/Y (OA21x2_ASAP7_75t_SL)
  21.64  101.16 v _395_/Y (OA211x2_ASAP7_75t_SL)
  16.62  117.78 v _400_/Y (OA21x2_ASAP7_75t_SL)
  16.18  133.95 v _402_/Y (AO21x2_ASAP7_75t_SL)
  17.84  151.80 v _417_/Y (AO32x1_ASAP7_75t_SL)
  19.50  171.30 ^ _418_/Y (XOR2x2_ASAP7_75t_SL)
  10.42  181.72 ^ output41/Y (BUFx3_ASAP7_75t_SL)
   0.42  182.14 ^ resp_msg[13] (out)
         182.14   data arrival time

 220.00  220.00   clock core_clock (rise edge)
   0.00  220.00   clock network delay (ideal)
   0.00  220.00   clock reconvergence pessimism
 -44.00  176.00   output external delay
         176.00   data required time
---------------------------------------------------------
         176.00   data required time
        -182.14   data arrival time
---------------------------------------------------------
          -6.14   slack (VIOLATED)


Startpoint: dpath.a_reg.out[3]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: resp_msg[13] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ dpath.a_reg.out[3]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_SL)
  26.39   26.39 ^ dpath.a_reg.out[3]$_DFFE_PP_/QN (DFFHQNx1_ASAP7_75t_SL)
   4.70   31.09 v _356_/Y (INVx2_ASAP7_75t_SL)
  11.24   42.33 ^ _573_/CON (HAxp5_ASAP7_75t_SL)
  11.56   53.89 v _573_/SN (HAxp5_ASAP7_75t_SL)
  12.79   66.68 v place84/Y (BUFx3_ASAP7_75t_SL)
  13.31   79.99 v _394_/Y (OR3x1_ASAP7_75t_SL)
  20.90  100.89 v _395_/Y (OA211x2_ASAP7_75t_SL)
  16.62  117.51 v _400_/Y (OA21x2_ASAP7_75t_SL)
  16.18  133.69 v _402_/Y (AO21x2_ASAP7_75t_SL)
  17.84  151.53 v _417_/Y (AO32x1_ASAP7_75t_SL)
  19.50  171.03 ^ _418_/Y (XOR2x2_ASAP7_75t_SL)
  10.42  181.45 ^ output41/Y (BUFx3_ASAP7_75t_SL)
   0.42  181.87 ^ resp_msg[13] (out)
         181.87   data arrival time

 220.00  220.00   clock core_clock (rise edge)
   0.00  220.00   clock network delay (ideal)
   0.00  220.00   clock reconvergence pessimism
 -44.00  176.00   output external delay
         176.00   data required time
---------------------------------------------------------
         176.00   data required time
        -181.87   data arrival time
---------------------------------------------------------
          -5.87   slack (VIOLATED)


Startpoint: dpath.a_reg.out[3]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: resp_msg[13] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ dpath.a_reg.out[3]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_SL)
  26.39   26.39 ^ dpath.a_reg.out[3]$_DFFE_PP_/QN (DFFHQNx1_ASAP7_75t_SL)
   4.70   31.09 v _356_/Y (INVx2_ASAP7_75t_SL)
  11.24   42.33 ^ _573_/CON (HAxp5_ASAP7_75t_SL)
  11.56   53.89 v _573_/SN (HAxp5_ASAP7_75t_SL)
  12.79   66.68 v place84/Y (BUFx3_ASAP7_75t_SL)
  13.31   79.99 v _394_/Y (OR3x1_ASAP7_75t_SL)
  20.90  100.89 v _395_/Y (OA211x2_ASAP7_75t_SL)
  16.62  117.51 v _400_/Y (OA21x2_ASAP7_75t_SL)
  16.18  133.69 v _402_/Y (AO21x2_ASAP7_75t_SL)
  17.84  151.53 v _417_/Y (AO32x1_ASAP7_75t_SL)
  19.50  171.03 ^ _418_/Y (XOR2x2_ASAP7_75t_SL)
  10.42  181.45 ^ output41/Y (BUFx3_ASAP7_75t_SL)
   0.42  181.87 ^ resp_msg[13] (out)
         181.87   data arrival time

 220.00  220.00   clock core_clock (rise edge)
   0.00  220.00   clock network delay (ideal)
   0.00  220.00   clock reconvergence pessimism
 -44.00  176.00   output external delay
         176.00   data required time
---------------------------------------------------------
         176.00   data required time
        -181.87   data arrival time
---------------------------------------------------------
          -5.87   slack (VIOLATED)


Startpoint: dpath.a_reg.out[3]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: resp_msg[13] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ dpath.a_reg.out[3]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_SL)
  26.39   26.39 ^ dpath.a_reg.out[3]$_DFFE_PP_/QN (DFFHQNx1_ASAP7_75t_SL)
   4.70   31.09 v _356_/Y (INVx2_ASAP7_75t_SL)
  11.24   42.33 ^ _573_/CON (HAxp5_ASAP7_75t_SL)
  11.56   53.89 v _573_/SN (HAxp5_ASAP7_75t_SL)
  12.79   66.68 v place84/Y (BUFx3_ASAP7_75t_SL)
  13.31   79.99 v _394_/Y (OR3x1_ASAP7_75t_SL)
  20.90  100.89 v _395_/Y (OA211x2_ASAP7_75t_SL)
  16.62  117.51 v _400_/Y (OA21x2_ASAP7_75t_SL)
  16.18  133.69 v _402_/Y (AO21x2_ASAP7_75t_SL)
  17.84  151.53 v _417_/Y (AO32x1_ASAP7_75t_SL)
  19.50  171.03 ^ _418_/Y (XOR2x2_ASAP7_75t_SL)
  10.42  181.45 ^ output41/Y (BUFx3_ASAP7_75t_SL)
   0.42  181.87 ^ resp_msg[13] (out)
         181.87   data arrival time

 220.00  220.00   clock core_clock (rise edge)
   0.00  220.00   clock network delay (ideal)
   0.00  220.00   clock reconvergence pessimism
 -44.00  176.00   output external delay
         176.00   data required time
---------------------------------------------------------
         176.00   data required time
        -181.87   data arrival time
---------------------------------------------------------
          -5.87   slack (VIOLATED)


Startpoint: dpath.a_reg.out[3]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: resp_msg[13] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ dpath.a_reg.out[3]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_SL)
  26.39   26.39 ^ dpath.a_reg.out[3]$_DFFE_PP_/QN (DFFHQNx1_ASAP7_75t_SL)
   4.70   31.09 v _356_/Y (INVx2_ASAP7_75t_SL)
  11.24   42.33 ^ _573_/CON (HAxp5_ASAP7_75t_SL)
  11.56   53.89 v _573_/SN (HAxp5_ASAP7_75t_SL)
  12.79   66.68 v place84/Y (BUFx3_ASAP7_75t_SL)
  13.31   79.99 v _394_/Y (OR3x1_ASAP7_75t_SL)
  20.90  100.89 v _395_/Y (OA211x2_ASAP7_75t_SL)
  16.62  117.51 v _400_/Y (OA21x2_ASAP7_75t_SL)
  16.18  133.69 v _402_/Y (AO21x2_ASAP7_75t_SL)
  17.84  151.53 v _417_/Y (AO32x1_ASAP7_75t_SL)
  19.50  171.03 ^ _418_/Y (XOR2x2_ASAP7_75t_SL)
  10.42  181.45 ^ output41/Y (BUFx3_ASAP7_75t_SL)
   0.42  181.87 ^ resp_msg[13] (out)
         181.87   data arrival time

 220.00  220.00   clock core_clock (rise edge)
   0.00  220.00   clock network delay (ideal)
   0.00  220.00   clock reconvergence pessimism
 -44.00  176.00   output external delay
         176.00   data required time
---------------------------------------------------------
         176.00   data required time
        -181.87   data arrival time
---------------------------------------------------------
          -5.87   slack (VIOLATED)


