.include "macros.inc"

.section .text, "ax"  # 0x8000C860 - 0x804064E0

.global MEMInitList
MEMInitList:
/* 80204EB4 001FAC34  38 00 00 00 */	li r0, 0
/* 80204EB8 001FAC38  B0 83 00 0A */	sth r4, 0xa(r3)
/* 80204EBC 001FAC3C  90 03 00 00 */	stw r0, 0(r3)
/* 80204EC0 001FAC40  90 03 00 04 */	stw r0, 4(r3)
/* 80204EC4 001FAC44  B0 03 00 08 */	sth r0, 8(r3)
/* 80204EC8 001FAC48  4E 80 00 20 */	blr 

.global MEMAppendListObject
MEMAppendListObject:
/* 80204ECC 001FAC4C  80 03 00 00 */	lwz r0, 0(r3)
/* 80204ED0 001FAC50  2C 00 00 00 */	cmpwi r0, 0
/* 80204ED4 001FAC54  40 82 00 30 */	bne lbl_80204F04
/* 80204ED8 001FAC58  A0 A3 00 0A */	lhz r5, 0xa(r3)
/* 80204EDC 001FAC5C  38 00 00 00 */	li r0, 0
/* 80204EE0 001FAC60  7C A4 2A 14 */	add r5, r4, r5
/* 80204EE4 001FAC64  90 05 00 04 */	stw r0, 4(r5)
/* 80204EE8 001FAC68  90 05 00 00 */	stw r0, 0(r5)
/* 80204EEC 001FAC6C  A0 A3 00 08 */	lhz r5, 8(r3)
/* 80204EF0 001FAC70  90 83 00 00 */	stw r4, 0(r3)
/* 80204EF4 001FAC74  38 05 00 01 */	addi r0, r5, 1
/* 80204EF8 001FAC78  90 83 00 04 */	stw r4, 4(r3)
/* 80204EFC 001FAC7C  B0 03 00 08 */	sth r0, 8(r3)
/* 80204F00 001FAC80  4E 80 00 20 */	blr 
lbl_80204F04:
/* 80204F04 001FAC84  A0 C3 00 0A */	lhz r6, 0xa(r3)
/* 80204F08 001FAC88  38 00 00 00 */	li r0, 0
/* 80204F0C 001FAC8C  80 A3 00 04 */	lwz r5, 4(r3)
/* 80204F10 001FAC90  7C A6 21 6E */	stwux r5, r6, r4
/* 80204F14 001FAC94  90 06 00 04 */	stw r0, 4(r6)
/* 80204F18 001FAC98  80 A3 00 04 */	lwz r5, 4(r3)
/* 80204F1C 001FAC9C  A0 03 00 0A */	lhz r0, 0xa(r3)
/* 80204F20 001FACA0  7C A5 02 14 */	add r5, r5, r0
/* 80204F24 001FACA4  90 85 00 04 */	stw r4, 4(r5)
/* 80204F28 001FACA8  A0 A3 00 08 */	lhz r5, 8(r3)
/* 80204F2C 001FACAC  90 83 00 04 */	stw r4, 4(r3)
/* 80204F30 001FACB0  38 05 00 01 */	addi r0, r5, 1
/* 80204F34 001FACB4  B0 03 00 08 */	sth r0, 8(r3)
/* 80204F38 001FACB8  4E 80 00 20 */	blr 

.global MEMRemoveListObject
MEMRemoveListObject:
/* 80204F3C 001FACBC  A0 A3 00 0A */	lhz r5, 0xa(r3)
/* 80204F40 001FACC0  7C C4 2A 14 */	add r6, r4, r5
/* 80204F44 001FACC4  7C 84 28 2E */	lwzx r4, r4, r5
/* 80204F48 001FACC8  2C 04 00 00 */	cmpwi r4, 0
/* 80204F4C 001FACCC  40 82 00 10 */	bne lbl_80204F5C
/* 80204F50 001FACD0  80 06 00 04 */	lwz r0, 4(r6)
/* 80204F54 001FACD4  90 03 00 00 */	stw r0, 0(r3)
/* 80204F58 001FACD8  48 00 00 10 */	b lbl_80204F68
lbl_80204F5C:
/* 80204F5C 001FACDC  80 06 00 04 */	lwz r0, 4(r6)
/* 80204F60 001FACE0  7C 84 2A 14 */	add r4, r4, r5
/* 80204F64 001FACE4  90 04 00 04 */	stw r0, 4(r4)
lbl_80204F68:
/* 80204F68 001FACE8  80 A6 00 04 */	lwz r5, 4(r6)
/* 80204F6C 001FACEC  2C 05 00 00 */	cmpwi r5, 0
/* 80204F70 001FACF0  40 82 00 10 */	bne lbl_80204F80
/* 80204F74 001FACF4  80 06 00 00 */	lwz r0, 0(r6)
/* 80204F78 001FACF8  90 03 00 04 */	stw r0, 4(r3)
/* 80204F7C 001FACFC  48 00 00 10 */	b lbl_80204F8C
lbl_80204F80:
/* 80204F80 001FAD00  80 86 00 00 */	lwz r4, 0(r6)
/* 80204F84 001FAD04  A0 03 00 0A */	lhz r0, 0xa(r3)
/* 80204F88 001FAD08  7C 85 01 2E */	stwx r4, r5, r0
lbl_80204F8C:
/* 80204F8C 001FAD0C  38 00 00 00 */	li r0, 0
/* 80204F90 001FAD10  90 06 00 00 */	stw r0, 0(r6)
/* 80204F94 001FAD14  90 06 00 04 */	stw r0, 4(r6)
/* 80204F98 001FAD18  A0 83 00 08 */	lhz r4, 8(r3)
/* 80204F9C 001FAD1C  38 04 FF FF */	addi r0, r4, -1
/* 80204FA0 001FAD20  B0 03 00 08 */	sth r0, 8(r3)
/* 80204FA4 001FAD24  4E 80 00 20 */	blr 

.global MEMGetNextListObject
MEMGetNextListObject:
/* 80204FA8 001FAD28  2C 04 00 00 */	cmpwi r4, 0
/* 80204FAC 001FAD2C  40 82 00 0C */	bne lbl_80204FB8
/* 80204FB0 001FAD30  80 63 00 00 */	lwz r3, 0(r3)
/* 80204FB4 001FAD34  4E 80 00 20 */	blr 
lbl_80204FB8:
/* 80204FB8 001FAD38  A0 03 00 0A */	lhz r0, 0xa(r3)
/* 80204FBC 001FAD3C  7C 64 02 14 */	add r3, r4, r0
/* 80204FC0 001FAD40  80 63 00 04 */	lwz r3, 4(r3)
/* 80204FC4 001FAD44  4E 80 00 20 */	blr 

