# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../../../../rtl/MIRROR_SWAMP/core" --include "../../../../../../../rtl/TOP" --include "../../../../../../../rtl/MAC" --include "../../../../../../../rtl/APB_DEV/URT" --include "../../../../../../../simu/testbench/vmac" --include "../../../../../../../simu/testbench" --include "../../../../../xilinx_ip/clk_wiz_0" --include "../../../../../xilinx_ip/clk_pll_33" --include "../../../../project_1.ip_user_files/ipstatic/hdl" \
"../../../../../xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/axi/mig_7series_v4_2_axi_ctrl_addr_decode.v" \
"../../../../../xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/axi/mig_7series_v4_2_axi_ctrl_read.v" \
"../../../../../xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/axi/mig_7series_v4_2_axi_ctrl_reg_bank.v" \
"../../../../../xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/axi/mig_7series_v4_2_axi_ctrl_reg.v" \
"../../../../../xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/axi/mig_7series_v4_2_axi_ctrl_top.v" \
"../../../../../xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/axi/mig_7series_v4_2_axi_ctrl_write.v" \
"../../../../../xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/axi/mig_7series_v4_2_axi_mc.v" \
"../../../../../xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/axi/mig_7series_v4_2_axi_mc_ar_channel.v" \
"../../../../../xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/axi/mig_7series_v4_2_axi_mc_aw_channel.v" \
"../../../../../xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/axi/mig_7series_v4_2_axi_mc_b_channel.v" \
"../../../../../xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/axi/mig_7series_v4_2_axi_mc_cmd_arbiter.v" \
"../../../../../xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/axi/mig_7series_v4_2_axi_mc_cmd_fsm.v" \
"../../../../../xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/axi/mig_7series_v4_2_axi_mc_wr_cmd_fsm.v" \
"../../../../../xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/axi/mig_7series_v4_2_axi_mc_cmd_translator.v" \
"../../../../../xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/axi/mig_7series_v4_2_axi_mc_incr_cmd.v" \
"../../../../../xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/axi/mig_7series_v4_2_axi_mc_r_channel.v" \
"../../../../../xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/axi/mig_7series_v4_2_axi_mc_simple_fifo.v" \
"../../../../../xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/axi/mig_7series_v4_2_axi_mc_fifo.v" \
"../../../../../xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/axi/mig_7series_v4_2_axi_mc_w_channel.v" \
"../../../../../xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/axi/mig_7series_v4_2_axi_mc_wrap_cmd.v" \
"../../../../../xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/axi/mig_7series_v4_2_ddr_a_upsizer.v" \
"../../../../../xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/axi/mig_7series_v4_2_ddr_axi_register_slice.v" \
"../../../../../xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/axi/mig_7series_v4_2_ddr_axi_upsizer.v" \
"../../../../../xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/axi/mig_7series_v4_2_ddr_axic_register_slice.v" \
"../../../../../xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/axi/mig_7series_v4_2_ddr_carry_and.v" \
"../../../../../xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/axi/mig_7series_v4_2_ddr_carry_latch_and.v" \
"../../../../../xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/axi/mig_7series_v4_2_ddr_carry_latch_or.v" \
"../../../../../xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/axi/mig_7series_v4_2_ddr_carry_or.v" \
"../../../../../xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/axi/mig_7series_v4_2_ddr_command_fifo.v" \
"../../../../../xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/axi/mig_7series_v4_2_ddr_comparator.v" \
"../../../../../xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/axi/mig_7series_v4_2_ddr_comparator_sel.v" \
"../../../../../xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/axi/mig_7series_v4_2_ddr_comparator_sel_static.v" \
"../../../../../xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/axi/mig_7series_v4_2_ddr_r_upsizer.v" \
"../../../../../xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/axi/mig_7series_v4_2_ddr_w_upsizer.v" \
"../../../../../xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/clocking/mig_7series_v4_2_clk_ibuf.v" \
"../../../../../xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/clocking/mig_7series_v4_2_infrastructure.v" \
"../../../../../xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/clocking/mig_7series_v4_2_iodelay_ctrl.v" \
"../../../../../xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/clocking/mig_7series_v4_2_tempmon.v" \
"../../../../../xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/controller/mig_7series_v4_2_arb_mux.v" \
"../../../../../xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/controller/mig_7series_v4_2_arb_row_col.v" \
"../../../../../xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/controller/mig_7series_v4_2_arb_select.v" \
"../../../../../xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/controller/mig_7series_v4_2_bank_cntrl.v" \
"../../../../../xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/controller/mig_7series_v4_2_bank_common.v" \
"../../../../../xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/controller/mig_7series_v4_2_bank_compare.v" \
"../../../../../xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/controller/mig_7series_v4_2_bank_mach.v" \
"../../../../../xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/controller/mig_7series_v4_2_bank_queue.v" \
"../../../../../xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/controller/mig_7series_v4_2_bank_state.v" \
"../../../../../xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/controller/mig_7series_v4_2_col_mach.v" \
"../../../../../xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/controller/mig_7series_v4_2_mc.v" \
"../../../../../xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/controller/mig_7series_v4_2_rank_cntrl.v" \
"../../../../../xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/controller/mig_7series_v4_2_rank_common.v" \
"../../../../../xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/controller/mig_7series_v4_2_rank_mach.v" \
"../../../../../xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/controller/mig_7series_v4_2_round_robin_arb.v" \
"../../../../../xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/ecc/mig_7series_v4_2_ecc_buf.v" \
"../../../../../xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/ecc/mig_7series_v4_2_ecc_dec_fix.v" \
"../../../../../xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/ecc/mig_7series_v4_2_ecc_gen.v" \
"../../../../../xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/ecc/mig_7series_v4_2_ecc_merge_enc.v" \
"../../../../../xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/ecc/mig_7series_v4_2_fi_xor.v" \
"../../../../../xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/ip_top/mig_7series_v4_2_mem_intfc.v" \
"../../../../../xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/ip_top/mig_7series_v4_2_memc_ui_top_axi.v" \
"../../../../../xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_group_io.v" \
"../../../../../xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v" \
"../../../../../xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_tempmon.v" \
"../../../../../xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v" \
"../../../../../xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/phy/mig_7series_v4_2_ddr_skip_calib_tap.v" \
"../../../../../xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/phy/mig_7series_v4_2_ddr_if_post_fifo.v" \
"../../../../../xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy.v" \
"../../../../../xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v" \
"../../../../../xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/phy/mig_7series_v4_2_ddr_of_pre_fifo.v" \
"../../../../../xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_4lanes.v" \
"../../../../../xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ck_addr_cmd_delay.v" \
"../../../../../xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v" \
"../../../../../xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_dqs_found_cal.v" \
"../../../../../xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_dqs_found_cal_hr.v" \
"../../../../../xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_oclkdelay_cal.v" \
"../../../../../xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v" \
"../../../../../xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v" \
"../../../../../xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_top.v" \
"../../../../../xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrcal.v" \
"../../../../../xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl.v" \
"../../../../../xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl_off_delay.v" \
"../../../../../xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/phy/mig_7series_v4_2_ddr_prbs_gen.v" \
"../../../../../xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_lim.v" \
"../../../../../xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/phy/mig_7series_v4_2_poc_top.v" \
"../../../../../xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_mux.v" \
"../../../../../xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_data.v" \
"../../../../../xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_samp.v" \
"../../../../../xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_edge.v" \
"../../../../../xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_cntlr.v" \
"../../../../../xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_po_cntlr.v" \
"../../../../../xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/phy/mig_7series_v4_2_poc_pd.v" \
"../../../../../xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/phy/mig_7series_v4_2_poc_tap_base.v" \
"../../../../../xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/phy/mig_7series_v4_2_poc_meta.v" \
"../../../../../xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/phy/mig_7series_v4_2_poc_edge_store.v" \
"../../../../../xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/phy/mig_7series_v4_2_poc_cc.v" \
"../../../../../xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/ui/mig_7series_v4_2_ui_cmd.v" \
"../../../../../xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/ui/mig_7series_v4_2_ui_rd_data.v" \
"../../../../../xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/ui/mig_7series_v4_2_ui_top.v" \
"../../../../../xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/ui/mig_7series_v4_2_ui_wr_data.v" \
"../../../../../xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/mig_axi_32_mig_sim.v" \
"../../../../../xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/mig_axi_32.v" \
"../../../../../xilinx_ip/axi_interconnect_0/sim/axi_interconnect_0.v" \
"../../../../../xilinx_ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" \
"../../../../../xilinx_ip/clk_wiz_0/clk_wiz_0.v" \
"../../../../../xilinx_ip/clk_pll_33/clk_pll_33_clk_wiz.v" \
"../../../../../xilinx_ip/clk_pll_33/clk_pll_33.v" \
"../../../../../xilinx_ip/dpram_512x32/sim/dpram_512x32.v" \
"../../../../../../../rtl/CONFREG/LCD/ip/init_img_rom/sim/init_img_rom.v" \
"../../../../../../../../../../../../../display/soc_up/vivado_xpr/project_1/project_1/project_1.srcs/sources_1/axi_crossbar/sim/axi_crossbar.v" \
"../../../../project_1.srcs/sources_1/ip/complex_ila/sim/complex_ila.v" \
"../../../../project_1.srcs/sources_1/ip/pc_ila/sim/pc_ila.v" \
"../../../../project_1.srcs/sources_1/ip/ex_ila/sim/ex_ila.v" \
"../../../../../../../rtl/MIRROR_SWAMP/core/AXI_Interface.v" \
"../../../../../../../rtl/MIRROR_SWAMP/core/BPU.v" \
"../../../../../../../rtl/MIRROR_SWAMP/core/CP0_Reg.v" \
"../../../../../../../rtl/MIRROR_SWAMP/core/DCache.v" \
"../../../../../../../rtl/MIRROR_SWAMP/core/DTLB_stage.v" \
"../../../../../../../rtl/MIRROR_SWAMP/core/EXE_stage.v" \
"../../../../../../../rtl/MIRROR_SWAMP/core/FIFO.v" \
"../../../../../../../rtl/MIRROR_SWAMP/core/ICache.v" \
"../../../../../../../rtl/MIRROR_SWAMP/core/ID_stage.v" \
"../../../../../../../rtl/MIRROR_SWAMP/core/IF_stage.v" \
"../../../../../../../rtl/MIRROR_SWAMP/core/ITLB_stage.v" \
"../../../../../../../rtl/MIRROR_SWAMP/core/M1_stage.v" \
"../../../../../../../rtl/MIRROR_SWAMP/core/MEM_stage.v" \
"../../../../../../../simu/testbench/MX25L6405D.v" \
"../../../../../../../rtl/MIRROR_SWAMP/core/PLRU.v" \
"../../../../../../../rtl/MIRROR_SWAMP/core/PREIF_stage.v" \
"../../../../../../../rtl/MIRROR_SWAMP/core/WB_stage.v" \
"../../../../../../../rtl/MIRROR_SWAMP/core/XPMRAMS.v" \
"../../../../../../../rtl/MIRROR_SWAMP/core/alu.v" \
"../../../../../../../rtl/APB_DEV/apb_dev_top.v" \
"../../../../../../../rtl/APB_DEV/apb_mux2.v" \
"../../../../../../../rtl/AMBA/axi2apb.v" \
"../../../../../../../rtl/AMBA/axi_mux.v" \
"../../../../../../../rtl/MAC/bd.v" \
"../../../../../../../rtl/MIRROR_SWAMP/core/cloclz_cnt.v" \
"../../../../../../../rtl/CONFREG/confreg.v" \
"../../../../../../../rtl/MAC/csr.v" \
"../../../../../../../rtl/DMA/dma.v" \
"../../../../../../../rtl/MAC/dma.v" \
"../../../../../../../simu/testbench/ejtag_virtual_host.v" \
"../../../../../../../rtl/MAC/ethernet_top.v" \
"../../../../../../../rtl/SPI/godson_sbridge_spi.v" \
"../../../../../../../rtl/CONFREG/lcd.v" \
"../../../../../../../rtl/MAC/mac.v" \
"../../../../../../../rtl/MAC/mac2axi.v" \
"../../../../../../../rtl/MAC/mac_axi.v" \
"../../../../../../../simu/testbench/vmac/mac_ram.v" \
"../../../../../../../rtl/MAC/mac_top.v" \
"../../../../../../../simu/testbench/vmac/mac_top.v" \
"../../../../../../../rtl/MAC/maccsr2axi.v" \
"../../../../../../../rtl/MAC/macdata2axi.v" \
"../../../../../../../rtl/MIRROR_SWAMP/core/mycpu_top.v" \
"../../../../../../../rtl/APB_DEV/NAND/nand.v" \
"../../../../../../../rtl/APB_DEV/nand_module.v" \
"../../../../../../../simu/testbench/nand_sim.v" \
"../../../../../../../rtl/APB_DEV/URT/raminfr.v" \
"../../../../../../../rtl/MAC/rc.v" \
"../../../../../../../rtl/MIRROR_SWAMP/core/regfile.v" \
"../../../../../../../rtl/MAC/rfifo.v" \
"../../../../../../../rtl/MAC/rlsm.v" \
"../../../../../../../rtl/MAC/rstc.v" \
"../../../../../../../rtl/TOP/soc_up_top.v" \
"../../../../../../../rtl/MAC/tc.v" \
"../../../../../../../rtl/MAC/tfifo.v" \
"../../../../../../../rtl/MIRROR_SWAMP/core/tlb.v" \
"../../../../../../../rtl/MAC/tlsm.v" \
"../../../../../../../rtl/MIRROR_SWAMP/core/tools.v" \
"../../../../../../../rtl/MIRROR_SWAMP/core/trap.v" \
"../../../../../../../simu/testbench/uart_dev.v" \
"../../../../../../../rtl/APB_DEV/URT/uart_receiver.v" \
"../../../../../../../rtl/APB_DEV/URT/uart_regs.v" \
"../../../../../../../rtl/APB_DEV/URT/uart_rfifo.v" \
"../../../../../../../rtl/APB_DEV/URT/uart_sync_flops.v" \
"../../../../../../../rtl/APB_DEV/URT/uart_tfifo.v" \
"../../../../../../../rtl/APB_DEV/URT/uart_top.v" \
"../../../../../../../rtl/APB_DEV/URT/uart_transmitter.v" \
"../../../../../../../simu/testbench/vmac/virtual_mac.v" \

sv xil_defaultlib  --include "../../../../../../../rtl/MIRROR_SWAMP/core" --include "../../../../../../../rtl/TOP" --include "../../../../../../../rtl/MAC" --include "../../../../../../../rtl/APB_DEV/URT" --include "../../../../../../../simu/testbench/vmac" --include "../../../../../../../simu/testbench" --include "../../../../../xilinx_ip/clk_wiz_0" --include "../../../../../xilinx_ip/clk_pll_33" --include "../../../../project_1.ip_user_files/ipstatic/hdl" \
"../../../../../../../simu/testbench/ddr3_model.sv" \
"../../../../../../../rtl/MIRROR_SWAMP/core/xpm_memory_spram.sv" \

verilog xil_defaultlib  --include "../../../../../../../rtl/MIRROR_SWAMP/core" --include "../../../../../../../rtl/TOP" --include "../../../../../../../rtl/MAC" --include "../../../../../../../rtl/APB_DEV/URT" --include "../../../../../../../simu/testbench/vmac" --include "../../../../../../../simu/testbench" --include "../../../../../xilinx_ip/clk_wiz_0" --include "../../../../../xilinx_ip/clk_pll_33" --include "../../../../project_1.ip_user_files/ipstatic/hdl" \
"../../../../../../../simu/testbench/godson_system.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
