Loading db file '/home/IC/Labs/Ass_Syn_2.0/std_cells/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db'
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -hier
        -analysis_effort low
Design : UART
Version: K-2015.06
Date   : Sat Aug 13 16:29:19 2022
****************************************


Library(s) Used:

    scmetro_tsmc_cl013g_rvt_ss_1p08v_125c (File: /home/IC/Labs/Ass_Syn_2.0/std_cells/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db)


Operating Conditions: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c   Library: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c
Wire Load Model Mode: top

Design        Wire Load Model            Library
------------------------------------------------
UART                   tsmc13_wl30       scmetro_tsmc_cl013g_rvt_ss_1p08v_125c


Global Operating Voltage = 1.08 
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000pf
    Time Units = 1ns
    Dynamic Power Units = 1mW    (derived from V,C,T units)
    Leakage Power Units = 1pW


--------------------------------------------------------------------------------
                                       Switch   Int      Leak     Total
Hierarchy                              Power    Power    Power    Power    %
--------------------------------------------------------------------------------
UART                                   3.59e-02 6.39e-03 2.11e+06 4.44e-02 100.0
  U0_UART_RX (UART_RX)                 7.39e-03 5.03e-03 1.25e+06 1.37e-02  30.8
    U0_stp_chk (stp_chk)               1.76e-07 1.45e-04 1.78e+04 1.63e-04   0.4
    U0_par_chk (par_chk)               8.53e-05 1.80e-04 1.22e+05 3.87e-04   0.9
    U0_strt_chk (strt_chk)             1.49e-06 1.47e-04 1.69e+04 1.66e-04   0.4
    U0_deserializer (deserializer)     1.17e-04 1.21e-03 1.38e+05 1.46e-03   3.3
    U0_data_sampling (data_sampling)   1.89e-03 1.09e-03 2.96e+05 3.27e-03   7.4
    U0_edge_bit_counter (edge_bit_counter)
                                       1.74e-03 1.57e-03 1.85e+05 3.50e-03   7.9
    U0_uart_fsm (uart_rx_fsm)          5.23e-04 6.57e-04 1.77e+05 1.36e-03   3.1
  U0_UART_TX (UART_TX)                 2.82e-02 1.33e-03 8.36e+05 3.03e-02  68.4
    U0_parity_calc (parity_calc)       6.04e-04 4.18e-04 2.80e+05 1.30e-03   2.9
    U0_mux (mux)                       2.09e-02 2.24e-04 6.67e+04 2.12e-02  47.7
    U0_Serializer (Serializer)         7.63e-04 4.84e-04 3.24e+05 1.57e-03   3.5
    U0_fsm (uart_tx_fsm)               2.22e-04 1.51e-04 1.30e+05 5.03e-04   1.1
1
