<stg><name>foo</name>


<trans_list>

<trans id="45" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="46" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="47" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="50" from="3" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="49" from="4" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap([100 x i32]* %in1) nounwind, !map !7

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap([100 x i32]* %in2) nounwind, !map !13

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecBitsMap([100 x i32]* %out_r) nounwind, !map !17

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @foo_str) nounwind

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %1

]]></Node>
<StgValue><ssdm name="br_ln3"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="10" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
:0  %i_0 = phi i4 [ 0, %0 ], [ %i, %L1_end ]

]]></Node>
<StgValue><ssdm name="i_0"/></StgValue>
</operation>

<operation id="11" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1  %icmp_ln3 = icmp eq i4 %i_0, -6

]]></Node>
<StgValue><ssdm name="icmp_ln3"/></StgValue>
</operation>

<operation id="12" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10) nounwind

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="13" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:3  %i = add i4 %i_0, 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln3, label %4, label %L1_begin

]]></Node>
<StgValue><ssdm name="br_ln3"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
L1_begin:0  call void (...)* @_ssdm_op_SpecLoopName([3 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln3"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
L1_begin:1  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([3 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
L1_begin:2  %tmp_1 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %i_0, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="8" op_0_bw="7">
<![CDATA[
L1_begin:3  %zext_ln5 = zext i7 %tmp_1 to i8

]]></Node>
<StgValue><ssdm name="zext_ln5"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="5" op_0_bw="5" op_1_bw="4" op_2_bw="1">
<![CDATA[
L1_begin:4  %tmp_2 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %i_0, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="8" op_0_bw="5">
<![CDATA[
L1_begin:5  %zext_ln5_1 = zext i5 %tmp_2 to i8

]]></Node>
<StgValue><ssdm name="zext_ln5_1"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
L1_begin:6  %add_ln5_1 = add i8 %zext_ln5_1, %zext_ln5

]]></Node>
<StgValue><ssdm name="add_ln5_1"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0">
<![CDATA[
L1_begin:7  br label %2

]]></Node>
<StgValue><ssdm name="br_ln4"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln8"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="24" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
:0  %j_0 = phi i4 [ 0, %L1_begin ], [ %j, %3 ]

]]></Node>
<StgValue><ssdm name="j_0"/></StgValue>
</operation>

<operation id="25" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1  %icmp_ln4 = icmp eq i4 %j_0, -6

]]></Node>
<StgValue><ssdm name="icmp_ln4"/></StgValue>
</operation>

<operation id="26" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_2 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10) nounwind

]]></Node>
<StgValue><ssdm name="empty_2"/></StgValue>
</operation>

<operation id="27" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:3  %j = add i4 %j_0, 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="28" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln4, label %L1_end, label %3

]]></Node>
<StgValue><ssdm name="br_ln4"/></StgValue>
</operation>

<operation id="29" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="8" op_0_bw="4">
<![CDATA[
:1  %zext_ln5_2 = zext i4 %j_0 to i8

]]></Node>
<StgValue><ssdm name="zext_ln5_2"/></StgValue>
</operation>

<operation id="30" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:2  %add_ln5_2 = add i8 %add_ln5_1, %zext_ln5_2

]]></Node>
<StgValue><ssdm name="add_ln5_2"/></StgValue>
</operation>

<operation id="31" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="64" op_0_bw="8">
<![CDATA[
:3  %zext_ln5_3 = zext i8 %add_ln5_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln5_3"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %in1_addr = getelementptr [100 x i32]* %in1, i64 0, i64 %zext_ln5_3

]]></Node>
<StgValue><ssdm name="in1_addr"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %in2_addr = getelementptr [100 x i32]* %in2, i64 0, i64 %zext_ln5_3

]]></Node>
<StgValue><ssdm name="in2_addr"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="7">
<![CDATA[
:7  %in1_load = load i32* %in1_addr, align 4

]]></Node>
<StgValue><ssdm name="in1_load"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="7">
<![CDATA[
:8  %in2_load = load i32* %in2_addr, align 4

]]></Node>
<StgValue><ssdm name="in2_load"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
L1_end:0  %empty_3 = call i32 (...)* @_ssdm_op_SpecRegionEnd([3 x i8]* @p_str, i32 %tmp) nounwind

]]></Node>
<StgValue><ssdm name="empty_3"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0">
<![CDATA[
L1_end:1  br label %1

]]></Node>
<StgValue><ssdm name="br_ln3"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="38" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([3 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln4"/></StgValue>
</operation>

<operation id="39" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %out_addr = getelementptr [100 x i32]* %out_r, i64 0, i64 %zext_ln5_3

]]></Node>
<StgValue><ssdm name="out_addr"/></StgValue>
</operation>

<operation id="40" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="7">
<![CDATA[
:7  %in1_load = load i32* %in1_addr, align 4

]]></Node>
<StgValue><ssdm name="in1_load"/></StgValue>
</operation>

<operation id="41" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="7">
<![CDATA[
:8  %in2_load = load i32* %in2_addr, align 4

]]></Node>
<StgValue><ssdm name="in2_load"/></StgValue>
</operation>

<operation id="42" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %add_ln5 = add nsw i32 %in2_load, %in1_load

]]></Node>
<StgValue><ssdm name="add_ln5"/></StgValue>
</operation>

<operation id="43" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:10  store i32 %add_ln5, i32* %out_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln5"/></StgValue>
</operation>

<operation id="44" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0">
<![CDATA[
:11  br label %2

]]></Node>
<StgValue><ssdm name="br_ln4"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="51" name="in1" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="in1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="52" name="in2" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="in2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="53" name="out_r" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="out_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="55" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="54" toId="5">
</dataflow>
<dataflow id="56" from="in1" to="specbitsmap_ln0" fromId="51" toId="5">
</dataflow>
<dataflow id="57" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="54" toId="6">
</dataflow>
<dataflow id="58" from="in2" to="specbitsmap_ln0" fromId="52" toId="6">
</dataflow>
<dataflow id="59" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="54" toId="7">
</dataflow>
<dataflow id="60" from="out_r" to="specbitsmap_ln0" fromId="53" toId="7">
</dataflow>
<dataflow id="62" from="_ssdm_op_SpecTopModule" to="spectopmodule_ln0" fromId="61" toId="8">
</dataflow>
<dataflow id="64" from="foo_str" to="spectopmodule_ln0" fromId="63" toId="8">
</dataflow>
<dataflow id="66" from="StgValue_65" to="i_0" fromId="65" toId="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="67" from="br_ln3" to="i_0" fromId="9" toId="10">
</dataflow>
<dataflow id="68" from="i" to="i_0" fromId="13" toId="10">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="69" from="br_ln3" to="i_0" fromId="37" toId="10">
<BackEdge/>
</dataflow>
<dataflow id="70" from="i_0" to="icmp_ln3" fromId="10" toId="11">
</dataflow>
<dataflow id="72" from="StgValue_71" to="icmp_ln3" fromId="71" toId="11">
</dataflow>
<dataflow id="74" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="73" toId="12">
</dataflow>
<dataflow id="76" from="StgValue_75" to="empty" fromId="75" toId="12">
</dataflow>
<dataflow id="77" from="StgValue_75" to="empty" fromId="75" toId="12">
</dataflow>
<dataflow id="78" from="StgValue_75" to="empty" fromId="75" toId="12">
</dataflow>
<dataflow id="79" from="i_0" to="i" fromId="10" toId="13">
</dataflow>
<dataflow id="81" from="StgValue_80" to="i" fromId="80" toId="13">
</dataflow>
<dataflow id="82" from="icmp_ln3" to="br_ln3" fromId="11" toId="14">
</dataflow>
<dataflow id="84" from="_ssdm_op_SpecLoopName" to="specloopname_ln3" fromId="83" toId="15">
</dataflow>
<dataflow id="86" from="p_str" to="specloopname_ln3" fromId="85" toId="15">
</dataflow>
<dataflow id="88" from="_ssdm_op_SpecRegionBegin" to="tmp" fromId="87" toId="16">
</dataflow>
<dataflow id="89" from="p_str" to="tmp" fromId="85" toId="16">
</dataflow>
<dataflow id="91" from="_ssdm_op_BitConcatenate.i7.i4.i3" to="tmp_1" fromId="90" toId="17">
</dataflow>
<dataflow id="92" from="i_0" to="tmp_1" fromId="10" toId="17">
</dataflow>
<dataflow id="94" from="StgValue_93" to="tmp_1" fromId="93" toId="17">
</dataflow>
<dataflow id="95" from="tmp_1" to="zext_ln5" fromId="17" toId="18">
</dataflow>
<dataflow id="97" from="_ssdm_op_BitConcatenate.i5.i4.i1" to="tmp_2" fromId="96" toId="19">
</dataflow>
<dataflow id="98" from="i_0" to="tmp_2" fromId="10" toId="19">
</dataflow>
<dataflow id="100" from="StgValue_99" to="tmp_2" fromId="99" toId="19">
</dataflow>
<dataflow id="101" from="tmp_2" to="zext_ln5_1" fromId="19" toId="20">
</dataflow>
<dataflow id="102" from="zext_ln5_1" to="add_ln5_1" fromId="20" toId="21">
</dataflow>
<dataflow id="103" from="zext_ln5" to="add_ln5_1" fromId="18" toId="21">
</dataflow>
<dataflow id="104" from="StgValue_65" to="j_0" fromId="65" toId="24">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="105" from="br_ln4" to="j_0" fromId="22" toId="24">
</dataflow>
<dataflow id="106" from="j" to="j_0" fromId="27" toId="24">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="107" from="br_ln4" to="j_0" fromId="44" toId="24">
<BackEdge/>
</dataflow>
<dataflow id="108" from="j_0" to="icmp_ln4" fromId="24" toId="25">
</dataflow>
<dataflow id="109" from="StgValue_71" to="icmp_ln4" fromId="71" toId="25">
</dataflow>
<dataflow id="110" from="_ssdm_op_SpecLoopTripCount" to="empty_2" fromId="73" toId="26">
</dataflow>
<dataflow id="111" from="StgValue_75" to="empty_2" fromId="75" toId="26">
</dataflow>
<dataflow id="112" from="StgValue_75" to="empty_2" fromId="75" toId="26">
</dataflow>
<dataflow id="113" from="StgValue_75" to="empty_2" fromId="75" toId="26">
</dataflow>
<dataflow id="114" from="j_0" to="j" fromId="24" toId="27">
</dataflow>
<dataflow id="115" from="StgValue_80" to="j" fromId="80" toId="27">
</dataflow>
<dataflow id="116" from="icmp_ln4" to="br_ln4" fromId="25" toId="28">
</dataflow>
<dataflow id="117" from="j_0" to="zext_ln5_2" fromId="24" toId="29">
</dataflow>
<dataflow id="118" from="add_ln5_1" to="add_ln5_2" fromId="21" toId="30">
</dataflow>
<dataflow id="119" from="zext_ln5_2" to="add_ln5_2" fromId="29" toId="30">
</dataflow>
<dataflow id="120" from="add_ln5_2" to="zext_ln5_3" fromId="30" toId="31">
</dataflow>
<dataflow id="121" from="in1" to="in1_addr" fromId="51" toId="32">
</dataflow>
<dataflow id="123" from="StgValue_122" to="in1_addr" fromId="122" toId="32">
</dataflow>
<dataflow id="124" from="zext_ln5_3" to="in1_addr" fromId="31" toId="32">
</dataflow>
<dataflow id="125" from="in2" to="in2_addr" fromId="52" toId="33">
</dataflow>
<dataflow id="126" from="StgValue_122" to="in2_addr" fromId="122" toId="33">
</dataflow>
<dataflow id="127" from="zext_ln5_3" to="in2_addr" fromId="31" toId="33">
</dataflow>
<dataflow id="128" from="in1_addr" to="in1_load" fromId="32" toId="34">
</dataflow>
<dataflow id="129" from="in2_addr" to="in2_load" fromId="33" toId="35">
</dataflow>
<dataflow id="131" from="_ssdm_op_SpecRegionEnd" to="empty_3" fromId="130" toId="36">
</dataflow>
<dataflow id="132" from="p_str" to="empty_3" fromId="85" toId="36">
</dataflow>
<dataflow id="133" from="tmp" to="empty_3" fromId="16" toId="36">
</dataflow>
<dataflow id="134" from="_ssdm_op_SpecLoopName" to="specloopname_ln4" fromId="83" toId="38">
</dataflow>
<dataflow id="136" from="p_str1" to="specloopname_ln4" fromId="135" toId="38">
</dataflow>
<dataflow id="137" from="out_r" to="out_addr" fromId="53" toId="39">
</dataflow>
<dataflow id="138" from="StgValue_122" to="out_addr" fromId="122" toId="39">
</dataflow>
<dataflow id="139" from="zext_ln5_3" to="out_addr" fromId="31" toId="39">
</dataflow>
<dataflow id="140" from="in1_addr" to="in1_load" fromId="32" toId="40">
</dataflow>
<dataflow id="141" from="in2_addr" to="in2_load" fromId="33" toId="41">
</dataflow>
<dataflow id="142" from="in2_load" to="add_ln5" fromId="41" toId="42">
</dataflow>
<dataflow id="143" from="in1_load" to="add_ln5" fromId="40" toId="42">
</dataflow>
<dataflow id="144" from="add_ln5" to="store_ln5" fromId="42" toId="43">
</dataflow>
<dataflow id="145" from="out_addr" to="store_ln5" fromId="39" toId="43">
</dataflow>
<dataflow id="146" from="icmp_ln3" to="StgValue_2" fromId="11" toId="2">
</dataflow>
<dataflow id="147" from="icmp_ln4" to="StgValue_3" fromId="25" toId="3">
</dataflow>
</dataflows>


</stg>
