m255
K4
z2
!s11f vlog 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
d/home/hemanth/intelFPGA_lite/20.1/modelsim_ase/bin
vahb_master
Z0 !s110 1639253687
!i10b 1
!s100 >RE<0@?i1:4@KI6n:RNMf2
Z1 !s11b Dg1SIo80bB@j0V0VzS_@n1
I5<b[ZMiS5OMz9N;4C6RMo1
Z2 VDg1SIo80bB@j0V0VzS_@n1
Z3 d/home/hemanth/Documents/VLSI/AHB2APB_Verilog
w1638876696
8/home/hemanth/Documents/VLSI/AHB2APB_Verilog/ahb_master.v
F/home/hemanth/Documents/VLSI/AHB2APB_Verilog/ahb_master.v
!i122 37
L0 27 107
Z4 OV;L;2020.1;71
r1
!s85 0
31
Z5 !s108 1639253687.000000
!s107 /home/hemanth/Documents/VLSI/AHB2APB_Verilog/ahb_master.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/hemanth/Documents/VLSI/AHB2APB_Verilog/ahb_master.v|
!i113 1
Z6 o-work work
Z7 tCvgOpt 0
vahb_slave
R0
!i10b 1
!s100 QQZWcZgG]g49P4ln1>C060
R1
Ic4mDlb_NB4VVhUL@F:zIz1
R2
R3
w1638876687
8/home/hemanth/Documents/VLSI/AHB2APB_Verilog/ahb_slave.v
F/home/hemanth/Documents/VLSI/AHB2APB_Verilog/ahb_slave.v
!i122 38
L0 27 111
R4
r1
!s85 0
31
R5
!s107 /home/hemanth/Documents/VLSI/AHB2APB_Verilog/ahb_slave.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/hemanth/Documents/VLSI/AHB2APB_Verilog/ahb_slave.v|
!i113 1
R6
R7
vapb_int
R0
!i10b 1
!s100 1:1QU]j?K_7A4VEhKQUGU2
R1
I3eWcHVI2R9omDcgEJ3K<31
R2
R3
w1638876704
8/home/hemanth/Documents/VLSI/AHB2APB_Verilog/ahb_interface.v
F/home/hemanth/Documents/VLSI/AHB2APB_Verilog/ahb_interface.v
!i122 36
L0 27 28
R4
r1
!s85 0
31
R5
!s107 /home/hemanth/Documents/VLSI/AHB2APB_Verilog/ahb_interface.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/hemanth/Documents/VLSI/AHB2APB_Verilog/ahb_interface.v|
!i113 1
R6
R7
vfsm
R0
!i10b 1
!s100 ZG7XnG<P8Bd_zfSS4?lX:2
R1
IX2z<hW]:kMAYRD=mhEc_a0
R2
R3
w1638876731
8/home/hemanth/Documents/VLSI/AHB2APB_Verilog/fsm.v
F/home/hemanth/Documents/VLSI/AHB2APB_Verilog/fsm.v
!i122 39
L0 27 182
R4
r1
!s85 0
31
R5
!s107 /home/hemanth/Documents/VLSI/AHB2APB_Verilog/fsm.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/hemanth/Documents/VLSI/AHB2APB_Verilog/fsm.v|
!i113 1
R6
R7
vtop
R0
!i10b 1
!s100 e?kT>]cjYUcOCF<815L_l3
R1
I_<d[YRR70ODCOJcRa^TVT2
R2
R3
w1639253680
8/home/hemanth/Documents/VLSI/AHB2APB_Verilog/top.v
F/home/hemanth/Documents/VLSI/AHB2APB_Verilog/top.v
!i122 41
L0 1 57
R4
r1
!s85 0
31
R5
!s107 /home/hemanth/Documents/VLSI/AHB2APB_Verilog/top.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/hemanth/Documents/VLSI/AHB2APB_Verilog/top.v|
!i113 1
R6
R7
vtop_rtl
R0
!i10b 1
!s100 deND?5=^LVok?9<:[l6];3
R1
I6?=<dLS4LG>AFF7eg^;?z0
R2
R3
w1638876726
8/home/hemanth/Documents/VLSI/AHB2APB_Verilog/top_rtl.v
F/home/hemanth/Documents/VLSI/AHB2APB_Verilog/top_rtl.v
!i122 40
L0 27 55
R4
r1
!s85 0
31
R5
!s107 /home/hemanth/Documents/VLSI/AHB2APB_Verilog/top_rtl.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/hemanth/Documents/VLSI/AHB2APB_Verilog/top_rtl.v|
!i113 1
R6
R7
vtop_tb
!s110 1639250961
!i10b 1
!s100 ie4<3IUPZ[Nz>^Y]XQ6Z?2
R1
I^jJAFCPzCXgh?L=Aj3oSf2
R2
R3
w1638876720
8/home/hemanth/Documents/VLSI/AHB2APB_Verilog/top_tb.v
F/home/hemanth/Documents/VLSI/AHB2APB_Verilog/top_tb.v
!i122 23
L0 27 53
R4
r1
!s85 0
31
!s108 1639250961.000000
!s107 /home/hemanth/Documents/VLSI/AHB2APB_Verilog/top_tb.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/hemanth/Documents/VLSI/AHB2APB_Verilog/top_tb.v|
!i113 1
R6
R7
