cycle 0
r2 00000000
r3 00000000
r4 00000000
r5 00000000
r6 00000000
r7 00000000
pc 00000000
inst 00000000
opcode 00000000
dst 00000000
src0 00000000
src1 00000000
immediate 00000000
alu0 00000000
alu1 00000000
aluout 00000000
cycle_counter 00000000
ctl_state 00000000
dma_raddr 00000000
dma_reg 00000000
dma_waddr 00000000
dma_cnt 00000000
dma_state 00000000

cycle 1
r2 00000000
r3 00000000
r4 00000000
r5 00000000
r6 00000000
r7 00000000
pc 00000000
inst 00000000
opcode 00000000
dst 00000000
src0 00000000
src1 00000000
immediate 00000000
alu0 00000000
alu1 00000000
aluout 00000000
cycle_counter 00000001
ctl_state 00000001
dma_raddr 00000000
dma_reg 00000000
dma_waddr 00000000
dma_cnt 00000000
dma_state 00000000

cycle 2
r2 00000000
r3 00000000
r4 00000000
r5 00000000
r6 00000000
r7 00000000
pc 00000000
inst 00000000
opcode 00000000
dst 00000000
src0 00000000
src1 00000000
immediate 00000000
alu0 00000000
alu1 00000000
aluout 00000000
cycle_counter 00000002
ctl_state 00000002
dma_raddr 00000000
dma_reg 00000000
dma_waddr 00000000
dma_cnt 00000000
dma_state 00000000

cycle 3
r2 00000000
r3 00000000
r4 00000000
r5 00000000
r6 00000000
r7 00000000
pc 00000000
inst 008103e8
opcode 00000000
dst 00000000
src0 00000000
src1 00000000
immediate 00000000
alu0 00000000
alu1 00000000
aluout 00000000
cycle_counter 00000003
ctl_state 00000003
dma_raddr 00000000
dma_reg 00000000
dma_waddr 00000000
dma_cnt 00000000
dma_state 00000000

cycle 4
r2 00000000
r3 00000000
r4 00000000
r5 00000000
r6 00000000
r7 00000000
pc 00000001
inst 008103e8
opcode 00000000
dst 00000002
src0 00000000
src1 00000001
immediate 000003e8
alu0 00000000
alu1 00000000
aluout 00000000
cycle_counter 00000004
ctl_state 00000004
dma_raddr 00000000
dma_reg 00000000
dma_waddr 00000000
dma_cnt 00000000
dma_state 00000000

cycle 5
r2 00000000
r3 00000000
r4 00000000
r5 00000000
r6 00000000
r7 00000000
pc 00000001
inst 008103e8
opcode 00000000
dst 00000002
src0 00000000
src1 00000001
immediate 000003e8
alu0 00000000
alu1 000003e8
aluout 00000000
cycle_counter 00000005
ctl_state 00000005
dma_raddr 00000000
dma_reg 00000000
dma_waddr 00000000
dma_cnt 00000000
dma_state 00000000

cycle 6
r2 00000000
r3 00000000
r4 00000000
r5 00000000
r6 00000000
r7 00000000
pc 00000001
inst 008103e8
opcode 00000000
dst 00000002
src0 00000000
src1 00000001
immediate 000003e8
alu0 00000000
alu1 000003e8
aluout 000003e8
cycle_counter 00000006
ctl_state 00000006
dma_raddr 00000000
dma_reg 00000000
dma_waddr 00000000
dma_cnt 00000000
dma_state 00000000

cycle 7
r2 000003e8
r3 00000000
r4 00000000
r5 00000000
r6 00000000
r7 00000000
pc 00000001
inst 008103e8
opcode 00000000
dst 00000002
src0 00000000
src1 00000001
immediate 000003e8
alu0 00000000
alu1 000003e8
aluout 000003e8
cycle_counter 00000007
ctl_state 00000001
dma_raddr 00000000
dma_reg 00000000
dma_waddr 00000000
dma_cnt 00000000
dma_state 00000000

cycle 8
r2 000003e8
r3 00000000
r4 00000000
r5 00000000
r6 00000000
r7 00000000
pc 00000001
inst 008103e8
opcode 00000000
dst 00000002
src0 00000000
src1 00000001
immediate 000003e8
alu0 00000000
alu1 000003e8
aluout 000003e8
cycle_counter 00000008
ctl_state 00000002
dma_raddr 00000000
dma_reg 00000000
dma_waddr 00000000
dma_cnt 00000000
dma_state 00000000

cycle 9
r2 000003e8
r3 00000000
r4 00000000
r5 00000000
r6 00000000
r7 00000000
pc 00000001
inst 00c103e9
opcode 00000000
dst 00000002
src0 00000000
src1 00000001
immediate 000003e8
alu0 00000000
alu1 000003e8
aluout 000003e8
cycle_counter 00000009
ctl_state 00000003
dma_raddr 00000000
dma_reg 00000000
dma_waddr 00000000
dma_cnt 00000000
dma_state 00000000

cycle 10
r2 000003e8
r3 00000000
r4 00000000
r5 00000000
r6 00000000
r7 00000000
pc 00000002
inst 00c103e9
opcode 00000000
dst 00000003
src0 00000000
src1 00000001
immediate 000003e9
alu0 00000000
alu1 000003e8
aluout 000003e8
cycle_counter 0000000a
ctl_state 00000004
dma_raddr 00000000
dma_reg 00000000
dma_waddr 00000000
dma_cnt 00000000
dma_state 00000000

cycle 11
r2 000003e8
r3 00000000
r4 00000000
r5 00000000
r6 00000000
r7 00000000
pc 00000002
inst 00c103e9
opcode 00000000
dst 00000003
src0 00000000
src1 00000001
immediate 000003e9
alu0 00000000
alu1 000003e9
aluout 000003e8
cycle_counter 0000000b
ctl_state 00000005
dma_raddr 00000000
dma_reg 00000000
dma_waddr 00000000
dma_cnt 00000000
dma_state 00000000

cycle 12
r2 000003e8
r3 00000000
r4 00000000
r5 00000000
r6 00000000
r7 00000000
pc 00000002
inst 00c103e9
opcode 00000000
dst 00000003
src0 00000000
src1 00000001
immediate 000003e9
alu0 00000000
alu1 000003e9
aluout 000003e9
cycle_counter 0000000c
ctl_state 00000006
dma_raddr 00000000
dma_reg 00000000
dma_waddr 00000000
dma_cnt 00000000
dma_state 00000000

cycle 13
r2 000003e8
r3 000003e9
r4 00000000
r5 00000000
r6 00000000
r7 00000000
pc 00000002
inst 00c103e9
opcode 00000000
dst 00000003
src0 00000000
src1 00000001
immediate 000003e9
alu0 00000000
alu1 000003e9
aluout 000003e9
cycle_counter 0000000d
ctl_state 00000001
dma_raddr 00000000
dma_reg 00000000
dma_waddr 00000000
dma_cnt 00000000
dma_state 00000000

cycle 14
r2 000003e8
r3 000003e9
r4 00000000
r5 00000000
r6 00000000
r7 00000000
pc 00000002
inst 00c103e9
opcode 00000000
dst 00000003
src0 00000000
src1 00000001
immediate 000003e9
alu0 00000000
alu1 000003e9
aluout 000003e9
cycle_counter 0000000e
ctl_state 00000002
dma_raddr 00000000
dma_reg 00000000
dma_waddr 00000000
dma_cnt 00000000
dma_state 00000000

cycle 15
r2 000003e8
r3 000003e9
r4 00000000
r5 00000000
r6 00000000
r7 00000000
pc 00000002
inst 120a003f
opcode 00000000
dst 00000003
src0 00000000
src1 00000001
immediate 000003e9
alu0 00000000
alu1 000003e9
aluout 000003e9
cycle_counter 0000000f
ctl_state 00000003
dma_raddr 00000000
dma_reg 00000000
dma_waddr 00000000
dma_cnt 00000000
dma_state 00000000

cycle 16
r2 000003e8
r3 000003e9
r4 00000000
r5 00000000
r6 00000000
r7 00000000
pc 00000003
inst 120a003f
opcode 00000009
dst 00000000
src0 00000001
src1 00000002
immediate 0000003f
alu0 00000000
alu1 000003e9
aluout 000003e9
cycle_counter 00000010
ctl_state 00000004
dma_raddr 00000000
dma_reg 00000000
dma_waddr 00000000
dma_cnt 00000000
dma_state 00000000

cycle 17
r2 000003e8
r3 000003e9
r4 00000000
r5 00000000
r6 00000000
r7 00000000
pc 00000003
inst 120a003f
opcode 00000009
dst 00000000
src0 00000001
src1 00000002
immediate 0000003f
alu0 0000003f
alu1 000003e8
aluout 000003e9
cycle_counter 00000011
ctl_state 00000005
dma_raddr 00000000
dma_reg 00000000
dma_waddr 00000000
dma_cnt 00000000
dma_state 00000000

cycle 18
r2 000003e8
r3 000003e9
r4 00000000
r5 00000000
r6 00000000
r7 00000000
pc 00000003
inst 120a003f
opcode 00000009
dst 00000000
src0 00000001
src1 00000002
immediate 0000003f
alu0 0000003f
alu1 000003e8
aluout 000003e9
cycle_counter 00000012
ctl_state 00000006
dma_raddr 00000000
dma_reg 00000000
dma_waddr 00000000
dma_cnt 00000000
dma_state 00000000

cycle 19
r2 000003e8
r3 000003e9
r4 00000000
r5 00000000
r6 00000000
r7 00000000
pc 00000003
inst 120a003f
opcode 00000009
dst 00000000
src0 00000001
src1 00000002
immediate 0000003f
alu0 0000003f
alu1 000003e8
aluout 000003e9
cycle_counter 00000013
ctl_state 00000001
dma_raddr 00000000
dma_reg 00000000
dma_waddr 00000000
dma_cnt 00000000
dma_state 00000000

cycle 20
r2 000003e8
r3 000003e9
r4 00000000
r5 00000000
r6 00000000
r7 00000000
pc 00000003
inst 120a003f
opcode 00000009
dst 00000000
src0 00000001
src1 00000002
immediate 0000003f
alu0 0000003f
alu1 000003e8
aluout 000003e9
cycle_counter 00000014
ctl_state 00000002
dma_raddr 00000000
dma_reg 00000000
dma_waddr 00000000
dma_cnt 00000000
dma_state 00000000

cycle 21
r2 000003e8
r3 000003e9
r4 00000000
r5 00000000
r6 00000000
r7 00000000
pc 00000003
inst 120b001f
opcode 00000009
dst 00000000
src0 00000001
src1 00000002
immediate 0000003f
alu0 0000003f
alu1 000003e8
aluout 000003e9
cycle_counter 00000015
ctl_state 00000003
dma_raddr 00000000
dma_reg 00000000
dma_waddr 00000000
dma_cnt 00000000
dma_state 00000000

cycle 22
r2 000003e8
r3 000003e9
r4 00000000
r5 00000000
r6 00000000
r7 00000000
pc 00000004
inst 120b001f
opcode 00000009
dst 00000000
src0 00000001
src1 00000003
immediate 0000001f
alu0 0000003f
alu1 000003e8
aluout 000003e9
cycle_counter 00000016
ctl_state 00000004
dma_raddr 00000000
dma_reg 00000000
dma_waddr 00000000
dma_cnt 00000000
dma_state 00000000

cycle 23
r2 000003e8
r3 000003e9
r4 00000000
r5 00000000
r6 00000000
r7 00000000
pc 00000004
inst 120b001f
opcode 00000009
dst 00000000
src0 00000001
src1 00000003
immediate 0000001f
alu0 0000001f
alu1 000003e9
aluout 000003e9
cycle_counter 00000017
ctl_state 00000005
dma_raddr 00000000
dma_reg 00000000
dma_waddr 00000000
dma_cnt 00000000
dma_state 00000000

cycle 24
r2 000003e8
r3 000003e9
r4 00000000
r5 00000000
r6 00000000
r7 00000000
pc 00000004
inst 120b001f
opcode 00000009
dst 00000000
src0 00000001
src1 00000003
immediate 0000001f
alu0 0000001f
alu1 000003e9
aluout 000003e9
cycle_counter 00000018
ctl_state 00000006
dma_raddr 00000000
dma_reg 00000000
dma_waddr 00000000
dma_cnt 00000000
dma_state 00000000

cycle 25
r2 000003e8
r3 000003e9
r4 00000000
r5 00000000
r6 00000000
r7 00000000
pc 00000004
inst 120b001f
opcode 00000009
dst 00000000
src0 00000001
src1 00000003
immediate 0000001f
alu0 0000001f
alu1 000003e9
aluout 000003e9
cycle_counter 00000019
ctl_state 00000001
dma_raddr 00000000
dma_reg 00000000
dma_waddr 00000000
dma_cnt 00000000
dma_state 00000000

cycle 26
r2 000003e8
r3 000003e9
r4 00000000
r5 00000000
r6 00000000
r7 00000000
pc 00000004
inst 120b001f
opcode 00000009
dst 00000000
src0 00000001
src1 00000003
immediate 0000001f
alu0 0000001f
alu1 000003e9
aluout 000003e9
cycle_counter 0000001a
ctl_state 00000002
dma_raddr 00000000
dma_reg 00000000
dma_waddr 00000000
dma_cnt 00000000
dma_state 00000000

cycle 27
r2 000003e8
r3 000003e9
r4 00000000
r5 00000000
r6 00000000
r7 00000000
pc 00000004
inst 114103e8
opcode 00000009
dst 00000000
src0 00000001
src1 00000003
immediate 0000001f
alu0 0000001f
alu1 000003e9
aluout 000003e9
cycle_counter 0000001b
ctl_state 00000003
dma_raddr 00000000
dma_reg 00000000
dma_waddr 00000000
dma_cnt 00000000
dma_state 00000000

cycle 28
r2 000003e8
r3 000003e9
r4 00000000
r5 00000000
r6 00000000
r7 00000000
pc 00000005
inst 114103e8
opcode 00000008
dst 00000005
src0 00000000
src1 00000001
immediate 000003e8
alu0 0000001f
alu1 000003e9
aluout 000003e9
cycle_counter 0000001c
ctl_state 00000004
dma_raddr 00000000
dma_reg 00000000
dma_waddr 00000000
dma_cnt 00000000
dma_state 00000000

cycle 29
r2 000003e8
r3 000003e9
r4 00000000
r5 00000000
r6 00000000
r7 00000000
pc 00000005
inst 114103e8
opcode 00000008
dst 00000005
src0 00000000
src1 00000001
immediate 000003e8
alu0 00000000
alu1 000003e8
aluout 000003e9
cycle_counter 0000001d
ctl_state 00000005
dma_raddr 00000000
dma_reg 00000000
dma_waddr 00000000
dma_cnt 00000000
dma_state 00000000

cycle 30
r2 000003e8
r3 000003e9
r4 00000000
r5 00000000
r6 00000000
r7 00000000
pc 00000005
inst 114103e8
opcode 00000008
dst 00000005
src0 00000000
src1 00000001
immediate 000003e8
alu0 00000000
alu1 000003e8
aluout 000003e9
cycle_counter 0000001e
ctl_state 00000006
dma_raddr 00000000
dma_reg 00000000
dma_waddr 00000000
dma_cnt 00000000
dma_state 00000000

cycle 31
r2 000003e8
r3 000003e9
r4 00000000
r5 0000003f
r6 00000000
r7 00000000
pc 00000005
inst 114103e8
opcode 00000008
dst 00000005
src0 00000000
src1 00000001
immediate 000003e8
alu0 00000000
alu1 000003e8
aluout 000003e9
cycle_counter 0000001f
ctl_state 00000001
dma_raddr 00000000
dma_reg 00000000
dma_waddr 00000000
dma_cnt 00000000
dma_state 00000000

cycle 32
r2 000003e8
r3 000003e9
r4 00000000
r5 0000003f
r6 00000000
r7 00000000
pc 00000005
inst 114103e8
opcode 00000008
dst 00000005
src0 00000000
src1 00000001
immediate 000003e8
alu0 00000000
alu1 000003e8
aluout 000003e9
cycle_counter 00000020
ctl_state 00000002
dma_raddr 00000000
dma_reg 00000000
dma_waddr 00000000
dma_cnt 00000000
dma_state 00000000

cycle 33
r2 000003e8
r3 000003e9
r4 00000000
r5 0000003f
r6 00000000
r7 00000000
pc 00000005
inst 118103e9
opcode 00000008
dst 00000005
src0 00000000
src1 00000001
immediate 000003e8
alu0 00000000
alu1 000003e8
aluout 000003e9
cycle_counter 00000021
ctl_state 00000003
dma_raddr 00000000
dma_reg 00000000
dma_waddr 00000000
dma_cnt 00000000
dma_state 00000000

cycle 34
r2 000003e8
r3 000003e9
r4 00000000
r5 0000003f
r6 00000000
r7 00000000
pc 00000006
inst 118103e9
opcode 00000008
dst 00000006
src0 00000000
src1 00000001
immediate 000003e9
alu0 00000000
alu1 000003e8
aluout 000003e9
cycle_counter 00000022
ctl_state 00000004
dma_raddr 00000000
dma_reg 00000000
dma_waddr 00000000
dma_cnt 00000000
dma_state 00000000

cycle 35
r2 000003e8
r3 000003e9
r4 00000000
r5 0000003f
r6 00000000
r7 00000000
pc 00000006
inst 118103e9
opcode 00000008
dst 00000006
src0 00000000
src1 00000001
immediate 000003e9
alu0 00000000
alu1 000003e9
aluout 000003e9
cycle_counter 00000023
ctl_state 00000005
dma_raddr 00000000
dma_reg 00000000
dma_waddr 00000000
dma_cnt 00000000
dma_state 00000000

cycle 36
r2 000003e8
r3 000003e9
r4 00000000
r5 0000003f
r6 00000000
r7 00000000
pc 00000006
inst 118103e9
opcode 00000008
dst 00000006
src0 00000000
src1 00000001
immediate 000003e9
alu0 00000000
alu1 000003e9
aluout 000003e9
cycle_counter 00000024
ctl_state 00000006
dma_raddr 00000000
dma_reg 00000000
dma_waddr 00000000
dma_cnt 00000000
dma_state 00000000

cycle 37
r2 000003e8
r3 000003e9
r4 00000000
r5 0000003f
r6 0000001f
r7 00000000
pc 00000006
inst 118103e9
opcode 00000008
dst 00000006
src0 00000000
src1 00000001
immediate 000003e9
alu0 00000000
alu1 000003e9
aluout 000003e9
cycle_counter 00000025
ctl_state 00000001
dma_raddr 00000000
dma_reg 00000000
dma_waddr 00000000
dma_cnt 00000000
dma_state 00000000

cycle 38
r2 000003e8
r3 000003e9
r4 00000000
r5 0000003f
r6 0000001f
r7 00000000
pc 00000006
inst 118103e9
opcode 00000008
dst 00000006
src0 00000000
src1 00000001
immediate 000003e9
alu0 00000000
alu1 000003e9
aluout 000003e9
cycle_counter 00000026
ctl_state 00000002
dma_raddr 00000000
dma_reg 00000000
dma_waddr 00000000
dma_cnt 00000000
dma_state 00000000

cycle 39
r2 000003e8
r3 000003e9
r4 00000000
r5 0000003f
r6 0000001f
r7 00000000
pc 00000006
inst 00800000
opcode 00000008
dst 00000006
src0 00000000
src1 00000001
immediate 000003e9
alu0 00000000
alu1 000003e9
aluout 000003e9
cycle_counter 00000027
ctl_state 00000003
dma_raddr 00000000
dma_reg 00000000
dma_waddr 00000000
dma_cnt 00000000
dma_state 00000000

cycle 40
r2 000003e8
r3 000003e9
r4 00000000
r5 0000003f
r6 0000001f
r7 00000000
pc 00000007
inst 00800000
opcode 00000000
dst 00000002
src0 00000000
src1 00000000
immediate 00000000
alu0 00000000
alu1 000003e9
aluout 000003e9
cycle_counter 00000028
ctl_state 00000004
dma_raddr 00000000
dma_reg 00000000
dma_waddr 00000000
dma_cnt 00000000
dma_state 00000000

cycle 41
r2 000003e8
r3 000003e9
r4 00000000
r5 0000003f
r6 0000001f
r7 00000000
pc 00000007
inst 00800000
opcode 00000000
dst 00000002
src0 00000000
src1 00000000
immediate 00000000
alu0 00000000
alu1 00000000
aluout 000003e9
cycle_counter 00000029
ctl_state 00000005
dma_raddr 00000000
dma_reg 00000000
dma_waddr 00000000
dma_cnt 00000000
dma_state 00000000

cycle 42
r2 000003e8
r3 000003e9
r4 00000000
r5 0000003f
r6 0000001f
r7 00000000
pc 00000007
inst 00800000
opcode 00000000
dst 00000002
src0 00000000
src1 00000000
immediate 00000000
alu0 00000000
alu1 00000000
aluout 00000000
cycle_counter 0000002a
ctl_state 00000006
dma_raddr 00000000
dma_reg 00000000
dma_waddr 00000000
dma_cnt 00000000
dma_state 00000000

cycle 43
r2 00000000
r3 000003e9
r4 00000000
r5 0000003f
r6 0000001f
r7 00000000
pc 00000007
inst 00800000
opcode 00000000
dst 00000002
src0 00000000
src1 00000000
immediate 00000000
alu0 00000000
alu1 00000000
aluout 00000000
cycle_counter 0000002b
ctl_state 00000001
dma_raddr 00000000
dma_reg 00000000
dma_waddr 00000000
dma_cnt 00000000
dma_state 00000000

cycle 44
r2 00000000
r3 000003e9
r4 00000000
r5 0000003f
r6 0000001f
r7 00000000
pc 00000007
inst 00800000
opcode 00000000
dst 00000002
src0 00000000
src1 00000000
immediate 00000000
alu0 00000000
alu1 00000000
aluout 00000000
cycle_counter 0000002c
ctl_state 00000002
dma_raddr 00000000
dma_reg 00000000
dma_waddr 00000000
dma_cnt 00000000
dma_state 00000000

cycle 45
r2 00000000
r3 000003e9
r4 00000000
r5 0000003f
r6 0000001f
r7 00000000
pc 00000007
inst 2430000e
opcode 00000000
dst 00000002
src0 00000000
src1 00000000
immediate 00000000
alu0 00000000
alu1 00000000
aluout 00000000
cycle_counter 0000002d
ctl_state 00000003
dma_raddr 00000000
dma_reg 00000000
dma_waddr 00000000
dma_cnt 00000000
dma_state 00000000

cycle 46
r2 00000000
r3 000003e9
r4 00000000
r5 0000003f
r6 0000001f
r7 00000000
pc 00000008
inst 2430000e
opcode 00000012
dst 00000000
src0 00000006
src1 00000000
immediate 0000000e
alu0 00000000
alu1 00000000
aluout 00000000
cycle_counter 0000002e
ctl_state 00000004
dma_raddr 00000000
dma_reg 00000000
dma_waddr 00000000
dma_cnt 00000000
dma_state 00000000

cycle 47
r2 00000000
r3 000003e9
r4 00000000
r5 0000003f
r6 0000001f
r7 00000000
pc 00000008
inst 2430000e
opcode 00000012
dst 00000000
src0 00000006
src1 00000000
immediate 0000000e
alu0 0000001f
alu1 00000000
aluout 00000000
cycle_counter 0000002f
ctl_state 00000005
dma_raddr 00000000
dma_reg 00000000
dma_waddr 00000000
dma_cnt 00000000
dma_state 00000000

cycle 48
r2 00000000
r3 000003e9
r4 00000000
r5 0000003f
r6 0000001f
r7 00000000
pc 00000008
inst 2430000e
opcode 00000012
dst 00000000
src0 00000006
src1 00000000
immediate 0000000e
alu0 0000001f
alu1 00000000
aluout 00000000
cycle_counter 00000030
ctl_state 00000006
dma_raddr 00000000
dma_reg 00000000
dma_waddr 00000000
dma_cnt 00000000
dma_state 00000000

cycle 49
r2 00000000
r3 000003e9
r4 00000000
r5 0000003f
r6 0000001f
r7 00000000
pc 00000008
inst 2430000e
opcode 00000012
dst 00000000
src0 00000006
src1 00000000
immediate 0000000e
alu0 0000001f
alu1 00000000
aluout 00000000
cycle_counter 00000031
ctl_state 00000001
dma_raddr 00000000
dma_reg 00000000
dma_waddr 00000000
dma_cnt 00000000
dma_state 00000000

cycle 50
r2 00000000
r3 000003e9
r4 00000000
r5 0000003f
r6 0000001f
r7 00000000
pc 00000008
inst 2430000e
opcode 00000012
dst 00000000
src0 00000006
src1 00000000
immediate 0000000e
alu0 0000001f
alu1 00000000
aluout 00000000
cycle_counter 00000032
ctl_state 00000002
dma_raddr 00000000
dma_reg 00000000
dma_waddr 00000000
dma_cnt 00000000
dma_state 00000000

cycle 51
r2 00000000
r3 000003e9
r4 00000000
r5 0000003f
r6 0000001f
r7 00000000
pc 00000008
inst 09310001
opcode 00000012
dst 00000000
src0 00000006
src1 00000000
immediate 0000000e
alu0 0000001f
alu1 00000000
aluout 00000000
cycle_counter 00000033
ctl_state 00000003
dma_raddr 00000000
dma_reg 00000000
dma_waddr 00000000
dma_cnt 00000000
dma_state 00000000

cycle 52
r2 00000000
r3 000003e9
r4 00000000
r5 0000003f
r6 0000001f
r7 00000000
pc 00000009
inst 09310001
opcode 00000004
dst 00000004
src0 00000006
src1 00000001
immediate 00000001
alu0 0000001f
alu1 00000000
aluout 00000000
cycle_counter 00000034
ctl_state 00000004
dma_raddr 00000000
dma_reg 00000000
dma_waddr 00000000
dma_cnt 00000000
dma_state 00000000

cycle 53
r2 00000000
r3 000003e9
r4 00000000
r5 0000003f
r6 0000001f
r7 00000000
pc 00000009
inst 09310001
opcode 00000004
dst 00000004
src0 00000006
src1 00000001
immediate 00000001
alu0 0000001f
alu1 00000001
aluout 00000000
cycle_counter 00000035
ctl_state 00000005
dma_raddr 00000000
dma_reg 00000000
dma_waddr 00000000
dma_cnt 00000000
dma_state 00000000

cycle 54
r2 00000000
r3 000003e9
r4 00000000
r5 0000003f
r6 0000001f
r7 00000000
pc 00000009
inst 09310001
opcode 00000004
dst 00000004
src0 00000006
src1 00000001
immediate 00000001
alu0 0000001f
alu1 00000001
aluout 00000001
cycle_counter 00000036
ctl_state 00000006
dma_raddr 00000000
dma_reg 00000000
dma_waddr 00000000
dma_cnt 00000000
dma_state 00000000

cycle 55
r2 00000000
r3 000003e9
r4 00000001
r5 0000003f
r6 0000001f
r7 00000000
pc 00000009
inst 09310001
opcode 00000004
dst 00000004
src0 00000006
src1 00000001
immediate 00000001
alu0 0000001f
alu1 00000001
aluout 00000001
cycle_counter 00000037
ctl_state 00000001
dma_raddr 00000000
dma_reg 00000000
dma_waddr 00000000
dma_cnt 00000000
dma_state 00000000

cycle 56
r2 00000000
r3 000003e9
r4 00000001
r5 0000003f
r6 0000001f
r7 00000000
pc 00000009
inst 09310001
opcode 00000004
dst 00000004
src0 00000006
src1 00000001
immediate 00000001
alu0 0000001f
alu1 00000001
aluout 00000001
cycle_counter 00000038
ctl_state 00000002
dma_raddr 00000000
dma_reg 00000000
dma_waddr 00000000
dma_cnt 00000000
dma_state 00000000

cycle 57
r2 00000000
r3 000003e9
r4 00000001
r5 0000003f
r6 0000001f
r7 00000000
pc 00000009
inst 2520000b
opcode 00000004
dst 00000004
src0 00000006
src1 00000001
immediate 00000001
alu0 0000001f
alu1 00000001
aluout 00000001
cycle_counter 00000039
ctl_state 00000003
dma_raddr 00000000
dma_reg 00000000
dma_waddr 00000000
dma_cnt 00000000
dma_state 00000000

cycle 58
r2 00000000
r3 000003e9
r4 00000001
r5 0000003f
r6 0000001f
r7 00000000
pc 0000000a
inst 2520000b
opcode 00000012
dst 00000004
src0 00000004
src1 00000000
immediate 0000000b
alu0 0000001f
alu1 00000001
aluout 00000001
cycle_counter 0000003a
ctl_state 00000004
dma_raddr 00000000
dma_reg 00000000
dma_waddr 00000000
dma_cnt 00000000
dma_state 00000000

cycle 59
r2 00000000
r3 000003e9
r4 00000001
r5 0000003f
r6 0000001f
r7 00000000
pc 0000000a
inst 2520000b
opcode 00000012
dst 00000004
src0 00000004
src1 00000000
immediate 0000000b
alu0 00000001
alu1 00000000
aluout 00000001
cycle_counter 0000003b
ctl_state 00000005
dma_raddr 00000000
dma_reg 00000000
dma_waddr 00000000
dma_cnt 00000000
dma_state 00000000

cycle 60
r2 00000000
r3 000003e9
r4 00000001
r5 0000003f
r6 0000001f
r7 00000000
pc 0000000a
inst 2520000b
opcode 00000012
dst 00000004
src0 00000004
src1 00000000
immediate 0000000b
alu0 00000001
alu1 00000000
aluout 00000000
cycle_counter 0000003c
ctl_state 00000006
dma_raddr 00000000
dma_reg 00000000
dma_waddr 00000000
dma_cnt 00000000
dma_state 00000000

cycle 61
r2 00000000
r3 000003e9
r4 00000001
r5 0000003f
r6 0000001f
r7 00000000
pc 0000000a
inst 2520000b
opcode 00000012
dst 00000004
src0 00000004
src1 00000000
immediate 0000000b
alu0 00000001
alu1 00000000
aluout 00000000
cycle_counter 0000003d
ctl_state 00000001
dma_raddr 00000000
dma_reg 00000000
dma_waddr 00000000
dma_cnt 00000000
dma_state 00000000

cycle 62
r2 00000000
r3 000003e9
r4 00000001
r5 0000003f
r6 0000001f
r7 00000000
pc 0000000a
inst 2520000b
opcode 00000012
dst 00000004
src0 00000004
src1 00000000
immediate 0000000b
alu0 00000001
alu1 00000000
aluout 00000000
cycle_counter 0000003e
ctl_state 00000002
dma_raddr 00000000
dma_reg 00000000
dma_waddr 00000000
dma_cnt 00000000
dma_state 00000000

cycle 63
r2 00000000
r3 000003e9
r4 00000001
r5 0000003f
r6 0000001f
r7 00000000
pc 0000000a
inst 00950000
opcode 00000012
dst 00000004
src0 00000004
src1 00000000
immediate 0000000b
alu0 00000001
alu1 00000000
aluout 00000000
cycle_counter 0000003f
ctl_state 00000003
dma_raddr 00000000
dma_reg 00000000
dma_waddr 00000000
dma_cnt 00000000
dma_state 00000000

cycle 64
r2 00000000
r3 000003e9
r4 00000001
r5 0000003f
r6 0000001f
r7 00000000
pc 0000000b
inst 00950000
opcode 00000000
dst 00000002
src0 00000002
src1 00000005
immediate 00000000
alu0 00000001
alu1 00000000
aluout 00000000
cycle_counter 00000040
ctl_state 00000004
dma_raddr 00000000
dma_reg 00000000
dma_waddr 00000000
dma_cnt 00000000
dma_state 00000000

cycle 65
r2 00000000
r3 000003e9
r4 00000001
r5 0000003f
r6 0000001f
r7 00000000
pc 0000000b
inst 00950000
opcode 00000000
dst 00000002
src0 00000002
src1 00000005
immediate 00000000
alu0 00000000
alu1 0000003f
aluout 00000000
cycle_counter 00000041
ctl_state 00000005
dma_raddr 00000000
dma_reg 00000000
dma_waddr 00000000
dma_cnt 00000000
dma_state 00000000

cycle 66
r2 00000000
r3 000003e9
r4 00000001
r5 0000003f
r6 0000001f
r7 00000000
pc 0000000b
inst 00950000
opcode 00000000
dst 00000002
src0 00000002
src1 00000005
immediate 00000000
alu0 00000000
alu1 0000003f
aluout 0000003f
cycle_counter 00000042
ctl_state 00000006
dma_raddr 00000000
dma_reg 00000000
dma_waddr 00000000
dma_cnt 00000000
dma_state 00000000

cycle 67
r2 0000003f
r3 000003e9
r4 00000001
r5 0000003f
r6 0000001f
r7 00000000
pc 0000000b
inst 00950000
opcode 00000000
dst 00000002
src0 00000002
src1 00000005
immediate 00000000
alu0 00000000
alu1 0000003f
aluout 0000003f
cycle_counter 00000043
ctl_state 00000001
dma_raddr 00000000
dma_reg 00000000
dma_waddr 00000000
dma_cnt 00000000
dma_state 00000000

cycle 68
r2 0000003f
r3 000003e9
r4 00000001
r5 0000003f
r6 0000001f
r7 00000000
pc 0000000b
inst 00950000
opcode 00000000
dst 00000002
src0 00000002
src1 00000005
immediate 00000000
alu0 00000000
alu1 0000003f
aluout 0000003f
cycle_counter 00000044
ctl_state 00000002
dma_raddr 00000000
dma_reg 00000000
dma_waddr 00000000
dma_cnt 00000000
dma_state 00000000

cycle 69
r2 0000003f
r3 000003e9
r4 00000001
r5 0000003f
r6 0000001f
r7 00000000
pc 0000000b
inst 05690001
opcode 00000000
dst 00000002
src0 00000002
src1 00000005
immediate 00000000
alu0 00000000
alu1 0000003f
aluout 0000003f
cycle_counter 00000045
ctl_state 00000003
dma_raddr 00000000
dma_reg 00000000
dma_waddr 00000000
dma_cnt 00000000
dma_state 00000000

cycle 70
r2 0000003f
r3 000003e9
r4 00000001
r5 0000003f
r6 0000001f
r7 00000000
pc 0000000c
inst 05690001
opcode 00000002
dst 00000005
src0 00000005
src1 00000001
immediate 00000001
alu0 00000000
alu1 0000003f
aluout 0000003f
cycle_counter 00000046
ctl_state 00000004
dma_raddr 00000000
dma_reg 00000000
dma_waddr 00000000
dma_cnt 00000000
dma_state 00000000

cycle 71
r2 0000003f
r3 000003e9
r4 00000001
r5 0000003f
r6 0000001f
r7 00000000
pc 0000000c
inst 05690001
opcode 00000002
dst 00000005
src0 00000005
src1 00000001
immediate 00000001
alu0 0000003f
alu1 00000001
aluout 0000003f
cycle_counter 00000047
ctl_state 00000005
dma_raddr 00000000
dma_reg 00000000
dma_waddr 00000000
dma_cnt 00000000
dma_state 00000000

cycle 72
r2 0000003f
r3 000003e9
r4 00000001
r5 0000003f
r6 0000001f
r7 00000000
pc 0000000c
inst 05690001
opcode 00000002
dst 00000005
src0 00000005
src1 00000001
immediate 00000001
alu0 0000003f
alu1 00000001
aluout 0000007e
cycle_counter 00000048
ctl_state 00000006
dma_raddr 00000000
dma_reg 00000000
dma_waddr 00000000
dma_cnt 00000000
dma_state 00000000

cycle 73
r2 0000003f
r3 000003e9
r4 00000001
r5 0000007e
r6 0000001f
r7 00000000
pc 0000000c
inst 05690001
opcode 00000002
dst 00000005
src0 00000005
src1 00000001
immediate 00000001
alu0 0000003f
alu1 00000001
aluout 0000007e
cycle_counter 00000049
ctl_state 00000001
dma_raddr 00000000
dma_reg 00000000
dma_waddr 00000000
dma_cnt 00000000
dma_state 00000000

cycle 74
r2 0000003f
r3 000003e9
r4 00000001
r5 0000007e
r6 0000001f
r7 00000000
pc 0000000c
inst 05690001
opcode 00000002
dst 00000005
src0 00000005
src1 00000001
immediate 00000001
alu0 0000003f
alu1 00000001
aluout 0000007e
cycle_counter 0000004a
ctl_state 00000002
dma_raddr 00000000
dma_reg 00000000
dma_waddr 00000000
dma_cnt 00000000
dma_state 00000000

cycle 75
r2 0000003f
r3 000003e9
r4 00000001
r5 0000007e
r6 0000001f
r7 00000000
pc 0000000c
inst 07b10001
opcode 00000002
dst 00000005
src0 00000005
src1 00000001
immediate 00000001
alu0 0000003f
alu1 00000001
aluout 0000007e
cycle_counter 0000004b
ctl_state 00000003
dma_raddr 00000000
dma_reg 00000000
dma_waddr 00000000
dma_cnt 00000000
dma_state 00000000

cycle 76
r2 0000003f
r3 000003e9
r4 00000001
r5 0000007e
r6 0000001f
r7 00000000
pc 0000000d
inst 07b10001
opcode 00000003
dst 00000006
src0 00000006
src1 00000001
immediate 00000001
alu0 0000003f
alu1 00000001
aluout 0000007e
cycle_counter 0000004c
ctl_state 00000004
dma_raddr 00000000
dma_reg 00000000
dma_waddr 00000000
dma_cnt 00000000
dma_state 00000000

cycle 77
r2 0000003f
r3 000003e9
r4 00000001
r5 0000007e
r6 0000001f
r7 00000000
pc 0000000d
inst 07b10001
opcode 00000003
dst 00000006
src0 00000006
src1 00000001
immediate 00000001
alu0 0000001f
alu1 00000001
aluout 0000007e
cycle_counter 0000004d
ctl_state 00000005
dma_raddr 00000000
dma_reg 00000000
dma_waddr 00000000
dma_cnt 00000000
dma_state 00000000

cycle 78
r2 0000003f
r3 000003e9
r4 00000001
r5 0000007e
r6 0000001f
r7 00000000
pc 0000000d
inst 07b10001
opcode 00000003
dst 00000006
src0 00000006
src1 00000001
immediate 00000001
alu0 0000001f
alu1 00000001
aluout 0000000f
cycle_counter 0000004e
ctl_state 00000006
dma_raddr 00000000
dma_reg 00000000
dma_waddr 00000000
dma_cnt 00000000
dma_state 00000000

cycle 79
r2 0000003f
r3 000003e9
r4 00000001
r5 0000007e
r6 0000000f
r7 00000000
pc 0000000d
inst 07b10001
opcode 00000003
dst 00000006
src0 00000006
src1 00000001
immediate 00000001
alu0 0000001f
alu1 00000001
aluout 0000000f
cycle_counter 0000004f
ctl_state 00000001
dma_raddr 00000000
dma_reg 00000000
dma_waddr 00000000
dma_cnt 00000000
dma_state 00000000

cycle 80
r2 0000003f
r3 000003e9
r4 00000001
r5 0000007e
r6 0000000f
r7 00000000
pc 0000000d
inst 07b10001
opcode 00000003
dst 00000006
src0 00000006
src1 00000001
immediate 00000001
alu0 0000001f
alu1 00000001
aluout 0000000f
cycle_counter 00000050
ctl_state 00000002
dma_raddr 00000000
dma_reg 00000000
dma_waddr 00000000
dma_cnt 00000000
dma_state 00000000

cycle 81
r2 0000003f
r3 000003e9
r4 00000001
r5 0000007e
r6 0000000f
r7 00000000
pc 0000000d
inst 24000007
opcode 00000003
dst 00000006
src0 00000006
src1 00000001
immediate 00000001
alu0 0000001f
alu1 00000001
aluout 0000000f
cycle_counter 00000051
ctl_state 00000003
dma_raddr 00000000
dma_reg 00000000
dma_waddr 00000000
dma_cnt 00000000
dma_state 00000000

cycle 82
r2 0000003f
r3 000003e9
r4 00000001
r5 0000007e
r6 0000000f
r7 00000000
pc 0000000e
inst 24000007
opcode 00000012
dst 00000000
src0 00000000
src1 00000000
immediate 00000007
alu0 0000001f
alu1 00000001
aluout 0000000f
cycle_counter 00000052
ctl_state 00000004
dma_raddr 00000000
dma_reg 00000000
dma_waddr 00000000
dma_cnt 00000000
dma_state 00000000

cycle 83
r2 0000003f
r3 000003e9
r4 00000001
r5 0000007e
r6 0000000f
r7 00000000
pc 0000000e
inst 24000007
opcode 00000012
dst 00000000
src0 00000000
src1 00000000
immediate 00000007
alu0 00000000
alu1 00000000
aluout 0000000f
cycle_counter 00000053
ctl_state 00000005
dma_raddr 00000000
dma_reg 00000000
dma_waddr 00000000
dma_cnt 00000000
dma_state 00000000

cycle 84
r2 0000003f
r3 000003e9
r4 00000001
r5 0000007e
r6 0000000f
r7 00000000
pc 0000000e
inst 24000007
opcode 00000012
dst 00000000
src0 00000000
src1 00000000
immediate 00000007
alu0 00000000
alu1 00000000
aluout 00000001
cycle_counter 00000054
ctl_state 00000006
dma_raddr 00000000
dma_reg 00000000
dma_waddr 00000000
dma_cnt 00000000
dma_state 00000000

cycle 85
r2 0000003f
r3 000003e9
r4 00000001
r5 0000007e
r6 0000000f
r7 0000000d
pc 00000007
inst 24000007
opcode 00000012
dst 00000000
src0 00000000
src1 00000000
immediate 00000007
alu0 00000000
alu1 00000000
aluout 00000001
cycle_counter 00000055
ctl_state 00000001
dma_raddr 00000000
dma_reg 00000000
dma_waddr 00000000
dma_cnt 00000000
dma_state 00000000

cycle 86
r2 0000003f
r3 000003e9
r4 00000001
r5 0000007e
r6 0000000f
r7 0000000d
pc 00000007
inst 24000007
opcode 00000012
dst 00000000
src0 00000000
src1 00000000
immediate 00000007
alu0 00000000
alu1 00000000
aluout 00000001
cycle_counter 00000056
ctl_state 00000002
dma_raddr 00000000
dma_reg 00000000
dma_waddr 00000000
dma_cnt 00000000
dma_state 00000000

cycle 87
r2 0000003f
r3 000003e9
r4 00000001
r5 0000007e
r6 0000000f
r7 0000000d
pc 00000007
inst 2430000e
opcode 00000012
dst 00000000
src0 00000000
src1 00000000
immediate 00000007
alu0 00000000
alu1 00000000
aluout 00000001
cycle_counter 00000057
ctl_state 00000003
dma_raddr 00000000
dma_reg 00000000
dma_waddr 00000000
dma_cnt 00000000
dma_state 00000000

cycle 88
r2 0000003f
r3 000003e9
r4 00000001
r5 0000007e
r6 0000000f
r7 0000000d
pc 00000008
inst 2430000e
opcode 00000012
dst 00000000
src0 00000006
src1 00000000
immediate 0000000e
alu0 00000000
alu1 00000000
aluout 00000001
cycle_counter 00000058
ctl_state 00000004
dma_raddr 00000000
dma_reg 00000000
dma_waddr 00000000
dma_cnt 00000000
dma_state 00000000

cycle 89
r2 0000003f
r3 000003e9
r4 00000001
r5 0000007e
r6 0000000f
r7 0000000d
pc 00000008
inst 2430000e
opcode 00000012
dst 00000000
src0 00000006
src1 00000000
immediate 0000000e
alu0 0000000f
alu1 00000000
aluout 00000001
cycle_counter 00000059
ctl_state 00000005
dma_raddr 00000000
dma_reg 00000000
dma_waddr 00000000
dma_cnt 00000000
dma_state 00000000

cycle 90
r2 0000003f
r3 000003e9
r4 00000001
r5 0000007e
r6 0000000f
r7 0000000d
pc 00000008
inst 2430000e
opcode 00000012
dst 00000000
src0 00000006
src1 00000000
immediate 0000000e
alu0 0000000f
alu1 00000000
aluout 00000000
cycle_counter 0000005a
ctl_state 00000006
dma_raddr 00000000
dma_reg 00000000
dma_waddr 00000000
dma_cnt 00000000
dma_state 00000000

cycle 91
r2 0000003f
r3 000003e9
r4 00000001
r5 0000007e
r6 0000000f
r7 0000000d
pc 00000008
inst 2430000e
opcode 00000012
dst 00000000
src0 00000006
src1 00000000
immediate 0000000e
alu0 0000000f
alu1 00000000
aluout 00000000
cycle_counter 0000005b
ctl_state 00000001
dma_raddr 00000000
dma_reg 00000000
dma_waddr 00000000
dma_cnt 00000000
dma_state 00000000

cycle 92
r2 0000003f
r3 000003e9
r4 00000001
r5 0000007e
r6 0000000f
r7 0000000d
pc 00000008
inst 2430000e
opcode 00000012
dst 00000000
src0 00000006
src1 00000000
immediate 0000000e
alu0 0000000f
alu1 00000000
aluout 00000000
cycle_counter 0000005c
ctl_state 00000002
dma_raddr 00000000
dma_reg 00000000
dma_waddr 00000000
dma_cnt 00000000
dma_state 00000000

cycle 93
r2 0000003f
r3 000003e9
r4 00000001
r5 0000007e
r6 0000000f
r7 0000000d
pc 00000008
inst 09310001
opcode 00000012
dst 00000000
src0 00000006
src1 00000000
immediate 0000000e
alu0 0000000f
alu1 00000000
aluout 00000000
cycle_counter 0000005d
ctl_state 00000003
dma_raddr 00000000
dma_reg 00000000
dma_waddr 00000000
dma_cnt 00000000
dma_state 00000000

cycle 94
r2 0000003f
r3 000003e9
r4 00000001
r5 0000007e
r6 0000000f
r7 0000000d
pc 00000009
inst 09310001
opcode 00000004
dst 00000004
src0 00000006
src1 00000001
immediate 00000001
alu0 0000000f
alu1 00000000
aluout 00000000
cycle_counter 0000005e
ctl_state 00000004
dma_raddr 00000000
dma_reg 00000000
dma_waddr 00000000
dma_cnt 00000000
dma_state 00000000

cycle 95
r2 0000003f
r3 000003e9
r4 00000001
r5 0000007e
r6 0000000f
r7 0000000d
pc 00000009
inst 09310001
opcode 00000004
dst 00000004
src0 00000006
src1 00000001
immediate 00000001
alu0 0000000f
alu1 00000001
aluout 00000000
cycle_counter 0000005f
ctl_state 00000005
dma_raddr 00000000
dma_reg 00000000
dma_waddr 00000000
dma_cnt 00000000
dma_state 00000000

cycle 96
r2 0000003f
r3 000003e9
r4 00000001
r5 0000007e
r6 0000000f
r7 0000000d
pc 00000009
inst 09310001
opcode 00000004
dst 00000004
src0 00000006
src1 00000001
immediate 00000001
alu0 0000000f
alu1 00000001
aluout 00000001
cycle_counter 00000060
ctl_state 00000006
dma_raddr 00000000
dma_reg 00000000
dma_waddr 00000000
dma_cnt 00000000
dma_state 00000000

cycle 97
r2 0000003f
r3 000003e9
r4 00000001
r5 0000007e
r6 0000000f
r7 0000000d
pc 00000009
inst 09310001
opcode 00000004
dst 00000004
src0 00000006
src1 00000001
immediate 00000001
alu0 0000000f
alu1 00000001
aluout 00000001
cycle_counter 00000061
ctl_state 00000001
dma_raddr 00000000
dma_reg 00000000
dma_waddr 00000000
dma_cnt 00000000
dma_state 00000000

cycle 98
r2 0000003f
r3 000003e9
r4 00000001
r5 0000007e
r6 0000000f
r7 0000000d
pc 00000009
inst 09310001
opcode 00000004
dst 00000004
src0 00000006
src1 00000001
immediate 00000001
alu0 0000000f
alu1 00000001
aluout 00000001
cycle_counter 00000062
ctl_state 00000002
dma_raddr 00000000
dma_reg 00000000
dma_waddr 00000000
dma_cnt 00000000
dma_state 00000000

cycle 99
r2 0000003f
r3 000003e9
r4 00000001
r5 0000007e
r6 0000000f
r7 0000000d
pc 00000009
inst 2520000b
opcode 00000004
dst 00000004
src0 00000006
src1 00000001
immediate 00000001
alu0 0000000f
alu1 00000001
aluout 00000001
cycle_counter 00000063
ctl_state 00000003
dma_raddr 00000000
dma_reg 00000000
dma_waddr 00000000
dma_cnt 00000000
dma_state 00000000

cycle 100
r2 0000003f
r3 000003e9
r4 00000001
r5 0000007e
r6 0000000f
r7 0000000d
pc 0000000a
inst 2520000b
opcode 00000012
dst 00000004
src0 00000004
src1 00000000
immediate 0000000b
alu0 0000000f
alu1 00000001
aluout 00000001
cycle_counter 00000064
ctl_state 00000004
dma_raddr 00000000
dma_reg 00000000
dma_waddr 00000000
dma_cnt 00000000
dma_state 00000000

cycle 101
r2 0000003f
r3 000003e9
r4 00000001
r5 0000007e
r6 0000000f
r7 0000000d
pc 0000000a
inst 2520000b
opcode 00000012
dst 00000004
src0 00000004
src1 00000000
immediate 0000000b
alu0 00000001
alu1 00000000
aluout 00000001
cycle_counter 00000065
ctl_state 00000005
dma_raddr 00000000
dma_reg 00000000
dma_waddr 00000000
dma_cnt 00000000
dma_state 00000000

cycle 102
r2 0000003f
r3 000003e9
r4 00000001
r5 0000007e
r6 0000000f
r7 0000000d
pc 0000000a
inst 2520000b
opcode 00000012
dst 00000004
src0 00000004
src1 00000000
immediate 0000000b
alu0 00000001
alu1 00000000
aluout 00000000
cycle_counter 00000066
ctl_state 00000006
dma_raddr 00000000
dma_reg 00000000
dma_waddr 00000000
dma_cnt 00000000
dma_state 00000000

cycle 103
r2 0000003f
r3 000003e9
r4 00000001
r5 0000007e
r6 0000000f
r7 0000000d
pc 0000000a
inst 2520000b
opcode 00000012
dst 00000004
src0 00000004
src1 00000000
immediate 0000000b
alu0 00000001
alu1 00000000
aluout 00000000
cycle_counter 00000067
ctl_state 00000001
dma_raddr 00000000
dma_reg 00000000
dma_waddr 00000000
dma_cnt 00000000
dma_state 00000000

cycle 104
r2 0000003f
r3 000003e9
r4 00000001
r5 0000007e
r6 0000000f
r7 0000000d
pc 0000000a
inst 2520000b
opcode 00000012
dst 00000004
src0 00000004
src1 00000000
immediate 0000000b
alu0 00000001
alu1 00000000
aluout 00000000
cycle_counter 00000068
ctl_state 00000002
dma_raddr 00000000
dma_reg 00000000
dma_waddr 00000000
dma_cnt 00000000
dma_state 00000000

cycle 105
r2 0000003f
r3 000003e9
r4 00000001
r5 0000007e
r6 0000000f
r7 0000000d
pc 0000000a
inst 00950000
opcode 00000012
dst 00000004
src0 00000004
src1 00000000
immediate 0000000b
alu0 00000001
alu1 00000000
aluout 00000000
cycle_counter 00000069
ctl_state 00000003
dma_raddr 00000000
dma_reg 00000000
dma_waddr 00000000
dma_cnt 00000000
dma_state 00000000

cycle 106
r2 0000003f
r3 000003e9
r4 00000001
r5 0000007e
r6 0000000f
r7 0000000d
pc 0000000b
inst 00950000
opcode 00000000
dst 00000002
src0 00000002
src1 00000005
immediate 00000000
alu0 00000001
alu1 00000000
aluout 00000000
cycle_counter 0000006a
ctl_state 00000004
dma_raddr 00000000
dma_reg 00000000
dma_waddr 00000000
dma_cnt 00000000
dma_state 00000000

cycle 107
r2 0000003f
r3 000003e9
r4 00000001
r5 0000007e
r6 0000000f
r7 0000000d
pc 0000000b
inst 00950000
opcode 00000000
dst 00000002
src0 00000002
src1 00000005
immediate 00000000
alu0 0000003f
alu1 0000007e
aluout 00000000
cycle_counter 0000006b
ctl_state 00000005
dma_raddr 00000000
dma_reg 00000000
dma_waddr 00000000
dma_cnt 00000000
dma_state 00000000

cycle 108
r2 0000003f
r3 000003e9
r4 00000001
r5 0000007e
r6 0000000f
r7 0000000d
pc 0000000b
inst 00950000
opcode 00000000
dst 00000002
src0 00000002
src1 00000005
immediate 00000000
alu0 0000003f
alu1 0000007e
aluout 000000bd
cycle_counter 0000006c
ctl_state 00000006
dma_raddr 00000000
dma_reg 00000000
dma_waddr 00000000
dma_cnt 00000000
dma_state 00000000

cycle 109
r2 000000bd
r3 000003e9
r4 00000001
r5 0000007e
r6 0000000f
r7 0000000d
pc 0000000b
inst 00950000
opcode 00000000
dst 00000002
src0 00000002
src1 00000005
immediate 00000000
alu0 0000003f
alu1 0000007e
aluout 000000bd
cycle_counter 0000006d
ctl_state 00000001
dma_raddr 00000000
dma_reg 00000000
dma_waddr 00000000
dma_cnt 00000000
dma_state 00000000

cycle 110
r2 000000bd
r3 000003e9
r4 00000001
r5 0000007e
r6 0000000f
r7 0000000d
pc 0000000b
inst 00950000
opcode 00000000
dst 00000002
src0 00000002
src1 00000005
immediate 00000000
alu0 0000003f
alu1 0000007e
aluout 000000bd
cycle_counter 0000006e
ctl_state 00000002
dma_raddr 00000000
dma_reg 00000000
dma_waddr 00000000
dma_cnt 00000000
dma_state 00000000

cycle 111
r2 000000bd
r3 000003e9
r4 00000001
r5 0000007e
r6 0000000f
r7 0000000d
pc 0000000b
inst 05690001
opcode 00000000
dst 00000002
src0 00000002
src1 00000005
immediate 00000000
alu0 0000003f
alu1 0000007e
aluout 000000bd
cycle_counter 0000006f
ctl_state 00000003
dma_raddr 00000000
dma_reg 00000000
dma_waddr 00000000
dma_cnt 00000000
dma_state 00000000

cycle 112
r2 000000bd
r3 000003e9
r4 00000001
r5 0000007e
r6 0000000f
r7 0000000d
pc 0000000c
inst 05690001
opcode 00000002
dst 00000005
src0 00000005
src1 00000001
immediate 00000001
alu0 0000003f
alu1 0000007e
aluout 000000bd
cycle_counter 00000070
ctl_state 00000004
dma_raddr 00000000
dma_reg 00000000
dma_waddr 00000000
dma_cnt 00000000
dma_state 00000000

cycle 113
r2 000000bd
r3 000003e9
r4 00000001
r5 0000007e
r6 0000000f
r7 0000000d
pc 0000000c
inst 05690001
opcode 00000002
dst 00000005
src0 00000005
src1 00000001
immediate 00000001
alu0 0000007e
alu1 00000001
aluout 000000bd
cycle_counter 00000071
ctl_state 00000005
dma_raddr 00000000
dma_reg 00000000
dma_waddr 00000000
dma_cnt 00000000
dma_state 00000000

cycle 114
r2 000000bd
r3 000003e9
r4 00000001
r5 0000007e
r6 0000000f
r7 0000000d
pc 0000000c
inst 05690001
opcode 00000002
dst 00000005
src0 00000005
src1 00000001
immediate 00000001
alu0 0000007e
alu1 00000001
aluout 000000fc
cycle_counter 00000072
ctl_state 00000006
dma_raddr 00000000
dma_reg 00000000
dma_waddr 00000000
dma_cnt 00000000
dma_state 00000000

cycle 115
r2 000000bd
r3 000003e9
r4 00000001
r5 000000fc
r6 0000000f
r7 0000000d
pc 0000000c
inst 05690001
opcode 00000002
dst 00000005
src0 00000005
src1 00000001
immediate 00000001
alu0 0000007e
alu1 00000001
aluout 000000fc
cycle_counter 00000073
ctl_state 00000001
dma_raddr 00000000
dma_reg 00000000
dma_waddr 00000000
dma_cnt 00000000
dma_state 00000000

cycle 116
r2 000000bd
r3 000003e9
r4 00000001
r5 000000fc
r6 0000000f
r7 0000000d
pc 0000000c
inst 05690001
opcode 00000002
dst 00000005
src0 00000005
src1 00000001
immediate 00000001
alu0 0000007e
alu1 00000001
aluout 000000fc
cycle_counter 00000074
ctl_state 00000002
dma_raddr 00000000
dma_reg 00000000
dma_waddr 00000000
dma_cnt 00000000
dma_state 00000000

cycle 117
r2 000000bd
r3 000003e9
r4 00000001
r5 000000fc
r6 0000000f
r7 0000000d
pc 0000000c
inst 07b10001
opcode 00000002
dst 00000005
src0 00000005
src1 00000001
immediate 00000001
alu0 0000007e
alu1 00000001
aluout 000000fc
cycle_counter 00000075
ctl_state 00000003
dma_raddr 00000000
dma_reg 00000000
dma_waddr 00000000
dma_cnt 00000000
dma_state 00000000

cycle 118
r2 000000bd
r3 000003e9
r4 00000001
r5 000000fc
r6 0000000f
r7 0000000d
pc 0000000d
inst 07b10001
opcode 00000003
dst 00000006
src0 00000006
src1 00000001
immediate 00000001
alu0 0000007e
alu1 00000001
aluout 000000fc
cycle_counter 00000076
ctl_state 00000004
dma_raddr 00000000
dma_reg 00000000
dma_waddr 00000000
dma_cnt 00000000
dma_state 00000000

cycle 119
r2 000000bd
r3 000003e9
r4 00000001
r5 000000fc
r6 0000000f
r7 0000000d
pc 0000000d
inst 07b10001
opcode 00000003
dst 00000006
src0 00000006
src1 00000001
immediate 00000001
alu0 0000000f
alu1 00000001
aluout 000000fc
cycle_counter 00000077
ctl_state 00000005
dma_raddr 00000000
dma_reg 00000000
dma_waddr 00000000
dma_cnt 00000000
dma_state 00000000

cycle 120
r2 000000bd
r3 000003e9
r4 00000001
r5 000000fc
r6 0000000f
r7 0000000d
pc 0000000d
inst 07b10001
opcode 00000003
dst 00000006
src0 00000006
src1 00000001
immediate 00000001
alu0 0000000f
alu1 00000001
aluout 00000007
cycle_counter 00000078
ctl_state 00000006
dma_raddr 00000000
dma_reg 00000000
dma_waddr 00000000
dma_cnt 00000000
dma_state 00000000

cycle 121
r2 000000bd
r3 000003e9
r4 00000001
r5 000000fc
r6 00000007
r7 0000000d
pc 0000000d
inst 07b10001
opcode 00000003
dst 00000006
src0 00000006
src1 00000001
immediate 00000001
alu0 0000000f
alu1 00000001
aluout 00000007
cycle_counter 00000079
ctl_state 00000001
dma_raddr 00000000
dma_reg 00000000
dma_waddr 00000000
dma_cnt 00000000
dma_state 00000000

cycle 122
r2 000000bd
r3 000003e9
r4 00000001
r5 000000fc
r6 00000007
r7 0000000d
pc 0000000d
inst 07b10001
opcode 00000003
dst 00000006
src0 00000006
src1 00000001
immediate 00000001
alu0 0000000f
alu1 00000001
aluout 00000007
cycle_counter 0000007a
ctl_state 00000002
dma_raddr 00000000
dma_reg 00000000
dma_waddr 00000000
dma_cnt 00000000
dma_state 00000000

cycle 123
r2 000000bd
r3 000003e9
r4 00000001
r5 000000fc
r6 00000007
r7 0000000d
pc 0000000d
inst 24000007
opcode 00000003
dst 00000006
src0 00000006
src1 00000001
immediate 00000001
alu0 0000000f
alu1 00000001
aluout 00000007
cycle_counter 0000007b
ctl_state 00000003
dma_raddr 00000000
dma_reg 00000000
dma_waddr 00000000
dma_cnt 00000000
dma_state 00000000

cycle 124
r2 000000bd
r3 000003e9
r4 00000001
r5 000000fc
r6 00000007
r7 0000000d
pc 0000000e
inst 24000007
opcode 00000012
dst 00000000
src0 00000000
src1 00000000
immediate 00000007
alu0 0000000f
alu1 00000001
aluout 00000007
cycle_counter 0000007c
ctl_state 00000004
dma_raddr 00000000
dma_reg 00000000
dma_waddr 00000000
dma_cnt 00000000
dma_state 00000000

cycle 125
r2 000000bd
r3 000003e9
r4 00000001
r5 000000fc
r6 00000007
r7 0000000d
pc 0000000e
inst 24000007
opcode 00000012
dst 00000000
src0 00000000
src1 00000000
immediate 00000007
alu0 00000000
alu1 00000000
aluout 00000007
cycle_counter 0000007d
ctl_state 00000005
dma_raddr 00000000
dma_reg 00000000
dma_waddr 00000000
dma_cnt 00000000
dma_state 00000000

cycle 126
r2 000000bd
r3 000003e9
r4 00000001
r5 000000fc
r6 00000007
r7 0000000d
pc 0000000e
inst 24000007
opcode 00000012
dst 00000000
src0 00000000
src1 00000000
immediate 00000007
alu0 00000000
alu1 00000000
aluout 00000001
cycle_counter 0000007e
ctl_state 00000006
dma_raddr 00000000
dma_reg 00000000
dma_waddr 00000000
dma_cnt 00000000
dma_state 00000000

cycle 127
r2 000000bd
r3 000003e9
r4 00000001
r5 000000fc
r6 00000007
r7 0000000d
pc 00000007
inst 24000007
opcode 00000012
dst 00000000
src0 00000000
src1 00000000
immediate 00000007
alu0 00000000
alu1 00000000
aluout 00000001
cycle_counter 0000007f
ctl_state 00000001
dma_raddr 00000000
dma_reg 00000000
dma_waddr 00000000
dma_cnt 00000000
dma_state 00000000

cycle 128
r2 000000bd
r3 000003e9
r4 00000001
r5 000000fc
r6 00000007
r7 0000000d
pc 00000007
inst 24000007
opcode 00000012
dst 00000000
src0 00000000
src1 00000000
immediate 00000007
alu0 00000000
alu1 00000000
aluout 00000001
cycle_counter 00000080
ctl_state 00000002
dma_raddr 00000000
dma_reg 00000000
dma_waddr 00000000
dma_cnt 00000000
dma_state 00000000

cycle 129
r2 000000bd
r3 000003e9
r4 00000001
r5 000000fc
r6 00000007
r7 0000000d
pc 00000007
inst 2430000e
opcode 00000012
dst 00000000
src0 00000000
src1 00000000
immediate 00000007
alu0 00000000
alu1 00000000
aluout 00000001
cycle_counter 00000081
ctl_state 00000003
dma_raddr 00000000
dma_reg 00000000
dma_waddr 00000000
dma_cnt 00000000
dma_state 00000000

cycle 130
r2 000000bd
r3 000003e9
r4 00000001
r5 000000fc
r6 00000007
r7 0000000d
pc 00000008
inst 2430000e
opcode 00000012
dst 00000000
src0 00000006
src1 00000000
immediate 0000000e
alu0 00000000
alu1 00000000
aluout 00000001
cycle_counter 00000082
ctl_state 00000004
dma_raddr 00000000
dma_reg 00000000
dma_waddr 00000000
dma_cnt 00000000
dma_state 00000000

cycle 131
r2 000000bd
r3 000003e9
r4 00000001
r5 000000fc
r6 00000007
r7 0000000d
pc 00000008
inst 2430000e
opcode 00000012
dst 00000000
src0 00000006
src1 00000000
immediate 0000000e
alu0 00000007
alu1 00000000
aluout 00000001
cycle_counter 00000083
ctl_state 00000005
dma_raddr 00000000
dma_reg 00000000
dma_waddr 00000000
dma_cnt 00000000
dma_state 00000000

cycle 132
r2 000000bd
r3 000003e9
r4 00000001
r5 000000fc
r6 00000007
r7 0000000d
pc 00000008
inst 2430000e
opcode 00000012
dst 00000000
src0 00000006
src1 00000000
immediate 0000000e
alu0 00000007
alu1 00000000
aluout 00000000
cycle_counter 00000084
ctl_state 00000006
dma_raddr 00000000
dma_reg 00000000
dma_waddr 00000000
dma_cnt 00000000
dma_state 00000000

cycle 133
r2 000000bd
r3 000003e9
r4 00000001
r5 000000fc
r6 00000007
r7 0000000d
pc 00000008
inst 2430000e
opcode 00000012
dst 00000000
src0 00000006
src1 00000000
immediate 0000000e
alu0 00000007
alu1 00000000
aluout 00000000
cycle_counter 00000085
ctl_state 00000001
dma_raddr 00000000
dma_reg 00000000
dma_waddr 00000000
dma_cnt 00000000
dma_state 00000000

cycle 134
r2 000000bd
r3 000003e9
r4 00000001
r5 000000fc
r6 00000007
r7 0000000d
pc 00000008
inst 2430000e
opcode 00000012
dst 00000000
src0 00000006
src1 00000000
immediate 0000000e
alu0 00000007
alu1 00000000
aluout 00000000
cycle_counter 00000086
ctl_state 00000002
dma_raddr 00000000
dma_reg 00000000
dma_waddr 00000000
dma_cnt 00000000
dma_state 00000000

cycle 135
r2 000000bd
r3 000003e9
r4 00000001
r5 000000fc
r6 00000007
r7 0000000d
pc 00000008
inst 09310001
opcode 00000012
dst 00000000
src0 00000006
src1 00000000
immediate 0000000e
alu0 00000007
alu1 00000000
aluout 00000000
cycle_counter 00000087
ctl_state 00000003
dma_raddr 00000000
dma_reg 00000000
dma_waddr 00000000
dma_cnt 00000000
dma_state 00000000

cycle 136
r2 000000bd
r3 000003e9
r4 00000001
r5 000000fc
r6 00000007
r7 0000000d
pc 00000009
inst 09310001
opcode 00000004
dst 00000004
src0 00000006
src1 00000001
immediate 00000001
alu0 00000007
alu1 00000000
aluout 00000000
cycle_counter 00000088
ctl_state 00000004
dma_raddr 00000000
dma_reg 00000000
dma_waddr 00000000
dma_cnt 00000000
dma_state 00000000

cycle 137
r2 000000bd
r3 000003e9
r4 00000001
r5 000000fc
r6 00000007
r7 0000000d
pc 00000009
inst 09310001
opcode 00000004
dst 00000004
src0 00000006
src1 00000001
immediate 00000001
alu0 00000007
alu1 00000001
aluout 00000000
cycle_counter 00000089
ctl_state 00000005
dma_raddr 00000000
dma_reg 00000000
dma_waddr 00000000
dma_cnt 00000000
dma_state 00000000

cycle 138
r2 000000bd
r3 000003e9
r4 00000001
r5 000000fc
r6 00000007
r7 0000000d
pc 00000009
inst 09310001
opcode 00000004
dst 00000004
src0 00000006
src1 00000001
immediate 00000001
alu0 00000007
alu1 00000001
aluout 00000001
cycle_counter 0000008a
ctl_state 00000006
dma_raddr 00000000
dma_reg 00000000
dma_waddr 00000000
dma_cnt 00000000
dma_state 00000000

cycle 139
r2 000000bd
r3 000003e9
r4 00000001
r5 000000fc
r6 00000007
r7 0000000d
pc 00000009
inst 09310001
opcode 00000004
dst 00000004
src0 00000006
src1 00000001
immediate 00000001
alu0 00000007
alu1 00000001
aluout 00000001
cycle_counter 0000008b
ctl_state 00000001
dma_raddr 00000000
dma_reg 00000000
dma_waddr 00000000
dma_cnt 00000000
dma_state 00000000

cycle 140
r2 000000bd
r3 000003e9
r4 00000001
r5 000000fc
r6 00000007
r7 0000000d
pc 00000009
inst 09310001
opcode 00000004
dst 00000004
src0 00000006
src1 00000001
immediate 00000001
alu0 00000007
alu1 00000001
aluout 00000001
cycle_counter 0000008c
ctl_state 00000002
dma_raddr 00000000
dma_reg 00000000
dma_waddr 00000000
dma_cnt 00000000
dma_state 00000000

cycle 141
r2 000000bd
r3 000003e9
r4 00000001
r5 000000fc
r6 00000007
r7 0000000d
pc 00000009
inst 2520000b
opcode 00000004
dst 00000004
src0 00000006
src1 00000001
immediate 00000001
alu0 00000007
alu1 00000001
aluout 00000001
cycle_counter 0000008d
ctl_state 00000003
dma_raddr 00000000
dma_reg 00000000
dma_waddr 00000000
dma_cnt 00000000
dma_state 00000000

cycle 142
r2 000000bd
r3 000003e9
r4 00000001
r5 000000fc
r6 00000007
r7 0000000d
pc 0000000a
inst 2520000b
opcode 00000012
dst 00000004
src0 00000004
src1 00000000
immediate 0000000b
alu0 00000007
alu1 00000001
aluout 00000001
cycle_counter 0000008e
ctl_state 00000004
dma_raddr 00000000
dma_reg 00000000
dma_waddr 00000000
dma_cnt 00000000
dma_state 00000000

cycle 143
r2 000000bd
r3 000003e9
r4 00000001
r5 000000fc
r6 00000007
r7 0000000d
pc 0000000a
inst 2520000b
opcode 00000012
dst 00000004
src0 00000004
src1 00000000
immediate 0000000b
alu0 00000001
alu1 00000000
aluout 00000001
cycle_counter 0000008f
ctl_state 00000005
dma_raddr 00000000
dma_reg 00000000
dma_waddr 00000000
dma_cnt 00000000
dma_state 00000000

cycle 144
r2 000000bd
r3 000003e9
r4 00000001
r5 000000fc
r6 00000007
r7 0000000d
pc 0000000a
inst 2520000b
opcode 00000012
dst 00000004
src0 00000004
src1 00000000
immediate 0000000b
alu0 00000001
alu1 00000000
aluout 00000000
cycle_counter 00000090
ctl_state 00000006
dma_raddr 00000000
dma_reg 00000000
dma_waddr 00000000
dma_cnt 00000000
dma_state 00000000

cycle 145
r2 000000bd
r3 000003e9
r4 00000001
r5 000000fc
r6 00000007
r7 0000000d
pc 0000000a
inst 2520000b
opcode 00000012
dst 00000004
src0 00000004
src1 00000000
immediate 0000000b
alu0 00000001
alu1 00000000
aluout 00000000
cycle_counter 00000091
ctl_state 00000001
dma_raddr 00000000
dma_reg 00000000
dma_waddr 00000000
dma_cnt 00000000
dma_state 00000000

cycle 146
r2 000000bd
r3 000003e9
r4 00000001
r5 000000fc
r6 00000007
r7 0000000d
pc 0000000a
inst 2520000b
opcode 00000012
dst 00000004
src0 00000004
src1 00000000
immediate 0000000b
alu0 00000001
alu1 00000000
aluout 00000000
cycle_counter 00000092
ctl_state 00000002
dma_raddr 00000000
dma_reg 00000000
dma_waddr 00000000
dma_cnt 00000000
dma_state 00000000

cycle 147
r2 000000bd
r3 000003e9
r4 00000001
r5 000000fc
r6 00000007
r7 0000000d
pc 0000000a
inst 00950000
opcode 00000012
dst 00000004
src0 00000004
src1 00000000
immediate 0000000b
alu0 00000001
alu1 00000000
aluout 00000000
cycle_counter 00000093
ctl_state 00000003
dma_raddr 00000000
dma_reg 00000000
dma_waddr 00000000
dma_cnt 00000000
dma_state 00000000

cycle 148
r2 000000bd
r3 000003e9
r4 00000001
r5 000000fc
r6 00000007
r7 0000000d
pc 0000000b
inst 00950000
opcode 00000000
dst 00000002
src0 00000002
src1 00000005
immediate 00000000
alu0 00000001
alu1 00000000
aluout 00000000
cycle_counter 00000094
ctl_state 00000004
dma_raddr 00000000
dma_reg 00000000
dma_waddr 00000000
dma_cnt 00000000
dma_state 00000000

cycle 149
r2 000000bd
r3 000003e9
r4 00000001
r5 000000fc
r6 00000007
r7 0000000d
pc 0000000b
inst 00950000
opcode 00000000
dst 00000002
src0 00000002
src1 00000005
immediate 00000000
alu0 000000bd
alu1 000000fc
aluout 00000000
cycle_counter 00000095
ctl_state 00000005
dma_raddr 00000000
dma_reg 00000000
dma_waddr 00000000
dma_cnt 00000000
dma_state 00000000

cycle 150
r2 000000bd
r3 000003e9
r4 00000001
r5 000000fc
r6 00000007
r7 0000000d
pc 0000000b
inst 00950000
opcode 00000000
dst 00000002
src0 00000002
src1 00000005
immediate 00000000
alu0 000000bd
alu1 000000fc
aluout 000001b9
cycle_counter 00000096
ctl_state 00000006
dma_raddr 00000000
dma_reg 00000000
dma_waddr 00000000
dma_cnt 00000000
dma_state 00000000

cycle 151
r2 000001b9
r3 000003e9
r4 00000001
r5 000000fc
r6 00000007
r7 0000000d
pc 0000000b
inst 00950000
opcode 00000000
dst 00000002
src0 00000002
src1 00000005
immediate 00000000
alu0 000000bd
alu1 000000fc
aluout 000001b9
cycle_counter 00000097
ctl_state 00000001
dma_raddr 00000000
dma_reg 00000000
dma_waddr 00000000
dma_cnt 00000000
dma_state 00000000

cycle 152
r2 000001b9
r3 000003e9
r4 00000001
r5 000000fc
r6 00000007
r7 0000000d
pc 0000000b
inst 00950000
opcode 00000000
dst 00000002
src0 00000002
src1 00000005
immediate 00000000
alu0 000000bd
alu1 000000fc
aluout 000001b9
cycle_counter 00000098
ctl_state 00000002
dma_raddr 00000000
dma_reg 00000000
dma_waddr 00000000
dma_cnt 00000000
dma_state 00000000

cycle 153
r2 000001b9
r3 000003e9
r4 00000001
r5 000000fc
r6 00000007
r7 0000000d
pc 0000000b
inst 05690001
opcode 00000000
dst 00000002
src0 00000002
src1 00000005
immediate 00000000
alu0 000000bd
alu1 000000fc
aluout 000001b9
cycle_counter 00000099
ctl_state 00000003
dma_raddr 00000000
dma_reg 00000000
dma_waddr 00000000
dma_cnt 00000000
dma_state 00000000

cycle 154
r2 000001b9
r3 000003e9
r4 00000001
r5 000000fc
r6 00000007
r7 0000000d
pc 0000000c
inst 05690001
opcode 00000002
dst 00000005
src0 00000005
src1 00000001
immediate 00000001
alu0 000000bd
alu1 000000fc
aluout 000001b9
cycle_counter 0000009a
ctl_state 00000004
dma_raddr 00000000
dma_reg 00000000
dma_waddr 00000000
dma_cnt 00000000
dma_state 00000000

cycle 155
r2 000001b9
r3 000003e9
r4 00000001
r5 000000fc
r6 00000007
r7 0000000d
pc 0000000c
inst 05690001
opcode 00000002
dst 00000005
src0 00000005
src1 00000001
immediate 00000001
alu0 000000fc
alu1 00000001
aluout 000001b9
cycle_counter 0000009b
ctl_state 00000005
dma_raddr 00000000
dma_reg 00000000
dma_waddr 00000000
dma_cnt 00000000
dma_state 00000000

cycle 156
r2 000001b9
r3 000003e9
r4 00000001
r5 000000fc
r6 00000007
r7 0000000d
pc 0000000c
inst 05690001
opcode 00000002
dst 00000005
src0 00000005
src1 00000001
immediate 00000001
alu0 000000fc
alu1 00000001
aluout 000001f8
cycle_counter 0000009c
ctl_state 00000006
dma_raddr 00000000
dma_reg 00000000
dma_waddr 00000000
dma_cnt 00000000
dma_state 00000000

cycle 157
r2 000001b9
r3 000003e9
r4 00000001
r5 000001f8
r6 00000007
r7 0000000d
pc 0000000c
inst 05690001
opcode 00000002
dst 00000005
src0 00000005
src1 00000001
immediate 00000001
alu0 000000fc
alu1 00000001
aluout 000001f8
cycle_counter 0000009d
ctl_state 00000001
dma_raddr 00000000
dma_reg 00000000
dma_waddr 00000000
dma_cnt 00000000
dma_state 00000000

cycle 158
r2 000001b9
r3 000003e9
r4 00000001
r5 000001f8
r6 00000007
r7 0000000d
pc 0000000c
inst 05690001
opcode 00000002
dst 00000005
src0 00000005
src1 00000001
immediate 00000001
alu0 000000fc
alu1 00000001
aluout 000001f8
cycle_counter 0000009e
ctl_state 00000002
dma_raddr 00000000
dma_reg 00000000
dma_waddr 00000000
dma_cnt 00000000
dma_state 00000000

cycle 159
r2 000001b9
r3 000003e9
r4 00000001
r5 000001f8
r6 00000007
r7 0000000d
pc 0000000c
inst 07b10001
opcode 00000002
dst 00000005
src0 00000005
src1 00000001
immediate 00000001
alu0 000000fc
alu1 00000001
aluout 000001f8
cycle_counter 0000009f
ctl_state 00000003
dma_raddr 00000000
dma_reg 00000000
dma_waddr 00000000
dma_cnt 00000000
dma_state 00000000

cycle 160
r2 000001b9
r3 000003e9
r4 00000001
r5 000001f8
r6 00000007
r7 0000000d
pc 0000000d
inst 07b10001
opcode 00000003
dst 00000006
src0 00000006
src1 00000001
immediate 00000001
alu0 000000fc
alu1 00000001
aluout 000001f8
cycle_counter 000000a0
ctl_state 00000004
dma_raddr 00000000
dma_reg 00000000
dma_waddr 00000000
dma_cnt 00000000
dma_state 00000000

cycle 161
r2 000001b9
r3 000003e9
r4 00000001
r5 000001f8
r6 00000007
r7 0000000d
pc 0000000d
inst 07b10001
opcode 00000003
dst 00000006
src0 00000006
src1 00000001
immediate 00000001
alu0 00000007
alu1 00000001
aluout 000001f8
cycle_counter 000000a1
ctl_state 00000005
dma_raddr 00000000
dma_reg 00000000
dma_waddr 00000000
dma_cnt 00000000
dma_state 00000000

cycle 162
r2 000001b9
r3 000003e9
r4 00000001
r5 000001f8
r6 00000007
r7 0000000d
pc 0000000d
inst 07b10001
opcode 00000003
dst 00000006
src0 00000006
src1 00000001
immediate 00000001
alu0 00000007
alu1 00000001
aluout 00000003
cycle_counter 000000a2
ctl_state 00000006
dma_raddr 00000000
dma_reg 00000000
dma_waddr 00000000
dma_cnt 00000000
dma_state 00000000

cycle 163
r2 000001b9
r3 000003e9
r4 00000001
r5 000001f8
r6 00000003
r7 0000000d
pc 0000000d
inst 07b10001
opcode 00000003
dst 00000006
src0 00000006
src1 00000001
immediate 00000001
alu0 00000007
alu1 00000001
aluout 00000003
cycle_counter 000000a3
ctl_state 00000001
dma_raddr 00000000
dma_reg 00000000
dma_waddr 00000000
dma_cnt 00000000
dma_state 00000000

cycle 164
r2 000001b9
r3 000003e9
r4 00000001
r5 000001f8
r6 00000003
r7 0000000d
pc 0000000d
inst 07b10001
opcode 00000003
dst 00000006
src0 00000006
src1 00000001
immediate 00000001
alu0 00000007
alu1 00000001
aluout 00000003
cycle_counter 000000a4
ctl_state 00000002
dma_raddr 00000000
dma_reg 00000000
dma_waddr 00000000
dma_cnt 00000000
dma_state 00000000

cycle 165
r2 000001b9
r3 000003e9
r4 00000001
r5 000001f8
r6 00000003
r7 0000000d
pc 0000000d
inst 24000007
opcode 00000003
dst 00000006
src0 00000006
src1 00000001
immediate 00000001
alu0 00000007
alu1 00000001
aluout 00000003
cycle_counter 000000a5
ctl_state 00000003
dma_raddr 00000000
dma_reg 00000000
dma_waddr 00000000
dma_cnt 00000000
dma_state 00000000

cycle 166
r2 000001b9
r3 000003e9
r4 00000001
r5 000001f8
r6 00000003
r7 0000000d
pc 0000000e
inst 24000007
opcode 00000012
dst 00000000
src0 00000000
src1 00000000
immediate 00000007
alu0 00000007
alu1 00000001
aluout 00000003
cycle_counter 000000a6
ctl_state 00000004
dma_raddr 00000000
dma_reg 00000000
dma_waddr 00000000
dma_cnt 00000000
dma_state 00000000

cycle 167
r2 000001b9
r3 000003e9
r4 00000001
r5 000001f8
r6 00000003
r7 0000000d
pc 0000000e
inst 24000007
opcode 00000012
dst 00000000
src0 00000000
src1 00000000
immediate 00000007
alu0 00000000
alu1 00000000
aluout 00000003
cycle_counter 000000a7
ctl_state 00000005
dma_raddr 00000000
dma_reg 00000000
dma_waddr 00000000
dma_cnt 00000000
dma_state 00000000

cycle 168
r2 000001b9
r3 000003e9
r4 00000001
r5 000001f8
r6 00000003
r7 0000000d
pc 0000000e
inst 24000007
opcode 00000012
dst 00000000
src0 00000000
src1 00000000
immediate 00000007
alu0 00000000
alu1 00000000
aluout 00000001
cycle_counter 000000a8
ctl_state 00000006
dma_raddr 00000000
dma_reg 00000000
dma_waddr 00000000
dma_cnt 00000000
dma_state 00000000

cycle 169
r2 000001b9
r3 000003e9
r4 00000001
r5 000001f8
r6 00000003
r7 0000000d
pc 00000007
inst 24000007
opcode 00000012
dst 00000000
src0 00000000
src1 00000000
immediate 00000007
alu0 00000000
alu1 00000000
aluout 00000001
cycle_counter 000000a9
ctl_state 00000001
dma_raddr 00000000
dma_reg 00000000
dma_waddr 00000000
dma_cnt 00000000
dma_state 00000000

cycle 170
r2 000001b9
r3 000003e9
r4 00000001
r5 000001f8
r6 00000003
r7 0000000d
pc 00000007
inst 24000007
opcode 00000012
dst 00000000
src0 00000000
src1 00000000
immediate 00000007
alu0 00000000
alu1 00000000
aluout 00000001
cycle_counter 000000aa
ctl_state 00000002
dma_raddr 00000000
dma_reg 00000000
dma_waddr 00000000
dma_cnt 00000000
dma_state 00000000

cycle 171
r2 000001b9
r3 000003e9
r4 00000001
r5 000001f8
r6 00000003
r7 0000000d
pc 00000007
inst 2430000e
opcode 00000012
dst 00000000
src0 00000000
src1 00000000
immediate 00000007
alu0 00000000
alu1 00000000
aluout 00000001
cycle_counter 000000ab
ctl_state 00000003
dma_raddr 00000000
dma_reg 00000000
dma_waddr 00000000
dma_cnt 00000000
dma_state 00000000

cycle 172
r2 000001b9
r3 000003e9
r4 00000001
r5 000001f8
r6 00000003
r7 0000000d
pc 00000008
inst 2430000e
opcode 00000012
dst 00000000
src0 00000006
src1 00000000
immediate 0000000e
alu0 00000000
alu1 00000000
aluout 00000001
cycle_counter 000000ac
ctl_state 00000004
dma_raddr 00000000
dma_reg 00000000
dma_waddr 00000000
dma_cnt 00000000
dma_state 00000000

cycle 173
r2 000001b9
r3 000003e9
r4 00000001
r5 000001f8
r6 00000003
r7 0000000d
pc 00000008
inst 2430000e
opcode 00000012
dst 00000000
src0 00000006
src1 00000000
immediate 0000000e
alu0 00000003
alu1 00000000
aluout 00000001
cycle_counter 000000ad
ctl_state 00000005
dma_raddr 00000000
dma_reg 00000000
dma_waddr 00000000
dma_cnt 00000000
dma_state 00000000

cycle 174
r2 000001b9
r3 000003e9
r4 00000001
r5 000001f8
r6 00000003
r7 0000000d
pc 00000008
inst 2430000e
opcode 00000012
dst 00000000
src0 00000006
src1 00000000
immediate 0000000e
alu0 00000003
alu1 00000000
aluout 00000000
cycle_counter 000000ae
ctl_state 00000006
dma_raddr 00000000
dma_reg 00000000
dma_waddr 00000000
dma_cnt 00000000
dma_state 00000000

cycle 175
r2 000001b9
r3 000003e9
r4 00000001
r5 000001f8
r6 00000003
r7 0000000d
pc 00000008
inst 2430000e
opcode 00000012
dst 00000000
src0 00000006
src1 00000000
immediate 0000000e
alu0 00000003
alu1 00000000
aluout 00000000
cycle_counter 000000af
ctl_state 00000001
dma_raddr 00000000
dma_reg 00000000
dma_waddr 00000000
dma_cnt 00000000
dma_state 00000000

cycle 176
r2 000001b9
r3 000003e9
r4 00000001
r5 000001f8
r6 00000003
r7 0000000d
pc 00000008
inst 2430000e
opcode 00000012
dst 00000000
src0 00000006
src1 00000000
immediate 0000000e
alu0 00000003
alu1 00000000
aluout 00000000
cycle_counter 000000b0
ctl_state 00000002
dma_raddr 00000000
dma_reg 00000000
dma_waddr 00000000
dma_cnt 00000000
dma_state 00000000

cycle 177
r2 000001b9
r3 000003e9
r4 00000001
r5 000001f8
r6 00000003
r7 0000000d
pc 00000008
inst 09310001
opcode 00000012
dst 00000000
src0 00000006
src1 00000000
immediate 0000000e
alu0 00000003
alu1 00000000
aluout 00000000
cycle_counter 000000b1
ctl_state 00000003
dma_raddr 00000000
dma_reg 00000000
dma_waddr 00000000
dma_cnt 00000000
dma_state 00000000

cycle 178
r2 000001b9
r3 000003e9
r4 00000001
r5 000001f8
r6 00000003
r7 0000000d
pc 00000009
inst 09310001
opcode 00000004
dst 00000004
src0 00000006
src1 00000001
immediate 00000001
alu0 00000003
alu1 00000000
aluout 00000000
cycle_counter 000000b2
ctl_state 00000004
dma_raddr 00000000
dma_reg 00000000
dma_waddr 00000000
dma_cnt 00000000
dma_state 00000000

cycle 179
r2 000001b9
r3 000003e9
r4 00000001
r5 000001f8
r6 00000003
r7 0000000d
pc 00000009
inst 09310001
opcode 00000004
dst 00000004
src0 00000006
src1 00000001
immediate 00000001
alu0 00000003
alu1 00000001
aluout 00000000
cycle_counter 000000b3
ctl_state 00000005
dma_raddr 00000000
dma_reg 00000000
dma_waddr 00000000
dma_cnt 00000000
dma_state 00000000

cycle 180
r2 000001b9
r3 000003e9
r4 00000001
r5 000001f8
r6 00000003
r7 0000000d
pc 00000009
inst 09310001
opcode 00000004
dst 00000004
src0 00000006
src1 00000001
immediate 00000001
alu0 00000003
alu1 00000001
aluout 00000001
cycle_counter 000000b4
ctl_state 00000006
dma_raddr 00000000
dma_reg 00000000
dma_waddr 00000000
dma_cnt 00000000
dma_state 00000000

cycle 181
r2 000001b9
r3 000003e9
r4 00000001
r5 000001f8
r6 00000003
r7 0000000d
pc 00000009
inst 09310001
opcode 00000004
dst 00000004
src0 00000006
src1 00000001
immediate 00000001
alu0 00000003
alu1 00000001
aluout 00000001
cycle_counter 000000b5
ctl_state 00000001
dma_raddr 00000000
dma_reg 00000000
dma_waddr 00000000
dma_cnt 00000000
dma_state 00000000

cycle 182
r2 000001b9
r3 000003e9
r4 00000001
r5 000001f8
r6 00000003
r7 0000000d
pc 00000009
inst 09310001
opcode 00000004
dst 00000004
src0 00000006
src1 00000001
immediate 00000001
alu0 00000003
alu1 00000001
aluout 00000001
cycle_counter 000000b6
ctl_state 00000002
dma_raddr 00000000
dma_reg 00000000
dma_waddr 00000000
dma_cnt 00000000
dma_state 00000000

cycle 183
r2 000001b9
r3 000003e9
r4 00000001
r5 000001f8
r6 00000003
r7 0000000d
pc 00000009
inst 2520000b
opcode 00000004
dst 00000004
src0 00000006
src1 00000001
immediate 00000001
alu0 00000003
alu1 00000001
aluout 00000001
cycle_counter 000000b7
ctl_state 00000003
dma_raddr 00000000
dma_reg 00000000
dma_waddr 00000000
dma_cnt 00000000
dma_state 00000000

cycle 184
r2 000001b9
r3 000003e9
r4 00000001
r5 000001f8
r6 00000003
r7 0000000d
pc 0000000a
inst 2520000b
opcode 00000012
dst 00000004
src0 00000004
src1 00000000
immediate 0000000b
alu0 00000003
alu1 00000001
aluout 00000001
cycle_counter 000000b8
ctl_state 00000004
dma_raddr 00000000
dma_reg 00000000
dma_waddr 00000000
dma_cnt 00000000
dma_state 00000000

cycle 185
r2 000001b9
r3 000003e9
r4 00000001
r5 000001f8
r6 00000003
r7 0000000d
pc 0000000a
inst 2520000b
opcode 00000012
dst 00000004
src0 00000004
src1 00000000
immediate 0000000b
alu0 00000001
alu1 00000000
aluout 00000001
cycle_counter 000000b9
ctl_state 00000005
dma_raddr 00000000
dma_reg 00000000
dma_waddr 00000000
dma_cnt 00000000
dma_state 00000000

cycle 186
r2 000001b9
r3 000003e9
r4 00000001
r5 000001f8
r6 00000003
r7 0000000d
pc 0000000a
inst 2520000b
opcode 00000012
dst 00000004
src0 00000004
src1 00000000
immediate 0000000b
alu0 00000001
alu1 00000000
aluout 00000000
cycle_counter 000000ba
ctl_state 00000006
dma_raddr 00000000
dma_reg 00000000
dma_waddr 00000000
dma_cnt 00000000
dma_state 00000000

cycle 187
r2 000001b9
r3 000003e9
r4 00000001
r5 000001f8
r6 00000003
r7 0000000d
pc 0000000a
inst 2520000b
opcode 00000012
dst 00000004
src0 00000004
src1 00000000
immediate 0000000b
alu0 00000001
alu1 00000000
aluout 00000000
cycle_counter 000000bb
ctl_state 00000001
dma_raddr 00000000
dma_reg 00000000
dma_waddr 00000000
dma_cnt 00000000
dma_state 00000000

cycle 188
r2 000001b9
r3 000003e9
r4 00000001
r5 000001f8
r6 00000003
r7 0000000d
pc 0000000a
inst 2520000b
opcode 00000012
dst 00000004
src0 00000004
src1 00000000
immediate 0000000b
alu0 00000001
alu1 00000000
aluout 00000000
cycle_counter 000000bc
ctl_state 00000002
dma_raddr 00000000
dma_reg 00000000
dma_waddr 00000000
dma_cnt 00000000
dma_state 00000000

cycle 189
r2 000001b9
r3 000003e9
r4 00000001
r5 000001f8
r6 00000003
r7 0000000d
pc 0000000a
inst 00950000
opcode 00000012
dst 00000004
src0 00000004
src1 00000000
immediate 0000000b
alu0 00000001
alu1 00000000
aluout 00000000
cycle_counter 000000bd
ctl_state 00000003
dma_raddr 00000000
dma_reg 00000000
dma_waddr 00000000
dma_cnt 00000000
dma_state 00000000

cycle 190
r2 000001b9
r3 000003e9
r4 00000001
r5 000001f8
r6 00000003
r7 0000000d
pc 0000000b
inst 00950000
opcode 00000000
dst 00000002
src0 00000002
src1 00000005
immediate 00000000
alu0 00000001
alu1 00000000
aluout 00000000
cycle_counter 000000be
ctl_state 00000004
dma_raddr 00000000
dma_reg 00000000
dma_waddr 00000000
dma_cnt 00000000
dma_state 00000000

cycle 191
r2 000001b9
r3 000003e9
r4 00000001
r5 000001f8
r6 00000003
r7 0000000d
pc 0000000b
inst 00950000
opcode 00000000
dst 00000002
src0 00000002
src1 00000005
immediate 00000000
alu0 000001b9
alu1 000001f8
aluout 00000000
cycle_counter 000000bf
ctl_state 00000005
dma_raddr 00000000
dma_reg 00000000
dma_waddr 00000000
dma_cnt 00000000
dma_state 00000000

cycle 192
r2 000001b9
r3 000003e9
r4 00000001
r5 000001f8
r6 00000003
r7 0000000d
pc 0000000b
inst 00950000
opcode 00000000
dst 00000002
src0 00000002
src1 00000005
immediate 00000000
alu0 000001b9
alu1 000001f8
aluout 000003b1
cycle_counter 000000c0
ctl_state 00000006
dma_raddr 00000000
dma_reg 00000000
dma_waddr 00000000
dma_cnt 00000000
dma_state 00000000

cycle 193
r2 000003b1
r3 000003e9
r4 00000001
r5 000001f8
r6 00000003
r7 0000000d
pc 0000000b
inst 00950000
opcode 00000000
dst 00000002
src0 00000002
src1 00000005
immediate 00000000
alu0 000001b9
alu1 000001f8
aluout 000003b1
cycle_counter 000000c1
ctl_state 00000001
dma_raddr 00000000
dma_reg 00000000
dma_waddr 00000000
dma_cnt 00000000
dma_state 00000000

cycle 194
r2 000003b1
r3 000003e9
r4 00000001
r5 000001f8
r6 00000003
r7 0000000d
pc 0000000b
inst 00950000
opcode 00000000
dst 00000002
src0 00000002
src1 00000005
immediate 00000000
alu0 000001b9
alu1 000001f8
aluout 000003b1
cycle_counter 000000c2
ctl_state 00000002
dma_raddr 00000000
dma_reg 00000000
dma_waddr 00000000
dma_cnt 00000000
dma_state 00000000

cycle 195
r2 000003b1
r3 000003e9
r4 00000001
r5 000001f8
r6 00000003
r7 0000000d
pc 0000000b
inst 05690001
opcode 00000000
dst 00000002
src0 00000002
src1 00000005
immediate 00000000
alu0 000001b9
alu1 000001f8
aluout 000003b1
cycle_counter 000000c3
ctl_state 00000003
dma_raddr 00000000
dma_reg 00000000
dma_waddr 00000000
dma_cnt 00000000
dma_state 00000000

cycle 196
r2 000003b1
r3 000003e9
r4 00000001
r5 000001f8
r6 00000003
r7 0000000d
pc 0000000c
inst 05690001
opcode 00000002
dst 00000005
src0 00000005
src1 00000001
immediate 00000001
alu0 000001b9
alu1 000001f8
aluout 000003b1
cycle_counter 000000c4
ctl_state 00000004
dma_raddr 00000000
dma_reg 00000000
dma_waddr 00000000
dma_cnt 00000000
dma_state 00000000

cycle 197
r2 000003b1
r3 000003e9
r4 00000001
r5 000001f8
r6 00000003
r7 0000000d
pc 0000000c
inst 05690001
opcode 00000002
dst 00000005
src0 00000005
src1 00000001
immediate 00000001
alu0 000001f8
alu1 00000001
aluout 000003b1
cycle_counter 000000c5
ctl_state 00000005
dma_raddr 00000000
dma_reg 00000000
dma_waddr 00000000
dma_cnt 00000000
dma_state 00000000

cycle 198
r2 000003b1
r3 000003e9
r4 00000001
r5 000001f8
r6 00000003
r7 0000000d
pc 0000000c
inst 05690001
opcode 00000002
dst 00000005
src0 00000005
src1 00000001
immediate 00000001
alu0 000001f8
alu1 00000001
aluout 000003f0
cycle_counter 000000c6
ctl_state 00000006
dma_raddr 00000000
dma_reg 00000000
dma_waddr 00000000
dma_cnt 00000000
dma_state 00000000

cycle 199
r2 000003b1
r3 000003e9
r4 00000001
r5 000003f0
r6 00000003
r7 0000000d
pc 0000000c
inst 05690001
opcode 00000002
dst 00000005
src0 00000005
src1 00000001
immediate 00000001
alu0 000001f8
alu1 00000001
aluout 000003f0
cycle_counter 000000c7
ctl_state 00000001
dma_raddr 00000000
dma_reg 00000000
dma_waddr 00000000
dma_cnt 00000000
dma_state 00000000

cycle 200
r2 000003b1
r3 000003e9
r4 00000001
r5 000003f0
r6 00000003
r7 0000000d
pc 0000000c
inst 05690001
opcode 00000002
dst 00000005
src0 00000005
src1 00000001
immediate 00000001
alu0 000001f8
alu1 00000001
aluout 000003f0
cycle_counter 000000c8
ctl_state 00000002
dma_raddr 00000000
dma_reg 00000000
dma_waddr 00000000
dma_cnt 00000000
dma_state 00000000

cycle 201
r2 000003b1
r3 000003e9
r4 00000001
r5 000003f0
r6 00000003
r7 0000000d
pc 0000000c
inst 07b10001
opcode 00000002
dst 00000005
src0 00000005
src1 00000001
immediate 00000001
alu0 000001f8
alu1 00000001
aluout 000003f0
cycle_counter 000000c9
ctl_state 00000003
dma_raddr 00000000
dma_reg 00000000
dma_waddr 00000000
dma_cnt 00000000
dma_state 00000000

cycle 202
r2 000003b1
r3 000003e9
r4 00000001
r5 000003f0
r6 00000003
r7 0000000d
pc 0000000d
inst 07b10001
opcode 00000003
dst 00000006
src0 00000006
src1 00000001
immediate 00000001
alu0 000001f8
alu1 00000001
aluout 000003f0
cycle_counter 000000ca
ctl_state 00000004
dma_raddr 00000000
dma_reg 00000000
dma_waddr 00000000
dma_cnt 00000000
dma_state 00000000

cycle 203
r2 000003b1
r3 000003e9
r4 00000001
r5 000003f0
r6 00000003
r7 0000000d
pc 0000000d
inst 07b10001
opcode 00000003
dst 00000006
src0 00000006
src1 00000001
immediate 00000001
alu0 00000003
alu1 00000001
aluout 000003f0
cycle_counter 000000cb
ctl_state 00000005
dma_raddr 00000000
dma_reg 00000000
dma_waddr 00000000
dma_cnt 00000000
dma_state 00000000

cycle 204
r2 000003b1
r3 000003e9
r4 00000001
r5 000003f0
r6 00000003
r7 0000000d
pc 0000000d
inst 07b10001
opcode 00000003
dst 00000006
src0 00000006
src1 00000001
immediate 00000001
alu0 00000003
alu1 00000001
aluout 00000001
cycle_counter 000000cc
ctl_state 00000006
dma_raddr 00000000
dma_reg 00000000
dma_waddr 00000000
dma_cnt 00000000
dma_state 00000000

cycle 205
r2 000003b1
r3 000003e9
r4 00000001
r5 000003f0
r6 00000001
r7 0000000d
pc 0000000d
inst 07b10001
opcode 00000003
dst 00000006
src0 00000006
src1 00000001
immediate 00000001
alu0 00000003
alu1 00000001
aluout 00000001
cycle_counter 000000cd
ctl_state 00000001
dma_raddr 00000000
dma_reg 00000000
dma_waddr 00000000
dma_cnt 00000000
dma_state 00000000

cycle 206
r2 000003b1
r3 000003e9
r4 00000001
r5 000003f0
r6 00000001
r7 0000000d
pc 0000000d
inst 07b10001
opcode 00000003
dst 00000006
src0 00000006
src1 00000001
immediate 00000001
alu0 00000003
alu1 00000001
aluout 00000001
cycle_counter 000000ce
ctl_state 00000002
dma_raddr 00000000
dma_reg 00000000
dma_waddr 00000000
dma_cnt 00000000
dma_state 00000000

cycle 207
r2 000003b1
r3 000003e9
r4 00000001
r5 000003f0
r6 00000001
r7 0000000d
pc 0000000d
inst 24000007
opcode 00000003
dst 00000006
src0 00000006
src1 00000001
immediate 00000001
alu0 00000003
alu1 00000001
aluout 00000001
cycle_counter 000000cf
ctl_state 00000003
dma_raddr 00000000
dma_reg 00000000
dma_waddr 00000000
dma_cnt 00000000
dma_state 00000000

cycle 208
r2 000003b1
r3 000003e9
r4 00000001
r5 000003f0
r6 00000001
r7 0000000d
pc 0000000e
inst 24000007
opcode 00000012
dst 00000000
src0 00000000
src1 00000000
immediate 00000007
alu0 00000003
alu1 00000001
aluout 00000001
cycle_counter 000000d0
ctl_state 00000004
dma_raddr 00000000
dma_reg 00000000
dma_waddr 00000000
dma_cnt 00000000
dma_state 00000000

cycle 209
r2 000003b1
r3 000003e9
r4 00000001
r5 000003f0
r6 00000001
r7 0000000d
pc 0000000e
inst 24000007
opcode 00000012
dst 00000000
src0 00000000
src1 00000000
immediate 00000007
alu0 00000000
alu1 00000000
aluout 00000001
cycle_counter 000000d1
ctl_state 00000005
dma_raddr 00000000
dma_reg 00000000
dma_waddr 00000000
dma_cnt 00000000
dma_state 00000000

cycle 210
r2 000003b1
r3 000003e9
r4 00000001
r5 000003f0
r6 00000001
r7 0000000d
pc 0000000e
inst 24000007
opcode 00000012
dst 00000000
src0 00000000
src1 00000000
immediate 00000007
alu0 00000000
alu1 00000000
aluout 00000001
cycle_counter 000000d2
ctl_state 00000006
dma_raddr 00000000
dma_reg 00000000
dma_waddr 00000000
dma_cnt 00000000
dma_state 00000000

cycle 211
r2 000003b1
r3 000003e9
r4 00000001
r5 000003f0
r6 00000001
r7 0000000d
pc 00000007
inst 24000007
opcode 00000012
dst 00000000
src0 00000000
src1 00000000
immediate 00000007
alu0 00000000
alu1 00000000
aluout 00000001
cycle_counter 000000d3
ctl_state 00000001
dma_raddr 00000000
dma_reg 00000000
dma_waddr 00000000
dma_cnt 00000000
dma_state 00000000

cycle 212
r2 000003b1
r3 000003e9
r4 00000001
r5 000003f0
r6 00000001
r7 0000000d
pc 00000007
inst 24000007
opcode 00000012
dst 00000000
src0 00000000
src1 00000000
immediate 00000007
alu0 00000000
alu1 00000000
aluout 00000001
cycle_counter 000000d4
ctl_state 00000002
dma_raddr 00000000
dma_reg 00000000
dma_waddr 00000000
dma_cnt 00000000
dma_state 00000000

cycle 213
r2 000003b1
r3 000003e9
r4 00000001
r5 000003f0
r6 00000001
r7 0000000d
pc 00000007
inst 2430000e
opcode 00000012
dst 00000000
src0 00000000
src1 00000000
immediate 00000007
alu0 00000000
alu1 00000000
aluout 00000001
cycle_counter 000000d5
ctl_state 00000003
dma_raddr 00000000
dma_reg 00000000
dma_waddr 00000000
dma_cnt 00000000
dma_state 00000000

cycle 214
r2 000003b1
r3 000003e9
r4 00000001
r5 000003f0
r6 00000001
r7 0000000d
pc 00000008
inst 2430000e
opcode 00000012
dst 00000000
src0 00000006
src1 00000000
immediate 0000000e
alu0 00000000
alu1 00000000
aluout 00000001
cycle_counter 000000d6
ctl_state 00000004
dma_raddr 00000000
dma_reg 00000000
dma_waddr 00000000
dma_cnt 00000000
dma_state 00000000

cycle 215
r2 000003b1
r3 000003e9
r4 00000001
r5 000003f0
r6 00000001
r7 0000000d
pc 00000008
inst 2430000e
opcode 00000012
dst 00000000
src0 00000006
src1 00000000
immediate 0000000e
alu0 00000001
alu1 00000000
aluout 00000001
cycle_counter 000000d7
ctl_state 00000005
dma_raddr 00000000
dma_reg 00000000
dma_waddr 00000000
dma_cnt 00000000
dma_state 00000000

cycle 216
r2 000003b1
r3 000003e9
r4 00000001
r5 000003f0
r6 00000001
r7 0000000d
pc 00000008
inst 2430000e
opcode 00000012
dst 00000000
src0 00000006
src1 00000000
immediate 0000000e
alu0 00000001
alu1 00000000
aluout 00000000
cycle_counter 000000d8
ctl_state 00000006
dma_raddr 00000000
dma_reg 00000000
dma_waddr 00000000
dma_cnt 00000000
dma_state 00000000

cycle 217
r2 000003b1
r3 000003e9
r4 00000001
r5 000003f0
r6 00000001
r7 0000000d
pc 00000008
inst 2430000e
opcode 00000012
dst 00000000
src0 00000006
src1 00000000
immediate 0000000e
alu0 00000001
alu1 00000000
aluout 00000000
cycle_counter 000000d9
ctl_state 00000001
dma_raddr 00000000
dma_reg 00000000
dma_waddr 00000000
dma_cnt 00000000
dma_state 00000000

cycle 218
r2 000003b1
r3 000003e9
r4 00000001
r5 000003f0
r6 00000001
r7 0000000d
pc 00000008
inst 2430000e
opcode 00000012
dst 00000000
src0 00000006
src1 00000000
immediate 0000000e
alu0 00000001
alu1 00000000
aluout 00000000
cycle_counter 000000da
ctl_state 00000002
dma_raddr 00000000
dma_reg 00000000
dma_waddr 00000000
dma_cnt 00000000
dma_state 00000000

cycle 219
r2 000003b1
r3 000003e9
r4 00000001
r5 000003f0
r6 00000001
r7 0000000d
pc 00000008
inst 09310001
opcode 00000012
dst 00000000
src0 00000006
src1 00000000
immediate 0000000e
alu0 00000001
alu1 00000000
aluout 00000000
cycle_counter 000000db
ctl_state 00000003
dma_raddr 00000000
dma_reg 00000000
dma_waddr 00000000
dma_cnt 00000000
dma_state 00000000

cycle 220
r2 000003b1
r3 000003e9
r4 00000001
r5 000003f0
r6 00000001
r7 0000000d
pc 00000009
inst 09310001
opcode 00000004
dst 00000004
src0 00000006
src1 00000001
immediate 00000001
alu0 00000001
alu1 00000000
aluout 00000000
cycle_counter 000000dc
ctl_state 00000004
dma_raddr 00000000
dma_reg 00000000
dma_waddr 00000000
dma_cnt 00000000
dma_state 00000000

cycle 221
r2 000003b1
r3 000003e9
r4 00000001
r5 000003f0
r6 00000001
r7 0000000d
pc 00000009
inst 09310001
opcode 00000004
dst 00000004
src0 00000006
src1 00000001
immediate 00000001
alu0 00000001
alu1 00000001
aluout 00000000
cycle_counter 000000dd
ctl_state 00000005
dma_raddr 00000000
dma_reg 00000000
dma_waddr 00000000
dma_cnt 00000000
dma_state 00000000

cycle 222
r2 000003b1
r3 000003e9
r4 00000001
r5 000003f0
r6 00000001
r7 0000000d
pc 00000009
inst 09310001
opcode 00000004
dst 00000004
src0 00000006
src1 00000001
immediate 00000001
alu0 00000001
alu1 00000001
aluout 00000001
cycle_counter 000000de
ctl_state 00000006
dma_raddr 00000000
dma_reg 00000000
dma_waddr 00000000
dma_cnt 00000000
dma_state 00000000

cycle 223
r2 000003b1
r3 000003e9
r4 00000001
r5 000003f0
r6 00000001
r7 0000000d
pc 00000009
inst 09310001
opcode 00000004
dst 00000004
src0 00000006
src1 00000001
immediate 00000001
alu0 00000001
alu1 00000001
aluout 00000001
cycle_counter 000000df
ctl_state 00000001
dma_raddr 00000000
dma_reg 00000000
dma_waddr 00000000
dma_cnt 00000000
dma_state 00000000

cycle 224
r2 000003b1
r3 000003e9
r4 00000001
r5 000003f0
r6 00000001
r7 0000000d
pc 00000009
inst 09310001
opcode 00000004
dst 00000004
src0 00000006
src1 00000001
immediate 00000001
alu0 00000001
alu1 00000001
aluout 00000001
cycle_counter 000000e0
ctl_state 00000002
dma_raddr 00000000
dma_reg 00000000
dma_waddr 00000000
dma_cnt 00000000
dma_state 00000000

cycle 225
r2 000003b1
r3 000003e9
r4 00000001
r5 000003f0
r6 00000001
r7 0000000d
pc 00000009
inst 2520000b
opcode 00000004
dst 00000004
src0 00000006
src1 00000001
immediate 00000001
alu0 00000001
alu1 00000001
aluout 00000001
cycle_counter 000000e1
ctl_state 00000003
dma_raddr 00000000
dma_reg 00000000
dma_waddr 00000000
dma_cnt 00000000
dma_state 00000000

cycle 226
r2 000003b1
r3 000003e9
r4 00000001
r5 000003f0
r6 00000001
r7 0000000d
pc 0000000a
inst 2520000b
opcode 00000012
dst 00000004
src0 00000004
src1 00000000
immediate 0000000b
alu0 00000001
alu1 00000001
aluout 00000001
cycle_counter 000000e2
ctl_state 00000004
dma_raddr 00000000
dma_reg 00000000
dma_waddr 00000000
dma_cnt 00000000
dma_state 00000000

cycle 227
r2 000003b1
r3 000003e9
r4 00000001
r5 000003f0
r6 00000001
r7 0000000d
pc 0000000a
inst 2520000b
opcode 00000012
dst 00000004
src0 00000004
src1 00000000
immediate 0000000b
alu0 00000001
alu1 00000000
aluout 00000001
cycle_counter 000000e3
ctl_state 00000005
dma_raddr 00000000
dma_reg 00000000
dma_waddr 00000000
dma_cnt 00000000
dma_state 00000000

cycle 228
r2 000003b1
r3 000003e9
r4 00000001
r5 000003f0
r6 00000001
r7 0000000d
pc 0000000a
inst 2520000b
opcode 00000012
dst 00000004
src0 00000004
src1 00000000
immediate 0000000b
alu0 00000001
alu1 00000000
aluout 00000000
cycle_counter 000000e4
ctl_state 00000006
dma_raddr 00000000
dma_reg 00000000
dma_waddr 00000000
dma_cnt 00000000
dma_state 00000000

cycle 229
r2 000003b1
r3 000003e9
r4 00000001
r5 000003f0
r6 00000001
r7 0000000d
pc 0000000a
inst 2520000b
opcode 00000012
dst 00000004
src0 00000004
src1 00000000
immediate 0000000b
alu0 00000001
alu1 00000000
aluout 00000000
cycle_counter 000000e5
ctl_state 00000001
dma_raddr 00000000
dma_reg 00000000
dma_waddr 00000000
dma_cnt 00000000
dma_state 00000000

cycle 230
r2 000003b1
r3 000003e9
r4 00000001
r5 000003f0
r6 00000001
r7 0000000d
pc 0000000a
inst 2520000b
opcode 00000012
dst 00000004
src0 00000004
src1 00000000
immediate 0000000b
alu0 00000001
alu1 00000000
aluout 00000000
cycle_counter 000000e6
ctl_state 00000002
dma_raddr 00000000
dma_reg 00000000
dma_waddr 00000000
dma_cnt 00000000
dma_state 00000000

cycle 231
r2 000003b1
r3 000003e9
r4 00000001
r5 000003f0
r6 00000001
r7 0000000d
pc 0000000a
inst 00950000
opcode 00000012
dst 00000004
src0 00000004
src1 00000000
immediate 0000000b
alu0 00000001
alu1 00000000
aluout 00000000
cycle_counter 000000e7
ctl_state 00000003
dma_raddr 00000000
dma_reg 00000000
dma_waddr 00000000
dma_cnt 00000000
dma_state 00000000

cycle 232
r2 000003b1
r3 000003e9
r4 00000001
r5 000003f0
r6 00000001
r7 0000000d
pc 0000000b
inst 00950000
opcode 00000000
dst 00000002
src0 00000002
src1 00000005
immediate 00000000
alu0 00000001
alu1 00000000
aluout 00000000
cycle_counter 000000e8
ctl_state 00000004
dma_raddr 00000000
dma_reg 00000000
dma_waddr 00000000
dma_cnt 00000000
dma_state 00000000

cycle 233
r2 000003b1
r3 000003e9
r4 00000001
r5 000003f0
r6 00000001
r7 0000000d
pc 0000000b
inst 00950000
opcode 00000000
dst 00000002
src0 00000002
src1 00000005
immediate 00000000
alu0 000003b1
alu1 000003f0
aluout 00000000
cycle_counter 000000e9
ctl_state 00000005
dma_raddr 00000000
dma_reg 00000000
dma_waddr 00000000
dma_cnt 00000000
dma_state 00000000

cycle 234
r2 000003b1
r3 000003e9
r4 00000001
r5 000003f0
r6 00000001
r7 0000000d
pc 0000000b
inst 00950000
opcode 00000000
dst 00000002
src0 00000002
src1 00000005
immediate 00000000
alu0 000003b1
alu1 000003f0
aluout 000007a1
cycle_counter 000000ea
ctl_state 00000006
dma_raddr 00000000
dma_reg 00000000
dma_waddr 00000000
dma_cnt 00000000
dma_state 00000000

cycle 235
r2 000007a1
r3 000003e9
r4 00000001
r5 000003f0
r6 00000001
r7 0000000d
pc 0000000b
inst 00950000
opcode 00000000
dst 00000002
src0 00000002
src1 00000005
immediate 00000000
alu0 000003b1
alu1 000003f0
aluout 000007a1
cycle_counter 000000eb
ctl_state 00000001
dma_raddr 00000000
dma_reg 00000000
dma_waddr 00000000
dma_cnt 00000000
dma_state 00000000

cycle 236
r2 000007a1
r3 000003e9
r4 00000001
r5 000003f0
r6 00000001
r7 0000000d
pc 0000000b
inst 00950000
opcode 00000000
dst 00000002
src0 00000002
src1 00000005
immediate 00000000
alu0 000003b1
alu1 000003f0
aluout 000007a1
cycle_counter 000000ec
ctl_state 00000002
dma_raddr 00000000
dma_reg 00000000
dma_waddr 00000000
dma_cnt 00000000
dma_state 00000000

cycle 237
r2 000007a1
r3 000003e9
r4 00000001
r5 000003f0
r6 00000001
r7 0000000d
pc 0000000b
inst 05690001
opcode 00000000
dst 00000002
src0 00000002
src1 00000005
immediate 00000000
alu0 000003b1
alu1 000003f0
aluout 000007a1
cycle_counter 000000ed
ctl_state 00000003
dma_raddr 00000000
dma_reg 00000000
dma_waddr 00000000
dma_cnt 00000000
dma_state 00000000

cycle 238
r2 000007a1
r3 000003e9
r4 00000001
r5 000003f0
r6 00000001
r7 0000000d
pc 0000000c
inst 05690001
opcode 00000002
dst 00000005
src0 00000005
src1 00000001
immediate 00000001
alu0 000003b1
alu1 000003f0
aluout 000007a1
cycle_counter 000000ee
ctl_state 00000004
dma_raddr 00000000
dma_reg 00000000
dma_waddr 00000000
dma_cnt 00000000
dma_state 00000000

cycle 239
r2 000007a1
r3 000003e9
r4 00000001
r5 000003f0
r6 00000001
r7 0000000d
pc 0000000c
inst 05690001
opcode 00000002
dst 00000005
src0 00000005
src1 00000001
immediate 00000001
alu0 000003f0
alu1 00000001
aluout 000007a1
cycle_counter 000000ef
ctl_state 00000005
dma_raddr 00000000
dma_reg 00000000
dma_waddr 00000000
dma_cnt 00000000
dma_state 00000000

cycle 240
r2 000007a1
r3 000003e9
r4 00000001
r5 000003f0
r6 00000001
r7 0000000d
pc 0000000c
inst 05690001
opcode 00000002
dst 00000005
src0 00000005
src1 00000001
immediate 00000001
alu0 000003f0
alu1 00000001
aluout 000007e0
cycle_counter 000000f0
ctl_state 00000006
dma_raddr 00000000
dma_reg 00000000
dma_waddr 00000000
dma_cnt 00000000
dma_state 00000000

cycle 241
r2 000007a1
r3 000003e9
r4 00000001
r5 000007e0
r6 00000001
r7 0000000d
pc 0000000c
inst 05690001
opcode 00000002
dst 00000005
src0 00000005
src1 00000001
immediate 00000001
alu0 000003f0
alu1 00000001
aluout 000007e0
cycle_counter 000000f1
ctl_state 00000001
dma_raddr 00000000
dma_reg 00000000
dma_waddr 00000000
dma_cnt 00000000
dma_state 00000000

cycle 242
r2 000007a1
r3 000003e9
r4 00000001
r5 000007e0
r6 00000001
r7 0000000d
pc 0000000c
inst 05690001
opcode 00000002
dst 00000005
src0 00000005
src1 00000001
immediate 00000001
alu0 000003f0
alu1 00000001
aluout 000007e0
cycle_counter 000000f2
ctl_state 00000002
dma_raddr 00000000
dma_reg 00000000
dma_waddr 00000000
dma_cnt 00000000
dma_state 00000000

cycle 243
r2 000007a1
r3 000003e9
r4 00000001
r5 000007e0
r6 00000001
r7 0000000d
pc 0000000c
inst 07b10001
opcode 00000002
dst 00000005
src0 00000005
src1 00000001
immediate 00000001
alu0 000003f0
alu1 00000001
aluout 000007e0
cycle_counter 000000f3
ctl_state 00000003
dma_raddr 00000000
dma_reg 00000000
dma_waddr 00000000
dma_cnt 00000000
dma_state 00000000

cycle 244
r2 000007a1
r3 000003e9
r4 00000001
r5 000007e0
r6 00000001
r7 0000000d
pc 0000000d
inst 07b10001
opcode 00000003
dst 00000006
src0 00000006
src1 00000001
immediate 00000001
alu0 000003f0
alu1 00000001
aluout 000007e0
cycle_counter 000000f4
ctl_state 00000004
dma_raddr 00000000
dma_reg 00000000
dma_waddr 00000000
dma_cnt 00000000
dma_state 00000000

cycle 245
r2 000007a1
r3 000003e9
r4 00000001
r5 000007e0
r6 00000001
r7 0000000d
pc 0000000d
inst 07b10001
opcode 00000003
dst 00000006
src0 00000006
src1 00000001
immediate 00000001
alu0 00000001
alu1 00000001
aluout 000007e0
cycle_counter 000000f5
ctl_state 00000005
dma_raddr 00000000
dma_reg 00000000
dma_waddr 00000000
dma_cnt 00000000
dma_state 00000000

cycle 246
r2 000007a1
r3 000003e9
r4 00000001
r5 000007e0
r6 00000001
r7 0000000d
pc 0000000d
inst 07b10001
opcode 00000003
dst 00000006
src0 00000006
src1 00000001
immediate 00000001
alu0 00000001
alu1 00000001
aluout 00000000
cycle_counter 000000f6
ctl_state 00000006
dma_raddr 00000000
dma_reg 00000000
dma_waddr 00000000
dma_cnt 00000000
dma_state 00000000

cycle 247
r2 000007a1
r3 000003e9
r4 00000001
r5 000007e0
r6 00000000
r7 0000000d
pc 0000000d
inst 07b10001
opcode 00000003
dst 00000006
src0 00000006
src1 00000001
immediate 00000001
alu0 00000001
alu1 00000001
aluout 00000000
cycle_counter 000000f7
ctl_state 00000001
dma_raddr 00000000
dma_reg 00000000
dma_waddr 00000000
dma_cnt 00000000
dma_state 00000000

cycle 248
r2 000007a1
r3 000003e9
r4 00000001
r5 000007e0
r6 00000000
r7 0000000d
pc 0000000d
inst 07b10001
opcode 00000003
dst 00000006
src0 00000006
src1 00000001
immediate 00000001
alu0 00000001
alu1 00000001
aluout 00000000
cycle_counter 000000f8
ctl_state 00000002
dma_raddr 00000000
dma_reg 00000000
dma_waddr 00000000
dma_cnt 00000000
dma_state 00000000

cycle 249
r2 000007a1
r3 000003e9
r4 00000001
r5 000007e0
r6 00000000
r7 0000000d
pc 0000000d
inst 24000007
opcode 00000003
dst 00000006
src0 00000006
src1 00000001
immediate 00000001
alu0 00000001
alu1 00000001
aluout 00000000
cycle_counter 000000f9
ctl_state 00000003
dma_raddr 00000000
dma_reg 00000000
dma_waddr 00000000
dma_cnt 00000000
dma_state 00000000

cycle 250
r2 000007a1
r3 000003e9
r4 00000001
r5 000007e0
r6 00000000
r7 0000000d
pc 0000000e
inst 24000007
opcode 00000012
dst 00000000
src0 00000000
src1 00000000
immediate 00000007
alu0 00000001
alu1 00000001
aluout 00000000
cycle_counter 000000fa
ctl_state 00000004
dma_raddr 00000000
dma_reg 00000000
dma_waddr 00000000
dma_cnt 00000000
dma_state 00000000

cycle 251
r2 000007a1
r3 000003e9
r4 00000001
r5 000007e0
r6 00000000
r7 0000000d
pc 0000000e
inst 24000007
opcode 00000012
dst 00000000
src0 00000000
src1 00000000
immediate 00000007
alu0 00000000
alu1 00000000
aluout 00000000
cycle_counter 000000fb
ctl_state 00000005
dma_raddr 00000000
dma_reg 00000000
dma_waddr 00000000
dma_cnt 00000000
dma_state 00000000

cycle 252
r2 000007a1
r3 000003e9
r4 00000001
r5 000007e0
r6 00000000
r7 0000000d
pc 0000000e
inst 24000007
opcode 00000012
dst 00000000
src0 00000000
src1 00000000
immediate 00000007
alu0 00000000
alu1 00000000
aluout 00000001
cycle_counter 000000fc
ctl_state 00000006
dma_raddr 00000000
dma_reg 00000000
dma_waddr 00000000
dma_cnt 00000000
dma_state 00000000

cycle 253
r2 000007a1
r3 000003e9
r4 00000001
r5 000007e0
r6 00000000
r7 0000000d
pc 00000007
inst 24000007
opcode 00000012
dst 00000000
src0 00000000
src1 00000000
immediate 00000007
alu0 00000000
alu1 00000000
aluout 00000001
cycle_counter 000000fd
ctl_state 00000001
dma_raddr 00000000
dma_reg 00000000
dma_waddr 00000000
dma_cnt 00000000
dma_state 00000000

cycle 254
r2 000007a1
r3 000003e9
r4 00000001
r5 000007e0
r6 00000000
r7 0000000d
pc 00000007
inst 24000007
opcode 00000012
dst 00000000
src0 00000000
src1 00000000
immediate 00000007
alu0 00000000
alu1 00000000
aluout 00000001
cycle_counter 000000fe
ctl_state 00000002
dma_raddr 00000000
dma_reg 00000000
dma_waddr 00000000
dma_cnt 00000000
dma_state 00000000

cycle 255
r2 000007a1
r3 000003e9
r4 00000001
r5 000007e0
r6 00000000
r7 0000000d
pc 00000007
inst 2430000e
opcode 00000012
dst 00000000
src0 00000000
src1 00000000
immediate 00000007
alu0 00000000
alu1 00000000
aluout 00000001
cycle_counter 000000ff
ctl_state 00000003
dma_raddr 00000000
dma_reg 00000000
dma_waddr 00000000
dma_cnt 00000000
dma_state 00000000

cycle 256
r2 000007a1
r3 000003e9
r4 00000001
r5 000007e0
r6 00000000
r7 0000000d
pc 00000008
inst 2430000e
opcode 00000012
dst 00000000
src0 00000006
src1 00000000
immediate 0000000e
alu0 00000000
alu1 00000000
aluout 00000001
cycle_counter 00000100
ctl_state 00000004
dma_raddr 00000000
dma_reg 00000000
dma_waddr 00000000
dma_cnt 00000000
dma_state 00000000

cycle 257
r2 000007a1
r3 000003e9
r4 00000001
r5 000007e0
r6 00000000
r7 0000000d
pc 00000008
inst 2430000e
opcode 00000012
dst 00000000
src0 00000006
src1 00000000
immediate 0000000e
alu0 00000000
alu1 00000000
aluout 00000001
cycle_counter 00000101
ctl_state 00000005
dma_raddr 00000000
dma_reg 00000000
dma_waddr 00000000
dma_cnt 00000000
dma_state 00000000

cycle 258
r2 000007a1
r3 000003e9
r4 00000001
r5 000007e0
r6 00000000
r7 0000000d
pc 00000008
inst 2430000e
opcode 00000012
dst 00000000
src0 00000006
src1 00000000
immediate 0000000e
alu0 00000000
alu1 00000000
aluout 00000001
cycle_counter 00000102
ctl_state 00000006
dma_raddr 00000000
dma_reg 00000000
dma_waddr 00000000
dma_cnt 00000000
dma_state 00000000

cycle 259
r2 000007a1
r3 000003e9
r4 00000001
r5 000007e0
r6 00000000
r7 00000007
pc 0000000e
inst 2430000e
opcode 00000012
dst 00000000
src0 00000006
src1 00000000
immediate 0000000e
alu0 00000000
alu1 00000000
aluout 00000001
cycle_counter 00000103
ctl_state 00000001
dma_raddr 00000000
dma_reg 00000000
dma_waddr 00000000
dma_cnt 00000000
dma_state 00000000

cycle 260
r2 000007a1
r3 000003e9
r4 00000001
r5 000007e0
r6 00000000
r7 00000007
pc 0000000e
inst 2430000e
opcode 00000012
dst 00000000
src0 00000006
src1 00000000
immediate 0000000e
alu0 00000000
alu1 00000000
aluout 00000001
cycle_counter 00000104
ctl_state 00000002
dma_raddr 00000000
dma_reg 00000000
dma_waddr 00000000
dma_cnt 00000000
dma_state 00000000

cycle 261
r2 000007a1
r3 000003e9
r4 00000001
r5 000007e0
r6 00000000
r7 00000007
pc 0000000e
inst 121103ea
opcode 00000012
dst 00000000
src0 00000006
src1 00000000
immediate 0000000e
alu0 00000000
alu1 00000000
aluout 00000001
cycle_counter 00000105
ctl_state 00000003
dma_raddr 00000000
dma_reg 00000000
dma_waddr 00000000
dma_cnt 00000000
dma_state 00000000

cycle 262
r2 000007a1
r3 000003e9
r4 00000001
r5 000007e0
r6 00000000
r7 00000007
pc 0000000f
inst 121103ea
opcode 00000009
dst 00000000
src0 00000002
src1 00000001
immediate 000003ea
alu0 00000000
alu1 00000000
aluout 00000001
cycle_counter 00000106
ctl_state 00000004
dma_raddr 00000000
dma_reg 00000000
dma_waddr 00000000
dma_cnt 00000000
dma_state 00000000

cycle 263
r2 000007a1
r3 000003e9
r4 00000001
r5 000007e0
r6 00000000
r7 00000007
pc 0000000f
inst 121103ea
opcode 00000009
dst 00000000
src0 00000002
src1 00000001
immediate 000003ea
alu0 000007a1
alu1 000003ea
aluout 00000001
cycle_counter 00000107
ctl_state 00000005
dma_raddr 00000000
dma_reg 00000000
dma_waddr 00000000
dma_cnt 00000000
dma_state 00000000

cycle 264
r2 000007a1
r3 000003e9
r4 00000001
r5 000007e0
r6 00000000
r7 00000007
pc 0000000f
inst 121103ea
opcode 00000009
dst 00000000
src0 00000002
src1 00000001
immediate 000003ea
alu0 000007a1
alu1 000003ea
aluout 00000001
cycle_counter 00000108
ctl_state 00000006
dma_raddr 00000000
dma_reg 00000000
dma_waddr 00000000
dma_cnt 00000000
dma_state 00000000

cycle 265
r2 000007a1
r3 000003e9
r4 00000001
r5 000007e0
r6 00000000
r7 00000007
pc 0000000f
inst 121103ea
opcode 00000009
dst 00000000
src0 00000002
src1 00000001
immediate 000003ea
alu0 000007a1
alu1 000003ea
aluout 00000001
cycle_counter 00000109
ctl_state 00000001
dma_raddr 00000000
dma_reg 00000000
dma_waddr 00000000
dma_cnt 00000000
dma_state 00000000

cycle 266
r2 000007a1
r3 000003e9
r4 00000001
r5 000007e0
r6 00000000
r7 00000007
pc 0000000f
inst 121103ea
opcode 00000009
dst 00000000
src0 00000002
src1 00000001
immediate 000003ea
alu0 000007a1
alu1 000003ea
aluout 00000001
cycle_counter 0000010a
ctl_state 00000002
dma_raddr 00000000
dma_reg 00000000
dma_waddr 00000000
dma_cnt 00000000
dma_state 00000000

cycle 267
r2 000007a1
r3 000003e9
r4 00000001
r5 000007e0
r6 00000000
r7 00000007
pc 0000000f
inst 30000000
opcode 00000009
dst 00000000
src0 00000002
src1 00000001
immediate 000003ea
alu0 000007a1
alu1 000003ea
aluout 00000001
cycle_counter 0000010b
ctl_state 00000003
dma_raddr 00000000
dma_reg 00000000
dma_waddr 00000000
dma_cnt 00000000
dma_state 00000000

cycle 268
r2 000007a1
r3 000003e9
r4 00000001
r5 000007e0
r6 00000000
r7 00000007
pc 00000010
inst 30000000
opcode 00000018
dst 00000000
src0 00000000
src1 00000000
immediate 00000000
alu0 000007a1
alu1 000003ea
aluout 00000001
cycle_counter 0000010c
ctl_state 00000004
dma_raddr 00000000
dma_reg 00000000
dma_waddr 00000000
dma_cnt 00000000
dma_state 00000000

cycle 269
r2 000007a1
r3 000003e9
r4 00000001
r5 000007e0
r6 00000000
r7 00000007
pc 00000010
inst 30000000
opcode 00000018
dst 00000000
src0 00000000
src1 00000000
immediate 00000000
alu0 00000000
alu1 00000000
aluout 00000001
cycle_counter 0000010d
ctl_state 00000005
dma_raddr 00000000
dma_reg 00000000
dma_waddr 00000000
dma_cnt 00000000
dma_state 00000000

cycle 270
r2 000007a1
r3 000003e9
r4 00000001
r5 000007e0
r6 00000000
r7 00000007
pc 00000010
inst 30000000
opcode 00000018
dst 00000000
src0 00000000
src1 00000000
immediate 00000000
alu0 00000000
alu1 00000000
aluout 00000001
cycle_counter 0000010e
ctl_state 00000006
dma_raddr 00000000
dma_reg 00000000
dma_waddr 00000000
dma_cnt 00000000
dma_state 00000000

