// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2017.4.op
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="app_aes_start,hls_ip_2017_4_op,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xcvu9p-flgb2104-2-i,HLS_INPUT_CLOCK=4.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=2.997000,HLS_SYN_LAT=-1,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=790,HLS_SYN_LUT=3534}" *)

module app_aes_start (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
ap_continue,
        ap_idle,
        ap_ready,
        reset_app_aes_start_V_dout,
        reset_app_aes_start_V_empty_n,
        reset_app_aes_start_V_read,
        app_input_param_V_dout,
        app_input_param_V_empty_n,
        app_input_param_V_read,
        app_aes_proc_0_params_V_din,
        app_aes_proc_0_params_V_full_n,
        app_aes_proc_0_params_V_write,
        app_input_data_V_data_V_dout,
        app_input_data_V_data_V_empty_n,
        app_input_data_V_data_V_read,
        app_input_data_V_len_dout,
        app_input_data_V_len_empty_n,
        app_input_data_V_len_read,
        app_input_data_V_eop_dout,
        app_input_data_V_eop_empty_n,
        app_input_data_V_eop_read,
        app_aes_proc_0_input_data_V_data_V_din,
        app_aes_proc_0_input_data_V_data_V_full_n,
        app_aes_proc_0_input_data_V_data_V_write,
        app_aes_proc_0_input_data_V_len_din,
        app_aes_proc_0_input_data_V_len_full_n,
        app_aes_proc_0_input_data_V_len_write,
        app_aes_proc_0_input_data_V_eop_din,
        app_aes_proc_0_input_data_V_eop_full_n,
        app_aes_proc_0_input_data_V_eop_write
);

parameter    ap_ST_fsm_state1 = 2'd1;
parameter    ap_ST_fsm_pp0_stage0 = 2'd2;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output ap_ready; output ap_continue;
input   reset_app_aes_start_V_dout;
input   reset_app_aes_start_V_empty_n;
output   reset_app_aes_start_V_read;
input  [31:0] app_input_param_V_dout;
input   app_input_param_V_empty_n;
output   app_input_param_V_read;
output  [31:0] app_aes_proc_0_params_V_din;
input   app_aes_proc_0_params_V_full_n;
output   app_aes_proc_0_params_V_write;
input  [511:0] app_input_data_V_data_V_dout;
input   app_input_data_V_data_V_empty_n;
output   app_input_data_V_data_V_read;
input  [15:0] app_input_data_V_len_dout;
input   app_input_data_V_len_empty_n;
output   app_input_data_V_len_read;
input   app_input_data_V_eop_dout;
input   app_input_data_V_eop_empty_n;
output   app_input_data_V_eop_read;
output  [511:0] app_aes_proc_0_input_data_V_data_V_din;
input   app_aes_proc_0_input_data_V_data_V_full_n;
output   app_aes_proc_0_input_data_V_data_V_write;
output  [15:0] app_aes_proc_0_input_data_V_len_din;
input   app_aes_proc_0_input_data_V_len_full_n;
output   app_aes_proc_0_input_data_V_len_write;
output   app_aes_proc_0_input_data_V_eop_din;
input   app_aes_proc_0_input_data_V_eop_full_n;
output   app_aes_proc_0_input_data_V_eop_write;

reg ap_idle;
reg reset_app_aes_start_V_read;
reg app_input_param_V_read;
reg app_aes_proc_0_params_V_write;

(* fsm_encoding = "none" *) reg   [1:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    app_aes_proc_0_params_V_blk_n;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter1;
wire    ap_block_pp0_stage0;
reg   [0:0] reset_reg_192;
reg   [0:0] empty_n_5_reg_678;
reg   [0:0] valid_param_reg_169;
reg   [0:0] empty_n_4_reg_682;
reg    app_aes_proc_0_input_data_V_data_V_blk_n;
reg   [0:0] empty_n_3_reg_708;
reg    app_aes_proc_0_input_data_V_len_blk_n;
reg    app_aes_proc_0_input_data_V_eop_blk_n;
reg   [31:0] input_param_num_reg_181;
reg   [0:0] valid_param_be_reg_246;
reg   [31:0] input_param_num_be_reg_259;
reg   [0:0] reset_be_reg_272;
wire   [0:0] empty_n_5_fu_292_p1;
wire    ap_block_state2_pp0_stage0_iter0;
reg    ap_predicate_op106_write_state3;
wire    app_aes_proc_0_input_data_V_len1_status;
reg    ap_predicate_op118_write_state3;
reg    ap_block_state3_pp0_stage0_iter1;
reg    ap_block_pp0_stage0_11001;
reg   [0:0] ap_phi_mux_reset_phi_fu_196_p4;
wire   [0:0] empty_n_4_fu_297_p1;
reg   [0:0] ap_phi_mux_valid_param_phi_fu_173_p4;
reg   [31:0] tmp_27_reg_686;
wire   [0:0] icmp_fu_315_p2;
reg   [0:0] icmp_reg_692;
wire   [7:0] idx_fu_337_p2;
reg   [7:0] idx_reg_697;
wire   [0:0] sel_tmp1_fu_361_p2;
reg   [0:0] sel_tmp1_reg_703;
wire   [0:0] empty_n_3_fu_381_p1;
reg   [511:0] tmp_data_V_1_reg_712;
reg   [0:0] tmp_eop_reg_720;
reg    ap_enable_reg_pp0_iter0;
reg    ap_block_pp0_stage0_subdone;
reg   [31:0] ap_phi_mux_input_param_num_phi_fu_185_p4;
reg   [0:0] ap_phi_mux_valid_param_5_phi_fu_207_p8;
wire   [0:0] ap_phi_reg_pp0_iter0_valid_param_5_reg_204;
wire   [0:0] valid_param_4_fu_367_p2;
reg   [31:0] ap_phi_mux_input_param_num_1_phi_fu_223_p8;
wire   [31:0] ap_phi_reg_pp0_iter0_input_param_num_1_reg_220;
wire   [31:0] input_param_num_2_fu_374_p2;
reg   [0:0] ap_phi_mux_reset_1_phi_fu_239_p4;
wire   [0:0] ap_phi_reg_pp0_iter0_reset_1_reg_236;
wire   [0:0] ap_phi_reg_pp0_iter0_valid_param_be_reg_246;
wire   [31:0] ap_phi_reg_pp0_iter0_input_param_num_be_reg_259;
wire   [0:0] p_reset_1_fu_414_p2;
wire   [0:0] ap_phi_reg_pp0_iter0_reset_be_reg_272;
reg    app_input_data_V_len0_update;
wire   [0:0] grp_nbread_fu_138_p4_0;
reg    ap_block_pp0_stage0_01001;
reg    app_aes_proc_0_input_data_V_len1_update;
reg   [127:0] rhs_V_fu_118;
wire   [127:0] key_table_V_2_fu_586_p3;
reg   [31:0] reset_cnt_fu_122;
wire   [31:0] p_s_fu_421_p3;
wire   [25:0] tmp_1_fu_305_p4;
wire   [7:0] tmp_2_fu_333_p1;
wire   [0:0] tmp_5_fu_327_p2;
wire   [0:0] sel_tmp_fu_349_p2;
wire   [0:0] tmp8_fu_355_p2;
wire   [0:0] tmp_s_fu_321_p2;
wire   [0:0] tmp_9_fu_343_p2;
wire   [31:0] reset_cnt_1_fu_396_p2;
wire   [0:0] tmp_4_fu_402_p2;
wire   [0:0] not_s_fu_408_p2;
wire   [12:0] Lo_assign_fu_434_p3;
wire   [12:0] Hi_assign_fu_441_p2;
wire   [7:0] tmp_7_fu_456_p2;
wire   [0:0] tmp_6_fu_450_p2;
wire   [7:0] tmp_8_fu_461_p1;
wire   [7:0] tmp_10_fu_465_p2;
wire   [7:0] tmp_11_fu_471_p3;
wire   [7:0] tmp_13_fu_487_p3;
wire   [7:0] tmp_12_fu_479_p3;
wire   [7:0] tmp_14_fu_495_p2;
wire   [127:0] loc_V_fu_447_p1;
wire   [127:0] tmp_15_fu_501_p1;
wire   [127:0] tmp_18_fu_513_p2;
reg   [127:0] tmp_19_fu_519_p4;
wire   [127:0] tmp_16_fu_505_p1;
wire   [127:0] tmp_17_fu_509_p1;
wire   [127:0] tmp_21_fu_537_p2;
wire   [127:0] tmp_22_fu_543_p2;
wire   [127:0] p_demorgan_fu_549_p2;
wire   [127:0] tmp_23_fu_555_p2;
wire   [127:0] tmp_20_fu_529_p3;
wire   [127:0] tmp_24_fu_561_p2;
wire   [127:0] tmp_25_fu_567_p2;
wire   [127:0] p_Result_s_fu_573_p2;
wire   [127:0] key_table_V_1_fu_579_p3;
wire   [127:0] tmp_fu_598_p1;
wire   [127:0] p_Result_1_1_fu_607_p4;
wire   [127:0] p_Result_1_2_fu_622_p4;
wire   [127:0] p_Result_1_3_fu_637_p4;
wire   [127:0] r_V_3_fu_646_p2;
wire   [127:0] r_V_2_fu_631_p2;
wire   [127:0] r_V_1_fu_616_p2;
wire   [127:0] r_V_fu_601_p2;
reg   [1:0] ap_NS_fsm;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
reg    ap_condition_174;
reg    ap_condition_170;

// power-on initialization
initial begin
#0 ap_CS_fsm = 2'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_170)) begin
        if (((ap_phi_mux_reset_phi_fu_196_p4 == 1'd0) & (empty_n_5_fu_292_p1 == 1'd0))) begin
            input_param_num_be_reg_259 <= ap_phi_mux_input_param_num_1_phi_fu_223_p8;
        end else if (((ap_phi_mux_reset_phi_fu_196_p4 == 1'd1) | (empty_n_5_fu_292_p1 == 1'd1))) begin
            input_param_num_be_reg_259 <= 32'd0;
        end else if ((1'b1 == 1'b1)) begin
            input_param_num_be_reg_259 <= ap_phi_reg_pp0_iter0_input_param_num_be_reg_259;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        input_param_num_reg_181 <= input_param_num_be_reg_259;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        input_param_num_reg_181 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_170)) begin
        if (((ap_phi_mux_reset_phi_fu_196_p4 == 1'd0) & (empty_n_5_fu_292_p1 == 1'd0))) begin
            reset_be_reg_272 <= 1'd0;
        end else if (((ap_phi_mux_reset_phi_fu_196_p4 == 1'd1) | (empty_n_5_fu_292_p1 == 1'd1))) begin
            reset_be_reg_272 <= p_reset_1_fu_414_p2;
        end else if ((1'b1 == 1'b1)) begin
            reset_be_reg_272 <= ap_phi_reg_pp0_iter0_reset_be_reg_272;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & ((ap_phi_mux_reset_phi_fu_196_p4 == 1'd1) | (empty_n_5_fu_292_p1 == 1'd1)))) begin
        reset_cnt_fu_122 <= p_s_fu_421_p3;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        reset_cnt_fu_122 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        reset_reg_192 <= reset_be_reg_272;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        reset_reg_192 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_170)) begin
        if (((ap_phi_mux_reset_phi_fu_196_p4 == 1'd0) & (empty_n_5_fu_292_p1 == 1'd0))) begin
            valid_param_be_reg_246 <= ap_phi_mux_valid_param_5_phi_fu_207_p8;
        end else if (((ap_phi_mux_reset_phi_fu_196_p4 == 1'd1) | (empty_n_5_fu_292_p1 == 1'd1))) begin
            valid_param_be_reg_246 <= 1'd0;
        end else if ((1'b1 == 1'b1)) begin
            valid_param_be_reg_246 <= ap_phi_reg_pp0_iter0_valid_param_be_reg_246;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        valid_param_reg_169 <= valid_param_be_reg_246;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        valid_param_reg_169 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_phi_mux_valid_param_phi_fu_173_p4 == 1'd1) & (ap_phi_mux_reset_phi_fu_196_p4 == 1'd0) & (empty_n_5_fu_292_p1 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        empty_n_3_reg_708 <= grp_nbread_fu_138_p4_0;
        tmp_data_V_1_reg_712 <= app_input_data_V_data_V_dout;
        tmp_eop_reg_720 <= app_input_data_V_eop_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_phi_mux_valid_param_phi_fu_173_p4 == 1'd0) & (ap_phi_mux_reset_phi_fu_196_p4 == 1'd0) & (empty_n_5_fu_292_p1 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        empty_n_4_reg_682 <= app_input_param_V_empty_n;
        tmp_27_reg_686 <= app_input_param_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_phi_mux_reset_phi_fu_196_p4 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        empty_n_5_reg_678 <= reset_app_aes_start_V_empty_n;
    end
end

always @ (posedge ap_clk) begin
    if (((empty_n_4_fu_297_p1 == 1'd1) & (ap_phi_mux_valid_param_phi_fu_173_p4 == 1'd0) & (ap_phi_mux_reset_phi_fu_196_p4 == 1'd0) & (empty_n_5_fu_292_p1 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        icmp_reg_692 <= icmp_fu_315_p2;
        idx_reg_697 <= idx_fu_337_p2;
        sel_tmp1_reg_703 <= sel_tmp1_fu_361_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op106_write_state3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rhs_V_fu_118 <= key_table_V_2_fu_586_p3;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((empty_n_4_fu_297_p1 == 1'd1) & (ap_phi_mux_valid_param_phi_fu_173_p4 == 1'd0) & (ap_phi_mux_reset_phi_fu_196_p4 == 1'd0) & (empty_n_5_fu_292_p1 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        ap_phi_mux_input_param_num_1_phi_fu_223_p8 = input_param_num_2_fu_374_p2;
    end else if ((((ap_phi_mux_valid_param_phi_fu_173_p4 == 1'd1) & (empty_n_3_fu_381_p1 == 1'd0) & (ap_phi_mux_reset_phi_fu_196_p4 == 1'd0) & (empty_n_5_fu_292_p1 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((empty_n_3_fu_381_p1 == 1'd1) & (ap_phi_mux_valid_param_phi_fu_173_p4 == 1'd1) & (ap_phi_mux_reset_phi_fu_196_p4 == 1'd0) & (empty_n_5_fu_292_p1 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((ap_phi_mux_valid_param_phi_fu_173_p4 == 1'd0) & (empty_n_4_fu_297_p1 == 1'd0) & (ap_phi_mux_reset_phi_fu_196_p4 == 1'd0) & (empty_n_5_fu_292_p1 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        ap_phi_mux_input_param_num_1_phi_fu_223_p8 = ap_phi_mux_input_param_num_phi_fu_185_p4;
    end else begin
        ap_phi_mux_input_param_num_1_phi_fu_223_p8 = ap_phi_reg_pp0_iter0_input_param_num_1_reg_220;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_input_param_num_phi_fu_185_p4 = input_param_num_be_reg_259;
    end else begin
        ap_phi_mux_input_param_num_phi_fu_185_p4 = input_param_num_reg_181;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_174)) begin
        if (((empty_n_5_fu_292_p1 == 1'd1) & (ap_phi_mux_reset_phi_fu_196_p4 == 1'd0))) begin
            ap_phi_mux_reset_1_phi_fu_239_p4 = reset_app_aes_start_V_empty_n;
        end else if ((ap_phi_mux_reset_phi_fu_196_p4 == 1'd1)) begin
            ap_phi_mux_reset_1_phi_fu_239_p4 = ap_phi_mux_reset_phi_fu_196_p4;
        end else begin
            ap_phi_mux_reset_1_phi_fu_239_p4 = ap_phi_reg_pp0_iter0_reset_1_reg_236;
        end
    end else begin
        ap_phi_mux_reset_1_phi_fu_239_p4 = ap_phi_reg_pp0_iter0_reset_1_reg_236;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_reset_phi_fu_196_p4 = reset_be_reg_272;
    end else begin
        ap_phi_mux_reset_phi_fu_196_p4 = reset_reg_192;
    end
end

always @ (*) begin
    if (((ap_phi_mux_valid_param_phi_fu_173_p4 == 1'd0) & (empty_n_4_fu_297_p1 == 1'd0) & (ap_phi_mux_reset_phi_fu_196_p4 == 1'd0) & (empty_n_5_fu_292_p1 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        ap_phi_mux_valid_param_5_phi_fu_207_p8 = 1'd0;
    end else if (((empty_n_4_fu_297_p1 == 1'd1) & (ap_phi_mux_valid_param_phi_fu_173_p4 == 1'd0) & (ap_phi_mux_reset_phi_fu_196_p4 == 1'd0) & (empty_n_5_fu_292_p1 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        ap_phi_mux_valid_param_5_phi_fu_207_p8 = valid_param_4_fu_367_p2;
    end else if ((((ap_phi_mux_valid_param_phi_fu_173_p4 == 1'd1) & (empty_n_3_fu_381_p1 == 1'd0) & (ap_phi_mux_reset_phi_fu_196_p4 == 1'd0) & (empty_n_5_fu_292_p1 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((empty_n_3_fu_381_p1 == 1'd1) & (ap_phi_mux_valid_param_phi_fu_173_p4 == 1'd1) & (ap_phi_mux_reset_phi_fu_196_p4 == 1'd0) & (empty_n_5_fu_292_p1 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        ap_phi_mux_valid_param_5_phi_fu_207_p8 = 1'd1;
    end else begin
        ap_phi_mux_valid_param_5_phi_fu_207_p8 = ap_phi_reg_pp0_iter0_valid_param_5_reg_204;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_valid_param_phi_fu_173_p4 = valid_param_be_reg_246;
    end else begin
        ap_phi_mux_valid_param_phi_fu_173_p4 = valid_param_reg_169;
    end
end

always @ (*) begin
    if (((empty_n_3_reg_708 == 1'd1) & (valid_param_reg_169 == 1'd1) & (empty_n_5_reg_678 == 1'd0) & (reset_reg_192 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        app_aes_proc_0_input_data_V_data_V_blk_n = app_aes_proc_0_input_data_V_data_V_full_n;
    end else begin
        app_aes_proc_0_input_data_V_data_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((empty_n_3_reg_708 == 1'd1) & (valid_param_reg_169 == 1'd1) & (empty_n_5_reg_678 == 1'd0) & (reset_reg_192 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        app_aes_proc_0_input_data_V_eop_blk_n = app_aes_proc_0_input_data_V_eop_full_n;
    end else begin
        app_aes_proc_0_input_data_V_eop_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op118_write_state3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        app_aes_proc_0_input_data_V_len1_update = 1'b1;
    end else begin
        app_aes_proc_0_input_data_V_len1_update = 1'b0;
    end
end

always @ (*) begin
    if (((empty_n_3_reg_708 == 1'd1) & (valid_param_reg_169 == 1'd1) & (empty_n_5_reg_678 == 1'd0) & (reset_reg_192 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        app_aes_proc_0_input_data_V_len_blk_n = app_aes_proc_0_input_data_V_len_full_n;
    end else begin
        app_aes_proc_0_input_data_V_len_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((empty_n_4_reg_682 == 1'd1) & (valid_param_reg_169 == 1'd0) & (empty_n_5_reg_678 == 1'd0) & (reset_reg_192 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        app_aes_proc_0_params_V_blk_n = app_aes_proc_0_params_V_full_n;
    end else begin
        app_aes_proc_0_params_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op106_write_state3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        app_aes_proc_0_params_V_write = 1'b1;
    end else begin
        app_aes_proc_0_params_V_write = 1'b0;
    end
end

always @ (*) begin
    if ((((app_input_data_V_len_empty_n & app_input_data_V_eop_empty_n & app_input_data_V_data_V_empty_n) == 1'b1) & (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & ((ap_phi_mux_reset_phi_fu_196_p4 == 1'd1) | (empty_n_5_fu_292_p1 == 1'd1))) | ((ap_phi_mux_valid_param_phi_fu_173_p4 == 1'd1) & (ap_phi_mux_reset_phi_fu_196_p4 == 1'd0) & (empty_n_5_fu_292_p1 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))))) begin
        app_input_data_V_len0_update = 1'b1;
    end else begin
        app_input_data_V_len0_update = 1'b0;
    end
end

always @ (*) begin
    if (((app_input_param_V_empty_n == 1'b1) & (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & ((ap_phi_mux_reset_phi_fu_196_p4 == 1'd1) | (empty_n_5_fu_292_p1 == 1'd1))) | ((ap_phi_mux_valid_param_phi_fu_173_p4 == 1'd0) & (ap_phi_mux_reset_phi_fu_196_p4 == 1'd0) & (empty_n_5_fu_292_p1 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (app_input_param_V_empty_n == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))))) begin
        app_input_param_V_read = 1'b1;
    end else begin
        app_input_param_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((ap_phi_mux_reset_phi_fu_196_p4 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_app_aes_start_V_empty_n == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        reset_app_aes_start_V_read = 1'b1;
    end else begin
        reset_app_aes_start_V_read = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign Hi_assign_fu_441_p2 = (13'd31 | Lo_assign_fu_434_p3);

assign Lo_assign_fu_434_p3 = {{idx_reg_697}, {5'd0}};

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (((app_aes_proc_0_input_data_V_len1_status == 1'b0) & (ap_predicate_op118_write_state3 == 1'b1)) | ((app_aes_proc_0_params_V_full_n == 1'b0) & (ap_predicate_op106_write_state3 == 1'b1))));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (((app_aes_proc_0_input_data_V_len1_status == 1'b0) & (ap_predicate_op118_write_state3 == 1'b1)) | ((app_aes_proc_0_params_V_full_n == 1'b0) & (ap_predicate_op106_write_state3 == 1'b1))));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_enable_reg_pp0_iter1 == 1'b1) & (((app_aes_proc_0_input_data_V_len1_status == 1'b0) & (ap_predicate_op118_write_state3 == 1'b1)) | ((app_aes_proc_0_params_V_full_n == 1'b0) & (ap_predicate_op106_write_state3 == 1'b1))));
end

assign ap_block_state2_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state3_pp0_stage0_iter1 = (((app_aes_proc_0_input_data_V_len1_status == 1'b0) & (ap_predicate_op118_write_state3 == 1'b1)) | ((app_aes_proc_0_params_V_full_n == 1'b0) & (ap_predicate_op106_write_state3 == 1'b1)));
end

always @ (*) begin
    ap_condition_170 = ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001));
end

always @ (*) begin
    ap_condition_174 = ((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

assign ap_done = 1'b0;

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_phi_reg_pp0_iter0_input_param_num_1_reg_220 = 'bx;

assign ap_phi_reg_pp0_iter0_input_param_num_be_reg_259 = 'bx;

assign ap_phi_reg_pp0_iter0_reset_1_reg_236 = 'bx;

assign ap_phi_reg_pp0_iter0_reset_be_reg_272 = 'bx;

assign ap_phi_reg_pp0_iter0_valid_param_5_reg_204 = 'bx;

assign ap_phi_reg_pp0_iter0_valid_param_be_reg_246 = 'bx;

always @ (*) begin
    ap_predicate_op106_write_state3 = ((empty_n_4_reg_682 == 1'd1) & (valid_param_reg_169 == 1'd0) & (empty_n_5_reg_678 == 1'd0) & (reset_reg_192 == 1'd0));
end

always @ (*) begin
    ap_predicate_op118_write_state3 = ((empty_n_3_reg_708 == 1'd1) & (valid_param_reg_169 == 1'd1) & (empty_n_5_reg_678 == 1'd0) & (reset_reg_192 == 1'd0));
end

assign ap_ready = 1'b0;

assign app_aes_proc_0_input_data_V_data_V_din = {{{{r_V_3_fu_646_p2}, {r_V_2_fu_631_p2}}, {r_V_1_fu_616_p2}}, {r_V_fu_601_p2}};

assign app_aes_proc_0_input_data_V_data_V_write = app_aes_proc_0_input_data_V_len1_update;

assign app_aes_proc_0_input_data_V_eop_din = tmp_eop_reg_720;

assign app_aes_proc_0_input_data_V_eop_write = app_aes_proc_0_input_data_V_len1_update;

assign app_aes_proc_0_input_data_V_len1_status = (app_aes_proc_0_input_data_V_len_full_n & app_aes_proc_0_input_data_V_eop_full_n & app_aes_proc_0_input_data_V_data_V_full_n);

assign app_aes_proc_0_input_data_V_len_din = 16'd64;

assign app_aes_proc_0_input_data_V_len_write = app_aes_proc_0_input_data_V_len1_update;

assign app_aes_proc_0_params_V_din = tmp_27_reg_686;

assign app_input_data_V_data_V_read = app_input_data_V_len0_update;

assign app_input_data_V_eop_read = app_input_data_V_len0_update;

assign app_input_data_V_len_read = app_input_data_V_len0_update;

assign empty_n_3_fu_381_p1 = grp_nbread_fu_138_p4_0;

assign empty_n_4_fu_297_p1 = app_input_param_V_empty_n;

assign empty_n_5_fu_292_p1 = reset_app_aes_start_V_empty_n;

assign grp_nbread_fu_138_p4_0 = (app_input_data_V_len_empty_n & app_input_data_V_eop_empty_n & app_input_data_V_data_V_empty_n);

assign icmp_fu_315_p2 = ((tmp_1_fu_305_p4 == 26'd0) ? 1'b1 : 1'b0);

assign idx_fu_337_p2 = ($signed(tmp_2_fu_333_p1) + $signed(8'd188));

assign input_param_num_2_fu_374_p2 = (ap_phi_mux_input_param_num_phi_fu_185_p4 + 32'd1);

assign key_table_V_1_fu_579_p3 = ((sel_tmp1_reg_703[0:0] === 1'b1) ? p_Result_s_fu_573_p2 : rhs_V_fu_118);

assign key_table_V_2_fu_586_p3 = ((icmp_reg_692[0:0] === 1'b1) ? rhs_V_fu_118 : key_table_V_1_fu_579_p3);

assign loc_V_fu_447_p1 = tmp_27_reg_686;

assign not_s_fu_408_p2 = (tmp_4_fu_402_p2 ^ 1'd1);

assign p_Result_1_1_fu_607_p4 = {{tmp_data_V_1_reg_712[255:128]}};

assign p_Result_1_2_fu_622_p4 = {{tmp_data_V_1_reg_712[383:256]}};

assign p_Result_1_3_fu_637_p4 = {{tmp_data_V_1_reg_712[511:384]}};

assign p_Result_s_fu_573_p2 = (tmp_25_fu_567_p2 | tmp_24_fu_561_p2);

assign p_demorgan_fu_549_p2 = (tmp_22_fu_543_p2 & tmp_21_fu_537_p2);

assign p_reset_1_fu_414_p2 = (not_s_fu_408_p2 & ap_phi_mux_reset_1_phi_fu_239_p4);

assign p_s_fu_421_p3 = ((tmp_4_fu_402_p2[0:0] === 1'b1) ? 32'd0 : reset_cnt_1_fu_396_p2);

assign r_V_1_fu_616_p2 = (rhs_V_fu_118 ^ p_Result_1_1_fu_607_p4);

assign r_V_2_fu_631_p2 = (rhs_V_fu_118 ^ p_Result_1_2_fu_622_p4);

assign r_V_3_fu_646_p2 = (rhs_V_fu_118 ^ p_Result_1_3_fu_637_p4);

assign r_V_fu_601_p2 = (tmp_fu_598_p1 ^ rhs_V_fu_118);

assign reset_cnt_1_fu_396_p2 = (reset_cnt_fu_122 + 32'd1);

assign sel_tmp1_fu_361_p2 = (tmp_s_fu_321_p2 & tmp8_fu_355_p2);

assign sel_tmp_fu_349_p2 = (icmp_fu_315_p2 ^ 1'd1);

assign tmp8_fu_355_p2 = (tmp_5_fu_327_p2 & sel_tmp_fu_349_p2);

assign tmp_10_fu_465_p2 = (8'd127 - tmp_7_fu_456_p2);

assign tmp_11_fu_471_p3 = ((tmp_6_fu_450_p2[0:0] === 1'b1) ? tmp_7_fu_456_p2 : tmp_8_fu_461_p1);

assign tmp_12_fu_479_p3 = ((tmp_6_fu_450_p2[0:0] === 1'b1) ? tmp_8_fu_461_p1 : tmp_7_fu_456_p2);

assign tmp_13_fu_487_p3 = ((tmp_6_fu_450_p2[0:0] === 1'b1) ? tmp_10_fu_465_p2 : tmp_7_fu_456_p2);

assign tmp_14_fu_495_p2 = (8'd127 - tmp_11_fu_471_p3);

assign tmp_15_fu_501_p1 = tmp_13_fu_487_p3;

assign tmp_16_fu_505_p1 = tmp_12_fu_479_p3;

assign tmp_17_fu_509_p1 = tmp_14_fu_495_p2;

assign tmp_18_fu_513_p2 = loc_V_fu_447_p1 << tmp_15_fu_501_p1;

integer ap_tvar_int_0;

always @ (tmp_18_fu_513_p2) begin
    for (ap_tvar_int_0 = 128 - 1; ap_tvar_int_0 >= 0; ap_tvar_int_0 = ap_tvar_int_0 - 1) begin
        if (ap_tvar_int_0 > 127 - 0) begin
            tmp_19_fu_519_p4[ap_tvar_int_0] = 1'b0;
        end else begin
            tmp_19_fu_519_p4[ap_tvar_int_0] = tmp_18_fu_513_p2[127 - ap_tvar_int_0];
        end
    end
end

assign tmp_1_fu_305_p4 = {{ap_phi_mux_input_param_num_phi_fu_185_p4[31:6]}};

assign tmp_20_fu_529_p3 = ((tmp_6_fu_450_p2[0:0] === 1'b1) ? tmp_19_fu_519_p4 : tmp_18_fu_513_p2);

assign tmp_21_fu_537_p2 = 128'd340282366920938463463374607431768211455 << tmp_16_fu_505_p1;

assign tmp_22_fu_543_p2 = 128'd340282366920938463463374607431768211455 >> tmp_17_fu_509_p1;

assign tmp_23_fu_555_p2 = (p_demorgan_fu_549_p2 ^ 128'd340282366920938463463374607431768211455);

assign tmp_24_fu_561_p2 = (tmp_23_fu_555_p2 & rhs_V_fu_118);

assign tmp_25_fu_567_p2 = (tmp_20_fu_529_p3 & p_demorgan_fu_549_p2);

assign tmp_2_fu_333_p1 = ap_phi_mux_input_param_num_phi_fu_185_p4[7:0];

assign tmp_4_fu_402_p2 = ((reset_cnt_1_fu_396_p2 == 32'd2048) ? 1'b1 : 1'b0);

assign tmp_5_fu_327_p2 = ((ap_phi_mux_input_param_num_phi_fu_185_p4 < 32'd72) ? 1'b1 : 1'b0);

assign tmp_6_fu_450_p2 = ((Lo_assign_fu_434_p3 > Hi_assign_fu_441_p2) ? 1'b1 : 1'b0);

assign tmp_7_fu_456_p2 = idx_reg_697 << 8'd5;

assign tmp_8_fu_461_p1 = Hi_assign_fu_441_p2[7:0];

assign tmp_9_fu_343_p2 = ((ap_phi_mux_input_param_num_phi_fu_185_p4 == 32'd71) ? 1'b1 : 1'b0);

assign tmp_fu_598_p1 = tmp_data_V_1_reg_712[127:0];

assign tmp_s_fu_321_p2 = ((ap_phi_mux_input_param_num_phi_fu_185_p4 > 32'd67) ? 1'b1 : 1'b0);

assign valid_param_4_fu_367_p2 = (tmp_9_fu_343_p2 & sel_tmp1_fu_361_p2);

endmodule //app_aes_start
