<Root>
<Comments>
<c f="1" b="1" e="1"/>
<c f="1" b="2" e="2"/>
<c f="1" b="3" e="3"/>
<c f="1" b="4" e="4"/>
<c f="1" b="5" e="5"/>
<c f="1" b="6" e="6"/>
<c f="1" b="7" e="7"/>
<c f="1" b="8" e="8"/>
<c f="1" b="9" e="9"/>
<c f="1" b="10" e="10"/>
<c f="1" b="11" e="11"/>
<c f="1" b="12" e="12"/>
<c f="1" b="14" e="12"/>
<c f="1" b="37" e="37"/>
<c f="1" b="38" e="37"/>
<c f="1" b="43" e="43"/>
<c f="1" b="44" e="43"/>
<c f="1" b="48" e="48"/>
<c f="1" b="49" e="49"/>
<c f="1" b="50" e="49"/>
<c f="1" b="54" e="54"/>
<c f="1" b="55" e="55"/>
<c f="1" b="56" e="56"/>
<c f="1" b="57" e="57"/>
<c f="1" b="58" e="57"/>
<c f="1" b="74" e="74"/>
<c f="1" b="75" e="75"/>
<c f="1" b="76" e="76"/>
<c f="1" b="77" e="77"/>
<c f="1" b="78" e="77"/>
<c f="1" b="93" e="93"/>
<c f="1" b="95" e="93"/>
<c f="1" b="108" e="108"/>
<c f="1" b="109" e="108"/>
<c f="1" b="192" e="192"/>
<c f="1" b="193" e="193"/>
<c f="1" b="194" e="194"/>
<c f="1" b="195" e="195"/>
<c f="1" b="196" e="195"/>
</Comments>
<Macros>
<m f="1" bl="124" bc="3" el="124" ec="46"/>
<m f="1" bl="133" bc="3" el="133" ec="45"/>
<m f="1" bl="143" bc="3" el="143" ec="44"/>
<m f="1" bl="154" bc="3" el="154" ec="65"/>
<m f="1" bl="165" bc="3" el="165" ec="64"/>
<m f="1" bl="177" bc="3" el="177" ec="63"/>
</Macros>
<Comments>
<c f="1" b="1" e="1"/>
<c f="1" b="2" e="2"/>
<c f="1" b="3" e="3"/>
<c f="1" b="4" e="4"/>
<c f="1" b="5" e="5"/>
<c f="1" b="6" e="6"/>
<c f="1" b="7" e="7"/>
<c f="1" b="8" e="8"/>
<c f="1" b="9" e="9"/>
<c f="1" b="10" e="10"/>
<c f="1" b="11" e="11"/>
<c f="1" b="12" e="12"/>
<c f="1" b="14" e="12"/>
<c f="1" b="37" e="37"/>
<c f="1" b="38" e="37"/>
<c f="1" b="43" e="43"/>
<c f="1" b="44" e="43"/>
<c f="1" b="48" e="48"/>
<c f="1" b="49" e="49"/>
<c f="1" b="50" e="49"/>
<c f="1" b="54" e="54"/>
<c f="1" b="55" e="55"/>
<c f="1" b="56" e="56"/>
<c f="1" b="57" e="57"/>
<c f="1" b="58" e="57"/>
<c f="1" b="74" e="74"/>
<c f="1" b="75" e="75"/>
<c f="1" b="76" e="76"/>
<c f="1" b="77" e="77"/>
<c f="1" b="78" e="77"/>
<c f="1" b="93" e="93"/>
<c f="1" b="95" e="93"/>
<c f="1" b="108" e="108"/>
<c f="1" b="109" e="108"/>
<c f="1" b="192" e="192"/>
<c f="1" b="193" e="193"/>
<c f="1" b="194" e="194"/>
<c f="1" b="195" e="195"/>
<c f="1" b="196" e="195"/>
</Comments>
<Macros>
<m f="1" bl="124" bc="3" el="124" ec="46"/>
<m f="1" bl="133" bc="3" el="133" ec="45"/>
<m f="1" bl="143" bc="3" el="143" ec="44"/>
<m f="1" bl="154" bc="3" el="154" ec="65"/>
<m f="1" bl="165" bc="3" el="165" ec="64"/>
<m f="1" bl="177" bc="3" el="177" ec="63"/>
</Macros>
<Comments>
<c f="2" b="1" e="1"/>
<c f="2" b="2" e="2"/>
<c f="2" b="3" e="3"/>
<c f="2" b="4" e="4"/>
<c f="2" b="5" e="5"/>
<c f="2" b="6" e="6"/>
<c f="2" b="7" e="7"/>
<c f="2" b="8" e="8"/>
<c f="2" b="10" e="8"/>
<c f="2" b="31" e="31"/>
<c f="2" b="32" e="32"/>
<c f="2" b="33" e="32"/>
<c f="2" b="35" e="35"/>
<c f="2" b="36" e="35"/>
<c f="2" b="38" e="38"/>
<c f="2" b="39" e="39"/>
<c f="2" b="40" e="40"/>
<c f="2" b="41" e="41"/>
<c f="2" b="42" e="42"/>
<c f="2" b="43" e="43"/>
<c f="2" b="44" e="43"/>
<c f="2" b="52" e="52"/>
<c f="2" b="53" e="53"/>
<c f="2" b="54" e="53"/>
<c f="2" b="56" e="56"/>
<c f="2" b="57" e="56"/>
<c f="2" b="61" e="61"/>
<c f="2" b="62" e="61"/>
<c f="2" b="66" e="66"/>
<c f="2" b="67" e="66"/>
<c f="2" b="70" e="70"/>
<c f="2" b="72" e="70"/>
<c f="2" b="82" e="82"/>
<c f="2" b="84" e="84"/>
<c f="2" b="85" e="85"/>
<c f="2" b="86" e="85"/>
<c f="2" b="89" e="89"/>
<c f="2" b="90" e="89"/>
</Comments>
<Macros/>
<tun>
<ns name="llvm" id="1cc9faa436bf6a6ffde764a45de14365_544dadc8774ac7e8cdf9804c9bca3e1f" file="2" linestart="15" lineend="82">
<cr namespace="llvm" access="none" kind="class" name="MCAsmBackend" id="1cc9faa436bf6a6ffde764a45de14365_349d511eccf30687ee1a1b76545b88ad" file="2" linestart="17" lineend="17"/>
<cr namespace="llvm" access="none" kind="class" name="MCCodeEmitter" id="1cc9faa436bf6a6ffde764a45de14365_af4399f4437e115c3386bc7c1443e314" file="2" linestart="18" lineend="18"/>
<cr namespace="llvm" access="none" kind="class" name="MCContext" id="1cc9faa436bf6a6ffde764a45de14365_66d5a04d181dc2d379aee3c1da9a8316" file="2" linestart="19" lineend="19"/>
<cr namespace="llvm" access="none" kind="class" name="MCInstrInfo" id="1cc9faa436bf6a6ffde764a45de14365_3154168936e3cc4a9a27a3297d84f582" file="2" linestart="20" lineend="20"/>
<cr namespace="llvm" access="none" kind="class" name="MCObjectWriter" id="1cc9faa436bf6a6ffde764a45de14365_4e073ab275d03ee1a33c7f36dfe72918" file="2" linestart="21" lineend="21"/>
<cr namespace="llvm" access="none" kind="class" name="MCRegisterInfo" id="1cc9faa436bf6a6ffde764a45de14365_7954e37c4b10f3a785d361edefa9f2d1" file="2" linestart="22" lineend="22"/>
<cr namespace="llvm" access="none" kind="class" name="MCSubtargetInfo" id="1cc9faa436bf6a6ffde764a45de14365_85fb6388fd852e64748b49bf30717000" file="2" linestart="23" lineend="23"/>
<cr namespace="llvm" access="none" kind="class" name="StringRef" id="1cc9faa436bf6a6ffde764a45de14365_1025e290e4030296f4991e57e4952f33" file="2" linestart="24" lineend="24"/>
<cr namespace="llvm" access="none" kind="class" name="Target" id="1cc9faa436bf6a6ffde764a45de14365_85d396bdb7770902808a18c6f2b3bb61" file="2" linestart="25" lineend="25"/>
<cr namespace="llvm" access="none" kind="class" name="raw_ostream" id="1cc9faa436bf6a6ffde764a45de14365_a0739cdc4bf02ac0124031b03f4267a6" file="2" linestart="26" lineend="26"/>
<v namespace="llvm" name="TheSystemZTarget" proto="llvm::Target" id="1cc9faa436bf6a6ffde764a45de14365_ae7d752a9ffc80c3717e4e30fbab5cc8" file="2" linestart="28" lineend="28" storage="extern" access2="none">
<rt>
<cr id="1cc9faa436bf6a6ffde764a45de14365_85d396bdb7770902808a18c6f2b3bb61"/>
</rt>
<Stmt>

</Stmt>
</v>
<ns name="SystemZMC" id="1cc9faa436bf6a6ffde764a45de14365_444709ee881d5145871d7b67d920abd1" file="2" linestart="30" lineend="70">
<v namespace="llvm.SystemZMC" name="CallFrameSize" proto="const int64_t" const="true" isLiteral="true" isPrimitive="true" id="1cc9faa436bf6a6ffde764a45de14365_0d8af9d1ee66d54504499314704d1a49" file="2" linestart="33" lineend="33" init="true" access2="none">
<QualType const="true">
<Tdef>
<bt name="long long"/>
</Tdef>
</QualType>
<Stmt>
<n32 lb="33" cb="31">
<n45 lb="33" cb="31">
<flit/>
</n45>
</n32>

</Stmt>
</v>
<v namespace="llvm.SystemZMC" name="CFAOffsetFromInitialSP" proto="const int64_t" const="true" isLiteral="true" isPrimitive="true" id="1cc9faa436bf6a6ffde764a45de14365_5a6e0b7db4745972386b6ac99ec620e4" file="2" linestart="36" lineend="36" init="true" access2="none">
<QualType const="true">
<Tdef>
<bt name="long long"/>
</Tdef>
</QualType>
<Stmt>
<n32 lb="36" cb="40">
<drx lb="36" cb="40" kind="lvalue" id="1cc9faa436bf6a6ffde764a45de14365_0d8af9d1ee66d54504499314704d1a49" nm="CallFrameSize"/>
</n32>

</Stmt>
</v>
<v namespace="llvm.SystemZMC" name="GR32Regs" proto="const unsigned int [16]" isArray="true" isLiteral="true" id="1cc9faa436bf6a6ffde764a45de14365_42cfe0c56d959fbbf3fa6a8f4d3895ae" file="2" linestart="44" lineend="44" storage="extern" access2="none">
<at>
<QualType const="true">
<bt name="unsigned int"/>
</QualType>
</at>
<Stmt>

</Stmt>
</v>
<v namespace="llvm.SystemZMC" name="GRH32Regs" proto="const unsigned int [16]" isArray="true" isLiteral="true" id="1cc9faa436bf6a6ffde764a45de14365_0cb1f572c68838d495e5682ca394e7ba" file="2" linestart="45" lineend="45" storage="extern" access2="none">
<at>
<QualType const="true">
<bt name="unsigned int"/>
</QualType>
</at>
<Stmt>

</Stmt>
</v>
<v namespace="llvm.SystemZMC" name="GR64Regs" proto="const unsigned int [16]" isArray="true" isLiteral="true" id="1cc9faa436bf6a6ffde764a45de14365_afcc9e1fa117870cd25016492b4d579c" file="2" linestart="46" lineend="46" storage="extern" access2="none">
<at>
<QualType const="true">
<bt name="unsigned int"/>
</QualType>
</at>
<Stmt>

</Stmt>
</v>
<v namespace="llvm.SystemZMC" name="GR128Regs" proto="const unsigned int [16]" isArray="true" isLiteral="true" id="1cc9faa436bf6a6ffde764a45de14365_38b46f28d3581e06f9c911a1272092fa" file="2" linestart="47" lineend="47" storage="extern" access2="none">
<at>
<QualType const="true">
<bt name="unsigned int"/>
</QualType>
</at>
<Stmt>

</Stmt>
</v>
<v namespace="llvm.SystemZMC" name="FP32Regs" proto="const unsigned int [16]" isArray="true" isLiteral="true" id="1cc9faa436bf6a6ffde764a45de14365_46d8551038b35f9d2d757171462dcb86" file="2" linestart="48" lineend="48" storage="extern" access2="none">
<at>
<QualType const="true">
<bt name="unsigned int"/>
</QualType>
</at>
<Stmt>

</Stmt>
</v>
<v namespace="llvm.SystemZMC" name="FP64Regs" proto="const unsigned int [16]" isArray="true" isLiteral="true" id="1cc9faa436bf6a6ffde764a45de14365_b81e330c4315f3537d674750787f2c29" file="2" linestart="49" lineend="49" storage="extern" access2="none">
<at>
<QualType const="true">
<bt name="unsigned int"/>
</QualType>
</at>
<Stmt>

</Stmt>
</v>
<v namespace="llvm.SystemZMC" name="FP128Regs" proto="const unsigned int [16]" isArray="true" isLiteral="true" id="1cc9faa436bf6a6ffde764a45de14365_19b8f12079490b62d4753db5dc8804b0" file="2" linestart="50" lineend="50" storage="extern" access2="none">
<at>
<QualType const="true">
<bt name="unsigned int"/>
</QualType>
</at>
<Stmt>

</Stmt>
</v>
<f namespace="llvm.SystemZMC" name="getFirstReg" id="1cc9faa436bf6a6ffde764a45de14365_d02e7e30356dba427a9e8893b3ec0169" file="2" linestart="54" lineend="54" access="none">
<fpt proto="unsigned int">
<bt name="unsigned int"/>
</fpt>
<p name="Reg" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm.SystemZMC" name="getRegAsGR64" id="1cc9faa436bf6a6ffde764a45de14365_9d553ac46912cc2102ea87b4a9d3659b" file="2" linestart="57" lineend="59" access="none" inline="true" hasbody="true" isdef="true">
<fpt proto="unsigned int">
<bt name="unsigned int"/>
</fpt>
<p name="Reg" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="57" cb="44" le="59" ce="1">
<rx lb="58" cb="3" le="58" ce="35" pvirg="true">
<n32 lb="58" cb="10" le="58" ce="35">
<n2 lb="58" cb="10" le="58" ce="35">
<exp pvirg="true"/>
<n32 lb="58" cb="10">
<drx lb="58" cb="10" kind="lvalue" id="1cc9faa436bf6a6ffde764a45de14365_afcc9e1fa117870cd25016492b4d579c" nm="GR64Regs"/>
</n32>
<ce lb="58" cb="19" le="58" ce="34" nbparm="1" id="1cc9faa436bf6a6ffde764a45de14365_d02e7e30356dba427a9e8893b3ec0169">
<exp pvirg="true"/>
<n32 lb="58" cb="19">
<drx lb="58" cb="19" kind="lvalue" id="1cc9faa436bf6a6ffde764a45de14365_d02e7e30356dba427a9e8893b3ec0169" nm="getFirstReg"/>
</n32>
<n32 lb="58" cb="31">
<drx lb="58" cb="31" kind="lvalue" nm="Reg"/>
</n32>
</ce>
</n2>
</n32>
</rx>
</u>

</Stmt>
</f>
<f namespace="llvm.SystemZMC" name="getRegAsGR32" id="1cc9faa436bf6a6ffde764a45de14365_dbb19c8c44ba8ffcaa092896146769ce" file="2" linestart="62" lineend="64" access="none" inline="true" hasbody="true" isdef="true">
<fpt proto="unsigned int">
<bt name="unsigned int"/>
</fpt>
<p name="Reg" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="62" cb="44" le="64" ce="1">
<rx lb="63" cb="3" le="63" ce="35" pvirg="true">
<n32 lb="63" cb="10" le="63" ce="35">
<n2 lb="63" cb="10" le="63" ce="35">
<exp pvirg="true"/>
<n32 lb="63" cb="10">
<drx lb="63" cb="10" kind="lvalue" id="1cc9faa436bf6a6ffde764a45de14365_42cfe0c56d959fbbf3fa6a8f4d3895ae" nm="GR32Regs"/>
</n32>
<ce lb="63" cb="19" le="63" ce="34" nbparm="1" id="1cc9faa436bf6a6ffde764a45de14365_d02e7e30356dba427a9e8893b3ec0169">
<exp pvirg="true"/>
<n32 lb="63" cb="19">
<drx lb="63" cb="19" kind="lvalue" id="1cc9faa436bf6a6ffde764a45de14365_d02e7e30356dba427a9e8893b3ec0169" nm="getFirstReg"/>
</n32>
<n32 lb="63" cb="31">
<drx lb="63" cb="31" kind="lvalue" nm="Reg"/>
</n32>
</ce>
</n2>
</n32>
</rx>
</u>

</Stmt>
</f>
<f namespace="llvm.SystemZMC" name="getRegAsGRH32" id="1cc9faa436bf6a6ffde764a45de14365_c87a30186073f96db2587fbd582a8498" file="2" linestart="67" lineend="69" access="none" inline="true" hasbody="true" isdef="true">
<fpt proto="unsigned int">
<bt name="unsigned int"/>
</fpt>
<p name="Reg" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="67" cb="45" le="69" ce="1">
<rx lb="68" cb="3" le="68" ce="36" pvirg="true">
<n32 lb="68" cb="10" le="68" ce="36">
<n2 lb="68" cb="10" le="68" ce="36">
<exp pvirg="true"/>
<n32 lb="68" cb="10">
<drx lb="68" cb="10" kind="lvalue" id="1cc9faa436bf6a6ffde764a45de14365_0cb1f572c68838d495e5682ca394e7ba" nm="GRH32Regs"/>
</n32>
<ce lb="68" cb="20" le="68" ce="35" nbparm="1" id="1cc9faa436bf6a6ffde764a45de14365_d02e7e30356dba427a9e8893b3ec0169">
<exp pvirg="true"/>
<n32 lb="68" cb="20">
<drx lb="68" cb="20" kind="lvalue" id="1cc9faa436bf6a6ffde764a45de14365_d02e7e30356dba427a9e8893b3ec0169" nm="getFirstReg"/>
</n32>
<n32 lb="68" cb="32">
<drx lb="68" cb="32" kind="lvalue" nm="Reg"/>
</n32>
</ce>
</n2>
</n32>
</rx>
</u>

</Stmt>
</f>
</ns>
<f namespace="llvm" name="createSystemZMCCodeEmitter" id="1cc9faa436bf6a6ffde764a45de14365_5b93725a8333c1509529eb72e2323577" file="2" linestart="72" lineend="75" access="none" hasbody="true">
<fpt proto="llvm::MCCodeEmitter *">
<pt>
<rt>
<cr id="a58073b6dedec8d5532f4b2835be2ded_af4399f4437e115c3386bc7c1443e314"/>
</rt>
</pt>
</fpt>
<p name="MCII" proto="const llvm::MCInstrInfo &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="d6b10d7686695b47468ecfa764698418_3154168936e3cc4a9a27a3297d84f582"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="MRI" proto="const llvm::MCRegisterInfo &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="ae72dec5e45591990dac31159522f29e_7954e37c4b10f3a785d361edefa9f2d1"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="STI" proto="const llvm::MCSubtargetInfo &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="8d3106597c32b172c14281d3ca7a27f5_85fb6388fd852e64748b49bf30717000"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="Ctx" proto="llvm::MCContext &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0521a692a6291d3af05cf9d97c086513_66d5a04d181dc2d379aee3c1da9a8316"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="createSystemZMCAsmBackend" id="1cc9faa436bf6a6ffde764a45de14365_f70ba38e454710afd18bd5b7c4427522" file="2" linestart="77" lineend="79" access="none">
<fpt proto="llvm::MCAsmBackend *">
<pt>
<rt>
<cr id="1cc9faa436bf6a6ffde764a45de14365_349d511eccf30687ee1a1b76545b88ad"/>
</rt>
</pt>
</fpt>
<p name="T" proto="const llvm::Target &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="1cc9faa436bf6a6ffde764a45de14365_85d396bdb7770902808a18c6f2b3bb61"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="MRI" proto="const llvm::MCRegisterInfo &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="ae72dec5e45591990dac31159522f29e_7954e37c4b10f3a785d361edefa9f2d1"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="TT" proto="llvm::StringRef" access2="none">
<rt>
<cr id="6f9d54688deb2fea7e6a760a21186275_1025e290e4030296f4991e57e4952f33"/>
</rt>
<Stmt>

</Stmt>
</p>
<p name="CPU" proto="llvm::StringRef" access2="none">
<rt>
<cr id="6f9d54688deb2fea7e6a760a21186275_1025e290e4030296f4991e57e4952f33"/>
</rt>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="createSystemZObjectWriter" id="1cc9faa436bf6a6ffde764a45de14365_81d0218466199db4fb82b985f77e5293" file="2" linestart="81" lineend="81" access="none">
<fpt proto="llvm::MCObjectWriter *">
<pt>
<rt>
<cr id="d40db948024fca4b42b0715f2a933104_4e073ab275d03ee1a33c7f36dfe72918"/>
</rt>
</pt>
</fpt>
<p name="OS" proto="llvm::raw_ostream &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="9e05b9b4de196b39d65ee2f40ed8c864_a0739cdc4bf02ac0124031b03f4267a6"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="OSABI" proto="uint8_t" isLiteral="true" isPrimitive="true" access2="none">
<Tdef>
<bt name="unsigned char"/>
</Tdef>
<Stmt>

</Stmt>
</p>
</f>
</ns>
<NamedDecl name="&lt;using-directive&gt;" id="dc1c9359583bc70bd8eb5fceebc7cfde_6728b6b0f829183eb7bbd3d3d987c87d" file="1" linestart="21" lineend="21"/>
<ns name="" id="dc1c9359583bc70bd8eb5fceebc7cfde_43bdcff846069eec8f780891b4754c4e" file="1" linestart="25" lineend="93">
<cr namespace="anonymous_namespace{systemzmccodeemitter.cpp}" access="none" depth="1" kind="class" name="SystemZMCCodeEmitter" id="dc1c9359583bc70bd8eb5fceebc7cfde_dd78c255ee7e2505362757e21edb7249" file="1" linestart="26" lineend="92">
<base access="public">
<rt>
<cr id="a58073b6dedec8d5532f4b2835be2ded_af4399f4437e115c3386bc7c1443e314"/>
</rt>
</base>
<cr access="public" kind="class" name="SystemZMCCodeEmitter" id="dc1c9359583bc70bd8eb5fceebc7cfde_cc9fa185e3fd45ec4a468e71be538e4b" file="1" linestart="26" lineend="26"/>
<fl name="MCII" id="dc1c9359583bc70bd8eb5fceebc7cfde_af1a7497c8549b678f1b10000f461501" file="1" linestart="27" lineend="27" isLiteral="true" isRef="true" access="private" proto="const llvm::MCInstrInfo &amp;">
<lrf>
<QualType const="true">
<rt>
<cr id="d6b10d7686695b47468ecfa764698418_3154168936e3cc4a9a27a3297d84f582"/>
</rt>
</QualType>
</lrf>
</fl>
<fl name="Ctx" id="dc1c9359583bc70bd8eb5fceebc7cfde_5a52cc7814d4ba5ae2e52fed0eb65d6f" file="1" linestart="28" lineend="28" isLiteral="true" isRef="true" access="private" proto="llvm::MCContext &amp;">
<lrf>
<rt>
<cr id="0521a692a6291d3af05cf9d97c086513_66d5a04d181dc2d379aee3c1da9a8316"/>
</rt>
</lrf>
</fl>
<Decl access="public"/>
<c name="SystemZMCCodeEmitter" id="dc1c9359583bc70bd8eb5fceebc7cfde_4299d5ede8f49e23b437e4759f06aef4" file="1" linestart="31" lineend="33" access="public" hasbody="true" isdef="true">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="mcii" proto="const llvm::MCInstrInfo &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="d6b10d7686695b47468ecfa764698418_3154168936e3cc4a9a27a3297d84f582"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="ctx" proto="llvm::MCContext &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0521a692a6291d3af05cf9d97c086513_66d5a04d181dc2d379aee3c1da9a8316"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<BaseInit>
<n10 lb="31" cb="3">
<typeptr id="a58073b6dedec8d5532f4b2835be2ded_c04ff4ff14d8fd9d05b9b8ff9aa1046f"/>
<temp/>
</n10>

</BaseInit>
<initlist id="dc1c9359583bc70bd8eb5fceebc7cfde_af1a7497c8549b678f1b10000f461501">
<Stmt>
<drx lb="32" cb="12" kind="lvalue" nm="mcii"/>

</Stmt>
</initlist>
<initlist id="dc1c9359583bc70bd8eb5fceebc7cfde_5a52cc7814d4ba5ae2e52fed0eb65d6f">
<Stmt>
<drx lb="32" cb="23" kind="lvalue" nm="ctx"/>

</Stmt>
</initlist>
<Stmt>
<u lb="32" cb="28" le="33" ce="3"/>

</Stmt>
</c>
<d name="~SystemZMCCodeEmitter" id="dc1c9359583bc70bd8eb5fceebc7cfde_ba9e26cec2a45523df556d952bfab45b" file="1" linestart="35" lineend="35" access="public" hasbody="true" isdef="true">
<fpt proto="void">
<bt name="void"/>
</fpt>
<Stmt>
<u lb="35" cb="27" le="35" ce="28"/>

</Stmt>
</d>
<m name="EncodeInstruction" id="dc1c9359583bc70bd8eb5fceebc7cfde_79658a3e1a46ce2e3500fe4977421759" file="1" linestart="38" lineend="40" access="public" hasbody="true">
<fpt const="true" proto="void">
<bt name="void"/>
</fpt>
<p name="MI" proto="const llvm::MCInst &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="b3d79b6498e401eea6fd4a0a2ff0b44a_4dc08c22fc67fa33e164b3e422ed7a5c"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="OS" proto="llvm::raw_ostream &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="9e05b9b4de196b39d65ee2f40ed8c864_a0739cdc4bf02ac0124031b03f4267a6"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="Fixups" proto="SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<tss>
<templatebase id="96ed60b524dd53b8d6b92c178537632e_de149a278b9bdd7657798d3ddb9a06b4"/>
<template_arguments>
<rt>
<cr id="276500ab2a3064a3cdd4ecc61ff8456d_c336ef6dbf69dda20cb52e3c82e226b4"/>
</rt>
</template_arguments>
</tss>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="STI" proto="const llvm::MCSubtargetInfo &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="8d3106597c32b172c14281d3ca7a27f5_85fb6388fd852e64748b49bf30717000"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<Decl access="private"/>
<m name="getBinaryCodeForInstr" id="dc1c9359583bc70bd8eb5fceebc7cfde_e8b32c5a3b60205b8e1876b133cf53ab" file="1" linestart="44" lineend="46" access="private">
<fpt const="true" proto="uint64_t">
<Tdef>
<bt name="unsigned long long"/>
</Tdef>
</fpt>
<p name="MI" proto="const llvm::MCInst &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="b3d79b6498e401eea6fd4a0a2ff0b44a_4dc08c22fc67fa33e164b3e422ed7a5c"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="Fixups" proto="SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<tss>
<templatebase id="96ed60b524dd53b8d6b92c178537632e_de149a278b9bdd7657798d3ddb9a06b4"/>
<template_arguments>
<rt>
<cr id="276500ab2a3064a3cdd4ecc61ff8456d_c336ef6dbf69dda20cb52e3c82e226b4"/>
</rt>
</template_arguments>
</tss>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="STI" proto="const llvm::MCSubtargetInfo &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="8d3106597c32b172c14281d3ca7a27f5_85fb6388fd852e64748b49bf30717000"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<m name="getMachineOpValue" id="dc1c9359583bc70bd8eb5fceebc7cfde_997a8dcb8c64488c3086c3df7e00b3bf" file="1" linestart="50" lineend="52" access="private" hasbody="true">
<fpt const="true" proto="uint64_t">
<Tdef>
<bt name="unsigned long long"/>
</Tdef>
</fpt>
<p name="MI" proto="const llvm::MCInst &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="b3d79b6498e401eea6fd4a0a2ff0b44a_4dc08c22fc67fa33e164b3e422ed7a5c"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="MO" proto="const llvm::MCOperand &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="b3d79b6498e401eea6fd4a0a2ff0b44a_195f5572e3b72b3c4d42c040910ec05d"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="Fixups" proto="SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<tss>
<templatebase id="96ed60b524dd53b8d6b92c178537632e_de149a278b9bdd7657798d3ddb9a06b4"/>
<template_arguments>
<rt>
<cr id="276500ab2a3064a3cdd4ecc61ff8456d_c336ef6dbf69dda20cb52e3c82e226b4"/>
</rt>
</template_arguments>
</tss>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="STI" proto="const llvm::MCSubtargetInfo &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="8d3106597c32b172c14281d3ca7a27f5_85fb6388fd852e64748b49bf30717000"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<m name="getBDAddr12Encoding" id="dc1c9359583bc70bd8eb5fceebc7cfde_e6b695c3d9c41e6d0a81293ace9973ca" file="1" linestart="58" lineend="60" access="private" hasbody="true">
<fpt const="true" proto="uint64_t">
<Tdef>
<bt name="unsigned long long"/>
</Tdef>
</fpt>
<p name="MI" proto="const llvm::MCInst &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="b3d79b6498e401eea6fd4a0a2ff0b44a_4dc08c22fc67fa33e164b3e422ed7a5c"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="OpNum" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="Fixups" proto="SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<tss>
<templatebase id="96ed60b524dd53b8d6b92c178537632e_de149a278b9bdd7657798d3ddb9a06b4"/>
<template_arguments>
<rt>
<cr id="276500ab2a3064a3cdd4ecc61ff8456d_c336ef6dbf69dda20cb52e3c82e226b4"/>
</rt>
</template_arguments>
</tss>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="STI" proto="const llvm::MCSubtargetInfo &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="8d3106597c32b172c14281d3ca7a27f5_85fb6388fd852e64748b49bf30717000"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<m name="getBDAddr20Encoding" id="dc1c9359583bc70bd8eb5fceebc7cfde_30f299b8e4881a3c5fd7af3121bc3947" file="1" linestart="61" lineend="63" access="private" hasbody="true">
<fpt const="true" proto="uint64_t">
<Tdef>
<bt name="unsigned long long"/>
</Tdef>
</fpt>
<p name="MI" proto="const llvm::MCInst &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="b3d79b6498e401eea6fd4a0a2ff0b44a_4dc08c22fc67fa33e164b3e422ed7a5c"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="OpNum" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="Fixups" proto="SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<tss>
<templatebase id="96ed60b524dd53b8d6b92c178537632e_de149a278b9bdd7657798d3ddb9a06b4"/>
<template_arguments>
<rt>
<cr id="276500ab2a3064a3cdd4ecc61ff8456d_c336ef6dbf69dda20cb52e3c82e226b4"/>
</rt>
</template_arguments>
</tss>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="STI" proto="const llvm::MCSubtargetInfo &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="8d3106597c32b172c14281d3ca7a27f5_85fb6388fd852e64748b49bf30717000"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<m name="getBDXAddr12Encoding" id="dc1c9359583bc70bd8eb5fceebc7cfde_41095b91e2ca01487ed748bc7211708e" file="1" linestart="64" lineend="66" access="private" hasbody="true">
<fpt const="true" proto="uint64_t">
<Tdef>
<bt name="unsigned long long"/>
</Tdef>
</fpt>
<p name="MI" proto="const llvm::MCInst &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="b3d79b6498e401eea6fd4a0a2ff0b44a_4dc08c22fc67fa33e164b3e422ed7a5c"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="OpNum" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="Fixups" proto="SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<tss>
<templatebase id="96ed60b524dd53b8d6b92c178537632e_de149a278b9bdd7657798d3ddb9a06b4"/>
<template_arguments>
<rt>
<cr id="276500ab2a3064a3cdd4ecc61ff8456d_c336ef6dbf69dda20cb52e3c82e226b4"/>
</rt>
</template_arguments>
</tss>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="STI" proto="const llvm::MCSubtargetInfo &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="8d3106597c32b172c14281d3ca7a27f5_85fb6388fd852e64748b49bf30717000"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<m name="getBDXAddr20Encoding" id="dc1c9359583bc70bd8eb5fceebc7cfde_b2e805d0c70cfc683350273c6c1d98e6" file="1" linestart="67" lineend="69" access="private" hasbody="true">
<fpt const="true" proto="uint64_t">
<Tdef>
<bt name="unsigned long long"/>
</Tdef>
</fpt>
<p name="MI" proto="const llvm::MCInst &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="b3d79b6498e401eea6fd4a0a2ff0b44a_4dc08c22fc67fa33e164b3e422ed7a5c"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="OpNum" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="Fixups" proto="SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<tss>
<templatebase id="96ed60b524dd53b8d6b92c178537632e_de149a278b9bdd7657798d3ddb9a06b4"/>
<template_arguments>
<rt>
<cr id="276500ab2a3064a3cdd4ecc61ff8456d_c336ef6dbf69dda20cb52e3c82e226b4"/>
</rt>
</template_arguments>
</tss>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="STI" proto="const llvm::MCSubtargetInfo &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="8d3106597c32b172c14281d3ca7a27f5_85fb6388fd852e64748b49bf30717000"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<m name="getBDLAddr12Len8Encoding" id="dc1c9359583bc70bd8eb5fceebc7cfde_7a18886f18276fd2aecd6cb5969d4365" file="1" linestart="70" lineend="72" access="private" hasbody="true">
<fpt const="true" proto="uint64_t">
<Tdef>
<bt name="unsigned long long"/>
</Tdef>
</fpt>
<p name="MI" proto="const llvm::MCInst &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="b3d79b6498e401eea6fd4a0a2ff0b44a_4dc08c22fc67fa33e164b3e422ed7a5c"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="OpNum" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="Fixups" proto="SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<tss>
<templatebase id="96ed60b524dd53b8d6b92c178537632e_de149a278b9bdd7657798d3ddb9a06b4"/>
<template_arguments>
<rt>
<cr id="276500ab2a3064a3cdd4ecc61ff8456d_c336ef6dbf69dda20cb52e3c82e226b4"/>
</rt>
</template_arguments>
</tss>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="STI" proto="const llvm::MCSubtargetInfo &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="8d3106597c32b172c14281d3ca7a27f5_85fb6388fd852e64748b49bf30717000"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<m name="getPCRelEncoding" id="dc1c9359583bc70bd8eb5fceebc7cfde_4f6104e2668a5a9410560cd01413c769" file="1" linestart="78" lineend="80" access="private" hasbody="true">
<fpt const="true" proto="uint64_t">
<Tdef>
<bt name="unsigned long long"/>
</Tdef>
</fpt>
<p name="MI" proto="const llvm::MCInst &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="b3d79b6498e401eea6fd4a0a2ff0b44a_4dc08c22fc67fa33e164b3e422ed7a5c"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="OpNum" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="Fixups" proto="SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<tss>
<templatebase id="96ed60b524dd53b8d6b92c178537632e_de149a278b9bdd7657798d3ddb9a06b4"/>
<template_arguments>
<rt>
<cr id="276500ab2a3064a3cdd4ecc61ff8456d_c336ef6dbf69dda20cb52e3c82e226b4"/>
</rt>
</template_arguments>
</tss>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="Kind" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="Offset" proto="int64_t" isLiteral="true" isPrimitive="true" access2="none">
<Tdef>
<bt name="long long"/>
</Tdef>
<Stmt>

</Stmt>
</p>
</m>
<m name="getPC16DBLEncoding" id="dc1c9359583bc70bd8eb5fceebc7cfde_f670c3dc21221c8534fb60a201b5a7b5" file="1" linestart="82" lineend="86" access="private" hasbody="true" isdef="true">
<fpt const="true" proto="uint64_t">
<Tdef>
<bt name="unsigned long long"/>
</Tdef>
</fpt>
<p name="MI" proto="const llvm::MCInst &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="b3d79b6498e401eea6fd4a0a2ff0b44a_4dc08c22fc67fa33e164b3e422ed7a5c"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="OpNum" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="Fixups" proto="SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<tss>
<templatebase id="96ed60b524dd53b8d6b92c178537632e_de149a278b9bdd7657798d3ddb9a06b4"/>
<template_arguments>
<rt>
<cr id="276500ab2a3064a3cdd4ecc61ff8456d_c336ef6dbf69dda20cb52e3c82e226b4"/>
</rt>
</template_arguments>
</tss>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="STI" proto="const llvm::MCSubtargetInfo &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="8d3106597c32b172c14281d3ca7a27f5_85fb6388fd852e64748b49bf30717000"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="84" cb="65" le="86" ce="3">
<rx lb="85" cb="5" le="85" ce="74" pvirg="true">
<mce lb="85" cb="12" le="85" ce="74" nbparm="5" id="dc1c9359583bc70bd8eb5fceebc7cfde_4f6104e2668a5a9410560cd01413c769">
<exp pvirg="true"/>
<mex lb="85" cb="12" id="dc1c9359583bc70bd8eb5fceebc7cfde_4f6104e2668a5a9410560cd01413c769" nm="getPCRelEncoding" arrow="1">
<n19 lb="85" cb="12"/>
</mex>
<drx lb="85" cb="29" kind="lvalue" nm="MI"/>
<n32 lb="85" cb="33">
<drx lb="85" cb="33" kind="lvalue" nm="OpNum"/>
</n32>
<drx lb="85" cb="40" kind="lvalue" nm="Fixups"/>
<n32 lb="85" cb="48" le="85" ce="57">
<drx lb="85" cb="48" le="85" ce="57" id="f09ba1ff3110b09de4e4890b8f437945_b5bbfcc1737e6a35cc44fb3be151e674" nm="FK_390_PC16DBL"/>
</n32>
<n32 lb="85" cb="73">
<n45 lb="85" cb="73">
<flit/>
</n45>
</n32>
</mce>
</rx>
</u>

</Stmt>
</m>
<m name="getPC32DBLEncoding" id="dc1c9359583bc70bd8eb5fceebc7cfde_4e4c4e170cec2e5842243befba841d52" file="1" linestart="87" lineend="91" access="private" hasbody="true" isdef="true">
<fpt const="true" proto="uint64_t">
<Tdef>
<bt name="unsigned long long"/>
</Tdef>
</fpt>
<p name="MI" proto="const llvm::MCInst &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="b3d79b6498e401eea6fd4a0a2ff0b44a_4dc08c22fc67fa33e164b3e422ed7a5c"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="OpNum" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="Fixups" proto="SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<tss>
<templatebase id="96ed60b524dd53b8d6b92c178537632e_de149a278b9bdd7657798d3ddb9a06b4"/>
<template_arguments>
<rt>
<cr id="276500ab2a3064a3cdd4ecc61ff8456d_c336ef6dbf69dda20cb52e3c82e226b4"/>
</rt>
</template_arguments>
</tss>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="STI" proto="const llvm::MCSubtargetInfo &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="8d3106597c32b172c14281d3ca7a27f5_85fb6388fd852e64748b49bf30717000"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="89" cb="65" le="91" ce="3">
<rx lb="90" cb="5" le="90" ce="74" pvirg="true">
<mce lb="90" cb="12" le="90" ce="74" nbparm="5" id="dc1c9359583bc70bd8eb5fceebc7cfde_4f6104e2668a5a9410560cd01413c769">
<exp pvirg="true"/>
<mex lb="90" cb="12" id="dc1c9359583bc70bd8eb5fceebc7cfde_4f6104e2668a5a9410560cd01413c769" nm="getPCRelEncoding" arrow="1">
<n19 lb="90" cb="12"/>
</mex>
<drx lb="90" cb="29" kind="lvalue" nm="MI"/>
<n32 lb="90" cb="33">
<drx lb="90" cb="33" kind="lvalue" nm="OpNum"/>
</n32>
<drx lb="90" cb="40" kind="lvalue" nm="Fixups"/>
<n32 lb="90" cb="48" le="90" ce="57">
<drx lb="90" cb="48" le="90" ce="57" id="f09ba1ff3110b09de4e4890b8f437945_df19d34e8a6bc9c8ccb32bc1787a359c" nm="FK_390_PC32DBL"/>
</n32>
<n32 lb="90" cb="73">
<n45 lb="90" cb="73">
<flit/>
</n45>
</n32>
</mce>
</rx>
</u>

</Stmt>
</m>
<m name="operator=" id="dc1c9359583bc70bd8eb5fceebc7cfde_6a8cd71859c0b8456f2be40b1e71a060" file="1" linestart="26" implicit="true" operator="true" access="public" inline="true" isdef="true">
<fpt proto="&lt;anonymous&gt;::SystemZMCCodeEmitter &amp;">
<lrf>
<rt>
<cr id="dc1c9359583bc70bd8eb5fceebc7cfde_dd78c255ee7e2505362757e21edb7249"/>
</rt>
</lrf>
</fpt>
<p name="" proto="const &lt;anonymous&gt;::SystemZMCCodeEmitter &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="dc1c9359583bc70bd8eb5fceebc7cfde_dd78c255ee7e2505362757e21edb7249"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<c name="SystemZMCCodeEmitter" id="dc1c9359583bc70bd8eb5fceebc7cfde_0007d4d67435d3ee2cde11314a9307e6" file="1" linestart="26" lineend="26" copyconst="true" implicit="true" access="public" inline="true" isdef="true">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="const &lt;anonymous&gt;::SystemZMCCodeEmitter &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="dc1c9359583bc70bd8eb5fceebc7cfde_dd78c255ee7e2505362757e21edb7249"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
</c>
</cr>
</ns>
<f namespace="llvm" name="createSystemZMCCodeEmitter" id="dc1c9359583bc70bd8eb5fceebc7cfde_5b93725a8333c1509529eb72e2323577" file="1" linestart="95" lineend="100" previous="1cc9faa436bf6a6ffde764a45de14365_5b93725a8333c1509529eb72e2323577" access="none" hasbody="true" isdef="true">
<fpt proto="llvm::MCCodeEmitter *">
<pt>
<rt>
<cr id="a58073b6dedec8d5532f4b2835be2ded_af4399f4437e115c3386bc7c1443e314"/>
</rt>
</pt>
</fpt>
<p name="MCII" proto="const llvm::MCInstrInfo &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="d6b10d7686695b47468ecfa764698418_3154168936e3cc4a9a27a3297d84f582"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="MRI" proto="const llvm::MCRegisterInfo &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="ae72dec5e45591990dac31159522f29e_7954e37c4b10f3a785d361edefa9f2d1"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="MCSTI" proto="const llvm::MCSubtargetInfo &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="8d3106597c32b172c14281d3ca7a27f5_85fb6388fd852e64748b49bf30717000"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="Ctx" proto="llvm::MCContext &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0521a692a6291d3af05cf9d97c086513_66d5a04d181dc2d379aee3c1da9a8316"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="98" cb="65" le="100" ce="1">
<rx lb="99" cb="3" le="99" ce="44" pvirg="true">
<n32 lb="99" cb="10" le="99" ce="44">
<new lb="99" cb="10" le="99" ce="44">
<typeptr id="dc1c9359583bc70bd8eb5fceebc7cfde_4299d5ede8f49e23b437e4759f06aef4"/>
<exp pvirg="true"/>
<n10 lb="99" cb="14" le="99" ce="44">
<typeptr id="dc1c9359583bc70bd8eb5fceebc7cfde_4299d5ede8f49e23b437e4759f06aef4"/>
<temp/>
<drx lb="99" cb="35" kind="lvalue" nm="MCII"/>
<drx lb="99" cb="41" kind="lvalue" nm="Ctx"/>
</n10>
</new>
</n32>
</rx>
</u>

</Stmt>
</f>
<m name="EncodeInstruction" id="dc1c9359583bc70bd8eb5fceebc7cfde_79658a3e1a46ce2e3500fe4977421759" file="1" linestart="102" lineend="114" previous="dc1c9359583bc70bd8eb5fceebc7cfde_79658a3e1a46ce2e3500fe4977421759" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="void">
<bt name="void"/>
</fpt>
<p name="MI" proto="const llvm::MCInst &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="b3d79b6498e401eea6fd4a0a2ff0b44a_4dc08c22fc67fa33e164b3e422ed7a5c"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="OS" proto="llvm::raw_ostream &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="9e05b9b4de196b39d65ee2f40ed8c864_a0739cdc4bf02ac0124031b03f4267a6"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="Fixups" proto="SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<tss>
<templatebase id="96ed60b524dd53b8d6b92c178537632e_de149a278b9bdd7657798d3ddb9a06b4"/>
<template_arguments>
<rt>
<cr id="276500ab2a3064a3cdd4ecc61ff8456d_c336ef6dbf69dda20cb52e3c82e226b4"/>
</rt>
</template_arguments>
</tss>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="STI" proto="const llvm::MCSubtargetInfo &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="8d3106597c32b172c14281d3ca7a27f5_85fb6388fd852e64748b49bf30717000"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="105" cb="53" le="114" ce="1">
<dst lb="106" cb="3" le="106" ce="57">
<exp pvirg="true"/>
<Var nm="Bits" value="true">
<Tdef>
<bt name="unsigned long long"/>
</Tdef>
<mce lb="106" cb="19" le="106" ce="56" nbparm="3" id="dc1c9359583bc70bd8eb5fceebc7cfde_e8b32c5a3b60205b8e1876b133cf53ab">
<exp pvirg="true"/>
<mex lb="106" cb="19" id="dc1c9359583bc70bd8eb5fceebc7cfde_e8b32c5a3b60205b8e1876b133cf53ab" nm="getBinaryCodeForInstr" arrow="1">
<n19 lb="106" cb="19"/>
</mex>
<drx lb="106" cb="41" kind="lvalue" nm="MI"/>
<drx lb="106" cb="45" kind="lvalue" nm="Fixups"/>
<drx lb="106" cb="53" kind="lvalue" nm="STI"/>
</mce>
</Var>
</dst>
<dst lb="107" cb="3" le="107" ce="53">
<exp pvirg="true"/>
<Var nm="Size" value="true">
<bt name="unsigned int"/>
<mce lb="107" cb="19" le="107" ce="52" nbparm="0" id="4a2ff077d443c99e1182a35779fbc93e_9c6310ebb01059a784e1b80fd881e1e5">
<exp pvirg="true"/>
<mex lb="107" cb="19" le="107" ce="44" id="4a2ff077d443c99e1182a35779fbc93e_9c6310ebb01059a784e1b80fd881e1e5" nm="getSize" point="1">
<mce lb="107" cb="19" le="107" ce="42" nbparm="1" id="d6b10d7686695b47468ecfa764698418_f16ad2550ea4301bba74685952220223">
<exp pvirg="true"/>
<mex lb="107" cb="19" le="107" ce="24" id="d6b10d7686695b47468ecfa764698418_f16ad2550ea4301bba74685952220223" nm="get" point="1">
<mex lb="107" cb="19" kind="lvalue" id="dc1c9359583bc70bd8eb5fceebc7cfde_af1a7497c8549b678f1b10000f461501" nm="MCII" arrow="1">
<n19 lb="107" cb="19"/>
</mex>
</mex>
<mce lb="107" cb="28" le="107" ce="41" nbparm="0" id="b3d79b6498e401eea6fd4a0a2ff0b44a_46b3bb981e3eac72bf4a064f46183045">
<exp pvirg="true"/>
<mex lb="107" cb="28" le="107" ce="31" id="b3d79b6498e401eea6fd4a0a2ff0b44a_46b3bb981e3eac72bf4a064f46183045" nm="getOpcode" point="1">
<drx lb="107" cb="28" kind="lvalue" nm="MI"/>
</mex>
</mce>
</mce>
</mex>
</mce>
</Var>
</dst>
<dst lb="109" cb="3" le="109" ce="39">
<exp pvirg="true"/>
<Var nm="ShiftValue" value="true">
<bt name="unsigned int"/>
<xop lb="109" cb="25" le="109" ce="38" kind="-">
<n46 lb="109" cb="25" le="109" ce="34">
<exp pvirg="true"/>
<xop lb="109" cb="26" le="109" ce="33" kind="*">
<n32 lb="109" cb="26">
<drx lb="109" cb="26" kind="lvalue" nm="Size"/>
</n32>
<n32 lb="109" cb="33">
<n45 lb="109" cb="33">
<flit/>
</n45>
</n32>
</xop>
</n46>
<n32 lb="109" cb="38">
<n45 lb="109" cb="38"/>
</n32>
</xop>
</Var>
</dst>
<fx lb="110" cb="3" le="113" ce="3">
<dst lb="110" cb="8" le="110" ce="22">
<exp pvirg="true"/>
<Var nm="I" value="true">
<bt name="unsigned int"/>
<n32 lb="110" cb="21">
<n45 lb="110" cb="21">
<flit/>
</n45>
</n32>
</Var>
</dst>
<xop lb="110" cb="24" le="110" ce="29" kind="!=">
<n32 lb="110" cb="24">
<drx lb="110" cb="24" kind="lvalue" nm="I"/>
</n32>
<n32 lb="110" cb="29">
<drx lb="110" cb="29" kind="lvalue" nm="Size"/>
</n32>
</xop>
<uo lb="110" cb="35" le="110" ce="37" kind="++">
<drx lb="110" cb="37" kind="lvalue" nm="I"/>
</uo>
<u lb="110" cb="40" le="113" ce="3">
<ocx lb="111" cb="5" le="111" ce="37" nbparm="2" id="9e05b9b4de196b39d65ee2f40ed8c864_b076caac65d9903d72ce44efc76793d4">
<exp pvirg="true"/>
<n32 lb="111" cb="8">
<drx lb="111" cb="8" kind="lvalue" id="9e05b9b4de196b39d65ee2f40ed8c864_b076caac65d9903d72ce44efc76793d4" nm="operator&lt;&lt;"/>
</n32>
<drx lb="111" cb="5" kind="lvalue" nm="OS"/>
<n26 lb="111" cb="11" le="111" ce="37">
<n32 lb="111" cb="19" le="111" ce="27">
<xop lb="111" cb="19" le="111" ce="27" kind="&gt;&gt;">
<n32 lb="111" cb="19">
<drx lb="111" cb="19" kind="lvalue" nm="Bits"/>
</n32>
<n32 lb="111" cb="27">
<drx lb="111" cb="27" kind="lvalue" nm="ShiftValue"/>
</n32>
</xop>
</n32>
</n26>
</ocx>
<cao lb="112" cb="5" le="112" ce="19" kind="-=">
<drx lb="112" cb="5" kind="lvalue" nm="ShiftValue"/>
<n32 lb="112" cb="19">
<n45 lb="112" cb="19"/>
</n32>
</cao>
</u>
</fx>
</u>

</Stmt>
</m>
<m name="getMachineOpValue" id="dc1c9359583bc70bd8eb5fceebc7cfde_997a8dcb8c64488c3086c3df7e00b3bf" file="1" linestart="116" lineend="125" previous="dc1c9359583bc70bd8eb5fceebc7cfde_997a8dcb8c64488c3086c3df7e00b3bf" access="private" hasbody="true" isdef="true">
<fpt const="true" proto="uint64_t">
<Tdef>
<bt name="unsigned long long"/>
</Tdef>
</fpt>
<p name="MI" proto="const llvm::MCInst &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="b3d79b6498e401eea6fd4a0a2ff0b44a_4dc08c22fc67fa33e164b3e422ed7a5c"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="MO" proto="const llvm::MCOperand &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="b3d79b6498e401eea6fd4a0a2ff0b44a_195f5572e3b72b3c4d42c040910ec05d"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="Fixups" proto="SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<tss>
<templatebase id="96ed60b524dd53b8d6b92c178537632e_de149a278b9bdd7657798d3ddb9a06b4"/>
<template_arguments>
<rt>
<cr id="276500ab2a3064a3cdd4ecc61ff8456d_c336ef6dbf69dda20cb52e3c82e226b4"/>
</rt>
</template_arguments>
</tss>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="STI" proto="const llvm::MCSubtargetInfo &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="8d3106597c32b172c14281d3ca7a27f5_85fb6388fd852e64748b49bf30717000"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="119" cb="53" le="125" ce="1">
<if lb="120" cb="3" le="121" ce="63">
<mce lb="120" cb="7" le="120" ce="16" nbparm="0" id="b3d79b6498e401eea6fd4a0a2ff0b44a_070c331d3a2d51858eb0f310526b8802">
<exp pvirg="true"/>
<mex lb="120" cb="7" le="120" ce="10" id="b3d79b6498e401eea6fd4a0a2ff0b44a_070c331d3a2d51858eb0f310526b8802" nm="isReg" point="1">
<drx lb="120" cb="7" kind="lvalue" nm="MO"/>
</mex>
</mce>
<rx lb="121" cb="5" le="121" ce="63" pvirg="true">
<n32 lb="121" cb="12" le="121" ce="63">
<mce lb="121" cb="12" le="121" ce="63" nbparm="1" id="ae72dec5e45591990dac31159522f29e_fd26dcca2d5c11590d566f3619dee5a5">
<exp pvirg="true"/>
<mex lb="121" cb="12" le="121" ce="35" id="ae72dec5e45591990dac31159522f29e_fd26dcca2d5c11590d566f3619dee5a5" nm="getEncodingValue" arrow="1">
<mce lb="121" cb="12" le="121" ce="32" nbparm="0" id="0521a692a6291d3af05cf9d97c086513_b381074f9ecfa44cf406df21544f248a">
<exp pvirg="true"/>
<mex lb="121" cb="12" le="121" ce="16" id="0521a692a6291d3af05cf9d97c086513_b381074f9ecfa44cf406df21544f248a" nm="getRegisterInfo" point="1">
<n32 lb="121" cb="12">
<mex lb="121" cb="12" kind="lvalue" id="dc1c9359583bc70bd8eb5fceebc7cfde_5a52cc7814d4ba5ae2e52fed0eb65d6f" nm="Ctx" arrow="1">
<n19 lb="121" cb="12"/>
</mex>
</n32>
</mex>
</mce>
</mex>
<mce lb="121" cb="52" le="121" ce="62" nbparm="0" id="b3d79b6498e401eea6fd4a0a2ff0b44a_3942ef10ecfc7acb1f17d6ecc32d4acd">
<exp pvirg="true"/>
<mex lb="121" cb="52" le="121" ce="55" id="b3d79b6498e401eea6fd4a0a2ff0b44a_3942ef10ecfc7acb1f17d6ecc32d4acd" nm="getReg" point="1">
<drx lb="121" cb="52" kind="lvalue" nm="MO"/>
</mex>
</mce>
</mce>
</n32>
</rx>
</if>
<if lb="122" cb="3" le="123" ce="45">
<mce lb="122" cb="7" le="122" ce="16" nbparm="0" id="b3d79b6498e401eea6fd4a0a2ff0b44a_6275f6b2bb230804126ecbd146f94e9d">
<exp pvirg="true"/>
<mex lb="122" cb="7" le="122" ce="10" id="b3d79b6498e401eea6fd4a0a2ff0b44a_6275f6b2bb230804126ecbd146f94e9d" nm="isImm" point="1">
<drx lb="122" cb="7" kind="lvalue" nm="MO"/>
</mex>
</mce>
<rx lb="123" cb="5" le="123" ce="45" pvirg="true">
<scast lb="123" cb="12" le="123" ce="45">
<cast cast="NoOp">
<Tdef>
<bt name="unsigned long long"/>
</Tdef>
</cast>
<n32 lb="123" cb="34" le="123" ce="44">
<mce lb="123" cb="34" le="123" ce="44" nbparm="0" id="b3d79b6498e401eea6fd4a0a2ff0b44a_4e98cb8792c17589aa16b1ead6130ad3">
<exp pvirg="true"/>
<mex lb="123" cb="34" le="123" ce="37" id="b3d79b6498e401eea6fd4a0a2ff0b44a_4e98cb8792c17589aa16b1ead6130ad3" nm="getImm" point="1">
<drx lb="123" cb="34" kind="lvalue" nm="MO"/>
</mex>
</mce>
</n32>
</scast>
</rx>
</if>
<ce lb="124" cb="3" le="124" ce="3" nbparm="3" id="4490f7744b0eb140a59a313798e92590_041af46f83dd11078969ec645bc14a67">
<exp pvirg="true"/>
<n32 lb="124" cb="3" le="124" ce="3">
<drx lb="124" cb="3" le="124" ce="3" kind="lvalue" id="4490f7744b0eb140a59a313798e92590_041af46f83dd11078969ec645bc14a67" nm="llvm_unreachable_internal"/>
</n32>
<n32 lb="124" cb="3">
<n52 lb="124" cb="3">
<slit/>
</n52>
</n32>
<n32 lb="124" cb="3">
<n52 lb="124" cb="3">
<slit/>
</n52>
</n32>
<n32 lb="124" cb="3">
<n45 lb="124" cb="3">
<flit/>
</n45>
</n32>
</ce>
</u>

</Stmt>
</m>
<m name="getBDAddr12Encoding" id="dc1c9359583bc70bd8eb5fceebc7cfde_e6b695c3d9c41e6d0a81293ace9973ca" file="1" linestart="127" lineend="135" previous="dc1c9359583bc70bd8eb5fceebc7cfde_e6b695c3d9c41e6d0a81293ace9973ca" access="private" hasbody="true" isdef="true">
<fpt const="true" proto="uint64_t">
<Tdef>
<bt name="unsigned long long"/>
</Tdef>
</fpt>
<p name="MI" proto="const llvm::MCInst &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="b3d79b6498e401eea6fd4a0a2ff0b44a_4dc08c22fc67fa33e164b3e422ed7a5c"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="OpNum" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="Fixups" proto="SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<tss>
<templatebase id="96ed60b524dd53b8d6b92c178537632e_de149a278b9bdd7657798d3ddb9a06b4"/>
<template_arguments>
<rt>
<cr id="276500ab2a3064a3cdd4ecc61ff8456d_c336ef6dbf69dda20cb52e3c82e226b4"/>
</rt>
</template_arguments>
</tss>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="STI" proto="const llvm::MCSubtargetInfo &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="8d3106597c32b172c14281d3ca7a27f5_85fb6388fd852e64748b49bf30717000"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="130" cb="55" le="135" ce="1">
<dst lb="131" cb="3" le="131" ce="75">
<exp pvirg="true"/>
<Var nm="Base" value="true">
<Tdef>
<bt name="unsigned long long"/>
</Tdef>
<mce lb="131" cb="19" le="131" ce="74" nbparm="4" id="dc1c9359583bc70bd8eb5fceebc7cfde_997a8dcb8c64488c3086c3df7e00b3bf">
<exp pvirg="true"/>
<mex lb="131" cb="19" id="dc1c9359583bc70bd8eb5fceebc7cfde_997a8dcb8c64488c3086c3df7e00b3bf" nm="getMachineOpValue" arrow="1">
<n19 lb="131" cb="19"/>
</mex>
<drx lb="131" cb="37" kind="lvalue" nm="MI"/>
<mce lb="131" cb="41" le="131" ce="60" nbparm="1" id="b3d79b6498e401eea6fd4a0a2ff0b44a_4d6b301cee4a6f23230f1c7d167a28d3">
<exp pvirg="true"/>
<mex lb="131" cb="41" le="131" ce="44" id="b3d79b6498e401eea6fd4a0a2ff0b44a_4d6b301cee4a6f23230f1c7d167a28d3" nm="getOperand" point="1">
<drx lb="131" cb="41" kind="lvalue" nm="MI"/>
</mex>
<n32 lb="131" cb="55">
<drx lb="131" cb="55" kind="lvalue" nm="OpNum"/>
</n32>
</mce>
<drx lb="131" cb="63" kind="lvalue" nm="Fixups"/>
<drx lb="131" cb="71" kind="lvalue" nm="STI"/>
</mce>
</Var>
</dst>
<dst lb="132" cb="3" le="132" ce="79">
<exp pvirg="true"/>
<Var nm="Disp" value="true">
<Tdef>
<bt name="unsigned long long"/>
</Tdef>
<mce lb="132" cb="19" le="132" ce="78" nbparm="4" id="dc1c9359583bc70bd8eb5fceebc7cfde_997a8dcb8c64488c3086c3df7e00b3bf">
<exp pvirg="true"/>
<mex lb="132" cb="19" id="dc1c9359583bc70bd8eb5fceebc7cfde_997a8dcb8c64488c3086c3df7e00b3bf" nm="getMachineOpValue" arrow="1">
<n19 lb="132" cb="19"/>
</mex>
<drx lb="132" cb="37" kind="lvalue" nm="MI"/>
<mce lb="132" cb="41" le="132" ce="64" nbparm="1" id="b3d79b6498e401eea6fd4a0a2ff0b44a_4d6b301cee4a6f23230f1c7d167a28d3">
<exp pvirg="true"/>
<mex lb="132" cb="41" le="132" ce="44" id="b3d79b6498e401eea6fd4a0a2ff0b44a_4d6b301cee4a6f23230f1c7d167a28d3" nm="getOperand" point="1">
<drx lb="132" cb="41" kind="lvalue" nm="MI"/>
</mex>
<xop lb="132" cb="55" le="132" ce="63" kind="+">
<n32 lb="132" cb="55">
<drx lb="132" cb="55" kind="lvalue" nm="OpNum"/>
</n32>
<n32 lb="132" cb="63">
<n45 lb="132" cb="63">
<flit/>
</n45>
</n32>
</xop>
</mce>
<drx lb="132" cb="67" kind="lvalue" nm="Fixups"/>
<drx lb="132" cb="75" kind="lvalue" nm="STI"/>
</mce>
</Var>
</dst>
<ocast lb="133" cb="3" le="133" ce="3">
<bt name="void"/>
<n46 lb="133" cb="3" le="133" ce="3">
<exp pvirg="true"/>
<xop lb="133" cb="3" le="133" ce="3" kind="||">
<n46 lb="133" cb="3" le="133" ce="3">
<exp pvirg="true"/>
<uo lb="133" cb="3" le="133" ce="3" kind="!">
<uo lb="133" cb="3" le="133" ce="3" kind="!">
<n46 lb="133" cb="3" le="133" ce="3">
<exp pvirg="true"/>
<xop lb="133" cb="3" le="133" ce="3" kind="&amp;&amp;">
<ce lb="133" cb="3" le="133" ce="3" nbparm="1" id="6b4844737b7f76e51421b68d6e6c83cd_63048845764e0c57be6cce4615355075">
<exp pvirg="true"/>
<n32 lb="133" cb="3" le="133" ce="3">
<drx lb="133" cb="3" le="133" ce="3" kind="lvalue" id="6b4844737b7f76e51421b68d6e6c83cd_63048845764e0c57be6cce4615355075" nm="isUInt">
<template_arguments>
<integer value="4"/>
</template_arguments>
</drx>
</n32>
<n32 lb="133" cb="3">
<drx lb="133" cb="3" kind="lvalue" nm="Base"/>
</n32>
</ce>
<ce lb="133" cb="3" le="133" ce="3" nbparm="1" id="6b4844737b7f76e51421b68d6e6c83cd_63048845764e0c57be6cce4615355075">
<exp pvirg="true"/>
<n32 lb="133" cb="3" le="133" ce="3">
<drx lb="133" cb="3" le="133" ce="3" kind="lvalue" id="6b4844737b7f76e51421b68d6e6c83cd_63048845764e0c57be6cce4615355075" nm="isUInt">
<template_arguments>
<integer value="12"/>
</template_arguments>
</drx>
</n32>
<n32 lb="133" cb="3">
<drx lb="133" cb="3" kind="lvalue" nm="Disp"/>
</n32>
</ce>
</xop>
</n46>
</uo>
</uo>
</n46>
<n32 lb="133" cb="3" le="133" ce="3">
<n46 lb="133" cb="3" le="133" ce="3">
<exp pvirg="true"/>
<xop lb="133" cb="3" le="133" ce="3" kind=",">
<ce lb="133" cb="3" le="133" ce="3" nbparm="3" id="31c357693d52ae274c14f087014287c4_3e40221a11a600da08b516cdee0dac93">
<exp pvirg="true"/>
<n32 lb="133" cb="3">
<drx lb="133" cb="3" kind="lvalue" id="31c357693d52ae274c14f087014287c4_3e40221a11a600da08b516cdee0dac93" nm="_wassert"/>
</n32>
<n32 lb="133" cb="3">
<n52 lb="133" cb="3">
<slit/>
</n52>
</n32>
<n32 lb="133" cb="3">
<n52 lb="133" cb="3">
<slit/>
</n52>
</n32>
<n32 lb="133" cb="3">
<n45 lb="133" cb="3">
<flit/>
</n45>
</n32>
</ce>
<n45 lb="133" cb="3">
<flit/>
</n45>
</xop>
</n46>
</n32>
</xop>
</n46>
</ocast>
<rx lb="134" cb="3" le="134" ce="25" pvirg="true">
<xop lb="134" cb="10" le="134" ce="25" kind="|">
<n46 lb="134" cb="10" le="134" ce="21">
<exp pvirg="true"/>
<xop lb="134" cb="11" le="134" ce="19" kind="&lt;&lt;">
<n32 lb="134" cb="11">
<drx lb="134" cb="11" kind="lvalue" nm="Base"/>
</n32>
<n45 lb="134" cb="19">
<flit/>
</n45>
</xop>
</n46>
<n32 lb="134" cb="25">
<drx lb="134" cb="25" kind="lvalue" nm="Disp"/>
</n32>
</xop>
</rx>
</u>

</Stmt>
</m>
<m name="getBDAddr20Encoding" id="dc1c9359583bc70bd8eb5fceebc7cfde_30f299b8e4881a3c5fd7af3121bc3947" file="1" linestart="137" lineend="145" previous="dc1c9359583bc70bd8eb5fceebc7cfde_30f299b8e4881a3c5fd7af3121bc3947" access="private" hasbody="true" isdef="true">
<fpt const="true" proto="uint64_t">
<Tdef>
<bt name="unsigned long long"/>
</Tdef>
</fpt>
<p name="MI" proto="const llvm::MCInst &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="b3d79b6498e401eea6fd4a0a2ff0b44a_4dc08c22fc67fa33e164b3e422ed7a5c"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="OpNum" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="Fixups" proto="SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<tss>
<templatebase id="96ed60b524dd53b8d6b92c178537632e_de149a278b9bdd7657798d3ddb9a06b4"/>
<template_arguments>
<rt>
<cr id="276500ab2a3064a3cdd4ecc61ff8456d_c336ef6dbf69dda20cb52e3c82e226b4"/>
</rt>
</template_arguments>
</tss>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="STI" proto="const llvm::MCSubtargetInfo &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="8d3106597c32b172c14281d3ca7a27f5_85fb6388fd852e64748b49bf30717000"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="140" cb="55" le="145" ce="1">
<dst lb="141" cb="3" le="141" ce="75">
<exp pvirg="true"/>
<Var nm="Base" value="true">
<Tdef>
<bt name="unsigned long long"/>
</Tdef>
<mce lb="141" cb="19" le="141" ce="74" nbparm="4" id="dc1c9359583bc70bd8eb5fceebc7cfde_997a8dcb8c64488c3086c3df7e00b3bf">
<exp pvirg="true"/>
<mex lb="141" cb="19" id="dc1c9359583bc70bd8eb5fceebc7cfde_997a8dcb8c64488c3086c3df7e00b3bf" nm="getMachineOpValue" arrow="1">
<n19 lb="141" cb="19"/>
</mex>
<drx lb="141" cb="37" kind="lvalue" nm="MI"/>
<mce lb="141" cb="41" le="141" ce="60" nbparm="1" id="b3d79b6498e401eea6fd4a0a2ff0b44a_4d6b301cee4a6f23230f1c7d167a28d3">
<exp pvirg="true"/>
<mex lb="141" cb="41" le="141" ce="44" id="b3d79b6498e401eea6fd4a0a2ff0b44a_4d6b301cee4a6f23230f1c7d167a28d3" nm="getOperand" point="1">
<drx lb="141" cb="41" kind="lvalue" nm="MI"/>
</mex>
<n32 lb="141" cb="55">
<drx lb="141" cb="55" kind="lvalue" nm="OpNum"/>
</n32>
</mce>
<drx lb="141" cb="63" kind="lvalue" nm="Fixups"/>
<drx lb="141" cb="71" kind="lvalue" nm="STI"/>
</mce>
</Var>
</dst>
<dst lb="142" cb="3" le="142" ce="79">
<exp pvirg="true"/>
<Var nm="Disp" value="true">
<Tdef>
<bt name="unsigned long long"/>
</Tdef>
<mce lb="142" cb="19" le="142" ce="78" nbparm="4" id="dc1c9359583bc70bd8eb5fceebc7cfde_997a8dcb8c64488c3086c3df7e00b3bf">
<exp pvirg="true"/>
<mex lb="142" cb="19" id="dc1c9359583bc70bd8eb5fceebc7cfde_997a8dcb8c64488c3086c3df7e00b3bf" nm="getMachineOpValue" arrow="1">
<n19 lb="142" cb="19"/>
</mex>
<drx lb="142" cb="37" kind="lvalue" nm="MI"/>
<mce lb="142" cb="41" le="142" ce="64" nbparm="1" id="b3d79b6498e401eea6fd4a0a2ff0b44a_4d6b301cee4a6f23230f1c7d167a28d3">
<exp pvirg="true"/>
<mex lb="142" cb="41" le="142" ce="44" id="b3d79b6498e401eea6fd4a0a2ff0b44a_4d6b301cee4a6f23230f1c7d167a28d3" nm="getOperand" point="1">
<drx lb="142" cb="41" kind="lvalue" nm="MI"/>
</mex>
<xop lb="142" cb="55" le="142" ce="63" kind="+">
<n32 lb="142" cb="55">
<drx lb="142" cb="55" kind="lvalue" nm="OpNum"/>
</n32>
<n32 lb="142" cb="63">
<n45 lb="142" cb="63">
<flit/>
</n45>
</n32>
</xop>
</mce>
<drx lb="142" cb="67" kind="lvalue" nm="Fixups"/>
<drx lb="142" cb="75" kind="lvalue" nm="STI"/>
</mce>
</Var>
</dst>
<ocast lb="143" cb="3" le="143" ce="3">
<bt name="void"/>
<n46 lb="143" cb="3" le="143" ce="3">
<exp pvirg="true"/>
<xop lb="143" cb="3" le="143" ce="3" kind="||">
<n46 lb="143" cb="3" le="143" ce="3">
<exp pvirg="true"/>
<uo lb="143" cb="3" le="143" ce="3" kind="!">
<uo lb="143" cb="3" le="143" ce="3" kind="!">
<n46 lb="143" cb="3" le="143" ce="3">
<exp pvirg="true"/>
<xop lb="143" cb="3" le="143" ce="3" kind="&amp;&amp;">
<ce lb="143" cb="3" le="143" ce="3" nbparm="1" id="6b4844737b7f76e51421b68d6e6c83cd_63048845764e0c57be6cce4615355075">
<exp pvirg="true"/>
<n32 lb="143" cb="3" le="143" ce="3">
<drx lb="143" cb="3" le="143" ce="3" kind="lvalue" id="6b4844737b7f76e51421b68d6e6c83cd_63048845764e0c57be6cce4615355075" nm="isUInt">
<template_arguments>
<integer value="4"/>
</template_arguments>
</drx>
</n32>
<n32 lb="143" cb="3">
<drx lb="143" cb="3" kind="lvalue" nm="Base"/>
</n32>
</ce>
<ce lb="143" cb="3" le="143" ce="3" nbparm="1" id="6b4844737b7f76e51421b68d6e6c83cd_f3638f6483302dec61c02765aa23c933">
<exp pvirg="true"/>
<n32 lb="143" cb="3" le="143" ce="3">
<drx lb="143" cb="3" le="143" ce="3" kind="lvalue" id="6b4844737b7f76e51421b68d6e6c83cd_f3638f6483302dec61c02765aa23c933" nm="isInt">
<template_arguments>
<integer value="20"/>
</template_arguments>
</drx>
</n32>
<n32 lb="143" cb="3">
<n32 lb="143" cb="3">
<drx lb="143" cb="3" kind="lvalue" nm="Disp"/>
</n32>
</n32>
</ce>
</xop>
</n46>
</uo>
</uo>
</n46>
<n32 lb="143" cb="3" le="143" ce="3">
<n46 lb="143" cb="3" le="143" ce="3">
<exp pvirg="true"/>
<xop lb="143" cb="3" le="143" ce="3" kind=",">
<ce lb="143" cb="3" le="143" ce="3" nbparm="3" id="31c357693d52ae274c14f087014287c4_3e40221a11a600da08b516cdee0dac93">
<exp pvirg="true"/>
<n32 lb="143" cb="3">
<drx lb="143" cb="3" kind="lvalue" id="31c357693d52ae274c14f087014287c4_3e40221a11a600da08b516cdee0dac93" nm="_wassert"/>
</n32>
<n32 lb="143" cb="3">
<n52 lb="143" cb="3">
<slit/>
</n52>
</n32>
<n32 lb="143" cb="3">
<n52 lb="143" cb="3">
<slit/>
</n52>
</n32>
<n32 lb="143" cb="3">
<n45 lb="143" cb="3">
<flit/>
</n45>
</n32>
</ce>
<n45 lb="143" cb="3">
<flit/>
</n45>
</xop>
</n46>
</n32>
</xop>
</n46>
</ocast>
<rx lb="144" cb="3" le="144" ce="72" pvirg="true">
<xop lb="144" cb="10" le="144" ce="72" kind="|">
<xop lb="144" cb="10" le="144" ce="45" kind="|">
<n46 lb="144" cb="10" le="144" ce="21">
<exp pvirg="true"/>
<xop lb="144" cb="11" le="144" ce="19" kind="&lt;&lt;">
<n32 lb="144" cb="11">
<drx lb="144" cb="11" kind="lvalue" nm="Base"/>
</n32>
<n45 lb="144" cb="19">
<flit/>
</n45>
</xop>
</n46>
<n46 lb="144" cb="25" le="144" ce="45">
<exp pvirg="true"/>
<xop lb="144" cb="26" le="144" ce="44" kind="&lt;&lt;">
<n46 lb="144" cb="26" le="144" ce="39">
<exp pvirg="true"/>
<xop lb="144" cb="27" le="144" ce="34" kind="&amp;">
<n32 lb="144" cb="27">
<drx lb="144" cb="27" kind="lvalue" nm="Disp"/>
</n32>
<n32 lb="144" cb="34">
<n45 lb="144" cb="34">
<flit/>
</n45>
</n32>
</xop>
</n46>
<n45 lb="144" cb="44">
<flit/>
</n45>
</xop>
</n46>
</xop>
<n46 lb="144" cb="49" le="144" ce="72">
<exp pvirg="true"/>
<xop lb="144" cb="50" le="144" ce="70" kind="&gt;&gt;">
<n46 lb="144" cb="50" le="144" ce="65">
<exp pvirg="true"/>
<xop lb="144" cb="51" le="144" ce="58" kind="&amp;">
<n32 lb="144" cb="51">
<drx lb="144" cb="51" kind="lvalue" nm="Disp"/>
</n32>
<n32 lb="144" cb="58">
<n45 lb="144" cb="58">
<flit/>
</n45>
</n32>
</xop>
</n46>
<n45 lb="144" cb="70">
<flit/>
</n45>
</xop>
</n46>
</xop>
</rx>
</u>

</Stmt>
</m>
<m name="getBDXAddr12Encoding" id="dc1c9359583bc70bd8eb5fceebc7cfde_41095b91e2ca01487ed748bc7211708e" file="1" linestart="147" lineend="156" previous="dc1c9359583bc70bd8eb5fceebc7cfde_41095b91e2ca01487ed748bc7211708e" access="private" hasbody="true" isdef="true">
<fpt const="true" proto="uint64_t">
<Tdef>
<bt name="unsigned long long"/>
</Tdef>
</fpt>
<p name="MI" proto="const llvm::MCInst &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="b3d79b6498e401eea6fd4a0a2ff0b44a_4dc08c22fc67fa33e164b3e422ed7a5c"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="OpNum" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="Fixups" proto="SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<tss>
<templatebase id="96ed60b524dd53b8d6b92c178537632e_de149a278b9bdd7657798d3ddb9a06b4"/>
<template_arguments>
<rt>
<cr id="276500ab2a3064a3cdd4ecc61ff8456d_c336ef6dbf69dda20cb52e3c82e226b4"/>
</rt>
</template_arguments>
</tss>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="STI" proto="const llvm::MCSubtargetInfo &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="8d3106597c32b172c14281d3ca7a27f5_85fb6388fd852e64748b49bf30717000"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="150" cb="56" le="156" ce="1">
<dst lb="151" cb="3" le="151" ce="75">
<exp pvirg="true"/>
<Var nm="Base" value="true">
<Tdef>
<bt name="unsigned long long"/>
</Tdef>
<mce lb="151" cb="19" le="151" ce="74" nbparm="4" id="dc1c9359583bc70bd8eb5fceebc7cfde_997a8dcb8c64488c3086c3df7e00b3bf">
<exp pvirg="true"/>
<mex lb="151" cb="19" id="dc1c9359583bc70bd8eb5fceebc7cfde_997a8dcb8c64488c3086c3df7e00b3bf" nm="getMachineOpValue" arrow="1">
<n19 lb="151" cb="19"/>
</mex>
<drx lb="151" cb="37" kind="lvalue" nm="MI"/>
<mce lb="151" cb="41" le="151" ce="60" nbparm="1" id="b3d79b6498e401eea6fd4a0a2ff0b44a_4d6b301cee4a6f23230f1c7d167a28d3">
<exp pvirg="true"/>
<mex lb="151" cb="41" le="151" ce="44" id="b3d79b6498e401eea6fd4a0a2ff0b44a_4d6b301cee4a6f23230f1c7d167a28d3" nm="getOperand" point="1">
<drx lb="151" cb="41" kind="lvalue" nm="MI"/>
</mex>
<n32 lb="151" cb="55">
<drx lb="151" cb="55" kind="lvalue" nm="OpNum"/>
</n32>
</mce>
<drx lb="151" cb="63" kind="lvalue" nm="Fixups"/>
<drx lb="151" cb="71" kind="lvalue" nm="STI"/>
</mce>
</Var>
</dst>
<dst lb="152" cb="3" le="152" ce="79">
<exp pvirg="true"/>
<Var nm="Disp" value="true">
<Tdef>
<bt name="unsigned long long"/>
</Tdef>
<mce lb="152" cb="19" le="152" ce="78" nbparm="4" id="dc1c9359583bc70bd8eb5fceebc7cfde_997a8dcb8c64488c3086c3df7e00b3bf">
<exp pvirg="true"/>
<mex lb="152" cb="19" id="dc1c9359583bc70bd8eb5fceebc7cfde_997a8dcb8c64488c3086c3df7e00b3bf" nm="getMachineOpValue" arrow="1">
<n19 lb="152" cb="19"/>
</mex>
<drx lb="152" cb="37" kind="lvalue" nm="MI"/>
<mce lb="152" cb="41" le="152" ce="64" nbparm="1" id="b3d79b6498e401eea6fd4a0a2ff0b44a_4d6b301cee4a6f23230f1c7d167a28d3">
<exp pvirg="true"/>
<mex lb="152" cb="41" le="152" ce="44" id="b3d79b6498e401eea6fd4a0a2ff0b44a_4d6b301cee4a6f23230f1c7d167a28d3" nm="getOperand" point="1">
<drx lb="152" cb="41" kind="lvalue" nm="MI"/>
</mex>
<xop lb="152" cb="55" le="152" ce="63" kind="+">
<n32 lb="152" cb="55">
<drx lb="152" cb="55" kind="lvalue" nm="OpNum"/>
</n32>
<n32 lb="152" cb="63">
<n45 lb="152" cb="63">
<flit/>
</n45>
</n32>
</xop>
</mce>
<drx lb="152" cb="67" kind="lvalue" nm="Fixups"/>
<drx lb="152" cb="75" kind="lvalue" nm="STI"/>
</mce>
</Var>
</dst>
<dst lb="153" cb="3" le="153" ce="80">
<exp pvirg="true"/>
<Var nm="Index" value="true">
<Tdef>
<bt name="unsigned long long"/>
</Tdef>
<mce lb="153" cb="20" le="153" ce="79" nbparm="4" id="dc1c9359583bc70bd8eb5fceebc7cfde_997a8dcb8c64488c3086c3df7e00b3bf">
<exp pvirg="true"/>
<mex lb="153" cb="20" id="dc1c9359583bc70bd8eb5fceebc7cfde_997a8dcb8c64488c3086c3df7e00b3bf" nm="getMachineOpValue" arrow="1">
<n19 lb="153" cb="20"/>
</mex>
<drx lb="153" cb="38" kind="lvalue" nm="MI"/>
<mce lb="153" cb="42" le="153" ce="65" nbparm="1" id="b3d79b6498e401eea6fd4a0a2ff0b44a_4d6b301cee4a6f23230f1c7d167a28d3">
<exp pvirg="true"/>
<mex lb="153" cb="42" le="153" ce="45" id="b3d79b6498e401eea6fd4a0a2ff0b44a_4d6b301cee4a6f23230f1c7d167a28d3" nm="getOperand" point="1">
<drx lb="153" cb="42" kind="lvalue" nm="MI"/>
</mex>
<xop lb="153" cb="56" le="153" ce="64" kind="+">
<n32 lb="153" cb="56">
<drx lb="153" cb="56" kind="lvalue" nm="OpNum"/>
</n32>
<n32 lb="153" cb="64">
<n45 lb="153" cb="64">
<flit/>
</n45>
</n32>
</xop>
</mce>
<drx lb="153" cb="68" kind="lvalue" nm="Fixups"/>
<drx lb="153" cb="76" kind="lvalue" nm="STI"/>
</mce>
</Var>
</dst>
<ocast lb="154" cb="3" le="154" ce="3">
<bt name="void"/>
<n46 lb="154" cb="3" le="154" ce="3">
<exp pvirg="true"/>
<xop lb="154" cb="3" le="154" ce="3" kind="||">
<n46 lb="154" cb="3" le="154" ce="3">
<exp pvirg="true"/>
<uo lb="154" cb="3" le="154" ce="3" kind="!">
<uo lb="154" cb="3" le="154" ce="3" kind="!">
<n46 lb="154" cb="3" le="154" ce="3">
<exp pvirg="true"/>
<xop lb="154" cb="3" le="154" ce="3" kind="&amp;&amp;">
<xop lb="154" cb="3" le="154" ce="3" kind="&amp;&amp;">
<ce lb="154" cb="3" le="154" ce="3" nbparm="1" id="6b4844737b7f76e51421b68d6e6c83cd_63048845764e0c57be6cce4615355075">
<exp pvirg="true"/>
<n32 lb="154" cb="3" le="154" ce="3">
<drx lb="154" cb="3" le="154" ce="3" kind="lvalue" id="6b4844737b7f76e51421b68d6e6c83cd_63048845764e0c57be6cce4615355075" nm="isUInt">
<template_arguments>
<integer value="4"/>
</template_arguments>
</drx>
</n32>
<n32 lb="154" cb="3">
<drx lb="154" cb="3" kind="lvalue" nm="Base"/>
</n32>
</ce>
<ce lb="154" cb="3" le="154" ce="3" nbparm="1" id="6b4844737b7f76e51421b68d6e6c83cd_63048845764e0c57be6cce4615355075">
<exp pvirg="true"/>
<n32 lb="154" cb="3" le="154" ce="3">
<drx lb="154" cb="3" le="154" ce="3" kind="lvalue" id="6b4844737b7f76e51421b68d6e6c83cd_63048845764e0c57be6cce4615355075" nm="isUInt">
<template_arguments>
<integer value="12"/>
</template_arguments>
</drx>
</n32>
<n32 lb="154" cb="3">
<drx lb="154" cb="3" kind="lvalue" nm="Disp"/>
</n32>
</ce>
</xop>
<ce lb="154" cb="3" le="154" ce="3" nbparm="1" id="6b4844737b7f76e51421b68d6e6c83cd_63048845764e0c57be6cce4615355075">
<exp pvirg="true"/>
<n32 lb="154" cb="3" le="154" ce="3">
<drx lb="154" cb="3" le="154" ce="3" kind="lvalue" id="6b4844737b7f76e51421b68d6e6c83cd_63048845764e0c57be6cce4615355075" nm="isUInt">
<template_arguments>
<integer value="4"/>
</template_arguments>
</drx>
</n32>
<n32 lb="154" cb="3">
<drx lb="154" cb="3" kind="lvalue" nm="Index"/>
</n32>
</ce>
</xop>
</n46>
</uo>
</uo>
</n46>
<n32 lb="154" cb="3" le="154" ce="3">
<n46 lb="154" cb="3" le="154" ce="3">
<exp pvirg="true"/>
<xop lb="154" cb="3" le="154" ce="3" kind=",">
<ce lb="154" cb="3" le="154" ce="3" nbparm="3" id="31c357693d52ae274c14f087014287c4_3e40221a11a600da08b516cdee0dac93">
<exp pvirg="true"/>
<n32 lb="154" cb="3">
<drx lb="154" cb="3" kind="lvalue" id="31c357693d52ae274c14f087014287c4_3e40221a11a600da08b516cdee0dac93" nm="_wassert"/>
</n32>
<n32 lb="154" cb="3">
<n52 lb="154" cb="3">
<slit/>
</n52>
</n32>
<n32 lb="154" cb="3">
<n52 lb="154" cb="3">
<slit/>
</n52>
</n32>
<n32 lb="154" cb="3">
<n45 lb="154" cb="3">
<flit/>
</n45>
</n32>
</ce>
<n45 lb="154" cb="3">
<flit/>
</n45>
</xop>
</n46>
</n32>
</xop>
</n46>
</ocast>
<rx lb="155" cb="3" le="155" ce="41" pvirg="true">
<xop lb="155" cb="10" le="155" ce="41" kind="|">
<xop lb="155" cb="10" le="155" ce="37" kind="|">
<n46 lb="155" cb="10" le="155" ce="22">
<exp pvirg="true"/>
<xop lb="155" cb="11" le="155" ce="20" kind="&lt;&lt;">
<n32 lb="155" cb="11">
<drx lb="155" cb="11" kind="lvalue" nm="Index"/>
</n32>
<n45 lb="155" cb="20">
<flit/>
</n45>
</xop>
</n46>
<n46 lb="155" cb="26" le="155" ce="37">
<exp pvirg="true"/>
<xop lb="155" cb="27" le="155" ce="35" kind="&lt;&lt;">
<n32 lb="155" cb="27">
<drx lb="155" cb="27" kind="lvalue" nm="Base"/>
</n32>
<n45 lb="155" cb="35">
<flit/>
</n45>
</xop>
</n46>
</xop>
<n32 lb="155" cb="41">
<drx lb="155" cb="41" kind="lvalue" nm="Disp"/>
</n32>
</xop>
</rx>
</u>

</Stmt>
</m>
<m name="getBDXAddr20Encoding" id="dc1c9359583bc70bd8eb5fceebc7cfde_b2e805d0c70cfc683350273c6c1d98e6" file="1" linestart="158" lineend="168" previous="dc1c9359583bc70bd8eb5fceebc7cfde_b2e805d0c70cfc683350273c6c1d98e6" access="private" hasbody="true" isdef="true">
<fpt const="true" proto="uint64_t">
<Tdef>
<bt name="unsigned long long"/>
</Tdef>
</fpt>
<p name="MI" proto="const llvm::MCInst &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="b3d79b6498e401eea6fd4a0a2ff0b44a_4dc08c22fc67fa33e164b3e422ed7a5c"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="OpNum" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="Fixups" proto="SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<tss>
<templatebase id="96ed60b524dd53b8d6b92c178537632e_de149a278b9bdd7657798d3ddb9a06b4"/>
<template_arguments>
<rt>
<cr id="276500ab2a3064a3cdd4ecc61ff8456d_c336ef6dbf69dda20cb52e3c82e226b4"/>
</rt>
</template_arguments>
</tss>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="STI" proto="const llvm::MCSubtargetInfo &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="8d3106597c32b172c14281d3ca7a27f5_85fb6388fd852e64748b49bf30717000"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="161" cb="56" le="168" ce="1">
<dst lb="162" cb="3" le="162" ce="75">
<exp pvirg="true"/>
<Var nm="Base" value="true">
<Tdef>
<bt name="unsigned long long"/>
</Tdef>
<mce lb="162" cb="19" le="162" ce="74" nbparm="4" id="dc1c9359583bc70bd8eb5fceebc7cfde_997a8dcb8c64488c3086c3df7e00b3bf">
<exp pvirg="true"/>
<mex lb="162" cb="19" id="dc1c9359583bc70bd8eb5fceebc7cfde_997a8dcb8c64488c3086c3df7e00b3bf" nm="getMachineOpValue" arrow="1">
<n19 lb="162" cb="19"/>
</mex>
<drx lb="162" cb="37" kind="lvalue" nm="MI"/>
<mce lb="162" cb="41" le="162" ce="60" nbparm="1" id="b3d79b6498e401eea6fd4a0a2ff0b44a_4d6b301cee4a6f23230f1c7d167a28d3">
<exp pvirg="true"/>
<mex lb="162" cb="41" le="162" ce="44" id="b3d79b6498e401eea6fd4a0a2ff0b44a_4d6b301cee4a6f23230f1c7d167a28d3" nm="getOperand" point="1">
<drx lb="162" cb="41" kind="lvalue" nm="MI"/>
</mex>
<n32 lb="162" cb="55">
<drx lb="162" cb="55" kind="lvalue" nm="OpNum"/>
</n32>
</mce>
<drx lb="162" cb="63" kind="lvalue" nm="Fixups"/>
<drx lb="162" cb="71" kind="lvalue" nm="STI"/>
</mce>
</Var>
</dst>
<dst lb="163" cb="3" le="163" ce="79">
<exp pvirg="true"/>
<Var nm="Disp" value="true">
<Tdef>
<bt name="unsigned long long"/>
</Tdef>
<mce lb="163" cb="19" le="163" ce="78" nbparm="4" id="dc1c9359583bc70bd8eb5fceebc7cfde_997a8dcb8c64488c3086c3df7e00b3bf">
<exp pvirg="true"/>
<mex lb="163" cb="19" id="dc1c9359583bc70bd8eb5fceebc7cfde_997a8dcb8c64488c3086c3df7e00b3bf" nm="getMachineOpValue" arrow="1">
<n19 lb="163" cb="19"/>
</mex>
<drx lb="163" cb="37" kind="lvalue" nm="MI"/>
<mce lb="163" cb="41" le="163" ce="64" nbparm="1" id="b3d79b6498e401eea6fd4a0a2ff0b44a_4d6b301cee4a6f23230f1c7d167a28d3">
<exp pvirg="true"/>
<mex lb="163" cb="41" le="163" ce="44" id="b3d79b6498e401eea6fd4a0a2ff0b44a_4d6b301cee4a6f23230f1c7d167a28d3" nm="getOperand" point="1">
<drx lb="163" cb="41" kind="lvalue" nm="MI"/>
</mex>
<xop lb="163" cb="55" le="163" ce="63" kind="+">
<n32 lb="163" cb="55">
<drx lb="163" cb="55" kind="lvalue" nm="OpNum"/>
</n32>
<n32 lb="163" cb="63">
<n45 lb="163" cb="63">
<flit/>
</n45>
</n32>
</xop>
</mce>
<drx lb="163" cb="67" kind="lvalue" nm="Fixups"/>
<drx lb="163" cb="75" kind="lvalue" nm="STI"/>
</mce>
</Var>
</dst>
<dst lb="164" cb="3" le="164" ce="80">
<exp pvirg="true"/>
<Var nm="Index" value="true">
<Tdef>
<bt name="unsigned long long"/>
</Tdef>
<mce lb="164" cb="20" le="164" ce="79" nbparm="4" id="dc1c9359583bc70bd8eb5fceebc7cfde_997a8dcb8c64488c3086c3df7e00b3bf">
<exp pvirg="true"/>
<mex lb="164" cb="20" id="dc1c9359583bc70bd8eb5fceebc7cfde_997a8dcb8c64488c3086c3df7e00b3bf" nm="getMachineOpValue" arrow="1">
<n19 lb="164" cb="20"/>
</mex>
<drx lb="164" cb="38" kind="lvalue" nm="MI"/>
<mce lb="164" cb="42" le="164" ce="65" nbparm="1" id="b3d79b6498e401eea6fd4a0a2ff0b44a_4d6b301cee4a6f23230f1c7d167a28d3">
<exp pvirg="true"/>
<mex lb="164" cb="42" le="164" ce="45" id="b3d79b6498e401eea6fd4a0a2ff0b44a_4d6b301cee4a6f23230f1c7d167a28d3" nm="getOperand" point="1">
<drx lb="164" cb="42" kind="lvalue" nm="MI"/>
</mex>
<xop lb="164" cb="56" le="164" ce="64" kind="+">
<n32 lb="164" cb="56">
<drx lb="164" cb="56" kind="lvalue" nm="OpNum"/>
</n32>
<n32 lb="164" cb="64">
<n45 lb="164" cb="64">
<flit/>
</n45>
</n32>
</xop>
</mce>
<drx lb="164" cb="68" kind="lvalue" nm="Fixups"/>
<drx lb="164" cb="76" kind="lvalue" nm="STI"/>
</mce>
</Var>
</dst>
<ocast lb="165" cb="3" le="165" ce="3">
<bt name="void"/>
<n46 lb="165" cb="3" le="165" ce="3">
<exp pvirg="true"/>
<xop lb="165" cb="3" le="165" ce="3" kind="||">
<n46 lb="165" cb="3" le="165" ce="3">
<exp pvirg="true"/>
<uo lb="165" cb="3" le="165" ce="3" kind="!">
<uo lb="165" cb="3" le="165" ce="3" kind="!">
<n46 lb="165" cb="3" le="165" ce="3">
<exp pvirg="true"/>
<xop lb="165" cb="3" le="165" ce="3" kind="&amp;&amp;">
<xop lb="165" cb="3" le="165" ce="3" kind="&amp;&amp;">
<ce lb="165" cb="3" le="165" ce="3" nbparm="1" id="6b4844737b7f76e51421b68d6e6c83cd_63048845764e0c57be6cce4615355075">
<exp pvirg="true"/>
<n32 lb="165" cb="3" le="165" ce="3">
<drx lb="165" cb="3" le="165" ce="3" kind="lvalue" id="6b4844737b7f76e51421b68d6e6c83cd_63048845764e0c57be6cce4615355075" nm="isUInt">
<template_arguments>
<integer value="4"/>
</template_arguments>
</drx>
</n32>
<n32 lb="165" cb="3">
<drx lb="165" cb="3" kind="lvalue" nm="Base"/>
</n32>
</ce>
<ce lb="165" cb="3" le="165" ce="3" nbparm="1" id="6b4844737b7f76e51421b68d6e6c83cd_f3638f6483302dec61c02765aa23c933">
<exp pvirg="true"/>
<n32 lb="165" cb="3" le="165" ce="3">
<drx lb="165" cb="3" le="165" ce="3" kind="lvalue" id="6b4844737b7f76e51421b68d6e6c83cd_f3638f6483302dec61c02765aa23c933" nm="isInt">
<template_arguments>
<integer value="20"/>
</template_arguments>
</drx>
</n32>
<n32 lb="165" cb="3">
<n32 lb="165" cb="3">
<drx lb="165" cb="3" kind="lvalue" nm="Disp"/>
</n32>
</n32>
</ce>
</xop>
<ce lb="165" cb="3" le="165" ce="3" nbparm="1" id="6b4844737b7f76e51421b68d6e6c83cd_63048845764e0c57be6cce4615355075">
<exp pvirg="true"/>
<n32 lb="165" cb="3" le="165" ce="3">
<drx lb="165" cb="3" le="165" ce="3" kind="lvalue" id="6b4844737b7f76e51421b68d6e6c83cd_63048845764e0c57be6cce4615355075" nm="isUInt">
<template_arguments>
<integer value="4"/>
</template_arguments>
</drx>
</n32>
<n32 lb="165" cb="3">
<drx lb="165" cb="3" kind="lvalue" nm="Index"/>
</n32>
</ce>
</xop>
</n46>
</uo>
</uo>
</n46>
<n32 lb="165" cb="3" le="165" ce="3">
<n46 lb="165" cb="3" le="165" ce="3">
<exp pvirg="true"/>
<xop lb="165" cb="3" le="165" ce="3" kind=",">
<ce lb="165" cb="3" le="165" ce="3" nbparm="3" id="31c357693d52ae274c14f087014287c4_3e40221a11a600da08b516cdee0dac93">
<exp pvirg="true"/>
<n32 lb="165" cb="3">
<drx lb="165" cb="3" kind="lvalue" id="31c357693d52ae274c14f087014287c4_3e40221a11a600da08b516cdee0dac93" nm="_wassert"/>
</n32>
<n32 lb="165" cb="3">
<n52 lb="165" cb="3">
<slit/>
</n52>
</n32>
<n32 lb="165" cb="3">
<n52 lb="165" cb="3">
<slit/>
</n52>
</n32>
<n32 lb="165" cb="3">
<n45 lb="165" cb="3">
<flit/>
</n45>
</n32>
</ce>
<n45 lb="165" cb="3">
<flit/>
</n45>
</xop>
</n46>
</n32>
</xop>
</n46>
</ocast>
<rx lb="166" cb="3" le="167" ce="30" pvirg="true">
<xop lb="166" cb="10" le="167" ce="30" kind="|">
<xop lb="166" cb="10" le="166" ce="61" kind="|">
<xop lb="166" cb="10" le="166" ce="37" kind="|">
<n46 lb="166" cb="10" le="166" ce="22">
<exp pvirg="true"/>
<xop lb="166" cb="11" le="166" ce="20" kind="&lt;&lt;">
<n32 lb="166" cb="11">
<drx lb="166" cb="11" kind="lvalue" nm="Index"/>
</n32>
<n45 lb="166" cb="20">
<flit/>
</n45>
</xop>
</n46>
<n46 lb="166" cb="26" le="166" ce="37">
<exp pvirg="true"/>
<xop lb="166" cb="27" le="166" ce="35" kind="&lt;&lt;">
<n32 lb="166" cb="27">
<drx lb="166" cb="27" kind="lvalue" nm="Base"/>
</n32>
<n45 lb="166" cb="35">
<flit/>
</n45>
</xop>
</n46>
</xop>
<n46 lb="166" cb="41" le="166" ce="61">
<exp pvirg="true"/>
<xop lb="166" cb="42" le="166" ce="60" kind="&lt;&lt;">
<n46 lb="166" cb="42" le="166" ce="55">
<exp pvirg="true"/>
<xop lb="166" cb="43" le="166" ce="50" kind="&amp;">
<n32 lb="166" cb="43">
<drx lb="166" cb="43" kind="lvalue" nm="Disp"/>
</n32>
<n32 lb="166" cb="50">
<n45 lb="166" cb="50">
<flit/>
</n45>
</n32>
</xop>
</n46>
<n45 lb="166" cb="60">
<flit/>
</n45>
</xop>
</n46>
</xop>
<n46 lb="167" cb="7" le="167" ce="30">
<exp pvirg="true"/>
<xop lb="167" cb="8" le="167" ce="28" kind="&gt;&gt;">
<n46 lb="167" cb="8" le="167" ce="23">
<exp pvirg="true"/>
<xop lb="167" cb="9" le="167" ce="16" kind="&amp;">
<n32 lb="167" cb="9">
<drx lb="167" cb="9" kind="lvalue" nm="Disp"/>
</n32>
<n32 lb="167" cb="16">
<n45 lb="167" cb="16">
<flit/>
</n45>
</n32>
</xop>
</n46>
<n45 lb="167" cb="28">
<flit/>
</n45>
</xop>
</n46>
</xop>
</rx>
</u>

</Stmt>
</m>
<m name="getBDLAddr12Len8Encoding" id="dc1c9359583bc70bd8eb5fceebc7cfde_7a18886f18276fd2aecd6cb5969d4365" file="1" linestart="170" lineend="179" previous="dc1c9359583bc70bd8eb5fceebc7cfde_7a18886f18276fd2aecd6cb5969d4365" access="private" hasbody="true" isdef="true">
<fpt const="true" proto="uint64_t">
<Tdef>
<bt name="unsigned long long"/>
</Tdef>
</fpt>
<p name="MI" proto="const llvm::MCInst &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="b3d79b6498e401eea6fd4a0a2ff0b44a_4dc08c22fc67fa33e164b3e422ed7a5c"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="OpNum" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="Fixups" proto="SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<tss>
<templatebase id="96ed60b524dd53b8d6b92c178537632e_de149a278b9bdd7657798d3ddb9a06b4"/>
<template_arguments>
<rt>
<cr id="276500ab2a3064a3cdd4ecc61ff8456d_c336ef6dbf69dda20cb52e3c82e226b4"/>
</rt>
</template_arguments>
</tss>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="STI" proto="const llvm::MCSubtargetInfo &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="8d3106597c32b172c14281d3ca7a27f5_85fb6388fd852e64748b49bf30717000"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="173" cb="60" le="179" ce="1">
<dst lb="174" cb="3" le="174" ce="75">
<exp pvirg="true"/>
<Var nm="Base" value="true">
<Tdef>
<bt name="unsigned long long"/>
</Tdef>
<mce lb="174" cb="19" le="174" ce="74" nbparm="4" id="dc1c9359583bc70bd8eb5fceebc7cfde_997a8dcb8c64488c3086c3df7e00b3bf">
<exp pvirg="true"/>
<mex lb="174" cb="19" id="dc1c9359583bc70bd8eb5fceebc7cfde_997a8dcb8c64488c3086c3df7e00b3bf" nm="getMachineOpValue" arrow="1">
<n19 lb="174" cb="19"/>
</mex>
<drx lb="174" cb="37" kind="lvalue" nm="MI"/>
<mce lb="174" cb="41" le="174" ce="60" nbparm="1" id="b3d79b6498e401eea6fd4a0a2ff0b44a_4d6b301cee4a6f23230f1c7d167a28d3">
<exp pvirg="true"/>
<mex lb="174" cb="41" le="174" ce="44" id="b3d79b6498e401eea6fd4a0a2ff0b44a_4d6b301cee4a6f23230f1c7d167a28d3" nm="getOperand" point="1">
<drx lb="174" cb="41" kind="lvalue" nm="MI"/>
</mex>
<n32 lb="174" cb="55">
<drx lb="174" cb="55" kind="lvalue" nm="OpNum"/>
</n32>
</mce>
<drx lb="174" cb="63" kind="lvalue" nm="Fixups"/>
<drx lb="174" cb="71" kind="lvalue" nm="STI"/>
</mce>
</Var>
</dst>
<dst lb="175" cb="3" le="175" ce="79">
<exp pvirg="true"/>
<Var nm="Disp" value="true">
<Tdef>
<bt name="unsigned long long"/>
</Tdef>
<mce lb="175" cb="19" le="175" ce="78" nbparm="4" id="dc1c9359583bc70bd8eb5fceebc7cfde_997a8dcb8c64488c3086c3df7e00b3bf">
<exp pvirg="true"/>
<mex lb="175" cb="19" id="dc1c9359583bc70bd8eb5fceebc7cfde_997a8dcb8c64488c3086c3df7e00b3bf" nm="getMachineOpValue" arrow="1">
<n19 lb="175" cb="19"/>
</mex>
<drx lb="175" cb="37" kind="lvalue" nm="MI"/>
<mce lb="175" cb="41" le="175" ce="64" nbparm="1" id="b3d79b6498e401eea6fd4a0a2ff0b44a_4d6b301cee4a6f23230f1c7d167a28d3">
<exp pvirg="true"/>
<mex lb="175" cb="41" le="175" ce="44" id="b3d79b6498e401eea6fd4a0a2ff0b44a_4d6b301cee4a6f23230f1c7d167a28d3" nm="getOperand" point="1">
<drx lb="175" cb="41" kind="lvalue" nm="MI"/>
</mex>
<xop lb="175" cb="55" le="175" ce="63" kind="+">
<n32 lb="175" cb="55">
<drx lb="175" cb="55" kind="lvalue" nm="OpNum"/>
</n32>
<n32 lb="175" cb="63">
<n45 lb="175" cb="63">
<flit/>
</n45>
</n32>
</xop>
</mce>
<drx lb="175" cb="67" kind="lvalue" nm="Fixups"/>
<drx lb="175" cb="75" kind="lvalue" nm="STI"/>
</mce>
</Var>
</dst>
<dst lb="176" cb="3" le="176" ce="83">
<exp pvirg="true"/>
<Var nm="Len" value="true">
<Tdef>
<bt name="unsigned long long"/>
</Tdef>
<xop lb="176" cb="19" le="176" ce="82" kind="-">
<mce lb="176" cb="19" le="176" ce="78" nbparm="4" id="dc1c9359583bc70bd8eb5fceebc7cfde_997a8dcb8c64488c3086c3df7e00b3bf">
<exp pvirg="true"/>
<mex lb="176" cb="19" id="dc1c9359583bc70bd8eb5fceebc7cfde_997a8dcb8c64488c3086c3df7e00b3bf" nm="getMachineOpValue" arrow="1">
<n19 lb="176" cb="19"/>
</mex>
<drx lb="176" cb="37" kind="lvalue" nm="MI"/>
<mce lb="176" cb="41" le="176" ce="64" nbparm="1" id="b3d79b6498e401eea6fd4a0a2ff0b44a_4d6b301cee4a6f23230f1c7d167a28d3">
<exp pvirg="true"/>
<mex lb="176" cb="41" le="176" ce="44" id="b3d79b6498e401eea6fd4a0a2ff0b44a_4d6b301cee4a6f23230f1c7d167a28d3" nm="getOperand" point="1">
<drx lb="176" cb="41" kind="lvalue" nm="MI"/>
</mex>
<xop lb="176" cb="55" le="176" ce="63" kind="+">
<n32 lb="176" cb="55">
<drx lb="176" cb="55" kind="lvalue" nm="OpNum"/>
</n32>
<n32 lb="176" cb="63">
<n45 lb="176" cb="63">
<flit/>
</n45>
</n32>
</xop>
</mce>
<drx lb="176" cb="67" kind="lvalue" nm="Fixups"/>
<drx lb="176" cb="75" kind="lvalue" nm="STI"/>
</mce>
<n32 lb="176" cb="82">
<n45 lb="176" cb="82"/>
</n32>
</xop>
</Var>
</dst>
<ocast lb="177" cb="3" le="177" ce="3">
<bt name="void"/>
<n46 lb="177" cb="3" le="177" ce="3">
<exp pvirg="true"/>
<xop lb="177" cb="3" le="177" ce="3" kind="||">
<n46 lb="177" cb="3" le="177" ce="3">
<exp pvirg="true"/>
<uo lb="177" cb="3" le="177" ce="3" kind="!">
<uo lb="177" cb="3" le="177" ce="3" kind="!">
<n46 lb="177" cb="3" le="177" ce="3">
<exp pvirg="true"/>
<xop lb="177" cb="3" le="177" ce="3" kind="&amp;&amp;">
<xop lb="177" cb="3" le="177" ce="3" kind="&amp;&amp;">
<ce lb="177" cb="3" le="177" ce="3" nbparm="1" id="6b4844737b7f76e51421b68d6e6c83cd_63048845764e0c57be6cce4615355075">
<exp pvirg="true"/>
<n32 lb="177" cb="3" le="177" ce="3">
<drx lb="177" cb="3" le="177" ce="3" kind="lvalue" id="6b4844737b7f76e51421b68d6e6c83cd_63048845764e0c57be6cce4615355075" nm="isUInt">
<template_arguments>
<integer value="4"/>
</template_arguments>
</drx>
</n32>
<n32 lb="177" cb="3">
<drx lb="177" cb="3" kind="lvalue" nm="Base"/>
</n32>
</ce>
<ce lb="177" cb="3" le="177" ce="3" nbparm="1" id="6b4844737b7f76e51421b68d6e6c83cd_63048845764e0c57be6cce4615355075">
<exp pvirg="true"/>
<n32 lb="177" cb="3" le="177" ce="3">
<drx lb="177" cb="3" le="177" ce="3" kind="lvalue" id="6b4844737b7f76e51421b68d6e6c83cd_63048845764e0c57be6cce4615355075" nm="isUInt">
<template_arguments>
<integer value="12"/>
</template_arguments>
</drx>
</n32>
<n32 lb="177" cb="3">
<drx lb="177" cb="3" kind="lvalue" nm="Disp"/>
</n32>
</ce>
</xop>
<ce lb="177" cb="3" le="177" ce="3" nbparm="1" id="6b4844737b7f76e51421b68d6e6c83cd_523f17403f2d0ddd23bec3b9733abf57">
<exp pvirg="true"/>
<n32 lb="177" cb="3" le="177" ce="3">
<drx lb="177" cb="3" le="177" ce="3" kind="lvalue" id="6b4844737b7f76e51421b68d6e6c83cd_523f17403f2d0ddd23bec3b9733abf57" nm="isUInt">
<template_arguments>
<integer value="8"/>
</template_arguments>
</drx>
</n32>
<n32 lb="177" cb="3">
<drx lb="177" cb="3" kind="lvalue" nm="Len"/>
</n32>
</ce>
</xop>
</n46>
</uo>
</uo>
</n46>
<n32 lb="177" cb="3" le="177" ce="3">
<n46 lb="177" cb="3" le="177" ce="3">
<exp pvirg="true"/>
<xop lb="177" cb="3" le="177" ce="3" kind=",">
<ce lb="177" cb="3" le="177" ce="3" nbparm="3" id="31c357693d52ae274c14f087014287c4_3e40221a11a600da08b516cdee0dac93">
<exp pvirg="true"/>
<n32 lb="177" cb="3">
<drx lb="177" cb="3" kind="lvalue" id="31c357693d52ae274c14f087014287c4_3e40221a11a600da08b516cdee0dac93" nm="_wassert"/>
</n32>
<n32 lb="177" cb="3">
<n52 lb="177" cb="3">
<slit/>
</n52>
</n32>
<n32 lb="177" cb="3">
<n52 lb="177" cb="3">
<slit/>
</n52>
</n32>
<n32 lb="177" cb="3">
<n45 lb="177" cb="3">
<flit/>
</n45>
</n32>
</ce>
<n45 lb="177" cb="3">
<flit/>
</n45>
</xop>
</n46>
</n32>
</xop>
</n46>
</ocast>
<rx lb="178" cb="3" le="178" ce="39" pvirg="true">
<xop lb="178" cb="10" le="178" ce="39" kind="|">
<xop lb="178" cb="10" le="178" ce="35" kind="|">
<n46 lb="178" cb="10" le="178" ce="20">
<exp pvirg="true"/>
<xop lb="178" cb="11" le="178" ce="18" kind="&lt;&lt;">
<n32 lb="178" cb="11">
<drx lb="178" cb="11" kind="lvalue" nm="Len"/>
</n32>
<n45 lb="178" cb="18">
<flit/>
</n45>
</xop>
</n46>
<n46 lb="178" cb="24" le="178" ce="35">
<exp pvirg="true"/>
<xop lb="178" cb="25" le="178" ce="33" kind="&lt;&lt;">
<n32 lb="178" cb="25">
<drx lb="178" cb="25" kind="lvalue" nm="Base"/>
</n32>
<n45 lb="178" cb="33">
<flit/>
</n45>
</xop>
</n46>
</xop>
<n32 lb="178" cb="39">
<drx lb="178" cb="39" kind="lvalue" nm="Disp"/>
</n32>
</xop>
</rx>
</u>

</Stmt>
</m>
<m name="getPCRelEncoding" id="dc1c9359583bc70bd8eb5fceebc7cfde_4f6104e2668a5a9410560cd01413c769" file="1" linestart="181" lineend="202" previous="dc1c9359583bc70bd8eb5fceebc7cfde_4f6104e2668a5a9410560cd01413c769" access="private" hasbody="true" isdef="true">
<fpt const="true" proto="uint64_t">
<Tdef>
<bt name="unsigned long long"/>
</Tdef>
</fpt>
<p name="MI" proto="const llvm::MCInst &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="b3d79b6498e401eea6fd4a0a2ff0b44a_4dc08c22fc67fa33e164b3e422ed7a5c"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="OpNum" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="Fixups" proto="SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<tss>
<templatebase id="96ed60b524dd53b8d6b92c178537632e_de149a278b9bdd7657798d3ddb9a06b4"/>
<template_arguments>
<rt>
<cr id="276500ab2a3064a3cdd4ecc61ff8456d_c336ef6dbf69dda20cb52e3c82e226b4"/>
</rt>
</template_arguments>
</tss>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="Kind" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="Offset" proto="int64_t" isLiteral="true" isPrimitive="true" access2="none">
<Tdef>
<bt name="long long"/>
</Tdef>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="184" cb="77" le="202" ce="1">
<dst lb="185" cb="3" le="185" ce="45">
<exp pvirg="true"/>
<Var nm="MO">
<lrf>
<QualType const="true">
<rt>
<cr id="b3d79b6498e401eea6fd4a0a2ff0b44a_195f5572e3b72b3c4d42c040910ec05d"/>
</rt>
</QualType>
</lrf>
<mce lb="185" cb="25" le="185" ce="44" nbparm="1" id="b3d79b6498e401eea6fd4a0a2ff0b44a_4d6b301cee4a6f23230f1c7d167a28d3">
<exp pvirg="true"/>
<mex lb="185" cb="25" le="185" ce="28" id="b3d79b6498e401eea6fd4a0a2ff0b44a_4d6b301cee4a6f23230f1c7d167a28d3" nm="getOperand" point="1">
<drx lb="185" cb="25" kind="lvalue" nm="MI"/>
</mex>
<n32 lb="185" cb="39">
<drx lb="185" cb="39" kind="lvalue" nm="OpNum"/>
</n32>
</mce>
</Var>
</dst>
<dst lb="186" cb="3" le="186" ce="21">
<exp pvirg="true"/>
<Var nm="Expr">
<pt>
<QualType const="true">
<rt>
<cr id="c6c8e579ec4c80fd3bfd5c18c764ca89_0f29b7896b35764a545396257701b0ee"/>
</rt>
</QualType>
</pt>
</Var>
</dst>
<if lb="187" cb="3" le="199" ce="3" else="true" elselb="189" elsecb="8">
<mce lb="187" cb="7" le="187" ce="16" nbparm="0" id="b3d79b6498e401eea6fd4a0a2ff0b44a_6275f6b2bb230804126ecbd146f94e9d">
<exp pvirg="true"/>
<mex lb="187" cb="7" le="187" ce="10" id="b3d79b6498e401eea6fd4a0a2ff0b44a_6275f6b2bb230804126ecbd146f94e9d" nm="isImm" point="1">
<drx lb="187" cb="7" kind="lvalue" nm="MO"/>
</mex>
</mce>
<xop lb="188" cb="5" le="188" ce="60" kind="=">
<drx lb="188" cb="5" kind="lvalue" nm="Expr"/>
<n32 lb="188" cb="12" le="188" ce="60">
<ce lb="188" cb="12" le="188" ce="60" nbparm="2" id="c6c8e579ec4c80fd3bfd5c18c764ca89_140ea9e0ff852d8d271c1818026157f2">
<exp pvirg="true"/>
<n32 lb="188" cb="12" le="188" ce="28">
<drx lb="188" cb="12" le="188" ce="28" kind="lvalue" id="c6c8e579ec4c80fd3bfd5c18c764ca89_140ea9e0ff852d8d271c1818026157f2" nm="Create"/>
</n32>
<xop lb="188" cb="35" le="188" ce="49" kind="+">
<mce lb="188" cb="35" le="188" ce="45" nbparm="0" id="b3d79b6498e401eea6fd4a0a2ff0b44a_4e98cb8792c17589aa16b1ead6130ad3">
<exp pvirg="true"/>
<mex lb="188" cb="35" le="188" ce="38" id="b3d79b6498e401eea6fd4a0a2ff0b44a_4e98cb8792c17589aa16b1ead6130ad3" nm="getImm" point="1">
<drx lb="188" cb="35" kind="lvalue" nm="MO"/>
</mex>
</mce>
<n32 lb="188" cb="49">
<drx lb="188" cb="49" kind="lvalue" nm="Offset"/>
</n32>
</xop>
<mex lb="188" cb="57" kind="lvalue" id="dc1c9359583bc70bd8eb5fceebc7cfde_5a52cc7814d4ba5ae2e52fed0eb65d6f" nm="Ctx" arrow="1">
<n19 lb="188" cb="57"/>
</mex>
</ce>
</n32>
</xop>
<u lb="189" cb="8" le="199" ce="3">
<xop lb="190" cb="5" le="190" ce="23" kind="=">
<drx lb="190" cb="5" kind="lvalue" nm="Expr"/>
<mce lb="190" cb="12" le="190" ce="23" nbparm="0" id="b3d79b6498e401eea6fd4a0a2ff0b44a_f23908b11e8ed60462453383c3a44b56">
<exp pvirg="true"/>
<mex lb="190" cb="12" le="190" ce="15" id="b3d79b6498e401eea6fd4a0a2ff0b44a_f23908b11e8ed60462453383c3a44b56" nm="getExpr" point="1">
<drx lb="190" cb="12" kind="lvalue" nm="MO"/>
</mex>
</mce>
</xop>
<if lb="191" cb="5" le="198" ce="5">
<n32 lb="191" cb="9">
<n32 lb="191" cb="9">
<drx lb="191" cb="9" kind="lvalue" nm="Offset"/>
</n32>
</n32>
<u lb="191" cb="17" le="198" ce="5">
<dst lb="196" cb="7" le="196" ce="69">
<exp pvirg="true"/>
<Var nm="OffsetExpr">
<pt>
<QualType const="true">
<rt>
<cr id="c6c8e579ec4c80fd3bfd5c18c764ca89_0f29b7896b35764a545396257701b0ee"/>
</rt>
</QualType>
</pt>
<n32 lb="196" cb="34" le="196" ce="68">
<ce lb="196" cb="34" le="196" ce="68" nbparm="2" id="c6c8e579ec4c80fd3bfd5c18c764ca89_140ea9e0ff852d8d271c1818026157f2">
<exp pvirg="true"/>
<n32 lb="196" cb="34" le="196" ce="50">
<drx lb="196" cb="34" le="196" ce="50" kind="lvalue" id="c6c8e579ec4c80fd3bfd5c18c764ca89_140ea9e0ff852d8d271c1818026157f2" nm="Create"/>
</n32>
<n32 lb="196" cb="57">
<drx lb="196" cb="57" kind="lvalue" nm="Offset"/>
</n32>
<mex lb="196" cb="65" kind="lvalue" id="dc1c9359583bc70bd8eb5fceebc7cfde_5a52cc7814d4ba5ae2e52fed0eb65d6f" nm="Ctx" arrow="1">
<n19 lb="196" cb="65"/>
</mex>
</ce>
</n32>
</Var>
</dst>
<xop lb="197" cb="7" le="197" ce="59" kind="=">
<drx lb="197" cb="7" kind="lvalue" nm="Expr"/>
<n32 lb="197" cb="14" le="197" ce="59">
<ce lb="197" cb="14" le="197" ce="59" nbparm="3" id="c6c8e579ec4c80fd3bfd5c18c764ca89_02ebb2ce438cc6c0555641ba948c5107">
<exp pvirg="true"/>
<n32 lb="197" cb="14" le="197" ce="28">
<drx lb="197" cb="14" le="197" ce="28" kind="lvalue" id="c6c8e579ec4c80fd3bfd5c18c764ca89_02ebb2ce438cc6c0555641ba948c5107" nm="CreateAdd"/>
</n32>
<n32 lb="197" cb="38">
<drx lb="197" cb="38" kind="lvalue" nm="Expr"/>
</n32>
<n32 lb="197" cb="44">
<drx lb="197" cb="44" kind="lvalue" nm="OffsetExpr"/>
</n32>
<mex lb="197" cb="56" kind="lvalue" id="dc1c9359583bc70bd8eb5fceebc7cfde_5a52cc7814d4ba5ae2e52fed0eb65d6f" nm="Ctx" arrow="1">
<n19 lb="197" cb="56"/>
</mex>
</ce>
</n32>
</xop>
</u>
</if>
</u>
</if>
<mce lb="200" cb="3" le="200" ce="68" nbparm="1" id="cc7c47255f6621964b49dbeb63bbaba4_828a1ece4569547a42aa16132378c2df">
<exp pvirg="true"/>
<mex lb="200" cb="3" le="200" ce="10" id="cc7c47255f6621964b49dbeb63bbaba4_828a1ece4569547a42aa16132378c2df" nm="push_back" point="1">
<n32 lb="200" cb="3">
<drx lb="200" cb="3" kind="lvalue" nm="Fixups"/>
</n32>
</mex>
<mte lb="200" cb="20" le="200" ce="67">
<exp pvirg="true"/>
<n32 lb="200" cb="20" le="200" ce="67">
<ce lb="200" cb="20" le="200" ce="67" nbparm="4" id="276500ab2a3064a3cdd4ecc61ff8456d_a1b6e4e55c45240dcaf4e06c1f18b649">
<exp pvirg="true"/>
<n32 lb="200" cb="20" le="200" ce="29">
<drx lb="200" cb="20" le="200" ce="29" kind="lvalue" id="276500ab2a3064a3cdd4ecc61ff8456d_a1b6e4e55c45240dcaf4e06c1f18b649" nm="Create"/>
</n32>
<n32 lb="200" cb="36">
<n32 lb="200" cb="36">
<drx lb="200" cb="36" kind="lvalue" nm="Offset"/>
</n32>
</n32>
<n32 lb="200" cb="44">
<drx lb="200" cb="44" kind="lvalue" nm="Expr"/>
</n32>
<ocast lb="200" cb="50" le="200" ce="63">
<et>
<e id="276500ab2a3064a3cdd4ecc61ff8456d_66c16f09b25c6304aad905e503994a15"/>
</et>
<n32 lb="200" cb="63">
<drx lb="200" cb="63" kind="lvalue" nm="Kind"/>
</n32>
</ocast>
<n12>
<exp pvirg="true"/>
</n12>
</ce>
</n32>
</mte>
</mce>
<rx lb="201" cb="3" le="201" ce="10" pvirg="true">
<n32 lb="201" cb="10">
<n45 lb="201" cb="10">
<flit/>
</n45>
</n32>
</rx>
</u>

</Stmt>
</m>
</tun>
</Root>
