{"vcs1":{"timestamp_begin":1749295921.889026117, "rt":0.42, "ut":0.15, "st":0.06}}
{"vcselab":{"timestamp_begin":1749295922.373116401, "rt":0.46, "ut":0.20, "st":0.09}}
{"link":{"timestamp_begin":1749295922.915662795, "rt":0.48, "ut":0.34, "st":0.15}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1749295921.623654778}
{"VCS_COMP_START_TIME": 1749295921.623654778}
{"VCS_COMP_END_TIME": 1749295925.337172430}
{"VCS_USER_OPTIONS": "-R -sverilog /home/n26130126/Desktop/AOC_Final_Project/AIoC_Final_Project/./sim/Tile_Scheduler_tb.sv -f /home/n26130126/Desktop/AOC_Final_Project/AIoC_Final_Project/./src/filelist.f -debug_access+all -full64 +incdir+/home/n26130126/Desktop/AOC_Final_Project/AIoC_Final_Project/./src+/home/n26130126/Desktop/AOC_Final_Project/AIoC_Final_Project/./include+/home/n26130126/Desktop/AOC_Final_Project/AIoC_Final_Project/./sim +notimingcheck +define++FSDB_ALL"}
{"vcs1": {"peak_mem": 314072}}
{"vcselab": {"peak_mem": 179152}}
