Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Mon May 13 17:24:44 2024
| Host         : Minseok running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_control_sets -verbose -file topModule_control_sets_placed.rpt
| Design       : topModule
| Device       : xc7a35t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     8 |
|    Minimum number of control sets                        |     8 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    34 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     8 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     1 |
| >= 16              |     1 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               1 |            1 |
| No           | No                    | Yes                    |             121 |           35 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               4 |            4 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------------------+------------------------------------------------+------------------+------------------+----------------+--------------+
|                 Clock Signal                 |                  Enable Signal                 | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------------------------------+------------------------------------------------+------------------+------------------+----------------+--------------+
|  U_Clock/U_ClkDiv_sec/CLK                    |                                                |                  |                1 |              1 |         1.00 |
|  U_UpCounter10k/U_FndController/U_ClkDiv/CLK |                                                | reset_IBUF       |                1 |              2 |         2.00 |
|  U_Clock/U_FNDController/U_ClkDiv/CLK        |                                                | reset_IBUF       |                1 |              2 |         2.00 |
|  clk_IBUF_BUFG                               | U_UpCounter10k/U_FndController/U_ClkDiv/p_0_in |                  |                4 |              4 |         1.00 |
|  U_Clock/U_ClkDiv_min/r_tick_reg_0           |                                                | reset_IBUF       |                2 |              6 |         3.00 |
|  U_Clock/U_ClkDiv_sec/CLK                    |                                                | reset_IBUF       |                4 |             12 |         3.00 |
|  U_UpCounter10k/U_ClkDiv_10Hz/CLK            |                                                | reset_IBUF       |                2 |             14 |         7.00 |
|  clk_IBUF_BUFG                               |                                                | reset_IBUF       |               25 |             85 |         3.40 |
+----------------------------------------------+------------------------------------------------+------------------+------------------+----------------+--------------+


