
sboxnet.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .bldrapp      0000174e  00010100  00010100  00001a46  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .bldrinit     0000019c  00020000  00020000  00003194  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bldrvec      00000040  00020200  00020200  00003330  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  3 .bootloader   0000033a  00020242  00020242  00003370  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  4 .bldrstatic   00000202  00021b00  00021b00  000036aa  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  5 .bldrstatvec  00000008  00021ff6  00021ff6  000038ac  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  6 .text         000018d0  00000000  00000000  00000174  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  7 .data         00000002  00802000  000018d0  00001a44  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  8 .bss          0000023a  00802002  00802002  000038b4  2**0
                  ALLOC
  9 .eeprom       00000080  00810000  00810000  000038b4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
 10 .comment      00000030  00000000  00000000  00003934  2**0
                  CONTENTS, READONLY
 11 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  00003964  2**2
                  CONTENTS, READONLY
 12 .debug_aranges 000004a0  00000000  00000000  000039a8  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_info   0000b0bf  00000000  00000000  00003e48  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_abbrev 000033e5  00000000  00000000  0000ef07  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_line   00003f49  00000000  00000000  000122ec  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_frame  00000bf0  00000000  00000000  00016238  2**2
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_str    00004edb  00000000  00000000  00016e28  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_loc    000051bd  00000000  00000000  0001bd03  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .debug_ranges 00000838  00000000  00000000  00020ec0  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .bldrapp:

00010100 <sboxnet_debug_inc_recverrors>:
/* Reserve 2 bytes in the bootloader section for the firmware update CRC.
 * Prevents the linker to use this space.
 */
BLDR_CRC_SECTION NOINLINE __ATTR_NAKED __ATTR_USED
static void bldr_crc_section(void) {
    __asm__ __volatile__ (
   10100:	ec e2       	ldi	r30, 0x2C	; 44
   10102:	f2 e2       	ldi	r31, 0x22	; 34
   10104:	80 81       	ld	r24, Z
   10106:	91 81       	ldd	r25, Z+1	; 0x01
   10108:	01 96       	adiw	r24, 0x01	; 1
   1010a:	80 83       	st	Z, r24
   1010c:	91 83       	std	Z+1, r25	; 0x01
   1010e:	08 95       	ret

00010110 <sboxnet_debug_inc_recverr_dor>:
   10110:	e2 e3       	ldi	r30, 0x32	; 50
   10112:	f2 e2       	ldi	r31, 0x22	; 34
   10114:	80 81       	ld	r24, Z
   10116:	91 81       	ldd	r25, Z+1	; 0x01
   10118:	01 96       	adiw	r24, 0x01	; 1
   1011a:	80 83       	st	Z, r24
   1011c:	91 83       	std	Z+1, r25	; 0x01
   1011e:	08 95       	ret

00010120 <sboxnet_debug_inc_recv_byte>:
   10120:	e6 e1       	ldi	r30, 0x16	; 22
   10122:	f2 e2       	ldi	r31, 0x22	; 34
   10124:	80 81       	ld	r24, Z
   10126:	91 81       	ldd	r25, Z+1	; 0x01
   10128:	01 96       	adiw	r24, 0x01	; 1
   1012a:	80 83       	st	Z, r24
   1012c:	91 83       	std	Z+1, r25	; 0x01
   1012e:	08 95       	ret

00010130 <sboxnet_prandom>:
   10130:	e7 ec       	ldi	r30, 0xC7	; 199
   10132:	f0 e2       	ldi	r31, 0x20	; 32
   10134:	86 a1       	ldd	r24, Z+38	; 0x26
   10136:	98 2f       	mov	r25, r24
   10138:	99 0f       	add	r25, r25
   1013a:	89 27       	eor	r24, r25
   1013c:	98 2f       	mov	r25, r24
   1013e:	96 95       	lsr	r25
   10140:	89 27       	eor	r24, r25
   10142:	98 2f       	mov	r25, r24
   10144:	99 0f       	add	r25, r25
   10146:	99 0f       	add	r25, r25
   10148:	89 27       	eor	r24, r25
   1014a:	86 a3       	std	Z+38, r24	; 0x26
   1014c:	08 95       	ret

0001014e <sboxnet_rb_write>:
   1014e:	fc 01       	movw	r30, r24
   10150:	94 81       	ldd	r25, Z+4	; 0x04
   10152:	27 81       	ldd	r18, Z+7	; 0x07
   10154:	86 81       	ldd	r24, Z+6	; 0x06
   10156:	89 0f       	add	r24, r25
   10158:	82 17       	cp	r24, r18
   1015a:	88 f4       	brcc	.+34     	; 0x1017e <sboxnet_rb_write+0x30>
   1015c:	9f 5f       	subi	r25, 0xFF	; 255
   1015e:	94 83       	std	Z+4, r25	; 0x04
   10160:	83 81       	ldd	r24, Z+3	; 0x03
   10162:	df 01       	movw	r26, r30
   10164:	a8 0f       	add	r26, r24
   10166:	b1 1d       	adc	r27, r1
   10168:	18 96       	adiw	r26, 0x08	; 8
   1016a:	6c 93       	st	X, r22
   1016c:	8f 5f       	subi	r24, 0xFF	; 255
   1016e:	82 17       	cp	r24, r18
   10170:	18 f4       	brcc	.+6      	; 0x10178 <sboxnet_rb_write+0x2a>
   10172:	83 83       	std	Z+3, r24	; 0x03
   10174:	81 e0       	ldi	r24, 0x01	; 1
   10176:	08 95       	ret
   10178:	13 82       	std	Z+3, r1	; 0x03
   1017a:	81 e0       	ldi	r24, 0x01	; 1
   1017c:	08 95       	ret
   1017e:	e7 ec       	ldi	r30, 0xC7	; 199
   10180:	f0 e2       	ldi	r31, 0x20	; 32
   10182:	87 8d       	ldd	r24, Z+31	; 0x1f
   10184:	84 60       	ori	r24, 0x04	; 4
   10186:	87 8f       	std	Z+31, r24	; 0x1f
   10188:	80 e0       	ldi	r24, 0x00	; 0
   1018a:	08 95       	ret

0001018c <sboxnet_rb_read_commit>:
   1018c:	fc 01       	movw	r30, r24
   1018e:	96 81       	ldd	r25, Z+6	; 0x06
   10190:	81 81       	ldd	r24, Z+1	; 0x01
   10192:	98 17       	cp	r25, r24
   10194:	40 f4       	brcc	.+16     	; 0x101a6 <sboxnet_rb_read_commit+0x1a>
   10196:	a7 ec       	ldi	r26, 0xC7	; 199
   10198:	b0 e2       	ldi	r27, 0x20	; 32
   1019a:	5f 96       	adiw	r26, 0x1f	; 31
   1019c:	8c 91       	ld	r24, X
   1019e:	5f 97       	sbiw	r26, 0x1f	; 31
   101a0:	82 60       	ori	r24, 0x02	; 2
   101a2:	5f 96       	adiw	r26, 0x1f	; 31
   101a4:	8c 93       	st	X, r24
   101a6:	86 81       	ldd	r24, Z+6	; 0x06
   101a8:	91 81       	ldd	r25, Z+1	; 0x01
   101aa:	89 1b       	sub	r24, r25
   101ac:	86 83       	std	Z+6, r24	; 0x06
   101ae:	11 82       	std	Z+1, r1	; 0x01
   101b0:	80 81       	ld	r24, Z
   101b2:	82 83       	std	Z+2, r24	; 0x02
   101b4:	08 95       	ret

000101b6 <sboxnet_rb_read>:
   101b6:	fc 01       	movw	r30, r24
   101b8:	81 81       	ldd	r24, Z+1	; 0x01
   101ba:	96 81       	ldd	r25, Z+6	; 0x06
   101bc:	89 17       	cp	r24, r25
   101be:	78 f4       	brcc	.+30     	; 0x101de <sboxnet_rb_read+0x28>
   101c0:	8f 5f       	subi	r24, 0xFF	; 255
   101c2:	81 83       	std	Z+1, r24	; 0x01
   101c4:	90 81       	ld	r25, Z
   101c6:	df 01       	movw	r26, r30
   101c8:	a9 0f       	add	r26, r25
   101ca:	b1 1d       	adc	r27, r1
   101cc:	18 96       	adiw	r26, 0x08	; 8
   101ce:	8c 91       	ld	r24, X
   101d0:	9f 5f       	subi	r25, 0xFF	; 255
   101d2:	90 83       	st	Z, r25
   101d4:	27 81       	ldd	r18, Z+7	; 0x07
   101d6:	92 17       	cp	r25, r18
   101d8:	40 f0       	brcs	.+16     	; 0x101ea <sboxnet_rb_read+0x34>
   101da:	10 82       	st	Z, r1
   101dc:	08 95       	ret
   101de:	e7 ec       	ldi	r30, 0xC7	; 199
   101e0:	f0 e2       	ldi	r31, 0x20	; 32
   101e2:	87 8d       	ldd	r24, Z+31	; 0x1f
   101e4:	82 60       	ori	r24, 0x02	; 2
   101e6:	87 8f       	std	Z+31, r24	; 0x1f
   101e8:	80 e0       	ldi	r24, 0x00	; 0
   101ea:	08 95       	ret

000101ec <sboxnet_set_timer>:
   101ec:	4f b7       	in	r20, 0x3f	; 63
   101ee:	f8 94       	cli
   101f0:	e0 e0       	ldi	r30, 0x00	; 0
   101f2:	fa e0       	ldi	r31, 0x0A	; 10
   101f4:	20 a1       	ldd	r18, Z+32	; 0x20
   101f6:	31 a1       	ldd	r19, Z+33	; 0x21
   101f8:	4f bf       	out	0x3f, r20	; 63
   101fa:	82 0f       	add	r24, r18
   101fc:	93 1f       	adc	r25, r19
   101fe:	9f 73       	andi	r25, 0x3F	; 63
   10200:	2f b7       	in	r18, 0x3f	; 63
   10202:	f8 94       	cli
   10204:	80 a7       	std	Z+40, r24	; 0x28
   10206:	91 a7       	std	Z+41, r25	; 0x29
   10208:	2f bf       	out	0x3f, r18	; 63
   1020a:	80 e1       	ldi	r24, 0x10	; 16
   1020c:	84 87       	std	Z+12, r24	; 0x0c
   1020e:	87 81       	ldd	r24, Z+7	; 0x07
   10210:	8c 7f       	andi	r24, 0xFC	; 252
   10212:	82 60       	ori	r24, 0x02	; 2
   10214:	87 83       	std	Z+7, r24	; 0x07
   10216:	08 95       	ret

00010218 <sboxnet_check_try_transmit>:
   10218:	cf 93       	push	r28
   1021a:	df 93       	push	r29
   1021c:	c5 ee       	ldi	r28, 0xE5	; 229
   1021e:	d0 e2       	ldi	r29, 0x20	; 32
   10220:	8c 81       	ldd	r24, Y+4	; 0x04
   10222:	81 11       	cpse	r24, r1
   10224:	0d c0       	rjmp	.+26     	; 0x10240 <sboxnet_check_try_transmit+0x28>
   10226:	fe 01       	movw	r30, r28
   10228:	e3 56       	subi	r30, 0x63	; 99
   1022a:	ff 4f       	sbci	r31, 0xFF	; 255
   1022c:	86 81       	ldd	r24, Z+6	; 0x06
   1022e:	87 30       	cpi	r24, 0x07	; 7
   10230:	18 f1       	brcs	.+70     	; 0x10278 <sboxnet_check_try_transmit+0x60>
   10232:	1b 82       	std	Y+3, r1	; 0x03
   10234:	cf 01       	movw	r24, r30
   10236:	0e 94 db 80 	call	0x101b6	; 0x101b6 <sboxnet_rb_read>
   1023a:	8c 83       	std	Y+4, r24	; 0x04
   1023c:	88 23       	and	r24, r24
   1023e:	e1 f0       	breq	.+56     	; 0x10278 <sboxnet_check_try_transmit+0x60>
   10240:	8b 81       	ldd	r24, Y+3	; 0x03
   10242:	81 11       	cpse	r24, r1
   10244:	19 c0       	rjmp	.+50     	; 0x10278 <sboxnet_check_try_transmit+0x60>
   10246:	88 81       	ld	r24, Y
   10248:	81 11       	cpse	r24, r1
   1024a:	16 c0       	rjmp	.+44     	; 0x10278 <sboxnet_check_try_transmit+0x60>
   1024c:	0e 94 98 80 	call	0x10130	; 0x10130 <sboxnet_prandom>
   10250:	2a 81       	ldd	r18, Y+2	; 0x02
   10252:	30 e0       	ldi	r19, 0x00	; 0
   10254:	22 0f       	add	r18, r18
   10256:	33 1f       	adc	r19, r19
   10258:	22 0f       	add	r18, r18
   1025a:	33 1f       	adc	r19, r19
   1025c:	20 5f       	subi	r18, 0xF0	; 240
   1025e:	3e 4f       	sbci	r19, 0xFE	; 254
   10260:	91 e0       	ldi	r25, 0x01	; 1
   10262:	90 93 8c 06 	sts	0x068C, r25	; 0x80068c <__TEXT_REGION_LENGTH__+0x7de68c>
   10266:	90 93 e5 20 	sts	0x20E5, r25	; 0x8020e5 <g_v+0x1e>
   1026a:	8f 77       	andi	r24, 0x7F	; 127
   1026c:	a9 01       	movw	r20, r18
   1026e:	48 0f       	add	r20, r24
   10270:	51 1d       	adc	r21, r1
   10272:	ca 01       	movw	r24, r20
   10274:	0e 94 f6 80 	call	0x101ec	; 0x101ec <sboxnet_set_timer>
   10278:	df 91       	pop	r29
   1027a:	cf 91       	pop	r28
   1027c:	08 95       	ret

0001027e <sboxnet_can_send_msg>:
   1027e:	fc 01       	movw	r30, r24
   10280:	23 81       	ldd	r18, Z+3	; 0x03
   10282:	2f 73       	andi	r18, 0x3F	; 63
   10284:	2a 5f       	subi	r18, 0xFA	; 250
   10286:	8f b7       	in	r24, 0x3f	; 63
   10288:	f8 94       	cli
   1028a:	90 91 89 21 	lds	r25, 0x2189	; 0x802189 <g_v+0xc2>
   1028e:	30 91 88 21 	lds	r19, 0x2188	; 0x802188 <g_v+0xc1>
   10292:	93 1b       	sub	r25, r19
   10294:	30 91 86 21 	lds	r19, 0x2186	; 0x802186 <g_v+0xbf>
   10298:	93 1b       	sub	r25, r19
   1029a:	8f bf       	out	0x3f, r24	; 63
   1029c:	81 e0       	ldi	r24, 0x01	; 1
   1029e:	29 17       	cp	r18, r25
   102a0:	08 f0       	brcs	.+2      	; 0x102a4 <sboxnet_can_send_msg+0x26>
   102a2:	80 e0       	ldi	r24, 0x00	; 0
   102a4:	08 95       	ret

000102a6 <sboxnet_all_sent>:
   102a6:	81 e0       	ldi	r24, 0x01	; 1
   102a8:	90 91 88 21 	lds	r25, 0x2188	; 0x802188 <g_v+0xc1>
   102ac:	91 11       	cpse	r25, r1
   102ae:	80 e0       	ldi	r24, 0x00	; 0
   102b0:	08 95       	ret

000102b2 <crc_ccitt_update>:
   102b2:	86 27       	eor	r24, r22
   102b4:	08 2e       	mov	r0, r24
   102b6:	82 95       	swap	r24
   102b8:	80 7f       	andi	r24, 0xF0	; 240
   102ba:	80 25       	eor	r24, r0
   102bc:	09 2e       	mov	r0, r25
   102be:	98 2f       	mov	r25, r24
   102c0:	82 95       	swap	r24
   102c2:	8f 70       	andi	r24, 0x0F	; 15
   102c4:	08 26       	eor	r0, r24
   102c6:	86 95       	lsr	r24
   102c8:	98 27       	eor	r25, r24
   102ca:	89 27       	eor	r24, r25
   102cc:	88 0f       	add	r24, r24
   102ce:	88 0f       	add	r24, r24
   102d0:	88 0f       	add	r24, r24
   102d2:	80 25       	eor	r24, r0
   102d4:	08 95       	ret

000102d6 <bldr_process_cmd_net_reset>:
   102d6:	9f b7       	in	r25, 0x3f	; 63
   102d8:	f8 94       	cli
   102da:	8f ef       	ldi	r24, 0xFF	; 255
   102dc:	80 93 c7 20 	sts	0x20C7, r24	; 0x8020c7 <g_v>
   102e0:	80 91 03 20 	lds	r24, 0x2003	; 0x802003 <g_dev_state>
   102e4:	88 60       	ori	r24, 0x08	; 8
   102e6:	80 93 03 20 	sts	0x2003, r24	; 0x802003 <g_dev_state>
   102ea:	9f bf       	out	0x3f, r25	; 63
   102ec:	08 95       	ret

000102ee <sboxnet_receiver_enable>:
   102ee:	e0 ea       	ldi	r30, 0xA0	; 160
   102f0:	fa e0       	ldi	r31, 0x0A	; 10
   102f2:	83 81       	ldd	r24, Z+3	; 0x03
   102f4:	8f 7c       	andi	r24, 0xCF	; 207
   102f6:	80 62       	ori	r24, 0x20	; 32
   102f8:	83 83       	std	Z+3, r24	; 0x03
   102fa:	84 81       	ldd	r24, Z+4	; 0x04
   102fc:	82 61       	ori	r24, 0x12	; 18
   102fe:	84 83       	std	Z+4, r24	; 0x04
   10300:	08 95       	ret

00010302 <sboxnet_init>:
   10302:	87 e5       	ldi	r24, 0x57	; 87
   10304:	91 e0       	ldi	r25, 0x01	; 1
   10306:	e5 ee       	ldi	r30, 0xE5	; 229
   10308:	f0 e2       	ldi	r31, 0x20	; 32
   1030a:	df 01       	movw	r26, r30
   1030c:	9c 01       	movw	r18, r24
   1030e:	1d 92       	st	X+, r1
   10310:	21 50       	subi	r18, 0x01	; 1
   10312:	30 40       	sbci	r19, 0x00	; 0
   10314:	e1 f7       	brne	.-8      	; 0x1030e <sboxnet_init+0xc>
   10316:	e7 ec       	ldi	r30, 0xC7	; 199
   10318:	f0 e2       	ldi	r31, 0x20	; 32
   1031a:	80 8d       	ldd	r24, Z+24	; 0x18
   1031c:	86 a3       	std	Z+38, r24	; 0x26
   1031e:	89 e1       	ldi	r24, 0x19	; 25
   10320:	80 a3       	std	Z+32, r24	; 0x20
   10322:	8c e8       	ldi	r24, 0x8C	; 140
   10324:	86 a7       	std	Z+46, r24	; 0x2e
   10326:	80 93 89 21 	sts	0x2189, r24	; 0x802189 <g_v+0xc2>
   1032a:	e0 e8       	ldi	r30, 0x80	; 128
   1032c:	f6 e0       	ldi	r31, 0x06	; 6
   1032e:	94 e0       	ldi	r25, 0x04	; 4
   10330:	92 83       	std	Z+2, r25	; 0x02
   10332:	82 89       	ldd	r24, Z+18	; 0x12
   10334:	87 7c       	andi	r24, 0xC7	; 199
   10336:	88 61       	ori	r24, 0x18	; 24
   10338:	82 8b       	std	Z+18, r24	; 0x12
   1033a:	88 e0       	ldi	r24, 0x08	; 8
   1033c:	85 83       	std	Z+5, r24	; 0x05
   1033e:	81 83       	std	Z+1, r24	; 0x01
   10340:	81 85       	ldd	r24, Z+9	; 0x09
   10342:	8c 7f       	andi	r24, 0xFC	; 252
   10344:	81 87       	std	Z+9, r24	; 0x09
   10346:	92 87       	std	Z+10, r25	; 0x0a
   10348:	81 e0       	ldi	r24, 0x01	; 1
   1034a:	84 87       	std	Z+12, r24	; 0x0c
   1034c:	e0 ea       	ldi	r30, 0xA0	; 160
   1034e:	fa e0       	ldi	r31, 0x0A	; 10
   10350:	17 82       	std	Z+7, r1	; 0x07
   10352:	87 e0       	ldi	r24, 0x07	; 7
   10354:	86 83       	std	Z+6, r24	; 0x06
   10356:	80 e4       	ldi	r24, 0x40	; 64
   10358:	81 83       	std	Z+1, r24	; 0x01
   1035a:	13 82       	std	Z+3, r1	; 0x03
   1035c:	82 e0       	ldi	r24, 0x02	; 2
   1035e:	84 83       	std	Z+4, r24	; 0x04
   10360:	87 e2       	ldi	r24, 0x27	; 39
   10362:	85 83       	std	Z+5, r24	; 0x05
   10364:	0e 94 77 81 	call	0x102ee	; 0x102ee <sboxnet_receiver_enable>
   10368:	08 95       	ret

0001036a <__vector_58>:
   1036a:	1f 92       	push	r1
   1036c:	0f 92       	push	r0
   1036e:	0f b6       	in	r0, 0x3f	; 63
   10370:	0f 92       	push	r0
   10372:	11 24       	eor	r1, r1
   10374:	08 b6       	in	r0, 0x38	; 56
   10376:	0f 92       	push	r0
   10378:	18 be       	out	0x38, r1	; 56
   1037a:	09 b6       	in	r0, 0x39	; 57
   1037c:	0f 92       	push	r0
   1037e:	19 be       	out	0x39, r1	; 57
   10380:	0a b6       	in	r0, 0x3a	; 58
   10382:	0f 92       	push	r0
   10384:	1a be       	out	0x3a, r1	; 58
   10386:	0b b6       	in	r0, 0x3b	; 59
   10388:	0f 92       	push	r0
   1038a:	1b be       	out	0x3b, r1	; 59
   1038c:	cf 92       	push	r12
   1038e:	df 92       	push	r13
   10390:	ef 92       	push	r14
   10392:	ff 92       	push	r15
   10394:	0f 93       	push	r16
   10396:	1f 93       	push	r17
   10398:	2f 93       	push	r18
   1039a:	3f 93       	push	r19
   1039c:	4f 93       	push	r20
   1039e:	5f 93       	push	r21
   103a0:	6f 93       	push	r22
   103a2:	7f 93       	push	r23
   103a4:	8f 93       	push	r24
   103a6:	9f 93       	push	r25
   103a8:	af 93       	push	r26
   103aa:	bf 93       	push	r27
   103ac:	ef 93       	push	r30
   103ae:	ff 93       	push	r31
   103b0:	cf 93       	push	r28
   103b2:	df 93       	push	r29
   103b4:	1f 92       	push	r1
   103b6:	cd b7       	in	r28, 0x3d	; 61
   103b8:	de b7       	in	r29, 0x3e	; 62
   103ba:	05 ee       	ldi	r16, 0xE5	; 229
   103bc:	10 e2       	ldi	r17, 0x20	; 32
   103be:	e0 ea       	ldi	r30, 0xA0	; 160
   103c0:	fa e0       	ldi	r31, 0x0A	; 10
   103c2:	f1 80       	ldd	r15, Z+1	; 0x01
   103c4:	f9 82       	std	Y+1, r15	; 0x01
   103c6:	99 81       	ldd	r25, Y+1	; 0x01
   103c8:	e0 80       	ld	r14, Z
   103ca:	8f 2d       	mov	r24, r15
   103cc:	8c 71       	andi	r24, 0x1C	; 28
   103ce:	89 83       	std	Y+1, r24	; 0x01
   103d0:	88 23       	and	r24, r24
   103d2:	d1 f0       	breq	.+52     	; 0x10408 <__vector_58+0x9e>
   103d4:	0e 94 80 80 	call	0x10100	; 0x10100 <sboxnet_debug_inc_recverrors>
   103d8:	f4 fe       	sbrs	r15, 4
   103da:	08 c0       	rjmp	.+16     	; 0x103ec <__vector_58+0x82>
   103dc:	f8 01       	movw	r30, r16
   103de:	e7 5b       	subi	r30, 0xB7	; 183
   103e0:	fe 4f       	sbci	r31, 0xFE	; 254
   103e2:	80 81       	ld	r24, Z
   103e4:	91 81       	ldd	r25, Z+1	; 0x01
   103e6:	01 96       	adiw	r24, 0x01	; 1
   103e8:	80 83       	st	Z, r24
   103ea:	91 83       	std	Z+1, r25	; 0x01
   103ec:	f3 fc       	sbrc	r15, 3
   103ee:	0e 94 88 80 	call	0x10110	; 0x10110 <sboxnet_debug_inc_recverr_dor>
   103f2:	f2 fe       	sbrs	r15, 2
   103f4:	98 c0       	rjmp	.+304    	; 0x10526 <__vector_58+0x1bc>
   103f6:	f8 01       	movw	r30, r16
   103f8:	e5 5b       	subi	r30, 0xB5	; 181
   103fa:	fe 4f       	sbci	r31, 0xFE	; 254
   103fc:	80 81       	ld	r24, Z
   103fe:	91 81       	ldd	r25, Z+1	; 0x01
   10400:	01 96       	adiw	r24, 0x01	; 1
   10402:	80 83       	st	Z, r24
   10404:	91 83       	std	Z+1, r25	; 0x01
   10406:	8f c0       	rjmp	.+286    	; 0x10526 <__vector_58+0x1bc>
   10408:	90 ff       	sbrs	r25, 0
   1040a:	36 c0       	rjmp	.+108    	; 0x10478 <__vector_58+0x10e>
   1040c:	f8 01       	movw	r30, r16
   1040e:	85 85       	ldd	r24, Z+13	; 0x0d
   10410:	88 23       	and	r24, r24
   10412:	69 f0       	breq	.+26     	; 0x1042e <__vector_58+0xc4>
   10414:	e1 5b       	subi	r30, 0xB1	; 177
   10416:	fe 4f       	sbci	r31, 0xFE	; 254
   10418:	80 81       	ld	r24, Z
   1041a:	91 81       	ldd	r25, Z+1	; 0x01
   1041c:	01 96       	adiw	r24, 0x01	; 1
   1041e:	80 83       	st	Z, r24
   10420:	91 83       	std	Z+1, r25	; 0x01
   10422:	0e 94 80 80 	call	0x10100	; 0x10100 <sboxnet_debug_inc_recverrors>
   10426:	f8 01       	movw	r30, r16
   10428:	15 86       	std	Z+13, r1	; 0x0d
   1042a:	86 85       	ldd	r24, Z+14	; 0x0e
   1042c:	84 87       	std	Z+12, r24	; 0x0c
   1042e:	80 91 c7 20 	lds	r24, 0x20C7	; 0x8020c7 <g_v>
   10432:	e8 16       	cp	r14, r24
   10434:	19 f0       	breq	.+6      	; 0x1043c <__vector_58+0xd2>
   10436:	ff ef       	ldi	r31, 0xFF	; 255
   10438:	ef 12       	cpse	r14, r31
   1043a:	75 c0       	rjmp	.+234    	; 0x10526 <__vector_58+0x1bc>
   1043c:	e0 ea       	ldi	r30, 0xA0	; 160
   1043e:	fa e0       	ldi	r31, 0x0A	; 10
   10440:	84 81       	ldd	r24, Z+4	; 0x04
   10442:	8d 7f       	andi	r24, 0xFD	; 253
   10444:	84 83       	std	Z+4, r24	; 0x04
   10446:	68 01       	movw	r12, r16
   10448:	89 e0       	ldi	r24, 0x09	; 9
   1044a:	c8 0e       	add	r12, r24
   1044c:	d1 1c       	adc	r13, r1
   1044e:	60 e0       	ldi	r22, 0x00	; 0
   10450:	c6 01       	movw	r24, r12
   10452:	0e 94 a7 80 	call	0x1014e	; 0x1014e <sboxnet_rb_write>
   10456:	88 23       	and	r24, r24
   10458:	61 f0       	breq	.+24     	; 0x10472 <__vector_58+0x108>
   1045a:	6e 2d       	mov	r22, r14
   1045c:	c6 01       	movw	r24, r12
   1045e:	0e 94 a7 80 	call	0x1014e	; 0x1014e <sboxnet_rb_write>
   10462:	88 23       	and	r24, r24
   10464:	31 f0       	breq	.+12     	; 0x10472 <__vector_58+0x108>
   10466:	0e 94 90 80 	call	0x10120	; 0x10120 <sboxnet_debug_inc_recv_byte>
   1046a:	86 e0       	ldi	r24, 0x06	; 6
   1046c:	f8 01       	movw	r30, r16
   1046e:	87 83       	std	Z+7, r24	; 0x07
   10470:	65 c0       	rjmp	.+202    	; 0x1053c <__vector_58+0x1d2>
   10472:	0e 94 88 80 	call	0x10110	; 0x10110 <sboxnet_debug_inc_recverr_dor>
   10476:	55 c0       	rjmp	.+170    	; 0x10522 <__vector_58+0x1b8>
   10478:	f8 01       	movw	r30, r16
   1047a:	85 85       	ldd	r24, Z+13	; 0x0d
   1047c:	97 81       	ldd	r25, Z+7	; 0x07
   1047e:	98 17       	cp	r25, r24
   10480:	40 f4       	brcc	.+16     	; 0x10492 <__vector_58+0x128>
   10482:	ef 5a       	subi	r30, 0xAF	; 175
   10484:	fe 4f       	sbci	r31, 0xFE	; 254
   10486:	80 81       	ld	r24, Z
   10488:	91 81       	ldd	r25, Z+1	; 0x01
   1048a:	01 96       	adiw	r24, 0x01	; 1
   1048c:	80 83       	st	Z, r24
   1048e:	91 83       	std	Z+1, r25	; 0x01
   10490:	48 c0       	rjmp	.+144    	; 0x10522 <__vector_58+0x1b8>
   10492:	84 30       	cpi	r24, 0x04	; 4
   10494:	29 f4       	brne	.+10     	; 0x104a0 <__vector_58+0x136>
   10496:	8e 2d       	mov	r24, r14
   10498:	8f 73       	andi	r24, 0x3F	; 63
   1049a:	8a 5f       	subi	r24, 0xFA	; 250
   1049c:	f8 01       	movw	r30, r16
   1049e:	87 83       	std	Z+7, r24	; 0x07
   104a0:	6e 2d       	mov	r22, r14
   104a2:	c8 01       	movw	r24, r16
   104a4:	09 96       	adiw	r24, 0x09	; 9
   104a6:	0e 94 a7 80 	call	0x1014e	; 0x1014e <sboxnet_rb_write>
   104aa:	81 11       	cpse	r24, r1
   104ac:	03 c0       	rjmp	.+6      	; 0x104b4 <__vector_58+0x14a>
   104ae:	0e 94 88 80 	call	0x10110	; 0x10110 <sboxnet_debug_inc_recverr_dor>
   104b2:	37 c0       	rjmp	.+110    	; 0x10522 <__vector_58+0x1b8>
   104b4:	0e 94 90 80 	call	0x10120	; 0x10120 <sboxnet_debug_inc_recv_byte>
   104b8:	f8 01       	movw	r30, r16
   104ba:	47 81       	ldd	r20, Z+7	; 0x07
   104bc:	25 85       	ldd	r18, Z+13	; 0x0d
   104be:	30 e0       	ldi	r19, 0x00	; 0
   104c0:	84 2f       	mov	r24, r20
   104c2:	90 e0       	ldi	r25, 0x00	; 0
   104c4:	01 96       	adiw	r24, 0x01	; 1
   104c6:	28 17       	cp	r18, r24
   104c8:	39 07       	cpc	r19, r25
   104ca:	c1 f5       	brne	.+112    	; 0x1053c <__vector_58+0x1d2>
   104cc:	86 85       	ldd	r24, Z+14	; 0x0e
   104ce:	e8 0f       	add	r30, r24
   104d0:	f1 1d       	adc	r31, r1
   104d2:	41 8b       	std	Z+17, r20	; 0x11
   104d4:	f8 01       	movw	r30, r16
   104d6:	17 82       	std	Z+7, r1	; 0x07
   104d8:	e0 ea       	ldi	r30, 0xA0	; 160
   104da:	fa e0       	ldi	r31, 0x0A	; 10
   104dc:	84 81       	ldd	r24, Z+4	; 0x04
   104de:	82 60       	ori	r24, 0x02	; 2
   104e0:	84 83       	std	Z+4, r24	; 0x04
   104e2:	f8 01       	movw	r30, r16
   104e4:	27 85       	ldd	r18, Z+15	; 0x0f
   104e6:	85 85       	ldd	r24, Z+13	; 0x0d
   104e8:	90 e0       	ldi	r25, 0x00	; 0
   104ea:	82 0f       	add	r24, r18
   104ec:	91 1d       	adc	r25, r1
   104ee:	20 89       	ldd	r18, Z+16	; 0x10
   104f0:	30 e0       	ldi	r19, 0x00	; 0
   104f2:	28 17       	cp	r18, r24
   104f4:	39 07       	cpc	r19, r25
   104f6:	2c f4       	brge	.+10     	; 0x10502 <__vector_58+0x198>
   104f8:	e7 ec       	ldi	r30, 0xC7	; 199
   104fa:	f0 e2       	ldi	r31, 0x20	; 32
   104fc:	87 8d       	ldd	r24, Z+31	; 0x1f
   104fe:	84 60       	ori	r24, 0x04	; 4
   10500:	87 8f       	std	Z+31, r24	; 0x1f
   10502:	f8 01       	movw	r30, r16
   10504:	97 85       	ldd	r25, Z+15	; 0x0f
   10506:	85 85       	ldd	r24, Z+13	; 0x0d
   10508:	89 0f       	add	r24, r25
   1050a:	87 87       	std	Z+15, r24	; 0x0f
   1050c:	15 86       	std	Z+13, r1	; 0x0d
   1050e:	84 85       	ldd	r24, Z+12	; 0x0c
   10510:	86 87       	std	Z+14, r24	; 0x0e
   10512:	e8 e1       	ldi	r30, 0x18	; 24
   10514:	f2 e2       	ldi	r31, 0x22	; 34
   10516:	80 81       	ld	r24, Z
   10518:	91 81       	ldd	r25, Z+1	; 0x01
   1051a:	01 96       	adiw	r24, 0x01	; 1
   1051c:	80 83       	st	Z, r24
   1051e:	91 83       	std	Z+1, r25	; 0x01
   10520:	0d c0       	rjmp	.+26     	; 0x1053c <__vector_58+0x1d2>
   10522:	0e 94 80 80 	call	0x10100	; 0x10100 <sboxnet_debug_inc_recverrors>
   10526:	f8 01       	movw	r30, r16
   10528:	17 82       	std	Z+7, r1	; 0x07
   1052a:	e0 ea       	ldi	r30, 0xA0	; 160
   1052c:	fa e0       	ldi	r31, 0x0A	; 10
   1052e:	84 81       	ldd	r24, Z+4	; 0x04
   10530:	82 60       	ori	r24, 0x02	; 2
   10532:	84 83       	std	Z+4, r24	; 0x04
   10534:	f8 01       	movw	r30, r16
   10536:	15 86       	std	Z+13, r1	; 0x0d
   10538:	86 85       	ldd	r24, Z+14	; 0x0e
   1053a:	84 87       	std	Z+12, r24	; 0x0c
   1053c:	0f 90       	pop	r0
   1053e:	df 91       	pop	r29
   10540:	cf 91       	pop	r28
   10542:	ff 91       	pop	r31
   10544:	ef 91       	pop	r30
   10546:	bf 91       	pop	r27
   10548:	af 91       	pop	r26
   1054a:	9f 91       	pop	r25
   1054c:	8f 91       	pop	r24
   1054e:	7f 91       	pop	r23
   10550:	6f 91       	pop	r22
   10552:	5f 91       	pop	r21
   10554:	4f 91       	pop	r20
   10556:	3f 91       	pop	r19
   10558:	2f 91       	pop	r18
   1055a:	1f 91       	pop	r17
   1055c:	0f 91       	pop	r16
   1055e:	ff 90       	pop	r15
   10560:	ef 90       	pop	r14
   10562:	df 90       	pop	r13
   10564:	cf 90       	pop	r12
   10566:	0f 90       	pop	r0
   10568:	0b be       	out	0x3b, r0	; 59
   1056a:	0f 90       	pop	r0
   1056c:	0a be       	out	0x3a, r0	; 58
   1056e:	0f 90       	pop	r0
   10570:	09 be       	out	0x39, r0	; 57
   10572:	0f 90       	pop	r0
   10574:	08 be       	out	0x38, r0	; 56
   10576:	0f 90       	pop	r0
   10578:	0f be       	out	0x3f, r0	; 63
   1057a:	0f 90       	pop	r0
   1057c:	1f 90       	pop	r1
   1057e:	18 95       	reti

00010580 <__vector_60>:
   10580:	1f 92       	push	r1
   10582:	0f 92       	push	r0
   10584:	0f b6       	in	r0, 0x3f	; 63
   10586:	0f 92       	push	r0
   10588:	11 24       	eor	r1, r1
   1058a:	08 b6       	in	r0, 0x38	; 56
   1058c:	0f 92       	push	r0
   1058e:	18 be       	out	0x38, r1	; 56
   10590:	09 b6       	in	r0, 0x39	; 57
   10592:	0f 92       	push	r0
   10594:	19 be       	out	0x39, r1	; 57
   10596:	0a b6       	in	r0, 0x3a	; 58
   10598:	0f 92       	push	r0
   1059a:	1a be       	out	0x3a, r1	; 58
   1059c:	0b b6       	in	r0, 0x3b	; 59
   1059e:	0f 92       	push	r0
   105a0:	1b be       	out	0x3b, r1	; 59
   105a2:	0f 93       	push	r16
   105a4:	1f 93       	push	r17
   105a6:	2f 93       	push	r18
   105a8:	3f 93       	push	r19
   105aa:	4f 93       	push	r20
   105ac:	5f 93       	push	r21
   105ae:	6f 93       	push	r22
   105b0:	7f 93       	push	r23
   105b2:	8f 93       	push	r24
   105b4:	9f 93       	push	r25
   105b6:	af 93       	push	r26
   105b8:	bf 93       	push	r27
   105ba:	cf 93       	push	r28
   105bc:	df 93       	push	r29
   105be:	ef 93       	push	r30
   105c0:	ff 93       	push	r31
   105c2:	c5 ee       	ldi	r28, 0xE5	; 229
   105c4:	d0 e2       	ldi	r29, 0x20	; 32
   105c6:	e0 ea       	ldi	r30, 0xA0	; 160
   105c8:	fa e0       	ldi	r31, 0x0A	; 10
   105ca:	81 81       	ldd	r24, Z+1	; 0x01
   105cc:	48 2f       	mov	r20, r24
   105ce:	44 71       	andi	r20, 0x14	; 20
   105d0:	30 81       	ld	r19, Z
   105d2:	2d 81       	ldd	r18, Y+5	; 0x05
   105d4:	88 23       	and	r24, r24
   105d6:	2c f4       	brge	.+10     	; 0x105e2 <__vector_60+0x62>
   105d8:	41 11       	cpse	r20, r1
   105da:	0d c0       	rjmp	.+26     	; 0x105f6 <__vector_60+0x76>
   105dc:	32 13       	cpse	r19, r18
   105de:	13 c0       	rjmp	.+38     	; 0x10606 <__vector_60+0x86>
   105e0:	6d c0       	rjmp	.+218    	; 0x106bc <__vector_60+0x13c>
   105e2:	fe 01       	movw	r30, r28
   105e4:	e1 5c       	subi	r30, 0xC1	; 193
   105e6:	fe 4f       	sbci	r31, 0xFE	; 254
   105e8:	80 81       	ld	r24, Z
   105ea:	91 81       	ldd	r25, Z+1	; 0x01
   105ec:	01 96       	adiw	r24, 0x01	; 1
   105ee:	80 83       	st	Z, r24
   105f0:	91 83       	std	Z+1, r25	; 0x01
   105f2:	44 23       	and	r20, r20
   105f4:	41 f0       	breq	.+16     	; 0x10606 <__vector_60+0x86>
   105f6:	fe 01       	movw	r30, r28
   105f8:	ef 5b       	subi	r30, 0xBF	; 191
   105fa:	fe 4f       	sbci	r31, 0xFE	; 254
   105fc:	80 81       	ld	r24, Z
   105fe:	91 81       	ldd	r25, Z+1	; 0x01
   10600:	01 96       	adiw	r24, 0x01	; 1
   10602:	80 83       	st	Z, r24
   10604:	91 83       	std	Z+1, r25	; 0x01
   10606:	32 17       	cp	r19, r18
   10608:	41 f0       	breq	.+16     	; 0x1061a <__vector_60+0x9a>
   1060a:	fe 01       	movw	r30, r28
   1060c:	ed 5b       	subi	r30, 0xBD	; 189
   1060e:	fe 4f       	sbci	r31, 0xFE	; 254
   10610:	80 81       	ld	r24, Z
   10612:	91 81       	ldd	r25, Z+1	; 0x01
   10614:	01 96       	adiw	r24, 0x01	; 1
   10616:	80 83       	st	Z, r24
   10618:	91 83       	std	Z+1, r25	; 0x01
   1061a:	88 e0       	ldi	r24, 0x08	; 8
   1061c:	80 93 86 06 	sts	0x0686, r24	; 0x800686 <__TEXT_REGION_LENGTH__+0x7de686>
   10620:	e0 ea       	ldi	r30, 0xA0	; 160
   10622:	fa e0       	ldi	r31, 0x0A	; 10
   10624:	84 81       	ldd	r24, Z+4	; 0x04
   10626:	87 7e       	andi	r24, 0xE7	; 231
   10628:	84 83       	std	Z+4, r24	; 0x04
   1062a:	83 81       	ldd	r24, Z+3	; 0x03
   1062c:	83 7f       	andi	r24, 0xF3	; 243
   1062e:	83 83       	std	Z+3, r24	; 0x03
   10630:	82 e0       	ldi	r24, 0x02	; 2
   10632:	88 83       	st	Y, r24
   10634:	fe 01       	movw	r30, r28
   10636:	e3 5c       	subi	r30, 0xC3	; 195
   10638:	fe 4f       	sbci	r31, 0xFE	; 254
   1063a:	80 81       	ld	r24, Z
   1063c:	91 81       	ldd	r25, Z+1	; 0x01
   1063e:	01 96       	adiw	r24, 0x01	; 1
   10640:	80 83       	st	Z, r24
   10642:	91 83       	std	Z+1, r25	; 0x01
   10644:	8a 81       	ldd	r24, Y+2	; 0x02
   10646:	81 11       	cpse	r24, r1
   10648:	05 c0       	rjmp	.+10     	; 0x10654 <__vector_60+0xd4>
   1064a:	9b 81       	ldd	r25, Y+3	; 0x03
   1064c:	8c 81       	ldd	r24, Y+4	; 0x04
   1064e:	98 17       	cp	r25, r24
   10650:	88 f0       	brcs	.+34     	; 0x10674 <__vector_60+0xf4>
   10652:	1c c0       	rjmp	.+56     	; 0x1068c <__vector_60+0x10c>
   10654:	81 50       	subi	r24, 0x01	; 1
   10656:	8a 83       	std	Y+2, r24	; 0x02
   10658:	fe 01       	movw	r30, r28
   1065a:	e3 56       	subi	r30, 0x63	; 99
   1065c:	ff 4f       	sbci	r31, 0xFF	; 255
   1065e:	11 82       	std	Z+1, r1	; 0x01
   10660:	82 81       	ldd	r24, Z+2	; 0x02
   10662:	80 83       	st	Z, r24
   10664:	e8 55       	subi	r30, 0x58	; 88
   10666:	ff 4f       	sbci	r31, 0xFF	; 255
   10668:	80 81       	ld	r24, Z
   1066a:	91 81       	ldd	r25, Z+1	; 0x01
   1066c:	01 96       	adiw	r24, 0x01	; 1
   1066e:	80 83       	st	Z, r24
   10670:	91 83       	std	Z+1, r25	; 0x01
   10672:	1d c0       	rjmp	.+58     	; 0x106ae <__vector_60+0x12e>
   10674:	8e 01       	movw	r16, r28
   10676:	03 56       	subi	r16, 0x63	; 99
   10678:	1f 4f       	sbci	r17, 0xFF	; 255
   1067a:	c8 01       	movw	r24, r16
   1067c:	0e 94 db 80 	call	0x101b6	; 0x101b6 <sboxnet_rb_read>
   10680:	8b 81       	ldd	r24, Y+3	; 0x03
   10682:	8f 5f       	subi	r24, 0xFF	; 255
   10684:	8b 83       	std	Y+3, r24	; 0x03
   10686:	9c 81       	ldd	r25, Y+4	; 0x04
   10688:	89 17       	cp	r24, r25
   1068a:	b8 f3       	brcs	.-18     	; 0x1067a <__vector_60+0xfa>
   1068c:	1c 82       	std	Y+4, r1	; 0x04
   1068e:	1b 82       	std	Y+3, r1	; 0x03
   10690:	89 e1       	ldi	r24, 0x19	; 25
   10692:	8a 83       	std	Y+2, r24	; 0x02
   10694:	ce 01       	movw	r24, r28
   10696:	83 56       	subi	r24, 0x63	; 99
   10698:	9f 4f       	sbci	r25, 0xFF	; 255
   1069a:	0e 94 c6 80 	call	0x1018c	; 0x1018c <sboxnet_rb_read_commit>
   1069e:	fe 01       	movw	r30, r28
   106a0:	eb 5a       	subi	r30, 0xAB	; 171
   106a2:	fe 4f       	sbci	r31, 0xFE	; 254
   106a4:	80 81       	ld	r24, Z
   106a6:	91 81       	ldd	r25, Z+1	; 0x01
   106a8:	01 96       	adiw	r24, 0x01	; 1
   106aa:	80 83       	st	Z, r24
   106ac:	91 83       	std	Z+1, r25	; 0x01
   106ae:	1c 82       	std	Y+4, r1	; 0x04
   106b0:	1b 82       	std	Y+3, r1	; 0x03
   106b2:	80 e0       	ldi	r24, 0x00	; 0
   106b4:	91 e0       	ldi	r25, 0x01	; 1
   106b6:	0e 94 f6 80 	call	0x101ec	; 0x101ec <sboxnet_set_timer>
   106ba:	43 c0       	rjmp	.+134    	; 0x10742 <__vector_60+0x1c2>
   106bc:	e0 ea       	ldi	r30, 0xA0	; 160
   106be:	fa e0       	ldi	r31, 0x0A	; 10
   106c0:	84 81       	ldd	r24, Z+4	; 0x04
   106c2:	8f 7e       	andi	r24, 0xEF	; 239
   106c4:	84 83       	std	Z+4, r24	; 0x04
   106c6:	83 81       	ldd	r24, Z+3	; 0x03
   106c8:	8f 7c       	andi	r24, 0xCF	; 207
   106ca:	83 83       	std	Z+3, r24	; 0x03
   106cc:	84 81       	ldd	r24, Z+4	; 0x04
   106ce:	80 61       	ori	r24, 0x10	; 16
   106d0:	84 83       	std	Z+4, r24	; 0x04
   106d2:	9b 81       	ldd	r25, Y+3	; 0x03
   106d4:	8c 81       	ldd	r24, Y+4	; 0x04
   106d6:	98 17       	cp	r25, r24
   106d8:	80 f4       	brcc	.+32     	; 0x106fa <__vector_60+0x17a>
   106da:	ce 01       	movw	r24, r28
   106dc:	83 56       	subi	r24, 0x63	; 99
   106de:	9f 4f       	sbci	r25, 0xFF	; 255
   106e0:	0e 94 db 80 	call	0x101b6	; 0x101b6 <sboxnet_rb_read>
   106e4:	9b 81       	ldd	r25, Y+3	; 0x03
   106e6:	9f 5f       	subi	r25, 0xFF	; 255
   106e8:	9b 83       	std	Y+3, r25	; 0x03
   106ea:	8d 83       	std	Y+5, r24	; 0x05
   106ec:	e0 ea       	ldi	r30, 0xA0	; 160
   106ee:	fa e0       	ldi	r31, 0x0A	; 10
   106f0:	94 81       	ldd	r25, Z+4	; 0x04
   106f2:	9e 7f       	andi	r25, 0xFE	; 254
   106f4:	94 83       	std	Z+4, r25	; 0x04
   106f6:	80 83       	st	Z, r24
   106f8:	1d c0       	rjmp	.+58     	; 0x10734 <__vector_60+0x1b4>
   106fa:	e0 ea       	ldi	r30, 0xA0	; 160
   106fc:	fa e0       	ldi	r31, 0x0A	; 10
   106fe:	83 81       	ldd	r24, Z+3	; 0x03
   10700:	83 7f       	andi	r24, 0xF3	; 243
   10702:	83 83       	std	Z+3, r24	; 0x03
   10704:	1c 82       	std	Y+4, r1	; 0x04
   10706:	1b 82       	std	Y+3, r1	; 0x03
   10708:	ce 01       	movw	r24, r28
   1070a:	83 56       	subi	r24, 0x63	; 99
   1070c:	9f 4f       	sbci	r25, 0xFF	; 255
   1070e:	0e 94 c6 80 	call	0x1018c	; 0x1018c <sboxnet_rb_read_commit>
   10712:	e0 e2       	ldi	r30, 0x20	; 32
   10714:	f2 e2       	ldi	r31, 0x22	; 34
   10716:	80 81       	ld	r24, Z
   10718:	91 81       	ldd	r25, Z+1	; 0x01
   1071a:	01 96       	adiw	r24, 0x01	; 1
   1071c:	80 83       	st	Z, r24
   1071e:	91 83       	std	Z+1, r25	; 0x01
   10720:	0e 94 77 81 	call	0x102ee	; 0x102ee <sboxnet_receiver_enable>
   10724:	88 81       	ld	r24, Y
   10726:	83 30       	cpi	r24, 0x03	; 3
   10728:	09 f4       	brne	.+2      	; 0x1072c <__vector_60+0x1ac>
   1072a:	18 82       	st	Y, r1
   1072c:	89 e1       	ldi	r24, 0x19	; 25
   1072e:	8a 83       	std	Y+2, r24	; 0x02
   10730:	0e 94 0c 81 	call	0x10218	; 0x10218 <sboxnet_check_try_transmit>
   10734:	c9 5c       	subi	r28, 0xC9	; 201
   10736:	de 4f       	sbci	r29, 0xFE	; 254
   10738:	88 81       	ld	r24, Y
   1073a:	99 81       	ldd	r25, Y+1	; 0x01
   1073c:	01 96       	adiw	r24, 0x01	; 1
   1073e:	88 83       	st	Y, r24
   10740:	99 83       	std	Y+1, r25	; 0x01
   10742:	ff 91       	pop	r31
   10744:	ef 91       	pop	r30
   10746:	df 91       	pop	r29
   10748:	cf 91       	pop	r28
   1074a:	bf 91       	pop	r27
   1074c:	af 91       	pop	r26
   1074e:	9f 91       	pop	r25
   10750:	8f 91       	pop	r24
   10752:	7f 91       	pop	r23
   10754:	6f 91       	pop	r22
   10756:	5f 91       	pop	r21
   10758:	4f 91       	pop	r20
   1075a:	3f 91       	pop	r19
   1075c:	2f 91       	pop	r18
   1075e:	1f 91       	pop	r17
   10760:	0f 91       	pop	r16
   10762:	0f 90       	pop	r0
   10764:	0b be       	out	0x3b, r0	; 59
   10766:	0f 90       	pop	r0
   10768:	0a be       	out	0x3a, r0	; 58
   1076a:	0f 90       	pop	r0
   1076c:	09 be       	out	0x39, r0	; 57
   1076e:	0f 90       	pop	r0
   10770:	08 be       	out	0x38, r0	; 56
   10772:	0f 90       	pop	r0
   10774:	0f be       	out	0x3f, r0	; 63
   10776:	0f 90       	pop	r0
   10778:	1f 90       	pop	r1
   1077a:	18 95       	reti

0001077c <sboxnet_receive_msg>:
   1077c:	df 92       	push	r13
   1077e:	ef 92       	push	r14
   10780:	ff 92       	push	r15
   10782:	0f 93       	push	r16
   10784:	1f 93       	push	r17
   10786:	cf 93       	push	r28
   10788:	df 93       	push	r29
   1078a:	ac 01       	movw	r20, r24
   1078c:	66 30       	cpi	r22, 0x06	; 6
   1078e:	08 f4       	brcc	.+2      	; 0x10792 <sboxnet_receive_msg+0x16>
   10790:	73 c0       	rjmp	.+230    	; 0x10878 <sboxnet_receive_msg+0xfc>
   10792:	9f b7       	in	r25, 0x3f	; 63
   10794:	f8 94       	cli
   10796:	e7 ec       	ldi	r30, 0xC7	; 199
   10798:	f0 e2       	ldi	r31, 0x20	; 32
   1079a:	35 a5       	ldd	r19, Z+45	; 0x2d
   1079c:	20 a5       	ldd	r18, Z+40	; 0x28
   1079e:	83 2f       	mov	r24, r19
   107a0:	82 1b       	sub	r24, r18
   107a2:	87 30       	cpi	r24, 0x07	; 7
   107a4:	08 f4       	brcc	.+2      	; 0x107a8 <sboxnet_receive_msg+0x2c>
   107a6:	72 c0       	rjmp	.+228    	; 0x1088c <sboxnet_receive_msg+0x110>
   107a8:	23 17       	cp	r18, r19
   107aa:	38 f4       	brcc	.+14     	; 0x107ba <sboxnet_receive_msg+0x3e>
   107ac:	e0 91 ee 20 	lds	r30, 0x20EE	; 0x8020ee <g_v+0x27>
   107b0:	f0 e0       	ldi	r31, 0x00	; 0
   107b2:	e9 53       	subi	r30, 0x39	; 57
   107b4:	ff 4d       	sbci	r31, 0xDF	; 223
   107b6:	c7 a5       	ldd	r28, Z+47	; 0x2f
   107b8:	6a c0       	rjmp	.+212    	; 0x1088e <sboxnet_receive_msg+0x112>
   107ba:	e7 ec       	ldi	r30, 0xC7	; 199
   107bc:	f0 e2       	ldi	r31, 0x20	; 32
   107be:	27 8d       	ldd	r18, Z+31	; 0x1f
   107c0:	22 60       	ori	r18, 0x02	; 2
   107c2:	27 8f       	std	Z+31, r18	; 0x1f
   107c4:	c0 e0       	ldi	r28, 0x00	; 0
   107c6:	63 c0       	rjmp	.+198    	; 0x1088e <sboxnet_receive_msg+0x112>
   107c8:	ec 2f       	mov	r30, r28
   107ca:	f0 e0       	ldi	r31, 0x00	; 0
   107cc:	31 96       	adiw	r30, 0x01	; 1
   107ce:	28 2f       	mov	r18, r24
   107d0:	30 e0       	ldi	r19, 0x00	; 0
   107d2:	2e 17       	cp	r18, r30
   107d4:	3f 07       	cpc	r19, r31
   107d6:	0c f4       	brge	.+2      	; 0x107da <sboxnet_receive_msg+0x5e>
   107d8:	51 c0       	rjmp	.+162    	; 0x1087c <sboxnet_receive_msg+0x100>
   107da:	6c 17       	cp	r22, r28
   107dc:	08 f4       	brcc	.+2      	; 0x107e0 <sboxnet_receive_msg+0x64>
   107de:	50 c0       	rjmp	.+160    	; 0x10880 <sboxnet_receive_msg+0x104>
   107e0:	c6 34       	cpi	r28, 0x46	; 70
   107e2:	08 f0       	brcs	.+2      	; 0x107e6 <sboxnet_receive_msg+0x6a>
   107e4:	4f c0       	rjmp	.+158    	; 0x10884 <sboxnet_receive_msg+0x108>
   107e6:	8a 01       	movw	r16, r20
   107e8:	df b7       	in	r29, 0x3f	; 63
   107ea:	f8 94       	cli
   107ec:	8e ee       	ldi	r24, 0xEE	; 238
   107ee:	90 e2       	ldi	r25, 0x20	; 32
   107f0:	0e 94 db 80 	call	0x101b6	; 0x101b6 <sboxnet_rb_read>
   107f4:	df bf       	out	0x3f, r29	; 63
   107f6:	cc 23       	and	r28, r28
   107f8:	09 f1       	breq	.+66     	; 0x1083c <sboxnet_receive_msg+0xc0>
   107fa:	78 01       	movw	r14, r16
   107fc:	4f ef       	ldi	r20, 0xFF	; 255
   107fe:	4c 0f       	add	r20, r28
   10800:	50 e0       	ldi	r21, 0x00	; 0
   10802:	4f 5f       	subi	r20, 0xFF	; 255
   10804:	5f 4f       	sbci	r21, 0xFF	; 255
   10806:	04 0f       	add	r16, r20
   10808:	15 1f       	adc	r17, r21
   1080a:	df ef       	ldi	r29, 0xFF	; 255
   1080c:	df b6       	in	r13, 0x3f	; 63
   1080e:	f8 94       	cli
   10810:	8e ee       	ldi	r24, 0xEE	; 238
   10812:	90 e2       	ldi	r25, 0x20	; 32
   10814:	0e 94 db 80 	call	0x101b6	; 0x101b6 <sboxnet_rb_read>
   10818:	df be       	out	0x3f, r13	; 63
   1081a:	9d 2f       	mov	r25, r29
   1081c:	98 27       	eor	r25, r24
   1081e:	28 e0       	ldi	r18, 0x08	; 8
   10820:	3c e8       	ldi	r19, 0x8C	; 140
   10822:	96 95       	lsr	r25
   10824:	08 f4       	brcc	.+2      	; 0x10828 <sboxnet_receive_msg+0xac>
   10826:	93 27       	eor	r25, r19
   10828:	2a 95       	dec	r18
   1082a:	d9 f7       	brne	.-10     	; 0x10822 <sboxnet_receive_msg+0xa6>
   1082c:	d9 2f       	mov	r29, r25
   1082e:	f7 01       	movw	r30, r14
   10830:	81 93       	st	Z+, r24
   10832:	7f 01       	movw	r14, r30
   10834:	0e 17       	cp	r16, r30
   10836:	1f 07       	cpc	r17, r31
   10838:	49 f7       	brne	.-46     	; 0x1080c <sboxnet_receive_msg+0x90>
   1083a:	01 c0       	rjmp	.+2      	; 0x1083e <sboxnet_receive_msg+0xc2>
   1083c:	df ef       	ldi	r29, 0xFF	; 255
   1083e:	1f b7       	in	r17, 0x3f	; 63
   10840:	f8 94       	cli
   10842:	8e ee       	ldi	r24, 0xEE	; 238
   10844:	90 e2       	ldi	r25, 0x20	; 32
   10846:	0e 94 c6 80 	call	0x1018c	; 0x1018c <sboxnet_rb_read_commit>
   1084a:	1f bf       	out	0x3f, r17	; 63
   1084c:	dd 23       	and	r29, r29
   1084e:	59 f0       	breq	.+22     	; 0x10866 <sboxnet_receive_msg+0xea>
   10850:	0e 94 80 80 	call	0x10100	; 0x10100 <sboxnet_debug_inc_recverrors>
   10854:	e8 e3       	ldi	r30, 0x38	; 56
   10856:	f2 e2       	ldi	r31, 0x22	; 34
   10858:	80 81       	ld	r24, Z
   1085a:	91 81       	ldd	r25, Z+1	; 0x01
   1085c:	01 96       	adiw	r24, 0x01	; 1
   1085e:	80 83       	st	Z, r24
   10860:	91 83       	std	Z+1, r25	; 0x01
   10862:	8e ef       	ldi	r24, 0xFE	; 254
   10864:	19 c0       	rjmp	.+50     	; 0x10898 <sboxnet_receive_msg+0x11c>
   10866:	ea e1       	ldi	r30, 0x1A	; 26
   10868:	f2 e2       	ldi	r31, 0x22	; 34
   1086a:	80 81       	ld	r24, Z
   1086c:	91 81       	ldd	r25, Z+1	; 0x01
   1086e:	01 96       	adiw	r24, 0x01	; 1
   10870:	80 83       	st	Z, r24
   10872:	91 83       	std	Z+1, r25	; 0x01
   10874:	8c 2f       	mov	r24, r28
   10876:	10 c0       	rjmp	.+32     	; 0x10898 <sboxnet_receive_msg+0x11c>
   10878:	8d ef       	ldi	r24, 0xFD	; 253
   1087a:	0e c0       	rjmp	.+28     	; 0x10898 <sboxnet_receive_msg+0x11c>
   1087c:	8f ef       	ldi	r24, 0xFF	; 255
   1087e:	0c c0       	rjmp	.+24     	; 0x10898 <sboxnet_receive_msg+0x11c>
   10880:	8d ef       	ldi	r24, 0xFD	; 253
   10882:	0a c0       	rjmp	.+20     	; 0x10898 <sboxnet_receive_msg+0x11c>
   10884:	8c ef       	ldi	r24, 0xFC	; 252
   10886:	08 c0       	rjmp	.+16     	; 0x10898 <sboxnet_receive_msg+0x11c>
   10888:	8f ef       	ldi	r24, 0xFF	; 255
   1088a:	06 c0       	rjmp	.+12     	; 0x10898 <sboxnet_receive_msg+0x11c>
   1088c:	c0 e0       	ldi	r28, 0x00	; 0
   1088e:	9f bf       	out	0x3f, r25	; 63
   10890:	c6 30       	cpi	r28, 0x06	; 6
   10892:	08 f0       	brcs	.+2      	; 0x10896 <sboxnet_receive_msg+0x11a>
   10894:	99 cf       	rjmp	.-206    	; 0x107c8 <sboxnet_receive_msg+0x4c>
   10896:	f8 cf       	rjmp	.-16     	; 0x10888 <sboxnet_receive_msg+0x10c>
   10898:	df 91       	pop	r29
   1089a:	cf 91       	pop	r28
   1089c:	1f 91       	pop	r17
   1089e:	0f 91       	pop	r16
   108a0:	ff 90       	pop	r15
   108a2:	ef 90       	pop	r14
   108a4:	df 90       	pop	r13
   108a6:	08 95       	ret

000108a8 <sboxnet_send_msg>:
   108a8:	bf 92       	push	r11
   108aa:	cf 92       	push	r12
   108ac:	df 92       	push	r13
   108ae:	ef 92       	push	r14
   108b0:	ff 92       	push	r15
   108b2:	0f 93       	push	r16
   108b4:	1f 93       	push	r17
   108b6:	cf 93       	push	r28
   108b8:	df 93       	push	r29
   108ba:	fc 01       	movw	r30, r24
   108bc:	03 81       	ldd	r16, Z+3	; 0x03
   108be:	0f 73       	andi	r16, 0x3F	; 63
   108c0:	0a 5f       	subi	r16, 0xFA	; 250
   108c2:	8f b7       	in	r24, 0x3f	; 63
   108c4:	f8 94       	cli
   108c6:	90 91 89 21 	lds	r25, 0x2189	; 0x802189 <g_v+0xc2>
   108ca:	20 91 88 21 	lds	r18, 0x2188	; 0x802188 <g_v+0xc1>
   108ce:	92 1b       	sub	r25, r18
   108d0:	20 91 86 21 	lds	r18, 0x2186	; 0x802186 <g_v+0xbf>
   108d4:	92 1b       	sub	r25, r18
   108d6:	8f bf       	out	0x3f, r24	; 63
   108d8:	09 17       	cp	r16, r25
   108da:	08 f0       	brcs	.+2      	; 0x108de <sboxnet_send_msg+0x36>
   108dc:	7e c0       	rjmp	.+252    	; 0x109da <sboxnet_send_msg+0x132>
   108de:	7f 01       	movw	r14, r30
   108e0:	cf b7       	in	r28, 0x3f	; 63
   108e2:	f8 94       	cli
   108e4:	60 2f       	mov	r22, r16
   108e6:	82 e8       	ldi	r24, 0x82	; 130
   108e8:	91 e2       	ldi	r25, 0x21	; 33
   108ea:	0e 94 a7 80 	call	0x1014e	; 0x1014e <sboxnet_rb_write>
   108ee:	cf bf       	out	0x3f, r28	; 63
   108f0:	88 23       	and	r24, r24
   108f2:	09 f4       	brne	.+2      	; 0x108f6 <sboxnet_send_msg+0x4e>
   108f4:	3d c0       	rjmp	.+122    	; 0x10970 <sboxnet_send_msg+0xc8>
   108f6:	10 e0       	ldi	r17, 0x00	; 0
   108f8:	01 50       	subi	r16, 0x01	; 1
   108fa:	11 09       	sbc	r17, r1
   108fc:	10 16       	cp	r1, r16
   108fe:	11 06       	cpc	r1, r17
   10900:	64 f5       	brge	.+88     	; 0x1095a <sboxnet_send_msg+0xb2>
   10902:	b1 2c       	mov	r11, r1
   10904:	cf ef       	ldi	r28, 0xFF	; 255
   10906:	0f 2e       	mov	r0, r31
   10908:	f7 ec       	ldi	r31, 0xC7	; 199
   1090a:	cf 2e       	mov	r12, r31
   1090c:	f0 e2       	ldi	r31, 0x20	; 32
   1090e:	df 2e       	mov	r13, r31
   10910:	f0 2d       	mov	r31, r0
   10912:	81 e0       	ldi	r24, 0x01	; 1
   10914:	b8 12       	cpse	r11, r24
   10916:	03 c0       	rjmp	.+6      	; 0x1091e <sboxnet_send_msg+0x76>
   10918:	f6 01       	movw	r30, r12
   1091a:	60 81       	ld	r22, Z
   1091c:	04 c0       	rjmp	.+8      	; 0x10926 <sboxnet_send_msg+0x7e>
   1091e:	f7 01       	movw	r30, r14
   10920:	eb 0d       	add	r30, r11
   10922:	f1 1d       	adc	r31, r1
   10924:	60 81       	ld	r22, Z
   10926:	9c 2f       	mov	r25, r28
   10928:	96 27       	eor	r25, r22
   1092a:	88 e0       	ldi	r24, 0x08	; 8
   1092c:	2c e8       	ldi	r18, 0x8C	; 140
   1092e:	96 95       	lsr	r25
   10930:	08 f4       	brcc	.+2      	; 0x10934 <sboxnet_send_msg+0x8c>
   10932:	92 27       	eor	r25, r18
   10934:	8a 95       	dec	r24
   10936:	d9 f7       	brne	.-10     	; 0x1092e <sboxnet_send_msg+0x86>
   10938:	c9 2f       	mov	r28, r25
   1093a:	df b7       	in	r29, 0x3f	; 63
   1093c:	f8 94       	cli
   1093e:	82 e8       	ldi	r24, 0x82	; 130
   10940:	91 e2       	ldi	r25, 0x21	; 33
   10942:	0e 94 a7 80 	call	0x1014e	; 0x1014e <sboxnet_rb_write>
   10946:	df bf       	out	0x3f, r29	; 63
   10948:	88 23       	and	r24, r24
   1094a:	91 f0       	breq	.+36     	; 0x10970 <sboxnet_send_msg+0xc8>
   1094c:	b3 94       	inc	r11
   1094e:	8b 2d       	mov	r24, r11
   10950:	90 e0       	ldi	r25, 0x00	; 0
   10952:	80 17       	cp	r24, r16
   10954:	91 07       	cpc	r25, r17
   10956:	ec f2       	brlt	.-70     	; 0x10912 <sboxnet_send_msg+0x6a>
   10958:	01 c0       	rjmp	.+2      	; 0x1095c <sboxnet_send_msg+0xb4>
   1095a:	cf ef       	ldi	r28, 0xFF	; 255
   1095c:	df b7       	in	r29, 0x3f	; 63
   1095e:	f8 94       	cli
   10960:	6c 2f       	mov	r22, r28
   10962:	82 e8       	ldi	r24, 0x82	; 130
   10964:	91 e2       	ldi	r25, 0x21	; 33
   10966:	0e 94 a7 80 	call	0x1014e	; 0x1014e <sboxnet_rb_write>
   1096a:	df bf       	out	0x3f, r29	; 63
   1096c:	81 11       	cpse	r24, r1
   1096e:	0b c0       	rjmp	.+22     	; 0x10986 <sboxnet_send_msg+0xde>
   10970:	8f b7       	in	r24, 0x3f	; 63
   10972:	f8 94       	cli
   10974:	10 92 86 21 	sts	0x2186, r1	; 0x802186 <g_v+0xbf>
   10978:	90 91 87 21 	lds	r25, 0x2187	; 0x802187 <g_v+0xc0>
   1097c:	90 93 85 21 	sts	0x2185, r25	; 0x802185 <g_v+0xbe>
   10980:	8f bf       	out	0x3f, r24	; 63
   10982:	81 e0       	ldi	r24, 0x01	; 1
   10984:	2b c0       	rjmp	.+86     	; 0x109dc <sboxnet_send_msg+0x134>
   10986:	cf b7       	in	r28, 0x3f	; 63
   10988:	f8 94       	cli
   1098a:	80 91 88 21 	lds	r24, 0x2188	; 0x802188 <g_v+0xc1>
   1098e:	90 91 86 21 	lds	r25, 0x2186	; 0x802186 <g_v+0xbf>
   10992:	48 2f       	mov	r20, r24
   10994:	50 e0       	ldi	r21, 0x00	; 0
   10996:	49 0f       	add	r20, r25
   10998:	51 1d       	adc	r21, r1
   1099a:	20 91 89 21 	lds	r18, 0x2189	; 0x802189 <g_v+0xc2>
   1099e:	30 e0       	ldi	r19, 0x00	; 0
   109a0:	24 17       	cp	r18, r20
   109a2:	35 07       	cpc	r19, r21
   109a4:	2c f4       	brge	.+10     	; 0x109b0 <sboxnet_send_msg+0x108>
   109a6:	e7 ec       	ldi	r30, 0xC7	; 199
   109a8:	f0 e2       	ldi	r31, 0x20	; 32
   109aa:	27 8d       	ldd	r18, Z+31	; 0x1f
   109ac:	24 60       	ori	r18, 0x04	; 4
   109ae:	27 8f       	std	Z+31, r18	; 0x1f
   109b0:	89 0f       	add	r24, r25
   109b2:	80 93 88 21 	sts	0x2188, r24	; 0x802188 <g_v+0xc1>
   109b6:	10 92 86 21 	sts	0x2186, r1	; 0x802186 <g_v+0xbf>
   109ba:	80 91 85 21 	lds	r24, 0x2185	; 0x802185 <g_v+0xbe>
   109be:	80 93 87 21 	sts	0x2187, r24	; 0x802187 <g_v+0xc0>
   109c2:	0e 94 0c 81 	call	0x10218	; 0x10218 <sboxnet_check_try_transmit>
   109c6:	cf bf       	out	0x3f, r28	; 63
   109c8:	ee e1       	ldi	r30, 0x1E	; 30
   109ca:	f2 e2       	ldi	r31, 0x22	; 34
   109cc:	80 81       	ld	r24, Z
   109ce:	91 81       	ldd	r25, Z+1	; 0x01
   109d0:	01 96       	adiw	r24, 0x01	; 1
   109d2:	80 83       	st	Z, r24
   109d4:	91 83       	std	Z+1, r25	; 0x01
   109d6:	80 e0       	ldi	r24, 0x00	; 0
   109d8:	01 c0       	rjmp	.+2      	; 0x109dc <sboxnet_send_msg+0x134>
   109da:	81 e0       	ldi	r24, 0x01	; 1
   109dc:	df 91       	pop	r29
   109de:	cf 91       	pop	r28
   109e0:	1f 91       	pop	r17
   109e2:	0f 91       	pop	r16
   109e4:	ff 90       	pop	r15
   109e6:	ef 90       	pop	r14
   109e8:	df 90       	pop	r13
   109ea:	cf 90       	pop	r12
   109ec:	bf 90       	pop	r11
   109ee:	08 95       	ret

000109f0 <bldr_process_msg>:
   109f0:	cf 92       	push	r12
   109f2:	df 92       	push	r13
   109f4:	ef 92       	push	r14
   109f6:	ff 92       	push	r15
   109f8:	0f 93       	push	r16
   109fa:	1f 93       	push	r17
   109fc:	cf 93       	push	r28
   109fe:	df 93       	push	r29
   10a00:	ec 01       	movw	r28, r24
   10a02:	89 81       	ldd	r24, Y+1	; 0x01
   10a04:	81 11       	cpse	r24, r1
   10a06:	03 c0       	rjmp	.+6      	; 0x10a0e <bldr_process_msg+0x1e>
   10a08:	80 e8       	ldi	r24, 0x80	; 128
   10a0a:	80 93 ce 20 	sts	0x20CE, r24	; 0x8020ce <g_v+0x7>
   10a0e:	8c 81       	ldd	r24, Y+4	; 0x04
   10a10:	88 23       	and	r24, r24
   10a12:	0c f4       	brge	.+2      	; 0x10a16 <bldr_process_msg+0x26>
   10a14:	54 c1       	rjmp	.+680    	; 0x10cbe <bldr_process_msg+0x2ce>
   10a16:	8b 01       	movw	r16, r22
   10a18:	82 30       	cpi	r24, 0x02	; 2
   10a1a:	09 f4       	brne	.+2      	; 0x10a1e <bldr_process_msg+0x2e>
   10a1c:	37 c1       	rjmp	.+622    	; 0x10c8c <bldr_process_msg+0x29c>
   10a1e:	85 31       	cpi	r24, 0x15	; 21
   10a20:	41 f0       	breq	.+16     	; 0x10a32 <bldr_process_msg+0x42>
   10a22:	81 30       	cpi	r24, 0x01	; 1
   10a24:	01 f5       	brne	.+64     	; 0x10a66 <bldr_process_msg+0x76>
   10a26:	89 81       	ldd	r24, Y+1	; 0x01
   10a28:	81 11       	cpse	r24, r1
   10a2a:	67 c1       	rjmp	.+718    	; 0x10cfa <bldr_process_msg+0x30a>
   10a2c:	0e 94 6b 81 	call	0x102d6	; 0x102d6 <bldr_process_cmd_net_reset>
   10a30:	64 c1       	rjmp	.+712    	; 0x10cfa <bldr_process_msg+0x30a>
   10a32:	83 e0       	ldi	r24, 0x03	; 3
   10a34:	90 e2       	ldi	r25, 0x20	; 32
   10a36:	80 97       	sbiw	r24, 0x20	; 32
   10a38:	30 f4       	brcc	.+12     	; 0x10a46 <bldr_process_msg+0x56>
   10a3a:	80 91 03 20 	lds	r24, 0x2003	; 0x802003 <g_dev_state>
   10a3e:	80 64       	ori	r24, 0x40	; 64
   10a40:	80 93 03 20 	sts	0x2003, r24	; 0x802003 <g_dev_state>
   10a44:	08 c0       	rjmp	.+16     	; 0x10a56 <bldr_process_msg+0x66>
   10a46:	9f b7       	in	r25, 0x3f	; 63
   10a48:	f8 94       	cli
   10a4a:	80 91 03 20 	lds	r24, 0x2003	; 0x802003 <g_dev_state>
   10a4e:	80 64       	ori	r24, 0x40	; 64
   10a50:	80 93 03 20 	sts	0x2003, r24	; 0x802003 <g_dev_state>
   10a54:	9f bf       	out	0x3f, r25	; 63
   10a56:	88 81       	ld	r24, Y
   10a58:	8f 3f       	cpi	r24, 0xFF	; 255
   10a5a:	09 f4       	brne	.+2      	; 0x10a5e <bldr_process_msg+0x6e>
   10a5c:	4e c1       	rjmp	.+668    	; 0x10cfa <bldr_process_msg+0x30a>
   10a5e:	8b 81       	ldd	r24, Y+3	; 0x03
   10a60:	80 7c       	andi	r24, 0xC0	; 192
   10a62:	8b 83       	std	Y+3, r24	; 0x03
   10a64:	48 c1       	rjmp	.+656    	; 0x10cf6 <bldr_process_msg+0x306>
   10a66:	98 81       	ld	r25, Y
   10a68:	9f 3f       	cpi	r25, 0xFF	; 255
   10a6a:	09 f4       	brne	.+2      	; 0x10a6e <bldr_process_msg+0x7e>
   10a6c:	46 c1       	rjmp	.+652    	; 0x10cfa <bldr_process_msg+0x30a>
   10a6e:	80 32       	cpi	r24, 0x20	; 32
   10a70:	31 f0       	breq	.+12     	; 0x10a7e <bldr_process_msg+0x8e>
   10a72:	81 32       	cpi	r24, 0x21	; 33
   10a74:	a9 f1       	breq	.+106    	; 0x10ae0 <bldr_process_msg+0xf0>
   10a76:	89 31       	cpi	r24, 0x19	; 25
   10a78:	09 f0       	breq	.+2      	; 0x10a7c <bldr_process_msg+0x8c>
   10a7a:	03 c1       	rjmp	.+518    	; 0x10c82 <bldr_process_msg+0x292>
   10a7c:	4f c0       	rjmp	.+158    	; 0x10b1c <bldr_process_msg+0x12c>
   10a7e:	1b 81       	ldd	r17, Y+3	; 0x03
   10a80:	1f 73       	andi	r17, 0x3F	; 63
   10a82:	13 30       	cpi	r17, 0x03	; 3
   10a84:	09 f0       	breq	.+2      	; 0x10a88 <bldr_process_msg+0x98>
   10a86:	1d c1       	rjmp	.+570    	; 0x10cc2 <bldr_process_msg+0x2d2>
   10a88:	2f 81       	ldd	r18, Y+7	; 0x07
   10a8a:	20 32       	cpi	r18, 0x20	; 32
   10a8c:	08 f0       	brcs	.+2      	; 0x10a90 <bldr_process_msg+0xa0>
   10a8e:	05 c1       	rjmp	.+522    	; 0x10c9a <bldr_process_msg+0x2aa>
   10a90:	8d 81       	ldd	r24, Y+5	; 0x05
   10a92:	9e 81       	ldd	r25, Y+6	; 0x06
   10a94:	32 2f       	mov	r19, r18
   10a96:	33 0f       	add	r19, r19
   10a98:	3e 73       	andi	r19, 0x3E	; 62
   10a9a:	4b 81       	ldd	r20, Y+3	; 0x03
   10a9c:	40 7c       	andi	r20, 0xC0	; 192
   10a9e:	34 2b       	or	r19, r20
   10aa0:	3b 83       	std	Y+3, r19	; 0x03
   10aa2:	22 23       	and	r18, r18
   10aa4:	09 f4       	brne	.+2      	; 0x10aa8 <bldr_process_msg+0xb8>
   10aa6:	27 c1       	rjmp	.+590    	; 0x10cf6 <bldr_process_msg+0x306>
   10aa8:	be 01       	movw	r22, r28
   10aaa:	6b 5f       	subi	r22, 0xFB	; 251
   10aac:	7f 4f       	sbci	r23, 0xFF	; 255
   10aae:	0f ef       	ldi	r16, 0xFF	; 255
   10ab0:	02 0f       	add	r16, r18
   10ab2:	10 e0       	ldi	r17, 0x00	; 0
   10ab4:	0f 5f       	subi	r16, 0xFF	; 255
   10ab6:	1f 4f       	sbci	r17, 0xFF	; 255
   10ab8:	08 0f       	add	r16, r24
   10aba:	19 1f       	adc	r17, r25
   10abc:	6b 01       	movw	r12, r22
   10abe:	22 e0       	ldi	r18, 0x02	; 2
   10ac0:	c2 0e       	add	r12, r18
   10ac2:	d1 1c       	adc	r13, r1
   10ac4:	7c 01       	movw	r14, r24
   10ac6:	ef ef       	ldi	r30, 0xFF	; 255
   10ac8:	ee 1a       	sub	r14, r30
   10aca:	fe 0a       	sbc	r15, r30
   10acc:	0f 94 06 01 	call	0x2020c	; 0x2020c <bldr_reg_read>
   10ad0:	81 11       	cpse	r24, r1
   10ad2:	15 c1       	rjmp	.+554    	; 0x10cfe <bldr_process_msg+0x30e>
   10ad4:	b6 01       	movw	r22, r12
   10ad6:	c7 01       	movw	r24, r14
   10ad8:	e0 16       	cp	r14, r16
   10ada:	f1 06       	cpc	r15, r17
   10adc:	79 f7       	brne	.-34     	; 0x10abc <bldr_process_msg+0xcc>
   10ade:	0b c1       	rjmp	.+534    	; 0x10cf6 <bldr_process_msg+0x306>
   10ae0:	2b 81       	ldd	r18, Y+3	; 0x03
   10ae2:	2f 73       	andi	r18, 0x3F	; 63
   10ae4:	82 2f       	mov	r24, r18
   10ae6:	90 e0       	ldi	r25, 0x00	; 0
   10ae8:	20 fd       	sbrc	r18, 0
   10aea:	ed c0       	rjmp	.+474    	; 0x10cc6 <bldr_process_msg+0x2d6>
   10aec:	95 95       	asr	r25
   10aee:	87 95       	ror	r24
   10af0:	18 2f       	mov	r17, r24
   10af2:	88 23       	and	r24, r24
   10af4:	09 f4       	brne	.+2      	; 0x10af8 <bldr_process_msg+0x108>
   10af6:	ff c0       	rjmp	.+510    	; 0x10cf6 <bldr_process_msg+0x306>
   10af8:	7e 01       	movw	r14, r28
   10afa:	f5 e0       	ldi	r31, 0x05	; 5
   10afc:	ef 0e       	add	r14, r31
   10afe:	f1 1c       	adc	r15, r1
   10b00:	f7 01       	movw	r30, r14
   10b02:	b7 01       	movw	r22, r14
   10b04:	22 e0       	ldi	r18, 0x02	; 2
   10b06:	e2 0e       	add	r14, r18
   10b08:	f1 1c       	adc	r15, r1
   10b0a:	80 81       	ld	r24, Z
   10b0c:	91 81       	ldd	r25, Z+1	; 0x01
   10b0e:	0f 94 06 01 	call	0x2020c	; 0x2020c <bldr_reg_read>
   10b12:	81 11       	cpse	r24, r1
   10b14:	f6 c0       	rjmp	.+492    	; 0x10d02 <bldr_process_msg+0x312>
   10b16:	11 50       	subi	r17, 0x01	; 1
   10b18:	99 f7       	brne	.-26     	; 0x10b00 <bldr_process_msg+0x110>
   10b1a:	ed c0       	rjmp	.+474    	; 0x10cf6 <bldr_process_msg+0x306>
   10b1c:	80 91 03 20 	lds	r24, 0x2003	; 0x802003 <g_dev_state>
   10b20:	86 70       	andi	r24, 0x06	; 6
   10b22:	09 f4       	brne	.+2      	; 0x10b26 <bldr_process_msg+0x136>
   10b24:	d2 c0       	rjmp	.+420    	; 0x10cca <bldr_process_msg+0x2da>
   10b26:	9b 81       	ldd	r25, Y+3	; 0x03
   10b28:	9f 73       	andi	r25, 0x3F	; 63
   10b2a:	93 50       	subi	r25, 0x03	; 3
   10b2c:	91 32       	cpi	r25, 0x21	; 33
   10b2e:	08 f0       	brcs	.+2      	; 0x10b32 <bldr_process_msg+0x142>
   10b30:	ce c0       	rjmp	.+412    	; 0x10cce <bldr_process_msg+0x2de>
   10b32:	2d 81       	ldd	r18, Y+5	; 0x05
   10b34:	3e 81       	ldd	r19, Y+6	; 0x06
   10b36:	4f 81       	ldd	r20, Y+7	; 0x07
   10b38:	40 ff       	sbrs	r20, 0
   10b3a:	0b c0       	rjmp	.+22     	; 0x10b52 <bldr_process_msg+0x162>
   10b3c:	84 30       	cpi	r24, 0x04	; 4
   10b3e:	09 f0       	breq	.+2      	; 0x10b42 <bldr_process_msg+0x152>
   10b40:	c8 c0       	rjmp	.+400    	; 0x10cd2 <bldr_process_msg+0x2e2>
   10b42:	a9 01       	movw	r20, r18
   10b44:	49 0f       	add	r20, r25
   10b46:	51 1d       	adc	r21, r1
   10b48:	41 30       	cpi	r20, 0x01	; 1
   10b4a:	50 42       	sbci	r21, 0x20	; 32
   10b4c:	08 f0       	brcs	.+2      	; 0x10b50 <bldr_process_msg+0x160>
   10b4e:	c3 c0       	rjmp	.+390    	; 0x10cd6 <bldr_process_msg+0x2e6>
   10b50:	03 c0       	rjmp	.+6      	; 0x10b58 <bldr_process_msg+0x168>
   10b52:	82 30       	cpi	r24, 0x02	; 2
   10b54:	09 f0       	breq	.+2      	; 0x10b58 <bldr_process_msg+0x168>
   10b56:	c1 c0       	rjmp	.+386    	; 0x10cda <bldr_process_msg+0x2ea>
   10b58:	e7 ec       	ldi	r30, 0xC7	; 199
   10b5a:	f0 e2       	ldi	r31, 0x20	; 32
   10b5c:	60 89       	ldd	r22, Z+16	; 0x10
   10b5e:	71 89       	ldd	r23, Z+17	; 0x11
   10b60:	42 89       	ldd	r20, Z+18	; 0x12
   10b62:	53 89       	ldd	r21, Z+19	; 0x13
   10b64:	fb 01       	movw	r30, r22
   10b66:	e4 0f       	add	r30, r20
   10b68:	f5 1f       	adc	r31, r21
   10b6a:	2e 17       	cp	r18, r30
   10b6c:	3f 07       	cpc	r19, r31
   10b6e:	09 f0       	breq	.+2      	; 0x10b72 <bldr_process_msg+0x182>
   10b70:	b6 c0       	rjmp	.+364    	; 0x10cde <bldr_process_msg+0x2ee>
   10b72:	91 11       	cpse	r25, r1
   10b74:	70 c0       	rjmp	.+224    	; 0x10c56 <bldr_process_msg+0x266>
   10b76:	45 2b       	or	r20, r21
   10b78:	41 f0       	breq	.+16     	; 0x10b8a <bldr_process_msg+0x19a>
   10b7a:	80 e0       	ldi	r24, 0x00	; 0
   10b7c:	90 e0       	ldi	r25, 0x00	; 0
   10b7e:	20 e0       	ldi	r18, 0x00	; 0
   10b80:	a8 01       	movw	r20, r16
   10b82:	0f 94 fe 0f 	call	0x21ffc	; 0x21ffc <sbldr_prog_page>
   10b86:	81 11       	cpse	r24, r1
   10b88:	ac c0       	rjmp	.+344    	; 0x10ce2 <bldr_process_msg+0x2f2>
   10b8a:	80 91 03 20 	lds	r24, 0x2003	; 0x802003 <g_dev_state>
   10b8e:	86 70       	andi	r24, 0x06	; 6
   10b90:	82 30       	cpi	r24, 0x02	; 2
   10b92:	69 f4       	brne	.+26     	; 0x10bae <bldr_process_msg+0x1be>
   10b94:	e7 ec       	ldi	r30, 0xC7	; 199
   10b96:	f0 e2       	ldi	r31, 0x20	; 32
   10b98:	20 89       	ldd	r18, Z+16	; 0x10
   10b9a:	31 89       	ldd	r19, Z+17	; 0x11
   10b9c:	82 89       	ldd	r24, Z+18	; 0x12
   10b9e:	93 89       	ldd	r25, Z+19	; 0x13
   10ba0:	82 0f       	add	r24, r18
   10ba2:	93 1f       	adc	r25, r19
   10ba4:	81 15       	cp	r24, r1
   10ba6:	90 42       	sbci	r25, 0x20	; 32
   10ba8:	09 f0       	breq	.+2      	; 0x10bac <bldr_process_msg+0x1bc>
   10baa:	9d c0       	rjmp	.+314    	; 0x10ce6 <bldr_process_msg+0x2f6>
   10bac:	10 c0       	rjmp	.+32     	; 0x10bce <bldr_process_msg+0x1de>
   10bae:	84 30       	cpi	r24, 0x04	; 4
   10bb0:	71 f4       	brne	.+28     	; 0x10bce <bldr_process_msg+0x1de>
   10bb2:	e7 ec       	ldi	r30, 0xC7	; 199
   10bb4:	f0 e2       	ldi	r31, 0x20	; 32
   10bb6:	20 89       	ldd	r18, Z+16	; 0x10
   10bb8:	31 89       	ldd	r19, Z+17	; 0x11
   10bba:	82 89       	ldd	r24, Z+18	; 0x12
   10bbc:	93 89       	ldd	r25, Z+19	; 0x13
   10bbe:	82 0f       	add	r24, r18
   10bc0:	93 1f       	adc	r25, r19
   10bc2:	24 89       	ldd	r18, Z+20	; 0x14
   10bc4:	35 89       	ldd	r19, Z+21	; 0x15
   10bc6:	82 17       	cp	r24, r18
   10bc8:	93 07       	cpc	r25, r19
   10bca:	09 f0       	breq	.+2      	; 0x10bce <bldr_process_msg+0x1de>
   10bcc:	8e c0       	rjmp	.+284    	; 0x10cea <bldr_process_msg+0x2fa>
   10bce:	e7 ec       	ldi	r30, 0xC7	; 199
   10bd0:	f0 e2       	ldi	r31, 0x20	; 32
   10bd2:	86 89       	ldd	r24, Z+22	; 0x16
   10bd4:	97 89       	ldd	r25, Z+23	; 0x17
   10bd6:	04 89       	ldd	r16, Z+20	; 0x14
   10bd8:	15 89       	ldd	r17, Z+21	; 0x15
   10bda:	e0 e0       	ldi	r30, 0x00	; 0
   10bdc:	f0 e0       	ldi	r31, 0x00	; 0
   10bde:	08 c0       	rjmp	.+16     	; 0x10bf0 <bldr_process_msg+0x200>
   10be0:	7f 01       	movw	r14, r30
   10be2:	2f ef       	ldi	r18, 0xFF	; 255
   10be4:	e2 1a       	sub	r14, r18
   10be6:	f2 0a       	sbc	r15, r18
   10be8:	64 91       	lpm	r22, Z
   10bea:	0e 94 59 81 	call	0x102b2	; 0x102b2 <crc_ccitt_update>
   10bee:	f7 01       	movw	r30, r14
   10bf0:	0e 17       	cp	r16, r30
   10bf2:	1f 07       	cpc	r17, r31
   10bf4:	a9 f7       	brne	.-22     	; 0x10be0 <bldr_process_msg+0x1f0>
   10bf6:	89 2b       	or	r24, r25
   10bf8:	09 f0       	breq	.+2      	; 0x10bfc <bldr_process_msg+0x20c>
   10bfa:	79 c0       	rjmp	.+242    	; 0x10cee <bldr_process_msg+0x2fe>
   10bfc:	1e ef       	ldi	r17, 0xFE	; 254
   10bfe:	56 c0       	rjmp	.+172    	; 0x10cac <bldr_process_msg+0x2bc>
   10c00:	f7 01       	movw	r30, r14
   10c02:	82 89       	ldd	r24, Z+18	; 0x12
   10c04:	93 89       	ldd	r25, Z+19	; 0x13
   10c06:	ac 01       	movw	r20, r24
   10c08:	4f 5f       	subi	r20, 0xFF	; 255
   10c0a:	5f 4f       	sbci	r21, 0xFF	; 255
   10c0c:	42 8b       	std	Z+18, r20	; 0x12
   10c0e:	53 8b       	std	Z+19, r21	; 0x13
   10c10:	fe 01       	movw	r30, r28
   10c12:	e2 0f       	add	r30, r18
   10c14:	f3 1f       	adc	r31, r19
   10c16:	25 81       	ldd	r18, Z+5	; 0x05
   10c18:	f8 01       	movw	r30, r16
   10c1a:	e8 0f       	add	r30, r24
   10c1c:	f9 1f       	adc	r31, r25
   10c1e:	20 83       	st	Z, r18
   10c20:	f7 01       	movw	r30, r14
   10c22:	82 89       	ldd	r24, Z+18	; 0x12
   10c24:	93 89       	ldd	r25, Z+19	; 0x13
   10c26:	81 15       	cp	r24, r1
   10c28:	91 40       	sbci	r25, 0x01	; 1
   10c2a:	99 f4       	brne	.+38     	; 0x10c52 <bldr_process_msg+0x262>
   10c2c:	f7 01       	movw	r30, r14
   10c2e:	60 89       	ldd	r22, Z+16	; 0x10
   10c30:	71 89       	ldd	r23, Z+17	; 0x11
   10c32:	80 e0       	ldi	r24, 0x00	; 0
   10c34:	90 e0       	ldi	r25, 0x00	; 0
   10c36:	20 e0       	ldi	r18, 0x00	; 0
   10c38:	a8 01       	movw	r20, r16
   10c3a:	0f 94 fe 0f 	call	0x21ffc	; 0x21ffc <sbldr_prog_page>
   10c3e:	81 11       	cpse	r24, r1
   10c40:	58 c0       	rjmp	.+176    	; 0x10cf2 <bldr_process_msg+0x302>
   10c42:	f7 01       	movw	r30, r14
   10c44:	80 89       	ldd	r24, Z+16	; 0x10
   10c46:	91 89       	ldd	r25, Z+17	; 0x11
   10c48:	93 95       	inc	r25
   10c4a:	80 8b       	std	Z+16, r24	; 0x10
   10c4c:	91 8b       	std	Z+17, r25	; 0x11
   10c4e:	12 8a       	std	Z+18, r1	; 0x12
   10c50:	13 8a       	std	Z+19, r1	; 0x13
   10c52:	d3 94       	inc	r13
   10c54:	0a c0       	rjmp	.+20     	; 0x10c6a <bldr_process_msg+0x27a>
   10c56:	0f 2e       	mov	r0, r31
   10c58:	f3 e0       	ldi	r31, 0x03	; 3
   10c5a:	df 2e       	mov	r13, r31
   10c5c:	f0 2d       	mov	r31, r0
   10c5e:	0f 2e       	mov	r0, r31
   10c60:	f7 ec       	ldi	r31, 0xC7	; 199
   10c62:	ef 2e       	mov	r14, r31
   10c64:	f0 e2       	ldi	r31, 0x20	; 32
   10c66:	ff 2e       	mov	r15, r31
   10c68:	f0 2d       	mov	r31, r0
   10c6a:	2d 2d       	mov	r18, r13
   10c6c:	30 e0       	ldi	r19, 0x00	; 0
   10c6e:	8b 81       	ldd	r24, Y+3	; 0x03
   10c70:	8f 73       	andi	r24, 0x3F	; 63
   10c72:	90 e0       	ldi	r25, 0x00	; 0
   10c74:	28 17       	cp	r18, r24
   10c76:	39 07       	cpc	r19, r25
   10c78:	1c f2       	brlt	.-122    	; 0x10c00 <bldr_process_msg+0x210>
   10c7a:	8b 81       	ldd	r24, Y+3	; 0x03
   10c7c:	80 7c       	andi	r24, 0xC0	; 192
   10c7e:	8b 83       	std	Y+3, r24	; 0x03
   10c80:	3a c0       	rjmp	.+116    	; 0x10cf6 <bldr_process_msg+0x306>
   10c82:	ce 01       	movw	r24, r28
   10c84:	0f 94 04 01 	call	0x20208	; 0x20208 <bldr_process_basic_msg>
   10c88:	18 2f       	mov	r17, r24
   10c8a:	01 c0       	rjmp	.+2      	; 0x10c8e <bldr_process_msg+0x29e>
   10c8c:	1f ef       	ldi	r17, 0xFF	; 255
   10c8e:	1f 3f       	cpi	r17, 0xFF	; 255
   10c90:	d9 f1       	breq	.+118    	; 0x10d08 <bldr_process_msg+0x318>
   10c92:	11 23       	and	r17, r17
   10c94:	59 f0       	breq	.+22     	; 0x10cac <bldr_process_msg+0x2bc>
   10c96:	1e 3f       	cpi	r17, 0xFE	; 254
   10c98:	49 f0       	breq	.+18     	; 0x10cac <bldr_process_msg+0x2bc>
   10c9a:	8b 81       	ldd	r24, Y+3	; 0x03
   10c9c:	80 7c       	andi	r24, 0xC0	; 192
   10c9e:	82 60       	ori	r24, 0x02	; 2
   10ca0:	8b 83       	std	Y+3, r24	; 0x03
   10ca2:	8c 81       	ldd	r24, Y+4	; 0x04
   10ca4:	8d 83       	std	Y+5, r24	; 0x05
   10ca6:	1e 83       	std	Y+6, r17	; 0x06
   10ca8:	80 e8       	ldi	r24, 0x80	; 128
   10caa:	8c 83       	std	Y+4, r24	; 0x04
   10cac:	89 81       	ldd	r24, Y+1	; 0x01
   10cae:	88 83       	st	Y, r24
   10cb0:	8c 81       	ldd	r24, Y+4	; 0x04
   10cb2:	80 68       	ori	r24, 0x80	; 128
   10cb4:	8c 83       	std	Y+4, r24	; 0x04
   10cb6:	ce 01       	movw	r24, r28
   10cb8:	0e 94 54 84 	call	0x108a8	; 0x108a8 <sboxnet_send_msg>
   10cbc:	25 c0       	rjmp	.+74     	; 0x10d08 <bldr_process_msg+0x318>
   10cbe:	10 e0       	ldi	r17, 0x00	; 0
   10cc0:	23 c0       	rjmp	.+70     	; 0x10d08 <bldr_process_msg+0x318>
   10cc2:	13 e0       	ldi	r17, 0x03	; 3
   10cc4:	ea cf       	rjmp	.-44     	; 0x10c9a <bldr_process_msg+0x2aa>
   10cc6:	13 e0       	ldi	r17, 0x03	; 3
   10cc8:	e8 cf       	rjmp	.-48     	; 0x10c9a <bldr_process_msg+0x2aa>
   10cca:	15 e6       	ldi	r17, 0x65	; 101
   10ccc:	e6 cf       	rjmp	.-52     	; 0x10c9a <bldr_process_msg+0x2aa>
   10cce:	13 e0       	ldi	r17, 0x03	; 3
   10cd0:	e4 cf       	rjmp	.-56     	; 0x10c9a <bldr_process_msg+0x2aa>
   10cd2:	15 e6       	ldi	r17, 0x65	; 101
   10cd4:	e2 cf       	rjmp	.-60     	; 0x10c9a <bldr_process_msg+0x2aa>
   10cd6:	16 e6       	ldi	r17, 0x66	; 102
   10cd8:	e0 cf       	rjmp	.-64     	; 0x10c9a <bldr_process_msg+0x2aa>
   10cda:	15 e6       	ldi	r17, 0x65	; 101
   10cdc:	de cf       	rjmp	.-68     	; 0x10c9a <bldr_process_msg+0x2aa>
   10cde:	17 e6       	ldi	r17, 0x67	; 103
   10ce0:	dc cf       	rjmp	.-72     	; 0x10c9a <bldr_process_msg+0x2aa>
   10ce2:	1a e6       	ldi	r17, 0x6A	; 106
   10ce4:	da cf       	rjmp	.-76     	; 0x10c9a <bldr_process_msg+0x2aa>
   10ce6:	16 e6       	ldi	r17, 0x66	; 102
   10ce8:	d8 cf       	rjmp	.-80     	; 0x10c9a <bldr_process_msg+0x2aa>
   10cea:	16 e6       	ldi	r17, 0x66	; 102
   10cec:	d6 cf       	rjmp	.-84     	; 0x10c9a <bldr_process_msg+0x2aa>
   10cee:	1b e6       	ldi	r17, 0x6B	; 107
   10cf0:	d4 cf       	rjmp	.-88     	; 0x10c9a <bldr_process_msg+0x2aa>
   10cf2:	1a e6       	ldi	r17, 0x6A	; 106
   10cf4:	d2 cf       	rjmp	.-92     	; 0x10c9a <bldr_process_msg+0x2aa>
   10cf6:	10 e0       	ldi	r17, 0x00	; 0
   10cf8:	d9 cf       	rjmp	.-78     	; 0x10cac <bldr_process_msg+0x2bc>
   10cfa:	1f ef       	ldi	r17, 0xFF	; 255
   10cfc:	05 c0       	rjmp	.+10     	; 0x10d08 <bldr_process_msg+0x318>
   10cfe:	18 2f       	mov	r17, r24
   10d00:	01 c0       	rjmp	.+2      	; 0x10d04 <bldr_process_msg+0x314>
   10d02:	18 2f       	mov	r17, r24
   10d04:	1f 3f       	cpi	r17, 0xFF	; 255
   10d06:	39 f6       	brne	.-114    	; 0x10c96 <bldr_process_msg+0x2a6>
   10d08:	81 2f       	mov	r24, r17
   10d0a:	df 91       	pop	r29
   10d0c:	cf 91       	pop	r28
   10d0e:	1f 91       	pop	r17
   10d10:	0f 91       	pop	r16
   10d12:	ff 90       	pop	r15
   10d14:	ef 90       	pop	r14
   10d16:	df 90       	pop	r13
   10d18:	cf 90       	pop	r12
   10d1a:	08 95       	ret

00010d1c <bldr_main>:
   10d1c:	cf 93       	push	r28
   10d1e:	df 93       	push	r29
   10d20:	cd b7       	in	r28, 0x3d	; 61
   10d22:	de b7       	in	r29, 0x3e	; 62
   10d24:	c5 54       	subi	r28, 0x45	; 69
   10d26:	d1 40       	sbci	r29, 0x01	; 1
   10d28:	cd bf       	out	0x3d, r28	; 61
   10d2a:	de bf       	out	0x3e, r29	; 62
   10d2c:	98 ed       	ldi	r25, 0xD8	; 216
   10d2e:	94 bf       	out	0x34, r25	; 52
   10d30:	92 e4       	ldi	r25, 0x42	; 66
   10d32:	90 93 a2 00 	sts	0x00A2, r25	; 0x8000a2 <__TEXT_REGION_LENGTH__+0x7de0a2>
   10d36:	23 e0       	ldi	r18, 0x03	; 3
   10d38:	30 e2       	ldi	r19, 0x20	; 32
   10d3a:	20 32       	cpi	r18, 0x20	; 32
   10d3c:	31 05       	cpc	r19, r1
   10d3e:	30 f4       	brcc	.+12     	; 0x10d4c <bldr_main+0x30>
   10d40:	90 91 03 20 	lds	r25, 0x2003	; 0x802003 <g_dev_state>
   10d44:	91 60       	ori	r25, 0x01	; 1
   10d46:	90 93 03 20 	sts	0x2003, r25	; 0x802003 <g_dev_state>
   10d4a:	08 c0       	rjmp	.+16     	; 0x10d5c <bldr_main+0x40>
   10d4c:	2f b7       	in	r18, 0x3f	; 63
   10d4e:	f8 94       	cli
   10d50:	90 91 03 20 	lds	r25, 0x2003	; 0x802003 <g_dev_state>
   10d54:	91 60       	ori	r25, 0x01	; 1
   10d56:	90 93 03 20 	sts	0x2003, r25	; 0x802003 <g_dev_state>
   10d5a:	2f bf       	out	0x3f, r18	; 63
   10d5c:	88 23       	and	r24, r24
   10d5e:	21 f0       	breq	.+8      	; 0x10d68 <bldr_main+0x4c>
   10d60:	0e 94 6b 81 	call	0x102d6	; 0x102d6 <bldr_process_cmd_net_reset>
   10d64:	0e 94 81 81 	call	0x10302	; 0x10302 <sboxnet_init>
   10d68:	78 94       	sei
   10d6a:	ce 01       	movw	r24, r28
   10d6c:	01 96       	adiw	r24, 0x01	; 1
   10d6e:	0f 94 02 01 	call	0x20204	; 0x20204 <bldr_task>
   10d72:	81 11       	cpse	r24, r1
   10d74:	19 c0       	rjmp	.+50     	; 0x10da8 <bldr_main+0x8c>
   10d76:	65 e4       	ldi	r22, 0x45	; 69
   10d78:	ce 01       	movw	r24, r28
   10d7a:	01 96       	adiw	r24, 0x01	; 1
   10d7c:	0e 94 be 83 	call	0x1077c	; 0x1077c <sboxnet_receive_msg>
   10d80:	18 16       	cp	r1, r24
   10d82:	94 f4       	brge	.+36     	; 0x10da8 <bldr_main+0x8c>
   10d84:	be 01       	movw	r22, r28
   10d86:	6a 5b       	subi	r22, 0xBA	; 186
   10d88:	7f 4f       	sbci	r23, 0xFF	; 255
   10d8a:	ce 01       	movw	r24, r28
   10d8c:	01 96       	adiw	r24, 0x01	; 1
   10d8e:	0e 94 f8 84 	call	0x109f0	; 0x109f0 <bldr_process_msg>
   10d92:	8e 3f       	cpi	r24, 0xFE	; 254
   10d94:	49 f4       	brne	.+18     	; 0x10da8 <bldr_main+0x8c>
   10d96:	0e 94 53 81 	call	0x102a6	; 0x102a6 <sboxnet_all_sent>
   10d9a:	88 23       	and	r24, r24
   10d9c:	f1 f3       	breq	.-4      	; 0x10d9a <bldr_main+0x7e>
   10d9e:	80 91 03 20 	lds	r24, 0x2003	; 0x802003 <g_dev_state>
   10da2:	84 70       	andi	r24, 0x04	; 4
   10da4:	0f 94 fd 0f 	call	0x21ffa	; 0x21ffa <sbldr_finish_fwup>
   10da8:	88 95       	sleep
   10daa:	df cf       	rjmp	.-66     	; 0x10d6a <bldr_main+0x4e>

00010dac <__vector_49>:
   10dac:	1f 92       	push	r1
   10dae:	0f 92       	push	r0
   10db0:	0f b6       	in	r0, 0x3f	; 63
   10db2:	0f 92       	push	r0
   10db4:	11 24       	eor	r1, r1
   10db6:	08 b6       	in	r0, 0x38	; 56
   10db8:	0f 92       	push	r0
   10dba:	18 be       	out	0x38, r1	; 56
   10dbc:	09 b6       	in	r0, 0x39	; 57
   10dbe:	0f 92       	push	r0
   10dc0:	19 be       	out	0x39, r1	; 57
   10dc2:	0a b6       	in	r0, 0x3a	; 58
   10dc4:	0f 92       	push	r0
   10dc6:	1a be       	out	0x3a, r1	; 58
   10dc8:	0b b6       	in	r0, 0x3b	; 59
   10dca:	0f 92       	push	r0
   10dcc:	1b be       	out	0x3b, r1	; 59
   10dce:	2f 93       	push	r18
   10dd0:	3f 93       	push	r19
   10dd2:	4f 93       	push	r20
   10dd4:	5f 93       	push	r21
   10dd6:	6f 93       	push	r22
   10dd8:	7f 93       	push	r23
   10dda:	8f 93       	push	r24
   10ddc:	9f 93       	push	r25
   10dde:	af 93       	push	r26
   10de0:	bf 93       	push	r27
   10de2:	cf 93       	push	r28
   10de4:	df 93       	push	r29
   10de6:	ef 93       	push	r30
   10de8:	ff 93       	push	r31
   10dea:	e0 e0       	ldi	r30, 0x00	; 0
   10dec:	fa e0       	ldi	r31, 0x0A	; 10
   10dee:	87 81       	ldd	r24, Z+7	; 0x07
   10df0:	8c 7f       	andi	r24, 0xFC	; 252
   10df2:	87 83       	std	Z+7, r24	; 0x07
   10df4:	80 91 e5 20 	lds	r24, 0x20E5	; 0x8020e5 <g_v+0x1e>
   10df8:	81 30       	cpi	r24, 0x01	; 1
   10dfa:	09 f0       	breq	.+2      	; 0x10dfe <__vector_49+0x52>
   10dfc:	66 c0       	rjmp	.+204    	; 0x10eca <__vector_49+0x11e>
   10dfe:	80 91 e9 20 	lds	r24, 0x20E9	; 0x8020e9 <g_v+0x22>
   10e02:	88 23       	and	r24, r24
   10e04:	09 f4       	brne	.+2      	; 0x10e08 <__vector_49+0x5c>
   10e06:	5e c0       	rjmp	.+188    	; 0x10ec4 <__vector_49+0x118>
   10e08:	80 91 e8 20 	lds	r24, 0x20E8	; 0x8020e8 <g_v+0x21>
   10e0c:	81 11       	cpse	r24, r1
   10e0e:	5a c0       	rjmp	.+180    	; 0x10ec4 <__vector_49+0x118>
   10e10:	90 91 88 21 	lds	r25, 0x2188	; 0x802188 <g_v+0xc1>
   10e14:	80 91 83 21 	lds	r24, 0x2183	; 0x802183 <g_v+0xbc>
   10e18:	89 17       	cp	r24, r25
   10e1a:	38 f4       	brcc	.+14     	; 0x10e2a <__vector_49+0x7e>
   10e1c:	e0 91 82 21 	lds	r30, 0x2182	; 0x802182 <g_v+0xbb>
   10e20:	f0 e0       	ldi	r31, 0x00	; 0
   10e22:	ee 57       	subi	r30, 0x7E	; 126
   10e24:	fe 4d       	sbci	r31, 0xDE	; 222
   10e26:	c0 85       	ldd	r28, Z+8	; 0x08
   10e28:	06 c0       	rjmp	.+12     	; 0x10e36 <__vector_49+0x8a>
   10e2a:	e7 ec       	ldi	r30, 0xC7	; 199
   10e2c:	f0 e2       	ldi	r31, 0x20	; 32
   10e2e:	87 8d       	ldd	r24, Z+31	; 0x1f
   10e30:	82 60       	ori	r24, 0x02	; 2
   10e32:	87 8f       	std	Z+31, r24	; 0x1f
   10e34:	c0 e0       	ldi	r28, 0x00	; 0
   10e36:	88 e0       	ldi	r24, 0x08	; 8
   10e38:	80 93 85 06 	sts	0x0685, r24	; 0x800685 <__TEXT_REGION_LENGTH__+0x7de685>
   10e3c:	e0 ea       	ldi	r30, 0xA0	; 160
   10e3e:	fa e0       	ldi	r31, 0x0A	; 10
   10e40:	84 81       	ldd	r24, Z+4	; 0x04
   10e42:	89 60       	ori	r24, 0x09	; 9
   10e44:	84 83       	std	Z+4, r24	; 0x04
   10e46:	80 91 8c 06 	lds	r24, 0x068C	; 0x80068c <__TEXT_REGION_LENGTH__+0x7de68c>
   10e4a:	80 fd       	sbrc	r24, 0
   10e4c:	04 c0       	rjmp	.+8      	; 0x10e56 <__vector_49+0xaa>
   10e4e:	80 91 88 06 	lds	r24, 0x0688	; 0x800688 <__TEXT_REGION_LENGTH__+0x7de688>
   10e52:	82 fd       	sbrc	r24, 2
   10e54:	18 c0       	rjmp	.+48     	; 0x10e86 <__vector_49+0xda>
   10e56:	0e 94 98 80 	call	0x10130	; 0x10130 <sboxnet_prandom>
   10e5a:	e7 ec       	ldi	r30, 0xC7	; 199
   10e5c:	f0 e2       	ldi	r31, 0x20	; 32
   10e5e:	20 a1       	ldd	r18, Z+32	; 0x20
   10e60:	30 e0       	ldi	r19, 0x00	; 0
   10e62:	22 0f       	add	r18, r18
   10e64:	33 1f       	adc	r19, r19
   10e66:	22 0f       	add	r18, r18
   10e68:	33 1f       	adc	r19, r19
   10e6a:	20 51       	subi	r18, 0x10	; 16
   10e6c:	3f 4f       	sbci	r19, 0xFF	; 255
   10e6e:	91 e0       	ldi	r25, 0x01	; 1
   10e70:	90 93 8c 06 	sts	0x068C, r25	; 0x80068c <__TEXT_REGION_LENGTH__+0x7de68c>
   10e74:	96 8f       	std	Z+30, r25	; 0x1e
   10e76:	8f 77       	andi	r24, 0x7F	; 127
   10e78:	a9 01       	movw	r20, r18
   10e7a:	48 0f       	add	r20, r24
   10e7c:	51 1d       	adc	r21, r1
   10e7e:	ca 01       	movw	r24, r20
   10e80:	0e 94 f6 80 	call	0x101ec	; 0x101ec <sboxnet_set_timer>
   10e84:	4a c0       	rjmp	.+148    	; 0x10f1a <__vector_49+0x16e>
   10e86:	e0 ea       	ldi	r30, 0xA0	; 160
   10e88:	fa e0       	ldi	r31, 0x0A	; 10
   10e8a:	84 81       	ldd	r24, Z+4	; 0x04
   10e8c:	8f 7e       	andi	r24, 0xEF	; 239
   10e8e:	84 83       	std	Z+4, r24	; 0x04
   10e90:	83 81       	ldd	r24, Z+3	; 0x03
   10e92:	83 7c       	andi	r24, 0xC3	; 195
   10e94:	83 83       	std	Z+3, r24	; 0x03
   10e96:	84 81       	ldd	r24, Z+4	; 0x04
   10e98:	80 61       	ori	r24, 0x10	; 16
   10e9a:	84 83       	std	Z+4, r24	; 0x04
   10e9c:	83 81       	ldd	r24, Z+3	; 0x03
   10e9e:	88 60       	ori	r24, 0x08	; 8
   10ea0:	83 83       	std	Z+3, r24	; 0x03
   10ea2:	c0 83       	st	Z, r28
   10ea4:	84 81       	ldd	r24, Z+4	; 0x04
   10ea6:	8d 7f       	andi	r24, 0xFD	; 253
   10ea8:	84 83       	std	Z+4, r24	; 0x04
   10eaa:	82 e8       	ldi	r24, 0x82	; 130
   10eac:	91 e2       	ldi	r25, 0x21	; 33
   10eae:	0e 94 db 80 	call	0x101b6	; 0x101b6 <sboxnet_rb_read>
   10eb2:	e7 ec       	ldi	r30, 0xC7	; 199
   10eb4:	f0 e2       	ldi	r31, 0x20	; 32
   10eb6:	c3 a3       	std	Z+35, r28	; 0x23
   10eb8:	81 a1       	ldd	r24, Z+33	; 0x21
   10eba:	8f 5f       	subi	r24, 0xFF	; 255
   10ebc:	81 a3       	std	Z+33, r24	; 0x21
   10ebe:	83 e0       	ldi	r24, 0x03	; 3
   10ec0:	86 8f       	std	Z+30, r24	; 0x1e
   10ec2:	2b c0       	rjmp	.+86     	; 0x10f1a <__vector_49+0x16e>
   10ec4:	10 92 e5 20 	sts	0x20E5, r1	; 0x8020e5 <g_v+0x1e>
   10ec8:	28 c0       	rjmp	.+80     	; 0x10f1a <__vector_49+0x16e>
   10eca:	82 30       	cpi	r24, 0x02	; 2
   10ecc:	71 f4       	brne	.+28     	; 0x10eea <__vector_49+0x13e>
   10ece:	c0 e8       	ldi	r28, 0x80	; 128
   10ed0:	d6 e0       	ldi	r29, 0x06	; 6
   10ed2:	88 e0       	ldi	r24, 0x08	; 8
   10ed4:	8d 83       	std	Y+5, r24	; 0x05
   10ed6:	84 e0       	ldi	r24, 0x04	; 4
   10ed8:	80 93 e5 20 	sts	0x20E5, r24	; 0x8020e5 <g_v+0x1e>
   10edc:	80 e4       	ldi	r24, 0x40	; 64
   10ede:	90 e0       	ldi	r25, 0x00	; 0
   10ee0:	0e 94 f6 80 	call	0x101ec	; 0x101ec <sboxnet_set_timer>
   10ee4:	81 e0       	ldi	r24, 0x01	; 1
   10ee6:	8c 87       	std	Y+12, r24	; 0x0c
   10ee8:	18 c0       	rjmp	.+48     	; 0x10f1a <__vector_49+0x16e>
   10eea:	84 30       	cpi	r24, 0x04	; 4
   10eec:	b1 f4       	brne	.+44     	; 0x10f1a <__vector_49+0x16e>
   10eee:	80 91 8c 06 	lds	r24, 0x068C	; 0x80068c <__TEXT_REGION_LENGTH__+0x7de68c>
   10ef2:	80 fd       	sbrc	r24, 0
   10ef4:	0b c0       	rjmp	.+22     	; 0x10f0c <__vector_49+0x160>
   10ef6:	80 91 88 06 	lds	r24, 0x0688	; 0x800688 <__TEXT_REGION_LENGTH__+0x7de688>
   10efa:	82 ff       	sbrs	r24, 2
   10efc:	07 c0       	rjmp	.+14     	; 0x10f0c <__vector_49+0x160>
   10efe:	0e 94 77 81 	call	0x102ee	; 0x102ee <sboxnet_receiver_enable>
   10f02:	10 92 e5 20 	sts	0x20E5, r1	; 0x8020e5 <g_v+0x1e>
   10f06:	0e 94 0c 81 	call	0x10218	; 0x10218 <sboxnet_check_try_transmit>
   10f0a:	07 c0       	rjmp	.+14     	; 0x10f1a <__vector_49+0x16e>
   10f0c:	81 e0       	ldi	r24, 0x01	; 1
   10f0e:	80 93 8c 06 	sts	0x068C, r24	; 0x80068c <__TEXT_REGION_LENGTH__+0x7de68c>
   10f12:	80 e4       	ldi	r24, 0x40	; 64
   10f14:	90 e0       	ldi	r25, 0x00	; 0
   10f16:	0e 94 f6 80 	call	0x101ec	; 0x101ec <sboxnet_set_timer>
   10f1a:	ff 91       	pop	r31
   10f1c:	ef 91       	pop	r30
   10f1e:	df 91       	pop	r29
   10f20:	cf 91       	pop	r28
   10f22:	bf 91       	pop	r27
   10f24:	af 91       	pop	r26
   10f26:	9f 91       	pop	r25
   10f28:	8f 91       	pop	r24
   10f2a:	7f 91       	pop	r23
   10f2c:	6f 91       	pop	r22
   10f2e:	5f 91       	pop	r21
   10f30:	4f 91       	pop	r20
   10f32:	3f 91       	pop	r19
   10f34:	2f 91       	pop	r18
   10f36:	0f 90       	pop	r0
   10f38:	0b be       	out	0x3b, r0	; 59
   10f3a:	0f 90       	pop	r0
   10f3c:	0a be       	out	0x3a, r0	; 58
   10f3e:	0f 90       	pop	r0
   10f40:	09 be       	out	0x39, r0	; 57
   10f42:	0f 90       	pop	r0
   10f44:	08 be       	out	0x38, r0	; 56
   10f46:	0f 90       	pop	r0
   10f48:	0f be       	out	0x3f, r0	; 63
   10f4a:	0f 90       	pop	r0
   10f4c:	1f 90       	pop	r1
   10f4e:	18 95       	reti

00010f50 <_bldr_process_basic_msg>:
   10f50:	ef 92       	push	r14
   10f52:	ff 92       	push	r15
   10f54:	0f 93       	push	r16
   10f56:	1f 93       	push	r17
   10f58:	cf 93       	push	r28
   10f5a:	df 93       	push	r29
   10f5c:	fc 01       	movw	r30, r24
   10f5e:	94 81       	ldd	r25, Z+4	; 0x04
   10f60:	96 31       	cpi	r25, 0x16	; 22
   10f62:	09 f4       	brne	.+2      	; 0x10f66 <_bldr_process_basic_msg+0x16>
   10f64:	fe c0       	rjmp	.+508    	; 0x11162 <_bldr_process_basic_msg+0x212>
   10f66:	20 f4       	brcc	.+8      	; 0x10f70 <_bldr_process_basic_msg+0x20>
   10f68:	92 31       	cpi	r25, 0x12	; 18
   10f6a:	09 f4       	brne	.+2      	; 0x10f6e <_bldr_process_basic_msg+0x1e>
   10f6c:	c0 c0       	rjmp	.+384    	; 0x110ee <_bldr_process_basic_msg+0x19e>
   10f6e:	05 c0       	rjmp	.+10     	; 0x10f7a <_bldr_process_basic_msg+0x2a>
   10f70:	98 31       	cpi	r25, 0x18	; 24
   10f72:	29 f0       	breq	.+10     	; 0x10f7e <_bldr_process_basic_msg+0x2e>
   10f74:	99 31       	cpi	r25, 0x19	; 25
   10f76:	09 f4       	brne	.+2      	; 0x10f7a <_bldr_process_basic_msg+0x2a>
   10f78:	26 c1       	rjmp	.+588    	; 0x111c6 <_bldr_process_basic_msg+0x276>
   10f7a:	82 e0       	ldi	r24, 0x02	; 2
   10f7c:	39 c1       	rjmp	.+626    	; 0x111f0 <_bldr_process_basic_msg+0x2a0>
   10f7e:	83 81       	ldd	r24, Z+3	; 0x03
   10f80:	8f 73       	andi	r24, 0x3F	; 63
   10f82:	23 e0       	ldi	r18, 0x03	; 3
   10f84:	30 e2       	ldi	r19, 0x20	; 32
   10f86:	20 32       	cpi	r18, 0x20	; 32
   10f88:	31 05       	cpc	r19, r1
   10f8a:	30 f4       	brcc	.+12     	; 0x10f98 <_bldr_process_basic_msg+0x48>
   10f8c:	90 91 03 20 	lds	r25, 0x2003	; 0x802003 <g_dev_state>
   10f90:	99 7f       	andi	r25, 0xF9	; 249
   10f92:	90 93 03 20 	sts	0x2003, r25	; 0x802003 <g_dev_state>
   10f96:	10 c0       	rjmp	.+32     	; 0x10fb8 <_bldr_process_basic_msg+0x68>
   10f98:	2f b7       	in	r18, 0x3f	; 63
   10f9a:	f8 94       	cli
   10f9c:	90 91 03 20 	lds	r25, 0x2003	; 0x802003 <g_dev_state>
   10fa0:	9d 7f       	andi	r25, 0xFD	; 253
   10fa2:	90 93 03 20 	sts	0x2003, r25	; 0x802003 <g_dev_state>
   10fa6:	2f bf       	out	0x3f, r18	; 63
   10fa8:	2f b7       	in	r18, 0x3f	; 63
   10faa:	f8 94       	cli
   10fac:	90 91 03 20 	lds	r25, 0x2003	; 0x802003 <g_dev_state>
   10fb0:	9b 7f       	andi	r25, 0xFB	; 251
   10fb2:	90 93 03 20 	sts	0x2003, r25	; 0x802003 <g_dev_state>
   10fb6:	2f bf       	out	0x3f, r18	; 63
   10fb8:	83 32       	cpi	r24, 0x23	; 35
   10fba:	09 f0       	breq	.+2      	; 0x10fbe <_bldr_process_basic_msg+0x6e>
   10fbc:	06 c1       	rjmp	.+524    	; 0x111ca <_bldr_process_basic_msg+0x27a>
   10fbe:	25 81       	ldd	r18, Z+5	; 0x05
   10fc0:	36 81       	ldd	r19, Z+6	; 0x06
   10fc2:	80 85       	ldd	r24, Z+8	; 0x08
   10fc4:	91 85       	ldd	r25, Z+9	; 0x09
   10fc6:	a2 85       	ldd	r26, Z+10	; 0x0a
   10fc8:	b3 85       	ldd	r27, Z+11	; 0x0b
   10fca:	83 35       	cpi	r24, 0x53	; 83
   10fcc:	42 e6       	ldi	r20, 0x62	; 98
   10fce:	94 07       	cpc	r25, r20
   10fd0:	4e e6       	ldi	r20, 0x6E	; 110
   10fd2:	a4 07       	cpc	r26, r20
   10fd4:	42 e4       	ldi	r20, 0x42	; 66
   10fd6:	b4 07       	cpc	r27, r20
   10fd8:	d9 f4       	brne	.+54     	; 0x11010 <_bldr_process_basic_msg+0xc0>
   10fda:	87 81       	ldd	r24, Z+7	; 0x07
   10fdc:	80 fd       	sbrc	r24, 0
   10fde:	f7 c0       	rjmp	.+494    	; 0x111ce <_bldr_process_basic_msg+0x27e>
   10fe0:	21 15       	cp	r18, r1
   10fe2:	60 e2       	ldi	r22, 0x20	; 32
   10fe4:	36 07       	cpc	r19, r22
   10fe6:	09 f0       	breq	.+2      	; 0x10fea <_bldr_process_basic_msg+0x9a>
   10fe8:	f4 c0       	rjmp	.+488    	; 0x111d2 <_bldr_process_basic_msg+0x282>
   10fea:	83 e0       	ldi	r24, 0x03	; 3
   10fec:	90 e2       	ldi	r25, 0x20	; 32
   10fee:	80 97       	sbiw	r24, 0x20	; 32
   10ff0:	30 f4       	brcc	.+12     	; 0x10ffe <_bldr_process_basic_msg+0xae>
   10ff2:	80 91 03 20 	lds	r24, 0x2003	; 0x802003 <g_dev_state>
   10ff6:	82 60       	ori	r24, 0x02	; 2
   10ff8:	80 93 03 20 	sts	0x2003, r24	; 0x802003 <g_dev_state>
   10ffc:	58 c0       	rjmp	.+176    	; 0x110ae <_bldr_process_basic_msg+0x15e>
   10ffe:	9f b7       	in	r25, 0x3f	; 63
   11000:	f8 94       	cli
   11002:	80 91 03 20 	lds	r24, 0x2003	; 0x802003 <g_dev_state>
   11006:	82 60       	ori	r24, 0x02	; 2
   11008:	80 93 03 20 	sts	0x2003, r24	; 0x802003 <g_dev_state>
   1100c:	9f bf       	out	0x3f, r25	; 63
   1100e:	4f c0       	rjmp	.+158    	; 0x110ae <_bldr_process_basic_msg+0x15e>
   11010:	83 35       	cpi	r24, 0x53	; 83
   11012:	92 46       	sbci	r25, 0x62	; 98
   11014:	ae 46       	sbci	r26, 0x6E	; 110
   11016:	b1 44       	sbci	r27, 0x41	; 65
   11018:	09 f0       	breq	.+2      	; 0x1101c <_bldr_process_basic_msg+0xcc>
   1101a:	49 c0       	rjmp	.+146    	; 0x110ae <_bldr_process_basic_msg+0x15e>
   1101c:	87 81       	ldd	r24, Z+7	; 0x07
   1101e:	80 ff       	sbrs	r24, 0
   11020:	da c0       	rjmp	.+436    	; 0x111d6 <_bldr_process_basic_msg+0x286>
   11022:	af ec       	ldi	r26, 0xCF	; 207
   11024:	b1 e0       	ldi	r27, 0x01	; 1
   11026:	8c 91       	ld	r24, X
   11028:	88 23       	and	r24, r24
   1102a:	ec f3       	brlt	.-6      	; 0x11026 <_bldr_process_basic_msg+0xd6>
   1102c:	ac ec       	ldi	r26, 0xCC	; 204
   1102e:	b1 e0       	ldi	r27, 0x01	; 1
   11030:	8c 91       	ld	r24, X
   11032:	88 60       	ori	r24, 0x08	; 8
   11034:	8c 93       	st	X, r24
   11036:	40 91 05 13 	lds	r20, 0x1305	; 0x801305 <__TEXT_REGION_LENGTH__+0x7df305>
   1103a:	50 91 06 13 	lds	r21, 0x1306	; 0x801306 <__TEXT_REGION_LENGTH__+0x7df306>
   1103e:	af ec       	ldi	r26, 0xCF	; 207
   11040:	b1 e0       	ldi	r27, 0x01	; 1
   11042:	8c 91       	ld	r24, X
   11044:	88 23       	and	r24, r24
   11046:	ec f3       	brlt	.-6      	; 0x11042 <_bldr_process_basic_msg+0xf2>
   11048:	ac ec       	ldi	r26, 0xCC	; 204
   1104a:	b1 e0       	ldi	r27, 0x01	; 1
   1104c:	8c 91       	ld	r24, X
   1104e:	88 60       	ori	r24, 0x08	; 8
   11050:	8c 93       	st	X, r24
   11052:	80 91 07 13 	lds	r24, 0x1307	; 0x801307 <__TEXT_REGION_LENGTH__+0x7df307>
   11056:	90 91 08 13 	lds	r25, 0x1308	; 0x801308 <__TEXT_REGION_LENGTH__+0x7df308>
   1105a:	4f 3f       	cpi	r20, 0xFF	; 255
   1105c:	df ef       	ldi	r29, 0xFF	; 255
   1105e:	5d 07       	cpc	r21, r29
   11060:	21 f4       	brne	.+8      	; 0x1106a <_bldr_process_basic_msg+0x11a>
   11062:	8f 3f       	cpi	r24, 0xFF	; 255
   11064:	6f ef       	ldi	r22, 0xFF	; 255
   11066:	96 07       	cpc	r25, r22
   11068:	61 f0       	breq	.+24     	; 0x11082 <_bldr_process_basic_msg+0x132>
   1106a:	64 85       	ldd	r22, Z+12	; 0x0c
   1106c:	75 85       	ldd	r23, Z+13	; 0x0d
   1106e:	46 17       	cp	r20, r22
   11070:	57 07       	cpc	r21, r23
   11072:	09 f0       	breq	.+2      	; 0x11076 <_bldr_process_basic_msg+0x126>
   11074:	b2 c0       	rjmp	.+356    	; 0x111da <_bldr_process_basic_msg+0x28a>
   11076:	46 85       	ldd	r20, Z+14	; 0x0e
   11078:	57 85       	ldd	r21, Z+15	; 0x0f
   1107a:	84 17       	cp	r24, r20
   1107c:	95 07       	cpc	r25, r21
   1107e:	09 f0       	breq	.+2      	; 0x11082 <_bldr_process_basic_msg+0x132>
   11080:	ae c0       	rjmp	.+348    	; 0x111de <_bldr_process_basic_msg+0x28e>
   11082:	21 15       	cp	r18, r1
   11084:	31 05       	cpc	r19, r1
   11086:	09 f4       	brne	.+2      	; 0x1108a <_bldr_process_basic_msg+0x13a>
   11088:	ac c0       	rjmp	.+344    	; 0x111e2 <_bldr_process_basic_msg+0x292>
   1108a:	83 e0       	ldi	r24, 0x03	; 3
   1108c:	90 e2       	ldi	r25, 0x20	; 32
   1108e:	80 97       	sbiw	r24, 0x20	; 32
   11090:	30 f4       	brcc	.+12     	; 0x1109e <_bldr_process_basic_msg+0x14e>
   11092:	80 91 03 20 	lds	r24, 0x2003	; 0x802003 <g_dev_state>
   11096:	84 60       	ori	r24, 0x04	; 4
   11098:	80 93 03 20 	sts	0x2003, r24	; 0x802003 <g_dev_state>
   1109c:	08 c0       	rjmp	.+16     	; 0x110ae <_bldr_process_basic_msg+0x15e>
   1109e:	9f b7       	in	r25, 0x3f	; 63
   110a0:	f8 94       	cli
   110a2:	80 91 03 20 	lds	r24, 0x2003	; 0x802003 <g_dev_state>
   110a6:	84 60       	ori	r24, 0x04	; 4
   110a8:	80 93 03 20 	sts	0x2003, r24	; 0x802003 <g_dev_state>
   110ac:	9f bf       	out	0x3f, r25	; 63
   110ae:	7f 01       	movw	r14, r30
   110b0:	ef 01       	movw	r28, r30
   110b2:	28 96       	adiw	r28, 0x08	; 8
   110b4:	e7 ec       	ldi	r30, 0xC7	; 199
   110b6:	f0 e2       	ldi	r31, 0x20	; 32
   110b8:	10 8a       	std	Z+16, r1	; 0x10
   110ba:	11 8a       	std	Z+17, r1	; 0x11
   110bc:	12 8a       	std	Z+18, r1	; 0x12
   110be:	13 8a       	std	Z+19, r1	; 0x13
   110c0:	24 8b       	std	Z+20, r18	; 0x14
   110c2:	35 8b       	std	Z+21, r19	; 0x15
   110c4:	87 01       	movw	r16, r14
   110c6:	08 5d       	subi	r16, 0xD8	; 216
   110c8:	1f 4f       	sbci	r17, 0xFF	; 255
   110ca:	8f ef       	ldi	r24, 0xFF	; 255
   110cc:	9f ef       	ldi	r25, 0xFF	; 255
   110ce:	69 91       	ld	r22, Y+
   110d0:	0e 94 59 81 	call	0x102b2	; 0x102b2 <crc_ccitt_update>
   110d4:	c0 17       	cp	r28, r16
   110d6:	d1 07       	cpc	r29, r17
   110d8:	d1 f7       	brne	.-12     	; 0x110ce <_bldr_process_basic_msg+0x17e>
   110da:	80 93 dd 20 	sts	0x20DD, r24	; 0x8020dd <g_v+0x16>
   110de:	90 93 de 20 	sts	0x20DE, r25	; 0x8020de <g_v+0x17>
   110e2:	e7 01       	movw	r28, r14
   110e4:	8b 81       	ldd	r24, Y+3	; 0x03
   110e6:	80 7c       	andi	r24, 0xC0	; 192
   110e8:	8b 83       	std	Y+3, r24	; 0x03
   110ea:	80 e0       	ldi	r24, 0x00	; 0
   110ec:	81 c0       	rjmp	.+258    	; 0x111f0 <_bldr_process_basic_msg+0x2a0>
   110ee:	83 81       	ldd	r24, Z+3	; 0x03
   110f0:	8f 73       	andi	r24, 0x3F	; 63
   110f2:	90 e0       	ldi	r25, 0x00	; 0
   110f4:	02 97       	sbiw	r24, 0x02	; 2
   110f6:	0c f0       	brlt	.+2      	; 0x110fa <_bldr_process_basic_msg+0x1aa>
   110f8:	76 c0       	rjmp	.+236    	; 0x111e6 <_bldr_process_basic_msg+0x296>
   110fa:	83 81       	ldd	r24, Z+3	; 0x03
   110fc:	8f 73       	andi	r24, 0x3F	; 63
   110fe:	81 30       	cpi	r24, 0x01	; 1
   11100:	29 f4       	brne	.+10     	; 0x1110c <_bldr_process_basic_msg+0x1bc>
   11102:	c5 81       	ldd	r28, Z+5	; 0x05
   11104:	c3 30       	cpi	r28, 0x03	; 3
   11106:	08 f0       	brcs	.+2      	; 0x1110a <_bldr_process_basic_msg+0x1ba>
   11108:	70 c0       	rjmp	.+224    	; 0x111ea <_bldr_process_basic_msg+0x29a>
   1110a:	01 c0       	rjmp	.+2      	; 0x1110e <_bldr_process_basic_msg+0x1be>
   1110c:	c0 e0       	ldi	r28, 0x00	; 0
   1110e:	bf 01       	movw	r22, r30
   11110:	6b 5f       	subi	r22, 0xFB	; 251
   11112:	7f 4f       	sbci	r23, 0xFF	; 255
   11114:	40 e2       	ldi	r20, 0x20	; 32
   11116:	c4 9f       	mul	r28, r20
   11118:	e0 01       	movw	r28, r0
   1111a:	11 24       	eor	r1, r1
   1111c:	8e 01       	movw	r16, r28
   1111e:	00 5c       	subi	r16, 0xC0	; 192
   11120:	1c 4e       	sbci	r17, 0xEC	; 236
   11122:	20 e0       	ldi	r18, 0x00	; 0
   11124:	af ec       	ldi	r26, 0xCF	; 207
   11126:	b1 e0       	ldi	r27, 0x01	; 1
   11128:	4c ec       	ldi	r20, 0xCC	; 204
   1112a:	51 e0       	ldi	r21, 0x01	; 1
   1112c:	9c 91       	ld	r25, X
   1112e:	99 23       	and	r25, r25
   11130:	ec f3       	brlt	.-6      	; 0x1112c <_bldr_process_basic_msg+0x1dc>
   11132:	ea 01       	movw	r28, r20
   11134:	88 81       	ld	r24, Y
   11136:	88 60       	ori	r24, 0x08	; 8
   11138:	88 83       	st	Y, r24
   1113a:	e8 01       	movw	r28, r16
   1113c:	89 91       	ld	r24, Y+
   1113e:	8e 01       	movw	r16, r28
   11140:	9f ef       	ldi	r25, 0xFF	; 255
   11142:	98 0f       	add	r25, r24
   11144:	9e 3f       	cpi	r25, 0xFE	; 254
   11146:	30 f4       	brcc	.+12     	; 0x11154 <_bldr_process_basic_msg+0x204>
   11148:	2f 5f       	subi	r18, 0xFF	; 255
   1114a:	eb 01       	movw	r28, r22
   1114c:	89 93       	st	Y+, r24
   1114e:	be 01       	movw	r22, r28
   11150:	20 32       	cpi	r18, 0x20	; 32
   11152:	61 f7       	brne	.-40     	; 0x1112c <_bldr_process_basic_msg+0x1dc>
   11154:	2f 73       	andi	r18, 0x3F	; 63
   11156:	83 81       	ldd	r24, Z+3	; 0x03
   11158:	80 7c       	andi	r24, 0xC0	; 192
   1115a:	28 2b       	or	r18, r24
   1115c:	23 83       	std	Z+3, r18	; 0x03
   1115e:	80 e0       	ldi	r24, 0x00	; 0
   11160:	47 c0       	rjmp	.+142    	; 0x111f0 <_bldr_process_basic_msg+0x2a0>
   11162:	83 81       	ldd	r24, Z+3	; 0x03
   11164:	8f 73       	andi	r24, 0x3F	; 63
   11166:	81 30       	cpi	r24, 0x01	; 1
   11168:	09 f0       	breq	.+2      	; 0x1116c <_bldr_process_basic_msg+0x21c>
   1116a:	41 c0       	rjmp	.+130    	; 0x111ee <_bldr_process_basic_msg+0x29e>
   1116c:	85 81       	ldd	r24, Z+5	; 0x05
   1116e:	80 ff       	sbrs	r24, 0
   11170:	13 c0       	rjmp	.+38     	; 0x11198 <_bldr_process_basic_msg+0x248>
   11172:	83 e0       	ldi	r24, 0x03	; 3
   11174:	90 e2       	ldi	r25, 0x20	; 32
   11176:	80 97       	sbiw	r24, 0x20	; 32
   11178:	30 f4       	brcc	.+12     	; 0x11186 <_bldr_process_basic_msg+0x236>
   1117a:	80 91 03 20 	lds	r24, 0x2003	; 0x802003 <g_dev_state>
   1117e:	80 61       	ori	r24, 0x10	; 16
   11180:	80 93 03 20 	sts	0x2003, r24	; 0x802003 <g_dev_state>
   11184:	1b c0       	rjmp	.+54     	; 0x111bc <_bldr_process_basic_msg+0x26c>
   11186:	9f b7       	in	r25, 0x3f	; 63
   11188:	f8 94       	cli
   1118a:	80 91 03 20 	lds	r24, 0x2003	; 0x802003 <g_dev_state>
   1118e:	80 61       	ori	r24, 0x10	; 16
   11190:	80 93 03 20 	sts	0x2003, r24	; 0x802003 <g_dev_state>
   11194:	9f bf       	out	0x3f, r25	; 63
   11196:	12 c0       	rjmp	.+36     	; 0x111bc <_bldr_process_basic_msg+0x26c>
   11198:	83 e0       	ldi	r24, 0x03	; 3
   1119a:	90 e2       	ldi	r25, 0x20	; 32
   1119c:	80 97       	sbiw	r24, 0x20	; 32
   1119e:	30 f4       	brcc	.+12     	; 0x111ac <_bldr_process_basic_msg+0x25c>
   111a0:	80 91 03 20 	lds	r24, 0x2003	; 0x802003 <g_dev_state>
   111a4:	8f 7e       	andi	r24, 0xEF	; 239
   111a6:	80 93 03 20 	sts	0x2003, r24	; 0x802003 <g_dev_state>
   111aa:	08 c0       	rjmp	.+16     	; 0x111bc <_bldr_process_basic_msg+0x26c>
   111ac:	9f b7       	in	r25, 0x3f	; 63
   111ae:	f8 94       	cli
   111b0:	80 91 03 20 	lds	r24, 0x2003	; 0x802003 <g_dev_state>
   111b4:	8f 7e       	andi	r24, 0xEF	; 239
   111b6:	80 93 03 20 	sts	0x2003, r24	; 0x802003 <g_dev_state>
   111ba:	9f bf       	out	0x3f, r25	; 63
   111bc:	83 81       	ldd	r24, Z+3	; 0x03
   111be:	80 7c       	andi	r24, 0xC0	; 192
   111c0:	83 83       	std	Z+3, r24	; 0x03
   111c2:	80 e0       	ldi	r24, 0x00	; 0
   111c4:	15 c0       	rjmp	.+42     	; 0x111f0 <_bldr_process_basic_msg+0x2a0>
   111c6:	85 e6       	ldi	r24, 0x65	; 101
   111c8:	13 c0       	rjmp	.+38     	; 0x111f0 <_bldr_process_basic_msg+0x2a0>
   111ca:	83 e0       	ldi	r24, 0x03	; 3
   111cc:	11 c0       	rjmp	.+34     	; 0x111f0 <_bldr_process_basic_msg+0x2a0>
   111ce:	89 e6       	ldi	r24, 0x69	; 105
   111d0:	0f c0       	rjmp	.+30     	; 0x111f0 <_bldr_process_basic_msg+0x2a0>
   111d2:	86 e6       	ldi	r24, 0x66	; 102
   111d4:	0d c0       	rjmp	.+26     	; 0x111f0 <_bldr_process_basic_msg+0x2a0>
   111d6:	89 e6       	ldi	r24, 0x69	; 105
   111d8:	0b c0       	rjmp	.+22     	; 0x111f0 <_bldr_process_basic_msg+0x2a0>
   111da:	88 e6       	ldi	r24, 0x68	; 104
   111dc:	09 c0       	rjmp	.+18     	; 0x111f0 <_bldr_process_basic_msg+0x2a0>
   111de:	88 e6       	ldi	r24, 0x68	; 104
   111e0:	07 c0       	rjmp	.+14     	; 0x111f0 <_bldr_process_basic_msg+0x2a0>
   111e2:	86 e6       	ldi	r24, 0x66	; 102
   111e4:	05 c0       	rjmp	.+10     	; 0x111f0 <_bldr_process_basic_msg+0x2a0>
   111e6:	83 e0       	ldi	r24, 0x03	; 3
   111e8:	03 c0       	rjmp	.+6      	; 0x111f0 <_bldr_process_basic_msg+0x2a0>
   111ea:	83 e0       	ldi	r24, 0x03	; 3
   111ec:	01 c0       	rjmp	.+2      	; 0x111f0 <_bldr_process_basic_msg+0x2a0>
   111ee:	83 e0       	ldi	r24, 0x03	; 3
   111f0:	df 91       	pop	r29
   111f2:	cf 91       	pop	r28
   111f4:	1f 91       	pop	r17
   111f6:	0f 91       	pop	r16
   111f8:	ff 90       	pop	r15
   111fa:	ef 90       	pop	r14
   111fc:	08 95       	ret

000111fe <_bldr_reg_read>:
   111fe:	8a 30       	cpi	r24, 0x0A	; 10
   11200:	91 05       	cpc	r25, r1
   11202:	09 f4       	brne	.+2      	; 0x11206 <_bldr_reg_read+0x8>
   11204:	e5 c0       	rjmp	.+458    	; 0x113d0 <_bldr_reg_read+0x1d2>
   11206:	58 f5       	brcc	.+86     	; 0x1125e <_bldr_reg_read+0x60>
   11208:	84 30       	cpi	r24, 0x04	; 4
   1120a:	91 05       	cpc	r25, r1
   1120c:	09 f4       	brne	.+2      	; 0x11210 <_bldr_reg_read+0x12>
   1120e:	a8 c0       	rjmp	.+336    	; 0x11360 <_bldr_reg_read+0x162>
   11210:	78 f4       	brcc	.+30     	; 0x11230 <_bldr_reg_read+0x32>
   11212:	81 30       	cpi	r24, 0x01	; 1
   11214:	91 05       	cpc	r25, r1
   11216:	09 f4       	brne	.+2      	; 0x1121a <_bldr_reg_read+0x1c>
   11218:	70 c0       	rjmp	.+224    	; 0x112fa <_bldr_reg_read+0xfc>
   1121a:	08 f4       	brcc	.+2      	; 0x1121e <_bldr_reg_read+0x20>
   1121c:	65 c0       	rjmp	.+202    	; 0x112e8 <_bldr_reg_read+0xea>
   1121e:	82 30       	cpi	r24, 0x02	; 2
   11220:	91 05       	cpc	r25, r1
   11222:	09 f4       	brne	.+2      	; 0x11226 <_bldr_reg_read+0x28>
   11224:	77 c0       	rjmp	.+238    	; 0x11314 <_bldr_reg_read+0x116>
   11226:	83 30       	cpi	r24, 0x03	; 3
   11228:	91 05       	cpc	r25, r1
   1122a:	09 f4       	brne	.+2      	; 0x1122e <_bldr_reg_read+0x30>
   1122c:	86 c0       	rjmp	.+268    	; 0x1133a <_bldr_reg_read+0x13c>
   1122e:	2e c1       	rjmp	.+604    	; 0x1148c <_bldr_reg_read+0x28e>
   11230:	87 30       	cpi	r24, 0x07	; 7
   11232:	91 05       	cpc	r25, r1
   11234:	09 f4       	brne	.+2      	; 0x11238 <_bldr_reg_read+0x3a>
   11236:	aa c0       	rjmp	.+340    	; 0x1138c <_bldr_reg_read+0x18e>
   11238:	48 f4       	brcc	.+18     	; 0x1124c <_bldr_reg_read+0x4e>
   1123a:	85 30       	cpi	r24, 0x05	; 5
   1123c:	91 05       	cpc	r25, r1
   1123e:	09 f4       	brne	.+2      	; 0x11242 <_bldr_reg_read+0x44>
   11240:	96 c0       	rjmp	.+300    	; 0x1136e <_bldr_reg_read+0x170>
   11242:	86 30       	cpi	r24, 0x06	; 6
   11244:	91 05       	cpc	r25, r1
   11246:	09 f4       	brne	.+2      	; 0x1124a <_bldr_reg_read+0x4c>
   11248:	99 c0       	rjmp	.+306    	; 0x1137c <_bldr_reg_read+0x17e>
   1124a:	20 c1       	rjmp	.+576    	; 0x1148c <_bldr_reg_read+0x28e>
   1124c:	88 30       	cpi	r24, 0x08	; 8
   1124e:	91 05       	cpc	r25, r1
   11250:	09 f4       	brne	.+2      	; 0x11254 <_bldr_reg_read+0x56>
   11252:	a4 c0       	rjmp	.+328    	; 0x1139c <_bldr_reg_read+0x19e>
   11254:	89 30       	cpi	r24, 0x09	; 9
   11256:	91 05       	cpc	r25, r1
   11258:	09 f4       	brne	.+2      	; 0x1125c <_bldr_reg_read+0x5e>
   1125a:	a8 c0       	rjmp	.+336    	; 0x113ac <_bldr_reg_read+0x1ae>
   1125c:	17 c1       	rjmp	.+558    	; 0x1148c <_bldr_reg_read+0x28e>
   1125e:	84 3d       	cpi	r24, 0xD4	; 212
   11260:	27 e0       	ldi	r18, 0x07	; 7
   11262:	92 07       	cpc	r25, r18
   11264:	09 f4       	brne	.+2      	; 0x11268 <_bldr_reg_read+0x6a>
   11266:	d5 c0       	rjmp	.+426    	; 0x11412 <_bldr_reg_read+0x214>
   11268:	b8 f4       	brcc	.+46     	; 0x11298 <_bldr_reg_read+0x9a>
   1126a:	81 3d       	cpi	r24, 0xD1	; 209
   1126c:	a7 e0       	ldi	r26, 0x07	; 7
   1126e:	9a 07       	cpc	r25, r26
   11270:	09 f4       	brne	.+2      	; 0x11274 <_bldr_reg_read+0x76>
   11272:	bc c0       	rjmp	.+376    	; 0x113ec <_bldr_reg_read+0x1ee>
   11274:	30 f4       	brcc	.+12     	; 0x11282 <_bldr_reg_read+0x84>
   11276:	80 3d       	cpi	r24, 0xD0	; 208
   11278:	e7 e0       	ldi	r30, 0x07	; 7
   1127a:	9e 07       	cpc	r25, r30
   1127c:	09 f4       	brne	.+2      	; 0x11280 <_bldr_reg_read+0x82>
   1127e:	af c0       	rjmp	.+350    	; 0x113de <_bldr_reg_read+0x1e0>
   11280:	05 c1       	rjmp	.+522    	; 0x1148c <_bldr_reg_read+0x28e>
   11282:	82 3d       	cpi	r24, 0xD2	; 210
   11284:	f7 e0       	ldi	r31, 0x07	; 7
   11286:	9f 07       	cpc	r25, r31
   11288:	09 f4       	brne	.+2      	; 0x1128c <_bldr_reg_read+0x8e>
   1128a:	b5 c0       	rjmp	.+362    	; 0x113f6 <_bldr_reg_read+0x1f8>
   1128c:	83 3d       	cpi	r24, 0xD3	; 211
   1128e:	27 e0       	ldi	r18, 0x07	; 7
   11290:	92 07       	cpc	r25, r18
   11292:	09 f4       	brne	.+2      	; 0x11296 <_bldr_reg_read+0x98>
   11294:	b7 c0       	rjmp	.+366    	; 0x11404 <_bldr_reg_read+0x206>
   11296:	fa c0       	rjmp	.+500    	; 0x1148c <_bldr_reg_read+0x28e>
   11298:	87 3d       	cpi	r24, 0xD7	; 215
   1129a:	47 e0       	ldi	r20, 0x07	; 7
   1129c:	94 07       	cpc	r25, r20
   1129e:	b9 f0       	breq	.+46     	; 0x112ce <_bldr_reg_read+0xd0>
   112a0:	58 f4       	brcc	.+22     	; 0x112b8 <_bldr_reg_read+0xba>
   112a2:	85 3d       	cpi	r24, 0xD5	; 213
   112a4:	b7 e0       	ldi	r27, 0x07	; 7
   112a6:	9b 07       	cpc	r25, r27
   112a8:	09 f4       	brne	.+2      	; 0x112ac <_bldr_reg_read+0xae>
   112aa:	ba c0       	rjmp	.+372    	; 0x11420 <_bldr_reg_read+0x222>
   112ac:	86 3d       	cpi	r24, 0xD6	; 214
   112ae:	e7 e0       	ldi	r30, 0x07	; 7
   112b0:	9e 07       	cpc	r25, r30
   112b2:	09 f4       	brne	.+2      	; 0x112b6 <_bldr_reg_read+0xb8>
   112b4:	bc c0       	rjmp	.+376    	; 0x1142e <_bldr_reg_read+0x230>
   112b6:	ea c0       	rjmp	.+468    	; 0x1148c <_bldr_reg_read+0x28e>
   112b8:	8a 3f       	cpi	r24, 0xFA	; 250
   112ba:	f7 e0       	ldi	r31, 0x07	; 7
   112bc:	9f 07       	cpc	r25, r31
   112be:	09 f4       	brne	.+2      	; 0x112c2 <_bldr_reg_read+0xc4>
   112c0:	d5 c0       	rjmp	.+426    	; 0x1146c <_bldr_reg_read+0x26e>
   112c2:	8b 3f       	cpi	r24, 0xFB	; 251
   112c4:	27 e0       	ldi	r18, 0x07	; 7
   112c6:	92 07       	cpc	r25, r18
   112c8:	09 f4       	brne	.+2      	; 0x112cc <_bldr_reg_read+0xce>
   112ca:	d8 c0       	rjmp	.+432    	; 0x1147c <_bldr_reg_read+0x27e>
   112cc:	df c0       	rjmp	.+446    	; 0x1148c <_bldr_reg_read+0x28e>
   112ce:	8c e3       	ldi	r24, 0x3C	; 60
   112d0:	92 e2       	ldi	r25, 0x22	; 34
   112d2:	8d 3f       	cpi	r24, 0xFD	; 253
   112d4:	9f 43       	sbci	r25, 0x3F	; 63
   112d6:	08 f0       	brcs	.+2      	; 0x112da <_bldr_reg_read+0xdc>
   112d8:	bd c0       	rjmp	.+378    	; 0x11454 <_bldr_reg_read+0x256>
   112da:	80 91 3c 22 	lds	r24, 0x223C	; 0x80223c <__bss_end>
   112de:	81 11       	cpse	r24, r1
   112e0:	bc c0       	rjmp	.+376    	; 0x1145a <_bldr_reg_read+0x25c>
   112e2:	8d e3       	ldi	r24, 0x3D	; 61
   112e4:	92 e2       	ldi	r25, 0x22	; 34
   112e6:	b0 c0       	rjmp	.+352    	; 0x11448 <_bldr_reg_read+0x24a>
   112e8:	80 91 c8 20 	lds	r24, 0x20C8	; 0x8020c8 <g_v+0x1>
   112ec:	90 91 c9 20 	lds	r25, 0x20C9	; 0x8020c9 <g_v+0x2>
   112f0:	db 01       	movw	r26, r22
   112f2:	8d 93       	st	X+, r24
   112f4:	9c 93       	st	X, r25
   112f6:	80 e0       	ldi	r24, 0x00	; 0
   112f8:	08 95       	ret
   112fa:	80 91 c8 20 	lds	r24, 0x20C8	; 0x8020c8 <g_v+0x1>
   112fe:	90 91 c9 20 	lds	r25, 0x20C9	; 0x8020c9 <g_v+0x2>
   11302:	a0 91 ca 20 	lds	r26, 0x20CA	; 0x8020ca <g_v+0x3>
   11306:	b0 91 cb 20 	lds	r27, 0x20CB	; 0x8020cb <g_v+0x4>
   1130a:	fb 01       	movw	r30, r22
   1130c:	a0 83       	st	Z, r26
   1130e:	b1 83       	std	Z+1, r27	; 0x01
   11310:	80 e0       	ldi	r24, 0x00	; 0
   11312:	08 95       	ret
   11314:	ef ec       	ldi	r30, 0xCF	; 207
   11316:	f1 e0       	ldi	r31, 0x01	; 1
   11318:	80 81       	ld	r24, Z
   1131a:	88 23       	and	r24, r24
   1131c:	ec f3       	brlt	.-6      	; 0x11318 <_bldr_reg_read+0x11a>
   1131e:	ec ec       	ldi	r30, 0xCC	; 204
   11320:	f1 e0       	ldi	r31, 0x01	; 1
   11322:	80 81       	ld	r24, Z
   11324:	88 60       	ori	r24, 0x08	; 8
   11326:	80 83       	st	Z, r24
   11328:	80 91 05 13 	lds	r24, 0x1305	; 0x801305 <__TEXT_REGION_LENGTH__+0x7df305>
   1132c:	90 91 06 13 	lds	r25, 0x1306	; 0x801306 <__TEXT_REGION_LENGTH__+0x7df306>
   11330:	db 01       	movw	r26, r22
   11332:	8d 93       	st	X+, r24
   11334:	9c 93       	st	X, r25
   11336:	80 e0       	ldi	r24, 0x00	; 0
   11338:	08 95       	ret
   1133a:	ef ec       	ldi	r30, 0xCF	; 207
   1133c:	f1 e0       	ldi	r31, 0x01	; 1
   1133e:	80 81       	ld	r24, Z
   11340:	88 23       	and	r24, r24
   11342:	ec f3       	brlt	.-6      	; 0x1133e <_bldr_reg_read+0x140>
   11344:	ec ec       	ldi	r30, 0xCC	; 204
   11346:	f1 e0       	ldi	r31, 0x01	; 1
   11348:	80 81       	ld	r24, Z
   1134a:	88 60       	ori	r24, 0x08	; 8
   1134c:	80 83       	st	Z, r24
   1134e:	80 91 07 13 	lds	r24, 0x1307	; 0x801307 <__TEXT_REGION_LENGTH__+0x7df307>
   11352:	90 91 08 13 	lds	r25, 0x1308	; 0x801308 <__TEXT_REGION_LENGTH__+0x7df308>
   11356:	fb 01       	movw	r30, r22
   11358:	80 83       	st	Z, r24
   1135a:	91 83       	std	Z+1, r25	; 0x01
   1135c:	80 e0       	ldi	r24, 0x00	; 0
   1135e:	08 95       	ret
   11360:	84 e0       	ldi	r24, 0x04	; 4
   11362:	90 e0       	ldi	r25, 0x00	; 0
   11364:	db 01       	movw	r26, r22
   11366:	8d 93       	st	X+, r24
   11368:	9c 93       	st	X, r25
   1136a:	80 e0       	ldi	r24, 0x00	; 0
   1136c:	08 95       	ret
   1136e:	81 e0       	ldi	r24, 0x01	; 1
   11370:	91 e0       	ldi	r25, 0x01	; 1
   11372:	fb 01       	movw	r30, r22
   11374:	80 83       	st	Z, r24
   11376:	91 83       	std	Z+1, r25	; 0x01
   11378:	80 e0       	ldi	r24, 0x00	; 0
   1137a:	08 95       	ret
   1137c:	80 91 c7 20 	lds	r24, 0x20C7	; 0x8020c7 <g_v>
   11380:	90 e0       	ldi	r25, 0x00	; 0
   11382:	db 01       	movw	r26, r22
   11384:	8d 93       	st	X+, r24
   11386:	9c 93       	st	X, r25
   11388:	80 e0       	ldi	r24, 0x00	; 0
   1138a:	08 95       	ret
   1138c:	80 91 03 20 	lds	r24, 0x2003	; 0x802003 <g_dev_state>
   11390:	90 e0       	ldi	r25, 0x00	; 0
   11392:	fb 01       	movw	r30, r22
   11394:	80 83       	st	Z, r24
   11396:	91 83       	std	Z+1, r25	; 0x01
   11398:	80 e0       	ldi	r24, 0x00	; 0
   1139a:	08 95       	ret
   1139c:	80 91 02 20 	lds	r24, 0x2002	; 0x802002 <__data_end>
   113a0:	90 e0       	ldi	r25, 0x00	; 0
   113a2:	db 01       	movw	r26, r22
   113a4:	8d 93       	st	X+, r24
   113a6:	9c 93       	st	X, r25
   113a8:	80 e0       	ldi	r24, 0x00	; 0
   113aa:	08 95       	ret
   113ac:	ef ec       	ldi	r30, 0xCF	; 207
   113ae:	f1 e0       	ldi	r31, 0x01	; 1
   113b0:	80 81       	ld	r24, Z
   113b2:	88 23       	and	r24, r24
   113b4:	ec f3       	brlt	.-6      	; 0x113b0 <_bldr_reg_read+0x1b2>
   113b6:	ec ec       	ldi	r30, 0xCC	; 204
   113b8:	f1 e0       	ldi	r31, 0x01	; 1
   113ba:	80 81       	ld	r24, Z
   113bc:	88 60       	ori	r24, 0x08	; 8
   113be:	80 83       	st	Z, r24
   113c0:	80 91 00 13 	lds	r24, 0x1300	; 0x801300 <__TEXT_REGION_LENGTH__+0x7df300>
   113c4:	90 e0       	ldi	r25, 0x00	; 0
   113c6:	fb 01       	movw	r30, r22
   113c8:	80 83       	st	Z, r24
   113ca:	91 83       	std	Z+1, r25	; 0x01
   113cc:	80 e0       	ldi	r24, 0x00	; 0
   113ce:	08 95       	ret
   113d0:	83 e0       	ldi	r24, 0x03	; 3
   113d2:	90 e0       	ldi	r25, 0x00	; 0
   113d4:	db 01       	movw	r26, r22
   113d6:	8d 93       	st	X+, r24
   113d8:	9c 93       	st	X, r25
   113da:	80 e0       	ldi	r24, 0x00	; 0
   113dc:	08 95       	ret
   113de:	87 ec       	ldi	r24, 0xC7	; 199
   113e0:	90 e0       	ldi	r25, 0x00	; 0
   113e2:	fb 01       	movw	r30, r22
   113e4:	80 83       	st	Z, r24
   113e6:	91 83       	std	Z+1, r25	; 0x01
   113e8:	80 e0       	ldi	r24, 0x00	; 0
   113ea:	08 95       	ret
   113ec:	db 01       	movw	r26, r22
   113ee:	1d 92       	st	X+, r1
   113f0:	1c 92       	st	X, r1
   113f2:	80 e0       	ldi	r24, 0x00	; 0
   113f4:	08 95       	ret
   113f6:	85 ee       	ldi	r24, 0xE5	; 229
   113f8:	90 e0       	ldi	r25, 0x00	; 0
   113fa:	fb 01       	movw	r30, r22
   113fc:	80 83       	st	Z, r24
   113fe:	91 83       	std	Z+1, r25	; 0x01
   11400:	80 e0       	ldi	r24, 0x00	; 0
   11402:	08 95       	ret
   11404:	80 e0       	ldi	r24, 0x00	; 0
   11406:	93 e0       	ldi	r25, 0x03	; 3
   11408:	db 01       	movw	r26, r22
   1140a:	8d 93       	st	X+, r24
   1140c:	9c 93       	st	X, r25
   1140e:	80 e0       	ldi	r24, 0x00	; 0
   11410:	08 95       	ret
   11412:	80 e0       	ldi	r24, 0x00	; 0
   11414:	90 e2       	ldi	r25, 0x20	; 32
   11416:	fb 01       	movw	r30, r22
   11418:	80 83       	st	Z, r24
   1141a:	91 83       	std	Z+1, r25	; 0x01
   1141c:	80 e0       	ldi	r24, 0x00	; 0
   1141e:	08 95       	ret
   11420:	80 e0       	ldi	r24, 0x00	; 0
   11422:	98 e0       	ldi	r25, 0x08	; 8
   11424:	db 01       	movw	r26, r22
   11426:	8d 93       	st	X+, r24
   11428:	9c 93       	st	X, r25
   1142a:	80 e0       	ldi	r24, 0x00	; 0
   1142c:	08 95       	ret
   1142e:	8d ef       	ldi	r24, 0xFD	; 253
   11430:	9f e3       	ldi	r25, 0x3F	; 63
   11432:	8c 53       	subi	r24, 0x3C	; 60
   11434:	92 42       	sbci	r25, 0x22	; 34
   11436:	fb 01       	movw	r30, r22
   11438:	80 83       	st	Z, r24
   1143a:	91 83       	std	Z+1, r25	; 0x01
   1143c:	80 e0       	ldi	r24, 0x00	; 0
   1143e:	08 95       	ret
   11440:	01 96       	adiw	r24, 0x01	; 1
   11442:	20 81       	ld	r18, Z
   11444:	21 11       	cpse	r18, r1
   11446:	0b c0       	rjmp	.+22     	; 0x1145e <_bldr_reg_read+0x260>
   11448:	fc 01       	movw	r30, r24
   1144a:	8d 3f       	cpi	r24, 0xFD	; 253
   1144c:	2f e3       	ldi	r18, 0x3F	; 63
   1144e:	92 07       	cpc	r25, r18
   11450:	b9 f7       	brne	.-18     	; 0x11440 <_bldr_reg_read+0x242>
   11452:	05 c0       	rjmp	.+10     	; 0x1145e <_bldr_reg_read+0x260>
   11454:	ec e3       	ldi	r30, 0x3C	; 60
   11456:	f2 e2       	ldi	r31, 0x22	; 34
   11458:	02 c0       	rjmp	.+4      	; 0x1145e <_bldr_reg_read+0x260>
   1145a:	ec e3       	ldi	r30, 0x3C	; 60
   1145c:	f2 e2       	ldi	r31, 0x22	; 34
   1145e:	ec 53       	subi	r30, 0x3C	; 60
   11460:	f2 42       	sbci	r31, 0x22	; 34
   11462:	db 01       	movw	r26, r22
   11464:	ed 93       	st	X+, r30
   11466:	fc 93       	st	X, r31
   11468:	80 e0       	ldi	r24, 0x00	; 0
   1146a:	08 95       	ret
   1146c:	80 91 e5 20 	lds	r24, 0x20E5	; 0x8020e5 <g_v+0x1e>
   11470:	90 e0       	ldi	r25, 0x00	; 0
   11472:	fb 01       	movw	r30, r22
   11474:	80 83       	st	Z, r24
   11476:	91 83       	std	Z+1, r25	; 0x01
   11478:	80 e0       	ldi	r24, 0x00	; 0
   1147a:	08 95       	ret
   1147c:	80 91 e6 20 	lds	r24, 0x20E6	; 0x8020e6 <g_v+0x1f>
   11480:	90 e0       	ldi	r25, 0x00	; 0
   11482:	db 01       	movw	r26, r22
   11484:	8d 93       	st	X+, r24
   11486:	9c 93       	st	X, r25
   11488:	80 e0       	ldi	r24, 0x00	; 0
   1148a:	08 95       	ret
   1148c:	9c 01       	movw	r18, r24
   1148e:	2a 5d       	subi	r18, 0xDA	; 218
   11490:	37 40       	sbci	r19, 0x07	; 7
   11492:	20 32       	cpi	r18, 0x20	; 32
   11494:	31 05       	cpc	r19, r1
   11496:	a0 f4       	brcc	.+40     	; 0x114c0 <_bldr_reg_read+0x2c2>
   11498:	23 31       	cpi	r18, 0x13	; 19
   1149a:	31 05       	cpc	r19, r1
   1149c:	60 f4       	brcc	.+24     	; 0x114b6 <_bldr_reg_read+0x2b8>
   1149e:	88 0f       	add	r24, r24
   114a0:	99 1f       	adc	r25, r25
   114a2:	fc 01       	movw	r30, r24
   114a4:	ee 59       	subi	r30, 0x9E	; 158
   114a6:	fd 4e       	sbci	r31, 0xED	; 237
   114a8:	80 81       	ld	r24, Z
   114aa:	91 81       	ldd	r25, Z+1	; 0x01
   114ac:	fb 01       	movw	r30, r22
   114ae:	80 83       	st	Z, r24
   114b0:	91 83       	std	Z+1, r25	; 0x01
   114b2:	80 e0       	ldi	r24, 0x00	; 0
   114b4:	08 95       	ret
   114b6:	db 01       	movw	r26, r22
   114b8:	1d 92       	st	X+, r1
   114ba:	1c 92       	st	X, r1
   114bc:	80 e0       	ldi	r24, 0x00	; 0
   114be:	08 95       	ret
   114c0:	9c 01       	movw	r18, r24
   114c2:	38 50       	subi	r19, 0x08	; 8
   114c4:	21 15       	cp	r18, r1
   114c6:	38 40       	sbci	r19, 0x08	; 8
   114c8:	d0 f4       	brcc	.+52     	; 0x114fe <_bldr_reg_read+0x300>
   114ca:	98 58       	subi	r25, 0x88	; 136
   114cc:	88 0f       	add	r24, r24
   114ce:	99 1f       	adc	r25, r25
   114d0:	81 15       	cp	r24, r1
   114d2:	e8 e0       	ldi	r30, 0x08	; 8
   114d4:	9e 07       	cpc	r25, r30
   114d6:	40 f5       	brcc	.+80     	; 0x11528 <_bldr_reg_read+0x32a>
   114d8:	ef ec       	ldi	r30, 0xCF	; 207
   114da:	f1 e0       	ldi	r31, 0x01	; 1
   114dc:	20 81       	ld	r18, Z
   114de:	22 23       	and	r18, r18
   114e0:	ec f3       	brlt	.-6      	; 0x114dc <_bldr_reg_read+0x2de>
   114e2:	ec ec       	ldi	r30, 0xCC	; 204
   114e4:	f1 e0       	ldi	r31, 0x01	; 1
   114e6:	20 81       	ld	r18, Z
   114e8:	28 60       	ori	r18, 0x08	; 8
   114ea:	20 83       	st	Z, r18
   114ec:	fc 01       	movw	r30, r24
   114ee:	f0 5f       	subi	r31, 0xF0	; 240
   114f0:	80 81       	ld	r24, Z
   114f2:	91 81       	ldd	r25, Z+1	; 0x01
   114f4:	db 01       	movw	r26, r22
   114f6:	8d 93       	st	X+, r24
   114f8:	9c 93       	st	X, r25
   114fa:	80 e0       	ldi	r24, 0x00	; 0
   114fc:	08 95       	ret
   114fe:	9c 01       	movw	r18, r24
   11500:	30 51       	subi	r19, 0x10	; 16
   11502:	21 15       	cp	r18, r1
   11504:	30 41       	sbci	r19, 0x10	; 16
   11506:	90 f4       	brcc	.+36     	; 0x1152c <_bldr_reg_read+0x32e>
   11508:	90 59       	subi	r25, 0x90	; 144
   1150a:	88 0f       	add	r24, r24
   1150c:	99 1f       	adc	r25, r25
   1150e:	81 15       	cp	r24, r1
   11510:	e0 e2       	ldi	r30, 0x20	; 32
   11512:	9e 07       	cpc	r25, r30
   11514:	68 f4       	brcc	.+26     	; 0x11530 <_bldr_reg_read+0x332>
   11516:	fc 01       	movw	r30, r24
   11518:	f0 5e       	subi	r31, 0xE0	; 224
   1151a:	80 81       	ld	r24, Z
   1151c:	91 81       	ldd	r25, Z+1	; 0x01
   1151e:	db 01       	movw	r26, r22
   11520:	8d 93       	st	X+, r24
   11522:	9c 93       	st	X, r25
   11524:	80 e0       	ldi	r24, 0x00	; 0
   11526:	08 95       	ret
   11528:	84 e0       	ldi	r24, 0x04	; 4
   1152a:	08 95       	ret
   1152c:	84 e0       	ldi	r24, 0x04	; 4
   1152e:	08 95       	ret
   11530:	84 e0       	ldi	r24, 0x04	; 4
   11532:	08 95       	ret

00011534 <_bldr_task>:
   11534:	cf 92       	push	r12
   11536:	df 92       	push	r13
   11538:	ef 92       	push	r14
   1153a:	ff 92       	push	r15
   1153c:	0f 93       	push	r16
   1153e:	1f 93       	push	r17
   11540:	cf 93       	push	r28
   11542:	df 93       	push	r29
   11544:	1f 92       	push	r1
   11546:	cd b7       	in	r28, 0x3d	; 61
   11548:	de b7       	in	r29, 0x3e	; 62
   1154a:	8c 01       	movw	r16, r24
   1154c:	80 91 d0 20 	lds	r24, 0x20D0	; 0x8020d0 <g_v+0x9>
   11550:	81 11       	cpse	r24, r1
   11552:	21 c0       	rjmp	.+66     	; 0x11596 <_bldr_task+0x62>
   11554:	80 91 80 06 	lds	r24, 0x0680	; 0x800680 <__TEXT_REGION_LENGTH__+0x7de680>
   11558:	81 fd       	sbrc	r24, 1
   1155a:	17 c0       	rjmp	.+46     	; 0x1158a <_bldr_task+0x56>
   1155c:	e7 ec       	ldi	r30, 0xC7	; 199
   1155e:	f0 e2       	ldi	r31, 0x20	; 32
   11560:	8a e0       	ldi	r24, 0x0A	; 10
   11562:	81 87       	std	Z+9, r24	; 0x09
   11564:	90 91 88 06 	lds	r25, 0x0688	; 0x800688 <__TEXT_REGION_LENGTH__+0x7de688>
   11568:	96 95       	lsr	r25
   1156a:	91 70       	andi	r25, 0x01	; 1
   1156c:	81 e0       	ldi	r24, 0x01	; 1
   1156e:	98 27       	eor	r25, r24
   11570:	82 e0       	ldi	r24, 0x02	; 2
   11572:	80 93 81 06 	sts	0x0681, r24	; 0x800681 <__TEXT_REGION_LENGTH__+0x7de681>
   11576:	86 85       	ldd	r24, Z+14	; 0x0e
   11578:	89 27       	eor	r24, r25
   1157a:	25 85       	ldd	r18, Z+13	; 0x0d
   1157c:	28 23       	and	r18, r24
   1157e:	80 95       	com	r24
   11580:	89 23       	and	r24, r25
   11582:	82 2b       	or	r24, r18
   11584:	85 87       	std	Z+13, r24	; 0x0d
   11586:	96 87       	std	Z+14, r25	; 0x0e
   11588:	06 c0       	rjmp	.+12     	; 0x11596 <_bldr_task+0x62>
   1158a:	81 e0       	ldi	r24, 0x01	; 1
   1158c:	80 93 d0 20 	sts	0x20D0, r24	; 0x8020d0 <g_v+0x9>
   11590:	82 e0       	ldi	r24, 0x02	; 2
   11592:	80 93 82 06 	sts	0x0682, r24	; 0x800682 <__TEXT_REGION_LENGTH__+0x7de682>
   11596:	80 91 cf 20 	lds	r24, 0x20CF	; 0x8020cf <g_v+0x8>
   1159a:	81 11       	cpse	r24, r1
   1159c:	7c c0       	rjmp	.+248    	; 0x11696 <_bldr_task+0x162>
   1159e:	e7 ec       	ldi	r30, 0xC7	; 199
   115a0:	f0 e2       	ldi	r31, 0x20	; 32
   115a2:	80 e2       	ldi	r24, 0x20	; 32
   115a4:	80 87       	std	Z+8, r24	; 0x08
   115a6:	85 85       	ldd	r24, Z+13	; 0x0d
   115a8:	80 ff       	sbrs	r24, 0
   115aa:	11 c0       	rjmp	.+34     	; 0x115ce <_bldr_task+0x9a>
   115ac:	80 91 d6 20 	lds	r24, 0x20D6	; 0x8020d6 <g_v+0xf>
   115b0:	80 fd       	sbrc	r24, 0
   115b2:	12 c0       	rjmp	.+36     	; 0x115d8 <_bldr_task+0xa4>
   115b4:	87 85       	ldd	r24, Z+15	; 0x0f
   115b6:	81 60       	ori	r24, 0x01	; 1
   115b8:	87 87       	std	Z+15, r24	; 0x0f
   115ba:	9f b7       	in	r25, 0x3f	; 63
   115bc:	f8 94       	cli
   115be:	20 91 03 20 	lds	r18, 0x2003	; 0x802003 <g_dev_state>
   115c2:	80 e1       	ldi	r24, 0x10	; 16
   115c4:	82 27       	eor	r24, r18
   115c6:	80 93 03 20 	sts	0x2003, r24	; 0x802003 <g_dev_state>
   115ca:	9f bf       	out	0x3f, r25	; 63
   115cc:	05 c0       	rjmp	.+10     	; 0x115d8 <_bldr_task+0xa4>
   115ce:	e7 ec       	ldi	r30, 0xC7	; 199
   115d0:	f0 e2       	ldi	r31, 0x20	; 32
   115d2:	87 85       	ldd	r24, Z+15	; 0x0f
   115d4:	8e 7f       	andi	r24, 0xFE	; 254
   115d6:	87 87       	std	Z+15, r24	; 0x0f
   115d8:	80 91 03 20 	lds	r24, 0x2003	; 0x802003 <g_dev_state>
   115dc:	89 83       	std	Y+1, r24	; 0x01
   115de:	90 91 d3 20 	lds	r25, 0x20D3	; 0x8020d3 <g_v+0xc>
   115e2:	89 17       	cp	r24, r25
   115e4:	99 f1       	breq	.+102    	; 0x1164c <_bldr_task+0x118>
   115e6:	80 93 d3 20 	sts	0x20D3, r24	; 0x8020d3 <g_v+0xc>
   115ea:	99 81       	ldd	r25, Y+1	; 0x01
   115ec:	94 ff       	sbrs	r25, 4
   115ee:	07 c0       	rjmp	.+14     	; 0x115fe <_bldr_task+0xca>
   115f0:	e7 ec       	ldi	r30, 0xC7	; 199
   115f2:	f0 e2       	ldi	r31, 0x20	; 32
   115f4:	8a ea       	ldi	r24, 0xAA	; 170
   115f6:	82 87       	std	Z+10, r24	; 0x0a
   115f8:	85 e5       	ldi	r24, 0x55	; 85
   115fa:	83 87       	std	Z+11, r24	; 0x0b
   115fc:	1f c0       	rjmp	.+62     	; 0x1163c <_bldr_task+0x108>
   115fe:	99 81       	ldd	r25, Y+1	; 0x01
   11600:	93 ff       	sbrs	r25, 3
   11602:	06 c0       	rjmp	.+12     	; 0x11610 <_bldr_task+0xdc>
   11604:	e7 ec       	ldi	r30, 0xC7	; 199
   11606:	f0 e2       	ldi	r31, 0x20	; 32
   11608:	12 86       	std	Z+10, r1	; 0x0a
   1160a:	8c ec       	ldi	r24, 0xCC	; 204
   1160c:	83 87       	std	Z+11, r24	; 0x0b
   1160e:	16 c0       	rjmp	.+44     	; 0x1163c <_bldr_task+0x108>
   11610:	86 70       	andi	r24, 0x06	; 6
   11612:	31 f0       	breq	.+12     	; 0x11620 <_bldr_task+0xec>
   11614:	e7 ec       	ldi	r30, 0xC7	; 199
   11616:	f0 e2       	ldi	r31, 0x20	; 32
   11618:	8a ea       	ldi	r24, 0xAA	; 170
   1161a:	82 87       	std	Z+10, r24	; 0x0a
   1161c:	13 86       	std	Z+11, r1	; 0x0b
   1161e:	0e c0       	rjmp	.+28     	; 0x1163c <_bldr_task+0x108>
   11620:	89 81       	ldd	r24, Y+1	; 0x01
   11622:	80 ff       	sbrs	r24, 0
   11624:	06 c0       	rjmp	.+12     	; 0x11632 <_bldr_task+0xfe>
   11626:	e7 ec       	ldi	r30, 0xC7	; 199
   11628:	f0 e2       	ldi	r31, 0x20	; 32
   1162a:	8e e3       	ldi	r24, 0x3E	; 62
   1162c:	82 87       	std	Z+10, r24	; 0x0a
   1162e:	13 86       	std	Z+11, r1	; 0x0b
   11630:	05 c0       	rjmp	.+10     	; 0x1163c <_bldr_task+0x108>
   11632:	e7 ec       	ldi	r30, 0xC7	; 199
   11634:	f0 e2       	ldi	r31, 0x20	; 32
   11636:	88 e1       	ldi	r24, 0x18	; 24
   11638:	82 87       	std	Z+10, r24	; 0x0a
   1163a:	13 86       	std	Z+11, r1	; 0x0b
   1163c:	89 81       	ldd	r24, Y+1	; 0x01
   1163e:	85 fd       	sbrc	r24, 5
   11640:	05 c0       	rjmp	.+10     	; 0x1164c <_bldr_task+0x118>
   11642:	e7 ec       	ldi	r30, 0xC7	; 199
   11644:	f0 e2       	ldi	r31, 0x20	; 32
   11646:	82 85       	ldd	r24, Z+10	; 0x0a
   11648:	80 68       	ori	r24, 0x80	; 128
   1164a:	82 87       	std	Z+10, r24	; 0x0a
   1164c:	80 91 02 20 	lds	r24, 0x2002	; 0x802002 <__data_end>
   11650:	88 23       	and	r24, r24
   11652:	19 f0       	breq	.+6      	; 0x1165a <_bldr_task+0x126>
   11654:	8f ef       	ldi	r24, 0xFF	; 255
   11656:	80 93 d2 20 	sts	0x20D2, r24	; 0x8020d2 <g_v+0xb>
   1165a:	e7 ec       	ldi	r30, 0xC7	; 199
   1165c:	f0 e2       	ldi	r31, 0x20	; 32
   1165e:	82 85       	ldd	r24, Z+10	; 0x0a
   11660:	88 0f       	add	r24, r24
   11662:	81 1d       	adc	r24, r1
   11664:	82 87       	std	Z+10, r24	; 0x0a
   11666:	88 23       	and	r24, r24
   11668:	24 f4       	brge	.+8      	; 0x11672 <_bldr_task+0x13e>
   1166a:	81 e0       	ldi	r24, 0x01	; 1
   1166c:	80 93 86 06 	sts	0x0686, r24	; 0x800686 <__TEXT_REGION_LENGTH__+0x7de686>
   11670:	03 c0       	rjmp	.+6      	; 0x11678 <_bldr_task+0x144>
   11672:	81 e0       	ldi	r24, 0x01	; 1
   11674:	80 93 85 06 	sts	0x0685, r24	; 0x800685 <__TEXT_REGION_LENGTH__+0x7de685>
   11678:	e7 ec       	ldi	r30, 0xC7	; 199
   1167a:	f0 e2       	ldi	r31, 0x20	; 32
   1167c:	83 85       	ldd	r24, Z+11	; 0x0b
   1167e:	88 0f       	add	r24, r24
   11680:	81 1d       	adc	r24, r1
   11682:	83 87       	std	Z+11, r24	; 0x0b
   11684:	88 23       	and	r24, r24
   11686:	24 f4       	brge	.+8      	; 0x11690 <_bldr_task+0x15c>
   11688:	82 e0       	ldi	r24, 0x02	; 2
   1168a:	80 93 86 06 	sts	0x0686, r24	; 0x800686 <__TEXT_REGION_LENGTH__+0x7de686>
   1168e:	03 c0       	rjmp	.+6      	; 0x11696 <_bldr_task+0x162>
   11690:	82 e0       	ldi	r24, 0x02	; 2
   11692:	80 93 85 06 	sts	0x0685, r24	; 0x800685 <__TEXT_REGION_LENGTH__+0x7de685>
   11696:	80 91 03 20 	lds	r24, 0x2003	; 0x802003 <g_dev_state>
   1169a:	86 ff       	sbrs	r24, 6
   1169c:	0a c0       	rjmp	.+20     	; 0x116b2 <_bldr_task+0x17e>
   1169e:	0e 94 53 81 	call	0x102a6	; 0x102a6 <sboxnet_all_sent>
   116a2:	88 23       	and	r24, r24
   116a4:	f1 f3       	breq	.-4      	; 0x116a2 <_bldr_task+0x16e>
   116a6:	88 ed       	ldi	r24, 0xD8	; 216
   116a8:	84 bf       	out	0x34, r24	; 52
   116aa:	81 e0       	ldi	r24, 0x01	; 1
   116ac:	80 93 79 00 	sts	0x0079, r24	; 0x800079 <__TEXT_REGION_LENGTH__+0x7de079>
   116b0:	ff cf       	rjmp	.-2      	; 0x116b0 <_bldr_task+0x17c>
   116b2:	90 91 03 20 	lds	r25, 0x2003	; 0x802003 <g_dev_state>
   116b6:	89 2f       	mov	r24, r25
   116b8:	88 70       	andi	r24, 0x08	; 8
   116ba:	93 ff       	sbrs	r25, 3
   116bc:	b5 c0       	rjmp	.+362    	; 0x11828 <_bldr_task+0x2f4>
   116be:	ef ec       	ldi	r30, 0xCF	; 207
   116c0:	f1 e0       	ldi	r31, 0x01	; 1
   116c2:	80 81       	ld	r24, Z
   116c4:	88 23       	and	r24, r24
   116c6:	ec f3       	brlt	.-6      	; 0x116c2 <_bldr_task+0x18e>
   116c8:	ec ec       	ldi	r30, 0xCC	; 204
   116ca:	f1 e0       	ldi	r31, 0x01	; 1
   116cc:	80 81       	ld	r24, Z
   116ce:	88 60       	ori	r24, 0x08	; 8
   116d0:	80 83       	st	Z, r24
   116d2:	c0 90 05 13 	lds	r12, 0x1305	; 0x801305 <__TEXT_REGION_LENGTH__+0x7df305>
   116d6:	d0 90 06 13 	lds	r13, 0x1306	; 0x801306 <__TEXT_REGION_LENGTH__+0x7df306>
   116da:	ef ec       	ldi	r30, 0xCF	; 207
   116dc:	f1 e0       	ldi	r31, 0x01	; 1
   116de:	80 81       	ld	r24, Z
   116e0:	88 23       	and	r24, r24
   116e2:	ec f3       	brlt	.-6      	; 0x116de <_bldr_task+0x1aa>
   116e4:	ec ec       	ldi	r30, 0xCC	; 204
   116e6:	f1 e0       	ldi	r31, 0x01	; 1
   116e8:	80 81       	ld	r24, Z
   116ea:	88 60       	ori	r24, 0x08	; 8
   116ec:	80 83       	st	Z, r24
   116ee:	e0 90 07 13 	lds	r14, 0x1307	; 0x801307 <__TEXT_REGION_LENGTH__+0x7df307>
   116f2:	f0 90 08 13 	lds	r15, 0x1308	; 0x801308 <__TEXT_REGION_LENGTH__+0x7df308>
   116f6:	65 e4       	ldi	r22, 0x45	; 69
   116f8:	c8 01       	movw	r24, r16
   116fa:	0e 94 be 83 	call	0x1077c	; 0x1077c <sboxnet_receive_msg>
   116fe:	18 16       	cp	r1, r24
   11700:	0c f0       	brlt	.+2      	; 0x11704 <_bldr_task+0x1d0>
   11702:	5e c0       	rjmp	.+188    	; 0x117c0 <_bldr_task+0x28c>
   11704:	f8 01       	movw	r30, r16
   11706:	81 81       	ldd	r24, Z+1	; 0x01
   11708:	81 11       	cpse	r24, r1
   1170a:	5a c0       	rjmp	.+180    	; 0x117c0 <_bldr_task+0x28c>
   1170c:	80 91 ce 20 	lds	r24, 0x20CE	; 0x8020ce <g_v+0x7>
   11710:	81 11       	cpse	r24, r1
   11712:	06 c0       	rjmp	.+12     	; 0x11720 <_bldr_task+0x1ec>
   11714:	0f 94 21 01 	call	0x20242	; 0x20242 <bldr_random>
   11718:	8f 71       	andi	r24, 0x1F	; 31
   1171a:	8f 5f       	subi	r24, 0xFF	; 255
   1171c:	80 93 cd 20 	sts	0x20CD, r24	; 0x8020cd <g_v+0x6>
   11720:	80 e8       	ldi	r24, 0x80	; 128
   11722:	80 93 ce 20 	sts	0x20CE, r24	; 0x8020ce <g_v+0x7>
   11726:	f8 01       	movw	r30, r16
   11728:	81 81       	ldd	r24, Z+1	; 0x01
   1172a:	81 11       	cpse	r24, r1
   1172c:	49 c0       	rjmp	.+146    	; 0x117c0 <_bldr_task+0x28c>
   1172e:	80 81       	ld	r24, Z
   11730:	8f 3f       	cpi	r24, 0xFF	; 255
   11732:	09 f0       	breq	.+2      	; 0x11736 <_bldr_task+0x202>
   11734:	45 c0       	rjmp	.+138    	; 0x117c0 <_bldr_task+0x28c>
   11736:	84 81       	ldd	r24, Z+4	; 0x04
   11738:	81 31       	cpi	r24, 0x11	; 17
   1173a:	09 f0       	breq	.+2      	; 0x1173e <_bldr_task+0x20a>
   1173c:	41 c0       	rjmp	.+130    	; 0x117c0 <_bldr_task+0x28c>
   1173e:	83 81       	ldd	r24, Z+3	; 0x03
   11740:	8f 73       	andi	r24, 0x3F	; 63
   11742:	89 30       	cpi	r24, 0x09	; 9
   11744:	e9 f5       	brne	.+122    	; 0x117c0 <_bldr_task+0x28c>
   11746:	45 81       	ldd	r20, Z+5	; 0x05
   11748:	56 81       	ldd	r21, Z+6	; 0x06
   1174a:	67 81       	ldd	r22, Z+7	; 0x07
   1174c:	70 85       	ldd	r23, Z+8	; 0x08
   1174e:	80 91 c8 20 	lds	r24, 0x20C8	; 0x8020c8 <g_v+0x1>
   11752:	90 91 c9 20 	lds	r25, 0x20C9	; 0x8020c9 <g_v+0x2>
   11756:	a0 91 ca 20 	lds	r26, 0x20CA	; 0x8020ca <g_v+0x3>
   1175a:	b0 91 cb 20 	lds	r27, 0x20CB	; 0x8020cb <g_v+0x4>
   1175e:	48 17       	cp	r20, r24
   11760:	59 07       	cpc	r21, r25
   11762:	6a 07       	cpc	r22, r26
   11764:	7b 07       	cpc	r23, r27
   11766:	61 f5       	brne	.+88     	; 0x117c0 <_bldr_task+0x28c>
   11768:	81 85       	ldd	r24, Z+9	; 0x09
   1176a:	92 85       	ldd	r25, Z+10	; 0x0a
   1176c:	c8 16       	cp	r12, r24
   1176e:	d9 06       	cpc	r13, r25
   11770:	39 f5       	brne	.+78     	; 0x117c0 <_bldr_task+0x28c>
   11772:	83 85       	ldd	r24, Z+11	; 0x0b
   11774:	94 85       	ldd	r25, Z+12	; 0x0c
   11776:	e8 16       	cp	r14, r24
   11778:	f9 06       	cpc	r15, r25
   1177a:	11 f5       	brne	.+68     	; 0x117c0 <_bldr_task+0x28c>
   1177c:	85 85       	ldd	r24, Z+13	; 0x0d
   1177e:	80 93 c7 20 	sts	0x20C7, r24	; 0x8020c7 <g_v>
   11782:	10 82       	st	Z, r1
   11784:	81 e9       	ldi	r24, 0x91	; 145
   11786:	84 83       	std	Z+4, r24	; 0x04
   11788:	12 82       	std	Z+2, r1	; 0x02
   1178a:	83 81       	ldd	r24, Z+3	; 0x03
   1178c:	80 7c       	andi	r24, 0xC0	; 192
   1178e:	83 83       	std	Z+3, r24	; 0x03
   11790:	c8 01       	movw	r24, r16
   11792:	0e 94 54 84 	call	0x108a8	; 0x108a8 <sboxnet_send_msg>
   11796:	83 e0       	ldi	r24, 0x03	; 3
   11798:	90 e2       	ldi	r25, 0x20	; 32
   1179a:	80 97       	sbiw	r24, 0x20	; 32
   1179c:	38 f4       	brcc	.+14     	; 0x117ac <_bldr_task+0x278>
   1179e:	80 91 03 20 	lds	r24, 0x2003	; 0x802003 <g_dev_state>
   117a2:	87 7f       	andi	r24, 0xF7	; 247
   117a4:	80 93 03 20 	sts	0x2003, r24	; 0x802003 <g_dev_state>
   117a8:	81 e0       	ldi	r24, 0x01	; 1
   117aa:	3e c0       	rjmp	.+124    	; 0x11828 <_bldr_task+0x2f4>
   117ac:	9f b7       	in	r25, 0x3f	; 63
   117ae:	f8 94       	cli
   117b0:	80 91 03 20 	lds	r24, 0x2003	; 0x802003 <g_dev_state>
   117b4:	87 7f       	andi	r24, 0xF7	; 247
   117b6:	80 93 03 20 	sts	0x2003, r24	; 0x802003 <g_dev_state>
   117ba:	9f bf       	out	0x3f, r25	; 63
   117bc:	81 e0       	ldi	r24, 0x01	; 1
   117be:	34 c0       	rjmp	.+104    	; 0x11828 <_bldr_task+0x2f4>
   117c0:	80 91 ce 20 	lds	r24, 0x20CE	; 0x8020ce <g_v+0x7>
   117c4:	88 23       	and	r24, r24
   117c6:	59 f1       	breq	.+86     	; 0x1181e <_bldr_task+0x2ea>
   117c8:	80 91 cd 20 	lds	r24, 0x20CD	; 0x8020cd <g_v+0x6>
   117cc:	81 11       	cpse	r24, r1
   117ce:	29 c0       	rjmp	.+82     	; 0x11822 <_bldr_task+0x2ee>
   117d0:	f8 01       	movw	r30, r16
   117d2:	10 82       	st	Z, r1
   117d4:	12 82       	std	Z+2, r1	; 0x02
   117d6:	83 81       	ldd	r24, Z+3	; 0x03
   117d8:	80 7c       	andi	r24, 0xC0	; 192
   117da:	88 60       	ori	r24, 0x08	; 8
   117dc:	83 83       	std	Z+3, r24	; 0x03
   117de:	80 e1       	ldi	r24, 0x10	; 16
   117e0:	84 83       	std	Z+4, r24	; 0x04
   117e2:	c8 01       	movw	r24, r16
   117e4:	0e 94 3f 81 	call	0x1027e	; 0x1027e <sboxnet_can_send_msg>
   117e8:	88 23       	and	r24, r24
   117ea:	e9 f0       	breq	.+58     	; 0x11826 <_bldr_task+0x2f2>
   117ec:	0f 94 21 01 	call	0x20242	; 0x20242 <bldr_random>
   117f0:	8f 71       	andi	r24, 0x1F	; 31
   117f2:	86 5f       	subi	r24, 0xF6	; 246
   117f4:	e7 ec       	ldi	r30, 0xC7	; 199
   117f6:	f0 e2       	ldi	r31, 0x20	; 32
   117f8:	86 83       	std	Z+6, r24	; 0x06
   117fa:	81 81       	ldd	r24, Z+1	; 0x01
   117fc:	92 81       	ldd	r25, Z+2	; 0x02
   117fe:	a3 81       	ldd	r26, Z+3	; 0x03
   11800:	b4 81       	ldd	r27, Z+4	; 0x04
   11802:	f8 01       	movw	r30, r16
   11804:	85 83       	std	Z+5, r24	; 0x05
   11806:	96 83       	std	Z+6, r25	; 0x06
   11808:	a7 83       	std	Z+7, r26	; 0x07
   1180a:	b0 87       	std	Z+8, r27	; 0x08
   1180c:	c1 86       	std	Z+9, r12	; 0x09
   1180e:	d2 86       	std	Z+10, r13	; 0x0a
   11810:	e3 86       	std	Z+11, r14	; 0x0b
   11812:	f4 86       	std	Z+12, r15	; 0x0c
   11814:	c8 01       	movw	r24, r16
   11816:	0e 94 54 84 	call	0x108a8	; 0x108a8 <sboxnet_send_msg>
   1181a:	81 e0       	ldi	r24, 0x01	; 1
   1181c:	05 c0       	rjmp	.+10     	; 0x11828 <_bldr_task+0x2f4>
   1181e:	81 e0       	ldi	r24, 0x01	; 1
   11820:	03 c0       	rjmp	.+6      	; 0x11828 <_bldr_task+0x2f4>
   11822:	81 e0       	ldi	r24, 0x01	; 1
   11824:	01 c0       	rjmp	.+2      	; 0x11828 <_bldr_task+0x2f4>
   11826:	81 e0       	ldi	r24, 0x01	; 1
   11828:	0f 90       	pop	r0
   1182a:	df 91       	pop	r29
   1182c:	cf 91       	pop	r28
   1182e:	1f 91       	pop	r17
   11830:	0f 91       	pop	r16
   11832:	ff 90       	pop	r15
   11834:	ef 90       	pop	r14
   11836:	df 90       	pop	r13
   11838:	cf 90       	pop	r12
   1183a:	08 95       	ret

0001183c <_bldr_activate>:
   1183c:	f8 94       	cli
   1183e:	6f ef       	ldi	r22, 0xFF	; 255
   11840:	80 e0       	ldi	r24, 0x00	; 0
   11842:	93 e0       	ldi	r25, 0x03	; 3
   11844:	0f 94 fc 0f 	call	0x21ff8	; 0x21ff8 <sbldr_e2prom_write>
   11848:	80 e0       	ldi	r24, 0x00	; 0
   1184a:	0e 94 8e 86 	call	0x10d1c	; 0x10d1c <bldr_main>

Disassembly of section .bldrinit:

00020000 <bldr_boot>:
#define XJMP  "jmp"


BLDR_INIT_SECTION __ATTR_NAKED __ATTR_USED
static void bldr_boot(void) {    
    __asm__ __volatile__ (
   20000:	0d 94 bf 00 	jmp	0x2017e	; 0x2017e <__bldr_init>
   20004:	0c 94 3a 01 	jmp	0x274	; 0x274 <__bad_interrupt>
   20008:	0c 94 3a 01 	jmp	0x274	; 0x274 <__bad_interrupt>
   2000c:	0c 94 3a 01 	jmp	0x274	; 0x274 <__bad_interrupt>
   20010:	0c 94 3a 01 	jmp	0x274	; 0x274 <__bad_interrupt>
   20014:	0c 94 3a 01 	jmp	0x274	; 0x274 <__bad_interrupt>
   20018:	0c 94 3a 01 	jmp	0x274	; 0x274 <__bad_interrupt>
   2001c:	0c 94 3a 01 	jmp	0x274	; 0x274 <__bad_interrupt>
   20020:	0c 94 3a 01 	jmp	0x274	; 0x274 <__bad_interrupt>
   20024:	0c 94 3a 01 	jmp	0x274	; 0x274 <__bad_interrupt>
   20028:	0c 94 3a 01 	jmp	0x274	; 0x274 <__bad_interrupt>
   2002c:	0c 94 3a 01 	jmp	0x274	; 0x274 <__bad_interrupt>
   20030:	0c 94 3a 01 	jmp	0x274	; 0x274 <__bad_interrupt>
   20034:	0c 94 3a 01 	jmp	0x274	; 0x274 <__bad_interrupt>
   20038:	0c 94 98 05 	jmp	0xb30	; 0xb30 <__vector_14>
   2003c:	0c 94 3a 01 	jmp	0x274	; 0x274 <__bad_interrupt>
   20040:	0c 94 5e 06 	jmp	0xcbc	; 0xcbc <__vector_16>
   20044:	0c 94 3a 01 	jmp	0x274	; 0x274 <__bad_interrupt>
   20048:	0c 94 3a 01 	jmp	0x274	; 0x274 <__bad_interrupt>
   2004c:	0c 94 3a 01 	jmp	0x274	; 0x274 <__bad_interrupt>
   20050:	0c 94 88 02 	jmp	0x510	; 0x510 <__vector_20>
   20054:	0c 94 3a 01 	jmp	0x274	; 0x274 <__bad_interrupt>
   20058:	0c 94 3a 01 	jmp	0x274	; 0x274 <__bad_interrupt>
   2005c:	0c 94 3a 01 	jmp	0x274	; 0x274 <__bad_interrupt>
   20060:	0c 94 3a 01 	jmp	0x274	; 0x274 <__bad_interrupt>
   20064:	0c 94 3a 01 	jmp	0x274	; 0x274 <__bad_interrupt>
   20068:	0c 94 3a 01 	jmp	0x274	; 0x274 <__bad_interrupt>
   2006c:	0c 94 3a 01 	jmp	0x274	; 0x274 <__bad_interrupt>
   20070:	0c 94 3a 01 	jmp	0x274	; 0x274 <__bad_interrupt>
   20074:	0c 94 3a 01 	jmp	0x274	; 0x274 <__bad_interrupt>
   20078:	0c 94 3a 01 	jmp	0x274	; 0x274 <__bad_interrupt>
   2007c:	0c 94 3a 01 	jmp	0x274	; 0x274 <__bad_interrupt>
   20080:	0c 94 3a 01 	jmp	0x274	; 0x274 <__bad_interrupt>
   20084:	0c 94 3a 01 	jmp	0x274	; 0x274 <__bad_interrupt>
   20088:	0c 94 3a 01 	jmp	0x274	; 0x274 <__bad_interrupt>
   2008c:	0c 94 3a 01 	jmp	0x274	; 0x274 <__bad_interrupt>
   20090:	0c 94 3a 01 	jmp	0x274	; 0x274 <__bad_interrupt>
   20094:	0c 94 3a 01 	jmp	0x274	; 0x274 <__bad_interrupt>
   20098:	0c 94 3a 01 	jmp	0x274	; 0x274 <__bad_interrupt>
   2009c:	0c 94 3a 01 	jmp	0x274	; 0x274 <__bad_interrupt>
   200a0:	0c 94 3a 01 	jmp	0x274	; 0x274 <__bad_interrupt>
   200a4:	0c 94 3a 01 	jmp	0x274	; 0x274 <__bad_interrupt>
   200a8:	0c 94 3a 01 	jmp	0x274	; 0x274 <__bad_interrupt>
   200ac:	0c 94 3a 01 	jmp	0x274	; 0x274 <__bad_interrupt>
   200b0:	0c 94 3a 01 	jmp	0x274	; 0x274 <__bad_interrupt>
   200b4:	0c 94 3a 01 	jmp	0x274	; 0x274 <__bad_interrupt>
   200b8:	0c 94 3a 01 	jmp	0x274	; 0x274 <__bad_interrupt>
   200bc:	0d 94 42 01 	jmp	0x20284	; 0x20284 <__vector_47>
   200c0:	0c 94 3a 01 	jmp	0x274	; 0x274 <__bad_interrupt>
   200c4:	0c 94 d6 86 	jmp	0x10dac	; 0x10dac <__vector_49>
   200c8:	0c 94 3a 01 	jmp	0x274	; 0x274 <__bad_interrupt>
   200cc:	0c 94 3a 01 	jmp	0x274	; 0x274 <__bad_interrupt>
   200d0:	0c 94 3a 01 	jmp	0x274	; 0x274 <__bad_interrupt>
   200d4:	0c 94 3a 01 	jmp	0x274	; 0x274 <__bad_interrupt>
   200d8:	0c 94 3a 01 	jmp	0x274	; 0x274 <__bad_interrupt>
   200dc:	0c 94 3a 01 	jmp	0x274	; 0x274 <__bad_interrupt>
   200e0:	0c 94 3a 01 	jmp	0x274	; 0x274 <__bad_interrupt>
   200e4:	0c 94 3a 01 	jmp	0x274	; 0x274 <__bad_interrupt>
   200e8:	0c 94 b5 81 	jmp	0x1036a	; 0x1036a <__vector_58>
   200ec:	0c 94 3a 01 	jmp	0x274	; 0x274 <__bad_interrupt>
   200f0:	0c 94 c0 82 	jmp	0x10580	; 0x10580 <__vector_60>
   200f4:	0c 94 3a 01 	jmp	0x274	; 0x274 <__bad_interrupt>
   200f8:	0c 94 3a 01 	jmp	0x274	; 0x274 <__bad_interrupt>
   200fc:	0c 94 3a 01 	jmp	0x274	; 0x274 <__bad_interrupt>
   20100:	0c 94 3a 01 	jmp	0x274	; 0x274 <__bad_interrupt>
   20104:	0c 94 3a 01 	jmp	0x274	; 0x274 <__bad_interrupt>
   20108:	0c 94 3a 01 	jmp	0x274	; 0x274 <__bad_interrupt>
   2010c:	0c 94 3a 01 	jmp	0x274	; 0x274 <__bad_interrupt>
   20110:	0c 94 3a 01 	jmp	0x274	; 0x274 <__bad_interrupt>
   20114:	0c 94 3a 01 	jmp	0x274	; 0x274 <__bad_interrupt>
   20118:	0c 94 3a 01 	jmp	0x274	; 0x274 <__bad_interrupt>
   2011c:	0c 94 3a 01 	jmp	0x274	; 0x274 <__bad_interrupt>
   20120:	0c 94 3a 01 	jmp	0x274	; 0x274 <__bad_interrupt>
   20124:	0c 94 3a 01 	jmp	0x274	; 0x274 <__bad_interrupt>
   20128:	0c 94 3a 01 	jmp	0x274	; 0x274 <__bad_interrupt>
   2012c:	0c 94 3a 01 	jmp	0x274	; 0x274 <__bad_interrupt>
   20130:	0c 94 3a 01 	jmp	0x274	; 0x274 <__bad_interrupt>
   20134:	0c 94 3a 01 	jmp	0x274	; 0x274 <__bad_interrupt>
   20138:	0c 94 3a 01 	jmp	0x274	; 0x274 <__bad_interrupt>
   2013c:	0c 94 38 02 	jmp	0x470	; 0x470 <__vector_79>
   20140:	0c 94 3a 01 	jmp	0x274	; 0x274 <__bad_interrupt>
   20144:	0c 94 3a 01 	jmp	0x274	; 0x274 <__bad_interrupt>
   20148:	0c 94 3a 01 	jmp	0x274	; 0x274 <__bad_interrupt>
   2014c:	0c 94 3a 01 	jmp	0x274	; 0x274 <__bad_interrupt>
   20150:	0c 94 3a 01 	jmp	0x274	; 0x274 <__bad_interrupt>
   20154:	0c 94 3a 01 	jmp	0x274	; 0x274 <__bad_interrupt>
   20158:	0c 94 3a 01 	jmp	0x274	; 0x274 <__bad_interrupt>
   2015c:	0c 94 3a 01 	jmp	0x274	; 0x274 <__bad_interrupt>
   20160:	0c 94 3a 01 	jmp	0x274	; 0x274 <__bad_interrupt>
   20164:	0c 94 3a 01 	jmp	0x274	; 0x274 <__bad_interrupt>
   20168:	0c 94 3a 01 	jmp	0x274	; 0x274 <__bad_interrupt>
   2016c:	0c 94 3a 01 	jmp	0x274	; 0x274 <__bad_interrupt>
   20170:	0c 94 3a 01 	jmp	0x274	; 0x274 <__bad_interrupt>
   20174:	0c 94 3a 01 	jmp	0x274	; 0x274 <__bad_interrupt>
   20178:	0c 94 3a 01 	jmp	0x274	; 0x274 <__bad_interrupt>

0002017c <__bldr_bad_interrupt>:
   2017c:	18 95       	reti

0002017e <__bldr_init>:
   2017e:	11 24       	eor	r1, r1
    "__bldr_init:\n"
        "clr   __zero_reg__\n" // __zero_reg__ to 0
       : : : "memory"
    );

    SREG = 0;     // cli
   20180:	1f be       	out	0x3f, r1	; 63
    SP = BLDR_STACK_TOP;  // init stack pointer
   20182:	8d ef       	ldi	r24, 0xFD	; 253
   20184:	9f e3       	ldi	r25, 0x3F	; 63
   20186:	8d bf       	out	0x3d, r24	; 61
   20188:	9e bf       	out	0x3e, r25	; 62
   2018a:	e0 e0       	ldi	r30, 0x00	; 0
   2018c:	f0 e2       	ldi	r31, 0x20	; 32
    
    // clear RAM
    uint8_t* p = (uint8_t*)INTERNAL_SRAM_START;
    do {
        *p++ = 0;
   2018e:	11 92       	st	Z+, r1
    } while (p != (uint8_t*)INTERNAL_SRAM_END);
   20190:	ef 3f       	cpi	r30, 0xFF	; 255
   20192:	8f e3       	ldi	r24, 0x3F	; 63
   20194:	f8 07       	cpc	r31, r24
   20196:	d9 f7       	brne	.-10     	; 0x2018e <__bldr_init+0x10>

    __asm__ __volatile__ (
   20198:	0d 94 47 02 	jmp	0x2048e	; 0x2048e <bldr_start>

Disassembly of section .bldrvec:

00020200 <bldr_vector_table>:
   20200:	0c 94 1e 8c 	jmp	0x1183c	; 0x1183c <_bldr_activate>

00020204 <bldr_task>:
   20204:	0c 94 9a 8a 	jmp	0x11534	; 0x11534 <_bldr_task>

00020208 <bldr_process_basic_msg>:
   20208:	0c 94 a8 87 	jmp	0x10f50	; 0x10f50 <_bldr_process_basic_msg>

0002020c <bldr_reg_read>:
   2020c:	0c 94 ff 88 	jmp	0x111fe	; 0x111fe <_bldr_reg_read>

00020210 <sbn_init>:
   20210:	0c 94 81 81 	jmp	0x10302	; 0x10302 <sboxnet_init>

00020214 <sbn_receive_msg>:
   20214:	0c 94 be 83 	jmp	0x1077c	; 0x1077c <sboxnet_receive_msg>

00020218 <sbn_send_msg>:
   20218:	0c 94 54 84 	jmp	0x108a8	; 0x108a8 <sboxnet_send_msg>

0002021c <sbn_all_sent>:
   2021c:	0c 94 53 81 	jmp	0x102a6	; 0x102a6 <sboxnet_all_sent>
   20220:	0d 94 bf 00 	jmp	0x2017e	; 0x2017e <__bldr_init>
   20224:	0d 94 bf 00 	jmp	0x2017e	; 0x2017e <__bldr_init>
   20228:	0d 94 bf 00 	jmp	0x2017e	; 0x2017e <__bldr_init>
   2022c:	0d 94 bf 00 	jmp	0x2017e	; 0x2017e <__bldr_init>
   20230:	0d 94 bf 00 	jmp	0x2017e	; 0x2017e <__bldr_init>
   20234:	0d 94 bf 00 	jmp	0x2017e	; 0x2017e <__bldr_init>
   20238:	0d 94 bf 00 	jmp	0x2017e	; 0x2017e <__bldr_init>
   2023c:	0d 94 bf 00 	jmp	0x2017e	; 0x2017e <__bldr_init>

Disassembly of section .bootloader:

00020242 <bldr_random>:
   20242:	4f b7       	in	r20, 0x3f	; 63
   20244:	f8 94       	cli
   20246:	e7 ec       	ldi	r30, 0xC7	; 199
   20248:	f0 e2       	ldi	r31, 0x20	; 32
   2024a:	80 8d       	ldd	r24, Z+24	; 0x18
   2024c:	91 8d       	ldd	r25, Z+25	; 0x19
   2024e:	9c 01       	movw	r18, r24
   20250:	22 0f       	add	r18, r18
   20252:	33 1f       	adc	r19, r19
   20254:	82 27       	eor	r24, r18
   20256:	93 27       	eor	r25, r19
   20258:	9c 01       	movw	r18, r24
   2025a:	36 95       	lsr	r19
   2025c:	27 95       	ror	r18
   2025e:	32 95       	swap	r19
   20260:	22 95       	swap	r18
   20262:	2f 70       	andi	r18, 0x0F	; 15
   20264:	23 27       	eor	r18, r19
   20266:	3f 70       	andi	r19, 0x0F	; 15
   20268:	23 27       	eor	r18, r19
   2026a:	82 27       	eor	r24, r18
   2026c:	93 27       	eor	r25, r19
   2026e:	9c 01       	movw	r18, r24
   20270:	22 0f       	add	r18, r18
   20272:	33 1f       	adc	r19, r19
   20274:	22 0f       	add	r18, r18
   20276:	33 1f       	adc	r19, r19
   20278:	82 27       	eor	r24, r18
   2027a:	93 27       	eor	r25, r19
   2027c:	80 8f       	std	Z+24, r24	; 0x18
   2027e:	91 8f       	std	Z+25, r25	; 0x19
   20280:	4f bf       	out	0x3f, r20	; 63
   20282:	08 95       	ret

00020284 <__vector_47>:
   20284:	1f 92       	push	r1
   20286:	0f 92       	push	r0
   20288:	0f b6       	in	r0, 0x3f	; 63
   2028a:	0f 92       	push	r0
   2028c:	11 24       	eor	r1, r1
   2028e:	08 b6       	in	r0, 0x38	; 56
   20290:	0f 92       	push	r0
   20292:	18 be       	out	0x38, r1	; 56
   20294:	0b b6       	in	r0, 0x3b	; 59
   20296:	0f 92       	push	r0
   20298:	1b be       	out	0x3b, r1	; 59
   2029a:	8f 93       	push	r24
   2029c:	9f 93       	push	r25
   2029e:	ef 93       	push	r30
   202a0:	ff 93       	push	r31
   202a2:	e7 ec       	ldi	r30, 0xC7	; 199
   202a4:	f0 e2       	ldi	r31, 0x20	; 32
   202a6:	85 81       	ldd	r24, Z+5	; 0x05
   202a8:	8f 5f       	subi	r24, 0xFF	; 255
   202aa:	85 83       	std	Z+5, r24	; 0x05
   202ac:	86 81       	ldd	r24, Z+6	; 0x06
   202ae:	88 23       	and	r24, r24
   202b0:	19 f0       	breq	.+6      	; 0x202b8 <__vector_47+0x34>
   202b2:	86 81       	ldd	r24, Z+6	; 0x06
   202b4:	81 50       	subi	r24, 0x01	; 1
   202b6:	86 83       	std	Z+6, r24	; 0x06
   202b8:	80 91 cf 20 	lds	r24, 0x20CF	; 0x8020cf <g_v+0x8>
   202bc:	88 23       	and	r24, r24
   202be:	29 f0       	breq	.+10     	; 0x202ca <__vector_47+0x46>
   202c0:	e7 ec       	ldi	r30, 0xC7	; 199
   202c2:	f0 e2       	ldi	r31, 0x20	; 32
   202c4:	80 85       	ldd	r24, Z+8	; 0x08
   202c6:	81 50       	subi	r24, 0x01	; 1
   202c8:	80 87       	std	Z+8, r24	; 0x08
   202ca:	80 91 d0 20 	lds	r24, 0x20D0	; 0x8020d0 <g_v+0x9>
   202ce:	88 23       	and	r24, r24
   202d0:	29 f0       	breq	.+10     	; 0x202dc <__vector_47+0x58>
   202d2:	e7 ec       	ldi	r30, 0xC7	; 199
   202d4:	f0 e2       	ldi	r31, 0x20	; 32
   202d6:	81 85       	ldd	r24, Z+9	; 0x09
   202d8:	81 50       	subi	r24, 0x01	; 1
   202da:	81 87       	std	Z+9, r24	; 0x09
   202dc:	80 91 ce 20 	lds	r24, 0x20CE	; 0x8020ce <g_v+0x7>
   202e0:	88 23       	and	r24, r24
   202e2:	c1 f0       	breq	.+48     	; 0x20314 <__vector_47+0x90>
   202e4:	83 e0       	ldi	r24, 0x03	; 3
   202e6:	90 e2       	ldi	r25, 0x20	; 32
   202e8:	80 97       	sbiw	r24, 0x20	; 32
   202ea:	30 f4       	brcc	.+12     	; 0x202f8 <__vector_47+0x74>
   202ec:	80 91 03 20 	lds	r24, 0x2003	; 0x802003 <g_dev_state>
   202f0:	8f 7d       	andi	r24, 0xDF	; 223
   202f2:	80 93 03 20 	sts	0x2003, r24	; 0x802003 <g_dev_state>
   202f6:	08 c0       	rjmp	.+16     	; 0x20308 <__vector_47+0x84>
   202f8:	9f b7       	in	r25, 0x3f	; 63
   202fa:	f8 94       	cli
   202fc:	80 91 03 20 	lds	r24, 0x2003	; 0x802003 <g_dev_state>
   20300:	8f 7d       	andi	r24, 0xDF	; 223
   20302:	80 93 03 20 	sts	0x2003, r24	; 0x802003 <g_dev_state>
   20306:	9f bf       	out	0x3f, r25	; 63
   20308:	e7 ec       	ldi	r30, 0xC7	; 199
   2030a:	f0 e2       	ldi	r31, 0x20	; 32
   2030c:	87 81       	ldd	r24, Z+7	; 0x07
   2030e:	81 50       	subi	r24, 0x01	; 1
   20310:	87 83       	std	Z+7, r24	; 0x07
   20312:	12 c0       	rjmp	.+36     	; 0x20338 <__vector_47+0xb4>
   20314:	83 e0       	ldi	r24, 0x03	; 3
   20316:	90 e2       	ldi	r25, 0x20	; 32
   20318:	80 97       	sbiw	r24, 0x20	; 32
   2031a:	30 f4       	brcc	.+12     	; 0x20328 <__vector_47+0xa4>
   2031c:	80 91 03 20 	lds	r24, 0x2003	; 0x802003 <g_dev_state>
   20320:	80 62       	ori	r24, 0x20	; 32
   20322:	80 93 03 20 	sts	0x2003, r24	; 0x802003 <g_dev_state>
   20326:	08 c0       	rjmp	.+16     	; 0x20338 <__vector_47+0xb4>
   20328:	9f b7       	in	r25, 0x3f	; 63
   2032a:	f8 94       	cli
   2032c:	80 91 03 20 	lds	r24, 0x2003	; 0x802003 <g_dev_state>
   20330:	80 62       	ori	r24, 0x20	; 32
   20332:	80 93 03 20 	sts	0x2003, r24	; 0x802003 <g_dev_state>
   20336:	9f bf       	out	0x3f, r25	; 63
   20338:	ff 91       	pop	r31
   2033a:	ef 91       	pop	r30
   2033c:	9f 91       	pop	r25
   2033e:	8f 91       	pop	r24
   20340:	0f 90       	pop	r0
   20342:	0b be       	out	0x3b, r0	; 59
   20344:	0f 90       	pop	r0
   20346:	08 be       	out	0x38, r0	; 56
   20348:	0f 90       	pop	r0
   2034a:	0f be       	out	0x3f, r0	; 63
   2034c:	0f 90       	pop	r0
   2034e:	1f 90       	pop	r1
   20350:	18 95       	reti

00020352 <bldr_init_ports>:
   20352:	a0 e0       	ldi	r26, 0x00	; 0
   20354:	b6 e0       	ldi	r27, 0x06	; 6
   20356:	1c 92       	st	X, r1
   20358:	e0 eb       	ldi	r30, 0xB0	; 176
   2035a:	f0 e0       	ldi	r31, 0x00	; 0
   2035c:	9f ef       	ldi	r25, 0xFF	; 255
   2035e:	90 83       	st	Z, r25
   20360:	80 e1       	ldi	r24, 0x10	; 16
   20362:	50 96       	adiw	r26, 0x10	; 16
   20364:	8c 93       	st	X, r24
   20366:	a0 e2       	ldi	r26, 0x20	; 32
   20368:	b6 e0       	ldi	r27, 0x06	; 6
   2036a:	1c 92       	st	X, r1
   2036c:	90 83       	st	Z, r25
   2036e:	50 96       	adiw	r26, 0x10	; 16
   20370:	8c 93       	st	X, r24
   20372:	a0 e4       	ldi	r26, 0x40	; 64
   20374:	b6 e0       	ldi	r27, 0x06	; 6
   20376:	1c 92       	st	X, r1
   20378:	90 83       	st	Z, r25
   2037a:	50 96       	adiw	r26, 0x10	; 16
   2037c:	8c 93       	st	X, r24
   2037e:	a0 e6       	ldi	r26, 0x60	; 96
   20380:	b6 e0       	ldi	r27, 0x06	; 6
   20382:	1c 92       	st	X, r1
   20384:	90 83       	st	Z, r25
   20386:	50 96       	adiw	r26, 0x10	; 16
   20388:	8c 93       	st	X, r24
   2038a:	a0 e8       	ldi	r26, 0x80	; 128
   2038c:	b6 e0       	ldi	r27, 0x06	; 6
   2038e:	1c 92       	st	X, r1
   20390:	90 83       	st	Z, r25
   20392:	98 e1       	ldi	r25, 0x18	; 24
   20394:	50 96       	adiw	r26, 0x10	; 16
   20396:	9c 93       	st	X, r25
   20398:	50 97       	sbiw	r26, 0x10	; 16
   2039a:	80 93 b2 00 	sts	0x00B2, r24	; 0x8000b2 <__TEXT_REGION_LENGTH__+0x7de0b2>
   2039e:	82 e3       	ldi	r24, 0x32	; 50
   203a0:	80 93 b3 00 	sts	0x00B3, r24	; 0x8000b3 <__TEXT_REGION_LENGTH__+0x7de0b3>
   203a4:	83 e0       	ldi	r24, 0x03	; 3
   203a6:	11 96       	adiw	r26, 0x01	; 1
   203a8:	8c 93       	st	X, r24
   203aa:	11 97       	sbiw	r26, 0x01	; 1
   203ac:	16 96       	adiw	r26, 0x06	; 6
   203ae:	8c 93       	st	X, r24
   203b0:	e7 ec       	ldi	r30, 0xC7	; 199
   203b2:	f0 e2       	ldi	r31, 0x20	; 32
   203b4:	82 87       	std	Z+10, r24	; 0x0a
   203b6:	13 86       	std	Z+11, r1	; 0x0b
   203b8:	08 95       	ret

000203ba <bldr_init_devvars>:
   203ba:	10 92 03 20 	sts	0x2003, r1	; 0x802003 <g_dev_state>
   203be:	10 92 02 20 	sts	0x2002, r1	; 0x802002 <__data_end>
   203c2:	08 95       	ret

000203c4 <bldr_init_pr>:
   203c4:	e0 e7       	ldi	r30, 0x70	; 112
   203c6:	f0 e0       	ldi	r31, 0x00	; 0
   203c8:	84 e5       	ldi	r24, 0x54	; 84
   203ca:	80 83       	st	Z, r24
   203cc:	8e e6       	ldi	r24, 0x6E	; 110
   203ce:	85 83       	std	Z+5, r24	; 0x05
   203d0:	08 95       	ret

000203d2 <bldr_init_sboxnettimer>:
   203d2:	e0 e0       	ldi	r30, 0x00	; 0
   203d4:	fa e0       	ldi	r31, 0x0A	; 10
   203d6:	11 82       	std	Z+1, r1	; 0x01
   203d8:	13 82       	std	Z+3, r1	; 0x03
   203da:	14 82       	std	Z+4, r1	; 0x04
   203dc:	82 e0       	ldi	r24, 0x02	; 2
   203de:	86 83       	std	Z+6, r24	; 0x06
   203e0:	17 82       	std	Z+7, r1	; 0x07
   203e2:	8f ef       	ldi	r24, 0xFF	; 255
   203e4:	84 87       	std	Z+12, r24	; 0x0c
   203e6:	8f ef       	ldi	r24, 0xFF	; 255
   203e8:	9f e3       	ldi	r25, 0x3F	; 63
   203ea:	86 a3       	std	Z+38, r24	; 0x26
   203ec:	97 a3       	std	Z+39, r25	; 0x27
   203ee:	84 e0       	ldi	r24, 0x04	; 4
   203f0:	80 83       	st	Z, r24
   203f2:	08 95       	ret

000203f4 <bldr_init_vars>:
   203f4:	cf 93       	push	r28
   203f6:	df 93       	push	r29
   203f8:	ef ec       	ldi	r30, 0xCF	; 207
   203fa:	f1 e0       	ldi	r31, 0x01	; 1
   203fc:	80 81       	ld	r24, Z
   203fe:	88 23       	and	r24, r24
   20400:	ec f3       	brlt	.-6      	; 0x203fc <bldr_init_vars+0x8>
   20402:	ec ec       	ldi	r30, 0xCC	; 204
   20404:	f1 e0       	ldi	r31, 0x01	; 1
   20406:	80 81       	ld	r24, Z
   20408:	88 60       	ori	r24, 0x08	; 8
   2040a:	80 83       	st	Z, r24
   2040c:	80 91 01 13 	lds	r24, 0x1301	; 0x801301 <__TEXT_REGION_LENGTH__+0x7df301>
   20410:	90 91 02 13 	lds	r25, 0x1302	; 0x801302 <__TEXT_REGION_LENGTH__+0x7df302>
   20414:	a0 91 03 13 	lds	r26, 0x1303	; 0x801303 <__TEXT_REGION_LENGTH__+0x7df303>
   20418:	b0 91 04 13 	lds	r27, 0x1304	; 0x801304 <__TEXT_REGION_LENGTH__+0x7df304>
   2041c:	c7 ec       	ldi	r28, 0xC7	; 199
   2041e:	d0 e2       	ldi	r29, 0x20	; 32
   20420:	89 83       	std	Y+1, r24	; 0x01
   20422:	9a 83       	std	Y+2, r25	; 0x02
   20424:	ab 83       	std	Y+3, r26	; 0x03
   20426:	bc 83       	std	Y+4, r27	; 0x04
   20428:	2f ef       	ldi	r18, 0xFF	; 255
   2042a:	28 83       	st	Y, r18
   2042c:	18 8a       	std	Y+16, r1	; 0x10
   2042e:	19 8a       	std	Y+17, r1	; 0x11
   20430:	1a 8a       	std	Y+18, r1	; 0x12
   20432:	1b 8a       	std	Y+19, r1	; 0x13
   20434:	1c 8a       	std	Y+20, r1	; 0x14
   20436:	1d 8a       	std	Y+21, r1	; 0x15
   20438:	88 8f       	std	Y+24, r24	; 0x18
   2043a:	99 8f       	std	Y+25, r25	; 0x19
   2043c:	0f 94 21 01 	call	0x20242	; 0x20242 <bldr_random>
   20440:	8d 83       	std	Y+5, r24	; 0x05
   20442:	81 e0       	ldi	r24, 0x01	; 1
   20444:	90 e0       	ldi	r25, 0x00	; 0
   20446:	8a 8f       	std	Y+26, r24	; 0x1a
   20448:	9b 8f       	std	Y+27, r25	; 0x1b
   2044a:	df 91       	pop	r29
   2044c:	cf 91       	pop	r28
   2044e:	08 95       	ret

00020450 <bldr_init_modules>:
   20450:	cf 93       	push	r28
   20452:	df 93       	push	r29
   20454:	00 d0       	rcall	.+0      	; 0x20456 <bldr_init_modules+0x6>
   20456:	cd b7       	in	r28, 0x3d	; 61
   20458:	de b7       	in	r29, 0x3e	; 62
   2045a:	e0 e2       	ldi	r30, 0x20	; 32
   2045c:	f6 e0       	ldi	r31, 0x06	; 6
   2045e:	88 e0       	ldi	r24, 0x08	; 8
   20460:	80 83       	st	Z, r24
   20462:	8f ef       	ldi	r24, 0xFF	; 255
   20464:	80 93 b0 00 	sts	0x00B0, r24	; 0x8000b0 <__TEXT_REGION_LENGTH__+0x7de0b0>
   20468:	88 e1       	ldi	r24, 0x18	; 24
   2046a:	80 8b       	std	Z+16, r24	; 0x10
   2046c:	80 85       	ldd	r24, Z+8	; 0x08
   2046e:	90 e0       	ldi	r25, 0x00	; 0
   20470:	89 83       	std	Y+1, r24	; 0x01
   20472:	9a 83       	std	Y+2, r25	; 0x02
   20474:	89 81       	ldd	r24, Y+1	; 0x01
   20476:	9a 81       	ldd	r25, Y+2	; 0x02
   20478:	80 93 e3 20 	sts	0x20E3, r24	; 0x8020e3 <g_v+0x1c>
   2047c:	90 93 e4 20 	sts	0x20E4, r25	; 0x8020e4 <g_v+0x1d>
   20480:	1b 82       	std	Y+3, r1	; 0x03
   20482:	23 96       	adiw	r28, 0x03	; 3
   20484:	cd bf       	out	0x3d, r28	; 61
   20486:	de bf       	out	0x3e, r29	; 62
   20488:	df 91       	pop	r29
   2048a:	cf 91       	pop	r28
   2048c:	08 95       	ret

0002048e <bldr_start>:
   2048e:	a8 95       	wdr
   20490:	88 ed       	ldi	r24, 0xD8	; 216
   20492:	84 bf       	out	0x34, r24	; 52
   20494:	81 e0       	ldi	r24, 0x01	; 1
   20496:	80 93 80 00 	sts	0x0080, r24	; 0x800080 <__TEXT_REGION_LENGTH__+0x7de080>
   2049a:	0f 94 a9 01 	call	0x20352	; 0x20352 <bldr_init_ports>
   2049e:	0f 94 28 02 	call	0x20450	; 0x20450 <bldr_init_modules>
   204a2:	0f 94 dd 01 	call	0x203ba	; 0x203ba <bldr_init_devvars>
   204a6:	e0 e5       	ldi	r30, 0x50	; 80
   204a8:	f0 e0       	ldi	r31, 0x00	; 0
   204aa:	80 81       	ld	r24, Z
   204ac:	82 60       	ori	r24, 0x02	; 2
   204ae:	80 83       	st	Z, r24
   204b0:	80 91 51 00 	lds	r24, 0x0051	; 0x800051 <__TEXT_REGION_LENGTH__+0x7de051>
   204b4:	81 fd       	sbrc	r24, 1
   204b6:	06 c0       	rjmp	.+12     	; 0x204c4 <bldr_start+0x36>
   204b8:	e1 e5       	ldi	r30, 0x51	; 81
   204ba:	f0 e0       	ldi	r31, 0x00	; 0
   204bc:	00 00       	nop
   204be:	80 81       	ld	r24, Z
   204c0:	81 ff       	sbrs	r24, 1
   204c2:	fc cf       	rjmp	.-8      	; 0x204bc <bldr_start+0x2e>
   204c4:	88 ed       	ldi	r24, 0xD8	; 216
   204c6:	84 bf       	out	0x34, r24	; 52
   204c8:	81 e0       	ldi	r24, 0x01	; 1
   204ca:	80 93 40 00 	sts	0x0040, r24	; 0x800040 <__TEXT_REGION_LENGTH__+0x7de040>
   204ce:	e0 e5       	ldi	r30, 0x50	; 80
   204d0:	f0 e0       	ldi	r31, 0x00	; 0
   204d2:	80 81       	ld	r24, Z
   204d4:	8e 7f       	andi	r24, 0xFE	; 254
   204d6:	80 83       	st	Z, r24
   204d8:	8b ec       	ldi	r24, 0xCB	; 203
   204da:	82 83       	std	Z+2, r24	; 0x02
   204dc:	80 81       	ld	r24, Z
   204de:	88 60       	ori	r24, 0x08	; 8
   204e0:	80 83       	st	Z, r24
   204e2:	80 91 51 00 	lds	r24, 0x0051	; 0x800051 <__TEXT_REGION_LENGTH__+0x7de051>
   204e6:	83 fd       	sbrc	r24, 3
   204e8:	3d c0       	rjmp	.+122    	; 0x20564 <bldr_start+0xd6>
   204ea:	88 ec       	ldi	r24, 0xC8	; 200
   204ec:	e1 e5       	ldi	r30, 0x51	; 81
   204ee:	f0 e0       	ldi	r31, 0x00	; 0
   204f0:	03 c0       	rjmp	.+6      	; 0x204f8 <bldr_start+0x6a>
   204f2:	90 81       	ld	r25, Z
   204f4:	93 fd       	sbrc	r25, 3
   204f6:	36 c0       	rjmp	.+108    	; 0x20564 <bldr_start+0xd6>
   204f8:	00 00       	nop
   204fa:	00 00       	nop
   204fc:	00 00       	nop
   204fe:	81 50       	subi	r24, 0x01	; 1
   20500:	c1 f7       	brne	.-16     	; 0x204f2 <bldr_start+0x64>
   20502:	10 c0       	rjmp	.+32     	; 0x20524 <bldr_start+0x96>
   20504:	e1 e5       	ldi	r30, 0x51	; 81
   20506:	f0 e0       	ldi	r31, 0x00	; 0
   20508:	00 00       	nop
   2050a:	80 81       	ld	r24, Z
   2050c:	84 ff       	sbrs	r24, 4
   2050e:	fc cf       	rjmp	.-8      	; 0x20508 <bldr_start+0x7a>
   20510:	88 ed       	ldi	r24, 0xD8	; 216
   20512:	84 bf       	out	0x34, r24	; 52
   20514:	84 e0       	ldi	r24, 0x04	; 4
   20516:	80 93 40 00 	sts	0x0040, r24	; 0x800040 <__TEXT_REGION_LENGTH__+0x7de040>
   2051a:	e0 e5       	ldi	r30, 0x50	; 80
   2051c:	f0 e0       	ldi	r31, 0x00	; 0
   2051e:	80 81       	ld	r24, Z
   20520:	8d 7f       	andi	r24, 0xFD	; 253
   20522:	80 83       	st	Z, r24
   20524:	0f 94 e2 01 	call	0x203c4	; 0x203c4 <bldr_init_pr>
   20528:	0f 94 e9 01 	call	0x203d2	; 0x203d2 <bldr_init_sboxnettimer>
   2052c:	0f 94 fa 01 	call	0x203f4	; 0x203f4 <bldr_init_vars>
   20530:	10 92 ce 20 	sts	0x20CE, r1	; 0x8020ce <g_v+0x7>
   20534:	ef ec       	ldi	r30, 0xCF	; 207
   20536:	f1 e0       	ldi	r31, 0x01	; 1
   20538:	80 81       	ld	r24, Z
   2053a:	88 23       	and	r24, r24
   2053c:	ec f3       	brlt	.-6      	; 0x20538 <bldr_start+0xaa>
   2053e:	ec ec       	ldi	r30, 0xCC	; 204
   20540:	f1 e0       	ldi	r31, 0x01	; 1
   20542:	80 81       	ld	r24, Z
   20544:	88 60       	ori	r24, 0x08	; 8
   20546:	80 83       	st	Z, r24
   20548:	80 91 00 13 	lds	r24, 0x1300	; 0x801300 <__TEXT_REGION_LENGTH__+0x7df300>
   2054c:	81 11       	cpse	r24, r1
   2054e:	07 c0       	rjmp	.+14     	; 0x2055e <bldr_start+0xd0>
   20550:	88 ed       	ldi	r24, 0xD8	; 216
   20552:	84 bf       	out	0x34, r24	; 52
   20554:	87 e0       	ldi	r24, 0x07	; 7
   20556:	80 93 a2 00 	sts	0x00A2, r24	; 0x8000a2 <__TEXT_REGION_LENGTH__+0x7de0a2>
   2055a:	0c 94 00 00 	jmp	0	; 0x0 <__TEXT_REGION_ORIGIN__>
   2055e:	81 e0       	ldi	r24, 0x01	; 1
   20560:	0e 94 8e 86 	call	0x10d1c	; 0x10d1c <bldr_main>
   20564:	e0 e5       	ldi	r30, 0x50	; 80
   20566:	f0 e0       	ldi	r31, 0x00	; 0
   20568:	82 ec       	ldi	r24, 0xC2	; 194
   2056a:	85 83       	std	Z+5, r24	; 0x05
   2056c:	80 81       	ld	r24, Z
   2056e:	80 61       	ori	r24, 0x10	; 16
   20570:	80 83       	st	Z, r24
   20572:	80 91 51 00 	lds	r24, 0x0051	; 0x800051 <__TEXT_REGION_LENGTH__+0x7de051>
   20576:	84 ff       	sbrs	r24, 4
   20578:	c5 cf       	rjmp	.-118    	; 0x20504 <bldr_start+0x76>
   2057a:	ca cf       	rjmp	.-108    	; 0x20510 <bldr_start+0x82>

Disassembly of section .bldrstatic:

00021b00 <xsbldr_prog_page>:
          [nvmcmdex] "r" (Bit(NVM_CMDEX_bp)), \
          "z" ((uint16_t)(_address)) \
        : \
    )
BLDR_STATIC_SECTION __ATTR_USED NOINLINE
static uint8_t xsbldr_prog_page(uint16_t pageaddr, uint8_t *srcbuf, uint8_t fromflash) {
   21b00:	7f 92       	push	r7
   21b02:	8f 92       	push	r8
   21b04:	9f 92       	push	r9
   21b06:	af 92       	push	r10
   21b08:	bf 92       	push	r11
   21b0a:	cf 92       	push	r12
   21b0c:	df 92       	push	r13
   21b0e:	ef 92       	push	r14
   21b10:	ff 92       	push	r15
   21b12:	0f 93       	push	r16
   21b14:	1f 93       	push	r17
   21b16:	cf 93       	push	r28
   21b18:	df 93       	push	r29
   21b1a:	6c 01       	movw	r12, r24
   21b1c:	7b 01       	movw	r14, r22
   21b1e:	74 2e       	mov	r7, r20
    nvmc_wait_busy();
   21b20:	ef ec       	ldi	r30, 0xCF	; 207
   21b22:	f1 e0       	ldi	r31, 0x01	; 1
   21b24:	90 81       	ld	r25, Z
   21b26:	99 23       	and	r25, r25
   21b28:	ec f3       	brlt	.-6      	; 0x21b24 <xsbldr_prog_page+0x24>
    pageaddr &= ~(SPM_PAGESIZE-1);
   21b2a:	cc 24       	eor	r12, r12

    ATOMIC_BLOCK(ATOMIC_RESTORESTATE) {
   21b2c:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
   21b2e:	f8 94       	cli
        NVM.CMD = NVM_CMD_ERASE_FLASH_BUFFER_gc;
   21b30:	a0 ec       	ldi	r26, 0xC0	; 192
   21b32:	b1 e0       	ldi	r27, 0x01	; 1
   21b34:	96 e2       	ldi	r25, 0x26	; 38
   21b36:	1a 96       	adiw	r26, 0x0a	; 10
   21b38:	9c 93       	st	X, r25
   21b3a:	1a 97       	sbiw	r26, 0x0a	; 10
        xsbldr_cmdex(pageaddr);
   21b3c:	41 e0       	ldi	r20, 0x01	; 1
   21b3e:	50 e0       	ldi	r21, 0x00	; 0
   21b40:	28 ed       	ldi	r18, 0xD8	; 216
   21b42:	30 e0       	ldi	r19, 0x00	; 0
   21b44:	f6 01       	movw	r30, r12
   21b46:	24 bf       	out	0x34, r18	; 52
   21b48:	40 93 cb 01 	sts	0x01CB, r20	; 0x8001cb <__TEXT_REGION_LENGTH__+0x7de1cb>
        NVM.CMD = NVM_CMD_NO_OPERATION_gc;
   21b4c:	1a 96       	adiw	r26, 0x0a	; 10
   21b4e:	1c 92       	st	X, r1
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
   21b50:	8f bf       	out	0x3f, r24	; 63
    }
    nvmc_wait_busy();
   21b52:	ef ec       	ldi	r30, 0xCF	; 207
   21b54:	f1 e0       	ldi	r31, 0x01	; 1
   21b56:	80 81       	ld	r24, Z
   21b58:	88 23       	and	r24, r24
   21b5a:	ec f3       	brlt	.-6      	; 0x21b56 <xsbldr_prog_page+0x56>
   21b5c:	57 01       	movw	r10, r14
   21b5e:	b3 94       	inc	r11
   21b60:	85 01       	movw	r16, r10
   21b62:	d7 01       	movw	r26, r14
        } else {
            w = *(uint16_t*)(srcbuf + i);
        }
        
        ATOMIC_BLOCK(ATOMIC_RESTORESTATE) {
            NVM.CMD = NVM_CMD_LOAD_FLASH_BUFFER_gc;
   21b64:	c0 ec       	ldi	r28, 0xC0	; 192
   21b66:	d1 e0       	ldi	r29, 0x01	; 1
   21b68:	0f 2e       	mov	r0, r31
   21b6a:	f3 e2       	ldi	r31, 0x23	; 35
   21b6c:	8f 2e       	mov	r8, r31
   21b6e:	f0 2d       	mov	r31, r0
   21b70:	96 01       	movw	r18, r12
   21b72:	2e 19       	sub	r18, r14
   21b74:	3f 09       	sbc	r19, r15
            xsbldr_spm_word(pageaddr + i, w);
   21b76:	6d e9       	ldi	r22, 0x9D	; 157
   21b78:	70 e0       	ldi	r23, 0x00	; 0
    
    for (uint16_t i = 0; i < SPM_PAGESIZE; i += 2)
    {
        // Set up little-endian word.
        uint16_t w;
        if (fromflash) {
   21b7a:	77 20       	and	r7, r7
   21b7c:	29 f0       	breq	.+10     	; 0x21b88 <xsbldr_prog_page+0x88>
            w = pgm_read_word((uint16_t)srcbuf + i);
   21b7e:	fd 01       	movw	r30, r26
   21b80:	85 91       	lpm	r24, Z+
   21b82:	94 91       	lpm	r25, Z
   21b84:	99 2e       	mov	r9, r25
   21b86:	04 c0       	rjmp	.+8      	; 0x21b90 <xsbldr_prog_page+0x90>
        } else {
            w = *(uint16_t*)(srcbuf + i);
   21b88:	8c 91       	ld	r24, X
   21b8a:	11 96       	adiw	r26, 0x01	; 1
   21b8c:	9c 90       	ld	r9, X
   21b8e:	11 97       	sbiw	r26, 0x01	; 1
        }
        
        ATOMIC_BLOCK(ATOMIC_RESTORESTATE) {
   21b90:	9f b7       	in	r25, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
   21b92:	f8 94       	cli
            NVM.CMD = NVM_CMD_LOAD_FLASH_BUFFER_gc;
   21b94:	8a 86       	std	Y+10, r8	; 0x0a
   21b96:	a9 01       	movw	r20, r18
            xsbldr_spm_word(pageaddr + i, w);
   21b98:	f9 01       	movw	r30, r18
   21b9a:	ea 0f       	add	r30, r26
   21b9c:	fb 1f       	adc	r31, r27
   21b9e:	08 2e       	mov	r0, r24
   21ba0:	19 2c       	mov	r1, r9
   21ba2:	64 bf       	out	0x34, r22	; 52
   21ba4:	e8 95       	spm
   21ba6:	11 24       	eor	r1, r1
            NVM.CMD = NVM_CMD_NO_OPERATION_gc;
   21ba8:	1a 86       	std	Y+10, r1	; 0x0a
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
   21baa:	9f bf       	out	0x3f, r25	; 63
    __asm__ volatile ("" ::: "memory");
   21bac:	12 96       	adiw	r26, 0x02	; 2
        xsbldr_cmdex(pageaddr);
        NVM.CMD = NVM_CMD_NO_OPERATION_gc;
    }
    nvmc_wait_busy();
    
    for (uint16_t i = 0; i < SPM_PAGESIZE; i += 2)
   21bae:	0a 17       	cp	r16, r26
   21bb0:	1b 07       	cpc	r17, r27
   21bb2:	19 f7       	brne	.-58     	; 0x21b7a <xsbldr_prog_page+0x7a>
            xsbldr_spm_word(pageaddr + i, w);
            NVM.CMD = NVM_CMD_NO_OPERATION_gc;
        }
    }
    
    ATOMIC_BLOCK(ATOMIC_RESTORESTATE) {
   21bb4:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
   21bb6:	f8 94       	cli
        if (pageaddr >= BOOT_SECTION_START) {
            NVM.CMD = NVM_CMD_ERASE_WRITE_BOOT_PAGE_gc;
        } else {
            NVM.CMD = NVM_CMD_ERASE_WRITE_APP_PAGE_gc;
   21bb8:	a0 ec       	ldi	r26, 0xC0	; 192
   21bba:	b1 e0       	ldi	r27, 0x01	; 1
   21bbc:	95 e2       	ldi	r25, 0x25	; 37
   21bbe:	1a 96       	adiw	r26, 0x0a	; 10
   21bc0:	9c 93       	st	X, r25
   21bc2:	1a 97       	sbiw	r26, 0x0a	; 10
        }
        xsbldr_spm(pageaddr);
   21bc4:	2d e9       	ldi	r18, 0x9D	; 157
   21bc6:	30 e0       	ldi	r19, 0x00	; 0
   21bc8:	f6 01       	movw	r30, r12
   21bca:	24 bf       	out	0x34, r18	; 52
   21bcc:	e8 95       	spm
        NVM.CMD = NVM_CMD_NO_OPERATION_gc;
   21bce:	1a 96       	adiw	r26, 0x0a	; 10
   21bd0:	1c 92       	st	X, r1
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
   21bd2:	8f bf       	out	0x3f, r24	; 63
    }
    nvmc_wait_busy();
   21bd4:	ef ec       	ldi	r30, 0xCF	; 207
   21bd6:	f1 e0       	ldi	r31, 0x01	; 1
   21bd8:	80 81       	ld	r24, Z
   21bda:	88 23       	and	r24, r24
   21bdc:	ec f3       	brlt	.-6      	; 0x21bd8 <xsbldr_prog_page+0xd8>
     
    // verify
    uint8_t ret = 0;
    for (uint16_t i = 0; i < SPM_PAGESIZE; i++, srcbuf++) {
        uint8_t v;
        if (fromflash) {
   21bde:	77 20       	and	r7, r7
   21be0:	19 f0       	breq	.+6      	; 0x21be8 <xsbldr_prog_page+0xe8>
            v = pgm_read_byte((uint16_t)srcbuf);
   21be2:	f7 01       	movw	r30, r14
   21be4:	84 91       	lpm	r24, Z
   21be6:	02 c0       	rjmp	.+4      	; 0x21bec <xsbldr_prog_page+0xec>
        } else {
            v = *srcbuf;
   21be8:	f7 01       	movw	r30, r14
   21bea:	80 81       	ld	r24, Z
        }
        if (pgm_read_byte(pageaddr + i) != v) {
   21bec:	f7 01       	movw	r30, r14
   21bee:	e4 0f       	add	r30, r20
   21bf0:	f5 1f       	adc	r31, r21
   21bf2:	e4 91       	lpm	r30, Z
   21bf4:	8e 13       	cpse	r24, r30
   21bf6:	08 c0       	rjmp	.+16     	; 0x21c08 <xsbldr_prog_page+0x108>
    }
    nvmc_wait_busy();
     
    // verify
    uint8_t ret = 0;
    for (uint16_t i = 0; i < SPM_PAGESIZE; i++, srcbuf++) {
   21bf8:	ff ef       	ldi	r31, 0xFF	; 255
   21bfa:	ef 1a       	sub	r14, r31
   21bfc:	ff 0a       	sbc	r15, r31
   21bfe:	ea 14       	cp	r14, r10
   21c00:	fb 04       	cpc	r15, r11
   21c02:	69 f7       	brne	.-38     	; 0x21bde <xsbldr_prog_page+0xde>
        NVM.CMD = NVM_CMD_NO_OPERATION_gc;
    }
    nvmc_wait_busy();
     
    // verify
    uint8_t ret = 0;
   21c04:	80 e0       	ldi	r24, 0x00	; 0
   21c06:	01 c0       	rjmp	.+2      	; 0x21c0a <xsbldr_prog_page+0x10a>
            v = pgm_read_byte((uint16_t)srcbuf);
        } else {
            v = *srcbuf;
        }
        if (pgm_read_byte(pageaddr + i) != v) {
            ret = 1; // verify error
   21c08:	81 e0       	ldi	r24, 0x01	; 1
            break;
        }
    }
    return ret;
}
   21c0a:	df 91       	pop	r29
   21c0c:	cf 91       	pop	r28
   21c0e:	1f 91       	pop	r17
   21c10:	0f 91       	pop	r16
   21c12:	ff 90       	pop	r15
   21c14:	ef 90       	pop	r14
   21c16:	df 90       	pop	r13
   21c18:	cf 90       	pop	r12
   21c1a:	bf 90       	pop	r11
   21c1c:	af 90       	pop	r10
   21c1e:	9f 90       	pop	r9
   21c20:	8f 90       	pop	r8
   21c22:	7f 90       	pop	r7
   21c24:	08 95       	ret

00021c26 <xsbldr_e2prom_write>:

BLDR_STATIC_SECTION __ATTR_USED NOINLINE
static void xsbldr_e2prom_write(uint8_t* addr, uint8_t v) {
    e2prom_wait_busy();
   21c26:	ef ec       	ldi	r30, 0xCF	; 207
   21c28:	f1 e0       	ldi	r31, 0x01	; 1
   21c2a:	20 81       	ld	r18, Z
   21c2c:	22 23       	and	r18, r18
   21c2e:	ec f3       	brlt	.-6      	; 0x21c2a <xsbldr_e2prom_write+0x4>
    ATOMIC_BLOCK(ATOMIC_RESTORESTATE) {
   21c30:	4f b7       	in	r20, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
   21c32:	f8 94       	cli
        if (e2prom_get_byte((uint16_t)addr) != v) {
   21c34:	ef ec       	ldi	r30, 0xCF	; 207
   21c36:	f1 e0       	ldi	r31, 0x01	; 1
   21c38:	20 81       	ld	r18, Z
   21c3a:	22 23       	and	r18, r18
   21c3c:	ec f3       	brlt	.-6      	; 0x21c38 <xsbldr_e2prom_write+0x12>
   21c3e:	ec ec       	ldi	r30, 0xCC	; 204
   21c40:	f1 e0       	ldi	r31, 0x01	; 1
   21c42:	20 81       	ld	r18, Z
   21c44:	28 60       	ori	r18, 0x08	; 8
   21c46:	20 83       	st	Z, r18
   21c48:	28 2f       	mov	r18, r24
   21c4a:	39 2f       	mov	r19, r25
   21c4c:	f9 01       	movw	r30, r18
   21c4e:	f0 5f       	subi	r31, 0xF0	; 240
   21c50:	90 81       	ld	r25, Z
   21c52:	96 17       	cp	r25, r22
   21c54:	09 f1       	breq	.+66     	; 0x21c98 <xsbldr_e2prom_write+0x72>
            clrbit(NVM.CTRLB, NVM_EEMAPEN_bp);
   21c56:	e0 ec       	ldi	r30, 0xC0	; 192
   21c58:	f1 e0       	ldi	r31, 0x01	; 1
   21c5a:	94 85       	ldd	r25, Z+12	; 0x0c
   21c5c:	97 7f       	andi	r25, 0xF7	; 247
   21c5e:	94 87       	std	Z+12, r25	; 0x0c
            // erase eeprom page buffer
            NVM.CMD = NVM_CMD_ERASE_EEPROM_BUFFER_gc;
   21c60:	96 e3       	ldi	r25, 0x36	; 54
   21c62:	92 87       	std	Z+10, r25	; 0x0a
            ioreg_ccp(&NVM.CTRLA, Bit(NVM_CMDEX_bp));
   21c64:	98 ed       	ldi	r25, 0xD8	; 216
   21c66:	94 bf       	out	0x34, r25	; 52
   21c68:	91 e0       	ldi	r25, 0x01	; 1
   21c6a:	90 93 cb 01 	sts	0x01CB, r25	; 0x8001cb <__TEXT_REGION_LENGTH__+0x7de1cb>
            nvmc_wait_busy();
   21c6e:	ef ec       	ldi	r30, 0xCF	; 207
   21c70:	f1 e0       	ldi	r31, 0x01	; 1
   21c72:	90 81       	ld	r25, Z
   21c74:	99 23       	and	r25, r25
   21c76:	ec f3       	brlt	.-6      	; 0x21c72 <xsbldr_e2prom_write+0x4c>
            // load eeprom page buffer
            NVM.CMD = NVM_CMD_LOAD_EEPROM_BUFFER_gc;
   21c78:	e0 ec       	ldi	r30, 0xC0	; 192
   21c7a:	f1 e0       	ldi	r31, 0x01	; 1
   21c7c:	93 e3       	ldi	r25, 0x33	; 51
   21c7e:	92 87       	std	Z+10, r25	; 0x0a
            NVM.ADDR0 = lowbyte((uint16_t)addr);
   21c80:	80 83       	st	Z, r24
            NVM.ADDR1 = highbyte((uint16_t)addr);
   21c82:	31 83       	std	Z+1, r19	; 0x01
            NVM.ADDR2 = 0;
   21c84:	12 82       	std	Z+2, r1	; 0x02
            NVM.DATA0 = v;
   21c86:	64 83       	std	Z+4, r22	; 0x04
            // erase and write eeprom page
            NVM.CMD = NVM_CMD_ERASE_WRITE_EEPROM_PAGE_gc;
   21c88:	85 e3       	ldi	r24, 0x35	; 53
   21c8a:	82 87       	std	Z+10, r24	; 0x0a
            ioreg_ccp(&NVM.CTRLA, Bit(NVM_CMDEX_bp));
   21c8c:	88 ed       	ldi	r24, 0xD8	; 216
   21c8e:	84 bf       	out	0x34, r24	; 52
   21c90:	81 e0       	ldi	r24, 0x01	; 1
   21c92:	80 93 cb 01 	sts	0x01CB, r24	; 0x8001cb <__TEXT_REGION_LENGTH__+0x7de1cb>
            
            NVM.CMD = NVM_CMD_NO_OPERATION_gc;
   21c96:	12 86       	std	Z+10, r1	; 0x0a
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
   21c98:	4f bf       	out	0x3f, r20	; 63
        }
    }
    e2prom_wait_busy();
   21c9a:	ef ec       	ldi	r30, 0xCF	; 207
   21c9c:	f1 e0       	ldi	r31, 0x01	; 1
   21c9e:	80 81       	ld	r24, Z
   21ca0:	88 23       	and	r24, r24
   21ca2:	ec f3       	brlt	.-6      	; 0x21c9e <xsbldr_e2prom_write+0x78>
}
   21ca4:	08 95       	ret

00021ca6 <xsbldr_finish_fwup>:

BLDR_STATIC_SECTION __ATTR_NO_RETURN __ATTR_USED NOINLINE
static void xsbldr_finish_fwup(uint8_t isapp) {
   21ca6:	d8 2f       	mov	r29, r24
    cli();
   21ca8:	f8 94       	cli
    
    uint8_t verifyerr = 0;
    
    if (!isapp) {
   21caa:	81 11       	cpse	r24, r1
   21cac:	1a c0       	rjmp	.+52     	; 0x21ce2 <xsbldr_finish_fwup+0x3c>
   21cae:	c1 2c       	mov	r12, r1
   21cb0:	d1 2c       	mov	r13, r1
   21cb2:	76 01       	movw	r14, r12
   21cb4:	68 94       	set
   21cb6:	e1 f8       	bld	r14, 1
   21cb8:	c0 e0       	ldi	r28, 0x00	; 0
        uint32_t pageaddr = BLDR_START_ADDR;
        uint32_t srcaddr  = 0;
        while (pageaddr < BLDR_START_ADDR + BLDR_SIZE) {
            verifyerr |= sbldr_prog_page(pageaddr, (uint8_t*)(uintptr_t)srcaddr, 1);
   21cba:	21 e0       	ldi	r18, 0x01	; 1
   21cbc:	a6 01       	movw	r20, r12
   21cbe:	c7 01       	movw	r24, r14
   21cc0:	b6 01       	movw	r22, r12
   21cc2:	0f 94 fe 0f 	call	0x21ffc	; 0x21ffc <sbldr_prog_page>
   21cc6:	c8 2b       	or	r28, r24
            pageaddr += SPM_PAGESIZE;
   21cc8:	8f ef       	ldi	r24, 0xFF	; 255
   21cca:	d8 1a       	sub	r13, r24
   21ccc:	e8 0a       	sbc	r14, r24
   21cce:	f8 0a       	sbc	r15, r24
    uint8_t verifyerr = 0;
    
    if (!isapp) {
        uint32_t pageaddr = BLDR_START_ADDR;
        uint32_t srcaddr  = 0;
        while (pageaddr < BLDR_START_ADDR + BLDR_SIZE) {
   21cd0:	c1 14       	cp	r12, r1
   21cd2:	80 e2       	ldi	r24, 0x20	; 32
   21cd4:	d8 06       	cpc	r13, r24
   21cd6:	82 e0       	ldi	r24, 0x02	; 2
   21cd8:	e8 06       	cpc	r14, r24
   21cda:	f1 04       	cpc	r15, r1
   21cdc:	71 f7       	brne	.-36     	; 0x21cba <xsbldr_finish_fwup+0x14>
            srcaddr  += SPM_PAGESIZE;
        }
    }
    
    uint8_t upd = 0xff;
    if (verifyerr) {
   21cde:	c1 11       	cpse	r28, r1
   21ce0:	05 c0       	rjmp	.+10     	; 0x21cec <xsbldr_finish_fwup+0x46>
        upd = 0xfe;
    } else if (isapp) {
   21ce2:	61 e0       	ldi	r22, 0x01	; 1
   21ce4:	d1 11       	cpse	r29, r1
   21ce6:	60 e0       	ldi	r22, 0x00	; 0
   21ce8:	61 95       	neg	r22
   21cea:	01 c0       	rjmp	.+2      	; 0x21cee <xsbldr_finish_fwup+0x48>
        }
    }
    
    uint8_t upd = 0xff;
    if (verifyerr) {
        upd = 0xfe;
   21cec:	6e ef       	ldi	r22, 0xFE	; 254
    } else if (isapp) {
        upd = 0;
    }
    sbldr_e2prom_write(&bldr_eeprom.firmware_update, upd);
   21cee:	80 e0       	ldi	r24, 0x00	; 0
   21cf0:	93 e0       	ldi	r25, 0x03	; 3
   21cf2:	0f 94 fc 0f 	call	0x21ff8	; 0x21ff8 <sbldr_e2prom_write>
    
    // all done, reboot
    ioreg_ccp(&RST.CTRL, Bit(RST_SWRST_bp));
   21cf6:	88 ed       	ldi	r24, 0xD8	; 216
   21cf8:	84 bf       	out	0x34, r24	; 52
   21cfa:	81 e0       	ldi	r24, 0x01	; 1
   21cfc:	80 93 79 00 	sts	0x0079, r24	; 0x800079 <__TEXT_REGION_LENGTH__+0x7de079>
   21d00:	ff cf       	rjmp	.-2      	; 0x21d00 <xsbldr_finish_fwup+0x5a>

Disassembly of section .bldrstatvec:

00021ff6 <sbldr_static_vectors>:
    while(1);
}

BLDR_STATVEC_SECTION __ATTR_NAKED __ATTR_USED
static void sbldr_static_vectors(void) {
    __asm__ __volatile__ (
   21ff6:	ff cf       	rjmp	.-2      	; 0x21ff6 <sbldr_static_vectors>

00021ff8 <sbldr_e2prom_write>:
   21ff8:	16 ce       	rjmp	.-980    	; 0x21c26 <xsbldr_e2prom_write>

00021ffa <sbldr_finish_fwup>:
   21ffa:	55 ce       	rjmp	.-854    	; 0x21ca6 <xsbldr_finish_fwup>

00021ffc <sbldr_prog_page>:
   21ffc:	81 cd       	rjmp	.-1278   	; 0x21b00 <xsbldr_prog_page>

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 10 01 	jmp	0x220	; 0x220 <__ctors_end>
       4:	0c 94 3a 01 	jmp	0x274	; 0x274 <__bad_interrupt>
       8:	0c 94 3a 01 	jmp	0x274	; 0x274 <__bad_interrupt>
       c:	0c 94 3a 01 	jmp	0x274	; 0x274 <__bad_interrupt>
      10:	0c 94 3a 01 	jmp	0x274	; 0x274 <__bad_interrupt>
      14:	0c 94 3a 01 	jmp	0x274	; 0x274 <__bad_interrupt>
      18:	0c 94 3a 01 	jmp	0x274	; 0x274 <__bad_interrupt>
      1c:	0c 94 3a 01 	jmp	0x274	; 0x274 <__bad_interrupt>
      20:	0c 94 3a 01 	jmp	0x274	; 0x274 <__bad_interrupt>
      24:	0c 94 3a 01 	jmp	0x274	; 0x274 <__bad_interrupt>
      28:	0c 94 3a 01 	jmp	0x274	; 0x274 <__bad_interrupt>
      2c:	0c 94 3a 01 	jmp	0x274	; 0x274 <__bad_interrupt>
      30:	0c 94 3a 01 	jmp	0x274	; 0x274 <__bad_interrupt>
      34:	0c 94 3a 01 	jmp	0x274	; 0x274 <__bad_interrupt>
      38:	0c 94 98 05 	jmp	0xb30	; 0xb30 <__vector_14>
      3c:	0c 94 3a 01 	jmp	0x274	; 0x274 <__bad_interrupt>
      40:	0c 94 5e 06 	jmp	0xcbc	; 0xcbc <__vector_16>
      44:	0c 94 3a 01 	jmp	0x274	; 0x274 <__bad_interrupt>
      48:	0c 94 3a 01 	jmp	0x274	; 0x274 <__bad_interrupt>
      4c:	0c 94 3a 01 	jmp	0x274	; 0x274 <__bad_interrupt>
      50:	0c 94 88 02 	jmp	0x510	; 0x510 <__vector_20>
      54:	0c 94 3a 01 	jmp	0x274	; 0x274 <__bad_interrupt>
      58:	0c 94 3a 01 	jmp	0x274	; 0x274 <__bad_interrupt>
      5c:	0c 94 3a 01 	jmp	0x274	; 0x274 <__bad_interrupt>
      60:	0c 94 3a 01 	jmp	0x274	; 0x274 <__bad_interrupt>
      64:	0c 94 3a 01 	jmp	0x274	; 0x274 <__bad_interrupt>
      68:	0c 94 3a 01 	jmp	0x274	; 0x274 <__bad_interrupt>
      6c:	0c 94 3a 01 	jmp	0x274	; 0x274 <__bad_interrupt>
      70:	0c 94 3a 01 	jmp	0x274	; 0x274 <__bad_interrupt>
      74:	0c 94 3a 01 	jmp	0x274	; 0x274 <__bad_interrupt>
      78:	0c 94 3a 01 	jmp	0x274	; 0x274 <__bad_interrupt>
      7c:	0c 94 3a 01 	jmp	0x274	; 0x274 <__bad_interrupt>
      80:	0c 94 3a 01 	jmp	0x274	; 0x274 <__bad_interrupt>
      84:	0c 94 3a 01 	jmp	0x274	; 0x274 <__bad_interrupt>
      88:	0c 94 3a 01 	jmp	0x274	; 0x274 <__bad_interrupt>
      8c:	0c 94 3a 01 	jmp	0x274	; 0x274 <__bad_interrupt>
      90:	0c 94 3a 01 	jmp	0x274	; 0x274 <__bad_interrupt>
      94:	0c 94 3a 01 	jmp	0x274	; 0x274 <__bad_interrupt>
      98:	0c 94 3a 01 	jmp	0x274	; 0x274 <__bad_interrupt>
      9c:	0c 94 3a 01 	jmp	0x274	; 0x274 <__bad_interrupt>
      a0:	0c 94 3a 01 	jmp	0x274	; 0x274 <__bad_interrupt>
      a4:	0c 94 3a 01 	jmp	0x274	; 0x274 <__bad_interrupt>
      a8:	0c 94 3a 01 	jmp	0x274	; 0x274 <__bad_interrupt>
      ac:	0c 94 3a 01 	jmp	0x274	; 0x274 <__bad_interrupt>
      b0:	0c 94 3a 01 	jmp	0x274	; 0x274 <__bad_interrupt>
      b4:	0c 94 3a 01 	jmp	0x274	; 0x274 <__bad_interrupt>
      b8:	0c 94 3a 01 	jmp	0x274	; 0x274 <__bad_interrupt>
      bc:	0d 94 42 01 	jmp	0x20284	; 0x20284 <__vector_47>
      c0:	0c 94 3a 01 	jmp	0x274	; 0x274 <__bad_interrupt>
      c4:	0c 94 d6 86 	jmp	0x10dac	; 0x10dac <__vector_49>
      c8:	0c 94 3a 01 	jmp	0x274	; 0x274 <__bad_interrupt>
      cc:	0c 94 3a 01 	jmp	0x274	; 0x274 <__bad_interrupt>
      d0:	0c 94 3a 01 	jmp	0x274	; 0x274 <__bad_interrupt>
      d4:	0c 94 3a 01 	jmp	0x274	; 0x274 <__bad_interrupt>
      d8:	0c 94 3a 01 	jmp	0x274	; 0x274 <__bad_interrupt>
      dc:	0c 94 3a 01 	jmp	0x274	; 0x274 <__bad_interrupt>
      e0:	0c 94 3a 01 	jmp	0x274	; 0x274 <__bad_interrupt>
      e4:	0c 94 3a 01 	jmp	0x274	; 0x274 <__bad_interrupt>
      e8:	0c 94 b5 81 	jmp	0x1036a	; 0x1036a <__vector_58>
      ec:	0c 94 3a 01 	jmp	0x274	; 0x274 <__bad_interrupt>
      f0:	0c 94 c0 82 	jmp	0x10580	; 0x10580 <__vector_60>
      f4:	0c 94 3a 01 	jmp	0x274	; 0x274 <__bad_interrupt>
      f8:	0c 94 3a 01 	jmp	0x274	; 0x274 <__bad_interrupt>
      fc:	0c 94 3a 01 	jmp	0x274	; 0x274 <__bad_interrupt>
     100:	0c 94 3a 01 	jmp	0x274	; 0x274 <__bad_interrupt>
     104:	0c 94 3a 01 	jmp	0x274	; 0x274 <__bad_interrupt>
     108:	0c 94 3a 01 	jmp	0x274	; 0x274 <__bad_interrupt>
     10c:	0c 94 3a 01 	jmp	0x274	; 0x274 <__bad_interrupt>
     110:	0c 94 3a 01 	jmp	0x274	; 0x274 <__bad_interrupt>
     114:	0c 94 3a 01 	jmp	0x274	; 0x274 <__bad_interrupt>
     118:	0c 94 3a 01 	jmp	0x274	; 0x274 <__bad_interrupt>
     11c:	0c 94 3a 01 	jmp	0x274	; 0x274 <__bad_interrupt>
     120:	0c 94 3a 01 	jmp	0x274	; 0x274 <__bad_interrupt>
     124:	0c 94 3a 01 	jmp	0x274	; 0x274 <__bad_interrupt>
     128:	0c 94 3a 01 	jmp	0x274	; 0x274 <__bad_interrupt>
     12c:	0c 94 3a 01 	jmp	0x274	; 0x274 <__bad_interrupt>
     130:	0c 94 3a 01 	jmp	0x274	; 0x274 <__bad_interrupt>
     134:	0c 94 3a 01 	jmp	0x274	; 0x274 <__bad_interrupt>
     138:	0c 94 3a 01 	jmp	0x274	; 0x274 <__bad_interrupt>
     13c:	0c 94 38 02 	jmp	0x470	; 0x470 <__vector_79>
     140:	0c 94 3a 01 	jmp	0x274	; 0x274 <__bad_interrupt>
     144:	0c 94 3a 01 	jmp	0x274	; 0x274 <__bad_interrupt>
     148:	0c 94 3a 01 	jmp	0x274	; 0x274 <__bad_interrupt>
     14c:	0c 94 3a 01 	jmp	0x274	; 0x274 <__bad_interrupt>
     150:	0c 94 3a 01 	jmp	0x274	; 0x274 <__bad_interrupt>
     154:	0c 94 3a 01 	jmp	0x274	; 0x274 <__bad_interrupt>
     158:	0c 94 3a 01 	jmp	0x274	; 0x274 <__bad_interrupt>
     15c:	0c 94 3a 01 	jmp	0x274	; 0x274 <__bad_interrupt>
     160:	0c 94 3a 01 	jmp	0x274	; 0x274 <__bad_interrupt>
     164:	0c 94 3a 01 	jmp	0x274	; 0x274 <__bad_interrupt>
     168:	0c 94 3a 01 	jmp	0x274	; 0x274 <__bad_interrupt>
     16c:	0c 94 3a 01 	jmp	0x274	; 0x274 <__bad_interrupt>
     170:	0c 94 3a 01 	jmp	0x274	; 0x274 <__bad_interrupt>
     174:	0c 94 3a 01 	jmp	0x274	; 0x274 <__bad_interrupt>
     178:	0c 94 3a 01 	jmp	0x274	; 0x274 <__bad_interrupt>
     17c:	0c 94 3a 01 	jmp	0x274	; 0x274 <__bad_interrupt>
     180:	0c 94 3a 01 	jmp	0x274	; 0x274 <__bad_interrupt>
     184:	0c 94 3a 01 	jmp	0x274	; 0x274 <__bad_interrupt>
     188:	0c 94 3a 01 	jmp	0x274	; 0x274 <__bad_interrupt>
     18c:	0c 94 3a 01 	jmp	0x274	; 0x274 <__bad_interrupt>
     190:	0c 94 3a 01 	jmp	0x274	; 0x274 <__bad_interrupt>
     194:	0c 94 3a 01 	jmp	0x274	; 0x274 <__bad_interrupt>
     198:	0c 94 3a 01 	jmp	0x274	; 0x274 <__bad_interrupt>
     19c:	0c 94 3a 01 	jmp	0x274	; 0x274 <__bad_interrupt>
     1a0:	0c 94 3a 01 	jmp	0x274	; 0x274 <__bad_interrupt>
     1a4:	0c 94 3a 01 	jmp	0x274	; 0x274 <__bad_interrupt>
     1a8:	0c 94 3a 01 	jmp	0x274	; 0x274 <__bad_interrupt>
     1ac:	0c 94 3a 01 	jmp	0x274	; 0x274 <__bad_interrupt>
     1b0:	0c 94 3a 01 	jmp	0x274	; 0x274 <__bad_interrupt>
     1b4:	0c 94 3a 01 	jmp	0x274	; 0x274 <__bad_interrupt>
     1b8:	0c 94 3a 01 	jmp	0x274	; 0x274 <__bad_interrupt>
     1bc:	0c 94 3a 01 	jmp	0x274	; 0x274 <__bad_interrupt>
     1c0:	0c 94 3a 01 	jmp	0x274	; 0x274 <__bad_interrupt>
     1c4:	0c 94 3a 01 	jmp	0x274	; 0x274 <__bad_interrupt>
     1c8:	0c 94 3a 01 	jmp	0x274	; 0x274 <__bad_interrupt>
     1cc:	0c 94 3a 01 	jmp	0x274	; 0x274 <__bad_interrupt>
     1d0:	0c 94 3a 01 	jmp	0x274	; 0x274 <__bad_interrupt>
     1d4:	0c 94 3a 01 	jmp	0x274	; 0x274 <__bad_interrupt>
     1d8:	0c 94 3a 01 	jmp	0x274	; 0x274 <__bad_interrupt>
     1dc:	0c 94 3a 01 	jmp	0x274	; 0x274 <__bad_interrupt>
     1e0:	0c 94 3a 01 	jmp	0x274	; 0x274 <__bad_interrupt>
     1e4:	0c 94 3a 01 	jmp	0x274	; 0x274 <__bad_interrupt>
     1e8:	0c 94 3a 01 	jmp	0x274	; 0x274 <__bad_interrupt>
     1ec:	0c 94 3a 01 	jmp	0x274	; 0x274 <__bad_interrupt>
     1f0:	0c 94 3a 01 	jmp	0x274	; 0x274 <__bad_interrupt>
     1f4:	0c 94 3a 01 	jmp	0x274	; 0x274 <__bad_interrupt>
     1f8:	0c 94 3a 01 	jmp	0x274	; 0x274 <__bad_interrupt>

000001fc <__trampolines_end>:
     1fc:	57 65       	ori	r21, 0x57	; 87
     1fe:	69 63       	ori	r22, 0x39	; 57
     200:	68 65       	ori	r22, 0x58	; 88
     202:	6e 53       	subi	r22, 0x3E	; 62
     204:	65 72       	andi	r22, 0x25	; 37
     206:	76 6f       	ori	r23, 0xF6	; 246
     208:	3a 31       	cpi	r19, 0x1A	; 26
	...

0000020b <__c.4877>:
     20b:	4d 6f 64 75 6c 54 65 73 74 65 72 00                 ModulTester.

00000217 <offsmap.4581>:
     217:	01 02 04 08 10 20 40 80 00                          ..... @..

00000220 <__ctors_end>:
     220:	11 24       	eor	r1, r1
     222:	1f be       	out	0x3f, r1	; 63
     224:	cf ef       	ldi	r28, 0xFF	; 255
     226:	cd bf       	out	0x3d, r28	; 61
     228:	df e3       	ldi	r29, 0x3F	; 63
     22a:	de bf       	out	0x3e, r29	; 62
     22c:	00 e0       	ldi	r16, 0x00	; 0
     22e:	0c bf       	out	0x3c, r16	; 60
     230:	18 be       	out	0x38, r1	; 56
     232:	19 be       	out	0x39, r1	; 57
     234:	1a be       	out	0x3a, r1	; 58
     236:	1b be       	out	0x3b, r1	; 59

00000238 <com_init2>:
    return;
}

// do_before_bldr_activate: Statements die vor der Aktivierung des Bootloaders ausgefhrt werden sollen
// return none
void mtester_do_before_bldr_activate(void) {
     238:	8d ef       	ldi	r24, 0xFD	; 253
     23a:	9f e3       	ldi	r25, 0x3F	; 63
     23c:	8d bf       	out	0x3d, r24	; 61
     23e:	9e bf       	out	0x3e, r25	; 62

00000240 <__do_copy_data>:
     240:	10 e2       	ldi	r17, 0x20	; 32
     242:	a0 e0       	ldi	r26, 0x00	; 0
     244:	b0 e2       	ldi	r27, 0x20	; 32
     246:	e0 ed       	ldi	r30, 0xD0	; 208
     248:	f8 e1       	ldi	r31, 0x18	; 24
     24a:	00 e0       	ldi	r16, 0x00	; 0
     24c:	0b bf       	out	0x3b, r16	; 59
     24e:	02 c0       	rjmp	.+4      	; 0x254 <__do_copy_data+0x14>
     250:	07 90       	elpm	r0, Z+
     252:	0d 92       	st	X+, r0
     254:	a2 30       	cpi	r26, 0x02	; 2
     256:	b1 07       	cpc	r27, r17
     258:	d9 f7       	brne	.-10     	; 0x250 <__do_copy_data+0x10>
     25a:	1b be       	out	0x3b, r1	; 59

0000025c <__do_clear_bss>:
     25c:	22 e2       	ldi	r18, 0x22	; 34
     25e:	a2 e0       	ldi	r26, 0x02	; 2
     260:	b0 e2       	ldi	r27, 0x20	; 32
     262:	01 c0       	rjmp	.+2      	; 0x266 <.do_clear_bss_start>

00000264 <.do_clear_bss_loop>:
     264:	1d 92       	st	X+, r1

00000266 <.do_clear_bss_start>:
     266:	ac 33       	cpi	r26, 0x3C	; 60
     268:	b2 07       	cpc	r27, r18
     26a:	e1 f7       	brne	.-8      	; 0x264 <.do_clear_bss_loop>
     26c:	0e 94 23 0a 	call	0x1446	; 0x1446 <main>
     270:	0c 94 66 0c 	jmp	0x18cc	; 0x18cc <_exit>

00000274 <__bad_interrupt>:
     274:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000278 <com_process_cmd_reset>:
     278:	9f b7       	in	r25, 0x3f	; 63
     27a:	f8 94       	cli
     27c:	8f ef       	ldi	r24, 0xFF	; 255
     27e:	80 93 c7 20 	sts	0x20C7, r24	; 0x8020c7 <g_v>
     282:	80 91 03 20 	lds	r24, 0x2003	; 0x802003 <g_dev_state>
     286:	88 60       	ori	r24, 0x08	; 8
     288:	80 93 03 20 	sts	0x2003, r24	; 0x802003 <g_dev_state>
     28c:	9f bf       	out	0x3f, r25	; 63
     28e:	8f ef       	ldi	r24, 0xFF	; 255
     290:	08 95       	ret

00000292 <ws_read_switches>:
     292:	30 91 08 06 	lds	r19, 0x0608	; 0x800608 <__TEXT_REGION_LENGTH__+0x7de608>
     296:	30 95       	com	r19
     298:	3f 70       	andi	r19, 0x0F	; 15
     29a:	97 e0       	ldi	r25, 0x07	; 7
     29c:	20 e0       	ldi	r18, 0x00	; 0
     29e:	e0 e2       	ldi	r30, 0x20	; 32
     2a0:	f6 e0       	ldi	r31, 0x06	; 6
     2a2:	84 81       	ldd	r24, Z+4	; 0x04
     2a4:	88 7f       	andi	r24, 0xF8	; 248
     2a6:	89 2b       	or	r24, r25
     2a8:	84 83       	std	Z+4, r24	; 0x04
     2aa:	22 0f       	add	r18, r18
     2ac:	00 00       	nop
     2ae:	00 00       	nop
     2b0:	00 00       	nop
     2b2:	80 85       	ldd	r24, Z+8	; 0x08
     2b4:	83 fd       	sbrc	r24, 3
     2b6:	21 60       	ori	r18, 0x01	; 1
     2b8:	91 50       	subi	r25, 0x01	; 1
     2ba:	98 f7       	brcc	.-26     	; 0x2a2 <ws_read_switches+0x10>
     2bc:	20 95       	com	r18
     2be:	e2 eb       	ldi	r30, 0xB2	; 178
     2c0:	f0 e2       	ldi	r31, 0x20	; 32
     2c2:	80 81       	ld	r24, Z
     2c4:	83 27       	eor	r24, r19
     2c6:	a5 ea       	ldi	r26, 0xA5	; 165
     2c8:	b0 e2       	ldi	r27, 0x20	; 32
     2ca:	9c 91       	ld	r25, X
     2cc:	98 23       	and	r25, r24
     2ce:	80 95       	com	r24
     2d0:	83 23       	and	r24, r19
     2d2:	89 2b       	or	r24, r25
     2d4:	8c 93       	st	X, r24
     2d6:	30 83       	st	Z, r19
     2d8:	e3 eb       	ldi	r30, 0xB3	; 179
     2da:	f0 e2       	ldi	r31, 0x20	; 32
     2dc:	80 81       	ld	r24, Z
     2de:	82 27       	eor	r24, r18
     2e0:	a3 ea       	ldi	r26, 0xA3	; 163
     2e2:	b0 e2       	ldi	r27, 0x20	; 32
     2e4:	9c 91       	ld	r25, X
     2e6:	98 23       	and	r25, r24
     2e8:	80 95       	com	r24
     2ea:	82 23       	and	r24, r18
     2ec:	89 2b       	or	r24, r25
     2ee:	8c 93       	st	X, r24
     2f0:	20 83       	st	Z, r18
     2f2:	08 95       	ret

000002f4 <ws_set_servo_deltatime>:
     2f4:	fc 01       	movw	r30, r24
     2f6:	83 81       	ldd	r24, Z+3	; 0x03
     2f8:	94 81       	ldd	r25, Z+4	; 0x04
     2fa:	21 81       	ldd	r18, Z+1	; 0x01
     2fc:	32 81       	ldd	r19, Z+2	; 0x02
     2fe:	82 1b       	sub	r24, r18
     300:	93 0b       	sbc	r25, r19
     302:	88 0f       	add	r24, r24
     304:	99 1f       	adc	r25, r25
     306:	65 85       	ldd	r22, Z+13	; 0x0d
     308:	76 85       	ldd	r23, Z+14	; 0x0e
     30a:	0e 94 fe 0b 	call	0x17fc	; 0x17fc <__udivmodhi4>
     30e:	61 15       	cp	r22, r1
     310:	71 05       	cpc	r23, r1
     312:	19 f0       	breq	.+6      	; 0x31a <ws_set_servo_deltatime+0x26>
     314:	67 83       	std	Z+7, r22	; 0x07
     316:	70 87       	std	Z+8, r23	; 0x08
     318:	08 95       	ret
     31a:	81 e0       	ldi	r24, 0x01	; 1
     31c:	90 e0       	ldi	r25, 0x00	; 0
     31e:	87 83       	std	Z+7, r24	; 0x07
     320:	90 87       	std	Z+8, r25	; 0x08
     322:	08 95       	ret

00000324 <ws_get_channel>:
     324:	23 e1       	ldi	r18, 0x13	; 19
     326:	82 9f       	mul	r24, r18
     328:	c0 01       	movw	r24, r0
     32a:	11 24       	eor	r1, r1
     32c:	8c 5f       	subi	r24, 0xFC	; 252
     32e:	9f 4d       	sbci	r25, 0xDF	; 223
     330:	08 95       	ret

00000332 <ws_show_status>:
     332:	80 91 b5 20 	lds	r24, 0x20B5	; 0x8020b5 <ws_v+0xb1>
     336:	88 23       	and	r24, r24
     338:	b1 f0       	breq	.+44     	; 0x366 <ws_show_status+0x34>
     33a:	80 91 b0 20 	lds	r24, 0x20B0	; 0x8020b0 <ws_v+0xac>
     33e:	81 11       	cpse	r24, r1
     340:	31 c0       	rjmp	.+98     	; 0x3a4 <ws_show_status+0x72>
     342:	e0 91 9d 20 	lds	r30, 0x209D	; 0x80209d <ws_v+0x99>
     346:	f0 e0       	ldi	r31, 0x00	; 0
     348:	e9 5e       	subi	r30, 0xE9	; 233
     34a:	fd 4f       	sbci	r31, 0xFD	; 253
     34c:	e4 91       	lpm	r30, Z
     34e:	a0 e6       	ldi	r26, 0x60	; 96
     350:	b6 e0       	ldi	r27, 0x06	; 6
     352:	14 96       	adiw	r26, 0x04	; 4
     354:	8c 91       	ld	r24, X
     356:	14 97       	sbiw	r26, 0x04	; 4
     358:	e8 27       	eor	r30, r24
     35a:	14 96       	adiw	r26, 0x04	; 4
     35c:	ec 93       	st	X, r30
     35e:	8f e1       	ldi	r24, 0x1F	; 31
     360:	80 93 b0 20 	sts	0x20B0, r24	; 0x8020b0 <ws_v+0xac>
     364:	08 95       	ret
     366:	90 91 a3 20 	lds	r25, 0x20A3	; 0x8020a3 <ws_v+0x9f>
     36a:	80 91 a1 20 	lds	r24, 0x20A1	; 0x8020a1 <ws_v+0x9d>
     36e:	89 27       	eor	r24, r25
     370:	a9 f0       	breq	.+42     	; 0x39c <ws_show_status+0x6a>
     372:	20 91 b1 20 	lds	r18, 0x20B1	; 0x8020b1 <ws_v+0xad>
     376:	22 23       	and	r18, r18
     378:	11 f0       	breq	.+4      	; 0x37e <ws_show_status+0x4c>
     37a:	98 2b       	or	r25, r24
     37c:	02 c0       	rjmp	.+4      	; 0x382 <ws_show_status+0x50>
     37e:	80 95       	com	r24
     380:	98 23       	and	r25, r24
     382:	80 91 b0 20 	lds	r24, 0x20B0	; 0x8020b0 <ws_v+0xac>
     386:	81 11       	cpse	r24, r1
     388:	0b c0       	rjmp	.+22     	; 0x3a0 <ws_show_status+0x6e>
     38a:	81 e0       	ldi	r24, 0x01	; 1
     38c:	21 11       	cpse	r18, r1
     38e:	80 e0       	ldi	r24, 0x00	; 0
     390:	80 93 b1 20 	sts	0x20B1, r24	; 0x8020b1 <ws_v+0xad>
     394:	8f e1       	ldi	r24, 0x1F	; 31
     396:	80 93 b0 20 	sts	0x20B0, r24	; 0x8020b0 <ws_v+0xac>
     39a:	02 c0       	rjmp	.+4      	; 0x3a0 <ws_show_status+0x6e>
     39c:	10 92 b1 20 	sts	0x20B1, r1	; 0x8020b1 <ws_v+0xad>
     3a0:	90 93 64 06 	sts	0x0664, r25	; 0x800664 <__TEXT_REGION_LENGTH__+0x7de664>
     3a4:	08 95       	ret

000003a6 <ws_init_sel_leds>:
     3a6:	e0 91 9d 20 	lds	r30, 0x209D	; 0x80209d <ws_v+0x99>
     3aa:	f0 e0       	ldi	r31, 0x00	; 0
     3ac:	e9 5e       	subi	r30, 0xE9	; 233
     3ae:	fd 4f       	sbci	r31, 0xFD	; 253
     3b0:	e4 91       	lpm	r30, Z
     3b2:	e0 93 64 06 	sts	0x0664, r30	; 0x800664 <__TEXT_REGION_LENGTH__+0x7de664>
     3b6:	8f e1       	ldi	r24, 0x1F	; 31
     3b8:	80 93 b0 20 	sts	0x20B0, r24	; 0x8020b0 <ws_v+0xac>
     3bc:	08 95       	ret

000003be <ws_check_key_sel>:
     3be:	98 2f       	mov	r25, r24
     3c0:	91 70       	andi	r25, 0x01	; 1
     3c2:	80 ff       	sbrs	r24, 0
     3c4:	31 c0       	rjmp	.+98     	; 0x428 <__LOCK_REGION_LENGTH__+0x28>
     3c6:	90 91 a6 20 	lds	r25, 0x20A6	; 0x8020a6 <ws_v+0xa2>
     3ca:	90 fd       	sbrc	r25, 0
     3cc:	33 c0       	rjmp	.+102    	; 0x434 <__LOCK_REGION_LENGTH__+0x34>
     3ce:	20 91 b5 20 	lds	r18, 0x20B5	; 0x8020b5 <ws_v+0xb1>
     3d2:	21 11       	cpse	r18, r1
     3d4:	0c c0       	rjmp	.+24     	; 0x3ee <ws_check_key_sel+0x30>
     3d6:	81 e0       	ldi	r24, 0x01	; 1
     3d8:	80 93 b5 20 	sts	0x20B5, r24	; 0x8020b5 <ws_v+0xb1>
     3dc:	0e 94 d3 01 	call	0x3a6	; 0x3a6 <ws_init_sel_leds>
     3e0:	e6 ea       	ldi	r30, 0xA6	; 166
     3e2:	f0 e2       	ldi	r31, 0x20	; 32
     3e4:	80 81       	ld	r24, Z
     3e6:	81 60       	ori	r24, 0x01	; 1
     3e8:	80 83       	st	Z, r24
     3ea:	91 e0       	ldi	r25, 0x01	; 1
     3ec:	24 c0       	rjmp	.+72     	; 0x436 <__LOCK_REGION_LENGTH__+0x36>
     3ee:	91 60       	ori	r25, 0x01	; 1
     3f0:	90 93 a6 20 	sts	0x20A6, r25	; 0x8020a6 <ws_v+0xa2>
     3f4:	83 ff       	sbrs	r24, 3
     3f6:	04 c0       	rjmp	.+8      	; 0x400 <__LOCK_REGION_LENGTH__>
     3f8:	10 92 b5 20 	sts	0x20B5, r1	; 0x8020b5 <ws_v+0xb1>
     3fc:	91 e0       	ldi	r25, 0x01	; 1
     3fe:	1b c0       	rjmp	.+54     	; 0x436 <__LOCK_REGION_LENGTH__+0x36>
     400:	ed e9       	ldi	r30, 0x9D	; 157
     402:	f0 e2       	ldi	r31, 0x20	; 32
     404:	80 81       	ld	r24, Z
     406:	8f 5f       	subi	r24, 0xFF	; 255
     408:	87 70       	andi	r24, 0x07	; 7
     40a:	80 83       	st	Z, r24
     40c:	23 e1       	ldi	r18, 0x13	; 19
     40e:	82 9f       	mul	r24, r18
     410:	c0 01       	movw	r24, r0
     412:	11 24       	eor	r1, r1
     414:	8c 5f       	subi	r24, 0xFC	; 252
     416:	9f 4d       	sbci	r25, 0xDF	; 223
     418:	80 93 9e 20 	sts	0x209E, r24	; 0x80209e <ws_v+0x9a>
     41c:	90 93 9f 20 	sts	0x209F, r25	; 0x80209f <ws_v+0x9b>
     420:	0e 94 d3 01 	call	0x3a6	; 0x3a6 <ws_init_sel_leds>
     424:	91 e0       	ldi	r25, 0x01	; 1
     426:	07 c0       	rjmp	.+14     	; 0x436 <__LOCK_REGION_LENGTH__+0x36>
     428:	e6 ea       	ldi	r30, 0xA6	; 166
     42a:	f0 e2       	ldi	r31, 0x20	; 32
     42c:	80 81       	ld	r24, Z
     42e:	8e 7f       	andi	r24, 0xFE	; 254
     430:	80 83       	st	Z, r24
     432:	01 c0       	rjmp	.+2      	; 0x436 <__LOCK_REGION_LENGTH__+0x36>
     434:	91 e0       	ldi	r25, 0x01	; 1
     436:	89 2f       	mov	r24, r25
     438:	08 95       	ret

0000043a <gbm_do_init_system>:
     43a:	08 95       	ret

0000043c <gbm_do_reg_read>:
     43c:	84 e0       	ldi	r24, 0x04	; 4
     43e:	08 95       	ret

00000440 <gbm_do_reg_write>:
     440:	84 e0       	ldi	r24, 0x04	; 4
     442:	08 95       	ret

00000444 <gbm_do_msg>:
     444:	82 e0       	ldi	r24, 0x02	; 2
     446:	08 95       	ret

00000448 <gbm_do_setup>:
     448:	08 95       	ret

0000044a <gbm_do_main>:
     44a:	08 95       	ret

0000044c <dcc_do_init_system>:
     44c:	08 95       	ret

0000044e <dcc_do_reg_read>:
     44e:	84 e0       	ldi	r24, 0x04	; 4
     450:	08 95       	ret

00000452 <dcc_do_reg_write>:
     452:	84 e0       	ldi	r24, 0x04	; 4
     454:	08 95       	ret

00000456 <dcc_do_msg>:
     456:	82 e0       	ldi	r24, 0x02	; 2
     458:	08 95       	ret

0000045a <dcc_do_setup>:
     45a:	08 95       	ret

0000045c <dcc_do_main>:
     45c:	08 95       	ret

0000045e <booster_do_init_system>:
     45e:	08 95       	ret

00000460 <booster_do_reg_read>:
     460:	84 e0       	ldi	r24, 0x04	; 4
     462:	08 95       	ret

00000464 <booster_do_reg_write>:
     464:	84 e0       	ldi	r24, 0x04	; 4
     466:	08 95       	ret

00000468 <booster_do_msg>:
     468:	82 e0       	ldi	r24, 0x02	; 2
     46a:	08 95       	ret

0000046c <booster_do_setup>:
     46c:	08 95       	ret

0000046e <booster_do_main>:
     46e:	08 95       	ret

00000470 <__vector_79>:
     470:	1f 92       	push	r1
     472:	0f 92       	push	r0
     474:	0f b6       	in	r0, 0x3f	; 63
     476:	0f 92       	push	r0
     478:	11 24       	eor	r1, r1
     47a:	08 b6       	in	r0, 0x38	; 56
     47c:	0f 92       	push	r0
     47e:	18 be       	out	0x38, r1	; 56
     480:	0b b6       	in	r0, 0x3b	; 59
     482:	0f 92       	push	r0
     484:	1b be       	out	0x3b, r1	; 59
     486:	2f 93       	push	r18
     488:	8f 93       	push	r24
     48a:	9f 93       	push	r25
     48c:	ef 93       	push	r30
     48e:	ff 93       	push	r31
     490:	2f b7       	in	r18, 0x3f	; 63
     492:	f8 94       	cli
     494:	e0 e0       	ldi	r30, 0x00	; 0
     496:	f9 e0       	ldi	r31, 0x09	; 9
     498:	80 a5       	ldd	r24, Z+40	; 0x28
     49a:	91 a5       	ldd	r25, Z+41	; 0x29
     49c:	8c 50       	subi	r24, 0x0C	; 12
     49e:	9e 4f       	sbci	r25, 0xFE	; 254
     4a0:	80 a7       	std	Z+40, r24	; 0x28
     4a2:	91 a7       	std	Z+41, r25	; 0x29
     4a4:	2f bf       	out	0x3f, r18	; 63
     4a6:	e6 eb       	ldi	r30, 0xB6	; 182
     4a8:	f0 e2       	ldi	r31, 0x20	; 32
     4aa:	84 85       	ldd	r24, Z+12	; 0x0c
     4ac:	8f 5f       	subi	r24, 0xFF	; 255
     4ae:	84 87       	std	Z+12, r24	; 0x0c
     4b0:	8f 70       	andi	r24, 0x0F	; 15
     4b2:	81 f4       	brne	.+32     	; 0x4d4 <__vector_79+0x64>
     4b4:	e0 91 c5 20 	lds	r30, 0x20C5	; 0x8020c5 <g_com+0xf>
     4b8:	f0 91 c6 20 	lds	r31, 0x20C6	; 0x8020c6 <g_com+0x10>
     4bc:	30 97       	sbiw	r30, 0x00	; 0
     4be:	51 f0       	breq	.+20     	; 0x4d4 <__vector_79+0x64>
     4c0:	82 81       	ldd	r24, Z+2	; 0x02
     4c2:	18 16       	cp	r1, r24
     4c4:	14 f4       	brge	.+4      	; 0x4ca <__vector_79+0x5a>
     4c6:	81 50       	subi	r24, 0x01	; 1
     4c8:	82 83       	std	Z+2, r24	; 0x02
     4ca:	01 90       	ld	r0, Z+
     4cc:	f0 81       	ld	r31, Z
     4ce:	e0 2d       	mov	r30, r0
     4d0:	30 97       	sbiw	r30, 0x00	; 0
     4d2:	b1 f7       	brne	.-20     	; 0x4c0 <__vector_79+0x50>
     4d4:	e0 91 c3 20 	lds	r30, 0x20C3	; 0x8020c3 <g_com+0xd>
     4d8:	f0 91 c4 20 	lds	r31, 0x20C4	; 0x8020c4 <g_com+0xe>
     4dc:	30 97       	sbiw	r30, 0x00	; 0
     4de:	51 f0       	breq	.+20     	; 0x4f4 <__vector_79+0x84>
     4e0:	82 81       	ldd	r24, Z+2	; 0x02
     4e2:	18 16       	cp	r1, r24
     4e4:	14 f4       	brge	.+4      	; 0x4ea <__vector_79+0x7a>
     4e6:	81 50       	subi	r24, 0x01	; 1
     4e8:	82 83       	std	Z+2, r24	; 0x02
     4ea:	01 90       	ld	r0, Z+
     4ec:	f0 81       	ld	r31, Z
     4ee:	e0 2d       	mov	r30, r0
     4f0:	30 97       	sbiw	r30, 0x00	; 0
     4f2:	b1 f7       	brne	.-20     	; 0x4e0 <__vector_79+0x70>
     4f4:	ff 91       	pop	r31
     4f6:	ef 91       	pop	r30
     4f8:	9f 91       	pop	r25
     4fa:	8f 91       	pop	r24
     4fc:	2f 91       	pop	r18
     4fe:	0f 90       	pop	r0
     500:	0b be       	out	0x3b, r0	; 59
     502:	0f 90       	pop	r0
     504:	08 be       	out	0x38, r0	; 56
     506:	0f 90       	pop	r0
     508:	0f be       	out	0x3f, r0	; 63
     50a:	0f 90       	pop	r0
     50c:	1f 90       	pop	r1
     50e:	18 95       	reti

00000510 <__vector_20>:
     510:	1f 92       	push	r1
     512:	0f 92       	push	r0
     514:	0f b6       	in	r0, 0x3f	; 63
     516:	0f 92       	push	r0
     518:	11 24       	eor	r1, r1
     51a:	08 b6       	in	r0, 0x38	; 56
     51c:	0f 92       	push	r0
     51e:	18 be       	out	0x38, r1	; 56
     520:	8f 93       	push	r24
     522:	80 91 00 20 	lds	r24, 0x2000	; 0x802000 <__DATA_REGION_ORIGIN__>
     526:	81 50       	subi	r24, 0x01	; 1
     528:	80 93 00 20 	sts	0x2000, r24	; 0x802000 <__DATA_REGION_ORIGIN__>
     52c:	80 91 00 20 	lds	r24, 0x2000	; 0x802000 <__DATA_REGION_ORIGIN__>
     530:	88 23       	and	r24, r24
     532:	1c f4       	brge	.+6      	; 0x53a <__vector_20+0x2a>
     534:	82 e0       	ldi	r24, 0x02	; 2
     536:	80 93 00 20 	sts	0x2000, r24	; 0x802000 <__DATA_REGION_ORIGIN__>
     53a:	8f 91       	pop	r24
     53c:	0f 90       	pop	r0
     53e:	08 be       	out	0x38, r0	; 56
     540:	0f 90       	pop	r0
     542:	0f be       	out	0x3f, r0	; 63
     544:	0f 90       	pop	r0
     546:	1f 90       	pop	r1
     548:	18 95       	reti

0000054a <mtester_do_init_system>:
     54a:	a0 e0       	ldi	r26, 0x00	; 0
     54c:	b6 e0       	ldi	r27, 0x06	; 6
     54e:	14 96       	adiw	r26, 0x04	; 4
     550:	1c 92       	st	X, r1
     552:	14 97       	sbiw	r26, 0x04	; 4
     554:	8f ef       	ldi	r24, 0xFF	; 255
     556:	11 96       	adiw	r26, 0x01	; 1
     558:	8c 93       	st	X, r24
     55a:	11 97       	sbiw	r26, 0x01	; 1
     55c:	e0 eb       	ldi	r30, 0xB0	; 176
     55e:	f0 e0       	ldi	r31, 0x00	; 0
     560:	80 83       	st	Z, r24
     562:	50 96       	adiw	r26, 0x10	; 16
     564:	1c 92       	st	X, r1
     566:	a0 e2       	ldi	r26, 0x20	; 32
     568:	b6 e0       	ldi	r27, 0x06	; 6
     56a:	14 96       	adiw	r26, 0x04	; 4
     56c:	1c 92       	st	X, r1
     56e:	14 97       	sbiw	r26, 0x04	; 4
     570:	98 e0       	ldi	r25, 0x08	; 8
     572:	11 96       	adiw	r26, 0x01	; 1
     574:	9c 93       	st	X, r25
     576:	11 97       	sbiw	r26, 0x01	; 1
     578:	80 83       	st	Z, r24
     57a:	50 96       	adiw	r26, 0x10	; 16
     57c:	1c 92       	st	X, r1
     57e:	a0 e4       	ldi	r26, 0x40	; 64
     580:	b6 e0       	ldi	r27, 0x06	; 6
     582:	14 96       	adiw	r26, 0x04	; 4
     584:	1c 92       	st	X, r1
     586:	14 97       	sbiw	r26, 0x04	; 4
     588:	11 96       	adiw	r26, 0x01	; 1
     58a:	8c 93       	st	X, r24
     58c:	11 97       	sbiw	r26, 0x01	; 1
     58e:	80 83       	st	Z, r24
     590:	50 96       	adiw	r26, 0x10	; 16
     592:	1c 92       	st	X, r1
     594:	a0 e6       	ldi	r26, 0x60	; 96
     596:	b6 e0       	ldi	r27, 0x06	; 6
     598:	14 96       	adiw	r26, 0x04	; 4
     59a:	1c 92       	st	X, r1
     59c:	14 97       	sbiw	r26, 0x04	; 4
     59e:	11 96       	adiw	r26, 0x01	; 1
     5a0:	8c 93       	st	X, r24
     5a2:	11 97       	sbiw	r26, 0x01	; 1
     5a4:	80 83       	st	Z, r24
     5a6:	50 96       	adiw	r26, 0x10	; 16
     5a8:	1c 92       	st	X, r1
     5aa:	50 97       	sbiw	r26, 0x10	; 16
     5ac:	e6 eb       	ldi	r30, 0xB6	; 182
     5ae:	f0 e2       	ldi	r31, 0x20	; 32
     5b0:	23 e2       	ldi	r18, 0x23	; 35
     5b2:	31 ea       	ldi	r19, 0xA1	; 161
     5b4:	20 83       	st	Z, r18
     5b6:	31 83       	std	Z+1, r19	; 0x01
     5b8:	26 e6       	ldi	r18, 0x66	; 102
     5ba:	35 e5       	ldi	r19, 0x55	; 85
     5bc:	22 83       	std	Z+2, r18	; 0x02
     5be:	33 83       	std	Z+3, r19	; 0x03
     5c0:	20 e0       	ldi	r18, 0x00	; 0
     5c2:	32 e0       	ldi	r19, 0x02	; 2
     5c4:	24 83       	std	Z+4, r18	; 0x04
     5c6:	35 83       	std	Z+5, r19	; 0x05
     5c8:	20 e4       	ldi	r18, 0x40	; 64
     5ca:	30 e0       	ldi	r19, 0x00	; 0
     5cc:	26 83       	std	Z+6, r18	; 0x06
     5ce:	37 83       	std	Z+7, r19	; 0x07
     5d0:	10 86       	std	Z+8, r1	; 0x08
     5d2:	11 86       	std	Z+9, r1	; 0x09
     5d4:	2b e0       	ldi	r18, 0x0B	; 11
     5d6:	32 e0       	ldi	r19, 0x02	; 2
     5d8:	22 87       	std	Z+10, r18	; 0x0a
     5da:	33 87       	std	Z+11, r19	; 0x0b
     5dc:	e0 e4       	ldi	r30, 0x40	; 64
     5de:	f8 e0       	ldi	r31, 0x08	; 8
     5e0:	11 82       	std	Z+1, r1	; 0x01
     5e2:	13 82       	std	Z+3, r1	; 0x03
     5e4:	14 82       	std	Z+4, r1	; 0x04
     5e6:	91 e0       	ldi	r25, 0x01	; 1
     5e8:	96 83       	std	Z+6, r25	; 0x06
     5ea:	17 82       	std	Z+7, r1	; 0x07
     5ec:	84 87       	std	Z+12, r24	; 0x0c
     5ee:	81 e1       	ldi	r24, 0x11	; 17
     5f0:	9a e7       	ldi	r25, 0x7A	; 122
     5f2:	86 a3       	std	Z+38, r24	; 0x26
     5f4:	97 a3       	std	Z+39, r25	; 0x27
     5f6:	87 e0       	ldi	r24, 0x07	; 7
     5f8:	80 83       	st	Z, r24
     5fa:	80 e3       	ldi	r24, 0x30	; 48
     5fc:	15 96       	adiw	r26, 0x05	; 5
     5fe:	8c 93       	st	X, r24
     600:	15 97       	sbiw	r26, 0x05	; 5
     602:	80 ec       	ldi	r24, 0xC0	; 192
     604:	16 96       	adiw	r26, 0x06	; 6
     606:	8c 93       	st	X, r24
     608:	08 95       	ret

0000060a <mtester_exec_step0>:
}


void mtester_exec_step0() {
    // first porta auf alle HIGH
    port_out(PORTA) = 0xff;
     60a:	8f ef       	ldi	r24, 0xFF	; 255
     60c:	80 93 04 06 	sts	0x0604, r24	; 0x800604 <__TEXT_REGION_LENGTH__+0x7de604>
    // PC* auf LOW
    port_out(PORTC) = 0;
     610:	10 92 44 06 	sts	0x0644, r1	; 0x800644 <__TEXT_REGION_LENGTH__+0x7de644>
    
    port_out(PORTB) = 0xff; // PB all 1
     614:	80 93 24 06 	sts	0x0624, r24	; 0x800624 <__TEXT_REGION_LENGTH__+0x7de624>
    port_clr(PORTD, 0x0f); // PD0..3 auf LOW
     618:	e0 e6       	ldi	r30, 0x60	; 96
     61a:	f6 e0       	ldi	r31, 0x06	; 6
     61c:	8f e0       	ldi	r24, 0x0F	; 15
     61e:	86 83       	std	Z+6, r24	; 0x06
    
    port_set(PORTD, 0x30); // PD4..5 H
     620:	80 e3       	ldi	r24, 0x30	; 48
     622:	85 83       	std	Z+5, r24	; 0x05
    port_clr(PORTD, 0xc0); // PD6..7 L
     624:	80 ec       	ldi	r24, 0xC0	; 192
     626:	86 83       	std	Z+6, r24	; 0x06
     628:	08 95       	ret

0000062a <mtester_exec_step1>:
}

void mtester_exec_step1() {
    // first porta auf alle L
    port_out(PORTA) = 0;
     62a:	10 92 04 06 	sts	0x0604, r1	; 0x800604 <__TEXT_REGION_LENGTH__+0x7de604>
    // PC* auf H
    port_out(PORTC) = 0xff;
     62e:	8f ef       	ldi	r24, 0xFF	; 255
     630:	80 93 44 06 	sts	0x0644, r24	; 0x800644 <__TEXT_REGION_LENGTH__+0x7de644>
    
    port_out(PORTB) = 0; // PB all 0
     634:	10 92 24 06 	sts	0x0624, r1	; 0x800624 <__TEXT_REGION_LENGTH__+0x7de624>
    port_set(PORTD, 0x0f); // PD0..3 auf H
     638:	e0 e6       	ldi	r30, 0x60	; 96
     63a:	f6 e0       	ldi	r31, 0x06	; 6
     63c:	8f e0       	ldi	r24, 0x0F	; 15
     63e:	85 83       	std	Z+5, r24	; 0x05
    
    port_clr(PORTD, 0x30); // PD4..5 L
     640:	80 e3       	ldi	r24, 0x30	; 48
     642:	86 83       	std	Z+6, r24	; 0x06
    port_set(PORTD, 0xc0); // PD6..7 H
     644:	80 ec       	ldi	r24, 0xC0	; 192
     646:	85 83       	std	Z+5, r24	; 0x05
     648:	08 95       	ret

0000064a <mtester_exec_step2>:
}

void mtester_exec_step2() {
    // first porta auf  00001111
    port_out(PORTA) = 0x0f;
     64a:	8f e0       	ldi	r24, 0x0F	; 15
     64c:	80 93 04 06 	sts	0x0604, r24	; 0x800604 <__TEXT_REGION_LENGTH__+0x7de604>
    // PC* auf 11110000
    port_out(PORTC) = 0xf0;
     650:	90 ef       	ldi	r25, 0xF0	; 240
     652:	90 93 44 06 	sts	0x0644, r25	; 0x800644 <__TEXT_REGION_LENGTH__+0x7de644>
    
    port_out(PORTB) = 0; // PB all 0
     656:	10 92 24 06 	sts	0x0624, r1	; 0x800624 <__TEXT_REGION_LENGTH__+0x7de624>
    port_set(PORTD, 0x0f); // PD0..3 auf H
     65a:	e0 e6       	ldi	r30, 0x60	; 96
     65c:	f6 e0       	ldi	r31, 0x06	; 6
     65e:	85 83       	std	Z+5, r24	; 0x05
    
    port_clr(PORTD, 0x30); // PD4..5 L
     660:	80 e3       	ldi	r24, 0x30	; 48
     662:	86 83       	std	Z+6, r24	; 0x06
    port_set(PORTD, 0xc0); // PD6..7 H
     664:	80 ec       	ldi	r24, 0xC0	; 192
     666:	85 83       	std	Z+5, r24	; 0x05
     668:	08 95       	ret

0000066a <mtester_do_main>:
// do_main: Hauptroutine
// wird periodisch aufgerufen
// return none

void mtester_do_main(void) {
    sei();
     66a:	78 94       	sei
    //exec_step1();
    //exec_step2();
    //step=3;
    
    
    switch(step)
     66c:	80 91 00 20 	lds	r24, 0x2000	; 0x802000 <__DATA_REGION_ORIGIN__>
     670:	81 30       	cpi	r24, 0x01	; 1
     672:	39 f0       	breq	.+14     	; 0x682 <mtester_do_main+0x18>
     674:	82 30       	cpi	r24, 0x02	; 2
     676:	41 f0       	breq	.+16     	; 0x688 <mtester_do_main+0x1e>
     678:	81 11       	cpse	r24, r1
     67a:	08 c0       	rjmp	.+16     	; 0x68c <mtester_do_main+0x22>
    {
        case 0:
        {
            mtester_exec_step0();
     67c:	0e 94 05 03 	call	0x60a	; 0x60a <mtester_exec_step0>
            //step++;
            break;
     680:	08 95       	ret
        }
        case 1:
        {
            mtester_exec_step1();
     682:	0e 94 15 03 	call	0x62a	; 0x62a <mtester_exec_step1>
            //step++;
            break;
     686:	08 95       	ret
        }
        case 2:
        {
            mtester_exec_step2();
     688:	0e 94 25 03 	call	0x64a	; 0x64a <mtester_exec_step2>
     68c:	08 95       	ret

0000068e <ws_servo_time_to_percent>:
        return vmin;
    return v;
}

uint16_t ws_servo_time_to_percent(uint16_t t) {
    if (t < ws_SERVO_TIMER_PULS_MIN)
     68e:	84 3f       	cpi	r24, 0xF4	; 244
     690:	21 e0       	ldi	r18, 0x01	; 1
     692:	92 07       	cpc	r25, r18
     694:	38 f0       	brcs	.+14     	; 0x6a4 <ws_servo_time_to_percent+0x16>
     696:	89 3e       	cpi	r24, 0xE9	; 233
     698:	23 e0       	ldi	r18, 0x03	; 3
     69a:	92 07       	cpc	r25, r18
     69c:	28 f0       	brcs	.+10     	; 0x6a8 <ws_servo_time_to_percent+0x1a>
     69e:	88 ee       	ldi	r24, 0xE8	; 232
     6a0:	93 e0       	ldi	r25, 0x03	; 3
     6a2:	02 c0       	rjmp	.+4      	; 0x6a8 <ws_servo_time_to_percent+0x1a>
        t = ws_SERVO_TIMER_PULS_MIN;
     6a4:	84 ef       	ldi	r24, 0xF4	; 244
     6a6:	91 e0       	ldi	r25, 0x01	; 1
    else if (t > ws_SERVO_TIMER_PULS_MAX)
        t = ws_SERVO_TIMER_PULS_MAX;
    return (t - ws_SERVO_TIMER_PULS_MIN) * (1000 / (ws_SERVO_TIMER_PULS_MAX - ws_SERVO_TIMER_PULS_MIN));
     6a8:	84 5f       	subi	r24, 0xF4	; 244
     6aa:	91 48       	sbci	r25, 0x81	; 129
}
     6ac:	88 0f       	add	r24, r24
     6ae:	99 1f       	adc	r25, r25
     6b0:	08 95       	ret

000006b2 <ws_check_key_action>:
		ws_v.g_keystate &= ~ws_KEY_SEL;
	}
	return 0;
}

static NOINLINE void ws_check_key_action(uint8_t keys) {
     6b2:	ff 92       	push	r15
     6b4:	0f 93       	push	r16
     6b6:	1f 93       	push	r17
     6b8:	cf 93       	push	r28
     6ba:	df 93       	push	r29
    if (!ws_v.g_manual_mode)
     6bc:	90 91 b5 20 	lds	r25, 0x20B5	; 0x8020b5 <ws_v+0xb1>
     6c0:	99 23       	and	r25, r25
     6c2:	09 f4       	brne	.+2      	; 0x6c6 <ws_check_key_action+0x14>
     6c4:	72 c0       	rjmp	.+228    	; 0x7aa <ws_check_key_action+0xf8>
        return;
    
	if (keys & ws_KEY_ACTION) {
     6c6:	81 ff       	sbrs	r24, 1
     6c8:	69 c0       	rjmp	.+210    	; 0x79c <ws_check_key_action+0xea>
		if (!(ws_v.g_keystate & ws_KEY_ACTION)) {
     6ca:	90 91 a6 20 	lds	r25, 0x20A6	; 0x8020a6 <ws_v+0xa2>
     6ce:	91 fd       	sbrc	r25, 1
     6d0:	6c c0       	rjmp	.+216    	; 0x7aa <ws_check_key_action+0xf8>
			ws_v.g_keystate |= ws_KEY_ACTION;
     6d2:	92 60       	ori	r25, 0x02	; 2
     6d4:	90 93 a6 20 	sts	0x20A6, r25	; 0x8020a6 <ws_v+0xa2>
			
			ATOMIC_BLOCK(ATOMIC_RESTORESTATE) {
     6d8:	ff b6       	in	r15, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     6da:	f8 94       	cli
                struct ws_Servo* servo = ws_v.pselservo;
     6dc:	c0 91 9e 20 	lds	r28, 0x209E	; 0x80209e <ws_v+0x9a>
     6e0:	d0 91 9f 20 	lds	r29, 0x209F	; 0x80209f <ws_v+0x9b>
                uint8_t updown = (keys & (ws_KEY_UP|ws_KEY_DOWN));
                if (updown) {
     6e4:	98 2f       	mov	r25, r24
     6e6:	9c 70       	andi	r25, 0x0C	; 12
     6e8:	09 f4       	brne	.+2      	; 0x6ec <ws_check_key_action+0x3a>
     6ea:	4d c0       	rjmp	.+154    	; 0x786 <ws_check_key_action+0xd4>
                    if (servo->moving == 0) {
     6ec:	9f 85       	ldd	r25, Y+15	; 0x0f
     6ee:	91 11       	cpse	r25, r1
     6f0:	5b c0       	rjmp	.+182    	; 0x7a8 <ws_check_key_action+0xf6>
                        // set min/max
                        uint8_t ismax = (servo->state.curpos ? 1:0);
     6f2:	98 81       	ld	r25, Y
                        uint16_t vmin, vmax, v;
                        if (ismax) {
     6f4:	29 2f       	mov	r18, r25
     6f6:	24 70       	andi	r18, 0x04	; 4
     6f8:	92 ff       	sbrs	r25, 2
     6fa:	09 c0       	rjmp	.+18     	; 0x70e <ws_check_key_action+0x5c>
                            vmin = servo->mintime;
     6fc:	69 81       	ldd	r22, Y+1	; 0x01
     6fe:	3a 81       	ldd	r19, Y+2	; 0x02
                            vmax = ws_SERVO_TIMER_PULS_MAX;
                            servo->state.maxchanged = 1;
     700:	90 61       	ori	r25, 0x10	; 16
     702:	98 83       	st	Y, r25
                            v = servo->maxtime;
     704:	4b 81       	ldd	r20, Y+3	; 0x03
     706:	5c 81       	ldd	r21, Y+4	; 0x04
                        // set min/max
                        uint8_t ismax = (servo->state.curpos ? 1:0);
                        uint16_t vmin, vmax, v;
                        if (ismax) {
                            vmin = servo->mintime;
                            vmax = ws_SERVO_TIMER_PULS_MAX;
     708:	08 ee       	ldi	r16, 0xE8	; 232
     70a:	13 e0       	ldi	r17, 0x03	; 3
     70c:	09 c0       	rjmp	.+18     	; 0x720 <ws_check_key_action+0x6e>
                            servo->state.maxchanged = 1;
                            v = servo->maxtime;
                        } else {
                            vmin = ws_SERVO_TIMER_PULS_MIN;
                            vmax = servo->maxtime;
     70e:	0b 81       	ldd	r16, Y+3	; 0x03
     710:	1c 81       	ldd	r17, Y+4	; 0x04
                            servo->state.minchanged = 1;
     712:	98 81       	ld	r25, Y
     714:	98 60       	ori	r25, 0x08	; 8
     716:	98 83       	st	Y, r25
                            v = servo->mintime;
     718:	49 81       	ldd	r20, Y+1	; 0x01
     71a:	5a 81       	ldd	r21, Y+2	; 0x02
                            vmin = servo->mintime;
                            vmax = ws_SERVO_TIMER_PULS_MAX;
                            servo->state.maxchanged = 1;
                            v = servo->maxtime;
                        } else {
                            vmin = ws_SERVO_TIMER_PULS_MIN;
     71c:	64 ef       	ldi	r22, 0xF4	; 244
     71e:	31 e0       	ldi	r19, 0x01	; 1
                            vmax = servo->maxtime;
                            servo->state.minchanged = 1;
                            v = servo->mintime;
                        }
                        v = ws_check_servo_minmax(v + ((keys & ws_KEY_UP) ? ws_SERVO_TIMER_PULS_STEP : -ws_SERVO_TIMER_PULS_STEP),
     720:	82 fd       	sbrc	r24, 2
     722:	03 c0       	rjmp	.+6      	; 0x72a <ws_check_key_action+0x78>
     724:	8b ef       	ldi	r24, 0xFB	; 251
     726:	9f ef       	ldi	r25, 0xFF	; 255
     728:	02 c0       	rjmp	.+4      	; 0x72e <ws_check_key_action+0x7c>
     72a:	85 e0       	ldi	r24, 0x05	; 5
     72c:	90 e0       	ldi	r25, 0x00	; 0
     72e:	84 0f       	add	r24, r20
     730:	95 1f       	adc	r25, r21
#define ws_KEY_ACTION	0x02
#define ws_KEY_UP		0x04
#define ws_KEY_DOWN	0x08

static inline uint16_t ws_check_servo_minmax(uint16_t v, uint16_t vmin, uint16_t vmax) {
    if (v > vmax)
     732:	08 17       	cp	r16, r24
     734:	19 07       	cpc	r17, r25
     736:	30 f0       	brcs	.+12     	; 0x744 <ws_check_key_action+0x92>
     738:	06 2f       	mov	r16, r22
     73a:	13 2f       	mov	r17, r19
     73c:	08 17       	cp	r16, r24
     73e:	19 07       	cpc	r17, r25
     740:	08 f4       	brcc	.+2      	; 0x744 <ws_check_key_action+0x92>
     742:	8c 01       	movw	r16, r24
                            servo->state.minchanged = 1;
                            v = servo->mintime;
                        }
                        v = ws_check_servo_minmax(v + ((keys & ws_KEY_UP) ? ws_SERVO_TIMER_PULS_STEP : -ws_SERVO_TIMER_PULS_STEP),
                                                vmin, vmax);
                        if (ismax) {
     744:	22 23       	and	r18, r18
     746:	19 f0       	breq	.+6      	; 0x74e <ws_check_key_action+0x9c>
                            servo->maxtime = v;
     748:	0b 83       	std	Y+3, r16	; 0x03
     74a:	1c 83       	std	Y+4, r17	; 0x04
     74c:	02 c0       	rjmp	.+4      	; 0x752 <ws_check_key_action+0xa0>
                        } else {
                            servo->mintime = v;
     74e:	09 83       	std	Y+1, r16	; 0x01
     750:	1a 83       	std	Y+2, r17	; 0x02
                        }
                        servo->perc_minv = ws_servo_time_to_percent(servo->mintime);
     752:	89 81       	ldd	r24, Y+1	; 0x01
     754:	9a 81       	ldd	r25, Y+2	; 0x02
     756:	0e 94 47 03 	call	0x68e	; 0x68e <ws_servo_time_to_percent>
     75a:	89 87       	std	Y+9, r24	; 0x09
     75c:	9a 87       	std	Y+10, r25	; 0x0a
                        servo->perc_maxv = ws_servo_time_to_percent(servo->maxtime);                    
     75e:	8b 81       	ldd	r24, Y+3	; 0x03
     760:	9c 81       	ldd	r25, Y+4	; 0x04
     762:	0e 94 47 03 	call	0x68e	; 0x68e <ws_servo_time_to_percent>
     766:	8b 87       	std	Y+11, r24	; 0x0b
     768:	9c 87       	std	Y+12, r25	; 0x0c
                        servo->curtime = v;
     76a:	0d 83       	std	Y+5, r16	; 0x05
     76c:	1e 83       	std	Y+6, r17	; 0x06
                        servo->state.domove = 1;
     76e:	88 81       	ld	r24, Y
     770:	81 60       	ori	r24, 0x01	; 1
                        servo->state.dstpos = servo->state.curpos;
     772:	82 fb       	bst	r24, 2
     774:	99 27       	eor	r25, r25
     776:	90 f9       	bld	r25, 0
     778:	90 fb       	bst	r25, 0
     77a:	81 f9       	bld	r24, 1
     77c:	88 83       	st	Y, r24
                        ws_set_servo_deltatime(servo);
     77e:	ce 01       	movw	r24, r28
     780:	0e 94 7a 01 	call	0x2f4	; 0x2f4 <ws_set_servo_deltatime>
     784:	11 c0       	rjmp	.+34     	; 0x7a8 <ws_check_key_action+0xf6>
                    }
                } else {
                    servo->state.domove = 1;
     786:	88 81       	ld	r24, Y
     788:	81 60       	ori	r24, 0x01	; 1
                    servo->state.dstpos = !servo->state.dstpos;
     78a:	81 fb       	bst	r24, 1
     78c:	22 27       	eor	r18, r18
     78e:	20 f9       	bld	r18, 0
     790:	91 e0       	ldi	r25, 0x01	; 1
     792:	92 27       	eor	r25, r18
     794:	90 fb       	bst	r25, 0
     796:	81 f9       	bld	r24, 1
     798:	88 83       	st	Y, r24
     79a:	06 c0       	rjmp	.+12     	; 0x7a8 <ws_check_key_action+0xf6>
                }
            }
		}
	} else {
		ws_v.g_keystate &= ~ws_KEY_ACTION;
     79c:	e6 ea       	ldi	r30, 0xA6	; 166
     79e:	f0 e2       	ldi	r31, 0x20	; 32
     7a0:	80 81       	ld	r24, Z
     7a2:	8d 7f       	andi	r24, 0xFD	; 253
     7a4:	80 83       	st	Z, r24
     7a6:	01 c0       	rjmp	.+2      	; 0x7aa <ws_check_key_action+0xf8>
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     7a8:	ff be       	out	0x3f, r15	; 63
	}
}
     7aa:	df 91       	pop	r29
     7ac:	cf 91       	pop	r28
     7ae:	1f 91       	pop	r17
     7b0:	0f 91       	pop	r16
     7b2:	ff 90       	pop	r15
     7b4:	08 95       	ret

000007b6 <ws_check_input>:

static NOINLINE void ws_check_input(void) {
     7b6:	cf 93       	push	r28
	uint8_t keys = ws_v.g_keys;
     7b8:	c0 91 a5 20 	lds	r28, 0x20A5	; 0x8020a5 <ws_v+0xa1>
	if (!ws_check_key_sel(keys)) {
     7bc:	8c 2f       	mov	r24, r28
     7be:	0e 94 df 01 	call	0x3be	; 0x3be <ws_check_key_sel>
     7c2:	81 11       	cpse	r24, r1
     7c4:	03 c0       	rjmp	.+6      	; 0x7cc <ws_check_input+0x16>
		ws_check_key_action(keys);
     7c6:	8c 2f       	mov	r24, r28
     7c8:	0e 94 59 03 	call	0x6b2	; 0x6b2 <ws_check_key_action>
	}
}
     7cc:	cf 91       	pop	r28
     7ce:	08 95       	ret

000007d0 <ws_percent_to_servo_time>:
}

uint16_t ws_percent_to_servo_time(uint16_t t) {
    if (t > 1000)
        t = 1000;
    return t / (1000/(ws_SERVO_TIMER_PULS_MAX - ws_SERVO_TIMER_PULS_MIN)) + ws_SERVO_TIMER_PULS_MIN;
     7d0:	89 3e       	cpi	r24, 0xE9	; 233
     7d2:	23 e0       	ldi	r18, 0x03	; 3
     7d4:	92 07       	cpc	r25, r18
     7d6:	10 f0       	brcs	.+4      	; 0x7dc <ws_percent_to_servo_time+0xc>
     7d8:	88 ee       	ldi	r24, 0xE8	; 232
     7da:	93 e0       	ldi	r25, 0x03	; 3
     7dc:	96 95       	lsr	r25
     7de:	87 95       	ror	r24
}
     7e0:	8c 50       	subi	r24, 0x0C	; 12
     7e2:	9e 4f       	sbci	r25, 0xFE	; 254
     7e4:	08 95       	ret

000007e6 <ws_init_servos>:
    if (s->deltatime == 0) {
        s->deltatime = 1;
    }
}

static NOINLINE void ws_init_servos(void) {
     7e6:	2f 92       	push	r2
     7e8:	3f 92       	push	r3
     7ea:	4f 92       	push	r4
     7ec:	5f 92       	push	r5
     7ee:	6f 92       	push	r6
     7f0:	7f 92       	push	r7
     7f2:	8f 92       	push	r8
     7f4:	9f 92       	push	r9
     7f6:	af 92       	push	r10
     7f8:	bf 92       	push	r11
     7fa:	cf 92       	push	r12
     7fc:	df 92       	push	r13
     7fe:	ef 92       	push	r14
     800:	ff 92       	push	r15
     802:	0f 93       	push	r16
     804:	1f 93       	push	r17
     806:	cf 93       	push	r28
     808:	df 93       	push	r29
    uint8_t i, switchmask;
    struct ws_Servo* s;
    
    // read current switches. 2 calls needed because of key debounce.
    ws_read_switches();
     80a:	0e 94 49 01 	call	0x292	; 0x292 <ws_read_switches>
    ws_read_switches();
     80e:	0e 94 49 01 	call	0x292	; 0x292 <ws_read_switches>
    // now we have the current switches state in g_switches
    
    ws_v.g_servo_curpos = 0;
     812:	10 92 a0 20 	sts	0x20A0, r1	; 0x8020a0 <ws_v+0x9c>
    ws_v.g_servo_set = ws_v.g_switches;
     816:	80 91 a3 20 	lds	r24, 0x20A3	; 0x8020a3 <ws_v+0x9f>
     81a:	80 93 a1 20 	sts	0x20A1, r24	; 0x8020a1 <ws_v+0x9d>
    ws_v.g_switches_old = ws_v.g_switches;
     81e:	80 93 a4 20 	sts	0x20A4, r24	; 0x8020a4 <ws_v+0xa0>
     822:	0f 2e       	mov	r0, r31
     824:	f0 e0       	ldi	r31, 0x00	; 0
     826:	cf 2e       	mov	r12, r31
     828:	f0 e1       	ldi	r31, 0x10	; 16
     82a:	df 2e       	mov	r13, r31
     82c:	f0 2d       	mov	r31, r0
	
    for (i = 0, switchmask = 0x01, s = ws_v.g_servos; s != (ws_v.g_servos+ws_CHANNEL_COUNT); i++, switchmask <<= 1, s++) {
     82e:	0f 2e       	mov	r0, r31
     830:	f4 e0       	ldi	r31, 0x04	; 4
     832:	8f 2e       	mov	r8, r31
     834:	f0 e2       	ldi	r31, 0x20	; 32
     836:	9f 2e       	mov	r9, r31
     838:	f0 2d       	mov	r31, r0
     83a:	77 24       	eor	r7, r7
     83c:	73 94       	inc	r7
    debounce_keys(&ws_v.g_keys, &ws_v.g_keys_t, row_k);
    debounce_keys(&ws_v.g_switches, &ws_v.g_switches_t, row_s);
}

static inline uint16_t ws_get_eeprom_word(uint16_t* p, uint16_t dflt) {
    uint16_t v = e2prom_get_word(p);
     83e:	cf ec       	ldi	r28, 0xCF	; 207
     840:	d1 e0       	ldi	r29, 0x01	; 1
     842:	0f 2e       	mov	r0, r31
     844:	fc ec       	ldi	r31, 0xCC	; 204
     846:	ef 2e       	mov	r14, r31
     848:	ff 24       	eor	r15, r15
     84a:	f3 94       	inc	r15
     84c:	f0 2d       	mov	r31, r0
#define ws_KEY_UP		0x04
#define ws_KEY_DOWN	0x08

static inline uint16_t ws_check_servo_minmax(uint16_t v, uint16_t vmin, uint16_t vmax) {
    if (v > vmax)
        return vmax;
     84e:	0f 2e       	mov	r0, r31
     850:	f8 ee       	ldi	r31, 0xE8	; 232
     852:	2f 2e       	mov	r2, r31
     854:	f0 2d       	mov	r31, r0
        s->state.maxchanged = 0;
        s->state.movtchanged = 0;
        // abhaengig von Servoposition-Rueckmeldung Startposition setzen und anfahren
        s->state.dstpos = 0;
        s->state.domove = 1;
        if (ws_v.g_switches & switchmask) {
     856:	0f 2e       	mov	r0, r31
     858:	f3 ea       	ldi	r31, 0xA3	; 163
     85a:	4f 2e       	mov	r4, r31
     85c:	f0 e2       	ldi	r31, 0x20	; 32
     85e:	5f 2e       	mov	r5, r31
     860:	f0 2d       	mov	r31, r0
    debounce_keys(&ws_v.g_keys, &ws_v.g_keys_t, row_k);
    debounce_keys(&ws_v.g_switches, &ws_v.g_switches_t, row_s);
}

static inline uint16_t ws_get_eeprom_word(uint16_t* p, uint16_t dflt) {
    uint16_t v = e2prom_get_word(p);
     862:	88 81       	ld	r24, Y
     864:	88 23       	and	r24, r24
     866:	ec f3       	brlt	.-6      	; 0x862 <__EEPROM_REGION_LENGTH__+0x62>
     868:	f7 01       	movw	r30, r14
     86a:	80 81       	ld	r24, Z
     86c:	88 60       	ori	r24, 0x08	; 8
     86e:	80 83       	st	Z, r24
     870:	f6 01       	movw	r30, r12
     872:	20 81       	ld	r18, Z
     874:	31 81       	ldd	r19, Z+1	; 0x01
    if (v == 0xffff) // not programmed
     876:	2f 3f       	cpi	r18, 0xFF	; 255
     878:	ff ef       	ldi	r31, 0xFF	; 255
     87a:	3f 07       	cpc	r19, r31
     87c:	11 f4       	brne	.+4      	; 0x882 <__EEPROM_REGION_LENGTH__+0x82>
        v = dflt;
     87e:	20 e9       	ldi	r18, 0x90	; 144
     880:	31 e0       	ldi	r19, 0x01	; 1
    debounce_keys(&ws_v.g_keys, &ws_v.g_keys_t, row_k);
    debounce_keys(&ws_v.g_switches, &ws_v.g_switches_t, row_s);
}

static inline uint16_t ws_get_eeprom_word(uint16_t* p, uint16_t dflt) {
    uint16_t v = e2prom_get_word(p);
     882:	98 81       	ld	r25, Y
     884:	99 23       	and	r25, r25
     886:	ec f3       	brlt	.-6      	; 0x882 <__EEPROM_REGION_LENGTH__+0x82>
     888:	f7 01       	movw	r30, r14
     88a:	90 81       	ld	r25, Z
     88c:	98 60       	ori	r25, 0x08	; 8
     88e:	90 83       	st	Z, r25
     890:	f6 01       	movw	r30, r12
     892:	a2 80       	ldd	r10, Z+2	; 0x02
     894:	b3 80       	ldd	r11, Z+3	; 0x03
    if (v == 0xffff) // not programmed
     896:	ff ef       	ldi	r31, 0xFF	; 255
     898:	af 16       	cp	r10, r31
     89a:	bf 06       	cpc	r11, r31
     89c:	39 f4       	brne	.+14     	; 0x8ac <__EEPROM_REGION_LENGTH__+0xac>
        v = dflt;
     89e:	0f 2e       	mov	r0, r31
     8a0:	f8 e5       	ldi	r31, 0x58	; 88
     8a2:	af 2e       	mov	r10, r31
     8a4:	f0 2d       	mov	r31, r0
     8a6:	68 94       	set
     8a8:	bb 24       	eor	r11, r11
     8aa:	b1 f8       	bld	r11, 1
    debounce_keys(&ws_v.g_keys, &ws_v.g_keys_t, row_k);
    debounce_keys(&ws_v.g_switches, &ws_v.g_switches_t, row_s);
}

static inline uint16_t ws_get_eeprom_word(uint16_t* p, uint16_t dflt) {
    uint16_t v = e2prom_get_word(p);
     8ac:	98 81       	ld	r25, Y
     8ae:	99 23       	and	r25, r25
     8b0:	ec f3       	brlt	.-6      	; 0x8ac <__EEPROM_REGION_LENGTH__+0xac>
     8b2:	f7 01       	movw	r30, r14
     8b4:	90 81       	ld	r25, Z
     8b6:	98 60       	ori	r25, 0x08	; 8
     8b8:	90 83       	st	Z, r25
     8ba:	f6 01       	movw	r30, r12
     8bc:	84 81       	ldd	r24, Z+4	; 0x04
     8be:	95 81       	ldd	r25, Z+5	; 0x05
    if (v == 0xffff) // not programmed
     8c0:	8f 3f       	cpi	r24, 0xFF	; 255
     8c2:	ff ef       	ldi	r31, 0xFF	; 255
     8c4:	9f 07       	cpc	r25, r31
     8c6:	51 f0       	breq	.+20     	; 0x8dc <__EEPROM_REGION_LENGTH__+0xdc>
#define ws_KEY_ACTION	0x02
#define ws_KEY_UP		0x04
#define ws_KEY_DOWN	0x08

static inline uint16_t ws_check_servo_minmax(uint16_t v, uint16_t vmin, uint16_t vmax) {
    if (v > vmax)
     8c8:	89 3e       	cpi	r24, 0xE9	; 233
     8ca:	43 e0       	ldi	r20, 0x03	; 3
     8cc:	94 07       	cpc	r25, r20
     8ce:	60 f4       	brcc	.+24     	; 0x8e8 <__EEPROM_REGION_LENGTH__+0xe8>
        return vmax;
    if (v < vmin)
     8d0:	84 31       	cpi	r24, 0x14	; 20
     8d2:	91 05       	cpc	r25, r1
     8d4:	78 f0       	brcs	.+30     	; 0x8f4 <__EEPROM_REGION_LENGTH__+0xf4>
    debounce_keys(&ws_v.g_keys, &ws_v.g_keys_t, row_k);
    debounce_keys(&ws_v.g_switches, &ws_v.g_switches_t, row_s);
}

static inline uint16_t ws_get_eeprom_word(uint16_t* p, uint16_t dflt) {
    uint16_t v = e2prom_get_word(p);
     8d6:	68 2e       	mov	r6, r24
     8d8:	39 2e       	mov	r3, r25
     8da:	11 c0       	rjmp	.+34     	; 0x8fe <__EEPROM_REGION_LENGTH__+0xfe>
    if (v == 0xffff) // not programmed
        v = dflt;
     8dc:	0f 2e       	mov	r0, r31
     8de:	f4 e6       	ldi	r31, 0x64	; 100
     8e0:	6f 2e       	mov	r6, r31
     8e2:	f0 2d       	mov	r31, r0
     8e4:	31 2c       	mov	r3, r1
     8e6:	0b c0       	rjmp	.+22     	; 0x8fe <__EEPROM_REGION_LENGTH__+0xfe>
#define ws_KEY_UP		0x04
#define ws_KEY_DOWN	0x08

static inline uint16_t ws_check_servo_minmax(uint16_t v, uint16_t vmin, uint16_t vmax) {
    if (v > vmax)
        return vmax;
     8e8:	62 2c       	mov	r6, r2
     8ea:	0f 2e       	mov	r0, r31
     8ec:	f3 e0       	ldi	r31, 0x03	; 3
     8ee:	3f 2e       	mov	r3, r31
     8f0:	f0 2d       	mov	r31, r0
     8f2:	05 c0       	rjmp	.+10     	; 0x8fe <__EEPROM_REGION_LENGTH__+0xfe>
    if (v < vmin)
        return vmin;
     8f4:	0f 2e       	mov	r0, r31
     8f6:	f4 e1       	ldi	r31, 0x14	; 20
     8f8:	6f 2e       	mov	r6, r31
     8fa:	f0 2d       	mov	r31, r0
     8fc:	31 2c       	mov	r3, r1
        vmax = ws_get_eeprom_word(&ws_eeprom.servo[i].maxv, 600);
        mtime = ws_get_eeprom_word(&ws_eeprom.servo[i].movetime, 100);
        
        mtime = ws_check_servo_minmax(mtime, 20, 1000);
        
        vmin = ws_percent_to_servo_time(vmin);
     8fe:	c9 01       	movw	r24, r18
     900:	0e 94 e8 03 	call	0x7d0	; 0x7d0 <ws_percent_to_servo_time>
     904:	8c 01       	movw	r16, r24
        vmax = ws_percent_to_servo_time(vmax);
     906:	c5 01       	movw	r24, r10
     908:	0e 94 e8 03 	call	0x7d0	; 0x7d0 <ws_percent_to_servo_time>
#define ws_KEY_ACTION	0x02
#define ws_KEY_UP		0x04
#define ws_KEY_DOWN	0x08

static inline uint16_t ws_check_servo_minmax(uint16_t v, uint16_t vmin, uint16_t vmax) {
    if (v > vmax)
     90c:	09 3e       	cpi	r16, 0xE9	; 233
     90e:	e3 e0       	ldi	r30, 0x03	; 3
     910:	1e 07       	cpc	r17, r30
     912:	28 f4       	brcc	.+10     	; 0x91e <__EEPROM_REGION_LENGTH__+0x11e>
        return vmax;
    if (v < vmin)
     914:	04 3f       	cpi	r16, 0xF4	; 244
     916:	f1 e0       	ldi	r31, 0x01	; 1
     918:	1f 07       	cpc	r17, r31
     91a:	20 f0       	brcs	.+8      	; 0x924 <__EEPROM_REGION_LENGTH__+0x124>
     91c:	05 c0       	rjmp	.+10     	; 0x928 <__EEPROM_REGION_LENGTH__+0x128>
#define ws_KEY_UP		0x04
#define ws_KEY_DOWN	0x08

static inline uint16_t ws_check_servo_minmax(uint16_t v, uint16_t vmin, uint16_t vmax) {
    if (v > vmax)
        return vmax;
     91e:	02 2d       	mov	r16, r2
     920:	13 e0       	ldi	r17, 0x03	; 3
     922:	02 c0       	rjmp	.+4      	; 0x928 <__EEPROM_REGION_LENGTH__+0x128>
    if (v < vmin)
        return vmin;
     924:	04 ef       	ldi	r16, 0xF4	; 244
     926:	11 e0       	ldi	r17, 0x01	; 1
#define ws_KEY_ACTION	0x02
#define ws_KEY_UP		0x04
#define ws_KEY_DOWN	0x08

static inline uint16_t ws_check_servo_minmax(uint16_t v, uint16_t vmin, uint16_t vmax) {
    if (v > vmax)
     928:	89 3e       	cpi	r24, 0xE9	; 233
     92a:	23 e0       	ldi	r18, 0x03	; 3
     92c:	92 07       	cpc	r25, r18
     92e:	30 f4       	brcc	.+12     	; 0x93c <__EEPROM_REGION_LENGTH__+0x13c>
     930:	5c 01       	movw	r10, r24
     932:	80 17       	cp	r24, r16
     934:	91 07       	cpc	r25, r17
     936:	38 f4       	brcc	.+14     	; 0x946 <__EEPROM_REGION_LENGTH__+0x146>
     938:	58 01       	movw	r10, r16
     93a:	05 c0       	rjmp	.+10     	; 0x946 <__EEPROM_REGION_LENGTH__+0x146>
        return vmax;
     93c:	a2 2c       	mov	r10, r2
     93e:	0f 2e       	mov	r0, r31
     940:	f3 e0       	ldi	r31, 0x03	; 3
     942:	bf 2e       	mov	r11, r31
     944:	f0 2d       	mov	r31, r0
        vmin = ws_percent_to_servo_time(vmin);
        vmax = ws_percent_to_servo_time(vmax);
        
        vmin = ws_check_servo_minmax(vmin, ws_SERVO_TIMER_PULS_MIN, ws_SERVO_TIMER_PULS_MAX);
        vmax = ws_check_servo_minmax(vmax, vmin, ws_SERVO_TIMER_PULS_MAX);
        s->mintime = vmin;
     946:	f4 01       	movw	r30, r8
     948:	01 83       	std	Z+1, r16	; 0x01
     94a:	12 83       	std	Z+2, r17	; 0x02
        s->maxtime = vmax;
     94c:	a3 82       	std	Z+3, r10	; 0x03
     94e:	b4 82       	std	Z+4, r11	; 0x04
        s->movetime = mtime;
     950:	65 86       	std	Z+13, r6	; 0x0d
     952:	36 86       	std	Z+14, r3	; 0x0e
        s->perc_minv = ws_servo_time_to_percent(vmin);
     954:	c8 01       	movw	r24, r16
     956:	0e 94 47 03 	call	0x68e	; 0x68e <ws_servo_time_to_percent>
     95a:	f4 01       	movw	r30, r8
     95c:	81 87       	std	Z+9, r24	; 0x09
     95e:	92 87       	std	Z+10, r25	; 0x0a
        s->perc_maxv = ws_servo_time_to_percent(vmax);
     960:	c5 01       	movw	r24, r10
     962:	0e 94 47 03 	call	0x68e	; 0x68e <ws_servo_time_to_percent>
     966:	f4 01       	movw	r30, r8
     968:	83 87       	std	Z+11, r24	; 0x0b
     96a:	94 87       	std	Z+12, r25	; 0x0c
        
        s->state.curpos = 0;
     96c:	80 81       	ld	r24, Z
        s->moving = 0;
     96e:	17 86       	std	Z+15, r1	; 0x0f
        s->state.minchanged = 0;
        s->state.maxchanged = 0;
        s->state.movtchanged = 0;
        // abhaengig von Servoposition-Rueckmeldung Startposition setzen und anfahren
        s->state.dstpos = 0;
        s->state.domove = 1;
     970:	81 7c       	andi	r24, 0xC1	; 193
     972:	81 60       	ori	r24, 0x01	; 1
     974:	80 83       	st	Z, r24
        if (ws_v.g_switches & switchmask) {
     976:	f2 01       	movw	r30, r4
     978:	80 81       	ld	r24, Z
     97a:	87 21       	and	r24, r7
     97c:	39 f0       	breq	.+14     	; 0x98c <__EEPROM_REGION_LENGTH__+0x18c>
            s->state.dstpos = 1;
     97e:	f4 01       	movw	r30, r8
     980:	80 81       	ld	r24, Z
     982:	82 60       	ori	r24, 0x02	; 2
     984:	80 83       	st	Z, r24
            s->curtime = s->maxtime;
     986:	a5 82       	std	Z+5, r10	; 0x05
     988:	b6 82       	std	Z+6, r11	; 0x06
     98a:	03 c0       	rjmp	.+6      	; 0x992 <__EEPROM_REGION_LENGTH__+0x192>
        } else {
            s->curtime = s->mintime;
     98c:	f4 01       	movw	r30, r8
     98e:	05 83       	std	Z+5, r16	; 0x05
     990:	16 83       	std	Z+6, r17	; 0x06
        }
        
        s->notack = 0;
     992:	f4 01       	movw	r30, r8
     994:	11 8a       	std	Z+17, r1	; 0x11
        s->retry_timer = 0;
     996:	10 8a       	std	Z+16, r1	; 0x10
        s->last_seq = 0;
     998:	12 8a       	std	Z+18, r1	; 0x12
        
        ws_set_servo_deltatime(s);
     99a:	c4 01       	movw	r24, r8
     99c:	0e 94 7a 01 	call	0x2f4	; 0x2f4 <ws_set_servo_deltatime>
    
    ws_v.g_servo_curpos = 0;
    ws_v.g_servo_set = ws_v.g_switches;
    ws_v.g_switches_old = ws_v.g_switches;
	
    for (i = 0, switchmask = 0x01, s = ws_v.g_servos; s != (ws_v.g_servos+ws_CHANNEL_COUNT); i++, switchmask <<= 1, s++) {
     9a0:	77 0c       	add	r7, r7
     9a2:	f3 e1       	ldi	r31, 0x13	; 19
     9a4:	8f 0e       	add	r8, r31
     9a6:	91 1c       	adc	r9, r1
     9a8:	20 e1       	ldi	r18, 0x10	; 16
     9aa:	c2 0e       	add	r12, r18
     9ac:	d1 1c       	adc	r13, r1
     9ae:	4c e9       	ldi	r20, 0x9C	; 156
     9b0:	84 16       	cp	r8, r20
     9b2:	40 e2       	ldi	r20, 0x20	; 32
     9b4:	94 06       	cpc	r9, r20
     9b6:	09 f0       	breq	.+2      	; 0x9ba <__EEPROM_REGION_LENGTH__+0x1ba>
     9b8:	54 cf       	rjmp	.-344    	; 0x862 <__EEPROM_REGION_LENGTH__+0x62>
        s->retry_timer = 0;
        s->last_seq = 0;
        
        ws_set_servo_deltatime(s);
    }
}
     9ba:	df 91       	pop	r29
     9bc:	cf 91       	pop	r28
     9be:	1f 91       	pop	r17
     9c0:	0f 91       	pop	r16
     9c2:	ff 90       	pop	r15
     9c4:	ef 90       	pop	r14
     9c6:	df 90       	pop	r13
     9c8:	cf 90       	pop	r12
     9ca:	bf 90       	pop	r11
     9cc:	af 90       	pop	r10
     9ce:	9f 90       	pop	r9
     9d0:	8f 90       	pop	r8
     9d2:	7f 90       	pop	r7
     9d4:	6f 90       	pop	r6
     9d6:	5f 90       	pop	r5
     9d8:	4f 90       	pop	r4
     9da:	3f 90       	pop	r3
     9dc:	2f 90       	pop	r2
     9de:	08 95       	ret

000009e0 <ws_do_init_system>:

void ws_do_init_system(void) {
     9e0:	cf 93       	push	r28
     9e2:	df 93       	push	r29
    // PD als LED Anzeige
    port_out(PORTD) = 0;				// erstmal aus
     9e4:	e0 e6       	ldi	r30, 0x60	; 96
     9e6:	f6 e0       	ldi	r31, 0x06	; 6
     9e8:	14 82       	std	Z+4, r1	; 0x04
    port_dirout(PORTD, 0xff);			// alles OUTPUT
     9ea:	8f ef       	ldi	r24, 0xFF	; 255
     9ec:	81 83       	std	Z+1, r24	; 0x01
    PORTCFG_MPCMASK = 0xff;				// alle PD Pins
     9ee:	a0 eb       	ldi	r26, 0xB0	; 176
     9f0:	b0 e0       	ldi	r27, 0x00	; 0
     9f2:	8c 93       	st	X, r24
    PORTD.PIN0CTRL = PORT_OPC_TOTEM_gc; // Output als Totem Pole
     9f4:	10 8a       	std	Z+16, r1	; 0x10
    
	// PC als Servo Ausgnge
    port_out(PORTC) = 0;				// erstmal aus
     9f6:	e0 e4       	ldi	r30, 0x40	; 64
     9f8:	f6 e0       	ldi	r31, 0x06	; 6
     9fa:	14 82       	std	Z+4, r1	; 0x04
    port_dirout(PORTC, 0xff);			// PC0..7 Output
     9fc:	81 83       	std	Z+1, r24	; 0x01
    PORTCFG_MPCMASK = 0xff;				// alle PC Pins
     9fe:	8c 93       	st	X, r24
    PORTC.PIN0CTRL = PORT_OPC_TOTEM_gc; // Output als Totem Pole
     a00:	10 8a       	std	Z+16, r1	; 0x10
	// PA1  ws_KEY_ACTION
	// PA2  ws_KEY_UP
	// PA3  ws_KEY_DOWN
	// PA4..PA6 Rckmeldung Multiplexer
	// PA7  ausgewhlte Rckmeldung 
    port_dirin(PORTA, 0x8f);			// PA0..PA3,PA7 Eingang
     a02:	e0 e0       	ldi	r30, 0x00	; 0
     a04:	f6 e0       	ldi	r31, 0x06	; 6
     a06:	2f e8       	ldi	r18, 0x8F	; 143
     a08:	22 83       	std	Z+2, r18	; 0x02
	port_dirout(PORTA, 0x70);			// PA4..PA6 Ausgang
     a0a:	90 e7       	ldi	r25, 0x70	; 112
     a0c:	91 83       	std	Z+1, r25	; 0x01
    PORTCFG_MPCMASK = 0x8f;				// PA0..PA3,PA7 Pull Up
     a0e:	2c 93       	st	X, r18
    PORTA.PIN0CTRL = PORT_OPC_PULLUP_gc;
     a10:	28 e1       	ldi	r18, 0x18	; 24
     a12:	20 8b       	std	Z+16, r18	; 0x10
	PORTCFG_MPCMASK = 0x70;				// PA4..PA6 Totem Pole
     a14:	9c 93       	st	X, r25
	PORTA.PIN0CTRL = PORT_OPC_TOTEM_gc;
     a16:	10 8a       	std	Z+16, r1	; 0x10
    
    // Konfigure sleep mode: idle sleep mode, sleep mode allowed
    SLEEP.CTRL = SLEEP_SMODE_IDLE_gc|Bit(SLEEP_SEN_bp);
     a18:	91 e0       	ldi	r25, 0x01	; 1
     a1a:	90 93 48 00 	sts	0x0048, r25	; 0x800048 <__TEXT_REGION_LENGTH__+0x7de048>
    // Power Reduction
    PR.PRPA = Bit(PR_DAC_bp)|Bit(PR_ADC_bp)|Bit(PR_AC_bp); // PORTA DAC, ADC,  Analog Comparator
     a1e:	e0 e7       	ldi	r30, 0x70	; 112
     a20:	f0 e0       	ldi	r31, 0x00	; 0
     a22:	27 e0       	ldi	r18, 0x07	; 7
     a24:	21 83       	std	Z+1, r18	; 0x01
    PR.PRPB = Bit(PR_DAC_bp)|Bit(PR_ADC_bp)|Bit(PR_AC_bp); // PORTB DAC, ADC,  Analog Comparator
     a26:	22 83       	std	Z+2, r18	; 0x02
    PR.PRPC = Bit(PR_TWI_bp)|Bit(PR_USART1_bp)|Bit(PR_USART0_bp)|Bit(PR_SPI_bp)|Bit(PR_HIRES_bp); // PORTC TWI, USART1, USART0, SPI, HIRES
     a28:	2c e7       	ldi	r18, 0x7C	; 124
     a2a:	23 83       	std	Z+3, r18	; 0x03
    PR.PRPD = Bit(PR_TWI_bp)|Bit(PR_USART1_bp)|Bit(PR_USART0_bp)|Bit(PR_SPI_bp)|Bit(PR_HIRES_bp); // PORTD TWI, USART1, USART0, SPI, HIRES
     a2c:	24 83       	std	Z+4, r18	; 0x04

    // TCC0 Timer fr Servos
    TCC0.CTRLB = TC_WGMODE_NORMAL_gc; // Normal Mode
     a2e:	e0 e0       	ldi	r30, 0x00	; 0
     a30:	f8 e0       	ldi	r31, 0x08	; 8
     a32:	11 82       	std	Z+1, r1	; 0x01
    TCC0.CTRLD = 0;
     a34:	13 82       	std	Z+3, r1	; 0x03
    TCC0.CTRLE = 0;
     a36:	14 82       	std	Z+4, r1	; 0x04
    TCC0.INTCTRLA = TC_OVFINTLVL_LO_gc; // OVF Int Low Level
     a38:	96 83       	std	Z+6, r25	; 0x06
    TCC0.INTCTRLB = TC_CCAINTLVL_LO_gc; // CCA Int Low Level
     a3a:	97 83       	std	Z+7, r25	; 0x07
    TCC0.INTFLAGS = 0xff;               // Interrupt Flags lschen
     a3c:	84 87       	std	Z+12, r24	; 0x0c
    TCC0.PER = ws_SERVO_TIMER_TOP;		// Periode fr 8 Servos, pro Kanal 50 Hz == 1250
     a3e:	82 ee       	ldi	r24, 0xE2	; 226
     a40:	94 e0       	ldi	r25, 0x04	; 4
     a42:	86 a3       	std	Z+38, r24	; 0x26
     a44:	97 a3       	std	Z+39, r25	; 0x27
    TCC0.CCA = ws_SERVO_TIMER_PULS_MIN; // Pulsweite fr minimal Puls
     a46:	84 ef       	ldi	r24, 0xF4	; 244
     a48:	91 e0       	ldi	r25, 0x01	; 1
     a4a:	80 a7       	std	Z+40, r24	; 0x28
     a4c:	91 a7       	std	Z+41, r25	; 0x29
    TCC0.CTRLA = TC_CLKSEL_DIV64_gc;	// Timer aktivieren
     a4e:	85 e0       	ldi	r24, 0x05	; 5
     a50:	80 83       	st	Z, r24
#define TIMER_RESOLUTION_1MS  0
#define TIMER_RESOLUTION_16MS 1

static INLINE void timer_register(struct timer* t, uint8_t resolution) {
    if (resolution == TIMER_RESOLUTION_16MS) {
        t->next = g_com.timer_16ms;
     a52:	e7 ea       	ldi	r30, 0xA7	; 167
     a54:	f0 e2       	ldi	r31, 0x20	; 32
     a56:	c6 eb       	ldi	r28, 0xB6	; 182
     a58:	d0 e2       	ldi	r29, 0x20	; 32
     a5a:	8f 85       	ldd	r24, Y+15	; 0x0f
     a5c:	98 89       	ldd	r25, Y+16	; 0x10
     a5e:	80 83       	st	Z, r24
     a60:	91 83       	std	Z+1, r25	; 0x01
        g_com.timer_16ms = t;
    } else {
        t->next = g_com.timer_1ms;
        g_com.timer_1ms = t;
    }
    t->value = 0;
     a62:	10 92 a9 20 	sts	0x20A9, r1	; 0x8020a9 <ws_v+0xa5>
#define TIMER_RESOLUTION_1MS  0
#define TIMER_RESOLUTION_16MS 1

static INLINE void timer_register(struct timer* t, uint8_t resolution) {
    if (resolution == TIMER_RESOLUTION_16MS) {
        t->next = g_com.timer_16ms;
     a66:	ae ea       	ldi	r26, 0xAE	; 174
     a68:	b0 e2       	ldi	r27, 0x20	; 32
     a6a:	ed 93       	st	X+, r30
     a6c:	fc 93       	st	X, r31
     a6e:	11 97       	sbiw	r26, 0x01	; 1
        g_com.timer_16ms = t;
    } else {
        t->next = g_com.timer_1ms;
        g_com.timer_1ms = t;
    }
    t->value = 0;
     a70:	10 92 b0 20 	sts	0x20B0, r1	; 0x8020b0 <ws_v+0xac>
#define TIMER_RESOLUTION_1MS  0
#define TIMER_RESOLUTION_16MS 1

static INLINE void timer_register(struct timer* t, uint8_t resolution) {
    if (resolution == TIMER_RESOLUTION_16MS) {
        t->next = g_com.timer_16ms;
     a74:	ea ea       	ldi	r30, 0xAA	; 170
     a76:	f0 e2       	ldi	r31, 0x20	; 32
     a78:	a0 83       	st	Z, r26
     a7a:	b1 83       	std	Z+1, r27	; 0x01
        g_com.timer_16ms = t;
     a7c:	ef 87       	std	Y+15, r30	; 0x0f
     a7e:	f8 8b       	std	Y+16, r31	; 0x10
    } else {
        t->next = g_com.timer_1ms;
        g_com.timer_1ms = t;
    }
    t->value = 0;
     a80:	10 92 ac 20 	sts	0x20AC, r1	; 0x8020ac <ws_v+0xa8>
	// LED Timer 16 ms Auflsung: Blinkrate fr die Anzeige ws_LED_TIMER == ~500 ms
    timer_register(&ws_v.g_led_timer,  TIMER_RESOLUTION_16MS);
	// Schalter Abfragetimer 16 ms Auflsung: In welchem Interval werden die Rckmelder und Taster abgefragt, ~80ms
    timer_register(&ws_v.g_switch_timer, TIMER_RESOLUTION_16MS);
    
    ws_v.pselservo = &ws_v.g_servos[ws_v.g_selservoid];
     a84:	80 91 9d 20 	lds	r24, 0x209D	; 0x80209d <ws_v+0x99>
     a88:	23 e1       	ldi	r18, 0x13	; 19
     a8a:	82 9f       	mul	r24, r18
     a8c:	c0 01       	movw	r24, r0
     a8e:	11 24       	eor	r1, r1
     a90:	8c 5f       	subi	r24, 0xFC	; 252
     a92:	9f 4d       	sbci	r25, 0xDF	; 223
     a94:	80 93 9e 20 	sts	0x209E, r24	; 0x80209e <ws_v+0x9a>
     a98:	90 93 9f 20 	sts	0x209F, r25	; 0x80209f <ws_v+0x9b>

    ws_init_servos();
     a9c:	0e 94 f3 03 	call	0x7e6	; 0x7e6 <ws_init_servos>

	g_com.productid = ws_PRODUCT_ID;
     aa0:	81 e0       	ldi	r24, 0x01	; 1
     aa2:	90 e0       	ldi	r25, 0x00	; 0
     aa4:	88 83       	st	Y, r24
     aa6:	99 83       	std	Y+1, r25	; 0x01
    g_com.vendorid = ws_VENDOR_ID;
     aa8:	8a 83       	std	Y+2, r24	; 0x02
     aaa:	9b 83       	std	Y+3, r25	; 0x03
    g_com.firmware_version = ws_FIRMWARE_VERSION;
     aac:	82 e0       	ldi	r24, 0x02	; 2
     aae:	91 e0       	ldi	r25, 0x01	; 1
     ab0:	8c 83       	std	Y+4, r24	; 0x04
     ab2:	9d 83       	std	Y+5, r25	; 0x05
    g_com.capabilities = CAP_CNTRL_TURNOUT;
     ab4:	80 e2       	ldi	r24, 0x20	; 32
     ab6:	90 e0       	ldi	r25, 0x00	; 0
     ab8:	8e 83       	std	Y+6, r24	; 0x06
     aba:	9f 83       	std	Y+7, r25	; 0x07
    g_com.cap_class = 0;
     abc:	18 86       	std	Y+8, r1	; 0x08
     abe:	19 86       	std	Y+9, r1	; 0x09
    g_com.dev_desc_P = PSTR(ws_DEVICE_DESC);
     ac0:	8c ef       	ldi	r24, 0xFC	; 252
     ac2:	91 e0       	ldi	r25, 0x01	; 1
     ac4:	8a 87       	std	Y+10, r24	; 0x0a
     ac6:	9b 87       	std	Y+11, r25	; 0x0b
}
     ac8:	df 91       	pop	r29
     aca:	cf 91       	pop	r28
     acc:	08 95       	ret

00000ace <com_sched_init_system>:
        setbit(g_dev_errflags, DEV_ERR_FLG_SBOXNETCRC_b); // crc error
    }
}


void com_sched_init_system(void) {
     ace:	cf 93       	push	r28
     ad0:	df 93       	push	r29
     ad2:	1f 92       	push	r1
     ad4:	1f 92       	push	r1
     ad6:	cd b7       	in	r28, 0x3d	; 61
     ad8:	de b7       	in	r29, 0x3e	; 62
	volatile uint16_t t = g_v.module;
     ada:	80 91 e3 20 	lds	r24, 0x20E3	; 0x8020e3 <g_v+0x1c>
     ade:	90 91 e4 20 	lds	r25, 0x20E4	; 0x8020e4 <g_v+0x1d>
     ae2:	89 83       	std	Y+1, r24	; 0x01
     ae4:	9a 83       	std	Y+2, r25	; 0x02
	switch(t) {
     ae6:	89 81       	ldd	r24, Y+1	; 0x01
     ae8:	9a 81       	ldd	r25, Y+2	; 0x02
     aea:	83 30       	cpi	r24, 0x03	; 3
     aec:	91 05       	cpc	r25, r1
     aee:	99 f0       	breq	.+38     	; 0xb16 <com_sched_init_system+0x48>
     af0:	30 f4       	brcc	.+12     	; 0xafe <com_sched_init_system+0x30>
     af2:	81 30       	cpi	r24, 0x01	; 1
     af4:	91 05       	cpc	r25, r1
     af6:	49 f0       	breq	.+18     	; 0xb0a <com_sched_init_system+0x3c>
     af8:	02 97       	sbiw	r24, 0x02	; 2
     afa:	51 f0       	breq	.+20     	; 0xb10 <com_sched_init_system+0x42>
     afc:	14 c0       	rjmp	.+40     	; 0xb26 <com_sched_init_system+0x58>
     afe:	84 30       	cpi	r24, 0x04	; 4
     b00:	91 05       	cpc	r25, r1
     b02:	61 f0       	breq	.+24     	; 0xb1c <com_sched_init_system+0x4e>
     b04:	05 97       	sbiw	r24, 0x05	; 5
     b06:	69 f0       	breq	.+26     	; 0xb22 <com_sched_init_system+0x54>
     b08:	0e c0       	rjmp	.+28     	; 0xb26 <com_sched_init_system+0x58>
		case MODULE_TESTER:
		{
			mtester_do_init_system();
     b0a:	0e 94 a5 02 	call	0x54a	; 0x54a <mtester_do_init_system>
			return;
     b0e:	0b c0       	rjmp	.+22     	; 0xb26 <com_sched_init_system+0x58>
		}
		case MODULE_GBM:
		{
			gbm_do_init_system();
     b10:	0e 94 1d 02 	call	0x43a	; 0x43a <gbm_do_init_system>
			return;
     b14:	08 c0       	rjmp	.+16     	; 0xb26 <com_sched_init_system+0x58>
		}
		case MODULE_WS:
		{
			ws_do_init_system();
     b16:	0e 94 f0 04 	call	0x9e0	; 0x9e0 <ws_do_init_system>
			return;
     b1a:	05 c0       	rjmp	.+10     	; 0xb26 <com_sched_init_system+0x58>
		}
		case MODULE_DCC:
		{
			dcc_do_init_system();
     b1c:	0e 94 26 02 	call	0x44c	; 0x44c <dcc_do_init_system>
			return;
     b20:	02 c0       	rjmp	.+4      	; 0xb26 <com_sched_init_system+0x58>
		}
		case MODULE_BOOSTER:
		{
			booster_do_init_system();
     b22:	0e 94 2f 02 	call	0x45e	; 0x45e <booster_do_init_system>
			return;
		}
		default:
			return;
	}
}
     b26:	0f 90       	pop	r0
     b28:	0f 90       	pop	r0
     b2a:	df 91       	pop	r29
     b2c:	cf 91       	pop	r28
     b2e:	08 95       	ret

00000b30 <__vector_14>:
static inline void ws_set_channels_off(void) {
    port_out(PORTC) = 0xff;
}

// every 2.5ms
ISR(TCC0_OVF_vect) {
     b30:	1f 92       	push	r1
     b32:	0f 92       	push	r0
     b34:	0f b6       	in	r0, 0x3f	; 63
     b36:	0f 92       	push	r0
     b38:	11 24       	eor	r1, r1
     b3a:	08 b6       	in	r0, 0x38	; 56
     b3c:	0f 92       	push	r0
     b3e:	18 be       	out	0x38, r1	; 56
     b40:	09 b6       	in	r0, 0x39	; 57
     b42:	0f 92       	push	r0
     b44:	19 be       	out	0x39, r1	; 57
     b46:	0a b6       	in	r0, 0x3a	; 58
     b48:	0f 92       	push	r0
     b4a:	1a be       	out	0x3a, r1	; 58
     b4c:	0b b6       	in	r0, 0x3b	; 59
     b4e:	0f 92       	push	r0
     b50:	1b be       	out	0x3b, r1	; 59
     b52:	2f 93       	push	r18
     b54:	3f 93       	push	r19
     b56:	4f 93       	push	r20
     b58:	5f 93       	push	r21
     b5a:	6f 93       	push	r22
     b5c:	7f 93       	push	r23
     b5e:	8f 93       	push	r24
     b60:	9f 93       	push	r25
     b62:	af 93       	push	r26
     b64:	bf 93       	push	r27
     b66:	cf 93       	push	r28
     b68:	df 93       	push	r29
     b6a:	ef 93       	push	r30
     b6c:	ff 93       	push	r31
	if (!ws_v.g_servos_enabled) {
     b6e:	80 91 ad 20 	lds	r24, 0x20AD	; 0x8020ad <ws_v+0xa9>
     b72:	88 23       	and	r24, r24
     b74:	09 f4       	brne	.+2      	; 0xb78 <__vector_14+0x48>
     b76:	87 c0       	rjmp	.+270    	; 0xc86 <__vector_14+0x156>
        return;
    }
    
    register struct ws_Servo* s = ws_get_channel(ws_v.g_curchannel);
     b78:	80 91 9c 20 	lds	r24, 0x209C	; 0x80209c <ws_v+0x98>
     b7c:	0e 94 92 01 	call	0x324	; 0x324 <ws_get_channel>
     b80:	dc 01       	movw	r26, r24
    
    if (s->moving == 0 && s->state.domove && ws_v.g_move_sema < 2) {
     b82:	1f 96       	adiw	r26, 0x0f	; 15
     b84:	8c 91       	ld	r24, X
     b86:	1f 97       	sbiw	r26, 0x0f	; 15
     b88:	81 11       	cpse	r24, r1
     b8a:	16 c0       	rjmp	.+44     	; 0xbb8 <__vector_14+0x88>
     b8c:	8c 91       	ld	r24, X
     b8e:	80 ff       	sbrs	r24, 0
     b90:	13 c0       	rjmp	.+38     	; 0xbb8 <__vector_14+0x88>
     b92:	80 91 b4 20 	lds	r24, 0x20B4	; 0x8020b4 <ws_v+0xb0>
     b96:	82 30       	cpi	r24, 0x02	; 2
     b98:	78 f4       	brcc	.+30     	; 0xbb8 <__vector_14+0x88>
        ws_v.g_move_sema++;
     b9a:	8f 5f       	subi	r24, 0xFF	; 255
     b9c:	80 93 b4 20 	sts	0x20B4, r24	; 0x8020b4 <ws_v+0xb0>
        s->moving = 15;
     ba0:	8f e0       	ldi	r24, 0x0F	; 15
     ba2:	1f 96       	adiw	r26, 0x0f	; 15
     ba4:	8c 93       	st	X, r24
     ba6:	1f 97       	sbiw	r26, 0x0f	; 15
        s->state.curpos = s->state.dstpos;
     ba8:	8c 91       	ld	r24, X
     baa:	81 fb       	bst	r24, 1
     bac:	99 27       	eor	r25, r25
     bae:	90 f9       	bld	r25, 0
     bb0:	90 fb       	bst	r25, 0
     bb2:	82 f9       	bld	r24, 2
        s->state.domove = 0;
     bb4:	8e 7f       	andi	r24, 0xFE	; 254
     bb6:	8c 93       	st	X, r24

struct com_ram g_com = { 0, };

uint8_t bitmask(uint8_t bit) {
	static const uint8_t offsmap[8] PROGMEM = { 0x01, 0x02, 0x04, 0x08, 0x10, 0x20, 0x40, 0x80 };
	return pgm_read_byte(offsmap + bit);
     bb8:	e0 91 9c 20 	lds	r30, 0x209C	; 0x80209c <ws_v+0x98>
     bbc:	f0 e0       	ldi	r31, 0x00	; 0
     bbe:	e9 5e       	subi	r30, 0xE9	; 233
     bc0:	fd 4f       	sbci	r31, 0xFD	; 253
     bc2:	e4 91       	lpm	r30, Z
static NOINLINE struct ws_Servo* ws_get_channel(uint8_t ch) {
	return &ws_v.g_servos[ch];
}

static inline void ws_set_channels_off(void) {
    port_out(PORTC) = 0xff;
     bc4:	8f ef       	ldi	r24, 0xFF	; 255
     bc6:	80 93 44 06 	sts	0x0644, r24	; 0x800644 <__TEXT_REGION_LENGTH__+0x7de644>

    uint8_t mask = bitmask(ws_v.g_curchannel);
    
    ws_set_channels_off();
    
    if (s->moving) {
     bca:	1f 96       	adiw	r26, 0x0f	; 15
     bcc:	8c 91       	ld	r24, X
     bce:	1f 97       	sbiw	r26, 0x0f	; 15
     bd0:	88 23       	and	r24, r24
     bd2:	09 f4       	brne	.+2      	; 0xbd6 <__vector_14+0xa6>
     bd4:	52 c0       	rjmp	.+164    	; 0xc7a <__vector_14+0x14a>
        port_clr(PORTC, mask);
     bd6:	e0 93 46 06 	sts	0x0646, r30	; 0x800646 <__TEXT_REGION_LENGTH__+0x7de646>

        uint16_t a,b;
        b = s->state.curpos ? s->maxtime : s->mintime;
     bda:	8c 91       	ld	r24, X
     bdc:	82 ff       	sbrs	r24, 2
     bde:	12 c0       	rjmp	.+36     	; 0xc04 <__vector_14+0xd4>
     be0:	13 96       	adiw	r26, 0x03	; 3
     be2:	4d 91       	ld	r20, X+
     be4:	5c 91       	ld	r21, X
     be6:	14 97       	sbiw	r26, 0x04	; 4
        if (s->state.curpos) {
            a = s->curtime + s->deltatime;
     be8:	15 96       	adiw	r26, 0x05	; 5
     bea:	2d 91       	ld	r18, X+
     bec:	3c 91       	ld	r19, X
     bee:	16 97       	sbiw	r26, 0x06	; 6
     bf0:	17 96       	adiw	r26, 0x07	; 7
     bf2:	8d 91       	ld	r24, X+
     bf4:	9c 91       	ld	r25, X
     bf6:	18 97       	sbiw	r26, 0x08	; 8
     bf8:	28 0f       	add	r18, r24
     bfa:	39 1f       	adc	r19, r25
            if (a >= b) {
     bfc:	24 17       	cp	r18, r20
     bfe:	35 07       	cpc	r19, r21
     c00:	98 f4       	brcc	.+38     	; 0xc28 <__vector_14+0xf8>
     c02:	27 c0       	rjmp	.+78     	; 0xc52 <__vector_14+0x122>
    
    if (s->moving) {
        port_clr(PORTC, mask);

        uint16_t a,b;
        b = s->state.curpos ? s->maxtime : s->mintime;
     c04:	11 96       	adiw	r26, 0x01	; 1
     c06:	8d 91       	ld	r24, X+
     c08:	9c 91       	ld	r25, X
     c0a:	12 97       	sbiw	r26, 0x02	; 2
            if (a >= b) {
                ws_v.g_servo_curpos |= mask;
                goto pos_reached;
            }
        } else {
            a = s->curtime - s->deltatime;
     c0c:	15 96       	adiw	r26, 0x05	; 5
     c0e:	2d 91       	ld	r18, X+
     c10:	3c 91       	ld	r19, X
     c12:	16 97       	sbiw	r26, 0x06	; 6
     c14:	17 96       	adiw	r26, 0x07	; 7
     c16:	4d 91       	ld	r20, X+
     c18:	5c 91       	ld	r21, X
     c1a:	18 97       	sbiw	r26, 0x08	; 8
     c1c:	24 1b       	sub	r18, r20
     c1e:	35 0b       	sbc	r19, r21
            if ((int16_t)a <= (int16_t)b) {
     c20:	82 17       	cp	r24, r18
     c22:	93 07       	cpc	r25, r19
     c24:	44 f4       	brge	.+16     	; 0xc36 <__vector_14+0x106>
     c26:	15 c0       	rjmp	.+42     	; 0xc52 <__vector_14+0x122>
        uint16_t a,b;
        b = s->state.curpos ? s->maxtime : s->mintime;
        if (s->state.curpos) {
            a = s->curtime + s->deltatime;
            if (a >= b) {
                ws_v.g_servo_curpos |= mask;
     c28:	c0 ea       	ldi	r28, 0xA0	; 160
     c2a:	d0 e2       	ldi	r29, 0x20	; 32
     c2c:	88 81       	ld	r24, Y
     c2e:	e8 2b       	or	r30, r24
     c30:	e8 83       	st	Y, r30
    
    if (s->moving) {
        port_clr(PORTC, mask);

        uint16_t a,b;
        b = s->state.curpos ? s->maxtime : s->mintime;
     c32:	9a 01       	movw	r18, r20
        if (s->state.curpos) {
            a = s->curtime + s->deltatime;
            if (a >= b) {
                ws_v.g_servo_curpos |= mask;
                goto pos_reached;
     c34:	07 c0       	rjmp	.+14     	; 0xc44 <__vector_14+0x114>
            }
        } else {
            a = s->curtime - s->deltatime;
            if ((int16_t)a <= (int16_t)b) {
                ws_v.g_servo_curpos &= ~mask;
     c36:	c0 ea       	ldi	r28, 0xA0	; 160
     c38:	d0 e2       	ldi	r29, 0x20	; 32
     c3a:	e0 95       	com	r30
     c3c:	28 81       	ld	r18, Y
     c3e:	e2 23       	and	r30, r18
     c40:	e8 83       	st	Y, r30
    
    if (s->moving) {
        port_clr(PORTC, mask);

        uint16_t a,b;
        b = s->state.curpos ? s->maxtime : s->mintime;
     c42:	9c 01       	movw	r18, r24
            a = s->curtime - s->deltatime;
            if ((int16_t)a <= (int16_t)b) {
                ws_v.g_servo_curpos &= ~mask;
pos_reached:
                a = b;
                s->moving--;
     c44:	1f 96       	adiw	r26, 0x0f	; 15
     c46:	8c 91       	ld	r24, X
     c48:	1f 97       	sbiw	r26, 0x0f	; 15
     c4a:	81 50       	subi	r24, 0x01	; 1
     c4c:	1f 96       	adiw	r26, 0x0f	; 15
     c4e:	8c 93       	st	X, r24
     c50:	1f 97       	sbiw	r26, 0x0f	; 15
            }
        }
        s->curtime = a;
     c52:	15 96       	adiw	r26, 0x05	; 5
     c54:	2d 93       	st	X+, r18
     c56:	3c 93       	st	X, r19
     c58:	16 97       	sbiw	r26, 0x06	; 6
        if (s->moving == 0) {
     c5a:	1f 96       	adiw	r26, 0x0f	; 15
     c5c:	8c 91       	ld	r24, X
     c5e:	81 11       	cpse	r24, r1
     c60:	05 c0       	rjmp	.+10     	; 0xc6c <__vector_14+0x13c>
            ws_v.g_move_sema--;
     c62:	e4 eb       	ldi	r30, 0xB4	; 180
     c64:	f0 e2       	ldi	r31, 0x20	; 32
     c66:	80 81       	ld	r24, Z
     c68:	81 50       	subi	r24, 0x01	; 1
     c6a:	80 83       	st	Z, r24
        }
        ATOMIC_BLOCK(ATOMIC_RESTORESTATE) {
     c6c:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     c6e:	f8 94       	cli
            TCC0.CCA = a;
     c70:	20 93 28 08 	sts	0x0828, r18	; 0x800828 <__TEXT_REGION_LENGTH__+0x7de828>
     c74:	30 93 29 08 	sts	0x0829, r19	; 0x800829 <__TEXT_REGION_LENGTH__+0x7de829>
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     c78:	8f bf       	out	0x3f, r24	; 63
        }
    }
    ws_v.g_curchannel = (ws_v.g_curchannel + 1) & ws_CHANNEL_MASK;
     c7a:	ec e9       	ldi	r30, 0x9C	; 156
     c7c:	f0 e2       	ldi	r31, 0x20	; 32
     c7e:	80 81       	ld	r24, Z
     c80:	8f 5f       	subi	r24, 0xFF	; 255
     c82:	87 70       	andi	r24, 0x07	; 7
     c84:	80 83       	st	Z, r24
}
     c86:	ff 91       	pop	r31
     c88:	ef 91       	pop	r30
     c8a:	df 91       	pop	r29
     c8c:	cf 91       	pop	r28
     c8e:	bf 91       	pop	r27
     c90:	af 91       	pop	r26
     c92:	9f 91       	pop	r25
     c94:	8f 91       	pop	r24
     c96:	7f 91       	pop	r23
     c98:	6f 91       	pop	r22
     c9a:	5f 91       	pop	r21
     c9c:	4f 91       	pop	r20
     c9e:	3f 91       	pop	r19
     ca0:	2f 91       	pop	r18
     ca2:	0f 90       	pop	r0
     ca4:	0b be       	out	0x3b, r0	; 59
     ca6:	0f 90       	pop	r0
     ca8:	0a be       	out	0x3a, r0	; 58
     caa:	0f 90       	pop	r0
     cac:	09 be       	out	0x39, r0	; 57
     cae:	0f 90       	pop	r0
     cb0:	08 be       	out	0x38, r0	; 56
     cb2:	0f 90       	pop	r0
     cb4:	0f be       	out	0x3f, r0	; 63
     cb6:	0f 90       	pop	r0
     cb8:	1f 90       	pop	r1
     cba:	18 95       	reti

00000cbc <__vector_16>:

ISR(TCC0_CCA_vect) {
     cbc:	1f 92       	push	r1
     cbe:	0f 92       	push	r0
     cc0:	0f b6       	in	r0, 0x3f	; 63
     cc2:	0f 92       	push	r0
     cc4:	11 24       	eor	r1, r1
     cc6:	08 b6       	in	r0, 0x38	; 56
     cc8:	0f 92       	push	r0
     cca:	18 be       	out	0x38, r1	; 56
     ccc:	8f 93       	push	r24
    if (ws_v.g_servos_enabled) {
     cce:	80 91 ad 20 	lds	r24, 0x20AD	; 0x8020ad <ws_v+0xa9>
     cd2:	88 23       	and	r24, r24
     cd4:	19 f0       	breq	.+6      	; 0xcdc <__vector_16+0x20>
static NOINLINE struct ws_Servo* ws_get_channel(uint8_t ch) {
	return &ws_v.g_servos[ch];
}

static inline void ws_set_channels_off(void) {
    port_out(PORTC) = 0xff;
     cd6:	8f ef       	ldi	r24, 0xFF	; 255
     cd8:	80 93 44 06 	sts	0x0644, r24	; 0x800644 <__TEXT_REGION_LENGTH__+0x7de644>

ISR(TCC0_CCA_vect) {
    if (ws_v.g_servos_enabled) {
        ws_set_channels_off();
    }
}
     cdc:	8f 91       	pop	r24
     cde:	0f 90       	pop	r0
     ce0:	08 be       	out	0x38, r0	; 56
     ce2:	0f 90       	pop	r0
     ce4:	0f be       	out	0x3f, r0	; 63
     ce6:	0f 90       	pop	r0
     ce8:	1f 90       	pop	r1
     cea:	18 95       	reti

00000cec <ws_do_reg_read>:
        port_out(PORTD) = d;
    }
}

uint8_t ws_do_reg_read(uint16_t reg, uint16_t* pdata) {
    switch(reg) {
     cec:	8e 31       	cpi	r24, 0x1E	; 30
     cee:	91 05       	cpc	r25, r1
     cf0:	f1 f0       	breq	.+60     	; 0xd2e <ws_do_reg_read+0x42>
     cf2:	38 f4       	brcc	.+14     	; 0xd02 <ws_do_reg_read+0x16>
     cf4:	84 31       	cpi	r24, 0x14	; 20
     cf6:	91 05       	cpc	r25, r1
     cf8:	59 f0       	breq	.+22     	; 0xd10 <ws_do_reg_read+0x24>
     cfa:	85 31       	cpi	r24, 0x15	; 21
     cfc:	91 05       	cpc	r25, r1
     cfe:	79 f0       	breq	.+30     	; 0xd1e <ws_do_reg_read+0x32>
     d00:	30 c0       	rjmp	.+96     	; 0xd62 <ws_do_reg_read+0x76>
     d02:	8f 31       	cpi	r24, 0x1F	; 31
     d04:	91 05       	cpc	r25, r1
     d06:	d1 f0       	breq	.+52     	; 0xd3c <ws_do_reg_read+0x50>
     d08:	83 32       	cpi	r24, 0x23	; 35
     d0a:	91 05       	cpc	r25, r1
     d0c:	f9 f0       	breq	.+62     	; 0xd4c <ws_do_reg_read+0x60>
     d0e:	29 c0       	rjmp	.+82     	; 0xd62 <ws_do_reg_read+0x76>
        case R_FB_NUM:      *pdata = 8; return 0;
     d10:	88 e0       	ldi	r24, 0x08	; 8
     d12:	90 e0       	ldi	r25, 0x00	; 0
     d14:	fb 01       	movw	r30, r22
     d16:	80 83       	st	Z, r24
     d18:	91 83       	std	Z+1, r25	; 0x01
     d1a:	80 e0       	ldi	r24, 0x00	; 0
     d1c:	08 95       	ret
        case R_FB_VALUE0:   *pdata = ws_v.g_switches; return 0;
     d1e:	80 91 a3 20 	lds	r24, 0x20A3	; 0x8020a3 <ws_v+0x9f>
     d22:	90 e0       	ldi	r25, 0x00	; 0
     d24:	fb 01       	movw	r30, r22
     d26:	80 83       	st	Z, r24
     d28:	91 83       	std	Z+1, r25	; 0x01
     d2a:	80 e0       	ldi	r24, 0x00	; 0
     d2c:	08 95       	ret
        
        case R_CNTRL_NUM:      *pdata = 8; return 0;
     d2e:	88 e0       	ldi	r24, 0x08	; 8
     d30:	90 e0       	ldi	r25, 0x00	; 0
     d32:	fb 01       	movw	r30, r22
     d34:	80 83       	st	Z, r24
     d36:	91 83       	std	Z+1, r25	; 0x01
     d38:	80 e0       	ldi	r24, 0x00	; 0
     d3a:	08 95       	ret
        case R_CNTRL_VALUE0:   *pdata = ws_v.g_servo_set; return 0;
     d3c:	80 91 a1 20 	lds	r24, 0x20A1	; 0x8020a1 <ws_v+0x9d>
     d40:	90 e0       	ldi	r25, 0x00	; 0
     d42:	fb 01       	movw	r30, r22
     d44:	80 83       	st	Z, r24
     d46:	91 83       	std	Z+1, r25	; 0x01
     d48:	80 e0       	ldi	r24, 0x00	; 0
     d4a:	08 95       	ret
        case R_CNTRL_PENDING0: *pdata = ws_v.g_servo_set ^ ws_v.g_servo_curpos; return 0;
     d4c:	90 91 a1 20 	lds	r25, 0x20A1	; 0x8020a1 <ws_v+0x9d>
     d50:	80 91 a0 20 	lds	r24, 0x20A0	; 0x8020a0 <ws_v+0x9c>
     d54:	89 27       	eor	r24, r25
     d56:	90 e0       	ldi	r25, 0x00	; 0
     d58:	fb 01       	movw	r30, r22
     d5a:	80 83       	st	Z, r24
     d5c:	91 83       	std	Z+1, r25	; 0x01
     d5e:	80 e0       	ldi	r24, 0x00	; 0
     d60:	08 95       	ret
    }
    
    if (reg >= R_TURNOUT_PAR_0 && reg < R_TURNOUT_PAR_8) {
     d62:	9c 01       	movw	r18, r24
     d64:	20 54       	subi	r18, 0x40	; 64
     d66:	31 09       	sbc	r19, r1
     d68:	20 34       	cpi	r18, 0x40	; 64
     d6a:	31 05       	cpc	r19, r1
     d6c:	a0 f5       	brcc	.+104    	; 0xdd6 <ws_do_reg_read+0xea>
        uint8_t roffs = reg & NUM_TURNOUT_PARS_MASK;
        uint8_t servonum = (reg-R_TURNOUT_PAR_0) / NUM_TURNOUT_PARS;
     d6e:	36 95       	lsr	r19
     d70:	27 95       	ror	r18
     d72:	36 95       	lsr	r19
     d74:	27 95       	ror	r18
     d76:	36 95       	lsr	r19
     d78:	27 95       	ror	r18
        switch (roffs) {
     d7a:	87 70       	andi	r24, 0x07	; 7
     d7c:	81 30       	cpi	r24, 0x01	; 1
     d7e:	89 f0       	breq	.+34     	; 0xda2 <ws_do_reg_read+0xb6>
     d80:	18 f0       	brcs	.+6      	; 0xd88 <ws_do_reg_read+0x9c>
     d82:	82 30       	cpi	r24, 0x02	; 2
     d84:	d9 f0       	breq	.+54     	; 0xdbc <ws_do_reg_read+0xd0>
     d86:	29 c0       	rjmp	.+82     	; 0xdda <ws_do_reg_read+0xee>
            case ROFFS_TURNOUT_PAR_MINV: {
                *pdata = ws_v.g_servos[servonum].perc_minv;
     d88:	83 e1       	ldi	r24, 0x13	; 19
     d8a:	28 9f       	mul	r18, r24
     d8c:	f0 01       	movw	r30, r0
     d8e:	11 24       	eor	r1, r1
     d90:	ec 5f       	subi	r30, 0xFC	; 252
     d92:	ff 4d       	sbci	r31, 0xDF	; 223
     d94:	81 85       	ldd	r24, Z+9	; 0x09
     d96:	92 85       	ldd	r25, Z+10	; 0x0a
     d98:	fb 01       	movw	r30, r22
     d9a:	80 83       	st	Z, r24
     d9c:	91 83       	std	Z+1, r25	; 0x01
                return 0;
     d9e:	80 e0       	ldi	r24, 0x00	; 0
     da0:	08 95       	ret
            }
            case ROFFS_TURNOUT_PAR_MAXV: {
                *pdata = ws_v.g_servos[servonum].perc_maxv;
     da2:	83 e1       	ldi	r24, 0x13	; 19
     da4:	28 9f       	mul	r18, r24
     da6:	f0 01       	movw	r30, r0
     da8:	11 24       	eor	r1, r1
     daa:	ec 5f       	subi	r30, 0xFC	; 252
     dac:	ff 4d       	sbci	r31, 0xDF	; 223
     dae:	83 85       	ldd	r24, Z+11	; 0x0b
     db0:	94 85       	ldd	r25, Z+12	; 0x0c
     db2:	fb 01       	movw	r30, r22
     db4:	80 83       	st	Z, r24
     db6:	91 83       	std	Z+1, r25	; 0x01
                return 0;
     db8:	80 e0       	ldi	r24, 0x00	; 0
     dba:	08 95       	ret
            }
            case ROFFS_TURNOUT_PAR_MOVETIME: {
                *pdata = ws_v.g_servos[servonum].movetime;
     dbc:	83 e1       	ldi	r24, 0x13	; 19
     dbe:	28 9f       	mul	r18, r24
     dc0:	f0 01       	movw	r30, r0
     dc2:	11 24       	eor	r1, r1
     dc4:	ec 5f       	subi	r30, 0xFC	; 252
     dc6:	ff 4d       	sbci	r31, 0xDF	; 223
     dc8:	85 85       	ldd	r24, Z+13	; 0x0d
     dca:	96 85       	ldd	r25, Z+14	; 0x0e
     dcc:	fb 01       	movw	r30, r22
     dce:	80 83       	st	Z, r24
     dd0:	91 83       	std	Z+1, r25	; 0x01
                return 0;
     dd2:	80 e0       	ldi	r24, 0x00	; 0
     dd4:	08 95       	ret
                break;
            }
        }
    }
    
    return SBOXNET_ACKRC_REG_INVALID;
     dd6:	84 e0       	ldi	r24, 0x04	; 4
     dd8:	08 95       	ret
     dda:	84 e0       	ldi	r24, 0x04	; 4
};
     ddc:	08 95       	ret

00000dde <com_sched_do_reg_read>:
			return;
	}
}

uint8_t com_sched_do_reg_read(uint16_t reg, uint16_t* pdata) {
	switch(g_v.module) {
     dde:	20 91 e3 20 	lds	r18, 0x20E3	; 0x8020e3 <g_v+0x1c>
     de2:	30 91 e4 20 	lds	r19, 0x20E4	; 0x8020e4 <g_v+0x1d>
     de6:	23 30       	cpi	r18, 0x03	; 3
     de8:	31 05       	cpc	r19, r1
     dea:	79 f0       	breq	.+30     	; 0xe0a <com_sched_do_reg_read+0x2c>
     dec:	20 f4       	brcc	.+8      	; 0xdf6 <com_sched_do_reg_read+0x18>
     dee:	22 30       	cpi	r18, 0x02	; 2
     df0:	31 05       	cpc	r19, r1
     df2:	41 f0       	breq	.+16     	; 0xe04 <com_sched_do_reg_read+0x26>
     df4:	13 c0       	rjmp	.+38     	; 0xe1c <com_sched_do_reg_read+0x3e>
     df6:	24 30       	cpi	r18, 0x04	; 4
     df8:	31 05       	cpc	r19, r1
     dfa:	51 f0       	breq	.+20     	; 0xe10 <com_sched_do_reg_read+0x32>
     dfc:	25 30       	cpi	r18, 0x05	; 5
     dfe:	31 05       	cpc	r19, r1
     e00:	51 f0       	breq	.+20     	; 0xe16 <com_sched_do_reg_read+0x38>
     e02:	0c c0       	rjmp	.+24     	; 0xe1c <com_sched_do_reg_read+0x3e>
		case MODULE_TESTER:
			return mtester_do_reg_read(reg, pdata);

		case MODULE_GBM:
			return gbm_do_reg_read(reg, pdata);
     e04:	0e 94 1e 02 	call	0x43c	; 0x43c <gbm_do_reg_read>
     e08:	08 95       	ret
		
		case MODULE_WS:
			return ws_do_reg_read(reg, pdata);
     e0a:	0e 94 76 06 	call	0xcec	; 0xcec <ws_do_reg_read>
     e0e:	08 95       	ret
		
		case MODULE_DCC:
			return dcc_do_reg_read(reg, pdata);
     e10:	0e 94 27 02 	call	0x44e	; 0x44e <dcc_do_reg_read>
     e14:	08 95       	ret
		
		case MODULE_BOOSTER:
		return booster_do_reg_read(reg, pdata);
     e16:	0e 94 30 02 	call	0x460	; 0x460 <booster_do_reg_read>
     e1a:	08 95       	ret

		default:
			return SBOXNET_ACKRC_REG_INVALID;
     e1c:	84 e0       	ldi	r24, 0x04	; 4
	}
}
     e1e:	08 95       	ret

00000e20 <com_reg_read>:
        setbit(g_dev_state, DEV_STATE_FLG_REQ_ADDR_b);
    }
    return SBOXNET_ACKRC_SEND_NO_ANSWER;
}

static uint8_t com_reg_read(uint16_t reg, uint16_t *pdata) {
     e20:	0f 93       	push	r16
     e22:	1f 93       	push	r17
     e24:	cf 93       	push	r28
     e26:	df 93       	push	r29
    switch (reg) {
     e28:	86 3d       	cpi	r24, 0xD6	; 214
     e2a:	27 e0       	ldi	r18, 0x07	; 7
     e2c:	92 07       	cpc	r25, r18
     e2e:	81 f0       	breq	.+32     	; 0xe50 <com_reg_read+0x30>
     e30:	87 3d       	cpi	r24, 0xD7	; 215
     e32:	a7 e0       	ldi	r26, 0x07	; 7
     e34:	9a 07       	cpc	r25, r26
     e36:	59 f5       	brne	.+86     	; 0xe8e <com_reg_read+0x6e>
extern uint8_t _end;

#define STACK_MAGIC   0
static uint16_t com_stack_free(void) {
    uint8_t* p = &_end;
    while (p < (uint8_t*)BLDR_STACK_TOP) {
     e38:	8c e3       	ldi	r24, 0x3C	; 60
     e3a:	92 e2       	ldi	r25, 0x22	; 34
     e3c:	8d 3f       	cpi	r24, 0xFD	; 253
     e3e:	9f 43       	sbci	r25, 0x3F	; 63
     e40:	d0 f4       	brcc	.+52     	; 0xe76 <com_reg_read+0x56>
        if (*p != STACK_MAGIC) {
     e42:	80 91 3c 22 	lds	r24, 0x223C	; 0x80223c <__bss_end>
     e46:	81 11       	cpse	r24, r1
     e48:	19 c0       	rjmp	.+50     	; 0xe7c <com_reg_read+0x5c>
     e4a:	8d e3       	ldi	r24, 0x3D	; 61
     e4c:	92 e2       	ldi	r25, 0x22	; 34
     e4e:	0d c0       	rjmp	.+26     	; 0xe6a <com_reg_read+0x4a>
    return SBOXNET_ACKRC_SEND_NO_ANSWER;
}

static uint8_t com_reg_read(uint16_t reg, uint16_t *pdata) {
    switch (reg) {
        case R_DEBUG_STACK_SIZE:    *pdata = com_stack_size(); return 0;
     e50:	8d ef       	ldi	r24, 0xFD	; 253
     e52:	9f e3       	ldi	r25, 0x3F	; 63
     e54:	8c 53       	subi	r24, 0x3C	; 60
     e56:	92 42       	sbci	r25, 0x22	; 34
     e58:	fb 01       	movw	r30, r22
     e5a:	80 83       	st	Z, r24
     e5c:	91 83       	std	Z+1, r25	; 0x01
     e5e:	80 e0       	ldi	r24, 0x00	; 0
     e60:	46 c0       	rjmp	.+140    	; 0xeee <com_reg_read+0xce>
     e62:	01 96       	adiw	r24, 0x01	; 1

#define STACK_MAGIC   0
static uint16_t com_stack_free(void) {
    uint8_t* p = &_end;
    while (p < (uint8_t*)BLDR_STACK_TOP) {
        if (*p != STACK_MAGIC) {
     e64:	20 81       	ld	r18, Z
     e66:	21 11       	cpse	r18, r1
     e68:	0b c0       	rjmp	.+22     	; 0xe80 <com_reg_read+0x60>
            break;
        }
        p++;
     e6a:	fc 01       	movw	r30, r24
extern uint8_t _end;

#define STACK_MAGIC   0
static uint16_t com_stack_free(void) {
    uint8_t* p = &_end;
    while (p < (uint8_t*)BLDR_STACK_TOP) {
     e6c:	8d 3f       	cpi	r24, 0xFD	; 253
     e6e:	2f e3       	ldi	r18, 0x3F	; 63
     e70:	92 07       	cpc	r25, r18
     e72:	b9 f7       	brne	.-18     	; 0xe62 <com_reg_read+0x42>
     e74:	05 c0       	rjmp	.+10     	; 0xe80 <com_reg_read+0x60>
     e76:	ec e3       	ldi	r30, 0x3C	; 60
     e78:	f2 e2       	ldi	r31, 0x22	; 34
     e7a:	02 c0       	rjmp	.+4      	; 0xe80 <com_reg_read+0x60>
        if (*p != STACK_MAGIC) {
     e7c:	ec e3       	ldi	r30, 0x3C	; 60
     e7e:	f2 e2       	ldi	r31, 0x22	; 34
}

static uint8_t com_reg_read(uint16_t reg, uint16_t *pdata) {
    switch (reg) {
        case R_DEBUG_STACK_SIZE:    *pdata = com_stack_size(); return 0;
        case R_DEBUG_STACK_FREE:    *pdata = com_stack_free(); return 0;
     e80:	ec 53       	subi	r30, 0x3C	; 60
     e82:	f2 42       	sbci	r31, 0x22	; 34
     e84:	db 01       	movw	r26, r22
     e86:	ed 93       	st	X+, r30
     e88:	fc 93       	st	X, r31
     e8a:	80 e0       	ldi	r24, 0x00	; 0
     e8c:	30 c0       	rjmp	.+96     	; 0xeee <com_reg_read+0xce>
     e8e:	8b 01       	movw	r16, r22
     e90:	ec 01       	movw	r28, r24
    }
        
    uint8_t rc = bldr_reg_read(reg, pdata);
     e92:	0f 94 06 01 	call	0x2020c	; 0x2020c <bldr_reg_read>
    if (rc == 0)
     e96:	88 23       	and	r24, r24
     e98:	49 f1       	breq	.+82     	; 0xeec <com_reg_read+0xcc>
        return rc;
    
    switch (reg) {
     e9a:	cc 30       	cpi	r28, 0x0C	; 12
     e9c:	d1 05       	cpc	r29, r1
     e9e:	79 f0       	breq	.+30     	; 0xebe <com_reg_read+0x9e>
     ea0:	cd 30       	cpi	r28, 0x0D	; 13
     ea2:	d1 05       	cpc	r29, r1
     ea4:	a9 f0       	breq	.+42     	; 0xed0 <com_reg_read+0xb0>
     ea6:	cb 30       	cpi	r28, 0x0B	; 11
     ea8:	d1 05       	cpc	r29, r1
     eaa:	d9 f4       	brne	.+54     	; 0xee2 <com_reg_read+0xc2>
        case R_FIRMWARE_VERSION:    *pdata = g_com.firmware_version; return 0;
     eac:	80 91 ba 20 	lds	r24, 0x20BA	; 0x8020ba <g_com+0x4>
     eb0:	90 91 bb 20 	lds	r25, 0x20BB	; 0x8020bb <g_com+0x5>
     eb4:	f8 01       	movw	r30, r16
     eb6:	80 83       	st	Z, r24
     eb8:	91 83       	std	Z+1, r25	; 0x01
     eba:	80 e0       	ldi	r24, 0x00	; 0
     ebc:	18 c0       	rjmp	.+48     	; 0xeee <com_reg_read+0xce>
        case R_CAPABILITIES:        *pdata = g_com.capabilities; return 0;
     ebe:	80 91 bc 20 	lds	r24, 0x20BC	; 0x8020bc <g_com+0x6>
     ec2:	90 91 bd 20 	lds	r25, 0x20BD	; 0x8020bd <g_com+0x7>
     ec6:	d8 01       	movw	r26, r16
     ec8:	8d 93       	st	X+, r24
     eca:	9c 93       	st	X, r25
     ecc:	80 e0       	ldi	r24, 0x00	; 0
     ece:	0f c0       	rjmp	.+30     	; 0xeee <com_reg_read+0xce>
        case R_CAP_CLASS:           *pdata = g_com.cap_class; return 0;
     ed0:	80 91 be 20 	lds	r24, 0x20BE	; 0x8020be <g_com+0x8>
     ed4:	90 91 bf 20 	lds	r25, 0x20BF	; 0x8020bf <g_com+0x9>
     ed8:	f8 01       	movw	r30, r16
     eda:	80 83       	st	Z, r24
     edc:	91 83       	std	Z+1, r25	; 0x01
     ede:	80 e0       	ldi	r24, 0x00	; 0
     ee0:	06 c0       	rjmp	.+12     	; 0xeee <com_reg_read+0xce>
    }
    return com_sched_do_reg_read(reg, pdata);
     ee2:	b8 01       	movw	r22, r16
     ee4:	ce 01       	movw	r24, r28
     ee6:	0e 94 ef 06 	call	0xdde	; 0xdde <com_sched_do_reg_read>
     eea:	01 c0       	rjmp	.+2      	; 0xeee <com_reg_read+0xce>
        case R_DEBUG_STACK_FREE:    *pdata = com_stack_free(); return 0;
    }
        
    uint8_t rc = bldr_reg_read(reg, pdata);
    if (rc == 0)
        return rc;
     eec:	80 e0       	ldi	r24, 0x00	; 0
        case R_FIRMWARE_VERSION:    *pdata = g_com.firmware_version; return 0;
        case R_CAPABILITIES:        *pdata = g_com.capabilities; return 0;
        case R_CAP_CLASS:           *pdata = g_com.cap_class; return 0;
    }
    return com_sched_do_reg_read(reg, pdata);
}
     eee:	df 91       	pop	r29
     ef0:	cf 91       	pop	r28
     ef2:	1f 91       	pop	r17
     ef4:	0f 91       	pop	r16
     ef6:	08 95       	ret

00000ef8 <ws_do_reg_write>:

uint8_t ws_do_reg_write(uint16_t reg, uint16_t data, uint16_t mask) {
     ef8:	ef 92       	push	r14
     efa:	ff 92       	push	r15
     efc:	0f 93       	push	r16
     efe:	1f 93       	push	r17
     f00:	cf 93       	push	r28
     f02:	df 93       	push	r29
     f04:	eb 01       	movw	r28, r22
     f06:	7a 01       	movw	r14, r20
    switch (reg) {
     f08:	8f 31       	cpi	r24, 0x1F	; 31
     f0a:	91 05       	cpc	r25, r1
     f0c:	01 f5       	brne	.+64     	; 0xf4e <ws_do_reg_write+0x56>
        case R_CNTRL_VALUE0: {
            ws_v.g_servo_set = (ws_v.g_servo_set & ~mask) | (data & mask);
     f0e:	e1 ea       	ldi	r30, 0xA1	; 161
     f10:	f0 e2       	ldi	r31, 0x20	; 32
     f12:	80 81       	ld	r24, Z
     f14:	96 2f       	mov	r25, r22
     f16:	98 27       	eor	r25, r24
     f18:	94 23       	and	r25, r20
     f1a:	89 27       	eor	r24, r25
     f1c:	80 83       	st	Z, r24
            for (uint8_t i = 0; i < ws_CHANNEL_COUNT; i++) {
     f1e:	10 e0       	ldi	r17, 0x00	; 0
                if (mask & 0x01) {
     f20:	e0 fe       	sbrs	r14, 0
     f22:	0c c0       	rjmp	.+24     	; 0xf3c <ws_do_reg_write+0x44>
                    struct ws_Servo* s = ws_get_channel(i);
     f24:	81 2f       	mov	r24, r17
     f26:	0e 94 92 01 	call	0x324	; 0x324 <ws_get_channel>
     f2a:	fc 01       	movw	r30, r24
                    ATOMIC_BLOCK(ATOMIC_RESTORESTATE) {
     f2c:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     f2e:	f8 94       	cli
                        s->state.dstpos = (data & 0x01);
     f30:	90 81       	ld	r25, Z
     f32:	c0 fb       	bst	r28, 0
     f34:	91 f9       	bld	r25, 1
                        s->state.domove = 1;
     f36:	91 60       	ori	r25, 0x01	; 1
     f38:	90 83       	st	Z, r25
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     f3a:	8f bf       	out	0x3f, r24	; 63
                    }
                }
                mask >>= 1;
     f3c:	f6 94       	lsr	r15
     f3e:	e7 94       	ror	r14
                data >>= 1;
     f40:	d6 95       	lsr	r29
     f42:	c7 95       	ror	r28

uint8_t ws_do_reg_write(uint16_t reg, uint16_t data, uint16_t mask) {
    switch (reg) {
        case R_CNTRL_VALUE0: {
            ws_v.g_servo_set = (ws_v.g_servo_set & ~mask) | (data & mask);
            for (uint8_t i = 0; i < ws_CHANNEL_COUNT; i++) {
     f44:	1f 5f       	subi	r17, 0xFF	; 255
     f46:	18 30       	cpi	r17, 0x08	; 8
     f48:	59 f7       	brne	.-42     	; 0xf20 <ws_do_reg_write+0x28>
                    }
                }
                mask >>= 1;
                data >>= 1;
            }
            return 0;
     f4a:	80 e0       	ldi	r24, 0x00	; 0
     f4c:	7a c0       	rjmp	.+244    	; 0x1042 <ws_do_reg_write+0x14a>
        }
    }
    if (reg >= R_TURNOUT_PAR_0 && reg < R_TURNOUT_PAR_8) {
     f4e:	8c 01       	movw	r16, r24
     f50:	00 54       	subi	r16, 0x40	; 64
     f52:	11 09       	sbc	r17, r1
     f54:	00 34       	cpi	r16, 0x40	; 64
     f56:	11 05       	cpc	r17, r1
     f58:	08 f0       	brcs	.+2      	; 0xf5c <ws_do_reg_write+0x64>
     f5a:	70 c0       	rjmp	.+224    	; 0x103c <ws_do_reg_write+0x144>
        uint8_t roffs = reg & NUM_TURNOUT_PARS_MASK;
        uint8_t servonum = (reg-R_TURNOUT_PAR_0) / NUM_TURNOUT_PARS;
        struct ws_Servo *servo = ws_v.g_servos + servonum;
     f5c:	16 95       	lsr	r17
     f5e:	07 95       	ror	r16
     f60:	16 95       	lsr	r17
     f62:	07 95       	ror	r16
     f64:	16 95       	lsr	r17
     f66:	07 95       	ror	r16
     f68:	e3 e1       	ldi	r30, 0x13	; 19
     f6a:	0e 9f       	mul	r16, r30
     f6c:	80 01       	movw	r16, r0
     f6e:	11 24       	eor	r1, r1
     f70:	0c 5f       	subi	r16, 0xFC	; 252
     f72:	1f 4d       	sbci	r17, 0xDF	; 223
        switch (roffs) {
     f74:	87 70       	andi	r24, 0x07	; 7
     f76:	81 30       	cpi	r24, 0x01	; 1
     f78:	01 f1       	breq	.+64     	; 0xfba <ws_do_reg_write+0xc2>
     f7a:	20 f0       	brcs	.+8      	; 0xf84 <ws_do_reg_write+0x8c>
     f7c:	82 30       	cpi	r24, 0x02	; 2
     f7e:	09 f4       	brne	.+2      	; 0xf82 <ws_do_reg_write+0x8a>
     f80:	3f c0       	rjmp	.+126    	; 0x1000 <ws_do_reg_write+0x108>
     f82:	5e c0       	rjmp	.+188    	; 0x1040 <ws_do_reg_write+0x148>
            case ROFFS_TURNOUT_PAR_MINV: {
                ATOMIC_BLOCK(ATOMIC_RESTORESTATE) {
     f84:	ff b6       	in	r15, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     f86:	f8 94       	cli
     f88:	f8 01       	movw	r30, r16
     f8a:	83 85       	ldd	r24, Z+11	; 0x0b
     f8c:	94 85       	ldd	r25, Z+12	; 0x0c
     f8e:	68 17       	cp	r22, r24
     f90:	79 07       	cpc	r23, r25
     f92:	08 f4       	brcc	.+2      	; 0xf96 <ws_do_reg_write+0x9e>
     f94:	cb 01       	movw	r24, r22
                    servo->perc_minv = ws_check_servo_minmax(data, 0, servo->perc_maxv);
     f96:	f8 01       	movw	r30, r16
     f98:	81 87       	std	Z+9, r24	; 0x09
     f9a:	92 87       	std	Z+10, r25	; 0x0a
                    servo->mintime = ws_percent_to_servo_time(servo->perc_minv);
     f9c:	0e 94 e8 03 	call	0x7d0	; 0x7d0 <ws_percent_to_servo_time>
     fa0:	f8 01       	movw	r30, r16
     fa2:	81 83       	std	Z+1, r24	; 0x01
     fa4:	92 83       	std	Z+2, r25	; 0x02
                    ws_set_servo_deltatime(servo);
     fa6:	c8 01       	movw	r24, r16
     fa8:	0e 94 7a 01 	call	0x2f4	; 0x2f4 <ws_set_servo_deltatime>
                    servo->state.minchanged = 1;
     fac:	f8 01       	movw	r30, r16
     fae:	80 81       	ld	r24, Z
     fb0:	88 60       	ori	r24, 0x08	; 8
     fb2:	80 83       	st	Z, r24
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     fb4:	ff be       	out	0x3f, r15	; 63
                }
                return 0;
     fb6:	80 e0       	ldi	r24, 0x00	; 0
     fb8:	44 c0       	rjmp	.+136    	; 0x1042 <ws_do_reg_write+0x14a>
            }
            case ROFFS_TURNOUT_PAR_MAXV: {
                ATOMIC_BLOCK(ATOMIC_RESTORESTATE) {
     fba:	ff b6       	in	r15, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     fbc:	f8 94       	cli
                    servo->perc_maxv = ws_check_servo_minmax(data, servo->perc_minv, 1000);
     fbe:	f8 01       	movw	r30, r16
     fc0:	21 85       	ldd	r18, Z+9	; 0x09
     fc2:	32 85       	ldd	r19, Z+10	; 0x0a
#define ws_KEY_ACTION	0x02
#define ws_KEY_UP		0x04
#define ws_KEY_DOWN	0x08

static inline uint16_t ws_check_servo_minmax(uint16_t v, uint16_t vmin, uint16_t vmax) {
    if (v > vmax)
     fc4:	69 3e       	cpi	r22, 0xE9	; 233
     fc6:	f3 e0       	ldi	r31, 0x03	; 3
     fc8:	7f 07       	cpc	r23, r31
     fca:	30 f4       	brcc	.+12     	; 0xfd8 <ws_do_reg_write+0xe0>
     fcc:	cb 01       	movw	r24, r22
     fce:	62 17       	cp	r22, r18
     fd0:	73 07       	cpc	r23, r19
     fd2:	20 f4       	brcc	.+8      	; 0xfdc <ws_do_reg_write+0xe4>
     fd4:	c9 01       	movw	r24, r18
     fd6:	02 c0       	rjmp	.+4      	; 0xfdc <ws_do_reg_write+0xe4>
        return vmax;
     fd8:	88 ee       	ldi	r24, 0xE8	; 232
     fda:	93 e0       	ldi	r25, 0x03	; 3
                }
                return 0;
            }
            case ROFFS_TURNOUT_PAR_MAXV: {
                ATOMIC_BLOCK(ATOMIC_RESTORESTATE) {
                    servo->perc_maxv = ws_check_servo_minmax(data, servo->perc_minv, 1000);
     fdc:	f8 01       	movw	r30, r16
     fde:	83 87       	std	Z+11, r24	; 0x0b
     fe0:	94 87       	std	Z+12, r25	; 0x0c
                    servo->maxtime = ws_percent_to_servo_time(servo->perc_maxv);
     fe2:	0e 94 e8 03 	call	0x7d0	; 0x7d0 <ws_percent_to_servo_time>
     fe6:	f8 01       	movw	r30, r16
     fe8:	83 83       	std	Z+3, r24	; 0x03
     fea:	94 83       	std	Z+4, r25	; 0x04
                    ws_set_servo_deltatime(servo);
     fec:	c8 01       	movw	r24, r16
     fee:	0e 94 7a 01 	call	0x2f4	; 0x2f4 <ws_set_servo_deltatime>
                    servo->state.maxchanged = 1;
     ff2:	f8 01       	movw	r30, r16
     ff4:	80 81       	ld	r24, Z
     ff6:	80 61       	ori	r24, 0x10	; 16
     ff8:	80 83       	st	Z, r24
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     ffa:	ff be       	out	0x3f, r15	; 63
                }
                return 0;
     ffc:	80 e0       	ldi	r24, 0x00	; 0
     ffe:	21 c0       	rjmp	.+66     	; 0x1042 <ws_do_reg_write+0x14a>
            }
            case ROFFS_TURNOUT_PAR_MOVETIME: {
                ATOMIC_BLOCK(ATOMIC_RESTORESTATE) {
    1000:	ff b6       	in	r15, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
    1002:	f8 94       	cli
#define ws_KEY_ACTION	0x02
#define ws_KEY_UP		0x04
#define ws_KEY_DOWN	0x08

static inline uint16_t ws_check_servo_minmax(uint16_t v, uint16_t vmin, uint16_t vmax) {
    if (v > vmax)
    1004:	69 3e       	cpi	r22, 0xE9	; 233
    1006:	f3 e0       	ldi	r31, 0x03	; 3
    1008:	7f 07       	cpc	r23, r31
    100a:	30 f4       	brcc	.+12     	; 0x1018 <ws_do_reg_write+0x120>
        return vmax;
    if (v < vmin)
    100c:	64 31       	cpi	r22, 0x14	; 20
    100e:	71 05       	cpc	r23, r1
    1010:	30 f0       	brcs	.+12     	; 0x101e <ws_do_reg_write+0x126>
        return vmin;
    return v;
    1012:	96 2f       	mov	r25, r22
    1014:	8d 2f       	mov	r24, r29
    1016:	05 c0       	rjmp	.+10     	; 0x1022 <ws_do_reg_write+0x12a>
#define ws_KEY_UP		0x04
#define ws_KEY_DOWN	0x08

static inline uint16_t ws_check_servo_minmax(uint16_t v, uint16_t vmin, uint16_t vmax) {
    if (v > vmax)
        return vmax;
    1018:	98 ee       	ldi	r25, 0xE8	; 232
    101a:	83 e0       	ldi	r24, 0x03	; 3
    101c:	02 c0       	rjmp	.+4      	; 0x1022 <ws_do_reg_write+0x12a>
    if (v < vmin)
        return vmin;
    101e:	94 e1       	ldi	r25, 0x14	; 20
    1020:	80 e0       	ldi	r24, 0x00	; 0
                }
                return 0;
            }
            case ROFFS_TURNOUT_PAR_MOVETIME: {
                ATOMIC_BLOCK(ATOMIC_RESTORESTATE) {
                    servo->movetime = ws_check_servo_minmax(data, 20, 1000);
    1022:	f8 01       	movw	r30, r16
    1024:	95 87       	std	Z+13, r25	; 0x0d
    1026:	86 87       	std	Z+14, r24	; 0x0e
                    ws_set_servo_deltatime(servo);
    1028:	c8 01       	movw	r24, r16
    102a:	0e 94 7a 01 	call	0x2f4	; 0x2f4 <ws_set_servo_deltatime>
                    servo->state.movtchanged = 1;
    102e:	f8 01       	movw	r30, r16
    1030:	80 81       	ld	r24, Z
    1032:	80 62       	ori	r24, 0x20	; 32
    1034:	80 83       	st	Z, r24
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
    1036:	ff be       	out	0x3f, r15	; 63
                }
                return 0;
    1038:	80 e0       	ldi	r24, 0x00	; 0
    103a:	03 c0       	rjmp	.+6      	; 0x1042 <ws_do_reg_write+0x14a>
            default: {
                break;
            }
        }
    }
    return SBOXNET_ACKRC_REG_INVALID;
    103c:	84 e0       	ldi	r24, 0x04	; 4
    103e:	01 c0       	rjmp	.+2      	; 0x1042 <ws_do_reg_write+0x14a>
    1040:	84 e0       	ldi	r24, 0x04	; 4
}
    1042:	df 91       	pop	r29
    1044:	cf 91       	pop	r28
    1046:	1f 91       	pop	r17
    1048:	0f 91       	pop	r16
    104a:	ff 90       	pop	r15
    104c:	ef 90       	pop	r14
    104e:	08 95       	ret

00001050 <com_sched_do_reg_write>:
			return SBOXNET_ACKRC_REG_INVALID;
	}
}

uint8_t com_sched_do_reg_write(uint16_t reg, uint16_t data, uint16_t mask) {
	switch(g_v.module) {
    1050:	20 91 e3 20 	lds	r18, 0x20E3	; 0x8020e3 <g_v+0x1c>
    1054:	30 91 e4 20 	lds	r19, 0x20E4	; 0x8020e4 <g_v+0x1d>
    1058:	23 30       	cpi	r18, 0x03	; 3
    105a:	31 05       	cpc	r19, r1
    105c:	79 f0       	breq	.+30     	; 0x107c <com_sched_do_reg_write+0x2c>
    105e:	20 f4       	brcc	.+8      	; 0x1068 <com_sched_do_reg_write+0x18>
    1060:	22 30       	cpi	r18, 0x02	; 2
    1062:	31 05       	cpc	r19, r1
    1064:	41 f0       	breq	.+16     	; 0x1076 <com_sched_do_reg_write+0x26>
    1066:	13 c0       	rjmp	.+38     	; 0x108e <com_sched_do_reg_write+0x3e>
    1068:	24 30       	cpi	r18, 0x04	; 4
    106a:	31 05       	cpc	r19, r1
    106c:	51 f0       	breq	.+20     	; 0x1082 <com_sched_do_reg_write+0x32>
    106e:	25 30       	cpi	r18, 0x05	; 5
    1070:	31 05       	cpc	r19, r1
    1072:	51 f0       	breq	.+20     	; 0x1088 <com_sched_do_reg_write+0x38>
    1074:	0c c0       	rjmp	.+24     	; 0x108e <com_sched_do_reg_write+0x3e>
		case MODULE_TESTER:
			return mtester_do_reg_write(reg, data, mask);

		case MODULE_GBM:
			return gbm_do_reg_write(reg, data, mask);
    1076:	0e 94 20 02 	call	0x440	; 0x440 <gbm_do_reg_write>
    107a:	08 95       	ret
		
		case MODULE_WS:
			return ws_do_reg_write(reg, data, mask);
    107c:	0e 94 7c 07 	call	0xef8	; 0xef8 <ws_do_reg_write>
    1080:	08 95       	ret
		
		case MODULE_DCC:
			return dcc_do_reg_write(reg, data, mask);
    1082:	0e 94 29 02 	call	0x452	; 0x452 <dcc_do_reg_write>
    1086:	08 95       	ret
		
		case MODULE_BOOSTER:
			return booster_do_reg_write(reg, data, mask);
    1088:	0e 94 32 02 	call	0x464	; 0x464 <booster_do_reg_write>
    108c:	08 95       	ret

		default:
		return SBOXNET_ACKRC_REG_INVALID;
    108e:	84 e0       	ldi	r24, 0x04	; 4
	}

}
    1090:	08 95       	ret

00001092 <ws_get_next_transmit_seq>:

uint8_t ws_get_next_transmit_seq(void) {
    uint8_t seq = ws_v.g_transmit_seq + 1;
    1092:	80 91 a2 20 	lds	r24, 0x20A2	; 0x8020a2 <ws_v+0x9e>
    1096:	8f 5f       	subi	r24, 0xFF	; 255
    if (seq < 10) {
    1098:	8a 30       	cpi	r24, 0x0A	; 10
    109a:	08 f5       	brcc	.+66     	; 0x10de <ws_get_next_transmit_seq+0x4c>
        seq = 10;
    109c:	8a e0       	ldi	r24, 0x0A	; 10
    109e:	1f c0       	rjmp	.+62     	; 0x10de <ws_get_next_transmit_seq+0x4c>
    }
    
    for (uint8_t i = 0; i < ws_CHANNEL_COUNT; i++) {
        if (ws_v.g_servos[i].notack && seq == ws_v.g_servos[i].last_seq) {
    10a0:	29 2f       	mov	r18, r25
    10a2:	30 e0       	ldi	r19, 0x00	; 0
    10a4:	52 9f       	mul	r21, r18
    10a6:	f0 01       	movw	r30, r0
    10a8:	53 9f       	mul	r21, r19
    10aa:	f0 0d       	add	r31, r0
    10ac:	11 24       	eor	r1, r1
    10ae:	ec 5f       	subi	r30, 0xFC	; 252
    10b0:	ff 4d       	sbci	r31, 0xDF	; 223
    10b2:	41 89       	ldd	r20, Z+17	; 0x11
    10b4:	44 23       	and	r20, r20
    10b6:	69 f0       	breq	.+26     	; 0x10d2 <ws_get_next_transmit_seq+0x40>
    10b8:	52 9f       	mul	r21, r18
    10ba:	f0 01       	movw	r30, r0
    10bc:	53 9f       	mul	r21, r19
    10be:	f0 0d       	add	r31, r0
    10c0:	11 24       	eor	r1, r1
    10c2:	ec 5f       	subi	r30, 0xFC	; 252
    10c4:	ff 4d       	sbci	r31, 0xDF	; 223
    10c6:	22 89       	ldd	r18, Z+18	; 0x12
    10c8:	28 13       	cpse	r18, r24
    10ca:	03 c0       	rjmp	.+6      	; 0x10d2 <ws_get_next_transmit_seq+0x40>
            seq++;
    10cc:	8f 5f       	subi	r24, 0xFF	; 255
    uint8_t seq = ws_v.g_transmit_seq + 1;
    if (seq < 10) {
        seq = 10;
    }
    
    for (uint8_t i = 0; i < ws_CHANNEL_COUNT; i++) {
    10ce:	91 e0       	ldi	r25, 0x01	; 1
    10d0:	e7 cf       	rjmp	.-50     	; 0x10a0 <ws_get_next_transmit_seq+0xe>
    10d2:	9f 5f       	subi	r25, 0xFF	; 255
    10d4:	98 30       	cpi	r25, 0x08	; 8
    10d6:	20 f3       	brcs	.-56     	; 0x10a0 <ws_get_next_transmit_seq+0xe>
            seq++;
            i = 0; // retry
        }   
    }

    ws_v.g_transmit_seq = seq;
    10d8:	80 93 a2 20 	sts	0x20A2, r24	; 0x8020a2 <ws_v+0x9e>
    return seq;
    10dc:	08 95       	ret
    uint8_t seq = ws_v.g_transmit_seq + 1;
    if (seq < 10) {
        seq = 10;
    }
    
    for (uint8_t i = 0; i < ws_CHANNEL_COUNT; i++) {
    10de:	90 e0       	ldi	r25, 0x00	; 0
        if (ws_v.g_servos[i].notack && seq == ws_v.g_servos[i].last_seq) {
    10e0:	53 e1       	ldi	r21, 0x13	; 19
    10e2:	de cf       	rjmp	.-68     	; 0x10a0 <ws_get_next_transmit_seq+0xe>

000010e4 <ws_do_msg>:

    ws_v.g_transmit_seq = seq;
    return seq;
}

uint8_t ws_do_msg(struct sboxnet_msg_header *pmsg) {
    10e4:	cf 93       	push	r28
    10e6:	df 93       	push	r29
    10e8:	dc 01       	movw	r26, r24
    if (pmsg->dstaddr == SBOXNET_ADDR_BROADCAST) {
    10ea:	8c 91       	ld	r24, X
    10ec:	8f 3f       	cpi	r24, 0xFF	; 255
    10ee:	f9 f0       	breq	.+62     	; 0x112e <ws_do_msg+0x4a>
        return SBOXNET_ACKRC_CMD_UNKNOWN;
    }
    switch (pmsg->cmd) {
    10f0:	14 96       	adiw	r26, 0x04	; 4
    10f2:	8c 91       	ld	r24, X
    10f4:	14 97       	sbiw	r26, 0x04	; 4
    10f6:	80 3b       	cpi	r24, 0xB0	; 176
    10f8:	e1 f4       	brne	.+56     	; 0x1132 <ws_do_msg+0x4e>
        case SBOXNET_CMD_FB_CHANGED|0x80: {
            if (pmsg->opt.len != 0) {
    10fa:	13 96       	adiw	r26, 0x03	; 3
    10fc:	8c 91       	ld	r24, X
    10fe:	13 97       	sbiw	r26, 0x03	; 3
    1100:	8f 73       	andi	r24, 0x3F	; 63
    1102:	c9 f4       	brne	.+50     	; 0x1136 <ws_do_msg+0x52>
    1104:	e4 e0       	ldi	r30, 0x04	; 4
    1106:	f0 e2       	ldi	r31, 0x20	; 32
    1108:	2c e9       	ldi	r18, 0x9C	; 156
    110a:	30 e2       	ldi	r19, 0x20	; 32
                return SBOXNET_ACKRC_INVALID_ARG;
            }
            for (uint8_t i = 0; i < ws_CHANNEL_COUNT; i++) {
                if (ws_v.g_servos[i].notack && pmsg->seq == ws_v.g_servos[i].last_seq) {
    110c:	91 89       	ldd	r25, Z+17	; 0x11
    110e:	99 23       	and	r25, r25
    1110:	41 f0       	breq	.+16     	; 0x1122 <ws_do_msg+0x3e>
    1112:	12 96       	adiw	r26, 0x02	; 2
    1114:	9c 91       	ld	r25, X
    1116:	12 97       	sbiw	r26, 0x02	; 2
    1118:	82 89       	ldd	r24, Z+18	; 0x12
    111a:	98 13       	cpse	r25, r24
    111c:	02 c0       	rjmp	.+4      	; 0x1122 <ws_do_msg+0x3e>
                    ws_v.g_servos[i].notack = 0;
    111e:	11 8a       	std	Z+17, r1	; 0x11
                    ws_v.g_servos[i].last_seq = 0;
    1120:	12 8a       	std	Z+18, r1	; 0x12
    1122:	73 96       	adiw	r30, 0x13	; 19
    switch (pmsg->cmd) {
        case SBOXNET_CMD_FB_CHANGED|0x80: {
            if (pmsg->opt.len != 0) {
                return SBOXNET_ACKRC_INVALID_ARG;
            }
            for (uint8_t i = 0; i < ws_CHANNEL_COUNT; i++) {
    1124:	e2 17       	cp	r30, r18
    1126:	f3 07       	cpc	r31, r19
    1128:	89 f7       	brne	.-30     	; 0x110c <ws_do_msg+0x28>
                if (ws_v.g_servos[i].notack && pmsg->seq == ws_v.g_servos[i].last_seq) {
                    ws_v.g_servos[i].notack = 0;
                    ws_v.g_servos[i].last_seq = 0;
                }
            }
            return SBOXNET_ACKRC_SEND_NO_ANSWER;
    112a:	8f ef       	ldi	r24, 0xFF	; 255
    112c:	05 c0       	rjmp	.+10     	; 0x1138 <ws_do_msg+0x54>
    return seq;
}

uint8_t ws_do_msg(struct sboxnet_msg_header *pmsg) {
    if (pmsg->dstaddr == SBOXNET_ADDR_BROADCAST) {
        return SBOXNET_ACKRC_CMD_UNKNOWN;
    112e:	82 e0       	ldi	r24, 0x02	; 2
    1130:	03 c0       	rjmp	.+6      	; 0x1138 <ws_do_msg+0x54>
                }
            }
            return SBOXNET_ACKRC_SEND_NO_ANSWER;
        }
    }
    return SBOXNET_ACKRC_CMD_UNKNOWN;
    1132:	82 e0       	ldi	r24, 0x02	; 2
    1134:	01 c0       	rjmp	.+2      	; 0x1138 <ws_do_msg+0x54>
        return SBOXNET_ACKRC_CMD_UNKNOWN;
    }
    switch (pmsg->cmd) {
        case SBOXNET_CMD_FB_CHANGED|0x80: {
            if (pmsg->opt.len != 0) {
                return SBOXNET_ACKRC_INVALID_ARG;
    1136:	83 e0       	ldi	r24, 0x03	; 3
            }
            return SBOXNET_ACKRC_SEND_NO_ANSWER;
        }
    }
    return SBOXNET_ACKRC_CMD_UNKNOWN;
}
    1138:	df 91       	pop	r29
    113a:	cf 91       	pop	r28
    113c:	08 95       	ret

0000113e <com_sched_do_msg>:
			return;
	}
}

uint8_t com_sched_do_msg(struct sboxnet_msg_header *pmsg) {
	switch(g_v.module) {
    113e:	20 91 e3 20 	lds	r18, 0x20E3	; 0x8020e3 <g_v+0x1c>
    1142:	30 91 e4 20 	lds	r19, 0x20E4	; 0x8020e4 <g_v+0x1d>
    1146:	23 30       	cpi	r18, 0x03	; 3
    1148:	31 05       	cpc	r19, r1
    114a:	79 f0       	breq	.+30     	; 0x116a <com_sched_do_msg+0x2c>
    114c:	20 f4       	brcc	.+8      	; 0x1156 <com_sched_do_msg+0x18>
    114e:	22 30       	cpi	r18, 0x02	; 2
    1150:	31 05       	cpc	r19, r1
    1152:	41 f0       	breq	.+16     	; 0x1164 <com_sched_do_msg+0x26>
    1154:	13 c0       	rjmp	.+38     	; 0x117c <com_sched_do_msg+0x3e>
    1156:	24 30       	cpi	r18, 0x04	; 4
    1158:	31 05       	cpc	r19, r1
    115a:	51 f0       	breq	.+20     	; 0x1170 <com_sched_do_msg+0x32>
    115c:	25 30       	cpi	r18, 0x05	; 5
    115e:	31 05       	cpc	r19, r1
    1160:	51 f0       	breq	.+20     	; 0x1176 <com_sched_do_msg+0x38>
    1162:	0c c0       	rjmp	.+24     	; 0x117c <com_sched_do_msg+0x3e>
		case MODULE_TESTER:
			return mtester_do_msg(pmsg);

		case MODULE_GBM:
			return gbm_do_msg(pmsg);
    1164:	0e 94 22 02 	call	0x444	; 0x444 <gbm_do_msg>
    1168:	08 95       	ret
			
		case MODULE_WS:
			return ws_do_msg(pmsg);
    116a:	0e 94 72 08 	call	0x10e4	; 0x10e4 <ws_do_msg>
    116e:	08 95       	ret
			
		case MODULE_DCC:
			return dcc_do_msg(pmsg);
    1170:	0e 94 2b 02 	call	0x456	; 0x456 <dcc_do_msg>
    1174:	08 95       	ret

		case MODULE_BOOSTER:
			return booster_do_msg(pmsg);
    1176:	0e 94 34 02 	call	0x468	; 0x468 <booster_do_msg>
    117a:	08 95       	ret

		default:
			return SBOXNET_ACKRC_CMD_UNKNOWN;
    117c:	82 e0       	ldi	r24, 0x02	; 2
	}
}
    117e:	08 95       	ret

00001180 <ws_do_setup>:
static INLINE uint8_t timer_timedout(struct timer* t) {
    return t->value == 0;
}

static INLINE void timer_set(struct timer* t, int8_t value) {
    t->value = value;
    1180:	87 e0       	ldi	r24, 0x07	; 7
    1182:	80 93 a9 20 	sts	0x20A9, r24	; 0x8020a9 <ws_v+0xa5>
    1186:	85 e0       	ldi	r24, 0x05	; 5
    1188:	80 93 ac 20 	sts	0x20AC, r24	; 0x8020ac <ws_v+0xa8>
    118c:	08 95       	ret

0000118e <com_sched_do_setup>:

void com_sched_do_setup(void) {
	switch(g_v.module) {
    118e:	80 91 e3 20 	lds	r24, 0x20E3	; 0x8020e3 <g_v+0x1c>
    1192:	90 91 e4 20 	lds	r25, 0x20E4	; 0x8020e4 <g_v+0x1d>
    1196:	83 30       	cpi	r24, 0x03	; 3
    1198:	91 05       	cpc	r25, r1
    119a:	91 f0       	breq	.+36     	; 0x11c0 <com_sched_do_setup+0x32>
    119c:	30 f4       	brcc	.+12     	; 0x11aa <com_sched_do_setup+0x1c>
    119e:	81 30       	cpi	r24, 0x01	; 1
    11a0:	91 05       	cpc	r25, r1
    11a2:	49 f0       	breq	.+18     	; 0x11b6 <com_sched_do_setup+0x28>
    11a4:	02 97       	sbiw	r24, 0x02	; 2
    11a6:	49 f0       	breq	.+18     	; 0x11ba <com_sched_do_setup+0x2c>
    11a8:	08 95       	ret
    11aa:	84 30       	cpi	r24, 0x04	; 4
    11ac:	91 05       	cpc	r25, r1
    11ae:	59 f0       	breq	.+22     	; 0x11c6 <com_sched_do_setup+0x38>
    11b0:	05 97       	sbiw	r24, 0x05	; 5
    11b2:	61 f0       	breq	.+24     	; 0x11cc <com_sched_do_setup+0x3e>
    11b4:	08 95       	ret
}

// do_setup: init the device user defined
// return none
void mtester_do_setup(void) {
    sei();
    11b6:	78 94       	sei
    11b8:	08 95       	ret
		case MODULE_TESTER:
			return mtester_do_setup();

		case MODULE_GBM:
			return gbm_do_setup();
    11ba:	0e 94 24 02 	call	0x448	; 0x448 <gbm_do_setup>
    11be:	08 95       	ret
		
		case MODULE_WS:
			return ws_do_setup();
    11c0:	0e 94 c0 08 	call	0x1180	; 0x1180 <ws_do_setup>
    11c4:	08 95       	ret
		
		case MODULE_DCC:
			return dcc_do_setup();
    11c6:	0e 94 2d 02 	call	0x45a	; 0x45a <dcc_do_setup>
    11ca:	08 95       	ret

		case MODULE_BOOSTER:
			return booster_do_setup();
    11cc:	0e 94 36 02 	call	0x46c	; 0x46c <booster_do_setup>
    11d0:	08 95       	ret

000011d2 <ws_do_main>:
void ws_do_setup(void) {
    timer_set(&ws_v.g_wait_timer, 7); // ~100 ms
    timer_set(&ws_v.g_switch_timer, ws_SWITCH_TIMER); // 80ms
}

void ws_do_main(void) {
    11d2:	9f 92       	push	r9
    11d4:	af 92       	push	r10
    11d6:	bf 92       	push	r11
    11d8:	cf 92       	push	r12
    11da:	df 92       	push	r13
    11dc:	ef 92       	push	r14
    11de:	ff 92       	push	r15
    11e0:	0f 93       	push	r16
    11e2:	1f 93       	push	r17
    11e4:	cf 93       	push	r28
    11e6:	df 93       	push	r29
    11e8:	cd b7       	in	r28, 0x3d	; 61
    11ea:	de b7       	in	r29, 0x3e	; 62
    11ec:	c5 54       	subi	r28, 0x45	; 69
    11ee:	d1 09       	sbc	r29, r1
    11f0:	cd bf       	out	0x3d, r28	; 61
    11f2:	de bf       	out	0x3e, r29	; 62
    if (timer_timedout(&ws_v.g_switch_timer)) {
    11f4:	80 91 ac 20 	lds	r24, 0x20AC	; 0x8020ac <ws_v+0xa8>
    11f8:	81 11       	cpse	r24, r1
    11fa:	26 c0       	rjmp	.+76     	; 0x1248 <ws_do_main+0x76>
    11fc:	85 e0       	ldi	r24, 0x05	; 5
    11fe:	80 93 ac 20 	sts	0x20AC, r24	; 0x8020ac <ws_v+0xa8>
        timer_set(&ws_v.g_switch_timer, ws_SWITCH_TIMER);
        ws_read_switches();
    1202:	0e 94 49 01 	call	0x292	; 0x292 <ws_read_switches>
        
        if (ws_v.g_servos_enabled) {
    1206:	80 91 ad 20 	lds	r24, 0x20AD	; 0x8020ad <ws_v+0xa9>
    120a:	88 23       	and	r24, r24
    120c:	e9 f0       	breq	.+58     	; 0x1248 <ws_do_main+0x76>
            uint8_t diff = ws_v.g_switches ^ ws_v.g_switches_old;
    120e:	80 91 a3 20 	lds	r24, 0x20A3	; 0x8020a3 <ws_v+0x9f>
    1212:	e4 ea       	ldi	r30, 0xA4	; 164
    1214:	f0 e2       	ldi	r31, 0x20	; 32
    1216:	20 81       	ld	r18, Z
    1218:	28 27       	eor	r18, r24
            ws_v.g_switches_old = ws_v.g_switches;
    121a:	80 83       	st	Z, r24
    121c:	e4 e0       	ldi	r30, 0x04	; 4
    121e:	f0 e2       	ldi	r31, 0x20	; 32
    1220:	4c e9       	ldi	r20, 0x9C	; 156
    1222:	50 e2       	ldi	r21, 0x20	; 32
            uint8_t mask = 1;
    1224:	81 e0       	ldi	r24, 0x01	; 1
            for (uint8_t i = 0; i < ws_CHANNEL_COUNT; i++, mask <<= 1) {
                struct ws_Servo* pservo = &ws_v.g_servos[i];
                if (diff & mask) {
                    pservo->notack = 1;
    1226:	31 e0       	ldi	r19, 0x01	; 1
            uint8_t diff = ws_v.g_switches ^ ws_v.g_switches_old;
            ws_v.g_switches_old = ws_v.g_switches;
            uint8_t mask = 1;
            for (uint8_t i = 0; i < ws_CHANNEL_COUNT; i++, mask <<= 1) {
                struct ws_Servo* pservo = &ws_v.g_servos[i];
                if (diff & mask) {
    1228:	92 2f       	mov	r25, r18
    122a:	98 23       	and	r25, r24
    122c:	19 f0       	breq	.+6      	; 0x1234 <ws_do_main+0x62>
                    pservo->notack = 1;
    122e:	31 8b       	std	Z+17, r19	; 0x11
                    pservo->retry_timer = 0;
    1230:	10 8a       	std	Z+16, r1	; 0x10
    1232:	05 c0       	rjmp	.+10     	; 0x123e <ws_do_main+0x6c>
                }
                if (pservo->retry_timer) {
    1234:	90 89       	ldd	r25, Z+16	; 0x10
    1236:	99 23       	and	r25, r25
    1238:	11 f0       	breq	.+4      	; 0x123e <ws_do_main+0x6c>
                    pservo->retry_timer--;
    123a:	91 50       	subi	r25, 0x01	; 1
    123c:	90 8b       	std	Z+16, r25	; 0x10
        
        if (ws_v.g_servos_enabled) {
            uint8_t diff = ws_v.g_switches ^ ws_v.g_switches_old;
            ws_v.g_switches_old = ws_v.g_switches;
            uint8_t mask = 1;
            for (uint8_t i = 0; i < ws_CHANNEL_COUNT; i++, mask <<= 1) {
    123e:	88 0f       	add	r24, r24
    1240:	73 96       	adiw	r30, 0x13	; 19
    1242:	e4 17       	cp	r30, r20
    1244:	f5 07       	cpc	r31, r21
    1246:	81 f7       	brne	.-32     	; 0x1228 <ws_do_main+0x56>
                }
            }
        }
    }
    
    ws_check_input();
    1248:	0e 94 db 03 	call	0x7b6	; 0x7b6 <ws_check_input>
    ws_show_status();
    124c:	0e 94 99 01 	call	0x332	; 0x332 <ws_show_status>
    
    if (ws_v.g_servos_enabled == 0 && timer_timedout(&ws_v.g_wait_timer)) {
    1250:	80 91 ad 20 	lds	r24, 0x20AD	; 0x8020ad <ws_v+0xa9>
    1254:	81 11       	cpse	r24, r1
    1256:	91 c0       	rjmp	.+290    	; 0x137a <ws_do_main+0x1a8>
    1258:	80 91 a9 20 	lds	r24, 0x20A9	; 0x8020a9 <ws_v+0xa5>
    125c:	81 11       	cpse	r24, r1
    125e:	8d c0       	rjmp	.+282    	; 0x137a <ws_do_main+0x1a8>
        ws_v.g_servos_enabled = 1;
    1260:	81 e0       	ldi	r24, 0x01	; 1
    1262:	80 93 ad 20 	sts	0x20AD, r24	; 0x8020ad <ws_v+0xa9>
    1266:	89 c0       	rjmp	.+274    	; 0x137a <ws_do_main+0x1a8>
    1268:	0f 2e       	mov	r0, r31
    126a:	f4 e0       	ldi	r31, 0x04	; 4
    126c:	ef 2e       	mov	r14, r31
    126e:	f0 e2       	ldi	r31, 0x20	; 32
    1270:	ff 2e       	mov	r15, r31
    1272:	f0 2d       	mov	r31, r0
    1274:	00 e0       	ldi	r16, 0x00	; 0
    1276:	10 e0       	ldi	r17, 0x00	; 0
    1278:	0f 2e       	mov	r0, r31
    127a:	f0 e8       	ldi	r31, 0x80	; 128
    127c:	cf 2e       	mov	r12, r31
    127e:	f0 e0       	ldi	r31, 0x00	; 0
    1280:	df 2e       	mov	r13, r31
    1282:	f0 2d       	mov	r31, r0
                    if (eeprom_is_ready()) {
                        servo->state.minchanged = 0;
                        eeprom_update_word(&ws_eeprom.servo[i].minv, servo->perc_minv);
                    }
                } else if (servo->state.movtchanged) {
                    if (eeprom_is_ready()) {
    1284:	0f 2e       	mov	r0, r31
    1286:	ff ec       	ldi	r31, 0xCF	; 207
    1288:	af 2e       	mov	r10, r31
    128a:	bb 24       	eor	r11, r11
    128c:	b3 94       	inc	r11
    128e:	f0 2d       	mov	r31, r0
        ws_v.g_servos_enabled = 1;
    }
    
    if (!ws_v.g_manual_mode) {
        for (uint8_t i = 0; i < ws_CHANNEL_COUNT; i++) {
            struct ws_Servo *servo = ws_v.g_servos + i;
    1290:	f7 01       	movw	r30, r14
            ATOMIC_BLOCK(ATOMIC_RESTORESTATE) {
    1292:	9f b6       	in	r9, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
    1294:	f8 94       	cli
                if (servo->state.maxchanged) {
    1296:	80 81       	ld	r24, Z
    1298:	84 ff       	sbrs	r24, 4
    129a:	0f c0       	rjmp	.+30     	; 0x12ba <ws_do_main+0xe8>
                    if (eeprom_is_ready()) {    // note: eeprom erase+write: ca. 4ms !
    129c:	d5 01       	movw	r26, r10
    129e:	8c 91       	ld	r24, X
    12a0:	88 23       	and	r24, r24
    12a2:	0c f4       	brge	.+2      	; 0x12a6 <ws_do_main+0xd4>
    12a4:	6f c0       	rjmp	.+222    	; 0x1384 <ws_do_main+0x1b2>
                        servo->state.maxchanged = 0;
    12a6:	80 81       	ld	r24, Z
    12a8:	8f 7e       	andi	r24, 0xEF	; 239
    12aa:	80 83       	st	Z, r24
                        eeprom_update_word(&ws_eeprom.servo[i].maxv, servo->perc_maxv);// burns only if new value is different from old one.
    12ac:	63 85       	ldd	r22, Z+11	; 0x0b
    12ae:	74 85       	ldd	r23, Z+12	; 0x0c
    12b0:	c8 01       	movw	r24, r16
    12b2:	02 96       	adiw	r24, 0x02	; 2
    12b4:	0e 94 2d 0c 	call	0x185a	; 0x185a <eeprom_update_word>
    12b8:	65 c0       	rjmp	.+202    	; 0x1384 <ws_do_main+0x1b2>
                    }
                } else if (servo->state.minchanged) {
    12ba:	83 ff       	sbrs	r24, 3
    12bc:	0e c0       	rjmp	.+28     	; 0x12da <ws_do_main+0x108>
                    if (eeprom_is_ready()) {
    12be:	d5 01       	movw	r26, r10
    12c0:	8c 91       	ld	r24, X
    12c2:	88 23       	and	r24, r24
    12c4:	0c f4       	brge	.+2      	; 0x12c8 <ws_do_main+0xf6>
    12c6:	5e c0       	rjmp	.+188    	; 0x1384 <ws_do_main+0x1b2>
                        servo->state.minchanged = 0;
    12c8:	80 81       	ld	r24, Z
    12ca:	87 7f       	andi	r24, 0xF7	; 247
    12cc:	80 83       	st	Z, r24
                        eeprom_update_word(&ws_eeprom.servo[i].minv, servo->perc_minv);
    12ce:	61 85       	ldd	r22, Z+9	; 0x09
    12d0:	72 85       	ldd	r23, Z+10	; 0x0a
    12d2:	c8 01       	movw	r24, r16
    12d4:	0e 94 2d 0c 	call	0x185a	; 0x185a <eeprom_update_word>
    12d8:	55 c0       	rjmp	.+170    	; 0x1384 <ws_do_main+0x1b2>
                    }
                } else if (servo->state.movtchanged) {
    12da:	85 ff       	sbrs	r24, 5
    12dc:	53 c0       	rjmp	.+166    	; 0x1384 <ws_do_main+0x1b2>
                    if (eeprom_is_ready()) {
    12de:	d5 01       	movw	r26, r10
    12e0:	8c 91       	ld	r24, X
    12e2:	88 23       	and	r24, r24
    12e4:	0c f4       	brge	.+2      	; 0x12e8 <ws_do_main+0x116>
    12e6:	4e c0       	rjmp	.+156    	; 0x1384 <ws_do_main+0x1b2>
                        servo->state.movtchanged = 0;
    12e8:	80 81       	ld	r24, Z
    12ea:	8f 7d       	andi	r24, 0xDF	; 223
    12ec:	80 83       	st	Z, r24
                        eeprom_update_word(&ws_eeprom.servo[i].movetime, servo->movetime);
    12ee:	65 85       	ldd	r22, Z+13	; 0x0d
    12f0:	76 85       	ldd	r23, Z+14	; 0x0e
    12f2:	c8 01       	movw	r24, r16
    12f4:	04 96       	adiw	r24, 0x04	; 4
    12f6:	0e 94 2d 0c 	call	0x185a	; 0x185a <eeprom_update_word>
    12fa:	44 c0       	rjmp	.+136    	; 0x1384 <ws_do_main+0x1b2>
                }
            }
        }
    }
    
    if (bit_is_clear(g_dev_state, DEV_STATE_FLG_WATCHDOG_b)) {
    12fc:	80 91 03 20 	lds	r24, 0x2003	; 0x802003 <g_dev_state>
    1300:	85 fd       	sbrc	r24, 5
    1302:	39 c0       	rjmp	.+114    	; 0x1376 <ws_do_main+0x1a4>
    1304:	e4 e0       	ldi	r30, 0x04	; 4
    1306:	f0 e2       	ldi	r31, 0x20	; 32
    1308:	80 e0       	ldi	r24, 0x00	; 0
    130a:	90 e0       	ldi	r25, 0x00	; 0
        uint8_t switches = ws_v.g_switches;
        for (uint8_t i = 0, mask = 1; i < ws_CHANNEL_COUNT; i++, mask <<= 1) {
    130c:	11 e0       	ldi	r17, 0x01	; 1
    130e:	08 2f       	mov	r16, r24
            if (ws_v.g_servos[i].retry_timer == 0 && ws_v.g_servos[i].notack) {
    1310:	ac 01       	movw	r20, r24
    1312:	20 89       	ldd	r18, Z+16	; 0x10
    1314:	21 11       	cpse	r18, r1
    1316:	29 c0       	rjmp	.+82     	; 0x136a <ws_do_main+0x198>
    1318:	21 89       	ldd	r18, Z+17	; 0x11
    131a:	22 23       	and	r18, r18
    131c:	31 f1       	breq	.+76     	; 0x136a <ws_do_main+0x198>
            }
        }
    }
    
    if (bit_is_clear(g_dev_state, DEV_STATE_FLG_WATCHDOG_b)) {
        uint8_t switches = ws_v.g_switches;
    131e:	d0 90 a3 20 	lds	r13, 0x20A3	; 0x8020a3 <ws_v+0x9f>
        for (uint8_t i = 0, mask = 1; i < ws_CHANNEL_COUNT; i++, mask <<= 1) {
            if (ws_v.g_servos[i].retry_timer == 0 && ws_v.g_servos[i].notack) {
                ws_v.g_servos[i].retry_timer = 50;
    1322:	23 e1       	ldi	r18, 0x13	; 19
    1324:	24 9f       	mul	r18, r20
    1326:	c0 01       	movw	r24, r0
    1328:	25 9f       	mul	r18, r21
    132a:	90 0d       	add	r25, r0
    132c:	11 24       	eor	r1, r1
    132e:	fc 01       	movw	r30, r24
    1330:	ec 5f       	subi	r30, 0xFC	; 252
    1332:	ff 4d       	sbci	r31, 0xDF	; 223
    1334:	7f 01       	movw	r14, r30
    1336:	82 e3       	ldi	r24, 0x32	; 50
    1338:	80 8b       	std	Z+16, r24	; 0x10
                
                struct sboxnet_msg_max msg;
                msg.msgh.dstaddr = 0;
    133a:	19 82       	std	Y+1, r1	; 0x01
                msg.msgh.seq = ws_v.g_servos[i].last_seq = ws_get_next_transmit_seq();
    133c:	0e 94 49 08 	call	0x1092	; 0x1092 <ws_get_next_transmit_seq>
    1340:	d7 01       	movw	r26, r14
    1342:	52 96       	adiw	r26, 0x12	; 18
    1344:	8c 93       	st	X, r24
    1346:	8b 83       	std	Y+3, r24	; 0x03
                msg.msgh.opt.len = 1;
    1348:	8c 81       	ldd	r24, Y+4	; 0x04
    134a:	80 7c       	andi	r24, 0xC0	; 192
    134c:	81 60       	ori	r24, 0x01	; 1
    134e:	8c 83       	std	Y+4, r24	; 0x04
                msg.msgh.cmd = SBOXNET_CMD_FB_CHANGED;
    1350:	80 e3       	ldi	r24, 0x30	; 48
    1352:	8d 83       	std	Y+5, r24	; 0x05
                if (switches & mask) {
    1354:	1d 21       	and	r17, r13
    1356:	19 f0       	breq	.+6      	; 0x135e <ws_do_main+0x18c>
                    msg.data[0] = i|0x80;
    1358:	00 68       	ori	r16, 0x80	; 128
    135a:	0e 83       	std	Y+6, r16	; 0x06
    135c:	01 c0       	rjmp	.+2      	; 0x1360 <ws_do_main+0x18e>
                } else {
                    msg.data[0] = i;
    135e:	0e 83       	std	Y+6, r16	; 0x06
extern uint8_t sbn_all_sent(void);
extern uint8_t sbn_send_msg(struct sboxnet_msg_header* pmsg);
extern int8_t sbn_receive_msg(struct sboxnet_msg_header* pmsg, uint8_t maxmsglen);
static INLINE void sboxnet_init(void) { sbn_init(); }
static INLINE uint8_t sboxnet_all_sent(void) { return sbn_all_sent(); }
static INLINE uint8_t sboxnet_send_msg(struct sboxnet_msg_header* pmsg) { return sbn_send_msg(pmsg); }
    1360:	ce 01       	movw	r24, r28
    1362:	01 96       	adiw	r24, 0x01	; 1
    1364:	0f 94 0c 01 	call	0x20218	; 0x20218 <sbn_send_msg>
    1368:	06 c0       	rjmp	.+12     	; 0x1376 <ws_do_main+0x1a4>
        }
    }
    
    if (bit_is_clear(g_dev_state, DEV_STATE_FLG_WATCHDOG_b)) {
        uint8_t switches = ws_v.g_switches;
        for (uint8_t i = 0, mask = 1; i < ws_CHANNEL_COUNT; i++, mask <<= 1) {
    136a:	11 0f       	add	r17, r17
    136c:	01 96       	adiw	r24, 0x01	; 1
    136e:	73 96       	adiw	r30, 0x13	; 19
    1370:	88 30       	cpi	r24, 0x08	; 8
    1372:	91 05       	cpc	r25, r1
    1374:	61 f6       	brne	.-104    	; 0x130e <ws_do_main+0x13c>
                break; // only send one per do_main() loop
            }
        }
    }
    
    sleep_cpu();
    1376:	88 95       	sleep
}
    1378:	10 c0       	rjmp	.+32     	; 0x139a <ws_do_main+0x1c8>
    
    if (ws_v.g_servos_enabled == 0 && timer_timedout(&ws_v.g_wait_timer)) {
        ws_v.g_servos_enabled = 1;
    }
    
    if (!ws_v.g_manual_mode) {
    137a:	80 91 b5 20 	lds	r24, 0x20B5	; 0x8020b5 <ws_v+0xb1>
    137e:	81 11       	cpse	r24, r1
    1380:	bd cf       	rjmp	.-134    	; 0x12fc <ws_do_main+0x12a>
    1382:	72 cf       	rjmp	.-284    	; 0x1268 <ws_do_main+0x96>
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
    1384:	9f be       	out	0x3f, r9	; 63
    __asm__ volatile ("" ::: "memory");
    1386:	b3 e1       	ldi	r27, 0x13	; 19
    1388:	eb 0e       	add	r14, r27
    138a:	f1 1c       	adc	r15, r1
    138c:	00 5f       	subi	r16, 0xF0	; 240
    138e:	1f 4f       	sbci	r17, 0xFF	; 255
        for (uint8_t i = 0; i < ws_CHANNEL_COUNT; i++) {
    1390:	c0 16       	cp	r12, r16
    1392:	d1 06       	cpc	r13, r17
    1394:	09 f0       	breq	.+2      	; 0x1398 <ws_do_main+0x1c6>
    1396:	7c cf       	rjmp	.-264    	; 0x1290 <ws_do_main+0xbe>
    1398:	b1 cf       	rjmp	.-158    	; 0x12fc <ws_do_main+0x12a>
            }
        }
    }
    
    sleep_cpu();
}
    139a:	cb 5b       	subi	r28, 0xBB	; 187
    139c:	df 4f       	sbci	r29, 0xFF	; 255
    139e:	cd bf       	out	0x3d, r28	; 61
    13a0:	de bf       	out	0x3e, r29	; 62
    13a2:	df 91       	pop	r29
    13a4:	cf 91       	pop	r28
    13a6:	1f 91       	pop	r17
    13a8:	0f 91       	pop	r16
    13aa:	ff 90       	pop	r15
    13ac:	ef 90       	pop	r14
    13ae:	df 90       	pop	r13
    13b0:	cf 90       	pop	r12
    13b2:	bf 90       	pop	r11
    13b4:	af 90       	pop	r10
    13b6:	9f 90       	pop	r9
    13b8:	08 95       	ret

000013ba <com_sched_do_main>:
			return;
	}
}

void com_sched_do_main(void) {
	switch(g_v.module) {
    13ba:	80 91 e3 20 	lds	r24, 0x20E3	; 0x8020e3 <g_v+0x1c>
    13be:	90 91 e4 20 	lds	r25, 0x20E4	; 0x8020e4 <g_v+0x1d>
    13c2:	83 30       	cpi	r24, 0x03	; 3
    13c4:	91 05       	cpc	r25, r1
    13c6:	99 f0       	breq	.+38     	; 0x13ee <com_sched_do_main+0x34>
    13c8:	30 f4       	brcc	.+12     	; 0x13d6 <com_sched_do_main+0x1c>
    13ca:	81 30       	cpi	r24, 0x01	; 1
    13cc:	91 05       	cpc	r25, r1
    13ce:	49 f0       	breq	.+18     	; 0x13e2 <com_sched_do_main+0x28>
    13d0:	02 97       	sbiw	r24, 0x02	; 2
    13d2:	51 f0       	breq	.+20     	; 0x13e8 <com_sched_do_main+0x2e>
    13d4:	08 95       	ret
    13d6:	84 30       	cpi	r24, 0x04	; 4
    13d8:	91 05       	cpc	r25, r1
    13da:	61 f0       	breq	.+24     	; 0x13f4 <com_sched_do_main+0x3a>
    13dc:	05 97       	sbiw	r24, 0x05	; 5
    13de:	69 f0       	breq	.+26     	; 0x13fa <com_sched_do_main+0x40>
    13e0:	08 95       	ret
		case MODULE_TESTER:
			mtester_do_main();
    13e2:	0e 94 35 03 	call	0x66a	; 0x66a <mtester_do_main>
			return;
    13e6:	08 95       	ret

		case MODULE_GBM:
			gbm_do_main();
    13e8:	0e 94 25 02 	call	0x44a	; 0x44a <gbm_do_main>
			return;
    13ec:	08 95       	ret
			
		case MODULE_WS:
			ws_do_main();
    13ee:	0e 94 e9 08 	call	0x11d2	; 0x11d2 <ws_do_main>
			return;
    13f2:	08 95       	ret
			
		case MODULE_DCC:
			dcc_do_main();
    13f4:	0e 94 2e 02 	call	0x45c	; 0x45c <dcc_do_main>
			return;
    13f8:	08 95       	ret
			
		case MODULE_BOOSTER:
			booster_do_main();
    13fa:	0e 94 37 02 	call	0x46e	; 0x46e <booster_do_main>
    13fe:	08 95       	ret

00001400 <com_sched_do_before_bldr_activate>:
			return;
	}
}

void com_sched_do_before_bldr_activate(void) {
	switch(g_v.module) {
    1400:	80 91 e3 20 	lds	r24, 0x20E3	; 0x8020e3 <g_v+0x1c>
    1404:	90 91 e4 20 	lds	r25, 0x20E4	; 0x8020e4 <g_v+0x1d>
    1408:	83 30       	cpi	r24, 0x03	; 3
    140a:	91 05       	cpc	r25, r1
    140c:	99 f0       	breq	.+38     	; 0x1434 <com_sched_do_before_bldr_activate+0x34>
    140e:	30 f4       	brcc	.+12     	; 0x141c <com_sched_do_before_bldr_activate+0x1c>
    1410:	81 30       	cpi	r24, 0x01	; 1
    1412:	91 05       	cpc	r25, r1
    1414:	49 f0       	breq	.+18     	; 0x1428 <com_sched_do_before_bldr_activate+0x28>
    1416:	02 97       	sbiw	r24, 0x02	; 2
    1418:	51 f0       	breq	.+20     	; 0x142e <com_sched_do_before_bldr_activate+0x2e>
    141a:	08 95       	ret
    141c:	84 30       	cpi	r24, 0x04	; 4
    141e:	91 05       	cpc	r25, r1
    1420:	61 f0       	breq	.+24     	; 0x143a <com_sched_do_before_bldr_activate+0x3a>
    1422:	05 97       	sbiw	r24, 0x05	; 5
    1424:	69 f0       	breq	.+26     	; 0x1440 <com_sched_do_before_bldr_activate+0x40>
    1426:	08 95       	ret
		case MODULE_TESTER:
			mtester_do_main();
    1428:	0e 94 35 03 	call	0x66a	; 0x66a <mtester_do_main>
			return;
    142c:	08 95       	ret

		case MODULE_GBM:
			gbm_do_main();
    142e:	0e 94 25 02 	call	0x44a	; 0x44a <gbm_do_main>
			return;
    1432:	08 95       	ret
		
		case MODULE_WS:
			ws_do_main();
    1434:	0e 94 e9 08 	call	0x11d2	; 0x11d2 <ws_do_main>
			return;
    1438:	08 95       	ret
		
		case MODULE_DCC:
			dcc_do_main();
    143a:	0e 94 2e 02 	call	0x45c	; 0x45c <dcc_do_main>
			return;
    143e:	08 95       	ret
		
		case MODULE_BOOSTER:
			booster_do_main();
    1440:	0e 94 37 02 	call	0x46e	; 0x46e <booster_do_main>
    1444:	08 95       	ret

00001446 <main>:
        }
        t = t->next;
    }
}

__ATTR_OS_MAIN int main(void) {
    1446:	cd b7       	in	r28, 0x3d	; 61
    1448:	de b7       	in	r29, 0x3e	; 62
    144a:	c7 54       	subi	r28, 0x47	; 71
    144c:	d1 09       	sbc	r29, r1
    144e:	cd bf       	out	0x3d, r28	; 61
    1450:	de bf       	out	0x3e, r29	; 62
    cli();
    1452:	f8 94       	cli

}

static void com_init(void) {
	//bldr_init_ports();
	bldr_init_modules();
    1454:	0f 94 28 02 	call	0x20450	; 0x20450 <bldr_init_modules>
	//bldr_init_devvars();
	//bldr_switch_to_32MHz();
	//bldr_init_pr();
	//bldr_init_sboxnettimer();
	bldr_init_vars();
    1458:	0f 94 fa 01 	call	0x203f4	; 0x203f4 <bldr_init_vars>
}

static void com_init_system(void) {
	com_init();
    com_sched_init_system();
    145c:	0e 94 67 05 	call	0xace	; 0xace <com_sched_init_system>
    
    // timer
    TCD0.CTRLB = TC_WGMODE_NORMAL_gc;
    1460:	e0 e0       	ldi	r30, 0x00	; 0
    1462:	f9 e0       	ldi	r31, 0x09	; 9
    1464:	11 82       	std	Z+1, r1	; 0x01
    TCD0.CTRLD = 0;
    1466:	13 82       	std	Z+3, r1	; 0x03
    TCD0.CTRLE = 0;
    1468:	14 82       	std	Z+4, r1	; 0x04
    TCD0.INTCTRLA = 0;
    146a:	16 82       	std	Z+6, r1	; 0x06
    TCD0.INTCTRLB = TC_CCAINTLVL_LO_gc;
    146c:	81 e0       	ldi	r24, 0x01	; 1
    146e:	87 83       	std	Z+7, r24	; 0x07
    TCD0.INTFLAGS = 0xff;
    1470:	8f ef       	ldi	r24, 0xFF	; 255
    1472:	84 87       	std	Z+12, r24	; 0x0c
    TCD0.PER = 0xffff;
    1474:	8f ef       	ldi	r24, 0xFF	; 255
    1476:	9f ef       	ldi	r25, 0xFF	; 255
    1478:	86 a3       	std	Z+38, r24	; 0x26
    147a:	97 a3       	std	Z+39, r25	; 0x27
    //TCD0.CCA = TCD0.CNT + TIMER_PERIOD;
    TCD0.CTRLA = TC_CLKSEL_DIV64_gc;
    147c:	85 e0       	ldi	r24, 0x05	; 5
    147e:	80 83       	st	Z, r24

    // write product and vendor id to eeprom
    eeprom_update_word(&bldr_eeprom.productid, g_com.productid);
    1480:	06 eb       	ldi	r16, 0xB6	; 182
    1482:	10 e2       	ldi	r17, 0x20	; 32
    1484:	f8 01       	movw	r30, r16
    1486:	60 81       	ld	r22, Z
    1488:	71 81       	ldd	r23, Z+1	; 0x01
    148a:	85 e0       	ldi	r24, 0x05	; 5
    148c:	93 e0       	ldi	r25, 0x03	; 3
    148e:	0e 94 2d 0c 	call	0x185a	; 0x185a <eeprom_update_word>
    eeprom_update_word(&bldr_eeprom.vendorid, g_com.vendorid);
    1492:	f8 01       	movw	r30, r16
    1494:	62 81       	ldd	r22, Z+2	; 0x02
    1496:	73 81       	ldd	r23, Z+3	; 0x03
    1498:	87 e0       	ldi	r24, 0x07	; 7
    149a:	93 e0       	ldi	r25, 0x03	; 3
    149c:	0e 94 2d 0c 	call	0x185a	; 0x185a <eeprom_update_word>
    
    // write device desc to eeprom
    if (g_com.dev_desc_P) {
    14a0:	f8 01       	movw	r30, r16
    14a2:	02 85       	ldd	r16, Z+10	; 0x0a
    14a4:	13 85       	ldd	r17, Z+11	; 0x0b
    14a6:	01 15       	cp	r16, r1
    14a8:	11 05       	cpc	r17, r1
    14aa:	c1 f0       	breq	.+48     	; 0x14dc <main+0x96>
    14ac:	0f 2e       	mov	r0, r31
    14ae:	f0 e4       	ldi	r31, 0x40	; 64
    14b0:	ef 2e       	mov	r14, r31
    14b2:	f3 e0       	ldi	r31, 0x03	; 3
    14b4:	ff 2e       	mov	r15, r31
    14b6:	f0 2d       	mov	r31, r0
        PGM_P p = g_com.dev_desc_P;
        for (uint8_t n = 0; n < DEV_DESC_MAX_SIZE; n++) {
            uint8_t c = pgm_read_byte(p++);
    14b8:	f8 01       	movw	r30, r16
    14ba:	d4 90       	lpm	r13, Z
            eeprom_update_byte(&bldr_eeprom.dev_desc[0][n], c);
    14bc:	6d 2d       	mov	r22, r13
    14be:	c7 01       	movw	r24, r14
    14c0:	0e 94 22 0c 	call	0x1844	; 0x1844 <eeprom_update_byte>
            if (c == 0) {
    14c4:	dd 20       	and	r13, r13
    14c6:	51 f0       	breq	.+20     	; 0x14dc <main+0x96>
    14c8:	ff ef       	ldi	r31, 0xFF	; 255
    14ca:	ef 1a       	sub	r14, r31
    14cc:	ff 0a       	sbc	r15, r31
    14ce:	0f 5f       	subi	r16, 0xFF	; 255
    14d0:	1f 4f       	sbci	r17, 0xFF	; 255
    eeprom_update_word(&bldr_eeprom.vendorid, g_com.vendorid);
    
    // write device desc to eeprom
    if (g_com.dev_desc_P) {
        PGM_P p = g_com.dev_desc_P;
        for (uint8_t n = 0; n < DEV_DESC_MAX_SIZE; n++) {
    14d2:	80 e6       	ldi	r24, 0x60	; 96
    14d4:	e8 16       	cp	r14, r24
    14d6:	83 e0       	ldi	r24, 0x03	; 3
    14d8:	f8 06       	cpc	r15, r24
    14da:	71 f7       	brne	.-36     	; 0x14b8 <main+0x72>

__ATTR_OS_MAIN int main(void) {
    cli();
    com_init_system();

    com_process_cmd_reset();
    14dc:	0e 94 3c 01 	call	0x278	; 0x278 <com_process_cmd_reset>
#ifndef BOOTLOADER
extern void sbn_init(void);
extern uint8_t sbn_all_sent(void);
extern uint8_t sbn_send_msg(struct sboxnet_msg_header* pmsg);
extern int8_t sbn_receive_msg(struct sboxnet_msg_header* pmsg, uint8_t maxmsglen);
static INLINE void sboxnet_init(void) { sbn_init(); }
    14e0:	0f 94 08 01 	call	0x20210	; 0x20210 <sbn_init>
    sboxnet_init();
   
    sei();
    14e4:	78 94       	sei

    com_sched_do_setup();
    14e6:	0e 94 c7 08 	call	0x118e	; 0x118e <com_sched_do_setup>
                
                cli();
                
                com_sched_do_before_bldr_activate();
                
                TCC0.INTCTRLA = 0;
    14ea:	a1 2c       	mov	r10, r1
    14ec:	68 94       	set
    14ee:	bb 24       	eor	r11, r11
    14f0:	b3 f8       	bld	r11, 3
                TCC0.INTCTRLB = 0;
                TCC0.CTRLA = 0; // stop timer
                TCC0.INTFLAGS = 0xff; // clear interrupt flags
    14f2:	33 24       	eor	r3, r3
    14f4:	3a 94       	dec	r3
                TCC1.INTCTRLA = 0;
    14f6:	68 94       	set
    14f8:	cc 24       	eor	r12, r12
    14fa:	c6 f8       	bld	r12, 6
    14fc:	dd 24       	eor	r13, r13
    14fe:	d3 f8       	bld	r13, 3
                TCC1.INTCTRLB = 0;
                TCC1.CTRLA = 0; // stop timer
                TCC1.INTFLAGS = 0xff; // clear interrupt flags

                TCD0.INTCTRLA = 0;
    1500:	0f 2e       	mov	r0, r31
    1502:	e1 2c       	mov	r14, r1
    1504:	f9 e0       	ldi	r31, 0x09	; 9
    1506:	ff 2e       	mov	r15, r31
    1508:	f0 2d       	mov	r31, r0
                TCD0.INTCTRLB = 0;
                TCD0.CTRLA = 0; // stop timer
                TCD0.INTFLAGS = 0xff; // clear interrupt flags
                TCD1.INTCTRLA = 0;
    150a:	00 e4       	ldi	r16, 0x40	; 64
    150c:	19 e0       	ldi	r17, 0x09	; 9
    }
send_error:
    pmsg->opt.len = 2;
    pmsg->data[0] = pmsg->cmd;
    pmsg->data[1] = rc;
    pmsg->cmd = 0x80;
    150e:	68 94       	set
    1510:	22 24       	eor	r2, r2
    1512:	27 f8       	bld	r2, 7

static void com_process_msg(struct sboxnet_msg_header *pmsg) {
    uint8_t rc = 0;
    
    if (pmsg->srcaddr == 0) {
        g_v.timer_watchdog = WATCHDOG_VAL;
    1514:	0f 2e       	mov	r0, r31
    1516:	f7 ec       	ldi	r31, 0xC7	; 199
    1518:	8f 2e       	mov	r8, r31
    151a:	f0 e2       	ldi	r31, 0x20	; 32
    151c:	9f 2e       	mov	r9, r31
    151e:	f0 2d       	mov	r31, r0
    com_sched_do_setup();
    
    while(1) {
        struct sboxnet_msg_max msg;
        
        if (!bldr_task(&msg)) {
    1520:	ce 01       	movw	r24, r28
    1522:	01 96       	adiw	r24, 0x01	; 1
    1524:	0f 94 02 01 	call	0x20204	; 0x20204 <bldr_task>
    1528:	81 11       	cpse	r24, r1
    152a:	62 c1       	rjmp	.+708    	; 0x17f0 <main+0x3aa>
static INLINE uint8_t sboxnet_all_sent(void) { return sbn_all_sent(); }
static INLINE uint8_t sboxnet_send_msg(struct sboxnet_msg_header* pmsg) { return sbn_send_msg(pmsg); }
static INLINE int8_t sboxnet_receive_msg(struct sboxnet_msg_header* pmsg, uint8_t maxmsglen) { return sbn_receive_msg(pmsg, maxmsglen); }
    152c:	65 e4       	ldi	r22, 0x45	; 69
    152e:	ce 01       	movw	r24, r28
    1530:	01 96       	adiw	r24, 0x01	; 1
    1532:	0f 94 0a 01 	call	0x20214	; 0x20214 <sbn_receive_msg>
    sboxnet_send_msg(pmsg);
}

static void com_receive_and_process_msg(struct sboxnet_msg_max* pmsg) {    
    int8_t rc = sboxnet_receive_msg(&pmsg->msgh, sizeof(*pmsg));
    if (rc > 0) {
    1536:	18 16       	cp	r1, r24
    1538:	0c f0       	brlt	.+2      	; 0x153c <main+0xf6>
    153a:	2e c1       	rjmp	.+604    	; 0x1798 <main+0x352>


static void com_process_msg(struct sboxnet_msg_header *pmsg) {
    uint8_t rc = 0;
    
    if (pmsg->srcaddr == 0) {
    153c:	8a 81       	ldd	r24, Y+2	; 0x02
    153e:	81 11       	cpse	r24, r1
    1540:	02 c0       	rjmp	.+4      	; 0x1546 <main+0x100>
        g_v.timer_watchdog = WATCHDOG_VAL;
    1542:	f4 01       	movw	r30, r8
    1544:	27 82       	std	Z+7, r2	; 0x07
    }
   
    rc = com_sched_do_msg(pmsg);
    1546:	ce 01       	movw	r24, r28
    1548:	01 96       	adiw	r24, 0x01	; 1
    154a:	0e 94 9f 08 	call	0x113e	; 0x113e <com_sched_do_msg>
    if (rc == SBOXNET_ACKRC_OK) {
    154e:	88 23       	and	r24, r24
    1550:	09 f4       	brne	.+2      	; 0x1554 <main+0x10e>
    1552:	18 c1       	rjmp	.+560    	; 0x1784 <main+0x33e>
        goto send_ok;
    } else if (rc == SBOXNET_ACKRC_SEND_NO_ANSWER) {
    1554:	8f 3f       	cpi	r24, 0xFF	; 255
    1556:	09 f4       	brne	.+2      	; 0x155a <main+0x114>
    1558:	26 c1       	rjmp	.+588    	; 0x17a6 <main+0x360>
        return;
    } else if (rc != SBOXNET_ACKRC_CMD_UNKNOWN) {
    155a:	82 30       	cpi	r24, 0x02	; 2
    155c:	09 f0       	breq	.+2      	; 0x1560 <main+0x11a>
    155e:	0a c1       	rjmp	.+532    	; 0x1774 <main+0x32e>
        goto send_error;
    }

    if (pmsg->cmd & 0x80) {
    1560:	8d 81       	ldd	r24, Y+5	; 0x05
    1562:	88 23       	and	r24, r24
    1564:	0c f4       	brge	.+2      	; 0x1568 <main+0x122>
    1566:	1f c1       	rjmp	.+574    	; 0x17a6 <main+0x360>
    return SBOXNET_ACKRC_OK;
}

static uint8_t com_process_std_msg(struct sboxnet_msg_header *pmsg) {
    
    switch (pmsg->cmd) {
    1568:	82 30       	cpi	r24, 0x02	; 2
    156a:	09 f4       	brne	.+2      	; 0x156e <main+0x128>
    156c:	f0 c0       	rjmp	.+480    	; 0x174e <main+0x308>
    156e:	85 31       	cpi	r24, 0x15	; 21
    1570:	41 f0       	breq	.+16     	; 0x1582 <main+0x13c>
    1572:	81 30       	cpi	r24, 0x01	; 1
    1574:	01 f5       	brne	.+64     	; 0x15b6 <main+0x170>
        case SBOXNET_CMD_NET_RESET: {
            if (pmsg->srcaddr == 0) {
    1576:	8a 81       	ldd	r24, Y+2	; 0x02
    1578:	81 11       	cpse	r24, r1
    157a:	15 c1       	rjmp	.+554    	; 0x17a6 <main+0x360>
                return com_process_cmd_reset();
    157c:	0e 94 3c 01 	call	0x278	; 0x278 <com_process_cmd_reset>
    1580:	e7 c0       	rjmp	.+462    	; 0x1750 <main+0x30a>
        }
        case SBOXNET_CMD_NET_WATCHDOG: {
            return SBOXNET_ACKRC_SEND_NO_ANSWER;
        }
        case SBOXNET_CMD_DEV_RESET: {
            setbit_atomic(g_dev_state, DEV_STATE_FLG_RESET_b);
    1582:	83 e0       	ldi	r24, 0x03	; 3
    1584:	90 e2       	ldi	r25, 0x20	; 32
    1586:	80 97       	sbiw	r24, 0x20	; 32
    1588:	30 f4       	brcc	.+12     	; 0x1596 <main+0x150>
    158a:	80 91 03 20 	lds	r24, 0x2003	; 0x802003 <g_dev_state>
    158e:	80 64       	ori	r24, 0x40	; 64
    1590:	80 93 03 20 	sts	0x2003, r24	; 0x802003 <g_dev_state>
    1594:	08 c0       	rjmp	.+16     	; 0x15a6 <main+0x160>
    1596:	9f b7       	in	r25, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
    1598:	f8 94       	cli
    159a:	80 91 03 20 	lds	r24, 0x2003	; 0x802003 <g_dev_state>
    159e:	80 64       	ori	r24, 0x40	; 64
    15a0:	80 93 03 20 	sts	0x2003, r24	; 0x802003 <g_dev_state>
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
    15a4:	9f bf       	out	0x3f, r25	; 63
            if (pmsg->dstaddr == SBOXNET_ADDR_BROADCAST) {
    15a6:	89 81       	ldd	r24, Y+1	; 0x01
    15a8:	8f 3f       	cpi	r24, 0xFF	; 255
    15aa:	09 f4       	brne	.+2      	; 0x15ae <main+0x168>
    15ac:	fc c0       	rjmp	.+504    	; 0x17a6 <main+0x360>
                return SBOXNET_ACKRC_SEND_NO_ANSWER;
            } else {
                pmsg->opt.len = 0;
    15ae:	8c 81       	ldd	r24, Y+4	; 0x04
    15b0:	80 7c       	andi	r24, 0xC0	; 192
    15b2:	8c 83       	std	Y+4, r24	; 0x04
    15b4:	e7 c0       	rjmp	.+462    	; 0x1784 <main+0x33e>
                return SBOXNET_ACKRC_OK;
            }
        }
    }
    
    if (pmsg->dstaddr == SBOXNET_ADDR_BROADCAST) {
    15b6:	99 81       	ldd	r25, Y+1	; 0x01
    15b8:	9f 3f       	cpi	r25, 0xFF	; 255
    15ba:	09 f4       	brne	.+2      	; 0x15be <main+0x178>
    15bc:	f4 c0       	rjmp	.+488    	; 0x17a6 <main+0x360>
        return SBOXNET_ACKRC_SEND_NO_ANSWER;
    }
    
    switch (pmsg->cmd) {
    15be:	81 32       	cpi	r24, 0x21	; 33
    15c0:	09 f4       	brne	.+2      	; 0x15c4 <main+0x17e>
    15c2:	45 c0       	rjmp	.+138    	; 0x164e <main+0x208>
    15c4:	30 f4       	brcc	.+12     	; 0x15d2 <main+0x18c>
    15c6:	83 31       	cpi	r24, 0x13	; 19
    15c8:	09 f4       	brne	.+2      	; 0x15cc <main+0x186>
    15ca:	98 c0       	rjmp	.+304    	; 0x16fc <main+0x2b6>
    15cc:	80 32       	cpi	r24, 0x20	; 32
    15ce:	41 f0       	breq	.+16     	; 0x15e0 <main+0x19a>
    15d0:	b9 c0       	rjmp	.+370    	; 0x1744 <main+0x2fe>
    15d2:	82 32       	cpi	r24, 0x22	; 34
    15d4:	09 f4       	brne	.+2      	; 0x15d8 <main+0x192>
    15d6:	5a c0       	rjmp	.+180    	; 0x168c <main+0x246>
    15d8:	83 32       	cpi	r24, 0x23	; 35
    15da:	09 f4       	brne	.+2      	; 0x15de <main+0x198>
    15dc:	70 c0       	rjmp	.+224    	; 0x16be <main+0x278>
    15de:	b2 c0       	rjmp	.+356    	; 0x1744 <main+0x2fe>

static uint8_t com_cmd_reg_read(struct sboxnet_msg_header *pmsg) {
    uint16_t *pdata = (uint16_t*)pmsg->data;
    uint16_t regaddr = *pdata;
    uint8_t num = pmsg->data[2];
    if (pmsg->opt.len != 3 || num > SBOXNET_MSG_DATA_LEN/2 ) {
    15e0:	8c 81       	ldd	r24, Y+4	; 0x04
    15e2:	8f 73       	andi	r24, 0x3F	; 63
    15e4:	83 30       	cpi	r24, 0x03	; 3
    15e6:	09 f0       	breq	.+2      	; 0x15ea <main+0x1a4>
    15e8:	b8 c0       	rjmp	.+368    	; 0x175a <main+0x314>
}

static uint8_t com_cmd_reg_read(struct sboxnet_msg_header *pmsg) {
    uint16_t *pdata = (uint16_t*)pmsg->data;
    uint16_t regaddr = *pdata;
    uint8_t num = pmsg->data[2];
    15ea:	98 85       	ldd	r25, Y+8	; 0x08
    if (pmsg->opt.len != 3 || num > SBOXNET_MSG_DATA_LEN/2 ) {
    15ec:	90 32       	cpi	r25, 0x20	; 32
    15ee:	08 f0       	brcs	.+2      	; 0x15f2 <main+0x1ac>
    15f0:	b6 c0       	rjmp	.+364    	; 0x175e <main+0x318>
    return com_sched_do_reg_write(reg, data, mask);
}

static uint8_t com_cmd_reg_read(struct sboxnet_msg_header *pmsg) {
    uint16_t *pdata = (uint16_t*)pmsg->data;
    uint16_t regaddr = *pdata;
    15f2:	2e 81       	ldd	r18, Y+6	; 0x06
    15f4:	3f 81       	ldd	r19, Y+7	; 0x07
    uint8_t num = pmsg->data[2];
    if (pmsg->opt.len != 3 || num > SBOXNET_MSG_DATA_LEN/2 ) {
        return SBOXNET_ACKRC_INVALID_ARG;
    }
    pmsg->opt.len = 2*num;
    15f6:	89 2f       	mov	r24, r25
    15f8:	88 0f       	add	r24, r24
    15fa:	8e 73       	andi	r24, 0x3E	; 62
    15fc:	4c 81       	ldd	r20, Y+4	; 0x04
    15fe:	40 7c       	andi	r20, 0xC0	; 192
    1600:	84 2b       	or	r24, r20
    1602:	8c 83       	std	Y+4, r24	; 0x04
    while (num) {
    1604:	99 23       	and	r25, r25
    1606:	09 f4       	brne	.+2      	; 0x160a <main+0x1c4>
    1608:	bd c0       	rjmp	.+378    	; 0x1784 <main+0x33e>
    160a:	91 50       	subi	r25, 0x01	; 1
    160c:	39 01       	movw	r6, r18
    160e:	ef ef       	ldi	r30, 0xFF	; 255
    1610:	6e 1a       	sub	r6, r30
    1612:	7e 0a       	sbc	r7, r30
    1614:	69 0e       	add	r6, r25
    1616:	71 1c       	adc	r7, r1
    1618:	be 01       	movw	r22, r28
    161a:	6a 5f       	subi	r22, 0xFA	; 250
    161c:	7f 4f       	sbci	r23, 0xFF	; 255
        uint8_t rc = com_reg_read(regaddr++, pdata++);
    161e:	cb 01       	movw	r24, r22
    1620:	02 96       	adiw	r24, 0x02	; 2
    1622:	28 96       	adiw	r28, 0x08	; 8
    1624:	8e af       	std	Y+62, r24	; 0x3e
    1626:	9f af       	std	Y+63, r25	; 0x3f
    1628:	28 97       	sbiw	r28, 0x08	; 8
    162a:	29 01       	movw	r4, r18
    162c:	9f ef       	ldi	r25, 0xFF	; 255
    162e:	49 1a       	sub	r4, r25
    1630:	59 0a       	sbc	r5, r25
    1632:	c9 01       	movw	r24, r18
    1634:	0e 94 10 07 	call	0xe20	; 0xe20 <com_reg_read>
        if (rc != 0) {
    1638:	81 11       	cpse	r24, r1
    163a:	dc c0       	rjmp	.+440    	; 0x17f4 <main+0x3ae>
    if (pmsg->opt.len != 3 || num > SBOXNET_MSG_DATA_LEN/2 ) {
        return SBOXNET_ACKRC_INVALID_ARG;
    }
    pmsg->opt.len = 2*num;
    while (num) {
        uint8_t rc = com_reg_read(regaddr++, pdata++);
    163c:	28 96       	adiw	r28, 0x08	; 8
    163e:	6e ad       	ldd	r22, Y+62	; 0x3e
    1640:	7f ad       	ldd	r23, Y+63	; 0x3f
    1642:	28 97       	sbiw	r28, 0x08	; 8
    1644:	92 01       	movw	r18, r4
    uint8_t num = pmsg->data[2];
    if (pmsg->opt.len != 3 || num > SBOXNET_MSG_DATA_LEN/2 ) {
        return SBOXNET_ACKRC_INVALID_ARG;
    }
    pmsg->opt.len = 2*num;
    while (num) {
    1646:	46 14       	cp	r4, r6
    1648:	57 04       	cpc	r5, r7
    164a:	49 f7       	brne	.-46     	; 0x161e <main+0x1d8>
    164c:	9b c0       	rjmp	.+310    	; 0x1784 <main+0x33e>
    return SBOXNET_ACKRC_OK;
}

static uint8_t com_cmd_reg_read_multi(struct sboxnet_msg_header *pmsg) {
    uint16_t *pdata = (uint16_t*)pmsg->data;
    if (pmsg->opt.len > SBOXNET_MSG_DATA_LEN || (pmsg->opt.len & 0x01)) {
    164e:	2c 81       	ldd	r18, Y+4	; 0x04
    1650:	2f 73       	andi	r18, 0x3F	; 63
    1652:	82 2f       	mov	r24, r18
    1654:	90 e0       	ldi	r25, 0x00	; 0
    1656:	20 fd       	sbrc	r18, 0
    1658:	84 c0       	rjmp	.+264    	; 0x1762 <main+0x31c>
        return SBOXNET_ACKRC_INVALID_ARG;
    }
    uint8_t n = pmsg->opt.len / 2;
    165a:	95 95       	asr	r25
    165c:	87 95       	ror	r24
    165e:	58 2e       	mov	r5, r24
    while (n > 0) {
    1660:	88 23       	and	r24, r24
    1662:	09 f4       	brne	.+2      	; 0x1666 <main+0x220>
    1664:	8f c0       	rjmp	.+286    	; 0x1784 <main+0x33e>
    1666:	3e 01       	movw	r6, r28
    1668:	e6 e0       	ldi	r30, 0x06	; 6
    166a:	6e 0e       	add	r6, r30
    166c:	71 1c       	adc	r7, r1
    166e:	f3 01       	movw	r30, r6
        uint8_t rc = com_reg_read(*pdata, pdata);
    1670:	b3 01       	movw	r22, r6
    1672:	82 e0       	ldi	r24, 0x02	; 2
    1674:	68 0e       	add	r6, r24
    1676:	71 1c       	adc	r7, r1
    1678:	80 81       	ld	r24, Z
    167a:	91 81       	ldd	r25, Z+1	; 0x01
    167c:	0e 94 10 07 	call	0xe20	; 0xe20 <com_reg_read>
        if (rc != 0) {
    1680:	81 11       	cpse	r24, r1
    1682:	b8 c0       	rjmp	.+368    	; 0x17f4 <main+0x3ae>
            return rc;
        }
        pdata++;
        n--;
    1684:	5a 94       	dec	r5
    uint16_t *pdata = (uint16_t*)pmsg->data;
    if (pmsg->opt.len > SBOXNET_MSG_DATA_LEN || (pmsg->opt.len & 0x01)) {
        return SBOXNET_ACKRC_INVALID_ARG;
    }
    uint8_t n = pmsg->opt.len / 2;
    while (n > 0) {
    1686:	51 10       	cpse	r5, r1
    1688:	f2 cf       	rjmp	.-28     	; 0x166e <main+0x228>
    168a:	7c c0       	rjmp	.+248    	; 0x1784 <main+0x33e>
        }
        case SBOXNET_CMD_REG_WRITE: {
            uint16_t *pdata = (uint16_t*)pmsg->data;
            uint16_t regaddr = pdata[0];
            uint16_t regval  = pdata[1];
            uint16_t mask    = (pmsg->opt.len == 6 ? pdata[2] : 0xffff);
    168c:	8c 81       	ldd	r24, Y+4	; 0x04
    168e:	98 2f       	mov	r25, r24
    1690:	9f 73       	andi	r25, 0x3F	; 63
    1692:	96 30       	cpi	r25, 0x06	; 6
    1694:	19 f4       	brne	.+6      	; 0x169c <main+0x256>
    1696:	4a 85       	ldd	r20, Y+10	; 0x0a
    1698:	5b 85       	ldd	r21, Y+11	; 0x0b
    169a:	06 c0       	rjmp	.+12     	; 0x16a8 <main+0x262>
            if (pmsg->opt.len != 4 && pmsg->opt.len != 6) {
    169c:	8d 73       	andi	r24, 0x3D	; 61
    169e:	84 30       	cpi	r24, 0x04	; 4
    16a0:	09 f0       	breq	.+2      	; 0x16a4 <main+0x25e>
    16a2:	61 c0       	rjmp	.+194    	; 0x1766 <main+0x320>
        }
        case SBOXNET_CMD_REG_WRITE: {
            uint16_t *pdata = (uint16_t*)pmsg->data;
            uint16_t regaddr = pdata[0];
            uint16_t regval  = pdata[1];
            uint16_t mask    = (pmsg->opt.len == 6 ? pdata[2] : 0xffff);
    16a4:	4f ef       	ldi	r20, 0xFF	; 255
    16a6:	5f ef       	ldi	r21, 0xFF	; 255
        case SBOXNET_CMD_REG_READ_MULTI: {
            return com_cmd_reg_read_multi(pmsg);
        }
        case SBOXNET_CMD_REG_WRITE: {
            uint16_t *pdata = (uint16_t*)pmsg->data;
            uint16_t regaddr = pdata[0];
    16a8:	2e 81       	ldd	r18, Y+6	; 0x06
    16aa:	3f 81       	ldd	r19, Y+7	; 0x07
            uint16_t regval  = pdata[1];
    16ac:	68 85       	ldd	r22, Y+8	; 0x08
    16ae:	79 85       	ldd	r23, Y+9	; 0x09
            uint16_t mask    = (pmsg->opt.len == 6 ? pdata[2] : 0xffff);
            if (pmsg->opt.len != 4 && pmsg->opt.len != 6) {
                return SBOXNET_ACKRC_INVALID_ARG;
            }
            pmsg->opt.len = 0;
    16b0:	9c 81       	ldd	r25, Y+4	; 0x04
    16b2:	90 7c       	andi	r25, 0xC0	; 192
    16b4:	9c 83       	std	Y+4, r25	; 0x04
    }
    return com_sched_do_reg_read(reg, pdata);
}

static uint8_t com_reg_write(uint16_t reg, uint16_t data, uint16_t mask) {
    return com_sched_do_reg_write(reg, data, mask);
    16b6:	c9 01       	movw	r24, r18
    16b8:	0e 94 28 08 	call	0x1050	; 0x1050 <com_sched_do_reg_write>
    16bc:	49 c0       	rjmp	.+146    	; 0x1750 <main+0x30a>
        }
        case SBOXNET_CMD_REG_WRITE_BIT: {
            uint16_t* pdata = (uint16_t*)pmsg->data;
            uint16_t regaddr = pdata[0];
            uint8_t val = pmsg->data[2];
            if (pmsg->opt.len != 3) {
    16be:	8c 81       	ldd	r24, Y+4	; 0x04
    16c0:	8f 73       	andi	r24, 0x3F	; 63
    16c2:	83 30       	cpi	r24, 0x03	; 3
    16c4:	09 f0       	breq	.+2      	; 0x16c8 <main+0x282>
    16c6:	51 c0       	rjmp	.+162    	; 0x176a <main+0x324>
            return com_reg_write(regaddr, regval, mask);
        }
        case SBOXNET_CMD_REG_WRITE_BIT: {
            uint16_t* pdata = (uint16_t*)pmsg->data;
            uint16_t regaddr = pdata[0];
            uint8_t val = pmsg->data[2];
    16c8:	88 85       	ldd	r24, Y+8	; 0x08
            if (pmsg->opt.len != 3) {
                return SBOXNET_ACKRC_INVALID_ARG;
            }
            uint16_t data = 0;
            uint16_t mask = 0x01;
            mask <<= (val & 0x0f);
    16ca:	98 2f       	mov	r25, r24
    16cc:	9f 70       	andi	r25, 0x0F	; 15
    16ce:	41 e0       	ldi	r20, 0x01	; 1
    16d0:	50 e0       	ldi	r21, 0x00	; 0
    16d2:	02 c0       	rjmp	.+4      	; 0x16d8 <main+0x292>
    16d4:	44 0f       	add	r20, r20
    16d6:	55 1f       	adc	r21, r21
    16d8:	9a 95       	dec	r25
    16da:	e2 f7       	brpl	.-8      	; 0x16d4 <main+0x28e>
            if (val & 0x80) {
    16dc:	88 23       	and	r24, r24
    16de:	1c f4       	brge	.+6      	; 0x16e6 <main+0x2a0>
                data = mask;
    16e0:	64 2f       	mov	r22, r20
    16e2:	75 2f       	mov	r23, r21
    16e4:	02 c0       	rjmp	.+4      	; 0x16ea <main+0x2a4>
            uint16_t regaddr = pdata[0];
            uint8_t val = pmsg->data[2];
            if (pmsg->opt.len != 3) {
                return SBOXNET_ACKRC_INVALID_ARG;
            }
            uint16_t data = 0;
    16e6:	60 e0       	ldi	r22, 0x00	; 0
    16e8:	70 e0       	ldi	r23, 0x00	; 0
            pmsg->opt.len = 0;
            return com_reg_write(regaddr, regval, mask);
        }
        case SBOXNET_CMD_REG_WRITE_BIT: {
            uint16_t* pdata = (uint16_t*)pmsg->data;
            uint16_t regaddr = pdata[0];
    16ea:	2e 81       	ldd	r18, Y+6	; 0x06
    16ec:	3f 81       	ldd	r19, Y+7	; 0x07
            uint16_t mask = 0x01;
            mask <<= (val & 0x0f);
            if (val & 0x80) {
                data = mask;
            }
            pmsg->opt.len = 0;
    16ee:	9c 81       	ldd	r25, Y+4	; 0x04
    16f0:	90 7c       	andi	r25, 0xC0	; 192
    16f2:	9c 83       	std	Y+4, r25	; 0x04
    }
    return com_sched_do_reg_read(reg, pdata);
}

static uint8_t com_reg_write(uint16_t reg, uint16_t data, uint16_t mask) {
    return com_sched_do_reg_write(reg, data, mask);
    16f4:	c9 01       	movw	r24, r18
    16f6:	0e 94 28 08 	call	0x1050	; 0x1050 <com_sched_do_reg_write>
    16fa:	2a c0       	rjmp	.+84     	; 0x1750 <main+0x30a>
            }
            pmsg->opt.len = 0;
            return com_reg_write(regaddr, data, mask);
        }
        case SBOXNET_CMD_DEV_SET_DESC: {
            uint8_t n = pmsg->opt.len;
    16fc:	8c 81       	ldd	r24, Y+4	; 0x04
    16fe:	8f 73       	andi	r24, 0x3F	; 63
            if (n == 0 || n > DEV_DESC_MAX_SIZE + 1) {
    1700:	4f ef       	ldi	r20, 0xFF	; 255
    1702:	48 0f       	add	r20, r24
    1704:	41 32       	cpi	r20, 0x21	; 33
    1706:	98 f5       	brcc	.+102    	; 0x176e <main+0x328>
                return SBOXNET_ACKRC_INVALID_ARG;
            }
            uint8_t id = pmsg->data[0];
    1708:	6e 81       	ldd	r22, Y+6	; 0x06
            if (id == 0 || id >= DEV_NUM_DESCS) {
    170a:	9f ef       	ldi	r25, 0xFF	; 255
    170c:	96 0f       	add	r25, r22
    170e:	92 30       	cpi	r25, 0x02	; 2
    1710:	80 f5       	brcc	.+96     	; 0x1772 <main+0x32c>
                return SBOXNET_ACKRC_INVALID_ARG;
            }
            n--;
            if (n < DEV_DESC_MAX_SIZE) {
    1712:	40 32       	cpi	r20, 0x20	; 32
    1714:	40 f4       	brcc	.+16     	; 0x1726 <main+0x2e0>
                pmsg->data[1+n] = 0;
    1716:	e7 e0       	ldi	r30, 0x07	; 7
    1718:	f0 e0       	ldi	r31, 0x00	; 0
    171a:	ec 0f       	add	r30, r28
    171c:	fd 1f       	adc	r31, r29
    171e:	e4 0f       	add	r30, r20
    1720:	f1 1d       	adc	r31, r1
    1722:	10 82       	st	Z, r1
                n++;
    1724:	48 2f       	mov	r20, r24
            }
            eeprom_update_block(&pmsg->data[1], bldr_eeprom.dev_desc[id], n);
    1726:	50 e0       	ldi	r21, 0x00	; 0
    1728:	90 e2       	ldi	r25, 0x20	; 32
    172a:	69 9f       	mul	r22, r25
    172c:	b0 01       	movw	r22, r0
    172e:	11 24       	eor	r1, r1
    1730:	60 5c       	subi	r22, 0xC0	; 192
    1732:	7c 4f       	sbci	r23, 0xFC	; 252
    1734:	ce 01       	movw	r24, r28
    1736:	07 96       	adiw	r24, 0x07	; 7
    1738:	0e 94 12 0c 	call	0x1824	; 0x1824 <eeprom_update_block>
            pmsg->opt.len = 0;
    173c:	8c 81       	ldd	r24, Y+4	; 0x04
    173e:	80 7c       	andi	r24, 0xC0	; 192
    1740:	8c 83       	std	Y+4, r24	; 0x04
    1742:	20 c0       	rjmp	.+64     	; 0x1784 <main+0x33e>
            return SBOXNET_ACKRC_OK;
        }
        default:
            return bldr_process_basic_msg(pmsg);        
    1744:	ce 01       	movw	r24, r28
    1746:	01 96       	adiw	r24, 0x01	; 1
    1748:	0f 94 04 01 	call	0x20208	; 0x20208 <bldr_process_basic_msg>
    174c:	01 c0       	rjmp	.+2      	; 0x1750 <main+0x30a>
                return com_process_cmd_reset();
            }
            return SBOXNET_ACKRC_SEND_NO_ANSWER;
        }
        case SBOXNET_CMD_NET_WATCHDOG: {
            return SBOXNET_ACKRC_SEND_NO_ANSWER;
    174e:	83 2d       	mov	r24, r3
    if (pmsg->cmd & 0x80) {
        return;  // discard Ack Answers
    }
    
    rc = com_process_std_msg(pmsg);
    if (rc == SBOXNET_ACKRC_SEND_NO_ANSWER) {
    1750:	8f 3f       	cpi	r24, 0xFF	; 255
    1752:	49 f1       	breq	.+82     	; 0x17a6 <main+0x360>
        return;
    }
    if (rc == SBOXNET_ACKRC_OK) {
    1754:	81 11       	cpse	r24, r1
    1756:	0e c0       	rjmp	.+28     	; 0x1774 <main+0x32e>
    1758:	15 c0       	rjmp	.+42     	; 0x1784 <main+0x33e>

static uint8_t com_cmd_reg_read(struct sboxnet_msg_header *pmsg) {
    uint16_t *pdata = (uint16_t*)pmsg->data;
    uint16_t regaddr = *pdata;
    uint8_t num = pmsg->data[2];
    if (pmsg->opt.len != 3 || num > SBOXNET_MSG_DATA_LEN/2 ) {
    175a:	83 e0       	ldi	r24, 0x03	; 3
    175c:	0b c0       	rjmp	.+22     	; 0x1774 <main+0x32e>
    175e:	83 e0       	ldi	r24, 0x03	; 3
    1760:	09 c0       	rjmp	.+18     	; 0x1774 <main+0x32e>
    return SBOXNET_ACKRC_OK;
}

static uint8_t com_cmd_reg_read_multi(struct sboxnet_msg_header *pmsg) {
    uint16_t *pdata = (uint16_t*)pmsg->data;
    if (pmsg->opt.len > SBOXNET_MSG_DATA_LEN || (pmsg->opt.len & 0x01)) {
    1762:	83 e0       	ldi	r24, 0x03	; 3
    1764:	07 c0       	rjmp	.+14     	; 0x1774 <main+0x32e>
        case SBOXNET_CMD_REG_WRITE: {
            uint16_t *pdata = (uint16_t*)pmsg->data;
            uint16_t regaddr = pdata[0];
            uint16_t regval  = pdata[1];
            uint16_t mask    = (pmsg->opt.len == 6 ? pdata[2] : 0xffff);
            if (pmsg->opt.len != 4 && pmsg->opt.len != 6) {
    1766:	83 e0       	ldi	r24, 0x03	; 3
    1768:	05 c0       	rjmp	.+10     	; 0x1774 <main+0x32e>
        }
        case SBOXNET_CMD_REG_WRITE_BIT: {
            uint16_t* pdata = (uint16_t*)pmsg->data;
            uint16_t regaddr = pdata[0];
            uint8_t val = pmsg->data[2];
            if (pmsg->opt.len != 3) {
    176a:	83 e0       	ldi	r24, 0x03	; 3
    176c:	03 c0       	rjmp	.+6      	; 0x1774 <main+0x32e>
            pmsg->opt.len = 0;
            return com_reg_write(regaddr, data, mask);
        }
        case SBOXNET_CMD_DEV_SET_DESC: {
            uint8_t n = pmsg->opt.len;
            if (n == 0 || n > DEV_DESC_MAX_SIZE + 1) {
    176e:	83 e0       	ldi	r24, 0x03	; 3
    1770:	01 c0       	rjmp	.+2      	; 0x1774 <main+0x32e>
                return SBOXNET_ACKRC_INVALID_ARG;
            }
            uint8_t id = pmsg->data[0];
            if (id == 0 || id >= DEV_NUM_DESCS) {
    1772:	83 e0       	ldi	r24, 0x03	; 3
    }
    if (rc == SBOXNET_ACKRC_OK) {
        goto send_ok;
    }
send_error:
    pmsg->opt.len = 2;
    1774:	9c 81       	ldd	r25, Y+4	; 0x04
    1776:	90 7c       	andi	r25, 0xC0	; 192
    1778:	92 60       	ori	r25, 0x02	; 2
    177a:	9c 83       	std	Y+4, r25	; 0x04
    pmsg->data[0] = pmsg->cmd;
    177c:	9d 81       	ldd	r25, Y+5	; 0x05
    177e:	9e 83       	std	Y+6, r25	; 0x06
    pmsg->data[1] = rc;
    1780:	8f 83       	std	Y+7, r24	; 0x07
    pmsg->cmd = 0x80;
    1782:	2d 82       	std	Y+5, r2	; 0x05

send_ok:
    // send anwser
    pmsg->dstaddr = pmsg->srcaddr;
    1784:	8a 81       	ldd	r24, Y+2	; 0x02
    1786:	89 83       	std	Y+1, r24	; 0x01
    pmsg->cmd |= 0x80;
    1788:	8d 81       	ldd	r24, Y+5	; 0x05
    178a:	80 68       	ori	r24, 0x80	; 128
    178c:	8d 83       	std	Y+5, r24	; 0x05
extern uint8_t sbn_all_sent(void);
extern uint8_t sbn_send_msg(struct sboxnet_msg_header* pmsg);
extern int8_t sbn_receive_msg(struct sboxnet_msg_header* pmsg, uint8_t maxmsglen);
static INLINE void sboxnet_init(void) { sbn_init(); }
static INLINE uint8_t sboxnet_all_sent(void) { return sbn_all_sent(); }
static INLINE uint8_t sboxnet_send_msg(struct sboxnet_msg_header* pmsg) { return sbn_send_msg(pmsg); }
    178e:	ce 01       	movw	r24, r28
    1790:	01 96       	adiw	r24, 0x01	; 1
    1792:	0f 94 0c 01 	call	0x20218	; 0x20218 <sbn_send_msg>
    1796:	07 c0       	rjmp	.+14     	; 0x17a6 <main+0x360>
static void com_receive_and_process_msg(struct sboxnet_msg_max* pmsg) {    
    int8_t rc = sboxnet_receive_msg(&pmsg->msgh, sizeof(*pmsg));
    if (rc > 0) {
        com_process_msg(&pmsg->msgh);

    } else if (rc == SBOXNET_ERR_RECVMSG_CRC) {
    1798:	8e 3f       	cpi	r24, 0xFE	; 254
    179a:	29 f4       	brne	.+10     	; 0x17a6 <main+0x360>
        setbit(g_dev_errflags, DEV_ERR_FLG_SBOXNETCRC_b); // crc error
    179c:	80 91 02 20 	lds	r24, 0x2002	; 0x802002 <__data_end>
    17a0:	82 60       	ori	r24, 0x02	; 2
    17a2:	80 93 02 20 	sts	0x2002, r24	; 0x802002 <__data_end>
        struct sboxnet_msg_max msg;
        
        if (!bldr_task(&msg)) {
            com_receive_and_process_msg(&msg);

            if (g_dev_state & DEV_STATE_FLG_FWUP_MASK) {
    17a6:	80 91 03 20 	lds	r24, 0x2003	; 0x802003 <g_dev_state>
    17aa:	86 70       	andi	r24, 0x06	; 6
    17ac:	f1 f0       	breq	.+60     	; 0x17ea <main+0x3a4>
extern void sbn_init(void);
extern uint8_t sbn_all_sent(void);
extern uint8_t sbn_send_msg(struct sboxnet_msg_header* pmsg);
extern int8_t sbn_receive_msg(struct sboxnet_msg_header* pmsg, uint8_t maxmsglen);
static INLINE void sboxnet_init(void) { sbn_init(); }
static INLINE uint8_t sboxnet_all_sent(void) { return sbn_all_sent(); }
    17ae:	0f 94 0e 01 	call	0x2021c	; 0x2021c <sbn_all_sent>
                while (!sboxnet_all_sent()); // wait until sboxnet transmitter is empty
    17b2:	88 23       	and	r24, r24
    17b4:	e1 f3       	breq	.-8      	; 0x17ae <main+0x368>
                
                cli();
    17b6:	f8 94       	cli
                
                com_sched_do_before_bldr_activate();
    17b8:	0e 94 00 0a 	call	0x1400	; 0x1400 <com_sched_do_before_bldr_activate>
                
                TCC0.INTCTRLA = 0;
    17bc:	f5 01       	movw	r30, r10
    17be:	16 82       	std	Z+6, r1	; 0x06
                TCC0.INTCTRLB = 0;
    17c0:	17 82       	std	Z+7, r1	; 0x07
                TCC0.CTRLA = 0; // stop timer
    17c2:	10 82       	st	Z, r1
                TCC0.INTFLAGS = 0xff; // clear interrupt flags
    17c4:	34 86       	std	Z+12, r3	; 0x0c
                TCC1.INTCTRLA = 0;
    17c6:	f6 01       	movw	r30, r12
    17c8:	16 82       	std	Z+6, r1	; 0x06
                TCC1.INTCTRLB = 0;
    17ca:	17 82       	std	Z+7, r1	; 0x07
                TCC1.CTRLA = 0; // stop timer
    17cc:	10 82       	st	Z, r1
                TCC1.INTFLAGS = 0xff; // clear interrupt flags
    17ce:	34 86       	std	Z+12, r3	; 0x0c

                TCD0.INTCTRLA = 0;
    17d0:	f7 01       	movw	r30, r14
    17d2:	16 82       	std	Z+6, r1	; 0x06
                TCD0.INTCTRLB = 0;
    17d4:	17 82       	std	Z+7, r1	; 0x07
                TCD0.CTRLA = 0; // stop timer
    17d6:	10 82       	st	Z, r1
                TCD0.INTFLAGS = 0xff; // clear interrupt flags
    17d8:	34 86       	std	Z+12, r3	; 0x0c
                TCD1.INTCTRLA = 0;
    17da:	f8 01       	movw	r30, r16
    17dc:	16 82       	std	Z+6, r1	; 0x06
                TCD1.INTCTRLB = 0;
    17de:	17 82       	std	Z+7, r1	; 0x07
                TCD1.CTRLA = 0; // stop timer
    17e0:	10 82       	st	Z, r1
                TCD1.INTFLAGS = 0xff; // clear interrupt flags
    17e2:	34 86       	std	Z+12, r3	; 0x0c
                // start firmware update
                bldr_activate();
    17e4:	0f 94 00 01 	call	0x20200	; 0x20200 <bldr_vector_table>
    17e8:	9b ce       	rjmp	.-714    	; 0x1520 <main+0xda>
                // never reached
            } else {
                com_sched_do_main();
    17ea:	0e 94 dd 09 	call	0x13ba	; 0x13ba <com_sched_do_main>
    17ee:	98 ce       	rjmp	.-720    	; 0x1520 <main+0xda>
            }
        } else {
            sleep_cpu();
    17f0:	88 95       	sleep
        }
    }
    17f2:	96 ce       	rjmp	.-724    	; 0x1520 <main+0xda>
    if (pmsg->cmd & 0x80) {
        return;  // discard Ack Answers
    }
    
    rc = com_process_std_msg(pmsg);
    if (rc == SBOXNET_ACKRC_SEND_NO_ANSWER) {
    17f4:	8f 3f       	cpi	r24, 0xFF	; 255
    17f6:	09 f0       	breq	.+2      	; 0x17fa <main+0x3b4>
    17f8:	bd cf       	rjmp	.-134    	; 0x1774 <main+0x32e>
    17fa:	d5 cf       	rjmp	.-86     	; 0x17a6 <main+0x360>

000017fc <__udivmodhi4>:
    17fc:	aa 1b       	sub	r26, r26
    17fe:	bb 1b       	sub	r27, r27
    1800:	51 e1       	ldi	r21, 0x11	; 17
    1802:	07 c0       	rjmp	.+14     	; 0x1812 <__udivmodhi4_ep>

00001804 <__udivmodhi4_loop>:
    1804:	aa 1f       	adc	r26, r26
    1806:	bb 1f       	adc	r27, r27
    1808:	a6 17       	cp	r26, r22
    180a:	b7 07       	cpc	r27, r23
    180c:	10 f0       	brcs	.+4      	; 0x1812 <__udivmodhi4_ep>
    180e:	a6 1b       	sub	r26, r22
    1810:	b7 0b       	sbc	r27, r23

00001812 <__udivmodhi4_ep>:
    1812:	88 1f       	adc	r24, r24
    1814:	99 1f       	adc	r25, r25
    1816:	5a 95       	dec	r21
    1818:	a9 f7       	brne	.-22     	; 0x1804 <__udivmodhi4_loop>
    181a:	80 95       	com	r24
    181c:	90 95       	com	r25
    181e:	bc 01       	movw	r22, r24
    1820:	cd 01       	movw	r24, r26
    1822:	08 95       	ret

00001824 <eeprom_update_block>:
    1824:	dc 01       	movw	r26, r24
    1826:	a4 0f       	add	r26, r20
    1828:	b5 1f       	adc	r27, r21
    182a:	41 50       	subi	r20, 0x01	; 1
    182c:	50 40       	sbci	r21, 0x00	; 0
    182e:	48 f0       	brcs	.+18     	; 0x1842 <eeprom_update_block+0x1e>
    1830:	cb 01       	movw	r24, r22
    1832:	84 0f       	add	r24, r20
    1834:	95 1f       	adc	r25, r21
    1836:	2e 91       	ld	r18, -X
    1838:	0e 94 23 0c 	call	0x1846	; 0x1846 <eeprom_update_r18>
    183c:	41 50       	subi	r20, 0x01	; 1
    183e:	50 40       	sbci	r21, 0x00	; 0
    1840:	d0 f7       	brcc	.-12     	; 0x1836 <eeprom_update_block+0x12>
    1842:	08 95       	ret

00001844 <eeprom_update_byte>:
    1844:	26 2f       	mov	r18, r22

00001846 <eeprom_update_r18>:
    1846:	0e 94 5a 0c 	call	0x18b4	; 0x18b4 <eeprom_mapen>
    184a:	00 80       	ld	r0, Z
    184c:	02 16       	cp	r0, r18
    184e:	19 f0       	breq	.+6      	; 0x1856 <eeprom_update_r18+0x10>
    1850:	0e 94 34 0c 	call	0x1868	; 0x1868 <eeprom_write_r18>
    1854:	01 97       	sbiw	r24, 0x01	; 1
    1856:	01 97       	sbiw	r24, 0x01	; 1
    1858:	08 95       	ret

0000185a <eeprom_update_word>:
    185a:	01 96       	adiw	r24, 0x01	; 1
    185c:	27 2f       	mov	r18, r23
    185e:	0e 94 23 0c 	call	0x1846	; 0x1846 <eeprom_update_r18>
    1862:	0c 94 22 0c 	jmp	0x1844	; 0x1844 <eeprom_update_byte>

00001866 <eeprom_write_byte>:
    1866:	26 2f       	mov	r18, r22

00001868 <eeprom_write_r18>:
    1868:	e0 ec       	ldi	r30, 0xC0	; 192
    186a:	f1 e0       	ldi	r31, 0x01	; 1
    186c:	37 85       	ldd	r19, Z+15	; 0x0f
    186e:	37 fd       	sbrc	r19, 7
    1870:	fd cf       	rjmp	.-6      	; 0x186c <eeprom_write_r18+0x4>
    1872:	34 85       	ldd	r19, Z+12	; 0x0c
    1874:	37 7f       	andi	r19, 0xF7	; 247
    1876:	34 87       	std	Z+12, r19	; 0x0c
    1878:	37 85       	ldd	r19, Z+15	; 0x0f
    187a:	31 ff       	sbrs	r19, 1
    187c:	09 c0       	rjmp	.+18     	; 0x1890 <eeprom_write_r18+0x28>
    187e:	36 e3       	ldi	r19, 0x36	; 54
    1880:	32 87       	std	Z+10, r19	; 0x0a
    1882:	38 ed       	ldi	r19, 0xD8	; 216
    1884:	34 bf       	out	0x34, r19	; 52
    1886:	31 e0       	ldi	r19, 0x01	; 1
    1888:	33 87       	std	Z+11, r19	; 0x0b
    188a:	37 85       	ldd	r19, Z+15	; 0x0f
    188c:	37 fd       	sbrc	r19, 7
    188e:	fd cf       	rjmp	.-6      	; 0x188a <eeprom_write_r18+0x22>
    1890:	33 e3       	ldi	r19, 0x33	; 51
    1892:	32 87       	std	Z+10, r19	; 0x0a
    1894:	80 83       	st	Z, r24
    1896:	91 83       	std	Z+1, r25	; 0x01
    1898:	12 82       	std	Z+2, r1	; 0x02
    189a:	24 83       	std	Z+4, r18	; 0x04
    189c:	25 e3       	ldi	r18, 0x35	; 53
    189e:	22 87       	std	Z+10, r18	; 0x0a
    18a0:	28 ed       	ldi	r18, 0xD8	; 216
    18a2:	31 e0       	ldi	r19, 0x01	; 1
    18a4:	24 bf       	out	0x34, r18	; 52
    18a6:	33 87       	std	Z+11, r19	; 0x0b
    18a8:	01 96       	adiw	r24, 0x01	; 1
    18aa:	08 95       	ret

000018ac <eeprom_read_byte>:
    18ac:	03 d0       	rcall	.+6      	; 0x18b4 <eeprom_mapen>
    18ae:	80 81       	ld	r24, Z
    18b0:	99 27       	eor	r25, r25
    18b2:	08 95       	ret

000018b4 <eeprom_mapen>:
    18b4:	e0 ec       	ldi	r30, 0xC0	; 192
    18b6:	f1 e0       	ldi	r31, 0x01	; 1
    18b8:	37 85       	ldd	r19, Z+15	; 0x0f
    18ba:	37 fd       	sbrc	r19, 7
    18bc:	fd cf       	rjmp	.-6      	; 0x18b8 <eeprom_mapen+0x4>
    18be:	34 85       	ldd	r19, Z+12	; 0x0c
    18c0:	38 60       	ori	r19, 0x08	; 8
    18c2:	34 87       	std	Z+12, r19	; 0x0c
    18c4:	fc 01       	movw	r30, r24
    18c6:	e0 50       	subi	r30, 0x00	; 0
    18c8:	f0 4f       	sbci	r31, 0xF0	; 240
    18ca:	08 95       	ret

000018cc <_exit>:
    18cc:	f8 94       	cli

000018ce <__stop_program>:
    18ce:	ff cf       	rjmp	.-2      	; 0x18ce <__stop_program>
