// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition"

// DATE "09/21/2020 00:19:50"

// 
// Device: Altera EP4CE6E22C6 Package TQFP144
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module Lab2 (
	SBR1,
	DIN0,
	SBR0,
	Select,
	CLOCK,
	Select2,
	Select1,
	DIN1,
	Q00,
	Q01,
	Q02,
	Q03,
	Q10,
	Q11,
	Q12,
	Q13,
	QA1,
	QB1,
	QC1,
	QA2,
	QB2,
	QC2,
	SAR1,
	SAR0,
	STORE,
	FETCH,
	LDSBR);
output 	SBR1;
input 	DIN0;
output 	SBR0;
input 	Select;
input 	CLOCK;
input 	Select2;
input 	Select1;
input 	DIN1;
output 	Q00;
output 	Q01;
output 	Q02;
output 	Q03;
output 	Q10;
output 	Q11;
output 	Q12;
output 	Q13;
output 	QA1;
output 	QB1;
output 	QC1;
output 	QA2;
output 	QB2;
output 	QC2;
input 	SAR1;
input 	SAR0;
input 	STORE;
input 	FETCH;
input 	LDSBR;

// Design Ports Information
// SBR1	=>  Location: PIN_51,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SBR0	=>  Location: PIN_39,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Q00	=>  Location: PIN_128,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Q01	=>  Location: PIN_127,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Q02	=>  Location: PIN_125,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Q03	=>  Location: PIN_53,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Q10	=>  Location: PIN_3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Q11	=>  Location: PIN_77,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Q12	=>  Location: PIN_133,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Q13	=>  Location: PIN_71,	 I/O Standard: 2.5 V,	 Current Strength: Default
// QA1	=>  Location: PIN_42,	 I/O Standard: 2.5 V,	 Current Strength: Default
// QB1	=>  Location: PIN_32,	 I/O Standard: 2.5 V,	 Current Strength: Default
// QC1	=>  Location: PIN_44,	 I/O Standard: 2.5 V,	 Current Strength: Default
// QA2	=>  Location: PIN_49,	 I/O Standard: 2.5 V,	 Current Strength: Default
// QB2	=>  Location: PIN_46,	 I/O Standard: 2.5 V,	 Current Strength: Default
// QC2	=>  Location: PIN_34,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SAR1	=>  Location: PIN_126,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SAR0	=>  Location: PIN_111,	 I/O Standard: 2.5 V,	 Current Strength: Default
// STORE	=>  Location: PIN_137,	 I/O Standard: 2.5 V,	 Current Strength: Default
// FETCH	=>  Location: PIN_72,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LDSBR	=>  Location: PIN_83,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DIN1	=>  Location: PIN_50,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Select1	=>  Location: PIN_52,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Select2	=>  Location: PIN_38,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CLOCK	=>  Location: PIN_23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DIN0	=>  Location: PIN_30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Select	=>  Location: PIN_43,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("lab2_min_1200mv_0c_v_fast.sdo");
// synopsys translate_on

wire \SAR1~input_o ;
wire \SAR0~input_o ;
wire \STORE~input_o ;
wire \FETCH~input_o ;
wire \LDSBR~input_o ;
wire \SBR1~output_o ;
wire \SBR0~output_o ;
wire \Q00~output_o ;
wire \Q01~output_o ;
wire \Q02~output_o ;
wire \Q03~output_o ;
wire \Q10~output_o ;
wire \Q11~output_o ;
wire \Q12~output_o ;
wire \Q13~output_o ;
wire \QA1~output_o ;
wire \QB1~output_o ;
wire \QC1~output_o ;
wire \QA2~output_o ;
wire \QB2~output_o ;
wire \QC2~output_o ;
wire \CLOCK~input_o ;
wire \CLOCK~inputclkctrl_outclk ;
wire \Select2~input_o ;
wire \DIN1~input_o ;
wire \Select1~input_o ;
wire \Select~input_o ;
wire \TWOMX|23~0_combout ;
wire \SR1|41~q ;
wire \SR1|40~feeder_combout ;
wire \SR1|40~q ;
wire \SR1|39~feeder_combout ;
wire \SR1|39~q ;
wire \SR1|38~feeder_combout ;
wire \SR1|38~q ;
wire \THREEMX|10~0_combout ;
wire \THREEMX|9~0_combout ;
wire \DFF|10~q ;
wire \DIN0~input_o ;
wire \TWOMX|22~0_combout ;
wire \SR0|41~q ;
wire \SR0|40~feeder_combout ;
wire \SR0|40~q ;
wire \SR0|39~feeder_combout ;
wire \SR0|39~q ;
wire \SR0|38~feeder_combout ;
wire \SR0|38~q ;
wire \THREEMX|9~1_combout ;
wire \DFF|9~q ;


hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: IOOBUF_X16_Y0_N23
cycloneive_io_obuf \SBR1~output (
	.i(\DFF|10~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SBR1~output_o ),
	.obar());
// synopsys translate_off
defparam \SBR1~output .bus_hold = "false";
defparam \SBR1~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N16
cycloneive_io_obuf \SBR0~output (
	.i(\DFF|9~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SBR0~output_o ),
	.obar());
// synopsys translate_off
defparam \SBR0~output .bus_hold = "false";
defparam \SBR0~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y24_N16
cycloneive_io_obuf \Q00~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Q00~output_o ),
	.obar());
// synopsys translate_off
defparam \Q00~output .bus_hold = "false";
defparam \Q00~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y24_N9
cycloneive_io_obuf \Q01~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Q01~output_o ),
	.obar());
// synopsys translate_off
defparam \Q01~output .bus_hold = "false";
defparam \Q01~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y24_N23
cycloneive_io_obuf \Q02~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Q02~output_o ),
	.obar());
// synopsys translate_off
defparam \Q02~output .bus_hold = "false";
defparam \Q02~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N2
cycloneive_io_obuf \Q03~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Q03~output_o ),
	.obar());
// synopsys translate_off
defparam \Q03~output .bus_hold = "false";
defparam \Q03~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y23_N16
cycloneive_io_obuf \Q10~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Q10~output_o ),
	.obar());
// synopsys translate_off
defparam \Q10~output .bus_hold = "false";
defparam \Q10~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y4_N16
cycloneive_io_obuf \Q11~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Q11~output_o ),
	.obar());
// synopsys translate_off
defparam \Q11~output .bus_hold = "false";
defparam \Q11~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y24_N23
cycloneive_io_obuf \Q12~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Q12~output_o ),
	.obar());
// synopsys translate_off
defparam \Q12~output .bus_hold = "false";
defparam \Q12~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N16
cycloneive_io_obuf \Q13~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Q13~output_o ),
	.obar());
// synopsys translate_off
defparam \Q13~output .bus_hold = "false";
defparam \Q13~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y0_N2
cycloneive_io_obuf \QA1~output (
	.i(\SR0|41~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\QA1~output_o ),
	.obar());
// synopsys translate_off
defparam \QA1~output .bus_hold = "false";
defparam \QA1~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y6_N16
cycloneive_io_obuf \QB1~output (
	.i(\SR0|40~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\QB1~output_o ),
	.obar());
// synopsys translate_off
defparam \QB1~output .bus_hold = "false";
defparam \QB1~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N16
cycloneive_io_obuf \QC1~output (
	.i(\SR0|39~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\QC1~output_o ),
	.obar());
// synopsys translate_off
defparam \QC1~output .bus_hold = "false";
defparam \QC1~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y0_N16
cycloneive_io_obuf \QA2~output (
	.i(\SR1|41~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\QA2~output_o ),
	.obar());
// synopsys translate_off
defparam \QA2~output .bus_hold = "false";
defparam \QA2~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N2
cycloneive_io_obuf \QB2~output (
	.i(\SR1|40~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\QB2~output_o ),
	.obar());
// synopsys translate_off
defparam \QB2~output .bus_hold = "false";
defparam \QB2~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y5_N16
cycloneive_io_obuf \QC2~output (
	.i(\SR1|39~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\QC2~output_o ),
	.obar());
// synopsys translate_off
defparam \QC2~output .bus_hold = "false";
defparam \QC2~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y11_N8
cycloneive_io_ibuf \CLOCK~input (
	.i(CLOCK),
	.ibar(gnd),
	.o(\CLOCK~input_o ));
// synopsys translate_off
defparam \CLOCK~input .bus_hold = "false";
defparam \CLOCK~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneive_clkctrl \CLOCK~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\CLOCK~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\CLOCK~inputclkctrl_outclk ));
// synopsys translate_off
defparam \CLOCK~inputclkctrl .clock_type = "global clock";
defparam \CLOCK~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X1_Y0_N22
cycloneive_io_ibuf \Select2~input (
	.i(Select2),
	.ibar(gnd),
	.o(\Select2~input_o ));
// synopsys translate_off
defparam \Select2~input .bus_hold = "false";
defparam \Select2~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X13_Y0_N1
cycloneive_io_ibuf \DIN1~input (
	.i(DIN1),
	.ibar(gnd),
	.o(\DIN1~input_o ));
// synopsys translate_off
defparam \DIN1~input .bus_hold = "false";
defparam \DIN1~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N8
cycloneive_io_ibuf \Select1~input (
	.i(Select1),
	.ibar(gnd),
	.o(\Select1~input_o ));
// synopsys translate_off
defparam \Select1~input .bus_hold = "false";
defparam \Select1~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X5_Y0_N22
cycloneive_io_ibuf \Select~input (
	.i(Select),
	.ibar(gnd),
	.o(\Select~input_o ));
// synopsys translate_off
defparam \Select~input .bus_hold = "false";
defparam \Select~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X8_Y4_N6
cycloneive_lcell_comb \TWOMX|23~0 (
// Equation(s):
// \TWOMX|23~0_combout  = (\Select~input_o  & (\DFF|10~q )) # (!\Select~input_o  & ((\SR1|38~q )))

	.dataa(\Select~input_o ),
	.datab(gnd),
	.datac(\DFF|10~q ),
	.datad(\SR1|38~q ),
	.cin(gnd),
	.combout(\TWOMX|23~0_combout ),
	.cout());
// synopsys translate_off
defparam \TWOMX|23~0 .lut_mask = 16'hF5A0;
defparam \TWOMX|23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y4_N7
dffeas \SR1|41 (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(\TWOMX|23~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SR1|41~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SR1|41 .is_wysiwyg = "true";
defparam \SR1|41 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y4_N24
cycloneive_lcell_comb \SR1|40~feeder (
// Equation(s):
// \SR1|40~feeder_combout  = \SR1|41~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SR1|41~q ),
	.cin(gnd),
	.combout(\SR1|40~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SR1|40~feeder .lut_mask = 16'hFF00;
defparam \SR1|40~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y4_N25
dffeas \SR1|40 (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(\SR1|40~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SR1|40~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SR1|40 .is_wysiwyg = "true";
defparam \SR1|40 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y4_N10
cycloneive_lcell_comb \SR1|39~feeder (
// Equation(s):
// \SR1|39~feeder_combout  = \SR1|40~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SR1|40~q ),
	.cin(gnd),
	.combout(\SR1|39~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SR1|39~feeder .lut_mask = 16'hFF00;
defparam \SR1|39~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y4_N11
dffeas \SR1|39 (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(\SR1|39~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SR1|39~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SR1|39 .is_wysiwyg = "true";
defparam \SR1|39 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y4_N28
cycloneive_lcell_comb \SR1|38~feeder (
// Equation(s):
// \SR1|38~feeder_combout  = \SR1|39~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SR1|39~q ),
	.cin(gnd),
	.combout(\SR1|38~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SR1|38~feeder .lut_mask = 16'hFF00;
defparam \SR1|38~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y4_N29
dffeas \SR1|38 (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(\SR1|38~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SR1|38~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SR1|38 .is_wysiwyg = "true";
defparam \SR1|38 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y4_N4
cycloneive_lcell_comb \THREEMX|10~0 (
// Equation(s):
// \THREEMX|10~0_combout  = (!\Select2~input_o  & ((\Select1~input_o  & (\DIN1~input_o )) # (!\Select1~input_o  & ((\SR1|38~q )))))

	.dataa(\Select2~input_o ),
	.datab(\DIN1~input_o ),
	.datac(\Select1~input_o ),
	.datad(\SR1|38~q ),
	.cin(gnd),
	.combout(\THREEMX|10~0_combout ),
	.cout());
// synopsys translate_off
defparam \THREEMX|10~0 .lut_mask = 16'h4540;
defparam \THREEMX|10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y4_N22
cycloneive_lcell_comb \THREEMX|9~0 (
// Equation(s):
// \THREEMX|9~0_combout  = (\Select1~input_o ) # (!\Select2~input_o )

	.dataa(gnd),
	.datab(\Select1~input_o ),
	.datac(\Select2~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\THREEMX|9~0_combout ),
	.cout());
// synopsys translate_off
defparam \THREEMX|9~0 .lut_mask = 16'hCFCF;
defparam \THREEMX|9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y4_N5
dffeas \DFF|10 (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(\THREEMX|10~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\THREEMX|9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DFF|10~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DFF|10 .is_wysiwyg = "true";
defparam \DFF|10 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y8_N15
cycloneive_io_ibuf \DIN0~input (
	.i(DIN0),
	.ibar(gnd),
	.o(\DIN0~input_o ));
// synopsys translate_off
defparam \DIN0~input .bus_hold = "false";
defparam \DIN0~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X8_Y4_N12
cycloneive_lcell_comb \TWOMX|22~0 (
// Equation(s):
// \TWOMX|22~0_combout  = (\Select~input_o  & (\DFF|9~q )) # (!\Select~input_o  & ((\SR0|38~q )))

	.dataa(\Select~input_o ),
	.datab(gnd),
	.datac(\DFF|9~q ),
	.datad(\SR0|38~q ),
	.cin(gnd),
	.combout(\TWOMX|22~0_combout ),
	.cout());
// synopsys translate_off
defparam \TWOMX|22~0 .lut_mask = 16'hF5A0;
defparam \TWOMX|22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y4_N13
dffeas \SR0|41 (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(\TWOMX|22~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SR0|41~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SR0|41 .is_wysiwyg = "true";
defparam \SR0|41 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y4_N18
cycloneive_lcell_comb \SR0|40~feeder (
// Equation(s):
// \SR0|40~feeder_combout  = \SR0|41~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SR0|41~q ),
	.cin(gnd),
	.combout(\SR0|40~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SR0|40~feeder .lut_mask = 16'hFF00;
defparam \SR0|40~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y4_N19
dffeas \SR0|40 (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(\SR0|40~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SR0|40~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SR0|40 .is_wysiwyg = "true";
defparam \SR0|40 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y4_N20
cycloneive_lcell_comb \SR0|39~feeder (
// Equation(s):
// \SR0|39~feeder_combout  = \SR0|40~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SR0|40~q ),
	.cin(gnd),
	.combout(\SR0|39~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SR0|39~feeder .lut_mask = 16'hFF00;
defparam \SR0|39~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y4_N21
dffeas \SR0|39 (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(\SR0|39~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SR0|39~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SR0|39 .is_wysiwyg = "true";
defparam \SR0|39 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y4_N16
cycloneive_lcell_comb \SR0|38~feeder (
// Equation(s):
// \SR0|38~feeder_combout  = \SR0|39~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SR0|39~q ),
	.cin(gnd),
	.combout(\SR0|38~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SR0|38~feeder .lut_mask = 16'hFF00;
defparam \SR0|38~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y4_N17
dffeas \SR0|38 (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(\SR0|38~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SR0|38~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SR0|38 .is_wysiwyg = "true";
defparam \SR0|38 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y4_N14
cycloneive_lcell_comb \THREEMX|9~1 (
// Equation(s):
// \THREEMX|9~1_combout  = (!\Select2~input_o  & ((\Select1~input_o  & (\DIN0~input_o )) # (!\Select1~input_o  & ((\SR0|38~q )))))

	.dataa(\Select2~input_o ),
	.datab(\Select1~input_o ),
	.datac(\DIN0~input_o ),
	.datad(\SR0|38~q ),
	.cin(gnd),
	.combout(\THREEMX|9~1_combout ),
	.cout());
// synopsys translate_off
defparam \THREEMX|9~1 .lut_mask = 16'h5140;
defparam \THREEMX|9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y4_N15
dffeas \DFF|9 (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(\THREEMX|9~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\THREEMX|9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DFF|9~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DFF|9 .is_wysiwyg = "true";
defparam \DFF|9 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X16_Y24_N1
cycloneive_io_ibuf \SAR1~input (
	.i(SAR1),
	.ibar(gnd),
	.o(\SAR1~input_o ));
// synopsys translate_off
defparam \SAR1~input .bus_hold = "false";
defparam \SAR1~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X30_Y24_N22
cycloneive_io_ibuf \SAR0~input (
	.i(SAR0),
	.ibar(gnd),
	.o(\SAR0~input_o ));
// synopsys translate_off
defparam \SAR0~input .bus_hold = "false";
defparam \SAR0~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X7_Y24_N1
cycloneive_io_ibuf \STORE~input (
	.i(STORE),
	.ibar(gnd),
	.o(\STORE~input_o ));
// synopsys translate_off
defparam \STORE~input .bus_hold = "false";
defparam \STORE~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N8
cycloneive_io_ibuf \FETCH~input (
	.i(FETCH),
	.ibar(gnd),
	.o(\FETCH~input_o ));
// synopsys translate_off
defparam \FETCH~input .bus_hold = "false";
defparam \FETCH~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y9_N22
cycloneive_io_ibuf \LDSBR~input (
	.i(LDSBR),
	.ibar(gnd),
	.o(\LDSBR~input_o ));
// synopsys translate_off
defparam \LDSBR~input .bus_hold = "false";
defparam \LDSBR~input .simulate_z_as = "z";
// synopsys translate_on

assign SBR1 = \SBR1~output_o ;

assign SBR0 = \SBR0~output_o ;

assign Q00 = \Q00~output_o ;

assign Q01 = \Q01~output_o ;

assign Q02 = \Q02~output_o ;

assign Q03 = \Q03~output_o ;

assign Q10 = \Q10~output_o ;

assign Q11 = \Q11~output_o ;

assign Q12 = \Q12~output_o ;

assign Q13 = \Q13~output_o ;

assign QA1 = \QA1~output_o ;

assign QB1 = \QB1~output_o ;

assign QC1 = \QC1~output_o ;

assign QA2 = \QA2~output_o ;

assign QB2 = \QB2~output_o ;

assign QC2 = \QC2~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_ASDO_DATA1~	=>  Location: PIN_6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_FLASH_nCE_nCSO~	=>  Location: PIN_8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DCLK~	=>  Location: PIN_12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DATA0~	=>  Location: PIN_13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCEO~	=>  Location: PIN_101,	 I/O Standard: 2.5 V,	 Current Strength: 8mA

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_DATA0~~ibuf_o ;


endmodule
