Checking out Encounter license ...
Encounter_Digital_Impl_Sys_XL 13.1 license checkout succeeded.
You can run 2 CPU jobs with the base license that is currently checked out.
If required, use the setMultiCpuUsage command to enable multi-CPU processing.
This Encounter release has been compiled with OA version 22.43-p014.

*******************************************************************
*   Copyright (c)  Cadence Design Systems, Inc.  1996 - 2013.     *
*                     All rights reserved.                        *
*                                                                 *
*                                                                 *
*                                                                 *
* This program contains confidential and trade secret information *
* of Cadence Design Systems, Inc. and is protected by copyright   *
* law and international treaties.  Any reproduction, use,         *
* distribution or disclosure of this program or any portion of it,*
* or any attempt to obtain a human-readable version of this       *
* program, without the express, prior written consent of          *
* Cadence Design Systems, Inc., is strictly prohibited.           *
*                                                                 *
*                 Cadence Design Systems, Inc.                    *
*                    2655 Seely Avenue                            *
*                   San Jose, CA 95134,  USA                      *
*                                                                 *
*                                                                 *
*******************************************************************

@(#)CDS: Encounter v13.13-s017_1 (64bit) 07/30/2013 13:03 (Linux 2.6)
@(#)CDS: NanoRoute v13.13-s005 NR130716-1135/13_10-UB (database version 2.30, 190.4.1) {superthreading v1.19}
@(#)CDS: CeltIC v13.13-s001_1 (64bit) 07/19/2013 04:50:05 (Linux 2.6.18-194.el5)
@(#)CDS: AAE 13.13-e003 (64bit) 07/30/2013 (Linux 2.6.18-194.el5)
@(#)CDS: CTE 13.13-s004_1 (64bit) Jul 30 2013 05:44:27 (Linux 2.6.18-194.el5)
@(#)CDS: CPE v13.13-s001
@(#)CDS: IQRC/TQRC 12.1.1-s225 (64bit) Wed Jun 12 20:28:41 PDT 2013 (Linux 2.6.18-194.el5)
--- Starting "Encounter v13.13-s017_1" on Thu Nov 20 20:45:04 2014 (mem=140.2M) ---
--- Running on lab1-29 (x86_64 w/Linux 2.6.32-431.el6.x86_64) ---
This version was compiled on Tue Jul 30 13:03:02 PDT 2013.
Set DBUPerIGU to 1000.
Set net toggle Scale Factor to 1.00
Set Shrink Factor to 1.00000

**INFO:  MMMC transition support version v31-84 

<CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
<CMD> suppressMessage ENCEXT-2799
<CMD> win
<CMD> set init_verilog controller_struct.v
<CMD> set init_lef_file Lib6710_08.lef
<CMD> set init_mmmc_file mmmc.tcl
<CMD> set init_import_mode {-treatUndefinedCellAsBbox 0 -keepEmptyModule 1 }
<CMD> set init_gnd_net gnd!
<CMD> set init_pwr_net vdd!
<CMD> init_design

Loading LEF file Lib6710_08.lef...
Set DBUPerIGU to M2 pitch 2400.

viaInitial starts at Thu Nov 20 20:45:12 2014
viaInitial ends at Thu Nov 20 20:45:12 2014
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist 'controller_struct.v'

*** Memory Usage v#1 (Current mem = 482.016M, initial mem = 140.223M) ***
*** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=482.0M) ***
Top level cell is controller.
Reading typical_lib timing library '/home/nathan/5710/libfiles/11-19/Lib6710_08.lib' ...
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'AOI22X1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'B' of cell 'AOI22X1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'C' of cell 'AOI22X1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'D' of cell 'AOI22X1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AOI22X1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'BUFX4' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'BUFX4' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'BUFX8' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'BUFX8' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'CLK' of cell 'DFF2' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'CLRB' of cell 'DFF2' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'D' of cell 'DFF2' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'DFF2' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'QB' of cell 'DFF2' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'INVX1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'INVX1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'INVX2' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'INVX2' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'INVX4' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'INVX4' is not defined in the library.
Message <TECHLIB-436> has exceeded the message display limit of '20'. setMessageLimit/set_message_limit sets the limit. unsetMessageLimit/unset_message_limit can be used to reset this.
Read 16 cells in library 'Lib6710_08' 
*** End library_loading (cpu=0.00min, mem=0.0M, fe_cpu=0.11min, fe_real=0.20min, fe_mem=487.4M) ***

{DETAILMESSAGE}Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell controller ...
*** Netlist is unique.
** info: there are 20 modules.
** info: there are 147 stdCell insts.

*** Memory Usage v#1 (Current mem = 499.449M, initial mem = 140.223M) ***
**WARN: (ENCFP-3961):	techSite 'dbl_core' has no related Cells, So Cannnot calculated VDDonbotom attributes. Need correct LEF file
**WARN: (ENCFP-3961):	techSite 'IO' has no related Cells, So Cannnot calculated VDDonbotom attributes. Need correct LEF file
**WARN: (ENCFP-3961):	techSite 'corner' has no related Cells, So Cannnot calculated VDDonbotom attributes. Need correct LEF file
Generated pitch 2.4 in metal3 is different from 3 defined in technology file in unpreferred direction.
Generated pitch 3 in metal2 is different from 2.4 defined in technology file in unpreferred direction.
Generated pitch 2.4 in metal1 is different from 3 defined in technology file in unpreferred direction.
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Set Input Pin Transition Delay as 0.1 ps.
Initializing multi-corner RC extraction with 1 active RC Corners ...
**WARN: (ENCEXT-2773):	Unable to find a via resistance from LEF technology file.
**WARN: (ENCEXT-2775):	Via resistance between layer M0 and M1 is assigned 4 Ohms.
**WARN: (ENCEXT-2777):	Via resistance between layer M1 and M2 is not defined in the cap table. LEF value 0.9 Ohms will be used.
Type 'man ENCEXT-2777' for more detail.
**WARN: (ENCEXT-2777):	Via resistance between layer M2 and M3 is not defined in the cap table. LEF value 0.8 Ohms will be used.
Type 'man ENCEXT-2777' for more detail.
**WARN: (ENCEXT-2766):	Sheet resistance for layer M1 is not defined in the cap table. LEF value 0.085 will be used.
**WARN: (ENCEXT-2766):	Sheet resistance for layer M2 is not defined in the cap table. LEF value 0.085 will be used.
**WARN: (ENCEXT-2766):	Sheet resistance for layer M3 is not defined in the cap table. LEF value 0.055 will be used.
Summary of Active RC-Corners : 
 
 Analysis View: typical_view
    RC-Corner Name        : typical_rc
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : ''
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1
    RC-Corner PostRoute Cap Factor        : 1
    RC-Corner PostRoute XCap Factor       : 1
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
    RC-Corner PostRoute Clock Cap Factor  : 1   	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1   	[Derived from postRoute_res (effortLevel low)]
*Info: initialize multi-corner CTS.
CTE reading timing constraint file 'controller_struct.sdc' ...
**WARN: (TCLNL-330):	set_input_delay on clock root 'clk' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File controller_struct.sdc, Line 37).

INFO (CTE): read_dc_script finished with 1 WARNING.
WARNING (CTE-25): Line: 8 of File controller_struct.sdc : Skipped unsupported command: set_units


Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=252.6M, current mem=510.3M)
Total number of combinational cells: 15
Total number of sequential cells: 1
Total number of tristate cells: 0
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFX4 BUFX8
Total number of usable buffers: 2
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: INVX1 INVX4 INVX2 INVX8
Total number of usable inverters: 4
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells:
Total number of identified usable delay cells: 0
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
No delay cells were detected in the set of buffers. Buffers will be used to fix hold violations.
WARN: No Power Domain Created at this stage, default max voltage is 0
<CMD> setDrawView fplan
<CMD> getIoFlowFlag
<CMD> setFPlanRowSpacingAndType 15 2
<CMD> setIoFlowFlag 0
<CMD> floorPlan -flip s -coreMarginsBy die -site core -r 0.60 0.60 30.0 30.0 30.0 30.0
Adjusting Core to Left to: 31.2000.
Generated pitch 2.4 in metal3 is different from 3 defined in technology file in unpreferred direction.
Generated pitch 3 in metal2 is different from 2.4 defined in technology file in unpreferred direction.
Generated pitch 2.4 in metal1 is different from 3 defined in technology file in unpreferred direction.
**WARN: (ENCFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
<CMD> getIoFlowFlag
<CMD> fit
<CMD> saveDesign controller_fplan.enc
**WARN: (ENCSYT-3036):	Design directory controller_fplan.enc.dat exists, rename it to controller_fplan.enc.dat.tmp.
If saveDesign succeeds, it will be deleted.
Writing Netlist "controller_fplan.enc.dat/controller.v.gz" ...
Saving configuration ...
Saving preference file controller_fplan.enc.dat/enc.pref.tcl ...
Saving floorplan ...
Saving Drc markers ...
... No Drc file written since there is no markers found.
Saving placement ...
*** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=512.2M) ***
Saving route ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=512.2M) ***
Writing DEF file 'controller_fplan.enc.dat/controller.def.gz', current time is Thu Nov 20 20:45:13 2014 ...
unitPerMicron=1000, dbgMicronPerDBU=0.001000, unitPerDBU=1.000000
DEF file 'controller_fplan.enc.dat/controller.def.gz' is written, current time is Thu Nov 20 20:45:13 2014 ...
No integration constraint in the design.
<CMD> saveFPlan controller.fp
<CMD> globalNetConnect vdd! -type pgpin -pin vdd! -all
<CMD> globalNetConnect gnd! -type pgpin -pin gnd! -all
<CMD> globalNetConnect vdd! -type tiehi
<CMD> globalNetConnect gnd! -type tielo
<CMD> setAddRingMode -stacked_via_top_layer metal3
<CMD> setAddRingMode -stacked_via_bottom_layer metal1
<CMD> addRing -spacing 1.8 -width 9.9 -offset 1.8 -threshold 1.8 -jog_distance 1.8 -layer {bottom metal1 top metal1 right metal2 left metal2} -center 1 -around core -nets {gnd! vdd! }

The power planner created 8 wires.
*** Ending Ring Generation (totcpu: 0:00:00.0,real: 0:00:00.0, mem: 512.5M) ***
<CMD> setAddStripeMode -stacked_via_top_layer metal3
<CMD> setAddStripeMode -stacked_via_bottom_layer metal1
<CMD> addStripe -block_ring_top_layer_limit metal3 -max_same_layer_jog_length 3.0 -snap_wire_center_to_grid Grid -padcore_ring_bottom_layer_limit metal1 -set_to_set_distance 123 -padcore_ring_top_layer_limit metal3 -spacing 1.8 -xleft_offset 120 -merge_stripes_value 1.5 -layer metal2 -block_ring_bottom_layer_limit metal1 -width 4.8 -nets {gnd! vdd! }

Starting stripe generation ...
Non-Default setAddStripeOption Settings :
  NONE
Stripe generation is complete; vias are now being generated.
The power planner created 4 wires.
*** Ending Stripe Generation (totcpu: 0:00:00.0,real: 0:00:00.0, mem: 512.6M) ***
<CMD> sroute -allowJogging 1
*** Begin SPECIAL ROUTE on Thu Nov 20 20:45:13 2014 ***
SPECIAL ROUTE ran on directory: /home/nathan/5710/synth/lab7
SPECIAL ROUTE ran on machine: lab1-29 (Linux 2.6.32-431.el6.x86_64 x86_64 1.86Ghz)

Begin option processing ...
srouteConnectPowerBump set to false
routeSpecial set to true
srouteFollowCorePinEnd set to 3
srouteFollowPadPin set to true
srouteJogControl set to "preferWithChanges differentLayer"
sroutePadPinAllPorts set to true
sroutePreserveExistingRoutes set to true
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 1039.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 8 layers, 3 routing layers, 1 overlap layer
Read in 19 macros, 10 used
Read in 10 components
  10 core components: 10 unplaced, 0 placed, 0 fixed
Read in 27 logical pins
Read in 27 nets
Read in 2 special nets, 2 routed
Read in 20 terminals
Begin power routing ...
**WARN: (ENCSR-1254):	Cannot find any block pin of net vdd!. Check net list, or change option to include pin in given range.
**WARN: (ENCSR-1255):	Cannot find any pad pin of net vdd! to create pad ring. Check net list, or remove "CLASS CORE" from PORT definition in LEF file, or change option to include pin in given range.
**WARN: (ENCSR-1256):	Cannot find any CORE class pad pin of net vdd!. Change routing area or layer to include the expected pin, or check netlist, or change port class in LEF file.
Cannot find any AREAIO class pad pin of net vdd!. Check net list, or change port class in LEF file, or change option to include pin in given range.
**WARN: (ENCSR-1254):	Cannot find any block pin of net gnd!. Check net list, or change option to include pin in given range.
**WARN: (ENCSR-1255):	Cannot find any pad pin of net gnd! to create pad ring. Check net list, or remove "CLASS CORE" from PORT definition in LEF file, or change option to include pin in given range.
**WARN: (ENCSR-1256):	Cannot find any CORE class pad pin of net gnd!. Change routing area or layer to include the expected pin, or check netlist, or change port class in LEF file.
Cannot find any AREAIO class pad pin of net gnd!. Check net list, or change port class in LEF file, or change option to include pin in given range.
CPU time for FollowPin 0 seconds
CPU time for FollowPin 0 seconds
  Number of IO ports routed: 0
  Number of Block ports routed: 0
  Number of Stripe ports routed: 0
  Number of Core ports routed: 16
  Number of Pad ports routed: 0
  Number of Power Bump ports routed: 0
  Number of Followpin connections: 8
End power routing: cpu: 0:00:00, real: 0:00:00, peak: 1054.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 6 via definition ...Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished


sroute post-processing starts at Thu Nov 20 20:45:13 2014
The viaGen is rebuilding shadow vias for net gnd!.
sroute post-processing ends at Thu Nov 20 20:45:13 2014

sroute post-processing starts at Thu Nov 20 20:45:13 2014
The viaGen is rebuilding shadow vias for net vdd!.
sroute post-processing ends at Thu Nov 20 20:45:13 2014
sroute: Total CPU time used = 0:0:0
sroute: Total Real time used = 0:0:0
sroute: Total Memory used = 0.19 megs
sroute: Total Peak Memory used = 512.93 megs
<CMD> saveDesign controller_pplan.enc
**WARN: (ENCSYT-3036):	Design directory controller_pplan.enc.dat exists, rename it to controller_pplan.enc.dat.tmp.
If saveDesign succeeds, it will be deleted.
Writing Netlist "controller_pplan.enc.dat/controller.v.gz" ...
Saving configuration ...
Saving preference file controller_pplan.enc.dat/enc.pref.tcl ...
Saving floorplan ...
Saving Drc markers ...
... No Drc file written since there is no markers found.
Saving placement ...
*** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=513.1M) ***
Saving route ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=513.1M) ***
Writing DEF file 'controller_pplan.enc.dat/controller.def.gz', current time is Thu Nov 20 20:45:13 2014 ...
unitPerMicron=1000, dbgMicronPerDBU=0.001000, unitPerDBU=1.000000
DEF file 'controller_pplan.enc.dat/controller.def.gz' is written, current time is Thu Nov 20 20:45:13 2014 ...
No integration constraint in the design.
<CMD> setDesignMode -process 250
Applying the recommended capacitance filtering threshold values for 250nm process node: total_c_th=5, relative_c_th=0.03 and coupling_c_th=3.
	These values will be used by all post-route extraction engines, including TQRC, IQRC and QRC extraction.
	For postRoute effortLevel low extraction, the coupling_c_th value will be used only when the -capFilterMode parameter of the setExtractRCMode command is set to relAndCoup or relOrCoup. Default value of -capFilterMode parameter in postRoute extraction effortLevel low is relOnly.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'standard'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'low'.
<CMD> setPlaceMode -timingDriven true -reorderScan true -congEffort medium -doCongOpt false -modulePlan true
<CMD> placeDesign
*** Starting placeDesign default flow ***
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (ENCDC-1629):	The variable rdagUseDefaultDelayLimit was set to 101. This is less than the default 1000 and may result in inaccurate results for high fanout nets. To change the variable, run command 'set delaycal_use_default_delay_limit'.
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
**INFO: Analyzing IO path groups for slack adjustment
Effort level <high> specified for reg2reg_tmp.12909 path_group
#################################################################################
# Design Stage: PreRoute
# Design Mode: 250nm
# Analysis Mode: MMMC non-OCV
# Extraction Mode: default
# Delay Calculation Options: engine=aae signOff=true SIAware=false(opt)
# Switching Delay Calculation Engine to AAE
#################################################################################
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 524.7M, InitMEM = 524.7M)
siFlow : Timing analysis mode is single, using late cdB files
AAE_INFO: All RC in memory mode is on.
*** Memory pool thread-safe mode activated.
**WARN: (ENCTS-403):	Delay calculation was forced to extrapolate table data outside of the characterized range. In some cases, extrapolation can reduce the accuracy of the delay calculation. You can enable more detailed reporting of these cases by enabling the command 'setDelayCalMode -reportOutBound true'.
Type 'man ENCTS-403' for more detail.
AAE_THRD: End delay calculation. (MEM=568.43 CPU=0:00:00.0 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 568.4M) ***
*** Start deleteBufferTree ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
All-RC-Corners-Per-Net-In-Memory is turned ON...
Updating netlist

*summary: 19 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:00.0) ***
**INFO: Disable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
*** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
ThreeLayerMode is on. Timing-driven placement option disabled.
*** Starting "NanoPlace(TM) placement v#1 (mem=568.7M)" ...
Options: clkGateAware pinGuide congEffort=medium gpeffort=medium 
#std cell=128 #block=0 (0 floating + 0 preplaced) #ioInst=0 #net=141 #term=373 #term/net=2.65, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=27
stdCell: 128 single + 0 double + 0 multi
Total standard cell length = 0.9648 (mm), area = 0.0260 (mm^2)
Core basic site is core
**Info: (ENCSP-307): Design contains fractional 1 cell.
**WARN: (ENCSP-305):	Cell:BUFX8, Pin:A geometry (<-1200,9900> <0,11100>) is sticking out of cell's 
boundary (<0,0> <10200,27000>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
Average module density = 0.574.
Density for the design = 0.574.
       = stdcell_area 402 sites (26050 um^2) / alloc_area 700 sites (45360 um^2).
Pin Density = 0.928.
            = total # of pins 373 / total Instance area 402.
Clock gating cells determined by native netlist tracing.
Iteration  1: Total net bbox = 0.000e+00 (0.00e+00 0.00e+00)
              Est.  stn bbox = 0.000e+00 (0.00e+00 0.00e+00)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 568.7M
Iteration  2: Total net bbox = 0.000e+00 (0.00e+00 0.00e+00)
              Est.  stn bbox = 0.000e+00 (0.00e+00 0.00e+00)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 568.7M
Iteration  3: Total net bbox = 7.482e+00 (4.33e+00 3.16e+00)
              Est.  stn bbox = 7.482e+00 (4.33e+00 3.16e+00)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 568.7M
Iteration  4: Total net bbox = 3.889e+03 (3.87e+03 2.37e+01)
              Est.  stn bbox = 3.889e+03 (3.87e+03 2.37e+01)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 568.7M
Iteration  5: Total net bbox = 6.466e+03 (4.24e+03 2.23e+03)
              Est.  stn bbox = 6.466e+03 (4.24e+03 2.23e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 568.7M
Iteration  6: Total net bbox = 8.286e+03 (4.77e+03 3.52e+03)
              Est.  stn bbox = 8.600e+03 (4.96e+03 3.64e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 568.7M
*** cost = 8.286e+03 (4.77e+03 3.52e+03) (cpu for global=0:00:00.0) real=0:00:00.0***
Info: 0 clock gating cells identified, 0 (on average) moved
Core Placement runtime cpu: 0:00:00.0 real: 0:00:00.0
Core basic site is core
**Info: (ENCSP-307): Design contains fractional 1 cell.
**WARN: (ENCSP-305):	Cell:BUFX8, Pin:A geometry (<-1200,9900> <0,11100>) is sticking out of cell's 
boundary (<0,0> <10200,27000>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
[CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=568.7MB) @(0:00:07.0 - 0:00:07.0).
move report: preRPlace moves 128 insts, mean move: 22.59 um, max move: 52.42 um
	max move on inst (U148): (258.76, 146.34) --> (228.00, 168.00)
wireLenOptFixPriorityInst 0 inst fixed
Placement tweakage begins.
wire length = 9.569e+03 = 4.833e+03 H + 4.735e+03 V
wire length = 9.288e+03 = 4.666e+03 H + 4.623e+03 V
Placement tweakage ends.
move report: tweak moves 39 insts, mean move: 17.38 um, max move: 68.40 um
	max move on inst (U158): (91.20, 126.00) --> (117.60, 168.00)
Clock gating cells determined by native netlist tracing.
Wire length optimization begins.
Wire length optimization ends. (0:00:00.0)
move report: xdp moves 37 insts, mean move: 24.97 um, max move: 92.40 um
	max move on inst (U201): (304.80, 126.00) --> (254.40, 168.00)
[CPU] RefinePlace/WireLenOpt (cpu=0:00:00.0, real=0:00:00.0, mem=568.7MB) @(0:00:07.1 - 0:00:07.1).
[CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=568.7MB) @(0:00:07.1 - 0:00:07.1).
move report: rPlace moves 15 insts, mean move: 9.60 um, max move: 19.20 um
	max move on inst (U206): (268.80, 57.00) --> (288.00, 57.00)
move report: overall moves 128 insts, mean move: 25.22 um, max move: 77.92 um
	max move on inst (U201): (306.92, 142.60) --> (254.40, 168.00)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =        77.92 um
  inst (U201) with max move: (306.921, 142.599) -> (254.4, 168)
  mean    (X+Y) =        25.22 um
Total instances flipped for WireLenOpt: 61
Total instances moved : 128
*** cpu=0:00:00.0   mem=568.7M  mem(used)=0.0M***
[CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=568.7MB) @(0:00:07.0 - 0:00:07.1).
Total net length = 9.195e+03 (4.691e+03 4.504e+03) (ext = 2.428e+03)
*** End of Placement (cpu=0:00:00.1, real=0:00:00.0, mem=568.7M) ***
Core basic site is core
**Info: (ENCSP-307): Design contains fractional 1 cell.
**WARN: (ENCSP-305):	Cell:BUFX8, Pin:A geometry (<-1200,9900> <0,11100>) is sticking out of cell's 
boundary (<0,0> <10200,27000>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
default core: bins with density >  0.75 =    0 % ( 0 / 2 )
Starting IO pin assignment...
Completed IO pin assignment.
**WARN: (ENCSP-9025):	No scan chain specified/traced.
*** Finishing placeDesign default flow ***
**placeDesign ... cpu = 0: 0: 0, real = 0: 0: 0, mem = 569.7M **
<CMD> setDrawView place
<CMD> setOptMode -yieldEffort none
<CMD> setOptMode -effort high
<CMD> setOptMode -maxDensity 0.95
<CMD> setOptMode -drcMargin 0.0
<CMD> setOptMode -holdTargetSlack 0.0 -setupTargetSlack 0.0
<CMD> setOptMode -simplifyNetlist false
<CMD> clearClockDomains
**WARN: (ENCSYC-6123):	The clearClockDomains command is obsolete - support for this command will 
 be discontinued in a future release of the software. You should update your scripts to be 
 compatible with the path group based flow - refer to the reset_path_group command. 
 In this release, the clearClockDomains command will be translated to the equivalent commands 
 for the path group flow. You may also set 'setAnalysisMode -honorClockDomains true' for backward 
 compatibility with previous releases.
<CMD> setOptMode -usefulSkew false
<CMD> optDesign -preCTS -drv -outDir controller_reports/preCTSOptTimingReports
**INFO: Enabling Trial Route flow for DRV Fixing.
GigaOpt running with 1 threads.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 568.1M, totSessionCpu=0:00:07 **
setTrialRouteMode -fixAirConnect true
Added -handlePreroute to trialRouteMode
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0; extra slack 0.1
Hold Target Slack: user slack 0
**WARN: (ENCOPT-3195):	Changed analysis mode: setAnalysisMode -clockPropagation forcedIdeal.
**WARN: (ENCSP-305):	Cell:BUFX8, Pin:A geometry (<-1200,9900> <0,11100>) is sticking out of cell's 
boundary (<0,0> <10200,27000>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
Multi-VT timing optimization disabled based on library information.
*** Starting trialRoute (mem=568.5M) ***

There are 0 guide points passed to trialRoute for fixed pins.
There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
Options:  -handlePreroute -noPinGuide

Nr of prerouted/Fixed nets = 0
routingBox: (0 0) (427650 225000)
coreBox:    (31200 30000) (397650 195000)

Phase 1a route (0:00:00.0 569.8M):
Est net length = 8.360e+03um = 4.652e+03H + 3.708e+03V
Usage: (20.0%H 41.0%V) = (5.885e+03um 1.333e+04um) = (480 402)
Obstruct: 15 = 0 (0.0%H) + 15 (6.7%V)
Overflow: 8 = 0 (0.00% H) + 8 (3.75% V)
Number obstruct path=2 reroute=0

Phase 1b route (0:00:00.0 572.3M):
Usage: (20.1%H 41.1%V) = (5.909e+03um 1.334e+04um) = (482 403)
Overflow: 9 = 0 (0.00% H) + 9 (4.50% V)

Phase 1c route (0:00:00.0 572.3M):
Usage: (20.1%H 41.4%V) = (5.909e+03um 1.344e+04um) = (482 406)
Overflow: 9 = 0 (0.00% H) + 9 (4.50% V)

Phase 1d route (0:00:00.0 572.3M):
Usage: (20.1%H 41.4%V) = (5.912e+03um 1.344e+04um) = (482 406)
Overflow: 9 = 0 (0.00% H) + 9 (4.31% V)

Phase 1a-1d Overflow: 0.00% H + 4.31% V (0:00:00.0 572.3M)


Phase 1e route (0:00:00.0 573.0M):
Usage: (20.4%H 41.1%V) = (5.996e+03um 1.335e+04um) = (489 403)
Overflow: 4 = 0 (0.00% H) + 4 (1.91% V)

Phase 1f route (0:00:00.0 573.0M):
Usage: (20.5%H 41.3%V) = (6.034e+03um 1.342e+04um) = (492 405)
Overflow: 2 = 0 (0.00% H) + 2 (0.96% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -1:	0	 0.00%	2	 0.96%
--------------------------------------
  0:	0	 0.00%	46	22.01%
  1:	2	 0.89%	20	 9.57%
  2:	8	 3.57%	33	15.79%
  3:	4	 1.79%	13	 6.22%
  4:	8	 3.57%	28	13.40%
  5:	202	90.18%	67	32.06%


Phase 1e-1f Overflow: 0.00% H + 0.96% V (0:00:00.0 573.0M)

Global route (cpu=0.0s real=0.0s 570.4M)


*** After '-updateRemainTrks' operation: 

Usage: (20.5%H 41.3%V) = (6.034e+03um 1.342e+04um) = (492 405)
Overflow: 2 = 0 (0.00% H) + 2 (0.96% V)

Phase 1l Overflow: 0.00% H + 0.96% V (0:00:00.0 573.0M)


Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -1:	0	 0.00%	2	 0.96%
--------------------------------------
  0:	0	 0.00%	46	22.01%
  1:	2	 0.89%	20	 9.57%
  2:	8	 3.57%	33	15.79%
  3:	4	 1.79%	13	 6.22%
  4:	8	 3.57%	28	13.40%
  5:	202	90.18%	67	32.06%


*** Completed Phase 1 route (0:00:00.0 568.5M) ***


Total length: 9.847e+03um, number of vias: 597
M1(H) length: 5.670e+01um, number of vias: 340
M2(V) length: 5.168e+03um, number of vias: 257
M3(H) length: 4.622e+03um
*** Completed Phase 2 route (0:00:00.0 568.6M) ***

*** Finished all Phases (cpu=0:00:00.0 mem=568.6M) ***
Peak Memory Usage was 568.5M 
*** Finished trialRoute (cpu=0:00:00.0 mem=568.6M) ***

Initializing multi-corner resistance tables ...
Extraction called for design 'controller' of instances=128 and nets=143 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design controller.
RC Extraction called in multi-corner(1) mode.
**WARN: (ENCEXT-6197):	Capacitance table file not specified. This will result in lower parasitic accuracy using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the capacitance table file using 'generateCapTbl' command and specify it before extraction.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 568.605M)
Found active setup analysis view typical_view
Found active hold analysis view typical_view
**WARN: (ENCSP-305):	Cell:BUFX8, Pin:A geometry (<-1200,9900> <0,11100>) is sticking out of cell's 
boundary (<0,0> <10200,27000>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
AAE_INFO: All RC in memory mode is on.
AAE_THRD: End delay calculation. (MEM=575.27 CPU=0:00:00.0 REAL=0:00:00.0)

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -2.430  |
|           TNS (ns):| -10.642 |
|    Violating Paths:|    8    |
|          All Paths:|   22    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      1 (1)       |   -0.003   |      1 (1)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 57.429%
------------------------------------------------------------
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 575.5M, totSessionCpu=0:00:07 **
*** Starting optimizing excluded clock nets MEM= 575.5M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 575.6M) ***
Begin: GigaOpt DRV Optimization
Begin: Processing multi-driver nets
Info: 1 clock net  excluded from IPO operation.
*** Starting multi-driver net buffering ***
*summary: 0 non-ignored multi-driver nets.
*** Finished buffering multi-driver nets (CPU=0:00:00.0, MEM=573.7M) ***
End: Processing multi-driver nets
Info: 1 clock net  excluded from IPO operation.
Core basic site is core
**Info: (ENCSP-307): Design contains fractional 1 cell.
**WARN: (ENCSP-305):	Cell:BUFX8, Pin:A geometry (<-1200,9900> <0,11100>) is sticking out of cell's 
boundary (<0,0> <10200,27000>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
Core basic site is core
**Info: (ENCSP-307): Design contains fractional 1 cell.
**WARN: (ENCSP-305):	Cell:BUFX8, Pin:A geometry (<-1200,9900> <0,11100>) is sticking out of cell's 
boundary (<0,0> <10200,27000>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
*info: There are 2 candidate Buffer cells
*info: There are 3 candidate Inverter cells
+--------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |         |            |           |
+--------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  | Density |    Real    |    Mem    |
+--------------------------------------------------------------------------------------------------------------------------+
|     2   |     5   |     0   |      0  |     0   |     0   |     0   |     0   | -2.43 |  57.43  |            |           |
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | -2.43 |  58.57  |   0:00:00.0|     696.0M|
+--------------------------------------------------------------------------------------------------------------------------+

*** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=696.0M) ***

*** Starting refinePlace (0:00:07.4 mem=696.3M) ***
**WARN: (ENCSP-305):	Cell:BUFX8, Pin:A geometry (<-1200,9900> <0,11100>) is sticking out of cell's 
boundary (<0,0> <10200,27000>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
[CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=696.4MB) @(0:00:07.4 - 0:00:07.4).
move report: preRPlace moves 16 insts, mean move: 2.40 um, max move: 2.40 um
	max move on inst (FE_OFC1_n191): (302.40, 99.00) --> (304.80, 99.00)
wireLenOptFixPriorityInst 0 inst fixed
[CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=696.4MB) @(0:00:07.4 - 0:00:07.4).
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 16 insts, mean move: 2.40 um, max move: 2.40 um
	max move on inst (FE_OFC1_n191): (302.40, 99.00) --> (304.80, 99.00)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         2.40 um
  inst (FE_OFC1_n191) with max move: (302.4, 99) -> (304.8, 99)
  mean    (X+Y) =         2.40 um
Total instances moved : 16
*** cpu=0:00:00.0   mem=696.4M  mem(used)=0.1M***
[CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=696.4MB) @(0:00:07.4 - 0:00:07.4).
*** maximum move = 2.4um ***
*** Finished refinePlace (0:00:07.4 mem=696.4M) ***
*** Re-routing 4 un-routed nets (696.4M) ***
*** Finished re-routing un-routed nets (696.4M) ***
**WARN: (ENCSP-305):	Cell:BUFX8, Pin:A geometry (<-1200,9900> <0,11100>) is sticking out of cell's 
boundary (<0,0> <10200,27000>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
**WARN: (ENCSP-305):	Cell:BUFX8, Pin:A geometry (<-1200,9900> <0,11100>) is sticking out of cell's 
boundary (<0,0> <10200,27000>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary

*** Finish Physical Update (cpu=0:00:00.0 real=0:00:00.0 mem=696.4M) ***
End: GigaOpt DRV Optimization
GigaOpt: Cleaning up trial route
*** Starting trialRoute (mem=656.1M) ***

There are 0 guide points passed to trialRoute for fixed pins.
There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 0
routingBox: (0 0) (427650 225000)
coreBox:    (31200 30000) (397650 195000)

Phase 1a route (0:00:00.0 657.4M):
Est net length = 8.430e+03um = 4.689e+03H + 3.741e+03V
Usage: (20.2%H 41.6%V) = (5.950e+03um 1.355e+04um) = (485 408)
Obstruct: 15 = 0 (0.0%H) + 15 (6.7%V)
Overflow: 8 = 0 (0.00% H) + 8 (3.75% V)
Number obstruct path=2 reroute=0

Phase 1b route (0:00:00.0 659.9M):
Usage: (20.3%H 41.7%V) = (5.974e+03um 1.357e+04um) = (487 409)
Overflow: 9 = 0 (0.00% H) + 9 (4.50% V)

Phase 1c route (0:00:00.0 659.9M):
Usage: (20.3%H 41.9%V) = (5.974e+03um 1.362e+04um) = (487 411)
Overflow: 9 = 0 (0.00% H) + 9 (4.50% V)

Phase 1d route (0:00:00.0 659.9M):
Usage: (20.3%H 41.9%V) = (5.976e+03um 1.362e+04um) = (487 411)
Overflow: 10 = 0 (0.00% H) + 10 (4.78% V)

Phase 1a-1d Overflow: 0.00% H + 4.78% V (0:00:00.0 659.9M)


Phase 1e route (0:00:00.0 660.6M):
Usage: (20.6%H 41.6%V) = (6.060e+03um 1.353e+04um) = (494 408)
Overflow: 4 = 0 (0.00% H) + 4 (1.91% V)

Phase 1f route (0:00:00.0 660.6M):
Usage: (20.8%H 41.8%V) = (6.111e+03um 1.360e+04um) = (498 410)
Overflow: 2 = 0 (0.00% H) + 2 (0.96% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -1:	0	 0.00%	2	 0.96%
--------------------------------------
  0:	0	 0.00%	47	22.49%
  1:	0	 0.00%	18	 8.61%
  2:	3	 1.34%	36	17.22%
  3:	11	 4.91%	12	 5.74%
  4:	7	 3.12%	29	13.88%
  5:	203	90.62%	65	31.10%


Phase 1e-1f Overflow: 0.00% H + 0.96% V (0:00:00.0 660.6M)

Global route (cpu=0.0s real=0.0s 658.0M)


*** After '-updateRemainTrks' operation: 

Usage: (20.8%H 41.8%V) = (6.111e+03um 1.360e+04um) = (498 410)
Overflow: 2 = 0 (0.00% H) + 2 (0.96% V)

Phase 1l Overflow: 0.00% H + 0.96% V (0:00:00.0 660.6M)


Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -1:	0	 0.00%	2	 0.96%
--------------------------------------
  0:	0	 0.00%	47	22.49%
  1:	0	 0.00%	18	 8.61%
  2:	3	 1.34%	36	17.22%
  3:	11	 4.91%	12	 5.74%
  4:	7	 3.12%	29	13.88%
  5:	203	90.62%	65	31.10%


*** Completed Phase 1 route (0:00:00.0 656.1M) ***


Total length: 9.874e+03um, number of vias: 605
M1(H) length: 5.850e+01um, number of vias: 344
M2(V) length: 5.184e+03um, number of vias: 261
M3(H) length: 4.631e+03um
*** Completed Phase 2 route (0:00:00.0 656.1M) ***

*** Finished all Phases (cpu=0:00:00.0 mem=656.1M) ***
Peak Memory Usage was 656.1M 
*** Finished trialRoute (cpu=0:00:00.0 mem=656.1M) ***

GigaOpt: Cleaning up extraction
Extraction called for design 'controller' of instances=130 and nets=145 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design controller.
RC Extraction called in multi-corner(1) mode.
**WARN: (ENCEXT-6197):	Capacitance table file not specified. This will result in lower parasitic accuracy using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the capacitance table file using 'generateCapTbl' command and specify it before extraction.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 656.113M)
GigaOpt: Cleaning up delay & timing
#################################################################################
# Design Stage: PreRoute
# Design Mode: 250nm
# Analysis Mode: MMMC non-OCV
# Extraction Mode: default
# Delay Calculation Options: engine=aae signOff=true SIAware=false(opt)
# Switching Delay Calculation Engine to AAE
#################################################################################
AAE_INFO: 1 threads acquired from CTE. No license checked out.
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 651.9M, InitMEM = 651.9M)
AAE_INFO: All RC in memory mode is on.
AAE_THRD: End delay calculation. (MEM=640.598 CPU=0:00:00.0 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 640.6M) ***
Begin: GigaOpt DRV Optimization (small scale fixing)
Info: 1 clock net  excluded from IPO operation.
Core basic site is core
**Info: (ENCSP-307): Design contains fractional 1 cell.
**WARN: (ENCSP-305):	Cell:BUFX8, Pin:A geometry (<-1200,9900> <0,11100>) is sticking out of cell's 
boundary (<0,0> <10200,27000>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
Core basic site is core
**Info: (ENCSP-307): Design contains fractional 1 cell.
**WARN: (ENCSP-305):	Cell:BUFX8, Pin:A geometry (<-1200,9900> <0,11100>) is sticking out of cell's 
boundary (<0,0> <10200,27000>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
+--------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |         |            |           |
+--------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  | Density |    Real    |    Mem    |
+--------------------------------------------------------------------------------------------------------------------------+
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | -2.46 |  58.57  |            |           |
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | -2.46 |  58.57  |   0:00:00.0|     695.4M|
+--------------------------------------------------------------------------------------------------------------------------+

*** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=695.4M) ***

End: GigaOpt DRV Optimization (small scale fixing)
GigaOpt: Cleaning up trial route
*** Starting trialRoute (mem=656.1M) ***

There are 0 guide points passed to trialRoute for fixed pins.
There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 0
routingBox: (0 0) (427650 225000)
coreBox:    (31200 30000) (397650 195000)

Phase 1a route (0:00:00.0 657.4M):
Est net length = 8.430e+03um = 4.689e+03H + 3.741e+03V
Usage: (20.2%H 41.6%V) = (5.950e+03um 1.355e+04um) = (485 408)
Obstruct: 15 = 0 (0.0%H) + 15 (6.7%V)
Overflow: 8 = 0 (0.00% H) + 8 (3.75% V)
Number obstruct path=2 reroute=0

Phase 1b route (0:00:00.0 659.9M):
Usage: (20.3%H 41.7%V) = (5.974e+03um 1.357e+04um) = (487 409)
Overflow: 9 = 0 (0.00% H) + 9 (4.50% V)

Phase 1c route (0:00:00.0 659.9M):
Usage: (20.3%H 41.9%V) = (5.974e+03um 1.362e+04um) = (487 411)
Overflow: 9 = 0 (0.00% H) + 9 (4.50% V)

Phase 1d route (0:00:00.0 659.9M):
Usage: (20.3%H 41.9%V) = (5.976e+03um 1.362e+04um) = (487 411)
Overflow: 10 = 0 (0.00% H) + 10 (4.78% V)

Phase 1a-1d Overflow: 0.00% H + 4.78% V (0:00:00.0 659.9M)


Phase 1e route (0:00:00.0 660.6M):
Usage: (20.6%H 41.6%V) = (6.060e+03um 1.353e+04um) = (494 408)
Overflow: 4 = 0 (0.00% H) + 4 (1.91% V)

Phase 1f route (0:00:00.0 660.6M):
Usage: (20.8%H 41.8%V) = (6.111e+03um 1.360e+04um) = (498 410)
Overflow: 2 = 0 (0.00% H) + 2 (0.96% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -1:	0	 0.00%	2	 0.96%
--------------------------------------
  0:	0	 0.00%	47	22.49%
  1:	0	 0.00%	18	 8.61%
  2:	3	 1.34%	36	17.22%
  3:	11	 4.91%	12	 5.74%
  4:	7	 3.12%	29	13.88%
  5:	203	90.62%	65	31.10%


Phase 1e-1f Overflow: 0.00% H + 0.96% V (0:00:00.0 660.6M)

Global route (cpu=0.0s real=0.0s 658.0M)


*** After '-updateRemainTrks' operation: 

Usage: (20.8%H 41.8%V) = (6.111e+03um 1.360e+04um) = (498 410)
Overflow: 2 = 0 (0.00% H) + 2 (0.96% V)

Phase 1l Overflow: 0.00% H + 0.96% V (0:00:00.0 660.6M)


Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -1:	0	 0.00%	2	 0.96%
--------------------------------------
  0:	0	 0.00%	47	22.49%
  1:	0	 0.00%	18	 8.61%
  2:	3	 1.34%	36	17.22%
  3:	11	 4.91%	12	 5.74%
  4:	7	 3.12%	29	13.88%
  5:	203	90.62%	65	31.10%


*** Completed Phase 1 route (0:00:00.0 656.1M) ***


Total length: 9.874e+03um, number of vias: 605
M1(H) length: 5.850e+01um, number of vias: 344
M2(V) length: 5.184e+03um, number of vias: 261
M3(H) length: 4.631e+03um
*** Completed Phase 2 route (0:00:00.0 656.1M) ***

*** Finished all Phases (cpu=0:00:00.0 mem=656.1M) ***
Peak Memory Usage was 656.1M 
*** Finished trialRoute (cpu=0:00:00.0 mem=656.1M) ***

GigaOpt: Cleaning up extraction
Extraction called for design 'controller' of instances=130 and nets=145 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design controller.
RC Extraction called in multi-corner(1) mode.
**WARN: (ENCEXT-6197):	Capacitance table file not specified. This will result in lower parasitic accuracy using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the capacitance table file using 'generateCapTbl' command and specify it before extraction.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 656.113M)
GigaOpt: Cleaning up delay & timing
#################################################################################
# Design Stage: PreRoute
# Design Mode: 250nm
# Analysis Mode: MMMC non-OCV
# Extraction Mode: default
# Delay Calculation Options: engine=aae signOff=true SIAware=false(opt)
# Switching Delay Calculation Engine to AAE
#################################################################################
AAE_INFO: 1 threads acquired from CTE. No license checked out.
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 651.9M, InitMEM = 651.9M)
AAE_INFO: All RC in memory mode is on.
AAE_THRD: End delay calculation. (MEM=640.598 CPU=0:00:00.0 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 640.6M) ***
Found active setup analysis view typical_view
Found active hold analysis view typical_view
**WARN: (ENCSP-305):	Cell:BUFX8, Pin:A geometry (<-1200,9900> <0,11100>) is sticking out of cell's 
boundary (<0,0> <10200,27000>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary

------------------------------------------------------------
     Summary (cpu=0.01min real=0.02min mem=640.9M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -2.459  |
|           TNS (ns):| -9.933  |
|    Violating Paths:|    8    |
|          All Paths:|   22    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      1 (1)       |   -0.003   |      1 (1)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 58.571%
Routing Overflow: 0.00% H and 0.96% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:00, real = 0:00:01, mem = 640.9M, totSessionCpu=0:00:08 **
Reported timing to dir controller_reports/preCTSOptTimingReports
**optDesign ... cpu = 0:00:00, real = 0:00:01, mem = 640.6M, totSessionCpu=0:00:08 **
Found active setup analysis view typical_view
Found active hold analysis view typical_view
**WARN: (ENCSP-305):	Cell:BUFX8, Pin:A geometry (<-1200,9900> <0,11100>) is sticking out of cell's 
boundary (<0,0> <10200,27000>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -2.459  | -2.459  | -1.475  | -0.889  |  3.303  |   N/A   |
|           TNS (ns):| -9.933  | -6.621  | -4.856  | -2.860  |  0.000  |   N/A   |
|    Violating Paths:|    8    |    4    |    4    |    4    |    0    |   N/A   |
|          All Paths:|   22    |    4    |    4    |   18    |    1    |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      1 (1)       |   -0.003   |      1 (1)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 58.571%
Routing Overflow: 0.00% H and 0.96% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:00, real = 0:00:01, mem = 642.4M, totSessionCpu=0:00:08 **
**WARN: (ENCOPT-3195):	Changed analysis mode: setAnalysisMode -clockPropagation forcedIdeal.
*** Finished optDesign ***
<CMD> timeDesign -reportOnly -slackReports -outDir controller_reports/preCTSOptTimingReports
Found active setup analysis view typical_view
Found active hold analysis view typical_view
**WARN: (ENCSP-305):	Cell:BUFX8, Pin:A geometry (<-1200,9900> <0,11100>) is sticking out of cell's 
boundary (<0,0> <10200,27000>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -2.459  | -2.459  | -1.475  | -0.889  |  3.303  |   N/A   |
|           TNS (ns):| -9.933  | -6.621  | -4.856  | -2.860  |  0.000  |   N/A   |
|    Violating Paths:|    8    |    4    |    4    |    4    |    0    |   N/A   |
|          All Paths:|   22    |    4    |    4    |   18    |    1    |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      1 (1)       |   -0.003   |      1 (1)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 58.571%
------------------------------------------------------------
Reported timing to dir controller_reports/preCTSOptTimingReports
Total CPU time: 0.03 sec
Total Real time: 0.0 sec
Total Memory Usage: 642.609375 Mbytes
<CMD> saveDesign controller_placed.enc
**WARN: (ENCSYT-3036):	Design directory controller_placed.enc.dat exists, rename it to controller_placed.enc.dat.tmp.
If saveDesign succeeds, it will be deleted.
Writing Netlist "controller_placed.enc.dat/controller.v.gz" ...
Saving configuration ...
Saving preference file controller_placed.enc.dat/enc.pref.tcl ...
Saving floorplan ...
Saving Drc markers ...
... No Drc file written since there is no markers found.
Saving placement ...
*** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=643.0M) ***
Saving route ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=643.0M) ***
Writing DEF file 'controller_placed.enc.dat/controller.def.gz', current time is Thu Nov 20 20:45:14 2014 ...
unitPerMicron=1000, dbgMicronPerDBU=0.001000, unitPerDBU=1.000000
DEF file 'controller_placed.enc.dat/controller.def.gz' is written, current time is Thu Nov 20 20:45:14 2014 ...
No integration constraint in the design.
<CMD> createClockTreeSpec -bufferlist -file controller.ctstch
Checking spec file integrity...

******* createClockTreeSpec begin *******
Options:  -bufferlist -file controller.ctstch 
New Clock Spec Generation is ON.
New CTE tracing is ON.
Handle Multi Mode on mixed active views: typical_view.
*Info: set_clock_latency is converted to MacroModel and saved in CTS spec file
Analyzing useful skew ...
INFO: Include DontTouch Net from EDI DB.
Total 1 clock roots are extracted.
createClockTreeSpec invoking cleanupSpecifyClockTree

Reading clock tree spec file 'controller.ctstch' ...

RouteType               : FE_CTS_DEFAULT
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M2 M3 
RC Information for View typical_view :
Est. Cap                : 0.178203(V=0.182691 H=0.173714) (ff/um) [0.000178203]
Est. Res                : 0.0655556(V=0.0944444 H=0.0366667)(ohm/um) [6.55556e-05]
Est. Via Res            : 0.8(ohm) [0.9]
Est. Via Cap            : 0.548595(ff)
M1(H) w=0.9(um) s=0.9(um) p=3(um) es=5.1(um) cap=0.185(ff/um) res=0.0944(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.9(um) s=0.9(um) p=2.4(um) es=3.9(um) cap=0.183(ff/um) res=0.0944(ohm/um) viaRes=0.9(ohm) viaCap=0.454044(ff)
M3(H) w=1.5(um) s=0.9(um) p=3(um) es=4.5(um) cap=0.174(ff/um) res=0.0367(ohm/um) viaRes=0.8(ohm) viaCap=0.548595(ff)

RouteType               : FE_CTS_DEFAULT_LEAF
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M2 M3 
RC Information for View typical_view :
Est. Cap                : 0.178203(V=0.182691 H=0.173714) (ff/um) [0.000178203]
Est. Res                : 0.0655556(V=0.0944444 H=0.0366667)(ohm/um) [6.55556e-05]
Est. Via Res            : 0.8(ohm) [0.9]
Est. Via Cap            : 0.548595(ff)
M1(H) w=0.9(um) s=0.9(um) p=3(um) es=5.1(um) cap=0.185(ff/um) res=0.0944(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.9(um) s=0.9(um) p=2.4(um) es=3.9(um) cap=0.183(ff/um) res=0.0944(ohm/um) viaRes=0.9(ohm) viaCap=0.454044(ff)
M3(H) w=1.5(um) s=0.9(um) p=3(um) es=4.5(um) cap=0.174(ff/um) res=0.0367(ohm/um) viaRes=0.8(ohm) viaCap=0.548595(ff)

Switching off Advanced RC Correlation modes in AAE mode.
Active Analysis Views for CTS are,
#1 typical_view
Default Analysis Views is typical_view


****** AutoClockRootPin ******
AutoClockRootPin 1: clk
# NoGating         NO
# SetDPinAsSync    NO
# SetIoPinAsSync   NO
# SetAsyncSRPinAsSync   NO
# SetTriStEnPinAsSync   NO
# SetBBoxPinAsSync   NO
# RouteClkNet      YES
# PostOpt          YES
# RouteType        FE_CTS_DEFAULT
# LeafRouteType    FE_CTS_DEFAULT_LEAF

***** !! NOTE !! *****

CTS treats D-pins and I/O pins as non-synchronous pins by default.
If you want to change the behavior, you need to use the SetDPinAsSync
or SetIoPinAsSync statement in the clock tree specification file,
or use the setCTSMode -traceDPinAsLeaf {true|false} command,
or use the setCTSMode -traceIoPinAsLeaf {true|false} command
before specifyClockTree command.

*** End specifyClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=654.4M) ***
*** End createClockTreeSpec (cpu=0:00:00.0, real=0:00:00.0, mem=653.5M) ***
<CMD> specifyClockTree -file controller.ctstch
Redoing specifyClockTree ...
Checking spec file integrity...

Reading clock tree spec file 'controller.ctstch' ...

**WARN: (ENCCK-661):	Clock clk has multiple definitions in the clock tree specification file.
Type 'man ENCCK-661' for more detail.
Switching off Advanced RC Correlation modes in AAE mode.
Active Analysis Views for CTS are,
#1 typical_view
Default Analysis Views is typical_view


****** AutoClockRootPin ******
AutoClockRootPin 1: clk
# NoGating         NO
# SetDPinAsSync    NO
# SetIoPinAsSync   NO
# SetAsyncSRPinAsSync   NO
# SetTriStEnPinAsSync   NO
# SetBBoxPinAsSync   NO
# RouteClkNet      YES
# PostOpt          YES
# RouteType        FE_CTS_DEFAULT
# LeafRouteType    FE_CTS_DEFAULT_LEAF

***** !! NOTE !! *****

CTS treats D-pins and I/O pins as non-synchronous pins by default.
If you want to change the behavior, you need to use the SetDPinAsSync
or SetIoPinAsSync statement in the clock tree specification file,
or use the setCTSMode -traceDPinAsLeaf {true|false} command,
or use the setCTSMode -traceIoPinAsLeaf {true|false} command
before specifyClockTree command.

*** End specifyClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=653.7M) ***
<CMD> setCTSMode -routeGuide true
<CMD> setCTSMode -routeClkNet true
<CMD> clockDesign -specFile controller.ctstch -outDir controller_clock_reports
-engine ck                              # enums={ck ccopt}, default=ck
**clockDesign ... cpu = 0:00:00, real = 0:00:00, mem = 653.9M **
setCTSMode -moveGateLimit 25 -routeClkNet true -routeGuide true
<clockDesign CMD> cleanupSpecifyClockTree
<clockDesign CMD> specifyClockTree -file controller.ctstch
Checking spec file integrity...

Reading clock tree spec file 'controller.ctstch' ...

RouteType               : FE_CTS_DEFAULT
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M2 M3 
RC Information for View typical_view :
Est. Cap                : 0.178203(V=0.182691 H=0.173714) (ff/um) [0.000178203]
Est. Res                : 0.0655556(V=0.0944444 H=0.0366667)(ohm/um) [6.55556e-05]
Est. Via Res            : 0.8(ohm) [0.9]
Est. Via Cap            : 0.548595(ff)
M1(H) w=0.9(um) s=0.9(um) p=3(um) es=5.1(um) cap=0.185(ff/um) res=0.0944(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.9(um) s=0.9(um) p=2.4(um) es=3.9(um) cap=0.183(ff/um) res=0.0944(ohm/um) viaRes=0.9(ohm) viaCap=0.454044(ff)
M3(H) w=1.5(um) s=0.9(um) p=3(um) es=4.5(um) cap=0.174(ff/um) res=0.0367(ohm/um) viaRes=0.8(ohm) viaCap=0.548595(ff)

RouteType               : FE_CTS_DEFAULT_LEAF
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M2 M3 
RC Information for View typical_view :
Est. Cap                : 0.178203(V=0.182691 H=0.173714) (ff/um) [0.000178203]
Est. Res                : 0.0655556(V=0.0944444 H=0.0366667)(ohm/um) [6.55556e-05]
Est. Via Res            : 0.8(ohm) [0.9]
Est. Via Cap            : 0.548595(ff)
M1(H) w=0.9(um) s=0.9(um) p=3(um) es=5.1(um) cap=0.185(ff/um) res=0.0944(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.9(um) s=0.9(um) p=2.4(um) es=3.9(um) cap=0.183(ff/um) res=0.0944(ohm/um) viaRes=0.9(ohm) viaCap=0.454044(ff)
M3(H) w=1.5(um) s=0.9(um) p=3(um) es=4.5(um) cap=0.174(ff/um) res=0.0367(ohm/um) viaRes=0.8(ohm) viaCap=0.548595(ff)

Switching off Advanced RC Correlation modes in AAE mode.
Active Analysis Views for CTS are,
#1 typical_view
Default Analysis Views is typical_view


****** AutoClockRootPin ******
AutoClockRootPin 1: clk
# NoGating         NO
# SetDPinAsSync    NO
# SetIoPinAsSync   NO
# SetAsyncSRPinAsSync   NO
# SetTriStEnPinAsSync   NO
# SetBBoxPinAsSync   NO
# RouteClkNet      YES
# PostOpt          YES
# RouteType        FE_CTS_DEFAULT
# LeafRouteType    FE_CTS_DEFAULT_LEAF

***** !! NOTE !! *****

CTS treats D-pins and I/O pins as non-synchronous pins by default.
If you want to change the behavior, you need to use the SetDPinAsSync
or SetIoPinAsSync statement in the clock tree specification file,
or use the setCTSMode -traceDPinAsLeaf {true|false} command,
or use the setCTSMode -traceIoPinAsLeaf {true|false} command
before specifyClockTree command.

*** End specifyClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=654.2M) ***
<clockDesign CMD> deleteClockTree -all
Redoing specifyClockTree ...
Checking spec file integrity...

deleteClockTree Option :  -all 
List of dont use cells: 
List of dont touch cells: 
List of valid cells: INVX4 INVX8 
*** Removed (0) buffers and (0) inverters in Clock clk.
***** Delete Clock Tree Finished (CPU Time: 0:00:00.0  MEM: 655.090M)
*** End deleteClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=654.2M) ***
<clockDesign CMD> ckSynthesis -report controller_clock_reports/clock.report -forceReconvergent -breakLoop
Redoing specifyClockTree ...
Checking spec file integrity...
List of dont use cells: 
List of dont touch cells: 
List of valid cells: INVX4 INVX8 
**WARN: (ENCSP-305):	Cell:BUFX8, Pin:A geometry (<-1200,9900> <0,11100>) is sticking out of cell's 
boundary (<0,0> <10200,27000>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
***** Allocate Placement Memory Finished (MEM: 655.723M)

Start to trace clock trees ...
*** Begin Tracer (mem=655.9M) ***
Tracing Clock clk ...

Reconvergent mux Check for spec:clk 
============================================================

Reconvergent mux Checks Finished, CPU=0:00:00.0 
============================================================
*** End Tracer (mem=655.9M) ***
***** Allocate Obstruction Memory  Finished (MEM: 655.887M)

#############################################################################
#
# Pre-Synthesis Checks and Parameters
#
#############################################################################


Types of Check                                    :          Enabled|Disabled
----------------------------------------------------------------------------

Check cell drive strength                         :          enabled
Check root input transition                       :          enabled
Check pin capacitance                             :          enabled
Check multiple path through MUX                   :          enabled
Check gating depth                                :          enabled
Check placement near clock pins                   :          enabled
Check route blockages over clock pins             :          enabled
Report FIXED, DontUse and DontTouch               :          enabled
clock gating checks                               :          enabled
MacroModel checks                                 :          enabled

Parameters of checking :
CTS uses following values to determine if diagnostic checks are successful.
Use setCTSMode to change default values.
----------------------------------------------------------------------------

1) Pin capacitance check
   Threshold for MaxCap check                     :          90% of constraint (default)
2) Gating depth check
   Maximum gating depth                           :          10 levels (default)
3) Placement near clock pin check
   Threshold distance for placeable location      :          81(um) (default)
4) Clock gating location check
   Allowed clock gate detour                      :          3480(um) (default)
   Allowed clock gate sinks' BBOx overlap ratio   :          0.5 (default)
5) Macromodel check
   MacroModel max delay threshold                 :          0.9 (default)
   MacroModel max skew threshold                  :          0.9 (default)
   MacroModel variance step size                  :          100ps  (default)


****** Clock (clk) Diagnostic check Parameters
Assumed driver input transition                   :          59.2(ps) (derived from INVX8)
Threshold for MaxBufTran check                    :          225(ps) derived from 90% (default) MaxBufTran constraint
Threshold for MaxSinkTran check                   :          225(ps) derived from 90% (default) MaxSinkTran constraint
Root Input Transition                             :          [0.1(ps) 0.1(ps)]



Max Cap Limit Checks
============================================================

Max Cap Limit Checks Finished, CPU=0:00:00.0 
============================================================

Deep Gating Level Checks
============================================================
** INFO Clock clk has a maximum of 0 levels of logic before synthesis.

Deep Gating Level Checks Finished, CPU=0:00:00.0 
============================================================

Max placement distance Checks
============================================================

Max placement distance Checks Finished, CPU=0:00:00.0 
============================================================

Root input tran Checks
============================================================

Root input tran Checks Finished, CPU=0:00:00.0 
============================================================

Attribute settings check 
============================================================

Following standard cells instances have FIXED placement
---------------------------------------------------------

Following instances are marked as DontTouch
+------------------------------------------------------------------------------------------+---------------------------------------+
| Instance                                                                                 | Analysis Views                        |
+------------------------------------------------------------------------------------------+---------------------------------------+
+------------------------------------------------------------------------------------------+---------------------------------------+

Following Cells are marked as DontUse in library 
+-----------------------------------+----------------------------------------------------------------------------------------------+
| Cell                              | Analysis Views                                                                               |
+-----------------------------------+----------------------------------------------------------------------------------------------+

Following Cells are marked as DontUse in SDC
+-----------------------------------+----------------------------------------------------------------------------------------------+
| Cell                              | Analysis Views                                                                               |
+-----------------------------------+----------------------------------------------------------------------------------------------+

Following Cells are marked as DontTouch in library 
+-----------------------------------+----------------------------------------------------------------------------------------------+
| Cell                              | Analysis Views                                                                               |
+-----------------------------------+----------------------------------------------------------------------------------------------+

Following Cells are marked as DontTouch in SDC
+-----------------------------------+----------------------------------------------------------------------------------------------+
| Cell                              | Analysis Views                                                                               |
+-----------------------------------+----------------------------------------------------------------------------------------------+

Attribute settings check Finished, CPU=0:00:00.0 
============================================================

Routing OBS checks
============================================================

Routing OBS Checks Finished, CPU=0:00:00.0 
============================================================

Weak Cell Checks
============================================================


Weak Cell Checks Finished, CPU=0:00:00.0 
============================================================

MacroModel Debugging Check
==========================

MacroModel Debugging Check Finished, CPU=0:00:00.0 
============================================================

Clock gating checks
============================================================

Clock gating Checks Finished, CPU=0:00:00.0 
============================================================

#############################################################################
#
# Summary of Pre-Synthesis Checks
#
#############################################################################


Types of Check                                    :          Number of warnings
----------------------------------------------------------------------------

Check cell drive strength                         :          0
Check root input transition                       :          0
Check pin capacitance                             :          0
Check multiple path through MUX                   :          0
Check gating depth                                :          0
Check placement near clock pins                   :          0
Check route blockages over clock pins             :          0
Report FIXED, DontUse and DontTouch               :          0
clock gating checks                               :          0
MacroModel checks                                 :          0

Switching off Advanced RC Correlation modes in AAE mode.

#############################################################################
#
# During-Synthesis Checks and Parameters
#
#############################################################################


Types of Check                                    :          Enabled|Disabled
----------------------------------------------------------------------------

Check RefinePlacement move distance               :          enabled
Check route layer follows preference              :          enabled
Check route follows guide                         :          enabled
clock gating checks                               :          enabled
Wire resistance check                             :          enabled

Parameters of checking :
CTS uses following values to determine if diagnostic checks are successful.
Use setCTSMode to change default values.
----------------------------------------------------------------------------

1) Route layer follows preference check
   Minimum preferred layer utilization            :          80% (default)
   Minimum length to check threshold              :          480(um) (default)
2) Route follows guide check
   Deviation in length from route guide           :          50% (user set)
   Minimum length to check threshold              :          480(um) (default)
   Delay threshold                                :          10(ps) (default)
3) Saving intermediate database
   Save long-running subtrees time                :          0(min) (default)
   Maximum number of saved databases              :          1 (default)
4) Clock gating location check
   Allowed clock gate detour                      :          3480(um) (default)
5) Wire resistance check
   Allowed resistance deviation                   :          0.2 (default)
   Resistance threshold                           :          16 Ohm (user set)
   Net length threshold for resistance checks     :          480 um (derived 200*M2 layer pitch)


****** Clock (clk) Diagnostic check Parameters
Assumed driver input transition                   :          59.2(ps) (derived from INVX8)
Threshold for MaxBufTran check                    :          225(ps) derived from 90% (default) MaxBufTran constraint
Threshold for MaxSinkTran check                   :          225(ps) derived from 90% (default) MaxSinkTran constraint
Movement threshold                                :          5.625000(um) (derived 5% of MaxBuf strength)
Root Input Transition                             :          [0.1(ps) 0.1(ps)]



****** Clock Tree (clk) Structure
Max. Skew           : 200(ps)
Max. Sink Transition: 250(ps)
Max. Buf Transition : 250(ps)
Max. Delay          : 10(ps)
Min. Delay          : 0(ps)
Buffer              : (INVX4) (INVX8) 
Nr. Subtrees                    : 1
Nr. Sinks                       : 4
Nr.          Rising  Sync Pins  : 0
Nr. Inverter Rising  Sync Pins  : 4
Nr.          Falling Sync Pins  : 0
Nr. Inverter Falling Sync Pins  : 0
Nr. Unsync Pins                 : 0
***********************************************************
SubTree No: 0

Input_Pin:  (NULL)
Output_Pin: (clk)
Output_Net: (clk)   
**** CK_START: TopDown Tree Construction for clk (4-leaf) (mem=655.9M)

Find 0 route_obs, 0 place_obs, 0 cut_obs  1 fence channel(s), 
 1 channel(s).
Total 3 topdown clustering. 
Trig. Edge Skew=3[614,617*] N4 B3 G1 A6(6.0) L[3,3] score=68967 cpu=0:00:00.0 mem=656M 

**** CK_END: TopDown Tree Construction for clk (cpu=0:00:00.0, real=0:00:00.0, mem=655.9M)



**** CK_START: Update Database (mem=655.9M)
3 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=655.9M)

Refine place movement check
============================================================


**INFO: The distance threshold for maximum refine placement move is 5.625000 microns (5% of max driving distance).

***** Start Refine Placement.....
**WARN: (ENCSP-305):	Cell:BUFX8, Pin:A geometry (<-1200,9900> <0,11100>) is sticking out of cell's 
boundary (<0,0> <10200,27000>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
[CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=649.2MB) @(0:00:07.8 - 0:00:07.9).
move report: preRPlace moves 26 insts, mean move: 8.45 um, max move: 43.80 um
	max move on inst (clk__L1_I0): (244.80, 57.00) --> (228.00, 30.00)
wireLenOptFixPriorityInst 7 inst fixed
[CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=649.2MB) @(0:00:07.9 - 0:00:07.9).
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 26 insts, mean move: 8.45 um, max move: 43.80 um
	max move on inst (clk__L1_I0): (244.80, 57.00) --> (228.00, 30.00)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =        43.80 um
  inst (clk__L1_I0) with max move: (244.8, 57) -> (228, 30)
  mean    (X+Y) =         8.45 um
Total instances moved : 26
*** cpu=0:00:00.0   mem=649.2M  mem(used)=0.0M***
[CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=649.2MB) @(0:00:07.8 - 0:00:07.9).
***** Refine Placement Finished (CPU Time: 0:00:00.0  MEM: 649.172M)
**WARN: (ENCCK-6323):	The placement of clk__L1_I0 was moved by 43.8 microns during refinePlace. Original location : (244.8, 57), Refined location : (228, 30)
**WARN: (ENCCK-6323):	The placement of U120 was moved by 29.4 microns during refinePlace. Original location : (223.2, 57), Refined location : (220.8, 30)
**WARN: (ENCCK-6323):	The placement of clk__L2_I1 was moved by 26.4 microns during refinePlace. Original location : (244.8, 57), Refined location : (218.4, 57)
**WARN: (ENCCK-6323):	The placement of U207 was moved by 19.2 microns during refinePlace. Original location : (295.2, 57), Refined location : (314.4, 57)
**WARN: (ENCCK-6323):	The placement of U206 was moved by 19.2 microns during refinePlace. Original location : (288, 57), Refined location : (307.2, 57)
**WARN: (ENCCK-6323):	The placement of clk__L2_I0 was moved by 16.8 microns during refinePlace. Original location : (244.8, 57), Refined location : (228, 57)
**WARN: (ENCCK-6323):	The placement of state_reg_3_ was moved by 7.2 microns during refinePlace. Original location : (192, 30), Refined location : (184.8, 30)
**WARN: (ENCCK-6323):	The placement of state_reg_1_ was moved by 7.2 microns during refinePlace. Original location : (187.2, 57), Refined location : (180, 57)
**WARN: (ENCCK-6323):	The placement of U177 was moved by 7.2 microns during refinePlace. Original location : (314.4, 57), Refined location : (321.6, 57)


**INFO: Total instances moved beyond threshold limit during refinePlace are 9...

**WARN: (ENCSP-305):	Cell:BUFX8, Pin:A geometry (<-1200,9900> <0,11100>) is sticking out of cell's 
boundary (<0,0> <10200,27000>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary

Refine place movement check finished, CPU=0:00:00.0 
============================================================

**** Clock Tree clk Stat ****
Total Clock Level	: 3
***** Top Nodes *****
clk delay[0(ps) 0(ps)] (  clk__L1_I0/A )
Level 3 (Total=4	Sink=4)
Level 2 (Total=2	Sink=0	INVX8=2)
Level 1 (Total=1	Sink=0	INVX8=1)
Total Sinks		: 4

# Analysis View: typical_view
********** Clock clk Pre-Route Timing Analysis **********
Nr. of Subtrees                : 1
Nr. of Sinks                   : 4
Nr. of Buffer                  : 3
Nr. of Level (including gates) : 2
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
No Driving Cell Specified!
Max trig. edge delay at sink(R): state_reg_2_/CLK 622.6(ps)
Min trig. edge delay at sink(R): state_reg_1_/CLK 620.2(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 620.2~622.6(ps)        0~10(ps)            
Fall Phase Delay               : 618.9~621.4(ps)        0~10(ps)            
Trig. Edge Skew                : 2.4(ps)                200(ps)             
Rise Skew                      : 2.4(ps)                
Fall Skew                      : 2.5(ps)                
Max. Rise Buffer Tran.         : 117.1(ps)              250(ps)             
Max. Fall Buffer Tran.         : 116.2(ps)              250(ps)             
Max. Rise Sink Tran.           : 107.7(ps)              250(ps)             
Max. Fall Sink Tran.           : 106.8(ps)              250(ps)             
Min. Rise Buffer Tran.         : 117.1(ps)              0(ps)               
Min. Fall Buffer Tran.         : 116.2(ps)              0(ps)               
Min. Rise Sink Tran.           : 106.4(ps)              0(ps)               
Min. Fall Sink Tran.           : 105.5(ps)              0(ps)               

view typical_view : skew = 2.4ps (required = 200ps)


Clock Analysis (CPU Time 0:00:00.0)


Switching to the default view 'typical_view'...
*** Look For Reconvergent Clock Component ***
The clock tree clk has no reconvergent cell.
Reducing the latency of clock tree 'clk' in 'typical_view' view ...

Calculating pre-route downstream delay for clock tree 'clk'...
*** Look For PreservePin And Optimized CrossOver Root Pin ***
moving 'clk__L1_I0' from (228000 30000) to (232800 30000)
MaxTriggerDelay: 622.4 (ps)
MinTriggerDelay: 620.1 (ps)
Skew: 2.3 (ps)
*** Finished Latency Reduction ((cpu=0:00:00.0 real=0:00:00.0 mem=649.2M) ***
Reducing the skew of clock tree 'clk' in 'typical_view' view ...

moving 'clk__L2_I1' from (218400 57000) to (237600 30000)
MaxTriggerDelay: 622.3 (ps)
MinTriggerDelay: 620.9 (ps)
Skew: 1.4 (ps)
*** Finished Skew Reduction ((cpu=0:00:00.0 real=0:00:00.0 mem=649.2M) ***
resized 0 standard cell(s).
inserted 0 standard cell(s).
deleted 0 standard cell(s).
moved 2 standard cell(s).
*** Optimized Clock Tree Latency (cpu=0:00:00.0 real=0:00:00.0 mem=649.2M) ***
Doing the final refine placement ...
***** Start Refine Placement.....
**WARN: (ENCSP-305):	Cell:BUFX8, Pin:A geometry (<-1200,9900> <0,11100>) is sticking out of cell's 
boundary (<0,0> <10200,27000>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
[CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=649.2MB) @(0:00:07.9 - 0:00:07.9).
move report: preRPlace moves 15 insts, mean move: 4.48 um, max move: 14.40 um
	max move on inst (clk__L1_I0): (232.80, 30.00) --> (218.40, 30.00)
wireLenOptFixPriorityInst 7 inst fixed
[CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=649.2MB) @(0:00:07.9 - 0:00:07.9).
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 15 insts, mean move: 4.48 um, max move: 14.40 um
	max move on inst (clk__L1_I0): (232.80, 30.00) --> (218.40, 30.00)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =        14.40 um
  inst (clk__L1_I0) with max move: (232.8, 30) -> (218.4, 30)
  mean    (X+Y) =         4.48 um
Total instances moved : 15
*** cpu=0:00:00.0   mem=649.2M  mem(used)=0.0M***
[CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=649.2MB) @(0:00:07.9 - 0:00:07.9).
**WARN: (ENCSP-305):	Cell:BUFX8, Pin:A geometry (<-1200,9900> <0,11100>) is sticking out of cell's 
boundary (<0,0> <10200,27000>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
***** Refine Placement Finished (CPU Time: 0:00:00.0  MEM: 649.172M)

**** Clock Tree clk Stat ****
Total Clock Level	: 3
***** Top Nodes *****
clk delay[0(ps) 0(ps)] (  clk__L1_I0/A )
Level 3 (Total=4	Sink=4)
Level 2 (Total=2	Sink=0	INVX8=2)
Level 1 (Total=1	Sink=0	INVX8=1)
Total Sinks		: 4

# Analysis View: typical_view
********** Clock clk Pre-Route Timing Analysis **********
Nr. of Subtrees                : 1
Nr. of Sinks                   : 4
Nr. of Buffer                  : 3
Nr. of Level (including gates) : 2
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
No Driving Cell Specified!
Max trig. edge delay at sink(R): state_reg_2_/CLK 625(ps)
Min trig. edge delay at sink(R): state_reg_3_/CLK 624.8(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 624.8~625(ps)          0~10(ps)            
Fall Phase Delay               : 623.9~624.2(ps)        0~10(ps)            
Trig. Edge Skew                : 0.2(ps)                200(ps)             
Rise Skew                      : 0.2(ps)                
Fall Skew                      : 0.3(ps)                
Max. Rise Buffer Tran.         : 117.3(ps)              250(ps)             
Max. Fall Buffer Tran.         : 116.3(ps)              250(ps)             
Max. Rise Sink Tran.           : 107.8(ps)              250(ps)             
Max. Fall Sink Tran.           : 106.8(ps)              250(ps)             
Min. Rise Buffer Tran.         : 117.3(ps)              0(ps)               
Min. Fall Buffer Tran.         : 116.3(ps)              0(ps)               
Min. Rise Sink Tran.           : 107.8(ps)              0(ps)               
Min. Fall Sink Tran.           : 106.8(ps)              0(ps)               

view typical_view : skew = 0.2ps (required = 200ps)


Generating Clock Analysis Report controller_clock_reports/clock.report ....
Clock Analysis (CPU Time 0:00:00.0)


*** ckSynthesis Opt Latency (cpu=0:00:00.0 real=0:00:00.0 mem=649.2M) ***
***** Start Refine Placement.....
**WARN: (ENCSP-305):	Cell:BUFX8, Pin:A geometry (<-1200,9900> <0,11100>) is sticking out of cell's 
boundary (<0,0> <10200,27000>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
[CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=649.2MB) @(0:00:07.9 - 0:00:07.9).
move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
wireLenOptFixPriorityInst 7 inst fixed
[CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=649.2MB) @(0:00:07.9 - 0:00:07.9).
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 0 insts, mean move: 0.00 um, max move: 0.00 um
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         0.00 um
  mean    (X+Y) =         0.00 um
Total instances moved : 0
*** cpu=0:00:00.0   mem=649.2M  mem(used)=0.0M***
[CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=649.2MB) @(0:00:07.9 - 0:00:07.9).
**WARN: (ENCSP-305):	Cell:BUFX8, Pin:A geometry (<-1200,9900> <0,11100>) is sticking out of cell's 
boundary (<0,0> <10200,27000>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
***** Refine Placement Finished (CPU Time: 0:00:00.0  MEM: 649.172M)

**** Clock Tree clk Stat ****
Total Clock Level	: 3
***** Top Nodes *****
clk delay[0(ps) 0(ps)] (  clk__L1_I0/A )
Level 3 (Total=4	Sink=4)
Level 2 (Total=2	Sink=0	INVX8=2)
Level 1 (Total=1	Sink=0	INVX8=1)
Total Sinks		: 4

# Analysis View: typical_view
********** Clock clk Pre-Route Timing Analysis **********
Nr. of Subtrees                : 1
Nr. of Sinks                   : 4
Nr. of Buffer                  : 3
Nr. of Level (including gates) : 2
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
No Driving Cell Specified!
Max trig. edge delay at sink(R): state_reg_2_/CLK 625(ps)
Min trig. edge delay at sink(R): state_reg_3_/CLK 624.8(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 624.8~625(ps)          0~10(ps)            
Fall Phase Delay               : 623.9~624.2(ps)        0~10(ps)            
Trig. Edge Skew                : 0.2(ps)                200(ps)             
Rise Skew                      : 0.2(ps)                
Fall Skew                      : 0.3(ps)                
Max. Rise Buffer Tran.         : 117.3(ps)              250(ps)             
Max. Fall Buffer Tran.         : 116.3(ps)              250(ps)             
Max. Rise Sink Tran.           : 107.8(ps)              250(ps)             
Max. Fall Sink Tran.           : 106.8(ps)              250(ps)             
Min. Rise Buffer Tran.         : 117.3(ps)              0(ps)               
Min. Fall Buffer Tran.         : 116.3(ps)              0(ps)               
Min. Rise Sink Tran.           : 107.8(ps)              0(ps)               
Min. Fall Sink Tran.           : 106.8(ps)              0(ps)               

view typical_view : skew = 0.2ps (required = 200ps)


Clock Analysis (CPU Time 0:00:00.0)



globalDetailRoute

#Start globalDetailRoute on Thu Nov 20 20:45:14 2014
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 649.00 (Mb)
Initializing multi-corner resistance tables ...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 664.00 (Mb)
#NanoRoute Version v13.13-s005 NR130716-1135/13_10-UB
#Start routing data preparation.
#WARNING (NREX-37) No permittivity value was specified in the process LEF file. Default permittivity value 3.900000 will be used.
# metal1       H   Track-Pitch = 3.000    Line-2-Via Pitch = 1.950
# metal2       V   Track-Pitch = 2.400    Line-2-Via Pitch = 1.950
# metal3       H   Track-Pitch = 3.000    Line-2-Via Pitch = 2.550
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=20 tracks, using layer metal2's pitch = 2.400.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 665.00 (Mb)
#Merging special wires...
#reading routing guides ......
#Number of eco nets is 0
#
#Start data preparation...
#
#Data preparation is done on Thu Nov 20 20:45:14 2014
#
#Analyzing routing resource...
#Routing resource analysis is done on Thu Nov 20 20:45:14 2014
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H          75           0          45    13.33%
#  Metal 2        V         161          17          45     0.00%
#  Metal 3        H          75           0          45     0.00%
#  --------------------------------------------------------------
#  Total                    311       3.18%  135     4.44%
#
#  4 nets (2.70%) with 1 preferred extra spacing.
#
#
#Routing guide is on.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 665.00 (Mb)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 665.00 (Mb)
#
#start global routing iteration 2...
#There are 4 nets routed.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 665.00 (Mb)
#
#start global routing iteration 3...
#There are 4 nets routed.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 665.00 (Mb)
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#   Metal 1      0(0.00%)   (0.00%)
#   Metal 2      0(0.00%)   (0.00%)
#   Metal 3      0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 4
#Total wire length = 144 um.
#Total half perimeter of net bounding box = 286 um.
#Total wire length on LAYER metal1 = 0 um.
#Total wire length on LAYER metal2 = 96 um.
#Total wire length on LAYER metal3 = 48 um.
#Total number of vias = 7
#Up-Via Summary (total 7):
#           
#-----------------------
#  Metal 1            5
#  Metal 2            2
#-----------------------
#                     7 
#
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#There are 4 nets routed.
#start post global routing...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 665.00 (Mb)
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 1.00 (Mb)
#Total memory = 665.00 (Mb)
#Peak memory = 699.00 (Mb)
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 0.0% of the total area was rechecked for DRC, and 100.0% required routing.
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 668.00 (Mb)
#start 1st optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 668.00 (Mb)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 4
#Total wire length = 325 um.
#Total half perimeter of net bounding box = 286 um.
#Total wire length on LAYER metal1 = 19 um.
#Total wire length on LAYER metal2 = 201 um.
#Total wire length on LAYER metal3 = 106 um.
#Total number of vias = 16
#Up-Via Summary (total 16):
#           
#-----------------------
#  Metal 1            5
#  Metal 2           11
#-----------------------
#                    16 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 2.00 (Mb)
#Total memory = 667.00 (Mb)
#Peak memory = 699.00 (Mb)
#detailRoute Statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 2.00 (Mb)
#Total memory = 667.00 (Mb)
#Peak memory = 699.00 (Mb)
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 667.00 (Mb)
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 665.00 (Mb)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 16.00 (Mb)
#Total memory = 665.00 (Mb)
#Peak memory = 699.00 (Mb)
#Number of warnings = 1
#Total number of warnings = 1
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Thu Nov 20 20:45:14 2014
#
*** Look For Un-Routed Clock Tree Net ***

Routing correlation check
============================================================

Min length threshold value is :: 480 microns

Allowed deviation from route guide is 50%


Routing correlation check finished, CPU=0:00:00.0 
============================================================

Wire resistance checks
============================================================
Calculating clock delays in preRoute mode...
Calculating clock delays in clkRouteOnly mode...

Wire resistance checks Finished, CPU=0:00:00.0 
============================================================

**** Clock Tree clk Stat ****
Total Clock Level	: 3
***** Top Nodes *****
clk delay[0(ps) 0(ps)] (  clk__L1_I0/A )
Level 3 (Total=4	Sink=4)
Level 2 (Total=2	Sink=0	INVX8=2)
Level 1 (Total=1	Sink=0	INVX8=1)
Total Sinks		: 4

# Analysis View: typical_view
********** Clock clk Clk-Route-Only Timing Analysis **********
Nr. of Subtrees                : 1
Nr. of Sinks                   : 4
Nr. of Buffer                  : 3
Nr. of Level (including gates) : 2
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
No Driving Cell Specified!
Max trig. edge delay at sink(R): state_reg_2_/CLK 638.2(ps)
Min trig. edge delay at sink(R): state_reg_3_/CLK 634.7(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 634.7~638.2(ps)        0~10(ps)            
Fall Phase Delay               : 634.2~637.8(ps)        0~10(ps)            
Trig. Edge Skew                : 3.5(ps)                200(ps)             
Rise Skew                      : 3.5(ps)                
Fall Skew                      : 3.6(ps)                
Max. Rise Buffer Tran.         : 118(ps)                250(ps)             
Max. Fall Buffer Tran.         : 117(ps)                250(ps)             
Max. Rise Sink Tran.           : 113.2(ps)              250(ps)             
Max. Fall Sink Tran.           : 112.2(ps)              250(ps)             
Min. Rise Buffer Tran.         : 118(ps)                0(ps)               
Min. Fall Buffer Tran.         : 117(ps)                0(ps)               
Min. Rise Sink Tran.           : 111.4(ps)              0(ps)               
Min. Fall Sink Tran.           : 110.5(ps)              0(ps)               

view typical_view : skew = 3.5ps (required = 200ps)


Clock Analysis (CPU Time 0:00:00.0)


setting up for view 'typical_view'...
**WARN: (ENCSP-305):	Cell:BUFX8, Pin:A geometry (<-1200,9900> <0,11100>) is sticking out of cell's 
boundary (<0,0> <10200,27000>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
Selecting the worst MMMC view of clock tree 'clk' ...
resized 0 standard cell(s).
inserted 0 standard cell(s).
*** Non-Gated Clock Tree Optimization (cpu=0:00:00.0 real=0:00:00.0 mem=665.6M) ***
*** Finished Clock Tree Skew Optimization (cpu=0:00:00.0 real=0:00:00.0 mem=665.6M) ***

None of the clock tree buffers/gates are modified by the skew optimization.

Switching to the default view 'typical_view' ...
**WARN: (ENCSP-305):	Cell:BUFX8, Pin:A geometry (<-1200,9900> <0,11100>) is sticking out of cell's 
boundary (<0,0> <10200,27000>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary

*** None of the buffer chains at roots are modified by the fine-tune process.

*** Look For Reconvergent Clock Component ***
The clock tree clk has no reconvergent cell.

**** Clock Tree clk Stat ****
Total Clock Level	: 3
***** Top Nodes *****
clk delay[0(ps) 0(ps)] (  clk__L1_I0/A )
Level 3 (Total=4	Sink=4)
Level 2 (Total=2	Sink=0	INVX8=2)
Level 1 (Total=1	Sink=0	INVX8=1)
Total Sinks		: 4

# Analysis View: typical_view
********** Clock clk Clk-Route-Only Timing Analysis **********
Nr. of Subtrees                : 1
Nr. of Sinks                   : 4
Nr. of Buffer                  : 3
Nr. of Level (including gates) : 2
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
No Driving Cell Specified!
Max trig. edge delay at sink(R): state_reg_2_/CLK 638.2(ps)
Min trig. edge delay at sink(R): state_reg_3_/CLK 634.7(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 634.7~638.2(ps)        0~10(ps)            
Fall Phase Delay               : 634.2~637.8(ps)        0~10(ps)            
Trig. Edge Skew                : 3.5(ps)                200(ps)             
Rise Skew                      : 3.5(ps)                
Fall Skew                      : 3.6(ps)                
Max. Rise Buffer Tran.         : 118(ps)                250(ps)             
Max. Fall Buffer Tran.         : 117(ps)                250(ps)             
Max. Rise Sink Tran.           : 113.2(ps)              250(ps)             
Max. Fall Sink Tran.           : 112.2(ps)              250(ps)             
Min. Rise Buffer Tran.         : 118(ps)                0(ps)               
Min. Fall Buffer Tran.         : 117(ps)                0(ps)               
Min. Rise Sink Tran.           : 111.4(ps)              0(ps)               
Min. Fall Sink Tran.           : 110.5(ps)              0(ps)               

view typical_view : skew = 3.5ps (required = 200ps)


Clock clk has been routed. Routing guide will not be generated.
Generating Clock Analysis Report controller_clock_reports/clock.report ....
Generating Clock Routing Guide controller.rguide ....
Clock Analysis (CPU Time 0:00:00.0)


**WARN: (ENCSP-305):	Cell:BUFX8, Pin:A geometry (<-1200,9900> <0,11100>) is sticking out of cell's 
boundary (<0,0> <10200,27000>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary

Clock gating checks
============================================================

Clock gating Checks Finished, CPU=0:00:00.0 
============================================================

#############################################################################
#
# Summary of During-Synthesis Checks
#
#############################################################################


Types of Check                                    :          Number of warnings
----------------------------------------------------------------------------

Check RefinePlacement move distance               :          9
Check route layer follows preference              :          0
Check route follows guide                         :          0
clock gating checks                               :          0
Wire resistance checks                            :          0

*** End ckSynthesis (cpu=0:00:00.3, real=0:00:00.0, mem=664.6M) ***
<clockDesign CMD> specifyClockTree -update {AutoCTSRootPin * PostOpt YES}
<clockDesign CMD> ckECO -postCTS -useSpecFileCellsOnly -report controller_clock_reports/clock.postCTS.report
Redoing specifyClockTree ...
Checking spec file integrity...
List of dont use cells: 
List of dont touch cells: 
List of valid cells: INVX4 INVX8 
***** Doing trialRoute -handlePreroute.

*** Starting trialRoute (mem=665.4M) ***

There are 0 guide points passed to trialRoute for fixed pins.
There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 4
There are 4 nets with 1 extra space.
routingBox: (0 0) (427650 225000)
coreBox:    (31200 30000) (397650 195000)
There are 4 prerouted nets with extraSpace.

Phase 1a route (0:00:00.0 666.7M):
Est net length = 8.272e+03um = 4.693e+03H + 3.579e+03V
Usage: (21.7%H 45.5%V) = (6.394e+03um 1.466e+04um) = (520 441)
Obstruct: 14 = 0 (0.0%H) + 14 (6.2%V)
Overflow: 21 = 0 (0.00% H) + 21 (9.86% V)
Number obstruct path=1 reroute=0

There are 4 prerouted nets with extraSpace.
Phase 1b route (0:00:00.0 669.2M):
Usage: (21.8%H 45.6%V) = (6.418e+03um 1.467e+04um) = (522 442)
Overflow: 22 = 0 (0.00% H) + 22 (10.62% V)

Phase 1c route (0:00:00.0 669.2M):
Usage: (21.8%H 45.9%V) = (6.418e+03um 1.477e+04um) = (522 445)
Overflow: 23 = 0 (0.00% H) + 23 (11.09% V)

Phase 1d route (0:00:00.0 669.2M):
Usage: (21.8%H 45.9%V) = (6.418e+03um 1.477e+04um) = (522 445)
Overflow: 22 = 0 (0.00% H) + 22 (10.62% V)

Phase 1a-1d Overflow: 0.00% H + 10.62% V (0:00:00.0 669.2M)


Phase 1e route (0:00:00.0 669.9M):
Usage: (22.2%H 45.7%V) = (6.543e+03um 1.466e+04um) = (532 443)
Overflow: 17 = 0 (0.00% H) + 17 (8.14% V)

Phase 1f route (0:00:00.0 669.9M):
Usage: (22.3%H 46.1%V) = (6.593e+03um 1.480e+04um) = (536 447)
Overflow: 16 = 0 (0.00% H) + 16 (7.47% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -5:	0	 0.00%	2	 0.95%
 -1:	0	 0.00%	11	 5.24%
--------------------------------------
  0:	0	 0.00%	45	21.43%
  1:	0	 0.00%	19	 9.05%
  2:	5	 2.23%	30	14.29%
  3:	12	 5.36%	13	 6.19%
  4:	11	 4.91%	29	13.81%
  5:	196	87.50%	61	29.05%


Phase 1e-1f Overflow: 0.00% H + 7.47% V (0:00:00.0 669.9M)

Global route (cpu=0.0s real=0.0s 667.3M)
There are 4 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (23.8%H 50.5%V) = (7.040e+03um 1.617e+04um) = (572 489)
Overflow: 28 = 1 (0.63% H) + 27 (12.81% V)

Phase 1l Overflow: 0.63% H + 12.81% V (0:00:00.0 669.9M)


Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -5:	0	 0.00%	4	 1.90%
 -3:	0	 0.00%	3	 1.43%
 -2:	1	 0.45%	2	 0.95%
 -1:	0	 0.00%	7	 3.33%
--------------------------------------
  0:	2	 0.89%	44	20.95%
  1:	0	 0.00%	20	 9.52%
  2:	6	 2.68%	29	13.81%
  3:	12	 5.36%	11	 5.24%
  4:	10	 4.46%	30	14.29%
  5:	193	86.16%	60	28.57%


*** Completed Phase 1 route (0:00:00.0 665.4M) ***


Total length: 1.015e+04um, number of vias: 617
M1(H) length: 7.740e+01um, number of vias: 349
M2(V) length: 5.326e+03um, number of vias: 268
M3(H) length: 4.751e+03um
*** Completed Phase 2 route (0:00:00.0 665.4M) ***

*** Finished all Phases (cpu=0:00:00.0 mem=665.4M) ***
Peak Memory Usage was 665.4M 
*** Finished trialRoute (cpu=0:00:00.0 mem=665.4M) ***

Extraction called for design 'controller' of instances=133 and nets=148 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design controller.
RC Extraction called in multi-corner(1) mode.
**WARN: (ENCEXT-6197):	Capacitance table file not specified. This will result in lower parasitic accuracy using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the capacitance table file using 'generateCapTbl' command and specify it before extraction.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 665.418M)
setting up for view 'typical_view'...

**** Clock Tree clk Stat ****
Total Clock Level	: 3
***** Top Nodes *****
clk delay[0(ps) 0(ps)] (  clk__L1_I0/A )
Level 3 (Total=4	Sink=4)
Level 2 (Total=2	Sink=0	INVX8=2)
Level 1 (Total=1	Sink=0	INVX8=1)
Total Sinks		: 4

# Analysis View: typical_view
********** Clock clk Post-CTS Timing Analysis **********
Nr. of Subtrees                : 1
Nr. of Sinks                   : 4
Nr. of Buffer                  : 3
Nr. of Level (including gates) : 2
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
No Driving Cell Specified!
Max trig. edge delay at sink(R): state_reg_2_/CLK 400.6(ps)
Min trig. edge delay at sink(R): state_reg_3_/CLK 398.6(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 398.6~400.6(ps)        0~10(ps)            
Fall Phase Delay               : 399.1~401.3(ps)        0~10(ps)            
Trig. Edge Skew                : 2(ps)                  200(ps)             
Rise Skew                      : 2(ps)                  
Fall Skew                      : 2.2(ps)                
Max. Rise Buffer Tran.         : 117(ps)                250(ps)             
Max. Fall Buffer Tran.         : 115.7(ps)              250(ps)             
Max. Rise Sink Tran.           : 111(ps)                250(ps)             
Max. Fall Sink Tran.           : 109.7(ps)              250(ps)             
Min. Rise Buffer Tran.         : 117(ps)                0(ps)               
Min. Fall Buffer Tran.         : 115.7(ps)              0(ps)               
Min. Rise Sink Tran.           : 109.3(ps)              0(ps)               
Min. Fall Sink Tran.           : 108(ps)                0(ps)               

view typical_view : skew = 2ps (required = 200ps)


Clock Analysis (CPU Time 0:00:00.0)


Switching to the default view 'typical_view' ...
**WARN: (ENCSP-305):	Cell:BUFX8, Pin:A geometry (<-1200,9900> <0,11100>) is sticking out of cell's 
boundary (<0,0> <10200,27000>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
*** Finished Rebuilding Buffer Chain (cpu=0:00:00.0 real=0:00:00.0 mem=671.7M) ***

*** None of the buffer chains at roots are modified by the re-build process.

**WARN: (ENCSP-305):	Cell:BUFX8, Pin:A geometry (<-1200,9900> <0,11100>) is sticking out of cell's 
boundary (<0,0> <10200,27000>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
Selecting the worst MMMC view of clock tree 'clk' ...
resized 0 standard cell(s).
inserted 0 standard cell(s).
*** Non-Gated Clock Tree Optimization (cpu=0:00:00.0 real=0:00:00.0 mem=671.7M) ***
*** Finished Clock Tree Skew Optimization (cpu=0:00:00.0 real=0:00:00.0 mem=671.7M) ***

*** None of the clock tree buffers/gates are modified by the skew optimization.

Switching to the default view 'typical_view' ...
**WARN: (ENCSP-305):	Cell:BUFX8, Pin:A geometry (<-1200,9900> <0,11100>) is sticking out of cell's 
boundary (<0,0> <10200,27000>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary

*** None of the buffer chains at roots are modified by the fine-tune process.

*** Look For Reconvergent Clock Component ***
The clock tree clk has no reconvergent cell.

**** Clock Tree clk Stat ****
Total Clock Level	: 3
***** Top Nodes *****
clk delay[0(ps) 0(ps)] (  clk__L1_I0/A )
Level 3 (Total=4	Sink=4)
Level 2 (Total=2	Sink=0	INVX8=2)
Level 1 (Total=1	Sink=0	INVX8=1)
Total Sinks		: 4

# Analysis View: typical_view
********** Clock clk Post-CTS Timing Analysis **********
Nr. of Subtrees                : 1
Nr. of Sinks                   : 4
Nr. of Buffer                  : 3
Nr. of Level (including gates) : 2
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
No Driving Cell Specified!
Max trig. edge delay at sink(R): state_reg_2_/CLK 400.6(ps)
Min trig. edge delay at sink(R): state_reg_3_/CLK 398.6(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 398.6~400.6(ps)        0~10(ps)            
Fall Phase Delay               : 399.1~401.3(ps)        0~10(ps)            
Trig. Edge Skew                : 2(ps)                  200(ps)             
Rise Skew                      : 2(ps)                  
Fall Skew                      : 2.2(ps)                
Max. Rise Buffer Tran.         : 117(ps)                250(ps)             
Max. Fall Buffer Tran.         : 115.7(ps)              250(ps)             
Max. Rise Sink Tran.           : 111(ps)                250(ps)             
Max. Fall Sink Tran.           : 109.7(ps)              250(ps)             
Min. Rise Buffer Tran.         : 117(ps)                0(ps)               
Min. Fall Buffer Tran.         : 115.7(ps)              0(ps)               
Min. Rise Sink Tran.           : 109.3(ps)              0(ps)               
Min. Fall Sink Tran.           : 108(ps)                0(ps)               

view typical_view : skew = 2ps (required = 200ps)


Generating Clock Analysis Report controller_clock_reports/clock.postCTS.report ....
Clock Analysis (CPU Time 0:00:00.0)


**WARN: (ENCSP-305):	Cell:BUFX8, Pin:A geometry (<-1200,9900> <0,11100>) is sticking out of cell's 
boundary (<0,0> <10200,27000>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
*** End ckECO (cpu=0:00:00.1, real=0:00:01.0, mem=670.9M) ***
**clockDesign ... cpu = 0:00:00, real = 0:00:01, mem = 670.9M **
<CMD> setOptMode -yieldEffort none
<CMD> setOptMode -effort high
<CMD> setOptMode -maxDensity 0.95
<CMD> setOptMode -drcMargin 0.0
<CMD> setOptMode -holdTargetSlack 0.0 -setupTargetSlack 0.0
<CMD> setOptMode -simplifyNetlist false
<CMD> clearClockDomains
**WARN: (ENCSYC-6123):	The clearClockDomains command is obsolete - support for this command will 
 be discontinued in a future release of the software. You should update your scripts to be 
 compatible with the path group based flow - refer to the reset_path_group command. 
 In this release, the clearClockDomains command will be translated to the equivalent commands 
 for the path group flow. You may also set 'setAnalysisMode -honorClockDomains true' for backward 
 compatibility with previous releases.
<CMD> setOptMode -usefulSkew false
<CMD> optDesign -postCTS -drv -outDir controller_reports/postCTSOpt
**INFO: Enabling Trial Route flow for DRV Fixing.
GigaOpt running with 1 threads.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 673.3M, totSessionCpu=0:00:08 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0; extra slack 0.1
**WARN: (ENCSP-305):	Cell:BUFX8, Pin:A geometry (<-1200,9900> <0,11100>) is sticking out of cell's 
boundary (<0,0> <10200,27000>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
Multi-VT timing optimization disabled based on library information.
*** Starting trialRoute (mem=673.1M) ***

There are 0 guide points passed to trialRoute for fixed pins.
There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
Start to check current routing status for nets...
All nets are already routed correctly.
*** Finishing trialRoute (mem=673.1M) ***

Found active setup analysis view typical_view
Found active hold analysis view typical_view
**WARN: (ENCSP-305):	Cell:BUFX8, Pin:A geometry (<-1200,9900> <0,11100>) is sticking out of cell's 
boundary (<0,0> <10200,27000>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
AAE_INFO: All RC in memory mode is on.
AAE_THRD: End delay calculation. (MEM=671.453 CPU=0:00:00.0 REAL=0:00:00.0)

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -2.436  |
|           TNS (ns):| -12.742 |
|    Violating Paths:|   11    |
|          All Paths:|   22    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      1 (1)       |   -0.003   |      1 (1)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.286%
------------------------------------------------------------
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 671.7M, totSessionCpu=0:00:08 **
*** Starting optimizing excluded clock nets MEM= 671.7M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 671.7M) ***
*** Starting optimizing excluded clock nets MEM= 671.7M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 671.7M) ***
Begin: GigaOpt DRV Optimization
Begin: Processing multi-driver nets
Info: 4 nets with fixed/cover wires excluded.
Info: 4 clock nets excluded from IPO operation.
*** Starting multi-driver net buffering ***
*summary: 0 non-ignored multi-driver nets.
*** Finished buffering multi-driver nets (CPU=0:00:00.0, MEM=669.7M) ***
End: Processing multi-driver nets
Info: 4 nets with fixed/cover wires excluded.
Info: 4 clock nets excluded from IPO operation.
Core basic site is core
**Info: (ENCSP-307): Design contains fractional 1 cell.
**WARN: (ENCSP-305):	Cell:BUFX8, Pin:A geometry (<-1200,9900> <0,11100>) is sticking out of cell's 
boundary (<0,0> <10200,27000>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
Core basic site is core
**Info: (ENCSP-307): Design contains fractional 1 cell.
**WARN: (ENCSP-305):	Cell:BUFX8, Pin:A geometry (<-1200,9900> <0,11100>) is sticking out of cell's 
boundary (<0,0> <10200,27000>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
+--------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |         |            |           |
+--------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  | Density |    Real    |    Mem    |
+--------------------------------------------------------------------------------------------------------------------------+
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | -2.44 |  60.29  |            |           |
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | -2.44 |  60.29  |   0:00:00.0|     726.6M|
+--------------------------------------------------------------------------------------------------------------------------+

*** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=726.6M) ***

End: GigaOpt DRV Optimization
GigaOpt: Cleaning up trial route
*** Starting trialRoute (mem=687.2M) ***

There are 0 guide points passed to trialRoute for fixed pins.
There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 4
There are 4 nets with 1 extra space.
routingBox: (0 0) (427650 225000)
coreBox:    (31200 30000) (397650 195000)
There are 4 prerouted nets with extraSpace.

Phase 1a route (0:00:00.0 688.5M):
Est net length = 8.272e+03um = 4.693e+03H + 3.579e+03V
Usage: (21.7%H 45.5%V) = (6.394e+03um 1.466e+04um) = (520 441)
Obstruct: 14 = 0 (0.0%H) + 14 (6.2%V)
Overflow: 21 = 0 (0.00% H) + 21 (9.86% V)
Number obstruct path=1 reroute=0

There are 4 prerouted nets with extraSpace.
Phase 1b route (0:00:00.0 691.0M):
Usage: (21.8%H 45.6%V) = (6.418e+03um 1.467e+04um) = (522 442)
Overflow: 22 = 0 (0.00% H) + 22 (10.62% V)

Phase 1c route (0:00:00.0 691.0M):
Usage: (21.8%H 45.9%V) = (6.418e+03um 1.477e+04um) = (522 445)
Overflow: 23 = 0 (0.00% H) + 23 (11.09% V)

Phase 1d route (0:00:00.0 691.0M):
Usage: (21.8%H 45.9%V) = (6.418e+03um 1.477e+04um) = (522 445)
Overflow: 22 = 0 (0.00% H) + 22 (10.62% V)

Phase 1a-1d Overflow: 0.00% H + 10.62% V (0:00:00.0 691.0M)


Phase 1e route (0:00:00.0 691.7M):
Usage: (22.2%H 45.7%V) = (6.543e+03um 1.466e+04um) = (532 443)
Overflow: 17 = 0 (0.00% H) + 17 (8.14% V)

Phase 1f route (0:00:00.0 691.7M):
Usage: (22.3%H 46.1%V) = (6.593e+03um 1.480e+04um) = (536 447)
Overflow: 16 = 0 (0.00% H) + 16 (7.47% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -5:	0	 0.00%	2	 0.95%
 -1:	0	 0.00%	11	 5.24%
--------------------------------------
  0:	0	 0.00%	45	21.43%
  1:	0	 0.00%	19	 9.05%
  2:	5	 2.23%	30	14.29%
  3:	12	 5.36%	13	 6.19%
  4:	11	 4.91%	29	13.81%
  5:	196	87.50%	61	29.05%


Phase 1e-1f Overflow: 0.00% H + 7.47% V (0:00:00.0 691.7M)

Global route (cpu=0.0s real=0.0s 689.1M)
There are 4 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (23.8%H 50.5%V) = (7.040e+03um 1.617e+04um) = (572 489)
Overflow: 28 = 1 (0.63% H) + 27 (12.81% V)

Phase 1l Overflow: 0.63% H + 12.81% V (0:00:00.0 691.7M)


Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -5:	0	 0.00%	4	 1.90%
 -3:	0	 0.00%	3	 1.43%
 -2:	1	 0.45%	2	 0.95%
 -1:	0	 0.00%	7	 3.33%
--------------------------------------
  0:	2	 0.89%	44	20.95%
  1:	0	 0.00%	20	 9.52%
  2:	6	 2.68%	29	13.81%
  3:	12	 5.36%	11	 5.24%
  4:	10	 4.46%	30	14.29%
  5:	193	86.16%	60	28.57%


*** Completed Phase 1 route (0:00:00.0 687.2M) ***


Total length: 1.015e+04um, number of vias: 617
M1(H) length: 7.740e+01um, number of vias: 349
M2(V) length: 5.326e+03um, number of vias: 268
M3(H) length: 4.751e+03um
*** Completed Phase 2 route (0:00:00.0 687.2M) ***

*** Finished all Phases (cpu=0:00:00.0 mem=687.2M) ***
Peak Memory Usage was 687.2M 
*** Finished trialRoute (cpu=0:00:00.0 mem=687.2M) ***

GigaOpt: Cleaning up extraction
Extraction called for design 'controller' of instances=133 and nets=148 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design controller.
RC Extraction called in multi-corner(1) mode.
**WARN: (ENCEXT-6197):	Capacitance table file not specified. This will result in lower parasitic accuracy using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the capacitance table file using 'generateCapTbl' command and specify it before extraction.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 687.219M)
GigaOpt: Cleaning up delay & timing
#################################################################################
# Design Stage: PreRoute
# Design Mode: 250nm
# Analysis Mode: MMMC non-OCV
# Extraction Mode: default
# Delay Calculation Options: engine=aae signOff=true SIAware=false(opt)
# Switching Delay Calculation Engine to AAE
#################################################################################
AAE_INFO: 1 threads acquired from CTE. No license checked out.
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 683.0M, InitMEM = 683.0M)
AAE_INFO: All RC in memory mode is on.
AAE_THRD: End delay calculation. (MEM=671.703 CPU=0:00:00.0 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 671.7M) ***
Begin: GigaOpt DRV Optimization (small scale fixing)
Info: 4 nets with fixed/cover wires excluded.
Info: 4 clock nets excluded from IPO operation.
Core basic site is core
**Info: (ENCSP-307): Design contains fractional 1 cell.
**WARN: (ENCSP-305):	Cell:BUFX8, Pin:A geometry (<-1200,9900> <0,11100>) is sticking out of cell's 
boundary (<0,0> <10200,27000>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
Core basic site is core
**Info: (ENCSP-307): Design contains fractional 1 cell.
**WARN: (ENCSP-305):	Cell:BUFX8, Pin:A geometry (<-1200,9900> <0,11100>) is sticking out of cell's 
boundary (<0,0> <10200,27000>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
+--------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |         |            |           |
+--------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  | Density |    Real    |    Mem    |
+--------------------------------------------------------------------------------------------------------------------------+
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | -2.44 |  60.29  |            |           |
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | -2.44 |  60.29  |   0:00:00.0|     726.6M|
+--------------------------------------------------------------------------------------------------------------------------+

*** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=726.6M) ***

End: GigaOpt DRV Optimization (small scale fixing)
GigaOpt: Cleaning up trial route
*** Starting trialRoute (mem=687.2M) ***

There are 0 guide points passed to trialRoute for fixed pins.
There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 4
There are 4 nets with 1 extra space.
routingBox: (0 0) (427650 225000)
coreBox:    (31200 30000) (397650 195000)
There are 4 prerouted nets with extraSpace.

Phase 1a route (0:00:00.0 688.5M):
Est net length = 8.272e+03um = 4.693e+03H + 3.579e+03V
Usage: (21.7%H 45.5%V) = (6.394e+03um 1.466e+04um) = (520 441)
Obstruct: 14 = 0 (0.0%H) + 14 (6.2%V)
Overflow: 21 = 0 (0.00% H) + 21 (9.86% V)
Number obstruct path=1 reroute=0

There are 4 prerouted nets with extraSpace.
Phase 1b route (0:00:00.0 691.0M):
Usage: (21.8%H 45.6%V) = (6.418e+03um 1.467e+04um) = (522 442)
Overflow: 22 = 0 (0.00% H) + 22 (10.62% V)

Phase 1c route (0:00:00.0 691.0M):
Usage: (21.8%H 45.9%V) = (6.418e+03um 1.477e+04um) = (522 445)
Overflow: 23 = 0 (0.00% H) + 23 (11.09% V)

Phase 1d route (0:00:00.0 691.0M):
Usage: (21.8%H 45.9%V) = (6.418e+03um 1.477e+04um) = (522 445)
Overflow: 22 = 0 (0.00% H) + 22 (10.62% V)

Phase 1a-1d Overflow: 0.00% H + 10.62% V (0:00:00.0 691.0M)


Phase 1e route (0:00:00.0 691.7M):
Usage: (22.2%H 45.7%V) = (6.543e+03um 1.466e+04um) = (532 443)
Overflow: 17 = 0 (0.00% H) + 17 (8.14% V)

Phase 1f route (0:00:00.0 691.7M):
Usage: (22.3%H 46.1%V) = (6.593e+03um 1.480e+04um) = (536 447)
Overflow: 16 = 0 (0.00% H) + 16 (7.47% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -5:	0	 0.00%	2	 0.95%
 -1:	0	 0.00%	11	 5.24%
--------------------------------------
  0:	0	 0.00%	45	21.43%
  1:	0	 0.00%	19	 9.05%
  2:	5	 2.23%	30	14.29%
  3:	12	 5.36%	13	 6.19%
  4:	11	 4.91%	29	13.81%
  5:	196	87.50%	61	29.05%


Phase 1e-1f Overflow: 0.00% H + 7.47% V (0:00:00.0 691.7M)

Global route (cpu=0.0s real=0.0s 689.1M)
There are 4 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (23.8%H 50.5%V) = (7.040e+03um 1.617e+04um) = (572 489)
Overflow: 28 = 1 (0.63% H) + 27 (12.81% V)

Phase 1l Overflow: 0.63% H + 12.81% V (0:00:00.0 691.7M)


Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -5:	0	 0.00%	4	 1.90%
 -3:	0	 0.00%	3	 1.43%
 -2:	1	 0.45%	2	 0.95%
 -1:	0	 0.00%	7	 3.33%
--------------------------------------
  0:	2	 0.89%	44	20.95%
  1:	0	 0.00%	20	 9.52%
  2:	6	 2.68%	29	13.81%
  3:	12	 5.36%	11	 5.24%
  4:	10	 4.46%	30	14.29%
  5:	193	86.16%	60	28.57%


*** Completed Phase 1 route (0:00:00.0 687.2M) ***


Total length: 1.015e+04um, number of vias: 617
M1(H) length: 7.740e+01um, number of vias: 349
M2(V) length: 5.326e+03um, number of vias: 268
M3(H) length: 4.751e+03um
*** Completed Phase 2 route (0:00:00.0 687.2M) ***

*** Finished all Phases (cpu=0:00:00.0 mem=687.2M) ***
Peak Memory Usage was 687.2M 
*** Finished trialRoute (cpu=0:00:00.0 mem=687.2M) ***

GigaOpt: Cleaning up extraction
Extraction called for design 'controller' of instances=133 and nets=148 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design controller.
RC Extraction called in multi-corner(1) mode.
**WARN: (ENCEXT-6197):	Capacitance table file not specified. This will result in lower parasitic accuracy using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the capacitance table file using 'generateCapTbl' command and specify it before extraction.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 687.219M)
GigaOpt: Cleaning up delay & timing
#################################################################################
# Design Stage: PreRoute
# Design Mode: 250nm
# Analysis Mode: MMMC non-OCV
# Extraction Mode: default
# Delay Calculation Options: engine=aae signOff=true SIAware=false(opt)
# Switching Delay Calculation Engine to AAE
#################################################################################
AAE_INFO: 1 threads acquired from CTE. No license checked out.
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 683.0M, InitMEM = 683.0M)
AAE_INFO: All RC in memory mode is on.
AAE_THRD: End delay calculation. (MEM=671.703 CPU=0:00:00.0 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 671.7M) ***
Found active setup analysis view typical_view
Found active hold analysis view typical_view
**WARN: (ENCSP-305):	Cell:BUFX8, Pin:A geometry (<-1200,9900> <0,11100>) is sticking out of cell's 
boundary (<0,0> <10200,27000>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary

------------------------------------------------------------
     Summary (cpu=0.00min real=0.00min mem=672.0M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -2.436  |
|           TNS (ns):| -12.742 |
|    Violating Paths:|   11    |
|          All Paths:|   22    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      1 (1)       |   -0.003   |      1 (1)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.286%
Routing Overflow: 0.63% H and 12.81% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 672.0M, totSessionCpu=0:00:09 **
Reported timing to dir controller_reports/postCTSOpt
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 671.7M, totSessionCpu=0:00:09 **
Found active setup analysis view typical_view
Found active hold analysis view typical_view
**WARN: (ENCSP-305):	Cell:BUFX8, Pin:A geometry (<-1200,9900> <0,11100>) is sticking out of cell's 
boundary (<0,0> <10200,27000>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -2.436  | -2.436  | -0.806  | -1.502  |  3.302  |   N/A   |
|           TNS (ns):| -12.742 | -6.595  | -2.351  | -6.147  |  0.000  |   N/A   |
|    Violating Paths:|   11    |    4    |    4    |    7    |    0    |   N/A   |
|          All Paths:|   22    |    4    |    4    |   18    |    1    |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      1 (1)       |   -0.003   |      1 (1)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.286%
Routing Overflow: 0.63% H and 12.81% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 671.7M, totSessionCpu=0:00:09 **
*** Finished optDesign ***
<CMD> timeDesign -reportOnly -slackReports -outDir controller_reports/postCTSOpt
Found active setup analysis view typical_view
Found active hold analysis view typical_view
**WARN: (ENCSP-305):	Cell:BUFX8, Pin:A geometry (<-1200,9900> <0,11100>) is sticking out of cell's 
boundary (<0,0> <10200,27000>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -2.436  | -2.436  | -0.806  | -1.502  |  3.302  |   N/A   |
|           TNS (ns):| -12.742 | -6.595  | -2.351  | -6.147  |  0.000  |   N/A   |
|    Violating Paths:|   11    |    4    |    4    |    7    |    0    |   N/A   |
|          All Paths:|   22    |    4    |    4    |   18    |    1    |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      1 (1)       |   -0.003   |      1 (1)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.286%
------------------------------------------------------------
Reported timing to dir controller_reports/postCTSOpt
Total CPU time: 0.03 sec
Total Real time: 0.0 sec
Total Memory Usage: 671.558594 Mbytes
<CMD> saveDesign controller_cts.enc
Redoing specifyClockTree ...
Checking spec file integrity...
**WARN: (ENCSYT-3036):	Design directory controller_cts.enc.dat exists, rename it to controller_cts.enc.dat.tmp.
If saveDesign succeeds, it will be deleted.
Writing Netlist "controller_cts.enc.dat/controller.v.gz" ...
Saving clock tree spec file 'controller_cts.enc.dat/controller.ctstch' ...
Saving configuration ...
Saving preference file controller_cts.enc.dat/enc.pref.tcl ...
Saving floorplan ...
Saving Drc markers ...
... No Drc file written since there is no markers found.
Saving placement ...
*** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=671.8M) ***
Saving route ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=671.8M) ***
Writing DEF file 'controller_cts.enc.dat/controller.def.gz', current time is Thu Nov 20 20:45:15 2014 ...
unitPerMicron=1000, dbgMicronPerDBU=0.001000, unitPerDBU=1.000000
DEF file 'controller_cts.enc.dat/controller.def.gz' is written, current time is Thu Nov 20 20:45:15 2014 ...
No integration constraint in the design.
<CMD> changeUseClockNetStatus -noFixedNetWires

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (4) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=671.9M) ***
<CMD> setNanoRouteMode -drouteUseMultiCutViaEffort medium
<CMD> setNanoRouteMode -routeTdrEffort 9
<CMD> setNanoRouteMode -quiet -timingEngine {}
<CMD> setNanoRouteMode -quiet -routeWithTimingDriven 1
<CMD> setNanoRouteMode -quiet -routeWithSiDriven 0
<CMD> setNanoRouteMode -quiet -routeWithSiPostRouteFix 0
<CMD> setNanoRouteMode -quiet -routeTopRoutingLayer default
<CMD> setNanoRouteMode -quiet -routeBottomRoutingLayer default
<CMD> setNanoRouteMode -quiet -drouteEndIteration default
<CMD> setNanoRouteMode -quiet -routeWithTimingDriven true
<CMD> setNanoRouteMode -quiet -routeWithSiDriven false
<CMD> getNanoRouteMode
-dbSkipAnalog false                      # bool, default=false
-dbViaWeight {}                          # string, default=""
-drouteAntennaEcoListFile {}             # string, default=""
-drouteAutoStop true                     # bool, default=true
-drouteCheckMarOnTopLevelPin true        # bool, default=true
-drouteEndIteration 0                    # int, default=0
-drouteExpTiePinOnHalfGrid false         # bool, default=false
-drouteFixAntenna true                   # bool, default=true
-drouteMinLengthForWireSpreading 2       # string, default=2
-drouteMinLengthForWireWidening 1        # float, default=1
-drouteMinSlackForWireOptimization 0     # float, default=0
-drouteNoTaperInLayers {}                # string, default=""
-drouteNoTaperOnOutputPin false          # ternary, default=false
-drouteOnGridOnly none                   # string, default=none
-droutePostRouteLithoRepair false        # bool, default=false
-droutePostRouteSpreadWire false         # string, default=false
-droutePostRouteSwapVia none             # string, default=none
-droutePostRouteWidenWire none           # string, default=none
-droutePostRouteWidenWireRule {}         # string, default=""
-drouteSearchAndRepair true              # bool, default=true
-drouteStartIteration 0                  # int, default=0, user setting
-drouteUseMultiCutViaEffort medium       # string, default=low, user setting
-envAdvancedIntegration false            # bool, default=false
-envNumberFailLimit 1                    # int, default=1
-envNumberProcessor 1                    # int, default=1
-envNumberWarningLimit 20                # int, default=20
-routeAllowPinAsFeedthrough true         # bool, default=true
-routeAllowPowerGroundPin false          # bool, default=false
-routeAntennaCellName {}                 # string, default=""
-routeAntennaPinLimit 1000               # int, default=1000
-routeBottomRoutingLayer 0               # int, default=0
-routeConcurrentMinimizeViaCountEffort medium
                                         # string, default=medium
-routeDesignFixClockNets false           # bool, default=false
-routeDesignRouteClockNetsFirst true     # bool, default=true
-routeEcoOnlyInLayers {}                 # string, default=""
-routeExtraViaEnclosure 0                # float, default=0
-routeFixTopLayerAntenna true            # bool, default=true
-routeHonorPowerDomain false             # bool, default=false
-routeIgnoreAntennaTopCellPin true       # bool, default=true
-routeInsertAntennaDiode false           # bool, default=false
-routeInsertDiodeForClockNets false      # bool, default=false
-routeReserveSpaceForMultiCut false      # bool, default=false
-routeReverseDirection {}                # string, default=""
-routeSelectedNetOnly false              # bool, default=false
-routeStrictlyHonorNonDefaultRule false  # string, default=false
-routeStripeLayerRange {}                # string, default=""
-routeTdrEffort 9                        # int, default=5, user setting, private
-routeTopRoutingLayer 0                  # int, default=0
-routeTrunkWithClusterTargetSize 1       # int, default=1
-routeWithEco false                      # bool, default=false
-routeWithLithoDriven false              # bool, default=false
-routeWithSiDriven false                 # bool, default=false, user setting
-routeWithSiPostRouteFix false           # bool, default=false, user setting, private
-routeWithTimingDriven true              # bool, default=false, user setting
-routeWithViaInPin false                 # string, default=false
-routeWithViaOnlyForStandardCellPin false
                                         # string, default=false
-timingEngine {}                         # string, default=CTE, user setting, private

<CMD> routeDesign -globalDetail
#WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
Core basic site is core
**Info: (ENCSP-307): Design contains fractional 1 cell.
Begin checking placement ... (start mem=671.9M, init mem=671.9M)
*info: Placed = 133
*info: Unplaced = 0
Placement Density:59.71%(27086/45360)
Finished checkPlace (cpu: total=0:00:00.0, vio checks=0:00:00.0; mem=671.9M)
#**INFO: honoring user setting for routeWithTimingDriven set to true
#**INFO: honoring user setting for routeWithSiDriven set to false
#WARNING (NRIG-87) Timing file "" not found, resetting timing engine to default for this session.

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (0) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=671.9M) ***

globalDetailRoute

#Start globalDetailRoute on Thu Nov 20 20:45:15 2014
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 671.00 (Mb)
#Generating timing graph information, please wait...
#146 total nets, 4 already routed, 4 will ignore in trialRoute
#Dump tif for version 2.1
**WARN: (ENCEXT-6197):	Capacitance table file not specified. This will result in lower parasitic accuracy using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the capacitance table file using 'generateCapTbl' command and specify it before extraction.
AAE_INFO: All RC in memory mode is on.
AAE_THRD: End delay calculation. (MEM=670.125 CPU=0:00:00.0 REAL=0:00:00.0)
#Write timing file took: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 663.00 (Mb)
#Done generating timing graph information.
#Start reading timing information from file .timing_file_12909.tif.gz ...
#Read in timing information for 27 ports, 133 instances from timing file .timing_file_12909.tif.gz.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 665.00 (Mb)
#NanoRoute Version v13.13-s005 NR130716-1135/13_10-UB
#Start routing data preparation.
#WARNING (NREX-37) No permittivity value was specified in the process LEF file. Default permittivity value 3.900000 will be used.
# metal1       H   Track-Pitch = 3.000    Line-2-Via Pitch = 1.950
# metal2       V   Track-Pitch = 2.400    Line-2-Via Pitch = 1.950
# metal3       H   Track-Pitch = 3.000    Line-2-Via Pitch = 2.550
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=20 tracks, using layer metal2's pitch = 2.400.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 665.00 (Mb)
#Merging special wires...
#Number of eco nets is 0
#
#Start data preparation...
#
#Data preparation is done on Thu Nov 20 20:45:15 2014
#
#Analyzing routing resource...
#Routing resource analysis is done on Thu Nov 20 20:45:15 2014
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H          75           0          45    13.33%
#  Metal 2        V         161          17          45     0.00%
#  Metal 3        H          75           0          45     0.00%
#  --------------------------------------------------------------
#  Total                    311       3.18%  135     4.44%
#
#  4 nets (2.70%) with 1 preferred extra spacing.
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 665.00 (Mb)
#
#start global routing iteration 1...
#
#setting timing driven routing constraints ...
#
### 
### 
### Setting Timing Driven Routing Constraints ...  Thu Nov 20 20:45:15 2014
### ================================================================================
### 
### DESIGN BOUNDARY (0.00 0.00)(427.65 225.00)
### CONGESTION RATIO 0.35
### NET BBOX CONGESTED RATIO 0.35 (49/141)
### NET BBOX ON BLOCK RATIO  0.00 (0/141)
### 
### slack(-2.436, -0.962, +3.302) std_dev(1.131,0.894) base(-2.303) 1.5*sigma(-2.659,-2.303)
### -2.386 (13), -2.336 (0), -2.286 (0), -2.236 (0), -2.186 (0)
### -2.136 (6), -2.036 (1), -1.936 (0), -1.836 (0), -1.636 (28)
### -1.436 (20), -0.936 (11), -0.436 (22), +0.564 (23), +0.564^(17)
### 
### Begin Layer Assign ...
### M1 res 0.094 ohm/um, cap 0.179(0.160) ff/um, delay 0.008 ns per 1000.0 um wire of 0.900 width and 3.000 pitch
### M2 res 0.094 ohm/um, cap 0.144(0.086) ff/um, delay 0.007 ns per 1000.0 um wire of 0.900 width and 2.400 pitch
### M3 res 0.037 ohm/um, cap 0.153(0.102) ff/um, delay 0.003 ns per 1000.0 um wire of 1.500 width and 3.000 pitch
### 
### Total GCell 45
### M1 Blocked(13.3%) Congested(82.9%) Overflow(13.3%)
### M2 Blocked(0.0%) Congested(54.9%) Overflow(2.2%)
### M3 Blocked(0.0%) Congested(34.5%) Overflow(0.0%)
### not significant to improve timing.
### 
### Begin Expansion Ratio ...
### total_net(148) select(125) bad(0) tieup(0) special(4) dangling (2) dont_route(0)
### hi_fanout(0) already_constr(0) short_net(0) pos_slack(1)
### no driver(0) io_net(8) no expansion(16)
### 1.2(2) 1.5(5) 2.0(1) 2.5(17)
### 3.0(8) 3.5(2) 4.0(11) 4.5(8)
### 5.0(8) 5.5(6) 6.0(3) 6.5(2)
### 7.0(5) 7.5(3) 8.0(3) 9.0(15)
### 10(1)  11(6)  12(5)  13(2)
### 14(1)  15(2)  16(5)  17(0)
### 18(1)  19(0)  20(3)  max(40.94)
### 
### Begin Extra Spacing ...
### select (-2.436 : -1.460)
### total_net(148) select(68) bad(0) tieup(0) special(0) dont_route(2)
### hi_fanout(0) already_constr(4) short_net(0) no_timing(0) pos_slack(74)
### net lengths min(23.55) med(99.02) max(360.30)
### short threshold(198.04) long threshold(229.66)
### (0)
### (0)
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 665.00 (Mb)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 665.00 (Mb)
#
#start global routing iteration 3...
#There are 142 nets routed.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 665.00 (Mb)
#
#start global routing iteration 4...
#There are 142 nets routed.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 665.00 (Mb)
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#   Metal 1      0(0.00%)   (0.00%)
#   Metal 2      0(0.00%)   (0.00%)
#   Metal 3      0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 4
#Total wire length = 8902 um.
#Total half perimeter of net bounding box = 11117 um.
#Total wire length on LAYER metal1 = 19 um.
#Total wire length on LAYER metal2 = 4036 um.
#Total wire length on LAYER metal3 = 4847 um.
#Total number of vias = 447
#Up-Via Summary (total 447):
#           
#-----------------------
#  Metal 1          299
#  Metal 2          148
#-----------------------
#                   447 
#
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#There are 142 nets routed.
#start post global routing...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 665.00 (Mb)
#
#Start data preparation for track assignment...
#
#Data preparation is done on Thu Nov 20 20:45:15 2014
#
#Start Track Assignment.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 4
#Total wire length = 8247 um.
#Total half perimeter of net bounding box = 11117 um.
#Total wire length on LAYER metal1 = 19 um.
#Total wire length on LAYER metal2 = 3605 um.
#Total wire length on LAYER metal3 = 4622 um.
#Total number of vias = 447
#Up-Via Summary (total 447):
#           
#-----------------------
#  Metal 1          299
#  Metal 2          148
#-----------------------
#                   447 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 665.00 (Mb)
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.00 (Mb)
#Total memory = 665.00 (Mb)
#Peak memory = 699.00 (Mb)
#
#Start Detail Routing..
#start initial detail routing ...
#    number of violations = 20
#
#    By Layer and Type :
#	         MetSpc   Totals
#	metal1       20       20
#	Totals       20       20
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 668.00 (Mb)
#start 1st optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 668.00 (Mb)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 4
#Total wire length = 9453 um.
#Total half perimeter of net bounding box = 11117 um.
#Total wire length on LAYER metal1 = 1345 um.
#Total wire length on LAYER metal2 = 4687 um.
#Total wire length on LAYER metal3 = 3421 um.
#Total number of vias = 438
#Up-Via Summary (total 438):
#           
#-----------------------
#  Metal 1          296
#  Metal 2          142
#-----------------------
#                   438 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 2.00 (Mb)
#Total memory = 667.00 (Mb)
#Peak memory = 699.00 (Mb)
#detailRoute Statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 2.00 (Mb)
#Total memory = 667.00 (Mb)
#Peak memory = 699.00 (Mb)
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 667.00 (Mb)
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 665.00 (Mb)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = -6.00 (Mb)
#Total memory = 665.00 (Mb)
#Peak memory = 699.00 (Mb)
#Number of warnings = 1
#Total number of warnings = 4
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Thu Nov 20 20:45:16 2014
#
<CMD> setExtractRCMode -engine postRoute
**WARN: (ENCEXT-3493):	Design extraction status is reset when the setExtractRCMode command is called. Either re-generate the parasitic data by calling the extractRC command or run the spefIn command to read the parasitic data.
Type 'man ENCEXT-3493' for more detail.
<CMD> setExtractRCMode -effortLevel low
<CMD> setAnalysisMode -analysisType onChipVariation
<CMD> extractRC
Extraction called for design 'controller' of instances=133 and nets=148 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design controller.
RC Extraction called in multi-corner(1) mode.
**WARN: (ENCEXT-6197):	Capacitance table file not specified. This will result in lower parasitic accuracy using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the capacitance table file using 'generateCapTbl' command and specify it before extraction.
**WARN: (ENCEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.64
      Min Width        : 0.9
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.57
      Min Width        : 0.9
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 0.77
      Min Width        : 1.5
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile ./controller_12909_iYbb3d.rcdb.d  -basic
RC Mode: PostRoute effortLevel low [Basic CapTable, LEF Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 665.4M)
Creating parasitic data file './controller_12909_iYbb3d.rcdb.d/header.da' in memory efficient access mode for storing RC.
Extracted 10.24% (CPU Time= 0:00:00.0  MEM= 686.2M)
Extracted 20.32% (CPU Time= 0:00:00.0  MEM= 686.2M)
Extracted 30.24% (CPU Time= 0:00:00.0  MEM= 686.2M)
Extracted 40.32% (CPU Time= 0:00:00.0  MEM= 686.2M)
Extracted 50.24% (CPU Time= 0:00:00.0  MEM= 686.2M)
Extracted 60.32% (CPU Time= 0:00:00.0  MEM= 686.2M)
Extracted 70.24% (CPU Time= 0:00:00.0  MEM= 686.2M)
Extracted 80.32% (CPU Time= 0:00:00.0  MEM= 686.2M)
Extracted 90.24% (CPU Time= 0:00:00.0  MEM= 686.2M)
Extracted 100% (CPU Time= 0:00:00.0  MEM= 686.2M)
Number of Extracted Resistors     : 1069
Number of Extracted Ground Cap.   : 1210
Number of Extracted Coupling Cap. : 1264
Opening parasitic data file './controller_12909_iYbb3d.rcdb.d/header.da' for reading.
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 677.4M)
Creating parasitic data file './controller_12909_iYbb3d.rcdb_Filter.rcdb.d/header.da' in memory efficient access mode for storing RC.
Closing parasitic data file './controller_12909_iYbb3d.rcdb.d'. 146 times net's RC data read were performed.
Opening parasitic data file './controller_12909_iYbb3d.rcdb.d/header.da' for reading.
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 675.363M)
<CMD> timeDesign -postRoute -prefix TimingReports -outDir controller_reports/postroute
Switching SI Aware to true by default in postroute mode   
 Reset EOS DB
Ignoring AAE DB Resetting ...
Extraction called for design 'controller' of instances=133 and nets=148 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design controller.
RC Extraction called in multi-corner(1) mode.
**WARN: (ENCEXT-6197):	Capacitance table file not specified. This will result in lower parasitic accuracy using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the capacitance table file using 'generateCapTbl' command and specify it before extraction.
**WARN: (ENCEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.64
      Min Width        : 0.9
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.57
      Min Width        : 0.9
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 0.77
      Min Width        : 1.5
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile ./controller_12909_iYbb3d.rcdb.d -maxResLength 200  -basic
RC Mode: PostRoute effortLevel low [Basic CapTable, LEF Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 675.4M)
Creating parasitic data file './controller_12909_iYbb3d.rcdb.d/header.da' in memory efficient access mode for storing RC.
Extracted 10.24% (CPU Time= 0:00:00.0  MEM= 686.2M)
Extracted 20.32% (CPU Time= 0:00:00.0  MEM= 686.2M)
Extracted 30.24% (CPU Time= 0:00:00.0  MEM= 686.2M)
Extracted 40.32% (CPU Time= 0:00:00.0  MEM= 686.2M)
Extracted 50.24% (CPU Time= 0:00:00.0  MEM= 686.2M)
Extracted 60.32% (CPU Time= 0:00:00.0  MEM= 686.2M)
Extracted 70.24% (CPU Time= 0:00:00.0  MEM= 686.2M)
Extracted 80.32% (CPU Time= 0:00:00.0  MEM= 686.2M)
Extracted 90.24% (CPU Time= 0:00:00.0  MEM= 686.2M)
Extracted 100% (CPU Time= 0:00:00.0  MEM= 686.2M)
Number of Extracted Resistors     : 1069
Number of Extracted Ground Cap.   : 1210
Number of Extracted Coupling Cap. : 1264
Opening parasitic data file './controller_12909_iYbb3d.rcdb.d/header.da' for reading.
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 677.4M)
Creating parasitic data file './controller_12909_iYbb3d.rcdb_Filter.rcdb.d/header.da' in memory efficient access mode for storing RC.
Closing parasitic data file './controller_12909_iYbb3d.rcdb.d'. 146 times net's RC data read were performed.
Opening parasitic data file './controller_12909_iYbb3d.rcdb.d/header.da' for reading.
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 675.363M)
Generate Setup TimingWindows
Writing timing window for view typical_view
#################################################################################
# Design Stage: PostRoute
# Design Mode: 250nm
# Analysis Mode: MMMC OCV
# Extraction Mode: detail/spef
# Delay Calculation Options: engine=Aae signOff=true SIAware=false(opt)
# Switching Delay Calculation Engine to AAE
#################################################################################
AAE_INFO: 1 threads acquired from CTE. No license checked out.
Calculate early delays in OCV mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 677.9M, InitMEM = 677.9M)
Initializing multi-corner resistance tables ...
Opening parasitic data file './controller_12909_iYbb3d.rcdb.d/header.da' for reading.
RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 682.0M)
AAE_INFO: All RC in memory mode is on.
AAE_THRD: End delay calculation. (MEM=676.203 CPU=0:00:00.0 REAL=0:00:00.0)
Calculate late delays in OCV mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 676.2M, InitMEM = 676.2M)
AAE_INFO: All RC in memory mode is on.
AAE_THRD: End delay calculation. (MEM=676.203 CPU=0:00:00.0 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 676.2M) ***
Finished Writing timing window for view typical_view
Loading timing window for view typical_view
Loading TW for view typical_view....
Reading timing window file typical_view_setup_12909.twf ...
Finished Loading timing window for view typical_view
#################################################################################
# Design Stage: PostRoute
# Design Mode: 250nm
# Analysis Mode: MMMC OCV
# Extraction Mode: detail/spef
# Delay Calculation Options: engine=aae signOff=true SIAware=true(opt)
# Switching Delay Calculation Engine to AAE-SI
#################################################################################
AAE_INFO: 1 threads acquired from CTE. No license checked out.
Calculation for IPO SI ...
Calculate early delays in OCV mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 671.9M, InitMEM = 671.9M)
AAE_INFO: All RC in memory mode is on.
AAE_INFO-618: Total number of nets in the design is 20,  100.0 percent of the nets selected for SI analysis
AAE_THRD: End delay calculation. (MEM=676.836 CPU=0:00:00.0 REAL=0:00:00.0)
Calculate late delays in OCV mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 676.8M, InitMEM = 676.8M)
AAE_INFO: All RC in memory mode is on.
AAE_INFO-618: Total number of nets in the design is 146,  100.0 percent of the nets selected for SI analysis
AAE_THRD: End delay calculation. (MEM=676.836 CPU=0:00:00.0 REAL=0:00:00.0)
Calculation for IPO SI completed ... (0:00:00.0 676.836M)
*** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 676.8M) ***
Found active setup analysis view typical_view
Found active hold analysis view typical_view
**WARN: (ENCSP-305):	Cell:BUFX8, Pin:A geometry (<-1200,9900> <0,11100>) is sticking out of cell's 
boundary (<0,0> <10200,27000>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -2.616  | -2.616  | -0.867  | -1.655  |  3.316  |   N/A   |
|           TNS (ns):| -14.189 | -7.221  | -2.659  | -6.968  |  0.000  |   N/A   |
|    Violating Paths:|   11    |    4    |    4    |    7    |    0    |   N/A   |
|          All Paths:|   22    |    4    |    4    |   18    |    1    |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      1 (1)       |   -0.003   |      1 (1)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.286%
Total number of glitch violations: 0
------------------------------------------------------------
Reported timing to dir controller_reports/postroute
Total CPU time: 0.23 sec
Total Real time: 0.0 sec
Total Memory Usage: 676.835938 Mbytes
Note that the timing reported is with the SI estimation engine used to drive postroute optimization. Use timeDesign -si -signoff with setDelayCalMode -SIAware false to get the accurate signoff SI timing.
Reset AAE Options
<CMD> setOptMode -yieldEffort none
<CMD> setOptMode -effort medium
<CMD> setOptMode -maxDensity 0.95
<CMD> setOptMode -drcMargin 0.0
<CMD> setOptMode -holdTargetSlack 0.0 -setupTargetSlack 0.0
<CMD> setOptMode -simplifyNetlist false
<CMD> clearClockDomains
**WARN: (ENCSYC-6123):	The clearClockDomains command is obsolete - support for this command will 
 be discontinued in a future release of the software. You should update your scripts to be 
 compatible with the path group based flow - refer to the reset_path_group command. 
 In this release, the clearClockDomains command will be translated to the equivalent commands 
 for the path group flow. You may also set 'setAnalysisMode -honorClockDomains true' for backward 
 compatibility with previous releases.
<CMD> setOptMode -usefulSkew false
<CMD> optDesign -postRoute -drv -prefix TimingReports -outDir controller_reports/postrouteOpt
Disable merging buffers from different footprints for postRoute code for non-MSV designs
GigaOpt running with 1 threads.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 679.2M, totSessionCpu=0:00:10 **
#Created 20 library cell signatures
#Created 148 NETS and 0 SPECIALNETS signatures
#Created 134 instance signatures
Core basic site is core
**Info: (ENCSP-307): Design contains fractional 1 cell.
Begin checking placement ... (start mem=689.3M, init mem=689.2M)
*info: Placed = 130
*info: Unplaced = 0
Placement Density:59.71%(27086/45360)
Finished checkPlace (cpu: total=0:00:00.0, vio checks=0:00:00.0; mem=689.2M)
*** Change effort level medium to high ***
Limited Access feature "encUseAAEForPostRouteOpt" is Set. Starting AAE Based SI Opt 
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
**WARN: (ENCSP-305):	Cell:BUFX8, Pin:A geometry (<-1200,9900> <0,11100>) is sticking out of cell's 
boundary (<0,0> <10200,27000>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
Multi-VT timing optimization disabled based on library information.
Closing parasitic data file './controller_12909_iYbb3d.rcdb.d'. 146 times net's RC data read were performed.
Extraction called for design 'controller' of instances=133 and nets=148 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design controller.
RC Extraction called in multi-corner(1) mode.
**WARN: (ENCEXT-6197):	Capacitance table file not specified. This will result in lower parasitic accuracy using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the capacitance table file using 'generateCapTbl' command and specify it before extraction.
**WARN: (ENCEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.64
      Min Width        : 0.9
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.57
      Min Width        : 0.9
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 0.77
      Min Width        : 1.5
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile ./controller_12909_iYbb3d.rcdb.d -maxResLength 200  -basic
RC Mode: PostRoute effortLevel low [Basic CapTable, LEF Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 677.9M)
Creating parasitic data file './controller_12909_iYbb3d.rcdb.d/header.da' in memory efficient access mode for storing RC.
Extracted 10.24% (CPU Time= 0:00:00.0  MEM= 688.8M)
Extracted 20.32% (CPU Time= 0:00:00.0  MEM= 688.8M)
Extracted 30.24% (CPU Time= 0:00:00.0  MEM= 688.8M)
Extracted 40.32% (CPU Time= 0:00:00.0  MEM= 688.8M)
Extracted 50.24% (CPU Time= 0:00:00.0  MEM= 688.8M)
Extracted 60.32% (CPU Time= 0:00:00.0  MEM= 688.8M)
Extracted 70.24% (CPU Time= 0:00:00.0  MEM= 688.8M)
Extracted 80.32% (CPU Time= 0:00:00.0  MEM= 688.8M)
Extracted 90.24% (CPU Time= 0:00:00.0  MEM= 688.8M)
Extracted 100% (CPU Time= 0:00:00.0  MEM= 688.8M)
Number of Extracted Resistors     : 1069
Number of Extracted Ground Cap.   : 1210
Number of Extracted Coupling Cap. : 1264
Opening parasitic data file './controller_12909_iYbb3d.rcdb.d/header.da' for reading.
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 680.0M)
Creating parasitic data file './controller_12909_iYbb3d.rcdb_Filter.rcdb.d/header.da' in memory efficient access mode for storing RC.
Closing parasitic data file './controller_12909_iYbb3d.rcdb.d'. 146 times net's RC data read were performed.
Opening parasitic data file './controller_12909_iYbb3d.rcdb.d/header.da' for reading.
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:01.0  MEM: 677.941M)
Opening parasitic data file './controller_12909_iYbb3d.rcdb.d/header.da' for reading.
RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 682.0M)
Initializing multi-corner resistance tables ...
#################################################################################
# Design Stage: PostRoute
# Design Mode: 250nm
# Analysis Mode: MMMC OCV
# Extraction Mode: detail/spef
# Delay Calculation Options: engine=aae signOff=true SIAware=false(opt)
# Switching Delay Calculation Engine to AAE
#################################################################################
AAE_INFO: 1 threads acquired from CTE. No license checked out.
Calculate early delays in OCV mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 684.5M, InitMEM = 684.5M)
AAE_INFO: All RC in memory mode is on.
AAE_THRD: End delay calculation. (MEM=679.414 CPU=0:00:00.0 REAL=0:00:00.0)
Calculate late delays in OCV mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 679.4M, InitMEM = 679.4M)
AAE_INFO: All RC in memory mode is on.
AAE_THRD: End delay calculation. (MEM=679.414 CPU=0:00:00.0 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 679.4M) ***
Found active setup analysis view typical_view
Found active hold analysis view typical_view
**WARN: (ENCSP-305):	Cell:BUFX8, Pin:A geometry (<-1200,9900> <0,11100>) is sticking out of cell's 
boundary (<0,0> <10200,27000>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary

------------------------------------------------------------
     Initial Non-SI Timing Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -2.616  |
|           TNS (ns):| -14.185 |
|    Violating Paths:|   11    |
|          All Paths:|   22    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      1 (1)       |   -0.003   |      1 (1)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.286%
------------------------------------------------------------
**optDesign ... cpu = 0:00:00, real = 0:00:01, mem = 679.7M, totSessionCpu=0:00:10 **
**INFO: Start fixing DRV (Mem = 677.66M) ...
**INFO: Options = -postRoute -maxCap -maxTran -noMaxFanout -noSensitivity -backward -maxIter 1
**INFO: Start fixing DRV iteration 1 ...
Begin: GigaOpt DRV Optimization
Setting latch borrow mode to budget during optimization.
Info: 4 clock nets excluded from IPO operation.
Core basic site is core
**Info: (ENCSP-307): Design contains fractional 1 cell.
**WARN: (ENCSP-305):	Cell:BUFX8, Pin:A geometry (<-1200,9900> <0,11100>) is sticking out of cell's 
boundary (<0,0> <10200,27000>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
Core basic site is core
**Info: (ENCSP-307): Design contains fractional 1 cell.
**WARN: (ENCSP-305):	Cell:BUFX8, Pin:A geometry (<-1200,9900> <0,11100>) is sticking out of cell's 
boundary (<0,0> <10200,27000>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
+--------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |         |            |           |
+--------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  | Density |    Real    |    Mem    |
+--------------------------------------------------------------------------------------------------------------------------+
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | -2.62 |  60.29  |            |           |
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | -2.62 |  60.29  |   0:00:00.0|     734.7M|
+--------------------------------------------------------------------------------------------------------------------------+

*** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=734.7M) ***

Latch borrow mode reset to max_borrow
*** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
ThreeLayerMode is on. Timing-driven placement option disabled.
Core basic site is core
**Info: (ENCSP-307): Design contains fractional 1 cell.
**WARN: (ENCSP-305):	Cell:BUFX8, Pin:A geometry (<-1200,9900> <0,11100>) is sticking out of cell's 
boundary (<0,0> <10200,27000>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
Starting refinePlace ...
  Spread Effort: high, post-route mode.
[CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=695.3MB) @(0:00:09.8 - 0:00:09.8).
move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
wireLenOptFixPriorityInst 4 inst fixed
[CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=695.3MB) @(0:00:09.8 - 0:00:09.8).
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 0 insts, mean move: 0.00 um, max move: 0.00 um
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         0.00 um
  mean    (X+Y) =         0.00 um
Total instances moved : 0
*** cpu=0:00:00.0   mem=695.3M  mem(used)=0.0M***
[CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=695.3MB) @(0:00:09.8 - 0:00:09.8).
Total net length = 9.722e+03 (4.870e+03 4.852e+03) (ext = 2.215e+03)
Core basic site is core
**Info: (ENCSP-307): Design contains fractional 1 cell.
**WARN: (ENCSP-305):	Cell:BUFX8, Pin:A geometry (<-1200,9900> <0,11100>) is sticking out of cell's 
boundary (<0,0> <10200,27000>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
default core: bins with density >  0.75 =    0 % ( 0 / 2 )
Found active setup analysis view typical_view
Found active hold analysis view typical_view
**WARN: (ENCSP-305):	Cell:BUFX8, Pin:A geometry (<-1200,9900> <0,11100>) is sticking out of cell's 
boundary (<0,0> <10200,27000>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary

------------------------------------------------------------
       Non-SI Timing Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -2.616  |
|           TNS (ns):| -14.185 |
|    Violating Paths:|   11    |
|          All Paths:|   22    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      1 (1)       |   -0.003   |      1 (1)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.286%
------------------------------------------------------------
**optDesign ... cpu = 0:00:00, real = 0:00:01, mem = 695.3M, totSessionCpu=0:00:10 **
Glitch fixing enabled
Writing timing window for view typical_view
#################################################################################
# Design Stage: PostRoute
# Design Mode: 250nm
# Analysis Mode: MMMC OCV
# Extraction Mode: detail/spef
# Delay Calculation Options: engine=Aae signOff=true SIAware=false(opt)
# Switching Delay Calculation Engine to AAE
#################################################################################
AAE_INFO: 1 threads acquired from CTE. No license checked out.
Calculate early delays in OCV mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 690.2M, InitMEM = 690.2M)
AAE_INFO: All RC in memory mode is on.
AAE_THRD: End delay calculation. (MEM=679.66 CPU=0:00:00.0 REAL=0:00:00.0)
Calculate late delays in OCV mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 679.7M, InitMEM = 679.7M)
AAE_INFO: All RC in memory mode is on.
AAE_THRD: End delay calculation. (MEM=679.66 CPU=0:00:00.0 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 679.7M) ***
Finished Writing timing window for view typical_view
Loading timing window for view typical_view
Loading TW for view typical_view....
Reading timing window file typical_view_setup_12909.twf ...
Finished Loading timing window for view typical_view
#################################################################################
# Design Stage: PostRoute
# Design Mode: 250nm
# Analysis Mode: MMMC OCV
# Extraction Mode: detail/spef
# Delay Calculation Options: engine=aae signOff=true SIAware=true(opt)
# Switching Delay Calculation Engine to AAE-SI
#################################################################################
AAE_INFO: 1 threads acquired from CTE. No license checked out.
Calculation for IPO SI ...
Calculate early delays in OCV mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 674.9M, InitMEM = 674.9M)
AAE_INFO: All RC in memory mode is on.
AAE_INFO-618: Total number of nets in the design is 20,  100.0 percent of the nets selected for SI analysis
AAE_THRD: End delay calculation. (MEM=679.789 CPU=0:00:00.0 REAL=0:00:00.0)
Calculate late delays in OCV mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 679.8M, InitMEM = 679.8M)
AAE_INFO: All RC in memory mode is on.
AAE_INFO-618: Total number of nets in the design is 146,  100.0 percent of the nets selected for SI analysis
AAE_THRD: End delay calculation. (MEM=679.789 CPU=0:00:00.0 REAL=0:00:00.0)
Calculation for IPO SI completed ... (0:00:00.0 679.789M)
*** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 679.8M) ***
Found active setup analysis view typical_view
Found active hold analysis view typical_view
**WARN: (ENCSP-305):	Cell:BUFX8, Pin:A geometry (<-1200,9900> <0,11100>) is sticking out of cell's 
boundary (<0,0> <10200,27000>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary

------------------------------------------------------------
           SI Timing Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -2.616  |
|           TNS (ns):| -14.189 |
|    Violating Paths:|   11    |
|          All Paths:|   22    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      1 (1)       |   -0.003   |      1 (1)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.286%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:00, real = 0:00:01, mem = 680.0M, totSessionCpu=0:00:10 **
Setting latch borrow mode to budget during optimization.
Info: 4 clock nets excluded from IPO operation.
Core basic site is core
**Info: (ENCSP-307): Design contains fractional 1 cell.
**WARN: (ENCSP-305):	Cell:BUFX8, Pin:A geometry (<-1200,9900> <0,11100>) is sticking out of cell's 
boundary (<0,0> <10200,27000>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
Core basic site is core
**Info: (ENCSP-307): Design contains fractional 1 cell.
**WARN: (ENCSP-305):	Cell:BUFX8, Pin:A geometry (<-1200,9900> <0,11100>) is sticking out of cell's 
boundary (<0,0> <10200,27000>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
+----------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       glitch      |       |         |            |           |
+----------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  | Density |    Real    |    Mem    |
+----------------------------------------------------------------------------------------------------------------------------------------------+
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   |     0   |     0   | -2.62 |  60.29  |            |           |
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   |     0   |     0   | -2.62 |  60.29  |   0:00:00.0|     754.7M|
+----------------------------------------------------------------------------------------------------------------------------------------------+

*** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=754.7M) ***

Latch borrow mode reset to max_borrow
*** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
ThreeLayerMode is on. Timing-driven placement option disabled.
Core basic site is core
**Info: (ENCSP-307): Design contains fractional 1 cell.
**WARN: (ENCSP-305):	Cell:BUFX8, Pin:A geometry (<-1200,9900> <0,11100>) is sticking out of cell's 
boundary (<0,0> <10200,27000>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
Starting refinePlace ...
  Spread Effort: high, post-route mode.
[CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=695.3MB) @(0:00:10.0 - 0:00:10.0).
move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
wireLenOptFixPriorityInst 4 inst fixed
[CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=695.3MB) @(0:00:10.0 - 0:00:10.0).
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 0 insts, mean move: 0.00 um, max move: 0.00 um
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         0.00 um
  mean    (X+Y) =         0.00 um
Total instances moved : 0
*** cpu=0:00:00.0   mem=695.3M  mem(used)=0.0M***
[CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=695.3MB) @(0:00:10.0 - 0:00:10.0).
Total net length = 9.722e+03 (4.870e+03 4.852e+03) (ext = 2.215e+03)
Core basic site is core
**Info: (ENCSP-307): Design contains fractional 1 cell.
**WARN: (ENCSP-305):	Cell:BUFX8, Pin:A geometry (<-1200,9900> <0,11100>) is sticking out of cell's 
boundary (<0,0> <10200,27000>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
default core: bins with density >  0.75 =    0 % ( 0 / 2 )
End: GigaOpt DRV Optimization
*info:
**INFO: Completed fixing DRV (CPU Time = 0:00:00, Mem = 695.30M).
Found active setup analysis view typical_view
Found active hold analysis view typical_view
**WARN: (ENCSP-305):	Cell:BUFX8, Pin:A geometry (<-1200,9900> <0,11100>) is sticking out of cell's 
boundary (<0,0> <10200,27000>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary

------------------------------------------------------------
     SI Timing Summary (cpu=0.00min real=0.00min mem=695.3M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -2.616  |
|           TNS (ns):| -14.189 |
|    Violating Paths:|   11    |
|          All Paths:|   22    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      1 (1)       |   -0.003   |      1 (1)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.286%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:00, real = 0:00:01, mem = 695.3M, totSessionCpu=0:00:10 **
Active setup views: typical_view 
Active hold views: typical_view 
Found active setup analysis view typical_view
Found active hold analysis view typical_view
**WARN: (ENCSP-305):	Cell:BUFX8, Pin:A geometry (<-1200,9900> <0,11100>) is sticking out of cell's 
boundary (<0,0> <10200,27000>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary

------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -2.616  | -2.616  | -0.867  | -1.655  |  3.316  |   N/A   |
|           TNS (ns):| -14.189 | -7.221  | -2.659  | -6.968  |  0.000  |   N/A   |
|    Violating Paths:|   11    |    4    |    4    |    7    |    0    |   N/A   |
|          All Paths:|   22    |    4    |    4    |   18    |    1    |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      1 (1)       |   -0.003   |      1 (1)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.286%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:00, real = 0:00:01, mem = 697.3M, totSessionCpu=0:00:10 **
-routeWithEco false                      # bool, default=false
-routeWithEco true                       # bool, default=false, user setting
-routeSelectedNetOnly false              # bool, default=false
-routeWithTimingDriven true              # bool, default=false, user setting
-routeWithTimingDriven false             # bool, default=false, user setting
-routeWithSiDriven false                 # bool, default=false, user setting
-drouteStartIteration 0                  # int, default=0, user setting
-drouteStartIteration 0                  # int, default=0

globalDetailRoute

#Start globalDetailRoute on Thu Nov 20 20:45:17 2014
#
Closing parasitic data file './controller_12909_iYbb3d.rcdb.d'. 146 times net's RC data read were performed.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 693.00 (Mb)
Initializing multi-corner resistance tables ...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 695.00 (Mb)
#NanoRoute Version v13.13-s005 NR130716-1135/13_10-UB
#Loading the last recorded routing design signature
#No placement changes detected since last routing
#Start routing data preparation.
#WARNING (NREX-37) No permittivity value was specified in the process LEF file. Default permittivity value 3.900000 will be used.
# metal1       H   Track-Pitch = 3.000    Line-2-Via Pitch = 1.950
# metal2       V   Track-Pitch = 2.400    Line-2-Via Pitch = 1.950
# metal3       H   Track-Pitch = 3.000    Line-2-Via Pitch = 2.550
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=20 tracks, using layer metal2's pitch = 2.400.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 695.00 (Mb)
#Merging special wires...
#WARNING (NRGR-22) Design is already detail routed.
#start post global routing...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 695.00 (Mb)
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.00 (Mb)
#Total memory = 695.00 (Mb)
#Peak memory = 699.00 (Mb)
#
#Start Detail Routing..
#start 1st optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 696.00 (Mb)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 4
#Total wire length = 9453 um.
#Total half perimeter of net bounding box = 11117 um.
#Total wire length on LAYER metal1 = 1345 um.
#Total wire length on LAYER metal2 = 4687 um.
#Total wire length on LAYER metal3 = 3421 um.
#Total number of vias = 438
#Up-Via Summary (total 438):
#           
#-----------------------
#  Metal 1          296
#  Metal 2          142
#-----------------------
#                   438 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.00 (Mb)
#Total memory = 695.00 (Mb)
#Peak memory = 699.00 (Mb)
#detailRoute Statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.00 (Mb)
#Total memory = 695.00 (Mb)
#Peak memory = 699.00 (Mb)
#Updating routing design signature
#Created 20 library cell signatures
#Created 148 NETS and 0 SPECIALNETS signatures
#Created 134 instance signatures
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 695.00 (Mb)
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 693.00 (Mb)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = -4.00 (Mb)
#Total memory = 693.00 (Mb)
#Peak memory = 699.00 (Mb)
#Number of warnings = 2
#Total number of warnings = 6
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Thu Nov 20 20:45:17 2014
#
**optDesign ... cpu = 0:00:00, real = 0:00:01, mem = 693.2M, totSessionCpu=0:00:10 **
-routeWithEco false                      # bool, default=false
-routeSelectedNetOnly false              # bool, default=false
-routeWithTimingDriven true              # bool, default=false, user setting
-routeWithSiDriven false                 # bool, default=false, user setting
-drouteStartIteration 0                  # int, default=0, user setting
Extraction called for design 'controller' of instances=133 and nets=148 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design controller.
RC Extraction called in multi-corner(1) mode.
**WARN: (ENCEXT-6197):	Capacitance table file not specified. This will result in lower parasitic accuracy using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the capacitance table file using 'generateCapTbl' command and specify it before extraction.
**WARN: (ENCEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.64
      Min Width        : 0.9
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.57
      Min Width        : 0.9
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 0.77
      Min Width        : 1.5
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile ./controller_12909_iYbb3d.rcdb.d -maxResLength 200  -basic
RC Mode: PostRoute effortLevel low [Basic CapTable, LEF Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 693.2M)
Creating parasitic data file './controller_12909_iYbb3d.rcdb.d/header.da' in memory efficient access mode for storing RC.
Extracted 10.24% (CPU Time= 0:00:00.0  MEM= 704.1M)
Extracted 20.32% (CPU Time= 0:00:00.0  MEM= 704.1M)
Extracted 30.24% (CPU Time= 0:00:00.0  MEM= 704.1M)
Extracted 40.32% (CPU Time= 0:00:00.0  MEM= 704.1M)
Extracted 50.24% (CPU Time= 0:00:00.0  MEM= 704.1M)
Extracted 60.32% (CPU Time= 0:00:00.0  MEM= 704.1M)
Extracted 70.24% (CPU Time= 0:00:00.0  MEM= 704.1M)
Extracted 80.32% (CPU Time= 0:00:00.0  MEM= 704.1M)
Extracted 90.24% (CPU Time= 0:00:00.0  MEM= 704.1M)
Extracted 100% (CPU Time= 0:00:00.0  MEM= 704.1M)
Number of Extracted Resistors     : 1069
Number of Extracted Ground Cap.   : 1210
Number of Extracted Coupling Cap. : 1264
Opening parasitic data file './controller_12909_iYbb3d.rcdb.d/header.da' for reading.
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 695.3M)
Creating parasitic data file './controller_12909_iYbb3d.rcdb_Filter.rcdb.d/header.da' in memory efficient access mode for storing RC.
Closing parasitic data file './controller_12909_iYbb3d.rcdb.d'. 146 times net's RC data read were performed.
Opening parasitic data file './controller_12909_iYbb3d.rcdb.d/header.da' for reading.
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 693.238M)
Writing timing window for view typical_view
#################################################################################
# Design Stage: PostRoute
# Design Mode: 250nm
# Analysis Mode: MMMC OCV
# Extraction Mode: detail/spef
# Delay Calculation Options: engine=Aae signOff=true SIAware=false(opt)
# Switching Delay Calculation Engine to AAE
#################################################################################
AAE_INFO: 1 threads acquired from CTE. No license checked out.
Calculate early delays in OCV mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 686.1M, InitMEM = 686.1M)
Initializing multi-corner resistance tables ...
Opening parasitic data file './controller_12909_iYbb3d.rcdb.d/header.da' for reading.
RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 690.2M)
AAE_INFO: All RC in memory mode is on.
AAE_THRD: End delay calculation. (MEM=679.66 CPU=0:00:00.0 REAL=0:00:00.0)
Calculate late delays in OCV mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 679.7M, InitMEM = 679.7M)
AAE_INFO: All RC in memory mode is on.
AAE_THRD: End delay calculation. (MEM=679.66 CPU=0:00:00.0 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 679.7M) ***
Finished Writing timing window for view typical_view
Loading timing window for view typical_view
Loading TW for view typical_view....
Reading timing window file typical_view_setup_12909.twf ...
Finished Loading timing window for view typical_view
Finished Generating Timing Windows
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 674.4M, totSessionCpu=0:00:10 **
#################################################################################
# Design Stage: PostRoute
# Design Mode: 250nm
# Analysis Mode: MMMC OCV
# Extraction Mode: detail/spef
# Delay Calculation Options: engine=aae signOff=true SIAware=true(opt)
# Switching Delay Calculation Engine to AAE-SI
#################################################################################
AAE_INFO: 1 threads acquired from CTE. No license checked out.
Calculation for IPO SI ...
Calculate early delays in OCV mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 674.9M, InitMEM = 674.9M)
AAE_INFO: All RC in memory mode is on.
AAE_INFO-618: Total number of nets in the design is 20,  100.0 percent of the nets selected for SI analysis
AAE_THRD: End delay calculation. (MEM=679.789 CPU=0:00:00.0 REAL=0:00:00.0)
Calculate late delays in OCV mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 679.8M, InitMEM = 679.8M)
AAE_INFO: All RC in memory mode is on.
AAE_INFO-618: Total number of nets in the design is 146,  100.0 percent of the nets selected for SI analysis
AAE_THRD: End delay calculation. (MEM=679.789 CPU=0:00:00.0 REAL=0:00:00.0)
Calculation for IPO SI completed ... (0:00:00.0 679.789M)
*** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 679.8M) ***
Reported timing to dir controller_reports/postrouteOpt
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 679.8M, totSessionCpu=0:00:10 **
Found active setup analysis view typical_view
Found active hold analysis view typical_view
**WARN: (ENCSP-305):	Cell:BUFX8, Pin:A geometry (<-1200,9900> <0,11100>) is sticking out of cell's 
boundary (<0,0> <10200,27000>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary

------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -2.616  | -2.616  | -0.867  | -1.655  |  3.316  |   N/A   |
|           TNS (ns):| -14.189 | -7.221  | -2.659  | -6.968  |  0.000  |   N/A   |
|    Violating Paths:|   11    |    4    |    4    |    7    |    0    |   N/A   |
|          All Paths:|   22    |    4    |    4    |   18    |    1    |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      1 (1)       |   -0.003   |      1 (1)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.286%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 679.8M, totSessionCpu=0:00:10 **
Note that the timing reported is with the SI estimation engine used to drive postroute optimization. Use timeDesign -si -signoff with setDelayCalMode -SIAware false to get the accurate signoff SI timing.
 ReSet Options after AAE Based Opt flow 
*** Finished optDesign ***
<CMD> timeDesign -postRoute -drvReports -slackReports -pathReports -outDir controller_reports/postrouteOpt
 Reset EOS DB
Ignoring AAE DB Resetting ...
Closing parasitic data file './controller_12909_iYbb3d.rcdb.d'. 146 times net's RC data read were performed.
Extraction called for design 'controller' of instances=133 and nets=148 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design controller.
RC Extraction called in multi-corner(1) mode.
**WARN: (ENCEXT-6197):	Capacitance table file not specified. This will result in lower parasitic accuracy using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the capacitance table file using 'generateCapTbl' command and specify it before extraction.
**WARN: (ENCEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.64
      Min Width        : 0.9
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.57
      Min Width        : 0.9
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 0.77
      Min Width        : 1.5
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile ./controller_12909_iYbb3d.rcdb.d -maxResLength 200  -basic
RC Mode: PostRoute effortLevel low [Basic CapTable, LEF Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 673.5M)
Creating parasitic data file './controller_12909_iYbb3d.rcdb.d/header.da' in memory efficient access mode for storing RC.
Extracted 10.24% (CPU Time= 0:00:00.0  MEM= 694.3M)
Extracted 20.32% (CPU Time= 0:00:00.0  MEM= 694.3M)
Extracted 30.24% (CPU Time= 0:00:00.0  MEM= 694.3M)
Extracted 40.32% (CPU Time= 0:00:00.0  MEM= 694.3M)
Extracted 50.24% (CPU Time= 0:00:00.0  MEM= 694.3M)
Extracted 60.32% (CPU Time= 0:00:00.0  MEM= 694.3M)
Extracted 70.24% (CPU Time= 0:00:00.0  MEM= 694.3M)
Extracted 80.32% (CPU Time= 0:00:00.0  MEM= 694.3M)
Extracted 90.24% (CPU Time= 0:00:00.0  MEM= 694.3M)
Extracted 100% (CPU Time= 0:00:00.0  MEM= 694.3M)
Number of Extracted Resistors     : 1069
Number of Extracted Ground Cap.   : 1210
Number of Extracted Coupling Cap. : 1264
Opening parasitic data file './controller_12909_iYbb3d.rcdb.d/header.da' for reading.
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 685.5M)
Creating parasitic data file './controller_12909_iYbb3d.rcdb_Filter.rcdb.d/header.da' in memory efficient access mode for storing RC.
Closing parasitic data file './controller_12909_iYbb3d.rcdb.d'. 146 times net's RC data read were performed.
Opening parasitic data file './controller_12909_iYbb3d.rcdb.d/header.da' for reading.
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 683.480M)
Generate Setup TimingWindows
Writing timing window for view typical_view
#################################################################################
# Design Stage: PostRoute
# Design Mode: 250nm
# Analysis Mode: MMMC OCV
# Extraction Mode: detail/spef
# Delay Calculation Options: engine=Aae signOff=true SIAware=false(opt)
# Switching Delay Calculation Engine to AAE
#################################################################################
AAE_INFO: 1 threads acquired from CTE. No license checked out.
Calculate early delays in OCV mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 678.6M, InitMEM = 678.6M)
Initializing multi-corner resistance tables ...
Opening parasitic data file './controller_12909_iYbb3d.rcdb.d/header.da' for reading.
RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 682.7M)
AAE_INFO: All RC in memory mode is on.
AAE_THRD: End delay calculation. (MEM=677.418 CPU=0:00:00.0 REAL=0:00:00.0)
Calculate late delays in OCV mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 677.4M, InitMEM = 677.4M)
AAE_INFO: All RC in memory mode is on.
AAE_THRD: End delay calculation. (MEM=677.418 CPU=0:00:00.0 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 677.4M) ***
Finished Writing timing window for view typical_view
Loading timing window for view typical_view
Loading TW for view typical_view....
Reading timing window file typical_view_setup_12909.twf ...
Finished Loading timing window for view typical_view
#################################################################################
# Design Stage: PostRoute
# Design Mode: 250nm
# Analysis Mode: MMMC OCV
# Extraction Mode: detail/spef
# Delay Calculation Options: engine=aae signOff=true SIAware=true(opt)
# Switching Delay Calculation Engine to AAE-SI
#################################################################################
AAE_INFO: 1 threads acquired from CTE. No license checked out.
Calculation for IPO SI ...
Calculate early delays in OCV mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 672.7M, InitMEM = 672.7M)
AAE_INFO: All RC in memory mode is on.
AAE_INFO-618: Total number of nets in the design is 20,  100.0 percent of the nets selected for SI analysis
AAE_THRD: End delay calculation. (MEM=677.547 CPU=0:00:00.0 REAL=0:00:00.0)
Calculate late delays in OCV mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 677.5M, InitMEM = 677.5M)
AAE_INFO: All RC in memory mode is on.
AAE_INFO-618: Total number of nets in the design is 146,  100.0 percent of the nets selected for SI analysis
AAE_THRD: End delay calculation. (MEM=677.547 CPU=0:00:00.0 REAL=0:00:00.0)
Calculation for IPO SI completed ... (0:00:00.0 677.547M)
*** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 677.5M) ***
Found active setup analysis view typical_view
Found active hold analysis view typical_view
**WARN: (ENCSP-305):	Cell:BUFX8, Pin:A geometry (<-1200,9900> <0,11100>) is sticking out of cell's 
boundary (<0,0> <10200,27000>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -2.616  | -2.616  | -0.867  | -1.655  |  3.316  |   N/A   |
|           TNS (ns):| -14.189 | -7.221  | -2.659  | -6.968  |  0.000  |   N/A   |
|    Violating Paths:|   11    |    4    |    4    |    7    |    0    |   N/A   |
|          All Paths:|   22    |    4    |    4    |   18    |    1    |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      1 (1)       |   -0.003   |      1 (1)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.286%
Total number of glitch violations: 0
------------------------------------------------------------
Reported timing to dir controller_reports/postrouteOpt
Total CPU time: 0.21 sec
Total Real time: 1.0 sec
Total Memory Usage: 677.546875 Mbytes
Note that the timing reported is with the SI estimation engine used to drive postroute optimization. Use timeDesign -si -signoff with setDelayCalMode -SIAware false to get the accurate signoff SI timing.
Reset AAE Options
<CMD> setFillerMode -corePrefix controller_FILL -core {FILL1 FILL4 FILL8}
<CMD> addFiller -cell {FILL1 FILL4 FILL8} -prefix controllerFILL -markFixed
**WARN: (ENCSP-9057):	Fillers being added in a FIXED mode to the whole design. Some subsequent
operations, such as antenna fixing, may fail due to fillers being marked
as 'FIXED'. If this was not intended, use deleteFiller command to undo.
Core basic site is core
**Info: (ENCSP-307): Design contains fractional 1 cell.
**WARN: (ENCSP-305):	Cell:XOR2X1, Pin:B geometry (<4050,12900> <19350,14100>) is sticking out of cell's 
boundary (<0,0> <19200,27000>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
**WARN: (ENCSP-305):	Cell:BUFX8, Pin:A geometry (<-1200,9900> <0,11100>) is sticking out of cell's 
boundary (<0,0> <10200,27000>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
**WARN: (ENCSP-305):	Cell:BUFX4, Pin:A geometry (<-1200,7800> <600,9000>) is sticking out of cell's 
boundary (<0,0> <7200,27000>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
*INFO: Adding fillers to top-module.
*INFO:   Added 18 filler insts (cell FILL8 / prefix controllerFILL).
*INFO:   Added 16 filler insts (cell FILL4 / prefix controllerFILL).
*INFO:   Added 74 filler insts (cell FILL1 / prefix controllerFILL).
*INFO: Total 108 filler insts added - prefix controllerFILL (CPU: 0:00:00.0).
For 108 new insts, *** Applied 2 GNC rules (cpu = 0:00:00.0)
*INFO: Checking for DRC violations on added fillers.
*INFO: Iteration 0-#1, Found 0 DRC violation  (real: 0:00:00.0).
*INFO: Adding fillers to top-module.
*INFO:   Added 0 filler inst of any cell-type.
For 0 new insts, *** Applied 0 GNC rules.
*INFO: End DRC Checks. (real: 0:00:00.0 ).
<CMD> saveDesign controller_routed.enc
The in-memory database contained RC information but was not saved. To save 
the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
so it should only be saved when it is really desired.
Redoing specifyClockTree ...
Checking spec file integrity...
**WARN: (ENCSYT-3036):	Design directory controller_routed.enc.dat exists, rename it to controller_routed.enc.dat.tmp.
If saveDesign succeeds, it will be deleted.
Writing Netlist "controller_routed.enc.dat/controller.v.gz" ...
Saving clock tree spec file 'controller_routed.enc.dat/controller.ctstch' ...
Saving configuration ...
Saving preference file controller_routed.enc.dat/enc.pref.tcl ...
Saving floorplan ...
Saving Drc markers ...
... No Drc file written since there is no markers found.
Saving placement ...
*** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=677.8M) ***
Saving route ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=677.8M) ***
Writing DEF file 'controller_routed.enc.dat/controller.def.gz', current time is Thu Nov 20 20:45:18 2014 ...
unitPerMicron=1000, dbgMicronPerDBU=0.001000, unitPerDBU=1.000000
DEF file 'controller_routed.enc.dat/controller.def.gz' is written, current time is Thu Nov 20 20:45:18 2014 ...
No integration constraint in the design.
<CMD> verifyConnectivity -type regular -error 50 -warning 50 -report controller_Conn_regular.rpt
VERIFY_CONNECTIVITY use new engine.

******** Start: VERIFY CONNECTIVITY ********
Start Time: Thu Nov 20 20:45:18 2014

Design Name: controller
Database Units: 1000
Design Boundary: (0.0000, 0.0000) (427.6500, 225.0000)
Error Limit = 50; Warning Limit = 50
Check specified nets

Begin Summary 
  Found no problems or warnings.
End Summary

End Time: Thu Nov 20 20:45:18 2014
Time Elapsed: 0:00:00.0

******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 0 Viols.  0 Wrngs.
  (CPU Time: 0:00:00.0  MEM: 0.000M)

<CMD> verifyConnectivity -type special -error 50 -warning 50 -report controller_Conn_special.rpt
VERIFY_CONNECTIVITY use new engine.

******** Start: VERIFY CONNECTIVITY ********
Start Time: Thu Nov 20 20:45:18 2014

Design Name: controller
Database Units: 1000
Design Boundary: (0.0000, 0.0000) (427.6500, 225.0000)
Error Limit = 50; Warning Limit = 50
Check specified nets

Begin Summary 
  Found no problems or warnings.
End Summary

End Time: Thu Nov 20 20:45:18 2014
Time Elapsed: 0:00:00.0

******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 0 Viols.  0 Wrngs.
  (CPU Time: 0:00:00.0  MEM: 0.000M)

<CMD> verifyGeometry -allowSameCellViols -noSameNet -noOverlap -report controller_Geom.rpt
 *** Starting Verify Geometry (MEM: 677.9) ***

  VERIFY GEOMETRY ...... Starting Verification
  VERIFY GEOMETRY ...... Initializing
  VERIFY GEOMETRY ...... Deleting Existing Violations
  VERIFY GEOMETRY ...... Creating Sub-Areas
                  ...... bin size: 9600
  VERIFY GEOMETRY ...... SubArea : 1 of 1
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 1 complete 0 Viols. 0 Wrngs.
VG: elapsed time: 0.00
Begin Summary ...
  Cells       : 0
  SameNet     : 0
  Wiring      : 0
  Antenna     : 0
  Short       : 0
  Overlap     : 0
End Summary

  Verification Complete : 0 Viols.  0 Wrngs.

**********End: VERIFY GEOMETRY**********
 *** verify geometry (CPU: 0:00:00.1  MEM: 1.1M)

<CMD> defOut -floorplan -netlist -routing controller.def
Writing DEF file 'controller.def', current time is Thu Nov 20 20:45:18 2014 ...
unitPerMicron=1000, dbgMicronPerDBU=0.001000, unitPerDBU=1.000000
DEF file 'controller.def' is written, current time is Thu Nov 20 20:45:18 2014 ...
<CMD> saveDesign controller_done.enc -def
The in-memory database contained RC information but was not saved. To save 
the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
so it should only be saved when it is really desired.
Redoing specifyClockTree ...
Checking spec file integrity...
**WARN: (ENCSYT-3036):	Design directory controller_done.enc.dat exists, rename it to controller_done.enc.dat.tmp.
If saveDesign succeeds, it will be deleted.
Writing Netlist "controller_done.enc.dat/controller.v.gz" ...
Saving clock tree spec file 'controller_done.enc.dat/controller.ctstch' ...
Saving configuration ...
Saving preference file controller_done.enc.dat/enc.pref.tcl ...
Saving floorplan ...
Saving Drc markers ...
... No Drc file written since there is no markers found.
Saving placement ...
*** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=678.0M) ***
Saving route ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=678.0M) ***
Saving Def ...
Writing DEF file 'controller_done.enc.dat/controller.def.gz', current time is Thu Nov 20 20:45:18 2014 ...
unitPerMicron=1000, dbgMicronPerDBU=0.001000, unitPerDBU=1.000000
DEF file 'controller_done.enc.dat/controller.def.gz' is written, current time is Thu Nov 20 20:45:18 2014 ...
No integration constraint in the design.
<CMD> saveNetlist controller_edi.v
Writing Netlist "controller_edi.v" ...
<CMD> extractRC -outfile controller.cap
Closing parasitic data file './controller_12909_iYbb3d.rcdb.d'. 146 times net's RC data read were performed.
Extraction called for design 'controller' of instances=241 and nets=148 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design controller.
RC Extraction called in multi-corner(1) mode.
**WARN: (ENCEXT-6197):	Capacitance table file not specified. This will result in lower parasitic accuracy using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the capacitance table file using 'generateCapTbl' command and specify it before extraction.
**WARN: (ENCEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.64
      Min Width        : 0.9
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.57
      Min Width        : 0.9
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 0.77
      Min Width        : 1.5
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile ./controller_12909_iYbb3d.rcdb.d -maxResLength 200  -basic
RC Mode: PostRoute effortLevel low [Basic CapTable, LEF Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 674.0M)
Creating parasitic data file './controller_12909_iYbb3d.rcdb.d/header.da' in memory efficient access mode for storing RC.
Extracted 10.24% (CPU Time= 0:00:00.0  MEM= 694.8M)
Extracted 20.32% (CPU Time= 0:00:00.0  MEM= 694.8M)
Extracted 30.24% (CPU Time= 0:00:00.0  MEM= 694.8M)
Extracted 40.32% (CPU Time= 0:00:00.0  MEM= 694.8M)
Extracted 50.24% (CPU Time= 0:00:00.0  MEM= 694.8M)
Extracted 60.32% (CPU Time= 0:00:00.0  MEM= 694.8M)
Extracted 70.24% (CPU Time= 0:00:00.0  MEM= 694.8M)
Extracted 80.32% (CPU Time= 0:00:00.0  MEM= 694.8M)
Extracted 90.24% (CPU Time= 0:00:00.0  MEM= 694.8M)
Extracted 100% (CPU Time= 0:00:00.0  MEM= 694.8M)
Number of Extracted Resistors     : 1069
Number of Extracted Ground Cap.   : 1210
Number of Extracted Coupling Cap. : 1264
Opening parasitic data file './controller_12909_iYbb3d.rcdb.d/header.da' for reading.
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 686.0M)
Creating parasitic data file './controller_12909_iYbb3d.rcdb_Filter.rcdb.d/header.da' in memory efficient access mode for storing RC.
Closing parasitic data file './controller_12909_iYbb3d.rcdb.d'. 146 times net's RC data read were performed.
Opening parasitic data file './controller_12909_iYbb3d.rcdb.d/header.da' for reading.
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 683.973M)
<CMD> rcOut -spef controller.spef
Opening parasitic data file './controller_12909_iYbb3d.rcdb.d/header.da' for reading.
Dumping Spef file.....
RC Out has the following PVT Info:
   RC:typical_rc
Printing D_NET...
RC Out from RCDB Completed (CPU Time= 0:00:00.0  MEM= 678.7M)
Closing parasitic data file './controller_12909_iYbb3d.rcdb.d'. 146 times net's RC data read were performed.
<CMD> write_sdf -ideal_clock_network $BASENAME.sdf
#################################################################################
# Design Stage: PostRoute
# Design Mode: 250nm
# Analysis Mode: MMMC OCV
# Extraction Mode: detail/spef
# Delay Calculation Options: engine=aae signOff=true SIAware=true(opt)
# Switching Delay Calculation Engine to AAE-SI
#################################################################################
Calculation for IPO SI ...
Topological Sorting (CPU = 0:00:00.0, MEM = 679.1M, InitMEM = 679.1M)
Initializing multi-corner resistance tables ...
Opening parasitic data file './controller_12909_iYbb3d.rcdb.d/header.da' for reading.
RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 683.2M)
AAE_INFO: All RC in memory mode is on.
AAE_INFO-618: Total number of nets in the design is 146,  100.0 percent of the nets selected for SI analysis
AAE_THRD: End delay calculation. (MEM=677.91 CPU=0:00:00.0 REAL=0:00:00.0)
Topological Sorting (CPU = 0:00:00.0, MEM = 677.9M, InitMEM = 677.9M)
AAE_INFO: All RC in memory mode is on.
AAE_INFO-618: Total number of nets in the design is 146,  100.0 percent of the nets selected for SI analysis
AAE_THRD: End delay calculation. (MEM=677.91 CPU=0:00:00.0 REAL=0:00:00.0)
Calculation for IPO SI completed ... (0:00:00.1 677.910M)
*** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 677.9M) ***
<CMD> do_extract_model -blackbox_2d  -view $default_analysis_view ${BASENAME}_edi.lib
#################################################################################
# Design Stage: PostRoute
# Design Mode: 250nm
# Analysis Mode: MMMC OCV
# Extraction Mode: detail/spef
# Delay Calculation Options: engine=aae signOff=true SIAware=true(opt)
# Switching Delay Calculation Engine to AAE-SI
#################################################################################
Calculation for IPO SI ...
Topological Sorting (CPU = 0:00:00.0, MEM = 673.4M, InitMEM = 673.4M)
AAE_INFO: All RC in memory mode is on.
AAE_INFO-618: Total number of nets in the design is 146,  100.0 percent of the nets selected for SI analysis
AAE_THRD: End delay calculation. (MEM=678.191 CPU=0:00:00.0 REAL=0:00:00.0)
Topological Sorting (CPU = 0:00:00.0, MEM = 678.2M, InitMEM = 678.2M)
AAE_INFO: All RC in memory mode is on.
AAE_INFO-618: Total number of nets in the design is 146,  100.0 percent of the nets selected for SI analysis
AAE_THRD: End delay calculation. (MEM=678.191 CPU=0:00:00.0 REAL=0:00:01.0)
Calculation for IPO SI completed ... (0:00:00.1 678.191M)
*** CDM Built up (cpu=0:00:00.1  real=0:00:01.0  mem= 678.2M) ***
<CMD> writeTimingCon controller_done.pt
<CMD> report_timing -check_clocks > report_timing.pt
#################################################################################
# Design Stage: PostRoute
# Design Mode: 250nm
# Analysis Mode: MMMC OCV
# Extraction Mode: detail/spef
# Delay Calculation Options: engine=aae signOff=true SIAware=true(opt)
# Switching Delay Calculation Engine to AAE-SI
#################################################################################
Calculation for IPO SI ...
Calculate early delays in OCV mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 677.7M, InitMEM = 677.7M)
AAE_INFO: All RC in memory mode is on.
AAE_INFO-618: Total number of nets in the design is 20,  100.0 percent of the nets selected for SI analysis
AAE_THRD: End delay calculation. (MEM=682.809 CPU=0:00:00.0 REAL=0:00:00.0)
Calculate late delays in OCV mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 682.8M, InitMEM = 682.8M)
AAE_INFO: All RC in memory mode is on.
AAE_INFO-618: Total number of nets in the design is 146,  100.0 percent of the nets selected for SI analysis
AAE_THRD: End delay calculation. (MEM=682.809 CPU=0:00:00.0 REAL=0:00:00.0)
Calculation for IPO SI completed ... (0:00:00.0 682.809M)
*** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 682.8M) ***

*** Memory Usage v#1 (Current mem = 690.156M, initial mem = 140.223M) ***
--- Ending "Encounter" (totcpu=0:00:21.5, real=0:01:07, mem=690.2M) ---
