INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sylvan/Desktop/FPGA Implementation of Polyphase Filtering/Vivado Code/polyphase_filtering/polyphase_filtering.srcs/sources_1/new/clock_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_divider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sylvan/Desktop/FPGA Implementation of Polyphase Filtering/Vivado Code/polyphase_filtering/polyphase_filtering.srcs/sources_1/new/up_down_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module up_down_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sylvan/Desktop/FPGA Implementation of Polyphase Filtering/Vivado Code/polyphase_filtering/polyphase_filtering.srcs/sources_1/new/Main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Main
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sylvan/Desktop/FPGA Implementation of Polyphase Filtering/Vivado Code/polyphase_filtering/polyphase_filtering.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
