// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition"

// DATE "11/28/2020 02:02:06"

// 
// Device: Altera EP2C35F672C6 Package FBGA672
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module prueba (
	CLK,
	START,
	f_out,
	c_out,
	VCC_OUT,
	GND_OUT);
input 	CLK;
input 	START;
output 	[31:0] f_out;
output 	[31:0] c_out;
output 	[63:0] VCC_OUT;
output 	[7:0] GND_OUT;

// Design Ports Information
// f_out[0]	=>  Location: PIN_J10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// f_out[1]	=>  Location: PIN_G12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// f_out[2]	=>  Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// f_out[3]	=>  Location: PIN_B7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// f_out[4]	=>  Location: PIN_B9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// f_out[5]	=>  Location: PIN_E12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// f_out[6]	=>  Location: PIN_D12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// f_out[7]	=>  Location: PIN_A9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// f_out[8]	=>  Location: PIN_D7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// f_out[9]	=>  Location: PIN_D6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// f_out[10]	=>  Location: PIN_D10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// f_out[11]	=>  Location: PIN_C2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// f_out[12]	=>  Location: PIN_B8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// f_out[13]	=>  Location: PIN_J11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// f_out[14]	=>  Location: PIN_J13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// f_out[15]	=>  Location: PIN_J14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// f_out[16]	=>  Location: PIN_E10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// f_out[17]	=>  Location: PIN_A8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// f_out[18]	=>  Location: PIN_F10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// f_out[19]	=>  Location: PIN_D9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// f_out[20]	=>  Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// f_out[21]	=>  Location: PIN_H12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// f_out[22]	=>  Location: PIN_A7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// f_out[23]	=>  Location: PIN_D8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// f_out[24]	=>  Location: PIN_G11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// f_out[25]	=>  Location: PIN_H11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// f_out[26]	=>  Location: PIN_F11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// f_out[27]	=>  Location: PIN_C9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// f_out[28]	=>  Location: PIN_C8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// f_out[29]	=>  Location: PIN_C7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// f_out[30]	=>  Location: PIN_G10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// f_out[31]	=>  Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// c_out[0]	=>  Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// c_out[1]	=>  Location: PIN_F17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// c_out[2]	=>  Location: PIN_G17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// c_out[3]	=>  Location: PIN_C15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// c_out[4]	=>  Location: PIN_G13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// c_out[5]	=>  Location: PIN_D14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// c_out[6]	=>  Location: PIN_H16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// c_out[7]	=>  Location: PIN_C16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// c_out[8]	=>  Location: PIN_D11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// c_out[9]	=>  Location: PIN_A14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// c_out[10]	=>  Location: PIN_B16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// c_out[11]	=>  Location: PIN_G14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// c_out[12]	=>  Location: PIN_F14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// c_out[13]	=>  Location: PIN_C17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// c_out[14]	=>  Location: PIN_A18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// c_out[15]	=>  Location: PIN_G16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// c_out[16]	=>  Location: PIN_G15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// c_out[17]	=>  Location: PIN_F13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// c_out[18]	=>  Location: PIN_B15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// c_out[19]	=>  Location: PIN_H15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// c_out[20]	=>  Location: PIN_D17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// c_out[21]	=>  Location: PIN_F12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// c_out[22]	=>  Location: PIN_B12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// c_out[23]	=>  Location: PIN_B17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// c_out[24]	=>  Location: PIN_F15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// c_out[25]	=>  Location: PIN_B14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// c_out[26]	=>  Location: PIN_D15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// c_out[27]	=>  Location: PIN_E15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// c_out[28]	=>  Location: PIN_D16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// c_out[29]	=>  Location: PIN_F16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// c_out[30]	=>  Location: PIN_B18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// c_out[31]	=>  Location: PIN_A17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VCC_OUT[0]	=>  Location: PIN_G9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VCC_OUT[1]	=>  Location: PIN_G18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VCC_OUT[2]	=>  Location: PIN_H17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VCC_OUT[3]	=>  Location: PIN_F18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VCC_OUT[4]	=>  Location: PIN_D18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VCC_OUT[5]	=>  Location: PIN_E18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VCC_OUT[6]	=>  Location: PIN_B19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VCC_OUT[7]	=>  Location: PIN_J17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VCC_OUT[8]	=>  Location: PIN_L9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VCC_OUT[9]	=>  Location: PIN_AC26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VCC_OUT[10]	=>  Location: PIN_V7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VCC_OUT[11]	=>  Location: PIN_AB15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VCC_OUT[12]	=>  Location: PIN_AC17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VCC_OUT[13]	=>  Location: PIN_U21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VCC_OUT[14]	=>  Location: PIN_C5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VCC_OUT[15]	=>  Location: PIN_A6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VCC_OUT[16]	=>  Location: PIN_AC7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VCC_OUT[17]	=>  Location: PIN_A20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VCC_OUT[18]	=>  Location: PIN_AA13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VCC_OUT[19]	=>  Location: PIN_B4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VCC_OUT[20]	=>  Location: PIN_V14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VCC_OUT[21]	=>  Location: PIN_K8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VCC_OUT[22]	=>  Location: PIN_AF4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VCC_OUT[23]	=>  Location: PIN_K2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VCC_OUT[24]	=>  Location: PIN_V9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VCC_OUT[25]	=>  Location: PIN_Y23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VCC_OUT[26]	=>  Location: PIN_D19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VCC_OUT[27]	=>  Location: PIN_Y15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VCC_OUT[28]	=>  Location: PIN_AC15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VCC_OUT[29]	=>  Location: PIN_AF20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VCC_OUT[30]	=>  Location: PIN_M19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VCC_OUT[31]	=>  Location: PIN_A4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VCC_OUT[32]	=>  Location: PIN_AB1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VCC_OUT[33]	=>  Location: PIN_Y11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VCC_OUT[34]	=>  Location: PIN_E1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VCC_OUT[35]	=>  Location: PIN_AE19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VCC_OUT[36]	=>  Location: PIN_D2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VCC_OUT[37]	=>  Location: PIN_Y24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VCC_OUT[38]	=>  Location: PIN_AE16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VCC_OUT[39]	=>  Location: PIN_AF8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VCC_OUT[40]	=>  Location: PIN_M5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VCC_OUT[41]	=>  Location: PIN_AA14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VCC_OUT[42]	=>  Location: PIN_C6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VCC_OUT[43]	=>  Location: PIN_V2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VCC_OUT[44]	=>  Location: PIN_AC21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VCC_OUT[45]	=>  Location: PIN_K26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VCC_OUT[46]	=>  Location: PIN_U10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VCC_OUT[47]	=>  Location: PIN_T10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VCC_OUT[48]	=>  Location: PIN_V17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VCC_OUT[49]	=>  Location: PIN_B6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VCC_OUT[50]	=>  Location: PIN_V20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VCC_OUT[51]	=>  Location: PIN_U26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VCC_OUT[52]	=>  Location: PIN_W10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VCC_OUT[53]	=>  Location: PIN_AA10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VCC_OUT[54]	=>  Location: PIN_AF19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VCC_OUT[55]	=>  Location: PIN_AD8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VCC_OUT[56]	=>  Location: PIN_U18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VCC_OUT[57]	=>  Location: PIN_AB10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VCC_OUT[58]	=>  Location: PIN_P9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VCC_OUT[59]	=>  Location: PIN_AE13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VCC_OUT[60]	=>  Location: PIN_AE20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VCC_OUT[61]	=>  Location: PIN_AA11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VCC_OUT[62]	=>  Location: PIN_R8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VCC_OUT[63]	=>  Location: PIN_AC2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GND_OUT[0]	=>  Location: PIN_H10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GND_OUT[1]	=>  Location: PIN_H8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GND_OUT[2]	=>  Location: PIN_K9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GND_OUT[3]	=>  Location: PIN_F9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GND_OUT[4]	=>  Location: PIN_C11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GND_OUT[5]	=>  Location: PIN_C10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GND_OUT[6]	=>  Location: PIN_E8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GND_OUT[7]	=>  Location: PIN_D5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// START	=>  Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// CLK	=>  Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \Equal2~2_combout ;
wire \Equal1~1_combout ;
wire \Equal1~2_combout ;
wire \Equal1~7_combout ;
wire \CLK~combout ;
wire \CLK~clkctrl_outclk ;
wire \START~combout ;
wire \columna[0]~31_combout ;
wire \columna[1]~33_combout ;
wire \columna[5]~41_combout ;
wire \columna[3]~37_combout ;
wire \Equal2~0_combout ;
wire \Equal2~1_combout ;
wire \columna[20]~72 ;
wire \columna[21]~74 ;
wire \columna[22]~76 ;
wire \columna[23]~77_combout ;
wire \columna[23]~78 ;
wire \columna[24]~80 ;
wire \columna[25]~81_combout ;
wire \columna[25]~82 ;
wire \columna[26]~84 ;
wire \columna[27]~85_combout ;
wire \columna[27]~86 ;
wire \columna[28]~88 ;
wire \columna[29]~89_combout ;
wire \columna[29]~90 ;
wire \columna[30]~91_combout ;
wire \columna[30]~92 ;
wire \columna[31]~93_combout ;
wire \columna[26]~83_combout ;
wire \Equal2~7_combout ;
wire \columna[28]~87_combout ;
wire \Equal2~8_combout ;
wire \Equal2~9_combout ;
wire \Equal2~10_combout ;
wire \fila[1]~38 ;
wire \fila[2]~39_combout ;
wire \columna[6]~43_combout ;
wire \fila[0]~34_combout ;
wire \fila[0]~99_combout ;
wire \fila[2]~40 ;
wire \fila[3]~42 ;
wire \fila[4]~43_combout ;
wire \fila[4]~44 ;
wire \fila[5]~46 ;
wire \fila[6]~48 ;
wire \fila[7]~49_combout ;
wire \fila[7]~50 ;
wire \fila[8]~52 ;
wire \fila[9]~53_combout ;
wire \fila[8]~51_combout ;
wire \fila[9]~54 ;
wire \fila[10]~56 ;
wire \fila[11]~57_combout ;
wire \Equal1~3_combout ;
wire \fila[11]~58 ;
wire \fila[12]~60 ;
wire \fila[13]~61_combout ;
wire \fila[13]~62 ;
wire \fila[14]~63_combout ;
wire \fila[14]~64 ;
wire \fila[15]~65_combout ;
wire \fila[15]~66 ;
wire \fila[16]~67_combout ;
wire \fila[16]~68 ;
wire \fila[17]~69_combout ;
wire \fila[17]~70 ;
wire \fila[18]~71_combout ;
wire \fila[18]~72 ;
wire \fila[19]~74 ;
wire \fila[20]~75_combout ;
wire \fila[20]~76 ;
wire \fila[21]~78 ;
wire \fila[22]~80 ;
wire \fila[23]~81_combout ;
wire \fila[23]~82 ;
wire \fila[24]~84 ;
wire \fila[25]~85_combout ;
wire \fila[25]~86 ;
wire \fila[26]~88 ;
wire \fila[27]~89_combout ;
wire \fila[27]~90 ;
wire \fila[28]~91_combout ;
wire \fila[28]~92 ;
wire \fila[29]~93_combout ;
wire \fila[29]~94 ;
wire \fila[30]~95_combout ;
wire \Equal1~8_combout ;
wire \fila[19]~73_combout ;
wire \Equal1~5_combout ;
wire \fila[22]~79_combout ;
wire \fila[21]~77_combout ;
wire \Equal1~6_combout ;
wire \Equal1~9_combout ;
wire \Equal1~4_combout ;
wire \Equal1~10_combout ;
wire \columna[31]~32_combout ;
wire \columna[1]~34 ;
wire \columna[2]~35_combout ;
wire \columna[2]~36 ;
wire \columna[3]~38 ;
wire \columna[4]~39_combout ;
wire \columna[4]~40 ;
wire \columna[5]~42 ;
wire \columna[6]~44 ;
wire \columna[7]~45_combout ;
wire \columna[7]~46 ;
wire \columna[8]~48 ;
wire \columna[9]~49_combout ;
wire \columna[9]~50 ;
wire \columna[10]~52 ;
wire \columna[11]~53_combout ;
wire \columna[11]~54 ;
wire \columna[12]~56 ;
wire \columna[13]~57_combout ;
wire \columna[13]~58 ;
wire \columna[14]~59_combout ;
wire \columna[14]~60 ;
wire \columna[15]~61_combout ;
wire \columna[15]~62 ;
wire \columna[16]~63_combout ;
wire \columna[16]~64 ;
wire \columna[17]~65_combout ;
wire \columna[17]~66 ;
wire \columna[18]~67_combout ;
wire \columna[18]~68 ;
wire \columna[19]~70 ;
wire \columna[20]~71_combout ;
wire \columna[21]~73_combout ;
wire \columna[22]~75_combout ;
wire \Equal2~5_combout ;
wire \Equal2~3_combout ;
wire \Equal2~4_combout ;
wire \Equal2~6_combout ;
wire \fila[0]~33_combout ;
wire \fila[0]~35_combout ;
wire \fila[0]~36_combout ;
wire \fila[1]~37_combout ;
wire \fila[3]~41_combout ;
wire \fila[5]~45_combout ;
wire \fila[6]~47_combout ;
wire \fila[10]~55_combout ;
wire \fila[12]~59_combout ;
wire \fila[24]~83_combout ;
wire \fila[26]~87_combout ;
wire \fila[30]~96 ;
wire \fila[31]~97_combout ;
wire \columna[8]~47_combout ;
wire \columna[10]~51_combout ;
wire \columna[12]~55_combout ;
wire \columna[19]~69_combout ;
wire \columna[24]~79_combout ;
wire \Decoder0~0_combout ;
wire \Decoder0~1_combout ;
wire \Decoder0~2_combout ;
wire \Decoder0~3_combout ;
wire \Decoder0~4_combout ;
wire \Decoder0~5_combout ;
wire \Decoder0~6_combout ;
wire \Decoder0~7_combout ;
wire \Mux0~0_combout ;
wire \Mux0~1_combout ;
wire \Mux0~2_combout ;
wire \Mux0~3_combout ;
wire \Mux0~4_combout ;
wire \Mux0~5_combout ;
wire \Mux0~6_combout ;
wire \Equal1~0_combout ;
wire [31:0] columna;
wire [31:0] fila;


// Location: LCCOMB_X30_Y33_N16
cycloneii_lcell_comb \Equal2~2 (
// Equation(s):
// \Equal2~2_combout  = (!columna[8] & (!columna[10] & (!columna[7] & !columna[9])))

	.dataa(columna[8]),
	.datab(columna[10]),
	.datac(columna[7]),
	.datad(columna[9]),
	.cin(gnd),
	.combout(\Equal2~2_combout ),
	.cout());
// synopsys translate_off
defparam \Equal2~2 .lut_mask = 16'h0001;
defparam \Equal2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y33_N0
cycloneii_lcell_comb \Equal1~1 (
// Equation(s):
// \Equal1~1_combout  = (!fila[5] & (!fila[4] & (!fila[7] & !fila[6])))

	.dataa(fila[5]),
	.datab(fila[4]),
	.datac(fila[7]),
	.datad(fila[6]),
	.cin(gnd),
	.combout(\Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \Equal1~1 .lut_mask = 16'h0001;
defparam \Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y32_N12
cycloneii_lcell_comb \Equal1~2 (
// Equation(s):
// \Equal1~2_combout  = (fila[3] & (\Equal1~1_combout  & \Equal1~0_combout ))

	.dataa(fila[3]),
	.datab(vcc),
	.datac(\Equal1~1_combout ),
	.datad(\Equal1~0_combout ),
	.cin(gnd),
	.combout(\Equal1~2_combout ),
	.cout());
// synopsys translate_off
defparam \Equal1~2 .lut_mask = 16'hA000;
defparam \Equal1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y32_N28
cycloneii_lcell_comb \Equal1~7 (
// Equation(s):
// \Equal1~7_combout  = (!fila[26] & (!fila[25] & (!fila[24] & !fila[27])))

	.dataa(fila[26]),
	.datab(fila[25]),
	.datac(fila[24]),
	.datad(fila[27]),
	.cin(gnd),
	.combout(\Equal1~7_combout ),
	.cout());
// synopsys translate_off
defparam \Equal1~7 .lut_mask = 16'h0001;
defparam \Equal1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \CLK~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\CLK~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(CLK));
// synopsys translate_off
defparam \CLK~I .input_async_reset = "none";
defparam \CLK~I .input_power_up = "low";
defparam \CLK~I .input_register_mode = "none";
defparam \CLK~I .input_sync_reset = "none";
defparam \CLK~I .oe_async_reset = "none";
defparam \CLK~I .oe_power_up = "low";
defparam \CLK~I .oe_register_mode = "none";
defparam \CLK~I .oe_sync_reset = "none";
defparam \CLK~I .operation_mode = "input";
defparam \CLK~I .output_async_reset = "none";
defparam \CLK~I .output_power_up = "low";
defparam \CLK~I .output_register_mode = "none";
defparam \CLK~I .output_sync_reset = "none";
// synopsys translate_on

// Location: CLKCTRL_G3
cycloneii_clkctrl \CLK~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\CLK~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\CLK~clkctrl_outclk ));
// synopsys translate_off
defparam \CLK~clkctrl .clock_type = "global clock";
defparam \CLK~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \START~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\START~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(START));
// synopsys translate_off
defparam \START~I .input_async_reset = "none";
defparam \START~I .input_power_up = "low";
defparam \START~I .input_register_mode = "none";
defparam \START~I .input_sync_reset = "none";
defparam \START~I .oe_async_reset = "none";
defparam \START~I .oe_power_up = "low";
defparam \START~I .oe_register_mode = "none";
defparam \START~I .oe_sync_reset = "none";
defparam \START~I .operation_mode = "input";
defparam \START~I .output_async_reset = "none";
defparam \START~I .output_power_up = "low";
defparam \START~I .output_register_mode = "none";
defparam \START~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X30_Y32_N22
cycloneii_lcell_comb \columna[0]~31 (
// Equation(s):
// \columna[0]~31_combout  = \START~combout  $ (columna[0])

	.dataa(vcc),
	.datab(\START~combout ),
	.datac(columna[0]),
	.datad(vcc),
	.cin(gnd),
	.combout(\columna[0]~31_combout ),
	.cout());
// synopsys translate_off
defparam \columna[0]~31 .lut_mask = 16'h3C3C;
defparam \columna[0]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y33_N2
cycloneii_lcell_comb \columna[1]~33 (
// Equation(s):
// \columna[1]~33_combout  = (columna[1] & (columna[0] $ (VCC))) # (!columna[1] & (columna[0] & VCC))
// \columna[1]~34  = CARRY((columna[1] & columna[0]))

	.dataa(columna[1]),
	.datab(columna[0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\columna[1]~33_combout ),
	.cout(\columna[1]~34 ));
// synopsys translate_off
defparam \columna[1]~33 .lut_mask = 16'h6688;
defparam \columna[1]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y33_N3
cycloneii_lcell_ff \columna[1] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\columna[1]~33_combout ),
	.sdata(gnd),
	.aclr(\columna[31]~32_combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\START~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(columna[1]));

// Location: LCCOMB_X31_Y33_N10
cycloneii_lcell_comb \columna[5]~41 (
// Equation(s):
// \columna[5]~41_combout  = (columna[5] & (\columna[4]~40  $ (GND))) # (!columna[5] & (!\columna[4]~40  & VCC))
// \columna[5]~42  = CARRY((columna[5] & !\columna[4]~40 ))

	.dataa(columna[5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\columna[4]~40 ),
	.combout(\columna[5]~41_combout ),
	.cout(\columna[5]~42 ));
// synopsys translate_off
defparam \columna[5]~41 .lut_mask = 16'hA50A;
defparam \columna[5]~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X31_Y33_N11
cycloneii_lcell_ff \columna[5] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\columna[5]~41_combout ),
	.sdata(gnd),
	.aclr(\columna[31]~32_combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\START~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(columna[5]));

// Location: LCCOMB_X31_Y33_N6
cycloneii_lcell_comb \columna[3]~37 (
// Equation(s):
// \columna[3]~37_combout  = (columna[3] & (\columna[2]~36  $ (GND))) # (!columna[3] & (!\columna[2]~36  & VCC))
// \columna[3]~38  = CARRY((columna[3] & !\columna[2]~36 ))

	.dataa(columna[3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\columna[2]~36 ),
	.combout(\columna[3]~37_combout ),
	.cout(\columna[3]~38 ));
// synopsys translate_off
defparam \columna[3]~37 .lut_mask = 16'hA50A;
defparam \columna[3]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X31_Y33_N7
cycloneii_lcell_ff \columna[3] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\columna[3]~37_combout ),
	.sdata(gnd),
	.aclr(\columna[31]~32_combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\START~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(columna[3]));

// Location: LCCOMB_X30_Y32_N12
cycloneii_lcell_comb \Equal2~0 (
// Equation(s):
// \Equal2~0_combout  = (!columna[0] & (!columna[5] & (!columna[4] & !columna[3])))

	.dataa(columna[0]),
	.datab(columna[5]),
	.datac(columna[4]),
	.datad(columna[3]),
	.cin(gnd),
	.combout(\Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal2~0 .lut_mask = 16'h0001;
defparam \Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y32_N26
cycloneii_lcell_comb \Equal2~1 (
// Equation(s):
// \Equal2~1_combout  = (!columna[1] & (!columna[2] & \Equal2~0_combout ))

	.dataa(vcc),
	.datab(columna[1]),
	.datac(columna[2]),
	.datad(\Equal2~0_combout ),
	.cin(gnd),
	.combout(\Equal2~1_combout ),
	.cout());
// synopsys translate_off
defparam \Equal2~1 .lut_mask = 16'h0300;
defparam \Equal2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y32_N8
cycloneii_lcell_comb \columna[20]~71 (
// Equation(s):
// \columna[20]~71_combout  = (columna[20] & (!\columna[19]~70 )) # (!columna[20] & ((\columna[19]~70 ) # (GND)))
// \columna[20]~72  = CARRY((!\columna[19]~70 ) # (!columna[20]))

	.dataa(vcc),
	.datab(columna[20]),
	.datac(vcc),
	.datad(vcc),
	.cin(\columna[19]~70 ),
	.combout(\columna[20]~71_combout ),
	.cout(\columna[20]~72 ));
// synopsys translate_off
defparam \columna[20]~71 .lut_mask = 16'h3C3F;
defparam \columna[20]~71 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y32_N10
cycloneii_lcell_comb \columna[21]~73 (
// Equation(s):
// \columna[21]~73_combout  = (columna[21] & (\columna[20]~72  $ (GND))) # (!columna[21] & (!\columna[20]~72  & VCC))
// \columna[21]~74  = CARRY((columna[21] & !\columna[20]~72 ))

	.dataa(columna[21]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\columna[20]~72 ),
	.combout(\columna[21]~73_combout ),
	.cout(\columna[21]~74 ));
// synopsys translate_off
defparam \columna[21]~73 .lut_mask = 16'hA50A;
defparam \columna[21]~73 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y32_N12
cycloneii_lcell_comb \columna[22]~75 (
// Equation(s):
// \columna[22]~75_combout  = (columna[22] & (!\columna[21]~74 )) # (!columna[22] & ((\columna[21]~74 ) # (GND)))
// \columna[22]~76  = CARRY((!\columna[21]~74 ) # (!columna[22]))

	.dataa(columna[22]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\columna[21]~74 ),
	.combout(\columna[22]~75_combout ),
	.cout(\columna[22]~76 ));
// synopsys translate_off
defparam \columna[22]~75 .lut_mask = 16'h5A5F;
defparam \columna[22]~75 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y32_N14
cycloneii_lcell_comb \columna[23]~77 (
// Equation(s):
// \columna[23]~77_combout  = (columna[23] & (\columna[22]~76  $ (GND))) # (!columna[23] & (!\columna[22]~76  & VCC))
// \columna[23]~78  = CARRY((columna[23] & !\columna[22]~76 ))

	.dataa(vcc),
	.datab(columna[23]),
	.datac(vcc),
	.datad(vcc),
	.cin(\columna[22]~76 ),
	.combout(\columna[23]~77_combout ),
	.cout(\columna[23]~78 ));
// synopsys translate_off
defparam \columna[23]~77 .lut_mask = 16'hC30C;
defparam \columna[23]~77 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X31_Y32_N15
cycloneii_lcell_ff \columna[23] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\columna[23]~77_combout ),
	.sdata(gnd),
	.aclr(\columna[31]~32_combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\START~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(columna[23]));

// Location: LCCOMB_X31_Y32_N16
cycloneii_lcell_comb \columna[24]~79 (
// Equation(s):
// \columna[24]~79_combout  = (columna[24] & (!\columna[23]~78 )) # (!columna[24] & ((\columna[23]~78 ) # (GND)))
// \columna[24]~80  = CARRY((!\columna[23]~78 ) # (!columna[24]))

	.dataa(columna[24]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\columna[23]~78 ),
	.combout(\columna[24]~79_combout ),
	.cout(\columna[24]~80 ));
// synopsys translate_off
defparam \columna[24]~79 .lut_mask = 16'h5A5F;
defparam \columna[24]~79 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y32_N18
cycloneii_lcell_comb \columna[25]~81 (
// Equation(s):
// \columna[25]~81_combout  = (columna[25] & (\columna[24]~80  $ (GND))) # (!columna[25] & (!\columna[24]~80  & VCC))
// \columna[25]~82  = CARRY((columna[25] & !\columna[24]~80 ))

	.dataa(vcc),
	.datab(columna[25]),
	.datac(vcc),
	.datad(vcc),
	.cin(\columna[24]~80 ),
	.combout(\columna[25]~81_combout ),
	.cout(\columna[25]~82 ));
// synopsys translate_off
defparam \columna[25]~81 .lut_mask = 16'hC30C;
defparam \columna[25]~81 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X31_Y32_N19
cycloneii_lcell_ff \columna[25] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\columna[25]~81_combout ),
	.sdata(gnd),
	.aclr(\columna[31]~32_combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\START~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(columna[25]));

// Location: LCCOMB_X31_Y32_N20
cycloneii_lcell_comb \columna[26]~83 (
// Equation(s):
// \columna[26]~83_combout  = (columna[26] & (!\columna[25]~82 )) # (!columna[26] & ((\columna[25]~82 ) # (GND)))
// \columna[26]~84  = CARRY((!\columna[25]~82 ) # (!columna[26]))

	.dataa(columna[26]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\columna[25]~82 ),
	.combout(\columna[26]~83_combout ),
	.cout(\columna[26]~84 ));
// synopsys translate_off
defparam \columna[26]~83 .lut_mask = 16'h5A5F;
defparam \columna[26]~83 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y32_N22
cycloneii_lcell_comb \columna[27]~85 (
// Equation(s):
// \columna[27]~85_combout  = (columna[27] & (\columna[26]~84  $ (GND))) # (!columna[27] & (!\columna[26]~84  & VCC))
// \columna[27]~86  = CARRY((columna[27] & !\columna[26]~84 ))

	.dataa(vcc),
	.datab(columna[27]),
	.datac(vcc),
	.datad(vcc),
	.cin(\columna[26]~84 ),
	.combout(\columna[27]~85_combout ),
	.cout(\columna[27]~86 ));
// synopsys translate_off
defparam \columna[27]~85 .lut_mask = 16'hC30C;
defparam \columna[27]~85 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X31_Y32_N23
cycloneii_lcell_ff \columna[27] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\columna[27]~85_combout ),
	.sdata(gnd),
	.aclr(\columna[31]~32_combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\START~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(columna[27]));

// Location: LCCOMB_X31_Y32_N24
cycloneii_lcell_comb \columna[28]~87 (
// Equation(s):
// \columna[28]~87_combout  = (columna[28] & (!\columna[27]~86 )) # (!columna[28] & ((\columna[27]~86 ) # (GND)))
// \columna[28]~88  = CARRY((!\columna[27]~86 ) # (!columna[28]))

	.dataa(columna[28]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\columna[27]~86 ),
	.combout(\columna[28]~87_combout ),
	.cout(\columna[28]~88 ));
// synopsys translate_off
defparam \columna[28]~87 .lut_mask = 16'h5A5F;
defparam \columna[28]~87 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y32_N26
cycloneii_lcell_comb \columna[29]~89 (
// Equation(s):
// \columna[29]~89_combout  = (columna[29] & (\columna[28]~88  $ (GND))) # (!columna[29] & (!\columna[28]~88  & VCC))
// \columna[29]~90  = CARRY((columna[29] & !\columna[28]~88 ))

	.dataa(vcc),
	.datab(columna[29]),
	.datac(vcc),
	.datad(vcc),
	.cin(\columna[28]~88 ),
	.combout(\columna[29]~89_combout ),
	.cout(\columna[29]~90 ));
// synopsys translate_off
defparam \columna[29]~89 .lut_mask = 16'hC30C;
defparam \columna[29]~89 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X31_Y32_N27
cycloneii_lcell_ff \columna[29] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\columna[29]~89_combout ),
	.sdata(gnd),
	.aclr(\columna[31]~32_combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\START~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(columna[29]));

// Location: LCCOMB_X31_Y32_N28
cycloneii_lcell_comb \columna[30]~91 (
// Equation(s):
// \columna[30]~91_combout  = (columna[30] & (!\columna[29]~90 )) # (!columna[30] & ((\columna[29]~90 ) # (GND)))
// \columna[30]~92  = CARRY((!\columna[29]~90 ) # (!columna[30]))

	.dataa(vcc),
	.datab(columna[30]),
	.datac(vcc),
	.datad(vcc),
	.cin(\columna[29]~90 ),
	.combout(\columna[30]~91_combout ),
	.cout(\columna[30]~92 ));
// synopsys translate_off
defparam \columna[30]~91 .lut_mask = 16'h3C3F;
defparam \columna[30]~91 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X31_Y32_N29
cycloneii_lcell_ff \columna[30] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\columna[30]~91_combout ),
	.sdata(gnd),
	.aclr(\columna[31]~32_combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\START~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(columna[30]));

// Location: LCCOMB_X31_Y32_N30
cycloneii_lcell_comb \columna[31]~93 (
// Equation(s):
// \columna[31]~93_combout  = \columna[30]~92  $ (!columna[31])

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(columna[31]),
	.cin(\columna[30]~92 ),
	.combout(\columna[31]~93_combout ),
	.cout());
// synopsys translate_off
defparam \columna[31]~93 .lut_mask = 16'hF00F;
defparam \columna[31]~93 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X31_Y32_N31
cycloneii_lcell_ff \columna[31] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\columna[31]~93_combout ),
	.sdata(gnd),
	.aclr(\columna[31]~32_combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\START~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(columna[31]));

// Location: LCFF_X31_Y32_N21
cycloneii_lcell_ff \columna[26] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\columna[26]~83_combout ),
	.sdata(gnd),
	.aclr(\columna[31]~32_combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\START~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(columna[26]));

// Location: LCCOMB_X30_Y32_N20
cycloneii_lcell_comb \Equal2~7 (
// Equation(s):
// \Equal2~7_combout  = (!columna[24] & (!columna[25] & (!columna[23] & !columna[26])))

	.dataa(columna[24]),
	.datab(columna[25]),
	.datac(columna[23]),
	.datad(columna[26]),
	.cin(gnd),
	.combout(\Equal2~7_combout ),
	.cout());
// synopsys translate_off
defparam \Equal2~7 .lut_mask = 16'h0001;
defparam \Equal2~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y32_N25
cycloneii_lcell_ff \columna[28] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\columna[28]~87_combout ),
	.sdata(gnd),
	.aclr(\columna[31]~32_combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\START~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(columna[28]));

// Location: LCCOMB_X30_Y32_N2
cycloneii_lcell_comb \Equal2~8 (
// Equation(s):
// \Equal2~8_combout  = (!columna[29] & (!columna[30] & (!columna[27] & !columna[28])))

	.dataa(columna[29]),
	.datab(columna[30]),
	.datac(columna[27]),
	.datad(columna[28]),
	.cin(gnd),
	.combout(\Equal2~8_combout ),
	.cout());
// synopsys translate_off
defparam \Equal2~8 .lut_mask = 16'h0001;
defparam \Equal2~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y32_N4
cycloneii_lcell_comb \Equal2~9 (
// Equation(s):
// \Equal2~9_combout  = (!columna[31] & (\Equal2~7_combout  & \Equal2~8_combout ))

	.dataa(vcc),
	.datab(columna[31]),
	.datac(\Equal2~7_combout ),
	.datad(\Equal2~8_combout ),
	.cin(gnd),
	.combout(\Equal2~9_combout ),
	.cout());
// synopsys translate_off
defparam \Equal2~9 .lut_mask = 16'h3000;
defparam \Equal2~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y32_N14
cycloneii_lcell_comb \Equal2~10 (
// Equation(s):
// \Equal2~10_combout  = (columna[6] & (\Equal2~1_combout  & (\Equal2~9_combout  & \Equal2~6_combout )))

	.dataa(columna[6]),
	.datab(\Equal2~1_combout ),
	.datac(\Equal2~9_combout ),
	.datad(\Equal2~6_combout ),
	.cin(gnd),
	.combout(\Equal2~10_combout ),
	.cout());
// synopsys translate_off
defparam \Equal2~10 .lut_mask = 16'h8000;
defparam \Equal2~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y33_N2
cycloneii_lcell_comb \fila[1]~37 (
// Equation(s):
// \fila[1]~37_combout  = (fila[1] & (fila[0] $ (VCC))) # (!fila[1] & (fila[0] & VCC))
// \fila[1]~38  = CARRY((fila[1] & fila[0]))

	.dataa(fila[1]),
	.datab(fila[0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\fila[1]~37_combout ),
	.cout(\fila[1]~38 ));
// synopsys translate_off
defparam \fila[1]~37 .lut_mask = 16'h6688;
defparam \fila[1]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y33_N4
cycloneii_lcell_comb \fila[2]~39 (
// Equation(s):
// \fila[2]~39_combout  = (fila[2] & (!\fila[1]~38 )) # (!fila[2] & ((\fila[1]~38 ) # (GND)))
// \fila[2]~40  = CARRY((!\fila[1]~38 ) # (!fila[2]))

	.dataa(vcc),
	.datab(fila[2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\fila[1]~38 ),
	.combout(\fila[2]~39_combout ),
	.cout(\fila[2]~40 ));
// synopsys translate_off
defparam \fila[2]~39 .lut_mask = 16'h3C3F;
defparam \fila[2]~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y33_N12
cycloneii_lcell_comb \columna[6]~43 (
// Equation(s):
// \columna[6]~43_combout  = (columna[6] & (!\columna[5]~42 )) # (!columna[6] & ((\columna[5]~42 ) # (GND)))
// \columna[6]~44  = CARRY((!\columna[5]~42 ) # (!columna[6]))

	.dataa(columna[6]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\columna[5]~42 ),
	.combout(\columna[6]~43_combout ),
	.cout(\columna[6]~44 ));
// synopsys translate_off
defparam \columna[6]~43 .lut_mask = 16'h5A5F;
defparam \columna[6]~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X31_Y33_N13
cycloneii_lcell_ff \columna[6] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\columna[6]~43_combout ),
	.sdata(gnd),
	.aclr(\columna[31]~32_combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\START~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(columna[6]));

// Location: LCCOMB_X30_Y32_N16
cycloneii_lcell_comb \fila[0]~34 (
// Equation(s):
// \fila[0]~34_combout  = (columna[4] & (columna[3] & (columna[5] & !columna[6])))

	.dataa(columna[4]),
	.datab(columna[3]),
	.datac(columna[5]),
	.datad(columna[6]),
	.cin(gnd),
	.combout(\fila[0]~34_combout ),
	.cout());
// synopsys translate_off
defparam \fila[0]~34 .lut_mask = 16'h0080;
defparam \fila[0]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y32_N18
cycloneii_lcell_comb \fila[0]~99 (
// Equation(s):
// \fila[0]~99_combout  = (\fila[0]~33_combout  & (\Equal2~9_combout  & (\fila[0]~34_combout  & \Equal2~6_combout )))

	.dataa(\fila[0]~33_combout ),
	.datab(\Equal2~9_combout ),
	.datac(\fila[0]~34_combout ),
	.datad(\Equal2~6_combout ),
	.cin(gnd),
	.combout(\fila[0]~99_combout ),
	.cout());
// synopsys translate_off
defparam \fila[0]~99 .lut_mask = 16'h8000;
defparam \fila[0]~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y33_N5
cycloneii_lcell_ff \fila[2] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\fila[2]~39_combout ),
	.sdata(gnd),
	.aclr(\Equal1~10_combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fila[0]~99_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(fila[2]));

// Location: LCCOMB_X28_Y33_N6
cycloneii_lcell_comb \fila[3]~41 (
// Equation(s):
// \fila[3]~41_combout  = (fila[3] & (\fila[2]~40  $ (GND))) # (!fila[3] & (!\fila[2]~40  & VCC))
// \fila[3]~42  = CARRY((fila[3] & !\fila[2]~40 ))

	.dataa(fila[3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\fila[2]~40 ),
	.combout(\fila[3]~41_combout ),
	.cout(\fila[3]~42 ));
// synopsys translate_off
defparam \fila[3]~41 .lut_mask = 16'hA50A;
defparam \fila[3]~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y33_N8
cycloneii_lcell_comb \fila[4]~43 (
// Equation(s):
// \fila[4]~43_combout  = (fila[4] & (!\fila[3]~42 )) # (!fila[4] & ((\fila[3]~42 ) # (GND)))
// \fila[4]~44  = CARRY((!\fila[3]~42 ) # (!fila[4]))

	.dataa(vcc),
	.datab(fila[4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\fila[3]~42 ),
	.combout(\fila[4]~43_combout ),
	.cout(\fila[4]~44 ));
// synopsys translate_off
defparam \fila[4]~43 .lut_mask = 16'h3C3F;
defparam \fila[4]~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X28_Y33_N9
cycloneii_lcell_ff \fila[4] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\fila[4]~43_combout ),
	.sdata(gnd),
	.aclr(\Equal1~10_combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fila[0]~99_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(fila[4]));

// Location: LCCOMB_X28_Y33_N10
cycloneii_lcell_comb \fila[5]~45 (
// Equation(s):
// \fila[5]~45_combout  = (fila[5] & (\fila[4]~44  $ (GND))) # (!fila[5] & (!\fila[4]~44  & VCC))
// \fila[5]~46  = CARRY((fila[5] & !\fila[4]~44 ))

	.dataa(fila[5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\fila[4]~44 ),
	.combout(\fila[5]~45_combout ),
	.cout(\fila[5]~46 ));
// synopsys translate_off
defparam \fila[5]~45 .lut_mask = 16'hA50A;
defparam \fila[5]~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y33_N12
cycloneii_lcell_comb \fila[6]~47 (
// Equation(s):
// \fila[6]~47_combout  = (fila[6] & (!\fila[5]~46 )) # (!fila[6] & ((\fila[5]~46 ) # (GND)))
// \fila[6]~48  = CARRY((!\fila[5]~46 ) # (!fila[6]))

	.dataa(fila[6]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\fila[5]~46 ),
	.combout(\fila[6]~47_combout ),
	.cout(\fila[6]~48 ));
// synopsys translate_off
defparam \fila[6]~47 .lut_mask = 16'h5A5F;
defparam \fila[6]~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y33_N14
cycloneii_lcell_comb \fila[7]~49 (
// Equation(s):
// \fila[7]~49_combout  = (fila[7] & (\fila[6]~48  $ (GND))) # (!fila[7] & (!\fila[6]~48  & VCC))
// \fila[7]~50  = CARRY((fila[7] & !\fila[6]~48 ))

	.dataa(vcc),
	.datab(fila[7]),
	.datac(vcc),
	.datad(vcc),
	.cin(\fila[6]~48 ),
	.combout(\fila[7]~49_combout ),
	.cout(\fila[7]~50 ));
// synopsys translate_off
defparam \fila[7]~49 .lut_mask = 16'hC30C;
defparam \fila[7]~49 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X28_Y33_N15
cycloneii_lcell_ff \fila[7] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\fila[7]~49_combout ),
	.sdata(gnd),
	.aclr(\Equal1~10_combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fila[0]~99_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(fila[7]));

// Location: LCCOMB_X28_Y33_N16
cycloneii_lcell_comb \fila[8]~51 (
// Equation(s):
// \fila[8]~51_combout  = (fila[8] & (!\fila[7]~50 )) # (!fila[8] & ((\fila[7]~50 ) # (GND)))
// \fila[8]~52  = CARRY((!\fila[7]~50 ) # (!fila[8]))

	.dataa(fila[8]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\fila[7]~50 ),
	.combout(\fila[8]~51_combout ),
	.cout(\fila[8]~52 ));
// synopsys translate_off
defparam \fila[8]~51 .lut_mask = 16'h5A5F;
defparam \fila[8]~51 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y33_N18
cycloneii_lcell_comb \fila[9]~53 (
// Equation(s):
// \fila[9]~53_combout  = (fila[9] & (\fila[8]~52  $ (GND))) # (!fila[9] & (!\fila[8]~52  & VCC))
// \fila[9]~54  = CARRY((fila[9] & !\fila[8]~52 ))

	.dataa(vcc),
	.datab(fila[9]),
	.datac(vcc),
	.datad(vcc),
	.cin(\fila[8]~52 ),
	.combout(\fila[9]~53_combout ),
	.cout(\fila[9]~54 ));
// synopsys translate_off
defparam \fila[9]~53 .lut_mask = 16'hC30C;
defparam \fila[9]~53 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X28_Y33_N19
cycloneii_lcell_ff \fila[9] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\fila[9]~53_combout ),
	.sdata(gnd),
	.aclr(\Equal1~10_combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fila[0]~99_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(fila[9]));

// Location: LCFF_X28_Y33_N17
cycloneii_lcell_ff \fila[8] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\fila[8]~51_combout ),
	.sdata(gnd),
	.aclr(\Equal1~10_combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fila[0]~99_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(fila[8]));

// Location: LCCOMB_X28_Y33_N20
cycloneii_lcell_comb \fila[10]~55 (
// Equation(s):
// \fila[10]~55_combout  = (fila[10] & (!\fila[9]~54 )) # (!fila[10] & ((\fila[9]~54 ) # (GND)))
// \fila[10]~56  = CARRY((!\fila[9]~54 ) # (!fila[10]))

	.dataa(fila[10]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\fila[9]~54 ),
	.combout(\fila[10]~55_combout ),
	.cout(\fila[10]~56 ));
// synopsys translate_off
defparam \fila[10]~55 .lut_mask = 16'h5A5F;
defparam \fila[10]~55 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y33_N22
cycloneii_lcell_comb \fila[11]~57 (
// Equation(s):
// \fila[11]~57_combout  = (fila[11] & (\fila[10]~56  $ (GND))) # (!fila[11] & (!\fila[10]~56  & VCC))
// \fila[11]~58  = CARRY((fila[11] & !\fila[10]~56 ))

	.dataa(vcc),
	.datab(fila[11]),
	.datac(vcc),
	.datad(vcc),
	.cin(\fila[10]~56 ),
	.combout(\fila[11]~57_combout ),
	.cout(\fila[11]~58 ));
// synopsys translate_off
defparam \fila[11]~57 .lut_mask = 16'hC30C;
defparam \fila[11]~57 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X28_Y33_N23
cycloneii_lcell_ff \fila[11] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\fila[11]~57_combout ),
	.sdata(gnd),
	.aclr(\Equal1~10_combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fila[0]~99_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(fila[11]));

// Location: LCCOMB_X29_Y33_N18
cycloneii_lcell_comb \Equal1~3 (
// Equation(s):
// \Equal1~3_combout  = (!fila[10] & (!fila[9] & (!fila[8] & !fila[11])))

	.dataa(fila[10]),
	.datab(fila[9]),
	.datac(fila[8]),
	.datad(fila[11]),
	.cin(gnd),
	.combout(\Equal1~3_combout ),
	.cout());
// synopsys translate_off
defparam \Equal1~3 .lut_mask = 16'h0001;
defparam \Equal1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y33_N24
cycloneii_lcell_comb \fila[12]~59 (
// Equation(s):
// \fila[12]~59_combout  = (fila[12] & (!\fila[11]~58 )) # (!fila[12] & ((\fila[11]~58 ) # (GND)))
// \fila[12]~60  = CARRY((!\fila[11]~58 ) # (!fila[12]))

	.dataa(fila[12]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\fila[11]~58 ),
	.combout(\fila[12]~59_combout ),
	.cout(\fila[12]~60 ));
// synopsys translate_off
defparam \fila[12]~59 .lut_mask = 16'h5A5F;
defparam \fila[12]~59 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y33_N26
cycloneii_lcell_comb \fila[13]~61 (
// Equation(s):
// \fila[13]~61_combout  = (fila[13] & (\fila[12]~60  $ (GND))) # (!fila[13] & (!\fila[12]~60  & VCC))
// \fila[13]~62  = CARRY((fila[13] & !\fila[12]~60 ))

	.dataa(vcc),
	.datab(fila[13]),
	.datac(vcc),
	.datad(vcc),
	.cin(\fila[12]~60 ),
	.combout(\fila[13]~61_combout ),
	.cout(\fila[13]~62 ));
// synopsys translate_off
defparam \fila[13]~61 .lut_mask = 16'hC30C;
defparam \fila[13]~61 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X28_Y33_N27
cycloneii_lcell_ff \fila[13] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\fila[13]~61_combout ),
	.sdata(gnd),
	.aclr(\Equal1~10_combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fila[0]~99_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(fila[13]));

// Location: LCCOMB_X28_Y33_N28
cycloneii_lcell_comb \fila[14]~63 (
// Equation(s):
// \fila[14]~63_combout  = (fila[14] & (!\fila[13]~62 )) # (!fila[14] & ((\fila[13]~62 ) # (GND)))
// \fila[14]~64  = CARRY((!\fila[13]~62 ) # (!fila[14]))

	.dataa(vcc),
	.datab(fila[14]),
	.datac(vcc),
	.datad(vcc),
	.cin(\fila[13]~62 ),
	.combout(\fila[14]~63_combout ),
	.cout(\fila[14]~64 ));
// synopsys translate_off
defparam \fila[14]~63 .lut_mask = 16'h3C3F;
defparam \fila[14]~63 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X28_Y33_N29
cycloneii_lcell_ff \fila[14] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\fila[14]~63_combout ),
	.sdata(gnd),
	.aclr(\Equal1~10_combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fila[0]~99_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(fila[14]));

// Location: LCCOMB_X28_Y33_N30
cycloneii_lcell_comb \fila[15]~65 (
// Equation(s):
// \fila[15]~65_combout  = (fila[15] & (\fila[14]~64  $ (GND))) # (!fila[15] & (!\fila[14]~64  & VCC))
// \fila[15]~66  = CARRY((fila[15] & !\fila[14]~64 ))

	.dataa(vcc),
	.datab(fila[15]),
	.datac(vcc),
	.datad(vcc),
	.cin(\fila[14]~64 ),
	.combout(\fila[15]~65_combout ),
	.cout(\fila[15]~66 ));
// synopsys translate_off
defparam \fila[15]~65 .lut_mask = 16'hC30C;
defparam \fila[15]~65 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X28_Y33_N31
cycloneii_lcell_ff \fila[15] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\fila[15]~65_combout ),
	.sdata(gnd),
	.aclr(\Equal1~10_combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fila[0]~99_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(fila[15]));

// Location: LCCOMB_X28_Y32_N0
cycloneii_lcell_comb \fila[16]~67 (
// Equation(s):
// \fila[16]~67_combout  = (fila[16] & (!\fila[15]~66 )) # (!fila[16] & ((\fila[15]~66 ) # (GND)))
// \fila[16]~68  = CARRY((!\fila[15]~66 ) # (!fila[16]))

	.dataa(vcc),
	.datab(fila[16]),
	.datac(vcc),
	.datad(vcc),
	.cin(\fila[15]~66 ),
	.combout(\fila[16]~67_combout ),
	.cout(\fila[16]~68 ));
// synopsys translate_off
defparam \fila[16]~67 .lut_mask = 16'h3C3F;
defparam \fila[16]~67 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X28_Y32_N1
cycloneii_lcell_ff \fila[16] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\fila[16]~67_combout ),
	.sdata(gnd),
	.aclr(\Equal1~10_combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fila[0]~99_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(fila[16]));

// Location: LCCOMB_X28_Y32_N2
cycloneii_lcell_comb \fila[17]~69 (
// Equation(s):
// \fila[17]~69_combout  = (fila[17] & (\fila[16]~68  $ (GND))) # (!fila[17] & (!\fila[16]~68  & VCC))
// \fila[17]~70  = CARRY((fila[17] & !\fila[16]~68 ))

	.dataa(vcc),
	.datab(fila[17]),
	.datac(vcc),
	.datad(vcc),
	.cin(\fila[16]~68 ),
	.combout(\fila[17]~69_combout ),
	.cout(\fila[17]~70 ));
// synopsys translate_off
defparam \fila[17]~69 .lut_mask = 16'hC30C;
defparam \fila[17]~69 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X28_Y32_N3
cycloneii_lcell_ff \fila[17] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\fila[17]~69_combout ),
	.sdata(gnd),
	.aclr(\Equal1~10_combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fila[0]~99_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(fila[17]));

// Location: LCCOMB_X28_Y32_N4
cycloneii_lcell_comb \fila[18]~71 (
// Equation(s):
// \fila[18]~71_combout  = (fila[18] & (!\fila[17]~70 )) # (!fila[18] & ((\fila[17]~70 ) # (GND)))
// \fila[18]~72  = CARRY((!\fila[17]~70 ) # (!fila[18]))

	.dataa(vcc),
	.datab(fila[18]),
	.datac(vcc),
	.datad(vcc),
	.cin(\fila[17]~70 ),
	.combout(\fila[18]~71_combout ),
	.cout(\fila[18]~72 ));
// synopsys translate_off
defparam \fila[18]~71 .lut_mask = 16'h3C3F;
defparam \fila[18]~71 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X28_Y32_N5
cycloneii_lcell_ff \fila[18] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\fila[18]~71_combout ),
	.sdata(gnd),
	.aclr(\Equal1~10_combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fila[0]~99_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(fila[18]));

// Location: LCCOMB_X28_Y32_N6
cycloneii_lcell_comb \fila[19]~73 (
// Equation(s):
// \fila[19]~73_combout  = (fila[19] & (\fila[18]~72  $ (GND))) # (!fila[19] & (!\fila[18]~72  & VCC))
// \fila[19]~74  = CARRY((fila[19] & !\fila[18]~72 ))

	.dataa(fila[19]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\fila[18]~72 ),
	.combout(\fila[19]~73_combout ),
	.cout(\fila[19]~74 ));
// synopsys translate_off
defparam \fila[19]~73 .lut_mask = 16'hA50A;
defparam \fila[19]~73 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y32_N8
cycloneii_lcell_comb \fila[20]~75 (
// Equation(s):
// \fila[20]~75_combout  = (fila[20] & (!\fila[19]~74 )) # (!fila[20] & ((\fila[19]~74 ) # (GND)))
// \fila[20]~76  = CARRY((!\fila[19]~74 ) # (!fila[20]))

	.dataa(vcc),
	.datab(fila[20]),
	.datac(vcc),
	.datad(vcc),
	.cin(\fila[19]~74 ),
	.combout(\fila[20]~75_combout ),
	.cout(\fila[20]~76 ));
// synopsys translate_off
defparam \fila[20]~75 .lut_mask = 16'h3C3F;
defparam \fila[20]~75 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X28_Y32_N9
cycloneii_lcell_ff \fila[20] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\fila[20]~75_combout ),
	.sdata(gnd),
	.aclr(\Equal1~10_combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fila[0]~99_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(fila[20]));

// Location: LCCOMB_X28_Y32_N10
cycloneii_lcell_comb \fila[21]~77 (
// Equation(s):
// \fila[21]~77_combout  = (fila[21] & (\fila[20]~76  $ (GND))) # (!fila[21] & (!\fila[20]~76  & VCC))
// \fila[21]~78  = CARRY((fila[21] & !\fila[20]~76 ))

	.dataa(fila[21]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\fila[20]~76 ),
	.combout(\fila[21]~77_combout ),
	.cout(\fila[21]~78 ));
// synopsys translate_off
defparam \fila[21]~77 .lut_mask = 16'hA50A;
defparam \fila[21]~77 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y32_N12
cycloneii_lcell_comb \fila[22]~79 (
// Equation(s):
// \fila[22]~79_combout  = (fila[22] & (!\fila[21]~78 )) # (!fila[22] & ((\fila[21]~78 ) # (GND)))
// \fila[22]~80  = CARRY((!\fila[21]~78 ) # (!fila[22]))

	.dataa(fila[22]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\fila[21]~78 ),
	.combout(\fila[22]~79_combout ),
	.cout(\fila[22]~80 ));
// synopsys translate_off
defparam \fila[22]~79 .lut_mask = 16'h5A5F;
defparam \fila[22]~79 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y32_N14
cycloneii_lcell_comb \fila[23]~81 (
// Equation(s):
// \fila[23]~81_combout  = (fila[23] & (\fila[22]~80  $ (GND))) # (!fila[23] & (!\fila[22]~80  & VCC))
// \fila[23]~82  = CARRY((fila[23] & !\fila[22]~80 ))

	.dataa(vcc),
	.datab(fila[23]),
	.datac(vcc),
	.datad(vcc),
	.cin(\fila[22]~80 ),
	.combout(\fila[23]~81_combout ),
	.cout(\fila[23]~82 ));
// synopsys translate_off
defparam \fila[23]~81 .lut_mask = 16'hC30C;
defparam \fila[23]~81 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X28_Y32_N15
cycloneii_lcell_ff \fila[23] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\fila[23]~81_combout ),
	.sdata(gnd),
	.aclr(\Equal1~10_combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fila[0]~99_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(fila[23]));

// Location: LCCOMB_X28_Y32_N16
cycloneii_lcell_comb \fila[24]~83 (
// Equation(s):
// \fila[24]~83_combout  = (fila[24] & (!\fila[23]~82 )) # (!fila[24] & ((\fila[23]~82 ) # (GND)))
// \fila[24]~84  = CARRY((!\fila[23]~82 ) # (!fila[24]))

	.dataa(fila[24]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\fila[23]~82 ),
	.combout(\fila[24]~83_combout ),
	.cout(\fila[24]~84 ));
// synopsys translate_off
defparam \fila[24]~83 .lut_mask = 16'h5A5F;
defparam \fila[24]~83 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y32_N18
cycloneii_lcell_comb \fila[25]~85 (
// Equation(s):
// \fila[25]~85_combout  = (fila[25] & (\fila[24]~84  $ (GND))) # (!fila[25] & (!\fila[24]~84  & VCC))
// \fila[25]~86  = CARRY((fila[25] & !\fila[24]~84 ))

	.dataa(vcc),
	.datab(fila[25]),
	.datac(vcc),
	.datad(vcc),
	.cin(\fila[24]~84 ),
	.combout(\fila[25]~85_combout ),
	.cout(\fila[25]~86 ));
// synopsys translate_off
defparam \fila[25]~85 .lut_mask = 16'hC30C;
defparam \fila[25]~85 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X28_Y32_N19
cycloneii_lcell_ff \fila[25] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\fila[25]~85_combout ),
	.sdata(gnd),
	.aclr(\Equal1~10_combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fila[0]~99_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(fila[25]));

// Location: LCCOMB_X28_Y32_N20
cycloneii_lcell_comb \fila[26]~87 (
// Equation(s):
// \fila[26]~87_combout  = (fila[26] & (!\fila[25]~86 )) # (!fila[26] & ((\fila[25]~86 ) # (GND)))
// \fila[26]~88  = CARRY((!\fila[25]~86 ) # (!fila[26]))

	.dataa(fila[26]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\fila[25]~86 ),
	.combout(\fila[26]~87_combout ),
	.cout(\fila[26]~88 ));
// synopsys translate_off
defparam \fila[26]~87 .lut_mask = 16'h5A5F;
defparam \fila[26]~87 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y32_N22
cycloneii_lcell_comb \fila[27]~89 (
// Equation(s):
// \fila[27]~89_combout  = (fila[27] & (\fila[26]~88  $ (GND))) # (!fila[27] & (!\fila[26]~88  & VCC))
// \fila[27]~90  = CARRY((fila[27] & !\fila[26]~88 ))

	.dataa(vcc),
	.datab(fila[27]),
	.datac(vcc),
	.datad(vcc),
	.cin(\fila[26]~88 ),
	.combout(\fila[27]~89_combout ),
	.cout(\fila[27]~90 ));
// synopsys translate_off
defparam \fila[27]~89 .lut_mask = 16'hC30C;
defparam \fila[27]~89 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X28_Y32_N23
cycloneii_lcell_ff \fila[27] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\fila[27]~89_combout ),
	.sdata(gnd),
	.aclr(\Equal1~10_combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fila[0]~99_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(fila[27]));

// Location: LCCOMB_X28_Y32_N24
cycloneii_lcell_comb \fila[28]~91 (
// Equation(s):
// \fila[28]~91_combout  = (fila[28] & (!\fila[27]~90 )) # (!fila[28] & ((\fila[27]~90 ) # (GND)))
// \fila[28]~92  = CARRY((!\fila[27]~90 ) # (!fila[28]))

	.dataa(fila[28]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\fila[27]~90 ),
	.combout(\fila[28]~91_combout ),
	.cout(\fila[28]~92 ));
// synopsys translate_off
defparam \fila[28]~91 .lut_mask = 16'h5A5F;
defparam \fila[28]~91 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X28_Y32_N25
cycloneii_lcell_ff \fila[28] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\fila[28]~91_combout ),
	.sdata(gnd),
	.aclr(\Equal1~10_combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fila[0]~99_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(fila[28]));

// Location: LCCOMB_X28_Y32_N26
cycloneii_lcell_comb \fila[29]~93 (
// Equation(s):
// \fila[29]~93_combout  = (fila[29] & (\fila[28]~92  $ (GND))) # (!fila[29] & (!\fila[28]~92  & VCC))
// \fila[29]~94  = CARRY((fila[29] & !\fila[28]~92 ))

	.dataa(vcc),
	.datab(fila[29]),
	.datac(vcc),
	.datad(vcc),
	.cin(\fila[28]~92 ),
	.combout(\fila[29]~93_combout ),
	.cout(\fila[29]~94 ));
// synopsys translate_off
defparam \fila[29]~93 .lut_mask = 16'hC30C;
defparam \fila[29]~93 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X28_Y32_N27
cycloneii_lcell_ff \fila[29] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\fila[29]~93_combout ),
	.sdata(gnd),
	.aclr(\Equal1~10_combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fila[0]~99_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(fila[29]));

// Location: LCCOMB_X28_Y32_N28
cycloneii_lcell_comb \fila[30]~95 (
// Equation(s):
// \fila[30]~95_combout  = (fila[30] & (!\fila[29]~94 )) # (!fila[30] & ((\fila[29]~94 ) # (GND)))
// \fila[30]~96  = CARRY((!\fila[29]~94 ) # (!fila[30]))

	.dataa(vcc),
	.datab(fila[30]),
	.datac(vcc),
	.datad(vcc),
	.cin(\fila[29]~94 ),
	.combout(\fila[30]~95_combout ),
	.cout(\fila[30]~96 ));
// synopsys translate_off
defparam \fila[30]~95 .lut_mask = 16'h3C3F;
defparam \fila[30]~95 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X28_Y32_N29
cycloneii_lcell_ff \fila[30] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\fila[30]~95_combout ),
	.sdata(gnd),
	.aclr(\Equal1~10_combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fila[0]~99_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(fila[30]));

// Location: LCCOMB_X29_Y32_N18
cycloneii_lcell_comb \Equal1~8 (
// Equation(s):
// \Equal1~8_combout  = (!fila[31] & (!fila[28] & (!fila[30] & !fila[29])))

	.dataa(fila[31]),
	.datab(fila[28]),
	.datac(fila[30]),
	.datad(fila[29]),
	.cin(gnd),
	.combout(\Equal1~8_combout ),
	.cout());
// synopsys translate_off
defparam \Equal1~8 .lut_mask = 16'h0001;
defparam \Equal1~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y32_N7
cycloneii_lcell_ff \fila[19] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\fila[19]~73_combout ),
	.sdata(gnd),
	.aclr(\Equal1~10_combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fila[0]~99_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(fila[19]));

// Location: LCCOMB_X29_Y32_N16
cycloneii_lcell_comb \Equal1~5 (
// Equation(s):
// \Equal1~5_combout  = (!fila[17] & (!fila[18] & (!fila[16] & !fila[19])))

	.dataa(fila[17]),
	.datab(fila[18]),
	.datac(fila[16]),
	.datad(fila[19]),
	.cin(gnd),
	.combout(\Equal1~5_combout ),
	.cout());
// synopsys translate_off
defparam \Equal1~5 .lut_mask = 16'h0001;
defparam \Equal1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y32_N13
cycloneii_lcell_ff \fila[22] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\fila[22]~79_combout ),
	.sdata(gnd),
	.aclr(\Equal1~10_combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fila[0]~99_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(fila[22]));

// Location: LCFF_X28_Y32_N11
cycloneii_lcell_ff \fila[21] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\fila[21]~77_combout ),
	.sdata(gnd),
	.aclr(\Equal1~10_combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fila[0]~99_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(fila[21]));

// Location: LCCOMB_X29_Y32_N6
cycloneii_lcell_comb \Equal1~6 (
// Equation(s):
// \Equal1~6_combout  = (!fila[23] & (!fila[22] & (!fila[21] & !fila[20])))

	.dataa(fila[23]),
	.datab(fila[22]),
	.datac(fila[21]),
	.datad(fila[20]),
	.cin(gnd),
	.combout(\Equal1~6_combout ),
	.cout());
// synopsys translate_off
defparam \Equal1~6 .lut_mask = 16'h0001;
defparam \Equal1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y32_N8
cycloneii_lcell_comb \Equal1~9 (
// Equation(s):
// \Equal1~9_combout  = (\Equal1~7_combout  & (\Equal1~8_combout  & (\Equal1~5_combout  & \Equal1~6_combout )))

	.dataa(\Equal1~7_combout ),
	.datab(\Equal1~8_combout ),
	.datac(\Equal1~5_combout ),
	.datad(\Equal1~6_combout ),
	.cin(gnd),
	.combout(\Equal1~9_combout ),
	.cout());
// synopsys translate_off
defparam \Equal1~9 .lut_mask = 16'h8000;
defparam \Equal1~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y32_N10
cycloneii_lcell_comb \Equal1~4 (
// Equation(s):
// \Equal1~4_combout  = (!fila[12] & (!fila[13] & (!fila[14] & !fila[15])))

	.dataa(fila[12]),
	.datab(fila[13]),
	.datac(fila[14]),
	.datad(fila[15]),
	.cin(gnd),
	.combout(\Equal1~4_combout ),
	.cout());
// synopsys translate_off
defparam \Equal1~4 .lut_mask = 16'h0001;
defparam \Equal1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y32_N14
cycloneii_lcell_comb \Equal1~10 (
// Equation(s):
// \Equal1~10_combout  = (\Equal1~2_combout  & (\Equal1~3_combout  & (\Equal1~9_combout  & \Equal1~4_combout )))

	.dataa(\Equal1~2_combout ),
	.datab(\Equal1~3_combout ),
	.datac(\Equal1~9_combout ),
	.datad(\Equal1~4_combout ),
	.cin(gnd),
	.combout(\Equal1~10_combout ),
	.cout());
// synopsys translate_off
defparam \Equal1~10 .lut_mask = 16'h8000;
defparam \Equal1~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y32_N0
cycloneii_lcell_comb \columna[31]~32 (
// Equation(s):
// \columna[31]~32_combout  = (\Equal2~10_combout ) # (\Equal1~10_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\Equal2~10_combout ),
	.datad(\Equal1~10_combout ),
	.cin(gnd),
	.combout(\columna[31]~32_combout ),
	.cout());
// synopsys translate_off
defparam \columna[31]~32 .lut_mask = 16'hFFF0;
defparam \columna[31]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y32_N23
cycloneii_lcell_ff \columna[0] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\columna[0]~31_combout ),
	.sdata(gnd),
	.aclr(\columna[31]~32_combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(columna[0]));

// Location: LCCOMB_X31_Y33_N4
cycloneii_lcell_comb \columna[2]~35 (
// Equation(s):
// \columna[2]~35_combout  = (columna[2] & (!\columna[1]~34 )) # (!columna[2] & ((\columna[1]~34 ) # (GND)))
// \columna[2]~36  = CARRY((!\columna[1]~34 ) # (!columna[2]))

	.dataa(vcc),
	.datab(columna[2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\columna[1]~34 ),
	.combout(\columna[2]~35_combout ),
	.cout(\columna[2]~36 ));
// synopsys translate_off
defparam \columna[2]~35 .lut_mask = 16'h3C3F;
defparam \columna[2]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X31_Y33_N5
cycloneii_lcell_ff \columna[2] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\columna[2]~35_combout ),
	.sdata(gnd),
	.aclr(\columna[31]~32_combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\START~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(columna[2]));

// Location: LCCOMB_X31_Y33_N8
cycloneii_lcell_comb \columna[4]~39 (
// Equation(s):
// \columna[4]~39_combout  = (columna[4] & (!\columna[3]~38 )) # (!columna[4] & ((\columna[3]~38 ) # (GND)))
// \columna[4]~40  = CARRY((!\columna[3]~38 ) # (!columna[4]))

	.dataa(vcc),
	.datab(columna[4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\columna[3]~38 ),
	.combout(\columna[4]~39_combout ),
	.cout(\columna[4]~40 ));
// synopsys translate_off
defparam \columna[4]~39 .lut_mask = 16'h3C3F;
defparam \columna[4]~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X31_Y33_N9
cycloneii_lcell_ff \columna[4] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\columna[4]~39_combout ),
	.sdata(gnd),
	.aclr(\columna[31]~32_combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\START~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(columna[4]));

// Location: LCCOMB_X31_Y33_N14
cycloneii_lcell_comb \columna[7]~45 (
// Equation(s):
// \columna[7]~45_combout  = (columna[7] & (\columna[6]~44  $ (GND))) # (!columna[7] & (!\columna[6]~44  & VCC))
// \columna[7]~46  = CARRY((columna[7] & !\columna[6]~44 ))

	.dataa(vcc),
	.datab(columna[7]),
	.datac(vcc),
	.datad(vcc),
	.cin(\columna[6]~44 ),
	.combout(\columna[7]~45_combout ),
	.cout(\columna[7]~46 ));
// synopsys translate_off
defparam \columna[7]~45 .lut_mask = 16'hC30C;
defparam \columna[7]~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X31_Y33_N15
cycloneii_lcell_ff \columna[7] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\columna[7]~45_combout ),
	.sdata(gnd),
	.aclr(\columna[31]~32_combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\START~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(columna[7]));

// Location: LCCOMB_X31_Y33_N16
cycloneii_lcell_comb \columna[8]~47 (
// Equation(s):
// \columna[8]~47_combout  = (columna[8] & (!\columna[7]~46 )) # (!columna[8] & ((\columna[7]~46 ) # (GND)))
// \columna[8]~48  = CARRY((!\columna[7]~46 ) # (!columna[8]))

	.dataa(columna[8]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\columna[7]~46 ),
	.combout(\columna[8]~47_combout ),
	.cout(\columna[8]~48 ));
// synopsys translate_off
defparam \columna[8]~47 .lut_mask = 16'h5A5F;
defparam \columna[8]~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y33_N18
cycloneii_lcell_comb \columna[9]~49 (
// Equation(s):
// \columna[9]~49_combout  = (columna[9] & (\columna[8]~48  $ (GND))) # (!columna[9] & (!\columna[8]~48  & VCC))
// \columna[9]~50  = CARRY((columna[9] & !\columna[8]~48 ))

	.dataa(vcc),
	.datab(columna[9]),
	.datac(vcc),
	.datad(vcc),
	.cin(\columna[8]~48 ),
	.combout(\columna[9]~49_combout ),
	.cout(\columna[9]~50 ));
// synopsys translate_off
defparam \columna[9]~49 .lut_mask = 16'hC30C;
defparam \columna[9]~49 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X31_Y33_N19
cycloneii_lcell_ff \columna[9] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\columna[9]~49_combout ),
	.sdata(gnd),
	.aclr(\columna[31]~32_combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\START~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(columna[9]));

// Location: LCCOMB_X31_Y33_N20
cycloneii_lcell_comb \columna[10]~51 (
// Equation(s):
// \columna[10]~51_combout  = (columna[10] & (!\columna[9]~50 )) # (!columna[10] & ((\columna[9]~50 ) # (GND)))
// \columna[10]~52  = CARRY((!\columna[9]~50 ) # (!columna[10]))

	.dataa(columna[10]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\columna[9]~50 ),
	.combout(\columna[10]~51_combout ),
	.cout(\columna[10]~52 ));
// synopsys translate_off
defparam \columna[10]~51 .lut_mask = 16'h5A5F;
defparam \columna[10]~51 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y33_N22
cycloneii_lcell_comb \columna[11]~53 (
// Equation(s):
// \columna[11]~53_combout  = (columna[11] & (\columna[10]~52  $ (GND))) # (!columna[11] & (!\columna[10]~52  & VCC))
// \columna[11]~54  = CARRY((columna[11] & !\columna[10]~52 ))

	.dataa(vcc),
	.datab(columna[11]),
	.datac(vcc),
	.datad(vcc),
	.cin(\columna[10]~52 ),
	.combout(\columna[11]~53_combout ),
	.cout(\columna[11]~54 ));
// synopsys translate_off
defparam \columna[11]~53 .lut_mask = 16'hC30C;
defparam \columna[11]~53 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X31_Y33_N23
cycloneii_lcell_ff \columna[11] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\columna[11]~53_combout ),
	.sdata(gnd),
	.aclr(\columna[31]~32_combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\START~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(columna[11]));

// Location: LCCOMB_X31_Y33_N24
cycloneii_lcell_comb \columna[12]~55 (
// Equation(s):
// \columna[12]~55_combout  = (columna[12] & (!\columna[11]~54 )) # (!columna[12] & ((\columna[11]~54 ) # (GND)))
// \columna[12]~56  = CARRY((!\columna[11]~54 ) # (!columna[12]))

	.dataa(columna[12]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\columna[11]~54 ),
	.combout(\columna[12]~55_combout ),
	.cout(\columna[12]~56 ));
// synopsys translate_off
defparam \columna[12]~55 .lut_mask = 16'h5A5F;
defparam \columna[12]~55 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y33_N26
cycloneii_lcell_comb \columna[13]~57 (
// Equation(s):
// \columna[13]~57_combout  = (columna[13] & (\columna[12]~56  $ (GND))) # (!columna[13] & (!\columna[12]~56  & VCC))
// \columna[13]~58  = CARRY((columna[13] & !\columna[12]~56 ))

	.dataa(vcc),
	.datab(columna[13]),
	.datac(vcc),
	.datad(vcc),
	.cin(\columna[12]~56 ),
	.combout(\columna[13]~57_combout ),
	.cout(\columna[13]~58 ));
// synopsys translate_off
defparam \columna[13]~57 .lut_mask = 16'hC30C;
defparam \columna[13]~57 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X31_Y33_N27
cycloneii_lcell_ff \columna[13] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\columna[13]~57_combout ),
	.sdata(gnd),
	.aclr(\columna[31]~32_combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\START~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(columna[13]));

// Location: LCCOMB_X31_Y33_N28
cycloneii_lcell_comb \columna[14]~59 (
// Equation(s):
// \columna[14]~59_combout  = (columna[14] & (!\columna[13]~58 )) # (!columna[14] & ((\columna[13]~58 ) # (GND)))
// \columna[14]~60  = CARRY((!\columna[13]~58 ) # (!columna[14]))

	.dataa(vcc),
	.datab(columna[14]),
	.datac(vcc),
	.datad(vcc),
	.cin(\columna[13]~58 ),
	.combout(\columna[14]~59_combout ),
	.cout(\columna[14]~60 ));
// synopsys translate_off
defparam \columna[14]~59 .lut_mask = 16'h3C3F;
defparam \columna[14]~59 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X31_Y33_N29
cycloneii_lcell_ff \columna[14] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\columna[14]~59_combout ),
	.sdata(gnd),
	.aclr(\columna[31]~32_combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\START~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(columna[14]));

// Location: LCCOMB_X31_Y33_N30
cycloneii_lcell_comb \columna[15]~61 (
// Equation(s):
// \columna[15]~61_combout  = (columna[15] & (\columna[14]~60  $ (GND))) # (!columna[15] & (!\columna[14]~60  & VCC))
// \columna[15]~62  = CARRY((columna[15] & !\columna[14]~60 ))

	.dataa(vcc),
	.datab(columna[15]),
	.datac(vcc),
	.datad(vcc),
	.cin(\columna[14]~60 ),
	.combout(\columna[15]~61_combout ),
	.cout(\columna[15]~62 ));
// synopsys translate_off
defparam \columna[15]~61 .lut_mask = 16'hC30C;
defparam \columna[15]~61 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X30_Y32_N29
cycloneii_lcell_ff \columna[15] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\columna[15]~61_combout ),
	.aclr(\columna[31]~32_combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\START~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(columna[15]));

// Location: LCCOMB_X31_Y32_N0
cycloneii_lcell_comb \columna[16]~63 (
// Equation(s):
// \columna[16]~63_combout  = (columna[16] & (!\columna[15]~62 )) # (!columna[16] & ((\columna[15]~62 ) # (GND)))
// \columna[16]~64  = CARRY((!\columna[15]~62 ) # (!columna[16]))

	.dataa(vcc),
	.datab(columna[16]),
	.datac(vcc),
	.datad(vcc),
	.cin(\columna[15]~62 ),
	.combout(\columna[16]~63_combout ),
	.cout(\columna[16]~64 ));
// synopsys translate_off
defparam \columna[16]~63 .lut_mask = 16'h3C3F;
defparam \columna[16]~63 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X31_Y32_N1
cycloneii_lcell_ff \columna[16] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\columna[16]~63_combout ),
	.sdata(gnd),
	.aclr(\columna[31]~32_combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\START~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(columna[16]));

// Location: LCCOMB_X31_Y32_N2
cycloneii_lcell_comb \columna[17]~65 (
// Equation(s):
// \columna[17]~65_combout  = (columna[17] & (\columna[16]~64  $ (GND))) # (!columna[17] & (!\columna[16]~64  & VCC))
// \columna[17]~66  = CARRY((columna[17] & !\columna[16]~64 ))

	.dataa(vcc),
	.datab(columna[17]),
	.datac(vcc),
	.datad(vcc),
	.cin(\columna[16]~64 ),
	.combout(\columna[17]~65_combout ),
	.cout(\columna[17]~66 ));
// synopsys translate_off
defparam \columna[17]~65 .lut_mask = 16'hC30C;
defparam \columna[17]~65 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X31_Y32_N3
cycloneii_lcell_ff \columna[17] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\columna[17]~65_combout ),
	.sdata(gnd),
	.aclr(\columna[31]~32_combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\START~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(columna[17]));

// Location: LCCOMB_X31_Y32_N4
cycloneii_lcell_comb \columna[18]~67 (
// Equation(s):
// \columna[18]~67_combout  = (columna[18] & (!\columna[17]~66 )) # (!columna[18] & ((\columna[17]~66 ) # (GND)))
// \columna[18]~68  = CARRY((!\columna[17]~66 ) # (!columna[18]))

	.dataa(vcc),
	.datab(columna[18]),
	.datac(vcc),
	.datad(vcc),
	.cin(\columna[17]~66 ),
	.combout(\columna[18]~67_combout ),
	.cout(\columna[18]~68 ));
// synopsys translate_off
defparam \columna[18]~67 .lut_mask = 16'h3C3F;
defparam \columna[18]~67 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X31_Y32_N5
cycloneii_lcell_ff \columna[18] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\columna[18]~67_combout ),
	.sdata(gnd),
	.aclr(\columna[31]~32_combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\START~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(columna[18]));

// Location: LCCOMB_X31_Y32_N6
cycloneii_lcell_comb \columna[19]~69 (
// Equation(s):
// \columna[19]~69_combout  = (columna[19] & (\columna[18]~68  $ (GND))) # (!columna[19] & (!\columna[18]~68  & VCC))
// \columna[19]~70  = CARRY((columna[19] & !\columna[18]~68 ))

	.dataa(columna[19]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\columna[18]~68 ),
	.combout(\columna[19]~69_combout ),
	.cout(\columna[19]~70 ));
// synopsys translate_off
defparam \columna[19]~69 .lut_mask = 16'hA50A;
defparam \columna[19]~69 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X31_Y32_N9
cycloneii_lcell_ff \columna[20] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\columna[20]~71_combout ),
	.sdata(gnd),
	.aclr(\columna[31]~32_combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\START~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(columna[20]));

// Location: LCFF_X31_Y32_N11
cycloneii_lcell_ff \columna[21] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\columna[21]~73_combout ),
	.sdata(gnd),
	.aclr(\columna[31]~32_combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\START~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(columna[21]));

// Location: LCFF_X31_Y32_N13
cycloneii_lcell_ff \columna[22] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\columna[22]~75_combout ),
	.sdata(gnd),
	.aclr(\columna[31]~32_combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\START~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(columna[22]));

// Location: LCCOMB_X30_Y32_N8
cycloneii_lcell_comb \Equal2~5 (
// Equation(s):
// \Equal2~5_combout  = (!columna[19] & (!columna[20] & (!columna[21] & !columna[22])))

	.dataa(columna[19]),
	.datab(columna[20]),
	.datac(columna[21]),
	.datad(columna[22]),
	.cin(gnd),
	.combout(\Equal2~5_combout ),
	.cout());
// synopsys translate_off
defparam \Equal2~5 .lut_mask = 16'h0001;
defparam \Equal2~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y33_N0
cycloneii_lcell_comb \Equal2~3 (
// Equation(s):
// \Equal2~3_combout  = (!columna[12] & (!columna[11] & (!columna[13] & !columna[14])))

	.dataa(columna[12]),
	.datab(columna[11]),
	.datac(columna[13]),
	.datad(columna[14]),
	.cin(gnd),
	.combout(\Equal2~3_combout ),
	.cout());
// synopsys translate_off
defparam \Equal2~3 .lut_mask = 16'h0001;
defparam \Equal2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y32_N10
cycloneii_lcell_comb \Equal2~4 (
// Equation(s):
// \Equal2~4_combout  = (!columna[17] & (!columna[15] & (!columna[16] & !columna[18])))

	.dataa(columna[17]),
	.datab(columna[15]),
	.datac(columna[16]),
	.datad(columna[18]),
	.cin(gnd),
	.combout(\Equal2~4_combout ),
	.cout());
// synopsys translate_off
defparam \Equal2~4 .lut_mask = 16'h0001;
defparam \Equal2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y32_N30
cycloneii_lcell_comb \Equal2~6 (
// Equation(s):
// \Equal2~6_combout  = (\Equal2~2_combout  & (\Equal2~5_combout  & (\Equal2~3_combout  & \Equal2~4_combout )))

	.dataa(\Equal2~2_combout ),
	.datab(\Equal2~5_combout ),
	.datac(\Equal2~3_combout ),
	.datad(\Equal2~4_combout ),
	.cin(gnd),
	.combout(\Equal2~6_combout ),
	.cout());
// synopsys translate_off
defparam \Equal2~6 .lut_mask = 16'h8000;
defparam \Equal2~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y32_N6
cycloneii_lcell_comb \fila[0]~33 (
// Equation(s):
// \fila[0]~33_combout  = (columna[0] & (columna[1] & (\START~combout  & columna[2])))

	.dataa(columna[0]),
	.datab(columna[1]),
	.datac(\START~combout ),
	.datad(columna[2]),
	.cin(gnd),
	.combout(\fila[0]~33_combout ),
	.cout());
// synopsys translate_off
defparam \fila[0]~33 .lut_mask = 16'h8000;
defparam \fila[0]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y32_N28
cycloneii_lcell_comb \fila[0]~35 (
// Equation(s):
// \fila[0]~35_combout  = (\fila[0]~34_combout  & \fila[0]~33_combout )

	.dataa(\fila[0]~34_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\fila[0]~33_combout ),
	.cin(gnd),
	.combout(\fila[0]~35_combout ),
	.cout());
// synopsys translate_off
defparam \fila[0]~35 .lut_mask = 16'hAA00;
defparam \fila[0]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y32_N4
cycloneii_lcell_comb \fila[0]~36 (
// Equation(s):
// \fila[0]~36_combout  = fila[0] $ (((\Equal2~9_combout  & (\Equal2~6_combout  & \fila[0]~35_combout ))))

	.dataa(\Equal2~9_combout ),
	.datab(\Equal2~6_combout ),
	.datac(fila[0]),
	.datad(\fila[0]~35_combout ),
	.cin(gnd),
	.combout(\fila[0]~36_combout ),
	.cout());
// synopsys translate_off
defparam \fila[0]~36 .lut_mask = 16'h78F0;
defparam \fila[0]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y32_N5
cycloneii_lcell_ff \fila[0] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\fila[0]~36_combout ),
	.sdata(gnd),
	.aclr(\Equal1~10_combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(fila[0]));

// Location: LCFF_X28_Y33_N3
cycloneii_lcell_ff \fila[1] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\fila[1]~37_combout ),
	.sdata(gnd),
	.aclr(\Equal1~10_combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fila[0]~99_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(fila[1]));

// Location: LCFF_X28_Y33_N7
cycloneii_lcell_ff \fila[3] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\fila[3]~41_combout ),
	.sdata(gnd),
	.aclr(\Equal1~10_combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fila[0]~99_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(fila[3]));

// Location: LCFF_X28_Y33_N11
cycloneii_lcell_ff \fila[5] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\fila[5]~45_combout ),
	.sdata(gnd),
	.aclr(\Equal1~10_combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fila[0]~99_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(fila[5]));

// Location: LCFF_X28_Y33_N13
cycloneii_lcell_ff \fila[6] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\fila[6]~47_combout ),
	.sdata(gnd),
	.aclr(\Equal1~10_combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fila[0]~99_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(fila[6]));

// Location: LCFF_X28_Y33_N21
cycloneii_lcell_ff \fila[10] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\fila[10]~55_combout ),
	.sdata(gnd),
	.aclr(\Equal1~10_combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fila[0]~99_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(fila[10]));

// Location: LCFF_X28_Y33_N25
cycloneii_lcell_ff \fila[12] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\fila[12]~59_combout ),
	.sdata(gnd),
	.aclr(\Equal1~10_combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fila[0]~99_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(fila[12]));

// Location: LCFF_X28_Y32_N17
cycloneii_lcell_ff \fila[24] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\fila[24]~83_combout ),
	.sdata(gnd),
	.aclr(\Equal1~10_combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fila[0]~99_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(fila[24]));

// Location: LCFF_X28_Y32_N21
cycloneii_lcell_ff \fila[26] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\fila[26]~87_combout ),
	.sdata(gnd),
	.aclr(\Equal1~10_combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fila[0]~99_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(fila[26]));

// Location: LCCOMB_X28_Y32_N30
cycloneii_lcell_comb \fila[31]~97 (
// Equation(s):
// \fila[31]~97_combout  = \fila[30]~96  $ (!fila[31])

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(fila[31]),
	.cin(\fila[30]~96 ),
	.combout(\fila[31]~97_combout ),
	.cout());
// synopsys translate_off
defparam \fila[31]~97 .lut_mask = 16'hF00F;
defparam \fila[31]~97 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X28_Y32_N31
cycloneii_lcell_ff \fila[31] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\fila[31]~97_combout ),
	.sdata(gnd),
	.aclr(\Equal1~10_combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fila[0]~99_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(fila[31]));

// Location: LCFF_X31_Y33_N17
cycloneii_lcell_ff \columna[8] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\columna[8]~47_combout ),
	.sdata(gnd),
	.aclr(\columna[31]~32_combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\START~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(columna[8]));

// Location: LCFF_X31_Y33_N21
cycloneii_lcell_ff \columna[10] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\columna[10]~51_combout ),
	.sdata(gnd),
	.aclr(\columna[31]~32_combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\START~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(columna[10]));

// Location: LCFF_X31_Y33_N25
cycloneii_lcell_ff \columna[12] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\columna[12]~55_combout ),
	.sdata(gnd),
	.aclr(\columna[31]~32_combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\START~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(columna[12]));

// Location: LCFF_X31_Y32_N7
cycloneii_lcell_ff \columna[19] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\columna[19]~69_combout ),
	.sdata(gnd),
	.aclr(\columna[31]~32_combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\START~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(columna[19]));

// Location: LCFF_X31_Y32_N17
cycloneii_lcell_ff \columna[24] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\columna[24]~79_combout ),
	.sdata(gnd),
	.aclr(\columna[31]~32_combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\START~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(columna[24]));

// Location: LCCOMB_X30_Y32_N24
cycloneii_lcell_comb \Decoder0~0 (
// Equation(s):
// \Decoder0~0_combout  = (!columna[5] & (columna[0] & (!columna[3] & !columna[4])))

	.dataa(columna[5]),
	.datab(columna[0]),
	.datac(columna[3]),
	.datad(columna[4]),
	.cin(gnd),
	.combout(\Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Decoder0~0 .lut_mask = 16'h0004;
defparam \Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y32_N12
cycloneii_lcell_comb \Decoder0~1 (
// Equation(s):
// \Decoder0~1_combout  = (!columna[1] & (!columna[2] & \Decoder0~0_combout ))

	.dataa(vcc),
	.datab(columna[1]),
	.datac(columna[2]),
	.datad(\Decoder0~0_combout ),
	.cin(gnd),
	.combout(\Decoder0~1_combout ),
	.cout());
// synopsys translate_off
defparam \Decoder0~1 .lut_mask = 16'h0300;
defparam \Decoder0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y32_N22
cycloneii_lcell_comb \Decoder0~2 (
// Equation(s):
// \Decoder0~2_combout  = (!columna[2] & (\Equal2~0_combout  & columna[1]))

	.dataa(vcc),
	.datab(columna[2]),
	.datac(\Equal2~0_combout ),
	.datad(columna[1]),
	.cin(gnd),
	.combout(\Decoder0~2_combout ),
	.cout());
// synopsys translate_off
defparam \Decoder0~2 .lut_mask = 16'h3000;
defparam \Decoder0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y32_N0
cycloneii_lcell_comb \Decoder0~3 (
// Equation(s):
// \Decoder0~3_combout  = (columna[1] & (!columna[2] & \Decoder0~0_combout ))

	.dataa(vcc),
	.datab(columna[1]),
	.datac(columna[2]),
	.datad(\Decoder0~0_combout ),
	.cin(gnd),
	.combout(\Decoder0~3_combout ),
	.cout());
// synopsys translate_off
defparam \Decoder0~3 .lut_mask = 16'h0C00;
defparam \Decoder0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y32_N2
cycloneii_lcell_comb \Decoder0~4 (
// Equation(s):
// \Decoder0~4_combout  = (columna[2] & (\Equal2~0_combout  & !columna[1]))

	.dataa(vcc),
	.datab(columna[2]),
	.datac(\Equal2~0_combout ),
	.datad(columna[1]),
	.cin(gnd),
	.combout(\Decoder0~4_combout ),
	.cout());
// synopsys translate_off
defparam \Decoder0~4 .lut_mask = 16'h00C0;
defparam \Decoder0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y32_N24
cycloneii_lcell_comb \Decoder0~5 (
// Equation(s):
// \Decoder0~5_combout  = (!columna[1] & (columna[2] & \Decoder0~0_combout ))

	.dataa(vcc),
	.datab(columna[1]),
	.datac(columna[2]),
	.datad(\Decoder0~0_combout ),
	.cin(gnd),
	.combout(\Decoder0~5_combout ),
	.cout());
// synopsys translate_off
defparam \Decoder0~5 .lut_mask = 16'h3000;
defparam \Decoder0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y32_N18
cycloneii_lcell_comb \Decoder0~6 (
// Equation(s):
// \Decoder0~6_combout  = (columna[2] & (\Equal2~0_combout  & columna[1]))

	.dataa(vcc),
	.datab(columna[2]),
	.datac(\Equal2~0_combout ),
	.datad(columna[1]),
	.cin(gnd),
	.combout(\Decoder0~6_combout ),
	.cout());
// synopsys translate_off
defparam \Decoder0~6 .lut_mask = 16'hC000;
defparam \Decoder0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y32_N4
cycloneii_lcell_comb \Decoder0~7 (
// Equation(s):
// \Decoder0~7_combout  = (columna[1] & (columna[2] & \Decoder0~0_combout ))

	.dataa(vcc),
	.datab(columna[1]),
	.datac(columna[2]),
	.datad(\Decoder0~0_combout ),
	.cin(gnd),
	.combout(\Decoder0~7_combout ),
	.cout());
// synopsys translate_off
defparam \Decoder0~7 .lut_mask = 16'hC000;
defparam \Decoder0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y33_N4
cycloneii_lcell_comb \Mux0~0 (
// Equation(s):
// \Mux0~0_combout  = (fila[0] & (fila[2] & fila[1]))

	.dataa(vcc),
	.datab(fila[0]),
	.datac(fila[2]),
	.datad(fila[1]),
	.cin(gnd),
	.combout(\Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~0 .lut_mask = 16'hC000;
defparam \Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y33_N2
cycloneii_lcell_comb \Mux0~1 (
// Equation(s):
// \Mux0~1_combout  = (!fila[0] & (fila[2] & fila[1]))

	.dataa(vcc),
	.datab(fila[0]),
	.datac(fila[2]),
	.datad(fila[1]),
	.cin(gnd),
	.combout(\Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~1 .lut_mask = 16'h3000;
defparam \Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y33_N12
cycloneii_lcell_comb \Mux0~2 (
// Equation(s):
// \Mux0~2_combout  = (fila[0] & (fila[2] & !fila[1]))

	.dataa(vcc),
	.datab(fila[0]),
	.datac(fila[2]),
	.datad(fila[1]),
	.cin(gnd),
	.combout(\Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~2 .lut_mask = 16'h00C0;
defparam \Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y33_N26
cycloneii_lcell_comb \Mux0~3 (
// Equation(s):
// \Mux0~3_combout  = (!fila[0] & (fila[2] & !fila[1]))

	.dataa(vcc),
	.datab(fila[0]),
	.datac(fila[2]),
	.datad(fila[1]),
	.cin(gnd),
	.combout(\Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~3 .lut_mask = 16'h0030;
defparam \Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y33_N0
cycloneii_lcell_comb \Mux0~4 (
// Equation(s):
// \Mux0~4_combout  = (fila[0] & (!fila[2] & fila[1]))

	.dataa(vcc),
	.datab(fila[0]),
	.datac(fila[2]),
	.datad(fila[1]),
	.cin(gnd),
	.combout(\Mux0~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~4 .lut_mask = 16'h0C00;
defparam \Mux0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y33_N22
cycloneii_lcell_comb \Mux0~5 (
// Equation(s):
// \Mux0~5_combout  = (!fila[0] & (!fila[2] & fila[1]))

	.dataa(vcc),
	.datab(fila[0]),
	.datac(fila[2]),
	.datad(fila[1]),
	.cin(gnd),
	.combout(\Mux0~5_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~5 .lut_mask = 16'h0300;
defparam \Mux0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y33_N28
cycloneii_lcell_comb \Mux0~6 (
// Equation(s):
// \Mux0~6_combout  = (fila[0] & (!fila[2] & !fila[1]))

	.dataa(vcc),
	.datab(fila[0]),
	.datac(fila[2]),
	.datad(fila[1]),
	.cin(gnd),
	.combout(\Mux0~6_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~6 .lut_mask = 16'h000C;
defparam \Mux0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y32_N30
cycloneii_lcell_comb \Equal1~0 (
// Equation(s):
// \Equal1~0_combout  = (!fila[2] & (!fila[0] & !fila[1]))

	.dataa(vcc),
	.datab(fila[2]),
	.datac(fila[0]),
	.datad(fila[1]),
	.cin(gnd),
	.combout(\Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal1~0 .lut_mask = 16'h0003;
defparam \Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_J10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \f_out[0]~I (
	.datain(fila[0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(f_out[0]));
// synopsys translate_off
defparam \f_out[0]~I .input_async_reset = "none";
defparam \f_out[0]~I .input_power_up = "low";
defparam \f_out[0]~I .input_register_mode = "none";
defparam \f_out[0]~I .input_sync_reset = "none";
defparam \f_out[0]~I .oe_async_reset = "none";
defparam \f_out[0]~I .oe_power_up = "low";
defparam \f_out[0]~I .oe_register_mode = "none";
defparam \f_out[0]~I .oe_sync_reset = "none";
defparam \f_out[0]~I .operation_mode = "output";
defparam \f_out[0]~I .output_async_reset = "none";
defparam \f_out[0]~I .output_power_up = "low";
defparam \f_out[0]~I .output_register_mode = "none";
defparam \f_out[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \f_out[1]~I (
	.datain(fila[1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(f_out[1]));
// synopsys translate_off
defparam \f_out[1]~I .input_async_reset = "none";
defparam \f_out[1]~I .input_power_up = "low";
defparam \f_out[1]~I .input_register_mode = "none";
defparam \f_out[1]~I .input_sync_reset = "none";
defparam \f_out[1]~I .oe_async_reset = "none";
defparam \f_out[1]~I .oe_power_up = "low";
defparam \f_out[1]~I .oe_register_mode = "none";
defparam \f_out[1]~I .oe_sync_reset = "none";
defparam \f_out[1]~I .operation_mode = "output";
defparam \f_out[1]~I .output_async_reset = "none";
defparam \f_out[1]~I .output_power_up = "low";
defparam \f_out[1]~I .output_register_mode = "none";
defparam \f_out[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \f_out[2]~I (
	.datain(fila[2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(f_out[2]));
// synopsys translate_off
defparam \f_out[2]~I .input_async_reset = "none";
defparam \f_out[2]~I .input_power_up = "low";
defparam \f_out[2]~I .input_register_mode = "none";
defparam \f_out[2]~I .input_sync_reset = "none";
defparam \f_out[2]~I .oe_async_reset = "none";
defparam \f_out[2]~I .oe_power_up = "low";
defparam \f_out[2]~I .oe_register_mode = "none";
defparam \f_out[2]~I .oe_sync_reset = "none";
defparam \f_out[2]~I .operation_mode = "output";
defparam \f_out[2]~I .output_async_reset = "none";
defparam \f_out[2]~I .output_power_up = "low";
defparam \f_out[2]~I .output_register_mode = "none";
defparam \f_out[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \f_out[3]~I (
	.datain(fila[3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(f_out[3]));
// synopsys translate_off
defparam \f_out[3]~I .input_async_reset = "none";
defparam \f_out[3]~I .input_power_up = "low";
defparam \f_out[3]~I .input_register_mode = "none";
defparam \f_out[3]~I .input_sync_reset = "none";
defparam \f_out[3]~I .oe_async_reset = "none";
defparam \f_out[3]~I .oe_power_up = "low";
defparam \f_out[3]~I .oe_register_mode = "none";
defparam \f_out[3]~I .oe_sync_reset = "none";
defparam \f_out[3]~I .operation_mode = "output";
defparam \f_out[3]~I .output_async_reset = "none";
defparam \f_out[3]~I .output_power_up = "low";
defparam \f_out[3]~I .output_register_mode = "none";
defparam \f_out[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \f_out[4]~I (
	.datain(fila[4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(f_out[4]));
// synopsys translate_off
defparam \f_out[4]~I .input_async_reset = "none";
defparam \f_out[4]~I .input_power_up = "low";
defparam \f_out[4]~I .input_register_mode = "none";
defparam \f_out[4]~I .input_sync_reset = "none";
defparam \f_out[4]~I .oe_async_reset = "none";
defparam \f_out[4]~I .oe_power_up = "low";
defparam \f_out[4]~I .oe_register_mode = "none";
defparam \f_out[4]~I .oe_sync_reset = "none";
defparam \f_out[4]~I .operation_mode = "output";
defparam \f_out[4]~I .output_async_reset = "none";
defparam \f_out[4]~I .output_power_up = "low";
defparam \f_out[4]~I .output_register_mode = "none";
defparam \f_out[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \f_out[5]~I (
	.datain(fila[5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(f_out[5]));
// synopsys translate_off
defparam \f_out[5]~I .input_async_reset = "none";
defparam \f_out[5]~I .input_power_up = "low";
defparam \f_out[5]~I .input_register_mode = "none";
defparam \f_out[5]~I .input_sync_reset = "none";
defparam \f_out[5]~I .oe_async_reset = "none";
defparam \f_out[5]~I .oe_power_up = "low";
defparam \f_out[5]~I .oe_register_mode = "none";
defparam \f_out[5]~I .oe_sync_reset = "none";
defparam \f_out[5]~I .operation_mode = "output";
defparam \f_out[5]~I .output_async_reset = "none";
defparam \f_out[5]~I .output_power_up = "low";
defparam \f_out[5]~I .output_register_mode = "none";
defparam \f_out[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \f_out[6]~I (
	.datain(fila[6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(f_out[6]));
// synopsys translate_off
defparam \f_out[6]~I .input_async_reset = "none";
defparam \f_out[6]~I .input_power_up = "low";
defparam \f_out[6]~I .input_register_mode = "none";
defparam \f_out[6]~I .input_sync_reset = "none";
defparam \f_out[6]~I .oe_async_reset = "none";
defparam \f_out[6]~I .oe_power_up = "low";
defparam \f_out[6]~I .oe_register_mode = "none";
defparam \f_out[6]~I .oe_sync_reset = "none";
defparam \f_out[6]~I .operation_mode = "output";
defparam \f_out[6]~I .output_async_reset = "none";
defparam \f_out[6]~I .output_power_up = "low";
defparam \f_out[6]~I .output_register_mode = "none";
defparam \f_out[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \f_out[7]~I (
	.datain(fila[7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(f_out[7]));
// synopsys translate_off
defparam \f_out[7]~I .input_async_reset = "none";
defparam \f_out[7]~I .input_power_up = "low";
defparam \f_out[7]~I .input_register_mode = "none";
defparam \f_out[7]~I .input_sync_reset = "none";
defparam \f_out[7]~I .oe_async_reset = "none";
defparam \f_out[7]~I .oe_power_up = "low";
defparam \f_out[7]~I .oe_register_mode = "none";
defparam \f_out[7]~I .oe_sync_reset = "none";
defparam \f_out[7]~I .operation_mode = "output";
defparam \f_out[7]~I .output_async_reset = "none";
defparam \f_out[7]~I .output_power_up = "low";
defparam \f_out[7]~I .output_register_mode = "none";
defparam \f_out[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \f_out[8]~I (
	.datain(fila[8]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(f_out[8]));
// synopsys translate_off
defparam \f_out[8]~I .input_async_reset = "none";
defparam \f_out[8]~I .input_power_up = "low";
defparam \f_out[8]~I .input_register_mode = "none";
defparam \f_out[8]~I .input_sync_reset = "none";
defparam \f_out[8]~I .oe_async_reset = "none";
defparam \f_out[8]~I .oe_power_up = "low";
defparam \f_out[8]~I .oe_register_mode = "none";
defparam \f_out[8]~I .oe_sync_reset = "none";
defparam \f_out[8]~I .operation_mode = "output";
defparam \f_out[8]~I .output_async_reset = "none";
defparam \f_out[8]~I .output_power_up = "low";
defparam \f_out[8]~I .output_register_mode = "none";
defparam \f_out[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \f_out[9]~I (
	.datain(fila[9]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(f_out[9]));
// synopsys translate_off
defparam \f_out[9]~I .input_async_reset = "none";
defparam \f_out[9]~I .input_power_up = "low";
defparam \f_out[9]~I .input_register_mode = "none";
defparam \f_out[9]~I .input_sync_reset = "none";
defparam \f_out[9]~I .oe_async_reset = "none";
defparam \f_out[9]~I .oe_power_up = "low";
defparam \f_out[9]~I .oe_register_mode = "none";
defparam \f_out[9]~I .oe_sync_reset = "none";
defparam \f_out[9]~I .operation_mode = "output";
defparam \f_out[9]~I .output_async_reset = "none";
defparam \f_out[9]~I .output_power_up = "low";
defparam \f_out[9]~I .output_register_mode = "none";
defparam \f_out[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \f_out[10]~I (
	.datain(fila[10]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(f_out[10]));
// synopsys translate_off
defparam \f_out[10]~I .input_async_reset = "none";
defparam \f_out[10]~I .input_power_up = "low";
defparam \f_out[10]~I .input_register_mode = "none";
defparam \f_out[10]~I .input_sync_reset = "none";
defparam \f_out[10]~I .oe_async_reset = "none";
defparam \f_out[10]~I .oe_power_up = "low";
defparam \f_out[10]~I .oe_register_mode = "none";
defparam \f_out[10]~I .oe_sync_reset = "none";
defparam \f_out[10]~I .operation_mode = "output";
defparam \f_out[10]~I .output_async_reset = "none";
defparam \f_out[10]~I .output_power_up = "low";
defparam \f_out[10]~I .output_register_mode = "none";
defparam \f_out[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \f_out[11]~I (
	.datain(fila[11]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(f_out[11]));
// synopsys translate_off
defparam \f_out[11]~I .input_async_reset = "none";
defparam \f_out[11]~I .input_power_up = "low";
defparam \f_out[11]~I .input_register_mode = "none";
defparam \f_out[11]~I .input_sync_reset = "none";
defparam \f_out[11]~I .oe_async_reset = "none";
defparam \f_out[11]~I .oe_power_up = "low";
defparam \f_out[11]~I .oe_register_mode = "none";
defparam \f_out[11]~I .oe_sync_reset = "none";
defparam \f_out[11]~I .operation_mode = "output";
defparam \f_out[11]~I .output_async_reset = "none";
defparam \f_out[11]~I .output_power_up = "low";
defparam \f_out[11]~I .output_register_mode = "none";
defparam \f_out[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \f_out[12]~I (
	.datain(fila[12]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(f_out[12]));
// synopsys translate_off
defparam \f_out[12]~I .input_async_reset = "none";
defparam \f_out[12]~I .input_power_up = "low";
defparam \f_out[12]~I .input_register_mode = "none";
defparam \f_out[12]~I .input_sync_reset = "none";
defparam \f_out[12]~I .oe_async_reset = "none";
defparam \f_out[12]~I .oe_power_up = "low";
defparam \f_out[12]~I .oe_register_mode = "none";
defparam \f_out[12]~I .oe_sync_reset = "none";
defparam \f_out[12]~I .operation_mode = "output";
defparam \f_out[12]~I .output_async_reset = "none";
defparam \f_out[12]~I .output_power_up = "low";
defparam \f_out[12]~I .output_register_mode = "none";
defparam \f_out[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \f_out[13]~I (
	.datain(fila[13]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(f_out[13]));
// synopsys translate_off
defparam \f_out[13]~I .input_async_reset = "none";
defparam \f_out[13]~I .input_power_up = "low";
defparam \f_out[13]~I .input_register_mode = "none";
defparam \f_out[13]~I .input_sync_reset = "none";
defparam \f_out[13]~I .oe_async_reset = "none";
defparam \f_out[13]~I .oe_power_up = "low";
defparam \f_out[13]~I .oe_register_mode = "none";
defparam \f_out[13]~I .oe_sync_reset = "none";
defparam \f_out[13]~I .operation_mode = "output";
defparam \f_out[13]~I .output_async_reset = "none";
defparam \f_out[13]~I .output_power_up = "low";
defparam \f_out[13]~I .output_register_mode = "none";
defparam \f_out[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \f_out[14]~I (
	.datain(fila[14]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(f_out[14]));
// synopsys translate_off
defparam \f_out[14]~I .input_async_reset = "none";
defparam \f_out[14]~I .input_power_up = "low";
defparam \f_out[14]~I .input_register_mode = "none";
defparam \f_out[14]~I .input_sync_reset = "none";
defparam \f_out[14]~I .oe_async_reset = "none";
defparam \f_out[14]~I .oe_power_up = "low";
defparam \f_out[14]~I .oe_register_mode = "none";
defparam \f_out[14]~I .oe_sync_reset = "none";
defparam \f_out[14]~I .operation_mode = "output";
defparam \f_out[14]~I .output_async_reset = "none";
defparam \f_out[14]~I .output_power_up = "low";
defparam \f_out[14]~I .output_register_mode = "none";
defparam \f_out[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \f_out[15]~I (
	.datain(fila[15]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(f_out[15]));
// synopsys translate_off
defparam \f_out[15]~I .input_async_reset = "none";
defparam \f_out[15]~I .input_power_up = "low";
defparam \f_out[15]~I .input_register_mode = "none";
defparam \f_out[15]~I .input_sync_reset = "none";
defparam \f_out[15]~I .oe_async_reset = "none";
defparam \f_out[15]~I .oe_power_up = "low";
defparam \f_out[15]~I .oe_register_mode = "none";
defparam \f_out[15]~I .oe_sync_reset = "none";
defparam \f_out[15]~I .operation_mode = "output";
defparam \f_out[15]~I .output_async_reset = "none";
defparam \f_out[15]~I .output_power_up = "low";
defparam \f_out[15]~I .output_register_mode = "none";
defparam \f_out[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \f_out[16]~I (
	.datain(fila[16]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(f_out[16]));
// synopsys translate_off
defparam \f_out[16]~I .input_async_reset = "none";
defparam \f_out[16]~I .input_power_up = "low";
defparam \f_out[16]~I .input_register_mode = "none";
defparam \f_out[16]~I .input_sync_reset = "none";
defparam \f_out[16]~I .oe_async_reset = "none";
defparam \f_out[16]~I .oe_power_up = "low";
defparam \f_out[16]~I .oe_register_mode = "none";
defparam \f_out[16]~I .oe_sync_reset = "none";
defparam \f_out[16]~I .operation_mode = "output";
defparam \f_out[16]~I .output_async_reset = "none";
defparam \f_out[16]~I .output_power_up = "low";
defparam \f_out[16]~I .output_register_mode = "none";
defparam \f_out[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \f_out[17]~I (
	.datain(fila[17]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(f_out[17]));
// synopsys translate_off
defparam \f_out[17]~I .input_async_reset = "none";
defparam \f_out[17]~I .input_power_up = "low";
defparam \f_out[17]~I .input_register_mode = "none";
defparam \f_out[17]~I .input_sync_reset = "none";
defparam \f_out[17]~I .oe_async_reset = "none";
defparam \f_out[17]~I .oe_power_up = "low";
defparam \f_out[17]~I .oe_register_mode = "none";
defparam \f_out[17]~I .oe_sync_reset = "none";
defparam \f_out[17]~I .operation_mode = "output";
defparam \f_out[17]~I .output_async_reset = "none";
defparam \f_out[17]~I .output_power_up = "low";
defparam \f_out[17]~I .output_register_mode = "none";
defparam \f_out[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \f_out[18]~I (
	.datain(fila[18]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(f_out[18]));
// synopsys translate_off
defparam \f_out[18]~I .input_async_reset = "none";
defparam \f_out[18]~I .input_power_up = "low";
defparam \f_out[18]~I .input_register_mode = "none";
defparam \f_out[18]~I .input_sync_reset = "none";
defparam \f_out[18]~I .oe_async_reset = "none";
defparam \f_out[18]~I .oe_power_up = "low";
defparam \f_out[18]~I .oe_register_mode = "none";
defparam \f_out[18]~I .oe_sync_reset = "none";
defparam \f_out[18]~I .operation_mode = "output";
defparam \f_out[18]~I .output_async_reset = "none";
defparam \f_out[18]~I .output_power_up = "low";
defparam \f_out[18]~I .output_register_mode = "none";
defparam \f_out[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \f_out[19]~I (
	.datain(fila[19]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(f_out[19]));
// synopsys translate_off
defparam \f_out[19]~I .input_async_reset = "none";
defparam \f_out[19]~I .input_power_up = "low";
defparam \f_out[19]~I .input_register_mode = "none";
defparam \f_out[19]~I .input_sync_reset = "none";
defparam \f_out[19]~I .oe_async_reset = "none";
defparam \f_out[19]~I .oe_power_up = "low";
defparam \f_out[19]~I .oe_register_mode = "none";
defparam \f_out[19]~I .oe_sync_reset = "none";
defparam \f_out[19]~I .operation_mode = "output";
defparam \f_out[19]~I .output_async_reset = "none";
defparam \f_out[19]~I .output_power_up = "low";
defparam \f_out[19]~I .output_register_mode = "none";
defparam \f_out[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \f_out[20]~I (
	.datain(fila[20]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(f_out[20]));
// synopsys translate_off
defparam \f_out[20]~I .input_async_reset = "none";
defparam \f_out[20]~I .input_power_up = "low";
defparam \f_out[20]~I .input_register_mode = "none";
defparam \f_out[20]~I .input_sync_reset = "none";
defparam \f_out[20]~I .oe_async_reset = "none";
defparam \f_out[20]~I .oe_power_up = "low";
defparam \f_out[20]~I .oe_register_mode = "none";
defparam \f_out[20]~I .oe_sync_reset = "none";
defparam \f_out[20]~I .operation_mode = "output";
defparam \f_out[20]~I .output_async_reset = "none";
defparam \f_out[20]~I .output_power_up = "low";
defparam \f_out[20]~I .output_register_mode = "none";
defparam \f_out[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \f_out[21]~I (
	.datain(fila[21]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(f_out[21]));
// synopsys translate_off
defparam \f_out[21]~I .input_async_reset = "none";
defparam \f_out[21]~I .input_power_up = "low";
defparam \f_out[21]~I .input_register_mode = "none";
defparam \f_out[21]~I .input_sync_reset = "none";
defparam \f_out[21]~I .oe_async_reset = "none";
defparam \f_out[21]~I .oe_power_up = "low";
defparam \f_out[21]~I .oe_register_mode = "none";
defparam \f_out[21]~I .oe_sync_reset = "none";
defparam \f_out[21]~I .operation_mode = "output";
defparam \f_out[21]~I .output_async_reset = "none";
defparam \f_out[21]~I .output_power_up = "low";
defparam \f_out[21]~I .output_register_mode = "none";
defparam \f_out[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \f_out[22]~I (
	.datain(fila[22]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(f_out[22]));
// synopsys translate_off
defparam \f_out[22]~I .input_async_reset = "none";
defparam \f_out[22]~I .input_power_up = "low";
defparam \f_out[22]~I .input_register_mode = "none";
defparam \f_out[22]~I .input_sync_reset = "none";
defparam \f_out[22]~I .oe_async_reset = "none";
defparam \f_out[22]~I .oe_power_up = "low";
defparam \f_out[22]~I .oe_register_mode = "none";
defparam \f_out[22]~I .oe_sync_reset = "none";
defparam \f_out[22]~I .operation_mode = "output";
defparam \f_out[22]~I .output_async_reset = "none";
defparam \f_out[22]~I .output_power_up = "low";
defparam \f_out[22]~I .output_register_mode = "none";
defparam \f_out[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \f_out[23]~I (
	.datain(fila[23]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(f_out[23]));
// synopsys translate_off
defparam \f_out[23]~I .input_async_reset = "none";
defparam \f_out[23]~I .input_power_up = "low";
defparam \f_out[23]~I .input_register_mode = "none";
defparam \f_out[23]~I .input_sync_reset = "none";
defparam \f_out[23]~I .oe_async_reset = "none";
defparam \f_out[23]~I .oe_power_up = "low";
defparam \f_out[23]~I .oe_register_mode = "none";
defparam \f_out[23]~I .oe_sync_reset = "none";
defparam \f_out[23]~I .operation_mode = "output";
defparam \f_out[23]~I .output_async_reset = "none";
defparam \f_out[23]~I .output_power_up = "low";
defparam \f_out[23]~I .output_register_mode = "none";
defparam \f_out[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \f_out[24]~I (
	.datain(fila[24]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(f_out[24]));
// synopsys translate_off
defparam \f_out[24]~I .input_async_reset = "none";
defparam \f_out[24]~I .input_power_up = "low";
defparam \f_out[24]~I .input_register_mode = "none";
defparam \f_out[24]~I .input_sync_reset = "none";
defparam \f_out[24]~I .oe_async_reset = "none";
defparam \f_out[24]~I .oe_power_up = "low";
defparam \f_out[24]~I .oe_register_mode = "none";
defparam \f_out[24]~I .oe_sync_reset = "none";
defparam \f_out[24]~I .operation_mode = "output";
defparam \f_out[24]~I .output_async_reset = "none";
defparam \f_out[24]~I .output_power_up = "low";
defparam \f_out[24]~I .output_register_mode = "none";
defparam \f_out[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \f_out[25]~I (
	.datain(fila[25]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(f_out[25]));
// synopsys translate_off
defparam \f_out[25]~I .input_async_reset = "none";
defparam \f_out[25]~I .input_power_up = "low";
defparam \f_out[25]~I .input_register_mode = "none";
defparam \f_out[25]~I .input_sync_reset = "none";
defparam \f_out[25]~I .oe_async_reset = "none";
defparam \f_out[25]~I .oe_power_up = "low";
defparam \f_out[25]~I .oe_register_mode = "none";
defparam \f_out[25]~I .oe_sync_reset = "none";
defparam \f_out[25]~I .operation_mode = "output";
defparam \f_out[25]~I .output_async_reset = "none";
defparam \f_out[25]~I .output_power_up = "low";
defparam \f_out[25]~I .output_register_mode = "none";
defparam \f_out[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \f_out[26]~I (
	.datain(fila[26]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(f_out[26]));
// synopsys translate_off
defparam \f_out[26]~I .input_async_reset = "none";
defparam \f_out[26]~I .input_power_up = "low";
defparam \f_out[26]~I .input_register_mode = "none";
defparam \f_out[26]~I .input_sync_reset = "none";
defparam \f_out[26]~I .oe_async_reset = "none";
defparam \f_out[26]~I .oe_power_up = "low";
defparam \f_out[26]~I .oe_register_mode = "none";
defparam \f_out[26]~I .oe_sync_reset = "none";
defparam \f_out[26]~I .operation_mode = "output";
defparam \f_out[26]~I .output_async_reset = "none";
defparam \f_out[26]~I .output_power_up = "low";
defparam \f_out[26]~I .output_register_mode = "none";
defparam \f_out[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \f_out[27]~I (
	.datain(fila[27]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(f_out[27]));
// synopsys translate_off
defparam \f_out[27]~I .input_async_reset = "none";
defparam \f_out[27]~I .input_power_up = "low";
defparam \f_out[27]~I .input_register_mode = "none";
defparam \f_out[27]~I .input_sync_reset = "none";
defparam \f_out[27]~I .oe_async_reset = "none";
defparam \f_out[27]~I .oe_power_up = "low";
defparam \f_out[27]~I .oe_register_mode = "none";
defparam \f_out[27]~I .oe_sync_reset = "none";
defparam \f_out[27]~I .operation_mode = "output";
defparam \f_out[27]~I .output_async_reset = "none";
defparam \f_out[27]~I .output_power_up = "low";
defparam \f_out[27]~I .output_register_mode = "none";
defparam \f_out[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \f_out[28]~I (
	.datain(fila[28]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(f_out[28]));
// synopsys translate_off
defparam \f_out[28]~I .input_async_reset = "none";
defparam \f_out[28]~I .input_power_up = "low";
defparam \f_out[28]~I .input_register_mode = "none";
defparam \f_out[28]~I .input_sync_reset = "none";
defparam \f_out[28]~I .oe_async_reset = "none";
defparam \f_out[28]~I .oe_power_up = "low";
defparam \f_out[28]~I .oe_register_mode = "none";
defparam \f_out[28]~I .oe_sync_reset = "none";
defparam \f_out[28]~I .operation_mode = "output";
defparam \f_out[28]~I .output_async_reset = "none";
defparam \f_out[28]~I .output_power_up = "low";
defparam \f_out[28]~I .output_register_mode = "none";
defparam \f_out[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \f_out[29]~I (
	.datain(fila[29]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(f_out[29]));
// synopsys translate_off
defparam \f_out[29]~I .input_async_reset = "none";
defparam \f_out[29]~I .input_power_up = "low";
defparam \f_out[29]~I .input_register_mode = "none";
defparam \f_out[29]~I .input_sync_reset = "none";
defparam \f_out[29]~I .oe_async_reset = "none";
defparam \f_out[29]~I .oe_power_up = "low";
defparam \f_out[29]~I .oe_register_mode = "none";
defparam \f_out[29]~I .oe_sync_reset = "none";
defparam \f_out[29]~I .operation_mode = "output";
defparam \f_out[29]~I .output_async_reset = "none";
defparam \f_out[29]~I .output_power_up = "low";
defparam \f_out[29]~I .output_register_mode = "none";
defparam \f_out[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \f_out[30]~I (
	.datain(fila[30]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(f_out[30]));
// synopsys translate_off
defparam \f_out[30]~I .input_async_reset = "none";
defparam \f_out[30]~I .input_power_up = "low";
defparam \f_out[30]~I .input_register_mode = "none";
defparam \f_out[30]~I .input_sync_reset = "none";
defparam \f_out[30]~I .oe_async_reset = "none";
defparam \f_out[30]~I .oe_power_up = "low";
defparam \f_out[30]~I .oe_register_mode = "none";
defparam \f_out[30]~I .oe_sync_reset = "none";
defparam \f_out[30]~I .operation_mode = "output";
defparam \f_out[30]~I .output_async_reset = "none";
defparam \f_out[30]~I .output_power_up = "low";
defparam \f_out[30]~I .output_register_mode = "none";
defparam \f_out[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \f_out[31]~I (
	.datain(fila[31]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(f_out[31]));
// synopsys translate_off
defparam \f_out[31]~I .input_async_reset = "none";
defparam \f_out[31]~I .input_power_up = "low";
defparam \f_out[31]~I .input_register_mode = "none";
defparam \f_out[31]~I .input_sync_reset = "none";
defparam \f_out[31]~I .oe_async_reset = "none";
defparam \f_out[31]~I .oe_power_up = "low";
defparam \f_out[31]~I .oe_register_mode = "none";
defparam \f_out[31]~I .oe_sync_reset = "none";
defparam \f_out[31]~I .operation_mode = "output";
defparam \f_out[31]~I .output_async_reset = "none";
defparam \f_out[31]~I .output_power_up = "low";
defparam \f_out[31]~I .output_register_mode = "none";
defparam \f_out[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \c_out[0]~I (
	.datain(columna[0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(c_out[0]));
// synopsys translate_off
defparam \c_out[0]~I .input_async_reset = "none";
defparam \c_out[0]~I .input_power_up = "low";
defparam \c_out[0]~I .input_register_mode = "none";
defparam \c_out[0]~I .input_sync_reset = "none";
defparam \c_out[0]~I .oe_async_reset = "none";
defparam \c_out[0]~I .oe_power_up = "low";
defparam \c_out[0]~I .oe_register_mode = "none";
defparam \c_out[0]~I .oe_sync_reset = "none";
defparam \c_out[0]~I .operation_mode = "output";
defparam \c_out[0]~I .output_async_reset = "none";
defparam \c_out[0]~I .output_power_up = "low";
defparam \c_out[0]~I .output_register_mode = "none";
defparam \c_out[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \c_out[1]~I (
	.datain(columna[1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(c_out[1]));
// synopsys translate_off
defparam \c_out[1]~I .input_async_reset = "none";
defparam \c_out[1]~I .input_power_up = "low";
defparam \c_out[1]~I .input_register_mode = "none";
defparam \c_out[1]~I .input_sync_reset = "none";
defparam \c_out[1]~I .oe_async_reset = "none";
defparam \c_out[1]~I .oe_power_up = "low";
defparam \c_out[1]~I .oe_register_mode = "none";
defparam \c_out[1]~I .oe_sync_reset = "none";
defparam \c_out[1]~I .operation_mode = "output";
defparam \c_out[1]~I .output_async_reset = "none";
defparam \c_out[1]~I .output_power_up = "low";
defparam \c_out[1]~I .output_register_mode = "none";
defparam \c_out[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \c_out[2]~I (
	.datain(columna[2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(c_out[2]));
// synopsys translate_off
defparam \c_out[2]~I .input_async_reset = "none";
defparam \c_out[2]~I .input_power_up = "low";
defparam \c_out[2]~I .input_register_mode = "none";
defparam \c_out[2]~I .input_sync_reset = "none";
defparam \c_out[2]~I .oe_async_reset = "none";
defparam \c_out[2]~I .oe_power_up = "low";
defparam \c_out[2]~I .oe_register_mode = "none";
defparam \c_out[2]~I .oe_sync_reset = "none";
defparam \c_out[2]~I .operation_mode = "output";
defparam \c_out[2]~I .output_async_reset = "none";
defparam \c_out[2]~I .output_power_up = "low";
defparam \c_out[2]~I .output_register_mode = "none";
defparam \c_out[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \c_out[3]~I (
	.datain(columna[3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(c_out[3]));
// synopsys translate_off
defparam \c_out[3]~I .input_async_reset = "none";
defparam \c_out[3]~I .input_power_up = "low";
defparam \c_out[3]~I .input_register_mode = "none";
defparam \c_out[3]~I .input_sync_reset = "none";
defparam \c_out[3]~I .oe_async_reset = "none";
defparam \c_out[3]~I .oe_power_up = "low";
defparam \c_out[3]~I .oe_register_mode = "none";
defparam \c_out[3]~I .oe_sync_reset = "none";
defparam \c_out[3]~I .operation_mode = "output";
defparam \c_out[3]~I .output_async_reset = "none";
defparam \c_out[3]~I .output_power_up = "low";
defparam \c_out[3]~I .output_register_mode = "none";
defparam \c_out[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \c_out[4]~I (
	.datain(columna[4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(c_out[4]));
// synopsys translate_off
defparam \c_out[4]~I .input_async_reset = "none";
defparam \c_out[4]~I .input_power_up = "low";
defparam \c_out[4]~I .input_register_mode = "none";
defparam \c_out[4]~I .input_sync_reset = "none";
defparam \c_out[4]~I .oe_async_reset = "none";
defparam \c_out[4]~I .oe_power_up = "low";
defparam \c_out[4]~I .oe_register_mode = "none";
defparam \c_out[4]~I .oe_sync_reset = "none";
defparam \c_out[4]~I .operation_mode = "output";
defparam \c_out[4]~I .output_async_reset = "none";
defparam \c_out[4]~I .output_power_up = "low";
defparam \c_out[4]~I .output_register_mode = "none";
defparam \c_out[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \c_out[5]~I (
	.datain(columna[5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(c_out[5]));
// synopsys translate_off
defparam \c_out[5]~I .input_async_reset = "none";
defparam \c_out[5]~I .input_power_up = "low";
defparam \c_out[5]~I .input_register_mode = "none";
defparam \c_out[5]~I .input_sync_reset = "none";
defparam \c_out[5]~I .oe_async_reset = "none";
defparam \c_out[5]~I .oe_power_up = "low";
defparam \c_out[5]~I .oe_register_mode = "none";
defparam \c_out[5]~I .oe_sync_reset = "none";
defparam \c_out[5]~I .operation_mode = "output";
defparam \c_out[5]~I .output_async_reset = "none";
defparam \c_out[5]~I .output_power_up = "low";
defparam \c_out[5]~I .output_register_mode = "none";
defparam \c_out[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \c_out[6]~I (
	.datain(columna[6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(c_out[6]));
// synopsys translate_off
defparam \c_out[6]~I .input_async_reset = "none";
defparam \c_out[6]~I .input_power_up = "low";
defparam \c_out[6]~I .input_register_mode = "none";
defparam \c_out[6]~I .input_sync_reset = "none";
defparam \c_out[6]~I .oe_async_reset = "none";
defparam \c_out[6]~I .oe_power_up = "low";
defparam \c_out[6]~I .oe_register_mode = "none";
defparam \c_out[6]~I .oe_sync_reset = "none";
defparam \c_out[6]~I .operation_mode = "output";
defparam \c_out[6]~I .output_async_reset = "none";
defparam \c_out[6]~I .output_power_up = "low";
defparam \c_out[6]~I .output_register_mode = "none";
defparam \c_out[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \c_out[7]~I (
	.datain(columna[7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(c_out[7]));
// synopsys translate_off
defparam \c_out[7]~I .input_async_reset = "none";
defparam \c_out[7]~I .input_power_up = "low";
defparam \c_out[7]~I .input_register_mode = "none";
defparam \c_out[7]~I .input_sync_reset = "none";
defparam \c_out[7]~I .oe_async_reset = "none";
defparam \c_out[7]~I .oe_power_up = "low";
defparam \c_out[7]~I .oe_register_mode = "none";
defparam \c_out[7]~I .oe_sync_reset = "none";
defparam \c_out[7]~I .operation_mode = "output";
defparam \c_out[7]~I .output_async_reset = "none";
defparam \c_out[7]~I .output_power_up = "low";
defparam \c_out[7]~I .output_register_mode = "none";
defparam \c_out[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \c_out[8]~I (
	.datain(columna[8]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(c_out[8]));
// synopsys translate_off
defparam \c_out[8]~I .input_async_reset = "none";
defparam \c_out[8]~I .input_power_up = "low";
defparam \c_out[8]~I .input_register_mode = "none";
defparam \c_out[8]~I .input_sync_reset = "none";
defparam \c_out[8]~I .oe_async_reset = "none";
defparam \c_out[8]~I .oe_power_up = "low";
defparam \c_out[8]~I .oe_register_mode = "none";
defparam \c_out[8]~I .oe_sync_reset = "none";
defparam \c_out[8]~I .operation_mode = "output";
defparam \c_out[8]~I .output_async_reset = "none";
defparam \c_out[8]~I .output_power_up = "low";
defparam \c_out[8]~I .output_register_mode = "none";
defparam \c_out[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \c_out[9]~I (
	.datain(columna[9]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(c_out[9]));
// synopsys translate_off
defparam \c_out[9]~I .input_async_reset = "none";
defparam \c_out[9]~I .input_power_up = "low";
defparam \c_out[9]~I .input_register_mode = "none";
defparam \c_out[9]~I .input_sync_reset = "none";
defparam \c_out[9]~I .oe_async_reset = "none";
defparam \c_out[9]~I .oe_power_up = "low";
defparam \c_out[9]~I .oe_register_mode = "none";
defparam \c_out[9]~I .oe_sync_reset = "none";
defparam \c_out[9]~I .operation_mode = "output";
defparam \c_out[9]~I .output_async_reset = "none";
defparam \c_out[9]~I .output_power_up = "low";
defparam \c_out[9]~I .output_register_mode = "none";
defparam \c_out[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \c_out[10]~I (
	.datain(columna[10]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(c_out[10]));
// synopsys translate_off
defparam \c_out[10]~I .input_async_reset = "none";
defparam \c_out[10]~I .input_power_up = "low";
defparam \c_out[10]~I .input_register_mode = "none";
defparam \c_out[10]~I .input_sync_reset = "none";
defparam \c_out[10]~I .oe_async_reset = "none";
defparam \c_out[10]~I .oe_power_up = "low";
defparam \c_out[10]~I .oe_register_mode = "none";
defparam \c_out[10]~I .oe_sync_reset = "none";
defparam \c_out[10]~I .operation_mode = "output";
defparam \c_out[10]~I .output_async_reset = "none";
defparam \c_out[10]~I .output_power_up = "low";
defparam \c_out[10]~I .output_register_mode = "none";
defparam \c_out[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \c_out[11]~I (
	.datain(columna[11]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(c_out[11]));
// synopsys translate_off
defparam \c_out[11]~I .input_async_reset = "none";
defparam \c_out[11]~I .input_power_up = "low";
defparam \c_out[11]~I .input_register_mode = "none";
defparam \c_out[11]~I .input_sync_reset = "none";
defparam \c_out[11]~I .oe_async_reset = "none";
defparam \c_out[11]~I .oe_power_up = "low";
defparam \c_out[11]~I .oe_register_mode = "none";
defparam \c_out[11]~I .oe_sync_reset = "none";
defparam \c_out[11]~I .operation_mode = "output";
defparam \c_out[11]~I .output_async_reset = "none";
defparam \c_out[11]~I .output_power_up = "low";
defparam \c_out[11]~I .output_register_mode = "none";
defparam \c_out[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \c_out[12]~I (
	.datain(columna[12]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(c_out[12]));
// synopsys translate_off
defparam \c_out[12]~I .input_async_reset = "none";
defparam \c_out[12]~I .input_power_up = "low";
defparam \c_out[12]~I .input_register_mode = "none";
defparam \c_out[12]~I .input_sync_reset = "none";
defparam \c_out[12]~I .oe_async_reset = "none";
defparam \c_out[12]~I .oe_power_up = "low";
defparam \c_out[12]~I .oe_register_mode = "none";
defparam \c_out[12]~I .oe_sync_reset = "none";
defparam \c_out[12]~I .operation_mode = "output";
defparam \c_out[12]~I .output_async_reset = "none";
defparam \c_out[12]~I .output_power_up = "low";
defparam \c_out[12]~I .output_register_mode = "none";
defparam \c_out[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \c_out[13]~I (
	.datain(columna[13]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(c_out[13]));
// synopsys translate_off
defparam \c_out[13]~I .input_async_reset = "none";
defparam \c_out[13]~I .input_power_up = "low";
defparam \c_out[13]~I .input_register_mode = "none";
defparam \c_out[13]~I .input_sync_reset = "none";
defparam \c_out[13]~I .oe_async_reset = "none";
defparam \c_out[13]~I .oe_power_up = "low";
defparam \c_out[13]~I .oe_register_mode = "none";
defparam \c_out[13]~I .oe_sync_reset = "none";
defparam \c_out[13]~I .operation_mode = "output";
defparam \c_out[13]~I .output_async_reset = "none";
defparam \c_out[13]~I .output_power_up = "low";
defparam \c_out[13]~I .output_register_mode = "none";
defparam \c_out[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \c_out[14]~I (
	.datain(columna[14]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(c_out[14]));
// synopsys translate_off
defparam \c_out[14]~I .input_async_reset = "none";
defparam \c_out[14]~I .input_power_up = "low";
defparam \c_out[14]~I .input_register_mode = "none";
defparam \c_out[14]~I .input_sync_reset = "none";
defparam \c_out[14]~I .oe_async_reset = "none";
defparam \c_out[14]~I .oe_power_up = "low";
defparam \c_out[14]~I .oe_register_mode = "none";
defparam \c_out[14]~I .oe_sync_reset = "none";
defparam \c_out[14]~I .operation_mode = "output";
defparam \c_out[14]~I .output_async_reset = "none";
defparam \c_out[14]~I .output_power_up = "low";
defparam \c_out[14]~I .output_register_mode = "none";
defparam \c_out[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \c_out[15]~I (
	.datain(columna[15]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(c_out[15]));
// synopsys translate_off
defparam \c_out[15]~I .input_async_reset = "none";
defparam \c_out[15]~I .input_power_up = "low";
defparam \c_out[15]~I .input_register_mode = "none";
defparam \c_out[15]~I .input_sync_reset = "none";
defparam \c_out[15]~I .oe_async_reset = "none";
defparam \c_out[15]~I .oe_power_up = "low";
defparam \c_out[15]~I .oe_register_mode = "none";
defparam \c_out[15]~I .oe_sync_reset = "none";
defparam \c_out[15]~I .operation_mode = "output";
defparam \c_out[15]~I .output_async_reset = "none";
defparam \c_out[15]~I .output_power_up = "low";
defparam \c_out[15]~I .output_register_mode = "none";
defparam \c_out[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \c_out[16]~I (
	.datain(columna[16]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(c_out[16]));
// synopsys translate_off
defparam \c_out[16]~I .input_async_reset = "none";
defparam \c_out[16]~I .input_power_up = "low";
defparam \c_out[16]~I .input_register_mode = "none";
defparam \c_out[16]~I .input_sync_reset = "none";
defparam \c_out[16]~I .oe_async_reset = "none";
defparam \c_out[16]~I .oe_power_up = "low";
defparam \c_out[16]~I .oe_register_mode = "none";
defparam \c_out[16]~I .oe_sync_reset = "none";
defparam \c_out[16]~I .operation_mode = "output";
defparam \c_out[16]~I .output_async_reset = "none";
defparam \c_out[16]~I .output_power_up = "low";
defparam \c_out[16]~I .output_register_mode = "none";
defparam \c_out[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \c_out[17]~I (
	.datain(columna[17]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(c_out[17]));
// synopsys translate_off
defparam \c_out[17]~I .input_async_reset = "none";
defparam \c_out[17]~I .input_power_up = "low";
defparam \c_out[17]~I .input_register_mode = "none";
defparam \c_out[17]~I .input_sync_reset = "none";
defparam \c_out[17]~I .oe_async_reset = "none";
defparam \c_out[17]~I .oe_power_up = "low";
defparam \c_out[17]~I .oe_register_mode = "none";
defparam \c_out[17]~I .oe_sync_reset = "none";
defparam \c_out[17]~I .operation_mode = "output";
defparam \c_out[17]~I .output_async_reset = "none";
defparam \c_out[17]~I .output_power_up = "low";
defparam \c_out[17]~I .output_register_mode = "none";
defparam \c_out[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \c_out[18]~I (
	.datain(columna[18]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(c_out[18]));
// synopsys translate_off
defparam \c_out[18]~I .input_async_reset = "none";
defparam \c_out[18]~I .input_power_up = "low";
defparam \c_out[18]~I .input_register_mode = "none";
defparam \c_out[18]~I .input_sync_reset = "none";
defparam \c_out[18]~I .oe_async_reset = "none";
defparam \c_out[18]~I .oe_power_up = "low";
defparam \c_out[18]~I .oe_register_mode = "none";
defparam \c_out[18]~I .oe_sync_reset = "none";
defparam \c_out[18]~I .operation_mode = "output";
defparam \c_out[18]~I .output_async_reset = "none";
defparam \c_out[18]~I .output_power_up = "low";
defparam \c_out[18]~I .output_register_mode = "none";
defparam \c_out[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \c_out[19]~I (
	.datain(columna[19]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(c_out[19]));
// synopsys translate_off
defparam \c_out[19]~I .input_async_reset = "none";
defparam \c_out[19]~I .input_power_up = "low";
defparam \c_out[19]~I .input_register_mode = "none";
defparam \c_out[19]~I .input_sync_reset = "none";
defparam \c_out[19]~I .oe_async_reset = "none";
defparam \c_out[19]~I .oe_power_up = "low";
defparam \c_out[19]~I .oe_register_mode = "none";
defparam \c_out[19]~I .oe_sync_reset = "none";
defparam \c_out[19]~I .operation_mode = "output";
defparam \c_out[19]~I .output_async_reset = "none";
defparam \c_out[19]~I .output_power_up = "low";
defparam \c_out[19]~I .output_register_mode = "none";
defparam \c_out[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \c_out[20]~I (
	.datain(columna[20]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(c_out[20]));
// synopsys translate_off
defparam \c_out[20]~I .input_async_reset = "none";
defparam \c_out[20]~I .input_power_up = "low";
defparam \c_out[20]~I .input_register_mode = "none";
defparam \c_out[20]~I .input_sync_reset = "none";
defparam \c_out[20]~I .oe_async_reset = "none";
defparam \c_out[20]~I .oe_power_up = "low";
defparam \c_out[20]~I .oe_register_mode = "none";
defparam \c_out[20]~I .oe_sync_reset = "none";
defparam \c_out[20]~I .operation_mode = "output";
defparam \c_out[20]~I .output_async_reset = "none";
defparam \c_out[20]~I .output_power_up = "low";
defparam \c_out[20]~I .output_register_mode = "none";
defparam \c_out[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \c_out[21]~I (
	.datain(columna[21]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(c_out[21]));
// synopsys translate_off
defparam \c_out[21]~I .input_async_reset = "none";
defparam \c_out[21]~I .input_power_up = "low";
defparam \c_out[21]~I .input_register_mode = "none";
defparam \c_out[21]~I .input_sync_reset = "none";
defparam \c_out[21]~I .oe_async_reset = "none";
defparam \c_out[21]~I .oe_power_up = "low";
defparam \c_out[21]~I .oe_register_mode = "none";
defparam \c_out[21]~I .oe_sync_reset = "none";
defparam \c_out[21]~I .operation_mode = "output";
defparam \c_out[21]~I .output_async_reset = "none";
defparam \c_out[21]~I .output_power_up = "low";
defparam \c_out[21]~I .output_register_mode = "none";
defparam \c_out[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \c_out[22]~I (
	.datain(columna[22]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(c_out[22]));
// synopsys translate_off
defparam \c_out[22]~I .input_async_reset = "none";
defparam \c_out[22]~I .input_power_up = "low";
defparam \c_out[22]~I .input_register_mode = "none";
defparam \c_out[22]~I .input_sync_reset = "none";
defparam \c_out[22]~I .oe_async_reset = "none";
defparam \c_out[22]~I .oe_power_up = "low";
defparam \c_out[22]~I .oe_register_mode = "none";
defparam \c_out[22]~I .oe_sync_reset = "none";
defparam \c_out[22]~I .operation_mode = "output";
defparam \c_out[22]~I .output_async_reset = "none";
defparam \c_out[22]~I .output_power_up = "low";
defparam \c_out[22]~I .output_register_mode = "none";
defparam \c_out[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \c_out[23]~I (
	.datain(columna[23]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(c_out[23]));
// synopsys translate_off
defparam \c_out[23]~I .input_async_reset = "none";
defparam \c_out[23]~I .input_power_up = "low";
defparam \c_out[23]~I .input_register_mode = "none";
defparam \c_out[23]~I .input_sync_reset = "none";
defparam \c_out[23]~I .oe_async_reset = "none";
defparam \c_out[23]~I .oe_power_up = "low";
defparam \c_out[23]~I .oe_register_mode = "none";
defparam \c_out[23]~I .oe_sync_reset = "none";
defparam \c_out[23]~I .operation_mode = "output";
defparam \c_out[23]~I .output_async_reset = "none";
defparam \c_out[23]~I .output_power_up = "low";
defparam \c_out[23]~I .output_register_mode = "none";
defparam \c_out[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \c_out[24]~I (
	.datain(columna[24]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(c_out[24]));
// synopsys translate_off
defparam \c_out[24]~I .input_async_reset = "none";
defparam \c_out[24]~I .input_power_up = "low";
defparam \c_out[24]~I .input_register_mode = "none";
defparam \c_out[24]~I .input_sync_reset = "none";
defparam \c_out[24]~I .oe_async_reset = "none";
defparam \c_out[24]~I .oe_power_up = "low";
defparam \c_out[24]~I .oe_register_mode = "none";
defparam \c_out[24]~I .oe_sync_reset = "none";
defparam \c_out[24]~I .operation_mode = "output";
defparam \c_out[24]~I .output_async_reset = "none";
defparam \c_out[24]~I .output_power_up = "low";
defparam \c_out[24]~I .output_register_mode = "none";
defparam \c_out[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \c_out[25]~I (
	.datain(columna[25]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(c_out[25]));
// synopsys translate_off
defparam \c_out[25]~I .input_async_reset = "none";
defparam \c_out[25]~I .input_power_up = "low";
defparam \c_out[25]~I .input_register_mode = "none";
defparam \c_out[25]~I .input_sync_reset = "none";
defparam \c_out[25]~I .oe_async_reset = "none";
defparam \c_out[25]~I .oe_power_up = "low";
defparam \c_out[25]~I .oe_register_mode = "none";
defparam \c_out[25]~I .oe_sync_reset = "none";
defparam \c_out[25]~I .operation_mode = "output";
defparam \c_out[25]~I .output_async_reset = "none";
defparam \c_out[25]~I .output_power_up = "low";
defparam \c_out[25]~I .output_register_mode = "none";
defparam \c_out[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \c_out[26]~I (
	.datain(columna[26]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(c_out[26]));
// synopsys translate_off
defparam \c_out[26]~I .input_async_reset = "none";
defparam \c_out[26]~I .input_power_up = "low";
defparam \c_out[26]~I .input_register_mode = "none";
defparam \c_out[26]~I .input_sync_reset = "none";
defparam \c_out[26]~I .oe_async_reset = "none";
defparam \c_out[26]~I .oe_power_up = "low";
defparam \c_out[26]~I .oe_register_mode = "none";
defparam \c_out[26]~I .oe_sync_reset = "none";
defparam \c_out[26]~I .operation_mode = "output";
defparam \c_out[26]~I .output_async_reset = "none";
defparam \c_out[26]~I .output_power_up = "low";
defparam \c_out[26]~I .output_register_mode = "none";
defparam \c_out[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \c_out[27]~I (
	.datain(columna[27]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(c_out[27]));
// synopsys translate_off
defparam \c_out[27]~I .input_async_reset = "none";
defparam \c_out[27]~I .input_power_up = "low";
defparam \c_out[27]~I .input_register_mode = "none";
defparam \c_out[27]~I .input_sync_reset = "none";
defparam \c_out[27]~I .oe_async_reset = "none";
defparam \c_out[27]~I .oe_power_up = "low";
defparam \c_out[27]~I .oe_register_mode = "none";
defparam \c_out[27]~I .oe_sync_reset = "none";
defparam \c_out[27]~I .operation_mode = "output";
defparam \c_out[27]~I .output_async_reset = "none";
defparam \c_out[27]~I .output_power_up = "low";
defparam \c_out[27]~I .output_register_mode = "none";
defparam \c_out[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \c_out[28]~I (
	.datain(columna[28]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(c_out[28]));
// synopsys translate_off
defparam \c_out[28]~I .input_async_reset = "none";
defparam \c_out[28]~I .input_power_up = "low";
defparam \c_out[28]~I .input_register_mode = "none";
defparam \c_out[28]~I .input_sync_reset = "none";
defparam \c_out[28]~I .oe_async_reset = "none";
defparam \c_out[28]~I .oe_power_up = "low";
defparam \c_out[28]~I .oe_register_mode = "none";
defparam \c_out[28]~I .oe_sync_reset = "none";
defparam \c_out[28]~I .operation_mode = "output";
defparam \c_out[28]~I .output_async_reset = "none";
defparam \c_out[28]~I .output_power_up = "low";
defparam \c_out[28]~I .output_register_mode = "none";
defparam \c_out[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \c_out[29]~I (
	.datain(columna[29]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(c_out[29]));
// synopsys translate_off
defparam \c_out[29]~I .input_async_reset = "none";
defparam \c_out[29]~I .input_power_up = "low";
defparam \c_out[29]~I .input_register_mode = "none";
defparam \c_out[29]~I .input_sync_reset = "none";
defparam \c_out[29]~I .oe_async_reset = "none";
defparam \c_out[29]~I .oe_power_up = "low";
defparam \c_out[29]~I .oe_register_mode = "none";
defparam \c_out[29]~I .oe_sync_reset = "none";
defparam \c_out[29]~I .operation_mode = "output";
defparam \c_out[29]~I .output_async_reset = "none";
defparam \c_out[29]~I .output_power_up = "low";
defparam \c_out[29]~I .output_register_mode = "none";
defparam \c_out[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \c_out[30]~I (
	.datain(columna[30]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(c_out[30]));
// synopsys translate_off
defparam \c_out[30]~I .input_async_reset = "none";
defparam \c_out[30]~I .input_power_up = "low";
defparam \c_out[30]~I .input_register_mode = "none";
defparam \c_out[30]~I .input_sync_reset = "none";
defparam \c_out[30]~I .oe_async_reset = "none";
defparam \c_out[30]~I .oe_power_up = "low";
defparam \c_out[30]~I .oe_register_mode = "none";
defparam \c_out[30]~I .oe_sync_reset = "none";
defparam \c_out[30]~I .operation_mode = "output";
defparam \c_out[30]~I .output_async_reset = "none";
defparam \c_out[30]~I .output_power_up = "low";
defparam \c_out[30]~I .output_register_mode = "none";
defparam \c_out[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \c_out[31]~I (
	.datain(columna[31]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(c_out[31]));
// synopsys translate_off
defparam \c_out[31]~I .input_async_reset = "none";
defparam \c_out[31]~I .input_power_up = "low";
defparam \c_out[31]~I .input_register_mode = "none";
defparam \c_out[31]~I .input_sync_reset = "none";
defparam \c_out[31]~I .oe_async_reset = "none";
defparam \c_out[31]~I .oe_power_up = "low";
defparam \c_out[31]~I .oe_register_mode = "none";
defparam \c_out[31]~I .oe_sync_reset = "none";
defparam \c_out[31]~I .operation_mode = "output";
defparam \c_out[31]~I .output_async_reset = "none";
defparam \c_out[31]~I .output_power_up = "low";
defparam \c_out[31]~I .output_register_mode = "none";
defparam \c_out[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VCC_OUT[0]~I (
	.datain(\Equal2~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VCC_OUT[0]));
// synopsys translate_off
defparam \VCC_OUT[0]~I .input_async_reset = "none";
defparam \VCC_OUT[0]~I .input_power_up = "low";
defparam \VCC_OUT[0]~I .input_register_mode = "none";
defparam \VCC_OUT[0]~I .input_sync_reset = "none";
defparam \VCC_OUT[0]~I .oe_async_reset = "none";
defparam \VCC_OUT[0]~I .oe_power_up = "low";
defparam \VCC_OUT[0]~I .oe_register_mode = "none";
defparam \VCC_OUT[0]~I .oe_sync_reset = "none";
defparam \VCC_OUT[0]~I .operation_mode = "output";
defparam \VCC_OUT[0]~I .output_async_reset = "none";
defparam \VCC_OUT[0]~I .output_power_up = "low";
defparam \VCC_OUT[0]~I .output_register_mode = "none";
defparam \VCC_OUT[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VCC_OUT[1]~I (
	.datain(\Decoder0~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VCC_OUT[1]));
// synopsys translate_off
defparam \VCC_OUT[1]~I .input_async_reset = "none";
defparam \VCC_OUT[1]~I .input_power_up = "low";
defparam \VCC_OUT[1]~I .input_register_mode = "none";
defparam \VCC_OUT[1]~I .input_sync_reset = "none";
defparam \VCC_OUT[1]~I .oe_async_reset = "none";
defparam \VCC_OUT[1]~I .oe_power_up = "low";
defparam \VCC_OUT[1]~I .oe_register_mode = "none";
defparam \VCC_OUT[1]~I .oe_sync_reset = "none";
defparam \VCC_OUT[1]~I .operation_mode = "output";
defparam \VCC_OUT[1]~I .output_async_reset = "none";
defparam \VCC_OUT[1]~I .output_power_up = "low";
defparam \VCC_OUT[1]~I .output_register_mode = "none";
defparam \VCC_OUT[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VCC_OUT[2]~I (
	.datain(\Decoder0~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VCC_OUT[2]));
// synopsys translate_off
defparam \VCC_OUT[2]~I .input_async_reset = "none";
defparam \VCC_OUT[2]~I .input_power_up = "low";
defparam \VCC_OUT[2]~I .input_register_mode = "none";
defparam \VCC_OUT[2]~I .input_sync_reset = "none";
defparam \VCC_OUT[2]~I .oe_async_reset = "none";
defparam \VCC_OUT[2]~I .oe_power_up = "low";
defparam \VCC_OUT[2]~I .oe_register_mode = "none";
defparam \VCC_OUT[2]~I .oe_sync_reset = "none";
defparam \VCC_OUT[2]~I .operation_mode = "output";
defparam \VCC_OUT[2]~I .output_async_reset = "none";
defparam \VCC_OUT[2]~I .output_power_up = "low";
defparam \VCC_OUT[2]~I .output_register_mode = "none";
defparam \VCC_OUT[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VCC_OUT[3]~I (
	.datain(\Decoder0~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VCC_OUT[3]));
// synopsys translate_off
defparam \VCC_OUT[3]~I .input_async_reset = "none";
defparam \VCC_OUT[3]~I .input_power_up = "low";
defparam \VCC_OUT[3]~I .input_register_mode = "none";
defparam \VCC_OUT[3]~I .input_sync_reset = "none";
defparam \VCC_OUT[3]~I .oe_async_reset = "none";
defparam \VCC_OUT[3]~I .oe_power_up = "low";
defparam \VCC_OUT[3]~I .oe_register_mode = "none";
defparam \VCC_OUT[3]~I .oe_sync_reset = "none";
defparam \VCC_OUT[3]~I .operation_mode = "output";
defparam \VCC_OUT[3]~I .output_async_reset = "none";
defparam \VCC_OUT[3]~I .output_power_up = "low";
defparam \VCC_OUT[3]~I .output_register_mode = "none";
defparam \VCC_OUT[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VCC_OUT[4]~I (
	.datain(\Decoder0~4_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VCC_OUT[4]));
// synopsys translate_off
defparam \VCC_OUT[4]~I .input_async_reset = "none";
defparam \VCC_OUT[4]~I .input_power_up = "low";
defparam \VCC_OUT[4]~I .input_register_mode = "none";
defparam \VCC_OUT[4]~I .input_sync_reset = "none";
defparam \VCC_OUT[4]~I .oe_async_reset = "none";
defparam \VCC_OUT[4]~I .oe_power_up = "low";
defparam \VCC_OUT[4]~I .oe_register_mode = "none";
defparam \VCC_OUT[4]~I .oe_sync_reset = "none";
defparam \VCC_OUT[4]~I .operation_mode = "output";
defparam \VCC_OUT[4]~I .output_async_reset = "none";
defparam \VCC_OUT[4]~I .output_power_up = "low";
defparam \VCC_OUT[4]~I .output_register_mode = "none";
defparam \VCC_OUT[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VCC_OUT[5]~I (
	.datain(\Decoder0~5_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VCC_OUT[5]));
// synopsys translate_off
defparam \VCC_OUT[5]~I .input_async_reset = "none";
defparam \VCC_OUT[5]~I .input_power_up = "low";
defparam \VCC_OUT[5]~I .input_register_mode = "none";
defparam \VCC_OUT[5]~I .input_sync_reset = "none";
defparam \VCC_OUT[5]~I .oe_async_reset = "none";
defparam \VCC_OUT[5]~I .oe_power_up = "low";
defparam \VCC_OUT[5]~I .oe_register_mode = "none";
defparam \VCC_OUT[5]~I .oe_sync_reset = "none";
defparam \VCC_OUT[5]~I .operation_mode = "output";
defparam \VCC_OUT[5]~I .output_async_reset = "none";
defparam \VCC_OUT[5]~I .output_power_up = "low";
defparam \VCC_OUT[5]~I .output_register_mode = "none";
defparam \VCC_OUT[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VCC_OUT[6]~I (
	.datain(\Decoder0~6_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VCC_OUT[6]));
// synopsys translate_off
defparam \VCC_OUT[6]~I .input_async_reset = "none";
defparam \VCC_OUT[6]~I .input_power_up = "low";
defparam \VCC_OUT[6]~I .input_register_mode = "none";
defparam \VCC_OUT[6]~I .input_sync_reset = "none";
defparam \VCC_OUT[6]~I .oe_async_reset = "none";
defparam \VCC_OUT[6]~I .oe_power_up = "low";
defparam \VCC_OUT[6]~I .oe_register_mode = "none";
defparam \VCC_OUT[6]~I .oe_sync_reset = "none";
defparam \VCC_OUT[6]~I .operation_mode = "output";
defparam \VCC_OUT[6]~I .output_async_reset = "none";
defparam \VCC_OUT[6]~I .output_power_up = "low";
defparam \VCC_OUT[6]~I .output_register_mode = "none";
defparam \VCC_OUT[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VCC_OUT[7]~I (
	.datain(\Decoder0~7_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VCC_OUT[7]));
// synopsys translate_off
defparam \VCC_OUT[7]~I .input_async_reset = "none";
defparam \VCC_OUT[7]~I .input_power_up = "low";
defparam \VCC_OUT[7]~I .input_register_mode = "none";
defparam \VCC_OUT[7]~I .input_sync_reset = "none";
defparam \VCC_OUT[7]~I .oe_async_reset = "none";
defparam \VCC_OUT[7]~I .oe_power_up = "low";
defparam \VCC_OUT[7]~I .oe_register_mode = "none";
defparam \VCC_OUT[7]~I .oe_sync_reset = "none";
defparam \VCC_OUT[7]~I .operation_mode = "output";
defparam \VCC_OUT[7]~I .output_async_reset = "none";
defparam \VCC_OUT[7]~I .output_power_up = "low";
defparam \VCC_OUT[7]~I .output_register_mode = "none";
defparam \VCC_OUT[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VCC_OUT[8]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VCC_OUT[8]));
// synopsys translate_off
defparam \VCC_OUT[8]~I .input_async_reset = "none";
defparam \VCC_OUT[8]~I .input_power_up = "low";
defparam \VCC_OUT[8]~I .input_register_mode = "none";
defparam \VCC_OUT[8]~I .input_sync_reset = "none";
defparam \VCC_OUT[8]~I .oe_async_reset = "none";
defparam \VCC_OUT[8]~I .oe_power_up = "low";
defparam \VCC_OUT[8]~I .oe_register_mode = "none";
defparam \VCC_OUT[8]~I .oe_sync_reset = "none";
defparam \VCC_OUT[8]~I .operation_mode = "output";
defparam \VCC_OUT[8]~I .output_async_reset = "none";
defparam \VCC_OUT[8]~I .output_power_up = "low";
defparam \VCC_OUT[8]~I .output_register_mode = "none";
defparam \VCC_OUT[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VCC_OUT[9]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VCC_OUT[9]));
// synopsys translate_off
defparam \VCC_OUT[9]~I .input_async_reset = "none";
defparam \VCC_OUT[9]~I .input_power_up = "low";
defparam \VCC_OUT[9]~I .input_register_mode = "none";
defparam \VCC_OUT[9]~I .input_sync_reset = "none";
defparam \VCC_OUT[9]~I .oe_async_reset = "none";
defparam \VCC_OUT[9]~I .oe_power_up = "low";
defparam \VCC_OUT[9]~I .oe_register_mode = "none";
defparam \VCC_OUT[9]~I .oe_sync_reset = "none";
defparam \VCC_OUT[9]~I .operation_mode = "output";
defparam \VCC_OUT[9]~I .output_async_reset = "none";
defparam \VCC_OUT[9]~I .output_power_up = "low";
defparam \VCC_OUT[9]~I .output_register_mode = "none";
defparam \VCC_OUT[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VCC_OUT[10]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VCC_OUT[10]));
// synopsys translate_off
defparam \VCC_OUT[10]~I .input_async_reset = "none";
defparam \VCC_OUT[10]~I .input_power_up = "low";
defparam \VCC_OUT[10]~I .input_register_mode = "none";
defparam \VCC_OUT[10]~I .input_sync_reset = "none";
defparam \VCC_OUT[10]~I .oe_async_reset = "none";
defparam \VCC_OUT[10]~I .oe_power_up = "low";
defparam \VCC_OUT[10]~I .oe_register_mode = "none";
defparam \VCC_OUT[10]~I .oe_sync_reset = "none";
defparam \VCC_OUT[10]~I .operation_mode = "output";
defparam \VCC_OUT[10]~I .output_async_reset = "none";
defparam \VCC_OUT[10]~I .output_power_up = "low";
defparam \VCC_OUT[10]~I .output_register_mode = "none";
defparam \VCC_OUT[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VCC_OUT[11]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VCC_OUT[11]));
// synopsys translate_off
defparam \VCC_OUT[11]~I .input_async_reset = "none";
defparam \VCC_OUT[11]~I .input_power_up = "low";
defparam \VCC_OUT[11]~I .input_register_mode = "none";
defparam \VCC_OUT[11]~I .input_sync_reset = "none";
defparam \VCC_OUT[11]~I .oe_async_reset = "none";
defparam \VCC_OUT[11]~I .oe_power_up = "low";
defparam \VCC_OUT[11]~I .oe_register_mode = "none";
defparam \VCC_OUT[11]~I .oe_sync_reset = "none";
defparam \VCC_OUT[11]~I .operation_mode = "output";
defparam \VCC_OUT[11]~I .output_async_reset = "none";
defparam \VCC_OUT[11]~I .output_power_up = "low";
defparam \VCC_OUT[11]~I .output_register_mode = "none";
defparam \VCC_OUT[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VCC_OUT[12]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VCC_OUT[12]));
// synopsys translate_off
defparam \VCC_OUT[12]~I .input_async_reset = "none";
defparam \VCC_OUT[12]~I .input_power_up = "low";
defparam \VCC_OUT[12]~I .input_register_mode = "none";
defparam \VCC_OUT[12]~I .input_sync_reset = "none";
defparam \VCC_OUT[12]~I .oe_async_reset = "none";
defparam \VCC_OUT[12]~I .oe_power_up = "low";
defparam \VCC_OUT[12]~I .oe_register_mode = "none";
defparam \VCC_OUT[12]~I .oe_sync_reset = "none";
defparam \VCC_OUT[12]~I .operation_mode = "output";
defparam \VCC_OUT[12]~I .output_async_reset = "none";
defparam \VCC_OUT[12]~I .output_power_up = "low";
defparam \VCC_OUT[12]~I .output_register_mode = "none";
defparam \VCC_OUT[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VCC_OUT[13]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VCC_OUT[13]));
// synopsys translate_off
defparam \VCC_OUT[13]~I .input_async_reset = "none";
defparam \VCC_OUT[13]~I .input_power_up = "low";
defparam \VCC_OUT[13]~I .input_register_mode = "none";
defparam \VCC_OUT[13]~I .input_sync_reset = "none";
defparam \VCC_OUT[13]~I .oe_async_reset = "none";
defparam \VCC_OUT[13]~I .oe_power_up = "low";
defparam \VCC_OUT[13]~I .oe_register_mode = "none";
defparam \VCC_OUT[13]~I .oe_sync_reset = "none";
defparam \VCC_OUT[13]~I .operation_mode = "output";
defparam \VCC_OUT[13]~I .output_async_reset = "none";
defparam \VCC_OUT[13]~I .output_power_up = "low";
defparam \VCC_OUT[13]~I .output_register_mode = "none";
defparam \VCC_OUT[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VCC_OUT[14]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VCC_OUT[14]));
// synopsys translate_off
defparam \VCC_OUT[14]~I .input_async_reset = "none";
defparam \VCC_OUT[14]~I .input_power_up = "low";
defparam \VCC_OUT[14]~I .input_register_mode = "none";
defparam \VCC_OUT[14]~I .input_sync_reset = "none";
defparam \VCC_OUT[14]~I .oe_async_reset = "none";
defparam \VCC_OUT[14]~I .oe_power_up = "low";
defparam \VCC_OUT[14]~I .oe_register_mode = "none";
defparam \VCC_OUT[14]~I .oe_sync_reset = "none";
defparam \VCC_OUT[14]~I .operation_mode = "output";
defparam \VCC_OUT[14]~I .output_async_reset = "none";
defparam \VCC_OUT[14]~I .output_power_up = "low";
defparam \VCC_OUT[14]~I .output_register_mode = "none";
defparam \VCC_OUT[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VCC_OUT[15]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VCC_OUT[15]));
// synopsys translate_off
defparam \VCC_OUT[15]~I .input_async_reset = "none";
defparam \VCC_OUT[15]~I .input_power_up = "low";
defparam \VCC_OUT[15]~I .input_register_mode = "none";
defparam \VCC_OUT[15]~I .input_sync_reset = "none";
defparam \VCC_OUT[15]~I .oe_async_reset = "none";
defparam \VCC_OUT[15]~I .oe_power_up = "low";
defparam \VCC_OUT[15]~I .oe_register_mode = "none";
defparam \VCC_OUT[15]~I .oe_sync_reset = "none";
defparam \VCC_OUT[15]~I .operation_mode = "output";
defparam \VCC_OUT[15]~I .output_async_reset = "none";
defparam \VCC_OUT[15]~I .output_power_up = "low";
defparam \VCC_OUT[15]~I .output_register_mode = "none";
defparam \VCC_OUT[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VCC_OUT[16]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VCC_OUT[16]));
// synopsys translate_off
defparam \VCC_OUT[16]~I .input_async_reset = "none";
defparam \VCC_OUT[16]~I .input_power_up = "low";
defparam \VCC_OUT[16]~I .input_register_mode = "none";
defparam \VCC_OUT[16]~I .input_sync_reset = "none";
defparam \VCC_OUT[16]~I .oe_async_reset = "none";
defparam \VCC_OUT[16]~I .oe_power_up = "low";
defparam \VCC_OUT[16]~I .oe_register_mode = "none";
defparam \VCC_OUT[16]~I .oe_sync_reset = "none";
defparam \VCC_OUT[16]~I .operation_mode = "output";
defparam \VCC_OUT[16]~I .output_async_reset = "none";
defparam \VCC_OUT[16]~I .output_power_up = "low";
defparam \VCC_OUT[16]~I .output_register_mode = "none";
defparam \VCC_OUT[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VCC_OUT[17]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VCC_OUT[17]));
// synopsys translate_off
defparam \VCC_OUT[17]~I .input_async_reset = "none";
defparam \VCC_OUT[17]~I .input_power_up = "low";
defparam \VCC_OUT[17]~I .input_register_mode = "none";
defparam \VCC_OUT[17]~I .input_sync_reset = "none";
defparam \VCC_OUT[17]~I .oe_async_reset = "none";
defparam \VCC_OUT[17]~I .oe_power_up = "low";
defparam \VCC_OUT[17]~I .oe_register_mode = "none";
defparam \VCC_OUT[17]~I .oe_sync_reset = "none";
defparam \VCC_OUT[17]~I .operation_mode = "output";
defparam \VCC_OUT[17]~I .output_async_reset = "none";
defparam \VCC_OUT[17]~I .output_power_up = "low";
defparam \VCC_OUT[17]~I .output_register_mode = "none";
defparam \VCC_OUT[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VCC_OUT[18]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VCC_OUT[18]));
// synopsys translate_off
defparam \VCC_OUT[18]~I .input_async_reset = "none";
defparam \VCC_OUT[18]~I .input_power_up = "low";
defparam \VCC_OUT[18]~I .input_register_mode = "none";
defparam \VCC_OUT[18]~I .input_sync_reset = "none";
defparam \VCC_OUT[18]~I .oe_async_reset = "none";
defparam \VCC_OUT[18]~I .oe_power_up = "low";
defparam \VCC_OUT[18]~I .oe_register_mode = "none";
defparam \VCC_OUT[18]~I .oe_sync_reset = "none";
defparam \VCC_OUT[18]~I .operation_mode = "output";
defparam \VCC_OUT[18]~I .output_async_reset = "none";
defparam \VCC_OUT[18]~I .output_power_up = "low";
defparam \VCC_OUT[18]~I .output_register_mode = "none";
defparam \VCC_OUT[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VCC_OUT[19]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VCC_OUT[19]));
// synopsys translate_off
defparam \VCC_OUT[19]~I .input_async_reset = "none";
defparam \VCC_OUT[19]~I .input_power_up = "low";
defparam \VCC_OUT[19]~I .input_register_mode = "none";
defparam \VCC_OUT[19]~I .input_sync_reset = "none";
defparam \VCC_OUT[19]~I .oe_async_reset = "none";
defparam \VCC_OUT[19]~I .oe_power_up = "low";
defparam \VCC_OUT[19]~I .oe_register_mode = "none";
defparam \VCC_OUT[19]~I .oe_sync_reset = "none";
defparam \VCC_OUT[19]~I .operation_mode = "output";
defparam \VCC_OUT[19]~I .output_async_reset = "none";
defparam \VCC_OUT[19]~I .output_power_up = "low";
defparam \VCC_OUT[19]~I .output_register_mode = "none";
defparam \VCC_OUT[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VCC_OUT[20]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VCC_OUT[20]));
// synopsys translate_off
defparam \VCC_OUT[20]~I .input_async_reset = "none";
defparam \VCC_OUT[20]~I .input_power_up = "low";
defparam \VCC_OUT[20]~I .input_register_mode = "none";
defparam \VCC_OUT[20]~I .input_sync_reset = "none";
defparam \VCC_OUT[20]~I .oe_async_reset = "none";
defparam \VCC_OUT[20]~I .oe_power_up = "low";
defparam \VCC_OUT[20]~I .oe_register_mode = "none";
defparam \VCC_OUT[20]~I .oe_sync_reset = "none";
defparam \VCC_OUT[20]~I .operation_mode = "output";
defparam \VCC_OUT[20]~I .output_async_reset = "none";
defparam \VCC_OUT[20]~I .output_power_up = "low";
defparam \VCC_OUT[20]~I .output_register_mode = "none";
defparam \VCC_OUT[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VCC_OUT[21]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VCC_OUT[21]));
// synopsys translate_off
defparam \VCC_OUT[21]~I .input_async_reset = "none";
defparam \VCC_OUT[21]~I .input_power_up = "low";
defparam \VCC_OUT[21]~I .input_register_mode = "none";
defparam \VCC_OUT[21]~I .input_sync_reset = "none";
defparam \VCC_OUT[21]~I .oe_async_reset = "none";
defparam \VCC_OUT[21]~I .oe_power_up = "low";
defparam \VCC_OUT[21]~I .oe_register_mode = "none";
defparam \VCC_OUT[21]~I .oe_sync_reset = "none";
defparam \VCC_OUT[21]~I .operation_mode = "output";
defparam \VCC_OUT[21]~I .output_async_reset = "none";
defparam \VCC_OUT[21]~I .output_power_up = "low";
defparam \VCC_OUT[21]~I .output_register_mode = "none";
defparam \VCC_OUT[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VCC_OUT[22]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VCC_OUT[22]));
// synopsys translate_off
defparam \VCC_OUT[22]~I .input_async_reset = "none";
defparam \VCC_OUT[22]~I .input_power_up = "low";
defparam \VCC_OUT[22]~I .input_register_mode = "none";
defparam \VCC_OUT[22]~I .input_sync_reset = "none";
defparam \VCC_OUT[22]~I .oe_async_reset = "none";
defparam \VCC_OUT[22]~I .oe_power_up = "low";
defparam \VCC_OUT[22]~I .oe_register_mode = "none";
defparam \VCC_OUT[22]~I .oe_sync_reset = "none";
defparam \VCC_OUT[22]~I .operation_mode = "output";
defparam \VCC_OUT[22]~I .output_async_reset = "none";
defparam \VCC_OUT[22]~I .output_power_up = "low";
defparam \VCC_OUT[22]~I .output_register_mode = "none";
defparam \VCC_OUT[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VCC_OUT[23]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VCC_OUT[23]));
// synopsys translate_off
defparam \VCC_OUT[23]~I .input_async_reset = "none";
defparam \VCC_OUT[23]~I .input_power_up = "low";
defparam \VCC_OUT[23]~I .input_register_mode = "none";
defparam \VCC_OUT[23]~I .input_sync_reset = "none";
defparam \VCC_OUT[23]~I .oe_async_reset = "none";
defparam \VCC_OUT[23]~I .oe_power_up = "low";
defparam \VCC_OUT[23]~I .oe_register_mode = "none";
defparam \VCC_OUT[23]~I .oe_sync_reset = "none";
defparam \VCC_OUT[23]~I .operation_mode = "output";
defparam \VCC_OUT[23]~I .output_async_reset = "none";
defparam \VCC_OUT[23]~I .output_power_up = "low";
defparam \VCC_OUT[23]~I .output_register_mode = "none";
defparam \VCC_OUT[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VCC_OUT[24]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VCC_OUT[24]));
// synopsys translate_off
defparam \VCC_OUT[24]~I .input_async_reset = "none";
defparam \VCC_OUT[24]~I .input_power_up = "low";
defparam \VCC_OUT[24]~I .input_register_mode = "none";
defparam \VCC_OUT[24]~I .input_sync_reset = "none";
defparam \VCC_OUT[24]~I .oe_async_reset = "none";
defparam \VCC_OUT[24]~I .oe_power_up = "low";
defparam \VCC_OUT[24]~I .oe_register_mode = "none";
defparam \VCC_OUT[24]~I .oe_sync_reset = "none";
defparam \VCC_OUT[24]~I .operation_mode = "output";
defparam \VCC_OUT[24]~I .output_async_reset = "none";
defparam \VCC_OUT[24]~I .output_power_up = "low";
defparam \VCC_OUT[24]~I .output_register_mode = "none";
defparam \VCC_OUT[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VCC_OUT[25]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VCC_OUT[25]));
// synopsys translate_off
defparam \VCC_OUT[25]~I .input_async_reset = "none";
defparam \VCC_OUT[25]~I .input_power_up = "low";
defparam \VCC_OUT[25]~I .input_register_mode = "none";
defparam \VCC_OUT[25]~I .input_sync_reset = "none";
defparam \VCC_OUT[25]~I .oe_async_reset = "none";
defparam \VCC_OUT[25]~I .oe_power_up = "low";
defparam \VCC_OUT[25]~I .oe_register_mode = "none";
defparam \VCC_OUT[25]~I .oe_sync_reset = "none";
defparam \VCC_OUT[25]~I .operation_mode = "output";
defparam \VCC_OUT[25]~I .output_async_reset = "none";
defparam \VCC_OUT[25]~I .output_power_up = "low";
defparam \VCC_OUT[25]~I .output_register_mode = "none";
defparam \VCC_OUT[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VCC_OUT[26]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VCC_OUT[26]));
// synopsys translate_off
defparam \VCC_OUT[26]~I .input_async_reset = "none";
defparam \VCC_OUT[26]~I .input_power_up = "low";
defparam \VCC_OUT[26]~I .input_register_mode = "none";
defparam \VCC_OUT[26]~I .input_sync_reset = "none";
defparam \VCC_OUT[26]~I .oe_async_reset = "none";
defparam \VCC_OUT[26]~I .oe_power_up = "low";
defparam \VCC_OUT[26]~I .oe_register_mode = "none";
defparam \VCC_OUT[26]~I .oe_sync_reset = "none";
defparam \VCC_OUT[26]~I .operation_mode = "output";
defparam \VCC_OUT[26]~I .output_async_reset = "none";
defparam \VCC_OUT[26]~I .output_power_up = "low";
defparam \VCC_OUT[26]~I .output_register_mode = "none";
defparam \VCC_OUT[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VCC_OUT[27]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VCC_OUT[27]));
// synopsys translate_off
defparam \VCC_OUT[27]~I .input_async_reset = "none";
defparam \VCC_OUT[27]~I .input_power_up = "low";
defparam \VCC_OUT[27]~I .input_register_mode = "none";
defparam \VCC_OUT[27]~I .input_sync_reset = "none";
defparam \VCC_OUT[27]~I .oe_async_reset = "none";
defparam \VCC_OUT[27]~I .oe_power_up = "low";
defparam \VCC_OUT[27]~I .oe_register_mode = "none";
defparam \VCC_OUT[27]~I .oe_sync_reset = "none";
defparam \VCC_OUT[27]~I .operation_mode = "output";
defparam \VCC_OUT[27]~I .output_async_reset = "none";
defparam \VCC_OUT[27]~I .output_power_up = "low";
defparam \VCC_OUT[27]~I .output_register_mode = "none";
defparam \VCC_OUT[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VCC_OUT[28]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VCC_OUT[28]));
// synopsys translate_off
defparam \VCC_OUT[28]~I .input_async_reset = "none";
defparam \VCC_OUT[28]~I .input_power_up = "low";
defparam \VCC_OUT[28]~I .input_register_mode = "none";
defparam \VCC_OUT[28]~I .input_sync_reset = "none";
defparam \VCC_OUT[28]~I .oe_async_reset = "none";
defparam \VCC_OUT[28]~I .oe_power_up = "low";
defparam \VCC_OUT[28]~I .oe_register_mode = "none";
defparam \VCC_OUT[28]~I .oe_sync_reset = "none";
defparam \VCC_OUT[28]~I .operation_mode = "output";
defparam \VCC_OUT[28]~I .output_async_reset = "none";
defparam \VCC_OUT[28]~I .output_power_up = "low";
defparam \VCC_OUT[28]~I .output_register_mode = "none";
defparam \VCC_OUT[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VCC_OUT[29]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VCC_OUT[29]));
// synopsys translate_off
defparam \VCC_OUT[29]~I .input_async_reset = "none";
defparam \VCC_OUT[29]~I .input_power_up = "low";
defparam \VCC_OUT[29]~I .input_register_mode = "none";
defparam \VCC_OUT[29]~I .input_sync_reset = "none";
defparam \VCC_OUT[29]~I .oe_async_reset = "none";
defparam \VCC_OUT[29]~I .oe_power_up = "low";
defparam \VCC_OUT[29]~I .oe_register_mode = "none";
defparam \VCC_OUT[29]~I .oe_sync_reset = "none";
defparam \VCC_OUT[29]~I .operation_mode = "output";
defparam \VCC_OUT[29]~I .output_async_reset = "none";
defparam \VCC_OUT[29]~I .output_power_up = "low";
defparam \VCC_OUT[29]~I .output_register_mode = "none";
defparam \VCC_OUT[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VCC_OUT[30]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VCC_OUT[30]));
// synopsys translate_off
defparam \VCC_OUT[30]~I .input_async_reset = "none";
defparam \VCC_OUT[30]~I .input_power_up = "low";
defparam \VCC_OUT[30]~I .input_register_mode = "none";
defparam \VCC_OUT[30]~I .input_sync_reset = "none";
defparam \VCC_OUT[30]~I .oe_async_reset = "none";
defparam \VCC_OUT[30]~I .oe_power_up = "low";
defparam \VCC_OUT[30]~I .oe_register_mode = "none";
defparam \VCC_OUT[30]~I .oe_sync_reset = "none";
defparam \VCC_OUT[30]~I .operation_mode = "output";
defparam \VCC_OUT[30]~I .output_async_reset = "none";
defparam \VCC_OUT[30]~I .output_power_up = "low";
defparam \VCC_OUT[30]~I .output_register_mode = "none";
defparam \VCC_OUT[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VCC_OUT[31]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VCC_OUT[31]));
// synopsys translate_off
defparam \VCC_OUT[31]~I .input_async_reset = "none";
defparam \VCC_OUT[31]~I .input_power_up = "low";
defparam \VCC_OUT[31]~I .input_register_mode = "none";
defparam \VCC_OUT[31]~I .input_sync_reset = "none";
defparam \VCC_OUT[31]~I .oe_async_reset = "none";
defparam \VCC_OUT[31]~I .oe_power_up = "low";
defparam \VCC_OUT[31]~I .oe_register_mode = "none";
defparam \VCC_OUT[31]~I .oe_sync_reset = "none";
defparam \VCC_OUT[31]~I .operation_mode = "output";
defparam \VCC_OUT[31]~I .output_async_reset = "none";
defparam \VCC_OUT[31]~I .output_power_up = "low";
defparam \VCC_OUT[31]~I .output_register_mode = "none";
defparam \VCC_OUT[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VCC_OUT[32]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VCC_OUT[32]));
// synopsys translate_off
defparam \VCC_OUT[32]~I .input_async_reset = "none";
defparam \VCC_OUT[32]~I .input_power_up = "low";
defparam \VCC_OUT[32]~I .input_register_mode = "none";
defparam \VCC_OUT[32]~I .input_sync_reset = "none";
defparam \VCC_OUT[32]~I .oe_async_reset = "none";
defparam \VCC_OUT[32]~I .oe_power_up = "low";
defparam \VCC_OUT[32]~I .oe_register_mode = "none";
defparam \VCC_OUT[32]~I .oe_sync_reset = "none";
defparam \VCC_OUT[32]~I .operation_mode = "output";
defparam \VCC_OUT[32]~I .output_async_reset = "none";
defparam \VCC_OUT[32]~I .output_power_up = "low";
defparam \VCC_OUT[32]~I .output_register_mode = "none";
defparam \VCC_OUT[32]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VCC_OUT[33]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VCC_OUT[33]));
// synopsys translate_off
defparam \VCC_OUT[33]~I .input_async_reset = "none";
defparam \VCC_OUT[33]~I .input_power_up = "low";
defparam \VCC_OUT[33]~I .input_register_mode = "none";
defparam \VCC_OUT[33]~I .input_sync_reset = "none";
defparam \VCC_OUT[33]~I .oe_async_reset = "none";
defparam \VCC_OUT[33]~I .oe_power_up = "low";
defparam \VCC_OUT[33]~I .oe_register_mode = "none";
defparam \VCC_OUT[33]~I .oe_sync_reset = "none";
defparam \VCC_OUT[33]~I .operation_mode = "output";
defparam \VCC_OUT[33]~I .output_async_reset = "none";
defparam \VCC_OUT[33]~I .output_power_up = "low";
defparam \VCC_OUT[33]~I .output_register_mode = "none";
defparam \VCC_OUT[33]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VCC_OUT[34]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VCC_OUT[34]));
// synopsys translate_off
defparam \VCC_OUT[34]~I .input_async_reset = "none";
defparam \VCC_OUT[34]~I .input_power_up = "low";
defparam \VCC_OUT[34]~I .input_register_mode = "none";
defparam \VCC_OUT[34]~I .input_sync_reset = "none";
defparam \VCC_OUT[34]~I .oe_async_reset = "none";
defparam \VCC_OUT[34]~I .oe_power_up = "low";
defparam \VCC_OUT[34]~I .oe_register_mode = "none";
defparam \VCC_OUT[34]~I .oe_sync_reset = "none";
defparam \VCC_OUT[34]~I .operation_mode = "output";
defparam \VCC_OUT[34]~I .output_async_reset = "none";
defparam \VCC_OUT[34]~I .output_power_up = "low";
defparam \VCC_OUT[34]~I .output_register_mode = "none";
defparam \VCC_OUT[34]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VCC_OUT[35]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VCC_OUT[35]));
// synopsys translate_off
defparam \VCC_OUT[35]~I .input_async_reset = "none";
defparam \VCC_OUT[35]~I .input_power_up = "low";
defparam \VCC_OUT[35]~I .input_register_mode = "none";
defparam \VCC_OUT[35]~I .input_sync_reset = "none";
defparam \VCC_OUT[35]~I .oe_async_reset = "none";
defparam \VCC_OUT[35]~I .oe_power_up = "low";
defparam \VCC_OUT[35]~I .oe_register_mode = "none";
defparam \VCC_OUT[35]~I .oe_sync_reset = "none";
defparam \VCC_OUT[35]~I .operation_mode = "output";
defparam \VCC_OUT[35]~I .output_async_reset = "none";
defparam \VCC_OUT[35]~I .output_power_up = "low";
defparam \VCC_OUT[35]~I .output_register_mode = "none";
defparam \VCC_OUT[35]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VCC_OUT[36]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VCC_OUT[36]));
// synopsys translate_off
defparam \VCC_OUT[36]~I .input_async_reset = "none";
defparam \VCC_OUT[36]~I .input_power_up = "low";
defparam \VCC_OUT[36]~I .input_register_mode = "none";
defparam \VCC_OUT[36]~I .input_sync_reset = "none";
defparam \VCC_OUT[36]~I .oe_async_reset = "none";
defparam \VCC_OUT[36]~I .oe_power_up = "low";
defparam \VCC_OUT[36]~I .oe_register_mode = "none";
defparam \VCC_OUT[36]~I .oe_sync_reset = "none";
defparam \VCC_OUT[36]~I .operation_mode = "output";
defparam \VCC_OUT[36]~I .output_async_reset = "none";
defparam \VCC_OUT[36]~I .output_power_up = "low";
defparam \VCC_OUT[36]~I .output_register_mode = "none";
defparam \VCC_OUT[36]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VCC_OUT[37]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VCC_OUT[37]));
// synopsys translate_off
defparam \VCC_OUT[37]~I .input_async_reset = "none";
defparam \VCC_OUT[37]~I .input_power_up = "low";
defparam \VCC_OUT[37]~I .input_register_mode = "none";
defparam \VCC_OUT[37]~I .input_sync_reset = "none";
defparam \VCC_OUT[37]~I .oe_async_reset = "none";
defparam \VCC_OUT[37]~I .oe_power_up = "low";
defparam \VCC_OUT[37]~I .oe_register_mode = "none";
defparam \VCC_OUT[37]~I .oe_sync_reset = "none";
defparam \VCC_OUT[37]~I .operation_mode = "output";
defparam \VCC_OUT[37]~I .output_async_reset = "none";
defparam \VCC_OUT[37]~I .output_power_up = "low";
defparam \VCC_OUT[37]~I .output_register_mode = "none";
defparam \VCC_OUT[37]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VCC_OUT[38]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VCC_OUT[38]));
// synopsys translate_off
defparam \VCC_OUT[38]~I .input_async_reset = "none";
defparam \VCC_OUT[38]~I .input_power_up = "low";
defparam \VCC_OUT[38]~I .input_register_mode = "none";
defparam \VCC_OUT[38]~I .input_sync_reset = "none";
defparam \VCC_OUT[38]~I .oe_async_reset = "none";
defparam \VCC_OUT[38]~I .oe_power_up = "low";
defparam \VCC_OUT[38]~I .oe_register_mode = "none";
defparam \VCC_OUT[38]~I .oe_sync_reset = "none";
defparam \VCC_OUT[38]~I .operation_mode = "output";
defparam \VCC_OUT[38]~I .output_async_reset = "none";
defparam \VCC_OUT[38]~I .output_power_up = "low";
defparam \VCC_OUT[38]~I .output_register_mode = "none";
defparam \VCC_OUT[38]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VCC_OUT[39]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VCC_OUT[39]));
// synopsys translate_off
defparam \VCC_OUT[39]~I .input_async_reset = "none";
defparam \VCC_OUT[39]~I .input_power_up = "low";
defparam \VCC_OUT[39]~I .input_register_mode = "none";
defparam \VCC_OUT[39]~I .input_sync_reset = "none";
defparam \VCC_OUT[39]~I .oe_async_reset = "none";
defparam \VCC_OUT[39]~I .oe_power_up = "low";
defparam \VCC_OUT[39]~I .oe_register_mode = "none";
defparam \VCC_OUT[39]~I .oe_sync_reset = "none";
defparam \VCC_OUT[39]~I .operation_mode = "output";
defparam \VCC_OUT[39]~I .output_async_reset = "none";
defparam \VCC_OUT[39]~I .output_power_up = "low";
defparam \VCC_OUT[39]~I .output_register_mode = "none";
defparam \VCC_OUT[39]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VCC_OUT[40]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VCC_OUT[40]));
// synopsys translate_off
defparam \VCC_OUT[40]~I .input_async_reset = "none";
defparam \VCC_OUT[40]~I .input_power_up = "low";
defparam \VCC_OUT[40]~I .input_register_mode = "none";
defparam \VCC_OUT[40]~I .input_sync_reset = "none";
defparam \VCC_OUT[40]~I .oe_async_reset = "none";
defparam \VCC_OUT[40]~I .oe_power_up = "low";
defparam \VCC_OUT[40]~I .oe_register_mode = "none";
defparam \VCC_OUT[40]~I .oe_sync_reset = "none";
defparam \VCC_OUT[40]~I .operation_mode = "output";
defparam \VCC_OUT[40]~I .output_async_reset = "none";
defparam \VCC_OUT[40]~I .output_power_up = "low";
defparam \VCC_OUT[40]~I .output_register_mode = "none";
defparam \VCC_OUT[40]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VCC_OUT[41]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VCC_OUT[41]));
// synopsys translate_off
defparam \VCC_OUT[41]~I .input_async_reset = "none";
defparam \VCC_OUT[41]~I .input_power_up = "low";
defparam \VCC_OUT[41]~I .input_register_mode = "none";
defparam \VCC_OUT[41]~I .input_sync_reset = "none";
defparam \VCC_OUT[41]~I .oe_async_reset = "none";
defparam \VCC_OUT[41]~I .oe_power_up = "low";
defparam \VCC_OUT[41]~I .oe_register_mode = "none";
defparam \VCC_OUT[41]~I .oe_sync_reset = "none";
defparam \VCC_OUT[41]~I .operation_mode = "output";
defparam \VCC_OUT[41]~I .output_async_reset = "none";
defparam \VCC_OUT[41]~I .output_power_up = "low";
defparam \VCC_OUT[41]~I .output_register_mode = "none";
defparam \VCC_OUT[41]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VCC_OUT[42]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VCC_OUT[42]));
// synopsys translate_off
defparam \VCC_OUT[42]~I .input_async_reset = "none";
defparam \VCC_OUT[42]~I .input_power_up = "low";
defparam \VCC_OUT[42]~I .input_register_mode = "none";
defparam \VCC_OUT[42]~I .input_sync_reset = "none";
defparam \VCC_OUT[42]~I .oe_async_reset = "none";
defparam \VCC_OUT[42]~I .oe_power_up = "low";
defparam \VCC_OUT[42]~I .oe_register_mode = "none";
defparam \VCC_OUT[42]~I .oe_sync_reset = "none";
defparam \VCC_OUT[42]~I .operation_mode = "output";
defparam \VCC_OUT[42]~I .output_async_reset = "none";
defparam \VCC_OUT[42]~I .output_power_up = "low";
defparam \VCC_OUT[42]~I .output_register_mode = "none";
defparam \VCC_OUT[42]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VCC_OUT[43]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VCC_OUT[43]));
// synopsys translate_off
defparam \VCC_OUT[43]~I .input_async_reset = "none";
defparam \VCC_OUT[43]~I .input_power_up = "low";
defparam \VCC_OUT[43]~I .input_register_mode = "none";
defparam \VCC_OUT[43]~I .input_sync_reset = "none";
defparam \VCC_OUT[43]~I .oe_async_reset = "none";
defparam \VCC_OUT[43]~I .oe_power_up = "low";
defparam \VCC_OUT[43]~I .oe_register_mode = "none";
defparam \VCC_OUT[43]~I .oe_sync_reset = "none";
defparam \VCC_OUT[43]~I .operation_mode = "output";
defparam \VCC_OUT[43]~I .output_async_reset = "none";
defparam \VCC_OUT[43]~I .output_power_up = "low";
defparam \VCC_OUT[43]~I .output_register_mode = "none";
defparam \VCC_OUT[43]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VCC_OUT[44]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VCC_OUT[44]));
// synopsys translate_off
defparam \VCC_OUT[44]~I .input_async_reset = "none";
defparam \VCC_OUT[44]~I .input_power_up = "low";
defparam \VCC_OUT[44]~I .input_register_mode = "none";
defparam \VCC_OUT[44]~I .input_sync_reset = "none";
defparam \VCC_OUT[44]~I .oe_async_reset = "none";
defparam \VCC_OUT[44]~I .oe_power_up = "low";
defparam \VCC_OUT[44]~I .oe_register_mode = "none";
defparam \VCC_OUT[44]~I .oe_sync_reset = "none";
defparam \VCC_OUT[44]~I .operation_mode = "output";
defparam \VCC_OUT[44]~I .output_async_reset = "none";
defparam \VCC_OUT[44]~I .output_power_up = "low";
defparam \VCC_OUT[44]~I .output_register_mode = "none";
defparam \VCC_OUT[44]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VCC_OUT[45]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VCC_OUT[45]));
// synopsys translate_off
defparam \VCC_OUT[45]~I .input_async_reset = "none";
defparam \VCC_OUT[45]~I .input_power_up = "low";
defparam \VCC_OUT[45]~I .input_register_mode = "none";
defparam \VCC_OUT[45]~I .input_sync_reset = "none";
defparam \VCC_OUT[45]~I .oe_async_reset = "none";
defparam \VCC_OUT[45]~I .oe_power_up = "low";
defparam \VCC_OUT[45]~I .oe_register_mode = "none";
defparam \VCC_OUT[45]~I .oe_sync_reset = "none";
defparam \VCC_OUT[45]~I .operation_mode = "output";
defparam \VCC_OUT[45]~I .output_async_reset = "none";
defparam \VCC_OUT[45]~I .output_power_up = "low";
defparam \VCC_OUT[45]~I .output_register_mode = "none";
defparam \VCC_OUT[45]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VCC_OUT[46]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VCC_OUT[46]));
// synopsys translate_off
defparam \VCC_OUT[46]~I .input_async_reset = "none";
defparam \VCC_OUT[46]~I .input_power_up = "low";
defparam \VCC_OUT[46]~I .input_register_mode = "none";
defparam \VCC_OUT[46]~I .input_sync_reset = "none";
defparam \VCC_OUT[46]~I .oe_async_reset = "none";
defparam \VCC_OUT[46]~I .oe_power_up = "low";
defparam \VCC_OUT[46]~I .oe_register_mode = "none";
defparam \VCC_OUT[46]~I .oe_sync_reset = "none";
defparam \VCC_OUT[46]~I .operation_mode = "output";
defparam \VCC_OUT[46]~I .output_async_reset = "none";
defparam \VCC_OUT[46]~I .output_power_up = "low";
defparam \VCC_OUT[46]~I .output_register_mode = "none";
defparam \VCC_OUT[46]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VCC_OUT[47]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VCC_OUT[47]));
// synopsys translate_off
defparam \VCC_OUT[47]~I .input_async_reset = "none";
defparam \VCC_OUT[47]~I .input_power_up = "low";
defparam \VCC_OUT[47]~I .input_register_mode = "none";
defparam \VCC_OUT[47]~I .input_sync_reset = "none";
defparam \VCC_OUT[47]~I .oe_async_reset = "none";
defparam \VCC_OUT[47]~I .oe_power_up = "low";
defparam \VCC_OUT[47]~I .oe_register_mode = "none";
defparam \VCC_OUT[47]~I .oe_sync_reset = "none";
defparam \VCC_OUT[47]~I .operation_mode = "output";
defparam \VCC_OUT[47]~I .output_async_reset = "none";
defparam \VCC_OUT[47]~I .output_power_up = "low";
defparam \VCC_OUT[47]~I .output_register_mode = "none";
defparam \VCC_OUT[47]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VCC_OUT[48]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VCC_OUT[48]));
// synopsys translate_off
defparam \VCC_OUT[48]~I .input_async_reset = "none";
defparam \VCC_OUT[48]~I .input_power_up = "low";
defparam \VCC_OUT[48]~I .input_register_mode = "none";
defparam \VCC_OUT[48]~I .input_sync_reset = "none";
defparam \VCC_OUT[48]~I .oe_async_reset = "none";
defparam \VCC_OUT[48]~I .oe_power_up = "low";
defparam \VCC_OUT[48]~I .oe_register_mode = "none";
defparam \VCC_OUT[48]~I .oe_sync_reset = "none";
defparam \VCC_OUT[48]~I .operation_mode = "output";
defparam \VCC_OUT[48]~I .output_async_reset = "none";
defparam \VCC_OUT[48]~I .output_power_up = "low";
defparam \VCC_OUT[48]~I .output_register_mode = "none";
defparam \VCC_OUT[48]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VCC_OUT[49]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VCC_OUT[49]));
// synopsys translate_off
defparam \VCC_OUT[49]~I .input_async_reset = "none";
defparam \VCC_OUT[49]~I .input_power_up = "low";
defparam \VCC_OUT[49]~I .input_register_mode = "none";
defparam \VCC_OUT[49]~I .input_sync_reset = "none";
defparam \VCC_OUT[49]~I .oe_async_reset = "none";
defparam \VCC_OUT[49]~I .oe_power_up = "low";
defparam \VCC_OUT[49]~I .oe_register_mode = "none";
defparam \VCC_OUT[49]~I .oe_sync_reset = "none";
defparam \VCC_OUT[49]~I .operation_mode = "output";
defparam \VCC_OUT[49]~I .output_async_reset = "none";
defparam \VCC_OUT[49]~I .output_power_up = "low";
defparam \VCC_OUT[49]~I .output_register_mode = "none";
defparam \VCC_OUT[49]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VCC_OUT[50]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VCC_OUT[50]));
// synopsys translate_off
defparam \VCC_OUT[50]~I .input_async_reset = "none";
defparam \VCC_OUT[50]~I .input_power_up = "low";
defparam \VCC_OUT[50]~I .input_register_mode = "none";
defparam \VCC_OUT[50]~I .input_sync_reset = "none";
defparam \VCC_OUT[50]~I .oe_async_reset = "none";
defparam \VCC_OUT[50]~I .oe_power_up = "low";
defparam \VCC_OUT[50]~I .oe_register_mode = "none";
defparam \VCC_OUT[50]~I .oe_sync_reset = "none";
defparam \VCC_OUT[50]~I .operation_mode = "output";
defparam \VCC_OUT[50]~I .output_async_reset = "none";
defparam \VCC_OUT[50]~I .output_power_up = "low";
defparam \VCC_OUT[50]~I .output_register_mode = "none";
defparam \VCC_OUT[50]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VCC_OUT[51]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VCC_OUT[51]));
// synopsys translate_off
defparam \VCC_OUT[51]~I .input_async_reset = "none";
defparam \VCC_OUT[51]~I .input_power_up = "low";
defparam \VCC_OUT[51]~I .input_register_mode = "none";
defparam \VCC_OUT[51]~I .input_sync_reset = "none";
defparam \VCC_OUT[51]~I .oe_async_reset = "none";
defparam \VCC_OUT[51]~I .oe_power_up = "low";
defparam \VCC_OUT[51]~I .oe_register_mode = "none";
defparam \VCC_OUT[51]~I .oe_sync_reset = "none";
defparam \VCC_OUT[51]~I .operation_mode = "output";
defparam \VCC_OUT[51]~I .output_async_reset = "none";
defparam \VCC_OUT[51]~I .output_power_up = "low";
defparam \VCC_OUT[51]~I .output_register_mode = "none";
defparam \VCC_OUT[51]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VCC_OUT[52]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VCC_OUT[52]));
// synopsys translate_off
defparam \VCC_OUT[52]~I .input_async_reset = "none";
defparam \VCC_OUT[52]~I .input_power_up = "low";
defparam \VCC_OUT[52]~I .input_register_mode = "none";
defparam \VCC_OUT[52]~I .input_sync_reset = "none";
defparam \VCC_OUT[52]~I .oe_async_reset = "none";
defparam \VCC_OUT[52]~I .oe_power_up = "low";
defparam \VCC_OUT[52]~I .oe_register_mode = "none";
defparam \VCC_OUT[52]~I .oe_sync_reset = "none";
defparam \VCC_OUT[52]~I .operation_mode = "output";
defparam \VCC_OUT[52]~I .output_async_reset = "none";
defparam \VCC_OUT[52]~I .output_power_up = "low";
defparam \VCC_OUT[52]~I .output_register_mode = "none";
defparam \VCC_OUT[52]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VCC_OUT[53]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VCC_OUT[53]));
// synopsys translate_off
defparam \VCC_OUT[53]~I .input_async_reset = "none";
defparam \VCC_OUT[53]~I .input_power_up = "low";
defparam \VCC_OUT[53]~I .input_register_mode = "none";
defparam \VCC_OUT[53]~I .input_sync_reset = "none";
defparam \VCC_OUT[53]~I .oe_async_reset = "none";
defparam \VCC_OUT[53]~I .oe_power_up = "low";
defparam \VCC_OUT[53]~I .oe_register_mode = "none";
defparam \VCC_OUT[53]~I .oe_sync_reset = "none";
defparam \VCC_OUT[53]~I .operation_mode = "output";
defparam \VCC_OUT[53]~I .output_async_reset = "none";
defparam \VCC_OUT[53]~I .output_power_up = "low";
defparam \VCC_OUT[53]~I .output_register_mode = "none";
defparam \VCC_OUT[53]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VCC_OUT[54]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VCC_OUT[54]));
// synopsys translate_off
defparam \VCC_OUT[54]~I .input_async_reset = "none";
defparam \VCC_OUT[54]~I .input_power_up = "low";
defparam \VCC_OUT[54]~I .input_register_mode = "none";
defparam \VCC_OUT[54]~I .input_sync_reset = "none";
defparam \VCC_OUT[54]~I .oe_async_reset = "none";
defparam \VCC_OUT[54]~I .oe_power_up = "low";
defparam \VCC_OUT[54]~I .oe_register_mode = "none";
defparam \VCC_OUT[54]~I .oe_sync_reset = "none";
defparam \VCC_OUT[54]~I .operation_mode = "output";
defparam \VCC_OUT[54]~I .output_async_reset = "none";
defparam \VCC_OUT[54]~I .output_power_up = "low";
defparam \VCC_OUT[54]~I .output_register_mode = "none";
defparam \VCC_OUT[54]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VCC_OUT[55]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VCC_OUT[55]));
// synopsys translate_off
defparam \VCC_OUT[55]~I .input_async_reset = "none";
defparam \VCC_OUT[55]~I .input_power_up = "low";
defparam \VCC_OUT[55]~I .input_register_mode = "none";
defparam \VCC_OUT[55]~I .input_sync_reset = "none";
defparam \VCC_OUT[55]~I .oe_async_reset = "none";
defparam \VCC_OUT[55]~I .oe_power_up = "low";
defparam \VCC_OUT[55]~I .oe_register_mode = "none";
defparam \VCC_OUT[55]~I .oe_sync_reset = "none";
defparam \VCC_OUT[55]~I .operation_mode = "output";
defparam \VCC_OUT[55]~I .output_async_reset = "none";
defparam \VCC_OUT[55]~I .output_power_up = "low";
defparam \VCC_OUT[55]~I .output_register_mode = "none";
defparam \VCC_OUT[55]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VCC_OUT[56]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VCC_OUT[56]));
// synopsys translate_off
defparam \VCC_OUT[56]~I .input_async_reset = "none";
defparam \VCC_OUT[56]~I .input_power_up = "low";
defparam \VCC_OUT[56]~I .input_register_mode = "none";
defparam \VCC_OUT[56]~I .input_sync_reset = "none";
defparam \VCC_OUT[56]~I .oe_async_reset = "none";
defparam \VCC_OUT[56]~I .oe_power_up = "low";
defparam \VCC_OUT[56]~I .oe_register_mode = "none";
defparam \VCC_OUT[56]~I .oe_sync_reset = "none";
defparam \VCC_OUT[56]~I .operation_mode = "output";
defparam \VCC_OUT[56]~I .output_async_reset = "none";
defparam \VCC_OUT[56]~I .output_power_up = "low";
defparam \VCC_OUT[56]~I .output_register_mode = "none";
defparam \VCC_OUT[56]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VCC_OUT[57]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VCC_OUT[57]));
// synopsys translate_off
defparam \VCC_OUT[57]~I .input_async_reset = "none";
defparam \VCC_OUT[57]~I .input_power_up = "low";
defparam \VCC_OUT[57]~I .input_register_mode = "none";
defparam \VCC_OUT[57]~I .input_sync_reset = "none";
defparam \VCC_OUT[57]~I .oe_async_reset = "none";
defparam \VCC_OUT[57]~I .oe_power_up = "low";
defparam \VCC_OUT[57]~I .oe_register_mode = "none";
defparam \VCC_OUT[57]~I .oe_sync_reset = "none";
defparam \VCC_OUT[57]~I .operation_mode = "output";
defparam \VCC_OUT[57]~I .output_async_reset = "none";
defparam \VCC_OUT[57]~I .output_power_up = "low";
defparam \VCC_OUT[57]~I .output_register_mode = "none";
defparam \VCC_OUT[57]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VCC_OUT[58]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VCC_OUT[58]));
// synopsys translate_off
defparam \VCC_OUT[58]~I .input_async_reset = "none";
defparam \VCC_OUT[58]~I .input_power_up = "low";
defparam \VCC_OUT[58]~I .input_register_mode = "none";
defparam \VCC_OUT[58]~I .input_sync_reset = "none";
defparam \VCC_OUT[58]~I .oe_async_reset = "none";
defparam \VCC_OUT[58]~I .oe_power_up = "low";
defparam \VCC_OUT[58]~I .oe_register_mode = "none";
defparam \VCC_OUT[58]~I .oe_sync_reset = "none";
defparam \VCC_OUT[58]~I .operation_mode = "output";
defparam \VCC_OUT[58]~I .output_async_reset = "none";
defparam \VCC_OUT[58]~I .output_power_up = "low";
defparam \VCC_OUT[58]~I .output_register_mode = "none";
defparam \VCC_OUT[58]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VCC_OUT[59]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VCC_OUT[59]));
// synopsys translate_off
defparam \VCC_OUT[59]~I .input_async_reset = "none";
defparam \VCC_OUT[59]~I .input_power_up = "low";
defparam \VCC_OUT[59]~I .input_register_mode = "none";
defparam \VCC_OUT[59]~I .input_sync_reset = "none";
defparam \VCC_OUT[59]~I .oe_async_reset = "none";
defparam \VCC_OUT[59]~I .oe_power_up = "low";
defparam \VCC_OUT[59]~I .oe_register_mode = "none";
defparam \VCC_OUT[59]~I .oe_sync_reset = "none";
defparam \VCC_OUT[59]~I .operation_mode = "output";
defparam \VCC_OUT[59]~I .output_async_reset = "none";
defparam \VCC_OUT[59]~I .output_power_up = "low";
defparam \VCC_OUT[59]~I .output_register_mode = "none";
defparam \VCC_OUT[59]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VCC_OUT[60]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VCC_OUT[60]));
// synopsys translate_off
defparam \VCC_OUT[60]~I .input_async_reset = "none";
defparam \VCC_OUT[60]~I .input_power_up = "low";
defparam \VCC_OUT[60]~I .input_register_mode = "none";
defparam \VCC_OUT[60]~I .input_sync_reset = "none";
defparam \VCC_OUT[60]~I .oe_async_reset = "none";
defparam \VCC_OUT[60]~I .oe_power_up = "low";
defparam \VCC_OUT[60]~I .oe_register_mode = "none";
defparam \VCC_OUT[60]~I .oe_sync_reset = "none";
defparam \VCC_OUT[60]~I .operation_mode = "output";
defparam \VCC_OUT[60]~I .output_async_reset = "none";
defparam \VCC_OUT[60]~I .output_power_up = "low";
defparam \VCC_OUT[60]~I .output_register_mode = "none";
defparam \VCC_OUT[60]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VCC_OUT[61]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VCC_OUT[61]));
// synopsys translate_off
defparam \VCC_OUT[61]~I .input_async_reset = "none";
defparam \VCC_OUT[61]~I .input_power_up = "low";
defparam \VCC_OUT[61]~I .input_register_mode = "none";
defparam \VCC_OUT[61]~I .input_sync_reset = "none";
defparam \VCC_OUT[61]~I .oe_async_reset = "none";
defparam \VCC_OUT[61]~I .oe_power_up = "low";
defparam \VCC_OUT[61]~I .oe_register_mode = "none";
defparam \VCC_OUT[61]~I .oe_sync_reset = "none";
defparam \VCC_OUT[61]~I .operation_mode = "output";
defparam \VCC_OUT[61]~I .output_async_reset = "none";
defparam \VCC_OUT[61]~I .output_power_up = "low";
defparam \VCC_OUT[61]~I .output_register_mode = "none";
defparam \VCC_OUT[61]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VCC_OUT[62]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VCC_OUT[62]));
// synopsys translate_off
defparam \VCC_OUT[62]~I .input_async_reset = "none";
defparam \VCC_OUT[62]~I .input_power_up = "low";
defparam \VCC_OUT[62]~I .input_register_mode = "none";
defparam \VCC_OUT[62]~I .input_sync_reset = "none";
defparam \VCC_OUT[62]~I .oe_async_reset = "none";
defparam \VCC_OUT[62]~I .oe_power_up = "low";
defparam \VCC_OUT[62]~I .oe_register_mode = "none";
defparam \VCC_OUT[62]~I .oe_sync_reset = "none";
defparam \VCC_OUT[62]~I .operation_mode = "output";
defparam \VCC_OUT[62]~I .output_async_reset = "none";
defparam \VCC_OUT[62]~I .output_power_up = "low";
defparam \VCC_OUT[62]~I .output_register_mode = "none";
defparam \VCC_OUT[62]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VCC_OUT[63]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VCC_OUT[63]));
// synopsys translate_off
defparam \VCC_OUT[63]~I .input_async_reset = "none";
defparam \VCC_OUT[63]~I .input_power_up = "low";
defparam \VCC_OUT[63]~I .input_register_mode = "none";
defparam \VCC_OUT[63]~I .input_sync_reset = "none";
defparam \VCC_OUT[63]~I .oe_async_reset = "none";
defparam \VCC_OUT[63]~I .oe_power_up = "low";
defparam \VCC_OUT[63]~I .oe_register_mode = "none";
defparam \VCC_OUT[63]~I .oe_sync_reset = "none";
defparam \VCC_OUT[63]~I .operation_mode = "output";
defparam \VCC_OUT[63]~I .output_async_reset = "none";
defparam \VCC_OUT[63]~I .output_power_up = "low";
defparam \VCC_OUT[63]~I .output_register_mode = "none";
defparam \VCC_OUT[63]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GND_OUT[0]~I (
	.datain(!\Mux0~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GND_OUT[0]));
// synopsys translate_off
defparam \GND_OUT[0]~I .input_async_reset = "none";
defparam \GND_OUT[0]~I .input_power_up = "low";
defparam \GND_OUT[0]~I .input_register_mode = "none";
defparam \GND_OUT[0]~I .input_sync_reset = "none";
defparam \GND_OUT[0]~I .oe_async_reset = "none";
defparam \GND_OUT[0]~I .oe_power_up = "low";
defparam \GND_OUT[0]~I .oe_register_mode = "none";
defparam \GND_OUT[0]~I .oe_sync_reset = "none";
defparam \GND_OUT[0]~I .operation_mode = "output";
defparam \GND_OUT[0]~I .output_async_reset = "none";
defparam \GND_OUT[0]~I .output_power_up = "low";
defparam \GND_OUT[0]~I .output_register_mode = "none";
defparam \GND_OUT[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GND_OUT[1]~I (
	.datain(!\Mux0~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GND_OUT[1]));
// synopsys translate_off
defparam \GND_OUT[1]~I .input_async_reset = "none";
defparam \GND_OUT[1]~I .input_power_up = "low";
defparam \GND_OUT[1]~I .input_register_mode = "none";
defparam \GND_OUT[1]~I .input_sync_reset = "none";
defparam \GND_OUT[1]~I .oe_async_reset = "none";
defparam \GND_OUT[1]~I .oe_power_up = "low";
defparam \GND_OUT[1]~I .oe_register_mode = "none";
defparam \GND_OUT[1]~I .oe_sync_reset = "none";
defparam \GND_OUT[1]~I .operation_mode = "output";
defparam \GND_OUT[1]~I .output_async_reset = "none";
defparam \GND_OUT[1]~I .output_power_up = "low";
defparam \GND_OUT[1]~I .output_register_mode = "none";
defparam \GND_OUT[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GND_OUT[2]~I (
	.datain(!\Mux0~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GND_OUT[2]));
// synopsys translate_off
defparam \GND_OUT[2]~I .input_async_reset = "none";
defparam \GND_OUT[2]~I .input_power_up = "low";
defparam \GND_OUT[2]~I .input_register_mode = "none";
defparam \GND_OUT[2]~I .input_sync_reset = "none";
defparam \GND_OUT[2]~I .oe_async_reset = "none";
defparam \GND_OUT[2]~I .oe_power_up = "low";
defparam \GND_OUT[2]~I .oe_register_mode = "none";
defparam \GND_OUT[2]~I .oe_sync_reset = "none";
defparam \GND_OUT[2]~I .operation_mode = "output";
defparam \GND_OUT[2]~I .output_async_reset = "none";
defparam \GND_OUT[2]~I .output_power_up = "low";
defparam \GND_OUT[2]~I .output_register_mode = "none";
defparam \GND_OUT[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GND_OUT[3]~I (
	.datain(!\Mux0~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GND_OUT[3]));
// synopsys translate_off
defparam \GND_OUT[3]~I .input_async_reset = "none";
defparam \GND_OUT[3]~I .input_power_up = "low";
defparam \GND_OUT[3]~I .input_register_mode = "none";
defparam \GND_OUT[3]~I .input_sync_reset = "none";
defparam \GND_OUT[3]~I .oe_async_reset = "none";
defparam \GND_OUT[3]~I .oe_power_up = "low";
defparam \GND_OUT[3]~I .oe_register_mode = "none";
defparam \GND_OUT[3]~I .oe_sync_reset = "none";
defparam \GND_OUT[3]~I .operation_mode = "output";
defparam \GND_OUT[3]~I .output_async_reset = "none";
defparam \GND_OUT[3]~I .output_power_up = "low";
defparam \GND_OUT[3]~I .output_register_mode = "none";
defparam \GND_OUT[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GND_OUT[4]~I (
	.datain(!\Mux0~4_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GND_OUT[4]));
// synopsys translate_off
defparam \GND_OUT[4]~I .input_async_reset = "none";
defparam \GND_OUT[4]~I .input_power_up = "low";
defparam \GND_OUT[4]~I .input_register_mode = "none";
defparam \GND_OUT[4]~I .input_sync_reset = "none";
defparam \GND_OUT[4]~I .oe_async_reset = "none";
defparam \GND_OUT[4]~I .oe_power_up = "low";
defparam \GND_OUT[4]~I .oe_register_mode = "none";
defparam \GND_OUT[4]~I .oe_sync_reset = "none";
defparam \GND_OUT[4]~I .operation_mode = "output";
defparam \GND_OUT[4]~I .output_async_reset = "none";
defparam \GND_OUT[4]~I .output_power_up = "low";
defparam \GND_OUT[4]~I .output_register_mode = "none";
defparam \GND_OUT[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GND_OUT[5]~I (
	.datain(!\Mux0~5_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GND_OUT[5]));
// synopsys translate_off
defparam \GND_OUT[5]~I .input_async_reset = "none";
defparam \GND_OUT[5]~I .input_power_up = "low";
defparam \GND_OUT[5]~I .input_register_mode = "none";
defparam \GND_OUT[5]~I .input_sync_reset = "none";
defparam \GND_OUT[5]~I .oe_async_reset = "none";
defparam \GND_OUT[5]~I .oe_power_up = "low";
defparam \GND_OUT[5]~I .oe_register_mode = "none";
defparam \GND_OUT[5]~I .oe_sync_reset = "none";
defparam \GND_OUT[5]~I .operation_mode = "output";
defparam \GND_OUT[5]~I .output_async_reset = "none";
defparam \GND_OUT[5]~I .output_power_up = "low";
defparam \GND_OUT[5]~I .output_register_mode = "none";
defparam \GND_OUT[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GND_OUT[6]~I (
	.datain(!\Mux0~6_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GND_OUT[6]));
// synopsys translate_off
defparam \GND_OUT[6]~I .input_async_reset = "none";
defparam \GND_OUT[6]~I .input_power_up = "low";
defparam \GND_OUT[6]~I .input_register_mode = "none";
defparam \GND_OUT[6]~I .input_sync_reset = "none";
defparam \GND_OUT[6]~I .oe_async_reset = "none";
defparam \GND_OUT[6]~I .oe_power_up = "low";
defparam \GND_OUT[6]~I .oe_register_mode = "none";
defparam \GND_OUT[6]~I .oe_sync_reset = "none";
defparam \GND_OUT[6]~I .operation_mode = "output";
defparam \GND_OUT[6]~I .output_async_reset = "none";
defparam \GND_OUT[6]~I .output_power_up = "low";
defparam \GND_OUT[6]~I .output_register_mode = "none";
defparam \GND_OUT[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GND_OUT[7]~I (
	.datain(!\Equal1~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GND_OUT[7]));
// synopsys translate_off
defparam \GND_OUT[7]~I .input_async_reset = "none";
defparam \GND_OUT[7]~I .input_power_up = "low";
defparam \GND_OUT[7]~I .input_register_mode = "none";
defparam \GND_OUT[7]~I .input_sync_reset = "none";
defparam \GND_OUT[7]~I .oe_async_reset = "none";
defparam \GND_OUT[7]~I .oe_power_up = "low";
defparam \GND_OUT[7]~I .oe_register_mode = "none";
defparam \GND_OUT[7]~I .oe_sync_reset = "none";
defparam \GND_OUT[7]~I .operation_mode = "output";
defparam \GND_OUT[7]~I .output_async_reset = "none";
defparam \GND_OUT[7]~I .output_power_up = "low";
defparam \GND_OUT[7]~I .output_register_mode = "none";
defparam \GND_OUT[7]~I .output_sync_reset = "none";
// synopsys translate_on

endmodule
