/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [13:0] _00_;
  wire [18:0] _01_;
  wire celloutsig_0_0z;
  wire [3:0] celloutsig_0_10z;
  wire [6:0] celloutsig_0_16z;
  wire [12:0] celloutsig_0_19z;
  wire [7:0] celloutsig_0_1z;
  wire [4:0] celloutsig_0_20z;
  wire [21:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire [9:0] celloutsig_0_5z;
  wire [4:0] celloutsig_0_7z;
  wire [5:0] celloutsig_0_8z;
  wire [6:0] celloutsig_1_0z;
  wire [5:0] celloutsig_1_13z;
  wire [13:0] celloutsig_1_16z;
  wire [2:0] celloutsig_1_18z;
  wire [13:0] celloutsig_1_19z;
  wire [2:0] celloutsig_1_1z;
  wire [9:0] celloutsig_1_3z;
  wire [13:0] celloutsig_1_4z;
  wire [22:0] celloutsig_1_5z;
  wire [14:0] celloutsig_1_6z;
  wire [4:0] celloutsig_1_8z;
  wire [10:0] celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_13z = celloutsig_1_5z[16:11] + celloutsig_1_4z[7:2];
  assign celloutsig_1_19z = in_data[183:170] + { celloutsig_1_16z[6:3], celloutsig_1_3z };
  assign celloutsig_0_8z = { celloutsig_0_3z[21:17], celloutsig_0_0z } + in_data[54:49];
  assign celloutsig_0_10z = celloutsig_0_5z[7:4] + celloutsig_0_7z[4:1];
  assign celloutsig_0_1z = in_data[29:22] + in_data[81:74];
  assign celloutsig_0_16z = { _00_[10:9], celloutsig_0_7z } + { celloutsig_0_8z[3:1], celloutsig_0_10z };
  assign celloutsig_1_8z = celloutsig_1_6z[11:7] + celloutsig_1_5z[22:18];
  reg [18:0] _09_;
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_18z[0])
    if (celloutsig_1_18z[0]) _09_ <= 19'h00000;
    else _09_ <= { celloutsig_0_1z[5:3], celloutsig_0_1z, celloutsig_0_1z };
  assign { _01_[18:16], _00_, _01_[1:0] } = _09_;
  assign celloutsig_0_4z = { in_data[8:6], celloutsig_0_0z } < in_data[93:90];
  assign celloutsig_0_5z = { in_data[24:16], celloutsig_0_0z } % { 1'h1, celloutsig_0_3z[16:9], in_data[0] };
  assign celloutsig_1_5z = in_data[130:108] % { 1'h1, in_data[115:107], celloutsig_1_3z, celloutsig_1_1z };
  assign celloutsig_0_3z = { in_data[85:66], celloutsig_0_0z, celloutsig_0_0z } * { _01_[18:16], _00_[13:4], celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_0_7z = celloutsig_0_5z[6:2] * { celloutsig_0_3z[11:8], celloutsig_0_4z };
  assign celloutsig_1_0z = in_data[155:149] * in_data[122:116];
  assign celloutsig_1_9z = { celloutsig_1_5z[12:7], celloutsig_1_8z } * in_data[127:117];
  assign celloutsig_0_19z = ~ { _01_[18:16], _00_[13:4] };
  assign celloutsig_1_3z = ~ { celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_1_16z = { celloutsig_1_5z[15:7], celloutsig_1_8z } >> in_data[129:116];
  assign celloutsig_1_18z = celloutsig_1_9z[9:7] >> celloutsig_1_13z[5:3];
  assign celloutsig_0_20z = { _01_[16], _00_[13:10] } >> celloutsig_0_16z[5:1];
  assign celloutsig_1_1z = in_data[148:146] >> in_data[183:181];
  assign celloutsig_1_4z = in_data[163:150] >> { in_data[127:117], celloutsig_1_1z };
  assign celloutsig_1_6z = { celloutsig_1_4z[5], celloutsig_1_4z } >> { celloutsig_1_1z[2], celloutsig_1_4z };
  assign celloutsig_0_0z = ~((in_data[11] & in_data[84]) | in_data[21]);
  assign _01_[15:2] = _00_;
  assign { out_data[130:128], out_data[109:96], out_data[44:32], out_data[4:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_19z, celloutsig_0_20z };
endmodule
