static void F_1 ( T_1 * V_1 , T_2 * V_2 ,\r\nint V_3 ,\r\nunsigned char * V_4 , int V_5 ,\r\nconst T_3 * V_6 )\r\n{\r\nif ( V_2 && V_2 -> V_7 ) {\r\nV_2 -> V_7 ( V_2 , V_4 , V_5 , V_6 , V_8 ) ;\r\n}\r\n}\r\nstatic void\r\nF_2 ( void * V_9 ,\r\nT_4 * V_4 , T_5 V_5 ,\r\nconst T_3 * V_6 )\r\n{\r\nT_1 * V_1 = ( T_1 * ) V_9 ;\r\nint V_10 , V_3 ;\r\nint V_11 ;\r\nT_6 V_12 ;\r\nT_4 V_13 = FALSE , V_14 = FALSE ;\r\nF_3 ( V_1 , V_15 , L_1\r\nL_2 ,\r\nF_4 ( ( V_4 ) + sizeof( T_6 ) * 0 ) & 0xFFFF ,\r\nF_4 ( ( V_4 ) + sizeof( T_6 ) * 1 ) & 0xFFFF ,\r\nF_4 ( ( V_4 ) + sizeof( T_6 ) * 2 ) & 0xFFFF ,\r\nF_4 ( ( V_4 ) + sizeof( T_6 ) * 3 ) & 0xFFFF ,\r\nF_4 ( ( V_4 ) + sizeof( T_6 ) * 4 ) & 0xFFFF ,\r\nF_4 ( ( V_4 ) + sizeof( T_6 ) * 5 ) & 0xFFFF ,\r\nF_4 ( ( V_4 ) + sizeof( T_6 ) * 6 ) & 0xFFFF ,\r\nF_4 ( ( V_4 ) + sizeof( T_6 ) * 7 ) & 0xFFFF ,\r\nV_5 ) ;\r\nV_3 = F_4 ( ( V_4 ) + sizeof( T_6 ) ) & 0xFF00 ;\r\nV_11 = ( V_3 & 0x0F00 ) >> V_16 ;\r\nV_12 = F_4 ( V_4 ) ;\r\nif ( V_12 == V_17 )\r\n{\r\n#define F_5 14\r\nT_4 V_18 ;\r\nT_7 * V_19 ;\r\nV_18 = ( F_4 ( V_4 + F_5 ) ) & 0xff ;\r\nV_19 = V_1 -> V_19 [ V_18 ] ;\r\n#ifdef F_6\r\nif ( V_19 -> V_20 == V_21 )\r\n{\r\nT_4 * V_22 ;\r\nV_22 = ( T_4 * ) V_6 -> V_23 [ 0 ] . V_24 + V_25 ;\r\nF_3 ( V_1 , V_15 ,\r\nL_3 ,\r\nV_18 , V_22 [ 0 ] , V_22 [ 1 ] , V_22 [ 2 ] , V_22 [ 3 ] , V_22 [ 4 ] , V_22 [ 5 ] ) ;\r\nF_7 ( V_1 , V_18 , V_22 ) ;\r\n}\r\n#endif\r\nV_13 = F_8 ( V_1 , V_4 , V_6 , & V_14 , V_19 ) ;\r\nF_3 ( V_1 , V_26 , L_4 , ( V_13 ) ? L_5 : L_6 ) ;\r\n}\r\nif ( V_13 )\r\n{\r\nif( V_4 != NULL && V_6 != NULL ) {\r\nF_1 ( V_1 , V_1 -> V_27 , V_3 , V_4 , V_5 , V_6 ) ;\r\n}\r\nelse{\r\nF_9 ( V_1 , L_7 ) ;\r\n}\r\n#ifdef F_10\r\nF_1 ( V_1 , V_1 -> V_28 ,\r\nV_3 ,\r\nV_4 , V_5 , V_6 ) ;\r\n#endif\r\n}\r\nelse\r\n{\r\nif ( ! V_3 ) {\r\nif( V_12 == V_29 ) {\r\nF_11 ( V_1 , V_4 , V_5 ) ;\r\n}\r\nelse if ( V_12 != V_17 ) {\r\nF_1 ( V_1 , V_1 -> V_27 , V_3 , V_4 , V_5 , V_6 ) ;\r\n#ifdef F_10\r\nF_1 ( V_1 , V_1 -> V_28 ,\r\nV_3 ,\r\nV_4 , V_5 , V_6 ) ;\r\n#endif\r\n}\r\nelse\r\n{\r\n#if ( F_12 ( F_6 ) && F_12 ( V_30 ) )\r\n#define F_13 sizeof(CSR_SIGNAL_PRIMITIVE_HEADER) + 22\r\nT_7 * V_19 ;\r\nT_4 V_18 ;\r\nT_8 V_31 = V_32 ;\r\nV_18 = ( F_4 ( V_4 + F_5 ) ) & 0xff ;\r\nV_19 = V_1 -> V_19 [ V_18 ] ;\r\nV_31 = F_4 ( V_4 + F_13 ) ;\r\nif ( ( ! V_14 ) &&\r\n( V_19 -> V_20 == V_33 ) &&\r\n( V_31 == V_34 ) &&\r\n( ( V_1 -> V_35 == 1 )\r\n#ifdef F_14\r\n|| ( V_1 -> V_36 == 1 )\r\n#endif\r\n) )\r\n{\r\nT_9 signal ;\r\nT_4 * V_37 ;\r\nT_10 V_38 ;\r\nT_8 V_18 = 0 ;\r\nT_4 V_39 = TRUE ;\r\nF_3 ( V_1 , V_26 , L_8 ) ;\r\nV_38 = F_15 ( V_4 , & signal ) ;\r\nif ( V_38 ) {\r\nF_9 ( V_1 , L_9 ,\r\nF_4 ( V_4 ) ) ;\r\nreturn;\r\n}\r\nV_37 = ( T_4 * ) V_6 -> V_23 [ 0 ] . V_24 + V_40 ;\r\nV_39 = ( V_37 [ 0 ] & 0x01 ) ? TRUE : FALSE ;\r\nF_3 ( V_1 , V_26 ,\r\nL_10 ,\r\n( ( V_39 ) ? L_11 : L_12 ) ,\r\n( ( V_1 -> V_35 ) ? L_13 : L_14 ) ,\r\n( ( V_1 -> V_36 ) ? L_13 : L_14 ) ) ;\r\nif ( ( ( V_39 ) && ( V_1 -> V_35 == 1 ) )\r\n#ifdef F_14\r\n|| ( ( ! V_39 ) && ( V_1 -> V_36 == 1 ) )\r\n#endif\r\n)\r\n{\r\nF_3 ( V_1 , V_41 , L_15 ) ;\r\nF_16 ( V_1 -> V_42 , 0 , V_18 , V_5 , V_4 , V_6 -> V_23 [ 0 ] . V_43 , ( T_4 * ) V_6 -> V_23 [ 0 ] . V_24 ) ;\r\nfor ( V_10 = 0 ; V_10 < V_44 ; V_10 ++ ) {\r\nif ( V_6 -> V_23 [ V_10 ] . V_43 != 0 ) {\r\nF_17 ( V_1 , ( void * ) & V_6 -> V_23 [ V_10 ] ) ;\r\n}\r\n}\r\nreturn;\r\n}\r\n}\r\n#endif\r\n}\r\n}\r\nif( ! V_14 ) {\r\nif ( ( V_11 < V_45 ) &&\r\n( & V_1 -> V_46 [ V_11 ] != V_1 -> V_47 ) ) {\r\nF_3 ( V_1 , V_26 , L_16 ) ;\r\nF_1 ( V_1 , & V_1 -> V_46 [ V_11 ] ,\r\nV_3 ,\r\nV_4 , V_5 , V_6 ) ;\r\n}\r\n}\r\n}\r\nswitch ( V_12 )\r\n{\r\n#ifdef F_18\r\ncase V_48 :\r\n#endif\r\nbreak;\r\ncase V_17 :\r\nif ( ! V_14 )\r\n{\r\nbreak;\r\n}\r\ndefault:\r\nfor ( V_10 = 0 ; V_10 < V_44 ; V_10 ++ ) {\r\nif ( V_6 -> V_23 [ V_10 ] . V_43 != 0 ) {\r\nF_17 ( V_1 , ( void * ) & V_6 -> V_23 [ V_10 ] ) ;\r\n}\r\n}\r\n}\r\n}\r\nstatic T_4 F_19 ( T_1 * V_1 )\r\n{\r\nreturn ( ( ( V_1 -> V_49 . V_50 + 1 ) % V_1 -> V_49 . V_51 ) == ( V_1 -> V_49 . V_52 ) ) ;\r\n}\r\nvoid F_20 ( void * V_9 )\r\n{\r\nT_1 * V_1 = ( T_1 * ) V_9 ;\r\nF_3 ( V_1 , V_41 , L_17 ,\r\nV_1 -> V_49 . V_52 , V_1 -> V_49 . V_50 ) ;\r\nif( V_1 != NULL ) {\r\nT_4 V_52 = V_1 -> V_49 . V_52 ;\r\nwhile ( V_52 != V_1 -> V_49 . V_50 )\r\n{\r\nT_11 * V_53 = & V_1 -> V_49 . V_54 [ V_52 ] ;\r\nF_3 ( V_1 , V_26 , L_17 ,\r\nV_52 , V_1 -> V_49 . V_50 ) ;\r\nF_2 ( V_1 , V_53 -> V_55 , V_53 -> V_56 , & V_53 -> V_57 ) ;\r\nV_52 ++ ;\r\nif( V_52 >= V_1 -> V_49 . V_51 ) {\r\nV_52 = 0 ;\r\n}\r\n}\r\nV_1 -> V_49 . V_52 = V_52 ;\r\n}\r\n}\r\nvoid F_21 ( struct V_58 * V_59 )\r\n{\r\nT_1 * V_1 = F_22 ( V_59 , T_1 , V_60 ) ;\r\nF_20 ( V_1 ) ;\r\n}\r\nvoid\r\nF_23 ( void * V_9 ,\r\nT_4 * V_4 , T_5 V_5 ,\r\nconst T_3 * V_6 )\r\n{\r\n#ifdef F_24\r\nT_1 * V_1 = ( T_1 * ) V_9 ;\r\nT_4 V_50 ;\r\nint V_10 ;\r\nT_11 * V_54 ;\r\nF_3 ( V_1 , V_15 , L_18\r\nL_2 ,\r\nF_4 ( ( V_4 ) + sizeof( T_6 ) * 0 ) & 0xFFFF ,\r\nF_4 ( ( V_4 ) + sizeof( T_6 ) * 1 ) & 0xFFFF ,\r\nF_4 ( ( V_4 ) + sizeof( T_6 ) * 2 ) & 0xFFFF ,\r\nF_4 ( ( V_4 ) + sizeof( T_6 ) * 3 ) & 0xFFFF ,\r\nF_4 ( ( V_4 ) + sizeof( T_6 ) * 4 ) & 0xFFFF ,\r\nF_4 ( ( V_4 ) + sizeof( T_6 ) * 5 ) & 0xFFFF ,\r\nF_4 ( ( V_4 ) + sizeof( T_6 ) * 6 ) & 0xFFFF ,\r\nF_4 ( ( V_4 ) + sizeof( T_6 ) * 7 ) & 0xFFFF , V_5 ) ;\r\nif( F_19 ( V_1 ) ) {\r\nF_9 ( V_1 , L_19 ) ;\r\nfor ( V_10 = 0 ; V_10 < V_44 ; V_10 ++ ) {\r\nif ( V_6 -> V_23 [ V_10 ] . V_43 != 0 ) {\r\nF_17 ( V_1 , ( void * ) & V_6 -> V_23 [ V_10 ] ) ;\r\n}\r\n}\r\nreturn;\r\n}\r\nV_50 = V_1 -> V_49 . V_50 ;\r\nV_54 = & V_1 -> V_49 . V_54 [ V_50 ] ;\r\nmemcpy ( V_54 -> V_55 , V_4 , V_5 ) ;\r\nV_54 -> V_56 = V_5 ;\r\nV_54 -> V_57 = * V_6 ;\r\nV_50 ++ ;\r\nif( V_50 >= V_1 -> V_49 . V_51 ) {\r\nV_50 = 0 ;\r\n}\r\nF_3 ( V_1 , V_41 , L_20 , V_1 -> V_49 . V_50 ) ;\r\nV_1 -> V_49 . V_50 = V_50 ;\r\n#ifndef F_25\r\nF_26 ( V_1 -> V_61 , & V_1 -> V_60 ) ;\r\n#endif\r\n#else\r\nF_2 ( V_9 , V_4 , V_5 , V_6 ) ;\r\n#endif\r\n}
