

================================================================
== Vitis HLS Report for 'load_A_Pipeline_VITIS_LOOP_18_1'
================================================================
* Date:           Wed Sep 10 13:05:28 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        spmm_prj
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.920 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_18_1  |        ?|        ?|         3|          1|          1|     ?|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       64|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       54|    -|
|Register             |        -|     -|      101|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      101|      118|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln18_fu_96_p2                 |         +|   0|  0|  38|          31|           1|
    |ap_block_state2_pp0_stage0_iter1  |       and|   0|  0|   2|           1|           1|
    |icmp_ln18_fu_90_p2                |      icmp|   0|  0|  20|          32|          32|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  64|          66|          37|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |A_stream1_blk_n          |   9|          2|    1|          2|
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_load  |   9|          2|   31|         62|
    |gmem0_blk_n_R            |   9|          2|    1|          2|
    |i_fu_46                  |   9|          2|   31|         62|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  54|         12|   66|        132|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |gmem0_addr_read_reg_129           |  64|   0|   64|          0|
    |i_fu_46                           |  31|   0|   31|          0|
    |icmp_ln18_reg_125                 |   1|   0|    1|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 101|   0|  101|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+---------------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |          Source Object          |    C Type    |
+----------------------+-----+-----+------------+---------------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  load_A_Pipeline_VITIS_LOOP_18_1|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  load_A_Pipeline_VITIS_LOOP_18_1|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  load_A_Pipeline_VITIS_LOOP_18_1|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  load_A_Pipeline_VITIS_LOOP_18_1|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  load_A_Pipeline_VITIS_LOOP_18_1|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  load_A_Pipeline_VITIS_LOOP_18_1|  return value|
|m_axi_gmem0_AWVALID   |  out|    1|       m_axi|                            gmem0|       pointer|
|m_axi_gmem0_AWREADY   |   in|    1|       m_axi|                            gmem0|       pointer|
|m_axi_gmem0_AWADDR    |  out|   64|       m_axi|                            gmem0|       pointer|
|m_axi_gmem0_AWID      |  out|    1|       m_axi|                            gmem0|       pointer|
|m_axi_gmem0_AWLEN     |  out|   32|       m_axi|                            gmem0|       pointer|
|m_axi_gmem0_AWSIZE    |  out|    3|       m_axi|                            gmem0|       pointer|
|m_axi_gmem0_AWBURST   |  out|    2|       m_axi|                            gmem0|       pointer|
|m_axi_gmem0_AWLOCK    |  out|    2|       m_axi|                            gmem0|       pointer|
|m_axi_gmem0_AWCACHE   |  out|    4|       m_axi|                            gmem0|       pointer|
|m_axi_gmem0_AWPROT    |  out|    3|       m_axi|                            gmem0|       pointer|
|m_axi_gmem0_AWQOS     |  out|    4|       m_axi|                            gmem0|       pointer|
|m_axi_gmem0_AWREGION  |  out|    4|       m_axi|                            gmem0|       pointer|
|m_axi_gmem0_AWUSER    |  out|    1|       m_axi|                            gmem0|       pointer|
|m_axi_gmem0_WVALID    |  out|    1|       m_axi|                            gmem0|       pointer|
|m_axi_gmem0_WREADY    |   in|    1|       m_axi|                            gmem0|       pointer|
|m_axi_gmem0_WDATA     |  out|   64|       m_axi|                            gmem0|       pointer|
|m_axi_gmem0_WSTRB     |  out|    8|       m_axi|                            gmem0|       pointer|
|m_axi_gmem0_WLAST     |  out|    1|       m_axi|                            gmem0|       pointer|
|m_axi_gmem0_WID       |  out|    1|       m_axi|                            gmem0|       pointer|
|m_axi_gmem0_WUSER     |  out|    1|       m_axi|                            gmem0|       pointer|
|m_axi_gmem0_ARVALID   |  out|    1|       m_axi|                            gmem0|       pointer|
|m_axi_gmem0_ARREADY   |   in|    1|       m_axi|                            gmem0|       pointer|
|m_axi_gmem0_ARADDR    |  out|   64|       m_axi|                            gmem0|       pointer|
|m_axi_gmem0_ARID      |  out|    1|       m_axi|                            gmem0|       pointer|
|m_axi_gmem0_ARLEN     |  out|   32|       m_axi|                            gmem0|       pointer|
|m_axi_gmem0_ARSIZE    |  out|    3|       m_axi|                            gmem0|       pointer|
|m_axi_gmem0_ARBURST   |  out|    2|       m_axi|                            gmem0|       pointer|
|m_axi_gmem0_ARLOCK    |  out|    2|       m_axi|                            gmem0|       pointer|
|m_axi_gmem0_ARCACHE   |  out|    4|       m_axi|                            gmem0|       pointer|
|m_axi_gmem0_ARPROT    |  out|    3|       m_axi|                            gmem0|       pointer|
|m_axi_gmem0_ARQOS     |  out|    4|       m_axi|                            gmem0|       pointer|
|m_axi_gmem0_ARREGION  |  out|    4|       m_axi|                            gmem0|       pointer|
|m_axi_gmem0_ARUSER    |  out|    1|       m_axi|                            gmem0|       pointer|
|m_axi_gmem0_RVALID    |   in|    1|       m_axi|                            gmem0|       pointer|
|m_axi_gmem0_RREADY    |  out|    1|       m_axi|                            gmem0|       pointer|
|m_axi_gmem0_RDATA     |   in|   64|       m_axi|                            gmem0|       pointer|
|m_axi_gmem0_RLAST     |   in|    1|       m_axi|                            gmem0|       pointer|
|m_axi_gmem0_RID       |   in|    1|       m_axi|                            gmem0|       pointer|
|m_axi_gmem0_RFIFONUM  |   in|    9|       m_axi|                            gmem0|       pointer|
|m_axi_gmem0_RUSER     |   in|    1|       m_axi|                            gmem0|       pointer|
|m_axi_gmem0_RRESP     |   in|    2|       m_axi|                            gmem0|       pointer|
|m_axi_gmem0_BVALID    |   in|    1|       m_axi|                            gmem0|       pointer|
|m_axi_gmem0_BREADY    |  out|    1|       m_axi|                            gmem0|       pointer|
|m_axi_gmem0_BRESP     |   in|    2|       m_axi|                            gmem0|       pointer|
|m_axi_gmem0_BID       |   in|    1|       m_axi|                            gmem0|       pointer|
|m_axi_gmem0_BUSER     |   in|    1|       m_axi|                            gmem0|       pointer|
|A_stream1_din         |  out|   64|     ap_fifo|                        A_stream1|       pointer|
|A_stream1_full_n      |   in|    1|     ap_fifo|                        A_stream1|       pointer|
|A_stream1_write       |  out|    1|     ap_fifo|                        A_stream1|       pointer|
|sext_ln18             |   in|   61|     ap_none|                        sext_ln18|        scalar|
|nnz                   |   in|   32|     ap_none|                              nnz|        scalar|
+----------------------+-----+-----+------------+---------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.26>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 6 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%nnz_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %nnz"   --->   Operation 7 'read' 'nnz_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%sext_ln18_read = read i61 @_ssdm_op_Read.ap_auto.i61, i61 %sext_ln18"   --->   Operation 8 'read' 'sext_ln18_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%sext_ln18_cast = sext i61 %sext_ln18_read"   --->   Operation 9 'sext' 'sext_ln18_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %gmem0, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_4, void @empty_5, void @empty_3, i32 16, i32 16, i32 16, i32 16, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %A_stream1, void @empty_10, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.38ns)   --->   "%store_ln0 = store i31 0, i31 %i"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 13 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%i_load = load i31 %i" [src/spmm_device_fpga.cpp:18]   --->   Operation 14 'load' 'i_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%zext_ln18 = zext i31 %i_load" [src/spmm_device_fpga.cpp:18]   --->   Operation 15 'zext' 'zext_ln18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.85ns)   --->   "%icmp_ln18 = icmp_slt  i32 %zext_ln18, i32 %nnz_read" [src/spmm_device_fpga.cpp:18]   --->   Operation 16 'icmp' 'icmp_ln18' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.87ns)   --->   "%add_ln18 = add i31 %i_load, i31 1" [src/spmm_device_fpga.cpp:18]   --->   Operation 17 'add' 'add_ln18' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln18 = br i1 %icmp_ln18, void %for.end.loopexit.exitStub, void %for.inc.split" [src/spmm_device_fpga.cpp:18]   --->   Operation 18 'br' 'br_ln18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.38ns)   --->   "%store_ln18 = store i31 %add_ln18, i31 %i" [src/spmm_device_fpga.cpp:18]   --->   Operation 19 'store' 'store_ln18' <Predicate = (icmp_ln18)> <Delay = 0.38>

State 2 <SV = 1> <Delay = 2.92>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%gmem0_addr = getelementptr i64 %gmem0, i64 %sext_ln18_cast" [src/spmm_device_fpga.cpp:18]   --->   Operation 20 'getelementptr' 'gmem0_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (2.92ns)   --->   "%gmem0_addr_read = read i64 @_ssdm_op_Read.m_axi.p1i64, i64 %gmem0_addr" [src/spmm_device_fpga.cpp:20]   --->   Operation 21 'read' 'gmem0_addr_read' <Predicate = (icmp_ln18)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 26 'ret' 'ret_ln0' <Predicate = (!icmp_ln18)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.37>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%specpipeline_ln19 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_3" [src/spmm_device_fpga.cpp:19]   --->   Operation 22 'specpipeline' 'specpipeline_ln19' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%specloopname_ln18 = specloopname void @_ssdm_op_SpecLoopName, void @empty_17" [src/spmm_device_fpga.cpp:18]   --->   Operation 23 'specloopname' 'specloopname_ln18' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (1.37ns)   --->   "%write_ln20 = write void @_ssdm_op_Write.ap_fifo.volatile.i64P0A, i64 %A_stream1, i64 %gmem0_addr_read" [src/spmm_device_fpga.cpp:20]   --->   Operation 24 'write' 'write_ln20' <Predicate = true> <Delay = 1.37> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.37> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 16> <FIFO>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln18 = br void %for.inc" [src/spmm_device_fpga.cpp:18]   --->   Operation 25 'br' 'br_ln18' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ sext_ln18]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ nnz]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ A_stream1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                 (alloca       ) [ 0100]
nnz_read          (read         ) [ 0000]
sext_ln18_read    (read         ) [ 0000]
sext_ln18_cast    (sext         ) [ 0110]
specinterface_ln0 (specinterface) [ 0000]
specinterface_ln0 (specinterface) [ 0000]
store_ln0         (store        ) [ 0000]
br_ln0            (br           ) [ 0000]
i_load            (load         ) [ 0000]
zext_ln18         (zext         ) [ 0000]
icmp_ln18         (icmp         ) [ 0110]
add_ln18          (add          ) [ 0000]
br_ln18           (br           ) [ 0000]
store_ln18        (store        ) [ 0000]
gmem0_addr        (getelementptr) [ 0000]
gmem0_addr_read   (read         ) [ 0101]
specpipeline_ln19 (specpipeline ) [ 0000]
specloopname_ln18 (specloopname ) [ 0000]
write_ln20        (write        ) [ 0000]
br_ln18           (br           ) [ 0000]
ret_ln0           (ret          ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem0"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sext_ln18">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln18"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="nnz">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="nnz"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="A_stream1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_stream1"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i61"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.p1i64"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i64P0A"/></StgValue>
</bind>
</comp>

<comp id="46" class="1004" name="i_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="1" slack="0"/>
<pin id="48" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="nnz_read_read_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="32" slack="0"/>
<pin id="52" dir="0" index="1" bw="32" slack="0"/>
<pin id="53" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="nnz_read/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="sext_ln18_read_read_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="61" slack="0"/>
<pin id="58" dir="0" index="1" bw="61" slack="0"/>
<pin id="59" dir="1" index="2" bw="61" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln18_read/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="gmem0_addr_read_read_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="64" slack="0"/>
<pin id="64" dir="0" index="1" bw="64" slack="0"/>
<pin id="65" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem0_addr_read/2 "/>
</bind>
</comp>

<comp id="67" class="1004" name="write_ln20_write_fu_67">
<pin_list>
<pin id="68" dir="0" index="0" bw="0" slack="0"/>
<pin id="69" dir="0" index="1" bw="64" slack="0"/>
<pin id="70" dir="0" index="2" bw="64" slack="1"/>
<pin id="71" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln20/3 "/>
</bind>
</comp>

<comp id="74" class="1004" name="sext_ln18_cast_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="61" slack="0"/>
<pin id="76" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln18_cast/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="store_ln0_store_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="0" index="1" bw="31" slack="0"/>
<pin id="81" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="83" class="1004" name="i_load_load_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="31" slack="0"/>
<pin id="85" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_load/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="zext_ln18_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="31" slack="0"/>
<pin id="88" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln18/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="icmp_ln18_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="32" slack="0"/>
<pin id="92" dir="0" index="1" bw="32" slack="0"/>
<pin id="93" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln18/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="add_ln18_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="31" slack="0"/>
<pin id="98" dir="0" index="1" bw="1" slack="0"/>
<pin id="99" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln18/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="store_ln18_store_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="31" slack="0"/>
<pin id="104" dir="0" index="1" bw="31" slack="0"/>
<pin id="105" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln18/1 "/>
</bind>
</comp>

<comp id="107" class="1004" name="gmem0_addr_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="64" slack="0"/>
<pin id="109" dir="0" index="1" bw="64" slack="1"/>
<pin id="110" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem0_addr/2 "/>
</bind>
</comp>

<comp id="113" class="1005" name="i_reg_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="31" slack="0"/>
<pin id="115" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="120" class="1005" name="sext_ln18_cast_reg_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="64" slack="1"/>
<pin id="122" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln18_cast "/>
</bind>
</comp>

<comp id="125" class="1005" name="icmp_ln18_reg_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="1" slack="1"/>
<pin id="127" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln18 "/>
</bind>
</comp>

<comp id="129" class="1005" name="gmem0_addr_read_reg_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="64" slack="1"/>
<pin id="131" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="gmem0_addr_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="49"><net_src comp="8" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="54"><net_src comp="10" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="55"><net_src comp="4" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="60"><net_src comp="12" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="61"><net_src comp="2" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="66"><net_src comp="36" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="72"><net_src comp="44" pin="0"/><net_sink comp="67" pin=0"/></net>

<net id="73"><net_src comp="6" pin="0"/><net_sink comp="67" pin=1"/></net>

<net id="77"><net_src comp="56" pin="2"/><net_sink comp="74" pin=0"/></net>

<net id="82"><net_src comp="32" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="89"><net_src comp="83" pin="1"/><net_sink comp="86" pin=0"/></net>

<net id="94"><net_src comp="86" pin="1"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="50" pin="2"/><net_sink comp="90" pin=1"/></net>

<net id="100"><net_src comp="83" pin="1"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="34" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="106"><net_src comp="96" pin="2"/><net_sink comp="102" pin=0"/></net>

<net id="111"><net_src comp="0" pin="0"/><net_sink comp="107" pin=0"/></net>

<net id="112"><net_src comp="107" pin="2"/><net_sink comp="62" pin=1"/></net>

<net id="116"><net_src comp="46" pin="1"/><net_sink comp="113" pin=0"/></net>

<net id="117"><net_src comp="113" pin="1"/><net_sink comp="78" pin=1"/></net>

<net id="118"><net_src comp="113" pin="1"/><net_sink comp="83" pin=0"/></net>

<net id="119"><net_src comp="113" pin="1"/><net_sink comp="102" pin=1"/></net>

<net id="123"><net_src comp="74" pin="1"/><net_sink comp="120" pin=0"/></net>

<net id="124"><net_src comp="120" pin="1"/><net_sink comp="107" pin=1"/></net>

<net id="128"><net_src comp="90" pin="2"/><net_sink comp="125" pin=0"/></net>

<net id="132"><net_src comp="62" pin="2"/><net_sink comp="129" pin=0"/></net>

<net id="133"><net_src comp="129" pin="1"/><net_sink comp="67" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem0 | {}
	Port: A_stream1 | {3 }
 - Input state : 
	Port: load_A_Pipeline_VITIS_LOOP_18_1 : gmem0 | {2 }
	Port: load_A_Pipeline_VITIS_LOOP_18_1 : sext_ln18 | {1 }
	Port: load_A_Pipeline_VITIS_LOOP_18_1 : nnz | {1 }
	Port: load_A_Pipeline_VITIS_LOOP_18_1 : A_stream1 | {}
  - Chain level:
	State 1
		store_ln0 : 1
		i_load : 1
		zext_ln18 : 2
		icmp_ln18 : 3
		add_ln18 : 2
		br_ln18 : 4
		store_ln18 : 3
	State 2
		gmem0_addr_read : 1
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|
| Operation|       Functional Unit      |    FF   |   LUT   |
|----------|----------------------------|---------|---------|
|    add   |       add_ln18_fu_96       |    0    |    38   |
|----------|----------------------------|---------|---------|
|   icmp   |       icmp_ln18_fu_90      |    0    |    20   |
|----------|----------------------------|---------|---------|
|          |     nnz_read_read_fu_50    |    0    |    0    |
|   read   |  sext_ln18_read_read_fu_56 |    0    |    0    |
|          | gmem0_addr_read_read_fu_62 |    0    |    0    |
|----------|----------------------------|---------|---------|
|   write  |   write_ln20_write_fu_67   |    0    |    0    |
|----------|----------------------------|---------|---------|
|   sext   |    sext_ln18_cast_fu_74    |    0    |    0    |
|----------|----------------------------|---------|---------|
|   zext   |       zext_ln18_fu_86      |    0    |    0    |
|----------|----------------------------|---------|---------|
|   Total  |                            |    0    |    58   |
|----------|----------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|gmem0_addr_read_reg_129|   64   |
|       i_reg_113       |   31   |
|   icmp_ln18_reg_125   |    1   |
| sext_ln18_cast_reg_120|   64   |
+-----------------------+--------+
|         Total         |   160  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   58   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   160  |    -   |
+-----------+--------+--------+
|   Total   |   160  |   58   |
+-----------+--------+--------+
