# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../project_full_adder_using_2_half_adder.srcs/sources_1/new/full_adder_2HA.v" \
"../../../../../project_half_adder/project_half_adder.srcs/sources_1/new/half adder.v" \
"../../../../project_full_adder_using_2_half_adder.srcs/sim_1/new/full adder testbench.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
