// Seed: 2574865803
module module_0 (
    input tri id_0,
    input supply1 id_1,
    output supply0 id_2,
    output wire id_3,
    output tri1 id_4,
    input supply1 id_5,
    output tri1 id_6,
    input supply1 id_7,
    output wire id_8,
    output supply0 id_9,
    input supply0 id_10,
    input tri1 id_11,
    input supply1 id_12,
    output uwire id_13
);
  always $display;
  assign module_1.type_18 = 0;
  wire id_15, id_16;
  wire id_17;
endmodule
module module_1 (
    output logic id_0,
    output tri0 id_1,
    output logic id_2,
    output supply1 id_3,
    output tri0 id_4,
    input logic id_5,
    output tri0 id_6,
    input tri0 id_7,
    output tri1 id_8,
    input tri0 id_9,
    input uwire id_10,
    input tri1 id_11,
    input wire id_12,
    input tri id_13,
    output tri1 id_14,
    output tri id_15,
    output wand id_16
);
  bit id_18;
  module_0 modCall_1 (
      id_7,
      id_11,
      id_6,
      id_4,
      id_8,
      id_13,
      id_4,
      id_10,
      id_6,
      id_16,
      id_10,
      id_11,
      id_11,
      id_1
  );
  reg id_19;
  always id_2 <= id_5;
  wire id_20;
  if (1)
    always begin : LABEL_0
      if (id_18) id_19 <= id_18;
      id_0 <= -1'b0;
    end
  else wire id_21, id_22;
  wire id_23;
  assign id_6 = id_9;
  id_24(
      .id_0(1)
  );
endmodule
