/*
 * 
 *
 * This license is set out in https://raw.githubusercontent.com/Broadcom-Network-Switching-Software/OpenBCM/master/Legal/LICENSE file.
 * 
 * Copyright 2007-2020 Broadcom Inc. All rights reserved.
 * 
 * Purpose:    Implements application interrupt lists for JERICHO.
 */

/*************
 * INCLUDES  *
 */
#include <shared/bsl.h>

#include <soc/dpp/QUX/qux_intr.h>

#include <bcm/error.h>
#include <bcm/debug.h>
#include <bcm_int/common/debug.h>

#include <appl/diag/system.h>
#include <appl/dcmn/interrupts/dcmn_intr.h>

/*************
 * DEFINES   *
 */
#ifdef _ERR_MSG_MODULE_NAME
#error "_ERR_MSG_MODULE_NAME redefined"
#endif
#define _ERR_MSG_MODULE_NAME BSL_APPL_INTR

/*************
 * TYPE DEFS *
 */
qux_interrupt_type qux_int_disable_on_init[] = {
    INVALIDr
};



qux_interrupt_type qux_int_active_on_init[] = {
/*
 * List of interrupts that are vectors pointing to other interrupt registers
 */
    QUX_INT_NIF_ERROR_ECC,
    QUX_INT_NIF_LINK_STATUS_CHANGE_INT,
    QUX_INT_NIF_NBI_PKT_DROP_COUNTERS_0_75P_INTERRUPT,
    QUX_INT_MMU_ERROR_ECC,
    QUX_INT_IRE_ERROR_ECC,
    QUX_INT_IRE_EXTERNAL_IF_ERROR,
    QUX_INT_OLP_ERROR_ECC,
    QUX_INT_IMP_ERROR_ECC,
    QUX_INT_KAPS_ERROR_ECC,
    QUX_INT_KAPS_KAPS_ERROR,
    QUX_INT_IPS_ERROR_ECC,
    QUX_INT_IHP_ERROR_ECC,
    QUX_INT_SPB_ERROR_ECC,
    QUX_INT_SPB_ERROR_REASSEMBLY,
    QUX_INT_EDB_ERROR_ECC,
    QUX_INT_EDB_ESEM_INTERRUPT_ONE,
    QUX_INT_EDB_GLEM_INTERRUPT_ONE,
    QUX_INT_EDB_EEDB_POINTER_CONFLICT_INT_VEC,
    QUX_INT_ECGM_CGM_REP_AROUND_INT_VEC,
    QUX_INT_EPNI_ERROR_ECC,
    QUX_INT_EPNI_PP_INT_VEC,
    QUX_INT_DDP_ERROR_ECC,
    QUX_INT_DDP_ERROR_EXTERNAL_MEM,
    QUX_INT_IEP_ERROR_ECC,
    QUX_INT_PEM_ERROR_ECC,
    QUX_INT_CRPS_ERROR_ECC,
    QUX_INT_CRPS_ENGINE,
    QUX_INT_CRPS_SRC_INVLID_ACCESS,
    QUX_INT_CRPS_OFFSET_WAS_FILTERED,
    QUX_INT_CRPS_ACCESS_COLLISION,
    QUX_INT_TAR_ERROR_ECC,
    QUX_INT_PPDB_A_ERROR_ECC,
    QUX_INT_PPDB_A_OEMA_INTERRUPT_ONE,
    QUX_INT_PPDB_A_OEMB_INTERRUPT_ONE,
    QUX_INT_PPDB_A_ISEM_INTERRUPT_ONE,
    QUX_INT_CFC_ERROR_ECC,
    QUX_INT_EGQ_ERROR_ECC,
    QUX_INT_EGQ_ERPP_DISCARD_INT_VEC,
    QUX_INT_EGQ_PKT_REAS_INT_VEC,
    QUX_INT_EGQ_ERPP_DISCARD_INT_VEC_2,
    QUX_INT_IPSEC_SPU_WRAPPER_TOP_ERROR_ECC,
    QUX_INT_ILB_ERROR_ECC,
    QUX_INT_ILB_ERROR_MISSING_FRAGMENT,
    QUX_INT_ILB_ERROR_FLUSH,
    QUX_INT_ILB_ERROR_FIFO_OVERFLOW,
    QUX_INT_ILB_ERROR_GROUP_OUT_OF_BUFFERS,
    QUX_INT_ILB_ERROR_MAX_OUT_OF_ORDER,
    QUX_INT_ILB_ERROR_SHARED_OUT_OF_BUFFERS,
    QUX_INT_ILB_ERROR_LONG_SEGMENT,
    QUX_INT_ILB_ERROR_FIFO_OVERFLOW,
    QUX_INT_ILB_ERROR_GUARANTEE_CHANGED,
    QUX_INT_ILB_ERROR_MODEM_NOT_IN_GROUP,
    QUX_INT_ILB_ERRO_MODEM_FIFO_COUNTER_UNDERFLOW,
    QUX_INT_ILB_ERROR_DMFIFO_OVERFLOW,
    QUX_INT_ILB_ERROR_DMFIFO_UNDERFLOW,
    QUX_INT_ILB_ERROR_GROUP_COUNTER_OVERFLOW,
    QUX_INT_ILB_ERROR_GROUP_COUNTER_UNDERFLOW,
    QUX_INT_ILB_ERROR_MODEM_FIFO_COUNTER_OVERFLOW,
    QUX_INT_ILB_ERRO_MODEM_FIFO_COUNTER_UNDERFLOW,
    QUX_INT_SQM_ERROR_ECC,
    QUX_INT_SQM_TX_FIFOS_ERR_INT,
    QUX_INT_SQM_QDC_ERROR_INT,
    QUX_INT_IDB_ERROR_ECC,
    QUX_INT_DRCA_ERROR_ECC,
    QUX_INT_CGM_ERROR_ECC,
    QUX_INT_CGM_TOTAL_VOQ_OCCUPANCY_ERR_INT,
    QUX_INT_CGM_TOTAL_PB_VSQ_OCCUPANCY_ERR_INT,
    QUX_INT_CGM_VOQ_OCCUPANCY_ERR_INT,
    QUX_INT_CGM_VSQ_OCCUPANCY_ERR_INT,
    QUX_INT_CGM_STATISTICS_FIFOS_ERR_INT,
    QUX_INT_CGM_QDC_ERR_INT,
    QUX_INT_OAMP_ERROR_ECC,
    QUX_INT_OAMP_RMAPEM_INTERRUPT_ONE,
    QUX_INT_IHB_ERROR_ECC,
    QUX_INT_SCH_ERROR_ECC,
    QUX_INT_ITE_ERROR_ECC,
    QUX_INT_IPSEC_ERROR_ECC,
    QUX_INT_TXQ_ERROR_ECC,
    QUX_INT_DQM_ERROR_ECC,
    QUX_INT_DQM_TX_FIFOS_ERR_INT,
    QUX_INT_DQM_QDC_ERROR_INT,
    QUX_INT_PTS_ERROR_ECC,
    QUX_INT_ECI_ERROR_ECC,
    QUX_INT_PPDB_B_ERROR_ECC,
    QUX_INT_PPDB_B_LARGE_EM_INTERRUPT_ONE,
    QUX_INT_PPDB_B_LARGE_EM_INTERRUPT_TWO,
    QUX_INT_PPDB_A_TCAM_PROTECTION_ERROR,
    QUX_INT_PPDB_B_ISEM_INTERRUPT_ONE,
/*
 * Parity & ECC error interrupts
 */
    QUX_INT_NIF_ECC_PARITY_ERR_INT,
    QUX_INT_NIF_ECC_ECC_1B_ERR_INT,
    QUX_INT_NIF_ECC_ECC_2B_ERR_INT,
    QUX_INT_MMU_ECC_PARITY_ERR_INT,
    QUX_INT_MMU_ECC_ECC_1B_ERR_INT,
    QUX_INT_MMU_ECC_ECC_2B_ERR_INT,
    QUX_INT_IRE_ECC_PARITY_ERR_INT,
    QUX_INT_IRE_ECC_ECC_1B_ERR_INT,
    QUX_INT_IRE_ECC_ECC_2B_ERR_INT,
    QUX_INT_OLP_ECC_PARITY_ERR_INT,
    QUX_INT_OLP_ECC_ECC_1B_ERR_INT,
    QUX_INT_OLP_ECC_ECC_2B_ERR_INT,
    QUX_INT_IMP_ECC_PARITY_ERR_INT,
    QUX_INT_IMP_ECC_ECC_1B_ERR_INT,
    QUX_INT_IMP_ECC_ECC_2B_ERR_INT,
    QUX_INT_KAPS_ECC_PARITY_ERR_INT,
    QUX_INT_KAPS_ECC_ECC_1B_ERR_INT,
    QUX_INT_KAPS_ECC_ECC_2B_ERR_INT,
    QUX_INT_IPS_ECC_PARITY_ERR_INT,
    QUX_INT_IPS_ECC_ECC_1B_ERR_INT,
    QUX_INT_IPS_ECC_ECC_2B_ERR_INT,
    QUX_INT_IHP_ECC_PARITY_ERR_INT,
    QUX_INT_IHP_ECC_ECC_1B_ERR_INT,
    QUX_INT_IHP_ECC_ECC_2B_ERR_INT,
    QUX_INT_SPB_ECC_PARITY_ERR_INT,
    QUX_INT_SPB_ECC_ECC_1B_ERR_INT,
    QUX_INT_SPB_ECC_ECC_2B_ERR_INT,
    QUX_INT_EDB_ECC_PARITY_ERR_INT,
    QUX_INT_EDB_ECC_ECC_1B_ERR_INT,
    QUX_INT_EDB_ECC_ECC_2B_ERR_INT,
    QUX_INT_EPNI_ECC_PARITY_ERR_INT,
    QUX_INT_EPNI_ECC_ECC_1B_ERR_INT,
    QUX_INT_EPNI_ECC_ECC_2B_ERR_INT,
    QUX_INT_DDP_ECC_PARITY_ERR_INT,
    QUX_INT_DDP_ECC_ECC_1B_ERR_INT,
    QUX_INT_DDP_ECC_ECC_2B_ERR_INT,
    QUX_INT_IEP_ECC_PARITY_ERR_INT,
    QUX_INT_IEP_ECC_ECC_1B_ERR_INT,
    QUX_INT_IEP_ECC_ECC_2B_ERR_INT,
    QUX_INT_PEM_ECC_PARITY_ERR_INT,
    QUX_INT_PEM_ECC_ECC_1B_ERR_INT,
    QUX_INT_PEM_ECC_ECC_2B_ERR_INT,
    QUX_INT_CRPS_ECC_PARITY_ERR_INT,
    QUX_INT_CRPS_ECC_ECC_1B_ERR_INT,
    QUX_INT_CRPS_ECC_ECC_2B_ERR_INT,
    QUX_INT_TAR_ECC_PARITY_ERR_INT,
    QUX_INT_TAR_ECC_ECC_1B_ERR_INT,
    QUX_INT_TAR_ECC_ECC_2B_ERR_INT,
    QUX_INT_PPDB_A_ECC_PARITY_ERR_INT,
    QUX_INT_PPDB_A_ECC_ECC_1B_ERR_INT,
    QUX_INT_PPDB_A_ECC_ECC_2B_ERR_INT,
    QUX_INT_CFC_ECC_PARITY_ERR_INT,
    QUX_INT_CFC_ECC_ECC_1B_ERR_INT,
    QUX_INT_CFC_ECC_ECC_2B_ERR_INT,
    QUX_INT_EGQ_ECC_PARITY_ERR_INT,
    QUX_INT_EGQ_ECC_ECC_1B_ERR_INT,
    QUX_INT_EGQ_ECC_ECC_2B_ERR_INT,
    QUX_INT_IPSEC_SPU_WRAPPER_TOP_ECC_PARITY_ERR_INT,
    QUX_INT_IPSEC_SPU_WRAPPER_TOP_ECC_ECC_1B_ERR_INT,
    QUX_INT_IPSEC_SPU_WRAPPER_TOP_ECC_ECC_2B_ERR_INT,
    QUX_INT_ILB_ECC_PARITY_ERR_INT,
    QUX_INT_ILB_ECC_ECC_1B_ERR_INT,
    QUX_INT_ILB_ECC_ECC_2B_ERR_INT,
    QUX_INT_SQM_ECC_PARITY_ERR_INT,
    QUX_INT_SQM_ECC_ECC_1B_ERR_INT,
    QUX_INT_SQM_ECC_ECC_2B_ERR_INT,
    QUX_INT_IDB_ECC_PARITY_ERR_INT,
    QUX_INT_IDB_ECC_ECC_1B_ERR_INT,
    QUX_INT_IDB_ECC_ECC_2B_ERR_INT,
    QUX_INT_DRCA_ECC_PARITY_ERR_INT,
    QUX_INT_DRCA_ECC_ECC_1B_ERR_INT,
    QUX_INT_DRCA_ECC_ECC_2B_ERR_INT,
    QUX_INT_CGM_ECC_PARITY_ERR_INT,
    QUX_INT_CGM_ECC_ECC_1B_ERR_INT,
    QUX_INT_CGM_ECC_ECC_2B_ERR_INT,
    QUX_INT_OAMP_ECC_PARITY_ERR_INT,
    QUX_INT_OAMP_ECC_ECC_1B_ERR_INT,
    QUX_INT_OAMP_ECC_ECC_2B_ERR_INT,
    QUX_INT_IHB_ECC_PARITY_ERR_INT,
    QUX_INT_IHB_ECC_ECC_1B_ERR_INT,
    QUX_INT_IHB_ECC_ECC_2B_ERR_INT,
    QUX_INT_SCH_ECC_PARITY_ERR_INT,
    QUX_INT_SCH_ECC_ECC_1B_ERR_INT,
    QUX_INT_SCH_ECC_ECC_2B_ERR_INT,
    QUX_INT_ITE_ECC_PARITY_ERR_INT,
    QUX_INT_ITE_ECC_ECC_1B_ERR_INT,
    QUX_INT_ITE_ECC_ECC_2B_ERR_INT,
    QUX_INT_IPSEC_ECC_PARITY_ERR_INT,
    QUX_INT_IPSEC_ECC_ECC_1B_ERR_INT,
    QUX_INT_IPSEC_ECC_ECC_2B_ERR_INT,
    QUX_INT_TXQ_ECC_PARITY_ERR_INT,
    QUX_INT_TXQ_ECC_ECC_1B_ERR_INT,
    QUX_INT_TXQ_ECC_ECC_2B_ERR_INT,
    QUX_INT_DQM_ECC_PARITY_ERR_INT,
    QUX_INT_DQM_ECC_ECC_1B_ERR_INT,
    QUX_INT_DQM_ECC_ECC_2B_ERR_INT,
    QUX_INT_PTS_ECC_PARITY_ERR_INT,
    QUX_INT_PTS_ECC_ECC_1B_ERR_INT,
    QUX_INT_PTS_ECC_ECC_2B_ERR_INT,
    QUX_INT_ECI_ECC_PARITY_ERR_INT,
    QUX_INT_ECI_ECC_ECC_1B_ERR_INT,
    QUX_INT_ECI_ECC_ECC_2B_ERR_INT,
    QUX_INT_PPDB_B_ECC_PARITY_ERR_INT,
    QUX_INT_PPDB_B_ECC_ECC_1B_ERR_INT,
    QUX_INT_PPDB_B_ECC_ECC_2B_ERR_INT,
    QUX_INT_DRCA_PHY_CDR_ABOVE_TH,
    QUX_INT_KAPS_KAPS_ERROR_REGISTER_TECC_ERROR_0,
    QUX_INT_KAPS_KAPS_ERROR_REGISTER_TECC_ERROR_1,
    INVALIDr
};

qux_interrupt_type qux_int_disable_print_on_init[] = {
    INVALIDr
};

/*************
 * FUNCTIONS *
 */
int
qux_interrupt_cmn_param_init(int unit, intr_common_params_t* common_params)
{
    BCMDNX_INIT_FUNC_DEFS;

    BCMDNX_NULL_CHECK(common_params);

    common_params->int_disable_on_init = qux_int_disable_on_init;
    common_params->int_disable_print_on_init = qux_int_disable_print_on_init;
    common_params->int_active_on_init = qux_int_active_on_init;

exit:
    BCMDNX_FUNC_RETURN;
}

#undef _ERR_MSG_MODULE_NAME

