#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Thu Feb  9 23:11:40 2023
# Process ID: 8408
# Current directory: C:/Users/Christopher/Desktop/FP/ENSC_452/hw_project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3248 C:\Users\Christopher\Desktop\FP\ENSC_452\hw_project\audio_tutorial.xpr
# Log file: C:/Users/Christopher/Desktop/FP/ENSC_452/hw_project/vivado.log
# Journal file: C:/Users/Christopher/Desktop/FP/ENSC_452/hw_project\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Christopher/Desktop/FP/ENSC_452/hw_project/audio_tutorial.xpr
update_compile_order -fileset sources_1
1
open_bd_design {C:/Users/Christopher/Desktop/FP/ENSC_452/hw_project/audio_tutorial.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
set_property -dict [list CONFIG.PCW_APU_PERIPHERAL_FREQMHZ {200} CONFIG.PCW_FPGA0_PERIPHERAL_FREQMHZ {120.000000} CONFIG.PCW_QSPI_GRP_SINGLE_SS_ENABLE {1}] [get_bd_cells processing_system7_0]
endgroup
reset_run design_1_processing_system7_0_0_synth_1
save_bd_design
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
launch_runs impl_1 -jobs 2
wait_on_run impl_1
startgroup
set_property -dict [list CONFIG.PCW_FPGA0_PERIPHERAL_FREQMHZ {100.000000}] [get_bd_cells processing_system7_0]
endgroup
disconnect_bd_net /clk_wiz_0_clk_out1 [get_bd_pins rst_ps7_0_100M/slowest_sync_clk]
startgroup
connect_bd_net [get_bd_pins processing_system7_0/FCLK_CLK0] [get_bd_pins rst_ps7_0_100M/slowest_sync_clk]
endgroup
reset_run design_1_processing_system7_0_0_synth_1
save_bd_design
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
disconnect_bd_net /processing_system7_0_FCLK_CLK0 [get_bd_pins rst_ps7_0_100M/slowest_sync_clk]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/processing_system7_0/FCLK_CLK0 (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins rst_ps7_0_100M/slowest_sync_clk]
disconnect_bd_net /processing_system7_0_FCLK_CLK0 [get_bd_pins rst_ps7_0_100M/slowest_sync_clk]
connect_bd_net [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins rst_ps7_0_100M/slowest_sync_clk]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:proc_sys_reset:5.0 proc_sys_reset_0
endgroup
set_property location {2 407 1012} [get_bd_cells proc_sys_reset_0]
disconnect_bd_net /clk_wiz_0_clk_out1 [get_bd_pins rst_ps7_0_100M/slowest_sync_clk]
connect_bd_net [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins rst_ps7_0_100M/slowest_sync_clk]
delete_bd_objs [get_bd_cells proc_sys_reset_0]
save_bd_design
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:proc_sys_reset:5.0 proc_sys_reset_0
endgroup
set_property location {3 754 983} [get_bd_cells proc_sys_reset_0]
delete_bd_objs [get_bd_nets rst_ps7_0_100M_peripheral_reset] [get_bd_cells rst_ps7_0_100M]
undo
set_property location {2 515 820} [get_bd_cells proc_sys_reset_0]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Manual_Source {Auto}}  [get_bd_pins proc_sys_reset_0/ext_reset_in]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/processing_system7_0/FCLK_CLK0 (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins proc_sys_reset_0/slowest_sync_clk]
endgroup
set_property location {5 1663 701} [get_bd_cells rst_ps7_0_100M]
delete_bd_objs [get_bd_cells proc_sys_reset_0]
regenerate_bd_layout
set_property location {2 381 780} [get_bd_cells rst_ps7_0_100M]
set_property location {2 383 870} [get_bd_cells rst_ps7_0_100M]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:proc_sys_reset:5.0 proc_sys_reset_0
endgroup
delete_bd_objs [get_bd_cells proc_sys_reset_0]
startgroup
set_property -dict [list CONFIG.PCW_FPGA0_PERIPHERAL_FREQMHZ {120.000000}] [get_bd_cells processing_system7_0]
endgroup
startgroup
set_property -dict [list CONFIG.PRIM_IN_FREQ.VALUE_SRC USER] [get_bd_cells clk_wiz_0]
set_property -dict [list CONFIG.PRIM_IN_FREQ {120.000} CONFIG.CLKIN1_JITTER_PS {83.33} CONFIG.MMCM_DIVCLK_DIVIDE {5} CONFIG.MMCM_CLKFBOUT_MULT_F {41.625} CONFIG.MMCM_CLKIN1_PERIOD {8.333} CONFIG.MMCM_CLKOUT0_DIVIDE_F {9.250} CONFIG.CLKOUT1_JITTER {216.638} CONFIG.CLKOUT1_PHASE_ERROR {243.536}] [get_bd_cells clk_wiz_0]
endgroup
startgroup
endgroup
reset_run design_1_processing_system7_0_0_synth_1
save_bd_design
reset_run synth_1
launch_runs synth_1 -jobs 4
startgroup
set_property -dict [list CONFIG.PRIM_IN_FREQ.VALUE_SRC PROPAGATED] [get_bd_cells clk_wiz_0]
set_property -dict [list CONFIG.CLKIN1_JITTER_PS {100.0} CONFIG.MMCM_DIVCLK_DIVIDE {1} CONFIG.MMCM_CLKFBOUT_MULT_F {10.125} CONFIG.MMCM_CLKIN1_PERIOD {10.000} CONFIG.MMCM_CLKOUT0_DIVIDE_F {9.375} CONFIG.CLKOUT1_JITTER {127.691} CONFIG.CLKOUT1_PHASE_ERROR {97.646}] [get_bd_cells clk_wiz_0]
endgroup
startgroup
set_property -dict [list CONFIG.PCW_FPGA0_PERIPHERAL_FREQMHZ {100}] [get_bd_cells processing_system7_0]
endgroup
startgroup
set_property -dict [list CONFIG.PRIM_IN_FREQ.VALUE_SRC PROPAGATED] [get_bd_cells clk_wiz_0]
set_property -dict [list CONFIG.MMCM_DIVCLK_DIVIDE {1} CONFIG.MMCM_CLKFBOUT_MULT_F {10.125} CONFIG.MMCM_CLKIN1_PERIOD {10.000} CONFIG.MMCM_CLKOUT0_DIVIDE_F {9.375}] [get_bd_cells clk_wiz_0]
endgroup
save_bd_design
launch_runs synth_1 -jobs 4
wait_on_run synth_1
