You can run: 
-> dc_shell-xg-t for Design Compiler
-> design_vision for Design Vision
-> lc_shell for Library Compiler
-> pt_shell for Prime Time

                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

               Version S-2021.06-SP4 for linux64 - Nov 23, 2021 

                    Copyright (c) 1988 - 2021 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)
Initializing...
#
## Global variables
source .synopsys_dc.setup
dw_foundation.sldb
set TOP_LVL_ENTITY "iir"
iir
#
## The logical synthesis process can be divided into the following steps:
## 1 reading source files;
## 2 applying constraints;
## 3 start the synthesis;
## 4 save the results;
#
#################################################################################
## 1 reading source files
#################################################################################
#
# Analyze the src files, with params:
# -format the format of files that will be analyzed
# -work work directory library where to put and find file
set vhdl_srcs [list ../src/iir_pkg.vhd ../src/reg.vhd ../src/iir.vhd]    
../src/iir_pkg.vhd ../src/reg.vhd ../src/iir.vhd
analyze -work WORK -format VHDL $vhdl_srcs 
Running PRESTO HDLC
-- Compiling Source File ../src/iir_pkg.vhd
Compiling Package Declaration IIR_PKG
Compiling Package Body IIR_PKG
-- Compiling Source File ../src/reg.vhd
Compiling Entity Declaration REG
Compiling Architecture BEHAV of REG
Compiling Configuration CFG_REG_BEHAV of REG
-- Compiling Source File ../src/iir.vhd
Compiling Entity Declaration IIR
Compiling Architecture BEHAV of IIR
Presto compilation completed successfully.
Loading db file '/eda/dk/nangate45/synopsys/NangateOpenCellLibrary_typical_ecsm_nowlm.db'
Loading db file '/eda/synopsys/2021-22/RHELx86/SYN_2021.06-SP4/libraries/syn/dw_foundation.sldb'
1
# Preserve rtl names in the netlist to ease the procedure for power consumption estimation.
set power_preserve_rtl_hier_names true
true
# Elaborate design, with params:
# top level entity to elaborate
# -work work directory library where to put and find files
# -update Reanalyzes out-of-date intermediate files if the source can be found.
# [opt] -arch <architecture_name> specify the architecture name, don't need
#	since we use configuratoins
#	-parameters {list of generic assignments if any}
elaborate $TOP_LVL_ENTITY -lib WORK
Loading db file '/eda/synopsys/2021-22/RHELx86/SYN_2021.06-SP4/libraries/syn/gtech.db'
Loading db file '/eda/synopsys/2021-22/RHELx86/SYN_2021.06-SP4/libraries/syn/standard.sldb'
  Loading link library 'NangateOpenCellLibrary'
  Loading link library 'gtech'
Running PRESTO HDLC

Inferred memory devices in process
	in routine iir line 94 in file
		'../src/iir.vhd'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      VOUT_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     vin_d1_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    count_vin_reg    | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (iir)
Elaborated 1 design.
Current design is now 'iir'.
Information: Building the design 'REG' instantiated from design 'iir' with
	the parameters "DATA_WIDTH=10". (HDL-193)

Inferred memory devices in process
	in routine REG_DATA_WIDTH10 line 38 in file
		'../src/reg.vhd'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    data_out_reg     | Flip-flop |  10   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (REG_DATA_WIDTH10)
Information: Building the design 'REG' instantiated from design 'iir' with
	the parameters "DATA_WIDTH=11". (HDL-193)

Inferred memory devices in process
	in routine REG_DATA_WIDTH11 line 38 in file
		'../src/reg.vhd'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    data_out_reg     | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (REG_DATA_WIDTH11)
1
# If the design contains multiple instances of the same entity you can issue the uniquify command.
# This will reuse the same entity insetead of creating new ones with the same port
# https://github.com/ucb-bar/chisel2-deprecated/issues/374
uniquify
Information: Uniquified 6 instances of design 'REG_DATA_WIDTH10'. (OPT-1056)
Information: Uniquified 7 instances of design 'REG_DATA_WIDTH11'. (OPT-1056)
1
# Resolve the design reference based on reference names
# Locate all design and library components and link them to the references in the design
link

  Linking design 'iir'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (14 designs)              /home/isa01_2023_2024/matteo/lab1-filters/adv/syn/iir.db, etc
  NangateOpenCellLibrary (library) /eda/dk/nangate45/synopsys/NangateOpenCellLibrary_typical_ecsm_nowlm.db
  dw_foundation.sldb (library) /eda/synopsys/2021-22/RHELx86/SYN_2021.06-SP4/libraries/syn/dw_foundation.sldb

1
################################################################################
# 2 applying constraints
################################################################################
# Bind the clock constraint (named MY_CLK) to the internal signal of the architecture (called CLK)
# use a 10.0 ns period clock => 100MHz
#
create_clock -name MY_CLK -period 8.0 CLK
1
# SLACK MET
#
# clk is a special signal so don't touch it in synthesis
set dont_touch_network MY_CLK
MY_CLK
# simulate jitter of clk with uncertainty
set_clock_uncertainty 0.07 [get_clocks MY_CLK]
1
set_input_delay 0.5 -max -clock MY_CLK [remove_from_collection [all_inputs] CLK]
1
set_output_delay 0.5 -max -clock MY_CLK [all_outputs]
1
set OUTPUT_LOAD [load_of NangateOpenCellLibrary/BUF_X4/A]
3.40189
set_load $OUTPUT_LOAD [all_outputs]
1
# Removes a level of hierarchy TODO: check what it does
#-all   Indicates that all  cells  in  the  current  design  or  current instance  are  to be ungrouped.  You must specify either -all or cell_list but not both.
#-flatten Indicates that the specified cell and all of its subcells are to be  exploded  recursively  until  all  levels  of  hierarchy are removed.
ungroup -all -flatten
Information: Updating graph... (UID-83)
1
#  Checks the current design for consistency. TODO: check what it does
check_design
 
****************************************
check_design summary:
Version:     S-2021.06-SP4
Date:        Tue Nov 21 18:10:34 2023
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Nets                                                                2
    Unloaded nets (LINT-2)                                          2
--------------------------------------------------------------------------------

Warning: In design 'iir', net 'SW6_REG/DOUT[10]' driven by pin 'SW6_REG/data_out_reg[10]/Q' has no loads. (LINT-2)
Warning: In design 'iir', net 'SW5_REG/DOUT[10]' driven by pin 'SW5_REG/data_out_reg[10]/Q' has no loads. (LINT-2)
1
################################################################################
# 3 Start synthesis
################################################################################
compile
Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | S-2021.06-DWBB_202106.4 |     *     |
| Licensed DW Building Blocks        | S-2021.06-DWBB_202106.4 |     *     |
============================================================================

============================================================================
| Flow Information                                                         |
----------------------------------------------------------------------------
| Flow         | Design Compiler                                           |
============================================================================
| Design Information                                      | Value          |
============================================================================
| Number of Scenarios                                     | 0              |
| Leaf Cell Count                                         | 164            |
| Number of User Hierarchies                              | 0              |
| Sequential Cell Count                                   | 142            |
| Macro Count                                             | 0              |
| Number of Power Domains                                 | 0              |
| Design with UPF Data                                    | false          |
============================================================================

Information: There are 2 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'iir'
Information: The register 'SW0_REG/data_out_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'SW0_REG/data_out_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'SW0_REG/data_out_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'SW3_REG/data_out_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'SW3_REG/data_out_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'SW3_REG/data_out_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'SW5_REG/data_out_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'SW5_REG/data_out_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'SW5_REG/data_out_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'SW6_REG/data_out_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'SW6_REG/data_out_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'SW6_REG/data_out_reg[2]' is a constant and will be removed. (OPT-1206)

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'iir_DW01_add_0'
  Processing 'iir_DW01_add_1'
  Processing 'iir_DW01_add_2'
  Mapping 'iir_DW_mult_tc_0'
  Mapping 'iir_DW_mult_tc_1'
  Mapping 'iir_DW_mult_tc_2'
  Mapping 'iir_DW_mult_tc_3'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
Information: The register 'OUT_REG/data_out_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'OUT_REG/data_out_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'OUT_REG/data_out_reg[0]' is a constant and will be removed. (OPT-1206)

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:11    2903.1      0.00       0.0       0.0                          
    0:00:11    2903.1      0.00       0.0       0.0                          
    0:00:11    2903.1      0.00       0.0       0.0                          
    0:00:11    2903.1      0.00       0.0       0.0                          
    0:00:11    2903.1      0.00       0.0       0.0                          
    0:00:12    2475.1      0.00       0.0       0.0                          
    0:00:12    2473.0      0.00       0.0       0.0                          
    0:00:13    2473.0      0.00       0.0       0.0                          
    0:00:13    2473.0      0.00       0.0       0.0                          
    0:00:13    2473.0      0.00       0.0       0.0                          
    0:00:13    2473.0      0.00       0.0       0.0                          
    0:00:13    2473.0      0.00       0.0       0.0                          
    0:00:13    2473.0      0.00       0.0       0.0                          
    0:00:13    2473.0      0.00       0.0       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:13    2473.0      0.00       0.0       0.0                          
    0:00:13    2473.0      0.00       0.0       0.0                          
    0:00:14    2463.4      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:14    2463.4      0.00       0.0       0.0                          
    0:00:14    2463.4      0.00       0.0       0.0                          
    0:00:14    2461.0      0.00       0.0       0.0                          
    0:00:15    2460.5      0.00       0.0       0.0                          
    0:00:15    2460.0      0.00       0.0       0.0                          
    0:00:15    2459.4      0.00       0.0       0.0                          
    0:00:15    2459.4      0.00       0.0       0.0                          
    0:00:15    2459.4      0.00       0.0       0.0                          
    0:00:15    2459.4      0.00       0.0       0.0                          
    0:00:15    2459.4      0.00       0.0       0.0                          
    0:00:15    2459.4      0.00       0.0       0.0                          
    0:00:15    2459.4      0.00       0.0       0.0                          
    0:00:15    2459.4      0.00       0.0       0.0                          
    0:00:15    2459.4      0.00       0.0       0.0                          
    0:00:15    2459.4      0.00       0.0       0.0                          
Loading db file '/eda/dk/nangate45/synopsys/NangateOpenCellLibrary_typical_ecsm_nowlm.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
1
# apply clock gating on FLIP-FLOPS with enable signal
compile -gate_clock
============================================================================
| Flow Information                                                         |
----------------------------------------------------------------------------
| Flow         | Design Compiler                                           |
============================================================================
| Design Information                                      | Value          |
============================================================================
| Number of Scenarios                                     | 0              |
| Leaf Cell Count                                         | 1150           |
| Number of User Hierarchies                              | 6              |
| Sequential Cell Count                                   | 125            |
| Macro Count                                             | 0              |
| Number of Power Domains                                 | 0              |
| Design with UPF Data                                    | false          |
============================================================================

Information: There are 105 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

Information: Performing clock-gating with positive edge logic: 'integrated' and negative edge logic: 'or'. (PWR-1047)


  Beginning Pass 1 Mapping
  ------------------------
  Processing 'iir_DW_mult_tc_0'
  Processing 'iir_DW_mult_tc_1'
  Processing 'iir_DW_mult_tc_2'
  Processing 'iir_DW_mult_tc_3'
  Processing 'iir_DW01_add_2'
  Processing 'iir_DW01_add_1'
  Processing 'iir'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
Information: Skipping clock gating on design iir_DW01_add_1, since there are no registers. (PWR-806)
Information: Skipping clock gating on design iir_DW01_add_2, since there are no registers. (PWR-806)
Information: Skipping clock gating on design iir_DW_mult_tc_3, since there are no registers. (PWR-806)
Information: Skipping clock gating on design iir_DW_mult_tc_2, since there are no registers. (PWR-806)
Information: Skipping clock gating on design iir_DW_mult_tc_1, since there are no registers. (PWR-806)
Information: Skipping clock gating on design iir_DW_mult_tc_0, since there are no registers. (PWR-806)
Information: Performing clock-gating on design iir. (PWR-730)

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:04    2879.7      0.00       0.0       1.1                          
    0:00:04    2879.7      0.00       0.0       1.1                          
    0:00:04    2879.7      0.00       0.0       1.1                          
    0:00:04    2879.7      0.00       0.0       1.1                          
    0:00:04    2879.7      0.00       0.0       1.1                          
    0:00:06    2357.8      0.00       0.0       0.0                          
    0:00:06    2357.3      0.00       0.0       0.0                          
    0:00:06    2357.3      0.00       0.0       0.0                          
    0:00:06    2357.3      0.00       0.0       0.0                          
    0:00:06    2357.3      0.00       0.0       0.0                          
    0:00:06    2357.3      0.00       0.0       0.0                          
    0:00:06    2357.3      0.00       0.0       0.0                          
    0:00:06    2357.3      0.00       0.0       0.0                          
    0:00:06    2357.3      0.00       0.0       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:06    2357.3      0.00       0.0       0.0                          
    0:00:06    2357.3      0.00       0.0       0.0                          
    0:00:07    2344.5      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:07    2344.5      0.00       0.0       0.0                          
    0:00:07    2344.5      0.00       0.0       0.0                          
    0:00:07    2342.4      0.00       0.0       0.0                          
    0:00:07    2340.8      0.00       0.0       0.0                          
    0:00:07    2340.8      0.00       0.0       0.0                          
    0:00:07    2340.8      0.00       0.0       0.0                          
    0:00:07    2340.8      0.00       0.0       0.0                          
    0:00:07    2340.8      0.00       0.0       0.0                          
    0:00:07    2336.8      0.00       0.0       0.0                          
    0:00:07    2336.8      0.00       0.0       0.0                          
    0:00:07    2336.8      0.00       0.0       0.0                          
    0:00:07    2336.8      0.00       0.0       0.0                          
    0:00:07    2336.8      0.00       0.0       0.0                          
    0:00:07    2336.8      0.00       0.0       0.0                          
    0:00:08    2336.8      0.00       0.0       0.0                          
Loading db file '/eda/dk/nangate45/synopsys/NangateOpenCellLibrary_typical_ecsm_nowlm.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
1
change_names -hierarchy -rules verilog
1
report_area > ../reports/iir_area.txt
report_timing > ../reports/iir_timing.txt
write_sdf ../netlist/myiir.sdf 
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/isa01_2023_2024/matteo/lab1-filters/adv/netlist/myiir.sdf'. (WT-3)
1
write_sdc ../netlist/myiir.sdc 
1
write -f verilog -hierarchy -output ../netlist/iir.v
Writing verilog file '/home/isa01_2023_2024/matteo/lab1-filters/adv/netlist/iir.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
1
exit

Memory usage for this session 191 Mbytes.
Memory usage for this session including child processes 191 Mbytes.
CPU usage for this session 24 seconds ( 0.01 hours ).
Elapsed time for this session 65 seconds ( 0.02 hours ).

Thank you...
/home/isa01_2023_2024/matteo/lab1-filters/adv/bash_scripts
