Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Sun Aug 14 16:44:42 2022
| Host         : aditya-Vostro-3559 running 64-bit Ubuntu 20.04.4 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file fifo_timing_summary_routed.rpt -pb fifo_timing_summary_routed.pb -rpx fifo_timing_summary_routed.rpx -warn_on_violation
| Design       : fifo
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule  Severity  Description  Violations  
----  --------  -----------  ----------  

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.378       -0.653                      2                  412        0.158        0.000                      0                  412        4.500        0.000                       0                   140  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                -0.378       -0.653                      2                  412        0.158        0.000                      0                  412        4.500        0.000                       0                   140  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            2  Failing Endpoints,  Worst Slack       -0.378ns,  Total Violation       -0.653ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.158ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.378ns  (required time - arrival time)
  Source:                 wr_pointer_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            empty
                            (output port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.373ns  (logic 3.204ns (59.634%)  route 2.169ns (40.366%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Output Delay:           0.200ns
  Clock Path Skew:        -4.770ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    4.770ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.710     4.770    clk_IBUF_BUFG
    SLICE_X0Y70          FDRE                                         r  wr_pointer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y70          FDRE (Prop_fdre_C_Q)         0.456     5.226 f  wr_pointer_reg[2]/Q
                         net (fo=55, routed)          0.640     5.866    wr_pointer[2]
    SLICE_X0Y69          LUT4 (Prop_lut4_I3_O)        0.124     5.990 r  empty_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.529     7.519    empty_OBUF
    T16                  OBUF (Prop_obuf_I_O)         2.624    10.143 r  empty_OBUF_inst/O
                         net (fo=0)                   0.000    10.143    empty
    T16                                                               r  empty (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                -0.200     9.765    
  -------------------------------------------------------------------
                         required time                          9.765    
                         arrival time                         -10.143    
  -------------------------------------------------------------------
                         slack                                 -0.378    

Slack (VIOLATED) :        -0.275ns  (required time - arrival time)
  Source:                 wr_pointer_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            full
                            (output port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.270ns  (logic 3.210ns (60.905%)  route 2.060ns (39.095%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Output Delay:           0.200ns
  Clock Path Skew:        -4.770ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    4.770ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.710     4.770    clk_IBUF_BUFG
    SLICE_X1Y70          FDRE                                         r  wr_pointer_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y70          FDRE (Prop_fdre_C_Q)         0.456     5.226 r  wr_pointer_reg[3]/Q
                         net (fo=43, routed)          0.532     5.757    wr_pointer[3]
    SLICE_X1Y70          LUT4 (Prop_lut4_I0_O)        0.124     5.881 r  full_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.529     7.410    full_OBUF
    R16                  OBUF (Prop_obuf_I_O)         2.630    10.040 r  full_OBUF_inst/O
                         net (fo=0)                   0.000    10.040    full
    R16                                                               r  full (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                -0.200     9.765    
  -------------------------------------------------------------------
                         required time                          9.765    
                         arrival time                         -10.040    
  -------------------------------------------------------------------
                         slack                                 -0.275    

Slack (MET) :             0.171ns  (required time - arrival time)
  Source:                 data_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_out[6]
                            (output port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.820ns  (logic 3.159ns (65.526%)  route 1.662ns (34.474%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.200ns
  Clock Path Skew:        -4.774ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    4.774ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.714     4.774    clk_IBUF_BUFG
    SLICE_X2Y67          FDRE                                         r  data_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y67          FDRE (Prop_fdre_C_Q)         0.518     5.292 r  data_out_reg[6]/Q
                         net (fo=1, routed)           1.662     6.953    data_out_OBUF[6]
    V16                  OBUF (Prop_obuf_I_O)         2.641     9.594 r  data_out_OBUF[6]_inst/O
                         net (fo=0)                   0.000     9.594    data_out[6]
    V16                                                               r  data_out[6] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                -0.200     9.765    
  -------------------------------------------------------------------
                         required time                          9.765    
                         arrival time                          -9.594    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.220ns  (required time - arrival time)
  Source:                 data_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_out[5]
                            (output port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.770ns  (logic 3.104ns (65.079%)  route 1.666ns (34.921%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.200ns
  Clock Path Skew:        -4.776ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    4.776ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.716     4.776    clk_IBUF_BUFG
    SLICE_X0Y65          FDRE                                         r  data_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y65          FDRE (Prop_fdre_C_Q)         0.456     5.232 r  data_out_reg[5]/Q
                         net (fo=1, routed)           1.666     6.897    data_out_OBUF[5]
    U17                  OBUF (Prop_obuf_I_O)         2.648     9.545 r  data_out_OBUF[5]_inst/O
                         net (fo=0)                   0.000     9.545    data_out[5]
    U17                                                               r  data_out[5] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                -0.200     9.765    
  -------------------------------------------------------------------
                         required time                          9.765    
                         arrival time                          -9.545    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.220ns  (required time - arrival time)
  Source:                 data_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_out[3]
                            (output port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.767ns  (logic 3.104ns (65.120%)  route 1.663ns (34.880%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.200ns
  Clock Path Skew:        -4.778ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    4.778ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.718     4.778    clk_IBUF_BUFG
    SLICE_X1Y63          FDRE                                         r  data_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y63          FDRE (Prop_fdre_C_Q)         0.456     5.234 r  data_out_reg[3]/Q
                         net (fo=1, routed)           1.663     6.896    data_out_OBUF[3]
    U16                  OBUF (Prop_obuf_I_O)         2.648     9.545 r  data_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.545    data_out[3]
    U16                                                               r  data_out[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                -0.200     9.765    
  -------------------------------------------------------------------
                         required time                          9.765    
                         arrival time                          -9.545    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.342ns  (required time - arrival time)
  Source:                 data_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_out[0]
                            (output port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.643ns  (logic 3.114ns (67.059%)  route 1.530ns (32.941%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.200ns
  Clock Path Skew:        -4.780ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    4.780ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.720     4.780    clk_IBUF_BUFG
    SLICE_X1Y61          FDRE                                         r  data_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y61          FDRE (Prop_fdre_C_Q)         0.456     5.236 r  data_out_reg[0]/Q
                         net (fo=1, routed)           1.530     6.765    data_out_OBUF[0]
    U11                  OBUF (Prop_obuf_I_O)         2.658     9.423 r  data_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.423    data_out[0]
    U11                                                               r  data_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                -0.200     9.765    
  -------------------------------------------------------------------
                         required time                          9.765    
                         arrival time                          -9.423    
  -------------------------------------------------------------------
                         slack                                  0.342    

Slack (MET) :             0.347ns  (required time - arrival time)
  Source:                 data_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_out[1]
                            (output port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.639ns  (logic 3.110ns (67.030%)  route 1.530ns (32.970%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.200ns
  Clock Path Skew:        -4.779ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    4.779ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.719     4.779    clk_IBUF_BUFG
    SLICE_X1Y62          FDRE                                         r  data_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y62          FDRE (Prop_fdre_C_Q)         0.456     5.235 r  data_out_reg[1]/Q
                         net (fo=1, routed)           1.530     6.764    data_out_OBUF[1]
    T11                  OBUF (Prop_obuf_I_O)         2.654     9.418 r  data_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.418    data_out[1]
    T11                                                               r  data_out[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                -0.200     9.765    
  -------------------------------------------------------------------
                         required time                          9.765    
                         arrival time                          -9.418    
  -------------------------------------------------------------------
                         slack                                  0.347    

Slack (MET) :             0.357ns  (required time - arrival time)
  Source:                 data_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_out[2]
                            (output port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.630ns  (logic 3.101ns (66.967%)  route 1.530ns (33.033%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.200ns
  Clock Path Skew:        -4.778ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    4.778ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.718     4.778    clk_IBUF_BUFG
    SLICE_X1Y63          FDRE                                         r  data_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y63          FDRE (Prop_fdre_C_Q)         0.456     5.234 r  data_out_reg[2]/Q
                         net (fo=1, routed)           1.530     6.763    data_out_OBUF[2]
    V17                  OBUF (Prop_obuf_I_O)         2.645     9.408 r  data_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.408    data_out[2]
    V17                                                               r  data_out[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                -0.200     9.765    
  -------------------------------------------------------------------
                         required time                          9.765    
                         arrival time                          -9.408    
  -------------------------------------------------------------------
                         slack                                  0.357    

Slack (MET) :             0.358ns  (required time - arrival time)
  Source:                 data_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_out[4]
                            (output port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.631ns  (logic 3.098ns (66.895%)  route 1.533ns (33.105%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.200ns
  Clock Path Skew:        -4.776ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    4.776ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.716     4.776    clk_IBUF_BUFG
    SLICE_X0Y65          FDRE                                         r  data_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y65          FDRE (Prop_fdre_C_Q)         0.456     5.232 r  data_out_reg[4]/Q
                         net (fo=1, routed)           1.533     6.765    data_out_OBUF[4]
    U18                  OBUF (Prop_obuf_I_O)         2.642     9.407 r  data_out_OBUF[4]_inst/O
                         net (fo=0)                   0.000     9.407    data_out[4]
    U18                                                               r  data_out[4] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                -0.200     9.765    
  -------------------------------------------------------------------
                         required time                          9.765    
                         arrival time                          -9.407    
  -------------------------------------------------------------------
                         slack                                  0.358    

Slack (MET) :             0.359ns  (required time - arrival time)
  Source:                 data_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_out[7]
                            (output port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.634ns  (logic 3.101ns (66.915%)  route 1.533ns (33.085%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.200ns
  Clock Path Skew:        -4.772ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    4.772ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.712     4.772    clk_IBUF_BUFG
    SLICE_X0Y68          FDRE                                         r  data_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y68          FDRE (Prop_fdre_C_Q)         0.456     5.228 r  data_out_reg[7]/Q
                         net (fo=1, routed)           1.533     6.761    data_out_OBUF[7]
    V15                  OBUF (Prop_obuf_I_O)         2.645     9.405 r  data_out_OBUF[7]_inst/O
                         net (fo=0)                   0.000     9.405    data_out[7]
    V15                                                               r  data_out[7] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                -0.200     9.765    
  -------------------------------------------------------------------
                         required time                          9.765    
                         arrival time                          -9.405    
  -------------------------------------------------------------------
                         slack                                  0.359    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_reg[13][0]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        4.751ns  (logic 0.867ns (18.242%)  route 3.884ns (81.758%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.200ns
  Clock Path Skew:        4.778ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.778ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.200     0.200    
    V12                                               0.000     0.200 r  reset (IN)
                         net (fo=0)                   0.000     0.200    reset
    V12                  IBUF (Prop_ibuf_I_O)         0.867     1.067 r  reset_IBUF_inst/O
                         net (fo=98, routed)          3.884     4.951    reset_IBUF
    SLICE_X3Y64          FDRE                                         r  mem_reg[13][0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.718     4.778    clk_IBUF_BUFG
    SLICE_X3Y64          FDRE                                         r  mem_reg[13][0]/C
                         clock pessimism              0.000     4.778    
                         clock uncertainty            0.035     4.813    
    SLICE_X3Y64          FDRE (Hold_fdre_C_R)        -0.020     4.793    mem_reg[13][0]
  -------------------------------------------------------------------
                         required time                         -4.793    
                         arrival time                           4.951    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_reg[13][1]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        4.751ns  (logic 0.867ns (18.242%)  route 3.884ns (81.758%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.200ns
  Clock Path Skew:        4.778ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.778ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.200     0.200    
    V12                                               0.000     0.200 r  reset (IN)
                         net (fo=0)                   0.000     0.200    reset
    V12                  IBUF (Prop_ibuf_I_O)         0.867     1.067 r  reset_IBUF_inst/O
                         net (fo=98, routed)          3.884     4.951    reset_IBUF
    SLICE_X3Y64          FDRE                                         r  mem_reg[13][1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.718     4.778    clk_IBUF_BUFG
    SLICE_X3Y64          FDRE                                         r  mem_reg[13][1]/C
                         clock pessimism              0.000     4.778    
                         clock uncertainty            0.035     4.813    
    SLICE_X3Y64          FDRE (Hold_fdre_C_R)        -0.020     4.793    mem_reg[13][1]
  -------------------------------------------------------------------
                         required time                         -4.793    
                         arrival time                           4.951    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_reg[7][5]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        4.766ns  (logic 0.867ns (18.185%)  route 3.899ns (81.815%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.200ns
  Clock Path Skew:        4.775ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.775ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.200     0.200    
    V12                                               0.000     0.200 r  reset (IN)
                         net (fo=0)                   0.000     0.200    reset
    V12                  IBUF (Prop_ibuf_I_O)         0.867     1.067 r  reset_IBUF_inst/O
                         net (fo=98, routed)          3.899     4.966    reset_IBUF
    SLICE_X1Y66          FDRE                                         r  mem_reg[7][5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.715     4.775    clk_IBUF_BUFG
    SLICE_X1Y66          FDRE                                         r  mem_reg[7][5]/C
                         clock pessimism              0.000     4.775    
                         clock uncertainty            0.035     4.810    
    SLICE_X1Y66          FDRE (Hold_fdre_C_R)        -0.020     4.790    mem_reg[7][5]
  -------------------------------------------------------------------
                         required time                         -4.790    
                         arrival time                           4.966    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_reg[7][6]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        4.766ns  (logic 0.867ns (18.185%)  route 3.899ns (81.815%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.200ns
  Clock Path Skew:        4.775ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.775ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.200     0.200    
    V12                                               0.000     0.200 r  reset (IN)
                         net (fo=0)                   0.000     0.200    reset
    V12                  IBUF (Prop_ibuf_I_O)         0.867     1.067 r  reset_IBUF_inst/O
                         net (fo=98, routed)          3.899     4.966    reset_IBUF
    SLICE_X1Y66          FDRE                                         r  mem_reg[7][6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.715     4.775    clk_IBUF_BUFG
    SLICE_X1Y66          FDRE                                         r  mem_reg[7][6]/C
                         clock pessimism              0.000     4.775    
                         clock uncertainty            0.035     4.810    
    SLICE_X1Y66          FDRE (Hold_fdre_C_R)        -0.020     4.790    mem_reg[7][6]
  -------------------------------------------------------------------
                         required time                         -4.790    
                         arrival time                           4.966    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_reg[7][7]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        4.766ns  (logic 0.867ns (18.185%)  route 3.899ns (81.815%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.200ns
  Clock Path Skew:        4.775ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.775ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.200     0.200    
    V12                                               0.000     0.200 r  reset (IN)
                         net (fo=0)                   0.000     0.200    reset
    V12                  IBUF (Prop_ibuf_I_O)         0.867     1.067 r  reset_IBUF_inst/O
                         net (fo=98, routed)          3.899     4.966    reset_IBUF
    SLICE_X1Y66          FDRE                                         r  mem_reg[7][7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.715     4.775    clk_IBUF_BUFG
    SLICE_X1Y66          FDRE                                         r  mem_reg[7][7]/C
                         clock pessimism              0.000     4.775    
                         clock uncertainty            0.035     4.810    
    SLICE_X1Y66          FDRE (Hold_fdre_C_R)        -0.020     4.790    mem_reg[7][7]
  -------------------------------------------------------------------
                         required time                         -4.790    
                         arrival time                           4.966    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_reg[5][6]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        4.819ns  (logic 0.867ns (17.983%)  route 3.953ns (82.017%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.200ns
  Clock Path Skew:        4.772ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.772ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.200     0.200    
    V12                                               0.000     0.200 r  reset (IN)
                         net (fo=0)                   0.000     0.200    reset
    V12                  IBUF (Prop_ibuf_I_O)         0.867     1.067 r  reset_IBUF_inst/O
                         net (fo=98, routed)          3.953     5.019    reset_IBUF
    SLICE_X2Y68          FDRE                                         r  mem_reg[5][6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.712     4.772    clk_IBUF_BUFG
    SLICE_X2Y68          FDRE                                         r  mem_reg[5][6]/C
                         clock pessimism              0.000     4.772    
                         clock uncertainty            0.035     4.807    
    SLICE_X2Y68          FDRE (Hold_fdre_C_R)         0.036     4.843    mem_reg[5][6]
  -------------------------------------------------------------------
                         required time                         -4.843    
                         arrival time                           5.019    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_reg[5][7]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        4.819ns  (logic 0.867ns (17.983%)  route 3.953ns (82.017%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.200ns
  Clock Path Skew:        4.772ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.772ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.200     0.200    
    V12                                               0.000     0.200 r  reset (IN)
                         net (fo=0)                   0.000     0.200    reset
    V12                  IBUF (Prop_ibuf_I_O)         0.867     1.067 r  reset_IBUF_inst/O
                         net (fo=98, routed)          3.953     5.019    reset_IBUF
    SLICE_X2Y68          FDRE                                         r  mem_reg[5][7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.712     4.772    clk_IBUF_BUFG
    SLICE_X2Y68          FDRE                                         r  mem_reg[5][7]/C
                         clock pessimism              0.000     4.772    
                         clock uncertainty            0.035     4.807    
    SLICE_X2Y68          FDRE (Hold_fdre_C_R)         0.036     4.843    mem_reg[5][7]
  -------------------------------------------------------------------
                         required time                         -4.843    
                         arrival time                           5.019    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 write_n
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wr_pointer_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        4.992ns  (logic 0.974ns (19.518%)  route 4.018ns (80.482%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Input Delay:            0.200ns
  Clock Path Skew:        4.770ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.770ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.200     0.200    
    U12                                               0.000     0.200 r  write_n (IN)
                         net (fo=0)                   0.000     0.200    write_n
    U12                  IBUF (Prop_ibuf_I_O)         0.874     1.074 r  write_n_IBUF_inst/O
                         net (fo=8, routed)           2.895     3.969    write_n_IBUF
    SLICE_X3Y70          LUT6 (Prop_lut6_I5_O)        0.100     4.069 r  wr_pointer[3]_i_2/O
                         net (fo=1, routed)           1.123     5.192    wr_pointer[3]_i_2_n_0
    SLICE_X1Y70          FDRE                                         r  wr_pointer_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.710     4.770    clk_IBUF_BUFG
    SLICE_X1Y70          FDRE                                         r  wr_pointer_reg[3]/C
                         clock pessimism              0.000     4.770    
                         clock uncertainty            0.035     4.805    
    SLICE_X1Y70          FDRE (Hold_fdre_C_D)         0.192     4.997    wr_pointer_reg[3]
  -------------------------------------------------------------------
                         required time                         -4.997    
                         arrival time                           5.192    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 data_in[4]
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_reg[7][4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        5.116ns  (logic 0.977ns (19.102%)  route 4.139ns (80.898%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Input Delay:            0.200ns
  Clock Path Skew:        4.778ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.778ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.200     0.200    
    T13                                               0.000     0.200 r  data_in[4] (IN)
                         net (fo=0)                   0.000     0.200    data_in[4]
    T13                  IBUF (Prop_ibuf_I_O)         0.853     1.053 r  data_in_IBUF[4]_inst/O
                         net (fo=7, routed)           4.139     5.192    data_in_IBUF[4]
    SLICE_X1Y64          LUT4 (Prop_lut4_I2_O)        0.124     5.316 r  mem[7][4]_i_1/O
                         net (fo=1, routed)           0.000     5.316    mem[7][4]_i_1_n_0
    SLICE_X1Y64          FDRE                                         r  mem_reg[7][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.718     4.778    clk_IBUF_BUFG
    SLICE_X1Y64          FDRE                                         r  mem_reg[7][4]/C
                         clock pessimism              0.000     4.778    
                         clock uncertainty            0.035     4.813    
    SLICE_X1Y64          FDRE (Hold_fdre_C_D)         0.289     5.102    mem_reg[7][4]
  -------------------------------------------------------------------
                         required time                         -5.102    
                         arrival time                           5.316    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 data_in[6]
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_reg[14][6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        4.865ns  (logic 0.970ns (19.937%)  route 3.895ns (80.063%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Input Delay:            0.200ns
  Clock Path Skew:        4.774ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.774ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.200     0.200    
    U14                                               0.000     0.200 r  data_in[6] (IN)
                         net (fo=0)                   0.000     0.200    data_in[6]
    U14                  IBUF (Prop_ibuf_I_O)         0.849     1.049 r  data_in_IBUF[6]_inst/O
                         net (fo=7, routed)           3.195     4.244    data_in_IBUF[6]
    SLICE_X1Y67          LUT4 (Prop_lut4_I0_O)        0.121     4.365 r  mem[14][6]_i_1/O
                         net (fo=2, routed)           0.699     5.065    mem[14][6]_i_1_n_0
    SLICE_X0Y67          FDRE                                         r  mem_reg[14][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.714     4.774    clk_IBUF_BUFG
    SLICE_X0Y67          FDRE                                         r  mem_reg[14][6]/C
                         clock pessimism              0.000     4.774    
                         clock uncertainty            0.035     4.809    
    SLICE_X0Y67          FDRE (Hold_fdre_C_D)         0.033     4.842    mem_reg[14][6]
  -------------------------------------------------------------------
                         required time                         -4.842    
                         arrival time                           5.065    
  -------------------------------------------------------------------
                         slack                                  0.223    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y61    data_out_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y62    data_out_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y63    data_out_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y63    data_out_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y65    data_out_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y65    data_out_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y67    data_out_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y68    data_out_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y71    invalid_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y61    data_out_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y61    data_out_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y62    data_out_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y62    data_out_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y63    data_out_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y63    data_out_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y63    data_out_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y63    data_out_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y65    data_out_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y65    data_out_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y61    data_out_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y61    data_out_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y62    data_out_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y62    data_out_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y63    data_out_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y63    data_out_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y63    data_out_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y63    data_out_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y65    data_out_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y65    data_out_reg[4]/C



