// Seed: 3946598979
module module_0 (
    input  supply0 id_0,
    input  supply1 id_1,
    output supply0 id_2,
    output supply0 id_3
);
endmodule
module module_1 (
    input tri id_0,
    output tri id_1,
    input tri0 id_2,
    input tri1 id_3,
    output logic id_4,
    input tri0 id_5,
    output tri0 id_6,
    input supply1 id_7,
    input uwire id_8,
    output uwire id_9,
    output logic id_10,
    input wire id_11,
    input supply1 id_12,
    output supply1 id_13,
    input logic id_14,
    input supply0 id_15,
    input supply0 id_16,
    input wor id_17,
    output supply0 id_18
);
  always @(negedge 1) begin
    id_4  <= 1;
    id_10 <= id_14;
  end
  module_0(
      id_0, id_2, id_6, id_9
  );
endmodule
