

        *** GPGPU-Sim Simulator Version 3.2.2  [build 0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  4:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 64:64:2,L:R:f:N:L,A:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     4:128:4,L:R:f:N:L,A:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     32:128:16,L:L:m:N:H,A:32:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PreShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      15 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        2,1,1,2,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:8,L:B:m:W:L,A:32:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            6 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   16 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_gtx480.xml # GPUWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 700.0:700.0:700.0:924.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,1,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 12
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 700000000.000000:700000000.000000:700000000.000000:924000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000142857142857:0.00000000142857142857:0.00000000142857142857:0.00000000108225108225
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
c498d9f32ab5dd92351405d48e0f6df7  /sciclone/data20/adwait/applications/benchmarks/CUDA/BFS/gpgpu_ptx_sim__BFS
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=bfs.cu
self exe links to: /sciclone/data20/adwait/applications/benchmarks/CUDA/BFS/gpgpu_ptx_sim__BFS
Running md5sum using "md5sum /sciclone/data20/adwait/applications/benchmarks/CUDA/BFS/gpgpu_ptx_sim__BFS "
Parsing file _cuobjdump_complete_output_QGPzqp
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_20
Adding identifier: bfs.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_20
Adding identifier: bfs.cu
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z6KernelP4NodePiPbS2_S1_S2_i : hostFun 0x0x405636, fat_cubin_handle = 1
GPGPU-Sim PTX: instruction assembly for function '_Z6KernelP4NodePiPbS2_S1_S2_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: Finding dominators for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: reconvergence points for _Z6KernelP4NodePiPbS2_S1_S2_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x030 (_1.ptx:72) @%p1 bra $Lt_0_5122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:141) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x068 (_1.ptx:79) @%p2 bra $Lt_0_5122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:141) exit;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x0e0 (_1.ptx:97) @%p3 bra $Lt_0_5122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:141) exit;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x138 (_1.ptx:111) @%p4 bra $Lt_0_4354;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c8 (_1.ptx:134) add.s32 %r11, %r11, 1;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1e0 (_1.ptx:137) @%p5 bra $Lt_0_4098;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:141) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z6KernelP4NodePiPbS2_S1_S2_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z6KernelP4NodePiPbS2_S1_S2_i'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_1.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_wdS3Z7"
Running: cat _ptx_wdS3Z7 | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_Sr9sRQ
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_Sr9sRQ --output-file  /dev/null 2> _ptx_wdS3Z7info"
GPGPU-Sim PTX: Kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' : regs=18, lmem=0, smem=0, cmem=84
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_wdS3Z7 _ptx2_Sr9sRQ _ptx_wdS3Z7info"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
Reading File
Input file: ./data/graph65536.txt
Read File
Copied Everything to GPU memory

GPGPU-Sim PTX: cudaLaunch for 0x0x405636 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: CTA/core = 6, limited by: threads regs
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,0)
GPGPU-Sim PTX: 100000 instructions simulated : ctaid=(7,0,0) tid=(31,0,0)
GPGPU-Sim uArch: cycles simulated: 500  inst.: 92160 (ipc=184.3) sim_rate=92160 (inst/sec) elapsed = 0:0:00:01 / Sun Feb 28 21:36:13 2016
GPGPU-Sim PTX: 200000 instructions simulated : ctaid=(26,0,0) tid=(255,0,0)
GPGPU-Sim uArch: cycles simulated: 1000  inst.: 248161 (ipc=248.2) sim_rate=124080 (inst/sec) elapsed = 0:0:00:02 / Sun Feb 28 21:36:14 2016
GPGPU-Sim PTX: 300000 instructions simulated : ctaid=(34,0,0) tid=(253,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1243,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(1244,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1262,0), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1262,0), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (1262,0), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (1262,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1263,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1263,0), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1263,0), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1263,0), 3 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1264,0)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(1264,0)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(1265,0)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(1265,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1265,0), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1265,0), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (1265,0), 3 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(1266,0)
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1266,0)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(1266,0)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(1267,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1267,0), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (1267,0), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (1267,0), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (1267,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(1268,0)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(1268,0)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(1269,0)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(1270,0)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(1271,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1279,0), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1279,0), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (1279,0), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (1279,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1280,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1280,0), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1280,0), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (1280,0), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (1280,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1281,0)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(1281,0)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(1282,0)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(1282,0)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(1283,0)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(1283,0)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(1284,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1285,0), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1285,0), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (1285,0), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (1285,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1286,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1286,0), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1286,0), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (1286,0), 3 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1287,0)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(1287,0)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(1288,0)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(1288,0)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(1289,0)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(1289,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (1294,0), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (1294,0), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (1294,0), 3 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(1295,0)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(1296,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (1296,0), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (1296,0), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(1297,0)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(1297,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1297,0), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1297,0), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(1298,0)
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1298,0)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(1299,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (1300,0), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (1300,0), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (1300,0), 3 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(1301,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1301,0), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1301,0), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (1301,0), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (1301,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1302,0)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(1302,0)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(1303,0)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(1303,0)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(1304,0)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(1305,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1307,0), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1307,0), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1307,0), 3 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1308,0)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(1309,0)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(1310,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1310,0), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1310,0), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1311,0)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(1312,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (1314,0), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (1314,0), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (1314,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(1315,0)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(1315,0)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(1316,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (1320,0), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (1320,0), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(1321,0)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(1322,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (1324,0), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (1324,0), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (1324,0), 3 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(1325,0)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(1326,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (1326,0), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (1326,0), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(1327,0)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(1327,0)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(1328,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (1328,0), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (1328,0), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (1328,0), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (1328,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(1329,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1329,0), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1329,0), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (1329,0), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (1329,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1330,0)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(1330,0)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(1331,0)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(1331,0)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(1332,0)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(1332,0)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(1333,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1333,0), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1333,0), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (1333,0), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (1333,0), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1333,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1333,0), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (1333,0), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (1333,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1334,0)
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1334,0)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(1335,0)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(1335,0)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(1336,0)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(1336,0)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(1337,0)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(1337,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (1338,0), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (1338,0), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(1339,0)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(1340,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (1340,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(1341,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (1342,0), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (1342,0), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (1342,0), 3 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(1343,0)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(1344,0)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(1345,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (1348,0), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (1348,0), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(1349,0)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(1350,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (1362,0), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (1362,0), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(1363,0)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(1364,0)
GPGPU-Sim PTX: 400000 instructions simulated : ctaid=(142,0,0) tid=(117,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (1368,0), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (1368,0), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(1369,0)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(1370,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (1374,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (1374,0), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(1375,0)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(1376,0)
GPGPU-Sim PTX: 500000 instructions simulated : ctaid=(106,0,0) tid=(213,0,0)
GPGPU-Sim PTX: 600000 instructions simulated : ctaid=(165,0,0) tid=(181,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1734,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(1735,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1752,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1753,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1754,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(1755,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1759,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1760,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1763,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1764,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (1776,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(1777,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1784,0), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1784,0), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1785,0)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(1786,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1793,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(1794,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1796,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(1797,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (1809,0), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1809,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1810,0)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(1810,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1811,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1812,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1812,0), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (1812,0), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (1812,0), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1812,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(1813,0)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(1813,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1813,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(1814,0)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(1814,0)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(1815,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1825,0), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (1825,0), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(1826,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1826,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(1827,0)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(1827,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1828,0), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1828,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1829,0)
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1829,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1832,0), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (1832,0), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (1832,0), 3 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(1833,0)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(1834,0)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(1835,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1836,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1837,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (1840,0), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (1840,0), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(1841,0)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(1842,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1843,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1844,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (1846,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1846,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(1847,0)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(1847,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1849,0), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1849,0), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(1850,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (1850,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(1851,0)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(1851,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1851,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1852,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (1858,0), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (1858,0), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(1859,0)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(1860,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (1872,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(1873,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (1873,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(1874,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1874,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1875,0)
GPGPU-Sim PTX: 700000 instructions simulated : ctaid=(196,0,0) tid=(237,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (1875,0), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1875,0), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (1875,0), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (1875,0), 3 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(1876,0)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(1876,0)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(1877,0)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(1878,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1882,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(1883,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1883,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1884,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1903,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(1904,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1911,0), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (1911,0), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (1911,0), 3 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(1912,0)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(1913,0)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(1914,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (1918,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(1919,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (1926,0), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1926,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(1927,0)
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1927,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (1932,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(1933,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (1939,0), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (1939,0), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(1940,0)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(1941,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (1941,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(1942,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (1943,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(1944,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (1951,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(1952,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (1952,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(1953,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (1962,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(1963,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (1965,0), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (1965,0), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(1966,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (1966,0), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (1966,0), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(1967,0)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(1967,0)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(1968,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (1976,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(1977,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (1980,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(1981,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (1981,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(1982,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (1983,0), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (1983,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(1984,0)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(1984,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (1984,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (1984,0), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(1985,0)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(1986,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (1986,0), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (1986,0), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (1986,0), 3 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(1987,0)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(1988,0)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(1989,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (1993,0), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (1993,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(1994,0)
GPGPU-Sim PTX: 800000 instructions simulated : ctaid=(199,0,0) tid=(75,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (1996,0), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 2000  inst.: 740209 (ipc=370.1) sim_rate=246736 (inst/sec) elapsed = 0:0:00:03 / Sun Feb 28 21:36:15 2016
GPGPU-Sim uArch: Shader 2 finished CTA #5 (2001,0), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (2012,0), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (2020,0), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (2020,0), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (2027,0), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (2029,0), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (2031,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (2032,0), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (2033,0), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (2033,0), 5 CTAs running
GPGPU-Sim PTX: 900000 instructions simulated : ctaid=(249,0,0) tid=(75,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (2152,0), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (2190,0), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (2199,0), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (2200,0), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (2213,0), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (2239,0), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (2241,0), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (2249,0), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (2255,0), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (2258,0), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (2258,0), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (2266,0), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (2271,0), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (2281,0), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (2290,0), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (2301,0), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (2307,0), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (2311,0), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (2315,0), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (2316,0), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (2316,0), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (2318,0), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (2318,0), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (2323,0), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (2324,0), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (2333,0), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (2333,0), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (2335,0), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (2340,0), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (2346,0), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (2347,0), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (2347,0), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (2352,0), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (2356,0), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (2365,0), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (2367,0), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (2368,0), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (2369,0), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (2369,0), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (2375,0), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (2379,0), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (2382,0), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (2385,0), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (2385,0), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (2391,0), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (2392,0), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (2397,0), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (2400,0), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (2404,0), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (2406,0), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #3 (2408,0), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (2413,0), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (2413,0), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #4 (2424,0), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #4 (2426,0), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #1 (2427,0), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (2429,0), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (2430,0), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #4 (2433,0), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (2435,0), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (2436,0), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (2438,0), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (2442,0), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (2446,0), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #3 (2447,0), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (2449,0), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #4 (2452,0), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #5 (2456,0), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (2458,0), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #4 (2463,0), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #3 (2469,0), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (2474,0), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #3 (2475,0), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (2482,0), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #4 (2493,0), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #4 (2500,0), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (2504,0), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 4000  inst.: 917577 (ipc=229.4) sim_rate=229394 (inst/sec) elapsed = 0:0:00:04 / Sun Feb 28 21:36:16 2016
GPGPU-Sim uArch: Shader 1 finished CTA #0 (5903,0), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 1.
GPGPU-Sim: synchronize waiting for inactive GPU simulation
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 1 
gpu_sim_cycle = 5904
gpu_sim_insn = 917736
gpu_ipc =     155.4431
gpu_tot_sim_cycle = 5904
gpu_tot_sim_insn = 917736
gpu_tot_ipc =     155.4431
gpu_tot_issued_cta = 256
gpu_stall_dramfull = 282
gpu_stall_icnt2sh    = 350
gpu_total_sim_rate=229434

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 18559
	L1I_total_cache_misses = 962
	L1I_total_cache_miss_rate = 0.0518
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6669
L1D_cache:
	L1D_cache_core[0]: Access = 144, Miss = 36, Miss_rate = 0.250, Pending_hits = 108, Reservation_fails = 0
	L1D_cache_core[1]: Access = 196, Miss = 68, Miss_rate = 0.347, Pending_hits = 96, Reservation_fails = 0
	L1D_cache_core[2]: Access = 136, Miss = 34, Miss_rate = 0.250, Pending_hits = 102, Reservation_fails = 0
	L1D_cache_core[3]: Access = 144, Miss = 36, Miss_rate = 0.250, Pending_hits = 108, Reservation_fails = 0
	L1D_cache_core[4]: Access = 144, Miss = 36, Miss_rate = 0.250, Pending_hits = 108, Reservation_fails = 0
	L1D_cache_core[5]: Access = 136, Miss = 34, Miss_rate = 0.250, Pending_hits = 102, Reservation_fails = 0
	L1D_cache_core[6]: Access = 136, Miss = 34, Miss_rate = 0.250, Pending_hits = 102, Reservation_fails = 0
	L1D_cache_core[7]: Access = 136, Miss = 34, Miss_rate = 0.250, Pending_hits = 102, Reservation_fails = 0
	L1D_cache_core[8]: Access = 136, Miss = 34, Miss_rate = 0.250, Pending_hits = 102, Reservation_fails = 0
	L1D_cache_core[9]: Access = 128, Miss = 32, Miss_rate = 0.250, Pending_hits = 96, Reservation_fails = 0
	L1D_cache_core[10]: Access = 128, Miss = 32, Miss_rate = 0.250, Pending_hits = 96, Reservation_fails = 0
	L1D_cache_core[11]: Access = 144, Miss = 36, Miss_rate = 0.250, Pending_hits = 108, Reservation_fails = 0
	L1D_cache_core[12]: Access = 136, Miss = 34, Miss_rate = 0.250, Pending_hits = 102, Reservation_fails = 0
	L1D_cache_core[13]: Access = 136, Miss = 34, Miss_rate = 0.250, Pending_hits = 102, Reservation_fails = 0
	L1D_cache_core[14]: Access = 136, Miss = 34, Miss_rate = 0.250, Pending_hits = 102, Reservation_fails = 0
	L1D_total_cache_accesses = 2116
	L1D_total_cache_misses = 548
	L1D_total_cache_miss_rate = 0.2590
	L1D_total_cache_pending_hits = 1536
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.013
L1C_cache:
	L1C_total_cache_accesses = 4115
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.1166
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3157
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 31
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1536
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 523
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 3635
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3157
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 25
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 17597
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 962
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6669
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 
gpgpu_n_tot_thrd_icount = 990816
gpgpu_n_tot_w_icount = 30963
gpgpu_n_stall_shd_mem = 3157
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 523
gpgpu_n_mem_write_global = 26
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 65578
gpgpu_n_store_insn = 26
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 131091
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3157
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3157
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:7157	W0_Idle:18424	W0_Scoreboard:23932	W1:243	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:30720
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4184 {8:523,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1040 {40:26,}
traffic_breakdown_coretomem[INST_ACC_R] = 256 {8:32,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 71128 {136:523,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 208 {8:26,}
traffic_breakdown_memtocore[INST_ACC_R] = 4352 {136:32,}
maxmrqlatency = 46 
maxdqlatency = 0 
maxmflatency = 321 
averagemflatency = 265 
max_icnt2mem_latency = 36 
max_icnt2sh_latency = 5903 
mrq_lat_table:393 	41 	40 	52 	17 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	30 	534 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	585 	8 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	318 	188 	30 	2 	0 	0 	0 	2 	9 	15 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	6 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0        22        22         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      1559         0      5885         0         0         0         0         0         0         0       929       897      1729      1741         0         0 
dram[1]:      1176         0         0         0         0         0         0         0         0         0       934       904      1774      1749         0      3946 
dram[2]:         0         0         0      3069         0      1585         0         0         0      4281       935       907      1738      1510         0         0 
dram[3]:         0         0         0      5079         0      4679         0         0         0         0       944       904      1807      1750         0         0 
dram[4]:         0      3872         0         0         0      5478         0         0         0         0      1250      2561      1746      1754      3138         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0       913       916      1754      1785      5550         0 
average row accesses per activate:
dram[0]:  1.000000      -nan  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 22.000000 22.000000      -nan      -nan 
dram[1]:  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 24.000000 22.000000      -nan  3.000000 
dram[2]:      -nan      -nan      -nan  2.000000      -nan  1.000000      -nan      -nan      -nan  2.000000 20.000000 22.000000 22.000000 22.000000      -nan      -nan 
dram[3]:      -nan      -nan      -nan  2.000000      -nan  2.000000      -nan      -nan      -nan      -nan 20.000000 22.000000 22.000000 20.000000      -nan      -nan 
dram[4]:      -nan  2.000000      -nan      -nan      -nan  2.000000      -nan      -nan      -nan      -nan  8.333333 12.000000 22.000000 20.000000  2.000000      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 22.000000 22.000000 22.000000 20.000000  1.000000      -nan 
average row locality = 548/43 = 12.744186
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         4         0         1         0         0         0         0         0         0         0        20        22        22        22         0         0 
dram[1]:         2         0         0         0         0         0         0         0         0         0        20        22        24        22         0         3 
dram[2]:         0         0         0         1         0         1         0         0         0         1        20        22        22        21         0         0 
dram[3]:         0         0         0         1         0         1         0         0         0         0        20        22        22        20         0         0 
dram[4]:         0         1         0         0         0         1         0         0         0         0        24        23        22        20         2         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0        22        22        22        20         1         0 
total reads: 538
min_bank_accesses = 0!
chip skew: 93/86 = 1.08
number of total write accesses:
dram[0]:         0         0         1         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         1         0         0         0         0         0         1         0         0         0         1         0         0 
dram[3]:         0         0         0         1         0         1         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         1         0         0         0         1         0         0         0         0         1         1         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 10
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       1051    none         125    none      none      none      none      none      none      none         269       269       290       266    none      none  
dram[1]:          0    none      none      none      none      none      none      none      none      none         276       268       263       269    none         262
dram[2]:     none      none      none         126    none         268    none      none      none         126       266       264       271       255    none      none  
dram[3]:     none      none      none         126    none         125    none      none      none      none         280       285       276       266    none      none  
dram[4]:     none         126    none      none      none         126    none      none      none      none         298       258       278       276       263    none  
dram[5]:     none      none      none      none      none      none      none      none      none      none         265       269       274       272       268    none  
maximum mf latency per bank:
dram[0]:        282         0       251         0         0         0         0         0         0         0       294       283       321       301         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0       290       284       274       292         0       268
dram[2]:          0         0         0       252         0       268         0         0         0       252       277       282       313       288         0         0
dram[3]:          0         0         0       252         0       251         0         0         0         0       289       287       282       280         0         0
dram[4]:          0       252         0         0         0       252         0         0         0         0       281       285       317       319       268         0
dram[5]:          0         0         0         0         0         0         0         0         0         0       291       280       318       299       268         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents
MSHR: tag=0x80234400, atomic=0 1 entries : 0x7f31380e5870 :  mf: uid= 34626, sid01:w00, part=0, addr=0x80234440, load , size=32, unknown  status = IN_PARTITION_DRAM (5901), 

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7792 n_nop=7597 n_act=9 n_pre=3 n_req=92 n_rd=182 n_write=1 bw_util=0.04697
n_activity=960 dram_eff=0.3812
bk0: 8a 7690i bk1: 0a 7787i bk2: 2a 7768i bk3: 0a 7789i bk4: 0a 7790i bk5: 0a 7792i bk6: 0a 7794i bk7: 0a 7794i bk8: 0a 7795i bk9: 0a 7795i bk10: 40a 7678i bk11: 44a 7624i bk12: 44a 7643i bk13: 44a 7620i bk14: 0a 7790i bk15: 0a 7790i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.035806
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7792 n_nop=7600 n_act=6 n_pre=0 n_req=93 n_rd=186 n_write=0 bw_util=0.04774
n_activity=894 dram_eff=0.4161
bk0: 4a 7768i bk1: 0a 7789i bk2: 0a 7790i bk3: 0a 7790i bk4: 0a 7790i bk5: 0a 7790i bk6: 0a 7792i bk7: 0a 7794i bk8: 0a 7795i bk9: 0a 7795i bk10: 40a 7683i bk11: 44a 7612i bk12: 48a 7664i bk13: 44a 7601i bk14: 0a 7790i bk15: 6a 7766i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.025154
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7792 n_nop=7606 n_act=7 n_pre=0 n_req=91 n_rd=176 n_write=3 bw_util=0.04594
n_activity=919 dram_eff=0.3896
bk0: 0a 7792i bk1: 0a 7793i bk2: 0a 7793i bk3: 2a 7770i bk4: 0a 7791i bk5: 2a 7774i bk6: 0a 7792i bk7: 0a 7794i bk8: 0a 7794i bk9: 2a 7771i bk10: 40a 7671i bk11: 44a 7616i bk12: 44a 7662i bk13: 42a 7622i bk14: 0a 7789i bk15: 0a 7791i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0272074
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7792 n_nop=7612 n_act=6 n_pre=0 n_req=88 n_rd=172 n_write=2 bw_util=0.04466
n_activity=804 dram_eff=0.4328
bk0: 0a 7790i bk1: 0a 7792i bk2: 0a 7793i bk3: 2a 7770i bk4: 0a 7792i bk5: 2a 7771i bk6: 0a 7792i bk7: 0a 7793i bk8: 0a 7794i bk9: 0a 7794i bk10: 40a 7679i bk11: 44a 7616i bk12: 44a 7675i bk13: 40a 7646i bk14: 0a 7789i bk15: 0a 7789i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0309292
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7792 n_nop=7589 n_act=10 n_pre=3 n_req=97 n_rd=186 n_write=4 bw_util=0.04877
n_activity=987 dram_eff=0.385
bk0: 0a 7789i bk1: 2a 7768i bk2: 0a 7790i bk3: 0a 7790i bk4: 0a 7791i bk5: 2a 7772i bk6: 0a 7795i bk7: 0a 7796i bk8: 0a 7797i bk9: 0a 7797i bk10: 48a 7617i bk11: 46a 7580i bk12: 44a 7655i bk13: 40a 7602i bk14: 4a 7767i bk15: 0a 7787i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0547998
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7792 n_nop=7613 n_act=5 n_pre=0 n_req=87 n_rd=174 n_write=0 bw_util=0.04466
n_activity=756 dram_eff=0.4603
bk0: 0a 7788i bk1: 0a 7789i bk2: 0a 7789i bk3: 0a 7791i bk4: 0a 7791i bk5: 0a 7792i bk6: 0a 7793i bk7: 0a 7794i bk8: 0a 7795i bk9: 0a 7796i bk10: 44a 7671i bk11: 44a 7598i bk12: 44a 7656i bk13: 40a 7643i bk14: 2a 7773i bk15: 0a 7788i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0486396

========= L2 cache stats =========
L2_cache_bank[0]: Access = 77, Miss = 47, Miss_rate = 0.610, Pending_hits = 6, Reservation_fails = 224
L2_cache_bank[1]: Access = 44, Miss = 44, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 61, Miss = 46, Miss_rate = 0.754, Pending_hits = 3, Reservation_fails = 109
L2_cache_bank[3]: Access = 47, Miss = 47, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 42, Miss = 42, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 46, Miss = 46, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 45, Miss = 42, Miss_rate = 0.933, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 46, Miss = 44, Miss_rate = 0.957, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 56, Miss = 48, Miss_rate = 0.857, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 45, Miss = 45, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 45, Miss = 45, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 42, Miss = 42, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 596
L2_total_cache_misses = 538
L2_total_cache_miss_rate = 0.9027
L2_total_cache_pending_hits = 9
L2_total_cache_reservation_fails = 333
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 523
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 108
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 16
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 10
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 22
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 225
L2_cache_data_port_util = 0.002
L2_cache_fill_port_util = 0.030

icnt_total_pkts_mem_to_simt=2846
icnt_total_pkts_simt_to_mem=622
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 10.7273
	minimum = 6
	maximum = 62
Network latency average = 9.96728
	minimum = 6
	maximum = 40
Slowest packet = 14
Flit latency average = 8.89273
	minimum = 6
	maximum = 36
Slowest flit = 1912
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00747767
	minimum = 0.00592818 (at node 9)
	maximum = 0.013042 (at node 15)
Accepted packet rate average = 0.00747767
	minimum = 0.00592818 (at node 9)
	maximum = 0.013042 (at node 15)
Injected flit rate average = 0.0217555
	minimum = 0.00592818 (at node 9)
	maximum = 0.0580962 (at node 15)
Accepted flit rate average= 0.0217555
	minimum = 0.00711382 (at node 19)
	maximum = 0.0447154 (at node 1)
Injected packet length average = 2.9094
Accepted packet length average = 2.9094
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.7273 (1 samples)
	minimum = 6 (1 samples)
	maximum = 62 (1 samples)
Network latency average = 9.96728 (1 samples)
	minimum = 6 (1 samples)
	maximum = 40 (1 samples)
Flit latency average = 8.89273 (1 samples)
	minimum = 6 (1 samples)
	maximum = 36 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 0.00747767 (1 samples)
	minimum = 0.00592818 (1 samples)
	maximum = 0.013042 (1 samples)
Accepted packet rate average = 0.00747767 (1 samples)
	minimum = 0.00592818 (1 samples)
	maximum = 0.013042 (1 samples)
Injected flit rate average = 0.0217555 (1 samples)
	minimum = 0.00592818 (1 samples)
	maximum = 0.0580962 (1 samples)
Accepted flit rate average = 0.0217555 (1 samples)
	minimum = 0.00711382 (1 samples)
	maximum = 0.0447154 (1 samples)
Injected packet size average = 2.9094 (1 samples)
Accepted packet size average = 2.9094 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 4 sec (4 sec)
gpgpu_simulation_rate = 229434 (inst/sec)
gpgpu_simulation_rate = 1476 (cycle/sec)
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x405636 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,5904)
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,5904)
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,5904)
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,5904)
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,5904)
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,5904)
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,5904)
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,5904)
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,5904)
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,5904)
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,5904)
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,5904)
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,5904)
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,5904)
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,5904)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,5904)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,5904)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,5904)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,5904)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,5904)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,5904)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,5904)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,5904)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,5904)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,5904)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,5904)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,5904)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,5904)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,5904)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,5904)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,5904)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,5904)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,5904)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,5904)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,5904)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,5904)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,5904)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,5904)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,5904)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,5904)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,5904)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,5904)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,5904)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,5904)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,5904)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,5904)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,5904)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,5904)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,5904)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,5904)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,5904)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,5904)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,5904)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,5904)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,5904)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,5904)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,5904)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,5904)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,5904)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,5904)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,5904)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,5904)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,5904)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,5904)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,5904)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,5904)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,5904)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,5904)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,5904)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,5904)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,5904)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,5904)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,5904)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,5904)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,5904)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,5904)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,5904)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,5904)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,5904)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,5904)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,5904)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,5904)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,5904)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,5904)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,5904)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,5904)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,5904)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,5904)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,5904)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,5904)
GPGPU-Sim PTX: 1000000 instructions simulated : ctaid=(42,0,0) tid=(140,0,0)
GPGPU-Sim PTX: 1100000 instructions simulated : ctaid=(25,0,0) tid=(204,0,0)
GPGPU-Sim PTX: 1200000 instructions simulated : ctaid=(49,0,0) tid=(236,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (367,5904), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(368,5904)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (373,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (373,5904), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(374,5904)
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(374,5904)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (374,5904), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(375,5904)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (376,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (376,5904), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(377,5904)
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(377,5904)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (378,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (378,5904), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(379,5904)
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(379,5904)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (385,5904), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(386,5904)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (387,5904), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(388,5904)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (390,5904), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(391,5904)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (391,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (391,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (391,5904), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(392,5904)
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(392,5904)
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(392,5904)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (396,5904), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(397,5904)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (397,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (397,5904), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(398,5904)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(398,5904)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (398,5904), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(399,5904)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (400,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (400,5904), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(401,5904)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(401,5904)
GPGPU-Sim PTX: 1300000 instructions simulated : ctaid=(99,0,0) tid=(12,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (405,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (405,5904), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(406,5904)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(407,5904)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (407,5904), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(408,5904)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (411,5904), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(412,5904)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (413,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (413,5904), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(414,5904)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(414,5904)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (417,5904), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(418,5904)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (418,5904), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(419,5904)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (422,5904), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(423,5904)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (429,5904), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(430,5904)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (437,5904), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(438,5904)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (439,5904), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(440,5904)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (440,5904), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(441,5904)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (443,5904), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(444,5904)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (446,5904), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(447,5904)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (450,5904), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(451,5904)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (457,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (457,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (457,5904), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(458,5904)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(458,5904)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(459,5904)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (462,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (462,5904), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (462,5904), 3 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(463,5904)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (463,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (463,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (463,5904), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(464,5904)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(464,5904)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(464,5904)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (464,5904), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(465,5904)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(465,5904)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(465,5904)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (465,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (465,5904), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(466,5904)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(466,5904)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (467,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (467,5904), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(468,5904)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(469,5904)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (471,5904), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(472,5904)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (479,5904), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(480,5904)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (480,5904), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(481,5904)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (482,5904), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(483,5904)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (484,5904), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(485,5904)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (485,5904), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(486,5904)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (490,5904), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(491,5904)
GPGPU-Sim uArch: cycles simulated: 6404  inst.: 1279561 (ipc=723.6) sim_rate=255912 (inst/sec) elapsed = 0:0:00:05 / Sun Feb 28 21:36:17 2016
GPGPU-Sim uArch: Shader 1 finished CTA #3 (500,5904), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(501,5904)
GPGPU-Sim PTX: 1400000 instructions simulated : ctaid=(122,0,0) tid=(134,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (536,5904), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(537,5904)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (544,5904), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(545,5904)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (545,5904), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(546,5904)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (555,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (555,5904), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(556,5904)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(557,5904)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (560,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (560,5904), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(561,5904)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(562,5904)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (572,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (572,5904), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(573,5904)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (573,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (573,5904), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(574,5904)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(574,5904)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(575,5904)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (575,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (575,5904), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(576,5904)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (576,5904), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(577,5904)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(577,5904)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (578,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (578,5904), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(579,5904)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(580,5904)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (584,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (584,5904), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (584,5904), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(585,5904)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(585,5904)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (585,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (585,5904), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(586,5904)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(586,5904)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(587,5904)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (588,5904), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(589,5904)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (589,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (589,5904), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(590,5904)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (590,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (590,5904), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (590,5904), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(591,5904)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(591,5904)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(591,5904)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(592,5904)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (595,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (595,5904), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(596,5904)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(597,5904)
GPGPU-Sim PTX: 1500000 instructions simulated : ctaid=(142,0,0) tid=(121,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (712,5904), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(713,5904)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (714,5904), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(715,5904)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (724,5904), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(725,5904)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (726,5904), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(727,5904)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (732,5904), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(733,5904)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (772,5904), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(773,5904)
GPGPU-Sim PTX: 1600000 instructions simulated : ctaid=(116,0,0) tid=(198,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (779,5904), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(780,5904)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (782,5904), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(783,5904)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (783,5904), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(784,5904)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (791,5904), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(792,5904)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (794,5904), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(795,5904)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (798,5904), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(799,5904)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (799,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (799,5904), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(800,5904)
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(800,5904)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (803,5904), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(804,5904)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (805,5904), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(806,5904)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (814,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (814,5904), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(815,5904)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(816,5904)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (822,5904), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(823,5904)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (823,5904), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(824,5904)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (830,5904), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(831,5904)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (831,5904), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(832,5904)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (836,5904), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(837,5904)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (837,5904), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(838,5904)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (839,5904), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(840,5904)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (844,5904), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(845,5904)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (848,5904), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(849,5904)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (853,5904), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(854,5904)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (856,5904), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(857,5904)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (857,5904), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(858,5904)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (862,5904), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(863,5904)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (866,5904), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(867,5904)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (877,5904), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(878,5904)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (878,5904), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(879,5904)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (880,5904), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(881,5904)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (887,5904), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(888,5904)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (889,5904), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(890,5904)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (893,5904), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(894,5904)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (894,5904), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(895,5904)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (899,5904), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(900,5904)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (900,5904), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(901,5904)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (903,5904), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(904,5904)
GPGPU-Sim PTX: 1700000 instructions simulated : ctaid=(192,0,0) tid=(96,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (908,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (908,5904), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(909,5904)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(910,5904)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (910,5904), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(911,5904)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (917,5904), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(918,5904)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (918,5904), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(919,5904)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (919,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (919,5904), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(920,5904)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(921,5904)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (926,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (926,5904), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (926,5904), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(927,5904)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(927,5904)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(928,5904)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (932,5904), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(933,5904)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (939,5904), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(940,5904)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (941,5904), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(942,5904)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (945,5904), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(946,5904)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (949,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (949,5904), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(950,5904)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(951,5904)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (954,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (954,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (954,5904), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(955,5904)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(955,5904)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(956,5904)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (959,5904), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(960,5904)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (966,5904), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(967,5904)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (984,5904), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(985,5904)
GPGPU-Sim uArch: cycles simulated: 6904  inst.: 1647256 (ipc=729.5) sim_rate=274542 (inst/sec) elapsed = 0:0:00:06 / Sun Feb 28 21:36:18 2016
GPGPU-Sim uArch: Shader 6 finished CTA #4 (1008,5904), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(1009,5904)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (1014,5904), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(1015,5904)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (1016,5904), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(1017,5904)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (1020,5904), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(1021,5904)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (1021,5904), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(1022,5904)
GPGPU-Sim PTX: 1800000 instructions simulated : ctaid=(198,0,0) tid=(205,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (1031,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (1031,5904), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(1032,5904)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(1033,5904)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (1033,5904), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(1034,5904)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (1048,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (1048,5904), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(1049,5904)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(1050,5904)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (1050,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (1050,5904), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(1051,5904)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (1051,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (1051,5904), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(1052,5904)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(1052,5904)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (1052,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (1052,5904), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(1053,5904)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(1053,5904)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1054,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (1059,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (1059,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (1059,5904), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (1060,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (1070,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1076,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1102,5904), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1102,5904), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1125,5904), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1135,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1139,5904), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1141,5904), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1144,5904), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (1161,5904), 5 CTAs running
GPGPU-Sim PTX: 1900000 instructions simulated : ctaid=(245,0,0) tid=(110,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1163,5904), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1166,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (1168,5904), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (1179,5904), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1182,5904), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1182,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1183,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1184,5904), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1192,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1194,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1195,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1198,5904), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (1200,5904), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (1201,5904), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1213,5904), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1215,5904), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1218,5904), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1225,5904), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1225,5904), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (1227,5904), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1227,5904), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1237,5904), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (1242,5904), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1244,5904), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1257,5904), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1260,5904), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (1262,5904), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (1264,5904), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (1265,5904), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #4 (1268,5904), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (1268,5904), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (1273,5904), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (1279,5904), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1285,5904), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (1288,5904), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (1295,5904), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (1296,5904), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (1296,5904), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1301,5904), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (1301,5904), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (1303,5904), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (1303,5904), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1304,5904), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (1307,5904), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (1307,5904), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (1313,5904), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (1316,5904), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (1318,5904), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (1323,5904), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (1325,5904), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (1325,5904), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (1326,5904), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (1328,5904), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #5 (1343,5904), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (1348,5904), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #4 (1351,5904), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #4 (1360,5904), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #4 (1367,5904), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #4 (1381,5904), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (1395,5904), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (1396,5904), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (1408,5904), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (1409,5904), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #5 (1417,5904), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #5 (1421,5904), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #5 (1421,5904), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (2982,5904), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (3843,5904), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #2 (4288,5904), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (4413,5904), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #3 (4856,5904), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 10904  inst.: 1836606 (ipc=183.8) sim_rate=262372 (inst/sec) elapsed = 0:0:00:07 / Sun Feb 28 21:36:19 2016
GPGPU-Sim uArch: Shader 6 finished CTA #5 (5134,5904), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #5 (5427,5904), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #5 (5869,5904), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 0.
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 2 
gpu_sim_cycle = 5870
gpu_sim_insn = 919016
gpu_ipc =     156.5615
gpu_tot_sim_cycle = 11774
gpu_tot_sim_insn = 1836752
gpu_tot_ipc =     156.0007
gpu_tot_issued_cta = 512
gpu_stall_dramfull = 282
gpu_stall_icnt2sh    = 624
gpu_total_sim_rate=262393

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 37825
	L1I_total_cache_misses = 973
	L1I_total_cache_miss_rate = 0.0257
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6669
L1D_cache:
	L1D_cache_core[0]: Access = 388, Miss = 125, Miss_rate = 0.322, Pending_hits = 198, Reservation_fails = 0
	L1D_cache_core[1]: Access = 332, Miss = 100, Miss_rate = 0.301, Pending_hits = 192, Reservation_fails = 0
	L1D_cache_core[2]: Access = 318, Miss = 95, Miss_rate = 0.299, Pending_hits = 198, Reservation_fails = 0
	L1D_cache_core[3]: Access = 280, Miss = 68, Miss_rate = 0.243, Pending_hits = 204, Reservation_fails = 0
	L1D_cache_core[4]: Access = 288, Miss = 70, Miss_rate = 0.243, Pending_hits = 210, Reservation_fails = 0
	L1D_cache_core[5]: Access = 380, Miss = 126, Miss_rate = 0.332, Pending_hits = 198, Reservation_fails = 0
	L1D_cache_core[6]: Access = 380, Miss = 123, Miss_rate = 0.324, Pending_hits = 198, Reservation_fails = 0
	L1D_cache_core[7]: Access = 280, Miss = 70, Miss_rate = 0.250, Pending_hits = 210, Reservation_fails = 0
	L1D_cache_core[8]: Access = 264, Miss = 64, Miss_rate = 0.242, Pending_hits = 192, Reservation_fails = 0
	L1D_cache_core[9]: Access = 264, Miss = 66, Miss_rate = 0.250, Pending_hits = 198, Reservation_fails = 0
	L1D_cache_core[10]: Access = 302, Miss = 83, Miss_rate = 0.275, Pending_hits = 186, Reservation_fails = 0
	L1D_cache_core[11]: Access = 288, Miss = 68, Miss_rate = 0.236, Pending_hits = 204, Reservation_fails = 0
	L1D_cache_core[12]: Access = 280, Miss = 70, Miss_rate = 0.250, Pending_hits = 210, Reservation_fails = 0
	L1D_cache_core[13]: Access = 280, Miss = 70, Miss_rate = 0.250, Pending_hits = 210, Reservation_fails = 0
	L1D_cache_core[14]: Access = 272, Miss = 66, Miss_rate = 0.243, Pending_hits = 198, Reservation_fails = 0
	L1D_total_cache_accesses = 4596
	L1D_total_cache_misses = 1264
	L1D_total_cache_miss_rate = 0.2750
	L1D_total_cache_pending_hits = 3006
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.004
	L1D_cache_fill_port_util = 0.014
L1C_cache:
	L1C_total_cache_accesses = 8331
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0576
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3157
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 311
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3006
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1093
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 7851
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3157
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 15
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 171
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 36852
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 973
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6669
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
75, 75, 189, 75, 75, 75, 75, 75, 105, 105, 105, 105, 105, 105, 105, 105, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 370, 60, 60, 60, 60, 60, 60, 60, 
gpgpu_n_tot_thrd_icount = 2024544
gpgpu_n_tot_w_icount = 63267
gpgpu_n_stall_shd_mem = 3157
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1093
gpgpu_n_mem_write_global = 186
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 131386
gpgpu_n_store_insn = 186
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 262283
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3157
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3157
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:8053	W0_Idle:38331	W0_Scoreboard:47601	W1:1827	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:61440
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 8744 {8:1093,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 7440 {40:186,}
traffic_breakdown_coretomem[INST_ACC_R] = 336 {8:42,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 148648 {136:1093,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1488 {8:186,}
traffic_breakdown_memtocore[INST_ACC_R] = 5712 {136:42,}
maxmrqlatency = 46 
maxdqlatency = 0 
maxmflatency = 321 
averagemflatency = 208 
max_icnt2mem_latency = 36 
max_icnt2sh_latency = 11773 
mrq_lat_table:517 	41 	62 	59 	19 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	687 	607 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	1325 	8 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	724 	344 	38 	2 	0 	0 	0 	2 	9 	38 	137 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	18 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         1         0        20        22         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         2         0         0        20         0         0         0         0         0 
dram[2]:         0         0         0         0         0         1         0         0         0         2         0         0        22        22         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0        20         0         0        20         0         0 
dram[4]:         0         0         0         0         0         0         0         0         1         0        22        22         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0        22         0         0         0         1         0 
maximum service time to same row:
dram[0]:      1559      3572      5885      3991         0         0         0      4312      2345      3601      2121      3141      1729      1741      1687      3304 
dram[1]:      1176         0         0         0      4194      3022         0      2706       904         0      1692       904      1774      1749      2338      3946 
dram[2]:         0      4838      4001      3069         0      2577         0      5116         0      4281       935       907      1738      2028      2147      3860 
dram[3]:      1316      3229      2296      5079         0      4679      2554      3174      4435      4213       944       904      1807      1799      2366      2469 
dram[4]:      3422      3872         0         0         0      5478      2804         0      4500      2775      1250      2561      1746      1754      3138      2440 
dram[5]:      1390      2397      2166      1504      2704      1391      3638      1429      3449      3504       913       916      1754      1785      5550      2076 
average row accesses per activate:
dram[0]:  1.000000  2.000000  4.000000  2.000000      -nan      -nan      -nan  2.000000  1.500000  4.000000 11.000000 12.000000 23.000000 22.000000  3.000000  2.000000 
dram[1]:  2.000000      -nan      -nan      -nan  2.000000  2.000000      -nan  1.333333  1.000000      -nan 11.000000 22.000000 25.000000 23.000000  1.000000  5.000000 
dram[2]:      -nan  2.000000  2.000000  4.000000      -nan  1.500000      -nan  2.000000      -nan  3.666667 20.000000 22.000000 11.500000  8.000000  1.000000  1.000000 
dram[3]:  1.000000  2.000000  4.000000  4.000000      -nan  2.000000  2.000000  4.000000  2.000000  1.000000 10.500000 22.000000 23.000000  7.333333  4.000000  5.000000 
dram[4]:  2.000000  2.000000      -nan      -nan      -nan  4.000000  4.000000      -nan  1.500000  2.000000  6.500000 13.000000 22.000000 23.000000  8.000000  3.000000 
dram[5]:  1.000000  6.000000  2.000000  1.000000  4.000000  1.000000  2.000000  1.000000  2.000000  2.000000 11.500000 22.000000 22.000000 21.000000  1.333333  4.000000 
average row locality = 703/105 = 6.695238
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         4         1         2         1         0         0         0         1         2         2        21        23        23        22         3         2 
dram[1]:         2         0         0         0         1         1         0         3         1         0        21        22        25        23         1         5 
dram[2]:         0         1         1         2         0         2         0         1         0         6        20        22        23        23         1         1 
dram[3]:         1         1         2         2         0         1         1         2         1         1        21        22        23        22         4         5 
dram[4]:         1         1         0         0         0         2         2         0         2         1        25        24        22        23         8         3 
dram[5]:         1         3         1         1         2         1         1         1         1         1        23        22        22        21         4         4 
total reads: 647
min_bank_accesses = 0!
chip skew: 114/103 = 1.11
number of total write accesses:
dram[0]:         0         1         2         1         0         0         0         1         1         2         1         1         0         0         0         0 
dram[1]:         0         0         0         0         1         1         0         1         0         0         1         0         0         0         0         0 
dram[2]:         0         1         1         2         0         1         0         1         0         5         0         0         0         1         0         0 
dram[3]:         0         1         2         2         0         1         1         2         1         0         0         0         0         0         0         0 
dram[4]:         1         1         0         0         0         2         2         0         1         1         1         2         0         0         0         0 
dram[5]:         0         3         1         0         2         0         1         0         1         1         0         0         0         0         0         0 
total reads: 56
min_bank_accesses = 0!
chip skew: 12/4 = 3.00
average mf latency per bank:
dram[0]:       1051       126       160       128    none      none      none         126       176       124       401       425       446       411       262       263
dram[1]:          0    none      none      none         126       126    none         201       268    none         412       428       401       432       268       373
dram[2]:     none         125       126       160    none         176    none         125    none         152       402       437       421       413       411       268
dram[3]:        268       125       124       160    none         197       125       124       125       268       435       463       444       399       261       260
dram[4]:        126       197    none      none      none         160       124    none         182       131       695       369       409       418       296       309
dram[5]:        270       147       126       269       124       272       125       268       126       126       426       419       432       417       305       260
maximum mf latency per bank:
dram[0]:        282       252       251       256         0         0         0       252       268       251       294       283       321       301       268       268
dram[1]:          0         0         0         0       252       252         0       277       268         0       290       284       274       292       268       268
dram[2]:          0       251       252       252         0       268         0       251         0       277       277       282       313       288       268       268
dram[3]:        268       251       252       252         0       251       251       252       251       268       289       287       282       280       268       268
dram[4]:        252       252         0         0         0       252       251         0       274       262       281       285       317       319       268       268
dram[5]:        270       252       252       269       252       272       251       268       252       252       291       280       318       299       277       268

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15540 n_nop=15291 n_act=19 n_pre=6 n_req=117 n_rd=214 n_write=10 bw_util=0.02883
n_activity=1522 dram_eff=0.2943
bk0: 8a 15435i bk1: 2a 15512i bk2: 4a 15501i bk3: 2a 15515i bk4: 0a 15539i bk5: 0a 15543i bk6: 0a 15547i bk7: 2a 15524i bk8: 4a 15494i bk9: 4a 15504i bk10: 42a 15389i bk11: 46a 15334i bk12: 46a 15383i bk13: 44a 15366i bk14: 6a 15512i bk15: 4a 15515i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0232304
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15540 n_nop=15309 n_act=14 n_pre=3 n_req=109 n_rd=210 n_write=4 bw_util=0.02754
n_activity=1310 dram_eff=0.3267
bk0: 4a 15516i bk1: 0a 15538i bk2: 0a 15539i bk3: 0a 15540i bk4: 2a 15518i bk5: 2a 15516i bk6: 0a 15542i bk7: 6a 15464i bk8: 2a 15524i bk9: 0a 15540i bk10: 42a 15396i bk11: 44a 15358i bk12: 50a 15406i bk13: 46a 15343i bk14: 2a 15521i bk15: 10a 15505i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0157658
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15540 n_nop=15298 n_act=18 n_pre=6 n_req=115 n_rd=206 n_write=12 bw_util=0.02806
n_activity=1535 dram_eff=0.284
bk0: 0a 15539i bk1: 2a 15518i bk2: 2a 15516i bk3: 4a 15501i bk4: 0a 15539i bk5: 4a 15489i bk6: 0a 15541i bk7: 2a 15521i bk8: 0a 15542i bk9: 12a 15412i bk10: 40a 15417i bk11: 44a 15364i bk12: 46a 15383i bk13: 46a 15314i bk14: 2a 15520i bk15: 2a 15521i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0173102
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15540 n_nop=15291 n_act=18 n_pre=3 n_req=119 n_rd=218 n_write=10 bw_util=0.02934
n_activity=1509 dram_eff=0.3022
bk0: 2a 15520i bk1: 2a 15516i bk2: 4a 15503i bk3: 4a 15501i bk4: 0a 15539i bk5: 2a 15520i bk6: 2a 15519i bk7: 4a 15506i bk8: 2a 15520i bk9: 2a 15525i bk10: 42a 15398i bk11: 44a 15363i bk12: 46a 15420i bk13: 44a 15338i bk14: 8a 15505i bk15: 10a 15503i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0175676
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents
MSHR: tag=0x80240280, atomic=0 1 entries : 0x7f313850a9a0 :  mf: uid= 60634, sid00:w40, part=4, addr=0x802402e0, load , size=32, unknown  status = IN_PARTITION_DRAM (11771), 

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15540 n_nop=15279 n_act=17 n_pre=5 n_req=125 n_rd=228 n_write=11 bw_util=0.03076
n_activity=1456 dram_eff=0.3283
bk0: 2a 15511i bk1: 2a 15514i bk2: 0a 15537i bk3: 0a 15537i bk4: 0a 15540i bk5: 4a 15506i bk6: 4a 15507i bk7: 0a 15545i bk8: 4a 15481i bk9: 2a 15508i bk10: 50a 15334i bk11: 48a 15311i bk12: 44a 15403i bk13: 46a 15337i bk14: 16a 15481i bk15: 6a 15511i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0317889
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15540 n_nop=15291 n_act=19 n_pre=3 n_req=118 n_rd=218 n_write=9 bw_util=0.02921
n_activity=1418 dram_eff=0.3202
bk0: 2a 15519i bk1: 6a 15485i bk2: 2a 15515i bk3: 2a 15522i bk4: 4a 15500i bk5: 2a 15518i bk6: 2a 15519i bk7: 2a 15525i bk8: 2a 15519i bk9: 2a 15521i bk10: 46a 15390i bk11: 44a 15345i bk12: 44a 15405i bk13: 42a 15389i bk14: 8a 15460i bk15: 8a 15505i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.027027

========= L2 cache stats =========
L2_cache_bank[0]: Access = 137, Miss = 55, Miss_rate = 0.401, Pending_hits = 6, Reservation_fails = 224
L2_cache_bank[1]: Access = 100, Miss = 52, Miss_rate = 0.520, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 117, Miss = 51, Miss_rate = 0.436, Pending_hits = 3, Reservation_fails = 109
L2_cache_bank[3]: Access = 107, Miss = 54, Miss_rate = 0.505, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 88, Miss = 45, Miss_rate = 0.511, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 111, Miss = 58, Miss_rate = 0.523, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 105, Miss = 53, Miss_rate = 0.505, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 106, Miss = 56, Miss_rate = 0.528, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 162, Miss = 60, Miss_rate = 0.370, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 101, Miss = 54, Miss_rate = 0.535, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 104, Miss = 55, Miss_rate = 0.529, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 98, Miss = 54, Miss_rate = 0.551, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 1336
L2_total_cache_misses = 647
L2_total_cache_miss_rate = 0.4843
L2_total_cache_pending_hits = 9
L2_total_cache_reservation_fails = 333
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 507
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 586
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 108
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 130
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 56
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 32
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 225
L2_cache_data_port_util = 0.016
L2_cache_fill_port_util = 0.018

icnt_total_pkts_mem_to_simt=5906
icnt_total_pkts_simt_to_mem=1522
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.93378
	minimum = 6
	maximum = 32
Network latency average = 8.47095
	minimum = 6
	maximum = 27
Slowest packet = 1412
Flit latency average = 7.29571
	minimum = 6
	maximum = 23
Slowest flit = 4118
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00933813
	minimum = 0.00511073 (at node 8)
	maximum = 0.0180579 (at node 23)
Accepted packet rate average = 0.00933813
	minimum = 0.00511073 (at node 8)
	maximum = 0.0180579 (at node 23)
Injected flit rate average = 0.0249858
	minimum = 0.00511073 (at node 8)
	maximum = 0.0521295 (at node 23)
Accepted flit rate average= 0.0249858
	minimum = 0.00834753 (at node 19)
	maximum = 0.0541738 (at node 5)
Injected packet length average = 2.67568
Accepted packet length average = 2.67568
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 9.83057 (2 samples)
	minimum = 6 (2 samples)
	maximum = 47 (2 samples)
Network latency average = 9.21911 (2 samples)
	minimum = 6 (2 samples)
	maximum = 33.5 (2 samples)
Flit latency average = 8.09422 (2 samples)
	minimum = 6 (2 samples)
	maximum = 29.5 (2 samples)
Fragmentation average = 0 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0 (2 samples)
Injected packet rate average = 0.0084079 (2 samples)
	minimum = 0.00551946 (2 samples)
	maximum = 0.01555 (2 samples)
Accepted packet rate average = 0.0084079 (2 samples)
	minimum = 0.00551946 (2 samples)
	maximum = 0.01555 (2 samples)
Injected flit rate average = 0.0233706 (2 samples)
	minimum = 0.00551946 (2 samples)
	maximum = 0.0551128 (2 samples)
Accepted flit rate average = 0.0233706 (2 samples)
	minimum = 0.00773068 (2 samples)
	maximum = 0.0494446 (2 samples)
Injected packet size average = 2.77961 (2 samples)
Accepted packet size average = 2.77961 (2 samples)
Hops average = 1 (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 7 sec (7 sec)
gpgpu_simulation_rate = 262393 (inst/sec)
gpgpu_simulation_rate = 1682 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x405636 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,11774)
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,11774)
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,11774)
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,11774)
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,11774)
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,11774)
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,11774)
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,11774)
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,11774)
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,11774)
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,11774)
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,11774)
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,11774)
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,11774)
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,11774)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,11774)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,11774)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,11774)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,11774)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,11774)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,11774)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,11774)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,11774)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,11774)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,11774)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,11774)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,11774)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,11774)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,11774)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,11774)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,11774)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,11774)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,11774)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,11774)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,11774)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,11774)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,11774)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,11774)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,11774)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,11774)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,11774)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,11774)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,11774)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,11774)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,11774)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,11774)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,11774)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,11774)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,11774)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,11774)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,11774)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,11774)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,11774)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,11774)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,11774)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,11774)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,11774)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,11774)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,11774)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,11774)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,11774)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,11774)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,11774)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,11774)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,11774)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,11774)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,11774)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,11774)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,11774)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,11774)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,11774)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,11774)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,11774)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,11774)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,11774)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,11774)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,11774)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,11774)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,11774)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,11774)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,11774)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,11774)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,11774)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,11774)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,11774)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,11774)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,11774)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,11774)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,11774)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,11774)
GPGPU-Sim PTX: 2000000 instructions simulated : ctaid=(83,0,0) tid=(28,0,0)
GPGPU-Sim PTX: 2100000 instructions simulated : ctaid=(63,0,0) tid=(28,0,0)
GPGPU-Sim PTX: 2200000 instructions simulated : ctaid=(48,0,0) tid=(252,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (373,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (373,11774), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(374,11774)
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(374,11774)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (376,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (376,11774), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(377,11774)
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(377,11774)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (377,11774), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(378,11774)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (378,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (378,11774), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(379,11774)
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(379,11774)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (387,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (387,11774), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(388,11774)
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(388,11774)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (390,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (390,11774), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(391,11774)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(391,11774)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (391,11774), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(392,11774)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (392,11774), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(393,11774)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (395,11774), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(396,11774)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (397,11774), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(398,11774)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (400,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (400,11774), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(401,11774)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(401,11774)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (410,11774), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(411,11774)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (411,11774), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(412,11774)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (413,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (413,11774), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(414,11774)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(415,11774)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (415,11774), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(416,11774)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (417,11774), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(418,11774)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (423,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (423,11774), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(424,11774)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(424,11774)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (424,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (424,11774), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(425,11774)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(425,11774)
GPGPU-Sim PTX: 2300000 instructions simulated : ctaid=(109,0,0) tid=(91,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (428,11774), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(429,11774)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (429,11774), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(430,11774)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (433,11774), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(434,11774)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (437,11774), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(438,11774)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (442,11774), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(443,11774)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (443,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (443,11774), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(444,11774)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(444,11774)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (449,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (449,11774), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (449,11774), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(450,11774)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(450,11774)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (450,11774), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(451,11774)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(451,11774)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (453,11774), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(454,11774)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (455,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (455,11774), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(456,11774)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(457,11774)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (457,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (457,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (457,11774), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(458,11774)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(458,11774)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(458,11774)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (465,11774), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(466,11774)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (466,11774), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(467,11774)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (471,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (471,11774), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(472,11774)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(472,11774)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (472,11774), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(473,11774)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (474,11774), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(475,11774)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (475,11774), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(476,11774)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (484,11774), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(485,11774)
GPGPU-Sim uArch: cycles simulated: 12274  inst.: 2197008 (ipc=720.5) sim_rate=274626 (inst/sec) elapsed = 0:0:00:08 / Sun Feb 28 21:36:20 2016
GPGPU-Sim uArch: Shader 6 finished CTA #4 (529,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (529,11774), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(530,11774)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(531,11774)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (535,11774), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(536,11774)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (539,11774), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(540,11774)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (541,11774), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(542,11774)
GPGPU-Sim PTX: 2400000 instructions simulated : ctaid=(118,0,0) tid=(21,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (560,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (560,11774), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(561,11774)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (561,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (561,11774), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(562,11774)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(562,11774)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(563,11774)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (569,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (569,11774), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(570,11774)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(570,11774)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (571,11774), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(572,11774)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (572,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (572,11774), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(573,11774)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(573,11774)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (573,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (573,11774), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(574,11774)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (574,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (574,11774), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(575,11774)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(575,11774)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(576,11774)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (576,11774), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(577,11774)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (577,11774), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(578,11774)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (591,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (591,11774), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(592,11774)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(593,11774)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (593,11774), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(594,11774)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (596,11774), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(597,11774)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (615,11774), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(616,11774)
GPGPU-Sim PTX: 2500000 instructions simulated : ctaid=(119,0,0) tid=(226,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (702,11774), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(703,11774)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (726,11774), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(727,11774)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (742,11774), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(743,11774)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (743,11774), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(744,11774)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (744,11774), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(745,11774)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (758,11774), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(759,11774)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (759,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (759,11774), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(760,11774)
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(760,11774)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (766,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (766,11774), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(767,11774)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(767,11774)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (771,11774), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(772,11774)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (780,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (780,11774), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(781,11774)
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(781,11774)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (785,11774), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(786,11774)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (791,11774), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(792,11774)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (792,11774), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(793,11774)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (800,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (800,11774), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(801,11774)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(801,11774)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (804,11774), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(805,11774)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (812,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (812,11774), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(813,11774)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(813,11774)
GPGPU-Sim PTX: 2600000 instructions simulated : ctaid=(143,0,0) tid=(23,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (817,11774), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(818,11774)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (823,11774), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(824,11774)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (831,11774), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(832,11774)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (838,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (838,11774), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(839,11774)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(839,11774)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (844,11774), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(845,11774)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (849,11774), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(850,11774)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (850,11774), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(851,11774)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (860,11774), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(861,11774)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (861,11774), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(862,11774)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (869,11774), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(870,11774)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (870,11774), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(871,11774)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (872,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (872,11774), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(873,11774)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(873,11774)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (882,11774), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(883,11774)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (885,11774), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(886,11774)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (886,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (886,11774), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (886,11774), 3 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(887,11774)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(888,11774)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(889,11774)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (890,11774), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(891,11774)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (894,11774), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(895,11774)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (895,11774), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(896,11774)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (902,11774), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(903,11774)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (913,11774), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(914,11774)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (916,11774), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(917,11774)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (918,11774), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(919,11774)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (927,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (927,11774), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(928,11774)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(929,11774)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (930,11774), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(931,11774)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (932,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (932,11774), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(933,11774)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(933,11774)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (936,11774), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(937,11774)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (942,11774), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(943,11774)
GPGPU-Sim PTX: 2700000 instructions simulated : ctaid=(191,0,0) tid=(194,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (951,11774), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(952,11774)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (956,11774), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(957,11774)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (957,11774), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(958,11774)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (959,11774), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(960,11774)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (975,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (975,11774), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(976,11774)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(976,11774)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (976,11774), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(977,11774)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (978,11774), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(979,11774)
GPGPU-Sim uArch: cycles simulated: 12774  inst.: 2550967 (ipc=714.2) sim_rate=283440 (inst/sec) elapsed = 0:0:00:09 / Sun Feb 28 21:36:21 2016
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1009,11774), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1010,11774)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (1017,11774), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(1018,11774)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (1020,11774), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(1021,11774)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1027,11774), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(1028,11774)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1030,11774), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(1031,11774)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (1036,11774), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(1037,11774)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (1039,11774), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(1040,11774)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (1043,11774), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(1044,11774)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (1050,11774), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(1051,11774)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (1055,11774), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(1056,11774)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1059,11774), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(1060,11774)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1066,11774), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1067,11774)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1074,11774), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(1075,11774)
GPGPU-Sim PTX: 2800000 instructions simulated : ctaid=(212,0,0) tid=(121,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (1080,11774), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(1081,11774)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1085,11774), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1086,11774)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (1122,11774), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(1123,11774)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1123,11774), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(1124,11774)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (1126,11774), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(1127,11774)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1129,11774), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(1130,11774)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (1133,11774), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(1134,11774)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (1136,11774), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(1137,11774)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (1140,11774), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(1141,11774)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1142,11774), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1143,11774)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1157,11774), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(1158,11774)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (1175,11774), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(1176,11774)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1176,11774), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1177,11774)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (1177,11774), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(1178,11774)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1180,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1199,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (1204,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (1204,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (1215,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1219,11774), 4 CTAs running
GPGPU-Sim PTX: 2900000 instructions simulated : ctaid=(197,0,0) tid=(151,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (1222,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (1222,11774), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1224,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (1226,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (1228,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1242,11774), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (1243,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (1251,11774), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (1252,11774), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (1252,11774), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (1253,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (1257,11774), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1259,11774), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1263,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1285,11774), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1285,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (1285,11774), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (1292,11774), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (1295,11774), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (1299,11774), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (1301,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (1302,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (1307,11774), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1310,11774), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (1317,11774), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (1318,11774), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (1319,11774), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (1326,11774), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (1341,11774), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1349,11774), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (1353,11774), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (1385,11774), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (1393,11774), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (1395,11774), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1395,11774), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (1402,11774), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (1418,11774), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1432,11774), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1437,11774), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1473,11774), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1479,11774), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 14274  inst.: 2755721 (ipc=367.6) sim_rate=275572 (inst/sec) elapsed = 0:0:00:10 / Sun Feb 28 21:36:22 2016
GPGPU-Sim uArch: Shader 7 finished CTA #4 (2638,11774), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (2653,11774), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (2697,11774), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (3089,11774), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (3201,11774), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (3269,11774), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (3308,11774), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (3447,11774), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (3550,11774), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (3628,11774), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (3634,11774), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (3773,11774), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #5 (3848,11774), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #2 (3928,11774), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (3963,11774), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (4102,11774), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (4157,11774), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (4338,11774), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (4407,11774), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (4413,11774), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (4552,11774), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (4602,11774), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (4626,11774), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (4687,11774), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (4722,11774), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (4748,11774), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (4765,11774), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (4770,11774), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #4 (4981,11774), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #4 (5088,11774), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (5195,11774), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #4 (5309,11774), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #4 (5453,11774), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #1 (5587,11774), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (5648,11774), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #5 (5863,11774), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #5 (5897,11774), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (5947,11774), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (6017,11774), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #1 (6147,11774), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (6165,11774), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #2 (6378,11774), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #4 (6627,11774), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 1.
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 3 
gpu_sim_cycle = 6628
gpu_sim_insn = 926846
gpu_ipc =     139.8380
gpu_tot_sim_cycle = 18402
gpu_tot_sim_insn = 2763598
gpu_tot_ipc =     150.1792
gpu_tot_issued_cta = 768
gpu_stall_dramfull = 282
gpu_stall_icnt2sh    = 888
gpu_total_sim_rate=276359

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 61297
	L1I_total_cache_misses = 998
	L1I_total_cache_miss_rate = 0.0163
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6669
L1D_cache:
	L1D_cache_core[0]: Access = 654, Miss = 224, Miss_rate = 0.343, Pending_hits = 294, Reservation_fails = 0
	L1D_cache_core[1]: Access = 608, Miss = 197, Miss_rate = 0.324, Pending_hits = 294, Reservation_fails = 0
	L1D_cache_core[2]: Access = 630, Miss = 215, Miss_rate = 0.341, Pending_hits = 282, Reservation_fails = 0
	L1D_cache_core[3]: Access = 760, Miss = 279, Miss_rate = 0.367, Pending_hits = 300, Reservation_fails = 0
	L1D_cache_core[4]: Access = 548, Miss = 161, Miss_rate = 0.294, Pending_hits = 294, Reservation_fails = 0
	L1D_cache_core[5]: Access = 750, Miss = 278, Miss_rate = 0.371, Pending_hits = 294, Reservation_fails = 0
	L1D_cache_core[6]: Access = 732, Miss = 268, Miss_rate = 0.366, Pending_hits = 291, Reservation_fails = 0
	L1D_cache_core[7]: Access = 630, Miss = 220, Miss_rate = 0.349, Pending_hits = 294, Reservation_fails = 0
	L1D_cache_core[8]: Access = 640, Miss = 217, Miss_rate = 0.339, Pending_hits = 288, Reservation_fails = 0
	L1D_cache_core[9]: Access = 602, Miss = 198, Miss_rate = 0.329, Pending_hits = 294, Reservation_fails = 0
	L1D_cache_core[10]: Access = 522, Miss = 155, Miss_rate = 0.297, Pending_hits = 288, Reservation_fails = 0
	L1D_cache_core[11]: Access = 634, Miss = 208, Miss_rate = 0.328, Pending_hits = 306, Reservation_fails = 0
	L1D_cache_core[12]: Access = 554, Miss = 165, Miss_rate = 0.298, Pending_hits = 306, Reservation_fails = 0
	L1D_cache_core[13]: Access = 548, Miss = 168, Miss_rate = 0.307, Pending_hits = 312, Reservation_fails = 0
	L1D_cache_core[14]: Access = 484, Miss = 129, Miss_rate = 0.267, Pending_hits = 276, Reservation_fails = 0
	L1D_total_cache_accesses = 9296
	L1D_total_cache_misses = 3082
	L1D_total_cache_miss_rate = 0.3315
	L1D_total_cache_pending_hits = 4413
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.011
	L1D_cache_fill_port_util = 0.013
L1C_cache:
	L1C_total_cache_accesses = 13151
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0365
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3157
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1681
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4413
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2035
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 12671
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3157
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 120
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1047
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 60299
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 998
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6669
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
120, 120, 234, 120, 120, 120, 120, 120, 150, 150, 150, 150, 150, 150, 150, 150, 135, 135, 135, 135, 249, 135, 135, 135, 135, 135, 135, 135, 135, 135, 135, 135, 135, 135, 135, 135, 361, 135, 135, 135, 400, 90, 232, 90, 90, 90, 90, 90, 
gpgpu_n_tot_thrd_icount = 3313920
gpgpu_n_tot_w_icount = 103560
gpgpu_n_stall_shd_mem = 3191
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2035
gpgpu_n_mem_write_global = 1167
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 198604
gpgpu_n_store_insn = 1176
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 394095
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3157
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3157
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 34
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:8949	W0_Idle:76215	W0_Scoreboard:130582	W1:11189	W2:211	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:92160
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 16280 {8:2035,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 46680 {40:1167,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 276760 {136:2035,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 9336 {8:1167,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmrqlatency = 46 
maxdqlatency = 0 
maxmflatency = 321 
averagemflatency = 190 
max_icnt2mem_latency = 36 
max_icnt2sh_latency = 18401 
mrq_lat_table:1231 	49 	85 	115 	49 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2229 	988 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	3257 	17 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	1478 	532 	38 	2 	0 	0 	0 	2 	9 	38 	944 	174 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	32 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         2         4         4         0         0         1         2         1         4        20        22         0         0         0         2 
dram[1]:         2         0         1         0         0         0         0        13         3         0        20        22        25        23         0         6 
dram[2]:         1         0         2         4         1         2         0         2         0         8        20        22        22        22         0         0 
dram[3]:         6         0         4         4         1         2         0         4         2         1        20        22         0        20         0         0 
dram[4]:         0         2         0         1         1         4         0         1         2         0        22        22        22        23         9         4 
dram[5]:         2         6         2         2         4         1         0         1         0         2        22         0        25        21         1         4 
maximum service time to same row:
dram[0]:      1559      3572      5885      3991      2216      2770      1513      4312      2345      3601      2121      3141      1729      1741      1687      3304 
dram[1]:      2294      2726      1404      3501      4194      3022      2126      2706       953      3251      1692      2628      1774      1749      2338      3946 
dram[2]:      1116      4838      4001      3069      3022      2577      2641      5116      2334      4281      2783       907      1761      2028      2147      3860 
dram[3]:      1960      3229      2296      5079      1841      4679      2554      3174      4435      4213      2154       904      1807      1799      2366      2469 
dram[4]:      3422      3872      3104      1360      1047      5478      2804      1459      4500      2775      1250      4445      1746      1754      3138      2440 
dram[5]:      1390      2397      2166      1504      2704      1391      3638      1526      3449      3504      1161       916      1754      1785      5550      2076 
average row accesses per activate:
dram[0]:  3.500000  4.333333  2.800000  2.000000 12.000000 10.000000  4.500000  2.666667  7.000000  4.000000 13.000000  6.400000 27.000000 24.000000 17.000000  6.666667 
dram[1]:  2.333333  6.000000  4.500000  2.000000 16.000000 10.000000 10.000000  2.777778  5.333333 14.000000  7.250000  6.500000 10.666667  9.333333 13.000000  4.666667 
dram[2]:  3.500000  8.000000  4.333333  5.000000  1.500000  2.750000  6.000000  2.600000 13.000000  3.857143 12.000000 11.500000  7.000000  8.666667 14.000000 16.000000 
dram[3]:  2.000000  8.000000  3.000000  3.000000  2.500000  1.666667  8.000000  4.000000  3.200000  9.500000  6.500000  6.250000 27.000000  5.000000 15.000000 12.000000 
dram[4]: 15.000000  2.000000  4.000000  4.666667  3.750000  4.500000 10.000000  6.500000  2.250000 10.000000  5.400000  7.250000  4.833333  9.000000  6.666667  6.333333 
dram[5]:  5.000000  4.500000  4.250000  2.500000  3.500000  4.500000 10.000000  5.333333 14.000000  3.000000  9.333333 22.000000 13.000000  8.333333  5.666667  6.333333 
average row locality = 1535/263 = 5.836502
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         9         7         8         5         6         5         5         5         7         6        23        28        27        24        17        20 
dram[1]:         5         3         5         1         7         5         5        16        10         7        25        25        32        28        13        14 
dram[2]:         4         4         7         8         2         7         3         8         6        16        22        23        28        25        14        16 
dram[3]:         8         4         5         5         3         3         4         6        10        10        25        25        27        30        15        12 
dram[4]:         7         6         2         8         9        10         5         7         6         5        26        26        29        27        20        19 
dram[5]:         6        10        10         7         8         5         5         9         7         5        25        22        26        25        17        19 
total reads: 1206
bank skew: 32/1 = 32.00
chip skew: 212/192 = 1.10
number of total write accesses:
dram[0]:         5         6         6         3         6         5         4         3         7         6         3         4         0         0         0         0 
dram[1]:         2         3         4         1         9         5         5         9         6         7         4         1         0         0         0         0 
dram[2]:         3         4         6         7         1         4         3         5         7        11         2         0         0         1         0         0 
dram[3]:         4         4         4         4         2         2         4         6         6         9         1         0         0         0         0         0 
dram[4]:         8         4         2         6         6         8         5         6         3         5         1         3         0         0         0         0 
dram[5]:         4         8         7         3         6         4         5         7         7         4         3         0         0         0         0         0 
total reads: 329
min_bank_accesses = 0!
chip skew: 58/46 = 1.26
average mf latency per bank:
dram[0]:        410       149       168       183       124       139       158       184       156       174       528       547       660       617       360       327
dram[1]:        112       124       159       130       159       138       127       184       187       123       511       595       600       575       326       477
dram[2]:        148       159       148       173       177       178       124       172       135       195       510       681       606       619       311       343
dram[3]:        188       143       174       174       186       187       141       184       172       132       557       638       597       546       353       332
dram[4]:        142       188       126       155       155       168       152       137       195       156      2432       512       555       618       473       347
dram[5]:        153       197       168       183       177       142       167       143       134       174       578       645       516       587       416       314
maximum mf latency per bank:
dram[0]:        282       281       282       280       261       267       268       283       270       277       294       284       321       301       268       277
dram[1]:        277       253       271       261       275       252       264       278       277       251       294       284       288       292       268       281
dram[2]:        268       251       287       279       270       277       252       295       267       282       277       282       313       288       268       268
dram[3]:        280       260       277       279       270       279       251       277       283       268       289       287       282       280       268       268
dram[4]:        259       278       257       277       278       292       251       269       277       262       281       285       317       319       282       287
dram[5]:        270       277       282       277       279       272       253       277       256       277       291       280       318       299       277       277

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24288 n_nop=23760 n_act=41 n_pre=25 n_req=260 n_rd=404 n_write=58 bw_util=0.03804
n_activity=3642 dram_eff=0.2537
bk0: 18a 24063i bk1: 14a 24094i bk2: 16a 24071i bk3: 10a 24149i bk4: 12a 24138i bk5: 10a 24186i bk6: 10a 24186i bk7: 10a 24156i bk8: 14a 24137i bk9: 12a 24139i bk10: 46a 24107i bk11: 56a 23959i bk12: 54a 24108i bk13: 48a 24104i bk14: 34a 24206i bk15: 40a 24117i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0303442
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24288 n_nop=23764 n_act=41 n_pre=25 n_req=257 n_rd=402 n_write=56 bw_util=0.03771
n_activity=3761 dram_eff=0.2436
bk0: 10a 24187i bk1: 6a 24228i bk2: 10a 24157i bk3: 2a 24251i bk4: 14a 24147i bk5: 10a 24206i bk6: 10a 24155i bk7: 32a 23920i bk8: 20a 24088i bk9: 14a 24167i bk10: 50a 24033i bk11: 50a 24005i bk12: 64a 24060i bk13: 56a 24017i bk14: 26a 24210i bk15: 28a 24168i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.024333
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24288 n_nop=23780 n_act=42 n_pre=26 n_req=247 n_rd=386 n_write=54 bw_util=0.03623
n_activity=3702 dram_eff=0.2377
bk0: 8a 24205i bk1: 8a 24223i bk2: 14a 24138i bk3: 16a 24087i bk4: 4a 24236i bk5: 14a 24138i bk6: 6a 24233i bk7: 16a 24084i bk8: 12a 24138i bk9: 32a 23935i bk10: 44a 24109i bk11: 46a 24077i bk12: 56a 24060i bk13: 50a 24050i bk14: 28a 24210i bk15: 32a 24206i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0205863
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24288 n_nop=23782 n_act=46 n_pre=30 n_req=238 n_rd=384 n_write=46 bw_util=0.03541
n_activity=3747 dram_eff=0.2295
bk0: 16a 24081i bk1: 8a 24194i bk2: 10a 24163i bk3: 10a 24170i bk4: 6a 24199i bk5: 6a 24202i bk6: 8a 24222i bk7: 12a 24151i bk8: 20a 24081i bk9: 20a 24095i bk10: 50a 24073i bk11: 50a 24023i bk12: 54a 24148i bk13: 60a 23982i bk14: 30a 24204i bk15: 24a 24228i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0229331
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24288 n_nop=23723 n_act=50 n_pre=34 n_req=269 n_rd=424 n_write=57 bw_util=0.03961
n_activity=3976 dram_eff=0.242
bk0: 14a 24152i bk1: 12a 24095i bk2: 4a 24229i bk3: 16a 24133i bk4: 18a 24091i bk5: 20a 24012i bk6: 10a 24204i bk7: 14a 24139i bk8: 12a 24104i bk9: 10a 24157i bk10: 52a 24055i bk11: 52a 24002i bk12: 58a 24006i bk13: 54a 24018i bk14: 40a 24121i bk15: 38a 24133i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0392787
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24288 n_nop=23748 n_act=43 n_pre=27 n_req=264 n_rd=412 n_write=58 bw_util=0.0387
n_activity=3680 dram_eff=0.2554
bk0: 12a 24181i bk1: 20a 24055i bk2: 20a 24069i bk3: 14a 24137i bk4: 16a 24097i bk5: 10a 24176i bk6: 10a 24199i bk7: 18a 24086i bk8: 14a 24148i bk9: 10a 24176i bk10: 50a 24082i bk11: 44a 24091i bk12: 52a 24113i bk13: 50a 24071i bk14: 34a 24155i bk15: 38a 24145i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0261034

========= L2 cache stats =========
L2_cache_bank[0]: Access = 287, Miss = 102, Miss_rate = 0.355, Pending_hits = 7, Reservation_fails = 224
L2_cache_bank[1]: Access = 242, Miss = 100, Miss_rate = 0.413, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[2]: Access = 273, Miss = 102, Miss_rate = 0.374, Pending_hits = 6, Reservation_fails = 109
L2_cache_bank[3]: Access = 241, Miss = 99, Miss_rate = 0.411, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 202, Miss = 86, Miss_rate = 0.426, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[5]: Access = 260, Miss = 107, Miss_rate = 0.412, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[6]: Access = 227, Miss = 97, Miss_rate = 0.427, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[7]: Access = 228, Miss = 95, Miss_rate = 0.417, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[8]: Access = 606, Miss = 104, Miss_rate = 0.172, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[9]: Access = 245, Miss = 108, Miss_rate = 0.441, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 237, Miss = 104, Miss_rate = 0.439, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[11]: Access = 229, Miss = 102, Miss_rate = 0.445, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 3277
L2_total_cache_misses = 1206
L2_total_cache_miss_rate = 0.3680
L2_total_cache_pending_hits = 27
L2_total_cache_reservation_fails = 333
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1145
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 7
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 883
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 108
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 838
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 11
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 318
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 50
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 225
L2_cache_data_port_util = 0.026
L2_cache_fill_port_util = 0.022

icnt_total_pkts_mem_to_simt=11687
icnt_total_pkts_simt_to_mem=4444
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.97733
	minimum = 6
	maximum = 26
Network latency average = 7.75064
	minimum = 6
	maximum = 21
Slowest packet = 2883
Flit latency average = 6.74446
	minimum = 6
	maximum = 17
Slowest flit = 7923
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0216925
	minimum = 0.0102595 (at node 14)
	maximum = 0.0669885 (at node 23)
Accepted packet rate average = 0.0216925
	minimum = 0.0102595 (at node 14)
	maximum = 0.0669885 (at node 23)
Injected flit rate average = 0.0486321
	minimum = 0.0140314 (at node 14)
	maximum = 0.123114 (at node 23)
Accepted flit rate average= 0.0486321
	minimum = 0.0248944 (at node 19)
	maximum = 0.119946 (at node 23)
Injected packet length average = 2.24189
Accepted packet length average = 2.24189
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 9.21282 (3 samples)
	minimum = 6 (3 samples)
	maximum = 40 (3 samples)
Network latency average = 8.72962 (3 samples)
	minimum = 6 (3 samples)
	maximum = 29.3333 (3 samples)
Flit latency average = 7.6443 (3 samples)
	minimum = 6 (3 samples)
	maximum = 25.3333 (3 samples)
Fragmentation average = 0 (3 samples)
	minimum = 0 (3 samples)
	maximum = 0 (3 samples)
Injected packet rate average = 0.0128361 (3 samples)
	minimum = 0.00709947 (3 samples)
	maximum = 0.0326962 (3 samples)
Accepted packet rate average = 0.0128361 (3 samples)
	minimum = 0.00709947 (3 samples)
	maximum = 0.0326962 (3 samples)
Injected flit rate average = 0.0317911 (3 samples)
	minimum = 0.00835677 (3 samples)
	maximum = 0.0777799 (3 samples)
Accepted flit rate average = 0.0317911 (3 samples)
	minimum = 0.0134519 (3 samples)
	maximum = 0.072945 (3 samples)
Injected packet size average = 2.4767 (3 samples)
Accepted packet size average = 2.4767 (3 samples)
Hops average = 1 (3 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 10 sec (10 sec)
gpgpu_simulation_rate = 276359 (inst/sec)
gpgpu_simulation_rate = 1840 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x405636 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 9 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,18402)
GPGPU-Sim uArch: Shader 10 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,18402)
GPGPU-Sim uArch: Shader 11 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,18402)
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,18402)
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,18402)
GPGPU-Sim uArch: Shader 14 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,18402)
GPGPU-Sim uArch: Shader 0 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,18402)
GPGPU-Sim uArch: Shader 1 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,18402)
GPGPU-Sim uArch: Shader 2 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,18402)
GPGPU-Sim uArch: Shader 3 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,18402)
GPGPU-Sim uArch: Shader 4 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,18402)
GPGPU-Sim uArch: Shader 5 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,18402)
GPGPU-Sim uArch: Shader 6 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,18402)
GPGPU-Sim uArch: Shader 7 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,18402)
GPGPU-Sim uArch: Shader 8 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,18402)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,18402)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,18402)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,18402)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,18402)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,18402)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,18402)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,18402)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,18402)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,18402)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,18402)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,18402)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,18402)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,18402)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,18402)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,18402)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,18402)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,18402)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,18402)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,18402)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,18402)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,18402)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,18402)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,18402)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,18402)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,18402)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,18402)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,18402)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,18402)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,18402)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,18402)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,18402)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,18402)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,18402)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,18402)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,18402)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,18402)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,18402)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,18402)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,18402)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,18402)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,18402)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,18402)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,18402)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,18402)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,18402)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,18402)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,18402)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,18402)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,18402)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,18402)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,18402)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,18402)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,18402)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,18402)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,18402)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,18402)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,18402)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,18402)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,18402)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,18402)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,18402)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,18402)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,18402)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,18402)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,18402)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,18402)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,18402)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,18402)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,18402)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,18402)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,18402)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,18402)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,18402)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,18402)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,18402)
GPGPU-Sim PTX: 3000000 instructions simulated : ctaid=(34,0,0) tid=(164,0,0)
GPGPU-Sim PTX: 3100000 instructions simulated : ctaid=(1,0,0) tid=(36,0,0)
GPGPU-Sim PTX: 3200000 instructions simulated : ctaid=(83,0,0) tid=(56,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (351,18402), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(352,18402)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (357,18402), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (357,18402), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(358,18402)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(358,18402)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (358,18402), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (358,18402), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(359,18402)
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(359,18402)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (359,18402), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (359,18402), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(360,18402)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(360,18402)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (360,18402), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (360,18402), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (360,18402), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (360,18402), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (360,18402), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (360,18402), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(361,18402)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(361,18402)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(361,18402)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(361,18402)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(361,18402)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(362,18402)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (402,18402), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(403,18402)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (409,18402), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(410,18402)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (417,18402), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (417,18402), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(418,18402)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(418,18402)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (421,18402), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(422,18402)
GPGPU-Sim PTX: 3300000 instructions simulated : ctaid=(67,0,0) tid=(113,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (433,18402), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(434,18402)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (448,18402), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(449,18402)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (473,18402), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(474,18402)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (483,18402), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (483,18402), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(484,18402)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(485,18402)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (488,18402), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(489,18402)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (493,18402), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(494,18402)
GPGPU-Sim uArch: cycles simulated: 18902  inst.: 3115330 (ipc=703.5) sim_rate=283211 (inst/sec) elapsed = 0:0:00:11 / Sun Feb 28 21:36:23 2016
GPGPU-Sim uArch: Shader 13 finished CTA #4 (505,18402), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(506,18402)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (507,18402), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(508,18402)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (510,18402), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(511,18402)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (519,18402), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (519,18402), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(520,18402)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(521,18402)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (541,18402), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(542,18402)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (544,18402), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(545,18402)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (593,18402), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(594,18402)
GPGPU-Sim PTX: 3400000 instructions simulated : ctaid=(118,0,0) tid=(248,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (627,18402), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(628,18402)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (677,18402), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(678,18402)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (686,18402), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(687,18402)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (692,18402), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(693,18402)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (696,18402), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(697,18402)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (700,18402), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(701,18402)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (714,18402), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(715,18402)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (793,18402), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(794,18402)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (794,18402), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(795,18402)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (801,18402), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(802,18402)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (849,18402), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(850,18402)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (867,18402), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(868,18402)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (959,18402), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(960,18402)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (967,18402), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(968,18402)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (976,18402), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(977,18402)
GPGPU-Sim uArch: cycles simulated: 19402  inst.: 3243939 (ipc=480.3) sim_rate=270328 (inst/sec) elapsed = 0:0:00:12 / Sun Feb 28 21:36:24 2016
GPGPU-Sim uArch: Shader 13 finished CTA #4 (1045,18402), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(1046,18402)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1975,18402), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(1976,18402)
GPGPU-Sim PTX: 3500000 instructions simulated : ctaid=(139,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (2256,18402), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2257,18402)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (2468,18402), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (2468,18402), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(2469,18402)
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(2469,18402)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (2766,18402), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(2767,18402)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (2829,18402), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(2830,18402)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (2864,18402), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(2865,18402)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (2903,18402), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(2904,18402)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (2958,18402), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2959,18402)
GPGPU-Sim uArch: cycles simulated: 21402  inst.: 3300656 (ipc=179.0) sim_rate=253896 (inst/sec) elapsed = 0:0:00:13 / Sun Feb 28 21:36:25 2016
GPGPU-Sim uArch: Shader 6 finished CTA #2 (3046,18402), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3047,18402)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (3072,18402), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(3073,18402)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (3088,18402), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(3089,18402)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (3106,18402), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(3107,18402)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (3178,18402), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3179,18402)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (3209,18402), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(3210,18402)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (3257,18402), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(3258,18402)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (3259,18402), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(3260,18402)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (3324,18402), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(3325,18402)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (3382,18402), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(3383,18402)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (3465,18402), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(3466,18402)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (3495,18402), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(3496,18402)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (3503,18402), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(3504,18402)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (3572,18402), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3573,18402)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (3581,18402), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(3582,18402)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (3644,18402), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(3645,18402)
GPGPU-Sim PTX: 3600000 instructions simulated : ctaid=(161,0,0) tid=(102,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (3682,18402), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(3683,18402)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (3818,18402), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(3819,18402)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (3928,18402), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(3929,18402)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (3986,18402), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3987,18402)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (4003,18402), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(4004,18402)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (4152,18402), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4153,18402)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (4169,18402), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(4170,18402)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (4181,18402), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(4182,18402)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (4225,18402), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(4226,18402)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (4239,18402), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(4240,18402)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (4291,18402), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(4292,18402)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (4348,18402), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(4349,18402)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (4372,18402), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(4373,18402)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (4396,18402), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(4397,18402)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (4432,18402), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4433,18402)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (4439,18402), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4440,18402)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (4453,18402), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(4454,18402)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (4491,18402), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(4492,18402)
GPGPU-Sim uArch: cycles simulated: 22902  inst.: 3424691 (ipc=146.9) sim_rate=244620 (inst/sec) elapsed = 0:0:00:14 / Sun Feb 28 21:36:26 2016
GPGPU-Sim uArch: Shader 2 finished CTA #2 (4534,18402), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(4535,18402)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (4582,18402), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(4583,18402)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (4628,18402), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4629,18402)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (4638,18402), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(4639,18402)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (4735,18402), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(4736,18402)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (4769,18402), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(4770,18402)
GPGPU-Sim PTX: 3700000 instructions simulated : ctaid=(186,0,0) tid=(252,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (4824,18402), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(4825,18402)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (4849,18402), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4850,18402)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (4877,18402), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4878,18402)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (4972,18402), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(4973,18402)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (5078,18402), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(5079,18402)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (5130,18402), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(5131,18402)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (5136,18402), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(5137,18402)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (5244,18402), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(5245,18402)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (5351,18402), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(5352,18402)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (5370,18402), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(5371,18402)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (5424,18402), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(5425,18402)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (5442,18402), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(5443,18402)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (5473,18402), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(5474,18402)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (5475,18402), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(5476,18402)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (5484,18402), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(5485,18402)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (5534,18402), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(5535,18402)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (5612,18402), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5613,18402)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (5628,18402), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5629,18402)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (5740,18402), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(5741,18402)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (5812,18402), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(5813,18402)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (5832,18402), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(5833,18402)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (5836,18402), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5837,18402)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (5838,18402), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(5839,18402)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (5942,18402), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5943,18402)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (5944,18402), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(5945,18402)
GPGPU-Sim PTX: 3800000 instructions simulated : ctaid=(212,0,0) tid=(80,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (6012,18402), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6013,18402)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (6026,18402), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(6027,18402)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (6042,18402), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(6043,18402)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (6096,18402), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(6097,18402)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (6193,18402), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(6194,18402)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (6219,18402), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6220,18402)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (6467,18402), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(6468,18402)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (6470,18402), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(6471,18402)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (6488,18402), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(6489,18402)
GPGPU-Sim uArch: cycles simulated: 24902  inst.: 3578738 (ipc=125.4) sim_rate=238582 (inst/sec) elapsed = 0:0:00:15 / Sun Feb 28 21:36:27 2016
GPGPU-Sim uArch: Shader 0 finished CTA #5 (6535,18402), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6536,18402)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (6708,18402), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(6709,18402)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (6740,18402), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(6741,18402)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (6762,18402), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(6763,18402)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (7082,18402), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(7083,18402)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (7153,18402), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(7154,18402)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (7237,18402), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(7238,18402)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (7598,18402), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(7599,18402)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (7920,18402), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(7921,18402)
GPGPU-Sim uArch: cycles simulated: 26402  inst.: 3632486 (ipc=108.6) sim_rate=227030 (inst/sec) elapsed = 0:0:00:16 / Sun Feb 28 21:36:28 2016
GPGPU-Sim uArch: Shader 9 finished CTA #3 (8099,18402), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(8100,18402)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (8107,18402), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(8108,18402)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (8228,18402), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(8229,18402)
GPGPU-Sim PTX: 3900000 instructions simulated : ctaid=(233,0,0) tid=(24,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (8262,18402), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(8263,18402)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (8412,18402), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(8413,18402)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (8854,18402), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(8855,18402)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (9209,18402), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(9210,18402)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (9428,18402), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(9429,18402)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (9438,18402), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(9439,18402)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (9773,18402), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(9774,18402)
GPGPU-Sim uArch: cycles simulated: 28402  inst.: 3687192 (ipc=92.4) sim_rate=216893 (inst/sec) elapsed = 0:0:00:17 / Sun Feb 28 21:36:29 2016
GPGPU-Sim uArch: Shader 1 finished CTA #5 (10046,18402), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(10047,18402)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (10152,18402), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(10153,18402)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (10265,18402), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(10266,18402)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (10451,18402), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(10452,18402)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (10564,18402), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(10565,18402)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (10578,18402), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(10579,18402)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (10789,18402), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(10790,18402)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (10996,18402), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(10997,18402)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (11139,18402), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(11140,18402)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (11146,18402), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(11147,18402)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (11264,18402), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(11265,18402)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (11340,18402), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(11341,18402)
GPGPU-Sim PTX: 4000000 instructions simulated : ctaid=(247,0,0) tid=(45,0,0)
GPGPU-Sim uArch: cycles simulated: 29902  inst.: 3735033 (ipc=84.5) sim_rate=207501 (inst/sec) elapsed = 0:0:00:18 / Sun Feb 28 21:36:30 2016
GPGPU-Sim uArch: Shader 4 finished CTA #1 (11843,18402), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(11844,18402)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (12001,18402), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(12002,18402)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (12193,18402), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(12194,18402)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (12399,18402), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (12433,18402), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (12438,18402), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (12601,18402), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (12833,18402), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (12907,18402), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (12908,18402), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (12944,18402), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (12977,18402), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (13147,18402), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (13250,18402), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (13279,18402), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (13331,18402), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (13388,18402), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (13481,18402), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 31902  inst.: 3774714 (ipc=74.9) sim_rate=198669 (inst/sec) elapsed = 0:0:00:19 / Sun Feb 28 21:36:31 2016
GPGPU-Sim uArch: Shader 11 finished CTA #2 (13572,18402), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (13632,18402), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (13698,18402), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (13761,18402), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (13831,18402), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (13886,18402), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (13938,18402), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (14119,18402), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (14161,18402), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (14207,18402), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (14227,18402), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (14273,18402), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (14451,18402), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (14467,18402), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (14683,18402), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (14720,18402), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (14781,18402), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (14786,18402), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (14848,18402), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 33902  inst.: 3800338 (ipc=66.9) sim_rate=190016 (inst/sec) elapsed = 0:0:00:20 / Sun Feb 28 21:36:32 2016
GPGPU-Sim uArch: Shader 7 finished CTA #3 (15587,18402), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (15741,18402), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (15755,18402), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (15780,18402), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (15838,18402), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (15950,18402), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (16008,18402), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (16016,18402), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (16187,18402), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (16235,18402), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (16310,18402), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (16331,18402), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (16431,18402), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (16674,18402), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (16713,18402), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #3 (16973,18402), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #1 (17075,18402), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (17093,18402), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (17139,18402), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (17240,18402), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (17310,18402), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (17372,18402), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (17461,18402), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #3 (17722,18402), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (17810,18402), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (17903,18402), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (17921,18402), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (17928,18402), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (18030,18402), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (18162,18402), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (18226,18402), 1 CTAs running
GPGPU-Sim PTX: 4100000 instructions simulated : ctaid=(238,0,0) tid=(247,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (18316,18402), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #5 (18376,18402), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (18430,18402), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (18480,18402), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 36902  inst.: 3831661 (ipc=57.7) sim_rate=182460 (inst/sec) elapsed = 0:0:00:21 / Sun Feb 28 21:36:33 2016
GPGPU-Sim uArch: Shader 6 finished CTA #2 (18547,18402), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (18747,18402), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #2 (18766,18402), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (18832,18402), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (19028,18402), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (19089,18402), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (19098,18402), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #1 (19276,18402), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (19317,18402), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #2 (19489,18402), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (19551,18402), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #2 (19591,18402), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (19594,18402), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #4 (19679,18402), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #1 (20037,18402), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #3 (20152,18402), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (20156,18402), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (20363,18402), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #4 (20566,18402), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (21085,18402), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #5 (21816,18402), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 14.
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 4 
gpu_sim_cycle = 21817
gpu_sim_insn = 1077778
gpu_ipc =      49.4008
gpu_tot_sim_cycle = 40219
gpu_tot_sim_insn = 3841376
gpu_tot_ipc =      95.5115
gpu_tot_issued_cta = 1024
gpu_stall_dramfull = 2886
gpu_stall_icnt2sh    = 9894
gpu_total_sim_rate=182922

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 149121
	L1I_total_cache_misses = 998
	L1I_total_cache_miss_rate = 0.0067
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6669
L1D_cache:
	L1D_cache_core[0]: Access = 3112, Miss = 1403, Miss_rate = 0.451, Pending_hits = 350, Reservation_fails = 7205
	L1D_cache_core[1]: Access = 3644, Miss = 1642, Miss_rate = 0.451, Pending_hits = 355, Reservation_fails = 8450
	L1D_cache_core[2]: Access = 3901, Miss = 1748, Miss_rate = 0.448, Pending_hits = 369, Reservation_fails = 7621
	L1D_cache_core[3]: Access = 3018, Miss = 1343, Miss_rate = 0.445, Pending_hits = 377, Reservation_fails = 4906
	L1D_cache_core[4]: Access = 3402, Miss = 1515, Miss_rate = 0.445, Pending_hits = 348, Reservation_fails = 6369
	L1D_cache_core[5]: Access = 3615, Miss = 1633, Miss_rate = 0.452, Pending_hits = 337, Reservation_fails = 8008
	L1D_cache_core[6]: Access = 4359, Miss = 2030, Miss_rate = 0.466, Pending_hits = 351, Reservation_fails = 8859
	L1D_cache_core[7]: Access = 3580, Miss = 1607, Miss_rate = 0.449, Pending_hits = 354, Reservation_fails = 8463
	L1D_cache_core[8]: Access = 3575, Miss = 1624, Miss_rate = 0.454, Pending_hits = 349, Reservation_fails = 8042
	L1D_cache_core[9]: Access = 2809, Miss = 1250, Miss_rate = 0.445, Pending_hits = 336, Reservation_fails = 5260
	L1D_cache_core[10]: Access = 3008, Miss = 1345, Miss_rate = 0.447, Pending_hits = 343, Reservation_fails = 6495
	L1D_cache_core[11]: Access = 3582, Miss = 1585, Miss_rate = 0.442, Pending_hits = 397, Reservation_fails = 8328
	L1D_cache_core[12]: Access = 3593, Miss = 1631, Miss_rate = 0.454, Pending_hits = 366, Reservation_fails = 8194
	L1D_cache_core[13]: Access = 3498, Miss = 1548, Miss_rate = 0.443, Pending_hits = 373, Reservation_fails = 6987
	L1D_cache_core[14]: Access = 4500, Miss = 2048, Miss_rate = 0.455, Pending_hits = 317, Reservation_fails = 9105
	L1D_total_cache_accesses = 53196
	L1D_total_cache_misses = 23952
	L1D_total_cache_miss_rate = 0.4503
	L1D_total_cache_pending_hits = 5322
	L1D_total_cache_reservation_fails = 112292
	L1D_cache_data_port_util = 0.053
	L1D_cache_fill_port_util = 0.019
L1C_cache:
	L1C_total_cache_accesses = 27253
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0176
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3157
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 22752
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 5313
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 8497
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 52088
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 26773
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3157
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1170
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 9
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 15455
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 60204
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 148123
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 998
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6669
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
150, 281, 264, 150, 365, 150, 432, 236, 180, 361, 490, 350, 378, 490, 180, 395, 210, 210, 210, 210, 578, 481, 492, 307, 165, 503, 419, 589, 165, 165, 279, 408, 294, 266, 518, 311, 746, 462, 406, 180, 755, 135, 774, 417, 389, 249, 445, 221, 
gpgpu_n_tot_thrd_icount = 8517088
gpgpu_n_tot_w_icount = 266159
gpgpu_n_stall_shd_mem = 121109
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 8497
gpgpu_n_mem_write_global = 16634
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 292980
gpgpu_n_store_insn = 18100
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 537848
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3157
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3157
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 117952
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:196359	W0_Idle:99531	W0_Scoreboard:333969	W1:113874	W2:23424	W3:5162	W4:819	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:122880
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 67976 {8:8497,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 665456 {40:16633,136:1,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1155592 {136:8497,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 133072 {8:16634,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmrqlatency = 89 
maxdqlatency = 0 
maxmflatency = 776 
averagemflatency = 301 
max_icnt2mem_latency = 614 
max_icnt2sh_latency = 40218 
mrq_lat_table:5014 	169 	246 	619 	449 	92 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	8529 	15506 	1111 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	6372 	941 	1408 	3500 	9391 	3591 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	4709 	3005 	777 	21 	0 	0 	0 	2 	9 	38 	944 	10812 	4829 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	46 	34 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        17        10        14        18        24        18        18        24        30        27        20        22        27        24        17        17 
dram[1]:        16        16        24        16        21        12        22        14        18        20        20        22        25        23        17        12 
dram[2]:        16        22        22        18        20        14        22        16        22        18        20        22        22        22        14        16 
dram[3]:        28         9        14        18        16        22        24        16        28        18        20        22        27        20        15        12 
dram[4]:        21        14        15        20        12        16        16        14        24        27        22        22        22        23        10        14 
dram[5]:         8        10        12        24        20        22        14        18        18        18        22        22        25        21        16        14 
maximum service time to same row:
dram[0]:      2651      3572      5885      5221      3527      3468      4097      4312      6275      4100      4122      6132      4729      5238      2709      5699 
dram[1]:      2749      3131      3698      3501      4194      3299      3434      5016      3963      4049      5359      5092      3265      5397      5828      3946 
dram[2]:      2952      5980      4001      5622      3279      3869      3797      5116      3606      4281      5500      6503      5431      3408      2665      5525 
dram[3]:      1960      4125      2412      5079      2799      4679      4469      3174      4435      4213      4314      3860      2559      2120      2366      2901 
dram[4]:      3485      3872      3104      6454      3477      5478      3555      4220      4500      4143      3792      4445      2613      3364      3295      3222 
dram[5]:      2522      2766      3503      3434      3012      2904      4500      5134      4078      3504      3935      4987      2531      1785      5557      3117 
average row accesses per activate:
dram[0]:  6.090909  4.857143  4.294117  3.400000  4.823529  4.941176  3.608696  3.739130  4.555555  4.444445  3.916667  3.470588  6.285714  4.888889  3.545455  4.600000 
dram[1]:  4.500000  5.000000  5.692307  4.687500  5.166667  3.952381  4.000000  2.638889  3.640000  4.666667  3.333333  3.529412  5.428571  5.285714  4.200000  3.833333 
dram[2]:  6.000000  6.200000  3.416667  3.952381  3.260870  3.160000  3.541667  2.931035  4.285714  3.250000  4.833333  4.250000  3.461539  4.363636  5.375000  6.000000 
dram[3]:  5.333333  3.789474  3.071429  4.526316  6.600000  4.350000  6.750000  3.541667  4.789474  2.911765  3.000000  3.111111  5.285714  3.214286  4.500000  5.857143 
dram[4]:  4.000000  3.280000  5.846154  3.416667  3.416667  3.947368  4.190476  4.625000  3.321429  3.739130  3.578947  3.600000  3.214286  3.461539  4.100000  3.700000 
dram[5]:  4.294117  3.272727  4.250000  4.333333  3.260870  3.500000  3.653846  3.782609  4.400000  2.933333  4.500000  6.250000  4.333333  4.200000  5.375000  3.384615 
average row locality = 6595/1653 = 3.989716
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        39        39        45        56        53        53        53        57        54        50        38        51        44        44        39        46 
dram[1]:        42        38        44        47        58        53        52        63        59        56        48        49        38        37        42        46 
dram[2]:        45        34        52        52        46        50        52        56        56        60        46        45        45        47        43        42 
dram[3]:        47        41        55        55        37        55        51        54        61        69        52        47        37        45        45        41 
dram[4]:        43        52        43        53        54        47        58        45        62        55        57        44        45        45        41        37 
dram[5]:        45        47        52        49        46        52        65        54        58        59        52        42        39        42        43        44 
total reads: 4666
bank skew: 69/34 = 2.03
chip skew: 792/761 = 1.04
number of total write accesses:
dram[0]:        28        29        28        29        29        31        30        29        28        30         9         8         0         0         0         0 
dram[1]:        30        27        30        28        35        30        32        32        32        28        12        11         0         0         0         0 
dram[2]:        33        28        30        31        29        29        33        29        34        31        12         6         0         1         0         0 
dram[3]:        33        31        31        31        29        32        30        31        30        30        11         9         0         0         0         0 
dram[4]:        33        30        33        29        28        28        30        29        31        31        11        10         0         0         0         0 
dram[5]:        28        25        33        29        29        32        30        33        30        29        11         8         0         0         0         0 
total reads: 1929
min_bank_accesses = 0!
chip skew: 328/308 = 1.06
average mf latency per bank:
dram[0]:        484       431       466       421       456       438       441       470       545       578      1724      1718      2691      2746      2533      2112
dram[1]:        431       389       427       399       447       426       490       393       519       538      1507      1568      3519      3363      2077      2187
dram[2]:        475       526       444       453       435       437       521       449       521       510      1577      1747      2773      2762      2018      2406
dram[3]:        428       434       480       427       379       426       467       470       517       481      1402      1688      3293      2459      2113      2135
dram[4]:        541       431       507       506       531       447       548       514       590       496     23691      1647      3210      2565      2843      2587
dram[5]:        431       461       400       428       430       405       560       477       591       491      1452      1822      2894      2994      2356      2222
maximum mf latency per bank:
dram[0]:        650       614       599       725       672       572       657       642       599       624       588       608       644       590       594       636
dram[1]:        687       697       583       636       650       642       620       635       597       583       565       658       564       601       647       667
dram[2]:        663       653       636       649       680       680       619       578       673       559       706       638       660       581       598       667
dram[3]:        635       747       633       602       617       613       568       609       576       739       613       554       544       546       604       622
dram[4]:        708       570       772       586       705       643       725       667       739       576       754       597       739       565       707       558
dram[5]:        597       725       653       649       725       583       643       672       609       560       600       596       562       665       661       776

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=53086 n_nop=50774 n_act=249 n_pre=233 n_req=1069 n_rd=1522 n_write=308 bw_util=0.06894
n_activity=15168 dram_eff=0.2413
bk0: 78a 52191i bk1: 78a 52186i bk2: 90a 52001i bk3: 112a 51752i bk4: 106a 51936i bk5: 106a 51756i bk6: 106a 51683i bk7: 114a 51756i bk8: 108a 51943i bk9: 100a 51917i bk10: 76a 52444i bk11: 102a 52274i bk12: 88a 52618i bk13: 88a 52531i bk14: 78a 52579i bk15: 92a 52543i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0846551
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=53086 n_nop=50695 n_act=268 n_pre=252 n_req=1099 n_rd=1544 n_write=327 bw_util=0.07049
n_activity=15796 dram_eff=0.2369
bk0: 84a 51973i bk1: 76a 52206i bk2: 88a 52162i bk3: 94a 51995i bk4: 116a 51830i bk5: 106a 51830i bk6: 104a 51785i bk7: 126a 51412i bk8: 118a 51642i bk9: 112a 51931i bk10: 96a 52197i bk11: 98a 52199i bk12: 76a 52669i bk13: 74a 52664i bk14: 84a 52611i bk15: 92a 52559i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0787213
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=53086 n_nop=50672 n_act=281 n_pre=265 n_req=1097 n_rd=1542 n_write=326 bw_util=0.07038
n_activity=16081 dram_eff=0.2323
bk0: 90a 52040i bk1: 68a 52324i bk2: 104a 51787i bk3: 104a 51763i bk4: 92a 51769i bk5: 100a 51820i bk6: 104a 51774i bk7: 112a 51582i bk8: 112a 51728i bk9: 120a 51582i bk10: 92a 52291i bk11: 90a 52377i bk12: 90a 52471i bk13: 94a 52535i bk14: 86a 52653i bk15: 84a 52680i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0916249
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=53086 n_nop=50636 n_act=277 n_pre=261 n_req=1120 n_rd=1584 n_write=328 bw_util=0.07203
n_activity=16320 dram_eff=0.2343
bk0: 94a 51942i bk1: 82a 51988i bk2: 110a 51571i bk3: 110a 51843i bk4: 74a 52029i bk5: 110a 51743i bk6: 102a 52083i bk7: 108a 51681i bk8: 122a 51926i bk9: 138a 51448i bk10: 104a 52115i bk11: 94a 52152i bk12: 74a 52726i bk13: 90a 52477i bk14: 90a 52580i bk15: 82a 52743i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.101288
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=53086 n_nop=50631 n_act=293 n_pre=277 n_req=1104 n_rd=1562 n_write=323 bw_util=0.07102
n_activity=16563 dram_eff=0.2276
bk0: 86a 52025i bk1: 104a 51832i bk2: 86a 52099i bk3: 106a 51859i bk4: 108a 51757i bk5: 94a 51885i bk6: 116a 51846i bk7: 90a 51991i bk8: 124a 51608i bk9: 110a 51623i bk10: 114a 52195i bk11: 88a 52256i bk12: 90a 52496i bk13: 90a 52427i bk14: 82a 52635i bk15: 74a 52678i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.100365
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=53086 n_nop=50637 n_act=285 n_pre=269 n_req=1106 n_rd=1578 n_write=317 bw_util=0.07139
n_activity=15887 dram_eff=0.2386
bk0: 90a 52024i bk1: 94a 51886i bk2: 104a 51942i bk3: 98a 51984i bk4: 92a 51749i bk5: 104a 51726i bk6: 130a 51581i bk7: 108a 51751i bk8: 116a 51794i bk9: 118a 51714i bk10: 104a 52318i bk11: 84a 52414i bk12: 78a 52641i bk13: 84a 52583i bk14: 86a 52670i bk15: 88a 52542i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.101967

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1716, Miss = 365, Miss_rate = 0.213, Pending_hits = 8, Reservation_fails = 224
L2_cache_bank[1]: Access = 1777, Miss = 396, Miss_rate = 0.223, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[2]: Access = 1775, Miss = 383, Miss_rate = 0.216, Pending_hits = 9, Reservation_fails = 109
L2_cache_bank[3]: Access = 1683, Miss = 389, Miss_rate = 0.231, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[4]: Access = 1726, Miss = 385, Miss_rate = 0.223, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[5]: Access = 1752, Miss = 386, Miss_rate = 0.220, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[6]: Access = 1700, Miss = 385, Miss_rate = 0.226, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[7]: Access = 1683, Miss = 407, Miss_rate = 0.242, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[8]: Access = 6211, Miss = 403, Miss_rate = 0.065, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[9]: Access = 1730, Miss = 378, Miss_rate = 0.218, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[10]: Access = 1750, Miss = 400, Miss_rate = 0.229, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[11]: Access = 1703, Miss = 389, Miss_rate = 0.228, Pending_hits = 3, Reservation_fails = 0
L2_total_cache_accesses = 25206
L2_total_cache_misses = 4666
L2_total_cache_miss_rate = 0.1851
L2_total_cache_pending_hits = 68
L2_total_cache_reservation_fails = 333
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 5706
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 23
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2768
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 108
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 14705
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 36
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1893
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 50
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 225
L2_cache_data_port_util = 0.078
L2_cache_fill_port_util = 0.039

icnt_total_pkts_mem_to_simt=59464
icnt_total_pkts_simt_to_mem=41843
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 54.6197
	minimum = 6
	maximum = 409
Network latency average = 31.7216
	minimum = 6
	maximum = 338
Slowest packet = 16329
Flit latency average = 27.608
	minimum = 6
	maximum = 337
Slowest flit = 48070
Fragmentation average = 0.02141
	minimum = 0
	maximum = 150
Injected packet rate average = 0.0744543
	minimum = 0.0508778 (at node 9)
	maximum = 0.25691 (at node 23)
Accepted packet rate average = 0.0744543
	minimum = 0.0508778 (at node 9)
	maximum = 0.25691 (at node 23)
Injected flit rate average = 0.144597
	minimum = 0.0862172 (at node 9)
	maximum = 0.352248 (at node 23)
Accepted flit rate average= 0.144597
	minimum = 0.106477 (at node 15)
	maximum = 0.489985 (at node 23)
Injected packet length average = 1.94209
Accepted packet length average = 1.94209
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 20.5645 (4 samples)
	minimum = 6 (4 samples)
	maximum = 132.25 (4 samples)
Network latency average = 14.4776 (4 samples)
	minimum = 6 (4 samples)
	maximum = 106.5 (4 samples)
Flit latency average = 12.6352 (4 samples)
	minimum = 6 (4 samples)
	maximum = 103.25 (4 samples)
Fragmentation average = 0.0053525 (4 samples)
	minimum = 0 (4 samples)
	maximum = 37.5 (4 samples)
Injected packet rate average = 0.0282407 (4 samples)
	minimum = 0.018044 (4 samples)
	maximum = 0.0887496 (4 samples)
Accepted packet rate average = 0.0282407 (4 samples)
	minimum = 0.018044 (4 samples)
	maximum = 0.0887496 (4 samples)
Injected flit rate average = 0.0599925 (4 samples)
	minimum = 0.0278219 (4 samples)
	maximum = 0.146397 (4 samples)
Accepted flit rate average = 0.0599925 (4 samples)
	minimum = 0.0367081 (4 samples)
	maximum = 0.177205 (4 samples)
Injected packet size average = 2.12433 (4 samples)
Accepted packet size average = 2.12433 (4 samples)
Hops average = 1 (4 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 21 sec (21 sec)
gpgpu_simulation_rate = 182922 (inst/sec)
gpgpu_simulation_rate = 1915 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x405636 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,40219)
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,40219)
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,40219)
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,40219)
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,40219)
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,40219)
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,40219)
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,40219)
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,40219)
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,40219)
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,40219)
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,40219)
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,40219)
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,40219)
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,40219)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,40219)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,40219)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,40219)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,40219)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,40219)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,40219)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,40219)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,40219)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,40219)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,40219)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,40219)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,40219)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,40219)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,40219)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,40219)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,40219)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,40219)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,40219)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,40219)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,40219)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,40219)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,40219)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,40219)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,40219)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,40219)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,40219)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,40219)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,40219)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,40219)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,40219)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,40219)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,40219)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,40219)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,40219)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,40219)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,40219)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,40219)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,40219)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,40219)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,40219)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,40219)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,40219)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,40219)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,40219)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,40219)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,40219)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,40219)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,40219)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,40219)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,40219)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,40219)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,40219)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,40219)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,40219)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,40219)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,40219)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,40219)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,40219)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,40219)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,40219)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,40219)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,40219)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,40219)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,40219)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,40219)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,40219)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,40219)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,40219)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,40219)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,40219)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,40219)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,40219)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,40219)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,40219)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,40219)
GPGPU-Sim PTX: 4200000 instructions simulated : ctaid=(22,0,0) tid=(163,0,0)
GPGPU-Sim PTX: 4300000 instructions simulated : ctaid=(39,0,0) tid=(99,0,0)
GPGPU-Sim PTX: 4400000 instructions simulated : ctaid=(19,0,0) tid=(168,0,0)
GPGPU-Sim uArch: cycles simulated: 40719  inst.: 4144458 (ipc=606.2) sim_rate=188384 (inst/sec) elapsed = 0:0:00:22 / Sun Feb 28 21:36:34 2016
GPGPU-Sim uArch: cycles simulated: 41719  inst.: 4161520 (ipc=213.4) sim_rate=180935 (inst/sec) elapsed = 0:0:00:23 / Sun Feb 28 21:36:35 2016
GPGPU-Sim uArch: cycles simulated: 43219  inst.: 4178954 (ipc=112.5) sim_rate=174123 (inst/sec) elapsed = 0:0:00:24 / Sun Feb 28 21:36:36 2016
GPGPU-Sim PTX: 4500000 instructions simulated : ctaid=(21,0,0) tid=(152,0,0)
GPGPU-Sim uArch: cycles simulated: 45219  inst.: 4205424 (ipc=72.8) sim_rate=168216 (inst/sec) elapsed = 0:0:00:25 / Sun Feb 28 21:36:37 2016
GPGPU-Sim uArch: cycles simulated: 46719  inst.: 4225684 (ipc=59.1) sim_rate=162526 (inst/sec) elapsed = 0:0:00:26 / Sun Feb 28 21:36:38 2016
GPGPU-Sim uArch: cycles simulated: 48219  inst.: 4246282 (ipc=50.6) sim_rate=157269 (inst/sec) elapsed = 0:0:00:27 / Sun Feb 28 21:36:39 2016
GPGPU-Sim uArch: cycles simulated: 49719  inst.: 4266364 (ipc=44.7) sim_rate=152370 (inst/sec) elapsed = 0:0:00:28 / Sun Feb 28 21:36:40 2016
GPGPU-Sim uArch: Shader 11 finished CTA #0 (10300,40219), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(10301,40219)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (10998,40219), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(10999,40219)
GPGPU-Sim uArch: cycles simulated: 51719  inst.: 4295415 (ipc=39.5) sim_rate=148117 (inst/sec) elapsed = 0:0:00:29 / Sun Feb 28 21:36:41 2016
GPGPU-Sim uArch: Shader 12 finished CTA #0 (11505,40219), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(11506,40219)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (11518,40219), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(11519,40219)
GPGPU-Sim PTX: 4600000 instructions simulated : ctaid=(90,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (11632,40219), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(11633,40219)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (12207,40219), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(12208,40219)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (12365,40219), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(12366,40219)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (12409,40219), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(12410,40219)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (12823,40219), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(12824,40219)
GPGPU-Sim uArch: cycles simulated: 53219  inst.: 4324588 (ipc=37.2) sim_rate=144152 (inst/sec) elapsed = 0:0:00:30 / Sun Feb 28 21:36:42 2016
GPGPU-Sim uArch: Shader 9 finished CTA #0 (13083,40219), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(13084,40219)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (13731,40219), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(13732,40219)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (14115,40219), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(14116,40219)
GPGPU-Sim uArch: cycles simulated: 54719  inst.: 4352989 (ipc=35.3) sim_rate=140419 (inst/sec) elapsed = 0:0:00:31 / Sun Feb 28 21:36:43 2016
GPGPU-Sim uArch: Shader 3 finished CTA #1 (14866,40219), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(14867,40219)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (15072,40219), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(15073,40219)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (15321,40219), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(15322,40219)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (15395,40219), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(15396,40219)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (15799,40219), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(15800,40219)
GPGPU-Sim uArch: cycles simulated: 56219  inst.: 4385443 (ipc=34.0) sim_rate=137045 (inst/sec) elapsed = 0:0:00:32 / Sun Feb 28 21:36:44 2016
GPGPU-Sim PTX: 4700000 instructions simulated : ctaid=(23,0,0) tid=(242,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (17000,40219), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(17001,40219)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (17013,40219), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(17014,40219)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (17186,40219), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(17187,40219)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (17225,40219), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(17226,40219)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (17270,40219), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(17271,40219)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (17359,40219), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(17360,40219)
GPGPU-Sim uArch: cycles simulated: 57719  inst.: 4417068 (ipc=32.9) sim_rate=133850 (inst/sec) elapsed = 0:0:00:33 / Sun Feb 28 21:36:45 2016
GPGPU-Sim uArch: Shader 4 finished CTA #2 (17763,40219), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(17764,40219)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (17954,40219), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(17955,40219)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (18542,40219), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(18543,40219)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (18545,40219), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(18546,40219)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (18561,40219), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(18562,40219)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (18799,40219), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(18800,40219)
GPGPU-Sim uArch: cycles simulated: 59219  inst.: 4452433 (ipc=32.2) sim_rate=130953 (inst/sec) elapsed = 0:0:00:34 / Sun Feb 28 21:36:46 2016
GPGPU-Sim uArch: Shader 9 finished CTA #2 (19132,40219), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(19133,40219)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (19333,40219), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(19334,40219)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (19374,40219), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(19375,40219)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (19768,40219), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(19769,40219)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (19957,40219), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(19958,40219)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (20098,40219), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(20099,40219)
GPGPU-Sim PTX: 4800000 instructions simulated : ctaid=(109,0,0) tid=(141,0,0)
GPGPU-Sim uArch: cycles simulated: 61219  inst.: 4498733 (ipc=31.3) sim_rate=128535 (inst/sec) elapsed = 0:0:00:35 / Sun Feb 28 21:36:47 2016
GPGPU-Sim uArch: Shader 4 finished CTA #1 (21689,40219), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(21690,40219)
GPGPU-Sim uArch: cycles simulated: 62719  inst.: 4523704 (ipc=30.3) sim_rate=125658 (inst/sec) elapsed = 0:0:00:36 / Sun Feb 28 21:36:48 2016
GPGPU-Sim uArch: Shader 1 finished CTA #2 (23469,40219), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(23470,40219)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (23788,40219), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(23789,40219)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (23975,40219), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(23976,40219)
GPGPU-Sim uArch: cycles simulated: 64219  inst.: 4551827 (ipc=29.6) sim_rate=123022 (inst/sec) elapsed = 0:0:00:37 / Sun Feb 28 21:36:49 2016
GPGPU-Sim uArch: Shader 13 finished CTA #3 (24354,40219), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(24355,40219)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (25248,40219), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(25249,40219)
GPGPU-Sim PTX: 4900000 instructions simulated : ctaid=(107,0,0) tid=(29,0,0)
GPGPU-Sim uArch: cycles simulated: 65719  inst.: 4583373 (ipc=29.1) sim_rate=120615 (inst/sec) elapsed = 0:0:00:38 / Sun Feb 28 21:36:50 2016
GPGPU-Sim uArch: Shader 6 finished CTA #3 (25618,40219), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(25619,40219)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (25788,40219), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(25789,40219)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (26537,40219), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(26538,40219)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (26874,40219), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(26875,40219)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (26932,40219), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(26933,40219)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (27219,40219), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(27220,40219)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (27484,40219), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(27485,40219)
GPGPU-Sim uArch: cycles simulated: 67719  inst.: 4630388 (ipc=28.7) sim_rate=118727 (inst/sec) elapsed = 0:0:00:39 / Sun Feb 28 21:36:51 2016
GPGPU-Sim uArch: Shader 7 finished CTA #2 (27561,40219), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(27562,40219)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (27696,40219), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(27697,40219)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (27859,40219), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(27860,40219)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (28843,40219), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(28844,40219)
GPGPU-Sim uArch: cycles simulated: 69219  inst.: 4669062 (ipc=28.5) sim_rate=116726 (inst/sec) elapsed = 0:0:00:40 / Sun Feb 28 21:36:52 2016
GPGPU-Sim uArch: Shader 4 finished CTA #3 (29175,40219), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(29176,40219)
GPGPU-Sim PTX: 5000000 instructions simulated : ctaid=(94,0,0) tid=(243,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (30376,40219), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(30377,40219)
GPGPU-Sim uArch: cycles simulated: 70719  inst.: 4703745 (ipc=28.3) sim_rate=114725 (inst/sec) elapsed = 0:0:00:41 / Sun Feb 28 21:36:53 2016
GPGPU-Sim uArch: Shader 13 finished CTA #4 (30606,40219), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(30607,40219)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (30767,40219), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(30768,40219)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (30860,40219), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(30861,40219)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (31027,40219), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(31028,40219)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (31706,40219), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(31707,40219)
GPGPU-Sim uArch: cycles simulated: 72219  inst.: 4746322 (ipc=28.3) sim_rate=113007 (inst/sec) elapsed = 0:0:00:42 / Sun Feb 28 21:36:54 2016
GPGPU-Sim PTX: 5100000 instructions simulated : ctaid=(126,0,0) tid=(86,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (33368,40219), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(33369,40219)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (33676,40219), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(33677,40219)
GPGPU-Sim uArch: cycles simulated: 74219  inst.: 4793284 (ipc=28.0) sim_rate=111471 (inst/sec) elapsed = 0:0:00:43 / Sun Feb 28 21:36:55 2016
GPGPU-Sim uArch: Shader 14 finished CTA #4 (34226,40219), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(34227,40219)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (34694,40219), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(34695,40219)
GPGPU-Sim uArch: cycles simulated: 75719  inst.: 4825858 (ipc=27.7) sim_rate=109678 (inst/sec) elapsed = 0:0:00:44 / Sun Feb 28 21:36:56 2016
GPGPU-Sim uArch: Shader 10 finished CTA #4 (36620,40219), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(36621,40219)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (36870,40219), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(36871,40219)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (36901,40219), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(36902,40219)
GPGPU-Sim uArch: cycles simulated: 77219  inst.: 4862954 (ipc=27.6) sim_rate=108065 (inst/sec) elapsed = 0:0:00:45 / Sun Feb 28 21:36:57 2016
GPGPU-Sim PTX: 5200000 instructions simulated : ctaid=(133,0,0) tid=(198,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (37531,40219), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(37532,40219)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (38249,40219), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(38250,40219)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (38637,40219), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(38638,40219)
GPGPU-Sim uArch: cycles simulated: 79219  inst.: 4903681 (ipc=27.2) sim_rate=106601 (inst/sec) elapsed = 0:0:00:46 / Sun Feb 28 21:36:58 2016
GPGPU-Sim uArch: Shader 5 finished CTA #5 (39785,40219), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(39786,40219)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (39907,40219), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(39908,40219)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (40030,40219), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(40031,40219)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (40400,40219), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(40401,40219)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (40416,40219), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(40417,40219)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (40426,40219), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(40427,40219)
GPGPU-Sim uArch: cycles simulated: 80719  inst.: 4944119 (ipc=27.2) sim_rate=105194 (inst/sec) elapsed = 0:0:00:47 / Sun Feb 28 21:36:59 2016
GPGPU-Sim uArch: Shader 0 finished CTA #4 (40756,40219), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(40757,40219)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (40797,40219), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(40798,40219)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (40931,40219), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(40932,40219)
GPGPU-Sim PTX: 5300000 instructions simulated : ctaid=(167,0,0) tid=(204,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (41337,40219), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(41338,40219)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (41459,40219), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(41460,40219)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (41801,40219), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(41802,40219)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (41964,40219), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(41965,40219)
GPGPU-Sim uArch: cycles simulated: 82219  inst.: 4996793 (ipc=27.5) sim_rate=104099 (inst/sec) elapsed = 0:0:00:48 / Sun Feb 28 21:37:00 2016
GPGPU-Sim uArch: Shader 8 finished CTA #4 (42258,40219), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(42259,40219)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (43103,40219), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(43104,40219)
GPGPU-Sim uArch: cycles simulated: 84219  inst.: 5049285 (ipc=27.5) sim_rate=103046 (inst/sec) elapsed = 0:0:00:49 / Sun Feb 28 21:37:01 2016
GPGPU-Sim PTX: 5400000 instructions simulated : ctaid=(155,0,0) tid=(3,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (45408,40219), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(45409,40219)
GPGPU-Sim uArch: cycles simulated: 85719  inst.: 5076827 (ipc=27.2) sim_rate=101536 (inst/sec) elapsed = 0:0:00:50 / Sun Feb 28 21:37:02 2016
GPGPU-Sim uArch: Shader 2 finished CTA #5 (45621,40219), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(45622,40219)
GPGPU-Sim uArch: cycles simulated: 87719  inst.: 5119498 (ipc=26.9) sim_rate=100382 (inst/sec) elapsed = 0:0:00:51 / Sun Feb 28 21:37:03 2016
GPGPU-Sim uArch: Shader 6 finished CTA #1 (47961,40219), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(47962,40219)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (48899,40219), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(48900,40219)
GPGPU-Sim PTX: 5500000 instructions simulated : ctaid=(171,0,0) tid=(206,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (49295,40219), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(49296,40219)
GPGPU-Sim uArch: cycles simulated: 89719  inst.: 5162864 (ipc=26.7) sim_rate=99285 (inst/sec) elapsed = 0:0:00:52 / Sun Feb 28 21:37:04 2016
GPGPU-Sim uArch: Shader 8 finished CTA #5 (49528,40219), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(49529,40219)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (50182,40219), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(50183,40219)
GPGPU-Sim uArch: cycles simulated: 91219  inst.: 5199144 (ipc=26.6) sim_rate=98097 (inst/sec) elapsed = 0:0:00:53 / Sun Feb 28 21:37:05 2016
GPGPU-Sim uArch: Shader 4 finished CTA #5 (51081,40219), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(51082,40219)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (51256,40219), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(51257,40219)
GPGPU-Sim uArch: cycles simulated: 92719  inst.: 5235579 (ipc=26.6) sim_rate=96955 (inst/sec) elapsed = 0:0:00:54 / Sun Feb 28 21:37:06 2016
GPGPU-Sim PTX: 5600000 instructions simulated : ctaid=(166,0,0) tid=(14,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (53143,40219), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(53144,40219)
GPGPU-Sim uArch: cycles simulated: 94719  inst.: 5287327 (ipc=26.5) sim_rate=96133 (inst/sec) elapsed = 0:0:00:55 / Sun Feb 28 21:37:07 2016
GPGPU-Sim uArch: Shader 3 finished CTA #0 (54632,40219), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(54633,40219)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (55587,40219), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(55588,40219)
GPGPU-Sim uArch: cycles simulated: 96719  inst.: 5338025 (ipc=26.5) sim_rate=95321 (inst/sec) elapsed = 0:0:00:56 / Sun Feb 28 21:37:08 2016
GPGPU-Sim uArch: Shader 10 finished CTA #0 (56592,40219), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(56593,40219)
GPGPU-Sim PTX: 5700000 instructions simulated : ctaid=(186,0,0) tid=(186,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (56990,40219), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(56991,40219)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (57537,40219), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(57538,40219)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (57779,40219), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(57780,40219)
GPGPU-Sim uArch: cycles simulated: 98219  inst.: 5383028 (ipc=26.6) sim_rate=94439 (inst/sec) elapsed = 0:0:00:57 / Sun Feb 28 21:37:09 2016
GPGPU-Sim uArch: Shader 1 finished CTA #0 (58743,40219), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(58744,40219)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (59748,40219), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(59749,40219)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (59852,40219), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(59853,40219)
GPGPU-Sim uArch: cycles simulated: 100219  inst.: 5431157 (ipc=26.5) sim_rate=93640 (inst/sec) elapsed = 0:0:00:58 / Sun Feb 28 21:37:10 2016
GPGPU-Sim PTX: 5800000 instructions simulated : ctaid=(185,0,0) tid=(81,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (60288,40219), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(60289,40219)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (60318,40219), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(60319,40219)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (61205,40219), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(61206,40219)
GPGPU-Sim uArch: cycles simulated: 101719  inst.: 5474899 (ipc=26.6) sim_rate=92794 (inst/sec) elapsed = 0:0:00:59 / Sun Feb 28 21:37:11 2016
GPGPU-Sim uArch: Shader 6 finished CTA #0 (63298,40219), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(63299,40219)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (63495,40219), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(63496,40219)
GPGPU-Sim uArch: cycles simulated: 103719  inst.: 5525413 (ipc=26.5) sim_rate=92090 (inst/sec) elapsed = 0:0:01:00 / Sun Feb 28 21:37:12 2016
GPGPU-Sim uArch: Shader 5 finished CTA #1 (63756,40219), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(63757,40219)
GPGPU-Sim PTX: 5900000 instructions simulated : ctaid=(198,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (63933,40219), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(63934,40219)
GPGPU-Sim uArch: cycles simulated: 105219  inst.: 5562893 (ipc=26.5) sim_rate=91194 (inst/sec) elapsed = 0:0:01:01 / Sun Feb 28 21:37:13 2016
GPGPU-Sim uArch: cycles simulated: 107219  inst.: 5611639 (ipc=26.4) sim_rate=90510 (inst/sec) elapsed = 0:0:01:02 / Sun Feb 28 21:37:14 2016
GPGPU-Sim PTX: 6000000 instructions simulated : ctaid=(189,0,0) tid=(24,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (68228,40219), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(68229,40219)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (68580,40219), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(68581,40219)
GPGPU-Sim uArch: cycles simulated: 109219  inst.: 5659958 (ipc=26.4) sim_rate=89840 (inst/sec) elapsed = 0:0:01:03 / Sun Feb 28 21:37:15 2016
GPGPU-Sim uArch: Shader 7 finished CTA #0 (69128,40219), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(69129,40219)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (69834,40219), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(69835,40219)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (69976,40219), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(69977,40219)
GPGPU-Sim uArch: cycles simulated: 110719  inst.: 5706567 (ipc=26.5) sim_rate=89165 (inst/sec) elapsed = 0:0:01:04 / Sun Feb 28 21:37:16 2016
GPGPU-Sim PTX: 6100000 instructions simulated : ctaid=(150,0,0) tid=(160,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (71178,40219), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(71179,40219)
GPGPU-Sim uArch: cycles simulated: 112719  inst.: 5755990 (ipc=26.4) sim_rate=88553 (inst/sec) elapsed = 0:0:01:05 / Sun Feb 28 21:37:17 2016
GPGPU-Sim uArch: Shader 10 finished CTA #1 (72553,40219), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(72554,40219)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (72887,40219), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(72888,40219)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (73156,40219), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(73157,40219)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (73522,40219), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(73523,40219)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (73874,40219), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(73875,40219)
GPGPU-Sim uArch: cycles simulated: 114219  inst.: 5808841 (ipc=26.6) sim_rate=88012 (inst/sec) elapsed = 0:0:01:06 / Sun Feb 28 21:37:18 2016
GPGPU-Sim PTX: 6200000 instructions simulated : ctaid=(154,0,0) tid=(50,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (74710,40219), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(74711,40219)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (75030,40219), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(75031,40219)
GPGPU-Sim uArch: cycles simulated: 116219  inst.: 5857115 (ipc=26.5) sim_rate=87419 (inst/sec) elapsed = 0:0:01:07 / Sun Feb 28 21:37:19 2016
GPGPU-Sim uArch: Shader 0 finished CTA #1 (76221,40219), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(76222,40219)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (76609,40219), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(76610,40219)
GPGPU-Sim uArch: cycles simulated: 117719  inst.: 5898362 (ipc=26.5) sim_rate=86740 (inst/sec) elapsed = 0:0:01:08 / Sun Feb 28 21:37:20 2016
GPGPU-Sim PTX: 6300000 instructions simulated : ctaid=(143,0,0) tid=(110,0,0)
GPGPU-Sim uArch: cycles simulated: 119719  inst.: 5943959 (ipc=26.4) sim_rate=86144 (inst/sec) elapsed = 0:0:01:09 / Sun Feb 28 21:37:21 2016
GPGPU-Sim uArch: Shader 9 finished CTA #2 (80011,40219), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(80012,40219)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (80699,40219), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(80700,40219)
GPGPU-Sim uArch: cycles simulated: 121719  inst.: 5997698 (ipc=26.5) sim_rate=85681 (inst/sec) elapsed = 0:0:01:10 / Sun Feb 28 21:37:22 2016
GPGPU-Sim PTX: 6400000 instructions simulated : ctaid=(216,0,0) tid=(74,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (81891,40219), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(81892,40219)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (82308,40219), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(82309,40219)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (82947,40219), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(82948,40219)
GPGPU-Sim uArch: cycles simulated: 123219  inst.: 6044252 (ipc=26.5) sim_rate=85130 (inst/sec) elapsed = 0:0:01:11 / Sun Feb 28 21:37:23 2016
GPGPU-Sim uArch: Shader 4 finished CTA #1 (83679,40219), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(83680,40219)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (84745,40219), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(84746,40219)
GPGPU-Sim PTX: 6500000 instructions simulated : ctaid=(209,0,0) tid=(199,0,0)
GPGPU-Sim uArch: cycles simulated: 125219  inst.: 6101374 (ipc=26.6) sim_rate=84741 (inst/sec) elapsed = 0:0:01:12 / Sun Feb 28 21:37:24 2016
GPGPU-Sim uArch: Shader 10 finished CTA #2 (85026,40219), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(85027,40219)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (86367,40219), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(86368,40219)
GPGPU-Sim uArch: cycles simulated: 126719  inst.: 6147520 (ipc=26.7) sim_rate=84212 (inst/sec) elapsed = 0:0:01:13 / Sun Feb 28 21:37:25 2016
GPGPU-Sim uArch: Shader 12 finished CTA #3 (86555,40219), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(86556,40219)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (86669,40219), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(86670,40219)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (87109,40219), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(87110,40219)
GPGPU-Sim PTX: 6600000 instructions simulated : ctaid=(215,0,0) tid=(196,0,0)
GPGPU-Sim uArch: cycles simulated: 128719  inst.: 6203878 (ipc=26.7) sim_rate=83836 (inst/sec) elapsed = 0:0:01:14 / Sun Feb 28 21:37:26 2016
GPGPU-Sim uArch: Shader 7 finished CTA #2 (89528,40219), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(89529,40219)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (89650,40219), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(89651,40219)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (89778,40219), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(89779,40219)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (89933,40219), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(89934,40219)
GPGPU-Sim uArch: cycles simulated: 130719  inst.: 6261152 (ipc=26.7) sim_rate=83482 (inst/sec) elapsed = 0:0:01:15 / Sun Feb 28 21:37:27 2016
GPGPU-Sim PTX: 6700000 instructions simulated : ctaid=(165,0,0) tid=(102,0,0)
GPGPU-Sim uArch: cycles simulated: 132219  inst.: 6303068 (ipc=26.8) sim_rate=82935 (inst/sec) elapsed = 0:0:01:16 / Sun Feb 28 21:37:28 2016
GPGPU-Sim uArch: Shader 11 finished CTA #3 (92787,40219), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(92788,40219)
GPGPU-Sim uArch: cycles simulated: 134219  inst.: 6357750 (ipc=26.8) sim_rate=82568 (inst/sec) elapsed = 0:0:01:17 / Sun Feb 28 21:37:29 2016
GPGPU-Sim uArch: Shader 7 finished CTA #3 (94213,40219), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(94214,40219)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (94569,40219), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(94570,40219)
GPGPU-Sim PTX: 6800000 instructions simulated : ctaid=(218,0,0) tid=(140,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (94897,40219), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(94898,40219)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (95215,40219), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(95216,40219)
GPGPU-Sim uArch: cycles simulated: 135719  inst.: 6405072 (ipc=26.8) sim_rate=82116 (inst/sec) elapsed = 0:0:01:18 / Sun Feb 28 21:37:30 2016
GPGPU-Sim uArch: Shader 5 finished CTA #3 (95550,40219), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(95551,40219)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (96898,40219), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(96899,40219)
GPGPU-Sim uArch: cycles simulated: 137719  inst.: 6466291 (ipc=26.9) sim_rate=81851 (inst/sec) elapsed = 0:0:01:19 / Sun Feb 28 21:37:31 2016
GPGPU-Sim PTX: 6900000 instructions simulated : ctaid=(171,0,0) tid=(231,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (98549,40219), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(98550,40219)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (98780,40219), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(98781,40219)
GPGPU-Sim uArch: cycles simulated: 139719  inst.: 6525377 (ipc=27.0) sim_rate=81567 (inst/sec) elapsed = 0:0:01:20 / Sun Feb 28 21:37:32 2016
GPGPU-Sim uArch: Shader 4 finished CTA #3 (99782,40219), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(99783,40219)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (100166,40219), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(100167,40219)
GPGPU-Sim uArch: cycles simulated: 141219  inst.: 6571780 (ipc=27.0) sim_rate=81133 (inst/sec) elapsed = 0:0:01:21 / Sun Feb 28 21:37:33 2016
GPGPU-Sim PTX: 7000000 instructions simulated : ctaid=(234,0,0) tid=(86,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (102440,40219), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(102441,40219)
GPGPU-Sim uArch: cycles simulated: 143219  inst.: 6628259 (ipc=27.1) sim_rate=80832 (inst/sec) elapsed = 0:0:01:22 / Sun Feb 28 21:37:34 2016
GPGPU-Sim PTX: 7100000 instructions simulated : ctaid=(231,0,0) tid=(27,0,0)
GPGPU-Sim uArch: cycles simulated: 145219  inst.: 6679896 (ipc=27.0) sim_rate=80480 (inst/sec) elapsed = 0:0:01:23 / Sun Feb 28 21:37:35 2016
GPGPU-Sim uArch: Shader 5 finished CTA #4 (105818,40219), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(105819,40219)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (106308,40219), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(106309,40219)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (106627,40219), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(106628,40219)
GPGPU-Sim uArch: cycles simulated: 147219  inst.: 6743300 (ipc=27.1) sim_rate=80277 (inst/sec) elapsed = 0:0:01:24 / Sun Feb 28 21:37:36 2016
GPGPU-Sim uArch: Shader 1 finished CTA #5 (107154,40219), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(107155,40219)
GPGPU-Sim PTX: 7200000 instructions simulated : ctaid=(199,0,0) tid=(185,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (107692,40219), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(107693,40219)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (108182,40219), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(108183,40219)
GPGPU-Sim uArch: cycles simulated: 148719  inst.: 6801381 (ipc=27.3) sim_rate=80016 (inst/sec) elapsed = 0:0:01:25 / Sun Feb 28 21:37:37 2016
GPGPU-Sim uArch: Shader 8 finished CTA #4 (109436,40219), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(109437,40219)
GPGPU-Sim uArch: cycles simulated: 150219  inst.: 6848593 (ipc=27.3) sim_rate=79634 (inst/sec) elapsed = 0:0:01:26 / Sun Feb 28 21:37:38 2016
GPGPU-Sim uArch: Shader 10 finished CTA #3 (110068,40219), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(110069,40219)
GPGPU-Sim PTX: 7300000 instructions simulated : ctaid=(236,0,0) tid=(149,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (111694,40219), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(111695,40219)
GPGPU-Sim uArch: cycles simulated: 152219  inst.: 6905631 (ipc=27.4) sim_rate=79375 (inst/sec) elapsed = 0:0:01:27 / Sun Feb 28 21:37:39 2016
GPGPU-Sim uArch: Shader 14 finished CTA #5 (112083,40219), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(112084,40219)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (113029,40219), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(113030,40219)
GPGPU-Sim uArch: cycles simulated: 153719  inst.: 6953636 (ipc=27.4) sim_rate=79018 (inst/sec) elapsed = 0:0:01:28 / Sun Feb 28 21:37:40 2016
GPGPU-Sim PTX: 7400000 instructions simulated : ctaid=(221,0,0) tid=(106,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (114289,40219), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(114290,40219)
GPGPU-Sim uArch: cycles simulated: 155719  inst.: 7005233 (ipc=27.4) sim_rate=78710 (inst/sec) elapsed = 0:0:01:29 / Sun Feb 28 21:37:41 2016
GPGPU-Sim uArch: Shader 7 finished CTA #4 (116189,40219), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(116190,40219)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (116351,40219), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (116475,40219), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 157219  inst.: 7045635 (ipc=27.4) sim_rate=78284 (inst/sec) elapsed = 0:0:01:30 / Sun Feb 28 21:37:42 2016
GPGPU-Sim PTX: 7500000 instructions simulated : ctaid=(195,0,0) tid=(37,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (117243,40219), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (117287,40219), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 159219  inst.: 7099459 (ipc=27.4) sim_rate=78016 (inst/sec) elapsed = 0:0:01:31 / Sun Feb 28 21:37:43 2016
GPGPU-Sim uArch: Shader 13 finished CTA #5 (120090,40219), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (120288,40219), 5 CTAs running
GPGPU-Sim PTX: 7600000 instructions simulated : ctaid=(222,0,0) tid=(41,0,0)
GPGPU-Sim uArch: cycles simulated: 161219  inst.: 7165081 (ipc=27.5) sim_rate=77881 (inst/sec) elapsed = 0:0:01:32 / Sun Feb 28 21:37:44 2016
GPGPU-Sim uArch: Shader 13 finished CTA #0 (121209,40219), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (121345,40219), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (122235,40219), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (122377,40219), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 162719  inst.: 7207380 (ipc=27.5) sim_rate=77498 (inst/sec) elapsed = 0:0:01:33 / Sun Feb 28 21:37:45 2016
GPGPU-Sim uArch: Shader 4 finished CTA #5 (122775,40219), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (123515,40219), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (123605,40219), 4 CTAs running
GPGPU-Sim PTX: 7700000 instructions simulated : ctaid=(182,0,0) tid=(61,0,0)
GPGPU-Sim uArch: cycles simulated: 164719  inst.: 7263906 (ipc=27.5) sim_rate=77275 (inst/sec) elapsed = 0:0:01:34 / Sun Feb 28 21:37:46 2016
GPGPU-Sim uArch: Shader 0 finished CTA #5 (124778,40219), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (125212,40219), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 166719  inst.: 7327340 (ipc=27.6) sim_rate=77129 (inst/sec) elapsed = 0:0:01:35 / Sun Feb 28 21:37:47 2016
GPGPU-Sim PTX: 7800000 instructions simulated : ctaid=(203,0,0) tid=(113,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (128418,40219), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 168719  inst.: 7383170 (ipc=27.6) sim_rate=76908 (inst/sec) elapsed = 0:0:01:36 / Sun Feb 28 21:37:48 2016
GPGPU-Sim uArch: Shader 4 finished CTA #0 (128966,40219), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (129394,40219), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (129630,40219), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (129806,40219), 4 CTAs running
GPGPU-Sim PTX: 7900000 instructions simulated : ctaid=(214,0,0) tid=(48,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (130464,40219), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 170719  inst.: 7440785 (ipc=27.6) sim_rate=76709 (inst/sec) elapsed = 0:0:01:37 / Sun Feb 28 21:37:49 2016
GPGPU-Sim uArch: Shader 12 finished CTA #0 (130994,40219), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (131839,40219), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (132027,40219), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (132394,40219), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 172719  inst.: 7501116 (ipc=27.6) sim_rate=76542 (inst/sec) elapsed = 0:0:01:38 / Sun Feb 28 21:37:50 2016
GPGPU-Sim uArch: Shader 8 finished CTA #0 (133217,40219), 4 CTAs running
GPGPU-Sim PTX: 8000000 instructions simulated : ctaid=(198,0,0) tid=(178,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (133643,40219), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (133958,40219), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (134051,40219), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 174719  inst.: 7558926 (ipc=27.6) sim_rate=76352 (inst/sec) elapsed = 0:0:01:39 / Sun Feb 28 21:37:51 2016
GPGPU-Sim uArch: Shader 0 finished CTA #0 (134555,40219), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (134633,40219), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (135009,40219), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 176719  inst.: 7615918 (ipc=27.7) sim_rate=76159 (inst/sec) elapsed = 0:0:01:40 / Sun Feb 28 21:37:52 2016
GPGPU-Sim PTX: 8100000 instructions simulated : ctaid=(240,0,0) tid=(124,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (138264,40219), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 179219  inst.: 7683016 (ipc=27.6) sim_rate=76069 (inst/sec) elapsed = 0:0:01:41 / Sun Feb 28 21:37:53 2016
GPGPU-Sim uArch: Shader 2 finished CTA #1 (139780,40219), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (140108,40219), 2 CTAs running
GPGPU-Sim PTX: 8200000 instructions simulated : ctaid=(220,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (140773,40219), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (140909,40219), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 181219  inst.: 7733988 (ipc=27.6) sim_rate=75823 (inst/sec) elapsed = 0:0:01:42 / Sun Feb 28 21:37:54 2016
GPGPU-Sim uArch: Shader 6 finished CTA #3 (141038,40219), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (141073,40219), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (141285,40219), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (141379,40219), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (141405,40219), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (141409,40219), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (142286,40219), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (143037,40219), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (143121,40219), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 183719  inst.: 7802522 (ipc=27.6) sim_rate=75752 (inst/sec) elapsed = 0:0:01:43 / Sun Feb 28 21:37:55 2016
GPGPU-Sim uArch: Shader 2 finished CTA #3 (143639,40219), 2 CTAs running
GPGPU-Sim PTX: 8300000 instructions simulated : ctaid=(241,0,0) tid=(177,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (144195,40219), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (144296,40219), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (144956,40219), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #2 (145379,40219), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 185719  inst.: 7858742 (ipc=27.6) sim_rate=75564 (inst/sec) elapsed = 0:0:01:44 / Sun Feb 28 21:37:56 2016
GPGPU-Sim uArch: Shader 9 finished CTA #1 (145910,40219), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (146083,40219), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #1 (146375,40219), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (146451,40219), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (146774,40219), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #3 (146802,40219), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (147394,40219), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (147508,40219), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (147514,40219), 2 CTAs running
GPGPU-Sim PTX: 8400000 instructions simulated : ctaid=(228,0,0) tid=(107,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (147939,40219), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 188719  inst.: 7927747 (ipc=27.5) sim_rate=75502 (inst/sec) elapsed = 0:0:01:45 / Sun Feb 28 21:37:57 2016
GPGPU-Sim uArch: Shader 2 finished CTA #2 (148635,40219), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (149622,40219), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (150200,40219), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (150360,40219), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (150832,40219), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (151285,40219), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #2 (151324,40219), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (151361,40219), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 191719  inst.: 8000531 (ipc=27.5) sim_rate=75476 (inst/sec) elapsed = 0:0:01:46 / Sun Feb 28 21:37:58 2016
GPGPU-Sim uArch: Shader 1 finished CTA #3 (151822,40219), 1 CTAs running
GPGPU-Sim PTX: 8500000 instructions simulated : ctaid=(247,0,0) tid=(107,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (152294,40219), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (152501,40219), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (152547,40219), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (152770,40219), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #3 (152878,40219), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (153127,40219), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (153445,40219), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (153488,40219), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (153674,40219), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (153742,40219), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #5 (154109,40219), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #4 (154470,40219), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (154478,40219), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #4 (154587,40219), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #4 (154633,40219), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #4 (154682,40219), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #4 (155422,40219), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 195719  inst.: 8054870 (ipc=27.1) sim_rate=75279 (inst/sec) elapsed = 0:0:01:47 / Sun Feb 28 21:37:59 2016
GPGPU-Sim uArch: Shader 14 finished CTA #5 (156037,40219), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #5 (156554,40219), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #4 (156797,40219), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 0.
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 5 
gpu_sim_cycle = 156798
gpu_sim_insn = 4214341
gpu_ipc =      26.8775
gpu_tot_sim_cycle = 197017
gpu_tot_sim_insn = 8055717
gpu_tot_ipc =      40.8884
gpu_tot_issued_cta = 1280
gpu_stall_dramfull = 71246
gpu_stall_icnt2sh    = 298119
gpu_total_sim_rate=75287

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 478723
	L1I_total_cache_misses = 998
	L1I_total_cache_miss_rate = 0.0021
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6669
L1D_cache:
	L1D_cache_core[0]: Access = 38582, Miss = 20217, Miss_rate = 0.524, Pending_hits = 573, Reservation_fails = 120336
	L1D_cache_core[1]: Access = 37889, Miss = 19949, Miss_rate = 0.527, Pending_hits = 568, Reservation_fails = 121282
	L1D_cache_core[2]: Access = 37103, Miss = 19384, Miss_rate = 0.522, Pending_hits = 610, Reservation_fails = 117793
	L1D_cache_core[3]: Access = 35749, Miss = 18769, Miss_rate = 0.525, Pending_hits = 585, Reservation_fails = 113430
	L1D_cache_core[4]: Access = 35289, Miss = 18425, Miss_rate = 0.522, Pending_hits = 560, Reservation_fails = 112703
	L1D_cache_core[5]: Access = 37455, Miss = 19641, Miss_rate = 0.524, Pending_hits = 564, Reservation_fails = 119761
	L1D_cache_core[6]: Access = 36246, Miss = 18889, Miss_rate = 0.521, Pending_hits = 547, Reservation_fails = 116128
	L1D_cache_core[7]: Access = 38287, Miss = 20135, Miss_rate = 0.526, Pending_hits = 564, Reservation_fails = 121738
	L1D_cache_core[8]: Access = 38307, Miss = 20123, Miss_rate = 0.525, Pending_hits = 562, Reservation_fails = 119654
	L1D_cache_core[9]: Access = 37437, Miss = 19681, Miss_rate = 0.526, Pending_hits = 550, Reservation_fails = 118319
	L1D_cache_core[10]: Access = 37388, Miss = 19561, Miss_rate = 0.523, Pending_hits = 557, Reservation_fails = 119174
	L1D_cache_core[11]: Access = 38319, Miss = 20095, Miss_rate = 0.524, Pending_hits = 626, Reservation_fails = 121210
	L1D_cache_core[12]: Access = 39663, Miss = 20761, Miss_rate = 0.523, Pending_hits = 573, Reservation_fails = 121484
	L1D_cache_core[13]: Access = 34802, Miss = 18152, Miss_rate = 0.522, Pending_hits = 577, Reservation_fails = 113525
	L1D_cache_core[14]: Access = 39711, Miss = 20869, Miss_rate = 0.526, Pending_hits = 548, Reservation_fails = 122614
	L1D_total_cache_accesses = 562227
	L1D_total_cache_misses = 294651
	L1D_total_cache_miss_rate = 0.5241
	L1D_total_cache_pending_hits = 8564
	L1D_total_cache_reservation_fails = 1779151
	L1D_cache_data_port_util = 0.095
	L1D_cache_fill_port_util = 0.024
L1C_cache:
	L1C_total_cache_accesses = 75917
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0063
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3157
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 255576
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 8488
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 66799
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 510335
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 75437
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3157
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3436
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 76
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 227852
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1268816
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 477725
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 998
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6669
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
1260, 1357, 851, 929, 1251, 1120, 1340, 1228, 1122, 1336, 1387, 1236, 1217, 1622, 851, 1364, 1124, 1135, 1124, 1219, 1542, 1406, 1355, 1343, 1151, 1652, 1383, 1581, 1415, 836, 1327, 1243, 1236, 1258, 1471, 1118, 1811, 1532, 1135, 1378, 1422, 802, 1273, 899, 1196, 871, 1056, 606, 
gpgpu_n_tot_thrd_icount = 28389248
gpgpu_n_tot_w_icount = 887164
gpgpu_n_stall_shd_mem = 2130345
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 66799
gpgpu_n_mem_write_global = 231364
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 948619
gpgpu_n_store_insn = 345517
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 920273
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3157
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3157
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2127188
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:3483312	W0_Idle:477231	W0_Scoreboard:619193	W1:253631	W2:110339	W3:67752	W4:43461	W5:34030	W6:28147	W7:24680	W8:21609	W9:20129	W10:17949	W11:16268	W12:14465	W13:13470	W14:11894	W15:9773	W16:8292	W17:6802	W18:6588	W19:4619	W20:4726	W21:3733	W22:3325	W23:2505	W24:1934	W25:1366	W26:1229	W27:476	W28:249	W29:71	W30:52	W31:0	W32:153600
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 534392 {8:66799,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 9264608 {40:231234,72:38,136:92,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 9084664 {136:66799,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1850912 {8:231364,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmrqlatency = 260 
maxdqlatency = 0 
maxmflatency = 908 
averagemflatency = 307 
max_icnt2mem_latency = 660 
max_icnt2sh_latency = 197016 
mrq_lat_table:15154 	1522 	465 	1134 	1496 	270 	134 	60 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	104313 	185495 	8370 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	8977 	2651 	16294 	146254 	86202 	37837 	23 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	17351 	27131 	20934 	1396 	2 	0 	0 	2 	9 	38 	944 	10812 	30092 	88776 	100691 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	67 	327 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        24        30        22        18        32        25        22        26        30        27        31        25        27        30        26        31 
dram[1]:        30        30        24        20        21        21        26        28        32        30        31        29        25        23        17        18 
dram[2]:        21        22        30        18        24        26        32        32        22        23        24        22        27        22        17        27 
dram[3]:        28        16        25        27        32        22        26        22        28        23        21        23        27        27        25        21 
dram[4]:        32        30        23        20        21        32        21        17        24        32        22        22        26        28        24        23 
dram[5]:        28        16        23        24        21        24        20        26        33        24        22        24        25        21        23        16 
maximum service time to same row:
dram[0]:     35999     34349     29606     30840     31015     24908     17440     18912     31303     33136     49884     38203     37355     37444     40879     41013 
dram[1]:     27525     24242     22419     35900     22191     39660     19362     29745     29875     68890     59750     51621     23806     29007     25668     27392 
dram[2]:     35482     30800     39013     39141     21671     20319     28734     29753     31316     21988     35557     24253     37058     35200     42691     44288 
dram[3]:     23672     27052     26401     24717     30935     25107     40563     41803     48572     30353     33709     26389     28404     33452     29987     30575 
dram[4]:     32281     30042     31845     40878     25422     24506     12609     27916     30931     24515     32010     44700     36967     27523     38378     20141 
dram[5]:     29578     36316     30834     38084     24813     24706     45531     26506     54636     48744     37175     32261     18634     17868     49790     43385 
average row accesses per activate:
dram[0]:  4.897436  4.488889  5.550000  3.793651  6.513514  5.875000  5.458333  4.735849  5.058824  4.941176  4.631579  4.357143  5.285714  5.814815  6.291667  7.571429 
dram[1]:  7.333333  7.851852  4.480000  4.458333  4.298245  4.857143  4.882353  3.852941  5.333333  6.384615  4.547619  4.657895  5.344828  5.884615  5.387097  6.333333 
dram[2]:  5.121951  5.475000  3.790323  4.313725  4.351852  4.812500  4.821429  5.320000  4.811321  3.365854  5.025641  4.302326  4.848485  5.466667  6.269231  6.956522 
dram[3]:  5.361111  5.230769  4.574468  7.266667  5.694445  4.600000  7.352941  4.547170  5.265306  3.823529  3.448276  3.764706  6.000000  5.846154  6.400000  4.968750 
dram[4]:  5.589744  5.684210  5.204545  4.037037  4.980392  5.318182  4.550000  5.731707  5.380000  6.487179  4.522727  4.575000  5.275862  4.903226  5.964286  4.967742 
dram[5]:  4.804348  4.500000  4.530612  4.574468  4.224138  4.481482  5.600000  5.375000  5.510204  3.742857  4.878049  5.205883  5.392857  4.558824  5.096774  4.050000 
average row locality = 20236/4080 = 4.959804
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       160       166       186       198       205       195       225       212       215       212       164       171       148       157       151       159 
dram[1]:       165       176       184       182       201       204       212       225       220       216       176       164       155       153       167       171 
dram[2]:       174       179       195       178       192       194       218       221       219       230       182       175       160       161       162       159 
dram[3]:       159       167       183       186       170       188       212       206       224       227       188       180       144       152       160       158 
dram[4]:       179       181       185       184       206       196       228       199       225       215       188       170       150       152       167       154 
dram[5]:       185       183       186       182       200       205       214       218       232       224       187       167       151       155       158       162 
total reads: 17786
bank skew: 232/144 = 1.61
chip skew: 3009/2904 = 1.04
number of total write accesses:
dram[0]:        31        36        36        41        36        40        37        39        43        40        12        12         0         0         0         0 
dram[1]:        33        36        40        32        44        34        37        37        36        33        15        13         0         0         0         0 
dram[2]:        36        40        40        42        43        37        52        45        36        46        14        10         0         3         1         1 
dram[3]:        34        37        32        32        35        42        38        35        34        33        12        12         0         0         0         1 
dram[4]:        39        35        44        34        48        38        45        36        44        38        11        13         3         0         0         0 
dram[5]:        36        42        36        33        45        37        38        40        38        38        13        10         0         0         0         0 
total reads: 2450
min_bank_accesses = 0!
chip skew: 446/377 = 1.18
average mf latency per bank:
dram[0]:       3017      2899      2748      2456      2317      2201      1939      2036      1986      2044      8393      8563     10018      9798      6207      5794
dram[1]:       2834      2754      2584      2805      2244      2326      2037      2001      2048      2114      7782      8921      9793     10034      5566      5432
dram[2]:       2811      2697      2511      2633      2336      2376      1850      1939      2065      1920      7701      8626      9533      8943      5733      5804
dram[3]:       2920      2836      2797      2799      2595      2275      2100      2092      2093      2043      7632      8299     10627      9643      5873      5917
dram[4]:       3353      2687      3230      2709      2780      2324      2437      2207      2421      2027     54423      8762     12612      9564      7138      6061
dram[5]:       2610      2620      2678      2772      2149      2215      1996      1968      1938      2007      8049      8990     10087      9558      5899      5687
maximum mf latency per bank:
dram[0]:        650       718       655       744       672       659       680       642       635       634       628       634       699       709       764       741
dram[1]:        687       697       711       642       679       651       651       677       689       711       631       658       676       694       712       742
dram[2]:        663       654       685       649       680       680       744       688       675       694       706       763       773       888       731       671
dram[3]:        752       747       633       632       745       731       729       717       710       739       752       715       709       632       709       690
dram[4]:        820       644       908       787       798       643       746       728       739       685       827       708       897       778       888       712
dram[5]:        708       779       731       665       725       667       703       750       612       784       677       654       698       695       711       776

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=260059 n_nop=252503 n_act=647 n_pre=631 n_req=3327 n_rd=5848 n_write=430 bw_util=0.04828
n_activity=48059 dram_eff=0.2613
bk0: 320a 257841i bk1: 332a 257638i bk2: 372a 257598i bk3: 396a 256746i bk4: 410a 257479i bk5: 390a 257248i bk6: 450a 256974i bk7: 424a 256860i bk8: 430a 256766i bk9: 424a 257100i bk10: 328a 257975i bk11: 342a 257859i bk12: 296a 258353i bk13: 314a 258200i bk14: 302a 258369i bk15: 318a 258410i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0692497
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=260059 n_nop=252414 n_act=657 n_pre=641 n_req=3361 n_rd=5942 n_write=405 bw_util=0.04881
n_activity=48832 dram_eff=0.26
bk0: 330a 258080i bk1: 352a 258130i bk2: 368a 257095i bk3: 364a 257516i bk4: 402a 257015i bk5: 408a 257272i bk6: 424a 257060i bk7: 450a 256584i bk8: 440a 257147i bk9: 432a 257487i bk10: 352a 257744i bk11: 328a 257961i bk12: 310a 258263i bk13: 306a 258278i bk14: 334a 258099i bk15: 342a 258255i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0638086
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=260059 n_nop=252127 n_act=731 n_pre=715 n_req=3445 n_rd=5998 n_write=488 bw_util=0.04988
n_activity=50395 dram_eff=0.2574
bk0: 348a 257639i bk1: 358a 257756i bk2: 390a 256861i bk3: 356a 257055i bk4: 384a 256757i bk5: 388a 257331i bk6: 436a 256031i bk7: 442a 256407i bk8: 438a 256993i bk9: 460a 256042i bk10: 364a 257721i bk11: 350a 257531i bk12: 320a 258004i bk13: 322a 258071i bk14: 324a 258298i bk15: 318a 258426i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0973356
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=260059 n_nop=252561 n_act=658 n_pre=642 n_req=3281 n_rd=5808 n_write=390 bw_util=0.04767
n_activity=48767 dram_eff=0.2542
bk0: 318a 257834i bk1: 334a 257774i bk2: 366a 257453i bk3: 372a 257919i bk4: 340a 257680i bk5: 376a 257218i bk6: 424a 257670i bk7: 412a 257020i bk8: 448a 257290i bk9: 454a 256792i bk10: 376a 257479i bk11: 360a 257466i bk12: 288a 258566i bk13: 304a 258389i bk14: 320a 258505i bk15: 316a 258420i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0471316
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=260059 n_nop=252330 n_act=663 n_pre=647 n_req=3407 n_rd=5958 n_write=461 bw_util=0.04937
n_activity=50863 dram_eff=0.2524
bk0: 358a 257725i bk1: 362a 257698i bk2: 370a 257527i bk3: 368a 257312i bk4: 412a 257098i bk5: 392a 257122i bk6: 456a 256588i bk7: 398a 257048i bk8: 450a 257020i bk9: 430a 257193i bk10: 376a 257739i bk11: 340a 257624i bk12: 300a 258314i bk13: 304a 258059i bk14: 334a 258247i bk15: 308a 258096i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0842847
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=260059 n_nop=252173 n_act=724 n_pre=708 n_req=3415 n_rd=6018 n_write=436 bw_util=0.04963
n_activity=51137 dram_eff=0.2524
bk0: 370a 257484i bk1: 366a 257228i bk2: 372a 257486i bk3: 364a 257493i bk4: 400a 256941i bk5: 410a 257100i bk6: 428a 257163i bk7: 436a 256937i bk8: 464a 257112i bk9: 448a 256796i bk10: 374a 257849i bk11: 334a 258045i bk12: 302a 258469i bk13: 310a 258252i bk14: 316a 258347i bk15: 324a 258087i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0517306

========= L2 cache stats =========
L2_cache_bank[0]: Access = 22722, Miss = 1454, Miss_rate = 0.064, Pending_hits = 8, Reservation_fails = 329
L2_cache_bank[1]: Access = 23031, Miss = 1470, Miss_rate = 0.064, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[2]: Access = 22627, Miss = 1480, Miss_rate = 0.065, Pending_hits = 11, Reservation_fails = 201
L2_cache_bank[3]: Access = 23189, Miss = 1491, Miss_rate = 0.064, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[4]: Access = 22622, Miss = 1502, Miss_rate = 0.066, Pending_hits = 5, Reservation_fails = 5
L2_cache_bank[5]: Access = 22820, Miss = 1497, Miss_rate = 0.066, Pending_hits = 9, Reservation_fails = 200
L2_cache_bank[6]: Access = 22813, Miss = 1440, Miss_rate = 0.063, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[7]: Access = 23016, Miss = 1464, Miss_rate = 0.064, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[8]: Access = 46502, Miss = 1528, Miss_rate = 0.033, Pending_hits = 12, Reservation_fails = 231
L2_cache_bank[9]: Access = 22965, Miss = 1451, Miss_rate = 0.063, Pending_hits = 8, Reservation_fails = 122
L2_cache_bank[10]: Access = 23098, Miss = 1513, Miss_rate = 0.066, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[11]: Access = 22833, Miss = 1496, Miss_rate = 0.066, Pending_hits = 3, Reservation_fails = 0
L2_total_cache_accesses = 298238
L2_total_cache_misses = 17786
L2_total_cache_miss_rate = 0.0596
L2_total_cache_pending_hits = 84
L2_total_cache_reservation_fails = 1088
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 51233
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 24
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 15542
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 755
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 108
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 229074
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 51
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2239
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 50
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 225
L2_cache_data_port_util = 0.184
L2_cache_fill_port_util = 0.030

icnt_total_pkts_mem_to_simt=565704
icnt_total_pkts_simt_to_mem=529916
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 50.8779
	minimum = 6
	maximum = 450
Network latency average = 28.8603
	minimum = 6
	maximum = 393
Slowest packet = 53024
Flit latency average = 26.9349
	minimum = 6
	maximum = 392
Slowest flit = 119007
Fragmentation average = 0.024933
	minimum = 0
	maximum = 268
Injected packet rate average = 0.128985
	minimum = 0.106774 (at node 13)
	maximum = 0.256961 (at node 23)
Accepted packet rate average = 0.128985
	minimum = 0.106774 (at node 13)
	maximum = 0.256961 (at node 23)
Injected flit rate average = 0.234865
	minimum = 0.190717 (at node 13)
	maximum = 0.378391 (at node 23)
Accepted flit rate average= 0.234865
	minimum = 0.198714 (at node 13)
	maximum = 0.483775 (at node 23)
Injected packet length average = 1.82087
Accepted packet length average = 1.82087
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 26.6272 (5 samples)
	minimum = 6 (5 samples)
	maximum = 195.8 (5 samples)
Network latency average = 17.3542 (5 samples)
	minimum = 6 (5 samples)
	maximum = 163.8 (5 samples)
Flit latency average = 15.4952 (5 samples)
	minimum = 6 (5 samples)
	maximum = 161 (5 samples)
Fragmentation average = 0.0092686 (5 samples)
	minimum = 0 (5 samples)
	maximum = 83.6 (5 samples)
Injected packet rate average = 0.0483895 (5 samples)
	minimum = 0.0357901 (5 samples)
	maximum = 0.122392 (5 samples)
Accepted packet rate average = 0.0483895 (5 samples)
	minimum = 0.0357901 (5 samples)
	maximum = 0.122392 (5 samples)
Injected flit rate average = 0.0949671 (5 samples)
	minimum = 0.0604008 (5 samples)
	maximum = 0.192796 (5 samples)
Accepted flit rate average = 0.0949671 (5 samples)
	minimum = 0.0691093 (5 samples)
	maximum = 0.238519 (5 samples)
Injected packet size average = 1.96255 (5 samples)
Accepted packet size average = 1.96255 (5 samples)
Hops average = 1 (5 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 47 sec (107 sec)
gpgpu_simulation_rate = 75287 (inst/sec)
gpgpu_simulation_rate = 1841 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x405636 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 8 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,197017)
GPGPU-Sim uArch: Shader 9 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,197017)
GPGPU-Sim uArch: Shader 10 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,197017)
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,197017)
GPGPU-Sim uArch: Shader 12 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,197017)
GPGPU-Sim uArch: Shader 13 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,197017)
GPGPU-Sim uArch: Shader 14 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,197017)
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,197017)
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,197017)
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,197017)
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,197017)
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,197017)
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,197017)
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,197017)
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,197017)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,197017)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,197017)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,197017)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,197017)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,197017)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,197017)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,197017)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,197017)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,197017)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,197017)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,197017)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,197017)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,197017)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,197017)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,197017)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,197017)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,197017)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,197017)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,197017)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,197017)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,197017)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,197017)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,197017)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,197017)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,197017)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,197017)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,197017)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,197017)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,197017)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,197017)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,197017)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,197017)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,197017)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,197017)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,197017)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,197017)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,197017)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,197017)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,197017)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,197017)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,197017)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,197017)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,197017)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,197017)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,197017)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,197017)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,197017)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,197017)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,197017)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,197017)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,197017)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,197017)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,197017)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,197017)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,197017)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,197017)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,197017)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,197017)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,197017)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,197017)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,197017)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,197017)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,197017)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,197017)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,197017)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,197017)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,197017)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,197017)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,197017)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,197017)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,197017)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,197017)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,197017)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,197017)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,197017)
GPGPU-Sim PTX: 8600000 instructions simulated : ctaid=(55,0,0) tid=(170,0,0)
GPGPU-Sim PTX: 8700000 instructions simulated : ctaid=(20,0,0) tid=(234,0,0)
GPGPU-Sim PTX: 8800000 instructions simulated : ctaid=(67,0,0) tid=(170,0,0)
GPGPU-Sim PTX: 8900000 instructions simulated : ctaid=(45,0,0) tid=(150,0,0)
GPGPU-Sim uArch: cycles simulated: 197517  inst.: 8393120 (ipc=674.8) sim_rate=77714 (inst/sec) elapsed = 0:0:01:48 / Sun Feb 28 21:38:00 2016
GPGPU-Sim PTX: 9000000 instructions simulated : ctaid=(20,0,0) tid=(78,0,0)
GPGPU-Sim uArch: cycles simulated: 198517  inst.: 8479461 (ipc=282.5) sim_rate=77793 (inst/sec) elapsed = 0:0:01:49 / Sun Feb 28 21:38:01 2016
GPGPU-Sim uArch: cycles simulated: 200017  inst.: 8519508 (ipc=154.6) sim_rate=77450 (inst/sec) elapsed = 0:0:01:50 / Sun Feb 28 21:38:02 2016
GPGPU-Sim PTX: 9100000 instructions simulated : ctaid=(4,0,0) tid=(64,0,0)
GPGPU-Sim uArch: cycles simulated: 202017  inst.: 8566688 (ipc=102.2) sim_rate=77177 (inst/sec) elapsed = 0:0:01:51 / Sun Feb 28 21:38:03 2016
GPGPU-Sim uArch: cycles simulated: 203517  inst.: 8606686 (ipc=84.8) sim_rate=76845 (inst/sec) elapsed = 0:0:01:52 / Sun Feb 28 21:38:04 2016
GPGPU-Sim uArch: cycles simulated: 205017  inst.: 8642640 (ipc=73.4) sim_rate=76483 (inst/sec) elapsed = 0:0:01:53 / Sun Feb 28 21:38:05 2016
GPGPU-Sim PTX: 9200000 instructions simulated : ctaid=(12,0,0) tid=(142,0,0)
GPGPU-Sim uArch: cycles simulated: 207017  inst.: 8694898 (ipc=63.9) sim_rate=76271 (inst/sec) elapsed = 0:0:01:54 / Sun Feb 28 21:38:06 2016
GPGPU-Sim uArch: cycles simulated: 208517  inst.: 8736173 (ipc=59.2) sim_rate=75966 (inst/sec) elapsed = 0:0:01:55 / Sun Feb 28 21:38:07 2016
GPGPU-Sim PTX: 9300000 instructions simulated : ctaid=(9,0,0) tid=(8,0,0)
GPGPU-Sim uArch: cycles simulated: 210017  inst.: 8781382 (ipc=55.8) sim_rate=75701 (inst/sec) elapsed = 0:0:01:56 / Sun Feb 28 21:38:08 2016
GPGPU-Sim uArch: cycles simulated: 212017  inst.: 8835569 (ipc=52.0) sim_rate=75517 (inst/sec) elapsed = 0:0:01:57 / Sun Feb 28 21:38:09 2016
GPGPU-Sim PTX: 9400000 instructions simulated : ctaid=(6,0,0) tid=(113,0,0)
GPGPU-Sim uArch: cycles simulated: 213517  inst.: 8882385 (ipc=50.1) sim_rate=75274 (inst/sec) elapsed = 0:0:01:58 / Sun Feb 28 21:38:10 2016
GPGPU-Sim uArch: cycles simulated: 215017  inst.: 8927279 (ipc=48.4) sim_rate=75019 (inst/sec) elapsed = 0:0:01:59 / Sun Feb 28 21:38:11 2016
GPGPU-Sim PTX: 9500000 instructions simulated : ctaid=(6,0,0) tid=(115,0,0)
GPGPU-Sim uArch: cycles simulated: 216517  inst.: 8963487 (ipc=46.6) sim_rate=74695 (inst/sec) elapsed = 0:0:02:00 / Sun Feb 28 21:38:12 2016
GPGPU-Sim uArch: cycles simulated: 218017  inst.: 9000850 (ipc=45.0) sim_rate=74387 (inst/sec) elapsed = 0:0:02:01 / Sun Feb 28 21:38:13 2016
GPGPU-Sim PTX: 9600000 instructions simulated : ctaid=(23,0,0) tid=(198,0,0)
GPGPU-Sim uArch: cycles simulated: 220017  inst.: 9047203 (ipc=43.1) sim_rate=74157 (inst/sec) elapsed = 0:0:02:02 / Sun Feb 28 21:38:14 2016
GPGPU-Sim uArch: cycles simulated: 221517  inst.: 9083885 (ipc=42.0) sim_rate=73852 (inst/sec) elapsed = 0:0:02:03 / Sun Feb 28 21:38:15 2016
GPGPU-Sim uArch: cycles simulated: 223017  inst.: 9118577 (ipc=40.9) sim_rate=73536 (inst/sec) elapsed = 0:0:02:04 / Sun Feb 28 21:38:16 2016
GPGPU-Sim PTX: 9700000 instructions simulated : ctaid=(20,0,0) tid=(214,0,0)
GPGPU-Sim uArch: cycles simulated: 225017  inst.: 9167439 (ipc=39.7) sim_rate=73339 (inst/sec) elapsed = 0:0:02:05 / Sun Feb 28 21:38:17 2016
GPGPU-Sim uArch: cycles simulated: 226517  inst.: 9201787 (ipc=38.8) sim_rate=73030 (inst/sec) elapsed = 0:0:02:06 / Sun Feb 28 21:38:18 2016
GPGPU-Sim PTX: 9800000 instructions simulated : ctaid=(30,0,0) tid=(98,0,0)
GPGPU-Sim uArch: cycles simulated: 228017  inst.: 9238961 (ipc=38.2) sim_rate=72747 (inst/sec) elapsed = 0:0:02:07 / Sun Feb 28 21:38:19 2016
GPGPU-Sim uArch: cycles simulated: 229517  inst.: 9275629 (ipc=37.5) sim_rate=72465 (inst/sec) elapsed = 0:0:02:08 / Sun Feb 28 21:38:20 2016
GPGPU-Sim uArch: cycles simulated: 231017  inst.: 9311960 (ipc=36.9) sim_rate=72185 (inst/sec) elapsed = 0:0:02:09 / Sun Feb 28 21:38:21 2016
GPGPU-Sim PTX: 9900000 instructions simulated : ctaid=(46,0,0) tid=(149,0,0)
GPGPU-Sim uArch: cycles simulated: 232517  inst.: 9350982 (ipc=36.5) sim_rate=71930 (inst/sec) elapsed = 0:0:02:10 / Sun Feb 28 21:38:22 2016
GPGPU-Sim uArch: Shader 5 finished CTA #0 (36961,197017), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(36962,197017)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (37134,197017), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(37135,197017)
GPGPU-Sim uArch: cycles simulated: 234517  inst.: 9407938 (ipc=36.1) sim_rate=71816 (inst/sec) elapsed = 0:0:02:11 / Sun Feb 28 21:38:23 2016
GPGPU-Sim uArch: Shader 4 finished CTA #0 (37553,197017), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(37554,197017)
GPGPU-Sim PTX: 10000000 instructions simulated : ctaid=(62,0,0) tid=(195,0,0)
GPGPU-Sim uArch: cycles simulated: 235517  inst.: 9433935 (ipc=35.8) sim_rate=71469 (inst/sec) elapsed = 0:0:02:12 / Sun Feb 28 21:38:24 2016
GPGPU-Sim uArch: Shader 12 finished CTA #0 (40367,197017), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(40368,197017)
GPGPU-Sim uArch: cycles simulated: 237517  inst.: 9485633 (ipc=35.3) sim_rate=71320 (inst/sec) elapsed = 0:0:02:13 / Sun Feb 28 21:38:25 2016
GPGPU-Sim uArch: Shader 6 finished CTA #0 (40623,197017), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(40624,197017)
GPGPU-Sim PTX: 10100000 instructions simulated : ctaid=(67,0,0) tid=(26,0,0)
GPGPU-Sim uArch: cycles simulated: 239017  inst.: 9525795 (ipc=35.0) sim_rate=71088 (inst/sec) elapsed = 0:0:02:14 / Sun Feb 28 21:38:26 2016
GPGPU-Sim uArch: Shader 10 finished CTA #0 (42452,197017), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(42453,197017)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (43333,197017), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(43334,197017)
GPGPU-Sim uArch: cycles simulated: 240517  inst.: 9568933 (ipc=34.8) sim_rate=70880 (inst/sec) elapsed = 0:0:02:15 / Sun Feb 28 21:38:27 2016
GPGPU-Sim uArch: Shader 7 finished CTA #0 (43842,197017), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(43843,197017)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (44005,197017), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(44006,197017)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (44190,197017), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(44191,197017)
GPGPU-Sim uArch: cycles simulated: 242017  inst.: 9606173 (ipc=34.5) sim_rate=70633 (inst/sec) elapsed = 0:0:02:16 / Sun Feb 28 21:38:28 2016
GPGPU-Sim PTX: 10200000 instructions simulated : ctaid=(28,0,0) tid=(48,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (45625,197017), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(45626,197017)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (45659,197017), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(45660,197017)
GPGPU-Sim uArch: cycles simulated: 243517  inst.: 9647317 (ipc=34.2) sim_rate=70418 (inst/sec) elapsed = 0:0:02:17 / Sun Feb 28 21:38:29 2016
GPGPU-Sim uArch: Shader 1 finished CTA #0 (46673,197017), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(46674,197017)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (46782,197017), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(46783,197017)
GPGPU-Sim uArch: cycles simulated: 244517  inst.: 9672178 (ipc=34.0) sim_rate=70088 (inst/sec) elapsed = 0:0:02:18 / Sun Feb 28 21:38:30 2016
GPGPU-Sim PTX: 10300000 instructions simulated : ctaid=(69,0,0) tid=(193,0,0)
GPGPU-Sim uArch: cycles simulated: 246017  inst.: 9715359 (ipc=33.9) sim_rate=69894 (inst/sec) elapsed = 0:0:02:19 / Sun Feb 28 21:38:31 2016
GPGPU-Sim uArch: Shader 9 finished CTA #0 (49806,197017), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(49807,197017)
GPGPU-Sim uArch: cycles simulated: 247517  inst.: 9757019 (ipc=33.7) sim_rate=69692 (inst/sec) elapsed = 0:0:02:20 / Sun Feb 28 21:38:32 2016
GPGPU-Sim PTX: 10400000 instructions simulated : ctaid=(93,0,0) tid=(9,0,0)
GPGPU-Sim uArch: cycles simulated: 249517  inst.: 9813592 (ipc=33.5) sim_rate=69599 (inst/sec) elapsed = 0:0:02:21 / Sun Feb 28 21:38:33 2016
GPGPU-Sim uArch: cycles simulated: 251017  inst.: 9854198 (ipc=33.3) sim_rate=69395 (inst/sec) elapsed = 0:0:02:22 / Sun Feb 28 21:38:34 2016
GPGPU-Sim uArch: cycles simulated: 252517  inst.: 9901915 (ipc=33.3) sim_rate=69244 (inst/sec) elapsed = 0:0:02:23 / Sun Feb 28 21:38:35 2016
GPGPU-Sim PTX: 10500000 instructions simulated : ctaid=(100,0,0) tid=(19,0,0)
GPGPU-Sim uArch: cycles simulated: 254017  inst.: 9944918 (ipc=33.1) sim_rate=69061 (inst/sec) elapsed = 0:0:02:24 / Sun Feb 28 21:38:36 2016
GPGPU-Sim uArch: cycles simulated: 256017  inst.: 10000258 (ipc=33.0) sim_rate=68967 (inst/sec) elapsed = 0:0:02:25 / Sun Feb 28 21:38:37 2016
GPGPU-Sim PTX: 10600000 instructions simulated : ctaid=(30,0,0) tid=(33,0,0)
GPGPU-Sim uArch: cycles simulated: 257517  inst.: 10039396 (ipc=32.8) sim_rate=68762 (inst/sec) elapsed = 0:0:02:26 / Sun Feb 28 21:38:38 2016
GPGPU-Sim uArch: Shader 14 finished CTA #1 (61297,197017), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(61298,197017)
GPGPU-Sim uArch: cycles simulated: 259517  inst.: 10092925 (ipc=32.6) sim_rate=68659 (inst/sec) elapsed = 0:0:02:27 / Sun Feb 28 21:38:39 2016
GPGPU-Sim PTX: 10700000 instructions simulated : ctaid=(105,0,0) tid=(0,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (62715,197017), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(62716,197017)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (63133,197017), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(63134,197017)
GPGPU-Sim uArch: cycles simulated: 261517  inst.: 10149426 (ipc=32.5) sim_rate=68577 (inst/sec) elapsed = 0:0:02:28 / Sun Feb 28 21:38:40 2016
GPGPU-Sim uArch: Shader 8 finished CTA #1 (64971,197017), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(64972,197017)
GPGPU-Sim uArch: cycles simulated: 263017  inst.: 10188850 (ipc=32.3) sim_rate=68381 (inst/sec) elapsed = 0:0:02:29 / Sun Feb 28 21:38:41 2016
GPGPU-Sim uArch: Shader 2 finished CTA #1 (66141,197017), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(66142,197017)
GPGPU-Sim PTX: 10800000 instructions simulated : ctaid=(109,0,0) tid=(219,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (66344,197017), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(66345,197017)
GPGPU-Sim uArch: cycles simulated: 264517  inst.: 10240373 (ipc=32.4) sim_rate=68269 (inst/sec) elapsed = 0:0:02:30 / Sun Feb 28 21:38:42 2016
GPGPU-Sim uArch: Shader 6 finished CTA #1 (67998,197017), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(67999,197017)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (68069,197017), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(68070,197017)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (68208,197017), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(68209,197017)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (68246,197017), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(68247,197017)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (68503,197017), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(68504,197017)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (68768,197017), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(68769,197017)
GPGPU-Sim PTX: 10900000 instructions simulated : ctaid=(116,0,0) tid=(203,0,0)
GPGPU-Sim uArch: cycles simulated: 266017  inst.: 10300738 (ipc=32.5) sim_rate=68216 (inst/sec) elapsed = 0:0:02:31 / Sun Feb 28 21:38:43 2016
GPGPU-Sim uArch: cycles simulated: 268017  inst.: 10362923 (ipc=32.5) sim_rate=68177 (inst/sec) elapsed = 0:0:02:32 / Sun Feb 28 21:38:44 2016
GPGPU-Sim uArch: Shader 13 finished CTA #1 (71425,197017), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(71426,197017)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (71506,197017), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(71507,197017)
GPGPU-Sim PTX: 11000000 instructions simulated : ctaid=(91,0,0) tid=(142,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (72040,197017), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(72041,197017)
GPGPU-Sim uArch: cycles simulated: 269517  inst.: 10413634 (ipc=32.5) sim_rate=68062 (inst/sec) elapsed = 0:0:02:33 / Sun Feb 28 21:38:45 2016
GPGPU-Sim uArch: cycles simulated: 271017  inst.: 10455723 (ipc=32.4) sim_rate=67894 (inst/sec) elapsed = 0:0:02:34 / Sun Feb 28 21:38:46 2016
GPGPU-Sim PTX: 11100000 instructions simulated : ctaid=(113,0,0) tid=(8,0,0)
GPGPU-Sim uArch: cycles simulated: 273017  inst.: 10504033 (ipc=32.2) sim_rate=67767 (inst/sec) elapsed = 0:0:02:35 / Sun Feb 28 21:38:47 2016
GPGPU-Sim uArch: cycles simulated: 274517  inst.: 10543333 (ipc=32.1) sim_rate=67585 (inst/sec) elapsed = 0:0:02:36 / Sun Feb 28 21:38:48 2016
GPGPU-Sim PTX: 11200000 instructions simulated : ctaid=(117,0,0) tid=(159,0,0)
GPGPU-Sim uArch: cycles simulated: 276517  inst.: 10599625 (ipc=32.0) sim_rate=67513 (inst/sec) elapsed = 0:0:02:37 / Sun Feb 28 21:38:49 2016
GPGPU-Sim uArch: cycles simulated: 278517  inst.: 10659917 (ipc=32.0) sim_rate=67467 (inst/sec) elapsed = 0:0:02:38 / Sun Feb 28 21:38:50 2016
GPGPU-Sim uArch: Shader 11 finished CTA #2 (81823,197017), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(81824,197017)
GPGPU-Sim PTX: 11300000 instructions simulated : ctaid=(45,0,0) tid=(160,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (82426,197017), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(82427,197017)
GPGPU-Sim uArch: cycles simulated: 280017  inst.: 10709298 (ipc=32.0) sim_rate=67354 (inst/sec) elapsed = 0:0:02:39 / Sun Feb 28 21:38:51 2016
GPGPU-Sim uArch: Shader 2 finished CTA #2 (83130,197017), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(83131,197017)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (83488,197017), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(83489,197017)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (83816,197017), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(83817,197017)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (84245,197017), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(84246,197017)
GPGPU-Sim PTX: 11400000 instructions simulated : ctaid=(30,0,0) tid=(246,0,0)
GPGPU-Sim uArch: cycles simulated: 282017  inst.: 10774404 (ipc=32.0) sim_rate=67340 (inst/sec) elapsed = 0:0:02:40 / Sun Feb 28 21:38:52 2016
GPGPU-Sim uArch: Shader 5 finished CTA #2 (86089,197017), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(86090,197017)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (86161,197017), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(86162,197017)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (86479,197017), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(86480,197017)
GPGPU-Sim uArch: cycles simulated: 283517  inst.: 10819116 (ipc=31.9) sim_rate=67199 (inst/sec) elapsed = 0:0:02:41 / Sun Feb 28 21:38:53 2016
GPGPU-Sim uArch: Shader 13 finished CTA #2 (86550,197017), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(86551,197017)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (86889,197017), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(86890,197017)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (86921,197017), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(86922,197017)
GPGPU-Sim PTX: 11500000 instructions simulated : ctaid=(52,0,0) tid=(241,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (88207,197017), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(88208,197017)
GPGPU-Sim uArch: cycles simulated: 285517  inst.: 10891955 (ipc=32.0) sim_rate=67234 (inst/sec) elapsed = 0:0:02:42 / Sun Feb 28 21:38:54 2016
GPGPU-Sim uArch: cycles simulated: 287017  inst.: 10934501 (ipc=32.0) sim_rate=67082 (inst/sec) elapsed = 0:0:02:43 / Sun Feb 28 21:38:55 2016
GPGPU-Sim uArch: Shader 3 finished CTA #2 (90007,197017), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(90008,197017)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (90759,197017), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(90760,197017)
GPGPU-Sim PTX: 11600000 instructions simulated : ctaid=(134,0,0) tid=(29,0,0)
GPGPU-Sim uArch: cycles simulated: 289017  inst.: 10994219 (ipc=31.9) sim_rate=67037 (inst/sec) elapsed = 0:0:02:44 / Sun Feb 28 21:38:56 2016
GPGPU-Sim uArch: cycles simulated: 290517  inst.: 11040014 (ipc=31.9) sim_rate=66909 (inst/sec) elapsed = 0:0:02:45 / Sun Feb 28 21:38:57 2016
GPGPU-Sim uArch: Shader 2 finished CTA #3 (93581,197017), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(93582,197017)
GPGPU-Sim PTX: 11700000 instructions simulated : ctaid=(75,0,0) tid=(107,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (93986,197017), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(93987,197017)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (94850,197017), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(94851,197017)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (95338,197017), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(95339,197017)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (95469,197017), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(95470,197017)
GPGPU-Sim uArch: cycles simulated: 292517  inst.: 11112268 (ipc=32.0) sim_rate=66941 (inst/sec) elapsed = 0:0:02:46 / Sun Feb 28 21:38:58 2016
GPGPU-Sim PTX: 11800000 instructions simulated : ctaid=(128,0,0) tid=(90,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (96906,197017), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(96907,197017)
GPGPU-Sim uArch: cycles simulated: 294017  inst.: 11162335 (ipc=32.0) sim_rate=66840 (inst/sec) elapsed = 0:0:02:47 / Sun Feb 28 21:38:59 2016
GPGPU-Sim uArch: Shader 6 finished CTA #3 (97674,197017), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(97675,197017)
GPGPU-Sim uArch: cycles simulated: 295517  inst.: 11208779 (ipc=32.0) sim_rate=66718 (inst/sec) elapsed = 0:0:02:48 / Sun Feb 28 21:39:00 2016
GPGPU-Sim uArch: Shader 8 finished CTA #3 (99303,197017), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(99304,197017)
GPGPU-Sim PTX: 11900000 instructions simulated : ctaid=(139,0,0) tid=(136,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (99927,197017), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(99928,197017)
GPGPU-Sim uArch: cycles simulated: 297517  inst.: 11270852 (ipc=32.0) sim_rate=66691 (inst/sec) elapsed = 0:0:02:49 / Sun Feb 28 21:39:01 2016
GPGPU-Sim uArch: Shader 5 finished CTA #3 (100778,197017), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(100779,197017)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (101562,197017), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(101563,197017)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (101619,197017), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(101620,197017)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (101656,197017), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(101657,197017)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (101775,197017), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(101776,197017)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (101906,197017), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(101907,197017)
GPGPU-Sim uArch: cycles simulated: 299017  inst.: 11325124 (ipc=32.1) sim_rate=66618 (inst/sec) elapsed = 0:0:02:50 / Sun Feb 28 21:39:02 2016
GPGPU-Sim PTX: 12000000 instructions simulated : ctaid=(75,0,0) tid=(161,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (103647,197017), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(103648,197017)
GPGPU-Sim uArch: cycles simulated: 301017  inst.: 11391285 (ipc=32.1) sim_rate=66615 (inst/sec) elapsed = 0:0:02:51 / Sun Feb 28 21:39:03 2016
GPGPU-Sim uArch: Shader 3 finished CTA #3 (104105,197017), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(104106,197017)
GPGPU-Sim uArch: cycles simulated: 302517  inst.: 11435610 (ipc=32.0) sim_rate=66486 (inst/sec) elapsed = 0:0:02:52 / Sun Feb 28 21:39:04 2016
GPGPU-Sim PTX: 12100000 instructions simulated : ctaid=(142,0,0) tid=(128,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (107163,197017), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(107164,197017)
GPGPU-Sim uArch: cycles simulated: 304517  inst.: 11491593 (ipc=32.0) sim_rate=66425 (inst/sec) elapsed = 0:0:02:53 / Sun Feb 28 21:39:05 2016
GPGPU-Sim uArch: Shader 2 finished CTA #4 (107563,197017), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(107564,197017)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (107988,197017), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(107989,197017)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (108695,197017), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(108696,197017)
GPGPU-Sim PTX: 12200000 instructions simulated : ctaid=(99,0,0) tid=(117,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (108934,197017), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(108935,197017)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (108935,197017), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(108936,197017)
GPGPU-Sim uArch: cycles simulated: 306017  inst.: 11541802 (ipc=32.0) sim_rate=66332 (inst/sec) elapsed = 0:0:02:54 / Sun Feb 28 21:39:06 2016
GPGPU-Sim uArch: Shader 10 finished CTA #4 (109546,197017), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(109547,197017)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (110199,197017), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(110200,197017)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (110960,197017), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(110961,197017)
GPGPU-Sim uArch: cycles simulated: 308017  inst.: 11614821 (ipc=32.1) sim_rate=66370 (inst/sec) elapsed = 0:0:02:55 / Sun Feb 28 21:39:07 2016
GPGPU-Sim uArch: Shader 7 finished CTA #4 (111155,197017), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(111156,197017)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (111341,197017), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(111342,197017)
GPGPU-Sim PTX: 12300000 instructions simulated : ctaid=(144,0,0) tid=(202,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (111594,197017), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(111595,197017)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (111955,197017), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(111956,197017)
GPGPU-Sim uArch: cycles simulated: 309517  inst.: 11673641 (ipc=32.2) sim_rate=66327 (inst/sec) elapsed = 0:0:02:56 / Sun Feb 28 21:39:08 2016
GPGPU-Sim uArch: cycles simulated: 311017  inst.: 11714889 (ipc=32.1) sim_rate=66185 (inst/sec) elapsed = 0:0:02:57 / Sun Feb 28 21:39:09 2016
GPGPU-Sim PTX: 12400000 instructions simulated : ctaid=(152,0,0) tid=(23,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (114532,197017), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(114533,197017)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (115766,197017), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(115767,197017)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (115919,197017), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(115920,197017)
GPGPU-Sim uArch: cycles simulated: 313017  inst.: 11768767 (ipc=32.0) sim_rate=66116 (inst/sec) elapsed = 0:0:02:58 / Sun Feb 28 21:39:10 2016
GPGPU-Sim uArch: cycles simulated: 314517  inst.: 11813720 (ipc=32.0) sim_rate=65998 (inst/sec) elapsed = 0:0:02:59 / Sun Feb 28 21:39:11 2016
GPGPU-Sim PTX: 12500000 instructions simulated : ctaid=(157,0,0) tid=(85,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (117930,197017), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(117931,197017)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (118866,197017), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(118867,197017)
GPGPU-Sim uArch: cycles simulated: 316017  inst.: 11865187 (ipc=32.0) sim_rate=65917 (inst/sec) elapsed = 0:0:03:00 / Sun Feb 28 21:39:12 2016
GPGPU-Sim uArch: Shader 12 finished CTA #5 (119187,197017), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(119188,197017)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (119303,197017), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(119304,197017)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (119446,197017), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(119447,197017)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (119591,197017), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(119592,197017)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (119983,197017), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(119984,197017)
GPGPU-Sim PTX: 12600000 instructions simulated : ctaid=(103,0,0) tid=(97,0,0)
GPGPU-Sim uArch: cycles simulated: 317517  inst.: 11918480 (ipc=32.1) sim_rate=65847 (inst/sec) elapsed = 0:0:03:01 / Sun Feb 28 21:39:13 2016
GPGPU-Sim uArch: Shader 14 finished CTA #5 (121179,197017), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(121180,197017)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (121183,197017), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(121184,197017)
GPGPU-Sim uArch: cycles simulated: 319017  inst.: 11972205 (ipc=32.1) sim_rate=65781 (inst/sec) elapsed = 0:0:03:02 / Sun Feb 28 21:39:14 2016
GPGPU-Sim PTX: 12700000 instructions simulated : ctaid=(107,0,0) tid=(39,0,0)
GPGPU-Sim uArch: cycles simulated: 321017  inst.: 12026009 (ipc=32.0) sim_rate=65715 (inst/sec) elapsed = 0:0:03:03 / Sun Feb 28 21:39:15 2016
GPGPU-Sim uArch: Shader 13 finished CTA #5 (124334,197017), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(124335,197017)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (124657,197017), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(124658,197017)
GPGPU-Sim uArch: cycles simulated: 322517  inst.: 12070834 (ipc=32.0) sim_rate=65602 (inst/sec) elapsed = 0:0:03:04 / Sun Feb 28 21:39:16 2016
GPGPU-Sim uArch: Shader 4 finished CTA #5 (126135,197017), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(126136,197017)
GPGPU-Sim PTX: 12800000 instructions simulated : ctaid=(144,0,0) tid=(168,0,0)
GPGPU-Sim uArch: cycles simulated: 324517  inst.: 12132441 (ipc=32.0) sim_rate=65580 (inst/sec) elapsed = 0:0:03:05 / Sun Feb 28 21:39:17 2016
GPGPU-Sim uArch: Shader 1 finished CTA #0 (127819,197017), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(127820,197017)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (127906,197017), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(127907,197017)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (128506,197017), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(128507,197017)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (128767,197017), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(128768,197017)
GPGPU-Sim uArch: cycles simulated: 326017  inst.: 12179937 (ipc=32.0) sim_rate=65483 (inst/sec) elapsed = 0:0:03:06 / Sun Feb 28 21:39:18 2016
GPGPU-Sim PTX: 12900000 instructions simulated : ctaid=(179,0,0) tid=(82,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (129984,197017), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(129985,197017)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (129997,197017), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(129998,197017)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (130573,197017), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(130574,197017)
GPGPU-Sim uArch: cycles simulated: 328017  inst.: 12247112 (ipc=32.0) sim_rate=65492 (inst/sec) elapsed = 0:0:03:07 / Sun Feb 28 21:39:19 2016
GPGPU-Sim uArch: Shader 4 finished CTA #0 (131720,197017), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(131721,197017)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (132150,197017), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(132151,197017)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (132245,197017), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(132246,197017)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (132270,197017), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(132271,197017)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (132406,197017), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(132407,197017)
GPGPU-Sim uArch: cycles simulated: 329517  inst.: 12295007 (ipc=32.0) sim_rate=65398 (inst/sec) elapsed = 0:0:03:08 / Sun Feb 28 21:39:20 2016
GPGPU-Sim uArch: Shader 5 finished CTA #0 (132604,197017), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(132605,197017)
GPGPU-Sim PTX: 13000000 instructions simulated : ctaid=(191,0,0) tid=(70,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (133882,197017), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(133883,197017)
GPGPU-Sim uArch: cycles simulated: 331017  inst.: 12347484 (ipc=32.0) sim_rate=65330 (inst/sec) elapsed = 0:0:03:09 / Sun Feb 28 21:39:21 2016
GPGPU-Sim uArch: Shader 1 finished CTA #1 (135101,197017), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(135102,197017)
GPGPU-Sim PTX: 13100000 instructions simulated : ctaid=(182,0,0) tid=(137,0,0)
GPGPU-Sim uArch: cycles simulated: 333017  inst.: 12398318 (ipc=31.9) sim_rate=65254 (inst/sec) elapsed = 0:0:03:10 / Sun Feb 28 21:39:22 2016
GPGPU-Sim uArch: Shader 11 finished CTA #1 (136849,197017), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(136850,197017)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (137277,197017), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(137278,197017)
GPGPU-Sim uArch: cycles simulated: 334517  inst.: 12433635 (ipc=31.8) sim_rate=65097 (inst/sec) elapsed = 0:0:03:11 / Sun Feb 28 21:39:23 2016
GPGPU-Sim uArch: Shader 9 finished CTA #1 (137692,197017), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(137693,197017)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (138331,197017), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(138332,197017)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (138399,197017), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(138400,197017)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (138621,197017), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(138622,197017)
GPGPU-Sim PTX: 13200000 instructions simulated : ctaid=(196,0,0) tid=(195,0,0)
GPGPU-Sim uArch: cycles simulated: 336017  inst.: 12492280 (ipc=31.9) sim_rate=65063 (inst/sec) elapsed = 0:0:03:12 / Sun Feb 28 21:39:24 2016
GPGPU-Sim uArch: Shader 2 finished CTA #1 (139324,197017), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(139325,197017)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (140196,197017), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(140197,197017)
GPGPU-Sim uArch: cycles simulated: 338017  inst.: 12546871 (ipc=31.9) sim_rate=65009 (inst/sec) elapsed = 0:0:03:13 / Sun Feb 28 21:39:25 2016
GPGPU-Sim uArch: Shader 6 finished CTA #1 (141069,197017), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(141070,197017)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (141996,197017), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(141997,197017)
GPGPU-Sim PTX: 13300000 instructions simulated : ctaid=(153,0,0) tid=(234,0,0)
GPGPU-Sim uArch: cycles simulated: 339517  inst.: 12590619 (ipc=31.8) sim_rate=64900 (inst/sec) elapsed = 0:0:03:14 / Sun Feb 28 21:39:26 2016
GPGPU-Sim uArch: Shader 7 finished CTA #1 (143579,197017), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(143580,197017)
GPGPU-Sim uArch: cycles simulated: 341017  inst.: 12629232 (ipc=31.8) sim_rate=64765 (inst/sec) elapsed = 0:0:03:15 / Sun Feb 28 21:39:27 2016
GPGPU-Sim uArch: Shader 2 finished CTA #2 (144170,197017), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(144171,197017)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (144464,197017), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(144465,197017)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (144649,197017), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(144650,197017)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (144681,197017), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(144682,197017)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (145058,197017), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(145059,197017)
GPGPU-Sim PTX: 13400000 instructions simulated : ctaid=(193,0,0) tid=(185,0,0)
GPGPU-Sim uArch: cycles simulated: 343017  inst.: 12694651 (ipc=31.8) sim_rate=64768 (inst/sec) elapsed = 0:0:03:16 / Sun Feb 28 21:39:28 2016
GPGPU-Sim uArch: Shader 13 finished CTA #1 (146089,197017), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(146090,197017)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (146549,197017), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(146550,197017)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (146889,197017), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(146890,197017)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (147463,197017), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(147464,197017)
GPGPU-Sim uArch: cycles simulated: 344517  inst.: 12750751 (ipc=31.8) sim_rate=64724 (inst/sec) elapsed = 0:0:03:17 / Sun Feb 28 21:39:29 2016
GPGPU-Sim uArch: Shader 6 finished CTA #2 (147533,197017), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(147534,197017)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (147927,197017), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(147928,197017)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (147929,197017), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(147930,197017)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (148028,197017), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(148029,197017)
GPGPU-Sim PTX: 13500000 instructions simulated : ctaid=(218,0,0) tid=(128,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (148610,197017), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(148611,197017)
GPGPU-Sim uArch: cycles simulated: 346017  inst.: 12803481 (ipc=31.9) sim_rate=64664 (inst/sec) elapsed = 0:0:03:18 / Sun Feb 28 21:39:30 2016
GPGPU-Sim uArch: Shader 10 finished CTA #2 (150438,197017), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(150439,197017)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (150453,197017), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(150454,197017)
GPGPU-Sim uArch: cycles simulated: 347517  inst.: 12842157 (ipc=31.8) sim_rate=64533 (inst/sec) elapsed = 0:0:03:19 / Sun Feb 28 21:39:31 2016
GPGPU-Sim uArch: Shader 11 finished CTA #2 (151108,197017), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(151109,197017)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (151299,197017), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(151300,197017)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (151443,197017), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(151444,197017)
GPGPU-Sim PTX: 13600000 instructions simulated : ctaid=(149,0,0) tid=(245,0,0)
GPGPU-Sim uArch: cycles simulated: 349017  inst.: 12886660 (ipc=31.8) sim_rate=64433 (inst/sec) elapsed = 0:0:03:20 / Sun Feb 28 21:39:32 2016
GPGPU-Sim uArch: Shader 0 finished CTA #2 (152893,197017), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(152894,197017)
GPGPU-Sim uArch: cycles simulated: 350517  inst.: 12932258 (ipc=31.8) sim_rate=64339 (inst/sec) elapsed = 0:0:03:21 / Sun Feb 28 21:39:33 2016
GPGPU-Sim uArch: Shader 2 finished CTA #3 (154336,197017), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(154337,197017)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (154608,197017), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(154609,197017)
GPGPU-Sim PTX: 13700000 instructions simulated : ctaid=(219,0,0) tid=(69,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (154886,197017), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(154887,197017)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (154947,197017), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(154948,197017)
GPGPU-Sim uArch: cycles simulated: 352017  inst.: 12977283 (ipc=31.8) sim_rate=64243 (inst/sec) elapsed = 0:0:03:22 / Sun Feb 28 21:39:34 2016
GPGPU-Sim uArch: Shader 6 finished CTA #3 (155034,197017), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(155035,197017)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (155917,197017), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(155918,197017)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (156244,197017), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(156245,197017)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (156249,197017), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(156250,197017)
GPGPU-Sim uArch: cycles simulated: 353517  inst.: 13031328 (ipc=31.8) sim_rate=64193 (inst/sec) elapsed = 0:0:03:23 / Sun Feb 28 21:39:35 2016
GPGPU-Sim uArch: Shader 12 finished CTA #3 (157380,197017), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(157381,197017)
GPGPU-Sim PTX: 13800000 instructions simulated : ctaid=(222,0,0) tid=(9,0,0)
GPGPU-Sim uArch: cycles simulated: 355017  inst.: 13076088 (ipc=31.8) sim_rate=64098 (inst/sec) elapsed = 0:0:03:24 / Sun Feb 28 21:39:36 2016
GPGPU-Sim uArch: Shader 13 finished CTA #3 (158132,197017), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(158133,197017)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (158302,197017), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(158303,197017)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (158671,197017), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(158672,197017)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (158886,197017), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(158887,197017)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (158952,197017), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(158953,197017)
GPGPU-Sim uArch: cycles simulated: 356517  inst.: 13136236 (ipc=31.9) sim_rate=64079 (inst/sec) elapsed = 0:0:03:25 / Sun Feb 28 21:39:37 2016
GPGPU-Sim uArch: Shader 14 finished CTA #4 (160084,197017), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(160085,197017)
GPGPU-Sim PTX: 13900000 instructions simulated : ctaid=(240,0,0) tid=(236,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (160492,197017), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(160493,197017)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (160633,197017), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(160634,197017)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (160658,197017), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(160659,197017)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (160771,197017), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(160772,197017)
GPGPU-Sim uArch: cycles simulated: 358017  inst.: 13185946 (ipc=31.9) sim_rate=64009 (inst/sec) elapsed = 0:0:03:26 / Sun Feb 28 21:39:38 2016
GPGPU-Sim uArch: Shader 2 finished CTA #4 (161090,197017), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(161091,197017)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (162046,197017), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(162047,197017)
GPGPU-Sim uArch: cycles simulated: 359517  inst.: 13230960 (ipc=31.8) sim_rate=63917 (inst/sec) elapsed = 0:0:03:27 / Sun Feb 28 21:39:39 2016
GPGPU-Sim uArch: Shader 0 finished CTA #4 (162548,197017), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(162549,197017)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (162677,197017), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(162678,197017)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (162731,197017), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(162732,197017)
GPGPU-Sim PTX: 14000000 instructions simulated : ctaid=(169,0,0) tid=(123,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (163421,197017), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(163422,197017)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (163476,197017), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(163477,197017)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (163896,197017), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(163897,197017)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (163935,197017), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(163936,197017)
GPGPU-Sim uArch: cycles simulated: 361017  inst.: 13278164 (ipc=31.8) sim_rate=63837 (inst/sec) elapsed = 0:0:03:28 / Sun Feb 28 21:39:40 2016
GPGPU-Sim uArch: Shader 1 finished CTA #5 (164634,197017), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(164635,197017)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (164704,197017), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(164705,197017)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (165126,197017), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 362517  inst.: 13329202 (ipc=31.9) sim_rate=63776 (inst/sec) elapsed = 0:0:03:29 / Sun Feb 28 21:39:41 2016
GPGPU-Sim uArch: Shader 10 finished CTA #4 (165509,197017), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (165517,197017), 5 CTAs running
GPGPU-Sim PTX: 14100000 instructions simulated : ctaid=(198,0,0) tid=(124,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (166251,197017), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (166944,197017), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (166946,197017), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (166998,197017), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 364017  inst.: 13369194 (ipc=31.8) sim_rate=63662 (inst/sec) elapsed = 0:0:03:30 / Sun Feb 28 21:39:42 2016
GPGPU-Sim uArch: Shader 0 finished CTA #5 (167272,197017), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (167448,197017), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (168119,197017), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (168396,197017), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 366017  inst.: 13428890 (ipc=31.8) sim_rate=63644 (inst/sec) elapsed = 0:0:03:31 / Sun Feb 28 21:39:43 2016
GPGPU-Sim uArch: Shader 2 finished CTA #0 (169160,197017), 4 CTAs running
GPGPU-Sim PTX: 14200000 instructions simulated : ctaid=(243,0,0) tid=(16,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (169535,197017), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (169555,197017), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (169816,197017), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (169958,197017), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (170156,197017), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (170350,197017), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (170473,197017), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 367517  inst.: 13472107 (ipc=31.8) sim_rate=63547 (inst/sec) elapsed = 0:0:03:32 / Sun Feb 28 21:39:44 2016
GPGPU-Sim uArch: Shader 0 finished CTA #0 (170656,197017), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (170680,197017), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (170854,197017), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (170973,197017), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (171090,197017), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (171282,197017), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (171485,197017), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (171513,197017), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (171915,197017), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (172260,197017), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 369517  inst.: 13522539 (ipc=31.7) sim_rate=63486 (inst/sec) elapsed = 0:0:03:33 / Sun Feb 28 21:39:45 2016
GPGPU-Sim uArch: Shader 3 finished CTA #1 (172548,197017), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (172571,197017), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (172591,197017), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (172669,197017), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (172748,197017), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (172764,197017), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (172983,197017), 2 CTAs running
GPGPU-Sim PTX: 14300000 instructions simulated : ctaid=(252,0,0) tid=(226,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (173461,197017), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (173571,197017), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (173821,197017), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (173855,197017), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #1 (173961,197017), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (173994,197017), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (174024,197017), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (174047,197017), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (174064,197017), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (174096,197017), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #2 (174269,197017), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (174290,197017), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (174393,197017), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (174408,197017), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #2 (174774,197017), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (174804,197017), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (174874,197017), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (174952,197017), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 372017  inst.: 13576132 (ipc=31.5) sim_rate=63439 (inst/sec) elapsed = 0:0:03:34 / Sun Feb 28 21:39:46 2016
GPGPU-Sim uArch: Shader 0 finished CTA #2 (175004,197017), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (175240,197017), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (175259,197017), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (175272,197017), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (175429,197017), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (175445,197017), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (175458,197017), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (175469,197017), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (175478,197017), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (175609,197017), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (175626,197017), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (175656,197017), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (175686,197017), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #4 (175724,197017), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #3 (175864,197017), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (175875,197017), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (175890,197017), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (175921,197017), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #4 (176054,197017), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (176054,197017), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (176096,197017), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (176198,197017), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #2 (176238,197017), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (176400,197017), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (176403,197017), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (176521,197017), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #4 (176571,197017), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (176617,197017), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #4 (176673,197017), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #4 (176864,197017), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (176938,197017), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #5 (177060,197017), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #5 (177416,197017), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (177441,197017), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #4 (177576,197017), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #4 (178505,197017), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 3.
GPGPU-Sim: synchronize waiting for inactive GPU simulation
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 6 
gpu_sim_cycle = 178506
gpu_sim_insn = 5540246
gpu_ipc =      31.0367
gpu_tot_sim_cycle = 375523
gpu_tot_sim_insn = 13595963
gpu_tot_ipc =      36.2054
gpu_tot_issued_cta = 1536
gpu_stall_dramfull = 258491
gpu_stall_icnt2sh    = 1008995
gpu_total_sim_rate=63532

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 791152
	L1I_total_cache_misses = 998
	L1I_total_cache_miss_rate = 0.0013
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6669
L1D_cache:
	L1D_cache_core[0]: Access = 78362, Miss = 38502, Miss_rate = 0.491, Pending_hits = 1146, Reservation_fails = 249913
	L1D_cache_core[1]: Access = 78902, Miss = 38723, Miss_rate = 0.491, Pending_hits = 1122, Reservation_fails = 251416
	L1D_cache_core[2]: Access = 77597, Miss = 38005, Miss_rate = 0.490, Pending_hits = 1174, Reservation_fails = 244586
	L1D_cache_core[3]: Access = 75651, Miss = 37225, Miss_rate = 0.492, Pending_hits = 1135, Reservation_fails = 243667
	L1D_cache_core[4]: Access = 74718, Miss = 36469, Miss_rate = 0.488, Pending_hits = 1142, Reservation_fails = 242542
	L1D_cache_core[5]: Access = 77169, Miss = 38113, Miss_rate = 0.494, Pending_hits = 1161, Reservation_fails = 249670
	L1D_cache_core[6]: Access = 76681, Miss = 37581, Miss_rate = 0.490, Pending_hits = 1136, Reservation_fails = 245554
	L1D_cache_core[7]: Access = 78571, Miss = 38539, Miss_rate = 0.490, Pending_hits = 1163, Reservation_fails = 249854
	L1D_cache_core[8]: Access = 78982, Miss = 38727, Miss_rate = 0.490, Pending_hits = 1121, Reservation_fails = 249908
	L1D_cache_core[9]: Access = 77594, Miss = 38267, Miss_rate = 0.493, Pending_hits = 1126, Reservation_fails = 248562
	L1D_cache_core[10]: Access = 76612, Miss = 37638, Miss_rate = 0.491, Pending_hits = 1087, Reservation_fails = 246400
	L1D_cache_core[11]: Access = 78793, Miss = 38657, Miss_rate = 0.491, Pending_hits = 1235, Reservation_fails = 251981
	L1D_cache_core[12]: Access = 80173, Miss = 39432, Miss_rate = 0.492, Pending_hits = 1155, Reservation_fails = 250679
	L1D_cache_core[13]: Access = 74176, Miss = 36408, Miss_rate = 0.491, Pending_hits = 1129, Reservation_fails = 242391
	L1D_cache_core[14]: Access = 79554, Miss = 39088, Miss_rate = 0.491, Pending_hits = 1093, Reservation_fails = 251700
	L1D_total_cache_accesses = 1163535
	L1D_total_cache_misses = 571374
	L1D_total_cache_miss_rate = 0.4911
	L1D_total_cache_pending_hits = 17125
	L1D_total_cache_reservation_fails = 3718823
	L1D_cache_data_port_util = 0.107
	L1D_cache_fill_port_util = 0.031
L1C_cache:
	L1C_total_cache_accesses = 117793
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0041
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3157
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 569779
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 16939
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 166733
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1348576
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 117313
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3157
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 5257
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 186
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 404641
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2370247
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 790154
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 998
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6669
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
2211, 2191, 1775, 1747, 2192, 1948, 2208, 2124, 2136, 2136, 2289, 2059, 2197, 2523, 1809, 2292, 1997, 1924, 2103, 1997, 2549, 2150, 2239, 2142, 2030, 2372, 2261, 2385, 2410, 1564, 2201, 2070, 2093, 1995, 2338, 1888, 2639, 2186, 2070, 1976, 2033, 1345, 1839, 1363, 1818, 1441, 1638, 1109, 
gpgpu_n_tot_thrd_icount = 46913664
gpgpu_n_tot_w_icount = 1466052
gpgpu_n_stall_shd_mem = 4522477
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 166733
gpgpu_n_mem_write_global = 410084
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 1824151
gpgpu_n_store_insn = 667381
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1335111
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3157
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3157
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 4519320
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:7756197	W0_Idle:526299	W0_Scoreboard:1004820	W1:354867	W2:166084	W3:107792	W4:76787	W5:61780	W6:52274	W7:47931	W8:43311	W9:40684	W10:36686	W11:34603	W12:30178	W13:26090	W14:23773	W15:20379	W16:16454	W17:14175	W18:14818	W19:11662	W20:12843	W21:13093	W22:12898	W23:12980	W24:12778	W25:12617	W26:9889	W27:6863	W28:4741	W29:1920	W30:741	W31:41	W32:184320
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1333864 {8:166733,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 16424576 {40:409803,72:90,136:191,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 22675688 {136:166733,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3280672 {8:410084,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmrqlatency = 284 
maxdqlatency = 0 
maxmflatency = 1128 
averagemflatency = 331 
max_icnt2mem_latency = 840 
max_icnt2sh_latency = 374493 
mrq_lat_table:28630 	3514 	977 	2121 	3530 	703 	388 	200 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	164170 	375327 	37327 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	14609 	4772 	32679 	274338 	146426 	103522 	546 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	28224 	68092 	64921 	5502 	9 	0 	0 	2 	9 	38 	944 	10812 	30092 	88776 	184099 	95312 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	77 	675 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        33        25        28        32        25        35        32        33        30        31        25        32        33        33        34 
dram[1]:        35        35        32        24        21        28        30        28        32        30        31        29        32        33        39        38 
dram[2]:        34        38        41        31        29        27        32        32        29        32        28        22        39        38        34        40 
dram[3]:        33        32        34        36        32        24        26        28        28        32        21        28        32        32        32        42 
dram[4]:        32        32        31        31        31        32        32        32        32        32        26        29        32        34        32        32 
dram[5]:        32        26        30        29        35        30        30        28        33        31        32        32        33        32        32        32 
maximum service time to same row:
dram[0]:     35999     34349     50826     47409     49778     41475     32772     52851     58032     47611     49884     38203     48300     48157     44067     44918 
dram[1]:     34388     37812     50645     48684     46899     53862     46585     30665     29875     68890     59750     51621     52167     48532     54624     59014 
dram[2]:     35482     30800     50678     41496     51544     53418     46596     51566     36272     24831     35557     28160     48305     48128     56496     65659 
dram[3]:     42267     46950     50674     49020     40055     53656     41046     41803     48572     43511     33709     28682     56732     47893     37160     57631 
dram[4]:     36419     40979     31845     51066     48497     54490     48432     67884     40804     24515     32010     44700     54472     44632     38722     43553 
dram[5]:     38289     38053     53634     54894     66489     38012     45531     50708     54636     48744     41734     32261     55784     47919     62369     58586 
average row accesses per activate:
dram[0]:  4.912500  4.169811  4.228571  4.240385  4.781250  4.633663  4.843137  4.580952  5.400000  4.800000  4.905406  4.536585  6.469388  6.431373  8.473684  8.891891 
dram[1]:  5.671233  6.068493  4.494845  4.330097  3.552239  4.000000  4.378378  3.827068  4.365217  4.967742  5.514706  5.750000  5.875000  6.132075  8.073171  9.333333 
dram[2]:  3.973214  4.445545  4.727273  4.436893  3.908333  4.351852  5.000000  5.430108  4.696078  3.844961  5.579710  4.511905  7.377778  7.191489  8.048780  9.000000 
dram[3]:  4.326530  4.212963  4.952941  5.649351  4.567010  4.017544  5.658823  3.886179  4.504673  4.050848  3.589286  4.641975  6.360000  6.891304  8.195122  8.250000 
dram[4]:  5.767123  5.675324  4.869565  4.270000  4.876289  4.863158  4.215517  4.808511  5.767442  6.166667  5.012821  5.027027  6.075472  7.340909  7.857143  8.486486 
dram[5]:  4.578948  4.575758  4.027523  4.145631  4.198198  4.371428  5.662651  4.760000  4.472727  4.076923  5.585714  5.219178  6.346154  5.377049  6.808511  6.729167 
average row locality = 40067/8073 = 4.963087
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       334       355       365       377       384       383       429       414       406       415       342       353       311       324       322       329 
dram[1]:       343       361       364       368       385       391       419       443       437       413       352       342       323       320       331       336 
dram[2]:       366       364       382       365       381       388       422       430       425       433       363       358       330       330       329       323 
dram[3]:       347       362       357       363       359       375       416       415       422       426       373       356       309       314       336       329 
dram[4]:       352       359       366       359       385       381       420       396       432       419       368       345       314       319       329       314 
dram[5]:       364       364       363       359       380       384       407       411       431       418       370       356       320       322       320       323 
total reads: 35369
bank skew: 443/309 = 1.43
chip skew: 5989/5843 = 1.02
number of total write accesses:
dram[0]:        59        87        79        64        75        85        65        67        53        65        21        19         6         4         0         0 
dram[1]:        71        82        72        78        91        81        67        66        65        49        23        26         6         5         0         0 
dram[2]:        79        85        86        92        88        82        78        75        54        63        22        21         2         8         1         1 
dram[3]:        77        93        64        72        84        83        65        63        60        52        29        20         9         3         0         1 
dram[4]:        69        78        82        68        88        81        69        56        64        62        23        27         8         4         1         0 
dram[5]:        71        89        76        68        86        75        63        65        61        59        21        25        10         6         0         0 
total reads: 4698
min_bank_accesses = 0!
chip skew: 837/749 = 1.12
average mf latency per bank:
dram[0]:       2312      2062      2491      2594      2493      2331      2398      2409      2266      2221      7143      7574     10595     10412      8201      8049
dram[1]:       2223      2118      2637      2626      2456      2449      2356      2421      2176      2375      7011      7769     10142     10527      8027      7865
dram[2]:       2149      2007      2405      2333      2451      2394      2318      2246      2287      2237      6950      7564     10126      9962      8077      8084
dram[3]:       2239      1978      2711      2627      2560      2412      2458      2456      2201      2260      6655      7386     10790     10350      7910      7941
dram[4]:       2795      2210      3153      2641      3094      2442      3125      2562      2877      2204     50355      7578     13892     10431     10547      8514
dram[5]:       2107      2148      2510      2787      2355      2492      2432      2460      2155      2267      6986      7446     10457     10266      7995      8121
maximum mf latency per bank:
dram[0]:       1024       732       824       822       784       813       865       824       823       848       994       899       746      1021       774       923
dram[1]:        856       841       777       790       948       841       863       806       818       768       841       865       901       915       960       895
dram[2]:        924       813       778       802       872       872       848       857       839       966       862       912       773      1019       874       806
dram[3]:        862       747       781       923       881       831       821       896       827       855       834       757       835       808       894       927
dram[4]:        949      1104      1050       879       989       850      1021       905      1073       807       988       777       942       862      1045       968
dram[5]:        795      1128       795       853       842       917       824       850       741       868       777       862       841       789       834       786

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=495686 n_nop=480379 n_act=1315 n_pre=1299 n_req=6592 n_rd=11686 n_write=1007 bw_util=0.05121
n_activity=93869 dram_eff=0.2704
bk0: 668a 491316i bk1: 710a 490158i bk2: 730a 489986i bk3: 754a 489980i bk4: 768a 490062i bk5: 766a 489502i bk6: 858a 489480i bk7: 828a 489269i bk8: 812a 490352i bk9: 830a 489906i bk10: 684a 491278i bk11: 706a 491081i bk12: 622a 492048i bk13: 648a 491773i bk14: 644a 492398i bk15: 658a 492371i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.101808
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=495686 n_nop=480060 n_act=1368 n_pre=1352 n_req=6710 n_rd=11856 n_write=1050 bw_util=0.05207
n_activity=95729 dram_eff=0.2696
bk0: 686a 491261i bk1: 722a 491128i bk2: 728a 490107i bk3: 736a 489915i bk4: 770a 489016i bk5: 782a 489290i bk6: 838a 489209i bk7: 886a 488550i bk8: 874a 489314i bk9: 826a 490192i bk10: 704a 491474i bk11: 684a 491514i bk12: 646a 492026i bk13: 640a 491976i bk14: 662a 492429i bk15: 672a 492622i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0798328
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=495686 n_nop=479829 n_act=1389 n_pre=1373 n_req=6826 n_rd=11978 n_write=1117 bw_util=0.05284
n_activity=97038 dram_eff=0.2699
bk0: 732a 490218i bk1: 728a 490426i bk2: 764a 489811i bk3: 730a 489587i bk4: 762a 489145i bk5: 776a 489550i bk6: 844a 488675i bk7: 860a 488770i bk8: 850a 489973i bk9: 866a 488824i bk10: 726a 491334i bk11: 716a 490554i bk12: 660a 492118i bk13: 660a 491824i bk14: 658a 492404i bk15: 646a 492683i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.111306
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=495686 n_nop=480175 n_act=1382 n_pre=1366 n_req=6634 n_rd=11718 n_write=1045 bw_util=0.0515
n_activity=96533 dram_eff=0.2644
bk0: 694a 490466i bk1: 724a 490117i bk2: 714a 490876i bk3: 726a 490824i bk4: 718a 490008i bk5: 750a 489421i bk6: 832a 490315i bk7: 830a 488958i bk8: 844a 489964i bk9: 852a 489667i bk10: 746a 490447i bk11: 712a 491075i bk12: 618a 492292i bk13: 628a 492319i bk14: 672a 492455i bk15: 658a 492989i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.0659288
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=495686 n_nop=480475 n_act=1236 n_pre=1220 n_req=6638 n_rd=11716 n_write=1039 bw_util=0.05146
n_activity=98062 dram_eff=0.2601
bk0: 704a 491412i bk1: 718a 490824i bk2: 732a 490641i bk3: 718a 490510i bk4: 770a 490305i bk5: 762a 489761i bk6: 840a 489388i bk7: 792a 489809i bk8: 864a 490293i bk9: 838a 490323i bk10: 736a 491106i bk11: 690a 490890i bk12: 628a 492005i bk13: 638a 491805i bk14: 658a 492136i bk15: 628a 492208i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.108597
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=495686 n_nop=480106 n_act=1383 n_pre=1367 n_req=6667 n_rd=11784 n_write=1046 bw_util=0.05177
n_activity=96014 dram_eff=0.2673
bk0: 728a 490578i bk1: 728a 490114i bk2: 726a 490083i bk3: 718a 490093i bk4: 760a 489455i bk5: 768a 489732i bk6: 814a 489927i bk7: 822a 489248i bk8: 862a 489690i bk9: 836a 489685i bk10: 740a 491471i bk11: 712a 491277i bk12: 640a 492176i bk13: 644a 491853i bk14: 640a 492507i bk15: 646a 492464i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0796089

========= L2 cache stats =========
L2_cache_bank[0]: Access = 44278, Miss = 2893, Miss_rate = 0.065, Pending_hits = 8, Reservation_fails = 330
L2_cache_bank[1]: Access = 44831, Miss = 2950, Miss_rate = 0.066, Pending_hits = 5, Reservation_fails = 274
L2_cache_bank[2]: Access = 44374, Miss = 2954, Miss_rate = 0.067, Pending_hits = 11, Reservation_fails = 201
L2_cache_bank[3]: Access = 45617, Miss = 2974, Miss_rate = 0.065, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[4]: Access = 44476, Miss = 2998, Miss_rate = 0.067, Pending_hits = 8, Reservation_fails = 8
L2_cache_bank[5]: Access = 44535, Miss = 2991, Miss_rate = 0.067, Pending_hits = 10, Reservation_fails = 524
L2_cache_bank[6]: Access = 44789, Miss = 2919, Miss_rate = 0.065, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[7]: Access = 44783, Miss = 2940, Miss_rate = 0.066, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[8]: Access = 84338, Miss = 2966, Miss_rate = 0.035, Pending_hits = 12, Reservation_fails = 418
L2_cache_bank[9]: Access = 44904, Miss = 2892, Miss_rate = 0.064, Pending_hits = 10, Reservation_fails = 656
L2_cache_bank[10]: Access = 44974, Miss = 2955, Miss_rate = 0.066, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[11]: Access = 44993, Miss = 2937, Miss_rate = 0.065, Pending_hits = 7, Reservation_fails = 19
L2_total_cache_accesses = 576892
L2_total_cache_misses = 35369
L2_total_cache_miss_rate = 0.0613
L2_total_cache_pending_hits = 98
L2_total_cache_reservation_fails = 2430
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 134372
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 24
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 32337
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2097
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 108
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 406992
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 65
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 3027
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 50
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 225
L2_cache_data_port_util = 0.211
L2_cache_fill_port_util = 0.031

icnt_total_pkts_mem_to_simt=1244094
icnt_total_pkts_simt_to_mem=987639
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 62.6866
	minimum = 6
	maximum = 702
Network latency average = 34.9787
	minimum = 6
	maximum = 449
Slowest packet = 599207
Flit latency average = 29.4637
	minimum = 6
	maximum = 448
Slowest flit = 2161725
Fragmentation average = 0.0589728
	minimum = 0
	maximum = 301
Injected packet rate average = 0.115632
	minimum = 0.101789 (at node 4)
	maximum = 0.211959 (at node 23)
Accepted packet rate average = 0.115632
	minimum = 0.101789 (at node 4)
	maximum = 0.211959 (at node 23)
Injected flit rate average = 0.235725
	minimum = 0.167725 (at node 10)
	maximum = 0.392614 (at node 23)
Accepted flit rate average= 0.235725
	minimum = 0.195646 (at node 15)
	maximum = 0.378889 (at node 23)
Injected packet length average = 2.03857
Accepted packet length average = 2.03857
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 32.6371 (6 samples)
	minimum = 6 (6 samples)
	maximum = 280.167 (6 samples)
Network latency average = 20.2916 (6 samples)
	minimum = 6 (6 samples)
	maximum = 211.333 (6 samples)
Flit latency average = 17.8233 (6 samples)
	minimum = 6 (6 samples)
	maximum = 208.833 (6 samples)
Fragmentation average = 0.0175526 (6 samples)
	minimum = 0 (6 samples)
	maximum = 119.833 (6 samples)
Injected packet rate average = 0.0595966 (6 samples)
	minimum = 0.04679 (6 samples)
	maximum = 0.13732 (6 samples)
Accepted packet rate average = 0.0595966 (6 samples)
	minimum = 0.04679 (6 samples)
	maximum = 0.13732 (6 samples)
Injected flit rate average = 0.118427 (6 samples)
	minimum = 0.0782883 (6 samples)
	maximum = 0.226099 (6 samples)
Accepted flit rate average = 0.118427 (6 samples)
	minimum = 0.0901988 (6 samples)
	maximum = 0.261914 (6 samples)
Injected packet size average = 1.98714 (6 samples)
Accepted packet size average = 1.98714 (6 samples)
Hops average = 1 (6 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 3 min, 34 sec (214 sec)
gpgpu_simulation_rate = 63532 (inst/sec)
gpgpu_simulation_rate = 1754 (cycle/sec)
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x405636 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 9 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,375523)
GPGPU-Sim uArch: Shader 10 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,375523)
GPGPU-Sim uArch: Shader 11 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,375523)
GPGPU-Sim uArch: Shader 12 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,375523)
GPGPU-Sim uArch: Shader 13 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,375523)
GPGPU-Sim uArch: Shader 14 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,375523)
GPGPU-Sim uArch: Shader 0 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,375523)
GPGPU-Sim uArch: Shader 1 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,375523)
GPGPU-Sim uArch: Shader 2 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,375523)
GPGPU-Sim uArch: Shader 3 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,375523)
GPGPU-Sim uArch: Shader 4 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,375523)
GPGPU-Sim uArch: Shader 5 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,375523)
GPGPU-Sim uArch: Shader 6 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,375523)
GPGPU-Sim uArch: Shader 7 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,375523)
GPGPU-Sim uArch: Shader 8 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,375523)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,375523)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,375523)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,375523)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,375523)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,375523)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,375523)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,375523)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,375523)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,375523)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,375523)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,375523)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,375523)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,375523)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,375523)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,375523)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,375523)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,375523)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,375523)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,375523)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,375523)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,375523)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,375523)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,375523)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,375523)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,375523)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,375523)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,375523)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,375523)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,375523)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,375523)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,375523)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,375523)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,375523)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,375523)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,375523)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,375523)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,375523)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,375523)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,375523)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,375523)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,375523)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,375523)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,375523)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,375523)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,375523)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,375523)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,375523)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,375523)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,375523)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,375523)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,375523)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,375523)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,375523)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,375523)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,375523)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,375523)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,375523)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,375523)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,375523)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,375523)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,375523)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,375523)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,375523)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,375523)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,375523)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,375523)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,375523)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,375523)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,375523)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,375523)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,375523)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,375523)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,375523)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,375523)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,375523)
GPGPU-Sim PTX: 14400000 instructions simulated : ctaid=(4,0,0) tid=(218,0,0)
GPGPU-Sim PTX: 14500000 instructions simulated : ctaid=(29,0,0) tid=(26,0,0)
GPGPU-Sim PTX: 14600000 instructions simulated : ctaid=(83,0,0) tid=(58,0,0)
GPGPU-Sim uArch: cycles simulated: 376023  inst.: 13901332 (ipc=610.7) sim_rate=64657 (inst/sec) elapsed = 0:0:03:35 / Sun Feb 28 21:39:47 2016
GPGPU-Sim PTX: 14700000 instructions simulated : ctaid=(17,0,0) tid=(243,0,0)
GPGPU-Sim uArch: cycles simulated: 376523  inst.: 13918435 (ipc=322.5) sim_rate=64437 (inst/sec) elapsed = 0:0:03:36 / Sun Feb 28 21:39:48 2016
GPGPU-Sim uArch: cycles simulated: 378023  inst.: 13943332 (ipc=138.9) sim_rate=64254 (inst/sec) elapsed = 0:0:03:37 / Sun Feb 28 21:39:49 2016
GPGPU-Sim uArch: cycles simulated: 379523  inst.: 13980903 (ipc=96.2) sim_rate=64132 (inst/sec) elapsed = 0:0:03:38 / Sun Feb 28 21:39:50 2016
GPGPU-Sim PTX: 14800000 instructions simulated : ctaid=(47,0,0) tid=(135,0,0)
GPGPU-Sim uArch: cycles simulated: 381023  inst.: 14022046 (ipc=77.5) sim_rate=64027 (inst/sec) elapsed = 0:0:03:39 / Sun Feb 28 21:39:51 2016
GPGPU-Sim uArch: Shader 12 finished CTA #1 (6433,375523), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(6434,375523)
GPGPU-Sim uArch: cycles simulated: 382523  inst.: 14061005 (ipc=66.4) sim_rate=63913 (inst/sec) elapsed = 0:0:03:40 / Sun Feb 28 21:39:52 2016
GPGPU-Sim uArch: Shader 1 finished CTA #0 (7114,375523), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(7115,375523)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (7184,375523), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(7185,375523)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (7644,375523), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(7645,375523)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (7698,375523), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(7699,375523)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (7872,375523), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(7873,375523)
GPGPU-Sim PTX: 14900000 instructions simulated : ctaid=(62,0,0) tid=(192,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (8054,375523), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(8055,375523)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (8055,375523), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(8056,375523)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (8112,375523), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(8113,375523)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (8235,375523), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(8236,375523)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (8397,375523), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(8398,375523)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (8488,375523), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(8489,375523)
GPGPU-Sim uArch: cycles simulated: 384023  inst.: 14129510 (ipc=62.8) sim_rate=63934 (inst/sec) elapsed = 0:0:03:41 / Sun Feb 28 21:39:53 2016
GPGPU-Sim uArch: Shader 5 finished CTA #1 (8620,375523), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(8621,375523)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (8666,375523), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(8667,375523)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (8924,375523), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(8925,375523)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (8979,375523), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(8980,375523)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (9047,375523), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(9048,375523)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (9393,375523), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(9394,375523)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (9415,375523), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(9416,375523)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (9470,375523), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(9471,375523)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (9805,375523), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(9806,375523)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (9817,375523), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(9818,375523)
GPGPU-Sim PTX: 15000000 instructions simulated : ctaid=(72,0,0) tid=(92,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (9994,375523), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(9995,375523)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (9998,375523), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(9999,375523)
GPGPU-Sim uArch: cycles simulated: 385523  inst.: 14204056 (ipc=60.8) sim_rate=63982 (inst/sec) elapsed = 0:0:03:42 / Sun Feb 28 21:39:54 2016
GPGPU-Sim uArch: Shader 9 finished CTA #1 (10174,375523), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(10175,375523)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (10454,375523), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(10455,375523)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (10745,375523), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(10746,375523)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (10819,375523), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(10820,375523)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (10876,375523), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(10877,375523)
GPGPU-Sim uArch: cycles simulated: 386523  inst.: 14264846 (ipc=60.8) sim_rate=63967 (inst/sec) elapsed = 0:0:03:43 / Sun Feb 28 21:39:55 2016
GPGPU-Sim uArch: Shader 8 finished CTA #1 (11072,375523), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(11073,375523)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (11270,375523), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(11271,375523)
GPGPU-Sim PTX: 15100000 instructions simulated : ctaid=(77,0,0) tid=(217,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (11917,375523), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(11918,375523)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (12114,375523), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(12115,375523)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (12151,375523), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(12152,375523)
GPGPU-Sim uArch: cycles simulated: 388023  inst.: 14342794 (ipc=59.7) sim_rate=64030 (inst/sec) elapsed = 0:0:03:44 / Sun Feb 28 21:39:56 2016
GPGPU-Sim uArch: Shader 12 finished CTA #3 (12570,375523), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(12571,375523)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (12721,375523), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(12722,375523)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (12749,375523), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(12750,375523)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (12759,375523), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(12760,375523)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (12847,375523), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(12848,375523)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (13000,375523), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(13001,375523)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (13003,375523), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(13004,375523)
GPGPU-Sim PTX: 15200000 instructions simulated : ctaid=(129,0,0) tid=(171,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (13126,375523), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(13127,375523)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (13184,375523), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(13185,375523)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (13200,375523), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(13201,375523)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (13220,375523), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(13221,375523)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (13461,375523), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(13462,375523)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (13486,375523), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(13487,375523)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (13577,375523), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(13578,375523)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (13616,375523), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(13617,375523)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (13675,375523), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(13676,375523)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (13779,375523), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(13780,375523)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (13803,375523), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(13804,375523)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (13817,375523), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(13818,375523)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (13942,375523), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(13943,375523)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (13965,375523), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(13966,375523)
GPGPU-Sim uArch: cycles simulated: 389523  inst.: 14462232 (ipc=61.9) sim_rate=64276 (inst/sec) elapsed = 0:0:03:45 / Sun Feb 28 21:39:57 2016
GPGPU-Sim uArch: Shader 3 finished CTA #3 (14223,375523), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(14224,375523)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (14242,375523), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(14243,375523)
GPGPU-Sim PTX: 15300000 instructions simulated : ctaid=(145,0,0) tid=(252,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (14350,375523), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(14351,375523)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (14380,375523), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(14381,375523)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (14455,375523), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (14455,375523), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(14456,375523)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(14456,375523)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (14482,375523), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(14483,375523)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (14511,375523), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(14512,375523)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (14518,375523), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(14519,375523)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (14592,375523), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(14593,375523)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (14593,375523), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(14594,375523)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (14703,375523), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(14704,375523)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (14711,375523), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(14712,375523)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (14799,375523), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(14800,375523)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (14808,375523), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(14809,375523)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (14837,375523), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(14838,375523)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (14840,375523), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(14841,375523)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (14848,375523), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(14849,375523)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (14909,375523), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(14910,375523)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (14923,375523), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(14924,375523)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (14961,375523), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(14962,375523)
GPGPU-Sim uArch: cycles simulated: 390523  inst.: 14565066 (ipc=64.6) sim_rate=64447 (inst/sec) elapsed = 0:0:03:46 / Sun Feb 28 21:39:58 2016
GPGPU-Sim uArch: Shader 1 finished CTA #0 (15092,375523), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(15093,375523)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (15123,375523), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(15124,375523)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (15126,375523), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(15127,375523)
GPGPU-Sim PTX: 15400000 instructions simulated : ctaid=(167,0,0) tid=(71,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (15134,375523), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(15135,375523)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (15141,375523), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(15142,375523)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (15158,375523), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(15159,375523)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (15213,375523), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(15214,375523)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (15236,375523), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(15237,375523)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (15271,375523), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(15272,375523)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (15282,375523), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(15283,375523)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (15388,375523), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (15388,375523), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(15389,375523)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(15389,375523)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (15408,375523), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(15409,375523)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (15410,375523), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(15411,375523)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (15423,375523), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(15424,375523)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (15483,375523), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(15484,375523)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (15583,375523), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(15584,375523)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (15598,375523), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(15599,375523)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (15619,375523), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(15620,375523)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (15656,375523), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(15657,375523)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (15661,375523), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(15662,375523)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (15677,375523), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(15678,375523)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (15690,375523), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(15691,375523)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (15771,375523), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(15772,375523)
GPGPU-Sim PTX: 15500000 instructions simulated : ctaid=(170,0,0) tid=(252,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (15850,375523), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(15851,375523)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (15918,375523), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(15919,375523)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (15954,375523), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(15955,375523)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (15971,375523), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(15972,375523)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (15981,375523), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(15982,375523)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (16024,375523), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(16025,375523)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (16052,375523), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(16053,375523)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (16085,375523), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(16086,375523)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (16187,375523), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(16188,375523)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (16198,375523), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(16199,375523)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (16240,375523), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(16241,375523)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (16270,375523), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(16271,375523)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (16296,375523), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(16297,375523)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (16306,375523), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(16307,375523)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (16334,375523), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(16335,375523)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (16341,375523), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(16342,375523)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (16349,375523), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(16350,375523)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (16366,375523), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(16367,375523)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (16377,375523), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(16378,375523)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (16384,375523), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(16385,375523)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (16444,375523), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(16445,375523)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (16497,375523), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(16498,375523)
GPGPU-Sim uArch: cycles simulated: 392023  inst.: 14759452 (ipc=70.5) sim_rate=65019 (inst/sec) elapsed = 0:0:03:47 / Sun Feb 28 21:39:59 2016
GPGPU-Sim uArch: Shader 6 finished CTA #4 (16519,375523), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(16520,375523)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (16521,375523), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(16522,375523)
GPGPU-Sim PTX: 15600000 instructions simulated : ctaid=(212,0,0) tid=(221,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (16544,375523), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(16545,375523)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (16604,375523), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(16605,375523)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (16607,375523), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(16608,375523)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (16611,375523), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(16612,375523)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (16627,375523), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(16628,375523)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (16653,375523), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(16654,375523)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (16663,375523), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(16664,375523)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (16676,375523), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(16677,375523)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (16728,375523), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(16729,375523)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (16792,375523), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(16793,375523)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (16822,375523), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(16823,375523)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (16870,375523), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(16871,375523)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (16876,375523), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(16877,375523)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (16937,375523), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(16938,375523)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (16940,375523), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(16941,375523)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (16973,375523), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(16974,375523)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (17064,375523), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(17065,375523)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (17066,375523), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(17067,375523)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (17103,375523), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(17104,375523)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (17143,375523), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (17143,375523), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(17144,375523)
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(17144,375523)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (17144,375523), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(17145,375523)
GPGPU-Sim PTX: 15700000 instructions simulated : ctaid=(234,0,0) tid=(74,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (17223,375523), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(17224,375523)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (17235,375523), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(17236,375523)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (17252,375523), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(17253,375523)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (17267,375523), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(17268,375523)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (17278,375523), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(17279,375523)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (17318,375523), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(17319,375523)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (17330,375523), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(17331,375523)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (17333,375523), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(17334,375523)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (17334,375523), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(17335,375523)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (17416,375523), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(17417,375523)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (17489,375523), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(17490,375523)
GPGPU-Sim uArch: cycles simulated: 393023  inst.: 14905176 (ipc=74.8) sim_rate=65373 (inst/sec) elapsed = 0:0:03:48 / Sun Feb 28 21:40:00 2016
GPGPU-Sim uArch: Shader 13 finished CTA #3 (17565,375523), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(17566,375523)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (17671,375523), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(17672,375523)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (17726,375523), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(17727,375523)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (17730,375523), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(17731,375523)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (17751,375523), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(17752,375523)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (17813,375523), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(17814,375523)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (17827,375523), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(17828,375523)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (17840,375523), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(17841,375523)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (17868,375523), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(17869,375523)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (17900,375523), 5 CTAs running
GPGPU-Sim PTX: 15800000 instructions simulated : ctaid=(253,0,0) tid=(196,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (17930,375523), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (17952,375523), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (17957,375523), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (17981,375523), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (18008,375523), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (18014,375523), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (18030,375523), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (18069,375523), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (18078,375523), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (18131,375523), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (18167,375523), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (18178,375523), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (18196,375523), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (18223,375523), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (18228,375523), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (18230,375523), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (18245,375523), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (18266,375523), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (18276,375523), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (18284,375523), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (18302,375523), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (18325,375523), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (18368,375523), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (18374,375523), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (18377,375523), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (18395,375523), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (18399,375523), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (18412,375523), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (18440,375523), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (18458,375523), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (18459,375523), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (18470,375523), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (18474,375523), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (18478,375523), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (18486,375523), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (18489,375523), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (18531,375523), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (18544,375523), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (18589,375523), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (18597,375523), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (18643,375523), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (18656,375523), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (18712,375523), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (18737,375523), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (18747,375523), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (18764,375523), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (18784,375523), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (18806,375523), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (18818,375523), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (18825,375523), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (18828,375523), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (18830,375523), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #2 (18842,375523), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (18851,375523), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (18855,375523), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (18879,375523), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (18884,375523), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (18902,375523), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (18936,375523), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (18941,375523), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #2 (18941,375523), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (18952,375523), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (18957,375523), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (18962,375523), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (18981,375523), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 394523  inst.: 14979164 (ipc=72.8) sim_rate=65411 (inst/sec) elapsed = 0:0:03:49 / Sun Feb 28 21:40:01 2016
GPGPU-Sim uArch: Shader 6 finished CTA #5 (19016,375523), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (19051,375523), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #3 (19099,375523), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (19105,375523), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (19106,375523), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (19114,375523), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (19139,375523), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (19179,375523), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #3 (19182,375523), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #3 (19203,375523), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (19259,375523), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (19293,375523), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #2 (19295,375523), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (19357,375523), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (19422,375523), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (19463,375523), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #4 (19547,375523), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #2 (19567,375523), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #2 (19605,375523), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #5 (19686,375523), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #4 (19695,375523), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #5 (19707,375523), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #5 (19879,375523), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #3 (20060,375523), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 13.
GPGPU-Sim: synchronize waiting for inactive GPU simulation
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 7 
gpu_sim_cycle = 20061
gpu_sim_insn = 1385624
gpu_ipc =      69.0705
gpu_tot_sim_cycle = 395584
gpu_tot_sim_insn = 14981587
gpu_tot_ipc =      37.8721
gpu_tot_issued_cta = 1792
gpu_stall_dramfull = 300215
gpu_stall_icnt2sh    = 1126783
gpu_total_sim_rate=65421

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 899174
	L1I_total_cache_misses = 998
	L1I_total_cache_miss_rate = 0.0011
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6669
L1D_cache:
	L1D_cache_core[0]: Access = 83271, Miss = 40025, Miss_rate = 0.481, Pending_hits = 1323, Reservation_fails = 258686
	L1D_cache_core[1]: Access = 83323, Miss = 40176, Miss_rate = 0.482, Pending_hits = 1306, Reservation_fails = 260503
	L1D_cache_core[2]: Access = 82180, Miss = 39491, Miss_rate = 0.481, Pending_hits = 1341, Reservation_fails = 253138
	L1D_cache_core[3]: Access = 80116, Miss = 38710, Miss_rate = 0.483, Pending_hits = 1305, Reservation_fails = 252660
	L1D_cache_core[4]: Access = 79071, Miss = 37885, Miss_rate = 0.479, Pending_hits = 1303, Reservation_fails = 252307
	L1D_cache_core[5]: Access = 82165, Miss = 39705, Miss_rate = 0.483, Pending_hits = 1349, Reservation_fails = 258782
	L1D_cache_core[6]: Access = 81300, Miss = 39048, Miss_rate = 0.480, Pending_hits = 1314, Reservation_fails = 254674
	L1D_cache_core[7]: Access = 83404, Miss = 40108, Miss_rate = 0.481, Pending_hits = 1340, Reservation_fails = 258927
	L1D_cache_core[8]: Access = 83735, Miss = 40251, Miss_rate = 0.481, Pending_hits = 1308, Reservation_fails = 259297
	L1D_cache_core[9]: Access = 82173, Miss = 39773, Miss_rate = 0.484, Pending_hits = 1304, Reservation_fails = 257204
	L1D_cache_core[10]: Access = 81257, Miss = 39221, Miss_rate = 0.483, Pending_hits = 1258, Reservation_fails = 255670
	L1D_cache_core[11]: Access = 83373, Miss = 40176, Miss_rate = 0.482, Pending_hits = 1395, Reservation_fails = 260651
	L1D_cache_core[12]: Access = 84968, Miss = 41019, Miss_rate = 0.483, Pending_hits = 1326, Reservation_fails = 258773
	L1D_cache_core[13]: Access = 78765, Miss = 37935, Miss_rate = 0.482, Pending_hits = 1308, Reservation_fails = 252538
	L1D_cache_core[14]: Access = 83899, Miss = 40535, Miss_rate = 0.483, Pending_hits = 1253, Reservation_fails = 261009
	L1D_total_cache_accesses = 1233000
	L1D_total_cache_misses = 594058
	L1D_total_cache_miss_rate = 0.4818
	L1D_total_cache_pending_hits = 19733
	L1D_total_cache_reservation_fails = 3854819
	L1D_cache_data_port_util = 0.109
	L1D_cache_fill_port_util = 0.033
L1C_cache:
	L1C_total_cache_accesses = 127263
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0038
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3157
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 612991
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 19513
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 186105
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1482067
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 126783
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3157
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 6218
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 220
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 407953
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2372752
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 898176
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 998
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6669
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
2515, 2528, 2167, 2051, 2444, 2252, 2669, 2382, 2403, 2418, 2510, 2274, 2558, 2700, 2087, 2669, 2281, 2279, 2348, 2366, 2849, 2472, 2528, 2467, 2295, 2686, 2493, 2683, 2625, 1790, 2449, 2447, 2459, 2177, 2457, 2199, 2884, 2434, 2458, 2106, 2181, 1460, 2193, 1563, 2073, 1567, 1915, 1403, 
gpgpu_n_tot_thrd_icount = 52777344
gpgpu_n_tot_w_icount = 1649292
gpgpu_n_stall_shd_mem = 4696146
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 186105
gpgpu_n_mem_write_global = 414391
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 1969097
gpgpu_n_store_insn = 681303
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1485991
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3157
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3157
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 4692989
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:8023130	W0_Idle:532538	W0_Scoreboard:1131808	W1:417208	W2:194309	W3:123035	W4:88852	W5:70905	W6:60401	W7:52314	W8:46524	W9:43042	W10:38362	W11:35598	W12:31153	W13:26882	W14:24351	W15:20727	W16:16821	W17:14545	W18:15193	W19:11873	W20:13040	W21:13159	W22:13046	W23:13125	W24:12923	W25:12617	W26:9900	W27:6904	W28:4741	W29:1920	W30:741	W31:41	W32:215040
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1488840 {8:186105,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 16596856 {40:414110,72:90,136:191,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 25310280 {136:186105,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3315128 {8:414391,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmrqlatency = 411 
maxdqlatency = 0 
maxmflatency = 1128 
averagemflatency = 332 
max_icnt2mem_latency = 840 
max_icnt2sh_latency = 393918 
mrq_lat_table:34287 	3938 	1292 	2602 	4503 	1251 	737 	344 	24 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	170973 	387848 	41675 	15 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	24287 	6133 	34680 	278545 	150016 	106261 	649 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	30124 	78752 	71514 	5721 	9 	0 	0 	2 	9 	38 	944 	10812 	30092 	88776 	184099 	99619 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	88 	704 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        33        25        28        32        25        35        32        33        30        31        25        32        33        33        34 
dram[1]:        35        35        32        35        21        28        30        28        32        30        31        29        32        33        39        38 
dram[2]:        34        38        41        31        29        27        32        32        29        32        28        22        39        38        34        40 
dram[3]:        33        32        34        36        32        24        26        28        28        32        21        28        32        32        32        42 
dram[4]:        32        32        31        31        31        32        32        32        32        32        26        29        32        34        32        32 
dram[5]:        32        26        30        29        35        30        30        28        33        31        32        32        33        32        32        32 
maximum service time to same row:
dram[0]:     35999     34349     50826     47409     49778     41475     32772     52851     58032     47611     49884     38203     48300     48157     44067     44918 
dram[1]:     34388     37812     50645     48684     46899     53862     46585     30665     29875     68890     59750     51621     52167     48532     54624     59014 
dram[2]:     35482     30800     50678     41496     51544     53418     46596     51566     36272     24831     35557     28160     48305     48128     56496     65659 
dram[3]:     42267     46950     50674     49020     40055     53656     41046     41803     48572     43511     33709     28682     56732     47893     37160     57631 
dram[4]:     36419     40979     31845     51066     48497     54490     48432     67884     40804     24515     32010     44700     54472     44632     38722     43553 
dram[5]:     38289     38053     53634     54894     66489     38012     45531     50708     54636     48744     41734     32261     55784     47919     62369     58586 
average row accesses per activate:
dram[0]:  4.435185  3.875912  3.953488  4.325203  4.655172  4.646552  4.698413  4.570312  4.737705  4.571429  4.016949  3.689394  4.885057  5.034883  8.204082  8.020000 
dram[1]:  4.780952  5.142857  4.104839  4.136000  3.459120  3.971429  4.535433  3.993421  3.878981  4.364341  4.387387  4.392523  4.242718  4.397959  7.339286  9.534883 
dram[2]:  3.888889  4.308943  4.445312  3.914286  3.859259  4.289062  4.925620  5.440367  4.325926  3.888158  4.586538  3.671642  4.752577  4.797873  6.949152  8.234042 
dram[3]:  4.243698  3.919708  4.434783  4.833333  4.513043  3.859155  5.154545  3.857143  4.197080  3.570552  3.412162  3.919355  4.610526  4.976744  7.923077  7.960784 
dram[4]:  5.079208  5.085714  4.130769  3.659575  4.730435  4.741379  4.343284  4.655462  5.144068  5.676471  4.099174  3.793651  4.821053  5.641026  8.739130  8.795455 
dram[5]:  4.245902  4.105263  3.486667  3.724638  4.037594  4.044776  5.222222  4.449613  3.980000  3.768212  4.316239  4.117647  5.313253  4.094340  7.365385  7.527273 
average row locality = 48978/10855 = 4.512022
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       401       426       412       441       456       448       514       500       498       491       429       445       401       415       402       401 
dram[1]:       412       440       416       425       446       469       499       530       521       488       441       424       413       411       411       410 
dram[2]:       427       425       453       430       428       459       502       505       504       504       440       448       441       427       409       386 
dram[3]:       410       426       419       433       425       449       491       491       492       505       460       444       416       408       412       405 
dram[4]:       425       434       427       424       447       458       497       479       515       488       455       431       428       419       401       387 
dram[5]:       427       438       421       423       444       457       489       493       514       487       460       440       415       411       383       414 
total reads: 42741
bank skew: 530/383 = 1.38
chip skew: 7188/7080 = 1.02
number of total write accesses:
dram[0]:        78       105        98        91        84        91        78        85        80        85        45        42        24        18         0         0 
dram[1]:        90       100        93        92       104        87        77        77        88        75        46        46        24        20         0         0 
dram[2]:        98       105       116       118        93        90        94        88        80        87        37        44        20        24         1         1 
dram[3]:        95       111        91        89        94        99        76        76        83        77        45        42        22        20         0         1 
dram[4]:        88       100       110        92        97        92        85        75        92        91        41        47        30        21         1         0 
dram[5]:        91       108       102        91        93        85        75        81        83        82        45        50        26        23         0         0 
total reads: 6237
min_bank_accesses = 0!
chip skew: 1096/1004 = 1.09
average mf latency per bank:
dram[0]:       1984      1780      2236      2219      2180      2074      2072      2048      1882      1917      5681      5963      8277      8197      7333      7298
dram[1]:       1893      1802      2314      2323      2172      2132      2043      2086      1860      2011      5553      6228      7921      8219      7156      7063
dram[2]:       1883      1766      2046      2016      2245      2114      2009      1974      1946      1946      5765      6009      7582      7839      7149      7582
dram[3]:       1934      1741      2297      2270      2238      2081      2139      2127      1897      1922      5445      5879      8097      8030      7057      7238
dram[4]:       2380      1888      2709      2252      2743      2122      2694      2163      2416      1896     40322      6081     10148      8029      9530      7668
dram[5]:       1824      1858      2162      2403      2095      2167      2089      2110      1836      1963      5571      5979      8090      8110      7312      7088
maximum mf latency per bank:
dram[0]:       1024       862       840       822       944       813       865       824       823       848      1044       899       943      1021       910       923
dram[1]:        860       841       849       854       948       841       863       806       818       768       841       896       901       915       960       895
dram[2]:        924       933       828       943       872       999       848      1005       846       966      1042       931       773      1019       874      1006
dram[3]:        862       747       781       923       881       831       821       896       827       855       834       758       835       808       894       927
dram[4]:        949      1104      1073       879       989       850      1021       905      1073       807      1023       777      1080       862      1106       968
dram[5]:        823      1128       795       853       842       917       824       850       881       868       807       862       841       789       873       859

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=522166 n_nop=503038 n_act=1753 n_pre=1737 n_req=8084 n_rd=14160 n_write=1478 bw_util=0.0599
n_activity=110336 dram_eff=0.2835
bk0: 802a 515724i bk1: 852a 514880i bk2: 824a 514637i bk3: 882a 513817i bk4: 912a 515012i bk5: 896a 514592i bk6: 1028a 514094i bk7: 1000a 513732i bk8: 996a 513842i bk9: 982a 514366i bk10: 858a 514856i bk11: 890a 514586i bk12: 802a 516078i bk13: 830a 516150i bk14: 804a 517588i bk15: 802a 517503i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.158159
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=522166 n_nop=502687 n_act=1841 n_pre=1825 n_req=8175 n_rd=14312 n_write=1501 bw_util=0.06057
n_activity=113379 dram_eff=0.2789
bk0: 824a 515970i bk1: 880a 515888i bk2: 832a 515137i bk3: 850a 515012i bk4: 892a 514304i bk5: 938a 514491i bk6: 998a 514338i bk7: 1060a 513525i bk8: 1042a 513674i bk9: 976a 514338i bk10: 882a 515718i bk11: 848a 515810i bk12: 826a 516188i bk13: 822a 516046i bk14: 822a 517831i bk15: 820a 518321i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.100552
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=522166 n_nop=502512 n_act=1841 n_pre=1825 n_req=8284 n_rd=14376 n_write=1612 bw_util=0.06124
n_activity=113211 dram_eff=0.2824
bk0: 854a 514833i bk1: 850a 515144i bk2: 906a 514019i bk3: 860a 514002i bk4: 856a 514804i bk5: 918a 514750i bk6: 1004a 513380i bk7: 1010a 513283i bk8: 1008a 514364i bk9: 1008a 513428i bk10: 880a 515939i bk11: 896a 514374i bk12: 882a 515715i bk13: 854a 515526i bk14: 818a 517503i bk15: 772a 518254i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.165806
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=522166 n_nop=502813 n_act=1849 n_pre=1833 n_req=8107 n_rd=14172 n_write=1499 bw_util=0.06002
n_activity=113055 dram_eff=0.2772
bk0: 820a 515258i bk1: 852a 514794i bk2: 838a 515611i bk3: 866a 515577i bk4: 850a 515234i bk5: 898a 514195i bk6: 982a 514956i bk7: 982a 513744i bk8: 984a 514359i bk9: 1010a 513699i bk10: 920a 514871i bk11: 888a 515395i bk12: 832a 516433i bk13: 816a 516658i bk14: 824a 517867i bk15: 810a 518374i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.0887553
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=522166 n_nop=503004 n_act=1691 n_pre=1675 n_req=8177 n_rd=14230 n_write=1566 bw_util=0.0605
n_activity=114721 dram_eff=0.2754
bk0: 850a 515666i bk1: 868a 515270i bk2: 854a 514625i bk3: 848a 514717i bk4: 894a 515234i bk5: 916a 514515i bk6: 994a 513852i bk7: 958a 513590i bk8: 1030a 514511i bk9: 976a 513975i bk10: 910a 515315i bk11: 862a 514521i bk12: 856a 515451i bk13: 838a 515808i bk14: 802a 517676i bk15: 774a 517629i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.173477
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=522166 n_nop=502662 n_act=1880 n_pre=1864 n_req=8151 n_rd=14232 n_write=1528 bw_util=0.06036
n_activity=112614 dram_eff=0.2799
bk0: 854a 515285i bk1: 876a 514702i bk2: 842a 514436i bk3: 846a 514144i bk4: 888a 514773i bk5: 914a 514303i bk6: 978a 514475i bk7: 986a 513669i bk8: 1028a 513709i bk9: 974a 514116i bk10: 920a 515283i bk11: 880a 514999i bk12: 830a 516674i bk13: 822a 515779i bk14: 766a 518186i bk15: 828a 517906i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.119192

========= L2 cache stats =========
L2_cache_bank[0]: Access = 46245, Miss = 3513, Miss_rate = 0.076, Pending_hits = 10, Reservation_fails = 435
L2_cache_bank[1]: Access = 46796, Miss = 3567, Miss_rate = 0.076, Pending_hits = 6, Reservation_fails = 493
L2_cache_bank[2]: Access = 46260, Miss = 3559, Miss_rate = 0.077, Pending_hits = 11, Reservation_fails = 201
L2_cache_bank[3]: Access = 47528, Miss = 3597, Miss_rate = 0.076, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[4]: Access = 46341, Miss = 3604, Miss_rate = 0.078, Pending_hits = 8, Reservation_fails = 199
L2_cache_bank[5]: Access = 46509, Miss = 3584, Miss_rate = 0.077, Pending_hits = 11, Reservation_fails = 642
L2_cache_bank[6]: Access = 46661, Miss = 3525, Miss_rate = 0.076, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[7]: Access = 46792, Miss = 3561, Miss_rate = 0.076, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[8]: Access = 86696, Miss = 3595, Miss_rate = 0.041, Pending_hits = 14, Reservation_fails = 563
L2_cache_bank[9]: Access = 46913, Miss = 3520, Miss_rate = 0.075, Pending_hits = 11, Reservation_fails = 1059
L2_cache_bank[10]: Access = 46840, Miss = 3553, Miss_rate = 0.076, Pending_hits = 10, Reservation_fails = 0
L2_cache_bank[11]: Access = 46990, Miss = 3563, Miss_rate = 0.076, Pending_hits = 8, Reservation_fails = 19
L2_total_cache_accesses = 600571
L2_total_cache_misses = 42741
L2_total_cache_miss_rate = 0.0712
L2_total_cache_pending_hits = 107
L2_total_cache_reservation_fails = 3611
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 146561
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 25
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 39519
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3278
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 108
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 411101
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 73
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 3217
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 50
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 225
L2_cache_data_port_util = 0.213
L2_cache_fill_port_util = 0.036

icnt_total_pkts_mem_to_simt=1345261
icnt_total_pkts_simt_to_mem=1015625
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 45.5738
	minimum = 6
	maximum = 606
Network latency average = 30.0994
	minimum = 6
	maximum = 606
Slowest packet = 1161047
Flit latency average = 20.3362
	minimum = 6
	maximum = 606
Slowest flit = 2249904
Fragmentation average = 0.0516069
	minimum = 0
	maximum = 485
Injected packet rate average = 0.0874333
	minimum = 0.073775 (at node 4)
	maximum = 0.117541 (at node 23)
Accepted packet rate average = 0.0874333
	minimum = 0.073775 (at node 4)
	maximum = 0.117541 (at node 23)
Injected flit rate average = 0.238445
	minimum = 0.0872838 (at node 4)
	maximum = 0.442351 (at node 23)
Accepted flit rate average= 0.238445
	minimum = 0.107971 (at node 19)
	maximum = 0.356662 (at node 5)
Injected packet length average = 2.72716
Accepted packet length average = 2.72716
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 34.4852 (7 samples)
	minimum = 6 (7 samples)
	maximum = 326.714 (7 samples)
Network latency average = 21.6927 (7 samples)
	minimum = 6 (7 samples)
	maximum = 267.714 (7 samples)
Flit latency average = 18.1822 (7 samples)
	minimum = 6 (7 samples)
	maximum = 265.571 (7 samples)
Fragmentation average = 0.0224175 (7 samples)
	minimum = 0 (7 samples)
	maximum = 172 (7 samples)
Injected packet rate average = 0.0635733 (7 samples)
	minimum = 0.050645 (7 samples)
	maximum = 0.134494 (7 samples)
Accepted packet rate average = 0.0635733 (7 samples)
	minimum = 0.050645 (7 samples)
	maximum = 0.134494 (7 samples)
Injected flit rate average = 0.135572 (7 samples)
	minimum = 0.0795733 (7 samples)
	maximum = 0.256992 (7 samples)
Accepted flit rate average = 0.135572 (7 samples)
	minimum = 0.0927376 (7 samples)
	maximum = 0.275449 (7 samples)
Injected packet size average = 2.13253 (7 samples)
Accepted packet size average = 2.13253 (7 samples)
Hops average = 1 (7 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 3 min, 49 sec (229 sec)
gpgpu_simulation_rate = 65421 (inst/sec)
gpgpu_simulation_rate = 1727 (cycle/sec)
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x405636 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 10 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,395584)
GPGPU-Sim uArch: Shader 11 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,395584)
GPGPU-Sim uArch: Shader 12 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,395584)
GPGPU-Sim uArch: Shader 13 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,395584)
GPGPU-Sim uArch: Shader 14 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,395584)
GPGPU-Sim uArch: Shader 0 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,395584)
GPGPU-Sim uArch: Shader 1 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,395584)
GPGPU-Sim uArch: Shader 2 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,395584)
GPGPU-Sim uArch: Shader 3 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,395584)
GPGPU-Sim uArch: Shader 4 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,395584)
GPGPU-Sim uArch: Shader 5 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,395584)
GPGPU-Sim uArch: Shader 6 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,395584)
GPGPU-Sim uArch: Shader 7 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,395584)
GPGPU-Sim uArch: Shader 8 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,395584)
GPGPU-Sim uArch: Shader 9 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,395584)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,395584)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,395584)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,395584)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,395584)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,395584)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,395584)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,395584)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,395584)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,395584)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,395584)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,395584)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,395584)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,395584)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,395584)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,395584)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,395584)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,395584)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,395584)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,395584)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,395584)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,395584)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,395584)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,395584)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,395584)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,395584)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,395584)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,395584)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,395584)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,395584)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,395584)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,395584)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,395584)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,395584)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,395584)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,395584)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,395584)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,395584)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,395584)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,395584)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,395584)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,395584)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,395584)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,395584)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,395584)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,395584)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,395584)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,395584)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,395584)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,395584)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,395584)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,395584)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,395584)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,395584)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,395584)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,395584)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,395584)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,395584)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,395584)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,395584)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,395584)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,395584)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,395584)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,395584)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,395584)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,395584)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,395584)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,395584)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,395584)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,395584)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,395584)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,395584)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,395584)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,395584)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,395584)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,395584)
GPGPU-Sim PTX: 15900000 instructions simulated : ctaid=(65,0,0) tid=(240,0,0)
GPGPU-Sim PTX: 16000000 instructions simulated : ctaid=(9,0,0) tid=(208,0,0)
GPGPU-Sim PTX: 16100000 instructions simulated : ctaid=(79,0,0) tid=(208,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (395,395584), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(396,395584)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (406,395584), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(407,395584)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (486,395584), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (486,395584), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(487,395584)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(487,395584)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (492,395584), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (492,395584), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(493,395584)
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(493,395584)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (495,395584), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (495,395584), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(496,395584)
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(496,395584)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (499,395584), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(500,395584)
GPGPU-Sim uArch: cycles simulated: 396084  inst.: 15262717 (ipc=562.3) sim_rate=66359 (inst/sec) elapsed = 0:0:03:50 / Sun Feb 28 21:40:02 2016
GPGPU-Sim uArch: Shader 0 finished CTA #4 (512,395584), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(513,395584)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (525,395584), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(526,395584)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (527,395584), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(528,395584)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (534,395584), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(535,395584)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (537,395584), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (537,395584), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(538,395584)
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(538,395584)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (546,395584), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(547,395584)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (550,395584), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(551,395584)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (551,395584), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(552,395584)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (552,395584), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(553,395584)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (553,395584), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(554,395584)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (554,395584), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(555,395584)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (557,395584), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(558,395584)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (558,395584), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(559,395584)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (560,395584), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(561,395584)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (564,395584), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(565,395584)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (566,395584), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (566,395584), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(567,395584)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(567,395584)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (567,395584), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(568,395584)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (568,395584), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(569,395584)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (571,395584), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (571,395584), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(572,395584)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(572,395584)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (574,395584), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(575,395584)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (585,395584), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(586,395584)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (586,395584), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(587,395584)
GPGPU-Sim PTX: 16200000 instructions simulated : ctaid=(101,0,0) tid=(109,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (587,395584), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (587,395584), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(588,395584)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(588,395584)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (589,395584), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(590,395584)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (591,395584), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(592,395584)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (593,395584), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(594,395584)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (601,395584), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(602,395584)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (603,395584), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(604,395584)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (612,395584), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(613,395584)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (620,395584), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(621,395584)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (661,395584), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(662,395584)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (695,395584), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(696,395584)
GPGPU-Sim PTX: 16300000 instructions simulated : ctaid=(129,0,0) tid=(90,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (799,395584), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(800,395584)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (801,395584), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(802,395584)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (809,395584), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(810,395584)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (818,395584), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(819,395584)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (822,395584), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(823,395584)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (828,395584), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(829,395584)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (838,395584), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(839,395584)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (844,395584), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(845,395584)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (851,395584), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(852,395584)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (852,395584), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(853,395584)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (860,395584), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (860,395584), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(861,395584)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(861,395584)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (866,395584), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(867,395584)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (875,395584), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(876,395584)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (876,395584), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(877,395584)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (877,395584), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(878,395584)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (888,395584), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(889,395584)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (894,395584), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(895,395584)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (899,395584), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(900,395584)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (903,395584), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(904,395584)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (918,395584), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(919,395584)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (926,395584), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(927,395584)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (930,395584), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(931,395584)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (938,395584), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(939,395584)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (942,395584), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(943,395584)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (945,395584), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(946,395584)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (946,395584), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(947,395584)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (955,395584), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(956,395584)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (961,395584), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(962,395584)
GPGPU-Sim PTX: 16400000 instructions simulated : ctaid=(133,0,0) tid=(77,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (989,395584), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(990,395584)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (990,395584), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(991,395584)
GPGPU-Sim uArch: cycles simulated: 396584  inst.: 15522904 (ipc=541.3) sim_rate=67198 (inst/sec) elapsed = 0:0:03:51 / Sun Feb 28 21:40:03 2016
GPGPU-Sim uArch: Shader 13 finished CTA #4 (1021,395584), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(1022,395584)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1047,395584), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1048,395584)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1054,395584), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1055,395584)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1062,395584), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1063,395584)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1065,395584), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(1066,395584)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (1071,395584), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(1072,395584)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1074,395584), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1075,395584)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1091,395584), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1092,395584)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (1110,395584), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(1111,395584)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1121,395584), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(1122,395584)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1124,395584), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1124,395584), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1125,395584)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(1125,395584)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1129,395584), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1130,395584)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1145,395584), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(1146,395584)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1146,395584), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1147,395584)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (1156,395584), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(1157,395584)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1158,395584), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(1159,395584)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1164,395584), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(1165,395584)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1165,395584), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1166,395584)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1174,395584), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(1175,395584)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (1184,395584), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(1185,395584)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (1194,395584), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(1195,395584)
GPGPU-Sim PTX: 16500000 instructions simulated : ctaid=(185,0,0) tid=(99,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (1199,395584), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(1200,395584)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (1205,395584), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(1206,395584)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1212,395584), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(1213,395584)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (1213,395584), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(1214,395584)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (1231,395584), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(1232,395584)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (1244,395584), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(1245,395584)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (1262,395584), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(1263,395584)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (1267,395584), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(1268,395584)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1271,395584), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1272,395584)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1272,395584), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1273,395584)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1314,395584), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1315,395584)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1322,395584), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1323,395584)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1331,395584), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(1332,395584)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (1333,395584), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(1334,395584)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1334,395584), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(1335,395584)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1343,395584), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1344,395584)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (1344,395584), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(1345,395584)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1349,395584), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1349,395584), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(1350,395584)
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1350,395584)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1358,395584), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1359,395584)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (1378,395584), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(1379,395584)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1384,395584), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(1385,395584)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1393,395584), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (1393,395584), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1394,395584)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(1394,395584)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1396,395584), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1397,395584)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (1407,395584), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(1408,395584)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (1411,395584), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(1412,395584)
GPGPU-Sim PTX: 16600000 instructions simulated : ctaid=(175,0,0) tid=(103,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1414,395584), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(1415,395584)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1418,395584), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(1419,395584)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1425,395584), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(1426,395584)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (1427,395584), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(1428,395584)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (1434,395584), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(1435,395584)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1445,395584), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(1446,395584)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (1449,395584), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(1450,395584)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1457,395584), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(1458,395584)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (1465,395584), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(1466,395584)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1474,395584), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(1475,395584)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1477,395584), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(1478,395584)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1481,395584), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (1481,395584), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(1482,395584)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(1482,395584)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (1496,395584), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(1497,395584)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (1501,395584), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(1502,395584)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (1502,395584), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1502,395584), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(1503,395584)
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1503,395584)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (1510,395584), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(1511,395584)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (1523,395584), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(1524,395584)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1526,395584), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1527,395584)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1532,395584), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1533,395584)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1539,395584), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1540,395584)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1545,395584), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(1546,395584)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (1554,395584), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(1555,395584)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (1560,395584), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(1561,395584)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (1564,395584), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(1565,395584)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (1568,395584), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(1569,395584)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1570,395584), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1571,395584)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1574,395584), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1575,395584)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (1577,395584), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(1578,395584)
GPGPU-Sim PTX: 16700000 instructions simulated : ctaid=(243,0,0) tid=(189,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (1587,395584), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(1588,395584)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1608,395584), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1609,395584)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (1617,395584), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(1618,395584)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1620,395584), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1621,395584)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (1623,395584), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(1624,395584)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1626,395584), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(1627,395584)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1630,395584), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(1631,395584)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1631,395584), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1632,395584)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1640,395584), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(1641,395584)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (1642,395584), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(1643,395584)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1645,395584), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1646,395584)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1653,395584), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1655,395584), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1659,395584), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (1675,395584), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1679,395584), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (1680,395584), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (1682,395584), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1689,395584), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (1697,395584), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1697,395584), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (1700,395584), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (1703,395584), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (1707,395584), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1710,395584), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1714,395584), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (1718,395584), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (1719,395584), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (1721,395584), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (1721,395584), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (1721,395584), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1722,395584), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (1734,395584), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1739,395584), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1749,395584), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (1752,395584), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (1755,395584), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1757,395584), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1758,395584), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (1761,395584), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (1775,395584), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (1778,395584), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (1778,395584), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (1779,395584), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1786,395584), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (1791,395584), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1794,395584), 3 CTAs running
GPGPU-Sim PTX: 16800000 instructions simulated : ctaid=(228,0,0) tid=(226,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (1800,395584), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1803,395584), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (1804,395584), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (1809,395584), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (1818,395584), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1825,395584), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (1825,395584), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (1826,395584), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (1832,395584), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (1834,395584), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1835,395584), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (1835,395584), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (1842,395584), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1842,395584), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1852,395584), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1854,395584), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1854,395584), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1855,395584), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1877,395584), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (1878,395584), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (1878,395584), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1891,395584), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1895,395584), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (1897,395584), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1898,395584), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (1907,395584), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1909,395584), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1917,395584), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (1919,395584), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1926,395584), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (1932,395584), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (1935,395584), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (1935,395584), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (1964,395584), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (1986,395584), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #3 (1996,395584), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 397584  inst.: 15905718 (ipc=462.1) sim_rate=68559 (inst/sec) elapsed = 0:0:03:52 / Sun Feb 28 21:40:04 2016
GPGPU-Sim uArch: Shader 1 finished CTA #3 (2000,395584), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #3 (2031,395584), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #5 (2046,395584), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (2073,395584), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (2105,395584), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #5 (2110,395584), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (2117,395584), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (2140,395584), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (2159,395584), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (2178,395584), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #2 (2317,395584), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (2331,395584), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #4 (2400,395584), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #5 (2427,395584), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #5 (2512,395584), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (2572,395584), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #4 (2640,395584), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #5 (2841,395584), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 3.
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 8 
gpu_sim_cycle = 2842
gpu_sim_insn = 925308
gpu_ipc =     325.5834
gpu_tot_sim_cycle = 398426
gpu_tot_sim_insn = 15906895
gpu_tot_ipc =      39.9243
gpu_tot_issued_cta = 2048
gpu_stall_dramfull = 300215
gpu_stall_icnt2sh    = 1127221
gpu_total_sim_rate=68564

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 921766
	L1I_total_cache_misses = 998
	L1I_total_cache_miss_rate = 0.0011
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6669
L1D_cache:
	L1D_cache_core[0]: Access = 83512, Miss = 40095, Miss_rate = 0.480, Pending_hits = 1443, Reservation_fails = 258686
	L1D_cache_core[1]: Access = 83531, Miss = 40229, Miss_rate = 0.482, Pending_hits = 1432, Reservation_fails = 260503
	L1D_cache_core[2]: Access = 82392, Miss = 39548, Miss_rate = 0.480, Pending_hits = 1426, Reservation_fails = 253138
	L1D_cache_core[3]: Access = 80380, Miss = 38800, Miss_rate = 0.483, Pending_hits = 1401, Reservation_fails = 252660
	L1D_cache_core[4]: Access = 79297, Miss = 37949, Miss_rate = 0.479, Pending_hits = 1405, Reservation_fails = 252307
	L1D_cache_core[5]: Access = 82405, Miss = 39772, Miss_rate = 0.483, Pending_hits = 1452, Reservation_fails = 258782
	L1D_cache_core[6]: Access = 81550, Miss = 39122, Miss_rate = 0.480, Pending_hits = 1380, Reservation_fails = 254674
	L1D_cache_core[7]: Access = 83672, Miss = 40192, Miss_rate = 0.480, Pending_hits = 1448, Reservation_fails = 258927
	L1D_cache_core[8]: Access = 83977, Miss = 40333, Miss_rate = 0.480, Pending_hits = 1410, Reservation_fails = 259297
	L1D_cache_core[9]: Access = 82385, Miss = 39835, Miss_rate = 0.484, Pending_hits = 1418, Reservation_fails = 257204
	L1D_cache_core[10]: Access = 81477, Miss = 39281, Miss_rate = 0.482, Pending_hits = 1360, Reservation_fails = 255670
	L1D_cache_core[11]: Access = 83621, Miss = 40253, Miss_rate = 0.481, Pending_hits = 1479, Reservation_fails = 260651
	L1D_cache_core[12]: Access = 85198, Miss = 41085, Miss_rate = 0.482, Pending_hits = 1410, Reservation_fails = 258773
	L1D_cache_core[13]: Access = 79017, Miss = 38005, Miss_rate = 0.481, Pending_hits = 1434, Reservation_fails = 252538
	L1D_cache_core[14]: Access = 84134, Miss = 40601, Miss_rate = 0.483, Pending_hits = 1373, Reservation_fails = 261009
	L1D_total_cache_accesses = 1236548
	L1D_total_cache_misses = 595100
	L1D_total_cache_miss_rate = 0.4813
	L1D_total_cache_pending_hits = 21271
	L1D_total_cache_reservation_fails = 3854819
	L1D_cache_data_port_util = 0.109
	L1D_cache_fill_port_util = 0.033
L1C_cache:
	L1C_total_cache_accesses = 131682
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0036
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3157
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 613829
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 21051
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 187060
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1482067
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 131202
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3157
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 6348
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 220
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 408040
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2372752
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 920768
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 998
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6669
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
2605, 2618, 2257, 2141, 2534, 2342, 2759, 2472, 2433, 2448, 2540, 2304, 2588, 2760, 2117, 2699, 2356, 2354, 2423, 2441, 2924, 2547, 2603, 2542, 2310, 2701, 2508, 2783, 2640, 1835, 2464, 2536, 2534, 2252, 2532, 2274, 2959, 2509, 2533, 2181, 2196, 1593, 2208, 1578, 2088, 1582, 1930, 1418, 
gpgpu_n_tot_thrd_icount = 53991776
gpgpu_n_tot_w_icount = 1687243
gpgpu_n_stall_shd_mem = 4696270
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 187060
gpgpu_n_mem_write_global = 414608
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 2035942
gpgpu_n_store_insn = 681548
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1617428
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3157
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3157
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 4693113
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:8023932	W0_Idle:537885	W0_Scoreboard:1155200	W1:423565	W2:195120	W3:123098	W4:88852	W5:70905	W6:60401	W7:52314	W8:46524	W9:43042	W10:38362	W11:35598	W12:31153	W13:26882	W14:24351	W15:20727	W16:16821	W17:14545	W18:15193	W19:11873	W20:13040	W21:13159	W22:13046	W23:13125	W24:12923	W25:12617	W26:9900	W27:6904	W28:4741	W29:1920	W30:741	W31:41	W32:245760
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1496480 {8:187060,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 16605536 {40:414327,72:90,136:191,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 25440160 {136:187060,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3316864 {8:414608,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmrqlatency = 411 
maxdqlatency = 0 
maxmflatency = 1128 
averagemflatency = 331 
max_icnt2mem_latency = 840 
max_icnt2sh_latency = 397539 
mrq_lat_table:34383 	3942 	1299 	2612 	4531 	1276 	739 	344 	24 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	171989 	388004 	41675 	15 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	25452 	6140 	34680 	278545 	150016 	106261 	649 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	30782 	79042 	71521 	5721 	9 	0 	0 	2 	9 	38 	944 	10812 	30092 	88776 	184099 	99836 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	93 	704 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        33        25        28        32        25        35        32        33        30        31        25        32        33        33        34 
dram[1]:        35        35        32        35        21        28        30        28        32        30        31        29        32        33        39        38 
dram[2]:        34        38        41        31        29        27        32        32        29        32        28        22        39        38        34        40 
dram[3]:        33        32        34        36        32        24        26        28        28        32        21        28        32        32        32        42 
dram[4]:        32        32        31        31        31        32        32        32        32        32        26        29        32        34        32        32 
dram[5]:        32        26        30        29        35        30        30        28        33        31        32        32        33        32        32        32 
maximum service time to same row:
dram[0]:     35999     34349     50826     47409     49778     41475     32772     52851     58032     47611     49884     38203     48300     48157     44067     44918 
dram[1]:     34388     37812     50645     48684     46899     53862     46585     30665     29875     68890     59750     51621     52167     48532     54624     59014 
dram[2]:     35482     30800     50678     41496     51544     53418     46596     51566     36272     24831     35557     28160     48305     48128     56496     65659 
dram[3]:     42267     46950     50674     49020     40055     53656     41046     41803     48572     43511     33709     28682     56732     47893     37160     57631 
dram[4]:     36419     40979     31845     51066     48497     54490     48432     67884     40804     24515     32010     44700     54472     44632     38722     43553 
dram[5]:     38289     38053     53634     54894     66489     38012     45531     50708     54636     48744     41734     32261     55784     47919     62369     58586 
average row accesses per activate:
dram[0]:  4.435185  3.875912  3.930769  4.298387  4.655172  4.615385  4.698413  4.515385  4.737705  4.551181  4.042017  3.744361  4.840909  4.988506  8.204082  8.020000 
dram[1]:  4.780952  5.142857  4.080000  4.119048  3.459120  3.971429  4.507812  3.993421  3.878981  4.346154  4.419643  4.412844  4.242718  4.330000  7.339286  9.534883 
dram[2]:  3.888889  4.282258  4.445312  3.914286  3.859259  4.263566  4.893443  5.440367  4.301471  3.869281  4.590476  3.731343  4.676768  4.797873  6.949152  8.083333 
dram[3]:  4.243698  3.919708  4.443478  4.825688  4.513043  3.859155  5.154545  3.844594  4.197080  3.570552  3.423841  3.976191  4.610526  4.976744  7.923077  7.960784 
dram[4]:  5.079208  5.047170  4.130769  3.659575  4.730435  4.677966  4.318519  4.655462  5.109244  5.676471  4.105691  3.782946  4.742268  5.594937  8.739130  8.622222 
dram[5]:  4.219512  4.105263  3.453947  3.705036  4.037594  4.044776  5.183486  4.423077  3.960265  3.768212  4.352941  4.148760  5.313253  4.094340  7.365385  7.428571 
average row locality = 49150/10916 = 4.502565
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       401       426       412       441       456       449       514       502       498       492       436       456       402       416       402       401 
dram[1]:       412       440       416       425       446       469       500       530       521       490       449       435       413       413       411       410 
dram[2]:       427       426       453       430       428       459       503       505       505       505       445       456       443       427       409       387 
dram[3]:       410       426       419       433       425       449       491       493       492       505       472       459       416       408       412       405 
dram[4]:       425       435       427       424       447       459       498       479       516       488       464       441       430       421       401       388 
dram[5]:       428       438       422       423       444       457       490       494       515       487       472       452       415       411       383       416 
total reads: 42897
bank skew: 530/383 = 1.38
chip skew: 7208/7104 = 1.01
number of total write accesses:
dram[0]:        78       105        99        92        84        91        78        85        80        86        45        42        24        18         0         0 
dram[1]:        90       100        94        94       104        87        77        77        88        75        46        46        24        20         0         0 
dram[2]:        98       105       116       118        93        91        94        88        80        87        37        44        20        24         1         1 
dram[3]:        95       111        92        93        94        99        76        76        83        77        45        42        22        20         0         1 
dram[4]:        88       100       110        92        97        93        85        75        92        91        41        47        30        21         1         0 
dram[5]:        91       108       103        92        93        85        75        81        83        82        46        50        26        23         0         0 
total reads: 6253
min_bank_accesses = 0!
chip skew: 1097/1007 = 1.09
average mf latency per bank:
dram[0]:       1984      1781      2231      2215      2180      2072      2072      2042      1883      1910      5609      5846      8268      8193      7342      7302
dram[1]:       1894      1802      2310      2315      2172      2132      2040      2086      1861      2007      5474      6100      7932      8194      7163      7068
dram[2]:       1883      1763      2046      2017      2245      2111      2007      1974      1943      1943      5714      5926      7561      7851      7156      7570
dram[3]:       1935      1742      2292      2253      2238      2081      2139      2121      1898      1922      5331      5720      8111      8041      7063      7246
dram[4]:       2381      1886      2709      2252      2743      2114      2690      2163      2413      1896     39617      5970     10118      8008      9536      7657
dram[5]:       1821      1858      2155      2398      2095      2167      2087      2107      1834      1964      5444      5851      8102      8122      7317      7059
maximum mf latency per bank:
dram[0]:       1024       862       840       822       944       813       865       824       823       848      1044       899       943      1021       910       923
dram[1]:        860       841       849       854       948       841       863       806       818       768       841       896       901       915       960       895
dram[2]:        924       933       828       943       872       999       848      1005       846       966      1042       931       773      1019       874      1006
dram[3]:        862       747       781       923       881       831       821       896       827       855       834       758       835       808       894       927
dram[4]:        949      1104      1073       879       989       850      1021       905      1073       807      1023       777      1080       862      1106       968
dram[5]:        823      1128       795       853       842       917       824       850       881       868       807       862       841       789       873       859

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=525917 n_nop=506716 n_act=1763 n_pre=1747 n_req=8111 n_rd=14208 n_write=1483 bw_util=0.05967
n_activity=110787 dram_eff=0.2833
bk0: 802a 519477i bk1: 852a 518633i bk2: 824a 518348i bk3: 882a 517526i bk4: 912a 518762i bk5: 898a 518315i bk6: 1028a 517845i bk7: 1004a 517428i bk8: 996a 517590i bk9: 984a 518081i bk10: 872a 518549i bk11: 912a 518208i bk12: 804a 519800i bk13: 832a 519871i bk14: 804a 521336i bk15: 802a 521255i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.157645
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=525917 n_nop=506366 n_act=1850 n_pre=1834 n_req=8202 n_rd=14360 n_write=1507 bw_util=0.06034
n_activity=113869 dram_eff=0.2787
bk0: 824a 519720i bk1: 880a 519640i bk2: 832a 518809i bk3: 850a 518660i bk4: 892a 518053i bk5: 938a 518243i bk6: 1000a 518062i bk7: 1060a 517276i bk8: 1042a 517428i bk9: 980a 518059i bk10: 898a 519402i bk11: 870a 519410i bk12: 826a 519935i bk13: 826a 519738i bk14: 822a 521579i bk15: 820a 522069i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.100318
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=525917 n_nop=506203 n_act=1850 n_pre=1834 n_req=8305 n_rd=14416 n_write=1614 bw_util=0.06096
n_activity=113660 dram_eff=0.2821
bk0: 854a 518583i bk1: 852a 518865i bk2: 906a 517769i bk3: 860a 517754i bk4: 856a 518557i bk5: 918a 518461i bk6: 1006a 517103i bk7: 1010a 517035i bk8: 1010a 518088i bk9: 1010a 517152i bk10: 890a 519637i bk11: 912a 518049i bk12: 886a 519406i bk13: 854a 519272i bk14: 818a 521253i bk15: 774a 521976i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.165024
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=525917 n_nop=506482 n_act=1856 n_pre=1840 n_req=8141 n_rd=14230 n_write=1509 bw_util=0.05985
n_activity=113515 dram_eff=0.2773
bk0: 820a 519009i bk1: 852a 518546i bk2: 838a 519360i bk3: 866a 519211i bk4: 850a 518985i bk5: 898a 517947i bk6: 982a 518709i bk7: 986a 517464i bk8: 984a 518111i bk9: 1010a 517452i bk10: 944a 518485i bk11: 918a 518958i bk12: 832a 520177i bk13: 816a 520405i bk14: 824a 521616i bk15: 810a 522124i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.0893924
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=525917 n_nop=506669 n_act=1705 n_pre=1689 n_req=8206 n_rd=14286 n_write=1568 bw_util=0.06029
n_activity=115396 dram_eff=0.2748
bk0: 850a 519417i bk1: 870a 518992i bk2: 854a 518375i bk3: 848a 518468i bk4: 894a 518987i bk5: 918a 518204i bk6: 996a 517573i bk7: 958a 517341i bk8: 1032a 518235i bk9: 976a 517728i bk10: 928a 518972i bk11: 882a 518105i bk12: 860a 519139i bk13: 842a 519521i bk14: 802a 521424i bk15: 776a 521350i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.173299
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=525917 n_nop=506321 n_act=1892 n_pre=1876 n_req=8185 n_rd=14294 n_write=1534 bw_util=0.06019
n_activity=113139 dram_eff=0.2798
bk0: 856a 519009i bk1: 876a 518453i bk2: 844a 518064i bk3: 846a 517776i bk4: 888a 518522i bk5: 914a 518054i bk6: 980a 518199i bk7: 988a 517391i bk8: 1030a 517431i bk9: 974a 517867i bk10: 944a 518900i bk11: 904a 518579i bk12: 830a 520418i bk13: 822a 519527i bk14: 766a 521937i bk15: 832a 521626i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.11945

========= L2 cache stats =========
L2_cache_bank[0]: Access = 46338, Miss = 3521, Miss_rate = 0.076, Pending_hits = 10, Reservation_fails = 435
L2_cache_bank[1]: Access = 46898, Miss = 3583, Miss_rate = 0.076, Pending_hits = 6, Reservation_fails = 493
L2_cache_bank[2]: Access = 46349, Miss = 3568, Miss_rate = 0.077, Pending_hits = 11, Reservation_fails = 201
L2_cache_bank[3]: Access = 47629, Miss = 3612, Miss_rate = 0.076, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[4]: Access = 46427, Miss = 3613, Miss_rate = 0.078, Pending_hits = 8, Reservation_fails = 199
L2_cache_bank[5]: Access = 46613, Miss = 3595, Miss_rate = 0.077, Pending_hits = 11, Reservation_fails = 642
L2_cache_bank[6]: Access = 46760, Miss = 3537, Miss_rate = 0.076, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[7]: Access = 46893, Miss = 3578, Miss_rate = 0.076, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[8]: Access = 86798, Miss = 3608, Miss_rate = 0.042, Pending_hits = 14, Reservation_fails = 563
L2_cache_bank[9]: Access = 47016, Miss = 3535, Miss_rate = 0.075, Pending_hits = 11, Reservation_fails = 1059
L2_cache_bank[10]: Access = 46941, Miss = 3569, Miss_rate = 0.076, Pending_hits = 10, Reservation_fails = 0
L2_cache_bank[11]: Access = 47081, Miss = 3578, Miss_rate = 0.076, Pending_hits = 8, Reservation_fails = 19
L2_total_cache_accesses = 601743
L2_total_cache_misses = 42897
L2_total_cache_miss_rate = 0.0713
L2_total_cache_pending_hits = 107
L2_total_cache_reservation_fails = 3611
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 147361
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 25
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 39674
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3278
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 108
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 411317
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 73
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 3218
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 50
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 225
L2_cache_data_port_util = 0.212
L2_cache_fill_port_util = 0.036

icnt_total_pkts_mem_to_simt=1350253
icnt_total_pkts_simt_to_mem=1017014
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 9.45435
	minimum = 6
	maximum = 36
Network latency average = 8.94923
	minimum = 6
	maximum = 29
Slowest packet = 1201329
Flit latency average = 7.65679
	minimum = 6
	maximum = 25
Slowest flit = 2362310
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0305471
	minimum = 0.0204082 (at node 1)
	maximum = 0.0365939 (at node 20)
Accepted packet rate average = 0.0305471
	minimum = 0.0204082 (at node 1)
	maximum = 0.0365939 (at node 20)
Injected flit rate average = 0.0831574
	minimum = 0.0225194 (at node 1)
	maximum = 0.155172 (at node 25)
Accepted flit rate average= 0.0831574
	minimum = 0.0341309 (at node 19)
	maximum = 0.145672 (at node 3)
Injected packet length average = 2.72227
Accepted packet length average = 2.72227
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 31.3563 (8 samples)
	minimum = 6 (8 samples)
	maximum = 290.375 (8 samples)
Network latency average = 20.0998 (8 samples)
	minimum = 6 (8 samples)
	maximum = 237.875 (8 samples)
Flit latency average = 16.8666 (8 samples)
	minimum = 6 (8 samples)
	maximum = 235.5 (8 samples)
Fragmentation average = 0.0196153 (8 samples)
	minimum = 0 (8 samples)
	maximum = 150.5 (8 samples)
Injected packet rate average = 0.059445 (8 samples)
	minimum = 0.0468654 (8 samples)
	maximum = 0.122257 (8 samples)
Accepted packet rate average = 0.059445 (8 samples)
	minimum = 0.0468654 (8 samples)
	maximum = 0.122257 (8 samples)
Injected flit rate average = 0.12902 (8 samples)
	minimum = 0.0724416 (8 samples)
	maximum = 0.244265 (8 samples)
Accepted flit rate average = 0.12902 (8 samples)
	minimum = 0.0854118 (8 samples)
	maximum = 0.259227 (8 samples)
Injected packet size average = 2.17041 (8 samples)
Accepted packet size average = 2.17041 (8 samples)
Hops average = 1 (8 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 3 min, 52 sec (232 sec)
gpgpu_simulation_rate = 68564 (inst/sec)
gpgpu_simulation_rate = 1717 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x405636 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 1 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,398426)
GPGPU-Sim uArch: Shader 2 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,398426)
GPGPU-Sim uArch: Shader 3 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,398426)
GPGPU-Sim uArch: Shader 4 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,398426)
GPGPU-Sim uArch: Shader 5 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,398426)
GPGPU-Sim uArch: Shader 6 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,398426)
GPGPU-Sim uArch: Shader 7 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,398426)
GPGPU-Sim uArch: Shader 8 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,398426)
GPGPU-Sim uArch: Shader 9 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,398426)
GPGPU-Sim uArch: Shader 10 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,398426)
GPGPU-Sim uArch: Shader 11 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,398426)
GPGPU-Sim uArch: Shader 12 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,398426)
GPGPU-Sim uArch: Shader 13 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,398426)
GPGPU-Sim uArch: Shader 14 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,398426)
GPGPU-Sim uArch: Shader 0 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,398426)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,398426)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,398426)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,398426)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,398426)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,398426)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,398426)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,398426)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,398426)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,398426)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,398426)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,398426)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,398426)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,398426)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,398426)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,398426)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,398426)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,398426)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,398426)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,398426)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,398426)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,398426)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,398426)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,398426)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,398426)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,398426)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,398426)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,398426)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,398426)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,398426)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,398426)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,398426)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,398426)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,398426)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,398426)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,398426)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,398426)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,398426)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,398426)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,398426)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,398426)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,398426)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,398426)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,398426)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,398426)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,398426)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,398426)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,398426)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,398426)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,398426)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,398426)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,398426)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,398426)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,398426)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,398426)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,398426)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,398426)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,398426)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,398426)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,398426)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,398426)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,398426)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,398426)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,398426)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,398426)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,398426)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,398426)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,398426)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,398426)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,398426)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,398426)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,398426)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,398426)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,398426)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,398426)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,398426)
GPGPU-Sim PTX: 16900000 instructions simulated : ctaid=(1,0,0) tid=(200,0,0)
GPGPU-Sim PTX: 17000000 instructions simulated : ctaid=(19,0,0) tid=(168,0,0)
GPGPU-Sim PTX: 17100000 instructions simulated : ctaid=(13,0,0) tid=(40,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (373,398426), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (373,398426), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (373,398426), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (373,398426), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (373,398426), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(374,398426)
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(374,398426)
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(374,398426)
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(374,398426)
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(374,398426)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (376,398426), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (376,398426), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(377,398426)
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(377,398426)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (378,398426), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (378,398426), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(379,398426)
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(379,398426)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (385,398426), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(386,398426)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (390,398426), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (390,398426), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(391,398426)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(391,398426)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (391,398426), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (391,398426), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(392,398426)
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(392,398426)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (397,398426), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (397,398426), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(398,398426)
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(398,398426)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (400,398426), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (400,398426), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(401,398426)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(401,398426)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (405,398426), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(406,398426)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (411,398426), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (411,398426), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (411,398426), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(412,398426)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(412,398426)
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(412,398426)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (413,398426), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(414,398426)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (417,398426), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (417,398426), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(418,398426)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(418,398426)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (418,398426), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(419,398426)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (423,398426), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(424,398426)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (424,398426), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (424,398426), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(425,398426)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(425,398426)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (427,398426), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(428,398426)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (429,398426), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(430,398426)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (432,398426), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (432,398426), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (432,398426), 3 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(433,398426)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(434,398426)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(435,398426)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (437,398426), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (437,398426), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(438,398426)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(438,398426)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (443,398426), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (443,398426), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(444,398426)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(444,398426)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (447,398426), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (447,398426), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (447,398426), 3 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(448,398426)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(449,398426)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(450,398426)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (450,398426), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(451,398426)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (457,398426), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(458,398426)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (463,398426), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (463,398426), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(464,398426)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(465,398426)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (465,398426), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (465,398426), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(466,398426)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(466,398426)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (471,398426), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (471,398426), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(472,398426)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(472,398426)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (472,398426), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(473,398426)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (474,398426), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (474,398426), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (474,398426), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(475,398426)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(475,398426)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(476,398426)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (481,398426), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(482,398426)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (482,398426), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(483,398426)
GPGPU-Sim PTX: 17200000 instructions simulated : ctaid=(110,0,0) tid=(40,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (484,398426), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (484,398426), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (484,398426), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(485,398426)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(485,398426)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(486,398426)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (488,398426), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(489,398426)
GPGPU-Sim uArch: cycles simulated: 398926  inst.: 16269263 (ipc=724.7) sim_rate=69825 (inst/sec) elapsed = 0:0:03:53 / Sun Feb 28 21:40:05 2016
GPGPU-Sim uArch: Shader 9 finished CTA #3 (513,398426), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(514,398426)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (548,398426), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(549,398426)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (557,398426), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (557,398426), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(558,398426)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(558,398426)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (558,398426), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(559,398426)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (566,398426), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(567,398426)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (569,398426), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (569,398426), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(570,398426)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (570,398426), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(571,398426)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(571,398426)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (572,398426), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (572,398426), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (572,398426), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (572,398426), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(573,398426)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(573,398426)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (573,398426), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (573,398426), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(574,398426)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(574,398426)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(574,398426)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(575,398426)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (575,398426), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (575,398426), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(576,398426)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(577,398426)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (579,398426), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (579,398426), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(580,398426)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(581,398426)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (589,398426), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (589,398426), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (589,398426), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (589,398426), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(590,398426)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(590,398426)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(591,398426)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(591,398426)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (594,398426), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (594,398426), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (594,398426), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(595,398426)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(595,398426)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(596,398426)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (599,398426), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (599,398426), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(600,398426)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(600,398426)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (602,398426), 5 CTAs running
GPGPU-Sim PTX: 17300000 instructions simulated : ctaid=(153,0,0) tid=(40,0,0)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(603,398426)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (605,398426), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(606,398426)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (609,398426), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(610,398426)
GPGPU-Sim PTX: 17400000 instructions simulated : ctaid=(149,0,0) tid=(8,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (726,398426), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(727,398426)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (742,398426), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(743,398426)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (765,398426), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(766,398426)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (770,398426), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(771,398426)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (775,398426), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(776,398426)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (785,398426), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(786,398426)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (787,398426), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(788,398426)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (788,398426), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(789,398426)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (789,398426), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(790,398426)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (791,398426), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (791,398426), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(792,398426)
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(792,398426)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (798,398426), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(799,398426)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (802,398426), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (802,398426), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(803,398426)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(804,398426)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (807,398426), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(808,398426)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (819,398426), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(820,398426)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (821,398426), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(822,398426)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (823,398426), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(824,398426)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (825,398426), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(826,398426)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (827,398426), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(828,398426)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (830,398426), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(831,398426)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (831,398426), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(832,398426)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (833,398426), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (833,398426), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(834,398426)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (834,398426), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(835,398426)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(835,398426)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (844,398426), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(845,398426)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (849,398426), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(850,398426)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (852,398426), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(853,398426)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (856,398426), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (856,398426), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(857,398426)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(858,398426)
GPGPU-Sim PTX: 17500000 instructions simulated : ctaid=(192,0,0) tid=(168,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (873,398426), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(874,398426)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (876,398426), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(877,398426)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (877,398426), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (877,398426), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(878,398426)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(878,398426)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (878,398426), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(879,398426)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (879,398426), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(880,398426)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (881,398426), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(882,398426)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (885,398426), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(886,398426)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (888,398426), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(889,398426)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (891,398426), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(892,398426)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (896,398426), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (896,398426), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(897,398426)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(898,398426)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (905,398426), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(906,398426)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (909,398426), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (909,398426), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (909,398426), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(910,398426)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(910,398426)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(911,398426)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (912,398426), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(913,398426)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (913,398426), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(914,398426)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (914,398426), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (914,398426), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(915,398426)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (915,398426), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(916,398426)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(916,398426)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (917,398426), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(918,398426)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (920,398426), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(921,398426)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (921,398426), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(922,398426)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (924,398426), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(925,398426)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (933,398426), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(934,398426)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (935,398426), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (935,398426), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(936,398426)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(937,398426)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (937,398426), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(938,398426)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (938,398426), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(939,398426)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (939,398426), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(940,398426)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (940,398426), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(941,398426)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (945,398426), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(946,398426)
GPGPU-Sim PTX: 17600000 instructions simulated : ctaid=(232,0,0) tid=(168,0,0)
GPGPU-Sim uArch: cycles simulated: 399426  inst.: 16642799 (ipc=735.9) sim_rate=70820 (inst/sec) elapsed = 0:0:03:55 / Sun Feb 28 21:40:07 2016
GPGPU-Sim uArch: Shader 11 finished CTA #4 (1010,398426), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(1011,398426)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (1011,398426), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(1012,398426)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (1018,398426), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (1018,398426), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(1019,398426)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(1019,398426)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (1019,398426), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(1020,398426)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (1025,398426), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(1026,398426)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (1027,398426), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(1028,398426)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (1033,398426), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(1034,398426)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (1034,398426), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (1034,398426), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(1035,398426)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(1036,398426)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (1038,398426), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(1039,398426)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (1041,398426), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(1042,398426)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (1044,398426), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (1044,398426), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (1044,398426), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(1045,398426)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (1047,398426), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (1049,398426), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (1057,398426), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (1057,398426), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (1058,398426), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (1058,398426), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (1064,398426), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (1066,398426), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1066,398426), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (1071,398426), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (1074,398426), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1074,398426), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (1083,398426), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (1084,398426), 5 CTAs running
GPGPU-Sim PTX: 17700000 instructions simulated : ctaid=(215,0,0) tid=(168,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1136,398426), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1140,398426), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1143,398426), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (1149,398426), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (1153,398426), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1155,398426), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1163,398426), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1166,398426), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1168,398426), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1170,398426), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1181,398426), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1182,398426), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1191,398426), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1192,398426), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1192,398426), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1194,398426), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1195,398426), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1196,398426), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1197,398426), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1199,398426), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1207,398426), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1209,398426), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1214,398426), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (1215,398426), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (1215,398426), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1222,398426), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1222,398426), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1223,398426), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (1223,398426), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1231,398426), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1236,398426), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (1244,398426), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1251,398426), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (1253,398426), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1253,398426), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (1259,398426), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (1264,398426), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1269,398426), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (1271,398426), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (1279,398426), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #2 (1281,398426), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1284,398426), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (1285,398426), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (1285,398426), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (1290,398426), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (1292,398426), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (1293,398426), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (1294,398426), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #3 (1295,398426), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (1297,398426), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1298,398426), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (1298,398426), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (1300,398426), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (1303,398426), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (1305,398426), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (1308,398426), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (1309,398426), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (1322,398426), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (1323,398426), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (1325,398426), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #4 (1346,398426), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #4 (1347,398426), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #4 (1351,398426), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #4 (1356,398426), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #4 (1357,398426), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #3 (1358,398426), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (1359,398426), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #4 (1362,398426), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #4 (1367,398426), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #2 (1373,398426), 1 CTAs running
GPGPU-Sim PTX: 17800000 instructions simulated : ctaid=(251,0,0) tid=(104,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (1393,398426), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #4 (1396,398426), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #4 (1407,398426), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #4 (1419,398426), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 5.
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 9 
gpu_sim_cycle = 1420
gpu_sim_insn = 917504
gpu_ipc =     646.1296
gpu_tot_sim_cycle = 399846
gpu_tot_sim_insn = 16824399
gpu_tot_ipc =      42.0772
gpu_tot_issued_cta = 2304
gpu_stall_dramfull = 300215
gpu_stall_icnt2sh    = 1127519
gpu_total_sim_rate=71593

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 940198
	L1I_total_cache_misses = 998
	L1I_total_cache_miss_rate = 0.0011
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6669
L1D_cache:
	L1D_cache_core[0]: Access = 83648, Miss = 40125, Miss_rate = 0.480, Pending_hits = 1533, Reservation_fails = 258686
	L1D_cache_core[1]: Access = 83667, Miss = 40259, Miss_rate = 0.481, Pending_hits = 1522, Reservation_fails = 260503
	L1D_cache_core[2]: Access = 82520, Miss = 39580, Miss_rate = 0.480, Pending_hits = 1522, Reservation_fails = 253138
	L1D_cache_core[3]: Access = 80516, Miss = 38832, Miss_rate = 0.482, Pending_hits = 1497, Reservation_fails = 252660
	L1D_cache_core[4]: Access = 79441, Miss = 37982, Miss_rate = 0.478, Pending_hits = 1504, Reservation_fails = 252307
	L1D_cache_core[5]: Access = 82549, Miss = 39804, Miss_rate = 0.482, Pending_hits = 1548, Reservation_fails = 258782
	L1D_cache_core[6]: Access = 81686, Miss = 39156, Miss_rate = 0.479, Pending_hits = 1482, Reservation_fails = 254674
	L1D_cache_core[7]: Access = 83808, Miss = 40221, Miss_rate = 0.480, Pending_hits = 1535, Reservation_fails = 258927
	L1D_cache_core[8]: Access = 84113, Miss = 40365, Miss_rate = 0.480, Pending_hits = 1506, Reservation_fails = 259297
	L1D_cache_core[9]: Access = 82521, Miss = 39863, Miss_rate = 0.483, Pending_hits = 1502, Reservation_fails = 257204
	L1D_cache_core[10]: Access = 81621, Miss = 39315, Miss_rate = 0.482, Pending_hits = 1462, Reservation_fails = 255670
	L1D_cache_core[11]: Access = 83757, Miss = 40286, Miss_rate = 0.481, Pending_hits = 1578, Reservation_fails = 260651
	L1D_cache_core[12]: Access = 85334, Miss = 41117, Miss_rate = 0.482, Pending_hits = 1506, Reservation_fails = 258773
	L1D_cache_core[13]: Access = 79145, Miss = 38032, Miss_rate = 0.481, Pending_hits = 1515, Reservation_fails = 252538
	L1D_cache_core[14]: Access = 84270, Miss = 40635, Miss_rate = 0.482, Pending_hits = 1475, Reservation_fails = 261009
	L1D_total_cache_accesses = 1238596
	L1D_total_cache_misses = 595572
	L1D_total_cache_miss_rate = 0.4808
	L1D_total_cache_pending_hits = 22687
	L1D_total_cache_reservation_fails = 3854819
	L1D_cache_data_port_util = 0.108
	L1D_cache_fill_port_util = 0.033
L1C_cache:
	L1C_total_cache_accesses = 135778
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0035
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3157
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 613989
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 22467
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 187532
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1482067
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 135298
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3157
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 6348
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 220
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 408040
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2372752
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 939200
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 998
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6669
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
2650, 2663, 2302, 2186, 2579, 2387, 2804, 2517, 2478, 2493, 2585, 2349, 2633, 2805, 2162, 2744, 2401, 2399, 2468, 2486, 2969, 2592, 2648, 2587, 2355, 2746, 2553, 2828, 2685, 1880, 2509, 2581, 2579, 2297, 2577, 2319, 3004, 2554, 2578, 2226, 2226, 1623, 2238, 1608, 2118, 1612, 1960, 1448, 
gpgpu_n_tot_thrd_icount = 54974816
gpgpu_n_tot_w_icount = 1717963
gpgpu_n_stall_shd_mem = 4696270
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 187532
gpgpu_n_mem_write_global = 414608
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 2101478
gpgpu_n_store_insn = 681548
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1748500
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3157
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3157
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 4693113
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:8024772	W0_Idle:538438	W0_Scoreboard:1163833	W1:423565	W2:195120	W3:123098	W4:88852	W5:70905	W6:60401	W7:52314	W8:46524	W9:43042	W10:38362	W11:35598	W12:31153	W13:26882	W14:24351	W15:20727	W16:16821	W17:14545	W18:15193	W19:11873	W20:13040	W21:13159	W22:13046	W23:13125	W24:12923	W25:12617	W26:9900	W27:6904	W28:4741	W29:1920	W30:741	W31:41	W32:276480
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1500256 {8:187532,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 16605536 {40:414327,72:90,136:191,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 25504352 {136:187532,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3316864 {8:414608,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmrqlatency = 411 
maxdqlatency = 0 
maxmflatency = 1128 
averagemflatency = 331 
max_icnt2mem_latency = 840 
max_icnt2sh_latency = 397539 
mrq_lat_table:34383 	3942 	1299 	2612 	4531 	1276 	739 	344 	24 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	172461 	388004 	41675 	15 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	25924 	6140 	34680 	278545 	150016 	106261 	649 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	31101 	79188 	71528 	5721 	9 	0 	0 	2 	9 	38 	944 	10812 	30092 	88776 	184099 	99836 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	96 	704 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        33        25        28        32        25        35        32        33        30        31        25        32        33        33        34 
dram[1]:        35        35        32        35        21        28        30        28        32        30        31        29        32        33        39        38 
dram[2]:        34        38        41        31        29        27        32        32        29        32        28        22        39        38        34        40 
dram[3]:        33        32        34        36        32        24        26        28        28        32        21        28        32        32        32        42 
dram[4]:        32        32        31        31        31        32        32        32        32        32        26        29        32        34        32        32 
dram[5]:        32        26        30        29        35        30        30        28        33        31        32        32        33        32        32        32 
maximum service time to same row:
dram[0]:     35999     34349     50826     47409     49778     41475     32772     52851     58032     47611     49884     38203     48300     48157     44067     44918 
dram[1]:     34388     37812     50645     48684     46899     53862     46585     30665     29875     68890     59750     51621     52167     48532     54624     59014 
dram[2]:     35482     30800     50678     41496     51544     53418     46596     51566     36272     24831     35557     28160     48305     48128     56496     65659 
dram[3]:     42267     46950     50674     49020     40055     53656     41046     41803     48572     43511     33709     28682     56732     47893     37160     57631 
dram[4]:     36419     40979     31845     51066     48497     54490     48432     67884     40804     24515     32010     44700     54472     44632     38722     43553 
dram[5]:     38289     38053     53634     54894     66489     38012     45531     50708     54636     48744     41734     32261     55784     47919     62369     58586 
average row accesses per activate:
dram[0]:  4.435185  3.875912  3.930769  4.298387  4.655172  4.615385  4.698413  4.515385  4.737705  4.551181  4.042017  3.744361  4.840909  4.988506  8.204082  8.020000 
dram[1]:  4.780952  5.142857  4.080000  4.119048  3.459120  3.971429  4.507812  3.993421  3.878981  4.346154  4.419643  4.412844  4.242718  4.330000  7.339286  9.534883 
dram[2]:  3.888889  4.282258  4.445312  3.914286  3.859259  4.263566  4.893443  5.440367  4.301471  3.869281  4.590476  3.731343  4.676768  4.797873  6.949152  8.083333 
dram[3]:  4.243698  3.919708  4.443478  4.825688  4.513043  3.859155  5.154545  3.844594  4.197080  3.570552  3.423841  3.976191  4.610526  4.976744  7.923077  7.960784 
dram[4]:  5.079208  5.047170  4.130769  3.659575  4.730435  4.677966  4.318519  4.655462  5.109244  5.676471  4.105691  3.782946  4.742268  5.594937  8.739130  8.622222 
dram[5]:  4.219512  4.105263  3.453947  3.705036  4.037594  4.044776  5.183486  4.423077  3.960265  3.768212  4.352941  4.148760  5.313253  4.094340  7.365385  7.428571 
average row locality = 49150/10916 = 4.502565
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       401       426       412       441       456       449       514       502       498       492       436       456       402       416       402       401 
dram[1]:       412       440       416       425       446       469       500       530       521       490       449       435       413       413       411       410 
dram[2]:       427       426       453       430       428       459       503       505       505       505       445       456       443       427       409       387 
dram[3]:       410       426       419       433       425       449       491       493       492       505       472       459       416       408       412       405 
dram[4]:       425       435       427       424       447       459       498       479       516       488       464       441       430       421       401       388 
dram[5]:       428       438       422       423       444       457       490       494       515       487       472       452       415       411       383       416 
total reads: 42897
bank skew: 530/383 = 1.38
chip skew: 7208/7104 = 1.01
number of total write accesses:
dram[0]:        78       105        99        92        84        91        78        85        80        86        45        42        24        18         0         0 
dram[1]:        90       100        94        94       104        87        77        77        88        75        46        46        24        20         0         0 
dram[2]:        98       105       116       118        93        91        94        88        80        87        37        44        20        24         1         1 
dram[3]:        95       111        92        93        94        99        76        76        83        77        45        42        22        20         0         1 
dram[4]:        88       100       110        92        97        93        85        75        92        91        41        47        30        21         1         0 
dram[5]:        91       108       103        92        93        85        75        81        83        82        46        50        26        23         0         0 
total reads: 6253
min_bank_accesses = 0!
chip skew: 1097/1007 = 1.09
average mf latency per bank:
dram[0]:       1984      1781      2231      2215      2180      2072      2072      2042      1883      1910      5615      5853      8275      8200      7342      7302
dram[1]:       1894      1802      2310      2315      2172      2132      2040      2086      1861      2007      5480      6106      7938      8200      7163      7068
dram[2]:       1883      1763      2046      2017      2245      2111      2007      1974      1943      1943      5720      5932      7567      7857      7156      7570
dram[3]:       1935      1742      2292      2253      2238      2081      2139      2121      1898      1922      5337      5727      8117      8046      7063      7246
dram[4]:       2381      1886      2709      2252      2743      2114      2690      2163      2413      1896     39624      5976     10124      8013      9536      7657
dram[5]:       1821      1858      2155      2398      2095      2167      2087      2107      1834      1964      5451      5858      8108      8127      7317      7059
maximum mf latency per bank:
dram[0]:       1024       862       840       822       944       813       865       824       823       848      1044       899       943      1021       910       923
dram[1]:        860       841       849       854       948       841       863       806       818       768       841       896       901       915       960       895
dram[2]:        924       933       828       943       872       999       848      1005       846       966      1042       931       773      1019       874      1006
dram[3]:        862       747       781       923       881       831       821       896       827       855       834       758       835       808       894       927
dram[4]:        949      1104      1073       879       989       850      1021       905      1073       807      1023       777      1080       862      1106       968
dram[5]:        823      1128       795       853       842       917       824       850       881       868       807       862       841       789       873       859

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=527791 n_nop=508590 n_act=1763 n_pre=1747 n_req=8111 n_rd=14208 n_write=1483 bw_util=0.05946
n_activity=110787 dram_eff=0.2833
bk0: 802a 521351i bk1: 852a 520507i bk2: 824a 520222i bk3: 882a 519400i bk4: 912a 520636i bk5: 898a 520189i bk6: 1028a 519719i bk7: 1004a 519302i bk8: 996a 519464i bk9: 984a 519955i bk10: 872a 520423i bk11: 912a 520082i bk12: 804a 521674i bk13: 832a 521745i bk14: 804a 523210i bk15: 802a 523129i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.157085
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=527791 n_nop=508240 n_act=1850 n_pre=1834 n_req=8202 n_rd=14360 n_write=1507 bw_util=0.06013
n_activity=113869 dram_eff=0.2787
bk0: 824a 521594i bk1: 880a 521514i bk2: 832a 520683i bk3: 850a 520534i bk4: 892a 519927i bk5: 938a 520117i bk6: 1000a 519936i bk7: 1060a 519150i bk8: 1042a 519302i bk9: 980a 519933i bk10: 898a 521276i bk11: 870a 521284i bk12: 826a 521809i bk13: 826a 521612i bk14: 822a 523453i bk15: 820a 523943i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0999619
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=527791 n_nop=508077 n_act=1850 n_pre=1834 n_req=8305 n_rd=14416 n_write=1614 bw_util=0.06074
n_activity=113660 dram_eff=0.2821
bk0: 854a 520457i bk1: 852a 520739i bk2: 906a 519643i bk3: 860a 519628i bk4: 856a 520431i bk5: 918a 520335i bk6: 1006a 518977i bk7: 1010a 518909i bk8: 1010a 519962i bk9: 1010a 519026i bk10: 890a 521511i bk11: 912a 519923i bk12: 886a 521280i bk13: 854a 521146i bk14: 818a 523127i bk15: 774a 523850i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.164438
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=527791 n_nop=508356 n_act=1856 n_pre=1840 n_req=8141 n_rd=14230 n_write=1509 bw_util=0.05964
n_activity=113515 dram_eff=0.2773
bk0: 820a 520883i bk1: 852a 520420i bk2: 838a 521234i bk3: 866a 521085i bk4: 850a 520859i bk5: 898a 519821i bk6: 982a 520583i bk7: 986a 519338i bk8: 984a 519985i bk9: 1010a 519326i bk10: 944a 520359i bk11: 918a 520832i bk12: 832a 522051i bk13: 816a 522279i bk14: 824a 523490i bk15: 810a 523998i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.089075
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=527791 n_nop=508543 n_act=1705 n_pre=1689 n_req=8206 n_rd=14286 n_write=1568 bw_util=0.06008
n_activity=115396 dram_eff=0.2748
bk0: 850a 521291i bk1: 870a 520866i bk2: 854a 520249i bk3: 848a 520342i bk4: 894a 520861i bk5: 918a 520078i bk6: 996a 519447i bk7: 958a 519215i bk8: 1032a 520109i bk9: 976a 519602i bk10: 928a 520846i bk11: 882a 519979i bk12: 860a 521013i bk13: 842a 521395i bk14: 802a 523298i bk15: 776a 523224i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.172684
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=527791 n_nop=508195 n_act=1892 n_pre=1876 n_req=8185 n_rd=14294 n_write=1534 bw_util=0.05998
n_activity=113139 dram_eff=0.2798
bk0: 856a 520883i bk1: 876a 520327i bk2: 844a 519938i bk3: 846a 519650i bk4: 888a 520396i bk5: 914a 519928i bk6: 980a 520073i bk7: 988a 519265i bk8: 1030a 519305i bk9: 974a 519741i bk10: 944a 520774i bk11: 904a 520453i bk12: 830a 522292i bk13: 822a 521401i bk14: 766a 523811i bk15: 832a 523500i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.119026

========= L2 cache stats =========
L2_cache_bank[0]: Access = 46378, Miss = 3521, Miss_rate = 0.076, Pending_hits = 10, Reservation_fails = 435
L2_cache_bank[1]: Access = 46941, Miss = 3583, Miss_rate = 0.076, Pending_hits = 6, Reservation_fails = 493
L2_cache_bank[2]: Access = 46387, Miss = 3568, Miss_rate = 0.077, Pending_hits = 11, Reservation_fails = 201
L2_cache_bank[3]: Access = 47668, Miss = 3612, Miss_rate = 0.076, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[4]: Access = 46467, Miss = 3613, Miss_rate = 0.078, Pending_hits = 8, Reservation_fails = 199
L2_cache_bank[5]: Access = 46652, Miss = 3595, Miss_rate = 0.077, Pending_hits = 11, Reservation_fails = 642
L2_cache_bank[6]: Access = 46799, Miss = 3537, Miss_rate = 0.076, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[7]: Access = 46929, Miss = 3578, Miss_rate = 0.076, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[8]: Access = 86838, Miss = 3608, Miss_rate = 0.042, Pending_hits = 14, Reservation_fails = 563
L2_cache_bank[9]: Access = 47054, Miss = 3535, Miss_rate = 0.075, Pending_hits = 11, Reservation_fails = 1059
L2_cache_bank[10]: Access = 46983, Miss = 3569, Miss_rate = 0.076, Pending_hits = 10, Reservation_fails = 0
L2_cache_bank[11]: Access = 47119, Miss = 3578, Miss_rate = 0.076, Pending_hits = 8, Reservation_fails = 19
L2_total_cache_accesses = 602215
L2_total_cache_misses = 42897
L2_total_cache_miss_rate = 0.0712
L2_total_cache_pending_hits = 107
L2_total_cache_reservation_fails = 3611
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 147833
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 25
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 39674
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3278
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 108
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 411317
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 73
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 3218
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 50
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 225
L2_cache_data_port_util = 0.212
L2_cache_fill_port_util = 0.036

icnt_total_pkts_mem_to_simt=1352613
icnt_total_pkts_simt_to_mem=1017486
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 9.84216
	minimum = 6
	maximum = 38
Network latency average = 9.125
	minimum = 6
	maximum = 33
Slowest packet = 1203720
Flit latency average = 7.65537
	minimum = 6
	maximum = 29
Slowest flit = 2367772
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0246218
	minimum = 0.0190141 (at node 13)
	maximum = 0.0302817 (at node 16)
Accepted packet rate average = 0.0246218
	minimum = 0.0190141 (at node 13)
	maximum = 0.0302817 (at node 16)
Injected flit rate average = 0.0738654
	minimum = 0.0190141 (at node 13)
	maximum = 0.151408 (at node 16)
Accepted flit rate average= 0.0738654
	minimum = 0.0253521 (at node 22)
	maximum = 0.119718 (at node 6)
Injected packet length average = 3
Accepted packet length average = 3
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 28.9659 (9 samples)
	minimum = 6 (9 samples)
	maximum = 262.333 (9 samples)
Network latency average = 18.8803 (9 samples)
	minimum = 6 (9 samples)
	maximum = 215.111 (9 samples)
Flit latency average = 15.8431 (9 samples)
	minimum = 6 (9 samples)
	maximum = 212.556 (9 samples)
Fragmentation average = 0.0174359 (9 samples)
	minimum = 0 (9 samples)
	maximum = 133.778 (9 samples)
Injected packet rate average = 0.0555758 (9 samples)
	minimum = 0.0437708 (9 samples)
	maximum = 0.112037 (9 samples)
Accepted packet rate average = 0.0555758 (9 samples)
	minimum = 0.0437708 (9 samples)
	maximum = 0.112037 (9 samples)
Injected flit rate average = 0.122892 (9 samples)
	minimum = 0.0665052 (9 samples)
	maximum = 0.233947 (9 samples)
Accepted flit rate average = 0.122892 (9 samples)
	minimum = 0.0787385 (9 samples)
	maximum = 0.243726 (9 samples)
Injected packet size average = 2.21125 (9 samples)
Accepted packet size average = 2.21125 (9 samples)
Hops average = 1 (9 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 3 min, 55 sec (235 sec)
gpgpu_simulation_rate = 71593 (inst/sec)
gpgpu_simulation_rate = 1701 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
Kernel Executed 9 times
Processing time: 234060.625000 (ms)
Result stored in result.txt
