; generated by Component: ARM Compiler 5.06 update 4 (build 422) Tool: ArmCC [4d3604]
; commandline ArmCC [--c99 --split_sections --debug -c --asm -ocnn_1\stm32f7xx_hal_gpio.o --depend=cnn_1\stm32f7xx_hal_gpio.d --cpu=Cortex-M7 --fpu=SoftVFP --apcs=interwork -O0 --diag_suppress=9931 -I../Inc -I../Drivers/STM32F7xx_HAL_Driver/Inc -I../Drivers/STM32F7xx_HAL_Driver/Inc/Legacy -I../Middlewares/Third_Party/FatFs/src/drivers -I../Drivers/CMSIS/Device/ST/STM32F7xx/Include -I../Middlewares/Third_Party/FatFs/src -I../Drivers/CMSIS/Include -I..\..\..\..\STM32_Project -I..\..\..\STM32F7_Project -I..\..\..\..\LKML_C\Src -I..\..\..\..\LKML_C -I.\RTE\_CNN_1 -IC:\Keil_v5\ARM\PACK\ARM\CMSIS\5.0.1\CMSIS\Include -IC:\Keil_v5\ARM\PACK\Keil\STM32F7xx_DFP\2.9.0\Drivers\CMSIS\Device\ST\STM32F7xx\Include -D__MICROLIB -D__UVISION_VERSION=523 -D_RTE_ -DSTM32F746xx -DUSE_HAL_DRIVER -DSTM32F746xx --omf_browse=cnn_1\stm32f7xx_hal_gpio.crf ../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_gpio.c]
        THUMB
        REQUIRE8
        PRESERVE8

        AREA ||i.HAL_GPIO_DeInit||, CODE, READONLY, ALIGN=2

HAL_GPIO_DeInit PROC
        PUSH     {r4-r7,lr}
        MOV      r4,r1
        MOVS     r5,#0
        MOVS     r2,#0
        MOVS     r3,#0
        MOVS     r1,#0
        B        |L1.328|
|L1.14|
        MOVS     r6,#1
        LSL      r5,r6,r1
        AND      r2,r4,r5
        CMP      r2,r5
        BNE      |L1.280|
        LDR      r6,[r0,#0]
        LSL      r12,r1,#1
        MOVS     r7,#3
        LSL      r7,r7,r12
        BICS     r6,r6,r7
        STR      r6,[r0,#0]
        LSRS     r7,r1,#3
        ADD      r6,r0,#0x20
        LDR      r6,[r6,r7,LSL #2]
        LSLS     r7,r1,#29
        LSR      r12,r7,#27
        MOVS     r7,#0xf
        LSL      r7,r7,r12
        BICS     r6,r6,r7
        LSR      r12,r1,#3
        ADD      r7,r0,#0x20
        STR      r6,[r7,r12,LSL #2]
        LDR      r6,[r0,#8]
        LSL      r12,r1,#1
        MOVS     r7,#3
        LSL      r7,r7,r12
        BICS     r6,r6,r7
        STR      r6,[r0,#8]
        LDR      r7,[r0,#4]
        MOVS     r6,#1
        LSLS     r6,r6,r1
        BICS     r7,r7,r6
        STR      r7,[r0,#4]
        LDR      r6,[r0,#0xc]
        LSL      r12,r1,#1
        MOVS     r7,#3
        LSL      r7,r7,r12
        BICS     r6,r6,r7
        STR      r6,[r0,#0xc]
        LDR      r6,|L1.336|
        LSRS     r7,r1,#2
        LDR      r3,[r6,r7,LSL #2]
        LSLS     r6,r1,#30
        LSRS     r7,r6,#28
        MOVS     r6,#0xf
        LSLS     r6,r6,r7
        ANDS     r3,r3,r6
        LDR      r6,|L1.340|
        CMP      r0,r6
        BNE      |L1.150|
        MOVS     r6,#0
        B        |L1.242|
|L1.150|
        LDR      r6,|L1.344|
        CMP      r0,r6
        BNE      |L1.160|
        MOVS     r6,#1
        B        |L1.242|
|L1.160|
        LDR      r6,|L1.348|
        CMP      r0,r6
        BNE      |L1.170|
        MOVS     r6,#2
        B        |L1.242|
|L1.170|
        LDR      r6,|L1.352|
        CMP      r0,r6
        BNE      |L1.180|
        MOVS     r6,#3
        B        |L1.242|
|L1.180|
        LDR      r6,|L1.356|
        CMP      r0,r6
        BNE      |L1.190|
        MOVS     r6,#4
        B        |L1.242|
|L1.190|
        LDR      r6,|L1.360|
        CMP      r0,r6
        BNE      |L1.200|
        MOVS     r6,#5
        B        |L1.242|
|L1.200|
        LDR      r6,|L1.364|
        CMP      r0,r6
        BNE      |L1.210|
        MOVS     r6,#6
        B        |L1.242|
|L1.210|
        LDR      r6,|L1.368|
        CMP      r0,r6
        BNE      |L1.220|
        MOVS     r6,#7
        B        |L1.242|
|L1.220|
        LDR      r6,|L1.372|
        CMP      r0,r6
        BNE      |L1.230|
        MOVS     r6,#8
        B        |L1.242|
|L1.230|
        LDR      r6,|L1.376|
        CMP      r0,r6
        BNE      |L1.240|
        MOVS     r6,#9
        B        |L1.242|
|L1.240|
        MOVS     r6,#0xa
|L1.242|
        LSLS     r7,r1,#30
        LSRS     r7,r7,#28
        LSLS     r6,r6,r7
        CMP      r6,r3
        BNE      |L1.326|
        LSLS     r6,r1,#30
        LSRS     r7,r6,#28
        MOVS     r6,#0xf
        LSL      r3,r6,r7
        LDR      r6,|L1.336|
        LSRS     r7,r1,#2
        LDR      r6,[r6,r7,LSL #2]
        BICS     r6,r6,r3
        LDR      r7,|L1.336|
        LSR      r12,r1,#2
        B        |L1.282|
|L1.280|
        B        |L1.326|
|L1.282|
        STR      r6,[r7,r12,LSL #2]
        LDR      r6,|L1.380|
        LDR      r6,[r6,#0]
        BICS     r6,r6,r2
        LDR      r7,|L1.380|
        STR      r6,[r7,#0]
        ADDS     r6,r7,#4
        LDR      r6,[r6,#0]
        BICS     r6,r6,r2
        ADDS     r7,r7,#4
        STR      r6,[r7,#0]
        ADDS     r6,r7,#4
        LDR      r6,[r6,#0]
        BICS     r6,r6,r2
        ADDS     r7,r7,#4
        STR      r6,[r7,#0]
        ADDS     r6,r7,#4
        LDR      r6,[r6,#0]
        BICS     r6,r6,r2
        ADDS     r7,r7,#4
        STR      r6,[r7,#0]
|L1.326|
        ADDS     r1,r1,#1
|L1.328|
        CMP      r1,#0x10
        BCC      |L1.14|
        POP      {r4-r7,pc}
        ENDP

|L1.336|
        DCD      0x40013808
|L1.340|
        DCD      0x40020000
|L1.344|
        DCD      0x40020400
|L1.348|
        DCD      0x40020800
|L1.352|
        DCD      0x40020c00
|L1.356|
        DCD      0x40021000
|L1.360|
        DCD      0x40021400
|L1.364|
        DCD      0x40021800
|L1.368|
        DCD      0x40021c00
|L1.372|
        DCD      0x40022000
|L1.376|
        DCD      0x40022400
|L1.380|
        DCD      0x40013c00

        AREA ||i.HAL_GPIO_EXTI_Callback||, CODE, READONLY, ALIGN=1

HAL_GPIO_EXTI_Callback PROC
        BX       lr
        ENDP


        AREA ||i.HAL_GPIO_EXTI_IRQHandler||, CODE, READONLY, ALIGN=2

HAL_GPIO_EXTI_IRQHandler PROC
        PUSH     {r4,lr}
        MOV      r4,r0
        LDR      r0,|L3.24|
        LDR      r0,[r0,#0]
        ANDS     r0,r0,r4
        CBZ      r0,|L3.22|
        LDR      r0,|L3.24|
        STR      r4,[r0,#0]
        MOV      r0,r4
        BL       HAL_GPIO_EXTI_Callback
|L3.22|
        POP      {r4,pc}
        ENDP

|L3.24|
        DCD      0x40013c14

        AREA ||i.HAL_GPIO_Init||, CODE, READONLY, ALIGN=2

HAL_GPIO_Init PROC
        PUSH     {r3-r7,lr}
        MOV      r2,r0
        MOV      r3,r1
        MOVS     r1,#0
        MOVS     r5,#0
        MOVS     r4,#0
        MOVS     r0,#0
        NOP      
        B        |L4.476|
|L4.18|
        MOVS     r6,#1
        LSL      r5,r6,r1
        LDR      r6,[r3,#0]
        AND      r4,r6,r5
        CMP      r4,r5
|L4.32|
        BNE      |L4.262|
        LDR      r6,[r3,#4]
        CMP      r6,#2
        BEQ      |L4.46|
        LDR      r6,[r3,#4]
        CMP      r6,#0x12
        BNE      |L4.86|
|L4.46|
        LSRS     r7,r1,#3
        ADD      r6,r2,#0x20
        LDR      r0,[r6,r7,LSL #2]
        LSLS     r6,r1,#29
        LSRS     r7,r6,#27
        MOVS     r6,#0xf
        LSLS     r6,r6,r7
        BICS     r0,r0,r6
        LSLS     r7,r1,#29
        LSRS     r7,r7,#27
        LDR      r6,[r3,#0x10]
        LSLS     r6,r6,r7
        ORRS     r0,r0,r6
        LSRS     r7,r1,#3
        ADD      r6,r2,#0x20
        STR      r0,[r6,r7,LSL #2]
|L4.86|
        LDR      r0,[r2,#0]
        LSLS     r7,r1,#1
        MOVS     r6,#3
        LSLS     r6,r6,r7
        BICS     r0,r0,r6
        LDRB     r6,[r3,#4]
        AND      r6,r6,#3
        LSLS     r7,r1,#1
        LSLS     r6,r6,r7
        ORRS     r0,r0,r6
        STR      r0,[r2,#0]
        LDR      r6,[r3,#4]
        CMP      r6,#1
        BEQ      |L4.134|
        LDR      r6,[r3,#4]
        CMP      r6,#2
        BEQ      |L4.134|
        LDR      r6,[r3,#4]
        CMP      r6,#0x11
        BEQ      |L4.134|
        LDR      r6,[r3,#4]
        CMP      r6,#0x12
        BNE      |L4.174|
|L4.134|
        LDR      r0,[r2,#8]
        LSLS     r7,r1,#1
        MOVS     r6,#3
        LSLS     r6,r6,r7
        BICS     r0,r0,r6
        LSLS     r7,r1,#1
        LDR      r6,[r3,#0xc]
        LSLS     r6,r6,r7
        ORRS     r0,r0,r6
        STR      r0,[r2,#8]
        LDR      r0,[r2,#4]
        MOVS     r6,#1
        LSLS     r6,r6,r1
        BICS     r0,r0,r6
        LDRB     r6,[r3,#4]
        UBFX     r6,r6,#4,#1
        LSLS     r6,r6,r1
        ORRS     r0,r0,r6
        STR      r0,[r2,#4]
|L4.174|
        LDR      r0,[r2,#0xc]
        LSLS     r7,r1,#1
        MOVS     r6,#3
        LSLS     r6,r6,r7
        BICS     r0,r0,r6
        LSLS     r7,r1,#1
        LDR      r6,[r3,#8]
        LSLS     r6,r6,r7
        ORRS     r0,r0,r6
        STR      r0,[r2,#0xc]
        LDR      r6,[r3,#4]
        AND      r6,r6,#0x10000000
        CMP      r6,#0x10000000
        BNE      |L4.32|
        NOP      
        LDR      r6,|L4.484|
        LDR      r6,[r6,#0]
        ORR      r6,r6,#0x4000
        LDR      r7,|L4.484|
        STR      r6,[r7,#0]
        MOV      r6,r7
        LDR      r6,[r6,#0]
        AND      r6,r6,#0x4000
        STR      r6,[sp,#0]
        NOP      
        NOP      
        LDR      r6,|L4.488|
        LSRS     r7,r1,#2
        LDR      r0,[r6,r7,LSL #2]
        LSLS     r6,r1,#30
        LSRS     r7,r6,#28
        MOVS     r6,#0xf
        LSLS     r6,r6,r7
        BICS     r0,r0,r6
        LDR      r6,|L4.492|
        CMP      r2,r6
        BNE      |L4.264|
        MOVS     r6,#0
        B        |L4.356|
|L4.262|
        B        |L4.474|
|L4.264|
        LDR      r6,|L4.496|
        CMP      r2,r6
        BNE      |L4.274|
        MOVS     r6,#1
        B        |L4.356|
|L4.274|
        LDR      r6,|L4.500|
        CMP      r2,r6
        BNE      |L4.284|
        MOVS     r6,#2
        B        |L4.356|
|L4.284|
        LDR      r6,|L4.504|
        CMP      r2,r6
        BNE      |L4.294|
        MOVS     r6,#3
        B        |L4.356|
|L4.294|
        LDR      r6,|L4.508|
        CMP      r2,r6
        BNE      |L4.304|
        MOVS     r6,#4
        B        |L4.356|
|L4.304|
        LDR      r6,|L4.512|
        CMP      r2,r6
        BNE      |L4.314|
        MOVS     r6,#5
        B        |L4.356|
|L4.314|
        LDR      r6,|L4.516|
        CMP      r2,r6
        BNE      |L4.324|
        MOVS     r6,#6
        B        |L4.356|
|L4.324|
        LDR      r6,|L4.520|
        CMP      r2,r6
        BNE      |L4.334|
        MOVS     r6,#7
        B        |L4.356|
|L4.334|
        LDR      r6,|L4.524|
        CMP      r2,r6
        BNE      |L4.344|
        MOVS     r6,#8
        B        |L4.356|
|L4.344|
        LDR      r6,|L4.528|
        CMP      r2,r6
        BNE      |L4.354|
        MOVS     r6,#9
        B        |L4.356|
|L4.354|
        MOVS     r6,#0xa
|L4.356|
        LSLS     r7,r1,#30
        LSRS     r7,r7,#28
        LSLS     r6,r6,r7
        ORRS     r0,r0,r6
        LDR      r6,|L4.488|
        LSRS     r7,r1,#2
        STR      r0,[r6,r7,LSL #2]
        LDR      r6,|L4.532|
        LDR      r0,[r6,#0]
        BICS     r0,r0,r4
        LDR      r6,[r3,#4]
        AND      r6,r6,#0x10000
        CMP      r6,#0x10000
        BNE      |L4.392|
        ORRS     r0,r0,r4
|L4.392|
        LDR      r6,|L4.532|
        STR      r0,[r6,#0]
        ADDS     r6,r6,#4
        LDR      r0,[r6,#0]
        BICS     r0,r0,r4
        LDR      r6,[r3,#4]
        AND      r6,r6,#0x20000
        CMP      r6,#0x20000
        BNE      |L4.416|
        ORRS     r0,r0,r4
|L4.416|
        LDR      r6,|L4.532|
        ADDS     r6,r6,#4
        STR      r0,[r6,#0]
        ADDS     r6,r6,#4
        LDR      r0,[r6,#0]
        BICS     r0,r0,r4
        LDR      r6,[r3,#4]
        AND      r6,r6,#0x100000
        CMP      r6,#0x100000
        BNE      |L4.442|
        ORRS     r0,r0,r4
|L4.442|
        LDR      r6,|L4.532|
        ADDS     r6,r6,#8
        STR      r0,[r6,#0]
        ADDS     r6,r6,#4
        LDR      r0,[r6,#0]
        BICS     r0,r0,r4
        LDR      r6,[r3,#4]
        AND      r6,r6,#0x200000
        CMP      r6,#0x200000
        BNE      |L4.468|
        ORRS     r0,r0,r4
|L4.468|
        LDR      r6,|L4.532|
        ADDS     r6,r6,#0xc
        STR      r0,[r6,#0]
|L4.474|
        ADDS     r1,r1,#1
|L4.476|
        CMP      r1,#0x10
        BCC      |L4.18|
        POP      {r3-r7,pc}
        ENDP

|L4.484|
        DCD      0x40023844
|L4.488|
        DCD      0x40013808
|L4.492|
        DCD      0x40020000
|L4.496|
        DCD      0x40020400
|L4.500|
        DCD      0x40020800
|L4.504|
        DCD      0x40020c00
|L4.508|
        DCD      0x40021000
|L4.512|
        DCD      0x40021400
|L4.516|
        DCD      0x40021800
|L4.520|
        DCD      0x40021c00
|L4.524|
        DCD      0x40022000
|L4.528|
        DCD      0x40022400
|L4.532|
        DCD      0x40013c00

        AREA ||i.HAL_GPIO_LockPin||, CODE, READONLY, ALIGN=1

HAL_GPIO_LockPin PROC
        PUSH     {r3,lr}
        MOV      r2,r0
        MOV      r0,#0x10000
        STR      r0,[sp,#0]
        LDR      r0,[sp,#0]
        ORRS     r0,r0,r1
        STR      r0,[sp,#0]
        LDR      r0,[sp,#0]
        STR      r0,[r2,#0x1c]
        STR      r1,[r2,#0x1c]
        LDR      r0,[sp,#0]
        STR      r0,[r2,#0x1c]
        LDR      r0,[r2,#0x1c]
        STR      r0,[sp,#0]
        LDR      r0,[r2,#0x1c]
        AND      r0,r0,#0x10000
        CBZ      r0,|L5.42|
        MOVS     r0,#0
|L5.40|
        POP      {r3,pc}
|L5.42|
        MOVS     r0,#1
        B        |L5.40|
        ENDP


        AREA ||i.HAL_GPIO_ReadPin||, CODE, READONLY, ALIGN=1

HAL_GPIO_ReadPin PROC
        MOV      r2,r0
        LDR      r3,[r2,#0x10]
        ANDS     r3,r3,r1
        CBZ      r3,|L6.12|
        MOVS     r0,#1
        B        |L6.14|
|L6.12|
        MOVS     r0,#0
|L6.14|
        BX       lr
        ENDP


        AREA ||i.HAL_GPIO_TogglePin||, CODE, READONLY, ALIGN=1

HAL_GPIO_TogglePin PROC
        LDR      r2,[r0,#0x14]
        EORS     r2,r2,r1
        STR      r2,[r0,#0x14]
        BX       lr
        ENDP


        AREA ||i.HAL_GPIO_WritePin||, CODE, READONLY, ALIGN=1

HAL_GPIO_WritePin PROC
        CBZ      r2,|L8.6|
        STR      r1,[r0,#0x18]
        B        |L8.10|
|L8.6|
        LSLS     r3,r1,#16
        STR      r3,[r0,#0x18]
|L8.10|
        BX       lr
        ENDP


        AREA ||.arm_vfe_header||, DATA, READONLY, NOALLOC, ALIGN=2

        DCD      0x00000000

;*** Start embedded assembler ***

#line 1 "../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_gpio.c"
	AREA ||.rev16_text||, CODE
	THUMB
	EXPORT |__asm___20_stm32f7xx_hal_gpio_c_ea787061____REV16|
#line 388 "../Drivers/CMSIS/Include/cmsis_armcc.h"
|__asm___20_stm32f7xx_hal_gpio_c_ea787061____REV16| PROC
#line 389

 rev16 r0, r0
 bx lr
	ENDP
	AREA ||.revsh_text||, CODE
	THUMB
	EXPORT |__asm___20_stm32f7xx_hal_gpio_c_ea787061____REVSH|
#line 402
|__asm___20_stm32f7xx_hal_gpio_c_ea787061____REVSH| PROC
#line 403

 revsh r0, r0
 bx lr
	ENDP
	AREA ||.rrx_text||, CODE
	THUMB
	EXPORT |__asm___20_stm32f7xx_hal_gpio_c_ea787061____RRX|
#line 587
|__asm___20_stm32f7xx_hal_gpio_c_ea787061____RRX| PROC
#line 588

 rrx r0, r0
 bx lr
	ENDP

;*** End   embedded assembler ***

        EXPORT HAL_GPIO_DeInit [CODE]
        EXPORT HAL_GPIO_EXTI_Callback [CODE,WEAK]
        EXPORT HAL_GPIO_EXTI_IRQHandler [CODE]
        EXPORT HAL_GPIO_Init [CODE]
        EXPORT HAL_GPIO_LockPin [CODE]
        EXPORT HAL_GPIO_ReadPin [CODE]
        EXPORT HAL_GPIO_TogglePin [CODE]
        EXPORT HAL_GPIO_WritePin [CODE]

        IMPORT ||Lib$$Request$$armlib|| [CODE,WEAK]

        ATTR FILESCOPE
        ATTR SETVALUE Tag_ABI_PCS_wchar_t,2
        ATTR SETVALUE Tag_ABI_enum_size,1
        ATTR SETVALUE Tag_ABI_optimization_goals,6
        ATTR SETSTRING Tag_conformance,"2.09"
        ATTR SETVALUE AV,18,1

        ASSERT {ENDIAN} = "little"
        ASSERT {INTER} = {TRUE}
        ASSERT {ROPI} = {FALSE}
        ASSERT {RWPI} = {FALSE}
        ASSERT {IEEE_FULL} = {FALSE}
        ASSERT {IEEE_PART} = {FALSE}
        ASSERT {IEEE_JAVA} = {FALSE}
        END
