# Reading pref.tcl
# do Tarea_2_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/nicva/PycharmProjects/Tarea2_TallerDigital/Tarea2_Taller {C:/Users/nicva/PycharmProjects/Tarea2_TallerDigital/Tarea2_Taller/Tarea_2.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:38:09 on Mar 24,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/nicva/PycharmProjects/Tarea2_TallerDigital/Tarea2_Taller" C:/Users/nicva/PycharmProjects/Tarea2_TallerDigital/Tarea2_Taller/Tarea_2.sv 
# -- Compiling module Tarea_2
# 
# Top level modules:
# 	Tarea_2
# End time: 23:38:09 on Mar 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/nicva/PycharmProjects/Tarea2_TallerDigital/Tarea2_Taller {C:/Users/nicva/PycharmProjects/Tarea2_TallerDigital/Tarea2_Taller/Tarea_2_tb.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:38:09 on Mar 24,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/nicva/PycharmProjects/Tarea2_TallerDigital/Tarea2_Taller" C:/Users/nicva/PycharmProjects/Tarea2_TallerDigital/Tarea2_Taller/Tarea_2_tb.sv 
# -- Compiling module Tarea_2_tb
# 
# Top level modules:
# 	Tarea_2_tb
# End time: 23:38:09 on Mar 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  Tarea_2_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" Tarea_2_tb 
# Start time: 23:38:09 on Mar 24,2024
# Loading sv_std.std
# Loading work.Tarea_2_tb
# Loading work.Tarea_2
# 
# add wave *
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: ale-r  Hostname: ALE_XPS  ProcessID: 17104
#           Attempting to use alternate WLF file "./wlftw1qb7x".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftw1qb7x
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Case 1: Estado del registro: 00
# Case 2: Estado del registro: 01
# Case 3: Estado del registro: 01
# Break key hit
# Break in Module Tarea_2_tb at C:/Users/nicva/PycharmProjects/Tarea2_TallerDigital/Tarea2_Taller/Tarea_2_tb.sv line 20
# End time: 23:39:29 on Mar 24,2024, Elapsed time: 0:01:20
# Errors: 0, Warnings: 2
