// Seed: 1183183878
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14
);
  inout wire id_14;
  input wire id_13;
  output wire id_12;
  output wire id_11;
  inout wire id_10;
  inout wire id_9;
  input wire id_8;
  inout wire id_7;
  output wire id_6;
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_15;
  supply1 id_16 = 1;
  assign id_1 = 1;
  wire id_17;
endmodule
module module_1 (
    input  tri   id_0,
    input  uwire id_1,
    output logic id_2,
    input  uwire id_3
);
  reg   id_5;
  logic id_6;
  always @(negedge id_3)
    if (1) begin
      id_5 <= 1;
    end else id_2 <= id_3 == 1;
  always @(*) id_2 = id_6;
  wire id_7;
  assign id_6 = 1;
  wire id_8;
  module_0(
      id_8, id_7, id_7, id_8, id_7, id_7, id_8, id_7, id_7, id_7, id_7, id_8, id_7, id_8
  );
endmodule
