// Seed: 757278149
module module_0 (
    input supply1 id_0
    , id_2
);
  assign id_2 = id_0;
  assign module_1.id_0 = 0;
  assign id_2 = id_0;
endmodule
module module_1 (
    input wor id_0,
    input supply0 id_1[(  1  ) : -1],
    input uwire id_2,
    input uwire id_3,
    input wire id_4,
    output uwire id_5
);
  integer id_7;
  ;
  module_0 modCall_1 (id_3);
  assign id_5 = -1;
  logic [-1 : -1] id_8;
  ;
  always id_7 = 1'h0;
  logic id_9 = -1;
endmodule
