// Seed: 1195759406
`timescale 1ps / 1 ps
module module_0 (
    input id_0,
    input id_1,
    input id_2,
    output logic id_3,
    input logic id_4,
    output id_5
);
  logic id_6;
  logic id_7, id_8;
  assign id_5 = (1 < id_7) ? 1'h0 : 1'b0;
  assign id_5 = id_0;
  logic id_9;
  assign id_6 = "" ? 1'b0 : id_8;
endmodule
