Determining the location of the ModelSim executable...

Using: e:/computer/modelsim_ase/win32aloem/

To specify a ModelSim executable directory, select: Tools -> Options -> EDA Tool Options
Note: if both ModelSim-Altera and ModelSim executables are available, ModelSim-Altera will be used.

**** Generating the ModelSim Testbench ****

quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off MYCPU -c MYCPU --vector_source="G:/computer/MYCPU/Waveform.vwf" --testbench_file="G:/computer/MYCPU/simulation/qsim/Waveform.vwf.vt"

Info: *******************************************************************
Info: Running Quartus Prime EDA Netlist Writer
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition
    Info: Copyright (C) 2017  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details.
    Info: Processing started: Thu Jan 06 16:23:01 2022
Info: Command: quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off MYCPU -c MYCPU --vector_source=G:/computer/MYCPU/Waveform.vwf --testbench_file=G:/computer/MYCPU/simulation/qsim/Waveform.vwf.vt
Warning (125092): Tcl Script File ROMIP1.qip not found
    Info (125063): set_global_assignment -name QIP_FILE ROMIP1.qip
Warning (125092): Tcl Script File ROMIP.qip not found
    Info (125063): set_global_assignment -name QIP_FILE ROMIP.qip
Warning (125092): Tcl Script File romnew.qip not found
    Info (125063): set_global_assignment -name QIP_FILE romnew.qip
Warning (125092): Tcl Script File ROM1.qip not found
    Info (125063): set_global_assignment -name QIP_FILE ROM1.qip
Warning (125092): Tcl Script File ROMm.qip not found
    Info (125063): set_global_assignment -name QIP_FILE ROMm.qip
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.

Completed successfully. 

Completed successfully. 

**** Generating the functional simulation netlist ****

quartus_eda --write_settings_files=off --simulation --functional=on --flatten_buses=off --tool=modelsim_oem --format=verilog --output_directory="G:/computer/MYCPU/simulation/qsim/" MYCPU -c MYCPU

Info: *******************************************************************
Info: Running Quartus Prime EDA Netlist Writer
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition
    Info: Copyright (C) 2017  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details.
    Info: Processing started: Thu Jan 06 16:23:02 2022
Info: Command: quartus_eda --write_settings_files=off --simulation=on --functional=on --flatten_buses=off --tool=modelsim_oem --format=verilog --output_directory=G:/computer/MYCPU/simulation/qsim/ MYCPU -c MYCPU
Warning (125092): Tcl Script File ROMIP1.qip not found
    Info (125063): set_global_assignment -name QIP_FILE ROMIP1.qip
Warning (125092): Tcl Script File ROMIP.qip not found
    Info (125063): set_global_assignment -name QIP_FILE ROMIP.qip
Warning (125092): Tcl Script File romnew.qip not found
    Info (125063): set_global_assignment -name QIP_FILE romnew.qip
Warning (125092): Tcl Script File ROM1.qip not found
    Info (125063): set_global_assignment -name QIP_FILE ROM1.qip
Warning (125092): Tcl Script File ROMm.qip not found
    Info (125063): set_global_assignment -name QIP_FILE ROMm.qip
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (204019): Generated file MYCPU.vo in folder "G:/computer/MYCPU/simulation/qsim//" for EDA simulation tool
Info: Quartus Prime EDA Netlist Writer was successful. 0 errors, 6 warnings
    Info: Peak virtual memory: 4635 megabytes
    Info: Processing ended: Thu Jan 06 16:23:03 2022
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01

Completed successfully. 

**** Generating the ModelSim .do script ****

G:/computer/MYCPU/simulation/qsim/MYCPU.do generated.

Completed successfully. 

**** Running the ModelSim simulation ****

e:/computer/modelsim_ase/win32aloem//vsim -c -do MYCPU.do

Reading E:/computer/modelsim_ase/tcl/vsim/pref.tcl

# 10.5b

# do MYCPU.do

# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016

# Start time: 16:23:04 on Jan 06,2022
# vlog -work work MYCPU.vo 
# -- Compiling module MYCPU
# 
# Top level modules:
# 	MYCPU
# End time: 16:23:04 on Jan 06,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0

# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:23:04 on Jan 06,2022
# vlog -work work Waveform.vwf.vt 
# -- Compiling module MYCPU_vlg_vec_tst
# 
# Top level modules:
# 	MYCPU_vlg_vec_tst
# End time: 16:23:04 on Jan 06,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0

# vsim -novopt -c -t 1ps -L cyclone10lp_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.MYCPU_vlg_vec_tst 
# Start time: 16:23:04 on Jan 06,2022
# Loading work.MYCPU_vlg_vec_tst
# Loading work.MYCPU
# Loading cyclone10lp_ver.cyclone10lp_lcell_comb
# Loading cyclone10lp_ver.cyclone10lp_io_obuf
# Loading cyclone10lp_ver.cyclone10lp_io_ibuf
# Loading cyclone10lp_ver.cyclone10lp_jtag
# Loading altera_ver.dffeas
# Loading cyclone10lp_ver.cyclone10lp_clkctrl
# Loading cyclone10lp_ver.cyclone10lp_mux41
# Loading cyclone10lp_ver.cyclone10lp_ena_reg
# Loading cyclone10lp_ver.cyclone10lp_ram_block
# Loading cyclone10lp_ver.cyclone10lp_ram_register
# Loading cyclone10lp_ver.cyclone10lp_ram_pulse_generator
# ** Warning: (vsim-3017) Waveform.vwf.vt(68): [TFMPC] - Too few port connections. Expected 37, found 33.
#    Time: 0 ps  Iteration: 0  Instance: /MYCPU_vlg_vec_tst/i1 File: MYCPU.vo
# ** Warning: (vsim-3722) Waveform.vwf.vt(68): [TFMPC] - Missing connection for port 'altera_reserved_tms'.
# ** Warning: (vsim-3722) Waveform.vwf.vt(68): [TFMPC] - Missing connection for port 'altera_reserved_tck'.
# ** Warning: (vsim-3722) Waveform.vwf.vt(68): [TFMPC] - Missing connection for port 'altera_reserved_tdi'.
# ** Warning: (vsim-3722) Waveform.vwf.vt(68): [TFMPC] - Missing connection for port 'altera_reserved_tdo'.
# Loading altera_ver.PRIM_GDFF_LOW
# after#25

# ** Note: $finish    : Waveform.vwf.vt(106)
#    Time: 1 us  Iteration: 0  Instance: /MYCPU_vlg_vec_tst
# End time: 16:23:04 on Jan 06,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 5

Completed successfully. 

**** Converting ModelSim VCD to vector waveform ****

Reading G:/computer/MYCPU/Waveform.vwf...

Reading G:/computer/MYCPU/simulation/qsim/MYCPU.msim.vcd...

Processing channel transitions... 

Writing the resulting VWF to G:/computer/MYCPU/simulation/qsim/MYCPU_20220106162304.sim.vwf

Finished VCD to VWF conversion.

Completed successfully. 

All completed.