// Seed: 1490000064
module module_0 (
    input tri1  id_0,
    input uwire id_1
);
  wire id_3;
  genvar id_4;
  assign module_2.type_4 = 0;
  tri id_5 = -1;
  tri id_6 = -1;
endmodule
module module_1 (
    input tri1 id_0,
    input supply1 id_1,
    output uwire id_2,
    input wor id_3,
    input wand id_4,
    input tri id_5,
    output tri1 id_6
);
  wire id_8;
  module_0 modCall_1 (
      id_1,
      id_5
  );
  assign modCall_1.type_0 = 0;
endmodule
module module_2 (
    output tri id_0,
    input supply1 id_1,
    input supply1 id_2,
    output tri0 id_3,
    input wand id_4,
    inout wire id_5,
    input supply1 id_6,
    input wand id_7,
    output tri0 id_8,
    output tri0 id_9,
    input wand id_10
);
  wire id_12, id_13;
  module_0 modCall_1 (
      id_7,
      id_5
  );
endmodule
