irun(64): 15.20-s039: (c) Copyright 1995-2017 Cadence Design Systems, Inc.
TOOL:	irun(64)	15.20-s039: Started on May 02, 2021 at 00:39:35 CST
irun
	+nc64bit
	+incdir+/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/stratus/lib
	+incdir+bdw_work/wrappers
	+access+rw
	+loadpli1=/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/stratus/lib/64bit/ncvlog_ssl:ssl_bootstrap
	+ncinput+bdw_work/sims/V_BASIC/ncverilog.do
	+nclibdirname+bdw_work/sims/V_BASIC
	-f bdw_work/sims/V_BASIC/siminfo
		bdw_work/sims/top_V_BASIC.v
		bdw_work/wrappers/ColorTransform_cosim.v
		bdw_work/wrappers/ImageGradient_cosim.v
		bdw_work/modules/ColorTransform/BASIC/ColorTransform_rtl.v
		bdw_work/modules/ImageGradient/BASIC/ImageGradient_rtl.v
		bdw_work/modules/ImageGradient/BASIC/v_rtl/ImageGradient_ROM_9X32_filter2.v
	+libext+.v
	+define+ioConfig
	+define+BDW_RTL_ColorTransform_BASIC
	+define+ioConfig
	+define+BDW_RTL_ImageGradient_BASIC
	+nowarn+LIBNOU
	+hubSetOption+libdef=bdw_work/sims/V_BASIC/sim_V_BASIC.so
	+hubSetOption+bdr=bdw_work/sims/V_BASIC/sim.bdr
	-l bdw_work/sims/V_BASIC/bdw_sim_verilog.log

   User defined plus("+") options:
	+hubSetOption+libdef=bdw_work/sims/V_BASIC/sim_V_BASIC.so
	+hubSetOption+bdr=bdw_work/sims/V_BASIC/sim.bdr

ioConfig
        |
ncvlog: *W,MACNDF (-DEFINE macro,1|8): The text macro 'ioConfig' has also been defined on the command line using the -DEFINE command line option.  The compiler will ignore the definition found in the Verilog source code.
file: bdw_work/sims/top_V_BASIC.v
	module worklib.top:v
		errors: 0, warnings: 0
file: bdw_work/wrappers/ColorTransform_cosim.v
	module worklib.ColorTransform_cosim:v
		errors: 0, warnings: 0
file: bdw_work/wrappers/ImageGradient_cosim.v
	module worklib.ImageGradient_cosim:v
		errors: 0, warnings: 0
file: bdw_work/modules/ColorTransform/BASIC/ColorTransform_rtl.v
	module worklib.ColorTransform:v
		errors: 0, warnings: 0
file: bdw_work/modules/ImageGradient/BASIC/ImageGradient_rtl.v
	module worklib.ImageGradient:v
		errors: 0, warnings: 0
file: bdw_work/modules/ImageGradient/BASIC/v_rtl/ImageGradient_ROM_9X32_filter2.v
	module worklib.ImageGradient_ROM_9X32_filter2:v
		errors: 0, warnings: 0
ncvlog: *W,SPDUSD: Include directory bdw_work/wrappers given but not used.
	Total errors/warnings found outside modules and primitives:
		errors: 0, warnings: 2
*** Registering Hub PLI1.0 Interface***
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
	Top level design units:
		top
	Building instance overlay tables: ....................
            $readmemh("bdw_work/modules/ImageGradient/BASIC/ImageGradient_ROM_9X32_filter2_0.memh", filter2);
                                                                                                          |
ncelab: *W,MEMODR (./bdw_work/modules/ImageGradient/BASIC/v_rtl/ImageGradient_ROM_9X32_filter2.v,17|106): $readmem default memory order incompatible with IEEE1364.
 Done
	Generating native compiled code:
		worklib.ColorTransform:v <0x4a3126d9>
			streams:  33, words: 11013
		worklib.ImageGradient:v <0x22a725ed>
			streams:  48, words: 17202
		worklib.ImageGradient_ROM_9X32_filter2:v <0x040e32ed>
			streams:   3, words:   924
		worklib.ImageGradient_cosim:v <0x32b233ec>
			streams: 180, words: 160311
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		                 Instances  Unique
		Modules:                 6       6
		Registers:             244     244
		Scalar wires:           28       -
		Vectored wires:         20       -
		Always blocks:          61      61
		Initial blocks:         12      12
		Cont. assignments:      25      35
		Pseudo assignments:     10      10
		Simulation timescale:  1ps
	Writing initial simulation snapshot: worklib.top:v
Loading snapshot worklib.top:v .................... Done
*Verdi* Loading libsscore_ius152.so
*** Registering Hub PLI1.0 Interface***
ncsim> source /usr/cad/cadence/INCISIV/cur/tools/inca/files/ncsimrc
ncsim> 
ncsim> run
NOTE: Cadence Design Systems Hub Simulation Platform : version 19.12-s100
Simulation stopped via $stop(1) at time 125829225100 PS + 0
./bdw_work/sims/top_V_BASIC.v:75 		#100 $stop;
ncsim> quit
TOOL:	irun(64)	15.20-s039: Exiting on May 02, 2021 at 00:53:05 CST  (total: 00:13:30)
