mkdir: cannot create directory `/scratch/077-hpca4se-bioinf/jlenis/results/MEM-Interleave': File exists
> Benchmarks for BWA 0.7.12: NIST7086_CGTACTAG_L002_R2_001
catwoman
#################################################################
# Warm up - 64 threads - T1
#################################################################
WarmUp.2593017.MEM-Interleave.catwoman.t64
[M::bwa_idx_load_from_disk] read 0 ALT contigs
[M::process] read 6336634 sequences (640000034 bp)...
[M::mem_process_seqs] Processed 6336634 reads in 3042.268 CPU sec, 60.886 real sec
[M::process] read 6336634 sequences (640000034 bp)...
[M::process] read 6336634 sequences (640000034 bp)...
[M::mem_process_seqs] Processed 6336634 reads in 3683.120 CPU sec, 59.654 real sec
[M::process] read 2525160 sequences (255041160 bp)...
[M::mem_process_seqs] Processed 6336634 reads in 3758.708 CPU sec, 60.256 real sec
[M::mem_process_seqs] Processed 2525160 reads in 1538.507 CPU sec, 24.418 real sec
[main] Version: 0.7.15-r1140
[main] CMD: ./bwa mem -t 64 /tmp/data/indexes/HG_index_BWA_default/hsapiens_v37.fa /tmp/data/datasets/NIST7086_CGTACTAG_L002_R2_001.fastq
[main] Real time: 235.115 sec; CPU: 12060.070 sec
#################################################################
# Test multi-threading - 8 threads - T2
#################################################################
2593017.MEM-Interleave.catwoman.t8
[M::bwa_idx_load_from_disk] read 0 ALT contigs
[M::process] read 792080 sequences (80000080 bp)...
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 176.057 CPU sec, 24.888 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 177.358 CPU sec, 22.257 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 177.949 CPU sec, 22.307 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 178.346 CPU sec, 22.372 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 180.327 CPU sec, 22.692 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 182.106 CPU sec, 22.803 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 182.071 CPU sec, 22.888 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 176.941 CPU sec, 22.170 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 177.323 CPU sec, 22.276 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 178.141 CPU sec, 22.328 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 179.997 CPU sec, 22.576 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 181.106 CPU sec, 22.671 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 185.119 CPU sec, 23.231 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 177.758 CPU sec, 22.313 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 176.841 CPU sec, 22.224 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 176.678 CPU sec, 22.167 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 177.732 CPU sec, 22.309 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 179.273 CPU sec, 22.475 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 178.850 CPU sec, 22.438 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 182.305 CPU sec, 22.855 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 179.763 CPU sec, 22.598 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 177.980 CPU sec, 22.361 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 179.714 CPU sec, 22.637 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 181.785 CPU sec, 22.814 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 183.334 CPU sec, 23.065 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 181.633 CPU sec, 22.846 real sec
[M::process] read 148902 sequences (15039102 bp)...
[M::mem_process_seqs] Processed 792080 reads in 183.869 CPU sec, 23.153 real sec
[M::mem_process_seqs] Processed 148902 reads in 39.233 CPU sec, 4.985 real sec
[main] Version: 0.7.15-r1140
[main] CMD: ./bwa mem -t 8 /tmp/data/indexes/HG_index_BWA_default/hsapiens_v37.fa /tmp/data/datasets/NIST7086_CGTACTAG_L002_R2_001.fastq
[main] Real time: 621.455 sec; CPU: 4894.322 sec

 Performance counter stats for 'numactl --interleave=0 --physcpubind=0-7 ./bwa mem -t 8 /tmp/data/indexes/HG_index_BWA_default/hsapiens_v37.fa /tmp/data/datasets/NIST7086_CGTACTAG_L002_R2_001.fastq':

S0       16      7,839,757,766 cache-misses                                                  (21.42%)
S0       16 11,917,671,772,177 cycles                    #    0.000 GHz                      (22.33%)
S0       16 11,966,357,989,730 instructions              #   63.00  insns per cycle        
                                             #    0.00  stalled cycles per insn  (28.02%)
S0       16          4,128,825 cs                                                            (100.00%)
S0       16             14,246 migrations                                                    (100.00%)
S0       16            601,167 faults                                                      
S0       16    <not supported> bus-cycles              
S0       16    974,404,304,079 idle-cycles-frontend      #  512.99% frontend cycles idle     (17.80%)
S0       16  1,462,593,826,942 idle-cycles-backend       #  770.01% backend  cycles idle     (16.91%)
S0       16  3,715,759,549,375 L1-dcache-loads                                               (22.60%)
S0       16     48,115,225,368 L1-dcache-load-misses     #   82.10% of all L1-dcache hits    (28.20%)
S0       16     50,723,054,568 L1-dcache-stores                                              (28.13%)
S0       16    <not supported> L1-dcache-store-misses  
S0       16                  0 L1-dcache-prefetch-misses                                     (27.94%)
S0       16      7,862,733,857 L1-icache-load-misses                                         (27.79%)
S0       16     59,057,324,833 LLC-loads                                                     (10.68%)
S0       16     36,387,445,667 LLC-stores                                                    (10.89%)
S0       16    <not supported> LLC-prefetches          
S0       16  3,769,213,183,642 dTLB-loads                                                    (16.37%)
S0       16      6,726,632,813 dTLB-load-misses          #   11.32% of all dTLB cache hits   (16.62%)
S0       16    <not supported> dTLB-stores             
S0       16    <not supported> dTLB-store-misses       
S0       16  2,646,901,181,821 iTLB-loads                                                    (16.62%)
S0       16         27,764,268 iTLB-load-misses          #    0.07% of all iTLB cache hits   (11.00%)
S0       16  1,006,057,659,688 branch-loads                                                  (16.59%)
S0       16     69,371,089,038 branch-load-misses                                            (22.11%)
S1       16        175,788,308 cache-misses                                                  (22.99%)
S1       16     66,283,327,969 cycles                    #    0.000 GHz                      (22.49%)
S1       16     17,156,189,250 instructions              #    0.00  insns per cycle          (28.33%)
S1       16             54,034 cs                                                            (100.00%)
S1       16                779 migrations                                                    (100.00%)
S1       16             31,546 faults                                                      
S1       16    <not supported> bus-cycles              
S1       16    415,670,346,506 idle-cycles-frontend      #    0.00% frontend cycles idle     (17.58%)
S1       16     19,397,537,172 idle-cycles-backend       #    0.00% backend  cycles idle     (16.95%)
S1       16      7,421,412,268 L1-dcache-loads                                               (22.36%)
S1       16        340,995,132 L1-dcache-load-misses                                         (27.79%)
S1       16        374,081,599 L1-dcache-stores                                              (27.30%)
S1       16    <not supported> L1-dcache-store-misses  
S1       16                  0 L1-dcache-prefetch-misses                                     (27.00%)
S1       16        159,377,805 L1-icache-load-misses                                         (26.02%)
S1       16        595,501,085 LLC-loads                                                     (10.93%)
S1       16        441,871,124 LLC-stores                                                    (11.12%)
S1       16    <not supported> LLC-prefetches          
S1       16      9,289,664,569 dTLB-loads                                                    (16.56%)
S1       16            172,488 dTLB-load-misses                                              (16.74%)
S1       16    <not supported> dTLB-stores             
S1       16    <not supported> dTLB-store-misses       
S1       16      4,520,409,732 iTLB-loads                                                    (16.79%)
S1       16            105,006 iTLB-load-misses                                              (11.39%)
S1       16      2,737,124,495 branch-loads                                                  (16.97%)
S1       16         30,926,175 branch-load-misses                                            (22.53%)
S2       16        250,996,367 cache-misses                                                  (19.92%)
S2       16     96,462,449,635 cycles                    #    0.000 GHz                      (18.40%)
S2       16     18,122,777,613 instructions              #    0.00  insns per cycle          (26.77%)
S2       16            109,102 cs                                                            (100.00%)
S2       16             10,010 migrations                                                    (100.00%)
S2       16             51,403 faults                                                      
S2       16    <not supported> bus-cycles              
S2       16    378,008,122,849 idle-cycles-frontend      #    0.00% frontend cycles idle     (22.81%)
S2       16     19,191,134,424 idle-cycles-backend       #    0.00% backend  cycles idle     (16.34%)
S2       16     11,450,014,204 L1-dcache-loads                                               (23.23%)
S2       16        391,910,646 L1-dcache-load-misses                                         (25.45%)
S2       16        452,895,670 L1-dcache-stores                                              (28.39%)
S2       16    <not supported> L1-dcache-store-misses  
S2       16                  0 L1-dcache-prefetch-misses                                     (23.34%)
S2       16        344,063,662 L1-icache-load-misses                                         (24.04%)
S2       16        732,508,339 LLC-loads                                                     (16.20%)
S2       16        261,103,665 LLC-stores                                                    (12.85%)
S2       16    <not supported> LLC-prefetches          
S2       16      6,986,819,461 dTLB-loads                                                    (20.07%)
S2       16            809,967 dTLB-load-misses                                              (18.46%)
S2       16    <not supported> dTLB-stores             
S2       16    <not supported> dTLB-store-misses       
S2       16      4,273,678,191 iTLB-loads                                                    (15.73%)
S2       16            640,057 iTLB-load-misses                                              (11.24%)
S2       16      4,757,084,248 branch-loads                                                  (17.91%)
S2       16         39,665,369 branch-load-misses                                            (23.21%)
S3       16        400,597,459 cache-misses                                                  (22.64%)
S3       16     76,079,295,454 cycles                    #    0.000 GHz                      (22.04%)
S3       16     25,602,430,291 instructions              #    0.00  insns per cycle          (28.15%)
S3       16            106,142 cs                                                            (100.00%)
S3       16              1,505 migrations                                                    (100.00%)
S3       16             26,414 faults                                                      
S3       16    <not supported> bus-cycles              
S3       16    446,290,122,943 idle-cycles-frontend      #    0.00% frontend cycles idle     (18.63%)
S3       16     27,865,036,852 idle-cycles-backend       #    0.00% backend  cycles idle     (16.02%)
S3       16     16,263,809,698 L1-dcache-loads                                               (21.76%)
S3       16        779,805,601 L1-dcache-load-misses                                         (26.27%)
S3       16        801,153,169 L1-dcache-stores                                              (27.68%)
S3       16    <not supported> L1-dcache-store-misses  
S3       16                  0 L1-dcache-prefetch-misses                                     (26.53%)
S3       16        440,224,231 L1-icache-load-misses                                         (25.99%)
S3       16      1,216,542,924 LLC-loads                                                     (12.14%)
S3       16        412,506,575 LLC-stores                                                    (10.83%)
S3       16    <not supported> LLC-prefetches          
S3       16     17,769,450,157 dTLB-loads                                                    (16.86%)
S3       16            623,030 dTLB-load-misses                                              (16.96%)
S3       16    <not supported> dTLB-stores             
S3       16    <not supported> dTLB-store-misses       
S3       16     11,997,940,293 iTLB-loads                                                    (16.79%)
S3       16            147,315 iTLB-load-misses                                              (11.12%)
S3       16      5,318,582,928 branch-loads                                                  (16.66%)
S3       16        153,521,076 branch-load-misses                                            (22.36%)

     621.489533026 seconds time elapsed

#################################################################
# Test multi-threading - 16 threads - T3
#################################################################
2593017.MEM-Interleave.catwoman.t16
[M::bwa_idx_load_from_disk] read 0 ALT contigs
[M::process] read 1584160 sequences (160000160 bp)...
[M::process] read 1584160 sequences (160000160 bp)...
[M::mem_process_seqs] Processed 1584160 reads in 377.916 CPU sec, 31.214 real sec
[M::process] read 1584160 sequences (160000160 bp)...
[M::mem_process_seqs] Processed 1584160 reads in 381.490 CPU sec, 24.009 real sec
[M::process] read 1584160 sequences (160000160 bp)...
[M::mem_process_seqs] Processed 1584160 reads in 386.187 CPU sec, 25.337 real sec
[M::process] read 1584160 sequences (160000160 bp)...
[M::mem_process_seqs] Processed 1584160 reads in 382.370 CPU sec, 25.089 real sec
[M::process] read 1584160 sequences (160000160 bp)...
[M::mem_process_seqs] Processed 1584160 reads in 381.181 CPU sec, 24.024 real sec
[M::process] read 1584160 sequences (160000160 bp)...
[M::mem_process_seqs] Processed 1584160 reads in 384.933 CPU sec, 25.256 real sec
[M::process] read 1584160 sequences (160000160 bp)...
[M::mem_process_seqs] Processed 1584160 reads in 387.945 CPU sec, 24.400 real sec
[M::process] read 1584160 sequences (160000160 bp)...
[M::mem_process_seqs] Processed 1584160 reads in 378.499 CPU sec, 23.792 real sec
[M::process] read 1584160 sequences (160000160 bp)...
[M::mem_process_seqs] Processed 1584160 reads in 380.742 CPU sec, 23.923 real sec
[M::process] read 1584160 sequences (160000160 bp)...
[M::mem_process_seqs] Processed 1584160 reads in 384.830 CPU sec, 25.318 real sec
[M::process] read 1584160 sequences (160000160 bp)...
[M::mem_process_seqs] Processed 1584160 reads in 380.483 CPU sec, 24.884 real sec
[M::process] read 1584160 sequences (160000160 bp)...
[M::mem_process_seqs] Processed 1584160 reads in 385.167 CPU sec, 24.243 real sec
[M::process] read 940982 sequences (95039182 bp)...
[M::mem_process_seqs] Processed 1584160 reads in 386.453 CPU sec, 25.342 real sec
[M::mem_process_seqs] Processed 940982 reads in 235.673 CPU sec, 15.635 real sec
[main] Version: 0.7.15-r1140
[main] CMD: ./bwa mem -t 16 /tmp/data/indexes/HG_index_BWA_default/hsapiens_v37.fa /tmp/data/datasets/NIST7086_CGTACTAG_L002_R2_001.fastq
[main] Real time: 350.618 sec; CPU: 5221.999 sec

 Performance counter stats for 'numactl --interleave=0,1 --physcpubind=0-15 ./bwa mem -t 16 /tmp/data/indexes/HG_index_BWA_default/hsapiens_v37.fa /tmp/data/datasets/NIST7086_CGTACTAG_L002_R2_001.fastq':

S0       16      8,654,828,044 cache-misses                                                  (21.77%)
S0       16 12,753,710,183,528 cycles                    #    0.000 GHz                      (22.35%)
S0       16 11,912,178,038,296 instructions              #   59.12  insns per cycle        
                                             #    0.00  stalled cycles per insn  (27.99%)
S0       16          5,738,601 cs                                                            (100.00%)
S0       16             41,425 migrations                                                    (100.00%)
S0       16            684,503 faults                                                      
S0       16    <not supported> bus-cycles              
S0       16  1,298,533,756,557 idle-cycles-frontend      #  644.44% frontend cycles idle     (17.72%)
S0       16  2,008,354,332,098 idle-cycles-backend       #  996.72% backend  cycles idle     (16.87%)
S0       16  3,724,717,192,478 L1-dcache-loads                                               (22.45%)
S0       16     48,515,361,054 L1-dcache-load-misses     #   82.85% of all L1-dcache hits    (28.02%)
S0       16     51,093,061,527 L1-dcache-stores                                              (27.92%)
S0       16    <not supported> L1-dcache-store-misses  
S0       16                  0 L1-dcache-prefetch-misses                                     (27.77%)
S0       16      8,634,092,419 L1-icache-load-misses                                         (27.77%)
S0       16     60,302,089,986 LLC-loads                                                     (11.13%)
S0       16     36,822,759,211 LLC-stores                                                    (11.07%)
S0       16    <not supported> LLC-prefetches          
S0       16  3,792,028,236,448 dTLB-loads                                                    (16.57%)
S0       16      6,986,041,971 dTLB-load-misses          #   11.72% of all dTLB cache hits   (16.45%)
S0       16    <not supported> dTLB-stores             
S0       16    <not supported> dTLB-store-misses       
S0       16  2,682,964,154,986 iTLB-loads                                                    (16.12%)
S0       16         72,976,586 iTLB-load-misses          #    0.17% of all iTLB cache hits   (10.99%)
S0       16  1,011,685,130,994 branch-loads                                                  (16.49%)
S0       16     69,985,349,023 branch-load-misses                                            (21.98%)
S1       16        114,865,054 cache-misses                                                  (22.09%)
S1       16     45,679,938,456 cycles                    #    0.000 GHz                      (21.92%)
S1       16     10,545,994,416 instructions              #    0.00  insns per cycle          (27.83%)
S1       16             36,057 cs                                                            (100.00%)
S1       16              3,918 migrations                                                    (100.00%)
S1       16             28,016 faults                                                      
S1       16    <not supported> bus-cycles              
S1       16    384,991,625,779 idle-cycles-frontend      #    0.00% frontend cycles idle     (16.93%)
S1       16     15,698,135,183 idle-cycles-backend       #    0.00% backend  cycles idle     (17.11%)
S1       16      5,876,135,928 L1-dcache-loads                                               (22.68%)
S1       16        278,946,106 L1-dcache-load-misses                                         (27.97%)
S1       16        291,706,955 L1-dcache-stores                                              (27.25%)
S1       16    <not supported> L1-dcache-store-misses  
S1       16                  0 L1-dcache-prefetch-misses                                     (27.51%)
S1       16        124,260,120 L1-icache-load-misses                                         (27.20%)
S1       16        554,720,798 LLC-loads                                                     (11.06%)
S1       16        362,361,222 LLC-stores                                                    (11.23%)
S1       16    <not supported> LLC-prefetches          
S1       16      6,640,195,541 dTLB-loads                                                    (16.88%)
S1       16            167,842 dTLB-load-misses                                              (16.77%)
S1       16    <not supported> dTLB-stores             
S1       16    <not supported> dTLB-store-misses       
S1       16      2,706,818,880 iTLB-loads                                                    (16.80%)
S1       16            129,660 iTLB-load-misses                                              (11.40%)
S1       16      1,566,903,015 branch-loads                                                  (16.90%)
S1       16         21,364,172 branch-load-misses                                            (22.44%)
S2       16        204,464,448 cache-misses                                                  (21.96%)
S2       16     40,692,329,117 cycles                    #    0.000 GHz                      (21.78%)
S2       16     12,378,716,464 instructions              #    0.00  insns per cycle          (28.32%)
S2       16             86,037 cs                                                            (100.00%)
S2       16              9,057 migrations                                                    (100.00%)
S2       16             33,076 faults                                                      
S2       16    <not supported> bus-cycles              
S2       16    200,381,972,603 idle-cycles-frontend      #    0.00% frontend cycles idle     (19.62%)
S2       16     13,258,381,942 idle-cycles-backend       #    0.00% backend  cycles idle     (16.76%)
S2       16      5,412,520,666 L1-dcache-loads                                               (23.26%)
S2       16        263,474,468 L1-dcache-load-misses                                         (28.73%)
S2       16        259,969,133 L1-dcache-stores                                              (28.25%)
S2       16    <not supported> L1-dcache-store-misses  
S2       16                  0 L1-dcache-prefetch-misses                                     (24.91%)
S2       16        208,781,295 L1-icache-load-misses                                         (25.40%)
S2       16        491,177,343 LLC-loads                                                     (12.49%)
S2       16        222,349,385 LLC-stores                                                    (12.89%)
S2       16    <not supported> LLC-prefetches          
S2       16      5,789,358,539 dTLB-loads                                                    (18.30%)
S2       16            358,210 dTLB-load-misses                                              (17.51%)
S2       16    <not supported> dTLB-stores             
S2       16    <not supported> dTLB-store-misses       
S2       16      3,040,287,841 iTLB-loads                                                    (15.72%)
S2       16            339,327 iTLB-load-misses                                              (10.95%)
S2       16      2,040,182,539 branch-loads                                                  (16.67%)
S2       16         25,830,184 branch-load-misses                                            (22.01%)
S3       16        297,534,159 cache-misses                                                  (22.11%)
S3       16     55,734,135,264 cycles                    #    0.000 GHz                      (21.93%)
S3       16     20,088,042,252 instructions              #    0.00  insns per cycle          (27.63%)
S3       16             73,273 cs                                                            (100.00%)
S3       16              2,607 migrations                                                    (100.00%)
S3       16             25,264 faults                                                      
S3       16    <not supported> bus-cycles              
S3       16    348,478,539,122 idle-cycles-frontend      #    0.00% frontend cycles idle     (17.88%)
S3       16     22,317,320,079 idle-cycles-backend       #    0.00% backend  cycles idle     (17.10%)
S3       16     11,773,386,137 L1-dcache-loads                                               (22.83%)
S3       16        567,482,828 L1-dcache-load-misses                                         (28.46%)
S3       16        573,651,656 L1-dcache-stores                                              (28.53%)
S3       16    <not supported> L1-dcache-store-misses  
S3       16                  0 L1-dcache-prefetch-misses                                     (28.52%)
S3       16        295,441,016 L1-icache-load-misses                                         (27.29%)
S3       16        932,702,556 LLC-loads                                                     (10.83%)
S3       16        306,548,876 LLC-stores                                                    (10.81%)
S3       16    <not supported> LLC-prefetches          
S3       16     10,326,661,201 dTLB-loads                                                    (16.24%)
S3       16            389,219 dTLB-load-misses                                              (16.45%)
S3       16    <not supported> dTLB-stores             
S3       16    <not supported> dTLB-store-misses       
S3       16      6,059,599,509 iTLB-loads                                                    (16.34%)
S3       16            113,591 iTLB-load-misses                                              (10.74%)
S3       16      3,494,527,958 branch-loads                                                  (16.22%)
S3       16        106,564,575 branch-load-misses                                            (21.50%)

     350.752258428 seconds time elapsed

#################################################################
# Test multi-threading - 32 threads - T4 
#################################################################
2593017.MEM-Interleave.catwoman.t32
[M::bwa_idx_load_from_disk] read 0 ALT contigs
[M::process] read 3168318 sequences (320000118 bp)...
[M::mem_process_seqs] Processed 3168318 reads in 830.853 CPU sec, 36.212 real sec
[M::process] read 3168318 sequences (320000118 bp)...
[M::process] read 3168318 sequences (320000118 bp)...
[M::mem_process_seqs] Processed 3168318 reads in 862.556 CPU sec, 27.376 real sec
[M::mem_process_seqs] Processed 3168318 reads in 872.314 CPU sec, 27.620 real sec
[M::process] read 3168318 sequences (320000118 bp)...
[M::process] read 3168318 sequences (320000118 bp)...
[M::mem_process_seqs] Processed 3168318 reads in 850.932 CPU sec, 28.173 real sec
[M::process] read 3168318 sequences (320000118 bp)...
[M::mem_process_seqs] Processed 3168318 reads in 872.282 CPU sec, 27.586 real sec
[M::process] read 2525154 sequences (255040554 bp)...
[M::mem_process_seqs] Processed 3168318 reads in 863.694 CPU sec, 27.382 real sec
[M::mem_process_seqs] Processed 2525154 reads in 701.820 CPU sec, 22.205 real sec
[main] Version: 0.7.15-r1140
[main] CMD: ./bwa mem -t 32 /tmp/data/indexes/HG_index_BWA_default/hsapiens_v37.fa /tmp/data/datasets/NIST7086_CGTACTAG_L002_R2_001.fastq
[main] Real time: 214.641 sec; CPU: 5877.099 sec

 Performance counter stats for 'numactl --interleave=0-3 --physcpubind=0-31 ./bwa mem -t 32 /tmp/data/indexes/HG_index_BWA_default/hsapiens_v37.fa /tmp/data/datasets/NIST7086_CGTACTAG_L002_R2_001.fastq':

S0       16      5,045,330,089 cache-misses                                                  (21.57%)
S0       16  7,288,822,458,907 cycles                    #    0.000 GHz                      (22.38%)
S0       16  6,095,005,096,009 instructions              #   26.65  insns per cycle        
                                             #    0.01  stalled cycles per insn  (28.07%)
S0       16          4,470,033 cs                                                            (100.00%)
S0       16             37,500 migrations                                                    (100.00%)
S0       16            502,598 faults                                                      
S0       16    <not supported> bus-cycles              
S0       16    827,414,030,199 idle-cycles-frontend      #  361.83% frontend cycles idle     (17.82%)
S0       16  1,346,785,939,323 idle-cycles-backend       #  588.95% backend  cycles idle     (17.12%)
S0       16  1,900,284,861,528 L1-dcache-loads                                               (22.67%)
S0       16     25,119,847,099 L1-dcache-load-misses     #   43.42% of all L1-dcache hits    (28.18%)
S0       16     26,589,368,039 L1-dcache-stores                                              (28.01%)
S0       16    <not supported> L1-dcache-store-misses  
S0       16                  0 L1-dcache-prefetch-misses                                     (27.64%)
S0       16      5,100,281,701 L1-icache-load-misses                                         (27.50%)
S0       16     31,936,964,421 LLC-loads                                                     (11.14%)
S0       16     19,334,689,132 LLC-stores                                                    (11.01%)
S0       16    <not supported> LLC-prefetches          
S0       16  1,986,056,616,092 dTLB-loads                                                    (16.33%)
S0       16      3,865,814,695 dTLB-load-misses          #    6.36% of all dTLB cache hits   (16.14%)
S0       16    <not supported> dTLB-stores             
S0       16    <not supported> dTLB-store-misses       
S0       16  1,388,927,931,898 iTLB-loads                                                    (16.40%)
S0       16        100,225,643 iTLB-load-misses          #    0.24% of all iTLB cache hits   (11.28%)
S0       16    510,266,360,479 branch-loads                                                  (16.76%)
S0       16     35,663,359,709 branch-load-misses                                            (22.25%)
S1       16      4,837,323,668 cache-misses                                                  (22.25%)
S1       16  7,257,888,360,109 cycles                    #    0.000 GHz                      (22.42%)
S1       16  5,754,431,964,284 instructions              #    0.00  insns per cycle          (28.31%)
S1       16          4,040,682 cs                                                            (100.00%)
S1       16             47,376 migrations                                                    (100.00%)
S1       16            585,590 faults                                                      
S1       16    <not supported> bus-cycles              
S1       16    827,144,455,936 idle-cycles-frontend      #    0.00% frontend cycles idle     (17.35%)
S1       16  1,425,011,756,027 idle-cycles-backend       #    0.00% backend  cycles idle     (17.47%)
S1       16  1,788,434,432,456 L1-dcache-loads                                               (22.96%)
S1       16     23,765,901,784 L1-dcache-load-misses                                         (28.41%)
S1       16     25,287,628,753 L1-dcache-stores                                              (27.95%)
S1       16    <not supported> L1-dcache-store-misses  
S1       16                  0 L1-dcache-prefetch-misses                                     (27.65%)
S1       16      4,952,259,559 L1-icache-load-misses                                         (27.15%)
S1       16     31,143,059,914 LLC-loads                                                     (10.83%)
S1       16     18,267,163,607 LLC-stores                                                    (11.01%)
S1       16    <not supported> LLC-prefetches          
S1       16  1,891,012,549,514 dTLB-loads                                                    (16.34%)
S1       16      3,668,661,655 dTLB-load-misses                                              (16.36%)
S1       16    <not supported> dTLB-stores             
S1       16    <not supported> dTLB-store-misses       
S1       16  1,330,171,026,056 iTLB-loads                                                    (16.35%)
S1       16        103,853,510 iTLB-load-misses                                              (11.17%)
S1       16    492,898,875,024 branch-loads                                                  (16.65%)
S1       16     34,152,171,804 branch-load-misses                                            (22.07%)
S2       16        183,851,092 cache-misses                                                  (22.51%)
S2       16     34,390,961,962 cycles                    #    0.000 GHz                      (21.75%)
S2       16     10,811,888,709 instructions              #    0.00  insns per cycle          (27.92%)
S2       16             76,625 cs                                                            (100.00%)
S2       16              9,754 migrations                                                    (100.00%)
S2       16             17,952 faults                                                      
S2       16    <not supported> bus-cycles              
S2       16    191,859,268,147 idle-cycles-frontend      #    0.00% frontend cycles idle     (17.65%)
S2       16     15,246,343,456 idle-cycles-backend       #    0.00% backend  cycles idle     (16.68%)
S2       16      5,517,151,954 L1-dcache-loads                                               (22.25%)
S2       16        266,878,756 L1-dcache-load-misses                                         (27.48%)
S2       16        288,004,196 L1-dcache-stores                                              (27.94%)
S2       16    <not supported> L1-dcache-store-misses  
S2       16                  0 L1-dcache-prefetch-misses                                     (26.84%)
S2       16        189,857,772 L1-icache-load-misses                                         (26.74%)
S2       16        459,827,006 LLC-loads                                                     (11.11%)
S2       16        183,514,879 LLC-stores                                                    (11.47%)
S2       16    <not supported> LLC-prefetches          
S2       16      4,919,526,609 dTLB-loads                                                    (16.36%)
S2       16            236,673 dTLB-load-misses                                              (16.31%)
S2       16    <not supported> dTLB-stores             
S2       16    <not supported> dTLB-store-misses       
S2       16      2,898,968,666 iTLB-loads                                                    (16.84%)
S2       16            194,151 iTLB-load-misses                                              (11.39%)
S2       16      1,748,356,924 branch-loads                                                  (17.10%)
S2       16         25,610,304 branch-load-misses                                            (22.91%)
S3       16        241,573,051 cache-misses                                                  (21.57%)
S3       16     54,235,276,224 cycles                    #    0.000 GHz                      (21.97%)
S3       16     15,596,023,705 instructions              #    0.00  insns per cycle          (27.44%)
S3       16             61,603 cs                                                            (100.00%)
S3       16              4,328 migrations                                                    (100.00%)
S3       16             12,522 faults                                                      
S3       16    <not supported> bus-cycles              
S3       16    297,610,284,814 idle-cycles-frontend      #    0.00% frontend cycles idle     (16.68%)
S3       16     20,421,670,744 idle-cycles-backend       #    0.00% backend  cycles idle     (16.61%)
S3       16      8,066,061,854 L1-dcache-loads                                               (22.25%)
S3       16        404,957,119 L1-dcache-load-misses                                         (27.97%)
S3       16        429,547,613 L1-dcache-stores                                              (28.17%)
S3       16    <not supported> L1-dcache-store-misses  
S3       16                  0 L1-dcache-prefetch-misses                                     (28.57%)
S3       16        230,426,186 L1-icache-load-misses                                         (28.40%)
S3       16        608,091,516 LLC-loads                                                     (11.41%)
S3       16        241,642,520 LLC-stores                                                    (11.28%)
S3       16    <not supported> LLC-prefetches          
S3       16      6,816,442,470 dTLB-loads                                                    (16.79%)
S3       16            193,233 dTLB-load-misses                                              (16.58%)
S3       16    <not supported> dTLB-stores             
S3       16    <not supported> dTLB-store-misses       
S3       16      4,217,281,597 iTLB-loads                                                    (16.40%)
S3       16             75,312 iTLB-load-misses                                              (10.54%)
S3       16      2,795,645,725 branch-loads                                                  (15.92%)
S3       16         79,035,106 branch-load-misses                                            (21.21%)

     214.929563234 seconds time elapsed

#################################################################
# Test multi-threading - 48 threads - T5
#################################################################
2593017.MEM-Interleave.catwoman.t48
[M::bwa_idx_load_from_disk] read 0 ALT contigs
[M::process] read 4752476 sequences (480000076 bp)...
[M::mem_process_seqs] Processed 4752476 reads in 1275.519 CPU sec, 36.939 real sec
[M::process] read 4752476 sequences (480000076 bp)...
[M::process] read 4752476 sequences (480000076 bp)...
[M::mem_process_seqs] Processed 4752476 reads in 1263.765 CPU sec, 27.068 real sec
[M::mem_process_seqs] Processed 4752476 reads in 1269.464 CPU sec, 27.000 real sec
[M::process] read 4752476 sequences (480000076 bp)...
[M::process] read 2525158 sequences (255040958 bp)...
[M::mem_process_seqs] Processed 4752476 reads in 1243.028 CPU sec, 26.769 real sec
[M::mem_process_seqs] Processed 2525158 reads in 694.727 CPU sec, 14.808 real sec
[main] Version: 0.7.15-r1140
[main] CMD: ./bwa mem -t 48 /tmp/data/indexes/HG_index_BWA_default/hsapiens_v37.fa /tmp/data/datasets/NIST7086_CGTACTAG_L002_R2_001.fastq
[main] Real time: 165.926 sec; CPU: 5795.429 sec

 Performance counter stats for 'numactl --interleave=0-5 --physcpubind=0-47 ./bwa mem -t 48 /tmp/data/indexes/HG_index_BWA_default/hsapiens_v37.fa /tmp/data/datasets/NIST7086_CGTACTAG_L002_R2_001.fastq':

S0       16      3,298,653,202 cache-misses                                                  (22.23%)
S0       16  4,594,919,686,447 cycles                    #    0.000 GHz                      (22.04%)
S0       16  3,776,116,138,582 instructions              #   16.63  insns per cycle        
                                             #    0.01  stalled cycles per insn  (29.62%)
S0       16          3,099,605 cs                                                            (100.00%)
S0       16             28,040 migrations                                                    (100.00%)
S0       16            745,139 faults                                                      
S0       16    <not supported> bus-cycles              
S0       16    732,811,726,448 idle-cycles-frontend      #  322.65% frontend cycles idle     (19.92%)
S0       16    872,851,331,649 idle-cycles-backend       #  384.31% backend  cycles idle     (18.30%)
S0       16  1,175,100,447,425 L1-dcache-loads                                               (24.79%)
S0       16     15,547,703,257 L1-dcache-load-misses     #   27.05% of all L1-dcache hits    (28.48%)
S0       16     16,612,110,741 L1-dcache-stores                                              (28.49%)
S0       16    <not supported> L1-dcache-store-misses  
S0       16                  0 L1-dcache-prefetch-misses                                     (25.69%)
S0       16      3,370,156,634 L1-icache-load-misses                                         (25.66%)
S0       16     21,864,695,806 LLC-loads                                                     (12.55%)
S0       16     13,162,206,752 LLC-stores                                                    (10.63%)
S0       16    <not supported> LLC-prefetches          
S0       16  1,385,521,052,920 dTLB-loads                                                    (16.41%)
S0       16      2,932,691,190 dTLB-load-misses          #    4.77% of all dTLB cache hits   (16.21%)
S0       16    <not supported> dTLB-stores             
S0       16    <not supported> dTLB-store-misses       
S0       16    953,305,558,533 iTLB-loads                                                    (15.70%)
S0       16        131,636,192 iTLB-load-misses          #    0.30% of all iTLB cache hits   (10.73%)
S0       16    343,607,437,646 branch-loads                                                  (16.28%)
S0       16     23,954,123,202 branch-load-misses                                            (21.75%)
S1       16      4,032,828,266 cache-misses                                                  (21.70%)
S1       16  4,862,102,860,565 cycles                    #    0.000 GHz                      (22.12%)
S1       16  4,003,006,190,482 instructions              #    0.00  insns per cycle          (27.80%)
S1       16          2,896,184 cs                                                            (100.00%)
S1       16             30,627 migrations                                                    (100.00%)
S1       16          1,026,783 faults                                                      
S1       16    <not supported> bus-cycles              
S1       16    857,144,519,793 idle-cycles-frontend      #    0.00% frontend cycles idle     (17.24%)
S1       16    989,190,976,185 idle-cycles-backend       #    0.00% backend  cycles idle     (16.85%)
S1       16  1,246,063,907,988 L1-dcache-loads                                               (22.65%)
S1       16     17,042,240,134 L1-dcache-load-misses                                         (28.46%)
S1       16     18,345,678,874 L1-dcache-stores                                              (28.45%)
S1       16    <not supported> L1-dcache-store-misses  
S1       16                  0 L1-dcache-prefetch-misses                                     (28.28%)
S1       16      3,885,603,476 L1-icache-load-misses                                         (28.15%)
S1       16     23,356,265,021 LLC-loads                                                     (10.89%)
S1       16     13,433,162,127 LLC-stores                                                    (10.82%)
S1       16    <not supported> LLC-prefetches          
S1       16  1,312,365,640,896 dTLB-loads                                                    (16.22%)
S1       16      2,811,105,790 dTLB-load-misses                                              (16.26%)
S1       16    <not supported> dTLB-stores             
S1       16    <not supported> dTLB-store-misses       
S1       16    906,265,584,561 iTLB-loads                                                    (16.55%)
S1       16        133,980,368 iTLB-load-misses                                              (11.14%)
S1       16    346,193,737,753 branch-loads                                                  (16.66%)
S1       16     23,567,583,529 branch-load-misses                                            (21.89%)
S2       16      3,471,425,523 cache-misses                                                  (21.10%)
S2       16  5,029,640,337,864 cycles                    #    0.000 GHz                      (20.97%)
S2       16  4,179,038,389,932 instructions              #    0.00  insns per cycle          (26.55%)
S2       16          2,792,946 cs                                                            (100.00%)
S2       16             32,254 migrations                                                    (100.00%)
S2       16            749,306 faults                                                      
S2       16    <not supported> bus-cycles              
S2       16    748,817,287,109 idle-cycles-frontend      #    0.00% frontend cycles idle     (16.98%)
S2       16    897,060,662,703 idle-cycles-backend       #    0.00% backend  cycles idle     (16.85%)
S2       16  1,251,053,831,170 L1-dcache-loads                                               (22.98%)
S2       16     16,307,510,633 L1-dcache-load-misses                                         (27.51%)
S2       16     16,853,413,611 L1-dcache-stores                                              (28.37%)
S2       16    <not supported> L1-dcache-store-misses  
S2       16                  0 L1-dcache-prefetch-misses                                     (27.04%)
S2       16      3,258,702,294 L1-icache-load-misses                                         (28.32%)
S2       16     19,334,206,478 LLC-loads                                                     (12.95%)
S2       16     11,501,858,959 LLC-stores                                                    (11.75%)
S2       16    <not supported> LLC-prefetches          
S2       16  1,234,363,148,245 dTLB-loads                                                    (17.63%)
S2       16      2,733,098,045 dTLB-load-misses                                              (16.97%)
S2       16    <not supported> dTLB-stores             
S2       16    <not supported> dTLB-store-misses       
S2       16    925,782,877,752 iTLB-loads                                                    (16.19%)
S2       16        130,317,402 iTLB-load-misses                                              (10.60%)
S2       16    354,831,155,382 branch-loads                                                  (15.74%)
S2       16     25,138,716,223 branch-load-misses                                            (21.17%)
S3       16        188,029,022 cache-misses                                                  (20.41%)
S3       16     49,244,396,332 cycles                    #    0.000 GHz                      (20.98%)
S3       16     11,901,306,993 instructions              #    0.00  insns per cycle          (26.90%)
S3       16             64,175 cs                                                            (100.00%)
S3       16              4,070 migrations                                                    (100.00%)
S3       16             19,672 faults                                                      
S3       16    <not supported> bus-cycles              
S3       16    307,439,666,624 idle-cycles-frontend      #    0.00% frontend cycles idle     (18.89%)
S3       16     19,520,625,497 idle-cycles-backend       #    0.00% backend  cycles idle     (16.05%)
S3       16      6,035,028,555 L1-dcache-loads                                               (22.03%)
S3       16        322,059,266 L1-dcache-load-misses                                         (27.04%)
S3       16        403,350,874 L1-dcache-stores                                              (27.08%)
S3       16    <not supported> L1-dcache-store-misses  
S3       16                  0 L1-dcache-prefetch-misses                                     (25.97%)
S3       16        172,925,378 L1-icache-load-misses                                         (26.78%)
S3       16        480,289,820 LLC-loads                                                     (12.22%)
S3       16        226,751,057 LLC-stores                                                    (13.21%)
S3       16    <not supported> LLC-prefetches          
S3       16      6,587,384,401 dTLB-loads                                                    (18.39%)
S3       16            253,878 dTLB-load-misses                                              (17.59%)
S3       16    <not supported> dTLB-stores             
S3       16    <not supported> dTLB-store-misses       
S3       16      4,153,361,397 iTLB-loads                                                    (16.27%)
S3       16             92,307 iTLB-load-misses                                              (11.64%)
S3       16      2,096,082,033 branch-loads                                                  (17.10%)
S3       16         50,366,201 branch-load-misses                                            (22.36%)

     166.329457486 seconds time elapsed

#################################################################
# Test multi-threading - 64 threads - T6
#################################################################

[M::bwa_idx_load_from_disk] read 0 ALT contigs
[M::process] read 6336634 sequences (640000034 bp)...
[M::mem_process_seqs] Processed 6336634 reads in 1747.821 CPU sec, 37.761 real sec
[M::process] read 6336634 sequences (640000034 bp)...
[M::process] read 6336634 sequences (640000034 bp)...
[M::mem_process_seqs] Processed 6336634 reads in 1696.904 CPU sec, 28.043 real sec
[M::mem_process_seqs] Processed 6336634 reads in 1709.255 CPU sec, 28.622 real sec
[M::process] read 2525160 sequences (255041160 bp)...
[M::mem_process_seqs] Processed 2525160 reads in 692.599 CPU sec, 11.149 real sec
[main] Version: 0.7.15-r1140
[main] CMD: ./bwa mem -t 64 /tmp/data/indexes/HG_index_BWA_default/hsapiens_v37.fa /tmp/data/datasets/NIST7086_CGTACTAG_L002_R2_001.fastq
[main] Real time: 146.282 sec; CPU: 5905.229 sec

 Performance counter stats for 'numactl --interleave=0-7 --physcpubind=0-63 ./bwa mem -t 64 /tmp/data/indexes/HG_index_BWA_default/hsapiens_v37.fa /tmp/data/datasets/NIST7086_CGTACTAG_L002_R2_001.fastq':

S0       16      2,785,084,805 cache-misses                                                  (22.71%)
S0       16  3,641,237,989,954 cycles                    #    0.000 GHz                      (22.36%)
S0       16  2,919,159,522,536 instructions              #   12.73  insns per cycle        
                                             #    0.02  stalled cycles per insn  (28.81%)
S0       16          2,321,334 cs                                                            (100.00%)
S0       16             19,827 migrations                                                    (100.00%)
S0       16            877,464 faults                                                      
S0       16    <not supported> bus-cycles              
S0       16    830,488,121,432 idle-cycles-frontend      #  362.14% frontend cycles idle     (17.90%)
S0       16    768,958,841,881 idle-cycles-backend       #  335.31% backend  cycles idle     (17.08%)
S0       16    938,779,233,033 L1-dcache-loads                                               (23.02%)
S0       16     12,432,343,637 L1-dcache-load-misses     #   21.15% of all L1-dcache hits    (27.68%)
S0       16     12,971,391,900 L1-dcache-stores                                              (28.57%)
S0       16    <not supported> L1-dcache-store-misses  
S0       16                  0 L1-dcache-prefetch-misses                                     (27.91%)
S0       16      2,762,295,943 L1-icache-load-misses                                         (28.02%)
S0       16     16,757,424,392 LLC-loads                                                     (11.80%)
S0       16      9,954,490,254 LLC-stores                                                    (10.27%)
S0       16    <not supported> LLC-prefetches          
S0       16  1,038,693,273,229 dTLB-loads                                                    (15.75%)
S0       16      2,614,603,598 dTLB-load-misses          #    4.20% of all dTLB cache hits   (15.60%)
S0       16    <not supported> dTLB-stores             
S0       16    <not supported> dTLB-store-misses       
S0       16    738,667,632,522 iTLB-loads                                                    (15.35%)
S0       16        177,534,050 iTLB-load-misses          #    0.40% of all iTLB cache hits   (10.67%)
S0       16    261,994,153,257 branch-loads                                                  (16.21%)
S0       16     18,049,640,049 branch-load-misses                                            (21.65%)
S1       16      2,728,354,320 cache-misses                                                  (22.22%)
S1       16  3,562,363,637,666 cycles                    #    0.000 GHz                      (22.30%)
S1       16  2,925,567,060,287 instructions              #    0.00  insns per cycle          (28.27%)
S1       16          2,400,450 cs                                                            (100.00%)
S1       16             19,054 migrations                                                    (100.00%)
S1       16            412,665 faults                                                      
S1       16    <not supported> bus-cycles              
S1       16    763,486,240,759 idle-cycles-frontend      #    0.00% frontend cycles idle     (17.49%)
S1       16    745,806,566,490 idle-cycles-backend       #    0.00% backend  cycles idle     (17.02%)
S1       16    936,622,069,986 L1-dcache-loads                                               (22.95%)
S1       16     12,266,893,627 L1-dcache-load-misses                                         (27.66%)
S1       16     12,580,050,859 L1-dcache-stores                                              (28.77%)
S1       16    <not supported> L1-dcache-store-misses  
S1       16                  0 L1-dcache-prefetch-misses                                     (27.20%)
S1       16      2,697,391,186 L1-icache-load-misses                                         (28.15%)
S1       16     16,334,567,639 LLC-loads                                                     (11.81%)
S1       16      9,960,280,166 LLC-stores                                                    (10.23%)
S1       16    <not supported> LLC-prefetches          
S1       16  1,008,795,720,940 dTLB-loads                                                    (16.13%)
S1       16      2,471,961,142 dTLB-load-misses                                              (16.49%)
S1       16    <not supported> dTLB-stores             
S1       16    <not supported> dTLB-store-misses       
S1       16    689,210,939,371 iTLB-loads                                                    (16.25%)
S1       16        170,642,851 iTLB-load-misses                                              (10.52%)
S1       16    261,572,564,312 branch-loads                                                  (15.81%)
S1       16     18,328,659,388 branch-load-misses                                            (21.64%)
S2       16      2,802,423,775 cache-misses                                                  (21.30%)
S2       16  3,728,121,621,157 cycles                    #    0.000 GHz                      (21.19%)
S2       16  3,046,850,906,491 instructions              #    0.00  insns per cycle          (27.45%)
S2       16          2,404,566 cs                                                            (100.00%)
S2       16             23,520 migrations                                                    (100.00%)
S2       16            662,278 faults                                                      
S2       16    <not supported> bus-cycles              
S2       16    857,784,343,877 idle-cycles-frontend      #    0.00% frontend cycles idle     (18.82%)
S2       16    771,851,645,540 idle-cycles-backend       #    0.00% backend  cycles idle     (15.63%)
S2       16    961,672,815,680 L1-dcache-loads                                               (23.36%)
S2       16     12,819,155,431 L1-dcache-load-misses                                         (27.04%)
S2       16     13,314,133,960 L1-dcache-stores                                              (28.01%)
S2       16    <not supported> L1-dcache-store-misses  
S2       16                  0 L1-dcache-prefetch-misses                                     (24.50%)
S2       16      2,795,032,877 L1-icache-load-misses                                         (27.01%)
S2       16     16,008,071,498 LLC-loads                                                     (13.93%)
S2       16      9,286,768,292 LLC-stores                                                    (12.82%)
S2       16    <not supported> LLC-prefetches          
S2       16    962,773,159,141 dTLB-loads                                                    (18.56%)
S2       16      2,383,023,810 dTLB-load-misses                                              (18.74%)
S2       16    <not supported> dTLB-stores             
S2       16    <not supported> dTLB-store-misses       
S2       16    695,210,484,168 iTLB-loads                                                    (14.98%)
S2       16        168,836,434 iTLB-load-misses                                              (10.79%)
S2       16    261,751,479,608 branch-loads                                                  (16.18%)
S2       16     18,438,641,927 branch-load-misses                                            (21.75%)
S3       16      3,057,576,042 cache-misses                                                  (21.88%)
S3       16  3,745,264,699,299 cycles                    #    0.000 GHz                      (22.29%)
S3       16  2,992,659,975,806 instructions              #    0.00  insns per cycle          (27.96%)
S3       16          2,490,332 cs                                                            (100.00%)
S3       16             19,700 migrations                                                    (100.00%)
S3       16            953,602 faults                                                      
S3       16    <not supported> bus-cycles              
S3       16    894,067,887,990 idle-cycles-frontend      #    0.00% frontend cycles idle     (18.32%)
S3       16    792,879,241,185 idle-cycles-backend       #    0.00% backend  cycles idle     (17.37%)
S3       16    925,662,989,819 L1-dcache-loads                                               (23.05%)
S3       16     12,503,477,041 L1-dcache-load-misses                                         (28.96%)
S3       16     13,545,548,946 L1-dcache-stores                                              (28.96%)
S3       16    <not supported> L1-dcache-store-misses  
S3       16                  0 L1-dcache-prefetch-misses                                     (28.17%)
S3       16      3,094,683,702 L1-icache-load-misses                                         (26.76%)
S3       16     17,890,189,733 LLC-loads                                                     (10.79%)
S3       16      9,893,565,160 LLC-stores                                                    (10.96%)
S3       16    <not supported> LLC-prefetches          
S3       16    970,498,772,428 dTLB-loads                                                    (16.47%)
S3       16      2,413,601,436 dTLB-load-misses                                              (16.34%)
S3       16    <not supported> dTLB-stores             
S3       16    <not supported> dTLB-store-misses       
S3       16    692,313,205,345 iTLB-loads                                                    (16.23%)
S3       16        175,668,602 iTLB-load-misses                                              (10.91%)
S3       16    263,778,764,679 branch-loads                                                  (16.37%)
S3       16     17,853,357,117 branch-load-misses                                            (21.52%)

     146.712663600 seconds time elapsed

#################################################################
# Test multi-threading - 64 threads - T6
#################################################################
