// Seed: 2156643470
module module_0;
  id_1 :
  assert property (@(posedge id_1) id_1)
  else $display(1, id_1, 1);
  assign module_1.id_7 = 0;
  tri1 id_2;
  assign id_2 = 1;
  uwire id_3;
  assign id_3 = 1 ? 1 == 1'b0 << id_3 : id_2;
endmodule
module module_1 (
    input uwire id_0,
    output wand id_1,
    output tri0 id_2,
    input supply1 id_3,
    input tri id_4,
    output supply1 id_5,
    output tri id_6,
    input supply0 id_7,
    output tri0 id_8,
    input supply0 id_9
);
  module_0 modCall_1 ();
  wire id_11;
  wire id_12;
endmodule
