// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2016.4
// Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="cnn_conv_d4x4_k3x3,hls_ip_2016_4,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020clg484-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=8.200000,HLS_SYN_LAT=44,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=36,HLS_SYN_FF=3115,HLS_SYN_LUT=5401}" *)

module cnn_conv_d4x4_k3x3 (
        ap_clk,
        ap_rst_n,
        inStream_TDATA,
        inStream_TVALID,
        inStream_TREADY,
        inStream_TKEEP,
        inStream_TSTRB,
        inStream_TUSER,
        inStream_TLAST,
        inStream_TID,
        inStream_TDEST,
        outStream_TDATA,
        outStream_TVALID,
        outStream_TREADY,
        outStream_TKEEP,
        outStream_TSTRB,
        outStream_TUSER,
        outStream_TLAST,
        outStream_TID,
        outStream_TDEST,
        s_axi_CTRL_AWVALID,
        s_axi_CTRL_AWREADY,
        s_axi_CTRL_AWADDR,
        s_axi_CTRL_WVALID,
        s_axi_CTRL_WREADY,
        s_axi_CTRL_WDATA,
        s_axi_CTRL_WSTRB,
        s_axi_CTRL_ARVALID,
        s_axi_CTRL_ARREADY,
        s_axi_CTRL_ARADDR,
        s_axi_CTRL_RVALID,
        s_axi_CTRL_RREADY,
        s_axi_CTRL_RDATA,
        s_axi_CTRL_RRESP,
        s_axi_CTRL_BVALID,
        s_axi_CTRL_BREADY,
        s_axi_CTRL_BRESP,
        interrupt
);

parameter    ap_ST_fsm_state1 = 9'b1;
parameter    ap_ST_fsm_pp0_stage0 = 9'b10;
parameter    ap_ST_fsm_state4 = 9'b100;
parameter    ap_ST_fsm_pp1_stage0 = 9'b1000;
parameter    ap_ST_fsm_state7 = 9'b10000;
parameter    ap_ST_fsm_state8 = 9'b100000;
parameter    ap_ST_fsm_state9 = 9'b1000000;
parameter    ap_ST_fsm_pp3_stage0 = 9'b10000000;
parameter    ap_ST_fsm_state22 = 9'b100000000;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    ap_const_lv2_0 = 2'b00;
parameter    ap_const_lv2_2 = 2'b10;
parameter    ap_const_lv2_3 = 2'b11;
parameter    ap_const_lv2_1 = 2'b1;
parameter    ap_const_lv32_1 = 32'b1;
parameter    ap_const_lv32_3 = 32'b11;
parameter    ap_const_lv32_7 = 32'b111;
parameter    C_S_AXI_CTRL_DATA_WIDTH = 32;
parameter    ap_const_int64_8 = 8;
parameter    C_S_AXI_CTRL_ADDR_WIDTH = 7;
parameter    C_S_AXI_DATA_WIDTH = 32;
parameter    ap_const_lv32_5 = 32'b101;
parameter    ap_const_lv32_6 = 32'b110;
parameter    ap_const_lv32_2 = 32'b10;
parameter    ap_const_lv3_2 = 3'b10;
parameter    ap_const_lv3_0 = 3'b000;
parameter    ap_const_lv32_4 = 32'b100;
parameter    ap_const_lv5_0 = 5'b00000;
parameter    ap_const_lv4_F = 4'b1111;
parameter    ap_const_lv4_0 = 4'b0000;
parameter    ap_const_lv6_0 = 6'b000000;
parameter    ap_const_lv3_4 = 3'b100;
parameter    ap_const_lv3_1 = 3'b1;
parameter    ap_const_lv5_10 = 5'b10000;
parameter    ap_const_lv5_1 = 5'b1;
parameter    ap_const_lv32_1F = 32'b11111;
parameter    ap_const_lv28_1 = 28'b1;
parameter    ap_const_lv32_1A = 32'b11010;
parameter    ap_const_lv27_0 = 27'b000000000000000000000000000;
parameter    ap_const_lv32_8 = 32'b1000;

parameter C_S_AXI_CTRL_WSTRB_WIDTH = (C_S_AXI_CTRL_DATA_WIDTH / ap_const_int64_8);
parameter C_S_AXI_WSTRB_WIDTH = (C_S_AXI_DATA_WIDTH / ap_const_int64_8);

input   ap_clk;
input   ap_rst_n;
input  [31:0] inStream_TDATA;
input   inStream_TVALID;
output   inStream_TREADY;
input  [3:0] inStream_TKEEP;
input  [3:0] inStream_TSTRB;
input  [1:0] inStream_TUSER;
input  [0:0] inStream_TLAST;
input  [4:0] inStream_TID;
input  [5:0] inStream_TDEST;
output  [31:0] outStream_TDATA;
output   outStream_TVALID;
input   outStream_TREADY;
output  [3:0] outStream_TKEEP;
output  [3:0] outStream_TSTRB;
output  [1:0] outStream_TUSER;
output  [0:0] outStream_TLAST;
output  [4:0] outStream_TID;
output  [5:0] outStream_TDEST;
input   s_axi_CTRL_AWVALID;
output   s_axi_CTRL_AWREADY;
input  [C_S_AXI_CTRL_ADDR_WIDTH - 1 : 0] s_axi_CTRL_AWADDR;
input   s_axi_CTRL_WVALID;
output   s_axi_CTRL_WREADY;
input  [C_S_AXI_CTRL_DATA_WIDTH - 1 : 0] s_axi_CTRL_WDATA;
input  [C_S_AXI_CTRL_WSTRB_WIDTH - 1 : 0] s_axi_CTRL_WSTRB;
input   s_axi_CTRL_ARVALID;
output   s_axi_CTRL_ARREADY;
input  [C_S_AXI_CTRL_ADDR_WIDTH - 1 : 0] s_axi_CTRL_ARADDR;
output   s_axi_CTRL_RVALID;
input   s_axi_CTRL_RREADY;
output  [C_S_AXI_CTRL_DATA_WIDTH - 1 : 0] s_axi_CTRL_RDATA;
output  [1:0] s_axi_CTRL_RRESP;
output   s_axi_CTRL_BVALID;
input   s_axi_CTRL_BREADY;
output  [1:0] s_axi_CTRL_BRESP;
output   interrupt;

reg    ap_rst_n_inv;
wire    ap_start;
reg    ap_done;
reg    ap_idle;
(* fsm_encoding = "none" *) reg   [8:0] ap_CS_fsm;
wire   [0:0] ap_CS_fsm_state1;
reg    ap_ready;
reg   [31:0] inStream_V_data_V_0_data_out;
wire    inStream_V_data_V_0_vld_in;
wire    inStream_V_data_V_0_vld_out;
wire    inStream_V_data_V_0_ack_in;
reg    inStream_V_data_V_0_ack_out;
reg   [31:0] inStream_V_data_V_0_payload_A;
reg   [31:0] inStream_V_data_V_0_payload_B;
reg    inStream_V_data_V_0_sel_rd;
reg    inStream_V_data_V_0_sel_wr;
wire    inStream_V_data_V_0_sel;
wire    inStream_V_data_V_0_load_A;
wire    inStream_V_data_V_0_load_B;
reg   [1:0] inStream_V_data_V_0_state;
wire    inStream_V_data_V_0_state_cmp_full;
wire    inStream_V_dest_V_0_vld_in;
reg    inStream_V_dest_V_0_ack_out;
reg   [1:0] inStream_V_dest_V_0_state;
reg   [31:0] outStream_V_data_V_1_data_out;
reg    outStream_V_data_V_1_vld_in;
wire    outStream_V_data_V_1_vld_out;
wire    outStream_V_data_V_1_ack_in;
wire    outStream_V_data_V_1_ack_out;
reg   [31:0] outStream_V_data_V_1_payload_A;
reg   [31:0] outStream_V_data_V_1_payload_B;
reg    outStream_V_data_V_1_sel_rd;
reg    outStream_V_data_V_1_sel_wr;
wire    outStream_V_data_V_1_sel;
wire    outStream_V_data_V_1_load_A;
wire    outStream_V_data_V_1_load_B;
reg   [1:0] outStream_V_data_V_1_state;
wire    outStream_V_data_V_1_state_cmp_full;
wire   [3:0] outStream_V_keep_V_1_data_out;
reg    outStream_V_keep_V_1_vld_in;
wire    outStream_V_keep_V_1_vld_out;
wire    outStream_V_keep_V_1_ack_in;
wire    outStream_V_keep_V_1_ack_out;
reg    outStream_V_keep_V_1_sel_rd;
wire    outStream_V_keep_V_1_sel;
reg   [1:0] outStream_V_keep_V_1_state;
wire   [3:0] outStream_V_strb_V_1_data_out;
reg    outStream_V_strb_V_1_vld_in;
wire    outStream_V_strb_V_1_vld_out;
wire    outStream_V_strb_V_1_ack_in;
wire    outStream_V_strb_V_1_ack_out;
reg    outStream_V_strb_V_1_sel_rd;
wire    outStream_V_strb_V_1_sel;
reg   [1:0] outStream_V_strb_V_1_state;
wire   [1:0] outStream_V_user_V_1_data_out;
reg    outStream_V_user_V_1_vld_in;
wire    outStream_V_user_V_1_vld_out;
wire    outStream_V_user_V_1_ack_in;
wire    outStream_V_user_V_1_ack_out;
reg    outStream_V_user_V_1_sel_rd;
wire    outStream_V_user_V_1_sel;
reg   [1:0] outStream_V_user_V_1_state;
reg   [0:0] outStream_V_last_V_1_data_out;
reg    outStream_V_last_V_1_vld_in;
wire    outStream_V_last_V_1_vld_out;
wire    outStream_V_last_V_1_ack_in;
wire    outStream_V_last_V_1_ack_out;
reg   [0:0] outStream_V_last_V_1_payload_A;
reg   [0:0] outStream_V_last_V_1_payload_B;
reg    outStream_V_last_V_1_sel_rd;
reg    outStream_V_last_V_1_sel_wr;
wire    outStream_V_last_V_1_sel;
wire    outStream_V_last_V_1_load_A;
wire    outStream_V_last_V_1_load_B;
reg   [1:0] outStream_V_last_V_1_state;
wire    outStream_V_last_V_1_state_cmp_full;
wire   [4:0] outStream_V_id_V_1_data_out;
reg    outStream_V_id_V_1_vld_in;
wire    outStream_V_id_V_1_vld_out;
wire    outStream_V_id_V_1_ack_in;
wire    outStream_V_id_V_1_ack_out;
reg    outStream_V_id_V_1_sel_rd;
wire    outStream_V_id_V_1_sel;
reg   [1:0] outStream_V_id_V_1_state;
wire   [5:0] outStream_V_dest_V_1_data_out;
reg    outStream_V_dest_V_1_vld_in;
wire    outStream_V_dest_V_1_vld_out;
wire    outStream_V_dest_V_1_ack_in;
wire    outStream_V_dest_V_1_ack_out;
reg    outStream_V_dest_V_1_sel_rd;
wire    outStream_V_dest_V_1_sel;
reg   [1:0] outStream_V_dest_V_1_state;
wire   [31:0] ctrl;
wire   [31:0] kernel_0;
wire   [31:0] kernel_1;
wire   [31:0] kernel_2;
wire   [31:0] kernel_3;
wire   [31:0] kernel_4;
wire   [31:0] kernel_5;
wire   [31:0] kernel_6;
wire   [31:0] kernel_7;
wire   [31:0] kernel_8;
reg    inStream_TDATA_blk_n;
wire   [0:0] ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter1;
reg   [0:0] exitcond1_reg_1538;
wire   [0:0] ap_CS_fsm_pp1_stage0;
reg    ap_enable_reg_pp1_iter1;
reg   [0:0] exitcond4_reg_1563;
wire   [0:0] ap_CS_fsm_pp3_stage0;
reg    ap_enable_reg_pp3_iter1;
reg   [0:0] exitcond_flatten8_reg_1708;
reg   [0:0] icmp_reg_1717;
reg    outStream_TDATA_blk_n;
reg    ap_enable_reg_pp3_iter10;
reg   [0:0] p_i_reg_1732;
reg   [0:0] ap_pipeline_reg_pp3_iter9_p_i_reg_1732;
reg    ap_enable_reg_pp3_iter11;
reg   [0:0] ap_pipeline_reg_pp3_iter10_p_i_reg_1732;
reg   [31:0] lineBuffer_0_3_reg_304;
reg   [31:0] lineBuffer_0_2_reg_316;
reg   [2:0] x_reg_328;
reg   [31:0] lineBuffer_1_3_reg_339;
reg   [31:0] lineBuffer_1_2_reg_351;
reg   [31:0] lineBuffer_1_3_5_reg_363;
reg   [31:0] lineBuffer_1_3_8_reg_375;
reg   [2:0] x1_reg_387;
reg   [4:0] indvar_flatten6_reg_467;
reg   [2:0] y_assign_reg_478;
reg   [2:0] x_assign_reg_489;
reg   [31:0] lineBuffer_1_3_3_reg_500;
reg   [31:0] lineBuffer_1_2_3_reg_510;
reg   [31:0] lineBuffer_1_3_17_reg_520;
reg   [31:0] lineBuffer_1_3_1_reg_530;
reg   [31:0] lineBuffer_0_3_3_reg_540;
reg   [31:0] lineBuffer_0_2_s_reg_550;
reg   [31:0] window_2_0_reg_560;
reg    ap_condition_977;
reg   [31:0] window_1_1_reg_571;
reg   [31:0] window_1_0_reg_582;
reg   [31:0] ctrl_read_reg_1533;
wire   [0:0] exitcond1_fu_667_p2;
wire   [0:0] cond_fu_677_p2;
reg   [0:0] cond_reg_1542;
wire   [2:0] x_1_fu_683_p2;
reg    ap_enable_reg_pp0_iter0;
wire   [31:0] lineBuffer_0_3_1_fu_689_p3;
wire   [31:0] lineBuffer_0_3_4_fu_696_p3;
wire   [0:0] exitcond4_fu_703_p2;
wire   [2:0] x_2_fu_709_p2;
reg    ap_enable_reg_pp1_iter0;
wire   [1:0] tmp_9_fu_715_p1;
reg   [1:0] tmp_9_reg_1572;
wire   [31:0] lineBuffer_1_3_2_fu_748_p3;
wire   [31:0] lineBuffer_1_3_4_fu_764_p3;
wire   [31:0] lineBuffer_1_3_7_fu_780_p3;
wire   [31:0] lineBuffer_1_3_9_fu_788_p3;
wire   [2:0] indvar_flatten_next_fu_802_p2;
wire   [0:0] ap_CS_fsm_state8;
wire   [1:0] tmp_2_mid2_v_fu_828_p3;
wire   [0:0] exitcond_flatten_fu_796_p2;
wire   [1:0] x_3_fu_860_p2;
wire   [31:0] window_2_2_6_fu_936_p3;
wire   [31:0] window_2_2_7_fu_944_p3;
wire   [31:0] window_2_2_8_fu_952_p3;
wire   [0:0] tmp_10_fu_965_p1;
reg   [0:0] tmp_10_reg_1703;
wire   [0:0] ap_CS_fsm_state9;
wire   [0:0] exitcond_flatten8_fu_983_p2;
reg   [0:0] ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1708;
reg   [0:0] ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1708;
wire   [4:0] indvar_flatten_next7_fu_989_p2;
reg    ap_enable_reg_pp3_iter0;
wire   [0:0] icmp_fu_1008_p2;
reg   [31:0] window_2_1_2_reg_1721;
reg   [31:0] ap_pipeline_reg_pp3_iter2_window_2_1_2_reg_1721;
wire   [2:0] y_assign_mid2_fu_1088_p3;
wire   [0:0] p_i_fu_1120_p2;
reg   [0:0] ap_pipeline_reg_pp3_iter2_p_i_reg_1732;
reg   [0:0] ap_pipeline_reg_pp3_iter3_p_i_reg_1732;
reg   [0:0] ap_pipeline_reg_pp3_iter4_p_i_reg_1732;
reg   [0:0] ap_pipeline_reg_pp3_iter5_p_i_reg_1732;
reg   [0:0] ap_pipeline_reg_pp3_iter6_p_i_reg_1732;
reg   [0:0] ap_pipeline_reg_pp3_iter7_p_i_reg_1732;
reg   [0:0] ap_pipeline_reg_pp3_iter8_p_i_reg_1732;
wire   [1:0] tmp_13_fu_1126_p1;
reg   [1:0] tmp_13_reg_1736;
wire   [2:0] x_4_fu_1135_p2;
wire   [31:0] lineBuffer_0_3_15_fu_1203_p6;
reg   [31:0] lineBuffer_0_3_15_reg_1750;
reg    ap_enable_reg_pp3_iter2;
wire   [31:0] lineBuffer_0_3_6_fu_1245_p3;
wire   [31:0] lineBuffer_0_3_7_fu_1261_p3;
wire   [31:0] lineBuffer_1_3_10_fu_1319_p3;
wire   [31:0] lineBuffer_1_3_11_fu_1335_p3;
wire   [31:0] lineBuffer_1_3_19_fu_1351_p3;
wire   [31:0] lineBuffer_1_3_20_fu_1359_p3;
wire   [24:0] tmp5_fu_1403_p2;
reg   [24:0] tmp5_reg_1785;
wire   [23:0] tmp6_fu_1417_p2;
reg   [23:0] tmp6_reg_1790;
wire   [24:0] tmp8_fu_1445_p2;
reg   [24:0] tmp8_reg_1795;
wire   [31:0] tmp_data_V_fu_1513_p3;
wire   [0:0] tmp_last_V_fu_1521_p2;
wire   [0:0] ap_CS_fsm_state4;
reg    ap_enable_reg_pp3_iter3;
reg    ap_enable_reg_pp3_iter4;
reg    ap_enable_reg_pp3_iter5;
reg    ap_enable_reg_pp3_iter6;
reg    ap_enable_reg_pp3_iter7;
reg    ap_enable_reg_pp3_iter8;
reg    ap_enable_reg_pp3_iter9;
wire   [22:0] grp_fixed_point_mul_fu_594_ap_return;
reg    grp_fixed_point_mul_fu_594_ap_ce;
wire   [22:0] grp_fixed_point_mul_fu_601_ap_return;
reg    grp_fixed_point_mul_fu_601_ap_ce;
wire   [22:0] grp_fixed_point_mul_fu_608_ap_return;
reg    grp_fixed_point_mul_fu_608_ap_ce;
wire   [22:0] grp_fixed_point_mul_fu_615_ap_return;
reg    grp_fixed_point_mul_fu_615_ap_ce;
wire   [22:0] grp_fixed_point_mul_fu_622_ap_return;
reg    grp_fixed_point_mul_fu_622_ap_ce;
wire   [22:0] grp_fixed_point_mul_fu_630_ap_return;
reg    grp_fixed_point_mul_fu_630_ap_ce;
wire   [22:0] grp_fixed_point_mul_fu_638_ap_return;
reg    grp_fixed_point_mul_fu_638_ap_ce;
wire   [22:0] grp_fixed_point_mul_fu_645_ap_return;
reg    grp_fixed_point_mul_fu_645_ap_ce;
wire   [22:0] grp_fixed_point_mul_fu_653_ap_return;
reg    grp_fixed_point_mul_fu_653_ap_ce;
reg   [2:0] indvar_flatten_reg_398;
wire   [0:0] ap_CS_fsm_state7;
reg   [1:0] y3_reg_409;
reg   [31:0] window_2_1_1_reg_420;
reg   [31:0] window_1_2_1_reg_432;
reg   [31:0] window_1_1_1_reg_444;
reg   [1:0] x4_reg_456;
reg   [31:0] window_2_0_phi_fu_563_p4;
reg   [31:0] window_1_1_phi_fu_574_p4;
reg   [31:0] window_1_0_phi_fu_585_p4;
reg   [31:0] window_2_2_2_fu_152;
wire   [31:0] window_2_2_5_fu_928_p3;
reg   [31:0] window_0_0_read_as_fu_156;
reg   [31:0] window_0_0_fu_160;
reg   [31:0] window_0_1_fu_164;
wire   [31:0] windowRightCol_0_fu_1190_p6;
reg   [31:0] window_1_0_read_as_fu_168;
reg   [31:0] window_2_0_read_as_fu_172;
reg   [31:0] lineBuffer_0_3_5_fu_176;
wire   [31:0] lineBuffer_0_3_14_fu_1285_p3;
reg   [31:0] lineBuffer_0_3_8_fu_180;
wire   [31:0] lineBuffer_0_3_13_fu_1277_p3;
reg   [31:0] window_2_1_fu_184;
reg   [31:0] writeCount_1_fu_188;
wire   [31:0] writeCount_fu_1454_p2;
reg   [31:0] readCount_1_fu_192;
wire   [31:0] readCount_fu_1014_p2;
wire   [1:0] tmp_8_fu_673_p1;
wire   [0:0] sel_tmp9_fu_729_p2;
wire   [0:0] sel_tmp7_fu_724_p2;
wire   [0:0] sel_tmp_fu_719_p2;
wire   [0:0] or_cond_fu_734_p2;
wire   [31:0] newSel_fu_740_p3;
wire   [31:0] newSel2_fu_756_p3;
wire   [31:0] lineBuffer_1_3_6_fu_772_p3;
wire   [0:0] exitcond_fu_808_p2;
wire   [1:0] y9_fu_822_p2;
wire   [0:0] cond3_mid1_fu_840_p2;
wire   [0:0] cond2_fu_846_p2;
wire   [1:0] x4_mid2_fu_814_p3;
wire   [0:0] cond1_fu_866_p2;
wire   [0:0] tmp_11_fu_836_p1;
wire   [31:0] lineBuffer_load13_ph_fu_872_p3;
wire   [31:0] lineBuffer_load14_ph_fu_880_p3;
wire   [31:0] window_1_1_2_fu_888_p3;
wire   [0:0] cond3_mid2_fu_852_p3;
wire   [31:0] window_2_2_3_fu_912_p3;
wire   [31:0] window_2_2_4_fu_920_p3;
wire   [31:0] window_2_2_fu_896_p3;
wire   [31:0] window_2_2_1_fu_904_p3;
wire   [27:0] tmp_14_fu_998_p4;
wire   [0:0] exitcond2_fu_1028_p2;
wire   [2:0] y_s_fu_1042_p2;
wire   [0:0] tmp_i_mid1_fu_1048_p2;
wire   [0:0] tmp_i_fu_1054_p2;
wire   [0:0] tmp_2_i_mid1_fu_1068_p2;
wire   [0:0] tmp_2_i_fu_1074_p2;
wire   [2:0] x_assign_mid2_fu_1034_p3;
wire   [0:0] tmp_i_15_fu_1096_p2;
wire   [0:0] tmp_i_mid2_fu_1060_p3;
wire   [0:0] tmp_1_i_fu_1102_p2;
wire   [0:0] tmp_2_i_mid2_fu_1080_p3;
wire   [0:0] tmp2_fu_1114_p2;
wire   [0:0] tmp1_fu_1108_p2;
wire   [0:0] sel_tmp4_fu_1226_p2;
wire   [0:0] sel_tmp3_fu_1221_p2;
wire   [0:0] sel_tmp2_fu_1216_p2;
wire   [0:0] or_cond2_fu_1231_p2;
wire   [31:0] newSel4_fu_1237_p3;
wire   [31:0] newSel6_fu_1253_p3;
wire   [31:0] lineBuffer_0_3_9_fu_1269_p3;
wire   [31:0] newSel8_fu_1311_p3;
wire   [31:0] newSel1_fu_1327_p3;
wire   [31:0] lineBuffer_1_3_18_fu_1343_p3;
wire  signed [23:0] tmp94_trunc141_ext_c_fu_1371_p1;
wire  signed [23:0] tmp94_trunc_ext_cast_fu_1367_p1;
wire   [23:0] tmp3_fu_1375_p2;
wire  signed [23:0] tmp95_trunc_ext_cast_fu_1385_p1;
wire  signed [23:0] tmp95_trunc140_ext_c_fu_1389_p1;
wire   [23:0] tmp4_fu_1393_p2;
wire  signed [24:0] tmp94_cast_fu_1381_p1;
wire  signed [24:0] tmp95_cast_fu_1399_p1;
wire  signed [23:0] tmp97_trunc139_ext_c_fu_1413_p1;
wire  signed [23:0] tmp97_trunc_ext_cast_fu_1409_p1;
wire  signed [23:0] tmp99_trunc142_ext_c_fu_1427_p1;
wire  signed [23:0] tmp99_trunc_ext_cast_fu_1423_p1;
wire   [23:0] tmp7_fu_1431_p2;
wire  signed [24:0] tmp98_trunc_ext_cast_fu_1441_p1;
wire  signed [24:0] tmp99_cast_fu_1437_p1;
wire  signed [25:0] tmp97_cast_fu_1463_p1;
wire  signed [25:0] tmp98_cast_fu_1466_p1;
wire   [25:0] tmp9_fu_1469_p2;
wire  signed [26:0] tmp93_cast_fu_1460_p1;
wire  signed [26:0] tmp96_cast_fu_1475_p1;
wire   [26:0] result_4_2_2_i_fu_1479_p2;
wire   [0:0] tmp_12_fu_1489_p3;
wire   [26:0] result_fu_1497_p3;
wire  signed [30:0] result_cast1_fu_1505_p1;
wire   [31:0] result_cast_fu_1509_p1;
wire  signed [31:0] result_4_2_2_i_cast1_fu_1485_p1;
wire   [0:0] ap_CS_fsm_state22;
reg    ap_condition_1902;
reg   [8:0] ap_NS_fsm;
reg    ap_condition_988;

// power-on initialization
initial begin
#0 ap_CS_fsm = 9'b1;
#0 inStream_V_data_V_0_sel_rd = 1'b0;
#0 inStream_V_data_V_0_sel_wr = 1'b0;
#0 inStream_V_data_V_0_state = 2'b00;
#0 inStream_V_dest_V_0_state = 2'b00;
#0 outStream_V_data_V_1_sel_rd = 1'b0;
#0 outStream_V_data_V_1_sel_wr = 1'b0;
#0 outStream_V_data_V_1_state = 2'b00;
#0 outStream_V_keep_V_1_sel_rd = 1'b0;
#0 outStream_V_keep_V_1_state = 2'b00;
#0 outStream_V_strb_V_1_sel_rd = 1'b0;
#0 outStream_V_strb_V_1_state = 2'b00;
#0 outStream_V_user_V_1_sel_rd = 1'b0;
#0 outStream_V_user_V_1_state = 2'b00;
#0 outStream_V_last_V_1_sel_rd = 1'b0;
#0 outStream_V_last_V_1_sel_wr = 1'b0;
#0 outStream_V_last_V_1_state = 2'b00;
#0 outStream_V_id_V_1_sel_rd = 1'b0;
#0 outStream_V_id_V_1_state = 2'b00;
#0 outStream_V_dest_V_1_sel_rd = 1'b0;
#0 outStream_V_dest_V_1_state = 2'b00;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp1_iter1 = 1'b0;
#0 ap_enable_reg_pp3_iter1 = 1'b0;
#0 ap_enable_reg_pp3_iter10 = 1'b0;
#0 ap_enable_reg_pp3_iter11 = 1'b0;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp1_iter0 = 1'b0;
#0 ap_enable_reg_pp3_iter0 = 1'b0;
#0 ap_enable_reg_pp3_iter2 = 1'b0;
#0 ap_enable_reg_pp3_iter3 = 1'b0;
#0 ap_enable_reg_pp3_iter4 = 1'b0;
#0 ap_enable_reg_pp3_iter5 = 1'b0;
#0 ap_enable_reg_pp3_iter6 = 1'b0;
#0 ap_enable_reg_pp3_iter7 = 1'b0;
#0 ap_enable_reg_pp3_iter8 = 1'b0;
#0 ap_enable_reg_pp3_iter9 = 1'b0;
end

cnn_conv_d4x4_k3x3_CTRL_s_axi #(
    .C_S_AXI_ADDR_WIDTH( C_S_AXI_CTRL_ADDR_WIDTH ),
    .C_S_AXI_DATA_WIDTH( C_S_AXI_CTRL_DATA_WIDTH ))
cnn_conv_d4x4_k3x3_CTRL_s_axi_U(
    .AWVALID(s_axi_CTRL_AWVALID),
    .AWREADY(s_axi_CTRL_AWREADY),
    .AWADDR(s_axi_CTRL_AWADDR),
    .WVALID(s_axi_CTRL_WVALID),
    .WREADY(s_axi_CTRL_WREADY),
    .WDATA(s_axi_CTRL_WDATA),
    .WSTRB(s_axi_CTRL_WSTRB),
    .ARVALID(s_axi_CTRL_ARVALID),
    .ARREADY(s_axi_CTRL_ARREADY),
    .ARADDR(s_axi_CTRL_ARADDR),
    .RVALID(s_axi_CTRL_RVALID),
    .RREADY(s_axi_CTRL_RREADY),
    .RDATA(s_axi_CTRL_RDATA),
    .RRESP(s_axi_CTRL_RRESP),
    .BVALID(s_axi_CTRL_BVALID),
    .BREADY(s_axi_CTRL_BREADY),
    .BRESP(s_axi_CTRL_BRESP),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .ap_start(ap_start),
    .interrupt(interrupt),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_idle(ap_idle),
    .ctrl(ctrl),
    .kernel_0(kernel_0),
    .kernel_1(kernel_1),
    .kernel_2(kernel_2),
    .kernel_3(kernel_3),
    .kernel_4(kernel_4),
    .kernel_5(kernel_5),
    .kernel_6(kernel_6),
    .kernel_7(kernel_7),
    .kernel_8(kernel_8)
);

fixed_point_mul grp_fixed_point_mul_fu_594(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .a(window_0_0_read_as_fu_156),
    .b(kernel_0),
    .ap_return(grp_fixed_point_mul_fu_594_ap_return),
    .ap_ce(grp_fixed_point_mul_fu_594_ap_ce)
);

fixed_point_mul grp_fixed_point_mul_fu_601(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .a(window_0_0_fu_160),
    .b(kernel_1),
    .ap_return(grp_fixed_point_mul_fu_601_ap_return),
    .ap_ce(grp_fixed_point_mul_fu_601_ap_ce)
);

fixed_point_mul grp_fixed_point_mul_fu_608(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .a(window_0_1_fu_164),
    .b(kernel_2),
    .ap_return(grp_fixed_point_mul_fu_608_ap_return),
    .ap_ce(grp_fixed_point_mul_fu_608_ap_ce)
);

fixed_point_mul grp_fixed_point_mul_fu_615(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .a(window_1_0_read_as_fu_168),
    .b(kernel_3),
    .ap_return(grp_fixed_point_mul_fu_615_ap_return),
    .ap_ce(grp_fixed_point_mul_fu_615_ap_ce)
);

fixed_point_mul grp_fixed_point_mul_fu_622(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .a(window_1_0_phi_fu_585_p4),
    .b(kernel_4),
    .ap_return(grp_fixed_point_mul_fu_622_ap_return),
    .ap_ce(grp_fixed_point_mul_fu_622_ap_ce)
);

fixed_point_mul grp_fixed_point_mul_fu_630(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .a(window_1_1_phi_fu_574_p4),
    .b(kernel_5),
    .ap_return(grp_fixed_point_mul_fu_630_ap_return),
    .ap_ce(grp_fixed_point_mul_fu_630_ap_ce)
);

fixed_point_mul grp_fixed_point_mul_fu_638(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .a(window_2_0_read_as_fu_172),
    .b(kernel_6),
    .ap_return(grp_fixed_point_mul_fu_638_ap_return),
    .ap_ce(grp_fixed_point_mul_fu_638_ap_ce)
);

fixed_point_mul grp_fixed_point_mul_fu_645(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .a(window_2_0_phi_fu_563_p4),
    .b(kernel_7),
    .ap_return(grp_fixed_point_mul_fu_645_ap_return),
    .ap_ce(grp_fixed_point_mul_fu_645_ap_ce)
);

fixed_point_mul grp_fixed_point_mul_fu_653(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .a(window_2_1_2_reg_1721),
    .b(kernel_8),
    .ap_return(grp_fixed_point_mul_fu_653_ap_return),
    .ap_ce(grp_fixed_point_mul_fu_653_ap_ce)
);

cnn_conv_d4x4_k3xcud #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
cnn_conv_d4x4_k3xcud_U3(
    .din1(lineBuffer_0_3_5_fu_176),
    .din2(lineBuffer_0_3_8_fu_180),
    .din3(lineBuffer_0_2_s_reg_550),
    .din4(lineBuffer_0_3_3_reg_540),
    .din5(tmp_13_reg_1736),
    .dout(windowRightCol_0_fu_1190_p6)
);

cnn_conv_d4x4_k3xcud #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
cnn_conv_d4x4_k3xcud_U4(
    .din1(lineBuffer_1_3_1_reg_530),
    .din2(lineBuffer_1_3_17_reg_520),
    .din3(lineBuffer_1_2_3_reg_510),
    .din4(lineBuffer_1_3_3_reg_500),
    .din5(tmp_13_reg_1736),
    .dout(lineBuffer_0_3_15_fu_1203_p6)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & ~((1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == exitcond1_reg_1538) & (inStream_V_data_V_0_vld_out == 1'b0)) & ~(1'b0 == exitcond1_fu_667_p2))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if (((ap_CS_fsm_state1 == 1'b1) & ~(ap_start == 1'b0))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & ~((1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == exitcond1_reg_1538) & (inStream_V_data_V_0_vld_out == 1'b0)) & (1'b0 == exitcond1_fu_667_p2))) begin
            ap_enable_reg_pp0_iter1 <= 1'b1;
        end else if ((((ap_CS_fsm_state1 == 1'b1) & ~(ap_start == 1'b0)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & ~((1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == exitcond1_reg_1538) & (inStream_V_data_V_0_vld_out == 1'b0)) & ~(1'b0 == exitcond1_fu_667_p2)))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp1_iter0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp1_stage0) & ~((1'b1 == ap_enable_reg_pp1_iter1) & (1'b0 == exitcond4_reg_1563) & (inStream_V_data_V_0_vld_out == 1'b0)) & ~(1'b0 == exitcond4_fu_703_p2))) begin
            ap_enable_reg_pp1_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state4)) begin
            ap_enable_reg_pp1_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp1_iter1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp1_stage0) & ~((1'b1 == ap_enable_reg_pp1_iter1) & (1'b0 == exitcond4_reg_1563) & (inStream_V_data_V_0_vld_out == 1'b0)) & (1'b0 == exitcond4_fu_703_p2))) begin
            ap_enable_reg_pp1_iter1 <= 1'b1;
        end else if (((1'b1 == ap_CS_fsm_state4) | ((1'b1 == ap_CS_fsm_pp1_stage0) & ~((1'b1 == ap_enable_reg_pp1_iter1) & (1'b0 == exitcond4_reg_1563) & (inStream_V_data_V_0_vld_out == 1'b0)) & ~(1'b0 == exitcond4_fu_703_p2)))) begin
            ap_enable_reg_pp1_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp3_iter0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp3_stage0) & ~(((1'b1 == ap_enable_reg_pp3_iter1) & (ap_condition_977 == 1'b1)) | ((1'b1 == ap_enable_reg_pp3_iter10) & (1'b0 == ap_pipeline_reg_pp3_iter9_p_i_reg_1732) & (1'b0 == outStream_V_data_V_1_ack_in)) | ((1'b1 == ap_enable_reg_pp3_iter11) & (1'b0 == ap_pipeline_reg_pp3_iter10_p_i_reg_1732) & (1'b0 == outStream_V_data_V_1_ack_in))) & ~(1'b0 == exitcond_flatten8_fu_983_p2))) begin
            ap_enable_reg_pp3_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state9)) begin
            ap_enable_reg_pp3_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp3_iter1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp3_stage0) & ~(((1'b1 == ap_enable_reg_pp3_iter1) & (ap_condition_977 == 1'b1)) | ((1'b1 == ap_enable_reg_pp3_iter10) & (1'b0 == ap_pipeline_reg_pp3_iter9_p_i_reg_1732) & (1'b0 == outStream_V_data_V_1_ack_in)) | ((1'b1 == ap_enable_reg_pp3_iter11) & (1'b0 == ap_pipeline_reg_pp3_iter10_p_i_reg_1732) & (1'b0 == outStream_V_data_V_1_ack_in))))) begin
            ap_enable_reg_pp3_iter1 <= ap_enable_reg_pp3_iter0;
        end else if ((1'b1 == ap_CS_fsm_state9)) begin
            ap_enable_reg_pp3_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp3_iter10 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_enable_reg_pp3_iter1) & (ap_condition_977 == 1'b1)) | ((1'b1 == ap_enable_reg_pp3_iter10) & (1'b0 == ap_pipeline_reg_pp3_iter9_p_i_reg_1732) & (1'b0 == outStream_V_data_V_1_ack_in)) | ((1'b1 == ap_enable_reg_pp3_iter11) & (1'b0 == ap_pipeline_reg_pp3_iter10_p_i_reg_1732) & (1'b0 == outStream_V_data_V_1_ack_in)))) begin
            ap_enable_reg_pp3_iter10 <= ap_enable_reg_pp3_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp3_iter11 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_enable_reg_pp3_iter1) & (ap_condition_977 == 1'b1)) | ((1'b1 == ap_enable_reg_pp3_iter10) & (1'b0 == ap_pipeline_reg_pp3_iter9_p_i_reg_1732) & (1'b0 == outStream_V_data_V_1_ack_in)) | ((1'b1 == ap_enable_reg_pp3_iter11) & (1'b0 == ap_pipeline_reg_pp3_iter10_p_i_reg_1732) & (1'b0 == outStream_V_data_V_1_ack_in)))) begin
            ap_enable_reg_pp3_iter11 <= ap_enable_reg_pp3_iter10;
        end else if ((1'b1 == ap_CS_fsm_state9)) begin
            ap_enable_reg_pp3_iter11 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp3_iter2 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_enable_reg_pp3_iter1) & (ap_condition_977 == 1'b1)) | ((1'b1 == ap_enable_reg_pp3_iter10) & (1'b0 == ap_pipeline_reg_pp3_iter9_p_i_reg_1732) & (1'b0 == outStream_V_data_V_1_ack_in)) | ((1'b1 == ap_enable_reg_pp3_iter11) & (1'b0 == ap_pipeline_reg_pp3_iter10_p_i_reg_1732) & (1'b0 == outStream_V_data_V_1_ack_in)))) begin
            ap_enable_reg_pp3_iter2 <= ap_enable_reg_pp3_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp3_iter3 <= 1'b0;
    end else begin
        if ((ap_condition_988 == 1'b1)) begin
            if (~(1'b1 == ap_enable_reg_pp3_iter1)) begin
                ap_enable_reg_pp3_iter3 <= 1'b0;
            end else if ((1'b1 == ap_enable_reg_pp3_iter1)) begin
                ap_enable_reg_pp3_iter3 <= ap_enable_reg_pp3_iter2;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp3_iter4 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_enable_reg_pp3_iter1) & (ap_condition_977 == 1'b1)) | ((1'b1 == ap_enable_reg_pp3_iter10) & (1'b0 == ap_pipeline_reg_pp3_iter9_p_i_reg_1732) & (1'b0 == outStream_V_data_V_1_ack_in)) | ((1'b1 == ap_enable_reg_pp3_iter11) & (1'b0 == ap_pipeline_reg_pp3_iter10_p_i_reg_1732) & (1'b0 == outStream_V_data_V_1_ack_in)))) begin
            ap_enable_reg_pp3_iter4 <= ap_enable_reg_pp3_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp3_iter5 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_enable_reg_pp3_iter1) & (ap_condition_977 == 1'b1)) | ((1'b1 == ap_enable_reg_pp3_iter10) & (1'b0 == ap_pipeline_reg_pp3_iter9_p_i_reg_1732) & (1'b0 == outStream_V_data_V_1_ack_in)) | ((1'b1 == ap_enable_reg_pp3_iter11) & (1'b0 == ap_pipeline_reg_pp3_iter10_p_i_reg_1732) & (1'b0 == outStream_V_data_V_1_ack_in)))) begin
            ap_enable_reg_pp3_iter5 <= ap_enable_reg_pp3_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp3_iter6 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_enable_reg_pp3_iter1) & (ap_condition_977 == 1'b1)) | ((1'b1 == ap_enable_reg_pp3_iter10) & (1'b0 == ap_pipeline_reg_pp3_iter9_p_i_reg_1732) & (1'b0 == outStream_V_data_V_1_ack_in)) | ((1'b1 == ap_enable_reg_pp3_iter11) & (1'b0 == ap_pipeline_reg_pp3_iter10_p_i_reg_1732) & (1'b0 == outStream_V_data_V_1_ack_in)))) begin
            ap_enable_reg_pp3_iter6 <= ap_enable_reg_pp3_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp3_iter7 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_enable_reg_pp3_iter1) & (ap_condition_977 == 1'b1)) | ((1'b1 == ap_enable_reg_pp3_iter10) & (1'b0 == ap_pipeline_reg_pp3_iter9_p_i_reg_1732) & (1'b0 == outStream_V_data_V_1_ack_in)) | ((1'b1 == ap_enable_reg_pp3_iter11) & (1'b0 == ap_pipeline_reg_pp3_iter10_p_i_reg_1732) & (1'b0 == outStream_V_data_V_1_ack_in)))) begin
            ap_enable_reg_pp3_iter7 <= ap_enable_reg_pp3_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp3_iter8 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_enable_reg_pp3_iter1) & (ap_condition_977 == 1'b1)) | ((1'b1 == ap_enable_reg_pp3_iter10) & (1'b0 == ap_pipeline_reg_pp3_iter9_p_i_reg_1732) & (1'b0 == outStream_V_data_V_1_ack_in)) | ((1'b1 == ap_enable_reg_pp3_iter11) & (1'b0 == ap_pipeline_reg_pp3_iter10_p_i_reg_1732) & (1'b0 == outStream_V_data_V_1_ack_in)))) begin
            ap_enable_reg_pp3_iter8 <= ap_enable_reg_pp3_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp3_iter9 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_enable_reg_pp3_iter1) & (ap_condition_977 == 1'b1)) | ((1'b1 == ap_enable_reg_pp3_iter10) & (1'b0 == ap_pipeline_reg_pp3_iter9_p_i_reg_1732) & (1'b0 == outStream_V_data_V_1_ack_in)) | ((1'b1 == ap_enable_reg_pp3_iter11) & (1'b0 == ap_pipeline_reg_pp3_iter10_p_i_reg_1732) & (1'b0 == outStream_V_data_V_1_ack_in)))) begin
            ap_enable_reg_pp3_iter9 <= ap_enable_reg_pp3_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        inStream_V_data_V_0_sel_rd <= 1'b0;
    end else begin
        if (((1'b1 == inStream_V_data_V_0_ack_out) & (1'b1 == inStream_V_data_V_0_vld_out))) begin
            inStream_V_data_V_0_sel_rd <= ~inStream_V_data_V_0_sel_rd;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        inStream_V_data_V_0_sel_wr <= 1'b0;
    end else begin
        if (((1'b1 == inStream_V_data_V_0_vld_in) & (1'b1 == inStream_V_data_V_0_ack_in))) begin
            inStream_V_data_V_0_sel_wr <= ~inStream_V_data_V_0_sel_wr;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        inStream_V_data_V_0_state <= ap_const_lv2_0;
    end else begin
        if ((((1'b0 == inStream_V_data_V_0_vld_in) & (1'b1 == inStream_V_data_V_0_ack_out) & (inStream_V_data_V_0_state == ap_const_lv2_3)) | ((1'b0 == inStream_V_data_V_0_vld_in) & (inStream_V_data_V_0_state == ap_const_lv2_2)))) begin
            inStream_V_data_V_0_state <= ap_const_lv2_2;
        end else if ((((1'b1 == inStream_V_data_V_0_vld_in) & (1'b0 == inStream_V_data_V_0_ack_out) & (inStream_V_data_V_0_state == ap_const_lv2_3)) | ((1'b0 == inStream_V_data_V_0_ack_out) & (inStream_V_data_V_0_state == ap_const_lv2_1)))) begin
            inStream_V_data_V_0_state <= ap_const_lv2_1;
        end else if ((((1'b1 == inStream_V_data_V_0_vld_in) & (inStream_V_data_V_0_state == ap_const_lv2_2)) | ((1'b1 == inStream_V_data_V_0_ack_out) & (inStream_V_data_V_0_state == ap_const_lv2_1)) | ((inStream_V_data_V_0_state == ap_const_lv2_3) & ~((1'b1 == inStream_V_data_V_0_vld_in) & (1'b0 == inStream_V_data_V_0_ack_out)) & ~((1'b0 == inStream_V_data_V_0_vld_in) & (1'b1 == inStream_V_data_V_0_ack_out))))) begin
            inStream_V_data_V_0_state <= ap_const_lv2_3;
        end else begin
            inStream_V_data_V_0_state <= ap_const_lv2_2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        inStream_V_dest_V_0_state <= ap_const_lv2_0;
    end else begin
        if ((((1'b0 == inStream_V_dest_V_0_vld_in) & (1'b1 == inStream_V_dest_V_0_ack_out) & (ap_const_lv2_3 == inStream_V_dest_V_0_state)) | ((1'b0 == inStream_V_dest_V_0_vld_in) & (ap_const_lv2_2 == inStream_V_dest_V_0_state)))) begin
            inStream_V_dest_V_0_state <= ap_const_lv2_2;
        end else if ((((1'b1 == inStream_V_dest_V_0_vld_in) & (1'b0 == inStream_V_dest_V_0_ack_out) & (ap_const_lv2_3 == inStream_V_dest_V_0_state)) | ((1'b0 == inStream_V_dest_V_0_ack_out) & (ap_const_lv2_1 == inStream_V_dest_V_0_state)))) begin
            inStream_V_dest_V_0_state <= ap_const_lv2_1;
        end else if ((((1'b1 == inStream_V_dest_V_0_vld_in) & (ap_const_lv2_2 == inStream_V_dest_V_0_state)) | ((1'b1 == inStream_V_dest_V_0_ack_out) & (ap_const_lv2_1 == inStream_V_dest_V_0_state)) | ((ap_const_lv2_3 == inStream_V_dest_V_0_state) & ~((1'b1 == inStream_V_dest_V_0_vld_in) & (1'b0 == inStream_V_dest_V_0_ack_out)) & ~((1'b0 == inStream_V_dest_V_0_vld_in) & (1'b1 == inStream_V_dest_V_0_ack_out))))) begin
            inStream_V_dest_V_0_state <= ap_const_lv2_3;
        end else begin
            inStream_V_dest_V_0_state <= ap_const_lv2_2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        outStream_V_data_V_1_sel_rd <= 1'b0;
    end else begin
        if (((1'b1 == outStream_V_data_V_1_ack_out) & (1'b1 == outStream_V_data_V_1_vld_out))) begin
            outStream_V_data_V_1_sel_rd <= ~outStream_V_data_V_1_sel_rd;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        outStream_V_data_V_1_sel_wr <= 1'b0;
    end else begin
        if (((1'b1 == outStream_V_data_V_1_vld_in) & (1'b1 == outStream_V_data_V_1_ack_in))) begin
            outStream_V_data_V_1_sel_wr <= ~outStream_V_data_V_1_sel_wr;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        outStream_V_data_V_1_state <= ap_const_lv2_0;
    end else begin
        if ((((1'b0 == outStream_V_data_V_1_vld_in) & (1'b1 == outStream_V_data_V_1_ack_out) & (ap_const_lv2_3 == outStream_V_data_V_1_state)) | ((1'b0 == outStream_V_data_V_1_vld_in) & (ap_const_lv2_2 == outStream_V_data_V_1_state)))) begin
            outStream_V_data_V_1_state <= ap_const_lv2_2;
        end else if ((((1'b1 == outStream_V_data_V_1_vld_in) & (1'b0 == outStream_V_data_V_1_ack_out) & (ap_const_lv2_3 == outStream_V_data_V_1_state)) | ((1'b0 == outStream_V_data_V_1_ack_out) & (ap_const_lv2_1 == outStream_V_data_V_1_state)))) begin
            outStream_V_data_V_1_state <= ap_const_lv2_1;
        end else if ((((1'b1 == outStream_V_data_V_1_vld_in) & (ap_const_lv2_2 == outStream_V_data_V_1_state)) | ((1'b1 == outStream_V_data_V_1_ack_out) & (ap_const_lv2_1 == outStream_V_data_V_1_state)) | ((ap_const_lv2_3 == outStream_V_data_V_1_state) & ~((1'b1 == outStream_V_data_V_1_vld_in) & (1'b0 == outStream_V_data_V_1_ack_out)) & ~((1'b0 == outStream_V_data_V_1_vld_in) & (1'b1 == outStream_V_data_V_1_ack_out))))) begin
            outStream_V_data_V_1_state <= ap_const_lv2_3;
        end else begin
            outStream_V_data_V_1_state <= ap_const_lv2_2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        outStream_V_dest_V_1_sel_rd <= 1'b0;
    end else begin
        if (((1'b1 == outStream_V_dest_V_1_ack_out) & (1'b1 == outStream_V_dest_V_1_vld_out))) begin
            outStream_V_dest_V_1_sel_rd <= ~outStream_V_dest_V_1_sel_rd;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        outStream_V_dest_V_1_state <= ap_const_lv2_0;
    end else begin
        if ((((1'b0 == outStream_V_dest_V_1_vld_in) & (1'b1 == outStream_V_dest_V_1_ack_out) & (ap_const_lv2_3 == outStream_V_dest_V_1_state)) | ((1'b0 == outStream_V_dest_V_1_vld_in) & (ap_const_lv2_2 == outStream_V_dest_V_1_state)))) begin
            outStream_V_dest_V_1_state <= ap_const_lv2_2;
        end else if ((((1'b1 == outStream_V_dest_V_1_vld_in) & (1'b0 == outStream_V_dest_V_1_ack_out) & (ap_const_lv2_3 == outStream_V_dest_V_1_state)) | ((1'b0 == outStream_V_dest_V_1_ack_out) & (ap_const_lv2_1 == outStream_V_dest_V_1_state)))) begin
            outStream_V_dest_V_1_state <= ap_const_lv2_1;
        end else if ((((1'b1 == outStream_V_dest_V_1_vld_in) & (ap_const_lv2_2 == outStream_V_dest_V_1_state)) | ((1'b1 == outStream_V_dest_V_1_ack_out) & (ap_const_lv2_1 == outStream_V_dest_V_1_state)) | ((ap_const_lv2_3 == outStream_V_dest_V_1_state) & ~((1'b1 == outStream_V_dest_V_1_vld_in) & (1'b0 == outStream_V_dest_V_1_ack_out)) & ~((1'b0 == outStream_V_dest_V_1_vld_in) & (1'b1 == outStream_V_dest_V_1_ack_out))))) begin
            outStream_V_dest_V_1_state <= ap_const_lv2_3;
        end else begin
            outStream_V_dest_V_1_state <= ap_const_lv2_2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        outStream_V_id_V_1_sel_rd <= 1'b0;
    end else begin
        if (((1'b1 == outStream_V_id_V_1_ack_out) & (1'b1 == outStream_V_id_V_1_vld_out))) begin
            outStream_V_id_V_1_sel_rd <= ~outStream_V_id_V_1_sel_rd;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        outStream_V_id_V_1_state <= ap_const_lv2_0;
    end else begin
        if ((((1'b0 == outStream_V_id_V_1_vld_in) & (1'b1 == outStream_V_id_V_1_ack_out) & (ap_const_lv2_3 == outStream_V_id_V_1_state)) | ((1'b0 == outStream_V_id_V_1_vld_in) & (ap_const_lv2_2 == outStream_V_id_V_1_state)))) begin
            outStream_V_id_V_1_state <= ap_const_lv2_2;
        end else if ((((1'b1 == outStream_V_id_V_1_vld_in) & (1'b0 == outStream_V_id_V_1_ack_out) & (ap_const_lv2_3 == outStream_V_id_V_1_state)) | ((1'b0 == outStream_V_id_V_1_ack_out) & (ap_const_lv2_1 == outStream_V_id_V_1_state)))) begin
            outStream_V_id_V_1_state <= ap_const_lv2_1;
        end else if ((((1'b1 == outStream_V_id_V_1_vld_in) & (ap_const_lv2_2 == outStream_V_id_V_1_state)) | ((1'b1 == outStream_V_id_V_1_ack_out) & (ap_const_lv2_1 == outStream_V_id_V_1_state)) | ((ap_const_lv2_3 == outStream_V_id_V_1_state) & ~((1'b1 == outStream_V_id_V_1_vld_in) & (1'b0 == outStream_V_id_V_1_ack_out)) & ~((1'b0 == outStream_V_id_V_1_vld_in) & (1'b1 == outStream_V_id_V_1_ack_out))))) begin
            outStream_V_id_V_1_state <= ap_const_lv2_3;
        end else begin
            outStream_V_id_V_1_state <= ap_const_lv2_2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        outStream_V_keep_V_1_sel_rd <= 1'b0;
    end else begin
        if (((1'b1 == outStream_V_keep_V_1_ack_out) & (1'b1 == outStream_V_keep_V_1_vld_out))) begin
            outStream_V_keep_V_1_sel_rd <= ~outStream_V_keep_V_1_sel_rd;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        outStream_V_keep_V_1_state <= ap_const_lv2_0;
    end else begin
        if ((((1'b0 == outStream_V_keep_V_1_vld_in) & (1'b1 == outStream_V_keep_V_1_ack_out) & (ap_const_lv2_3 == outStream_V_keep_V_1_state)) | ((1'b0 == outStream_V_keep_V_1_vld_in) & (ap_const_lv2_2 == outStream_V_keep_V_1_state)))) begin
            outStream_V_keep_V_1_state <= ap_const_lv2_2;
        end else if ((((1'b1 == outStream_V_keep_V_1_vld_in) & (1'b0 == outStream_V_keep_V_1_ack_out) & (ap_const_lv2_3 == outStream_V_keep_V_1_state)) | ((1'b0 == outStream_V_keep_V_1_ack_out) & (ap_const_lv2_1 == outStream_V_keep_V_1_state)))) begin
            outStream_V_keep_V_1_state <= ap_const_lv2_1;
        end else if ((((1'b1 == outStream_V_keep_V_1_vld_in) & (ap_const_lv2_2 == outStream_V_keep_V_1_state)) | ((1'b1 == outStream_V_keep_V_1_ack_out) & (ap_const_lv2_1 == outStream_V_keep_V_1_state)) | ((ap_const_lv2_3 == outStream_V_keep_V_1_state) & ~((1'b1 == outStream_V_keep_V_1_vld_in) & (1'b0 == outStream_V_keep_V_1_ack_out)) & ~((1'b0 == outStream_V_keep_V_1_vld_in) & (1'b1 == outStream_V_keep_V_1_ack_out))))) begin
            outStream_V_keep_V_1_state <= ap_const_lv2_3;
        end else begin
            outStream_V_keep_V_1_state <= ap_const_lv2_2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        outStream_V_last_V_1_sel_rd <= 1'b0;
    end else begin
        if (((1'b1 == outStream_V_last_V_1_ack_out) & (1'b1 == outStream_V_last_V_1_vld_out))) begin
            outStream_V_last_V_1_sel_rd <= ~outStream_V_last_V_1_sel_rd;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        outStream_V_last_V_1_sel_wr <= 1'b0;
    end else begin
        if (((1'b1 == outStream_V_last_V_1_vld_in) & (1'b1 == outStream_V_last_V_1_ack_in))) begin
            outStream_V_last_V_1_sel_wr <= ~outStream_V_last_V_1_sel_wr;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        outStream_V_last_V_1_state <= ap_const_lv2_0;
    end else begin
        if ((((1'b0 == outStream_V_last_V_1_vld_in) & (1'b1 == outStream_V_last_V_1_ack_out) & (ap_const_lv2_3 == outStream_V_last_V_1_state)) | ((1'b0 == outStream_V_last_V_1_vld_in) & (ap_const_lv2_2 == outStream_V_last_V_1_state)))) begin
            outStream_V_last_V_1_state <= ap_const_lv2_2;
        end else if ((((1'b1 == outStream_V_last_V_1_vld_in) & (1'b0 == outStream_V_last_V_1_ack_out) & (ap_const_lv2_3 == outStream_V_last_V_1_state)) | ((1'b0 == outStream_V_last_V_1_ack_out) & (ap_const_lv2_1 == outStream_V_last_V_1_state)))) begin
            outStream_V_last_V_1_state <= ap_const_lv2_1;
        end else if ((((1'b1 == outStream_V_last_V_1_vld_in) & (ap_const_lv2_2 == outStream_V_last_V_1_state)) | ((1'b1 == outStream_V_last_V_1_ack_out) & (ap_const_lv2_1 == outStream_V_last_V_1_state)) | ((ap_const_lv2_3 == outStream_V_last_V_1_state) & ~((1'b1 == outStream_V_last_V_1_vld_in) & (1'b0 == outStream_V_last_V_1_ack_out)) & ~((1'b0 == outStream_V_last_V_1_vld_in) & (1'b1 == outStream_V_last_V_1_ack_out))))) begin
            outStream_V_last_V_1_state <= ap_const_lv2_3;
        end else begin
            outStream_V_last_V_1_state <= ap_const_lv2_2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        outStream_V_strb_V_1_sel_rd <= 1'b0;
    end else begin
        if (((1'b1 == outStream_V_strb_V_1_ack_out) & (1'b1 == outStream_V_strb_V_1_vld_out))) begin
            outStream_V_strb_V_1_sel_rd <= ~outStream_V_strb_V_1_sel_rd;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        outStream_V_strb_V_1_state <= ap_const_lv2_0;
    end else begin
        if ((((1'b0 == outStream_V_strb_V_1_vld_in) & (1'b1 == outStream_V_strb_V_1_ack_out) & (ap_const_lv2_3 == outStream_V_strb_V_1_state)) | ((1'b0 == outStream_V_strb_V_1_vld_in) & (ap_const_lv2_2 == outStream_V_strb_V_1_state)))) begin
            outStream_V_strb_V_1_state <= ap_const_lv2_2;
        end else if ((((1'b1 == outStream_V_strb_V_1_vld_in) & (1'b0 == outStream_V_strb_V_1_ack_out) & (ap_const_lv2_3 == outStream_V_strb_V_1_state)) | ((1'b0 == outStream_V_strb_V_1_ack_out) & (ap_const_lv2_1 == outStream_V_strb_V_1_state)))) begin
            outStream_V_strb_V_1_state <= ap_const_lv2_1;
        end else if ((((1'b1 == outStream_V_strb_V_1_vld_in) & (ap_const_lv2_2 == outStream_V_strb_V_1_state)) | ((1'b1 == outStream_V_strb_V_1_ack_out) & (ap_const_lv2_1 == outStream_V_strb_V_1_state)) | ((ap_const_lv2_3 == outStream_V_strb_V_1_state) & ~((1'b1 == outStream_V_strb_V_1_vld_in) & (1'b0 == outStream_V_strb_V_1_ack_out)) & ~((1'b0 == outStream_V_strb_V_1_vld_in) & (1'b1 == outStream_V_strb_V_1_ack_out))))) begin
            outStream_V_strb_V_1_state <= ap_const_lv2_3;
        end else begin
            outStream_V_strb_V_1_state <= ap_const_lv2_2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        outStream_V_user_V_1_sel_rd <= 1'b0;
    end else begin
        if (((1'b1 == outStream_V_user_V_1_ack_out) & (1'b1 == outStream_V_user_V_1_vld_out))) begin
            outStream_V_user_V_1_sel_rd <= ~outStream_V_user_V_1_sel_rd;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        outStream_V_user_V_1_state <= ap_const_lv2_0;
    end else begin
        if ((((1'b0 == outStream_V_user_V_1_vld_in) & (1'b1 == outStream_V_user_V_1_ack_out) & (ap_const_lv2_3 == outStream_V_user_V_1_state)) | ((1'b0 == outStream_V_user_V_1_vld_in) & (ap_const_lv2_2 == outStream_V_user_V_1_state)))) begin
            outStream_V_user_V_1_state <= ap_const_lv2_2;
        end else if ((((1'b1 == outStream_V_user_V_1_vld_in) & (1'b0 == outStream_V_user_V_1_ack_out) & (ap_const_lv2_3 == outStream_V_user_V_1_state)) | ((1'b0 == outStream_V_user_V_1_ack_out) & (ap_const_lv2_1 == outStream_V_user_V_1_state)))) begin
            outStream_V_user_V_1_state <= ap_const_lv2_1;
        end else if ((((1'b1 == outStream_V_user_V_1_vld_in) & (ap_const_lv2_2 == outStream_V_user_V_1_state)) | ((1'b1 == outStream_V_user_V_1_ack_out) & (ap_const_lv2_1 == outStream_V_user_V_1_state)) | ((ap_const_lv2_3 == outStream_V_user_V_1_state) & ~((1'b1 == outStream_V_user_V_1_vld_in) & (1'b0 == outStream_V_user_V_1_ack_out)) & ~((1'b0 == outStream_V_user_V_1_vld_in) & (1'b1 == outStream_V_user_V_1_ack_out))))) begin
            outStream_V_user_V_1_state <= ap_const_lv2_3;
        end else begin
            outStream_V_user_V_1_state <= ap_const_lv2_2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp3_stage0) & ~(((1'b1 == ap_enable_reg_pp3_iter1) & (ap_condition_977 == 1'b1)) | ((1'b1 == ap_enable_reg_pp3_iter10) & (1'b0 == ap_pipeline_reg_pp3_iter9_p_i_reg_1732) & (1'b0 == outStream_V_data_V_1_ack_in)) | ((1'b1 == ap_enable_reg_pp3_iter11) & (1'b0 == ap_pipeline_reg_pp3_iter10_p_i_reg_1732) & (1'b0 == outStream_V_data_V_1_ack_in))) & (1'b1 == ap_enable_reg_pp3_iter0) & (1'b0 == exitcond_flatten8_fu_983_p2))) begin
        indvar_flatten6_reg_467 <= indvar_flatten_next7_fu_989_p2;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        indvar_flatten6_reg_467 <= ap_const_lv5_0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        indvar_flatten_reg_398 <= ap_const_lv3_0;
    end else if (((1'b1 == ap_CS_fsm_state8) & (1'b0 == exitcond_flatten_fu_796_p2))) begin
        indvar_flatten_reg_398 <= indvar_flatten_next_fu_802_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((1'b1 == ap_enable_reg_pp3_iter1) & (ap_condition_977 == 1'b1)) | ((1'b1 == ap_enable_reg_pp3_iter10) & (1'b0 == ap_pipeline_reg_pp3_iter9_p_i_reg_1732) & (1'b0 == outStream_V_data_V_1_ack_in)) | ((1'b1 == ap_enable_reg_pp3_iter11) & (1'b0 == ap_pipeline_reg_pp3_iter10_p_i_reg_1732) & (1'b0 == outStream_V_data_V_1_ack_in))) & (1'b1 == ap_enable_reg_pp3_iter2) & (1'b0 == ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1708))) begin
        lineBuffer_0_2_s_reg_550 <= lineBuffer_0_3_7_fu_1261_p3;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        lineBuffer_0_2_s_reg_550 <= lineBuffer_0_2_reg_316;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((1'b1 == ap_enable_reg_pp3_iter1) & (ap_condition_977 == 1'b1)) | ((1'b1 == ap_enable_reg_pp3_iter10) & (1'b0 == ap_pipeline_reg_pp3_iter9_p_i_reg_1732) & (1'b0 == outStream_V_data_V_1_ack_in)) | ((1'b1 == ap_enable_reg_pp3_iter11) & (1'b0 == ap_pipeline_reg_pp3_iter10_p_i_reg_1732) & (1'b0 == outStream_V_data_V_1_ack_in))) & (1'b1 == ap_enable_reg_pp3_iter2) & (1'b0 == ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1708))) begin
        lineBuffer_0_3_3_reg_540 <= lineBuffer_0_3_6_fu_1245_p3;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        lineBuffer_0_3_3_reg_540 <= lineBuffer_0_3_reg_304;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((1'b1 == ap_enable_reg_pp3_iter1) & (ap_condition_977 == 1'b1)) | ((1'b1 == ap_enable_reg_pp3_iter10) & (1'b0 == ap_pipeline_reg_pp3_iter9_p_i_reg_1732) & (1'b0 == outStream_V_data_V_1_ack_in)) | ((1'b1 == ap_enable_reg_pp3_iter11) & (1'b0 == ap_pipeline_reg_pp3_iter10_p_i_reg_1732) & (1'b0 == outStream_V_data_V_1_ack_in))) & (1'b1 == ap_enable_reg_pp3_iter2) & (1'b0 == ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1708))) begin
        lineBuffer_1_2_3_reg_510 <= lineBuffer_1_3_11_fu_1335_p3;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        lineBuffer_1_2_3_reg_510 <= lineBuffer_1_2_reg_351;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((1'b1 == ap_enable_reg_pp3_iter1) & (ap_condition_977 == 1'b1)) | ((1'b1 == ap_enable_reg_pp3_iter10) & (1'b0 == ap_pipeline_reg_pp3_iter9_p_i_reg_1732) & (1'b0 == outStream_V_data_V_1_ack_in)) | ((1'b1 == ap_enable_reg_pp3_iter11) & (1'b0 == ap_pipeline_reg_pp3_iter10_p_i_reg_1732) & (1'b0 == outStream_V_data_V_1_ack_in))) & (1'b1 == ap_enable_reg_pp3_iter2) & (1'b0 == ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1708))) begin
        lineBuffer_1_3_17_reg_520 <= lineBuffer_1_3_19_fu_1351_p3;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        lineBuffer_1_3_17_reg_520 <= lineBuffer_1_3_5_reg_363;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((1'b1 == ap_enable_reg_pp3_iter1) & (ap_condition_977 == 1'b1)) | ((1'b1 == ap_enable_reg_pp3_iter10) & (1'b0 == ap_pipeline_reg_pp3_iter9_p_i_reg_1732) & (1'b0 == outStream_V_data_V_1_ack_in)) | ((1'b1 == ap_enable_reg_pp3_iter11) & (1'b0 == ap_pipeline_reg_pp3_iter10_p_i_reg_1732) & (1'b0 == outStream_V_data_V_1_ack_in))) & (1'b1 == ap_enable_reg_pp3_iter2) & (1'b0 == ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1708))) begin
        lineBuffer_1_3_1_reg_530 <= lineBuffer_1_3_20_fu_1359_p3;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        lineBuffer_1_3_1_reg_530 <= lineBuffer_1_3_8_reg_375;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((1'b1 == ap_enable_reg_pp3_iter1) & (ap_condition_977 == 1'b1)) | ((1'b1 == ap_enable_reg_pp3_iter10) & (1'b0 == ap_pipeline_reg_pp3_iter9_p_i_reg_1732) & (1'b0 == outStream_V_data_V_1_ack_in)) | ((1'b1 == ap_enable_reg_pp3_iter11) & (1'b0 == ap_pipeline_reg_pp3_iter10_p_i_reg_1732) & (1'b0 == outStream_V_data_V_1_ack_in))) & (1'b1 == ap_enable_reg_pp3_iter2) & (1'b0 == ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1708))) begin
        lineBuffer_1_3_3_reg_500 <= lineBuffer_1_3_10_fu_1319_p3;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        lineBuffer_1_3_3_reg_500 <= lineBuffer_1_3_reg_339;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp3_stage0) & ~(((1'b1 == ap_enable_reg_pp3_iter1) & (ap_condition_977 == 1'b1)) | ((1'b1 == ap_enable_reg_pp3_iter10) & (1'b0 == ap_pipeline_reg_pp3_iter9_p_i_reg_1732) & (1'b0 == outStream_V_data_V_1_ack_in)) | ((1'b1 == ap_enable_reg_pp3_iter11) & (1'b0 == ap_pipeline_reg_pp3_iter10_p_i_reg_1732) & (1'b0 == outStream_V_data_V_1_ack_in))) & (1'b1 == ap_enable_reg_pp3_iter0) & (1'b0 == exitcond_flatten8_fu_983_p2) & ~(1'b0 == icmp_fu_1008_p2))) begin
        readCount_1_fu_192 <= readCount_fu_1014_p2;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        readCount_1_fu_192 <= ap_const_lv32_6;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((1'b1 == ap_enable_reg_pp3_iter1) & (ap_condition_977 == 1'b1)) | ((1'b1 == ap_enable_reg_pp3_iter10) & (1'b0 == ap_pipeline_reg_pp3_iter9_p_i_reg_1732) & (1'b0 == outStream_V_data_V_1_ack_in)) | ((1'b1 == ap_enable_reg_pp3_iter11) & (1'b0 == ap_pipeline_reg_pp3_iter10_p_i_reg_1732) & (1'b0 == outStream_V_data_V_1_ack_in))) & (1'b1 == ap_enable_reg_pp3_iter3) & (1'b0 == ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1708))) begin
        window_1_0_reg_582 <= window_1_1_reg_571;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        window_1_0_reg_582 <= window_1_1_1_reg_444;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((1'b1 == ap_enable_reg_pp3_iter1) & (ap_condition_977 == 1'b1)) | ((1'b1 == ap_enable_reg_pp3_iter10) & (1'b0 == ap_pipeline_reg_pp3_iter9_p_i_reg_1732) & (1'b0 == outStream_V_data_V_1_ack_in)) | ((1'b1 == ap_enable_reg_pp3_iter11) & (1'b0 == ap_pipeline_reg_pp3_iter10_p_i_reg_1732) & (1'b0 == outStream_V_data_V_1_ack_in))) & (1'b1 == ap_enable_reg_pp3_iter3) & (1'b0 == ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1708))) begin
        window_1_1_reg_571 <= lineBuffer_0_3_15_reg_1750;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        window_1_1_reg_571 <= window_1_2_1_reg_432;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((1'b1 == ap_enable_reg_pp3_iter1) & (ap_condition_977 == 1'b1)) | ((1'b1 == ap_enable_reg_pp3_iter10) & (1'b0 == ap_pipeline_reg_pp3_iter9_p_i_reg_1732) & (1'b0 == outStream_V_data_V_1_ack_in)) | ((1'b1 == ap_enable_reg_pp3_iter11) & (1'b0 == ap_pipeline_reg_pp3_iter10_p_i_reg_1732) & (1'b0 == outStream_V_data_V_1_ack_in))) & (1'b1 == ap_enable_reg_pp3_iter3) & (1'b0 == ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1708))) begin
        window_2_0_reg_560 <= ap_pipeline_reg_pp3_iter2_window_2_1_2_reg_1721;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        window_2_0_reg_560 <= window_2_1_1_reg_420;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp3_stage0) & (1'b1 == ap_enable_reg_pp3_iter1) & (1'b0 == exitcond_flatten8_reg_1708) & ~(1'b0 == icmp_reg_1717) & ~(((1'b1 == ap_enable_reg_pp3_iter1) & (ap_condition_977 == 1'b1)) | ((1'b1 == ap_enable_reg_pp3_iter10) & (1'b0 == ap_pipeline_reg_pp3_iter9_p_i_reg_1732) & (1'b0 == outStream_V_data_V_1_ack_in)) | ((1'b1 == ap_enable_reg_pp3_iter11) & (1'b0 == ap_pipeline_reg_pp3_iter10_p_i_reg_1732) & (1'b0 == outStream_V_data_V_1_ack_in))))) begin
        window_2_1_fu_184 <= inStream_V_data_V_0_data_out;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        window_2_1_fu_184 <= window_2_2_2_fu_152;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp3_iter10) & (1'b0 == ap_pipeline_reg_pp3_iter9_p_i_reg_1732) & ~(((1'b1 == ap_enable_reg_pp3_iter1) & (ap_condition_977 == 1'b1)) | ((1'b1 == ap_enable_reg_pp3_iter10) & (1'b0 == ap_pipeline_reg_pp3_iter9_p_i_reg_1732) & (1'b0 == outStream_V_data_V_1_ack_in)) | ((1'b1 == ap_enable_reg_pp3_iter11) & (1'b0 == ap_pipeline_reg_pp3_iter10_p_i_reg_1732) & (1'b0 == outStream_V_data_V_1_ack_in))))) begin
        writeCount_1_fu_188 <= writeCount_fu_1454_p2;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        writeCount_1_fu_188 <= ap_const_lv32_0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        x1_reg_387 <= ap_const_lv3_0;
    end else if (((1'b1 == ap_CS_fsm_pp1_stage0) & ~((1'b1 == ap_enable_reg_pp1_iter1) & (1'b0 == exitcond4_reg_1563) & (inStream_V_data_V_0_vld_out == 1'b0)) & (1'b1 == ap_enable_reg_pp1_iter0) & (1'b0 == exitcond4_fu_703_p2))) begin
        x1_reg_387 <= x_2_fu_709_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        x4_reg_456 <= ap_const_lv2_1;
    end else if (((1'b1 == ap_CS_fsm_state8) & (1'b0 == exitcond_flatten_fu_796_p2))) begin
        x4_reg_456 <= x_3_fu_860_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp3_stage0) & (1'b1 == ap_enable_reg_pp3_iter1) & (1'b0 == exitcond_flatten8_reg_1708) & ~(((1'b1 == ap_enable_reg_pp3_iter1) & (ap_condition_977 == 1'b1)) | ((1'b1 == ap_enable_reg_pp3_iter10) & (1'b0 == ap_pipeline_reg_pp3_iter9_p_i_reg_1732) & (1'b0 == outStream_V_data_V_1_ack_in)) | ((1'b1 == ap_enable_reg_pp3_iter11) & (1'b0 == ap_pipeline_reg_pp3_iter10_p_i_reg_1732) & (1'b0 == outStream_V_data_V_1_ack_in))))) begin
        x_assign_reg_489 <= x_4_fu_1135_p2;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        x_assign_reg_489 <= ap_const_lv3_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & ~((1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == exitcond1_reg_1538) & (inStream_V_data_V_0_vld_out == 1'b0)) & (1'b0 == exitcond1_fu_667_p2) & (1'b1 == ap_enable_reg_pp0_iter0))) begin
        x_reg_328 <= x_1_fu_683_p2;
    end else if (((ap_CS_fsm_state1 == 1'b1) & ~(ap_start == 1'b0))) begin
        x_reg_328 <= ap_const_lv3_2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        y3_reg_409 <= ap_const_lv2_1;
    end else if (((1'b1 == ap_CS_fsm_state8) & (1'b0 == exitcond_flatten_fu_796_p2))) begin
        y3_reg_409 <= tmp_2_mid2_v_fu_828_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp3_stage0) & (1'b1 == ap_enable_reg_pp3_iter1) & (1'b0 == exitcond_flatten8_reg_1708) & ~(((1'b1 == ap_enable_reg_pp3_iter1) & (ap_condition_977 == 1'b1)) | ((1'b1 == ap_enable_reg_pp3_iter10) & (1'b0 == ap_pipeline_reg_pp3_iter9_p_i_reg_1732) & (1'b0 == outStream_V_data_V_1_ack_in)) | ((1'b1 == ap_enable_reg_pp3_iter11) & (1'b0 == ap_pipeline_reg_pp3_iter10_p_i_reg_1732) & (1'b0 == outStream_V_data_V_1_ack_in))))) begin
        y_assign_reg_478 <= y_assign_mid2_fu_1088_p3;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        y_assign_reg_478 <= ap_const_lv3_0;
    end
end

always @ (posedge ap_clk) begin
    if (~(((1'b1 == ap_enable_reg_pp3_iter1) & (ap_condition_977 == 1'b1)) | ((1'b1 == ap_enable_reg_pp3_iter10) & (1'b0 == ap_pipeline_reg_pp3_iter9_p_i_reg_1732) & (1'b0 == outStream_V_data_V_1_ack_in)) | ((1'b1 == ap_enable_reg_pp3_iter11) & (1'b0 == ap_pipeline_reg_pp3_iter10_p_i_reg_1732) & (1'b0 == outStream_V_data_V_1_ack_in)))) begin
        ap_pipeline_reg_pp3_iter10_p_i_reg_1732 <= ap_pipeline_reg_pp3_iter9_p_i_reg_1732;
        ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1708 <= ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1708;
        ap_pipeline_reg_pp3_iter2_p_i_reg_1732 <= p_i_reg_1732;
        ap_pipeline_reg_pp3_iter2_window_2_1_2_reg_1721 <= window_2_1_2_reg_1721;
        ap_pipeline_reg_pp3_iter3_p_i_reg_1732 <= ap_pipeline_reg_pp3_iter2_p_i_reg_1732;
        ap_pipeline_reg_pp3_iter4_p_i_reg_1732 <= ap_pipeline_reg_pp3_iter3_p_i_reg_1732;
        ap_pipeline_reg_pp3_iter5_p_i_reg_1732 <= ap_pipeline_reg_pp3_iter4_p_i_reg_1732;
        ap_pipeline_reg_pp3_iter6_p_i_reg_1732 <= ap_pipeline_reg_pp3_iter5_p_i_reg_1732;
        ap_pipeline_reg_pp3_iter7_p_i_reg_1732 <= ap_pipeline_reg_pp3_iter6_p_i_reg_1732;
        ap_pipeline_reg_pp3_iter8_p_i_reg_1732 <= ap_pipeline_reg_pp3_iter7_p_i_reg_1732;
        ap_pipeline_reg_pp3_iter9_p_i_reg_1732 <= ap_pipeline_reg_pp3_iter8_p_i_reg_1732;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp3_stage0) & ~(((1'b1 == ap_enable_reg_pp3_iter1) & (ap_condition_977 == 1'b1)) | ((1'b1 == ap_enable_reg_pp3_iter10) & (1'b0 == ap_pipeline_reg_pp3_iter9_p_i_reg_1732) & (1'b0 == outStream_V_data_V_1_ack_in)) | ((1'b1 == ap_enable_reg_pp3_iter11) & (1'b0 == ap_pipeline_reg_pp3_iter10_p_i_reg_1732) & (1'b0 == outStream_V_data_V_1_ack_in))))) begin
        ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1708 <= exitcond_flatten8_reg_1708;
        exitcond_flatten8_reg_1708 <= exitcond_flatten8_fu_983_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & ~((1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == exitcond1_reg_1538) & (inStream_V_data_V_0_vld_out == 1'b0)) & (1'b0 == exitcond1_fu_667_p2))) begin
        cond_reg_1542 <= cond_fu_677_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_CS_fsm_state1 == 1'b1) & ~(ap_start == 1'b0))) begin
        ctrl_read_reg_1533 <= ctrl;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & ~((1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == exitcond1_reg_1538) & (inStream_V_data_V_0_vld_out == 1'b0)))) begin
        exitcond1_reg_1538 <= exitcond1_fu_667_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage0) & ~((1'b1 == ap_enable_reg_pp1_iter1) & (1'b0 == exitcond4_reg_1563) & (inStream_V_data_V_0_vld_out == 1'b0)))) begin
        exitcond4_reg_1563 <= exitcond4_fu_703_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp3_stage0) & ~(((1'b1 == ap_enable_reg_pp3_iter1) & (ap_condition_977 == 1'b1)) | ((1'b1 == ap_enable_reg_pp3_iter10) & (1'b0 == ap_pipeline_reg_pp3_iter9_p_i_reg_1732) & (1'b0 == outStream_V_data_V_1_ack_in)) | ((1'b1 == ap_enable_reg_pp3_iter11) & (1'b0 == ap_pipeline_reg_pp3_iter10_p_i_reg_1732) & (1'b0 == outStream_V_data_V_1_ack_in))) & (1'b0 == exitcond_flatten8_fu_983_p2))) begin
        icmp_reg_1717 <= icmp_fu_1008_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == inStream_V_data_V_0_load_A)) begin
        inStream_V_data_V_0_payload_A <= inStream_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == inStream_V_data_V_0_load_B)) begin
        inStream_V_data_V_0_payload_B <= inStream_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == exitcond1_reg_1538) & ~((1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == exitcond1_reg_1538) & (inStream_V_data_V_0_vld_out == 1'b0)))) begin
        lineBuffer_0_2_reg_316 <= lineBuffer_0_3_4_fu_696_p3;
        lineBuffer_0_3_reg_304 <= lineBuffer_0_3_1_fu_689_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((1'b1 == ap_enable_reg_pp3_iter1) & (ap_condition_977 == 1'b1)) | ((1'b1 == ap_enable_reg_pp3_iter10) & (1'b0 == ap_pipeline_reg_pp3_iter9_p_i_reg_1732) & (1'b0 == outStream_V_data_V_1_ack_in)) | ((1'b1 == ap_enable_reg_pp3_iter11) & (1'b0 == ap_pipeline_reg_pp3_iter10_p_i_reg_1732) & (1'b0 == outStream_V_data_V_1_ack_in))) & (1'b1 == ap_enable_reg_pp3_iter2) & (1'b0 == ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1708))) begin
        lineBuffer_0_3_15_reg_1750 <= lineBuffer_0_3_15_fu_1203_p6;
        lineBuffer_0_3_5_fu_176 <= lineBuffer_0_3_14_fu_1285_p3;
        lineBuffer_0_3_8_fu_180 <= lineBuffer_0_3_13_fu_1277_p3;
        window_0_1_fu_164 <= windowRightCol_0_fu_1190_p6;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage0) & (1'b1 == ap_enable_reg_pp1_iter1) & (1'b0 == exitcond4_reg_1563) & ~((1'b1 == ap_enable_reg_pp1_iter1) & (1'b0 == exitcond4_reg_1563) & (inStream_V_data_V_0_vld_out == 1'b0)))) begin
        lineBuffer_1_2_reg_351 <= lineBuffer_1_3_4_fu_764_p3;
        lineBuffer_1_3_5_reg_363 <= lineBuffer_1_3_7_fu_780_p3;
        lineBuffer_1_3_8_reg_375 <= lineBuffer_1_3_9_fu_788_p3;
        lineBuffer_1_3_reg_339 <= lineBuffer_1_3_2_fu_748_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == outStream_V_data_V_1_load_A)) begin
        outStream_V_data_V_1_payload_A <= tmp_data_V_fu_1513_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == outStream_V_data_V_1_load_B)) begin
        outStream_V_data_V_1_payload_B <= tmp_data_V_fu_1513_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == outStream_V_last_V_1_load_A)) begin
        outStream_V_last_V_1_payload_A <= tmp_last_V_fu_1521_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == outStream_V_last_V_1_load_B)) begin
        outStream_V_last_V_1_payload_B <= tmp_last_V_fu_1521_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp3_stage0) & (1'b0 == exitcond_flatten8_reg_1708) & ~(((1'b1 == ap_enable_reg_pp3_iter1) & (ap_condition_977 == 1'b1)) | ((1'b1 == ap_enable_reg_pp3_iter10) & (1'b0 == ap_pipeline_reg_pp3_iter9_p_i_reg_1732) & (1'b0 == outStream_V_data_V_1_ack_in)) | ((1'b1 == ap_enable_reg_pp3_iter11) & (1'b0 == ap_pipeline_reg_pp3_iter10_p_i_reg_1732) & (1'b0 == outStream_V_data_V_1_ack_in))))) begin
        p_i_reg_1732 <= p_i_fu_1120_p2;
        tmp_13_reg_1736 <= tmp_13_fu_1126_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((1'b1 == ap_enable_reg_pp3_iter1) & (ap_condition_977 == 1'b1)) | ((1'b1 == ap_enable_reg_pp3_iter10) & (1'b0 == ap_pipeline_reg_pp3_iter9_p_i_reg_1732) & (1'b0 == outStream_V_data_V_1_ack_in)) | ((1'b1 == ap_enable_reg_pp3_iter11) & (1'b0 == ap_pipeline_reg_pp3_iter10_p_i_reg_1732) & (1'b0 == outStream_V_data_V_1_ack_in))) & (1'b0 == ap_pipeline_reg_pp3_iter8_p_i_reg_1732))) begin
        tmp5_reg_1785 <= tmp5_fu_1403_p2;
        tmp6_reg_1790 <= tmp6_fu_1417_p2;
        tmp8_reg_1795 <= tmp8_fu_1445_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        tmp_10_reg_1703 <= tmp_10_fu_965_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage0) & ~((1'b1 == ap_enable_reg_pp1_iter1) & (1'b0 == exitcond4_reg_1563) & (inStream_V_data_V_0_vld_out == 1'b0)) & (1'b0 == exitcond4_fu_703_p2))) begin
        tmp_9_reg_1572 <= tmp_9_fu_715_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((1'b1 == ap_enable_reg_pp3_iter1) & (ap_condition_977 == 1'b1)) | ((1'b1 == ap_enable_reg_pp3_iter10) & (1'b0 == ap_pipeline_reg_pp3_iter9_p_i_reg_1732) & (1'b0 == outStream_V_data_V_1_ack_in)) | ((1'b1 == ap_enable_reg_pp3_iter11) & (1'b0 == ap_pipeline_reg_pp3_iter10_p_i_reg_1732) & (1'b0 == outStream_V_data_V_1_ack_in))) & (1'b1 == ap_enable_reg_pp3_iter2))) begin
        window_0_0_fu_160 <= window_0_1_fu_164;
        window_0_0_read_as_fu_156 <= window_0_0_fu_160;
        window_1_0_read_as_fu_168 <= window_1_0_phi_fu_585_p4;
        window_2_0_read_as_fu_172 <= window_2_0_phi_fu_563_p4;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state8) & (1'b0 == exitcond_flatten_fu_796_p2))) begin
        window_1_1_1_reg_444 <= window_2_2_8_fu_952_p3;
        window_1_2_1_reg_432 <= window_2_2_7_fu_944_p3;
        window_2_1_1_reg_420 <= window_2_2_6_fu_936_p3;
        window_2_2_2_fu_152 <= window_2_2_5_fu_928_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp3_stage0) & (1'b1 == ap_enable_reg_pp3_iter1) & ~(((1'b1 == ap_enable_reg_pp3_iter1) & (ap_condition_977 == 1'b1)) | ((1'b1 == ap_enable_reg_pp3_iter10) & (1'b0 == ap_pipeline_reg_pp3_iter9_p_i_reg_1732) & (1'b0 == outStream_V_data_V_1_ack_in)) | ((1'b1 == ap_enable_reg_pp3_iter11) & (1'b0 == ap_pipeline_reg_pp3_iter10_p_i_reg_1732) & (1'b0 == outStream_V_data_V_1_ack_in))))) begin
        window_2_1_2_reg_1721 <= window_2_1_fu_184;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state22) & ~(ap_condition_1902 == 1'b1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_start) & (ap_CS_fsm_state1 == 1'b1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state22) & ~(ap_condition_1902 == 1'b1))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp3_stage0) & ~(((1'b1 == ap_enable_reg_pp3_iter1) & (ap_condition_977 == 1'b1)) | ((1'b1 == ap_enable_reg_pp3_iter10) & (1'b0 == ap_pipeline_reg_pp3_iter9_p_i_reg_1732) & (1'b0 == outStream_V_data_V_1_ack_in)) | ((1'b1 == ap_enable_reg_pp3_iter11) & (1'b0 == ap_pipeline_reg_pp3_iter10_p_i_reg_1732) & (1'b0 == outStream_V_data_V_1_ack_in))))) begin
        grp_fixed_point_mul_fu_594_ap_ce = 1'b1;
    end else begin
        grp_fixed_point_mul_fu_594_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp3_stage0) & ~(((1'b1 == ap_enable_reg_pp3_iter1) & (ap_condition_977 == 1'b1)) | ((1'b1 == ap_enable_reg_pp3_iter10) & (1'b0 == ap_pipeline_reg_pp3_iter9_p_i_reg_1732) & (1'b0 == outStream_V_data_V_1_ack_in)) | ((1'b1 == ap_enable_reg_pp3_iter11) & (1'b0 == ap_pipeline_reg_pp3_iter10_p_i_reg_1732) & (1'b0 == outStream_V_data_V_1_ack_in))))) begin
        grp_fixed_point_mul_fu_601_ap_ce = 1'b1;
    end else begin
        grp_fixed_point_mul_fu_601_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp3_stage0) & ~(((1'b1 == ap_enable_reg_pp3_iter1) & (ap_condition_977 == 1'b1)) | ((1'b1 == ap_enable_reg_pp3_iter10) & (1'b0 == ap_pipeline_reg_pp3_iter9_p_i_reg_1732) & (1'b0 == outStream_V_data_V_1_ack_in)) | ((1'b1 == ap_enable_reg_pp3_iter11) & (1'b0 == ap_pipeline_reg_pp3_iter10_p_i_reg_1732) & (1'b0 == outStream_V_data_V_1_ack_in))))) begin
        grp_fixed_point_mul_fu_608_ap_ce = 1'b1;
    end else begin
        grp_fixed_point_mul_fu_608_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp3_stage0) & ~(((1'b1 == ap_enable_reg_pp3_iter1) & (ap_condition_977 == 1'b1)) | ((1'b1 == ap_enable_reg_pp3_iter10) & (1'b0 == ap_pipeline_reg_pp3_iter9_p_i_reg_1732) & (1'b0 == outStream_V_data_V_1_ack_in)) | ((1'b1 == ap_enable_reg_pp3_iter11) & (1'b0 == ap_pipeline_reg_pp3_iter10_p_i_reg_1732) & (1'b0 == outStream_V_data_V_1_ack_in))))) begin
        grp_fixed_point_mul_fu_615_ap_ce = 1'b1;
    end else begin
        grp_fixed_point_mul_fu_615_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp3_stage0) & ~(((1'b1 == ap_enable_reg_pp3_iter1) & (ap_condition_977 == 1'b1)) | ((1'b1 == ap_enable_reg_pp3_iter10) & (1'b0 == ap_pipeline_reg_pp3_iter9_p_i_reg_1732) & (1'b0 == outStream_V_data_V_1_ack_in)) | ((1'b1 == ap_enable_reg_pp3_iter11) & (1'b0 == ap_pipeline_reg_pp3_iter10_p_i_reg_1732) & (1'b0 == outStream_V_data_V_1_ack_in))))) begin
        grp_fixed_point_mul_fu_622_ap_ce = 1'b1;
    end else begin
        grp_fixed_point_mul_fu_622_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp3_stage0) & ~(((1'b1 == ap_enable_reg_pp3_iter1) & (ap_condition_977 == 1'b1)) | ((1'b1 == ap_enable_reg_pp3_iter10) & (1'b0 == ap_pipeline_reg_pp3_iter9_p_i_reg_1732) & (1'b0 == outStream_V_data_V_1_ack_in)) | ((1'b1 == ap_enable_reg_pp3_iter11) & (1'b0 == ap_pipeline_reg_pp3_iter10_p_i_reg_1732) & (1'b0 == outStream_V_data_V_1_ack_in))))) begin
        grp_fixed_point_mul_fu_630_ap_ce = 1'b1;
    end else begin
        grp_fixed_point_mul_fu_630_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp3_stage0) & ~(((1'b1 == ap_enable_reg_pp3_iter1) & (ap_condition_977 == 1'b1)) | ((1'b1 == ap_enable_reg_pp3_iter10) & (1'b0 == ap_pipeline_reg_pp3_iter9_p_i_reg_1732) & (1'b0 == outStream_V_data_V_1_ack_in)) | ((1'b1 == ap_enable_reg_pp3_iter11) & (1'b0 == ap_pipeline_reg_pp3_iter10_p_i_reg_1732) & (1'b0 == outStream_V_data_V_1_ack_in))))) begin
        grp_fixed_point_mul_fu_638_ap_ce = 1'b1;
    end else begin
        grp_fixed_point_mul_fu_638_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp3_stage0) & ~(((1'b1 == ap_enable_reg_pp3_iter1) & (ap_condition_977 == 1'b1)) | ((1'b1 == ap_enable_reg_pp3_iter10) & (1'b0 == ap_pipeline_reg_pp3_iter9_p_i_reg_1732) & (1'b0 == outStream_V_data_V_1_ack_in)) | ((1'b1 == ap_enable_reg_pp3_iter11) & (1'b0 == ap_pipeline_reg_pp3_iter10_p_i_reg_1732) & (1'b0 == outStream_V_data_V_1_ack_in))))) begin
        grp_fixed_point_mul_fu_645_ap_ce = 1'b1;
    end else begin
        grp_fixed_point_mul_fu_645_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp3_stage0) & ~(((1'b1 == ap_enable_reg_pp3_iter1) & (ap_condition_977 == 1'b1)) | ((1'b1 == ap_enable_reg_pp3_iter10) & (1'b0 == ap_pipeline_reg_pp3_iter9_p_i_reg_1732) & (1'b0 == outStream_V_data_V_1_ack_in)) | ((1'b1 == ap_enable_reg_pp3_iter11) & (1'b0 == ap_pipeline_reg_pp3_iter10_p_i_reg_1732) & (1'b0 == outStream_V_data_V_1_ack_in))))) begin
        grp_fixed_point_mul_fu_653_ap_ce = 1'b1;
    end else begin
        grp_fixed_point_mul_fu_653_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == exitcond1_reg_1538)) | ((1'b1 == ap_CS_fsm_pp1_stage0) & (1'b1 == ap_enable_reg_pp1_iter1) & (1'b0 == exitcond4_reg_1563)) | ((1'b1 == ap_CS_fsm_pp3_stage0) & (1'b1 == ap_enable_reg_pp3_iter1) & (1'b0 == exitcond_flatten8_reg_1708) & ~(1'b0 == icmp_reg_1717)))) begin
        inStream_TDATA_blk_n = inStream_V_data_V_0_state[1'b0];
    end else begin
        inStream_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == exitcond1_reg_1538) & ~((1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == exitcond1_reg_1538) & (inStream_V_data_V_0_vld_out == 1'b0))) | ((1'b1 == ap_CS_fsm_pp1_stage0) & (1'b1 == ap_enable_reg_pp1_iter1) & (1'b0 == exitcond4_reg_1563) & ~((1'b1 == ap_enable_reg_pp1_iter1) & (1'b0 == exitcond4_reg_1563) & (inStream_V_data_V_0_vld_out == 1'b0))) | ((1'b1 == ap_CS_fsm_pp3_stage0) & (1'b1 == ap_enable_reg_pp3_iter1) & (1'b0 == exitcond_flatten8_reg_1708) & ~(1'b0 == icmp_reg_1717) & ~(((1'b1 == ap_enable_reg_pp3_iter1) & (ap_condition_977 == 1'b1)) | ((1'b1 == ap_enable_reg_pp3_iter10) & (1'b0 == ap_pipeline_reg_pp3_iter9_p_i_reg_1732) & (1'b0 == outStream_V_data_V_1_ack_in)) | ((1'b1 == ap_enable_reg_pp3_iter11) & (1'b0 == ap_pipeline_reg_pp3_iter10_p_i_reg_1732) & (1'b0 == outStream_V_data_V_1_ack_in)))))) begin
        inStream_V_data_V_0_ack_out = 1'b1;
    end else begin
        inStream_V_data_V_0_ack_out = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == inStream_V_data_V_0_sel)) begin
        inStream_V_data_V_0_data_out = inStream_V_data_V_0_payload_B;
    end else begin
        inStream_V_data_V_0_data_out = inStream_V_data_V_0_payload_A;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == exitcond1_reg_1538) & ~((1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == exitcond1_reg_1538) & (inStream_V_data_V_0_vld_out == 1'b0))) | ((1'b1 == ap_CS_fsm_pp1_stage0) & (1'b1 == ap_enable_reg_pp1_iter1) & (1'b0 == exitcond4_reg_1563) & ~((1'b1 == ap_enable_reg_pp1_iter1) & (1'b0 == exitcond4_reg_1563) & (inStream_V_data_V_0_vld_out == 1'b0))) | ((1'b1 == ap_CS_fsm_pp3_stage0) & (1'b1 == ap_enable_reg_pp3_iter1) & (1'b0 == exitcond_flatten8_reg_1708) & ~(1'b0 == icmp_reg_1717) & ~(((1'b1 == ap_enable_reg_pp3_iter1) & (ap_condition_977 == 1'b1)) | ((1'b1 == ap_enable_reg_pp3_iter10) & (1'b0 == ap_pipeline_reg_pp3_iter9_p_i_reg_1732) & (1'b0 == outStream_V_data_V_1_ack_in)) | ((1'b1 == ap_enable_reg_pp3_iter11) & (1'b0 == ap_pipeline_reg_pp3_iter10_p_i_reg_1732) & (1'b0 == outStream_V_data_V_1_ack_in)))))) begin
        inStream_V_dest_V_0_ack_out = 1'b1;
    end else begin
        inStream_V_dest_V_0_ack_out = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_enable_reg_pp3_iter10) & (1'b0 == ap_pipeline_reg_pp3_iter9_p_i_reg_1732)) | ((1'b1 == ap_enable_reg_pp3_iter11) & (1'b0 == ap_pipeline_reg_pp3_iter10_p_i_reg_1732)))) begin
        outStream_TDATA_blk_n = outStream_V_data_V_1_state[1'b1];
    end else begin
        outStream_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == outStream_V_data_V_1_sel)) begin
        outStream_V_data_V_1_data_out = outStream_V_data_V_1_payload_B;
    end else begin
        outStream_V_data_V_1_data_out = outStream_V_data_V_1_payload_A;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp3_iter10) & (1'b0 == ap_pipeline_reg_pp3_iter9_p_i_reg_1732) & ~(((1'b1 == ap_enable_reg_pp3_iter1) & (ap_condition_977 == 1'b1)) | ((1'b1 == ap_enable_reg_pp3_iter10) & (1'b0 == ap_pipeline_reg_pp3_iter9_p_i_reg_1732) & (1'b0 == outStream_V_data_V_1_ack_in)) | ((1'b1 == ap_enable_reg_pp3_iter11) & (1'b0 == ap_pipeline_reg_pp3_iter10_p_i_reg_1732) & (1'b0 == outStream_V_data_V_1_ack_in))))) begin
        outStream_V_data_V_1_vld_in = 1'b1;
    end else begin
        outStream_V_data_V_1_vld_in = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp3_iter10) & (1'b0 == ap_pipeline_reg_pp3_iter9_p_i_reg_1732) & ~(((1'b1 == ap_enable_reg_pp3_iter1) & (ap_condition_977 == 1'b1)) | ((1'b1 == ap_enable_reg_pp3_iter10) & (1'b0 == ap_pipeline_reg_pp3_iter9_p_i_reg_1732) & (1'b0 == outStream_V_data_V_1_ack_in)) | ((1'b1 == ap_enable_reg_pp3_iter11) & (1'b0 == ap_pipeline_reg_pp3_iter10_p_i_reg_1732) & (1'b0 == outStream_V_data_V_1_ack_in))))) begin
        outStream_V_dest_V_1_vld_in = 1'b1;
    end else begin
        outStream_V_dest_V_1_vld_in = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp3_iter10) & (1'b0 == ap_pipeline_reg_pp3_iter9_p_i_reg_1732) & ~(((1'b1 == ap_enable_reg_pp3_iter1) & (ap_condition_977 == 1'b1)) | ((1'b1 == ap_enable_reg_pp3_iter10) & (1'b0 == ap_pipeline_reg_pp3_iter9_p_i_reg_1732) & (1'b0 == outStream_V_data_V_1_ack_in)) | ((1'b1 == ap_enable_reg_pp3_iter11) & (1'b0 == ap_pipeline_reg_pp3_iter10_p_i_reg_1732) & (1'b0 == outStream_V_data_V_1_ack_in))))) begin
        outStream_V_id_V_1_vld_in = 1'b1;
    end else begin
        outStream_V_id_V_1_vld_in = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp3_iter10) & (1'b0 == ap_pipeline_reg_pp3_iter9_p_i_reg_1732) & ~(((1'b1 == ap_enable_reg_pp3_iter1) & (ap_condition_977 == 1'b1)) | ((1'b1 == ap_enable_reg_pp3_iter10) & (1'b0 == ap_pipeline_reg_pp3_iter9_p_i_reg_1732) & (1'b0 == outStream_V_data_V_1_ack_in)) | ((1'b1 == ap_enable_reg_pp3_iter11) & (1'b0 == ap_pipeline_reg_pp3_iter10_p_i_reg_1732) & (1'b0 == outStream_V_data_V_1_ack_in))))) begin
        outStream_V_keep_V_1_vld_in = 1'b1;
    end else begin
        outStream_V_keep_V_1_vld_in = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == outStream_V_last_V_1_sel)) begin
        outStream_V_last_V_1_data_out = outStream_V_last_V_1_payload_B;
    end else begin
        outStream_V_last_V_1_data_out = outStream_V_last_V_1_payload_A;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp3_iter10) & (1'b0 == ap_pipeline_reg_pp3_iter9_p_i_reg_1732) & ~(((1'b1 == ap_enable_reg_pp3_iter1) & (ap_condition_977 == 1'b1)) | ((1'b1 == ap_enable_reg_pp3_iter10) & (1'b0 == ap_pipeline_reg_pp3_iter9_p_i_reg_1732) & (1'b0 == outStream_V_data_V_1_ack_in)) | ((1'b1 == ap_enable_reg_pp3_iter11) & (1'b0 == ap_pipeline_reg_pp3_iter10_p_i_reg_1732) & (1'b0 == outStream_V_data_V_1_ack_in))))) begin
        outStream_V_last_V_1_vld_in = 1'b1;
    end else begin
        outStream_V_last_V_1_vld_in = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp3_iter10) & (1'b0 == ap_pipeline_reg_pp3_iter9_p_i_reg_1732) & ~(((1'b1 == ap_enable_reg_pp3_iter1) & (ap_condition_977 == 1'b1)) | ((1'b1 == ap_enable_reg_pp3_iter10) & (1'b0 == ap_pipeline_reg_pp3_iter9_p_i_reg_1732) & (1'b0 == outStream_V_data_V_1_ack_in)) | ((1'b1 == ap_enable_reg_pp3_iter11) & (1'b0 == ap_pipeline_reg_pp3_iter10_p_i_reg_1732) & (1'b0 == outStream_V_data_V_1_ack_in))))) begin
        outStream_V_strb_V_1_vld_in = 1'b1;
    end else begin
        outStream_V_strb_V_1_vld_in = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp3_iter10) & (1'b0 == ap_pipeline_reg_pp3_iter9_p_i_reg_1732) & ~(((1'b1 == ap_enable_reg_pp3_iter1) & (ap_condition_977 == 1'b1)) | ((1'b1 == ap_enable_reg_pp3_iter10) & (1'b0 == ap_pipeline_reg_pp3_iter9_p_i_reg_1732) & (1'b0 == outStream_V_data_V_1_ack_in)) | ((1'b1 == ap_enable_reg_pp3_iter11) & (1'b0 == ap_pipeline_reg_pp3_iter10_p_i_reg_1732) & (1'b0 == outStream_V_data_V_1_ack_in))))) begin
        outStream_V_user_V_1_vld_in = 1'b1;
    end else begin
        outStream_V_user_V_1_vld_in = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp3_iter3) & (1'b0 == ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1708))) begin
        window_1_0_phi_fu_585_p4 = window_1_1_reg_571;
    end else begin
        window_1_0_phi_fu_585_p4 = window_1_0_reg_582;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp3_iter3) & (1'b0 == ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1708))) begin
        window_1_1_phi_fu_574_p4 = lineBuffer_0_3_15_reg_1750;
    end else begin
        window_1_1_phi_fu_574_p4 = window_1_1_reg_571;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp3_iter3) & (1'b0 == ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1708))) begin
        window_2_0_phi_fu_563_p4 = ap_pipeline_reg_pp3_iter2_window_2_1_2_reg_1721;
    end else begin
        window_2_0_phi_fu_563_p4 = window_2_0_reg_560;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (~(ap_start == 1'b0)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if (~(~((1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == exitcond1_reg_1538) & (inStream_V_data_V_0_vld_out == 1'b0)) & (1'b1 == ap_enable_reg_pp0_iter0) & ~(1'b0 == exitcond1_fu_667_p2))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((~((1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == exitcond1_reg_1538) & (inStream_V_data_V_0_vld_out == 1'b0)) & (1'b1 == ap_enable_reg_pp0_iter0) & ~(1'b0 == exitcond1_fu_667_p2))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_pp1_stage0;
        end
        ap_ST_fsm_pp1_stage0 : begin
            if (~(~((1'b1 == ap_enable_reg_pp1_iter1) & (1'b0 == exitcond4_reg_1563) & (inStream_V_data_V_0_vld_out == 1'b0)) & (1'b1 == ap_enable_reg_pp1_iter0) & ~(1'b0 == exitcond4_fu_703_p2))) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end else if ((~((1'b1 == ap_enable_reg_pp1_iter1) & (1'b0 == exitcond4_reg_1563) & (inStream_V_data_V_0_vld_out == 1'b0)) & (1'b1 == ap_enable_reg_pp1_iter0) & ~(1'b0 == exitcond4_fu_703_p2))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            if ((1'b0 == exitcond_flatten_fu_796_p2)) begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_pp3_stage0;
        end
        ap_ST_fsm_pp3_stage0 : begin
            if ((~((1'b1 == ap_enable_reg_pp3_iter11) & ~(((1'b1 == ap_enable_reg_pp3_iter1) & (ap_condition_977 == 1'b1)) | ((1'b1 == ap_enable_reg_pp3_iter10) & (1'b0 == ap_pipeline_reg_pp3_iter9_p_i_reg_1732) & (1'b0 == outStream_V_data_V_1_ack_in)) | ((1'b1 == ap_enable_reg_pp3_iter11) & (1'b0 == ap_pipeline_reg_pp3_iter10_p_i_reg_1732) & (1'b0 == outStream_V_data_V_1_ack_in))) & ~(1'b1 == ap_enable_reg_pp3_iter10)) & ~(~(((1'b1 == ap_enable_reg_pp3_iter1) & (ap_condition_977 == 1'b1)) | ((1'b1 == ap_enable_reg_pp3_iter10) & (1'b0 == ap_pipeline_reg_pp3_iter9_p_i_reg_1732) & (1'b0 == outStream_V_data_V_1_ack_in)) | ((1'b1 == ap_enable_reg_pp3_iter11) & (1'b0 == ap_pipeline_reg_pp3_iter10_p_i_reg_1732) & (1'b0 == outStream_V_data_V_1_ack_in))) & (1'b1 == ap_enable_reg_pp3_iter2) & ~(1'b1 == ap_enable_reg_pp3_iter1) & ~(1'b1 == ap_enable_reg_pp3_iter3)))) begin
                ap_NS_fsm = ap_ST_fsm_pp3_stage0;
            end else if ((((1'b1 == ap_enable_reg_pp3_iter11) & ~(((1'b1 == ap_enable_reg_pp3_iter1) & (ap_condition_977 == 1'b1)) | ((1'b1 == ap_enable_reg_pp3_iter10) & (1'b0 == ap_pipeline_reg_pp3_iter9_p_i_reg_1732) & (1'b0 == outStream_V_data_V_1_ack_in)) | ((1'b1 == ap_enable_reg_pp3_iter11) & (1'b0 == ap_pipeline_reg_pp3_iter10_p_i_reg_1732) & (1'b0 == outStream_V_data_V_1_ack_in))) & ~(1'b1 == ap_enable_reg_pp3_iter10)) | (~(((1'b1 == ap_enable_reg_pp3_iter1) & (ap_condition_977 == 1'b1)) | ((1'b1 == ap_enable_reg_pp3_iter10) & (1'b0 == ap_pipeline_reg_pp3_iter9_p_i_reg_1732) & (1'b0 == outStream_V_data_V_1_ack_in)) | ((1'b1 == ap_enable_reg_pp3_iter11) & (1'b0 == ap_pipeline_reg_pp3_iter10_p_i_reg_1732) & (1'b0 == outStream_V_data_V_1_ack_in))) & (1'b1 == ap_enable_reg_pp3_iter2) & ~(1'b1 == ap_enable_reg_pp3_iter1) & ~(1'b1 == ap_enable_reg_pp3_iter3)))) begin
                ap_NS_fsm = ap_ST_fsm_state22;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp3_stage0;
            end
        end
        ap_ST_fsm_state22 : begin
            if (~(ap_condition_1902 == 1'b1)) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state22;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[ap_const_lv32_1];

assign ap_CS_fsm_pp1_stage0 = ap_CS_fsm[ap_const_lv32_3];

assign ap_CS_fsm_pp3_stage0 = ap_CS_fsm[ap_const_lv32_7];

assign ap_CS_fsm_state1 = ap_CS_fsm[ap_const_lv32_0];

assign ap_CS_fsm_state22 = ap_CS_fsm[ap_const_lv32_8];

assign ap_CS_fsm_state4 = ap_CS_fsm[ap_const_lv32_2];

assign ap_CS_fsm_state7 = ap_CS_fsm[ap_const_lv32_4];

assign ap_CS_fsm_state8 = ap_CS_fsm[ap_const_lv32_5];

assign ap_CS_fsm_state9 = ap_CS_fsm[ap_const_lv32_6];

always @ (*) begin
    ap_condition_1902 = ((outStream_V_data_V_1_ack_in == 1'b0) | (outStream_V_keep_V_1_ack_in == 1'b0) | (outStream_V_strb_V_1_ack_in == 1'b0) | (outStream_V_user_V_1_ack_in == 1'b0) | (outStream_V_last_V_1_ack_in == 1'b0) | (outStream_V_id_V_1_ack_in == 1'b0) | (outStream_V_dest_V_1_ack_in == 1'b0));
end

always @ (*) begin
    ap_condition_977 = ((1'b0 == exitcond_flatten8_reg_1708) & ~(1'b0 == icmp_reg_1717) & (inStream_V_data_V_0_vld_out == 1'b0));
end

always @ (*) begin
    ap_condition_988 = ~(((1'b1 == ap_enable_reg_pp3_iter1) & (ap_condition_977 == 1'b1)) | ((1'b1 == ap_enable_reg_pp3_iter10) & (1'b0 == ap_pipeline_reg_pp3_iter9_p_i_reg_1732) & (1'b0 == outStream_V_data_V_1_ack_in)) | ((1'b1 == ap_enable_reg_pp3_iter11) & (1'b0 == ap_pipeline_reg_pp3_iter10_p_i_reg_1732) & (1'b0 == outStream_V_data_V_1_ack_in)));
end

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign cond1_fu_866_p2 = ((x4_mid2_fu_814_p3 == ap_const_lv2_1) ? 1'b1 : 1'b0);

assign cond2_fu_846_p2 = ((y3_reg_409 == ap_const_lv2_1) ? 1'b1 : 1'b0);

assign cond3_mid1_fu_840_p2 = ((y3_reg_409 == ap_const_lv2_0) ? 1'b1 : 1'b0);

assign cond3_mid2_fu_852_p3 = ((exitcond_fu_808_p2[0:0] === 1'b1) ? cond3_mid1_fu_840_p2 : cond2_fu_846_p2);

assign cond_fu_677_p2 = ((tmp_8_fu_673_p1 == ap_const_lv2_2) ? 1'b1 : 1'b0);

assign exitcond1_fu_667_p2 = ((x_reg_328 == ap_const_lv3_4) ? 1'b1 : 1'b0);

assign exitcond2_fu_1028_p2 = ((x_assign_reg_489 == ap_const_lv3_4) ? 1'b1 : 1'b0);

assign exitcond4_fu_703_p2 = ((x1_reg_387 == ap_const_lv3_4) ? 1'b1 : 1'b0);

assign exitcond_flatten8_fu_983_p2 = ((indvar_flatten6_reg_467 == ap_const_lv5_10) ? 1'b1 : 1'b0);

assign exitcond_flatten_fu_796_p2 = ((indvar_flatten_reg_398 == ap_const_lv3_4) ? 1'b1 : 1'b0);

assign exitcond_fu_808_p2 = ((x4_reg_456 == ap_const_lv2_3) ? 1'b1 : 1'b0);

assign icmp_fu_1008_p2 = (($signed(tmp_14_fu_998_p4) < $signed(28'b1)) ? 1'b1 : 1'b0);

assign inStream_TREADY = inStream_V_dest_V_0_state[1'b1];

assign inStream_V_data_V_0_ack_in = inStream_V_data_V_0_state[1'b1];

assign inStream_V_data_V_0_load_A = (inStream_V_data_V_0_state_cmp_full & ~inStream_V_data_V_0_sel_wr);

assign inStream_V_data_V_0_load_B = (inStream_V_data_V_0_sel_wr & inStream_V_data_V_0_state_cmp_full);

assign inStream_V_data_V_0_sel = inStream_V_data_V_0_sel_rd;

assign inStream_V_data_V_0_state_cmp_full = ((inStream_V_data_V_0_state != ap_const_lv2_1) ? 1'b1 : 1'b0);

assign inStream_V_data_V_0_vld_in = inStream_TVALID;

assign inStream_V_data_V_0_vld_out = inStream_V_data_V_0_state[1'b0];

assign inStream_V_dest_V_0_vld_in = inStream_TVALID;

assign indvar_flatten_next7_fu_989_p2 = (indvar_flatten6_reg_467 + ap_const_lv5_1);

assign indvar_flatten_next_fu_802_p2 = (indvar_flatten_reg_398 + ap_const_lv3_1);

assign lineBuffer_0_3_13_fu_1277_p3 = ((sel_tmp4_fu_1226_p2[0:0] === 1'b1) ? lineBuffer_0_3_8_fu_180 : lineBuffer_0_3_9_fu_1269_p3);

assign lineBuffer_0_3_14_fu_1285_p3 = ((sel_tmp4_fu_1226_p2[0:0] === 1'b1) ? lineBuffer_0_3_15_fu_1203_p6 : lineBuffer_0_3_5_fu_176);

assign lineBuffer_0_3_1_fu_689_p3 = ((cond_reg_1542[0:0] === 1'b1) ? lineBuffer_0_3_reg_304 : inStream_V_data_V_0_data_out);

assign lineBuffer_0_3_4_fu_696_p3 = ((cond_reg_1542[0:0] === 1'b1) ? inStream_V_data_V_0_data_out : lineBuffer_0_2_reg_316);

assign lineBuffer_0_3_6_fu_1245_p3 = ((or_cond2_fu_1231_p2[0:0] === 1'b1) ? lineBuffer_0_3_3_reg_540 : newSel4_fu_1237_p3);

assign lineBuffer_0_3_7_fu_1261_p3 = ((or_cond2_fu_1231_p2[0:0] === 1'b1) ? lineBuffer_0_2_s_reg_550 : newSel6_fu_1253_p3);

assign lineBuffer_0_3_9_fu_1269_p3 = ((sel_tmp3_fu_1221_p2[0:0] === 1'b1) ? lineBuffer_0_3_15_fu_1203_p6 : lineBuffer_0_3_8_fu_180);

assign lineBuffer_1_3_10_fu_1319_p3 = ((or_cond2_fu_1231_p2[0:0] === 1'b1) ? lineBuffer_1_3_3_reg_500 : newSel8_fu_1311_p3);

assign lineBuffer_1_3_11_fu_1335_p3 = ((or_cond2_fu_1231_p2[0:0] === 1'b1) ? lineBuffer_1_2_3_reg_510 : newSel1_fu_1327_p3);

assign lineBuffer_1_3_18_fu_1343_p3 = ((sel_tmp3_fu_1221_p2[0:0] === 1'b1) ? window_2_1_fu_184 : lineBuffer_1_3_17_reg_520);

assign lineBuffer_1_3_19_fu_1351_p3 = ((sel_tmp4_fu_1226_p2[0:0] === 1'b1) ? lineBuffer_1_3_17_reg_520 : lineBuffer_1_3_18_fu_1343_p3);

assign lineBuffer_1_3_20_fu_1359_p3 = ((sel_tmp4_fu_1226_p2[0:0] === 1'b1) ? window_2_1_fu_184 : lineBuffer_1_3_1_reg_530);

assign lineBuffer_1_3_2_fu_748_p3 = ((or_cond_fu_734_p2[0:0] === 1'b1) ? lineBuffer_1_3_reg_339 : newSel_fu_740_p3);

assign lineBuffer_1_3_4_fu_764_p3 = ((or_cond_fu_734_p2[0:0] === 1'b1) ? lineBuffer_1_2_reg_351 : newSel2_fu_756_p3);

assign lineBuffer_1_3_6_fu_772_p3 = ((sel_tmp7_fu_724_p2[0:0] === 1'b1) ? inStream_V_data_V_0_data_out : lineBuffer_1_3_5_reg_363);

assign lineBuffer_1_3_7_fu_780_p3 = ((sel_tmp9_fu_729_p2[0:0] === 1'b1) ? lineBuffer_1_3_5_reg_363 : lineBuffer_1_3_6_fu_772_p3);

assign lineBuffer_1_3_9_fu_788_p3 = ((sel_tmp9_fu_729_p2[0:0] === 1'b1) ? inStream_V_data_V_0_data_out : lineBuffer_1_3_8_reg_375);

assign lineBuffer_load13_ph_fu_872_p3 = ((cond1_fu_866_p2[0:0] === 1'b1) ? lineBuffer_0_2_reg_316 : lineBuffer_0_3_reg_304);

assign lineBuffer_load14_ph_fu_880_p3 = ((cond1_fu_866_p2[0:0] === 1'b1) ? lineBuffer_1_2_reg_351 : lineBuffer_1_3_reg_339);

assign newSel1_fu_1327_p3 = ((sel_tmp2_fu_1216_p2[0:0] === 1'b1) ? window_2_1_fu_184 : lineBuffer_1_2_3_reg_510);

assign newSel2_fu_756_p3 = ((sel_tmp_fu_719_p2[0:0] === 1'b1) ? inStream_V_data_V_0_data_out : lineBuffer_1_2_reg_351);

assign newSel4_fu_1237_p3 = ((sel_tmp2_fu_1216_p2[0:0] === 1'b1) ? lineBuffer_0_3_3_reg_540 : lineBuffer_0_3_15_fu_1203_p6);

assign newSel6_fu_1253_p3 = ((sel_tmp2_fu_1216_p2[0:0] === 1'b1) ? lineBuffer_0_3_15_fu_1203_p6 : lineBuffer_0_2_s_reg_550);

assign newSel8_fu_1311_p3 = ((sel_tmp2_fu_1216_p2[0:0] === 1'b1) ? lineBuffer_1_3_3_reg_500 : window_2_1_fu_184);

assign newSel_fu_740_p3 = ((sel_tmp_fu_719_p2[0:0] === 1'b1) ? lineBuffer_1_3_reg_339 : inStream_V_data_V_0_data_out);

assign or_cond2_fu_1231_p2 = (sel_tmp4_fu_1226_p2 | sel_tmp3_fu_1221_p2);

assign or_cond_fu_734_p2 = (sel_tmp9_fu_729_p2 | sel_tmp7_fu_724_p2);

assign outStream_TDATA = outStream_V_data_V_1_data_out;

assign outStream_TDEST = outStream_V_dest_V_1_data_out;

assign outStream_TID = outStream_V_id_V_1_data_out;

assign outStream_TKEEP = outStream_V_keep_V_1_data_out;

assign outStream_TLAST = outStream_V_last_V_1_data_out;

assign outStream_TSTRB = outStream_V_strb_V_1_data_out;

assign outStream_TUSER = outStream_V_user_V_1_data_out;

assign outStream_TVALID = outStream_V_dest_V_1_state[1'b0];

assign outStream_V_data_V_1_ack_in = outStream_V_data_V_1_state[1'b1];

assign outStream_V_data_V_1_ack_out = outStream_TREADY;

assign outStream_V_data_V_1_load_A = (outStream_V_data_V_1_state_cmp_full & ~outStream_V_data_V_1_sel_wr);

assign outStream_V_data_V_1_load_B = (outStream_V_data_V_1_sel_wr & outStream_V_data_V_1_state_cmp_full);

assign outStream_V_data_V_1_sel = outStream_V_data_V_1_sel_rd;

assign outStream_V_data_V_1_state_cmp_full = ((outStream_V_data_V_1_state != ap_const_lv2_1) ? 1'b1 : 1'b0);

assign outStream_V_data_V_1_vld_out = outStream_V_data_V_1_state[1'b0];

assign outStream_V_dest_V_1_ack_in = outStream_V_dest_V_1_state[1'b1];

assign outStream_V_dest_V_1_ack_out = outStream_TREADY;

assign outStream_V_dest_V_1_data_out = ap_const_lv6_0;

assign outStream_V_dest_V_1_sel = outStream_V_dest_V_1_sel_rd;

assign outStream_V_dest_V_1_vld_out = outStream_V_dest_V_1_state[1'b0];

assign outStream_V_id_V_1_ack_in = outStream_V_id_V_1_state[1'b1];

assign outStream_V_id_V_1_ack_out = outStream_TREADY;

assign outStream_V_id_V_1_data_out = ap_const_lv5_0;

assign outStream_V_id_V_1_sel = outStream_V_id_V_1_sel_rd;

assign outStream_V_id_V_1_vld_out = outStream_V_id_V_1_state[1'b0];

assign outStream_V_keep_V_1_ack_in = outStream_V_keep_V_1_state[1'b1];

assign outStream_V_keep_V_1_ack_out = outStream_TREADY;

assign outStream_V_keep_V_1_data_out = ap_const_lv4_F;

assign outStream_V_keep_V_1_sel = outStream_V_keep_V_1_sel_rd;

assign outStream_V_keep_V_1_vld_out = outStream_V_keep_V_1_state[1'b0];

assign outStream_V_last_V_1_ack_in = outStream_V_last_V_1_state[1'b1];

assign outStream_V_last_V_1_ack_out = outStream_TREADY;

assign outStream_V_last_V_1_load_A = (outStream_V_last_V_1_state_cmp_full & ~outStream_V_last_V_1_sel_wr);

assign outStream_V_last_V_1_load_B = (outStream_V_last_V_1_sel_wr & outStream_V_last_V_1_state_cmp_full);

assign outStream_V_last_V_1_sel = outStream_V_last_V_1_sel_rd;

assign outStream_V_last_V_1_state_cmp_full = ((outStream_V_last_V_1_state != ap_const_lv2_1) ? 1'b1 : 1'b0);

assign outStream_V_last_V_1_vld_out = outStream_V_last_V_1_state[1'b0];

assign outStream_V_strb_V_1_ack_in = outStream_V_strb_V_1_state[1'b1];

assign outStream_V_strb_V_1_ack_out = outStream_TREADY;

assign outStream_V_strb_V_1_data_out = ap_const_lv4_0;

assign outStream_V_strb_V_1_sel = outStream_V_strb_V_1_sel_rd;

assign outStream_V_strb_V_1_vld_out = outStream_V_strb_V_1_state[1'b0];

assign outStream_V_user_V_1_ack_in = outStream_V_user_V_1_state[1'b1];

assign outStream_V_user_V_1_ack_out = outStream_TREADY;

assign outStream_V_user_V_1_data_out = ap_const_lv2_0;

assign outStream_V_user_V_1_sel = outStream_V_user_V_1_sel_rd;

assign outStream_V_user_V_1_vld_out = outStream_V_user_V_1_state[1'b0];

assign p_i_fu_1120_p2 = (tmp2_fu_1114_p2 | tmp1_fu_1108_p2);

assign readCount_fu_1014_p2 = (readCount_1_fu_192 + ap_const_lv32_1);

assign result_4_2_2_i_cast1_fu_1485_p1 = $signed(result_4_2_2_i_fu_1479_p2);

assign result_4_2_2_i_fu_1479_p2 = ($signed(tmp93_cast_fu_1460_p1) + $signed(tmp96_cast_fu_1475_p1));

assign result_cast1_fu_1505_p1 = $signed(result_fu_1497_p3);

assign result_cast_fu_1509_p1 = $unsigned(result_cast1_fu_1505_p1);

assign result_fu_1497_p3 = ((tmp_12_fu_1489_p3[0:0] === 1'b1) ? ap_const_lv27_0 : result_4_2_2_i_fu_1479_p2);

assign sel_tmp2_fu_1216_p2 = ((tmp_13_reg_1736 == ap_const_lv2_2) ? 1'b1 : 1'b0);

assign sel_tmp3_fu_1221_p2 = ((tmp_13_reg_1736 == ap_const_lv2_1) ? 1'b1 : 1'b0);

assign sel_tmp4_fu_1226_p2 = ((tmp_13_reg_1736 == ap_const_lv2_0) ? 1'b1 : 1'b0);

assign sel_tmp7_fu_724_p2 = ((tmp_9_reg_1572 == ap_const_lv2_1) ? 1'b1 : 1'b0);

assign sel_tmp9_fu_729_p2 = ((tmp_9_reg_1572 == ap_const_lv2_0) ? 1'b1 : 1'b0);

assign sel_tmp_fu_719_p2 = ((tmp_9_reg_1572 == ap_const_lv2_2) ? 1'b1 : 1'b0);

assign tmp1_fu_1108_p2 = (tmp_i_15_fu_1096_p2 | tmp_i_mid2_fu_1060_p3);

assign tmp2_fu_1114_p2 = (tmp_1_i_fu_1102_p2 | tmp_2_i_mid2_fu_1080_p3);

assign tmp3_fu_1375_p2 = ($signed(tmp94_trunc141_ext_c_fu_1371_p1) + $signed(tmp94_trunc_ext_cast_fu_1367_p1));

assign tmp4_fu_1393_p2 = ($signed(tmp95_trunc_ext_cast_fu_1385_p1) + $signed(tmp95_trunc140_ext_c_fu_1389_p1));

assign tmp5_fu_1403_p2 = ($signed(tmp94_cast_fu_1381_p1) + $signed(tmp95_cast_fu_1399_p1));

assign tmp6_fu_1417_p2 = ($signed(tmp97_trunc139_ext_c_fu_1413_p1) + $signed(tmp97_trunc_ext_cast_fu_1409_p1));

assign tmp7_fu_1431_p2 = ($signed(tmp99_trunc142_ext_c_fu_1427_p1) + $signed(tmp99_trunc_ext_cast_fu_1423_p1));

assign tmp8_fu_1445_p2 = ($signed(tmp98_trunc_ext_cast_fu_1441_p1) + $signed(tmp99_cast_fu_1437_p1));

assign tmp93_cast_fu_1460_p1 = $signed(tmp5_reg_1785);

assign tmp94_cast_fu_1381_p1 = $signed(tmp3_fu_1375_p2);

assign tmp94_trunc141_ext_c_fu_1371_p1 = $signed(grp_fixed_point_mul_fu_645_ap_return);

assign tmp94_trunc_ext_cast_fu_1367_p1 = $signed(grp_fixed_point_mul_fu_638_ap_return);

assign tmp95_cast_fu_1399_p1 = $signed(tmp4_fu_1393_p2);

assign tmp95_trunc140_ext_c_fu_1389_p1 = $signed(grp_fixed_point_mul_fu_630_ap_return);

assign tmp95_trunc_ext_cast_fu_1385_p1 = $signed(grp_fixed_point_mul_fu_622_ap_return);

assign tmp96_cast_fu_1475_p1 = $signed(tmp9_fu_1469_p2);

assign tmp97_cast_fu_1463_p1 = $signed(tmp6_reg_1790);

assign tmp97_trunc139_ext_c_fu_1413_p1 = $signed(grp_fixed_point_mul_fu_601_ap_return);

assign tmp97_trunc_ext_cast_fu_1409_p1 = $signed(grp_fixed_point_mul_fu_594_ap_return);

assign tmp98_cast_fu_1466_p1 = $signed(tmp8_reg_1795);

assign tmp98_trunc_ext_cast_fu_1441_p1 = $signed(grp_fixed_point_mul_fu_615_ap_return);

assign tmp99_cast_fu_1437_p1 = $signed(tmp7_fu_1431_p2);

assign tmp99_trunc142_ext_c_fu_1427_p1 = $signed(grp_fixed_point_mul_fu_653_ap_return);

assign tmp99_trunc_ext_cast_fu_1423_p1 = $signed(grp_fixed_point_mul_fu_608_ap_return);

assign tmp9_fu_1469_p2 = ($signed(tmp97_cast_fu_1463_p1) + $signed(tmp98_cast_fu_1466_p1));

assign tmp_10_fu_965_p1 = ctrl_read_reg_1533[0:0];

assign tmp_11_fu_836_p1 = tmp_2_mid2_v_fu_828_p3[0:0];

assign tmp_12_fu_1489_p3 = result_4_2_2_i_fu_1479_p2[ap_const_lv32_1A];

assign tmp_13_fu_1126_p1 = x_assign_mid2_fu_1034_p3[1:0];

assign tmp_14_fu_998_p4 = {{readCount_1_fu_192[ap_const_lv32_1F : ap_const_lv32_4]}};

assign tmp_1_i_fu_1102_p2 = ((x_assign_mid2_fu_1034_p3 > ap_const_lv3_2) ? 1'b1 : 1'b0);

assign tmp_2_i_fu_1074_p2 = ((y_assign_reg_478 > ap_const_lv3_2) ? 1'b1 : 1'b0);

assign tmp_2_i_mid1_fu_1068_p2 = ((y_s_fu_1042_p2 > ap_const_lv3_2) ? 1'b1 : 1'b0);

assign tmp_2_i_mid2_fu_1080_p3 = ((exitcond2_fu_1028_p2[0:0] === 1'b1) ? tmp_2_i_mid1_fu_1068_p2 : tmp_2_i_fu_1074_p2);

assign tmp_2_mid2_v_fu_828_p3 = ((exitcond_fu_808_p2[0:0] === 1'b1) ? y9_fu_822_p2 : y3_reg_409);

assign tmp_8_fu_673_p1 = x_reg_328[1:0];

assign tmp_9_fu_715_p1 = x1_reg_387[1:0];

assign tmp_data_V_fu_1513_p3 = ((tmp_10_reg_1703[0:0] === 1'b1) ? result_cast_fu_1509_p1 : result_4_2_2_i_cast1_fu_1485_p1);

assign tmp_i_15_fu_1096_p2 = ((x_assign_mid2_fu_1034_p3 == ap_const_lv3_0) ? 1'b1 : 1'b0);

assign tmp_i_fu_1054_p2 = ((y_assign_reg_478 == ap_const_lv3_0) ? 1'b1 : 1'b0);

assign tmp_i_mid1_fu_1048_p2 = ((y_s_fu_1042_p2 == ap_const_lv3_0) ? 1'b1 : 1'b0);

assign tmp_i_mid2_fu_1060_p3 = ((exitcond2_fu_1028_p2[0:0] === 1'b1) ? tmp_i_mid1_fu_1048_p2 : tmp_i_fu_1054_p2);

assign tmp_last_V_fu_1521_p2 = ((writeCount_fu_1454_p2 == ap_const_lv32_4) ? 1'b1 : 1'b0);

assign window_1_1_2_fu_888_p3 = ((tmp_11_fu_836_p1[0:0] === 1'b1) ? lineBuffer_load13_ph_fu_872_p3 : lineBuffer_load14_ph_fu_880_p3);

assign window_2_2_1_fu_904_p3 = ((cond1_fu_866_p2[0:0] === 1'b1) ? window_1_1_2_fu_888_p3 : window_1_1_1_reg_444);

assign window_2_2_3_fu_912_p3 = ((cond1_fu_866_p2[0:0] === 1'b1) ? window_2_2_2_fu_152 : window_1_1_2_fu_888_p3);

assign window_2_2_4_fu_920_p3 = ((cond1_fu_866_p2[0:0] === 1'b1) ? window_1_1_2_fu_888_p3 : window_2_1_1_reg_420);

assign window_2_2_5_fu_928_p3 = ((cond3_mid2_fu_852_p3[0:0] === 1'b1) ? window_2_2_2_fu_152 : window_2_2_3_fu_912_p3);

assign window_2_2_6_fu_936_p3 = ((cond3_mid2_fu_852_p3[0:0] === 1'b1) ? window_2_1_1_reg_420 : window_2_2_4_fu_920_p3);

assign window_2_2_7_fu_944_p3 = ((cond3_mid2_fu_852_p3[0:0] === 1'b1) ? window_2_2_fu_896_p3 : window_1_2_1_reg_432);

assign window_2_2_8_fu_952_p3 = ((cond3_mid2_fu_852_p3[0:0] === 1'b1) ? window_2_2_1_fu_904_p3 : window_1_1_1_reg_444);

assign window_2_2_fu_896_p3 = ((cond1_fu_866_p2[0:0] === 1'b1) ? window_1_2_1_reg_432 : window_1_1_2_fu_888_p3);

assign writeCount_fu_1454_p2 = (writeCount_1_fu_188 + ap_const_lv32_1);

assign x4_mid2_fu_814_p3 = ((exitcond_fu_808_p2[0:0] === 1'b1) ? ap_const_lv2_1 : x4_reg_456);

assign x_1_fu_683_p2 = (ap_const_lv3_1 + x_reg_328);

assign x_2_fu_709_p2 = (x1_reg_387 + ap_const_lv3_1);

assign x_3_fu_860_p2 = (ap_const_lv2_1 + x4_mid2_fu_814_p3);

assign x_4_fu_1135_p2 = (x_assign_mid2_fu_1034_p3 + ap_const_lv3_1);

assign x_assign_mid2_fu_1034_p3 = ((exitcond2_fu_1028_p2[0:0] === 1'b1) ? ap_const_lv3_0 : x_assign_reg_489);

assign y9_fu_822_p2 = (ap_const_lv2_1 + y3_reg_409);

assign y_assign_mid2_fu_1088_p3 = ((exitcond2_fu_1028_p2[0:0] === 1'b1) ? y_s_fu_1042_p2 : y_assign_reg_478);

assign y_s_fu_1042_p2 = (y_assign_reg_478 + ap_const_lv3_1);

endmodule //cnn_conv_d4x4_k3x3
