window.SIDEBAR_ITEMS = {"mod":["apb_peripheral_access_0","apb_peripheral_access_1","backup_bus_pms_constrain_0","backup_bus_pms_constrain_1","backup_bus_pms_constrain_2","backup_bus_pms_constrain_3","backup_bus_pms_constrain_4","backup_bus_pms_constrain_5","backup_bus_pms_constrain_6","backup_bus_pms_monitor_0","backup_bus_pms_monitor_1","backup_bus_pms_monitor_2","backup_bus_pms_monitor_3","cache_dataarray_connect_0","cache_dataarray_connect_1","cache_mmu_access_0","cache_mmu_access_1","cache_tag_access_0","cache_tag_access_1","clock_gate","core_0_dram0_pms_monitor_0","core_0_dram0_pms_monitor_1","core_0_dram0_pms_monitor_2","core_0_dram0_pms_monitor_3","core_0_iram0_pms_monitor_0","core_0_iram0_pms_monitor_1","core_0_iram0_pms_monitor_2","core_0_pif_pms_constrain_0","core_0_pif_pms_constrain_1","core_0_pif_pms_constrain_10","core_0_pif_pms_constrain_11","core_0_pif_pms_constrain_12","core_0_pif_pms_constrain_13","core_0_pif_pms_constrain_14","core_0_pif_pms_constrain_2","core_0_pif_pms_constrain_3","core_0_pif_pms_constrain_4","core_0_pif_pms_constrain_5","core_0_pif_pms_constrain_6","core_0_pif_pms_constrain_7","core_0_pif_pms_constrain_8","core_0_pif_pms_constrain_9","core_0_pif_pms_monitor_0","core_0_pif_pms_monitor_1","core_0_pif_pms_monitor_2","core_0_pif_pms_monitor_3","core_0_pif_pms_monitor_4","core_0_pif_pms_monitor_5","core_0_pif_pms_monitor_6","core_0_region_pms_constrain_0","core_0_region_pms_constrain_1","core_0_region_pms_constrain_10","core_0_region_pms_constrain_11","core_0_region_pms_constrain_12","core_0_region_pms_constrain_13","core_0_region_pms_constrain_14","core_0_region_pms_constrain_2","core_0_region_pms_constrain_3","core_0_region_pms_constrain_4","core_0_region_pms_constrain_5","core_0_region_pms_constrain_6","core_0_region_pms_constrain_7","core_0_region_pms_constrain_8","core_0_region_pms_constrain_9","core_0_toomanyexceptions_m_override_0","core_0_toomanyexceptions_m_override_1","core_0_vecbase_override_0","core_0_vecbase_override_1","core_0_vecbase_override_2","core_0_vecbase_override_lock","core_1_dram0_pms_monitor_0","core_1_dram0_pms_monitor_1","core_1_dram0_pms_monitor_2","core_1_dram0_pms_monitor_3","core_1_iram0_pms_monitor_0","core_1_iram0_pms_monitor_1","core_1_iram0_pms_monitor_2","core_1_pif_pms_constrain_0","core_1_pif_pms_constrain_1","core_1_pif_pms_constrain_10","core_1_pif_pms_constrain_11","core_1_pif_pms_constrain_12","core_1_pif_pms_constrain_13","core_1_pif_pms_constrain_14","core_1_pif_pms_constrain_2","core_1_pif_pms_constrain_3","core_1_pif_pms_constrain_4","core_1_pif_pms_constrain_5","core_1_pif_pms_constrain_6","core_1_pif_pms_constrain_7","core_1_pif_pms_constrain_8","core_1_pif_pms_constrain_9","core_1_pif_pms_monitor_0","core_1_pif_pms_monitor_1","core_1_pif_pms_monitor_2","core_1_pif_pms_monitor_3","core_1_pif_pms_monitor_4","core_1_pif_pms_monitor_5","core_1_pif_pms_monitor_6","core_1_region_pms_constrain_0","core_1_region_pms_constrain_1","core_1_region_pms_constrain_10","core_1_region_pms_constrain_11","core_1_region_pms_constrain_12","core_1_region_pms_constrain_13","core_1_region_pms_constrain_14","core_1_region_pms_constrain_2","core_1_region_pms_constrain_3","core_1_region_pms_constrain_4","core_1_region_pms_constrain_5","core_1_region_pms_constrain_6","core_1_region_pms_constrain_7","core_1_region_pms_constrain_8","core_1_region_pms_constrain_9","core_1_toomanyexceptions_m_override_0","core_1_toomanyexceptions_m_override_1","core_1_vecbase_override_0","core_1_vecbase_override_1","core_1_vecbase_override_2","core_1_vecbase_override_lock","core_x_dram0_pms_constrain_0","core_x_dram0_pms_constrain_1","core_x_iram0_dram0_dma_split_line_constrain_0","core_x_iram0_dram0_dma_split_line_constrain_1","core_x_iram0_dram0_dma_split_line_constrain_2","core_x_iram0_dram0_dma_split_line_constrain_3","core_x_iram0_dram0_dma_split_line_constrain_4","core_x_iram0_dram0_dma_split_line_constrain_5","core_x_iram0_pms_constrain_0","core_x_iram0_pms_constrain_1","core_x_iram0_pms_constrain_2","date","dma_apbperi_adc_dac_pms_constrain_0","dma_apbperi_adc_dac_pms_constrain_1","dma_apbperi_aes_pms_constrain_0","dma_apbperi_aes_pms_constrain_1","dma_apbperi_backup_pms_constrain_0","dma_apbperi_backup_pms_constrain_1","dma_apbperi_i2s0_pms_constrain_0","dma_apbperi_i2s0_pms_constrain_1","dma_apbperi_i2s1_pms_constrain_0","dma_apbperi_i2s1_pms_constrain_1","dma_apbperi_lc_pms_constrain_0","dma_apbperi_lc_pms_constrain_1","dma_apbperi_lcd_cam_pms_constrain_0","dma_apbperi_lcd_cam_pms_constrain_1","dma_apbperi_mac_pms_constrain_0","dma_apbperi_mac_pms_constrain_1","dma_apbperi_pms_monitor_0","dma_apbperi_pms_monitor_1","dma_apbperi_pms_monitor_2","dma_apbperi_pms_monitor_3","dma_apbperi_rmt_pms_constrain_0","dma_apbperi_rmt_pms_constrain_1","dma_apbperi_sdio_pms_constrain_0","dma_apbperi_sdio_pms_constrain_1","dma_apbperi_sha_pms_constrain_0","dma_apbperi_sha_pms_constrain_1","dma_apbperi_spi2_pms_constrain_0","dma_apbperi_spi2_pms_constrain_1","dma_apbperi_spi3_pms_constrain_0","dma_apbperi_spi3_pms_constrain_1","dma_apbperi_uhci0_pms_constrain_0","dma_apbperi_uhci0_pms_constrain_1","dma_apbperi_usb_pms_constrain_0","dma_apbperi_usb_pms_constrain_1","edma_boundary_0","edma_boundary_1","edma_boundary_2","edma_boundary_lock","edma_pms_adc_dac","edma_pms_adc_dac_lock","edma_pms_aes","edma_pms_aes_lock","edma_pms_i2s0","edma_pms_i2s0_lock","edma_pms_i2s1","edma_pms_i2s1_lock","edma_pms_lcd_cam","edma_pms_lcd_cam_lock","edma_pms_rmt","edma_pms_rmt_lock","edma_pms_sha","edma_pms_sha_lock","edma_pms_spi2","edma_pms_spi2_lock","edma_pms_spi3","edma_pms_spi3_lock","edma_pms_uhci0","edma_pms_uhci0_lock","internal_sram_usage_0","internal_sram_usage_1","internal_sram_usage_2","internal_sram_usage_3","internal_sram_usage_4","retention_disable","rtc_pms"],"struct":["RegisterBlock"],"type":["APB_PERIPHERAL_ACCESS_0","APB_PERIPHERAL_ACCESS_1","BACKUP_BUS_PMS_CONSTRAIN_0","BACKUP_BUS_PMS_CONSTRAIN_1","BACKUP_BUS_PMS_CONSTRAIN_2","BACKUP_BUS_PMS_CONSTRAIN_3","BACKUP_BUS_PMS_CONSTRAIN_4","BACKUP_BUS_PMS_CONSTRAIN_5","BACKUP_BUS_PMS_CONSTRAIN_6","BACKUP_BUS_PMS_MONITOR_0","BACKUP_BUS_PMS_MONITOR_1","BACKUP_BUS_PMS_MONITOR_2","BACKUP_BUS_PMS_MONITOR_3","CACHE_DATAARRAY_CONNECT_0","CACHE_DATAARRAY_CONNECT_1","CACHE_MMU_ACCESS_0","CACHE_MMU_ACCESS_1","CACHE_TAG_ACCESS_0","CACHE_TAG_ACCESS_1","CLOCK_GATE","CORE_0_DRAM0_PMS_MONITOR_0","CORE_0_DRAM0_PMS_MONITOR_1","CORE_0_DRAM0_PMS_MONITOR_2","CORE_0_DRAM0_PMS_MONITOR_3","CORE_0_IRAM0_PMS_MONITOR_0","CORE_0_IRAM0_PMS_MONITOR_1","CORE_0_IRAM0_PMS_MONITOR_2","CORE_0_PIF_PMS_CONSTRAIN_0","CORE_0_PIF_PMS_CONSTRAIN_1","CORE_0_PIF_PMS_CONSTRAIN_10","CORE_0_PIF_PMS_CONSTRAIN_11","CORE_0_PIF_PMS_CONSTRAIN_12","CORE_0_PIF_PMS_CONSTRAIN_13","CORE_0_PIF_PMS_CONSTRAIN_14","CORE_0_PIF_PMS_CONSTRAIN_2","CORE_0_PIF_PMS_CONSTRAIN_3","CORE_0_PIF_PMS_CONSTRAIN_4","CORE_0_PIF_PMS_CONSTRAIN_5","CORE_0_PIF_PMS_CONSTRAIN_6","CORE_0_PIF_PMS_CONSTRAIN_7","CORE_0_PIF_PMS_CONSTRAIN_8","CORE_0_PIF_PMS_CONSTRAIN_9","CORE_0_PIF_PMS_MONITOR_0","CORE_0_PIF_PMS_MONITOR_1","CORE_0_PIF_PMS_MONITOR_2","CORE_0_PIF_PMS_MONITOR_3","CORE_0_PIF_PMS_MONITOR_4","CORE_0_PIF_PMS_MONITOR_5","CORE_0_PIF_PMS_MONITOR_6","CORE_0_REGION_PMS_CONSTRAIN_0","CORE_0_REGION_PMS_CONSTRAIN_1","CORE_0_REGION_PMS_CONSTRAIN_10","CORE_0_REGION_PMS_CONSTRAIN_11","CORE_0_REGION_PMS_CONSTRAIN_12","CORE_0_REGION_PMS_CONSTRAIN_13","CORE_0_REGION_PMS_CONSTRAIN_14","CORE_0_REGION_PMS_CONSTRAIN_2","CORE_0_REGION_PMS_CONSTRAIN_3","CORE_0_REGION_PMS_CONSTRAIN_4","CORE_0_REGION_PMS_CONSTRAIN_5","CORE_0_REGION_PMS_CONSTRAIN_6","CORE_0_REGION_PMS_CONSTRAIN_7","CORE_0_REGION_PMS_CONSTRAIN_8","CORE_0_REGION_PMS_CONSTRAIN_9","CORE_0_TOOMANYEXCEPTIONS_M_OVERRIDE_0","CORE_0_TOOMANYEXCEPTIONS_M_OVERRIDE_1","CORE_0_VECBASE_OVERRIDE_0","CORE_0_VECBASE_OVERRIDE_1","CORE_0_VECBASE_OVERRIDE_2","CORE_0_VECBASE_OVERRIDE_LOCK","CORE_1_DRAM0_PMS_MONITOR_0","CORE_1_DRAM0_PMS_MONITOR_1","CORE_1_DRAM0_PMS_MONITOR_2","CORE_1_DRAM0_PMS_MONITOR_3","CORE_1_IRAM0_PMS_MONITOR_0","CORE_1_IRAM0_PMS_MONITOR_1","CORE_1_IRAM0_PMS_MONITOR_2","CORE_1_PIF_PMS_CONSTRAIN_0","CORE_1_PIF_PMS_CONSTRAIN_1","CORE_1_PIF_PMS_CONSTRAIN_10","CORE_1_PIF_PMS_CONSTRAIN_11","CORE_1_PIF_PMS_CONSTRAIN_12","CORE_1_PIF_PMS_CONSTRAIN_13","CORE_1_PIF_PMS_CONSTRAIN_14","CORE_1_PIF_PMS_CONSTRAIN_2","CORE_1_PIF_PMS_CONSTRAIN_3","CORE_1_PIF_PMS_CONSTRAIN_4","CORE_1_PIF_PMS_CONSTRAIN_5","CORE_1_PIF_PMS_CONSTRAIN_6","CORE_1_PIF_PMS_CONSTRAIN_7","CORE_1_PIF_PMS_CONSTRAIN_8","CORE_1_PIF_PMS_CONSTRAIN_9","CORE_1_PIF_PMS_MONITOR_0","CORE_1_PIF_PMS_MONITOR_1","CORE_1_PIF_PMS_MONITOR_2","CORE_1_PIF_PMS_MONITOR_3","CORE_1_PIF_PMS_MONITOR_4","CORE_1_PIF_PMS_MONITOR_5","CORE_1_PIF_PMS_MONITOR_6","CORE_1_REGION_PMS_CONSTRAIN_0","CORE_1_REGION_PMS_CONSTRAIN_1","CORE_1_REGION_PMS_CONSTRAIN_10","CORE_1_REGION_PMS_CONSTRAIN_11","CORE_1_REGION_PMS_CONSTRAIN_12","CORE_1_REGION_PMS_CONSTRAIN_13","CORE_1_REGION_PMS_CONSTRAIN_14","CORE_1_REGION_PMS_CONSTRAIN_2","CORE_1_REGION_PMS_CONSTRAIN_3","CORE_1_REGION_PMS_CONSTRAIN_4","CORE_1_REGION_PMS_CONSTRAIN_5","CORE_1_REGION_PMS_CONSTRAIN_6","CORE_1_REGION_PMS_CONSTRAIN_7","CORE_1_REGION_PMS_CONSTRAIN_8","CORE_1_REGION_PMS_CONSTRAIN_9","CORE_1_TOOMANYEXCEPTIONS_M_OVERRIDE_0","CORE_1_TOOMANYEXCEPTIONS_M_OVERRIDE_1","CORE_1_VECBASE_OVERRIDE_0","CORE_1_VECBASE_OVERRIDE_1","CORE_1_VECBASE_OVERRIDE_2","CORE_1_VECBASE_OVERRIDE_LOCK","CORE_X_DRAM0_PMS_CONSTRAIN_0","CORE_X_DRAM0_PMS_CONSTRAIN_1","CORE_X_IRAM0_DRAM0_DMA_SPLIT_LINE_CONSTRAIN_0","CORE_X_IRAM0_DRAM0_DMA_SPLIT_LINE_CONSTRAIN_1","CORE_X_IRAM0_DRAM0_DMA_SPLIT_LINE_CONSTRAIN_2","CORE_X_IRAM0_DRAM0_DMA_SPLIT_LINE_CONSTRAIN_3","CORE_X_IRAM0_DRAM0_DMA_SPLIT_LINE_CONSTRAIN_4","CORE_X_IRAM0_DRAM0_DMA_SPLIT_LINE_CONSTRAIN_5","CORE_X_IRAM0_PMS_CONSTRAIN_0","CORE_X_IRAM0_PMS_CONSTRAIN_1","CORE_X_IRAM0_PMS_CONSTRAIN_2","DATE","DMA_APBPERI_ADC_DAC_PMS_CONSTRAIN_0","DMA_APBPERI_ADC_DAC_PMS_CONSTRAIN_1","DMA_APBPERI_AES_PMS_CONSTRAIN_0","DMA_APBPERI_AES_PMS_CONSTRAIN_1","DMA_APBPERI_BACKUP_PMS_CONSTRAIN_0","DMA_APBPERI_BACKUP_PMS_CONSTRAIN_1","DMA_APBPERI_I2S0_PMS_CONSTRAIN_0","DMA_APBPERI_I2S0_PMS_CONSTRAIN_1","DMA_APBPERI_I2S1_PMS_CONSTRAIN_0","DMA_APBPERI_I2S1_PMS_CONSTRAIN_1","DMA_APBPERI_LCD_CAM_PMS_CONSTRAIN_0","DMA_APBPERI_LCD_CAM_PMS_CONSTRAIN_1","DMA_APBPERI_LC_PMS_CONSTRAIN_0","DMA_APBPERI_LC_PMS_CONSTRAIN_1","DMA_APBPERI_MAC_PMS_CONSTRAIN_0","DMA_APBPERI_MAC_PMS_CONSTRAIN_1","DMA_APBPERI_PMS_MONITOR_0","DMA_APBPERI_PMS_MONITOR_1","DMA_APBPERI_PMS_MONITOR_2","DMA_APBPERI_PMS_MONITOR_3","DMA_APBPERI_RMT_PMS_CONSTRAIN_0","DMA_APBPERI_RMT_PMS_CONSTRAIN_1","DMA_APBPERI_SDIO_PMS_CONSTRAIN_0","DMA_APBPERI_SDIO_PMS_CONSTRAIN_1","DMA_APBPERI_SHA_PMS_CONSTRAIN_0","DMA_APBPERI_SHA_PMS_CONSTRAIN_1","DMA_APBPERI_SPI2_PMS_CONSTRAIN_0","DMA_APBPERI_SPI2_PMS_CONSTRAIN_1","DMA_APBPERI_SPI3_PMS_CONSTRAIN_0","DMA_APBPERI_SPI3_PMS_CONSTRAIN_1","DMA_APBPERI_UHCI0_PMS_CONSTRAIN_0","DMA_APBPERI_UHCI0_PMS_CONSTRAIN_1","DMA_APBPERI_USB_PMS_CONSTRAIN_0","DMA_APBPERI_USB_PMS_CONSTRAIN_1","EDMA_BOUNDARY_0","EDMA_BOUNDARY_1","EDMA_BOUNDARY_2","EDMA_BOUNDARY_LOCK","EDMA_PMS_ADC_DAC","EDMA_PMS_ADC_DAC_LOCK","EDMA_PMS_AES","EDMA_PMS_AES_LOCK","EDMA_PMS_I2S0","EDMA_PMS_I2S0_LOCK","EDMA_PMS_I2S1","EDMA_PMS_I2S1_LOCK","EDMA_PMS_LCD_CAM","EDMA_PMS_LCD_CAM_LOCK","EDMA_PMS_RMT","EDMA_PMS_RMT_LOCK","EDMA_PMS_SHA","EDMA_PMS_SHA_LOCK","EDMA_PMS_SPI2","EDMA_PMS_SPI2_LOCK","EDMA_PMS_SPI3","EDMA_PMS_SPI3_LOCK","EDMA_PMS_UHCI0","EDMA_PMS_UHCI0_LOCK","INTERNAL_SRAM_USAGE_0","INTERNAL_SRAM_USAGE_1","INTERNAL_SRAM_USAGE_2","INTERNAL_SRAM_USAGE_3","INTERNAL_SRAM_USAGE_4","RETENTION_DISABLE","RTC_PMS"]};