{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1702241292050 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1702241292051 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 10 23:48:11 2023 " "Processing started: Sun Dec 10 23:48:11 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1702241292051 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702241292051 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off alu -c alu " "Command: quartus_map --read_settings_files=on --write_settings_files=off alu -c alu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702241292051 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1702241292443 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1702241292443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "D:/project2/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702241298317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702241298317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_gate_32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file and_gate_32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 and_gate_32bit " "Found entity 1: and_gate_32bit" {  } { { "and_gate_32bit.v" "" { Text "D:/project2/and_gate_32bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702241298319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702241298319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_gate_1bit.v 1 1 " "Found 1 design units, including 1 entities, in source file and_gate_1bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 and_gate_1bit " "Found entity 1: and_gate_1bit" {  } { { "and_gate_1bit.v" "" { Text "D:/project2/and_gate_1bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702241298320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702241298320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or_gate_1bit.v 1 1 " "Found 1 design units, including 1 entities, in source file or_gate_1bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 or_gate_1bit " "Found entity 1: or_gate_1bit" {  } { { "or_gate_1bit.v" "" { Text "D:/project2/or_gate_1bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702241298321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702241298321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or_gate_32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file or_gate_32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 or_gate_32bit " "Found entity 1: or_gate_32bit" {  } { { "or_gate_32bit.v" "" { Text "D:/project2/or_gate_32bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702241298321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702241298321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xor_gate_1bit.v 1 1 " "Found 1 design units, including 1 entities, in source file xor_gate_1bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 xor_gate_1bit " "Found entity 1: xor_gate_1bit" {  } { { "xor_gate_1bit.v" "" { Text "D:/project2/xor_gate_1bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702241298323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702241298323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xor_gate_32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file xor_gate_32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 xor_gate_32bit " "Found entity 1: xor_gate_32bit" {  } { { "xor_gate_32bit.v" "" { Text "D:/project2/xor_gate_32bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702241298324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702241298324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nor_gate_1bit.v 1 1 " "Found 1 design units, including 1 entities, in source file nor_gate_1bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 nor_gate_1bit " "Found entity 1: nor_gate_1bit" {  } { { "nor_gate_1bit.v" "" { Text "D:/project2/nor_gate_1bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702241298324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702241298324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nor_gate_32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file nor_gate_32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 nor_gate_32bit " "Found entity 1: nor_gate_32bit" {  } { { "nor_gate_32bit.v" "" { Text "D:/project2/nor_gate_32bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702241298325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702241298325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "testbench.v" "" { Text "D:/project2/testbench.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702241298326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702241298326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux8x1.v 2 2 " "Found 2 design units, including 2 entities, in source file mux8x1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux8x1 " "Found entity 1: mux8x1" {  } { { "mux8x1.v" "" { Text "D:/project2/mux8x1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702241298327 ""} { "Info" "ISGN_ENTITY_NAME" "2 decoder_3_to_8 " "Found entity 2: decoder_3_to_8" {  } { { "mux8x1.v" "" { Text "D:/project2/mux8x1.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702241298327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702241298327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "generate_propagate_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file generate_propagate_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 generate_propagate_unit " "Found entity 1: generate_propagate_unit" {  } { { "generate_propagate_unit.v" "" { Text "D:/project2/generate_propagate_unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702241298327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702241298327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cla_adder_4bit.v 1 1 " "Found 1 design units, including 1 entities, in source file cla_adder_4bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 cla_adder_4bit " "Found entity 1: cla_adder_4bit" {  } { { "cla_adder_4bit.v" "" { Text "D:/project2/cla_adder_4bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702241298328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702241298328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cla_adder_32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file cla_adder_32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 cla_adder_32bit " "Found entity 1: cla_adder_32bit" {  } { { "cla_adder_32bit.v" "" { Text "D:/project2/cla_adder_32bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702241298328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702241298328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "subtractor_32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file subtractor_32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 subtractor_32bit " "Found entity 1: subtractor_32bit" {  } { { "subtractor_32bit.v" "" { Text "D:/project2/subtractor_32bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702241298329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702241298329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "less_than_32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file less_than_32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 less_than_32bit " "Found entity 1: less_than_32bit" {  } { { "less_than_32bit.v" "" { Text "D:/project2/less_than_32bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702241298330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702241298330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mod_dp.v 1 1 " "Found 1 design units, including 1 entities, in source file mod_dp.v" { { "Info" "ISGN_ENTITY_NAME" "1 mod_dp " "Found entity 1: mod_dp" {  } { { "mod_dp.v" "" { Text "D:/project2/mod_dp.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702241298330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702241298330 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "mod_cu.v(13) " "Verilog HDL information at mod_cu.v(13): always construct contains both blocking and non-blocking assignments" {  } { { "mod_cu.v" "" { Text "D:/project2/mod_cu.v" 13 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1702241298331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mod_cu.v 1 1 " "Found 1 design units, including 1 entities, in source file mod_cu.v" { { "Info" "ISGN_ENTITY_NAME" "1 mod_cu " "Found entity 1: mod_cu" {  } { { "mod_cu.v" "" { Text "D:/project2/mod_cu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702241298331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702241298331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mod.v 1 1 " "Found 1 design units, including 1 entities, in source file mod.v" { { "Info" "ISGN_ENTITY_NAME" "1 mod " "Found entity 1: mod" {  } { { "mod.v" "" { Text "D:/project2/mod.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702241298332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702241298332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_8x1_32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_8x1_32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_8x1_32bit " "Found entity 1: mux_8x1_32bit" {  } { { "mux_8x1_32bit.v" "" { Text "D:/project2/mux_8x1_32bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702241298333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702241298333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_8x1_1bit.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_8x1_1bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_8x1_1bit " "Found entity 1: mux_8x1_1bit" {  } { { "mux_8x1_1bit.v" "" { Text "D:/project2/mux_8x1_1bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702241298333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702241298333 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "cout0 cla_adder_4bit.v(19) " "Verilog HDL Implicit Net warning at cla_adder_4bit.v(19): created implicit net for \"cout0\"" {  } { { "cla_adder_4bit.v" "" { Text "D:/project2/cla_adder_4bit.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702241298333 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "cout1 cla_adder_4bit.v(23) " "Verilog HDL Implicit Net warning at cla_adder_4bit.v(23): created implicit net for \"cout1\"" {  } { { "cla_adder_4bit.v" "" { Text "D:/project2/cla_adder_4bit.v" 23 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702241298333 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "cout2 cla_adder_4bit.v(28) " "Verilog HDL Implicit Net warning at cla_adder_4bit.v(28): created implicit net for \"cout2\"" {  } { { "cla_adder_4bit.v" "" { Text "D:/project2/cla_adder_4bit.v" 28 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702241298333 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "alu " "Elaborating entity \"alu\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1702241298357 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and_gate_32bit and_gate_32bit:and_gate_inst " "Elaborating entity \"and_gate_32bit\" for hierarchy \"and_gate_32bit:and_gate_inst\"" {  } { { "alu.v" "and_gate_inst" { Text "D:/project2/alu.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702241298359 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and_gate_1bit and_gate_32bit:and_gate_inst\|and_gate_1bit:and0 " "Elaborating entity \"and_gate_1bit\" for hierarchy \"and_gate_32bit:and_gate_inst\|and_gate_1bit:and0\"" {  } { { "and_gate_32bit.v" "and0" { Text "D:/project2/and_gate_32bit.v" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702241298360 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or_gate_32bit or_gate_32bit:or_gate_inst " "Elaborating entity \"or_gate_32bit\" for hierarchy \"or_gate_32bit:or_gate_inst\"" {  } { { "alu.v" "or_gate_inst" { Text "D:/project2/alu.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702241298366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or_gate_1bit or_gate_32bit:or_gate_inst\|or_gate_1bit:or0 " "Elaborating entity \"or_gate_1bit\" for hierarchy \"or_gate_32bit:or_gate_inst\|or_gate_1bit:or0\"" {  } { { "or_gate_32bit.v" "or0" { Text "D:/project2/or_gate_32bit.v" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702241298367 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xor_gate_32bit xor_gate_32bit:xor_gate_inst " "Elaborating entity \"xor_gate_32bit\" for hierarchy \"xor_gate_32bit:xor_gate_inst\"" {  } { { "alu.v" "xor_gate_inst" { Text "D:/project2/alu.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702241298370 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xor_gate_1bit xor_gate_32bit:xor_gate_inst\|xor_gate_1bit:xor0 " "Elaborating entity \"xor_gate_1bit\" for hierarchy \"xor_gate_32bit:xor_gate_inst\|xor_gate_1bit:xor0\"" {  } { { "xor_gate_32bit.v" "xor0" { Text "D:/project2/xor_gate_32bit.v" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702241298371 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nor_gate_32bit nor_gate_32bit:nor_gate_inst " "Elaborating entity \"nor_gate_32bit\" for hierarchy \"nor_gate_32bit:nor_gate_inst\"" {  } { { "alu.v" "nor_gate_inst" { Text "D:/project2/alu.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702241298375 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nor_gate_1bit nor_gate_32bit:nor_gate_inst\|nor_gate_1bit:nor0 " "Elaborating entity \"nor_gate_1bit\" for hierarchy \"nor_gate_32bit:nor_gate_inst\|nor_gate_1bit:nor0\"" {  } { { "nor_gate_32bit.v" "nor0" { Text "D:/project2/nor_gate_32bit.v" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702241298376 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "less_than_32bit less_than_32bit:less_than_inst " "Elaborating entity \"less_than_32bit\" for hierarchy \"less_than_32bit:less_than_inst\"" {  } { { "alu.v" "less_than_inst" { Text "D:/project2/alu.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702241298379 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "subtractor_32bit less_than_32bit:less_than_inst\|subtractor_32bit:subtractor_inst " "Elaborating entity \"subtractor_32bit\" for hierarchy \"less_than_32bit:less_than_inst\|subtractor_32bit:subtractor_inst\"" {  } { { "less_than_32bit.v" "subtractor_inst" { Text "D:/project2/less_than_32bit.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702241298380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cla_adder_32bit less_than_32bit:less_than_inst\|subtractor_32bit:subtractor_inst\|cla_adder_32bit:add_one_to_inverted_b " "Elaborating entity \"cla_adder_32bit\" for hierarchy \"less_than_32bit:less_than_inst\|subtractor_32bit:subtractor_inst\|cla_adder_32bit:add_one_to_inverted_b\"" {  } { { "subtractor_32bit.v" "add_one_to_inverted_b" { Text "D:/project2/subtractor_32bit.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702241298381 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cla_adder_4bit less_than_32bit:less_than_inst\|subtractor_32bit:subtractor_inst\|cla_adder_32bit:add_one_to_inverted_b\|cla_adder_4bit:cla_block0 " "Elaborating entity \"cla_adder_4bit\" for hierarchy \"less_than_32bit:less_than_inst\|subtractor_32bit:subtractor_inst\|cla_adder_32bit:add_one_to_inverted_b\|cla_adder_4bit:cla_block0\"" {  } { { "cla_adder_32bit.v" "cla_block0" { Text "D:/project2/cla_adder_32bit.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702241298382 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "generate_propagate_unit less_than_32bit:less_than_inst\|subtractor_32bit:subtractor_inst\|cla_adder_32bit:add_one_to_inverted_b\|cla_adder_4bit:cla_block0\|generate_propagate_unit:gp0 " "Elaborating entity \"generate_propagate_unit\" for hierarchy \"less_than_32bit:less_than_inst\|subtractor_32bit:subtractor_inst\|cla_adder_32bit:add_one_to_inverted_b\|cla_adder_4bit:cla_block0\|generate_propagate_unit:gp0\"" {  } { { "cla_adder_4bit.v" "gp0" { Text "D:/project2/cla_adder_4bit.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702241298382 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mod mod:mod_inst " "Elaborating entity \"mod\" for hierarchy \"mod:mod_inst\"" {  } { { "alu.v" "mod_inst" { Text "D:/project2/alu.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702241298445 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mod_dp mod:mod_inst\|mod_dp:datapath " "Elaborating entity \"mod_dp\" for hierarchy \"mod:mod_inst\|mod_dp:datapath\"" {  } { { "mod.v" "datapath" { Text "D:/project2/mod.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702241298446 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mod_cu mod:mod_inst\|mod_cu:control_unit " "Elaborating entity \"mod_cu\" for hierarchy \"mod:mod_inst\|mod_cu:control_unit\"" {  } { { "mod.v" "control_unit" { Text "D:/project2/mod.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702241298447 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_8x1_32bit mux_8x1_32bit:result_mux " "Elaborating entity \"mux_8x1_32bit\" for hierarchy \"mux_8x1_32bit:result_mux\"" {  } { { "alu.v" "result_mux" { Text "D:/project2/alu.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702241298447 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_8x1_1bit mux_8x1_32bit:result_mux\|mux_8x1_1bit:mux0 " "Elaborating entity \"mux_8x1_1bit\" for hierarchy \"mux_8x1_32bit:result_mux\|mux_8x1_1bit:mux0\"" {  } { { "mux_8x1_32bit.v" "mux0" { Text "D:/project2/mux_8x1_32bit.v" 2 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702241298449 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1702241299894 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1702241300622 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/project2/output_files/alu.map.smsg " "Generated suppressed messages file D:/project2/output_files/alu.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702241300671 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1702241300891 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702241300891 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "476 " "Implemented 476 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "69 " "Implemented 69 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1702241300957 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1702241300957 ""} { "Info" "ICUT_CUT_TM_LCELLS" "375 " "Implemented 375 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1702241300957 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1702241300957 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4908 " "Peak virtual memory: 4908 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1702241300985 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 10 23:48:20 2023 " "Processing ended: Sun Dec 10 23:48:20 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1702241300985 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1702241300985 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1702241300985 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1702241300985 ""}
