#-----------------------------------------------------------
# Vivado v2014.4 (64-bit)
# SW Build 1071353 on Tue Nov 18 16:47:07 MST 2014
# IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
# Start of session at: Thu Jun 11 20:53:51 2015
# Process ID: 22986
# Log file: /home/subhagato/Codes/smartheadlight_fpga/CameraLinkTest/CameraLinkTest.runs/impl_1/design_1_wrapper.vdi
# Journal file: /home/subhagato/Codes/smartheadlight_fpga/CameraLinkTest/CameraLinkTest.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 91 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2014.4
Loading clock regions from /opt/Xilinx/Vivado/2014.4/data/parts/xilinx/zynq/zynq/xc7z030/ClockRegion.xml
Loading clock buffers from /opt/Xilinx/Vivado/2014.4/data/parts/xilinx/zynq/zynq/xc7z030/ClockBuffers.xml
Loading clock placement rules from /opt/Xilinx/Vivado/2014.4/data/parts/xilinx/zynq/ClockPlacerRules.xml
Loading package pin functions from /opt/Xilinx/Vivado/2014.4/data/parts/xilinx/zynq/PinFunctions.xml...
Loading package from /opt/Xilinx/Vivado/2014.4/data/parts/xilinx/zynq/zynq/xc7z030/fbg676/Package.xml
Loading io standards from /opt/Xilinx/Vivado/2014.4/data/./parts/xilinx/zynq/IOStandards.xml
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
Parsing XDC File [/home/subhagato/Codes/smartheadlight_fpga/CameraLinkTest/CameraLinkTest.srcs/sources_1/bd/design_1/ip/design_1_vio_0_0/design_1_vio_0_0.xdc] for cell 'design_1_i/vio_0'
Finished Parsing XDC File [/home/subhagato/Codes/smartheadlight_fpga/CameraLinkTest/CameraLinkTest.srcs/sources_1/bd/design_1/ip/design_1_vio_0_0/design_1_vio_0_0.xdc] for cell 'design_1_i/vio_0'
Parsing XDC File [/home/subhagato/Codes/smartheadlight_fpga/CameraLinkTest/CameraLinkTest.srcs/sources_1/bd/design_1/Cameralink_deca.xdc]
Finished Parsing XDC File [/home/subhagato/Codes/smartheadlight_fpga/CameraLinkTest/CameraLinkTest.srcs/sources_1/bd/design_1/Cameralink_deca.xdc]
Parsing XDC File [/home/subhagato/Codes/smartheadlight_fpga/CameraLinkTest/CameraLinkTest.srcs/sources_1/bd/design_1/ip/design_1_cameralink_to_axis_0_1/ip/v_vid_in_axi4s_0/v_vid_in_axi4s_0_clocks.xdc] for cell 'design_1_i/cameralink_to_axis_0/inst/v_vid_in_axi4s_0_inst/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/subhagato/Codes/smartheadlight_fpga/CameraLinkTest/CameraLinkTest.srcs/sources_1/bd/design_1/ip/design_1_cameralink_to_axis_0_1/ip/v_vid_in_axi4s_0/v_vid_in_axi4s_0_clocks.xdc:2]
INFO: [Timing 38-2] Deriving generated clocks [/home/subhagato/Codes/smartheadlight_fpga/CameraLinkTest/CameraLinkTest.srcs/sources_1/bd/design_1/ip/design_1_cameralink_to_axis_0_1/ip/v_vid_in_axi4s_0/v_vid_in_axi4s_0_clocks.xdc:2]
get_clocks: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1633.906 ; gain = 497.516 ; free physical = 9467 ; free virtual = 17398
Finished Parsing XDC File [/home/subhagato/Codes/smartheadlight_fpga/CameraLinkTest/CameraLinkTest.srcs/sources_1/bd/design_1/ip/design_1_cameralink_to_axis_0_1/ip/v_vid_in_axi4s_0/v_vid_in_axi4s_0_clocks.xdc] for cell 'design_1_i/cameralink_to_axis_0/inst/v_vid_in_axi4s_0_inst/inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 13 instances were transformed.
  IBUFDS_DIFF_OUT => IBUFDS_DIFF_OUT (IBUFDS, IBUFDS): 12 instances
  IBUFGDS_DIFF_OUT => IBUFDS_DIFF_OUT (IBUFDS, IBUFDS): 1 instances

link_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1633.906 ; gain = 775.004 ; free physical = 9470 ; free virtual = 17397
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z030'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z030'
INFO: [Common 17-1223] The version limit for your license is '2014.11' and will expire in -193 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [Drc 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.10 . Memory (MB): peak = 1640.934 ; gain = 7.012 ; free physical = 9464 ; free virtual = 17392

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/subhagato/Codes/smartheadlight_fpga/CameraLinkTest/CameraLinkTest.cache/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/subhagato/Codes/smartheadlight_fpga/CameraLinkToAXI_IP'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2014.4/data/ip'.
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:1.0 for cell dbg_hub_CV.
INFO: [Chipscope 16-220] Re-using generated and synthesized IP, "xilinx.com:ip:xsdbm:1.0", from Vivado IP cache entry "f83f1247".
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1640.938 ; gain = 0.000 ; free physical = 9442 ; free virtual = 17351
Phase 1 Generate And Synthesize Debug Cores | Checksum: 27c008ff8

Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1640.938 ; gain = 0.004 ; free physical = 9442 ; free virtual = 17351
WARNING: [Constraints 18-1079] Register dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.

Phase 2 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s) to 4 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 1d0198748

Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1640.938 ; gain = 0.004 ; free physical = 9442 ; free virtual = 17351

Phase 3 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 28 cells.
Phase 3 Constant Propagation | Checksum: 21573a410

Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1640.938 ; gain = 0.004 ; free physical = 9427 ; free virtual = 17346

Phase 4 Sweep
INFO: [Opt 31-12] Eliminated 2288 unconnected nets.
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-11] Eliminated 2103 unconnected cells.
Phase 4 Sweep | Checksum: 18dbe0d8c

Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1640.938 ; gain = 0.004 ; free physical = 9427 ; free virtual = 17347
Ending Logic Optimization Task | Checksum: 18dbe0d8c

Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1640.938 ; gain = 0.004 ; free physical = 9427 ; free virtual = 17347
Implement Debug Cores | Checksum: 1eb75f5d6
Logic Optimization | Checksum: 1dd9a531c

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 3.12 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 3 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 1 newly gated: 0 Total Ports: 6
Ending PowerOpt Patch Enables Task | Checksum: 127d56778

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 1704.941 ; gain = 0.000 ; free physical = 9401 ; free virtual = 17321
Ending Power Optimization Task | Checksum: 127d56778

Time (s): cpu = 00:00:00.37 ; elapsed = 00:00:00.36 . Memory (MB): peak = 1704.941 ; gain = 64.004 ; free physical = 9401 ; free virtual = 17321
INFO: [Common 17-83] Releasing license: Implementation
35 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1704.941 ; gain = 71.035 ; free physical = 9401 ; free virtual = 17321
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1720.941 ; gain = 0.000 ; free physical = 9399 ; free virtual = 17321
INFO: [Drc 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/subhagato/Codes/smartheadlight_fpga/CameraLinkTest/CameraLinkTest.runs/impl_1/design_1_wrapper_drc_opted.rpt.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z030'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z030'
INFO: [Common 17-1223] The version limit for your license is '2014.11' and will expire in -193 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [Drc 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [Drc 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Runtime Estimator
Phase 1 Placer Runtime Estimator | Checksum: b62d04bc

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 1720.957 ; gain = 0.000 ; free physical = 9391 ; free virtual = 17308

Phase 2 Placer Initialization

Phase 2.1 Placer Initialization Core
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1720.957 ; gain = 0.000 ; free physical = 9391 ; free virtual = 17308
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1720.957 ; gain = 0.000 ; free physical = 9391 ; free virtual = 17308

Phase 2.1.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 2.1.1.1 Pre-Place Cells
Phase 2.1.1.1 Pre-Place Cells | Checksum: 61f1d153

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.12 . Memory (MB): peak = 1720.957 ; gain = 0.000 ; free physical = 9391 ; free virtual = 17308
WARNING: [Constraints 18-1079] Register dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 2.1.1.2 IO & Clk Clean Up
Phase 2.1.1.2 IO & Clk Clean Up | Checksum: 61f1d153

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.74 . Memory (MB): peak = 1841.000 ; gain = 120.043 ; free physical = 9391 ; free virtual = 17308

Phase 2.1.1.3 Implementation Feasibility check On IDelay
Phase 2.1.1.3 Implementation Feasibility check On IDelay | Checksum: 61f1d153

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.75 . Memory (MB): peak = 1841.000 ; gain = 120.043 ; free physical = 9391 ; free virtual = 17308

Phase 2.1.1.4 Commit IO Placement
Phase 2.1.1.4 Commit IO Placement | Checksum: b6350a46

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.75 . Memory (MB): peak = 1841.000 ; gain = 120.043 ; free physical = 9391 ; free virtual = 17308
Phase 2.1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: ee1823d0

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.75 . Memory (MB): peak = 1841.000 ; gain = 120.043 ; free physical = 9391 ; free virtual = 17308

Phase 2.1.2 Build Placer Netlist Model

Phase 2.1.2.1 Place Init Design

Phase 2.1.2.1.1 Init Lut Pin Assignment
Phase 2.1.2.1.1 Init Lut Pin Assignment | Checksum: 13634e219

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.85 . Memory (MB): peak = 1841.000 ; gain = 120.043 ; free physical = 9391 ; free virtual = 17308
Phase 2.1.2.1 Place Init Design | Checksum: 1938c220a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1841.000 ; gain = 120.043 ; free physical = 9391 ; free virtual = 17308
Phase 2.1.2 Build Placer Netlist Model | Checksum: 1938c220a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1841.000 ; gain = 120.043 ; free physical = 9391 ; free virtual = 17308

Phase 2.1.3 Constrain Clocks/Macros

Phase 2.1.3.1 Constrain Global/Regional Clocks
Phase 2.1.3.1 Constrain Global/Regional Clocks | Checksum: 1938c220a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1841.000 ; gain = 120.043 ; free physical = 9391 ; free virtual = 17308
Phase 2.1.3 Constrain Clocks/Macros | Checksum: 1938c220a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1841.000 ; gain = 120.043 ; free physical = 9391 ; free virtual = 17308
Phase 2.1 Placer Initialization Core | Checksum: 1938c220a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1841.000 ; gain = 120.043 ; free physical = 9391 ; free virtual = 17308
Phase 2 Placer Initialization | Checksum: 1938c220a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1841.000 ; gain = 120.043 ; free physical = 9391 ; free virtual = 17308

Phase 3 Global Placement
Phase 3 Global Placement | Checksum: 125345378

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 1873.016 ; gain = 152.059 ; free physical = 9382 ; free virtual = 17299

Phase 4 Detail Placement

Phase 4.1 Commit Multi Column Macros
Phase 4.1 Commit Multi Column Macros | Checksum: 125345378

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 1873.016 ; gain = 152.059 ; free physical = 9382 ; free virtual = 17299

Phase 4.2 Commit Most Macros & LUTRAMs
Phase 4.2 Commit Most Macros & LUTRAMs | Checksum: 107dbd126

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 1873.016 ; gain = 152.059 ; free physical = 9374 ; free virtual = 17291

Phase 4.3 Area Swap Optimization
Phase 4.3 Area Swap Optimization | Checksum: f3e7a046

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 1873.016 ; gain = 152.059 ; free physical = 9374 ; free virtual = 17291

Phase 4.4 updateClock Trees: DP
Phase 4.4 updateClock Trees: DP | Checksum: f3e7a046

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 1873.016 ; gain = 152.059 ; free physical = 9374 ; free virtual = 17291

Phase 4.5 Timing Path Optimizer
Phase 4.5 Timing Path Optimizer | Checksum: d388e55e

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 1873.016 ; gain = 152.059 ; free physical = 9373 ; free virtual = 17291

Phase 4.6 Small Shape Detail Placement

Phase 4.6.1 Commit Small Macros & Core Logic

Phase 4.6.1.1 setBudgets
Phase 4.6.1.1 setBudgets | Checksum: eafaa44a

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 1873.016 ; gain = 152.059 ; free physical = 9373 ; free virtual = 17291

Phase 4.6.1.2 Commit Slice Clusters
Phase 4.6.1.2 Commit Slice Clusters | Checksum: 144f8a39d

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 1873.016 ; gain = 152.059 ; free physical = 9367 ; free virtual = 17284
Phase 4.6.1 Commit Small Macros & Core Logic | Checksum: 144f8a39d

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 1873.016 ; gain = 152.059 ; free physical = 9367 ; free virtual = 17284

Phase 4.6.2 Clock Restriction Legalization for Leaf Columns
Phase 4.6.2 Clock Restriction Legalization for Leaf Columns | Checksum: 144f8a39d

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 1873.016 ; gain = 152.059 ; free physical = 9367 ; free virtual = 17284

Phase 4.6.3 Clock Restriction Legalization for Non-Clock Pins
Phase 4.6.3 Clock Restriction Legalization for Non-Clock Pins | Checksum: 144f8a39d

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 1873.016 ; gain = 152.059 ; free physical = 9367 ; free virtual = 17284
Phase 4.6 Small Shape Detail Placement | Checksum: 144f8a39d

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 1873.016 ; gain = 152.059 ; free physical = 9367 ; free virtual = 17284

Phase 4.7 Re-assign LUT pins
Phase 4.7 Re-assign LUT pins | Checksum: 144f8a39d

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 1873.016 ; gain = 152.059 ; free physical = 9367 ; free virtual = 17284
Phase 4 Detail Placement | Checksum: 144f8a39d

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 1873.016 ; gain = 152.059 ; free physical = 9367 ; free virtual = 17284

Phase 5 Post Placement Optimization and Clean-Up

Phase 5.1 PCOPT Shape updates
Phase 5.1 PCOPT Shape updates | Checksum: 23f0cda90

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 1873.016 ; gain = 152.059 ; free physical = 9367 ; free virtual = 17284

Phase 5.2 Post Commit Optimization

Phase 5.2.1 updateClock Trees: PCOPT
Phase 5.2.1 updateClock Trees: PCOPT | Checksum: 23f0cda90

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 1873.016 ; gain = 152.059 ; free physical = 9367 ; free virtual = 17284

Phase 5.2.2 Post Placement Optimization

Phase 5.2.2.1 Post Placement Timing Optimization

Phase 5.2.2.1.1 Restore Best Placement
Phase 5.2.2.1.1 Restore Best Placement | Checksum: 22caebbb0

Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 1873.016 ; gain = 152.059 ; free physical = 9368 ; free virtual = 17285
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.292. For the most accurate timing information please run report_timing.
Phase 5.2.2.1 Post Placement Timing Optimization | Checksum: 22caebbb0

Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 1873.016 ; gain = 152.059 ; free physical = 9368 ; free virtual = 17285
Phase 5.2.2 Post Placement Optimization | Checksum: 22caebbb0

Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 1873.016 ; gain = 152.059 ; free physical = 9368 ; free virtual = 17285
Phase 5.2 Post Commit Optimization | Checksum: 22caebbb0

Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 1873.016 ; gain = 152.059 ; free physical = 9368 ; free virtual = 17285

Phase 5.3 Sweep Clock Roots: Post-Placement
Phase 5.3 Sweep Clock Roots: Post-Placement | Checksum: 22caebbb0

Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 1873.016 ; gain = 152.059 ; free physical = 9368 ; free virtual = 17285

Phase 5.4 Post Placement Cleanup
Phase 5.4 Post Placement Cleanup | Checksum: 22caebbb0

Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 1873.016 ; gain = 152.059 ; free physical = 9368 ; free virtual = 17285

Phase 5.5 Placer Reporting

Phase 5.5.1 Restore STA
Phase 5.5.1 Restore STA | Checksum: 22caebbb0

Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 1873.016 ; gain = 152.059 ; free physical = 9368 ; free virtual = 17285
Phase 5.5 Placer Reporting | Checksum: 22caebbb0

Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 1873.016 ; gain = 152.059 ; free physical = 9368 ; free virtual = 17285

Phase 5.6 Final Placement Cleanup
Phase 5.6 Final Placement Cleanup | Checksum: 1ff7bea2b

Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 1873.016 ; gain = 152.059 ; free physical = 9368 ; free virtual = 17285
Phase 5 Post Placement Optimization and Clean-Up | Checksum: 1ff7bea2b

Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 1873.016 ; gain = 152.059 ; free physical = 9368 ; free virtual = 17285
Ending Placer Task | Checksum: 153634970

Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 1873.016 ; gain = 152.059 ; free physical = 9368 ; free virtual = 17285
INFO: [Common 17-83] Releasing license: Implementation
52 Infos, 8 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 1873.016 ; gain = 152.070 ; free physical = 9368 ; free virtual = 17285
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.13 . Memory (MB): peak = 1873.016 ; gain = 0.000 ; free physical = 9364 ; free virtual = 17284
report_io: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.16 . Memory (MB): peak = 1873.016 ; gain = 0.000 ; free physical = 9366 ; free virtual = 17284
report_utilization: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.14 . Memory (MB): peak = 1873.016 ; gain = 0.000 ; free physical = 9366 ; free virtual = 17284
report_control_sets: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.08 . Memory (MB): peak = 1873.016 ; gain = 0.000 ; free physical = 9366 ; free virtual = 17284
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z030'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z030'
INFO: [Common 17-1223] The version limit for your license is '2014.11' and will expire in -193 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command route_design
INFO: [Drc 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 107df3403

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 1938.059 ; gain = 65.043 ; free physical = 9232 ; free virtual = 17168

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 107df3403

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 1938.059 ; gain = 65.043 ; free physical = 9232 ; free virtual = 17168

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 107df3403

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 1950.047 ; gain = 77.031 ; free physical = 9201 ; free virtual = 17137
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 9ba4ee1c

Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 1963.906 ; gain = 90.891 ; free physical = 9203 ; free virtual = 17140
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.356  | TNS=0      | WHS=-2.11  | THS=-38.5  |

Phase 2 Router Initialization | Checksum: c849ca5b

Time (s): cpu = 00:00:25 ; elapsed = 00:00:19 . Memory (MB): peak = 1963.906 ; gain = 90.891 ; free physical = 9203 ; free virtual = 17139

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1f4fc9556

Time (s): cpu = 00:00:25 ; elapsed = 00:00:19 . Memory (MB): peak = 1963.906 ; gain = 90.891 ; free physical = 9201 ; free virtual = 17138

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 190
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 288b8c9f7

Time (s): cpu = 00:00:29 ; elapsed = 00:00:20 . Memory (MB): peak = 1963.906 ; gain = 90.891 ; free physical = 9195 ; free virtual = 17131
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.134 | TNS=-0.202 | WHS=N/A    | THS=N/A    |


Phase 4.1.2 GlobIterForTiming

Phase 4.1.2.1 Update Timing
Phase 4.1.2.1 Update Timing | Checksum: 252248f3c

Time (s): cpu = 00:00:34 ; elapsed = 00:00:22 . Memory (MB): peak = 2017.891 ; gain = 144.875 ; free physical = 9112 ; free virtual = 17049

Phase 4.1.2.2 Fast Budgeting
Phase 4.1.2.2 Fast Budgeting | Checksum: 28d03e4bb

Time (s): cpu = 00:00:34 ; elapsed = 00:00:22 . Memory (MB): peak = 2017.891 ; gain = 144.875 ; free physical = 9112 ; free virtual = 17049
Phase 4.1.2 GlobIterForTiming | Checksum: 233704fe5

Time (s): cpu = 00:00:44 ; elapsed = 00:00:30 . Memory (MB): peak = 2204.891 ; gain = 331.875 ; free physical = 8934 ; free virtual = 16870
Phase 4.1 Global Iteration 0 | Checksum: 233704fe5

Time (s): cpu = 00:00:44 ; elapsed = 00:00:30 . Memory (MB): peak = 2204.891 ; gain = 331.875 ; free physical = 8934 ; free virtual = 16870

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0

Phase 4.2.1 Update Timing
Phase 4.2.1 Update Timing | Checksum: 1a6825d4d

Time (s): cpu = 00:00:44 ; elapsed = 00:00:31 . Memory (MB): peak = 2204.891 ; gain = 331.875 ; free physical = 8934 ; free virtual = 16870
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.0349 | TNS=0      | WHS=N/A    | THS=N/A    |


Phase 4.2.2 GlobIterForTiming

Phase 4.2.2.1 Update Timing
Phase 4.2.2.1 Update Timing | Checksum: 1b02f7870

Time (s): cpu = 00:00:44 ; elapsed = 00:00:31 . Memory (MB): peak = 2204.891 ; gain = 331.875 ; free physical = 8934 ; free virtual = 16870

Phase 4.2.2.2 Fast Budgeting
Phase 4.2.2.2 Fast Budgeting | Checksum: 1e565d841

Time (s): cpu = 00:00:45 ; elapsed = 00:00:31 . Memory (MB): peak = 2204.891 ; gain = 331.875 ; free physical = 8934 ; free virtual = 16870
Phase 4.2.2 GlobIterForTiming | Checksum: 1fdc296de

Time (s): cpu = 00:00:50 ; elapsed = 00:00:36 . Memory (MB): peak = 2204.891 ; gain = 331.875 ; free physical = 8943 ; free virtual = 16877
Phase 4.2 Global Iteration 1 | Checksum: 1fdc296de

Time (s): cpu = 00:00:50 ; elapsed = 00:00:36 . Memory (MB): peak = 2204.891 ; gain = 331.875 ; free physical = 8943 ; free virtual = 16877

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0

Phase 4.3.1 Update Timing
Phase 4.3.1 Update Timing | Checksum: dc936f21

Time (s): cpu = 00:00:50 ; elapsed = 00:00:36 . Memory (MB): peak = 2204.891 ; gain = 331.875 ; free physical = 8943 ; free virtual = 16878
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.139 | TNS=-0.139 | WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 15f3f002c

Time (s): cpu = 00:00:50 ; elapsed = 00:00:36 . Memory (MB): peak = 2204.891 ; gain = 331.875 ; free physical = 8943 ; free virtual = 16878
Phase 4 Rip-up And Reroute | Checksum: 15f3f002c

Time (s): cpu = 00:00:50 ; elapsed = 00:00:36 . Memory (MB): peak = 2204.891 ; gain = 331.875 ; free physical = 8943 ; free virtual = 16878

Phase 5 Delay CleanUp

Phase 5.1 Update Timing
Phase 5.1 Update Timing | Checksum: 13bb4bcab

Time (s): cpu = 00:00:50 ; elapsed = 00:00:36 . Memory (MB): peak = 2204.891 ; gain = 331.875 ; free physical = 8943 ; free virtual = 16878
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.0349 | TNS=0      | WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5 Delay CleanUp | Checksum: 13bb4bcab

Time (s): cpu = 00:00:51 ; elapsed = 00:00:36 . Memory (MB): peak = 2204.891 ; gain = 331.875 ; free physical = 8943 ; free virtual = 16878

Phase 6 Clock Skew Optimization
Phase 6 Clock Skew Optimization | Checksum: 13bb4bcab

Time (s): cpu = 00:00:51 ; elapsed = 00:00:36 . Memory (MB): peak = 2204.891 ; gain = 331.875 ; free physical = 8943 ; free virtual = 16878

Phase 7 Post Hold Fix

Phase 7.1 Update Timing
Phase 7.1 Update Timing | Checksum: 1b31912d5

Time (s): cpu = 00:00:51 ; elapsed = 00:00:36 . Memory (MB): peak = 2204.891 ; gain = 331.875 ; free physical = 8943 ; free virtual = 16878
INFO: [Route 35-57] Estimated Timing Summary | WNS=-1.47  | TNS=-2.92  | WHS=-1.35  | THS=-2.66  |

Phase 7 Post Hold Fix | Checksum: 2252913b0

Time (s): cpu = 00:01:05 ; elapsed = 00:00:49 . Memory (MB): peak = 2252.891 ; gain = 379.875 ; free physical = 8915 ; free virtual = 16845

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.183172 %
  Global Horizontal Routing Utilization  = 0.214484 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 174afe80f

Time (s): cpu = 00:01:05 ; elapsed = 00:00:49 . Memory (MB): peak = 2252.891 ; gain = 379.875 ; free physical = 8915 ; free virtual = 16845

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 174afe80f

Time (s): cpu = 00:01:05 ; elapsed = 00:00:49 . Memory (MB): peak = 2252.891 ; gain = 379.875 ; free physical = 8915 ; free virtual = 16845

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 174fb64e9

Time (s): cpu = 00:01:05 ; elapsed = 00:00:49 . Memory (MB): peak = 2252.891 ; gain = 379.875 ; free physical = 8912 ; free virtual = 16842

Phase 11 Post Router Timing

Phase 11.1 Update Timing
Phase 11.1 Update Timing | Checksum: 174fb64e9

Time (s): cpu = 00:01:05 ; elapsed = 00:00:50 . Memory (MB): peak = 2252.891 ; gain = 379.875 ; free physical = 8912 ; free virtual = 16842
INFO: [Route 35-57] Estimated Timing Summary | WNS=-2.72  | TNS=-5.28  | WHS=0.053  | THS=0      |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 11 Post Router Timing | Checksum: 174fb64e9

Time (s): cpu = 00:01:05 ; elapsed = 00:00:50 . Memory (MB): peak = 2252.891 ; gain = 379.875 ; free physical = 8912 ; free virtual = 16842
INFO: [Route 35-16] Router Completed Successfully

Routing Is Done.

Time (s): cpu = 00:01:05 ; elapsed = 00:00:50 . Memory (MB): peak = 2252.891 ; gain = 379.875 ; free physical = 8912 ; free virtual = 16842
INFO: [Common 17-83] Releasing license: Implementation
67 Infos, 9 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:06 ; elapsed = 00:00:51 . Memory (MB): peak = 2252.891 ; gain = 379.875 ; free physical = 8912 ; free virtual = 16842
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2268.898 ; gain = 0.000 ; free physical = 8907 ; free virtual = 16841
INFO: [Drc 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/subhagato/Codes/smartheadlight_fpga/CameraLinkTest/CameraLinkTest.runs/impl_1/design_1_wrapper_drc_routed.rpt.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Common 17-206] Exiting Vivado at Thu Jun 11 20:55:28 2015...
