$date
	Tue Aug 27 18:10:32 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module segm_tb $end
$var wire 1 ! an0 $end
$var wire 1 " an1 $end
$var wire 1 # led3 $end
$var wire 1 $ led2 $end
$var wire 1 % led1 $end
$var wire 1 & led0 $end
$var wire 1 ' g $end
$var wire 1 ( f $end
$var wire 1 ) e $end
$var wire 1 * d $end
$var wire 1 + c $end
$var wire 1 , b $end
$var wire 1 - a $end
$var reg 1 . bot $end
$var reg 4 / s [3:0] $end
$scope module dut $end
$var wire 1 - a $end
$var wire 1 ! an0 $end
$var wire 1 " an1 $end
$var wire 1 , b $end
$var wire 1 . bot $end
$var wire 1 + c $end
$var wire 1 * d $end
$var wire 1 ) e $end
$var wire 1 ( f $end
$var wire 1 ' g $end
$var wire 4 0 s [3:0] $end
$var wire 8 1 y [7:0] $end
$var wire 1 # led3 $end
$var wire 1 $ led2 $end
$var wire 1 % led1 $end
$var wire 1 & led0 $end
$var wire 1 2 d1 $end
$var wire 1 3 c1 $end
$var wire 4 4 bitselec [3:0] $end
$var wire 1 5 b1 $end
$var wire 1 6 a1 $end
$scope module disp $end
$var wire 4 7 s [3:0] $end
$var wire 8 8 y [7:0] $end
$var wire 8 9 w [7:0] $end
$var wire 1 : d $end
$var wire 1 ; c $end
$var wire 1 < b $end
$var wire 1 = a $end
$scope module conv $end
$var wire 1 : b0 $end
$var wire 1 ; b1 $end
$var wire 1 < b2 $end
$var wire 4 > s [3:0] $end
$var wire 1 = b3 $end
$upscope $end
$upscope $end
$scope module leds $end
$var wire 1 & led0 $end
$var wire 1 % led1 $end
$var wire 1 $ led2 $end
$var wire 1 # led3 $end
$var wire 4 ? s [3:0] $end
$var wire 1 @ inv_led3 $end
$var wire 1 A inv_led2 $end
$var wire 1 B inv_led1 $end
$var wire 1 C inv_led0 $end
$scope module ledon $end
$var wire 1 C b0 $end
$var wire 1 B b1 $end
$var wire 1 A b2 $end
$var wire 4 D s [3:0] $end
$var wire 1 @ b3 $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 D
0C
0B
0A
0@
b0 ?
b0 >
0=
0<
0;
0:
b0 9
b0 8
b0 7
06
05
b0 4
03
02
b0 1
b0 0
b0 /
1.
0-
0,
0+
0*
0)
0(
1'
1&
1%
1$
1#
0"
0!
$end
#10
1(
1-
1*
1)
12
b1 4
0&
b1 1
b1 9
b1 8
1:
1C
b1 /
b1 0
b1 7
b1 >
b1 ?
b1 D
#20
0'
0-
0*
0)
1+
13
02
b10 4
1&
b10 1
b10 9
b10 8
0:
0C
0%
1;
1B
b11 /
b11 0
b11 7
b11 >
b11 ?
b11 D
#30
1)
0+
12
b11 4
0&
b11 1
b11 9
b11 8
1:
1C
b10 /
b10 0
b10 7
b10 >
b10 ?
b10 D
#40
1*
1-
0(
1)
03
02
15
b100 4
1&
0:
0C
1%
0;
b100 1
b100 9
b100 8
0B
0$
1<
1A
b110 /
b110 0
b110 7
b110 >
b110 ?
b110 D
#50
0*
0-
1,
12
b101 4
0&
b101 1
b101 9
b101 8
1:
1C
b111 /
b111 0
b111 7
b111 >
b111 ?
b111 D
#60
0*
0-
0)
1,
13
02
b110 4
1&
b110 1
b110 9
b110 8
0:
0C
0%
1;
1B
b101 /
b101 0
b101 7
b101 >
b101 ?
b101 D
#70
1(
1'
0,
1)
1*
12
b111 4
0&
b111 1
b111 9
b111 8
1:
1C
b100 /
b100 0
b100 7
b100 >
b100 ?
b100 D
#80
0(
0'
0)
0*
16
02
05
03
b1000 4
1&
0:
0C
1%
0;
0B
1$
0<
b1000 1
b1000 9
b1000 8
0A
0#
1=
1@
b1100 /
b1100 0
b1100 7
b1100 >
b1100 ?
b1100 D
#90
1*
1)
12
b1001 4
0&
b1001 1
b1001 9
b1001 8
1:
1C
b1101 /
b1101 0
b1101 7
b1101 >
b1101 ?
b1101 D
#100
1'
0*
0)
06
02
b0 4
1&
b10000 1
b10000 9
b10000 8
0:
0C
0%
1;
1B
b1111 /
b1111 0
b1111 7
b1111 >
b1111 ?
b1111 D
#110
1(
1-
1*
1)
12
b1 4
0&
b10001 1
b10001 9
b10001 8
1:
1C
b1110 /
b1110 0
b1110 7
b1110 >
b1110 ?
b1110 D
#120
0-
1(
0)
1+
0'
0*
13
02
05
b10 4
1&
0:
0C
1%
0;
b10010 1
b10010 9
b10010 8
0B
0$
1<
1A
b1010 /
b1010 0
b1010 7
b1010 >
b1010 ?
b1010 D
#130
1)
0+
12
b11 4
0&
b10011 1
b10011 9
b10011 8
1:
1C
b1011 /
b1011 0
b1011 7
b1011 >
b1011 ?
b1011 D
#140
1*
1-
0(
1)
0+
03
15
02
b100 4
1&
b10100 1
b10100 9
b10100 8
0:
0C
0%
1;
1B
b1001 /
b1001 0
b1001 7
b1001 >
b1001 ?
b1001 D
#150
0*
0-
1,
12
b101 4
0&
b10101 1
b10101 9
b10101 8
1:
1C
b1000 /
b1000 0
b1000 7
b1000 >
b1000 ?
b1000 D
#160
