Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Wed Apr 14 17:52:39 2021
| Host         : DESKTOP-MB5IJCE running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file test_top_timing_summary_routed.rpt -pb test_top_timing_summary_routed.pb -rpx test_top_timing_summary_routed.rpx -warn_on_violation
| Design       : test_top
| Device       : 7z020-clg400
| Speed File   : -3  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (5)
6. checking no_output_delay (3)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (3)
-------------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.610        0.000                      0                  350        0.101        0.000                      0                  350        1.500        0.000                       0                   186  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                              Waveform(ns)         Period(ns)      Frequency(MHz)
-----                              ------------         ----------      --------------
SysClk                             {0.000 5.000}        10.000          100.000         
  Clk_100MHz_clockGen_clk_wiz_0_0  {0.000 5.000}        10.000          100.000         
  Clk_250MHz_clockGen_clk_wiz_0_0  {0.000 2.000}        4.000           250.000         
  Clk_25MHz_clockGen_clk_wiz_0_0   {0.000 20.000}       40.000          25.000          
  clkfbout_clockGen_clk_wiz_0_0    {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
SysClk                                                                                                                                                                               3.000        0.000                       0                     1  
  Clk_100MHz_clockGen_clk_wiz_0_0        5.755        0.000                      0                  234        0.116        0.000                      0                  234        4.500        0.000                       0                    82  
  Clk_250MHz_clockGen_clk_wiz_0_0        2.252        0.000                      0                   35        0.173        0.000                      0                   35        1.500        0.000                       0                    37  
  Clk_25MHz_clockGen_clk_wiz_0_0        35.980        0.000                      0                   81        0.161        0.000                      0                   81       19.500        0.000                       0                    63  
  clkfbout_clockGen_clk_wiz_0_0                                                                                                                                                      8.408        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                       To Clock                             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                       --------                             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
Clk_25MHz_clockGen_clk_wiz_0_0   Clk_100MHz_clockGen_clk_wiz_0_0        4.445        0.000                      0                   35        0.253        0.000                      0                   35  
Clk_25MHz_clockGen_clk_wiz_0_0   Clk_250MHz_clockGen_clk_wiz_0_0        1.610        0.000                      0                   30        0.101        0.000                      0                   30  
Clk_100MHz_clockGen_clk_wiz_0_0  Clk_25MHz_clockGen_clk_wiz_0_0         6.566        0.000                      0                   14        0.144        0.000                      0                   14  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  SysClk
  To Clock:  SysClk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         SysClk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { SysClk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  Clk_100MHz_clockGen_clk_wiz_0_0
  To Clock:  Clk_100MHz_clockGen_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        5.755ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.116ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.755ns  (required time - arrival time)
  Source:                 UUT1/memCounterY_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT2/Digit0_Active_reg/D
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk_100MHz_clockGen_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk_100MHz_clockGen_clk_wiz_0_0 rise@10.000ns - Clk_100MHz_clockGen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.183ns  (logic 1.118ns (26.727%)  route 3.065ns (73.273%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.803ns = ( 9.197 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.396ns
    Clock Pessimism Removal (CPR):    0.350ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.323     1.323 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.013     2.336    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.851    -3.515 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.694    -1.821    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_100MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.079    -1.742 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=81, routed)          1.346    -0.396    UUT1/Clk_100MHz_0
    SLICE_X97Y80         FDRE                                         r  UUT1/memCounterY_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y80         FDRE (Prop_fdre_C_Q)         0.341    -0.055 r  UUT1/memCounterY_reg[5]/Q
                         net (fo=18, routed)          0.956     0.901    UUT1/memCounterY[5]
    SLICE_X98Y79         LUT6 (Prop_lut6_I0_O)        0.097     0.998 r  UUT1/Digit0_Active_i_26/O
                         net (fo=2, routed)           0.606     1.603    UUT1/Digit0_Active_i_26_n_0
    SLICE_X97Y79         LUT5 (Prop_lut5_I0_O)        0.097     1.700 r  UUT1/Digit0_Active_i_27/O
                         net (fo=4, routed)           0.606     2.306    UUT0/Digit0_Active_i_2
    SLICE_X101Y79        LUT3 (Prop_lut3_I0_O)        0.247     2.553 r  UUT0/Digit0_Active_i_12/O
                         net (fo=1, routed)           0.489     3.042    UUT1/Digit0_Active_reg_3
    SLICE_X100Y79        LUT6 (Prop_lut6_I5_O)        0.239     3.281 r  UUT1/Digit0_Active_i_2/O
                         net (fo=1, routed)           0.409     3.690    UUT1/Digit0_Active_i_2_n_0
    SLICE_X98Y79         LUT6 (Prop_lut6_I0_O)        0.097     3.787 r  UUT1/Digit0_Active_i_1/O
                         net (fo=1, routed)           0.000     3.787    UUT2/Digit0_Active_reg_1
    SLICE_X98Y79         FDRE                                         r  UUT2/Digit0_Active_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_clockGen_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  SysClk (IN)
                         net (fo=0)                   0.000    10.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.256    11.256 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.172    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.794     6.378 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.542     7.921    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_100MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     7.993 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=81, routed)          1.204     9.197    UUT2/Clk_100MHz_0
    SLICE_X98Y79         FDRE                                         r  UUT2/Digit0_Active_reg/C
                         clock pessimism              0.350     9.547    
                         clock uncertainty           -0.074     9.472    
    SLICE_X98Y79         FDRE (Setup_fdre_C_D)        0.069     9.541    UUT2/Digit0_Active_reg
  -------------------------------------------------------------------
                         required time                          9.541    
                         arrival time                          -3.787    
  -------------------------------------------------------------------
                         slack                                  5.755    

Slack (MET) :             6.026ns  (required time - arrival time)
  Source:                 UUT2/BRAM_address0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by Clk_100MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT2/BRAM_address_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk_100MHz_clockGen_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk_100MHz_clockGen_clk_wiz_0_0 rise@10.000ns - Clk_100MHz_clockGen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.798ns  (logic 3.049ns (80.281%)  route 0.749ns (19.719%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.802ns = ( 9.198 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.320ns
    Clock Pessimism Removal (CPR):    0.350ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.323     1.323 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.013     2.336    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.851    -3.515 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.694    -1.821    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_100MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.079    -1.742 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=81, routed)          1.422    -0.320    UUT2/Clk_100MHz_0
    DSP48_X3Y32          DSP48E1                                      r  UUT2/BRAM_address0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y32          DSP48E1 (Prop_dsp48e1_CLK_P[8])
                                                      2.952     2.632 r  UUT2/BRAM_address0/P[8]
                         net (fo=1, routed)           0.749     3.381    UUT2/BRAM_address0_n_97
    SLICE_X95Y81         LUT2 (Prop_lut2_I0_O)        0.097     3.478 r  UUT2/BRAM_address[8]_i_1/O
                         net (fo=1, routed)           0.000     3.478    UUT2/BRAM_address[8]_i_1_n_0
    SLICE_X95Y81         FDRE                                         r  UUT2/BRAM_address_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_clockGen_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  SysClk (IN)
                         net (fo=0)                   0.000    10.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.256    11.256 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.172    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.794     6.378 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.542     7.921    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_100MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     7.993 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=81, routed)          1.205     9.198    UUT2/Clk_100MHz_0
    SLICE_X95Y81         FDRE                                         r  UUT2/BRAM_address_reg[8]/C
                         clock pessimism              0.350     9.548    
                         clock uncertainty           -0.074     9.473    
    SLICE_X95Y81         FDRE (Setup_fdre_C_D)        0.030     9.503    UUT2/BRAM_address_reg[8]
  -------------------------------------------------------------------
                         required time                          9.503    
                         arrival time                          -3.478    
  -------------------------------------------------------------------
                         slack                                  6.026    

Slack (MET) :             6.030ns  (required time - arrival time)
  Source:                 UUT2/BRAM_address0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by Clk_100MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT2/BRAM_address_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk_100MHz_clockGen_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk_100MHz_clockGen_clk_wiz_0_0 rise@10.000ns - Clk_100MHz_clockGen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.797ns  (logic 3.049ns (80.302%)  route 0.748ns (19.698%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.801ns = ( 9.199 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.320ns
    Clock Pessimism Removal (CPR):    0.350ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.323     1.323 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.013     2.336    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.851    -3.515 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.694    -1.821    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_100MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.079    -1.742 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=81, routed)          1.422    -0.320    UUT2/Clk_100MHz_0
    DSP48_X3Y32          DSP48E1                                      r  UUT2/BRAM_address0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y32          DSP48E1 (Prop_dsp48e1_CLK_P[12])
                                                      2.952     2.632 r  UUT2/BRAM_address0/P[12]
                         net (fo=1, routed)           0.748     3.380    UUT2/BRAM_address0_n_93
    SLICE_X95Y82         LUT2 (Prop_lut2_I0_O)        0.097     3.477 r  UUT2/BRAM_address[12]_i_1/O
                         net (fo=1, routed)           0.000     3.477    UUT2/BRAM_address[12]_i_1_n_0
    SLICE_X95Y82         FDRE                                         r  UUT2/BRAM_address_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_clockGen_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  SysClk (IN)
                         net (fo=0)                   0.000    10.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.256    11.256 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.172    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.794     6.378 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.542     7.921    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_100MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     7.993 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=81, routed)          1.206     9.199    UUT2/Clk_100MHz_0
    SLICE_X95Y82         FDRE                                         r  UUT2/BRAM_address_reg[12]/C
                         clock pessimism              0.350     9.549    
                         clock uncertainty           -0.074     9.474    
    SLICE_X95Y82         FDRE (Setup_fdre_C_D)        0.032     9.506    UUT2/BRAM_address_reg[12]
  -------------------------------------------------------------------
                         required time                          9.506    
                         arrival time                          -3.477    
  -------------------------------------------------------------------
                         slack                                  6.030    

Slack (MET) :             6.064ns  (required time - arrival time)
  Source:                 UUT2/BRAM_address0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by Clk_100MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT2/BRAM_address_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk_100MHz_clockGen_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk_100MHz_clockGen_clk_wiz_0_0 rise@10.000ns - Clk_100MHz_clockGen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.794ns  (logic 3.049ns (80.365%)  route 0.745ns (19.635%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.802ns = ( 9.198 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.320ns
    Clock Pessimism Removal (CPR):    0.350ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.323     1.323 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.013     2.336    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.851    -3.515 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.694    -1.821    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_100MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.079    -1.742 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=81, routed)          1.422    -0.320    UUT2/Clk_100MHz_0
    DSP48_X3Y32          DSP48E1                                      r  UUT2/BRAM_address0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y32          DSP48E1 (Prop_dsp48e1_CLK_P[9])
                                                      2.952     2.632 r  UUT2/BRAM_address0/P[9]
                         net (fo=1, routed)           0.745     3.377    UUT2/BRAM_address0_n_96
    SLICE_X95Y81         LUT2 (Prop_lut2_I0_O)        0.097     3.474 r  UUT2/BRAM_address[9]_i_1/O
                         net (fo=1, routed)           0.000     3.474    UUT2/BRAM_address[9]_i_1_n_0
    SLICE_X95Y81         FDRE                                         r  UUT2/BRAM_address_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_clockGen_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  SysClk (IN)
                         net (fo=0)                   0.000    10.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.256    11.256 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.172    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.794     6.378 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.542     7.921    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_100MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     7.993 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=81, routed)          1.205     9.198    UUT2/Clk_100MHz_0
    SLICE_X95Y81         FDRE                                         r  UUT2/BRAM_address_reg[9]/C
                         clock pessimism              0.350     9.548    
                         clock uncertainty           -0.074     9.473    
    SLICE_X95Y81         FDRE (Setup_fdre_C_D)        0.064     9.537    UUT2/BRAM_address_reg[9]
  -------------------------------------------------------------------
                         required time                          9.537    
                         arrival time                          -3.474    
  -------------------------------------------------------------------
                         slack                                  6.064    

Slack (MET) :             6.071ns  (required time - arrival time)
  Source:                 UUT2/BRAM_address0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by Clk_100MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT2/BRAM_address_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk_100MHz_clockGen_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk_100MHz_clockGen_clk_wiz_0_0 rise@10.000ns - Clk_100MHz_clockGen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.788ns  (logic 3.049ns (80.488%)  route 0.739ns (19.512%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.801ns = ( 9.199 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.320ns
    Clock Pessimism Removal (CPR):    0.350ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.323     1.323 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.013     2.336    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.851    -3.515 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.694    -1.821    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_100MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.079    -1.742 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=81, routed)          1.422    -0.320    UUT2/Clk_100MHz_0
    DSP48_X3Y32          DSP48E1                                      r  UUT2/BRAM_address0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y32          DSP48E1 (Prop_dsp48e1_CLK_P[11])
                                                      2.952     2.632 r  UUT2/BRAM_address0/P[11]
                         net (fo=1, routed)           0.739     3.371    UUT2/BRAM_address0_n_94
    SLICE_X95Y82         LUT2 (Prop_lut2_I0_O)        0.097     3.468 r  UUT2/BRAM_address[11]_i_1/O
                         net (fo=1, routed)           0.000     3.468    UUT2/BRAM_address[11]_i_1_n_0
    SLICE_X95Y82         FDRE                                         r  UUT2/BRAM_address_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_clockGen_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  SysClk (IN)
                         net (fo=0)                   0.000    10.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.256    11.256 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.172    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.794     6.378 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.542     7.921    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_100MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     7.993 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=81, routed)          1.206     9.199    UUT2/Clk_100MHz_0
    SLICE_X95Y82         FDRE                                         r  UUT2/BRAM_address_reg[11]/C
                         clock pessimism              0.350     9.549    
                         clock uncertainty           -0.074     9.474    
    SLICE_X95Y82         FDRE (Setup_fdre_C_D)        0.064     9.538    UUT2/BRAM_address_reg[11]
  -------------------------------------------------------------------
                         required time                          9.538    
                         arrival time                          -3.468    
  -------------------------------------------------------------------
                         slack                                  6.071    

Slack (MET) :             6.092ns  (required time - arrival time)
  Source:                 UUT2/BRAM_address0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by Clk_100MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT2/BRAM_address_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk_100MHz_clockGen_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk_100MHz_clockGen_clk_wiz_0_0 rise@10.000ns - Clk_100MHz_clockGen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.800ns  (logic 3.052ns (80.314%)  route 0.748ns (19.686%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.802ns = ( 9.198 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.320ns
    Clock Pessimism Removal (CPR):    0.350ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.323     1.323 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.013     2.336    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.851    -3.515 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.694    -1.821    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_100MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.079    -1.742 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=81, routed)          1.422    -0.320    UUT2/Clk_100MHz_0
    DSP48_X3Y32          DSP48E1                                      r  UUT2/BRAM_address0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y32          DSP48E1 (Prop_dsp48e1_CLK_P[1])
                                                      2.952     2.632 r  UUT2/BRAM_address0/P[1]
                         net (fo=1, routed)           0.748     3.380    UUT2/BRAM_address0_n_104
    SLICE_X94Y81         LUT2 (Prop_lut2_I0_O)        0.100     3.480 r  UUT2/BRAM_address[1]_i_1/O
                         net (fo=1, routed)           0.000     3.480    UUT2/BRAM_address[1]_i_1_n_0
    SLICE_X94Y81         FDRE                                         r  UUT2/BRAM_address_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_clockGen_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  SysClk (IN)
                         net (fo=0)                   0.000    10.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.256    11.256 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.172    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.794     6.378 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.542     7.921    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_100MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     7.993 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=81, routed)          1.205     9.198    UUT2/Clk_100MHz_0
    SLICE_X94Y81         FDRE                                         r  UUT2/BRAM_address_reg[1]/C
                         clock pessimism              0.350     9.548    
                         clock uncertainty           -0.074     9.473    
    SLICE_X94Y81         FDRE (Setup_fdre_C_D)        0.098     9.571    UUT2/BRAM_address_reg[1]
  -------------------------------------------------------------------
                         required time                          9.571    
                         arrival time                          -3.480    
  -------------------------------------------------------------------
                         slack                                  6.092    

Slack (MET) :             6.093ns  (required time - arrival time)
  Source:                 UUT2/BRAM_address0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by Clk_100MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT2/BRAM_address_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk_100MHz_clockGen_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk_100MHz_clockGen_clk_wiz_0_0 rise@10.000ns - Clk_100MHz_clockGen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.799ns  (logic 3.053ns (80.372%)  route 0.746ns (19.628%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.802ns = ( 9.198 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.320ns
    Clock Pessimism Removal (CPR):    0.350ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.323     1.323 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.013     2.336    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.851    -3.515 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.694    -1.821    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_100MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.079    -1.742 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=81, routed)          1.422    -0.320    UUT2/Clk_100MHz_0
    DSP48_X3Y32          DSP48E1                                      r  UUT2/BRAM_address0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y32          DSP48E1 (Prop_dsp48e1_CLK_P[5])
                                                      2.952     2.632 r  UUT2/BRAM_address0/P[5]
                         net (fo=1, routed)           0.746     3.377    UUT2/BRAM_address0_n_100
    SLICE_X94Y81         LUT2 (Prop_lut2_I0_O)        0.101     3.478 r  UUT2/BRAM_address[5]_i_1/O
                         net (fo=1, routed)           0.000     3.478    UUT2/BRAM_address[5]_i_1_n_0
    SLICE_X94Y81         FDRE                                         r  UUT2/BRAM_address_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_clockGen_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  SysClk (IN)
                         net (fo=0)                   0.000    10.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.256    11.256 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.172    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.794     6.378 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.542     7.921    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_100MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     7.993 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=81, routed)          1.205     9.198    UUT2/Clk_100MHz_0
    SLICE_X94Y81         FDRE                                         r  UUT2/BRAM_address_reg[5]/C
                         clock pessimism              0.350     9.548    
                         clock uncertainty           -0.074     9.473    
    SLICE_X94Y81         FDRE (Setup_fdre_C_D)        0.098     9.571    UUT2/BRAM_address_reg[5]
  -------------------------------------------------------------------
                         required time                          9.571    
                         arrival time                          -3.478    
  -------------------------------------------------------------------
                         slack                                  6.093    

Slack (MET) :             6.191ns  (required time - arrival time)
  Source:                 UUT2/BRAM_address0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by Clk_100MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT2/BRAM_address_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk_100MHz_clockGen_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk_100MHz_clockGen_clk_wiz_0_0 rise@10.000ns - Clk_100MHz_clockGen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.673ns  (logic 3.049ns (83.007%)  route 0.624ns (16.993%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.802ns = ( 9.198 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.320ns
    Clock Pessimism Removal (CPR):    0.350ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.323     1.323 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.013     2.336    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.851    -3.515 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.694    -1.821    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_100MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.079    -1.742 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=81, routed)          1.422    -0.320    UUT2/Clk_100MHz_0
    DSP48_X3Y32          DSP48E1                                      r  UUT2/BRAM_address0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y32          DSP48E1 (Prop_dsp48e1_CLK_P[6])
                                                      2.952     2.632 r  UUT2/BRAM_address0/P[6]
                         net (fo=1, routed)           0.624     3.256    UUT2/BRAM_address0_n_99
    SLICE_X94Y81         LUT2 (Prop_lut2_I0_O)        0.097     3.353 r  UUT2/BRAM_address[6]_i_1/O
                         net (fo=1, routed)           0.000     3.353    UUT2/BRAM_address[6]_i_1_n_0
    SLICE_X94Y81         FDRE                                         r  UUT2/BRAM_address_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_clockGen_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  SysClk (IN)
                         net (fo=0)                   0.000    10.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.256    11.256 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.172    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.794     6.378 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.542     7.921    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_100MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     7.993 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=81, routed)          1.205     9.198    UUT2/Clk_100MHz_0
    SLICE_X94Y81         FDRE                                         r  UUT2/BRAM_address_reg[6]/C
                         clock pessimism              0.350     9.548    
                         clock uncertainty           -0.074     9.473    
    SLICE_X94Y81         FDRE (Setup_fdre_C_D)        0.070     9.543    UUT2/BRAM_address_reg[6]
  -------------------------------------------------------------------
                         required time                          9.543    
                         arrival time                          -3.353    
  -------------------------------------------------------------------
                         slack                                  6.191    

Slack (MET) :             6.193ns  (required time - arrival time)
  Source:                 UUT2/BRAM_address0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by Clk_100MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT2/BRAM_address_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk_100MHz_clockGen_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk_100MHz_clockGen_clk_wiz_0_0 rise@10.000ns - Clk_100MHz_clockGen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.666ns  (logic 3.066ns (83.643%)  route 0.600ns (16.357%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.801ns = ( 9.199 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.320ns
    Clock Pessimism Removal (CPR):    0.350ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.323     1.323 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.013     2.336    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.851    -3.515 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.694    -1.821    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_100MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.079    -1.742 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=81, routed)          1.422    -0.320    UUT2/Clk_100MHz_0
    DSP48_X3Y32          DSP48E1                                      r  UUT2/BRAM_address0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y32          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      2.952     2.632 r  UUT2/BRAM_address0/P[15]
                         net (fo=1, routed)           0.600     3.231    UUT2/BRAM_address0_n_90
    SLICE_X95Y82         LUT2 (Prop_lut2_I0_O)        0.114     3.345 r  UUT2/BRAM_address[15]_i_1/O
                         net (fo=1, routed)           0.000     3.345    UUT2/BRAM_address[15]_i_1_n_0
    SLICE_X95Y82         FDRE                                         r  UUT2/BRAM_address_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_clockGen_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  SysClk (IN)
                         net (fo=0)                   0.000    10.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.256    11.256 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.172    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.794     6.378 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.542     7.921    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_100MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     7.993 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=81, routed)          1.206     9.199    UUT2/Clk_100MHz_0
    SLICE_X95Y82         FDRE                                         r  UUT2/BRAM_address_reg[15]/C
                         clock pessimism              0.350     9.549    
                         clock uncertainty           -0.074     9.474    
    SLICE_X95Y82         FDRE (Setup_fdre_C_D)        0.064     9.538    UUT2/BRAM_address_reg[15]
  -------------------------------------------------------------------
                         required time                          9.538    
                         arrival time                          -3.345    
  -------------------------------------------------------------------
                         slack                                  6.193    

Slack (MET) :             6.199ns  (required time - arrival time)
  Source:                 UUT2/BRAM_address0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by Clk_100MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT2/BRAM_address_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk_100MHz_clockGen_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk_100MHz_clockGen_clk_wiz_0_0 rise@10.000ns - Clk_100MHz_clockGen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.664ns  (logic 3.049ns (83.211%)  route 0.615ns (16.789%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.802ns = ( 9.198 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.320ns
    Clock Pessimism Removal (CPR):    0.350ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.323     1.323 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.013     2.336    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.851    -3.515 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.694    -1.821    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_100MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.079    -1.742 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=81, routed)          1.422    -0.320    UUT2/Clk_100MHz_0
    DSP48_X3Y32          DSP48E1                                      r  UUT2/BRAM_address0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y32          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      2.952     2.632 r  UUT2/BRAM_address0/P[0]
                         net (fo=1, routed)           0.615     3.247    UUT2/BRAM_address0_n_105
    SLICE_X94Y81         LUT2 (Prop_lut2_I0_O)        0.097     3.344 r  UUT2/BRAM_address[0]_i_1/O
                         net (fo=1, routed)           0.000     3.344    UUT2/BRAM_address[0]_i_1_n_0
    SLICE_X94Y81         FDRE                                         r  UUT2/BRAM_address_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_clockGen_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  SysClk (IN)
                         net (fo=0)                   0.000    10.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.256    11.256 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.172    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.794     6.378 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.542     7.921    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_100MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     7.993 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=81, routed)          1.205     9.198    UUT2/Clk_100MHz_0
    SLICE_X94Y81         FDRE                                         r  UUT2/BRAM_address_reg[0]/C
                         clock pessimism              0.350     9.548    
                         clock uncertainty           -0.074     9.473    
    SLICE_X94Y81         FDRE (Setup_fdre_C_D)        0.069     9.542    UUT2/BRAM_address_reg[0]
  -------------------------------------------------------------------
                         required time                          9.542    
                         arrival time                          -3.344    
  -------------------------------------------------------------------
                         slack                                  6.199    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 UUT5/UUT5a/BRAM_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT3/VideoBuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[2]
                            (rising edge-triggered cell RAMB18E1 clocked by Clk_100MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk_100MHz_clockGen_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_100MHz_clockGen_clk_wiz_0_0 rise@0.000ns - Clk_100MHz_clockGen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.256%)  route 0.228ns (61.744%))
  Logic Levels:           0  
  Clock Path Skew:        0.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.930 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.233    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_100MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=81, routed)          0.599    -0.609    UUT5/UUT5a/Clk_100MHz_0
    SLICE_X93Y81         FDRE                                         r  UUT5/UUT5a/BRAM_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.468 r  UUT5/UUT5a/BRAM_addr_reg[2]/Q
                         net (fo=2, routed)           0.228    -0.240    UUT3/VideoBuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addrb[2]
    RAMB18_X4Y32         RAMB18E1                                     r  UUT3/VideoBuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.496 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.744    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_100MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=81, routed)          0.903    -0.813    UUT3/VideoBuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB18_X4Y32         RAMB18E1                                     r  UUT3/VideoBuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.274    -0.539    
    RAMB18_X4Y32         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[2])
                                                      0.183    -0.356    UUT3/VideoBuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.356    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 UUT5/UUT5a/BRAM_addr_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT3/VideoBuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by Clk_100MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk_100MHz_clockGen_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_100MHz_clockGen_clk_wiz_0_0 rise@0.000ns - Clk_100MHz_clockGen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.148ns (46.581%)  route 0.170ns (53.419%))
  Logic Levels:           0  
  Clock Path Skew:        0.068ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.930 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.233    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_100MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=81, routed)          0.601    -0.607    UUT5/UUT5a/Clk_100MHz_0
    SLICE_X92Y83         FDRE                                         r  UUT5/UUT5a/BRAM_addr_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y83         FDRE (Prop_fdre_C_Q)         0.148    -0.459 r  UUT5/UUT5a/BRAM_addr_reg[13]/Q
                         net (fo=2, routed)           0.170    -0.289    UUT3/VideoBuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addrb[13]
    RAMB18_X4Y32         RAMB18E1                                     r  UUT3/VideoBuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.496 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.744    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_100MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=81, routed)          0.903    -0.813    UUT3/VideoBuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB18_X4Y32         RAMB18E1                                     r  UUT3/VideoBuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.274    -0.539    
    RAMB18_X4Y32         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                      0.130    -0.409    UUT3/VideoBuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.409    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 UUT5/UUT5a/BRAM_addr_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT3/VideoBuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by Clk_100MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk_100MHz_clockGen_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_100MHz_clockGen_clk_wiz_0_0 rise@0.000ns - Clk_100MHz_clockGen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.164ns (43.754%)  route 0.211ns (56.246%))
  Logic Levels:           0  
  Clock Path Skew:        0.068ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.930 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.233    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_100MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=81, routed)          0.601    -0.607    UUT5/UUT5a/Clk_100MHz_0
    SLICE_X92Y83         FDRE                                         r  UUT5/UUT5a/BRAM_addr_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y83         FDRE (Prop_fdre_C_Q)         0.164    -0.443 r  UUT5/UUT5a/BRAM_addr_reg[12]/Q
                         net (fo=2, routed)           0.211    -0.232    UUT3/VideoBuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addrb[12]
    RAMB18_X4Y32         RAMB18E1                                     r  UUT3/VideoBuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.496 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.744    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_100MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=81, routed)          0.903    -0.813    UUT3/VideoBuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB18_X4Y32         RAMB18E1                                     r  UUT3/VideoBuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.274    -0.539    
    RAMB18_X4Y32         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                      0.183    -0.356    UUT3/VideoBuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.356    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 UUT5/UUT5a/BRAM_addr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT3/VideoBuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by Clk_100MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk_100MHz_clockGen_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_100MHz_clockGen_clk_wiz_0_0 rise@0.000ns - Clk_100MHz_clockGen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.164ns (43.392%)  route 0.214ns (56.608%))
  Logic Levels:           0  
  Clock Path Skew:        0.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.930 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.233    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_100MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=81, routed)          0.600    -0.608    UUT5/UUT5a/Clk_100MHz_0
    SLICE_X92Y82         FDRE                                         r  UUT5/UUT5a/BRAM_addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y82         FDRE (Prop_fdre_C_Q)         0.164    -0.444 r  UUT5/UUT5a/BRAM_addr_reg[8]/Q
                         net (fo=2, routed)           0.214    -0.230    UUT3/VideoBuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addrb[8]
    RAMB18_X4Y32         RAMB18E1                                     r  UUT3/VideoBuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.496 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.744    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_100MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=81, routed)          0.903    -0.813    UUT3/VideoBuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB18_X4Y32         RAMB18E1                                     r  UUT3/VideoBuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.274    -0.539    
    RAMB18_X4Y32         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.183    -0.356    UUT3/VideoBuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.356    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 UUT5/UUT5a/BRAM_addr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT3/VideoBuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by Clk_100MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk_100MHz_clockGen_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_100MHz_clockGen_clk_wiz_0_0 rise@0.000ns - Clk_100MHz_clockGen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.164ns (43.263%)  route 0.215ns (56.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.930 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.233    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_100MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=81, routed)          0.600    -0.608    UUT5/UUT5a/Clk_100MHz_0
    SLICE_X92Y82         FDRE                                         r  UUT5/UUT5a/BRAM_addr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y82         FDRE (Prop_fdre_C_Q)         0.164    -0.444 r  UUT5/UUT5a/BRAM_addr_reg[10]/Q
                         net (fo=2, routed)           0.215    -0.228    UUT3/VideoBuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addrb[10]
    RAMB18_X4Y32         RAMB18E1                                     r  UUT3/VideoBuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.496 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.744    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_100MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=81, routed)          0.903    -0.813    UUT3/VideoBuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB18_X4Y32         RAMB18E1                                     r  UUT3/VideoBuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.274    -0.539    
    RAMB18_X4Y32         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183    -0.356    UUT3/VideoBuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.356    
                         arrival time                          -0.228    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 UUT5/UUT5a/BRAM_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT3/VideoBuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by Clk_100MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk_100MHz_clockGen_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_100MHz_clockGen_clk_wiz_0_0 rise@0.000ns - Clk_100MHz_clockGen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.128ns (37.862%)  route 0.210ns (62.138%))
  Logic Levels:           0  
  Clock Path Skew:        0.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.930 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.233    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_100MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=81, routed)          0.599    -0.609    UUT5/UUT5a/Clk_100MHz_0
    SLICE_X93Y81         FDRE                                         r  UUT5/UUT5a/BRAM_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y81         FDRE (Prop_fdre_C_Q)         0.128    -0.481 r  UUT5/UUT5a/BRAM_addr_reg[5]/Q
                         net (fo=2, routed)           0.210    -0.270    UUT3/VideoBuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addrb[5]
    RAMB18_X4Y32         RAMB18E1                                     r  UUT3/VideoBuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.496 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.744    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_100MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=81, routed)          0.903    -0.813    UUT3/VideoBuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB18_X4Y32         RAMB18E1                                     r  UUT3/VideoBuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.274    -0.539    
    RAMB18_X4Y32         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.130    -0.409    UUT3/VideoBuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.409    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 UUT5/UUT5a/BRAM_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT3/VideoBuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[1]
                            (rising edge-triggered cell RAMB18E1 clocked by Clk_100MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk_100MHz_clockGen_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_100MHz_clockGen_clk_wiz_0_0 rise@0.000ns - Clk_100MHz_clockGen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.128ns (37.673%)  route 0.212ns (62.327%))
  Logic Levels:           0  
  Clock Path Skew:        0.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.930 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.233    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_100MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=81, routed)          0.599    -0.609    UUT5/UUT5a/Clk_100MHz_0
    SLICE_X93Y81         FDRE                                         r  UUT5/UUT5a/BRAM_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y81         FDRE (Prop_fdre_C_Q)         0.128    -0.481 r  UUT5/UUT5a/BRAM_addr_reg[1]/Q
                         net (fo=2, routed)           0.212    -0.269    UUT3/VideoBuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addrb[1]
    RAMB18_X4Y32         RAMB18E1                                     r  UUT3/VideoBuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.496 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.744    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_100MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=81, routed)          0.903    -0.813    UUT3/VideoBuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB18_X4Y32         RAMB18E1                                     r  UUT3/VideoBuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.274    -0.539    
    RAMB18_X4Y32         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[1])
                                                      0.129    -0.410    UUT3/VideoBuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.410    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 UUT5/UUT5a/BRAM_addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT3/VideoBuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by Clk_100MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk_100MHz_clockGen_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_100MHz_clockGen_clk_wiz_0_0 rise@0.000ns - Clk_100MHz_clockGen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.128ns (37.119%)  route 0.217ns (62.881%))
  Logic Levels:           0  
  Clock Path Skew:        0.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.930 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.233    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_100MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=81, routed)          0.599    -0.609    UUT5/UUT5a/Clk_100MHz_0
    SLICE_X93Y81         FDRE                                         r  UUT5/UUT5a/BRAM_addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y81         FDRE (Prop_fdre_C_Q)         0.128    -0.481 r  UUT5/UUT5a/BRAM_addr_reg[7]/Q
                         net (fo=2, routed)           0.217    -0.264    UUT3/VideoBuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addrb[7]
    RAMB18_X4Y32         RAMB18E1                                     r  UUT3/VideoBuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.496 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.744    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_100MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=81, routed)          0.903    -0.813    UUT3/VideoBuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB18_X4Y32         RAMB18E1                                     r  UUT3/VideoBuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.274    -0.539    
    RAMB18_X4Y32         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.130    -0.409    UUT3/VideoBuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.409    
                         arrival time                          -0.264    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 UUT2/BRAM_address_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT3/VideoBuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB18E1 clocked by Clk_100MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk_100MHz_clockGen_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_100MHz_clockGen_clk_wiz_0_0 rise@0.000ns - Clk_100MHz_clockGen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.164ns (40.173%)  route 0.244ns (59.827%))
  Logic Levels:           0  
  Clock Path Skew:        0.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.930 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.233    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_100MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=81, routed)          0.600    -0.608    UUT2/Clk_100MHz_0
    SLICE_X94Y81         FDRE                                         r  UUT2/BRAM_address_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y81         FDRE (Prop_fdre_C_Q)         0.164    -0.444 r  UUT2/BRAM_address_reg[0]/Q
                         net (fo=2, routed)           0.244    -0.199    UUT3/VideoBuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addra[0]
    RAMB18_X4Y32         RAMB18E1                                     r  UUT3/VideoBuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.496 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.744    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_100MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=81, routed)          0.905    -0.811    UUT3/VideoBuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB18_X4Y32         RAMB18E1                                     r  UUT3/VideoBuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.274    -0.537    
    RAMB18_X4Y32         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[0])
                                                      0.183    -0.354    UUT3/VideoBuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.354    
                         arrival time                          -0.199    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 UUT5/UUT5a/BRAM_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT3/VideoBuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[0]
                            (rising edge-triggered cell RAMB18E1 clocked by Clk_100MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk_100MHz_clockGen_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_100MHz_clockGen_clk_wiz_0_0 rise@0.000ns - Clk_100MHz_clockGen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.141ns (34.603%)  route 0.266ns (65.397%))
  Logic Levels:           0  
  Clock Path Skew:        0.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.930 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.233    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_100MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=81, routed)          0.599    -0.609    UUT5/UUT5a/Clk_100MHz_0
    SLICE_X93Y81         FDRE                                         r  UUT5/UUT5a/BRAM_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.468 r  UUT5/UUT5a/BRAM_addr_reg[0]/Q
                         net (fo=2, routed)           0.266    -0.201    UUT3/VideoBuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addrb[0]
    RAMB18_X4Y32         RAMB18E1                                     r  UUT3/VideoBuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.496 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.744    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_100MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=81, routed)          0.903    -0.813    UUT3/VideoBuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB18_X4Y32         RAMB18E1                                     r  UUT3/VideoBuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.274    -0.539    
    RAMB18_X4Y32         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[0])
                                                      0.183    -0.356    UUT3/VideoBuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.356    
                         arrival time                          -0.201    
  -------------------------------------------------------------------
                         slack                                  0.155    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         Clk_100MHz_clockGen_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.962         10.000      8.038      RAMB36_X4Y17     UUT3/VideoBuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.962         10.000      8.038      RAMB36_X4Y17     UUT3/VideoBuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         10.000      8.038      RAMB18_X4Y32     UUT3/VideoBuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.962         10.000      8.038      RAMB18_X4Y32     UUT3/VideoBuffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            1.592         10.000      8.408      BUFGCTRL_X0Y17   CLKGEN/clockGen_i/clk_wiz_0/inst/clkout3_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X94Y81     UUT2/BRAM_address_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X95Y82     UUT2/BRAM_address_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X95Y82     UUT2/BRAM_address_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X95Y82     UUT2/BRAM_address_reg[12]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X95Y82     UUT2/BRAM_address_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X95Y82     UUT2/BRAM_address_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X95Y82     UUT2/BRAM_address_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X95Y82     UUT2/BRAM_address_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X95Y82     UUT2/BRAM_address_reg[14]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X95Y82     UUT2/BRAM_address_reg[15]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X92Y82     UUT5/UUT5a/BRAM_addr_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X92Y82     UUT5/UUT5a/BRAM_addr_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X92Y83     UUT5/UUT5a/BRAM_addr_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X92Y83     UUT5/UUT5a/BRAM_addr_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X94Y81     UUT2/BRAM_address_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X94Y81     UUT2/BRAM_address_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X94Y81     UUT2/BRAM_address_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X94Y81     UUT2/BRAM_address_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X94Y81     UUT2/BRAM_address_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X93Y81     UUT5/UUT5a/BRAM_addr_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X93Y81     UUT5/UUT5a/BRAM_addr_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X93Y81     UUT5/UUT5a/BRAM_addr_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X93Y81     UUT5/UUT5a/BRAM_addr_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X93Y81     UUT5/UUT5a/BRAM_addr_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  Clk_250MHz_clockGen_clk_wiz_0_0
  To Clock:  Clk_250MHz_clockGen_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        2.252ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.173ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.252ns  (required time - arrival time)
  Source:                 UUT7/shiftEnable_reg/C
                            (rising edge-triggered cell FDCE clocked by Clk_250MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            UUT7/SR_TMDS_Blue_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by Clk_250MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             Clk_250MHz_clockGen_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (Clk_250MHz_clockGen_clk_wiz_0_0 rise@4.000ns - Clk_250MHz_clockGen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.733ns  (logic 0.524ns (30.239%)  route 1.209ns (69.761%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.800ns = ( 3.200 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.392ns
    Clock Pessimism Removal (CPR):    0.386ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_250MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.323     1.323 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.013     2.336    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.851    -3.515 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.694    -1.821    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_250MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.079    -1.742 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.350    -0.392    UUT7/CLK
    SLICE_X97Y84         FDCE                                         r  UUT7/shiftEnable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y84         FDCE (Prop_fdce_C_Q)         0.313    -0.079 r  UUT7/shiftEnable_reg/Q
                         net (fo=30, routed)          1.209     1.130    UUT7/shiftEnable
    SLICE_X96Y84         LUT3 (Prop_lut3_I1_O)        0.211     1.341 r  UUT7/SR_TMDS_Blue[2]_i_1/O
                         net (fo=1, routed)           0.000     1.341    UUT7/SR_TMDS_Blue[2]_i_1_n_0
    SLICE_X96Y84         FDCE                                         r  UUT7/SR_TMDS_Blue_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_250MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  SysClk (IN)
                         net (fo=0)                   0.000     4.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.256     5.256 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     6.172    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.794     0.378 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.542     1.921    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_250MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     1.993 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.207     3.200    UUT7/CLK
    SLICE_X96Y84         FDCE                                         r  UUT7/SR_TMDS_Blue_reg[2]/C
                         clock pessimism              0.386     3.586    
                         clock uncertainty           -0.065     3.520    
    SLICE_X96Y84         FDCE (Setup_fdce_C_D)        0.072     3.592    UUT7/SR_TMDS_Blue_reg[2]
  -------------------------------------------------------------------
                         required time                          3.592    
                         arrival time                          -1.341    
  -------------------------------------------------------------------
                         slack                                  2.252    

Slack (MET) :             2.254ns  (required time - arrival time)
  Source:                 UUT7/shiftEnable_reg/C
                            (rising edge-triggered cell FDCE clocked by Clk_250MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            UUT7/SR_TMDS_Blue_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by Clk_250MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             Clk_250MHz_clockGen_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (Clk_250MHz_clockGen_clk_wiz_0_0 rise@4.000ns - Clk_250MHz_clockGen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.727ns  (logic 0.524ns (30.334%)  route 1.203ns (69.666%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.800ns = ( 3.200 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.392ns
    Clock Pessimism Removal (CPR):    0.386ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_250MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.323     1.323 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.013     2.336    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.851    -3.515 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.694    -1.821    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_250MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.079    -1.742 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.350    -0.392    UUT7/CLK
    SLICE_X97Y84         FDCE                                         r  UUT7/shiftEnable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y84         FDCE (Prop_fdce_C_Q)         0.313    -0.079 r  UUT7/shiftEnable_reg/Q
                         net (fo=30, routed)          1.203     1.124    UUT7/shiftEnable
    SLICE_X96Y84         LUT3 (Prop_lut3_I1_O)        0.211     1.335 r  UUT7/SR_TMDS_Blue[0]_i_1/O
                         net (fo=1, routed)           0.000     1.335    UUT7/SR_TMDS_Blue[0]_i_1_n_0
    SLICE_X96Y84         FDCE                                         r  UUT7/SR_TMDS_Blue_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_250MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  SysClk (IN)
                         net (fo=0)                   0.000     4.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.256     5.256 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     6.172    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.794     0.378 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.542     1.921    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_250MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     1.993 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.207     3.200    UUT7/CLK
    SLICE_X96Y84         FDCE                                         r  UUT7/SR_TMDS_Blue_reg[0]/C
                         clock pessimism              0.386     3.586    
                         clock uncertainty           -0.065     3.520    
    SLICE_X96Y84         FDCE (Setup_fdce_C_D)        0.069     3.589    UUT7/SR_TMDS_Blue_reg[0]
  -------------------------------------------------------------------
                         required time                          3.589    
                         arrival time                          -1.335    
  -------------------------------------------------------------------
                         slack                                  2.254    

Slack (MET) :             2.267ns  (required time - arrival time)
  Source:                 UUT7/shiftEnable_reg/C
                            (rising edge-triggered cell FDCE clocked by Clk_250MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            UUT7/SR_TMDS_Blue_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by Clk_250MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             Clk_250MHz_clockGen_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (Clk_250MHz_clockGen_clk_wiz_0_0 rise@4.000ns - Clk_250MHz_clockGen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.743ns  (logic 0.540ns (30.973%)  route 1.203ns (69.027%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.800ns = ( 3.200 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.392ns
    Clock Pessimism Removal (CPR):    0.386ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_250MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.323     1.323 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.013     2.336    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.851    -3.515 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.694    -1.821    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_250MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.079    -1.742 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.350    -0.392    UUT7/CLK
    SLICE_X97Y84         FDCE                                         r  UUT7/shiftEnable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y84         FDCE (Prop_fdce_C_Q)         0.313    -0.079 r  UUT7/shiftEnable_reg/Q
                         net (fo=30, routed)          1.203     1.124    UUT7/shiftEnable
    SLICE_X96Y84         LUT3 (Prop_lut3_I1_O)        0.227     1.351 r  UUT7/SR_TMDS_Blue[1]_i_1/O
                         net (fo=1, routed)           0.000     1.351    UUT7/SR_TMDS_Blue[1]_i_1_n_0
    SLICE_X96Y84         FDCE                                         r  UUT7/SR_TMDS_Blue_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_250MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  SysClk (IN)
                         net (fo=0)                   0.000     4.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.256     5.256 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     6.172    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.794     0.378 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.542     1.921    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_250MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     1.993 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.207     3.200    UUT7/CLK
    SLICE_X96Y84         FDCE                                         r  UUT7/SR_TMDS_Blue_reg[1]/C
                         clock pessimism              0.386     3.586    
                         clock uncertainty           -0.065     3.520    
    SLICE_X96Y84         FDCE (Setup_fdce_C_D)        0.098     3.618    UUT7/SR_TMDS_Blue_reg[1]
  -------------------------------------------------------------------
                         required time                          3.618    
                         arrival time                          -1.351    
  -------------------------------------------------------------------
                         slack                                  2.267    

Slack (MET) :             2.277ns  (required time - arrival time)
  Source:                 UUT7/shiftEnable_reg/C
                            (rising edge-triggered cell FDCE clocked by Clk_250MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            UUT7/SR_TMDS_Blue_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by Clk_250MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             Clk_250MHz_clockGen_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (Clk_250MHz_clockGen_clk_wiz_0_0 rise@4.000ns - Clk_250MHz_clockGen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.734ns  (logic 0.525ns (30.280%)  route 1.209ns (69.720%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.800ns = ( 3.200 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.392ns
    Clock Pessimism Removal (CPR):    0.386ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_250MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.323     1.323 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.013     2.336    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.851    -3.515 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.694    -1.821    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_250MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.079    -1.742 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.350    -0.392    UUT7/CLK
    SLICE_X97Y84         FDCE                                         r  UUT7/shiftEnable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y84         FDCE (Prop_fdce_C_Q)         0.313    -0.079 r  UUT7/shiftEnable_reg/Q
                         net (fo=30, routed)          1.209     1.130    UUT7/shiftEnable
    SLICE_X96Y84         LUT3 (Prop_lut3_I1_O)        0.212     1.342 r  UUT7/SR_TMDS_Blue[4]_i_1/O
                         net (fo=1, routed)           0.000     1.342    UUT7/SR_TMDS_Blue[4]_i_1_n_0
    SLICE_X96Y84         FDCE                                         r  UUT7/SR_TMDS_Blue_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_250MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  SysClk (IN)
                         net (fo=0)                   0.000     4.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.256     5.256 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     6.172    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.794     0.378 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.542     1.921    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_250MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     1.993 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.207     3.200    UUT7/CLK
    SLICE_X96Y84         FDCE                                         r  UUT7/SR_TMDS_Blue_reg[4]/C
                         clock pessimism              0.386     3.586    
                         clock uncertainty           -0.065     3.520    
    SLICE_X96Y84         FDCE (Setup_fdce_C_D)        0.098     3.618    UUT7/SR_TMDS_Blue_reg[4]
  -------------------------------------------------------------------
                         required time                          3.618    
                         arrival time                          -1.342    
  -------------------------------------------------------------------
                         slack                                  2.277    

Slack (MET) :             2.350ns  (required time - arrival time)
  Source:                 UUT7/shiftEnable_reg/C
                            (rising edge-triggered cell FDCE clocked by Clk_250MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            UUT7/SR_TMDS_Blue_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by Clk_250MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             Clk_250MHz_clockGen_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (Clk_250MHz_clockGen_clk_wiz_0_0 rise@4.000ns - Clk_250MHz_clockGen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.631ns  (logic 0.524ns (32.127%)  route 1.107ns (67.873%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.800ns = ( 3.200 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.392ns
    Clock Pessimism Removal (CPR):    0.384ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_250MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.323     1.323 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.013     2.336    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.851    -3.515 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.694    -1.821    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_250MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.079    -1.742 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.350    -0.392    UUT7/CLK
    SLICE_X97Y84         FDCE                                         r  UUT7/shiftEnable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y84         FDCE (Prop_fdce_C_Q)         0.313    -0.079 r  UUT7/shiftEnable_reg/Q
                         net (fo=30, routed)          1.107     1.028    UUT7/shiftEnable
    SLICE_X96Y83         LUT3 (Prop_lut3_I1_O)        0.211     1.239 r  UUT7/SR_TMDS_Blue[8]_i_1/O
                         net (fo=1, routed)           0.000     1.239    UUT7/SR_TMDS_Blue[8]_i_1_n_0
    SLICE_X96Y83         FDCE                                         r  UUT7/SR_TMDS_Blue_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_250MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  SysClk (IN)
                         net (fo=0)                   0.000     4.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.256     5.256 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     6.172    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.794     0.378 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.542     1.921    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_250MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     1.993 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.207     3.200    UUT7/CLK
    SLICE_X96Y83         FDCE                                         r  UUT7/SR_TMDS_Blue_reg[8]/C
                         clock pessimism              0.384     3.584    
                         clock uncertainty           -0.065     3.518    
    SLICE_X96Y83         FDCE (Setup_fdce_C_D)        0.070     3.588    UUT7/SR_TMDS_Blue_reg[8]
  -------------------------------------------------------------------
                         required time                          3.588    
                         arrival time                          -1.239    
  -------------------------------------------------------------------
                         slack                                  2.350    

Slack (MET) :             2.375ns  (required time - arrival time)
  Source:                 UUT7/shiftEnable_reg/C
                            (rising edge-triggered cell FDCE clocked by Clk_250MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            UUT7/SR_TMDS_Green_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by Clk_250MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             Clk_250MHz_clockGen_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (Clk_250MHz_clockGen_clk_wiz_0_0 rise@4.000ns - Clk_250MHz_clockGen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.634ns  (logic 0.527ns (32.252%)  route 1.107ns (67.748%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.800ns = ( 3.200 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.392ns
    Clock Pessimism Removal (CPR):    0.384ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_250MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.323     1.323 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.013     2.336    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.851    -3.515 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.694    -1.821    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_250MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.079    -1.742 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.350    -0.392    UUT7/CLK
    SLICE_X97Y84         FDCE                                         r  UUT7/shiftEnable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y84         FDCE (Prop_fdce_C_Q)         0.313    -0.079 r  UUT7/shiftEnable_reg/Q
                         net (fo=30, routed)          1.107     1.028    UUT7/shiftEnable
    SLICE_X96Y83         LUT3 (Prop_lut3_I1_O)        0.214     1.242 r  UUT7/SR_TMDS_Green[8]_i_1/O
                         net (fo=1, routed)           0.000     1.242    UUT7/SR_TMDS_Green[8]_i_1_n_0
    SLICE_X96Y83         FDCE                                         r  UUT7/SR_TMDS_Green_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_250MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  SysClk (IN)
                         net (fo=0)                   0.000     4.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.256     5.256 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     6.172    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.794     0.378 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.542     1.921    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_250MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     1.993 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.207     3.200    UUT7/CLK
    SLICE_X96Y83         FDCE                                         r  UUT7/SR_TMDS_Green_reg[8]/C
                         clock pessimism              0.384     3.584    
                         clock uncertainty           -0.065     3.518    
    SLICE_X96Y83         FDCE (Setup_fdce_C_D)        0.098     3.616    UUT7/SR_TMDS_Green_reg[8]
  -------------------------------------------------------------------
                         required time                          3.616    
                         arrival time                          -1.242    
  -------------------------------------------------------------------
                         slack                                  2.375    

Slack (MET) :             2.377ns  (required time - arrival time)
  Source:                 UUT7/shiftEnable_reg/C
                            (rising edge-triggered cell FDCE clocked by Clk_250MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            UUT7/SR_TMDS_Blue_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by Clk_250MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             Clk_250MHz_clockGen_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (Clk_250MHz_clockGen_clk_wiz_0_0 rise@4.000ns - Clk_250MHz_clockGen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.606ns  (logic 0.524ns (32.633%)  route 1.082ns (67.367%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.800ns = ( 3.200 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.392ns
    Clock Pessimism Removal (CPR):    0.386ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_250MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.323     1.323 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.013     2.336    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.851    -3.515 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.694    -1.821    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_250MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.079    -1.742 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.350    -0.392    UUT7/CLK
    SLICE_X97Y84         FDCE                                         r  UUT7/shiftEnable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y84         FDCE (Prop_fdce_C_Q)         0.313    -0.079 r  UUT7/shiftEnable_reg/Q
                         net (fo=30, routed)          1.082     1.003    UUT7/shiftEnable
    SLICE_X96Y84         LUT3 (Prop_lut3_I1_O)        0.211     1.214 r  UUT7/SR_TMDS_Blue[3]_i_1/O
                         net (fo=1, routed)           0.000     1.214    UUT7/SR_TMDS_Blue[3]_i_1_n_0
    SLICE_X96Y84         FDCE                                         r  UUT7/SR_TMDS_Blue_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_250MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  SysClk (IN)
                         net (fo=0)                   0.000     4.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.256     5.256 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     6.172    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.794     0.378 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.542     1.921    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_250MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     1.993 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.207     3.200    UUT7/CLK
    SLICE_X96Y84         FDCE                                         r  UUT7/SR_TMDS_Blue_reg[3]/C
                         clock pessimism              0.386     3.586    
                         clock uncertainty           -0.065     3.520    
    SLICE_X96Y84         FDCE (Setup_fdce_C_D)        0.070     3.590    UUT7/SR_TMDS_Blue_reg[3]
  -------------------------------------------------------------------
                         required time                          3.590    
                         arrival time                          -1.214    
  -------------------------------------------------------------------
                         slack                                  2.377    

Slack (MET) :             2.398ns  (required time - arrival time)
  Source:                 UUT7/shiftEnable_reg/C
                            (rising edge-triggered cell FDCE clocked by Clk_250MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            UUT7/SR_TMDS_Red_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by Clk_250MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             Clk_250MHz_clockGen_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (Clk_250MHz_clockGen_clk_wiz_0_0 rise@4.000ns - Clk_250MHz_clockGen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.550ns  (logic 0.524ns (33.803%)  route 1.026ns (66.197%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.798ns = ( 3.202 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.392ns
    Clock Pessimism Removal (CPR):    0.350ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_250MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.323     1.323 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.013     2.336    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.851    -3.515 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.694    -1.821    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_250MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.079    -1.742 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.350    -0.392    UUT7/CLK
    SLICE_X97Y84         FDCE                                         r  UUT7/shiftEnable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y84         FDCE (Prop_fdce_C_Q)         0.313    -0.079 r  UUT7/shiftEnable_reg/Q
                         net (fo=30, routed)          1.026     0.947    UUT7/shiftEnable
    SLICE_X98Y85         LUT3 (Prop_lut3_I1_O)        0.211     1.158 r  UUT7/SR_TMDS_Red[6]_i_1/O
                         net (fo=1, routed)           0.000     1.158    UUT7/SR_TMDS_Red[6]_i_1_n_0
    SLICE_X98Y85         FDCE                                         r  UUT7/SR_TMDS_Red_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_250MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  SysClk (IN)
                         net (fo=0)                   0.000     4.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.256     5.256 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     6.172    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.794     0.378 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.542     1.921    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_250MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     1.993 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.209     3.202    UUT7/CLK
    SLICE_X98Y85         FDCE                                         r  UUT7/SR_TMDS_Red_reg[6]/C
                         clock pessimism              0.350     3.552    
                         clock uncertainty           -0.065     3.486    
    SLICE_X98Y85         FDCE (Setup_fdce_C_D)        0.070     3.556    UUT7/SR_TMDS_Red_reg[6]
  -------------------------------------------------------------------
                         required time                          3.556    
                         arrival time                          -1.158    
  -------------------------------------------------------------------
                         slack                                  2.398    

Slack (MET) :             2.402ns  (required time - arrival time)
  Source:                 UUT7/shiftEnable_reg/C
                            (rising edge-triggered cell FDCE clocked by Clk_250MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            UUT7/SR_TMDS_Blue_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by Clk_250MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             Clk_250MHz_clockGen_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (Clk_250MHz_clockGen_clk_wiz_0_0 rise@4.000ns - Clk_250MHz_clockGen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.609ns  (logic 0.527ns (32.759%)  route 1.082ns (67.241%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.800ns = ( 3.200 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.392ns
    Clock Pessimism Removal (CPR):    0.386ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_250MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.323     1.323 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.013     2.336    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.851    -3.515 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.694    -1.821    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_250MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.079    -1.742 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.350    -0.392    UUT7/CLK
    SLICE_X97Y84         FDCE                                         r  UUT7/shiftEnable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y84         FDCE (Prop_fdce_C_Q)         0.313    -0.079 r  UUT7/shiftEnable_reg/Q
                         net (fo=30, routed)          1.082     1.003    UUT7/shiftEnable
    SLICE_X96Y84         LUT3 (Prop_lut3_I1_O)        0.214     1.217 r  UUT7/SR_TMDS_Blue[5]_i_1/O
                         net (fo=1, routed)           0.000     1.217    UUT7/SR_TMDS_Blue[5]_i_1_n_0
    SLICE_X96Y84         FDCE                                         r  UUT7/SR_TMDS_Blue_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_250MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  SysClk (IN)
                         net (fo=0)                   0.000     4.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.256     5.256 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     6.172    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.794     0.378 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.542     1.921    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_250MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     1.993 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.207     3.200    UUT7/CLK
    SLICE_X96Y84         FDCE                                         r  UUT7/SR_TMDS_Blue_reg[5]/C
                         clock pessimism              0.386     3.586    
                         clock uncertainty           -0.065     3.520    
    SLICE_X96Y84         FDCE (Setup_fdce_C_D)        0.098     3.618    UUT7/SR_TMDS_Blue_reg[5]
  -------------------------------------------------------------------
                         required time                          3.618    
                         arrival time                          -1.217    
  -------------------------------------------------------------------
                         slack                                  2.402    

Slack (MET) :             2.420ns  (required time - arrival time)
  Source:                 UUT7/shiftEnable_reg/C
                            (rising edge-triggered cell FDCE clocked by Clk_250MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            UUT7/SR_TMDS_Red_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by Clk_250MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             Clk_250MHz_clockGen_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (Clk_250MHz_clockGen_clk_wiz_0_0 rise@4.000ns - Clk_250MHz_clockGen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.556ns  (logic 0.530ns (34.058%)  route 1.026ns (65.942%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.798ns = ( 3.202 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.392ns
    Clock Pessimism Removal (CPR):    0.350ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_250MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.323     1.323 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.013     2.336    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.851    -3.515 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.694    -1.821    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_250MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.079    -1.742 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.350    -0.392    UUT7/CLK
    SLICE_X97Y84         FDCE                                         r  UUT7/shiftEnable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y84         FDCE (Prop_fdce_C_Q)         0.313    -0.079 r  UUT7/shiftEnable_reg/Q
                         net (fo=30, routed)          1.026     0.947    UUT7/shiftEnable
    SLICE_X98Y85         LUT3 (Prop_lut3_I1_O)        0.217     1.164 r  UUT7/SR_TMDS_Red[7]_i_1/O
                         net (fo=1, routed)           0.000     1.164    UUT7/SR_TMDS_Red[7]_i_1_n_0
    SLICE_X98Y85         FDCE                                         r  UUT7/SR_TMDS_Red_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_250MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  SysClk (IN)
                         net (fo=0)                   0.000     4.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.256     5.256 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     6.172    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.794     0.378 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.542     1.921    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_250MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     1.993 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.209     3.202    UUT7/CLK
    SLICE_X98Y85         FDCE                                         r  UUT7/SR_TMDS_Red_reg[7]/C
                         clock pessimism              0.350     3.552    
                         clock uncertainty           -0.065     3.486    
    SLICE_X98Y85         FDCE (Setup_fdce_C_D)        0.098     3.584    UUT7/SR_TMDS_Red_reg[7]
  -------------------------------------------------------------------
                         required time                          3.584    
                         arrival time                          -1.164    
  -------------------------------------------------------------------
                         slack                                  2.420    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 UUT7/SR_TMDS_Red_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by Clk_250MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            UUT7/SR_TMDS_Red_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by Clk_250MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             Clk_250MHz_clockGen_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_250MHz_clockGen_clk_wiz_0_0 rise@0.000ns - Clk_250MHz_clockGen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.212ns (72.353%)  route 0.081ns (27.647%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_250MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.930 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.233    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_250MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.604    -0.604    UUT7/CLK
    SLICE_X98Y85         FDCE                                         r  UUT7/SR_TMDS_Red_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y85         FDCE (Prop_fdce_C_Q)         0.164    -0.440 r  UUT7/SR_TMDS_Red_reg[2]/Q
                         net (fo=1, routed)           0.081    -0.358    UUT7/SR_TMDS_Red_reg_n_0_[2]
    SLICE_X99Y85         LUT3 (Prop_lut3_I2_O)        0.048    -0.310 r  UUT7/SR_TMDS_Red[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.310    UUT7/SR_TMDS_Red[1]_i_1_n_0
    SLICE_X99Y85         FDCE                                         r  UUT7/SR_TMDS_Red_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_250MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.496 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.744    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_250MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.873    -0.842    UUT7/CLK
    SLICE_X99Y85         FDCE                                         r  UUT7/SR_TMDS_Red_reg[1]/C
                         clock pessimism              0.252    -0.591    
    SLICE_X99Y85         FDCE (Hold_fdce_C_D)         0.107    -0.484    UUT7/SR_TMDS_Red_reg[1]
  -------------------------------------------------------------------
                         required time                          0.484    
                         arrival time                          -0.310    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 UUT7/SR_TMDS_Blue_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by Clk_250MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            UUT7/SR_TMDS_Blue_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by Clk_250MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             Clk_250MHz_clockGen_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_250MHz_clockGen_clk_wiz_0_0 rise@0.000ns - Clk_250MHz_clockGen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.249ns (73.342%)  route 0.091ns (26.658%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_250MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.930 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.233    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_250MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.603    -0.605    UUT7/CLK
    SLICE_X96Y84         FDCE                                         r  UUT7/SR_TMDS_Blue_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y84         FDCE (Prop_fdce_C_Q)         0.148    -0.457 r  UUT7/SR_TMDS_Blue_reg[5]/Q
                         net (fo=1, routed)           0.091    -0.366    UUT7/SR_TMDS_Blue_reg_n_0_[5]
    SLICE_X96Y84         LUT3 (Prop_lut3_I2_O)        0.101    -0.265 r  UUT7/SR_TMDS_Blue[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.265    UUT7/SR_TMDS_Blue[4]_i_1_n_0
    SLICE_X96Y84         FDCE                                         r  UUT7/SR_TMDS_Blue_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_250MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.496 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.744    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_250MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.871    -0.844    UUT7/CLK
    SLICE_X96Y84         FDCE                                         r  UUT7/SR_TMDS_Blue_reg[4]/C
                         clock pessimism              0.240    -0.605    
    SLICE_X96Y84         FDCE (Hold_fdce_C_D)         0.131    -0.474    UUT7/SR_TMDS_Blue_reg[4]
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                          -0.265    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 UUT7/SR_TMDS_Blue_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by Clk_250MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            UUT7/SR_TMDS_Blue_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by Clk_250MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             Clk_250MHz_clockGen_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_250MHz_clockGen_clk_wiz_0_0 rise@0.000ns - Clk_250MHz_clockGen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.247ns (73.513%)  route 0.089ns (26.487%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_250MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.930 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.233    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_250MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.603    -0.605    UUT7/CLK
    SLICE_X96Y84         FDCE                                         r  UUT7/SR_TMDS_Blue_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y84         FDCE (Prop_fdce_C_Q)         0.148    -0.457 r  UUT7/SR_TMDS_Blue_reg[4]/Q
                         net (fo=1, routed)           0.089    -0.368    UUT7/SR_TMDS_Blue_reg_n_0_[4]
    SLICE_X96Y84         LUT3 (Prop_lut3_I2_O)        0.099    -0.269 r  UUT7/SR_TMDS_Blue[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.269    UUT7/SR_TMDS_Blue[3]_i_1_n_0
    SLICE_X96Y84         FDCE                                         r  UUT7/SR_TMDS_Blue_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_250MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.496 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.744    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_250MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.871    -0.844    UUT7/CLK
    SLICE_X96Y84         FDCE                                         r  UUT7/SR_TMDS_Blue_reg[3]/C
                         clock pessimism              0.240    -0.605    
    SLICE_X96Y84         FDCE (Hold_fdce_C_D)         0.121    -0.484    UUT7/SR_TMDS_Blue_reg[3]
  -------------------------------------------------------------------
                         required time                          0.484    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 UUT7/SR_TMDS_Blue_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by Clk_250MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            UUT7/SR_TMDS_Blue_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by Clk_250MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             Clk_250MHz_clockGen_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_250MHz_clockGen_clk_wiz_0_0 rise@0.000ns - Clk_250MHz_clockGen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.247ns (73.513%)  route 0.089ns (26.487%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_250MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.930 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.233    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_250MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.602    -0.606    UUT7/CLK
    SLICE_X96Y83         FDCE                                         r  UUT7/SR_TMDS_Blue_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y83         FDCE (Prop_fdce_C_Q)         0.148    -0.458 r  UUT7/SR_TMDS_Blue_reg[9]/Q
                         net (fo=1, routed)           0.089    -0.369    UUT7/SR_TMDS_Blue_reg_n_0_[9]
    SLICE_X96Y83         LUT3 (Prop_lut3_I2_O)        0.099    -0.270 r  UUT7/SR_TMDS_Blue[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.270    UUT7/SR_TMDS_Blue[8]_i_1_n_0
    SLICE_X96Y83         FDCE                                         r  UUT7/SR_TMDS_Blue_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_250MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.496 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.744    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_250MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.870    -0.845    UUT7/CLK
    SLICE_X96Y83         FDCE                                         r  UUT7/SR_TMDS_Blue_reg[8]/C
                         clock pessimism              0.240    -0.606    
    SLICE_X96Y83         FDCE (Hold_fdce_C_D)         0.121    -0.485    UUT7/SR_TMDS_Blue_reg[8]
  -------------------------------------------------------------------
                         required time                          0.485    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 UUT7/SR_TMDS_Green_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by Clk_250MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            UUT7/SR_TMDS_Green_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by Clk_250MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             Clk_250MHz_clockGen_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_250MHz_clockGen_clk_wiz_0_0 rise@0.000ns - Clk_250MHz_clockGen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.247ns (73.513%)  route 0.089ns (26.487%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_250MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.930 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.233    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_250MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.603    -0.605    UUT7/CLK
    SLICE_X100Y83        FDCE                                         r  UUT7/SR_TMDS_Green_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y83        FDCE (Prop_fdce_C_Q)         0.148    -0.457 r  UUT7/SR_TMDS_Green_reg[4]/Q
                         net (fo=1, routed)           0.089    -0.368    UUT7/SR_TMDS_Green_reg_n_0_[4]
    SLICE_X100Y83        LUT3 (Prop_lut3_I2_O)        0.099    -0.269 r  UUT7/SR_TMDS_Green[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.269    UUT7/SR_TMDS_Green[3]_i_1_n_0
    SLICE_X100Y83        FDCE                                         r  UUT7/SR_TMDS_Green_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_250MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.496 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.744    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_250MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.871    -0.844    UUT7/CLK
    SLICE_X100Y83        FDCE                                         r  UUT7/SR_TMDS_Green_reg[3]/C
                         clock pessimism              0.240    -0.605    
    SLICE_X100Y83        FDCE (Hold_fdce_C_D)         0.121    -0.484    UUT7/SR_TMDS_Green_reg[3]
  -------------------------------------------------------------------
                         required time                          0.484    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 UUT7/SR_TMDS_Red_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by Clk_250MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            UUT7/SR_TMDS_Red_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by Clk_250MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             Clk_250MHz_clockGen_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_250MHz_clockGen_clk_wiz_0_0 rise@0.000ns - Clk_250MHz_clockGen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.212ns (59.308%)  route 0.145ns (40.692%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_250MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.930 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.233    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_250MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.604    -0.604    UUT7/CLK
    SLICE_X98Y85         FDCE                                         r  UUT7/SR_TMDS_Red_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y85         FDCE (Prop_fdce_C_Q)         0.164    -0.440 r  UUT7/SR_TMDS_Red_reg[6]/Q
                         net (fo=1, routed)           0.145    -0.294    UUT7/SR_TMDS_Red_reg_n_0_[6]
    SLICE_X98Y85         LUT3 (Prop_lut3_I2_O)        0.048    -0.246 r  UUT7/SR_TMDS_Red[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.246    UUT7/SR_TMDS_Red[5]_i_1_n_0
    SLICE_X98Y85         FDCE                                         r  UUT7/SR_TMDS_Red_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_250MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.496 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.744    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_250MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.873    -0.842    UUT7/CLK
    SLICE_X98Y85         FDCE                                         r  UUT7/SR_TMDS_Red_reg[5]/C
                         clock pessimism              0.239    -0.604    
    SLICE_X98Y85         FDCE (Hold_fdce_C_D)         0.131    -0.473    UUT7/SR_TMDS_Red_reg[5]
  -------------------------------------------------------------------
                         required time                          0.473    
                         arrival time                          -0.246    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 UUT7/SR_TMDS_Green_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by Clk_250MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            UUT7/SR_TMDS_Green_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by Clk_250MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             Clk_250MHz_clockGen_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_250MHz_clockGen_clk_wiz_0_0 rise@0.000ns - Clk_250MHz_clockGen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.207ns (56.249%)  route 0.161ns (43.751%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_250MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.930 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.233    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_250MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.603    -0.605    UUT7/CLK
    SLICE_X100Y83        FDCE                                         r  UUT7/SR_TMDS_Green_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y83        FDCE (Prop_fdce_C_Q)         0.164    -0.441 r  UUT7/SR_TMDS_Green_reg[6]/Q
                         net (fo=1, routed)           0.161    -0.279    UUT7/SR_TMDS_Green_reg_n_0_[6]
    SLICE_X100Y83        LUT3 (Prop_lut3_I2_O)        0.043    -0.236 r  UUT7/SR_TMDS_Green[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.236    UUT7/SR_TMDS_Green[5]_i_1_n_0
    SLICE_X100Y83        FDCE                                         r  UUT7/SR_TMDS_Green_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_250MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.496 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.744    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_250MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.871    -0.844    UUT7/CLK
    SLICE_X100Y83        FDCE                                         r  UUT7/SR_TMDS_Green_reg[5]/C
                         clock pessimism              0.240    -0.605    
    SLICE_X100Y83        FDCE (Hold_fdce_C_D)         0.131    -0.474    UUT7/SR_TMDS_Green_reg[5]
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 UUT7/SR_TMDS_Red_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by Clk_250MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            UUT7/SR_TMDS_Red_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by Clk_250MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             Clk_250MHz_clockGen_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_250MHz_clockGen_clk_wiz_0_0 rise@0.000ns - Clk_250MHz_clockGen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.207ns (56.249%)  route 0.161ns (43.751%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_250MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.930 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.233    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_250MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.604    -0.604    UUT7/CLK
    SLICE_X98Y85         FDCE                                         r  UUT7/SR_TMDS_Red_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y85         FDCE (Prop_fdce_C_Q)         0.164    -0.440 r  UUT7/SR_TMDS_Red_reg[8]/Q
                         net (fo=1, routed)           0.161    -0.278    UUT7/SR_TMDS_Red_reg_n_0_[8]
    SLICE_X98Y85         LUT3 (Prop_lut3_I2_O)        0.043    -0.235 r  UUT7/SR_TMDS_Red[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.235    UUT7/SR_TMDS_Red[7]_i_1_n_0
    SLICE_X98Y85         FDCE                                         r  UUT7/SR_TMDS_Red_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_250MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.496 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.744    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_250MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.873    -0.842    UUT7/CLK
    SLICE_X98Y85         FDCE                                         r  UUT7/SR_TMDS_Red_reg[7]/C
                         clock pessimism              0.239    -0.604    
    SLICE_X98Y85         FDCE (Hold_fdce_C_D)         0.131    -0.473    UUT7/SR_TMDS_Red_reg[7]
  -------------------------------------------------------------------
                         required time                          0.473    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 UUT7/TMDS_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by Clk_250MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            UUT7/TMDS_counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by Clk_250MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             Clk_250MHz_clockGen_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_250MHz_clockGen_clk_wiz_0_0 rise@0.000ns - Clk_250MHz_clockGen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.183ns (52.584%)  route 0.165ns (47.416%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_250MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.930 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.233    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_250MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.603    -0.605    UUT7/CLK
    SLICE_X97Y84         FDCE                                         r  UUT7/TMDS_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y84         FDCE (Prop_fdce_C_Q)         0.141    -0.464 r  UUT7/TMDS_counter_reg[1]/Q
                         net (fo=4, routed)           0.165    -0.298    UUT7/TMDS_counter[1]
    SLICE_X97Y84         LUT4 (Prop_lut4_I1_O)        0.042    -0.256 r  UUT7/TMDS_counter[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.256    UUT7/TMDS_counter[3]_i_1_n_0
    SLICE_X97Y84         FDCE                                         r  UUT7/TMDS_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_250MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.496 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.744    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_250MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.871    -0.844    UUT7/CLK
    SLICE_X97Y84         FDCE                                         r  UUT7/TMDS_counter_reg[3]/C
                         clock pessimism              0.240    -0.605    
    SLICE_X97Y84         FDCE (Hold_fdce_C_D)         0.107    -0.498    UUT7/TMDS_counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.498    
                         arrival time                          -0.256    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 UUT7/TMDS_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by Clk_250MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            UUT7/shiftEnable_reg/D
                            (rising edge-triggered cell FDCE clocked by Clk_250MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             Clk_250MHz_clockGen_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_250MHz_clockGen_clk_wiz_0_0 rise@0.000ns - Clk_250MHz_clockGen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.184ns (52.420%)  route 0.167ns (47.580%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_250MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.930 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.233    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_250MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.603    -0.605    UUT7/CLK
    SLICE_X97Y84         FDCE                                         r  UUT7/TMDS_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y84         FDCE (Prop_fdce_C_Q)         0.141    -0.464 f  UUT7/TMDS_counter_reg[1]/Q
                         net (fo=4, routed)           0.167    -0.296    UUT7/TMDS_counter[1]
    SLICE_X97Y84         LUT4 (Prop_lut4_I1_O)        0.043    -0.253 r  UUT7/shiftEnable0/O
                         net (fo=1, routed)           0.000    -0.253    UUT7/shiftEnable0_n_0
    SLICE_X97Y84         FDCE                                         r  UUT7/shiftEnable_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_250MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.496 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.744    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_250MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.871    -0.844    UUT7/CLK
    SLICE_X97Y84         FDCE                                         r  UUT7/shiftEnable_reg/C
                         clock pessimism              0.240    -0.605    
    SLICE_X97Y84         FDCE (Hold_fdce_C_D)         0.107    -0.498    UUT7/shiftEnable_reg
  -------------------------------------------------------------------
                         required time                          0.498    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.244    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         Clk_250MHz_clockGen_clk_wiz_0_0
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.592         4.000       2.408      BUFGCTRL_X0Y18   CLKGEN/clockGen_i/clk_wiz_0/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         4.000       2.751      MMCME2_ADV_X1Y2  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDCE/C              n/a            1.000         4.000       3.000      SLICE_X96Y84     UUT7/SR_TMDS_Blue_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         4.000       3.000      SLICE_X96Y84     UUT7/SR_TMDS_Blue_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         4.000       3.000      SLICE_X96Y84     UUT7/SR_TMDS_Blue_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         4.000       3.000      SLICE_X96Y84     UUT7/SR_TMDS_Blue_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         4.000       3.000      SLICE_X96Y84     UUT7/SR_TMDS_Blue_reg[4]/C
Min Period        n/a     FDCE/C              n/a            1.000         4.000       3.000      SLICE_X96Y84     UUT7/SR_TMDS_Blue_reg[5]/C
Min Period        n/a     FDCE/C              n/a            1.000         4.000       3.000      SLICE_X96Y83     UUT7/SR_TMDS_Blue_reg[6]/C
Min Period        n/a     FDCE/C              n/a            1.000         4.000       3.000      SLICE_X96Y83     UUT7/SR_TMDS_Blue_reg[7]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       4.000       209.360    MMCME2_ADV_X1Y2  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDCE/C              n/a            0.500         2.000       1.500      SLICE_X96Y84     UUT7/SR_TMDS_Blue_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         2.000       1.500      SLICE_X96Y84     UUT7/SR_TMDS_Blue_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         2.000       1.500      SLICE_X96Y84     UUT7/SR_TMDS_Blue_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         2.000       1.500      SLICE_X96Y84     UUT7/SR_TMDS_Blue_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         2.000       1.500      SLICE_X96Y84     UUT7/SR_TMDS_Blue_reg[4]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         2.000       1.500      SLICE_X96Y84     UUT7/SR_TMDS_Blue_reg[5]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         2.000       1.500      SLICE_X96Y83     UUT7/SR_TMDS_Blue_reg[6]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         2.000       1.500      SLICE_X96Y83     UUT7/SR_TMDS_Blue_reg[7]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         2.000       1.500      SLICE_X96Y83     UUT7/SR_TMDS_Blue_reg[8]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         2.000       1.500      SLICE_X96Y83     UUT7/SR_TMDS_Blue_reg[9]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         2.000       1.500      SLICE_X96Y84     UUT7/SR_TMDS_Blue_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         2.000       1.500      SLICE_X96Y84     UUT7/SR_TMDS_Blue_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         2.000       1.500      SLICE_X96Y84     UUT7/SR_TMDS_Blue_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         2.000       1.500      SLICE_X96Y84     UUT7/SR_TMDS_Blue_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         2.000       1.500      SLICE_X96Y84     UUT7/SR_TMDS_Blue_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         2.000       1.500      SLICE_X96Y84     UUT7/SR_TMDS_Blue_reg[5]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         2.000       1.500      SLICE_X96Y83     UUT7/SR_TMDS_Blue_reg[6]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         2.000       1.500      SLICE_X96Y83     UUT7/SR_TMDS_Blue_reg[7]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         2.000       1.500      SLICE_X96Y83     UUT7/SR_TMDS_Blue_reg[8]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         2.000       1.500      SLICE_X96Y83     UUT7/SR_TMDS_Blue_reg[9]/C



---------------------------------------------------------------------------------------------------
From Clock:  Clk_25MHz_clockGen_clk_wiz_0_0
  To Clock:  Clk_25MHz_clockGen_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       35.980ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.161ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.980ns  (required time - arrival time)
  Source:                 UUT4/CounterX_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by Clk_25MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT4/ReadCounterX_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by Clk_25MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             Clk_25MHz_clockGen_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (Clk_25MHz_clockGen_clk_wiz_0_0 rise@40.000ns - Clk_25MHz_clockGen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.724ns  (logic 0.957ns (25.695%)  route 2.767ns (74.305%))
  Logic Levels:           4  (LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.801ns = ( 39.199 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.393ns
    Clock Pessimism Removal (CPR):    0.350ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_25MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.323     1.323 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.013     2.336    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.851    -3.515 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.694    -1.821    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_25MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079    -1.742 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=62, routed)          1.349    -0.393    UUT4/CLK
    SLICE_X98Y83         FDCE                                         r  UUT4/CounterX_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y83         FDCE (Prop_fdce_C_Q)         0.393    -0.000 f  UUT4/CounterX_reg[4]/Q
                         net (fo=5, routed)           0.865     0.865    UUT4/CounterX[4]
    SLICE_X98Y83         LUT5 (Prop_lut5_I4_O)        0.097     0.962 r  UUT4/CounterX[9]_i_2/O
                         net (fo=6, routed)           0.428     1.390    UUT4/CounterX[9]_i_2_n_0
    SLICE_X99Y83         LUT6 (Prop_lut6_I5_O)        0.097     1.487 r  UUT4/CounterX[4]_i_2/O
                         net (fo=8, routed)           0.734     2.221    UUT4/CounterX_reg[7]_0
    SLICE_X97Y82         LUT2 (Prop_lut2_I1_O)        0.113     2.334 r  UUT4/ReadCounterX[9]_i_3/O
                         net (fo=9, routed)           0.499     2.833    UUT4/ReadCounterX[9]_i_3_n_0
    SLICE_X94Y82         LUT5 (Prop_lut5_I0_O)        0.257     3.090 r  UUT4/ReadCounterX[7]_i_1/O
                         net (fo=1, routed)           0.242     3.331    UUT4/ReadCounterX[7]_i_1_n_0
    SLICE_X94Y82         FDCE                                         r  UUT4/ReadCounterX_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_25MHz_clockGen_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  SysClk (IN)
                         net (fo=0)                   0.000    40.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.256    41.256 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.172    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.794    36.378 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.542    37.921    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_25MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    37.993 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=62, routed)          1.206    39.199    UUT4/CLK
    SLICE_X94Y82         FDCE                                         r  UUT4/ReadCounterX_reg[7]/C
                         clock pessimism              0.350    39.549    
                         clock uncertainty           -0.095    39.454    
    SLICE_X94Y82         FDCE (Setup_fdce_C_D)       -0.143    39.311    UUT4/ReadCounterX_reg[7]
  -------------------------------------------------------------------
                         required time                         39.311    
                         arrival time                          -3.331    
  -------------------------------------------------------------------
                         slack                                 35.980    

Slack (MET) :             36.166ns  (required time - arrival time)
  Source:                 UUT4/CounterX_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by Clk_25MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT4/ReadCounterX_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by Clk_25MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             Clk_25MHz_clockGen_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (Clk_25MHz_clockGen_clk_wiz_0_0 rise@40.000ns - Clk_25MHz_clockGen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.710ns  (logic 0.939ns (25.309%)  route 2.771ns (74.691%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.802ns = ( 39.198 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.393ns
    Clock Pessimism Removal (CPR):    0.350ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_25MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.323     1.323 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.013     2.336    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.851    -3.515 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.694    -1.821    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_25MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079    -1.742 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=62, routed)          1.349    -0.393    UUT4/CLK
    SLICE_X98Y83         FDCE                                         r  UUT4/CounterX_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y83         FDCE (Prop_fdce_C_Q)         0.393    -0.000 f  UUT4/CounterX_reg[4]/Q
                         net (fo=5, routed)           0.865     0.865    UUT4/CounterX[4]
    SLICE_X98Y83         LUT5 (Prop_lut5_I4_O)        0.097     0.962 r  UUT4/CounterX[9]_i_2/O
                         net (fo=6, routed)           0.428     1.390    UUT4/CounterX[9]_i_2_n_0
    SLICE_X99Y83         LUT6 (Prop_lut6_I5_O)        0.097     1.487 r  UUT4/CounterX[4]_i_2/O
                         net (fo=8, routed)           0.734     2.221    UUT4/CounterX_reg[7]_0
    SLICE_X97Y82         LUT2 (Prop_lut2_I1_O)        0.113     2.334 r  UUT4/ReadCounterX[9]_i_3/O
                         net (fo=9, routed)           0.744     3.078    UUT4/ReadCounterX[9]_i_3_n_0
    SLICE_X97Y81         LUT4 (Prop_lut4_I0_O)        0.239     3.317 r  UUT4/ReadCounterX[5]_i_1/O
                         net (fo=1, routed)           0.000     3.317    UUT4/ReadCounterX[5]_i_1_n_0
    SLICE_X97Y81         FDCE                                         r  UUT4/ReadCounterX_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_25MHz_clockGen_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  SysClk (IN)
                         net (fo=0)                   0.000    40.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.256    41.256 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.172    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.794    36.378 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.542    37.921    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_25MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    37.993 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=62, routed)          1.205    39.198    UUT4/CLK
    SLICE_X97Y81         FDCE                                         r  UUT4/ReadCounterX_reg[5]/C
                         clock pessimism              0.350    39.548    
                         clock uncertainty           -0.095    39.453    
    SLICE_X97Y81         FDCE (Setup_fdce_C_D)        0.030    39.483    UUT4/ReadCounterX_reg[5]
  -------------------------------------------------------------------
                         required time                         39.483    
                         arrival time                          -3.317    
  -------------------------------------------------------------------
                         slack                                 36.166    

Slack (MET) :             36.196ns  (required time - arrival time)
  Source:                 UUT4/CounterX_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by Clk_25MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT4/ReadCounterX_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by Clk_25MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             Clk_25MHz_clockGen_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (Clk_25MHz_clockGen_clk_wiz_0_0 rise@40.000ns - Clk_25MHz_clockGen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.721ns  (logic 0.939ns (25.235%)  route 2.782ns (74.765%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.803ns = ( 39.197 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.393ns
    Clock Pessimism Removal (CPR):    0.350ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_25MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.323     1.323 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.013     2.336    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.851    -3.515 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.694    -1.821    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_25MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079    -1.742 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=62, routed)          1.349    -0.393    UUT4/CLK
    SLICE_X98Y83         FDCE                                         r  UUT4/CounterX_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y83         FDCE (Prop_fdce_C_Q)         0.393    -0.000 f  UUT4/CounterX_reg[4]/Q
                         net (fo=5, routed)           0.865     0.865    UUT4/CounterX[4]
    SLICE_X98Y83         LUT5 (Prop_lut5_I4_O)        0.097     0.962 r  UUT4/CounterX[9]_i_2/O
                         net (fo=6, routed)           0.428     1.390    UUT4/CounterX[9]_i_2_n_0
    SLICE_X99Y83         LUT6 (Prop_lut6_I5_O)        0.097     1.487 r  UUT4/CounterX[4]_i_2/O
                         net (fo=8, routed)           0.734     2.221    UUT4/CounterX_reg[7]_0
    SLICE_X97Y82         LUT2 (Prop_lut2_I1_O)        0.113     2.334 r  UUT4/ReadCounterX[9]_i_3/O
                         net (fo=9, routed)           0.755     3.089    UUT4/ReadCounterX[9]_i_3_n_0
    SLICE_X96Y80         LUT4 (Prop_lut4_I0_O)        0.239     3.328 r  UUT4/ReadCounterX[2]_i_1/O
                         net (fo=1, routed)           0.000     3.328    UUT4/ReadCounterX[2]_i_1_n_0
    SLICE_X96Y80         FDCE                                         r  UUT4/ReadCounterX_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_25MHz_clockGen_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  SysClk (IN)
                         net (fo=0)                   0.000    40.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.256    41.256 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.172    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.794    36.378 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.542    37.921    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_25MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    37.993 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=62, routed)          1.204    39.197    UUT4/CLK
    SLICE_X96Y80         FDCE                                         r  UUT4/ReadCounterX_reg[2]/C
                         clock pessimism              0.350    39.547    
                         clock uncertainty           -0.095    39.452    
    SLICE_X96Y80         FDCE (Setup_fdce_C_D)        0.072    39.524    UUT4/ReadCounterX_reg[2]
  -------------------------------------------------------------------
                         required time                         39.524    
                         arrival time                          -3.328    
  -------------------------------------------------------------------
                         slack                                 36.196    

Slack (MET) :             36.200ns  (required time - arrival time)
  Source:                 UUT4/CounterX_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by Clk_25MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT4/ReadCounterX_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by Clk_25MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             Clk_25MHz_clockGen_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (Clk_25MHz_clockGen_clk_wiz_0_0 rise@40.000ns - Clk_25MHz_clockGen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.710ns  (logic 0.939ns (25.309%)  route 2.771ns (74.691%))
  Logic Levels:           4  (LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.802ns = ( 39.198 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.393ns
    Clock Pessimism Removal (CPR):    0.350ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_25MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.323     1.323 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.013     2.336    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.851    -3.515 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.694    -1.821    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_25MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079    -1.742 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=62, routed)          1.349    -0.393    UUT4/CLK
    SLICE_X98Y83         FDCE                                         r  UUT4/CounterX_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y83         FDCE (Prop_fdce_C_Q)         0.393    -0.000 f  UUT4/CounterX_reg[4]/Q
                         net (fo=5, routed)           0.865     0.865    UUT4/CounterX[4]
    SLICE_X98Y83         LUT5 (Prop_lut5_I4_O)        0.097     0.962 r  UUT4/CounterX[9]_i_2/O
                         net (fo=6, routed)           0.428     1.390    UUT4/CounterX[9]_i_2_n_0
    SLICE_X99Y83         LUT6 (Prop_lut6_I5_O)        0.097     1.487 r  UUT4/CounterX[4]_i_2/O
                         net (fo=8, routed)           0.734     2.221    UUT4/CounterX_reg[7]_0
    SLICE_X97Y82         LUT2 (Prop_lut2_I1_O)        0.113     2.334 r  UUT4/ReadCounterX[9]_i_3/O
                         net (fo=9, routed)           0.744     3.078    UUT4/ReadCounterX[9]_i_3_n_0
    SLICE_X97Y81         LUT5 (Prop_lut5_I0_O)        0.239     3.317 r  UUT4/ReadCounterX[6]_i_1/O
                         net (fo=1, routed)           0.000     3.317    UUT4/ReadCounterX[6]_i_1_n_0
    SLICE_X97Y81         FDCE                                         r  UUT4/ReadCounterX_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_25MHz_clockGen_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  SysClk (IN)
                         net (fo=0)                   0.000    40.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.256    41.256 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.172    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.794    36.378 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.542    37.921    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_25MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    37.993 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=62, routed)          1.205    39.198    UUT4/CLK
    SLICE_X97Y81         FDCE                                         r  UUT4/ReadCounterX_reg[6]/C
                         clock pessimism              0.350    39.548    
                         clock uncertainty           -0.095    39.453    
    SLICE_X97Y81         FDCE (Setup_fdce_C_D)        0.064    39.517    UUT4/ReadCounterX_reg[6]
  -------------------------------------------------------------------
                         required time                         39.517    
                         arrival time                          -3.317    
  -------------------------------------------------------------------
                         slack                                 36.200    

Slack (MET) :             36.216ns  (required time - arrival time)
  Source:                 UUT4/CounterX_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by Clk_25MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT4/ReadCounterX_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by Clk_25MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             Clk_25MHz_clockGen_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (Clk_25MHz_clockGen_clk_wiz_0_0 rise@40.000ns - Clk_25MHz_clockGen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.727ns  (logic 0.942ns (25.275%)  route 2.785ns (74.725%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.803ns = ( 39.197 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.393ns
    Clock Pessimism Removal (CPR):    0.350ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_25MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.323     1.323 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.013     2.336    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.851    -3.515 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.694    -1.821    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_25MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079    -1.742 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=62, routed)          1.349    -0.393    UUT4/CLK
    SLICE_X98Y83         FDCE                                         r  UUT4/CounterX_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y83         FDCE (Prop_fdce_C_Q)         0.393    -0.000 f  UUT4/CounterX_reg[4]/Q
                         net (fo=5, routed)           0.865     0.865    UUT4/CounterX[4]
    SLICE_X98Y83         LUT5 (Prop_lut5_I4_O)        0.097     0.962 r  UUT4/CounterX[9]_i_2/O
                         net (fo=6, routed)           0.428     1.390    UUT4/CounterX[9]_i_2_n_0
    SLICE_X99Y83         LUT6 (Prop_lut6_I5_O)        0.097     1.487 r  UUT4/CounterX[4]_i_2/O
                         net (fo=8, routed)           0.734     2.221    UUT4/CounterX_reg[7]_0
    SLICE_X97Y82         LUT2 (Prop_lut2_I1_O)        0.113     2.334 r  UUT4/ReadCounterX[9]_i_3/O
                         net (fo=9, routed)           0.758     3.092    UUT4/ReadCounterX[9]_i_3_n_0
    SLICE_X96Y80         LUT3 (Prop_lut3_I0_O)        0.242     3.334 r  UUT4/ReadCounterX[1]_i_1/O
                         net (fo=1, routed)           0.000     3.334    UUT4/ReadCounterX[1]_i_1_n_0
    SLICE_X96Y80         FDCE                                         r  UUT4/ReadCounterX_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_25MHz_clockGen_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  SysClk (IN)
                         net (fo=0)                   0.000    40.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.256    41.256 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.172    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.794    36.378 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.542    37.921    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_25MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    37.993 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=62, routed)          1.204    39.197    UUT4/CLK
    SLICE_X96Y80         FDCE                                         r  UUT4/ReadCounterX_reg[1]/C
                         clock pessimism              0.350    39.547    
                         clock uncertainty           -0.095    39.452    
    SLICE_X96Y80         FDCE (Setup_fdce_C_D)        0.098    39.550    UUT4/ReadCounterX_reg[1]
  -------------------------------------------------------------------
                         required time                         39.550    
                         arrival time                          -3.334    
  -------------------------------------------------------------------
                         slack                                 36.216    

Slack (MET) :             36.221ns  (required time - arrival time)
  Source:                 UUT4/CounterX_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by Clk_25MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT4/ReadCounterX_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by Clk_25MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             Clk_25MHz_clockGen_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (Clk_25MHz_clockGen_clk_wiz_0_0 rise@40.000ns - Clk_25MHz_clockGen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.722ns  (logic 0.940ns (25.255%)  route 2.782ns (74.745%))
  Logic Levels:           4  (LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.803ns = ( 39.197 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.393ns
    Clock Pessimism Removal (CPR):    0.350ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_25MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.323     1.323 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.013     2.336    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.851    -3.515 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.694    -1.821    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_25MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079    -1.742 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=62, routed)          1.349    -0.393    UUT4/CLK
    SLICE_X98Y83         FDCE                                         r  UUT4/CounterX_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y83         FDCE (Prop_fdce_C_Q)         0.393    -0.000 f  UUT4/CounterX_reg[4]/Q
                         net (fo=5, routed)           0.865     0.865    UUT4/CounterX[4]
    SLICE_X98Y83         LUT5 (Prop_lut5_I4_O)        0.097     0.962 r  UUT4/CounterX[9]_i_2/O
                         net (fo=6, routed)           0.428     1.390    UUT4/CounterX[9]_i_2_n_0
    SLICE_X99Y83         LUT6 (Prop_lut6_I5_O)        0.097     1.487 r  UUT4/CounterX[4]_i_2/O
                         net (fo=8, routed)           0.734     2.221    UUT4/CounterX_reg[7]_0
    SLICE_X97Y82         LUT2 (Prop_lut2_I1_O)        0.113     2.334 r  UUT4/ReadCounterX[9]_i_3/O
                         net (fo=9, routed)           0.755     3.089    UUT4/ReadCounterX[9]_i_3_n_0
    SLICE_X96Y80         LUT5 (Prop_lut5_I0_O)        0.240     3.329 r  UUT4/ReadCounterX[3]_i_1/O
                         net (fo=1, routed)           0.000     3.329    UUT4/ReadCounterX[3]_i_1_n_0
    SLICE_X96Y80         FDCE                                         r  UUT4/ReadCounterX_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_25MHz_clockGen_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  SysClk (IN)
                         net (fo=0)                   0.000    40.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.256    41.256 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.172    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.794    36.378 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.542    37.921    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_25MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    37.993 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=62, routed)          1.204    39.197    UUT4/CLK
    SLICE_X96Y80         FDCE                                         r  UUT4/ReadCounterX_reg[3]/C
                         clock pessimism              0.350    39.547    
                         clock uncertainty           -0.095    39.452    
    SLICE_X96Y80         FDCE (Setup_fdce_C_D)        0.098    39.550    UUT4/ReadCounterX_reg[3]
  -------------------------------------------------------------------
                         required time                         39.550    
                         arrival time                          -3.329    
  -------------------------------------------------------------------
                         slack                                 36.221    

Slack (MET) :             36.311ns  (required time - arrival time)
  Source:                 UUT4/CounterX_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by Clk_25MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT4/ReadCounterX_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by Clk_25MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             Clk_25MHz_clockGen_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (Clk_25MHz_clockGen_clk_wiz_0_0 rise@40.000ns - Clk_25MHz_clockGen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.606ns  (logic 0.939ns (26.043%)  route 2.667ns (73.957%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.801ns = ( 39.199 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.393ns
    Clock Pessimism Removal (CPR):    0.350ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_25MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.323     1.323 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.013     2.336    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.851    -3.515 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.694    -1.821    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_25MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079    -1.742 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=62, routed)          1.349    -0.393    UUT4/CLK
    SLICE_X98Y83         FDCE                                         r  UUT4/CounterX_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y83         FDCE (Prop_fdce_C_Q)         0.393    -0.000 f  UUT4/CounterX_reg[4]/Q
                         net (fo=5, routed)           0.865     0.865    UUT4/CounterX[4]
    SLICE_X98Y83         LUT5 (Prop_lut5_I4_O)        0.097     0.962 r  UUT4/CounterX[9]_i_2/O
                         net (fo=6, routed)           0.428     1.390    UUT4/CounterX[9]_i_2_n_0
    SLICE_X99Y83         LUT6 (Prop_lut6_I5_O)        0.097     1.487 r  UUT4/CounterX[4]_i_2/O
                         net (fo=8, routed)           0.734     2.221    UUT4/CounterX_reg[7]_0
    SLICE_X97Y82         LUT2 (Prop_lut2_I1_O)        0.113     2.334 r  UUT4/ReadCounterX[9]_i_3/O
                         net (fo=9, routed)           0.640     2.974    UUT4/ReadCounterX[9]_i_3_n_0
    SLICE_X94Y82         LUT6 (Prop_lut6_I0_O)        0.239     3.213 r  UUT4/ReadCounterX[8]_i_1/O
                         net (fo=1, routed)           0.000     3.213    UUT4/ReadCounterX[8]_i_1_n_0
    SLICE_X94Y82         FDCE                                         r  UUT4/ReadCounterX_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_25MHz_clockGen_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  SysClk (IN)
                         net (fo=0)                   0.000    40.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.256    41.256 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.172    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.794    36.378 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.542    37.921    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_25MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    37.993 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=62, routed)          1.206    39.199    UUT4/CLK
    SLICE_X94Y82         FDCE                                         r  UUT4/ReadCounterX_reg[8]/C
                         clock pessimism              0.350    39.549    
                         clock uncertainty           -0.095    39.454    
    SLICE_X94Y82         FDCE (Setup_fdce_C_D)        0.069    39.523    UUT4/ReadCounterX_reg[8]
  -------------------------------------------------------------------
                         required time                         39.523    
                         arrival time                          -3.213    
  -------------------------------------------------------------------
                         slack                                 36.311    

Slack (MET) :             36.323ns  (required time - arrival time)
  Source:                 UUT4/CounterX_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by Clk_25MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT4/ReadCounterX_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by Clk_25MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             Clk_25MHz_clockGen_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (Clk_25MHz_clockGen_clk_wiz_0_0 rise@40.000ns - Clk_25MHz_clockGen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.597ns  (logic 0.939ns (26.108%)  route 2.658ns (73.892%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.801ns = ( 39.199 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.393ns
    Clock Pessimism Removal (CPR):    0.350ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_25MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.323     1.323 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.013     2.336    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.851    -3.515 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.694    -1.821    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_25MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079    -1.742 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=62, routed)          1.349    -0.393    UUT4/CLK
    SLICE_X98Y83         FDCE                                         r  UUT4/CounterX_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y83         FDCE (Prop_fdce_C_Q)         0.393    -0.000 f  UUT4/CounterX_reg[4]/Q
                         net (fo=5, routed)           0.865     0.865    UUT4/CounterX[4]
    SLICE_X98Y83         LUT5 (Prop_lut5_I4_O)        0.097     0.962 r  UUT4/CounterX[9]_i_2/O
                         net (fo=6, routed)           0.428     1.390    UUT4/CounterX[9]_i_2_n_0
    SLICE_X99Y83         LUT6 (Prop_lut6_I5_O)        0.097     1.487 r  UUT4/CounterX[4]_i_2/O
                         net (fo=8, routed)           0.734     2.221    UUT4/CounterX_reg[7]_0
    SLICE_X97Y82         LUT2 (Prop_lut2_I1_O)        0.113     2.334 r  UUT4/ReadCounterX[9]_i_3/O
                         net (fo=9, routed)           0.631     2.965    UUT4/ReadCounterX[9]_i_3_n_0
    SLICE_X94Y82         LUT6 (Prop_lut6_I0_O)        0.239     3.204 r  UUT4/ReadCounterX[9]_i_2/O
                         net (fo=1, routed)           0.000     3.204    UUT4/ReadCounterX[9]_i_2_n_0
    SLICE_X94Y82         FDCE                                         r  UUT4/ReadCounterX_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_25MHz_clockGen_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  SysClk (IN)
                         net (fo=0)                   0.000    40.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.256    41.256 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.172    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.794    36.378 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.542    37.921    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_25MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    37.993 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=62, routed)          1.206    39.199    UUT4/CLK
    SLICE_X94Y82         FDCE                                         r  UUT4/ReadCounterX_reg[9]/C
                         clock pessimism              0.350    39.549    
                         clock uncertainty           -0.095    39.454    
    SLICE_X94Y82         FDCE (Setup_fdce_C_D)        0.072    39.526    UUT4/ReadCounterX_reg[9]
  -------------------------------------------------------------------
                         required time                         39.526    
                         arrival time                          -3.204    
  -------------------------------------------------------------------
                         slack                                 36.323    

Slack (MET) :             36.396ns  (required time - arrival time)
  Source:                 UUT4/CounterX_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by Clk_25MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT4/ReadCounterX_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by Clk_25MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             Clk_25MHz_clockGen_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (Clk_25MHz_clockGen_clk_wiz_0_0 rise@40.000ns - Clk_25MHz_clockGen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.333ns  (logic 0.684ns (20.523%)  route 2.649ns (79.477%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.801ns = ( 39.199 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.393ns
    Clock Pessimism Removal (CPR):    0.350ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_25MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.323     1.323 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.013     2.336    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.851    -3.515 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.694    -1.821    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_25MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079    -1.742 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=62, routed)          1.349    -0.393    UUT4/CLK
    SLICE_X98Y83         FDCE                                         r  UUT4/CounterX_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y83         FDCE (Prop_fdce_C_Q)         0.393    -0.000 r  UUT4/CounterX_reg[4]/Q
                         net (fo=5, routed)           0.865     0.865    UUT4/CounterX[4]
    SLICE_X98Y83         LUT5 (Prop_lut5_I4_O)        0.097     0.962 f  UUT4/CounterX[9]_i_2/O
                         net (fo=6, routed)           0.428     1.390    UUT4/CounterX[9]_i_2_n_0
    SLICE_X99Y83         LUT6 (Prop_lut6_I5_O)        0.097     1.487 f  UUT4/CounterX[4]_i_2/O
                         net (fo=8, routed)           0.733     2.219    UUT4/CounterX_reg[7]_0
    SLICE_X96Y78         LUT6 (Prop_lut6_I5_O)        0.097     2.316 r  UUT4/ReadCounterX[9]_i_1/O
                         net (fo=10, routed)          0.623     2.940    UUT4/ReadCounterX
    SLICE_X94Y82         FDCE                                         r  UUT4/ReadCounterX_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Clk_25MHz_clockGen_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  SysClk (IN)
                         net (fo=0)                   0.000    40.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.256    41.256 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.172    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.794    36.378 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.542    37.921    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_25MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    37.993 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=62, routed)          1.206    39.199    UUT4/CLK
    SLICE_X94Y82         FDCE                                         r  UUT4/ReadCounterX_reg[7]/C
                         clock pessimism              0.350    39.549    
                         clock uncertainty           -0.095    39.454    
    SLICE_X94Y82         FDCE (Setup_fdce_C_CE)      -0.119    39.335    UUT4/ReadCounterX_reg[7]
  -------------------------------------------------------------------
                         required time                         39.335    
                         arrival time                          -2.940    
  -------------------------------------------------------------------
                         slack                                 36.396    

Slack (MET) :             36.396ns  (required time - arrival time)
  Source:                 UUT4/CounterX_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by Clk_25MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT4/ReadCounterX_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by Clk_25MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             Clk_25MHz_clockGen_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (Clk_25MHz_clockGen_clk_wiz_0_0 rise@40.000ns - Clk_25MHz_clockGen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.333ns  (logic 0.684ns (20.523%)  route 2.649ns (79.477%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.801ns = ( 39.199 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.393ns
    Clock Pessimism Removal (CPR):    0.350ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_25MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.323     1.323 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.013     2.336    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.851    -3.515 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.694    -1.821    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_25MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079    -1.742 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=62, routed)          1.349    -0.393    UUT4/CLK
    SLICE_X98Y83         FDCE                                         r  UUT4/CounterX_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y83         FDCE (Prop_fdce_C_Q)         0.393    -0.000 r  UUT4/CounterX_reg[4]/Q
                         net (fo=5, routed)           0.865     0.865    UUT4/CounterX[4]
    SLICE_X98Y83         LUT5 (Prop_lut5_I4_O)        0.097     0.962 f  UUT4/CounterX[9]_i_2/O
                         net (fo=6, routed)           0.428     1.390    UUT4/CounterX[9]_i_2_n_0
    SLICE_X99Y83         LUT6 (Prop_lut6_I5_O)        0.097     1.487 f  UUT4/CounterX[4]_i_2/O
                         net (fo=8, routed)           0.733     2.219    UUT4/CounterX_reg[7]_0
    SLICE_X96Y78         LUT6 (Prop_lut6_I5_O)        0.097     2.316 r  UUT4/ReadCounterX[9]_i_1/O
                         net (fo=10, routed)          0.623     2.940    UUT4/ReadCounterX
    SLICE_X94Y82         FDCE                                         r  UUT4/ReadCounterX_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Clk_25MHz_clockGen_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  SysClk (IN)
                         net (fo=0)                   0.000    40.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.256    41.256 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.172    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.794    36.378 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.542    37.921    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_25MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    37.993 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=62, routed)          1.206    39.199    UUT4/CLK
    SLICE_X94Y82         FDCE                                         r  UUT4/ReadCounterX_reg[8]/C
                         clock pessimism              0.350    39.549    
                         clock uncertainty           -0.095    39.454    
    SLICE_X94Y82         FDCE (Setup_fdce_C_CE)      -0.119    39.335    UUT4/ReadCounterX_reg[8]
  -------------------------------------------------------------------
                         required time                         39.335    
                         arrival time                          -2.940    
  -------------------------------------------------------------------
                         slack                                 36.396    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 UUT6/TMDS_CH2/balance_acc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by Clk_25MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT6/TMDS_CH2/dout_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by Clk_25MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             Clk_25MHz_clockGen_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_25MHz_clockGen_clk_wiz_0_0 rise@0.000ns - Clk_25MHz_clockGen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.077%)  route 0.109ns (36.923%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_25MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_25MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=62, routed)          0.603    -0.605    UUT6/TMDS_CH2/CLK
    SLICE_X95Y84         FDCE                                         r  UUT6/TMDS_CH2/balance_acc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y84         FDCE (Prop_fdce_C_Q)         0.141    -0.464 r  UUT6/TMDS_CH2/balance_acc_reg[3]/Q
                         net (fo=7, routed)           0.109    -0.355    UUT6/TMDS_CH2/balance_acc[3]
    SLICE_X94Y84         LUT2 (Prop_lut2_I0_O)        0.045    -0.310 r  UUT6/TMDS_CH2/dout[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.310    UUT6/TMDS_CH2/dout[0]_i_1_n_0
    SLICE_X94Y84         FDCE                                         r  UUT6/TMDS_CH2/dout_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_25MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_25MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=62, routed)          0.871    -0.844    UUT6/TMDS_CH2/CLK
    SLICE_X94Y84         FDCE                                         r  UUT6/TMDS_CH2/dout_reg[0]/C
                         clock pessimism              0.253    -0.592    
    SLICE_X94Y84         FDCE (Hold_fdce_C_D)         0.121    -0.471    UUT6/TMDS_CH2/dout_reg[0]
  -------------------------------------------------------------------
                         required time                          0.471    
                         arrival time                          -0.310    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 UUT6/TMDS_CH0/balance_acc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by Clk_25MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT6/TMDS_CH0/balance_acc_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by Clk_25MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             Clk_25MHz_clockGen_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_25MHz_clockGen_clk_wiz_0_0 rise@0.000ns - Clk_25MHz_clockGen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.246ns (76.754%)  route 0.075ns (23.246%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_25MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_25MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=62, routed)          0.603    -0.605    UUT6/TMDS_CH0/CLK
    SLICE_X94Y84         FDCE                                         r  UUT6/TMDS_CH0/balance_acc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y84         FDCE (Prop_fdce_C_Q)         0.148    -0.457 r  UUT6/TMDS_CH0/balance_acc_reg[1]/Q
                         net (fo=3, routed)           0.075    -0.382    UUT6/TMDS_CH0/balance_acc[1]
    SLICE_X94Y84         LUT6 (Prop_lut6_I4_O)        0.098    -0.284 r  UUT6/TMDS_CH0/balance_acc[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.284    UUT6/TMDS_CH0/balance_acc[2]_i_1_n_0
    SLICE_X94Y84         FDCE                                         r  UUT6/TMDS_CH0/balance_acc_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_25MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_25MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=62, routed)          0.871    -0.844    UUT6/TMDS_CH0/CLK
    SLICE_X94Y84         FDCE                                         r  UUT6/TMDS_CH0/balance_acc_reg[2]/C
                         clock pessimism              0.240    -0.605    
    SLICE_X94Y84         FDCE (Hold_fdce_C_D)         0.121    -0.484    UUT6/TMDS_CH0/balance_acc_reg[2]
  -------------------------------------------------------------------
                         required time                          0.484    
                         arrival time                          -0.284    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 UUT4/CounterY_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by Clk_25MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT4/CounterY_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by Clk_25MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             Clk_25MHz_clockGen_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_25MHz_clockGen_clk_wiz_0_0 rise@0.000ns - Clk_25MHz_clockGen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.246ns (76.066%)  route 0.077ns (23.934%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_25MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_25MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=62, routed)          0.601    -0.607    UUT4/CLK
    SLICE_X98Y81         FDCE                                         r  UUT4/CounterY_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y81         FDCE (Prop_fdce_C_Q)         0.148    -0.459 r  UUT4/CounterY_reg[3]/Q
                         net (fo=9, routed)           0.077    -0.381    UUT4/CounterY_reg[9]_0[3]
    SLICE_X98Y81         LUT6 (Prop_lut6_I4_O)        0.098    -0.283 r  UUT4/CounterY[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.283    UUT4/CounterY[4]_i_1_n_0
    SLICE_X98Y81         FDCE                                         r  UUT4/CounterY_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_25MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_25MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=62, routed)          0.869    -0.846    UUT4/CLK
    SLICE_X98Y81         FDCE                                         r  UUT4/CounterY_reg[4]/C
                         clock pessimism              0.240    -0.607    
    SLICE_X98Y81         FDCE (Hold_fdce_C_D)         0.121    -0.486    UUT4/CounterY_reg[4]
  -------------------------------------------------------------------
                         required time                          0.486    
                         arrival time                          -0.283    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 UUT4/ReadCounterX_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by Clk_25MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT4/ReadCounterX_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by Clk_25MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             Clk_25MHz_clockGen_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_25MHz_clockGen_clk_wiz_0_0 rise@0.000ns - Clk_25MHz_clockGen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.186ns (53.824%)  route 0.160ns (46.176%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_25MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_25MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=62, routed)          0.600    -0.608    UUT4/CLK
    SLICE_X97Y81         FDCE                                         r  UUT4/ReadCounterX_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y81         FDCE (Prop_fdce_C_Q)         0.141    -0.467 r  UUT4/ReadCounterX_reg[5]/Q
                         net (fo=7, routed)           0.160    -0.307    UUT4/ReadCounterX_reg[9]_0[5]
    SLICE_X94Y82         LUT6 (Prop_lut6_I4_O)        0.045    -0.262 r  UUT4/ReadCounterX[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.262    UUT4/ReadCounterX[8]_i_1_n_0
    SLICE_X94Y82         FDCE                                         r  UUT4/ReadCounterX_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_25MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_25MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=62, routed)          0.869    -0.846    UUT4/CLK
    SLICE_X94Y82         FDCE                                         r  UUT4/ReadCounterX_reg[8]/C
                         clock pessimism              0.254    -0.593    
    SLICE_X94Y82         FDCE (Hold_fdce_C_D)         0.120    -0.473    UUT4/ReadCounterX_reg[8]
  -------------------------------------------------------------------
                         required time                          0.473    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 UUT4/CounterX_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by Clk_25MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT4/CounterX_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by Clk_25MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             Clk_25MHz_clockGen_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_25MHz_clockGen_clk_wiz_0_0 rise@0.000ns - Clk_25MHz_clockGen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.189ns (49.560%)  route 0.192ns (50.440%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_25MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_25MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=62, routed)          0.601    -0.607    UUT4/CLK
    SLICE_X97Y82         FDCE                                         r  UUT4/CounterX_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y82         FDCE (Prop_fdce_C_Q)         0.141    -0.466 r  UUT4/CounterX_reg[1]/Q
                         net (fo=7, routed)           0.192    -0.273    UUT4/CounterX[1]
    SLICE_X98Y83         LUT5 (Prop_lut5_I2_O)        0.048    -0.225 r  UUT4/CounterX[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.225    UUT4/CounterX[3]_i_1_n_0
    SLICE_X98Y83         FDCE                                         r  UUT4/CounterX_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_25MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_25MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=62, routed)          0.871    -0.844    UUT4/CLK
    SLICE_X98Y83         FDCE                                         r  UUT4/CounterX_reg[3]/C
                         clock pessimism              0.274    -0.571    
    SLICE_X98Y83         FDCE (Hold_fdce_C_D)         0.131    -0.440    UUT4/CounterX_reg[3]
  -------------------------------------------------------------------
                         required time                          0.440    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 UUT4/ReadCounterX_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by Clk_25MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT4/ReadCounterX_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by Clk_25MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             Clk_25MHz_clockGen_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_25MHz_clockGen_clk_wiz_0_0 rise@0.000ns - Clk_25MHz_clockGen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.246ns (71.691%)  route 0.097ns (28.309%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_25MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_25MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=62, routed)          0.601    -0.607    UUT4/CLK
    SLICE_X94Y82         FDCE                                         r  UUT4/ReadCounterX_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y82         FDCE (Prop_fdce_C_Q)         0.148    -0.459 r  UUT4/ReadCounterX_reg[7]/Q
                         net (fo=5, routed)           0.097    -0.361    UUT4/ReadCounterX_reg[9]_0[7]
    SLICE_X94Y82         LUT6 (Prop_lut6_I3_O)        0.098    -0.263 r  UUT4/ReadCounterX[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.263    UUT4/ReadCounterX[9]_i_2_n_0
    SLICE_X94Y82         FDCE                                         r  UUT4/ReadCounterX_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_25MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_25MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=62, routed)          0.869    -0.846    UUT4/CLK
    SLICE_X94Y82         FDCE                                         r  UUT4/ReadCounterX_reg[9]/C
                         clock pessimism              0.240    -0.607    
    SLICE_X94Y82         FDCE (Hold_fdce_C_D)         0.121    -0.486    UUT4/ReadCounterX_reg[9]
  -------------------------------------------------------------------
                         required time                          0.486    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 UUT4/CounterX_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by Clk_25MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT4/CounterX_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by Clk_25MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             Clk_25MHz_clockGen_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_25MHz_clockGen_clk_wiz_0_0 rise@0.000ns - Clk_25MHz_clockGen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.186ns (49.160%)  route 0.192ns (50.840%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_25MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_25MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=62, routed)          0.601    -0.607    UUT4/CLK
    SLICE_X97Y82         FDCE                                         r  UUT4/CounterX_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y82         FDCE (Prop_fdce_C_Q)         0.141    -0.466 r  UUT4/CounterX_reg[1]/Q
                         net (fo=7, routed)           0.192    -0.273    UUT4/CounterX[1]
    SLICE_X98Y83         LUT4 (Prop_lut4_I3_O)        0.045    -0.228 r  UUT4/CounterX[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.228    UUT4/CounterX[2]_i_1_n_0
    SLICE_X98Y83         FDCE                                         r  UUT4/CounterX_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_25MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_25MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=62, routed)          0.871    -0.844    UUT4/CLK
    SLICE_X98Y83         FDCE                                         r  UUT4/CounterX_reg[2]/C
                         clock pessimism              0.274    -0.571    
    SLICE_X98Y83         FDCE (Hold_fdce_C_D)         0.120    -0.451    UUT4/CounterX_reg[2]
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                          -0.228    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 UUT6/TMDS_CH0/balance_acc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by Clk_25MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT6/TMDS_CH0/balance_acc_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by Clk_25MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             Clk_25MHz_clockGen_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_25MHz_clockGen_clk_wiz_0_0 rise@0.000ns - Clk_25MHz_clockGen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.209ns (60.054%)  route 0.139ns (39.946%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_25MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_25MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=62, routed)          0.603    -0.605    UUT6/TMDS_CH0/CLK
    SLICE_X94Y84         FDCE                                         r  UUT6/TMDS_CH0/balance_acc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y84         FDCE (Prop_fdce_C_Q)         0.164    -0.441 r  UUT6/TMDS_CH0/balance_acc_reg[3]/Q
                         net (fo=7, routed)           0.139    -0.301    UUT6/TMDS_CH0/Q[0]
    SLICE_X94Y84         LUT6 (Prop_lut6_I2_O)        0.045    -0.256 r  UUT6/TMDS_CH0/balance_acc[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.256    UUT6/TMDS_CH0/balance_acc[3]_i_1_n_0
    SLICE_X94Y84         FDCE                                         r  UUT6/TMDS_CH0/balance_acc_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_25MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_25MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=62, routed)          0.871    -0.844    UUT6/TMDS_CH0/CLK
    SLICE_X94Y84         FDCE                                         r  UUT6/TMDS_CH0/balance_acc_reg[3]/C
                         clock pessimism              0.240    -0.605    
    SLICE_X94Y84         FDCE (Hold_fdce_C_D)         0.121    -0.484    UUT6/TMDS_CH0/balance_acc_reg[3]
  -------------------------------------------------------------------
                         required time                          0.484    
                         arrival time                          -0.256    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 UUT6/TMDS_CH2/balance_acc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Clk_25MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT6/TMDS_CH2/balance_acc_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by Clk_25MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             Clk_25MHz_clockGen_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_25MHz_clockGen_clk_wiz_0_0 rise@0.000ns - Clk_25MHz_clockGen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.105%)  route 0.134ns (41.895%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_25MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_25MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=62, routed)          0.603    -0.605    UUT6/TMDS_CH2/CLK
    SLICE_X95Y84         FDCE                                         r  UUT6/TMDS_CH2/balance_acc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y84         FDCE (Prop_fdce_C_Q)         0.141    -0.464 r  UUT6/TMDS_CH2/balance_acc_reg[0]/Q
                         net (fo=4, routed)           0.134    -0.329    UUT6/TMDS_CH2/balance_acc[0]
    SLICE_X95Y84         LUT6 (Prop_lut6_I0_O)        0.045    -0.284 r  UUT6/TMDS_CH2/balance_acc[2]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.284    UUT6/TMDS_CH2/balance_acc[2]_i_1__1_n_0
    SLICE_X95Y84         FDCE                                         r  UUT6/TMDS_CH2/balance_acc_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_25MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_25MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=62, routed)          0.871    -0.844    UUT6/TMDS_CH2/CLK
    SLICE_X95Y84         FDCE                                         r  UUT6/TMDS_CH2/balance_acc_reg[2]/C
                         clock pessimism              0.240    -0.605    
    SLICE_X95Y84         FDCE (Hold_fdce_C_D)         0.092    -0.513    UUT6/TMDS_CH2/balance_acc_reg[2]
  -------------------------------------------------------------------
                         required time                          0.513    
                         arrival time                          -0.284    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 UUT6/TMDS_CH2/balance_acc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Clk_25MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT6/TMDS_CH2/balance_acc_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by Clk_25MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             Clk_25MHz_clockGen_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_25MHz_clockGen_clk_wiz_0_0 rise@0.000ns - Clk_25MHz_clockGen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.565%)  route 0.137ns (42.435%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_25MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_25MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=62, routed)          0.603    -0.605    UUT6/TMDS_CH2/CLK
    SLICE_X95Y84         FDCE                                         r  UUT6/TMDS_CH2/balance_acc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y84         FDCE (Prop_fdce_C_Q)         0.141    -0.464 f  UUT6/TMDS_CH2/balance_acc_reg[0]/Q
                         net (fo=4, routed)           0.137    -0.326    UUT6/TMDS_CH2/balance_acc[0]
    SLICE_X95Y84         LUT6 (Prop_lut6_I3_O)        0.045    -0.281 r  UUT6/TMDS_CH2/balance_acc[3]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.281    UUT6/TMDS_CH2/balance_acc[3]_i_1__1_n_0
    SLICE_X95Y84         FDCE                                         r  UUT6/TMDS_CH2/balance_acc_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_25MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_25MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=62, routed)          0.871    -0.844    UUT6/TMDS_CH2/CLK
    SLICE_X95Y84         FDCE                                         r  UUT6/TMDS_CH2/balance_acc_reg[3]/C
                         clock pessimism              0.240    -0.605    
    SLICE_X95Y84         FDCE (Hold_fdce_C_D)         0.092    -0.513    UUT6/TMDS_CH2/balance_acc_reg[3]
  -------------------------------------------------------------------
                         required time                          0.513    
                         arrival time                          -0.281    
  -------------------------------------------------------------------
                         slack                                  0.231    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         Clk_25MHz_clockGen_clk_wiz_0_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.592         40.000      38.408     BUFGCTRL_X0Y16   CLKGEN/clockGen_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X94Y84     UUT6/TMDS_CH0/balance_acc_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X94Y84     UUT6/TMDS_CH0/balance_acc_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X94Y84     UUT6/TMDS_CH0/balance_acc_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X94Y84     UUT6/TMDS_CH0/balance_acc_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X97Y85     UUT6/TMDS_CH0/dout_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X97Y85     UUT6/TMDS_CH0/dout_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X97Y85     UUT6/TMDS_CH0/dout_reg[8]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X97Y85     UUT6/TMDS_CH0/dout_reg[9]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X98Y83     UUT4/CounterX_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X98Y83     UUT4/CounterX_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X98Y83     UUT4/CounterX_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X98Y83     UUT4/CounterX_reg[4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X96Y81     UUT4/CounterY_reg[5]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X96Y81     UUT4/CounterY_reg[6]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X96Y81     UUT4/CounterY_reg[7]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X96Y81     UUT4/CounterY_reg[8]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X96Y81     UUT4/CounterY_reg[9]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X97Y81     UUT4/ReadCounterX_reg[5]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X94Y84     UUT6/TMDS_CH0/balance_acc_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X94Y84     UUT6/TMDS_CH0/balance_acc_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X94Y84     UUT6/TMDS_CH0/balance_acc_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X94Y84     UUT6/TMDS_CH0/balance_acc_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X97Y85     UUT6/TMDS_CH0/dout_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X97Y85     UUT6/TMDS_CH0/dout_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X97Y85     UUT6/TMDS_CH0/dout_reg[8]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X97Y85     UUT6/TMDS_CH0/dout_reg[9]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X97Y83     UUT6/TMDS_CH1/balance_acc_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X97Y83     UUT6/TMDS_CH1/balance_acc_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clockGen_clk_wiz_0_0
  To Clock:  clkfbout_clockGen_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clockGen_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         10.000      8.408      BUFGCTRL_X0Y19   CLKGEN/clockGen_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  Clk_25MHz_clockGen_clk_wiz_0_0
  To Clock:  Clk_100MHz_clockGen_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        4.445ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.253ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.445ns  (required time - arrival time)
  Source:                 UUT4/CounterY_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by Clk_25MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT5/UUT5a/BRAM_addr_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk_100MHz_clockGen_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk_100MHz_clockGen_clk_wiz_0_0 rise@10.000ns - Clk_25MHz_clockGen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.110ns  (logic 3.313ns (64.833%)  route 1.797ns (35.167%))
  Logic Levels:           2  (DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.801ns = ( 9.199 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.395ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_25MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.323     1.323 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.013     2.336    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.851    -3.515 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.694    -1.821    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_25MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079    -1.742 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=62, routed)          1.347    -0.395    UUT4/CLK
    SLICE_X98Y81         FDCE                                         r  UUT4/CounterY_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y81         FDCE (Prop_fdce_C_Q)         0.393    -0.002 r  UUT4/CounterY_reg[1]/Q
                         net (fo=9, routed)           0.953     0.951    UUT5/UUT5a/BRAM_addr0_0[1]
    DSP48_X3Y33          DSP48E1 (Prop_dsp48e1_A[1]_P[12])
                                                      2.823     3.774 r  UUT5/UUT5a/BRAM_addr0/P[12]
                         net (fo=1, routed)           0.844     4.618    UUT5/UUT5a/BRAM_addr0_n_93
    SLICE_X92Y83         LUT2 (Prop_lut2_I0_O)        0.097     4.715 r  UUT5/UUT5a/BRAM_addr[12]_i_1/O
                         net (fo=1, routed)           0.000     4.715    UUT5/UUT5a/BRAM_addr[12]_i_1_n_0
    SLICE_X92Y83         FDRE                                         r  UUT5/UUT5a/BRAM_addr_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_clockGen_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  SysClk (IN)
                         net (fo=0)                   0.000    10.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.256    11.256 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.172    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.794     6.378 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.542     7.921    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_100MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     7.993 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=81, routed)          1.206     9.199    UUT5/UUT5a/Clk_100MHz_0
    SLICE_X92Y83         FDRE                                         r  UUT5/UUT5a/BRAM_addr_reg[12]/C
                         clock pessimism              0.106     9.306    
                         clock uncertainty           -0.215     9.091    
    SLICE_X92Y83         FDRE (Setup_fdre_C_D)        0.069     9.160    UUT5/UUT5a/BRAM_addr_reg[12]
  -------------------------------------------------------------------
                         required time                          9.160    
                         arrival time                          -4.715    
  -------------------------------------------------------------------
                         slack                                  4.445    

Slack (MET) :             4.475ns  (required time - arrival time)
  Source:                 UUT4/CounterY_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by Clk_25MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT5/UUT5a/BRAM_addr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk_100MHz_clockGen_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk_100MHz_clockGen_clk_wiz_0_0 rise@10.000ns - Clk_25MHz_clockGen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.083ns  (logic 3.313ns (65.182%)  route 1.770ns (34.818%))
  Logic Levels:           2  (DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.802ns = ( 9.198 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.395ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_25MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.323     1.323 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.013     2.336    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.851    -3.515 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.694    -1.821    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_25MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079    -1.742 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=62, routed)          1.347    -0.395    UUT4/CLK
    SLICE_X98Y81         FDCE                                         r  UUT4/CounterY_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y81         FDCE (Prop_fdce_C_Q)         0.393    -0.002 r  UUT4/CounterY_reg[1]/Q
                         net (fo=9, routed)           0.953     0.951    UUT5/UUT5a/BRAM_addr0_0[1]
    DSP48_X3Y33          DSP48E1 (Prop_dsp48e1_A[1]_P[8])
                                                      2.823     3.774 r  UUT5/UUT5a/BRAM_addr0/P[8]
                         net (fo=1, routed)           0.817     4.591    UUT5/UUT5a/BRAM_addr0_n_97
    SLICE_X92Y82         LUT2 (Prop_lut2_I0_O)        0.097     4.688 r  UUT5/UUT5a/BRAM_addr[8]_i_1/O
                         net (fo=1, routed)           0.000     4.688    UUT5/UUT5a/BRAM_addr[8]_i_1_n_0
    SLICE_X92Y82         FDRE                                         r  UUT5/UUT5a/BRAM_addr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_clockGen_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  SysClk (IN)
                         net (fo=0)                   0.000    10.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.256    11.256 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.172    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.794     6.378 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.542     7.921    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_100MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     7.993 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=81, routed)          1.205     9.198    UUT5/UUT5a/Clk_100MHz_0
    SLICE_X92Y82         FDRE                                         r  UUT5/UUT5a/BRAM_addr_reg[8]/C
                         clock pessimism              0.106     9.305    
                         clock uncertainty           -0.215     9.090    
    SLICE_X92Y82         FDRE (Setup_fdre_C_D)        0.072     9.162    UUT5/UUT5a/BRAM_addr_reg[8]
  -------------------------------------------------------------------
                         required time                          9.162    
                         arrival time                          -4.688    
  -------------------------------------------------------------------
                         slack                                  4.475    

Slack (MET) :             4.525ns  (required time - arrival time)
  Source:                 UUT4/CounterY_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by Clk_25MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT5/UUT5a/BRAM_addr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk_100MHz_clockGen_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk_100MHz_clockGen_clk_wiz_0_0 rise@10.000ns - Clk_25MHz_clockGen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.991ns  (logic 3.313ns (66.381%)  route 1.678ns (33.619%))
  Logic Levels:           2  (DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.803ns = ( 9.197 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.395ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_25MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.323     1.323 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.013     2.336    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.851    -3.515 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.694    -1.821    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_25MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079    -1.742 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=62, routed)          1.347    -0.395    UUT4/CLK
    SLICE_X98Y81         FDCE                                         r  UUT4/CounterY_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y81         FDCE (Prop_fdce_C_Q)         0.393    -0.002 r  UUT4/CounterY_reg[1]/Q
                         net (fo=9, routed)           0.953     0.951    UUT5/UUT5a/BRAM_addr0_0[1]
    DSP48_X3Y33          DSP48E1 (Prop_dsp48e1_A[1]_P[2])
                                                      2.823     3.774 r  UUT5/UUT5a/BRAM_addr0/P[2]
                         net (fo=1, routed)           0.725     4.499    UUT5/UUT5a/BRAM_addr0_n_103
    SLICE_X93Y81         LUT2 (Prop_lut2_I0_O)        0.097     4.596 r  UUT5/UUT5a/BRAM_addr[2]_i_1/O
                         net (fo=1, routed)           0.000     4.596    UUT5/UUT5a/BRAM_addr[2]_i_1_n_0
    SLICE_X93Y81         FDRE                                         r  UUT5/UUT5a/BRAM_addr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_clockGen_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  SysClk (IN)
                         net (fo=0)                   0.000    10.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.256    11.256 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.172    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.794     6.378 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.542     7.921    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_100MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     7.993 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=81, routed)          1.204     9.197    UUT5/UUT5a/Clk_100MHz_0
    SLICE_X93Y81         FDRE                                         r  UUT5/UUT5a/BRAM_addr_reg[2]/C
                         clock pessimism              0.106     9.304    
                         clock uncertainty           -0.215     9.089    
    SLICE_X93Y81         FDRE (Setup_fdre_C_D)        0.032     9.121    UUT5/UUT5a/BRAM_addr_reg[2]
  -------------------------------------------------------------------
                         required time                          9.121    
                         arrival time                          -4.596    
  -------------------------------------------------------------------
                         slack                                  4.525    

Slack (MET) :             4.554ns  (required time - arrival time)
  Source:                 UUT4/CounterY_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by Clk_25MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT5/UUT5a/BRAM_addr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk_100MHz_clockGen_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk_100MHz_clockGen_clk_wiz_0_0 rise@10.000ns - Clk_25MHz_clockGen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.995ns  (logic 3.318ns (66.432%)  route 1.677ns (33.568%))
  Logic Levels:           2  (DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.803ns = ( 9.197 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.395ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_25MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.323     1.323 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.013     2.336    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.851    -3.515 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.694    -1.821    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_25MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079    -1.742 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=62, routed)          1.347    -0.395    UUT4/CLK
    SLICE_X98Y81         FDCE                                         r  UUT4/CounterY_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y81         FDCE (Prop_fdce_C_Q)         0.393    -0.002 r  UUT4/CounterY_reg[1]/Q
                         net (fo=9, routed)           0.953     0.951    UUT5/UUT5a/BRAM_addr0_0[1]
    DSP48_X3Y33          DSP48E1 (Prop_dsp48e1_A[1]_P[7])
                                                      2.823     3.774 r  UUT5/UUT5a/BRAM_addr0/P[7]
                         net (fo=1, routed)           0.723     4.497    UUT5/UUT5a/BRAM_addr0_n_98
    SLICE_X93Y81         LUT2 (Prop_lut2_I0_O)        0.102     4.599 r  UUT5/UUT5a/BRAM_addr[7]_i_1/O
                         net (fo=1, routed)           0.000     4.599    UUT5/UUT5a/BRAM_addr[7]_i_1_n_0
    SLICE_X93Y81         FDRE                                         r  UUT5/UUT5a/BRAM_addr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_clockGen_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  SysClk (IN)
                         net (fo=0)                   0.000    10.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.256    11.256 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.172    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.794     6.378 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.542     7.921    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_100MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     7.993 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=81, routed)          1.204     9.197    UUT5/UUT5a/Clk_100MHz_0
    SLICE_X93Y81         FDRE                                         r  UUT5/UUT5a/BRAM_addr_reg[7]/C
                         clock pessimism              0.106     9.304    
                         clock uncertainty           -0.215     9.089    
    SLICE_X93Y81         FDRE (Setup_fdre_C_D)        0.064     9.153    UUT5/UUT5a/BRAM_addr_reg[7]
  -------------------------------------------------------------------
                         required time                          9.153    
                         arrival time                          -4.599    
  -------------------------------------------------------------------
                         slack                                  4.554    

Slack (MET) :             4.556ns  (required time - arrival time)
  Source:                 UUT4/CounterY_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by Clk_25MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT5/UUT5a/BRAM_addr_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk_100MHz_clockGen_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk_100MHz_clockGen_clk_wiz_0_0 rise@10.000ns - Clk_25MHz_clockGen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.999ns  (logic 3.313ns (66.279%)  route 1.686ns (33.721%))
  Logic Levels:           2  (DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.802ns = ( 9.198 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.395ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_25MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.323     1.323 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.013     2.336    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.851    -3.515 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.694    -1.821    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_25MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079    -1.742 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=62, routed)          1.347    -0.395    UUT4/CLK
    SLICE_X98Y81         FDCE                                         r  UUT4/CounterY_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y81         FDCE (Prop_fdce_C_Q)         0.393    -0.002 r  UUT4/CounterY_reg[1]/Q
                         net (fo=9, routed)           0.953     0.951    UUT5/UUT5a/BRAM_addr0_0[1]
    DSP48_X3Y33          DSP48E1 (Prop_dsp48e1_A[1]_P[10])
                                                      2.823     3.774 r  UUT5/UUT5a/BRAM_addr0/P[10]
                         net (fo=1, routed)           0.732     4.506    UUT5/UUT5a/BRAM_addr0_n_95
    SLICE_X92Y82         LUT2 (Prop_lut2_I0_O)        0.097     4.603 r  UUT5/UUT5a/BRAM_addr[10]_i_1/O
                         net (fo=1, routed)           0.000     4.603    UUT5/UUT5a/BRAM_addr[10]_i_1_n_0
    SLICE_X92Y82         FDRE                                         r  UUT5/UUT5a/BRAM_addr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_clockGen_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  SysClk (IN)
                         net (fo=0)                   0.000    10.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.256    11.256 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.172    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.794     6.378 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.542     7.921    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_100MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     7.993 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=81, routed)          1.205     9.198    UUT5/UUT5a/Clk_100MHz_0
    SLICE_X92Y82         FDRE                                         r  UUT5/UUT5a/BRAM_addr_reg[10]/C
                         clock pessimism              0.106     9.305    
                         clock uncertainty           -0.215     9.090    
    SLICE_X92Y82         FDRE (Setup_fdre_C_D)        0.069     9.159    UUT5/UUT5a/BRAM_addr_reg[10]
  -------------------------------------------------------------------
                         required time                          9.159    
                         arrival time                          -4.603    
  -------------------------------------------------------------------
                         slack                                  4.556    

Slack (MET) :             4.564ns  (required time - arrival time)
  Source:                 UUT4/CounterY_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by Clk_25MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT5/UUT5a/BRAM_addr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk_100MHz_clockGen_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk_100MHz_clockGen_clk_wiz_0_0 rise@10.000ns - Clk_25MHz_clockGen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.985ns  (logic 3.315ns (66.506%)  route 1.670ns (33.494%))
  Logic Levels:           2  (DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.803ns = ( 9.197 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.395ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_25MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.323     1.323 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.013     2.336    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.851    -3.515 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.694    -1.821    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_25MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079    -1.742 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=62, routed)          1.347    -0.395    UUT4/CLK
    SLICE_X98Y81         FDCE                                         r  UUT4/CounterY_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y81         FDCE (Prop_fdce_C_Q)         0.393    -0.002 r  UUT4/CounterY_reg[1]/Q
                         net (fo=9, routed)           0.953     0.951    UUT5/UUT5a/BRAM_addr0_0[1]
    DSP48_X3Y33          DSP48E1 (Prop_dsp48e1_A[1]_P[5])
                                                      2.823     3.774 r  UUT5/UUT5a/BRAM_addr0/P[5]
                         net (fo=1, routed)           0.716     4.490    UUT5/UUT5a/BRAM_addr0_n_100
    SLICE_X93Y81         LUT2 (Prop_lut2_I0_O)        0.099     4.589 r  UUT5/UUT5a/BRAM_addr[5]_i_1/O
                         net (fo=1, routed)           0.000     4.589    UUT5/UUT5a/BRAM_addr[5]_i_1_n_0
    SLICE_X93Y81         FDRE                                         r  UUT5/UUT5a/BRAM_addr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_clockGen_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  SysClk (IN)
                         net (fo=0)                   0.000    10.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.256    11.256 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.172    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.794     6.378 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.542     7.921    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_100MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     7.993 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=81, routed)          1.204     9.197    UUT5/UUT5a/Clk_100MHz_0
    SLICE_X93Y81         FDRE                                         r  UUT5/UUT5a/BRAM_addr_reg[5]/C
                         clock pessimism              0.106     9.304    
                         clock uncertainty           -0.215     9.089    
    SLICE_X93Y81         FDRE (Setup_fdre_C_D)        0.064     9.153    UUT5/UUT5a/BRAM_addr_reg[5]
  -------------------------------------------------------------------
                         required time                          9.153    
                         arrival time                          -4.589    
  -------------------------------------------------------------------
                         slack                                  4.564    

Slack (MET) :             4.595ns  (required time - arrival time)
  Source:                 UUT4/CounterY_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by Clk_25MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT5/UUT5a/BRAM_addr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk_100MHz_clockGen_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk_100MHz_clockGen_clk_wiz_0_0 rise@10.000ns - Clk_25MHz_clockGen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.989ns  (logic 3.316ns (66.472%)  route 1.673ns (33.528%))
  Logic Levels:           2  (DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.802ns = ( 9.198 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.395ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_25MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.323     1.323 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.013     2.336    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.851    -3.515 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.694    -1.821    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_25MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079    -1.742 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=62, routed)          1.347    -0.395    UUT4/CLK
    SLICE_X98Y81         FDCE                                         r  UUT4/CounterY_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y81         FDCE (Prop_fdce_C_Q)         0.393    -0.002 r  UUT4/CounterY_reg[1]/Q
                         net (fo=9, routed)           0.953     0.951    UUT5/UUT5a/BRAM_addr0_0[1]
    DSP48_X3Y33          DSP48E1 (Prop_dsp48e1_A[1]_P[11])
                                                      2.823     3.774 r  UUT5/UUT5a/BRAM_addr0/P[11]
                         net (fo=1, routed)           0.719     4.493    UUT5/UUT5a/BRAM_addr0_n_94
    SLICE_X92Y82         LUT2 (Prop_lut2_I0_O)        0.100     4.593 r  UUT5/UUT5a/BRAM_addr[11]_i_1/O
                         net (fo=1, routed)           0.000     4.593    UUT5/UUT5a/BRAM_addr[11]_i_1_n_0
    SLICE_X92Y82         FDRE                                         r  UUT5/UUT5a/BRAM_addr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_clockGen_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  SysClk (IN)
                         net (fo=0)                   0.000    10.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.256    11.256 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.172    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.794     6.378 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.542     7.921    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_100MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     7.993 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=81, routed)          1.205     9.198    UUT5/UUT5a/Clk_100MHz_0
    SLICE_X92Y82         FDRE                                         r  UUT5/UUT5a/BRAM_addr_reg[11]/C
                         clock pessimism              0.106     9.305    
                         clock uncertainty           -0.215     9.090    
    SLICE_X92Y82         FDRE (Setup_fdre_C_D)        0.098     9.188    UUT5/UUT5a/BRAM_addr_reg[11]
  -------------------------------------------------------------------
                         required time                          9.188    
                         arrival time                          -4.593    
  -------------------------------------------------------------------
                         slack                                  4.595    

Slack (MET) :             4.601ns  (required time - arrival time)
  Source:                 UUT4/CounterY_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by Clk_25MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT5/UUT5a/BRAM_addr_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk_100MHz_clockGen_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk_100MHz_clockGen_clk_wiz_0_0 rise@10.000ns - Clk_25MHz_clockGen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.984ns  (logic 3.314ns (66.499%)  route 1.670ns (33.501%))
  Logic Levels:           2  (DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.801ns = ( 9.199 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.395ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_25MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.323     1.323 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.013     2.336    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.851    -3.515 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.694    -1.821    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_25MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079    -1.742 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=62, routed)          1.347    -0.395    UUT4/CLK
    SLICE_X98Y81         FDCE                                         r  UUT4/CounterY_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y81         FDCE (Prop_fdce_C_Q)         0.393    -0.002 r  UUT4/CounterY_reg[1]/Q
                         net (fo=9, routed)           0.953     0.951    UUT5/UUT5a/BRAM_addr0_0[1]
    DSP48_X3Y33          DSP48E1 (Prop_dsp48e1_A[1]_P[15])
                                                      2.823     3.774 r  UUT5/UUT5a/BRAM_addr0/P[15]
                         net (fo=1, routed)           0.716     4.490    UUT5/UUT5a/BRAM_addr0_n_90
    SLICE_X92Y83         LUT2 (Prop_lut2_I0_O)        0.098     4.588 r  UUT5/UUT5a/BRAM_addr[15]_i_2/O
                         net (fo=1, routed)           0.000     4.588    UUT5/UUT5a/BRAM_addr[15]_i_2_n_0
    SLICE_X92Y83         FDRE                                         r  UUT5/UUT5a/BRAM_addr_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_clockGen_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  SysClk (IN)
                         net (fo=0)                   0.000    10.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.256    11.256 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.172    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.794     6.378 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.542     7.921    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_100MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     7.993 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=81, routed)          1.206     9.199    UUT5/UUT5a/Clk_100MHz_0
    SLICE_X92Y83         FDRE                                         r  UUT5/UUT5a/BRAM_addr_reg[15]/C
                         clock pessimism              0.106     9.306    
                         clock uncertainty           -0.215     9.091    
    SLICE_X92Y83         FDRE (Setup_fdre_C_D)        0.098     9.189    UUT5/UUT5a/BRAM_addr_reg[15]
  -------------------------------------------------------------------
                         required time                          9.189    
                         arrival time                          -4.588    
  -------------------------------------------------------------------
                         slack                                  4.601    

Slack (MET) :             4.673ns  (required time - arrival time)
  Source:                 UUT4/CounterY_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by Clk_25MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT5/UUT5a/BRAM_addr_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk_100MHz_clockGen_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk_100MHz_clockGen_clk_wiz_0_0 rise@10.000ns - Clk_25MHz_clockGen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.842ns  (logic 3.313ns (68.429%)  route 1.529ns (31.571%))
  Logic Levels:           2  (DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.803ns = ( 9.197 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.395ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_25MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.323     1.323 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.013     2.336    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.851    -3.515 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.694    -1.821    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_25MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079    -1.742 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=62, routed)          1.347    -0.395    UUT4/CLK
    SLICE_X98Y81         FDCE                                         r  UUT4/CounterY_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y81         FDCE (Prop_fdce_C_Q)         0.393    -0.002 r  UUT4/CounterY_reg[1]/Q
                         net (fo=9, routed)           0.953     0.951    UUT5/UUT5a/BRAM_addr0_0[1]
    DSP48_X3Y33          DSP48E1 (Prop_dsp48e1_A[1]_P[0])
                                                      2.823     3.774 r  UUT5/UUT5a/BRAM_addr0/P[0]
                         net (fo=1, routed)           0.575     4.349    UUT5/UUT5a/BRAM_addr0_n_105
    SLICE_X93Y81         LUT2 (Prop_lut2_I0_O)        0.097     4.446 r  UUT5/UUT5a/BRAM_addr[0]_i_1/O
                         net (fo=1, routed)           0.000     4.446    UUT5/UUT5a/BRAM_addr[0]_i_1_n_0
    SLICE_X93Y81         FDRE                                         r  UUT5/UUT5a/BRAM_addr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_clockGen_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  SysClk (IN)
                         net (fo=0)                   0.000    10.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.256    11.256 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.172    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.794     6.378 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.542     7.921    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_100MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     7.993 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=81, routed)          1.204     9.197    UUT5/UUT5a/Clk_100MHz_0
    SLICE_X93Y81         FDRE                                         r  UUT5/UUT5a/BRAM_addr_reg[0]/C
                         clock pessimism              0.106     9.304    
                         clock uncertainty           -0.215     9.089    
    SLICE_X93Y81         FDRE (Setup_fdre_C_D)        0.030     9.119    UUT5/UUT5a/BRAM_addr_reg[0]
  -------------------------------------------------------------------
                         required time                          9.119    
                         arrival time                          -4.446    
  -------------------------------------------------------------------
                         slack                                  4.673    

Slack (MET) :             4.681ns  (required time - arrival time)
  Source:                 UUT4/CounterY_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by Clk_25MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT5/UUT5a/BRAM_addr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk_100MHz_clockGen_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk_100MHz_clockGen_clk_wiz_0_0 rise@10.000ns - Clk_25MHz_clockGen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.867ns  (logic 3.327ns (68.360%)  route 1.540ns (31.640%))
  Logic Levels:           2  (DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.803ns = ( 9.197 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.395ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_25MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.323     1.323 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.013     2.336    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.851    -3.515 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.694    -1.821    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_25MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079    -1.742 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=62, routed)          1.347    -0.395    UUT4/CLK
    SLICE_X98Y81         FDCE                                         r  UUT4/CounterY_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y81         FDCE (Prop_fdce_C_Q)         0.393    -0.002 r  UUT4/CounterY_reg[1]/Q
                         net (fo=9, routed)           0.953     0.951    UUT5/UUT5a/BRAM_addr0_0[1]
    DSP48_X3Y33          DSP48E1 (Prop_dsp48e1_A[1]_P[3])
                                                      2.823     3.774 r  UUT5/UUT5a/BRAM_addr0/P[3]
                         net (fo=1, routed)           0.587     4.361    UUT5/UUT5a/BRAM_addr0_n_102
    SLICE_X93Y81         LUT2 (Prop_lut2_I0_O)        0.111     4.472 r  UUT5/UUT5a/BRAM_addr[3]_i_1/O
                         net (fo=1, routed)           0.000     4.472    UUT5/UUT5a/BRAM_addr[3]_i_1_n_0
    SLICE_X93Y81         FDRE                                         r  UUT5/UUT5a/BRAM_addr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_clockGen_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  SysClk (IN)
                         net (fo=0)                   0.000    10.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.256    11.256 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.172    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.794     6.378 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.542     7.921    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_100MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     7.993 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=81, routed)          1.204     9.197    UUT5/UUT5a/Clk_100MHz_0
    SLICE_X93Y81         FDRE                                         r  UUT5/UUT5a/BRAM_addr_reg[3]/C
                         clock pessimism              0.106     9.304    
                         clock uncertainty           -0.215     9.089    
    SLICE_X93Y81         FDRE (Setup_fdre_C_D)        0.064     9.153    UUT5/UUT5a/BRAM_addr_reg[3]
  -------------------------------------------------------------------
                         required time                          9.153    
                         arrival time                          -4.472    
  -------------------------------------------------------------------
                         slack                                  4.681    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 UUT4/CounterY_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by Clk_25MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT5/UUT5a/FSM_State_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by Clk_100MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk_100MHz_clockGen_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_100MHz_clockGen_clk_wiz_0_0 rise@0.000ns - Clk_25MHz_clockGen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.888ns  (logic 0.291ns (32.786%)  route 0.597ns (67.214%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_25MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_25MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=62, routed)          0.601    -0.607    UUT4/CLK
    SLICE_X98Y81         FDCE                                         r  UUT4/CounterY_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y81         FDCE (Prop_fdce_C_Q)         0.148    -0.459 f  UUT4/CounterY_reg[3]/Q
                         net (fo=9, routed)           0.240    -0.218    UUT4/CounterY_reg[9]_0[3]
    SLICE_X96Y82         LUT6 (Prop_lut6_I3_O)        0.098    -0.120 r  UUT4/CounterY[9]_i_2/O
                         net (fo=10, routed)          0.356     0.236    UUT5/UUT5a/FSM_State_reg[0]_1
    SLICE_X95Y83         LUT4 (Prop_lut4_I3_O)        0.045     0.281 r  UUT5/UUT5a/FSM_State[0]_i_1/O
                         net (fo=1, routed)           0.000     0.281    UUT5/UUT5a/FSM_State[0]_i_1_n_0
    SLICE_X95Y83         FDSE                                         r  UUT5/UUT5a/FSM_State_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.496 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.744    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_100MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=81, routed)          0.870    -0.845    UUT5/UUT5a/Clk_100MHz_0
    SLICE_X95Y83         FDSE                                         r  UUT5/UUT5a/FSM_State_reg[0]/C
                         clock pessimism              0.567    -0.279    
                         clock uncertainty            0.215    -0.064    
    SLICE_X95Y83         FDSE (Hold_fdse_C_D)         0.092     0.028    UUT5/UUT5a/FSM_State_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.028    
                         arrival time                           0.281    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 UUT4/CounterY_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by Clk_25MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT5/UUT5a/FSM_State_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk_100MHz_clockGen_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_100MHz_clockGen_clk_wiz_0_0 rise@0.000ns - Clk_25MHz_clockGen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.927ns  (logic 0.292ns (31.500%)  route 0.635ns (68.500%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_25MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_25MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=62, routed)          0.600    -0.608    UUT4/CLK
    SLICE_X96Y81         FDCE                                         r  UUT4/CounterY_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y81         FDCE (Prop_fdce_C_Q)         0.148    -0.460 f  UUT4/CounterY_reg[7]/Q
                         net (fo=6, routed)           0.247    -0.213    UUT4/CounterY_reg[9]_0[7]
    SLICE_X96Y82         LUT5 (Prop_lut5_I1_O)        0.099    -0.114 f  UUT4/CounterY[0]_i_2/O
                         net (fo=3, routed)           0.388     0.274    UUT4/CounterY[0]_i_2_n_0
    SLICE_X98Y82         LUT6 (Prop_lut6_I5_O)        0.045     0.319 r  UUT4/FSM_State[1]_i_1/O
                         net (fo=1, routed)           0.000     0.319    UUT5/UUT5a/D[0]
    SLICE_X98Y82         FDRE                                         r  UUT5/UUT5a/FSM_State_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.496 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.744    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_100MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=81, routed)          0.870    -0.845    UUT5/UUT5a/Clk_100MHz_0
    SLICE_X98Y82         FDRE                                         r  UUT5/UUT5a/FSM_State_reg[1]/C
                         clock pessimism              0.567    -0.279    
                         clock uncertainty            0.215    -0.064    
    SLICE_X98Y82         FDRE (Hold_fdre_C_D)         0.120     0.056    UUT5/UUT5a/FSM_State_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.056    
                         arrival time                           0.319    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.306ns  (arrival time - required time)
  Source:                 UUT4/ReadCounterX_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by Clk_25MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT5/UUT5a/BRAM_addr_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk_100MHz_clockGen_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_100MHz_clockGen_clk_wiz_0_0 rise@0.000ns - Clk_25MHz_clockGen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.968ns  (logic 0.517ns (53.399%)  route 0.451ns (46.601%))
  Logic Levels:           2  (DSP48E1=1 LUT2=1)
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_25MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_25MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=62, routed)          0.601    -0.607    UUT4/CLK
    SLICE_X94Y82         FDCE                                         r  UUT4/ReadCounterX_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y82         FDCE (Prop_fdce_C_Q)         0.164    -0.443 r  UUT4/ReadCounterX_reg[9]/Q
                         net (fo=3, routed)           0.207    -0.236    UUT5/UUT5a/BRAM_addr0_1[9]
    DSP48_X3Y33          DSP48E1 (Prop_dsp48e1_C[9]_P[14])
                                                      0.308     0.072 r  UUT5/UUT5a/BRAM_addr0/P[14]
                         net (fo=1, routed)           0.244     0.317    UUT5/UUT5a/BRAM_addr0_n_91
    SLICE_X92Y83         LUT2 (Prop_lut2_I0_O)        0.045     0.362 r  UUT5/UUT5a/BRAM_addr[14]_i_1/O
                         net (fo=1, routed)           0.000     0.362    UUT5/UUT5a/BRAM_addr[14]_i_1_n_0
    SLICE_X92Y83         FDRE                                         r  UUT5/UUT5a/BRAM_addr_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.496 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.744    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_100MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=81, routed)          0.869    -0.846    UUT5/UUT5a/Clk_100MHz_0
    SLICE_X92Y83         FDRE                                         r  UUT5/UUT5a/BRAM_addr_reg[14]/C
                         clock pessimism              0.567    -0.280    
                         clock uncertainty            0.215    -0.065    
    SLICE_X92Y83         FDRE (Hold_fdre_C_D)         0.121     0.056    UUT5/UUT5a/BRAM_addr_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.056    
                         arrival time                           0.362    
  -------------------------------------------------------------------
                         slack                                  0.306    

Slack (MET) :             0.318ns  (arrival time - required time)
  Source:                 UUT4/ReadCounterX_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by Clk_25MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT5/UUT5a/BRAM_addr_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk_100MHz_clockGen_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_100MHz_clockGen_clk_wiz_0_0 rise@0.000ns - Clk_25MHz_clockGen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.990ns  (logic 0.515ns (52.011%)  route 0.475ns (47.989%))
  Logic Levels:           2  (DSP48E1=1 LUT2=1)
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_25MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_25MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=62, routed)          0.601    -0.607    UUT4/CLK
    SLICE_X94Y82         FDCE                                         r  UUT4/ReadCounterX_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y82         FDCE (Prop_fdce_C_Q)         0.164    -0.443 r  UUT4/ReadCounterX_reg[9]/Q
                         net (fo=3, routed)           0.207    -0.236    UUT5/UUT5a/BRAM_addr0_1[9]
    DSP48_X3Y33          DSP48E1 (Prop_dsp48e1_C[9]_P[13])
                                                      0.308     0.072 r  UUT5/UUT5a/BRAM_addr0/P[13]
                         net (fo=1, routed)           0.268     0.341    UUT5/UUT5a/BRAM_addr0_n_92
    SLICE_X92Y83         LUT2 (Prop_lut2_I0_O)        0.043     0.384 r  UUT5/UUT5a/BRAM_addr[13]_i_1/O
                         net (fo=1, routed)           0.000     0.384    UUT5/UUT5a/BRAM_addr[13]_i_1_n_0
    SLICE_X92Y83         FDRE                                         r  UUT5/UUT5a/BRAM_addr_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.496 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.744    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_100MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=81, routed)          0.869    -0.846    UUT5/UUT5a/Clk_100MHz_0
    SLICE_X92Y83         FDRE                                         r  UUT5/UUT5a/BRAM_addr_reg[13]/C
                         clock pessimism              0.567    -0.280    
                         clock uncertainty            0.215    -0.065    
    SLICE_X92Y83         FDRE (Hold_fdre_C_D)         0.131     0.066    UUT5/UUT5a/BRAM_addr_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.384    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.318ns  (arrival time - required time)
  Source:                 UUT4/ReadCounterX_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by Clk_25MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT5/UUT5a/BRAM_addr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk_100MHz_clockGen_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_100MHz_clockGen_clk_wiz_0_0 rise@0.000ns - Clk_25MHz_clockGen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.965ns  (logic 0.518ns (53.706%)  route 0.447ns (46.294%))
  Logic Levels:           2  (DSP48E1=1 LUT2=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_25MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_25MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=62, routed)          0.601    -0.607    UUT4/CLK
    SLICE_X94Y82         FDCE                                         r  UUT4/ReadCounterX_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y82         FDCE (Prop_fdce_C_Q)         0.164    -0.443 r  UUT4/ReadCounterX_reg[9]/Q
                         net (fo=3, routed)           0.207    -0.236    UUT5/UUT5a/BRAM_addr0_1[9]
    DSP48_X3Y33          DSP48E1 (Prop_dsp48e1_C[9]_P[1])
                                                      0.308     0.072 r  UUT5/UUT5a/BRAM_addr0/P[1]
                         net (fo=1, routed)           0.240     0.312    UUT5/UUT5a/BRAM_addr0_n_104
    SLICE_X93Y81         LUT2 (Prop_lut2_I0_O)        0.046     0.358 r  UUT5/UUT5a/BRAM_addr[1]_i_1/O
                         net (fo=1, routed)           0.000     0.358    UUT5/UUT5a/BRAM_addr[1]_i_1_n_0
    SLICE_X93Y81         FDRE                                         r  UUT5/UUT5a/BRAM_addr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.496 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.744    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_100MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=81, routed)          0.867    -0.848    UUT5/UUT5a/Clk_100MHz_0
    SLICE_X93Y81         FDRE                                         r  UUT5/UUT5a/BRAM_addr_reg[1]/C
                         clock pessimism              0.567    -0.282    
                         clock uncertainty            0.215    -0.067    
    SLICE_X93Y81         FDRE (Hold_fdre_C_D)         0.107     0.040    UUT5/UUT5a/BRAM_addr_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.040    
                         arrival time                           0.358    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 UUT4/ReadCounterX_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by Clk_25MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT5/UUT5a/BRAM_addr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk_100MHz_clockGen_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_100MHz_clockGen_clk_wiz_0_0 rise@0.000ns - Clk_25MHz_clockGen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.990ns  (logic 0.515ns (52.011%)  route 0.475ns (47.989%))
  Logic Levels:           2  (DSP48E1=1 LUT2=1)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_25MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_25MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=62, routed)          0.601    -0.607    UUT4/CLK
    SLICE_X94Y82         FDCE                                         r  UUT4/ReadCounterX_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y82         FDCE (Prop_fdce_C_Q)         0.164    -0.443 r  UUT4/ReadCounterX_reg[9]/Q
                         net (fo=3, routed)           0.207    -0.236    UUT5/UUT5a/BRAM_addr0_1[9]
    DSP48_X3Y33          DSP48E1 (Prop_dsp48e1_C[9]_P[9])
                                                      0.308     0.072 r  UUT5/UUT5a/BRAM_addr0/P[9]
                         net (fo=1, routed)           0.268     0.341    UUT5/UUT5a/BRAM_addr0_n_96
    SLICE_X92Y82         LUT2 (Prop_lut2_I0_O)        0.043     0.384 r  UUT5/UUT5a/BRAM_addr[9]_i_1/O
                         net (fo=1, routed)           0.000     0.384    UUT5/UUT5a/BRAM_addr[9]_i_1_n_0
    SLICE_X92Y82         FDRE                                         r  UUT5/UUT5a/BRAM_addr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.496 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.744    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_100MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=81, routed)          0.868    -0.847    UUT5/UUT5a/Clk_100MHz_0
    SLICE_X92Y82         FDRE                                         r  UUT5/UUT5a/BRAM_addr_reg[9]/C
                         clock pessimism              0.567    -0.281    
                         clock uncertainty            0.215    -0.066    
    SLICE_X92Y82         FDRE (Hold_fdre_C_D)         0.131     0.065    UUT5/UUT5a/BRAM_addr_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.384    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.334ns  (arrival time - required time)
  Source:                 UUT4/ReadCounterX_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by Clk_25MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT5/UUT5a/BRAM_addr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk_100MHz_clockGen_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_100MHz_clockGen_clk_wiz_0_0 rise@0.000ns - Clk_25MHz_clockGen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.965ns  (logic 0.517ns (53.565%)  route 0.448ns (46.435%))
  Logic Levels:           2  (DSP48E1=1 LUT2=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_25MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_25MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=62, routed)          0.601    -0.607    UUT4/CLK
    SLICE_X94Y82         FDCE                                         r  UUT4/ReadCounterX_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y82         FDCE (Prop_fdce_C_Q)         0.164    -0.443 r  UUT4/ReadCounterX_reg[9]/Q
                         net (fo=3, routed)           0.207    -0.236    UUT5/UUT5a/BRAM_addr0_1[9]
    DSP48_X3Y33          DSP48E1 (Prop_dsp48e1_C[9]_P[4])
                                                      0.308     0.072 r  UUT5/UUT5a/BRAM_addr0/P[4]
                         net (fo=1, routed)           0.241     0.314    UUT5/UUT5a/BRAM_addr0_n_101
    SLICE_X93Y81         LUT2 (Prop_lut2_I0_O)        0.045     0.359 r  UUT5/UUT5a/BRAM_addr[4]_i_1/O
                         net (fo=1, routed)           0.000     0.359    UUT5/UUT5a/BRAM_addr[4]_i_1_n_0
    SLICE_X93Y81         FDRE                                         r  UUT5/UUT5a/BRAM_addr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.496 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.744    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_100MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=81, routed)          0.867    -0.848    UUT5/UUT5a/Clk_100MHz_0
    SLICE_X93Y81         FDRE                                         r  UUT5/UUT5a/BRAM_addr_reg[4]/C
                         clock pessimism              0.567    -0.282    
                         clock uncertainty            0.215    -0.067    
    SLICE_X93Y81         FDRE (Hold_fdre_C_D)         0.092     0.025    UUT5/UUT5a/BRAM_addr_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.025    
                         arrival time                           0.359    
  -------------------------------------------------------------------
                         slack                                  0.334    

Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 UUT4/ReadCounterX_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by Clk_25MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT5/UUT5a/BRAM_addr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk_100MHz_clockGen_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_100MHz_clockGen_clk_wiz_0_0 rise@0.000ns - Clk_25MHz_clockGen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.967ns  (logic 0.517ns (53.455%)  route 0.450ns (46.545%))
  Logic Levels:           2  (DSP48E1=1 LUT2=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_25MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_25MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=62, routed)          0.601    -0.607    UUT4/CLK
    SLICE_X94Y82         FDCE                                         r  UUT4/ReadCounterX_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y82         FDCE (Prop_fdce_C_Q)         0.164    -0.443 r  UUT4/ReadCounterX_reg[9]/Q
                         net (fo=3, routed)           0.207    -0.236    UUT5/UUT5a/BRAM_addr0_1[9]
    DSP48_X3Y33          DSP48E1 (Prop_dsp48e1_C[9]_P[6])
                                                      0.308     0.072 r  UUT5/UUT5a/BRAM_addr0/P[6]
                         net (fo=1, routed)           0.243     0.316    UUT5/UUT5a/BRAM_addr0_n_99
    SLICE_X93Y81         LUT2 (Prop_lut2_I0_O)        0.045     0.361 r  UUT5/UUT5a/BRAM_addr[6]_i_1/O
                         net (fo=1, routed)           0.000     0.361    UUT5/UUT5a/BRAM_addr[6]_i_1_n_0
    SLICE_X93Y81         FDRE                                         r  UUT5/UUT5a/BRAM_addr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.496 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.744    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_100MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=81, routed)          0.867    -0.848    UUT5/UUT5a/Clk_100MHz_0
    SLICE_X93Y81         FDRE                                         r  UUT5/UUT5a/BRAM_addr_reg[6]/C
                         clock pessimism              0.567    -0.282    
                         clock uncertainty            0.215    -0.067    
    SLICE_X93Y81         FDRE (Hold_fdre_C_D)         0.092     0.025    UUT5/UUT5a/BRAM_addr_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.025    
                         arrival time                           0.361    
  -------------------------------------------------------------------
                         slack                                  0.336    

Slack (MET) :             0.338ns  (arrival time - required time)
  Source:                 UUT4/ReadCounterX_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by Clk_25MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT5/UUT5a/BRAM_addr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk_100MHz_clockGen_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_100MHz_clockGen_clk_wiz_0_0 rise@0.000ns - Clk_25MHz_clockGen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.985ns  (logic 0.515ns (52.311%)  route 0.470ns (47.689%))
  Logic Levels:           2  (DSP48E1=1 LUT2=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_25MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_25MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=62, routed)          0.601    -0.607    UUT4/CLK
    SLICE_X94Y82         FDCE                                         r  UUT4/ReadCounterX_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y82         FDCE (Prop_fdce_C_Q)         0.164    -0.443 r  UUT4/ReadCounterX_reg[9]/Q
                         net (fo=3, routed)           0.207    -0.236    UUT5/UUT5a/BRAM_addr0_1[9]
    DSP48_X3Y33          DSP48E1 (Prop_dsp48e1_C[9]_P[3])
                                                      0.308     0.072 r  UUT5/UUT5a/BRAM_addr0/P[3]
                         net (fo=1, routed)           0.263     0.335    UUT5/UUT5a/BRAM_addr0_n_102
    SLICE_X93Y81         LUT2 (Prop_lut2_I0_O)        0.043     0.378 r  UUT5/UUT5a/BRAM_addr[3]_i_1/O
                         net (fo=1, routed)           0.000     0.378    UUT5/UUT5a/BRAM_addr[3]_i_1_n_0
    SLICE_X93Y81         FDRE                                         r  UUT5/UUT5a/BRAM_addr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.496 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.744    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_100MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=81, routed)          0.867    -0.848    UUT5/UUT5a/Clk_100MHz_0
    SLICE_X93Y81         FDRE                                         r  UUT5/UUT5a/BRAM_addr_reg[3]/C
                         clock pessimism              0.567    -0.282    
                         clock uncertainty            0.215    -0.067    
    SLICE_X93Y81         FDRE (Hold_fdre_C_D)         0.107     0.040    UUT5/UUT5a/BRAM_addr_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.040    
                         arrival time                           0.378    
  -------------------------------------------------------------------
                         slack                                  0.338    

Slack (MET) :             0.356ns  (arrival time - required time)
  Source:                 UUT4/ReadCounterX_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by Clk_25MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT5/UUT5a/BRAM_addr_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk_100MHz_clockGen_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_100MHz_clockGen_clk_wiz_0_0 rise@0.000ns - Clk_25MHz_clockGen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.986ns  (logic 0.517ns (52.425%)  route 0.469ns (47.575%))
  Logic Levels:           2  (DSP48E1=1 LUT2=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_25MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_25MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=62, routed)          0.601    -0.607    UUT4/CLK
    SLICE_X94Y82         FDCE                                         r  UUT4/ReadCounterX_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y82         FDCE (Prop_fdce_C_Q)         0.164    -0.443 r  UUT4/ReadCounterX_reg[9]/Q
                         net (fo=3, routed)           0.207    -0.236    UUT5/UUT5a/BRAM_addr0_1[9]
    DSP48_X3Y33          DSP48E1 (Prop_dsp48e1_C[9]_P[0])
                                                      0.308     0.072 r  UUT5/UUT5a/BRAM_addr0/P[0]
                         net (fo=1, routed)           0.262     0.335    UUT5/UUT5a/BRAM_addr0_n_105
    SLICE_X93Y81         LUT2 (Prop_lut2_I0_O)        0.045     0.380 r  UUT5/UUT5a/BRAM_addr[0]_i_1/O
                         net (fo=1, routed)           0.000     0.380    UUT5/UUT5a/BRAM_addr[0]_i_1_n_0
    SLICE_X93Y81         FDRE                                         r  UUT5/UUT5a/BRAM_addr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.496 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.744    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_100MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=81, routed)          0.867    -0.848    UUT5/UUT5a/Clk_100MHz_0
    SLICE_X93Y81         FDRE                                         r  UUT5/UUT5a/BRAM_addr_reg[0]/C
                         clock pessimism              0.567    -0.282    
                         clock uncertainty            0.215    -0.067    
    SLICE_X93Y81         FDRE (Hold_fdre_C_D)         0.091     0.024    UUT5/UUT5a/BRAM_addr_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.024    
                         arrival time                           0.380    
  -------------------------------------------------------------------
                         slack                                  0.356    





---------------------------------------------------------------------------------------------------
From Clock:  Clk_25MHz_clockGen_clk_wiz_0_0
  To Clock:  Clk_250MHz_clockGen_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        1.610ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.101ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.610ns  (required time - arrival time)
  Source:                 UUT6/TMDS_CH2/dout_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by Clk_25MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT7/SR_TMDS_Blue_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by Clk_250MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             Clk_250MHz_clockGen_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (Clk_250MHz_clockGen_clk_wiz_0_0 rise@4.000ns - Clk_25MHz_clockGen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.943ns  (logic 0.528ns (27.176%)  route 1.415ns (72.824%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.800ns = ( 3.200 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.392ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_25MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.323     1.323 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.013     2.336    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.851    -3.515 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.694    -1.821    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_25MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079    -1.742 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=62, routed)          1.350    -0.392    UUT6/TMDS_CH2/CLK
    SLICE_X95Y84         FDCE                                         r  UUT6/TMDS_CH2/dout_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y84         FDCE (Prop_fdce_C_Q)         0.313    -0.079 r  UUT6/TMDS_CH2/dout_reg[2]/Q
                         net (fo=3, routed)           1.415     1.336    UUT7/SR_TMDS_Blue_reg[9]_0[1]
    SLICE_X96Y83         LUT3 (Prop_lut3_I0_O)        0.215     1.551 r  UUT7/SR_TMDS_Blue[6]_i_1/O
                         net (fo=1, routed)           0.000     1.551    UUT7/SR_TMDS_Blue[6]_i_1_n_0
    SLICE_X96Y83         FDCE                                         r  UUT7/SR_TMDS_Blue_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_250MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  SysClk (IN)
                         net (fo=0)                   0.000     4.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.256     5.256 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     6.172    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.794     0.378 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.542     1.921    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_250MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     1.993 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.207     3.200    UUT7/CLK
    SLICE_X96Y83         FDCE                                         r  UUT7/SR_TMDS_Blue_reg[6]/C
                         clock pessimism              0.106     3.307    
                         clock uncertainty           -0.215     3.092    
    SLICE_X96Y83         FDCE (Setup_fdce_C_D)        0.069     3.161    UUT7/SR_TMDS_Blue_reg[6]
  -------------------------------------------------------------------
                         required time                          3.161    
                         arrival time                          -1.551    
  -------------------------------------------------------------------
                         slack                                  1.610    

Slack (MET) :             1.700ns  (required time - arrival time)
  Source:                 UUT6/TMDS_CH1/dout_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Clk_25MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT7/SR_TMDS_Green_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by Clk_250MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             Clk_250MHz_clockGen_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (Clk_250MHz_clockGen_clk_wiz_0_0 rise@4.000ns - Clk_25MHz_clockGen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.883ns  (logic 0.443ns (23.523%)  route 1.440ns (76.477%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.799ns = ( 3.201 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.392ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_25MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.323     1.323 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.013     2.336    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.851    -3.515 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.694    -1.821    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_25MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079    -1.742 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=62, routed)          1.350    -0.392    UUT6/TMDS_CH1/CLK
    SLICE_X99Y84         FDCE                                         r  UUT6/TMDS_CH1/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y84         FDCE (Prop_fdce_C_Q)         0.341    -0.051 r  UUT6/TMDS_CH1/dout_reg[0]/Q
                         net (fo=5, routed)           1.440     1.389    UUT7/SR_TMDS_Green_reg[9]_0[0]
    SLICE_X100Y83        LUT3 (Prop_lut3_I0_O)        0.102     1.491 r  UUT7/SR_TMDS_Green[7]_i_1/O
                         net (fo=1, routed)           0.000     1.491    UUT7/SR_TMDS_Green[7]_i_1_n_0
    SLICE_X100Y83        FDCE                                         r  UUT7/SR_TMDS_Green_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_250MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  SysClk (IN)
                         net (fo=0)                   0.000     4.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.256     5.256 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     6.172    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.794     0.378 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.542     1.921    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_250MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     1.993 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.208     3.201    UUT7/CLK
    SLICE_X100Y83        FDCE                                         r  UUT7/SR_TMDS_Green_reg[7]/C
                         clock pessimism              0.106     3.308    
                         clock uncertainty           -0.215     3.093    
    SLICE_X100Y83        FDCE (Setup_fdce_C_D)        0.098     3.191    UUT7/SR_TMDS_Green_reg[7]
  -------------------------------------------------------------------
                         required time                          3.191    
                         arrival time                          -1.491    
  -------------------------------------------------------------------
                         slack                                  1.700    

Slack (MET) :             1.715ns  (required time - arrival time)
  Source:                 UUT6/TMDS_CH2/dout_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Clk_25MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT7/SR_TMDS_Blue_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by Clk_250MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             Clk_250MHz_clockGen_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (Clk_250MHz_clockGen_clk_wiz_0_0 rise@4.000ns - Clk_25MHz_clockGen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.841ns  (logic 0.490ns (26.615%)  route 1.351ns (73.385%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.800ns = ( 3.200 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.392ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_25MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.323     1.323 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.013     2.336    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.851    -3.515 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.694    -1.821    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_25MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079    -1.742 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=62, routed)          1.350    -0.392    UUT6/TMDS_CH2/CLK
    SLICE_X94Y84         FDCE                                         r  UUT6/TMDS_CH2/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y84         FDCE (Prop_fdce_C_Q)         0.393     0.001 r  UUT6/TMDS_CH2/dout_reg[0]/Q
                         net (fo=5, routed)           1.351     1.352    UUT7/SR_TMDS_Blue_reg[9]_0[0]
    SLICE_X96Y83         LUT3 (Prop_lut3_I0_O)        0.097     1.449 r  UUT7/SR_TMDS_Blue[7]_i_1/O
                         net (fo=1, routed)           0.000     1.449    UUT7/SR_TMDS_Blue[7]_i_1_n_0
    SLICE_X96Y83         FDCE                                         r  UUT7/SR_TMDS_Blue_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_250MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  SysClk (IN)
                         net (fo=0)                   0.000     4.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.256     5.256 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     6.172    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.794     0.378 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.542     1.921    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_250MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     1.993 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.207     3.200    UUT7/CLK
    SLICE_X96Y83         FDCE                                         r  UUT7/SR_TMDS_Blue_reg[7]/C
                         clock pessimism              0.106     3.307    
                         clock uncertainty           -0.215     3.092    
    SLICE_X96Y83         FDCE (Setup_fdce_C_D)        0.072     3.164    UUT7/SR_TMDS_Blue_reg[7]
  -------------------------------------------------------------------
                         required time                          3.164    
                         arrival time                          -1.449    
  -------------------------------------------------------------------
                         slack                                  1.715    

Slack (MET) :             1.728ns  (required time - arrival time)
  Source:                 UUT6/TMDS_CH0/dout_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Clk_25MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT7/SR_TMDS_Red_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by Clk_250MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             Clk_250MHz_clockGen_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (Clk_250MHz_clockGen_clk_wiz_0_0 rise@4.000ns - Clk_25MHz_clockGen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.829ns  (logic 0.438ns (23.946%)  route 1.391ns (76.054%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.798ns = ( 3.202 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.391ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_25MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.323     1.323 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.013     2.336    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.851    -3.515 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.694    -1.821    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_25MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079    -1.742 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=62, routed)          1.351    -0.391    UUT6/TMDS_CH0/CLK
    SLICE_X97Y85         FDCE                                         r  UUT6/TMDS_CH0/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y85         FDCE (Prop_fdce_C_Q)         0.341    -0.050 r  UUT6/TMDS_CH0/dout_reg[0]/Q
                         net (fo=5, routed)           1.391     1.341    UUT7/SR_TMDS_Red_reg[9]_0[0]
    SLICE_X98Y85         LUT3 (Prop_lut3_I0_O)        0.097     1.438 r  UUT7/SR_TMDS_Red[3]_i_1/O
                         net (fo=1, routed)           0.000     1.438    UUT7/SR_TMDS_Red[3]_i_1_n_0
    SLICE_X98Y85         FDCE                                         r  UUT7/SR_TMDS_Red_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_250MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  SysClk (IN)
                         net (fo=0)                   0.000     4.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.256     5.256 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     6.172    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.794     0.378 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.542     1.921    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_250MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     1.993 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.209     3.202    UUT7/CLK
    SLICE_X98Y85         FDCE                                         r  UUT7/SR_TMDS_Red_reg[3]/C
                         clock pessimism              0.106     3.309    
                         clock uncertainty           -0.215     3.094    
    SLICE_X98Y85         FDCE (Setup_fdce_C_D)        0.072     3.166    UUT7/SR_TMDS_Red_reg[3]
  -------------------------------------------------------------------
                         required time                          3.166    
                         arrival time                          -1.438    
  -------------------------------------------------------------------
                         slack                                  1.728    

Slack (MET) :             1.738ns  (required time - arrival time)
  Source:                 UUT6/TMDS_CH0/dout_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by Clk_25MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT7/SR_TMDS_Red_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by Clk_250MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             Clk_250MHz_clockGen_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (Clk_250MHz_clockGen_clk_wiz_0_0 rise@4.000ns - Clk_25MHz_clockGen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.818ns  (logic 0.524ns (28.827%)  route 1.294ns (71.173%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.798ns = ( 3.202 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.391ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_25MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.323     1.323 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.013     2.336    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.851    -3.515 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.694    -1.821    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_25MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079    -1.742 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=62, routed)          1.351    -0.391    UUT6/TMDS_CH0/CLK
    SLICE_X97Y85         FDCE                                         r  UUT6/TMDS_CH0/dout_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y85         FDCE (Prop_fdce_C_Q)         0.313    -0.078 r  UUT6/TMDS_CH0/dout_reg[2]/Q
                         net (fo=3, routed)           1.294     1.216    UUT7/SR_TMDS_Red_reg[9]_0[1]
    SLICE_X98Y85         LUT3 (Prop_lut3_I0_O)        0.211     1.427 r  UUT7/SR_TMDS_Red[6]_i_1/O
                         net (fo=1, routed)           0.000     1.427    UUT7/SR_TMDS_Red[6]_i_1_n_0
    SLICE_X98Y85         FDCE                                         r  UUT7/SR_TMDS_Red_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_250MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  SysClk (IN)
                         net (fo=0)                   0.000     4.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.256     5.256 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     6.172    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.794     0.378 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.542     1.921    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_250MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     1.993 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.209     3.202    UUT7/CLK
    SLICE_X98Y85         FDCE                                         r  UUT7/SR_TMDS_Red_reg[6]/C
                         clock pessimism              0.106     3.309    
                         clock uncertainty           -0.215     3.094    
    SLICE_X98Y85         FDCE (Setup_fdce_C_D)        0.070     3.164    UUT7/SR_TMDS_Red_reg[6]
  -------------------------------------------------------------------
                         required time                          3.164    
                         arrival time                          -1.427    
  -------------------------------------------------------------------
                         slack                                  1.738    

Slack (MET) :             1.751ns  (required time - arrival time)
  Source:                 UUT6/TMDS_CH0/dout_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Clk_25MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT7/SR_TMDS_Red_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by Clk_250MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             Clk_250MHz_clockGen_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (Clk_250MHz_clockGen_clk_wiz_0_0 rise@4.000ns - Clk_25MHz_clockGen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.832ns  (logic 0.441ns (24.071%)  route 1.391ns (75.929%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.798ns = ( 3.202 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.391ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_25MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.323     1.323 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.013     2.336    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.851    -3.515 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.694    -1.821    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_25MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079    -1.742 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=62, routed)          1.351    -0.391    UUT6/TMDS_CH0/CLK
    SLICE_X97Y85         FDCE                                         r  UUT6/TMDS_CH0/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y85         FDCE (Prop_fdce_C_Q)         0.341    -0.050 r  UUT6/TMDS_CH0/dout_reg[0]/Q
                         net (fo=5, routed)           1.391     1.341    UUT7/SR_TMDS_Red_reg[9]_0[0]
    SLICE_X98Y85         LUT3 (Prop_lut3_I0_O)        0.100     1.441 r  UUT7/SR_TMDS_Red[5]_i_1/O
                         net (fo=1, routed)           0.000     1.441    UUT7/SR_TMDS_Red[5]_i_1_n_0
    SLICE_X98Y85         FDCE                                         r  UUT7/SR_TMDS_Red_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_250MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  SysClk (IN)
                         net (fo=0)                   0.000     4.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.256     5.256 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     6.172    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.794     0.378 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.542     1.921    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_250MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     1.993 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.209     3.202    UUT7/CLK
    SLICE_X98Y85         FDCE                                         r  UUT7/SR_TMDS_Red_reg[5]/C
                         clock pessimism              0.106     3.309    
                         clock uncertainty           -0.215     3.094    
    SLICE_X98Y85         FDCE (Setup_fdce_C_D)        0.098     3.192    UUT7/SR_TMDS_Red_reg[5]
  -------------------------------------------------------------------
                         required time                          3.192    
                         arrival time                          -1.441    
  -------------------------------------------------------------------
                         slack                                  1.751    

Slack (MET) :             1.766ns  (required time - arrival time)
  Source:                 UUT6/TMDS_CH1/dout_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Clk_25MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT7/SR_TMDS_Green_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by Clk_250MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             Clk_250MHz_clockGen_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (Clk_250MHz_clockGen_clk_wiz_0_0 rise@4.000ns - Clk_25MHz_clockGen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.789ns  (logic 0.438ns (24.477%)  route 1.351ns (75.523%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.799ns = ( 3.201 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.392ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_25MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.323     1.323 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.013     2.336    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.851    -3.515 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.694    -1.821    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_25MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079    -1.742 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=62, routed)          1.350    -0.392    UUT6/TMDS_CH1/CLK
    SLICE_X99Y84         FDCE                                         r  UUT6/TMDS_CH1/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y84         FDCE (Prop_fdce_C_Q)         0.341    -0.051 r  UUT6/TMDS_CH1/dout_reg[0]/Q
                         net (fo=5, routed)           1.351     1.300    UUT7/SR_TMDS_Green_reg[9]_0[0]
    SLICE_X100Y83        LUT3 (Prop_lut3_I0_O)        0.097     1.397 r  UUT7/SR_TMDS_Green[3]_i_1/O
                         net (fo=1, routed)           0.000     1.397    UUT7/SR_TMDS_Green[3]_i_1_n_0
    SLICE_X100Y83        FDCE                                         r  UUT7/SR_TMDS_Green_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_250MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  SysClk (IN)
                         net (fo=0)                   0.000     4.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.256     5.256 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     6.172    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.794     0.378 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.542     1.921    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_250MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     1.993 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.208     3.201    UUT7/CLK
    SLICE_X100Y83        FDCE                                         r  UUT7/SR_TMDS_Green_reg[3]/C
                         clock pessimism              0.106     3.308    
                         clock uncertainty           -0.215     3.093    
    SLICE_X100Y83        FDCE (Setup_fdce_C_D)        0.070     3.163    UUT7/SR_TMDS_Green_reg[3]
  -------------------------------------------------------------------
                         required time                          3.163    
                         arrival time                          -1.397    
  -------------------------------------------------------------------
                         slack                                  1.766    

Slack (MET) :             1.790ns  (required time - arrival time)
  Source:                 UUT6/TMDS_CH1/dout_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Clk_25MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT7/SR_TMDS_Green_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by Clk_250MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             Clk_250MHz_clockGen_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (Clk_250MHz_clockGen_clk_wiz_0_0 rise@4.000ns - Clk_25MHz_clockGen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.793ns  (logic 0.442ns (24.646%)  route 1.351ns (75.354%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.799ns = ( 3.201 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.392ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_25MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.323     1.323 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.013     2.336    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.851    -3.515 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.694    -1.821    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_25MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079    -1.742 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=62, routed)          1.350    -0.392    UUT6/TMDS_CH1/CLK
    SLICE_X99Y84         FDCE                                         r  UUT6/TMDS_CH1/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y84         FDCE (Prop_fdce_C_Q)         0.341    -0.051 r  UUT6/TMDS_CH1/dout_reg[0]/Q
                         net (fo=5, routed)           1.351     1.300    UUT7/SR_TMDS_Green_reg[9]_0[0]
    SLICE_X100Y83        LUT3 (Prop_lut3_I0_O)        0.101     1.401 r  UUT7/SR_TMDS_Green[5]_i_1/O
                         net (fo=1, routed)           0.000     1.401    UUT7/SR_TMDS_Green[5]_i_1_n_0
    SLICE_X100Y83        FDCE                                         r  UUT7/SR_TMDS_Green_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_250MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  SysClk (IN)
                         net (fo=0)                   0.000     4.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.256     5.256 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     6.172    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.794     0.378 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.542     1.921    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_250MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     1.993 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.208     3.201    UUT7/CLK
    SLICE_X100Y83        FDCE                                         r  UUT7/SR_TMDS_Green_reg[5]/C
                         clock pessimism              0.106     3.308    
                         clock uncertainty           -0.215     3.093    
    SLICE_X100Y83        FDCE (Setup_fdce_C_D)        0.098     3.191    UUT7/SR_TMDS_Green_reg[5]
  -------------------------------------------------------------------
                         required time                          3.191    
                         arrival time                          -1.401    
  -------------------------------------------------------------------
                         slack                                  1.790    

Slack (MET) :             1.802ns  (required time - arrival time)
  Source:                 UUT6/TMDS_CH2/dout_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by Clk_25MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT7/SR_TMDS_Blue_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by Clk_250MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             Clk_250MHz_clockGen_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (Clk_250MHz_clockGen_clk_wiz_0_0 rise@4.000ns - Clk_25MHz_clockGen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.754ns  (logic 0.528ns (30.095%)  route 1.226ns (69.905%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.800ns = ( 3.200 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.392ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_25MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.323     1.323 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.013     2.336    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.851    -3.515 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.694    -1.821    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_25MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079    -1.742 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=62, routed)          1.350    -0.392    UUT6/TMDS_CH2/CLK
    SLICE_X95Y84         FDCE                                         r  UUT6/TMDS_CH2/dout_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y84         FDCE (Prop_fdce_C_Q)         0.313    -0.079 r  UUT6/TMDS_CH2/dout_reg[2]/Q
                         net (fo=3, routed)           1.226     1.147    UUT7/SR_TMDS_Blue_reg[9]_0[1]
    SLICE_X96Y84         LUT3 (Prop_lut3_I0_O)        0.215     1.362 r  UUT7/SR_TMDS_Blue[2]_i_1/O
                         net (fo=1, routed)           0.000     1.362    UUT7/SR_TMDS_Blue[2]_i_1_n_0
    SLICE_X96Y84         FDCE                                         r  UUT7/SR_TMDS_Blue_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_250MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  SysClk (IN)
                         net (fo=0)                   0.000     4.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.256     5.256 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     6.172    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.794     0.378 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.542     1.921    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_250MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     1.993 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.207     3.200    UUT7/CLK
    SLICE_X96Y84         FDCE                                         r  UUT7/SR_TMDS_Blue_reg[2]/C
                         clock pessimism              0.106     3.307    
                         clock uncertainty           -0.215     3.092    
    SLICE_X96Y84         FDCE (Setup_fdce_C_D)        0.072     3.164    UUT7/SR_TMDS_Blue_reg[2]
  -------------------------------------------------------------------
                         required time                          3.164    
                         arrival time                          -1.362    
  -------------------------------------------------------------------
                         slack                                  1.802    

Slack (MET) :             1.804ns  (required time - arrival time)
  Source:                 UUT6/TMDS_CH2/dout_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Clk_25MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT7/SR_TMDS_Blue_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by Clk_250MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             Clk_250MHz_clockGen_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (Clk_250MHz_clockGen_clk_wiz_0_0 rise@4.000ns - Clk_25MHz_clockGen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.749ns  (logic 0.490ns (28.019%)  route 1.259ns (71.981%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.800ns = ( 3.200 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.392ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_25MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.323     1.323 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.013     2.336    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.851    -3.515 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.694    -1.821    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_25MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079    -1.742 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=62, routed)          1.350    -0.392    UUT6/TMDS_CH2/CLK
    SLICE_X94Y84         FDCE                                         r  UUT6/TMDS_CH2/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y84         FDCE (Prop_fdce_C_Q)         0.393     0.001 r  UUT6/TMDS_CH2/dout_reg[0]/Q
                         net (fo=5, routed)           1.259     1.260    UUT7/SR_TMDS_Blue_reg[9]_0[0]
    SLICE_X96Y84         LUT3 (Prop_lut3_I0_O)        0.097     1.357 r  UUT7/SR_TMDS_Blue[0]_i_1/O
                         net (fo=1, routed)           0.000     1.357    UUT7/SR_TMDS_Blue[0]_i_1_n_0
    SLICE_X96Y84         FDCE                                         r  UUT7/SR_TMDS_Blue_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_250MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  SysClk (IN)
                         net (fo=0)                   0.000     4.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.256     5.256 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     6.172    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.794     0.378 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.542     1.921    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_250MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     1.993 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.207     3.200    UUT7/CLK
    SLICE_X96Y84         FDCE                                         r  UUT7/SR_TMDS_Blue_reg[0]/C
                         clock pessimism              0.106     3.307    
                         clock uncertainty           -0.215     3.092    
    SLICE_X96Y84         FDCE (Setup_fdce_C_D)        0.069     3.161    UUT7/SR_TMDS_Blue_reg[0]
  -------------------------------------------------------------------
                         required time                          3.161    
                         arrival time                          -1.357    
  -------------------------------------------------------------------
                         slack                                  1.804    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 UUT6/TMDS_CH0/dout_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by Clk_25MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT7/SR_TMDS_Red_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by Clk_250MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             Clk_250MHz_clockGen_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_250MHz_clockGen_clk_wiz_0_0 rise@0.000ns - Clk_25MHz_clockGen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.765ns  (logic 0.186ns (24.300%)  route 0.579ns (75.700%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_25MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_25MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=62, routed)          0.603    -0.605    UUT6/TMDS_CH0/CLK
    SLICE_X97Y85         FDCE                                         r  UUT6/TMDS_CH0/dout_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y85         FDCE (Prop_fdce_C_Q)         0.141    -0.464 r  UUT6/TMDS_CH0/dout_reg[8]/Q
                         net (fo=1, routed)           0.579     0.116    UUT7/SR_TMDS_Red_reg[9]_0[2]
    SLICE_X98Y85         LUT3 (Prop_lut3_I0_O)        0.045     0.161 r  UUT7/SR_TMDS_Red[8]_i_1/O
                         net (fo=1, routed)           0.000     0.161    UUT7/SR_TMDS_Red[8]_i_1_n_0
    SLICE_X98Y85         FDCE                                         r  UUT7/SR_TMDS_Red_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_250MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.496 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.744    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_250MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.873    -0.842    UUT7/CLK
    SLICE_X98Y85         FDCE                                         r  UUT7/SR_TMDS_Red_reg[8]/C
                         clock pessimism              0.567    -0.276    
                         clock uncertainty            0.215    -0.061    
    SLICE_X98Y85         FDCE (Hold_fdce_C_D)         0.121     0.060    UUT7/SR_TMDS_Red_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.060    
                         arrival time                           0.161    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 UUT6/TMDS_CH0/dout_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by Clk_25MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT7/SR_TMDS_Red_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by Clk_250MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             Clk_250MHz_clockGen_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_250MHz_clockGen_clk_wiz_0_0 rise@0.000ns - Clk_25MHz_clockGen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.783ns  (logic 0.227ns (28.985%)  route 0.556ns (71.015%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_25MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_25MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=62, routed)          0.603    -0.605    UUT6/TMDS_CH0/CLK
    SLICE_X97Y85         FDCE                                         r  UUT6/TMDS_CH0/dout_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y85         FDCE (Prop_fdce_C_Q)         0.128    -0.477 r  UUT6/TMDS_CH0/dout_reg[9]/Q
                         net (fo=1, routed)           0.556     0.080    UUT7/SR_TMDS_Red_reg[9]_0[3]
    SLICE_X98Y85         LUT2 (Prop_lut2_I1_O)        0.099     0.179 r  UUT7/SR_TMDS_Red[9]_i_1/O
                         net (fo=1, routed)           0.000     0.179    UUT7/SR_TMDS_Red[9]_i_1_n_0
    SLICE_X98Y85         FDCE                                         r  UUT7/SR_TMDS_Red_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_250MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.496 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.744    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_250MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.873    -0.842    UUT7/CLK
    SLICE_X98Y85         FDCE                                         r  UUT7/SR_TMDS_Red_reg[9]/C
                         clock pessimism              0.567    -0.276    
                         clock uncertainty            0.215    -0.061    
    SLICE_X98Y85         FDCE (Hold_fdce_C_D)         0.131     0.070    UUT7/SR_TMDS_Red_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.070    
                         arrival time                           0.179    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 UUT6/TMDS_CH0/dout_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by Clk_25MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT7/SR_TMDS_Red_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by Clk_250MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             Clk_250MHz_clockGen_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_250MHz_clockGen_clk_wiz_0_0 rise@0.000ns - Clk_25MHz_clockGen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.805ns  (logic 0.224ns (27.835%)  route 0.581ns (72.165%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_25MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_25MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=62, routed)          0.603    -0.605    UUT6/TMDS_CH0/CLK
    SLICE_X97Y85         FDCE                                         r  UUT6/TMDS_CH0/dout_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y85         FDCE (Prop_fdce_C_Q)         0.128    -0.477 r  UUT6/TMDS_CH0/dout_reg[2]/Q
                         net (fo=3, routed)           0.581     0.104    UUT7/SR_TMDS_Red_reg[9]_0[1]
    SLICE_X98Y85         LUT3 (Prop_lut3_I0_O)        0.096     0.200 r  UUT7/SR_TMDS_Red[4]_i_1/O
                         net (fo=1, routed)           0.000     0.200    UUT7/SR_TMDS_Red[4]_i_1_n_0
    SLICE_X98Y85         FDCE                                         r  UUT7/SR_TMDS_Red_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_250MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.496 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.744    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_250MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.873    -0.842    UUT7/CLK
    SLICE_X98Y85         FDCE                                         r  UUT7/SR_TMDS_Red_reg[4]/C
                         clock pessimism              0.567    -0.276    
                         clock uncertainty            0.215    -0.061    
    SLICE_X98Y85         FDCE (Hold_fdce_C_D)         0.131     0.070    UUT7/SR_TMDS_Red_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.070    
                         arrival time                           0.200    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 UUT6/TMDS_CH1/dout_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by Clk_25MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT7/SR_TMDS_Green_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by Clk_250MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             Clk_250MHz_clockGen_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_250MHz_clockGen_clk_wiz_0_0 rise@0.000ns - Clk_25MHz_clockGen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.800ns  (logic 0.227ns (28.374%)  route 0.573ns (71.626%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_25MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_25MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=62, routed)          0.602    -0.606    UUT6/TMDS_CH1/CLK
    SLICE_X97Y83         FDCE                                         r  UUT6/TMDS_CH1/dout_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y83         FDCE (Prop_fdce_C_Q)         0.128    -0.478 r  UUT6/TMDS_CH1/dout_reg[2]/Q
                         net (fo=3, routed)           0.573     0.096    UUT7/SR_TMDS_Green_reg[9]_0[1]
    SLICE_X100Y83        LUT3 (Prop_lut3_I0_O)        0.099     0.195 r  UUT7/SR_TMDS_Green[6]_i_1/O
                         net (fo=1, routed)           0.000     0.195    UUT7/SR_TMDS_Green[6]_i_1_n_0
    SLICE_X100Y83        FDCE                                         r  UUT7/SR_TMDS_Green_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_250MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.496 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.744    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_250MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.871    -0.844    UUT7/CLK
    SLICE_X100Y83        FDCE                                         r  UUT7/SR_TMDS_Green_reg[6]/C
                         clock pessimism              0.567    -0.278    
                         clock uncertainty            0.215    -0.063    
    SLICE_X100Y83        FDCE (Hold_fdce_C_D)         0.121     0.058    UUT7/SR_TMDS_Green_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.058    
                         arrival time                           0.195    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 UUT6/TMDS_CH1/dout_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Clk_25MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT7/SR_TMDS_Green_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by Clk_250MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             Clk_250MHz_clockGen_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_250MHz_clockGen_clk_wiz_0_0 rise@0.000ns - Clk_25MHz_clockGen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.813ns  (logic 0.184ns (22.621%)  route 0.629ns (77.379%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_25MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_25MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=62, routed)          0.604    -0.604    UUT6/TMDS_CH1/CLK
    SLICE_X99Y84         FDCE                                         r  UUT6/TMDS_CH1/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y84         FDCE (Prop_fdce_C_Q)         0.141    -0.463 r  UUT6/TMDS_CH1/dout_reg[0]/Q
                         net (fo=5, routed)           0.629     0.167    UUT7/SR_TMDS_Green_reg[9]_0[0]
    SLICE_X100Y83        LUT3 (Prop_lut3_I0_O)        0.043     0.210 r  UUT7/SR_TMDS_Green[1]_i_1/O
                         net (fo=1, routed)           0.000     0.210    UUT7/SR_TMDS_Green[1]_i_1_n_0
    SLICE_X100Y83        FDCE                                         r  UUT7/SR_TMDS_Green_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_250MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.496 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.744    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_250MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.871    -0.844    UUT7/CLK
    SLICE_X100Y83        FDCE                                         r  UUT7/SR_TMDS_Green_reg[1]/C
                         clock pessimism              0.567    -0.278    
                         clock uncertainty            0.215    -0.063    
    SLICE_X100Y83        FDCE (Hold_fdce_C_D)         0.131     0.068    UUT7/SR_TMDS_Green_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.068    
                         arrival time                           0.210    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 UUT6/TMDS_CH0/dout_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by Clk_25MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT7/SR_TMDS_Red_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by Clk_250MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             Clk_250MHz_clockGen_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_250MHz_clockGen_clk_wiz_0_0 rise@0.000ns - Clk_25MHz_clockGen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.807ns  (logic 0.226ns (28.013%)  route 0.581ns (71.987%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_25MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_25MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=62, routed)          0.603    -0.605    UUT6/TMDS_CH0/CLK
    SLICE_X97Y85         FDCE                                         r  UUT6/TMDS_CH0/dout_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y85         FDCE (Prop_fdce_C_Q)         0.128    -0.477 r  UUT6/TMDS_CH0/dout_reg[2]/Q
                         net (fo=3, routed)           0.581     0.104    UUT7/SR_TMDS_Red_reg[9]_0[1]
    SLICE_X98Y85         LUT3 (Prop_lut3_I0_O)        0.098     0.202 r  UUT7/SR_TMDS_Red[2]_i_1/O
                         net (fo=1, routed)           0.000     0.202    UUT7/SR_TMDS_Red[2]_i_1_n_0
    SLICE_X98Y85         FDCE                                         r  UUT7/SR_TMDS_Red_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_250MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.496 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.744    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_250MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.873    -0.842    UUT7/CLK
    SLICE_X98Y85         FDCE                                         r  UUT7/SR_TMDS_Red_reg[2]/C
                         clock pessimism              0.567    -0.276    
                         clock uncertainty            0.215    -0.061    
    SLICE_X98Y85         FDCE (Hold_fdce_C_D)         0.120     0.059    UUT7/SR_TMDS_Red_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.059    
                         arrival time                           0.202    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 UUT6/TMDS_CH2/dout_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by Clk_25MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT7/SR_TMDS_Green_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by Clk_250MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             Clk_250MHz_clockGen_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_250MHz_clockGen_clk_wiz_0_0 rise@0.000ns - Clk_25MHz_clockGen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.821ns  (logic 0.224ns (27.288%)  route 0.597ns (72.712%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_25MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_25MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=62, routed)          0.603    -0.605    UUT6/TMDS_CH2/CLK
    SLICE_X95Y84         FDCE                                         r  UUT6/TMDS_CH2/dout_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y84         FDCE (Prop_fdce_C_Q)         0.128    -0.477 r  UUT6/TMDS_CH2/dout_reg[8]/Q
                         net (fo=2, routed)           0.597     0.120    UUT7/SR_TMDS_Green_reg[8]_0
    SLICE_X96Y83         LUT3 (Prop_lut3_I0_O)        0.096     0.216 r  UUT7/SR_TMDS_Green[8]_i_1/O
                         net (fo=1, routed)           0.000     0.216    UUT7/SR_TMDS_Green[8]_i_1_n_0
    SLICE_X96Y83         FDCE                                         r  UUT7/SR_TMDS_Green_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_250MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.496 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.744    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_250MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.870    -0.845    UUT7/CLK
    SLICE_X96Y83         FDCE                                         r  UUT7/SR_TMDS_Green_reg[8]/C
                         clock pessimism              0.567    -0.279    
                         clock uncertainty            0.215    -0.064    
    SLICE_X96Y83         FDCE (Hold_fdce_C_D)         0.131     0.067    UUT7/SR_TMDS_Green_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.067    
                         arrival time                           0.216    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 UUT6/TMDS_CH2/dout_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by Clk_25MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT7/SR_TMDS_Blue_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by Clk_250MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             Clk_250MHz_clockGen_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_250MHz_clockGen_clk_wiz_0_0 rise@0.000ns - Clk_25MHz_clockGen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.826ns  (logic 0.226ns (27.369%)  route 0.600ns (72.631%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_25MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_25MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=62, routed)          0.603    -0.605    UUT6/TMDS_CH2/CLK
    SLICE_X95Y84         FDCE                                         r  UUT6/TMDS_CH2/dout_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y84         FDCE (Prop_fdce_C_Q)         0.128    -0.477 r  UUT6/TMDS_CH2/dout_reg[9]/Q
                         net (fo=1, routed)           0.600     0.123    UUT7/SR_TMDS_Blue_reg[9]_0[2]
    SLICE_X96Y83         LUT2 (Prop_lut2_I1_O)        0.098     0.221 r  UUT7/SR_TMDS_Blue[9]_i_1/O
                         net (fo=1, routed)           0.000     0.221    UUT7/SR_TMDS_Blue[9]_i_1_n_0
    SLICE_X96Y83         FDCE                                         r  UUT7/SR_TMDS_Blue_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_250MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.496 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.744    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_250MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.870    -0.845    UUT7/CLK
    SLICE_X96Y83         FDCE                                         r  UUT7/SR_TMDS_Blue_reg[9]/C
                         clock pessimism              0.567    -0.279    
                         clock uncertainty            0.215    -0.064    
    SLICE_X96Y83         FDCE (Hold_fdce_C_D)         0.131     0.067    UUT7/SR_TMDS_Blue_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.067    
                         arrival time                           0.221    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 UUT6/TMDS_CH1/dout_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Clk_25MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT7/SR_TMDS_Green_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by Clk_250MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             Clk_250MHz_clockGen_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_250MHz_clockGen_clk_wiz_0_0 rise@0.000ns - Clk_25MHz_clockGen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.815ns  (logic 0.186ns (22.811%)  route 0.629ns (77.189%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_25MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_25MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=62, routed)          0.604    -0.604    UUT6/TMDS_CH1/CLK
    SLICE_X99Y84         FDCE                                         r  UUT6/TMDS_CH1/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y84         FDCE (Prop_fdce_C_Q)         0.141    -0.463 r  UUT6/TMDS_CH1/dout_reg[0]/Q
                         net (fo=5, routed)           0.629     0.167    UUT7/SR_TMDS_Green_reg[9]_0[0]
    SLICE_X100Y83        LUT3 (Prop_lut3_I0_O)        0.045     0.212 r  UUT7/SR_TMDS_Green[0]_i_1/O
                         net (fo=1, routed)           0.000     0.212    UUT7/SR_TMDS_Green[0]_i_1_n_0
    SLICE_X100Y83        FDCE                                         r  UUT7/SR_TMDS_Green_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_250MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.496 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.744    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_250MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.871    -0.844    UUT7/CLK
    SLICE_X100Y83        FDCE                                         r  UUT7/SR_TMDS_Green_reg[0]/C
                         clock pessimism              0.567    -0.278    
                         clock uncertainty            0.215    -0.063    
    SLICE_X100Y83        FDCE (Hold_fdce_C_D)         0.120     0.057    UUT7/SR_TMDS_Green_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.057    
                         arrival time                           0.212    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 UUT6/TMDS_CH1/dout_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by Clk_25MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT7/SR_TMDS_Green_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by Clk_250MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             Clk_250MHz_clockGen_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_250MHz_clockGen_clk_wiz_0_0 rise@0.000ns - Clk_25MHz_clockGen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.830ns  (logic 0.230ns (27.705%)  route 0.600ns (72.295%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_25MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_25MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=62, routed)          0.602    -0.606    UUT6/TMDS_CH1/CLK
    SLICE_X97Y83         FDCE                                         r  UUT6/TMDS_CH1/dout_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y83         FDCE (Prop_fdce_C_Q)         0.128    -0.478 r  UUT6/TMDS_CH1/dout_reg[2]/Q
                         net (fo=3, routed)           0.600     0.123    UUT7/SR_TMDS_Green_reg[9]_0[1]
    SLICE_X100Y83        LUT3 (Prop_lut3_I0_O)        0.102     0.225 r  UUT7/SR_TMDS_Green[4]_i_1/O
                         net (fo=1, routed)           0.000     0.225    UUT7/SR_TMDS_Green[4]_i_1_n_0
    SLICE_X100Y83        FDCE                                         r  UUT7/SR_TMDS_Green_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_250MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.496 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.744    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_250MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.871    -0.844    UUT7/CLK
    SLICE_X100Y83        FDCE                                         r  UUT7/SR_TMDS_Green_reg[4]/C
                         clock pessimism              0.567    -0.278    
                         clock uncertainty            0.215    -0.063    
    SLICE_X100Y83        FDCE (Hold_fdce_C_D)         0.131     0.068    UUT7/SR_TMDS_Green_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.068    
                         arrival time                           0.225    
  -------------------------------------------------------------------
                         slack                                  0.157    





---------------------------------------------------------------------------------------------------
From Clock:  Clk_100MHz_clockGen_clk_wiz_0_0
  To Clock:  Clk_25MHz_clockGen_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        6.566ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.144ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.566ns  (required time - arrival time)
  Source:                 UUT5/UUT5a/Red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT6/TMDS_CH2/dout_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by Clk_25MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             Clk_25MHz_clockGen_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk_25MHz_clockGen_clk_wiz_0_0 rise@40.000ns - Clk_100MHz_clockGen_clk_wiz_0_0 rise@30.000ns)
  Data Path Delay:        2.756ns  (logic 0.456ns (16.548%)  route 2.300ns (83.452%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.800ns = ( 39.200 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.393ns = ( 29.607 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_clockGen_clk_wiz_0_0 rise edge)
                                                     30.000    30.000 r  
    K17                                               0.000    30.000 r  SysClk (IN)
                         net (fo=0)                   0.000    30.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.323    31.323 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.013    32.336    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.851    26.485 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.694    28.179    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_100MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.079    28.258 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=81, routed)          1.349    29.607    UUT5/UUT5a/Clk_100MHz_0
    SLICE_X95Y83         FDRE                                         r  UUT5/UUT5a/Red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y83         FDRE (Prop_fdre_C_Q)         0.341    29.948 f  UUT5/UUT5a/Red_reg[0]/Q
                         net (fo=15, routed)          1.619    31.566    UUT5/UUT5a/Blue[0]
    SLICE_X95Y83         LUT2 (Prop_lut2_I0_O)        0.115    31.681 r  UUT5/UUT5a/dout[8]_i_1__0/O
                         net (fo=1, routed)           0.681    32.363    UUT6/TMDS_CH2/dout_reg[8]_1
    SLICE_X95Y84         FDCE                                         r  UUT6/TMDS_CH2/dout_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_25MHz_clockGen_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  SysClk (IN)
                         net (fo=0)                   0.000    40.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.256    41.256 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.172    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.794    36.378 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.542    37.921    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_25MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    37.993 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=62, routed)          1.207    39.200    UUT6/TMDS_CH2/CLK
    SLICE_X95Y84         FDCE                                         r  UUT6/TMDS_CH2/dout_reg[8]/C
                         clock pessimism              0.106    39.307    
                         clock uncertainty           -0.215    39.092    
    SLICE_X95Y84         FDCE (Setup_fdce_C_D)       -0.164    38.928    UUT6/TMDS_CH2/dout_reg[8]
  -------------------------------------------------------------------
                         required time                         38.928    
                         arrival time                         -32.363    
  -------------------------------------------------------------------
                         slack                                  6.566    

Slack (MET) :             7.158ns  (required time - arrival time)
  Source:                 UUT5/UUT5a/Red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT6/TMDS_CH1/balance_acc_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by Clk_25MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             Clk_25MHz_clockGen_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk_25MHz_clockGen_clk_wiz_0_0 rise@40.000ns - Clk_100MHz_clockGen_clk_wiz_0_0 rise@30.000ns)
  Data Path Delay:        2.359ns  (logic 0.438ns (18.566%)  route 1.921ns (81.434%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.800ns = ( 39.200 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.393ns = ( 29.607 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_clockGen_clk_wiz_0_0 rise edge)
                                                     30.000    30.000 r  
    K17                                               0.000    30.000 r  SysClk (IN)
                         net (fo=0)                   0.000    30.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.323    31.323 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.013    32.336    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.851    26.485 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.694    28.179    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_100MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.079    28.258 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=81, routed)          1.349    29.607    UUT5/UUT5a/Clk_100MHz_0
    SLICE_X95Y83         FDRE                                         r  UUT5/UUT5a/Red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y83         FDRE (Prop_fdre_C_Q)         0.341    29.948 r  UUT5/UUT5a/Red_reg[0]/Q
                         net (fo=15, routed)          1.921    31.869    UUT6/TMDS_CH1/Blue[0]
    SLICE_X97Y83         LUT5 (Prop_lut5_I0_O)        0.097    31.966 r  UUT6/TMDS_CH1/balance_acc[1]_i_1__0/O
                         net (fo=1, routed)           0.000    31.966    UUT6/TMDS_CH1/balance_acc[1]_i_1__0_n_0
    SLICE_X97Y83         FDCE                                         r  UUT6/TMDS_CH1/balance_acc_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_25MHz_clockGen_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  SysClk (IN)
                         net (fo=0)                   0.000    40.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.256    41.256 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.172    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.794    36.378 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.542    37.921    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_25MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    37.993 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=62, routed)          1.207    39.200    UUT6/TMDS_CH1/CLK
    SLICE_X97Y83         FDCE                                         r  UUT6/TMDS_CH1/balance_acc_reg[1]/C
                         clock pessimism              0.106    39.307    
                         clock uncertainty           -0.215    39.092    
    SLICE_X97Y83         FDCE (Setup_fdce_C_D)        0.032    39.124    UUT6/TMDS_CH1/balance_acc_reg[1]
  -------------------------------------------------------------------
                         required time                         39.124    
                         arrival time                         -31.966    
  -------------------------------------------------------------------
                         slack                                  7.158    

Slack (MET) :             7.186ns  (required time - arrival time)
  Source:                 UUT5/UUT5a/Red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT6/TMDS_CH1/dout_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by Clk_25MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             Clk_25MHz_clockGen_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk_25MHz_clockGen_clk_wiz_0_0 rise@40.000ns - Clk_100MHz_clockGen_clk_wiz_0_0 rise@30.000ns)
  Data Path Delay:        2.363ns  (logic 0.442ns (18.704%)  route 1.921ns (81.296%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.800ns = ( 39.200 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.393ns = ( 29.607 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_clockGen_clk_wiz_0_0 rise edge)
                                                     30.000    30.000 r  
    K17                                               0.000    30.000 r  SysClk (IN)
                         net (fo=0)                   0.000    30.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.323    31.323 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.013    32.336    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.851    26.485 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.694    28.179    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_100MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.079    28.258 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=81, routed)          1.349    29.607    UUT5/UUT5a/Clk_100MHz_0
    SLICE_X95Y83         FDRE                                         r  UUT5/UUT5a/Red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y83         FDRE (Prop_fdre_C_Q)         0.341    29.948 r  UUT5/UUT5a/Red_reg[0]/Q
                         net (fo=15, routed)          1.921    31.869    UUT6/TMDS_CH1/Blue[0]
    SLICE_X97Y83         LUT3 (Prop_lut3_I1_O)        0.101    31.970 r  UUT6/TMDS_CH1/dout[9]_i_1__1/O
                         net (fo=1, routed)           0.000    31.970    UUT6/TMDS_CH1/dout[9]_i_1__1_n_0
    SLICE_X97Y83         FDCE                                         r  UUT6/TMDS_CH1/dout_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_25MHz_clockGen_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  SysClk (IN)
                         net (fo=0)                   0.000    40.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.256    41.256 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.172    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.794    36.378 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.542    37.921    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_25MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    37.993 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=62, routed)          1.207    39.200    UUT6/TMDS_CH1/CLK
    SLICE_X97Y83         FDCE                                         r  UUT6/TMDS_CH1/dout_reg[9]/C
                         clock pessimism              0.106    39.307    
                         clock uncertainty           -0.215    39.092    
    SLICE_X97Y83         FDCE (Setup_fdce_C_D)        0.064    39.156    UUT6/TMDS_CH1/dout_reg[9]
  -------------------------------------------------------------------
                         required time                         39.156    
                         arrival time                         -31.970    
  -------------------------------------------------------------------
                         slack                                  7.186    

Slack (MET) :             7.297ns  (required time - arrival time)
  Source:                 UUT5/UUT5a/Red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT6/TMDS_CH1/balance_acc_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by Clk_25MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             Clk_25MHz_clockGen_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk_25MHz_clockGen_clk_wiz_0_0 rise@40.000ns - Clk_100MHz_clockGen_clk_wiz_0_0 rise@30.000ns)
  Data Path Delay:        2.220ns  (logic 0.438ns (19.728%)  route 1.782ns (80.272%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.800ns = ( 39.200 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.393ns = ( 29.607 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_clockGen_clk_wiz_0_0 rise edge)
                                                     30.000    30.000 r  
    K17                                               0.000    30.000 r  SysClk (IN)
                         net (fo=0)                   0.000    30.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.323    31.323 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.013    32.336    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.851    26.485 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.694    28.179    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_100MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.079    28.258 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=81, routed)          1.349    29.607    UUT5/UUT5a/Clk_100MHz_0
    SLICE_X95Y83         FDRE                                         r  UUT5/UUT5a/Red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y83         FDRE (Prop_fdre_C_Q)         0.341    29.948 r  UUT5/UUT5a/Red_reg[0]/Q
                         net (fo=15, routed)          1.782    31.730    UUT6/TMDS_CH1/Blue[0]
    SLICE_X97Y83         LUT6 (Prop_lut6_I1_O)        0.097    31.827 r  UUT6/TMDS_CH1/balance_acc[2]_i_1__0/O
                         net (fo=1, routed)           0.000    31.827    UUT6/TMDS_CH1/balance_acc[2]_i_1__0_n_0
    SLICE_X97Y83         FDCE                                         r  UUT6/TMDS_CH1/balance_acc_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_25MHz_clockGen_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  SysClk (IN)
                         net (fo=0)                   0.000    40.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.256    41.256 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.172    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.794    36.378 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.542    37.921    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_25MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    37.993 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=62, routed)          1.207    39.200    UUT6/TMDS_CH1/CLK
    SLICE_X97Y83         FDCE                                         r  UUT6/TMDS_CH1/balance_acc_reg[2]/C
                         clock pessimism              0.106    39.307    
                         clock uncertainty           -0.215    39.092    
    SLICE_X97Y83         FDCE (Setup_fdce_C_D)        0.032    39.124    UUT6/TMDS_CH1/balance_acc_reg[2]
  -------------------------------------------------------------------
                         required time                         39.124    
                         arrival time                         -31.827    
  -------------------------------------------------------------------
                         slack                                  7.297    

Slack (MET) :             7.299ns  (required time - arrival time)
  Source:                 UUT5/UUT5a/Red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT6/TMDS_CH1/balance_acc_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by Clk_25MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             Clk_25MHz_clockGen_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk_25MHz_clockGen_clk_wiz_0_0 rise@40.000ns - Clk_100MHz_clockGen_clk_wiz_0_0 rise@30.000ns)
  Data Path Delay:        2.219ns  (logic 0.438ns (19.737%)  route 1.781ns (80.263%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.800ns = ( 39.200 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.393ns = ( 29.607 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_clockGen_clk_wiz_0_0 rise edge)
                                                     30.000    30.000 r  
    K17                                               0.000    30.000 r  SysClk (IN)
                         net (fo=0)                   0.000    30.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.323    31.323 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.013    32.336    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.851    26.485 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.694    28.179    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_100MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.079    28.258 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=81, routed)          1.349    29.607    UUT5/UUT5a/Clk_100MHz_0
    SLICE_X95Y83         FDRE                                         r  UUT5/UUT5a/Red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y83         FDRE (Prop_fdre_C_Q)         0.341    29.948 r  UUT5/UUT5a/Red_reg[0]/Q
                         net (fo=15, routed)          1.781    31.729    UUT6/TMDS_CH1/Blue[0]
    SLICE_X97Y83         LUT6 (Prop_lut6_I2_O)        0.097    31.826 r  UUT6/TMDS_CH1/balance_acc[3]_i_1__0/O
                         net (fo=1, routed)           0.000    31.826    UUT6/TMDS_CH1/balance_acc[3]_i_1__0_n_0
    SLICE_X97Y83         FDCE                                         r  UUT6/TMDS_CH1/balance_acc_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_25MHz_clockGen_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  SysClk (IN)
                         net (fo=0)                   0.000    40.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.256    41.256 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.172    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.794    36.378 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.542    37.921    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_25MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    37.993 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=62, routed)          1.207    39.200    UUT6/TMDS_CH1/CLK
    SLICE_X97Y83         FDCE                                         r  UUT6/TMDS_CH1/balance_acc_reg[3]/C
                         clock pessimism              0.106    39.307    
                         clock uncertainty           -0.215    39.092    
    SLICE_X97Y83         FDCE (Setup_fdce_C_D)        0.033    39.125    UUT6/TMDS_CH1/balance_acc_reg[3]
  -------------------------------------------------------------------
                         required time                         39.125    
                         arrival time                         -31.826    
  -------------------------------------------------------------------
                         slack                                  7.299    

Slack (MET) :             7.404ns  (required time - arrival time)
  Source:                 UUT5/UUT5a/Red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT6/TMDS_CH0/balance_acc_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by Clk_25MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             Clk_25MHz_clockGen_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk_25MHz_clockGen_clk_wiz_0_0 rise@40.000ns - Clk_100MHz_clockGen_clk_wiz_0_0 rise@30.000ns)
  Data Path Delay:        2.151ns  (logic 0.438ns (20.360%)  route 1.713ns (79.640%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.800ns = ( 39.200 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.393ns = ( 29.607 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_clockGen_clk_wiz_0_0 rise edge)
                                                     30.000    30.000 r  
    K17                                               0.000    30.000 r  SysClk (IN)
                         net (fo=0)                   0.000    30.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.323    31.323 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.013    32.336    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.851    26.485 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.694    28.179    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_100MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.079    28.258 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=81, routed)          1.349    29.607    UUT5/UUT5a/Clk_100MHz_0
    SLICE_X95Y83         FDRE                                         r  UUT5/UUT5a/Red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y83         FDRE (Prop_fdre_C_Q)         0.341    29.948 r  UUT5/UUT5a/Red_reg[0]/Q
                         net (fo=15, routed)          1.713    31.661    UUT6/TMDS_CH0/Blue[0]
    SLICE_X94Y84         LUT6 (Prop_lut6_I3_O)        0.097    31.758 r  UUT6/TMDS_CH0/balance_acc[3]_i_1/O
                         net (fo=1, routed)           0.000    31.758    UUT6/TMDS_CH0/balance_acc[3]_i_1_n_0
    SLICE_X94Y84         FDCE                                         r  UUT6/TMDS_CH0/balance_acc_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_25MHz_clockGen_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  SysClk (IN)
                         net (fo=0)                   0.000    40.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.256    41.256 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.172    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.794    36.378 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.542    37.921    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_25MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    37.993 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=62, routed)          1.207    39.200    UUT6/TMDS_CH0/CLK
    SLICE_X94Y84         FDCE                                         r  UUT6/TMDS_CH0/balance_acc_reg[3]/C
                         clock pessimism              0.106    39.307    
                         clock uncertainty           -0.215    39.092    
    SLICE_X94Y84         FDCE (Setup_fdce_C_D)        0.070    39.162    UUT6/TMDS_CH0/balance_acc_reg[3]
  -------------------------------------------------------------------
                         required time                         39.162    
                         arrival time                         -31.758    
  -------------------------------------------------------------------
                         slack                                  7.404    

Slack (MET) :             7.713ns  (required time - arrival time)
  Source:                 UUT5/UUT5a/Red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT6/TMDS_CH2/balance_acc_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by Clk_25MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             Clk_25MHz_clockGen_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk_25MHz_clockGen_clk_wiz_0_0 rise@40.000ns - Clk_100MHz_clockGen_clk_wiz_0_0 rise@30.000ns)
  Data Path Delay:        1.804ns  (logic 0.438ns (24.277%)  route 1.366ns (75.723%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.800ns = ( 39.200 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.393ns = ( 29.607 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_clockGen_clk_wiz_0_0 rise edge)
                                                     30.000    30.000 r  
    K17                                               0.000    30.000 r  SysClk (IN)
                         net (fo=0)                   0.000    30.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.323    31.323 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.013    32.336    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.851    26.485 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.694    28.179    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_100MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.079    28.258 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=81, routed)          1.349    29.607    UUT5/UUT5a/Clk_100MHz_0
    SLICE_X95Y83         FDRE                                         r  UUT5/UUT5a/Red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y83         FDRE (Prop_fdre_C_Q)         0.341    29.948 r  UUT5/UUT5a/Red_reg[0]/Q
                         net (fo=15, routed)          1.366    31.314    UUT6/TMDS_CH2/Blue[0]
    SLICE_X95Y84         LUT5 (Prop_lut5_I0_O)        0.097    31.411 r  UUT6/TMDS_CH2/balance_acc[1]_i_1__1/O
                         net (fo=1, routed)           0.000    31.411    UUT6/TMDS_CH2/balance_acc[1]_i_1__1_n_0
    SLICE_X95Y84         FDCE                                         r  UUT6/TMDS_CH2/balance_acc_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_25MHz_clockGen_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  SysClk (IN)
                         net (fo=0)                   0.000    40.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.256    41.256 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.172    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.794    36.378 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.542    37.921    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_25MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    37.993 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=62, routed)          1.207    39.200    UUT6/TMDS_CH2/CLK
    SLICE_X95Y84         FDCE                                         r  UUT6/TMDS_CH2/balance_acc_reg[1]/C
                         clock pessimism              0.106    39.307    
                         clock uncertainty           -0.215    39.092    
    SLICE_X95Y84         FDCE (Setup_fdce_C_D)        0.032    39.124    UUT6/TMDS_CH2/balance_acc_reg[1]
  -------------------------------------------------------------------
                         required time                         39.124    
                         arrival time                         -31.411    
  -------------------------------------------------------------------
                         slack                                  7.713    

Slack (MET) :             7.723ns  (required time - arrival time)
  Source:                 UUT5/UUT5a/Red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT6/TMDS_CH0/dout_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by Clk_25MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             Clk_25MHz_clockGen_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk_25MHz_clockGen_clk_wiz_0_0 rise@40.000ns - Clk_100MHz_clockGen_clk_wiz_0_0 rise@30.000ns)
  Data Path Delay:        1.795ns  (logic 0.438ns (24.395%)  route 1.357ns (75.605%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.799ns = ( 39.201 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.393ns = ( 29.607 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_clockGen_clk_wiz_0_0 rise edge)
                                                     30.000    30.000 r  
    K17                                               0.000    30.000 r  SysClk (IN)
                         net (fo=0)                   0.000    30.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.323    31.323 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.013    32.336    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.851    26.485 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.694    28.179    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_100MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.079    28.258 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=81, routed)          1.349    29.607    UUT5/UUT5a/Clk_100MHz_0
    SLICE_X95Y83         FDRE                                         r  UUT5/UUT5a/Red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y83         FDRE (Prop_fdre_C_Q)         0.341    29.948 f  UUT5/UUT5a/Red_reg[0]/Q
                         net (fo=15, routed)          1.357    31.305    UUT4/Blue[0]
    SLICE_X97Y85         LUT3 (Prop_lut3_I0_O)        0.097    31.402 r  UUT4/dout[8]_i_1/O
                         net (fo=1, routed)           0.000    31.402    UUT6/TMDS_CH0/D[2]
    SLICE_X97Y85         FDCE                                         r  UUT6/TMDS_CH0/dout_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_25MHz_clockGen_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  SysClk (IN)
                         net (fo=0)                   0.000    40.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.256    41.256 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.172    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.794    36.378 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.542    37.921    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_25MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    37.993 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=62, routed)          1.208    39.201    UUT6/TMDS_CH0/CLK
    SLICE_X97Y85         FDCE                                         r  UUT6/TMDS_CH0/dout_reg[8]/C
                         clock pessimism              0.106    39.308    
                         clock uncertainty           -0.215    39.093    
    SLICE_X97Y85         FDCE (Setup_fdce_C_D)        0.032    39.125    UUT6/TMDS_CH0/dout_reg[8]
  -------------------------------------------------------------------
                         required time                         39.125    
                         arrival time                         -31.402    
  -------------------------------------------------------------------
                         slack                                  7.723    

Slack (MET) :             7.741ns  (required time - arrival time)
  Source:                 UUT5/UUT5a/Red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT6/TMDS_CH2/dout_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by Clk_25MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             Clk_25MHz_clockGen_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk_25MHz_clockGen_clk_wiz_0_0 rise@40.000ns - Clk_100MHz_clockGen_clk_wiz_0_0 rise@30.000ns)
  Data Path Delay:        1.808ns  (logic 0.442ns (24.444%)  route 1.366ns (75.556%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.800ns = ( 39.200 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.393ns = ( 29.607 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_clockGen_clk_wiz_0_0 rise edge)
                                                     30.000    30.000 r  
    K17                                               0.000    30.000 r  SysClk (IN)
                         net (fo=0)                   0.000    30.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.323    31.323 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.013    32.336    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.851    26.485 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.694    28.179    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_100MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.079    28.258 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=81, routed)          1.349    29.607    UUT5/UUT5a/Clk_100MHz_0
    SLICE_X95Y83         FDRE                                         r  UUT5/UUT5a/Red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y83         FDRE (Prop_fdre_C_Q)         0.341    29.948 r  UUT5/UUT5a/Red_reg[0]/Q
                         net (fo=15, routed)          1.366    31.314    UUT6/TMDS_CH2/Blue[0]
    SLICE_X95Y84         LUT3 (Prop_lut3_I1_O)        0.101    31.415 r  UUT6/TMDS_CH2/dout[9]_i_1/O
                         net (fo=1, routed)           0.000    31.415    UUT6/TMDS_CH2/dout[9]_i_1_n_0
    SLICE_X95Y84         FDCE                                         r  UUT6/TMDS_CH2/dout_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_25MHz_clockGen_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  SysClk (IN)
                         net (fo=0)                   0.000    40.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.256    41.256 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.172    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.794    36.378 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.542    37.921    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_25MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    37.993 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=62, routed)          1.207    39.200    UUT6/TMDS_CH2/CLK
    SLICE_X95Y84         FDCE                                         r  UUT6/TMDS_CH2/dout_reg[9]/C
                         clock pessimism              0.106    39.307    
                         clock uncertainty           -0.215    39.092    
    SLICE_X95Y84         FDCE (Setup_fdce_C_D)        0.064    39.156    UUT6/TMDS_CH2/dout_reg[9]
  -------------------------------------------------------------------
                         required time                         39.156    
                         arrival time                         -31.415    
  -------------------------------------------------------------------
                         slack                                  7.741    

Slack (MET) :             7.749ns  (required time - arrival time)
  Source:                 UUT5/UUT5a/Red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT6/TMDS_CH0/dout_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by Clk_25MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             Clk_25MHz_clockGen_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk_25MHz_clockGen_clk_wiz_0_0 rise@40.000ns - Clk_100MHz_clockGen_clk_wiz_0_0 rise@30.000ns)
  Data Path Delay:        1.801ns  (logic 0.444ns (24.647%)  route 1.357ns (75.353%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.799ns = ( 39.201 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.393ns = ( 29.607 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_clockGen_clk_wiz_0_0 rise edge)
                                                     30.000    30.000 r  
    K17                                               0.000    30.000 r  SysClk (IN)
                         net (fo=0)                   0.000    30.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.323    31.323 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.013    32.336    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.851    26.485 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.694    28.179    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_100MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.079    28.258 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=81, routed)          1.349    29.607    UUT5/UUT5a/Clk_100MHz_0
    SLICE_X95Y83         FDRE                                         r  UUT5/UUT5a/Red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y83         FDRE (Prop_fdre_C_Q)         0.341    29.948 r  UUT5/UUT5a/Red_reg[0]/Q
                         net (fo=15, routed)          1.357    31.305    UUT4/Blue[0]
    SLICE_X97Y85         LUT5 (Prop_lut5_I0_O)        0.103    31.408 r  UUT4/dout[9]_i_1__0/O
                         net (fo=1, routed)           0.000    31.408    UUT6/TMDS_CH0/D[3]
    SLICE_X97Y85         FDCE                                         r  UUT6/TMDS_CH0/dout_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_25MHz_clockGen_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  SysClk (IN)
                         net (fo=0)                   0.000    40.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.256    41.256 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.172    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.794    36.378 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.542    37.921    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_25MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    37.993 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=62, routed)          1.208    39.201    UUT6/TMDS_CH0/CLK
    SLICE_X97Y85         FDCE                                         r  UUT6/TMDS_CH0/dout_reg[9]/C
                         clock pessimism              0.106    39.308    
                         clock uncertainty           -0.215    39.093    
    SLICE_X97Y85         FDCE (Setup_fdce_C_D)        0.064    39.157    UUT6/TMDS_CH0/dout_reg[9]
  -------------------------------------------------------------------
                         required time                         39.157    
                         arrival time                         -31.408    
  -------------------------------------------------------------------
                         slack                                  7.749    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 UUT5/UUT5a/Red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT6/TMDS_CH0/balance_acc_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by Clk_25MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             Clk_25MHz_clockGen_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_25MHz_clockGen_clk_wiz_0_0 rise@0.000ns - Clk_100MHz_clockGen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.818ns  (logic 0.185ns (22.628%)  route 0.633ns (77.372%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.930 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.233    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_100MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=81, routed)          0.602    -0.606    UUT5/UUT5a/Clk_100MHz_0
    SLICE_X95Y83         FDRE                                         r  UUT5/UUT5a/Red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y83         FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  UUT5/UUT5a/Red_reg[0]/Q
                         net (fo=15, routed)          0.633     0.168    UUT6/TMDS_CH0/Blue[0]
    SLICE_X94Y84         LUT5 (Prop_lut5_I0_O)        0.044     0.212 r  UUT6/TMDS_CH0/balance_acc[1]_i_1/O
                         net (fo=1, routed)           0.000     0.212    UUT6/TMDS_CH0/balance_acc[1]_i_1_n_0
    SLICE_X94Y84         FDCE                                         r  UUT6/TMDS_CH0/balance_acc_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_25MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_25MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=62, routed)          0.871    -0.844    UUT6/TMDS_CH0/CLK
    SLICE_X94Y84         FDCE                                         r  UUT6/TMDS_CH0/balance_acc_reg[1]/C
                         clock pessimism              0.567    -0.278    
                         clock uncertainty            0.215    -0.063    
    SLICE_X94Y84         FDCE (Hold_fdce_C_D)         0.131     0.068    UUT6/TMDS_CH0/balance_acc_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.068    
                         arrival time                           0.212    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 UUT5/UUT5a/Red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT6/TMDS_CH0/balance_acc_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by Clk_25MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             Clk_25MHz_clockGen_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_25MHz_clockGen_clk_wiz_0_0 rise@0.000ns - Clk_100MHz_clockGen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.817ns  (logic 0.186ns (22.778%)  route 0.631ns (77.222%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.930 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.233    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_100MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=81, routed)          0.602    -0.606    UUT5/UUT5a/Clk_100MHz_0
    SLICE_X95Y83         FDRE                                         r  UUT5/UUT5a/Red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y83         FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  UUT5/UUT5a/Red_reg[0]/Q
                         net (fo=15, routed)          0.631     0.166    UUT6/TMDS_CH0/Blue[0]
    SLICE_X94Y84         LUT6 (Prop_lut6_I2_O)        0.045     0.211 r  UUT6/TMDS_CH0/balance_acc[2]_i_1/O
                         net (fo=1, routed)           0.000     0.211    UUT6/TMDS_CH0/balance_acc[2]_i_1_n_0
    SLICE_X94Y84         FDCE                                         r  UUT6/TMDS_CH0/balance_acc_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_25MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_25MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=62, routed)          0.871    -0.844    UUT6/TMDS_CH0/CLK
    SLICE_X94Y84         FDCE                                         r  UUT6/TMDS_CH0/balance_acc_reg[2]/C
                         clock pessimism              0.567    -0.278    
                         clock uncertainty            0.215    -0.063    
    SLICE_X94Y84         FDCE (Hold_fdce_C_D)         0.121     0.058    UUT6/TMDS_CH0/balance_acc_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.058    
                         arrival time                           0.211    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 UUT5/UUT5a/Red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT6/TMDS_CH2/balance_acc_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by Clk_25MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             Clk_25MHz_clockGen_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_25MHz_clockGen_clk_wiz_0_0 rise@0.000ns - Clk_100MHz_clockGen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.818ns  (logic 0.186ns (22.750%)  route 0.632ns (77.250%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.930 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.233    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_100MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=81, routed)          0.602    -0.606    UUT5/UUT5a/Clk_100MHz_0
    SLICE_X95Y83         FDRE                                         r  UUT5/UUT5a/Red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y83         FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  UUT5/UUT5a/Red_reg[0]/Q
                         net (fo=15, routed)          0.632     0.167    UUT6/TMDS_CH2/Blue[0]
    SLICE_X95Y84         LUT6 (Prop_lut6_I1_O)        0.045     0.212 r  UUT6/TMDS_CH2/balance_acc[2]_i_1__1/O
                         net (fo=1, routed)           0.000     0.212    UUT6/TMDS_CH2/balance_acc[2]_i_1__1_n_0
    SLICE_X95Y84         FDCE                                         r  UUT6/TMDS_CH2/balance_acc_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_25MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_25MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=62, routed)          0.871    -0.844    UUT6/TMDS_CH2/CLK
    SLICE_X95Y84         FDCE                                         r  UUT6/TMDS_CH2/balance_acc_reg[2]/C
                         clock pessimism              0.567    -0.278    
                         clock uncertainty            0.215    -0.063    
    SLICE_X95Y84         FDCE (Hold_fdce_C_D)         0.092     0.029    UUT6/TMDS_CH2/balance_acc_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.029    
                         arrival time                           0.212    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 UUT5/UUT5a/Red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT6/TMDS_CH2/balance_acc_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by Clk_25MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             Clk_25MHz_clockGen_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_25MHz_clockGen_clk_wiz_0_0 rise@0.000ns - Clk_100MHz_clockGen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.819ns  (logic 0.186ns (22.722%)  route 0.633ns (77.278%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.930 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.233    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_100MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=81, routed)          0.602    -0.606    UUT5/UUT5a/Clk_100MHz_0
    SLICE_X95Y83         FDRE                                         r  UUT5/UUT5a/Red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y83         FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  UUT5/UUT5a/Red_reg[0]/Q
                         net (fo=15, routed)          0.633     0.168    UUT6/TMDS_CH2/Blue[0]
    SLICE_X95Y84         LUT6 (Prop_lut6_I2_O)        0.045     0.213 r  UUT6/TMDS_CH2/balance_acc[3]_i_1__1/O
                         net (fo=1, routed)           0.000     0.213    UUT6/TMDS_CH2/balance_acc[3]_i_1__1_n_0
    SLICE_X95Y84         FDCE                                         r  UUT6/TMDS_CH2/balance_acc_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_25MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_25MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=62, routed)          0.871    -0.844    UUT6/TMDS_CH2/CLK
    SLICE_X95Y84         FDCE                                         r  UUT6/TMDS_CH2/balance_acc_reg[3]/C
                         clock pessimism              0.567    -0.278    
                         clock uncertainty            0.215    -0.063    
    SLICE_X95Y84         FDCE (Hold_fdce_C_D)         0.092     0.029    UUT6/TMDS_CH2/balance_acc_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.029    
                         arrival time                           0.213    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 UUT5/UUT5a/Red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT6/TMDS_CH0/dout_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by Clk_25MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             Clk_25MHz_clockGen_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_25MHz_clockGen_clk_wiz_0_0 rise@0.000ns - Clk_100MHz_clockGen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.865ns  (logic 0.185ns (21.376%)  route 0.680ns (78.624%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.930 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.233    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_100MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=81, routed)          0.602    -0.606    UUT5/UUT5a/Clk_100MHz_0
    SLICE_X95Y83         FDRE                                         r  UUT5/UUT5a/Red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y83         FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  UUT5/UUT5a/Red_reg[0]/Q
                         net (fo=15, routed)          0.680     0.216    UUT4/Blue[0]
    SLICE_X97Y85         LUT5 (Prop_lut5_I0_O)        0.044     0.260 r  UUT4/dout[9]_i_1__0/O
                         net (fo=1, routed)           0.000     0.260    UUT6/TMDS_CH0/D[3]
    SLICE_X97Y85         FDCE                                         r  UUT6/TMDS_CH0/dout_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_25MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_25MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=62, routed)          0.872    -0.843    UUT6/TMDS_CH0/CLK
    SLICE_X97Y85         FDCE                                         r  UUT6/TMDS_CH0/dout_reg[9]/C
                         clock pessimism              0.567    -0.277    
                         clock uncertainty            0.215    -0.062    
    SLICE_X97Y85         FDCE (Hold_fdce_C_D)         0.107     0.045    UUT6/TMDS_CH0/dout_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.045    
                         arrival time                           0.260    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 UUT5/UUT5a/Red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT6/TMDS_CH2/dout_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by Clk_25MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             Clk_25MHz_clockGen_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_25MHz_clockGen_clk_wiz_0_0 rise@0.000ns - Clk_100MHz_clockGen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.873ns  (logic 0.186ns (21.301%)  route 0.687ns (78.699%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.930 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.233    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_100MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=81, routed)          0.602    -0.606    UUT5/UUT5a/Clk_100MHz_0
    SLICE_X95Y83         FDRE                                         r  UUT5/UUT5a/Red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y83         FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  UUT5/UUT5a/Red_reg[0]/Q
                         net (fo=15, routed)          0.687     0.223    UUT6/TMDS_CH2/Blue[0]
    SLICE_X95Y84         LUT3 (Prop_lut3_I1_O)        0.045     0.268 r  UUT6/TMDS_CH2/dout[9]_i_1/O
                         net (fo=1, routed)           0.000     0.268    UUT6/TMDS_CH2/dout[9]_i_1_n_0
    SLICE_X95Y84         FDCE                                         r  UUT6/TMDS_CH2/dout_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_25MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_25MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=62, routed)          0.871    -0.844    UUT6/TMDS_CH2/CLK
    SLICE_X95Y84         FDCE                                         r  UUT6/TMDS_CH2/dout_reg[9]/C
                         clock pessimism              0.567    -0.278    
                         clock uncertainty            0.215    -0.063    
    SLICE_X95Y84         FDCE (Hold_fdce_C_D)         0.107     0.044    UUT6/TMDS_CH2/dout_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.044    
                         arrival time                           0.268    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 UUT5/UUT5a/Red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT6/TMDS_CH0/dout_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by Clk_25MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             Clk_25MHz_clockGen_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_25MHz_clockGen_clk_wiz_0_0 rise@0.000ns - Clk_100MHz_clockGen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.866ns  (logic 0.186ns (21.467%)  route 0.680ns (78.533%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.930 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.233    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_100MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=81, routed)          0.602    -0.606    UUT5/UUT5a/Clk_100MHz_0
    SLICE_X95Y83         FDRE                                         r  UUT5/UUT5a/Red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y83         FDRE (Prop_fdre_C_Q)         0.141    -0.465 f  UUT5/UUT5a/Red_reg[0]/Q
                         net (fo=15, routed)          0.680     0.216    UUT4/Blue[0]
    SLICE_X97Y85         LUT3 (Prop_lut3_I0_O)        0.045     0.261 r  UUT4/dout[8]_i_1/O
                         net (fo=1, routed)           0.000     0.261    UUT6/TMDS_CH0/D[2]
    SLICE_X97Y85         FDCE                                         r  UUT6/TMDS_CH0/dout_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_25MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_25MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=62, routed)          0.872    -0.843    UUT6/TMDS_CH0/CLK
    SLICE_X97Y85         FDCE                                         r  UUT6/TMDS_CH0/dout_reg[8]/C
                         clock pessimism              0.567    -0.277    
                         clock uncertainty            0.215    -0.062    
    SLICE_X97Y85         FDCE (Hold_fdce_C_D)         0.092     0.030    UUT6/TMDS_CH0/dout_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.030    
                         arrival time                           0.261    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 UUT5/UUT5a/Red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT6/TMDS_CH2/balance_acc_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by Clk_25MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             Clk_25MHz_clockGen_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_25MHz_clockGen_clk_wiz_0_0 rise@0.000ns - Clk_100MHz_clockGen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.873ns  (logic 0.186ns (21.301%)  route 0.687ns (78.699%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.930 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.233    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_100MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=81, routed)          0.602    -0.606    UUT5/UUT5a/Clk_100MHz_0
    SLICE_X95Y83         FDRE                                         r  UUT5/UUT5a/Red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y83         FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  UUT5/UUT5a/Red_reg[0]/Q
                         net (fo=15, routed)          0.687     0.223    UUT6/TMDS_CH2/Blue[0]
    SLICE_X95Y84         LUT5 (Prop_lut5_I0_O)        0.045     0.268 r  UUT6/TMDS_CH2/balance_acc[1]_i_1__1/O
                         net (fo=1, routed)           0.000     0.268    UUT6/TMDS_CH2/balance_acc[1]_i_1__1_n_0
    SLICE_X95Y84         FDCE                                         r  UUT6/TMDS_CH2/balance_acc_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_25MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_25MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=62, routed)          0.871    -0.844    UUT6/TMDS_CH2/CLK
    SLICE_X95Y84         FDCE                                         r  UUT6/TMDS_CH2/balance_acc_reg[1]/C
                         clock pessimism              0.567    -0.278    
                         clock uncertainty            0.215    -0.063    
    SLICE_X95Y84         FDCE (Hold_fdce_C_D)         0.092     0.029    UUT6/TMDS_CH2/balance_acc_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.029    
                         arrival time                           0.268    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.394ns  (arrival time - required time)
  Source:                 UUT5/UUT5a/Red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT6/TMDS_CH0/balance_acc_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by Clk_25MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             Clk_25MHz_clockGen_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_25MHz_clockGen_clk_wiz_0_0 rise@0.000ns - Clk_100MHz_clockGen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.057ns  (logic 0.186ns (17.592%)  route 0.871ns (82.408%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.930 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.233    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_100MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=81, routed)          0.602    -0.606    UUT5/UUT5a/Clk_100MHz_0
    SLICE_X95Y83         FDRE                                         r  UUT5/UUT5a/Red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y83         FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  UUT5/UUT5a/Red_reg[0]/Q
                         net (fo=15, routed)          0.871     0.407    UUT6/TMDS_CH0/Blue[0]
    SLICE_X94Y84         LUT6 (Prop_lut6_I3_O)        0.045     0.452 r  UUT6/TMDS_CH0/balance_acc[3]_i_1/O
                         net (fo=1, routed)           0.000     0.452    UUT6/TMDS_CH0/balance_acc[3]_i_1_n_0
    SLICE_X94Y84         FDCE                                         r  UUT6/TMDS_CH0/balance_acc_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_25MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_25MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=62, routed)          0.871    -0.844    UUT6/TMDS_CH0/CLK
    SLICE_X94Y84         FDCE                                         r  UUT6/TMDS_CH0/balance_acc_reg[3]/C
                         clock pessimism              0.567    -0.278    
                         clock uncertainty            0.215    -0.063    
    SLICE_X94Y84         FDCE (Hold_fdce_C_D)         0.121     0.058    UUT6/TMDS_CH0/balance_acc_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.058    
                         arrival time                           0.452    
  -------------------------------------------------------------------
                         slack                                  0.394    

Slack (MET) :             0.471ns  (arrival time - required time)
  Source:                 UUT5/UUT5a/Red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT6/TMDS_CH1/balance_acc_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by Clk_25MHz_clockGen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             Clk_25MHz_clockGen_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_25MHz_clockGen_clk_wiz_0_0 rise@0.000ns - Clk_100MHz_clockGen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.104ns  (logic 0.186ns (16.845%)  route 0.918ns (83.155%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.930 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.233    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_100MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=81, routed)          0.602    -0.606    UUT5/UUT5a/Clk_100MHz_0
    SLICE_X95Y83         FDRE                                         r  UUT5/UUT5a/Red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y83         FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  UUT5/UUT5a/Red_reg[0]/Q
                         net (fo=15, routed)          0.918     0.454    UUT6/TMDS_CH1/Blue[0]
    SLICE_X97Y83         LUT6 (Prop_lut6_I2_O)        0.045     0.499 r  UUT6/TMDS_CH1/balance_acc[3]_i_1__0/O
                         net (fo=1, routed)           0.000     0.499    UUT6/TMDS_CH1/balance_acc[3]_i_1__0_n_0
    SLICE_X97Y83         FDCE                                         r  UUT6/TMDS_CH1/balance_acc_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_25MHz_clockGen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLKGEN/clockGen_i/clk_wiz_0/inst/clk_in1_clockGen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  CLKGEN/clockGen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    CLKGEN/clockGen_i/clk_wiz_0/inst/Clk_25MHz_clockGen_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  CLKGEN/clockGen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=62, routed)          0.870    -0.845    UUT6/TMDS_CH1/CLK
    SLICE_X97Y83         FDCE                                         r  UUT6/TMDS_CH1/balance_acc_reg[3]/C
                         clock pessimism              0.567    -0.279    
                         clock uncertainty            0.215    -0.064    
    SLICE_X97Y83         FDCE (Hold_fdce_C_D)         0.092     0.028    UUT6/TMDS_CH1/balance_acc_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.028    
                         arrival time                           0.499    
  -------------------------------------------------------------------
                         slack                                  0.471    





