#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001a75695dbc0 .scope module, "reg4bit" "reg4bit" 2 41;
 .timescale 0 0;
    .port_info 0 /OUTPUT 4 "q";
    .port_info 1 /INPUT 4 "d";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 1 "clk";
o000001a756979f88 .functor BUFZ 1, C4<z>; HiZ drive
v000001a7569cc0c0_0 .net "clk", 0 0, o000001a756979f88;  0 drivers
o000001a75697ab58 .functor BUFZ 4, C4<zzzz>; HiZ drive
v000001a7569cc200_0 .net "d", 3 0, o000001a75697ab58;  0 drivers
o000001a75697a1c8 .functor BUFZ 1, C4<z>; HiZ drive
v000001a7569ccd40_0 .net "en", 0 0, o000001a75697a1c8;  0 drivers
v000001a7569cc2a0_0 .net "q", 3 0, L_000001a7569cf610;  1 drivers
o000001a75697a018 .functor BUFZ 1, C4<z>; HiZ drive
v000001a7569cc340_0 .net "reset", 0 0, o000001a75697a018;  0 drivers
L_000001a7569cf750 .part o000001a75697ab58, 0, 1;
L_000001a7569ce2b0 .part o000001a75697ab58, 1, 1;
L_000001a7569cfb10 .part o000001a75697ab58, 2, 1;
L_000001a7569cf610 .concat8 [ 1 1 1 1], v000001a75695ea70_0, v000001a7569ccf20_0, v000001a7569cc980_0, v000001a7569cd060_0;
L_000001a7569cf6b0 .part o000001a75697ab58, 3, 1;
S_000001a7569706b0 .scope module, "reg0" "reg1bit" 2 46, 2 52 0, S_000001a75695dbc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 1 "clk";
L_000001a756977ad0 .functor OR 1, L_000001a7569782b0, L_000001a756977980, C4<0>, C4<0>;
L_000001a756977980 .functor AND 1, L_000001a7569cf750, o000001a75697a1c8, C4<1>, C4<1>;
L_000001a7569782b0 .functor AND 1, v000001a75695ea70_0, L_000001a756977de0, C4<1>, C4<1>;
L_000001a756977de0 .functor NOT 1, o000001a75697a1c8, C4<0>, C4<0>, C4<0>;
v000001a75695ebb0_0 .net "AtoO0", 0 0, L_000001a7569782b0;  1 drivers
v000001a75695ec50_0 .net "AtoO1", 0 0, L_000001a756977980;  1 drivers
v000001a75695ecf0_0 .net "NtoA0", 0 0, L_000001a756977de0;  1 drivers
v000001a75695dfd0_0 .net "clk", 0 0, o000001a756979f88;  alias, 0 drivers
v000001a75695e070_0 .net "d", 0 0, L_000001a7569cf750;  1 drivers
v000001a75695e390_0 .net "d0", 0 0, L_000001a756977ad0;  1 drivers
v000001a75695e610_0 .net "en", 0 0, o000001a75697a1c8;  alias, 0 drivers
v000001a75695e570_0 .net "q", 0 0, v000001a75695ea70_0;  1 drivers
v000001a75695e750_0 .net "reset", 0 0, o000001a75697a018;  alias, 0 drivers
S_000001a756973260 .scope module, "dff" "D_FF" 2 61, 2 64 0, S_000001a7569706b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "clk";
v000001a75695e4d0_0 .net "clk", 0 0, o000001a756979f88;  alias, 0 drivers
v000001a75695e250_0 .net "d", 0 0, L_000001a756977ad0;  alias, 1 drivers
v000001a75695ea70_0 .var "q", 0 0;
v000001a75695df30_0 .net "reset", 0 0, o000001a75697a018;  alias, 0 drivers
E_000001a7569594a0 .event posedge, v000001a75695e4d0_0, v000001a75695df30_0;
S_000001a7569733f0 .scope module, "reg1" "reg1bit" 2 47, 2 52 0, S_000001a75695dbc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 1 "clk";
L_000001a756977ec0 .functor OR 1, L_000001a756977f30, L_000001a756978630, C4<0>, C4<0>;
L_000001a756978630 .functor AND 1, L_000001a7569ce2b0, o000001a75697a1c8, C4<1>, C4<1>;
L_000001a756977f30 .functor AND 1, v000001a7569ccf20_0, L_000001a756978320, C4<1>, C4<1>;
L_000001a756978320 .functor NOT 1, o000001a75697a1c8, C4<0>, C4<0>, C4<0>;
v000001a7569cd600_0 .net "AtoO0", 0 0, L_000001a756977f30;  1 drivers
v000001a7569cc660_0 .net "AtoO1", 0 0, L_000001a756978630;  1 drivers
v000001a7569ccc00_0 .net "NtoA0", 0 0, L_000001a756978320;  1 drivers
v000001a7569cdd80_0 .net "clk", 0 0, o000001a756979f88;  alias, 0 drivers
v000001a7569cc3e0_0 .net "d", 0 0, L_000001a7569ce2b0;  1 drivers
v000001a7569cd100_0 .net "d0", 0 0, L_000001a756977ec0;  1 drivers
v000001a7569cd1a0_0 .net "en", 0 0, o000001a75697a1c8;  alias, 0 drivers
v000001a7569cd920_0 .net "q", 0 0, v000001a7569ccf20_0;  1 drivers
v000001a7569cd4c0_0 .net "reset", 0 0, o000001a75697a018;  alias, 0 drivers
S_000001a7569764a0 .scope module, "dff" "D_FF" 2 61, 2 64 0, S_000001a7569733f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "clk";
v000001a7569cd240_0 .net "clk", 0 0, o000001a756979f88;  alias, 0 drivers
v000001a7569cd9c0_0 .net "d", 0 0, L_000001a756977ec0;  alias, 1 drivers
v000001a7569ccf20_0 .var "q", 0 0;
v000001a7569cce80_0 .net "reset", 0 0, o000001a75697a018;  alias, 0 drivers
S_000001a756976630 .scope module, "reg2" "reg1bit" 2 48, 2 52 0, S_000001a75695dbc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 1 "clk";
L_000001a756978080 .functor OR 1, L_000001a756978710, L_000001a7569780f0, C4<0>, C4<0>;
L_000001a7569780f0 .functor AND 1, L_000001a7569cfb10, o000001a75697a1c8, C4<1>, C4<1>;
L_000001a756978710 .functor AND 1, v000001a7569cc980_0, L_000001a756978470, C4<1>, C4<1>;
L_000001a756978470 .functor NOT 1, o000001a75697a1c8, C4<0>, C4<0>, C4<0>;
v000001a7569cd6a0_0 .net "AtoO0", 0 0, L_000001a756978710;  1 drivers
v000001a7569cda60_0 .net "AtoO1", 0 0, L_000001a7569780f0;  1 drivers
v000001a7569cde20_0 .net "NtoA0", 0 0, L_000001a756978470;  1 drivers
v000001a7569cc700_0 .net "clk", 0 0, o000001a756979f88;  alias, 0 drivers
v000001a7569cd880_0 .net "d", 0 0, L_000001a7569cfb10;  1 drivers
v000001a7569ccfc0_0 .net "d0", 0 0, L_000001a756978080;  1 drivers
v000001a7569cc160_0 .net "en", 0 0, o000001a75697a1c8;  alias, 0 drivers
v000001a7569cc7a0_0 .net "q", 0 0, v000001a7569cc980_0;  1 drivers
v000001a7569cd380_0 .net "reset", 0 0, o000001a75697a018;  alias, 0 drivers
S_000001a75696a290 .scope module, "dff" "D_FF" 2 61, 2 64 0, S_000001a756976630;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "clk";
v000001a7569cdc40_0 .net "clk", 0 0, o000001a756979f88;  alias, 0 drivers
v000001a7569ccca0_0 .net "d", 0 0, L_000001a756978080;  alias, 1 drivers
v000001a7569cc980_0 .var "q", 0 0;
v000001a7569cd7e0_0 .net "reset", 0 0, o000001a75697a018;  alias, 0 drivers
S_000001a75696a420 .scope module, "reg3" "reg1bit" 2 49, 2 52 0, S_000001a75695dbc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 1 "clk";
L_000001a756978780 .functor OR 1, L_000001a756978860, L_000001a756978390, C4<0>, C4<0>;
L_000001a756978390 .functor AND 1, L_000001a7569cf6b0, o000001a75697a1c8, C4<1>, C4<1>;
L_000001a756978860 .functor AND 1, v000001a7569cd060_0, L_000001a756978160, C4<1>, C4<1>;
L_000001a756978160 .functor NOT 1, o000001a75697a1c8, C4<0>, C4<0>, C4<0>;
v000001a7569cc520_0 .net "AtoO0", 0 0, L_000001a756978860;  1 drivers
v000001a7569cd2e0_0 .net "AtoO1", 0 0, L_000001a756978390;  1 drivers
v000001a7569cd420_0 .net "NtoA0", 0 0, L_000001a756978160;  1 drivers
v000001a7569cdb00_0 .net "clk", 0 0, o000001a756979f88;  alias, 0 drivers
v000001a7569cd740_0 .net "d", 0 0, L_000001a7569cf6b0;  1 drivers
v000001a7569cdba0_0 .net "d0", 0 0, L_000001a756978780;  1 drivers
v000001a7569cdce0_0 .net "en", 0 0, o000001a75697a1c8;  alias, 0 drivers
v000001a7569cdec0_0 .net "q", 0 0, v000001a7569cd060_0;  1 drivers
v000001a7569cdf60_0 .net "reset", 0 0, o000001a75697a018;  alias, 0 drivers
S_000001a756846530 .scope module, "dff" "D_FF" 2 61, 2 64 0, S_000001a75696a420;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "clk";
v000001a7569cc480_0 .net "clk", 0 0, o000001a756979f88;  alias, 0 drivers
v000001a7569cd560_0 .net "d", 0 0, L_000001a756978780;  alias, 1 drivers
v000001a7569cd060_0 .var "q", 0 0;
v000001a7569ccac0_0 .net "reset", 0 0, o000001a75697a018;  alias, 0 drivers
S_000001a756970520 .scope module, "stimulus" "stimulus" 3 1;
 .timescale 0 0;
v000001a7569ccde0_0 .var "b", 3 0;
v000001a7569cfa70_0 .var "clk", 0 0;
v000001a7569cfed0_0 .net "d", 15 0, v000001a7569cc8e0_0;  1 drivers
v000001a7569cf930_0 .var "en", 0 0;
v000001a7569cf7f0_0 .var "reset", 0 0;
S_000001a7568466c0 .scope module, "dstop" "DS" 3 6, 2 1 0, S_000001a756970520;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "d";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 1 "clk";
v000001a7569cc5c0_0 .net "b", 3 0, v000001a7569ccde0_0;  1 drivers
v000001a7569cc840_0 .net "clk", 0 0, v000001a7569cfa70_0;  1 drivers
v000001a7569cc8e0_0 .var "d", 15 0;
v000001a7569cca20_0 .net "en", 0 0, v000001a7569cf930_0;  1 drivers
v000001a7569ccb60_0 .net "reset", 0 0, v000001a7569cf7f0_0;  1 drivers
E_000001a756959320 .event posedge, v000001a7569cc840_0, v000001a7569ccb60_0, v000001a7569cca20_0;
    .scope S_000001a756973260;
T_0 ;
    %wait E_000001a7569594a0;
    %load/vec4 v000001a75695df30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001a75695ea70_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001a75695e250_0;
    %assign/vec4 v000001a75695ea70_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001a7569764a0;
T_1 ;
    %wait E_000001a7569594a0;
    %load/vec4 v000001a7569cce80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001a7569ccf20_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001a7569cd9c0_0;
    %assign/vec4 v000001a7569ccf20_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001a75696a290;
T_2 ;
    %wait E_000001a7569594a0;
    %load/vec4 v000001a7569cd7e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001a7569cc980_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000001a7569ccca0_0;
    %assign/vec4 v000001a7569cc980_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000001a756846530;
T_3 ;
    %wait E_000001a7569594a0;
    %load/vec4 v000001a7569ccac0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001a7569cd060_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v000001a7569cd560_0;
    %assign/vec4 v000001a7569cd060_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000001a7568466c0;
T_4 ;
    %wait E_000001a756959320;
    %load/vec4 v000001a7569ccb60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001a7569cc8e0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001a7569cca20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v000001a7569cc5c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_4.8, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_4.9, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_4.10, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_4.11, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_4.12, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_4.13, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_4.14, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_4.15, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_4.16, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_4.17, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_4.18, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_4.19, 6;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001a7569cc8e0_0, 0;
    %jmp T_4.21;
T_4.4 ;
    %pushi/vec4 1, 0, 16;
    %assign/vec4 v000001a7569cc8e0_0, 0;
    %jmp T_4.21;
T_4.5 ;
    %pushi/vec4 3, 0, 16;
    %assign/vec4 v000001a7569cc8e0_0, 0;
    %jmp T_4.21;
T_4.6 ;
    %pushi/vec4 7, 0, 16;
    %assign/vec4 v000001a7569cc8e0_0, 0;
    %jmp T_4.21;
T_4.7 ;
    %pushi/vec4 15, 0, 16;
    %assign/vec4 v000001a7569cc8e0_0, 0;
    %jmp T_4.21;
T_4.8 ;
    %pushi/vec4 31, 0, 16;
    %assign/vec4 v000001a7569cc8e0_0, 0;
    %jmp T_4.21;
T_4.9 ;
    %pushi/vec4 63, 0, 16;
    %assign/vec4 v000001a7569cc8e0_0, 0;
    %jmp T_4.21;
T_4.10 ;
    %pushi/vec4 127, 0, 16;
    %assign/vec4 v000001a7569cc8e0_0, 0;
    %jmp T_4.21;
T_4.11 ;
    %pushi/vec4 255, 0, 16;
    %assign/vec4 v000001a7569cc8e0_0, 0;
    %jmp T_4.21;
T_4.12 ;
    %pushi/vec4 511, 0, 16;
    %assign/vec4 v000001a7569cc8e0_0, 0;
    %jmp T_4.21;
T_4.13 ;
    %pushi/vec4 1023, 0, 16;
    %assign/vec4 v000001a7569cc8e0_0, 0;
    %jmp T_4.21;
T_4.14 ;
    %pushi/vec4 2047, 0, 16;
    %assign/vec4 v000001a7569cc8e0_0, 0;
    %jmp T_4.21;
T_4.15 ;
    %pushi/vec4 4095, 0, 16;
    %assign/vec4 v000001a7569cc8e0_0, 0;
    %jmp T_4.21;
T_4.16 ;
    %pushi/vec4 8191, 0, 16;
    %assign/vec4 v000001a7569cc8e0_0, 0;
    %jmp T_4.21;
T_4.17 ;
    %pushi/vec4 16383, 0, 16;
    %assign/vec4 v000001a7569cc8e0_0, 0;
    %jmp T_4.21;
T_4.18 ;
    %pushi/vec4 32767, 0, 16;
    %assign/vec4 v000001a7569cc8e0_0, 0;
    %jmp T_4.21;
T_4.19 ;
    %pushi/vec4 65535, 0, 16;
    %assign/vec4 v000001a7569cc8e0_0, 0;
    %jmp T_4.21;
T_4.21 ;
    %pop/vec4 1;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v000001a7569cc8e0_0;
    %assign/vec4 v000001a7569cc8e0_0, 0;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_000001a756970520;
T_5 ;
    %vpi_call 3 10 "$dumpfile", "DSTD.vcd" {0 0 0};
    %vpi_call 3 11 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001a756970520 {0 0 0};
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001a7569ccde0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a7569cf930_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001a7569cf7f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001a7569cfa70_0, 0, 1;
    %end;
    .thread T_5;
    .scope S_000001a756970520;
T_6 ;
    %delay 5, 0;
    %load/vec4 v000001a7569cfa70_0;
    %inv;
    %store/vec4 v000001a7569cfa70_0, 0, 1;
    %jmp T_6;
    .thread T_6;
    .scope S_000001a756970520;
T_7 ;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a7569cf7f0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001a7569cf930_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000001a7569ccde0_0, 0, 4;
    %delay 10, 0;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000001a7569ccde0_0, 0, 4;
    %delay 10, 0;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v000001a7569ccde0_0, 0, 4;
    %delay 10, 0;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v000001a7569ccde0_0, 0, 4;
    %delay 10, 0;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v000001a7569ccde0_0, 0, 4;
    %delay 10, 0;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v000001a7569ccde0_0, 0, 4;
    %delay 10, 0;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v000001a7569ccde0_0, 0, 4;
    %delay 10, 0;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v000001a7569ccde0_0, 0, 4;
    %delay 10, 0;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v000001a7569ccde0_0, 0, 4;
    %delay 10, 0;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v000001a7569ccde0_0, 0, 4;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a7569cf930_0, 0, 1;
    %delay 50, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001a7569cf930_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v000001a7569ccde0_0, 0, 4;
    %delay 10, 0;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v000001a7569ccde0_0, 0, 4;
    %delay 10, 0;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v000001a7569ccde0_0, 0, 4;
    %delay 10, 0;
    %pushi/vec4 14, 0, 4;
    %store/vec4 v000001a7569ccde0_0, 0, 4;
    %delay 10, 0;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v000001a7569ccde0_0, 0, 4;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001a7569cf7f0_0, 0, 1;
    %delay 50, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a7569cf7f0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001a7569cf930_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v000001a7569ccde0_0, 0, 4;
    %delay 50, 0;
    %vpi_call 3 44 "$finish" {0 0 0};
    %end;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "Dstop4.v";
    "stiDS.v";
