#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Thu Dec  2 21:06:47 2021
# Process ID: 27536
# Current directory: D:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent31748 D:\VM_share\NVDLA_BP\spinal_prj\vivado\nvdla_bp\nvdla_bp.xpr
# Log file: D:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/vivado.log
# Journal file: D:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.xpr
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/conv_top.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/fp_acc.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/fp_adder.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/mac_array_8.v] -no_script -reset -force -quiet
remove_files  {D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/conv_top.v D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/fp_acc.v D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/fp_adder.v D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/mac_array_8.v}
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/mac_acc_array.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/mac_atom_8.v] -no_script -reset -force -quiet
remove_files  {D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/mac_acc_array.v D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/mac_atom_8.v}
update_compile_order -fileset sources_1
add_files -norecurse D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/bp_fpga_top.v
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top bp_fpga_top [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open D:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sim_1/new/tb.v w ]
add_files -fileset sim_1 D:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sim_1/new/tb.v
update_compile_order -fileset sim_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
create_bd_design "design_1"
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:microblaze:11.0 microblaze_0
endgroup
set_property -dict [list CONFIG.C_AREA_OPTIMIZED {0} CONFIG.C_D_AXI {1} CONFIG.C_I_AXI {1} CONFIG.C_USE_BARREL {0} CONFIG.C_USE_FPU {0} CONFIG.C_ADDR_TAG_BITS {0} CONFIG.C_DCACHE_ADDR_TAG {0}] [get_bd_cells microblaze_0]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:microblaze -config { axi_intc {0} axi_periph {Enabled} cache {None} clk {New Clocking Wizard (100 MHz)} debug_module {Debug Only} ecc {None} local_mem {8KB} preset {None}}  [get_bd_cells microblaze_0]
endgroup
delete_bd_objs [get_bd_intf_nets microblaze_0_dlmb_1] [get_bd_intf_nets microblaze_0_ilmb_1] [get_bd_nets rst_clk_wiz_1_100M_bus_struct_reset] [get_bd_cells microblaze_0_local_memory]
delete_bd_objs [get_bd_nets mdm_1_debug_sys_rst] [get_bd_nets clk_wiz_1_locked] [get_bd_nets rst_clk_wiz_1_100M_mb_reset] [get_bd_cells rst_clk_wiz_1_100M]
delete_bd_objs [get_bd_nets microblaze_0_Clk] [get_bd_cells clk_wiz_1]
delete_bd_objs [get_bd_intf_nets microblaze_0_debug] [get_bd_cells mdm_1]
apply_bd_automation -rule xilinx.com:bd_rule:microblaze -config { axi_intc {0} axi_periph {Enabled} cache {None} clk {New Clocking Wizard (100 MHz)} debug_module {Debug Only} ecc {None} local_mem {128KB} preset {None}}  [get_bd_cells microblaze_0]
startgroup
set_property -dict [list CONFIG.RESET_TYPE {ACTIVE_LOW} CONFIG.RESET_PORT {resetn}] [get_bd_cells clk_wiz_1]
endgroup
startgroup
create_bd_port -dir I -type rst resetn
connect_bd_net [get_bd_pins /clk_wiz_1/resetn] [get_bd_ports resetn]
endgroup
connect_bd_net [get_bd_ports resetn] [get_bd_pins rst_clk_wiz_1_100M/aux_reset_in]
disconnect_bd_net /resetn_1 [get_bd_pins rst_clk_wiz_1_100M/aux_reset_in]
connect_bd_net [get_bd_ports resetn] [get_bd_pins rst_clk_wiz_1_100M/ext_reset_in]
startgroup
set_property -dict [list CONFIG.C_I_AXI {0}] [get_bd_cells microblaze_0]
endgroup
save_bd_design
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_apb_bridge:3.0 axi_apb_bridge_0
endgroup
connect_bd_intf_net [get_bd_intf_pins axi_apb_bridge_0/AXI4_LITE] [get_bd_intf_pins microblaze_0/M_AXI_DP]
startgroup
set_property -dict [list CONFIG.C_M_APB_PROTOCOL {apb3} CONFIG.C_APB_NUM_SLAVES {1}] [get_bd_cells axi_apb_bridge_0]
endgroup
connect_bd_net [get_bd_pins axi_apb_bridge_0/s_axi_aclk] [get_bd_pins clk_wiz_1/clk_out1]
connect_bd_net [get_bd_pins axi_apb_bridge_0/s_axi_aresetn] [get_bd_pins rst_clk_wiz_1_100M/peripheral_reset]
delete_bd_objs [get_bd_nets rst_clk_wiz_1_100M_peripheral_reset]
connect_bd_net [get_bd_pins rst_clk_wiz_1_100M/peripheral_aresetn] [get_bd_pins axi_apb_bridge_0/s_axi_aresetn]
startgroup
create_bd_intf_port -mode Master -vlnv xilinx.com:interface:apb_rtl:1.0 APB_M
connect_bd_intf_net [get_bd_intf_pins axi_apb_bridge_0/APB_M] [get_bd_intf_ports APB_M]
endgroup
startgroup
create_bd_intf_port -mode Slave -vlnv xilinx.com:interface:diff_clock_rtl:1.0 CLK_IN1_D
connect_bd_intf_net [get_bd_intf_pins clk_wiz_1/CLK_IN1_D] [get_bd_intf_ports CLK_IN1_D]
endgroup
save_bd_design
regenerate_bd_layout
save_bd_design
validate_bd_design
assign_bd_address
set_property range 512K [get_bd_addr_segs {microblaze_0/Data/SEG_APB_M_Reg}]
set_property offset 0xFF000000 [get_bd_addr_segs {microblaze_0/Data/SEG_APB_M_Reg}]
save_bd_design
set_property range 128K [get_bd_addr_segs {microblaze_0/Data/SEG_APB_M_Reg}]
set_property range 64K [get_bd_addr_segs {microblaze_0/Data/SEG_APB_M_Reg}]
save_bd_design
set_property range 512K [get_bd_addr_segs {microblaze_0/Data/SEG_APB_M_Reg}]
save_bd_design
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
make_wrapper -files [get_files D:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/bd/design_1/design_1.bd] -top
add_files -norecurse D:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
update_compile_order -fileset sources_1
create_ip -name ddr4 -vendor xilinx.com -library ip -version 2.2 -module_name ddr4_0 -dir d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip
set_property -dict [list CONFIG.C0.DDR4_TimePeriod {1000} CONFIG.C0.DDR4_InputClockPeriod {10000} CONFIG.C0.DDR4_MemoryType {SODIMMs} CONFIG.C0.DDR4_MemoryPart {MTA8ATF51264HZ-2G1} CONFIG.C0.DDR4_DataWidth {64} CONFIG.C0.DDR4_AxiSelection {true} CONFIG.C0.DDR4_AxiDataWidth {512} CONFIG.C0.DDR4_AxiNarrowBurst {true} CONFIG.C0.DDR4_AxiAddressWidth {32} CONFIG.C0.DDR4_AxiIDWidth {6} CONFIG.C0.DDR4_isCustom {false}] [get_ips ddr4_0]
update_compile_order -fileset sources_1
set_property -dict [list CONFIG.C0.DDR4_TimePeriod {1250} CONFIG.C0.DDR4_InputClockPeriod {10000} CONFIG.C0.DDR4_CLKOUT0_DIVIDE {5} CONFIG.C0.DDR4_MemoryType {SODIMMs} CONFIG.C0.DDR4_MemoryPart {MTA18ASF1G72HZ-2G3} CONFIG.C0.DDR4_DataWidth {72} CONFIG.C0.DDR4_DataMask {NO_DM_NO_DBI} CONFIG.C0.DDR4_Ecc {true} CONFIG.C0.DDR4_AxiSelection {true} CONFIG.C0.DDR4_CasLatency {11} CONFIG.C0.DDR4_CasWriteLatency {9} CONFIG.C0.DDR4_AxiDataWidth {256} CONFIG.C0.DDR4_AxiNarrowBurst {true} CONFIG.C0.DDR4_AxiAddressWidth {33} CONFIG.C0.DDR4_AxiIDWidth {6} CONFIG.C0.CK_WIDTH {2} CONFIG.C0.CKE_WIDTH {2} CONFIG.C0.CS_WIDTH {2} CONFIG.C0.ODT_WIDTH {2}] [get_ips ddr4_0]
generate_target all [get_files  d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/ddr4_0/ddr4_0.xci]
catch { config_ip_cache -export [get_ips -all ddr4_0] }
export_ip_user_files -of_objects [get_files d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/ddr4_0/ddr4_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/ddr4_0/ddr4_0.xci]
launch_runs -jobs 8 ddr4_0_synth_1
export_simulation -of_objects [get_files d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/ddr4_0/ddr4_0.xci] -directory D:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.ip_user_files/sim_scripts -ip_user_files_dir D:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.ip_user_files -ipstatic_source_dir D:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/VM_share/fpga_modelsim_lib} {questa=D:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.cache/compile_simlib/questa} {riviera=D:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.cache/compile_simlib/riviera} {activehdl=D:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_ip -name axi_bram_ctrl -vendor xilinx.com -library ip -version 4.1 -module_name axi_bram_ctrl_0 -dir d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip
set_property -dict [list CONFIG.DATA_WIDTH {256} CONFIG.ID_WIDTH {6} CONFIG.SINGLE_PORT_BRAM {1} CONFIG.ECC_TYPE {0} CONFIG.MEM_DEPTH {32768}] [get_ips axi_bram_ctrl_0]
generate_target {instantiation_template} [get_files d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/axi_bram_ctrl_0/axi_bram_ctrl_0.xci]
generate_target all [get_files  d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/axi_bram_ctrl_0/axi_bram_ctrl_0.xci]
catch { config_ip_cache -export [get_ips -all axi_bram_ctrl_0] }
export_ip_user_files -of_objects [get_files d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/axi_bram_ctrl_0/axi_bram_ctrl_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/axi_bram_ctrl_0/axi_bram_ctrl_0.xci]
launch_runs -jobs 8 axi_bram_ctrl_0_synth_1
export_simulation -of_objects [get_files d:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/axi_bram_ctrl_0/axi_bram_ctrl_0.xci] -directory D:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.ip_user_files/sim_scripts -ip_user_files_dir D:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.ip_user_files -ipstatic_source_dir D:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/VM_share/fpga_modelsim_lib} {questa=D:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.cache/compile_simlib/questa} {riviera=D:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.cache/compile_simlib/riviera} {activehdl=D:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top design_1_wrapper [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
file mkdir D:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.sdk
write_hwdef -force  -file D:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.sdk/design_1_wrapper.hdf
launch_sdk -workspace D:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.sdk -hwspec D:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.sdk/design_1_wrapper.hdf
add_files -fileset sim_1 -norecurse D:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.sdk/test/Debug/test.elf
set_property SCOPED_TO_REF design_1 [get_files -all -of_objects [get_fileset sim_1] {D:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.sdk/test/Debug/test.elf}]
set_property SCOPED_TO_CELLS { microblaze_0 } [get_files -all -of_objects [get_fileset sim_1] {D:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.sdk/test/Debug/test.elf}]
launch_simulation
source tb.tcl
run 10 us
current_wave_config {Untitled 1}
add_wave {{/tb/dut/cfg}} 
restart
run 10 us
restart
restart
run 10 us
save_wave_config {D:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/tb_behav.wcfg}
add_files -fileset sim_1 -norecurse D:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/tb_behav.wcfg
set_property xsim.view D:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/tb_behav.wcfg [get_filesets sim_1]
save_wave_config {D:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/tb_behav.wcfg}
save_wave_config {D:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/tb_behav.wcfg}
save_wave_config {D:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/tb_behav.wcfg}
relaunch_sim
run 10 us
run 5 us
relaunch_sim
run 5 us
relaunch_sim
run 5 us
run 5 us
run 5 us
current_wave_config {tb_behav.wcfg}
add_wave {{/tb/dut/rdma/axim_ar_valid}} {{/tb/dut/rdma/axim_ar_ready}} {{/tb/dut/rdma/axim_ar_payload_addr}} {{/tb/dut/rdma/axim_ar_payload_id}} {{/tb/dut/rdma/axim_ar_payload_len}} {{/tb/dut/rdma/axim_ar_payload_size}} {{/tb/dut/rdma/axim_ar_payload_burst}} {{/tb/dut/rdma/axim_r_valid}} {{/tb/dut/rdma/axim_r_ready}} {{/tb/dut/rdma/axim_r_payload_data}} {{/tb/dut/rdma/axim_r_payload_id}} {{/tb/dut/rdma/axim_r_payload_resp}} {{/tb/dut/rdma/axim_r_payload_last}} {{/tb/dut/rdma/cfg_valid}} {{/tb/dut/rdma/cfg_ready}} {{/tb/dut/rdma/cfg_payload_rd_dtBaseAddr}} {{/tb/dut/rdma/cfg_payload_rd_wtBaseAddr}} {{/tb/dut/rdma/cfg_payload_wr_delta_wt_BaseAddr}} {{/tb/dut/rdma/cfg_payload_wr_sigma_BaseAddr}} {{/tb/dut/rdma/cfg_payload_dtWidth}} {{/tb/dut/rdma/cfg_payload_dtHeight}} {{/tb/dut/rdma/cfg_payload_wtWidth}} {{/tb/dut/rdma/cfg_payload_wtHeight}} {{/tb/dut/rdma/cfg_payload_oWidth}} {{/tb/dut/rdma/cfg_payload_oHeight}} {{/tb/dut/rdma/output_valid}} {{/tb/dut/rdma/output_ready}} {{/tb/dut/rdma/output_payload}} {{/tb/dut/rdma/enable}} {{/tb/dut/rdma/isIdle}} {{/tb/dut/rdma/is_dtwt_mux}} {{/tb/dut/rdma/clk}} {{/tb/dut/rdma/reset}} {{/tb/dut/rdma/dma_rd_enable}} {{/tb/dut/rdma/dma_rd_axim_ar_valid}} {{/tb/dut/rdma/dma_rd_axim_ar_payload_addr}} {{/tb/dut/rdma/dma_rd_axim_ar_payload_id}} {{/tb/dut/rdma/dma_rd_axim_ar_payload_len}} {{/tb/dut/rdma/dma_rd_axim_ar_payload_size}} {{/tb/dut/rdma/dma_rd_axim_ar_payload_burst}} {{/tb/dut/rdma/dma_rd_axim_r_ready}} {{/tb/dut/rdma/dma_rd_output_valid}} {{/tb/dut/rdma/dma_rd_output_payload}} {{/tb/dut/rdma/dma_rd_isIdle}} {{/tb/dut/rdma/par_rd_dtBaseAddr}} {{/tb/dut/rdma/par_rd_wtBaseAddr}} {{/tb/dut/rdma/par_wr_delta_wt_BaseAddr}} {{/tb/dut/rdma/par_wr_sigma_BaseAddr}} {{/tb/dut/rdma/par_dtWidth}} {{/tb/dut/rdma/par_dtHeight}} {{/tb/dut/rdma/par_wtWidth}} {{/tb/dut/rdma/par_wtHeight}} {{/tb/dut/rdma/par_oWidth}} {{/tb/dut/rdma/par_oHeight}} {{/tb/dut/rdma/burstlen}} {{/tb/dut/rdma/BaseAddr}} {{/tb/dut/rdma/dt_wcnt}} {{/tb/dut/rdma/dt_vcnt}} {{/tb/dut/rdma/wt_wcnt}} {{/tb/dut/rdma/wt_vcnt}} {{/tb/dut/rdma/is_dtwt_mux_1}} {{/tb/dut/rdma/dma_rdctrl_fsm_wantExit}} {{/tb/dut/rdma/dma_rdctrl_fsm_wantStart}} {{/tb/dut/rdma/dma_rdctrl_fsm_wantKill}} {{/tb/dut/rdma/dma_rdctrl_fsm_stateReg}} {{/tb/dut/rdma/dma_rdctrl_fsm_stateNext}} {{/tb/dut/rdma/when_dmaReadCtrl_l65}} {{/tb/dut/rdma/when_dmaReadCtrl_l68}} {{/tb/dut/rdma/when_dmaReadCtrl_l82}} {{/tb/dut/rdma/when_dmaReadCtrl_l84}} {{/tb/dut/rdma/when_dmaReadCtrl_l95}} {{/tb/dut/rdma/when_dmaReadCtrl_l96}} {{/tb/dut/rdma/when_dmaReadCtrl_l108}} {{/tb/dut/rdma/when_dmaReadCtrl_l111}} {{/tb/dut/rdma/when_dmaReadCtrl_l123}} {{/tb/dut/rdma/when_dmaReadCtrl_l124}} {{/tb/dut/rdma/dma_rdctrl_fsm_stateReg_string}} {{/tb/dut/rdma/dma_rdctrl_fsm_stateNext_string}} 
save_wave_config {D:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/tb_behav.wcfg}
restart
restart
run 5 us
run all
relaunch_sim
run 5 us
run 5 us
run 5 us
run 5 us
current_wave_config {tb_behav.wcfg}
add_wave {{/tb/dut/rdma/dma_rd/axim_ar_valid}} {{/tb/dut/rdma/dma_rd/axim_ar_ready}} {{/tb/dut/rdma/dma_rd/axim_ar_payload_addr}} {{/tb/dut/rdma/dma_rd/axim_ar_payload_id}} {{/tb/dut/rdma/dma_rd/axim_ar_payload_len}} {{/tb/dut/rdma/dma_rd/axim_ar_payload_size}} {{/tb/dut/rdma/dma_rd/axim_ar_payload_burst}} {{/tb/dut/rdma/dma_rd/axim_r_valid}} {{/tb/dut/rdma/dma_rd/axim_r_ready}} {{/tb/dut/rdma/dma_rd/axim_r_payload_data}} {{/tb/dut/rdma/dma_rd/axim_r_payload_id}} {{/tb/dut/rdma/dma_rd/axim_r_payload_resp}} {{/tb/dut/rdma/dma_rd/axim_r_payload_last}} {{/tb/dut/rdma/dma_rd/rd_para_BaseAddr}} {{/tb/dut/rdma/dma_rd/rd_para_burstlen}} {{/tb/dut/rdma/dma_rd/output_valid}} {{/tb/dut/rdma/dma_rd/output_ready}} {{/tb/dut/rdma/dma_rd/output_payload}} {{/tb/dut/rdma/dma_rd/enable}} {{/tb/dut/rdma/dma_rd/isIdle}} {{/tb/dut/rdma/dma_rd/clk}} {{/tb/dut/rdma/dma_rd/reset}} {{/tb/dut/rdma/dma_rd/fifo_io_push_valid}} {{/tb/dut/rdma/dma_rd/fifo_io_push_payload}} {{/tb/dut/rdma/dma_rd/fifo_io_push_ready}} {{/tb/dut/rdma/dma_rd/fifo_io_pop_valid}} {{/tb/dut/rdma/dma_rd/fifo_io_pop_payload}} {{/tb/dut/rdma/dma_rd/fifo_io_occupancy}} {{/tb/dut/rdma/dma_rd/fifo_io_availability}} {{/tb/dut/rdma/dma_rd/param_BaseAddr}} {{/tb/dut/rdma/dma_rd/param_burstlen}} {{/tb/dut/rdma/dma_rd/dma_rd_fsm_wantExit}} {{/tb/dut/rdma/dma_rd/dma_rd_fsm_wantStart}} {{/tb/dut/rdma/dma_rd/dma_rd_fsm_wantKill}} {{/tb/dut/rdma/dma_rd/dma_rd_fsm_stateReg}} {{/tb/dut/rdma/dma_rd/dma_rd_fsm_stateNext}} {{/tb/dut/rdma/dma_rd/when_dma_read_l62}} {{/tb/dut/rdma/dma_rd/when_dma_read_l69}} {{/tb/dut/rdma/dma_rd/when_dma_read_l76}} {{/tb/dut/rdma/dma_rd/when_dma_read_l77}} {{/tb/dut/rdma/dma_rd/dma_rd_fsm_stateReg_string}} {{/tb/dut/rdma/dma_rd/dma_rd_fsm_stateNext_string}} 
save_wave_config {D:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/tb_behav.wcfg}
restart
run 5 us
restart
restart
run 5 us
run all
relaunch_sim
run 15 us
relaunch_sim
run 15 us
relaunch_sim
run 15 us
relaunch_sim
run 15 us
relaunch_sim
run 15 us
save_wave_config {D:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/tb_behav.wcfg}
relaunch_sim
run 15 us
current_wave_config {tb_behav.wcfg}
add_wave {{/tb/dut/cfg/io_glb_enable}} 
relaunch_sim
run 15 us
relaunch_sim
run 15 us
current_wave_config {tb_behav.wcfg}
add_wave {{/tb/dut/rdma/dma_rd/axim_ar_valid}} {{/tb/dut/rdma/dma_rd/axim_ar_ready}} {{/tb/dut/rdma/dma_rd/axim_ar_payload_addr}} {{/tb/dut/rdma/dma_rd/axim_ar_payload_id}} {{/tb/dut/rdma/dma_rd/axim_ar_payload_len}} {{/tb/dut/rdma/dma_rd/axim_ar_payload_size}} {{/tb/dut/rdma/dma_rd/axim_ar_payload_burst}} {{/tb/dut/rdma/dma_rd/axim_r_valid}} {{/tb/dut/rdma/dma_rd/axim_r_ready}} {{/tb/dut/rdma/dma_rd/axim_r_payload_data}} {{/tb/dut/rdma/dma_rd/axim_r_payload_id}} {{/tb/dut/rdma/dma_rd/axim_r_payload_resp}} {{/tb/dut/rdma/dma_rd/axim_r_payload_last}} {{/tb/dut/rdma/dma_rd/rd_para_BaseAddr}} {{/tb/dut/rdma/dma_rd/rd_para_burstlen}} {{/tb/dut/rdma/dma_rd/output_valid}} {{/tb/dut/rdma/dma_rd/output_ready}} {{/tb/dut/rdma/dma_rd/output_payload}} {{/tb/dut/rdma/dma_rd/enable}} {{/tb/dut/rdma/dma_rd/isIdle}} {{/tb/dut/rdma/dma_rd/clk}} {{/tb/dut/rdma/dma_rd/reset}} {{/tb/dut/rdma/dma_rd/fifo_io_push_valid}} {{/tb/dut/rdma/dma_rd/fifo_io_push_payload}} {{/tb/dut/rdma/dma_rd/fifo_io_push_ready}} {{/tb/dut/rdma/dma_rd/fifo_io_pop_valid}} {{/tb/dut/rdma/dma_rd/fifo_io_pop_payload}} {{/tb/dut/rdma/dma_rd/fifo_io_occupancy}} {{/tb/dut/rdma/dma_rd/fifo_io_availability}} {{/tb/dut/rdma/dma_rd/_zz_when_dma_read_l82}} {{/tb/dut/rdma/dma_rd/param_BaseAddr}} {{/tb/dut/rdma/dma_rd/param_burstlen}} {{/tb/dut/rdma/dma_rd/burst_cnt}} {{/tb/dut/rdma/dma_rd/dma_rd_fsm_wantExit}} {{/tb/dut/rdma/dma_rd/dma_rd_fsm_wantStart}} {{/tb/dut/rdma/dma_rd/dma_rd_fsm_wantKill}} {{/tb/dut/rdma/dma_rd/dma_rd_fsm_stateReg}} {{/tb/dut/rdma/dma_rd/dma_rd_fsm_stateNext}} {{/tb/dut/rdma/dma_rd/when_dma_read_l66}} {{/tb/dut/rdma/dma_rd/when_dma_read_l73}} {{/tb/dut/rdma/dma_rd/when_dma_read_l80}} {{/tb/dut/rdma/dma_rd/when_dma_read_l82}} {{/tb/dut/rdma/dma_rd/dma_rd_fsm_stateReg_string}} {{/tb/dut/rdma/dma_rd/dma_rd_fsm_stateNext_string}} 
relaunch_sim
run 15 us
current_wave_config {tb_behav.wcfg}
add_wave {{/tb/dut/rdma/dma_rd/axim_ar_valid}} {{/tb/dut/rdma/dma_rd/axim_ar_ready}} {{/tb/dut/rdma/dma_rd/axim_ar_payload_addr}} {{/tb/dut/rdma/dma_rd/axim_ar_payload_id}} {{/tb/dut/rdma/dma_rd/axim_ar_payload_len}} {{/tb/dut/rdma/dma_rd/axim_ar_payload_size}} {{/tb/dut/rdma/dma_rd/axim_ar_payload_burst}} {{/tb/dut/rdma/dma_rd/axim_r_valid}} {{/tb/dut/rdma/dma_rd/axim_r_ready}} {{/tb/dut/rdma/dma_rd/axim_r_payload_data}} {{/tb/dut/rdma/dma_rd/axim_r_payload_id}} {{/tb/dut/rdma/dma_rd/axim_r_payload_resp}} {{/tb/dut/rdma/dma_rd/axim_r_payload_last}} {{/tb/dut/rdma/dma_rd/rd_para_BaseAddr}} {{/tb/dut/rdma/dma_rd/rd_para_burstlen}} {{/tb/dut/rdma/dma_rd/is_dtwt_in}} {{/tb/dut/rdma/dma_rd/dt_output_valid}} {{/tb/dut/rdma/dma_rd/dt_output_ready}} {{/tb/dut/rdma/dma_rd/dt_output_payload}} {{/tb/dut/rdma/dma_rd/wt_output_valid}} {{/tb/dut/rdma/dma_rd/wt_output_ready}} {{/tb/dut/rdma/dma_rd/wt_output_payload}} {{/tb/dut/rdma/dma_rd/enable}} {{/tb/dut/rdma/dma_rd/isIdle}} {{/tb/dut/rdma/dma_rd/clk}} {{/tb/dut/rdma/dma_rd/reset}} {{/tb/dut/rdma/dma_rd/dtfifo_io_push_valid}} {{/tb/dut/rdma/dma_rd/dtfifo_io_push_payload}} {{/tb/dut/rdma/dma_rd/wtfifo_io_push_valid}} {{/tb/dut/rdma/dma_rd/wtfifo_io_push_payload}} {{/tb/dut/rdma/dma_rd/dtfifo_io_push_ready}} {{/tb/dut/rdma/dma_rd/dtfifo_io_pop_valid}} {{/tb/dut/rdma/dma_rd/dtfifo_io_pop_payload}} {{/tb/dut/rdma/dma_rd/dtfifo_io_occupancy}} {{/tb/dut/rdma/dma_rd/dtfifo_io_availability}} {{/tb/dut/rdma/dma_rd/wtfifo_io_push_ready}} {{/tb/dut/rdma/dma_rd/wtfifo_io_pop_valid}} {{/tb/dut/rdma/dma_rd/wtfifo_io_pop_payload}} {{/tb/dut/rdma/dma_rd/wtfifo_io_occupancy}} {{/tb/dut/rdma/dma_rd/wtfifo_io_availability}} {{/tb/dut/rdma/dma_rd/_zz_when_dma_read_l91}} {{/tb/dut/rdma/dma_rd/param_BaseAddr}} {{/tb/dut/rdma/dma_rd/param_burstlen}} {{/tb/dut/rdma/dma_rd/burst_cnt}} {{/tb/dut/rdma/dma_rd/dma_rd_fsm_wantExit}} {{/tb/dut/rdma/dma_rd/dma_rd_fsm_wantStart}} {{/tb/dut/rdma/dma_rd/dma_rd_fsm_wantKill}} {{/tb/dut/rdma/dma_rd/dma_rd_fsm_stateReg}} {{/tb/dut/rdma/dma_rd/dma_rd_fsm_stateNext}} {{/tb/dut/rdma/dma_rd/when_dma_read_l75}} {{/tb/dut/rdma/dma_rd/when_dma_read_l82}} {{/tb/dut/rdma/dma_rd/when_dma_read_l89}} {{/tb/dut/rdma/dma_rd/when_dma_read_l91}} {{/tb/dut/rdma/dma_rd/dma_rd_fsm_stateReg_string}} {{/tb/dut/rdma/dma_rd/dma_rd_fsm_stateNext_string}} 
restart
restart
run 10 us
current_wave_config {tb_behav.wcfg}
add_wave {{/tb/dut/cbuf/io_dt_input_valid}} {{/tb/dut/cbuf/io_dt_input_ready}} {{/tb/dut/cbuf/io_dt_input_payload}} {{/tb/dut/cbuf/io_wt_input_valid}} {{/tb/dut/cbuf/io_wt_input_ready}} {{/tb/dut/cbuf/io_wt_input_payload}} {{/tb/dut/cbuf/io_clear}} {{/tb/dut/cbuf/io_dt_rd_addr}} {{/tb/dut/cbuf/io_dt_rd_data}} {{/tb/dut/cbuf/io_dt_rd_en}} {{/tb/dut/cbuf/io_wt_rd_0_addr}} {{/tb/dut/cbuf/io_wt_rd_0_data}} {{/tb/dut/cbuf/io_wt_rd_0_en}} {{/tb/dut/cbuf/io_wt_rd_1_addr}} {{/tb/dut/cbuf/io_wt_rd_1_data}} {{/tb/dut/cbuf/io_wt_rd_1_en}} {{/tb/dut/cbuf/io_wt_rd_2_addr}} {{/tb/dut/cbuf/io_wt_rd_2_data}} {{/tb/dut/cbuf/io_wt_rd_2_en}} {{/tb/dut/cbuf/io_wt_rd_3_addr}} {{/tb/dut/cbuf/io_wt_rd_3_data}} {{/tb/dut/cbuf/io_wt_rd_3_en}} {{/tb/dut/cbuf/io_wt_rd_4_addr}} {{/tb/dut/cbuf/io_wt_rd_4_data}} {{/tb/dut/cbuf/io_wt_rd_4_en}} {{/tb/dut/cbuf/io_wt_rd_5_addr}} {{/tb/dut/cbuf/io_wt_rd_5_data}} {{/tb/dut/cbuf/io_wt_rd_5_en}} {{/tb/dut/cbuf/io_wt_rd_6_addr}} {{/tb/dut/cbuf/io_wt_rd_6_data}} {{/tb/dut/cbuf/io_wt_rd_6_en}} {{/tb/dut/cbuf/io_wt_rd_7_addr}} {{/tb/dut/cbuf/io_wt_rd_7_data}} {{/tb/dut/cbuf/io_wt_rd_7_en}} {{/tb/dut/cbuf/clk}} {{/tb/dut/cbuf/reset}} {{/tb/dut/cbuf/d2b_io_dt_input_ready}} {{/tb/dut/cbuf/d2b_io_wt_input_ready}} {{/tb/dut/cbuf/d2b_io_dt_wr_addr}} {{/tb/dut/cbuf/d2b_io_dt_wr_data}} {{/tb/dut/cbuf/d2b_io_dt_wr_en}} {{/tb/dut/cbuf/d2b_io_wt_wr_0_addr}} {{/tb/dut/cbuf/d2b_io_wt_wr_0_data}} {{/tb/dut/cbuf/d2b_io_wt_wr_0_en}} {{/tb/dut/cbuf/d2b_io_wt_wr_1_addr}} {{/tb/dut/cbuf/d2b_io_wt_wr_1_data}} {{/tb/dut/cbuf/d2b_io_wt_wr_1_en}} {{/tb/dut/cbuf/d2b_io_wt_wr_2_addr}} {{/tb/dut/cbuf/d2b_io_wt_wr_2_data}} {{/tb/dut/cbuf/d2b_io_wt_wr_2_en}} {{/tb/dut/cbuf/d2b_io_wt_wr_3_addr}} {{/tb/dut/cbuf/d2b_io_wt_wr_3_data}} {{/tb/dut/cbuf/d2b_io_wt_wr_3_en}} {{/tb/dut/cbuf/d2b_io_wt_wr_4_addr}} {{/tb/dut/cbuf/d2b_io_wt_wr_4_data}} {{/tb/dut/cbuf/d2b_io_wt_wr_4_en}} {{/tb/dut/cbuf/d2b_io_wt_wr_5_addr}} {{/tb/dut/cbuf/d2b_io_wt_wr_5_data}} {{/tb/dut/cbuf/d2b_io_wt_wr_5_en}} {{/tb/dut/cbuf/d2b_io_wt_wr_6_addr}} {{/tb/dut/cbuf/d2b_io_wt_wr_6_data}} {{/tb/dut/cbuf/d2b_io_wt_wr_6_en}} {{/tb/dut/cbuf/d2b_io_wt_wr_7_addr}} {{/tb/dut/cbuf/d2b_io_wt_wr_7_data}} {{/tb/dut/cbuf/d2b_io_wt_wr_7_en}} {{/tb/dut/cbuf/buff_io_dt_rd_data}} {{/tb/dut/cbuf/buff_io_wt_rd_0_data}} {{/tb/dut/cbuf/buff_io_wt_rd_1_data}} {{/tb/dut/cbuf/buff_io_wt_rd_2_data}} {{/tb/dut/cbuf/buff_io_wt_rd_3_data}} {{/tb/dut/cbuf/buff_io_wt_rd_4_data}} {{/tb/dut/cbuf/buff_io_wt_rd_5_data}} {{/tb/dut/cbuf/buff_io_wt_rd_6_data}} {{/tb/dut/cbuf/buff_io_wt_rd_7_data}} 
save_wave_config {D:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/tb_behav.wcfg}
restart
run 10 us
restart
run 10 us
run 10 us
current_wave_config {tb_behav.wcfg}
add_wave {{/tb/dut/cbuf/buff/io_dt_wr_addr}} {{/tb/dut/cbuf/buff/io_dt_wr_data}} {{/tb/dut/cbuf/buff/io_dt_wr_en}} {{/tb/dut/cbuf/buff/io_wt_wr_0_addr}} {{/tb/dut/cbuf/buff/io_wt_wr_0_data}} {{/tb/dut/cbuf/buff/io_wt_wr_0_en}} {{/tb/dut/cbuf/buff/io_wt_wr_1_addr}} {{/tb/dut/cbuf/buff/io_wt_wr_1_data}} {{/tb/dut/cbuf/buff/io_wt_wr_1_en}} {{/tb/dut/cbuf/buff/io_wt_wr_2_addr}} {{/tb/dut/cbuf/buff/io_wt_wr_2_data}} {{/tb/dut/cbuf/buff/io_wt_wr_2_en}} {{/tb/dut/cbuf/buff/io_wt_wr_3_addr}} {{/tb/dut/cbuf/buff/io_wt_wr_3_data}} {{/tb/dut/cbuf/buff/io_wt_wr_3_en}} {{/tb/dut/cbuf/buff/io_wt_wr_4_addr}} {{/tb/dut/cbuf/buff/io_wt_wr_4_data}} {{/tb/dut/cbuf/buff/io_wt_wr_4_en}} {{/tb/dut/cbuf/buff/io_wt_wr_5_addr}} {{/tb/dut/cbuf/buff/io_wt_wr_5_data}} {{/tb/dut/cbuf/buff/io_wt_wr_5_en}} {{/tb/dut/cbuf/buff/io_wt_wr_6_addr}} {{/tb/dut/cbuf/buff/io_wt_wr_6_data}} {{/tb/dut/cbuf/buff/io_wt_wr_6_en}} {{/tb/dut/cbuf/buff/io_wt_wr_7_addr}} {{/tb/dut/cbuf/buff/io_wt_wr_7_data}} {{/tb/dut/cbuf/buff/io_wt_wr_7_en}} {{/tb/dut/cbuf/buff/io_dt_rd_addr}} {{/tb/dut/cbuf/buff/io_dt_rd_data}} {{/tb/dut/cbuf/buff/io_dt_rd_en}} {{/tb/dut/cbuf/buff/io_wt_rd_0_addr}} {{/tb/dut/cbuf/buff/io_wt_rd_0_data}} {{/tb/dut/cbuf/buff/io_wt_rd_0_en}} {{/tb/dut/cbuf/buff/io_wt_rd_1_addr}} {{/tb/dut/cbuf/buff/io_wt_rd_1_data}} {{/tb/dut/cbuf/buff/io_wt_rd_1_en}} {{/tb/dut/cbuf/buff/io_wt_rd_2_addr}} {{/tb/dut/cbuf/buff/io_wt_rd_2_data}} {{/tb/dut/cbuf/buff/io_wt_rd_2_en}} {{/tb/dut/cbuf/buff/io_wt_rd_3_addr}} {{/tb/dut/cbuf/buff/io_wt_rd_3_data}} {{/tb/dut/cbuf/buff/io_wt_rd_3_en}} {{/tb/dut/cbuf/buff/io_wt_rd_4_addr}} {{/tb/dut/cbuf/buff/io_wt_rd_4_data}} {{/tb/dut/cbuf/buff/io_wt_rd_4_en}} {{/tb/dut/cbuf/buff/io_wt_rd_5_addr}} {{/tb/dut/cbuf/buff/io_wt_rd_5_data}} {{/tb/dut/cbuf/buff/io_wt_rd_5_en}} {{/tb/dut/cbuf/buff/io_wt_rd_6_addr}} {{/tb/dut/cbuf/buff/io_wt_rd_6_data}} {{/tb/dut/cbuf/buff/io_wt_rd_6_en}} {{/tb/dut/cbuf/buff/io_wt_rd_7_addr}} {{/tb/dut/cbuf/buff/io_wt_rd_7_data}} {{/tb/dut/cbuf/buff/io_wt_rd_7_en}} {{/tb/dut/cbuf/buff/clk}} {{/tb/dut/cbuf/buff/reset}} {{/tb/dut/cbuf/buff/dt_ram_io_slv_rd_data}} {{/tb/dut/cbuf/buff/wt_ram_0_io_slv_rd_data}} {{/tb/dut/cbuf/buff/wt_ram_1_io_slv_rd_data}} {{/tb/dut/cbuf/buff/wt_ram_2_io_slv_rd_data}} {{/tb/dut/cbuf/buff/wt_ram_3_io_slv_rd_data}} {{/tb/dut/cbuf/buff/wt_ram_4_io_slv_rd_data}} {{/tb/dut/cbuf/buff/wt_ram_5_io_slv_rd_data}} {{/tb/dut/cbuf/buff/wt_ram_6_io_slv_rd_data}} {{/tb/dut/cbuf/buff/wt_ram_7_io_slv_rd_data}} 
current_wave_config {tb_behav.wcfg}
add_wave {{/tb/dut/conv/read_req/cfg_valid}} {{/tb/dut/conv/read_req/cfg_ready}} {{/tb/dut/conv/read_req/cfg_payload_rd_dtBaseAddr}} {{/tb/dut/conv/read_req/cfg_payload_rd_wtBaseAddr}} {{/tb/dut/conv/read_req/cfg_payload_wr_delta_wt_BaseAddr}} {{/tb/dut/conv/read_req/cfg_payload_wr_sigma_BaseAddr}} {{/tb/dut/conv/read_req/cfg_payload_dtWidth}} {{/tb/dut/conv/read_req/cfg_payload_dtHeight}} {{/tb/dut/conv/read_req/cfg_payload_wtWidth}} {{/tb/dut/conv/read_req/cfg_payload_wtHeight}} {{/tb/dut/conv/read_req/cfg_payload_oWidth}} {{/tb/dut/conv/read_req/cfg_payload_oHeight}} {{/tb/dut/conv/read_req/dt_ramrd_addr}} {{/tb/dut/conv/read_req/dt_ramrd_data}} {{/tb/dut/conv/read_req/dt_ramrd_en}} {{/tb/dut/conv/read_req/wt_ramrd_0_addr}} {{/tb/dut/conv/read_req/wt_ramrd_0_data}} {{/tb/dut/conv/read_req/wt_ramrd_0_en}} {{/tb/dut/conv/read_req/wt_ramrd_1_addr}} {{/tb/dut/conv/read_req/wt_ramrd_1_data}} {{/tb/dut/conv/read_req/wt_ramrd_1_en}} {{/tb/dut/conv/read_req/wt_ramrd_2_addr}} {{/tb/dut/conv/read_req/wt_ramrd_2_data}} {{/tb/dut/conv/read_req/wt_ramrd_2_en}} {{/tb/dut/conv/read_req/wt_ramrd_3_addr}} {{/tb/dut/conv/read_req/wt_ramrd_3_data}} {{/tb/dut/conv/read_req/wt_ramrd_3_en}} {{/tb/dut/conv/read_req/wt_ramrd_4_addr}} {{/tb/dut/conv/read_req/wt_ramrd_4_data}} {{/tb/dut/conv/read_req/wt_ramrd_4_en}} {{/tb/dut/conv/read_req/wt_ramrd_5_addr}} {{/tb/dut/conv/read_req/wt_ramrd_5_data}} {{/tb/dut/conv/read_req/wt_ramrd_5_en}} {{/tb/dut/conv/read_req/wt_ramrd_6_addr}} {{/tb/dut/conv/read_req/wt_ramrd_6_data}} {{/tb/dut/conv/read_req/wt_ramrd_6_en}} {{/tb/dut/conv/read_req/wt_ramrd_7_addr}} {{/tb/dut/conv/read_req/wt_ramrd_7_data}} {{/tb/dut/conv/read_req/wt_ramrd_7_en}} {{/tb/dut/conv/read_req/o_ft_valid}} {{/tb/dut/conv/read_req/o_ft_ready}} {{/tb/dut/conv/read_req/o_ft_payload}} {{/tb/dut/conv/read_req/o_wt_0_valid}} {{/tb/dut/conv/read_req/o_wt_0_ready}} {{/tb/dut/conv/read_req/o_wt_0_payload}} {{/tb/dut/conv/read_req/o_wt_1_valid}} {{/tb/dut/conv/read_req/o_wt_1_ready}} {{/tb/dut/conv/read_req/o_wt_1_payload}} {{/tb/dut/conv/read_req/o_wt_2_valid}} {{/tb/dut/conv/read_req/o_wt_2_ready}} {{/tb/dut/conv/read_req/o_wt_2_payload}} {{/tb/dut/conv/read_req/o_wt_3_valid}} {{/tb/dut/conv/read_req/o_wt_3_ready}} {{/tb/dut/conv/read_req/o_wt_3_payload}} {{/tb/dut/conv/read_req/o_wt_4_valid}} {{/tb/dut/conv/read_req/o_wt_4_ready}} {{/tb/dut/conv/read_req/o_wt_4_payload}} {{/tb/dut/conv/read_req/o_wt_5_valid}} {{/tb/dut/conv/read_req/o_wt_5_ready}} {{/tb/dut/conv/read_req/o_wt_5_payload}} {{/tb/dut/conv/read_req/o_wt_6_valid}} {{/tb/dut/conv/read_req/o_wt_6_ready}} {{/tb/dut/conv/read_req/o_wt_6_payload}} {{/tb/dut/conv/read_req/o_wt_7_valid}} {{/tb/dut/conv/read_req/o_wt_7_ready}} {{/tb/dut/conv/read_req/o_wt_7_payload}} {{/tb/dut/conv/read_req/read_enable}} {{/tb/dut/conv/read_req/clk}} {{/tb/dut/conv/read_req/reset}} {{/tb/dut/conv/read_req/_zz_last_window_y}} {{/tb/dut/conv/read_req/_zz_last_window_x}} {{/tb/dut/conv/read_req/_zz_dt_rd_addr}} {{/tb/dut/conv/read_req/_zz_dt_rd_addr_1}} {{/tb/dut/conv/read_req/_zz_dt_rd_addr_2}} {{/tb/dut/conv/read_req/_zz_dt_rd_addr_3}} {{/tb/dut/conv/read_req/_zz_dt_rd_addr_4}} {{/tb/dut/conv/read_req/_zz_dt_rd_addr_5}} {{/tb/dut/conv/read_req/_zz_dt_rd_addr_6}} {{/tb/dut/conv/read_req/_zz_wt_rd_addr}} {{/tb/dut/conv/read_req/_zz_wt_rd_addr_1}} {{/tb/dut/conv/read_req/_zz_wt_rd_addr_2}} {{/tb/dut/conv/read_req/_zz_when_buff2conv_l131}} {{/tb/dut/conv/read_req/_zz_when_buff2conv_l131_1}} {{/tb/dut/conv/read_req/_zz_when_buff2conv_l131_2}} {{/tb/dut/conv/read_req/_zz_when_buff2conv_l131_3}} {{/tb/dut/conv/read_req/_zz_when_buff2conv_l136}} {{/tb/dut/conv/read_req/_zz_when_buff2conv_l136_1}} {{/tb/dut/conv/read_req/idx}} {{/tb/dut/conv/read_req/idy}} {{/tb/dut/conv/read_req/window_posx}} {{/tb/dut/conv/read_req/window_posy}} {{/tb/dut/conv/read_req/last_window_x}} {{/tb/dut/conv/read_req/last_window_y}} {{/tb/dut/conv/read_req/dt_rd_addr}} {{/tb/dut/conv/read_req/wt_rd_addr}} {{/tb/dut/conv/read_req/dt_rdata}} {{/tb/dut/conv/read_req/wt_rdata_0}} {{/tb/dut/conv/read_req/wt_rdata_1}} {{/tb/dut/conv/read_req/wt_rdata_2}} {{/tb/dut/conv/read_req/wt_rdata_3}} {{/tb/dut/conv/read_req/wt_rdata_4}} {{/tb/dut/conv/read_req/wt_rdata_5}} {{/tb/dut/conv/read_req/wt_rdata_6}} {{/tb/dut/conv/read_req/wt_rdata_7}} {{/tb/dut/conv/read_req/wire_wt_rden}} {{/tb/dut/conv/read_req/wire_wt_ovalid}} {{/tb/dut/conv/read_req/wire_wt_oready}} {{/tb/dut/conv/read_req/param_rd_dtBaseAddr}} {{/tb/dut/conv/read_req/param_rd_wtBaseAddr}} {{/tb/dut/conv/read_req/param_wr_delta_wt_BaseAddr}} {{/tb/dut/conv/read_req/param_wr_sigma_BaseAddr}} {{/tb/dut/conv/read_req/param_dtWidth}} {{/tb/dut/conv/read_req/param_dtHeight}} {{/tb/dut/conv/read_req/param_wtWidth}} {{/tb/dut/conv/read_req/param_wtHeight}} {{/tb/dut/conv/read_req/param_oWidth}} {{/tb/dut/conv/read_req/param_oHeight}} {{/tb/dut/conv/read_req/read_en}} {{/tb/dut/conv/read_req/outvalid}} {{/tb/dut/conv/read_req/read_req_fsm_wantExit}} {{/tb/dut/conv/read_req/read_req_fsm_wantStart}} {{/tb/dut/conv/read_req/read_req_fsm_wantKill}} {{/tb/dut/conv/read_req/read_req_fsm_stateReg}} {{/tb/dut/conv/read_req/read_req_fsm_stateNext}} {{/tb/dut/conv/read_req/when_buff2conv_l124}} {{/tb/dut/conv/read_req/when_buff2conv_l131}} {{/tb/dut/conv/read_req/when_buff2conv_l136}} {{/tb/dut/conv/read_req/when_buff2conv_l148}} {{/tb/dut/conv/read_req/when_buff2conv_l151}} {{/tb/dut/conv/read_req/read_req_fsm_stateReg_string}} {{/tb/dut/conv/read_req/read_req_fsm_stateNext_string}} 
save_wave_config {D:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/tb_behav.wcfg}
restart
restart
run 10 us
relaunch_sim
run 10 us
run 10 us
relaunch_sim
run 10 us
relaunch_sim
run 10 us
current_wave_config {tb_behav.wcfg}
add_wave {{/tb/dut/conv/read_req/dt_rdata}} {{/tb/dut/conv/read_req/wt_rdata_0}} {{/tb/dut/conv/read_req/wt_rdata_1}} {{/tb/dut/conv/read_req/wt_rdata_2}} {{/tb/dut/conv/read_req/wt_rdata_3}} {{/tb/dut/conv/read_req/wt_rdata_4}} {{/tb/dut/conv/read_req/wt_rdata_5}} {{/tb/dut/conv/read_req/wt_rdata_6}} {{/tb/dut/conv/read_req/wt_rdata_7}} 
relaunch_sim
run 10 us
current_wave_config {tb_behav.wcfg}
add_wave {{/tb/dut/conv/conv_core/s_ft_0_valid}} {{/tb/dut/conv/conv_core/s_ft_0_ready}} {{/tb/dut/conv/conv_core/s_ft_0_payload}} {{/tb/dut/conv/conv_core/s_ft_1_valid}} {{/tb/dut/conv/conv_core/s_ft_1_ready}} {{/tb/dut/conv/conv_core/s_ft_1_payload}} {{/tb/dut/conv/conv_core/s_ft_2_valid}} {{/tb/dut/conv/conv_core/s_ft_2_ready}} {{/tb/dut/conv/conv_core/s_ft_2_payload}} {{/tb/dut/conv/conv_core/s_ft_3_valid}} {{/tb/dut/conv/conv_core/s_ft_3_ready}} {{/tb/dut/conv/conv_core/s_ft_3_payload}} {{/tb/dut/conv/conv_core/s_ft_4_valid}} {{/tb/dut/conv/conv_core/s_ft_4_ready}} {{/tb/dut/conv/conv_core/s_ft_4_payload}} {{/tb/dut/conv/conv_core/s_ft_5_valid}} {{/tb/dut/conv/conv_core/s_ft_5_ready}} {{/tb/dut/conv/conv_core/s_ft_5_payload}} {{/tb/dut/conv/conv_core/s_ft_6_valid}} {{/tb/dut/conv/conv_core/s_ft_6_ready}} {{/tb/dut/conv/conv_core/s_ft_6_payload}} {{/tb/dut/conv/conv_core/s_ft_7_valid}} {{/tb/dut/conv/conv_core/s_ft_7_ready}} {{/tb/dut/conv/conv_core/s_ft_7_payload}} {{/tb/dut/conv/conv_core/s_wt_0_0_valid}} {{/tb/dut/conv/conv_core/s_wt_0_0_ready}} {{/tb/dut/conv/conv_core/s_wt_0_0_payload}} {{/tb/dut/conv/conv_core/s_wt_0_1_valid}} {{/tb/dut/conv/conv_core/s_wt_0_1_ready}} {{/tb/dut/conv/conv_core/s_wt_0_1_payload}} {{/tb/dut/conv/conv_core/s_wt_0_2_valid}} {{/tb/dut/conv/conv_core/s_wt_0_2_ready}} {{/tb/dut/conv/conv_core/s_wt_0_2_payload}} {{/tb/dut/conv/conv_core/s_wt_0_3_valid}} {{/tb/dut/conv/conv_core/s_wt_0_3_ready}} {{/tb/dut/conv/conv_core/s_wt_0_3_payload}} {{/tb/dut/conv/conv_core/s_wt_0_4_valid}} {{/tb/dut/conv/conv_core/s_wt_0_4_ready}} {{/tb/dut/conv/conv_core/s_wt_0_4_payload}} {{/tb/dut/conv/conv_core/s_wt_0_5_valid}} {{/tb/dut/conv/conv_core/s_wt_0_5_ready}} {{/tb/dut/conv/conv_core/s_wt_0_5_payload}} {{/tb/dut/conv/conv_core/s_wt_0_6_valid}} {{/tb/dut/conv/conv_core/s_wt_0_6_ready}} {{/tb/dut/conv/conv_core/s_wt_0_6_payload}} {{/tb/dut/conv/conv_core/s_wt_0_7_valid}} {{/tb/dut/conv/conv_core/s_wt_0_7_ready}} {{/tb/dut/conv/conv_core/s_wt_0_7_payload}} {{/tb/dut/conv/conv_core/s_wt_1_0_valid}} {{/tb/dut/conv/conv_core/s_wt_1_0_ready}} {{/tb/dut/conv/conv_core/s_wt_1_0_payload}} {{/tb/dut/conv/conv_core/s_wt_1_1_valid}} {{/tb/dut/conv/conv_core/s_wt_1_1_ready}} {{/tb/dut/conv/conv_core/s_wt_1_1_payload}} {{/tb/dut/conv/conv_core/s_wt_1_2_valid}} {{/tb/dut/conv/conv_core/s_wt_1_2_ready}} {{/tb/dut/conv/conv_core/s_wt_1_2_payload}} {{/tb/dut/conv/conv_core/s_wt_1_3_valid}} {{/tb/dut/conv/conv_core/s_wt_1_3_ready}} {{/tb/dut/conv/conv_core/s_wt_1_3_payload}} {{/tb/dut/conv/conv_core/s_wt_1_4_valid}} {{/tb/dut/conv/conv_core/s_wt_1_4_ready}} {{/tb/dut/conv/conv_core/s_wt_1_4_payload}} {{/tb/dut/conv/conv_core/s_wt_1_5_valid}} {{/tb/dut/conv/conv_core/s_wt_1_5_ready}} {{/tb/dut/conv/conv_core/s_wt_1_5_payload}} {{/tb/dut/conv/conv_core/s_wt_1_6_valid}} {{/tb/dut/conv/conv_core/s_wt_1_6_ready}} {{/tb/dut/conv/conv_core/s_wt_1_6_payload}} {{/tb/dut/conv/conv_core/s_wt_1_7_valid}} {{/tb/dut/conv/conv_core/s_wt_1_7_ready}} {{/tb/dut/conv/conv_core/s_wt_1_7_payload}} {{/tb/dut/conv/conv_core/s_wt_2_0_valid}} {{/tb/dut/conv/conv_core/s_wt_2_0_ready}} {{/tb/dut/conv/conv_core/s_wt_2_0_payload}} {{/tb/dut/conv/conv_core/s_wt_2_1_valid}} {{/tb/dut/conv/conv_core/s_wt_2_1_ready}} {{/tb/dut/conv/conv_core/s_wt_2_1_payload}} {{/tb/dut/conv/conv_core/s_wt_2_2_valid}} {{/tb/dut/conv/conv_core/s_wt_2_2_ready}} {{/tb/dut/conv/conv_core/s_wt_2_2_payload}} {{/tb/dut/conv/conv_core/s_wt_2_3_valid}} {{/tb/dut/conv/conv_core/s_wt_2_3_ready}} {{/tb/dut/conv/conv_core/s_wt_2_3_payload}} {{/tb/dut/conv/conv_core/s_wt_2_4_valid}} {{/tb/dut/conv/conv_core/s_wt_2_4_ready}} {{/tb/dut/conv/conv_core/s_wt_2_4_payload}} {{/tb/dut/conv/conv_core/s_wt_2_5_valid}} {{/tb/dut/conv/conv_core/s_wt_2_5_ready}} {{/tb/dut/conv/conv_core/s_wt_2_5_payload}} {{/tb/dut/conv/conv_core/s_wt_2_6_valid}} {{/tb/dut/conv/conv_core/s_wt_2_6_ready}} {{/tb/dut/conv/conv_core/s_wt_2_6_payload}} {{/tb/dut/conv/conv_core/s_wt_2_7_valid}} {{/tb/dut/conv/conv_core/s_wt_2_7_ready}} {{/tb/dut/conv/conv_core/s_wt_2_7_payload}} {{/tb/dut/conv/conv_core/s_wt_3_0_valid}} {{/tb/dut/conv/conv_core/s_wt_3_0_ready}} {{/tb/dut/conv/conv_core/s_wt_3_0_payload}} {{/tb/dut/conv/conv_core/s_wt_3_1_valid}} {{/tb/dut/conv/conv_core/s_wt_3_1_ready}} {{/tb/dut/conv/conv_core/s_wt_3_1_payload}} {{/tb/dut/conv/conv_core/s_wt_3_2_valid}} {{/tb/dut/conv/conv_core/s_wt_3_2_ready}} {{/tb/dut/conv/conv_core/s_wt_3_2_payload}} {{/tb/dut/conv/conv_core/s_wt_3_3_valid}} {{/tb/dut/conv/conv_core/s_wt_3_3_ready}} {{/tb/dut/conv/conv_core/s_wt_3_3_payload}} {{/tb/dut/conv/conv_core/s_wt_3_4_valid}} {{/tb/dut/conv/conv_core/s_wt_3_4_ready}} {{/tb/dut/conv/conv_core/s_wt_3_4_payload}} {{/tb/dut/conv/conv_core/s_wt_3_5_valid}} {{/tb/dut/conv/conv_core/s_wt_3_5_ready}} {{/tb/dut/conv/conv_core/s_wt_3_5_payload}} {{/tb/dut/conv/conv_core/s_wt_3_6_valid}} {{/tb/dut/conv/conv_core/s_wt_3_6_ready}} {{/tb/dut/conv/conv_core/s_wt_3_6_payload}} {{/tb/dut/conv/conv_core/s_wt_3_7_valid}} {{/tb/dut/conv/conv_core/s_wt_3_7_ready}} {{/tb/dut/conv/conv_core/s_wt_3_7_payload}} {{/tb/dut/conv/conv_core/s_wt_4_0_valid}} {{/tb/dut/conv/conv_core/s_wt_4_0_ready}} {{/tb/dut/conv/conv_core/s_wt_4_0_payload}} {{/tb/dut/conv/conv_core/s_wt_4_1_valid}} {{/tb/dut/conv/conv_core/s_wt_4_1_ready}} {{/tb/dut/conv/conv_core/s_wt_4_1_payload}} {{/tb/dut/conv/conv_core/s_wt_4_2_valid}} {{/tb/dut/conv/conv_core/s_wt_4_2_ready}} {{/tb/dut/conv/conv_core/s_wt_4_2_payload}} {{/tb/dut/conv/conv_core/s_wt_4_3_valid}} {{/tb/dut/conv/conv_core/s_wt_4_3_ready}} {{/tb/dut/conv/conv_core/s_wt_4_3_payload}} {{/tb/dut/conv/conv_core/s_wt_4_4_valid}} {{/tb/dut/conv/conv_core/s_wt_4_4_ready}} {{/tb/dut/conv/conv_core/s_wt_4_4_payload}} {{/tb/dut/conv/conv_core/s_wt_4_5_valid}} {{/tb/dut/conv/conv_core/s_wt_4_5_ready}} {{/tb/dut/conv/conv_core/s_wt_4_5_payload}} {{/tb/dut/conv/conv_core/s_wt_4_6_valid}} {{/tb/dut/conv/conv_core/s_wt_4_6_ready}} {{/tb/dut/conv/conv_core/s_wt_4_6_payload}} {{/tb/dut/conv/conv_core/s_wt_4_7_valid}} {{/tb/dut/conv/conv_core/s_wt_4_7_ready}} {{/tb/dut/conv/conv_core/s_wt_4_7_payload}} {{/tb/dut/conv/conv_core/s_wt_5_0_valid}} {{/tb/dut/conv/conv_core/s_wt_5_0_ready}} {{/tb/dut/conv/conv_core/s_wt_5_0_payload}} {{/tb/dut/conv/conv_core/s_wt_5_1_valid}} {{/tb/dut/conv/conv_core/s_wt_5_1_ready}} {{/tb/dut/conv/conv_core/s_wt_5_1_payload}} {{/tb/dut/conv/conv_core/s_wt_5_2_valid}} {{/tb/dut/conv/conv_core/s_wt_5_2_ready}} {{/tb/dut/conv/conv_core/s_wt_5_2_payload}} {{/tb/dut/conv/conv_core/s_wt_5_3_valid}} {{/tb/dut/conv/conv_core/s_wt_5_3_ready}} {{/tb/dut/conv/conv_core/s_wt_5_3_payload}} {{/tb/dut/conv/conv_core/s_wt_5_4_valid}} {{/tb/dut/conv/conv_core/s_wt_5_4_ready}} {{/tb/dut/conv/conv_core/s_wt_5_4_payload}} {{/tb/dut/conv/conv_core/s_wt_5_5_valid}} {{/tb/dut/conv/conv_core/s_wt_5_5_ready}} {{/tb/dut/conv/conv_core/s_wt_5_5_payload}} {{/tb/dut/conv/conv_core/s_wt_5_6_valid}} {{/tb/dut/conv/conv_core/s_wt_5_6_ready}} {{/tb/dut/conv/conv_core/s_wt_5_6_payload}} {{/tb/dut/conv/conv_core/s_wt_5_7_valid}} {{/tb/dut/conv/conv_core/s_wt_5_7_ready}} {{/tb/dut/conv/conv_core/s_wt_5_7_payload}} {{/tb/dut/conv/conv_core/s_wt_6_0_valid}} {{/tb/dut/conv/conv_core/s_wt_6_0_ready}} {{/tb/dut/conv/conv_core/s_wt_6_0_payload}} {{/tb/dut/conv/conv_core/s_wt_6_1_valid}} {{/tb/dut/conv/conv_core/s_wt_6_1_ready}} {{/tb/dut/conv/conv_core/s_wt_6_1_payload}} {{/tb/dut/conv/conv_core/s_wt_6_2_valid}} {{/tb/dut/conv/conv_core/s_wt_6_2_ready}} {{/tb/dut/conv/conv_core/s_wt_6_2_payload}} {{/tb/dut/conv/conv_core/s_wt_6_3_valid}} {{/tb/dut/conv/conv_core/s_wt_6_3_ready}} {{/tb/dut/conv/conv_core/s_wt_6_3_payload}} {{/tb/dut/conv/conv_core/s_wt_6_4_valid}} {{/tb/dut/conv/conv_core/s_wt_6_4_ready}} {{/tb/dut/conv/conv_core/s_wt_6_4_payload}} {{/tb/dut/conv/conv_core/s_wt_6_5_valid}} {{/tb/dut/conv/conv_core/s_wt_6_5_ready}} {{/tb/dut/conv/conv_core/s_wt_6_5_payload}} {{/tb/dut/conv/conv_core/s_wt_6_6_valid}} {{/tb/dut/conv/conv_core/s_wt_6_6_ready}} {{/tb/dut/conv/conv_core/s_wt_6_6_payload}} {{/tb/dut/conv/conv_core/s_wt_6_7_valid}} {{/tb/dut/conv/conv_core/s_wt_6_7_ready}} {{/tb/dut/conv/conv_core/s_wt_6_7_payload}} {{/tb/dut/conv/conv_core/s_wt_7_0_valid}} {{/tb/dut/conv/conv_core/s_wt_7_0_ready}} {{/tb/dut/conv/conv_core/s_wt_7_0_payload}} {{/tb/dut/conv/conv_core/s_wt_7_1_valid}} {{/tb/dut/conv/conv_core/s_wt_7_1_ready}} {{/tb/dut/conv/conv_core/s_wt_7_1_payload}} {{/tb/dut/conv/conv_core/s_wt_7_2_valid}} {{/tb/dut/conv/conv_core/s_wt_7_2_ready}} {{/tb/dut/conv/conv_core/s_wt_7_2_payload}} {{/tb/dut/conv/conv_core/s_wt_7_3_valid}} {{/tb/dut/conv/conv_core/s_wt_7_3_ready}} {{/tb/dut/conv/conv_core/s_wt_7_3_payload}} {{/tb/dut/conv/conv_core/s_wt_7_4_valid}} {{/tb/dut/conv/conv_core/s_wt_7_4_ready}} {{/tb/dut/conv/conv_core/s_wt_7_4_payload}} {{/tb/dut/conv/conv_core/s_wt_7_5_valid}} {{/tb/dut/conv/conv_core/s_wt_7_5_ready}} {{/tb/dut/conv/conv_core/s_wt_7_5_payload}} {{/tb/dut/conv/conv_core/s_wt_7_6_valid}} {{/tb/dut/conv/conv_core/s_wt_7_6_ready}} {{/tb/dut/conv/conv_core/s_wt_7_6_payload}} {{/tb/dut/conv/conv_core/s_wt_7_7_valid}} {{/tb/dut/conv/conv_core/s_wt_7_7_ready}} {{/tb/dut/conv/conv_core/s_wt_7_7_payload}} {{/tb/dut/conv/conv_core/s_out_0_0_valid}} {{/tb/dut/conv/conv_core/s_out_0_0_ready}} {{/tb/dut/conv/conv_core/s_out_0_0_payload}} {{/tb/dut/conv/conv_core/s_out_0_1_valid}} {{/tb/dut/conv/conv_core/s_out_0_1_ready}} {{/tb/dut/conv/conv_core/s_out_0_1_payload}} {{/tb/dut/conv/conv_core/s_out_0_2_valid}} {{/tb/dut/conv/conv_core/s_out_0_2_ready}} {{/tb/dut/conv/conv_core/s_out_0_2_payload}} {{/tb/dut/conv/conv_core/s_out_0_3_valid}} {{/tb/dut/conv/conv_core/s_out_0_3_ready}} {{/tb/dut/conv/conv_core/s_out_0_3_payload}} {{/tb/dut/conv/conv_core/s_out_0_4_valid}} {{/tb/dut/conv/conv_core/s_out_0_4_ready}} {{/tb/dut/conv/conv_core/s_out_0_4_payload}} {{/tb/dut/conv/conv_core/s_out_0_5_valid}} {{/tb/dut/conv/conv_core/s_out_0_5_ready}} {{/tb/dut/conv/conv_core/s_out_0_5_payload}} {{/tb/dut/conv/conv_core/s_out_0_6_valid}} {{/tb/dut/conv/conv_core/s_out_0_6_ready}} {{/tb/dut/conv/conv_core/s_out_0_6_payload}} {{/tb/dut/conv/conv_core/s_out_0_7_valid}} {{/tb/dut/conv/conv_core/s_out_0_7_ready}} {{/tb/dut/conv/conv_core/s_out_0_7_payload}} {{/tb/dut/conv/conv_core/s_out_1_0_valid}} {{/tb/dut/conv/conv_core/s_out_1_0_ready}} {{/tb/dut/conv/conv_core/s_out_1_0_payload}} {{/tb/dut/conv/conv_core/s_out_1_1_valid}} {{/tb/dut/conv/conv_core/s_out_1_1_ready}} {{/tb/dut/conv/conv_core/s_out_1_1_payload}} {{/tb/dut/conv/conv_core/s_out_1_2_valid}} {{/tb/dut/conv/conv_core/s_out_1_2_ready}} {{/tb/dut/conv/conv_core/s_out_1_2_payload}} {{/tb/dut/conv/conv_core/s_out_1_3_valid}} {{/tb/dut/conv/conv_core/s_out_1_3_ready}} {{/tb/dut/conv/conv_core/s_out_1_3_payload}} {{/tb/dut/conv/conv_core/s_out_1_4_valid}} {{/tb/dut/conv/conv_core/s_out_1_4_ready}} {{/tb/dut/conv/conv_core/s_out_1_4_payload}} {{/tb/dut/conv/conv_core/s_out_1_5_valid}} {{/tb/dut/conv/conv_core/s_out_1_5_ready}} {{/tb/dut/conv/conv_core/s_out_1_5_payload}} {{/tb/dut/conv/conv_core/s_out_1_6_valid}} {{/tb/dut/conv/conv_core/s_out_1_6_ready}} {{/tb/dut/conv/conv_core/s_out_1_6_payload}} {{/tb/dut/conv/conv_core/s_out_1_7_valid}} {{/tb/dut/conv/conv_core/s_out_1_7_ready}} {{/tb/dut/conv/conv_core/s_out_1_7_payload}} {{/tb/dut/conv/conv_core/s_out_2_0_valid}} {{/tb/dut/conv/conv_core/s_out_2_0_ready}} {{/tb/dut/conv/conv_core/s_out_2_0_payload}} {{/tb/dut/conv/conv_core/s_out_2_1_valid}} {{/tb/dut/conv/conv_core/s_out_2_1_ready}} {{/tb/dut/conv/conv_core/s_out_2_1_payload}} {{/tb/dut/conv/conv_core/s_out_2_2_valid}} {{/tb/dut/conv/conv_core/s_out_2_2_ready}} {{/tb/dut/conv/conv_core/s_out_2_2_payload}} {{/tb/dut/conv/conv_core/s_out_2_3_valid}} {{/tb/dut/conv/conv_core/s_out_2_3_ready}} {{/tb/dut/conv/conv_core/s_out_2_3_payload}} {{/tb/dut/conv/conv_core/s_out_2_4_valid}} {{/tb/dut/conv/conv_core/s_out_2_4_ready}} {{/tb/dut/conv/conv_core/s_out_2_4_payload}} {{/tb/dut/conv/conv_core/s_out_2_5_valid}} {{/tb/dut/conv/conv_core/s_out_2_5_ready}} {{/tb/dut/conv/conv_core/s_out_2_5_payload}} {{/tb/dut/conv/conv_core/s_out_2_6_valid}} {{/tb/dut/conv/conv_core/s_out_2_6_ready}} {{/tb/dut/conv/conv_core/s_out_2_6_payload}} {{/tb/dut/conv/conv_core/s_out_2_7_valid}} {{/tb/dut/conv/conv_core/s_out_2_7_ready}} {{/tb/dut/conv/conv_core/s_out_2_7_payload}} {{/tb/dut/conv/conv_core/s_out_3_0_valid}} {{/tb/dut/conv/conv_core/s_out_3_0_ready}} {{/tb/dut/conv/conv_core/s_out_3_0_payload}} {{/tb/dut/conv/conv_core/s_out_3_1_valid}} {{/tb/dut/conv/conv_core/s_out_3_1_ready}} {{/tb/dut/conv/conv_core/s_out_3_1_payload}} {{/tb/dut/conv/conv_core/s_out_3_2_valid}} {{/tb/dut/conv/conv_core/s_out_3_2_ready}} {{/tb/dut/conv/conv_core/s_out_3_2_payload}} {{/tb/dut/conv/conv_core/s_out_3_3_valid}} {{/tb/dut/conv/conv_core/s_out_3_3_ready}} {{/tb/dut/conv/conv_core/s_out_3_3_payload}} {{/tb/dut/conv/conv_core/s_out_3_4_valid}} {{/tb/dut/conv/conv_core/s_out_3_4_ready}} {{/tb/dut/conv/conv_core/s_out_3_4_payload}} {{/tb/dut/conv/conv_core/s_out_3_5_valid}} {{/tb/dut/conv/conv_core/s_out_3_5_ready}} {{/tb/dut/conv/conv_core/s_out_3_5_payload}} {{/tb/dut/conv/conv_core/s_out_3_6_valid}} {{/tb/dut/conv/conv_core/s_out_3_6_ready}} {{/tb/dut/conv/conv_core/s_out_3_6_payload}} {{/tb/dut/conv/conv_core/s_out_3_7_valid}} {{/tb/dut/conv/conv_core/s_out_3_7_ready}} {{/tb/dut/conv/conv_core/s_out_3_7_payload}} {{/tb/dut/conv/conv_core/s_out_4_0_valid}} {{/tb/dut/conv/conv_core/s_out_4_0_ready}} {{/tb/dut/conv/conv_core/s_out_4_0_payload}} {{/tb/dut/conv/conv_core/s_out_4_1_valid}} {{/tb/dut/conv/conv_core/s_out_4_1_ready}} {{/tb/dut/conv/conv_core/s_out_4_1_payload}} {{/tb/dut/conv/conv_core/s_out_4_2_valid}} {{/tb/dut/conv/conv_core/s_out_4_2_ready}} {{/tb/dut/conv/conv_core/s_out_4_2_payload}} {{/tb/dut/conv/conv_core/s_out_4_3_valid}} {{/tb/dut/conv/conv_core/s_out_4_3_ready}} {{/tb/dut/conv/conv_core/s_out_4_3_payload}} {{/tb/dut/conv/conv_core/s_out_4_4_valid}} {{/tb/dut/conv/conv_core/s_out_4_4_ready}} {{/tb/dut/conv/conv_core/s_out_4_4_payload}} {{/tb/dut/conv/conv_core/s_out_4_5_valid}} {{/tb/dut/conv/conv_core/s_out_4_5_ready}} {{/tb/dut/conv/conv_core/s_out_4_5_payload}} {{/tb/dut/conv/conv_core/s_out_4_6_valid}} {{/tb/dut/conv/conv_core/s_out_4_6_ready}} {{/tb/dut/conv/conv_core/s_out_4_6_payload}} {{/tb/dut/conv/conv_core/s_out_4_7_valid}} {{/tb/dut/conv/conv_core/s_out_4_7_ready}} {{/tb/dut/conv/conv_core/s_out_4_7_payload}} {{/tb/dut/conv/conv_core/s_out_5_0_valid}} {{/tb/dut/conv/conv_core/s_out_5_0_ready}} {{/tb/dut/conv/conv_core/s_out_5_0_payload}} {{/tb/dut/conv/conv_core/s_out_5_1_valid}} {{/tb/dut/conv/conv_core/s_out_5_1_ready}} {{/tb/dut/conv/conv_core/s_out_5_1_payload}} {{/tb/dut/conv/conv_core/s_out_5_2_valid}} {{/tb/dut/conv/conv_core/s_out_5_2_ready}} {{/tb/dut/conv/conv_core/s_out_5_2_payload}} {{/tb/dut/conv/conv_core/s_out_5_3_valid}} {{/tb/dut/conv/conv_core/s_out_5_3_ready}} {{/tb/dut/conv/conv_core/s_out_5_3_payload}} {{/tb/dut/conv/conv_core/s_out_5_4_valid}} {{/tb/dut/conv/conv_core/s_out_5_4_ready}} {{/tb/dut/conv/conv_core/s_out_5_4_payload}} {{/tb/dut/conv/conv_core/s_out_5_5_valid}} {{/tb/dut/conv/conv_core/s_out_5_5_ready}} {{/tb/dut/conv/conv_core/s_out_5_5_payload}} {{/tb/dut/conv/conv_core/s_out_5_6_valid}} {{/tb/dut/conv/conv_core/s_out_5_6_ready}} {{/tb/dut/conv/conv_core/s_out_5_6_payload}} {{/tb/dut/conv/conv_core/s_out_5_7_valid}} {{/tb/dut/conv/conv_core/s_out_5_7_ready}} {{/tb/dut/conv/conv_core/s_out_5_7_payload}} {{/tb/dut/conv/conv_core/s_out_6_0_valid}} {{/tb/dut/conv/conv_core/s_out_6_0_ready}} {{/tb/dut/conv/conv_core/s_out_6_0_payload}} {{/tb/dut/conv/conv_core/s_out_6_1_valid}} {{/tb/dut/conv/conv_core/s_out_6_1_ready}} {{/tb/dut/conv/conv_core/s_out_6_1_payload}} {{/tb/dut/conv/conv_core/s_out_6_2_valid}} {{/tb/dut/conv/conv_core/s_out_6_2_ready}} {{/tb/dut/conv/conv_core/s_out_6_2_payload}} {{/tb/dut/conv/conv_core/s_out_6_3_valid}} {{/tb/dut/conv/conv_core/s_out_6_3_ready}} {{/tb/dut/conv/conv_core/s_out_6_3_payload}} {{/tb/dut/conv/conv_core/s_out_6_4_valid}} {{/tb/dut/conv/conv_core/s_out_6_4_ready}} {{/tb/dut/conv/conv_core/s_out_6_4_payload}} {{/tb/dut/conv/conv_core/s_out_6_5_valid}} {{/tb/dut/conv/conv_core/s_out_6_5_ready}} {{/tb/dut/conv/conv_core/s_out_6_5_payload}} {{/tb/dut/conv/conv_core/s_out_6_6_valid}} {{/tb/dut/conv/conv_core/s_out_6_6_ready}} {{/tb/dut/conv/conv_core/s_out_6_6_payload}} {{/tb/dut/conv/conv_core/s_out_6_7_valid}} {{/tb/dut/conv/conv_core/s_out_6_7_ready}} {{/tb/dut/conv/conv_core/s_out_6_7_payload}} {{/tb/dut/conv/conv_core/s_out_7_0_valid}} {{/tb/dut/conv/conv_core/s_out_7_0_ready}} {{/tb/dut/conv/conv_core/s_out_7_0_payload}} {{/tb/dut/conv/conv_core/s_out_7_1_valid}} {{/tb/dut/conv/conv_core/s_out_7_1_ready}} {{/tb/dut/conv/conv_core/s_out_7_1_payload}} {{/tb/dut/conv/conv_core/s_out_7_2_valid}} {{/tb/dut/conv/conv_core/s_out_7_2_ready}} {{/tb/dut/conv/conv_core/s_out_7_2_payload}} {{/tb/dut/conv/conv_core/s_out_7_3_valid}} {{/tb/dut/conv/conv_core/s_out_7_3_ready}} {{/tb/dut/conv/conv_core/s_out_7_3_payload}} {{/tb/dut/conv/conv_core/s_out_7_4_valid}} {{/tb/dut/conv/conv_core/s_out_7_4_ready}} {{/tb/dut/conv/conv_core/s_out_7_4_payload}} {{/tb/dut/conv/conv_core/s_out_7_5_valid}} {{/tb/dut/conv/conv_core/s_out_7_5_ready}} {{/tb/dut/conv/conv_core/s_out_7_5_payload}} {{/tb/dut/conv/conv_core/s_out_7_6_valid}} {{/tb/dut/conv/conv_core/s_out_7_6_ready}} {{/tb/dut/conv/conv_core/s_out_7_6_payload}} {{/tb/dut/conv/conv_core/s_out_7_7_valid}} {{/tb/dut/conv/conv_core/s_out_7_7_ready}} {{/tb/dut/conv/conv_core/s_out_7_7_payload}} {{/tb/dut/conv/conv_core/par_acc_cnt}} {{/tb/dut/conv/conv_core/acc_enable}} {{/tb/dut/conv/conv_core/clk}} {{/tb/dut/conv/conv_core/reset}} {{/tb/dut/conv/conv_core/mac_acc_atom_0_ina_0_ready}} {{/tb/dut/conv/conv_core/mac_acc_atom_0_ina_1_ready}} {{/tb/dut/conv/conv_core/mac_acc_atom_0_ina_2_ready}} {{/tb/dut/conv/conv_core/mac_acc_atom_0_ina_3_ready}} {{/tb/dut/conv/conv_core/mac_acc_atom_0_ina_4_ready}} {{/tb/dut/conv/conv_core/mac_acc_atom_0_ina_5_ready}} {{/tb/dut/conv/conv_core/mac_acc_atom_0_ina_6_ready}} {{/tb/dut/conv/conv_core/mac_acc_atom_0_ina_7_ready}} {{/tb/dut/conv/conv_core/mac_acc_atom_0_inb_0_ready}} {{/tb/dut/conv/conv_core/mac_acc_atom_0_inb_1_ready}} {{/tb/dut/conv/conv_core/mac_acc_atom_0_inb_2_ready}} {{/tb/dut/conv/conv_core/mac_acc_atom_0_inb_3_ready}} {{/tb/dut/conv/conv_core/mac_acc_atom_0_inb_4_ready}} {{/tb/dut/conv/conv_core/mac_acc_atom_0_inb_5_ready}} {{/tb/dut/conv/conv_core/mac_acc_atom_0_inb_6_ready}} {{/tb/dut/conv/conv_core/mac_acc_atom_0_inb_7_ready}} {{/tb/dut/conv/conv_core/mac_acc_atom_0_out_0_valid}} {{/tb/dut/conv/conv_core/mac_acc_atom_0_out_0_payload}} {{/tb/dut/conv/conv_core/mac_acc_atom_0_out_1_valid}} {{/tb/dut/conv/conv_core/mac_acc_atom_0_out_1_payload}} {{/tb/dut/conv/conv_core/mac_acc_atom_0_out_2_valid}} {{/tb/dut/conv/conv_core/mac_acc_atom_0_out_2_payload}} {{/tb/dut/conv/conv_core/mac_acc_atom_0_out_3_valid}} {{/tb/dut/conv/conv_core/mac_acc_atom_0_out_3_payload}} {{/tb/dut/conv/conv_core/mac_acc_atom_0_out_4_valid}} {{/tb/dut/conv/conv_core/mac_acc_atom_0_out_4_payload}} {{/tb/dut/conv/conv_core/mac_acc_atom_0_out_5_valid}} {{/tb/dut/conv/conv_core/mac_acc_atom_0_out_5_payload}} {{/tb/dut/conv/conv_core/mac_acc_atom_0_out_6_valid}} {{/tb/dut/conv/conv_core/mac_acc_atom_0_out_6_payload}} {{/tb/dut/conv/conv_core/mac_acc_atom_0_out_7_valid}} {{/tb/dut/conv/conv_core/mac_acc_atom_0_out_7_payload}} {{/tb/dut/conv/conv_core/mac_acc_atom_1_1_ina_0_ready}} {{/tb/dut/conv/conv_core/mac_acc_atom_1_1_ina_1_ready}} {{/tb/dut/conv/conv_core/mac_acc_atom_1_1_ina_2_ready}} {{/tb/dut/conv/conv_core/mac_acc_atom_1_1_ina_3_ready}} {{/tb/dut/conv/conv_core/mac_acc_atom_1_1_ina_4_ready}} {{/tb/dut/conv/conv_core/mac_acc_atom_1_1_ina_5_ready}} {{/tb/dut/conv/conv_core/mac_acc_atom_1_1_ina_6_ready}} {{/tb/dut/conv/conv_core/mac_acc_atom_1_1_ina_7_ready}} {{/tb/dut/conv/conv_core/mac_acc_atom_1_1_inb_0_ready}} {{/tb/dut/conv/conv_core/mac_acc_atom_1_1_inb_1_ready}} {{/tb/dut/conv/conv_core/mac_acc_atom_1_1_inb_2_ready}} {{/tb/dut/conv/conv_core/mac_acc_atom_1_1_inb_3_ready}} {{/tb/dut/conv/conv_core/mac_acc_atom_1_1_inb_4_ready}} {{/tb/dut/conv/conv_core/mac_acc_atom_1_1_inb_5_ready}} {{/tb/dut/conv/conv_core/mac_acc_atom_1_1_inb_6_ready}} {{/tb/dut/conv/conv_core/mac_acc_atom_1_1_inb_7_ready}} {{/tb/dut/conv/conv_core/mac_acc_atom_1_1_out_0_valid}} {{/tb/dut/conv/conv_core/mac_acc_atom_1_1_out_0_payload}} {{/tb/dut/conv/conv_core/mac_acc_atom_1_1_out_1_valid}} {{/tb/dut/conv/conv_core/mac_acc_atom_1_1_out_1_payload}} {{/tb/dut/conv/conv_core/mac_acc_atom_1_1_out_2_valid}} {{/tb/dut/conv/conv_core/mac_acc_atom_1_1_out_2_payload}} {{/tb/dut/conv/conv_core/mac_acc_atom_1_1_out_3_valid}} {{/tb/dut/conv/conv_core/mac_acc_atom_1_1_out_3_payload}} {{/tb/dut/conv/conv_core/mac_acc_atom_1_1_out_4_valid}} {{/tb/dut/conv/conv_core/mac_acc_atom_1_1_out_4_payload}} {{/tb/dut/conv/conv_core/mac_acc_atom_1_1_out_5_valid}} {{/tb/dut/conv/conv_core/mac_acc_atom_1_1_out_5_payload}} {{/tb/dut/conv/conv_core/mac_acc_atom_1_1_out_6_valid}} {{/tb/dut/conv/conv_core/mac_acc_atom_1_1_out_6_payload}} {{/tb/dut/conv/conv_core/mac_acc_atom_1_1_out_7_valid}} {{/tb/dut/conv/conv_core/mac_acc_atom_1_1_out_7_payload}} {{/tb/dut/conv/conv_core/mac_acc_atom_2_1_ina_0_ready}} {{/tb/dut/conv/conv_core/mac_acc_atom_2_1_ina_1_ready}} {{/tb/dut/conv/conv_core/mac_acc_atom_2_1_ina_2_ready}} {{/tb/dut/conv/conv_core/mac_acc_atom_2_1_ina_3_ready}} {{/tb/dut/conv/conv_core/mac_acc_atom_2_1_ina_4_ready}} {{/tb/dut/conv/conv_core/mac_acc_atom_2_1_ina_5_ready}} {{/tb/dut/conv/conv_core/mac_acc_atom_2_1_ina_6_ready}} {{/tb/dut/conv/conv_core/mac_acc_atom_2_1_ina_7_ready}} {{/tb/dut/conv/conv_core/mac_acc_atom_2_1_inb_0_ready}} {{/tb/dut/conv/conv_core/mac_acc_atom_2_1_inb_1_ready}} {{/tb/dut/conv/conv_core/mac_acc_atom_2_1_inb_2_ready}} {{/tb/dut/conv/conv_core/mac_acc_atom_2_1_inb_3_ready}} {{/tb/dut/conv/conv_core/mac_acc_atom_2_1_inb_4_ready}} {{/tb/dut/conv/conv_core/mac_acc_atom_2_1_inb_5_ready}} {{/tb/dut/conv/conv_core/mac_acc_atom_2_1_inb_6_ready}} {{/tb/dut/conv/conv_core/mac_acc_atom_2_1_inb_7_ready}} {{/tb/dut/conv/conv_core/mac_acc_atom_2_1_out_0_valid}} {{/tb/dut/conv/conv_core/mac_acc_atom_2_1_out_0_payload}} {{/tb/dut/conv/conv_core/mac_acc_atom_2_1_out_1_valid}} {{/tb/dut/conv/conv_core/mac_acc_atom_2_1_out_1_payload}} {{/tb/dut/conv/conv_core/mac_acc_atom_2_1_out_2_valid}} {{/tb/dut/conv/conv_core/mac_acc_atom_2_1_out_2_payload}} {{/tb/dut/conv/conv_core/mac_acc_atom_2_1_out_3_valid}} {{/tb/dut/conv/conv_core/mac_acc_atom_2_1_out_3_payload}} {{/tb/dut/conv/conv_core/mac_acc_atom_2_1_out_4_valid}} {{/tb/dut/conv/conv_core/mac_acc_atom_2_1_out_4_payload}} {{/tb/dut/conv/conv_core/mac_acc_atom_2_1_out_5_valid}} {{/tb/dut/conv/conv_core/mac_acc_atom_2_1_out_5_payload}} {{/tb/dut/conv/conv_core/mac_acc_atom_2_1_out_6_valid}} {{/tb/dut/conv/conv_core/mac_acc_atom_2_1_out_6_payload}} {{/tb/dut/conv/conv_core/mac_acc_atom_2_1_out_7_valid}} {{/tb/dut/conv/conv_core/mac_acc_atom_2_1_out_7_payload}} {{/tb/dut/conv/conv_core/mac_acc_atom_3_1_ina_0_ready}} {{/tb/dut/conv/conv_core/mac_acc_atom_3_1_ina_1_ready}} {{/tb/dut/conv/conv_core/mac_acc_atom_3_1_ina_2_ready}} {{/tb/dut/conv/conv_core/mac_acc_atom_3_1_ina_3_ready}} {{/tb/dut/conv/conv_core/mac_acc_atom_3_1_ina_4_ready}} {{/tb/dut/conv/conv_core/mac_acc_atom_3_1_ina_5_ready}} {{/tb/dut/conv/conv_core/mac_acc_atom_3_1_ina_6_ready}} {{/tb/dut/conv/conv_core/mac_acc_atom_3_1_ina_7_ready}} {{/tb/dut/conv/conv_core/mac_acc_atom_3_1_inb_0_ready}} {{/tb/dut/conv/conv_core/mac_acc_atom_3_1_inb_1_ready}} {{/tb/dut/conv/conv_core/mac_acc_atom_3_1_inb_2_ready}} {{/tb/dut/conv/conv_core/mac_acc_atom_3_1_inb_3_ready}} {{/tb/dut/conv/conv_core/mac_acc_atom_3_1_inb_4_ready}} {{/tb/dut/conv/conv_core/mac_acc_atom_3_1_inb_5_ready}} {{/tb/dut/conv/conv_core/mac_acc_atom_3_1_inb_6_ready}} {{/tb/dut/conv/conv_core/mac_acc_atom_3_1_inb_7_ready}} {{/tb/dut/conv/conv_core/mac_acc_atom_3_1_out_0_valid}} {{/tb/dut/conv/conv_core/mac_acc_atom_3_1_out_0_payload}} {{/tb/dut/conv/conv_core/mac_acc_atom_3_1_out_1_valid}} {{/tb/dut/conv/conv_core/mac_acc_atom_3_1_out_1_payload}} {{/tb/dut/conv/conv_core/mac_acc_atom_3_1_out_2_valid}} {{/tb/dut/conv/conv_core/mac_acc_atom_3_1_out_2_payload}} {{/tb/dut/conv/conv_core/mac_acc_atom_3_1_out_3_valid}} {{/tb/dut/conv/conv_core/mac_acc_atom_3_1_out_3_payload}} {{/tb/dut/conv/conv_core/mac_acc_atom_3_1_out_4_valid}} {{/tb/dut/conv/conv_core/mac_acc_atom_3_1_out_4_payload}} {{/tb/dut/conv/conv_core/mac_acc_atom_3_1_out_5_valid}} {{/tb/dut/conv/conv_core/mac_acc_atom_3_1_out_5_payload}} {{/tb/dut/conv/conv_core/mac_acc_atom_3_1_out_6_valid}} {{/tb/dut/conv/conv_core/mac_acc_atom_3_1_out_6_payload}} {{/tb/dut/conv/conv_core/mac_acc_atom_3_1_out_7_valid}} {{/tb/dut/conv/conv_core/mac_acc_atom_3_1_out_7_payload}} {{/tb/dut/conv/conv_core/mac_acc_atom_4_1_ina_0_ready}} {{/tb/dut/conv/conv_core/mac_acc_atom_4_1_ina_1_ready}} {{/tb/dut/conv/conv_core/mac_acc_atom_4_1_ina_2_ready}} {{/tb/dut/conv/conv_core/mac_acc_atom_4_1_ina_3_ready}} {{/tb/dut/conv/conv_core/mac_acc_atom_4_1_ina_4_ready}} {{/tb/dut/conv/conv_core/mac_acc_atom_4_1_ina_5_ready}} {{/tb/dut/conv/conv_core/mac_acc_atom_4_1_ina_6_ready}} {{/tb/dut/conv/conv_core/mac_acc_atom_4_1_ina_7_ready}} {{/tb/dut/conv/conv_core/mac_acc_atom_4_1_inb_0_ready}} {{/tb/dut/conv/conv_core/mac_acc_atom_4_1_inb_1_ready}} {{/tb/dut/conv/conv_core/mac_acc_atom_4_1_inb_2_ready}} {{/tb/dut/conv/conv_core/mac_acc_atom_4_1_inb_3_ready}} {{/tb/dut/conv/conv_core/mac_acc_atom_4_1_inb_4_ready}} {{/tb/dut/conv/conv_core/mac_acc_atom_4_1_inb_5_ready}} {{/tb/dut/conv/conv_core/mac_acc_atom_4_1_inb_6_ready}} {{/tb/dut/conv/conv_core/mac_acc_atom_4_1_inb_7_ready}} {{/tb/dut/conv/conv_core/mac_acc_atom_4_1_out_0_valid}} {{/tb/dut/conv/conv_core/mac_acc_atom_4_1_out_0_payload}} {{/tb/dut/conv/conv_core/mac_acc_atom_4_1_out_1_valid}} {{/tb/dut/conv/conv_core/mac_acc_atom_4_1_out_1_payload}} {{/tb/dut/conv/conv_core/mac_acc_atom_4_1_out_2_valid}} {{/tb/dut/conv/conv_core/mac_acc_atom_4_1_out_2_payload}} {{/tb/dut/conv/conv_core/mac_acc_atom_4_1_out_3_valid}} {{/tb/dut/conv/conv_core/mac_acc_atom_4_1_out_3_payload}} {{/tb/dut/conv/conv_core/mac_acc_atom_4_1_out_4_valid}} {{/tb/dut/conv/conv_core/mac_acc_atom_4_1_out_4_payload}} {{/tb/dut/conv/conv_core/mac_acc_atom_4_1_out_5_valid}} {{/tb/dut/conv/conv_core/mac_acc_atom_4_1_out_5_payload}} {{/tb/dut/conv/conv_core/mac_acc_atom_4_1_out_6_valid}} {{/tb/dut/conv/conv_core/mac_acc_atom_4_1_out_6_payload}} {{/tb/dut/conv/conv_core/mac_acc_atom_4_1_out_7_valid}} {{/tb/dut/conv/conv_core/mac_acc_atom_4_1_out_7_payload}} {{/tb/dut/conv/conv_core/mac_acc_atom_5_1_ina_0_ready}} {{/tb/dut/conv/conv_core/mac_acc_atom_5_1_ina_1_ready}} {{/tb/dut/conv/conv_core/mac_acc_atom_5_1_ina_2_ready}} {{/tb/dut/conv/conv_core/mac_acc_atom_5_1_ina_3_ready}} {{/tb/dut/conv/conv_core/mac_acc_atom_5_1_ina_4_ready}} {{/tb/dut/conv/conv_core/mac_acc_atom_5_1_ina_5_ready}} {{/tb/dut/conv/conv_core/mac_acc_atom_5_1_ina_6_ready}} {{/tb/dut/conv/conv_core/mac_acc_atom_5_1_ina_7_ready}} {{/tb/dut/conv/conv_core/mac_acc_atom_5_1_inb_0_ready}} {{/tb/dut/conv/conv_core/mac_acc_atom_5_1_inb_1_ready}} {{/tb/dut/conv/conv_core/mac_acc_atom_5_1_inb_2_ready}} {{/tb/dut/conv/conv_core/mac_acc_atom_5_1_inb_3_ready}} {{/tb/dut/conv/conv_core/mac_acc_atom_5_1_inb_4_ready}} {{/tb/dut/conv/conv_core/mac_acc_atom_5_1_inb_5_ready}} {{/tb/dut/conv/conv_core/mac_acc_atom_5_1_inb_6_ready}} {{/tb/dut/conv/conv_core/mac_acc_atom_5_1_inb_7_ready}} {{/tb/dut/conv/conv_core/mac_acc_atom_5_1_out_0_valid}} {{/tb/dut/conv/conv_core/mac_acc_atom_5_1_out_0_payload}} {{/tb/dut/conv/conv_core/mac_acc_atom_5_1_out_1_valid}} {{/tb/dut/conv/conv_core/mac_acc_atom_5_1_out_1_payload}} {{/tb/dut/conv/conv_core/mac_acc_atom_5_1_out_2_valid}} {{/tb/dut/conv/conv_core/mac_acc_atom_5_1_out_2_payload}} {{/tb/dut/conv/conv_core/mac_acc_atom_5_1_out_3_valid}} {{/tb/dut/conv/conv_core/mac_acc_atom_5_1_out_3_payload}} {{/tb/dut/conv/conv_core/mac_acc_atom_5_1_out_4_valid}} {{/tb/dut/conv/conv_core/mac_acc_atom_5_1_out_4_payload}} {{/tb/dut/conv/conv_core/mac_acc_atom_5_1_out_5_valid}} {{/tb/dut/conv/conv_core/mac_acc_atom_5_1_out_5_payload}} {{/tb/dut/conv/conv_core/mac_acc_atom_5_1_out_6_valid}} {{/tb/dut/conv/conv_core/mac_acc_atom_5_1_out_6_payload}} {{/tb/dut/conv/conv_core/mac_acc_atom_5_1_out_7_valid}} {{/tb/dut/conv/conv_core/mac_acc_atom_5_1_out_7_payload}} {{/tb/dut/conv/conv_core/mac_acc_atom_6_1_ina_0_ready}} {{/tb/dut/conv/conv_core/mac_acc_atom_6_1_ina_1_ready}} {{/tb/dut/conv/conv_core/mac_acc_atom_6_1_ina_2_ready}} {{/tb/dut/conv/conv_core/mac_acc_atom_6_1_ina_3_ready}} {{/tb/dut/conv/conv_core/mac_acc_atom_6_1_ina_4_ready}} {{/tb/dut/conv/conv_core/mac_acc_atom_6_1_ina_5_ready}} {{/tb/dut/conv/conv_core/mac_acc_atom_6_1_ina_6_ready}} {{/tb/dut/conv/conv_core/mac_acc_atom_6_1_ina_7_ready}} {{/tb/dut/conv/conv_core/mac_acc_atom_6_1_inb_0_ready}} {{/tb/dut/conv/conv_core/mac_acc_atom_6_1_inb_1_ready}} {{/tb/dut/conv/conv_core/mac_acc_atom_6_1_inb_2_ready}} {{/tb/dut/conv/conv_core/mac_acc_atom_6_1_inb_3_ready}} {{/tb/dut/conv/conv_core/mac_acc_atom_6_1_inb_4_ready}} {{/tb/dut/conv/conv_core/mac_acc_atom_6_1_inb_5_ready}} {{/tb/dut/conv/conv_core/mac_acc_atom_6_1_inb_6_ready}} {{/tb/dut/conv/conv_core/mac_acc_atom_6_1_inb_7_ready}} {{/tb/dut/conv/conv_core/mac_acc_atom_6_1_out_0_valid}} {{/tb/dut/conv/conv_core/mac_acc_atom_6_1_out_0_payload}} {{/tb/dut/conv/conv_core/mac_acc_atom_6_1_out_1_valid}} {{/tb/dut/conv/conv_core/mac_acc_atom_6_1_out_1_payload}} {{/tb/dut/conv/conv_core/mac_acc_atom_6_1_out_2_valid}} {{/tb/dut/conv/conv_core/mac_acc_atom_6_1_out_2_payload}} {{/tb/dut/conv/conv_core/mac_acc_atom_6_1_out_3_valid}} {{/tb/dut/conv/conv_core/mac_acc_atom_6_1_out_3_payload}} {{/tb/dut/conv/conv_core/mac_acc_atom_6_1_out_4_valid}} {{/tb/dut/conv/conv_core/mac_acc_atom_6_1_out_4_payload}} {{/tb/dut/conv/conv_core/mac_acc_atom_6_1_out_5_valid}} {{/tb/dut/conv/conv_core/mac_acc_atom_6_1_out_5_payload}} {{/tb/dut/conv/conv_core/mac_acc_atom_6_1_out_6_valid}} {{/tb/dut/conv/conv_core/mac_acc_atom_6_1_out_6_payload}} {{/tb/dut/conv/conv_core/mac_acc_atom_6_1_out_7_valid}} {{/tb/dut/conv/conv_core/mac_acc_atom_6_1_out_7_payload}} {{/tb/dut/conv/conv_core/mac_acc_atom_7_1_ina_0_ready}} {{/tb/dut/conv/conv_core/mac_acc_atom_7_1_ina_1_ready}} {{/tb/dut/conv/conv_core/mac_acc_atom_7_1_ina_2_ready}} {{/tb/dut/conv/conv_core/mac_acc_atom_7_1_ina_3_ready}} {{/tb/dut/conv/conv_core/mac_acc_atom_7_1_ina_4_ready}} {{/tb/dut/conv/conv_core/mac_acc_atom_7_1_ina_5_ready}} {{/tb/dut/conv/conv_core/mac_acc_atom_7_1_ina_6_ready}} {{/tb/dut/conv/conv_core/mac_acc_atom_7_1_ina_7_ready}} {{/tb/dut/conv/conv_core/mac_acc_atom_7_1_inb_0_ready}} {{/tb/dut/conv/conv_core/mac_acc_atom_7_1_inb_1_ready}} {{/tb/dut/conv/conv_core/mac_acc_atom_7_1_inb_2_ready}} {{/tb/dut/conv/conv_core/mac_acc_atom_7_1_inb_3_ready}} {{/tb/dut/conv/conv_core/mac_acc_atom_7_1_inb_4_ready}} {{/tb/dut/conv/conv_core/mac_acc_atom_7_1_inb_5_ready}} {{/tb/dut/conv/conv_core/mac_acc_atom_7_1_inb_6_ready}} {{/tb/dut/conv/conv_core/mac_acc_atom_7_1_inb_7_ready}} {{/tb/dut/conv/conv_core/mac_acc_atom_7_1_out_0_valid}} {{/tb/dut/conv/conv_core/mac_acc_atom_7_1_out_0_payload}} {{/tb/dut/conv/conv_core/mac_acc_atom_7_1_out_1_valid}} {{/tb/dut/conv/conv_core/mac_acc_atom_7_1_out_1_payload}} {{/tb/dut/conv/conv_core/mac_acc_atom_7_1_out_2_valid}} {{/tb/dut/conv/conv_core/mac_acc_atom_7_1_out_2_payload}} {{/tb/dut/conv/conv_core/mac_acc_atom_7_1_out_3_valid}} {{/tb/dut/conv/conv_core/mac_acc_atom_7_1_out_3_payload}} {{/tb/dut/conv/conv_core/mac_acc_atom_7_1_out_4_valid}} {{/tb/dut/conv/conv_core/mac_acc_atom_7_1_out_4_payload}} {{/tb/dut/conv/conv_core/mac_acc_atom_7_1_out_5_valid}} {{/tb/dut/conv/conv_core/mac_acc_atom_7_1_out_5_payload}} {{/tb/dut/conv/conv_core/mac_acc_atom_7_1_out_6_valid}} {{/tb/dut/conv/conv_core/mac_acc_atom_7_1_out_6_payload}} {{/tb/dut/conv/conv_core/mac_acc_atom_7_1_out_7_valid}} {{/tb/dut/conv/conv_core/mac_acc_atom_7_1_out_7_payload}} 
save_wave_config {D:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/tb_behav.wcfg}
restart
restart
run 10 us
run 10 us
current_wave_config {tb_behav.wcfg}
add_wave {{/tb/dut/conv/conv_core_par_acc_cnt}} 
save_wave_config {D:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/tb_behav.wcfg}
current_wave_config {tb_behav.wcfg}
add_wave {{/tb/dut/conv/conv_core/s_ft_0_valid}} {{/tb/dut/conv/conv_core/s_ft_0_ready}} {{/tb/dut/conv/conv_core/s_ft_0_payload}} 
current_wave_config {tb_behav.wcfg}
add_wave {{/tb/dut/conv/conv_core/s_wt_0_0_valid}} {{/tb/dut/conv/conv_core/s_wt_0_0_ready}} {{/tb/dut/conv/conv_core/s_wt_0_0_payload}} 
current_wave_config {tb_behav.wcfg}
add_wave {{/tb/dut/conv/conv_core/s_wt_0_1_valid}} {{/tb/dut/conv/conv_core/s_wt_0_1_ready}} {{/tb/dut/conv/conv_core/s_wt_0_1_payload}} {{/tb/dut/conv/conv_core/s_wt_0_2_valid}} {{/tb/dut/conv/conv_core/s_wt_0_2_ready}} {{/tb/dut/conv/conv_core/s_wt_0_2_payload}} {{/tb/dut/conv/conv_core/s_wt_0_3_valid}} {{/tb/dut/conv/conv_core/s_wt_0_3_ready}} {{/tb/dut/conv/conv_core/s_wt_0_3_payload}} {{/tb/dut/conv/conv_core/s_wt_0_4_valid}} {{/tb/dut/conv/conv_core/s_wt_0_4_ready}} {{/tb/dut/conv/conv_core/s_wt_0_4_payload}} {{/tb/dut/conv/conv_core/s_wt_0_5_valid}} {{/tb/dut/conv/conv_core/s_wt_0_5_ready}} {{/tb/dut/conv/conv_core/s_wt_0_5_payload}} {{/tb/dut/conv/conv_core/s_wt_0_6_valid}} {{/tb/dut/conv/conv_core/s_wt_0_6_ready}} {{/tb/dut/conv/conv_core/s_wt_0_6_payload}} {{/tb/dut/conv/conv_core/s_wt_0_7_valid}} {{/tb/dut/conv/conv_core/s_wt_0_7_ready}} {{/tb/dut/conv/conv_core/s_wt_0_7_payload}} 
current_wave_config {tb_behav.wcfg}
add_wave {{/tb/dut/conv/conv_core/s_out_0_0_valid}} {{/tb/dut/conv/conv_core/s_out_0_0_ready}} {{/tb/dut/conv/conv_core/s_out_0_0_payload}} {{/tb/dut/conv/conv_core/s_out_0_1_valid}} {{/tb/dut/conv/conv_core/s_out_0_1_ready}} {{/tb/dut/conv/conv_core/s_out_0_1_payload}} {{/tb/dut/conv/conv_core/s_out_0_2_valid}} {{/tb/dut/conv/conv_core/s_out_0_2_ready}} {{/tb/dut/conv/conv_core/s_out_0_2_payload}} {{/tb/dut/conv/conv_core/s_out_0_3_valid}} {{/tb/dut/conv/conv_core/s_out_0_3_ready}} {{/tb/dut/conv/conv_core/s_out_0_3_payload}} {{/tb/dut/conv/conv_core/s_out_0_4_valid}} {{/tb/dut/conv/conv_core/s_out_0_4_ready}} {{/tb/dut/conv/conv_core/s_out_0_4_payload}} {{/tb/dut/conv/conv_core/s_out_0_5_valid}} {{/tb/dut/conv/conv_core/s_out_0_5_ready}} {{/tb/dut/conv/conv_core/s_out_0_5_payload}} {{/tb/dut/conv/conv_core/s_out_0_6_valid}} {{/tb/dut/conv/conv_core/s_out_0_6_ready}} {{/tb/dut/conv/conv_core/s_out_0_6_payload}} {{/tb/dut/conv/conv_core/s_out_0_7_valid}} {{/tb/dut/conv/conv_core/s_out_0_7_ready}} {{/tb/dut/conv/conv_core/s_out_0_7_payload}} 
current_wave_config {tb_behav.wcfg}
add_wave {{/tb/dut/conv/conv_core/mac_acc_atom_0/ina_0_ready}} {{/tb/dut/conv/conv_core/mac_acc_atom_0/ina_0_payload}} {{/tb/dut/conv/conv_core/mac_acc_atom_0/ina_1_valid}} {{/tb/dut/conv/conv_core/mac_acc_atom_0/ina_1_ready}} {{/tb/dut/conv/conv_core/mac_acc_atom_0/ina_1_payload}} {{/tb/dut/conv/conv_core/mac_acc_atom_0/ina_2_valid}} {{/tb/dut/conv/conv_core/mac_acc_atom_0/ina_2_ready}} {{/tb/dut/conv/conv_core/mac_acc_atom_0/ina_2_payload}} {{/tb/dut/conv/conv_core/mac_acc_atom_0/ina_3_valid}} {{/tb/dut/conv/conv_core/mac_acc_atom_0/ina_3_ready}} {{/tb/dut/conv/conv_core/mac_acc_atom_0/ina_3_payload}} {{/tb/dut/conv/conv_core/mac_acc_atom_0/ina_4_valid}} {{/tb/dut/conv/conv_core/mac_acc_atom_0/ina_4_ready}} {{/tb/dut/conv/conv_core/mac_acc_atom_0/ina_4_payload}} {{/tb/dut/conv/conv_core/mac_acc_atom_0/ina_5_valid}} {{/tb/dut/conv/conv_core/mac_acc_atom_0/ina_5_ready}} {{/tb/dut/conv/conv_core/mac_acc_atom_0/ina_5_payload}} {{/tb/dut/conv/conv_core/mac_acc_atom_0/ina_6_valid}} {{/tb/dut/conv/conv_core/mac_acc_atom_0/ina_6_ready}} {{/tb/dut/conv/conv_core/mac_acc_atom_0/ina_6_payload}} {{/tb/dut/conv/conv_core/mac_acc_atom_0/ina_7_valid}} {{/tb/dut/conv/conv_core/mac_acc_atom_0/ina_7_ready}} {{/tb/dut/conv/conv_core/mac_acc_atom_0/ina_7_payload}} {{/tb/dut/conv/conv_core/mac_acc_atom_0/inb_0_valid}} {{/tb/dut/conv/conv_core/mac_acc_atom_0/inb_0_ready}} {{/tb/dut/conv/conv_core/mac_acc_atom_0/inb_0_payload}} {{/tb/dut/conv/conv_core/mac_acc_atom_0/inb_1_valid}} {{/tb/dut/conv/conv_core/mac_acc_atom_0/inb_1_ready}} {{/tb/dut/conv/conv_core/mac_acc_atom_0/inb_1_payload}} {{/tb/dut/conv/conv_core/mac_acc_atom_0/inb_2_valid}} {{/tb/dut/conv/conv_core/mac_acc_atom_0/inb_2_ready}} {{/tb/dut/conv/conv_core/mac_acc_atom_0/inb_2_payload}} {{/tb/dut/conv/conv_core/mac_acc_atom_0/inb_3_valid}} {{/tb/dut/conv/conv_core/mac_acc_atom_0/inb_3_ready}} {{/tb/dut/conv/conv_core/mac_acc_atom_0/inb_3_payload}} {{/tb/dut/conv/conv_core/mac_acc_atom_0/inb_4_valid}} {{/tb/dut/conv/conv_core/mac_acc_atom_0/inb_4_ready}} {{/tb/dut/conv/conv_core/mac_acc_atom_0/inb_4_payload}} {{/tb/dut/conv/conv_core/mac_acc_atom_0/inb_5_valid}} {{/tb/dut/conv/conv_core/mac_acc_atom_0/inb_5_ready}} {{/tb/dut/conv/conv_core/mac_acc_atom_0/inb_5_payload}} {{/tb/dut/conv/conv_core/mac_acc_atom_0/inb_6_valid}} {{/tb/dut/conv/conv_core/mac_acc_atom_0/inb_6_ready}} {{/tb/dut/conv/conv_core/mac_acc_atom_0/inb_6_payload}} {{/tb/dut/conv/conv_core/mac_acc_atom_0/inb_7_valid}} {{/tb/dut/conv/conv_core/mac_acc_atom_0/inb_7_ready}} {{/tb/dut/conv/conv_core/mac_acc_atom_0/inb_7_payload}} {{/tb/dut/conv/conv_core/mac_acc_atom_0/out_0_valid}} {{/tb/dut/conv/conv_core/mac_acc_atom_0/out_0_ready}} {{/tb/dut/conv/conv_core/mac_acc_atom_0/out_0_payload}} {{/tb/dut/conv/conv_core/mac_acc_atom_0/out_1_valid}} {{/tb/dut/conv/conv_core/mac_acc_atom_0/out_1_ready}} {{/tb/dut/conv/conv_core/mac_acc_atom_0/out_1_payload}} {{/tb/dut/conv/conv_core/mac_acc_atom_0/out_2_valid}} {{/tb/dut/conv/conv_core/mac_acc_atom_0/out_2_ready}} {{/tb/dut/conv/conv_core/mac_acc_atom_0/out_2_payload}} {{/tb/dut/conv/conv_core/mac_acc_atom_0/out_3_valid}} {{/tb/dut/conv/conv_core/mac_acc_atom_0/out_3_ready}} {{/tb/dut/conv/conv_core/mac_acc_atom_0/out_3_payload}} {{/tb/dut/conv/conv_core/mac_acc_atom_0/out_4_valid}} {{/tb/dut/conv/conv_core/mac_acc_atom_0/out_4_ready}} {{/tb/dut/conv/conv_core/mac_acc_atom_0/out_4_payload}} {{/tb/dut/conv/conv_core/mac_acc_atom_0/out_5_valid}} {{/tb/dut/conv/conv_core/mac_acc_atom_0/out_5_ready}} {{/tb/dut/conv/conv_core/mac_acc_atom_0/out_5_payload}} {{/tb/dut/conv/conv_core/mac_acc_atom_0/out_6_valid}} {{/tb/dut/conv/conv_core/mac_acc_atom_0/out_6_ready}} {{/tb/dut/conv/conv_core/mac_acc_atom_0/out_6_payload}} {{/tb/dut/conv/conv_core/mac_acc_atom_0/out_7_valid}} {{/tb/dut/conv/conv_core/mac_acc_atom_0/out_7_ready}} {{/tb/dut/conv/conv_core/mac_acc_atom_0/out_7_payload}} {{/tb/dut/conv/conv_core/mac_acc_atom_0/par_acc_cnt}} {{/tb/dut/conv/conv_core/mac_acc_atom_0/acc_enable}} {{/tb/dut/conv/conv_core/mac_acc_atom_0/clk}} {{/tb/dut/conv/conv_core/mac_acc_atom_0/reset}} 
current_wave_config {tb_behav.wcfg}
add_wave {{/tb/dut/conv/conv_core/mac_acc_atom_0/mac_0/acc/ina_valid}} {{/tb/dut/conv/conv_core/mac_acc_atom_0/mac_0/acc/ina_ready}} {{/tb/dut/conv/conv_core/mac_acc_atom_0/mac_0/acc/ina_payload}} {{/tb/dut/conv/conv_core/mac_acc_atom_0/mac_0/acc/out_valid}} {{/tb/dut/conv/conv_core/mac_acc_atom_0/mac_0/acc/out_ready}} {{/tb/dut/conv/conv_core/mac_acc_atom_0/mac_0/acc/out_payload}} {{/tb/dut/conv/conv_core/mac_acc_atom_0/mac_0/acc/par_acc_cnt}} {{/tb/dut/conv/conv_core/mac_acc_atom_0/mac_0/acc/acc_enable}} {{/tb/dut/conv/conv_core/mac_acc_atom_0/mac_0/acc/clk}} {{/tb/dut/conv/conv_core/mac_acc_atom_0/mac_0/acc/reset}} {{/tb/dut/conv/conv_core/mac_acc_atom_0/mac_0/acc/fp_adder_120_ina_valid}} {{/tb/dut/conv/conv_core/mac_acc_atom_0/mac_0/acc/fp_adder_120_inb_valid}} {{/tb/dut/conv/conv_core/mac_acc_atom_0/mac_0/acc/fp_adder_120_out_ready}} {{/tb/dut/conv/conv_core/mac_acc_atom_0/mac_0/acc/fp_adder_120_ina_ready}} {{/tb/dut/conv/conv_core/mac_acc_atom_0/mac_0/acc/fp_adder_120_inb_ready}} {{/tb/dut/conv/conv_core/mac_acc_atom_0/mac_0/acc/fp_adder_120_out_valid}} {{/tb/dut/conv/conv_core/mac_acc_atom_0/mac_0/acc/fp_adder_120_out_payload}} {{/tb/dut/conv/conv_core/mac_acc_atom_0/mac_0/acc/accnt}} {{/tb/dut/conv/conv_core/mac_acc_atom_0/mac_0/acc/par_acc_cnt_1}} {{/tb/dut/conv/conv_core/mac_acc_atom_0/mac_0/acc/result}} {{/tb/dut/conv/conv_core/mac_acc_atom_0/mac_0/acc/result_valid}} {{/tb/dut/conv/conv_core/mac_acc_atom_0/mac_0/acc/acc_fsm_wantExit}} {{/tb/dut/conv/conv_core/mac_acc_atom_0/mac_0/acc/acc_fsm_wantStart}} {{/tb/dut/conv/conv_core/mac_acc_atom_0/mac_0/acc/acc_fsm_wantKill}} {{/tb/dut/conv/conv_core/mac_acc_atom_0/mac_0/acc/acc_fsm_stateReg}} {{/tb/dut/conv/conv_core/mac_acc_atom_0/mac_0/acc/acc_fsm_stateNext}} {{/tb/dut/conv/conv_core/mac_acc_atom_0/mac_0/acc/when_fp_acc_l64}} {{/tb/dut/conv/conv_core/mac_acc_atom_0/mac_0/acc/when_fp_acc_l73}} {{/tb/dut/conv/conv_core/mac_acc_atom_0/mac_0/acc/when_fp_acc_l81}} {{/tb/dut/conv/conv_core/mac_acc_atom_0/mac_0/acc/when_fp_acc_l90}} {{/tb/dut/conv/conv_core/mac_acc_atom_0/mac_0/acc/acc_fsm_stateReg_string}} {{/tb/dut/conv/conv_core/mac_acc_atom_0/mac_0/acc/acc_fsm_stateNext_string}} 
save_wave_config {D:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/tb_behav.wcfg}
current_wave_config {tb_behav.wcfg}
add_wave {{/tb/dut/conv/conv_core/mac_acc_atom_0/mac_0/acc/ina_valid}} {{/tb/dut/conv/conv_core/mac_acc_atom_0/mac_0/acc/ina_ready}} {{/tb/dut/conv/conv_core/mac_acc_atom_0/mac_0/acc/ina_payload}} {{/tb/dut/conv/conv_core/mac_acc_atom_0/mac_0/acc/out_valid}} {{/tb/dut/conv/conv_core/mac_acc_atom_0/mac_0/acc/out_ready}} {{/tb/dut/conv/conv_core/mac_acc_atom_0/mac_0/acc/out_payload}} {{/tb/dut/conv/conv_core/mac_acc_atom_0/mac_0/acc/par_acc_cnt}} {{/tb/dut/conv/conv_core/mac_acc_atom_0/mac_0/acc/acc_enable}} {{/tb/dut/conv/conv_core/mac_acc_atom_0/mac_0/acc/clk}} {{/tb/dut/conv/conv_core/mac_acc_atom_0/mac_0/acc/reset}} {{/tb/dut/conv/conv_core/mac_acc_atom_0/mac_0/acc/fp_adder_120_ina_valid}} {{/tb/dut/conv/conv_core/mac_acc_atom_0/mac_0/acc/fp_adder_120_inb_valid}} {{/tb/dut/conv/conv_core/mac_acc_atom_0/mac_0/acc/fp_adder_120_out_ready}} {{/tb/dut/conv/conv_core/mac_acc_atom_0/mac_0/acc/fp_adder_120_ina_ready}} {{/tb/dut/conv/conv_core/mac_acc_atom_0/mac_0/acc/fp_adder_120_inb_ready}} {{/tb/dut/conv/conv_core/mac_acc_atom_0/mac_0/acc/fp_adder_120_out_valid}} {{/tb/dut/conv/conv_core/mac_acc_atom_0/mac_0/acc/fp_adder_120_out_payload}} {{/tb/dut/conv/conv_core/mac_acc_atom_0/mac_0/acc/accnt}} {{/tb/dut/conv/conv_core/mac_acc_atom_0/mac_0/acc/par_acc_cnt_1}} {{/tb/dut/conv/conv_core/mac_acc_atom_0/mac_0/acc/result}} {{/tb/dut/conv/conv_core/mac_acc_atom_0/mac_0/acc/result_valid}} {{/tb/dut/conv/conv_core/mac_acc_atom_0/mac_0/acc/acc_fsm_wantExit}} {{/tb/dut/conv/conv_core/mac_acc_atom_0/mac_0/acc/acc_fsm_wantStart}} {{/tb/dut/conv/conv_core/mac_acc_atom_0/mac_0/acc/acc_fsm_wantKill}} {{/tb/dut/conv/conv_core/mac_acc_atom_0/mac_0/acc/acc_fsm_stateReg}} {{/tb/dut/conv/conv_core/mac_acc_atom_0/mac_0/acc/acc_fsm_stateNext}} {{/tb/dut/conv/conv_core/mac_acc_atom_0/mac_0/acc/when_fp_acc_l64}} {{/tb/dut/conv/conv_core/mac_acc_atom_0/mac_0/acc/when_fp_acc_l73}} {{/tb/dut/conv/conv_core/mac_acc_atom_0/mac_0/acc/when_fp_acc_l81}} {{/tb/dut/conv/conv_core/mac_acc_atom_0/mac_0/acc/when_fp_acc_l90}} {{/tb/dut/conv/conv_core/mac_acc_atom_0/mac_0/acc/acc_fsm_stateReg_string}} {{/tb/dut/conv/conv_core/mac_acc_atom_0/mac_0/acc/acc_fsm_stateNext_string}} 
save_wave_config {D:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/tb_behav.wcfg}
restart
run 10 us
restart
restart
run 10 us
run 10 us
save_wave_config {D:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/tb_behav.wcfg}
save_wave_config {D:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/tb_behav.wcfg}
current_wave_config {tb_behav.wcfg}
add_wave {{/tb/dut/conv/conv_core/mac_acc_atom_0/mac_0/acc/ina_valid}} {{/tb/dut/conv/conv_core/mac_acc_atom_0/mac_0/acc/ina_ready}} {{/tb/dut/conv/conv_core/mac_acc_atom_0/mac_0/acc/ina_payload}} {{/tb/dut/conv/conv_core/mac_acc_atom_0/mac_0/acc/out_valid}} {{/tb/dut/conv/conv_core/mac_acc_atom_0/mac_0/acc/out_ready}} {{/tb/dut/conv/conv_core/mac_acc_atom_0/mac_0/acc/out_payload}} {{/tb/dut/conv/conv_core/mac_acc_atom_0/mac_0/acc/par_acc_cnt}} {{/tb/dut/conv/conv_core/mac_acc_atom_0/mac_0/acc/acc_enable}} {{/tb/dut/conv/conv_core/mac_acc_atom_0/mac_0/acc/clk}} {{/tb/dut/conv/conv_core/mac_acc_atom_0/mac_0/acc/reset}} {{/tb/dut/conv/conv_core/mac_acc_atom_0/mac_0/acc/fp_adder_120_ina_valid}} {{/tb/dut/conv/conv_core/mac_acc_atom_0/mac_0/acc/fp_adder_120_inb_valid}} {{/tb/dut/conv/conv_core/mac_acc_atom_0/mac_0/acc/fp_adder_120_out_ready}} {{/tb/dut/conv/conv_core/mac_acc_atom_0/mac_0/acc/fp_adder_120_ina_ready}} {{/tb/dut/conv/conv_core/mac_acc_atom_0/mac_0/acc/fp_adder_120_inb_ready}} {{/tb/dut/conv/conv_core/mac_acc_atom_0/mac_0/acc/fp_adder_120_out_valid}} {{/tb/dut/conv/conv_core/mac_acc_atom_0/mac_0/acc/fp_adder_120_out_payload}} {{/tb/dut/conv/conv_core/mac_acc_atom_0/mac_0/acc/accnt}} {{/tb/dut/conv/conv_core/mac_acc_atom_0/mac_0/acc/par_acc_cnt_1}} {{/tb/dut/conv/conv_core/mac_acc_atom_0/mac_0/acc/result}} {{/tb/dut/conv/conv_core/mac_acc_atom_0/mac_0/acc/result_valid}} {{/tb/dut/conv/conv_core/mac_acc_atom_0/mac_0/acc/acc_fsm_wantExit}} {{/tb/dut/conv/conv_core/mac_acc_atom_0/mac_0/acc/acc_fsm_wantStart}} {{/tb/dut/conv/conv_core/mac_acc_atom_0/mac_0/acc/acc_fsm_wantKill}} {{/tb/dut/conv/conv_core/mac_acc_atom_0/mac_0/acc/acc_fsm_stateReg}} {{/tb/dut/conv/conv_core/mac_acc_atom_0/mac_0/acc/acc_fsm_stateNext}} {{/tb/dut/conv/conv_core/mac_acc_atom_0/mac_0/acc/when_fp_acc_l64}} {{/tb/dut/conv/conv_core/mac_acc_atom_0/mac_0/acc/when_fp_acc_l73}} {{/tb/dut/conv/conv_core/mac_acc_atom_0/mac_0/acc/when_fp_acc_l81}} {{/tb/dut/conv/conv_core/mac_acc_atom_0/mac_0/acc/when_fp_acc_l90}} {{/tb/dut/conv/conv_core/mac_acc_atom_0/mac_0/acc/acc_fsm_stateReg_string}} {{/tb/dut/conv/conv_core/mac_acc_atom_0/mac_0/acc/acc_fsm_stateNext_string}} 
current_wave_config {tb_behav.wcfg}
add_wave {{/tb/dut/conv/conv_core/mac_acc_atom_0/mac_0/io_ina_valid}} {{/tb/dut/conv/conv_core/mac_acc_atom_0/mac_0/io_ina_ready}} {{/tb/dut/conv/conv_core/mac_acc_atom_0/mac_0/io_ina_payload}} {{/tb/dut/conv/conv_core/mac_acc_atom_0/mac_0/io_inb_valid}} {{/tb/dut/conv/conv_core/mac_acc_atom_0/mac_0/io_inb_ready}} {{/tb/dut/conv/conv_core/mac_acc_atom_0/mac_0/io_inb_payload}} {{/tb/dut/conv/conv_core/mac_acc_atom_0/mac_0/io_out_valid}} {{/tb/dut/conv/conv_core/mac_acc_atom_0/mac_0/io_out_ready}} {{/tb/dut/conv/conv_core/mac_acc_atom_0/mac_0/io_out_payload}} {{/tb/dut/conv/conv_core/mac_acc_atom_0/mac_0/io_acc_enable}} {{/tb/dut/conv/conv_core/mac_acc_atom_0/mac_0/io_par_acc_cnt}} {{/tb/dut/conv/conv_core/mac_acc_atom_0/mac_0/clk}} {{/tb/dut/conv/conv_core/mac_acc_atom_0/mac_0/reset}} {{/tb/dut/conv/conv_core/mac_acc_atom_0/mac_0/multi_ina_ready}} {{/tb/dut/conv/conv_core/mac_acc_atom_0/mac_0/multi_inb_ready}} {{/tb/dut/conv/conv_core/mac_acc_atom_0/mac_0/multi_out_valid}} {{/tb/dut/conv/conv_core/mac_acc_atom_0/mac_0/multi_out_payload}} {{/tb/dut/conv/conv_core/mac_acc_atom_0/mac_0/acc_ina_ready}} {{/tb/dut/conv/conv_core/mac_acc_atom_0/mac_0/acc_out_valid}} {{/tb/dut/conv/conv_core/mac_acc_atom_0/mac_0/acc_out_payload}} 
save_wave_config {D:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/tb_behav.wcfg}
restart
run 10 us
restart
save_wave_config {D:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/tb_behav.wcfg}
save_wave_config {D:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/tb_behav.wcfg}
run 15 us
current_wave_config {tb_behav.wcfg}
add_wave {{/tb/dut/conv/conv_core/mac_acc_atom_0/par_acc_cnt}} 
current_wave_config {tb_behav.wcfg}
add_wave {{/tb/dut/conv/conv_core/par_acc_cnt}} 
current_wave_config {tb_behav.wcfg}
add_wave {{/tb/dut/conv/cfg_payload_wtWidth}} {{/tb/dut/conv/cfg_payload_wtHeight}} 
save_wave_config {D:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/tb_behav.wcfg}
save_wave_config {D:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/tb_behav.wcfg}
save_wave_config {D:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/tb_behav.wcfg}
current_wave_config {tb_behav.wcfg}
add_wave {{/tb/dut/cfg/io_conv_glb_param_valid}} {{/tb/dut/cfg/io_conv_glb_param_ready}} {{/tb/dut/cfg/io_conv_glb_param_payload_rd_dtBaseAddr}} {{/tb/dut/cfg/io_conv_glb_param_payload_rd_wtBaseAddr}} {{/tb/dut/cfg/io_conv_glb_param_payload_wr_delta_wt_BaseAddr}} {{/tb/dut/cfg/io_conv_glb_param_payload_wr_sigma_BaseAddr}} {{/tb/dut/cfg/io_conv_glb_param_payload_dtWidth}} {{/tb/dut/cfg/io_conv_glb_param_payload_dtHeight}} {{/tb/dut/cfg/io_conv_glb_param_payload_wtWidth}} {{/tb/dut/cfg/io_conv_glb_param_payload_wtHeight}} {{/tb/dut/cfg/io_conv_glb_param_payload_oWidth}} {{/tb/dut/cfg/io_conv_glb_param_payload_oHeight}} 
save_wave_config {D:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/tb_behav.wcfg}
run 15 us
current_wave_config {tb_behav.wcfg}
add_wave {{/tb/dut/conv/mux/io_is_delta_wt}} {{/tb/dut/conv/mux/io_indata_0_0_valid}} {{/tb/dut/conv/mux/io_indata_0_0_ready}} {{/tb/dut/conv/mux/io_indata_0_0_payload}} {{/tb/dut/conv/mux/io_indata_0_1_valid}} {{/tb/dut/conv/mux/io_indata_0_1_ready}} {{/tb/dut/conv/mux/io_indata_0_1_payload}} {{/tb/dut/conv/mux/io_indata_0_2_valid}} {{/tb/dut/conv/mux/io_indata_0_2_ready}} {{/tb/dut/conv/mux/io_indata_0_2_payload}} {{/tb/dut/conv/mux/io_indata_0_3_valid}} {{/tb/dut/conv/mux/io_indata_0_3_ready}} {{/tb/dut/conv/mux/io_indata_0_3_payload}} {{/tb/dut/conv/mux/io_indata_0_4_valid}} {{/tb/dut/conv/mux/io_indata_0_4_ready}} {{/tb/dut/conv/mux/io_indata_0_4_payload}} {{/tb/dut/conv/mux/io_indata_0_5_valid}} {{/tb/dut/conv/mux/io_indata_0_5_ready}} {{/tb/dut/conv/mux/io_indata_0_5_payload}} {{/tb/dut/conv/mux/io_indata_0_6_valid}} {{/tb/dut/conv/mux/io_indata_0_6_ready}} {{/tb/dut/conv/mux/io_indata_0_6_payload}} {{/tb/dut/conv/mux/io_indata_0_7_valid}} {{/tb/dut/conv/mux/io_indata_0_7_ready}} {{/tb/dut/conv/mux/io_indata_0_7_payload}} {{/tb/dut/conv/mux/io_indata_1_0_valid}} {{/tb/dut/conv/mux/io_indata_1_0_ready}} {{/tb/dut/conv/mux/io_indata_1_0_payload}} {{/tb/dut/conv/mux/io_indata_1_1_valid}} {{/tb/dut/conv/mux/io_indata_1_1_ready}} {{/tb/dut/conv/mux/io_indata_1_1_payload}} {{/tb/dut/conv/mux/io_indata_1_2_valid}} {{/tb/dut/conv/mux/io_indata_1_2_ready}} {{/tb/dut/conv/mux/io_indata_1_2_payload}} {{/tb/dut/conv/mux/io_indata_1_3_valid}} {{/tb/dut/conv/mux/io_indata_1_3_ready}} {{/tb/dut/conv/mux/io_indata_1_3_payload}} {{/tb/dut/conv/mux/io_indata_1_4_valid}} {{/tb/dut/conv/mux/io_indata_1_4_ready}} {{/tb/dut/conv/mux/io_indata_1_4_payload}} {{/tb/dut/conv/mux/io_indata_1_5_valid}} {{/tb/dut/conv/mux/io_indata_1_5_ready}} {{/tb/dut/conv/mux/io_indata_1_5_payload}} {{/tb/dut/conv/mux/io_indata_1_6_valid}} {{/tb/dut/conv/mux/io_indata_1_6_ready}} {{/tb/dut/conv/mux/io_indata_1_6_payload}} {{/tb/dut/conv/mux/io_indata_1_7_valid}} {{/tb/dut/conv/mux/io_indata_1_7_ready}} {{/tb/dut/conv/mux/io_indata_1_7_payload}} {{/tb/dut/conv/mux/io_indata_2_0_valid}} {{/tb/dut/conv/mux/io_indata_2_0_ready}} {{/tb/dut/conv/mux/io_indata_2_0_payload}} {{/tb/dut/conv/mux/io_indata_2_1_valid}} {{/tb/dut/conv/mux/io_indata_2_1_ready}} {{/tb/dut/conv/mux/io_indata_2_1_payload}} {{/tb/dut/conv/mux/io_indata_2_2_valid}} {{/tb/dut/conv/mux/io_indata_2_2_ready}} {{/tb/dut/conv/mux/io_indata_2_2_payload}} {{/tb/dut/conv/mux/io_indata_2_3_valid}} {{/tb/dut/conv/mux/io_indata_2_3_ready}} {{/tb/dut/conv/mux/io_indata_2_3_payload}} {{/tb/dut/conv/mux/io_indata_2_4_valid}} {{/tb/dut/conv/mux/io_indata_2_4_ready}} {{/tb/dut/conv/mux/io_indata_2_4_payload}} {{/tb/dut/conv/mux/io_indata_2_5_valid}} {{/tb/dut/conv/mux/io_indata_2_5_ready}} {{/tb/dut/conv/mux/io_indata_2_5_payload}} {{/tb/dut/conv/mux/io_indata_2_6_valid}} {{/tb/dut/conv/mux/io_indata_2_6_ready}} {{/tb/dut/conv/mux/io_indata_2_6_payload}} {{/tb/dut/conv/mux/io_indata_2_7_valid}} {{/tb/dut/conv/mux/io_indata_2_7_ready}} {{/tb/dut/conv/mux/io_indata_2_7_payload}} {{/tb/dut/conv/mux/io_indata_3_0_valid}} {{/tb/dut/conv/mux/io_indata_3_0_ready}} {{/tb/dut/conv/mux/io_indata_3_0_payload}} {{/tb/dut/conv/mux/io_indata_3_1_valid}} {{/tb/dut/conv/mux/io_indata_3_1_ready}} {{/tb/dut/conv/mux/io_indata_3_1_payload}} {{/tb/dut/conv/mux/io_indata_3_2_valid}} {{/tb/dut/conv/mux/io_indata_3_2_ready}} {{/tb/dut/conv/mux/io_indata_3_2_payload}} {{/tb/dut/conv/mux/io_indata_3_3_valid}} {{/tb/dut/conv/mux/io_indata_3_3_ready}} {{/tb/dut/conv/mux/io_indata_3_3_payload}} {{/tb/dut/conv/mux/io_indata_3_4_valid}} {{/tb/dut/conv/mux/io_indata_3_4_ready}} {{/tb/dut/conv/mux/io_indata_3_4_payload}} {{/tb/dut/conv/mux/io_indata_3_5_valid}} {{/tb/dut/conv/mux/io_indata_3_5_ready}} {{/tb/dut/conv/mux/io_indata_3_5_payload}} {{/tb/dut/conv/mux/io_indata_3_6_valid}} {{/tb/dut/conv/mux/io_indata_3_6_ready}} {{/tb/dut/conv/mux/io_indata_3_6_payload}} {{/tb/dut/conv/mux/io_indata_3_7_valid}} {{/tb/dut/conv/mux/io_indata_3_7_ready}} {{/tb/dut/conv/mux/io_indata_3_7_payload}} {{/tb/dut/conv/mux/io_indata_4_0_valid}} {{/tb/dut/conv/mux/io_indata_4_0_ready}} {{/tb/dut/conv/mux/io_indata_4_0_payload}} {{/tb/dut/conv/mux/io_indata_4_1_valid}} {{/tb/dut/conv/mux/io_indata_4_1_ready}} {{/tb/dut/conv/mux/io_indata_4_1_payload}} {{/tb/dut/conv/mux/io_indata_4_2_valid}} {{/tb/dut/conv/mux/io_indata_4_2_ready}} {{/tb/dut/conv/mux/io_indata_4_2_payload}} {{/tb/dut/conv/mux/io_indata_4_3_valid}} {{/tb/dut/conv/mux/io_indata_4_3_ready}} {{/tb/dut/conv/mux/io_indata_4_3_payload}} {{/tb/dut/conv/mux/io_indata_4_4_valid}} {{/tb/dut/conv/mux/io_indata_4_4_ready}} {{/tb/dut/conv/mux/io_indata_4_4_payload}} {{/tb/dut/conv/mux/io_indata_4_5_valid}} {{/tb/dut/conv/mux/io_indata_4_5_ready}} {{/tb/dut/conv/mux/io_indata_4_5_payload}} {{/tb/dut/conv/mux/io_indata_4_6_valid}} {{/tb/dut/conv/mux/io_indata_4_6_ready}} {{/tb/dut/conv/mux/io_indata_4_6_payload}} {{/tb/dut/conv/mux/io_indata_4_7_valid}} {{/tb/dut/conv/mux/io_indata_4_7_ready}} {{/tb/dut/conv/mux/io_indata_4_7_payload}} {{/tb/dut/conv/mux/io_indata_5_0_valid}} {{/tb/dut/conv/mux/io_indata_5_0_ready}} {{/tb/dut/conv/mux/io_indata_5_0_payload}} {{/tb/dut/conv/mux/io_indata_5_1_valid}} {{/tb/dut/conv/mux/io_indata_5_1_ready}} {{/tb/dut/conv/mux/io_indata_5_1_payload}} {{/tb/dut/conv/mux/io_indata_5_2_valid}} {{/tb/dut/conv/mux/io_indata_5_2_ready}} {{/tb/dut/conv/mux/io_indata_5_2_payload}} {{/tb/dut/conv/mux/io_indata_5_3_valid}} {{/tb/dut/conv/mux/io_indata_5_3_ready}} {{/tb/dut/conv/mux/io_indata_5_3_payload}} {{/tb/dut/conv/mux/io_indata_5_4_valid}} {{/tb/dut/conv/mux/io_indata_5_4_ready}} {{/tb/dut/conv/mux/io_indata_5_4_payload}} {{/tb/dut/conv/mux/io_indata_5_5_valid}} {{/tb/dut/conv/mux/io_indata_5_5_ready}} {{/tb/dut/conv/mux/io_indata_5_5_payload}} {{/tb/dut/conv/mux/io_indata_5_6_valid}} {{/tb/dut/conv/mux/io_indata_5_6_ready}} {{/tb/dut/conv/mux/io_indata_5_6_payload}} {{/tb/dut/conv/mux/io_indata_5_7_valid}} {{/tb/dut/conv/mux/io_indata_5_7_ready}} {{/tb/dut/conv/mux/io_indata_5_7_payload}} {{/tb/dut/conv/mux/io_indata_6_0_valid}} {{/tb/dut/conv/mux/io_indata_6_0_ready}} {{/tb/dut/conv/mux/io_indata_6_0_payload}} {{/tb/dut/conv/mux/io_indata_6_1_valid}} {{/tb/dut/conv/mux/io_indata_6_1_ready}} {{/tb/dut/conv/mux/io_indata_6_1_payload}} {{/tb/dut/conv/mux/io_indata_6_2_valid}} {{/tb/dut/conv/mux/io_indata_6_2_ready}} {{/tb/dut/conv/mux/io_indata_6_2_payload}} {{/tb/dut/conv/mux/io_indata_6_3_valid}} {{/tb/dut/conv/mux/io_indata_6_3_ready}} {{/tb/dut/conv/mux/io_indata_6_3_payload}} {{/tb/dut/conv/mux/io_indata_6_4_valid}} {{/tb/dut/conv/mux/io_indata_6_4_ready}} {{/tb/dut/conv/mux/io_indata_6_4_payload}} {{/tb/dut/conv/mux/io_indata_6_5_valid}} {{/tb/dut/conv/mux/io_indata_6_5_ready}} {{/tb/dut/conv/mux/io_indata_6_5_payload}} {{/tb/dut/conv/mux/io_indata_6_6_valid}} {{/tb/dut/conv/mux/io_indata_6_6_ready}} {{/tb/dut/conv/mux/io_indata_6_6_payload}} {{/tb/dut/conv/mux/io_indata_6_7_valid}} {{/tb/dut/conv/mux/io_indata_6_7_ready}} {{/tb/dut/conv/mux/io_indata_6_7_payload}} {{/tb/dut/conv/mux/io_indata_7_0_valid}} {{/tb/dut/conv/mux/io_indata_7_0_ready}} {{/tb/dut/conv/mux/io_indata_7_0_payload}} {{/tb/dut/conv/mux/io_indata_7_1_valid}} {{/tb/dut/conv/mux/io_indata_7_1_ready}} {{/tb/dut/conv/mux/io_indata_7_1_payload}} {{/tb/dut/conv/mux/io_indata_7_2_valid}} {{/tb/dut/conv/mux/io_indata_7_2_ready}} {{/tb/dut/conv/mux/io_indata_7_2_payload}} {{/tb/dut/conv/mux/io_indata_7_3_valid}} {{/tb/dut/conv/mux/io_indata_7_3_ready}} {{/tb/dut/conv/mux/io_indata_7_3_payload}} {{/tb/dut/conv/mux/io_indata_7_4_valid}} {{/tb/dut/conv/mux/io_indata_7_4_ready}} {{/tb/dut/conv/mux/io_indata_7_4_payload}} {{/tb/dut/conv/mux/io_indata_7_5_valid}} {{/tb/dut/conv/mux/io_indata_7_5_ready}} {{/tb/dut/conv/mux/io_indata_7_5_payload}} {{/tb/dut/conv/mux/io_indata_7_6_valid}} {{/tb/dut/conv/mux/io_indata_7_6_ready}} {{/tb/dut/conv/mux/io_indata_7_6_payload}} {{/tb/dut/conv/mux/io_indata_7_7_valid}} {{/tb/dut/conv/mux/io_indata_7_7_ready}} {{/tb/dut/conv/mux/io_indata_7_7_payload}} {{/tb/dut/conv/mux/io_o_delta_wt_0_0_valid}} {{/tb/dut/conv/mux/io_o_delta_wt_0_0_ready}} {{/tb/dut/conv/mux/io_o_delta_wt_0_0_payload}} {{/tb/dut/conv/mux/io_o_delta_wt_0_1_valid}} {{/tb/dut/conv/mux/io_o_delta_wt_0_1_ready}} {{/tb/dut/conv/mux/io_o_delta_wt_0_1_payload}} {{/tb/dut/conv/mux/io_o_delta_wt_0_2_valid}} {{/tb/dut/conv/mux/io_o_delta_wt_0_2_ready}} {{/tb/dut/conv/mux/io_o_delta_wt_0_2_payload}} {{/tb/dut/conv/mux/io_o_delta_wt_0_3_valid}} {{/tb/dut/conv/mux/io_o_delta_wt_0_3_ready}} {{/tb/dut/conv/mux/io_o_delta_wt_0_3_payload}} {{/tb/dut/conv/mux/io_o_delta_wt_0_4_valid}} {{/tb/dut/conv/mux/io_o_delta_wt_0_4_ready}} {{/tb/dut/conv/mux/io_o_delta_wt_0_4_payload}} {{/tb/dut/conv/mux/io_o_delta_wt_0_5_valid}} {{/tb/dut/conv/mux/io_o_delta_wt_0_5_ready}} {{/tb/dut/conv/mux/io_o_delta_wt_0_5_payload}} {{/tb/dut/conv/mux/io_o_delta_wt_0_6_valid}} {{/tb/dut/conv/mux/io_o_delta_wt_0_6_ready}} {{/tb/dut/conv/mux/io_o_delta_wt_0_6_payload}} {{/tb/dut/conv/mux/io_o_delta_wt_0_7_valid}} {{/tb/dut/conv/mux/io_o_delta_wt_0_7_ready}} {{/tb/dut/conv/mux/io_o_delta_wt_0_7_payload}} {{/tb/dut/conv/mux/io_o_delta_wt_1_0_valid}} {{/tb/dut/conv/mux/io_o_delta_wt_1_0_ready}} {{/tb/dut/conv/mux/io_o_delta_wt_1_0_payload}} {{/tb/dut/conv/mux/io_o_delta_wt_1_1_valid}} {{/tb/dut/conv/mux/io_o_delta_wt_1_1_ready}} {{/tb/dut/conv/mux/io_o_delta_wt_1_1_payload}} {{/tb/dut/conv/mux/io_o_delta_wt_1_2_valid}} {{/tb/dut/conv/mux/io_o_delta_wt_1_2_ready}} {{/tb/dut/conv/mux/io_o_delta_wt_1_2_payload}} {{/tb/dut/conv/mux/io_o_delta_wt_1_3_valid}} {{/tb/dut/conv/mux/io_o_delta_wt_1_3_ready}} {{/tb/dut/conv/mux/io_o_delta_wt_1_3_payload}} {{/tb/dut/conv/mux/io_o_delta_wt_1_4_valid}} {{/tb/dut/conv/mux/io_o_delta_wt_1_4_ready}} {{/tb/dut/conv/mux/io_o_delta_wt_1_4_payload}} {{/tb/dut/conv/mux/io_o_delta_wt_1_5_valid}} {{/tb/dut/conv/mux/io_o_delta_wt_1_5_ready}} {{/tb/dut/conv/mux/io_o_delta_wt_1_5_payload}} {{/tb/dut/conv/mux/io_o_delta_wt_1_6_valid}} {{/tb/dut/conv/mux/io_o_delta_wt_1_6_ready}} {{/tb/dut/conv/mux/io_o_delta_wt_1_6_payload}} {{/tb/dut/conv/mux/io_o_delta_wt_1_7_valid}} {{/tb/dut/conv/mux/io_o_delta_wt_1_7_ready}} {{/tb/dut/conv/mux/io_o_delta_wt_1_7_payload}} {{/tb/dut/conv/mux/io_o_delta_wt_2_0_valid}} {{/tb/dut/conv/mux/io_o_delta_wt_2_0_ready}} {{/tb/dut/conv/mux/io_o_delta_wt_2_0_payload}} {{/tb/dut/conv/mux/io_o_delta_wt_2_1_valid}} {{/tb/dut/conv/mux/io_o_delta_wt_2_1_ready}} {{/tb/dut/conv/mux/io_o_delta_wt_2_1_payload}} {{/tb/dut/conv/mux/io_o_delta_wt_2_2_valid}} {{/tb/dut/conv/mux/io_o_delta_wt_2_2_ready}} {{/tb/dut/conv/mux/io_o_delta_wt_2_2_payload}} {{/tb/dut/conv/mux/io_o_delta_wt_2_3_valid}} {{/tb/dut/conv/mux/io_o_delta_wt_2_3_ready}} {{/tb/dut/conv/mux/io_o_delta_wt_2_3_payload}} {{/tb/dut/conv/mux/io_o_delta_wt_2_4_valid}} {{/tb/dut/conv/mux/io_o_delta_wt_2_4_ready}} {{/tb/dut/conv/mux/io_o_delta_wt_2_4_payload}} {{/tb/dut/conv/mux/io_o_delta_wt_2_5_valid}} {{/tb/dut/conv/mux/io_o_delta_wt_2_5_ready}} {{/tb/dut/conv/mux/io_o_delta_wt_2_5_payload}} {{/tb/dut/conv/mux/io_o_delta_wt_2_6_valid}} {{/tb/dut/conv/mux/io_o_delta_wt_2_6_ready}} {{/tb/dut/conv/mux/io_o_delta_wt_2_6_payload}} {{/tb/dut/conv/mux/io_o_delta_wt_2_7_valid}} {{/tb/dut/conv/mux/io_o_delta_wt_2_7_ready}} {{/tb/dut/conv/mux/io_o_delta_wt_2_7_payload}} {{/tb/dut/conv/mux/io_o_delta_wt_3_0_valid}} {{/tb/dut/conv/mux/io_o_delta_wt_3_0_ready}} {{/tb/dut/conv/mux/io_o_delta_wt_3_0_payload}} {{/tb/dut/conv/mux/io_o_delta_wt_3_1_valid}} {{/tb/dut/conv/mux/io_o_delta_wt_3_1_ready}} {{/tb/dut/conv/mux/io_o_delta_wt_3_1_payload}} {{/tb/dut/conv/mux/io_o_delta_wt_3_2_valid}} {{/tb/dut/conv/mux/io_o_delta_wt_3_2_ready}} {{/tb/dut/conv/mux/io_o_delta_wt_3_2_payload}} {{/tb/dut/conv/mux/io_o_delta_wt_3_3_valid}} {{/tb/dut/conv/mux/io_o_delta_wt_3_3_ready}} {{/tb/dut/conv/mux/io_o_delta_wt_3_3_payload}} {{/tb/dut/conv/mux/io_o_delta_wt_3_4_valid}} {{/tb/dut/conv/mux/io_o_delta_wt_3_4_ready}} {{/tb/dut/conv/mux/io_o_delta_wt_3_4_payload}} {{/tb/dut/conv/mux/io_o_delta_wt_3_5_valid}} {{/tb/dut/conv/mux/io_o_delta_wt_3_5_ready}} {{/tb/dut/conv/mux/io_o_delta_wt_3_5_payload}} {{/tb/dut/conv/mux/io_o_delta_wt_3_6_valid}} {{/tb/dut/conv/mux/io_o_delta_wt_3_6_ready}} {{/tb/dut/conv/mux/io_o_delta_wt_3_6_payload}} {{/tb/dut/conv/mux/io_o_delta_wt_3_7_valid}} {{/tb/dut/conv/mux/io_o_delta_wt_3_7_ready}} {{/tb/dut/conv/mux/io_o_delta_wt_3_7_payload}} {{/tb/dut/conv/mux/io_o_delta_wt_4_0_valid}} {{/tb/dut/conv/mux/io_o_delta_wt_4_0_ready}} {{/tb/dut/conv/mux/io_o_delta_wt_4_0_payload}} {{/tb/dut/conv/mux/io_o_delta_wt_4_1_valid}} {{/tb/dut/conv/mux/io_o_delta_wt_4_1_ready}} {{/tb/dut/conv/mux/io_o_delta_wt_4_1_payload}} {{/tb/dut/conv/mux/io_o_delta_wt_4_2_valid}} {{/tb/dut/conv/mux/io_o_delta_wt_4_2_ready}} {{/tb/dut/conv/mux/io_o_delta_wt_4_2_payload}} {{/tb/dut/conv/mux/io_o_delta_wt_4_3_valid}} {{/tb/dut/conv/mux/io_o_delta_wt_4_3_ready}} {{/tb/dut/conv/mux/io_o_delta_wt_4_3_payload}} {{/tb/dut/conv/mux/io_o_delta_wt_4_4_valid}} {{/tb/dut/conv/mux/io_o_delta_wt_4_4_ready}} {{/tb/dut/conv/mux/io_o_delta_wt_4_4_payload}} {{/tb/dut/conv/mux/io_o_delta_wt_4_5_valid}} {{/tb/dut/conv/mux/io_o_delta_wt_4_5_ready}} {{/tb/dut/conv/mux/io_o_delta_wt_4_5_payload}} {{/tb/dut/conv/mux/io_o_delta_wt_4_6_valid}} {{/tb/dut/conv/mux/io_o_delta_wt_4_6_ready}} {{/tb/dut/conv/mux/io_o_delta_wt_4_6_payload}} {{/tb/dut/conv/mux/io_o_delta_wt_4_7_valid}} {{/tb/dut/conv/mux/io_o_delta_wt_4_7_ready}} {{/tb/dut/conv/mux/io_o_delta_wt_4_7_payload}} {{/tb/dut/conv/mux/io_o_delta_wt_5_0_valid}} {{/tb/dut/conv/mux/io_o_delta_wt_5_0_ready}} {{/tb/dut/conv/mux/io_o_delta_wt_5_0_payload}} {{/tb/dut/conv/mux/io_o_delta_wt_5_1_valid}} {{/tb/dut/conv/mux/io_o_delta_wt_5_1_ready}} {{/tb/dut/conv/mux/io_o_delta_wt_5_1_payload}} {{/tb/dut/conv/mux/io_o_delta_wt_5_2_valid}} {{/tb/dut/conv/mux/io_o_delta_wt_5_2_ready}} {{/tb/dut/conv/mux/io_o_delta_wt_5_2_payload}} {{/tb/dut/conv/mux/io_o_delta_wt_5_3_valid}} {{/tb/dut/conv/mux/io_o_delta_wt_5_3_ready}} {{/tb/dut/conv/mux/io_o_delta_wt_5_3_payload}} {{/tb/dut/conv/mux/io_o_delta_wt_5_4_valid}} {{/tb/dut/conv/mux/io_o_delta_wt_5_4_ready}} {{/tb/dut/conv/mux/io_o_delta_wt_5_4_payload}} {{/tb/dut/conv/mux/io_o_delta_wt_5_5_valid}} {{/tb/dut/conv/mux/io_o_delta_wt_5_5_ready}} {{/tb/dut/conv/mux/io_o_delta_wt_5_5_payload}} {{/tb/dut/conv/mux/io_o_delta_wt_5_6_valid}} {{/tb/dut/conv/mux/io_o_delta_wt_5_6_ready}} {{/tb/dut/conv/mux/io_o_delta_wt_5_6_payload}} {{/tb/dut/conv/mux/io_o_delta_wt_5_7_valid}} {{/tb/dut/conv/mux/io_o_delta_wt_5_7_ready}} {{/tb/dut/conv/mux/io_o_delta_wt_5_7_payload}} {{/tb/dut/conv/mux/io_o_delta_wt_6_0_valid}} {{/tb/dut/conv/mux/io_o_delta_wt_6_0_ready}} {{/tb/dut/conv/mux/io_o_delta_wt_6_0_payload}} {{/tb/dut/conv/mux/io_o_delta_wt_6_1_valid}} {{/tb/dut/conv/mux/io_o_delta_wt_6_1_ready}} {{/tb/dut/conv/mux/io_o_delta_wt_6_1_payload}} {{/tb/dut/conv/mux/io_o_delta_wt_6_2_valid}} {{/tb/dut/conv/mux/io_o_delta_wt_6_2_ready}} {{/tb/dut/conv/mux/io_o_delta_wt_6_2_payload}} {{/tb/dut/conv/mux/io_o_delta_wt_6_3_valid}} {{/tb/dut/conv/mux/io_o_delta_wt_6_3_ready}} {{/tb/dut/conv/mux/io_o_delta_wt_6_3_payload}} {{/tb/dut/conv/mux/io_o_delta_wt_6_4_valid}} {{/tb/dut/conv/mux/io_o_delta_wt_6_4_ready}} {{/tb/dut/conv/mux/io_o_delta_wt_6_4_payload}} {{/tb/dut/conv/mux/io_o_delta_wt_6_5_valid}} {{/tb/dut/conv/mux/io_o_delta_wt_6_5_ready}} {{/tb/dut/conv/mux/io_o_delta_wt_6_5_payload}} {{/tb/dut/conv/mux/io_o_delta_wt_6_6_valid}} {{/tb/dut/conv/mux/io_o_delta_wt_6_6_ready}} {{/tb/dut/conv/mux/io_o_delta_wt_6_6_payload}} {{/tb/dut/conv/mux/io_o_delta_wt_6_7_valid}} {{/tb/dut/conv/mux/io_o_delta_wt_6_7_ready}} {{/tb/dut/conv/mux/io_o_delta_wt_6_7_payload}} {{/tb/dut/conv/mux/io_o_delta_wt_7_0_valid}} {{/tb/dut/conv/mux/io_o_delta_wt_7_0_ready}} {{/tb/dut/conv/mux/io_o_delta_wt_7_0_payload}} {{/tb/dut/conv/mux/io_o_delta_wt_7_1_valid}} {{/tb/dut/conv/mux/io_o_delta_wt_7_1_ready}} {{/tb/dut/conv/mux/io_o_delta_wt_7_1_payload}} {{/tb/dut/conv/mux/io_o_delta_wt_7_2_valid}} {{/tb/dut/conv/mux/io_o_delta_wt_7_2_ready}} {{/tb/dut/conv/mux/io_o_delta_wt_7_2_payload}} {{/tb/dut/conv/mux/io_o_delta_wt_7_3_valid}} {{/tb/dut/conv/mux/io_o_delta_wt_7_3_ready}} {{/tb/dut/conv/mux/io_o_delta_wt_7_3_payload}} {{/tb/dut/conv/mux/io_o_delta_wt_7_4_valid}} {{/tb/dut/conv/mux/io_o_delta_wt_7_4_ready}} {{/tb/dut/conv/mux/io_o_delta_wt_7_4_payload}} {{/tb/dut/conv/mux/io_o_delta_wt_7_5_valid}} {{/tb/dut/conv/mux/io_o_delta_wt_7_5_ready}} {{/tb/dut/conv/mux/io_o_delta_wt_7_5_payload}} {{/tb/dut/conv/mux/io_o_delta_wt_7_6_valid}} {{/tb/dut/conv/mux/io_o_delta_wt_7_6_ready}} {{/tb/dut/conv/mux/io_o_delta_wt_7_6_payload}} {{/tb/dut/conv/mux/io_o_delta_wt_7_7_valid}} {{/tb/dut/conv/mux/io_o_delta_wt_7_7_ready}} {{/tb/dut/conv/mux/io_o_delta_wt_7_7_payload}} {{/tb/dut/conv/mux/io_o_sigma_0_0_valid}} {{/tb/dut/conv/mux/io_o_sigma_0_0_ready}} {{/tb/dut/conv/mux/io_o_sigma_0_0_payload}} {{/tb/dut/conv/mux/io_o_sigma_0_1_valid}} {{/tb/dut/conv/mux/io_o_sigma_0_1_ready}} {{/tb/dut/conv/mux/io_o_sigma_0_1_payload}} {{/tb/dut/conv/mux/io_o_sigma_0_2_valid}} {{/tb/dut/conv/mux/io_o_sigma_0_2_ready}} {{/tb/dut/conv/mux/io_o_sigma_0_2_payload}} {{/tb/dut/conv/mux/io_o_sigma_0_3_valid}} {{/tb/dut/conv/mux/io_o_sigma_0_3_ready}} {{/tb/dut/conv/mux/io_o_sigma_0_3_payload}} {{/tb/dut/conv/mux/io_o_sigma_0_4_valid}} {{/tb/dut/conv/mux/io_o_sigma_0_4_ready}} {{/tb/dut/conv/mux/io_o_sigma_0_4_payload}} {{/tb/dut/conv/mux/io_o_sigma_0_5_valid}} {{/tb/dut/conv/mux/io_o_sigma_0_5_ready}} {{/tb/dut/conv/mux/io_o_sigma_0_5_payload}} {{/tb/dut/conv/mux/io_o_sigma_0_6_valid}} {{/tb/dut/conv/mux/io_o_sigma_0_6_ready}} {{/tb/dut/conv/mux/io_o_sigma_0_6_payload}} {{/tb/dut/conv/mux/io_o_sigma_0_7_valid}} {{/tb/dut/conv/mux/io_o_sigma_0_7_ready}} {{/tb/dut/conv/mux/io_o_sigma_0_7_payload}} {{/tb/dut/conv/mux/io_o_sigma_1_0_valid}} {{/tb/dut/conv/mux/io_o_sigma_1_0_ready}} {{/tb/dut/conv/mux/io_o_sigma_1_0_payload}} {{/tb/dut/conv/mux/io_o_sigma_1_1_valid}} {{/tb/dut/conv/mux/io_o_sigma_1_1_ready}} {{/tb/dut/conv/mux/io_o_sigma_1_1_payload}} {{/tb/dut/conv/mux/io_o_sigma_1_2_valid}} {{/tb/dut/conv/mux/io_o_sigma_1_2_ready}} {{/tb/dut/conv/mux/io_o_sigma_1_2_payload}} {{/tb/dut/conv/mux/io_o_sigma_1_3_valid}} {{/tb/dut/conv/mux/io_o_sigma_1_3_ready}} {{/tb/dut/conv/mux/io_o_sigma_1_3_payload}} {{/tb/dut/conv/mux/io_o_sigma_1_4_valid}} {{/tb/dut/conv/mux/io_o_sigma_1_4_ready}} {{/tb/dut/conv/mux/io_o_sigma_1_4_payload}} {{/tb/dut/conv/mux/io_o_sigma_1_5_valid}} {{/tb/dut/conv/mux/io_o_sigma_1_5_ready}} {{/tb/dut/conv/mux/io_o_sigma_1_5_payload}} {{/tb/dut/conv/mux/io_o_sigma_1_6_valid}} {{/tb/dut/conv/mux/io_o_sigma_1_6_ready}} {{/tb/dut/conv/mux/io_o_sigma_1_6_payload}} {{/tb/dut/conv/mux/io_o_sigma_1_7_valid}} {{/tb/dut/conv/mux/io_o_sigma_1_7_ready}} {{/tb/dut/conv/mux/io_o_sigma_1_7_payload}} {{/tb/dut/conv/mux/io_o_sigma_2_0_valid}} {{/tb/dut/conv/mux/io_o_sigma_2_0_ready}} {{/tb/dut/conv/mux/io_o_sigma_2_0_payload}} {{/tb/dut/conv/mux/io_o_sigma_2_1_valid}} {{/tb/dut/conv/mux/io_o_sigma_2_1_ready}} {{/tb/dut/conv/mux/io_o_sigma_2_1_payload}} {{/tb/dut/conv/mux/io_o_sigma_2_2_valid}} {{/tb/dut/conv/mux/io_o_sigma_2_2_ready}} {{/tb/dut/conv/mux/io_o_sigma_2_2_payload}} {{/tb/dut/conv/mux/io_o_sigma_2_3_valid}} {{/tb/dut/conv/mux/io_o_sigma_2_3_ready}} {{/tb/dut/conv/mux/io_o_sigma_2_3_payload}} {{/tb/dut/conv/mux/io_o_sigma_2_4_valid}} {{/tb/dut/conv/mux/io_o_sigma_2_4_ready}} {{/tb/dut/conv/mux/io_o_sigma_2_4_payload}} {{/tb/dut/conv/mux/io_o_sigma_2_5_valid}} {{/tb/dut/conv/mux/io_o_sigma_2_5_ready}} {{/tb/dut/conv/mux/io_o_sigma_2_5_payload}} {{/tb/dut/conv/mux/io_o_sigma_2_6_valid}} {{/tb/dut/conv/mux/io_o_sigma_2_6_ready}} {{/tb/dut/conv/mux/io_o_sigma_2_6_payload}} {{/tb/dut/conv/mux/io_o_sigma_2_7_valid}} {{/tb/dut/conv/mux/io_o_sigma_2_7_ready}} {{/tb/dut/conv/mux/io_o_sigma_2_7_payload}} {{/tb/dut/conv/mux/io_o_sigma_3_0_valid}} {{/tb/dut/conv/mux/io_o_sigma_3_0_ready}} {{/tb/dut/conv/mux/io_o_sigma_3_0_payload}} {{/tb/dut/conv/mux/io_o_sigma_3_1_valid}} {{/tb/dut/conv/mux/io_o_sigma_3_1_ready}} {{/tb/dut/conv/mux/io_o_sigma_3_1_payload}} {{/tb/dut/conv/mux/io_o_sigma_3_2_valid}} {{/tb/dut/conv/mux/io_o_sigma_3_2_ready}} {{/tb/dut/conv/mux/io_o_sigma_3_2_payload}} {{/tb/dut/conv/mux/io_o_sigma_3_3_valid}} {{/tb/dut/conv/mux/io_o_sigma_3_3_ready}} {{/tb/dut/conv/mux/io_o_sigma_3_3_payload}} {{/tb/dut/conv/mux/io_o_sigma_3_4_valid}} {{/tb/dut/conv/mux/io_o_sigma_3_4_ready}} {{/tb/dut/conv/mux/io_o_sigma_3_4_payload}} {{/tb/dut/conv/mux/io_o_sigma_3_5_valid}} {{/tb/dut/conv/mux/io_o_sigma_3_5_ready}} {{/tb/dut/conv/mux/io_o_sigma_3_5_payload}} {{/tb/dut/conv/mux/io_o_sigma_3_6_valid}} {{/tb/dut/conv/mux/io_o_sigma_3_6_ready}} {{/tb/dut/conv/mux/io_o_sigma_3_6_payload}} {{/tb/dut/conv/mux/io_o_sigma_3_7_valid}} {{/tb/dut/conv/mux/io_o_sigma_3_7_ready}} {{/tb/dut/conv/mux/io_o_sigma_3_7_payload}} {{/tb/dut/conv/mux/io_o_sigma_4_0_valid}} {{/tb/dut/conv/mux/io_o_sigma_4_0_ready}} {{/tb/dut/conv/mux/io_o_sigma_4_0_payload}} {{/tb/dut/conv/mux/io_o_sigma_4_1_valid}} {{/tb/dut/conv/mux/io_o_sigma_4_1_ready}} {{/tb/dut/conv/mux/io_o_sigma_4_1_payload}} {{/tb/dut/conv/mux/io_o_sigma_4_2_valid}} {{/tb/dut/conv/mux/io_o_sigma_4_2_ready}} {{/tb/dut/conv/mux/io_o_sigma_4_2_payload}} {{/tb/dut/conv/mux/io_o_sigma_4_3_valid}} {{/tb/dut/conv/mux/io_o_sigma_4_3_ready}} {{/tb/dut/conv/mux/io_o_sigma_4_3_payload}} {{/tb/dut/conv/mux/io_o_sigma_4_4_valid}} {{/tb/dut/conv/mux/io_o_sigma_4_4_ready}} {{/tb/dut/conv/mux/io_o_sigma_4_4_payload}} {{/tb/dut/conv/mux/io_o_sigma_4_5_valid}} {{/tb/dut/conv/mux/io_o_sigma_4_5_ready}} {{/tb/dut/conv/mux/io_o_sigma_4_5_payload}} {{/tb/dut/conv/mux/io_o_sigma_4_6_valid}} {{/tb/dut/conv/mux/io_o_sigma_4_6_ready}} {{/tb/dut/conv/mux/io_o_sigma_4_6_payload}} {{/tb/dut/conv/mux/io_o_sigma_4_7_valid}} {{/tb/dut/conv/mux/io_o_sigma_4_7_ready}} {{/tb/dut/conv/mux/io_o_sigma_4_7_payload}} {{/tb/dut/conv/mux/io_o_sigma_5_0_valid}} {{/tb/dut/conv/mux/io_o_sigma_5_0_ready}} {{/tb/dut/conv/mux/io_o_sigma_5_0_payload}} {{/tb/dut/conv/mux/io_o_sigma_5_1_valid}} {{/tb/dut/conv/mux/io_o_sigma_5_1_ready}} {{/tb/dut/conv/mux/io_o_sigma_5_1_payload}} {{/tb/dut/conv/mux/io_o_sigma_5_2_valid}} {{/tb/dut/conv/mux/io_o_sigma_5_2_ready}} {{/tb/dut/conv/mux/io_o_sigma_5_2_payload}} {{/tb/dut/conv/mux/io_o_sigma_5_3_valid}} {{/tb/dut/conv/mux/io_o_sigma_5_3_ready}} {{/tb/dut/conv/mux/io_o_sigma_5_3_payload}} {{/tb/dut/conv/mux/io_o_sigma_5_4_valid}} {{/tb/dut/conv/mux/io_o_sigma_5_4_ready}} {{/tb/dut/conv/mux/io_o_sigma_5_4_payload}} {{/tb/dut/conv/mux/io_o_sigma_5_5_valid}} {{/tb/dut/conv/mux/io_o_sigma_5_5_ready}} {{/tb/dut/conv/mux/io_o_sigma_5_5_payload}} {{/tb/dut/conv/mux/io_o_sigma_5_6_valid}} {{/tb/dut/conv/mux/io_o_sigma_5_6_ready}} {{/tb/dut/conv/mux/io_o_sigma_5_6_payload}} {{/tb/dut/conv/mux/io_o_sigma_5_7_valid}} {{/tb/dut/conv/mux/io_o_sigma_5_7_ready}} {{/tb/dut/conv/mux/io_o_sigma_5_7_payload}} {{/tb/dut/conv/mux/io_o_sigma_6_0_valid}} {{/tb/dut/conv/mux/io_o_sigma_6_0_ready}} {{/tb/dut/conv/mux/io_o_sigma_6_0_payload}} {{/tb/dut/conv/mux/io_o_sigma_6_1_valid}} {{/tb/dut/conv/mux/io_o_sigma_6_1_ready}} {{/tb/dut/conv/mux/io_o_sigma_6_1_payload}} {{/tb/dut/conv/mux/io_o_sigma_6_2_valid}} {{/tb/dut/conv/mux/io_o_sigma_6_2_ready}} {{/tb/dut/conv/mux/io_o_sigma_6_2_payload}} {{/tb/dut/conv/mux/io_o_sigma_6_3_valid}} {{/tb/dut/conv/mux/io_o_sigma_6_3_ready}} {{/tb/dut/conv/mux/io_o_sigma_6_3_payload}} {{/tb/dut/conv/mux/io_o_sigma_6_4_valid}} {{/tb/dut/conv/mux/io_o_sigma_6_4_ready}} {{/tb/dut/conv/mux/io_o_sigma_6_4_payload}} {{/tb/dut/conv/mux/io_o_sigma_6_5_valid}} {{/tb/dut/conv/mux/io_o_sigma_6_5_ready}} {{/tb/dut/conv/mux/io_o_sigma_6_5_payload}} {{/tb/dut/conv/mux/io_o_sigma_6_6_valid}} {{/tb/dut/conv/mux/io_o_sigma_6_6_ready}} {{/tb/dut/conv/mux/io_o_sigma_6_6_payload}} {{/tb/dut/conv/mux/io_o_sigma_6_7_valid}} {{/tb/dut/conv/mux/io_o_sigma_6_7_ready}} {{/tb/dut/conv/mux/io_o_sigma_6_7_payload}} {{/tb/dut/conv/mux/io_o_sigma_7_0_valid}} {{/tb/dut/conv/mux/io_o_sigma_7_0_ready}} {{/tb/dut/conv/mux/io_o_sigma_7_0_payload}} {{/tb/dut/conv/mux/io_o_sigma_7_1_valid}} {{/tb/dut/conv/mux/io_o_sigma_7_1_ready}} {{/tb/dut/conv/mux/io_o_sigma_7_1_payload}} {{/tb/dut/conv/mux/io_o_sigma_7_2_valid}} {{/tb/dut/conv/mux/io_o_sigma_7_2_ready}} {{/tb/dut/conv/mux/io_o_sigma_7_2_payload}} {{/tb/dut/conv/mux/io_o_sigma_7_3_valid}} {{/tb/dut/conv/mux/io_o_sigma_7_3_ready}} {{/tb/dut/conv/mux/io_o_sigma_7_3_payload}} {{/tb/dut/conv/mux/io_o_sigma_7_4_valid}} {{/tb/dut/conv/mux/io_o_sigma_7_4_ready}} {{/tb/dut/conv/mux/io_o_sigma_7_4_payload}} {{/tb/dut/conv/mux/io_o_sigma_7_5_valid}} {{/tb/dut/conv/mux/io_o_sigma_7_5_ready}} {{/tb/dut/conv/mux/io_o_sigma_7_5_payload}} {{/tb/dut/conv/mux/io_o_sigma_7_6_valid}} {{/tb/dut/conv/mux/io_o_sigma_7_6_ready}} {{/tb/dut/conv/mux/io_o_sigma_7_6_payload}} {{/tb/dut/conv/mux/io_o_sigma_7_7_valid}} {{/tb/dut/conv/mux/io_o_sigma_7_7_ready}} {{/tb/dut/conv/mux/io_o_sigma_7_7_payload}} {{/tb/dut/conv/mux/clk}} {{/tb/dut/conv/mux/reset}} {{/tb/dut/conv/mux/temp_0_0}} {{/tb/dut/conv/mux/temp_0_1}} {{/tb/dut/conv/mux/temp_0_2}} {{/tb/dut/conv/mux/temp_0_3}} {{/tb/dut/conv/mux/temp_0_4}} {{/tb/dut/conv/mux/temp_0_5}} {{/tb/dut/conv/mux/temp_0_6}} {{/tb/dut/conv/mux/temp_0_7}} {{/tb/dut/conv/mux/temp_1_0}} {{/tb/dut/conv/mux/temp_1_1}} {{/tb/dut/conv/mux/temp_1_2}} {{/tb/dut/conv/mux/temp_1_3}} {{/tb/dut/conv/mux/temp_1_4}} {{/tb/dut/conv/mux/temp_1_5}} {{/tb/dut/conv/mux/temp_1_6}} {{/tb/dut/conv/mux/temp_1_7}} {{/tb/dut/conv/mux/temp_2_0}} {{/tb/dut/conv/mux/temp_2_1}} {{/tb/dut/conv/mux/temp_2_2}} {{/tb/dut/conv/mux/temp_2_3}} {{/tb/dut/conv/mux/temp_2_4}} {{/tb/dut/conv/mux/temp_2_5}} {{/tb/dut/conv/mux/temp_2_6}} {{/tb/dut/conv/mux/temp_2_7}} {{/tb/dut/conv/mux/temp_3_0}} {{/tb/dut/conv/mux/temp_3_1}} {{/tb/dut/conv/mux/temp_3_2}} {{/tb/dut/conv/mux/temp_3_3}} {{/tb/dut/conv/mux/temp_3_4}} {{/tb/dut/conv/mux/temp_3_5}} {{/tb/dut/conv/mux/temp_3_6}} {{/tb/dut/conv/mux/temp_3_7}} {{/tb/dut/conv/mux/temp_4_0}} {{/tb/dut/conv/mux/temp_4_1}} {{/tb/dut/conv/mux/temp_4_2}} {{/tb/dut/conv/mux/temp_4_3}} {{/tb/dut/conv/mux/temp_4_4}} {{/tb/dut/conv/mux/temp_4_5}} {{/tb/dut/conv/mux/temp_4_6}} {{/tb/dut/conv/mux/temp_4_7}} {{/tb/dut/conv/mux/temp_5_0}} {{/tb/dut/conv/mux/temp_5_1}} {{/tb/dut/conv/mux/temp_5_2}} {{/tb/dut/conv/mux/temp_5_3}} {{/tb/dut/conv/mux/temp_5_4}} {{/tb/dut/conv/mux/temp_5_5}} {{/tb/dut/conv/mux/temp_5_6}} {{/tb/dut/conv/mux/temp_5_7}} {{/tb/dut/conv/mux/temp_6_0}} {{/tb/dut/conv/mux/temp_6_1}} {{/tb/dut/conv/mux/temp_6_2}} {{/tb/dut/conv/mux/temp_6_3}} {{/tb/dut/conv/mux/temp_6_4}} {{/tb/dut/conv/mux/temp_6_5}} {{/tb/dut/conv/mux/temp_6_6}} {{/tb/dut/conv/mux/temp_6_7}} {{/tb/dut/conv/mux/temp_7_0}} {{/tb/dut/conv/mux/temp_7_1}} {{/tb/dut/conv/mux/temp_7_2}} {{/tb/dut/conv/mux/temp_7_3}} {{/tb/dut/conv/mux/temp_7_4}} {{/tb/dut/conv/mux/temp_7_5}} {{/tb/dut/conv/mux/temp_7_6}} {{/tb/dut/conv/mux/temp_7_7}} {{/tb/dut/conv/mux/indata_ready}} {{/tb/dut/conv/mux/o_delta_wt_ready}} {{/tb/dut/conv/mux/o_sigma_ready}} {{/tb/dut/conv/mux/indata_valid}} {{/tb/dut/conv/mux/o_delta_wt_valid}} {{/tb/dut/conv/mux/o_sigma_valid}} {{/tb/dut/conv/mux/w_indata_valid_0}} {{/tb/dut/conv/mux/w_indata_valid_1}} {{/tb/dut/conv/mux/w_indata_valid_2}} {{/tb/dut/conv/mux/w_indata_valid_3}} {{/tb/dut/conv/mux/w_indata_valid_4}} {{/tb/dut/conv/mux/w_indata_valid_5}} {{/tb/dut/conv/mux/w_indata_valid_6}} {{/tb/dut/conv/mux/w_indata_valid_7}} {{/tb/dut/conv/mux/w_o_delta_wt_ready_0}} {{/tb/dut/conv/mux/w_o_delta_wt_ready_1}} {{/tb/dut/conv/mux/w_o_delta_wt_ready_2}} {{/tb/dut/conv/mux/w_o_delta_wt_ready_3}} {{/tb/dut/conv/mux/w_o_delta_wt_ready_4}} {{/tb/dut/conv/mux/w_o_delta_wt_ready_5}} {{/tb/dut/conv/mux/w_o_delta_wt_ready_6}} {{/tb/dut/conv/mux/w_o_delta_wt_ready_7}} {{/tb/dut/conv/mux/w_o_sigma_ready_0}} {{/tb/dut/conv/mux/w_o_sigma_ready_1}} {{/tb/dut/conv/mux/w_o_sigma_ready_2}} {{/tb/dut/conv/mux/w_o_sigma_ready_3}} {{/tb/dut/conv/mux/w_o_sigma_ready_4}} {{/tb/dut/conv/mux/w_o_sigma_ready_5}} {{/tb/dut/conv/mux/w_o_sigma_ready_6}} {{/tb/dut/conv/mux/w_o_sigma_ready_7}} {{/tb/dut/conv/mux/mux_fsm_wantExit}} {{/tb/dut/conv/mux/mux_fsm_wantStart}} {{/tb/dut/conv/mux/mux_fsm_wantKill}} {{/tb/dut/conv/mux/mux_fsm_stateReg}} {{/tb/dut/conv/mux/mux_fsm_stateNext}} {{/tb/dut/conv/mux/when_conv_mux_l83}} {{/tb/dut/conv/mux/when_conv_mux_l92}} {{/tb/dut/conv/mux/when_conv_mux_l103}} {{/tb/dut/conv/mux/when_conv_mux_l110}} {{/tb/dut/conv/mux/mux_fsm_stateReg_string}} {{/tb/dut/conv/mux/mux_fsm_stateNext_string}} 
run all
restart
restart
run 15 us
current_wave_config {tb_behav.wcfg}
add_wave {{/tb/dut/conv/conv_core/mac_acc_atom_0/mac_0/io_ina_valid}} {{/tb/dut/conv/conv_core/mac_acc_atom_0/mac_0/io_ina_ready}} {{/tb/dut/conv/conv_core/mac_acc_atom_0/mac_0/io_ina_payload}} {{/tb/dut/conv/conv_core/mac_acc_atom_0/mac_0/io_inb_valid}} {{/tb/dut/conv/conv_core/mac_acc_atom_0/mac_0/io_inb_ready}} {{/tb/dut/conv/conv_core/mac_acc_atom_0/mac_0/io_inb_payload}} {{/tb/dut/conv/conv_core/mac_acc_atom_0/mac_0/io_out_valid}} {{/tb/dut/conv/conv_core/mac_acc_atom_0/mac_0/io_out_ready}} {{/tb/dut/conv/conv_core/mac_acc_atom_0/mac_0/io_out_payload}} {{/tb/dut/conv/conv_core/mac_acc_atom_0/mac_0/io_acc_enable}} {{/tb/dut/conv/conv_core/mac_acc_atom_0/mac_0/io_par_acc_cnt}} {{/tb/dut/conv/conv_core/mac_acc_atom_0/mac_0/clk}} {{/tb/dut/conv/conv_core/mac_acc_atom_0/mac_0/reset}} 
current_wave_config {tb_behav.wcfg}
add_wave {{/tb/dut/conv/conv_core/mac_acc_atom_0/mac_0/multi/ina_valid}} {{/tb/dut/conv/conv_core/mac_acc_atom_0/mac_0/multi/ina_ready}} {{/tb/dut/conv/conv_core/mac_acc_atom_0/mac_0/multi/ina_payload}} {{/tb/dut/conv/conv_core/mac_acc_atom_0/mac_0/multi/inb_valid}} {{/tb/dut/conv/conv_core/mac_acc_atom_0/mac_0/multi/inb_ready}} {{/tb/dut/conv/conv_core/mac_acc_atom_0/mac_0/multi/inb_payload}} {{/tb/dut/conv/conv_core/mac_acc_atom_0/mac_0/multi/out_valid}} {{/tb/dut/conv/conv_core/mac_acc_atom_0/mac_0/multi/out_ready}} {{/tb/dut/conv/conv_core/mac_acc_atom_0/mac_0/multi/out_payload}} {{/tb/dut/conv/conv_core/mac_acc_atom_0/mac_0/multi/clk}} 
current_wave_config {tb_behav.wcfg}
add_wave {{/tb/dut/conv/conv_core/mac_acc_atom_0/mac_0/acc/ina_valid}} {{/tb/dut/conv/conv_core/mac_acc_atom_0/mac_0/acc/ina_ready}} {{/tb/dut/conv/conv_core/mac_acc_atom_0/mac_0/acc/ina_payload}} {{/tb/dut/conv/conv_core/mac_acc_atom_0/mac_0/acc/out_valid}} {{/tb/dut/conv/conv_core/mac_acc_atom_0/mac_0/acc/out_ready}} {{/tb/dut/conv/conv_core/mac_acc_atom_0/mac_0/acc/out_payload}} {{/tb/dut/conv/conv_core/mac_acc_atom_0/mac_0/acc/par_acc_cnt}} {{/tb/dut/conv/conv_core/mac_acc_atom_0/mac_0/acc/acc_enable}} {{/tb/dut/conv/conv_core/mac_acc_atom_0/mac_0/acc/clk}} {{/tb/dut/conv/conv_core/mac_acc_atom_0/mac_0/acc/reset}} 
