Repositry for 5 stage riscv pipelined processor, based on RV32I ISA

![uArch][def]

[def]: uArch.png
