Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Tue Apr  2 16:27:53 2019
| Host         : agazorPC running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file base_zynq_wrapper_control_sets_placed.rpt
| Design       : base_zynq_wrapper
| Device       : xc7z020
----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    86 |
| Unused register locations in slices containing registers |   174 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            1 |
|      4 |            1 |
|      8 |           26 |
|     10 |            1 |
|     12 |            3 |
|    16+ |           54 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             346 |           52 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             362 |           59 |
| Yes          | No                    | No                     |             968 |          131 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             854 |          134 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                   Clock Signal                   |                                                                                              Enable Signal                                                                                              |                                                                     Set/Reset Signal                                                                    | Slice Load Count | Bel Load Count |
+--------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/push                                        |                                                                                                                                                         |                1 |              2 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                        |                                                                                                                                                         |                1 |              4 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                         | base_zynq_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                           |                1 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                         | base_zynq_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                      |                1 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/E[0]                                                   | base_zynq_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/E[0]                                                                                            | base_zynq_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.accept_cnt_reg[3][0]                 | base_zynq_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt_reg[50][0]                | base_zynq_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt_reg[2][0]                 | base_zynq_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt_reg[26][0]                 | base_zynq_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                  | base_zynq_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/areset_d1                  |                2 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                         | base_zynq_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg_0                           |                2 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt_reg[2][0]                  | base_zynq_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt_reg[34][0]                 | base_zynq_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                   | base_zynq_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                      |                1 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt_reg[18][0]                 | base_zynq_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                     | base_zynq_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                        |                1 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt_reg[10][0]                 | base_zynq_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/E[0]                                                  | base_zynq_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt_reg[18][0]                | base_zynq_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt_reg[42][0]                | base_zynq_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt_reg[10][0]                | base_zynq_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/E[0]                                                                                                                      | base_zynq_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt_reg[50][0]                 | base_zynq_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt_reg[26][0]                | base_zynq_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt_reg[58][0]                | base_zynq_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.accept_cnt_reg[3][0]                  | base_zynq_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt_reg[58][0]                 | base_zynq_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              8 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                         | base_zynq_i/rst_ps7_0_50M/U0/EXT_LPF/lpf_int                                                                                                            |                3 |             10 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                         | base_zynq_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/p_1_in                                          |                3 |             12 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                         | base_zynq_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/m_valid_i_reg_0                                 |                2 |             12 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/rst_ps7_0_50M/U0/SEQ/seq_cnt_en                                                                                                                                                             | base_zynq_i/rst_ps7_0_50M/U0/SEQ/SEQ_COUNTER/clear                                                                                                      |                1 |             12 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                         | base_zynq_i/axi_gpio_0/U0/gpio_core_1/Read_Reg_Rst__0                                                                                                   |                2 |             16 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                             | base_zynq_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                      |                5 |             16 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_0                                                                            | base_zynq_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                3 |             16 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                 | base_zynq_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                             |                2 |             16 |
|  base_zynq_i/top1_diego_0/U0/led_c/dut/done      |                                                                                                                                                                                                         |                                                                                                                                                         |                1 |             16 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                              | base_zynq_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                      |                2 |             18 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                           |                                                                                                                                                         |                4 |             24 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/E[0]                                                                                                                      | base_zynq_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                4 |             24 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.s_axi_bid_i[11]_i_1_n_0                                                                        | base_zynq_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |             24 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/b.b_pipe/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/chosen40_in |                                                                                                                                                         |                4 |             24 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_incr_reg[0][0]                                                          |                                                                                                                                                         |                2 |             24 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                           |                                                                                                                                                         |                5 |             24 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0][0]                                                          |                                                                                                                                                         |                3 |             24 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_0                                                              | base_zynq_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                3 |             26 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_2                                                              | base_zynq_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                3 |             26 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_4                                                               | base_zynq_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                4 |             26 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_1                                                              | base_zynq_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                3 |             26 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_5                                                              | base_zynq_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                5 |             26 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_6                                                              | base_zynq_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                4 |             26 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_7                                                              | base_zynq_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                5 |             26 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_3                                                               | base_zynq_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                4 |             26 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_6                                                               | base_zynq_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                3 |             26 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_7                                                               | base_zynq_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                4 |             26 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_1                                                               | base_zynq_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                4 |             26 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_2                                                               | base_zynq_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                3 |             26 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_4                                                              | base_zynq_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                5 |             26 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_5                                                               | base_zynq_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                3 |             26 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_3                                                              | base_zynq_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |             26 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                     |                                                                                                                                                         |                4 |             26 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/m_payload_i_reg[34][0]                                 |                                                                                                                                                         |                4 |             26 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/skid_buffer_reg[34]_0                                                                           |                                                                                                                                                         |                3 |             26 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_0                                                               | base_zynq_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                3 |             26 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[0]_0                                                                        |                                                                                                                                                         |                3 |             28 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/chosen41_in |                                                                                                                                                         |                2 |             28 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                      |                                                                                                                                                         |                2 |             28 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0]                                                             |                                                                                                                                                         |                3 |             32 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                         | base_zynq_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                      |                8 |             48 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[11][0]                                                         |                                                                                                                                                         |                8 |             48 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_wrap_reg[11]_0[0]                                                       |                                                                                                                                                         |                9 |             48 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                         | base_zynq_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |               15 |             56 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/p_1_in                                                                                                                    | base_zynq_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |               14 |             64 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/p_1_in                                                                                                                    | base_zynq_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |               13 |             64 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                        |                                                                                                                                                         |                9 |             64 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_axi_arready                                                                             |                                                                                                                                                         |                7 |             64 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_axi_awready                                                                             |                                                                                                                                                         |                9 |             64 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0][0]                                                          |                                                                                                                                                         |                7 |             64 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0]_0[0]                                                        |                                                                                                                                                         |                8 |             64 |
|  base_zynq_i/top1_diego_0/U0/led_c/dut/done      |                                                                                                                                                                                                         | base_zynq_i/top1_diego_0/U0/led_c/clear                                                                                                                 |                8 |             64 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/m_axi_rready[0]                                                                                 |                                                                                                                                                         |               15 |             90 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[0]_0                                                                        |                                                                                                                                                         |               12 |             90 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                      |                                                                                                                                                         |               10 |             90 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/p_1_in_0                                                                                        |                                                                                                                                                         |               14 |             90 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                         | base_zynq_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                   |               14 |            120 |
|  base_zynq_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                         |                                                                                                                                                         |               52 |            332 |
+--------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


