// Seed: 401212530
module module_0 ();
  reg id_1;
  always @(id_1) begin
    id_1 = new[1] (id_1 - 1);
    #1 begin
      id_1 <= 1;
      id_1 <= #1 1;
    end
  end
  wor  id_3 = 1;
  wire id_4;
endmodule
module module_1;
  id_2(
      .id_0(1), .id_1(id_1), .id_2(1'd0), .id_3(id_1[1])
  ); module_0();
  assign id_1[1] = {1, 1};
endmodule
