<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.0 Transitional//EN">
<html>
<head>
    <meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
    <title>Nut/OS API</title>
    <link href="nut_en.css" rel="stylesheet" type="text/css">
</head>
<body bgcolor="#ffffff">
<!-- Generated by Doxygen 1.4.4 -->
<div class="qindex"><a class="qindex" href="main.html">Main&nbsp;Page</a> | <a class="qindex" href="modules.html">Modules</a> | <a class="qindex" href="classes.html">Alphabetical&nbsp;List</a> | <a class="qindex" href="annotated.html">Data&nbsp;Structures</a> | <a class="qindex" href="dirs.html">Directories</a> | <a class="qindex" href="files.html">File&nbsp;List</a> | <a class="qindex" href="functions.html">Data&nbsp;Fields</a> | <a class="qindex" href="globals.html">Globals</a> | <a class="qindex" href="pages.html">Related&nbsp;Pages</a> | <a class="qindex" href="examples.html">Examples</a></div>
<h1>Ethernut Hardware<br>
<small>
[<a class="el" href="group__xgDriver.html">Device Driver API.</a>,&nbsp;<a class="el" href="group__xgHardware.html">Hardware Layout</a>]</small>
</h1>
<p>
Collaboration diagram for Ethernut Hardware:<center><table><tr><td><img src="group__xgEthernutCfg.png" border="0" alt="" usemap="#group____xgEthernutCfg_map">
<map name="group____xgEthernutCfg_map">
<area href="group__xgDriver.html" shape="rect" coords="17,6,129,27" alt="">
<area href="group__xgHardware.html" shape="rect" coords="20,51,127,72" alt="">
</map></td></tr></table></center>
<hr><a name="_details"></a><h2>Detailed Description</h2>
Ethernut internal I/O port usage. 
<p>

<p>
<table border="0" cellpadding="0" cellspacing="0">
<tr><td></td></tr>
<tr><td colspan="2"><br><h2>Defines</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xgEthernutCfg.html#ga0">RTL_RESET_PORT</a>&nbsp;&nbsp;&nbsp;PORTE</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xgEthernutCfg.html#ga1">RTL_RESET_DDR</a>&nbsp;&nbsp;&nbsp;DDRE</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xgEthernutCfg.html#ga2">RTL_RESET_BIT</a>&nbsp;&nbsp;&nbsp;4</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">RTL8019AS hardware reset input.  <a href="#ga2"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xgEthernutCfg.html#ga3">RTL_SIGNAL_PORT</a>&nbsp;&nbsp;&nbsp;PORTE</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xgEthernutCfg.html#ga4">RTL_SIGNAL_PIN</a>&nbsp;&nbsp;&nbsp;PINE</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xgEthernutCfg.html#ga5">RTL_SIGNAL_DDR</a>&nbsp;&nbsp;&nbsp;DDRE</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="ga6"></a><!-- doxytag: member="xgEthernutCfg::RTL_SIGNAL" ref="ga6" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xgEthernutCfg.html#ga6">RTL_SIGNAL</a>&nbsp;&nbsp;&nbsp;sig_INTERRUPT5</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Interrupt signal handler of <a class="el" href="group__xgEthernutCfg.html#ga7">RTL_SIGNAL_BIT</a>. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="ga7"></a><!-- doxytag: member="xgEthernutCfg::RTL_SIGNAL_BIT" ref="ga7" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xgEthernutCfg.html#ga7">RTL_SIGNAL_BIT</a>&nbsp;&nbsp;&nbsp;5</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Interrupt signal bit for Ethernut 1.x Ethernet controller. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="ga8"></a><!-- doxytag: member="xgEthernutCfg::NIC_BASE" ref="ga8" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xgEthernutCfg.html#ga8">NIC_BASE</a>&nbsp;&nbsp;&nbsp;0xC000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Ethernut 2.x Ethernet controller base address. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xgEthernutCfg.html#ga9">LAN_SIGNAL_PORT</a>&nbsp;&nbsp;&nbsp;PORTE</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xgEthernutCfg.html#ga10">LAN_SIGNAL_PIN</a>&nbsp;&nbsp;&nbsp;PINE</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xgEthernutCfg.html#ga11">LAN_SIGNAL_DDR</a>&nbsp;&nbsp;&nbsp;DDRE</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="ga12"></a><!-- doxytag: member="xgEthernutCfg::LAN_SIGNAL" ref="ga12" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xgEthernutCfg.html#ga12">LAN_SIGNAL</a>&nbsp;&nbsp;&nbsp;sig_INTERRUPT5</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Interrupt signal handler of <a class="el" href="group__xgEthernutCfg.html#ga13">LAN_SIGNAL_BIT</a>. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="ga13"></a><!-- doxytag: member="xgEthernutCfg::LAN_SIGNAL_BIT" ref="ga13" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xgEthernutCfg.html#ga13">LAN_SIGNAL_BIT</a>&nbsp;&nbsp;&nbsp;5</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Interrupt signal bit for Ethernut 2.x Ethernet controller. <br></td></tr>
</table>
<hr><h2>Define Documentation</h2>
<a class="anchor" name="ga0"></a><!-- doxytag: member="ethernut.h::RTL_RESET_PORT" ref="ga0" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define RTL_RESET_PORT&nbsp;&nbsp;&nbsp;PORTE          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Port output register of <a class="el" href="group__xgEthernutCfg.html#ga2">RTL_RESET_BIT</a>.     </td>
  </tr>
</table>
<a class="anchor" name="ga1"></a><!-- doxytag: member="ethernut.h::RTL_RESET_DDR" ref="ga1" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define RTL_RESET_DDR&nbsp;&nbsp;&nbsp;DDRE          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Data direction register of <a class="el" href="group__xgEthernutCfg.html#ga2">RTL_RESET_BIT</a>.     </td>
  </tr>
</table>
<a class="anchor" name="ga2"></a><!-- doxytag: member="ethernut.h::RTL_RESET_BIT" ref="ga2" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define RTL_RESET_BIT&nbsp;&nbsp;&nbsp;4          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
RTL8019AS hardware reset input. 
<p>
Only used on version 1.0 and 1.1 boards.     </td>
  </tr>
</table>
<a class="anchor" name="ga3"></a><!-- doxytag: member="ethernut.h::RTL_SIGNAL_PORT" ref="ga3" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define RTL_SIGNAL_PORT&nbsp;&nbsp;&nbsp;PORTE          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Port output register of <a class="el" href="group__xgEthernutCfg.html#ga7">RTL_SIGNAL_BIT</a>.     </td>
  </tr>
</table>
<a class="anchor" name="ga4"></a><!-- doxytag: member="ethernut.h::RTL_SIGNAL_PIN" ref="ga4" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define RTL_SIGNAL_PIN&nbsp;&nbsp;&nbsp;PINE          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Port input register of <a class="el" href="group__xgEthernutCfg.html#ga7">RTL_SIGNAL_BIT</a>.     </td>
  </tr>
</table>
<a class="anchor" name="ga5"></a><!-- doxytag: member="ethernut.h::RTL_SIGNAL_DDR" ref="ga5" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define RTL_SIGNAL_DDR&nbsp;&nbsp;&nbsp;DDRE          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Data direction register of <a class="el" href="group__xgEthernutCfg.html#ga7">RTL_SIGNAL_BIT</a>.     </td>
  </tr>
</table>
<a class="anchor" name="ga9"></a><!-- doxytag: member="ethernut.h::LAN_SIGNAL_PORT" ref="ga9" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define LAN_SIGNAL_PORT&nbsp;&nbsp;&nbsp;PORTE          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Port output register of <a class="el" href="group__xgEthernutCfg.html#ga13">LAN_SIGNAL_BIT</a>.     </td>
  </tr>
</table>
<a class="anchor" name="ga10"></a><!-- doxytag: member="ethernut.h::LAN_SIGNAL_PIN" ref="ga10" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define LAN_SIGNAL_PIN&nbsp;&nbsp;&nbsp;PINE          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Port input register of <a class="el" href="group__xgEthernutCfg.html#ga13">LAN_SIGNAL_BIT</a>.     </td>
  </tr>
</table>
<a class="anchor" name="ga11"></a><!-- doxytag: member="ethernut.h::LAN_SIGNAL_DDR" ref="ga11" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define LAN_SIGNAL_DDR&nbsp;&nbsp;&nbsp;DDRE          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Data direction register of <a class="el" href="group__xgEthernutCfg.html#ga13">LAN_SIGNAL_BIT</a>.     </td>
  </tr>
</table>
<hr>
<address>
  <small>
    &copy;&nbsp;2000-2006 by egnite Software GmbH - 
    visit <a href="http://www.ethernut.de/">http://www.ethernut.de/</a>
  </small>
</address>
</body>
</html>
