Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date              : Thu Feb 13 20:37:43 2025
| Host              : ece-lnx-4511c running 64-bit Red Hat Enterprise Linux Server release 7.9 (Maipo)
| Command           : report_timing -max_paths 10 -file ./report/fir_timing_paths_synth.rpt
| Design            : bd_0_wrapper
| Device            : xczu48dr-ffvg1517
| Speed File        : -2  PRODUCTION 1.32 01-31-2021
| Design State      : Synthesized
| Temperature Grade : E
--------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             2.530ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/reg_14_reg_747_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.453ns  (logic 1.005ns (40.970%)  route 1.448ns (59.030%))
  Logic Levels:           10  (CARRY8=5 LUT2=2 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 5.021 - 5.000 ) 
    Source Clock Delay      (SCD):    0.028ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=666, unset)          0.028     0.028    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/reg_14_reg_747_reg[6]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     0.105 r  bd_0_i/hls_inst/inst/reg_14_reg_747_reg[6]/Q
                         net (fo=21, unplaced)        0.187     0.292    bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/Q[6]
                         LUT2 (Prop_LUT2_I1_O)        0.070     0.362 r  bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0[23]_i_80/O
                         net (fo=1, unplaced)         0.253     0.615    bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0[23]_i_80_n_0
                         CARRY8 (Prop_CARRY8_DI[0]_O[5])
                                                      0.208     0.823 r  bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0_reg[23]_i_46/O[5]
                         net (fo=4, unplaced)         0.153     0.976    bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0_reg[23]_i_46_n_10
                         LUT2 (Prop_LUT2_I0_O)        0.105     1.081 r  bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0[23]_i_45/O
                         net (fo=1, unplaced)         0.231     1.312    bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0[23]_i_45_n_0
                         CARRY8 (Prop_CARRY8_DI[5]_CO[7])
                                                      0.097     1.409 r  bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0_reg[23]_i_23/CO[7]
                         net (fo=1, unplaced)         0.005     1.414    bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0_reg[23]_i_23_n_0
                         CARRY8 (Prop_CARRY8_CI_O[0])
                                                      0.056     1.470 r  bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0_reg[31]_i_24/O[0]
                         net (fo=4, unplaced)         0.197     1.667    bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0_reg[31]_i_24_n_15
                         LUT3 (Prop_LUT3_I1_O)        0.038     1.705 r  bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0[23]_i_22/O
                         net (fo=2, unplaced)         0.185     1.890    bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0[23]_i_22_n_0
                         LUT5 (Prop_LUT5_I1_O)        0.038     1.928 r  bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0[23]_i_5/O
                         net (fo=2, unplaced)         0.185     2.113    bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0[23]_i_5_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.037     2.150 r  bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0[23]_i_13/O
                         net (fo=1, unplaced)         0.021     2.171    bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0[23]_i_13_n_0
                         CARRY8 (Prop_CARRY8_S[4]_CO[7])
                                                      0.163     2.334 r  bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0_reg[23]_i_1/CO[7]
                         net (fo=1, unplaced)         0.005     2.339    bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0_reg[23]_i_1_n_0
                         CARRY8 (Prop_CARRY8_CI_O[7])
                                                      0.116     2.455 r  bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0_reg[31]_i_1/O[7]
                         net (fo=1, unplaced)         0.026     2.481    bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/tmp_product[31]
                         FDRE                                         r  bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=666, unset)          0.021     5.021    bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0_reg[31]/C
                         clock pessimism              0.000     5.021    
                         clock uncertainty           -0.035     4.986    
                         FDRE (Setup_FDRE_C_D)        0.025     5.011    bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0_reg[31]
  -------------------------------------------------------------------
                         required time                          5.011    
                         arrival time                          -2.481    
  -------------------------------------------------------------------
                         slack                                  2.530    

Slack (MET) :             2.531ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/reg_14_reg_747_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.452ns  (logic 1.005ns (40.987%)  route 1.447ns (59.013%))
  Logic Levels:           10  (CARRY8=5 LUT2=2 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 5.021 - 5.000 ) 
    Source Clock Delay      (SCD):    0.028ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=666, unset)          0.028     0.028    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/reg_14_reg_747_reg[6]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     0.105 r  bd_0_i/hls_inst/inst/reg_14_reg_747_reg[6]/Q
                         net (fo=21, unplaced)        0.187     0.292    bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/Q[6]
                         LUT2 (Prop_LUT2_I1_O)        0.070     0.362 r  bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0[23]_i_80/O
                         net (fo=1, unplaced)         0.253     0.615    bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0[23]_i_80_n_0
                         CARRY8 (Prop_CARRY8_DI[0]_O[5])
                                                      0.208     0.823 r  bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0_reg[23]_i_46/O[5]
                         net (fo=4, unplaced)         0.153     0.976    bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0_reg[23]_i_46_n_10
                         LUT2 (Prop_LUT2_I0_O)        0.105     1.081 r  bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0[23]_i_45/O
                         net (fo=1, unplaced)         0.231     1.312    bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0[23]_i_45_n_0
                         CARRY8 (Prop_CARRY8_DI[5]_CO[7])
                                                      0.097     1.409 r  bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0_reg[23]_i_23/CO[7]
                         net (fo=1, unplaced)         0.005     1.414    bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0_reg[23]_i_23_n_0
                         CARRY8 (Prop_CARRY8_CI_O[0])
                                                      0.056     1.470 r  bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0_reg[31]_i_24/O[0]
                         net (fo=4, unplaced)         0.197     1.667    bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0_reg[31]_i_24_n_15
                         LUT3 (Prop_LUT3_I1_O)        0.038     1.705 r  bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0[23]_i_22/O
                         net (fo=2, unplaced)         0.185     1.890    bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0[23]_i_22_n_0
                         LUT5 (Prop_LUT5_I1_O)        0.038     1.928 r  bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0[23]_i_5/O
                         net (fo=2, unplaced)         0.185     2.113    bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0[23]_i_5_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.037     2.150 r  bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0[23]_i_13/O
                         net (fo=1, unplaced)         0.021     2.171    bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0[23]_i_13_n_0
                         CARRY8 (Prop_CARRY8_S[4]_CO[7])
                                                      0.163     2.334 r  bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0_reg[23]_i_1/CO[7]
                         net (fo=1, unplaced)         0.005     2.339    bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0_reg[23]_i_1_n_0
                         CARRY8 (Prop_CARRY8_CI_O[5])
                                                      0.116     2.455 r  bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0_reg[31]_i_1/O[5]
                         net (fo=1, unplaced)         0.025     2.480    bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/tmp_product[29]
                         FDRE                                         r  bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=666, unset)          0.021     5.021    bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0_reg[29]/C
                         clock pessimism              0.000     5.021    
                         clock uncertainty           -0.035     4.986    
                         FDRE (Setup_FDRE_C_D)        0.025     5.011    bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0_reg[29]
  -------------------------------------------------------------------
                         required time                          5.011    
                         arrival time                          -2.480    
  -------------------------------------------------------------------
                         slack                                  2.531    

Slack (MET) :             2.534ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/reg_1_fu_128_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/buff0_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.449ns  (logic 1.005ns (41.037%)  route 1.444ns (58.963%))
  Logic Levels:           10  (CARRY8=5 LUT2=2 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 5.021 - 5.000 ) 
    Source Clock Delay      (SCD):    0.028ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=666, unset)          0.028     0.028    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/reg_1_fu_128_reg[6]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     0.105 r  bd_0_i/hls_inst/inst/reg_1_fu_128_reg[6]/Q
                         net (fo=18, unplaced)        0.184     0.289    bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/Q[6]
                         LUT2 (Prop_LUT2_I1_O)        0.070     0.359 r  bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/buff0[23]_i_76__0/O
                         net (fo=1, unplaced)         0.253     0.612    bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/buff0[23]_i_76__0_n_0
                         CARRY8 (Prop_CARRY8_DI[0]_O[5])
                                                      0.208     0.820 r  bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/buff0_reg[23]_i_42/O[5]
                         net (fo=4, unplaced)         0.153     0.973    bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/buff0_reg[23]_i_42_n_10
                         LUT2 (Prop_LUT2_I0_O)        0.105     1.078 r  bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/buff0[23]_i_41/O
                         net (fo=1, unplaced)         0.231     1.309    bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/buff0[23]_i_41_n_0
                         CARRY8 (Prop_CARRY8_DI[5]_CO[7])
                                                      0.097     1.406 r  bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/buff0_reg[23]_i_23/CO[7]
                         net (fo=1, unplaced)         0.005     1.411    bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/buff0_reg[23]_i_23_n_0
                         CARRY8 (Prop_CARRY8_CI_O[0])
                                                      0.056     1.467 r  bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/buff0_reg[30]_i_20/O[0]
                         net (fo=4, unplaced)         0.197     1.664    bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/buff0_reg[30]_i_20_n_15
                         LUT3 (Prop_LUT3_I1_O)        0.038     1.702 r  bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/buff0[23]_i_22__0/O
                         net (fo=2, unplaced)         0.185     1.887    bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/buff0[23]_i_22__0_n_0
                         LUT5 (Prop_LUT5_I1_O)        0.038     1.925 r  bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/buff0[23]_i_5__0/O
                         net (fo=2, unplaced)         0.185     2.110    bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/buff0[23]_i_5__0_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.037     2.147 r  bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/buff0[23]_i_13/O
                         net (fo=1, unplaced)         0.021     2.168    bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/buff0[23]_i_13_n_0
                         CARRY8 (Prop_CARRY8_S[4]_CO[7])
                                                      0.163     2.331 r  bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/buff0_reg[23]_i_1/CO[7]
                         net (fo=1, unplaced)         0.005     2.336    bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/buff0_reg[23]_i_1_n_0
                         CARRY8 (Prop_CARRY8_CI_O[5])
                                                      0.116     2.452 r  bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/buff0_reg[30]_i_1/O[5]
                         net (fo=1, unplaced)         0.025     2.477    bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/tmp_product[29]
                         FDRE                                         r  bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/buff0_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=666, unset)          0.021     5.021    bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/buff0_reg[29]/C
                         clock pessimism              0.000     5.021    
                         clock uncertainty           -0.035     4.986    
                         FDRE (Setup_FDRE_C_D)        0.025     5.011    bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/buff0_reg[29]
  -------------------------------------------------------------------
                         required time                          5.011    
                         arrival time                          -2.477    
  -------------------------------------------------------------------
                         slack                                  2.534    

Slack (MET) :             2.543ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/reg_14_reg_747_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.440ns  (logic 0.992ns (40.656%)  route 1.448ns (59.344%))
  Logic Levels:           10  (CARRY8=5 LUT2=2 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 5.021 - 5.000 ) 
    Source Clock Delay      (SCD):    0.028ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=666, unset)          0.028     0.028    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/reg_14_reg_747_reg[6]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     0.105 r  bd_0_i/hls_inst/inst/reg_14_reg_747_reg[6]/Q
                         net (fo=21, unplaced)        0.187     0.292    bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/Q[6]
                         LUT2 (Prop_LUT2_I1_O)        0.070     0.362 r  bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0[23]_i_80/O
                         net (fo=1, unplaced)         0.253     0.615    bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0[23]_i_80_n_0
                         CARRY8 (Prop_CARRY8_DI[0]_O[5])
                                                      0.208     0.823 r  bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0_reg[23]_i_46/O[5]
                         net (fo=4, unplaced)         0.153     0.976    bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0_reg[23]_i_46_n_10
                         LUT2 (Prop_LUT2_I0_O)        0.105     1.081 r  bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0[23]_i_45/O
                         net (fo=1, unplaced)         0.231     1.312    bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0[23]_i_45_n_0
                         CARRY8 (Prop_CARRY8_DI[5]_CO[7])
                                                      0.097     1.409 r  bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0_reg[23]_i_23/CO[7]
                         net (fo=1, unplaced)         0.005     1.414    bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0_reg[23]_i_23_n_0
                         CARRY8 (Prop_CARRY8_CI_O[0])
                                                      0.056     1.470 r  bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0_reg[31]_i_24/O[0]
                         net (fo=4, unplaced)         0.197     1.667    bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0_reg[31]_i_24_n_15
                         LUT3 (Prop_LUT3_I1_O)        0.038     1.705 r  bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0[23]_i_22/O
                         net (fo=2, unplaced)         0.185     1.890    bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0[23]_i_22_n_0
                         LUT5 (Prop_LUT5_I1_O)        0.038     1.928 r  bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0[23]_i_5/O
                         net (fo=2, unplaced)         0.185     2.113    bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0[23]_i_5_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.037     2.150 r  bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0[23]_i_13/O
                         net (fo=1, unplaced)         0.021     2.171    bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0[23]_i_13_n_0
                         CARRY8 (Prop_CARRY8_S[4]_CO[7])
                                                      0.163     2.334 r  bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0_reg[23]_i_1/CO[7]
                         net (fo=1, unplaced)         0.005     2.339    bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0_reg[23]_i_1_n_0
                         CARRY8 (Prop_CARRY8_CI_O[6])
                                                      0.103     2.442 r  bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0_reg[31]_i_1/O[6]
                         net (fo=1, unplaced)         0.026     2.468    bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/tmp_product[30]
                         FDRE                                         r  bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=666, unset)          0.021     5.021    bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0_reg[30]/C
                         clock pessimism              0.000     5.021    
                         clock uncertainty           -0.035     4.986    
                         FDRE (Setup_FDRE_C_D)        0.025     5.011    bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0_reg[30]
  -------------------------------------------------------------------
                         required time                          5.011    
                         arrival time                          -2.468    
  -------------------------------------------------------------------
                         slack                                  2.543    

Slack (MET) :             2.546ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/reg_1_fu_128_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/buff0_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.437ns  (logic 0.992ns (40.706%)  route 1.445ns (59.294%))
  Logic Levels:           10  (CARRY8=5 LUT2=2 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 5.021 - 5.000 ) 
    Source Clock Delay      (SCD):    0.028ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=666, unset)          0.028     0.028    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/reg_1_fu_128_reg[6]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     0.105 r  bd_0_i/hls_inst/inst/reg_1_fu_128_reg[6]/Q
                         net (fo=18, unplaced)        0.184     0.289    bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/Q[6]
                         LUT2 (Prop_LUT2_I1_O)        0.070     0.359 r  bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/buff0[23]_i_76__0/O
                         net (fo=1, unplaced)         0.253     0.612    bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/buff0[23]_i_76__0_n_0
                         CARRY8 (Prop_CARRY8_DI[0]_O[5])
                                                      0.208     0.820 r  bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/buff0_reg[23]_i_42/O[5]
                         net (fo=4, unplaced)         0.153     0.973    bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/buff0_reg[23]_i_42_n_10
                         LUT2 (Prop_LUT2_I0_O)        0.105     1.078 r  bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/buff0[23]_i_41/O
                         net (fo=1, unplaced)         0.231     1.309    bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/buff0[23]_i_41_n_0
                         CARRY8 (Prop_CARRY8_DI[5]_CO[7])
                                                      0.097     1.406 r  bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/buff0_reg[23]_i_23/CO[7]
                         net (fo=1, unplaced)         0.005     1.411    bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/buff0_reg[23]_i_23_n_0
                         CARRY8 (Prop_CARRY8_CI_O[0])
                                                      0.056     1.467 r  bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/buff0_reg[30]_i_20/O[0]
                         net (fo=4, unplaced)         0.197     1.664    bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/buff0_reg[30]_i_20_n_15
                         LUT3 (Prop_LUT3_I1_O)        0.038     1.702 r  bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/buff0[23]_i_22__0/O
                         net (fo=2, unplaced)         0.185     1.887    bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/buff0[23]_i_22__0_n_0
                         LUT5 (Prop_LUT5_I1_O)        0.038     1.925 r  bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/buff0[23]_i_5__0/O
                         net (fo=2, unplaced)         0.185     2.110    bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/buff0[23]_i_5__0_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.037     2.147 r  bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/buff0[23]_i_13/O
                         net (fo=1, unplaced)         0.021     2.168    bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/buff0[23]_i_13_n_0
                         CARRY8 (Prop_CARRY8_S[4]_CO[7])
                                                      0.163     2.331 r  bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/buff0_reg[23]_i_1/CO[7]
                         net (fo=1, unplaced)         0.005     2.336    bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/buff0_reg[23]_i_1_n_0
                         CARRY8 (Prop_CARRY8_CI_O[6])
                                                      0.103     2.439 r  bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/buff0_reg[30]_i_1/O[6]
                         net (fo=1, unplaced)         0.026     2.465    bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/tmp_product[30]
                         FDRE                                         r  bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/buff0_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=666, unset)          0.021     5.021    bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/buff0_reg[30]/C
                         clock pessimism              0.000     5.021    
                         clock uncertainty           -0.035     4.986    
                         FDRE (Setup_FDRE_C_D)        0.025     5.011    bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/buff0_reg[30]
  -------------------------------------------------------------------
                         required time                          5.011    
                         arrival time                          -2.465    
  -------------------------------------------------------------------
                         slack                                  2.546    

Slack (MET) :             2.561ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/reg_14_reg_747_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.422ns  (logic 0.975ns (40.256%)  route 1.447ns (59.744%))
  Logic Levels:           10  (CARRY8=5 LUT2=2 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 5.021 - 5.000 ) 
    Source Clock Delay      (SCD):    0.028ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=666, unset)          0.028     0.028    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/reg_14_reg_747_reg[6]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     0.105 r  bd_0_i/hls_inst/inst/reg_14_reg_747_reg[6]/Q
                         net (fo=21, unplaced)        0.187     0.292    bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/Q[6]
                         LUT2 (Prop_LUT2_I1_O)        0.070     0.362 r  bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0[23]_i_80/O
                         net (fo=1, unplaced)         0.253     0.615    bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0[23]_i_80_n_0
                         CARRY8 (Prop_CARRY8_DI[0]_O[5])
                                                      0.208     0.823 r  bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0_reg[23]_i_46/O[5]
                         net (fo=4, unplaced)         0.153     0.976    bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0_reg[23]_i_46_n_10
                         LUT2 (Prop_LUT2_I0_O)        0.105     1.081 r  bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0[23]_i_45/O
                         net (fo=1, unplaced)         0.231     1.312    bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0[23]_i_45_n_0
                         CARRY8 (Prop_CARRY8_DI[5]_CO[7])
                                                      0.097     1.409 r  bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0_reg[23]_i_23/CO[7]
                         net (fo=1, unplaced)         0.005     1.414    bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0_reg[23]_i_23_n_0
                         CARRY8 (Prop_CARRY8_CI_O[0])
                                                      0.056     1.470 r  bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0_reg[31]_i_24/O[0]
                         net (fo=4, unplaced)         0.197     1.667    bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0_reg[31]_i_24_n_15
                         LUT3 (Prop_LUT3_I1_O)        0.038     1.705 r  bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0[23]_i_22/O
                         net (fo=2, unplaced)         0.185     1.890    bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0[23]_i_22_n_0
                         LUT5 (Prop_LUT5_I1_O)        0.038     1.928 r  bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0[23]_i_5/O
                         net (fo=2, unplaced)         0.185     2.113    bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0[23]_i_5_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.037     2.150 r  bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0[23]_i_13/O
                         net (fo=1, unplaced)         0.021     2.171    bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0[23]_i_13_n_0
                         CARRY8 (Prop_CARRY8_S[4]_CO[7])
                                                      0.163     2.334 r  bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0_reg[23]_i_1/CO[7]
                         net (fo=1, unplaced)         0.005     2.339    bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0_reg[23]_i_1_n_0
                         CARRY8 (Prop_CARRY8_CI_O[4])
                                                      0.086     2.425 r  bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0_reg[31]_i_1/O[4]
                         net (fo=1, unplaced)         0.025     2.450    bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/tmp_product[28]
                         FDRE                                         r  bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=666, unset)          0.021     5.021    bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0_reg[28]/C
                         clock pessimism              0.000     5.021    
                         clock uncertainty           -0.035     4.986    
                         FDRE (Setup_FDRE_C_D)        0.025     5.011    bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0_reg[28]
  -------------------------------------------------------------------
                         required time                          5.011    
                         arrival time                          -2.450    
  -------------------------------------------------------------------
                         slack                                  2.561    

Slack (MET) :             2.563ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U/ap_loop_init_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U1/buff0_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.420ns  (logic 0.991ns (40.950%)  route 1.429ns (59.050%))
  Logic Levels:           8  (CARRY8=4 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 5.021 - 5.000 ) 
    Source Clock Delay      (SCD):    0.028ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=666, unset)          0.028     0.028    bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U/ap_loop_init_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     0.105 f  bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U/ap_loop_init_reg/Q
                         net (fo=271, unplaced)       0.200     0.305    bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U/ap_loop_init
                         LUT4 (Prop_LUT4_I0_O)        0.143     0.448 r  bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U/buff0[14]_i_35/O
                         net (fo=1, unplaced)         0.211     0.659    bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U1/buff0[14]_i_13_0[0]
                         CARRY8 (Prop_CARRY8_DI[1]_CO[7])
                                                      0.127     0.786 r  bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U1/buff0_reg[14]_i_19/CO[7]
                         net (fo=1, unplaced)         0.005     0.791    bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U1/buff0_reg[14]_i_19_n_0
                         CARRY8 (Prop_CARRY8_CI_O[7])
                                                      0.116     0.907 r  bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U1/buff0_reg[22]_i_64/O[7]
                         net (fo=3, unplaced)         0.144     1.051    bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U1/buff0_reg[22]_i_64_n_8
                         LUT2 (Prop_LUT2_I0_O)        0.070     1.121 r  bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U1/buff0[30]_i_51/O
                         net (fo=1, unplaced)         0.253     1.374    bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U1/buff0[30]_i_51_n_0
                         CARRY8 (Prop_CARRY8_DI[0]_CO[4])
                                                      0.184     1.558 r  bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U1/buff0_reg[30]_i_21/CO[4]
                         net (fo=3, unplaced)         0.189     1.747    bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U1/buff0[30]_i_55_0[0]
                         LUT6 (Prop_LUT6_I1_O)        0.038     1.785 r  bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U1/buff0[30]_i_23/O
                         net (fo=3, unplaced)         0.191     1.976    bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U1/buff0[30]_i_23_n_0
                         LUT6 (Prop_LUT6_I1_O)        0.038     2.014 r  bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U1/buff0[30]_i_7/O
                         net (fo=1, unplaced)         0.210     2.224    bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U1/buff0[30]_i_7_n_0
                         CARRY8 (Prop_CARRY8_DI[1]_O[7])
                                                      0.198     2.422 r  bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U1/buff0_reg[30]_i_1/O[7]
                         net (fo=1, unplaced)         0.026     2.448    bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U1/tmp_product[30]
                         FDRE                                         r  bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U1/buff0_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=666, unset)          0.021     5.021    bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U1/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U1/buff0_reg[30]/C
                         clock pessimism              0.000     5.021    
                         clock uncertainty           -0.035     4.986    
                         FDRE (Setup_FDRE_C_D)        0.025     5.011    bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U1/buff0_reg[30]
  -------------------------------------------------------------------
                         required time                          5.011    
                         arrival time                          -2.448    
  -------------------------------------------------------------------
                         slack                                  2.563    

Slack (MET) :             2.564ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/reg_1_fu_128_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/buff0_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.419ns  (logic 0.975ns (40.306%)  route 1.444ns (59.694%))
  Logic Levels:           10  (CARRY8=5 LUT2=2 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 5.021 - 5.000 ) 
    Source Clock Delay      (SCD):    0.028ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=666, unset)          0.028     0.028    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/reg_1_fu_128_reg[6]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     0.105 r  bd_0_i/hls_inst/inst/reg_1_fu_128_reg[6]/Q
                         net (fo=18, unplaced)        0.184     0.289    bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/Q[6]
                         LUT2 (Prop_LUT2_I1_O)        0.070     0.359 r  bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/buff0[23]_i_76__0/O
                         net (fo=1, unplaced)         0.253     0.612    bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/buff0[23]_i_76__0_n_0
                         CARRY8 (Prop_CARRY8_DI[0]_O[5])
                                                      0.208     0.820 r  bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/buff0_reg[23]_i_42/O[5]
                         net (fo=4, unplaced)         0.153     0.973    bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/buff0_reg[23]_i_42_n_10
                         LUT2 (Prop_LUT2_I0_O)        0.105     1.078 r  bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/buff0[23]_i_41/O
                         net (fo=1, unplaced)         0.231     1.309    bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/buff0[23]_i_41_n_0
                         CARRY8 (Prop_CARRY8_DI[5]_CO[7])
                                                      0.097     1.406 r  bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/buff0_reg[23]_i_23/CO[7]
                         net (fo=1, unplaced)         0.005     1.411    bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/buff0_reg[23]_i_23_n_0
                         CARRY8 (Prop_CARRY8_CI_O[0])
                                                      0.056     1.467 r  bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/buff0_reg[30]_i_20/O[0]
                         net (fo=4, unplaced)         0.197     1.664    bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/buff0_reg[30]_i_20_n_15
                         LUT3 (Prop_LUT3_I1_O)        0.038     1.702 r  bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/buff0[23]_i_22__0/O
                         net (fo=2, unplaced)         0.185     1.887    bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/buff0[23]_i_22__0_n_0
                         LUT5 (Prop_LUT5_I1_O)        0.038     1.925 r  bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/buff0[23]_i_5__0/O
                         net (fo=2, unplaced)         0.185     2.110    bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/buff0[23]_i_5__0_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.037     2.147 r  bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/buff0[23]_i_13/O
                         net (fo=1, unplaced)         0.021     2.168    bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/buff0[23]_i_13_n_0
                         CARRY8 (Prop_CARRY8_S[4]_CO[7])
                                                      0.163     2.331 r  bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/buff0_reg[23]_i_1/CO[7]
                         net (fo=1, unplaced)         0.005     2.336    bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/buff0_reg[23]_i_1_n_0
                         CARRY8 (Prop_CARRY8_CI_O[4])
                                                      0.086     2.422 r  bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/buff0_reg[30]_i_1/O[4]
                         net (fo=1, unplaced)         0.025     2.447    bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/tmp_product[28]
                         FDRE                                         r  bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/buff0_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=666, unset)          0.021     5.021    bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/buff0_reg[28]/C
                         clock pessimism              0.000     5.021    
                         clock uncertainty           -0.035     4.986    
                         FDRE (Setup_FDRE_C_D)        0.025     5.011    bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/buff0_reg[28]
  -------------------------------------------------------------------
                         required time                          5.011    
                         arrival time                          -2.447    
  -------------------------------------------------------------------
                         slack                                  2.564    

Slack (MET) :             2.564ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/reg_14_reg_747_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.419ns  (logic 0.971ns (40.141%)  route 1.448ns (59.859%))
  Logic Levels:           10  (CARRY8=5 LUT2=2 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 5.021 - 5.000 ) 
    Source Clock Delay      (SCD):    0.028ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=666, unset)          0.028     0.028    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/reg_14_reg_747_reg[6]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     0.105 r  bd_0_i/hls_inst/inst/reg_14_reg_747_reg[6]/Q
                         net (fo=21, unplaced)        0.187     0.292    bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/Q[6]
                         LUT2 (Prop_LUT2_I1_O)        0.070     0.362 r  bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0[23]_i_80/O
                         net (fo=1, unplaced)         0.253     0.615    bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0[23]_i_80_n_0
                         CARRY8 (Prop_CARRY8_DI[0]_O[5])
                                                      0.208     0.823 r  bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0_reg[23]_i_46/O[5]
                         net (fo=4, unplaced)         0.153     0.976    bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0_reg[23]_i_46_n_10
                         LUT2 (Prop_LUT2_I0_O)        0.105     1.081 r  bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0[23]_i_45/O
                         net (fo=1, unplaced)         0.231     1.312    bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0[23]_i_45_n_0
                         CARRY8 (Prop_CARRY8_DI[5]_CO[7])
                                                      0.097     1.409 r  bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0_reg[23]_i_23/CO[7]
                         net (fo=1, unplaced)         0.005     1.414    bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0_reg[23]_i_23_n_0
                         CARRY8 (Prop_CARRY8_CI_O[0])
                                                      0.056     1.470 r  bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0_reg[31]_i_24/O[0]
                         net (fo=4, unplaced)         0.197     1.667    bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0_reg[31]_i_24_n_15
                         LUT3 (Prop_LUT3_I1_O)        0.038     1.705 r  bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0[23]_i_22/O
                         net (fo=2, unplaced)         0.185     1.890    bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0[23]_i_22_n_0
                         LUT5 (Prop_LUT5_I1_O)        0.038     1.928 r  bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0[23]_i_5/O
                         net (fo=2, unplaced)         0.185     2.113    bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0[23]_i_5_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.037     2.150 r  bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0[23]_i_13/O
                         net (fo=1, unplaced)         0.021     2.171    bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0[23]_i_13_n_0
                         CARRY8 (Prop_CARRY8_S[4]_CO[7])
                                                      0.163     2.334 r  bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0_reg[23]_i_1/CO[7]
                         net (fo=1, unplaced)         0.005     2.339    bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0_reg[23]_i_1_n_0
                         CARRY8 (Prop_CARRY8_CI_O[3])
                                                      0.082     2.421 r  bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0_reg[31]_i_1/O[3]
                         net (fo=1, unplaced)         0.026     2.447    bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/tmp_product[27]
                         FDRE                                         r  bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=666, unset)          0.021     5.021    bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0_reg[27]/C
                         clock pessimism              0.000     5.021    
                         clock uncertainty           -0.035     4.986    
                         FDRE (Setup_FDRE_C_D)        0.025     5.011    bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0_reg[27]
  -------------------------------------------------------------------
                         required time                          5.011    
                         arrival time                          -2.447    
  -------------------------------------------------------------------
                         slack                                  2.564    

Slack (MET) :             2.566ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U/ap_loop_init_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U1/buff0_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.417ns  (logic 0.989ns (40.918%)  route 1.428ns (59.082%))
  Logic Levels:           8  (CARRY8=4 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 5.021 - 5.000 ) 
    Source Clock Delay      (SCD):    0.028ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=666, unset)          0.028     0.028    bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U/ap_loop_init_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     0.105 f  bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U/ap_loop_init_reg/Q
                         net (fo=271, unplaced)       0.200     0.305    bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U/ap_loop_init
                         LUT4 (Prop_LUT4_I0_O)        0.143     0.448 r  bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U/buff0[14]_i_35/O
                         net (fo=1, unplaced)         0.211     0.659    bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U1/buff0[14]_i_13_0[0]
                         CARRY8 (Prop_CARRY8_DI[1]_CO[7])
                                                      0.127     0.786 r  bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U1/buff0_reg[14]_i_19/CO[7]
                         net (fo=1, unplaced)         0.005     0.791    bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U1/buff0_reg[14]_i_19_n_0
                         CARRY8 (Prop_CARRY8_CI_O[7])
                                                      0.116     0.907 r  bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U1/buff0_reg[22]_i_64/O[7]
                         net (fo=3, unplaced)         0.144     1.051    bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U1/buff0_reg[22]_i_64_n_8
                         LUT2 (Prop_LUT2_I0_O)        0.070     1.121 r  bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U1/buff0[30]_i_51/O
                         net (fo=1, unplaced)         0.253     1.374    bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U1/buff0[30]_i_51_n_0
                         CARRY8 (Prop_CARRY8_DI[0]_CO[4])
                                                      0.184     1.558 r  bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U1/buff0_reg[30]_i_21/CO[4]
                         net (fo=3, unplaced)         0.189     1.747    bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U1/buff0[30]_i_55_0[0]
                         LUT6 (Prop_LUT6_I1_O)        0.038     1.785 r  bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U1/buff0[30]_i_23/O
                         net (fo=3, unplaced)         0.191     1.976    bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U1/buff0[30]_i_23_n_0
                         LUT6 (Prop_LUT6_I1_O)        0.038     2.014 r  bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U1/buff0[30]_i_7/O
                         net (fo=1, unplaced)         0.210     2.224    bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U1/buff0[30]_i_7_n_0
                         CARRY8 (Prop_CARRY8_DI[1]_O[5])
                                                      0.196     2.420 r  bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U1/buff0_reg[30]_i_1/O[5]
                         net (fo=1, unplaced)         0.025     2.445    bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U1/tmp_product[28]
                         FDRE                                         r  bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U1/buff0_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=666, unset)          0.021     5.021    bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U1/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U1/buff0_reg[28]/C
                         clock pessimism              0.000     5.021    
                         clock uncertainty           -0.035     4.986    
                         FDRE (Setup_FDRE_C_D)        0.025     5.011    bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U1/buff0_reg[28]
  -------------------------------------------------------------------
                         required time                          5.011    
                         arrival time                          -2.445    
  -------------------------------------------------------------------
                         slack                                  2.566    




