
module four_one(i0, i1, s, y);

input i0;
input i1;
input s;

output y;


initial begin

	assign y = (~s & i0) | (s & i1);

end	

endmodule
