{
  "name": "core::<core_simd::vector::Simd<f64, N> as core_simd::simd::num::float::SimdFloat>::is_normal",
  "span": "$library/core/src/../../portable-simd/crates/core_simd/src/simd/num/float.rs:375:13: 375:45",
  "mir": "fn core::<core_simd::vector::Simd<f64, N> as core_simd::simd::num::float::SimdFloat>::is_normal(_1: core_simd::vector::Simd<f64, N>) -> core_simd::masks::Mask<i64, N> {\n    let mut _0: core_simd::masks::Mask<i64, N>;\n    let mut _2: core_simd::masks::Mask<i64, N>;\n    let mut _3: core_simd::masks::Mask<i64, N>;\n    let mut _4: core_simd::masks::Mask<i64, N>;\n    let mut _5: core_simd::masks::Mask<i64, N>;\n    let mut _6: core_simd::vector::Simd<f64, N>;\n    let mut _7: core_simd::vector::Simd<f64, N>;\n    let mut _8: core_simd::masks::Mask<i64, N>;\n    let mut _9: core_simd::masks::Mask<i64, N>;\n    let mut _10: core_simd::masks::Mask<i64, N>;\n    debug self => _1;\n    bb0: {\n        StorageLive(_2);\n        StorageLive(_3);\n        StorageLive(_4);\n        StorageLive(_5);\n        StorageLive(_6);\n        _6 = <core_simd::vector::Simd<f64, N> as core_simd::simd::num::float::SimdFloat>::abs(_1) -> [return: bb1, unwind unreachable];\n    }\n    bb1: {\n        StorageLive(_7);\n        _7 = core_simd::vector::Simd::<f64, N>::splat(0f64) -> [return: bb2, unwind unreachable];\n    }\n    bb2: {\n        _5 = <core_simd::vector::Simd<f64, N> as core_simd::simd::cmp::eq::SimdPartialEq>::simd_eq(move _6, move _7) -> [return: bb3, unwind unreachable];\n    }\n    bb3: {\n        StorageDead(_7);\n        StorageDead(_6);\n        StorageLive(_8);\n        _8 = <core_simd::vector::Simd<f64, N> as core_simd::simd::num::float::SimdFloat>::is_nan(_1) -> [return: bb4, unwind unreachable];\n    }\n    bb4: {\n        _4 = <core_simd::masks::Mask<i64, N> as ops::bit::BitOr>::bitor(move _5, move _8) -> [return: bb5, unwind unreachable];\n    }\n    bb5: {\n        StorageDead(_8);\n        StorageDead(_5);\n        StorageLive(_9);\n        _9 = <core_simd::vector::Simd<f64, N> as core_simd::simd::num::float::SimdFloat>::is_subnormal(_1) -> [return: bb6, unwind unreachable];\n    }\n    bb6: {\n        _3 = <core_simd::masks::Mask<i64, N> as ops::bit::BitOr>::bitor(move _4, move _9) -> [return: bb7, unwind unreachable];\n    }\n    bb7: {\n        StorageDead(_9);\n        StorageDead(_4);\n        StorageLive(_10);\n        _10 = <core_simd::vector::Simd<f64, N> as core_simd::simd::num::float::SimdFloat>::is_infinite(_1) -> [return: bb8, unwind unreachable];\n    }\n    bb8: {\n        _2 = <core_simd::masks::Mask<i64, N> as ops::bit::BitOr>::bitor(move _3, move _10) -> [return: bb9, unwind unreachable];\n    }\n    bb9: {\n        StorageDead(_10);\n        StorageDead(_3);\n        _0 = <core_simd::masks::Mask<i64, N> as ops::bit::Not>::not(move _2) -> [return: bb10, unwind unreachable];\n    }\n    bb10: {\n        StorageDead(_2);\n        return;\n    }\n}\n"
}