V 50
K _ sd_sacq_state
Y 1
D 0 0 220 120
Z 10
i 9
P 1 0 80 20 80 0 2 0
L 20 80 10 0 2 0 1 0 dds
A 0 90 10 0 2 0 PINTYPE=IN
P 2 0 60 20 60 0 2 0
L 20 60 10 0 2 0 1 0 rst_n
A 0 70 10 0 2 0 PINTYPE=IN
P 3 0 40 20 40 0 2 0
L 20 40 10 0 2 0 1 0 i[8:0]
A 0 50 10 0 2 0 PINTYPE=IN
P 4 220 80 200 80 0 3 0
L 180 80 10 0 2 0 1 0 en
A 200 90 10 0 2 0 PINTYPE=OUT
P 5 220 60 200 60 0 3 0
L 110 60 10 0 2 0 1 0 stateover
A 200 70 10 0 2 0 PINTYPE=OUT
U 20 10 10 0 2 3 DEVICE=sd_sacq_state
U 20 0 10 0 3 0 VFILE=D:/12_8/12_8_dds_pluse/NMR_EC_FPGA_RVB_0601/NMR_EC_FPGA_RVB/hdl/sd_acq_state.v
U 20 -10 10 0 3 0 ACCEL=VCS
U 20 -20 10 0 3 0 LEVEL=VERILOG
U 20 -30 10 0 3 0 VERILOG=sd_sacq_state
U 20 -40 10 0 3 0 PINORDER=dds rst_n i[8:0] en stateover 
b 20 20 200 100
E
