{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1513019904658 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1513019904659 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 11 17:18:24 2017 " "Processing started: Mon Dec 11 17:18:24 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1513019904659 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1513019904659 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off CPU -c CPU " "Command: quartus_eda --read_settings_files=off --write_settings_files=off CPU -c CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1513019904659 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "CPU_7_1200mv_85c_slow.vho /home/morales/Documentos/Git/processor-galetron/Galetron/CPU/simulation/modelsim/ simulation " "Generated file CPU_7_1200mv_85c_slow.vho in folder \"/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1513019907154 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "CPU_7_1200mv_0c_slow.vho /home/morales/Documentos/Git/processor-galetron/Galetron/CPU/simulation/modelsim/ simulation " "Generated file CPU_7_1200mv_0c_slow.vho in folder \"/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1513019908554 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "CPU_min_1200mv_0c_fast.vho /home/morales/Documentos/Git/processor-galetron/Galetron/CPU/simulation/modelsim/ simulation " "Generated file CPU_min_1200mv_0c_fast.vho in folder \"/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1513019909981 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "CPU.vho /home/morales/Documentos/Git/processor-galetron/Galetron/CPU/simulation/modelsim/ simulation " "Generated file CPU.vho in folder \"/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1513019911383 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "CPU_7_1200mv_85c_vhd_slow.sdo /home/morales/Documentos/Git/processor-galetron/Galetron/CPU/simulation/modelsim/ simulation " "Generated file CPU_7_1200mv_85c_vhd_slow.sdo in folder \"/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1513019912187 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "CPU_7_1200mv_0c_vhd_slow.sdo /home/morales/Documentos/Git/processor-galetron/Galetron/CPU/simulation/modelsim/ simulation " "Generated file CPU_7_1200mv_0c_vhd_slow.sdo in folder \"/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1513019912981 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "CPU_min_1200mv_0c_vhd_fast.sdo /home/morales/Documentos/Git/processor-galetron/Galetron/CPU/simulation/modelsim/ simulation " "Generated file CPU_min_1200mv_0c_vhd_fast.sdo in folder \"/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1513019913774 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "CPU_vhd.sdo /home/morales/Documentos/Git/processor-galetron/Galetron/CPU/simulation/modelsim/ simulation " "Generated file CPU_vhd.sdo in folder \"/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1513019914673 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1444 " "Peak virtual memory: 1444 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1513019914819 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 11 17:18:34 2017 " "Processing ended: Mon Dec 11 17:18:34 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1513019914819 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1513019914819 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1513019914819 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1513019914819 ""}
