property a1;
@(posedge clk) (enable_trigger == 1 & enable == 1) |=> (ex_enable == 1);
endproperty
assert_a1: assert property(a1);

property a0;
@(posedge clk) (enable_trigger == 0 & enable == 1) |=> (ex_enable == 0);
endproperty
assert_a0: assert property(a0);

