("OPAMP_Test:/\tOPAMP_Test HDL_Lab schematic" (("open" (nil hierarchy "/{HDL_Lab OPAMP_Test schematic }:a"))) (((0.23125 -2.23125) (4.75625 1.19375)) "a" "Schematics" 0))("Test_Bench:/\tTest_Bench HDL_Lab schematic" (("open" (nil hierarchy "/{HDL_Lab Test_Bench schematic }:a"))) (((-3.675 -2.19375) (1.1 1.41875)) "a" "Schematics" 0))("OPAMP_Test:/\tOPAMP_Test HDL_Lab config" (("cfgopen" (nil hierarchy "/{HDL_Lab OPAMP_Test config}:a"))) nil)("OPAMP:/\tOPAMP HDL_Lab symbol" (("open" (nil hierarchy "/{HDL_Lab OPAMP symbol }:a"))) (((-0.3625 -0.61875) (1.425 0.74375)) "a" "Symbol" 1))("OpAmp5:/\tOpAmp5 HDL_Lab schematic" (("open" (nil hierarchy "/{HDL_Lab OpAmp5 schematic }:a"))) (((-2.65 -2.00625) (2.65 2.00625)) "a" "Schematics" 0))("OPAMP:/\tOPAMP HDL_Lab schematic" (("open" (nil hierarchy "/{HDL_Lab OPAMP schematic }:a"))) (((-0.9125 -4.1625) (16.55625 4.4125)) "a" "Schematics" 5))("OpAmp:/\tOpAmp HDL_Lab schematic" (("open" (nil hierarchy "/{HDL_Lab OpAmp schematic }:a"))) (((-1.4125 -2.16875) (4.0125 1.94375)) "a" "Schematics" 0))("Test_Bench:/\tTest_Bench HDL_Lab config" (("cfgopen" (nil hierarchy "/{HDL_Lab Test_Bench config}:a"))) nil)("1b_ADC:/\t1b_ADC HDL_Lab veriloga" (("open" (nil hierarchy "/{HDL_Lab 1b_ADC veriloga }:a"))) nil)("CLK:/\tCLK HDL_Lab functional" (("open" (nil hierarchy "/{HDL_Lab CLK functional }:a"))) nil)