|aa
Q[0] <= lpm_rom0:inst.q[0]
Q[1] <= lpm_rom0:inst.q[1]
Q[2] <= lpm_rom0:inst.q[2]
Q[3] <= lpm_rom0:inst.q[3]
Q[4] <= lpm_rom0:inst.q[4]
Q[5] <= lpm_rom0:inst.q[5]
Q[6] <= lpm_rom0:inst.q[6]
Q[7] <= lpm_rom0:inst.q[7]
Q[8] <= lpm_rom0:inst.q[8]
Q[9] <= lpm_rom0:inst.q[9]
Q[10] <= lpm_rom0:inst.q[10]
Q[11] <= lpm_rom0:inst.q[11]
CLK => Clock_Division_3119:inst1.CLK_3119


|aa|lpm_rom0:inst
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
clock => altsyncram:altsyncram_component.clock0
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]
q[8] <= altsyncram:altsyncram_component.q_a[8]
q[9] <= altsyncram:altsyncram_component.q_a[9]
q[10] <= altsyncram:altsyncram_component.q_a[10]
q[11] <= altsyncram:altsyncram_component.q_a[11]


|aa|lpm_rom0:inst|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_nt61:auto_generated.address_a[0]
address_a[1] => altsyncram_nt61:auto_generated.address_a[1]
address_a[2] => altsyncram_nt61:auto_generated.address_a[2]
address_a[3] => altsyncram_nt61:auto_generated.address_a[3]
address_a[4] => altsyncram_nt61:auto_generated.address_a[4]
address_a[5] => altsyncram_nt61:auto_generated.address_a[5]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_nt61:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_nt61:auto_generated.q_a[0]
q_a[1] <= altsyncram_nt61:auto_generated.q_a[1]
q_a[2] <= altsyncram_nt61:auto_generated.q_a[2]
q_a[3] <= altsyncram_nt61:auto_generated.q_a[3]
q_a[4] <= altsyncram_nt61:auto_generated.q_a[4]
q_a[5] <= altsyncram_nt61:auto_generated.q_a[5]
q_a[6] <= altsyncram_nt61:auto_generated.q_a[6]
q_a[7] <= altsyncram_nt61:auto_generated.q_a[7]
q_a[8] <= altsyncram_nt61:auto_generated.q_a[8]
q_a[9] <= altsyncram_nt61:auto_generated.q_a[9]
q_a[10] <= altsyncram_nt61:auto_generated.q_a[10]
q_a[11] <= altsyncram_nt61:auto_generated.q_a[11]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|aa|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nt61:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT


|aa|Clock_Division_3119:inst1
CLK_3119 => CLK_1s_3119~reg0.CLK
CLK_3119 => tmp1[0].CLK
CLK_3119 => tmp1[1].CLK
CLK_3119 => tmp1[2].CLK
CLK_3119 => tmp1[3].CLK
CLK_3119 => tmp1[4].CLK
CLK_3119 => tmp1[5].CLK
CLK_3119 => tmp1[6].CLK
CLK_3119 => tmp1[7].CLK
CLK_3119 => tmp1[8].CLK
CLK_3119 => tmp1[9].CLK
CLK_3119 => tmp1[10].CLK
CLK_3119 => tmp1[11].CLK
CLK_3119 => tmp1[12].CLK
CLK_3119 => tmp1[13].CLK
CLK_3119 => tmp1[14].CLK
CLK_3119 => tmp1[15].CLK
CLK_3119 => tmp1[16].CLK
CLK_3119 => tmp1[17].CLK
CLK_3119 => tmp1[18].CLK
CLK_3119 => tmp1[19].CLK
CLK_3119 => tmp1[20].CLK
CLK_3119 => tmp1[21].CLK
CLK_3119 => tmp1[22].CLK
CLK_3119 => tmp1[23].CLK
CLK_3119 => tmp1[24].CLK
CLK_3119 => tmp1[25].CLK
CLK_1s_3119 <= CLK_1s_3119~reg0.DB_MAX_OUTPUT_PORT_TYPE


|aa|u_addr:inst2
clk => count[0].CLK
clk => count[1].CLK
clk => count[2].CLK
clk => count[3].CLK
clk => count[4].CLK
clk => count[5].CLK
out_addr[0] <= count[0].DB_MAX_OUTPUT_PORT_TYPE
out_addr[1] <= count[1].DB_MAX_OUTPUT_PORT_TYPE
out_addr[2] <= count[2].DB_MAX_OUTPUT_PORT_TYPE
out_addr[3] <= count[3].DB_MAX_OUTPUT_PORT_TYPE
out_addr[4] <= count[4].DB_MAX_OUTPUT_PORT_TYPE
out_addr[5] <= count[5].DB_MAX_OUTPUT_PORT_TYPE


