# Dadda Multiplier â€“ EE705 Assignment

This repository contains the Verilog implementation of a Dadda tree multiplier, completed as part of the EE705 course at IIT Bombay. The Dadda multiplier is designed for efficient multiplication by reducing partial products and intermediate adders.

##  Features

- 16-bit Dadda multiplier implementation.
- Final sum computed with brent kung adder.



