EESchema Schematic File Version 4
EELAYER 30 0
EELAYER END
$Descr A4 11693 8268
encoding utf-8
Sheet 1 6
Title ""
Date ""
Rev ""
Comp ""
Comment1 ""
Comment2 ""
Comment3 ""
Comment4 ""
$EndDescr
$Sheet
S 7950 3750 850  550 
U 5E9B9C0C
F0 "CMOS" 50
F1 "CMOS Flash Memory.sch" 50
F2 "ADDRESS_BUS" I L 7950 4000 50 
F3 "DATA_BUS" I L 7950 4150 50 
F4 "CONTROL_BUS" I L 7950 3850 50 
$EndSheet
$Sheet
S 5200 2800 850  500 
U 5EFF525E
F0 "Headers" 50
F1 "Headers.sch" 50
F2 "ADDRESS_BUS" I L 5200 3050 50 
F3 "DATA_BUS" I L 5200 3200 50 
F4 "CONTROL_BUS" I L 5200 2900 50 
$EndSheet
$Sheet
S 7850 2150 900  550 
U 5EA11F57
F0 "SRAM" 50
F1 "SRAM.sch" 50
F2 "ADDRESS_BUS" I L 7850 2400 50 
F3 "DATA_BUS" O L 7850 2550 50 
F4 "CONTROL_BUS" I L 7850 2250 50 
$EndSheet
Wire Wire Line
	4800 3850 4800 2900
Wire Wire Line
	4800 2900 5200 2900
Connection ~ 4800 3850
Wire Wire Line
	4800 3850 7250 3850
Wire Wire Line
	4900 4000 4900 3050
Wire Wire Line
	4900 3050 5200 3050
Connection ~ 4900 4000
Wire Wire Line
	4900 4000 7400 4000
Wire Wire Line
	5200 3200 5000 3200
Wire Wire Line
	5000 3200 5000 4150
Connection ~ 5000 4150
Wire Wire Line
	5000 4150 7550 4150
Wire Wire Line
	7250 3850 7250 2250
Wire Wire Line
	7250 2250 7850 2250
Connection ~ 7250 3850
Wire Wire Line
	7250 3850 7950 3850
Wire Wire Line
	7400 2400 7850 2400
Wire Wire Line
	7550 4150 7550 2550
Wire Wire Line
	7550 2550 7850 2550
Connection ~ 7550 4150
Wire Wire Line
	7550 4150 7950 4150
Wire Wire Line
	2950 3850 4800 3850
Wire Wire Line
	2950 4150 5000 4150
$Sheet
S 1500 3450 1450 1650
U 5E9BAC16
F0 "8086" 50
F1 "8086.sch" 50
F2 "ADDRESS_BUS" O R 2950 4000 50 
F3 "DATA_BUS" O R 2950 4150 50 
F4 "CONTROL_BUS" O R 2950 3850 50 
F5 "CLK" I L 1500 3850 50 
F6 "READY" I L 1500 4000 50 
F7 "RESET" I L 1500 4150 50 
$EndSheet
Wire Wire Line
	1300 5850 1300 4150
Wire Wire Line
	1300 4150 1500 4150
Wire Wire Line
	1150 6000 1150 4000
Wire Wire Line
	1150 4000 1500 4000
Wire Wire Line
	950  3850 1500 3850
Wire Wire Line
	950  3850 950  6150
Wire Wire Line
	1500 5850 1300 5850
Wire Wire Line
	1500 6000 1150 6000
Wire Wire Line
	950  6150 1500 6150
$Sheet
S 1500 5650 1400 900 
U 5EFDD26F
F0 "Clock Generator" 50
F1 "ClockGen.sch" 50
F2 "CLK" I L 1500 6150 50 
F3 "READY" I L 1500 6000 50 
F4 "RESET" I L 1500 5850 50 
F5 "PCLK" I L 1500 6300 50 
$EndSheet
Wire Wire Line
	7400 2400 7400 4000
Connection ~ 7400 4000
Wire Wire Line
	7400 4000 7950 4000
Wire Wire Line
	2950 4000 4900 4000
$EndSCHEMATC
