#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:39:19 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Thu May  3 10:17:24 2018
# Process ID: 32125
# Current directory: /nfs/ug/thesis/thesis0/pc/Quinn/galapagos
# Command line: vivado -mode gui -source tclScripts/createShell_adm-8k5.tcl -tclargs static_routed_v2.dcp
# Log file: /nfs/ug/thesis/thesis0/pc/Quinn/galapagos/vivado.log
# Journal file: /nfs/ug/thesis/thesis0/pc/Quinn/galapagos/vivado.jou
#-----------------------------------------------------------
start_gui
source tclScripts/createShell_adm-8k5.tcl
# set origin_dir "."
# set dcpName [lindex $argv 0]
# source tclScripts/configurationParametersShell_adm-8k5.tcl
## set projName adm-8k5 
## set prDir defaultFifo
# if { [info exists ::origin_dir_loc] } {
#   set origin_dir $::origin_dir_loc
# }
# variable script_file
# set script_file "test.tcl"
# proc help {} {
#   variable script_file
#   puts "\nDescription:"
#   puts "Recreate a Vivado project from this script. The created project will be"
#   puts "functionally equivalent to the original project for which this script was"
#   puts "generated. The script contains commands for creating a project, filesets,"
#   puts "runs, adding/importing sources and setting properties on various objects.\n"
#   puts "Syntax:"
#   puts "$script_file"
#   puts "$script_file -tclargs \[--origin_dir <path>\]"
#   puts "$script_file -tclargs \[--help\]\n"
#   puts "Usage:"
#   puts "Name                   Description"
#   puts "-------------------------------------------------------------------------"
#   puts "\[--origin_dir <path>\]  Determine source file paths wrt this path. Default"
#   puts "                       origin_dir path value is \".\", otherwise, the value"
#   puts "                       that was set with the \"-paths_relative_to\" switch"
#   puts "                       when this script was generated.\n"
#   puts "\[--help\]               Print help information for this script"
#   puts "-------------------------------------------------------------------------\n"
#   exit 0
# }
# if { $::argc > 0 } {
#   for {set i 0} {$i < [llength $::argc]} {incr i} {
#     set option [string trim [lindex $::argv $i]]
#     switch -regexp -- $option {
#       "--origin_dir" { incr i; set origin_dir [lindex $::argv $i] }
#       "--help"       { help }
#       default {
#         if { [regexp {^-} $option] } {
#           puts "ERROR: Unknown option '$option' specified, please type '$script_file -tclargs --help' for usage info.\n"
#           return 1
#         }
#       }
#     }
#   }
# }
# set orig_proj_dir "[file normalize "shells/projects/$projName"]"
# create_project $projName shells/projects/$projName -part xcku115-flva1517-2-e
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/cad1/Xilinx/Vivado/2018.1/data/ip'.
create_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:06 . Memory (MB): peak = 6183.516 ; gain = 166.027 ; free physical = 6941 ; free virtual = 37262
# set proj_dir [get_property directory [current_project]]
# set_msg_config  -ruleid {7}  -id {[BD 41-1306]}  -suppress  -source 2
# set_msg_config  -ruleid {8}  -id {[BD 41-1271]}  -suppress  -source 2
# set obj [get_projects $projName]
# set_property "corecontainer.enable" "1" $obj
# set_property "default_lib" "xil_defaultlib" $obj
# set_property "ip_cache_permissions" "read write" $obj
# set_property "ip_output_repo" "shells/projects/$projName/$projName.cache/ip" $obj
# set_property "part" "xcku115-flva1517-2-e" $obj
# set_property "sim.ip.auto_export_scripts" "1" $obj
# set_property "simulator_language" "Mixed" $obj
# set_property "xpm_libraries" "XPM_CDC XPM_MEMORY" $obj
# set_property "xsim.array_display_limit" "64" $obj
# set_property "xsim.trace_limit" "65536" $obj
# if {[string equal [get_filesets -quiet sources_1] ""]} {
#   create_fileset -srcset sources_1
# }
# set obj [get_filesets sources_1]
# set_property ip_repo_paths {hlsIP_adm-8k5 } [current_project]
# update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/hlsIP_adm-8k5'.
# set obj [get_filesets sources_1]
# set files [list \
#  "[file normalize "shells/adm-8k5/srcs/shell.bd"]"\
#  "[file normalize "shells/adm-8k5/srcs/shellTop.v"]"\
# ]
# import_files -norecurse -fileset $obj $files
# set file "shells/projects/$projName/$projName.srcs/sources_1/bd/srcs/shell.bd"
# set file [file normalize $file]
# set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
# if { ![get_property "is_locked" $file_obj] } {
#   set_property "synth_checkpoint_mode" "Hierarchical" $file_obj
# }
# set obj [get_filesets sources_1]
# set_property "top" "shellTop" $obj
# set obj [get_filesets sources_1]
# set files [list \
#  "[file normalize "partialRegions/$prDir/pr.bd"]"\
# ]
# import_files -norecurse -fileset $obj $files
# set file "shells/projects/$projName/$projName.srcs/sources_1/bd/$prDir/pr.bd"
# set file [file normalize $file]
# set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
# if { ![get_property "is_locked" $file_obj] } {
#   set_property "synth_checkpoint_mode" "Singular" $file_obj
# }
# if {[string equal [get_filesets -quiet constrs_1] ""]} {
#   create_fileset -constrset constrs_1
# }
# set obj [get_filesets constrs_1]
# set file "[file normalize "shells/adm-8k5/constraints/ad_8k5.xdc"]"
# set file_imported [import_files -norecurse -fileset $obj $file]
# set file "shells/projects/$projName/$projName.srcs/constrs_1/imports/constraints/ad_8k5.xdc"
# set file [file normalize $file]
# set file_obj [get_files -of_objects [get_filesets constrs_1] [list "*$file"]]
# set_property "file_type" "XDC" $file_obj
# set_property "is_enabled" "1" $file_obj
# set_property "is_global_include" "0" $file_obj
# set_property "library" "xil_defaultlib" $file_obj
# set_property "path_mode" "RelativeFirst" $file_obj
# set_property "processing_order" "NORMAL" $file_obj
# set_property "scoped_to_cells" "" $file_obj
# set_property "scoped_to_ref" "" $file_obj
# set_property "used_in" "synthesis implementation" $file_obj
# set_property "used_in_implementation" "1" $file_obj
# set_property "used_in_synthesis" "1" $file_obj
# set file "[file normalize "shells/adm-8k5/constraints/bitstream.xdc"]"
# set file_imported [import_files -norecurse -fileset $obj $file]
# set file "shells/projects/$projName/$projName.srcs/constrs_1/imports/constraints/bitstream.xdc"
# set file [file normalize $file]
# set file_obj [get_files -of_objects [get_filesets constrs_1] [list "*$file"]]
# set_property "file_type" "XDC" $file_obj
# set_property "is_enabled" "1" $file_obj
# set_property "is_global_include" "0" $file_obj
# set_property "library" "xil_defaultlib" $file_obj
# set_property "path_mode" "RelativeFirst" $file_obj
# set_property "processing_order" "NORMAL" $file_obj
# set_property "scoped_to_cells" "" $file_obj
# set_property "scoped_to_ref" "" $file_obj
# set_property "used_in" "synthesis implementation" $file_obj
# set_property "used_in_implementation" "1" $file_obj
# set_property "used_in_synthesis" "1" $file_obj
# set file "[file normalize "shells/adm-8k5/constraints/pcie.xdc"]"
# set file_imported [import_files -norecurse -fileset $obj $file]
# set file "shells/projects/$projName/$projName.srcs/constrs_1/imports/constraints/pcie.xdc"
# set file [file normalize $file]
# set file_obj [get_files -of_objects [get_filesets constrs_1] [list "*$file"]]
# set_property "file_type" "XDC" $file_obj
# set_property "is_enabled" "1" $file_obj
# set_property "is_global_include" "0" $file_obj
# set_property "library" "xil_defaultlib" $file_obj
# set_property "path_mode" "RelativeFirst" $file_obj
# set_property "processing_order" "NORMAL" $file_obj
# set_property "scoped_to_cells" "" $file_obj
# set_property "scoped_to_ref" "" $file_obj
# set_property "used_in" "synthesis implementation" $file_obj
# set_property "used_in_implementation" "1" $file_obj
# set_property "used_in_synthesis" "1" $file_obj
# set file "[file normalize "shells/adm-8k5/constraints/refclk200.xdc"]"
# set file_import [import_files -norecurse -fileset $obj $file]
# set file "shells/projects/$projName/$projName.srcs/constrs_1/imports/constraints/refclk200.xdc"
# set file [file normalize $file]
# set file_obj [get_files -of_objects [get_filesets constrs_1] [list "*$file"]]
# set_property "file_type" "XDC" $file_obj
# set_property "is_enabled" "1" $file_obj
# set_property "is_global_include" "0" $file_obj
# set_property "library" "xil_defaultlib" $file_obj
# set_property "path_mode" "RelativeFirst" $file_obj
# set_property "processing_order" "NORMAL" $file_obj
# set_property "scoped_to_cells" "" $file_obj
# set_property "scoped_to_ref" "" $file_obj
# set_property "used_in" "synthesis implementation" $file_obj
# set_property "used_in_implementation" "1" $file_obj
# set_property "used_in_synthesis" "1" $file_obj
# set obj [get_filesets constrs_1]
# if {[string equal [get_filesets -quiet sim_1] ""]} {
#   create_fileset -simset sim_1
# }
# set obj [get_filesets sim_1]
# set obj [get_filesets sim_1]
# set_property "top" "shellTop" $obj
# set_property "transport_int_delay" "0" $obj
# set_property "transport_path_delay" "0" $obj
# set_property "xelab.nosort" "1" $obj
# set_property "xelab.unifast" "" $obj
# if {[string equal [get_runs -quiet synth_1] ""]} {
#   create_run -name synth_1 -part xcku115-flva1517-2-e -flow {Vivado Synthesis 2016} -strategy "Vivado Synthesis Defaults" -constrset constrs_1
# } else {
#   set_property strategy "Vivado Synthesis Defaults" [get_runs synth_1]
#   set_property flow "Vivado Synthesis 2016" [get_runs synth_1]
# }
# set obj [get_runs synth_1]
# set_property "part" "xcku115-flva1517-2-e" $obj
# if {[string equal [get_runs -quiet impl_1] ""]} {
#   create_run -name impl_1 -part xcku115-flva1517-2-e -flow {Vivado Implementation 2016} -strategy "Vivado Implementation Defaults" -constrset constrs_1 -parent_run synth_1
# } else {
#   set_property strategy "Vivado Implementation Defaults" [get_runs impl_1]
#   set_property flow "Vivado Implementation 2016" [get_runs impl_1]
# }
# set obj [get_runs impl_1]
# set_property "part" "xcku115-flva1517-2-e" $obj
# set_property "steps.write_bitstream.args.readback_file" "0" $obj
# set_property "steps.write_bitstream.args.verbose" "0" $obj
# current_run -implementation [get_runs impl_1]
# puts "INFO: Project created:$projName"
INFO: Project created:adm-8k5
# source tclScripts/synthesizeShell_adm-8k5.tcl
## source tclScripts/configurationParametersShell_adm-8k5.tcl
### set projName adm-8k5 
### set prDir defaultFifo
## generate_target all [get_files  shells/projects/$projName/$projName.srcs/sources_1/bd/$prDir/pr.bd]
INFO: [BD 41-434] Could not find an IP with XCI file by name: pr_blk_mem_gen_0_0 
ERROR: [BD 41-1712] The specified IP 'xilinx.com:ip:blk_mem_gen:8.3' does not support the current part 'xcku115-flva1517-2-e'

ERROR: [BD 41-595] Failed to add BD cell <blk_mem_gen_0>
ERROR: [BD 41-1157] Failed to parse Design <pr> from BD file </nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/defaultFifo/pr.bd>
ERROR: [BD 41-425] Failed to read Diagram <pr> from BD file </nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/defaultFifo/pr.bd>
ERROR: [Common 17-39] 'generate_target' failed due to earlier errors.

    while executing
"generate_target all [get_files  shells/projects/$projName/$projName.srcs/sources_1/bd/$prDir/pr.bd]"
    (file "tclScripts/synthesizeShell_adm-8k5.tcl" line 2)

    while executing
"source tclScripts/synthesizeShell_adm-8k5.tcl"
    (file "tclScripts/createShell_adm-8k5.tcl" line 315)
update_compile_order -fileset sources_1
open_bd_design {/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/shell.bd}
Adding cell -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_0
INFO: [BD 41-434] Could not find an IP with XCI file by name: shell_util_vector_logic_0_0 
Adding cell -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_1
INFO: [BD 41-434] Could not find an IP with XCI file by name: shell_util_vector_logic_1_0 
Adding cell -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
INFO: [BD 41-434] Could not find an IP with XCI file by name: shell_clk_wiz_0_0 
Adding cell -- xilinx.com:ip:xlconstant:1.1 - gnd
INFO: [BD 41-434] Could not find an IP with XCI file by name: shell_gnd_0 
Adding cell -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_2
INFO: [BD 41-434] Could not find an IP with XCI file by name: shell_util_vector_logic_2_0 
Adding cell -- xilinx.com:hls:reverseEndian64:1.0 - reverseEndian64_0
INFO: [BD 41-434] Could not find an IP with XCI file by name: shell_reverseEndian64_0_0 
Adding cell -- xilinx.com:hls:reverseEndian64:1.0 - reverseEndian64_1
INFO: [BD 41-434] Could not find an IP with XCI file by name: shell_reverseEndian64_1_0 
INFO: [BD 41-434] Could not find an IP with XCI file by name: shell_axi_interconnect_0_0 
Adding cell -- xilinx.com:ip:axi_bram_ctrl:4.0 - axi_bram_ctrl_0
INFO: [BD 41-434] Could not find an IP with XCI file by name: shell_axi_bram_ctrl_0_0 
INFO: [xilinx.com:ip:axi_bram_ctrl:4.0-2] shell_axi_bram_ctrl_0_0: In IP Integrator, please note that memory depth value gets calculated based on the Data Width of the IP and Address range selected in the Address Editor.Incase a validation error occured on the range of this parameter, please check if the selected Data width and the Address Range are valid. For valid Data width and memory depth values, please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.0-1] shell_axi_bram_ctrl_0_0: In IP Integrator, The Maximum address range supported is 2G. Selecting the address range more than 2G in the address editor may resets the value of Memory depth to default value (1024). please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.0-2] shell_axi_bram_ctrl_0_0: In IP Integrator, please note that memory depth value gets calculated based on the Data Width of the IP and Address range selected in the Address Editor.Incase a validation error occured on the range of this parameter, please check if the selected Data width and the Address Range are valid. For valid Data width and memory depth values, please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.0-1] shell_axi_bram_ctrl_0_0: In IP Integrator, The Maximum address range supported is 2G. Selecting the address range more than 2G in the address editor may resets the value of Memory depth to default value (1024). please refer to the AXI BRAM Controller Product Guide.
Adding cell -- xilinx.com:ip:blk_mem_gen:8.4 - blk_mem_gen_0
INFO: [BD 41-434] Could not find an IP with XCI file by name: shell_blk_mem_gen_0_0 
INFO: [Device 21-403] Loading part xcku115-flva1517-2-e
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
INFO: [BD 41-434] Could not find an IP with XCI file by name: shell_xbar_0 
Adding cell -- xilinx.com:ip:axi_clock_converter:2.1 - auto_cc
INFO: [BD 41-434] Could not find an IP with XCI file by name: shell_auto_cc_1 
Adding cell -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
INFO: [BD 41-434] Could not find an IP with XCI file by name: shell_auto_ds_3 
Adding cell -- xilinx.com:ip:axi_clock_converter:2.1 - auto_cc
INFO: [BD 41-434] Could not find an IP with XCI file by name: shell_auto_cc_2 
Adding cell -- xilinx.com:ip:microblaze:10.0 - microblaze_0
INFO: [BD 41-434] Could not find an IP with XCI file by name: shell_microblaze_0_0 
Adding cell -- xilinx.com:hls:axiStreamGate:1.0 - axiStreamGate_0
INFO: [BD 41-434] Could not find an IP with XCI file by name: shell_axiStreamGate_0_0 
Adding cell -- xilinx.com:ip:mdm:3.2 - mdm_1
INFO: [BD 41-434] Could not find an IP with XCI file by name: shell_mdm_1_0 
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_clk_wiz_0_100M
INFO: [BD 41-434] Could not find an IP with XCI file by name: shell_rst_clk_wiz_0_100M_0 
INFO: [BD 41-434] Could not find an IP with XCI file by name: shell_microblaze_0_axi_periph_0 
Adding cell -- xilinx.com:ip:axi_hwicap:3.0 - axi_hwicap_0
INFO: [BD 41-434] Could not find an IP with XCI file by name: shell_axi_hwicap_0_0 
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
INFO: [BD 41-434] Could not find an IP with XCI file by name: shell_xbar_1 
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
INFO: [BD 41-434] Could not find an IP with XCI file by name: shell_auto_pc_0 
Adding cell -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
INFO: [BD 41-434] Could not find an IP with XCI file by name: shell_auto_us_0 
Adding cell -- xilinx.com:ip:axi_clock_converter:2.1 - auto_cc
Adding cell -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
INFO: [BD 41-434] Could not find an IP with XCI file by name: shell_auto_ds_2 
Adding cell -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding cell -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding cell -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
INFO: [BD 41-434] Could not find an IP with XCI file by name: shell_auto_us_1 
Adding cell -- xilinx.com:ip:lmb_v10:3.0 - dlmb_v10
INFO: [BD 41-434] Could not find an IP with XCI file by name: shell_dlmb_v10_0 
Adding cell -- xilinx.com:ip:lmb_v10:3.0 - ilmb_v10
INFO: [BD 41-434] Could not find an IP with XCI file by name: shell_ilmb_v10_0 
Adding cell -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - dlmb_bram_if_cntlr
INFO: [BD 41-434] Could not find an IP with XCI file by name: shell_dlmb_bram_if_cntlr_0 
Adding cell -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - ilmb_bram_if_cntlr
INFO: [BD 41-434] Could not find an IP with XCI file by name: shell_ilmb_bram_if_cntlr_0 
Adding cell -- xilinx.com:ip:blk_mem_gen:8.4 - lmb_bram
INFO: [BD 41-434] Could not find an IP with XCI file by name: shell_lmb_bram_0 
Adding cell -- xilinx.com:ip:xdma:4.1 - xdma_0
INFO: [BD 41-434] Could not find an IP with XCI file by name: shell_xdma_0_0 
Adding cell -- xilinx.com:ip:util_ds_buf:2.1 - util_ds_buf
INFO: [BD 41-434] Could not find an IP with XCI file by name: shell_util_ds_buf_0 
Adding cell -- xilinx.com:ip:xlconstant:1.1 - gnd
INFO: [BD 41-434] Could not find an IP with XCI file by name: shell_gnd_1 
Adding cell -- xilinx.com:ip:axis_register_slice:1.1 - tx_register_slice_0
INFO: [BD 41-434] Could not find an IP with XCI file by name: shell_tx_register_slice_0_0 
Adding cell -- xilinx.com:ip:axi_10g_ethernet:3.1 - axi_10g_ethernet_0
INFO: [BD 41-434] Could not find an IP with XCI file by name: shell_axi_10g_ethernet_0_0 
create_bd_cell: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 7119.520 ; gain = 0.000 ; free physical = 5902 ; free virtual = 36259
</xmac/s_axi/Reg> is being mapped into </s_axi> at <0x44A00000 [ 64K ]>
create_bd_cell: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 7119.520 ; gain = 0.000 ; free physical = 5903 ; free virtual = 36261
WARNING: [BD 5-233] No interface ports matched 'get_bd_intf_ports -filter {Mode=="Slave" && VLNV=="xilinx.com:interface:aximm_rtl:1.0"}'
Adding cell -- xilinx.com:ip:xlconstant:1.1 - mac_config_vector
INFO: [BD 41-434] Could not find an IP with XCI file by name: shell_mac_config_vector_0 
Adding cell -- xilinx.com:ip:xlconstant:1.1 - tx_ifg_tuser
INFO: [BD 41-434] Could not find an IP with XCI file by name: shell_tx_ifg_tuser_0 
Adding cell -- xilinx.com:ip:xlconstant:1.1 - ifg_delay
INFO: [BD 41-434] Could not find an IP with XCI file by name: shell_ifg_delay_0 
Adding cell -- xilinx.com:ip:xlconstant:1.1 - vcc
INFO: [BD 41-434] Could not find an IP with XCI file by name: shell_vcc_0 
Adding cell -- xilinx.com:ip:xlconstant:1.1 - pcs_config_vector
INFO: [BD 41-434] Could not find an IP with XCI file by name: shell_pcs_config_vector_0 
Adding cell -- xilinx.com:ip:axis_register_slice:1.1 - rx_register_slice_1
INFO: [BD 41-434] Could not find an IP with XCI file by name: shell_rx_register_slice_1_0 
Adding cell -- xilinx.com:ip:axis_data_fifo:1.1 - rx_data_fifo_1
INFO: [BD 41-434] Could not find an IP with XCI file by name: shell_rx_data_fifo_1_0 
Adding cell -- xilinx.com:ip:axis_data_fifo:1.1 - tx_data_fifo_0
INFO: [BD 41-434] Could not find an IP with XCI file by name: shell_tx_data_fifo_0_0 
Successfully read diagram <shell> from BD file </nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/shell.bd>
INFO: [BD 41-433] 
Design successfully migrated to use XCI files...
Wrote  : </nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ui/bd_d9cfc7b0.ui> 
open_bd_design: Time (s): cpu = 00:01:17 ; elapsed = 00:01:33 . Memory (MB): peak = 7204.277 ; gain = 986.746 ; free physical = 5807 ; free virtual = 36167
validate_bd_design
CRITICAL WARNING: [BD 41-1343] Reset pin /control/axiStreamGate_0/ap_rst_n (associated clock /control/axiStreamGate_0/ap_clk) is connected to reset source /control/rst_clk_wiz_0_100M/peripheral_aresetn (synchronous to clock source /clk_wiz_0/clk_out1).
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /network/axi_10g_ethernet_0/txusrclk2_out.
CRITICAL WARNING: [BD 41-1343] Reset pin /control/microblaze_0_axi_periph/M02_ARESETN (associated clock /control/microblaze_0_axi_periph/M02_ACLK) is connected to reset source /control/rst_clk_wiz_0_100M/peripheral_aresetn (synchronous to clock source /clk_wiz_0/clk_out1).
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /network/axi_10g_ethernet_0/txusrclk2_out.
INFO: [xilinx.com:ip:axi_hwicap:3.0-1] /control/axi_hwicap_0 
                    ##########################################################################################
                    Clocks connected to AXI HWICAP are same. Configuring AXI HWICAP in SYNC mode ..........
                    ##########################################################################################
WARNING: [BD 41-926] Following properties on interface pin /network/axi_10g_ethernet_0/s_axis_tx have been updated from connected ip. They may not be synchronized with cell properties. You can set property on interface pin directly to confirm the value and resolve the warning.
	TDATA_NUM_BYTES=8
	LAYERED_METADATA=xilinx.com:interface:datatypes:1.0 {CLK {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}} TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 64} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}} TDATA_WIDTH 64}

WARNING: [BD 41-927] Following properties on pin /network/axi_10g_ethernet_0/dclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=shell_clk_wiz_0_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /network/axi_10g_ethernet_0/txusrclk2_out have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=bd_01e2_xpcs_0_txusrclk2_out 
validate_bd_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 7982.180 ; gain = 0.000 ; free physical = 5912 ; free virtual = 36221
validate_bd_design -force
CRITICAL WARNING: [BD 41-1343] Reset pin /control/axiStreamGate_0/ap_rst_n (associated clock /control/axiStreamGate_0/ap_clk) is connected to reset source /control/rst_clk_wiz_0_100M/peripheral_aresetn (synchronous to clock source /clk_wiz_0/clk_out1).
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /network/axi_10g_ethernet_0/txusrclk2_out.
CRITICAL WARNING: [BD 41-1343] Reset pin /control/microblaze_0_axi_periph/M02_ARESETN (associated clock /control/microblaze_0_axi_periph/M02_ACLK) is connected to reset source /control/rst_clk_wiz_0_100M/peripheral_aresetn (synchronous to clock source /clk_wiz_0/clk_out1).
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /network/axi_10g_ethernet_0/txusrclk2_out.
INFO: [xilinx.com:ip:axi_hwicap:3.0-1] /control/axi_hwicap_0 
                    ##########################################################################################
                    Clocks connected to AXI HWICAP are same. Configuring AXI HWICAP in SYNC mode ..........
                    ##########################################################################################
WARNING: [BD 41-926] Following properties on interface pin /network/axi_10g_ethernet_0/s_axis_tx have been updated from connected ip. They may not be synchronized with cell properties. You can set property on interface pin directly to confirm the value and resolve the warning.
	TDATA_NUM_BYTES=8
	LAYERED_METADATA=xilinx.com:interface:datatypes:1.0 {CLK {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}} TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 64} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}} TDATA_WIDTH 64}

WARNING: [BD 41-927] Following properties on pin /network/axi_10g_ethernet_0/dclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=shell_clk_wiz_0_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /network/axi_10g_ethernet_0/txusrclk2_out have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=bd_01e2_xpcs_0_txusrclk2_out 
validate_bd_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 7982.180 ; gain = 0.000 ; free physical = 6849 ; free virtual = 37063
validate_bd_design -force
CRITICAL WARNING: [BD 41-1343] Reset pin /control/axiStreamGate_0/ap_rst_n (associated clock /control/axiStreamGate_0/ap_clk) is connected to reset source /control/rst_clk_wiz_0_100M/peripheral_aresetn (synchronous to clock source /clk_wiz_0/clk_out1).
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /network/axi_10g_ethernet_0/txusrclk2_out.
CRITICAL WARNING: [BD 41-1343] Reset pin /control/microblaze_0_axi_periph/M02_ARESETN (associated clock /control/microblaze_0_axi_periph/M02_ACLK) is connected to reset source /control/rst_clk_wiz_0_100M/peripheral_aresetn (synchronous to clock source /clk_wiz_0/clk_out1).
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /network/axi_10g_ethernet_0/txusrclk2_out.
INFO: [xilinx.com:ip:axi_hwicap:3.0-1] /control/axi_hwicap_0 
                    ##########################################################################################
                    Clocks connected to AXI HWICAP are same. Configuring AXI HWICAP in SYNC mode ..........
                    ##########################################################################################
WARNING: [BD 41-926] Following properties on interface pin /network/axi_10g_ethernet_0/s_axis_tx have been updated from connected ip. They may not be synchronized with cell properties. You can set property on interface pin directly to confirm the value and resolve the warning.
	TDATA_NUM_BYTES=8
	LAYERED_METADATA=xilinx.com:interface:datatypes:1.0 {CLK {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}} TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 64} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}} TDATA_WIDTH 64}

WARNING: [BD 41-927] Following properties on pin /network/axi_10g_ethernet_0/dclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=shell_clk_wiz_0_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /network/axi_10g_ethernet_0/txusrclk2_out have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=bd_01e2_xpcs_0_txusrclk2_out 
validate_bd_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 7982.180 ; gain = 0.000 ; free physical = 6850 ; free virtual = 37064
validate_bd_design -force
CRITICAL WARNING: [BD 41-1343] Reset pin /control/axiStreamGate_0/ap_rst_n (associated clock /control/axiStreamGate_0/ap_clk) is connected to reset source /control/rst_clk_wiz_0_100M/peripheral_aresetn (synchronous to clock source /clk_wiz_0/clk_out1).
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /network/axi_10g_ethernet_0/txusrclk2_out.
CRITICAL WARNING: [BD 41-1343] Reset pin /control/microblaze_0_axi_periph/M02_ARESETN (associated clock /control/microblaze_0_axi_periph/M02_ACLK) is connected to reset source /control/rst_clk_wiz_0_100M/peripheral_aresetn (synchronous to clock source /clk_wiz_0/clk_out1).
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /network/axi_10g_ethernet_0/txusrclk2_out.
INFO: [xilinx.com:ip:axi_hwicap:3.0-1] /control/axi_hwicap_0 
                    ##########################################################################################
                    Clocks connected to AXI HWICAP are same. Configuring AXI HWICAP in SYNC mode ..........
                    ##########################################################################################
WARNING: [BD 41-926] Following properties on interface pin /network/axi_10g_ethernet_0/s_axis_tx have been updated from connected ip. They may not be synchronized with cell properties. You can set property on interface pin directly to confirm the value and resolve the warning.
	TDATA_NUM_BYTES=8
	LAYERED_METADATA=xilinx.com:interface:datatypes:1.0 {CLK {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}} TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 64} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}} TDATA_WIDTH 64}

WARNING: [BD 41-927] Following properties on pin /network/axi_10g_ethernet_0/dclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=shell_clk_wiz_0_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /network/axi_10g_ethernet_0/txusrclk2_out have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=bd_01e2_xpcs_0_txusrclk2_out 
validate_bd_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 7982.180 ; gain = 0.000 ; free physical = 6255 ; free virtual = 36523
open_bd_design {/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/defaultFifo/pr.bd}
Adding cell -- xilinx.com:ip:blk_mem_gen:8.3 - blk_mem_gen_0
INFO: [BD 41-434] Could not find an IP with XCI file by name: pr_blk_mem_gen_0_0 
ERROR: [BD 41-1712] The specified IP 'xilinx.com:ip:blk_mem_gen:8.3' does not support the current part 'xcku115-flva1517-2-e'

ERROR: [BD 41-595] Failed to add BD cell <blk_mem_gen_0>
ERROR: [BD 41-1157] Failed to parse Design <pr> from BD file </nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/defaultFifo/pr.bd>
ERROR: [BD 41-425] Failed to read Diagram <pr> from BD file </nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/defaultFifo/pr.bd>
ERROR: [Common 17-39] 'open_bd_design' failed due to earlier errors.
save_bd_design
Wrote  : </nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/shell.bd> 
Wrote  : </nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ui/bd_d9cfc7b0.ui> 
exit
INFO: [Common 17-206] Exiting Vivado at Thu May  3 11:40:51 2018...
