
vrs_project.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000013c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001864  0800013c  0800013c  0001013c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000008c  080019a0  080019a0  000119a0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000008  08001a2c  08001a2c  00011a2c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  08001a34  08001a34  00011a34  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         000000a8  20000000  08001a38  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          00000230  200000a8  08001ae0  000200a8  2**2
                  ALLOC
  7 ._user_heap_stack 00000400  200002d8  08001ae0  000202d8  2**0
                  ALLOC
  8 .ARM.attributes 00000029  00000000  00000000  000200a8  2**0
                  CONTENTS, READONLY
  9 .debug_info   00004f5b  00000000  00000000  000200d1  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 000014bd  00000000  00000000  0002502c  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 00000640  00000000  00000000  000264f0  2**3
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000568  00000000  00000000  00026b30  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   00002c85  00000000  00000000  00027098  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    00002090  00000000  00000000  00029d1d  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .comment      0000007e  00000000  00000000  0002bdad  2**0
                  CONTENTS, READONLY
 16 .debug_frame  00001c34  00000000  00000000  0002be2c  2**2
                  CONTENTS, READONLY, DEBUGGING
 17 .stab         0000003c  00000000  00000000  0002da60  2**2
                  CONTENTS, READONLY, DEBUGGING
 18 .stabstr      000000ac  00000000  00000000  0002da9c  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

0800013c <__do_global_dtors_aux>:
 800013c:	b510      	push	{r4, lr}
 800013e:	4c05      	ldr	r4, [pc, #20]	; (8000154 <__do_global_dtors_aux+0x18>)
 8000140:	7823      	ldrb	r3, [r4, #0]
 8000142:	b933      	cbnz	r3, 8000152 <__do_global_dtors_aux+0x16>
 8000144:	4b04      	ldr	r3, [pc, #16]	; (8000158 <__do_global_dtors_aux+0x1c>)
 8000146:	b113      	cbz	r3, 800014e <__do_global_dtors_aux+0x12>
 8000148:	4804      	ldr	r0, [pc, #16]	; (800015c <__do_global_dtors_aux+0x20>)
 800014a:	f3af 8000 	nop.w
 800014e:	2301      	movs	r3, #1
 8000150:	7023      	strb	r3, [r4, #0]
 8000152:	bd10      	pop	{r4, pc}
 8000154:	200000a8 	.word	0x200000a8
 8000158:	00000000 	.word	0x00000000
 800015c:	08001988 	.word	0x08001988

08000160 <frame_dummy>:
 8000160:	b508      	push	{r3, lr}
 8000162:	4b03      	ldr	r3, [pc, #12]	; (8000170 <frame_dummy+0x10>)
 8000164:	b11b      	cbz	r3, 800016e <frame_dummy+0xe>
 8000166:	4903      	ldr	r1, [pc, #12]	; (8000174 <frame_dummy+0x14>)
 8000168:	4803      	ldr	r0, [pc, #12]	; (8000178 <frame_dummy+0x18>)
 800016a:	f3af 8000 	nop.w
 800016e:	bd08      	pop	{r3, pc}
 8000170:	00000000 	.word	0x00000000
 8000174:	200000ac 	.word	0x200000ac
 8000178:	08001988 	.word	0x08001988

0800017c <NVIC_PriorityGroupConfig>:
  *     @arg NVIC_PriorityGroup_4: 4 bits for preemption priority.
  *                                0 bits for subpriority.
  * @retval None
  */
void NVIC_PriorityGroupConfig(uint32_t NVIC_PriorityGroup)
{
 800017c:	b480      	push	{r7}
 800017e:	b083      	sub	sp, #12
 8000180:	af00      	add	r7, sp, #0
 8000182:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(NVIC_PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to NVIC_PriorityGroup value */
  SCB->AIRCR = AIRCR_VECTKEY_MASK | NVIC_PriorityGroup;
 8000184:	4a05      	ldr	r2, [pc, #20]	; (800019c <NVIC_PriorityGroupConfig+0x20>)
 8000186:	687b      	ldr	r3, [r7, #4]
 8000188:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800018c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000190:	60d3      	str	r3, [r2, #12]
}
 8000192:	bf00      	nop
 8000194:	370c      	adds	r7, #12
 8000196:	46bd      	mov	sp, r7
 8000198:	bc80      	pop	{r7}
 800019a:	4770      	bx	lr
 800019c:	e000ed00 	.word	0xe000ed00

080001a0 <NVIC_Init>:
  * @param  NVIC_InitStruct: pointer to a NVIC_InitTypeDef structure that contains
  *         the configuration information for the specified NVIC peripheral.
  * @retval None
  */
void NVIC_Init(NVIC_InitTypeDef* NVIC_InitStruct)
{
 80001a0:	b480      	push	{r7}
 80001a2:	b085      	sub	sp, #20
 80001a4:	af00      	add	r7, sp, #0
 80001a6:	6078      	str	r0, [r7, #4]
  uint8_t tmppriority = 0x00, tmppre = 0x00, tmpsub = 0x0F;
 80001a8:	2300      	movs	r3, #0
 80001aa:	73fb      	strb	r3, [r7, #15]
 80001ac:	2300      	movs	r3, #0
 80001ae:	73bb      	strb	r3, [r7, #14]
 80001b0:	230f      	movs	r3, #15
 80001b2:	737b      	strb	r3, [r7, #13]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NVIC_InitStruct->NVIC_IRQChannelCmd));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority));  
  assert_param(IS_NVIC_SUB_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelSubPriority));
    
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
 80001b4:	687b      	ldr	r3, [r7, #4]
 80001b6:	78db      	ldrb	r3, [r3, #3]
 80001b8:	2b00      	cmp	r3, #0
 80001ba:	d038      	beq.n	800022e <NVIC_Init+0x8e>
  {
    /* Compute the Corresponding IRQ Priority --------------------------------*/    
    tmppriority = (0x700 - ((SCB->AIRCR) & (uint32_t)0x700))>> 0x08;
 80001bc:	4b26      	ldr	r3, [pc, #152]	; (8000258 <NVIC_Init+0xb8>)
 80001be:	68db      	ldr	r3, [r3, #12]
 80001c0:	43db      	mvns	r3, r3
 80001c2:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80001c6:	0a1b      	lsrs	r3, r3, #8
 80001c8:	73fb      	strb	r3, [r7, #15]
    tmppre = (0x4 - tmppriority);
 80001ca:	7bfb      	ldrb	r3, [r7, #15]
 80001cc:	f1c3 0304 	rsb	r3, r3, #4
 80001d0:	73bb      	strb	r3, [r7, #14]
    tmpsub = tmpsub >> tmppriority;
 80001d2:	7b7a      	ldrb	r2, [r7, #13]
 80001d4:	7bfb      	ldrb	r3, [r7, #15]
 80001d6:	fa42 f303 	asr.w	r3, r2, r3
 80001da:	737b      	strb	r3, [r7, #13]

    tmppriority = (uint32_t)NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
 80001dc:	687b      	ldr	r3, [r7, #4]
 80001de:	785b      	ldrb	r3, [r3, #1]
 80001e0:	461a      	mov	r2, r3
 80001e2:	7bbb      	ldrb	r3, [r7, #14]
 80001e4:	fa02 f303 	lsl.w	r3, r2, r3
 80001e8:	73fb      	strb	r3, [r7, #15]
    tmppriority |=  (uint8_t)(NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub);
 80001ea:	687b      	ldr	r3, [r7, #4]
 80001ec:	789a      	ldrb	r2, [r3, #2]
 80001ee:	7b7b      	ldrb	r3, [r7, #13]
 80001f0:	4013      	ands	r3, r2
 80001f2:	b2da      	uxtb	r2, r3
 80001f4:	7bfb      	ldrb	r3, [r7, #15]
 80001f6:	4313      	orrs	r3, r2
 80001f8:	73fb      	strb	r3, [r7, #15]
    tmppriority = tmppriority << 0x04;
 80001fa:	7bfb      	ldrb	r3, [r7, #15]
 80001fc:	011b      	lsls	r3, r3, #4
 80001fe:	73fb      	strb	r3, [r7, #15]
        
    NVIC->IP[NVIC_InitStruct->NVIC_IRQChannel] = tmppriority;
 8000200:	4a16      	ldr	r2, [pc, #88]	; (800025c <NVIC_Init+0xbc>)
 8000202:	687b      	ldr	r3, [r7, #4]
 8000204:	781b      	ldrb	r3, [r3, #0]
 8000206:	4413      	add	r3, r2
 8000208:	7bfa      	ldrb	r2, [r7, #15]
 800020a:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
    
    /* Enable the Selected IRQ Channels --------------------------------------*/
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 800020e:	4a13      	ldr	r2, [pc, #76]	; (800025c <NVIC_Init+0xbc>)
 8000210:	687b      	ldr	r3, [r7, #4]
 8000212:	781b      	ldrb	r3, [r3, #0]
 8000214:	095b      	lsrs	r3, r3, #5
 8000216:	b2db      	uxtb	r3, r3
 8000218:	4618      	mov	r0, r3
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 800021a:	687b      	ldr	r3, [r7, #4]
 800021c:	781b      	ldrb	r3, [r3, #0]
 800021e:	f003 031f 	and.w	r3, r3, #31
 8000222:	2101      	movs	r1, #1
 8000224:	fa01 f303 	lsl.w	r3, r1, r3
    tmppriority = tmppriority << 0x04;
        
    NVIC->IP[NVIC_InitStruct->NVIC_IRQChannel] = tmppriority;
    
    /* Enable the Selected IRQ Channels --------------------------------------*/
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8000228:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
}
 800022c:	e00f      	b.n	800024e <NVIC_Init+0xae>
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
  else
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 800022e:	490b      	ldr	r1, [pc, #44]	; (800025c <NVIC_Init+0xbc>)
 8000230:	687b      	ldr	r3, [r7, #4]
 8000232:	781b      	ldrb	r3, [r3, #0]
 8000234:	095b      	lsrs	r3, r3, #5
 8000236:	b2db      	uxtb	r3, r3
 8000238:	4618      	mov	r0, r3
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 800023a:	687b      	ldr	r3, [r7, #4]
 800023c:	781b      	ldrb	r3, [r3, #0]
 800023e:	f003 031f 	and.w	r3, r3, #31
 8000242:	2201      	movs	r2, #1
 8000244:	409a      	lsls	r2, r3
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
  else
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8000246:	f100 0320 	add.w	r3, r0, #32
 800024a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
}
 800024e:	bf00      	nop
 8000250:	3714      	adds	r7, #20
 8000252:	46bd      	mov	sp, r7
 8000254:	bc80      	pop	{r7}
 8000256:	4770      	bx	lr
 8000258:	e000ed00 	.word	0xe000ed00
 800025c:	e000e100 	.word	0xe000e100

08000260 <GPIO_Init>:
  *         peripheral.

  * @retval None
  */
void GPIO_Init(GPIO_TypeDef* GPIOx, GPIO_InitTypeDef* GPIO_InitStruct)
{
 8000260:	b480      	push	{r7}
 8000262:	b087      	sub	sp, #28
 8000264:	af00      	add	r7, sp, #0
 8000266:	6078      	str	r0, [r7, #4]
 8000268:	6039      	str	r1, [r7, #0]
  uint32_t pinpos = 0x00, pos = 0x00 , currentpin = 0x00;
 800026a:	2300      	movs	r3, #0
 800026c:	617b      	str	r3, [r7, #20]
 800026e:	2300      	movs	r3, #0
 8000270:	613b      	str	r3, [r7, #16]
 8000272:	2300      	movs	r3, #0
 8000274:	60fb      	str	r3, [r7, #12]
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PUPD(GPIO_InitStruct->GPIO_PuPd));

  /* -------------------------Configure the port pins---------------- */
  /*-- GPIO Mode Configuration --*/
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 8000276:	2300      	movs	r3, #0
 8000278:	617b      	str	r3, [r7, #20]
 800027a:	e07e      	b.n	800037a <GPIO_Init+0x11a>
  {
    pos = ((uint32_t)0x01) << pinpos;
 800027c:	2201      	movs	r2, #1
 800027e:	697b      	ldr	r3, [r7, #20]
 8000280:	fa02 f303 	lsl.w	r3, r2, r3
 8000284:	613b      	str	r3, [r7, #16]

    /* Get the port pins position */
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;
 8000286:	683b      	ldr	r3, [r7, #0]
 8000288:	681a      	ldr	r2, [r3, #0]
 800028a:	693b      	ldr	r3, [r7, #16]
 800028c:	4013      	ands	r3, r2
 800028e:	60fb      	str	r3, [r7, #12]

    if (currentpin == pos)
 8000290:	68fa      	ldr	r2, [r7, #12]
 8000292:	693b      	ldr	r3, [r7, #16]
 8000294:	429a      	cmp	r2, r3
 8000296:	d16d      	bne.n	8000374 <GPIO_Init+0x114>
    {
      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
 8000298:	687b      	ldr	r3, [r7, #4]
 800029a:	681a      	ldr	r2, [r3, #0]
 800029c:	697b      	ldr	r3, [r7, #20]
 800029e:	005b      	lsls	r3, r3, #1
 80002a0:	2103      	movs	r1, #3
 80002a2:	fa01 f303 	lsl.w	r3, r1, r3
 80002a6:	43db      	mvns	r3, r3
 80002a8:	401a      	ands	r2, r3
 80002aa:	687b      	ldr	r3, [r7, #4]
 80002ac:	601a      	str	r2, [r3, #0]

      GPIOx->MODER |= (((uint32_t)GPIO_InitStruct->GPIO_Mode) << (pinpos * 2));
 80002ae:	687b      	ldr	r3, [r7, #4]
 80002b0:	681a      	ldr	r2, [r3, #0]
 80002b2:	683b      	ldr	r3, [r7, #0]
 80002b4:	791b      	ldrb	r3, [r3, #4]
 80002b6:	4619      	mov	r1, r3
 80002b8:	697b      	ldr	r3, [r7, #20]
 80002ba:	005b      	lsls	r3, r3, #1
 80002bc:	fa01 f303 	lsl.w	r3, r1, r3
 80002c0:	431a      	orrs	r2, r3
 80002c2:	687b      	ldr	r3, [r7, #4]
 80002c4:	601a      	str	r2, [r3, #0]

      if ((GPIO_InitStruct->GPIO_Mode == GPIO_Mode_OUT) || (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_AF))
 80002c6:	683b      	ldr	r3, [r7, #0]
 80002c8:	791b      	ldrb	r3, [r3, #4]
 80002ca:	2b01      	cmp	r3, #1
 80002cc:	d003      	beq.n	80002d6 <GPIO_Init+0x76>
 80002ce:	683b      	ldr	r3, [r7, #0]
 80002d0:	791b      	ldrb	r3, [r3, #4]
 80002d2:	2b02      	cmp	r3, #2
 80002d4:	d136      	bne.n	8000344 <GPIO_Init+0xe4>
      {
        /* Check Speed mode parameters */
        assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));

        /* Speed mode configuration */
        GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (pinpos * 2));
 80002d6:	687b      	ldr	r3, [r7, #4]
 80002d8:	689a      	ldr	r2, [r3, #8]
 80002da:	697b      	ldr	r3, [r7, #20]
 80002dc:	005b      	lsls	r3, r3, #1
 80002de:	2103      	movs	r1, #3
 80002e0:	fa01 f303 	lsl.w	r3, r1, r3
 80002e4:	43db      	mvns	r3, r3
 80002e6:	401a      	ands	r2, r3
 80002e8:	687b      	ldr	r3, [r7, #4]
 80002ea:	609a      	str	r2, [r3, #8]
        GPIOx->OSPEEDR |= ((uint32_t)(GPIO_InitStruct->GPIO_Speed) << (pinpos * 2));
 80002ec:	687b      	ldr	r3, [r7, #4]
 80002ee:	689a      	ldr	r2, [r3, #8]
 80002f0:	683b      	ldr	r3, [r7, #0]
 80002f2:	795b      	ldrb	r3, [r3, #5]
 80002f4:	4619      	mov	r1, r3
 80002f6:	697b      	ldr	r3, [r7, #20]
 80002f8:	005b      	lsls	r3, r3, #1
 80002fa:	fa01 f303 	lsl.w	r3, r1, r3
 80002fe:	431a      	orrs	r2, r3
 8000300:	687b      	ldr	r3, [r7, #4]
 8000302:	609a      	str	r2, [r3, #8]

        /*Check Output mode parameters */
        assert_param(IS_GPIO_OTYPE(GPIO_InitStruct->GPIO_OType));

        /* Output mode configuration */
        GPIOx->OTYPER  &= ~((GPIO_OTYPER_OT_0) << ((uint16_t)pinpos)) ;
 8000304:	687b      	ldr	r3, [r7, #4]
 8000306:	889b      	ldrh	r3, [r3, #4]
 8000308:	b29a      	uxth	r2, r3
 800030a:	697b      	ldr	r3, [r7, #20]
 800030c:	b29b      	uxth	r3, r3
 800030e:	2101      	movs	r1, #1
 8000310:	fa01 f303 	lsl.w	r3, r1, r3
 8000314:	b29b      	uxth	r3, r3
 8000316:	43db      	mvns	r3, r3
 8000318:	b29b      	uxth	r3, r3
 800031a:	4013      	ands	r3, r2
 800031c:	b29a      	uxth	r2, r3
 800031e:	687b      	ldr	r3, [r7, #4]
 8000320:	809a      	strh	r2, [r3, #4]
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
 8000322:	687b      	ldr	r3, [r7, #4]
 8000324:	889b      	ldrh	r3, [r3, #4]
 8000326:	b29b      	uxth	r3, r3
 8000328:	b21a      	sxth	r2, r3
 800032a:	683b      	ldr	r3, [r7, #0]
 800032c:	799b      	ldrb	r3, [r3, #6]
 800032e:	4619      	mov	r1, r3
 8000330:	697b      	ldr	r3, [r7, #20]
 8000332:	b29b      	uxth	r3, r3
 8000334:	fa01 f303 	lsl.w	r3, r1, r3
 8000338:	b21b      	sxth	r3, r3
 800033a:	4313      	orrs	r3, r2
 800033c:	b21b      	sxth	r3, r3
 800033e:	b29a      	uxth	r2, r3
 8000340:	687b      	ldr	r3, [r7, #4]
 8000342:	809a      	strh	r2, [r3, #4]
      }

      /* Pull-up Pull down resistor configuration */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
 8000344:	687b      	ldr	r3, [r7, #4]
 8000346:	68da      	ldr	r2, [r3, #12]
 8000348:	697b      	ldr	r3, [r7, #20]
 800034a:	b29b      	uxth	r3, r3
 800034c:	005b      	lsls	r3, r3, #1
 800034e:	2103      	movs	r1, #3
 8000350:	fa01 f303 	lsl.w	r3, r1, r3
 8000354:	43db      	mvns	r3, r3
 8000356:	401a      	ands	r2, r3
 8000358:	687b      	ldr	r3, [r7, #4]
 800035a:	60da      	str	r2, [r3, #12]
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
 800035c:	687b      	ldr	r3, [r7, #4]
 800035e:	68da      	ldr	r2, [r3, #12]
 8000360:	683b      	ldr	r3, [r7, #0]
 8000362:	79db      	ldrb	r3, [r3, #7]
 8000364:	4619      	mov	r1, r3
 8000366:	697b      	ldr	r3, [r7, #20]
 8000368:	005b      	lsls	r3, r3, #1
 800036a:	fa01 f303 	lsl.w	r3, r1, r3
 800036e:	431a      	orrs	r2, r3
 8000370:	687b      	ldr	r3, [r7, #4]
 8000372:	60da      	str	r2, [r3, #12]
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PUPD(GPIO_InitStruct->GPIO_PuPd));

  /* -------------------------Configure the port pins---------------- */
  /*-- GPIO Mode Configuration --*/
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 8000374:	697b      	ldr	r3, [r7, #20]
 8000376:	3301      	adds	r3, #1
 8000378:	617b      	str	r3, [r7, #20]
 800037a:	697b      	ldr	r3, [r7, #20]
 800037c:	2b0f      	cmp	r3, #15
 800037e:	f67f af7d 	bls.w	800027c <GPIO_Init+0x1c>
      /* Pull-up Pull down resistor configuration */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
    }
  }
}
 8000382:	bf00      	nop
 8000384:	371c      	adds	r7, #28
 8000386:	46bd      	mov	sp, r7
 8000388:	bc80      	pop	{r7}
 800038a:	4770      	bx	lr

0800038c <GPIO_SetBits>:
  *        accesses. In this way, there is no risk of an IRQ occurring between
  *        the read and the modify access.
  * @retval None
  */
void GPIO_SetBits(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800038c:	b480      	push	{r7}
 800038e:	b083      	sub	sp, #12
 8000390:	af00      	add	r7, sp, #0
 8000392:	6078      	str	r0, [r7, #4]
 8000394:	460b      	mov	r3, r1
 8000396:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  
  GPIOx->BSRRL = GPIO_Pin;
 8000398:	687b      	ldr	r3, [r7, #4]
 800039a:	887a      	ldrh	r2, [r7, #2]
 800039c:	831a      	strh	r2, [r3, #24]
}
 800039e:	bf00      	nop
 80003a0:	370c      	adds	r7, #12
 80003a2:	46bd      	mov	sp, r7
 80003a4:	bc80      	pop	{r7}
 80003a6:	4770      	bx	lr

080003a8 <GPIO_ResetBits>:
  *        accesses. In this way, there is no risk of an IRQ occurring between
  *        the read and the modify access.
  * @retval None
  */
void GPIO_ResetBits(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80003a8:	b480      	push	{r7}
 80003aa:	b083      	sub	sp, #12
 80003ac:	af00      	add	r7, sp, #0
 80003ae:	6078      	str	r0, [r7, #4]
 80003b0:	460b      	mov	r3, r1
 80003b2:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  
  GPIOx->BSRRH = GPIO_Pin;
 80003b4:	687b      	ldr	r3, [r7, #4]
 80003b6:	887a      	ldrh	r2, [r7, #2]
 80003b8:	835a      	strh	r2, [r3, #26]
}
 80003ba:	bf00      	nop
 80003bc:	370c      	adds	r7, #12
 80003be:	46bd      	mov	sp, r7
 80003c0:	bc80      	pop	{r7}
 80003c2:	4770      	bx	lr

080003c4 <GPIO_PinAFConfig>:
  *        alternate function I/O pins.  
  * @note EVENTOUT is not mapped on PH0, PH1 and PH2.  
  * @retval None
  */
void GPIO_PinAFConfig(GPIO_TypeDef* GPIOx, uint16_t GPIO_PinSource, uint8_t GPIO_AF)
{
 80003c4:	b480      	push	{r7}
 80003c6:	b085      	sub	sp, #20
 80003c8:	af00      	add	r7, sp, #0
 80003ca:	6078      	str	r0, [r7, #4]
 80003cc:	460b      	mov	r3, r1
 80003ce:	807b      	strh	r3, [r7, #2]
 80003d0:	4613      	mov	r3, r2
 80003d2:	707b      	strb	r3, [r7, #1]
  uint32_t temp = 0x00;
 80003d4:	2300      	movs	r3, #0
 80003d6:	60fb      	str	r3, [r7, #12]
  uint32_t temp_2 = 0x00;
 80003d8:	2300      	movs	r3, #0
 80003da:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN_SOURCE(GPIO_PinSource));
  assert_param(IS_GPIO_AF(GPIO_AF));
  
  temp = ((uint32_t)(GPIO_AF) << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4)) ;
 80003dc:	787a      	ldrb	r2, [r7, #1]
 80003de:	887b      	ldrh	r3, [r7, #2]
 80003e0:	f003 0307 	and.w	r3, r3, #7
 80003e4:	009b      	lsls	r3, r3, #2
 80003e6:	fa02 f303 	lsl.w	r3, r2, r3
 80003ea:	60fb      	str	r3, [r7, #12]
  GPIOx->AFR[GPIO_PinSource >> 0x03] &= ~((uint32_t)0xF << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4)) ;
 80003ec:	887b      	ldrh	r3, [r7, #2]
 80003ee:	08db      	lsrs	r3, r3, #3
 80003f0:	b29b      	uxth	r3, r3
 80003f2:	4618      	mov	r0, r3
 80003f4:	887b      	ldrh	r3, [r7, #2]
 80003f6:	08db      	lsrs	r3, r3, #3
 80003f8:	b29b      	uxth	r3, r3
 80003fa:	461a      	mov	r2, r3
 80003fc:	687b      	ldr	r3, [r7, #4]
 80003fe:	3208      	adds	r2, #8
 8000400:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8000404:	887b      	ldrh	r3, [r7, #2]
 8000406:	f003 0307 	and.w	r3, r3, #7
 800040a:	009b      	lsls	r3, r3, #2
 800040c:	210f      	movs	r1, #15
 800040e:	fa01 f303 	lsl.w	r3, r1, r3
 8000412:	43db      	mvns	r3, r3
 8000414:	ea02 0103 	and.w	r1, r2, r3
 8000418:	687b      	ldr	r3, [r7, #4]
 800041a:	f100 0208 	add.w	r2, r0, #8
 800041e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  temp_2 = GPIOx->AFR[GPIO_PinSource >> 0x03] | temp;
 8000422:	887b      	ldrh	r3, [r7, #2]
 8000424:	08db      	lsrs	r3, r3, #3
 8000426:	b29b      	uxth	r3, r3
 8000428:	461a      	mov	r2, r3
 800042a:	687b      	ldr	r3, [r7, #4]
 800042c:	3208      	adds	r2, #8
 800042e:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8000432:	68fb      	ldr	r3, [r7, #12]
 8000434:	4313      	orrs	r3, r2
 8000436:	60bb      	str	r3, [r7, #8]
  GPIOx->AFR[GPIO_PinSource >> 0x03] = temp_2;
 8000438:	887b      	ldrh	r3, [r7, #2]
 800043a:	08db      	lsrs	r3, r3, #3
 800043c:	b29b      	uxth	r3, r3
 800043e:	461a      	mov	r2, r3
 8000440:	687b      	ldr	r3, [r7, #4]
 8000442:	3208      	adds	r2, #8
 8000444:	68b9      	ldr	r1, [r7, #8]
 8000446:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
 800044a:	bf00      	nop
 800044c:	3714      	adds	r7, #20
 800044e:	46bd      	mov	sp, r7
 8000450:	bc80      	pop	{r7}
 8000452:	4770      	bx	lr

08000454 <RCC_HSICmd>:
  * @note   When the HSI is stopped, HSIRDY flag goes low after 6 HSI oscillator
  *         clock cycles.  
  * @retval None
  */
void RCC_HSICmd(FunctionalState NewState)
{
 8000454:	b480      	push	{r7}
 8000456:	b083      	sub	sp, #12
 8000458:	af00      	add	r7, sp, #0
 800045a:	4603      	mov	r3, r0
 800045c:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  *(__IO uint32_t *) CR_HSION_BB = (uint32_t)NewState;
 800045e:	4a04      	ldr	r2, [pc, #16]	; (8000470 <RCC_HSICmd+0x1c>)
 8000460:	79fb      	ldrb	r3, [r7, #7]
 8000462:	6013      	str	r3, [r2, #0]
}
 8000464:	bf00      	nop
 8000466:	370c      	adds	r7, #12
 8000468:	46bd      	mov	sp, r7
 800046a:	bc80      	pop	{r7}
 800046c:	4770      	bx	lr
 800046e:	bf00      	nop
 8000470:	42470000 	.word	0x42470000

08000474 <RCC_SYSCLKConfig>:
  *     @arg RCC_SYSCLKSource_HSE:    HSE selected as system clock source
  *     @arg RCC_SYSCLKSource_PLLCLK: PLL selected as system clock source
  * @retval None
  */
void RCC_SYSCLKConfig(uint32_t RCC_SYSCLKSource)
{
 8000474:	b480      	push	{r7}
 8000476:	b085      	sub	sp, #20
 8000478:	af00      	add	r7, sp, #0
 800047a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0;
 800047c:	2300      	movs	r3, #0
 800047e:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_RCC_SYSCLK_SOURCE(RCC_SYSCLKSource));
  
  tmpreg = RCC->CFGR;
 8000480:	4b09      	ldr	r3, [pc, #36]	; (80004a8 <RCC_SYSCLKConfig+0x34>)
 8000482:	689b      	ldr	r3, [r3, #8]
 8000484:	60fb      	str	r3, [r7, #12]
  
  /* Clear SW[1:0] bits */
  tmpreg &= ~RCC_CFGR_SW;
 8000486:	68fb      	ldr	r3, [r7, #12]
 8000488:	f023 0303 	bic.w	r3, r3, #3
 800048c:	60fb      	str	r3, [r7, #12]
  
  /* Set SW[1:0] bits according to RCC_SYSCLKSource value */
  tmpreg |= RCC_SYSCLKSource;
 800048e:	68fa      	ldr	r2, [r7, #12]
 8000490:	687b      	ldr	r3, [r7, #4]
 8000492:	4313      	orrs	r3, r2
 8000494:	60fb      	str	r3, [r7, #12]
  
  /* Store the new value */
  RCC->CFGR = tmpreg;
 8000496:	4a04      	ldr	r2, [pc, #16]	; (80004a8 <RCC_SYSCLKConfig+0x34>)
 8000498:	68fb      	ldr	r3, [r7, #12]
 800049a:	6093      	str	r3, [r2, #8]
}
 800049c:	bf00      	nop
 800049e:	3714      	adds	r7, #20
 80004a0:	46bd      	mov	sp, r7
 80004a2:	bc80      	pop	{r7}
 80004a4:	4770      	bx	lr
 80004a6:	bf00      	nop
 80004a8:	40023800 	.word	0x40023800

080004ac <RCC_GetClocksFreq>:
  *           configuration based on this function will be incorrect.
  *    
  * @retval None
  */
void RCC_GetClocksFreq(RCC_ClocksTypeDef* RCC_Clocks)
{
 80004ac:	b480      	push	{r7}
 80004ae:	b089      	sub	sp, #36	; 0x24
 80004b0:	af00      	add	r7, sp, #0
 80004b2:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0, pllmul = 0, plldiv = 0, pllsource = 0, presc = 0, msirange = 0;
 80004b4:	2300      	movs	r3, #0
 80004b6:	61fb      	str	r3, [r7, #28]
 80004b8:	2300      	movs	r3, #0
 80004ba:	61bb      	str	r3, [r7, #24]
 80004bc:	2300      	movs	r3, #0
 80004be:	617b      	str	r3, [r7, #20]
 80004c0:	2300      	movs	r3, #0
 80004c2:	613b      	str	r3, [r7, #16]
 80004c4:	2300      	movs	r3, #0
 80004c6:	60fb      	str	r3, [r7, #12]
 80004c8:	2300      	movs	r3, #0
 80004ca:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 80004cc:	4b5f      	ldr	r3, [pc, #380]	; (800064c <RCC_GetClocksFreq+0x1a0>)
 80004ce:	689b      	ldr	r3, [r3, #8]
 80004d0:	f003 030c 	and.w	r3, r3, #12
 80004d4:	61fb      	str	r3, [r7, #28]
  
  switch (tmp)
 80004d6:	69fb      	ldr	r3, [r7, #28]
 80004d8:	2b0c      	cmp	r3, #12
 80004da:	d865      	bhi.n	80005a8 <RCC_GetClocksFreq+0xfc>
 80004dc:	a201      	add	r2, pc, #4	; (adr r2, 80004e4 <RCC_GetClocksFreq+0x38>)
 80004de:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80004e2:	bf00      	nop
 80004e4:	08000519 	.word	0x08000519
 80004e8:	080005a9 	.word	0x080005a9
 80004ec:	080005a9 	.word	0x080005a9
 80004f0:	080005a9 	.word	0x080005a9
 80004f4:	08000539 	.word	0x08000539
 80004f8:	080005a9 	.word	0x080005a9
 80004fc:	080005a9 	.word	0x080005a9
 8000500:	080005a9 	.word	0x080005a9
 8000504:	08000541 	.word	0x08000541
 8000508:	080005a9 	.word	0x080005a9
 800050c:	080005a9 	.word	0x080005a9
 8000510:	080005a9 	.word	0x080005a9
 8000514:	08000549 	.word	0x08000549
  {
    case 0x00:  /* MSI used as system clock */
      msirange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> 13;
 8000518:	4b4c      	ldr	r3, [pc, #304]	; (800064c <RCC_GetClocksFreq+0x1a0>)
 800051a:	685b      	ldr	r3, [r3, #4]
 800051c:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 8000520:	0b5b      	lsrs	r3, r3, #13
 8000522:	60bb      	str	r3, [r7, #8]
      RCC_Clocks->SYSCLK_Frequency = (32768 * (1 << (msirange + 1)));
 8000524:	68bb      	ldr	r3, [r7, #8]
 8000526:	3301      	adds	r3, #1
 8000528:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 800052c:	fa02 f303 	lsl.w	r3, r2, r3
 8000530:	461a      	mov	r2, r3
 8000532:	687b      	ldr	r3, [r7, #4]
 8000534:	601a      	str	r2, [r3, #0]
      break;
 8000536:	e047      	b.n	80005c8 <RCC_GetClocksFreq+0x11c>
    case 0x04:  /* HSI used as system clock */
      RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
 8000538:	687b      	ldr	r3, [r7, #4]
 800053a:	4a45      	ldr	r2, [pc, #276]	; (8000650 <RCC_GetClocksFreq+0x1a4>)
 800053c:	601a      	str	r2, [r3, #0]
      break;
 800053e:	e043      	b.n	80005c8 <RCC_GetClocksFreq+0x11c>
    case 0x08:  /* HSE used as system clock */
      RCC_Clocks->SYSCLK_Frequency = HSE_VALUE;
 8000540:	687b      	ldr	r3, [r7, #4]
 8000542:	4a44      	ldr	r2, [pc, #272]	; (8000654 <RCC_GetClocksFreq+0x1a8>)
 8000544:	601a      	str	r2, [r3, #0]
      break;
 8000546:	e03f      	b.n	80005c8 <RCC_GetClocksFreq+0x11c>
    case 0x0C:  /* PLL used as system clock */
      /* Get PLL clock source and multiplication factor ----------------------*/
      pllmul = RCC->CFGR & RCC_CFGR_PLLMUL;
 8000548:	4b40      	ldr	r3, [pc, #256]	; (800064c <RCC_GetClocksFreq+0x1a0>)
 800054a:	689b      	ldr	r3, [r3, #8]
 800054c:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 8000550:	61bb      	str	r3, [r7, #24]
      plldiv = RCC->CFGR & RCC_CFGR_PLLDIV;
 8000552:	4b3e      	ldr	r3, [pc, #248]	; (800064c <RCC_GetClocksFreq+0x1a0>)
 8000554:	689b      	ldr	r3, [r3, #8]
 8000556:	f403 0340 	and.w	r3, r3, #12582912	; 0xc00000
 800055a:	617b      	str	r3, [r7, #20]
      pllmul = PLLMulTable[(pllmul >> 18)];
 800055c:	69bb      	ldr	r3, [r7, #24]
 800055e:	0c9b      	lsrs	r3, r3, #18
 8000560:	4a3d      	ldr	r2, [pc, #244]	; (8000658 <RCC_GetClocksFreq+0x1ac>)
 8000562:	5cd3      	ldrb	r3, [r2, r3]
 8000564:	b2db      	uxtb	r3, r3
 8000566:	61bb      	str	r3, [r7, #24]
      plldiv = (plldiv >> 22) + 1;
 8000568:	697b      	ldr	r3, [r7, #20]
 800056a:	0d9b      	lsrs	r3, r3, #22
 800056c:	3301      	adds	r3, #1
 800056e:	617b      	str	r3, [r7, #20]
      
      pllsource = RCC->CFGR & RCC_CFGR_PLLSRC;
 8000570:	4b36      	ldr	r3, [pc, #216]	; (800064c <RCC_GetClocksFreq+0x1a0>)
 8000572:	689b      	ldr	r3, [r3, #8]
 8000574:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000578:	613b      	str	r3, [r7, #16]

      if (pllsource == 0x00)
 800057a:	693b      	ldr	r3, [r7, #16]
 800057c:	2b00      	cmp	r3, #0
 800057e:	d109      	bne.n	8000594 <RCC_GetClocksFreq+0xe8>
      {
        /* HSI oscillator clock selected as PLL clock source */
        RCC_Clocks->SYSCLK_Frequency = (((HSI_VALUE) * pllmul) / plldiv);
 8000580:	69bb      	ldr	r3, [r7, #24]
 8000582:	4a33      	ldr	r2, [pc, #204]	; (8000650 <RCC_GetClocksFreq+0x1a4>)
 8000584:	fb02 f203 	mul.w	r2, r2, r3
 8000588:	697b      	ldr	r3, [r7, #20]
 800058a:	fbb2 f2f3 	udiv	r2, r2, r3
 800058e:	687b      	ldr	r3, [r7, #4]
 8000590:	601a      	str	r2, [r3, #0]
      else
      {
        /* HSE selected as PLL clock source */
        RCC_Clocks->SYSCLK_Frequency = (((HSE_VALUE) * pllmul) / plldiv);
      }
      break;
 8000592:	e019      	b.n	80005c8 <RCC_GetClocksFreq+0x11c>
        RCC_Clocks->SYSCLK_Frequency = (((HSI_VALUE) * pllmul) / plldiv);
      }
      else
      {
        /* HSE selected as PLL clock source */
        RCC_Clocks->SYSCLK_Frequency = (((HSE_VALUE) * pllmul) / plldiv);
 8000594:	69bb      	ldr	r3, [r7, #24]
 8000596:	4a2f      	ldr	r2, [pc, #188]	; (8000654 <RCC_GetClocksFreq+0x1a8>)
 8000598:	fb02 f203 	mul.w	r2, r2, r3
 800059c:	697b      	ldr	r3, [r7, #20]
 800059e:	fbb2 f2f3 	udiv	r2, r2, r3
 80005a2:	687b      	ldr	r3, [r7, #4]
 80005a4:	601a      	str	r2, [r3, #0]
      }
      break;
 80005a6:	e00f      	b.n	80005c8 <RCC_GetClocksFreq+0x11c>
    default: /* MSI used as system clock */
      msirange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> 13;
 80005a8:	4b28      	ldr	r3, [pc, #160]	; (800064c <RCC_GetClocksFreq+0x1a0>)
 80005aa:	685b      	ldr	r3, [r3, #4]
 80005ac:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 80005b0:	0b5b      	lsrs	r3, r3, #13
 80005b2:	60bb      	str	r3, [r7, #8]
      RCC_Clocks->SYSCLK_Frequency = (32768 * (1 << (msirange + 1)));
 80005b4:	68bb      	ldr	r3, [r7, #8]
 80005b6:	3301      	adds	r3, #1
 80005b8:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 80005bc:	fa02 f303 	lsl.w	r3, r2, r3
 80005c0:	461a      	mov	r2, r3
 80005c2:	687b      	ldr	r3, [r7, #4]
 80005c4:	601a      	str	r2, [r3, #0]
      break;
 80005c6:	bf00      	nop
  }
  /* Compute HCLK, PCLK1, PCLK2 and ADCCLK clocks frequencies ----------------*/
  /* Get HCLK prescaler */
  tmp = RCC->CFGR & RCC_CFGR_HPRE;
 80005c8:	4b20      	ldr	r3, [pc, #128]	; (800064c <RCC_GetClocksFreq+0x1a0>)
 80005ca:	689b      	ldr	r3, [r3, #8]
 80005cc:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80005d0:	61fb      	str	r3, [r7, #28]
  tmp = tmp >> 4;
 80005d2:	69fb      	ldr	r3, [r7, #28]
 80005d4:	091b      	lsrs	r3, r3, #4
 80005d6:	61fb      	str	r3, [r7, #28]
  presc = APBAHBPrescTable[tmp]; 
 80005d8:	4a20      	ldr	r2, [pc, #128]	; (800065c <RCC_GetClocksFreq+0x1b0>)
 80005da:	69fb      	ldr	r3, [r7, #28]
 80005dc:	4413      	add	r3, r2
 80005de:	781b      	ldrb	r3, [r3, #0]
 80005e0:	b2db      	uxtb	r3, r3
 80005e2:	60fb      	str	r3, [r7, #12]
  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency = RCC_Clocks->SYSCLK_Frequency >> presc;
 80005e4:	687b      	ldr	r3, [r7, #4]
 80005e6:	681a      	ldr	r2, [r3, #0]
 80005e8:	68fb      	ldr	r3, [r7, #12]
 80005ea:	40da      	lsrs	r2, r3
 80005ec:	687b      	ldr	r3, [r7, #4]
 80005ee:	605a      	str	r2, [r3, #4]

  /* Get PCLK1 prescaler */
  tmp = RCC->CFGR & RCC_CFGR_PPRE1;
 80005f0:	4b16      	ldr	r3, [pc, #88]	; (800064c <RCC_GetClocksFreq+0x1a0>)
 80005f2:	689b      	ldr	r3, [r3, #8]
 80005f4:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80005f8:	61fb      	str	r3, [r7, #28]
  tmp = tmp >> 8;
 80005fa:	69fb      	ldr	r3, [r7, #28]
 80005fc:	0a1b      	lsrs	r3, r3, #8
 80005fe:	61fb      	str	r3, [r7, #28]
  presc = APBAHBPrescTable[tmp];
 8000600:	4a16      	ldr	r2, [pc, #88]	; (800065c <RCC_GetClocksFreq+0x1b0>)
 8000602:	69fb      	ldr	r3, [r7, #28]
 8000604:	4413      	add	r3, r2
 8000606:	781b      	ldrb	r3, [r3, #0]
 8000608:	b2db      	uxtb	r3, r3
 800060a:	60fb      	str	r3, [r7, #12]
  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 800060c:	687b      	ldr	r3, [r7, #4]
 800060e:	685a      	ldr	r2, [r3, #4]
 8000610:	68fb      	ldr	r3, [r7, #12]
 8000612:	40da      	lsrs	r2, r3
 8000614:	687b      	ldr	r3, [r7, #4]
 8000616:	609a      	str	r2, [r3, #8]

  /* Get PCLK2 prescaler */
  tmp = RCC->CFGR & RCC_CFGR_PPRE2;
 8000618:	4b0c      	ldr	r3, [pc, #48]	; (800064c <RCC_GetClocksFreq+0x1a0>)
 800061a:	689b      	ldr	r3, [r3, #8]
 800061c:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
 8000620:	61fb      	str	r3, [r7, #28]
  tmp = tmp >> 11;
 8000622:	69fb      	ldr	r3, [r7, #28]
 8000624:	0adb      	lsrs	r3, r3, #11
 8000626:	61fb      	str	r3, [r7, #28]
  presc = APBAHBPrescTable[tmp];
 8000628:	4a0c      	ldr	r2, [pc, #48]	; (800065c <RCC_GetClocksFreq+0x1b0>)
 800062a:	69fb      	ldr	r3, [r7, #28]
 800062c:	4413      	add	r3, r2
 800062e:	781b      	ldrb	r3, [r3, #0]
 8000630:	b2db      	uxtb	r3, r3
 8000632:	60fb      	str	r3, [r7, #12]
  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 8000634:	687b      	ldr	r3, [r7, #4]
 8000636:	685a      	ldr	r2, [r3, #4]
 8000638:	68fb      	ldr	r3, [r7, #12]
 800063a:	40da      	lsrs	r2, r3
 800063c:	687b      	ldr	r3, [r7, #4]
 800063e:	60da      	str	r2, [r3, #12]
}
 8000640:	bf00      	nop
 8000642:	3724      	adds	r7, #36	; 0x24
 8000644:	46bd      	mov	sp, r7
 8000646:	bc80      	pop	{r7}
 8000648:	4770      	bx	lr
 800064a:	bf00      	nop
 800064c:	40023800 	.word	0x40023800
 8000650:	00f42400 	.word	0x00f42400
 8000654:	007a1200 	.word	0x007a1200
 8000658:	20000004 	.word	0x20000004
 800065c:	20000010 	.word	0x20000010

08000660 <RCC_AHBPeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *         This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHBPeriphClockCmd(uint32_t RCC_AHBPeriph, FunctionalState NewState)
{
 8000660:	b480      	push	{r7}
 8000662:	b083      	sub	sp, #12
 8000664:	af00      	add	r7, sp, #0
 8000666:	6078      	str	r0, [r7, #4]
 8000668:	460b      	mov	r3, r1
 800066a:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_AHB_PERIPH(RCC_AHBPeriph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 800066c:	78fb      	ldrb	r3, [r7, #3]
 800066e:	2b00      	cmp	r3, #0
 8000670:	d006      	beq.n	8000680 <RCC_AHBPeriphClockCmd+0x20>
  {
    RCC->AHBENR |= RCC_AHBPeriph;
 8000672:	4909      	ldr	r1, [pc, #36]	; (8000698 <RCC_AHBPeriphClockCmd+0x38>)
 8000674:	4b08      	ldr	r3, [pc, #32]	; (8000698 <RCC_AHBPeriphClockCmd+0x38>)
 8000676:	69da      	ldr	r2, [r3, #28]
 8000678:	687b      	ldr	r3, [r7, #4]
 800067a:	4313      	orrs	r3, r2
 800067c:	61cb      	str	r3, [r1, #28]
  }
  else
  {
    RCC->AHBENR &= ~RCC_AHBPeriph;
  }
}
 800067e:	e006      	b.n	800068e <RCC_AHBPeriphClockCmd+0x2e>
  {
    RCC->AHBENR |= RCC_AHBPeriph;
  }
  else
  {
    RCC->AHBENR &= ~RCC_AHBPeriph;
 8000680:	4905      	ldr	r1, [pc, #20]	; (8000698 <RCC_AHBPeriphClockCmd+0x38>)
 8000682:	4b05      	ldr	r3, [pc, #20]	; (8000698 <RCC_AHBPeriphClockCmd+0x38>)
 8000684:	69da      	ldr	r2, [r3, #28]
 8000686:	687b      	ldr	r3, [r7, #4]
 8000688:	43db      	mvns	r3, r3
 800068a:	4013      	ands	r3, r2
 800068c:	61cb      	str	r3, [r1, #28]
  }
}
 800068e:	bf00      	nop
 8000690:	370c      	adds	r7, #12
 8000692:	46bd      	mov	sp, r7
 8000694:	bc80      	pop	{r7}
 8000696:	4770      	bx	lr
 8000698:	40023800 	.word	0x40023800

0800069c <RCC_APB2PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *         This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB2PeriphClockCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
{
 800069c:	b480      	push	{r7}
 800069e:	b083      	sub	sp, #12
 80006a0:	af00      	add	r7, sp, #0
 80006a2:	6078      	str	r0, [r7, #4]
 80006a4:	460b      	mov	r3, r1
 80006a6:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 80006a8:	78fb      	ldrb	r3, [r7, #3]
 80006aa:	2b00      	cmp	r3, #0
 80006ac:	d006      	beq.n	80006bc <RCC_APB2PeriphClockCmd+0x20>
  {
    RCC->APB2ENR |= RCC_APB2Periph;
 80006ae:	4909      	ldr	r1, [pc, #36]	; (80006d4 <RCC_APB2PeriphClockCmd+0x38>)
 80006b0:	4b08      	ldr	r3, [pc, #32]	; (80006d4 <RCC_APB2PeriphClockCmd+0x38>)
 80006b2:	6a1a      	ldr	r2, [r3, #32]
 80006b4:	687b      	ldr	r3, [r7, #4]
 80006b6:	4313      	orrs	r3, r2
 80006b8:	620b      	str	r3, [r1, #32]
  }
  else
  {
    RCC->APB2ENR &= ~RCC_APB2Periph;
  }
}
 80006ba:	e006      	b.n	80006ca <RCC_APB2PeriphClockCmd+0x2e>
  {
    RCC->APB2ENR |= RCC_APB2Periph;
  }
  else
  {
    RCC->APB2ENR &= ~RCC_APB2Periph;
 80006bc:	4905      	ldr	r1, [pc, #20]	; (80006d4 <RCC_APB2PeriphClockCmd+0x38>)
 80006be:	4b05      	ldr	r3, [pc, #20]	; (80006d4 <RCC_APB2PeriphClockCmd+0x38>)
 80006c0:	6a1a      	ldr	r2, [r3, #32]
 80006c2:	687b      	ldr	r3, [r7, #4]
 80006c4:	43db      	mvns	r3, r3
 80006c6:	4013      	ands	r3, r2
 80006c8:	620b      	str	r3, [r1, #32]
  }
}
 80006ca:	bf00      	nop
 80006cc:	370c      	adds	r7, #12
 80006ce:	46bd      	mov	sp, r7
 80006d0:	bc80      	pop	{r7}
 80006d2:	4770      	bx	lr
 80006d4:	40023800 	.word	0x40023800

080006d8 <RCC_APB1PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *         This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB1PeriphClockCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
{
 80006d8:	b480      	push	{r7}
 80006da:	b083      	sub	sp, #12
 80006dc:	af00      	add	r7, sp, #0
 80006de:	6078      	str	r0, [r7, #4]
 80006e0:	460b      	mov	r3, r1
 80006e2:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 80006e4:	78fb      	ldrb	r3, [r7, #3]
 80006e6:	2b00      	cmp	r3, #0
 80006e8:	d006      	beq.n	80006f8 <RCC_APB1PeriphClockCmd+0x20>
  {
    RCC->APB1ENR |= RCC_APB1Periph;
 80006ea:	4909      	ldr	r1, [pc, #36]	; (8000710 <RCC_APB1PeriphClockCmd+0x38>)
 80006ec:	4b08      	ldr	r3, [pc, #32]	; (8000710 <RCC_APB1PeriphClockCmd+0x38>)
 80006ee:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80006f0:	687b      	ldr	r3, [r7, #4]
 80006f2:	4313      	orrs	r3, r2
 80006f4:	624b      	str	r3, [r1, #36]	; 0x24
  }
  else
  {
    RCC->APB1ENR &= ~RCC_APB1Periph;
  }
}
 80006f6:	e006      	b.n	8000706 <RCC_APB1PeriphClockCmd+0x2e>
  {
    RCC->APB1ENR |= RCC_APB1Periph;
  }
  else
  {
    RCC->APB1ENR &= ~RCC_APB1Periph;
 80006f8:	4905      	ldr	r1, [pc, #20]	; (8000710 <RCC_APB1PeriphClockCmd+0x38>)
 80006fa:	4b05      	ldr	r3, [pc, #20]	; (8000710 <RCC_APB1PeriphClockCmd+0x38>)
 80006fc:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80006fe:	687b      	ldr	r3, [r7, #4]
 8000700:	43db      	mvns	r3, r3
 8000702:	4013      	ands	r3, r2
 8000704:	624b      	str	r3, [r1, #36]	; 0x24
  }
}
 8000706:	bf00      	nop
 8000708:	370c      	adds	r7, #12
 800070a:	46bd      	mov	sp, r7
 800070c:	bc80      	pop	{r7}
 800070e:	4770      	bx	lr
 8000710:	40023800 	.word	0x40023800

08000714 <RCC_GetFlagStatus>:
  *     @arg RCC_FLAG_WWDGRST: Window Watchdog reset
  *     @arg RCC_FLAG_LPWRRST: Low Power reset
  * @retval The new state of RCC_FLAG (SET or RESET).
  */
FlagStatus RCC_GetFlagStatus(uint8_t RCC_FLAG)
{
 8000714:	b480      	push	{r7}
 8000716:	b087      	sub	sp, #28
 8000718:	af00      	add	r7, sp, #0
 800071a:	4603      	mov	r3, r0
 800071c:	71fb      	strb	r3, [r7, #7]
  uint32_t tmp = 0;
 800071e:	2300      	movs	r3, #0
 8000720:	60fb      	str	r3, [r7, #12]
  uint32_t statusreg = 0;
 8000722:	2300      	movs	r3, #0
 8000724:	617b      	str	r3, [r7, #20]
  FlagStatus bitstatus = RESET;
 8000726:	2300      	movs	r3, #0
 8000728:	74fb      	strb	r3, [r7, #19]

  /* Check the parameters */
  assert_param(IS_RCC_FLAG(RCC_FLAG));

  /* Get the RCC register index */
  tmp = RCC_FLAG >> 5;
 800072a:	79fb      	ldrb	r3, [r7, #7]
 800072c:	095b      	lsrs	r3, r3, #5
 800072e:	b2db      	uxtb	r3, r3
 8000730:	60fb      	str	r3, [r7, #12]

  if (tmp == 1)               /* The flag to check is in CR register */
 8000732:	68fb      	ldr	r3, [r7, #12]
 8000734:	2b01      	cmp	r3, #1
 8000736:	d103      	bne.n	8000740 <RCC_GetFlagStatus+0x2c>
  {
    statusreg = RCC->CR;
 8000738:	4b0e      	ldr	r3, [pc, #56]	; (8000774 <RCC_GetFlagStatus+0x60>)
 800073a:	681b      	ldr	r3, [r3, #0]
 800073c:	617b      	str	r3, [r7, #20]
 800073e:	e002      	b.n	8000746 <RCC_GetFlagStatus+0x32>
  }
  else          /* The flag to check is in CSR register (tmp == 2) */
  {
    statusreg = RCC->CSR;
 8000740:	4b0c      	ldr	r3, [pc, #48]	; (8000774 <RCC_GetFlagStatus+0x60>)
 8000742:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000744:	617b      	str	r3, [r7, #20]
  }

  /* Get the flag position */
  tmp = RCC_FLAG & FLAG_MASK;
 8000746:	79fb      	ldrb	r3, [r7, #7]
 8000748:	f003 031f 	and.w	r3, r3, #31
 800074c:	60fb      	str	r3, [r7, #12]

  if ((statusreg & ((uint32_t)1 << tmp)) != (uint32_t)RESET)
 800074e:	697a      	ldr	r2, [r7, #20]
 8000750:	68fb      	ldr	r3, [r7, #12]
 8000752:	fa22 f303 	lsr.w	r3, r2, r3
 8000756:	f003 0301 	and.w	r3, r3, #1
 800075a:	2b00      	cmp	r3, #0
 800075c:	d002      	beq.n	8000764 <RCC_GetFlagStatus+0x50>
  {
    bitstatus = SET;
 800075e:	2301      	movs	r3, #1
 8000760:	74fb      	strb	r3, [r7, #19]
 8000762:	e001      	b.n	8000768 <RCC_GetFlagStatus+0x54>
  }
  else
  {
    bitstatus = RESET;
 8000764:	2300      	movs	r3, #0
 8000766:	74fb      	strb	r3, [r7, #19]
  }
  /* Return the flag status */
  return bitstatus;
 8000768:	7cfb      	ldrb	r3, [r7, #19]
}
 800076a:	4618      	mov	r0, r3
 800076c:	371c      	adds	r7, #28
 800076e:	46bd      	mov	sp, r7
 8000770:	bc80      	pop	{r7}
 8000772:	4770      	bx	lr
 8000774:	40023800 	.word	0x40023800

08000778 <SPI_Init>:
  * @param  SPI_InitStruct: pointer to a SPI_InitTypeDef structure that
  *         contains the configuration information for the specified SPI peripheral.
  * @retval None
  */
void SPI_Init(SPI_TypeDef* SPIx, SPI_InitTypeDef* SPI_InitStruct)
{
 8000778:	b480      	push	{r7}
 800077a:	b085      	sub	sp, #20
 800077c:	af00      	add	r7, sp, #0
 800077e:	6078      	str	r0, [r7, #4]
 8000780:	6039      	str	r1, [r7, #0]
  uint16_t tmpreg = 0;
 8000782:	2300      	movs	r3, #0
 8000784:	81fb      	strh	r3, [r7, #14]
  assert_param(IS_SPI_FIRST_BIT(SPI_InitStruct->SPI_FirstBit));
  assert_param(IS_SPI_CRC_POLYNOMIAL(SPI_InitStruct->SPI_CRCPolynomial));

/*---------------------------- SPIx CR1 Configuration ------------------------*/
  /* Get the SPIx CR1 value */
  tmpreg = SPIx->CR1;
 8000786:	687b      	ldr	r3, [r7, #4]
 8000788:	881b      	ldrh	r3, [r3, #0]
 800078a:	81fb      	strh	r3, [r7, #14]
  /* Clear BIDIMode, BIDIOE, RxONLY, SSM, SSI, LSBFirst, BR, MSTR, CPOL and CPHA bits */
  tmpreg &= CR1_CLEAR_MASK;
 800078c:	89fb      	ldrh	r3, [r7, #14]
 800078e:	f403 5341 	and.w	r3, r3, #12352	; 0x3040
 8000792:	81fb      	strh	r3, [r7, #14]
  /* Set SSM, SSI and MSTR bits according to SPI_Mode and SPI_NSS values */
  /* Set LSBFirst bit according to SPI_FirstBit value */
  /* Set BR bits according to SPI_BaudRatePrescaler value */
  /* Set CPOL bit according to SPI_CPOL value */
  /* Set CPHA bit according to SPI_CPHA value */
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 8000794:	683b      	ldr	r3, [r7, #0]
 8000796:	881a      	ldrh	r2, [r3, #0]
 8000798:	683b      	ldr	r3, [r7, #0]
 800079a:	885b      	ldrh	r3, [r3, #2]
 800079c:	4313      	orrs	r3, r2
 800079e:	b29a      	uxth	r2, r3
                  SPI_InitStruct->SPI_DataSize | SPI_InitStruct->SPI_CPOL |  
 80007a0:	683b      	ldr	r3, [r7, #0]
 80007a2:	889b      	ldrh	r3, [r3, #4]
  /* Set SSM, SSI and MSTR bits according to SPI_Mode and SPI_NSS values */
  /* Set LSBFirst bit according to SPI_FirstBit value */
  /* Set BR bits according to SPI_BaudRatePrescaler value */
  /* Set CPOL bit according to SPI_CPOL value */
  /* Set CPHA bit according to SPI_CPHA value */
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 80007a4:	4313      	orrs	r3, r2
 80007a6:	b29a      	uxth	r2, r3
                  SPI_InitStruct->SPI_DataSize | SPI_InitStruct->SPI_CPOL |  
 80007a8:	683b      	ldr	r3, [r7, #0]
 80007aa:	88db      	ldrh	r3, [r3, #6]
  /* Set SSM, SSI and MSTR bits according to SPI_Mode and SPI_NSS values */
  /* Set LSBFirst bit according to SPI_FirstBit value */
  /* Set BR bits according to SPI_BaudRatePrescaler value */
  /* Set CPOL bit according to SPI_CPOL value */
  /* Set CPHA bit according to SPI_CPHA value */
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 80007ac:	4313      	orrs	r3, r2
 80007ae:	b29a      	uxth	r2, r3
                  SPI_InitStruct->SPI_DataSize | SPI_InitStruct->SPI_CPOL |  
                  SPI_InitStruct->SPI_CPHA | SPI_InitStruct->SPI_NSS |  
 80007b0:	683b      	ldr	r3, [r7, #0]
 80007b2:	891b      	ldrh	r3, [r3, #8]
  /* Set SSM, SSI and MSTR bits according to SPI_Mode and SPI_NSS values */
  /* Set LSBFirst bit according to SPI_FirstBit value */
  /* Set BR bits according to SPI_BaudRatePrescaler value */
  /* Set CPOL bit according to SPI_CPOL value */
  /* Set CPHA bit according to SPI_CPHA value */
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 80007b4:	4313      	orrs	r3, r2
 80007b6:	b29a      	uxth	r2, r3
                  SPI_InitStruct->SPI_DataSize | SPI_InitStruct->SPI_CPOL |  
                  SPI_InitStruct->SPI_CPHA | SPI_InitStruct->SPI_NSS |  
 80007b8:	683b      	ldr	r3, [r7, #0]
 80007ba:	895b      	ldrh	r3, [r3, #10]
  /* Set SSM, SSI and MSTR bits according to SPI_Mode and SPI_NSS values */
  /* Set LSBFirst bit according to SPI_FirstBit value */
  /* Set BR bits according to SPI_BaudRatePrescaler value */
  /* Set CPOL bit according to SPI_CPOL value */
  /* Set CPHA bit according to SPI_CPHA value */
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 80007bc:	4313      	orrs	r3, r2
 80007be:	b29a      	uxth	r2, r3
                  SPI_InitStruct->SPI_DataSize | SPI_InitStruct->SPI_CPOL |  
                  SPI_InitStruct->SPI_CPHA | SPI_InitStruct->SPI_NSS |  
                  SPI_InitStruct->SPI_BaudRatePrescaler | SPI_InitStruct->SPI_FirstBit);
 80007c0:	683b      	ldr	r3, [r7, #0]
 80007c2:	899b      	ldrh	r3, [r3, #12]
  /* Set SSM, SSI and MSTR bits according to SPI_Mode and SPI_NSS values */
  /* Set LSBFirst bit according to SPI_FirstBit value */
  /* Set BR bits according to SPI_BaudRatePrescaler value */
  /* Set CPOL bit according to SPI_CPOL value */
  /* Set CPHA bit according to SPI_CPHA value */
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 80007c4:	4313      	orrs	r3, r2
 80007c6:	b29a      	uxth	r2, r3
                  SPI_InitStruct->SPI_DataSize | SPI_InitStruct->SPI_CPOL |  
                  SPI_InitStruct->SPI_CPHA | SPI_InitStruct->SPI_NSS |  
                  SPI_InitStruct->SPI_BaudRatePrescaler | SPI_InitStruct->SPI_FirstBit);
 80007c8:	683b      	ldr	r3, [r7, #0]
 80007ca:	89db      	ldrh	r3, [r3, #14]
  /* Set SSM, SSI and MSTR bits according to SPI_Mode and SPI_NSS values */
  /* Set LSBFirst bit according to SPI_FirstBit value */
  /* Set BR bits according to SPI_BaudRatePrescaler value */
  /* Set CPOL bit according to SPI_CPOL value */
  /* Set CPHA bit according to SPI_CPHA value */
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 80007cc:	4313      	orrs	r3, r2
 80007ce:	b29a      	uxth	r2, r3
 80007d0:	89fb      	ldrh	r3, [r7, #14]
 80007d2:	4313      	orrs	r3, r2
 80007d4:	81fb      	strh	r3, [r7, #14]
                  SPI_InitStruct->SPI_DataSize | SPI_InitStruct->SPI_CPOL |  
                  SPI_InitStruct->SPI_CPHA | SPI_InitStruct->SPI_NSS |  
                  SPI_InitStruct->SPI_BaudRatePrescaler | SPI_InitStruct->SPI_FirstBit);
  /* Write to SPIx CR1 */
  SPIx->CR1 = tmpreg;
 80007d6:	687b      	ldr	r3, [r7, #4]
 80007d8:	89fa      	ldrh	r2, [r7, #14]
 80007da:	801a      	strh	r2, [r3, #0]

  /* Activate the SPI mode (Reset I2SMOD bit in I2SCFGR register) */
  SPIx->I2SCFGR &= (uint16_t)~((uint16_t)SPI_I2SCFGR_I2SMOD);
 80007dc:	687b      	ldr	r3, [r7, #4]
 80007de:	8b9b      	ldrh	r3, [r3, #28]
 80007e0:	b29b      	uxth	r3, r3
 80007e2:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80007e6:	b29a      	uxth	r2, r3
 80007e8:	687b      	ldr	r3, [r7, #4]
 80007ea:	839a      	strh	r2, [r3, #28]
/*---------------------------- SPIx CRCPOLY Configuration --------------------*/
  /* Write to SPIx CRCPOLY */
  SPIx->CRCPR = SPI_InitStruct->SPI_CRCPolynomial;
 80007ec:	683b      	ldr	r3, [r7, #0]
 80007ee:	8a1a      	ldrh	r2, [r3, #16]
 80007f0:	687b      	ldr	r3, [r7, #4]
 80007f2:	821a      	strh	r2, [r3, #16]
}
 80007f4:	bf00      	nop
 80007f6:	3714      	adds	r7, #20
 80007f8:	46bd      	mov	sp, r7
 80007fa:	bc80      	pop	{r7}
 80007fc:	4770      	bx	lr
 80007fe:	bf00      	nop

08000800 <SPI_Cmd>:
  * @param  NewState: new state of the SPIx peripheral. 
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void SPI_Cmd(SPI_TypeDef* SPIx, FunctionalState NewState)
{
 8000800:	b480      	push	{r7}
 8000802:	b083      	sub	sp, #12
 8000804:	af00      	add	r7, sp, #0
 8000806:	6078      	str	r0, [r7, #4]
 8000808:	460b      	mov	r3, r1
 800080a:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 800080c:	78fb      	ldrb	r3, [r7, #3]
 800080e:	2b00      	cmp	r3, #0
 8000810:	d008      	beq.n	8000824 <SPI_Cmd+0x24>
  {
    /* Enable the selected SPI peripheral */
    SPIx->CR1 |= SPI_CR1_SPE;
 8000812:	687b      	ldr	r3, [r7, #4]
 8000814:	881b      	ldrh	r3, [r3, #0]
 8000816:	b29b      	uxth	r3, r3
 8000818:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800081c:	b29a      	uxth	r2, r3
 800081e:	687b      	ldr	r3, [r7, #4]
 8000820:	801a      	strh	r2, [r3, #0]
  else
  {
    /* Disable the selected SPI peripheral */
    SPIx->CR1 &= (uint16_t)~((uint16_t)SPI_CR1_SPE);
  }
}
 8000822:	e007      	b.n	8000834 <SPI_Cmd+0x34>
    SPIx->CR1 |= SPI_CR1_SPE;
  }
  else
  {
    /* Disable the selected SPI peripheral */
    SPIx->CR1 &= (uint16_t)~((uint16_t)SPI_CR1_SPE);
 8000824:	687b      	ldr	r3, [r7, #4]
 8000826:	881b      	ldrh	r3, [r3, #0]
 8000828:	b29b      	uxth	r3, r3
 800082a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800082e:	b29a      	uxth	r2, r3
 8000830:	687b      	ldr	r3, [r7, #4]
 8000832:	801a      	strh	r2, [r3, #0]
  }
}
 8000834:	bf00      	nop
 8000836:	370c      	adds	r7, #12
 8000838:	46bd      	mov	sp, r7
 800083a:	bc80      	pop	{r7}
 800083c:	4770      	bx	lr
 800083e:	bf00      	nop

08000840 <USART_Init>:
  * @param  USART_InitStruct: pointer to a USART_InitTypeDef structure that 
  *        contains the configuration information for the specified USART peripheral.
  * @retval None.
  */
void USART_Init(USART_TypeDef* USARTx, USART_InitTypeDef* USART_InitStruct)
{
 8000840:	b580      	push	{r7, lr}
 8000842:	b08a      	sub	sp, #40	; 0x28
 8000844:	af00      	add	r7, sp, #0
 8000846:	6078      	str	r0, [r7, #4]
 8000848:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0x00, apbclock = 0x00;
 800084a:	2300      	movs	r3, #0
 800084c:	627b      	str	r3, [r7, #36]	; 0x24
 800084e:	2300      	movs	r3, #0
 8000850:	623b      	str	r3, [r7, #32]
  uint32_t integerdivider = 0x00;
 8000852:	2300      	movs	r3, #0
 8000854:	61fb      	str	r3, [r7, #28]
  uint32_t fractionaldivider = 0x00;
 8000856:	2300      	movs	r3, #0
 8000858:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_USART_123_PERIPH(USARTx));
  }
   
/*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;
 800085a:	687b      	ldr	r3, [r7, #4]
 800085c:	8a1b      	ldrh	r3, [r3, #16]
 800085e:	b29b      	uxth	r3, r3
 8000860:	627b      	str	r3, [r7, #36]	; 0x24
  /* Clear STOP[13:12] bits */
  tmpreg &= (uint32_t)~((uint32_t)USART_CR2_STOP);
 8000862:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000864:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8000868:	627b      	str	r3, [r7, #36]	; 0x24

  /* Configure the USART Stop Bits, Clock, CPOL, CPHA and LastBit ------------*/
  /* Set STOP[13:12] bits according to USART_StopBits value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_StopBits;
 800086a:	683b      	ldr	r3, [r7, #0]
 800086c:	88db      	ldrh	r3, [r3, #6]
 800086e:	461a      	mov	r2, r3
 8000870:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000872:	4313      	orrs	r3, r2
 8000874:	627b      	str	r3, [r7, #36]	; 0x24
  
  /* Write to USART CR2 */
  USARTx->CR2 = (uint16_t)tmpreg;
 8000876:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000878:	b29a      	uxth	r2, r3
 800087a:	687b      	ldr	r3, [r7, #4]
 800087c:	821a      	strh	r2, [r3, #16]

/*---------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = USARTx->CR1;
 800087e:	687b      	ldr	r3, [r7, #4]
 8000880:	899b      	ldrh	r3, [r3, #12]
 8000882:	b29b      	uxth	r3, r3
 8000884:	627b      	str	r3, [r7, #36]	; 0x24
  /* Clear M, PCE, PS, TE and RE bits */
  tmpreg &= (uint32_t)~((uint32_t)CR1_CLEAR_MASK);
 8000886:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000888:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 800088c:	f023 030c 	bic.w	r3, r3, #12
 8000890:	627b      	str	r3, [r7, #36]	; 0x24

  /* Configure the USART Word Length, Parity and mode ----------------------- */
  /* Set the M bits according to USART_WordLength value */
  /* Set PCE and PS bits according to USART_Parity value */
  /* Set TE and RE bits according to USART_Mode value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 8000892:	683b      	ldr	r3, [r7, #0]
 8000894:	889a      	ldrh	r2, [r3, #4]
 8000896:	683b      	ldr	r3, [r7, #0]
 8000898:	891b      	ldrh	r3, [r3, #8]
 800089a:	4313      	orrs	r3, r2
 800089c:	b29a      	uxth	r2, r3
            USART_InitStruct->USART_Mode;
 800089e:	683b      	ldr	r3, [r7, #0]
 80008a0:	895b      	ldrh	r3, [r3, #10]

  /* Configure the USART Word Length, Parity and mode ----------------------- */
  /* Set the M bits according to USART_WordLength value */
  /* Set PCE and PS bits according to USART_Parity value */
  /* Set TE and RE bits according to USART_Mode value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 80008a2:	4313      	orrs	r3, r2
 80008a4:	b29b      	uxth	r3, r3
 80008a6:	461a      	mov	r2, r3
 80008a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80008aa:	4313      	orrs	r3, r2
 80008ac:	627b      	str	r3, [r7, #36]	; 0x24
            USART_InitStruct->USART_Mode;

  /* Write to USART CR1 */
  USARTx->CR1 = (uint16_t)tmpreg;
 80008ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80008b0:	b29a      	uxth	r2, r3
 80008b2:	687b      	ldr	r3, [r7, #4]
 80008b4:	819a      	strh	r2, [r3, #12]

/*---------------------------- USART CR3 Configuration -----------------------*/  
  tmpreg = USARTx->CR3;
 80008b6:	687b      	ldr	r3, [r7, #4]
 80008b8:	8a9b      	ldrh	r3, [r3, #20]
 80008ba:	b29b      	uxth	r3, r3
 80008bc:	627b      	str	r3, [r7, #36]	; 0x24
  /* Clear CTSE and RTSE bits */
  tmpreg &= (uint32_t)~((uint32_t)CR3_CLEAR_MASK);
 80008be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80008c0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80008c4:	627b      	str	r3, [r7, #36]	; 0x24

  /* Configure the USART HFC -------------------------------------------------*/
  /* Set CTSE and RTSE bits according to USART_HardwareFlowControl value */
  tmpreg |= USART_InitStruct->USART_HardwareFlowControl;
 80008c6:	683b      	ldr	r3, [r7, #0]
 80008c8:	899b      	ldrh	r3, [r3, #12]
 80008ca:	461a      	mov	r2, r3
 80008cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80008ce:	4313      	orrs	r3, r2
 80008d0:	627b      	str	r3, [r7, #36]	; 0x24

  /* Write to USART CR3 */
  USARTx->CR3 = (uint16_t)tmpreg;
 80008d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80008d4:	b29a      	uxth	r2, r3
 80008d6:	687b      	ldr	r3, [r7, #4]
 80008d8:	829a      	strh	r2, [r3, #20]

/*---------------------------- USART BRR Configuration -----------------------*/
  /* Configure the USART Baud Rate -------------------------------------------*/
  RCC_GetClocksFreq(&RCC_ClocksStatus);
 80008da:	f107 0308 	add.w	r3, r7, #8
 80008de:	4618      	mov	r0, r3
 80008e0:	f7ff fde4 	bl	80004ac <RCC_GetClocksFreq>
  if (USARTx == USART1) 
 80008e4:	687b      	ldr	r3, [r7, #4]
 80008e6:	4a2e      	ldr	r2, [pc, #184]	; (80009a0 <USART_Init+0x160>)
 80008e8:	4293      	cmp	r3, r2
 80008ea:	d102      	bne.n	80008f2 <USART_Init+0xb2>
  {
    apbclock = RCC_ClocksStatus.PCLK2_Frequency;
 80008ec:	697b      	ldr	r3, [r7, #20]
 80008ee:	623b      	str	r3, [r7, #32]
 80008f0:	e001      	b.n	80008f6 <USART_Init+0xb6>
  }
  else
  {
    apbclock = RCC_ClocksStatus.PCLK1_Frequency;
 80008f2:	693b      	ldr	r3, [r7, #16]
 80008f4:	623b      	str	r3, [r7, #32]
  }

  /* Determine the integer part */
  if ((USARTx->CR1 & USART_CR1_OVER8) != 0)
 80008f6:	687b      	ldr	r3, [r7, #4]
 80008f8:	899b      	ldrh	r3, [r3, #12]
 80008fa:	b29b      	uxth	r3, r3
 80008fc:	b21b      	sxth	r3, r3
 80008fe:	2b00      	cmp	r3, #0
 8000900:	da0c      	bge.n	800091c <USART_Init+0xdc>
  {
    /* Integer part computing in case Oversampling mode is 8 Samples */
    integerdivider = ((25 * apbclock) / (2 * (USART_InitStruct->USART_BaudRate)));    
 8000902:	6a3a      	ldr	r2, [r7, #32]
 8000904:	4613      	mov	r3, r2
 8000906:	009b      	lsls	r3, r3, #2
 8000908:	4413      	add	r3, r2
 800090a:	009a      	lsls	r2, r3, #2
 800090c:	441a      	add	r2, r3
 800090e:	683b      	ldr	r3, [r7, #0]
 8000910:	681b      	ldr	r3, [r3, #0]
 8000912:	005b      	lsls	r3, r3, #1
 8000914:	fbb2 f3f3 	udiv	r3, r2, r3
 8000918:	61fb      	str	r3, [r7, #28]
 800091a:	e00b      	b.n	8000934 <USART_Init+0xf4>
  }
  else /* if ((USARTx->CR1 & CR1_OVER8_Set) == 0) */
  {
    /* Integer part computing in case Oversampling mode is 16 Samples */
    integerdivider = ((25 * apbclock) / (4 * (USART_InitStruct->USART_BaudRate)));    
 800091c:	6a3a      	ldr	r2, [r7, #32]
 800091e:	4613      	mov	r3, r2
 8000920:	009b      	lsls	r3, r3, #2
 8000922:	4413      	add	r3, r2
 8000924:	009a      	lsls	r2, r3, #2
 8000926:	441a      	add	r2, r3
 8000928:	683b      	ldr	r3, [r7, #0]
 800092a:	681b      	ldr	r3, [r3, #0]
 800092c:	009b      	lsls	r3, r3, #2
 800092e:	fbb2 f3f3 	udiv	r3, r2, r3
 8000932:	61fb      	str	r3, [r7, #28]
  }
  tmpreg = (integerdivider / 100) << 4;
 8000934:	69fb      	ldr	r3, [r7, #28]
 8000936:	4a1b      	ldr	r2, [pc, #108]	; (80009a4 <USART_Init+0x164>)
 8000938:	fba2 2303 	umull	r2, r3, r2, r3
 800093c:	095b      	lsrs	r3, r3, #5
 800093e:	011b      	lsls	r3, r3, #4
 8000940:	627b      	str	r3, [r7, #36]	; 0x24

  /* Determine the fractional part */
  fractionaldivider = integerdivider - (100 * (tmpreg >> 4));
 8000942:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000944:	091b      	lsrs	r3, r3, #4
 8000946:	2264      	movs	r2, #100	; 0x64
 8000948:	fb02 f303 	mul.w	r3, r2, r3
 800094c:	69fa      	ldr	r2, [r7, #28]
 800094e:	1ad3      	subs	r3, r2, r3
 8000950:	61bb      	str	r3, [r7, #24]

  /* Implement the fractional part in the register */
  if ((USARTx->CR1 & USART_CR1_OVER8) != 0)
 8000952:	687b      	ldr	r3, [r7, #4]
 8000954:	899b      	ldrh	r3, [r3, #12]
 8000956:	b29b      	uxth	r3, r3
 8000958:	b21b      	sxth	r3, r3
 800095a:	2b00      	cmp	r3, #0
 800095c:	da0c      	bge.n	8000978 <USART_Init+0x138>
  {
    tmpreg |= ((((fractionaldivider * 8) + 50) / 100)) & ((uint8_t)0x07);
 800095e:	69bb      	ldr	r3, [r7, #24]
 8000960:	00db      	lsls	r3, r3, #3
 8000962:	3332      	adds	r3, #50	; 0x32
 8000964:	4a0f      	ldr	r2, [pc, #60]	; (80009a4 <USART_Init+0x164>)
 8000966:	fba2 2303 	umull	r2, r3, r2, r3
 800096a:	095b      	lsrs	r3, r3, #5
 800096c:	f003 0307 	and.w	r3, r3, #7
 8000970:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000972:	4313      	orrs	r3, r2
 8000974:	627b      	str	r3, [r7, #36]	; 0x24
 8000976:	e00b      	b.n	8000990 <USART_Init+0x150>
  }
  else /* if ((USARTx->CR1 & CR1_OVER8_Set) == 0) */
  {
    tmpreg |= ((((fractionaldivider * 16) + 50) / 100)) & ((uint8_t)0x0F);
 8000978:	69bb      	ldr	r3, [r7, #24]
 800097a:	011b      	lsls	r3, r3, #4
 800097c:	3332      	adds	r3, #50	; 0x32
 800097e:	4a09      	ldr	r2, [pc, #36]	; (80009a4 <USART_Init+0x164>)
 8000980:	fba2 2303 	umull	r2, r3, r2, r3
 8000984:	095b      	lsrs	r3, r3, #5
 8000986:	f003 030f 	and.w	r3, r3, #15
 800098a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800098c:	4313      	orrs	r3, r2
 800098e:	627b      	str	r3, [r7, #36]	; 0x24
  }
 
  /* Write to USART BRR */
  USARTx->BRR = (uint16_t)tmpreg;
 8000990:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000992:	b29a      	uxth	r2, r3
 8000994:	687b      	ldr	r3, [r7, #4]
 8000996:	811a      	strh	r2, [r3, #8]
}
 8000998:	bf00      	nop
 800099a:	3728      	adds	r7, #40	; 0x28
 800099c:	46bd      	mov	sp, r7
 800099e:	bd80      	pop	{r7, pc}
 80009a0:	40013800 	.word	0x40013800
 80009a4:	51eb851f 	.word	0x51eb851f

080009a8 <USART_Cmd>:
  * @param  NewState: new state of the USARTx peripheral.
  *         This parameter can be: ENABLE or DISABLE.
  * @retval None.
  */
void USART_Cmd(USART_TypeDef* USARTx, FunctionalState NewState)
{
 80009a8:	b480      	push	{r7}
 80009aa:	b083      	sub	sp, #12
 80009ac:	af00      	add	r7, sp, #0
 80009ae:	6078      	str	r0, [r7, #4]
 80009b0:	460b      	mov	r3, r1
 80009b2:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 80009b4:	78fb      	ldrb	r3, [r7, #3]
 80009b6:	2b00      	cmp	r3, #0
 80009b8:	d008      	beq.n	80009cc <USART_Cmd+0x24>
  {
    /* Enable the selected USART by setting the UE bit in the CR1 register */
    USARTx->CR1 |= USART_CR1_UE;
 80009ba:	687b      	ldr	r3, [r7, #4]
 80009bc:	899b      	ldrh	r3, [r3, #12]
 80009be:	b29b      	uxth	r3, r3
 80009c0:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80009c4:	b29a      	uxth	r2, r3
 80009c6:	687b      	ldr	r3, [r7, #4]
 80009c8:	819a      	strh	r2, [r3, #12]
  else
  {
    /* Disable the selected USART by clearing the UE bit in the CR1 register */
    USARTx->CR1 &= (uint16_t)~((uint16_t)USART_CR1_UE);
  }
}
 80009ca:	e007      	b.n	80009dc <USART_Cmd+0x34>
    USARTx->CR1 |= USART_CR1_UE;
  }
  else
  {
    /* Disable the selected USART by clearing the UE bit in the CR1 register */
    USARTx->CR1 &= (uint16_t)~((uint16_t)USART_CR1_UE);
 80009cc:	687b      	ldr	r3, [r7, #4]
 80009ce:	899b      	ldrh	r3, [r3, #12]
 80009d0:	b29b      	uxth	r3, r3
 80009d2:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80009d6:	b29a      	uxth	r2, r3
 80009d8:	687b      	ldr	r3, [r7, #4]
 80009da:	819a      	strh	r2, [r3, #12]
  }
}
 80009dc:	bf00      	nop
 80009de:	370c      	adds	r7, #12
 80009e0:	46bd      	mov	sp, r7
 80009e2:	bc80      	pop	{r7}
 80009e4:	4770      	bx	lr
 80009e6:	bf00      	nop

080009e8 <USART_SendData>:
  *   USART1, USART2, USART3, UART4 or UART5.
  * @param  Data: the data to transmit.
  * @retval None.
  */
void USART_SendData(USART_TypeDef* USARTx, uint16_t Data)
{
 80009e8:	b480      	push	{r7}
 80009ea:	b083      	sub	sp, #12
 80009ec:	af00      	add	r7, sp, #0
 80009ee:	6078      	str	r0, [r7, #4]
 80009f0:	460b      	mov	r3, r1
 80009f2:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_DATA(Data)); 
    
  /* Transmit Data */
  USARTx->DR = (Data & (uint16_t)0x01FF);
 80009f4:	887b      	ldrh	r3, [r7, #2]
 80009f6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80009fa:	b29a      	uxth	r2, r3
 80009fc:	687b      	ldr	r3, [r7, #4]
 80009fe:	809a      	strh	r2, [r3, #4]
}
 8000a00:	bf00      	nop
 8000a02:	370c      	adds	r7, #12
 8000a04:	46bd      	mov	sp, r7
 8000a06:	bc80      	pop	{r7}
 8000a08:	4770      	bx	lr
 8000a0a:	bf00      	nop

08000a0c <USART_ReceiveData>:
  *   This parameter can be one of the following values:
  *   USART1, USART2, USART3, UART4 or UART5.
  * @retval The received data.
  */
uint16_t USART_ReceiveData(USART_TypeDef* USARTx)
{
 8000a0c:	b480      	push	{r7}
 8000a0e:	b083      	sub	sp, #12
 8000a10:	af00      	add	r7, sp, #0
 8000a12:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  
  /* Receive Data */
  return (uint16_t)(USARTx->DR & (uint16_t)0x01FF);
 8000a14:	687b      	ldr	r3, [r7, #4]
 8000a16:	889b      	ldrh	r3, [r3, #4]
 8000a18:	b29b      	uxth	r3, r3
 8000a1a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8000a1e:	b29b      	uxth	r3, r3
}
 8000a20:	4618      	mov	r0, r3
 8000a22:	370c      	adds	r7, #12
 8000a24:	46bd      	mov	sp, r7
 8000a26:	bc80      	pop	{r7}
 8000a28:	4770      	bx	lr
 8000a2a:	bf00      	nop

08000a2c <USART_ITConfig>:
  * @param  NewState: new state of the specified USARTx interrupts.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None.
  */
void USART_ITConfig(USART_TypeDef* USARTx, uint16_t USART_IT, FunctionalState NewState)
{
 8000a2c:	b480      	push	{r7}
 8000a2e:	b087      	sub	sp, #28
 8000a30:	af00      	add	r7, sp, #0
 8000a32:	6078      	str	r0, [r7, #4]
 8000a34:	460b      	mov	r3, r1
 8000a36:	807b      	strh	r3, [r7, #2]
 8000a38:	4613      	mov	r3, r2
 8000a3a:	707b      	strb	r3, [r7, #1]
  uint32_t usartreg = 0x00, itpos = 0x00, itmask = 0x00;
 8000a3c:	2300      	movs	r3, #0
 8000a3e:	613b      	str	r3, [r7, #16]
 8000a40:	2300      	movs	r3, #0
 8000a42:	60fb      	str	r3, [r7, #12]
 8000a44:	2300      	movs	r3, #0
 8000a46:	60bb      	str	r3, [r7, #8]
  uint32_t usartxbase = 0x00;
 8000a48:	2300      	movs	r3, #0
 8000a4a:	617b      	str	r3, [r7, #20]
  if (USART_IT == USART_IT_CTS)
  {
    assert_param(IS_USART_123_PERIPH(USARTx));
  } 
    
  usartxbase = (uint32_t)USARTx;
 8000a4c:	687b      	ldr	r3, [r7, #4]
 8000a4e:	617b      	str	r3, [r7, #20]

  /* Get the USART register index */
  usartreg = (((uint8_t)USART_IT) >> 0x05);
 8000a50:	887b      	ldrh	r3, [r7, #2]
 8000a52:	b2db      	uxtb	r3, r3
 8000a54:	095b      	lsrs	r3, r3, #5
 8000a56:	b2db      	uxtb	r3, r3
 8000a58:	613b      	str	r3, [r7, #16]

  /* Get the interrupt position */
  itpos = USART_IT & IT_MASK;
 8000a5a:	887b      	ldrh	r3, [r7, #2]
 8000a5c:	f003 031f 	and.w	r3, r3, #31
 8000a60:	60fb      	str	r3, [r7, #12]
  itmask = (((uint32_t)0x01) << itpos);
 8000a62:	2201      	movs	r2, #1
 8000a64:	68fb      	ldr	r3, [r7, #12]
 8000a66:	fa02 f303 	lsl.w	r3, r2, r3
 8000a6a:	60bb      	str	r3, [r7, #8]
    
  if (usartreg == 0x01) /* The IT is in CR1 register */
 8000a6c:	693b      	ldr	r3, [r7, #16]
 8000a6e:	2b01      	cmp	r3, #1
 8000a70:	d103      	bne.n	8000a7a <USART_ITConfig+0x4e>
  {
    usartxbase += 0x0C;
 8000a72:	697b      	ldr	r3, [r7, #20]
 8000a74:	330c      	adds	r3, #12
 8000a76:	617b      	str	r3, [r7, #20]
 8000a78:	e009      	b.n	8000a8e <USART_ITConfig+0x62>
  }
  else if (usartreg == 0x02) /* The IT is in CR2 register */
 8000a7a:	693b      	ldr	r3, [r7, #16]
 8000a7c:	2b02      	cmp	r3, #2
 8000a7e:	d103      	bne.n	8000a88 <USART_ITConfig+0x5c>
  {
    usartxbase += 0x10;
 8000a80:	697b      	ldr	r3, [r7, #20]
 8000a82:	3310      	adds	r3, #16
 8000a84:	617b      	str	r3, [r7, #20]
 8000a86:	e002      	b.n	8000a8e <USART_ITConfig+0x62>
  }
  else /* The IT is in CR3 register */
  {
    usartxbase += 0x14; 
 8000a88:	697b      	ldr	r3, [r7, #20]
 8000a8a:	3314      	adds	r3, #20
 8000a8c:	617b      	str	r3, [r7, #20]
  }
  if (NewState != DISABLE)
 8000a8e:	787b      	ldrb	r3, [r7, #1]
 8000a90:	2b00      	cmp	r3, #0
 8000a92:	d006      	beq.n	8000aa2 <USART_ITConfig+0x76>
  {
    *(__IO uint32_t*)usartxbase  |= itmask;
 8000a94:	697b      	ldr	r3, [r7, #20]
 8000a96:	697a      	ldr	r2, [r7, #20]
 8000a98:	6811      	ldr	r1, [r2, #0]
 8000a9a:	68ba      	ldr	r2, [r7, #8]
 8000a9c:	430a      	orrs	r2, r1
 8000a9e:	601a      	str	r2, [r3, #0]
  }
  else
  {
    *(__IO uint32_t*)usartxbase &= ~itmask;
  }
}
 8000aa0:	e006      	b.n	8000ab0 <USART_ITConfig+0x84>
  {
    *(__IO uint32_t*)usartxbase  |= itmask;
  }
  else
  {
    *(__IO uint32_t*)usartxbase &= ~itmask;
 8000aa2:	697b      	ldr	r3, [r7, #20]
 8000aa4:	697a      	ldr	r2, [r7, #20]
 8000aa6:	6811      	ldr	r1, [r2, #0]
 8000aa8:	68ba      	ldr	r2, [r7, #8]
 8000aaa:	43d2      	mvns	r2, r2
 8000aac:	400a      	ands	r2, r1
 8000aae:	601a      	str	r2, [r3, #0]
  }
}
 8000ab0:	bf00      	nop
 8000ab2:	371c      	adds	r7, #28
 8000ab4:	46bd      	mov	sp, r7
 8000ab6:	bc80      	pop	{r7}
 8000ab8:	4770      	bx	lr
 8000aba:	bf00      	nop

08000abc <USART_GetFlagStatus>:
  *     @arg USART_FLAG_FE:   Framing Error flag.
  *     @arg USART_FLAG_PE:   Parity Error flag.
  * @retval The new state of USART_FLAG (SET or RESET).
  */
FlagStatus USART_GetFlagStatus(USART_TypeDef* USARTx, uint16_t USART_FLAG)
{
 8000abc:	b480      	push	{r7}
 8000abe:	b085      	sub	sp, #20
 8000ac0:	af00      	add	r7, sp, #0
 8000ac2:	6078      	str	r0, [r7, #4]
 8000ac4:	460b      	mov	r3, r1
 8000ac6:	807b      	strh	r3, [r7, #2]
  FlagStatus bitstatus = RESET;
 8000ac8:	2300      	movs	r3, #0
 8000aca:	73fb      	strb	r3, [r7, #15]
  if (USART_FLAG == USART_FLAG_CTS)
  {
    assert_param(IS_USART_123_PERIPH(USARTx));
  } 
    
  if ((USARTx->SR & USART_FLAG) != (uint16_t)RESET)
 8000acc:	687b      	ldr	r3, [r7, #4]
 8000ace:	881b      	ldrh	r3, [r3, #0]
 8000ad0:	b29a      	uxth	r2, r3
 8000ad2:	887b      	ldrh	r3, [r7, #2]
 8000ad4:	4013      	ands	r3, r2
 8000ad6:	b29b      	uxth	r3, r3
 8000ad8:	2b00      	cmp	r3, #0
 8000ada:	d002      	beq.n	8000ae2 <USART_GetFlagStatus+0x26>
  {
    bitstatus = SET;
 8000adc:	2301      	movs	r3, #1
 8000ade:	73fb      	strb	r3, [r7, #15]
 8000ae0:	e001      	b.n	8000ae6 <USART_GetFlagStatus+0x2a>
  }
  else
  {
    bitstatus = RESET;
 8000ae2:	2300      	movs	r3, #0
 8000ae4:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8000ae6:	7bfb      	ldrb	r3, [r7, #15]
}
 8000ae8:	4618      	mov	r0, r3
 8000aea:	3714      	adds	r7, #20
 8000aec:	46bd      	mov	sp, r7
 8000aee:	bc80      	pop	{r7}
 8000af0:	4770      	bx	lr
 8000af2:	bf00      	nop

08000af4 <USART_ClearFlag>:
  * @note TXE flag is cleared only by a write to the USART_DR register 
  *     (USART_SendData()).
  * @retval None
  */
void USART_ClearFlag(USART_TypeDef* USARTx, uint16_t USART_FLAG)
{
 8000af4:	b480      	push	{r7}
 8000af6:	b083      	sub	sp, #12
 8000af8:	af00      	add	r7, sp, #0
 8000afa:	6078      	str	r0, [r7, #4]
 8000afc:	460b      	mov	r3, r1
 8000afe:	807b      	strh	r3, [r7, #2]
  if ((USART_FLAG & USART_FLAG_CTS) == USART_FLAG_CTS)
  {
    assert_param(IS_USART_123_PERIPH(USARTx));
  } 
       
  USARTx->SR = (uint16_t)~USART_FLAG;
 8000b00:	887b      	ldrh	r3, [r7, #2]
 8000b02:	43db      	mvns	r3, r3
 8000b04:	b29a      	uxth	r2, r3
 8000b06:	687b      	ldr	r3, [r7, #4]
 8000b08:	801a      	strh	r2, [r3, #0]
}
 8000b0a:	bf00      	nop
 8000b0c:	370c      	adds	r7, #12
 8000b0e:	46bd      	mov	sp, r7
 8000b10:	bc80      	pop	{r7}
 8000b12:	4770      	bx	lr

08000b14 <_ZN4Spi1C1Ev>:
 *      Author: Matejko
 */

#include <Spi1.h>

Spi1::Spi1() {
 8000b14:	b580      	push	{r7, lr}
 8000b16:	b082      	sub	sp, #8
 8000b18:	af00      	add	r7, sp, #0
 8000b1a:	6078      	str	r0, [r7, #4]
 8000b1c:	687b      	ldr	r3, [r7, #4]
 8000b1e:	4618      	mov	r0, r3
 8000b20:	f000 f8b0 	bl	8000c84 <_ZN10SpiGenericC1Ev>
 8000b24:	4a03      	ldr	r2, [pc, #12]	; (8000b34 <_ZN4Spi1C1Ev+0x20>)
 8000b26:	687b      	ldr	r3, [r7, #4]
 8000b28:	601a      	str	r2, [r3, #0]
	// TODO Auto-generated constructor stub

}
 8000b2a:	687b      	ldr	r3, [r7, #4]
 8000b2c:	4618      	mov	r0, r3
 8000b2e:	3708      	adds	r7, #8
 8000b30:	46bd      	mov	sp, r7
 8000b32:	bd80      	pop	{r7, pc}
 8000b34:	080019b0 	.word	0x080019b0

08000b38 <_ZN4Spi14initEv>:

void Spi1::init(){
 8000b38:	b580      	push	{r7, lr}
 8000b3a:	b08a      	sub	sp, #40	; 0x28
 8000b3c:	af00      	add	r7, sp, #0
 8000b3e:	6078      	str	r0, [r7, #4]
	GPIO_InitTypeDef GPIO_InitStructure;

		//inti Spi pins
		RCC_APB2PeriphClockCmd(RCC_APB2Periph_SPI1, ENABLE);
 8000b40:	2101      	movs	r1, #1
 8000b42:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8000b46:	f7ff fda9 	bl	800069c <RCC_APB2PeriphClockCmd>
		RCC_AHBPeriphClockCmd(RCC_AHBPeriph_GPIOB, ENABLE);
 8000b4a:	2101      	movs	r1, #1
 8000b4c:	2002      	movs	r0, #2
 8000b4e:	f7ff fd87 	bl	8000660 <RCC_AHBPeriphClockCmd>

		GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF;
 8000b52:	2302      	movs	r3, #2
 8000b54:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
		GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
 8000b58:	2300      	movs	r3, #0
 8000b5a:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
		GPIO_InitStructure.GPIO_Speed = GPIO_Speed_40MHz;
 8000b5e:	2303      	movs	r3, #3
 8000b60:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
		GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_NOPULL;
 8000b64:	2300      	movs	r3, #0
 8000b66:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

		//PB3 - SPI2_SCK
		//PB4 - SPI2_MISO
		//PB5 - SPI2_MOSI
		GPIO_InitStructure.GPIO_Pin = GPIO_Pin_3|GPIO_Pin_4|GPIO_Pin_5;
 8000b6a:	2338      	movs	r3, #56	; 0x38
 8000b6c:	623b      	str	r3, [r7, #32]
		GPIO_Init(GPIOB, &GPIO_InitStructure);
 8000b6e:	f107 0320 	add.w	r3, r7, #32
 8000b72:	4619      	mov	r1, r3
 8000b74:	482d      	ldr	r0, [pc, #180]	; (8000c2c <_ZN4Spi14initEv+0xf4>)
 8000b76:	f7ff fb73 	bl	8000260 <GPIO_Init>


		// init cs
		RCC_AHBPeriphClockCmd(RCC_AHBPeriph_GPIOB, ENABLE);
 8000b7a:	2101      	movs	r1, #1
 8000b7c:	2002      	movs	r0, #2
 8000b7e:	f7ff fd6f 	bl	8000660 <RCC_AHBPeriphClockCmd>

		GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
 8000b82:	2300      	movs	r3, #0
 8000b84:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
		GPIO_InitStructure.GPIO_Speed = GPIO_Speed_40MHz;
 8000b88:	2303      	movs	r3, #3
 8000b8a:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
		GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_NOPULL;
 8000b8e:	2300      	movs	r3, #0
 8000b90:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
		GPIO_InitStructure.GPIO_Pin = GPIO_Pin_10;
 8000b94:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000b98:	623b      	str	r3, [r7, #32]
		GPIO_InitStructure.GPIO_Mode = GPIO_Mode_OUT;
 8000b9a:	2301      	movs	r3, #1
 8000b9c:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
		GPIO_Init(GPIOB, &GPIO_InitStructure);
 8000ba0:	f107 0320 	add.w	r3, r7, #32
 8000ba4:	4619      	mov	r1, r3
 8000ba6:	4821      	ldr	r0, [pc, #132]	; (8000c2c <_ZN4Spi14initEv+0xf4>)
 8000ba8:	f7ff fb5a 	bl	8000260 <GPIO_Init>
		GPIO_SetBits(GPIOB,GPIO_Pin_10);
 8000bac:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000bb0:	481e      	ldr	r0, [pc, #120]	; (8000c2c <_ZN4Spi14initEv+0xf4>)
 8000bb2:	f7ff fbeb 	bl	800038c <GPIO_SetBits>

		//init Spi
		GPIO_PinAFConfig(GPIOB, GPIO_PinSource3, GPIO_AF_SPI1);
 8000bb6:	2205      	movs	r2, #5
 8000bb8:	2103      	movs	r1, #3
 8000bba:	481c      	ldr	r0, [pc, #112]	; (8000c2c <_ZN4Spi14initEv+0xf4>)
 8000bbc:	f7ff fc02 	bl	80003c4 <GPIO_PinAFConfig>
		GPIO_PinAFConfig(GPIOB, GPIO_PinSource4, GPIO_AF_SPI1);
 8000bc0:	2205      	movs	r2, #5
 8000bc2:	2104      	movs	r1, #4
 8000bc4:	4819      	ldr	r0, [pc, #100]	; (8000c2c <_ZN4Spi14initEv+0xf4>)
 8000bc6:	f7ff fbfd 	bl	80003c4 <GPIO_PinAFConfig>
		GPIO_PinAFConfig(GPIOB, GPIO_PinSource5, GPIO_AF_SPI1);
 8000bca:	2205      	movs	r2, #5
 8000bcc:	2105      	movs	r1, #5
 8000bce:	4817      	ldr	r0, [pc, #92]	; (8000c2c <_ZN4Spi14initEv+0xf4>)
 8000bd0:	f7ff fbf8 	bl	80003c4 <GPIO_PinAFConfig>

		SPI_InitTypeDef  SPI_InitStructure;
		SPI_InitStructure.SPI_BaudRatePrescaler = SPI_BaudRatePrescaler_4;
 8000bd4:	2308      	movs	r3, #8
 8000bd6:	833b      	strh	r3, [r7, #24]
		SPI_InitStructure.SPI_CPHA = SPI_CPHA_1Edge;
 8000bd8:	2300      	movs	r3, #0
 8000bda:	82bb      	strh	r3, [r7, #20]
		SPI_InitStructure.SPI_CPOL = SPI_CPOL_Low;
 8000bdc:	2300      	movs	r3, #0
 8000bde:	827b      	strh	r3, [r7, #18]
		SPI_InitStructure.SPI_CRCPolynomial = SPI_CRC_Rx;
 8000be0:	2301      	movs	r3, #1
 8000be2:	83bb      	strh	r3, [r7, #28]
		SPI_InitStructure.SPI_DataSize = SPI_DataSize_8b;
 8000be4:	2300      	movs	r3, #0
 8000be6:	823b      	strh	r3, [r7, #16]
		SPI_InitStructure.SPI_Direction = SPI_Direction_2Lines_FullDuplex;
 8000be8:	2300      	movs	r3, #0
 8000bea:	81bb      	strh	r3, [r7, #12]
		SPI_InitStructure.SPI_FirstBit = SPI_FirstBit_MSB;
 8000bec:	2300      	movs	r3, #0
 8000bee:	837b      	strh	r3, [r7, #26]
		SPI_InitStructure.SPI_Mode = SPI_Mode_Master;
 8000bf0:	f44f 7382 	mov.w	r3, #260	; 0x104
 8000bf4:	81fb      	strh	r3, [r7, #14]
		SPI_InitStructure.SPI_NSS = SPI_NSS_Soft;
 8000bf6:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000bfa:	82fb      	strh	r3, [r7, #22]

		/* Apply SPI configuration after enabling it */
		SPI_Init(SPI1, &SPI_InitStructure);
 8000bfc:	f107 030c 	add.w	r3, r7, #12
 8000c00:	4619      	mov	r1, r3
 8000c02:	480b      	ldr	r0, [pc, #44]	; (8000c30 <_ZN4Spi14initEv+0xf8>)
 8000c04:	f7ff fdb8 	bl	8000778 <SPI_Init>
		NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
		NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
		NVIC_Init(&NVIC_InitStructure);*/

		/* SPI Peripheral Enable */
		spi = SPI1;
 8000c08:	687b      	ldr	r3, [r7, #4]
 8000c0a:	4a09      	ldr	r2, [pc, #36]	; (8000c30 <_ZN4Spi14initEv+0xf8>)
 8000c0c:	605a      	str	r2, [r3, #4]
		cs = GPIO_Pin_10;
 8000c0e:	687b      	ldr	r3, [r7, #4]
 8000c10:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8000c14:	811a      	strh	r2, [r3, #8]
		gpio_cs = GPIOB;
 8000c16:	687b      	ldr	r3, [r7, #4]
 8000c18:	4a04      	ldr	r2, [pc, #16]	; (8000c2c <_ZN4Spi14initEv+0xf4>)
 8000c1a:	60da      	str	r2, [r3, #12]
		SPI_Cmd(SPI1, ENABLE);
 8000c1c:	2101      	movs	r1, #1
 8000c1e:	4804      	ldr	r0, [pc, #16]	; (8000c30 <_ZN4Spi14initEv+0xf8>)
 8000c20:	f7ff fdee 	bl	8000800 <SPI_Cmd>
}
 8000c24:	bf00      	nop
 8000c26:	3728      	adds	r7, #40	; 0x28
 8000c28:	46bd      	mov	sp, r7
 8000c2a:	bd80      	pop	{r7, pc}
 8000c2c:	40020400 	.word	0x40020400
 8000c30:	40013000 	.word	0x40013000

08000c34 <_ZN4Spi1D1Ev>:

Spi1::~Spi1() {
 8000c34:	b580      	push	{r7, lr}
 8000c36:	b082      	sub	sp, #8
 8000c38:	af00      	add	r7, sp, #0
 8000c3a:	6078      	str	r0, [r7, #4]
 8000c3c:	4a08      	ldr	r2, [pc, #32]	; (8000c60 <_ZN4Spi1D1Ev+0x2c>)
 8000c3e:	687b      	ldr	r3, [r7, #4]
 8000c40:	601a      	str	r2, [r3, #0]
 8000c42:	687b      	ldr	r3, [r7, #4]
 8000c44:	4618      	mov	r0, r3
 8000c46:	f000 f907 	bl	8000e58 <_ZN10SpiGenericD1Ev>
	// TODO Auto-generated destructor stub
}
 8000c4a:	2300      	movs	r3, #0
 8000c4c:	2b00      	cmp	r3, #0
 8000c4e:	d002      	beq.n	8000c56 <_ZN4Spi1D1Ev+0x22>
 8000c50:	6878      	ldr	r0, [r7, #4]
 8000c52:	f000 fdad 	bl	80017b0 <_ZdlPv>
 8000c56:	687b      	ldr	r3, [r7, #4]
 8000c58:	4618      	mov	r0, r3
 8000c5a:	3708      	adds	r7, #8
 8000c5c:	46bd      	mov	sp, r7
 8000c5e:	bd80      	pop	{r7, pc}
 8000c60:	080019b0 	.word	0x080019b0

08000c64 <_ZN4Spi1D0Ev>:
		cs = GPIO_Pin_10;
		gpio_cs = GPIOB;
		SPI_Cmd(SPI1, ENABLE);
}

Spi1::~Spi1() {
 8000c64:	b580      	push	{r7, lr}
 8000c66:	b082      	sub	sp, #8
 8000c68:	af00      	add	r7, sp, #0
 8000c6a:	6078      	str	r0, [r7, #4]
	// TODO Auto-generated destructor stub
}
 8000c6c:	6878      	ldr	r0, [r7, #4]
 8000c6e:	f7ff ffe1 	bl	8000c34 <_ZN4Spi1D1Ev>
 8000c72:	6878      	ldr	r0, [r7, #4]
 8000c74:	f000 fd9c 	bl	80017b0 <_ZdlPv>
 8000c78:	687b      	ldr	r3, [r7, #4]
 8000c7a:	4618      	mov	r0, r3
 8000c7c:	3708      	adds	r7, #8
 8000c7e:	46bd      	mov	sp, r7
 8000c80:	bd80      	pop	{r7, pc}
 8000c82:	bf00      	nop

08000c84 <_ZN10SpiGenericC1Ev>:
 *      Author: Matejko
 */

#include <SpiGeneric.h>

SpiGeneric::SpiGeneric() {
 8000c84:	b480      	push	{r7}
 8000c86:	b083      	sub	sp, #12
 8000c88:	af00      	add	r7, sp, #0
 8000c8a:	6078      	str	r0, [r7, #4]
 8000c8c:	4a04      	ldr	r2, [pc, #16]	; (8000ca0 <_ZN10SpiGenericC1Ev+0x1c>)
 8000c8e:	687b      	ldr	r3, [r7, #4]
 8000c90:	601a      	str	r2, [r3, #0]
	// TODO Auto-generated constructor stub

}
 8000c92:	687b      	ldr	r3, [r7, #4]
 8000c94:	4618      	mov	r0, r3
 8000c96:	370c      	adds	r7, #12
 8000c98:	46bd      	mov	sp, r7
 8000c9a:	bc80      	pop	{r7}
 8000c9c:	4770      	bx	lr
 8000c9e:	bf00      	nop
 8000ca0:	080019c4 	.word	0x080019c4

08000ca4 <_ZN10SpiGeneric7readRegEh>:
	waitTxe();
	GPIO_SetBits(gpio_cs,cs);
}


uint8_t SpiGeneric::readReg(uint8_t reg){
 8000ca4:	b580      	push	{r7, lr}
 8000ca6:	b082      	sub	sp, #8
 8000ca8:	af00      	add	r7, sp, #0
 8000caa:	6078      	str	r0, [r7, #4]
 8000cac:	460b      	mov	r3, r1
 8000cae:	70fb      	strb	r3, [r7, #3]
	GPIO_ResetBits(gpio_cs,cs);
 8000cb0:	687b      	ldr	r3, [r7, #4]
 8000cb2:	68da      	ldr	r2, [r3, #12]
 8000cb4:	687b      	ldr	r3, [r7, #4]
 8000cb6:	891b      	ldrh	r3, [r3, #8]
 8000cb8:	4619      	mov	r1, r3
 8000cba:	4610      	mov	r0, r2
 8000cbc:	f7ff fb74 	bl	80003a8 <GPIO_ResetBits>
	spi->DR = (reg &~ SPI_WRITE_FLAG);
 8000cc0:	687b      	ldr	r3, [r7, #4]
 8000cc2:	685b      	ldr	r3, [r3, #4]
 8000cc4:	78fa      	ldrb	r2, [r7, #3]
 8000cc6:	b292      	uxth	r2, r2
 8000cc8:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8000ccc:	b292      	uxth	r2, r2
 8000cce:	819a      	strh	r2, [r3, #12]
	waitTxRx();
 8000cd0:	6878      	ldr	r0, [r7, #4]
 8000cd2:	f000 f89b 	bl	8000e0c <_ZN10SpiGeneric8waitTxRxEv>
	spi->DR;
 8000cd6:	687b      	ldr	r3, [r7, #4]
 8000cd8:	685b      	ldr	r3, [r3, #4]
 8000cda:	899b      	ldrh	r3, [r3, #12]
	spi->DR = 0x00;
 8000cdc:	687b      	ldr	r3, [r7, #4]
 8000cde:	685b      	ldr	r3, [r3, #4]
 8000ce0:	2200      	movs	r2, #0
 8000ce2:	819a      	strh	r2, [r3, #12]
	waitTxRx();
 8000ce4:	6878      	ldr	r0, [r7, #4]
 8000ce6:	f000 f891 	bl	8000e0c <_ZN10SpiGeneric8waitTxRxEv>
	GPIO_SetBits(gpio_cs,cs);
 8000cea:	687b      	ldr	r3, [r7, #4]
 8000cec:	68da      	ldr	r2, [r3, #12]
 8000cee:	687b      	ldr	r3, [r7, #4]
 8000cf0:	891b      	ldrh	r3, [r3, #8]
 8000cf2:	4619      	mov	r1, r3
 8000cf4:	4610      	mov	r0, r2
 8000cf6:	f7ff fb49 	bl	800038c <GPIO_SetBits>
	return  spi->DR;
 8000cfa:	687b      	ldr	r3, [r7, #4]
 8000cfc:	685b      	ldr	r3, [r3, #4]
 8000cfe:	899b      	ldrh	r3, [r3, #12]
 8000d00:	b29b      	uxth	r3, r3
 8000d02:	b2db      	uxtb	r3, r3


}
 8000d04:	4618      	mov	r0, r3
 8000d06:	3708      	adds	r7, #8
 8000d08:	46bd      	mov	sp, r7
 8000d0a:	bd80      	pop	{r7, pc}

08000d0c <_ZN10SpiGeneric12readRegBytesEhPhh>:

void SpiGeneric::readRegBytes(uint8_t reg,uint8_t* buf,uint8_t len){
 8000d0c:	b580      	push	{r7, lr}
 8000d0e:	b086      	sub	sp, #24
 8000d10:	af00      	add	r7, sp, #0
 8000d12:	60f8      	str	r0, [r7, #12]
 8000d14:	607a      	str	r2, [r7, #4]
 8000d16:	461a      	mov	r2, r3
 8000d18:	460b      	mov	r3, r1
 8000d1a:	72fb      	strb	r3, [r7, #11]
 8000d1c:	4613      	mov	r3, r2
 8000d1e:	72bb      	strb	r3, [r7, #10]
	GPIO_ResetBits(gpio_cs,cs);
 8000d20:	68fb      	ldr	r3, [r7, #12]
 8000d22:	68da      	ldr	r2, [r3, #12]
 8000d24:	68fb      	ldr	r3, [r7, #12]
 8000d26:	891b      	ldrh	r3, [r3, #8]
 8000d28:	4619      	mov	r1, r3
 8000d2a:	4610      	mov	r0, r2
 8000d2c:	f7ff fb3c 	bl	80003a8 <GPIO_ResetBits>
	spi->DR = (reg &~ SPI_WRITE_FLAG);
 8000d30:	68fb      	ldr	r3, [r7, #12]
 8000d32:	685b      	ldr	r3, [r3, #4]
 8000d34:	7afa      	ldrb	r2, [r7, #11]
 8000d36:	b292      	uxth	r2, r2
 8000d38:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8000d3c:	b292      	uxth	r2, r2
 8000d3e:	819a      	strh	r2, [r3, #12]
	waitTxRx();
 8000d40:	68f8      	ldr	r0, [r7, #12]
 8000d42:	f000 f863 	bl	8000e0c <_ZN10SpiGeneric8waitTxRxEv>
	spi->DR;
 8000d46:	68fb      	ldr	r3, [r7, #12]
 8000d48:	685b      	ldr	r3, [r3, #4]
 8000d4a:	899b      	ldrh	r3, [r3, #12]
	for(int i =0;i<len;i++){
 8000d4c:	2300      	movs	r3, #0
 8000d4e:	617b      	str	r3, [r7, #20]
 8000d50:	7aba      	ldrb	r2, [r7, #10]
 8000d52:	697b      	ldr	r3, [r7, #20]
 8000d54:	429a      	cmp	r2, r3
 8000d56:	dd13      	ble.n	8000d80 <_ZN10SpiGeneric12readRegBytesEhPhh+0x74>
		spi->DR = 0x00;
 8000d58:	68fb      	ldr	r3, [r7, #12]
 8000d5a:	685b      	ldr	r3, [r3, #4]
 8000d5c:	2200      	movs	r2, #0
 8000d5e:	819a      	strh	r2, [r3, #12]
		waitTxRx();
 8000d60:	68f8      	ldr	r0, [r7, #12]
 8000d62:	f000 f853 	bl	8000e0c <_ZN10SpiGeneric8waitTxRxEv>
		*(buf+i) = spi->DR;
 8000d66:	697b      	ldr	r3, [r7, #20]
 8000d68:	687a      	ldr	r2, [r7, #4]
 8000d6a:	4413      	add	r3, r2
 8000d6c:	68fa      	ldr	r2, [r7, #12]
 8000d6e:	6852      	ldr	r2, [r2, #4]
 8000d70:	8992      	ldrh	r2, [r2, #12]
 8000d72:	b292      	uxth	r2, r2
 8000d74:	b2d2      	uxtb	r2, r2
 8000d76:	701a      	strb	r2, [r3, #0]
void SpiGeneric::readRegBytes(uint8_t reg,uint8_t* buf,uint8_t len){
	GPIO_ResetBits(gpio_cs,cs);
	spi->DR = (reg &~ SPI_WRITE_FLAG);
	waitTxRx();
	spi->DR;
	for(int i =0;i<len;i++){
 8000d78:	697b      	ldr	r3, [r7, #20]
 8000d7a:	3301      	adds	r3, #1
 8000d7c:	617b      	str	r3, [r7, #20]
 8000d7e:	e7e7      	b.n	8000d50 <_ZN10SpiGeneric12readRegBytesEhPhh+0x44>
		spi->DR = 0x00;
		waitTxRx();
		*(buf+i) = spi->DR;
	}
	GPIO_SetBits(gpio_cs,cs);
 8000d80:	68fb      	ldr	r3, [r7, #12]
 8000d82:	68da      	ldr	r2, [r3, #12]
 8000d84:	68fb      	ldr	r3, [r7, #12]
 8000d86:	891b      	ldrh	r3, [r3, #8]
 8000d88:	4619      	mov	r1, r3
 8000d8a:	4610      	mov	r0, r2
 8000d8c:	f7ff fafe 	bl	800038c <GPIO_SetBits>
}
 8000d90:	bf00      	nop
 8000d92:	3718      	adds	r7, #24
 8000d94:	46bd      	mov	sp, r7
 8000d96:	bd80      	pop	{r7, pc}

08000d98 <_ZN10SpiGeneric9writeReadEPhh>:

void SpiGeneric::writeRead(uint8_t* buf,uint8_t len){
 8000d98:	b580      	push	{r7, lr}
 8000d9a:	b086      	sub	sp, #24
 8000d9c:	af00      	add	r7, sp, #0
 8000d9e:	60f8      	str	r0, [r7, #12]
 8000da0:	60b9      	str	r1, [r7, #8]
 8000da2:	4613      	mov	r3, r2
 8000da4:	71fb      	strb	r3, [r7, #7]
	GPIO_ResetBits(gpio_cs,cs);
 8000da6:	68fb      	ldr	r3, [r7, #12]
 8000da8:	68da      	ldr	r2, [r3, #12]
 8000daa:	68fb      	ldr	r3, [r7, #12]
 8000dac:	891b      	ldrh	r3, [r3, #8]
 8000dae:	4619      	mov	r1, r3
 8000db0:	4610      	mov	r0, r2
 8000db2:	f7ff faf9 	bl	80003a8 <GPIO_ResetBits>
	for(int i =0;i<len;i++){
 8000db6:	2300      	movs	r3, #0
 8000db8:	617b      	str	r3, [r7, #20]
 8000dba:	79fa      	ldrb	r2, [r7, #7]
 8000dbc:	697b      	ldr	r3, [r7, #20]
 8000dbe:	429a      	cmp	r2, r3
 8000dc0:	dd17      	ble.n	8000df2 <_ZN10SpiGeneric9writeReadEPhh+0x5a>
		spi->DR = *(buf+i);
 8000dc2:	68fb      	ldr	r3, [r7, #12]
 8000dc4:	685b      	ldr	r3, [r3, #4]
 8000dc6:	697a      	ldr	r2, [r7, #20]
 8000dc8:	68b9      	ldr	r1, [r7, #8]
 8000dca:	440a      	add	r2, r1
 8000dcc:	7812      	ldrb	r2, [r2, #0]
 8000dce:	b292      	uxth	r2, r2
 8000dd0:	819a      	strh	r2, [r3, #12]
		waitTxRx();
 8000dd2:	68f8      	ldr	r0, [r7, #12]
 8000dd4:	f000 f81a 	bl	8000e0c <_ZN10SpiGeneric8waitTxRxEv>
		*(buf+i) = spi->DR;
 8000dd8:	697b      	ldr	r3, [r7, #20]
 8000dda:	68ba      	ldr	r2, [r7, #8]
 8000ddc:	4413      	add	r3, r2
 8000dde:	68fa      	ldr	r2, [r7, #12]
 8000de0:	6852      	ldr	r2, [r2, #4]
 8000de2:	8992      	ldrh	r2, [r2, #12]
 8000de4:	b292      	uxth	r2, r2
 8000de6:	b2d2      	uxtb	r2, r2
 8000de8:	701a      	strb	r2, [r3, #0]
	GPIO_SetBits(gpio_cs,cs);
}

void SpiGeneric::writeRead(uint8_t* buf,uint8_t len){
	GPIO_ResetBits(gpio_cs,cs);
	for(int i =0;i<len;i++){
 8000dea:	697b      	ldr	r3, [r7, #20]
 8000dec:	3301      	adds	r3, #1
 8000dee:	617b      	str	r3, [r7, #20]
 8000df0:	e7e3      	b.n	8000dba <_ZN10SpiGeneric9writeReadEPhh+0x22>
		spi->DR = *(buf+i);
		waitTxRx();
		*(buf+i) = spi->DR;
	}
	GPIO_SetBits(gpio_cs,cs);
 8000df2:	68fb      	ldr	r3, [r7, #12]
 8000df4:	68da      	ldr	r2, [r3, #12]
 8000df6:	68fb      	ldr	r3, [r7, #12]
 8000df8:	891b      	ldrh	r3, [r3, #8]
 8000dfa:	4619      	mov	r1, r3
 8000dfc:	4610      	mov	r0, r2
 8000dfe:	f7ff fac5 	bl	800038c <GPIO_SetBits>
}
 8000e02:	bf00      	nop
 8000e04:	3718      	adds	r7, #24
 8000e06:	46bd      	mov	sp, r7
 8000e08:	bd80      	pop	{r7, pc}
 8000e0a:	bf00      	nop

08000e0c <_ZN10SpiGeneric8waitTxRxEv>:
}

void SpiGeneric::waitTxe(){
	while(!(spi->SR & SPI_I2S_FLAG_RXNE));
}
void SpiGeneric::waitTxRx(){
 8000e0c:	b480      	push	{r7}
 8000e0e:	b083      	sub	sp, #12
 8000e10:	af00      	add	r7, sp, #0
 8000e12:	6078      	str	r0, [r7, #4]
	while(!(spi->SR & SPI_I2S_FLAG_RXNE));
 8000e14:	687b      	ldr	r3, [r7, #4]
 8000e16:	685b      	ldr	r3, [r3, #4]
 8000e18:	891b      	ldrh	r3, [r3, #8]
 8000e1a:	b29b      	uxth	r3, r3
 8000e1c:	f003 0301 	and.w	r3, r3, #1
 8000e20:	2b00      	cmp	r3, #0
 8000e22:	bf0c      	ite	eq
 8000e24:	2301      	moveq	r3, #1
 8000e26:	2300      	movne	r3, #0
 8000e28:	b2db      	uxtb	r3, r3
 8000e2a:	2b00      	cmp	r3, #0
 8000e2c:	d000      	beq.n	8000e30 <_ZN10SpiGeneric8waitTxRxEv+0x24>
 8000e2e:	e7f1      	b.n	8000e14 <_ZN10SpiGeneric8waitTxRxEv+0x8>
	while(!(spi->SR & SPI_I2S_FLAG_RXNE));
 8000e30:	687b      	ldr	r3, [r7, #4]
 8000e32:	685b      	ldr	r3, [r3, #4]
 8000e34:	891b      	ldrh	r3, [r3, #8]
 8000e36:	b29b      	uxth	r3, r3
 8000e38:	f003 0301 	and.w	r3, r3, #1
 8000e3c:	2b00      	cmp	r3, #0
 8000e3e:	bf0c      	ite	eq
 8000e40:	2301      	moveq	r3, #1
 8000e42:	2300      	movne	r3, #0
 8000e44:	b2db      	uxtb	r3, r3
 8000e46:	2b00      	cmp	r3, #0
 8000e48:	d000      	beq.n	8000e4c <_ZN10SpiGeneric8waitTxRxEv+0x40>
 8000e4a:	e7f1      	b.n	8000e30 <_ZN10SpiGeneric8waitTxRxEv+0x24>
}
 8000e4c:	bf00      	nop
 8000e4e:	370c      	adds	r7, #12
 8000e50:	46bd      	mov	sp, r7
 8000e52:	bc80      	pop	{r7}
 8000e54:	4770      	bx	lr
 8000e56:	bf00      	nop

08000e58 <_ZN10SpiGenericD1Ev>:

SpiGeneric::~SpiGeneric() {
 8000e58:	b580      	push	{r7, lr}
 8000e5a:	b082      	sub	sp, #8
 8000e5c:	af00      	add	r7, sp, #0
 8000e5e:	6078      	str	r0, [r7, #4]
 8000e60:	4a06      	ldr	r2, [pc, #24]	; (8000e7c <_ZN10SpiGenericD1Ev+0x24>)
 8000e62:	687b      	ldr	r3, [r7, #4]
 8000e64:	601a      	str	r2, [r3, #0]
	// TODO Auto-generated destructor stub
}
 8000e66:	2300      	movs	r3, #0
 8000e68:	2b00      	cmp	r3, #0
 8000e6a:	d002      	beq.n	8000e72 <_ZN10SpiGenericD1Ev+0x1a>
 8000e6c:	6878      	ldr	r0, [r7, #4]
 8000e6e:	f000 fc9f 	bl	80017b0 <_ZdlPv>
 8000e72:	687b      	ldr	r3, [r7, #4]
 8000e74:	4618      	mov	r0, r3
 8000e76:	3708      	adds	r7, #8
 8000e78:	46bd      	mov	sp, r7
 8000e7a:	bd80      	pop	{r7, pc}
 8000e7c:	080019c4 	.word	0x080019c4

08000e80 <_Z13sysClockSetupv>:
 *  Created on: Dec 10, 2016
 *      Author: Matejko
 */
#include <basicSetup.h>

void sysClockSetup(){
 8000e80:	b580      	push	{r7, lr}
 8000e82:	af00      	add	r7, sp, #0
	RCC_HSICmd(ENABLE);
 8000e84:	2001      	movs	r0, #1
 8000e86:	f7ff fae5 	bl	8000454 <RCC_HSICmd>
	while(RCC_GetFlagStatus(RCC_FLAG_HSIRDY) == RESET);
 8000e8a:	2021      	movs	r0, #33	; 0x21
 8000e8c:	f7ff fc42 	bl	8000714 <RCC_GetFlagStatus>
 8000e90:	4603      	mov	r3, r0
 8000e92:	2b00      	cmp	r3, #0
 8000e94:	bf0c      	ite	eq
 8000e96:	2301      	moveq	r3, #1
 8000e98:	2300      	movne	r3, #0
 8000e9a:	b2db      	uxtb	r3, r3
 8000e9c:	2b00      	cmp	r3, #0
 8000e9e:	d000      	beq.n	8000ea2 <_Z13sysClockSetupv+0x22>
 8000ea0:	e7f3      	b.n	8000e8a <_Z13sysClockSetupv+0xa>

	RCC_SYSCLKConfig(RCC_CFGR_SW_HSI);
 8000ea2:	2001      	movs	r0, #1
 8000ea4:	f7ff fae6 	bl	8000474 <RCC_SYSCLKConfig>
	SystemCoreClockUpdate();
 8000ea8:	f000 fb2c 	bl	8001504 <SystemCoreClockUpdate>
}
 8000eac:	bf00      	nop
 8000eae:	bd80      	pop	{r7, pc}

08000eb0 <_ZN6Usart2C1Ev>:
 *      Author: Matejko
 */

#include <Usart2.h>

Usart2::Usart2() {
 8000eb0:	b580      	push	{r7, lr}
 8000eb2:	b082      	sub	sp, #8
 8000eb4:	af00      	add	r7, sp, #0
 8000eb6:	6078      	str	r0, [r7, #4]
 8000eb8:	687b      	ldr	r3, [r7, #4]
 8000eba:	4618      	mov	r0, r3
 8000ebc:	f000 f89c 	bl	8000ff8 <_ZN12UsartGenericC1Ev>
 8000ec0:	4a03      	ldr	r2, [pc, #12]	; (8000ed0 <_ZN6Usart2C1Ev+0x20>)
 8000ec2:	687b      	ldr	r3, [r7, #4]
 8000ec4:	601a      	str	r2, [r3, #0]
	// TODO Auto-generated constructor stub

}
 8000ec6:	687b      	ldr	r3, [r7, #4]
 8000ec8:	4618      	mov	r0, r3
 8000eca:	3708      	adds	r7, #8
 8000ecc:	46bd      	mov	sp, r7
 8000ece:	bd80      	pop	{r7, pc}
 8000ed0:	080019d8 	.word	0x080019d8

08000ed4 <_ZN6Usart2D1Ev>:

Usart2::~Usart2() {
 8000ed4:	b580      	push	{r7, lr}
 8000ed6:	b082      	sub	sp, #8
 8000ed8:	af00      	add	r7, sp, #0
 8000eda:	6078      	str	r0, [r7, #4]
 8000edc:	4a08      	ldr	r2, [pc, #32]	; (8000f00 <_ZN6Usart2D1Ev+0x2c>)
 8000ede:	687b      	ldr	r3, [r7, #4]
 8000ee0:	601a      	str	r2, [r3, #0]
 8000ee2:	687b      	ldr	r3, [r7, #4]
 8000ee4:	4618      	mov	r0, r3
 8000ee6:	f000 f9b3 	bl	8001250 <_ZN12UsartGenericD1Ev>
	// TODO Auto-generated destructor stub
}
 8000eea:	2300      	movs	r3, #0
 8000eec:	2b00      	cmp	r3, #0
 8000eee:	d002      	beq.n	8000ef6 <_ZN6Usart2D1Ev+0x22>
 8000ef0:	6878      	ldr	r0, [r7, #4]
 8000ef2:	f000 fc5d 	bl	80017b0 <_ZdlPv>
 8000ef6:	687b      	ldr	r3, [r7, #4]
 8000ef8:	4618      	mov	r0, r3
 8000efa:	3708      	adds	r7, #8
 8000efc:	46bd      	mov	sp, r7
 8000efe:	bd80      	pop	{r7, pc}
 8000f00:	080019d8 	.word	0x080019d8

08000f04 <_ZN6Usart2D0Ev>:
Usart2::Usart2() {
	// TODO Auto-generated constructor stub

}

Usart2::~Usart2() {
 8000f04:	b580      	push	{r7, lr}
 8000f06:	b082      	sub	sp, #8
 8000f08:	af00      	add	r7, sp, #0
 8000f0a:	6078      	str	r0, [r7, #4]
	// TODO Auto-generated destructor stub
}
 8000f0c:	6878      	ldr	r0, [r7, #4]
 8000f0e:	f7ff ffe1 	bl	8000ed4 <_ZN6Usart2D1Ev>
 8000f12:	6878      	ldr	r0, [r7, #4]
 8000f14:	f000 fc4c 	bl	80017b0 <_ZdlPv>
 8000f18:	687b      	ldr	r3, [r7, #4]
 8000f1a:	4618      	mov	r0, r3
 8000f1c:	3708      	adds	r7, #8
 8000f1e:	46bd      	mov	sp, r7
 8000f20:	bd80      	pop	{r7, pc}
 8000f22:	bf00      	nop

08000f24 <_ZN6Usart24initEv>:

void Usart2::init(){
 8000f24:	b580      	push	{r7, lr}
 8000f26:	b08a      	sub	sp, #40	; 0x28
 8000f28:	af00      	add	r7, sp, #0
 8000f2a:	6078      	str	r0, [r7, #4]

	//enable output pins pherifery
	RCC_AHBPeriphClockCmd(RCC_AHBPeriph_GPIOA, ENABLE);
 8000f2c:	2101      	movs	r1, #1
 8000f2e:	2001      	movs	r0, #1
 8000f30:	f7ff fb96 	bl	8000660 <RCC_AHBPeriphClockCmd>

	//configure pins
	GPIO_PinAFConfig(GPIOA, GPIO_PinSource2, GPIO_AF_USART2);
 8000f34:	2207      	movs	r2, #7
 8000f36:	2102      	movs	r1, #2
 8000f38:	482d      	ldr	r0, [pc, #180]	; (8000ff0 <_ZN6Usart24initEv+0xcc>)
 8000f3a:	f7ff fa43 	bl	80003c4 <GPIO_PinAFConfig>
	GPIO_PinAFConfig(GPIOA, GPIO_PinSource3, GPIO_AF_USART2);
 8000f3e:	2207      	movs	r2, #7
 8000f40:	2103      	movs	r1, #3
 8000f42:	482b      	ldr	r0, [pc, #172]	; (8000ff0 <_ZN6Usart24initEv+0xcc>)
 8000f44:	f7ff fa3e 	bl	80003c4 <GPIO_PinAFConfig>
	GPIO_InitTypeDef GPIO_InitStructure;
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_2 |  GPIO_Pin_3;
 8000f48:	230c      	movs	r3, #12
 8000f4a:	623b      	str	r3, [r7, #32]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF;
 8000f4c:	2302      	movs	r3, #2
 8000f4e:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_40MHz;
 8000f52:	2303      	movs	r3, #3
 8000f54:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
	GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
 8000f58:	2300      	movs	r3, #0
 8000f5a:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
	GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_NOPULL ;
 8000f5e:	2300      	movs	r3, #0
 8000f60:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	GPIO_Init(GPIOA, &GPIO_InitStructure);
 8000f64:	f107 0320 	add.w	r3, r7, #32
 8000f68:	4619      	mov	r1, r3
 8000f6a:	4821      	ldr	r0, [pc, #132]	; (8000ff0 <_ZN6Usart24initEv+0xcc>)
 8000f6c:	f7ff f978 	bl	8000260 <GPIO_Init>

	//enable uusart pherifery
	RCC_APB1PeriphClockCmd(RCC_APB1Periph_USART2, ENABLE);
 8000f70:	2101      	movs	r1, #1
 8000f72:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 8000f76:	f7ff fbaf 	bl	80006d8 <RCC_APB1PeriphClockCmd>

	//configure usart
	USART_InitTypeDef USART_InitStructure;
	USART_InitStructure.USART_BaudRate = 9600;
 8000f7a:	f44f 5316 	mov.w	r3, #9600	; 0x2580
 8000f7e:	613b      	str	r3, [r7, #16]
	USART_InitStructure.USART_WordLength = USART_WordLength_8b;
 8000f80:	2300      	movs	r3, #0
 8000f82:	82bb      	strh	r3, [r7, #20]
	USART_InitStructure.USART_StopBits = USART_StopBits_1;
 8000f84:	2300      	movs	r3, #0
 8000f86:	82fb      	strh	r3, [r7, #22]
	USART_InitStructure.USART_Parity = USART_Parity_No;
 8000f88:	2300      	movs	r3, #0
 8000f8a:	833b      	strh	r3, [r7, #24]
	USART_InitStructure.USART_HardwareFlowControl = USART_HardwareFlowControl_None;
 8000f8c:	2300      	movs	r3, #0
 8000f8e:	83bb      	strh	r3, [r7, #28]
	USART_InitStructure.USART_Mode = USART_Mode_Rx | USART_Mode_Tx;
 8000f90:	230c      	movs	r3, #12
 8000f92:	837b      	strh	r3, [r7, #26]
	USART_Init(USART2, &USART_InitStructure);
 8000f94:	f107 0310 	add.w	r3, r7, #16
 8000f98:	4619      	mov	r1, r3
 8000f9a:	4816      	ldr	r0, [pc, #88]	; (8000ff4 <_ZN6Usart24initEv+0xd0>)
 8000f9c:	f7ff fc50 	bl	8000840 <USART_Init>


	//enable usart interrupts
	USART_ClearFlag(USART2,USART_FLAG_TC);
 8000fa0:	2140      	movs	r1, #64	; 0x40
 8000fa2:	4814      	ldr	r0, [pc, #80]	; (8000ff4 <_ZN6Usart24initEv+0xd0>)
 8000fa4:	f7ff fda6 	bl	8000af4 <USART_ClearFlag>
	USART_ITConfig(USART2, USART_IT_TC, ENABLE);
 8000fa8:	2201      	movs	r2, #1
 8000faa:	f240 6126 	movw	r1, #1574	; 0x626
 8000fae:	4811      	ldr	r0, [pc, #68]	; (8000ff4 <_ZN6Usart24initEv+0xd0>)
 8000fb0:	f7ff fd3c 	bl	8000a2c <USART_ITConfig>
	USART_ITConfig(USART2, USART_IT_RXNE, ENABLE);
 8000fb4:	2201      	movs	r2, #1
 8000fb6:	f240 5125 	movw	r1, #1317	; 0x525
 8000fba:	480e      	ldr	r0, [pc, #56]	; (8000ff4 <_ZN6Usart24initEv+0xd0>)
 8000fbc:	f7ff fd36 	bl	8000a2c <USART_ITConfig>

	//configure nvic
	NVIC_InitTypeDef NVIC_InitStructure;
	NVIC_InitStructure.NVIC_IRQChannel = USART2_IRQn;
 8000fc0:	2326      	movs	r3, #38	; 0x26
 8000fc2:	733b      	strb	r3, [r7, #12]
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 8;
 8000fc4:	2308      	movs	r3, #8
 8000fc6:	737b      	strb	r3, [r7, #13]
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
 8000fc8:	2300      	movs	r3, #0
 8000fca:	73bb      	strb	r3, [r7, #14]
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 8000fcc:	2301      	movs	r3, #1
 8000fce:	73fb      	strb	r3, [r7, #15]
	NVIC_Init(&NVIC_InitStructure);
 8000fd0:	f107 030c 	add.w	r3, r7, #12
 8000fd4:	4618      	mov	r0, r3
 8000fd6:	f7ff f8e3 	bl	80001a0 <NVIC_Init>

	usart = USART2;
 8000fda:	687b      	ldr	r3, [r7, #4]
 8000fdc:	4a05      	ldr	r2, [pc, #20]	; (8000ff4 <_ZN6Usart24initEv+0xd0>)
 8000fde:	605a      	str	r2, [r3, #4]
	//turn on usart
	USART_Cmd(USART2,ENABLE);
 8000fe0:	2101      	movs	r1, #1
 8000fe2:	4804      	ldr	r0, [pc, #16]	; (8000ff4 <_ZN6Usart24initEv+0xd0>)
 8000fe4:	f7ff fce0 	bl	80009a8 <USART_Cmd>

}
 8000fe8:	bf00      	nop
 8000fea:	3728      	adds	r7, #40	; 0x28
 8000fec:	46bd      	mov	sp, r7
 8000fee:	bd80      	pop	{r7, pc}
 8000ff0:	40020000 	.word	0x40020000
 8000ff4:	40004400 	.word	0x40004400

08000ff8 <_ZN12UsartGenericC1Ev>:
 *      Author: Matejko
 */

#include <UsartGeneric.h>

UsartGeneric::UsartGeneric() : usart_write_buffer_it(0), usart_send_it(0), usart_read_buffer_it(0), usart_read_it(0){
 8000ff8:	b480      	push	{r7}
 8000ffa:	b083      	sub	sp, #12
 8000ffc:	af00      	add	r7, sp, #0
 8000ffe:	6078      	str	r0, [r7, #4]
 8001000:	4a0b      	ldr	r2, [pc, #44]	; (8001030 <_ZN12UsartGenericC1Ev+0x38>)
 8001002:	687b      	ldr	r3, [r7, #4]
 8001004:	601a      	str	r2, [r3, #0]
 8001006:	687b      	ldr	r3, [r7, #4]
 8001008:	2200      	movs	r2, #0
 800100a:	721a      	strb	r2, [r3, #8]
 800100c:	687b      	ldr	r3, [r7, #4]
 800100e:	2200      	movs	r2, #0
 8001010:	725a      	strb	r2, [r3, #9]
 8001012:	687b      	ldr	r3, [r7, #4]
 8001014:	2200      	movs	r2, #0
 8001016:	f883 210a 	strb.w	r2, [r3, #266]	; 0x10a
 800101a:	687b      	ldr	r3, [r7, #4]
 800101c:	2200      	movs	r2, #0
 800101e:	f883 210b 	strb.w	r2, [r3, #267]	; 0x10b
	// TODO Auto-generated constructor stub

}
 8001022:	687b      	ldr	r3, [r7, #4]
 8001024:	4618      	mov	r0, r3
 8001026:	370c      	adds	r7, #12
 8001028:	46bd      	mov	sp, r7
 800102a:	bc80      	pop	{r7}
 800102c:	4770      	bx	lr
 800102e:	bf00      	nop
 8001030:	08001a04 	.word	0x08001a04

08001034 <_ZN12UsartGeneric4readEPhh>:

uint8_t UsartGeneric::read(uint8_t* data,uint8_t len){
 8001034:	b480      	push	{r7}
 8001036:	b087      	sub	sp, #28
 8001038:	af00      	add	r7, sp, #0
 800103a:	60f8      	str	r0, [r7, #12]
 800103c:	60b9      	str	r1, [r7, #8]
 800103e:	4613      	mov	r3, r2
 8001040:	71fb      	strb	r3, [r7, #7]
	for(int i=0;i<len;i++){
 8001042:	2300      	movs	r3, #0
 8001044:	617b      	str	r3, [r7, #20]
 8001046:	79fa      	ldrb	r2, [r7, #7]
 8001048:	697b      	ldr	r3, [r7, #20]
 800104a:	429a      	cmp	r2, r3
 800104c:	dd2c      	ble.n	80010a8 <_ZN12UsartGeneric4readEPhh+0x74>
		if(usart_read_it==usart_read_buffer_it)
 800104e:	68fb      	ldr	r3, [r7, #12]
 8001050:	f893 310a 	ldrb.w	r3, [r3, #266]	; 0x10a
 8001054:	b2da      	uxtb	r2, r3
 8001056:	68fb      	ldr	r3, [r7, #12]
 8001058:	f893 310b 	ldrb.w	r3, [r3, #267]	; 0x10b
 800105c:	b2db      	uxtb	r3, r3
 800105e:	429a      	cmp	r2, r3
 8001060:	bf0c      	ite	eq
 8001062:	2301      	moveq	r3, #1
 8001064:	2300      	movne	r3, #0
 8001066:	b2db      	uxtb	r3, r3
 8001068:	2b00      	cmp	r3, #0
 800106a:	d002      	beq.n	8001072 <_ZN12UsartGeneric4readEPhh+0x3e>
			return i;
 800106c:	697b      	ldr	r3, [r7, #20]
 800106e:	b2db      	uxtb	r3, r3
 8001070:	e01b      	b.n	80010aa <_ZN12UsartGeneric4readEPhh+0x76>
		*(data+i) = usart_read_buffer[usart_read_it];
 8001072:	697b      	ldr	r3, [r7, #20]
 8001074:	68ba      	ldr	r2, [r7, #8]
 8001076:	4413      	add	r3, r2
 8001078:	68fa      	ldr	r2, [r7, #12]
 800107a:	f892 210a 	ldrb.w	r2, [r2, #266]	; 0x10a
 800107e:	b2d2      	uxtb	r2, r2
 8001080:	4611      	mov	r1, r2
 8001082:	68fa      	ldr	r2, [r7, #12]
 8001084:	440a      	add	r2, r1
 8001086:	f892 210c 	ldrb.w	r2, [r2, #268]	; 0x10c
 800108a:	b2d2      	uxtb	r2, r2
 800108c:	701a      	strb	r2, [r3, #0]
		usart_read_it++;
 800108e:	68fb      	ldr	r3, [r7, #12]
 8001090:	f893 310a 	ldrb.w	r3, [r3, #266]	; 0x10a
 8001094:	b2db      	uxtb	r3, r3
 8001096:	3301      	adds	r3, #1
 8001098:	b2da      	uxtb	r2, r3
 800109a:	68fb      	ldr	r3, [r7, #12]
 800109c:	f883 210a 	strb.w	r2, [r3, #266]	; 0x10a
	// TODO Auto-generated constructor stub

}

uint8_t UsartGeneric::read(uint8_t* data,uint8_t len){
	for(int i=0;i<len;i++){
 80010a0:	697b      	ldr	r3, [r7, #20]
 80010a2:	3301      	adds	r3, #1
 80010a4:	617b      	str	r3, [r7, #20]
 80010a6:	e7ce      	b.n	8001046 <_ZN12UsartGeneric4readEPhh+0x12>
		if(usart_read_it==usart_read_buffer_it)
			return i;
		*(data+i) = usart_read_buffer[usart_read_it];
		usart_read_it++;
	}
	return len;
 80010a8:	79fb      	ldrb	r3, [r7, #7]

}
 80010aa:	4618      	mov	r0, r3
 80010ac:	371c      	adds	r7, #28
 80010ae:	46bd      	mov	sp, r7
 80010b0:	bc80      	pop	{r7}
 80010b2:	4770      	bx	lr

080010b4 <_ZN12UsartGeneric5writeEPhh>:
void UsartGeneric::write(uint8_t* data,uint8_t len){
 80010b4:	b580      	push	{r7, lr}
 80010b6:	b086      	sub	sp, #24
 80010b8:	af00      	add	r7, sp, #0
 80010ba:	60f8      	str	r0, [r7, #12]
 80010bc:	60b9      	str	r1, [r7, #8]
 80010be:	4613      	mov	r3, r2
 80010c0:	71fb      	strb	r3, [r7, #7]
	for(uint8_t  i= 0;i<len;i++){
 80010c2:	2300      	movs	r3, #0
 80010c4:	75fb      	strb	r3, [r7, #23]
 80010c6:	7dfa      	ldrb	r2, [r7, #23]
 80010c8:	79fb      	ldrb	r3, [r7, #7]
 80010ca:	429a      	cmp	r2, r3
 80010cc:	d215      	bcs.n	80010fa <_ZN12UsartGeneric5writeEPhh+0x46>
			usart_write_buffer[usart_write_buffer_it] = *(data+i);
 80010ce:	68fb      	ldr	r3, [r7, #12]
 80010d0:	7a5b      	ldrb	r3, [r3, #9]
 80010d2:	b2db      	uxtb	r3, r3
 80010d4:	4619      	mov	r1, r3
 80010d6:	7dfb      	ldrb	r3, [r7, #23]
 80010d8:	68ba      	ldr	r2, [r7, #8]
 80010da:	4413      	add	r3, r2
 80010dc:	781a      	ldrb	r2, [r3, #0]
 80010de:	68fb      	ldr	r3, [r7, #12]
 80010e0:	440b      	add	r3, r1
 80010e2:	729a      	strb	r2, [r3, #10]
			usart_write_buffer_it ++;
 80010e4:	68fb      	ldr	r3, [r7, #12]
 80010e6:	7a5b      	ldrb	r3, [r3, #9]
 80010e8:	b2db      	uxtb	r3, r3
 80010ea:	3301      	adds	r3, #1
 80010ec:	b2da      	uxtb	r2, r3
 80010ee:	68fb      	ldr	r3, [r7, #12]
 80010f0:	725a      	strb	r2, [r3, #9]
	}
	return len;

}
void UsartGeneric::write(uint8_t* data,uint8_t len){
	for(uint8_t  i= 0;i<len;i++){
 80010f2:	7dfb      	ldrb	r3, [r7, #23]
 80010f4:	3301      	adds	r3, #1
 80010f6:	75fb      	strb	r3, [r7, #23]
 80010f8:	e7e5      	b.n	80010c6 <_ZN12UsartGeneric5writeEPhh+0x12>
			usart_write_buffer[usart_write_buffer_it] = *(data+i);
			usart_write_buffer_it ++;
		}
		initWrite(len);
 80010fa:	79fb      	ldrb	r3, [r7, #7]
 80010fc:	4619      	mov	r1, r3
 80010fe:	68f8      	ldr	r0, [r7, #12]
 8001100:	f000 f8ba 	bl	8001278 <_ZN12UsartGeneric9initWriteEh>

}
 8001104:	bf00      	nop
 8001106:	3718      	adds	r7, #24
 8001108:	46bd      	mov	sp, r7
 800110a:	bd80      	pop	{r7, pc}

0800110c <_ZN12UsartGeneric14availableBytesEv>:
uint8_t UsartGeneric::availableBytes(){
 800110c:	b480      	push	{r7}
 800110e:	b083      	sub	sp, #12
 8001110:	af00      	add	r7, sp, #0
 8001112:	6078      	str	r0, [r7, #4]
	return (usart_read_buffer_it - usart_read_it);
 8001114:	687b      	ldr	r3, [r7, #4]
 8001116:	f893 310b 	ldrb.w	r3, [r3, #267]	; 0x10b
 800111a:	b2da      	uxtb	r2, r3
 800111c:	687b      	ldr	r3, [r7, #4]
 800111e:	f893 310a 	ldrb.w	r3, [r3, #266]	; 0x10a
 8001122:	b2db      	uxtb	r3, r3
 8001124:	1ad3      	subs	r3, r2, r3
 8001126:	b2db      	uxtb	r3, r3
}
 8001128:	4618      	mov	r0, r3
 800112a:	370c      	adds	r7, #12
 800112c:	46bd      	mov	sp, r7
 800112e:	bc80      	pop	{r7}
 8001130:	4770      	bx	lr
 8001132:	bf00      	nop

08001134 <_ZN12UsartGeneric5flushEv>:
void UsartGeneric::flush(){
 8001134:	b480      	push	{r7}
 8001136:	b083      	sub	sp, #12
 8001138:	af00      	add	r7, sp, #0
 800113a:	6078      	str	r0, [r7, #4]
	usart_send_it = usart_write_buffer_it;
 800113c:	687b      	ldr	r3, [r7, #4]
 800113e:	7a5b      	ldrb	r3, [r3, #9]
 8001140:	b2da      	uxtb	r2, r3
 8001142:	687b      	ldr	r3, [r7, #4]
 8001144:	721a      	strb	r2, [r3, #8]
}
 8001146:	bf00      	nop
 8001148:	370c      	adds	r7, #12
 800114a:	46bd      	mov	sp, r7
 800114c:	bc80      	pop	{r7}
 800114e:	4770      	bx	lr

08001150 <_ZN12UsartGeneric13writableBytesEv>:

uint8_t UsartGeneric::writableBytes(){
 8001150:	b480      	push	{r7}
 8001152:	b083      	sub	sp, #12
 8001154:	af00      	add	r7, sp, #0
 8001156:	6078      	str	r0, [r7, #4]
		return (usart_write_buffer_it - usart_send_it);
 8001158:	687b      	ldr	r3, [r7, #4]
 800115a:	7a5b      	ldrb	r3, [r3, #9]
 800115c:	b2da      	uxtb	r2, r3
 800115e:	687b      	ldr	r3, [r7, #4]
 8001160:	7a1b      	ldrb	r3, [r3, #8]
 8001162:	b2db      	uxtb	r3, r3
 8001164:	1ad3      	subs	r3, r2, r3
 8001166:	b2db      	uxtb	r3, r3
}
 8001168:	4618      	mov	r0, r3
 800116a:	370c      	adds	r7, #12
 800116c:	46bd      	mov	sp, r7
 800116e:	bc80      	pop	{r7}
 8001170:	4770      	bx	lr
 8001172:	bf00      	nop

08001174 <_ZN12UsartGeneric10irqHandlerEv>:

void UsartGeneric::irqHandler (void) {
 8001174:	b590      	push	{r4, r7, lr}
 8001176:	b083      	sub	sp, #12
 8001178:	af00      	add	r7, sp, #0
 800117a:	6078      	str	r0, [r7, #4]

	if(USART_GetFlagStatus(usart, USART_FLAG_RXNE) == SET){
 800117c:	687b      	ldr	r3, [r7, #4]
 800117e:	685b      	ldr	r3, [r3, #4]
 8001180:	2120      	movs	r1, #32
 8001182:	4618      	mov	r0, r3
 8001184:	f7ff fc9a 	bl	8000abc <USART_GetFlagStatus>
 8001188:	4603      	mov	r3, r0
 800118a:	2b01      	cmp	r3, #1
 800118c:	bf0c      	ite	eq
 800118e:	2301      	moveq	r3, #1
 8001190:	2300      	movne	r3, #0
 8001192:	b2db      	uxtb	r3, r3
 8001194:	2b00      	cmp	r3, #0
 8001196:	d01f      	beq.n	80011d8 <_ZN12UsartGeneric10irqHandlerEv+0x64>
		usart_read_buffer[usart_read_buffer_it] = USART_ReceiveData(usart);
 8001198:	687b      	ldr	r3, [r7, #4]
 800119a:	f893 310b 	ldrb.w	r3, [r3, #267]	; 0x10b
 800119e:	b2db      	uxtb	r3, r3
 80011a0:	461c      	mov	r4, r3
 80011a2:	687b      	ldr	r3, [r7, #4]
 80011a4:	685b      	ldr	r3, [r3, #4]
 80011a6:	4618      	mov	r0, r3
 80011a8:	f7ff fc30 	bl	8000a0c <USART_ReceiveData>
 80011ac:	4603      	mov	r3, r0
 80011ae:	b2da      	uxtb	r2, r3
 80011b0:	687b      	ldr	r3, [r7, #4]
 80011b2:	4423      	add	r3, r4
 80011b4:	f883 210c 	strb.w	r2, [r3, #268]	; 0x10c
		USART_ClearFlag(usart, USART_FLAG_RXNE);
 80011b8:	687b      	ldr	r3, [r7, #4]
 80011ba:	685b      	ldr	r3, [r3, #4]
 80011bc:	2120      	movs	r1, #32
 80011be:	4618      	mov	r0, r3
 80011c0:	f7ff fc98 	bl	8000af4 <USART_ClearFlag>
		usart_read_buffer_it++;
 80011c4:	687b      	ldr	r3, [r7, #4]
 80011c6:	f893 310b 	ldrb.w	r3, [r3, #267]	; 0x10b
 80011ca:	b2db      	uxtb	r3, r3
 80011cc:	3301      	adds	r3, #1
 80011ce:	b2da      	uxtb	r2, r3
 80011d0:	687b      	ldr	r3, [r7, #4]
 80011d2:	f883 210b 	strb.w	r2, [r3, #267]	; 0x10b
		return;
 80011d6:	e038      	b.n	800124a <_ZN12UsartGeneric10irqHandlerEv+0xd6>
	}
	if(USART_GetFlagStatus(usart,USART_FLAG_TC) == SET){
 80011d8:	687b      	ldr	r3, [r7, #4]
 80011da:	685b      	ldr	r3, [r3, #4]
 80011dc:	2140      	movs	r1, #64	; 0x40
 80011de:	4618      	mov	r0, r3
 80011e0:	f7ff fc6c 	bl	8000abc <USART_GetFlagStatus>
 80011e4:	4603      	mov	r3, r0
 80011e6:	2b01      	cmp	r3, #1
 80011e8:	bf0c      	ite	eq
 80011ea:	2301      	moveq	r3, #1
 80011ec:	2300      	movne	r3, #0
 80011ee:	b2db      	uxtb	r3, r3
 80011f0:	2b00      	cmp	r3, #0
 80011f2:	d02a      	beq.n	800124a <_ZN12UsartGeneric10irqHandlerEv+0xd6>
		USART_ClearFlag(usart,USART_FLAG_TC);
 80011f4:	687b      	ldr	r3, [r7, #4]
 80011f6:	685b      	ldr	r3, [r3, #4]
 80011f8:	2140      	movs	r1, #64	; 0x40
 80011fa:	4618      	mov	r0, r3
 80011fc:	f7ff fc7a 	bl	8000af4 <USART_ClearFlag>
		if(usart_send_it != usart_write_buffer_it){
 8001200:	687b      	ldr	r3, [r7, #4]
 8001202:	7a1b      	ldrb	r3, [r3, #8]
 8001204:	b2da      	uxtb	r2, r3
 8001206:	687b      	ldr	r3, [r7, #4]
 8001208:	7a5b      	ldrb	r3, [r3, #9]
 800120a:	b2db      	uxtb	r3, r3
 800120c:	429a      	cmp	r2, r3
 800120e:	bf14      	ite	ne
 8001210:	2301      	movne	r3, #1
 8001212:	2300      	moveq	r3, #0
 8001214:	b2db      	uxtb	r3, r3
 8001216:	2b00      	cmp	r3, #0
 8001218:	d016      	beq.n	8001248 <_ZN12UsartGeneric10irqHandlerEv+0xd4>
			USART_SendData(usart,usart_write_buffer[usart_send_it]);
 800121a:	687b      	ldr	r3, [r7, #4]
 800121c:	685a      	ldr	r2, [r3, #4]
 800121e:	687b      	ldr	r3, [r7, #4]
 8001220:	7a1b      	ldrb	r3, [r3, #8]
 8001222:	b2db      	uxtb	r3, r3
 8001224:	4619      	mov	r1, r3
 8001226:	687b      	ldr	r3, [r7, #4]
 8001228:	440b      	add	r3, r1
 800122a:	7a9b      	ldrb	r3, [r3, #10]
 800122c:	b2db      	uxtb	r3, r3
 800122e:	b29b      	uxth	r3, r3
 8001230:	4619      	mov	r1, r3
 8001232:	4610      	mov	r0, r2
 8001234:	f7ff fbd8 	bl	80009e8 <USART_SendData>
			usart_send_it++;
 8001238:	687b      	ldr	r3, [r7, #4]
 800123a:	7a1b      	ldrb	r3, [r3, #8]
 800123c:	b2db      	uxtb	r3, r3
 800123e:	3301      	adds	r3, #1
 8001240:	b2da      	uxtb	r2, r3
 8001242:	687b      	ldr	r3, [r7, #4]
 8001244:	721a      	strb	r2, [r3, #8]
		}
		return;
 8001246:	bf00      	nop
 8001248:	bf00      	nop
	}
}
 800124a:	370c      	adds	r7, #12
 800124c:	46bd      	mov	sp, r7
 800124e:	bd90      	pop	{r4, r7, pc}

08001250 <_ZN12UsartGenericD1Ev>:

UsartGeneric::~UsartGeneric() {
 8001250:	b580      	push	{r7, lr}
 8001252:	b082      	sub	sp, #8
 8001254:	af00      	add	r7, sp, #0
 8001256:	6078      	str	r0, [r7, #4]
 8001258:	4a06      	ldr	r2, [pc, #24]	; (8001274 <_ZN12UsartGenericD1Ev+0x24>)
 800125a:	687b      	ldr	r3, [r7, #4]
 800125c:	601a      	str	r2, [r3, #0]
	// TODO Auto-generated destructor stub
}
 800125e:	2300      	movs	r3, #0
 8001260:	2b00      	cmp	r3, #0
 8001262:	d002      	beq.n	800126a <_ZN12UsartGenericD1Ev+0x1a>
 8001264:	6878      	ldr	r0, [r7, #4]
 8001266:	f000 faa3 	bl	80017b0 <_ZdlPv>
 800126a:	687b      	ldr	r3, [r7, #4]
 800126c:	4618      	mov	r0, r3
 800126e:	3708      	adds	r7, #8
 8001270:	46bd      	mov	sp, r7
 8001272:	bd80      	pop	{r7, pc}
 8001274:	08001a04 	.word	0x08001a04

08001278 <_ZN12UsartGeneric9initWriteEh>:
 * Private function
 *
 * */


void UsartGeneric::initWrite(uint8_t new_bytes){
 8001278:	b580      	push	{r7, lr}
 800127a:	b082      	sub	sp, #8
 800127c:	af00      	add	r7, sp, #0
 800127e:	6078      	str	r0, [r7, #4]
 8001280:	460b      	mov	r3, r1
 8001282:	70fb      	strb	r3, [r7, #3]
	if(!(writableBytes() - new_bytes )){
 8001284:	687b      	ldr	r3, [r7, #4]
 8001286:	681b      	ldr	r3, [r3, #0]
 8001288:	3314      	adds	r3, #20
 800128a:	681b      	ldr	r3, [r3, #0]
 800128c:	6878      	ldr	r0, [r7, #4]
 800128e:	4798      	blx	r3
 8001290:	4603      	mov	r3, r0
 8001292:	461a      	mov	r2, r3
 8001294:	78fb      	ldrb	r3, [r7, #3]
 8001296:	4293      	cmp	r3, r2
 8001298:	bf0c      	ite	eq
 800129a:	2301      	moveq	r3, #1
 800129c:	2300      	movne	r3, #0
 800129e:	b2db      	uxtb	r3, r3
 80012a0:	2b00      	cmp	r3, #0
 80012a2:	d015      	beq.n	80012d0 <_ZN12UsartGeneric9initWriteEh+0x58>
		USART_SendData(usart,usart_write_buffer[usart_send_it]);
 80012a4:	687b      	ldr	r3, [r7, #4]
 80012a6:	685a      	ldr	r2, [r3, #4]
 80012a8:	687b      	ldr	r3, [r7, #4]
 80012aa:	7a1b      	ldrb	r3, [r3, #8]
 80012ac:	b2db      	uxtb	r3, r3
 80012ae:	4619      	mov	r1, r3
 80012b0:	687b      	ldr	r3, [r7, #4]
 80012b2:	440b      	add	r3, r1
 80012b4:	7a9b      	ldrb	r3, [r3, #10]
 80012b6:	b2db      	uxtb	r3, r3
 80012b8:	b29b      	uxth	r3, r3
 80012ba:	4619      	mov	r1, r3
 80012bc:	4610      	mov	r0, r2
 80012be:	f7ff fb93 	bl	80009e8 <USART_SendData>
		usart_send_it++;
 80012c2:	687b      	ldr	r3, [r7, #4]
 80012c4:	7a1b      	ldrb	r3, [r3, #8]
 80012c6:	b2db      	uxtb	r3, r3
 80012c8:	3301      	adds	r3, #1
 80012ca:	b2da      	uxtb	r2, r3
 80012cc:	687b      	ldr	r3, [r7, #4]
 80012ce:	721a      	strb	r2, [r3, #8]
	}
}
 80012d0:	bf00      	nop
 80012d2:	3708      	adds	r7, #8
 80012d4:	46bd      	mov	sp, r7
 80012d6:	bd80      	pop	{r7, pc}

080012d8 <main>:
**
**===========================================================================
*/
Usart2 usart;
int main(void)
{
 80012d8:	b580      	push	{r7, lr}
 80012da:	b088      	sub	sp, #32
 80012dc:	af00      	add	r7, sp, #0
  *  To reconfigure the default setting of SystemInit() function, refer to
  *  system_stm32l1xx.c file
  */

	//setup core frequency
	sysClockSetup();
 80012de:	f7ff fdcf 	bl	8000e80 <_Z13sysClockSetupv>

	//setup nvic priority
	NVIC_PriorityGroupConfig(NVIC_PriorityGroup_4);
 80012e2:	f44f 7040 	mov.w	r0, #768	; 0x300
 80012e6:	f7fe ff49 	bl	800017c <NVIC_PriorityGroupConfig>

	//setup spi
	Spi1 spi;
 80012ea:	f107 030c 	add.w	r3, r7, #12
 80012ee:	4618      	mov	r0, r3
 80012f0:	f7ff fc10 	bl	8000b14 <_ZN4Spi1C1Ev>
	spi.init();
 80012f4:	f107 030c 	add.w	r3, r7, #12
 80012f8:	4618      	mov	r0, r3
 80012fa:	f7ff fc1d 	bl	8000b38 <_ZN4Spi14initEv>

	//setup usart
	usart.init();
 80012fe:	4820      	ldr	r0, [pc, #128]	; (8001380 <main+0xa8>)
 8001300:	f7ff fe10 	bl	8000f24 <_ZN6Usart24initEv>

	uint8_t posli[] = {'s','t','a','r','t','\n'};
 8001304:	4a1f      	ldr	r2, [pc, #124]	; (8001384 <main+0xac>)
 8001306:	1d3b      	adds	r3, r7, #4
 8001308:	6810      	ldr	r0, [r2, #0]
 800130a:	6018      	str	r0, [r3, #0]
 800130c:	8892      	ldrh	r2, [r2, #4]
 800130e:	809a      	strh	r2, [r3, #4]
	usart.write(posli,6);
 8001310:	1d3b      	adds	r3, r7, #4
 8001312:	2206      	movs	r2, #6
 8001314:	4619      	mov	r1, r3
 8001316:	481a      	ldr	r0, [pc, #104]	; (8001380 <main+0xa8>)
 8001318:	f7ff fecc 	bl	80010b4 <_ZN12UsartGeneric5writeEPhh>

	posli[0] = 0x03;
 800131c:	2303      	movs	r3, #3
 800131e:	713b      	strb	r3, [r7, #4]
	uint8_t a;
	a = spi.readReg(0x02);
 8001320:	f107 030c 	add.w	r3, r7, #12
 8001324:	2102      	movs	r1, #2
 8001326:	4618      	mov	r0, r3
 8001328:	f7ff fcbc 	bl	8000ca4 <_ZN10SpiGeneric7readRegEh>
 800132c:	4603      	mov	r3, r0
 800132e:	77fb      	strb	r3, [r7, #31]
	a = 0;
 8001330:	2300      	movs	r3, #0
 8001332:	77fb      	strb	r3, [r7, #31]

	spi.readRegBytes(0x03,posli,2);
 8001334:	1d3a      	adds	r2, r7, #4
 8001336:	f107 000c 	add.w	r0, r7, #12
 800133a:	2302      	movs	r3, #2
 800133c:	2103      	movs	r1, #3
 800133e:	f7ff fce5 	bl	8000d0c <_ZN10SpiGeneric12readRegBytesEhPhh>

	a = spi.readReg(0x02);
 8001342:	f107 030c 	add.w	r3, r7, #12
 8001346:	2102      	movs	r1, #2
 8001348:	4618      	mov	r0, r3
 800134a:	f7ff fcab 	bl	8000ca4 <_ZN10SpiGeneric7readRegEh>
 800134e:	4603      	mov	r3, r0
 8001350:	77fb      	strb	r3, [r7, #31]
	a = 0;
 8001352:	2300      	movs	r3, #0
 8001354:	77fb      	strb	r3, [r7, #31]

	posli[0] = 0x03;
 8001356:	2303      	movs	r3, #3
 8001358:	713b      	strb	r3, [r7, #4]
	spi.writeRead(posli,3);
 800135a:	1d39      	adds	r1, r7, #4
 800135c:	f107 030c 	add.w	r3, r7, #12
 8001360:	2203      	movs	r2, #3
 8001362:	4618      	mov	r0, r3
 8001364:	f7ff fd18 	bl	8000d98 <_ZN10SpiGeneric9writeReadEPhh>

	a = spi.readReg(0x02);
 8001368:	f107 030c 	add.w	r3, r7, #12
 800136c:	2102      	movs	r1, #2
 800136e:	4618      	mov	r0, r3
 8001370:	f7ff fc98 	bl	8000ca4 <_ZN10SpiGeneric7readRegEh>
 8001374:	4603      	mov	r3, r0
 8001376:	77fb      	strb	r3, [r7, #31]
	a = 0;
 8001378:	2300      	movs	r3, #0
 800137a:	77fb      	strb	r3, [r7, #31]

  /* Infinite loop */

  while (1)
  {
		asm("nop");
 800137c:	bf00      	nop
	a = spi.readReg(0x02);
	a = 0;

  /* Infinite loop */

  while (1)
 800137e:	e7fd      	b.n	800137c <main+0xa4>
 8001380:	200000c4 	.word	0x200000c4
 8001384:	080019a0 	.word	0x080019a0

08001388 <USART2_IRQHandler>:
  {
  }
}
#endif

extern "C" void USART2_IRQHandler (void){
 8001388:	b580      	push	{r7, lr}
 800138a:	af00      	add	r7, sp, #0
	usart.irqHandler();
 800138c:	4802      	ldr	r0, [pc, #8]	; (8001398 <USART2_IRQHandler+0x10>)
 800138e:	f7ff fef1 	bl	8001174 <_ZN12UsartGeneric10irqHandlerEv>
}
 8001392:	bf00      	nop
 8001394:	bd80      	pop	{r7, pc}
 8001396:	bf00      	nop
 8001398:	200000c4 	.word	0x200000c4

0800139c <_Z41__static_initialization_and_destruction_0ii>:
 * Minimal __assert() uses __assert__func()
 * */
extern "C" void __assert(const char *file, int line, const char *failedexpr)
{
   __assert_func (file, line, NULL, failedexpr);
}
 800139c:	b580      	push	{r7, lr}
 800139e:	b082      	sub	sp, #8
 80013a0:	af00      	add	r7, sp, #0
 80013a2:	6078      	str	r0, [r7, #4]
 80013a4:	6039      	str	r1, [r7, #0]
 80013a6:	687b      	ldr	r3, [r7, #4]
 80013a8:	2b01      	cmp	r3, #1
 80013aa:	d10c      	bne.n	80013c6 <_Z41__static_initialization_and_destruction_0ii+0x2a>
 80013ac:	683b      	ldr	r3, [r7, #0]
 80013ae:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80013b2:	4293      	cmp	r3, r2
 80013b4:	d107      	bne.n	80013c6 <_Z41__static_initialization_and_destruction_0ii+0x2a>
**
**  Abstract: main program
**
**===========================================================================
*/
Usart2 usart;
 80013b6:	4806      	ldr	r0, [pc, #24]	; (80013d0 <_Z41__static_initialization_and_destruction_0ii+0x34>)
 80013b8:	f7ff fd7a 	bl	8000eb0 <_ZN6Usart2C1Ev>
 80013bc:	4a05      	ldr	r2, [pc, #20]	; (80013d4 <_Z41__static_initialization_and_destruction_0ii+0x38>)
 80013be:	4906      	ldr	r1, [pc, #24]	; (80013d8 <_Z41__static_initialization_and_destruction_0ii+0x3c>)
 80013c0:	4803      	ldr	r0, [pc, #12]	; (80013d0 <_Z41__static_initialization_and_destruction_0ii+0x34>)
 80013c2:	f000 f9f0 	bl	80017a6 <__aeabi_atexit>
 * Minimal __assert() uses __assert__func()
 * */
extern "C" void __assert(const char *file, int line, const char *failedexpr)
{
   __assert_func (file, line, NULL, failedexpr);
}
 80013c6:	bf00      	nop
 80013c8:	3708      	adds	r7, #8
 80013ca:	46bd      	mov	sp, r7
 80013cc:	bd80      	pop	{r7, pc}
 80013ce:	bf00      	nop
 80013d0:	200000c4 	.word	0x200000c4
 80013d4:	20000000 	.word	0x20000000
 80013d8:	08000ed5 	.word	0x08000ed5

080013dc <_GLOBAL__sub_I_usart>:
 80013dc:	b580      	push	{r7, lr}
 80013de:	af00      	add	r7, sp, #0
 80013e0:	f64f 71ff 	movw	r1, #65535	; 0xffff
 80013e4:	2001      	movs	r0, #1
 80013e6:	f7ff ffd9 	bl	800139c <_Z41__static_initialization_and_destruction_0ii>
 80013ea:	bd80      	pop	{r7, pc}

080013ec <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80013ec:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001424 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 80013f0:	2100      	movs	r1, #0
  b LoopCopyDataInit
 80013f2:	e003      	b.n	80013fc <LoopCopyDataInit>

080013f4 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 80013f4:	4b0c      	ldr	r3, [pc, #48]	; (8001428 <LoopFillZerobss+0x18>)
  ldr r3, [r3, r1]
 80013f6:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 80013f8:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 80013fa:	3104      	adds	r1, #4

080013fc <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 80013fc:	480b      	ldr	r0, [pc, #44]	; (800142c <LoopFillZerobss+0x1c>)
  ldr r3, =_edata
 80013fe:	4b0c      	ldr	r3, [pc, #48]	; (8001430 <LoopFillZerobss+0x20>)
  adds r2, r0, r1
 8001400:	1842      	adds	r2, r0, r1
  cmp r2, r3
 8001402:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8001404:	d3f6      	bcc.n	80013f4 <CopyDataInit>
  ldr r2, =_sbss
 8001406:	4a0b      	ldr	r2, [pc, #44]	; (8001434 <LoopFillZerobss+0x24>)
  b LoopFillZerobss
 8001408:	e002      	b.n	8001410 <LoopFillZerobss>

0800140a <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 800140a:	2300      	movs	r3, #0
  str r3, [r2], #4
 800140c:	f842 3b04 	str.w	r3, [r2], #4

08001410 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 8001410:	4b09      	ldr	r3, [pc, #36]	; (8001438 <LoopFillZerobss+0x28>)
  cmp r2, r3
 8001412:	429a      	cmp	r2, r3
  bcc FillZerobss
 8001414:	d3f9      	bcc.n	800140a <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8001416:	f000 f841 	bl	800149c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800141a:	f000 f9e1 	bl	80017e0 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800141e:	f7ff ff5b 	bl	80012d8 <main>
  bx lr
 8001422:	4770      	bx	lr

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8001424:	20014000 	.word	0x20014000
/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
  b LoopCopyDataInit

CopyDataInit:
  ldr r3, =_sidata
 8001428:	08001a38 	.word	0x08001a38
  ldr r3, [r3, r1]
  str r3, [r0, r1]
  adds r1, r1, #4

LoopCopyDataInit:
  ldr r0, =_sdata
 800142c:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8001430:	200000a8 	.word	0x200000a8
  adds r2, r0, r1
  cmp r2, r3
  bcc CopyDataInit
  ldr r2, =_sbss
 8001434:	200000a8 	.word	0x200000a8
FillZerobss:
  movs r3, #0
  str r3, [r2], #4

LoopFillZerobss:
  ldr r3, = _ebss
 8001438:	200002d8 	.word	0x200002d8

0800143c <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800143c:	e7fe      	b.n	800143c <ADC1_IRQHandler>
	...

08001440 <NMI_Handler>:
  * @brief  This function handles NMI exception.
  * @param  None
  * @retval None
  */
void NMI_Handler(void)
{
 8001440:	b480      	push	{r7}
 8001442:	af00      	add	r7, sp, #0
}
 8001444:	bf00      	nop
 8001446:	46bd      	mov	sp, r7
 8001448:	bc80      	pop	{r7}
 800144a:	4770      	bx	lr

0800144c <HardFault_Handler>:
  * @brief  This function handles Hard Fault exception.
  * @param  None
  * @retval None
  */
void HardFault_Handler(void)
{
 800144c:	b480      	push	{r7}
 800144e:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Hard Fault exception occurs */
  while (1)
  {
  }
 8001450:	e7fe      	b.n	8001450 <HardFault_Handler+0x4>
 8001452:	bf00      	nop

08001454 <MemManage_Handler>:
  * @brief  This function handles Memory Manage exception.
  * @param  None
  * @retval None
  */
void MemManage_Handler(void)
{
 8001454:	b480      	push	{r7}
 8001456:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Memory Manage exception occurs */
  while (1)
  {
  }
 8001458:	e7fe      	b.n	8001458 <MemManage_Handler+0x4>
 800145a:	bf00      	nop

0800145c <BusFault_Handler>:
  * @brief  This function handles Bus Fault exception.
  * @param  None
  * @retval None
  */
void BusFault_Handler(void)
{
 800145c:	b480      	push	{r7}
 800145e:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Bus Fault exception occurs */
  while (1)
  {
  }
 8001460:	e7fe      	b.n	8001460 <BusFault_Handler+0x4>
 8001462:	bf00      	nop

08001464 <UsageFault_Handler>:
  * @brief  This function handles Usage Fault exception.
  * @param  None
  * @retval None
  */
void UsageFault_Handler(void)
{
 8001464:	b480      	push	{r7}
 8001466:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Usage Fault exception occurs */
  while (1)
  {
  }
 8001468:	e7fe      	b.n	8001468 <UsageFault_Handler+0x4>
 800146a:	bf00      	nop

0800146c <SVC_Handler>:
  * @brief  This function handles SVCall exception.
  * @param  None
  * @retval None
  */
void SVC_Handler(void)
{
 800146c:	b480      	push	{r7}
 800146e:	af00      	add	r7, sp, #0
}
 8001470:	bf00      	nop
 8001472:	46bd      	mov	sp, r7
 8001474:	bc80      	pop	{r7}
 8001476:	4770      	bx	lr

08001478 <DebugMon_Handler>:
  * @brief  This function handles Debug Monitor exception.
  * @param  None
  * @retval None
  */
void DebugMon_Handler(void)
{
 8001478:	b480      	push	{r7}
 800147a:	af00      	add	r7, sp, #0
}
 800147c:	bf00      	nop
 800147e:	46bd      	mov	sp, r7
 8001480:	bc80      	pop	{r7}
 8001482:	4770      	bx	lr

08001484 <PendSV_Handler>:
  * @brief  This function handles PendSVC exception.
  * @param  None
  * @retval None
  */
void PendSV_Handler(void)
{
 8001484:	b480      	push	{r7}
 8001486:	af00      	add	r7, sp, #0
}
 8001488:	bf00      	nop
 800148a:	46bd      	mov	sp, r7
 800148c:	bc80      	pop	{r7}
 800148e:	4770      	bx	lr

08001490 <SysTick_Handler>:
  * @brief  This function handles SysTick Handler.
  * @param  None
  * @retval None
  */
void SysTick_Handler(void)
{
 8001490:	b480      	push	{r7}
 8001492:	af00      	add	r7, sp, #0
	/*  TimingDelay_Decrement(); */
#ifdef USE_STM32L_DISCOVERY
  TimingDelay_Decrement();
#endif
}
 8001494:	bf00      	nop
 8001496:	46bd      	mov	sp, r7
 8001498:	bc80      	pop	{r7}
 800149a:	4770      	bx	lr

0800149c <SystemInit>:
  *         SystemCoreClock variable.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 800149c:	b580      	push	{r7, lr}
 800149e:	af00      	add	r7, sp, #0
  /*!< Set MSION bit */
  RCC->CR |= (uint32_t)0x00000100;
 80014a0:	4a15      	ldr	r2, [pc, #84]	; (80014f8 <SystemInit+0x5c>)
 80014a2:	4b15      	ldr	r3, [pc, #84]	; (80014f8 <SystemInit+0x5c>)
 80014a4:	681b      	ldr	r3, [r3, #0]
 80014a6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80014aa:	6013      	str	r3, [r2, #0]

  /*!< Reset SW[1:0], HPRE[3:0], PPRE1[2:0], PPRE2[2:0], MCOSEL[2:0] and MCOPRE[2:0] bits */
  RCC->CFGR &= (uint32_t)0x88FFC00C;
 80014ac:	4912      	ldr	r1, [pc, #72]	; (80014f8 <SystemInit+0x5c>)
 80014ae:	4b12      	ldr	r3, [pc, #72]	; (80014f8 <SystemInit+0x5c>)
 80014b0:	689a      	ldr	r2, [r3, #8]
 80014b2:	4b12      	ldr	r3, [pc, #72]	; (80014fc <SystemInit+0x60>)
 80014b4:	4013      	ands	r3, r2
 80014b6:	608b      	str	r3, [r1, #8]
  
  /*!< Reset HSION, HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xEEFEFFFE;
 80014b8:	4a0f      	ldr	r2, [pc, #60]	; (80014f8 <SystemInit+0x5c>)
 80014ba:	4b0f      	ldr	r3, [pc, #60]	; (80014f8 <SystemInit+0x5c>)
 80014bc:	681b      	ldr	r3, [r3, #0]
 80014be:	f023 5388 	bic.w	r3, r3, #285212672	; 0x11000000
 80014c2:	f023 1301 	bic.w	r3, r3, #65537	; 0x10001
 80014c6:	6013      	str	r3, [r2, #0]

  /*!< Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 80014c8:	4a0b      	ldr	r2, [pc, #44]	; (80014f8 <SystemInit+0x5c>)
 80014ca:	4b0b      	ldr	r3, [pc, #44]	; (80014f8 <SystemInit+0x5c>)
 80014cc:	681b      	ldr	r3, [r3, #0]
 80014ce:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80014d2:	6013      	str	r3, [r2, #0]

  /*!< Reset PLLSRC, PLLMUL[3:0] and PLLDIV[1:0] bits */
  RCC->CFGR &= (uint32_t)0xFF02FFFF;
 80014d4:	4a08      	ldr	r2, [pc, #32]	; (80014f8 <SystemInit+0x5c>)
 80014d6:	4b08      	ldr	r3, [pc, #32]	; (80014f8 <SystemInit+0x5c>)
 80014d8:	689b      	ldr	r3, [r3, #8]
 80014da:	f423 037d 	bic.w	r3, r3, #16580608	; 0xfd0000
 80014de:	6093      	str	r3, [r2, #8]

  /*!< Disable all interrupts */
  RCC->CIR = 0x00000000;
 80014e0:	4b05      	ldr	r3, [pc, #20]	; (80014f8 <SystemInit+0x5c>)
 80014e2:	2200      	movs	r2, #0
 80014e4:	60da      	str	r2, [r3, #12]
#ifdef DATA_IN_ExtSRAM
  SystemInit_ExtMemCtl(); 
#endif /* DATA_IN_ExtSRAM */
    
  /* Configure the System clock frequency, AHB/APBx prescalers and Flash settings */
  SetSysClock();
 80014e6:	f000 f8b9 	bl	800165c <SetSysClock>

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 80014ea:	4b05      	ldr	r3, [pc, #20]	; (8001500 <SystemInit+0x64>)
 80014ec:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80014f0:	609a      	str	r2, [r3, #8]
#endif
}
 80014f2:	bf00      	nop
 80014f4:	bd80      	pop	{r7, pc}
 80014f6:	bf00      	nop
 80014f8:	40023800 	.word	0x40023800
 80014fc:	88ffc00c 	.word	0x88ffc00c
 8001500:	e000ed00 	.word	0xe000ed00

08001504 <SystemCoreClockUpdate>:
  *           value for HSE crystal.
  * @param  None
  * @retval None
  */
void SystemCoreClockUpdate (void)
{
 8001504:	b480      	push	{r7}
 8001506:	b087      	sub	sp, #28
 8001508:	af00      	add	r7, sp, #0
  uint32_t tmp = 0, pllmul = 0, plldiv = 0, pllsource = 0, msirange = 0;
 800150a:	2300      	movs	r3, #0
 800150c:	617b      	str	r3, [r7, #20]
 800150e:	2300      	movs	r3, #0
 8001510:	613b      	str	r3, [r7, #16]
 8001512:	2300      	movs	r3, #0
 8001514:	60fb      	str	r3, [r7, #12]
 8001516:	2300      	movs	r3, #0
 8001518:	60bb      	str	r3, [r7, #8]
 800151a:	2300      	movs	r3, #0
 800151c:	607b      	str	r3, [r7, #4]

  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 800151e:	4b49      	ldr	r3, [pc, #292]	; (8001644 <SystemCoreClockUpdate+0x140>)
 8001520:	689b      	ldr	r3, [r3, #8]
 8001522:	f003 030c 	and.w	r3, r3, #12
 8001526:	617b      	str	r3, [r7, #20]
  
  switch (tmp)
 8001528:	697b      	ldr	r3, [r7, #20]
 800152a:	2b0c      	cmp	r3, #12
 800152c:	d864      	bhi.n	80015f8 <SystemCoreClockUpdate+0xf4>
 800152e:	a201      	add	r2, pc, #4	; (adr r2, 8001534 <SystemCoreClockUpdate+0x30>)
 8001530:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001534:	08001569 	.word	0x08001569
 8001538:	080015f9 	.word	0x080015f9
 800153c:	080015f9 	.word	0x080015f9
 8001540:	080015f9 	.word	0x080015f9
 8001544:	08001589 	.word	0x08001589
 8001548:	080015f9 	.word	0x080015f9
 800154c:	080015f9 	.word	0x080015f9
 8001550:	080015f9 	.word	0x080015f9
 8001554:	08001591 	.word	0x08001591
 8001558:	080015f9 	.word	0x080015f9
 800155c:	080015f9 	.word	0x080015f9
 8001560:	080015f9 	.word	0x080015f9
 8001564:	08001599 	.word	0x08001599
  {
    case 0x00:  /* MSI used as system clock */
      msirange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE) >> 13;
 8001568:	4b36      	ldr	r3, [pc, #216]	; (8001644 <SystemCoreClockUpdate+0x140>)
 800156a:	685b      	ldr	r3, [r3, #4]
 800156c:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 8001570:	0b5b      	lsrs	r3, r3, #13
 8001572:	607b      	str	r3, [r7, #4]
      SystemCoreClock = (32768 * (1 << (msirange + 1)));
 8001574:	687b      	ldr	r3, [r7, #4]
 8001576:	3301      	adds	r3, #1
 8001578:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 800157c:	fa02 f303 	lsl.w	r3, r2, r3
 8001580:	461a      	mov	r2, r3
 8001582:	4b31      	ldr	r3, [pc, #196]	; (8001648 <SystemCoreClockUpdate+0x144>)
 8001584:	601a      	str	r2, [r3, #0]
      break;
 8001586:	e047      	b.n	8001618 <SystemCoreClockUpdate+0x114>
    case 0x04:  /* HSI used as system clock */
      SystemCoreClock = HSI_VALUE;
 8001588:	4b2f      	ldr	r3, [pc, #188]	; (8001648 <SystemCoreClockUpdate+0x144>)
 800158a:	4a30      	ldr	r2, [pc, #192]	; (800164c <SystemCoreClockUpdate+0x148>)
 800158c:	601a      	str	r2, [r3, #0]
      break;
 800158e:	e043      	b.n	8001618 <SystemCoreClockUpdate+0x114>
    case 0x08:  /* HSE used as system clock */
      SystemCoreClock = HSE_VALUE;
 8001590:	4b2d      	ldr	r3, [pc, #180]	; (8001648 <SystemCoreClockUpdate+0x144>)
 8001592:	4a2f      	ldr	r2, [pc, #188]	; (8001650 <SystemCoreClockUpdate+0x14c>)
 8001594:	601a      	str	r2, [r3, #0]
      break;
 8001596:	e03f      	b.n	8001618 <SystemCoreClockUpdate+0x114>
    case 0x0C:  /* PLL used as system clock */
      /* Get PLL clock source and multiplication factor ----------------------*/
      pllmul = RCC->CFGR & RCC_CFGR_PLLMUL;
 8001598:	4b2a      	ldr	r3, [pc, #168]	; (8001644 <SystemCoreClockUpdate+0x140>)
 800159a:	689b      	ldr	r3, [r3, #8]
 800159c:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 80015a0:	613b      	str	r3, [r7, #16]
      plldiv = RCC->CFGR & RCC_CFGR_PLLDIV;
 80015a2:	4b28      	ldr	r3, [pc, #160]	; (8001644 <SystemCoreClockUpdate+0x140>)
 80015a4:	689b      	ldr	r3, [r3, #8]
 80015a6:	f403 0340 	and.w	r3, r3, #12582912	; 0xc00000
 80015aa:	60fb      	str	r3, [r7, #12]
      pllmul = PLLMulTable[(pllmul >> 18)];
 80015ac:	693b      	ldr	r3, [r7, #16]
 80015ae:	0c9b      	lsrs	r3, r3, #18
 80015b0:	4a28      	ldr	r2, [pc, #160]	; (8001654 <SystemCoreClockUpdate+0x150>)
 80015b2:	5cd3      	ldrb	r3, [r2, r3]
 80015b4:	b2db      	uxtb	r3, r3
 80015b6:	613b      	str	r3, [r7, #16]
      plldiv = (plldiv >> 22) + 1;
 80015b8:	68fb      	ldr	r3, [r7, #12]
 80015ba:	0d9b      	lsrs	r3, r3, #22
 80015bc:	3301      	adds	r3, #1
 80015be:	60fb      	str	r3, [r7, #12]
      
      pllsource = RCC->CFGR & RCC_CFGR_PLLSRC;
 80015c0:	4b20      	ldr	r3, [pc, #128]	; (8001644 <SystemCoreClockUpdate+0x140>)
 80015c2:	689b      	ldr	r3, [r3, #8]
 80015c4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80015c8:	60bb      	str	r3, [r7, #8]

      if (pllsource == 0x00)
 80015ca:	68bb      	ldr	r3, [r7, #8]
 80015cc:	2b00      	cmp	r3, #0
 80015ce:	d109      	bne.n	80015e4 <SystemCoreClockUpdate+0xe0>
      {
        /* HSI oscillator clock selected as PLL clock entry */
        SystemCoreClock = (((HSI_VALUE) * pllmul) / plldiv);
 80015d0:	693b      	ldr	r3, [r7, #16]
 80015d2:	4a1e      	ldr	r2, [pc, #120]	; (800164c <SystemCoreClockUpdate+0x148>)
 80015d4:	fb02 f203 	mul.w	r2, r2, r3
 80015d8:	68fb      	ldr	r3, [r7, #12]
 80015da:	fbb2 f3f3 	udiv	r3, r2, r3
 80015de:	4a1a      	ldr	r2, [pc, #104]	; (8001648 <SystemCoreClockUpdate+0x144>)
 80015e0:	6013      	str	r3, [r2, #0]
      else
      {
        /* HSE selected as PLL clock entry */
        SystemCoreClock = (((HSE_VALUE) * pllmul) / plldiv);
      }
      break;
 80015e2:	e019      	b.n	8001618 <SystemCoreClockUpdate+0x114>
        SystemCoreClock = (((HSI_VALUE) * pllmul) / plldiv);
      }
      else
      {
        /* HSE selected as PLL clock entry */
        SystemCoreClock = (((HSE_VALUE) * pllmul) / plldiv);
 80015e4:	693b      	ldr	r3, [r7, #16]
 80015e6:	4a1a      	ldr	r2, [pc, #104]	; (8001650 <SystemCoreClockUpdate+0x14c>)
 80015e8:	fb02 f203 	mul.w	r2, r2, r3
 80015ec:	68fb      	ldr	r3, [r7, #12]
 80015ee:	fbb2 f3f3 	udiv	r3, r2, r3
 80015f2:	4a15      	ldr	r2, [pc, #84]	; (8001648 <SystemCoreClockUpdate+0x144>)
 80015f4:	6013      	str	r3, [r2, #0]
      }
      break;
 80015f6:	e00f      	b.n	8001618 <SystemCoreClockUpdate+0x114>
    default: /* MSI used as system clock */
      msirange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE) >> 13;
 80015f8:	4b12      	ldr	r3, [pc, #72]	; (8001644 <SystemCoreClockUpdate+0x140>)
 80015fa:	685b      	ldr	r3, [r3, #4]
 80015fc:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 8001600:	0b5b      	lsrs	r3, r3, #13
 8001602:	607b      	str	r3, [r7, #4]
      SystemCoreClock = (32768 * (1 << (msirange + 1)));
 8001604:	687b      	ldr	r3, [r7, #4]
 8001606:	3301      	adds	r3, #1
 8001608:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 800160c:	fa02 f303 	lsl.w	r3, r2, r3
 8001610:	461a      	mov	r2, r3
 8001612:	4b0d      	ldr	r3, [pc, #52]	; (8001648 <SystemCoreClockUpdate+0x144>)
 8001614:	601a      	str	r2, [r3, #0]
      break;
 8001616:	bf00      	nop
  }
  /* Compute HCLK clock frequency --------------------------------------------*/
  /* Get HCLK prescaler */
  tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4)];
 8001618:	4b0a      	ldr	r3, [pc, #40]	; (8001644 <SystemCoreClockUpdate+0x140>)
 800161a:	689b      	ldr	r3, [r3, #8]
 800161c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001620:	091b      	lsrs	r3, r3, #4
 8001622:	4a0d      	ldr	r2, [pc, #52]	; (8001658 <SystemCoreClockUpdate+0x154>)
 8001624:	5cd3      	ldrb	r3, [r2, r3]
 8001626:	b2db      	uxtb	r3, r3
 8001628:	617b      	str	r3, [r7, #20]
  /* HCLK clock frequency */
  SystemCoreClock >>= tmp;
 800162a:	4b07      	ldr	r3, [pc, #28]	; (8001648 <SystemCoreClockUpdate+0x144>)
 800162c:	681a      	ldr	r2, [r3, #0]
 800162e:	697b      	ldr	r3, [r7, #20]
 8001630:	fa22 f303 	lsr.w	r3, r2, r3
 8001634:	4a04      	ldr	r2, [pc, #16]	; (8001648 <SystemCoreClockUpdate+0x144>)
 8001636:	6013      	str	r3, [r2, #0]
}
 8001638:	bf00      	nop
 800163a:	371c      	adds	r7, #28
 800163c:	46bd      	mov	sp, r7
 800163e:	bc80      	pop	{r7}
 8001640:	4770      	bx	lr
 8001642:	bf00      	nop
 8001644:	40023800 	.word	0x40023800
 8001648:	20000020 	.word	0x20000020
 800164c:	00f42400 	.word	0x00f42400
 8001650:	007a1200 	.word	0x007a1200
 8001654:	20000024 	.word	0x20000024
 8001658:	20000030 	.word	0x20000030

0800165c <SetSysClock>:
  *         is reset to the default reset state (done in SystemInit() function).
  * @param  None
  * @retval None
  */
static void SetSysClock(void)
{
 800165c:	b480      	push	{r7}
 800165e:	b083      	sub	sp, #12
 8001660:	af00      	add	r7, sp, #0
  __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
 8001662:	2300      	movs	r3, #0
 8001664:	607b      	str	r3, [r7, #4]
 8001666:	2300      	movs	r3, #0
 8001668:	603b      	str	r3, [r7, #0]
  
  /* SYSCLK, HCLK, PCLK2 and PCLK1 configuration ---------------------------*/
  /* Enable HSE */
  RCC->CR |= ((uint32_t)RCC_CR_HSEON);
 800166a:	4a41      	ldr	r2, [pc, #260]	; (8001770 <SetSysClock+0x114>)
 800166c:	4b40      	ldr	r3, [pc, #256]	; (8001770 <SetSysClock+0x114>)
 800166e:	681b      	ldr	r3, [r3, #0]
 8001670:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001674:	6013      	str	r3, [r2, #0]
 
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    HSEStatus = RCC->CR & RCC_CR_HSERDY;
 8001676:	4b3e      	ldr	r3, [pc, #248]	; (8001770 <SetSysClock+0x114>)
 8001678:	681b      	ldr	r3, [r3, #0]
 800167a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800167e:	603b      	str	r3, [r7, #0]
    StartUpCounter++;
 8001680:	687b      	ldr	r3, [r7, #4]
 8001682:	3301      	adds	r3, #1
 8001684:	607b      	str	r3, [r7, #4]
  } while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
 8001686:	683b      	ldr	r3, [r7, #0]
 8001688:	2b00      	cmp	r3, #0
 800168a:	d103      	bne.n	8001694 <SetSysClock+0x38>
 800168c:	687b      	ldr	r3, [r7, #4]
 800168e:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 8001692:	d1f0      	bne.n	8001676 <SetSysClock+0x1a>

  if ((RCC->CR & RCC_CR_HSERDY) != RESET)
 8001694:	4b36      	ldr	r3, [pc, #216]	; (8001770 <SetSysClock+0x114>)
 8001696:	681b      	ldr	r3, [r3, #0]
 8001698:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800169c:	2b00      	cmp	r3, #0
 800169e:	d002      	beq.n	80016a6 <SetSysClock+0x4a>
  {
    HSEStatus = (uint32_t)0x01;
 80016a0:	2301      	movs	r3, #1
 80016a2:	603b      	str	r3, [r7, #0]
 80016a4:	e001      	b.n	80016aa <SetSysClock+0x4e>
  }
  else
  {
    HSEStatus = (uint32_t)0x00;
 80016a6:	2300      	movs	r3, #0
 80016a8:	603b      	str	r3, [r7, #0]
  }
  
  if (HSEStatus == (uint32_t)0x01)
 80016aa:	683b      	ldr	r3, [r7, #0]
 80016ac:	2b01      	cmp	r3, #1
 80016ae:	d15a      	bne.n	8001766 <SetSysClock+0x10a>
  {
    /* Enable 64-bit access */
    FLASH->ACR |= FLASH_ACR_ACC64;
 80016b0:	4a30      	ldr	r2, [pc, #192]	; (8001774 <SetSysClock+0x118>)
 80016b2:	4b30      	ldr	r3, [pc, #192]	; (8001774 <SetSysClock+0x118>)
 80016b4:	681b      	ldr	r3, [r3, #0]
 80016b6:	f043 0304 	orr.w	r3, r3, #4
 80016ba:	6013      	str	r3, [r2, #0]
    
    /* Enable Prefetch Buffer */
    FLASH->ACR |= FLASH_ACR_PRFTEN;
 80016bc:	4a2d      	ldr	r2, [pc, #180]	; (8001774 <SetSysClock+0x118>)
 80016be:	4b2d      	ldr	r3, [pc, #180]	; (8001774 <SetSysClock+0x118>)
 80016c0:	681b      	ldr	r3, [r3, #0]
 80016c2:	f043 0302 	orr.w	r3, r3, #2
 80016c6:	6013      	str	r3, [r2, #0]

    /* Flash 1 wait state */
    FLASH->ACR |= FLASH_ACR_LATENCY;
 80016c8:	4a2a      	ldr	r2, [pc, #168]	; (8001774 <SetSysClock+0x118>)
 80016ca:	4b2a      	ldr	r3, [pc, #168]	; (8001774 <SetSysClock+0x118>)
 80016cc:	681b      	ldr	r3, [r3, #0]
 80016ce:	f043 0301 	orr.w	r3, r3, #1
 80016d2:	6013      	str	r3, [r2, #0]
    
    /* Power enable */
    RCC->APB1ENR |= RCC_APB1ENR_PWREN;
 80016d4:	4a26      	ldr	r2, [pc, #152]	; (8001770 <SetSysClock+0x114>)
 80016d6:	4b26      	ldr	r3, [pc, #152]	; (8001770 <SetSysClock+0x114>)
 80016d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80016da:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80016de:	6253      	str	r3, [r2, #36]	; 0x24
  
    /* Select the Voltage Range 1 (1.8 V) */
    PWR->CR = PWR_CR_VOS_0;
 80016e0:	4b25      	ldr	r3, [pc, #148]	; (8001778 <SetSysClock+0x11c>)
 80016e2:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80016e6:	601a      	str	r2, [r3, #0]
  
    /* Wait Until the Voltage Regulator is ready */
    while((PWR->CSR & PWR_CSR_VOSF) != RESET)
 80016e8:	bf00      	nop
 80016ea:	4b23      	ldr	r3, [pc, #140]	; (8001778 <SetSysClock+0x11c>)
 80016ec:	685b      	ldr	r3, [r3, #4]
 80016ee:	f003 0310 	and.w	r3, r3, #16
 80016f2:	2b00      	cmp	r3, #0
 80016f4:	d1f9      	bne.n	80016ea <SetSysClock+0x8e>
    {
    }
        
    /* HCLK = SYSCLK /1*/
    RCC->CFGR |= (uint32_t)RCC_CFGR_HPRE_DIV1;
 80016f6:	4a1e      	ldr	r2, [pc, #120]	; (8001770 <SetSysClock+0x114>)
 80016f8:	4b1d      	ldr	r3, [pc, #116]	; (8001770 <SetSysClock+0x114>)
 80016fa:	689b      	ldr	r3, [r3, #8]
 80016fc:	6093      	str	r3, [r2, #8]
  
    /* PCLK2 = HCLK /1*/
    RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE2_DIV1;
 80016fe:	4a1c      	ldr	r2, [pc, #112]	; (8001770 <SetSysClock+0x114>)
 8001700:	4b1b      	ldr	r3, [pc, #108]	; (8001770 <SetSysClock+0x114>)
 8001702:	689b      	ldr	r3, [r3, #8]
 8001704:	6093      	str	r3, [r2, #8]
    
    /* PCLK1 = HCLK /1*/
    RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE1_DIV1;
 8001706:	4a1a      	ldr	r2, [pc, #104]	; (8001770 <SetSysClock+0x114>)
 8001708:	4b19      	ldr	r3, [pc, #100]	; (8001770 <SetSysClock+0x114>)
 800170a:	689b      	ldr	r3, [r3, #8]
 800170c:	6093      	str	r3, [r2, #8]
    
    /*  PLL configuration */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_PLLSRC | RCC_CFGR_PLLMUL |
 800170e:	4a18      	ldr	r2, [pc, #96]	; (8001770 <SetSysClock+0x114>)
 8001710:	4b17      	ldr	r3, [pc, #92]	; (8001770 <SetSysClock+0x114>)
 8001712:	689b      	ldr	r3, [r3, #8]
 8001714:	f423 037d 	bic.w	r3, r3, #16580608	; 0xfd0000
 8001718:	6093      	str	r3, [r2, #8]
                                        RCC_CFGR_PLLDIV));
    RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLSRC_HSE | RCC_CFGR_PLLMUL12 | RCC_CFGR_PLLDIV3);
 800171a:	4a15      	ldr	r2, [pc, #84]	; (8001770 <SetSysClock+0x114>)
 800171c:	4b14      	ldr	r3, [pc, #80]	; (8001770 <SetSysClock+0x114>)
 800171e:	689b      	ldr	r3, [r3, #8]
 8001720:	f443 0311 	orr.w	r3, r3, #9502720	; 0x910000
 8001724:	6093      	str	r3, [r2, #8]

    /* Enable PLL */
    RCC->CR |= RCC_CR_PLLON;
 8001726:	4a12      	ldr	r2, [pc, #72]	; (8001770 <SetSysClock+0x114>)
 8001728:	4b11      	ldr	r3, [pc, #68]	; (8001770 <SetSysClock+0x114>)
 800172a:	681b      	ldr	r3, [r3, #0]
 800172c:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001730:	6013      	str	r3, [r2, #0]

    /* Wait till PLL is ready */
    while((RCC->CR & RCC_CR_PLLRDY) == 0)
 8001732:	bf00      	nop
 8001734:	4b0e      	ldr	r3, [pc, #56]	; (8001770 <SetSysClock+0x114>)
 8001736:	681b      	ldr	r3, [r3, #0]
 8001738:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800173c:	2b00      	cmp	r3, #0
 800173e:	d0f9      	beq.n	8001734 <SetSysClock+0xd8>
    {
    }
        
    /* Select PLL as system clock source */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 8001740:	4a0b      	ldr	r2, [pc, #44]	; (8001770 <SetSysClock+0x114>)
 8001742:	4b0b      	ldr	r3, [pc, #44]	; (8001770 <SetSysClock+0x114>)
 8001744:	689b      	ldr	r3, [r3, #8]
 8001746:	f023 0303 	bic.w	r3, r3, #3
 800174a:	6093      	str	r3, [r2, #8]
    RCC->CFGR |= (uint32_t)RCC_CFGR_SW_PLL;
 800174c:	4a08      	ldr	r2, [pc, #32]	; (8001770 <SetSysClock+0x114>)
 800174e:	4b08      	ldr	r3, [pc, #32]	; (8001770 <SetSysClock+0x114>)
 8001750:	689b      	ldr	r3, [r3, #8]
 8001752:	f043 0303 	orr.w	r3, r3, #3
 8001756:	6093      	str	r3, [r2, #8]

    /* Wait till PLL is used as system clock source */
    while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS) != (uint32_t)RCC_CFGR_SWS_PLL)
 8001758:	bf00      	nop
 800175a:	4b05      	ldr	r3, [pc, #20]	; (8001770 <SetSysClock+0x114>)
 800175c:	689b      	ldr	r3, [r3, #8]
 800175e:	f003 030c 	and.w	r3, r3, #12
 8001762:	2b0c      	cmp	r3, #12
 8001764:	d1f9      	bne.n	800175a <SetSysClock+0xfe>
  else
  {
    /* If HSE fails to start-up, the application will have wrong clock
       configuration. User can add here some code to deal with this error */
  }
}
 8001766:	bf00      	nop
 8001768:	370c      	adds	r7, #12
 800176a:	46bd      	mov	sp, r7
 800176c:	bc80      	pop	{r7}
 800176e:	4770      	bx	lr
 8001770:	40023800 	.word	0x40023800
 8001774:	40023c00 	.word	0x40023c00
 8001778:	40007000 	.word	0x40007000

0800177c <__cxa_pure_virtual>:
 800177c:	b508      	push	{r3, lr}
 800177e:	f000 f80d 	bl	800179c <_ZSt9terminatev>

08001782 <_ZN10__cxxabiv111__terminateEPFvvE>:
 8001782:	b508      	push	{r3, lr}
 8001784:	4780      	blx	r0
 8001786:	f000 f815 	bl	80017b4 <abort>
	...

0800178c <_ZSt13get_terminatev>:
 800178c:	4b02      	ldr	r3, [pc, #8]	; (8001798 <_ZSt13get_terminatev+0xc>)
 800178e:	6818      	ldr	r0, [r3, #0]
 8001790:	f3bf 8f5f 	dmb	sy
 8001794:	4770      	bx	lr
 8001796:	bf00      	nop
 8001798:	20000040 	.word	0x20000040

0800179c <_ZSt9terminatev>:
 800179c:	b508      	push	{r3, lr}
 800179e:	f7ff fff5 	bl	800178c <_ZSt13get_terminatev>
 80017a2:	f7ff ffee 	bl	8001782 <_ZN10__cxxabiv111__terminateEPFvvE>

080017a6 <__aeabi_atexit>:
 80017a6:	460b      	mov	r3, r1
 80017a8:	4601      	mov	r1, r0
 80017aa:	4618      	mov	r0, r3
 80017ac:	f000 b80a 	b.w	80017c4 <__cxa_atexit>

080017b0 <_ZdlPv>:
 80017b0:	f000 b83c 	b.w	800182c <free>

080017b4 <abort>:
 80017b4:	b508      	push	{r3, lr}
 80017b6:	2006      	movs	r0, #6
 80017b8:	f000 f8b6 	bl	8001928 <raise>
 80017bc:	2001      	movs	r0, #1
 80017be:	f000 f8e1 	bl	8001984 <_exit>
	...

080017c4 <__cxa_atexit>:
 80017c4:	b510      	push	{r4, lr}
 80017c6:	4c05      	ldr	r4, [pc, #20]	; (80017dc <__cxa_atexit+0x18>)
 80017c8:	4613      	mov	r3, r2
 80017ca:	b12c      	cbz	r4, 80017d8 <__cxa_atexit+0x14>
 80017cc:	460a      	mov	r2, r1
 80017ce:	4601      	mov	r1, r0
 80017d0:	2002      	movs	r0, #2
 80017d2:	f3af 8000 	nop.w
 80017d6:	bd10      	pop	{r4, pc}
 80017d8:	4620      	mov	r0, r4
 80017da:	bd10      	pop	{r4, pc}
 80017dc:	00000000 	.word	0x00000000

080017e0 <__libc_init_array>:
 80017e0:	4b0e      	ldr	r3, [pc, #56]	; (800181c <__libc_init_array+0x3c>)
 80017e2:	b570      	push	{r4, r5, r6, lr}
 80017e4:	461e      	mov	r6, r3
 80017e6:	4c0e      	ldr	r4, [pc, #56]	; (8001820 <__libc_init_array+0x40>)
 80017e8:	2500      	movs	r5, #0
 80017ea:	1ae4      	subs	r4, r4, r3
 80017ec:	10a4      	asrs	r4, r4, #2
 80017ee:	42a5      	cmp	r5, r4
 80017f0:	d004      	beq.n	80017fc <__libc_init_array+0x1c>
 80017f2:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80017f6:	4798      	blx	r3
 80017f8:	3501      	adds	r5, #1
 80017fa:	e7f8      	b.n	80017ee <__libc_init_array+0xe>
 80017fc:	f000 f8c4 	bl	8001988 <_init>
 8001800:	4b08      	ldr	r3, [pc, #32]	; (8001824 <__libc_init_array+0x44>)
 8001802:	4c09      	ldr	r4, [pc, #36]	; (8001828 <__libc_init_array+0x48>)
 8001804:	461e      	mov	r6, r3
 8001806:	1ae4      	subs	r4, r4, r3
 8001808:	10a4      	asrs	r4, r4, #2
 800180a:	2500      	movs	r5, #0
 800180c:	42a5      	cmp	r5, r4
 800180e:	d004      	beq.n	800181a <__libc_init_array+0x3a>
 8001810:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8001814:	4798      	blx	r3
 8001816:	3501      	adds	r5, #1
 8001818:	e7f8      	b.n	800180c <__libc_init_array+0x2c>
 800181a:	bd70      	pop	{r4, r5, r6, pc}
 800181c:	08001a2c 	.word	0x08001a2c
 8001820:	08001a2c 	.word	0x08001a2c
 8001824:	08001a2c 	.word	0x08001a2c
 8001828:	08001a34 	.word	0x08001a34

0800182c <free>:
 800182c:	4b02      	ldr	r3, [pc, #8]	; (8001838 <free+0xc>)
 800182e:	4601      	mov	r1, r0
 8001830:	6818      	ldr	r0, [r3, #0]
 8001832:	f000 b803 	b.w	800183c <_free_r>
 8001836:	bf00      	nop
 8001838:	200000a4 	.word	0x200000a4

0800183c <_free_r>:
 800183c:	b538      	push	{r3, r4, r5, lr}
 800183e:	4605      	mov	r5, r0
 8001840:	2900      	cmp	r1, #0
 8001842:	d044      	beq.n	80018ce <_free_r+0x92>
 8001844:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8001848:	1f0c      	subs	r4, r1, #4
 800184a:	2b00      	cmp	r3, #0
 800184c:	bfb8      	it	lt
 800184e:	18e4      	addlt	r4, r4, r3
 8001850:	f000 f886 	bl	8001960 <__malloc_lock>
 8001854:	4a1e      	ldr	r2, [pc, #120]	; (80018d0 <_free_r+0x94>)
 8001856:	6813      	ldr	r3, [r2, #0]
 8001858:	4611      	mov	r1, r2
 800185a:	b913      	cbnz	r3, 8001862 <_free_r+0x26>
 800185c:	6063      	str	r3, [r4, #4]
 800185e:	6014      	str	r4, [r2, #0]
 8001860:	e030      	b.n	80018c4 <_free_r+0x88>
 8001862:	42a3      	cmp	r3, r4
 8001864:	d90d      	bls.n	8001882 <_free_r+0x46>
 8001866:	6822      	ldr	r2, [r4, #0]
 8001868:	18a0      	adds	r0, r4, r2
 800186a:	4283      	cmp	r3, r0
 800186c:	bf01      	itttt	eq
 800186e:	6818      	ldreq	r0, [r3, #0]
 8001870:	685b      	ldreq	r3, [r3, #4]
 8001872:	1812      	addeq	r2, r2, r0
 8001874:	6022      	streq	r2, [r4, #0]
 8001876:	6063      	str	r3, [r4, #4]
 8001878:	600c      	str	r4, [r1, #0]
 800187a:	e023      	b.n	80018c4 <_free_r+0x88>
 800187c:	42a2      	cmp	r2, r4
 800187e:	d803      	bhi.n	8001888 <_free_r+0x4c>
 8001880:	4613      	mov	r3, r2
 8001882:	685a      	ldr	r2, [r3, #4]
 8001884:	2a00      	cmp	r2, #0
 8001886:	d1f9      	bne.n	800187c <_free_r+0x40>
 8001888:	6818      	ldr	r0, [r3, #0]
 800188a:	1819      	adds	r1, r3, r0
 800188c:	42a1      	cmp	r1, r4
 800188e:	d10b      	bne.n	80018a8 <_free_r+0x6c>
 8001890:	6821      	ldr	r1, [r4, #0]
 8001892:	4401      	add	r1, r0
 8001894:	1858      	adds	r0, r3, r1
 8001896:	4282      	cmp	r2, r0
 8001898:	6019      	str	r1, [r3, #0]
 800189a:	d113      	bne.n	80018c4 <_free_r+0x88>
 800189c:	6810      	ldr	r0, [r2, #0]
 800189e:	6852      	ldr	r2, [r2, #4]
 80018a0:	4401      	add	r1, r0
 80018a2:	6019      	str	r1, [r3, #0]
 80018a4:	605a      	str	r2, [r3, #4]
 80018a6:	e00d      	b.n	80018c4 <_free_r+0x88>
 80018a8:	d902      	bls.n	80018b0 <_free_r+0x74>
 80018aa:	230c      	movs	r3, #12
 80018ac:	602b      	str	r3, [r5, #0]
 80018ae:	e009      	b.n	80018c4 <_free_r+0x88>
 80018b0:	6821      	ldr	r1, [r4, #0]
 80018b2:	1860      	adds	r0, r4, r1
 80018b4:	4282      	cmp	r2, r0
 80018b6:	bf01      	itttt	eq
 80018b8:	6810      	ldreq	r0, [r2, #0]
 80018ba:	6852      	ldreq	r2, [r2, #4]
 80018bc:	1809      	addeq	r1, r1, r0
 80018be:	6021      	streq	r1, [r4, #0]
 80018c0:	6062      	str	r2, [r4, #4]
 80018c2:	605c      	str	r4, [r3, #4]
 80018c4:	4628      	mov	r0, r5
 80018c6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80018ca:	f000 b84a 	b.w	8001962 <__malloc_unlock>
 80018ce:	bd38      	pop	{r3, r4, r5, pc}
 80018d0:	200002d0 	.word	0x200002d0

080018d4 <_raise_r>:
 80018d4:	291f      	cmp	r1, #31
 80018d6:	b538      	push	{r3, r4, r5, lr}
 80018d8:	4604      	mov	r4, r0
 80018da:	460d      	mov	r5, r1
 80018dc:	d904      	bls.n	80018e8 <_raise_r+0x14>
 80018de:	2316      	movs	r3, #22
 80018e0:	6003      	str	r3, [r0, #0]
 80018e2:	f04f 30ff 	mov.w	r0, #4294967295
 80018e6:	bd38      	pop	{r3, r4, r5, pc}
 80018e8:	6c42      	ldr	r2, [r0, #68]	; 0x44
 80018ea:	b112      	cbz	r2, 80018f2 <_raise_r+0x1e>
 80018ec:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80018f0:	b94b      	cbnz	r3, 8001906 <_raise_r+0x32>
 80018f2:	4620      	mov	r0, r4
 80018f4:	f000 f832 	bl	800195c <_getpid_r>
 80018f8:	462a      	mov	r2, r5
 80018fa:	4601      	mov	r1, r0
 80018fc:	4620      	mov	r0, r4
 80018fe:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8001902:	f000 b819 	b.w	8001938 <_kill_r>
 8001906:	2b01      	cmp	r3, #1
 8001908:	d00c      	beq.n	8001924 <_raise_r+0x50>
 800190a:	1c59      	adds	r1, r3, #1
 800190c:	d103      	bne.n	8001916 <_raise_r+0x42>
 800190e:	2316      	movs	r3, #22
 8001910:	6003      	str	r3, [r0, #0]
 8001912:	2001      	movs	r0, #1
 8001914:	bd38      	pop	{r3, r4, r5, pc}
 8001916:	2400      	movs	r4, #0
 8001918:	4628      	mov	r0, r5
 800191a:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800191e:	4798      	blx	r3
 8001920:	4620      	mov	r0, r4
 8001922:	bd38      	pop	{r3, r4, r5, pc}
 8001924:	2000      	movs	r0, #0
 8001926:	bd38      	pop	{r3, r4, r5, pc}

08001928 <raise>:
 8001928:	4b02      	ldr	r3, [pc, #8]	; (8001934 <raise+0xc>)
 800192a:	4601      	mov	r1, r0
 800192c:	6818      	ldr	r0, [r3, #0]
 800192e:	f7ff bfd1 	b.w	80018d4 <_raise_r>
 8001932:	bf00      	nop
 8001934:	200000a4 	.word	0x200000a4

08001938 <_kill_r>:
 8001938:	b538      	push	{r3, r4, r5, lr}
 800193a:	4c07      	ldr	r4, [pc, #28]	; (8001958 <_kill_r+0x20>)
 800193c:	2300      	movs	r3, #0
 800193e:	4605      	mov	r5, r0
 8001940:	4608      	mov	r0, r1
 8001942:	4611      	mov	r1, r2
 8001944:	6023      	str	r3, [r4, #0]
 8001946:	f000 f815 	bl	8001974 <_kill>
 800194a:	1c43      	adds	r3, r0, #1
 800194c:	d102      	bne.n	8001954 <_kill_r+0x1c>
 800194e:	6823      	ldr	r3, [r4, #0]
 8001950:	b103      	cbz	r3, 8001954 <_kill_r+0x1c>
 8001952:	602b      	str	r3, [r5, #0]
 8001954:	bd38      	pop	{r3, r4, r5, pc}
 8001956:	bf00      	nop
 8001958:	200002d4 	.word	0x200002d4

0800195c <_getpid_r>:
 800195c:	f000 b802 	b.w	8001964 <_getpid>

08001960 <__malloc_lock>:
 8001960:	4770      	bx	lr

08001962 <__malloc_unlock>:
 8001962:	4770      	bx	lr

08001964 <_getpid>:
 8001964:	4b02      	ldr	r3, [pc, #8]	; (8001970 <_getpid+0xc>)
 8001966:	2258      	movs	r2, #88	; 0x58
 8001968:	601a      	str	r2, [r3, #0]
 800196a:	f04f 30ff 	mov.w	r0, #4294967295
 800196e:	4770      	bx	lr
 8001970:	200002d4 	.word	0x200002d4

08001974 <_kill>:
 8001974:	4b02      	ldr	r3, [pc, #8]	; (8001980 <_kill+0xc>)
 8001976:	2258      	movs	r2, #88	; 0x58
 8001978:	601a      	str	r2, [r3, #0]
 800197a:	f04f 30ff 	mov.w	r0, #4294967295
 800197e:	4770      	bx	lr
 8001980:	200002d4 	.word	0x200002d4

08001984 <_exit>:
 8001984:	e7fe      	b.n	8001984 <_exit>
	...

08001988 <_init>:
 8001988:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800198a:	bf00      	nop
 800198c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800198e:	bc08      	pop	{r3}
 8001990:	469e      	mov	lr, r3
 8001992:	4770      	bx	lr

08001994 <_fini>:
 8001994:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001996:	bf00      	nop
 8001998:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800199a:	bc08      	pop	{r3}
 800199c:	469e      	mov	lr, r3
 800199e:	4770      	bx	lr
