@I [LIC-101] Checked out feature [ap_opencl]
@I [HLS-10] Running '/opt/Xilinx/Vivado_HLS/2015.2/bin/unwrapped/lnx64.o/vivado_hls'
            for user 'bkhusain' on host 'bkhusain-HP-Z420-Workstation' (Linux_x86_64 version 4.4.0-62-generic) on Fri Mar 03 17:02:25 GMT 2017
            in directory '/home/bkhusain/Desktop/improved_NMPC_SOC/HIL_testing/protoip_projects/heterogeneous_3/ip_design/build/prj'
@I [HLS-10] Opening project '/home/bkhusain/Desktop/improved_NMPC_SOC/HIL_testing/protoip_projects/heterogeneous_3/ip_design/build/prj/my_project0'.
@I [HLS-10] Adding design file '../../src/foo.cpp' to the project
@I [HLS-10] Adding design file '../../src/foo_user.cpp' to the project
@I [HLS-10] Adding design file '../../src/foo_data.h' to the project
@I [HLS-10] Adding design file '../../src/user_lanczos_HW.cpp' to the project
@I [HLS-10] Adding design file '../../src/user_minres_HW.cpp' to the project
@I [HLS-10] Adding design file '../../src/user_mv_mult_prescaled_HW.cpp' to the project
@I [HLS-10] Opening solution '/home/bkhusain/Desktop/improved_NMPC_SOC/HIL_testing/protoip_projects/heterogeneous_3/ip_design/build/prj/my_project0/solution1'.
@I [SYN-201] Setting up clock 'default' with a period of 10ns.
@I [HLS-10] Setting target device to 'xc7z020clg484-1'
@I [HLS-10] Analyzing design file '../../src/user_mv_mult_prescaled_HW.cpp' ... 
@I [HLS-10] Analyzing design file '../../src/user_minres_HW.cpp' ... 
@I [HLS-10] Analyzing design file '../../src/user_lanczos_HW.cpp' ... 
@I [HLS-10] Analyzing design file '../../src/foo_user.cpp' ... 
@I [HLS-10] Analyzing design file '../../src/foo.cpp' ... 
@I [HLS-10] Validating synthesis directives ...
@W [HLS-40] Directive 'PIPELINE' cannot be applied: Label 'input_cast_loop_block' does not exist in function 'foo'. 
@W [HLS-40] Directive 'PIPELINE' cannot be applied: Label 'input_cast_loop_out_block' does not exist in function 'foo'. 
@W [HLS-40] Directive 'PIPELINE' cannot be applied: Label 'input_cast_loop_x_in' does not exist in function 'foo'. 
@W [HLS-40] Directive 'PIPELINE' cannot be applied: Label 'output_cast_loop_y_out' does not exist in function 'foo'. 
@I [HLS-10] Starting code transformations ...
@I [XFORM-603] Inlining function 'mv_mult_prescaled_HW' into 'lanczos_HW' (../../src/user_lanczos_HW.cpp:117).
@I [XFORM-603] Inlining function 'lanczos_HW' into 'minres_HW' (../../src/user_minres_HW.cpp:80).
@I [XFORM-603] Inlining function 'lanczos_HW' into 'minres_HW' (../../src/user_minres_HW.cpp:61).
@I [HLS-10] Checking synthesizability ...
@I [XFORM-602] Inlining function 'vv_mult_HW' into 'minres_HW' (../../src/user_minres_HW.cpp:53) automatically.
@I [XFORM-602] Inlining function 'hls::sqrtf.1' into 'minres_HW' (../../src/user_lanczos_HW.cpp:122->../../src/user_minres_HW.cpp:61) automatically.
@I [XFORM-602] Inlining function 'hls::sqrtf' into 'minres_HW' (../../src/user_minres_HW.cpp:88) automatically.
@I [XFORM-502] Unrolling all sub-loops inside loop 'interface_loop_block' (../../src/foo.cpp:42) in function 'foo' for pipelining.
@W [XFORM-505] Ignored pipeline directive for loop 'memcpy..memory_inout' because its parent loop or function is pipelined.
@I [XFORM-502] Unrolling all sub-loops inside loop 'Loop-7' (../../src/user_mv_mult_prescaled_HW.cpp:27) in function 'minres_HW' for pipelining.
@I [XFORM-502] Unrolling all sub-loops inside loop 'Loop-19.3' (../../src/user_mv_mult_prescaled_HW.cpp:27) in function 'minres_HW' for pipelining.
@I [XFORM-501] Unrolling loop 'memcpy..memory_inout' in function 'foo' completely.
@I [XFORM-501] Unrolling loop 'Loop-7.1' (../../src/user_mv_mult_prescaled_HW.cpp:30) in function 'minres_HW' completely.
@I [XFORM-501] Unrolling loop 'Loop-16.1.1' (../../src/user_mv_mult_prescaled_HW.cpp:126) in function 'minres_HW' completely.
@I [XFORM-501] Unrolling loop 'Loop-19.3.1' (../../src/user_mv_mult_prescaled_HW.cpp:30) in function 'minres_HW' completely.
@I [XFORM-501] Unrolling loop 'Loop-19.12.1.1' (../../src/user_mv_mult_prescaled_HW.cpp:126) in function 'minres_HW' completely.
@I [XFORM-102] Automatically partitioning small array 'v_current.vec0' completely based on array size.
@I [XFORM-102] Automatically partitioning small array 'v_current.vec_term' completely based on array size.
@I [XFORM-102] Automatically partitioning small array 'v_prev.vec0' completely based on array size.
@I [XFORM-102] Automatically partitioning small array 'v_prev.vec_term' completely based on array size.
@I [XFORM-102] Automatically partitioning small array 'v_new.vec0' completely based on array size.
@I [XFORM-102] Automatically partitioning small array 'v_new.vec_term' completely based on array size.
@I [XFORM-102] Automatically partitioning small array 'block_in_int.mat_term' completely based on array size.
@I [XFORM-102] Automatically partitioning small array 'A_mult_v.vec0' (../../src/user_lanczos_HW.cpp:111) completely based on array size.
@I [XFORM-102] Automatically partitioning small array 'A_mult_v.vec_term' (../../src/user_lanczos_HW.cpp:111) completely based on array size.
@I [XFORM-102] Automatically partitioning small array 'A_mult_v.vec0.1' (../../src/user_lanczos_HW.cpp:111) completely based on array size.
@I [XFORM-102] Automatically partitioning small array 'A_mult_v.vec_term.1' (../../src/user_lanczos_HW.cpp:111) completely based on array size.
@I [XFORM-101] Partitioning array 'block_in_int.mat'  in dimension 1 completely.
@I [XFORM-101] Partitioning array 'v_current.vec0' in dimension 1 completely.
@I [XFORM-101] Partitioning array 'v_current.vec_term' in dimension 1 completely.
@I [XFORM-101] Partitioning array 'v_prev.vec0' in dimension 1 completely.
@I [XFORM-101] Partitioning array 'v_prev.vec_term' in dimension 1 completely.
@I [XFORM-101] Partitioning array 'v_new.vec0' in dimension 1 completely.
@I [XFORM-101] Partitioning array 'v_new.vec_term' in dimension 1 completely.
@I [XFORM-101] Partitioning array 'block_in_int.mat_term' in dimension 1 completely.
@I [XFORM-101] Partitioning array 'A_mult_v.vec0' (../../src/user_lanczos_HW.cpp:111) in dimension 1 completely.
@I [XFORM-101] Partitioning array 'A_mult_v.vec_term' (../../src/user_lanczos_HW.cpp:111) in dimension 1 completely.
@I [XFORM-101] Partitioning array 'A_mult_v.vec0.1' (../../src/user_lanczos_HW.cpp:111) in dimension 1 completely.
@I [XFORM-101] Partitioning array 'A_mult_v.vec_term.1' (../../src/user_lanczos_HW.cpp:111) in dimension 1 completely.
@I [XFORM-602] Inlining function 'vv_mult_HW' into 'minres_HW' automatically.
@I [XFORM-602] Inlining function 'hls::sqrtf.1' into 'minres_HW' (../../src/user_lanczos_HW.cpp:122->../../src/user_minres_HW.cpp:61) automatically.
@I [XFORM-602] Inlining function 'hls::sqrtf' into 'minres_HW' (../../src/user_minres_HW.cpp:88) automatically.
@W [XFORM-561] Ignored multiple trip count directives for loop 'Loop-18' in function 'minres_HW'.
@I [XFORM-401] Performing if-conversion on hyperblock to (../../src/user_lanczos_HW.cpp:75:115) in function 'part_vector_normalize'... converting 6 basic blocks.
@I [XFORM-541] Flattening a loop nest 'Loop-12' (../../src/user_mv_mult_prescaled_HW.cpp:59:6) in function 'minres_HW'.
@I [XFORM-541] Flattening a loop nest 'Loop-13.1' (../../src/user_mv_mult_prescaled_HW.cpp:70:7) in function 'minres_HW'.
@I [XFORM-541] Flattening a loop nest 'Loop-13' (../../src/user_mv_mult_prescaled_HW.cpp:69:6) in function 'minres_HW'.
@I [XFORM-541] Flattening a loop nest 'Loop-19.7' (../../src/user_mv_mult_prescaled_HW.cpp:59:6) in function 'minres_HW'.
@I [XFORM-541] Flattening a loop nest 'Loop-19.8.1' (../../src/user_mv_mult_prescaled_HW.cpp:70:7) in function 'minres_HW'.
@I [XFORM-541] Flattening a loop nest 'Loop-19.8' (../../src/user_mv_mult_prescaled_HW.cpp:69:6) in function 'minres_HW'.
@W [XFORM-542] Cannot flatten a loop nest 'Loop-19' (../../src/user_minres_HW.cpp:67:6) in function 'minres_HW' : 
               more than one sub loop.
@I [XFORM-811] Inferring bus burst read of length 16 on port 'memory_inout' (../../src/foo.cpp:48:3).
@I [XFORM-811] Inferring bus burst read of length 22 on port 'memory_inout' (../../src/foo.cpp:63:3).
@I [XFORM-811] Inferring bus burst read of length 116 on port 'memory_inout' (../../src/foo.cpp:71:3).
@I [XFORM-811] Inferring bus burst write of length 116 on port 'memory_inout' (../../src/foo.cpp:91:3).
@I [HLS-111] Elapsed time: 30.6217 seconds; current memory usage: 353 MB.
@I [HLS-10] Starting hardware synthesis ...
@I [HLS-10] Synthesizing 'foo' ...
@W [SYN-103] Legalizing function name 'foo_part_vector_mult.1' to 'foo_part_vector_mult_1'.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'foo_reset_part_vector' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.406269 seconds; current memory usage: 360 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'foo_reset_part_vector' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.026942 seconds; current memory usage: 360 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'foo_copy_vector_to_part_vector' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.05339 seconds; current memory usage: 360 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'foo_copy_vector_to_part_vector' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.036331 seconds; current memory usage: 361 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'foo_part_vector_mult' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.09507 seconds; current memory usage: 361 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'foo_part_vector_mult' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.047317 seconds; current memory usage: 361 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'foo_part_vector_v_new' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.145469 seconds; current memory usage: 362 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'foo_part_vector_v_new' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.068767 seconds; current memory usage: 362 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'foo_part_vector_mult_1' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.128043 seconds; current memory usage: 363 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'foo_part_vector_mult_1' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.041781 seconds; current memory usage: 363 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'foo_part_vector_normalize' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.082689 seconds; current memory usage: 364 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'foo_part_vector_normalize' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.065503 seconds; current memory usage: 364 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'foo_copy_part_vector_to_vector' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.09991 seconds; current memory usage: 364 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'foo_copy_part_vector_to_vector' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.034512 seconds; current memory usage: 365 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'foo_minres_HW' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-61] Pipelining loop 'Loop 7'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 1.
@I [SCHED-61] Pipelining loop 'Loop 8'.
@W [SCHED-69] Unable to schedule 'store' operation (../../src/user_mv_mult_prescaled_HW.cpp:33->../../src/user_lanczos_HW.cpp:117->../../src/user_minres_HW.cpp:61) of constant 0 on array 'A_mult_v.vec', ../../src/user_lanczos_HW.cpp:111->../../src/user_minres_HW.cpp:61 due to limited memory ports.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 2, Depth: 2.
@I [SCHED-61] Pipelining loop 'Loop 9'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 1.
@I [SCHED-61] Pipelining loop 'Loop 10'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 1.
@I [SCHED-61] Pipelining loop 'Loop 11'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 5.
@I [SCHED-61] Pipelining loop 'Loop 12'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 5.
@I [SCHED-61] Pipelining loop 'Loop 13'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 6.
@I [SCHED-61] Pipelining loop 'Loop 14'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 5.
@I [SCHED-61] Pipelining loop 'Loop 15'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 5.
@I [SCHED-61] Pipelining loop 'Loop 19.2'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 1.
@I [SCHED-61] Pipelining loop 'Loop 19.3'.
@W [SCHED-69] Unable to schedule 'store' operation (../../src/user_mv_mult_prescaled_HW.cpp:33->../../src/user_lanczos_HW.cpp:117->../../src/user_minres_HW.cpp:80) of constant 0 on array 'A_mult_v.vec', ../../src/user_lanczos_HW.cpp:111->../../src/user_minres_HW.cpp:80 due to limited memory ports.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 2, Depth: 2.
@I [SCHED-61] Pipelining loop 'Loop 19.4'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 1.
@I [SCHED-61] Pipelining loop 'Loop 19.5'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 1.
@I [SCHED-61] Pipelining loop 'Loop 19.6'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 5.
@I [SCHED-61] Pipelining loop 'Loop 19.7'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 5.
@I [SCHED-61] Pipelining loop 'Loop 19.8'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 6.
@I [SCHED-61] Pipelining loop 'Loop 19.9'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 5.
@I [SCHED-61] Pipelining loop 'Loop 19.10'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 5.
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 2.33257 seconds; current memory usage: 370 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'foo_minres_HW' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] After resource sharing, estimated clock period (10.5ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
@I [BIND-100] The critical path consists of the following:
	'load' operation ('v_current_HW_in_load_1', ../../src/user_minres_HW.cpp:16) on array 'x_2', ../../src/user_minres_HW.cpp:30 (2.71 ns)
	'fmul' operation ('tmp_1_i', ../../src/user_minres_HW.cpp:16) (7.81 ns)
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 1.64967 seconds; current memory usage: 377 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'foo_foo_user' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 1.15038 seconds; current memory usage: 378 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'foo_foo_user' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.094084 seconds; current memory usage: 378 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'foo' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-61] Pipelining loop 'interface_loop_block'.
@W [SCHED-68] Unable to enforce a carried dependency constraint (II = 1, distance = 1)
   between bus request on port 'memory_inout' (../../src/foo.cpp:44) and bus request on port 'memory_inout' (../../src/foo.cpp:44).
@W [SCHED-68] Unable to enforce a carried dependency constraint (II = 2, distance = 1)
   between bus request on port 'memory_inout' (../../src/foo.cpp:44) and bus request on port 'memory_inout' (../../src/foo.cpp:44).
@W [SCHED-68] Unable to enforce a carried dependency constraint (II = 3, distance = 1)
   between bus request on port 'memory_inout' (../../src/foo.cpp:44) and bus request on port 'memory_inout' (../../src/foo.cpp:44).
@W [SCHED-68] Unable to enforce a carried dependency constraint (II = 4, distance = 1)
   between bus request on port 'memory_inout' (../../src/foo.cpp:44) and bus request on port 'memory_inout' (../../src/foo.cpp:44).
@W [SCHED-68] Unable to enforce a carried dependency constraint (II = 10, distance = 1)
   between bus request on port 'memory_inout' (../../src/foo.cpp:44) and bus request on port 'memory_inout' (../../src/foo.cpp:44).
@W [SCHED-68] Unable to enforce a carried dependency constraint (II = 22, distance = 1)
   between bus request on port 'memory_inout' (../../src/foo.cpp:44) and bus request on port 'memory_inout' (../../src/foo.cpp:44).
@W [SCHED-68] Unable to enforce a carried dependency constraint (II = 46, distance = 1)
   between bus request on port 'memory_inout' (../../src/foo.cpp:44) and bus request on port 'memory_inout' (../../src/foo.cpp:44).
@W [SCHED-68] Unable to enforce a carried dependency constraint (II = 47, distance = 1)
   between bus request on port 'memory_inout' (../../src/foo.cpp:44) and bus request on port 'memory_inout' (../../src/foo.cpp:44).
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 48, Depth: 56.
@I [SCHED-61] Pipelining loop 'memcpy..memory_inout'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 3.
@I [SCHED-61] Pipelining loop 'memcpy..memory_inout'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 8.
@I [SCHED-61] Pipelining loop 'memcpy.foo(unsigned int, unsigned int, unsigned int, unsigned int, float volatile*)::out_block_in_int.memory_inout'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 3.
@I [SCHED-61] Pipelining loop 'memcpy.foo(unsigned int, unsigned int, unsigned int, unsigned int, float volatile*)::x_in_in_int.memory_inout'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 3.
@I [SCHED-61] Pipelining loop 'memcpy.memory_inout.y_out_out_int.gep'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 3.
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 2.34265 seconds; current memory usage: 381 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'foo' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.551985 seconds; current memory usage: 384 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'foo_reset_part_vector' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-100] Finished creating RTL model for 'foo_reset_part_vector'.
@I [HLS-111] Elapsed time: 0.627915 seconds; current memory usage: 385 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'foo_copy_vector_to_part_vector' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-100] Finished creating RTL model for 'foo_copy_vector_to_part_vector'.
@I [HLS-111] Elapsed time: 0.073572 seconds; current memory usage: 386 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'foo_part_vector_mult' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-100] Generating core module 'foo_fadd_32ns_32ns_32_5_full_dsp': 1 instance(s).
@I [RTGEN-100] Generating core module 'foo_fmul_32ns_32ns_32_4_max_dsp': 1 instance(s).
@I [RTGEN-100] Generating core module 'foo_mux_4to1_sel2_32_1': 2 instance(s).
@I [RTGEN-100] Finished creating RTL model for 'foo_part_vector_mult'.
@I [HLS-111] Elapsed time: 0.095201 seconds; current memory usage: 388 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'foo_part_vector_v_new' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-100] Generating core module 'foo_fmul_32ns_32ns_32_4_max_dsp': 1 instance(s).
@I [RTGEN-100] Generating core module 'foo_fsub_32ns_32ns_32_5_full_dsp': 1 instance(s).
@I [RTGEN-100] Generating core module 'foo_mux_4to1_sel2_32_1': 3 instance(s).
@I [RTGEN-100] Finished creating RTL model for 'foo_part_vector_v_new'.
@I [HLS-111] Elapsed time: 0.129215 seconds; current memory usage: 390 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'foo_part_vector_mult_1' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-100] Generating core module 'foo_fadd_32ns_32ns_32_5_full_dsp': 1 instance(s).
@I [RTGEN-100] Generating core module 'foo_fmul_32ns_32ns_32_4_max_dsp': 1 instance(s).
@I [RTGEN-100] Generating core module 'foo_mux_4to1_sel2_32_1': 1 instance(s).
@I [RTGEN-100] Finished creating RTL model for 'foo_part_vector_mult_1'.
@I [HLS-111] Elapsed time: 0.147353 seconds; current memory usage: 393 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'foo_part_vector_normalize' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-100] Generating core module 'foo_fdiv_32ns_32ns_32_16': 1 instance(s).
@I [RTGEN-100] Generating core module 'foo_mux_4to1_sel2_32_1': 1 instance(s).
@I [RTGEN-100] Finished creating RTL model for 'foo_part_vector_normalize'.
@I [HLS-111] Elapsed time: 0.117378 seconds; current memory usage: 395 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'foo_copy_part_vector_to_vector' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-100] Generating core module 'foo_mux_4to1_sel2_32_1': 1 instance(s).
@I [RTGEN-100] Finished creating RTL model for 'foo_copy_part_vector_to_vector'.
@I [HLS-111] Elapsed time: 0.159459 seconds; current memory usage: 397 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'foo_minres_HW' 
@I [HLS-10] ----------------------------------------------------------------
@W [RTGEN-101] Register 'beta_new' is power-on initialization.
@W [RTGEN-101] Register 'v_prev_vec0_0' is power-on initialization.
@W [RTGEN-101] Register 'v_prev_vec0_1' is power-on initialization.
@W [RTGEN-101] Register 'v_prev_vec_term_0' is power-on initialization.
@W [RTGEN-101] Register 'v_prev_vec_term_1' is power-on initialization.
@W [RTGEN-101] Register 'v_prev_vec_term_2' is power-on initialization.
@W [RTGEN-101] Register 'v_prev_vec_term_3' is power-on initialization.
@W [RTGEN-101] Register 'v_current_vec0_0' is power-on initialization.
@W [RTGEN-101] Register 'v_current_vec0_1' is power-on initialization.
@W [RTGEN-101] Register 'v_current_vec_term_0' is power-on initialization.
@W [RTGEN-101] Register 'v_current_vec_term_1' is power-on initialization.
@W [RTGEN-101] Register 'v_current_vec_term_2' is power-on initialization.
@W [RTGEN-101] Register 'v_current_vec_term_3' is power-on initialization.
@W [RTGEN-101] Register 'v_new_vec0_0' is power-on initialization.
@W [RTGEN-101] Register 'v_new_vec0_1' is power-on initialization.
@W [RTGEN-101] Register 'v_new_vec_term_0' is power-on initialization.
@W [RTGEN-101] Register 'v_new_vec_term_1' is power-on initialization.
@W [RTGEN-101] Register 'v_new_vec_term_2' is power-on initialization.
@W [RTGEN-101] Register 'v_new_vec_term_3' is power-on initialization.
@I [RTGEN-100] Generating core module 'foo_fadd_32ns_32ns_32_5_full_dsp': 1 instance(s).
@I [RTGEN-100] Generating core module 'foo_faddfsub_32ns_32ns_32_5_full_dsp': 1 instance(s).
@I [RTGEN-100] Generating core module 'foo_fdiv_32ns_32ns_32_16': 1 instance(s).
@I [RTGEN-100] Generating core module 'foo_fmul_32ns_32ns_32_4_max_dsp': 4 instance(s).
@I [RTGEN-100] Generating core module 'foo_fsqrt_32ns_32ns_32_12': 1 instance(s).
@I [RTGEN-100] Generating core module 'foo_mux_4to1_sel2_32_1': 6 instance(s).
@I [RTGEN-100] Finished creating RTL model for 'foo_minres_HW'.
@I [HLS-111] Elapsed time: 1.60684 seconds; current memory usage: 409 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'foo_foo_user' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-100] Finished creating RTL model for 'foo_foo_user'.
@I [HLS-111] Elapsed time: 1.83787 seconds; current memory usage: 433 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'foo' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-500] Setting interface mode on port 'foo/byte_block_in_offset' to 's_axilite & ap_none' (register).
@I [RTGEN-500] Setting interface mode on port 'foo/byte_out_block_in_offset' to 's_axilite & ap_none' (register).
@I [RTGEN-500] Setting interface mode on port 'foo/byte_x_in_in_offset' to 's_axilite & ap_none' (register).
@I [RTGEN-500] Setting interface mode on port 'foo/byte_y_out_out_offset' to 's_axilite & ap_none' (register).
@I [RTGEN-500] Setting interface mode on port 'foo/memory_inout' to 'm_axi'.
@I [RTGEN-500] Setting interface mode on function 'foo' to 's_axilite & ap_ctrl_hs'.
@W [RTGEN-101] Register 'block_in_int_mat_term_0' is power-on initialization.
@W [RTGEN-101] Register 'block_in_int_mat_term_1' is power-on initialization.
@W [RTGEN-101] Register 'block_in_int_mat_term_2' is power-on initialization.
@W [RTGEN-101] Register 'block_in_int_mat_term_3' is power-on initialization.
@I [RTGEN-100] Finished creating RTL model for 'foo'.
@I [HLS-111] Elapsed time: 0.674609 seconds; current memory usage: 439 MB.
@I [RTMG-278] Implementing memory 'foo_minres_HW_v_prev_vec_ram' using block RAMs with power-on initialization.
@I [RTMG-278] Implementing memory 'foo_minres_HW_v_prev_vec_rem_ram' using block RAMs with power-on initialization.
@I [RTMG-278] Implementing memory 'foo_minres_HW_v_current_vec_ram' using block RAMs with power-on initialization.
@I [RTMG-278] Implementing memory 'foo_minres_HW_v_current_vec_rem_ram' using block RAMs with power-on initialization.
@I [RTMG-279] Implementing memory 'foo_minres_HW_num_block_sched3_rom' using distributed ROMs.
@I [RTMG-279] Implementing memory 'foo_minres_HW_col_block_sched2_rom' using distributed ROMs.
@I [RTMG-279] Implementing memory 'foo_minres_HW_row_block_sched1_rom' using distributed ROMs.
@I [RTMG-279] Implementing memory 'foo_minres_HW_num_term_block_sched6_rom' using distributed ROMs.
@I [RTMG-279] Implementing memory 'foo_minres_HW_col_term_block_sched5_rom' using distributed ROMs.
@I [RTMG-279] Implementing memory 'foo_minres_HW_row_term_block_sched4_rom' using distributed ROMs.
@I [RTMG-278] Implementing memory 'foo_minres_HW_v_new_vec_ram' using block RAMs with power-on initialization.
@I [RTMG-278] Implementing memory 'foo_minres_HW_v_new_vec_rem_ram' using distributed RAMs with power-on initialization.
@I [RTMG-278] Implementing memory 'foo_minres_HW_A_mult_v_vec_ram' using block RAMs.
@I [RTMG-278] Implementing memory 'foo_minres_HW_A_mult_v_vec_rem_ram' using distributed RAMs.
@I [RTMG-278] Implementing memory 'foo_minres_HW_x_new_ram' using block RAMs.
@I [RTMG-278] Implementing memory 'foo_block_in_int_mat_rem_ram' using distributed RAMs with power-on initialization.
@I [RTMG-278] Implementing memory 'foo_out_block_in_int_ram' using distributed RAMs with power-on initialization.
@I [RTMG-278] Implementing memory 'foo_x_in_in_int_ram' using block RAMs with power-on initialization.
@I [RTMG-278] Implementing memory 'foo_block_in_int_mat_0_ram' using block RAMs with power-on initialization.
@I [HLS-10] Finished generating all RTL models.
@I [WSYSC-301] Generating RTL SystemC for 'foo'.
@I [WVHDL-304] Generating RTL VHDL for 'foo'.
@I [WVLOG-307] Generating RTL Verilog for 'foo'.
@I [HLS-112] Total elapsed time: 135.856 seconds; peak memory usage: 439 MB.
@I [LIC-101] Checked in feature [ap_opencl]
