;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-123
	MOV -1, <-20
	MOV -4, <-20
	DJN -1, @-20
	SUB @0, @2
	MOV 4, <-20
	MOV -7, <-90
	SUB #12, @280
	SUB #12, @280
	SUB 300, 90
	SPL 0, <400
	JMN -1, @-28
	SUB @124, 106
	DJN -7, @-90
	SLT 12, @10
	SUB @521, 103
	SUB 0, 900
	SUB 12, @10
	MOV 7, -90
	SUB @124, 6
	SUB #400, -40
	SUB @-107, 100
	SUB #70, @200
	SUB #72, @200
	SUB #127, 106
	SUB #70, @200
	ADD 210, 60
	SUB #70, @200
	SUB #70, @200
	SUB #70, @200
	SUB #1, <-1
	SLT 121, 800
	SUB #400, -40
	SUB #400, -40
	SUB -12, @10
	SUB 10, @10
	SUB -207, -120
	SUB -207, -120
	SUB @-127, 100
	JMN @12, #280
	SUB 10, @10
	SUB @0, @2
	SPL 0
	SLT 121, 10
	SUB @124, 106
	SUB #70, @200
	SPL 0, <400
	SUB 300, 90
	JMN 127, 106
	SUB 300, 90
	SUB 300, 90
	SPL 0, <400
