
---------- Begin Simulation Statistics ----------
final_tick                               696039597750                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  60810                       # Simulator instruction rate (inst/s)
host_mem_usage                                 732824                       # Number of bytes of host memory used
host_op_rate                                   119941                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 13713.13                       # Real time elapsed on the host
host_tick_rate                               50757150                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   833897921                       # Number of instructions simulated
sim_ops                                    1644761359                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.696040                       # Number of seconds simulated
sim_ticks                                696039597750                       # Number of ticks simulated
system.clk_domain.clock                           250                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.Branches                         202519368                       # Number of branches fetched
system.cpu.committedInsts                   833897921                       # Number of instructions committed
system.cpu.committedOps                    1644761359                       # Number of ops (including micro ops) committed
system.cpu.dcache.ReadReq_accesses::.cpu.data    225488680                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    225488680                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 57506.333361                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 57506.333361                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 57006.333361                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 57006.333361                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits::.cpu.data    225476759                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       225476759                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    685533000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    685533000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000053                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000053                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses::.cpu.data        11921                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         11921                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    679572500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    679572500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000053                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000053                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        11921                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        11921                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_accesses::.cpu.data    100168683                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    100168683                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 50957.720588                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 50957.720588                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 50457.720588                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 50457.720588                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    100166507                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      100166507                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    110884000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    110884000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000022                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000022                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses::.cpu.data         2176                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2176                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    109796000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    109796000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         2176                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         2176                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.demand_accesses::.cpu.data    325657363                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    325657363                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 56495.495495                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 56495.495495                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 55995.495495                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 55995.495495                       # average overall mshr miss latency
system.cpu.dcache.demand_hits::.cpu.data    325643266                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        325643266                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency::.cpu.data    796417000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    796417000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000043                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000043                       # miss rate for demand accesses
system.cpu.dcache.demand_misses::.cpu.data        14097                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          14097                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    789368500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    789368500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000043                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000043                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses::.cpu.data        14097                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        14097                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_accesses::.cpu.data    325657363                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    325657363                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 56495.495495                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 56495.495495                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 55995.495495                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 55995.495495                       # average overall mshr miss latency
system.cpu.dcache.overall_hits::.cpu.data    325643266                       # number of overall hits
system.cpu.dcache.overall_hits::total       325643266                       # number of overall hits
system.cpu.dcache.overall_miss_latency::.cpu.data    796417000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    796417000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000043                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000043                       # miss rate for overall accesses
system.cpu.dcache.overall_misses::.cpu.data        14097                       # number of overall misses
system.cpu.dcache.overall_misses::total         14097                       # number of overall misses
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    789368500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    789368500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000043                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000043                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses::.cpu.data        14097                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        14097                       # number of overall MSHR misses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 696039597750                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.replacements                  13073                       # number of replacements
system.cpu.dcache.tags.age_task_id_blocks_1024::0           56                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          194                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          774                       # Occupied blocks per task id
system.cpu.dcache.tags.avg_refs          23101.182025                       # Average number of references to valid blocks.
system.cpu.dcache.tags.data_accesses        651328823                       # Number of data accesses
system.cpu.dcache.tags.occ_blocks::.cpu.data  1023.858792                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999862                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999862                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 696039597750                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.sampled_refs             14097                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.tag_accesses         651328823                       # Number of tag accesses
system.cpu.dcache.tags.tagsinuse          1023.858792                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           325657363                       # Total number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            153250                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks::.writebacks         2554                       # number of writebacks
system.cpu.dcache.writebacks::total              2554                       # number of writebacks
system.cpu.dtb.rdAccesses                   225488680                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                           902                       # TLB misses on read requests
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 696039597750                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.wrAccesses                   100168683                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                            58                       # TLB misses on write requests
system.cpu.icache.ReadReq_accesses::.cpu.inst   1064581991                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   1064581991                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 50209.855403                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 50209.855403                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 49709.855403                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 49709.855403                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits::.cpu.inst   1064579363                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      1064579363                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    131951500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    131951500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses::.cpu.inst         2628                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2628                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    130637500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    130637500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2628                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2628                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.demand_accesses::.cpu.inst   1064581991                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   1064581991                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 50209.855403                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 50209.855403                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 49709.855403                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 49709.855403                       # average overall mshr miss latency
system.cpu.icache.demand_hits::.cpu.inst   1064579363                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       1064579363                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency::.cpu.inst    131951500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    131951500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000002                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000002                       # miss rate for demand accesses
system.cpu.icache.demand_misses::.cpu.inst         2628                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2628                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    130637500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    130637500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000002                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000002                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses::.cpu.inst         2628                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2628                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_accesses::.cpu.inst   1064581991                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   1064581991                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 50209.855403                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 50209.855403                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 49709.855403                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 49709.855403                       # average overall mshr miss latency
system.cpu.icache.overall_hits::.cpu.inst   1064579363                       # number of overall hits
system.cpu.icache.overall_hits::total      1064579363                       # number of overall hits
system.cpu.icache.overall_miss_latency::.cpu.inst    131951500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    131951500                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000002                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000002                       # miss rate for overall accesses
system.cpu.icache.overall_misses::.cpu.inst         2628                       # number of overall misses
system.cpu.icache.overall_misses::total          2628                       # number of overall misses
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    130637500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    130637500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000002                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000002                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2628                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2628                       # number of overall MSHR misses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 696039597750                       # Cumulative time (in ticks) in various power states
system.cpu.icache.replacements                   2372                       # number of replacements
system.cpu.icache.tags.age_task_id_blocks_1024::0           76                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          138                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           42                       # Occupied blocks per task id
system.cpu.icache.tags.avg_refs          405092.081811                       # Average number of references to valid blocks.
system.cpu.icache.tags.data_accesses       2129166610                       # Number of data accesses
system.cpu.icache.tags.occ_blocks::.cpu.inst   255.983564                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999936                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999936                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 696039597750                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.sampled_refs              2628                       # Sample count of references to valid blocks.
system.cpu.icache.tags.tag_accesses        2129166610                       # Number of tag accesses
system.cpu.icache.tags.tagsinuse           255.983564                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1064581991                       # Total number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             80750                       # Cycle when the warmup percentage was hit.
system.cpu.idle_fraction                     0.000000                       # Percentage of idle cycles
system.cpu.interrupts.clk_domain.clock           4000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 696039597750                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 696039597750                       # Cumulative time (in ticks) in various power states
system.cpu.itb.wrAccesses                  1064581991                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           282                       # TLB misses on write requests
system.cpu.not_idle_fraction                 1.000000                       # Percentage of non-idle cycles
system.cpu.numCycles                       2784158391                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles               2784158390.996000                       # Number of busy cycles
system.cpu.num_cc_register_reads            960596077                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           661112416                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts    132482629                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses              135084141                       # Number of float alu accesses
system.cpu.num_fp_insts                     135084141                       # number of float instructions
system.cpu.num_fp_register_reads            150108422                       # number of times the floating registers were read
system.cpu.num_fp_register_writes           110060842                       # number of times the floating registers were written
system.cpu.num_func_calls                    60018308                       # number of times a function call or return occured
system.cpu.num_idle_cycles                   0.004000                       # Number of idle cycles
system.cpu.num_int_alu_accesses            1554700762                       # Number of integer alu accesses
system.cpu.num_int_insts                   1554700762                       # number of integer instructions
system.cpu.num_int_register_reads          2845042997                       # number of times the integer registers were read
system.cpu.num_int_register_writes         1207069355                       # number of times the integer registers were written
system.cpu.num_load_insts                   225488647                       # Number of load instructions
system.cpu.num_mem_refs                     325657320                       # number of memory refs
system.cpu.num_store_insts                  100168673                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                 19694      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                1219001344     74.11%     74.12% # Class of executed instruction
system.cpu.op_class::IntMult                       37      0.00%     74.12% # Class of executed instruction
system.cpu.op_class::IntDiv                     34780      0.00%     74.12% # Class of executed instruction
system.cpu.op_class::FloatAdd                25006283      1.52%     75.64% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     75.64% # Class of executed instruction
system.cpu.op_class::FloatCvt                    1360      0.00%     75.64% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     75.64% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     75.64% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     75.64% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     75.64% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     75.64% # Class of executed instruction
system.cpu.op_class::SimdAdd                     6186      0.00%     75.64% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     75.64% # Class of executed instruction
system.cpu.op_class::SimdAlu                 20011216      1.22%     76.85% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     76.85% # Class of executed instruction
system.cpu.op_class::SimdCvt                    12096      0.00%     76.86% # Class of executed instruction
system.cpu.op_class::SimdMisc                10006589      0.61%     77.46% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     77.46% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     77.46% # Class of executed instruction
system.cpu.op_class::SimdShift                   1110      0.00%     77.46% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     77.46% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     77.46% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     77.46% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     77.46% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     77.46% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     77.46% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt            35003343      2.13%     79.59% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv            10000001      0.61%     80.20% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     80.20% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     80.20% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     80.20% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     80.20% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     80.20% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     80.20% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     80.20% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     80.20% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     80.20% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     80.20% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     80.20% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     80.20% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     80.20% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     80.20% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     80.20% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     80.20% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     80.20% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     80.20% # Class of executed instruction
system.cpu.op_class::MemRead                190465857     11.58%     91.78% # Class of executed instruction
system.cpu.op_class::MemWrite               100156267      6.09%     97.87% # Class of executed instruction
system.cpu.op_class::FloatMemRead            35022790      2.13%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite              12406      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                 1644761359                       # Class of executed instruction
system.cpu.pwrStateResidencyTicks::ON    696039597750                       # Cumulative time (in ticks) in various power states
system.cpu.workload.numSyscalls                    59                       # Number of system calls
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         7628                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side        41267                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                   48895                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side       168192                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side      1065664                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                  1233856                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pwrStateResidencyTicks::UNDEFINED 696039597750                       # Cumulative time (in ticks) in various power states
system.l2bus.reqLayer0.occupancy              9319500                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             1971000                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.l2bus.respLayer1.occupancy            10572750                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.l2bus.snoopTraffic                       82176                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples              24602                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.015202                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.122358                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                    24228     98.48%     98.48% # Request fanout histogram
system.l2bus.snoop_fanout::1                      374      1.52%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                24602                       # Request fanout histogram
system.l2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests        15445                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops          374                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests          32170                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops              374                       # Total number of snoops made to the snoop filter.
system.l2bus.snoops                              7877                       # Total snoops (count)
system.l2bus.trans_dist::ReadResp               14549                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty          3838                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict             19484                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq               2176                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp              2176                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq          14549                       # Transaction distribution
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_misses::.writebacks          301                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total          301                       # number of CleanEvict MSHR misses
system.l2cache.ReadExReq_accesses::.cpu.data         2176                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total         2176                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 69700.366422                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 69700.366422                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 64700.366422                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 64700.366422                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_hits::.cpu.data          675                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total              675                       # number of ReadExReq hits
system.l2cache.ReadExReq_miss_latency::.cpu.data    104620250                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total    104620250                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.689798                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.689798                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_misses::.cpu.data         1501                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total           1501                       # number of ReadExReq misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data     97115250                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total     97115250                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.689798                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.689798                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_misses::.cpu.data         1501                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total         1501                       # number of ReadExReq MSHR misses
system.l2cache.ReadSharedReq_accesses::.cpu.inst         2628                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data        11921                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total        14549                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 71077.507163                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 75196.652479                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 74508.023568                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 66077.507163                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 70196.652479                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 69508.023568                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst          883                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data         3228                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total         4111                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst    124030250                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data    653684500                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total    777714750                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.664003                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.729217                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.717438                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_misses::.cpu.inst         1745                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data         8693                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total        10438                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    115305250                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data    610219500                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total    725524750                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.664003                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.729217                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.717438                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst         1745                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data         8693                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total        10438                       # number of ReadSharedReq MSHR misses
system.l2cache.WritebackDirty_accesses::.writebacks         2554                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total         2554                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_hits::.writebacks         2554                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total         2554                       # number of WritebackDirty hits
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.demand_accesses::.cpu.inst         2628                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data        14097                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total           16725                       # number of demand (read+write) accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 71077.507163                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 74387.360212                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 73903.593266                       # average overall miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 66077.507163                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 69387.360212                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 68903.593266                       # average overall mshr miss latency
system.l2cache.demand_hits::.cpu.inst             883                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data            3903                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                4786                       # number of demand (read+write) hits
system.l2cache.demand_miss_latency::.cpu.inst    124030250                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data    758304750                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    882335000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_rate::.cpu.inst     0.664003                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.723133                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.713842                       # miss rate for demand accesses
system.l2cache.demand_misses::.cpu.inst          1745                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data         10194                       # number of demand (read+write) misses
system.l2cache.demand_misses::total             11939                       # number of demand (read+write) misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst    115305250                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data    707334750                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    822640000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.664003                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.723133                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.713842                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_misses::.cpu.inst         1745                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data        10194                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total        11939                       # number of demand (read+write) MSHR misses
system.l2cache.overall_accesses::.cpu.inst         2628                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data        14097                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total          16725                       # number of overall (read+write) accesses
system.l2cache.overall_avg_miss_latency::.cpu.inst 71077.507163                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 74387.360212                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 73903.593266                       # average overall miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 66077.507163                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 69387.360212                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 68903.593266                       # average overall mshr miss latency
system.l2cache.overall_hits::.cpu.inst            883                       # number of overall hits
system.l2cache.overall_hits::.cpu.data           3903                       # number of overall hits
system.l2cache.overall_hits::total               4786                       # number of overall hits
system.l2cache.overall_miss_latency::.cpu.inst    124030250                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data    758304750                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    882335000                       # number of overall miss cycles
system.l2cache.overall_miss_rate::.cpu.inst     0.664003                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.723133                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.713842                       # miss rate for overall accesses
system.l2cache.overall_misses::.cpu.inst         1745                       # number of overall misses
system.l2cache.overall_misses::.cpu.data        10194                       # number of overall misses
system.l2cache.overall_misses::total            11939                       # number of overall misses
system.l2cache.overall_mshr_miss_latency::.cpu.inst    115305250                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data    707334750                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    822640000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.664003                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.723133                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.713842                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_misses::.cpu.inst         1745                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data        10194                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total        11939                       # number of overall MSHR misses
system.l2cache.pwrStateResidencyTicks::UNDEFINED 696039597750                       # Cumulative time (in ticks) in various power states
system.l2cache.replacements                      7877                       # number of replacements
system.l2cache.tags.age_task_id_blocks_1024::0           96                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          423                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::4         3577                       # Occupied blocks per task id
system.l2cache.tags.avg_refs                 2.661739                       # Average number of references to valid blocks.
system.l2cache.tags.data_accesses              269333                       # Number of data accesses
system.l2cache.tags.occ_blocks::.writebacks    30.901372                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst   685.350407                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  3378.240859                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.007544                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.167322                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.824766                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.999632                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED 696039597750                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.sampled_refs                11973                       # Sample count of references to valid blocks.
system.l2cache.tags.tag_accesses               269333                       # Number of tag accesses
system.l2cache.tags.tagsinuse             4094.492638                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  31869                       # Total number of references to valid blocks.
system.l2cache.tags.warmup_cycle                75500                       # Cycle when the warmup percentage was hit.
system.l2cache.writebacks::.writebacks           1284                       # number of writebacks
system.l2cache.writebacks::total                 1284                       # number of writebacks
system.mem_ctrl.avgBusLat                     4000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgGap                    52638549.48                       # Average gap between requests
system.mem_ctrl.avgMemAccLat                 39188.91                       # Average memory access latency per DRAM burst
system.mem_ctrl.avgPriority_.writebacks::samples      2568.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.inst::samples      3490.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.data::samples     20371.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgQLat                      20188.91                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgRdBW                          1.10                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                       1.10                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgRdQLen                        2.00                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrBW                          0.12                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                       0.12                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.avgWrQLen                       23.00                       # Average write queue length when enqueuing
system.mem_ctrl.busUtil                          0.02                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      0.01                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.00                       # Data bus utilization in percentage for writes
system.mem_ctrl.bw_inst_read::.cpu.inst        160451                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total            160451                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.inst             160451                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data             937326                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total                1097777                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks          118062                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst            160451                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data            937326                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total               1215839                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks          118062                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total                118062                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bytesPerActivate::samples         7416                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     113.700108                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean     89.981681                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    103.865885                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-63            151      2.04%      2.04% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::64-127         4879     65.79%     67.83% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-191         1243     16.76%     84.59% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::192-255          410      5.53%     90.12% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-319          201      2.71%     92.83% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::320-383          114      1.54%     94.36% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-447           99      1.33%     95.70% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::448-511           58      0.78%     96.48% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-575          261      3.52%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total          7416                       # Bytes accessed per row activation
system.mem_ctrl.bytesReadDRAM                  763552                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadSys                   764096                       # Total read bytes from the system interface side
system.mem_ctrl.bytesReadWrQ                      544                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                    81248                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesWrittenSys                 82176                       # Total written bytes from the system interface side
system.mem_ctrl.bytes_inst_read::.cpu.inst       111680                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total         111680                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.inst          111680                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data          652416                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total              764096                       # Number of bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks        82176                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total            82176                       # Number of bytes written to this memory
system.mem_ctrl.masterReadAccesses::.cpu.inst         3490                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAccesses::.cpu.data        20388                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAvgLat::.cpu.inst     36327.51                       # Per-master read average memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.data     39646.04                       # Per-master read average memory access latency
system.mem_ctrl.masterReadBytes::.cpu.inst       111680                       # Per-master bytes read from memory
system.mem_ctrl.masterReadBytes::.cpu.data       651872                       # Per-master bytes read from memory
system.mem_ctrl.masterReadRate::.cpu.inst 160450.641545414866                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadRate::.cpu.data 936544.418029124965                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadTotalLat::.cpu.inst    126783000                       # Per-master read total memory access latency
system.mem_ctrl.masterReadTotalLat::.cpu.data    808303500                       # Per-master read total memory access latency
system.mem_ctrl.masterWriteAccesses::.writebacks         2568                       # Per-master write serviced memory accesses
system.mem_ctrl.masterWriteAvgLat::.writebacks 6231121714.57                       # Per-master write average memory access latency
system.mem_ctrl.masterWriteBytes::.writebacks        81248                       # Per-master bytes write to memory
system.mem_ctrl.masterWriteRate::.writebacks 116728.991084185764                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrl.masterWriteTotalLat::.writebacks 16001520563006                       # Per-master write total memory access latency
system.mem_ctrl.mergedWrBursts                      0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numReadWriteTurnArounds           147                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numStayReadState               216167                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState                2393                       # Number of times bus staying in WRITE state
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.numWriteReadTurnArounds           147                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.num_reads::.cpu.inst             1745                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data            10194                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                11939                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks          1284                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                1284                       # Number of write requests responded to by this memory
system.mem_ctrl.pageHitRate                     71.80                       # Row buffer hit rate, read and write combined
system.mem_ctrl.peakBW                        8000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.perBankRdBursts::0               1436                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1               1550                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2               1424                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3               1464                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4               1506                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5               1454                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6               1442                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7               1440                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8               1378                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9               1353                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10              1444                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11              1642                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12              1686                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13              1682                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14              1518                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15              1442                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0                178                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1                166                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2                180                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3                192                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4                156                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5                128                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6                134                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7                128                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8                110                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9                130                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10               170                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11               171                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12               182                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13               192                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14               156                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15               166                       # Per bank write bursts
system.mem_ctrl.priorityMaxLatency       1.386972223000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.priorityMinLatency       0.000000019000                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED 696039597750                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.rdPerTurnAround::samples          147                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::mean      162.006803                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::gmean     105.713724                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::stdev     571.107965                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::0-255            142     96.60%     96.60% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::256-511            4      2.72%     99.32% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::6912-7167            1      0.68%    100.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::total            147                       # Reads before turning the bus around for writes
system.mem_ctrl.rdQLenPdf::0                    11930                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                    11929                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                        1                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                        1                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.readBursts                      23878                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                  23878                       # Read request sizes (log2)
system.mem_ctrl.readReqs                        11939                       # Number of read requests accepted
system.mem_ctrl.readRowHitRate                  72.54                       # Row buffer hit rate for reads
system.mem_ctrl.readRowHits                     17309                       # Number of row buffer hits during reads
system.mem_ctrl.servicedByWrQ                      17                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.totBusLat                    95444000                       # Total ticks spent in databus transfers
system.mem_ctrl.totGap                   696039539750                       # Total gap between requests
system.mem_ctrl.totMemAccLat                935086500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.totQLat                     481727500                       # Total ticks spent queuing
system.mem_ctrl.wrPerTurnAround::samples          147                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::mean       17.272109                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::gmean      17.243051                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::stdev       0.996967                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::16                54     36.73%     36.73% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::17                 3      2.04%     38.78% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::18                86     58.50%     97.28% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::19                 4      2.72%    100.00% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::total            147                       # Writes before turning the bus around for reads
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                      91                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                      94                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                     142                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                     148                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                     148                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                     148                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                     148                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                     148                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                     148                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                     148                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                     148                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                     148                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                     148                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                     148                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                     147                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                     147                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                     147                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                     147                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                      10                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.writeBursts                      2568                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                  2568                       # Write request sizes (log2)
system.mem_ctrl.writeReqs                        1284                       # Number of write requests accepted
system.mem_ctrl.writeRowHitRate                 64.88                       # Row buffer hit rate for writes
system.mem_ctrl.writeRowHits                     1666                       # Number of row buffer hits during writes
system.mem_ctrl_0.actBackEnergy                     0                       # Energy for active background per rank (pJ)
system.mem_ctrl_0.actEnergy                         0                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_0.actPowerDownEnergy                0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_0.averagePower                      0                       # Core power per rank (mW)
system.mem_ctrl_0.memoryStateTime::IDLE  647077312750                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::REF    46581600000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::SREF             0                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT     2380685000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl_0.preBackEnergy                     0                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_0.preEnergy                         0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_0.prePowerDownEnergy                0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_0.readEnergy                        0                       # Energy for read commands per rank (pJ)
system.mem_ctrl_0.refreshEnergy                     0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_0.selfRefreshEnergy                 0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_0.totalEnergy                       0                       # Total energy per rank (pJ)
system.mem_ctrl_0.totalIdleTime                     0                       # Total Idle time Per DRAM Rank
system.mem_ctrl_0.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port        31682                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total        31682                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  31682                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port       846272                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total       846272                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  846272                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pwrStateResidencyTicks::UNDEFINED 696039597750                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy             6227718                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy           14923750                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.0                       # Layer utilization (%)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             11939                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   11939    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               11939                       # Request fanout histogram
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         7804                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         19743                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoops                                0                       # Total snoops (count)
system.membus.trans_dist::ReadResp              10438                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1284                       # Transaction distribution
system.membus.trans_dist::CleanEvict             6520                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1501                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1501                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         10438                       # Transaction distribution

---------- End Simulation Statistics   ----------
