# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../../debug_prog.srcs/sources_1/bd/design_2/ipshared/ec67/hdl" --include "../../../../../debug_prog.srcs/sources_1/bd/design_2/ipshared/02c8/hdl/verilog" --include "../../../../../debug_prog.srcs/sources_1/bd/design_2/ipshared/1313/hdl" --include "../../../../../debug_prog.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../../debug_prog.srcs/sources_1/bd/design_1/ipshared/02c8/hdl/verilog" --include "../../../../../debug_prog.srcs/sources_1/bd/design_1/ipshared/1313/hdl" --include "D:/Xilinx/Vivado/2017.4/data/xilinx_vip/include" \
"design_1_wrapper_time_synth.v" \
"../../../../../debug_prog.srcs/sources_1/new/camera_reg.v" \
"../../../../../debug_prog.srcs/sources_1/new/sccb.v" \
"../../../../../debug_prog.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v" \

# Do not sort compile order
nosort
