{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1555455576545 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1555455576547 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 17 01:59:36 2019 " "Processing started: Wed Apr 17 01:59:36 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1555455576547 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555455576547 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off perceptron -c perceptron " "Command: quartus_map --read_settings_files=on --write_settings_files=off perceptron -c perceptron" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555455576547 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1555455576745 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1555455576745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "perceptron.vhd 2 1 " "Found 2 design units, including 1 entities, in source file perceptron.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 perceptron-behavior " "Found design unit 1: perceptron-behavior" {  } { { "perceptron.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama13/perceptron.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555455588744 ""} { "Info" "ISGN_ENTITY_NAME" "1 perceptron " "Found entity 1: perceptron" {  } { { "perceptron.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama13/perceptron.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555455588744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555455588744 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "perceptron " "Elaborating entity \"perceptron\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1555455588800 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "inputs_weights_z1 perceptron.vhd(48) " "Verilog HDL or VHDL warning at perceptron.vhd(48): object \"inputs_weights_z1\" assigned a value but never read" {  } { { "perceptron.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama13/perceptron.vhd" 48 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1555455588803 "|perceptron"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "inputs_weights_z2 perceptron.vhd(51) " "Verilog HDL or VHDL warning at perceptron.vhd(51): object \"inputs_weights_z2\" assigned a value but never read" {  } { { "perceptron.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama13/perceptron.vhd" 51 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1555455588803 "|perceptron"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "inputs_weights_z3 perceptron.vhd(54) " "Verilog HDL or VHDL warning at perceptron.vhd(54): object \"inputs_weights_z3\" assigned a value but never read" {  } { { "perceptron.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama13/perceptron.vhd" 54 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1555455588804 "|perceptron"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "inputs_weights_z4 perceptron.vhd(57) " "Verilog HDL or VHDL warning at perceptron.vhd(57): object \"inputs_weights_z4\" assigned a value but never read" {  } { { "perceptron.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama13/perceptron.vhd" 57 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1555455588804 "|perceptron"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "inputs_weights_z5 perceptron.vhd(60) " "Verilog HDL or VHDL warning at perceptron.vhd(60): object \"inputs_weights_z5\" assigned a value but never read" {  } { { "perceptron.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama13/perceptron.vhd" 60 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1555455588804 "|perceptron"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Z_add perceptron.vhd(71) " "VHDL Signal Declaration warning at perceptron.vhd(71): used implicit default value for signal \"Z_add\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "perceptron.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama13/perceptron.vhd" 71 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1555455588804 "|perceptron"}
{ "Error" "ESGN_ENTITY_IS_MISSING" "U1 fpmult " "Node instance \"U1\" instantiates undefined entity \"fpmult\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "perceptron.vhd" "U1" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama13/perceptron.vhd" 174 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1555455588821 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  7 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 7 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "935 " "Peak virtual memory: 935 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1555455588926 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Apr 17 01:59:48 2019 " "Processing ended: Wed Apr 17 01:59:48 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1555455588926 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1555455588926 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:34 " "Total CPU time (on all processors): 00:00:34" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1555455588926 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1555455588926 ""}
