#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x12ae08b20 .scope module, "A1_2_tb" "A1_2_tb" 2 1;
 .timescale 0 0;
v0x12ae1e060_0 .var "clk", 0 0;
v0x12ae1e100_0 .net "count", 3 0, v0x12ae1de00_0;  1 drivers
v0x12ae1e1b0_0 .var "enable", 0 0;
v0x12ae1e280_0 .var "reset", 0 0;
S_0x12ae08c90 .scope module, "uut" "A1_2" 2 8, 3 1 0, S_0x12ae08b20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /OUTPUT 4 "count";
v0x12ae07520_0 .net "clk", 0 0, v0x12ae1e060_0;  1 drivers
v0x12ae1de00_0 .var "count", 3 0;
v0x12ae1deb0_0 .net "enable", 0 0, v0x12ae1e1b0_0;  1 drivers
v0x12ae1df60_0 .net "reset", 0 0, v0x12ae1e280_0;  1 drivers
E_0x12ae09140 .event posedge, v0x12ae1df60_0, v0x12ae07520_0;
    .scope S_0x12ae08c90;
T_0 ;
    %wait E_0x12ae09140;
    %load/vec4 v0x12ae1df60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x12ae1de00_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x12ae1deb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x12ae1de00_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x12ae1de00_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x12ae08b20;
T_1 ;
    %delay 5, 0;
    %load/vec4 v0x12ae1e060_0;
    %inv;
    %store/vec4 v0x12ae1e060_0, 0, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_0x12ae08b20;
T_2 ;
    %vpi_call 2 19 "$dumpfile", "A1_2/A1_2.vcd" {0 0 0};
    %vpi_call 2 20 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x12ae08b20 {0 0 0};
    %vpi_call 2 21 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x12ae08c90 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12ae1e060_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12ae1e280_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12ae1e1b0_0, 0, 1;
    %delay 7, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12ae1e280_0, 0, 1;
    %delay 3, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12ae1e1b0_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12ae1e1b0_0, 0, 1;
    %delay 12, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12ae1e280_0, 0, 1;
    %delay 3, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12ae1e280_0, 0, 1;
    %delay 7, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12ae1e1b0_0, 0, 1;
    %delay 60, 0;
    %vpi_call 2 40 "$finish" {0 0 0};
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "/Users/rohith/Documents/Coding/Verilog/A1_2/A1_2_tb.v";
    "/Users/rohith/Documents/Coding/Verilog/A1_2/A1_2.v";
