# HLS ç»¼åˆæ—¥å¿—æ·±åº¦åˆ†ææŠ¥å‘Š

**åˆ†ææ—¶é—´**: 2025-10-04  
**æ—¥å¿—æ–‡ä»¶**: `tests/hw/logs/hls_run_tcl.log`  
**è®¾å¤‡**: xc7z020clg400-1 (Zynq-7020)  
**æ—¶é’Ÿå‘¨æœŸ**: 10ns (100 MHz)

---

## ğŸ”´ ä¸¥é‡é—®é¢˜æ€»ç»“

### 1. æ—¶åºè¿ä¾‹ (Timing Violation)

```log
WARNING: [HLS 200-871] Estimated clock period (10.319 ns) exceeds the target 
(target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns)
```

**é—®é¢˜**: 
- ä¼°è®¡æ—¶é’Ÿå‘¨æœŸ: **10.319 ns**
- ç›®æ ‡æ—¶é’Ÿå‘¨æœŸ: **10.000 ns**  
- **è¶…å‡º**: 0.319 ns (~3.2%)
- **å®é™…æœ€å¤§é¢‘ç‡**: **91.33 MHz** (è€Œéç›®æ ‡ 100 MHz)

**æ ¹å› **: æµ®ç‚¹ä¹˜æ³•å™¨ (`fmul`) å»¶è¿Ÿ 10.319ns è¶…å‡ºæœ‰æ•ˆå»¶è¿Ÿé¢„ç®— 7.300ns

---

### 2. æŒ‡ä»¤æ•°çˆ†ç‚¸

```
é˜¶æ®µ                            æŒ‡ä»¤æ•°      å¢é•¿å€æ•°
â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”
Compile/Link                     814         1.0x
Performance (step 3)          116,223      142.8x  ğŸ”´ çˆ†ç‚¸ï¼
Performance (step 4)           26,309       32.3x  ğŸ”´ ä»ç„¶å¾ˆé«˜
æœ€ç»ˆ (HW Transforms)           26,380       32.4x  ğŸ”´
```

**è¯´æ˜**: åœ¨æ€§èƒ½ä¼˜åŒ–é˜¶æ®µï¼ŒHLS å°†å¾ªç¯å¤§é‡å±•å¼€å¯¼è‡´æŒ‡ä»¤æ•°æ¿€å¢ï¼

---

### 3. II (Initiation Interval) è¿ä¾‹

####  **Conv2 å±‚ II è¿ä¾‹**:

```log
WARNING: [HLS 200-885] The II Violation in module 'conv2d_16_32_13_13_3_s' 
(loop 'CONV_OUT_CH_CONV_OUT_H_CONV_OUT_W'): Unable to schedule 'load' operation 
due to limited memory ports (II = 1).
```

**å®é™…ç»“æœ**: 
- ç›®æ ‡ II = 1
- **å®é™… II = 2** (ååé‡å‡åŠï¼)
- Pipeline æ·±åº¦: 50

**é—®é¢˜**: ä¸­é—´æ•°ç»„ `pool1_out` çš„å†…å­˜ç«¯å£ä¸è¶³ï¼Œæ— æ³•è¾¾åˆ° II=1

---

#### **MaxPool1 å±‚ II è¿ä¾‹**:

```log
WARNING: [HLS 200-885] The II Violation in module 'max_pool2d_16_26_26_2_s' 
(loop 'POOL_CH_POOL_OH_POOL_OW'): Unable to schedule 'load' operation 
due to limited memory ports (II = 1).
```

**å®é™…ç»“æœ**:
- ç›®æ ‡ II = 1
- **å®é™… II = 2**
- Pipeline æ·±åº¦: 13

---

### 4. å¾ªç¯å®Œå…¨å±•å¼€

```log
INFO: [HLS 214-186] Unrolling loop 'CONV_IN_CH' in function 'hls_cnn::conv2d<16, 32, 13, 13, 3>' 
completely with a factor of 16

INFO: [HLS 214-186] Unrolling loop 'CONV_KH' in function 'hls_cnn::conv2d<16, 32, 13, 13, 3>' 
completely with a factor of 3

INFO: [HLS 214-186] Unrolling loop 'CONV_KW' in function 'hls_cnn::conv2d<16, 32, 13, 13, 3>' 
completely with a factor of 3
```

**å±•å¼€è§„æ¨¡**:
- Conv2: 16 (è¾“å…¥é€šé“) Ã— 3 (kernel H) Ã— 3 (kernel W) = **144 ä¸ªå¹¶è¡Œæ“ä½œ**
- Conv1: 1 Ã— 3 Ã— 3 = 9 ä¸ªå¹¶è¡Œæ“ä½œ

**èµ„æºå½±å“**:
- æ¯ä¸ªæ“ä½œéœ€è¦ 1 ä¸ªä¹˜æ³•å™¨ + 1 ä¸ªåŠ æ³•å™¨
- Conv2: **144 ä¸ª MAC** (ä¹˜åŠ å™¨)
- Conv1: **9 ä¸ª MAC**
- **æ€»è®¡**: ~153 ä¸ª MACï¼Œä½† Zynq-7020 åªæœ‰ **220 ä¸ª DSP**

---

### 5. æ•°ç»„è‡ªåŠ¨æ¨æ–­åˆ†å‰²

```log
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'uut_top::conv2_w'
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=3' for array 'uut_top::conv2_w'
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=4' for array 'uut_top::conv2_w'
```

**é—®é¢˜**: HLS ä¸ºäº†è¾¾åˆ° Pipeline II=1ï¼Œè‡ªåŠ¨æ¨æ–­éœ€è¦å®Œå…¨åˆ†å‰²æƒé‡æ•°ç»„çš„å¤šä¸ªç»´åº¦

**conv2_weights**: `[32][16][3][3]` = 4,608 ä¸ªå…ƒç´ 
- å®Œå…¨åˆ†å‰² dim 2, 3, 4 æ„å‘³ç€: 32 Ã— **å®Œå…¨åˆ†å‰²** = **4,608 ä¸ªç‹¬ç«‹å¯„å­˜å™¨/BRAM**

---

### 6. ç»¼åˆæ€§èƒ½è¯„ä¼°

```log
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 91.33 MHz
```

**å…³é”®é—®é¢˜**:
- âŒ **æ‰€æœ‰å¾ªç¯çº¦æŸéƒ½æœªæ»¡è¶³**
- âŒ **æœ€å¤§é¢‘ç‡ä»… 91.33 MHz** (ç›®æ ‡ 100 MHz)

---

## ğŸ“Š èµ„æºå ç”¨ä¼°ç®—

åŸºäºæ—¥å¿—ä¸­çš„ä¿¡æ¯ï¼Œé¢„ä¼°èµ„æºå ç”¨ï¼š

### å­˜å‚¨èµ„æº (BRAM)

ä»æ—¥å¿—ä¸­çœ‹åˆ°å®ä¾‹åŒ–çš„ BRAM:
```log
INFO: [RTMG 210-278] Implementing memory 'cnn_inference...conv1_out' using auto RAMs
INFO: [RTMG 210-278] Implementing memory 'cnn_inference...pool1_out' using auto RAMs  
INFO: [RTMG 210-278] Implementing memory 'cnn_inference...conv2_out' using auto RAMs
INFO: [RTMG 210-278] Implementing memory 'cnn_inference...pool2_out' using auto RAMs
INFO: [RTMG 210-278] Implementing memory 'conv1_w' using auto RAMs
INFO: [RTMG 210-278] Implementing memory 'conv2_w' using auto RAMs
```

**ä¼°ç®—**:
- `conv1_out`: 16Ã—26Ã—26 = 10,816 floats â†’ ~22 BRAM (cyclic factor=4 â†’ å¤šBank)
- `pool1_out`: 16Ã—13Ã—13 = 2,704 floats â†’ ~6 BRAM (cyclic factor=4, 3, 3)
- `conv2_out`: 32Ã—11Ã—11 = 3,872 floats â†’ ~8 BRAM (cyclic factor=4)
- `pool2_out`: 32Ã—5Ã—5 = 800 floats â†’ ~2 BRAM
- `conv1_w`: 16Ã—1Ã—3Ã—3 = 144 floats â†’ 4 BRAM (å®Œå…¨åˆ†å‰²)
- `conv2_w`: 32Ã—16Ã—3Ã—3 = 4,608 floats â†’ 30-40 BRAM (å®Œå…¨åˆ†å‰² 3ä¸ªç»´åº¦)
- æƒé‡ç¼“å­˜ (uut_top): ~20 BRAM
- å…¶ä»–ä¸´æ—¶æ•°ç»„: ~10 BRAM

**æ€»è®¡**: ~100-110 BRAM

### è®¡ç®—èµ„æº (DSP48)

ä»æ—¥å¿—æ¨æ–­:
```log
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 9 instance(s).
```

**å®ä¾‹åŒ–çš„æµ®ç‚¹ä¹˜æ³•å™¨**:
- é¡¶å±‚æ¨¡å—: 9 ä¸ª `fmul` (32ä½æµ®ç‚¹ä¹˜æ³•å™¨)
- Conv1 å±•å¼€: 9 ä¸ª MAC â†’ ~9 DSP
- Conv2 å±•å¼€: 144 ä¸ª MAC â†’ **~144 DSP**
- FC1: éƒ¨åˆ†å¹¶è¡Œ â†’ ~8-16 DSP
- FC2: éƒ¨åˆ†å¹¶è¡Œ â†’ ~4-8 DSP

**æ€»è®¡**: ~170-180 DSP48 (Zynq-7020 æœ‰ 220 ä¸ª)

**å ç”¨ç‡**: **~77-82%** âš ï¸ æ¥è¿‘ä¸Šé™

### é€»è¾‘èµ„æº (LUT/FF)

åŸºäº 26,380 æ¡æŒ‡ä»¤å’Œå¤§é‡æ•°ç»„åˆ†å‰²ï¼Œä¼°ç®—ï¼š

- **LUT**: ~45,000-50,000  
  - Zynq-7020: 53,200
  - **å ç”¨ç‡**: **~85-94%** ğŸ”´ ä¸¥é‡è¶…æ ‡

- **FF**: ~70,000-80,000
  - Zynq-7020: 106,400
  - **å ç”¨ç‡**: **~66-75%** ğŸ”´ è¶…æ ‡

---

## ğŸ” æ ¹å› åˆ†æ

### æ ¹å›  1: Pipeline ä½ç½®å¯¼è‡´çš„è¿‡åº¦å±•å¼€

**é—®é¢˜ä»£ç ** (`hls_cnn.h` è¡Œ 83-91):

```cpp
CONV_OUT_W:
for (int ow = 0; ow < OUT_W; ow++) {
  #pragma HLS PIPELINE II=1  // âŒ åœ¨æ­¤å¤„ Pipeline
  
  CONV_IN_CH:
  for (int ic = 0; ic < IN_CH; ic++) {  // è¢«å¼ºåˆ¶å®Œå…¨å±•å¼€
    CONV_KH:
    for (int kh = 0; kh < KERNEL_SIZE; kh++) {  // è¢«å¼ºåˆ¶å®Œå…¨å±•å¼€
      CONV_KW:
      for (int kw = 0; kw < KERNEL_SIZE; kw++) {  // è¢«å¼ºåˆ¶å®Œå…¨å±•å¼€
        sum += input[ic][ih][iw] * weights[oc][ic][kh][kw];
      }
    }
  }
}
```

**HLS è¡Œä¸º**:
1. çœ‹åˆ° `#pragma HLS PIPELINE II=1` åœ¨ `CONV_OUT_W` å¾ªç¯
2. ä¸ºäº†è¾¾åˆ° II=1ï¼Œå¿…é¡»åœ¨æ¯ä¸ªæ—¶é’Ÿå‘¨æœŸå®Œæˆä¸€ä¸ª `ow` çš„è¿­ä»£
3. è¿™æ„å‘³ç€æ‰€æœ‰å†…å±‚å¾ªç¯ (`ic`, `kh`, `kw`) å¿…é¡»å®Œå…¨å±•å¼€
4. ç»“æœ: **16 Ã— 3 Ã— 3 = 144 ä¸ªå¹¶è¡Œ MAC**

---

### æ ¹å›  2: æ•°ç»„åˆ†å‰²è¿‡åº¦

**é—®é¢˜ä»£ç ** (`hls_cnn.cpp` è¡Œ 75-84):

```cpp
static data_t conv1_out[CONV1_OUT_CH][POOL1_IMG_SIZE][POOL1_IMG_SIZE];
#pragma HLS ARRAY_PARTITION variable=conv1_out dim=1 cyclic factor=4

static data_t pool1_out[CONV1_OUT_CH][CONV2_IMG_SIZE][CONV2_IMG_SIZE];
#pragma HLS ARRAY_PARTITION variable=pool1_out dim=1 cyclic factor=4
```

**é—®é¢˜**:
1. æ‰‹åŠ¨æŒ‡å®š `cyclic factor=4` åœ¨ dim 1
2. HLS åˆæ¨æ–­å‡ºéœ€è¦ `cyclic factor=3` åœ¨ dim 2 å’Œ dim 3 (ä¸ºäº† Pipeline)
3. æ€»åˆ†å‰²: 4 Ã— 3 Ã— 3 = **36 ä¸ª BRAM Bank**

**å¸¦æ¥çš„é—®é¢˜**:
- å¤§é‡è·¯ç”±èµ„æºæ¶ˆè€—
- å†…å­˜ç«¯å£å†²çªå¯¼è‡´ II è¿ä¾‹
- LUT ç”¨äºåœ°å€ç”Ÿæˆé€»è¾‘æš´å¢

---

### æ ¹å›  3: æµ®ç‚¹ä¹˜æ³•å™¨é…ç½®

```tcl
config_op fmul -impl maxdsp -latency 2
```

**é—®é¢˜**:
- ä½¿ç”¨ `maxdsp` æ¨¡å¼ â†’ å°½å¯èƒ½å¤šåœ°ä½¿ç”¨ DSP
- ä½†å»¶è¿Ÿè®¾ç½®ä¸º 2 å‘¨æœŸä¸å¤Ÿ â†’ å®é™…éœ€è¦ 3 å‘¨æœŸ
- å¯¼è‡´æ—¶åºè¿ä¾‹

**æ—¥å¿—è¯æ®**:
```log
WARNING: [HLS 200-1015] Estimated delay (10.319ns) of 'fmul' operation exceeds 
the target cycle time (effective cycle time: 7.300ns)
```

---

## âœ… ä¼˜åŒ–æ–¹æ¡ˆ

### ä¼˜åŒ– 1: é‡æ„ Pipeline ä½ç½® (ç«‹å³æ‰§è¡Œ)

**ç›®æ ‡**: å‡å°‘å¾ªç¯å±•å¼€è§„æ¨¡

**ä¿®æ”¹ `src/hls_cnn.h`** (ç¬¬ 74-110 è¡Œ):

```cpp
// âŒ å½“å‰ä»£ç 
CONV_OUT_CH:
for (int oc = 0; oc < OUT_CH; oc++) {
  CONV_OUT_H:
  for (int oh = 0; oh < OUT_H; oh++) {
    CONV_OUT_W:
    for (int ow = 0; ow < OUT_W; ow++) {
      #pragma HLS PIPELINE II=1  // âŒ å¯¼è‡´å†…å±‚å…¨éƒ¨å±•å¼€
      
      CONV_IN_CH:
      for (int ic = 0; ic < IN_CH; ic++) {
        CONV_KH:
        for (int kh = 0; kh < KERNEL_SIZE; kh++) {
          CONV_KW:
          for (int kw = 0; kw < KERNEL_SIZE; kw++) {
            sum += input[ic][ih][iw] * weights[oc][ic][kh][kw];
          }
        }
      }
      output[oc][oh][ow] = relu(sum);
    }
  }
}

// âœ… ä¼˜åŒ–åä»£ç 
CONV_OUT_CH:
for (int oc = 0; oc < OUT_CH; oc++) {
  CONV_OUT_H:
  for (int oh = 0; oh < OUT_H; oh++) {
    CONV_OUT_W:
    for (int ow = 0; ow < OUT_W; ow++) {
      // âœ… ç§»é™¤æ­¤å¤„çš„ Pipeline
      
      acc_t sum = bias[oc];
      
      CONV_IN_CH:
      for (int ic = 0; ic < IN_CH; ic++) {
        #pragma HLS UNROLL factor=4  // âœ… ä»…éƒ¨åˆ†å±•å¼€
        #pragma HLS PIPELINE II=1     // âœ… Pipeline åœ¨æ­¤å¤„
        
        CONV_KH:
        for (int kh = 0; kh < KERNEL_SIZE; kh++) {
          CONV_KW:
          for (int kw = 0; kw < KERNEL_SIZE; kw++) {
            int ih = oh + kh;
            int iw = ow + kw;
            sum += input[ic][ih][iw] * weights[oc][ic][kh][kw];
          }
        }
      }
      output[oc][oh][ow] = relu(sum);
    }
  }
}
```

**é¢„æœŸæ”¹å–„**:
- å±•å¼€å› å­: 144 â†’ **4 Ã— 3 Ã— 3 = 36** (å‡å°‘ 75%)
- DSP ä½¿ç”¨: 144 â†’ **36** (å‡å°‘ 75%)
- LUT ä½¿ç”¨: -60%

---

### ä¼˜åŒ– 2: ç§»é™¤è¿‡åº¦æ•°ç»„åˆ†å‰² (ç«‹å³æ‰§è¡Œ)

**ä¿®æ”¹ `src/hls_cnn.cpp`** (ç¬¬ 73-88 è¡Œ):

```cpp
// âŒ å½“å‰ä»£ç 
static data_t conv1_out[CONV1_OUT_CH][POOL1_IMG_SIZE][POOL1_IMG_SIZE];
#pragma HLS ARRAY_PARTITION variable=conv1_out dim=1 cyclic factor=4

static data_t pool1_out[CONV1_OUT_CH][CONV2_IMG_SIZE][CONV2_IMG_SIZE];
#pragma HLS ARRAY_PARTITION variable=pool1_out dim=1 cyclic factor=4

// âœ… ä¼˜åŒ–åä»£ç 
static data_t conv1_out[CONV1_OUT_CH][POOL1_IMG_SIZE][POOL1_IMG_SIZE];
#pragma HLS BIND_STORAGE variable=conv1_out type=ram_2p impl=bram
// âœ… ç§»é™¤ cyclic partitionï¼Œä½¿ç”¨ BRAM åŒç«¯å£

static data_t pool1_out[CONV1_OUT_CH][CONV2_IMG_SIZE][CONV2_IMG_SIZE];
#pragma HLS BIND_STORAGE variable=pool1_out type=ram_2p impl=bram
// âœ… ç§»é™¤ cyclic partition
```

**é¢„æœŸæ”¹å–„**:
- BRAM Bank: 36 â†’ **4-6** (å‡å°‘ 83%)
- è·¯ç”±èµ„æº: -70%
- LUT ä½¿ç”¨: -30%

---

### ä¼˜åŒ– 3: è°ƒæ•´æµ®ç‚¹è¿ç®—é…ç½® (ç«‹å³æ‰§è¡Œ)

**ä¿®æ”¹ `tests/hw/hls_config.tcl`** (ç¬¬ 14-16 è¡Œ):

```tcl
# âŒ å½“å‰é…ç½®
config_op fmul -impl maxdsp -latency 2

# âœ… ä¼˜åŒ–é…ç½® (é€‰é¡¹ A: å¢åŠ å»¶è¿Ÿ)
config_op fmul -impl maxdsp -latency 3

# âœ… ä¼˜åŒ–é…ç½® (é€‰é¡¹ B: å‡å°‘ DSP ä½¿ç”¨)
config_op fmul -impl meddsp -latency 3
```

**é¢„æœŸæ”¹å–„**:
- æ—¶åºè¿ä¾‹: è§£å†³ âœ…
- Fmax: 91.33 MHz â†’ **~100 MHz**

---

### ä¼˜åŒ– 4: æ”¾å®½æ—¶é’Ÿå‘¨æœŸ (ä¸´æ—¶æ–¹æ¡ˆ)

**ä¿®æ”¹ `tests/hw/run_hls.tcl`** (ç¬¬ 32 è¡Œ):

```tcl
# âŒ å½“å‰é…ç½®
create_clock -period 10

# âœ… ä¸´æ—¶æ”¾å®½æ—¶é’Ÿ
create_clock -period 12  # 83.33 MHz
```

**é¢„æœŸæ”¹å–„**:
- æ—¶åºè¿ä¾‹: è§£å†³ âœ…
- ä½†é™ä½æ€§èƒ½ (100 MHz â†’ 83 MHz)

---

## ğŸš€ å¿«é€Ÿå®æ–½æ­¥éª¤

### æ­¥éª¤ 1: å¤‡ä»½å½“å‰ä»£ç 

```bash
cd /home/fermata/Development/FPGA/Vitis/2025-fpga-comp-prj/hls_cnn
mkdir -p backup_$(date +%Y%m%d_%H%M%S)
cp -r src backup_$(date +%Y%m%d_%H%M%S)/
cp -r tests/hw backup_$(date +%Y%m%d_%H%M%S)/
```

### æ­¥éª¤ 2: åº”ç”¨ä¼˜åŒ– 1 (Pipeline é‡æ„)

åˆ›å»ºä¼˜åŒ–ç‰ˆæœ¬çš„å·ç§¯å‡½æ•°ï¼š

```bash
cat > src/hls_cnn_opt.h << 'EOF'
// ä»…åŒ…å«ä¼˜åŒ–åçš„ conv2d å‡½æ•°
template <int IN_CH, int OUT_CH, int IMG_H, int IMG_W, int KERNEL_SIZE>
void conv2d_opt(
    data_t input[IN_CH][IMG_H][IMG_W],
    weight_t weights[OUT_CH][IN_CH][KERNEL_SIZE][KERNEL_SIZE],
    weight_t bias[OUT_CH],
    data_t output[OUT_CH][IMG_H - KERNEL_SIZE + 1][IMG_W - KERNEL_SIZE + 1]) {
    
#pragma HLS INLINE off

  const int OUT_H = IMG_H - KERNEL_SIZE + 1;
  const int OUT_W = IMG_W - KERNEL_SIZE + 1;

CONV_OUT_CH:
  for (int oc = 0; oc < OUT_CH; oc++) {
  CONV_OUT_H:
    for (int oh = 0; oh < OUT_H; oh++) {
    CONV_OUT_W:
      for (int ow = 0; ow < OUT_W; ow++) {
        
        acc_t sum = bias[oc];
        
      CONV_IN_CH:
        for (int ic = 0; ic < IN_CH; ic++) {
          #pragma HLS UNROLL factor=4
          #pragma HLS PIPELINE II=1
          
        CONV_KH:
          for (int kh = 0; kh < KERNEL_SIZE; kh++) {
          CONV_KW:
            for (int kw = 0; kw < KERNEL_SIZE; kw++) {
              int ih = oh + kh;
              int iw = ow + kw;
              sum += input[ic][ih][iw] * weights[oc][ic][kh][kw];
            }
          }
        }
        output[oc][oh][ow] = relu(sum);
      }
    }
  }
}
EOF
```

### æ­¥éª¤ 3: åº”ç”¨ä¼˜åŒ– 2 (æ•°ç»„åˆ†å‰²)

ç¼–è¾‘ `src/hls_cnn.cpp`ï¼Œæ›¿æ¢æ•°ç»„å£°æ˜ã€‚

### æ­¥éª¤ 4: åº”ç”¨ä¼˜åŒ– 3 (æµ®ç‚¹é…ç½®)

ç¼–è¾‘ `tests/hw/hls_config.tcl`:

```bash
sed -i 's/config_op fmul -impl maxdsp -latency 2/config_op fmul -impl maxdsp -latency 3/' tests/hw/hls_config.tcl
```

### æ­¥éª¤ 5: é‡æ–°ç»¼åˆ

```bash
cd tests/hw
rm -rf hls_cnn.prj
vitis_hls -f run_hls.tcl > logs/hls_run_optimized.log 2>&1
```

### æ­¥éª¤ 6: å¯¹æ¯”ç»“æœ

```bash
# æŸ¥çœ‹ä¼˜åŒ–åçš„èµ„æºæŠ¥å‘Š
cat hls_cnn.prj/sol/syn/report/uut_top_csynth.rpt | grep -A 30 "Utilization"

# å¯¹æ¯”æŒ‡ä»¤æ•°
grep "instructions in the design" logs/hls_run_optimized.log
```

---

## ğŸ“ˆ é¢„æœŸä¼˜åŒ–æ•ˆæœ

| æŒ‡æ ‡ | ä¼˜åŒ–å‰ | ä¼˜åŒ–å | æ”¹å–„ |
|------|--------|--------|------|
| **æŒ‡ä»¤æ•°** | 26,380 | ~3,500 | âœ… -87% |
| **LUT** | 45-50K | 12-15K | âœ… -70% |
| **FF** | 70-80K | 18-22K | âœ… -73% |
| **DSP** | 170-180 | 40-50 | âœ… -76% |
| **BRAM** | 100-110 | 90-100 | âœ… -10% |
| **Fmax** | 91.33 MHz | ~100 MHz | âœ… +9.5% |
| **II è¿ä¾‹** | æ˜¯ | å¦ | âœ… è§£å†³ |
| **å»¶è¿Ÿ** | ~20 ms | ~40 ms | âš ï¸ +100% |

**æƒè¡¡**: å»¶è¿Ÿå¢åŠ ä¸€å€ï¼Œä½†èµ„æºå‡å°‘ 70%+ï¼Œå¯åœ¨ Zynq-7020 å®ç°ã€‚

---

## ğŸ“š ç›¸å…³æ–‡æ¡£

- [ARCHITECTURE_ANALYSIS.md](../claude-doc/ARCHITECTURE_ANALYSIS.md) - è¯¦ç»†æ¶æ„å¯¹æ¯”
- [RESOURCE_COMPARISON.md](../claude-doc/RESOURCE_COMPARISON.md) - èµ„æºå¯¹æ¯”é€ŸæŸ¥è¡¨
- [OPTIMIZATION_SUMMARY.md](../claude-doc/OPTIMIZATION_SUMMARY.md) - ä¼˜åŒ–æ€»ç»“
- [QUICK_OPTIMIZATION.sh](../claude-doc/QUICK_OPTIMIZATION.sh) - ä¸€é”®ä¼˜åŒ–è„šæœ¬

---

**æœ€åæ›´æ–°**: 2025-10-04  
**åˆ†æäºº**: GitHub Copilot  
**çŠ¶æ€**: âœ… åˆ†æå®Œæˆï¼Œä¼˜åŒ–æ–¹æ¡ˆå·²æä¾›
