
                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

               Version S-2021.06-SP4 for linux64 - Nov 23, 2021 

                    Copyright (c) 1988 - 2021 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)
Initializing...
source .synopsys_dc.setup
dw_foundation.sldb
analyze -f vhdl -lib WORK ../src/clk_gen.vhd
Running PRESTO HDLC
Compiling Entity Declaration CLK_GEN
Compiling Architecture BEH of CLK_GEN
Presto compilation completed successfully.
Loading db file '/eda/dk/nangate45/synopsys/NangateOpenCellLibrary_typical_ecsm_nowlm.db'
Loading db file '/eda/synopsys/2021-22/RHELx86/SYN_2021.06-SP4/libraries/syn/dw_foundation.sldb'
1
analyze -f vhdl -lib WORK ../src/data_maker_new.vhd
Running PRESTO HDLC
Compiling Entity Declaration DATA_MAKER_NEW
Compiling Architecture BEH of DATA_MAKER_NEW
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK ../src/data_sink.vhd
Running PRESTO HDLC
Compiling Entity Declaration DATA_SINK
Compiling Architecture BEH of DATA_SINK
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK ../src/register.vhd
Running PRESTO HDLC
Compiling Entity Declaration REG
Compiling Architecture BEHAVIORAL of REG
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK ../src/register_valid.vhd
Running PRESTO HDLC
Compiling Entity Declaration REG_VALID
Compiling Architecture BEHAVIORAL of REG_VALID
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK ../src/myfir.vhd
Running PRESTO HDLC
Compiling Entity Declaration MYFIR
Compiling Architecture BEHAVIOURAL of MYFIR
Presto compilation completed successfully.
1
set power_preserve_rtl_hier_names true
true
elaborate myfir -arch behavioural -lib WORK > ./elaborate.txt
uniquify
Information: Uniquified 23 instances of design 'reg'. (OPT-1056)
Information: Uniquified 2 instances of design 'reg_valid'. (OPT-1056)
1
link

  Linking design 'myfir'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (26 designs)              /home/isa12_2022_2023/Desktop/lab1/syn/myfir.db, etc
  NangateOpenCellLibrary (library) /eda/dk/nangate45/synopsys/NangateOpenCellLibrary_typical_ecsm_nowlm.db
  dw_foundation.sldb (library) /eda/synopsys/2021-22/RHELx86/SYN_2021.06-SP4/libraries/syn/dw_foundation.sldb

1
create_clock -name MY_CLK -period 9.48 CLK
1
set_dont_touch_network MY_CLK
1
set_clock_uncertainty 0.07 [get_clocks MY_CLK]
1
set_input_delay 0.5 -max -clock MY_CLK [remove_from_collection [all_inputs] CLK]
1
set_output_delay 0.5 -max -clock MY_CLK [all_outputs]
1
set OLOAD [load_of NangateOpenCellLibrary/BUF_X4/A]
3.40189
set_load $OLOAD [all_outputs]
1
compile
Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | S-2021.06-DWBB_202106.4 |     *     |
| Licensed DW Building Blocks        | S-2021.06-DWBB_202106.4 |     *     |
============================================================================

============================================================================
| Flow Information                                                         |
----------------------------------------------------------------------------
| Flow         | Design Compiler                                           |
============================================================================
| Design Information                                      | Value          |
============================================================================
| Number of Scenarios                                     | 0              |
| Leaf Cell Count                                         | 278            |
| Number of User Hierarchies                              | 25             |
| Sequential Cell Count                                   | 232            |
| Macro Count                                             | 0              |
| Number of Power Domains                                 | 0              |
| Design with UPF Data                                    | false          |
============================================================================

Information: There are 5 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'reg_valid_0'
  Processing 'reg_0'
  Processing 'myfir'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Building model 'DW01_NAND2'
  Processing 'DW01_NAND2'
  Building model 'DW01_add_width8' (rpl)
  Processing 'DW01_add_width8'
  Processing 'myfir_DW01_add_0'
  Processing 'myfir_DW01_add_1'
  Processing 'myfir_DW01_add_2'
  Processing 'myfir_DW01_add_3'
  Mapping 'myfir_DW_mult_tc_0'
  Processing 'myfir_DW01_add_4'
  Processing 'myfir_DW01_add_5'
  Processing 'myfir_DW01_add_6'
  Mapping 'myfir_DW_mult_tc_1'
  Processing 'myfir_DW01_add_7'
  Mapping 'myfir_DW_mult_tc_2'
  Mapping 'myfir_DW_mult_tc_3'
  Processing 'myfir_DW01_add_8'
  Mapping 'myfir_DW_mult_tc_4'
  Mapping 'myfir_DW_mult_tc_5'
  Mapping 'myfir_DW_mult_tc_6'
  Processing 'myfir_DW01_add_9'
  Mapping 'myfir_DW_mult_tc_7'
  Mapping 'myfir_DW_mult_tc_8'
  Mapping 'myfir_DW_mult_tc_9'
  Mapping 'myfir_DW_mult_tc_10'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:07    7381.5      0.00       0.0      30.7                          
    0:00:07    7381.5      0.00       0.0      30.7                          
    0:00:07    7381.5      0.00       0.0      30.7                          
    0:00:07    7381.5      0.00       0.0      30.7                          
    0:00:07    7381.5      0.00       0.0      30.7                          
    0:00:09    6118.0      0.00       0.0       0.0                          
    0:00:09    6112.7      0.00       0.0       0.0                          
    0:00:09    6112.7      0.00       0.0       0.0                          
    0:00:09    6112.7      0.00       0.0       0.0                          
    0:00:10    6112.7      0.00       0.0       0.0                          
    0:00:10    6112.7      0.00       0.0       0.0                          
    0:00:10    6112.7      0.00       0.0       0.0                          
    0:00:10    6112.7      0.00       0.0       0.0                          
    0:00:10    6112.7      0.00       0.0       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:10    6112.7      0.00       0.0       0.0                          
    0:00:10    6112.7      0.00       0.0       0.0                          
    0:00:10    6112.7      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:10    6112.7      0.00       0.0       0.0                          
    0:00:10    6112.7      0.00       0.0       0.0                          
    0:00:10    6112.1      0.00       0.0       0.0                          
    0:00:10    6112.1      0.00       0.0       0.0                          
    0:00:10    6112.1      0.00       0.0       0.0                          
    0:00:10    6112.1      0.00       0.0       0.0                          
    0:00:10    6112.1      0.00       0.0       0.0                          
    0:00:10    6112.1      0.00       0.0       0.0                          
    0:00:10    6112.1      0.00       0.0       0.0                          
    0:00:10    6112.1      0.00       0.0       0.0                          
    0:00:10    6112.1      0.00       0.0       0.0                          
    0:00:10    6112.1      0.00       0.0       0.0                          
Loading db file '/eda/dk/nangate45/synopsys/NangateOpenCellLibrary_typical_ecsm_nowlm.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
1
report_timing > timing_9.48min_ns.txt
report_area > area_9.48min_ns.txt
ungroup -all -flatten
Warning: Design 'myfir' inherited license information from design 'myfir_DW_mult_tc_10'. (DDB-74)
Information: Added key list 'DesignWare' to design 'myfir'. (DDB-72)
1
change_names -hierarchy -rules verilog
Warning: The specified replacement character (_) is conflicting with the specified allowed or restricted character.   (UCN-4)
1
write_sdf ../netlist/myfir.sdf
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/isa12_2022_2023/Desktop/lab1/netlist/myfir.sdf'. (WT-3)
1
write -f verilog -hierarchy -output ../netlist/myfir237.v
Writing verilog file '/home/isa12_2022_2023/Desktop/lab1/netlist/myfir237.v'.
1
write_sdc ../netlist/myfir.sdc
1
quit

Memory usage for this session 195 Mbytes.
Memory usage for this session including child processes 195 Mbytes.
CPU usage for this session 22 seconds ( 0.01 hours ).
Elapsed time for this session 25 seconds ( 0.01 hours ).

Thank you...
