Fitter report for top
Fri Jun 25 00:48:00 2021
Quartus Prime Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Fitter Netlist Optimizations
  6. Ignored Assignments
  7. Incremental Compilation Preservation Summary
  8. Incremental Compilation Partition Settings
  9. Incremental Compilation Placement Preservation
 10. Pin-Out File
 11. Fitter Resource Usage Summary
 12. Fitter Partition Statistics
 13. Input Pins
 14. Output Pins
 15. Bidir Pins
 16. I/O Bank Usage
 17. All Package Pins
 18. DLL Summary
 19. Optimized GXB Elements
 20. I/O Assignment Warnings
 21. PLL Usage Summary
 22. Fitter Resource Utilization by Entity
 23. Delay Chain Summary
 24. Pad To Core Delay Chain Fanout
 25. Control Signals
 26. Global & Other Fast Signals
 27. Non-Global High Fan-Out Signals
 28. Fitter RAM Summary
 29. Routing Usage Summary
 30. I/O Rules Summary
 31. I/O Rules Details
 32. I/O Rules Matrix
 33. Fitter Device Options
 34. Operating Settings and Conditions
 35. Estimated Delay Added for Hold Timing Summary
 36. Estimated Delay Added for Hold Timing Details
 37. Fitter Messages
 38. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2019  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------+
; Fitter Summary                                                                ;
+---------------------------------+---------------------------------------------+
; Fitter Status                   ; Successful - Fri Jun 25 00:48:00 2021       ;
; Quartus Prime Version           ; 18.1.1 Build 646 04/11/2019 SJ Lite Edition ;
; Revision Name                   ; top                                         ;
; Top-level Entity Name           ; top                                         ;
; Family                          ; Cyclone V                                   ;
; Device                          ; 5CGXFC5C6F27C7                              ;
; Timing Models                   ; Final                                       ;
; Logic utilization (in ALMs)     ; 1,747 / 29,080 ( 6 % )                      ;
; Total registers                 ; 2148                                        ;
; Total pins                      ; 75 / 364 ( 21 % )                           ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 116,736 / 4,567,040 ( 3 % )                 ;
; Total RAM Blocks                ; 18 / 446 ( 4 % )                            ;
; Total DSP Blocks                ; 0 / 150 ( 0 % )                             ;
; Total HSSI RX PCSs              ; 0 / 6 ( 0 % )                               ;
; Total HSSI PMA RX Deserializers ; 0 / 6 ( 0 % )                               ;
; Total HSSI TX PCSs              ; 0 / 6 ( 0 % )                               ;
; Total HSSI PMA TX Serializers   ; 0 / 6 ( 0 % )                               ;
; Total PLLs                      ; 2 / 12 ( 17 % )                             ;
; Total DLLs                      ; 1 / 4 ( 25 % )                              ;
+---------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                    ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                             ; Setting                               ; Default Value                         ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                             ; 5CGXFC5C6F27C7                        ;                                       ;
; Minimum Core Junction Temperature                                  ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                  ; 85                                    ;                                       ;
; Use smart compilation                                              ; Off                                   ; Off                                   ;
; Enable parallel Assembler and Timing Analyzer during compilation   ; On                                    ; On                                    ;
; Enable compact report table                                        ; Off                                   ; Off                                   ;
; Router Timing Optimization Level                                   ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                  ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                        ; 1.0                                   ; 1.0                                   ;
; Device initialization clock source                                 ; INIT_INTOSC                           ; INIT_INTOSC                           ;
; Optimize Hold Timing                                               ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                       ; On                                    ; On                                    ;
; Auto RAM to MLAB Conversion                                        ; On                                    ; On                                    ;
; Equivalent RAM and MLAB Power Up                                   ; Auto                                  ; Auto                                  ;
; Equivalent RAM and MLAB Paused Read Capabilities                   ; Care                                  ; Care                                  ;
; Power Optimization During Fitting                                  ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                   ; Off                                   ; Off                                   ;
; Optimize Timing                                                    ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                           ; Off                                   ; Off                                   ;
; Regenerate Full Fit Report During ECO Compiles                     ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                         ; Normal                                ; Normal                                ;
; Final Placement Optimizations                                      ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                        ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                      ; 1                                     ; 1                                     ;
; Periphery to Core Placement and Routing Optimization               ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                              ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                          ; Off                                   ; Off                                   ;
; Auto Packed Registers                                              ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                  ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                       ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                              ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting     ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                       ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                          ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                             ; Off                                   ; Off                                   ;
; Fitter Effort                                                      ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                    ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                           ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                          ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                  ; On                                    ; On                                    ;
; Auto Global Register Control Signals                               ; On                                    ; On                                    ;
; Reserve all unused pins                                            ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                        ; Auto                                  ; Auto                                  ;
; Enable Beneficial Skew Optimization                                ; On                                    ; On                                    ;
; Optimize Design for Metastability                                  ; On                                    ; On                                    ;
; Active Serial clock source                                         ; FREQ_100MHz                           ; FREQ_100MHz                           ;
; Force Fitter to Avoid Periphery Placement Warnings                 ; Off                                   ; Off                                   ;
; Clamping Diode                                                     ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode   ; Off                                   ; Off                                   ;
; Advanced Physical Optimization                                     ; On                                    ; On                                    ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.20        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   7.6%      ;
;     Processor 3            ;   6.4%      ;
;     Processor 4            ;   6.1%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------+--------------------------+----------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+-----------------------+
; Node                                                                                                                                                                                                                                                               ; Action          ; Operation                                         ; Reason                     ; Node Port                ; Node Port Name ; Destination Node                                                                                                                                                                                                                                                   ; Destination Port         ; Destination Port Name ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------+--------------------------+----------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+-----------------------+
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_pll0:pll0|pll_afi_clk~CLKENA0                                                                                                                                                                                    ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                    ;                          ;                       ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_pll0:pll0|pll_avl_clk~CLKENA0                                                                                                                                                                                    ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                    ;                          ;                       ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_pll0:pll0|pll_config_clk~CLKENA0                                                                                                                                                                                 ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                    ;                          ;                       ;
; PLL:PLL_inst|PLL_0002:pll_inst|altera_pll:altera_pll_i|outclk_wire[0]~CLKENA0                                                                                                                                                                                      ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                    ;                          ;                       ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|altera_mem_if_oct_cyclonev:oct0|seriesterminationcontrol[0]                                                                                                                                                             ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; mem_ca[1]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; mem_ca[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; mem_ca[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; mem_ca[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; mem_ca[3]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; mem_ca[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; mem_ca[4]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; mem_ca[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; mem_ca[5]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; mem_ca[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; mem_ca[6]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; mem_ca[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; mem_ca[7]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; mem_ca[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; mem_ca[8]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; mem_ca[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; mem_ca[9]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; mem_ca[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; mem_ck[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; mem_ca[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; mem_ck_n[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                              ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; mem_ca[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; mem_cke[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                               ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; mem_cs_n[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                              ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; mem_ca[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; mem_dm[1]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; mem_dm[3]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; mem_dq[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; mem_dq[1]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; mem_dq[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; mem_dq[3]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; mem_dq[4]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; mem_dq[5]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; mem_dq[6]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; mem_dq[7]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; mem_dq[8]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; mem_dq[9]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; mem_dq[10]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                               ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; mem_dq[11]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                               ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; mem_dq[12]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                               ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; mem_dq[13]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                               ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; mem_dq[14]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                               ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; mem_dq[15]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                               ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; mem_dq[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                               ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; mem_dq[17]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                               ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; mem_dq[18]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                               ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; mem_dq[19]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                               ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; mem_dq[20]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                               ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; mem_dq[21]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                               ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; mem_dq[22]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                               ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; mem_dq[23]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                               ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; mem_dq[24]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                               ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; mem_dq[25]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                               ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; mem_dq[26]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                               ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; mem_dq[27]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                               ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; mem_dq[28]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                               ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; mem_dq[29]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                               ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; mem_dq[30]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                               ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; mem_dq[31]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                               ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; mem_dqs[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                               ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; mem_dqs[1]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                               ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; mem_dqs[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                               ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; mem_dqs[3]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                               ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; mem_dqs_n[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                             ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; mem_dqs_n[1]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                             ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; mem_dqs_n[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                             ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|LPDDR2_p0_acv_ldc:address_gen[0].acv_ac_ldc|leveled_dqs_clocks[0]                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|clock_gen[0].leveled_dqs_clocks[0]                                                   ; CLKOUT                   ;                       ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|LPDDR2_p0_acv_ldc:address_gen[0].acv_ac_ldc|phy_clk_dqs_2x                           ; Merged          ; Placement                                         ; Fitter Periphery Placement ; OUTCLK                   ;                ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_ldc:memphy_ldc|phy_clk_dqs_2x                                                                                                                              ; OUTCLK                   ;                       ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|LPDDR2_p0_acv_ldc:address_gen[1].acv_ac_ldc|adc_clk_cps                              ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|LPDDR2_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                              ; CLKOUT                   ;                       ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|LPDDR2_p0_acv_ldc:address_gen[1].acv_ac_ldc|leveled_dqs_clocks[0]                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|clock_gen[0].leveled_dqs_clocks[0]                                                   ; CLKOUT                   ;                       ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|LPDDR2_p0_acv_ldc:address_gen[1].acv_ac_ldc|phy_clk_dqs_2x                           ; Merged          ; Placement                                         ; Fitter Periphery Placement ; OUTCLK                   ;                ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_ldc:memphy_ldc|phy_clk_dqs_2x                                                                                                                              ; OUTCLK                   ;                       ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|LPDDR2_p0_acv_ldc:address_gen[2].acv_ac_ldc|adc_clk_cps                              ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|LPDDR2_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                              ; CLKOUT                   ;                       ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|LPDDR2_p0_acv_ldc:address_gen[2].acv_ac_ldc|leveled_dqs_clocks[0]                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|clock_gen[0].leveled_dqs_clocks[0]                                                   ; CLKOUT                   ;                       ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|LPDDR2_p0_acv_ldc:address_gen[2].acv_ac_ldc|phy_clk_dqs_2x                           ; Merged          ; Placement                                         ; Fitter Periphery Placement ; OUTCLK                   ;                ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_ldc:memphy_ldc|phy_clk_dqs_2x                                                                                                                              ; OUTCLK                   ;                       ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|LPDDR2_p0_acv_ldc:address_gen[3].acv_ac_ldc|adc_clk_cps                              ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|LPDDR2_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                              ; CLKOUT                   ;                       ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|LPDDR2_p0_acv_ldc:address_gen[3].acv_ac_ldc|leveled_dqs_clocks[0]                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|clock_gen[0].leveled_dqs_clocks[0]                                                   ; CLKOUT                   ;                       ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|LPDDR2_p0_acv_ldc:address_gen[3].acv_ac_ldc|phy_clk_dqs_2x                           ; Merged          ; Placement                                         ; Fitter Periphery Placement ; OUTCLK                   ;                ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_ldc:memphy_ldc|phy_clk_dqs_2x                                                                                                                              ; OUTCLK                   ;                       ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|LPDDR2_p0_acv_ldc:address_gen[4].acv_ac_ldc|adc_clk_cps                              ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|LPDDR2_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                              ; CLKOUT                   ;                       ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|LPDDR2_p0_acv_ldc:address_gen[4].acv_ac_ldc|leveled_dqs_clocks[0]                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|clock_gen[0].leveled_dqs_clocks[0]                                                   ; CLKOUT                   ;                       ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|LPDDR2_p0_acv_ldc:address_gen[4].acv_ac_ldc|phy_clk_dqs_2x                           ; Merged          ; Placement                                         ; Fitter Periphery Placement ; OUTCLK                   ;                ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_ldc:memphy_ldc|phy_clk_dqs_2x                                                                                                                              ; OUTCLK                   ;                       ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|LPDDR2_p0_acv_ldc:address_gen[5].acv_ac_ldc|adc_clk_cps                              ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|LPDDR2_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                              ; CLKOUT                   ;                       ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|LPDDR2_p0_acv_ldc:address_gen[5].acv_ac_ldc|leveled_dqs_clocks[0]                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|clock_gen[0].leveled_dqs_clocks[0]                                                   ; CLKOUT                   ;                       ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|LPDDR2_p0_acv_ldc:address_gen[5].acv_ac_ldc|phy_clk_dqs_2x                           ; Merged          ; Placement                                         ; Fitter Periphery Placement ; OUTCLK                   ;                ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_ldc:memphy_ldc|phy_clk_dqs_2x                                                                                                                              ; OUTCLK                   ;                       ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|LPDDR2_p0_acv_ldc:address_gen[6].acv_ac_ldc|adc_clk_cps                              ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|LPDDR2_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                              ; CLKOUT                   ;                       ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|LPDDR2_p0_acv_ldc:address_gen[6].acv_ac_ldc|leveled_dqs_clocks[0]                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|clock_gen[0].leveled_dqs_clocks[0]                                                   ; CLKOUT                   ;                       ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|LPDDR2_p0_acv_ldc:address_gen[6].acv_ac_ldc|phy_clk_dqs_2x                           ; Merged          ; Placement                                         ; Fitter Periphery Placement ; OUTCLK                   ;                ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_ldc:memphy_ldc|phy_clk_dqs_2x                                                                                                                              ; OUTCLK                   ;                       ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|LPDDR2_p0_acv_ldc:address_gen[7].acv_ac_ldc|adc_clk_cps                              ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|LPDDR2_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                              ; CLKOUT                   ;                       ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|LPDDR2_p0_acv_ldc:address_gen[7].acv_ac_ldc|leveled_dqs_clocks[0]                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|clock_gen[0].leveled_dqs_clocks[0]                                                   ; CLKOUT                   ;                       ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|LPDDR2_p0_acv_ldc:address_gen[7].acv_ac_ldc|phy_clk_dqs_2x                           ; Merged          ; Placement                                         ; Fitter Periphery Placement ; OUTCLK                   ;                ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_ldc:memphy_ldc|phy_clk_dqs_2x                                                                                                                              ; OUTCLK                   ;                       ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|LPDDR2_p0_acv_ldc:address_gen[8].acv_ac_ldc|leveled_dqs_clocks[0]                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|clock_gen[0].leveled_dqs_clocks[0]                                                   ; CLKOUT                   ;                       ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|LPDDR2_p0_acv_ldc:address_gen[8].acv_ac_ldc|phy_clk_dqs_2x                           ; Merged          ; Placement                                         ; Fitter Periphery Placement ; OUTCLK                   ;                ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_ldc:memphy_ldc|phy_clk_dqs_2x                                                                                                                              ; OUTCLK                   ;                       ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|LPDDR2_p0_acv_ldc:address_gen[9].acv_ac_ldc|adc_clk_cps                              ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|LPDDR2_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                              ; CLKOUT                   ;                       ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|LPDDR2_p0_acv_ldc:address_gen[9].acv_ac_ldc|leveled_dqs_clocks[0]                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|clock_gen[0].leveled_dqs_clocks[0]                                                   ; CLKOUT                   ;                       ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|LPDDR2_p0_acv_ldc:address_gen[9].acv_ac_ldc|phy_clk_dqs_2x                           ; Merged          ; Placement                                         ; Fitter Periphery Placement ; OUTCLK                   ;                ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_ldc:memphy_ldc|phy_clk_dqs_2x                                                                                                                              ; OUTCLK                   ;                       ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|LPDDR2_p0_acv_ldc:address_gen[13].acv_ac_ldc|adc_clk_cps                             ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|LPDDR2_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                              ; CLKOUT                   ;                       ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|LPDDR2_p0_acv_ldc:address_gen[13].acv_ac_ldc|leveled_dqs_clocks[0]                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|clock_gen[0].leveled_dqs_clocks[0]                                                   ; CLKOUT                   ;                       ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|LPDDR2_p0_acv_ldc:address_gen[13].acv_ac_ldc|phy_clk_dqs_2x                          ; Merged          ; Placement                                         ; Fitter Periphery Placement ; OUTCLK                   ;                ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_ldc:memphy_ldc|phy_clk_dqs_2x                                                                                                                              ; OUTCLK                   ;                       ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|LPDDR2_p0_acv_ldc:address_gen[14].acv_ac_ldc|leveled_dqs_clocks[0]                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|leveled_dqs_clocks[0] ; CLKOUT                   ;                       ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|LPDDR2_p0_acv_ldc:address_gen[14].acv_ac_ldc|phy_clk_dqs_2x                          ; Merged          ; Placement                                         ; Fitter Periphery Placement ; OUTCLK                   ;                ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_ldc:memphy_ldc|phy_clk_dqs_2x                                                                                                                              ; OUTCLK                   ;                       ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|clock_gen[0].phy_clk_out[0]                                                          ; Merged          ; Placement                                         ; Fitter Periphery Placement ; OUTCLK                   ;                ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_ldc:memphy_ldc|phy_clk_dqs_2x                                                                                                                              ; OUTCLK                   ;                       ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|phy_clk_dqs_2x        ; Merged          ; Placement                                         ; Fitter Periphery Placement ; OUTCLK                   ;                ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_ldc:memphy_ldc|phy_clk_dqs_2x                                                                                                                              ; OUTCLK                   ;                       ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|leveled_dq_clocks[0]  ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|leveled_dq_clocks[0]  ; CLKOUT                   ;                       ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|leveled_dqs_clocks[0] ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|leveled_dqs_clocks[0] ; CLKOUT                   ;                       ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|leveled_hr_clocks[0]  ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|leveled_hr_clocks[0]  ; CLKOUT                   ;                       ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|phy_clk_dqs_2x        ; Merged          ; Placement                                         ; Fitter Periphery Placement ; OUTCLK                   ;                ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_ldc:memphy_ldc|phy_clk_dqs_2x                                                                                                                              ; OUTCLK                   ;                       ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|leveled_dq_clocks[0]  ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|leveled_dq_clocks[0]  ; CLKOUT                   ;                       ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|leveled_dqs_clocks[0] ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|leveled_dqs_clocks[0] ; CLKOUT                   ;                       ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|leveled_hr_clocks[0]  ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|leveled_hr_clocks[0]  ; CLKOUT                   ;                       ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|phy_clk_dqs_2x        ; Merged          ; Placement                                         ; Fitter Periphery Placement ; OUTCLK                   ;                ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_ldc:memphy_ldc|phy_clk_dqs_2x                                                                                                                              ; OUTCLK                   ;                       ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|leveled_dqs_clocks[0] ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                       ; CLKOUT                   ;                       ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|leveled_hr_clocks[0]  ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_ldc:memphy_ldc|leveled_hr_clocks[0]                                                                                                                        ; CLKOUT                   ;                       ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|phy_clk_dqs_2x        ; Merged          ; Placement                                         ; Fitter Periphery Placement ; OUTCLK                   ;                ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_ldc:memphy_ldc|phy_clk_dqs_2x                                                                                                                              ; OUTCLK                   ;                       ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_pll0:pll0|pll_avl_phy_clk                                                                                                                                                                                        ; Merged          ; Placement                                         ; Fitter Periphery Placement ; DIVCLK                   ;                ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_pll0:pll0|pll_avl_clk                                                                                                                                                                                            ; DIVCLK                   ;                       ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_pll0:pll0|pll_mem_phy_clk                                                                                                                                                                                        ; Merged          ; Placement                                         ; Fitter Periphery Placement ; DIVCLK                   ;                ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_pll0:pll0|pll_afi_clk                                                                                                                                                                                            ; DIVCLK                   ;                       ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[0]                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[0]                                                                                  ; PORTBDATAOUT             ;                       ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[1]                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[1]                                                                                  ; PORTBDATAOUT             ;                       ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[2]                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[2]                                                                                  ; PORTBDATAOUT             ;                       ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[3]                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[3]                                                                                  ; PORTBDATAOUT             ;                       ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[4]                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[4]                                                                                  ; PORTBDATAOUT             ;                       ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[5]                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[5]                                                                                  ; PORTBDATAOUT             ;                       ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[6]                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[6]                                                                                  ; PORTBDATAOUT             ;                       ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[7]                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[7]                                                                                  ; PORTBDATAOUT             ;                       ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[8]                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[8]                                                                                  ; PORTBDATAOUT             ;                       ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[9]                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[9]                                                                                  ; PORTBDATAOUT             ;                       ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[10]                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[10]                                                                                 ; PORTBDATAOUT             ;                       ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[11]                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[11]                                                                                 ; PORTBDATAOUT             ;                       ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[12]                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[12]                                                                                 ; PORTBDATAOUT             ;                       ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[13]                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[13]                                                                                 ; PORTBDATAOUT             ;                       ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[14]                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[14]                                                                                 ; PORTBDATAOUT             ;                       ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[15]                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[15]                                                                                 ; PORTBDATAOUT             ;                       ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[16]                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[16]                                                                                 ; PORTBDATAOUT             ;                       ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[17]                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[17]                                                                                 ; PORTBDATAOUT             ;                       ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[18]                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[18]                                                                                 ; PORTBDATAOUT             ;                       ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[19]                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[19]                                                                                 ; PORTBDATAOUT             ;                       ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[20]                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[20]                                                                                 ; PORTBDATAOUT             ;                       ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[21]                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[21]                                                                                 ; PORTBDATAOUT             ;                       ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[22]                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[22]                                                                                 ; PORTBDATAOUT             ;                       ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[23]                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[23]                                                                                 ; PORTBDATAOUT             ;                       ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[24]                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[24]                                                                                 ; PORTBDATAOUT             ;                       ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[25]                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[25]                                                                                 ; PORTBDATAOUT             ;                       ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[26]                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[26]                                                                                 ; PORTBDATAOUT             ;                       ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[27]                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[27]                                                                                 ; PORTBDATAOUT             ;                       ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[28]                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[28]                                                                                 ; PORTBDATAOUT             ;                       ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[29]                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[29]                                                                                 ; PORTBDATAOUT             ;                       ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[30]                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[30]                                                                                 ; PORTBDATAOUT             ;                       ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[31]                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[31]                                                                                 ; PORTBDATAOUT             ;                       ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|LPDDR2_s0_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|LPDDR2_s0_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]~DUPLICATE                                                   ;                          ;                       ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|LPDDR2_s0_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|LPDDR2_s0_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1]~DUPLICATE                                                   ;                          ;                       ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|LPDDR2_s0_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|LPDDR2_s0_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[0]~DUPLICATE                                                   ;                          ;                       ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|LPDDR2_s0_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|LPDDR2_s0_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]~DUPLICATE                                                       ;                          ;                       ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|LPDDR2_s0_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|LPDDR2_s0_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[1]~DUPLICATE                                                       ;                          ;                       ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_mem_s1_agent_rsp_fifo|mem_used[1]                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_mem_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                  ;                          ;                       ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:trk_mm_bridge_s0_agent_rsp_fifo|mem[0][78]                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:trk_mm_bridge_s0_agent_rsp_fifo|mem[0][78]~DUPLICATE                                                                                   ;                          ;                       ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:trk_mm_bridge_s0_agent_rsp_fifo|mem_used[1]                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:trk_mm_bridge_s0_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                  ;                          ;                       ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_inst_data_master_agent|hold_waitrequest                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_inst_data_master_agent|hold_waitrequest~DUPLICATE                                                                             ;                          ;                       ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_inst_data_master_translator|end_begintransfer                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_inst_data_master_translator|end_begintransfer~DUPLICATE                                                                  ;                          ;                       ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_inst_data_master_translator|write_accepted                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_inst_data_master_translator|write_accepted~DUPLICATE                                                                     ;                          ;                       ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:sequencer_trk_mgr_inst_trkm_translator|read_accepted                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:sequencer_trk_mgr_inst_trkm_translator|read_accepted~DUPLICATE                                                               ;                          ;                       ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hphy_bridge_s0_translator|read_latency_shift_reg[0]                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hphy_bridge_s0_translator|read_latency_shift_reg[0]~DUPLICATE                                                                 ;                          ;                       ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sequencer_reg_file_inst_avl_agent_rsp_fifo|mem_used[1]                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sequencer_reg_file_inst_avl_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                       ;                          ;                       ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sequencer_scc_mgr_inst_avl_agent_rsp_fifo|mem_used[0]                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sequencer_scc_mgr_inst_avl_agent_rsp_fifo|mem_used[0]~DUPLICATE                                                                        ;                          ;                       ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|D_iw[0]                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|D_iw[0]~DUPLICATE                                                                                                                                   ;                          ;                       ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|D_iw[1]                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|D_iw[1]~DUPLICATE                                                                                                                                   ;                          ;                       ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|D_iw[5]                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|D_iw[5]~DUPLICATE                                                                                                                                   ;                          ;                       ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|D_iw[8]                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|D_iw[8]~DUPLICATE                                                                                                                                   ;                          ;                       ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|D_iw[11]                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|D_iw[11]~DUPLICATE                                                                                                                                  ;                          ;                       ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|D_iw[13]                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|D_iw[13]~DUPLICATE                                                                                                                                  ;                          ;                       ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_alu_sub                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_alu_sub~DUPLICATE                                                                                                                                 ;                          ;                       ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[2]                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[2]~DUPLICATE                                                                                                                     ;                          ;                       ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[5]                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[5]~DUPLICATE                                                                                                                     ;                          ;                       ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[10]                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[10]~DUPLICATE                                                                                                                    ;                          ;                       ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[15]                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[15]~DUPLICATE                                                                                                                    ;                          ;                       ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[16]                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[16]~DUPLICATE                                                                                                                    ;                          ;                       ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[17]                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[17]~DUPLICATE                                                                                                                    ;                          ;                       ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[18]                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[18]~DUPLICATE                                                                                                                    ;                          ;                       ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[22]                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[22]~DUPLICATE                                                                                                                    ;                          ;                       ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[24]                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[24]~DUPLICATE                                                                                                                    ;                          ;                       ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[25]                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[25]~DUPLICATE                                                                                                                    ;                          ;                       ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[26]                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[26]~DUPLICATE                                                                                                                    ;                          ;                       ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[28]                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[28]~DUPLICATE                                                                                                                    ;                          ;                       ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[29]                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[29]~DUPLICATE                                                                                                                    ;                          ;                       ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[30]                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[30]~DUPLICATE                                                                                                                    ;                          ;                       ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_src1[4]                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_src1[4]~DUPLICATE                                                                                                                                 ;                          ;                       ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_src1[5]                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_src1[5]~DUPLICATE                                                                                                                                 ;                          ;                       ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_src1[8]                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_src1[8]~DUPLICATE                                                                                                                                 ;                          ;                       ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_src1[16]                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_src1[16]~DUPLICATE                                                                                                                                ;                          ;                       ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_src2[1]                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_src2[1]~DUPLICATE                                                                                                                                 ;                          ;                       ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_src2[4]                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_src2[4]~DUPLICATE                                                                                                                                 ;                          ;                       ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_src2[16]                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_src2[16]~DUPLICATE                                                                                                                                ;                          ;                       ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_src2[22]                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_src2[22]~DUPLICATE                                                                                                                                ;                          ;                       ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_src2[31]                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_src2[31]~DUPLICATE                                                                                                                                ;                          ;                       ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|F_pc[1]                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|F_pc[1]~DUPLICATE                                                                                                                                   ;                          ;                       ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|F_pc[2]                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|F_pc[2]~DUPLICATE                                                                                                                                   ;                          ;                       ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|F_pc[4]                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|F_pc[4]~DUPLICATE                                                                                                                                   ;                          ;                       ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|F_pc[9]                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|F_pc[9]~DUPLICATE                                                                                                                                   ;                          ;                       ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|R_valid                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|R_valid~DUPLICATE                                                                                                                                   ;                          ;                       ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_alu_result[3]                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_alu_result[3]~DUPLICATE                                                                                                                           ;                          ;                       ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_alu_result[8]                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_alu_result[8]~DUPLICATE                                                                                                                           ;                          ;                       ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_alu_result[10]                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_alu_result[10]~DUPLICATE                                                                                                                          ;                          ;                       ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_alu_result[11]                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_alu_result[11]~DUPLICATE                                                                                                                          ;                          ;                       ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_alu_result[15]                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_alu_result[15]~DUPLICATE                                                                                                                          ;                          ;                       ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_alu_result[16]                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_alu_result[16]~DUPLICATE                                                                                                                          ;                          ;                       ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_alu_result[18]                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_alu_result[18]~DUPLICATE                                                                                                                          ;                          ;                       ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_alu_result[19]                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_alu_result[19]~DUPLICATE                                                                                                                          ;                          ;                       ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_estatus_reg                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_estatus_reg~DUPLICATE                                                                                                                             ;                          ;                       ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_status_reg_pie                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_status_reg_pie~DUPLICATE                                                                                                                          ;                          ;                       ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench:the_altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench|d_write                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench:the_altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench|d_write~DUPLICATE             ;                          ;                       ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|av_ld_byte1_data[5]                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|av_ld_byte1_data[5]~DUPLICATE                                                                                                                       ;                          ;                       ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|d_writedata[2]                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|d_writedata[2]~DUPLICATE                                                                                                                            ;                          ;                       ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|d_writedata[9]                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|d_writedata[9]~DUPLICATE                                                                                                                            ;                          ;                       ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|i_read                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|i_read~DUPLICATE                                                                                                                                    ;                          ;                       ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|altera_reset_synchronizer_int_chain[2]                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|altera_reset_synchronizer_int_chain[2]~DUPLICATE                                                                                                                 ;                          ;                       ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst_chain[9]                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst_chain[9]~DUPLICATE                                                                                                                                    ;                          ;                       ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|state.IDLE                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|state.IDLE~DUPLICATE                                                                                                                                            ;                          ;                       ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|avl_cmd_trk_afi_end                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|avl_cmd_trk_afi_end~DUPLICATE                                                                                                                                     ;                          ;                       ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|avl_doing_scan                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|avl_doing_scan~DUPLICATE                                                                                                                                          ;                          ;                       ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|parallel_rfile_addr[0]                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|parallel_rfile_addr[0]~DUPLICATE                                                                                                                                  ;                          ;                       ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|parallel_rfile_addr[1]                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|parallel_rfile_addr[1]~DUPLICATE                                                                                                                                  ;                          ;                       ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|parallel_rfile_addr[2]                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|parallel_rfile_addr[2]~DUPLICATE                                                                                                                                  ;                          ;                       ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|parallel_rfile_addr[3]                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|parallel_rfile_addr[3]~DUPLICATE                                                                                                                                  ;                          ;                       ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|parallel_rfile_addr[4]                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|parallel_rfile_addr[4]~DUPLICATE                                                                                                                                  ;                          ;                       ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|parallel_rfile_addr[5]                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|parallel_rfile_addr[5]~DUPLICATE                                                                                                                                  ;                          ;                       ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[0][1]                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[0][1]~DUPLICATE                                                                                                                                    ;                          ;                       ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[0][3]                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[0][3]~DUPLICATE                                                                                                                                    ;                          ;                       ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[0][6]                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[0][6]~DUPLICATE                                                                                                                                    ;                          ;                       ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[0][9]                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[0][9]~DUPLICATE                                                                                                                                    ;                          ;                       ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[0][10]                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[0][10]~DUPLICATE                                                                                                                                   ;                          ;                       ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[0][11]                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[0][11]~DUPLICATE                                                                                                                                   ;                          ;                       ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[0][12]                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[0][12]~DUPLICATE                                                                                                                                   ;                          ;                       ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[0][13]                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[0][13]~DUPLICATE                                                                                                                                   ;                          ;                       ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[1][1]                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[1][1]~DUPLICATE                                                                                                                                    ;                          ;                       ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[1][4]                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[1][4]~DUPLICATE                                                                                                                                    ;                          ;                       ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[1][7]                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[1][7]~DUPLICATE                                                                                                                                    ;                          ;                       ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[1][8]                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[1][8]~DUPLICATE                                                                                                                                    ;                          ;                       ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[1][10]                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[1][10]~DUPLICATE                                                                                                                                   ;                          ;                       ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[1][12]                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[1][12]~DUPLICATE                                                                                                                                   ;                          ;                       ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[1][13]                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[1][13]~DUPLICATE                                                                                                                                   ;                          ;                       ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[2][0]                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[2][0]~DUPLICATE                                                                                                                                    ;                          ;                       ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[2][1]                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[2][1]~DUPLICATE                                                                                                                                    ;                          ;                       ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[2][2]                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[2][2]~DUPLICATE                                                                                                                                    ;                          ;                       ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[2][3]                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[2][3]~DUPLICATE                                                                                                                                    ;                          ;                       ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[2][6]                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[2][6]~DUPLICATE                                                                                                                                    ;                          ;                       ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[2][7]                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[2][7]~DUPLICATE                                                                                                                                    ;                          ;                       ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[2][10]                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[2][10]~DUPLICATE                                                                                                                                   ;                          ;                       ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[2][12]                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[2][12]~DUPLICATE                                                                                                                                   ;                          ;                       ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[2][13]                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[2][13]~DUPLICATE                                                                                                                                   ;                          ;                       ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[3][0]                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[3][0]~DUPLICATE                                                                                                                                    ;                          ;                       ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[3][1]                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[3][1]~DUPLICATE                                                                                                                                    ;                          ;                       ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[3][2]                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[3][2]~DUPLICATE                                                                                                                                    ;                          ;                       ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[3][3]                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[3][3]~DUPLICATE                                                                                                                                    ;                          ;                       ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[3][5]                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[3][5]~DUPLICATE                                                                                                                                    ;                          ;                       ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[3][7]                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[3][7]~DUPLICATE                                                                                                                                    ;                          ;                       ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[3][8]                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[3][8]~DUPLICATE                                                                                                                                    ;                          ;                       ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[3][12]                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[3][12]~DUPLICATE                                                                                                                                   ;                          ;                       ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_dataout[11]                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_dataout[11]~DUPLICATE                                                                                                                                         ;                          ;                       ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_dataout[13]                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_dataout[13]~DUPLICATE                                                                                                                                         ;                          ;                       ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_go_ena_r[1]                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_go_ena_r[1]~DUPLICATE                                                                                                                                         ;                          ;                       ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_group_counter[2]                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_group_counter[2]~DUPLICATE                                                                                                                                    ;                          ;                       ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_shift_cnt_curr[2]                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_shift_cnt_curr[2]~DUPLICATE                                                                                                                                   ;                          ;                       ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_state_curr.STATE_SCC_DONE                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_state_curr.STATE_SCC_DONE~DUPLICATE                                                                                                                           ;                          ;                       ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|afi_mux_delay[1]                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|afi_mux_delay[1]~DUPLICATE                                                                                                                                        ;                          ;                       ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|afi_mux_delay[3]                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|afi_mux_delay[3]~DUPLICATE                                                                                                                                        ;                          ;                       ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|avl_state.TRK_MGR_STATE_ACTIVATE                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|avl_state.TRK_MGR_STATE_ACTIVATE~DUPLICATE                                                                                                                        ;                          ;                       ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|avl_state.TRK_MGR_STATE_DECR_VFIFO                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|avl_state.TRK_MGR_STATE_DECR_VFIFO~DUPLICATE                                                                                                                      ;                          ;                       ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|avl_state.TRK_MGR_STATE_JMPCOUNT                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|avl_state.TRK_MGR_STATE_JMPCOUNT~DUPLICATE                                                                                                                        ;                          ;                       ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|count[1]                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|count[1]~DUPLICATE                                                                                                                                                ;                          ;                       ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|count[2]                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|count[2]~DUPLICATE                                                                                                                                                ;                          ;                       ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|count[6]                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|count[6]~DUPLICATE                                                                                                                                                ;                          ;                       ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|count[7]                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|count[7]~DUPLICATE                                                                                                                                                ;                          ;                       ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|count[21]                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|count[21]~DUPLICATE                                                                                                                                               ;                          ;                       ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|count[23]                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|count[23]~DUPLICATE                                                                                                                                               ;                          ;                       ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|count[24]                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|count[24]~DUPLICATE                                                                                                                                               ;                          ;                       ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|count[26]                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|count[26]~DUPLICATE                                                                                                                                               ;                          ;                       ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|delay[5]                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|delay[5]~DUPLICATE                                                                                                                                                ;                          ;                       ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|delay[18]                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|delay[18]~DUPLICATE                                                                                                                                               ;                          ;                       ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|delay[23]                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|delay[23]~DUPLICATE                                                                                                                                               ;                          ;                       ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|delay[24]                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|delay[24]~DUPLICATE                                                                                                                                               ;                          ;                       ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|delay[25]                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|delay[25]~DUPLICATE                                                                                                                                               ;                          ;                       ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|delay[27]                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|delay[27]~DUPLICATE                                                                                                                                               ;                          ;                       ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|delay[28]                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|delay[28]~DUPLICATE                                                                                                                                               ;                          ;                       ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|longidle_counter[0]                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|longidle_counter[0]~DUPLICATE                                                                                                                                     ;                          ;                       ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|longidle_counter[13]                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|longidle_counter[13]~DUPLICATE                                                                                                                                    ;                          ;                       ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|longidle_outer_loop[0]                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|longidle_outer_loop[0]~DUPLICATE                                                                                                                                  ;                          ;                       ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|longidle_outer_loop[3]                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|longidle_outer_loop[3]~DUPLICATE                                                                                                                                  ;                          ;                       ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|longidle_outer_loop[4]                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|longidle_outer_loop[4]~DUPLICATE                                                                                                                                  ;                          ;                       ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|longidle_outer_loop[7]                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|longidle_outer_loop[7]~DUPLICATE                                                                                                                                  ;                          ;                       ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|longidle_outer_loop[11]                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|longidle_outer_loop[11]~DUPLICATE                                                                                                                                 ;                          ;                       ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|longidle_outer_loop[12]                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|longidle_outer_loop[12]~DUPLICATE                                                                                                                                 ;                          ;                       ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|longidle_outer_loop[13]                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|longidle_outer_loop[13]~DUPLICATE                                                                                                                                 ;                          ;                       ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|longidle_outer_loop[23]                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|longidle_outer_loop[23]~DUPLICATE                                                                                                                                 ;                          ;                       ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|longidle_outer_loop[28]                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|longidle_outer_loop[28]~DUPLICATE                                                                                                                                 ;                          ;                       ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|refresh_cnt[3]                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|refresh_cnt[3]~DUPLICATE                                                                                                                                          ;                          ;                       ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|refresh_cnt[11]                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|refresh_cnt[11]~DUPLICATE                                                                                                                                         ;                          ;                       ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|refresh_cnt[22]                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|refresh_cnt[22]~DUPLICATE                                                                                                                                         ;                          ;                       ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|refresh_cnt[23]                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|refresh_cnt[23]~DUPLICATE                                                                                                                                         ;                          ;                       ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[0][16]                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[0][16]~DUPLICATE                                                                                                                                         ;                          ;                       ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[0][31]                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[0][31]~DUPLICATE                                                                                                                                         ;                          ;                       ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[1][8]                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[1][8]~DUPLICATE                                                                                                                                          ;                          ;                       ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[1][15]                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[1][15]~DUPLICATE                                                                                                                                         ;                          ;                       ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[1][16]                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[1][16]~DUPLICATE                                                                                                                                         ;                          ;                       ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[1][17]                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[1][17]~DUPLICATE                                                                                                                                         ;                          ;                       ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[1][18]                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[1][18]~DUPLICATE                                                                                                                                         ;                          ;                       ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[1][20]                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[1][20]~DUPLICATE                                                                                                                                         ;                          ;                       ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[1][29]                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[1][29]~DUPLICATE                                                                                                                                         ;                          ;                       ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[1][30]                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[1][30]~DUPLICATE                                                                                                                                         ;                          ;                       ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[2][2]                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[2][2]~DUPLICATE                                                                                                                                          ;                          ;                       ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[2][9]                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[2][9]~DUPLICATE                                                                                                                                          ;                          ;                       ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[2][10]                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[2][10]~DUPLICATE                                                                                                                                         ;                          ;                       ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[2][18]                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[2][18]~DUPLICATE                                                                                                                                         ;                          ;                       ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[2][24]                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[2][24]~DUPLICATE                                                                                                                                         ;                          ;                       ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[2][30]                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[2][30]~DUPLICATE                                                                                                                                         ;                          ;                       ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[3][17]                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[3][17]~DUPLICATE                                                                                                                                         ;                          ;                       ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[5][1]                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[5][1]~DUPLICATE                                                                                                                                          ;                          ;                       ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[5][4]                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[5][4]~DUPLICATE                                                                                                                                          ;                          ;                       ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[5][9]                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[5][9]~DUPLICATE                                                                                                                                          ;                          ;                       ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[5][10]                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[5][10]~DUPLICATE                                                                                                                                         ;                          ;                       ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[5][16]                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[5][16]~DUPLICATE                                                                                                                                         ;                          ;                       ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[5][17]                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[5][17]~DUPLICATE                                                                                                                                         ;                          ;                       ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[5][20]                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[5][20]~DUPLICATE                                                                                                                                         ;                          ;                       ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[5][22]                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[5][22]~DUPLICATE                                                                                                                                         ;                          ;                       ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[5][26]                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[5][26]~DUPLICATE                                                                                                                                         ;                          ;                       ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[5][29]                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[5][29]~DUPLICATE                                                                                                                                         ;                          ;                       ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[6][9]                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[6][9]~DUPLICATE                                                                                                                                          ;                          ;                       ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[6][10]                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[6][10]~DUPLICATE                                                                                                                                         ;                          ;                       ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[6][26]                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[6][26]~DUPLICATE                                                                                                                                         ;                          ;                       ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[7][0]                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[7][0]~DUPLICATE                                                                                                                                          ;                          ;                       ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|substate[0]                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|substate[0]~DUPLICATE                                                                                                                                             ;                          ;                       ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|substate[1]                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|substate[1]~DUPLICATE                                                                                                                                             ;                          ;                       ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|substate[3]                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|substate[3]~DUPLICATE                                                                                                                                             ;                          ;                       ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|trfc[0]                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|trfc[0]~DUPLICATE                                                                                                                                                 ;                          ;                       ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|trkm_address[3]                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|trkm_address[3]~DUPLICATE                                                                                                                                         ;                          ;                       ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|trkm_address[8]                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|trkm_address[8]~DUPLICATE                                                                                                                                         ;                          ;                       ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|trkm_address[10]                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|trkm_address[10]~DUPLICATE                                                                                                                                        ;                          ;                       ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|trkm_address[16]                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|trkm_address[16]~DUPLICATE                                                                                                                                        ;                          ;                       ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|trkm_address[19]                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|trkm_address[19]~DUPLICATE                                                                                                                                        ;                          ;                       ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|trkm_read                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|trkm_read~DUPLICATE                                                                                                                                               ;                          ;                       ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|trkm_writedata[0]                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|trkm_writedata[0]~DUPLICATE                                                                                                                                       ;                          ;                       ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|vfifo_decr_loop[0]                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|vfifo_decr_loop[0]~DUPLICATE                                                                                                                                      ;                          ;                       ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|vfifo_decr_loop[1]                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|vfifo_decr_loop[1]~DUPLICATE                                                                                                                                      ;                          ;                       ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|vfifo_decr_loop[3]                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|vfifo_decr_loop[3]~DUPLICATE                                                                                                                                      ;                          ;                       ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|vfifo_wait[0]                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|vfifo_wait[0]~DUPLICATE                                                                                                                                           ;                          ;                       ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|vfifo_wait[5]                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|vfifo_wait[5]~DUPLICATE                                                                                                                                           ;                          ;                       ;
; Pulse_gen:Pulse_gen_rd_sdram|Align                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Pulse_gen:Pulse_gen_rd_sdram|Align~DUPLICATE                                                                                                                                                                                                                       ;                          ;                       ;
; Tx:Tx_inst|index[3]                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Tx:Tx_inst|index[3]~DUPLICATE                                                                                                                                                                                                                                      ;                          ;                       ;
; Tx:Tx_inst|prscl[5]                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Tx:Tx_inst|prscl[5]~DUPLICATE                                                                                                                                                                                                                                      ;                          ;                       ;
; Tx:Tx_inst|prscl[7]                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Tx:Tx_inst|prscl[7]~DUPLICATE                                                                                                                                                                                                                                      ;                          ;                       ;
; read_st                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; read_st~DUPLICATE                                                                                                                                                                                                                                                  ;                          ;                       ;
; sdram_read_addr[1]                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sdram_read_addr[1]~DUPLICATE                                                                                                                                                                                                                                       ;                          ;                       ;
; sdram_read_addr[7]                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sdram_read_addr[7]~DUPLICATE                                                                                                                                                                                                                                       ;                          ;                       ;
; sdram_read_addr[8]                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sdram_read_addr[8]~DUPLICATE                                                                                                                                                                                                                                       ;                          ;                       ;
; sdram_read_addr[18]                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sdram_read_addr[18]~DUPLICATE                                                                                                                                                                                                                                      ;                          ;                       ;
; sdram_read_addr[27]                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sdram_read_addr[27]~DUPLICATE                                                                                                                                                                                                                                      ;                          ;                       ;
; sdram_write_addr[1]                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sdram_write_addr[1]~DUPLICATE                                                                                                                                                                                                                                      ;                          ;                       ;
; sdram_write_addr[22]                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sdram_write_addr[22]~DUPLICATE                                                                                                                                                                                                                                     ;                          ;                       ;
; sdram_write_addr[25]                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sdram_write_addr[25]~DUPLICATE                                                                                                                                                                                                                                     ;                          ;                       ;
; sdram_write_addr[27]                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sdram_write_addr[27]~DUPLICATE                                                                                                                                                                                                                                     ;                          ;                       ;
; tx_new_data                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; tx_new_data~DUPLICATE                                                                                                                                                                                                                                              ;                          ;                       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------+--------------------------+----------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+-----------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Ignored Assignments                                                                                                                                                                                                                                           ;
+-----------------------------------------------------------+----------------------------------------------------+--------------+----------------------------------------------------------------------------+---------------------+----------------------------+
; Name                                                      ; Ignored Entity                                     ; Ignored From ; Ignored To                                                                 ; Ignored Value       ; Ignored Source             ;
+-----------------------------------------------------------+----------------------------------------------------+--------------+----------------------------------------------------------------------------+---------------------+----------------------------+
; Fast Output Enable Register                               ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2 ;              ; output_path_gen[0].oe_reg                                                  ; on                  ; Compiler or HDL Assignment ;
; Fast Output Enable Register                               ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2 ;              ; output_path_gen[1].oe_reg                                                  ; on                  ; Compiler or HDL Assignment ;
; Fast Output Enable Register                               ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2 ;              ; output_path_gen[2].oe_reg                                                  ; on                  ; Compiler or HDL Assignment ;
; Fast Output Enable Register                               ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2 ;              ; output_path_gen[3].oe_reg                                                  ; on                  ; Compiler or HDL Assignment ;
; Fast Output Enable Register                               ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2 ;              ; output_path_gen[4].oe_reg                                                  ; on                  ; Compiler or HDL Assignment ;
; Fast Output Enable Register                               ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2 ;              ; output_path_gen[5].oe_reg                                                  ; on                  ; Compiler or HDL Assignment ;
; Fast Output Enable Register                               ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2 ;              ; output_path_gen[6].oe_reg                                                  ; on                  ; Compiler or HDL Assignment ;
; Fast Output Enable Register                               ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2 ;              ; output_path_gen[7].oe_reg                                                  ; on                  ; Compiler or HDL Assignment ;
; PLL Compensation Mode                                     ; top                                                ;              ; Mem_cntrl|LPDDR2_inst|lpddr2_inst|pll0|fbout                               ; DIRECT              ; QSF Assignment             ;
; Global Signal                                             ; top                                                ;              ; Mem_cntrl|LPDDR2_inst|lpddr2_inst|p0|umemphy|ureset|phy_reset_mem_stable_n ; OFF                 ; QSF Assignment             ;
; Global Signal                                             ; top                                                ;              ; Mem_cntrl|LPDDR2_inst|lpddr2_inst|p0|umemphy|ureset|phy_reset_n            ; OFF                 ; QSF Assignment             ;
; Global Signal                                             ; top                                                ;              ; Mem_cntrl|LPDDR2_inst|lpddr2_inst|pll0|pll_avl_clk                         ; DUAL-REGIONAL CLOCK ; QSF Assignment             ;
; Global Signal                                             ; top                                                ;              ; Mem_cntrl|LPDDR2_inst|lpddr2_inst|pll0|pll_config_clk                      ; DUAL-REGIONAL CLOCK ; QSF Assignment             ;
; Enable Beneficial Skew Optimization for non global clocks ; top                                                ;              ; Mem_cntrl|LPDDR2_inst|lpddr2_inst                                          ; ON                  ; QSF Assignment             ;
; Enable Beneficial Skew Optimization for non global clocks ; top                                                ;              ; comb_3|Mem_cntrl|LPDDR2_inst                                               ; ON                  ; QSF Assignment             ;
+-----------------------------------------------------------+----------------------------------------------------+--------------+----------------------------------------------------------------------------+---------------------+----------------------------+


+---------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                      ;
+---------------------+---------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]       ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+---------------------+----------------------------+--------------------------+
; Placement (by node) ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 5210 ) ; 0.00 % ( 0 / 5210 )        ; 0.00 % ( 0 / 5210 )      ;
;     -- Achieved     ; 0.00 % ( 0 / 5210 ) ; 0.00 % ( 0 / 5210 )        ; 0.00 % ( 0 / 5210 )      ;
;                     ;                     ;                            ;                          ;
; Routing (by net)    ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+---------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 4426 )   ; N/A                     ; Source File       ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 784 )    ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in D:/intelFPGA_lite/Workspace/LPDDR2/output_files/top.pin.


+---------------------------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                                               ;
+-------------------------------------------------------------+-----------------------+-------+
; Resource                                                    ; Usage                 ; %     ;
+-------------------------------------------------------------+-----------------------+-------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 1,747 / 29,080        ; 6 %   ;
; ALMs needed [=A-B+C]                                        ; 1,747                 ;       ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 1,914 / 29,080        ; 7 %   ;
;         [a] ALMs used for LUT logic and registers           ; 464                   ;       ;
;         [b] ALMs used for LUT logic                         ; 1,006                 ;       ;
;         [c] ALMs used for registers                         ; 404                   ;       ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 40                    ;       ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 196 / 29,080          ; < 1 % ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 29 / 29,080           ; < 1 % ;
;         [a] Due to location constrained logic               ; 0                     ;       ;
;         [b] Due to LAB-wide signal conflicts                ; 2                     ;       ;
;         [c] Due to LAB input limits                         ; 27                    ;       ;
;         [d] Due to virtual I/Os                             ; 0                     ;       ;
;                                                             ;                       ;       ;
; Difficulty packing design                                   ; Low                   ;       ;
;                                                             ;                       ;       ;
; Total LABs:  partially or completely used                   ; 282 / 2,908           ; 10 %  ;
;     -- Logic LABs                                           ; 278                   ;       ;
;     -- Memory LABs (up to half of total LABs)               ; 4                     ;       ;
;                                                             ;                       ;       ;
; Combinational ALUT usage for logic                          ; 2,507                 ;       ;
;     -- 7 input functions                                    ; 16                    ;       ;
;     -- 6 input functions                                    ; 542                   ;       ;
;     -- 5 input functions                                    ; 540                   ;       ;
;     -- 4 input functions                                    ; 524                   ;       ;
;     -- <=3 input functions                                  ; 885                   ;       ;
; Combinational ALUT usage for route-throughs                 ; 609                   ;       ;
; Memory ALUT usage                                           ; 70                    ;       ;
;     -- 64-address deep                                      ; 0                     ;       ;
;     -- 32-address deep                                      ; 70                    ;       ;
;                                                             ;                       ;       ;
;                                                             ;                       ;       ;
; Dedicated logic registers                                   ; 1,948                 ;       ;
;     -- By type:                                             ;                       ;       ;
;         -- Primary logic registers                          ; 1,735 / 58,160        ; 3 %   ;
;         -- Secondary logic registers                        ; 213 / 58,160          ; < 1 % ;
;     -- By function:                                         ;                       ;       ;
;         -- Design implementation registers                  ; 1,737                 ;       ;
;         -- Routing optimization registers                   ; 211                   ;       ;
;                                                             ;                       ;       ;
; Virtual pins                                                ; 0                     ;       ;
; I/O pins                                                    ; 75 / 364              ; 21 %  ;
;     -- Clock pins                                           ; 2 / 14                ; 14 %  ;
;     -- Dedicated input pins                                 ; 0 / 23                ; 0 %   ;
; I/O registers                                               ; 200                   ;       ;
;                                                             ;                       ;       ;
; M10K blocks                                                 ; 18 / 446              ; 4 %   ;
; Total MLAB memory bits                                      ; 1,728                 ;       ;
; Total block memory bits                                     ; 116,736 / 4,567,040   ; 3 %   ;
; Total block memory implementation bits                      ; 184,320 / 4,567,040   ; 4 %   ;
;                                                             ;                       ;       ;
; Total DSP Blocks                                            ; 0 / 150               ; 0 %   ;
;                                                             ;                       ;       ;
; Fractional PLLs                                             ; 2 / 6                 ; 33 %  ;
; Global signals                                              ; 6                     ;       ;
;     -- Global clocks                                        ; 5 / 16                ; 31 %  ;
;     -- Quadrant clocks                                      ; 0 / 88                ; 0 %   ;
;     -- Horizontal periphery clocks                          ; 0 / 12                ; 0 %   ;
; SERDES Transmitters                                         ; 0 / 88                ; 0 %   ;
; SERDES Receivers                                            ; 0 / 88                ; 0 %   ;
; JTAGs                                                       ; 0 / 1                 ; 0 %   ;
; ASMI blocks                                                 ; 0 / 1                 ; 0 %   ;
; CRC blocks                                                  ; 0 / 1                 ; 0 %   ;
; Remote update blocks                                        ; 0 / 1                 ; 0 %   ;
; Oscillator blocks                                           ; 0 / 1                 ; 0 %   ;
; Hard IPs                                                    ; 0 / 2                 ; 0 %   ;
; Standard RX PCSs                                            ; 0 / 6                 ; 0 %   ;
; HSSI PMA RX Deserializers                                   ; 0 / 6                 ; 0 %   ;
; Standard TX PCSs                                            ; 0 / 6                 ; 0 %   ;
; HSSI PMA TX Serializers                                     ; 0 / 6                 ; 0 %   ;
; Channel PLLs                                                ; 0 / 6                 ; 0 %   ;
; Impedance control blocks                                    ; 1 / 3                 ; 33 %  ;
; Hard Memory Controllers                                     ; 1 / 2                 ; 50 %  ;
; Average interconnect usage (total/H/V)                      ; 3.3% / 3.4% / 3.1%    ;       ;
; Peak interconnect usage (total/H/V)                         ; 31.0% / 33.3% / 28.9% ;       ;
; Maximum fan-out                                             ; 1696                  ;       ;
; Highest non-global fan-out                                  ; 1515                  ;       ;
; Total fan-out                                               ; 22968                 ;       ;
; Average fan-out                                             ; 3.88                  ;       ;
+-------------------------------------------------------------+-----------------------+-------+


+----------------------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                                          ;
+-------------------------------------------------------------+-----------------------+--------------------------------+
; Statistic                                                   ; Top                   ; hard_block:auto_generated_inst ;
+-------------------------------------------------------------+-----------------------+--------------------------------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 1744 / 29080 ( 6 % )  ; 3 / 29080 ( < 1 % )            ;
; ALMs needed [=A-B+C]                                        ; 1744                  ; 3                              ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 1895 / 29080 ( 7 % )  ; 20 / 29080 ( < 1 % )           ;
;         [a] ALMs used for LUT logic and registers           ; 462                   ; 2                              ;
;         [b] ALMs used for LUT logic                         ; 1005                  ; 1                              ;
;         [c] ALMs used for registers                         ; 388                   ; 17                             ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 40                    ; 0                              ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 180 / 29080 ( < 1 % ) ; 17 / 29080 ( < 1 % )           ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 29 / 29080 ( < 1 % )  ; 0 / 29080 ( 0 % )              ;
;         [a] Due to location constrained logic               ; 0                     ; 0                              ;
;         [b] Due to LAB-wide signal conflicts                ; 2                     ; 0                              ;
;         [c] Due to LAB input limits                         ; 27                    ; 0                              ;
;         [d] Due to virtual I/Os                             ; 0                     ; 0                              ;
;                                                             ;                       ;                                ;
; Difficulty packing design                                   ; Low                   ; Low                            ;
;                                                             ;                       ;                                ;
; Total LABs:  partially or completely used                   ; 279 / 2908 ( 10 % )   ; 19 / 2908 ( < 1 % )            ;
;     -- Logic LABs                                           ; 275                   ; 19                             ;
;     -- Memory LABs (up to half of total LABs)               ; 4                     ; 0                              ;
;                                                             ;                       ;                                ;
; Combinational ALUT usage for logic                          ; 2573                  ; 4                              ;
;     -- 7 input functions                                    ; 15                    ; 1                              ;
;     -- 6 input functions                                    ; 542                   ; 0                              ;
;     -- 5 input functions                                    ; 540                   ; 0                              ;
;     -- 4 input functions                                    ; 522                   ; 2                              ;
;     -- <=3 input functions                                  ; 884                   ; 1                              ;
; Combinational ALUT usage for route-throughs                 ; 587                   ; 22                             ;
; Memory ALUT usage                                           ; 70                    ; 0                              ;
;     -- 64-address deep                                      ; 0                     ; 0                              ;
;     -- 32-address deep                                      ; 70                    ; 0                              ;
;                                                             ;                       ;                                ;
; Dedicated logic registers                                   ; 0                     ; 0                              ;
;     -- By type:                                             ;                       ;                                ;
;         -- Primary logic registers                          ; 1699 / 58160 ( 3 % )  ; 36 / 58160 ( < 1 % )           ;
;         -- Secondary logic registers                        ; 211 / 58160 ( < 1 % ) ; 2 / 58160 ( < 1 % )            ;
;     -- By function:                                         ;                       ;                                ;
;         -- Design implementation registers                  ; 1699                  ; 38                             ;
;         -- Routing optimization registers                   ; 211                   ; 0                              ;
;                                                             ;                       ;                                ;
;                                                             ;                       ;                                ;
; Virtual pins                                                ; 0                     ; 0                              ;
; I/O pins                                                    ; 13                    ; 62                             ;
; I/O registers                                               ; 0                     ; 200                            ;
; Total block memory bits                                     ; 116736                ; 0                              ;
; Total block memory implementation bits                      ; 184320                ; 0                              ;
; M10K block                                                  ; 18 / 446 ( 4 % )      ; 0 / 446 ( 0 % )                ;
; DLL                                                         ; 0 / 4 ( 0 % )         ; 1 / 4 ( 25 % )                 ;
; Clock enable block                                          ; 0 / 116 ( 0 % )       ; 5 / 116 ( 4 % )                ;
; Impedance control block                                     ; 0 / 3 ( 0 % )         ; 1 / 3 ( 33 % )                 ;
; Double data rate I/O output circuitry                       ; 0 / 1161 ( 0 % )      ; 156 / 1161 ( 13 % )            ;
; Double data rate I/O input circuitry                        ; 0 / 352 ( 0 % )       ; 32 / 352 ( 9 % )               ;
; Double data rate I/O output circuitry                       ; 0 / 352 ( 0 % )       ; 53 / 352 ( 15 % )              ;
; Double data rate I/O output enable circuitry                ; 0 / 373 ( 0 % )       ; 36 / 373 ( 9 % )               ;
; Impedance logic block                                       ; 0 / 8 ( 0 % )         ; 2 / 8 ( 25 % )                 ;
; DQS pin delay chain                                         ; 0 / 21 ( 0 % )        ; 4 / 21 ( 19 % )                ;
; DQS pin enable control                                      ; 0 / 21 ( 0 % )        ; 4 / 21 ( 19 % )                ;
; Delay chain                                                 ; 0 / 1140 ( 0 % )      ; 120 / 1140 ( 10 % )            ;
; Pin configuration                                           ; 0 / 336 ( 0 % )       ; 40 / 336 ( 11 % )              ;
; DQS pin configuration                                       ; 0 / 21 ( 0 % )        ; 4 / 21 ( 19 % )                ;
; Signal Splitter                                             ; 0 / 352 ( 0 % )       ; 5 / 352 ( 1 % )                ;
; Leveling delay chain                                        ; 0 / 48 ( 0 % )        ; 7 / 48 ( 14 % )                ;
; Clock Phase Select                                          ; 0 / 147 ( 0 % )       ; 24 / 147 ( 16 % )              ;
; PHY Clock Buffer                                            ; 0 / 12 ( 0 % )        ; 1 / 12 ( 8 % )                 ;
; Read FIFO Read Clock Select Block                           ; 0 / 352 ( 0 % )       ; 32 / 352 ( 9 % )               ;
; LFIFO                                                       ; 0 / 21 ( 0 % )        ; 4 / 21 ( 19 % )                ;
; Fractional PLL                                              ; 0 / 6 ( 0 % )         ; 2 / 6 ( 33 % )                 ;
; Hard Memory Controller                                      ; 0 / 2 ( 0 % )         ; 1 / 2 ( 50 % )                 ;
; IR FIFO USERDES Block                                       ; 0 / 352 ( 0 % )       ; 32 / 352 ( 9 % )               ;
; Hard Memory PHY                                             ; 0 / 2 ( 0 % )         ; 1 / 2 ( 50 % )                 ;
; PLL DLL Output                                              ; 0 / 6 ( 0 % )         ; 1 / 6 ( 16 % )                 ;
; PLL LVDS Output                                             ; 0 / 12 ( 0 % )        ; 2 / 12 ( 16 % )                ;
; PLL Output Counter                                          ; 0 / 54 ( 0 % )        ; 5 / 54 ( 9 % )                 ;
; PLL Reconfiguration Block                                   ; 0 / 6 ( 0 % )         ; 2 / 6 ( 33 % )                 ;
; PLL Reference Clock Select Block                            ; 0 / 6 ( 0 % )         ; 2 / 6 ( 33 % )                 ;
; VFIFO                                                       ; 0 / 21 ( 0 % )        ; 4 / 21 ( 19 % )                ;
;                                                             ;                       ;                                ;
; Connections                                                 ;                       ;                                ;
;     -- Input Connections                                    ; 2070                  ; 352                            ;
;     -- Registered Input Connections                         ; 1840                  ; 38                             ;
;     -- Output Connections                                   ; 312                   ; 2110                           ;
;     -- Registered Output Connections                        ; 216                   ; 69                             ;
;                                                             ;                       ;                                ;
; Internal Connections                                        ;                       ;                                ;
;     -- Total Connections                                    ; 21404                 ; 7817                           ;
;     -- Registered Connections                               ; 10630                 ; 212                            ;
;                                                             ;                       ;                                ;
; External Connections                                        ;                       ;                                ;
;     -- Top                                                  ; 0                     ; 2382                           ;
;     -- hard_block:auto_generated_inst                       ; 2382                  ; 80                             ;
;                                                             ;                       ;                                ;
; Partition Interface                                         ;                       ;                                ;
;     -- Input Ports                                          ; 6                     ; 355                            ;
;     -- Output Ports                                         ; 28                    ; 118                            ;
;     -- Bidir Ports                                          ; 40                    ; 0                              ;
;                                                             ;                       ;                                ;
; Registered Ports                                            ;                       ;                                ;
;     -- Registered Input Ports                               ; 0                     ; 1                              ;
;     -- Registered Output Ports                              ; 0                     ; 33                             ;
;                                                             ;                       ;                                ;
; Port Connectivity                                           ;                       ;                                ;
;     -- Input Ports driven by GND                            ; 0                     ; 32                             ;
;     -- Output Ports driven by GND                           ; 0                     ; 0                              ;
;     -- Input Ports driven by VCC                            ; 0                     ; 0                              ;
;     -- Output Ports driven by VCC                           ; 0                     ; 0                              ;
;     -- Input Ports with no Source                           ; 0                     ; 0                              ;
;     -- Output Ports with no Source                          ; 0                     ; 0                              ;
;     -- Input Ports with no Fanout                           ; 0                     ; 160                            ;
;     -- Output Ports with no Fanout                          ; 0                     ; 0                              ;
+-------------------------------------------------------------+-----------------------+--------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                                  ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+--------------+--------------+---------------------------+----------------------+-----------+
; Name        ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination  ; Termination Control Block ; Location assigned by ; Slew Rate ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+--------------+--------------+---------------------------+----------------------+-----------+
; Uart_rx     ; M9    ; 8A       ; 18           ; 61           ; 0            ; 17                    ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off          ; --                        ; User                 ; no        ;
; clk125      ; U12   ; 4A       ; 38           ; 0            ; 0            ; 2                     ; 0                  ; yes    ; no             ; no              ; no       ; Off          ; LVDS         ; Differential ; --                        ; User                 ; no        ;
; clk125(n)   ; V12   ; 4A       ; 38           ; 0            ; 17           ; 0                     ; 0                  ; yes    ; no             ; no              ; no       ; Off          ; LVDS         ; Differential ; --                        ; User                 ; no        ;
; oct_rzqin   ; AE11  ; 4A       ; 32           ; 0            ; 91           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 1.2-V HSUL   ; Off          ; --                        ; User                 ; no        ;
; reset_n     ; AB24  ; 5A       ; 68           ; 12           ; 54           ; 127                   ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off          ; --                        ; User                 ; no        ;
; sdram_rd_bt ; P12   ; 3B       ; 21           ; 0            ; 17           ; 3                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 1.2 V        ; Off          ; --                        ; User                 ; no        ;
; sdram_st_bt ; P11   ; 3B       ; 21           ; 0            ; 0            ; 3                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 1.2 V        ; Off          ; --                        ; User                 ; no        ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+--------------+--------------+---------------------------+----------------------+-----------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+-------------------------+------------------+-----------------------------------+-----------------------------------------------------------------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name         ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard            ; Current Strength ; Termination                       ; Termination Control Block                                                         ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Output Buffer Delay ; Output Buffer Delay Control ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+-------------------------+------------------+-----------------------------------+-----------------------------------------------------------------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+
; LED_uart[0]  ; K8    ; 8A       ; 14           ; 61           ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                   ; Default          ; Series 50 Ohm without Calibration ; --                                                                                ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED_uart[1]  ; K10   ; 8A       ; 12           ; 61           ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                   ; Default          ; Series 50 Ohm without Calibration ; --                                                                                ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED_uart[2]  ; J7    ; 8A       ; 12           ; 61           ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                   ; Default          ; Series 50 Ohm without Calibration ; --                                                                                ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED_uart[3]  ; J8    ; 8A       ; 14           ; 61           ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                   ; Default          ; Series 50 Ohm without Calibration ; --                                                                                ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED_uart[4]  ; G7    ; 8A       ; 14           ; 61           ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                   ; Default          ; Series 50 Ohm without Calibration ; --                                                                                ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED_uart[5]  ; G6    ; 8A       ; 15           ; 61           ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                   ; Default          ; Series 50 Ohm without Calibration ; --                                                                                ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED_uart[6]  ; F6    ; 8A       ; 15           ; 61           ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                   ; Default          ; Series 50 Ohm without Calibration ; --                                                                                ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED_uart[7]  ; F7    ; 8A       ; 14           ; 61           ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                   ; Default          ; Series 50 Ohm without Calibration ; --                                                                                ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; Uart_tx      ; L9    ; 8A       ; 18           ; 61           ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                   ; Default          ; Series 50 Ohm without Calibration ; --                                                                                ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; mem_ca[0]    ; AE6   ; 3B       ; 21           ; 0            ; 34           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 1.2-V HSUL              ; Default          ; Series 34 Ohm with Calibration    ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; mem_ca[1]    ; AF6   ; 3B       ; 21           ; 0            ; 51           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 1.2-V HSUL              ; Default          ; Series 34 Ohm with Calibration    ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; mem_ca[2]    ; AF7   ; 3B       ; 19           ; 0            ; 34           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 1.2-V HSUL              ; Default          ; Series 34 Ohm with Calibration    ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; mem_ca[3]    ; AF8   ; 3B       ; 19           ; 0            ; 51           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 1.2-V HSUL              ; Default          ; Series 34 Ohm with Calibration    ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; mem_ca[4]    ; U10   ; 3B       ; 19           ; 0            ; 0            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 1.2-V HSUL              ; Default          ; Series 34 Ohm with Calibration    ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; mem_ca[5]    ; U11   ; 3B       ; 19           ; 0            ; 17           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 1.2-V HSUL              ; Default          ; Series 34 Ohm with Calibration    ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; mem_ca[6]    ; AE9   ; 3B       ; 18           ; 0            ; 34           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 1.2-V HSUL              ; Default          ; Series 34 Ohm with Calibration    ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; mem_ca[7]    ; AF9   ; 3B       ; 18           ; 0            ; 51           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 1.2-V HSUL              ; Default          ; Series 34 Ohm with Calibration    ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; mem_ca[8]    ; AB12  ; 3B       ; 14           ; 0            ; 0            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 1.2-V HSUL              ; Default          ; Series 34 Ohm with Calibration    ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; mem_ca[9]    ; AB11  ; 3B       ; 14           ; 0            ; 17           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 1.2-V HSUL              ; Default          ; Series 34 Ohm with Calibration    ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; mem_ck[0]    ; N10   ; 3B       ; 18           ; 0            ; 0            ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; Differential 1.2-V HSUL ; Default          ; Series 34 Ohm with Calibration    ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; mem_ck_n[0]  ; P10   ; 3B       ; 18           ; 0            ; 17           ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; Differential 1.2-V HSUL ; Default          ; Series 34 Ohm with Calibration    ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; mem_cke[0]   ; AF14  ; 4A       ; 44           ; 0            ; 51           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 1.2-V HSUL              ; Default          ; Series 34 Ohm with Calibration    ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; mem_cs_n[0]  ; R11   ; 3B       ; 12           ; 0            ; 0            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 1.2-V HSUL              ; Default          ; Series 34 Ohm with Calibration    ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; mem_dm[0]    ; AF11  ; 4A       ; 38           ; 0            ; 34           ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 1.2-V HSUL              ; Default          ; Series 34 Ohm with Calibration    ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; mem_dm[1]    ; AE18  ; 4A       ; 46           ; 0            ; 34           ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 1.2-V HSUL              ; Default          ; Series 34 Ohm with Calibration    ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; mem_dm[2]    ; AE20  ; 4A       ; 53           ; 0            ; 34           ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 1.2-V HSUL              ; Default          ; Series 34 Ohm with Calibration    ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; mem_dm[3]    ; AE24  ; 4A       ; 61           ; 0            ; 34           ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 1.2-V HSUL              ; Default          ; Series 34 Ohm with Calibration    ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; sdram_fl_led ; H9    ; 8A       ; 19           ; 61           ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                   ; Default          ; Series 50 Ohm without Calibration ; --                                                                                ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+-------------------------+------------------+-----------------------------------+-----------------------------------------------------------------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Bidir Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+-----------+-----------------+------------+----------+--------------+-------------------------+------------------+-------------------+--------------------------------+-----------------------------------------------------------------------------------+----------------------------+---------------------+-----------------------------+----------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name         ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Output Register ; Output Enable Register ; Slew Rate ; PCI I/O Enabled ; Open Drain ; Bus Hold ; Weak Pull Up ; I/O Standard            ; Current Strength ; Input Termination ; Output Termination             ; Termination Control Block                                                         ; Output Buffer Pre-emphasis ; Output Buffer Delay ; Output Buffer Delay Control ; Location assigned by ; Output Enable Source ; Output Enable Group                                                                                                                                                                                                                                                  ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+-----------+-----------------+------------+----------+--------------+-------------------------+------------------+-------------------+--------------------------------+-----------------------------------------------------------------------------------+----------------------------+---------------------+-----------------------------+----------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; mem_dq[0]    ; AA14  ; 4A       ; 32           ; 0            ; 57           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 1.2-V HSUL              ; Default          ; Off               ; Series 34 Ohm with Calibration ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[0].delayed_oe_1 ;
; mem_dq[10]   ; AC14  ; 4A       ; 40           ; 0            ; 74           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 1.2-V HSUL              ; Default          ; Off               ; Series 34 Ohm with Calibration ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[2].delayed_oe_1 ;
; mem_dq[11]   ; AF13  ; 4A       ; 42           ; 0            ; 51           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 1.2-V HSUL              ; Default          ; Off               ; Series 34 Ohm with Calibration ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[3].delayed_oe_1 ;
; mem_dq[12]   ; AB16  ; 4A       ; 44           ; 0            ; 17           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 1.2-V HSUL              ; Default          ; Off               ; Series 34 Ohm with Calibration ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[4].delayed_oe_1 ;
; mem_dq[13]   ; AA16  ; 4A       ; 44           ; 0            ; 0            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 1.2-V HSUL              ; Default          ; Off               ; Series 34 Ohm with Calibration ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[5].delayed_oe_1 ;
; mem_dq[14]   ; AE14  ; 4A       ; 44           ; 0            ; 34           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 1.2-V HSUL              ; Default          ; Off               ; Series 34 Ohm with Calibration ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[6].delayed_oe_1 ;
; mem_dq[15]   ; AF18  ; 4A       ; 46           ; 0            ; 51           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 1.2-V HSUL              ; Default          ; Off               ; Series 34 Ohm with Calibration ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[7].delayed_oe_1 ;
; mem_dq[16]   ; AD16  ; 4A       ; 48           ; 0            ; 57           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 1.2-V HSUL              ; Default          ; Off               ; Series 34 Ohm with Calibration ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[0].delayed_oe_1 ;
; mem_dq[17]   ; AD17  ; 4A       ; 48           ; 0            ; 40           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 1.2-V HSUL              ; Default          ; Off               ; Series 34 Ohm with Calibration ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[1].delayed_oe_1 ;
; mem_dq[18]   ; AC18  ; 4A       ; 48           ; 0            ; 74           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 1.2-V HSUL              ; Default          ; Off               ; Series 34 Ohm with Calibration ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[2].delayed_oe_1 ;
; mem_dq[19]   ; AF19  ; 4A       ; 50           ; 0            ; 51           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 1.2-V HSUL              ; Default          ; Off               ; Series 34 Ohm with Calibration ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[3].delayed_oe_1 ;
; mem_dq[1]    ; Y14   ; 4A       ; 32           ; 0            ; 40           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 1.2-V HSUL              ; Default          ; Off               ; Series 34 Ohm with Calibration ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[1].delayed_oe_1 ;
; mem_dq[20]   ; AC17  ; 4A       ; 51           ; 0            ; 17           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 1.2-V HSUL              ; Default          ; Off               ; Series 34 Ohm with Calibration ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[4].delayed_oe_1 ;
; mem_dq[21]   ; AB17  ; 4A       ; 51           ; 0            ; 0            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 1.2-V HSUL              ; Default          ; Off               ; Series 34 Ohm with Calibration ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[5].delayed_oe_1 ;
; mem_dq[22]   ; AF21  ; 4A       ; 51           ; 0            ; 34           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 1.2-V HSUL              ; Default          ; Off               ; Series 34 Ohm with Calibration ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[6].delayed_oe_1 ;
; mem_dq[23]   ; AE21  ; 4A       ; 53           ; 0            ; 51           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 1.2-V HSUL              ; Default          ; Off               ; Series 34 Ohm with Calibration ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[7].delayed_oe_1 ;
; mem_dq[24]   ; AE15  ; 4A       ; 55           ; 0            ; 57           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 1.2-V HSUL              ; Default          ; Off               ; Series 34 Ohm with Calibration ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[0].delayed_oe_1 ;
; mem_dq[25]   ; AE16  ; 4A       ; 55           ; 0            ; 40           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 1.2-V HSUL              ; Default          ; Off               ; Series 34 Ohm with Calibration ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[1].delayed_oe_1 ;
; mem_dq[26]   ; AC20  ; 4A       ; 55           ; 0            ; 74           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 1.2-V HSUL              ; Default          ; Off               ; Series 34 Ohm with Calibration ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[2].delayed_oe_1 ;
; mem_dq[27]   ; AD21  ; 4A       ; 57           ; 0            ; 51           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 1.2-V HSUL              ; Default          ; Off               ; Series 34 Ohm with Calibration ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[3].delayed_oe_1 ;
; mem_dq[28]   ; AF16  ; 4A       ; 59           ; 0            ; 17           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 1.2-V HSUL              ; Default          ; Off               ; Series 34 Ohm with Calibration ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[4].delayed_oe_1 ;
; mem_dq[29]   ; AF17  ; 4A       ; 59           ; 0            ; 0            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 1.2-V HSUL              ; Default          ; Off               ; Series 34 Ohm with Calibration ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[5].delayed_oe_1 ;
; mem_dq[2]    ; AD11  ; 4A       ; 32           ; 0            ; 74           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 1.2-V HSUL              ; Default          ; Off               ; Series 34 Ohm with Calibration ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[2].delayed_oe_1 ;
; mem_dq[30]   ; AD23  ; 4A       ; 59           ; 0            ; 34           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 1.2-V HSUL              ; Default          ; Off               ; Series 34 Ohm with Calibration ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[6].delayed_oe_1 ;
; mem_dq[31]   ; AF23  ; 4A       ; 61           ; 0            ; 51           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 1.2-V HSUL              ; Default          ; Off               ; Series 34 Ohm with Calibration ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[7].delayed_oe_1 ;
; mem_dq[3]    ; AD12  ; 4A       ; 34           ; 0            ; 51           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 1.2-V HSUL              ; Default          ; Off               ; Series 34 Ohm with Calibration ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[3].delayed_oe_1 ;
; mem_dq[4]    ; Y13   ; 4A       ; 36           ; 0            ; 17           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 1.2-V HSUL              ; Default          ; Off               ; Series 34 Ohm with Calibration ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[4].delayed_oe_1 ;
; mem_dq[5]    ; W12   ; 4A       ; 36           ; 0            ; 0            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 1.2-V HSUL              ; Default          ; Off               ; Series 34 Ohm with Calibration ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[5].delayed_oe_1 ;
; mem_dq[6]    ; AD10  ; 4A       ; 36           ; 0            ; 34           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 1.2-V HSUL              ; Default          ; Off               ; Series 34 Ohm with Calibration ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[6].delayed_oe_1 ;
; mem_dq[7]    ; AF12  ; 4A       ; 38           ; 0            ; 51           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 1.2-V HSUL              ; Default          ; Off               ; Series 34 Ohm with Calibration ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[7].delayed_oe_1 ;
; mem_dq[8]    ; AC15  ; 4A       ; 40           ; 0            ; 57           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 1.2-V HSUL              ; Default          ; Off               ; Series 34 Ohm with Calibration ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[0].delayed_oe_1 ;
; mem_dq[9]    ; AB15  ; 4A       ; 40           ; 0            ; 40           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 1.2-V HSUL              ; Default          ; Off               ; Series 34 Ohm with Calibration ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[1].delayed_oe_1 ;
; mem_dqs[0]   ; V13   ; 4A       ; 34           ; 0            ; 0            ; 18                    ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.2-V HSUL ; Default          ; Off               ; Series 34 Ohm with Calibration ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|diff_oe                 ;
; mem_dqs[1]   ; U14   ; 4A       ; 42           ; 0            ; 0            ; 18                    ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.2-V HSUL ; Default          ; Off               ; Series 34 Ohm with Calibration ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|diff_oe                 ;
; mem_dqs[2]   ; V15   ; 4A       ; 50           ; 0            ; 0            ; 18                    ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.2-V HSUL ; Default          ; Off               ; Series 34 Ohm with Calibration ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|diff_oe                 ;
; mem_dqs[3]   ; W16   ; 4A       ; 57           ; 0            ; 0            ; 18                    ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.2-V HSUL ; Default          ; Off               ; Series 34 Ohm with Calibration ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|diff_oe                 ;
; mem_dqs_n[0] ; W13   ; 4A       ; 34           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.2-V HSUL ; Default          ; Off               ; Series 34 Ohm with Calibration ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|diff_oe_bar             ;
; mem_dqs_n[1] ; V14   ; 4A       ; 42           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.2-V HSUL ; Default          ; Off               ; Series 34 Ohm with Calibration ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|diff_oe_bar             ;
; mem_dqs_n[2] ; W15   ; 4A       ; 50           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.2-V HSUL ; Default          ; Off               ; Series 34 Ohm with Calibration ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|diff_oe_bar             ;
; mem_dqs_n[3] ; W17   ; 4A       ; 57           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.2-V HSUL ; Default          ; Off               ; Series 34 Ohm with Calibration ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|diff_oe_bar             ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+-----------+-----------------+------------+----------+--------------+-------------------------+------------------+-------------------+--------------------------------+-----------------------------------------------------------------------------------+----------------------------+---------------------+-----------------------------+----------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------+
; I/O Bank Usage                                                             ;
+----------+------------------+---------------+--------------+---------------+
; I/O Bank ; Usage            ; VCCIO Voltage ; VREF Voltage ; VCCPD Voltage ;
+----------+------------------+---------------+--------------+---------------+
; B1L      ; 0 / 14 ( 0 % )   ; --            ; --           ; --            ;
; B0L      ; 0 / 14 ( 0 % )   ; --            ; --           ; --            ;
; 3A       ; 0 / 16 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
; 3B       ; 15 / 32 ( 47 % ) ; 1.2V          ; --           ; 2.5V          ;
; 4A       ; 48 / 80 ( 60 % ) ; 1.2V          ; 0.6V         ; 2.5V          ;
; 5A       ; 1 / 16 ( 6 % )   ; 3.3V          ; --           ; 3.3V          ;
; 5B       ; 0 / 32 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
; 6A       ; 0 / 48 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
; 7A       ; 0 / 80 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
; 8A       ; 11 / 32 ( 34 % ) ; 2.5V          ; --           ; 2.5V          ;
+----------+------------------+---------------+--------------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                       ;
+----------+------------+----------+---------------------------------+--------+-------------------------+---------------------+--------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                  ; Dir.   ; I/O Standard            ; Voltage             ; I/O Type     ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+---------------------------------+--------+-------------------------+---------------------+--------------+-----------------+----------+--------------+
; A2       ; 396        ; 9A       ; ^MSEL2                          ;        ;                         ;                     ; --           ;                 ; --       ; --           ;
; A3       ;            ;          ; DNU                             ;        ;                         ;                     ; --           ;                 ; --       ; --           ;
; A4       ;            ;          ; DNU                             ;        ;                         ;                     ; --           ;                 ; --       ; --           ;
; A5       ; 344        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; A6       ; 392        ; 9A       ; ^CONF_DONE                      ;        ;                         ;                     ; --           ;                 ; --       ; --           ;
; A7       ; 348        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; A8       ; 308        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; A9       ; 310        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; A10      ;            ; 7A       ; VCCIO7A                         ; power  ;                         ; 2.5V                ; --           ;                 ; --       ; --           ;
; A11      ; 322        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; A12      ; 332        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; A13      ; 330        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; A14      ; 300        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; A15      ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; A16      ; 294        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; A17      ; 292        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; A18      ; 290        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; A19      ; 288        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; A20      ;            ; 7A       ; VCCIO7A                         ; power  ;                         ; 2.5V                ; --           ;                 ; --       ; --           ;
; A21      ; 274        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; A22      ; 270        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; A23      ; 268        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; A24      ; 269        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; A25      ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; AA1      ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; AA2      ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; AA3      ; 14         ; B0L      ; GXB_NC                          ;        ;                         ;                     ; --           ;                 ; --       ; --           ;
; AA4      ; 15         ; B0L      ; GXB_NC                          ;        ;                         ;                     ; --           ;                 ; --       ; --           ;
; AA5      ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; AA6      ; 45         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA7      ; 47         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA8      ;            ; --       ; VCC_AUX                         ; power  ;                         ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA9      ;            ; --       ; VCCPGM                          ; power  ;                         ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; AA10     ;            ; 3B       ; VCCIO3B                         ; power  ;                         ; 1.2V                ; --           ;                 ; --       ; --           ;
; AA11     ;            ; 3B, 4A   ; VCCPD3B4A                       ; power  ;                         ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA12     ;            ;          ; NC                              ;        ;                         ;                     ; --           ;                 ; --       ; --           ;
; AA13     ;            ; 3B, 4A   ; VCCPD3B4A                       ; power  ;                         ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA14     ; 87         ; 4A       ; mem_dq[0]                       ; bidir  ; 1.2-V HSUL              ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA15     ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; AA16     ; 113        ; 4A       ; mem_dq[13]                      ; bidir  ; 1.2-V HSUL              ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA17     ;            ; 3B, 4A   ; VCCPD3B4A                       ; power  ;                         ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA18     ; 151        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA19     ;            ; 3B, 4A   ; VCCPD3B4A                       ; power  ;                         ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA20     ;            ; 4A       ; VCCIO4A                         ; power  ;                         ; 1.2V                ; --           ;                 ; --       ; --           ;
; AA21     ; 163        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA22     ; 170        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; AA23     ; 172        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; AA24     ; 187        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; AA25     ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; AA26     ; 201        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB1      ; 21         ; B0L      ; GND                             ;        ;                         ;                     ; --           ;                 ; --       ; --           ;
; AB2      ; 20         ; B0L      ; GND                             ;        ;                         ;                     ; --           ;                 ; --       ; --           ;
; AB3      ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; AB4      ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; AB5      ; 33         ; 3A       ; ^AS_DATA2, DATA2                ;        ;                         ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AB6      ; 43         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB7      ;            ;          ; NC                              ;        ;                         ;                     ; --           ;                 ; --       ; --           ;
; AB8      ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; AB9      ;            ; 3A       ; VCCPD3A                         ; power  ;                         ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB10     ; 61         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB11     ; 63         ; 3B       ; mem_ca[9]                       ; output ; 1.2-V HSUL              ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AB12     ; 65         ; 3B       ; mem_ca[8]                       ; output ; 1.2-V HSUL              ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AB13     ;            ; 4A       ; VCCIO4A                         ; power  ;                         ; 1.2V                ; --           ;                 ; --       ; --           ;
; AB14     ;            ; --       ; VCC_AUX                         ; power  ;                         ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB15     ; 105        ; 4A       ; mem_dq[9]                       ; bidir  ; 1.2-V HSUL              ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AB16     ; 111        ; 4A       ; mem_dq[12]                      ; bidir  ; 1.2-V HSUL              ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AB17     ; 129        ; 4A       ; mem_dq[21]                      ; bidir  ; 1.2-V HSUL              ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AB18     ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; AB19     ; 160        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB20     ;            ; --       ; VCC_AUX                         ; power  ;                         ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB21     ;            ; 3B, 4A   ; VCCPD3B4A                       ; power  ;                         ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB22     ; 165        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB23     ;            ; 5A       ; VCCIO5A                         ; power  ;                         ; 3.3V                ; --           ;                 ; --       ; --           ;
; AB24     ; 176        ; 5A       ; reset_n                         ; input  ; 3.3-V LVTTL             ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AB25     ; 189        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB26     ; 199        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; AC1      ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; AC2      ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; AC3      ; 18         ; B0L      ; GXB_NC                          ;        ;                         ;                     ; --           ;                 ; --       ; --           ;
; AC4      ; 19         ; B0L      ; GXB_NC                          ;        ;                         ;                     ; --           ;                 ; --       ; --           ;
; AC5      ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; AC6      ;            ; 3A       ; VCCIO3A                         ; power  ;                         ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC7      ;            ; 3A       ; VREFB3AN0                       ; power  ;                         ;                     ; --           ;                 ; --       ; --           ;
; AC8      ; 62         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC9      ; 64         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC10     ; 59         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC11     ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; AC12     ;            ; 3B       ; VREFB3BN0                       ; power  ;                         ;                     ; --           ;                 ; --       ; --           ;
; AC13     ; 102        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC14     ; 104        ; 4A       ; mem_dq[10]                      ; bidir  ; 1.2-V HSUL              ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AC15     ; 103        ; 4A       ; mem_dq[8]                       ; bidir  ; 1.2-V HSUL              ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AC16     ;            ; 4A       ; VCCIO4A                         ; power  ;                         ; 1.2V                ; --           ;                 ; --       ; --           ;
; AC17     ; 127        ; 4A       ; mem_dq[20]                      ; bidir  ; 1.2-V HSUL              ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AC18     ; 120        ; 4A       ; mem_dq[18]                      ; bidir  ; 1.2-V HSUL              ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AC19     ; 158        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC20     ; 136        ; 4A       ; mem_dq[26]                      ; bidir  ; 1.2-V HSUL              ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AC21     ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; AC22     ; 166        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; AC23     ; 168        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; AC24     ; 174        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; AC25     ; 193        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; AC26     ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; AD1      ; 25         ; B0L      ; GND                             ;        ;                         ;                     ; --           ;                 ; --       ; --           ;
; AD2      ; 24         ; B0L      ; GND                             ;        ;                         ;                     ; --           ;                 ; --       ; --           ;
; AD3      ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; AD4      ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; AD5      ; 35         ; 3A       ; ^AS_DATA1, DATA1                ;        ;                         ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AD6      ; 51         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD7      ; 53         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD8      ; 73         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD9      ;            ; 3B       ; VCCIO3B                         ; power  ;                         ; 1.2V                ; --           ;                 ; --       ; --           ;
; AD10     ; 96         ; 4A       ; mem_dq[6]                       ; bidir  ; 1.2-V HSUL              ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD11     ; 88         ; 4A       ; mem_dq[2]                       ; bidir  ; 1.2-V HSUL              ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD12     ; 91         ; 4A       ; mem_dq[3]                       ; bidir  ; 1.2-V HSUL              ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD13     ; 93         ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD14     ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; AD15     ;            ; 4A       ; VREFB4AN0                       ; power  ;                         ; 0.6V                ; --           ;                 ; --       ; --           ;
; AD16     ; 119        ; 4A       ; mem_dq[16]                      ; bidir  ; 1.2-V HSUL              ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD17     ; 121        ; 4A       ; mem_dq[17]                      ; bidir  ; 1.2-V HSUL              ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD18     ; 118        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD19     ;            ; 4A       ; VCCIO4A                         ; power  ;                         ; 1.2V                ; --           ;                 ; --       ; --           ;
; AD20     ; 134        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD21     ; 139        ; 4A       ; mem_dq[27]                      ; bidir  ; 1.2-V HSUL              ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD22     ; 141        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD23     ; 144        ; 4A       ; mem_dq[30]                      ; bidir  ; 1.2-V HSUL              ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD24     ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; AD25     ; 191        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; AD26     ; 157        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE1      ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; AE2      ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; AE3      ; 22         ; B0L      ; GXB_NC                          ;        ;                         ;                     ; --           ;                 ; --       ; --           ;
; AE4      ; 23         ; B0L      ; GXB_NC                          ;        ;                         ;                     ; --           ;                 ; --       ; --           ;
; AE5      ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; AE6      ; 85         ; 3B       ; mem_ca[0]                       ; output ; 1.2-V HSUL              ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE7      ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; AE8      ; 71         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE9      ; 77         ; 3B       ; mem_ca[6]                       ; output ; 1.2-V HSUL              ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE10     ; 94         ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE11     ; 86         ; 4A       ; oct_rzqin                       ; input  ; 1.2-V HSUL              ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE12     ;            ; 4A       ; VCCIO4A                         ; power  ;                         ; 1.2V                ; --           ;                 ; --       ; --           ;
; AE13     ; 109        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE14     ; 112        ; 4A       ; mem_dq[14]                      ; bidir  ; 1.2-V HSUL              ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE15     ; 135        ; 4A       ; mem_dq[24]                      ; bidir  ; 1.2-V HSUL              ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE16     ; 137        ; 4A       ; mem_dq[25]                      ; bidir  ; 1.2-V HSUL              ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE17     ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; AE18     ; 117        ; 4A       ; mem_dm[1]                       ; output ; 1.2-V HSUL              ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE19     ; 125        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE20     ; 133        ; 4A       ; mem_dm[2]                       ; output ; 1.2-V HSUL              ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE21     ; 131        ; 4A       ; mem_dq[23]                      ; bidir  ; 1.2-V HSUL              ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE22     ;            ; 4A       ; VCCIO4A                         ; power  ;                         ; 1.2V                ; --           ;                 ; --       ; --           ;
; AE23     ; 142        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE24     ; 149        ; 4A       ; mem_dm[3]                       ; output ; 1.2-V HSUL              ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE25     ; 152        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE26     ; 155        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF2      ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; AF3      ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; AF4      ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; AF5      ; 37         ; 3A       ; ^AS_DATA0, ASDO, DATA0          ;        ;                         ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AF6      ; 83         ; 3B       ; mem_ca[1]                       ; output ; 1.2-V HSUL              ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF7      ; 80         ; 3B       ; mem_ca[2]                       ; output ; 1.2-V HSUL              ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF8      ; 78         ; 3B       ; mem_ca[3]                       ; output ; 1.2-V HSUL              ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF9      ; 75         ; 3B       ; mem_ca[7]                       ; output ; 1.2-V HSUL              ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF10     ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; AF11     ; 101        ; 4A       ; mem_dm[0]                       ; output ; 1.2-V HSUL              ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF12     ; 99         ; 4A       ; mem_dq[7]                       ; bidir  ; 1.2-V HSUL              ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF13     ; 107        ; 4A       ; mem_dq[11]                      ; bidir  ; 1.2-V HSUL              ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF14     ; 110        ; 4A       ; mem_cke[0]                      ; output ; 1.2-V HSUL              ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF15     ;            ; 4A       ; VCCIO4A                         ; power  ;                         ; 1.2V                ; --           ;                 ; --       ; --           ;
; AF16     ; 143        ; 4A       ; mem_dq[28]                      ; bidir  ; 1.2-V HSUL              ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF17     ; 145        ; 4A       ; mem_dq[29]                      ; bidir  ; 1.2-V HSUL              ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF18     ; 115        ; 4A       ; mem_dq[15]                      ; bidir  ; 1.2-V HSUL              ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF19     ; 123        ; 4A       ; mem_dq[19]                      ; bidir  ; 1.2-V HSUL              ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF20     ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; AF21     ; 128        ; 4A       ; mem_dq[22]                      ; bidir  ; 1.2-V HSUL              ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF22     ; 126        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF23     ; 147        ; 4A       ; mem_dq[31]                      ; bidir  ; 1.2-V HSUL              ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF24     ; 150        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF25     ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; B1       ;            ;          ; RREF                            ;        ;                         ;                     ; --           ;                 ; --       ; --           ;
; B2       ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; B3       ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; B4       ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; B5       ; 394        ; 9A       ; ^nSTATUS                        ;        ;                         ;                     ; --           ;                 ; --       ; --           ;
; B6       ; 346        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; B7       ; 350        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; B8       ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; B9       ; 314        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; B10      ; 320        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; B11      ; 334        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; B12      ; 328        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; B13      ;            ; 7A       ; VCCIO7A                         ; power  ;                         ; 2.5V                ; --           ;                 ; --       ; --           ;
; B14      ; 302        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; B15      ; 304        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; B16      ;            ; 7A       ; VREFB7AN0                       ; power  ;                         ;                     ; --           ;                 ; --       ; --           ;
; B17      ; 298        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; B18      ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; B19      ; 282        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; B20      ; 278        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; B21      ; 276        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; B22      ; 272        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; B23      ;            ; 7A       ; VCCIO7A                         ; power  ;                         ; 2.5V                ; --           ;                 ; --       ; --           ;
; B24      ; 267        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; B25      ; 247        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; B26      ; 249        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; C1       ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; C2       ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; C3       ;            ;          ; NC                              ;        ;                         ;                     ; --           ;                 ; --       ; --           ;
; C4       ;            ;          ; NC                              ;        ;                         ;                     ; --           ;                 ; --       ; --           ;
; C5       ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; C6       ;            ; 8A       ; VCCIO8A                         ; power  ;                         ; 2.5V                ; --           ;                 ; --       ; --           ;
; C7       ; 358        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; C8       ;            ; 8A       ; VREFB8AN0                       ; power  ;                         ;                     ; --           ;                 ; --       ; --           ;
; C9       ; 312        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; C10      ; 318        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; C11      ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; C12      ; 338        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; C13      ; 336        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; C14      ; 307        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; C15      ; 306        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; C16      ;            ; 7A       ; VCCIO7A                         ; power  ;                         ; 2.5V                ; --           ;                 ; --       ; --           ;
; C17      ; 296        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; C18      ; 286        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; C19      ; 284        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; C20      ; 280        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; C21      ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; C22      ; 266        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; C23      ; 264        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; C24      ;            ;          ; DNU                             ;        ;                         ;                     ; --           ;                 ; --       ; --           ;
; C25      ; 253        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; C26      ;            ; 6A       ; VCCIO6A                         ; power  ;                         ; 2.5V                ; --           ;                 ; --       ; --           ;
; D1       ;            ;          ; NC                              ;        ;                         ;                     ; --           ;                 ; --       ; --           ;
; D2       ;            ;          ; NC                              ;        ;                         ;                     ; --           ;                 ; --       ; --           ;
; D3       ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; D4       ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; D5       ; 395        ; 9A       ; ^nCE                            ;        ;                         ;                     ; --           ;                 ; --       ; --           ;
; D6       ; 352        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; D7       ; 356        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; D8       ; 372        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; D9       ;            ; 8A       ; VCCIO8A                         ; power  ;                         ; 2.5V                ; --           ;                 ; --       ; --           ;
; D10      ; 316        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; D11      ; 340        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; D12      ; 342        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; D13      ; 341        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; D14      ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; D15      ; 309        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; D16      ; 317        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; D17      ; 293        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; D18      ; 291        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; D19      ;            ; 7A       ; VCCIO7A                         ; power  ;                         ; 2.5V                ; --           ;                 ; --       ; --           ;
; D20      ; 277        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; D21      ; 275        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; D22      ; 255        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; D23      ; 262        ; 7A       ; ^GND                            ;        ;                         ;                     ; --           ;                 ; --       ; --           ;
; D24      ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; D25      ; 251        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; D26      ; 227        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; E1       ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; E2       ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; E3       ;            ;          ; NC                              ;        ;                         ;                     ; --           ;                 ; --       ; --           ;
; E4       ;            ;          ; NC                              ;        ;                         ;                     ; --           ;                 ; --       ; --           ;
; E5       ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; E6       ; 354        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; E7       ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; E8       ;            ; --       ; VCCBAT                          ; power  ;                         ; 1.2V                ; --           ;                 ; --       ; --           ;
; E9       ; 374        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; E10      ; 324        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; E11      ; 326        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; E12      ;            ; 7A       ; VCCIO7A                         ; power  ;                         ; 2.5V                ; --           ;                 ; --       ; --           ;
; E13      ; 339        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; E14      ;            ; --       ; VCC_AUX                         ; power  ;                         ; 2.5V                ; --           ;                 ; --       ; --           ;
; E15      ; 325        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; E16      ; 315        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; E17      ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; E18      ; 299        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; E19      ; 285        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; E20      ; 283        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; E21      ; 259        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; E22      ;            ; 6A       ; VCCIO6A                         ; power  ;                         ; 2.5V                ; --           ;                 ; --       ; --           ;
; E23      ; 257        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; E24      ; 231        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; E25      ; 233        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; E26      ; 229        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; F1       ;            ;          ; NC                              ;        ;                         ;                     ; --           ;                 ; --       ; --           ;
; F2       ;            ;          ; NC                              ;        ;                         ;                     ; --           ;                 ; --       ; --           ;
; F3       ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; F4       ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; F5       ; 398        ; 9A       ; ^nCONFIG                        ;        ;                         ;                     ; --           ;                 ; --       ; --           ;
; F6       ; 360        ; 8A       ; LED_uart[6]                     ; output ; 2.5 V                   ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; F7       ; 366        ; 8A       ; LED_uart[7]                     ; output ; 2.5 V                   ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; F8       ;            ; --       ; VCCPGM                          ; power  ;                         ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; F9       ;            ; 7A, 8A   ; VCCPD7A8A                       ; power  ;                         ; 2.5V                ; --           ;                 ; --       ; --           ;
; F10      ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; F11      ;            ; 7A, 8A   ; VCCPD7A8A                       ; power  ;                         ; 2.5V                ; --           ;                 ; --       ; --           ;
; F12      ; 333        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; F13      ;            ; 7A, 8A   ; VCCPD7A8A                       ; power  ;                         ; 2.5V                ; --           ;                 ; --       ; --           ;
; F14      ;            ;          ; DNU                             ;        ;                         ;                     ; --           ;                 ; --       ; --           ;
; F15      ;            ; 7A       ; VCCIO7A                         ; power  ;                         ; 2.5V                ; --           ;                 ; --       ; --           ;
; F16      ; 323        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; F17      ;            ; 7A, 8A   ; VCCPD7A8A                       ; power  ;                         ; 2.5V                ; --           ;                 ; --       ; --           ;
; F18      ; 301        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; F19      ;            ; 7A, 8A   ; VCCPD7A8A                       ; power  ;                         ; 2.5V                ; --           ;                 ; --       ; --           ;
; F20      ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; F21      ; 260        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; F22      ; 261        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; F23      ; 243        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; F24      ; 235        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; F25      ;            ; 6A       ; VCCIO6A                         ; power  ;                         ; 2.5V                ; --           ;                 ; --       ; --           ;
; F26      ; 219        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; G1       ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; G2       ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; G3       ;            ;          ; NC                              ;        ;                         ;                     ; --           ;                 ; --       ; --           ;
; G4       ;            ;          ; NC                              ;        ;                         ;                     ; --           ;                 ; --       ; --           ;
; G5       ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; G6       ; 362        ; 8A       ; LED_uart[5]                     ; output ; 2.5 V                   ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; G7       ; 364        ; 8A       ; LED_uart[4]                     ; output ; 2.5 V                   ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; G8       ;            ; 8A       ; VCCIO8A                         ; power  ;                         ; 2.5V                ; --           ;                 ; --       ; --           ;
; G9       ;            ; --       ; VCC_AUX                         ; power  ;                         ; 2.5V                ; --           ;                 ; --       ; --           ;
; G10      ; 357        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; G11      ; 329        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; G12      ; 331        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; G13      ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; G14      ; 313        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; G15      ; 311        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; G16      ; 279        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; G17      ; 281        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; G18      ;            ; 7A       ; VCCIO7A                         ; power  ;                         ; 2.5V                ; --           ;                 ; --       ; --           ;
; G19      ;            ; --       ; VCC_AUX                         ; power  ;                         ; 2.5V                ; --           ;                 ; --       ; --           ;
; G20      ; 258        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; G21      ;            ; --       ; VCCA_FPLL                       ; power  ;                         ; 2.5V                ; --           ;                 ; --       ; --           ;
; G22      ; 245        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; G23      ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; G24      ; 237        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; G25      ; 223        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; G26      ; 221        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; H1       ;            ;          ; NC                              ;        ;                         ;                     ; --           ;                 ; --       ; --           ;
; H2       ;            ;          ; NC                              ;        ;                         ;                     ; --           ;                 ; --       ; --           ;
; H3       ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; H4       ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; H5       ; 400        ; 9A       ; ^GND                            ;        ;                         ;                     ; --           ;                 ; --       ; --           ;
; H6       ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; H7       ; 368        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; H8       ; 347        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; H9       ; 349        ; 8A       ; sdram_fl_led                    ; output ; 2.5 V                   ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; H10      ; 355        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; H11      ;            ; 7A       ; VCCIO7A                         ; power  ;                         ; 2.5V                ; --           ;                 ; --       ; --           ;
; H12      ; 327        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; H13      ; 297        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; H14      ; 295        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; H15      ; 263        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; H16      ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; H17      ; 273        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; H18      ; 271        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; H19      ; 250        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; H20      ; 252        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; H21      ;            ; 6A       ; VCCIO6A                         ; power  ;                         ; 2.5V                ; --           ;                 ; --       ; --           ;
; H22      ; 242        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; H23      ; 239        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; H24      ; 241        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; H25      ; 225        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; H26      ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; J1       ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; J2       ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; J3       ;            ; --       ; VCCL_GXBL                       ; power  ;                         ; 1.1V                ; --           ;                 ; --       ; --           ;
; J4       ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; J5       ; 399        ; 9A       ; ^MSEL4                          ;        ;                         ;                     ; --           ;                 ; --       ; --           ;
; J6       ;            ; --       ; VCCA_FPLL                       ; power  ;                         ; 2.5V                ; --           ;                 ; --       ; --           ;
; J7       ; 370        ; 8A       ; LED_uart[2]                     ; output ; 2.5 V                   ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; J8       ; 365        ; 8A       ; LED_uart[3]                     ; output ; 2.5 V                   ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; J9       ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; J10      ; 369        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; J11      ; 289        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; J12      ; 287        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; J13      ;            ; --       ; VCC                             ; power  ;                         ; 1.1V                ; --           ;                 ; --       ; --           ;
; J14      ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; J15      ;            ; --       ; VCC                             ; power  ;                         ; 1.1V                ; --           ;                 ; --       ; --           ;
; J16      ; 265        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; J17      ;            ; --       ; VCC                             ; power  ;                         ; 1.1V                ; --           ;                 ; --       ; --           ;
; J18      ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; J19      ;            ; --       ; VCC                             ; power  ;                         ; 1.1V                ; --           ;                 ; --       ; --           ;
; J20      ; 254        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; J21      ; 256        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; J22      ;            ; 6A       ; VCCPD6A                         ; power  ;                         ; 2.5V                ; --           ;                 ; --       ; --           ;
; J23      ; 244        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; J24      ;            ; 6A       ; VCCIO6A                         ; power  ;                         ; 2.5V                ; --           ;                 ; --       ; --           ;
; J25      ; 215        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; J26      ; 217        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; K1       ; 2          ; B1L      ; GXB_NC                          ;        ;                         ;                     ; --           ;                 ; --       ; --           ;
; K2       ; 3          ; B1L      ; GXB_NC                          ;        ;                         ;                     ; --           ;                 ; --       ; --           ;
; K3       ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; K4       ;            ; --       ; VCCE_GXBL                       ; power  ;                         ; 1.1V                ; --           ;                 ; --       ; --           ;
; K5       ; 397        ; 9A       ; ^MSEL3                          ;        ;                         ;                     ; --           ;                 ; --       ; --           ;
; K6       ; 373        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; K7       ;            ; 8A       ; VCCIO8A                         ; power  ;                         ; 2.5V                ; --           ;                 ; --       ; --           ;
; K8       ; 363        ; 8A       ; LED_uart[0]                     ; output ; 2.5 V                   ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; K9       ; 361        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; K10      ; 367        ; 8A       ; LED_uart[1]                     ; output ; 2.5 V                   ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; K11      ; 305        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; K12      ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; K13      ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; K14      ;            ; --       ; VCC                             ; power  ;                         ; 1.1V                ; --           ;                 ; --       ; --           ;
; K15      ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; K16      ;            ; --       ; VCC                             ; power  ;                         ; 1.1V                ; --           ;                 ; --       ; --           ;
; K17      ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; K18      ;            ; --       ; VCC                             ; power  ;                         ; 1.1V                ; --           ;                 ; --       ; --           ;
; K19      ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; K20      ;            ; --       ; VCC                             ; power  ;                         ; 1.1V                ; --           ;                 ; --       ; --           ;
; K21      ; 248        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; K22      ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; K23      ; 236        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; K24      ; 234        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; K25      ; 230        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; K26      ; 232        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; L1       ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; L2       ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; L3       ;            ; --       ; VCCH_GXBL                       ; power  ;                         ; 2.5V                ; --           ;                 ; --       ; --           ;
; L4       ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; L5       ;            ;          ; NC                              ;        ;                         ;                     ; --           ;                 ; --       ; --           ;
; L6       ; 393        ; 9A       ; ^MSEL1                          ;        ;                         ;                     ; --           ;                 ; --       ; --           ;
; L7       ; 371        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; L8       ; 359        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; L9       ; 353        ; 8A       ; Uart_tx                         ; output ; 2.5 V                   ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; L10      ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; L11      ; 337        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; L12      ; 303        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; L13      ;            ; --       ; VCC                             ; power  ;                         ; 1.1V                ; --           ;                 ; --       ; --           ;
; L14      ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; L15      ;            ; --       ; VCC                             ; power  ;                         ; 1.1V                ; --           ;                 ; --       ; --           ;
; L16      ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; L17      ;            ; --       ; VCC                             ; power  ;                         ; 1.1V                ; --           ;                 ; --       ; --           ;
; L18      ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; L19      ;            ; --       ; VCC                             ; power  ;                         ; 1.1V                ; --           ;                 ; --       ; --           ;
; L20      ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; L21      ;            ; 6A       ; VCCPD6A                         ; power  ;                         ; 2.5V                ; --           ;                 ; --       ; --           ;
; L22      ; 246        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; L23      ; 238        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; L24      ; 240        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; L25      ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; L26      ;            ; 6A       ; VREFB6AN0                       ; power  ;                         ;                     ; --           ;                 ; --       ; --           ;
; M1       ; 5          ; B1L      ; GND                             ;        ;                         ;                     ; --           ;                 ; --       ; --           ;
; M2       ; 4          ; B1L      ; GND                             ;        ;                         ;                     ; --           ;                 ; --       ; --           ;
; M3       ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; M4       ;            ; --       ; VCCE_GXBL                       ; power  ;                         ; 1.1V                ; --           ;                 ; --       ; --           ;
; M5       ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; M6       ;            ;          ; NC                              ;        ;                         ;                     ; --           ;                 ; --       ; --           ;
; M7       ; 391        ; 9A       ; ^MSEL0                          ;        ;                         ;                     ; --           ;                 ; --       ; --           ;
; M8       ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; M9       ; 351        ; 8A       ; Uart_rx                         ; input  ; 2.5 V                   ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; M10      ; 345        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; M11      ; 335        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; M12      ; 321        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; M13      ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; M14      ;            ; --       ; VCC                             ; power  ;                         ; 1.1V                ; --           ;                 ; --       ; --           ;
; M15      ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; M16      ;            ; --       ; VCC                             ; power  ;                         ; 1.1V                ; --           ;                 ; --       ; --           ;
; M17      ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; M18      ;            ; --       ; VCC                             ; power  ;                         ; 1.1V                ; --           ;                 ; --       ; --           ;
; M19      ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; M20      ;            ; --       ; VCC                             ; power  ;                         ; 1.1V                ; --           ;                 ; --       ; --           ;
; M21      ; 216        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; M22      ; 224        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; M23      ;            ; 6A       ; VCCIO6A                         ; power  ;                         ; 2.5V                ; --           ;                 ; --       ; --           ;
; M24      ; 220        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; M25      ; 226        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; M26      ; 228        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; N1       ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; N2       ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; N3       ;            ; --       ; VCCL_GXBL                       ; power  ;                         ; 1.1V                ; --           ;                 ; --       ; --           ;
; N4       ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; N5       ;            ; --       ; VCCE_GXBL                       ; power  ;                         ; 1.1V                ; --           ;                 ; --       ; --           ;
; N6       ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; N7       ; 1          ; B1L      ; GND                             ;        ;                         ;                     ; Row I/O      ;                 ; --       ; --           ;
; N8       ; 36         ; 3A       ; ^DCLK                           ;        ;                         ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; N9       ; 343        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; N10      ; 76         ; 3B       ; mem_ck[0]                       ; output ; Differential 1.2-V HSUL ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; N11      ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; N12      ; 319        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; N13      ;            ; --       ; VCC                             ; power  ;                         ; 1.1V                ; --           ;                 ; --       ; --           ;
; N14      ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; N15      ;            ; --       ; VCC                             ; power  ;                         ; 1.1V                ; --           ;                 ; --       ; --           ;
; N16      ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; N17      ;            ; --       ; VCC                             ; power  ;                         ; 1.1V                ; --           ;                 ; --       ; --           ;
; N18      ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; N19      ;            ; --       ; VCC                             ; power  ;                         ; 1.1V                ; --           ;                 ; --       ; --           ;
; N20      ; 214        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; N21      ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; N22      ;            ; 5B       ; VCCPD5B                         ; power  ;                         ; 2.5V                ; --           ;                 ; --       ; --           ;
; N23      ; 222        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; N24      ; 218        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; N25      ; 210        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; N26      ;            ; 5B       ; VCCIO5B                         ; power  ;                         ; 2.5V                ; --           ;                 ; --       ; --           ;
; P1       ; 6          ; B1L      ; GXB_NC                          ;        ;                         ;                     ; --           ;                 ; --       ; --           ;
; P2       ; 7          ; B1L      ; GXB_NC                          ;        ;                         ;                     ; --           ;                 ; --       ; --           ;
; P3       ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; P4       ;            ; --       ; VCCE_GXBL                       ; power  ;                         ; 1.1V                ; --           ;                 ; --       ; --           ;
; P5       ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; P6       ; 0          ; B1L      ; GND                             ;        ;                         ;                     ; Row I/O      ;                 ; --       ; --           ;
; P7       ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; P8       ; 52         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; P9       ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; P10      ; 74         ; 3B       ; mem_ck_n[0]                     ; output ; Differential 1.2-V HSUL ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; P11      ; 84         ; 3B       ; sdram_st_bt                     ; input  ; 1.2 V                   ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; P12      ; 82         ; 3B       ; sdram_rd_bt                     ; input  ; 1.2 V                   ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; P13      ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; P14      ;            ; --       ; VCC                             ; power  ;                         ; 1.1V                ; --           ;                 ; --       ; --           ;
; P15      ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; P16      ;            ; --       ; VCC                             ; power  ;                         ; 1.1V                ; --           ;                 ; --       ; --           ;
; P17      ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; P18      ;            ; --       ; VCC                             ; power  ;                         ; 1.1V                ; --           ;                 ; --       ; --           ;
; P19      ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; P20      ; 200        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; P21      ; 206        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; P22      ; 208        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; P23      ; 192        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; P24      ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; P25      ;            ; 5B       ; VREFB5BN0                       ; power  ;                         ;                     ; --           ;                 ; --       ; --           ;
; P26      ; 212        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; R1       ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; R2       ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; R3       ;            ; --       ; VCCH_GXBL                       ; power  ;                         ; 2.5V                ; --           ;                 ; --       ; --           ;
; R4       ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; R5       ;            ; --       ; VCCE_GXBL                       ; power  ;                         ; 1.1V                ; --           ;                 ; --       ; --           ;
; R6       ; 30         ; 3A       ; #TMS                            ; input  ;                         ;                     ; --           ;                 ; --       ; --           ;
; R7       ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; R8       ; 50         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; R9       ; 48         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; R10      ; 46         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; R11      ; 60         ; 3B       ; mem_cs_n[0]                     ; output ; 1.2-V HSUL              ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; R12      ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; R13      ;            ; --       ; VCC                             ; power  ;                         ; 1.1V                ; --           ;                 ; --       ; --           ;
; R14      ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; R15      ;            ; --       ; VCC                             ; power  ;                         ; 1.1V                ; --           ;                 ; --       ; --           ;
; R16      ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; R17      ;            ; --       ; VCC                             ; power  ;                         ; 1.1V                ; --           ;                 ; --       ; --           ;
; R18      ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; R19      ;            ; --       ; VCC                             ; power  ;                         ; 1.1V                ; --           ;                 ; --       ; --           ;
; R20      ; 198        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; R21      ;            ; 5B       ; VCCPD5B                         ; power  ;                         ; 2.5V                ; --           ;                 ; --       ; --           ;
; R22      ;            ; 5B       ; VCCIO5B                         ; power  ;                         ; 2.5V                ; --           ;                 ; --       ; --           ;
; R23      ; 190        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; R24      ; 194        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; R25      ; 196        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; R26      ; 204        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; T1       ; 9          ; B1L      ; GND                             ;        ;                         ;                     ; --           ;                 ; --       ; --           ;
; T2       ; 8          ; B1L      ; GND                             ;        ;                         ;                     ; --           ;                 ; --       ; --           ;
; T3       ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; T4       ;            ; --       ; VCCH_GXBL                       ; power  ;                         ; 2.5V                ; --           ;                 ; --       ; --           ;
; T5       ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; T6       ; 34         ; 3A       ; #TDI                            ; input  ;                         ;                     ; --           ;                 ; --       ; --           ;
; T7       ; 38         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; T8       ; 40         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; T9       ; 56         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; T10      ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; T11      ; 58         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; T12      ; 66         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; T13      ; 68         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; T14      ;            ; --       ; VCC                             ; power  ;                         ; 1.1V                ; --           ;                 ; --       ; --           ;
; T15      ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; T16      ;            ; --       ; VCC                             ; power  ;                         ; 1.1V                ; --           ;                 ; --       ; --           ;
; T17      ; 132        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; T18      ;            ; --       ; VCC                             ; power  ;                         ; 1.1V                ; --           ;                 ; --       ; --           ;
; T19      ; 179        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; T20      ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; T21      ; 182        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; T22      ; 184        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; T23      ; 186        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; T24      ; 188        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; T25      ;            ; 5B       ; VCCIO5B                         ; power  ;                         ; 2.5V                ; --           ;                 ; --       ; --           ;
; T26      ; 202        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; U1       ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; U2       ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; U3       ;            ; --       ; VCCL_GXBL                       ; power  ;                         ; 1.1V                ; --           ;                 ; --       ; --           ;
; U4       ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; U5       ;            ; --       ; VCCE_GXBL                       ; power  ;                         ; 1.1V                ; --           ;                 ; --       ; --           ;
; U6       ; 31         ; 3A       ; ^AS_DATA3, DATA3                ;        ;                         ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; U7       ; 39         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; U8       ;            ; 3B       ; VCCIO3B                         ; power  ;                         ; 1.2V                ; --           ;                 ; --       ; --           ;
; U9       ; 54         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; U10      ; 81         ; 3B       ; mem_ca[4]                       ; output ; 1.2-V HSUL              ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; U11      ; 79         ; 3B       ; mem_ca[5]                       ; output ; 1.2-V HSUL              ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; U12      ; 100        ; 4A       ; clk125                          ; input  ; LVDS                    ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; U13      ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; U14      ; 108        ; 4A       ; mem_dqs[1]                      ; bidir  ; Differential 1.2-V HSUL ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; U15      ; 148        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; U16      ; 146        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; U17      ; 130        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; U18      ;            ; 4A       ; VCCIO4A                         ; power  ;                         ; 1.2V                ; --           ;                 ; --       ; --           ;
; U19      ; 167        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; U20      ; 181        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; U21      ;            ; 5A       ; VCCPD5A                         ; power  ;                         ; 3.3V                ; --           ;                 ; --       ; --           ;
; U22      ; 177        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; U23      ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; U24      ; 195        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; U25      ; 211        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; U26      ; 213        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; V1       ; 13         ; B1L      ; GND                             ;        ;                         ;                     ; --           ;                 ; --       ; --           ;
; V2       ; 12         ; B1L      ; GND                             ;        ;                         ;                     ; --           ;                 ; --       ; --           ;
; V3       ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; V4       ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; V5       ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; V6       ; 26         ; B0L      ; GND                             ;        ;                         ;                     ; Row I/O      ;                 ; --       ; --           ;
; V7       ; 28         ; 3A       ; #TDO                            ; output ;                         ;                     ; --           ;                 ; --       ; --           ;
; V8       ; 41         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; V9       ; 70         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; V10      ; 72         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; V11      ;            ; 3B       ; VCCIO3B                         ; power  ;                         ; 1.2V                ; --           ;                 ; --       ; --           ;
; V12      ; 98         ; 4A       ; clk125(n)                       ; input  ; LVDS                    ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; V13      ; 92         ; 4A       ; mem_dqs[0]                      ; bidir  ; Differential 1.2-V HSUL ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; V14      ; 106        ; 4A       ; mem_dqs_n[1]                    ; bidir  ; Differential 1.2-V HSUL ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; V15      ; 124        ; 4A       ; mem_dqs[2]                      ; bidir  ; Differential 1.2-V HSUL ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; V16      ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; V17      ; 154        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; V18      ; 156        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; V19      ; 164        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; V20      ; 169        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; V21      ;            ; 5A       ; VCCIO5A                         ; power  ;                         ; 3.3V                ; --           ;                 ; --       ; --           ;
; V22      ; 175        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; V23      ; 183        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; V24      ; 185        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; V25      ; 197        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; V26      ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; W1       ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; W2       ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; W3       ; 10         ; B1L      ; GXB_NC                          ;        ;                         ;                     ; --           ;                 ; --       ; --           ;
; W4       ; 11         ; B1L      ; GXB_NC                          ;        ;                         ;                     ; --           ;                 ; --       ; --           ;
; W5       ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; W6       ; 27         ; B0L      ; GND                             ;        ;                         ;                     ; Row I/O      ;                 ; --       ; --           ;
; W7       ;            ; --       ; VCCA_FPLL                       ; power  ;                         ; 2.5V                ; --           ;                 ; --       ; --           ;
; W8       ; 42         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; W9       ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; W10      ; 69         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; W11      ; 57         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; W12      ; 97         ; 4A       ; mem_dq[5]                       ; bidir  ; 1.2-V HSUL              ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; W13      ; 90         ; 4A       ; mem_dqs_n[0]                    ; bidir  ; Differential 1.2-V HSUL ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; W14      ;            ; 4A       ; VCCIO4A                         ; power  ;                         ; 1.2V                ; --           ;                 ; --       ; --           ;
; W15      ; 122        ; 4A       ; mem_dqs_n[2]                    ; bidir  ; Differential 1.2-V HSUL ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; W16      ; 140        ; 4A       ; mem_dqs[3]                      ; bidir  ; Differential 1.2-V HSUL ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; W17      ; 138        ; 4A       ; mem_dqs_n[3]                    ; bidir  ; Differential 1.2-V HSUL ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; W18      ; 162        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; W19      ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; W20      ; 171        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; W21      ; 173        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; W22      ;            ; --       ; VCCPGM                          ; power  ;                         ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; W23      ;            ; 5A       ; VREFB5AN0                       ; power  ;                         ;                     ; --           ;                 ; --       ; --           ;
; W24      ;            ; 5B       ; VCCIO5B                         ; power  ;                         ; 2.5V                ; --           ;                 ; --       ; --           ;
; W25      ; 207        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; W26      ; 209        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y1       ; 17         ; B0L      ; GND                             ;        ;                         ;                     ; --           ;                 ; --       ; --           ;
; Y2       ; 16         ; B0L      ; GND                             ;        ;                         ;                     ; --           ;                 ; --       ; --           ;
; Y3       ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; Y4       ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; Y5       ; 32         ; 3A       ; #TCK                            ; input  ;                         ;                     ; --           ;                 ; --       ; --           ;
; Y6       ; 29         ; 3A       ; ^nCSO, DATA4                    ;        ;                         ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; Y7       ;            ; 3A       ; VCCIO3A                         ; power  ;                         ; 2.5V                ; --           ;                 ; --       ; --           ;
; Y8       ; 49         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y9       ; 44         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y10      ; 67         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y11      ; 55         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y12      ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; Y13      ; 95         ; 4A       ; mem_dq[4]                       ; bidir  ; 1.2-V HSUL              ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; Y14      ; 89         ; 4A       ; mem_dq[1]                       ; bidir  ; 1.2-V HSUL              ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; Y15      ; 116        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y16      ; 114        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y17      ;            ; 4A       ; VCCIO4A                         ; power  ;                         ; 1.2V                ; --           ;                 ; --       ; --           ;
; Y18      ; 153        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y19      ; 159        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y20      ; 161        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y21      ;            ; --       ; VCCA_FPLL                       ; power  ;                         ; 2.5V                ; --           ;                 ; --       ; --           ;
; Y22      ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; Y23      ; 178        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y24      ; 180        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y25      ; 203        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y26      ; 205        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
+----------+------------+----------+---------------------------------+--------+-------------------------+---------------------+--------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL Summary                                                                                                                                                                    ;
+--------------------------------------------------------------------------------------+---------------+----------------------+-------------------------+------------------------+
; DLL                                                                                  ; Location      ; Low Jitter/Fast Lock ; Cycles Required to Lock ; Delay Control Out Mode ;
+--------------------------------------------------------------------------------------+---------------+----------------------+-------------------------+------------------------+
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|altera_mem_if_dll_cyclonev:dll0|dll_wys_m ; DLL_X68_Y3_N3 ; Low Jitter           ; 1280                    ; normal                 ;
+--------------------------------------------------------------------------------------+---------------+----------------------+-------------------------+------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Optimized GXB Elements                                                                                                                                                                                                                                                                                                                                                                       ;
+------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Preserved Component                                                                                                                ; Removed Component                                                                                                                                                                                                                                       ;
+------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Output Counters                                                                                                                ;                                                                                                                                                                                                                                                         ;
;  LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_pll0:pll0|pll1~PLL_OUTPUT_COUNTER                                               ;                                                                                                                                                                                                                                                         ;
;   --                                                                                                                               ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_pll0:pll0|pll2_phy~PLL_OUTPUT_COUNTER                                                                                                                                                                 ;
;  LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_pll0:pll0|pll6~PLL_OUTPUT_COUNTER                                               ;                                                                                                                                                                                                                                                         ;
;   --                                                                                                                               ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_pll0:pll0|pll6_phy~PLL_OUTPUT_COUNTER                                                                                                                                                                 ;
; PHY Clock Buffers                                                                                                                  ;                                                                                                                                                                                                                                                         ;
;  LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_ldc:memphy_ldc|phy_clkbuf ;                                                                                                                                                                                                                                                         ;
;   --                                                                                                                               ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|phy_clkbuf ;
;   --                                                                                                                               ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|phy_clkbuf ;
;   --                                                                                                                               ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|phy_clkbuf ;
;   --                                                                                                                               ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|phy_clkbuf ;
;   --                                                                                                                               ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|LPDDR2_p0_acv_ldc:address_gen[13].acv_ac_ldc|phy_clkbuf                   ;
;   --                                                                                                                               ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|LPDDR2_p0_acv_ldc:address_gen[14].acv_ac_ldc|phy_clkbuf                   ;
;   --                                                                                                                               ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|LPDDR2_p0_acv_ldc:address_gen[9].acv_ac_ldc|phy_clkbuf                    ;
;   --                                                                                                                               ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|LPDDR2_p0_acv_ldc:address_gen[8].acv_ac_ldc|phy_clkbuf                    ;
;   --                                                                                                                               ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|LPDDR2_p0_acv_ldc:address_gen[7].acv_ac_ldc|phy_clkbuf                    ;
;   --                                                                                                                               ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|LPDDR2_p0_acv_ldc:address_gen[6].acv_ac_ldc|phy_clkbuf                    ;
;   --                                                                                                                               ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|LPDDR2_p0_acv_ldc:address_gen[5].acv_ac_ldc|phy_clkbuf                    ;
;   --                                                                                                                               ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|LPDDR2_p0_acv_ldc:address_gen[4].acv_ac_ldc|phy_clkbuf                    ;
;   --                                                                                                                               ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|LPDDR2_p0_acv_ldc:address_gen[3].acv_ac_ldc|phy_clkbuf                    ;
;   --                                                                                                                               ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|LPDDR2_p0_acv_ldc:address_gen[2].acv_ac_ldc|phy_clkbuf                    ;
;   --                                                                                                                               ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|LPDDR2_p0_acv_ldc:address_gen[1].acv_ac_ldc|phy_clkbuf                    ;
;   --                                                                                                                               ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|LPDDR2_p0_acv_ldc:address_gen[0].acv_ac_ldc|phy_clkbuf                    ;
;   --                                                                                                                               ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|clock_gen[0].phy_clkbuf                                                   ;
+------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; I/O Assignment Warnings                             ;
+--------------+--------------------------------------+
; Pin Name     ; Reason                               ;
+--------------+--------------------------------------+
; Uart_tx      ; Incomplete set of assignments        ;
; LED_uart[0]  ; Missing drive strength and slew rate ;
; LED_uart[1]  ; Missing drive strength and slew rate ;
; LED_uart[2]  ; Missing drive strength and slew rate ;
; LED_uart[3]  ; Missing drive strength and slew rate ;
; LED_uart[4]  ; Missing drive strength and slew rate ;
; LED_uart[5]  ; Missing drive strength and slew rate ;
; LED_uart[6]  ; Missing drive strength and slew rate ;
; LED_uart[7]  ; Missing drive strength and slew rate ;
; sdram_fl_led ; Missing drive strength and slew rate ;
+--------------+--------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Usage Summary                                                                                                                                                                                                        ;
+------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+
;                                                                                                      ;                                                                                                                   ;
+------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_pll0:pll0|pll1~FRACTIONAL_PLL                      ;                                                                                                                   ;
;     -- PLL Type                                                                                      ; Integer PLL                                                                                                       ;
;     -- PLL Location                                                                                  ; FRACTIONALPLL_X68_Y1_N0                                                                                           ;
;     -- PLL Feedback clock type                                                                       ; Global Clock                                                                                                      ;
;     -- PLL Bandwidth                                                                                 ; Auto                                                                                                              ;
;         -- PLL Bandwidth Range                                                                       ; 400000 to 300000 Hz                                                                                               ;
;     -- Reference Clock Frequency                                                                     ; 125.0 MHz                                                                                                         ;
;     -- Reference Clock Sourced by                                                                    ; Dedicated Pin                                                                                                     ;
;     -- PLL VCO Frequency                                                                             ; 1600.0 MHz                                                                                                        ;
;     -- PLL Operation Mode                                                                            ; Normal                                                                                                            ;
;     -- PLL Freq Min Lock                                                                             ; 50.000000 MHz                                                                                                     ;
;     -- PLL Freq Max Lock                                                                             ; 125.000000 MHz                                                                                                    ;
;     -- PLL Enable                                                                                    ; On                                                                                                                ;
;     -- PLL Fractional Division                                                                       ; N/A                                                                                                               ;
;     -- M Counter                                                                                     ; 128                                                                                                               ;
;     -- N Counter                                                                                     ; 10                                                                                                                ;
;     -- PLL Refclk Select                                                                             ;                                                                                                                   ;
;             -- PLL Refclk Select Location                                                            ; PLLREFCLKSELECT_X68_Y7_N0                                                                                         ;
;             -- PLL Reference Clock Input 0 source                                                    ; clk_0                                                                                                             ;
;             -- PLL Reference Clock Input 1 source                                                    ; ref_clk1                                                                                                          ;
;             -- ADJPLLIN source                                                                       ; N/A                                                                                                               ;
;             -- CORECLKIN source                                                                      ; N/A                                                                                                               ;
;             -- IQTXRXCLKIN source                                                                    ; N/A                                                                                                               ;
;             -- PLLIQCLKIN source                                                                     ; N/A                                                                                                               ;
;             -- RXIQCLKIN source                                                                      ; N/A                                                                                                               ;
;             -- CLKIN(0) source                                                                       ; clk125~input                                                                                                      ;
;             -- CLKIN(1) source                                                                       ; N/A                                                                                                               ;
;             -- CLKIN(2) source                                                                       ; N/A                                                                                                               ;
;             -- CLKIN(3) source                                                                       ; N/A                                                                                                               ;
;     -- PLL Output Counter                                                                            ;                                                                                                                   ;
;         -- LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_pll0:pll0|pll1~PLL_OUTPUT_COUNTER       ;                                                                                                                   ;
;             -- Output Clock Frequency                                                                ; 320.0 MHz                                                                                                         ;
;             -- Output Clock Location                                                                 ; PLLOUTPUTCOUNTER_X68_Y2_N1                                                                                        ;
;             -- C Counter Odd Divider Even Duty Enable                                                ; On                                                                                                                ;
;             -- Duty Cycle                                                                            ; 50.0000                                                                                                           ;
;             -- Phase Shift                                                                           ; 0.000000 degrees                                                                                                  ;
;             -- C Counter                                                                             ; 5                                                                                                                 ;
;             -- C Counter PH Mux PRST                                                                 ; 0                                                                                                                 ;
;             -- C Counter PRST                                                                        ; 1                                                                                                                 ;
;         -- LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_pll0:pll0|pll7~PLL_OUTPUT_COUNTER       ;                                                                                                                   ;
;             -- Output Clock Frequency                                                                ; 21.333333 MHz                                                                                                     ;
;             -- Output Clock Location                                                                 ; PLLOUTPUTCOUNTER_X68_Y6_N1                                                                                        ;
;             -- C Counter Odd Divider Even Duty Enable                                                ; On                                                                                                                ;
;             -- Duty Cycle                                                                            ; 50.0000                                                                                                           ;
;             -- Phase Shift                                                                           ; 0.000000 degrees                                                                                                  ;
;             -- C Counter                                                                             ; 75                                                                                                                ;
;             -- C Counter PH Mux PRST                                                                 ; 0                                                                                                                 ;
;             -- C Counter PRST                                                                        ; 1                                                                                                                 ;
;         -- LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_pll0:pll0|pll3~PLL_OUTPUT_COUNTER       ;                                                                                                                   ;
;             -- Output Clock Frequency                                                                ; 320.0 MHz                                                                                                         ;
;             -- Output Clock Location                                                                 ; PLLOUTPUTCOUNTER_X68_Y1_N1                                                                                        ;
;             -- C Counter Odd Divider Even Duty Enable                                                ; On                                                                                                                ;
;             -- Duty Cycle                                                                            ; 50.0000                                                                                                           ;
;             -- Phase Shift                                                                           ; 270.000000 degrees                                                                                                ;
;             -- C Counter                                                                             ; 5                                                                                                                 ;
;             -- C Counter PH Mux PRST                                                                 ; 6                                                                                                                 ;
;             -- C Counter PRST                                                                        ; 4                                                                                                                 ;
;         -- LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_pll0:pll0|pll6~PLL_OUTPUT_COUNTER       ;                                                                                                                   ;
;             -- Output Clock Frequency                                                                ; 64.0 MHz                                                                                                          ;
;             -- Output Clock Location                                                                 ; PLLOUTPUTCOUNTER_X68_Y3_N1                                                                                        ;
;             -- C Counter Odd Divider Even Duty Enable                                                ; On                                                                                                                ;
;             -- Duty Cycle                                                                            ; 50.0000                                                                                                           ;
;             -- Phase Shift                                                                           ; 354.600000 degrees                                                                                                ;
;             -- C Counter                                                                             ; 25                                                                                                                ;
;             -- C Counter PH Mux PRST                                                                 ; 5                                                                                                                 ;
;             -- C Counter PRST                                                                        ; 25                                                                                                                ;
;                                                                                                      ;                                                                                                                   ;
; PLL:PLL_inst|PLL_0002:pll_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL                ;                                                                                                                   ;
;     -- PLL Type                                                                                      ; Integer PLL                                                                                                       ;
;     -- PLL Location                                                                                  ; FRACTIONALPLL_X0_Y1_N0                                                                                            ;
;     -- PLL Feedback clock type                                                                       ; none                                                                                                              ;
;     -- PLL Bandwidth                                                                                 ; Auto                                                                                                              ;
;         -- PLL Bandwidth Range                                                                       ; 800000 to 400000 Hz                                                                                               ;
;     -- Reference Clock Frequency                                                                     ; 125.0 MHz                                                                                                         ;
;     -- Reference Clock Sourced by                                                                    ; Dedicated Pin                                                                                                     ;
;     -- PLL VCO Frequency                                                                             ; 320.0 MHz                                                                                                         ;
;     -- PLL Operation Mode                                                                            ; Direct                                                                                                            ;
;     -- PLL Freq Min Lock                                                                             ; 125.000000 MHz                                                                                                    ;
;     -- PLL Freq Max Lock                                                                             ; 312.500000 MHz                                                                                                    ;
;     -- PLL Enable                                                                                    ; On                                                                                                                ;
;     -- PLL Fractional Division                                                                       ; N/A                                                                                                               ;
;     -- M Counter                                                                                     ; 64                                                                                                                ;
;     -- N Counter                                                                                     ; 25                                                                                                                ;
;     -- PLL Refclk Select                                                                             ;                                                                                                                   ;
;             -- PLL Refclk Select Location                                                            ; PLLREFCLKSELECT_X0_Y7_N0                                                                                          ;
;             -- PLL Reference Clock Input 0 source                                                    ; core_ref_clk                                                                                                      ;
;             -- PLL Reference Clock Input 1 source                                                    ; ref_clk1                                                                                                          ;
;             -- ADJPLLIN source                                                                       ; N/A                                                                                                               ;
;             -- CORECLKIN source                                                                      ; ALTCLK:ALTCLK_inst|ALTCLK_altclkctrl_0:altclkctrl_0|ALTCLK_altclkctrl_0_sub:ALTCLK_altclkctrl_0_sub_component|sd1 ;
;             -- IQTXRXCLKIN source                                                                    ; N/A                                                                                                               ;
;             -- PLLIQCLKIN source                                                                     ; N/A                                                                                                               ;
;             -- RXIQCLKIN source                                                                      ; N/A                                                                                                               ;
;             -- CLKIN(0) source                                                                       ; N/A                                                                                                               ;
;             -- CLKIN(1) source                                                                       ; N/A                                                                                                               ;
;             -- CLKIN(2) source                                                                       ; N/A                                                                                                               ;
;             -- CLKIN(3) source                                                                       ; N/A                                                                                                               ;
;     -- PLL Output Counter                                                                            ;                                                                                                                   ;
;         -- PLL:PLL_inst|PLL_0002:pll_inst|altera_pll:altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER ;                                                                                                                   ;
;             -- Output Clock Frequency                                                                ; 160.0 MHz                                                                                                         ;
;             -- Output Clock Location                                                                 ; PLLOUTPUTCOUNTER_X0_Y0_N1                                                                                         ;
;             -- C Counter Odd Divider Even Duty Enable                                                ; Off                                                                                                               ;
;             -- Duty Cycle                                                                            ; 50.0000                                                                                                           ;
;             -- Phase Shift                                                                           ; 0.000000 degrees                                                                                                  ;
;             -- C Counter                                                                             ; 2                                                                                                                 ;
;             -- C Counter PH Mux PRST                                                                 ; 0                                                                                                                 ;
;             -- C Counter PRST                                                                        ; 1                                                                                                                 ;
;                                                                                                      ;                                                                                                                   ;
+------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                                          ; ALMs needed [=A-B+C] ; [A] ALMs used in final placement ; [B] Estimate of ALMs recoverable by dense packing ; [C] Estimate of ALMs unavailable ; ALMs used for memory ; Combinational ALUTs ; Dedicated Logic Registers ; I/O Registers ; Block Memory Bits ; M10Ks ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                             ; Entity Name                                                          ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------+--------------+
; |top                                                                                                                                                ; 1746.5 (62.5)        ; 1913.0 (70.0)                    ; 195.0 (8.0)                                       ; 28.5 (0.5)                       ; 40.0 (0.0)           ; 2507 (80)           ; 1948 (127)                ; 200 (200)     ; 116736            ; 18    ; 0          ; 75   ; 0            ; |top                                                                                                                                                                                                                                                                                                            ; top                                                                  ; work         ;
;    |ALTCLK:ALTCLK_inst|                                                                                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|ALTCLK:ALTCLK_inst                                                                                                                                                                                                                                                                                         ; ALTCLK                                                               ; altclk       ;
;       |ALTCLK_altclkctrl_0:altclkctrl_0|                                                                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|ALTCLK:ALTCLK_inst|ALTCLK_altclkctrl_0:altclkctrl_0                                                                                                                                                                                                                                                        ; ALTCLK_altclkctrl_0                                                  ; ALTCLK       ;
;          |ALTCLK_altclkctrl_0_sub:ALTCLK_altclkctrl_0_sub_component|                                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|ALTCLK:ALTCLK_inst|ALTCLK_altclkctrl_0:altclkctrl_0|ALTCLK_altclkctrl_0_sub:ALTCLK_altclkctrl_0_sub_component                                                                                                                                                                                              ; ALTCLK_altclkctrl_0_sub                                              ; ALTCLK       ;
;    |LPDDR2:LPDDR2_inst|                                                                                                                             ; 1635.0 (0.0)         ; 1784.0 (0.0)                     ; 177.0 (0.0)                                       ; 28.0 (0.0)                       ; 40.0 (0.0)           ; 2347 (0)            ; 1751 (0)                  ; 0 (0)         ; 116736            ; 18    ; 0          ; 0    ; 0            ; |top|LPDDR2:LPDDR2_inst                                                                                                                                                                                                                                                                                         ; LPDDR2                                                               ; lpddr2       ;
;       |LPDDR2_0002:lpddr2_inst|                                                                                                                     ; 1635.0 (0.0)         ; 1784.0 (0.0)                     ; 177.0 (0.0)                                       ; 28.0 (0.0)                       ; 40.0 (0.0)           ; 2347 (0)            ; 1751 (0)                  ; 0 (0)         ; 116736            ; 18    ; 0          ; 0    ; 0            ; |top|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst                                                                                                                                                                                                                                                                 ; LPDDR2_0002                                                          ; LPDDR2       ;
;          |LPDDR2_p0:p0|                                                                                                                             ; 9.8 (0.0)            ; 14.2 (0.0)                       ; 4.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (0)              ; 29 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0                                                                                                                                                                                                                                                    ; LPDDR2_p0                                                            ; LPDDR2       ;
;             |LPDDR2_p0_acv_hard_memphy:umemphy|                                                                                                     ; 9.8 (6.0)            ; 14.2 (6.5)                       ; 4.3 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (12)             ; 29 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy                                                                                                                                                                                                                  ; LPDDR2_p0_acv_hard_memphy                                            ; LPDDR2       ;
;                |LPDDR2_p0_acv_hard_io_pads:uio_pads|                                                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads                                                                                                                                                                              ; LPDDR2_p0_acv_hard_io_pads                                           ; LPDDR2       ;
;                   |LPDDR2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads                                                                                                                              ; LPDDR2_p0_acv_hard_addr_cmd_pads                                     ; LPDDR2       ;
;                      |LPDDR2_p0_acv_ldc:address_gen[0].acv_ac_ldc|                                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|LPDDR2_p0_acv_ldc:address_gen[0].acv_ac_ldc                                                                                  ; LPDDR2_p0_acv_ldc                                                    ; LPDDR2       ;
;                      |LPDDR2_p0_acv_ldc:address_gen[14].acv_ac_ldc|                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|LPDDR2_p0_acv_ldc:address_gen[14].acv_ac_ldc                                                                                 ; LPDDR2_p0_acv_ldc                                                    ; LPDDR2       ;
;                      |LPDDR2_p0_acv_ldc:address_gen[8].acv_ac_ldc|                                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|LPDDR2_p0_acv_ldc:address_gen[8].acv_ac_ldc                                                                                  ; LPDDR2_p0_acv_ldc                                                    ; LPDDR2       ;
;                      |LPDDR2_p0_clock_pair_generator:clock_gen[0].uclk_generator|                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|LPDDR2_p0_clock_pair_generator:clock_gen[0].uclk_generator                                                                   ; LPDDR2_p0_clock_pair_generator                                       ; LPDDR2       ;
;                      |LPDDR2_p0_generic_ddio:uaddress_pad|                                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|LPDDR2_p0_generic_ddio:uaddress_pad                                                                                          ; LPDDR2_p0_generic_ddio                                               ; LPDDR2       ;
;                      |LPDDR2_p0_generic_ddio:ucmd_pad|                                                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|LPDDR2_p0_generic_ddio:ucmd_pad                                                                                              ; LPDDR2_p0_generic_ddio                                               ; LPDDR2       ;
;                      |altddio_out:clock_gen[0].umem_ck_pad|                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad                                                                                         ; altddio_out                                                          ; work         ;
;                         |ddio_out_uqe:auto_generated|                                                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad|ddio_out_uqe:auto_generated                                                             ; ddio_out_uqe                                                         ; work         ;
;                   |LPDDR2_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|                                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs                                                                                                                                  ; LPDDR2_p0_altdqdqs                                                   ; LPDDR2       ;
;                      |altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|                                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst                                                               ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2                   ; LPDDR2       ;
;                   |LPDDR2_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|                                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs                                                                                                                                  ; LPDDR2_p0_altdqdqs                                                   ; LPDDR2       ;
;                      |altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|                                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst                                                               ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2                   ; LPDDR2       ;
;                   |LPDDR2_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|                                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs                                                                                                                                  ; LPDDR2_p0_altdqdqs                                                   ; LPDDR2       ;
;                      |altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|                                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst                                                               ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2                   ; LPDDR2       ;
;                   |LPDDR2_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|                                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs                                                                                                                                  ; LPDDR2_p0_altdqdqs                                                   ; LPDDR2       ;
;                      |altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|                                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst                                                               ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2                   ; LPDDR2       ;
;                |LPDDR2_p0_acv_ldc:memphy_ldc|                                                                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_ldc:memphy_ldc                                                                                                                                                                                     ; LPDDR2_p0_acv_ldc                                                    ; LPDDR2       ;
;                |LPDDR2_p0_reset:ureset|                                                                                                             ; 3.8 (0.5)            ; 7.7 (0.5)                        ; 3.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (1)               ; 17 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_reset:ureset                                                                                                                                                                                           ; LPDDR2_p0_reset                                                      ; LPDDR2       ;
;                   |LPDDR2_p0_reset_sync:ureset_avl_clk|                                                                                             ; 0.3 (0.3)            ; 1.0 (1.0)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_reset:ureset|LPDDR2_p0_reset_sync:ureset_avl_clk                                                                                                                                                       ; LPDDR2_p0_reset_sync                                                 ; LPDDR2       ;
;                   |LPDDR2_p0_reset_sync:ureset_scc_clk|                                                                                             ; 3.0 (3.0)            ; 6.2 (6.2)                        ; 3.2 (3.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 15 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_reset:ureset|LPDDR2_p0_reset_sync:ureset_scc_clk                                                                                                                                                       ; LPDDR2_p0_reset_sync                                                 ; LPDDR2       ;
;          |LPDDR2_pll0:pll0|                                                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_pll0:pll0                                                                                                                                                                                                                                                ; LPDDR2_pll0                                                          ; LPDDR2       ;
;          |LPDDR2_s0:s0|                                                                                                                             ; 1625.2 (0.0)         ; 1769.8 (0.0)                     ; 172.7 (0.0)                                       ; 28.0 (0.0)                       ; 40.0 (0.0)           ; 2332 (0)            ; 1722 (0)                  ; 0 (0)         ; 116736            ; 18    ; 0          ; 0    ; 0            ; |top|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0                                                                                                                                                                                                                                                    ; LPDDR2_s0                                                            ; LPDDR2       ;
;             |LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|                                                                                         ; 177.9 (0.0)          ; 203.6 (0.0)                      ; 28.9 (0.0)                                        ; 3.3 (0.0)                        ; 0.0 (0.0)            ; 335 (0)             ; 108 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                      ; LPDDR2_s0_mm_interconnect_0                                          ; LPDDR2       ;
;                |LPDDR2_s0_mm_interconnect_0_cmd_demux:cmd_demux|                                                                                    ; 7.2 (7.2)            ; 7.3 (7.3)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|LPDDR2_s0_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                      ; LPDDR2_s0_mm_interconnect_0_cmd_demux                                ; LPDDR2       ;
;                |LPDDR2_s0_mm_interconnect_0_cmd_demux_001:cmd_demux_001|                                                                            ; 3.2 (3.2)            ; 3.5 (3.5)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|LPDDR2_s0_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                              ; LPDDR2_s0_mm_interconnect_0_cmd_demux_001                            ; LPDDR2       ;
;                |LPDDR2_s0_mm_interconnect_0_cmd_demux_001:rsp_demux|                                                                                ; 0.3 (0.3)            ; 0.6 (0.6)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|LPDDR2_s0_mm_interconnect_0_cmd_demux_001:rsp_demux                                                                                                                                                  ; LPDDR2_s0_mm_interconnect_0_cmd_demux_001                            ; LPDDR2       ;
;                |LPDDR2_s0_mm_interconnect_0_cmd_demux_001:rsp_demux_001|                                                                            ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|LPDDR2_s0_mm_interconnect_0_cmd_demux_001:rsp_demux_001                                                                                                                                              ; LPDDR2_s0_mm_interconnect_0_cmd_demux_001                            ; LPDDR2       ;
;                |LPDDR2_s0_mm_interconnect_0_cmd_demux_001:rsp_demux_002|                                                                            ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|LPDDR2_s0_mm_interconnect_0_cmd_demux_001:rsp_demux_002                                                                                                                                              ; LPDDR2_s0_mm_interconnect_0_cmd_demux_001                            ; LPDDR2       ;
;                |LPDDR2_s0_mm_interconnect_0_cmd_mux:cmd_mux|                                                                                        ; 31.5 (29.2)          ; 36.0 (33.7)                      ; 4.7 (4.7)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 68 (64)             ; 4 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|LPDDR2_s0_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                          ; LPDDR2_s0_mm_interconnect_0_cmd_mux                                  ; LPDDR2       ;
;                   |altera_merlin_arbitrator:arb|                                                                                                    ; 2.3 (1.7)            ; 2.3 (1.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (3)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|LPDDR2_s0_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb                                                                                                                             ; altera_merlin_arbitrator                                             ; LPDDR2       ;
;                      |altera_merlin_arb_adder:adder|                                                                                                ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|LPDDR2_s0_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder                                                                                               ; altera_merlin_arb_adder                                              ; LPDDR2       ;
;                |LPDDR2_s0_mm_interconnect_0_cmd_mux:cmd_mux_001|                                                                                    ; 29.5 (24.5)          ; 29.4 (25.3)                      ; 0.4 (1.2)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 56 (51)             ; 4 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|LPDDR2_s0_mm_interconnect_0_cmd_mux:cmd_mux_001                                                                                                                                                      ; LPDDR2_s0_mm_interconnect_0_cmd_mux                                  ; LPDDR2       ;
;                   |altera_merlin_arbitrator:arb|                                                                                                    ; 4.1 (3.7)            ; 4.1 (3.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (4)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|LPDDR2_s0_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb                                                                                                                         ; altera_merlin_arbitrator                                             ; LPDDR2       ;
;                      |altera_merlin_arb_adder:adder|                                                                                                ; 0.4 (0.4)            ; 0.4 (0.4)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|LPDDR2_s0_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder                                                                                           ; altera_merlin_arb_adder                                              ; LPDDR2       ;
;                |LPDDR2_s0_mm_interconnect_0_cmd_mux:cmd_mux_002|                                                                                    ; 25.6 (23.6)          ; 26.0 (24.0)                      ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 55 (51)             ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|LPDDR2_s0_mm_interconnect_0_cmd_mux:cmd_mux_002                                                                                                                                                      ; LPDDR2_s0_mm_interconnect_0_cmd_mux                                  ; LPDDR2       ;
;                   |altera_merlin_arbitrator:arb|                                                                                                    ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|LPDDR2_s0_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb                                                                                                                         ; altera_merlin_arbitrator                                             ; LPDDR2       ;
;                |LPDDR2_s0_mm_interconnect_0_router:router|                                                                                          ; 2.7 (2.7)            ; 2.7 (2.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|LPDDR2_s0_mm_interconnect_0_router:router                                                                                                                                                            ; LPDDR2_s0_mm_interconnect_0_router                                   ; LPDDR2       ;
;                |LPDDR2_s0_mm_interconnect_0_rsp_mux:rsp_mux|                                                                                        ; 24.9 (24.9)          ; 25.8 (25.8)                      ; 1.8 (1.8)                                         ; 0.9 (0.9)                        ; 0.0 (0.0)            ; 49 (49)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|LPDDR2_s0_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                          ; LPDDR2_s0_mm_interconnect_0_rsp_mux                                  ; LPDDR2       ;
;                |LPDDR2_s0_mm_interconnect_0_rsp_mux_001:rsp_mux_001|                                                                                ; 10.4 (10.4)          ; 13.7 (13.7)                      ; 3.4 (3.4)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 32 (32)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|LPDDR2_s0_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                                                  ; LPDDR2_s0_mm_interconnect_0_rsp_mux_001                              ; LPDDR2       ;
;                |altera_avalon_sc_fifo:hphy_bridge_s0_agent_rsp_fifo|                                                                                ; 2.7 (2.7)            ; 2.7 (2.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hphy_bridge_s0_agent_rsp_fifo                                                                                                                                                  ; altera_avalon_sc_fifo                                                ; LPDDR2       ;
;                |altera_avalon_sc_fifo:sequencer_mem_s1_agent_rsp_fifo|                                                                              ; 3.6 (3.6)            ; 3.6 (3.6)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_mem_s1_agent_rsp_fifo                                                                                                                                                ; altera_avalon_sc_fifo                                                ; LPDDR2       ;
;                |altera_avalon_sc_fifo:sequencer_trk_mgr_inst_trks_agent_rsp_fifo|                                                                   ; 1.2 (1.2)            ; 1.7 (1.7)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_trk_mgr_inst_trks_agent_rsp_fifo                                                                                                                                     ; altera_avalon_sc_fifo                                                ; LPDDR2       ;
;                |altera_avalon_sc_fifo:trk_mm_bridge_s0_agent_rsp_fifo|                                                                              ; 6.3 (6.3)            ; 6.3 (6.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:trk_mm_bridge_s0_agent_rsp_fifo                                                                                                                                                ; altera_avalon_sc_fifo                                                ; LPDDR2       ;
;                |altera_merlin_master_agent:cpu_inst_data_master_agent|                                                                              ; 0.3 (0.3)            ; 1.0 (1.0)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_inst_data_master_agent                                                                                                                                                ; altera_merlin_master_agent                                           ; LPDDR2       ;
;                |altera_merlin_master_translator:cpu_inst_data_master_translator|                                                                    ; 7.3 (7.3)            ; 7.8 (7.8)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_inst_data_master_translator                                                                                                                                      ; altera_merlin_master_translator                                      ; LPDDR2       ;
;                |altera_merlin_master_translator:cpu_inst_instruction_master_translator|                                                             ; 0.9 (0.9)            ; 0.9 (0.9)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_inst_instruction_master_translator                                                                                                                               ; altera_merlin_master_translator                                      ; LPDDR2       ;
;                |altera_merlin_master_translator:sequencer_trk_mgr_inst_trkm_translator|                                                             ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:sequencer_trk_mgr_inst_trkm_translator                                                                                                                               ; altera_merlin_master_translator                                      ; LPDDR2       ;
;                |altera_merlin_slave_agent:hphy_bridge_s0_agent|                                                                                     ; 3.8 (3.8)            ; 3.8 (3.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hphy_bridge_s0_agent                                                                                                                                                       ; altera_merlin_slave_agent                                            ; LPDDR2       ;
;                |altera_merlin_slave_agent:sequencer_mem_s1_agent|                                                                                   ; 0.3 (0.3)            ; 0.5 (0.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sequencer_mem_s1_agent                                                                                                                                                     ; altera_merlin_slave_agent                                            ; LPDDR2       ;
;                |altera_merlin_slave_agent:sequencer_trk_mgr_inst_trks_agent|                                                                        ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sequencer_trk_mgr_inst_trks_agent                                                                                                                                          ; altera_merlin_slave_agent                                            ; LPDDR2       ;
;                |altera_merlin_slave_translator:hphy_bridge_s0_translator|                                                                           ; 0.2 (0.2)            ; 15.5 (15.5)                      ; 15.3 (15.3)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 34 (34)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hphy_bridge_s0_translator                                                                                                                                             ; altera_merlin_slave_translator                                       ; LPDDR2       ;
;                |altera_merlin_slave_translator:sequencer_mem_s1_translator|                                                                         ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_mem_s1_translator                                                                                                                                           ; altera_merlin_slave_translator                                       ; LPDDR2       ;
;                |altera_merlin_slave_translator:sequencer_trk_mgr_inst_trks_translator|                                                              ; 10.8 (10.8)          ; 12.0 (12.0)                      ; 2.7 (2.7)                                         ; 1.6 (1.6)                        ; 0.0 (0.0)            ; 4 (4)               ; 33 (33)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_trk_mgr_inst_trks_translator                                                                                                                                ; altera_merlin_slave_translator                                       ; LPDDR2       ;
;             |LPDDR2_s0_mm_interconnect_1:mm_interconnect_1|                                                                                         ; 28.7 (0.0)           ; 27.7 (0.0)                       ; 0.0 (0.0)                                         ; 1.0 (0.0)                        ; 0.0 (0.0)            ; 38 (0)              ; 30 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_1:mm_interconnect_1                                                                                                                                                                                                      ; LPDDR2_s0_mm_interconnect_1                                          ; LPDDR2       ;
;                |LPDDR2_s0_mm_interconnect_1_cmd_demux:cmd_demux|                                                                                    ; 1.7 (1.7)            ; 1.7 (1.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_1:mm_interconnect_1|LPDDR2_s0_mm_interconnect_1_cmd_demux:cmd_demux                                                                                                                                                      ; LPDDR2_s0_mm_interconnect_1_cmd_demux                                ; LPDDR2       ;
;                |LPDDR2_s0_mm_interconnect_1_router:router|                                                                                          ; 5.3 (5.3)            ; 5.3 (5.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_1:mm_interconnect_1|LPDDR2_s0_mm_interconnect_1_router:router                                                                                                                                                            ; LPDDR2_s0_mm_interconnect_1_router                                   ; LPDDR2       ;
;                |altera_avalon_sc_fifo:sequencer_reg_file_inst_avl_agent_rsp_fifo|                                                                   ; 3.5 (3.5)            ; 3.5 (3.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sequencer_reg_file_inst_avl_agent_rsp_fifo                                                                                                                                     ; altera_avalon_sc_fifo                                                ; LPDDR2       ;
;                |altera_avalon_sc_fifo:sequencer_scc_mgr_inst_avl_agent_rsp_fifo|                                                                    ; 2.5 (2.5)            ; 2.7 (2.7)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sequencer_scc_mgr_inst_avl_agent_rsp_fifo                                                                                                                                      ; altera_avalon_sc_fifo                                                ; LPDDR2       ;
;                |altera_merlin_slave_agent:sequencer_reg_file_inst_avl_agent|                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sequencer_reg_file_inst_avl_agent                                                                                                                                          ; altera_merlin_slave_agent                                            ; LPDDR2       ;
;                |altera_merlin_slave_agent:sequencer_scc_mgr_inst_avl_agent|                                                                         ; 1.7 (1.7)            ; 1.7 (1.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sequencer_scc_mgr_inst_avl_agent                                                                                                                                           ; altera_merlin_slave_agent                                            ; LPDDR2       ;
;                |altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|                                                              ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator                                                                                                                                ; altera_merlin_slave_translator                                       ; LPDDR2       ;
;                |altera_merlin_slave_translator:sequencer_scc_mgr_inst_avl_translator|                                                               ; 8.9 (8.9)            ; 7.9 (7.9)                        ; 0.0 (0.0)                                         ; 1.0 (1.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 15 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sequencer_scc_mgr_inst_avl_translator                                                                                                                                 ; altera_merlin_slave_translator                                       ; LPDDR2       ;
;                |altera_merlin_traffic_limiter:trk_mm_bridge_m0_limiter|                                                                             ; 3.8 (3.8)            ; 3.8 (3.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:trk_mm_bridge_m0_limiter                                                                                                                                               ; altera_merlin_traffic_limiter                                        ; LPDDR2       ;
;             |altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|                                                                                ; 256.5 (256.2)        ; 289.5 (289.0)                    ; 35.1 (34.9)                                       ; 2.1 (2.1)                        ; 0.0 (0.0)            ; 422 (422)           ; 349 (347)                 ; 0 (0)         ; 2048              ; 2     ; 0          ; 0    ; 0            ; |top|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst                                                                                                                                                                                             ; altera_mem_if_sequencer_cpu_cv_synth_cpu_inst                        ; LPDDR2       ;
;                |altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a| ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |top|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a                                                          ; altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module ; LPDDR2       ;
;                   |altsyncram:the_altsyncram|                                                                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |top|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a|altsyncram:the_altsyncram                                ; altsyncram                                                           ; work         ;
;                      |altsyncram_mri1:auto_generated|                                                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |top|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a|altsyncram:the_altsyncram|altsyncram_mri1:auto_generated ; altsyncram_mri1                                                      ; work         ;
;                |altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b| ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |top|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b                                                          ; altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module ; LPDDR2       ;
;                   |altsyncram:the_altsyncram|                                                                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |top|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b|altsyncram:the_altsyncram                                ; altsyncram                                                           ; work         ;
;                      |altsyncram_mri1:auto_generated|                                                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |top|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b|altsyncram:the_altsyncram|altsyncram_mri1:auto_generated ; altsyncram_mri1                                                      ; work         ;
;                |altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench:the_altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench|              ; 0.3 (0.3)            ; 0.5 (0.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench:the_altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench                                                                       ; altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench             ; LPDDR2       ;
;             |altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem|                                                                             ; 0.3 (0.3)            ; 0.5 (0.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 114688            ; 16    ; 0          ; 0    ; 0            ; |top|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem                                                                                                                                                                                          ; altera_mem_if_sequencer_mem_no_ifdef_params                          ; LPDDR2       ;
;                |altsyncram:the_altsyncram|                                                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 114688            ; 16    ; 0          ; 0    ; 0            ; |top|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem|altsyncram:the_altsyncram                                                                                                                                                                ; altsyncram                                                           ; work         ;
;                   |altsyncram_56j1:auto_generated|                                                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 114688            ; 16    ; 0          ; 0    ; 0            ; |top|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem|altsyncram:the_altsyncram|altsyncram_56j1:auto_generated                                                                                                                                 ; altsyncram_56j1                                                      ; work         ;
;             |altera_mem_if_sequencer_rst:sequencer_rst|                                                                                             ; 5.2 (5.2)            ; 7.2 (7.2)                        ; 2.0 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 17 (17)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst                                                                                                                                                                                                          ; altera_mem_if_sequencer_rst                                          ; LPDDR2       ;
;             |altera_mem_if_simple_avalon_mm_bridge:hphy_bridge|                                                                                     ; 1.3 (1.3)            ; 1.3 (1.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|altera_mem_if_simple_avalon_mm_bridge:hphy_bridge                                                                                                                                                                                                  ; altera_mem_if_simple_avalon_mm_bridge                                ; LPDDR2       ;
;             |sequencer_reg_file:sequencer_reg_file_inst|                                                                                            ; 26.8 (5.8)           ; 27.8 (6.0)                       ; 0.9 (0.2)                                         ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 9 (9)               ; 9 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_reg_file:sequencer_reg_file_inst                                                                                                                                                                                                         ; sequencer_reg_file                                                   ; LPDDR2       ;
;                |altsyncram:altsyncram_component|                                                                                                    ; 21.0 (0.0)           ; 21.8 (0.0)                       ; 0.8 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 0 (0)               ; 4 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component                                                                                                                                                                         ; altsyncram                                                           ; work         ;
;                   |altsyncram_c9v1:auto_generated|                                                                                                  ; 21.0 (21.0)          ; 21.8 (21.8)                      ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 20.0 (20.0)          ; 0 (0)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated                                                                                                                                          ; altsyncram_c9v1                                                      ; work         ;
;             |sequencer_scc_mgr:sequencer_scc_mgr_inst|                                                                                              ; 344.6 (305.5)        ; 357.3 (317.4)                    ; 17.7 (16.9)                                       ; 5.0 (5.0)                        ; 20.0 (0.0)           ; 475 (449)           ; 351 (327)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst                                                                                                                                                                                                           ; sequencer_scc_mgr                                                    ; LPDDR2       ;
;                |sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper|                                                                             ; 8.8 (8.3)            ; 9.4 (8.8)                        ; 0.6 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (3)               ; 24 (24)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper                                                                                                                                                    ; sequencer_scc_acv_wrapper                                            ; LPDDR2       ;
;                   |sequencer_scc_acv_phase_decode:sequencer_scc_phase_decode_dqe_inst|                                                              ; 0.5 (0.5)            ; 0.6 (0.6)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper|sequencer_scc_acv_phase_decode:sequencer_scc_phase_decode_dqe_inst                                                                                 ; sequencer_scc_acv_phase_decode                                       ; LPDDR2       ;
;                |sequencer_scc_reg_file:sequencer_scc_reg_file_inst|                                                                                 ; 30.3 (0.0)           ; 30.5 (0.0)                       ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 21 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_reg_file:sequencer_scc_reg_file_inst                                                                                                                                                        ; sequencer_scc_reg_file                                               ; LPDDR2       ;
;                   |altdpram:altdpram_component|                                                                                                     ; 30.3 (0.0)           ; 30.5 (0.0)                       ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 21 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_reg_file:sequencer_scc_reg_file_inst|altdpram:altdpram_component                                                                                                                            ; altdpram                                                             ; work         ;
;                      |dpram_k3s1:auto_generated|                                                                                                    ; 30.3 (20.0)          ; 30.5 (20.0)                      ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (20.0)          ; 21 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_reg_file:sequencer_scc_reg_file_inst|altdpram:altdpram_component|dpram_k3s1:auto_generated                                                                                                  ; dpram_k3s1                                                           ; work         ;
;                         |decode_5la:wr_decode|                                                                                                      ; 0.7 (0.7)            ; 0.8 (0.8)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_reg_file:sequencer_scc_reg_file_inst|altdpram:altdpram_component|dpram_k3s1:auto_generated|decode_5la:wr_decode                                                                             ; decode_5la                                                           ; work         ;
;                         |mux_7hb:rd_mux|                                                                                                            ; 9.7 (9.7)            ; 9.7 (9.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (19)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_reg_file:sequencer_scc_reg_file_inst|altdpram:altdpram_component|dpram_k3s1:auto_generated|mux_7hb:rd_mux                                                                                   ; mux_7hb                                                              ; work         ;
;             |sequencer_trk_mgr:sequencer_trk_mgr_inst|                                                                                              ; 783.4 (783.4)        ; 855.1 (855.1)                    ; 88.3 (88.3)                                       ; 16.6 (16.6)                      ; 0.0 (0.0)            ; 1041 (1041)         ; 856 (856)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst                                                                                                                                                                                                           ; sequencer_trk_mgr                                                    ; LPDDR2       ;
;          |altera_mem_if_dll_cyclonev:dll0|                                                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|altera_mem_if_dll_cyclonev:dll0                                                                                                                                                                                                                                 ; altera_mem_if_dll_cyclonev                                           ; LPDDR2       ;
;          |altera_mem_if_hard_memory_controller_top_cyclonev:c0|                                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0                                                                                                                                                                                                            ; altera_mem_if_hard_memory_controller_top_cyclonev                    ; LPDDR2       ;
;          |altera_mem_if_oct_cyclonev:oct0|                                                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|altera_mem_if_oct_cyclonev:oct0                                                                                                                                                                                                                                 ; altera_mem_if_oct_cyclonev                                           ; LPDDR2       ;
;    |PLL:PLL_inst|                                                                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|PLL:PLL_inst                                                                                                                                                                                                                                                                                               ; PLL                                                                  ; pll          ;
;       |PLL_0002:pll_inst|                                                                                                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|PLL:PLL_inst|PLL_0002:pll_inst                                                                                                                                                                                                                                                                             ; PLL_0002                                                             ; PLL          ;
;          |altera_pll:altera_pll_i|                                                                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|PLL:PLL_inst|PLL_0002:pll_inst|altera_pll:altera_pll_i                                                                                                                                                                                                                                                     ; altera_pll                                                           ; work         ;
;    |Pulse_gen:Pulse_gen_rd_sdram|                                                                                                                   ; 2.2 (2.2)            ; 3.5 (3.5)                        ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|Pulse_gen:Pulse_gen_rd_sdram                                                                                                                                                                                                                                                                               ; Pulse_gen                                                            ; work         ;
;    |Pulse_gen:Pulse_gen_st_sdram|                                                                                                                   ; 2.8 (2.8)            ; 3.6 (3.6)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|Pulse_gen:Pulse_gen_st_sdram                                                                                                                                                                                                                                                                               ; Pulse_gen                                                            ; work         ;
;    |Rx:Rx_inst|                                                                                                                                     ; 25.8 (25.8)          ; 33.1 (33.1)                      ; 7.3 (7.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 38 (38)             ; 33 (33)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|Rx:Rx_inst                                                                                                                                                                                                                                                                                                 ; Rx                                                                   ; work         ;
;    |Tx:Tx_inst|                                                                                                                                     ; 18.2 (18.2)          ; 18.8 (18.8)                      ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (32)             ; 26 (26)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|Tx:Tx_inst                                                                                                                                                                                                                                                                                                 ; Tx                                                                   ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                                                             ;
+--------------+----------+------+------+------+------+------+-------+--------+------------------------+--------------------------+
; Name         ; Pin Type ; D1   ; D3_0 ; D3_1 ; D4   ; D5   ; D5 OE ; D5 OCT ; T11 (Postamble Gating) ; T11 (Postamble Ungating) ;
+--------------+----------+------+------+------+------+------+-------+--------+------------------------+--------------------------+
; Uart_tx      ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LED_uart[0]  ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LED_uart[1]  ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LED_uart[2]  ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LED_uart[3]  ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LED_uart[4]  ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LED_uart[5]  ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LED_uart[6]  ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LED_uart[7]  ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; sdram_fl_led ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; mem_ca[0]    ; Output   ; --   ; --   ; --   ; --   ; (0)  ; --    ; (0)    ; --                     ; --                       ;
; mem_ca[1]    ; Output   ; --   ; --   ; --   ; --   ; (0)  ; --    ; (0)    ; --                     ; --                       ;
; mem_ca[2]    ; Output   ; --   ; --   ; --   ; --   ; (0)  ; --    ; (0)    ; --                     ; --                       ;
; mem_ca[3]    ; Output   ; --   ; --   ; --   ; --   ; (1)  ; --    ; (0)    ; --                     ; --                       ;
; mem_ca[4]    ; Output   ; --   ; --   ; --   ; --   ; (4)  ; --    ; (0)    ; --                     ; --                       ;
; mem_ca[5]    ; Output   ; --   ; --   ; --   ; --   ; (3)  ; --    ; (0)    ; --                     ; --                       ;
; mem_ca[6]    ; Output   ; --   ; --   ; --   ; --   ; (0)  ; --    ; (0)    ; --                     ; --                       ;
; mem_ca[7]    ; Output   ; --   ; --   ; --   ; --   ; (1)  ; --    ; (0)    ; --                     ; --                       ;
; mem_ca[8]    ; Output   ; --   ; --   ; --   ; --   ; (5)  ; --    ; (0)    ; --                     ; --                       ;
; mem_ca[9]    ; Output   ; --   ; --   ; --   ; --   ; (5)  ; --    ; (0)    ; --                     ; --                       ;
; mem_ck[0]    ; Output   ; --   ; --   ; --   ; --   ; (3)  ; (0)   ; (0)    ; --                     ; --                       ;
; mem_ck_n[0]  ; Output   ; --   ; --   ; --   ; --   ; (3)  ; (0)   ; (0)    ; --                     ; --                       ;
; mem_cke[0]   ; Output   ; --   ; --   ; --   ; --   ; (1)  ; --    ; (0)    ; --                     ; --                       ;
; mem_cs_n[0]  ; Output   ; --   ; --   ; --   ; --   ; (5)  ; --    ; (0)    ; --                     ; --                       ;
; mem_dm[0]    ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (0)   ; (0)    ; --                     ; --                       ;
; mem_dm[1]    ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (0)   ; (0)    ; --                     ; --                       ;
; mem_dm[2]    ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (0)   ; (0)    ; --                     ; --                       ;
; mem_dm[3]    ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (0)   ; (0)    ; --                     ; --                       ;
; mem_dq[0]    ; Bidir    ; (7)  ; (0)  ; --   ; --   ; (2)  ; (2)   ; (0)    ; --                     ; --                       ;
; mem_dq[1]    ; Bidir    ; (2)  ; (0)  ; --   ; --   ; (3)  ; (3)   ; (0)    ; --                     ; --                       ;
; mem_dq[2]    ; Bidir    ; (3)  ; (0)  ; --   ; --   ; (0)  ; (0)   ; (0)    ; --                     ; --                       ;
; mem_dq[3]    ; Bidir    ; (4)  ; (0)  ; --   ; --   ; (0)  ; (0)   ; (0)    ; --                     ; --                       ;
; mem_dq[4]    ; Bidir    ; (7)  ; (0)  ; --   ; --   ; (2)  ; (2)   ; (0)    ; --                     ; --                       ;
; mem_dq[5]    ; Bidir    ; (2)  ; (0)  ; --   ; --   ; (3)  ; (3)   ; (0)    ; --                     ; --                       ;
; mem_dq[6]    ; Bidir    ; (2)  ; (0)  ; --   ; --   ; (0)  ; (0)   ; (0)    ; --                     ; --                       ;
; mem_dq[7]    ; Bidir    ; (3)  ; (0)  ; --   ; --   ; (0)  ; (0)   ; (0)    ; --                     ; --                       ;
; mem_dq[8]    ; Bidir    ; (6)  ; (0)  ; --   ; --   ; (2)  ; (2)   ; (0)    ; --                     ; --                       ;
; mem_dq[9]    ; Bidir    ; (2)  ; (0)  ; --   ; --   ; (3)  ; (3)   ; (0)    ; --                     ; --                       ;
; mem_dq[10]   ; Bidir    ; (3)  ; (0)  ; --   ; --   ; (0)  ; (0)   ; (0)    ; --                     ; --                       ;
; mem_dq[11]   ; Bidir    ; (3)  ; (0)  ; --   ; --   ; (0)  ; (0)   ; (0)    ; --                     ; --                       ;
; mem_dq[12]   ; Bidir    ; (7)  ; (0)  ; --   ; --   ; (2)  ; (2)   ; (0)    ; --                     ; --                       ;
; mem_dq[13]   ; Bidir    ; (2)  ; (0)  ; --   ; --   ; (3)  ; (3)   ; (0)    ; --                     ; --                       ;
; mem_dq[14]   ; Bidir    ; (3)  ; (0)  ; --   ; --   ; (0)  ; (0)   ; (0)    ; --                     ; --                       ;
; mem_dq[15]   ; Bidir    ; (3)  ; (0)  ; --   ; --   ; (0)  ; (0)   ; (0)    ; --                     ; --                       ;
; mem_dq[16]   ; Bidir    ; (6)  ; (0)  ; --   ; --   ; (2)  ; (2)   ; (0)    ; --                     ; --                       ;
; mem_dq[17]   ; Bidir    ; (2)  ; (0)  ; --   ; --   ; (3)  ; (3)   ; (0)    ; --                     ; --                       ;
; mem_dq[18]   ; Bidir    ; (3)  ; (0)  ; --   ; --   ; (0)  ; (0)   ; (0)    ; --                     ; --                       ;
; mem_dq[19]   ; Bidir    ; (3)  ; (0)  ; --   ; --   ; (0)  ; (0)   ; (0)    ; --                     ; --                       ;
; mem_dq[20]   ; Bidir    ; (7)  ; (0)  ; --   ; --   ; (2)  ; (2)   ; (0)    ; --                     ; --                       ;
; mem_dq[21]   ; Bidir    ; (2)  ; (0)  ; --   ; --   ; (3)  ; (3)   ; (0)    ; --                     ; --                       ;
; mem_dq[22]   ; Bidir    ; (3)  ; (0)  ; --   ; --   ; (0)  ; (0)   ; (0)    ; --                     ; --                       ;
; mem_dq[23]   ; Bidir    ; (3)  ; (0)  ; --   ; --   ; (0)  ; (0)   ; (0)    ; --                     ; --                       ;
; mem_dq[24]   ; Bidir    ; (5)  ; (0)  ; --   ; --   ; (1)  ; (1)   ; (0)    ; --                     ; --                       ;
; mem_dq[25]   ; Bidir    ; (1)  ; (0)  ; --   ; --   ; (2)  ; (2)   ; (0)    ; --                     ; --                       ;
; mem_dq[26]   ; Bidir    ; (3)  ; (0)  ; --   ; --   ; (0)  ; (0)   ; (0)    ; --                     ; --                       ;
; mem_dq[27]   ; Bidir    ; (3)  ; (0)  ; --   ; --   ; (0)  ; (0)   ; (0)    ; --                     ; --                       ;
; mem_dq[28]   ; Bidir    ; (5)  ; (0)  ; --   ; --   ; (1)  ; (1)   ; (0)    ; --                     ; --                       ;
; mem_dq[29]   ; Bidir    ; (1)  ; (0)  ; --   ; --   ; (2)  ; (2)   ; (0)    ; --                     ; --                       ;
; mem_dq[30]   ; Bidir    ; (3)  ; (0)  ; --   ; --   ; (0)  ; (0)   ; (0)    ; --                     ; --                       ;
; mem_dq[31]   ; Bidir    ; (3)  ; (0)  ; --   ; --   ; (0)  ; (0)   ; (0)    ; --                     ; --                       ;
; mem_dqs[0]   ; Bidir    ; --   ; --   ; --   ; (0)  ; (1)  ; (1)   ; (0)    ; (0)                    ; (0)                      ;
; mem_dqs[1]   ; Bidir    ; --   ; --   ; --   ; (0)  ; (1)  ; (1)   ; (0)    ; (0)                    ; (0)                      ;
; mem_dqs[2]   ; Bidir    ; --   ; --   ; --   ; (0)  ; (1)  ; (1)   ; (0)    ; (0)                    ; (0)                      ;
; mem_dqs[3]   ; Bidir    ; --   ; --   ; --   ; (0)  ; (1)  ; (1)   ; (0)    ; (0)                    ; (0)                      ;
; mem_dqs_n[0] ; Bidir    ; --   ; --   ; --   ; (0)  ; (1)  ; (1)   ; (0)    ; (0)                    ; (0)                      ;
; mem_dqs_n[1] ; Bidir    ; --   ; --   ; --   ; (0)  ; (1)  ; (1)   ; (0)    ; (0)                    ; (0)                      ;
; mem_dqs_n[2] ; Bidir    ; --   ; --   ; --   ; (0)  ; (1)  ; (1)   ; (0)    ; (0)                    ; (0)                      ;
; mem_dqs_n[3] ; Bidir    ; --   ; --   ; --   ; (0)  ; (1)  ; (1)   ; (0)    ; (0)                    ; (0)                      ;
; oct_rzqin    ; Input    ; --   ; (0)  ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; reset_n      ; Input    ; --   ; --   ; (0)  ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; clk125       ; Input    ; --   ; (0)  ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; Uart_rx      ; Input    ; --   ; --   ; (0)  ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; sdram_rd_bt  ; Input    ; --   ; (0)  ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; sdram_st_bt  ; Input    ; --   ; (0)  ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; clk125(n)    ; Input    ; --   ; (0)  ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
+--------------+----------+------+------+------+------+------+-------+--------+------------------------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                                                                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                                                                                                                                                                                                       ; Pad To Core Index ; Setting ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; mem_dq[0]                                                                                                                                                                                                                                                                 ;                   ;         ;
;      - LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[0].in_delay_1 ; 0                 ; 0       ;
; mem_dq[1]                                                                                                                                                                                                                                                                 ;                   ;         ;
;      - LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[1].in_delay_1 ; 0                 ; 0       ;
; mem_dq[2]                                                                                                                                                                                                                                                                 ;                   ;         ;
;      - LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[2].in_delay_1 ; 0                 ; 0       ;
; mem_dq[3]                                                                                                                                                                                                                                                                 ;                   ;         ;
;      - LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[3].in_delay_1 ; 0                 ; 0       ;
; mem_dq[4]                                                                                                                                                                                                                                                                 ;                   ;         ;
;      - LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[4].in_delay_1 ; 0                 ; 0       ;
; mem_dq[5]                                                                                                                                                                                                                                                                 ;                   ;         ;
;      - LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[5].in_delay_1 ; 0                 ; 0       ;
; mem_dq[6]                                                                                                                                                                                                                                                                 ;                   ;         ;
;      - LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[6].in_delay_1 ; 0                 ; 0       ;
; mem_dq[7]                                                                                                                                                                                                                                                                 ;                   ;         ;
;      - LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[7].in_delay_1 ; 0                 ; 0       ;
; mem_dq[8]                                                                                                                                                                                                                                                                 ;                   ;         ;
;      - LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[0].in_delay_1 ; 0                 ; 0       ;
; mem_dq[9]                                                                                                                                                                                                                                                                 ;                   ;         ;
;      - LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[1].in_delay_1 ; 0                 ; 0       ;
; mem_dq[10]                                                                                                                                                                                                                                                                ;                   ;         ;
;      - LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[2].in_delay_1 ; 0                 ; 0       ;
; mem_dq[11]                                                                                                                                                                                                                                                                ;                   ;         ;
;      - LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[3].in_delay_1 ; 0                 ; 0       ;
; mem_dq[12]                                                                                                                                                                                                                                                                ;                   ;         ;
;      - LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[4].in_delay_1 ; 0                 ; 0       ;
; mem_dq[13]                                                                                                                                                                                                                                                                ;                   ;         ;
;      - LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[5].in_delay_1 ; 0                 ; 0       ;
; mem_dq[14]                                                                                                                                                                                                                                                                ;                   ;         ;
;      - LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[6].in_delay_1 ; 0                 ; 0       ;
; mem_dq[15]                                                                                                                                                                                                                                                                ;                   ;         ;
;      - LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[7].in_delay_1 ; 0                 ; 0       ;
; mem_dq[16]                                                                                                                                                                                                                                                                ;                   ;         ;
;      - LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[0].in_delay_1 ; 0                 ; 0       ;
; mem_dq[17]                                                                                                                                                                                                                                                                ;                   ;         ;
;      - LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[1].in_delay_1 ; 0                 ; 0       ;
; mem_dq[18]                                                                                                                                                                                                                                                                ;                   ;         ;
;      - LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[2].in_delay_1 ; 0                 ; 0       ;
; mem_dq[19]                                                                                                                                                                                                                                                                ;                   ;         ;
;      - LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[3].in_delay_1 ; 0                 ; 0       ;
; mem_dq[20]                                                                                                                                                                                                                                                                ;                   ;         ;
;      - LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[4].in_delay_1 ; 0                 ; 0       ;
; mem_dq[21]                                                                                                                                                                                                                                                                ;                   ;         ;
;      - LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[5].in_delay_1 ; 0                 ; 0       ;
; mem_dq[22]                                                                                                                                                                                                                                                                ;                   ;         ;
;      - LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[6].in_delay_1 ; 0                 ; 0       ;
; mem_dq[23]                                                                                                                                                                                                                                                                ;                   ;         ;
;      - LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[7].in_delay_1 ; 0                 ; 0       ;
; mem_dq[24]                                                                                                                                                                                                                                                                ;                   ;         ;
;      - LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[0].in_delay_1 ; 0                 ; 0       ;
; mem_dq[25]                                                                                                                                                                                                                                                                ;                   ;         ;
;      - LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[1].in_delay_1 ; 0                 ; 0       ;
; mem_dq[26]                                                                                                                                                                                                                                                                ;                   ;         ;
;      - LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[2].in_delay_1 ; 0                 ; 0       ;
; mem_dq[27]                                                                                                                                                                                                                                                                ;                   ;         ;
;      - LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[3].in_delay_1 ; 0                 ; 0       ;
; mem_dq[28]                                                                                                                                                                                                                                                                ;                   ;         ;
;      - LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[4].in_delay_1 ; 0                 ; 0       ;
; mem_dq[29]                                                                                                                                                                                                                                                                ;                   ;         ;
;      - LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[5].in_delay_1 ; 0                 ; 0       ;
; mem_dq[30]                                                                                                                                                                                                                                                                ;                   ;         ;
;      - LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[6].in_delay_1 ; 0                 ; 0       ;
; mem_dq[31]                                                                                                                                                                                                                                                                ;                   ;         ;
;      - LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[7].in_delay_1 ; 0                 ; 0       ;
; mem_dqs[0]                                                                                                                                                                                                                                                                ;                   ;         ;
; mem_dqs[1]                                                                                                                                                                                                                                                                ;                   ;         ;
; mem_dqs[2]                                                                                                                                                                                                                                                                ;                   ;         ;
; mem_dqs[3]                                                                                                                                                                                                                                                                ;                   ;         ;
; mem_dqs_n[0]                                                                                                                                                                                                                                                              ;                   ;         ;
; mem_dqs_n[1]                                                                                                                                                                                                                                                              ;                   ;         ;
; mem_dqs_n[2]                                                                                                                                                                                                                                                              ;                   ;         ;
; mem_dqs_n[3]                                                                                                                                                                                                                                                              ;                   ;         ;
; oct_rzqin                                                                                                                                                                                                                                                                 ;                   ;         ;
; reset_n                                                                                                                                                                                                                                                                   ;                   ;         ;
;      - sdram_fl_led~reg0                                                                                                                                                                                                                                                  ; 1                 ; 0       ;
;      - read_st                                                                                                                                                                                                                                                            ; 1                 ; 0       ;
;      - LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|hphy_inst                                                                                                                                                                ; 1                 ; 0       ;
;      - LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|hmc_inst                                                                                                                                                           ; 1                 ; 0       ;
;      - LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|hmc_inst                                                                                                                                                           ; 1                 ; 0       ;
;      - LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|hmc_inst                                                                                                                                                           ; 1                 ; 0       ;
;      - LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|hphy_inst                                                                                                                                                                ; 1                 ; 0       ;
;      - avl_addr_0[0]                                                                                                                                                                                                                                                      ; 1                 ; 0       ;
;      - avl_addr_0[1]                                                                                                                                                                                                                                                      ; 1                 ; 0       ;
;      - avl_addr_0[3]                                                                                                                                                                                                                                                      ; 1                 ; 0       ;
;      - avl_addr_0[4]                                                                                                                                                                                                                                                      ; 1                 ; 0       ;
;      - avl_addr_0[5]                                                                                                                                                                                                                                                      ; 1                 ; 0       ;
;      - avl_addr_0[6]                                                                                                                                                                                                                                                      ; 1                 ; 0       ;
;      - avl_addr_0[7]                                                                                                                                                                                                                                                      ; 1                 ; 0       ;
;      - avl_addr_0[8]                                                                                                                                                                                                                                                      ; 1                 ; 0       ;
;      - avl_addr_0[9]                                                                                                                                                                                                                                                      ; 1                 ; 0       ;
;      - avl_addr_0[21]                                                                                                                                                                                                                                                     ; 1                 ; 0       ;
;      - avl_addr_0[20]                                                                                                                                                                                                                                                     ; 1                 ; 0       ;
;      - avl_addr_0[19]                                                                                                                                                                                                                                                     ; 1                 ; 0       ;
;      - avl_addr_0[2]                                                                                                                                                                                                                                                      ; 1                 ; 0       ;
;      - avl_addr_0[10]                                                                                                                                                                                                                                                     ; 1                 ; 0       ;
;      - avl_addr_0[15]                                                                                                                                                                                                                                                     ; 1                 ; 0       ;
;      - avl_addr_0[14]                                                                                                                                                                                                                                                     ; 1                 ; 0       ;
;      - avl_addr_0[13]                                                                                                                                                                                                                                                     ; 1                 ; 0       ;
;      - avl_addr_0[12]                                                                                                                                                                                                                                                     ; 1                 ; 0       ;
;      - avl_addr_0[18]                                                                                                                                                                                                                                                     ; 1                 ; 0       ;
;      - avl_addr_0[11]                                                                                                                                                                                                                                                     ; 1                 ; 0       ;
;      - avl_addr_0[22]                                                                                                                                                                                                                                                     ; 1                 ; 0       ;
;      - avl_addr_0[23]                                                                                                                                                                                                                                                     ; 1                 ; 0       ;
;      - avl_addr_0[24]                                                                                                                                                                                                                                                     ; 1                 ; 0       ;
;      - avl_addr_0[25]                                                                                                                                                                                                                                                     ; 1                 ; 0       ;
;      - avl_addr_0[26]                                                                                                                                                                                                                                                     ; 1                 ; 0       ;
;      - avl_addr_0[27]                                                                                                                                                                                                                                                     ; 1                 ; 0       ;
;      - avl_addr_0[17]                                                                                                                                                                                                                                                     ; 1                 ; 0       ;
;      - avl_addr_0[16]                                                                                                                                                                                                                                                     ; 1                 ; 0       ;
;      - sdram_write_full                                                                                                                                                                                                                                                   ; 1                 ; 0       ;
;      - LED_uart[0]~1                                                                                                                                                                                                                                                      ; 1                 ; 0       ;
;      - sdram_read_full                                                                                                                                                                                                                                                    ; 1                 ; 0       ;
;      - tx_data[3]                                                                                                                                                                                                                                                         ; 1                 ; 0       ;
;      - tx_new_data                                                                                                                                                                                                                                                        ; 1                 ; 0       ;
;      - tx_data[5]                                                                                                                                                                                                                                                         ; 1                 ; 0       ;
;      - tx_data[4]                                                                                                                                                                                                                                                         ; 1                 ; 0       ;
;      - tx_data[6]                                                                                                                                                                                                                                                         ; 1                 ; 0       ;
;      - tx_data[1]                                                                                                                                                                                                                                                         ; 1                 ; 0       ;
;      - tx_data[0]                                                                                                                                                                                                                                                         ; 1                 ; 0       ;
;      - tx_data[2]                                                                                                                                                                                                                                                         ; 1                 ; 0       ;
;      - tx_data[7]                                                                                                                                                                                                                                                         ; 1                 ; 0       ;
;      - avl_read_req_0                                                                                                                                                                                                                                                     ; 1                 ; 0       ;
;      - avl_write_req_0                                                                                                                                                                                                                                                    ; 1                 ; 0       ;
;      - avl_wdata_0[0]                                                                                                                                                                                                                                                     ; 1                 ; 0       ;
;      - avl_wdata_0[1]                                                                                                                                                                                                                                                     ; 1                 ; 0       ;
;      - avl_wdata_0[2]                                                                                                                                                                                                                                                     ; 1                 ; 0       ;
;      - avl_wdata_0[3]                                                                                                                                                                                                                                                     ; 1                 ; 0       ;
;      - avl_wdata_0[4]                                                                                                                                                                                                                                                     ; 1                 ; 0       ;
;      - avl_wdata_0[5]                                                                                                                                                                                                                                                     ; 1                 ; 0       ;
;      - avl_wdata_0[6]                                                                                                                                                                                                                                                     ; 1                 ; 0       ;
;      - avl_wdata_0[7]                                                                                                                                                                                                                                                     ; 1                 ; 0       ;
;      - avl_be_0[0]                                                                                                                                                                                                                                                        ; 1                 ; 0       ;
;      - sdram_write_addr[16]                                                                                                                                                                                                                                               ; 1                 ; 0       ;
;      - sdram_write_addr[27]                                                                                                                                                                                                                                               ; 1                 ; 0       ;
;      - sdram_write_addr[26]                                                                                                                                                                                                                                               ; 1                 ; 0       ;
;      - sdram_write_addr[25]                                                                                                                                                                                                                                               ; 1                 ; 0       ;
;      - sdram_write_addr[24]                                                                                                                                                                                                                                               ; 1                 ; 0       ;
;      - sdram_write_addr[23]                                                                                                                                                                                                                                               ; 1                 ; 0       ;
;      - sdram_write_addr[22]                                                                                                                                                                                                                                               ; 1                 ; 0       ;
;      - sdram_write_addr[21]                                                                                                                                                                                                                                               ; 1                 ; 0       ;
;      - sdram_write_addr[20]                                                                                                                                                                                                                                               ; 1                 ; 0       ;
;      - sdram_write_addr[19]                                                                                                                                                                                                                                               ; 1                 ; 0       ;
;      - sdram_write_addr[18]                                                                                                                                                                                                                                               ; 1                 ; 0       ;
;      - sdram_write_addr[17]                                                                                                                                                                                                                                               ; 1                 ; 0       ;
;      - sdram_write_addr[15]                                                                                                                                                                                                                                               ; 1                 ; 0       ;
;      - sdram_write_addr[14]                                                                                                                                                                                                                                               ; 1                 ; 0       ;
;      - sdram_write_addr[13]                                                                                                                                                                                                                                               ; 1                 ; 0       ;
;      - sdram_write_addr[12]                                                                                                                                                                                                                                               ; 1                 ; 0       ;
;      - sdram_write_addr[11]                                                                                                                                                                                                                                               ; 1                 ; 0       ;
;      - sdram_write_addr[10]                                                                                                                                                                                                                                               ; 1                 ; 0       ;
;      - sdram_write_addr[9]                                                                                                                                                                                                                                                ; 1                 ; 0       ;
;      - sdram_write_addr[8]                                                                                                                                                                                                                                                ; 1                 ; 0       ;
;      - sdram_write_addr[7]                                                                                                                                                                                                                                                ; 1                 ; 0       ;
;      - sdram_write_addr[6]                                                                                                                                                                                                                                                ; 1                 ; 0       ;
;      - sdram_write_addr[5]                                                                                                                                                                                                                                                ; 1                 ; 0       ;
;      - sdram_write_addr[4]                                                                                                                                                                                                                                                ; 1                 ; 0       ;
;      - sdram_write_addr[3]                                                                                                                                                                                                                                                ; 1                 ; 0       ;
;      - sdram_write_addr[2]                                                                                                                                                                                                                                                ; 1                 ; 0       ;
;      - sdram_write_addr[1]                                                                                                                                                                                                                                                ; 1                 ; 0       ;
;      - sdram_write_addr[0]                                                                                                                                                                                                                                                ; 1                 ; 0       ;
;      - sdram_read_addr[16]                                                                                                                                                                                                                                                ; 1                 ; 0       ;
;      - sdram_read_addr[27]                                                                                                                                                                                                                                                ; 1                 ; 0       ;
;      - sdram_read_addr[26]                                                                                                                                                                                                                                                ; 1                 ; 0       ;
;      - sdram_read_addr[25]                                                                                                                                                                                                                                                ; 1                 ; 0       ;
;      - sdram_read_addr[24]                                                                                                                                                                                                                                                ; 1                 ; 0       ;
;      - sdram_read_addr[23]                                                                                                                                                                                                                                                ; 1                 ; 0       ;
;      - sdram_read_addr[22]                                                                                                                                                                                                                                                ; 1                 ; 0       ;
;      - sdram_read_addr[21]                                                                                                                                                                                                                                                ; 1                 ; 0       ;
;      - sdram_read_addr[20]                                                                                                                                                                                                                                                ; 1                 ; 0       ;
;      - sdram_read_addr[19]                                                                                                                                                                                                                                                ; 1                 ; 0       ;
;      - sdram_read_addr[18]                                                                                                                                                                                                                                                ; 1                 ; 0       ;
;      - sdram_read_addr[17]                                                                                                                                                                                                                                                ; 1                 ; 0       ;
;      - sdram_read_addr[15]                                                                                                                                                                                                                                                ; 1                 ; 0       ;
;      - sdram_read_addr[14]                                                                                                                                                                                                                                                ; 1                 ; 0       ;
;      - sdram_read_addr[13]                                                                                                                                                                                                                                                ; 1                 ; 0       ;
;      - sdram_read_addr[12]                                                                                                                                                                                                                                                ; 1                 ; 0       ;
;      - sdram_read_addr[11]                                                                                                                                                                                                                                                ; 1                 ; 0       ;
;      - sdram_read_addr[10]                                                                                                                                                                                                                                                ; 1                 ; 0       ;
;      - sdram_read_addr[9]                                                                                                                                                                                                                                                 ; 1                 ; 0       ;
;      - sdram_read_addr[8]                                                                                                                                                                                                                                                 ; 1                 ; 0       ;
;      - sdram_read_addr[7]                                                                                                                                                                                                                                                 ; 1                 ; 0       ;
;      - sdram_read_addr[6]                                                                                                                                                                                                                                                 ; 1                 ; 0       ;
;      - sdram_read_addr[5]                                                                                                                                                                                                                                                 ; 1                 ; 0       ;
;      - sdram_read_addr[4]                                                                                                                                                                                                                                                 ; 1                 ; 0       ;
;      - sdram_read_addr[3]                                                                                                                                                                                                                                                 ; 1                 ; 0       ;
;      - sdram_read_addr[2]                                                                                                                                                                                                                                                 ; 1                 ; 0       ;
;      - sdram_read_addr[1]                                                                                                                                                                                                                                                 ; 1                 ; 0       ;
;      - sdram_read_addr[0]                                                                                                                                                                                                                                                 ; 1                 ; 0       ;
;      - LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_reset:ureset|phy_reset_n                                                                                                                                       ; 1                 ; 0       ;
;      - LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_pll0:pll0|pll1~FRACTIONAL_PLL                                                                                                                                                                                    ; 1                 ; 0       ;
;      - read_st~DUPLICATE                                                                                                                                                                                                                                                  ; 1                 ; 0       ;
;      - tx_new_data~DUPLICATE                                                                                                                                                                                                                                              ; 1                 ; 0       ;
;      - sdram_write_addr[27]~DUPLICATE                                                                                                                                                                                                                                     ; 1                 ; 0       ;
;      - sdram_write_addr[25]~DUPLICATE                                                                                                                                                                                                                                     ; 1                 ; 0       ;
;      - sdram_write_addr[22]~DUPLICATE                                                                                                                                                                                                                                     ; 1                 ; 0       ;
;      - sdram_write_addr[1]~DUPLICATE                                                                                                                                                                                                                                      ; 1                 ; 0       ;
;      - sdram_read_addr[27]~DUPLICATE                                                                                                                                                                                                                                      ; 1                 ; 0       ;
;      - sdram_read_addr[18]~DUPLICATE                                                                                                                                                                                                                                      ; 1                 ; 0       ;
;      - sdram_read_addr[8]~DUPLICATE                                                                                                                                                                                                                                       ; 1                 ; 0       ;
;      - sdram_read_addr[7]~DUPLICATE                                                                                                                                                                                                                                       ; 1                 ; 0       ;
;      - sdram_read_addr[1]~DUPLICATE                                                                                                                                                                                                                                       ; 1                 ; 0       ;
; clk125                                                                                                                                                                                                                                                                    ;                   ;         ;
; Uart_rx                                                                                                                                                                                                                                                                   ;                   ;         ;
;      - Rx:Rx_inst|datafll~0                                                                                                                                                                                                                                               ; 1                 ; 0       ;
;      - Rx:Rx_inst|datafll~1                                                                                                                                                                                                                                               ; 1                 ; 0       ;
;      - Rx:Rx_inst|datafll~2                                                                                                                                                                                                                                               ; 1                 ; 0       ;
;      - Rx:Rx_inst|index[1]~2                                                                                                                                                                                                                                              ; 1                 ; 0       ;
;      - Rx:Rx_inst|index[2]~3                                                                                                                                                                                                                                              ; 1                 ; 0       ;
;      - Rx:Rx_inst|prscl[5]~2                                                                                                                                                                                                                                              ; 1                 ; 0       ;
;      - Rx:Rx_inst|new_dat~0                                                                                                                                                                                                                                               ; 1                 ; 0       ;
;      - Rx:Rx_inst|datafll~3                                                                                                                                                                                                                                               ; 1                 ; 0       ;
;      - Rx:Rx_inst|datafll~4                                                                                                                                                                                                                                               ; 1                 ; 0       ;
;      - Rx:Rx_inst|datafll~5                                                                                                                                                                                                                                               ; 1                 ; 0       ;
;      - Rx:Rx_inst|datafll~6                                                                                                                                                                                                                                               ; 1                 ; 0       ;
;      - Rx:Rx_inst|datafll~7                                                                                                                                                                                                                                               ; 1                 ; 0       ;
;      - Rx:Rx_inst|datafll~8                                                                                                                                                                                                                                               ; 1                 ; 0       ;
;      - Rx:Rx_inst|datafll~9                                                                                                                                                                                                                                               ; 1                 ; 0       ;
;      - Rx:Rx_inst|index[0]~4                                                                                                                                                                                                                                              ; 1                 ; 0       ;
;      - Rx:Rx_inst|index[3]~5                                                                                                                                                                                                                                              ; 1                 ; 0       ;
;      - Uart_rx~_wirecell                                                                                                                                                                                                                                                  ; 1                 ; 0       ;
; sdram_rd_bt                                                                                                                                                                                                                                                               ;                   ;         ;
;      - Pulse_gen:Pulse_gen_rd_sdram|stat~7                                                                                                                                                                                                                                ; 0                 ; 0       ;
;      - Pulse_gen:Pulse_gen_rd_sdram|op~1                                                                                                                                                                                                                                  ; 0                 ; 0       ;
;      - Pulse_gen:Pulse_gen_rd_sdram|stat.ONE~0                                                                                                                                                                                                                            ; 0                 ; 0       ;
; sdram_st_bt                                                                                                                                                                                                                                                               ;                   ;         ;
;      - Pulse_gen:Pulse_gen_st_sdram|stat~7                                                                                                                                                                                                                                ; 0                 ; 0       ;
;      - Pulse_gen:Pulse_gen_st_sdram|op~1                                                                                                                                                                                                                                  ; 0                 ; 0       ;
;      - Pulse_gen:Pulse_gen_st_sdram|stat.ONE~0                                                                                                                                                                                                                            ; 0                 ; 0       ;
; clk125(n)                                                                                                                                                                                                                                                                 ;                   ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                                                                                                         ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                                                                 ; Location                   ; Fan-Out ; Usage                      ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; LED_uart[0]~1                                                                                                                                                                                                                                                        ; MLABCELL_X25_Y2_N51        ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; LED_uart~0                                                                                                                                                                                                                                                           ; MLABCELL_X25_Y2_N3         ; 16      ; Clock enable, Sync. load   ; no     ; --                   ; --               ; --                        ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|LPDDR2_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                                ; CLKPHASESELECT_X17_Y0_N4   ; 8       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|LPDDR2_p0_acv_ldc:address_gen[14].acv_ac_ldc|adc_clk_cps                               ; CLKPHASESELECT_X40_Y0_N4   ; 1       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|LPDDR2_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                                ; CLKPHASESELECT_X10_Y0_N4   ; 3       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|LPDDR2_p0_clock_pair_generator:clock_gen[0].uclk_generator|wire_pseudo_diffa_oebout[0] ; PSEUDODIFFOUT_X18_Y0_N3    ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|LPDDR2_p0_clock_pair_generator:clock_gen[0].uclk_generator|wire_pseudo_diffa_oeout[0]  ; PSEUDODIFFOUT_X18_Y0_N3    ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|mem_ck_source[0]                                                                       ; CLKPHASESELECT_X17_Y0_N1   ; 1       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|diff_oe                 ; PSEUDODIFFOUT_X34_Y0_N3    ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|diff_oe_bar             ; PSEUDODIFFOUT_X34_Y0_N3    ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|dq_shifted_clock        ; CLKPHASESELECT_X32_Y0_N5   ; 17      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|dqs_enable_int          ; DELAYCHAIN_X32_Y0_N14      ; 2       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|dqs_shifted_clock       ; CLKPHASESELECT_X32_Y0_N1   ; 12      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|dqsbusout               ; DELAYCHAIN_X32_Y0_N19      ; 17      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|hr_seq_clock            ; CLKPHASESELECT_X32_Y0_N6   ; 41      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[0].delayed_oe_1 ; DELAYCHAIN_X32_Y0_N64      ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[1].delayed_oe_1 ; DELAYCHAIN_X32_Y0_N47      ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[2].delayed_oe_1 ; DELAYCHAIN_X32_Y0_N81      ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[3].delayed_oe_1 ; DELAYCHAIN_X34_Y0_N58      ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[4].delayed_oe_1 ; DELAYCHAIN_X36_Y0_N24      ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[5].delayed_oe_1 ; DELAYCHAIN_X36_Y0_N7       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[6].delayed_oe_1 ; DELAYCHAIN_X36_Y0_N41      ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[7].delayed_oe_1 ; DELAYCHAIN_X38_Y0_N58      ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|diff_oe                 ; PSEUDODIFFOUT_X42_Y0_N3    ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|diff_oe_bar             ; PSEUDODIFFOUT_X42_Y0_N3    ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|dq_shifted_clock        ; CLKPHASESELECT_X40_Y0_N5   ; 17      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|dqs_enable_int          ; DELAYCHAIN_X40_Y0_N14      ; 2       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|dqs_shifted_clock       ; CLKPHASESELECT_X40_Y0_N1   ; 12      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|dqsbusout               ; DELAYCHAIN_X40_Y0_N19      ; 17      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|hr_seq_clock            ; CLKPHASESELECT_X40_Y0_N6   ; 41      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[0].delayed_oe_1 ; DELAYCHAIN_X40_Y0_N64      ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[1].delayed_oe_1 ; DELAYCHAIN_X40_Y0_N47      ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[2].delayed_oe_1 ; DELAYCHAIN_X40_Y0_N81      ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[3].delayed_oe_1 ; DELAYCHAIN_X42_Y0_N58      ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[4].delayed_oe_1 ; DELAYCHAIN_X44_Y0_N24      ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[5].delayed_oe_1 ; DELAYCHAIN_X44_Y0_N7       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[6].delayed_oe_1 ; DELAYCHAIN_X44_Y0_N41      ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[7].delayed_oe_1 ; DELAYCHAIN_X46_Y0_N58      ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|diff_oe                 ; PSEUDODIFFOUT_X50_Y0_N3    ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|diff_oe_bar             ; PSEUDODIFFOUT_X50_Y0_N3    ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|dq_shifted_clock        ; CLKPHASESELECT_X48_Y0_N5   ; 17      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|dqs_enable_int          ; DELAYCHAIN_X48_Y0_N14      ; 2       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|dqs_shifted_clock       ; CLKPHASESELECT_X48_Y0_N1   ; 12      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|dqsbusout               ; DELAYCHAIN_X48_Y0_N19      ; 17      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|hr_seq_clock            ; CLKPHASESELECT_X48_Y0_N6   ; 41      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[0].delayed_oe_1 ; DELAYCHAIN_X48_Y0_N64      ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[1].delayed_oe_1 ; DELAYCHAIN_X48_Y0_N47      ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[2].delayed_oe_1 ; DELAYCHAIN_X48_Y0_N81      ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[3].delayed_oe_1 ; DELAYCHAIN_X50_Y0_N58      ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[4].delayed_oe_1 ; DELAYCHAIN_X51_Y0_N24      ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[5].delayed_oe_1 ; DELAYCHAIN_X51_Y0_N7       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[6].delayed_oe_1 ; DELAYCHAIN_X51_Y0_N41      ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[7].delayed_oe_1 ; DELAYCHAIN_X53_Y0_N58      ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|diff_oe                 ; PSEUDODIFFOUT_X57_Y0_N3    ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|diff_oe_bar             ; PSEUDODIFFOUT_X57_Y0_N3    ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|dq_shifted_clock        ; CLKPHASESELECT_X55_Y0_N5   ; 17      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|dqs_enable_int          ; DELAYCHAIN_X55_Y0_N14      ; 2       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|dqs_shifted_clock       ; CLKPHASESELECT_X55_Y0_N1   ; 12      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|dqsbusout               ; DELAYCHAIN_X55_Y0_N19      ; 17      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|hr_seq_clock            ; CLKPHASESELECT_X55_Y0_N6   ; 41      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[0].delayed_oe_1 ; DELAYCHAIN_X55_Y0_N64      ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[1].delayed_oe_1 ; DELAYCHAIN_X55_Y0_N47      ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[2].delayed_oe_1 ; DELAYCHAIN_X55_Y0_N81      ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[3].delayed_oe_1 ; DELAYCHAIN_X57_Y0_N58      ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[4].delayed_oe_1 ; DELAYCHAIN_X59_Y0_N24      ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[5].delayed_oe_1 ; DELAYCHAIN_X59_Y0_N7       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[6].delayed_oe_1 ; DELAYCHAIN_X59_Y0_N41      ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[7].delayed_oe_1 ; DELAYCHAIN_X61_Y0_N58      ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_reset:ureset|LPDDR2_p0_reset_sync:ureset_scc_clk|reset_reg[14]                                                                                                   ; FF_X47_Y3_N44              ; 177     ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_reset:ureset|phy_reset_n                                                                                                                                         ; LABCELL_X63_Y4_N39         ; 17      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_pll0:pll0|pll2_phy~PLL_LVDS_OUTPUT_O_LOADEN                                                                                                                                                                        ; PLLLVDSOUTPUT_X68_Y2_N2    ; 1       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_pll0:pll0|pll2_phy~PLL_LVDS_OUTPUT_O_LVDSCLK                                                                                                                                                                       ; PLLLVDSOUTPUT_X68_Y2_N2    ; 1       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_pll0:pll0|pll3~PLL_DLL_OUTPUT_O_CLKOUT                                                                                                                                                                             ; PLLDLLOUTPUT_X68_Y7_N2     ; 1       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_pll0:pll0|pll3~PLL_LVDS_OUTPUT_O_LOADEN                                                                                                                                                                            ; PLLLVDSOUTPUT_X68_Y1_N2    ; 1       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_pll0:pll0|pll_afi_clk                                                                                                                                                                                              ; PLLOUTPUTCOUNTER_X68_Y2_N1 ; 9       ; Clock                      ; yes    ; Global Clock         ; GCLK10           ; --                        ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_pll0:pll0|pll_avl_clk                                                                                                                                                                                              ; PLLOUTPUTCOUNTER_X68_Y3_N1 ; 1614    ; Clock                      ; yes    ; Global Clock         ; GCLK11           ; --                        ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_pll0:pll0|pll_config_clk                                                                                                                                                                                           ; PLLOUTPUTCOUNTER_X68_Y6_N1 ; 283     ; Clock                      ; yes    ; Global Clock         ; GCLK4            ; --                        ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_pll0:pll0|pll_locked                                                                                                                                                                                               ; FRACTIONALPLL_X68_Y1_N0    ; 3       ; Async. load                ; no     ; --                   ; --               ; --                        ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_mem_s1_agent_rsp_fifo|always0~0                                                                                                ; LABCELL_X33_Y10_N9         ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_trk_mgr_inst_trks_translator|av_readdata_pre[24]~0                                                                    ; LABCELL_X45_Y12_N51        ; 32      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sequencer_reg_file_inst_avl_agent|m0_write                                                                                           ; LABCELL_X31_Y7_N18         ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|LPDDR2_s0_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:trk_mm_bridge_m0_limiter|save_dest_id~0                                                                                          ; LABCELL_X27_Y11_N21        ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|D_iw[4]                                                                                                                                               ; FF_X32_Y14_N29             ; 48      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_alu_result~1                                                                                                                                        ; LABCELL_X36_Y14_N3         ; 71      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_new_inst                                                                                                                                            ; FF_X33_Y12_N56             ; 58      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_src1[26]~0                                                                                                                                          ; LABCELL_X28_Y13_N24        ; 17      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_valid                                                                                                                                               ; FF_X35_Y8_N44              ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|Equal0~0                                                                                                                                              ; LABCELL_X33_Y12_N3         ; 11      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|F_pc_sel_nxt.10~0                                                                                                                                     ; LABCELL_X33_Y7_N9          ; 17      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|F_valid~0                                                                                                                                             ; LABCELL_X33_Y10_N0         ; 39      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|R_src2_hi~1                                                                                                                                           ; LABCELL_X45_Y14_N15        ; 18      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|R_src2_lo~0                                                                                                                                           ; MLABCELL_X32_Y13_N48       ; 18      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|R_src2_use_imm                                                                                                                                        ; FF_X30_Y12_N50             ; 34      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_rf_wren                                                                                                                                             ; LABCELL_X28_Y13_N42        ; 2       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_status_reg_pie_inst_nxt~0                                                                                                                           ; MLABCELL_X32_Y13_N39       ; 21      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_valid                                                                                                                                               ; FF_X35_Y8_N2               ; 21      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|av_ld_aligning_data                                                                                                                                   ; FF_X36_Y14_N14             ; 27      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|av_ld_byte0_data[0]~0                                                                                                                                 ; LABCELL_X45_Y12_N39        ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|av_ld_byte1_data_en~0                                                                                                                                 ; MLABCELL_X42_Y16_N21       ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|av_ld_rshift8~0                                                                                                                                       ; LABCELL_X35_Y15_N6         ; 16      ; Clock enable, Sync. load   ; no     ; --                   ; --               ; --                        ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem|wren~0                                                                                                                                             ; LABCELL_X28_Y10_N9         ; 16      ; Write enable               ; no     ; --                   ; --               ; --                        ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_early_rst                                                                                                                                                        ; FF_X45_Y9_N56              ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst                                                                                                                                                         ; FF_X37_Y16_N26             ; 1515    ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|Equal15~2                                                                                                                                                           ; LABCELL_X51_Y2_N45         ; 33      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|always15~3                                                                                                                                                          ; MLABCELL_X25_Y10_N27       ; 23      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|always15~4                                                                                                                                                          ; MLABCELL_X25_Y10_N33       ; 22      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|always15~5                                                                                                                                                          ; MLABCELL_X25_Y10_N6        ; 21      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|always15~6                                                                                                                                                          ; MLABCELL_X25_Y10_N21       ; 22      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|always5~0                                                                                                                                                           ; LABCELL_X27_Y9_N9          ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|always8~0                                                                                                                                                           ; LABCELL_X33_Y3_N45         ; 29      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[0][12]~35                                                                                                                                            ; MLABCELL_X25_Y10_N42       ; 22      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[1][12]~26                                                                                                                                            ; MLABCELL_X25_Y10_N24       ; 21      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[2][10]~8                                                                                                                                             ; MLABCELL_X25_Y10_N9        ; 23      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[3][11]~17                                                                                                                                            ; MLABCELL_X25_Y10_N3        ; 22      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_dq_ena[0]~0                                                                                                                                                     ; LABCELL_X33_Y3_N21         ; 32      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_dqs_cfg_curr[29]~0                                                                                                                                              ; LABCELL_X45_Y4_N24         ; 33      ; Sync. clear, Sync. load    ; no     ; --                   ; --               ; --                        ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_dqs_cfg_curr_p[0][8]~7                                                                                                                                          ; LABCELL_X33_Y3_N54         ; 24      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_dqs_cfg_curr_p~2                                                                                                                                                ; LABCELL_X33_Y3_N3          ; 30      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_io_cfg_next[20]~4                                                                                                                                               ; LABCELL_X41_Y2_N12         ; 20      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_state_curr.STATE_SCC_LOAD                                                                                                                                       ; FF_X41_Y2_N47              ; 24      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_reg_file:sequencer_scc_reg_file_inst|altdpram:altdpram_component|dpram_k3s1:auto_generated|decode_5la:wr_decode|eq_node[0]~1                          ; LABCELL_X21_Y6_N0          ; 19      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_reg_file:sequencer_scc_reg_file_inst|altdpram:altdpram_component|dpram_k3s1:auto_generated|decode_5la:wr_decode|eq_node[1]~0                          ; LABCELL_X21_Y6_N42         ; 19      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|Equal10~0                                                                                                                                                           ; LABCELL_X40_Y6_N27         ; 14      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|Equal9~2                                                                                                                                                            ; LABCELL_X40_Y6_N24         ; 13      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|Selector12~0                                                                                                                                                        ; LABCELL_X48_Y13_N57        ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|Selector14~0                                                                                                                                                        ; LABCELL_X31_Y9_N0          ; 39      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|Selector15~0                                                                                                                                                        ; MLABCELL_X42_Y14_N9        ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|WideOr25                                                                                                                                                            ; LABCELL_X41_Y5_N15         ; 34      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|WideOr32~0                                                                                                                                                          ; LABCELL_X41_Y5_N36         ; 14      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|WideOr41~1                                                                                                                                                          ; LABCELL_X48_Y10_N9         ; 27      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|afi_seq_busy[0]                                                                                                                                                     ; LABCELL_X35_Y5_N51         ; 28      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|always3~0                                                                                                                                                           ; LABCELL_X41_Y5_N9          ; 29      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|always7~1                                                                                                                                                           ; LABCELL_X40_Y8_N42         ; 49      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|avl_prdc_ack~0                                                                                                                                                      ; LABCELL_X40_Y8_N54         ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|avl_state.TRK_MGR_STATE_REFRESH                                                                                                                                     ; FF_X40_Y6_N14              ; 17      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|avl_state.TRK_MGR_STATE_UPDATE                                                                                                                                      ; FF_X31_Y9_N44              ; 48      ; Sync. clear, Sync. load    ; no     ; --                   ; --               ; --                        ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|avl_state.TRK_MGR_STATE_WR_DELAY                                                                                                                                    ; FF_X46_Y12_N59             ; 78      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|avl_state.TRK_MGR_STATE_WR_PHASE                                                                                                                                    ; FF_X41_Y13_N50             ; 41      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|count[9]~1                                                                                                                                                          ; LABCELL_X41_Y6_N24         ; 40      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|count[9]~10                                                                                                                                                         ; LABCELL_X41_Y6_N12         ; 40      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|longidle_counter[7]~0                                                                                                                                               ; MLABCELL_X32_Y5_N57        ; 26      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|longidle_outer_loop[24]~0                                                                                                                                           ; LABCELL_X40_Y12_N51        ; 41      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|phase_result[6]~21                                                                                                                                                  ; MLABCELL_X50_Y10_N33       ; 33      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|phase_result[6]~22                                                                                                                                                  ; LABCELL_X46_Y12_N27        ; 33      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|refresh_cnt[13]~0                                                                                                                                                   ; MLABCELL_X50_Y5_N42        ; 27      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file~0                                                                                                                                                          ; LABCELL_X40_Y7_N36         ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file~1                                                                                                                                                          ; LABCELL_X36_Y8_N36         ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file~10                                                                                                                                                         ; LABCELL_X36_Y8_N45         ; 34      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file~12                                                                                                                                                         ; LABCELL_X40_Y8_N9          ; 42      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file~15                                                                                                                                                         ; MLABCELL_X37_Y8_N48        ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file~16                                                                                                                                                         ; MLABCELL_X37_Y8_N6         ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file~17                                                                                                                                                         ; MLABCELL_X37_Y8_N12        ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file~18                                                                                                                                                         ; LABCELL_X38_Y8_N42         ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file~5                                                                                                                                                          ; LABCELL_X40_Y8_N36         ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file~7                                                                                                                                                          ; LABCELL_X40_Y8_N39         ; 35      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file~8                                                                                                                                                          ; MLABCELL_X37_Y7_N15        ; 40      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file~9                                                                                                                                                          ; LABCELL_X36_Y8_N42         ; 38      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|substate[0]~2                                                                                                                                                       ; MLABCELL_X37_Y10_N21       ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|trfc[2]~0                                                                                                                                                           ; LABCELL_X40_Y6_N0          ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|trks_waitrequest~0                                                                                                                                                  ; MLABCELL_X37_Y8_N36        ; 422     ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; Rx:Rx_inst|data[0]~0                                                                                                                                                                                                                                                 ; LABCELL_X28_Y4_N24         ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Rx:Rx_inst|process_0~0                                                                                                                                                                                                                                               ; MLABCELL_X25_Y4_N42        ; 8       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; Rx:Rx_inst|prscl[5]~1                                                                                                                                                                                                                                                ; LABCELL_X30_Y3_N42         ; 8       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; Rx:Rx_inst|prscl[5]~2                                                                                                                                                                                                                                                ; LABCELL_X30_Y3_N54         ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Rx:Rx_inst|rx_flag                                                                                                                                                                                                                                                   ; FF_X27_Y4_N2               ; 23      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; Tx:Tx_inst|LessThan0~1                                                                                                                                                                                                                                               ; LABCELL_X28_Y3_N30         ; 10      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; Tx:Tx_inst|datafll[8]~1                                                                                                                                                                                                                                              ; LABCELL_X28_Y3_N42         ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Tx:Tx_inst|tx_flag                                                                                                                                                                                                                                                   ; FF_X28_Y3_N26              ; 13      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Tx:Tx_inst|tx_line~2                                                                                                                                                                                                                                                 ; LABCELL_X27_Y3_N54         ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; avl_addr_0[0]~0                                                                                                                                                                                                                                                      ; MLABCELL_X25_Y2_N24        ; 28      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; clk160                                                                                                                                                                                                                                                               ; LABCELL_X27_Y2_N24         ; 198     ; Clock                      ; no     ; --                   ; --               ; --                        ;
; process_0~0                                                                                                                                                                                                                                                          ; MLABCELL_X25_Y2_N42        ; 62      ; Clock enable, Sync. load   ; no     ; --                   ; --               ; --                        ;
; process_0~1                                                                                                                                                                                                                                                          ; MLABCELL_X25_Y2_N30        ; 40      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; reset_n                                                                                                                                                                                                                                                              ; PIN_AB24                   ; 124     ; Async. clear               ; no     ; --                   ; --               ; --                        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                                                ;
+-------------------------------------------------------------------------------------------------------------------------------+----------------------------+---------+----------------------+------------------+---------------------------+
; Name                                                                                                                          ; Location                   ; Fan-Out ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-------------------------------------------------------------------------------------------------------------------------------+----------------------------+---------+----------------------+------------------+---------------------------+
; ALTCLK:ALTCLK_inst|ALTCLK_altclkctrl_0:altclkctrl_0|ALTCLK_altclkctrl_0_sub:ALTCLK_altclkctrl_0_sub_component|wire_sd1_outclk ; CLKCTRL_G6                 ; 1       ; Global Clock         ; GCLK6            ; --                        ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_pll0:pll0|fbout                                                             ; FRACTIONALPLL_X68_Y1_N0    ; 1       ; Global Clock         ; --               ; --                        ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_pll0:pll0|pll_afi_clk                                                       ; PLLOUTPUTCOUNTER_X68_Y2_N1 ; 9       ; Global Clock         ; GCLK10           ; --                        ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_pll0:pll0|pll_avl_clk                                                       ; PLLOUTPUTCOUNTER_X68_Y3_N1 ; 1614    ; Global Clock         ; GCLK11           ; --                        ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_pll0:pll0|pll_config_clk                                                    ; PLLOUTPUTCOUNTER_X68_Y6_N1 ; 283     ; Global Clock         ; GCLK4            ; --                        ;
; PLL:PLL_inst|PLL_0002:pll_inst|altera_pll:altera_pll_i|outclk_wire[0]                                                         ; PLLOUTPUTCOUNTER_X0_Y0_N1  ; 1       ; Global Clock         ; GCLK2            ; --                        ;
+-------------------------------------------------------------------------------------------------------------------------------+----------------------------+---------+----------------------+------------------+---------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                        ;
+--------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                         ; Fan-Out ;
+--------------------------------------------------------------------------------------------------------------+---------+
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst ; 1515    ;
+--------------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+-------+-----------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+----------+------------------------+-----------------------+
; Name                                                                                                                                                                                                                                                                                                                  ; Type ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size   ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M10K blocks ; MLABs ; MIF                         ; Location                                                                                                                                                                                                                                                              ; Mixed Width RDW Mode ; Port A RDW Mode ; Port B RDW Mode ; ECC Mode ; ECC Pipeline Registers ; Fits in MLABs         ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+-------+-----------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+----------+------------------------+-----------------------+
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a|altsyncram:the_altsyncram|altsyncram_mri1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 1024   ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1           ; 0     ; None                        ; M10K_X29_Y13_N0                                                                                                                                                                                                                                                       ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                   ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b|altsyncram:the_altsyncram|altsyncram_mri1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 1024   ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1           ; 0     ; None                        ; M10K_X29_Y12_N0                                                                                                                                                                                                                                                       ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                   ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem|altsyncram:the_altsyncram|altsyncram_56j1:auto_generated|ALTSYNCRAM                                                                                                                                 ; AUTO ; Single Port      ; Single Clock ; 3584         ; 32           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 114688 ; 3584                        ; 32                          ; --                          ; --                          ; 114688              ; 16          ; 0     ; LPDDR2_s0_sequencer_mem.hex ; M10K_X39_Y7_N0, M10K_X39_Y9_N0, M10K_X39_Y13_N0, M10K_X39_Y6_N0, M10K_X44_Y8_N0, M10K_X29_Y6_N0, M10K_X29_Y8_N0, M10K_X29_Y10_N0, M10K_X29_Y11_N0, M10K_X39_Y10_N0, M10K_X29_Y14_N0, M10K_X39_Y12_N0, M10K_X29_Y7_N0, M10K_X29_Y5_N0, M10K_X39_Y11_N0, M10K_X29_Y9_N0 ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|ALTDPRAM_INSTANCE                                                                                                                                   ; MLAB ; Simple Dual Port ; Single Clock ; 16           ; 32           ; 16           ; 32           ; yes                    ; no                      ; no                     ; yes                     ; 512    ; 16                          ; 32                          ; 16                          ; 32                          ; 512                 ; 0           ; 2     ; None                        ; LAB_X25_Y11_N0, LAB_X42_Y11_N0                                                                                                                                                                                                                                        ;                      ;                 ;                 ;          ;                        ;                       ;
; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_reg_file:sequencer_scc_reg_file_inst|altdpram:altdpram_component|dpram_k3s1:auto_generated|ALTDPRAM_INSTANCE                                                                                           ; MLAB ; Simple Dual Port ; Single Clock ; 64           ; 19           ; 64           ; 19           ; yes                    ; no                      ; no                     ; no                      ; 1216   ; 64                          ; 19                          ; 64                          ; 19                          ; 1216                ; 0           ; 2     ; None                        ; LAB_X25_Y6_N0, LAB_X25_Y7_N0                                                                                                                                                                                                                                          ;                      ;                 ;                 ;          ;                        ;                       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+-------+-----------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+----------+------------------------+-----------------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+--------------------------------------------------------+
; Routing Usage Summary                                  ;
+------------------------------+-------------------------+
; Routing Resource Type        ; Usage                   ;
+------------------------------+-------------------------+
; Block interconnects          ; 7,031 / 217,884 ( 3 % ) ;
; C12 interconnects            ; 122 / 10,080 ( 1 % )    ;
; C2 interconnects             ; 2,740 / 87,208 ( 3 % )  ;
; C4 interconnects             ; 1,674 / 41,360 ( 4 % )  ;
; DQS bus muxes                ; 4 / 21 ( 19 % )         ;
; DQS-18 I/O buses             ; 0 / 21 ( 0 % )          ;
; DQS-9 I/O buses              ; 4 / 21 ( 19 % )         ;
; Direct links                 ; 357 / 217,884 ( < 1 % ) ;
; Global clocks                ; 5 / 16 ( 31 % )         ;
; Horizontal periphery clocks  ; 0 / 12 ( 0 % )          ;
; Local interconnects          ; 1,224 / 58,160 ( 2 % )  ;
; Quadrant clocks              ; 0 / 88 ( 0 % )          ;
; R14 interconnects            ; 320 / 9,228 ( 3 % )     ;
; R14/C12 interconnect drivers ; 395 / 15,096 ( 3 % )    ;
; R3 interconnects             ; 3,266 / 94,896 ( 3 % )  ;
; R6 interconnects             ; 5,499 / 194,640 ( 3 % ) ;
; Spine clocks                 ; 14 / 180 ( 8 % )        ;
; Wire stub REs                ; 0 / 11,606 ( 0 % )      ;
+------------------------------+-------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 28    ;
; Number of I/O Rules Passed       ; 11    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 17    ;
+----------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                    ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                   ; Severity ; Information                                                              ; Area                   ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------------------------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available. ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.  ; Critical ; No Global Signal assignments found.                                      ; I/O                    ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available. ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                   ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O                    ;                   ;
; Pass         ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                               ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                  ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                     ; Critical ; No reserved LogicLock region found.                                      ; I/O                    ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                            ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                           ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                        ; Critical ; No Current Strength assignments found.                                   ; I/O                    ;                   ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.               ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                          ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                    ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                      ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                    ;                   ;
; Inapplicable ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                         ; Critical ; No Clamping Diode assignments found.                                     ; I/O                    ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                    ; Critical ; No Current Strength assignments found.                                   ; I/O                    ;                   ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.           ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                     ; Critical ; No Clamping Diode assignments found.                                     ; I/O                    ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                  ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                    ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                      ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                    ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                              ; Critical ; No open drain assignments found.                                         ; I/O                    ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                    ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.      ; Critical ; No Current Strength assignments found.                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                     ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                    ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                     ; Critical ; No Slew Rate assignments found.                                          ; I/O                    ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                         ; Critical ; No Slew Rate assignments found.                                          ; I/O                    ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.             ; Critical ; No Slew Rate assignments found.                                          ; I/O                    ;                   ;
; Pass         ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 0 LAB row(s) away from a differential I/O.          ; High     ; 0 such failures found.                                                   ; I/O                    ;                   ;
; ----         ; ----      ; Disclaimer                        ; LVDS rules are checked but not reported.                                           ; None     ; ----                                                                     ; Differential Signaling ;                   ;
; ----         ; ----      ; Disclaimer                        ; Memory interface related rules are checked but not reported.                       ; None     ; ----                                                                     ; Memory Interfaces      ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                            ; None     ; ----                                                                     ; On Chip Termination    ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------------------------+-------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; Pin/Rules          ; IO_000001 ; IO_000002    ; IO_000003 ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007 ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000034    ;
+--------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; Total Pass         ; 75        ; 0            ; 75        ; 0            ; 32           ; 75        ; 75        ; 0            ; 75        ; 75        ; 0            ; 70           ; 0            ; 0            ; 0            ; 0            ; 70           ; 0            ; 0            ; 0            ; 0            ; 70           ; 0            ; 0            ; 0            ; 0            ; 0            ; 22           ;
; Total Unchecked    ; 0         ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; Total Inapplicable ; 0         ; 75           ; 0         ; 75           ; 43           ; 0         ; 0         ; 75           ; 0         ; 0         ; 75           ; 5            ; 75           ; 75           ; 75           ; 75           ; 5            ; 75           ; 75           ; 75           ; 75           ; 5            ; 75           ; 75           ; 75           ; 75           ; 75           ; 53           ;
; Total Fail         ; 0         ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; Uart_tx            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; LED_uart[0]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; LED_uart[1]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; LED_uart[2]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; LED_uart[3]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; LED_uart[4]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; LED_uart[5]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; LED_uart[6]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; LED_uart[7]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; sdram_fl_led       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; mem_ca[0]          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; mem_ca[1]          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; mem_ca[2]          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; mem_ca[3]          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; mem_ca[4]          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; mem_ca[5]          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; mem_ca[6]          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; mem_ca[7]          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; mem_ca[8]          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; mem_ca[9]          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; mem_ck[0]          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; mem_ck_n[0]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; mem_cke[0]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; mem_cs_n[0]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; mem_dm[0]          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; mem_dm[1]          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; mem_dm[2]          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; mem_dm[3]          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; mem_dq[0]          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; mem_dq[1]          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; mem_dq[2]          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; mem_dq[3]          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; mem_dq[4]          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; mem_dq[5]          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; mem_dq[6]          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; mem_dq[7]          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; mem_dq[8]          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; mem_dq[9]          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; mem_dq[10]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; mem_dq[11]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; mem_dq[12]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; mem_dq[13]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; mem_dq[14]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; mem_dq[15]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; mem_dq[16]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; mem_dq[17]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; mem_dq[18]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; mem_dq[19]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; mem_dq[20]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; mem_dq[21]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; mem_dq[22]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; mem_dq[23]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; mem_dq[24]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; mem_dq[25]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; mem_dq[26]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; mem_dq[27]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; mem_dq[28]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; mem_dq[29]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; mem_dq[30]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; mem_dq[31]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; mem_dqs[0]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; mem_dqs[1]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; mem_dqs[2]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; mem_dqs[3]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; mem_dqs_n[0]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; mem_dqs_n[1]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; mem_dqs_n[2]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; mem_dqs_n[3]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; oct_rzqin          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; reset_n            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; clk125             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; Uart_rx            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; sdram_rd_bt        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; sdram_st_bt        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; clk125(n)          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
+--------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+


+------------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                          ;
+------------------------------------------------------------------+-----------------------------+
; Option                                                           ; Setting                     ;
+------------------------------------------------------------------+-----------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                         ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                         ;
; Enable device-wide output enable (DEV_OE)                        ; Off                         ;
; Enable INIT_DONE output                                          ; Off                         ;
; Configuration scheme                                             ; Passive Serial              ;
; Enable Error Detection CRC_ERROR pin                             ; Off                         ;
; Enable CvP_CONFDONE pin                                          ; Off                         ;
; Enable open drain on CRC_ERROR pin                               ; On                          ;
; Enable open drain on CvP_CONFDONE pin                            ; On                          ;
; Enable open drain on INIT_DONE pin                               ; On                          ;
; Enable open drain on Partial Reconfiguration pins                ; Off                         ;
; Enable open drain on nCEO pin                                    ; On                          ;
; Enable Partial Reconfiguration pins                              ; Off                         ;
; Enable input tri-state on active configuration pins in user mode ; Off                         ;
; Enable internal scrubbing                                        ; Off                         ;
; Active Serial clock source                                       ; 100 MHz Internal Oscillator ;
; Device initialization clock source                               ; Internal Oscillator         ;
; Configuration via Protocol                                       ; Off                         ;
; Configuration Voltage Level                                      ; Auto                        ;
; Force Configuration Voltage Level                                ; Off                         ;
; Enable nCEO output                                               ; Off                         ;
; Data[15..8]                                                      ; Unreserved                  ;
; Data[7..5]                                                       ; Unreserved                  ;
; Base pin-out file on sameframe device                            ; Off                         ;
+------------------------------------------------------------------+-----------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.10 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+---------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary                                                           ;
+------------------------------------------+------------------------------------------+-------------------+
; Source Clock(s)                          ; Destination Clock(s)                     ; Delay Added in ns ;
+------------------------------------------+------------------------------------------+-------------------+
; clk125                                   ; clk125                                   ; 319.1             ;
; LPDDR2_inst|lpddr2_inst|pll0|pll_avl_clk ; LPDDR2_inst|lpddr2_inst|pll0|pll_avl_clk ; 147.5             ;
; I/O                                      ; clk125                                   ; 13.7              ;
+------------------------------------------+------------------------------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the Timing Analyzer.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                  ;
+-----------------------------------------+------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                         ; Destination Register                                                                                             ; Delay Added in ns ;
+-----------------------------------------+------------------------------------------------------------------------------------------------------------------+-------------------+
; clk125                                  ; avl_be_0[0]                                                                                                      ; 1.673             ;
; Tx:Tx_inst|datafll[3]                   ; Tx:Tx_inst|tx_line                                                                                               ; 1.652             ;
; Tx:Tx_inst|datafll[1]                   ; Tx:Tx_inst|tx_line                                                                                               ; 1.651             ;
; Tx:Tx_inst|datafll[8]                   ; Tx:Tx_inst|tx_line                                                                                               ; 1.649             ;
; Tx:Tx_inst|datafll[0]                   ; Tx:Tx_inst|tx_line                                                                                               ; 1.636             ;
; Rx:Rx_inst|index[0]                     ; Rx:Rx_inst|index[3]                                                                                              ; 1.627             ;
; Rx:Rx_inst|index[3]                     ; Rx:Rx_inst|rx_flag                                                                                               ; 1.626             ;
; Rx:Rx_inst|rx_flag                      ; Rx:Rx_inst|index[3]                                                                                              ; 1.624             ;
; Pulse_gen:Pulse_gen_rd_sdram|op         ; Pulse_gen:Pulse_gen_rd_sdram|stat.WAIT0                                                                          ; 1.622             ;
; Tx:Tx_inst|datafll[2]                   ; Tx:Tx_inst|tx_line                                                                                               ; 1.603             ;
; Rx:Rx_inst|index[2]                     ; Rx:Rx_inst|rx_flag                                                                                               ; 1.598             ;
; Rx:Rx_inst|index[1]                     ; Rx:Rx_inst|rx_flag                                                                                               ; 1.597             ;
; sdram_write_addr[7]                     ; sdram_write_full                                                                                                 ; 1.576             ;
; Pulse_gen:Pulse_gen_rd_sdram|stat.ONE   ; Pulse_gen:Pulse_gen_rd_sdram|stat.WAIT0                                                                          ; 1.574             ;
; Tx:Tx_inst|index[2]                     ; Tx:Tx_inst|datafll[8]                                                                                            ; 1.556             ;
; Pulse_gen:Pulse_gen_st_sdram|op         ; Pulse_gen:Pulse_gen_st_sdram|stat.ZERO                                                                           ; 1.551             ;
; Tx:Tx_inst|index[0]                     ; Tx:Tx_inst|tx_line                                                                                               ; 1.534             ;
; sdram_write_addr[8]                     ; sdram_write_full                                                                                                 ; 1.533             ;
; Tx:Tx_inst|index[3]                     ; Tx:Tx_inst|datafll[8]                                                                                            ; 1.526             ;
; Tx:Tx_inst|index[1]                     ; Tx:Tx_inst|datafll[8]                                                                                            ; 1.521             ;
; sdram_write_addr[5]                     ; sdram_write_full                                                                                                 ; 1.464             ;
; sdram_write_addr[0]                     ; sdram_write_full                                                                                                 ; 1.438             ;
; sdram_write_addr[1]                     ; sdram_write_full                                                                                                 ; 1.429             ;
; Rx:Rx_inst|datafll[5]                   ; Rx:Rx_inst|data[4]                                                                                               ; 1.418             ;
; Rx:Rx_inst|datafll[6]                   ; Rx:Rx_inst|data[5]                                                                                               ; 1.405             ;
; avl_addr_0[16]                          ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|hmc_inst~FF_1426 ; 1.381             ;
; sdram_write_addr[2]                     ; sdram_write_full                                                                                                 ; 1.378             ;
; avl_addr_0[11]                          ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|hmc_inst~FF_1431 ; 1.370             ;
; sdram_write_addr[10]                    ; sdram_write_full                                                                                                 ; 1.346             ;
; sdram_write_addr[9]                     ; sdram_write_full                                                                                                 ; 1.343             ;
; Pulse_gen:Pulse_gen_st_sdram|Align      ; avl_write_req_0                                                                                                  ; 1.321             ;
; sdram_write_addr[4]                     ; sdram_write_full                                                                                                 ; 1.315             ;
; avl_addr_0[23]                          ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|hmc_inst~FF_1419 ; 1.315             ;
; Tx:Tx_inst|prscl[7]                     ; Tx:Tx_inst|datafll[8]                                                                                            ; 1.291             ;
; sdram_write_addr[6]                     ; sdram_write_full                                                                                                 ; 1.287             ;
; avl_addr_0[2]                           ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|hmc_inst~FF_1440 ; 1.271             ;
; sdram_read_addr[2]                      ; avl_addr_0[2]                                                                                                    ; 1.266             ;
; sdram_read_addr[0]                      ; avl_addr_0[0]                                                                                                    ; 1.266             ;
; sdram_read_addr[7]                      ; avl_addr_0[7]                                                                                                    ; 1.260             ;
; sdram_read_addr[6]                      ; avl_addr_0[6]                                                                                                    ; 1.260             ;
; sdram_read_addr[3]                      ; avl_addr_0[3]                                                                                                    ; 1.258             ;
; avl_addr_0[18]                          ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|hmc_inst~FF_1424 ; 1.258             ;
; Pulse_gen:Pulse_gen_st_sdram|stat.ZERO  ; Pulse_gen:Pulse_gen_st_sdram|op                                                                                  ; 1.257             ;
; avl_addr_0[24]                          ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|hmc_inst~FF_1418 ; 1.256             ;
; avl_addr_0[3]                           ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|hmc_inst~FF_1439 ; 1.256             ;
; avl_addr_0[20]                          ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|hmc_inst~FF_1422 ; 1.255             ;
; avl_addr_0[27]                          ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|hmc_inst~FF_1415 ; 1.236             ;
; avl_read_req_0                          ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|hmc_inst~FF_1459 ; 1.231             ;
; Rx:Rx_inst|datafll[4]                   ; Rx:Rx_inst|data[3]                                                                                               ; 1.230             ;
; sdram_read_addr[19]                     ; sdram_read_full                                                                                                  ; 1.227             ;
; Tx:Tx_inst|prscl[5]                     ; Tx:Tx_inst|datafll[8]                                                                                            ; 1.225             ;
; Rx:Rx_inst|datafll[2]                   ; Rx:Rx_inst|data[1]                                                                                               ; 1.224             ;
; Rx:Rx_inst|new_data                     ; avl_addr_0[0]                                                                                                    ; 1.222             ;
; Rx:Rx_inst|datafll[3]                   ; Rx:Rx_inst|data[2]                                                                                               ; 1.220             ;
; Tx:Tx_inst|tx_flag                      ; Tx:Tx_inst|datafll[4]                                                                                            ; 1.218             ;
; sdram_read_addr[16]                     ; sdram_read_full                                                                                                  ; 1.217             ;
; sdram_read_addr[21]                     ; sdram_read_full                                                                                                  ; 1.212             ;
; Rx:Rx_inst|data[5]                      ; avl_wdata_0[5]                                                                                                   ; 1.207             ;
; Rx:Rx_inst|data[3]                      ; avl_wdata_0[3]                                                                                                   ; 1.207             ;
; Pulse_gen:Pulse_gen_rd_sdram|Align      ; read_st                                                                                                          ; 1.202             ;
; read_st                                 ; tx_data[4]                                                                                                       ; 1.197             ;
; Rx:Rx_inst|data[6]                      ; avl_wdata_0[6]                                                                                                   ; 1.195             ;
; Rx:Rx_inst|data[4]                      ; avl_wdata_0[4]                                                                                                   ; 1.195             ;
; sdram_write_addr[3]                     ; sdram_write_full                                                                                                 ; 1.193             ;
; avl_addr_0[12]                          ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|hmc_inst~FF_1430 ; 1.179             ;
; Tx:Tx_inst|prscl[1]                     ; Tx:Tx_inst|datafll[8]                                                                                            ; 1.178             ;
; sdram_read_addr[24]                     ; sdram_read_full                                                                                                  ; 1.177             ;
; sdram_read_addr[25]                     ; sdram_read_full                                                                                                  ; 1.174             ;
; avl_addr_0[7]                           ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|hmc_inst~FF_1435 ; 1.166             ;
; sdram_read_addr[27]                     ; sdram_read_full                                                                                                  ; 1.163             ;
; Tx:Tx_inst|prscl[3]                     ; Tx:Tx_inst|datafll[4]                                                                                            ; 1.162             ;
; sdram_read_addr[26]                     ; sdram_read_full                                                                                                  ; 1.161             ;
; avl_addr_0[6]                           ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|hmc_inst~FF_1436 ; 1.152             ;
; avl_addr_0[0]                           ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|hmc_inst~FF_1442 ; 1.152             ;
; Tx:Tx_inst|datafll[7]                   ; Tx:Tx_inst|tx_line                                                                                               ; 1.151             ;
; Tx:Tx_inst|datafll[5]                   ; Tx:Tx_inst|tx_line                                                                                               ; 1.150             ;
; sdram_write_full                        ; sdram_fl_led~reg0                                                                                                ; 1.150             ;
; Tx:Tx_inst|prscl[6]                     ; Tx:Tx_inst|datafll[4]                                                                                            ; 1.144             ;
; Tx:Tx_inst|datafll[4]                   ; Tx:Tx_inst|tx_line                                                                                               ; 1.143             ;
; avl_addr_0[13]                          ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|hmc_inst~FF_1429 ; 1.139             ;
; Pulse_gen:Pulse_gen_rd_sdram|stat.ZERO  ; Pulse_gen:Pulse_gen_rd_sdram|Align                                                                               ; 1.136             ;
; avl_write_req_0                         ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|hmc_inst~FF_1443 ; 1.120             ;
; avl_addr_0[14]                          ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|hmc_inst~FF_1428 ; 1.116             ;
; sdram_write_addr[13]                    ; sdram_write_full                                                                                                 ; 1.115             ;
; avl_addr_0[9]                           ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|hmc_inst~FF_1433 ; 1.113             ;
; sdram_read_addr[23]                     ; avl_addr_0[23]                                                                                                   ; 1.113             ;
; Tx:Tx_inst|datafll[6]                   ; Tx:Tx_inst|tx_line                                                                                               ; 1.110             ;
; sdram_read_addr[20]                     ; avl_addr_0[20]                                                                                                   ; 1.107             ;
; avl_addr_0[21]                          ; LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|hmc_inst~FF_1421 ; 1.098             ;
; sdram_read_addr[22]                     ; avl_addr_0[22]                                                                                                   ; 1.098             ;
; sdram_read_addr[17]                     ; avl_addr_0[17]                                                                                                   ; 1.090             ;
; sdram_read_addr[18]                     ; avl_addr_0[18]                                                                                                   ; 1.088             ;
; Rx:Rx_inst|datafll[7]                   ; Rx:Rx_inst|data[6]                                                                                               ; 1.086             ;
; Pulse_gen:Pulse_gen_rd_sdram|stat.WAIT0 ; Pulse_gen:Pulse_gen_rd_sdram|Align                                                                               ; 1.083             ;
; sdram_write_addr[14]                    ; sdram_write_full                                                                                                 ; 1.081             ;
; Rx:Rx_inst|data[0]                      ; avl_wdata_0[0]                                                                                                   ; 1.080             ;
; sdram_write_addr[25]                    ; sdram_write_full                                                                                                 ; 1.073             ;
; sdram_write_addr[24]                    ; sdram_write_full                                                                                                 ; 1.070             ;
; sdram_read_addr[5]                      ; avl_addr_0[5]                                                                                                    ; 1.069             ;
; sdram_read_addr[8]                      ; avl_addr_0[8]                                                                                                    ; 1.068             ;
+-----------------------------------------+------------------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 100 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (119006): Selected device 5CGXFC5C6F27C7 for design "top"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning: RST port on the PLL is not properly connected on instance PLL:PLL_inst|PLL_0002:pll_inst|altera_pll:altera_pll_i|general[0].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_pll.v Line: 749
    Info: Must be connected
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Info (184025): 1 differential I/O pins do not have complementary pins. As a result, the Fitter automatically creates the complementary pins.
    Info (184026): differential I/O pin "clk125" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin "clk125(n)". File: D:/intelFPGA_lite/Workspace/LPDDR2/top.vhd Line: 9
Info (184020): Starting Fitter periphery placement operations
Warning (177007): PLL(s) placed in location FRACTIONALPLL_X68_Y1_N0 do not have a PLL clock to compensate specified - the Fitter will attempt to compensate all PLL clocks
    Info (177008): PLL LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_pll0:pll0|pll1~FRACTIONAL_PLL
Info (11178): Promoted 5 clocks (5 global)
    Info (11162): ALTCLK:ALTCLK_inst|ALTCLK_altclkctrl_0:altclkctrl_0|ALTCLK_altclkctrl_0_sub:ALTCLK_altclkctrl_0_sub_component|sd1 with 1 fanout uses global clock CLKCTRL_G6
    Info (11162): LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_pll0:pll0|pll_afi_clk~CLKENA0 with 9 fanout uses global clock CLKCTRL_G10
    Info (11162): LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_pll0:pll0|pll_avl_clk~CLKENA0 with 1646 fanout uses global clock CLKCTRL_G11
    Info (11162): LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_pll0:pll0|pll_config_clk~CLKENA0 with 277 fanout uses global clock CLKCTRL_G4
    Info (11162): PLL:PLL_inst|PLL_0002:pll_inst|altera_pll:altera_pll_i|outclk_wire[0]~CLKENA0 with 1 fanout uses global clock CLKCTRL_G2
Info (184021): Fitter periphery placement operations ending: elapsed time is 00:00:01
Info (332104): Reading SDC File: 'LPDDR2/LPDDR2_p0.sdc'
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Info (332097): The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: LPDDR2_inst|lpddr2_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain  from: dqsin  to: dqsbusout
    Info (332098): Cell: LPDDR2_inst|lpddr2_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_ena_delay_1  from: datain  to: dataout
    Info (332098): Cell: LPDDR2_inst|lpddr2_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1  from: datain  to: dataout
    Info (332098): Cell: LPDDR2_inst|lpddr2_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1  from: datain  to: dataout
    Info (332098): Cell: LPDDR2_inst|lpddr2_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os  from: muxsel  to: dataout
    Info (332098): Cell: LPDDR2_inst|lpddr2_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain  from: dqsin  to: dqsbusout
    Info (332098): Cell: LPDDR2_inst|lpddr2_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_ena_delay_1  from: datain  to: dataout
    Info (332098): Cell: LPDDR2_inst|lpddr2_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1  from: datain  to: dataout
    Info (332098): Cell: LPDDR2_inst|lpddr2_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1  from: datain  to: dataout
    Info (332098): Cell: LPDDR2_inst|lpddr2_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os  from: muxsel  to: dataout
    Info (332098): Cell: LPDDR2_inst|lpddr2_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain  from: dqsin  to: dqsbusout
    Info (332098): Cell: LPDDR2_inst|lpddr2_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_ena_delay_1  from: datain  to: dataout
    Info (332098): Cell: LPDDR2_inst|lpddr2_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1  from: datain  to: dataout
    Info (332098): Cell: LPDDR2_inst|lpddr2_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1  from: datain  to: dataout
    Info (332098): Cell: LPDDR2_inst|lpddr2_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os  from: muxsel  to: dataout
    Info (332098): Cell: LPDDR2_inst|lpddr2_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain  from: dqsin  to: dqsbusout
    Info (332098): Cell: LPDDR2_inst|lpddr2_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_ena_delay_1  from: datain  to: dataout
    Info (332098): Cell: LPDDR2_inst|lpddr2_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1  from: datain  to: dataout
    Info (332098): Cell: LPDDR2_inst|lpddr2_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1  from: datain  to: dataout
    Info (332098): Cell: LPDDR2_inst|lpddr2_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os  from: muxsel  to: dataout
    Info (332098): Cell: LPDDR2_inst|lpddr2_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].umem_ck_pad|auto_generated|ddio_outa[0]  from: muxsel  to: dataout
    Info (332098): Cell: LPDDR2_inst|lpddr2_inst|pll0|pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk
    Info (332098): Cell: LPDDR2_inst|lpddr2_inst|pll0|pll1~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
    Info (332098): Cell: LPDDR2_inst|lpddr2_inst|pll0|pll1~PLL_REFCLK_SELECT  from: clkin[0]  to: clkout
    Info (332098): Cell: LPDDR2_inst|lpddr2_inst|pll0|pll2_phy~PLL_LVDS_OUTPUT  from: ccout[0]  to: lvdsclk
    Info (332098): Cell: LPDDR2_inst|lpddr2_inst|pll0|pll2_phy~PLL_LVDS_OUTPUT  from: ccout[1]  to: loaden
    Info (332098): Cell: LPDDR2_inst|lpddr2_inst|pll0|pll3~PLL_LVDS_OUTPUT  from: ccout[1]  to: loaden
    Info (332098): Cell: LPDDR2_inst|lpddr2_inst|pll0|pll3~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
    Info (332098): Cell: LPDDR2_inst|lpddr2_inst|pll0|pll6~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
    Info (332098): Cell: LPDDR2_inst|lpddr2_inst|pll0|pll7~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
    Info (332098): Cell: PLL_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk
    Info (332098): Cell: PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
    Info (332098): Cell: PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT  from: coreclkin  to: clkout
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332152): The following assignments are ignored by the derive_clock_uncertainty command
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: PLL_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 8.000
Info (332171): The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command
    Info (332172): Setup clock transfer from mem_dqs[0]_IN (Rise) to mem_dqs[0]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080
    Info (332172): Setup clock transfer from mem_dqs[0]_IN (Rise) to mem_dqs[0]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080
    Info (332172): Setup clock transfer from mem_dqs[1]_IN (Rise) to mem_dqs[1]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080
    Info (332172): Setup clock transfer from mem_dqs[1]_IN (Rise) to mem_dqs[1]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080
    Info (332172): Setup clock transfer from mem_dqs[2]_IN (Rise) to mem_dqs[2]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080
    Info (332172): Setup clock transfer from mem_dqs[2]_IN (Rise) to mem_dqs[2]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080
    Info (332172): Setup clock transfer from mem_dqs[3]_IN (Rise) to mem_dqs[3]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080
    Info (332172): Setup clock transfer from mem_dqs[3]_IN (Rise) to mem_dqs[3]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080
    Info (332172): Setup clock transfer from LPDDR2_inst|lpddr2_inst|pll0|pll_dq_write_clk (Rise) to mem_dqs[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.140
    Info (332172): Hold clock transfer from LPDDR2_inst|lpddr2_inst|pll0|pll_dq_write_clk (Rise) to mem_dqs[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130
    Info (332172): Setup clock transfer from LPDDR2_inst|lpddr2_inst|pll0|pll_dq_write_clk (Fall) to mem_dqs[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.140
    Info (332172): Hold clock transfer from LPDDR2_inst|lpddr2_inst|pll0|pll_dq_write_clk (Fall) to mem_dqs[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130
    Info (332172): Setup clock transfer from LPDDR2_inst|lpddr2_inst|pll0|pll_afi_clk (Rise) to mem_dqs[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.150
    Info (332172): Hold clock transfer from LPDDR2_inst|lpddr2_inst|pll0|pll_afi_clk (Rise) to mem_dqs[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.130
    Info (332172): Setup clock transfer from LPDDR2_inst|lpddr2_inst|LPDDR2_p0_sampling_clock (Rise) to mem_dqs[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.140
    Info (332172): Hold clock transfer from LPDDR2_inst|lpddr2_inst|LPDDR2_p0_sampling_clock (Rise) to mem_dqs[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100
    Info (332172): Setup clock transfer from LPDDR2_inst|lpddr2_inst|LPDDR2_p0_sampling_clock (Fall) to mem_dqs[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.140
    Info (332172): Hold clock transfer from LPDDR2_inst|lpddr2_inst|LPDDR2_p0_sampling_clock (Fall) to mem_dqs[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100
    Info (332172): Setup clock transfer from LPDDR2_inst|lpddr2_inst|pll0|pll_dq_write_clk (Rise) to mem_dqs[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.140
    Info (332172): Hold clock transfer from LPDDR2_inst|lpddr2_inst|pll0|pll_dq_write_clk (Rise) to mem_dqs[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130
    Info (332172): Setup clock transfer from LPDDR2_inst|lpddr2_inst|pll0|pll_dq_write_clk (Fall) to mem_dqs[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.140
    Info (332172): Hold clock transfer from LPDDR2_inst|lpddr2_inst|pll0|pll_dq_write_clk (Fall) to mem_dqs[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130
    Info (332172): Setup clock transfer from LPDDR2_inst|lpddr2_inst|pll0|pll_afi_clk (Rise) to mem_dqs[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.150
    Info (332172): Hold clock transfer from LPDDR2_inst|lpddr2_inst|pll0|pll_afi_clk (Rise) to mem_dqs[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.130
    Info (332172): Setup clock transfer from LPDDR2_inst|lpddr2_inst|LPDDR2_p0_sampling_clock (Rise) to mem_dqs[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.140
    Info (332172): Hold clock transfer from LPDDR2_inst|lpddr2_inst|LPDDR2_p0_sampling_clock (Rise) to mem_dqs[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100
    Info (332172): Setup clock transfer from LPDDR2_inst|lpddr2_inst|LPDDR2_p0_sampling_clock (Fall) to mem_dqs[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.140
    Info (332172): Hold clock transfer from LPDDR2_inst|lpddr2_inst|LPDDR2_p0_sampling_clock (Fall) to mem_dqs[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100
    Info (332172): Setup clock transfer from LPDDR2_inst|lpddr2_inst|pll0|pll_dq_write_clk (Rise) to mem_dqs[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.140
    Info (332172): Hold clock transfer from LPDDR2_inst|lpddr2_inst|pll0|pll_dq_write_clk (Rise) to mem_dqs[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130
    Info (332172): Setup clock transfer from LPDDR2_inst|lpddr2_inst|pll0|pll_dq_write_clk (Fall) to mem_dqs[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.140
    Info (332172): Hold clock transfer from LPDDR2_inst|lpddr2_inst|pll0|pll_dq_write_clk (Fall) to mem_dqs[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130
    Info (332172): Setup clock transfer from LPDDR2_inst|lpddr2_inst|pll0|pll_afi_clk (Rise) to mem_dqs[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.150
    Info (332172): Hold clock transfer from LPDDR2_inst|lpddr2_inst|pll0|pll_afi_clk (Rise) to mem_dqs[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.130
    Info (332172): Setup clock transfer from LPDDR2_inst|lpddr2_inst|LPDDR2_p0_sampling_clock (Rise) to mem_dqs[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.140
    Info (332172): Hold clock transfer from LPDDR2_inst|lpddr2_inst|LPDDR2_p0_sampling_clock (Rise) to mem_dqs[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100
    Info (332172): Setup clock transfer from LPDDR2_inst|lpddr2_inst|LPDDR2_p0_sampling_clock (Fall) to mem_dqs[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.140
    Info (332172): Hold clock transfer from LPDDR2_inst|lpddr2_inst|LPDDR2_p0_sampling_clock (Fall) to mem_dqs[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100
    Info (332172): Setup clock transfer from LPDDR2_inst|lpddr2_inst|pll0|pll_dq_write_clk (Rise) to mem_dqs[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.140
    Info (332172): Hold clock transfer from LPDDR2_inst|lpddr2_inst|pll0|pll_dq_write_clk (Rise) to mem_dqs[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130
    Info (332172): Setup clock transfer from LPDDR2_inst|lpddr2_inst|pll0|pll_dq_write_clk (Fall) to mem_dqs[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.140
    Info (332172): Hold clock transfer from LPDDR2_inst|lpddr2_inst|pll0|pll_dq_write_clk (Fall) to mem_dqs[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130
    Info (332172): Setup clock transfer from LPDDR2_inst|lpddr2_inst|pll0|pll_afi_clk (Rise) to mem_dqs[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.150
    Info (332172): Hold clock transfer from LPDDR2_inst|lpddr2_inst|pll0|pll_afi_clk (Rise) to mem_dqs[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.130
    Info (332172): Setup clock transfer from LPDDR2_inst|lpddr2_inst|LPDDR2_p0_sampling_clock (Rise) to mem_dqs[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.140
    Info (332172): Hold clock transfer from LPDDR2_inst|lpddr2_inst|LPDDR2_p0_sampling_clock (Rise) to mem_dqs[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100
    Info (332172): Setup clock transfer from LPDDR2_inst|lpddr2_inst|LPDDR2_p0_sampling_clock (Fall) to mem_dqs[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.140
    Info (332172): Hold clock transfer from LPDDR2_inst|lpddr2_inst|LPDDR2_p0_sampling_clock (Fall) to mem_dqs[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100
    Info (332172): Setup clock transfer from LPDDR2_inst|lpddr2_inst|pll0|pll_dq_write_clk (Rise) to mem_dqs_n[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.140
    Info (332172): Hold clock transfer from LPDDR2_inst|lpddr2_inst|pll0|pll_dq_write_clk (Rise) to mem_dqs_n[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120
    Info (332172): Setup clock transfer from LPDDR2_inst|lpddr2_inst|pll0|pll_dq_write_clk (Fall) to mem_dqs_n[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.140
    Info (332172): Hold clock transfer from LPDDR2_inst|lpddr2_inst|pll0|pll_dq_write_clk (Fall) to mem_dqs_n[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120
    Info (332172): Setup clock transfer from LPDDR2_inst|lpddr2_inst|pll0|pll_dq_write_clk (Rise) to mem_dqs_n[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.140
    Info (332172): Hold clock transfer from LPDDR2_inst|lpddr2_inst|pll0|pll_dq_write_clk (Rise) to mem_dqs_n[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120
    Info (332172): Setup clock transfer from LPDDR2_inst|lpddr2_inst|pll0|pll_dq_write_clk (Fall) to mem_dqs_n[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.140
    Info (332172): Hold clock transfer from LPDDR2_inst|lpddr2_inst|pll0|pll_dq_write_clk (Fall) to mem_dqs_n[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120
    Info (332172): Setup clock transfer from LPDDR2_inst|lpddr2_inst|pll0|pll_dq_write_clk (Rise) to mem_dqs_n[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.140
    Info (332172): Hold clock transfer from LPDDR2_inst|lpddr2_inst|pll0|pll_dq_write_clk (Rise) to mem_dqs_n[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120
    Info (332172): Setup clock transfer from LPDDR2_inst|lpddr2_inst|pll0|pll_dq_write_clk (Fall) to mem_dqs_n[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.140
    Info (332172): Hold clock transfer from LPDDR2_inst|lpddr2_inst|pll0|pll_dq_write_clk (Fall) to mem_dqs_n[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120
    Info (332172): Setup clock transfer from LPDDR2_inst|lpddr2_inst|pll0|pll_dq_write_clk (Rise) to mem_dqs_n[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.140
    Info (332172): Hold clock transfer from LPDDR2_inst|lpddr2_inst|pll0|pll_dq_write_clk (Rise) to mem_dqs_n[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120
    Info (332172): Setup clock transfer from LPDDR2_inst|lpddr2_inst|pll0|pll_dq_write_clk (Fall) to mem_dqs_n[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.140
    Info (332172): Hold clock transfer from LPDDR2_inst|lpddr2_inst|pll0|pll_dq_write_clk (Fall) to mem_dqs_n[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 20 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):    8.000       clk125
    Info (332111):    3.125 LPDDR2_inst|lpddr2_inst|LPDDR2_p0_sampling_clock
    Info (332111):    3.125 LPDDR2_inst|lpddr2_inst|pll0|pll_afi_clk
    Info (332111):   15.625 LPDDR2_inst|lpddr2_inst|pll0|pll_avl_clk
    Info (332111):   46.875 LPDDR2_inst|lpddr2_inst|pll0|pll_config_clk
    Info (332111):    3.125 LPDDR2_inst|lpddr2_inst|pll0|pll_dq_write_clk
    Info (332111):    3.125    mem_ck[0]
    Info (332111):    3.125  mem_ck_n[0]
    Info (332111):    3.125 mem_dqs[0]_IN
    Info (332111):    3.125 mem_dqs[0]_OUT
    Info (332111):    3.125 mem_dqs[1]_IN
    Info (332111):    3.125 mem_dqs[1]_OUT
    Info (332111):    3.125 mem_dqs[2]_IN
    Info (332111):    3.125 mem_dqs[2]_OUT
    Info (332111):    3.125 mem_dqs[3]_IN
    Info (332111):    3.125 mem_dqs[3]_OUT
    Info (332111):    3.125 mem_dqs_n[0]_OUT
    Info (332111):    3.125 mem_dqs_n[1]_OUT
    Info (332111):    3.125 mem_dqs_n[2]_OUT
    Info (332111):    3.125 mem_dqs_n[3]_OUT
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176218): Packed 32 registers into blocks of type MLAB cell
Info (11798): Fitter preparation operations ending: elapsed time is 00:00:22
Info (170189): Fitter placement preparation operations beginning
Info (14951): The Fitter is using Advanced Physical Optimization.
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:17
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:06
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 2% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 28% of the available device resources in the region that extends from location X34_Y0 to location X45_Y11
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
    Info (170200): Optimizations that may affect the design's timing were skipped
Info (170194): Fitter routing operations ending: elapsed time is 00:00:14
Info (11888): Total time spent on timing analysis during the Fitter is 11.73 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11801): Fitter post-fit operations ending: elapsed time is 00:00:25
Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Info (144001): Generated suppressed messages file D:/intelFPGA_lite/Workspace/LPDDR2/output_files/top.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 8 warnings
    Info: Peak virtual memory: 7698 megabytes
    Info: Processing ended: Fri Jun 25 00:48:02 2021
    Info: Elapsed time: 00:02:04
    Info: Total CPU time (on all processors): 00:03:49


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in D:/intelFPGA_lite/Workspace/LPDDR2/output_files/top.fit.smsg.


