---
type: "manual"
title: "LD s, (nn)"
linkTitle: "LD s, (nn)"
description: "Load register from memory"
tags:
  - z80 instruction
code_source: ""
code_destination: ""
code_includeop: true
code_source: ""
code_destination: ""
code_format: "LD %[3]s, %[2]s"
code_axis:
  - A
  - B
  - C
  - D
  - E
  - H
  - L
  - "(HL)"
  - "(BC)"
  - "(DE)"
# This extra entry so we can represent the 2 LD HL,(nn) instructions on the page
  - "(nn) "
  - "(nn)"
  - "(IX+d)"
  - "(IY+d)"
  - "n"
  - "nn"
  - BC
  - DE
  - HL
  - IX
  - IY
  - SP
  - I
  - R
codes:
# Match on alternate line so 3 byte are on one and 4 byte on the other
  - op: "LD A, (nn)"
    match: "LD A, (nn) "
    code: "3Annnn"
    colour: yellow
    size: 3
    cycles: 4,3,3,3

  - op: "LD BC, (nn)"
    code: "ED4Bnnnn"
    colour: yellow
    size: 4
    cycles: 4,4,3,3,3,3

  - op: "LD DE, (nn)"
    code: "ED5Bnnnn"
    colour: yellow
    size: 4
    cycles: 4,4,3,3,3,3

  - op: "LD HL, (nn)"
    code: "ED6Bnnnn"
    colour: yellow
    size: 4
    cycles: 4,4,3,3,3,3

# Match on alternate line as we have 2 LD HL,NN) instructions
  - op: "LD HL, (nn)"
    match: "LD HL, (nn) "
    code: "2Annnn"
    colour: yellow
    size: 3
    cycles: 4,3,3,3,3

  - op: "LD SP, (nn)"
    code: "ED7Bnnnn"
    colour: yellow
    size: 4
    cycles: 4,4,3,3,3,3

  - op: "LD IX, (nn)"
    code: "DD2Annnn"
    colour: yellow
    size: 4
    cycles: 4,4,3,3,3,3

  - op: "LD IY, (nn)"
    code: "FD2Annnn"
    colour: yellow
    size: 4
    cycles: 4,4,3,3,3,3

---
{{< z80/instruction
    def="/q A \longleftarrow (nn)/l LD A, (nn)/00111010 3A/(nn)//q H \longleftarrow (nn+1), L \longleftarrow (nn)/l LD HL, (nn)/00101010 2A/(nn)//q dd_h \longleftarrow (nn+1), dd_l \longleftarrow (nn)/l LD dd, (nn)/11101101 ED/01d1011/(nn)//q IX_h \longleftarrow (nn+1), IX_l \longleftarrow (nn)/l LD IX, (nn)/11011101 DD/00101010 2A/(nn)//q IY_h \longleftarrow (nn+1), IY_l \longleftarrow (nn)/l LD IY, (nn)/11111101 FD/00101010 2A/(nn)"
>}}
{{< /z80/instruction >}}
