{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1570467651221 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1570467651251 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 07 12:00:50 2019 " "Processing started: Mon Oct 07 12:00:50 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1570467651251 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570467651251 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off BB_SYSTEM -c BB_SYSTEM " "Command: quartus_map --read_settings_files=on --write_settings_files=off BB_SYSTEM -c BB_SYSTEM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570467651252 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "4 " "Parallel compilation is enabled and will use up to 4 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1570467655240 ""}
{ "Warning" "WQCU_PARALLEL_TOO_MANY_PROCESSORS" "4 2 " "Parallel compilation is enabled for 4 processors, but there are only 2 processors in the system. Runtime may increase due to over usage of the processor space." {  } {  } 0 20031 "Parallel compilation is enabled for %1!i! processors, but there are only %2!i! processors in the system. Runtime may increase due to over usage of the processor space." 0 0 "Analysis & Synthesis" 0 -1 1570467655240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/udatapath.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/udatapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 uDATAPATH " "Found entity 1: uDATAPATH" {  } { { "rtl/uDATAPATH.v" "" { Text "C:/Users/gabo/Documents/2019-2/arquitectura/PRJ0_uDATAPATH_1/PRJ0_uDATAPATH_1/rtl/uDATAPATH.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570467674228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570467674228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/sc_statemachine.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/sc_statemachine.v" { { "Info" "ISGN_ENTITY_NAME" "1 SC_STATEMACHINE " "Found entity 1: SC_STATEMACHINE" {  } { { "rtl/SC_STATEMACHINE.v" "" { Text "C:/Users/gabo/Documents/2019-2/arquitectura/PRJ0_uDATAPATH_1/PRJ0_uDATAPATH_1/rtl/SC_STATEMACHINE.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570467674251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570467674251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/sc_regshifter.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/sc_regshifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 SC_RegSHIFTER " "Found entity 1: SC_RegSHIFTER" {  } { { "rtl/SC_RegSHIFTER.v" "" { Text "C:/Users/gabo/Documents/2019-2/arquitectura/PRJ0_uDATAPATH_1/PRJ0_uDATAPATH_1/rtl/SC_RegSHIFTER.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570467674254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570467674254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/sc_reggeneral.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/sc_reggeneral.v" { { "Info" "ISGN_ENTITY_NAME" "1 SC_RegGENERAL " "Found entity 1: SC_RegGENERAL" {  } { { "rtl/SC_RegGENERAL.v" "" { Text "C:/Users/gabo/Documents/2019-2/arquitectura/PRJ0_uDATAPATH_1/PRJ0_uDATAPATH_1/rtl/SC_RegGENERAL.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570467674257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570467674257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/sc_regfixed.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/sc_regfixed.v" { { "Info" "ISGN_ENTITY_NAME" "1 SC_RegFIXED " "Found entity 1: SC_RegFIXED" {  } { { "rtl/SC_RegFIXED.v" "" { Text "C:/Users/gabo/Documents/2019-2/arquitectura/PRJ0_uDATAPATH_1/PRJ0_uDATAPATH_1/rtl/SC_RegFIXED.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570467674261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570467674261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/cc_muxx.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/cc_muxx.v" { { "Info" "ISGN_ENTITY_NAME" "1 CC_MUXX " "Found entity 1: CC_MUXX" {  } { { "rtl/CC_MUXX.v" "" { Text "C:/Users/gabo/Documents/2019-2/arquitectura/PRJ0_uDATAPATH_1/PRJ0_uDATAPATH_1/rtl/CC_MUXX.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570467674265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570467674265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/cc_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/cc_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 CC_DECODER " "Found entity 1: CC_DECODER" {  } { { "rtl/CC_DECODER.v" "" { Text "C:/Users/gabo/Documents/2019-2/arquitectura/PRJ0_uDATAPATH_1/PRJ0_uDATAPATH_1/rtl/CC_DECODER.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570467674268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570467674268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/cc_alu.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/cc_alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 CC_ALU " "Found entity 1: CC_ALU" {  } { { "rtl/CC_ALU.v" "" { Text "C:/Users/gabo/Documents/2019-2/arquitectura/PRJ0_uDATAPATH_1/PRJ0_uDATAPATH_1/rtl/CC_ALU.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570467674271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570467674271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bb_system.v 1 1 " "Found 1 design units, including 1 entities, in source file bb_system.v" { { "Info" "ISGN_ENTITY_NAME" "1 BB_SYSTEM " "Found entity 1: BB_SYSTEM" {  } { { "BB_SYSTEM.v" "" { Text "C:/Users/gabo/Documents/2019-2/arquitectura/PRJ0_uDATAPATH_1/PRJ0_uDATAPATH_1/BB_SYSTEM.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570467674292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570467674292 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "BB_SYSTEM " "Elaborating entity \"BB_SYSTEM\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1570467674418 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uDATAPATH uDATAPATH:uDATAPATH_u0 " "Elaborating entity \"uDATAPATH\" for hierarchy \"uDATAPATH:uDATAPATH_u0\"" {  } { { "BB_SYSTEM.v" "uDATAPATH_u0" { Text "C:/Users/gabo/Documents/2019-2/arquitectura/PRJ0_uDATAPATH_1/PRJ0_uDATAPATH_1/BB_SYSTEM.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570467674631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SC_RegGENERAL uDATAPATH:uDATAPATH_u0\|SC_RegGENERAL:SC_RegGENERAL_u0 " "Elaborating entity \"SC_RegGENERAL\" for hierarchy \"uDATAPATH:uDATAPATH_u0\|SC_RegGENERAL:SC_RegGENERAL_u0\"" {  } { { "rtl/uDATAPATH.v" "SC_RegGENERAL_u0" { Text "C:/Users/gabo/Documents/2019-2/arquitectura/PRJ0_uDATAPATH_1/PRJ0_uDATAPATH_1/rtl/uDATAPATH.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570467674670 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SC_RegFIXED uDATAPATH:uDATAPATH_u0\|SC_RegFIXED:SC_RegFIXED_u0 " "Elaborating entity \"SC_RegFIXED\" for hierarchy \"uDATAPATH:uDATAPATH_u0\|SC_RegFIXED:SC_RegFIXED_u0\"" {  } { { "rtl/uDATAPATH.v" "SC_RegFIXED_u0" { Text "C:/Users/gabo/Documents/2019-2/arquitectura/PRJ0_uDATAPATH_1/PRJ0_uDATAPATH_1/rtl/uDATAPATH.v" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570467674707 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SC_RegFIXED uDATAPATH:uDATAPATH_u0\|SC_RegFIXED:SC_RegFIXED_u1 " "Elaborating entity \"SC_RegFIXED\" for hierarchy \"uDATAPATH:uDATAPATH_u0\|SC_RegFIXED:SC_RegFIXED_u1\"" {  } { { "rtl/uDATAPATH.v" "SC_RegFIXED_u1" { Text "C:/Users/gabo/Documents/2019-2/arquitectura/PRJ0_uDATAPATH_1/PRJ0_uDATAPATH_1/rtl/uDATAPATH.v" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570467674721 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SC_RegSHIFTER uDATAPATH:uDATAPATH_u0\|SC_RegSHIFTER:SC_RegSHIFTER_u0 " "Elaborating entity \"SC_RegSHIFTER\" for hierarchy \"uDATAPATH:uDATAPATH_u0\|SC_RegSHIFTER:SC_RegSHIFTER_u0\"" {  } { { "rtl/uDATAPATH.v" "SC_RegSHIFTER_u0" { Text "C:/Users/gabo/Documents/2019-2/arquitectura/PRJ0_uDATAPATH_1/PRJ0_uDATAPATH_1/rtl/uDATAPATH.v" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570467674730 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CC_DECODER uDATAPATH:uDATAPATH_u0\|CC_DECODER:CC_DECODER_u0 " "Elaborating entity \"CC_DECODER\" for hierarchy \"uDATAPATH:uDATAPATH_u0\|CC_DECODER:CC_DECODER_u0\"" {  } { { "rtl/uDATAPATH.v" "CC_DECODER_u0" { Text "C:/Users/gabo/Documents/2019-2/arquitectura/PRJ0_uDATAPATH_1/PRJ0_uDATAPATH_1/rtl/uDATAPATH.v" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570467674755 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CC_MUXX uDATAPATH:uDATAPATH_u0\|CC_MUXX:CC_MUXX_u0 " "Elaborating entity \"CC_MUXX\" for hierarchy \"uDATAPATH:uDATAPATH_u0\|CC_MUXX:CC_MUXX_u0\"" {  } { { "rtl/uDATAPATH.v" "CC_MUXX_u0" { Text "C:/Users/gabo/Documents/2019-2/arquitectura/PRJ0_uDATAPATH_1/PRJ0_uDATAPATH_1/rtl/uDATAPATH.v" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570467674765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CC_ALU uDATAPATH:uDATAPATH_u0\|CC_ALU:CC_ALU_u0 " "Elaborating entity \"CC_ALU\" for hierarchy \"uDATAPATH:uDATAPATH_u0\|CC_ALU:CC_ALU_u0\"" {  } { { "rtl/uDATAPATH.v" "CC_ALU_u0" { Text "C:/Users/gabo/Documents/2019-2/arquitectura/PRJ0_uDATAPATH_1/PRJ0_uDATAPATH_1/rtl/uDATAPATH.v" 217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570467674775 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "addition0 CC_ALU.v(52) " "Verilog HDL or VHDL warning at CC_ALU.v(52): object \"addition0\" assigned a value but never read" {  } { { "rtl/CC_ALU.v" "" { Text "C:/Users/gabo/Documents/2019-2/arquitectura/PRJ0_uDATAPATH_1/PRJ0_uDATAPATH_1/rtl/CC_ALU.v" 52 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1570467674776 "|BB_SYSTEM|uDATAPATH:uDATAPATH_u0|CC_ALU:CC_ALU_u0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "addition1 CC_ALU.v(53) " "Verilog HDL or VHDL warning at CC_ALU.v(53): object \"addition1\" assigned a value but never read" {  } { { "rtl/CC_ALU.v" "" { Text "C:/Users/gabo/Documents/2019-2/arquitectura/PRJ0_uDATAPATH_1/PRJ0_uDATAPATH_1/rtl/CC_ALU.v" 53 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1570467674776 "|BB_SYSTEM|uDATAPATH:uDATAPATH_u0|CC_ALU:CC_ALU_u0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SC_STATEMACHINE SC_STATEMACHINE:SC_STATEMACHINE_u0 " "Elaborating entity \"SC_STATEMACHINE\" for hierarchy \"SC_STATEMACHINE:SC_STATEMACHINE_u0\"" {  } { { "BB_SYSTEM.v" "SC_STATEMACHINE_u0" { Text "C:/Users/gabo/Documents/2019-2/arquitectura/PRJ0_uDATAPATH_1/PRJ0_uDATAPATH_1/BB_SYSTEM.v" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570467674789 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "BB_SYSTEM_data_OutBUS\[0\] GND " "Pin \"BB_SYSTEM_data_OutBUS\[0\]\" is stuck at GND" {  } { { "BB_SYSTEM.v" "" { Text "C:/Users/gabo/Documents/2019-2/arquitectura/PRJ0_uDATAPATH_1/PRJ0_uDATAPATH_1/BB_SYSTEM.v" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570467677291 "|BB_SYSTEM|BB_SYSTEM_data_OutBUS[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BB_SYSTEM_data_OutBUS\[1\] GND " "Pin \"BB_SYSTEM_data_OutBUS\[1\]\" is stuck at GND" {  } { { "BB_SYSTEM.v" "" { Text "C:/Users/gabo/Documents/2019-2/arquitectura/PRJ0_uDATAPATH_1/PRJ0_uDATAPATH_1/BB_SYSTEM.v" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570467677291 "|BB_SYSTEM|BB_SYSTEM_data_OutBUS[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BB_SYSTEM_data_OutBUS\[2\] GND " "Pin \"BB_SYSTEM_data_OutBUS\[2\]\" is stuck at GND" {  } { { "BB_SYSTEM.v" "" { Text "C:/Users/gabo/Documents/2019-2/arquitectura/PRJ0_uDATAPATH_1/PRJ0_uDATAPATH_1/BB_SYSTEM.v" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570467677291 "|BB_SYSTEM|BB_SYSTEM_data_OutBUS[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BB_SYSTEM_data_OutBUS\[3\] GND " "Pin \"BB_SYSTEM_data_OutBUS\[3\]\" is stuck at GND" {  } { { "BB_SYSTEM.v" "" { Text "C:/Users/gabo/Documents/2019-2/arquitectura/PRJ0_uDATAPATH_1/PRJ0_uDATAPATH_1/BB_SYSTEM.v" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570467677291 "|BB_SYSTEM|BB_SYSTEM_data_OutBUS[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BB_SYSTEM_data_OutBUS\[4\] GND " "Pin \"BB_SYSTEM_data_OutBUS\[4\]\" is stuck at GND" {  } { { "BB_SYSTEM.v" "" { Text "C:/Users/gabo/Documents/2019-2/arquitectura/PRJ0_uDATAPATH_1/PRJ0_uDATAPATH_1/BB_SYSTEM.v" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570467677291 "|BB_SYSTEM|BB_SYSTEM_data_OutBUS[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BB_SYSTEM_data_OutBUS\[5\] GND " "Pin \"BB_SYSTEM_data_OutBUS\[5\]\" is stuck at GND" {  } { { "BB_SYSTEM.v" "" { Text "C:/Users/gabo/Documents/2019-2/arquitectura/PRJ0_uDATAPATH_1/PRJ0_uDATAPATH_1/BB_SYSTEM.v" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570467677291 "|BB_SYSTEM|BB_SYSTEM_data_OutBUS[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BB_SYSTEM_data_OutBUS\[6\] GND " "Pin \"BB_SYSTEM_data_OutBUS\[6\]\" is stuck at GND" {  } { { "BB_SYSTEM.v" "" { Text "C:/Users/gabo/Documents/2019-2/arquitectura/PRJ0_uDATAPATH_1/PRJ0_uDATAPATH_1/BB_SYSTEM.v" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570467677291 "|BB_SYSTEM|BB_SYSTEM_data_OutBUS[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BB_SYSTEM_data_OutBUS\[7\] GND " "Pin \"BB_SYSTEM_data_OutBUS\[7\]\" is stuck at GND" {  } { { "BB_SYSTEM.v" "" { Text "C:/Users/gabo/Documents/2019-2/arquitectura/PRJ0_uDATAPATH_1/PRJ0_uDATAPATH_1/BB_SYSTEM.v" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570467677291 "|BB_SYSTEM|BB_SYSTEM_data_OutBUS[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1570467677291 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "57 " "57 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1570467677589 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1570467681509 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570467681509 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BB_SYSTEM_CLOCK_50 " "No output dependent on input pin \"BB_SYSTEM_CLOCK_50\"" {  } { { "BB_SYSTEM.v" "" { Text "C:/Users/gabo/Documents/2019-2/arquitectura/PRJ0_uDATAPATH_1/PRJ0_uDATAPATH_1/BB_SYSTEM.v" 50 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1570467686213 "|BB_SYSTEM|BB_SYSTEM_CLOCK_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BB_SYSTEM_RESET_InHigh " "No output dependent on input pin \"BB_SYSTEM_RESET_InHigh\"" {  } { { "BB_SYSTEM.v" "" { Text "C:/Users/gabo/Documents/2019-2/arquitectura/PRJ0_uDATAPATH_1/PRJ0_uDATAPATH_1/BB_SYSTEM.v" 51 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1570467686213 "|BB_SYSTEM|BB_SYSTEM_RESET_InHigh"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1570467686213 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "10 " "Implemented 10 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1570467686215 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1570467686215 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1570467686215 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 15 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4758 " "Peak virtual memory: 4758 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1570467686297 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 07 12:01:26 2019 " "Processing ended: Mon Oct 07 12:01:26 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1570467686297 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:36 " "Elapsed time: 00:00:36" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1570467686297 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:44 " "Total CPU time (on all processors): 00:00:44" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1570467686297 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1570467686297 ""}
