
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.001850                       # Number of seconds simulated
sim_ticks                                  1849819114                       # Number of ticks simulated
final_tick                                 1849819114                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  61460                       # Simulator instruction rate (inst/s)
host_op_rate                                   100230                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               37984329                       # Simulator tick rate (ticks/s)
host_mem_usage                                 670488                       # Number of bytes of host memory used
host_seconds                                    48.70                       # Real time elapsed on the host
sim_insts                                     2993062                       # Number of instructions simulated
sim_ops                                       4881169                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                           667                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   1849819114                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          53248                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         160384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             213632                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        53248                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         53248                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst             832                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            2506                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                3338                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          28785517                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          86702531                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             115488049                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     28785517                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         28785517                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         28785517                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         86702531                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            115488049                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples       832.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      2506.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000001099750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                6918                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        3338                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      3338                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 213632                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  213632                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               191                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               270                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               333                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               324                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               260                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               248                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               246                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               169                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               186                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                88                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              174                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              231                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              126                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              136                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              217                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              139                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                    1849729069                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  3338                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    2383                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     632                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     253                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      67                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          706                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    300.419263                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   210.545132                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   284.342187                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          134     18.98%     18.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          242     34.28%     53.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          185     26.20%     79.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           25      3.54%     83.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           20      2.83%     85.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           19      2.69%     88.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            6      0.85%     89.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            5      0.71%     90.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           70      9.92%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          706                       # Bytes accessed per row activation
system.mem_ctrls.masterReadBytes::.cpu.inst        53248                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       160384                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 28785517.241660419852                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 86702531.499520450830                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          832                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         2506                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     26466992                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     90832117                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     31811.29                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     36245.86                       # Per-master read average memory access latency
system.mem_ctrls.totQLat                     54711609                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               117299109                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   16690000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     16390.54                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                35140.54                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       115.49                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    115.49                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.90                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.90                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.04                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     2622                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 78.55                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     554142.92                       # Average gap between requests
system.mem_ctrls.pageHitRate                    78.55                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  3077340                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  1620465                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                14572740                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         118010880.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             45293910                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy              4688160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy       516363000                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy        99214560                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy         90035580                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy              892876635                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            482.683214                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime           1738239244                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE      6949945                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      49920000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF    347536975                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN    258374296                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      54635292                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN   1132402606                       # Time in different power states
system.mem_ctrls_1.actEnergy                  2034900                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  1058805                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                 9260580                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         53473680.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             25300590                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy              1991040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy       222839220                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy        50779680                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy        284793120                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy              651531615                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            352.213689                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime           1789095203                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE      2751341                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      22620000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF   1168230241                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN    132242142                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      35302616                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN    488672774                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED   1849819114                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                 1389195                       # Number of BP lookups
system.cpu.branchPred.condPredicted           1389195                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            120045                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               798676                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                   20317                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect               3645                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          798676                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             405454                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           393222                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted        46881                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       667                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   1849819114                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                      566397                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      397863                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           466                       # TLB misses on read requests
system.cpu.dtb.wrMisses                            93                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                10672                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED   1849819114                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   1849819114                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      364872                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           114                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    27                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON      1849819114                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          2773343                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles             442615                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        7948898                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                     1389195                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             425771                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       2162689                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                  240266                       # Number of cycles fetch has spent squashing
system.cpu.fetch.TlbCycles                        136                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.MiscStallCycles                   18                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           295                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           25                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles           15                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                    364831                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                 20101                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            2725926                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              4.632546                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.624830                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   860701     31.57%     31.57% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   113749      4.17%     35.75% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    36630      1.34%     37.09% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    78878      2.89%     39.98% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   113132      4.15%     44.14% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    57340      2.10%     46.24% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    97043      3.56%     49.80% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    64775      2.38%     52.17% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                  1303678     47.83%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              2725926                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.500910                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        2.866179                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   430733                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                650689                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                   1364039                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                160332                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                 120133                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts               11427782                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                 120133                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                   531447                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  590416                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           2375                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                   1380205                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                101350                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts               10722128                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  3150                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                   8057                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                    531                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  44497                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands            13593156                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              25595532                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups         15708765                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups             59184                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps               6107409                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                  7485747                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                 87                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             59                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                    417826                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads               709942                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              577391                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads             85690                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            52805                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                    9273523                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                  79                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                   7765112                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued            237828                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined         4392432                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined      5427233                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             52                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       2725926                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.848614                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.879187                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1185334     43.48%     43.48% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               74534      2.73%     46.22% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              122049      4.48%     50.70% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              146513      5.37%     56.07% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              248643      9.12%     65.19% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              139494      5.12%     70.31% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              485297     17.80%     88.11% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              189379      6.95%     95.06% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              134683      4.94%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         2725926                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  473794     99.71%     99.71% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     99.71% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     99.71% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     99.71% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     99.71% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     99.71% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     99.71% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     99.71% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     99.71% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     99.71% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     99.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      1      0.00%     99.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     99.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     16      0.00%     99.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     99.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      9      0.00%     99.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     2      0.00%     99.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     99.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     99.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    1      0.00%     99.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     99.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     99.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     99.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     99.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     99.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     99.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     99.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     99.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     99.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     99.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     99.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     99.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     99.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     99.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     99.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     99.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     99.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     99.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     99.72% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                    659      0.14%     99.86% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   426      0.09%     99.95% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead               144      0.03%     99.98% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite              113      0.02%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass             50413      0.65%      0.65% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               6683755     86.07%     86.72% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   24      0.00%     86.72% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  1160      0.01%     86.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                 194      0.00%     86.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     86.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     86.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     86.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     86.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     86.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     86.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     86.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  399      0.01%     86.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     86.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  854      0.01%     86.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    6      0.00%     86.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  995      0.01%     86.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 605      0.01%     86.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     86.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     86.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                241      0.00%     86.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     86.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     86.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     86.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     86.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     86.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     86.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     86.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     86.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     86.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     86.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     86.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     86.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     86.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     86.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     86.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     86.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     86.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     86.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     86.78% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               546588      7.04%     93.82% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              392629      5.06%     98.88% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           45386      0.58%     99.46% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          41863      0.54%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                7765112                       # Type of FU issued
system.cpu.iq.rate                           2.799910                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                      475165                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.061192                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads           18787565                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes          13555996                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      7395310                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads              181578                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes             110130                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses        87213                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                8098970                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                   90894                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads            28475                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads       290539                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses          134                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           95                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores       268853                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            4                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked           225                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                 120133                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                  545598                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                  5155                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts             9273602                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts              7200                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                709942                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts               577391                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                 57                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                    638                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                  4262                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             95                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect          47227                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect        89160                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts               136387                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts               7570811                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                566377                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            194301                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                       964238                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   780842                       # Number of branches executed
system.cpu.iew.exec_stores                     397861                       # Number of stores executed
system.cpu.iew.exec_rate                     2.729850                       # Inst execution rate
system.cpu.iew.wb_sent                        7533914                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                       7482523                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   5450235                       # num instructions producing a value
system.cpu.iew.wb_consumers                   7986062                       # num instructions consuming a value
system.cpu.iew.wb_rate                       2.698016                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.682468                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts         4392497                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              27                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            120062                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      2102428                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.321682                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.934169                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       949911     45.18%     45.18% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       256852     12.22%     57.40% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       183746      8.74%     66.14% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       148693      7.07%     73.21% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        85051      4.05%     77.26% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        56208      2.67%     79.93% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        62287      2.96%     82.89% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        61660      2.93%     85.82% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       298020     14.18%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      2102428                       # Number of insts commited each cycle
system.cpu.commit.committedInsts              2993062                       # Number of instructions committed
system.cpu.commit.committedOps                4881169                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                         727941                       # Number of memory references committed
system.cpu.commit.loads                        419403                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                     542927                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                      84924                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                   4862924                       # Number of committed integer instructions.
system.cpu.commit.function_calls                 8778                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass        16513      0.34%      0.34% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          4133662     84.69%     85.02% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult              11      0.00%     85.02% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             1083      0.02%     85.05% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd             18      0.00%     85.05% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     85.05% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     85.05% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     85.05% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     85.05% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     85.05% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     85.05% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     85.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             284      0.01%     85.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     85.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu             403      0.01%     85.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               6      0.00%     85.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt             664      0.01%     85.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            482      0.01%     85.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     85.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     85.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           102      0.00%     85.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     85.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     85.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     85.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     85.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     85.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     85.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     85.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     85.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     85.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     85.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     85.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     85.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     85.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     85.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     85.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     85.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     85.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     85.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     85.09% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          377781      7.74%     92.83% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         267242      5.47%     98.30% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead        41622      0.85%     99.15% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        41296      0.85%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           4881169                       # Class of committed instruction
system.cpu.commit.bw_lim_events                298020                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                     11078074                       # The number of ROB reads
system.cpu.rob.rob_writes                    19179135                       # The number of ROB writes
system.cpu.timesIdled                             503                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           47417                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                     2993062                       # Number of Instructions Simulated
system.cpu.committedOps                       4881169                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.926591                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.926591                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.079225                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.079225                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                 10307645                       # number of integer regfile reads
system.cpu.int_regfile_writes                 6263632                       # number of integer regfile writes
system.cpu.fp_regfile_reads                     48469                       # number of floating regfile reads
system.cpu.fp_regfile_writes                    46209                       # number of floating regfile writes
system.cpu.cc_regfile_reads                   3577765                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  3246064                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 2665960                       # number of misc regfile reads
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   1849819114                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           995.804594                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              838936                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              3547                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            236.519876                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            186093                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   995.804594                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.972465                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.972465                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          226                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          281                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          294                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          223                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           6770259                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          6770259                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   1849819114                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data       528265                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          528265                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data       307124                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         307124                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data       835389                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           835389                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       835389                       # number of overall hits
system.cpu.dcache.overall_hits::total          835389                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data         9036                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          9036                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data         1414                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         1414                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data        10450                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          10450                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        10450                       # number of overall misses
system.cpu.dcache.overall_misses::total         10450                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    516520798                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    516520798                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     97552085                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     97552085                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data    614072883                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    614072883                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    614072883                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    614072883                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       537301                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       537301                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data       308538                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       308538                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data       845839                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       845839                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       845839                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       845839                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.016817                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.016817                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004583                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004583                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.012355                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.012355                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.012355                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.012355                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 57162.549579                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 57162.549579                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 68990.159123                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 68990.159123                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 58762.955311                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 58762.955311                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 58762.955311                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 58762.955311                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         9893                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               196                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    50.474490                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         1549                       # number of writebacks
system.cpu.dcache.writebacks::total              1549                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         6897                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         6897                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            6                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            6                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data         6903                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         6903                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         6903                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         6903                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         2139                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         2139                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1408                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1408                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data         3547                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         3547                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         3547                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         3547                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    153828876                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    153828876                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     95320970                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     95320970                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    249149846                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    249149846                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    249149846                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    249149846                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003981                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003981                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.004563                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.004563                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.004193                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004193                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.004193                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004193                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 71916.258065                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 71916.258065                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 67699.552557                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 67699.552557                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 70242.414999                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 70242.414999                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 70242.414999                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 70242.414999                       # average overall mshr miss latency
system.cpu.dcache.replacements                   2523                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   1849819114                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED   1849819114                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   1849819114                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           694.702725                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              364523                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               844                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            431.899289                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             88711                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   694.702725                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.678421                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.678421                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          736                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           51                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          685                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.718750                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            730506                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           730506                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   1849819114                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst       363679                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          363679                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst       363679                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           363679                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       363679                       # number of overall hits
system.cpu.icache.overall_hits::total          363679                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1152                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1152                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst         1152                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1152                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1152                       # number of overall misses
system.cpu.icache.overall_misses::total          1152                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     94351151                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     94351151                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst     94351151                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     94351151                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     94351151                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     94351151                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       364831                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       364831                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst       364831                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       364831                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       364831                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       364831                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.003158                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.003158                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.003158                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.003158                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.003158                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.003158                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 81902.040799                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 81902.040799                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 81902.040799                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 81902.040799                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 81902.040799                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 81902.040799                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          259                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 4                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    64.750000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          108                       # number of writebacks
system.cpu.icache.writebacks::total               108                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          308                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          308                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          308                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          308                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          308                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          308                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          844                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          844                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst          844                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          844                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          844                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          844                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     73698830                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     73698830                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     73698830                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     73698830                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     73698830                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     73698830                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.002313                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.002313                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.002313                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.002313                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.002313                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.002313                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 87320.888626                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 87320.888626                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 87320.888626                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 87320.888626                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 87320.888626                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 87320.888626                       # average overall mshr miss latency
system.cpu.icache.replacements                    108                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   1849819114                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED   1849819114                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.l2.tags.pwrStateResidencyTicks::UNDEFINED   1849819114                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2708.932620                       # Cycle average of tags in use
system.l2.tags.total_refs                        7015                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      3338                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.101558                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     74704                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst       759.141846                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      1949.790774                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.023167                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.059503                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.082670                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          3338                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           59                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          511                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         2768                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.101868                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                     59458                       # Number of tag accesses
system.l2.tags.data_accesses                    59458                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED   1849819114                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::.writebacks         1549                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total             1549                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::.writebacks          107                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              107                       # number of WritebackClean hits
system.l2.ReadExReq_hits::.cpu.data               481                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   481                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::.cpu.inst             12                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 12                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::.cpu.data           560                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total               560                       # number of ReadSharedReq hits
system.l2.demand_hits::.cpu.inst                   12                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                 1041                       # number of demand (read+write) hits
system.l2.demand_hits::total                     1053                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  12                       # number of overall hits
system.l2.overall_hits::.cpu.data                1041                       # number of overall hits
system.l2.overall_hits::total                    1053                       # number of overall hits
system.l2.ReadExReq_misses::.cpu.data             927                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 927                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::.cpu.inst          832                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              832                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::.cpu.data         1579                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            1579                       # number of ReadSharedReq misses
system.l2.demand_misses::.cpu.inst                832                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               2506                       # number of demand (read+write) misses
system.l2.demand_misses::total                   3338                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               832                       # number of overall misses
system.l2.overall_misses::.cpu.data              2506                       # number of overall misses
system.l2.overall_misses::total                  3338                       # number of overall misses
system.l2.ReadExReq_miss_latency::.cpu.data     85744184                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      85744184                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu.inst     71828563                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     71828563                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu.data    141654125                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    141654125                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::.cpu.inst     71828563                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    227398309                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        299226872                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     71828563                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    227398309                       # number of overall miss cycles
system.l2.overall_miss_latency::total       299226872                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::.writebacks         1549                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total         1549                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::.writebacks          107                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          107                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu.data          1408                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              1408                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu.inst          844                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            844                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu.data         2139                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          2139                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::.cpu.inst              844                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data             3547                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 4391                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             844                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data            3547                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                4391                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::.cpu.data     0.658381                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.658381                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.985782                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.985782                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.738195                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.738195                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::.cpu.inst        0.985782                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.706513                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.760191                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.985782                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.706513                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.760191                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 92496.422869                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 92496.422869                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 86332.407452                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 86332.407452                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 89711.288790                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 89711.288790                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::.cpu.inst 86332.407452                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 90741.543895                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 89642.562013                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 86332.407452                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 90741.543895                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 89642.562013                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.ReadExReq_mshr_misses::.cpu.data          927                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            927                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          832                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          832                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu.data         1579                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         1579                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::.cpu.inst           832                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          2506                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              3338                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          832                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         2506                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             3338                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data     73378004                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     73378004                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     60729683                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     60729683                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    120590265                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    120590265                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.inst     60729683                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    193968269                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    254697952                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     60729683                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    193968269                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    254697952                       # number of overall MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.658381                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.658381                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.985782                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.985782                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.738195                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.738195                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::.cpu.inst     0.985782                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.706513                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.760191                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.985782                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.706513                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.760191                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 79156.422869                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 79156.422869                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 72992.407452                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 72992.407452                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 76371.288790                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 76371.288790                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 72992.407452                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 77401.543895                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 76302.562013                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 72992.407452                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 77401.543895                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 76302.562013                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.membus.snoop_filter.tot_requests          3338                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED   1849819114                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               2411                       # Transaction distribution
system.membus.trans_dist::ReadExReq               927                       # Transaction distribution
system.membus.trans_dist::ReadExResp              927                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          2411                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         6676                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total         6676                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   6676                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       213632                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total       213632                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  213632                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              3338                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    3338    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                3338                       # Request fanout histogram
system.membus.reqLayer2.occupancy             2226446                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy           12751247                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.7                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests         7022                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests         2632                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            7                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED   1849819114                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              2983                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty         1549                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          108                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             974                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             1408                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            1408                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           844                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         2139                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1796                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side         9617                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 11413                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        60928                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side       326144                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                 387072                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples             4391                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001822                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.042650                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                   4383     99.82%     99.82% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      8      0.18%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total               4391                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy            6894112                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1689510                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           7097547                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.4                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
